
Prova_pulita.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011474  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005e4  08011718  08011718  00012718  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08011cfc  08011cfc  00012cfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08011d04  08011d04  00012d04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08011d08  08011d08  00012d08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000510  24000000  08011d0c  00013000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00004f54  24000510  0801221c  00013510  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  24005464  0801221c  00014464  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00013510  2**0
                  CONTENTS, READONLY
 10 .debug_info   000280c0  00000000  00000000  0001353e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00004ff0  00000000  00000000  0003b5fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001d08  00000000  00000000  000405f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00001661  00000000  00000000  000422f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0000766a  00000000  00000000  00043959  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0002866e  00000000  00000000  0004afc3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00177771  00000000  00000000  00073631  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001eada2  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00008c68  00000000  00000000  001eade8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000006a  00000000  00000000  001f3a50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000510 	.word	0x24000510
 80002bc:	00000000 	.word	0x00000000
 80002c0:	080116fc 	.word	0x080116fc

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000514 	.word	0x24000514
 80002dc:	080116fc 	.word	0x080116fc

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <strlen>:
 8000380:	4603      	mov	r3, r0
 8000382:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000386:	2a00      	cmp	r2, #0
 8000388:	d1fb      	bne.n	8000382 <strlen+0x2>
 800038a:	1a18      	subs	r0, r3, r0
 800038c:	3801      	subs	r0, #1
 800038e:	4770      	bx	lr

08000390 <__aeabi_drsub>:
 8000390:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000394:	e002      	b.n	800039c <__adddf3>
 8000396:	bf00      	nop

08000398 <__aeabi_dsub>:
 8000398:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800039c <__adddf3>:
 800039c:	b530      	push	{r4, r5, lr}
 800039e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003a6:	ea94 0f05 	teq	r4, r5
 80003aa:	bf08      	it	eq
 80003ac:	ea90 0f02 	teqeq	r0, r2
 80003b0:	bf1f      	itttt	ne
 80003b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003c2:	f000 80e2 	beq.w	800058a <__adddf3+0x1ee>
 80003c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003ce:	bfb8      	it	lt
 80003d0:	426d      	neglt	r5, r5
 80003d2:	dd0c      	ble.n	80003ee <__adddf3+0x52>
 80003d4:	442c      	add	r4, r5
 80003d6:	ea80 0202 	eor.w	r2, r0, r2
 80003da:	ea81 0303 	eor.w	r3, r1, r3
 80003de:	ea82 0000 	eor.w	r0, r2, r0
 80003e2:	ea83 0101 	eor.w	r1, r3, r1
 80003e6:	ea80 0202 	eor.w	r2, r0, r2
 80003ea:	ea81 0303 	eor.w	r3, r1, r3
 80003ee:	2d36      	cmp	r5, #54	@ 0x36
 80003f0:	bf88      	it	hi
 80003f2:	bd30      	pophi	{r4, r5, pc}
 80003f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80003f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80003fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000400:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000404:	d002      	beq.n	800040c <__adddf3+0x70>
 8000406:	4240      	negs	r0, r0
 8000408:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800040c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000410:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000414:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000418:	d002      	beq.n	8000420 <__adddf3+0x84>
 800041a:	4252      	negs	r2, r2
 800041c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000420:	ea94 0f05 	teq	r4, r5
 8000424:	f000 80a7 	beq.w	8000576 <__adddf3+0x1da>
 8000428:	f1a4 0401 	sub.w	r4, r4, #1
 800042c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000430:	db0d      	blt.n	800044e <__adddf3+0xb2>
 8000432:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000436:	fa22 f205 	lsr.w	r2, r2, r5
 800043a:	1880      	adds	r0, r0, r2
 800043c:	f141 0100 	adc.w	r1, r1, #0
 8000440:	fa03 f20e 	lsl.w	r2, r3, lr
 8000444:	1880      	adds	r0, r0, r2
 8000446:	fa43 f305 	asr.w	r3, r3, r5
 800044a:	4159      	adcs	r1, r3
 800044c:	e00e      	b.n	800046c <__adddf3+0xd0>
 800044e:	f1a5 0520 	sub.w	r5, r5, #32
 8000452:	f10e 0e20 	add.w	lr, lr, #32
 8000456:	2a01      	cmp	r2, #1
 8000458:	fa03 fc0e 	lsl.w	ip, r3, lr
 800045c:	bf28      	it	cs
 800045e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000462:	fa43 f305 	asr.w	r3, r3, r5
 8000466:	18c0      	adds	r0, r0, r3
 8000468:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800046c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000470:	d507      	bpl.n	8000482 <__adddf3+0xe6>
 8000472:	f04f 0e00 	mov.w	lr, #0
 8000476:	f1dc 0c00 	rsbs	ip, ip, #0
 800047a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800047e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000482:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000486:	d31b      	bcc.n	80004c0 <__adddf3+0x124>
 8000488:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800048c:	d30c      	bcc.n	80004a8 <__adddf3+0x10c>
 800048e:	0849      	lsrs	r1, r1, #1
 8000490:	ea5f 0030 	movs.w	r0, r0, rrx
 8000494:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000498:	f104 0401 	add.w	r4, r4, #1
 800049c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80004a4:	f080 809a 	bcs.w	80005dc <__adddf3+0x240>
 80004a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004ac:	bf08      	it	eq
 80004ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004b2:	f150 0000 	adcs.w	r0, r0, #0
 80004b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004ba:	ea41 0105 	orr.w	r1, r1, r5
 80004be:	bd30      	pop	{r4, r5, pc}
 80004c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004c4:	4140      	adcs	r0, r0
 80004c6:	eb41 0101 	adc.w	r1, r1, r1
 80004ca:	3c01      	subs	r4, #1
 80004cc:	bf28      	it	cs
 80004ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80004d2:	d2e9      	bcs.n	80004a8 <__adddf3+0x10c>
 80004d4:	f091 0f00 	teq	r1, #0
 80004d8:	bf04      	itt	eq
 80004da:	4601      	moveq	r1, r0
 80004dc:	2000      	moveq	r0, #0
 80004de:	fab1 f381 	clz	r3, r1
 80004e2:	bf08      	it	eq
 80004e4:	3320      	addeq	r3, #32
 80004e6:	f1a3 030b 	sub.w	r3, r3, #11
 80004ea:	f1b3 0220 	subs.w	r2, r3, #32
 80004ee:	da0c      	bge.n	800050a <__adddf3+0x16e>
 80004f0:	320c      	adds	r2, #12
 80004f2:	dd08      	ble.n	8000506 <__adddf3+0x16a>
 80004f4:	f102 0c14 	add.w	ip, r2, #20
 80004f8:	f1c2 020c 	rsb	r2, r2, #12
 80004fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000500:	fa21 f102 	lsr.w	r1, r1, r2
 8000504:	e00c      	b.n	8000520 <__adddf3+0x184>
 8000506:	f102 0214 	add.w	r2, r2, #20
 800050a:	bfd8      	it	le
 800050c:	f1c2 0c20 	rsble	ip, r2, #32
 8000510:	fa01 f102 	lsl.w	r1, r1, r2
 8000514:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000518:	bfdc      	itt	le
 800051a:	ea41 010c 	orrle.w	r1, r1, ip
 800051e:	4090      	lslle	r0, r2
 8000520:	1ae4      	subs	r4, r4, r3
 8000522:	bfa2      	ittt	ge
 8000524:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000528:	4329      	orrge	r1, r5
 800052a:	bd30      	popge	{r4, r5, pc}
 800052c:	ea6f 0404 	mvn.w	r4, r4
 8000530:	3c1f      	subs	r4, #31
 8000532:	da1c      	bge.n	800056e <__adddf3+0x1d2>
 8000534:	340c      	adds	r4, #12
 8000536:	dc0e      	bgt.n	8000556 <__adddf3+0x1ba>
 8000538:	f104 0414 	add.w	r4, r4, #20
 800053c:	f1c4 0220 	rsb	r2, r4, #32
 8000540:	fa20 f004 	lsr.w	r0, r0, r4
 8000544:	fa01 f302 	lsl.w	r3, r1, r2
 8000548:	ea40 0003 	orr.w	r0, r0, r3
 800054c:	fa21 f304 	lsr.w	r3, r1, r4
 8000550:	ea45 0103 	orr.w	r1, r5, r3
 8000554:	bd30      	pop	{r4, r5, pc}
 8000556:	f1c4 040c 	rsb	r4, r4, #12
 800055a:	f1c4 0220 	rsb	r2, r4, #32
 800055e:	fa20 f002 	lsr.w	r0, r0, r2
 8000562:	fa01 f304 	lsl.w	r3, r1, r4
 8000566:	ea40 0003 	orr.w	r0, r0, r3
 800056a:	4629      	mov	r1, r5
 800056c:	bd30      	pop	{r4, r5, pc}
 800056e:	fa21 f004 	lsr.w	r0, r1, r4
 8000572:	4629      	mov	r1, r5
 8000574:	bd30      	pop	{r4, r5, pc}
 8000576:	f094 0f00 	teq	r4, #0
 800057a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800057e:	bf06      	itte	eq
 8000580:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000584:	3401      	addeq	r4, #1
 8000586:	3d01      	subne	r5, #1
 8000588:	e74e      	b.n	8000428 <__adddf3+0x8c>
 800058a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800058e:	bf18      	it	ne
 8000590:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000594:	d029      	beq.n	80005ea <__adddf3+0x24e>
 8000596:	ea94 0f05 	teq	r4, r5
 800059a:	bf08      	it	eq
 800059c:	ea90 0f02 	teqeq	r0, r2
 80005a0:	d005      	beq.n	80005ae <__adddf3+0x212>
 80005a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005a6:	bf04      	itt	eq
 80005a8:	4619      	moveq	r1, r3
 80005aa:	4610      	moveq	r0, r2
 80005ac:	bd30      	pop	{r4, r5, pc}
 80005ae:	ea91 0f03 	teq	r1, r3
 80005b2:	bf1e      	ittt	ne
 80005b4:	2100      	movne	r1, #0
 80005b6:	2000      	movne	r0, #0
 80005b8:	bd30      	popne	{r4, r5, pc}
 80005ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005be:	d105      	bne.n	80005cc <__adddf3+0x230>
 80005c0:	0040      	lsls	r0, r0, #1
 80005c2:	4149      	adcs	r1, r1
 80005c4:	bf28      	it	cs
 80005c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80005ca:	bd30      	pop	{r4, r5, pc}
 80005cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80005d0:	bf3c      	itt	cc
 80005d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80005d6:	bd30      	popcc	{r4, r5, pc}
 80005d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80005e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80005e4:	f04f 0000 	mov.w	r0, #0
 80005e8:	bd30      	pop	{r4, r5, pc}
 80005ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005ee:	bf1a      	itte	ne
 80005f0:	4619      	movne	r1, r3
 80005f2:	4610      	movne	r0, r2
 80005f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80005f8:	bf1c      	itt	ne
 80005fa:	460b      	movne	r3, r1
 80005fc:	4602      	movne	r2, r0
 80005fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000602:	bf06      	itte	eq
 8000604:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000608:	ea91 0f03 	teqeq	r1, r3
 800060c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000610:	bd30      	pop	{r4, r5, pc}
 8000612:	bf00      	nop

08000614 <__aeabi_ui2d>:
 8000614:	f090 0f00 	teq	r0, #0
 8000618:	bf04      	itt	eq
 800061a:	2100      	moveq	r1, #0
 800061c:	4770      	bxeq	lr
 800061e:	b530      	push	{r4, r5, lr}
 8000620:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000624:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000628:	f04f 0500 	mov.w	r5, #0
 800062c:	f04f 0100 	mov.w	r1, #0
 8000630:	e750      	b.n	80004d4 <__adddf3+0x138>
 8000632:	bf00      	nop

08000634 <__aeabi_i2d>:
 8000634:	f090 0f00 	teq	r0, #0
 8000638:	bf04      	itt	eq
 800063a:	2100      	moveq	r1, #0
 800063c:	4770      	bxeq	lr
 800063e:	b530      	push	{r4, r5, lr}
 8000640:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000644:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000648:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800064c:	bf48      	it	mi
 800064e:	4240      	negmi	r0, r0
 8000650:	f04f 0100 	mov.w	r1, #0
 8000654:	e73e      	b.n	80004d4 <__adddf3+0x138>
 8000656:	bf00      	nop

08000658 <__aeabi_f2d>:
 8000658:	0042      	lsls	r2, r0, #1
 800065a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800065e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000662:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000666:	bf1f      	itttt	ne
 8000668:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800066c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000670:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000674:	4770      	bxne	lr
 8000676:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800067a:	bf08      	it	eq
 800067c:	4770      	bxeq	lr
 800067e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000682:	bf04      	itt	eq
 8000684:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000688:	4770      	bxeq	lr
 800068a:	b530      	push	{r4, r5, lr}
 800068c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000690:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000694:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000698:	e71c      	b.n	80004d4 <__adddf3+0x138>
 800069a:	bf00      	nop

0800069c <__aeabi_ul2d>:
 800069c:	ea50 0201 	orrs.w	r2, r0, r1
 80006a0:	bf08      	it	eq
 80006a2:	4770      	bxeq	lr
 80006a4:	b530      	push	{r4, r5, lr}
 80006a6:	f04f 0500 	mov.w	r5, #0
 80006aa:	e00a      	b.n	80006c2 <__aeabi_l2d+0x16>

080006ac <__aeabi_l2d>:
 80006ac:	ea50 0201 	orrs.w	r2, r0, r1
 80006b0:	bf08      	it	eq
 80006b2:	4770      	bxeq	lr
 80006b4:	b530      	push	{r4, r5, lr}
 80006b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80006ba:	d502      	bpl.n	80006c2 <__aeabi_l2d+0x16>
 80006bc:	4240      	negs	r0, r0
 80006be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006ce:	f43f aed8 	beq.w	8000482 <__adddf3+0xe6>
 80006d2:	f04f 0203 	mov.w	r2, #3
 80006d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006da:	bf18      	it	ne
 80006dc:	3203      	addne	r2, #3
 80006de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006e2:	bf18      	it	ne
 80006e4:	3203      	addne	r2, #3
 80006e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006ea:	f1c2 0320 	rsb	r3, r2, #32
 80006ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80006f2:	fa20 f002 	lsr.w	r0, r0, r2
 80006f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80006fa:	ea40 000e 	orr.w	r0, r0, lr
 80006fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000702:	4414      	add	r4, r2
 8000704:	e6bd      	b.n	8000482 <__adddf3+0xe6>
 8000706:	bf00      	nop

08000708 <__aeabi_uldivmod>:
 8000708:	b953      	cbnz	r3, 8000720 <__aeabi_uldivmod+0x18>
 800070a:	b94a      	cbnz	r2, 8000720 <__aeabi_uldivmod+0x18>
 800070c:	2900      	cmp	r1, #0
 800070e:	bf08      	it	eq
 8000710:	2800      	cmpeq	r0, #0
 8000712:	bf1c      	itt	ne
 8000714:	f04f 31ff 	movne.w	r1, #4294967295
 8000718:	f04f 30ff 	movne.w	r0, #4294967295
 800071c:	f000 b9c0 	b.w	8000aa0 <__aeabi_idiv0>
 8000720:	f1ad 0c08 	sub.w	ip, sp, #8
 8000724:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000728:	f000 f83e 	bl	80007a8 <__udivmoddi4>
 800072c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000730:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000734:	b004      	add	sp, #16
 8000736:	4770      	bx	lr

08000738 <__aeabi_d2lz>:
 8000738:	b508      	push	{r3, lr}
 800073a:	4602      	mov	r2, r0
 800073c:	460b      	mov	r3, r1
 800073e:	ec43 2b17 	vmov	d7, r2, r3
 8000742:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000746:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800074a:	d403      	bmi.n	8000754 <__aeabi_d2lz+0x1c>
 800074c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000750:	f000 b80a 	b.w	8000768 <__aeabi_d2ulz>
 8000754:	eeb1 7b47 	vneg.f64	d7, d7
 8000758:	ec51 0b17 	vmov	r0, r1, d7
 800075c:	f000 f804 	bl	8000768 <__aeabi_d2ulz>
 8000760:	4240      	negs	r0, r0
 8000762:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000766:	bd08      	pop	{r3, pc}

08000768 <__aeabi_d2ulz>:
 8000768:	ed9f 6b0b 	vldr	d6, [pc, #44]	@ 8000798 <__aeabi_d2ulz+0x30>
 800076c:	ec41 0b17 	vmov	d7, r0, r1
 8000770:	ed9f 5b0b 	vldr	d5, [pc, #44]	@ 80007a0 <__aeabi_d2ulz+0x38>
 8000774:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000778:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 800077c:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 8000780:	eea4 7b45 	vfms.f64	d7, d4, d5
 8000784:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000788:	ee16 1a10 	vmov	r1, s12
 800078c:	ee17 0a90 	vmov	r0, s15
 8000790:	4770      	bx	lr
 8000792:	bf00      	nop
 8000794:	f3af 8000 	nop.w
 8000798:	00000000 	.word	0x00000000
 800079c:	3df00000 	.word	0x3df00000
 80007a0:	00000000 	.word	0x00000000
 80007a4:	41f00000 	.word	0x41f00000

080007a8 <__udivmoddi4>:
 80007a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007ac:	9d08      	ldr	r5, [sp, #32]
 80007ae:	468e      	mov	lr, r1
 80007b0:	4604      	mov	r4, r0
 80007b2:	4688      	mov	r8, r1
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d14a      	bne.n	800084e <__udivmoddi4+0xa6>
 80007b8:	428a      	cmp	r2, r1
 80007ba:	4617      	mov	r7, r2
 80007bc:	d962      	bls.n	8000884 <__udivmoddi4+0xdc>
 80007be:	fab2 f682 	clz	r6, r2
 80007c2:	b14e      	cbz	r6, 80007d8 <__udivmoddi4+0x30>
 80007c4:	f1c6 0320 	rsb	r3, r6, #32
 80007c8:	fa01 f806 	lsl.w	r8, r1, r6
 80007cc:	fa20 f303 	lsr.w	r3, r0, r3
 80007d0:	40b7      	lsls	r7, r6
 80007d2:	ea43 0808 	orr.w	r8, r3, r8
 80007d6:	40b4      	lsls	r4, r6
 80007d8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007dc:	fa1f fc87 	uxth.w	ip, r7
 80007e0:	fbb8 f1fe 	udiv	r1, r8, lr
 80007e4:	0c23      	lsrs	r3, r4, #16
 80007e6:	fb0e 8811 	mls	r8, lr, r1, r8
 80007ea:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80007ee:	fb01 f20c 	mul.w	r2, r1, ip
 80007f2:	429a      	cmp	r2, r3
 80007f4:	d909      	bls.n	800080a <__udivmoddi4+0x62>
 80007f6:	18fb      	adds	r3, r7, r3
 80007f8:	f101 30ff 	add.w	r0, r1, #4294967295
 80007fc:	f080 80ea 	bcs.w	80009d4 <__udivmoddi4+0x22c>
 8000800:	429a      	cmp	r2, r3
 8000802:	f240 80e7 	bls.w	80009d4 <__udivmoddi4+0x22c>
 8000806:	3902      	subs	r1, #2
 8000808:	443b      	add	r3, r7
 800080a:	1a9a      	subs	r2, r3, r2
 800080c:	b2a3      	uxth	r3, r4
 800080e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000812:	fb0e 2210 	mls	r2, lr, r0, r2
 8000816:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800081a:	fb00 fc0c 	mul.w	ip, r0, ip
 800081e:	459c      	cmp	ip, r3
 8000820:	d909      	bls.n	8000836 <__udivmoddi4+0x8e>
 8000822:	18fb      	adds	r3, r7, r3
 8000824:	f100 32ff 	add.w	r2, r0, #4294967295
 8000828:	f080 80d6 	bcs.w	80009d8 <__udivmoddi4+0x230>
 800082c:	459c      	cmp	ip, r3
 800082e:	f240 80d3 	bls.w	80009d8 <__udivmoddi4+0x230>
 8000832:	443b      	add	r3, r7
 8000834:	3802      	subs	r0, #2
 8000836:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800083a:	eba3 030c 	sub.w	r3, r3, ip
 800083e:	2100      	movs	r1, #0
 8000840:	b11d      	cbz	r5, 800084a <__udivmoddi4+0xa2>
 8000842:	40f3      	lsrs	r3, r6
 8000844:	2200      	movs	r2, #0
 8000846:	e9c5 3200 	strd	r3, r2, [r5]
 800084a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800084e:	428b      	cmp	r3, r1
 8000850:	d905      	bls.n	800085e <__udivmoddi4+0xb6>
 8000852:	b10d      	cbz	r5, 8000858 <__udivmoddi4+0xb0>
 8000854:	e9c5 0100 	strd	r0, r1, [r5]
 8000858:	2100      	movs	r1, #0
 800085a:	4608      	mov	r0, r1
 800085c:	e7f5      	b.n	800084a <__udivmoddi4+0xa2>
 800085e:	fab3 f183 	clz	r1, r3
 8000862:	2900      	cmp	r1, #0
 8000864:	d146      	bne.n	80008f4 <__udivmoddi4+0x14c>
 8000866:	4573      	cmp	r3, lr
 8000868:	d302      	bcc.n	8000870 <__udivmoddi4+0xc8>
 800086a:	4282      	cmp	r2, r0
 800086c:	f200 8105 	bhi.w	8000a7a <__udivmoddi4+0x2d2>
 8000870:	1a84      	subs	r4, r0, r2
 8000872:	eb6e 0203 	sbc.w	r2, lr, r3
 8000876:	2001      	movs	r0, #1
 8000878:	4690      	mov	r8, r2
 800087a:	2d00      	cmp	r5, #0
 800087c:	d0e5      	beq.n	800084a <__udivmoddi4+0xa2>
 800087e:	e9c5 4800 	strd	r4, r8, [r5]
 8000882:	e7e2      	b.n	800084a <__udivmoddi4+0xa2>
 8000884:	2a00      	cmp	r2, #0
 8000886:	f000 8090 	beq.w	80009aa <__udivmoddi4+0x202>
 800088a:	fab2 f682 	clz	r6, r2
 800088e:	2e00      	cmp	r6, #0
 8000890:	f040 80a4 	bne.w	80009dc <__udivmoddi4+0x234>
 8000894:	1a8a      	subs	r2, r1, r2
 8000896:	0c03      	lsrs	r3, r0, #16
 8000898:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800089c:	b280      	uxth	r0, r0
 800089e:	b2bc      	uxth	r4, r7
 80008a0:	2101      	movs	r1, #1
 80008a2:	fbb2 fcfe 	udiv	ip, r2, lr
 80008a6:	fb0e 221c 	mls	r2, lr, ip, r2
 80008aa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80008ae:	fb04 f20c 	mul.w	r2, r4, ip
 80008b2:	429a      	cmp	r2, r3
 80008b4:	d907      	bls.n	80008c6 <__udivmoddi4+0x11e>
 80008b6:	18fb      	adds	r3, r7, r3
 80008b8:	f10c 38ff 	add.w	r8, ip, #4294967295
 80008bc:	d202      	bcs.n	80008c4 <__udivmoddi4+0x11c>
 80008be:	429a      	cmp	r2, r3
 80008c0:	f200 80e0 	bhi.w	8000a84 <__udivmoddi4+0x2dc>
 80008c4:	46c4      	mov	ip, r8
 80008c6:	1a9b      	subs	r3, r3, r2
 80008c8:	fbb3 f2fe 	udiv	r2, r3, lr
 80008cc:	fb0e 3312 	mls	r3, lr, r2, r3
 80008d0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80008d4:	fb02 f404 	mul.w	r4, r2, r4
 80008d8:	429c      	cmp	r4, r3
 80008da:	d907      	bls.n	80008ec <__udivmoddi4+0x144>
 80008dc:	18fb      	adds	r3, r7, r3
 80008de:	f102 30ff 	add.w	r0, r2, #4294967295
 80008e2:	d202      	bcs.n	80008ea <__udivmoddi4+0x142>
 80008e4:	429c      	cmp	r4, r3
 80008e6:	f200 80ca 	bhi.w	8000a7e <__udivmoddi4+0x2d6>
 80008ea:	4602      	mov	r2, r0
 80008ec:	1b1b      	subs	r3, r3, r4
 80008ee:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80008f2:	e7a5      	b.n	8000840 <__udivmoddi4+0x98>
 80008f4:	f1c1 0620 	rsb	r6, r1, #32
 80008f8:	408b      	lsls	r3, r1
 80008fa:	fa22 f706 	lsr.w	r7, r2, r6
 80008fe:	431f      	orrs	r7, r3
 8000900:	fa0e f401 	lsl.w	r4, lr, r1
 8000904:	fa20 f306 	lsr.w	r3, r0, r6
 8000908:	fa2e fe06 	lsr.w	lr, lr, r6
 800090c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000910:	4323      	orrs	r3, r4
 8000912:	fa00 f801 	lsl.w	r8, r0, r1
 8000916:	fa1f fc87 	uxth.w	ip, r7
 800091a:	fbbe f0f9 	udiv	r0, lr, r9
 800091e:	0c1c      	lsrs	r4, r3, #16
 8000920:	fb09 ee10 	mls	lr, r9, r0, lr
 8000924:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000928:	fb00 fe0c 	mul.w	lr, r0, ip
 800092c:	45a6      	cmp	lr, r4
 800092e:	fa02 f201 	lsl.w	r2, r2, r1
 8000932:	d909      	bls.n	8000948 <__udivmoddi4+0x1a0>
 8000934:	193c      	adds	r4, r7, r4
 8000936:	f100 3aff 	add.w	sl, r0, #4294967295
 800093a:	f080 809c 	bcs.w	8000a76 <__udivmoddi4+0x2ce>
 800093e:	45a6      	cmp	lr, r4
 8000940:	f240 8099 	bls.w	8000a76 <__udivmoddi4+0x2ce>
 8000944:	3802      	subs	r0, #2
 8000946:	443c      	add	r4, r7
 8000948:	eba4 040e 	sub.w	r4, r4, lr
 800094c:	fa1f fe83 	uxth.w	lr, r3
 8000950:	fbb4 f3f9 	udiv	r3, r4, r9
 8000954:	fb09 4413 	mls	r4, r9, r3, r4
 8000958:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 800095c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000960:	45a4      	cmp	ip, r4
 8000962:	d908      	bls.n	8000976 <__udivmoddi4+0x1ce>
 8000964:	193c      	adds	r4, r7, r4
 8000966:	f103 3eff 	add.w	lr, r3, #4294967295
 800096a:	f080 8082 	bcs.w	8000a72 <__udivmoddi4+0x2ca>
 800096e:	45a4      	cmp	ip, r4
 8000970:	d97f      	bls.n	8000a72 <__udivmoddi4+0x2ca>
 8000972:	3b02      	subs	r3, #2
 8000974:	443c      	add	r4, r7
 8000976:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800097a:	eba4 040c 	sub.w	r4, r4, ip
 800097e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000982:	4564      	cmp	r4, ip
 8000984:	4673      	mov	r3, lr
 8000986:	46e1      	mov	r9, ip
 8000988:	d362      	bcc.n	8000a50 <__udivmoddi4+0x2a8>
 800098a:	d05f      	beq.n	8000a4c <__udivmoddi4+0x2a4>
 800098c:	b15d      	cbz	r5, 80009a6 <__udivmoddi4+0x1fe>
 800098e:	ebb8 0203 	subs.w	r2, r8, r3
 8000992:	eb64 0409 	sbc.w	r4, r4, r9
 8000996:	fa04 f606 	lsl.w	r6, r4, r6
 800099a:	fa22 f301 	lsr.w	r3, r2, r1
 800099e:	431e      	orrs	r6, r3
 80009a0:	40cc      	lsrs	r4, r1
 80009a2:	e9c5 6400 	strd	r6, r4, [r5]
 80009a6:	2100      	movs	r1, #0
 80009a8:	e74f      	b.n	800084a <__udivmoddi4+0xa2>
 80009aa:	fbb1 fcf2 	udiv	ip, r1, r2
 80009ae:	0c01      	lsrs	r1, r0, #16
 80009b0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80009b4:	b280      	uxth	r0, r0
 80009b6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80009ba:	463b      	mov	r3, r7
 80009bc:	4638      	mov	r0, r7
 80009be:	463c      	mov	r4, r7
 80009c0:	46b8      	mov	r8, r7
 80009c2:	46be      	mov	lr, r7
 80009c4:	2620      	movs	r6, #32
 80009c6:	fbb1 f1f7 	udiv	r1, r1, r7
 80009ca:	eba2 0208 	sub.w	r2, r2, r8
 80009ce:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80009d2:	e766      	b.n	80008a2 <__udivmoddi4+0xfa>
 80009d4:	4601      	mov	r1, r0
 80009d6:	e718      	b.n	800080a <__udivmoddi4+0x62>
 80009d8:	4610      	mov	r0, r2
 80009da:	e72c      	b.n	8000836 <__udivmoddi4+0x8e>
 80009dc:	f1c6 0220 	rsb	r2, r6, #32
 80009e0:	fa2e f302 	lsr.w	r3, lr, r2
 80009e4:	40b7      	lsls	r7, r6
 80009e6:	40b1      	lsls	r1, r6
 80009e8:	fa20 f202 	lsr.w	r2, r0, r2
 80009ec:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80009f0:	430a      	orrs	r2, r1
 80009f2:	fbb3 f8fe 	udiv	r8, r3, lr
 80009f6:	b2bc      	uxth	r4, r7
 80009f8:	fb0e 3318 	mls	r3, lr, r8, r3
 80009fc:	0c11      	lsrs	r1, r2, #16
 80009fe:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000a02:	fb08 f904 	mul.w	r9, r8, r4
 8000a06:	40b0      	lsls	r0, r6
 8000a08:	4589      	cmp	r9, r1
 8000a0a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000a0e:	b280      	uxth	r0, r0
 8000a10:	d93e      	bls.n	8000a90 <__udivmoddi4+0x2e8>
 8000a12:	1879      	adds	r1, r7, r1
 8000a14:	f108 3cff 	add.w	ip, r8, #4294967295
 8000a18:	d201      	bcs.n	8000a1e <__udivmoddi4+0x276>
 8000a1a:	4589      	cmp	r9, r1
 8000a1c:	d81f      	bhi.n	8000a5e <__udivmoddi4+0x2b6>
 8000a1e:	eba1 0109 	sub.w	r1, r1, r9
 8000a22:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a26:	fb09 f804 	mul.w	r8, r9, r4
 8000a2a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000a2e:	b292      	uxth	r2, r2
 8000a30:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000a34:	4542      	cmp	r2, r8
 8000a36:	d229      	bcs.n	8000a8c <__udivmoddi4+0x2e4>
 8000a38:	18ba      	adds	r2, r7, r2
 8000a3a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000a3e:	d2c4      	bcs.n	80009ca <__udivmoddi4+0x222>
 8000a40:	4542      	cmp	r2, r8
 8000a42:	d2c2      	bcs.n	80009ca <__udivmoddi4+0x222>
 8000a44:	f1a9 0102 	sub.w	r1, r9, #2
 8000a48:	443a      	add	r2, r7
 8000a4a:	e7be      	b.n	80009ca <__udivmoddi4+0x222>
 8000a4c:	45f0      	cmp	r8, lr
 8000a4e:	d29d      	bcs.n	800098c <__udivmoddi4+0x1e4>
 8000a50:	ebbe 0302 	subs.w	r3, lr, r2
 8000a54:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000a58:	3801      	subs	r0, #1
 8000a5a:	46e1      	mov	r9, ip
 8000a5c:	e796      	b.n	800098c <__udivmoddi4+0x1e4>
 8000a5e:	eba7 0909 	sub.w	r9, r7, r9
 8000a62:	4449      	add	r1, r9
 8000a64:	f1a8 0c02 	sub.w	ip, r8, #2
 8000a68:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a6c:	fb09 f804 	mul.w	r8, r9, r4
 8000a70:	e7db      	b.n	8000a2a <__udivmoddi4+0x282>
 8000a72:	4673      	mov	r3, lr
 8000a74:	e77f      	b.n	8000976 <__udivmoddi4+0x1ce>
 8000a76:	4650      	mov	r0, sl
 8000a78:	e766      	b.n	8000948 <__udivmoddi4+0x1a0>
 8000a7a:	4608      	mov	r0, r1
 8000a7c:	e6fd      	b.n	800087a <__udivmoddi4+0xd2>
 8000a7e:	443b      	add	r3, r7
 8000a80:	3a02      	subs	r2, #2
 8000a82:	e733      	b.n	80008ec <__udivmoddi4+0x144>
 8000a84:	f1ac 0c02 	sub.w	ip, ip, #2
 8000a88:	443b      	add	r3, r7
 8000a8a:	e71c      	b.n	80008c6 <__udivmoddi4+0x11e>
 8000a8c:	4649      	mov	r1, r9
 8000a8e:	e79c      	b.n	80009ca <__udivmoddi4+0x222>
 8000a90:	eba1 0109 	sub.w	r1, r1, r9
 8000a94:	46c4      	mov	ip, r8
 8000a96:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a9a:	fb09 f804 	mul.w	r8, r9, r4
 8000a9e:	e7c4      	b.n	8000a2a <__udivmoddi4+0x282>

08000aa0 <__aeabi_idiv0>:
 8000aa0:	4770      	bx	lr
 8000aa2:	bf00      	nop

08000aa4 <calculate_pec>:
} pec_register_t;

// Calcola il PEC per un array di dati


uint16_t calculate_pec(uint8_t *data, uint8_t len) {
 8000aa4:	b480      	push	{r7}
 8000aa6:	b085      	sub	sp, #20
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	6078      	str	r0, [r7, #4]
 8000aac:	460b      	mov	r3, r1
 8000aae:	70fb      	strb	r3, [r7, #3]
    uint16_t pec = 0x0010; // Valore iniziale
 8000ab0:	2310      	movs	r3, #16
 8000ab2:	81fb      	strh	r3, [r7, #14]

    for (uint8_t i = 0; i < len; i++) {
 8000ab4:	2300      	movs	r3, #0
 8000ab6:	737b      	strb	r3, [r7, #13]
 8000ab8:	e056      	b.n	8000b68 <calculate_pec+0xc4>
        uint8_t byte = data[i];
 8000aba:	7b7b      	ldrb	r3, [r7, #13]
 8000abc:	687a      	ldr	r2, [r7, #4]
 8000abe:	4413      	add	r3, r2
 8000ac0:	781b      	ldrb	r3, [r3, #0]
 8000ac2:	733b      	strb	r3, [r7, #12]

        for (uint8_t bit = 0; bit < 8; bit++) {
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	72fb      	strb	r3, [r7, #11]
 8000ac8:	e048      	b.n	8000b5c <calculate_pec+0xb8>
            uint8_t din = (byte >> 7) & 0x01;
 8000aca:	7b3b      	ldrb	r3, [r7, #12]
 8000acc:	09db      	lsrs	r3, r3, #7
 8000ace:	72bb      	strb	r3, [r7, #10]
            byte <<= 1;
 8000ad0:	7b3b      	ldrb	r3, [r7, #12]
 8000ad2:	005b      	lsls	r3, r3, #1
 8000ad4:	733b      	strb	r3, [r7, #12]

            uint8_t in0 = din ^ ((pec >> 14) & 0x01);
 8000ad6:	89fb      	ldrh	r3, [r7, #14]
 8000ad8:	0b9b      	lsrs	r3, r3, #14
 8000ada:	b29b      	uxth	r3, r3
 8000adc:	b25b      	sxtb	r3, r3
 8000ade:	f003 0301 	and.w	r3, r3, #1
 8000ae2:	b25a      	sxtb	r2, r3
 8000ae4:	f997 300a 	ldrsb.w	r3, [r7, #10]
 8000ae8:	4053      	eors	r3, r2
 8000aea:	b25b      	sxtb	r3, r3
 8000aec:	727b      	strb	r3, [r7, #9]

            pec <<= 1;
 8000aee:	89fb      	ldrh	r3, [r7, #14]
 8000af0:	005b      	lsls	r3, r3, #1
 8000af2:	81fb      	strh	r3, [r7, #14]

            if (in0) pec ^= (1 << 0);
 8000af4:	7a7b      	ldrb	r3, [r7, #9]
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d003      	beq.n	8000b02 <calculate_pec+0x5e>
 8000afa:	89fb      	ldrh	r3, [r7, #14]
 8000afc:	f083 0301 	eor.w	r3, r3, #1
 8000b00:	81fb      	strh	r3, [r7, #14]
            if (in0) pec ^= (1 << 3);
 8000b02:	7a7b      	ldrb	r3, [r7, #9]
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	d003      	beq.n	8000b10 <calculate_pec+0x6c>
 8000b08:	89fb      	ldrh	r3, [r7, #14]
 8000b0a:	f083 0308 	eor.w	r3, r3, #8
 8000b0e:	81fb      	strh	r3, [r7, #14]
            if (in0) pec ^= (1 << 4);
 8000b10:	7a7b      	ldrb	r3, [r7, #9]
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	d003      	beq.n	8000b1e <calculate_pec+0x7a>
 8000b16:	89fb      	ldrh	r3, [r7, #14]
 8000b18:	f083 0310 	eor.w	r3, r3, #16
 8000b1c:	81fb      	strh	r3, [r7, #14]
            if (in0) pec ^= (1 << 7);
 8000b1e:	7a7b      	ldrb	r3, [r7, #9]
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d003      	beq.n	8000b2c <calculate_pec+0x88>
 8000b24:	89fb      	ldrh	r3, [r7, #14]
 8000b26:	f083 0380 	eor.w	r3, r3, #128	@ 0x80
 8000b2a:	81fb      	strh	r3, [r7, #14]
            if (in0) pec ^= (1 << 8);
 8000b2c:	7a7b      	ldrb	r3, [r7, #9]
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	d003      	beq.n	8000b3a <calculate_pec+0x96>
 8000b32:	89fb      	ldrh	r3, [r7, #14]
 8000b34:	f483 7380 	eor.w	r3, r3, #256	@ 0x100
 8000b38:	81fb      	strh	r3, [r7, #14]
            if (in0) pec ^= (1 << 10);
 8000b3a:	7a7b      	ldrb	r3, [r7, #9]
 8000b3c:	2b00      	cmp	r3, #0
 8000b3e:	d003      	beq.n	8000b48 <calculate_pec+0xa4>
 8000b40:	89fb      	ldrh	r3, [r7, #14]
 8000b42:	f483 6380 	eor.w	r3, r3, #1024	@ 0x400
 8000b46:	81fb      	strh	r3, [r7, #14]
            if (in0) pec ^= (1 << 14);
 8000b48:	7a7b      	ldrb	r3, [r7, #9]
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	d003      	beq.n	8000b56 <calculate_pec+0xb2>
 8000b4e:	89fb      	ldrh	r3, [r7, #14]
 8000b50:	f483 4380 	eor.w	r3, r3, #16384	@ 0x4000
 8000b54:	81fb      	strh	r3, [r7, #14]
        for (uint8_t bit = 0; bit < 8; bit++) {
 8000b56:	7afb      	ldrb	r3, [r7, #11]
 8000b58:	3301      	adds	r3, #1
 8000b5a:	72fb      	strb	r3, [r7, #11]
 8000b5c:	7afb      	ldrb	r3, [r7, #11]
 8000b5e:	2b07      	cmp	r3, #7
 8000b60:	d9b3      	bls.n	8000aca <calculate_pec+0x26>
    for (uint8_t i = 0; i < len; i++) {
 8000b62:	7b7b      	ldrb	r3, [r7, #13]
 8000b64:	3301      	adds	r3, #1
 8000b66:	737b      	strb	r3, [r7, #13]
 8000b68:	7b7a      	ldrb	r2, [r7, #13]
 8000b6a:	78fb      	ldrb	r3, [r7, #3]
 8000b6c:	429a      	cmp	r2, r3
 8000b6e:	d3a4      	bcc.n	8000aba <calculate_pec+0x16>
        }
    }

    return (pec & 0x7FFF) << 1;
 8000b70:	89fb      	ldrh	r3, [r7, #14]
 8000b72:	005b      	lsls	r3, r3, #1
 8000b74:	b29b      	uxth	r3, r3
}
 8000b76:	4618      	mov	r0, r3
 8000b78:	3714      	adds	r7, #20
 8000b7a:	46bd      	mov	sp, r7
 8000b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b80:	4770      	bx	lr

08000b82 <verify_pec>:

uint8_t verify_pec(uint8_t *data, uint8_t len, uint16_t received_pec) {
 8000b82:	b580      	push	{r7, lr}
 8000b84:	b084      	sub	sp, #16
 8000b86:	af00      	add	r7, sp, #0
 8000b88:	6078      	str	r0, [r7, #4]
 8000b8a:	460b      	mov	r3, r1
 8000b8c:	70fb      	strb	r3, [r7, #3]
 8000b8e:	4613      	mov	r3, r2
 8000b90:	803b      	strh	r3, [r7, #0]
    uint16_t calculated_pec = calculate_pec(data, len);
 8000b92:	78fb      	ldrb	r3, [r7, #3]
 8000b94:	4619      	mov	r1, r3
 8000b96:	6878      	ldr	r0, [r7, #4]
 8000b98:	f7ff ff84 	bl	8000aa4 <calculate_pec>
 8000b9c:	4603      	mov	r3, r0
 8000b9e:	81fb      	strh	r3, [r7, #14]
    return (calculated_pec == received_pec);
 8000ba0:	89fa      	ldrh	r2, [r7, #14]
 8000ba2:	883b      	ldrh	r3, [r7, #0]
 8000ba4:	429a      	cmp	r2, r3
 8000ba6:	bf0c      	ite	eq
 8000ba8:	2301      	moveq	r3, #1
 8000baa:	2300      	movne	r3, #0
 8000bac:	b2db      	uxtb	r3, r3
}
 8000bae:	4618      	mov	r0, r3
 8000bb0:	3710      	adds	r7, #16
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	bd80      	pop	{r7, pc}

08000bb6 <LTC6811_adcv>:
uint16_t LTC6811_adcv(
  uint8_t MD, //ADC Mode
  uint8_t DCP, //Discharge Permit
  uint8_t CH //Cell Channels to be measured
  )
{
 8000bb6:	b480      	push	{r7}
 8000bb8:	b085      	sub	sp, #20
 8000bba:	af00      	add	r7, sp, #0
 8000bbc:	4603      	mov	r3, r0
 8000bbe:	71fb      	strb	r3, [r7, #7]
 8000bc0:	460b      	mov	r3, r1
 8000bc2:	71bb      	strb	r3, [r7, #6]
 8000bc4:	4613      	mov	r3, r2
 8000bc6:	717b      	strb	r3, [r7, #5]
	uint16_t cmd = (1<<9) + (MD<<7) + 0x60 + (DCP<<4) + CH;
 8000bc8:	79fb      	ldrb	r3, [r7, #7]
 8000bca:	b29b      	uxth	r3, r3
 8000bcc:	01db      	lsls	r3, r3, #7
 8000bce:	b29a      	uxth	r2, r3
 8000bd0:	79bb      	ldrb	r3, [r7, #6]
 8000bd2:	b29b      	uxth	r3, r3
 8000bd4:	011b      	lsls	r3, r3, #4
 8000bd6:	b29b      	uxth	r3, r3
 8000bd8:	4413      	add	r3, r2
 8000bda:	b29a      	uxth	r2, r3
 8000bdc:	797b      	ldrb	r3, [r7, #5]
 8000bde:	b29b      	uxth	r3, r3
 8000be0:	4413      	add	r3, r2
 8000be2:	b29b      	uxth	r3, r3
 8000be4:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8000be8:	81fb      	strh	r3, [r7, #14]
	return cmd;
 8000bea:	89fb      	ldrh	r3, [r7, #14]
}
 8000bec:	4618      	mov	r0, r3
 8000bee:	3714      	adds	r7, #20
 8000bf0:	46bd      	mov	sp, r7
 8000bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf6:	4770      	bx	lr

08000bf8 <LTC6811_adax>:
//Creo il comando per ADC voltage
uint16_t LTC6811_adax(
  uint8_t MD, //ADC Mode
  uint8_t CHG //GPIO Channels to be measured
  )
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	b085      	sub	sp, #20
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	4603      	mov	r3, r0
 8000c00:	460a      	mov	r2, r1
 8000c02:	71fb      	strb	r3, [r7, #7]
 8000c04:	4613      	mov	r3, r2
 8000c06:	71bb      	strb	r3, [r7, #6]
	uint16_t cmd = (1<<10) + (MD<<7) + 0x60 + CHG;
 8000c08:	79fb      	ldrb	r3, [r7, #7]
 8000c0a:	b29b      	uxth	r3, r3
 8000c0c:	01db      	lsls	r3, r3, #7
 8000c0e:	b29a      	uxth	r2, r3
 8000c10:	79bb      	ldrb	r3, [r7, #6]
 8000c12:	b29b      	uxth	r3, r3
 8000c14:	4413      	add	r3, r2
 8000c16:	b29b      	uxth	r3, r3
 8000c18:	f503 638c 	add.w	r3, r3, #1120	@ 0x460
 8000c1c:	81fb      	strh	r3, [r7, #14]
	return cmd;
 8000c1e:	89fb      	ldrh	r3, [r7, #14]
}
 8000c20:	4618      	mov	r0, r3
 8000c22:	3714      	adds	r7, #20
 8000c24:	46bd      	mov	sp, r7
 8000c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2a:	4770      	bx	lr

08000c2c <ltc6811_send_command>:

//Funzioni di invio dati
// Invia comando all'LTC6811
HAL_StatusTypeDef ltc6811_send_command(uint16_t command)
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	b084      	sub	sp, #16
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	4603      	mov	r3, r0
 8000c34:	80fb      	strh	r3, [r7, #6]
	uint8_t tx_data[4];
   // uint8_t rx_data[4];

    // Prepara comando + PEC
    tx_data[0] = (command >> 8) & 0xFF; // CMD0
 8000c36:	88fb      	ldrh	r3, [r7, #6]
 8000c38:	0a1b      	lsrs	r3, r3, #8
 8000c3a:	b29b      	uxth	r3, r3
 8000c3c:	b2db      	uxtb	r3, r3
 8000c3e:	723b      	strb	r3, [r7, #8]
    tx_data[1] = command & 0xFF;        // CMD1
 8000c40:	88fb      	ldrh	r3, [r7, #6]
 8000c42:	b2db      	uxtb	r3, r3
 8000c44:	727b      	strb	r3, [r7, #9]

    uint16_t pec = calculate_pec(tx_data, 2);
 8000c46:	f107 0308 	add.w	r3, r7, #8
 8000c4a:	2102      	movs	r1, #2
 8000c4c:	4618      	mov	r0, r3
 8000c4e:	f7ff ff29 	bl	8000aa4 <calculate_pec>
 8000c52:	4603      	mov	r3, r0
 8000c54:	81fb      	strh	r3, [r7, #14]
    tx_data[2] = (pec >> 8) & 0xFF;     // PEC0
 8000c56:	89fb      	ldrh	r3, [r7, #14]
 8000c58:	0a1b      	lsrs	r3, r3, #8
 8000c5a:	b29b      	uxth	r3, r3
 8000c5c:	b2db      	uxtb	r3, r3
 8000c5e:	72bb      	strb	r3, [r7, #10]
    tx_data[3] = pec & 0xFF;            // PEC1
 8000c60:	89fb      	ldrh	r3, [r7, #14]
 8000c62:	b2db      	uxtb	r3, r3
 8000c64:	72fb      	strb	r3, [r7, #11]

    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_RESET);
 8000c66:	2200      	movs	r2, #0
 8000c68:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000c6c:	480b      	ldr	r0, [pc, #44]	@ (8000c9c <ltc6811_send_command+0x70>)
 8000c6e:	f003 f8d5 	bl	8003e1c <HAL_GPIO_WritePin>
    HAL_StatusTypeDef status = HAL_SPI_Transmit(&hspi3, tx_data, 4, HAL_MAX_DELAY);
 8000c72:	f107 0108 	add.w	r1, r7, #8
 8000c76:	f04f 33ff 	mov.w	r3, #4294967295
 8000c7a:	2204      	movs	r2, #4
 8000c7c:	4808      	ldr	r0, [pc, #32]	@ (8000ca0 <ltc6811_send_command+0x74>)
 8000c7e:	f006 f8db 	bl	8006e38 <HAL_SPI_Transmit>
 8000c82:	4603      	mov	r3, r0
 8000c84:	737b      	strb	r3, [r7, #13]
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 8000c86:	2201      	movs	r2, #1
 8000c88:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000c8c:	4803      	ldr	r0, [pc, #12]	@ (8000c9c <ltc6811_send_command+0x70>)
 8000c8e:	f003 f8c5 	bl	8003e1c <HAL_GPIO_WritePin>

    return status;
 8000c92:	7b7b      	ldrb	r3, [r7, #13]
}
 8000c94:	4618      	mov	r0, r3
 8000c96:	3710      	adds	r7, #16
 8000c98:	46bd      	mov	sp, r7
 8000c9a:	bd80      	pop	{r7, pc}
 8000c9c:	58020c00 	.word	0x58020c00
 8000ca0:	240006a0 	.word	0x240006a0

08000ca4 <ltc6811_write_data>:

// Scrive dati all'LTC6811 (per comandi WRCFGA, WRPWM, etc.)
HAL_StatusTypeDef ltc6811_write_data(uint16_t command, uint8_t *data, uint8_t data_len)
{
 8000ca4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000ca8:	b091      	sub	sp, #68	@ 0x44
 8000caa:	af00      	add	r7, sp, #0
 8000cac:	4603      	mov	r3, r0
 8000cae:	60b9      	str	r1, [r7, #8]
 8000cb0:	81fb      	strh	r3, [r7, #14]
 8000cb2:	4613      	mov	r3, r2
 8000cb4:	737b      	strb	r3, [r7, #13]
 8000cb6:	466b      	mov	r3, sp
 8000cb8:	461e      	mov	r6, r3
	uint8_t tx_data[4];

// Prepara comando + PEC
    tx_data[0] = (command >> 8) & 0xFF; // CMD0
 8000cba:	89fb      	ldrh	r3, [r7, #14]
 8000cbc:	0a1b      	lsrs	r3, r3, #8
 8000cbe:	b29b      	uxth	r3, r3
 8000cc0:	b2db      	uxtb	r3, r3
 8000cc2:	753b      	strb	r3, [r7, #20]
    tx_data[1] = command & 0xFF;        // CMD1
 8000cc4:	89fb      	ldrh	r3, [r7, #14]
 8000cc6:	b2db      	uxtb	r3, r3
 8000cc8:	757b      	strb	r3, [r7, #21]

	uint16_t pec = calculate_pec(tx_data, 2);
 8000cca:	f107 0314 	add.w	r3, r7, #20
 8000cce:	2102      	movs	r1, #2
 8000cd0:	4618      	mov	r0, r3
 8000cd2:	f7ff fee7 	bl	8000aa4 <calculate_pec>
 8000cd6:	4603      	mov	r3, r0
 8000cd8:	867b      	strh	r3, [r7, #50]	@ 0x32
    tx_data[2] = (pec >> 8) & 0xFF;     // PEC0
 8000cda:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8000cdc:	0a1b      	lsrs	r3, r3, #8
 8000cde:	b29b      	uxth	r3, r3
 8000ce0:	b2db      	uxtb	r3, r3
 8000ce2:	75bb      	strb	r3, [r7, #22]
    tx_data[3] = pec & 0xFF;            // PEC1
 8000ce4:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8000ce6:	b2db      	uxtb	r3, r3
 8000ce8:	75fb      	strb	r3, [r7, #23]

    uint8_t tx_buffer[data_len + 2];
 8000cea:	7b7b      	ldrb	r3, [r7, #13]
 8000cec:	1c99      	adds	r1, r3, #2
 8000cee:	1e4b      	subs	r3, r1, #1
 8000cf0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000cf2:	460a      	mov	r2, r1
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	603a      	str	r2, [r7, #0]
 8000cf8:	607b      	str	r3, [r7, #4]
 8000cfa:	f04f 0200 	mov.w	r2, #0
 8000cfe:	f04f 0300 	mov.w	r3, #0
 8000d02:	6878      	ldr	r0, [r7, #4]
 8000d04:	00c3      	lsls	r3, r0, #3
 8000d06:	6838      	ldr	r0, [r7, #0]
 8000d08:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8000d0c:	6838      	ldr	r0, [r7, #0]
 8000d0e:	00c2      	lsls	r2, r0, #3
 8000d10:	460a      	mov	r2, r1
 8000d12:	2300      	movs	r3, #0
 8000d14:	4692      	mov	sl, r2
 8000d16:	469b      	mov	fp, r3
 8000d18:	f04f 0200 	mov.w	r2, #0
 8000d1c:	f04f 0300 	mov.w	r3, #0
 8000d20:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8000d24:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8000d28:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8000d2c:	460b      	mov	r3, r1
 8000d2e:	3307      	adds	r3, #7
 8000d30:	08db      	lsrs	r3, r3, #3
 8000d32:	00db      	lsls	r3, r3, #3
 8000d34:	ebad 0d03 	sub.w	sp, sp, r3
 8000d38:	466b      	mov	r3, sp
 8000d3a:	3300      	adds	r3, #0
 8000d3c:	62bb      	str	r3, [r7, #40]	@ 0x28

    // Copia dati
    for (int i = 0; i < data_len; i++) {
 8000d3e:	2300      	movs	r3, #0
 8000d40:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000d42:	e00b      	b.n	8000d5c <ltc6811_write_data+0xb8>
        tx_buffer[i] = data[i];
 8000d44:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000d46:	68ba      	ldr	r2, [r7, #8]
 8000d48:	4413      	add	r3, r2
 8000d4a:	7819      	ldrb	r1, [r3, #0]
 8000d4c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000d4e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000d50:	4413      	add	r3, r2
 8000d52:	460a      	mov	r2, r1
 8000d54:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < data_len; i++) {
 8000d56:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000d58:	3301      	adds	r3, #1
 8000d5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000d5c:	7b7b      	ldrb	r3, [r7, #13]
 8000d5e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8000d60:	429a      	cmp	r2, r3
 8000d62:	dbef      	blt.n	8000d44 <ltc6811_write_data+0xa0>
    }

    // Calcola e aggiungi PEC
    uint16_t pec1 = calculate_pec(data, data_len);
 8000d64:	7b7b      	ldrb	r3, [r7, #13]
 8000d66:	4619      	mov	r1, r3
 8000d68:	68b8      	ldr	r0, [r7, #8]
 8000d6a:	f7ff fe9b 	bl	8000aa4 <calculate_pec>
 8000d6e:	4603      	mov	r3, r0
 8000d70:	84fb      	strh	r3, [r7, #38]	@ 0x26
    tx_buffer[data_len] = (pec1 >> 8) & 0xFF;
 8000d72:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000d74:	0a1b      	lsrs	r3, r3, #8
 8000d76:	b29a      	uxth	r2, r3
 8000d78:	7b7b      	ldrb	r3, [r7, #13]
 8000d7a:	b2d1      	uxtb	r1, r2
 8000d7c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000d7e:	54d1      	strb	r1, [r2, r3]
    tx_buffer[data_len + 1] = pec1 & 0xFF;
 8000d80:	7b7b      	ldrb	r3, [r7, #13]
 8000d82:	3301      	adds	r3, #1
 8000d84:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8000d86:	b2d1      	uxtb	r1, r2
 8000d88:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000d8a:	54d1      	strb	r1, [r2, r3]

    uint8_t tx_send[data_len + 6];
 8000d8c:	7b7b      	ldrb	r3, [r7, #13]
 8000d8e:	1d99      	adds	r1, r3, #6
 8000d90:	1e4b      	subs	r3, r1, #1
 8000d92:	623b      	str	r3, [r7, #32]
 8000d94:	460a      	mov	r2, r1
 8000d96:	2300      	movs	r3, #0
 8000d98:	4690      	mov	r8, r2
 8000d9a:	4699      	mov	r9, r3
 8000d9c:	f04f 0200 	mov.w	r2, #0
 8000da0:	f04f 0300 	mov.w	r3, #0
 8000da4:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000da8:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000dac:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000db0:	460a      	mov	r2, r1
 8000db2:	2300      	movs	r3, #0
 8000db4:	4614      	mov	r4, r2
 8000db6:	461d      	mov	r5, r3
 8000db8:	f04f 0200 	mov.w	r2, #0
 8000dbc:	f04f 0300 	mov.w	r3, #0
 8000dc0:	00eb      	lsls	r3, r5, #3
 8000dc2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000dc6:	00e2      	lsls	r2, r4, #3
 8000dc8:	460b      	mov	r3, r1
 8000dca:	3307      	adds	r3, #7
 8000dcc:	08db      	lsrs	r3, r3, #3
 8000dce:	00db      	lsls	r3, r3, #3
 8000dd0:	ebad 0d03 	sub.w	sp, sp, r3
 8000dd4:	466b      	mov	r3, sp
 8000dd6:	3300      	adds	r3, #0
 8000dd8:	61fb      	str	r3, [r7, #28]
    for (int i = 0; i < 4; i++) {
 8000dda:	2300      	movs	r3, #0
 8000ddc:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000dde:	e00c      	b.n	8000dfa <ltc6811_write_data+0x156>
        tx_send[i] = tx_data[i];
 8000de0:	f107 0214 	add.w	r2, r7, #20
 8000de4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000de6:	4413      	add	r3, r2
 8000de8:	7819      	ldrb	r1, [r3, #0]
 8000dea:	69fa      	ldr	r2, [r7, #28]
 8000dec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000dee:	4413      	add	r3, r2
 8000df0:	460a      	mov	r2, r1
 8000df2:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 4; i++) {
 8000df4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000df6:	3301      	adds	r3, #1
 8000df8:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000dfa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000dfc:	2b03      	cmp	r3, #3
 8000dfe:	ddef      	ble.n	8000de0 <ltc6811_write_data+0x13c>
    }
    for (int i = 0; i < data_len+2; i++) {
 8000e00:	2300      	movs	r3, #0
 8000e02:	637b      	str	r3, [r7, #52]	@ 0x34
 8000e04:	e00a      	b.n	8000e1c <ltc6811_write_data+0x178>
        tx_send[4+i] = tx_buffer[i];
 8000e06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000e08:	3304      	adds	r3, #4
 8000e0a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8000e0c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000e0e:	440a      	add	r2, r1
 8000e10:	7811      	ldrb	r1, [r2, #0]
 8000e12:	69fa      	ldr	r2, [r7, #28]
 8000e14:	54d1      	strb	r1, [r2, r3]
    for (int i = 0; i < data_len+2; i++) {
 8000e16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000e18:	3301      	adds	r3, #1
 8000e1a:	637b      	str	r3, [r7, #52]	@ 0x34
 8000e1c:	7b7b      	ldrb	r3, [r7, #13]
 8000e1e:	3301      	adds	r3, #1
 8000e20:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000e22:	429a      	cmp	r2, r3
 8000e24:	ddef      	ble.n	8000e06 <ltc6811_write_data+0x162>
    }

    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_RESET);
 8000e26:	2200      	movs	r2, #0
 8000e28:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000e2c:	480d      	ldr	r0, [pc, #52]	@ (8000e64 <ltc6811_write_data+0x1c0>)
 8000e2e:	f002 fff5 	bl	8003e1c <HAL_GPIO_WritePin>
    HAL_StatusTypeDef status = HAL_SPI_Transmit(&hspi3, tx_send, data_len + 6, HAL_MAX_DELAY);
 8000e32:	7b7b      	ldrb	r3, [r7, #13]
 8000e34:	b29b      	uxth	r3, r3
 8000e36:	3306      	adds	r3, #6
 8000e38:	b29a      	uxth	r2, r3
 8000e3a:	f04f 33ff 	mov.w	r3, #4294967295
 8000e3e:	69f9      	ldr	r1, [r7, #28]
 8000e40:	4809      	ldr	r0, [pc, #36]	@ (8000e68 <ltc6811_write_data+0x1c4>)
 8000e42:	f005 fff9 	bl	8006e38 <HAL_SPI_Transmit>
 8000e46:	4603      	mov	r3, r0
 8000e48:	76fb      	strb	r3, [r7, #27]
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 8000e4a:	2201      	movs	r2, #1
 8000e4c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000e50:	4804      	ldr	r0, [pc, #16]	@ (8000e64 <ltc6811_write_data+0x1c0>)
 8000e52:	f002 ffe3 	bl	8003e1c <HAL_GPIO_WritePin>

    return status;
 8000e56:	7efb      	ldrb	r3, [r7, #27]
 8000e58:	46b5      	mov	sp, r6
}
 8000e5a:	4618      	mov	r0, r3
 8000e5c:	3744      	adds	r7, #68	@ 0x44
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000e64:	58020c00 	.word	0x58020c00
 8000e68:	240006a0 	.word	0x240006a0

08000e6c <ltc6811_read_data>:

// Legge dati dall'LTC6811 (per comandi RDCFGA, RDCVA, etc.)
HAL_StatusTypeDef ltc6811_read_data(uint16_t command, uint8_t *rx_data, uint8_t data_len)
{
 8000e6c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000e70:	b089      	sub	sp, #36	@ 0x24
 8000e72:	af00      	add	r7, sp, #0
 8000e74:	4603      	mov	r3, r0
 8000e76:	6039      	str	r1, [r7, #0]
 8000e78:	80fb      	strh	r3, [r7, #6]
 8000e7a:	4613      	mov	r3, r2
 8000e7c:	717b      	strb	r3, [r7, #5]
 8000e7e:	466b      	mov	r3, sp
 8000e80:	461e      	mov	r6, r3
	uint8_t tx_data[4];

	// Prepara comando + PEC
	tx_data[0] = (command >> 8) & 0xFF; // CMD0
 8000e82:	88fb      	ldrh	r3, [r7, #6]
 8000e84:	0a1b      	lsrs	r3, r3, #8
 8000e86:	b29b      	uxth	r3, r3
 8000e88:	b2db      	uxtb	r3, r3
 8000e8a:	723b      	strb	r3, [r7, #8]
	tx_data[1] = command & 0xFF;        // CMD1
 8000e8c:	88fb      	ldrh	r3, [r7, #6]
 8000e8e:	b2db      	uxtb	r3, r3
 8000e90:	727b      	strb	r3, [r7, #9]

	uint16_t pec = calculate_pec(tx_data, 2);
 8000e92:	f107 0308 	add.w	r3, r7, #8
 8000e96:	2102      	movs	r1, #2
 8000e98:	4618      	mov	r0, r3
 8000e9a:	f7ff fe03 	bl	8000aa4 <calculate_pec>
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	837b      	strh	r3, [r7, #26]
	tx_data[2] = (pec >> 8) & 0xFF;     // PEC0
 8000ea2:	8b7b      	ldrh	r3, [r7, #26]
 8000ea4:	0a1b      	lsrs	r3, r3, #8
 8000ea6:	b29b      	uxth	r3, r3
 8000ea8:	b2db      	uxtb	r3, r3
 8000eaa:	72bb      	strb	r3, [r7, #10]
	tx_data[3] = pec & 0xFF;            // PEC1
 8000eac:	8b7b      	ldrh	r3, [r7, #26]
 8000eae:	b2db      	uxtb	r3, r3
 8000eb0:	72fb      	strb	r3, [r7, #11]

    uint8_t rx_buffer[data_len + 2];
 8000eb2:	797b      	ldrb	r3, [r7, #5]
 8000eb4:	1c99      	adds	r1, r3, #2
 8000eb6:	1e4b      	subs	r3, r1, #1
 8000eb8:	617b      	str	r3, [r7, #20]
 8000eba:	460a      	mov	r2, r1
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	4690      	mov	r8, r2
 8000ec0:	4699      	mov	r9, r3
 8000ec2:	f04f 0200 	mov.w	r2, #0
 8000ec6:	f04f 0300 	mov.w	r3, #0
 8000eca:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000ece:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000ed2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000ed6:	460a      	mov	r2, r1
 8000ed8:	2300      	movs	r3, #0
 8000eda:	4614      	mov	r4, r2
 8000edc:	461d      	mov	r5, r3
 8000ede:	f04f 0200 	mov.w	r2, #0
 8000ee2:	f04f 0300 	mov.w	r3, #0
 8000ee6:	00eb      	lsls	r3, r5, #3
 8000ee8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000eec:	00e2      	lsls	r2, r4, #3
 8000eee:	460b      	mov	r3, r1
 8000ef0:	3307      	adds	r3, #7
 8000ef2:	08db      	lsrs	r3, r3, #3
 8000ef4:	00db      	lsls	r3, r3, #3
 8000ef6:	ebad 0d03 	sub.w	sp, sp, r3
 8000efa:	466b      	mov	r3, sp
 8000efc:	3300      	adds	r3, #0
 8000efe:	613b      	str	r3, [r7, #16]


    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_RESET);
 8000f00:	2200      	movs	r2, #0
 8000f02:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000f06:	4829      	ldr	r0, [pc, #164]	@ (8000fac <ltc6811_read_data+0x140>)
 8000f08:	f002 ff88 	bl	8003e1c <HAL_GPIO_WritePin>
    HAL_StatusTypeDef status1 = HAL_SPI_Transmit(&hspi3, tx_data, 4, 10);
 8000f0c:	f107 0108 	add.w	r1, r7, #8
 8000f10:	230a      	movs	r3, #10
 8000f12:	2204      	movs	r2, #4
 8000f14:	4826      	ldr	r0, [pc, #152]	@ (8000fb0 <ltc6811_read_data+0x144>)
 8000f16:	f005 ff8f 	bl	8006e38 <HAL_SPI_Transmit>
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	73fb      	strb	r3, [r7, #15]
    HAL_StatusTypeDef status = HAL_SPI_Receive(&hspi3, rx_buffer, data_len+2, HAL_MAX_DELAY);
 8000f1e:	797b      	ldrb	r3, [r7, #5]
 8000f20:	b29b      	uxth	r3, r3
 8000f22:	3302      	adds	r3, #2
 8000f24:	b29a      	uxth	r2, r3
 8000f26:	f04f 33ff 	mov.w	r3, #4294967295
 8000f2a:	6939      	ldr	r1, [r7, #16]
 8000f2c:	4820      	ldr	r0, [pc, #128]	@ (8000fb0 <ltc6811_read_data+0x144>)
 8000f2e:	f006 f971 	bl	8007214 <HAL_SPI_Receive>
 8000f32:	4603      	mov	r3, r0
 8000f34:	73bb      	strb	r3, [r7, #14]
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 8000f36:	2201      	movs	r2, #1
 8000f38:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000f3c:	481b      	ldr	r0, [pc, #108]	@ (8000fac <ltc6811_read_data+0x140>)
 8000f3e:	f002 ff6d 	bl	8003e1c <HAL_GPIO_WritePin>

    if (status == HAL_OK) {
 8000f42:	7bbb      	ldrb	r3, [r7, #14]
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d12a      	bne.n	8000f9e <ltc6811_read_data+0x132>
        // Copia dati (escludi PEC)
        for (int i = 0; i < data_len; i++) {
 8000f48:	2300      	movs	r3, #0
 8000f4a:	61fb      	str	r3, [r7, #28]
 8000f4c:	e00a      	b.n	8000f64 <ltc6811_read_data+0xf8>
            rx_data[i] = rx_buffer[i];
 8000f4e:	69fb      	ldr	r3, [r7, #28]
 8000f50:	683a      	ldr	r2, [r7, #0]
 8000f52:	4413      	add	r3, r2
 8000f54:	6939      	ldr	r1, [r7, #16]
 8000f56:	69fa      	ldr	r2, [r7, #28]
 8000f58:	440a      	add	r2, r1
 8000f5a:	7812      	ldrb	r2, [r2, #0]
 8000f5c:	701a      	strb	r2, [r3, #0]
        for (int i = 0; i < data_len; i++) {
 8000f5e:	69fb      	ldr	r3, [r7, #28]
 8000f60:	3301      	adds	r3, #1
 8000f62:	61fb      	str	r3, [r7, #28]
 8000f64:	797b      	ldrb	r3, [r7, #5]
 8000f66:	69fa      	ldr	r2, [r7, #28]
 8000f68:	429a      	cmp	r2, r3
 8000f6a:	dbf0      	blt.n	8000f4e <ltc6811_read_data+0xe2>
        }

        // Verifica PEC
        uint16_t received_pec = (rx_buffer[data_len] << 8) | rx_buffer[data_len + 1];
 8000f6c:	797b      	ldrb	r3, [r7, #5]
 8000f6e:	693a      	ldr	r2, [r7, #16]
 8000f70:	5cd3      	ldrb	r3, [r2, r3]
 8000f72:	b21b      	sxth	r3, r3
 8000f74:	021b      	lsls	r3, r3, #8
 8000f76:	b21a      	sxth	r2, r3
 8000f78:	797b      	ldrb	r3, [r7, #5]
 8000f7a:	3301      	adds	r3, #1
 8000f7c:	6939      	ldr	r1, [r7, #16]
 8000f7e:	5ccb      	ldrb	r3, [r1, r3]
 8000f80:	b21b      	sxth	r3, r3
 8000f82:	4313      	orrs	r3, r2
 8000f84:	b21b      	sxth	r3, r3
 8000f86:	81bb      	strh	r3, [r7, #12]
        if (!verify_pec(rx_data, data_len, received_pec)) {
 8000f88:	89ba      	ldrh	r2, [r7, #12]
 8000f8a:	797b      	ldrb	r3, [r7, #5]
 8000f8c:	4619      	mov	r1, r3
 8000f8e:	6838      	ldr	r0, [r7, #0]
 8000f90:	f7ff fdf7 	bl	8000b82 <verify_pec>
 8000f94:	4603      	mov	r3, r0
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d101      	bne.n	8000f9e <ltc6811_read_data+0x132>
            return HAL_ERROR;
 8000f9a:	2301      	movs	r3, #1
 8000f9c:	e000      	b.n	8000fa0 <ltc6811_read_data+0x134>
        }
    }

    return status;
 8000f9e:	7bbb      	ldrb	r3, [r7, #14]
 8000fa0:	46b5      	mov	sp, r6
}
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	3724      	adds	r7, #36	@ 0x24
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000fac:	58020c00 	.word	0x58020c00
 8000fb0:	240006a0 	.word	0x240006a0

08000fb4 <ltc6811_set_config>:
		uint16_t uv,
		uint16_t ov,
		bool dcc[12],
		bool dcto[4]
		)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	b087      	sub	sp, #28
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]
 8000fbc:	4608      	mov	r0, r1
 8000fbe:	4611      	mov	r1, r2
 8000fc0:	461a      	mov	r2, r3
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	70fb      	strb	r3, [r7, #3]
 8000fc6:	460b      	mov	r3, r1
 8000fc8:	70bb      	strb	r3, [r7, #2]
 8000fca:	4613      	mov	r3, r2
 8000fcc:	707b      	strb	r3, [r7, #1]

    configuration_data[0]= (refon<<2)+(dten<<1)+adcopt;
 8000fce:	78fb      	ldrb	r3, [r7, #3]
 8000fd0:	009b      	lsls	r3, r3, #2
 8000fd2:	b2da      	uxtb	r2, r3
 8000fd4:	78bb      	ldrb	r3, [r7, #2]
 8000fd6:	005b      	lsls	r3, r3, #1
 8000fd8:	b2db      	uxtb	r3, r3
 8000fda:	4413      	add	r3, r2
 8000fdc:	b2da      	uxtb	r2, r3
 8000fde:	787b      	ldrb	r3, [r7, #1]
 8000fe0:	4413      	add	r3, r2
 8000fe2:	b2da      	uxtb	r2, r3
 8000fe4:	4b41      	ldr	r3, [pc, #260]	@ (80010ec <ltc6811_set_config+0x138>)
 8000fe6:	701a      	strb	r2, [r3, #0]
    // CFGR0: GPIO pull-down OFF, REFON=0, ADCOPT=0
    for(int i=0; i<5; i++)
 8000fe8:	2300      	movs	r3, #0
 8000fea:	617b      	str	r3, [r7, #20]
 8000fec:	e012      	b.n	8001014 <ltc6811_set_config+0x60>
    {
    	configuration_data[0] += (gpio[i]<<(i+3));
 8000fee:	4b3f      	ldr	r3, [pc, #252]	@ (80010ec <ltc6811_set_config+0x138>)
 8000ff0:	781a      	ldrb	r2, [r3, #0]
 8000ff2:	697b      	ldr	r3, [r7, #20]
 8000ff4:	6879      	ldr	r1, [r7, #4]
 8000ff6:	440b      	add	r3, r1
 8000ff8:	781b      	ldrb	r3, [r3, #0]
 8000ffa:	4619      	mov	r1, r3
 8000ffc:	697b      	ldr	r3, [r7, #20]
 8000ffe:	3303      	adds	r3, #3
 8001000:	fa01 f303 	lsl.w	r3, r1, r3
 8001004:	b2db      	uxtb	r3, r3
 8001006:	4413      	add	r3, r2
 8001008:	b2da      	uxtb	r2, r3
 800100a:	4b38      	ldr	r3, [pc, #224]	@ (80010ec <ltc6811_set_config+0x138>)
 800100c:	701a      	strb	r2, [r3, #0]
    for(int i=0; i<5; i++)
 800100e:	697b      	ldr	r3, [r7, #20]
 8001010:	3301      	adds	r3, #1
 8001012:	617b      	str	r3, [r7, #20]
 8001014:	697b      	ldr	r3, [r7, #20]
 8001016:	2b04      	cmp	r3, #4
 8001018:	dde9      	ble.n	8000fee <ltc6811_set_config+0x3a>
    };
    //0xFC; // 0b11111100 - tutti GPIO pull-down OFF

    // CFGR1: Undervoltage threshold (esempio: 3.3V)
    uint16_t vuv = uv / 16; // 3300mV / (16 * 0.1mV)
 800101a:	8c3b      	ldrh	r3, [r7, #32]
 800101c:	091b      	lsrs	r3, r3, #4
 800101e:	817b      	strh	r3, [r7, #10]
    configuration_data[1] = vuv & 0xFF;
 8001020:	897b      	ldrh	r3, [r7, #10]
 8001022:	b2da      	uxtb	r2, r3
 8001024:	4b31      	ldr	r3, [pc, #196]	@ (80010ec <ltc6811_set_config+0x138>)
 8001026:	705a      	strb	r2, [r3, #1]

    // CFGR3: Overvoltage threshold (esempio: 4.2V)
    uint16_t vov = ov / 16; // 4200mV / (16 * 0.1mV)
 8001028:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800102a:	091b      	lsrs	r3, r3, #4
 800102c:	813b      	strh	r3, [r7, #8]
    configuration_data[2] = (vov << 4) | ((vuv >> 8) & 0x0F);
 800102e:	893b      	ldrh	r3, [r7, #8]
 8001030:	b25b      	sxtb	r3, r3
 8001032:	011b      	lsls	r3, r3, #4
 8001034:	b25a      	sxtb	r2, r3
 8001036:	897b      	ldrh	r3, [r7, #10]
 8001038:	0a1b      	lsrs	r3, r3, #8
 800103a:	b29b      	uxth	r3, r3
 800103c:	b25b      	sxtb	r3, r3
 800103e:	f003 030f 	and.w	r3, r3, #15
 8001042:	b25b      	sxtb	r3, r3
 8001044:	4313      	orrs	r3, r2
 8001046:	b25b      	sxtb	r3, r3
 8001048:	b2da      	uxtb	r2, r3
 800104a:	4b28      	ldr	r3, [pc, #160]	@ (80010ec <ltc6811_set_config+0x138>)
 800104c:	709a      	strb	r2, [r3, #2]
    configuration_data[3] = (vov >> 4) & 0xFF;
 800104e:	893b      	ldrh	r3, [r7, #8]
 8001050:	091b      	lsrs	r3, r3, #4
 8001052:	b29b      	uxth	r3, r3
 8001054:	b2da      	uxtb	r2, r3
 8001056:	4b25      	ldr	r3, [pc, #148]	@ (80010ec <ltc6811_set_config+0x138>)
 8001058:	70da      	strb	r2, [r3, #3]

    // CFGR4-CFGR5: Discharge control disabilitato
    for (int i=0; i<8; i++)
 800105a:	2300      	movs	r3, #0
 800105c:	613b      	str	r3, [r7, #16]
 800105e:	e011      	b.n	8001084 <ltc6811_set_config+0xd0>
        {
    	configuration_data[4] += dcc[i]<<i;
 8001060:	4b22      	ldr	r3, [pc, #136]	@ (80010ec <ltc6811_set_config+0x138>)
 8001062:	791a      	ldrb	r2, [r3, #4]
 8001064:	693b      	ldr	r3, [r7, #16]
 8001066:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001068:	440b      	add	r3, r1
 800106a:	781b      	ldrb	r3, [r3, #0]
 800106c:	4619      	mov	r1, r3
 800106e:	693b      	ldr	r3, [r7, #16]
 8001070:	fa01 f303 	lsl.w	r3, r1, r3
 8001074:	b2db      	uxtb	r3, r3
 8001076:	4413      	add	r3, r2
 8001078:	b2da      	uxtb	r2, r3
 800107a:	4b1c      	ldr	r3, [pc, #112]	@ (80010ec <ltc6811_set_config+0x138>)
 800107c:	711a      	strb	r2, [r3, #4]
    for (int i=0; i<8; i++)
 800107e:	693b      	ldr	r3, [r7, #16]
 8001080:	3301      	adds	r3, #1
 8001082:	613b      	str	r3, [r7, #16]
 8001084:	693b      	ldr	r3, [r7, #16]
 8001086:	2b07      	cmp	r3, #7
 8001088:	ddea      	ble.n	8001060 <ltc6811_set_config+0xac>
        };
    for (int i=0; i<4; i++)
 800108a:	2300      	movs	r3, #0
 800108c:	60fb      	str	r3, [r7, #12]
 800108e:	e022      	b.n	80010d6 <ltc6811_set_config+0x122>
        {
    	configuration_data[5] += (dcto[i]<<(i+4));
 8001090:	4b16      	ldr	r3, [pc, #88]	@ (80010ec <ltc6811_set_config+0x138>)
 8001092:	795a      	ldrb	r2, [r3, #5]
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001098:	440b      	add	r3, r1
 800109a:	781b      	ldrb	r3, [r3, #0]
 800109c:	4619      	mov	r1, r3
 800109e:	68fb      	ldr	r3, [r7, #12]
 80010a0:	3304      	adds	r3, #4
 80010a2:	fa01 f303 	lsl.w	r3, r1, r3
 80010a6:	b2db      	uxtb	r3, r3
 80010a8:	4413      	add	r3, r2
 80010aa:	b2da      	uxtb	r2, r3
 80010ac:	4b0f      	ldr	r3, [pc, #60]	@ (80010ec <ltc6811_set_config+0x138>)
 80010ae:	715a      	strb	r2, [r3, #5]
    	configuration_data[5] += dcc[i+8]<<i;
 80010b0:	4b0e      	ldr	r3, [pc, #56]	@ (80010ec <ltc6811_set_config+0x138>)
 80010b2:	795a      	ldrb	r2, [r3, #5]
 80010b4:	68fb      	ldr	r3, [r7, #12]
 80010b6:	3308      	adds	r3, #8
 80010b8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80010ba:	440b      	add	r3, r1
 80010bc:	781b      	ldrb	r3, [r3, #0]
 80010be:	4619      	mov	r1, r3
 80010c0:	68fb      	ldr	r3, [r7, #12]
 80010c2:	fa01 f303 	lsl.w	r3, r1, r3
 80010c6:	b2db      	uxtb	r3, r3
 80010c8:	4413      	add	r3, r2
 80010ca:	b2da      	uxtb	r2, r3
 80010cc:	4b07      	ldr	r3, [pc, #28]	@ (80010ec <ltc6811_set_config+0x138>)
 80010ce:	715a      	strb	r2, [r3, #5]
    for (int i=0; i<4; i++)
 80010d0:	68fb      	ldr	r3, [r7, #12]
 80010d2:	3301      	adds	r3, #1
 80010d4:	60fb      	str	r3, [r7, #12]
 80010d6:	68fb      	ldr	r3, [r7, #12]
 80010d8:	2b03      	cmp	r3, #3
 80010da:	ddd9      	ble.n	8001090 <ltc6811_set_config+0xdc>
        };

    return configuration_data;
 80010dc:	4b03      	ldr	r3, [pc, #12]	@ (80010ec <ltc6811_set_config+0x138>)
}
 80010de:	4618      	mov	r0, r3
 80010e0:	371c      	adds	r7, #28
 80010e2:	46bd      	mov	sp, r7
 80010e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e8:	4770      	bx	lr
 80010ea:	bf00      	nop
 80010ec:	24000550 	.word	0x24000550

080010f0 <ltc6811_configure>:



// Configura LTC6811
HAL_StatusTypeDef ltc6811_configure(void)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b08c      	sub	sp, #48	@ 0x30
 80010f4:	af04      	add	r7, sp, #16

    // Invia comando WRCFGA
	bool gpio_default[5] = {1,1,1,1,1};
 80010f6:	4a16      	ldr	r2, [pc, #88]	@ (8001150 <ltc6811_configure+0x60>)
 80010f8:	f107 0314 	add.w	r3, r7, #20
 80010fc:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001100:	6018      	str	r0, [r3, #0]
 8001102:	3304      	adds	r3, #4
 8001104:	7019      	strb	r1, [r3, #0]
	bool dcc_default[12] = {0};
 8001106:	f107 0308 	add.w	r3, r7, #8
 800110a:	2200      	movs	r2, #0
 800110c:	601a      	str	r2, [r3, #0]
 800110e:	605a      	str	r2, [r3, #4]
 8001110:	609a      	str	r2, [r3, #8]
	bool dcto_default[4] = {0};
 8001112:	2300      	movs	r3, #0
 8001114:	607b      	str	r3, [r7, #4]

	uint8_t* config_data=ltc6811_set_config(gpio_default, 0, 0, 0, UV_THRESHOLD, OV_THRESHOLD, dcc_default, dcto_default);
 8001116:	f107 0014 	add.w	r0, r7, #20
 800111a:	1d3b      	adds	r3, r7, #4
 800111c:	9303      	str	r3, [sp, #12]
 800111e:	f107 0308 	add.w	r3, r7, #8
 8001122:	9302      	str	r3, [sp, #8]
 8001124:	f24a 4310 	movw	r3, #42000	@ 0xa410
 8001128:	9301      	str	r3, [sp, #4]
 800112a:	f248 03e8 	movw	r3, #33000	@ 0x80e8
 800112e:	9300      	str	r3, [sp, #0]
 8001130:	2300      	movs	r3, #0
 8001132:	2200      	movs	r2, #0
 8001134:	2100      	movs	r1, #0
 8001136:	f7ff ff3d 	bl	8000fb4 <ltc6811_set_config>
 800113a:	61f8      	str	r0, [r7, #28]
    // Invia dati di configurazione
    return ltc6811_write_data(0x0001, config_data, 6);
 800113c:	2206      	movs	r2, #6
 800113e:	69f9      	ldr	r1, [r7, #28]
 8001140:	2001      	movs	r0, #1
 8001142:	f7ff fdaf 	bl	8000ca4 <ltc6811_write_data>
 8001146:	4603      	mov	r3, r0
}
 8001148:	4618      	mov	r0, r3
 800114a:	3720      	adds	r7, #32
 800114c:	46bd      	mov	sp, r7
 800114e:	bd80      	pop	{r7, pc}
 8001150:	08011718 	.word	0x08011718

08001154 <ltc6811_read_cell_voltages>:

// Legge tensioni celle
	HAL_StatusTypeDef ltc6811_read_cell_voltages() {
 8001154:	b580      	push	{r7, lr}
 8001156:	b08c      	sub	sp, #48	@ 0x30
 8001158:	af00      	add	r7, sp, #0
    // Avvia conversione ADC creando prima il comando a seconda delle impostazioni volute
	uint16_t cmd= LTC6811_adcv(MD_7KHZ_3KHZ,DCP_DISABLED, CELL_CH_ALL);
 800115a:	2200      	movs	r2, #0
 800115c:	2100      	movs	r1, #0
 800115e:	2002      	movs	r0, #2
 8001160:	f7ff fd29 	bl	8000bb6 <LTC6811_adcv>
 8001164:	4603      	mov	r3, r0
 8001166:	857b      	strh	r3, [r7, #42]	@ 0x2a
    HAL_StatusTypeDef status = ltc6811_send_command(cmd); // ADCV - tutte le celle, 7kHz
 8001168:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800116a:	4618      	mov	r0, r3
 800116c:	f7ff fd5e 	bl	8000c2c <ltc6811_send_command>
 8001170:	4603      	mov	r3, r0
 8001172:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
    if (status != HAL_OK) return status;
 8001176:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800117a:	2b00      	cmp	r3, #0
 800117c:	d002      	beq.n	8001184 <ltc6811_read_cell_voltages+0x30>
 800117e:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8001182:	e08d      	b.n	80012a0 <ltc6811_read_cell_voltages+0x14c>

    // Attendi fine conversione (290s)
    osDelay(3); // 3ms per sicurezza
 8001184:	2003      	movs	r0, #3
 8001186:	f009 f887 	bl	800a298 <osDelay>

    // Leggi tutti i gruppi di registri
    uint8_t cell_data[24]; // 12 celle  2 bytes

    // Leggi gruppo A (celle 1-3)
    status = ltc6811_read_data(RDCVA, &cell_data[0], 6);
 800118a:	463b      	mov	r3, r7
 800118c:	2206      	movs	r2, #6
 800118e:	4619      	mov	r1, r3
 8001190:	2004      	movs	r0, #4
 8001192:	f7ff fe6b 	bl	8000e6c <ltc6811_read_data>
 8001196:	4603      	mov	r3, r0
 8001198:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
    if (status != HAL_OK) return status;
 800119c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d002      	beq.n	80011aa <ltc6811_read_cell_voltages+0x56>
 80011a4:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80011a8:	e07a      	b.n	80012a0 <ltc6811_read_cell_voltages+0x14c>

    // Leggi gruppo B (celle 4-6)
    status = ltc6811_read_data(RDCVB, &cell_data[6], 6);
 80011aa:	463b      	mov	r3, r7
 80011ac:	3306      	adds	r3, #6
 80011ae:	2206      	movs	r2, #6
 80011b0:	4619      	mov	r1, r3
 80011b2:	2006      	movs	r0, #6
 80011b4:	f7ff fe5a 	bl	8000e6c <ltc6811_read_data>
 80011b8:	4603      	mov	r3, r0
 80011ba:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
    if (status != HAL_OK) return status;
 80011be:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d002      	beq.n	80011cc <ltc6811_read_cell_voltages+0x78>
 80011c6:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80011ca:	e069      	b.n	80012a0 <ltc6811_read_cell_voltages+0x14c>

    // Leggi gruppo C (celle 7-9)
    status = ltc6811_read_data(RDCVC, &cell_data[12], 6);
 80011cc:	463b      	mov	r3, r7
 80011ce:	330c      	adds	r3, #12
 80011d0:	2206      	movs	r2, #6
 80011d2:	4619      	mov	r1, r3
 80011d4:	2008      	movs	r0, #8
 80011d6:	f7ff fe49 	bl	8000e6c <ltc6811_read_data>
 80011da:	4603      	mov	r3, r0
 80011dc:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
    if (status != HAL_OK) return status;
 80011e0:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d002      	beq.n	80011ee <ltc6811_read_cell_voltages+0x9a>
 80011e8:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80011ec:	e058      	b.n	80012a0 <ltc6811_read_cell_voltages+0x14c>

    // Leggi gruppo D (celle 10-12)
    status = ltc6811_read_data(RDCVD, &cell_data[18], 6);
 80011ee:	463b      	mov	r3, r7
 80011f0:	3312      	adds	r3, #18
 80011f2:	2206      	movs	r2, #6
 80011f4:	4619      	mov	r1, r3
 80011f6:	200a      	movs	r0, #10
 80011f8:	f7ff fe38 	bl	8000e6c <ltc6811_read_data>
 80011fc:	4603      	mov	r3, r0
 80011fe:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
    if (status != HAL_OK) return status;
 8001202:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8001206:	2b00      	cmp	r3, #0
 8001208:	d002      	beq.n	8001210 <ltc6811_read_cell_voltages+0xbc>
 800120a:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800120e:	e047      	b.n	80012a0 <ltc6811_read_cell_voltages+0x14c>

    // Decodifica tensioni
    for (int cell = 0; cell < 12; cell++) {
 8001210:	2300      	movs	r3, #0
 8001212:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001214:	e040      	b.n	8001298 <ltc6811_read_cell_voltages+0x144>
        int group_offset = (cell / 3) * 6;
 8001216:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001218:	4a23      	ldr	r2, [pc, #140]	@ (80012a8 <ltc6811_read_cell_voltages+0x154>)
 800121a:	fb82 1203 	smull	r1, r2, r2, r3
 800121e:	17db      	asrs	r3, r3, #31
 8001220:	1ad2      	subs	r2, r2, r3
 8001222:	4613      	mov	r3, r2
 8001224:	005b      	lsls	r3, r3, #1
 8001226:	4413      	add	r3, r2
 8001228:	005b      	lsls	r3, r3, #1
 800122a:	627b      	str	r3, [r7, #36]	@ 0x24
        int cell_in_group = cell % 3;
 800122c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800122e:	4b1e      	ldr	r3, [pc, #120]	@ (80012a8 <ltc6811_read_cell_voltages+0x154>)
 8001230:	fb83 3102 	smull	r3, r1, r3, r2
 8001234:	17d3      	asrs	r3, r2, #31
 8001236:	1ac9      	subs	r1, r1, r3
 8001238:	460b      	mov	r3, r1
 800123a:	005b      	lsls	r3, r3, #1
 800123c:	440b      	add	r3, r1
 800123e:	1ad3      	subs	r3, r2, r3
 8001240:	623b      	str	r3, [r7, #32]
        int byte_offset = group_offset + (cell_in_group * 2);
 8001242:	6a3b      	ldr	r3, [r7, #32]
 8001244:	005b      	lsls	r3, r3, #1
 8001246:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001248:	4413      	add	r3, r2
 800124a:	61fb      	str	r3, [r7, #28]

        uint16_t raw_voltage = (cell_data[byte_offset+1] << 8) | cell_data[byte_offset];
 800124c:	69fb      	ldr	r3, [r7, #28]
 800124e:	3301      	adds	r3, #1
 8001250:	3330      	adds	r3, #48	@ 0x30
 8001252:	443b      	add	r3, r7
 8001254:	f813 3c30 	ldrb.w	r3, [r3, #-48]
 8001258:	b21b      	sxth	r3, r3
 800125a:	021b      	lsls	r3, r3, #8
 800125c:	b21a      	sxth	r2, r3
 800125e:	4639      	mov	r1, r7
 8001260:	69fb      	ldr	r3, [r7, #28]
 8001262:	440b      	add	r3, r1
 8001264:	781b      	ldrb	r3, [r3, #0]
 8001266:	b21b      	sxth	r3, r3
 8001268:	4313      	orrs	r3, r2
 800126a:	b21b      	sxth	r3, r3
 800126c:	837b      	strh	r3, [r7, #26]
        Batteria[cell].tensione = raw_voltage * 0.0001f; // Converti in Volt (100V per LSB)
 800126e:	8b7b      	ldrh	r3, [r7, #26]
 8001270:	ee07 3a90 	vmov	s15, r3
 8001274:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001278:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 80012ac <ltc6811_read_cell_voltages+0x158>
 800127c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001280:	490b      	ldr	r1, [pc, #44]	@ (80012b0 <ltc6811_read_cell_voltages+0x15c>)
 8001282:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001284:	4613      	mov	r3, r2
 8001286:	005b      	lsls	r3, r3, #1
 8001288:	4413      	add	r3, r2
 800128a:	00db      	lsls	r3, r3, #3
 800128c:	440b      	add	r3, r1
 800128e:	edc3 7a00 	vstr	s15, [r3]
    for (int cell = 0; cell < 12; cell++) {
 8001292:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001294:	3301      	adds	r3, #1
 8001296:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001298:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800129a:	2b0b      	cmp	r3, #11
 800129c:	ddbb      	ble.n	8001216 <ltc6811_read_cell_voltages+0xc2>
    }

    return HAL_OK;
 800129e:	2300      	movs	r3, #0
}
 80012a0:	4618      	mov	r0, r3
 80012a2:	3730      	adds	r7, #48	@ 0x30
 80012a4:	46bd      	mov	sp, r7
 80012a6:	bd80      	pop	{r7, pc}
 80012a8:	55555556 	.word	0x55555556
 80012ac:	38d1b717 	.word	0x38d1b717
 80012b0:	24000580 	.word	0x24000580

080012b4 <ltc6811_read_gpio_voltages>:

	// Legge tensioni GPIO
	HAL_StatusTypeDef ltc6811_read_gpio_voltages(float *gpio_voltage)
	{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b08c      	sub	sp, #48	@ 0x30
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
		// Avvia conversione ADC creando prima il comando a seconda delle impostazioni volute
		uint16_t cmd= LTC6811_adax(MD_7KHZ_3KHZ, AUX_CH_ALL);
 80012bc:	2100      	movs	r1, #0
 80012be:	2002      	movs	r0, #2
 80012c0:	f7ff fc9a 	bl	8000bf8 <LTC6811_adax>
 80012c4:	4603      	mov	r3, r0
 80012c6:	857b      	strh	r3, [r7, #42]	@ 0x2a
	    HAL_StatusTypeDef status = ltc6811_send_command(cmd); // ADAX - GPIO1, 7kHz
 80012c8:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80012ca:	4618      	mov	r0, r3
 80012cc:	f7ff fcae 	bl	8000c2c <ltc6811_send_command>
 80012d0:	4603      	mov	r3, r0
 80012d2:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
	    if (status != HAL_OK) return status;
 80012d6:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d002      	beq.n	80012e4 <ltc6811_read_gpio_voltages+0x30>
 80012de:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80012e2:	e06b      	b.n	80013bc <ltc6811_read_gpio_voltages+0x108>

	    // Attendi fine conversione
	    HAL_Delay(3); // 3ms per sicurezza
 80012e4:	2003      	movs	r0, #3
 80012e6:	f001 fcfd 	bl	8002ce4 <HAL_Delay>

	    // Leggi tutti i gruppi di registri
	    uint8_t GPIO_data[12]; // 6 registri  2 bytes

	    // Leggi gruppo A (GPIO 1-3)
	    status = ltc6811_read_data(RDAUXA, &GPIO_data[0], 6);
 80012ea:	f107 030c 	add.w	r3, r7, #12
 80012ee:	2206      	movs	r2, #6
 80012f0:	4619      	mov	r1, r3
 80012f2:	200c      	movs	r0, #12
 80012f4:	f7ff fdba 	bl	8000e6c <ltc6811_read_data>
 80012f8:	4603      	mov	r3, r0
 80012fa:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
	    if (status != HAL_OK) return status;
 80012fe:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8001302:	2b00      	cmp	r3, #0
 8001304:	d002      	beq.n	800130c <ltc6811_read_gpio_voltages+0x58>
 8001306:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800130a:	e057      	b.n	80013bc <ltc6811_read_gpio_voltages+0x108>

	    // Leggi gruppo B (GPIO 4-5 e Second Reference)
	    status = ltc6811_read_data(RDAUXB, &GPIO_data[6], 6);
 800130c:	f107 030c 	add.w	r3, r7, #12
 8001310:	3306      	adds	r3, #6
 8001312:	2206      	movs	r2, #6
 8001314:	4619      	mov	r1, r3
 8001316:	200e      	movs	r0, #14
 8001318:	f7ff fda8 	bl	8000e6c <ltc6811_read_data>
 800131c:	4603      	mov	r3, r0
 800131e:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
	    if (status != HAL_OK) return status;
 8001322:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8001326:	2b00      	cmp	r3, #0
 8001328:	d002      	beq.n	8001330 <ltc6811_read_gpio_voltages+0x7c>
 800132a:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800132e:	e045      	b.n	80013bc <ltc6811_read_gpio_voltages+0x108>

	    // Decodifica tensioni
	    for (int GPIO = 0; GPIO < 6; GPIO++) {
 8001330:	2300      	movs	r3, #0
 8001332:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001334:	e03e      	b.n	80013b4 <ltc6811_read_gpio_voltages+0x100>
	        int group_offset = (GPIO / 3) * 6;
 8001336:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001338:	4a22      	ldr	r2, [pc, #136]	@ (80013c4 <ltc6811_read_gpio_voltages+0x110>)
 800133a:	fb82 1203 	smull	r1, r2, r2, r3
 800133e:	17db      	asrs	r3, r3, #31
 8001340:	1ad2      	subs	r2, r2, r3
 8001342:	4613      	mov	r3, r2
 8001344:	005b      	lsls	r3, r3, #1
 8001346:	4413      	add	r3, r2
 8001348:	005b      	lsls	r3, r3, #1
 800134a:	627b      	str	r3, [r7, #36]	@ 0x24
	        int GPIO_in_group = GPIO % 3;
 800134c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800134e:	4b1d      	ldr	r3, [pc, #116]	@ (80013c4 <ltc6811_read_gpio_voltages+0x110>)
 8001350:	fb83 3102 	smull	r3, r1, r3, r2
 8001354:	17d3      	asrs	r3, r2, #31
 8001356:	1ac9      	subs	r1, r1, r3
 8001358:	460b      	mov	r3, r1
 800135a:	005b      	lsls	r3, r3, #1
 800135c:	440b      	add	r3, r1
 800135e:	1ad3      	subs	r3, r2, r3
 8001360:	623b      	str	r3, [r7, #32]
	        int byte_offset = group_offset + (GPIO_in_group * 2);
 8001362:	6a3b      	ldr	r3, [r7, #32]
 8001364:	005b      	lsls	r3, r3, #1
 8001366:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001368:	4413      	add	r3, r2
 800136a:	61fb      	str	r3, [r7, #28]

	        uint16_t raw_voltage = (GPIO_data[byte_offset+1] << 8) | GPIO_data[byte_offset];
 800136c:	69fb      	ldr	r3, [r7, #28]
 800136e:	3301      	adds	r3, #1
 8001370:	3330      	adds	r3, #48	@ 0x30
 8001372:	443b      	add	r3, r7
 8001374:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001378:	b21b      	sxth	r3, r3
 800137a:	021b      	lsls	r3, r3, #8
 800137c:	b21a      	sxth	r2, r3
 800137e:	f107 010c 	add.w	r1, r7, #12
 8001382:	69fb      	ldr	r3, [r7, #28]
 8001384:	440b      	add	r3, r1
 8001386:	781b      	ldrb	r3, [r3, #0]
 8001388:	b21b      	sxth	r3, r3
 800138a:	4313      	orrs	r3, r2
 800138c:	b21b      	sxth	r3, r3
 800138e:	837b      	strh	r3, [r7, #26]
	        gpio_voltage[GPIO] = raw_voltage * 0.0001f; // Converti in Volt (100V per LSB)
 8001390:	8b7b      	ldrh	r3, [r7, #26]
 8001392:	ee07 3a90 	vmov	s15, r3
 8001396:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800139a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800139c:	009b      	lsls	r3, r3, #2
 800139e:	687a      	ldr	r2, [r7, #4]
 80013a0:	4413      	add	r3, r2
 80013a2:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 80013c8 <ltc6811_read_gpio_voltages+0x114>
 80013a6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80013aa:	edc3 7a00 	vstr	s15, [r3]
	    for (int GPIO = 0; GPIO < 6; GPIO++) {
 80013ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80013b0:	3301      	adds	r3, #1
 80013b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80013b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80013b6:	2b05      	cmp	r3, #5
 80013b8:	ddbd      	ble.n	8001336 <ltc6811_read_gpio_voltages+0x82>
	    }

	    return HAL_OK;
 80013ba:	2300      	movs	r3, #0
	}
 80013bc:	4618      	mov	r0, r3
 80013be:	3730      	adds	r7, #48	@ 0x30
 80013c0:	46bd      	mov	sp, r7
 80013c2:	bd80      	pop	{r7, pc}
 80013c4:	55555556 	.word	0x55555556
 80013c8:	38d1b717 	.word	0x38d1b717

080013cc <ltc6811_read_status>:


		// Legge tensioni GPIO
	HAL_StatusTypeDef ltc6811_read_status()
		{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b086      	sub	sp, #24
 80013d0:	af00      	add	r7, sp, #0
		    // Avvia conversione ADC
		    HAL_StatusTypeDef status = ltc6811_send_command(0x0568); //ADSTAT 7kHz
 80013d2:	f44f 60ad 	mov.w	r0, #1384	@ 0x568
 80013d6:	f7ff fc29 	bl	8000c2c <ltc6811_send_command>
 80013da:	4603      	mov	r3, r0
 80013dc:	74fb      	strb	r3, [r7, #19]
		    if (status != HAL_OK) return status;
 80013de:	7cfb      	ldrb	r3, [r7, #19]
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d001      	beq.n	80013e8 <ltc6811_read_status+0x1c>
 80013e4:	7cfb      	ldrb	r3, [r7, #19]
 80013e6:	e101      	b.n	80015ec <ltc6811_read_status+0x220>

		    // Attendi fine conversione
		    HAL_Delay(3); // 3ms per sicurezza
 80013e8:	2003      	movs	r0, #3
 80013ea:	f001 fc7b 	bl	8002ce4 <HAL_Delay>
		    uint8_t Status_A[6]; // 3 registri  2 bytes

		    uint8_t Status_B[6]; // 3 registri  2 bytes

		    // Leggi gruppo A (SC, ITMP, VA)
		    status = ltc6811_read_data(RDSTATA, &Status_A[0], 6);
 80013ee:	f107 030c 	add.w	r3, r7, #12
 80013f2:	2206      	movs	r2, #6
 80013f4:	4619      	mov	r1, r3
 80013f6:	2010      	movs	r0, #16
 80013f8:	f7ff fd38 	bl	8000e6c <ltc6811_read_data>
 80013fc:	4603      	mov	r3, r0
 80013fe:	74fb      	strb	r3, [r7, #19]
		    if (status != HAL_OK) return status;
 8001400:	7cfb      	ldrb	r3, [r7, #19]
 8001402:	2b00      	cmp	r3, #0
 8001404:	d001      	beq.n	800140a <ltc6811_read_status+0x3e>
 8001406:	7cfb      	ldrb	r3, [r7, #19]
 8001408:	e0f0      	b.n	80015ec <ltc6811_read_status+0x220>

		    // Leggi gruppo B (VD, CxOV, CxUV)
		    status = ltc6811_read_data(RDSTATB, &Status_B[0], 6);
 800140a:	1d3b      	adds	r3, r7, #4
 800140c:	2206      	movs	r2, #6
 800140e:	4619      	mov	r1, r3
 8001410:	2012      	movs	r0, #18
 8001412:	f7ff fd2b 	bl	8000e6c <ltc6811_read_data>
 8001416:	4603      	mov	r3, r0
 8001418:	74fb      	strb	r3, [r7, #19]
		    if (status != HAL_OK) return status;
 800141a:	7cfb      	ldrb	r3, [r7, #19]
 800141c:	2b00      	cmp	r3, #0
 800141e:	d001      	beq.n	8001424 <ltc6811_read_status+0x58>
 8001420:	7cfb      	ldrb	r3, [r7, #19]
 8001422:	e0e3      	b.n	80015ec <ltc6811_read_status+0x220>

		    // Decodifica tensioni

	        somma_celle= ((Status_A[1] << 8) | Status_A[0]) * 0.0001f*20; // Converti in Volt (100V per LSB)
 8001424:	7b7b      	ldrb	r3, [r7, #13]
 8001426:	021b      	lsls	r3, r3, #8
 8001428:	7b3a      	ldrb	r2, [r7, #12]
 800142a:	4313      	orrs	r3, r2
 800142c:	ee07 3a90 	vmov	s15, r3
 8001430:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001434:	ed9f 7a6f 	vldr	s14, [pc, #444]	@ 80015f4 <ltc6811_read_status+0x228>
 8001438:	ee67 7a87 	vmul.f32	s15, s15, s14
 800143c:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8001440:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001444:	4b6c      	ldr	r3, [pc, #432]	@ (80015f8 <ltc6811_read_status+0x22c>)
 8001446:	edc3 7a00 	vstr	s15, [r3]

	        int_temperature=((((Status_A[3] << 8) | Status_A[2]) * 0.0001f)/0.0075f)-273; //Converti in temperatura
 800144a:	7bfb      	ldrb	r3, [r7, #15]
 800144c:	021b      	lsls	r3, r3, #8
 800144e:	7bba      	ldrb	r2, [r7, #14]
 8001450:	4313      	orrs	r3, r2
 8001452:	ee07 3a90 	vmov	s15, r3
 8001456:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800145a:	ed9f 7a66 	vldr	s14, [pc, #408]	@ 80015f4 <ltc6811_read_status+0x228>
 800145e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001462:	eddf 6a66 	vldr	s13, [pc, #408]	@ 80015fc <ltc6811_read_status+0x230>
 8001466:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800146a:	ed9f 7a65 	vldr	s14, [pc, #404]	@ 8001600 <ltc6811_read_status+0x234>
 800146e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001472:	4b64      	ldr	r3, [pc, #400]	@ (8001604 <ltc6811_read_status+0x238>)
 8001474:	edc3 7a00 	vstr	s15, [r3]

	        analog_power_supply= ((Status_A[5] << 8) | Status_A[4]) * 0.0001f; // Converti in Volt (100V per LSB)
 8001478:	7c7b      	ldrb	r3, [r7, #17]
 800147a:	021b      	lsls	r3, r3, #8
 800147c:	7c3a      	ldrb	r2, [r7, #16]
 800147e:	4313      	orrs	r3, r2
 8001480:	ee07 3a90 	vmov	s15, r3
 8001484:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001488:	ed9f 7a5a 	vldr	s14, [pc, #360]	@ 80015f4 <ltc6811_read_status+0x228>
 800148c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001490:	4b5d      	ldr	r3, [pc, #372]	@ (8001608 <ltc6811_read_status+0x23c>)
 8001492:	edc3 7a00 	vstr	s15, [r3]

	        digital_power_supply= ((Status_B[1] << 8) | Status_B[0]) * 0.0001f; // Converti in Volt (100V per LSB)
 8001496:	797b      	ldrb	r3, [r7, #5]
 8001498:	021b      	lsls	r3, r3, #8
 800149a:	793a      	ldrb	r2, [r7, #4]
 800149c:	4313      	orrs	r3, r2
 800149e:	ee07 3a90 	vmov	s15, r3
 80014a2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014a6:	ed9f 7a53 	vldr	s14, [pc, #332]	@ 80015f4 <ltc6811_read_status+0x228>
 80014aa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80014ae:	4b57      	ldr	r3, [pc, #348]	@ (800160c <ltc6811_read_status+0x240>)
 80014b0:	edc3 7a00 	vstr	s15, [r3]

	        for(int i=0;i<4;i++)
 80014b4:	2300      	movs	r3, #0
 80014b6:	617b      	str	r3, [r7, #20]
 80014b8:	e093      	b.n	80015e2 <ltc6811_read_status+0x216>
	        {
	        	Batteria[i].CUV=(Status_B[2]>>(2*i))&(0x01);
 80014ba:	79bb      	ldrb	r3, [r7, #6]
 80014bc:	461a      	mov	r2, r3
 80014be:	697b      	ldr	r3, [r7, #20]
 80014c0:	005b      	lsls	r3, r3, #1
 80014c2:	fa42 f303 	asr.w	r3, r2, r3
 80014c6:	f003 0301 	and.w	r3, r3, #1
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	bf14      	ite	ne
 80014ce:	2301      	movne	r3, #1
 80014d0:	2300      	moveq	r3, #0
 80014d2:	b2d8      	uxtb	r0, r3
 80014d4:	494e      	ldr	r1, [pc, #312]	@ (8001610 <ltc6811_read_status+0x244>)
 80014d6:	697a      	ldr	r2, [r7, #20]
 80014d8:	4613      	mov	r3, r2
 80014da:	005b      	lsls	r3, r3, #1
 80014dc:	4413      	add	r3, r2
 80014de:	00db      	lsls	r3, r3, #3
 80014e0:	440b      	add	r3, r1
 80014e2:	3315      	adds	r3, #21
 80014e4:	4602      	mov	r2, r0
 80014e6:	701a      	strb	r2, [r3, #0]
	        	Batteria[i+4].CUV=(Status_B[3]>>(2*i))&(0x01);
 80014e8:	79fb      	ldrb	r3, [r7, #7]
 80014ea:	461a      	mov	r2, r3
 80014ec:	697b      	ldr	r3, [r7, #20]
 80014ee:	005b      	lsls	r3, r3, #1
 80014f0:	fa42 f303 	asr.w	r3, r2, r3
 80014f4:	f003 0301 	and.w	r3, r3, #1
 80014f8:	697a      	ldr	r2, [r7, #20]
 80014fa:	3204      	adds	r2, #4
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	bf14      	ite	ne
 8001500:	2301      	movne	r3, #1
 8001502:	2300      	moveq	r3, #0
 8001504:	b2d8      	uxtb	r0, r3
 8001506:	4942      	ldr	r1, [pc, #264]	@ (8001610 <ltc6811_read_status+0x244>)
 8001508:	4613      	mov	r3, r2
 800150a:	005b      	lsls	r3, r3, #1
 800150c:	4413      	add	r3, r2
 800150e:	00db      	lsls	r3, r3, #3
 8001510:	440b      	add	r3, r1
 8001512:	3315      	adds	r3, #21
 8001514:	4602      	mov	r2, r0
 8001516:	701a      	strb	r2, [r3, #0]
	        	Batteria[i+8].CUV=(Status_B[4]>>(2*i))&(0x01);
 8001518:	7a3b      	ldrb	r3, [r7, #8]
 800151a:	461a      	mov	r2, r3
 800151c:	697b      	ldr	r3, [r7, #20]
 800151e:	005b      	lsls	r3, r3, #1
 8001520:	fa42 f303 	asr.w	r3, r2, r3
 8001524:	f003 0301 	and.w	r3, r3, #1
 8001528:	697a      	ldr	r2, [r7, #20]
 800152a:	3208      	adds	r2, #8
 800152c:	2b00      	cmp	r3, #0
 800152e:	bf14      	ite	ne
 8001530:	2301      	movne	r3, #1
 8001532:	2300      	moveq	r3, #0
 8001534:	b2d8      	uxtb	r0, r3
 8001536:	4936      	ldr	r1, [pc, #216]	@ (8001610 <ltc6811_read_status+0x244>)
 8001538:	4613      	mov	r3, r2
 800153a:	005b      	lsls	r3, r3, #1
 800153c:	4413      	add	r3, r2
 800153e:	00db      	lsls	r3, r3, #3
 8001540:	440b      	add	r3, r1
 8001542:	3315      	adds	r3, #21
 8001544:	4602      	mov	r2, r0
 8001546:	701a      	strb	r2, [r3, #0]

	        	Batteria[i].COV=(Status_B[2]>>(2*i+1))&(0x01);
 8001548:	79bb      	ldrb	r3, [r7, #6]
 800154a:	461a      	mov	r2, r3
 800154c:	697b      	ldr	r3, [r7, #20]
 800154e:	005b      	lsls	r3, r3, #1
 8001550:	3301      	adds	r3, #1
 8001552:	fa42 f303 	asr.w	r3, r2, r3
 8001556:	f003 0301 	and.w	r3, r3, #1
 800155a:	2b00      	cmp	r3, #0
 800155c:	bf14      	ite	ne
 800155e:	2301      	movne	r3, #1
 8001560:	2300      	moveq	r3, #0
 8001562:	b2d8      	uxtb	r0, r3
 8001564:	492a      	ldr	r1, [pc, #168]	@ (8001610 <ltc6811_read_status+0x244>)
 8001566:	697a      	ldr	r2, [r7, #20]
 8001568:	4613      	mov	r3, r2
 800156a:	005b      	lsls	r3, r3, #1
 800156c:	4413      	add	r3, r2
 800156e:	00db      	lsls	r3, r3, #3
 8001570:	440b      	add	r3, r1
 8001572:	3314      	adds	r3, #20
 8001574:	4602      	mov	r2, r0
 8001576:	701a      	strb	r2, [r3, #0]
	        	Batteria[i+4].COV=(Status_B[3]>>(2*i+1))&(0x01);
 8001578:	79fb      	ldrb	r3, [r7, #7]
 800157a:	461a      	mov	r2, r3
 800157c:	697b      	ldr	r3, [r7, #20]
 800157e:	005b      	lsls	r3, r3, #1
 8001580:	3301      	adds	r3, #1
 8001582:	fa42 f303 	asr.w	r3, r2, r3
 8001586:	f003 0301 	and.w	r3, r3, #1
 800158a:	697a      	ldr	r2, [r7, #20]
 800158c:	3204      	adds	r2, #4
 800158e:	2b00      	cmp	r3, #0
 8001590:	bf14      	ite	ne
 8001592:	2301      	movne	r3, #1
 8001594:	2300      	moveq	r3, #0
 8001596:	b2d8      	uxtb	r0, r3
 8001598:	491d      	ldr	r1, [pc, #116]	@ (8001610 <ltc6811_read_status+0x244>)
 800159a:	4613      	mov	r3, r2
 800159c:	005b      	lsls	r3, r3, #1
 800159e:	4413      	add	r3, r2
 80015a0:	00db      	lsls	r3, r3, #3
 80015a2:	440b      	add	r3, r1
 80015a4:	3314      	adds	r3, #20
 80015a6:	4602      	mov	r2, r0
 80015a8:	701a      	strb	r2, [r3, #0]
	        	Batteria[i+8].COV=(Status_B[4]>>(2*i+1))&(0x01);
 80015aa:	7a3b      	ldrb	r3, [r7, #8]
 80015ac:	461a      	mov	r2, r3
 80015ae:	697b      	ldr	r3, [r7, #20]
 80015b0:	005b      	lsls	r3, r3, #1
 80015b2:	3301      	adds	r3, #1
 80015b4:	fa42 f303 	asr.w	r3, r2, r3
 80015b8:	f003 0301 	and.w	r3, r3, #1
 80015bc:	697a      	ldr	r2, [r7, #20]
 80015be:	3208      	adds	r2, #8
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	bf14      	ite	ne
 80015c4:	2301      	movne	r3, #1
 80015c6:	2300      	moveq	r3, #0
 80015c8:	b2d8      	uxtb	r0, r3
 80015ca:	4911      	ldr	r1, [pc, #68]	@ (8001610 <ltc6811_read_status+0x244>)
 80015cc:	4613      	mov	r3, r2
 80015ce:	005b      	lsls	r3, r3, #1
 80015d0:	4413      	add	r3, r2
 80015d2:	00db      	lsls	r3, r3, #3
 80015d4:	440b      	add	r3, r1
 80015d6:	3314      	adds	r3, #20
 80015d8:	4602      	mov	r2, r0
 80015da:	701a      	strb	r2, [r3, #0]
	        for(int i=0;i<4;i++)
 80015dc:	697b      	ldr	r3, [r7, #20]
 80015de:	3301      	adds	r3, #1
 80015e0:	617b      	str	r3, [r7, #20]
 80015e2:	697b      	ldr	r3, [r7, #20]
 80015e4:	2b03      	cmp	r3, #3
 80015e6:	f77f af68 	ble.w	80014ba <ltc6811_read_status+0xee>
	        }

		    return HAL_OK;
 80015ea:	2300      	movs	r3, #0
		}
 80015ec:	4618      	mov	r0, r3
 80015ee:	3718      	adds	r7, #24
 80015f0:	46bd      	mov	sp, r7
 80015f2:	bd80      	pop	{r7, pc}
 80015f4:	38d1b717 	.word	0x38d1b717
 80015f8:	24000570 	.word	0x24000570
 80015fc:	3bf5c28f 	.word	0x3bf5c28f
 8001600:	43888000 	.word	0x43888000
 8001604:	24000574 	.word	0x24000574
 8001608:	24000578 	.word	0x24000578
 800160c:	2400057c 	.word	0x2400057c
 8001610:	24000580 	.word	0x24000580

08001614 <stampa_tensioni_celle>:


extern UART_HandleTypeDef huart3;


void stampa_tensioni_celle(){
 8001614:	b580      	push	{r7, lr}
 8001616:	b08c      	sub	sp, #48	@ 0x30
 8001618:	af02      	add	r7, sp, #8
	// Stampa risultati misurazione celle
		for (int i = 0; i < 12; i++)
 800161a:	2300      	movs	r3, #0
 800161c:	627b      	str	r3, [r7, #36]	@ 0x24
 800161e:	e020      	b.n	8001662 <stampa_tensioni_celle+0x4e>
		   {
		      char buffer[32];
		      // Converti float in stringa
		      int length = sprintf(buffer, "Valore %d: %.2f V\r\n",i+1, Batteria[i].tensione);
 8001620:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001622:	1c59      	adds	r1, r3, #1
 8001624:	4813      	ldr	r0, [pc, #76]	@ (8001674 <stampa_tensioni_celle+0x60>)
 8001626:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001628:	4613      	mov	r3, r2
 800162a:	005b      	lsls	r3, r3, #1
 800162c:	4413      	add	r3, r2
 800162e:	00db      	lsls	r3, r3, #3
 8001630:	4403      	add	r3, r0
 8001632:	edd3 7a00 	vldr	s15, [r3]
 8001636:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800163a:	463b      	mov	r3, r7
 800163c:	ed8d 7b00 	vstr	d7, [sp]
 8001640:	460a      	mov	r2, r1
 8001642:	490d      	ldr	r1, [pc, #52]	@ (8001678 <stampa_tensioni_celle+0x64>)
 8001644:	4618      	mov	r0, r3
 8001646:	f00c fc7d 	bl	800df44 <siprintf>
 800164a:	6238      	str	r0, [r7, #32]
		       // Invia via UART
		      HAL_UART_Transmit(&huart3, (uint8_t*)buffer, length, HAL_MAX_DELAY);
 800164c:	6a3b      	ldr	r3, [r7, #32]
 800164e:	b29a      	uxth	r2, r3
 8001650:	4639      	mov	r1, r7
 8001652:	f04f 33ff 	mov.w	r3, #4294967295
 8001656:	4809      	ldr	r0, [pc, #36]	@ (800167c <stampa_tensioni_celle+0x68>)
 8001658:	f006 feae 	bl	80083b8 <HAL_UART_Transmit>
		for (int i = 0; i < 12; i++)
 800165c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800165e:	3301      	adds	r3, #1
 8001660:	627b      	str	r3, [r7, #36]	@ 0x24
 8001662:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001664:	2b0b      	cmp	r3, #11
 8001666:	dddb      	ble.n	8001620 <stampa_tensioni_celle+0xc>
		   }
}
 8001668:	bf00      	nop
 800166a:	bf00      	nop
 800166c:	3728      	adds	r7, #40	@ 0x28
 800166e:	46bd      	mov	sp, r7
 8001670:	bd80      	pop	{r7, pc}
 8001672:	bf00      	nop
 8001674:	24000580 	.word	0x24000580
 8001678:	08011720 	.word	0x08011720
 800167c:	24000808 	.word	0x24000808

08001680 <stampa_tensioni_GPIO>:

void stampa_tensioni_GPIO(float *GPIO_voltages){
 8001680:	b580      	push	{r7, lr}
 8001682:	b090      	sub	sp, #64	@ 0x40
 8001684:	af02      	add	r7, sp, #8
 8001686:	6078      	str	r0, [r7, #4]
	// Stampa risultati
	char buffer[32];
	for (int i = 0; i < 5; i++)
 8001688:	2300      	movs	r3, #0
 800168a:	637b      	str	r3, [r7, #52]	@ 0x34
 800168c:	e01f      	b.n	80016ce <stampa_tensioni_GPIO+0x4e>
   {
       // Converti float in stringa
       int length = sprintf(buffer, "Valore GPIO %d: %.2f V\r\n",i+1, GPIO_voltages[i]);
 800168e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001690:	1c59      	adds	r1, r3, #1
 8001692:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001694:	009b      	lsls	r3, r3, #2
 8001696:	687a      	ldr	r2, [r7, #4]
 8001698:	4413      	add	r3, r2
 800169a:	edd3 7a00 	vldr	s15, [r3]
 800169e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80016a2:	f107 030c 	add.w	r3, r7, #12
 80016a6:	ed8d 7b00 	vstr	d7, [sp]
 80016aa:	460a      	mov	r2, r1
 80016ac:	4917      	ldr	r1, [pc, #92]	@ (800170c <stampa_tensioni_GPIO+0x8c>)
 80016ae:	4618      	mov	r0, r3
 80016b0:	f00c fc48 	bl	800df44 <siprintf>
 80016b4:	62f8      	str	r0, [r7, #44]	@ 0x2c
       // Invia via UART
       HAL_UART_Transmit(&huart3, (uint8_t*)buffer, length, HAL_MAX_DELAY);
 80016b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80016b8:	b29a      	uxth	r2, r3
 80016ba:	f107 010c 	add.w	r1, r7, #12
 80016be:	f04f 33ff 	mov.w	r3, #4294967295
 80016c2:	4813      	ldr	r0, [pc, #76]	@ (8001710 <stampa_tensioni_GPIO+0x90>)
 80016c4:	f006 fe78 	bl	80083b8 <HAL_UART_Transmit>
	for (int i = 0; i < 5; i++)
 80016c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80016ca:	3301      	adds	r3, #1
 80016cc:	637b      	str	r3, [r7, #52]	@ 0x34
 80016ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80016d0:	2b04      	cmp	r3, #4
 80016d2:	dddc      	ble.n	800168e <stampa_tensioni_GPIO+0xe>
    }
	    // Converti float in stringa
	int length = sprintf(buffer, "Valore Second Reference: %.2f V\r\n", GPIO_voltages[5]);
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	3314      	adds	r3, #20
 80016d8:	edd3 7a00 	vldr	s15, [r3]
 80016dc:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80016e0:	f107 000c 	add.w	r0, r7, #12
 80016e4:	ec53 2b17 	vmov	r2, r3, d7
 80016e8:	490a      	ldr	r1, [pc, #40]	@ (8001714 <stampa_tensioni_GPIO+0x94>)
 80016ea:	f00c fc2b 	bl	800df44 <siprintf>
 80016ee:	6338      	str	r0, [r7, #48]	@ 0x30
	    // Invia via UART
	HAL_UART_Transmit(&huart3, (uint8_t*)buffer, length, HAL_MAX_DELAY);
 80016f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80016f2:	b29a      	uxth	r2, r3
 80016f4:	f107 010c 	add.w	r1, r7, #12
 80016f8:	f04f 33ff 	mov.w	r3, #4294967295
 80016fc:	4804      	ldr	r0, [pc, #16]	@ (8001710 <stampa_tensioni_GPIO+0x90>)
 80016fe:	f006 fe5b 	bl	80083b8 <HAL_UART_Transmit>
}
 8001702:	bf00      	nop
 8001704:	3738      	adds	r7, #56	@ 0x38
 8001706:	46bd      	mov	sp, r7
 8001708:	bd80      	pop	{r7, pc}
 800170a:	bf00      	nop
 800170c:	08011734 	.word	0x08011734
 8001710:	24000808 	.word	0x24000808
 8001714:	08011750 	.word	0x08011750

08001718 <stampa_somma_celle>:

void stampa_somma_celle(float somma_celle){
 8001718:	b580      	push	{r7, lr}
 800171a:	b090      	sub	sp, #64	@ 0x40
 800171c:	af00      	add	r7, sp, #0
 800171e:	ed87 0a01 	vstr	s0, [r7, #4]
	// Stampa risultati

		char buffer[50];
       // Converti float in stringa
       int length = sprintf(buffer, "La tensione di somma delle celle : %.2f V\r\n", somma_celle);
 8001722:	edd7 7a01 	vldr	s15, [r7, #4]
 8001726:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800172a:	f107 0008 	add.w	r0, r7, #8
 800172e:	ec53 2b17 	vmov	r2, r3, d7
 8001732:	4908      	ldr	r1, [pc, #32]	@ (8001754 <stampa_somma_celle+0x3c>)
 8001734:	f00c fc06 	bl	800df44 <siprintf>
 8001738:	63f8      	str	r0, [r7, #60]	@ 0x3c
       // Invia via UART
       HAL_UART_Transmit(&huart3, (uint8_t*)buffer, length, HAL_MAX_DELAY);
 800173a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800173c:	b29a      	uxth	r2, r3
 800173e:	f107 0108 	add.w	r1, r7, #8
 8001742:	f04f 33ff 	mov.w	r3, #4294967295
 8001746:	4804      	ldr	r0, [pc, #16]	@ (8001758 <stampa_somma_celle+0x40>)
 8001748:	f006 fe36 	bl	80083b8 <HAL_UART_Transmit>
}
 800174c:	bf00      	nop
 800174e:	3740      	adds	r7, #64	@ 0x40
 8001750:	46bd      	mov	sp, r7
 8001752:	bd80      	pop	{r7, pc}
 8001754:	08011774 	.word	0x08011774
 8001758:	24000808 	.word	0x24000808

0800175c <stampa_temperatura_interna>:

void stampa_temperatura_interna(float temperatura){
 800175c:	b580      	push	{r7, lr}
 800175e:	b090      	sub	sp, #64	@ 0x40
 8001760:	af00      	add	r7, sp, #0
 8001762:	ed87 0a01 	vstr	s0, [r7, #4]
	// Stampa risultati
		char buffer[50];
       // Converti float in stringa
       int length = sprintf(buffer, "La temperatura interna del chip : %.2f\r\n", temperatura);
 8001766:	edd7 7a01 	vldr	s15, [r7, #4]
 800176a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800176e:	f107 0008 	add.w	r0, r7, #8
 8001772:	ec53 2b17 	vmov	r2, r3, d7
 8001776:	4908      	ldr	r1, [pc, #32]	@ (8001798 <stampa_temperatura_interna+0x3c>)
 8001778:	f00c fbe4 	bl	800df44 <siprintf>
 800177c:	63f8      	str	r0, [r7, #60]	@ 0x3c
       // Invia via UART
       HAL_UART_Transmit(&huart3, (uint8_t*)buffer, length, HAL_MAX_DELAY);
 800177e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001780:	b29a      	uxth	r2, r3
 8001782:	f107 0108 	add.w	r1, r7, #8
 8001786:	f04f 33ff 	mov.w	r3, #4294967295
 800178a:	4804      	ldr	r0, [pc, #16]	@ (800179c <stampa_temperatura_interna+0x40>)
 800178c:	f006 fe14 	bl	80083b8 <HAL_UART_Transmit>
}
 8001790:	bf00      	nop
 8001792:	3740      	adds	r7, #64	@ 0x40
 8001794:	46bd      	mov	sp, r7
 8001796:	bd80      	pop	{r7, pc}
 8001798:	080117a4 	.word	0x080117a4
 800179c:	24000808 	.word	0x24000808

080017a0 <MainTask>:
#include "Comunicazione_ADC.h"
#include "global.h"
#include "funzioni_SOC.h"

void MainTask(void *argument)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b082      	sub	sp, #8
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]


  for (;;)
  {
      osThreadResume(TaskMisure);
 80017a8:	4805      	ldr	r0, [pc, #20]	@ (80017c0 <MainTask+0x20>)
 80017aa:	f008 fd54 	bl	800a256 <osThreadResume>
      /* 1) Start misure */
 //     osThreadFlagsSet(TaskMisure, FLAG_MISURE_START);
      osThreadResume(TaskComunicazione);
 80017ae:	4805      	ldr	r0, [pc, #20]	@ (80017c4 <MainTask+0x24>)
 80017b0:	f008 fd51 	bl	800a256 <osThreadResume>

      /* 4) Aspetta che TaskComunicazione segnali il completamento */
 //     osThreadFlagsWait(FLAG_COMM_DONE, osFlagsWaitAny, osWaitForever);

      /* Piccola pausa per evitare busy loop */
      osDelay(1);
 80017b4:	2001      	movs	r0, #1
 80017b6:	f008 fd6f 	bl	800a298 <osDelay>
      osThreadResume(TaskMisure);
 80017ba:	bf00      	nop
 80017bc:	e7f4      	b.n	80017a8 <MainTask+0x8>
 80017be:	bf00      	nop
 80017c0:	08001835 	.word	0x08001835
 80017c4:	080017e5 	.word	0x080017e5

080017c8 <TaskCalcoloSOC>:
#include <stdio.h>
#include "funzioni_SOC.h"
#include "global.h"

void TaskCalcoloSOC(void *argument)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b082      	sub	sp, #8
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]

  for (;;)
  {
	  calcolo_SOC();
 80017d0:	f000 fb06 	bl	8001de0 <calcolo_SOC>
      osThreadSuspend (TaskCalcoloSOC);
 80017d4:	4802      	ldr	r0, [pc, #8]	@ (80017e0 <TaskCalcoloSOC+0x18>)
 80017d6:	f008 fd1d 	bl	800a214 <osThreadSuspend>
	  calcolo_SOC();
 80017da:	bf00      	nop
 80017dc:	e7f8      	b.n	80017d0 <TaskCalcoloSOC+0x8>
 80017de:	bf00      	nop
 80017e0:	080017c9 	.word	0x080017c9

080017e4 <TaskComunicazione>:
#include "Comunicazione_ADC.h"
#include "global.h"
#include "funzioni_SOC.h"

void TaskComunicazione(void *argument)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	b082      	sub	sp, #8
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	6078      	str	r0, [r7, #4]


  for (;;)
  {
      /* Aspetta il comando di start */
      stampa_tensioni_celle();
 80017ec:	f7ff ff12 	bl	8001614 <stampa_tensioni_celle>
      stampa_tensioni_GPIO(tensione_GPIO);
 80017f0:	480c      	ldr	r0, [pc, #48]	@ (8001824 <TaskComunicazione+0x40>)
 80017f2:	f7ff ff45 	bl	8001680 <stampa_tensioni_GPIO>
      stampa_temperatura_interna(int_temperature);
 80017f6:	4b0c      	ldr	r3, [pc, #48]	@ (8001828 <TaskComunicazione+0x44>)
 80017f8:	edd3 7a00 	vldr	s15, [r3]
 80017fc:	eeb0 0a67 	vmov.f32	s0, s15
 8001800:	f7ff ffac 	bl	800175c <stampa_temperatura_interna>
      stampa_somma_celle(somma_celle);
 8001804:	4b09      	ldr	r3, [pc, #36]	@ (800182c <TaskComunicazione+0x48>)
 8001806:	edd3 7a00 	vldr	s15, [r3]
 800180a:	eeb0 0a67 	vmov.f32	s0, s15
 800180e:	f7ff ff83 	bl	8001718 <stampa_somma_celle>
      HAL_Delay(5000);
 8001812:	f241 3088 	movw	r0, #5000	@ 0x1388
 8001816:	f001 fa65 	bl	8002ce4 <HAL_Delay>
      /* Segnala al Main che la comunicazione  terminata */
      osThreadSuspend (TaskComunicazione);
 800181a:	4805      	ldr	r0, [pc, #20]	@ (8001830 <TaskComunicazione+0x4c>)
 800181c:	f008 fcfa 	bl	800a214 <osThreadSuspend>
      stampa_tensioni_celle();
 8001820:	bf00      	nop
 8001822:	e7e3      	b.n	80017ec <TaskComunicazione+0x8>
 8001824:	24000558 	.word	0x24000558
 8001828:	24000574 	.word	0x24000574
 800182c:	24000570 	.word	0x24000570
 8001830:	080017e5 	.word	0x080017e5

08001834 <TaskMisure>:
#include "Comunicazione_UART.h"

extern UART_HandleTypeDef huart3;

void TaskMisure(void *argument)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b090      	sub	sp, #64	@ 0x40
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
	ltc6811_configure();
 800183c:	f7ff fc58 	bl	80010f0 <ltc6811_configure>

	//verifichiamo se effettivamente stiamo scrivendo nel modo giusto
	HAL_StatusTypeDef status1 = ltc6811_read_data(0x0002, &config[0], 6);
 8001840:	2206      	movs	r2, #6
 8001842:	491b      	ldr	r1, [pc, #108]	@ (80018b0 <TaskMisure+0x7c>)
 8001844:	2002      	movs	r0, #2
 8001846:	f7ff fb11 	bl	8000e6c <ltc6811_read_data>
 800184a:	4603      	mov	r3, r0
 800184c:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
	for (int i = 0; i < 6; i++)
 8001850:	2300      	movs	r3, #0
 8001852:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001854:	e017      	b.n	8001886 <TaskMisure+0x52>
	{
		char buffer2[40];
        	// Converti float in stringa
		int length2 = sprintf(buffer2, "Il valore %d della configurazione: %x \r\n", i+1, config[i]);
 8001856:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001858:	1c5a      	adds	r2, r3, #1
 800185a:	4915      	ldr	r1, [pc, #84]	@ (80018b0 <TaskMisure+0x7c>)
 800185c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800185e:	440b      	add	r3, r1
 8001860:	781b      	ldrb	r3, [r3, #0]
 8001862:	f107 000c 	add.w	r0, r7, #12
 8001866:	4913      	ldr	r1, [pc, #76]	@ (80018b4 <TaskMisure+0x80>)
 8001868:	f00c fb6c 	bl	800df44 <siprintf>
 800186c:	6378      	str	r0, [r7, #52]	@ 0x34
      	// Invia via UART
		HAL_UART_Transmit(&huart3, (uint8_t*)buffer2, length2, HAL_MAX_DELAY);
 800186e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001870:	b29a      	uxth	r2, r3
 8001872:	f107 010c 	add.w	r1, r7, #12
 8001876:	f04f 33ff 	mov.w	r3, #4294967295
 800187a:	480f      	ldr	r0, [pc, #60]	@ (80018b8 <TaskMisure+0x84>)
 800187c:	f006 fd9c 	bl	80083b8 <HAL_UART_Transmit>
	for (int i = 0; i < 6; i++)
 8001880:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001882:	3301      	adds	r3, #1
 8001884:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001886:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001888:	2b05      	cmp	r3, #5
 800188a:	dde4      	ble.n	8001856 <TaskMisure+0x22>
	}

  for (;;){
	  ltc6811_read_cell_voltages();
 800188c:	f7ff fc62 	bl	8001154 <ltc6811_read_cell_voltages>
	  ltc6811_read_gpio_voltages(tensione_GPIO);
 8001890:	480a      	ldr	r0, [pc, #40]	@ (80018bc <TaskMisure+0x88>)
 8001892:	f7ff fd0f 	bl	80012b4 <ltc6811_read_gpio_voltages>
	  ltc6811_read_status();
 8001896:	f7ff fd99 	bl	80013cc <ltc6811_read_status>
	  osDelay(100);
 800189a:	2064      	movs	r0, #100	@ 0x64
 800189c:	f008 fcfc 	bl	800a298 <osDelay>
      osThreadResume(TaskCalcoloSOC);
 80018a0:	4807      	ldr	r0, [pc, #28]	@ (80018c0 <TaskMisure+0x8c>)
 80018a2:	f008 fcd8 	bl	800a256 <osThreadResume>

      osThreadSuspend (TaskMisure);
 80018a6:	4807      	ldr	r0, [pc, #28]	@ (80018c4 <TaskMisure+0x90>)
 80018a8:	f008 fcb4 	bl	800a214 <osThreadSuspend>
	  ltc6811_read_cell_voltages();
 80018ac:	bf00      	nop
 80018ae:	e7ed      	b.n	800188c <TaskMisure+0x58>
 80018b0:	24000548 	.word	0x24000548
 80018b4:	080117d0 	.word	0x080117d0
 80018b8:	24000808 	.word	0x24000808
 80018bc:	24000558 	.word	0x24000558
 80018c0:	080017c9 	.word	0x080017c9
 80018c4:	08001835 	.word	0x08001835

080018c8 <StartTasks>:
osThreadId_t TaskMisureHandle = NULL;
osThreadId_t TaskComunicazioneHandle = NULL;
osThreadId_t TaskCalcoloSOCHandle = NULL;

void StartTasks(void)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b0a4      	sub	sp, #144	@ 0x90
 80018cc:	af00      	add	r7, sp, #0
  const osThreadAttr_t mainTaskAttr = {
 80018ce:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80018d2:	2224      	movs	r2, #36	@ 0x24
 80018d4:	2100      	movs	r1, #0
 80018d6:	4618      	mov	r0, r3
 80018d8:	f00c fb99 	bl	800e00e <memset>
 80018dc:	4b2e      	ldr	r3, [pc, #184]	@ (8001998 <StartTasks+0xd0>)
 80018de:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80018e0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80018e4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80018e8:	2318      	movs	r3, #24
 80018ea:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    .name = "MainTask",
    .stack_size = 1024,
    .priority = osPriorityNormal
  };

  const osThreadAttr_t misureAttr = {
 80018ee:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80018f2:	2224      	movs	r2, #36	@ 0x24
 80018f4:	2100      	movs	r1, #0
 80018f6:	4618      	mov	r0, r3
 80018f8:	f00c fb89 	bl	800e00e <memset>
 80018fc:	4b27      	ldr	r3, [pc, #156]	@ (800199c <StartTasks+0xd4>)
 80018fe:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001900:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001904:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001906:	2319      	movs	r3, #25
 8001908:	663b      	str	r3, [r7, #96]	@ 0x60
    .name = "TaskMisure",
    .stack_size = 1024,
    .priority = osPriorityNormal1
  };

  const osThreadAttr_t ComunicazioneAttr = {
 800190a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800190e:	2224      	movs	r2, #36	@ 0x24
 8001910:	2100      	movs	r1, #0
 8001912:	4618      	mov	r0, r3
 8001914:	f00c fb7b 	bl	800e00e <memset>
 8001918:	4b21      	ldr	r3, [pc, #132]	@ (80019a0 <StartTasks+0xd8>)
 800191a:	627b      	str	r3, [r7, #36]	@ 0x24
 800191c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001920:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001922:	2319      	movs	r3, #25
 8001924:	63fb      	str	r3, [r7, #60]	@ 0x3c
    .name = "TaskComunicazione",
    .stack_size = 1024,
    .priority = osPriorityNormal1
  };

  const osThreadAttr_t SOCAttr = {
 8001926:	463b      	mov	r3, r7
 8001928:	2224      	movs	r2, #36	@ 0x24
 800192a:	2100      	movs	r1, #0
 800192c:	4618      	mov	r0, r3
 800192e:	f00c fb6e 	bl	800e00e <memset>
 8001932:	4b1c      	ldr	r3, [pc, #112]	@ (80019a4 <StartTasks+0xdc>)
 8001934:	603b      	str	r3, [r7, #0]
 8001936:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800193a:	617b      	str	r3, [r7, #20]
 800193c:	2318      	movs	r3, #24
 800193e:	61bb      	str	r3, [r7, #24]
    .stack_size = 1024,
    .priority = osPriorityNormal
  };

  /* crea i thread */
  MainTaskHandle = osThreadNew(MainTask, NULL, &mainTaskAttr);
 8001940:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001944:	461a      	mov	r2, r3
 8001946:	2100      	movs	r1, #0
 8001948:	4817      	ldr	r0, [pc, #92]	@ (80019a8 <StartTasks+0xe0>)
 800194a:	f008 fbd1 	bl	800a0f0 <osThreadNew>
 800194e:	4603      	mov	r3, r0
 8001950:	4a16      	ldr	r2, [pc, #88]	@ (80019ac <StartTasks+0xe4>)
 8001952:	6013      	str	r3, [r2, #0]
  TaskMisureHandle = osThreadNew(TaskMisure, NULL, &misureAttr);
 8001954:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001958:	461a      	mov	r2, r3
 800195a:	2100      	movs	r1, #0
 800195c:	4814      	ldr	r0, [pc, #80]	@ (80019b0 <StartTasks+0xe8>)
 800195e:	f008 fbc7 	bl	800a0f0 <osThreadNew>
 8001962:	4603      	mov	r3, r0
 8001964:	4a13      	ldr	r2, [pc, #76]	@ (80019b4 <StartTasks+0xec>)
 8001966:	6013      	str	r3, [r2, #0]
  TaskComunicazioneHandle = osThreadNew(TaskComunicazione, NULL, &ComunicazioneAttr);
 8001968:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800196c:	461a      	mov	r2, r3
 800196e:	2100      	movs	r1, #0
 8001970:	4811      	ldr	r0, [pc, #68]	@ (80019b8 <StartTasks+0xf0>)
 8001972:	f008 fbbd 	bl	800a0f0 <osThreadNew>
 8001976:	4603      	mov	r3, r0
 8001978:	4a10      	ldr	r2, [pc, #64]	@ (80019bc <StartTasks+0xf4>)
 800197a:	6013      	str	r3, [r2, #0]
  TaskCalcoloSOCHandle = osThreadNew(TaskCalcoloSOC, NULL, &SOCAttr);
 800197c:	463b      	mov	r3, r7
 800197e:	461a      	mov	r2, r3
 8001980:	2100      	movs	r1, #0
 8001982:	480f      	ldr	r0, [pc, #60]	@ (80019c0 <StartTasks+0xf8>)
 8001984:	f008 fbb4 	bl	800a0f0 <osThreadNew>
 8001988:	4603      	mov	r3, r0
 800198a:	4a0e      	ldr	r2, [pc, #56]	@ (80019c4 <StartTasks+0xfc>)
 800198c:	6013      	str	r3, [r2, #0]

}
 800198e:	bf00      	nop
 8001990:	3790      	adds	r7, #144	@ 0x90
 8001992:	46bd      	mov	sp, r7
 8001994:	bd80      	pop	{r7, pc}
 8001996:	bf00      	nop
 8001998:	080117fc 	.word	0x080117fc
 800199c:	08011808 	.word	0x08011808
 80019a0:	08011814 	.word	0x08011814
 80019a4:	08011828 	.word	0x08011828
 80019a8:	080017a1 	.word	0x080017a1
 80019ac:	2400052c 	.word	0x2400052c
 80019b0:	08001835 	.word	0x08001835
 80019b4:	24000530 	.word	0x24000530
 80019b8:	080017e5 	.word	0x080017e5
 80019bc:	24000534 	.word	0x24000534
 80019c0:	080017c9 	.word	0x080017c9
 80019c4:	24000538 	.word	0x24000538

080019c8 <clamp01>:
    80.0, 81.0, 82.0, 83.0, 84.0, 85.0, 86.0, 87.0, 88.0, 89.0,
    90.0, 91.0, 92.0, 93.0, 94.0, 95.0, 96.0, 97.0, 98.0, 99.0, 100.0
};


float clamp01(float x) {
 80019c8:	b480      	push	{r7}
 80019ca:	b083      	sub	sp, #12
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	ed87 0a01 	vstr	s0, [r7, #4]
    if (x < 0.0f) return 0.0f;
 80019d2:	edd7 7a01 	vldr	s15, [r7, #4]
 80019d6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80019da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019de:	d502      	bpl.n	80019e6 <clamp01+0x1e>
 80019e0:	f04f 0300 	mov.w	r3, #0
 80019e4:	e00b      	b.n	80019fe <clamp01+0x36>
    if (x > 100.0f) return 100.0f;
 80019e6:	edd7 7a01 	vldr	s15, [r7, #4]
 80019ea:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8001a10 <clamp01+0x48>
 80019ee:	eef4 7ac7 	vcmpe.f32	s15, s14
 80019f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019f6:	dd01      	ble.n	80019fc <clamp01+0x34>
 80019f8:	4b06      	ldr	r3, [pc, #24]	@ (8001a14 <clamp01+0x4c>)
 80019fa:	e000      	b.n	80019fe <clamp01+0x36>
    return x;
 80019fc:	687b      	ldr	r3, [r7, #4]
}
 80019fe:	ee07 3a90 	vmov	s15, r3
 8001a02:	eeb0 0a67 	vmov.f32	s0, s15
 8001a06:	370c      	adds	r7, #12
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0e:	4770      	bx	lr
 8001a10:	42c80000 	.word	0x42c80000
 8001a14:	42c80000 	.word	0x42c80000

08001a18 <lerp>:

float lerp(float a, float b, float t) {
 8001a18:	b480      	push	{r7}
 8001a1a:	b085      	sub	sp, #20
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	ed87 0a03 	vstr	s0, [r7, #12]
 8001a22:	edc7 0a02 	vstr	s1, [r7, #8]
 8001a26:	ed87 1a01 	vstr	s2, [r7, #4]
    return a + (b - a) * t;
 8001a2a:	ed97 7a02 	vldr	s14, [r7, #8]
 8001a2e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001a32:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001a36:	edd7 7a01 	vldr	s15, [r7, #4]
 8001a3a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001a3e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001a42:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 8001a46:	eeb0 0a67 	vmov.f32	s0, s15
 8001a4a:	3714      	adds	r7, #20
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a52:	4770      	bx	lr

08001a54 <soc_from_ocv>:

// Interpolazione lineare inversa OCV->SoC:
// Assunzione: cfg->ocv_v  crescente, cfg->soc  monotono e in [0..1].
float soc_from_ocv(float voltage_V) {
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b08c      	sub	sp, #48	@ 0x30
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	ed87 0a01 	vstr	s0, [r7, #4]

    // Clamp se fuori dalla tabella
    if (voltage_V <= (ocv_table[0]/1000-3.0f)) return clamp01(soc_table[0]);
 8001a5e:	4b5b      	ldr	r3, [pc, #364]	@ (8001bcc <soc_from_ocv+0x178>)
 8001a60:	ed93 7a00 	vldr	s14, [r3]
 8001a64:	eddf 6a5a 	vldr	s13, [pc, #360]	@ 8001bd0 <soc_from_ocv+0x17c>
 8001a68:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a6c:	eeb0 7a08 	vmov.f32	s14, #8	@ 0x40400000  3.0
 8001a70:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001a74:	ed97 7a01 	vldr	s14, [r7, #4]
 8001a78:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a80:	d809      	bhi.n	8001a96 <soc_from_ocv+0x42>
 8001a82:	4b54      	ldr	r3, [pc, #336]	@ (8001bd4 <soc_from_ocv+0x180>)
 8001a84:	edd3 7a00 	vldr	s15, [r3]
 8001a88:	eeb0 0a67 	vmov.f32	s0, s15
 8001a8c:	f7ff ff9c 	bl	80019c8 <clamp01>
 8001a90:	eef0 7a40 	vmov.f32	s15, s0
 8001a94:	e094      	b.n	8001bc0 <soc_from_ocv+0x16c>
    if (voltage_V >= (ocv_table[100]/1000-3.0f)) return clamp01(soc_table[100]);
 8001a96:	4b4d      	ldr	r3, [pc, #308]	@ (8001bcc <soc_from_ocv+0x178>)
 8001a98:	ed93 7a64 	vldr	s14, [r3, #400]	@ 0x190
 8001a9c:	eddf 6a4c 	vldr	s13, [pc, #304]	@ 8001bd0 <soc_from_ocv+0x17c>
 8001aa0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001aa4:	eeb0 7a08 	vmov.f32	s14, #8	@ 0x40400000  3.0
 8001aa8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001aac:	ed97 7a01 	vldr	s14, [r7, #4]
 8001ab0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001ab4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ab8:	db09      	blt.n	8001ace <soc_from_ocv+0x7a>
 8001aba:	4b46      	ldr	r3, [pc, #280]	@ (8001bd4 <soc_from_ocv+0x180>)
 8001abc:	edd3 7a64 	vldr	s15, [r3, #400]	@ 0x190
 8001ac0:	eeb0 0a67 	vmov.f32	s0, s15
 8001ac4:	f7ff ff80 	bl	80019c8 <clamp01>
 8001ac8:	eef0 7a40 	vmov.f32	s15, s0
 8001acc:	e078      	b.n	8001bc0 <soc_from_ocv+0x16c>

    // Trova segmento [i, i+1] tale che ocv_v[i] <= V < ocv_v[i+1]
    size_t lo = 0, hi = 100;
 8001ace:	2300      	movs	r3, #0
 8001ad0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001ad2:	2364      	movs	r3, #100	@ 0x64
 8001ad4:	62bb      	str	r3, [r7, #40]	@ 0x28
    while (hi - lo > 1) {
 8001ad6:	e020      	b.n	8001b1a <soc_from_ocv+0xc6>
        size_t mid = lo + (hi - lo) / 2;
 8001ad8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001ada:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001adc:	1ad3      	subs	r3, r2, r3
 8001ade:	085b      	lsrs	r3, r3, #1
 8001ae0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001ae2:	4413      	add	r3, r2
 8001ae4:	60fb      	str	r3, [r7, #12]
        if ((ocv_table[mid]/1000-3.0f) <= voltage_V) lo = mid;
 8001ae6:	4a39      	ldr	r2, [pc, #228]	@ (8001bcc <soc_from_ocv+0x178>)
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	009b      	lsls	r3, r3, #2
 8001aec:	4413      	add	r3, r2
 8001aee:	ed93 7a00 	vldr	s14, [r3]
 8001af2:	eddf 6a37 	vldr	s13, [pc, #220]	@ 8001bd0 <soc_from_ocv+0x17c>
 8001af6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001afa:	eeb0 7a08 	vmov.f32	s14, #8	@ 0x40400000  3.0
 8001afe:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001b02:	ed97 7a01 	vldr	s14, [r7, #4]
 8001b06:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001b0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b0e:	db02      	blt.n	8001b16 <soc_from_ocv+0xc2>
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001b14:	e001      	b.n	8001b1a <soc_from_ocv+0xc6>
        else hi = mid;
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	62bb      	str	r3, [r7, #40]	@ 0x28
    while (hi - lo > 1) {
 8001b1a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001b1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001b1e:	1ad3      	subs	r3, r2, r3
 8001b20:	2b01      	cmp	r3, #1
 8001b22:	d8d9      	bhi.n	8001ad8 <soc_from_ocv+0x84>
    }

    float v0 = ocv_table[lo]/1000-3;
 8001b24:	4a29      	ldr	r2, [pc, #164]	@ (8001bcc <soc_from_ocv+0x178>)
 8001b26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001b28:	009b      	lsls	r3, r3, #2
 8001b2a:	4413      	add	r3, r2
 8001b2c:	ed93 7a00 	vldr	s14, [r3]
 8001b30:	eddf 6a27 	vldr	s13, [pc, #156]	@ 8001bd0 <soc_from_ocv+0x17c>
 8001b34:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001b38:	eeb0 7a08 	vmov.f32	s14, #8	@ 0x40400000  3.0
 8001b3c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001b40:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    float v1 = ocv_table[lo + 1]/1000-3;
 8001b44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001b46:	3301      	adds	r3, #1
 8001b48:	4a20      	ldr	r2, [pc, #128]	@ (8001bcc <soc_from_ocv+0x178>)
 8001b4a:	009b      	lsls	r3, r3, #2
 8001b4c:	4413      	add	r3, r2
 8001b4e:	ed93 7a00 	vldr	s14, [r3]
 8001b52:	eddf 6a1f 	vldr	s13, [pc, #124]	@ 8001bd0 <soc_from_ocv+0x17c>
 8001b56:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001b5a:	eeb0 7a08 	vmov.f32	s14, #8	@ 0x40400000  3.0
 8001b5e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001b62:	edc7 7a08 	vstr	s15, [r7, #32]
    float s0 = soc_table[lo];
 8001b66:	4a1b      	ldr	r2, [pc, #108]	@ (8001bd4 <soc_from_ocv+0x180>)
 8001b68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001b6a:	009b      	lsls	r3, r3, #2
 8001b6c:	4413      	add	r3, r2
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	61fb      	str	r3, [r7, #28]
    float s1 = soc_table[lo + 1];
 8001b72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001b74:	3301      	adds	r3, #1
 8001b76:	4a17      	ldr	r2, [pc, #92]	@ (8001bd4 <soc_from_ocv+0x180>)
 8001b78:	009b      	lsls	r3, r3, #2
 8001b7a:	4413      	add	r3, r2
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	61bb      	str	r3, [r7, #24]

    float t = (voltage_V - v0) / (v1 - v0);
 8001b80:	ed97 7a01 	vldr	s14, [r7, #4]
 8001b84:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001b88:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001b8c:	ed97 7a08 	vldr	s14, [r7, #32]
 8001b90:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001b94:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001b98:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001b9c:	edc7 7a05 	vstr	s15, [r7, #20]
    float s = lerp(s0, s1, t);
 8001ba0:	ed97 1a05 	vldr	s2, [r7, #20]
 8001ba4:	edd7 0a06 	vldr	s1, [r7, #24]
 8001ba8:	ed97 0a07 	vldr	s0, [r7, #28]
 8001bac:	f7ff ff34 	bl	8001a18 <lerp>
 8001bb0:	ed87 0a04 	vstr	s0, [r7, #16]
    return clamp01(s);
 8001bb4:	ed97 0a04 	vldr	s0, [r7, #16]
 8001bb8:	f7ff ff06 	bl	80019c8 <clamp01>
 8001bbc:	eef0 7a40 	vmov.f32	s15, s0
}
 8001bc0:	eeb0 0a67 	vmov.f32	s0, s15
 8001bc4:	3730      	adds	r7, #48	@ 0x30
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	bd80      	pop	{r7, pc}
 8001bca:	bf00      	nop
 8001bcc:	24000000 	.word	0x24000000
 8001bd0:	447a0000 	.word	0x447a0000
 8001bd4:	24000194 	.word	0x24000194

08001bd8 <soc_update_coulomb_count>:

// Coulomb counting: dSoC = (I * dt / 3600) / Capacity, con efficienze.
// Convenzione: I > 0 carica => SoC aumenta; I < 0 scarica => SoC diminuisce.
void soc_update_coulomb_count(float* soc, float current_A, float dt_s, const SoCConfig* cfg) {
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	b088      	sub	sp, #32
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	60f8      	str	r0, [r7, #12]
 8001be0:	ed87 0a02 	vstr	s0, [r7, #8]
 8001be4:	edc7 0a01 	vstr	s1, [r7, #4]
 8001be8:	6039      	str	r1, [r7, #0]
    if (!soc || cfg->capacity_Ah <= 0.0f || dt_s <= 0.0f) return;
 8001bea:	68fb      	ldr	r3, [r7, #12]
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d068      	beq.n	8001cc2 <soc_update_coulomb_count+0xea>
 8001bf0:	683b      	ldr	r3, [r7, #0]
 8001bf2:	edd3 7a00 	vldr	s15, [r3]
 8001bf6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001bfa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bfe:	d960      	bls.n	8001cc2 <soc_update_coulomb_count+0xea>
 8001c00:	edd7 7a01 	vldr	s15, [r7, #4]
 8001c04:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001c08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c0c:	d959      	bls.n	8001cc2 <soc_update_coulomb_count+0xea>

    float eta = 1.0f;
 8001c0e:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001c12:	61fb      	str	r3, [r7, #28]
    if (current_A > 0.0f) {
 8001c14:	edd7 7a02 	vldr	s15, [r7, #8]
 8001c18:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001c1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c20:	dd0e      	ble.n	8001c40 <soc_update_coulomb_count+0x68>
        eta = (cfg->eta_charge > 0.0f) ? cfg->eta_charge : 1.0f;
 8001c22:	683b      	ldr	r3, [r7, #0]
 8001c24:	edd3 7a01 	vldr	s15, [r3, #4]
 8001c28:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001c2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c30:	dd02      	ble.n	8001c38 <soc_update_coulomb_count+0x60>
 8001c32:	683b      	ldr	r3, [r7, #0]
 8001c34:	685b      	ldr	r3, [r3, #4]
 8001c36:	e001      	b.n	8001c3c <soc_update_coulomb_count+0x64>
 8001c38:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001c3c:	61fb      	str	r3, [r7, #28]
 8001c3e:	e014      	b.n	8001c6a <soc_update_coulomb_count+0x92>
    } else if (current_A < 0.0f) {
 8001c40:	edd7 7a02 	vldr	s15, [r7, #8]
 8001c44:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001c48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c4c:	d50d      	bpl.n	8001c6a <soc_update_coulomb_count+0x92>
        eta = (cfg->eta_discharge > 0.0f) ? cfg->eta_discharge : 1.0f;
 8001c4e:	683b      	ldr	r3, [r7, #0]
 8001c50:	edd3 7a02 	vldr	s15, [r3, #8]
 8001c54:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001c58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c5c:	dd02      	ble.n	8001c64 <soc_update_coulomb_count+0x8c>
 8001c5e:	683b      	ldr	r3, [r7, #0]
 8001c60:	689b      	ldr	r3, [r3, #8]
 8001c62:	e001      	b.n	8001c68 <soc_update_coulomb_count+0x90>
 8001c64:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001c68:	61fb      	str	r3, [r7, #28]
    }

    // Ah trasferiti in questo dt
    float dAh = (current_A * dt_s / 3600.0f) * eta;
 8001c6a:	ed97 7a02 	vldr	s14, [r7, #8]
 8001c6e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001c72:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001c76:	eddf 6a15 	vldr	s13, [pc, #84]	@ 8001ccc <soc_update_coulomb_count+0xf4>
 8001c7a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c7e:	ed97 7a07 	vldr	s14, [r7, #28]
 8001c82:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c86:	edc7 7a06 	vstr	s15, [r7, #24]

    // dSoC = dQ / Qn
    float dsoc = dAh / cfg->capacity_Ah;
 8001c8a:	683b      	ldr	r3, [r7, #0]
 8001c8c:	ed93 7a00 	vldr	s14, [r3]
 8001c90:	edd7 6a06 	vldr	s13, [r7, #24]
 8001c94:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001c98:	edc7 7a05 	vstr	s15, [r7, #20]

    float s = *soc + dsoc;
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	edd3 7a00 	vldr	s15, [r3]
 8001ca2:	ed97 7a05 	vldr	s14, [r7, #20]
 8001ca6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001caa:	edc7 7a04 	vstr	s15, [r7, #16]
    *soc = clamp01(s);
 8001cae:	ed97 0a04 	vldr	s0, [r7, #16]
 8001cb2:	f7ff fe89 	bl	80019c8 <clamp01>
 8001cb6:	eef0 7a40 	vmov.f32	s15, s0
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	edc3 7a00 	vstr	s15, [r3]
 8001cc0:	e000      	b.n	8001cc4 <soc_update_coulomb_count+0xec>
    if (!soc || cfg->capacity_Ah <= 0.0f || dt_s <= 0.0f) return;
 8001cc2:	bf00      	nop
}
 8001cc4:	3720      	adds	r7, #32
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	bd80      	pop	{r7, pc}
 8001cca:	bf00      	nop
 8001ccc:	45610000 	.word	0x45610000

08001cd0 <soc_update_hybrid>:
void soc_update_hybrid(float* soc_estimate,
                       float voltage_V,
                       float current_A,
                       float dt_s,
                       const SoCConfig* cfg,
                       float alpha) {
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b08a      	sub	sp, #40	@ 0x28
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6178      	str	r0, [r7, #20]
 8001cd8:	ed87 0a04 	vstr	s0, [r7, #16]
 8001cdc:	edc7 0a03 	vstr	s1, [r7, #12]
 8001ce0:	ed87 1a02 	vstr	s2, [r7, #8]
 8001ce4:	6079      	str	r1, [r7, #4]
 8001ce6:	edc7 1a00 	vstr	s3, [r7]
    if (!soc_estimate) return;
 8001cea:	697b      	ldr	r3, [r7, #20]
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d044      	beq.n	8001d7a <soc_update_hybrid+0xaa>
    if (alpha < 0.0f) alpha = 0.0f;
 8001cf0:	edd7 7a00 	vldr	s15, [r7]
 8001cf4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001cf8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cfc:	d502      	bpl.n	8001d04 <soc_update_hybrid+0x34>
 8001cfe:	f04f 0300 	mov.w	r3, #0
 8001d02:	603b      	str	r3, [r7, #0]
    if (alpha > 1.0f) alpha = 1.0f;
 8001d04:	edd7 7a00 	vldr	s15, [r7]
 8001d08:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001d0c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d14:	dd02      	ble.n	8001d1c <soc_update_hybrid+0x4c>
 8001d16:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001d1a:	603b      	str	r3, [r7, #0]

    // Step 1: integrazione coulomb counting
    soc_update_coulomb_count(soc_estimate, current_A, dt_s, cfg);
 8001d1c:	6879      	ldr	r1, [r7, #4]
 8001d1e:	edd7 0a02 	vldr	s1, [r7, #8]
 8001d22:	ed97 0a03 	vldr	s0, [r7, #12]
 8001d26:	6978      	ldr	r0, [r7, #20]
 8001d28:	f7ff ff56 	bl	8001bd8 <soc_update_coulomb_count>

    // Step 2: correzione con OCV
    float soc_ocv = soc_from_ocv(voltage_V);
 8001d2c:	ed97 0a04 	vldr	s0, [r7, #16]
 8001d30:	f7ff fe90 	bl	8001a54 <soc_from_ocv>
 8001d34:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24
    float soc_cc = *soc_estimate;
 8001d38:	697b      	ldr	r3, [r7, #20]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	623b      	str	r3, [r7, #32]

    float soc_fused = alpha * soc_cc + (1.0f - alpha) * soc_ocv;
 8001d3e:	ed97 7a00 	vldr	s14, [r7]
 8001d42:	edd7 7a08 	vldr	s15, [r7, #32]
 8001d46:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001d4a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001d4e:	edd7 7a00 	vldr	s15, [r7]
 8001d52:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001d56:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001d5a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d5e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d62:	edc7 7a07 	vstr	s15, [r7, #28]
    *soc_estimate = clamp01(soc_fused);
 8001d66:	ed97 0a07 	vldr	s0, [r7, #28]
 8001d6a:	f7ff fe2d 	bl	80019c8 <clamp01>
 8001d6e:	eef0 7a40 	vmov.f32	s15, s0
 8001d72:	697b      	ldr	r3, [r7, #20]
 8001d74:	edc3 7a00 	vstr	s15, [r3]
 8001d78:	e000      	b.n	8001d7c <soc_update_hybrid+0xac>
    if (!soc_estimate) return;
 8001d7a:	bf00      	nop
}
 8001d7c:	3728      	adds	r7, #40	@ 0x28
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	bd80      	pop	{r7, pc}

08001d82 <compute_cells_soc_from_voltage>:

void compute_cells_soc_from_voltage(Cella* cells)
{
 8001d82:	b590      	push	{r4, r7, lr}
 8001d84:	b085      	sub	sp, #20
 8001d86:	af00      	add	r7, sp, #0
 8001d88:	6078      	str	r0, [r7, #4]
    if (!cells) return;
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d023      	beq.n	8001dd8 <compute_cells_soc_from_voltage+0x56>

    for (size_t i = 0; i < NUM_CELLS; ++i) {
 8001d90:	2300      	movs	r3, #0
 8001d92:	60fb      	str	r3, [r7, #12]
 8001d94:	e01c      	b.n	8001dd0 <compute_cells_soc_from_voltage+0x4e>
        cells[i].SOC = soc_from_ocv(cells[i].tensione);
 8001d96:	68fa      	ldr	r2, [r7, #12]
 8001d98:	4613      	mov	r3, r2
 8001d9a:	005b      	lsls	r3, r3, #1
 8001d9c:	4413      	add	r3, r2
 8001d9e:	00db      	lsls	r3, r3, #3
 8001da0:	461a      	mov	r2, r3
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	4413      	add	r3, r2
 8001da6:	edd3 7a00 	vldr	s15, [r3]
 8001daa:	68fa      	ldr	r2, [r7, #12]
 8001dac:	4613      	mov	r3, r2
 8001dae:	005b      	lsls	r3, r3, #1
 8001db0:	4413      	add	r3, r2
 8001db2:	00db      	lsls	r3, r3, #3
 8001db4:	461a      	mov	r2, r3
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	189c      	adds	r4, r3, r2
 8001dba:	eeb0 0a67 	vmov.f32	s0, s15
 8001dbe:	f7ff fe49 	bl	8001a54 <soc_from_ocv>
 8001dc2:	eef0 7a40 	vmov.f32	s15, s0
 8001dc6:	edc4 7a03 	vstr	s15, [r4, #12]
    for (size_t i = 0; i < NUM_CELLS; ++i) {
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	3301      	adds	r3, #1
 8001dce:	60fb      	str	r3, [r7, #12]
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	2b0b      	cmp	r3, #11
 8001dd4:	d9df      	bls.n	8001d96 <compute_cells_soc_from_voltage+0x14>
 8001dd6:	e000      	b.n	8001dda <compute_cells_soc_from_voltage+0x58>
    if (!cells) return;
 8001dd8:	bf00      	nop
    }
}
 8001dda:	3714      	adds	r7, #20
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	bd90      	pop	{r4, r7, pc}

08001de0 <calcolo_SOC>:



	   // Inizializzo la stima con l'OCV calcolato sopra
void calcolo_SOC(){
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b086      	sub	sp, #24
 8001de4:	af00      	add	r7, sp, #0
	static bool initialized=false;
	if(!initialized){
 8001de6:	4b2b      	ldr	r3, [pc, #172]	@ (8001e94 <calcolo_SOC+0xb4>)
 8001de8:	781b      	ldrb	r3, [r3, #0]
 8001dea:	f083 0301 	eor.w	r3, r3, #1
 8001dee:	b2db      	uxtb	r3, r3
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d005      	beq.n	8001e00 <calcolo_SOC+0x20>
		compute_cells_soc_from_voltage (Batteria);
 8001df4:	4828      	ldr	r0, [pc, #160]	@ (8001e98 <calcolo_SOC+0xb8>)
 8001df6:	f7ff ffc4 	bl	8001d82 <compute_cells_soc_from_voltage>
		initialized= true;
 8001dfa:	4b26      	ldr	r3, [pc, #152]	@ (8001e94 <calcolo_SOC+0xb4>)
 8001dfc:	2201      	movs	r2, #1
 8001dfe:	701a      	strb	r2, [r3, #0]
	}


	static uint32_t last_ms = 0;
	uint32_t now_ms = HAL_GetTick();
 8001e00:	f000 ff64 	bl	8002ccc <HAL_GetTick>
 8001e04:	6138      	str	r0, [r7, #16]
	float dt_s = (last_ms == 0) ? 0.0f : (now_ms - last_ms) / 1000.0f;
 8001e06:	4b25      	ldr	r3, [pc, #148]	@ (8001e9c <calcolo_SOC+0xbc>)
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d00c      	beq.n	8001e28 <calcolo_SOC+0x48>
 8001e0e:	4b23      	ldr	r3, [pc, #140]	@ (8001e9c <calcolo_SOC+0xbc>)
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	693a      	ldr	r2, [r7, #16]
 8001e14:	1ad3      	subs	r3, r2, r3
 8001e16:	ee07 3a90 	vmov	s15, r3
 8001e1a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001e1e:	eddf 6a20 	vldr	s13, [pc, #128]	@ 8001ea0 <calcolo_SOC+0xc0>
 8001e22:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001e26:	e001      	b.n	8001e2c <calcolo_SOC+0x4c>
 8001e28:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 8001ea4 <calcolo_SOC+0xc4>
 8001e2c:	edc7 7a03 	vstr	s15, [r7, #12]
	last_ms = now_ms;
 8001e30:	4a1a      	ldr	r2, [pc, #104]	@ (8001e9c <calcolo_SOC+0xbc>)
 8001e32:	693b      	ldr	r3, [r7, #16]
 8001e34:	6013      	str	r3, [r2, #0]

    float alpha = 0.98f;
 8001e36:	4b1c      	ldr	r3, [pc, #112]	@ (8001ea8 <calcolo_SOC+0xc8>)
 8001e38:	60bb      	str	r3, [r7, #8]
    float Ic = 0.1f;
 8001e3a:	4b1c      	ldr	r3, [pc, #112]	@ (8001eac <calcolo_SOC+0xcc>)
 8001e3c:	607b      	str	r3, [r7, #4]
	// Un passo di aggiornamento ibrido (ripetere a ogni ciclo temporale)
    for (int i = 0; i < 12; ++i) {
 8001e3e:	2300      	movs	r3, #0
 8001e40:	617b      	str	r3, [r7, #20]
 8001e42:	e01f      	b.n	8001e84 <calcolo_SOC+0xa4>
        soc_update_hybrid(&Batteria[i].SOC, Batteria[i].tensione, Ic, dt_s, &cfg, alpha);
 8001e44:	697a      	ldr	r2, [r7, #20]
 8001e46:	4613      	mov	r3, r2
 8001e48:	005b      	lsls	r3, r3, #1
 8001e4a:	4413      	add	r3, r2
 8001e4c:	00db      	lsls	r3, r3, #3
 8001e4e:	3308      	adds	r3, #8
 8001e50:	4a11      	ldr	r2, [pc, #68]	@ (8001e98 <calcolo_SOC+0xb8>)
 8001e52:	4413      	add	r3, r2
 8001e54:	1d18      	adds	r0, r3, #4
 8001e56:	4910      	ldr	r1, [pc, #64]	@ (8001e98 <calcolo_SOC+0xb8>)
 8001e58:	697a      	ldr	r2, [r7, #20]
 8001e5a:	4613      	mov	r3, r2
 8001e5c:	005b      	lsls	r3, r3, #1
 8001e5e:	4413      	add	r3, r2
 8001e60:	00db      	lsls	r3, r3, #3
 8001e62:	440b      	add	r3, r1
 8001e64:	edd3 7a00 	vldr	s15, [r3]
 8001e68:	edd7 1a02 	vldr	s3, [r7, #8]
 8001e6c:	4910      	ldr	r1, [pc, #64]	@ (8001eb0 <calcolo_SOC+0xd0>)
 8001e6e:	ed97 1a03 	vldr	s2, [r7, #12]
 8001e72:	edd7 0a01 	vldr	s1, [r7, #4]
 8001e76:	eeb0 0a67 	vmov.f32	s0, s15
 8001e7a:	f7ff ff29 	bl	8001cd0 <soc_update_hybrid>
    for (int i = 0; i < 12; ++i) {
 8001e7e:	697b      	ldr	r3, [r7, #20]
 8001e80:	3301      	adds	r3, #1
 8001e82:	617b      	str	r3, [r7, #20]
 8001e84:	697b      	ldr	r3, [r7, #20]
 8001e86:	2b0b      	cmp	r3, #11
 8001e88:	dddc      	ble.n	8001e44 <calcolo_SOC+0x64>
    }

}
 8001e8a:	bf00      	nop
 8001e8c:	bf00      	nop
 8001e8e:	3718      	adds	r7, #24
 8001e90:	46bd      	mov	sp, r7
 8001e92:	bd80      	pop	{r7, pc}
 8001e94:	2400053c 	.word	0x2400053c
 8001e98:	24000580 	.word	0x24000580
 8001e9c:	24000540 	.word	0x24000540
 8001ea0:	447a0000 	.word	0x447a0000
 8001ea4:	00000000 	.word	0x00000000
 8001ea8:	3f7ae148 	.word	0x3f7ae148
 8001eac:	3dcccccd 	.word	0x3dcccccd
 8001eb0:	24000328 	.word	0x24000328

08001eb4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8001eb8:	f000 fa64 	bl	8002384 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001ebc:	f000 feb6 	bl	8002c2c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001ec0:	f000 f82a 	bl	8001f18 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001ec4:	f000 f99a 	bl	80021fc <MX_GPIO_Init>
  MX_SPI3_Init();
 8001ec8:	f000 f8a0 	bl	800200c <MX_SPI3_Init>
  MX_USART3_UART_Init();
 8001ecc:	f000 f94a 	bl	8002164 <MX_USART3_UART_Init>
  MX_SPI5_Init();
 8001ed0:	f000 f8f2 	bl	80020b8 <MX_SPI5_Init>


  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001ed4:	f008 f8c2 	bl	800a05c <osKernelInitialize>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of BinSem */
  BinSemHandle = osSemaphoreNew(1, 0, &BinSem_attributes);
 8001ed8:	4a0a      	ldr	r2, [pc, #40]	@ (8001f04 <main+0x50>)
 8001eda:	2100      	movs	r1, #0
 8001edc:	2001      	movs	r0, #1
 8001ede:	f008 f9f6 	bl	800a2ce <osSemaphoreNew>
 8001ee2:	4603      	mov	r3, r0
 8001ee4:	4a08      	ldr	r2, [pc, #32]	@ (8001f08 <main+0x54>)
 8001ee6:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001ee8:	4a08      	ldr	r2, [pc, #32]	@ (8001f0c <main+0x58>)
 8001eea:	2100      	movs	r1, #0
 8001eec:	4808      	ldr	r0, [pc, #32]	@ (8001f10 <main+0x5c>)
 8001eee:	f008 f8ff 	bl	800a0f0 <osThreadNew>
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	4a07      	ldr	r2, [pc, #28]	@ (8001f14 <main+0x60>)
 8001ef6:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  StartTasks();
 8001ef8:	f7ff fce6 	bl	80018c8 <StartTasks>
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001efc:	f008 f8d2 	bl	800a0a4 <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
 8001f00:	bf00      	nop
 8001f02:	e7fd      	b.n	8001f00 <main+0x4c>
 8001f04:	08011888 	.word	0x08011888
 8001f08:	240008d8 	.word	0x240008d8
 8001f0c:	08011864 	.word	0x08011864
 8001f10:	08002375 	.word	0x08002375
 8001f14:	240008d4 	.word	0x240008d4

08001f18 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b09c      	sub	sp, #112	@ 0x70
 8001f1c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001f1e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f22:	224c      	movs	r2, #76	@ 0x4c
 8001f24:	2100      	movs	r1, #0
 8001f26:	4618      	mov	r0, r3
 8001f28:	f00c f871 	bl	800e00e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001f2c:	1d3b      	adds	r3, r7, #4
 8001f2e:	2220      	movs	r2, #32
 8001f30:	2100      	movs	r1, #0
 8001f32:	4618      	mov	r0, r3
 8001f34:	f00c f86b 	bl	800e00e <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8001f38:	2002      	movs	r0, #2
 8001f3a:	f001 ff89 	bl	8003e50 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001f3e:	2300      	movs	r3, #0
 8001f40:	603b      	str	r3, [r7, #0]
 8001f42:	4b30      	ldr	r3, [pc, #192]	@ (8002004 <SystemClock_Config+0xec>)
 8001f44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f46:	4a2f      	ldr	r2, [pc, #188]	@ (8002004 <SystemClock_Config+0xec>)
 8001f48:	f023 0301 	bic.w	r3, r3, #1
 8001f4c:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8001f4e:	4b2d      	ldr	r3, [pc, #180]	@ (8002004 <SystemClock_Config+0xec>)
 8001f50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f52:	f003 0301 	and.w	r3, r3, #1
 8001f56:	603b      	str	r3, [r7, #0]
 8001f58:	4b2b      	ldr	r3, [pc, #172]	@ (8002008 <SystemClock_Config+0xf0>)
 8001f5a:	699b      	ldr	r3, [r3, #24]
 8001f5c:	4a2a      	ldr	r2, [pc, #168]	@ (8002008 <SystemClock_Config+0xf0>)
 8001f5e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001f62:	6193      	str	r3, [r2, #24]
 8001f64:	4b28      	ldr	r3, [pc, #160]	@ (8002008 <SystemClock_Config+0xf0>)
 8001f66:	699b      	ldr	r3, [r3, #24]
 8001f68:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001f6c:	603b      	str	r3, [r7, #0]
 8001f6e:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001f70:	bf00      	nop
 8001f72:	4b25      	ldr	r3, [pc, #148]	@ (8002008 <SystemClock_Config+0xf0>)
 8001f74:	699b      	ldr	r3, [r3, #24]
 8001f76:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001f7a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001f7e:	d1f8      	bne.n	8001f72 <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001f80:	2301      	movs	r3, #1
 8001f82:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001f84:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001f88:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001f8a:	2302      	movs	r3, #2
 8001f8c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001f8e:	2302      	movs	r3, #2
 8001f90:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001f92:	2301      	movs	r3, #1
 8001f94:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 100;
 8001f96:	2364      	movs	r3, #100	@ 0x64
 8001f98:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8001f9a:	2302      	movs	r3, #2
 8001f9c:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001f9e:	2304      	movs	r3, #4
 8001fa0:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001fa2:	2302      	movs	r3, #2
 8001fa4:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8001fa6:	230c      	movs	r3, #12
 8001fa8:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8001faa:	2300      	movs	r3, #0
 8001fac:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8001fae:	2300      	movs	r3, #0
 8001fb0:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001fb2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	f001 ff84 	bl	8003ec4 <HAL_RCC_OscConfig>
 8001fbc:	4603      	mov	r3, r0
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d001      	beq.n	8001fc6 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8001fc2:	f000 fa27 	bl	8002414 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001fc6:	233f      	movs	r3, #63	@ 0x3f
 8001fc8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001fca:	2303      	movs	r3, #3
 8001fcc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8001fce:	2300      	movs	r3, #0
 8001fd0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8001fd2:	2308      	movs	r3, #8
 8001fd4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8001fd6:	2340      	movs	r3, #64	@ 0x40
 8001fd8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8001fda:	2340      	movs	r3, #64	@ 0x40
 8001fdc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8001fde:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001fe2:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8001fe4:	2340      	movs	r3, #64	@ 0x40
 8001fe6:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001fe8:	1d3b      	adds	r3, r7, #4
 8001fea:	2102      	movs	r1, #2
 8001fec:	4618      	mov	r0, r3
 8001fee:	f002 fbc3 	bl	8004778 <HAL_RCC_ClockConfig>
 8001ff2:	4603      	mov	r3, r0
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d001      	beq.n	8001ffc <SystemClock_Config+0xe4>
  {
    Error_Handler();
 8001ff8:	f000 fa0c 	bl	8002414 <Error_Handler>
  }
}
 8001ffc:	bf00      	nop
 8001ffe:	3770      	adds	r7, #112	@ 0x70
 8002000:	46bd      	mov	sp, r7
 8002002:	bd80      	pop	{r7, pc}
 8002004:	58000400 	.word	0x58000400
 8002008:	58024800 	.word	0x58024800

0800200c <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8002010:	4b27      	ldr	r3, [pc, #156]	@ (80020b0 <MX_SPI3_Init+0xa4>)
 8002012:	4a28      	ldr	r2, [pc, #160]	@ (80020b4 <MX_SPI3_Init+0xa8>)
 8002014:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8002016:	4b26      	ldr	r3, [pc, #152]	@ (80020b0 <MX_SPI3_Init+0xa4>)
 8002018:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 800201c:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800201e:	4b24      	ldr	r3, [pc, #144]	@ (80020b0 <MX_SPI3_Init+0xa4>)
 8002020:	2200      	movs	r2, #0
 8002022:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8002024:	4b22      	ldr	r3, [pc, #136]	@ (80020b0 <MX_SPI3_Init+0xa4>)
 8002026:	2207      	movs	r2, #7
 8002028:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800202a:	4b21      	ldr	r3, [pc, #132]	@ (80020b0 <MX_SPI3_Init+0xa4>)
 800202c:	2200      	movs	r2, #0
 800202e:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002030:	4b1f      	ldr	r3, [pc, #124]	@ (80020b0 <MX_SPI3_Init+0xa4>)
 8002032:	2200      	movs	r2, #0
 8002034:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8002036:	4b1e      	ldr	r3, [pc, #120]	@ (80020b0 <MX_SPI3_Init+0xa4>)
 8002038:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800203c:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800203e:	4b1c      	ldr	r3, [pc, #112]	@ (80020b0 <MX_SPI3_Init+0xa4>)
 8002040:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002044:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002046:	4b1a      	ldr	r3, [pc, #104]	@ (80020b0 <MX_SPI3_Init+0xa4>)
 8002048:	2200      	movs	r2, #0
 800204a:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800204c:	4b18      	ldr	r3, [pc, #96]	@ (80020b0 <MX_SPI3_Init+0xa4>)
 800204e:	2200      	movs	r2, #0
 8002050:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002052:	4b17      	ldr	r3, [pc, #92]	@ (80020b0 <MX_SPI3_Init+0xa4>)
 8002054:	2200      	movs	r2, #0
 8002056:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 0x0;
 8002058:	4b15      	ldr	r3, [pc, #84]	@ (80020b0 <MX_SPI3_Init+0xa4>)
 800205a:	2200      	movs	r2, #0
 800205c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800205e:	4b14      	ldr	r3, [pc, #80]	@ (80020b0 <MX_SPI3_Init+0xa4>)
 8002060:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002064:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8002066:	4b12      	ldr	r3, [pc, #72]	@ (80020b0 <MX_SPI3_Init+0xa4>)
 8002068:	2200      	movs	r2, #0
 800206a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 800206c:	4b10      	ldr	r3, [pc, #64]	@ (80020b0 <MX_SPI3_Init+0xa4>)
 800206e:	2200      	movs	r2, #0
 8002070:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8002072:	4b0f      	ldr	r3, [pc, #60]	@ (80020b0 <MX_SPI3_Init+0xa4>)
 8002074:	2200      	movs	r2, #0
 8002076:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8002078:	4b0d      	ldr	r3, [pc, #52]	@ (80020b0 <MX_SPI3_Init+0xa4>)
 800207a:	2200      	movs	r2, #0
 800207c:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 800207e:	4b0c      	ldr	r3, [pc, #48]	@ (80020b0 <MX_SPI3_Init+0xa4>)
 8002080:	2200      	movs	r2, #0
 8002082:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8002084:	4b0a      	ldr	r3, [pc, #40]	@ (80020b0 <MX_SPI3_Init+0xa4>)
 8002086:	2200      	movs	r2, #0
 8002088:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 800208a:	4b09      	ldr	r3, [pc, #36]	@ (80020b0 <MX_SPI3_Init+0xa4>)
 800208c:	2200      	movs	r2, #0
 800208e:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8002090:	4b07      	ldr	r3, [pc, #28]	@ (80020b0 <MX_SPI3_Init+0xa4>)
 8002092:	2200      	movs	r2, #0
 8002094:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8002096:	4b06      	ldr	r3, [pc, #24]	@ (80020b0 <MX_SPI3_Init+0xa4>)
 8002098:	2200      	movs	r2, #0
 800209a:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800209c:	4804      	ldr	r0, [pc, #16]	@ (80020b0 <MX_SPI3_Init+0xa4>)
 800209e:	f004 fd65 	bl	8006b6c <HAL_SPI_Init>
 80020a2:	4603      	mov	r3, r0
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d001      	beq.n	80020ac <MX_SPI3_Init+0xa0>
  {
    Error_Handler();
 80020a8:	f000 f9b4 	bl	8002414 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80020ac:	bf00      	nop
 80020ae:	bd80      	pop	{r7, pc}
 80020b0:	240006a0 	.word	0x240006a0
 80020b4:	40003c00 	.word	0x40003c00

080020b8 <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 80020bc:	4b27      	ldr	r3, [pc, #156]	@ (800215c <MX_SPI5_Init+0xa4>)
 80020be:	4a28      	ldr	r2, [pc, #160]	@ (8002160 <MX_SPI5_Init+0xa8>)
 80020c0:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 80020c2:	4b26      	ldr	r3, [pc, #152]	@ (800215c <MX_SPI5_Init+0xa4>)
 80020c4:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80020c8:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 80020ca:	4b24      	ldr	r3, [pc, #144]	@ (800215c <MX_SPI5_Init+0xa4>)
 80020cc:	2200      	movs	r2, #0
 80020ce:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 80020d0:	4b22      	ldr	r3, [pc, #136]	@ (800215c <MX_SPI5_Init+0xa4>)
 80020d2:	2207      	movs	r2, #7
 80020d4:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 80020d6:	4b21      	ldr	r3, [pc, #132]	@ (800215c <MX_SPI5_Init+0xa4>)
 80020d8:	2200      	movs	r2, #0
 80020da:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 80020dc:	4b1f      	ldr	r3, [pc, #124]	@ (800215c <MX_SPI5_Init+0xa4>)
 80020de:	2200      	movs	r2, #0
 80020e0:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 80020e2:	4b1e      	ldr	r3, [pc, #120]	@ (800215c <MX_SPI5_Init+0xa4>)
 80020e4:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80020e8:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80020ea:	4b1c      	ldr	r3, [pc, #112]	@ (800215c <MX_SPI5_Init+0xa4>)
 80020ec:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80020f0:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80020f2:	4b1a      	ldr	r3, [pc, #104]	@ (800215c <MX_SPI5_Init+0xa4>)
 80020f4:	2200      	movs	r2, #0
 80020f6:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 80020f8:	4b18      	ldr	r3, [pc, #96]	@ (800215c <MX_SPI5_Init+0xa4>)
 80020fa:	2200      	movs	r2, #0
 80020fc:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80020fe:	4b17      	ldr	r3, [pc, #92]	@ (800215c <MX_SPI5_Init+0xa4>)
 8002100:	2200      	movs	r2, #0
 8002102:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi5.Init.CRCPolynomial = 0x0;
 8002104:	4b15      	ldr	r3, [pc, #84]	@ (800215c <MX_SPI5_Init+0xa4>)
 8002106:	2200      	movs	r2, #0
 8002108:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi5.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800210a:	4b14      	ldr	r3, [pc, #80]	@ (800215c <MX_SPI5_Init+0xa4>)
 800210c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002110:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi5.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8002112:	4b12      	ldr	r3, [pc, #72]	@ (800215c <MX_SPI5_Init+0xa4>)
 8002114:	2200      	movs	r2, #0
 8002116:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi5.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8002118:	4b10      	ldr	r3, [pc, #64]	@ (800215c <MX_SPI5_Init+0xa4>)
 800211a:	2200      	movs	r2, #0
 800211c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi5.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800211e:	4b0f      	ldr	r3, [pc, #60]	@ (800215c <MX_SPI5_Init+0xa4>)
 8002120:	2200      	movs	r2, #0
 8002122:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi5.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8002124:	4b0d      	ldr	r3, [pc, #52]	@ (800215c <MX_SPI5_Init+0xa4>)
 8002126:	2200      	movs	r2, #0
 8002128:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi5.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 800212a:	4b0c      	ldr	r3, [pc, #48]	@ (800215c <MX_SPI5_Init+0xa4>)
 800212c:	2200      	movs	r2, #0
 800212e:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi5.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8002130:	4b0a      	ldr	r3, [pc, #40]	@ (800215c <MX_SPI5_Init+0xa4>)
 8002132:	2200      	movs	r2, #0
 8002134:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi5.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8002136:	4b09      	ldr	r3, [pc, #36]	@ (800215c <MX_SPI5_Init+0xa4>)
 8002138:	2200      	movs	r2, #0
 800213a:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi5.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 800213c:	4b07      	ldr	r3, [pc, #28]	@ (800215c <MX_SPI5_Init+0xa4>)
 800213e:	2200      	movs	r2, #0
 8002140:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi5.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8002142:	4b06      	ldr	r3, [pc, #24]	@ (800215c <MX_SPI5_Init+0xa4>)
 8002144:	2200      	movs	r2, #0
 8002146:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8002148:	4804      	ldr	r0, [pc, #16]	@ (800215c <MX_SPI5_Init+0xa4>)
 800214a:	f004 fd0f 	bl	8006b6c <HAL_SPI_Init>
 800214e:	4603      	mov	r3, r0
 8002150:	2b00      	cmp	r3, #0
 8002152:	d001      	beq.n	8002158 <MX_SPI5_Init+0xa0>
  {
    Error_Handler();
 8002154:	f000 f95e 	bl	8002414 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8002158:	bf00      	nop
 800215a:	bd80      	pop	{r7, pc}
 800215c:	24000754 	.word	0x24000754
 8002160:	40015000 	.word	0x40015000

08002164 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002168:	4b22      	ldr	r3, [pc, #136]	@ (80021f4 <MX_USART3_UART_Init+0x90>)
 800216a:	4a23      	ldr	r2, [pc, #140]	@ (80021f8 <MX_USART3_UART_Init+0x94>)
 800216c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800216e:	4b21      	ldr	r3, [pc, #132]	@ (80021f4 <MX_USART3_UART_Init+0x90>)
 8002170:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002174:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002176:	4b1f      	ldr	r3, [pc, #124]	@ (80021f4 <MX_USART3_UART_Init+0x90>)
 8002178:	2200      	movs	r2, #0
 800217a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800217c:	4b1d      	ldr	r3, [pc, #116]	@ (80021f4 <MX_USART3_UART_Init+0x90>)
 800217e:	2200      	movs	r2, #0
 8002180:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002182:	4b1c      	ldr	r3, [pc, #112]	@ (80021f4 <MX_USART3_UART_Init+0x90>)
 8002184:	2200      	movs	r2, #0
 8002186:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002188:	4b1a      	ldr	r3, [pc, #104]	@ (80021f4 <MX_USART3_UART_Init+0x90>)
 800218a:	220c      	movs	r2, #12
 800218c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800218e:	4b19      	ldr	r3, [pc, #100]	@ (80021f4 <MX_USART3_UART_Init+0x90>)
 8002190:	2200      	movs	r2, #0
 8002192:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002194:	4b17      	ldr	r3, [pc, #92]	@ (80021f4 <MX_USART3_UART_Init+0x90>)
 8002196:	2200      	movs	r2, #0
 8002198:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800219a:	4b16      	ldr	r3, [pc, #88]	@ (80021f4 <MX_USART3_UART_Init+0x90>)
 800219c:	2200      	movs	r2, #0
 800219e:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80021a0:	4b14      	ldr	r3, [pc, #80]	@ (80021f4 <MX_USART3_UART_Init+0x90>)
 80021a2:	2200      	movs	r2, #0
 80021a4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80021a6:	4b13      	ldr	r3, [pc, #76]	@ (80021f4 <MX_USART3_UART_Init+0x90>)
 80021a8:	2200      	movs	r2, #0
 80021aa:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80021ac:	4811      	ldr	r0, [pc, #68]	@ (80021f4 <MX_USART3_UART_Init+0x90>)
 80021ae:	f006 f8a3 	bl	80082f8 <HAL_UART_Init>
 80021b2:	4603      	mov	r3, r0
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d001      	beq.n	80021bc <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 80021b8:	f000 f92c 	bl	8002414 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80021bc:	2100      	movs	r1, #0
 80021be:	480d      	ldr	r0, [pc, #52]	@ (80021f4 <MX_USART3_UART_Init+0x90>)
 80021c0:	f007 fe3e 	bl	8009e40 <HAL_UARTEx_SetTxFifoThreshold>
 80021c4:	4603      	mov	r3, r0
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d001      	beq.n	80021ce <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 80021ca:	f000 f923 	bl	8002414 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80021ce:	2100      	movs	r1, #0
 80021d0:	4808      	ldr	r0, [pc, #32]	@ (80021f4 <MX_USART3_UART_Init+0x90>)
 80021d2:	f007 fe73 	bl	8009ebc <HAL_UARTEx_SetRxFifoThreshold>
 80021d6:	4603      	mov	r3, r0
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d001      	beq.n	80021e0 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 80021dc:	f000 f91a 	bl	8002414 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80021e0:	4804      	ldr	r0, [pc, #16]	@ (80021f4 <MX_USART3_UART_Init+0x90>)
 80021e2:	f007 fdf4 	bl	8009dce <HAL_UARTEx_DisableFifoMode>
 80021e6:	4603      	mov	r3, r0
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d001      	beq.n	80021f0 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 80021ec:	f000 f912 	bl	8002414 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80021f0:	bf00      	nop
 80021f2:	bd80      	pop	{r7, pc}
 80021f4:	24000808 	.word	0x24000808
 80021f8:	40004800 	.word	0x40004800

080021fc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b08c      	sub	sp, #48	@ 0x30
 8002200:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002202:	f107 031c 	add.w	r3, r7, #28
 8002206:	2200      	movs	r2, #0
 8002208:	601a      	str	r2, [r3, #0]
 800220a:	605a      	str	r2, [r3, #4]
 800220c:	609a      	str	r2, [r3, #8]
 800220e:	60da      	str	r2, [r3, #12]
 8002210:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002212:	4b54      	ldr	r3, [pc, #336]	@ (8002364 <MX_GPIO_Init+0x168>)
 8002214:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002218:	4a52      	ldr	r2, [pc, #328]	@ (8002364 <MX_GPIO_Init+0x168>)
 800221a:	f043 0320 	orr.w	r3, r3, #32
 800221e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002222:	4b50      	ldr	r3, [pc, #320]	@ (8002364 <MX_GPIO_Init+0x168>)
 8002224:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002228:	f003 0320 	and.w	r3, r3, #32
 800222c:	61bb      	str	r3, [r7, #24]
 800222e:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002230:	4b4c      	ldr	r3, [pc, #304]	@ (8002364 <MX_GPIO_Init+0x168>)
 8002232:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002236:	4a4b      	ldr	r2, [pc, #300]	@ (8002364 <MX_GPIO_Init+0x168>)
 8002238:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800223c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002240:	4b48      	ldr	r3, [pc, #288]	@ (8002364 <MX_GPIO_Init+0x168>)
 8002242:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002246:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800224a:	617b      	str	r3, [r7, #20]
 800224c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800224e:	4b45      	ldr	r3, [pc, #276]	@ (8002364 <MX_GPIO_Init+0x168>)
 8002250:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002254:	4a43      	ldr	r2, [pc, #268]	@ (8002364 <MX_GPIO_Init+0x168>)
 8002256:	f043 0302 	orr.w	r3, r3, #2
 800225a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800225e:	4b41      	ldr	r3, [pc, #260]	@ (8002364 <MX_GPIO_Init+0x168>)
 8002260:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002264:	f003 0302 	and.w	r3, r3, #2
 8002268:	613b      	str	r3, [r7, #16]
 800226a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800226c:	4b3d      	ldr	r3, [pc, #244]	@ (8002364 <MX_GPIO_Init+0x168>)
 800226e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002272:	4a3c      	ldr	r2, [pc, #240]	@ (8002364 <MX_GPIO_Init+0x168>)
 8002274:	f043 0308 	orr.w	r3, r3, #8
 8002278:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800227c:	4b39      	ldr	r3, [pc, #228]	@ (8002364 <MX_GPIO_Init+0x168>)
 800227e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002282:	f003 0308 	and.w	r3, r3, #8
 8002286:	60fb      	str	r3, [r7, #12]
 8002288:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800228a:	4b36      	ldr	r3, [pc, #216]	@ (8002364 <MX_GPIO_Init+0x168>)
 800228c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002290:	4a34      	ldr	r2, [pc, #208]	@ (8002364 <MX_GPIO_Init+0x168>)
 8002292:	f043 0304 	orr.w	r3, r3, #4
 8002296:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800229a:	4b32      	ldr	r3, [pc, #200]	@ (8002364 <MX_GPIO_Init+0x168>)
 800229c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80022a0:	f003 0304 	and.w	r3, r3, #4
 80022a4:	60bb      	str	r3, [r7, #8]
 80022a6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80022a8:	4b2e      	ldr	r3, [pc, #184]	@ (8002364 <MX_GPIO_Init+0x168>)
 80022aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80022ae:	4a2d      	ldr	r2, [pc, #180]	@ (8002364 <MX_GPIO_Init+0x168>)
 80022b0:	f043 0310 	orr.w	r3, r3, #16
 80022b4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80022b8:	4b2a      	ldr	r3, [pc, #168]	@ (8002364 <MX_GPIO_Init+0x168>)
 80022ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80022be:	f003 0310 	and.w	r3, r3, #16
 80022c2:	607b      	str	r3, [r7, #4]
 80022c4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 80022c6:	2201      	movs	r2, #1
 80022c8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80022cc:	4826      	ldr	r0, [pc, #152]	@ (8002368 <MX_GPIO_Init+0x16c>)
 80022ce:	f001 fda5 	bl	8003e1c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_SET);
 80022d2:	2201      	movs	r2, #1
 80022d4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80022d8:	4824      	ldr	r0, [pc, #144]	@ (800236c <MX_GPIO_Init+0x170>)
 80022da:	f001 fd9f 	bl	8003e1c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1, GPIO_PIN_RESET);
 80022de:	2200      	movs	r2, #0
 80022e0:	2102      	movs	r1, #2
 80022e2:	4823      	ldr	r0, [pc, #140]	@ (8002370 <MX_GPIO_Init+0x174>)
 80022e4:	f001 fd9a 	bl	8003e1c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PD14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 80022e8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80022ec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022ee:	2301      	movs	r3, #1
 80022f0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022f2:	2300      	movs	r3, #0
 80022f4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022f6:	2300      	movs	r3, #0
 80022f8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80022fa:	f107 031c 	add.w	r3, r7, #28
 80022fe:	4619      	mov	r1, r3
 8002300:	4819      	ldr	r0, [pc, #100]	@ (8002368 <MX_GPIO_Init+0x16c>)
 8002302:	f001 fbdb 	bl	8003abc <HAL_GPIO_Init>

  /*Configure GPIO pin : PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002306:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800230a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800230c:	2301      	movs	r3, #1
 800230e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002310:	2300      	movs	r3, #0
 8002312:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002314:	2300      	movs	r3, #0
 8002316:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002318:	f107 031c 	add.w	r3, r7, #28
 800231c:	4619      	mov	r1, r3
 800231e:	4813      	ldr	r0, [pc, #76]	@ (800236c <MX_GPIO_Init+0x170>)
 8002320:	f001 fbcc 	bl	8003abc <HAL_GPIO_Init>

  /*Configure GPIO pin : PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002324:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002328:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800232a:	2300      	movs	r3, #0
 800232c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800232e:	2300      	movs	r3, #0
 8002330:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002332:	f107 031c 	add.w	r3, r7, #28
 8002336:	4619      	mov	r1, r3
 8002338:	480c      	ldr	r0, [pc, #48]	@ (800236c <MX_GPIO_Init+0x170>)
 800233a:	f001 fbbf 	bl	8003abc <HAL_GPIO_Init>

  /*Configure GPIO pin : PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 800233e:	2302      	movs	r3, #2
 8002340:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002342:	2301      	movs	r3, #1
 8002344:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002346:	2300      	movs	r3, #0
 8002348:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800234a:	2300      	movs	r3, #0
 800234c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800234e:	f107 031c 	add.w	r3, r7, #28
 8002352:	4619      	mov	r1, r3
 8002354:	4806      	ldr	r0, [pc, #24]	@ (8002370 <MX_GPIO_Init+0x174>)
 8002356:	f001 fbb1 	bl	8003abc <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800235a:	bf00      	nop
 800235c:	3730      	adds	r7, #48	@ 0x30
 800235e:	46bd      	mov	sp, r7
 8002360:	bd80      	pop	{r7, pc}
 8002362:	bf00      	nop
 8002364:	58024400 	.word	0x58024400
 8002368:	58020c00 	.word	0x58020c00
 800236c:	58020400 	.word	0x58020400
 8002370:	58021000 	.word	0x58021000

08002374 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	b082      	sub	sp, #8
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 800237c:	2001      	movs	r0, #1
 800237e:	f007 ff8b 	bl	800a298 <osDelay>
 8002382:	e7fb      	b.n	800237c <StartDefaultTask+0x8>

08002384 <MPU_Config>:
}

 /* MPU Configuration */

void MPU_Config(void)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b084      	sub	sp, #16
 8002388:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 800238a:	463b      	mov	r3, r7
 800238c:	2200      	movs	r2, #0
 800238e:	601a      	str	r2, [r3, #0]
 8002390:	605a      	str	r2, [r3, #4]
 8002392:	609a      	str	r2, [r3, #8]
 8002394:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8002396:	f000 fdb5 	bl	8002f04 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 800239a:	2301      	movs	r3, #1
 800239c:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 800239e:	2300      	movs	r3, #0
 80023a0:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 80023a2:	2300      	movs	r3, #0
 80023a4:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 80023a6:	231f      	movs	r3, #31
 80023a8:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 80023aa:	2387      	movs	r3, #135	@ 0x87
 80023ac:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 80023ae:	2300      	movs	r3, #0
 80023b0:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 80023b2:	2300      	movs	r3, #0
 80023b4:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 80023b6:	2301      	movs	r3, #1
 80023b8:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 80023ba:	2301      	movs	r3, #1
 80023bc:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 80023be:	2300      	movs	r3, #0
 80023c0:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 80023c2:	2300      	movs	r3, #0
 80023c4:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80023c6:	463b      	mov	r3, r7
 80023c8:	4618      	mov	r0, r3
 80023ca:	f000 fdd3 	bl	8002f74 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 80023ce:	2004      	movs	r0, #4
 80023d0:	f000 fdb0 	bl	8002f34 <HAL_MPU_Enable>

}
 80023d4:	bf00      	nop
 80023d6:	3710      	adds	r7, #16
 80023d8:	46bd      	mov	sp, r7
 80023da:	bd80      	pop	{r7, pc}

080023dc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	b082      	sub	sp, #8
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	4a08      	ldr	r2, [pc, #32]	@ (800240c <HAL_TIM_PeriodElapsedCallback+0x30>)
 80023ea:	4293      	cmp	r3, r2
 80023ec:	d101      	bne.n	80023f2 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80023ee:	f000 fc59 	bl	8002ca4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  if (htim->Instance == TIM2)
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80023fa:	d102      	bne.n	8002402 <HAL_TIM_PeriodElapsedCallback+0x26>
    {
      /* IL TUO CODICE PER TIM2 - ogni 100ms */
	  timer_flag=1;
 80023fc:	4b04      	ldr	r3, [pc, #16]	@ (8002410 <HAL_TIM_PeriodElapsedCallback+0x34>)
 80023fe:	2201      	movs	r2, #1
 8002400:	701a      	strb	r2, [r3, #0]
    }

  /* USER CODE END Callback 1 */
}
 8002402:	bf00      	nop
 8002404:	3708      	adds	r7, #8
 8002406:	46bd      	mov	sp, r7
 8002408:	bd80      	pop	{r7, pc}
 800240a:	bf00      	nop
 800240c:	40010000 	.word	0x40010000
 8002410:	24000544 	.word	0x24000544

08002414 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002414:	b480      	push	{r7}
 8002416:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002418:	b672      	cpsid	i
}
 800241a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800241c:	bf00      	nop
 800241e:	e7fd      	b.n	800241c <Error_Handler+0x8>

08002420 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	b082      	sub	sp, #8
 8002424:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002426:	4b10      	ldr	r3, [pc, #64]	@ (8002468 <HAL_MspInit+0x48>)
 8002428:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800242c:	4a0e      	ldr	r2, [pc, #56]	@ (8002468 <HAL_MspInit+0x48>)
 800242e:	f043 0302 	orr.w	r3, r3, #2
 8002432:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8002436:	4b0c      	ldr	r3, [pc, #48]	@ (8002468 <HAL_MspInit+0x48>)
 8002438:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800243c:	f003 0302 	and.w	r3, r3, #2
 8002440:	607b      	str	r3, [r7, #4]
 8002442:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002444:	2200      	movs	r2, #0
 8002446:	210f      	movs	r1, #15
 8002448:	f06f 0001 	mvn.w	r0, #1
 800244c:	f000 fd32 	bl	8002eb4 <HAL_NVIC_SetPriority>

  /* Peripheral interrupt init */
  /* FPU_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(FPU_IRQn, 5, 0);
 8002450:	2200      	movs	r2, #0
 8002452:	2105      	movs	r1, #5
 8002454:	2051      	movs	r0, #81	@ 0x51
 8002456:	f000 fd2d 	bl	8002eb4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FPU_IRQn);
 800245a:	2051      	movs	r0, #81	@ 0x51
 800245c:	f000 fd44 	bl	8002ee8 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002460:	bf00      	nop
 8002462:	3708      	adds	r7, #8
 8002464:	46bd      	mov	sp, r7
 8002466:	bd80      	pop	{r7, pc}
 8002468:	58024400 	.word	0x58024400

0800246c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800246c:	b580      	push	{r7, lr}
 800246e:	b0be      	sub	sp, #248	@ 0xf8
 8002470:	af00      	add	r7, sp, #0
 8002472:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002474:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8002478:	2200      	movs	r2, #0
 800247a:	601a      	str	r2, [r3, #0]
 800247c:	605a      	str	r2, [r3, #4]
 800247e:	609a      	str	r2, [r3, #8]
 8002480:	60da      	str	r2, [r3, #12]
 8002482:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002484:	f107 0320 	add.w	r3, r7, #32
 8002488:	22c0      	movs	r2, #192	@ 0xc0
 800248a:	2100      	movs	r1, #0
 800248c:	4618      	mov	r0, r3
 800248e:	f00b fdbe 	bl	800e00e <memset>
  if(hspi->Instance==SPI3)
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	4a7a      	ldr	r2, [pc, #488]	@ (8002680 <HAL_SPI_MspInit+0x214>)
 8002498:	4293      	cmp	r3, r2
 800249a:	f040 8088 	bne.w	80025ae <HAL_SPI_MspInit+0x142>

    /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI3;
 800249e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80024a2:	f04f 0300 	mov.w	r3, #0
 80024a6:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.PLL3.PLL3M = 1;
 80024aa:	2301      	movs	r3, #1
 80024ac:	64bb      	str	r3, [r7, #72]	@ 0x48
    PeriphClkInitStruct.PLL3.PLL3N = 18;
 80024ae:	2312      	movs	r3, #18
 80024b0:	64fb      	str	r3, [r7, #76]	@ 0x4c
    PeriphClkInitStruct.PLL3.PLL3P = 15;
 80024b2:	230f      	movs	r3, #15
 80024b4:	653b      	str	r3, [r7, #80]	@ 0x50
    PeriphClkInitStruct.PLL3.PLL3Q = 15;
 80024b6:	230f      	movs	r3, #15
 80024b8:	657b      	str	r3, [r7, #84]	@ 0x54
    PeriphClkInitStruct.PLL3.PLL3R = 2;
 80024ba:	2302      	movs	r3, #2
 80024bc:	65bb      	str	r3, [r7, #88]	@ 0x58
    PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_3;
 80024be:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80024c2:	65fb      	str	r3, [r7, #92]	@ 0x5c
    PeriphClkInitStruct.PLL3.PLL3VCOSEL = RCC_PLL3VCOMEDIUM;
 80024c4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80024c8:	663b      	str	r3, [r7, #96]	@ 0x60
    PeriphClkInitStruct.PLL3.PLL3FRACN = 6144;
 80024ca:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80024ce:	667b      	str	r3, [r7, #100]	@ 0x64
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL3;
 80024d0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80024d4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80024d8:	f107 0320 	add.w	r3, r7, #32
 80024dc:	4618      	mov	r0, r3
 80024de:	f002 fd19 	bl	8004f14 <HAL_RCCEx_PeriphCLKConfig>
 80024e2:	4603      	mov	r3, r0
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d001      	beq.n	80024ec <HAL_SPI_MspInit+0x80>
    {
      Error_Handler();
 80024e8:	f7ff ff94 	bl	8002414 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80024ec:	4b65      	ldr	r3, [pc, #404]	@ (8002684 <HAL_SPI_MspInit+0x218>)
 80024ee:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80024f2:	4a64      	ldr	r2, [pc, #400]	@ (8002684 <HAL_SPI_MspInit+0x218>)
 80024f4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80024f8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80024fc:	4b61      	ldr	r3, [pc, #388]	@ (8002684 <HAL_SPI_MspInit+0x218>)
 80024fe:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002502:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002506:	61fb      	str	r3, [r7, #28]
 8002508:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800250a:	4b5e      	ldr	r3, [pc, #376]	@ (8002684 <HAL_SPI_MspInit+0x218>)
 800250c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002510:	4a5c      	ldr	r2, [pc, #368]	@ (8002684 <HAL_SPI_MspInit+0x218>)
 8002512:	f043 0302 	orr.w	r3, r3, #2
 8002516:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800251a:	4b5a      	ldr	r3, [pc, #360]	@ (8002684 <HAL_SPI_MspInit+0x218>)
 800251c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002520:	f003 0302 	and.w	r3, r3, #2
 8002524:	61bb      	str	r3, [r7, #24]
 8002526:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002528:	4b56      	ldr	r3, [pc, #344]	@ (8002684 <HAL_SPI_MspInit+0x218>)
 800252a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800252e:	4a55      	ldr	r2, [pc, #340]	@ (8002684 <HAL_SPI_MspInit+0x218>)
 8002530:	f043 0304 	orr.w	r3, r3, #4
 8002534:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002538:	4b52      	ldr	r3, [pc, #328]	@ (8002684 <HAL_SPI_MspInit+0x218>)
 800253a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800253e:	f003 0304 	and.w	r3, r3, #4
 8002542:	617b      	str	r3, [r7, #20]
 8002544:	697b      	ldr	r3, [r7, #20]
    /**SPI3 GPIO Configuration
    PB2     ------> SPI3_MOSI
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002546:	2304      	movs	r3, #4
 8002548:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800254c:	2302      	movs	r3, #2
 800254e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002552:	2300      	movs	r3, #0
 8002554:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002558:	2300      	movs	r3, #0
 800255a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 800255e:	2307      	movs	r3, #7
 8002560:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002564:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8002568:	4619      	mov	r1, r3
 800256a:	4847      	ldr	r0, [pc, #284]	@ (8002688 <HAL_SPI_MspInit+0x21c>)
 800256c:	f001 faa6 	bl	8003abc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002570:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002574:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002578:	2302      	movs	r3, #2
 800257a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800257e:	2300      	movs	r3, #0
 8002580:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002584:	2300      	movs	r3, #0
 8002586:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800258a:	2306      	movs	r3, #6
 800258c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002590:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8002594:	4619      	mov	r1, r3
 8002596:	483d      	ldr	r0, [pc, #244]	@ (800268c <HAL_SPI_MspInit+0x220>)
 8002598:	f001 fa90 	bl	8003abc <HAL_GPIO_Init>

    /* SPI3 interrupt Init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 5, 0);
 800259c:	2200      	movs	r2, #0
 800259e:	2105      	movs	r1, #5
 80025a0:	2033      	movs	r0, #51	@ 0x33
 80025a2:	f000 fc87 	bl	8002eb4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 80025a6:	2033      	movs	r0, #51	@ 0x33
 80025a8:	f000 fc9e 	bl	8002ee8 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN SPI5_MspInit 1 */

    /* USER CODE END SPI5_MspInit 1 */
  }

}
 80025ac:	e064      	b.n	8002678 <HAL_SPI_MspInit+0x20c>
  else if(hspi->Instance==SPI5)
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	4a37      	ldr	r2, [pc, #220]	@ (8002690 <HAL_SPI_MspInit+0x224>)
 80025b4:	4293      	cmp	r3, r2
 80025b6:	d15f      	bne.n	8002678 <HAL_SPI_MspInit+0x20c>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI5;
 80025b8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80025bc:	f04f 0300 	mov.w	r3, #0
 80025c0:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2M = 1;
 80025c4:	2301      	movs	r3, #1
 80025c6:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2N = 25;
 80025c8:	2319      	movs	r3, #25
 80025ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 80025cc:	2302      	movs	r3, #2
 80025ce:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2Q = 20;
 80025d0:	2314      	movs	r3, #20
 80025d2:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 80025d4:	2302      	movs	r3, #2
 80025d6:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 80025d8:	23c0      	movs	r3, #192	@ 0xc0
 80025da:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 80025dc:	2300      	movs	r3, #0
 80025de:	643b      	str	r3, [r7, #64]	@ 0x40
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 80025e0:	2300      	movs	r3, #0
 80025e2:	647b      	str	r3, [r7, #68]	@ 0x44
    PeriphClkInitStruct.Spi45ClockSelection = RCC_SPI45CLKSOURCE_PLL2;
 80025e4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80025e8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80025ec:	f107 0320 	add.w	r3, r7, #32
 80025f0:	4618      	mov	r0, r3
 80025f2:	f002 fc8f 	bl	8004f14 <HAL_RCCEx_PeriphCLKConfig>
 80025f6:	4603      	mov	r3, r0
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d001      	beq.n	8002600 <HAL_SPI_MspInit+0x194>
      Error_Handler();
 80025fc:	f7ff ff0a 	bl	8002414 <Error_Handler>
    __HAL_RCC_SPI5_CLK_ENABLE();
 8002600:	4b20      	ldr	r3, [pc, #128]	@ (8002684 <HAL_SPI_MspInit+0x218>)
 8002602:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002606:	4a1f      	ldr	r2, [pc, #124]	@ (8002684 <HAL_SPI_MspInit+0x218>)
 8002608:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800260c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002610:	4b1c      	ldr	r3, [pc, #112]	@ (8002684 <HAL_SPI_MspInit+0x218>)
 8002612:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002616:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800261a:	613b      	str	r3, [r7, #16]
 800261c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800261e:	4b19      	ldr	r3, [pc, #100]	@ (8002684 <HAL_SPI_MspInit+0x218>)
 8002620:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002624:	4a17      	ldr	r2, [pc, #92]	@ (8002684 <HAL_SPI_MspInit+0x218>)
 8002626:	f043 0320 	orr.w	r3, r3, #32
 800262a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800262e:	4b15      	ldr	r3, [pc, #84]	@ (8002684 <HAL_SPI_MspInit+0x218>)
 8002630:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002634:	f003 0320 	and.w	r3, r3, #32
 8002638:	60fb      	str	r3, [r7, #12]
 800263a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 800263c:	f44f 7360 	mov.w	r3, #896	@ 0x380
 8002640:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002644:	2302      	movs	r3, #2
 8002646:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800264a:	2300      	movs	r3, #0
 800264c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002650:	2300      	movs	r3, #0
 8002652:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8002656:	2305      	movs	r3, #5
 8002658:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800265c:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8002660:	4619      	mov	r1, r3
 8002662:	480c      	ldr	r0, [pc, #48]	@ (8002694 <HAL_SPI_MspInit+0x228>)
 8002664:	f001 fa2a 	bl	8003abc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(SPI5_IRQn, 5, 0);
 8002668:	2200      	movs	r2, #0
 800266a:	2105      	movs	r1, #5
 800266c:	2055      	movs	r0, #85	@ 0x55
 800266e:	f000 fc21 	bl	8002eb4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI5_IRQn);
 8002672:	2055      	movs	r0, #85	@ 0x55
 8002674:	f000 fc38 	bl	8002ee8 <HAL_NVIC_EnableIRQ>
}
 8002678:	bf00      	nop
 800267a:	37f8      	adds	r7, #248	@ 0xf8
 800267c:	46bd      	mov	sp, r7
 800267e:	bd80      	pop	{r7, pc}
 8002680:	40003c00 	.word	0x40003c00
 8002684:	58024400 	.word	0x58024400
 8002688:	58020400 	.word	0x58020400
 800268c:	58020800 	.word	0x58020800
 8002690:	40015000 	.word	0x40015000
 8002694:	58021400 	.word	0x58021400

08002698 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002698:	b580      	push	{r7, lr}
 800269a:	b0ba      	sub	sp, #232	@ 0xe8
 800269c:	af00      	add	r7, sp, #0
 800269e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026a0:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80026a4:	2200      	movs	r2, #0
 80026a6:	601a      	str	r2, [r3, #0]
 80026a8:	605a      	str	r2, [r3, #4]
 80026aa:	609a      	str	r2, [r3, #8]
 80026ac:	60da      	str	r2, [r3, #12]
 80026ae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80026b0:	f107 0310 	add.w	r3, r7, #16
 80026b4:	22c0      	movs	r2, #192	@ 0xc0
 80026b6:	2100      	movs	r1, #0
 80026b8:	4618      	mov	r0, r3
 80026ba:	f00b fca8 	bl	800e00e <memset>
  if(huart->Instance==USART3)
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	4a2b      	ldr	r2, [pc, #172]	@ (8002770 <HAL_UART_MspInit+0xd8>)
 80026c4:	4293      	cmp	r3, r2
 80026c6:	d14e      	bne.n	8002766 <HAL_UART_MspInit+0xce>

    /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80026c8:	f04f 0202 	mov.w	r2, #2
 80026cc:	f04f 0300 	mov.w	r3, #0
 80026d0:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80026d4:	2300      	movs	r3, #0
 80026d6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80026da:	f107 0310 	add.w	r3, r7, #16
 80026de:	4618      	mov	r0, r3
 80026e0:	f002 fc18 	bl	8004f14 <HAL_RCCEx_PeriphCLKConfig>
 80026e4:	4603      	mov	r3, r0
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d001      	beq.n	80026ee <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 80026ea:	f7ff fe93 	bl	8002414 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80026ee:	4b21      	ldr	r3, [pc, #132]	@ (8002774 <HAL_UART_MspInit+0xdc>)
 80026f0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80026f4:	4a1f      	ldr	r2, [pc, #124]	@ (8002774 <HAL_UART_MspInit+0xdc>)
 80026f6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80026fa:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80026fe:	4b1d      	ldr	r3, [pc, #116]	@ (8002774 <HAL_UART_MspInit+0xdc>)
 8002700:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002704:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002708:	60fb      	str	r3, [r7, #12]
 800270a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800270c:	4b19      	ldr	r3, [pc, #100]	@ (8002774 <HAL_UART_MspInit+0xdc>)
 800270e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002712:	4a18      	ldr	r2, [pc, #96]	@ (8002774 <HAL_UART_MspInit+0xdc>)
 8002714:	f043 0302 	orr.w	r3, r3, #2
 8002718:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800271c:	4b15      	ldr	r3, [pc, #84]	@ (8002774 <HAL_UART_MspInit+0xdc>)
 800271e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002722:	f003 0302 	and.w	r3, r3, #2
 8002726:	60bb      	str	r3, [r7, #8]
 8002728:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800272a:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800272e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002732:	2302      	movs	r3, #2
 8002734:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002738:	2300      	movs	r3, #0
 800273a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800273e:	2300      	movs	r3, #0
 8002740:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002744:	2307      	movs	r3, #7
 8002746:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800274a:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800274e:	4619      	mov	r1, r3
 8002750:	4809      	ldr	r0, [pc, #36]	@ (8002778 <HAL_UART_MspInit+0xe0>)
 8002752:	f001 f9b3 	bl	8003abc <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8002756:	2200      	movs	r2, #0
 8002758:	2105      	movs	r1, #5
 800275a:	2027      	movs	r0, #39	@ 0x27
 800275c:	f000 fbaa 	bl	8002eb4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002760:	2027      	movs	r0, #39	@ 0x27
 8002762:	f000 fbc1 	bl	8002ee8 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 8002766:	bf00      	nop
 8002768:	37e8      	adds	r7, #232	@ 0xe8
 800276a:	46bd      	mov	sp, r7
 800276c:	bd80      	pop	{r7, pc}
 800276e:	bf00      	nop
 8002770:	40004800 	.word	0x40004800
 8002774:	58024400 	.word	0x58024400
 8002778:	58020400 	.word	0x58020400

0800277c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800277c:	b580      	push	{r7, lr}
 800277e:	b08e      	sub	sp, #56	@ 0x38
 8002780:	af00      	add	r7, sp, #0
 8002782:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  /*Configure the TIM1 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	2b0f      	cmp	r3, #15
 8002788:	d844      	bhi.n	8002814 <HAL_InitTick+0x98>
   {
     HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0);
 800278a:	2200      	movs	r2, #0
 800278c:	6879      	ldr	r1, [r7, #4]
 800278e:	2019      	movs	r0, #25
 8002790:	f000 fb90 	bl	8002eb4 <HAL_NVIC_SetPriority>

     /* Enable the TIM1 global Interrupt */
     HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8002794:	2019      	movs	r0, #25
 8002796:	f000 fba7 	bl	8002ee8 <HAL_NVIC_EnableIRQ>
     uwTickPrio = TickPriority;
 800279a:	4a24      	ldr	r2, [pc, #144]	@ (800282c <HAL_InitTick+0xb0>)
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80027a0:	4b23      	ldr	r3, [pc, #140]	@ (8002830 <HAL_InitTick+0xb4>)
 80027a2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80027a6:	4a22      	ldr	r2, [pc, #136]	@ (8002830 <HAL_InitTick+0xb4>)
 80027a8:	f043 0301 	orr.w	r3, r3, #1
 80027ac:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80027b0:	4b1f      	ldr	r3, [pc, #124]	@ (8002830 <HAL_InitTick+0xb4>)
 80027b2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80027b6:	f003 0301 	and.w	r3, r3, #1
 80027ba:	60bb      	str	r3, [r7, #8]
 80027bc:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80027be:	f107 020c 	add.w	r2, r7, #12
 80027c2:	f107 0310 	add.w	r3, r7, #16
 80027c6:	4611      	mov	r1, r2
 80027c8:	4618      	mov	r0, r3
 80027ca:	f002 fb61 	bl	8004e90 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 80027ce:	f002 fb49 	bl	8004e64 <HAL_RCC_GetPCLK2Freq>
 80027d2:	4603      	mov	r3, r0
 80027d4:	005b      	lsls	r3, r3, #1
 80027d6:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80027d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80027da:	4a16      	ldr	r2, [pc, #88]	@ (8002834 <HAL_InitTick+0xb8>)
 80027dc:	fba2 2303 	umull	r2, r3, r2, r3
 80027e0:	0c9b      	lsrs	r3, r3, #18
 80027e2:	3b01      	subs	r3, #1
 80027e4:	633b      	str	r3, [r7, #48]	@ 0x30

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80027e6:	4b14      	ldr	r3, [pc, #80]	@ (8002838 <HAL_InitTick+0xbc>)
 80027e8:	4a14      	ldr	r2, [pc, #80]	@ (800283c <HAL_InitTick+0xc0>)
 80027ea:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80027ec:	4b12      	ldr	r3, [pc, #72]	@ (8002838 <HAL_InitTick+0xbc>)
 80027ee:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80027f2:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80027f4:	4a10      	ldr	r2, [pc, #64]	@ (8002838 <HAL_InitTick+0xbc>)
 80027f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80027f8:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80027fa:	4b0f      	ldr	r3, [pc, #60]	@ (8002838 <HAL_InitTick+0xbc>)
 80027fc:	2200      	movs	r2, #0
 80027fe:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002800:	4b0d      	ldr	r3, [pc, #52]	@ (8002838 <HAL_InitTick+0xbc>)
 8002802:	2200      	movs	r2, #0
 8002804:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8002806:	480c      	ldr	r0, [pc, #48]	@ (8002838 <HAL_InitTick+0xbc>)
 8002808:	f005 faaf 	bl	8007d6a <HAL_TIM_Base_Init>
 800280c:	4603      	mov	r3, r0
 800280e:	2b00      	cmp	r3, #0
 8002810:	d107      	bne.n	8002822 <HAL_InitTick+0xa6>
 8002812:	e001      	b.n	8002818 <HAL_InitTick+0x9c>
    return HAL_ERROR;
 8002814:	2301      	movs	r3, #1
 8002816:	e005      	b.n	8002824 <HAL_InitTick+0xa8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8002818:	4807      	ldr	r0, [pc, #28]	@ (8002838 <HAL_InitTick+0xbc>)
 800281a:	f005 fb07 	bl	8007e2c <HAL_TIM_Base_Start_IT>
 800281e:	4603      	mov	r3, r0
 8002820:	e000      	b.n	8002824 <HAL_InitTick+0xa8>
  }

  /* Return function status */
  return HAL_ERROR;
 8002822:	2301      	movs	r3, #1
}
 8002824:	4618      	mov	r0, r3
 8002826:	3738      	adds	r7, #56	@ 0x38
 8002828:	46bd      	mov	sp, r7
 800282a:	bd80      	pop	{r7, pc}
 800282c:	2400033c 	.word	0x2400033c
 8002830:	58024400 	.word	0x58024400
 8002834:	431bde83 	.word	0x431bde83
 8002838:	240008dc 	.word	0x240008dc
 800283c:	40010000 	.word	0x40010000

08002840 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002840:	b480      	push	{r7}
 8002842:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002844:	bf00      	nop
 8002846:	e7fd      	b.n	8002844 <NMI_Handler+0x4>

08002848 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002848:	b480      	push	{r7}
 800284a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800284c:	bf00      	nop
 800284e:	e7fd      	b.n	800284c <HardFault_Handler+0x4>

08002850 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002850:	b480      	push	{r7}
 8002852:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002854:	bf00      	nop
 8002856:	e7fd      	b.n	8002854 <MemManage_Handler+0x4>

08002858 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002858:	b480      	push	{r7}
 800285a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800285c:	bf00      	nop
 800285e:	e7fd      	b.n	800285c <BusFault_Handler+0x4>

08002860 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002860:	b480      	push	{r7}
 8002862:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002864:	bf00      	nop
 8002866:	e7fd      	b.n	8002864 <UsageFault_Handler+0x4>

08002868 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002868:	b480      	push	{r7}
 800286a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800286c:	bf00      	nop
 800286e:	46bd      	mov	sp, r7
 8002870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002874:	4770      	bx	lr
	...

08002878 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8002878:	b580      	push	{r7, lr}
 800287a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800287c:	4802      	ldr	r0, [pc, #8]	@ (8002888 <TIM1_UP_IRQHandler+0x10>)
 800287e:	f005 fb4d 	bl	8007f1c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8002882:	bf00      	nop
 8002884:	bd80      	pop	{r7, pc}
 8002886:	bf00      	nop
 8002888:	240008dc 	.word	0x240008dc

0800288c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 800288c:	b580      	push	{r7, lr}
 800288e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002890:	4802      	ldr	r0, [pc, #8]	@ (800289c <USART3_IRQHandler+0x10>)
 8002892:	f005 fe1f 	bl	80084d4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002896:	bf00      	nop
 8002898:	bd80      	pop	{r7, pc}
 800289a:	bf00      	nop
 800289c:	24000808 	.word	0x24000808

080028a0 <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 80028a4:	4802      	ldr	r0, [pc, #8]	@ (80028b0 <SPI3_IRQHandler+0x10>)
 80028a6:	f004 ff27 	bl	80076f8 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 80028aa:	bf00      	nop
 80028ac:	bd80      	pop	{r7, pc}
 80028ae:	bf00      	nop
 80028b0:	240006a0 	.word	0x240006a0

080028b4 <FPU_IRQHandler>:

/**
  * @brief This function handles FPU global interrupt.
  */
void FPU_IRQHandler(void)
{
 80028b4:	b480      	push	{r7}
 80028b6:	af00      	add	r7, sp, #0

  /* USER CODE END FPU_IRQn 0 */
  /* USER CODE BEGIN FPU_IRQn 1 */

  /* USER CODE END FPU_IRQn 1 */
}
 80028b8:	bf00      	nop
 80028ba:	46bd      	mov	sp, r7
 80028bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c0:	4770      	bx	lr
	...

080028c4 <SPI5_IRQHandler>:

/**
  * @brief This function handles SPI5 global interrupt.
  */
void SPI5_IRQHandler(void)
{
 80028c4:	b580      	push	{r7, lr}
 80028c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI5_IRQn 0 */

  /* USER CODE END SPI5_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi5);
 80028c8:	4802      	ldr	r0, [pc, #8]	@ (80028d4 <SPI5_IRQHandler+0x10>)
 80028ca:	f004 ff15 	bl	80076f8 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI5_IRQn 1 */

  /* USER CODE END SPI5_IRQn 1 */
}
 80028ce:	bf00      	nop
 80028d0:	bd80      	pop	{r7, pc}
 80028d2:	bf00      	nop
 80028d4:	24000754 	.word	0x24000754

080028d8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80028d8:	b480      	push	{r7}
 80028da:	af00      	add	r7, sp, #0
  return 1;
 80028dc:	2301      	movs	r3, #1
}
 80028de:	4618      	mov	r0, r3
 80028e0:	46bd      	mov	sp, r7
 80028e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e6:	4770      	bx	lr

080028e8 <_kill>:

int _kill(int pid, int sig)
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b082      	sub	sp, #8
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	6078      	str	r0, [r7, #4]
 80028f0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80028f2:	f00b fc3d 	bl	800e170 <__errno>
 80028f6:	4603      	mov	r3, r0
 80028f8:	2216      	movs	r2, #22
 80028fa:	601a      	str	r2, [r3, #0]
  return -1;
 80028fc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002900:	4618      	mov	r0, r3
 8002902:	3708      	adds	r7, #8
 8002904:	46bd      	mov	sp, r7
 8002906:	bd80      	pop	{r7, pc}

08002908 <_exit>:

void _exit (int status)
{
 8002908:	b580      	push	{r7, lr}
 800290a:	b082      	sub	sp, #8
 800290c:	af00      	add	r7, sp, #0
 800290e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002910:	f04f 31ff 	mov.w	r1, #4294967295
 8002914:	6878      	ldr	r0, [r7, #4]
 8002916:	f7ff ffe7 	bl	80028e8 <_kill>
  while (1) {}    /* Make sure we hang here */
 800291a:	bf00      	nop
 800291c:	e7fd      	b.n	800291a <_exit+0x12>

0800291e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800291e:	b580      	push	{r7, lr}
 8002920:	b086      	sub	sp, #24
 8002922:	af00      	add	r7, sp, #0
 8002924:	60f8      	str	r0, [r7, #12]
 8002926:	60b9      	str	r1, [r7, #8]
 8002928:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800292a:	2300      	movs	r3, #0
 800292c:	617b      	str	r3, [r7, #20]
 800292e:	e00a      	b.n	8002946 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002930:	f3af 8000 	nop.w
 8002934:	4601      	mov	r1, r0
 8002936:	68bb      	ldr	r3, [r7, #8]
 8002938:	1c5a      	adds	r2, r3, #1
 800293a:	60ba      	str	r2, [r7, #8]
 800293c:	b2ca      	uxtb	r2, r1
 800293e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002940:	697b      	ldr	r3, [r7, #20]
 8002942:	3301      	adds	r3, #1
 8002944:	617b      	str	r3, [r7, #20]
 8002946:	697a      	ldr	r2, [r7, #20]
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	429a      	cmp	r2, r3
 800294c:	dbf0      	blt.n	8002930 <_read+0x12>
  }

  return len;
 800294e:	687b      	ldr	r3, [r7, #4]
}
 8002950:	4618      	mov	r0, r3
 8002952:	3718      	adds	r7, #24
 8002954:	46bd      	mov	sp, r7
 8002956:	bd80      	pop	{r7, pc}

08002958 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002958:	b580      	push	{r7, lr}
 800295a:	b086      	sub	sp, #24
 800295c:	af00      	add	r7, sp, #0
 800295e:	60f8      	str	r0, [r7, #12]
 8002960:	60b9      	str	r1, [r7, #8]
 8002962:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002964:	2300      	movs	r3, #0
 8002966:	617b      	str	r3, [r7, #20]
 8002968:	e009      	b.n	800297e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800296a:	68bb      	ldr	r3, [r7, #8]
 800296c:	1c5a      	adds	r2, r3, #1
 800296e:	60ba      	str	r2, [r7, #8]
 8002970:	781b      	ldrb	r3, [r3, #0]
 8002972:	4618      	mov	r0, r3
 8002974:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002978:	697b      	ldr	r3, [r7, #20]
 800297a:	3301      	adds	r3, #1
 800297c:	617b      	str	r3, [r7, #20]
 800297e:	697a      	ldr	r2, [r7, #20]
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	429a      	cmp	r2, r3
 8002984:	dbf1      	blt.n	800296a <_write+0x12>
  }
  return len;
 8002986:	687b      	ldr	r3, [r7, #4]
}
 8002988:	4618      	mov	r0, r3
 800298a:	3718      	adds	r7, #24
 800298c:	46bd      	mov	sp, r7
 800298e:	bd80      	pop	{r7, pc}

08002990 <_close>:

int _close(int file)
{
 8002990:	b480      	push	{r7}
 8002992:	b083      	sub	sp, #12
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002998:	f04f 33ff 	mov.w	r3, #4294967295
}
 800299c:	4618      	mov	r0, r3
 800299e:	370c      	adds	r7, #12
 80029a0:	46bd      	mov	sp, r7
 80029a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a6:	4770      	bx	lr

080029a8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80029a8:	b480      	push	{r7}
 80029aa:	b083      	sub	sp, #12
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
 80029b0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80029b2:	683b      	ldr	r3, [r7, #0]
 80029b4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80029b8:	605a      	str	r2, [r3, #4]
  return 0;
 80029ba:	2300      	movs	r3, #0
}
 80029bc:	4618      	mov	r0, r3
 80029be:	370c      	adds	r7, #12
 80029c0:	46bd      	mov	sp, r7
 80029c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c6:	4770      	bx	lr

080029c8 <_isatty>:

int _isatty(int file)
{
 80029c8:	b480      	push	{r7}
 80029ca:	b083      	sub	sp, #12
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80029d0:	2301      	movs	r3, #1
}
 80029d2:	4618      	mov	r0, r3
 80029d4:	370c      	adds	r7, #12
 80029d6:	46bd      	mov	sp, r7
 80029d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029dc:	4770      	bx	lr

080029de <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80029de:	b480      	push	{r7}
 80029e0:	b085      	sub	sp, #20
 80029e2:	af00      	add	r7, sp, #0
 80029e4:	60f8      	str	r0, [r7, #12]
 80029e6:	60b9      	str	r1, [r7, #8]
 80029e8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80029ea:	2300      	movs	r3, #0
}
 80029ec:	4618      	mov	r0, r3
 80029ee:	3714      	adds	r7, #20
 80029f0:	46bd      	mov	sp, r7
 80029f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f6:	4770      	bx	lr

080029f8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80029f8:	b580      	push	{r7, lr}
 80029fa:	b086      	sub	sp, #24
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002a00:	4a14      	ldr	r2, [pc, #80]	@ (8002a54 <_sbrk+0x5c>)
 8002a02:	4b15      	ldr	r3, [pc, #84]	@ (8002a58 <_sbrk+0x60>)
 8002a04:	1ad3      	subs	r3, r2, r3
 8002a06:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002a08:	697b      	ldr	r3, [r7, #20]
 8002a0a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002a0c:	4b13      	ldr	r3, [pc, #76]	@ (8002a5c <_sbrk+0x64>)
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d102      	bne.n	8002a1a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002a14:	4b11      	ldr	r3, [pc, #68]	@ (8002a5c <_sbrk+0x64>)
 8002a16:	4a12      	ldr	r2, [pc, #72]	@ (8002a60 <_sbrk+0x68>)
 8002a18:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002a1a:	4b10      	ldr	r3, [pc, #64]	@ (8002a5c <_sbrk+0x64>)
 8002a1c:	681a      	ldr	r2, [r3, #0]
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	4413      	add	r3, r2
 8002a22:	693a      	ldr	r2, [r7, #16]
 8002a24:	429a      	cmp	r2, r3
 8002a26:	d207      	bcs.n	8002a38 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002a28:	f00b fba2 	bl	800e170 <__errno>
 8002a2c:	4603      	mov	r3, r0
 8002a2e:	220c      	movs	r2, #12
 8002a30:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002a32:	f04f 33ff 	mov.w	r3, #4294967295
 8002a36:	e009      	b.n	8002a4c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002a38:	4b08      	ldr	r3, [pc, #32]	@ (8002a5c <_sbrk+0x64>)
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002a3e:	4b07      	ldr	r3, [pc, #28]	@ (8002a5c <_sbrk+0x64>)
 8002a40:	681a      	ldr	r2, [r3, #0]
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	4413      	add	r3, r2
 8002a46:	4a05      	ldr	r2, [pc, #20]	@ (8002a5c <_sbrk+0x64>)
 8002a48:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002a4a:	68fb      	ldr	r3, [r7, #12]
}
 8002a4c:	4618      	mov	r0, r3
 8002a4e:	3718      	adds	r7, #24
 8002a50:	46bd      	mov	sp, r7
 8002a52:	bd80      	pop	{r7, pc}
 8002a54:	24080000 	.word	0x24080000
 8002a58:	00000400 	.word	0x00000400
 8002a5c:	24000928 	.word	0x24000928
 8002a60:	24005468 	.word	0x24005468

08002a64 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002a64:	b480      	push	{r7}
 8002a66:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002a68:	4b43      	ldr	r3, [pc, #268]	@ (8002b78 <SystemInit+0x114>)
 8002a6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a6e:	4a42      	ldr	r2, [pc, #264]	@ (8002b78 <SystemInit+0x114>)
 8002a70:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002a74:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8002a78:	4b40      	ldr	r3, [pc, #256]	@ (8002b7c <SystemInit+0x118>)
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f003 030f 	and.w	r3, r3, #15
 8002a80:	2b06      	cmp	r3, #6
 8002a82:	d807      	bhi.n	8002a94 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002a84:	4b3d      	ldr	r3, [pc, #244]	@ (8002b7c <SystemInit+0x118>)
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	f023 030f 	bic.w	r3, r3, #15
 8002a8c:	4a3b      	ldr	r2, [pc, #236]	@ (8002b7c <SystemInit+0x118>)
 8002a8e:	f043 0307 	orr.w	r3, r3, #7
 8002a92:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8002a94:	4b3a      	ldr	r3, [pc, #232]	@ (8002b80 <SystemInit+0x11c>)
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	4a39      	ldr	r2, [pc, #228]	@ (8002b80 <SystemInit+0x11c>)
 8002a9a:	f043 0301 	orr.w	r3, r3, #1
 8002a9e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8002aa0:	4b37      	ldr	r3, [pc, #220]	@ (8002b80 <SystemInit+0x11c>)
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8002aa6:	4b36      	ldr	r3, [pc, #216]	@ (8002b80 <SystemInit+0x11c>)
 8002aa8:	681a      	ldr	r2, [r3, #0]
 8002aaa:	4935      	ldr	r1, [pc, #212]	@ (8002b80 <SystemInit+0x11c>)
 8002aac:	4b35      	ldr	r3, [pc, #212]	@ (8002b84 <SystemInit+0x120>)
 8002aae:	4013      	ands	r3, r2
 8002ab0:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8002ab2:	4b32      	ldr	r3, [pc, #200]	@ (8002b7c <SystemInit+0x118>)
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	f003 0308 	and.w	r3, r3, #8
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d007      	beq.n	8002ace <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002abe:	4b2f      	ldr	r3, [pc, #188]	@ (8002b7c <SystemInit+0x118>)
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f023 030f 	bic.w	r3, r3, #15
 8002ac6:	4a2d      	ldr	r2, [pc, #180]	@ (8002b7c <SystemInit+0x118>)
 8002ac8:	f043 0307 	orr.w	r3, r3, #7
 8002acc:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8002ace:	4b2c      	ldr	r3, [pc, #176]	@ (8002b80 <SystemInit+0x11c>)
 8002ad0:	2200      	movs	r2, #0
 8002ad2:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8002ad4:	4b2a      	ldr	r3, [pc, #168]	@ (8002b80 <SystemInit+0x11c>)
 8002ad6:	2200      	movs	r2, #0
 8002ad8:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8002ada:	4b29      	ldr	r3, [pc, #164]	@ (8002b80 <SystemInit+0x11c>)
 8002adc:	2200      	movs	r2, #0
 8002ade:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8002ae0:	4b27      	ldr	r3, [pc, #156]	@ (8002b80 <SystemInit+0x11c>)
 8002ae2:	4a29      	ldr	r2, [pc, #164]	@ (8002b88 <SystemInit+0x124>)
 8002ae4:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8002ae6:	4b26      	ldr	r3, [pc, #152]	@ (8002b80 <SystemInit+0x11c>)
 8002ae8:	4a28      	ldr	r2, [pc, #160]	@ (8002b8c <SystemInit+0x128>)
 8002aea:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8002aec:	4b24      	ldr	r3, [pc, #144]	@ (8002b80 <SystemInit+0x11c>)
 8002aee:	4a28      	ldr	r2, [pc, #160]	@ (8002b90 <SystemInit+0x12c>)
 8002af0:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8002af2:	4b23      	ldr	r3, [pc, #140]	@ (8002b80 <SystemInit+0x11c>)
 8002af4:	2200      	movs	r2, #0
 8002af6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8002af8:	4b21      	ldr	r3, [pc, #132]	@ (8002b80 <SystemInit+0x11c>)
 8002afa:	4a25      	ldr	r2, [pc, #148]	@ (8002b90 <SystemInit+0x12c>)
 8002afc:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8002afe:	4b20      	ldr	r3, [pc, #128]	@ (8002b80 <SystemInit+0x11c>)
 8002b00:	2200      	movs	r2, #0
 8002b02:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8002b04:	4b1e      	ldr	r3, [pc, #120]	@ (8002b80 <SystemInit+0x11c>)
 8002b06:	4a22      	ldr	r2, [pc, #136]	@ (8002b90 <SystemInit+0x12c>)
 8002b08:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8002b0a:	4b1d      	ldr	r3, [pc, #116]	@ (8002b80 <SystemInit+0x11c>)
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002b10:	4b1b      	ldr	r3, [pc, #108]	@ (8002b80 <SystemInit+0x11c>)
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	4a1a      	ldr	r2, [pc, #104]	@ (8002b80 <SystemInit+0x11c>)
 8002b16:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002b1a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8002b1c:	4b18      	ldr	r3, [pc, #96]	@ (8002b80 <SystemInit+0x11c>)
 8002b1e:	2200      	movs	r2, #0
 8002b20:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8002b22:	4b1c      	ldr	r3, [pc, #112]	@ (8002b94 <SystemInit+0x130>)
 8002b24:	681a      	ldr	r2, [r3, #0]
 8002b26:	4b1c      	ldr	r3, [pc, #112]	@ (8002b98 <SystemInit+0x134>)
 8002b28:	4013      	ands	r3, r2
 8002b2a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002b2e:	d202      	bcs.n	8002b36 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8002b30:	4b1a      	ldr	r3, [pc, #104]	@ (8002b9c <SystemInit+0x138>)
 8002b32:	2201      	movs	r2, #1
 8002b34:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8002b36:	4b12      	ldr	r3, [pc, #72]	@ (8002b80 <SystemInit+0x11c>)
 8002b38:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8002b3c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d113      	bne.n	8002b6c <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8002b44:	4b0e      	ldr	r3, [pc, #56]	@ (8002b80 <SystemInit+0x11c>)
 8002b46:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8002b4a:	4a0d      	ldr	r2, [pc, #52]	@ (8002b80 <SystemInit+0x11c>)
 8002b4c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002b50:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8002b54:	4b12      	ldr	r3, [pc, #72]	@ (8002ba0 <SystemInit+0x13c>)
 8002b56:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8002b5a:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8002b5c:	4b08      	ldr	r3, [pc, #32]	@ (8002b80 <SystemInit+0x11c>)
 8002b5e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8002b62:	4a07      	ldr	r2, [pc, #28]	@ (8002b80 <SystemInit+0x11c>)
 8002b64:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002b68:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8002b6c:	bf00      	nop
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b74:	4770      	bx	lr
 8002b76:	bf00      	nop
 8002b78:	e000ed00 	.word	0xe000ed00
 8002b7c:	52002000 	.word	0x52002000
 8002b80:	58024400 	.word	0x58024400
 8002b84:	eaf6ed7f 	.word	0xeaf6ed7f
 8002b88:	02020200 	.word	0x02020200
 8002b8c:	01ff0000 	.word	0x01ff0000
 8002b90:	01010280 	.word	0x01010280
 8002b94:	5c001000 	.word	0x5c001000
 8002b98:	ffff0000 	.word	0xffff0000
 8002b9c:	51008108 	.word	0x51008108
 8002ba0:	52004000 	.word	0x52004000

08002ba4 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8002ba4:	b480      	push	{r7}
 8002ba6:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8002ba8:	4b09      	ldr	r3, [pc, #36]	@ (8002bd0 <ExitRun0Mode+0x2c>)
 8002baa:	68db      	ldr	r3, [r3, #12]
 8002bac:	4a08      	ldr	r2, [pc, #32]	@ (8002bd0 <ExitRun0Mode+0x2c>)
 8002bae:	f043 0302 	orr.w	r3, r3, #2
 8002bb2:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8002bb4:	bf00      	nop
 8002bb6:	4b06      	ldr	r3, [pc, #24]	@ (8002bd0 <ExitRun0Mode+0x2c>)
 8002bb8:	685b      	ldr	r3, [r3, #4]
 8002bba:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d0f9      	beq.n	8002bb6 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8002bc2:	bf00      	nop
 8002bc4:	bf00      	nop
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bcc:	4770      	bx	lr
 8002bce:	bf00      	nop
 8002bd0:	58024800 	.word	0x58024800

08002bd4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8002bd4:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8002c10 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8002bd8:	f7ff ffe4 	bl	8002ba4 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002bdc:	f7ff ff42 	bl	8002a64 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002be0:	480c      	ldr	r0, [pc, #48]	@ (8002c14 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002be2:	490d      	ldr	r1, [pc, #52]	@ (8002c18 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002be4:	4a0d      	ldr	r2, [pc, #52]	@ (8002c1c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002be6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002be8:	e002      	b.n	8002bf0 <LoopCopyDataInit>

08002bea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002bea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002bec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002bee:	3304      	adds	r3, #4

08002bf0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002bf0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002bf2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002bf4:	d3f9      	bcc.n	8002bea <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002bf6:	4a0a      	ldr	r2, [pc, #40]	@ (8002c20 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002bf8:	4c0a      	ldr	r4, [pc, #40]	@ (8002c24 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002bfa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002bfc:	e001      	b.n	8002c02 <LoopFillZerobss>

08002bfe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002bfe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002c00:	3204      	adds	r2, #4

08002c02 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002c02:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002c04:	d3fb      	bcc.n	8002bfe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002c06:	f00b fab9 	bl	800e17c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002c0a:	f7ff f953 	bl	8001eb4 <main>
  bx  lr
 8002c0e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002c10:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8002c14:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8002c18:	24000510 	.word	0x24000510
  ldr r2, =_sidata
 8002c1c:	08011d0c 	.word	0x08011d0c
  ldr r2, =_sbss
 8002c20:	24000510 	.word	0x24000510
  ldr r4, =_ebss
 8002c24:	24005464 	.word	0x24005464

08002c28 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002c28:	e7fe      	b.n	8002c28 <ADC3_IRQHandler>
	...

08002c2c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	b082      	sub	sp, #8
 8002c30:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002c32:	2003      	movs	r0, #3
 8002c34:	f000 f933 	bl	8002e9e <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002c38:	f001 ff54 	bl	8004ae4 <HAL_RCC_GetSysClockFreq>
 8002c3c:	4602      	mov	r2, r0
 8002c3e:	4b15      	ldr	r3, [pc, #84]	@ (8002c94 <HAL_Init+0x68>)
 8002c40:	699b      	ldr	r3, [r3, #24]
 8002c42:	0a1b      	lsrs	r3, r3, #8
 8002c44:	f003 030f 	and.w	r3, r3, #15
 8002c48:	4913      	ldr	r1, [pc, #76]	@ (8002c98 <HAL_Init+0x6c>)
 8002c4a:	5ccb      	ldrb	r3, [r1, r3]
 8002c4c:	f003 031f 	and.w	r3, r3, #31
 8002c50:	fa22 f303 	lsr.w	r3, r2, r3
 8002c54:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002c56:	4b0f      	ldr	r3, [pc, #60]	@ (8002c94 <HAL_Init+0x68>)
 8002c58:	699b      	ldr	r3, [r3, #24]
 8002c5a:	f003 030f 	and.w	r3, r3, #15
 8002c5e:	4a0e      	ldr	r2, [pc, #56]	@ (8002c98 <HAL_Init+0x6c>)
 8002c60:	5cd3      	ldrb	r3, [r2, r3]
 8002c62:	f003 031f 	and.w	r3, r3, #31
 8002c66:	687a      	ldr	r2, [r7, #4]
 8002c68:	fa22 f303 	lsr.w	r3, r2, r3
 8002c6c:	4a0b      	ldr	r2, [pc, #44]	@ (8002c9c <HAL_Init+0x70>)
 8002c6e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002c70:	4a0b      	ldr	r2, [pc, #44]	@ (8002ca0 <HAL_Init+0x74>)
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002c76:	2005      	movs	r0, #5
 8002c78:	f7ff fd80 	bl	800277c <HAL_InitTick>
 8002c7c:	4603      	mov	r3, r0
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d001      	beq.n	8002c86 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8002c82:	2301      	movs	r3, #1
 8002c84:	e002      	b.n	8002c8c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8002c86:	f7ff fbcb 	bl	8002420 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002c8a:	2300      	movs	r3, #0
}
 8002c8c:	4618      	mov	r0, r3
 8002c8e:	3708      	adds	r7, #8
 8002c90:	46bd      	mov	sp, r7
 8002c92:	bd80      	pop	{r7, pc}
 8002c94:	58024400 	.word	0x58024400
 8002c98:	08011898 	.word	0x08011898
 8002c9c:	24000338 	.word	0x24000338
 8002ca0:	24000334 	.word	0x24000334

08002ca4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002ca4:	b480      	push	{r7}
 8002ca6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002ca8:	4b06      	ldr	r3, [pc, #24]	@ (8002cc4 <HAL_IncTick+0x20>)
 8002caa:	781b      	ldrb	r3, [r3, #0]
 8002cac:	461a      	mov	r2, r3
 8002cae:	4b06      	ldr	r3, [pc, #24]	@ (8002cc8 <HAL_IncTick+0x24>)
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	4413      	add	r3, r2
 8002cb4:	4a04      	ldr	r2, [pc, #16]	@ (8002cc8 <HAL_IncTick+0x24>)
 8002cb6:	6013      	str	r3, [r2, #0]
}
 8002cb8:	bf00      	nop
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc0:	4770      	bx	lr
 8002cc2:	bf00      	nop
 8002cc4:	24000340 	.word	0x24000340
 8002cc8:	2400092c 	.word	0x2400092c

08002ccc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002ccc:	b480      	push	{r7}
 8002cce:	af00      	add	r7, sp, #0
  return uwTick;
 8002cd0:	4b03      	ldr	r3, [pc, #12]	@ (8002ce0 <HAL_GetTick+0x14>)
 8002cd2:	681b      	ldr	r3, [r3, #0]
}
 8002cd4:	4618      	mov	r0, r3
 8002cd6:	46bd      	mov	sp, r7
 8002cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cdc:	4770      	bx	lr
 8002cde:	bf00      	nop
 8002ce0:	2400092c 	.word	0x2400092c

08002ce4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	b084      	sub	sp, #16
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002cec:	f7ff ffee 	bl	8002ccc <HAL_GetTick>
 8002cf0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cfc:	d005      	beq.n	8002d0a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002cfe:	4b0a      	ldr	r3, [pc, #40]	@ (8002d28 <HAL_Delay+0x44>)
 8002d00:	781b      	ldrb	r3, [r3, #0]
 8002d02:	461a      	mov	r2, r3
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	4413      	add	r3, r2
 8002d08:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002d0a:	bf00      	nop
 8002d0c:	f7ff ffde 	bl	8002ccc <HAL_GetTick>
 8002d10:	4602      	mov	r2, r0
 8002d12:	68bb      	ldr	r3, [r7, #8]
 8002d14:	1ad3      	subs	r3, r2, r3
 8002d16:	68fa      	ldr	r2, [r7, #12]
 8002d18:	429a      	cmp	r2, r3
 8002d1a:	d8f7      	bhi.n	8002d0c <HAL_Delay+0x28>
  {
  }
}
 8002d1c:	bf00      	nop
 8002d1e:	bf00      	nop
 8002d20:	3710      	adds	r7, #16
 8002d22:	46bd      	mov	sp, r7
 8002d24:	bd80      	pop	{r7, pc}
 8002d26:	bf00      	nop
 8002d28:	24000340 	.word	0x24000340

08002d2c <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8002d2c:	b480      	push	{r7}
 8002d2e:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8002d30:	4b03      	ldr	r3, [pc, #12]	@ (8002d40 <HAL_GetREVID+0x14>)
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	0c1b      	lsrs	r3, r3, #16
}
 8002d36:	4618      	mov	r0, r3
 8002d38:	46bd      	mov	sp, r7
 8002d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3e:	4770      	bx	lr
 8002d40:	5c001000 	.word	0x5c001000

08002d44 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d44:	b480      	push	{r7}
 8002d46:	b085      	sub	sp, #20
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	f003 0307 	and.w	r3, r3, #7
 8002d52:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002d54:	4b0b      	ldr	r3, [pc, #44]	@ (8002d84 <__NVIC_SetPriorityGrouping+0x40>)
 8002d56:	68db      	ldr	r3, [r3, #12]
 8002d58:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002d5a:	68ba      	ldr	r2, [r7, #8]
 8002d5c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002d60:	4013      	ands	r3, r2
 8002d62:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002d68:	68bb      	ldr	r3, [r7, #8]
 8002d6a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002d6c:	4b06      	ldr	r3, [pc, #24]	@ (8002d88 <__NVIC_SetPriorityGrouping+0x44>)
 8002d6e:	4313      	orrs	r3, r2
 8002d70:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002d72:	4a04      	ldr	r2, [pc, #16]	@ (8002d84 <__NVIC_SetPriorityGrouping+0x40>)
 8002d74:	68bb      	ldr	r3, [r7, #8]
 8002d76:	60d3      	str	r3, [r2, #12]
}
 8002d78:	bf00      	nop
 8002d7a:	3714      	adds	r7, #20
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d82:	4770      	bx	lr
 8002d84:	e000ed00 	.word	0xe000ed00
 8002d88:	05fa0000 	.word	0x05fa0000

08002d8c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002d8c:	b480      	push	{r7}
 8002d8e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002d90:	4b04      	ldr	r3, [pc, #16]	@ (8002da4 <__NVIC_GetPriorityGrouping+0x18>)
 8002d92:	68db      	ldr	r3, [r3, #12]
 8002d94:	0a1b      	lsrs	r3, r3, #8
 8002d96:	f003 0307 	and.w	r3, r3, #7
}
 8002d9a:	4618      	mov	r0, r3
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da2:	4770      	bx	lr
 8002da4:	e000ed00 	.word	0xe000ed00

08002da8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002da8:	b480      	push	{r7}
 8002daa:	b083      	sub	sp, #12
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	4603      	mov	r3, r0
 8002db0:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002db2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	db0b      	blt.n	8002dd2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002dba:	88fb      	ldrh	r3, [r7, #6]
 8002dbc:	f003 021f 	and.w	r2, r3, #31
 8002dc0:	4907      	ldr	r1, [pc, #28]	@ (8002de0 <__NVIC_EnableIRQ+0x38>)
 8002dc2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002dc6:	095b      	lsrs	r3, r3, #5
 8002dc8:	2001      	movs	r0, #1
 8002dca:	fa00 f202 	lsl.w	r2, r0, r2
 8002dce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002dd2:	bf00      	nop
 8002dd4:	370c      	adds	r7, #12
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ddc:	4770      	bx	lr
 8002dde:	bf00      	nop
 8002de0:	e000e100 	.word	0xe000e100

08002de4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002de4:	b480      	push	{r7}
 8002de6:	b083      	sub	sp, #12
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	4603      	mov	r3, r0
 8002dec:	6039      	str	r1, [r7, #0]
 8002dee:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002df0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	db0a      	blt.n	8002e0e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002df8:	683b      	ldr	r3, [r7, #0]
 8002dfa:	b2da      	uxtb	r2, r3
 8002dfc:	490c      	ldr	r1, [pc, #48]	@ (8002e30 <__NVIC_SetPriority+0x4c>)
 8002dfe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002e02:	0112      	lsls	r2, r2, #4
 8002e04:	b2d2      	uxtb	r2, r2
 8002e06:	440b      	add	r3, r1
 8002e08:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002e0c:	e00a      	b.n	8002e24 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e0e:	683b      	ldr	r3, [r7, #0]
 8002e10:	b2da      	uxtb	r2, r3
 8002e12:	4908      	ldr	r1, [pc, #32]	@ (8002e34 <__NVIC_SetPriority+0x50>)
 8002e14:	88fb      	ldrh	r3, [r7, #6]
 8002e16:	f003 030f 	and.w	r3, r3, #15
 8002e1a:	3b04      	subs	r3, #4
 8002e1c:	0112      	lsls	r2, r2, #4
 8002e1e:	b2d2      	uxtb	r2, r2
 8002e20:	440b      	add	r3, r1
 8002e22:	761a      	strb	r2, [r3, #24]
}
 8002e24:	bf00      	nop
 8002e26:	370c      	adds	r7, #12
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2e:	4770      	bx	lr
 8002e30:	e000e100 	.word	0xe000e100
 8002e34:	e000ed00 	.word	0xe000ed00

08002e38 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e38:	b480      	push	{r7}
 8002e3a:	b089      	sub	sp, #36	@ 0x24
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	60f8      	str	r0, [r7, #12]
 8002e40:	60b9      	str	r1, [r7, #8]
 8002e42:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	f003 0307 	and.w	r3, r3, #7
 8002e4a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002e4c:	69fb      	ldr	r3, [r7, #28]
 8002e4e:	f1c3 0307 	rsb	r3, r3, #7
 8002e52:	2b04      	cmp	r3, #4
 8002e54:	bf28      	it	cs
 8002e56:	2304      	movcs	r3, #4
 8002e58:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002e5a:	69fb      	ldr	r3, [r7, #28]
 8002e5c:	3304      	adds	r3, #4
 8002e5e:	2b06      	cmp	r3, #6
 8002e60:	d902      	bls.n	8002e68 <NVIC_EncodePriority+0x30>
 8002e62:	69fb      	ldr	r3, [r7, #28]
 8002e64:	3b03      	subs	r3, #3
 8002e66:	e000      	b.n	8002e6a <NVIC_EncodePriority+0x32>
 8002e68:	2300      	movs	r3, #0
 8002e6a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e6c:	f04f 32ff 	mov.w	r2, #4294967295
 8002e70:	69bb      	ldr	r3, [r7, #24]
 8002e72:	fa02 f303 	lsl.w	r3, r2, r3
 8002e76:	43da      	mvns	r2, r3
 8002e78:	68bb      	ldr	r3, [r7, #8]
 8002e7a:	401a      	ands	r2, r3
 8002e7c:	697b      	ldr	r3, [r7, #20]
 8002e7e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002e80:	f04f 31ff 	mov.w	r1, #4294967295
 8002e84:	697b      	ldr	r3, [r7, #20]
 8002e86:	fa01 f303 	lsl.w	r3, r1, r3
 8002e8a:	43d9      	mvns	r1, r3
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e90:	4313      	orrs	r3, r2
         );
}
 8002e92:	4618      	mov	r0, r3
 8002e94:	3724      	adds	r7, #36	@ 0x24
 8002e96:	46bd      	mov	sp, r7
 8002e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e9c:	4770      	bx	lr

08002e9e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e9e:	b580      	push	{r7, lr}
 8002ea0:	b082      	sub	sp, #8
 8002ea2:	af00      	add	r7, sp, #0
 8002ea4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002ea6:	6878      	ldr	r0, [r7, #4]
 8002ea8:	f7ff ff4c 	bl	8002d44 <__NVIC_SetPriorityGrouping>
}
 8002eac:	bf00      	nop
 8002eae:	3708      	adds	r7, #8
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	bd80      	pop	{r7, pc}

08002eb4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	b086      	sub	sp, #24
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	4603      	mov	r3, r0
 8002ebc:	60b9      	str	r1, [r7, #8]
 8002ebe:	607a      	str	r2, [r7, #4]
 8002ec0:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002ec2:	f7ff ff63 	bl	8002d8c <__NVIC_GetPriorityGrouping>
 8002ec6:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002ec8:	687a      	ldr	r2, [r7, #4]
 8002eca:	68b9      	ldr	r1, [r7, #8]
 8002ecc:	6978      	ldr	r0, [r7, #20]
 8002ece:	f7ff ffb3 	bl	8002e38 <NVIC_EncodePriority>
 8002ed2:	4602      	mov	r2, r0
 8002ed4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002ed8:	4611      	mov	r1, r2
 8002eda:	4618      	mov	r0, r3
 8002edc:	f7ff ff82 	bl	8002de4 <__NVIC_SetPriority>
}
 8002ee0:	bf00      	nop
 8002ee2:	3718      	adds	r7, #24
 8002ee4:	46bd      	mov	sp, r7
 8002ee6:	bd80      	pop	{r7, pc}

08002ee8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b082      	sub	sp, #8
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	4603      	mov	r3, r0
 8002ef0:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002ef2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002ef6:	4618      	mov	r0, r3
 8002ef8:	f7ff ff56 	bl	8002da8 <__NVIC_EnableIRQ>
}
 8002efc:	bf00      	nop
 8002efe:	3708      	adds	r7, #8
 8002f00:	46bd      	mov	sp, r7
 8002f02:	bd80      	pop	{r7, pc}

08002f04 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8002f04:	b480      	push	{r7}
 8002f06:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8002f08:	f3bf 8f5f 	dmb	sy
}
 8002f0c:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8002f0e:	4b07      	ldr	r3, [pc, #28]	@ (8002f2c <HAL_MPU_Disable+0x28>)
 8002f10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f12:	4a06      	ldr	r2, [pc, #24]	@ (8002f2c <HAL_MPU_Disable+0x28>)
 8002f14:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002f18:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8002f1a:	4b05      	ldr	r3, [pc, #20]	@ (8002f30 <HAL_MPU_Disable+0x2c>)
 8002f1c:	2200      	movs	r2, #0
 8002f1e:	605a      	str	r2, [r3, #4]
}
 8002f20:	bf00      	nop
 8002f22:	46bd      	mov	sp, r7
 8002f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f28:	4770      	bx	lr
 8002f2a:	bf00      	nop
 8002f2c:	e000ed00 	.word	0xe000ed00
 8002f30:	e000ed90 	.word	0xe000ed90

08002f34 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8002f34:	b480      	push	{r7}
 8002f36:	b083      	sub	sp, #12
 8002f38:	af00      	add	r7, sp, #0
 8002f3a:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8002f3c:	4a0b      	ldr	r2, [pc, #44]	@ (8002f6c <HAL_MPU_Enable+0x38>)
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	f043 0301 	orr.w	r3, r3, #1
 8002f44:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8002f46:	4b0a      	ldr	r3, [pc, #40]	@ (8002f70 <HAL_MPU_Enable+0x3c>)
 8002f48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f4a:	4a09      	ldr	r2, [pc, #36]	@ (8002f70 <HAL_MPU_Enable+0x3c>)
 8002f4c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f50:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8002f52:	f3bf 8f4f 	dsb	sy
}
 8002f56:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002f58:	f3bf 8f6f 	isb	sy
}
 8002f5c:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8002f5e:	bf00      	nop
 8002f60:	370c      	adds	r7, #12
 8002f62:	46bd      	mov	sp, r7
 8002f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f68:	4770      	bx	lr
 8002f6a:	bf00      	nop
 8002f6c:	e000ed90 	.word	0xe000ed90
 8002f70:	e000ed00 	.word	0xe000ed00

08002f74 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8002f74:	b480      	push	{r7}
 8002f76:	b083      	sub	sp, #12
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	785a      	ldrb	r2, [r3, #1]
 8002f80:	4b1b      	ldr	r3, [pc, #108]	@ (8002ff0 <HAL_MPU_ConfigRegion+0x7c>)
 8002f82:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8002f84:	4b1a      	ldr	r3, [pc, #104]	@ (8002ff0 <HAL_MPU_ConfigRegion+0x7c>)
 8002f86:	691b      	ldr	r3, [r3, #16]
 8002f88:	4a19      	ldr	r2, [pc, #100]	@ (8002ff0 <HAL_MPU_ConfigRegion+0x7c>)
 8002f8a:	f023 0301 	bic.w	r3, r3, #1
 8002f8e:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8002f90:	4a17      	ldr	r2, [pc, #92]	@ (8002ff0 <HAL_MPU_ConfigRegion+0x7c>)
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	685b      	ldr	r3, [r3, #4]
 8002f96:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	7b1b      	ldrb	r3, [r3, #12]
 8002f9c:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	7adb      	ldrb	r3, [r3, #11]
 8002fa2:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002fa4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	7a9b      	ldrb	r3, [r3, #10]
 8002faa:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002fac:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	7b5b      	ldrb	r3, [r3, #13]
 8002fb2:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002fb4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	7b9b      	ldrb	r3, [r3, #14]
 8002fba:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002fbc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	7bdb      	ldrb	r3, [r3, #15]
 8002fc2:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002fc4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	7a5b      	ldrb	r3, [r3, #9]
 8002fca:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002fcc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	7a1b      	ldrb	r3, [r3, #8]
 8002fd2:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002fd4:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8002fd6:	687a      	ldr	r2, [r7, #4]
 8002fd8:	7812      	ldrb	r2, [r2, #0]
 8002fda:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002fdc:	4a04      	ldr	r2, [pc, #16]	@ (8002ff0 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002fde:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002fe0:	6113      	str	r3, [r2, #16]
}
 8002fe2:	bf00      	nop
 8002fe4:	370c      	adds	r7, #12
 8002fe6:	46bd      	mov	sp, r7
 8002fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fec:	4770      	bx	lr
 8002fee:	bf00      	nop
 8002ff0:	e000ed90 	.word	0xe000ed90

08002ff4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b086      	sub	sp, #24
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8002ffc:	f7ff fe66 	bl	8002ccc <HAL_GetTick>
 8003000:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	2b00      	cmp	r3, #0
 8003006:	d101      	bne.n	800300c <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8003008:	2301      	movs	r3, #1
 800300a:	e2dc      	b.n	80035c6 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003012:	b2db      	uxtb	r3, r3
 8003014:	2b02      	cmp	r3, #2
 8003016:	d008      	beq.n	800302a <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	2280      	movs	r2, #128	@ 0x80
 800301c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	2200      	movs	r2, #0
 8003022:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 8003026:	2301      	movs	r3, #1
 8003028:	e2cd      	b.n	80035c6 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	4a76      	ldr	r2, [pc, #472]	@ (8003208 <HAL_DMA_Abort+0x214>)
 8003030:	4293      	cmp	r3, r2
 8003032:	d04a      	beq.n	80030ca <HAL_DMA_Abort+0xd6>
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	4a74      	ldr	r2, [pc, #464]	@ (800320c <HAL_DMA_Abort+0x218>)
 800303a:	4293      	cmp	r3, r2
 800303c:	d045      	beq.n	80030ca <HAL_DMA_Abort+0xd6>
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	4a73      	ldr	r2, [pc, #460]	@ (8003210 <HAL_DMA_Abort+0x21c>)
 8003044:	4293      	cmp	r3, r2
 8003046:	d040      	beq.n	80030ca <HAL_DMA_Abort+0xd6>
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	4a71      	ldr	r2, [pc, #452]	@ (8003214 <HAL_DMA_Abort+0x220>)
 800304e:	4293      	cmp	r3, r2
 8003050:	d03b      	beq.n	80030ca <HAL_DMA_Abort+0xd6>
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	4a70      	ldr	r2, [pc, #448]	@ (8003218 <HAL_DMA_Abort+0x224>)
 8003058:	4293      	cmp	r3, r2
 800305a:	d036      	beq.n	80030ca <HAL_DMA_Abort+0xd6>
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	4a6e      	ldr	r2, [pc, #440]	@ (800321c <HAL_DMA_Abort+0x228>)
 8003062:	4293      	cmp	r3, r2
 8003064:	d031      	beq.n	80030ca <HAL_DMA_Abort+0xd6>
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	4a6d      	ldr	r2, [pc, #436]	@ (8003220 <HAL_DMA_Abort+0x22c>)
 800306c:	4293      	cmp	r3, r2
 800306e:	d02c      	beq.n	80030ca <HAL_DMA_Abort+0xd6>
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	4a6b      	ldr	r2, [pc, #428]	@ (8003224 <HAL_DMA_Abort+0x230>)
 8003076:	4293      	cmp	r3, r2
 8003078:	d027      	beq.n	80030ca <HAL_DMA_Abort+0xd6>
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	4a6a      	ldr	r2, [pc, #424]	@ (8003228 <HAL_DMA_Abort+0x234>)
 8003080:	4293      	cmp	r3, r2
 8003082:	d022      	beq.n	80030ca <HAL_DMA_Abort+0xd6>
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	4a68      	ldr	r2, [pc, #416]	@ (800322c <HAL_DMA_Abort+0x238>)
 800308a:	4293      	cmp	r3, r2
 800308c:	d01d      	beq.n	80030ca <HAL_DMA_Abort+0xd6>
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	4a67      	ldr	r2, [pc, #412]	@ (8003230 <HAL_DMA_Abort+0x23c>)
 8003094:	4293      	cmp	r3, r2
 8003096:	d018      	beq.n	80030ca <HAL_DMA_Abort+0xd6>
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	4a65      	ldr	r2, [pc, #404]	@ (8003234 <HAL_DMA_Abort+0x240>)
 800309e:	4293      	cmp	r3, r2
 80030a0:	d013      	beq.n	80030ca <HAL_DMA_Abort+0xd6>
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	4a64      	ldr	r2, [pc, #400]	@ (8003238 <HAL_DMA_Abort+0x244>)
 80030a8:	4293      	cmp	r3, r2
 80030aa:	d00e      	beq.n	80030ca <HAL_DMA_Abort+0xd6>
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	4a62      	ldr	r2, [pc, #392]	@ (800323c <HAL_DMA_Abort+0x248>)
 80030b2:	4293      	cmp	r3, r2
 80030b4:	d009      	beq.n	80030ca <HAL_DMA_Abort+0xd6>
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	4a61      	ldr	r2, [pc, #388]	@ (8003240 <HAL_DMA_Abort+0x24c>)
 80030bc:	4293      	cmp	r3, r2
 80030be:	d004      	beq.n	80030ca <HAL_DMA_Abort+0xd6>
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	4a5f      	ldr	r2, [pc, #380]	@ (8003244 <HAL_DMA_Abort+0x250>)
 80030c6:	4293      	cmp	r3, r2
 80030c8:	d101      	bne.n	80030ce <HAL_DMA_Abort+0xda>
 80030ca:	2301      	movs	r3, #1
 80030cc:	e000      	b.n	80030d0 <HAL_DMA_Abort+0xdc>
 80030ce:	2300      	movs	r3, #0
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d013      	beq.n	80030fc <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	681a      	ldr	r2, [r3, #0]
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f022 021e 	bic.w	r2, r2, #30
 80030e2:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	695a      	ldr	r2, [r3, #20]
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80030f2:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	617b      	str	r3, [r7, #20]
 80030fa:	e00a      	b.n	8003112 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	681a      	ldr	r2, [r3, #0]
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f022 020e 	bic.w	r2, r2, #14
 800310a:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	4a3c      	ldr	r2, [pc, #240]	@ (8003208 <HAL_DMA_Abort+0x214>)
 8003118:	4293      	cmp	r3, r2
 800311a:	d072      	beq.n	8003202 <HAL_DMA_Abort+0x20e>
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	4a3a      	ldr	r2, [pc, #232]	@ (800320c <HAL_DMA_Abort+0x218>)
 8003122:	4293      	cmp	r3, r2
 8003124:	d06d      	beq.n	8003202 <HAL_DMA_Abort+0x20e>
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	4a39      	ldr	r2, [pc, #228]	@ (8003210 <HAL_DMA_Abort+0x21c>)
 800312c:	4293      	cmp	r3, r2
 800312e:	d068      	beq.n	8003202 <HAL_DMA_Abort+0x20e>
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	4a37      	ldr	r2, [pc, #220]	@ (8003214 <HAL_DMA_Abort+0x220>)
 8003136:	4293      	cmp	r3, r2
 8003138:	d063      	beq.n	8003202 <HAL_DMA_Abort+0x20e>
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	4a36      	ldr	r2, [pc, #216]	@ (8003218 <HAL_DMA_Abort+0x224>)
 8003140:	4293      	cmp	r3, r2
 8003142:	d05e      	beq.n	8003202 <HAL_DMA_Abort+0x20e>
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	4a34      	ldr	r2, [pc, #208]	@ (800321c <HAL_DMA_Abort+0x228>)
 800314a:	4293      	cmp	r3, r2
 800314c:	d059      	beq.n	8003202 <HAL_DMA_Abort+0x20e>
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	4a33      	ldr	r2, [pc, #204]	@ (8003220 <HAL_DMA_Abort+0x22c>)
 8003154:	4293      	cmp	r3, r2
 8003156:	d054      	beq.n	8003202 <HAL_DMA_Abort+0x20e>
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	4a31      	ldr	r2, [pc, #196]	@ (8003224 <HAL_DMA_Abort+0x230>)
 800315e:	4293      	cmp	r3, r2
 8003160:	d04f      	beq.n	8003202 <HAL_DMA_Abort+0x20e>
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	4a30      	ldr	r2, [pc, #192]	@ (8003228 <HAL_DMA_Abort+0x234>)
 8003168:	4293      	cmp	r3, r2
 800316a:	d04a      	beq.n	8003202 <HAL_DMA_Abort+0x20e>
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	4a2e      	ldr	r2, [pc, #184]	@ (800322c <HAL_DMA_Abort+0x238>)
 8003172:	4293      	cmp	r3, r2
 8003174:	d045      	beq.n	8003202 <HAL_DMA_Abort+0x20e>
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	4a2d      	ldr	r2, [pc, #180]	@ (8003230 <HAL_DMA_Abort+0x23c>)
 800317c:	4293      	cmp	r3, r2
 800317e:	d040      	beq.n	8003202 <HAL_DMA_Abort+0x20e>
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	4a2b      	ldr	r2, [pc, #172]	@ (8003234 <HAL_DMA_Abort+0x240>)
 8003186:	4293      	cmp	r3, r2
 8003188:	d03b      	beq.n	8003202 <HAL_DMA_Abort+0x20e>
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	4a2a      	ldr	r2, [pc, #168]	@ (8003238 <HAL_DMA_Abort+0x244>)
 8003190:	4293      	cmp	r3, r2
 8003192:	d036      	beq.n	8003202 <HAL_DMA_Abort+0x20e>
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	4a28      	ldr	r2, [pc, #160]	@ (800323c <HAL_DMA_Abort+0x248>)
 800319a:	4293      	cmp	r3, r2
 800319c:	d031      	beq.n	8003202 <HAL_DMA_Abort+0x20e>
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	4a27      	ldr	r2, [pc, #156]	@ (8003240 <HAL_DMA_Abort+0x24c>)
 80031a4:	4293      	cmp	r3, r2
 80031a6:	d02c      	beq.n	8003202 <HAL_DMA_Abort+0x20e>
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	4a25      	ldr	r2, [pc, #148]	@ (8003244 <HAL_DMA_Abort+0x250>)
 80031ae:	4293      	cmp	r3, r2
 80031b0:	d027      	beq.n	8003202 <HAL_DMA_Abort+0x20e>
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	4a24      	ldr	r2, [pc, #144]	@ (8003248 <HAL_DMA_Abort+0x254>)
 80031b8:	4293      	cmp	r3, r2
 80031ba:	d022      	beq.n	8003202 <HAL_DMA_Abort+0x20e>
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	4a22      	ldr	r2, [pc, #136]	@ (800324c <HAL_DMA_Abort+0x258>)
 80031c2:	4293      	cmp	r3, r2
 80031c4:	d01d      	beq.n	8003202 <HAL_DMA_Abort+0x20e>
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	4a21      	ldr	r2, [pc, #132]	@ (8003250 <HAL_DMA_Abort+0x25c>)
 80031cc:	4293      	cmp	r3, r2
 80031ce:	d018      	beq.n	8003202 <HAL_DMA_Abort+0x20e>
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	4a1f      	ldr	r2, [pc, #124]	@ (8003254 <HAL_DMA_Abort+0x260>)
 80031d6:	4293      	cmp	r3, r2
 80031d8:	d013      	beq.n	8003202 <HAL_DMA_Abort+0x20e>
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	4a1e      	ldr	r2, [pc, #120]	@ (8003258 <HAL_DMA_Abort+0x264>)
 80031e0:	4293      	cmp	r3, r2
 80031e2:	d00e      	beq.n	8003202 <HAL_DMA_Abort+0x20e>
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	4a1c      	ldr	r2, [pc, #112]	@ (800325c <HAL_DMA_Abort+0x268>)
 80031ea:	4293      	cmp	r3, r2
 80031ec:	d009      	beq.n	8003202 <HAL_DMA_Abort+0x20e>
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	4a1b      	ldr	r2, [pc, #108]	@ (8003260 <HAL_DMA_Abort+0x26c>)
 80031f4:	4293      	cmp	r3, r2
 80031f6:	d004      	beq.n	8003202 <HAL_DMA_Abort+0x20e>
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	4a19      	ldr	r2, [pc, #100]	@ (8003264 <HAL_DMA_Abort+0x270>)
 80031fe:	4293      	cmp	r3, r2
 8003200:	d132      	bne.n	8003268 <HAL_DMA_Abort+0x274>
 8003202:	2301      	movs	r3, #1
 8003204:	e031      	b.n	800326a <HAL_DMA_Abort+0x276>
 8003206:	bf00      	nop
 8003208:	40020010 	.word	0x40020010
 800320c:	40020028 	.word	0x40020028
 8003210:	40020040 	.word	0x40020040
 8003214:	40020058 	.word	0x40020058
 8003218:	40020070 	.word	0x40020070
 800321c:	40020088 	.word	0x40020088
 8003220:	400200a0 	.word	0x400200a0
 8003224:	400200b8 	.word	0x400200b8
 8003228:	40020410 	.word	0x40020410
 800322c:	40020428 	.word	0x40020428
 8003230:	40020440 	.word	0x40020440
 8003234:	40020458 	.word	0x40020458
 8003238:	40020470 	.word	0x40020470
 800323c:	40020488 	.word	0x40020488
 8003240:	400204a0 	.word	0x400204a0
 8003244:	400204b8 	.word	0x400204b8
 8003248:	58025408 	.word	0x58025408
 800324c:	5802541c 	.word	0x5802541c
 8003250:	58025430 	.word	0x58025430
 8003254:	58025444 	.word	0x58025444
 8003258:	58025458 	.word	0x58025458
 800325c:	5802546c 	.word	0x5802546c
 8003260:	58025480 	.word	0x58025480
 8003264:	58025494 	.word	0x58025494
 8003268:	2300      	movs	r3, #0
 800326a:	2b00      	cmp	r3, #0
 800326c:	d007      	beq.n	800327e <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003272:	681a      	ldr	r2, [r3, #0]
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003278:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800327c:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	4a6d      	ldr	r2, [pc, #436]	@ (8003438 <HAL_DMA_Abort+0x444>)
 8003284:	4293      	cmp	r3, r2
 8003286:	d04a      	beq.n	800331e <HAL_DMA_Abort+0x32a>
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	4a6b      	ldr	r2, [pc, #428]	@ (800343c <HAL_DMA_Abort+0x448>)
 800328e:	4293      	cmp	r3, r2
 8003290:	d045      	beq.n	800331e <HAL_DMA_Abort+0x32a>
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	4a6a      	ldr	r2, [pc, #424]	@ (8003440 <HAL_DMA_Abort+0x44c>)
 8003298:	4293      	cmp	r3, r2
 800329a:	d040      	beq.n	800331e <HAL_DMA_Abort+0x32a>
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	4a68      	ldr	r2, [pc, #416]	@ (8003444 <HAL_DMA_Abort+0x450>)
 80032a2:	4293      	cmp	r3, r2
 80032a4:	d03b      	beq.n	800331e <HAL_DMA_Abort+0x32a>
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	4a67      	ldr	r2, [pc, #412]	@ (8003448 <HAL_DMA_Abort+0x454>)
 80032ac:	4293      	cmp	r3, r2
 80032ae:	d036      	beq.n	800331e <HAL_DMA_Abort+0x32a>
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	4a65      	ldr	r2, [pc, #404]	@ (800344c <HAL_DMA_Abort+0x458>)
 80032b6:	4293      	cmp	r3, r2
 80032b8:	d031      	beq.n	800331e <HAL_DMA_Abort+0x32a>
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	4a64      	ldr	r2, [pc, #400]	@ (8003450 <HAL_DMA_Abort+0x45c>)
 80032c0:	4293      	cmp	r3, r2
 80032c2:	d02c      	beq.n	800331e <HAL_DMA_Abort+0x32a>
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	4a62      	ldr	r2, [pc, #392]	@ (8003454 <HAL_DMA_Abort+0x460>)
 80032ca:	4293      	cmp	r3, r2
 80032cc:	d027      	beq.n	800331e <HAL_DMA_Abort+0x32a>
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	4a61      	ldr	r2, [pc, #388]	@ (8003458 <HAL_DMA_Abort+0x464>)
 80032d4:	4293      	cmp	r3, r2
 80032d6:	d022      	beq.n	800331e <HAL_DMA_Abort+0x32a>
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	4a5f      	ldr	r2, [pc, #380]	@ (800345c <HAL_DMA_Abort+0x468>)
 80032de:	4293      	cmp	r3, r2
 80032e0:	d01d      	beq.n	800331e <HAL_DMA_Abort+0x32a>
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	4a5e      	ldr	r2, [pc, #376]	@ (8003460 <HAL_DMA_Abort+0x46c>)
 80032e8:	4293      	cmp	r3, r2
 80032ea:	d018      	beq.n	800331e <HAL_DMA_Abort+0x32a>
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	4a5c      	ldr	r2, [pc, #368]	@ (8003464 <HAL_DMA_Abort+0x470>)
 80032f2:	4293      	cmp	r3, r2
 80032f4:	d013      	beq.n	800331e <HAL_DMA_Abort+0x32a>
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	4a5b      	ldr	r2, [pc, #364]	@ (8003468 <HAL_DMA_Abort+0x474>)
 80032fc:	4293      	cmp	r3, r2
 80032fe:	d00e      	beq.n	800331e <HAL_DMA_Abort+0x32a>
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	4a59      	ldr	r2, [pc, #356]	@ (800346c <HAL_DMA_Abort+0x478>)
 8003306:	4293      	cmp	r3, r2
 8003308:	d009      	beq.n	800331e <HAL_DMA_Abort+0x32a>
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	4a58      	ldr	r2, [pc, #352]	@ (8003470 <HAL_DMA_Abort+0x47c>)
 8003310:	4293      	cmp	r3, r2
 8003312:	d004      	beq.n	800331e <HAL_DMA_Abort+0x32a>
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	4a56      	ldr	r2, [pc, #344]	@ (8003474 <HAL_DMA_Abort+0x480>)
 800331a:	4293      	cmp	r3, r2
 800331c:	d108      	bne.n	8003330 <HAL_DMA_Abort+0x33c>
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	681a      	ldr	r2, [r3, #0]
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	f022 0201 	bic.w	r2, r2, #1
 800332c:	601a      	str	r2, [r3, #0]
 800332e:	e007      	b.n	8003340 <HAL_DMA_Abort+0x34c>
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	681a      	ldr	r2, [r3, #0]
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f022 0201 	bic.w	r2, r2, #1
 800333e:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8003340:	e013      	b.n	800336a <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003342:	f7ff fcc3 	bl	8002ccc <HAL_GetTick>
 8003346:	4602      	mov	r2, r0
 8003348:	693b      	ldr	r3, [r7, #16]
 800334a:	1ad3      	subs	r3, r2, r3
 800334c:	2b05      	cmp	r3, #5
 800334e:	d90c      	bls.n	800336a <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	2220      	movs	r2, #32
 8003354:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	2203      	movs	r2, #3
 800335a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	2200      	movs	r2, #0
 8003362:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8003366:	2301      	movs	r3, #1
 8003368:	e12d      	b.n	80035c6 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 800336a:	697b      	ldr	r3, [r7, #20]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	f003 0301 	and.w	r3, r3, #1
 8003372:	2b00      	cmp	r3, #0
 8003374:	d1e5      	bne.n	8003342 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	4a2f      	ldr	r2, [pc, #188]	@ (8003438 <HAL_DMA_Abort+0x444>)
 800337c:	4293      	cmp	r3, r2
 800337e:	d04a      	beq.n	8003416 <HAL_DMA_Abort+0x422>
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	4a2d      	ldr	r2, [pc, #180]	@ (800343c <HAL_DMA_Abort+0x448>)
 8003386:	4293      	cmp	r3, r2
 8003388:	d045      	beq.n	8003416 <HAL_DMA_Abort+0x422>
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	4a2c      	ldr	r2, [pc, #176]	@ (8003440 <HAL_DMA_Abort+0x44c>)
 8003390:	4293      	cmp	r3, r2
 8003392:	d040      	beq.n	8003416 <HAL_DMA_Abort+0x422>
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	4a2a      	ldr	r2, [pc, #168]	@ (8003444 <HAL_DMA_Abort+0x450>)
 800339a:	4293      	cmp	r3, r2
 800339c:	d03b      	beq.n	8003416 <HAL_DMA_Abort+0x422>
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	4a29      	ldr	r2, [pc, #164]	@ (8003448 <HAL_DMA_Abort+0x454>)
 80033a4:	4293      	cmp	r3, r2
 80033a6:	d036      	beq.n	8003416 <HAL_DMA_Abort+0x422>
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	4a27      	ldr	r2, [pc, #156]	@ (800344c <HAL_DMA_Abort+0x458>)
 80033ae:	4293      	cmp	r3, r2
 80033b0:	d031      	beq.n	8003416 <HAL_DMA_Abort+0x422>
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	4a26      	ldr	r2, [pc, #152]	@ (8003450 <HAL_DMA_Abort+0x45c>)
 80033b8:	4293      	cmp	r3, r2
 80033ba:	d02c      	beq.n	8003416 <HAL_DMA_Abort+0x422>
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	4a24      	ldr	r2, [pc, #144]	@ (8003454 <HAL_DMA_Abort+0x460>)
 80033c2:	4293      	cmp	r3, r2
 80033c4:	d027      	beq.n	8003416 <HAL_DMA_Abort+0x422>
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	4a23      	ldr	r2, [pc, #140]	@ (8003458 <HAL_DMA_Abort+0x464>)
 80033cc:	4293      	cmp	r3, r2
 80033ce:	d022      	beq.n	8003416 <HAL_DMA_Abort+0x422>
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	4a21      	ldr	r2, [pc, #132]	@ (800345c <HAL_DMA_Abort+0x468>)
 80033d6:	4293      	cmp	r3, r2
 80033d8:	d01d      	beq.n	8003416 <HAL_DMA_Abort+0x422>
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	4a20      	ldr	r2, [pc, #128]	@ (8003460 <HAL_DMA_Abort+0x46c>)
 80033e0:	4293      	cmp	r3, r2
 80033e2:	d018      	beq.n	8003416 <HAL_DMA_Abort+0x422>
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	4a1e      	ldr	r2, [pc, #120]	@ (8003464 <HAL_DMA_Abort+0x470>)
 80033ea:	4293      	cmp	r3, r2
 80033ec:	d013      	beq.n	8003416 <HAL_DMA_Abort+0x422>
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	4a1d      	ldr	r2, [pc, #116]	@ (8003468 <HAL_DMA_Abort+0x474>)
 80033f4:	4293      	cmp	r3, r2
 80033f6:	d00e      	beq.n	8003416 <HAL_DMA_Abort+0x422>
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	4a1b      	ldr	r2, [pc, #108]	@ (800346c <HAL_DMA_Abort+0x478>)
 80033fe:	4293      	cmp	r3, r2
 8003400:	d009      	beq.n	8003416 <HAL_DMA_Abort+0x422>
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	4a1a      	ldr	r2, [pc, #104]	@ (8003470 <HAL_DMA_Abort+0x47c>)
 8003408:	4293      	cmp	r3, r2
 800340a:	d004      	beq.n	8003416 <HAL_DMA_Abort+0x422>
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	4a18      	ldr	r2, [pc, #96]	@ (8003474 <HAL_DMA_Abort+0x480>)
 8003412:	4293      	cmp	r3, r2
 8003414:	d101      	bne.n	800341a <HAL_DMA_Abort+0x426>
 8003416:	2301      	movs	r3, #1
 8003418:	e000      	b.n	800341c <HAL_DMA_Abort+0x428>
 800341a:	2300      	movs	r3, #0
 800341c:	2b00      	cmp	r3, #0
 800341e:	d02b      	beq.n	8003478 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003424:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800342a:	f003 031f 	and.w	r3, r3, #31
 800342e:	223f      	movs	r2, #63	@ 0x3f
 8003430:	409a      	lsls	r2, r3
 8003432:	68bb      	ldr	r3, [r7, #8]
 8003434:	609a      	str	r2, [r3, #8]
 8003436:	e02a      	b.n	800348e <HAL_DMA_Abort+0x49a>
 8003438:	40020010 	.word	0x40020010
 800343c:	40020028 	.word	0x40020028
 8003440:	40020040 	.word	0x40020040
 8003444:	40020058 	.word	0x40020058
 8003448:	40020070 	.word	0x40020070
 800344c:	40020088 	.word	0x40020088
 8003450:	400200a0 	.word	0x400200a0
 8003454:	400200b8 	.word	0x400200b8
 8003458:	40020410 	.word	0x40020410
 800345c:	40020428 	.word	0x40020428
 8003460:	40020440 	.word	0x40020440
 8003464:	40020458 	.word	0x40020458
 8003468:	40020470 	.word	0x40020470
 800346c:	40020488 	.word	0x40020488
 8003470:	400204a0 	.word	0x400204a0
 8003474:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800347c:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003482:	f003 031f 	and.w	r3, r3, #31
 8003486:	2201      	movs	r2, #1
 8003488:	409a      	lsls	r2, r3
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	4a4f      	ldr	r2, [pc, #316]	@ (80035d0 <HAL_DMA_Abort+0x5dc>)
 8003494:	4293      	cmp	r3, r2
 8003496:	d072      	beq.n	800357e <HAL_DMA_Abort+0x58a>
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	4a4d      	ldr	r2, [pc, #308]	@ (80035d4 <HAL_DMA_Abort+0x5e0>)
 800349e:	4293      	cmp	r3, r2
 80034a0:	d06d      	beq.n	800357e <HAL_DMA_Abort+0x58a>
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	4a4c      	ldr	r2, [pc, #304]	@ (80035d8 <HAL_DMA_Abort+0x5e4>)
 80034a8:	4293      	cmp	r3, r2
 80034aa:	d068      	beq.n	800357e <HAL_DMA_Abort+0x58a>
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	4a4a      	ldr	r2, [pc, #296]	@ (80035dc <HAL_DMA_Abort+0x5e8>)
 80034b2:	4293      	cmp	r3, r2
 80034b4:	d063      	beq.n	800357e <HAL_DMA_Abort+0x58a>
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	4a49      	ldr	r2, [pc, #292]	@ (80035e0 <HAL_DMA_Abort+0x5ec>)
 80034bc:	4293      	cmp	r3, r2
 80034be:	d05e      	beq.n	800357e <HAL_DMA_Abort+0x58a>
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	4a47      	ldr	r2, [pc, #284]	@ (80035e4 <HAL_DMA_Abort+0x5f0>)
 80034c6:	4293      	cmp	r3, r2
 80034c8:	d059      	beq.n	800357e <HAL_DMA_Abort+0x58a>
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	4a46      	ldr	r2, [pc, #280]	@ (80035e8 <HAL_DMA_Abort+0x5f4>)
 80034d0:	4293      	cmp	r3, r2
 80034d2:	d054      	beq.n	800357e <HAL_DMA_Abort+0x58a>
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	4a44      	ldr	r2, [pc, #272]	@ (80035ec <HAL_DMA_Abort+0x5f8>)
 80034da:	4293      	cmp	r3, r2
 80034dc:	d04f      	beq.n	800357e <HAL_DMA_Abort+0x58a>
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	4a43      	ldr	r2, [pc, #268]	@ (80035f0 <HAL_DMA_Abort+0x5fc>)
 80034e4:	4293      	cmp	r3, r2
 80034e6:	d04a      	beq.n	800357e <HAL_DMA_Abort+0x58a>
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	4a41      	ldr	r2, [pc, #260]	@ (80035f4 <HAL_DMA_Abort+0x600>)
 80034ee:	4293      	cmp	r3, r2
 80034f0:	d045      	beq.n	800357e <HAL_DMA_Abort+0x58a>
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	4a40      	ldr	r2, [pc, #256]	@ (80035f8 <HAL_DMA_Abort+0x604>)
 80034f8:	4293      	cmp	r3, r2
 80034fa:	d040      	beq.n	800357e <HAL_DMA_Abort+0x58a>
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	4a3e      	ldr	r2, [pc, #248]	@ (80035fc <HAL_DMA_Abort+0x608>)
 8003502:	4293      	cmp	r3, r2
 8003504:	d03b      	beq.n	800357e <HAL_DMA_Abort+0x58a>
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	4a3d      	ldr	r2, [pc, #244]	@ (8003600 <HAL_DMA_Abort+0x60c>)
 800350c:	4293      	cmp	r3, r2
 800350e:	d036      	beq.n	800357e <HAL_DMA_Abort+0x58a>
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	4a3b      	ldr	r2, [pc, #236]	@ (8003604 <HAL_DMA_Abort+0x610>)
 8003516:	4293      	cmp	r3, r2
 8003518:	d031      	beq.n	800357e <HAL_DMA_Abort+0x58a>
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	4a3a      	ldr	r2, [pc, #232]	@ (8003608 <HAL_DMA_Abort+0x614>)
 8003520:	4293      	cmp	r3, r2
 8003522:	d02c      	beq.n	800357e <HAL_DMA_Abort+0x58a>
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	4a38      	ldr	r2, [pc, #224]	@ (800360c <HAL_DMA_Abort+0x618>)
 800352a:	4293      	cmp	r3, r2
 800352c:	d027      	beq.n	800357e <HAL_DMA_Abort+0x58a>
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	4a37      	ldr	r2, [pc, #220]	@ (8003610 <HAL_DMA_Abort+0x61c>)
 8003534:	4293      	cmp	r3, r2
 8003536:	d022      	beq.n	800357e <HAL_DMA_Abort+0x58a>
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	4a35      	ldr	r2, [pc, #212]	@ (8003614 <HAL_DMA_Abort+0x620>)
 800353e:	4293      	cmp	r3, r2
 8003540:	d01d      	beq.n	800357e <HAL_DMA_Abort+0x58a>
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	4a34      	ldr	r2, [pc, #208]	@ (8003618 <HAL_DMA_Abort+0x624>)
 8003548:	4293      	cmp	r3, r2
 800354a:	d018      	beq.n	800357e <HAL_DMA_Abort+0x58a>
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	4a32      	ldr	r2, [pc, #200]	@ (800361c <HAL_DMA_Abort+0x628>)
 8003552:	4293      	cmp	r3, r2
 8003554:	d013      	beq.n	800357e <HAL_DMA_Abort+0x58a>
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	4a31      	ldr	r2, [pc, #196]	@ (8003620 <HAL_DMA_Abort+0x62c>)
 800355c:	4293      	cmp	r3, r2
 800355e:	d00e      	beq.n	800357e <HAL_DMA_Abort+0x58a>
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	4a2f      	ldr	r2, [pc, #188]	@ (8003624 <HAL_DMA_Abort+0x630>)
 8003566:	4293      	cmp	r3, r2
 8003568:	d009      	beq.n	800357e <HAL_DMA_Abort+0x58a>
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	4a2e      	ldr	r2, [pc, #184]	@ (8003628 <HAL_DMA_Abort+0x634>)
 8003570:	4293      	cmp	r3, r2
 8003572:	d004      	beq.n	800357e <HAL_DMA_Abort+0x58a>
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	4a2c      	ldr	r2, [pc, #176]	@ (800362c <HAL_DMA_Abort+0x638>)
 800357a:	4293      	cmp	r3, r2
 800357c:	d101      	bne.n	8003582 <HAL_DMA_Abort+0x58e>
 800357e:	2301      	movs	r3, #1
 8003580:	e000      	b.n	8003584 <HAL_DMA_Abort+0x590>
 8003582:	2300      	movs	r3, #0
 8003584:	2b00      	cmp	r3, #0
 8003586:	d015      	beq.n	80035b4 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800358c:	687a      	ldr	r2, [r7, #4]
 800358e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8003590:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003596:	2b00      	cmp	r3, #0
 8003598:	d00c      	beq.n	80035b4 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800359e:	681a      	ldr	r2, [r3, #0]
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80035a4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80035a8:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80035ae:	687a      	ldr	r2, [r7, #4]
 80035b0:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80035b2:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	2201      	movs	r2, #1
 80035b8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	2200      	movs	r2, #0
 80035c0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 80035c4:	2300      	movs	r3, #0
}
 80035c6:	4618      	mov	r0, r3
 80035c8:	3718      	adds	r7, #24
 80035ca:	46bd      	mov	sp, r7
 80035cc:	bd80      	pop	{r7, pc}
 80035ce:	bf00      	nop
 80035d0:	40020010 	.word	0x40020010
 80035d4:	40020028 	.word	0x40020028
 80035d8:	40020040 	.word	0x40020040
 80035dc:	40020058 	.word	0x40020058
 80035e0:	40020070 	.word	0x40020070
 80035e4:	40020088 	.word	0x40020088
 80035e8:	400200a0 	.word	0x400200a0
 80035ec:	400200b8 	.word	0x400200b8
 80035f0:	40020410 	.word	0x40020410
 80035f4:	40020428 	.word	0x40020428
 80035f8:	40020440 	.word	0x40020440
 80035fc:	40020458 	.word	0x40020458
 8003600:	40020470 	.word	0x40020470
 8003604:	40020488 	.word	0x40020488
 8003608:	400204a0 	.word	0x400204a0
 800360c:	400204b8 	.word	0x400204b8
 8003610:	58025408 	.word	0x58025408
 8003614:	5802541c 	.word	0x5802541c
 8003618:	58025430 	.word	0x58025430
 800361c:	58025444 	.word	0x58025444
 8003620:	58025458 	.word	0x58025458
 8003624:	5802546c 	.word	0x5802546c
 8003628:	58025480 	.word	0x58025480
 800362c:	58025494 	.word	0x58025494

08003630 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003630:	b580      	push	{r7, lr}
 8003632:	b084      	sub	sp, #16
 8003634:	af00      	add	r7, sp, #0
 8003636:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	2b00      	cmp	r3, #0
 800363c:	d101      	bne.n	8003642 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 800363e:	2301      	movs	r3, #1
 8003640:	e237      	b.n	8003ab2 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003648:	b2db      	uxtb	r3, r3
 800364a:	2b02      	cmp	r3, #2
 800364c:	d004      	beq.n	8003658 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	2280      	movs	r2, #128	@ 0x80
 8003652:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003654:	2301      	movs	r3, #1
 8003656:	e22c      	b.n	8003ab2 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	4a5c      	ldr	r2, [pc, #368]	@ (80037d0 <HAL_DMA_Abort_IT+0x1a0>)
 800365e:	4293      	cmp	r3, r2
 8003660:	d04a      	beq.n	80036f8 <HAL_DMA_Abort_IT+0xc8>
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	4a5b      	ldr	r2, [pc, #364]	@ (80037d4 <HAL_DMA_Abort_IT+0x1a4>)
 8003668:	4293      	cmp	r3, r2
 800366a:	d045      	beq.n	80036f8 <HAL_DMA_Abort_IT+0xc8>
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	4a59      	ldr	r2, [pc, #356]	@ (80037d8 <HAL_DMA_Abort_IT+0x1a8>)
 8003672:	4293      	cmp	r3, r2
 8003674:	d040      	beq.n	80036f8 <HAL_DMA_Abort_IT+0xc8>
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	4a58      	ldr	r2, [pc, #352]	@ (80037dc <HAL_DMA_Abort_IT+0x1ac>)
 800367c:	4293      	cmp	r3, r2
 800367e:	d03b      	beq.n	80036f8 <HAL_DMA_Abort_IT+0xc8>
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	4a56      	ldr	r2, [pc, #344]	@ (80037e0 <HAL_DMA_Abort_IT+0x1b0>)
 8003686:	4293      	cmp	r3, r2
 8003688:	d036      	beq.n	80036f8 <HAL_DMA_Abort_IT+0xc8>
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	4a55      	ldr	r2, [pc, #340]	@ (80037e4 <HAL_DMA_Abort_IT+0x1b4>)
 8003690:	4293      	cmp	r3, r2
 8003692:	d031      	beq.n	80036f8 <HAL_DMA_Abort_IT+0xc8>
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	4a53      	ldr	r2, [pc, #332]	@ (80037e8 <HAL_DMA_Abort_IT+0x1b8>)
 800369a:	4293      	cmp	r3, r2
 800369c:	d02c      	beq.n	80036f8 <HAL_DMA_Abort_IT+0xc8>
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	4a52      	ldr	r2, [pc, #328]	@ (80037ec <HAL_DMA_Abort_IT+0x1bc>)
 80036a4:	4293      	cmp	r3, r2
 80036a6:	d027      	beq.n	80036f8 <HAL_DMA_Abort_IT+0xc8>
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	4a50      	ldr	r2, [pc, #320]	@ (80037f0 <HAL_DMA_Abort_IT+0x1c0>)
 80036ae:	4293      	cmp	r3, r2
 80036b0:	d022      	beq.n	80036f8 <HAL_DMA_Abort_IT+0xc8>
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	4a4f      	ldr	r2, [pc, #316]	@ (80037f4 <HAL_DMA_Abort_IT+0x1c4>)
 80036b8:	4293      	cmp	r3, r2
 80036ba:	d01d      	beq.n	80036f8 <HAL_DMA_Abort_IT+0xc8>
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	4a4d      	ldr	r2, [pc, #308]	@ (80037f8 <HAL_DMA_Abort_IT+0x1c8>)
 80036c2:	4293      	cmp	r3, r2
 80036c4:	d018      	beq.n	80036f8 <HAL_DMA_Abort_IT+0xc8>
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	4a4c      	ldr	r2, [pc, #304]	@ (80037fc <HAL_DMA_Abort_IT+0x1cc>)
 80036cc:	4293      	cmp	r3, r2
 80036ce:	d013      	beq.n	80036f8 <HAL_DMA_Abort_IT+0xc8>
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	4a4a      	ldr	r2, [pc, #296]	@ (8003800 <HAL_DMA_Abort_IT+0x1d0>)
 80036d6:	4293      	cmp	r3, r2
 80036d8:	d00e      	beq.n	80036f8 <HAL_DMA_Abort_IT+0xc8>
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	4a49      	ldr	r2, [pc, #292]	@ (8003804 <HAL_DMA_Abort_IT+0x1d4>)
 80036e0:	4293      	cmp	r3, r2
 80036e2:	d009      	beq.n	80036f8 <HAL_DMA_Abort_IT+0xc8>
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	4a47      	ldr	r2, [pc, #284]	@ (8003808 <HAL_DMA_Abort_IT+0x1d8>)
 80036ea:	4293      	cmp	r3, r2
 80036ec:	d004      	beq.n	80036f8 <HAL_DMA_Abort_IT+0xc8>
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	4a46      	ldr	r2, [pc, #280]	@ (800380c <HAL_DMA_Abort_IT+0x1dc>)
 80036f4:	4293      	cmp	r3, r2
 80036f6:	d101      	bne.n	80036fc <HAL_DMA_Abort_IT+0xcc>
 80036f8:	2301      	movs	r3, #1
 80036fa:	e000      	b.n	80036fe <HAL_DMA_Abort_IT+0xce>
 80036fc:	2300      	movs	r3, #0
 80036fe:	2b00      	cmp	r3, #0
 8003700:	f000 8086 	beq.w	8003810 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	2204      	movs	r2, #4
 8003708:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	4a2f      	ldr	r2, [pc, #188]	@ (80037d0 <HAL_DMA_Abort_IT+0x1a0>)
 8003712:	4293      	cmp	r3, r2
 8003714:	d04a      	beq.n	80037ac <HAL_DMA_Abort_IT+0x17c>
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	4a2e      	ldr	r2, [pc, #184]	@ (80037d4 <HAL_DMA_Abort_IT+0x1a4>)
 800371c:	4293      	cmp	r3, r2
 800371e:	d045      	beq.n	80037ac <HAL_DMA_Abort_IT+0x17c>
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	4a2c      	ldr	r2, [pc, #176]	@ (80037d8 <HAL_DMA_Abort_IT+0x1a8>)
 8003726:	4293      	cmp	r3, r2
 8003728:	d040      	beq.n	80037ac <HAL_DMA_Abort_IT+0x17c>
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	4a2b      	ldr	r2, [pc, #172]	@ (80037dc <HAL_DMA_Abort_IT+0x1ac>)
 8003730:	4293      	cmp	r3, r2
 8003732:	d03b      	beq.n	80037ac <HAL_DMA_Abort_IT+0x17c>
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	4a29      	ldr	r2, [pc, #164]	@ (80037e0 <HAL_DMA_Abort_IT+0x1b0>)
 800373a:	4293      	cmp	r3, r2
 800373c:	d036      	beq.n	80037ac <HAL_DMA_Abort_IT+0x17c>
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	4a28      	ldr	r2, [pc, #160]	@ (80037e4 <HAL_DMA_Abort_IT+0x1b4>)
 8003744:	4293      	cmp	r3, r2
 8003746:	d031      	beq.n	80037ac <HAL_DMA_Abort_IT+0x17c>
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	4a26      	ldr	r2, [pc, #152]	@ (80037e8 <HAL_DMA_Abort_IT+0x1b8>)
 800374e:	4293      	cmp	r3, r2
 8003750:	d02c      	beq.n	80037ac <HAL_DMA_Abort_IT+0x17c>
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	4a25      	ldr	r2, [pc, #148]	@ (80037ec <HAL_DMA_Abort_IT+0x1bc>)
 8003758:	4293      	cmp	r3, r2
 800375a:	d027      	beq.n	80037ac <HAL_DMA_Abort_IT+0x17c>
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	4a23      	ldr	r2, [pc, #140]	@ (80037f0 <HAL_DMA_Abort_IT+0x1c0>)
 8003762:	4293      	cmp	r3, r2
 8003764:	d022      	beq.n	80037ac <HAL_DMA_Abort_IT+0x17c>
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	4a22      	ldr	r2, [pc, #136]	@ (80037f4 <HAL_DMA_Abort_IT+0x1c4>)
 800376c:	4293      	cmp	r3, r2
 800376e:	d01d      	beq.n	80037ac <HAL_DMA_Abort_IT+0x17c>
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	4a20      	ldr	r2, [pc, #128]	@ (80037f8 <HAL_DMA_Abort_IT+0x1c8>)
 8003776:	4293      	cmp	r3, r2
 8003778:	d018      	beq.n	80037ac <HAL_DMA_Abort_IT+0x17c>
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	4a1f      	ldr	r2, [pc, #124]	@ (80037fc <HAL_DMA_Abort_IT+0x1cc>)
 8003780:	4293      	cmp	r3, r2
 8003782:	d013      	beq.n	80037ac <HAL_DMA_Abort_IT+0x17c>
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	4a1d      	ldr	r2, [pc, #116]	@ (8003800 <HAL_DMA_Abort_IT+0x1d0>)
 800378a:	4293      	cmp	r3, r2
 800378c:	d00e      	beq.n	80037ac <HAL_DMA_Abort_IT+0x17c>
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	4a1c      	ldr	r2, [pc, #112]	@ (8003804 <HAL_DMA_Abort_IT+0x1d4>)
 8003794:	4293      	cmp	r3, r2
 8003796:	d009      	beq.n	80037ac <HAL_DMA_Abort_IT+0x17c>
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	4a1a      	ldr	r2, [pc, #104]	@ (8003808 <HAL_DMA_Abort_IT+0x1d8>)
 800379e:	4293      	cmp	r3, r2
 80037a0:	d004      	beq.n	80037ac <HAL_DMA_Abort_IT+0x17c>
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	4a19      	ldr	r2, [pc, #100]	@ (800380c <HAL_DMA_Abort_IT+0x1dc>)
 80037a8:	4293      	cmp	r3, r2
 80037aa:	d108      	bne.n	80037be <HAL_DMA_Abort_IT+0x18e>
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	681a      	ldr	r2, [r3, #0]
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f022 0201 	bic.w	r2, r2, #1
 80037ba:	601a      	str	r2, [r3, #0]
 80037bc:	e178      	b.n	8003ab0 <HAL_DMA_Abort_IT+0x480>
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	681a      	ldr	r2, [r3, #0]
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	f022 0201 	bic.w	r2, r2, #1
 80037cc:	601a      	str	r2, [r3, #0]
 80037ce:	e16f      	b.n	8003ab0 <HAL_DMA_Abort_IT+0x480>
 80037d0:	40020010 	.word	0x40020010
 80037d4:	40020028 	.word	0x40020028
 80037d8:	40020040 	.word	0x40020040
 80037dc:	40020058 	.word	0x40020058
 80037e0:	40020070 	.word	0x40020070
 80037e4:	40020088 	.word	0x40020088
 80037e8:	400200a0 	.word	0x400200a0
 80037ec:	400200b8 	.word	0x400200b8
 80037f0:	40020410 	.word	0x40020410
 80037f4:	40020428 	.word	0x40020428
 80037f8:	40020440 	.word	0x40020440
 80037fc:	40020458 	.word	0x40020458
 8003800:	40020470 	.word	0x40020470
 8003804:	40020488 	.word	0x40020488
 8003808:	400204a0 	.word	0x400204a0
 800380c:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	681a      	ldr	r2, [r3, #0]
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f022 020e 	bic.w	r2, r2, #14
 800381e:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	4a6c      	ldr	r2, [pc, #432]	@ (80039d8 <HAL_DMA_Abort_IT+0x3a8>)
 8003826:	4293      	cmp	r3, r2
 8003828:	d04a      	beq.n	80038c0 <HAL_DMA_Abort_IT+0x290>
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	4a6b      	ldr	r2, [pc, #428]	@ (80039dc <HAL_DMA_Abort_IT+0x3ac>)
 8003830:	4293      	cmp	r3, r2
 8003832:	d045      	beq.n	80038c0 <HAL_DMA_Abort_IT+0x290>
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	4a69      	ldr	r2, [pc, #420]	@ (80039e0 <HAL_DMA_Abort_IT+0x3b0>)
 800383a:	4293      	cmp	r3, r2
 800383c:	d040      	beq.n	80038c0 <HAL_DMA_Abort_IT+0x290>
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	4a68      	ldr	r2, [pc, #416]	@ (80039e4 <HAL_DMA_Abort_IT+0x3b4>)
 8003844:	4293      	cmp	r3, r2
 8003846:	d03b      	beq.n	80038c0 <HAL_DMA_Abort_IT+0x290>
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	4a66      	ldr	r2, [pc, #408]	@ (80039e8 <HAL_DMA_Abort_IT+0x3b8>)
 800384e:	4293      	cmp	r3, r2
 8003850:	d036      	beq.n	80038c0 <HAL_DMA_Abort_IT+0x290>
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	4a65      	ldr	r2, [pc, #404]	@ (80039ec <HAL_DMA_Abort_IT+0x3bc>)
 8003858:	4293      	cmp	r3, r2
 800385a:	d031      	beq.n	80038c0 <HAL_DMA_Abort_IT+0x290>
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	4a63      	ldr	r2, [pc, #396]	@ (80039f0 <HAL_DMA_Abort_IT+0x3c0>)
 8003862:	4293      	cmp	r3, r2
 8003864:	d02c      	beq.n	80038c0 <HAL_DMA_Abort_IT+0x290>
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	4a62      	ldr	r2, [pc, #392]	@ (80039f4 <HAL_DMA_Abort_IT+0x3c4>)
 800386c:	4293      	cmp	r3, r2
 800386e:	d027      	beq.n	80038c0 <HAL_DMA_Abort_IT+0x290>
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	4a60      	ldr	r2, [pc, #384]	@ (80039f8 <HAL_DMA_Abort_IT+0x3c8>)
 8003876:	4293      	cmp	r3, r2
 8003878:	d022      	beq.n	80038c0 <HAL_DMA_Abort_IT+0x290>
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	4a5f      	ldr	r2, [pc, #380]	@ (80039fc <HAL_DMA_Abort_IT+0x3cc>)
 8003880:	4293      	cmp	r3, r2
 8003882:	d01d      	beq.n	80038c0 <HAL_DMA_Abort_IT+0x290>
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	4a5d      	ldr	r2, [pc, #372]	@ (8003a00 <HAL_DMA_Abort_IT+0x3d0>)
 800388a:	4293      	cmp	r3, r2
 800388c:	d018      	beq.n	80038c0 <HAL_DMA_Abort_IT+0x290>
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	4a5c      	ldr	r2, [pc, #368]	@ (8003a04 <HAL_DMA_Abort_IT+0x3d4>)
 8003894:	4293      	cmp	r3, r2
 8003896:	d013      	beq.n	80038c0 <HAL_DMA_Abort_IT+0x290>
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	4a5a      	ldr	r2, [pc, #360]	@ (8003a08 <HAL_DMA_Abort_IT+0x3d8>)
 800389e:	4293      	cmp	r3, r2
 80038a0:	d00e      	beq.n	80038c0 <HAL_DMA_Abort_IT+0x290>
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	4a59      	ldr	r2, [pc, #356]	@ (8003a0c <HAL_DMA_Abort_IT+0x3dc>)
 80038a8:	4293      	cmp	r3, r2
 80038aa:	d009      	beq.n	80038c0 <HAL_DMA_Abort_IT+0x290>
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	4a57      	ldr	r2, [pc, #348]	@ (8003a10 <HAL_DMA_Abort_IT+0x3e0>)
 80038b2:	4293      	cmp	r3, r2
 80038b4:	d004      	beq.n	80038c0 <HAL_DMA_Abort_IT+0x290>
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	4a56      	ldr	r2, [pc, #344]	@ (8003a14 <HAL_DMA_Abort_IT+0x3e4>)
 80038bc:	4293      	cmp	r3, r2
 80038be:	d108      	bne.n	80038d2 <HAL_DMA_Abort_IT+0x2a2>
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	681a      	ldr	r2, [r3, #0]
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f022 0201 	bic.w	r2, r2, #1
 80038ce:	601a      	str	r2, [r3, #0]
 80038d0:	e007      	b.n	80038e2 <HAL_DMA_Abort_IT+0x2b2>
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	681a      	ldr	r2, [r3, #0]
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f022 0201 	bic.w	r2, r2, #1
 80038e0:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	4a3c      	ldr	r2, [pc, #240]	@ (80039d8 <HAL_DMA_Abort_IT+0x3a8>)
 80038e8:	4293      	cmp	r3, r2
 80038ea:	d072      	beq.n	80039d2 <HAL_DMA_Abort_IT+0x3a2>
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	4a3a      	ldr	r2, [pc, #232]	@ (80039dc <HAL_DMA_Abort_IT+0x3ac>)
 80038f2:	4293      	cmp	r3, r2
 80038f4:	d06d      	beq.n	80039d2 <HAL_DMA_Abort_IT+0x3a2>
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	4a39      	ldr	r2, [pc, #228]	@ (80039e0 <HAL_DMA_Abort_IT+0x3b0>)
 80038fc:	4293      	cmp	r3, r2
 80038fe:	d068      	beq.n	80039d2 <HAL_DMA_Abort_IT+0x3a2>
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	4a37      	ldr	r2, [pc, #220]	@ (80039e4 <HAL_DMA_Abort_IT+0x3b4>)
 8003906:	4293      	cmp	r3, r2
 8003908:	d063      	beq.n	80039d2 <HAL_DMA_Abort_IT+0x3a2>
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	4a36      	ldr	r2, [pc, #216]	@ (80039e8 <HAL_DMA_Abort_IT+0x3b8>)
 8003910:	4293      	cmp	r3, r2
 8003912:	d05e      	beq.n	80039d2 <HAL_DMA_Abort_IT+0x3a2>
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	4a34      	ldr	r2, [pc, #208]	@ (80039ec <HAL_DMA_Abort_IT+0x3bc>)
 800391a:	4293      	cmp	r3, r2
 800391c:	d059      	beq.n	80039d2 <HAL_DMA_Abort_IT+0x3a2>
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	4a33      	ldr	r2, [pc, #204]	@ (80039f0 <HAL_DMA_Abort_IT+0x3c0>)
 8003924:	4293      	cmp	r3, r2
 8003926:	d054      	beq.n	80039d2 <HAL_DMA_Abort_IT+0x3a2>
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	4a31      	ldr	r2, [pc, #196]	@ (80039f4 <HAL_DMA_Abort_IT+0x3c4>)
 800392e:	4293      	cmp	r3, r2
 8003930:	d04f      	beq.n	80039d2 <HAL_DMA_Abort_IT+0x3a2>
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	4a30      	ldr	r2, [pc, #192]	@ (80039f8 <HAL_DMA_Abort_IT+0x3c8>)
 8003938:	4293      	cmp	r3, r2
 800393a:	d04a      	beq.n	80039d2 <HAL_DMA_Abort_IT+0x3a2>
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	4a2e      	ldr	r2, [pc, #184]	@ (80039fc <HAL_DMA_Abort_IT+0x3cc>)
 8003942:	4293      	cmp	r3, r2
 8003944:	d045      	beq.n	80039d2 <HAL_DMA_Abort_IT+0x3a2>
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	4a2d      	ldr	r2, [pc, #180]	@ (8003a00 <HAL_DMA_Abort_IT+0x3d0>)
 800394c:	4293      	cmp	r3, r2
 800394e:	d040      	beq.n	80039d2 <HAL_DMA_Abort_IT+0x3a2>
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	4a2b      	ldr	r2, [pc, #172]	@ (8003a04 <HAL_DMA_Abort_IT+0x3d4>)
 8003956:	4293      	cmp	r3, r2
 8003958:	d03b      	beq.n	80039d2 <HAL_DMA_Abort_IT+0x3a2>
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	4a2a      	ldr	r2, [pc, #168]	@ (8003a08 <HAL_DMA_Abort_IT+0x3d8>)
 8003960:	4293      	cmp	r3, r2
 8003962:	d036      	beq.n	80039d2 <HAL_DMA_Abort_IT+0x3a2>
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	4a28      	ldr	r2, [pc, #160]	@ (8003a0c <HAL_DMA_Abort_IT+0x3dc>)
 800396a:	4293      	cmp	r3, r2
 800396c:	d031      	beq.n	80039d2 <HAL_DMA_Abort_IT+0x3a2>
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	4a27      	ldr	r2, [pc, #156]	@ (8003a10 <HAL_DMA_Abort_IT+0x3e0>)
 8003974:	4293      	cmp	r3, r2
 8003976:	d02c      	beq.n	80039d2 <HAL_DMA_Abort_IT+0x3a2>
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	4a25      	ldr	r2, [pc, #148]	@ (8003a14 <HAL_DMA_Abort_IT+0x3e4>)
 800397e:	4293      	cmp	r3, r2
 8003980:	d027      	beq.n	80039d2 <HAL_DMA_Abort_IT+0x3a2>
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	4a24      	ldr	r2, [pc, #144]	@ (8003a18 <HAL_DMA_Abort_IT+0x3e8>)
 8003988:	4293      	cmp	r3, r2
 800398a:	d022      	beq.n	80039d2 <HAL_DMA_Abort_IT+0x3a2>
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	4a22      	ldr	r2, [pc, #136]	@ (8003a1c <HAL_DMA_Abort_IT+0x3ec>)
 8003992:	4293      	cmp	r3, r2
 8003994:	d01d      	beq.n	80039d2 <HAL_DMA_Abort_IT+0x3a2>
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	4a21      	ldr	r2, [pc, #132]	@ (8003a20 <HAL_DMA_Abort_IT+0x3f0>)
 800399c:	4293      	cmp	r3, r2
 800399e:	d018      	beq.n	80039d2 <HAL_DMA_Abort_IT+0x3a2>
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	4a1f      	ldr	r2, [pc, #124]	@ (8003a24 <HAL_DMA_Abort_IT+0x3f4>)
 80039a6:	4293      	cmp	r3, r2
 80039a8:	d013      	beq.n	80039d2 <HAL_DMA_Abort_IT+0x3a2>
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	4a1e      	ldr	r2, [pc, #120]	@ (8003a28 <HAL_DMA_Abort_IT+0x3f8>)
 80039b0:	4293      	cmp	r3, r2
 80039b2:	d00e      	beq.n	80039d2 <HAL_DMA_Abort_IT+0x3a2>
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	4a1c      	ldr	r2, [pc, #112]	@ (8003a2c <HAL_DMA_Abort_IT+0x3fc>)
 80039ba:	4293      	cmp	r3, r2
 80039bc:	d009      	beq.n	80039d2 <HAL_DMA_Abort_IT+0x3a2>
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	4a1b      	ldr	r2, [pc, #108]	@ (8003a30 <HAL_DMA_Abort_IT+0x400>)
 80039c4:	4293      	cmp	r3, r2
 80039c6:	d004      	beq.n	80039d2 <HAL_DMA_Abort_IT+0x3a2>
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	4a19      	ldr	r2, [pc, #100]	@ (8003a34 <HAL_DMA_Abort_IT+0x404>)
 80039ce:	4293      	cmp	r3, r2
 80039d0:	d132      	bne.n	8003a38 <HAL_DMA_Abort_IT+0x408>
 80039d2:	2301      	movs	r3, #1
 80039d4:	e031      	b.n	8003a3a <HAL_DMA_Abort_IT+0x40a>
 80039d6:	bf00      	nop
 80039d8:	40020010 	.word	0x40020010
 80039dc:	40020028 	.word	0x40020028
 80039e0:	40020040 	.word	0x40020040
 80039e4:	40020058 	.word	0x40020058
 80039e8:	40020070 	.word	0x40020070
 80039ec:	40020088 	.word	0x40020088
 80039f0:	400200a0 	.word	0x400200a0
 80039f4:	400200b8 	.word	0x400200b8
 80039f8:	40020410 	.word	0x40020410
 80039fc:	40020428 	.word	0x40020428
 8003a00:	40020440 	.word	0x40020440
 8003a04:	40020458 	.word	0x40020458
 8003a08:	40020470 	.word	0x40020470
 8003a0c:	40020488 	.word	0x40020488
 8003a10:	400204a0 	.word	0x400204a0
 8003a14:	400204b8 	.word	0x400204b8
 8003a18:	58025408 	.word	0x58025408
 8003a1c:	5802541c 	.word	0x5802541c
 8003a20:	58025430 	.word	0x58025430
 8003a24:	58025444 	.word	0x58025444
 8003a28:	58025458 	.word	0x58025458
 8003a2c:	5802546c 	.word	0x5802546c
 8003a30:	58025480 	.word	0x58025480
 8003a34:	58025494 	.word	0x58025494
 8003a38:	2300      	movs	r3, #0
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d028      	beq.n	8003a90 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a42:	681a      	ldr	r2, [r3, #0]
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a48:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003a4c:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a52:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a58:	f003 031f 	and.w	r3, r3, #31
 8003a5c:	2201      	movs	r2, #1
 8003a5e:	409a      	lsls	r2, r3
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003a68:	687a      	ldr	r2, [r7, #4]
 8003a6a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8003a6c:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d00c      	beq.n	8003a90 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003a7a:	681a      	ldr	r2, [r3, #0]
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003a80:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003a84:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a8a:	687a      	ldr	r2, [r7, #4]
 8003a8c:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8003a8e:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	2201      	movs	r2, #1
 8003a94:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	2200      	movs	r2, #0
 8003a9c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d003      	beq.n	8003ab0 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003aac:	6878      	ldr	r0, [r7, #4]
 8003aae:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8003ab0:	2300      	movs	r3, #0
}
 8003ab2:	4618      	mov	r0, r3
 8003ab4:	3710      	adds	r7, #16
 8003ab6:	46bd      	mov	sp, r7
 8003ab8:	bd80      	pop	{r7, pc}
 8003aba:	bf00      	nop

08003abc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8003abc:	b480      	push	{r7}
 8003abe:	b089      	sub	sp, #36	@ 0x24
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	6078      	str	r0, [r7, #4]
 8003ac4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003ac6:	2300      	movs	r3, #0
 8003ac8:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8003aca:	4b89      	ldr	r3, [pc, #548]	@ (8003cf0 <HAL_GPIO_Init+0x234>)
 8003acc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003ace:	e194      	b.n	8003dfa <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003ad0:	683b      	ldr	r3, [r7, #0]
 8003ad2:	681a      	ldr	r2, [r3, #0]
 8003ad4:	2101      	movs	r1, #1
 8003ad6:	69fb      	ldr	r3, [r7, #28]
 8003ad8:	fa01 f303 	lsl.w	r3, r1, r3
 8003adc:	4013      	ands	r3, r2
 8003ade:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8003ae0:	693b      	ldr	r3, [r7, #16]
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	f000 8186 	beq.w	8003df4 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003ae8:	683b      	ldr	r3, [r7, #0]
 8003aea:	685b      	ldr	r3, [r3, #4]
 8003aec:	f003 0303 	and.w	r3, r3, #3
 8003af0:	2b01      	cmp	r3, #1
 8003af2:	d005      	beq.n	8003b00 <HAL_GPIO_Init+0x44>
 8003af4:	683b      	ldr	r3, [r7, #0]
 8003af6:	685b      	ldr	r3, [r3, #4]
 8003af8:	f003 0303 	and.w	r3, r3, #3
 8003afc:	2b02      	cmp	r3, #2
 8003afe:	d130      	bne.n	8003b62 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	689b      	ldr	r3, [r3, #8]
 8003b04:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003b06:	69fb      	ldr	r3, [r7, #28]
 8003b08:	005b      	lsls	r3, r3, #1
 8003b0a:	2203      	movs	r2, #3
 8003b0c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b10:	43db      	mvns	r3, r3
 8003b12:	69ba      	ldr	r2, [r7, #24]
 8003b14:	4013      	ands	r3, r2
 8003b16:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003b18:	683b      	ldr	r3, [r7, #0]
 8003b1a:	68da      	ldr	r2, [r3, #12]
 8003b1c:	69fb      	ldr	r3, [r7, #28]
 8003b1e:	005b      	lsls	r3, r3, #1
 8003b20:	fa02 f303 	lsl.w	r3, r2, r3
 8003b24:	69ba      	ldr	r2, [r7, #24]
 8003b26:	4313      	orrs	r3, r2
 8003b28:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	69ba      	ldr	r2, [r7, #24]
 8003b2e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	685b      	ldr	r3, [r3, #4]
 8003b34:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003b36:	2201      	movs	r2, #1
 8003b38:	69fb      	ldr	r3, [r7, #28]
 8003b3a:	fa02 f303 	lsl.w	r3, r2, r3
 8003b3e:	43db      	mvns	r3, r3
 8003b40:	69ba      	ldr	r2, [r7, #24]
 8003b42:	4013      	ands	r3, r2
 8003b44:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003b46:	683b      	ldr	r3, [r7, #0]
 8003b48:	685b      	ldr	r3, [r3, #4]
 8003b4a:	091b      	lsrs	r3, r3, #4
 8003b4c:	f003 0201 	and.w	r2, r3, #1
 8003b50:	69fb      	ldr	r3, [r7, #28]
 8003b52:	fa02 f303 	lsl.w	r3, r2, r3
 8003b56:	69ba      	ldr	r2, [r7, #24]
 8003b58:	4313      	orrs	r3, r2
 8003b5a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	69ba      	ldr	r2, [r7, #24]
 8003b60:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003b62:	683b      	ldr	r3, [r7, #0]
 8003b64:	685b      	ldr	r3, [r3, #4]
 8003b66:	f003 0303 	and.w	r3, r3, #3
 8003b6a:	2b03      	cmp	r3, #3
 8003b6c:	d017      	beq.n	8003b9e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	68db      	ldr	r3, [r3, #12]
 8003b72:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003b74:	69fb      	ldr	r3, [r7, #28]
 8003b76:	005b      	lsls	r3, r3, #1
 8003b78:	2203      	movs	r2, #3
 8003b7a:	fa02 f303 	lsl.w	r3, r2, r3
 8003b7e:	43db      	mvns	r3, r3
 8003b80:	69ba      	ldr	r2, [r7, #24]
 8003b82:	4013      	ands	r3, r2
 8003b84:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003b86:	683b      	ldr	r3, [r7, #0]
 8003b88:	689a      	ldr	r2, [r3, #8]
 8003b8a:	69fb      	ldr	r3, [r7, #28]
 8003b8c:	005b      	lsls	r3, r3, #1
 8003b8e:	fa02 f303 	lsl.w	r3, r2, r3
 8003b92:	69ba      	ldr	r2, [r7, #24]
 8003b94:	4313      	orrs	r3, r2
 8003b96:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	69ba      	ldr	r2, [r7, #24]
 8003b9c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003b9e:	683b      	ldr	r3, [r7, #0]
 8003ba0:	685b      	ldr	r3, [r3, #4]
 8003ba2:	f003 0303 	and.w	r3, r3, #3
 8003ba6:	2b02      	cmp	r3, #2
 8003ba8:	d123      	bne.n	8003bf2 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003baa:	69fb      	ldr	r3, [r7, #28]
 8003bac:	08da      	lsrs	r2, r3, #3
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	3208      	adds	r2, #8
 8003bb2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003bb6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003bb8:	69fb      	ldr	r3, [r7, #28]
 8003bba:	f003 0307 	and.w	r3, r3, #7
 8003bbe:	009b      	lsls	r3, r3, #2
 8003bc0:	220f      	movs	r2, #15
 8003bc2:	fa02 f303 	lsl.w	r3, r2, r3
 8003bc6:	43db      	mvns	r3, r3
 8003bc8:	69ba      	ldr	r2, [r7, #24]
 8003bca:	4013      	ands	r3, r2
 8003bcc:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003bce:	683b      	ldr	r3, [r7, #0]
 8003bd0:	691a      	ldr	r2, [r3, #16]
 8003bd2:	69fb      	ldr	r3, [r7, #28]
 8003bd4:	f003 0307 	and.w	r3, r3, #7
 8003bd8:	009b      	lsls	r3, r3, #2
 8003bda:	fa02 f303 	lsl.w	r3, r2, r3
 8003bde:	69ba      	ldr	r2, [r7, #24]
 8003be0:	4313      	orrs	r3, r2
 8003be2:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003be4:	69fb      	ldr	r3, [r7, #28]
 8003be6:	08da      	lsrs	r2, r3, #3
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	3208      	adds	r2, #8
 8003bec:	69b9      	ldr	r1, [r7, #24]
 8003bee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003bf8:	69fb      	ldr	r3, [r7, #28]
 8003bfa:	005b      	lsls	r3, r3, #1
 8003bfc:	2203      	movs	r2, #3
 8003bfe:	fa02 f303 	lsl.w	r3, r2, r3
 8003c02:	43db      	mvns	r3, r3
 8003c04:	69ba      	ldr	r2, [r7, #24]
 8003c06:	4013      	ands	r3, r2
 8003c08:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003c0a:	683b      	ldr	r3, [r7, #0]
 8003c0c:	685b      	ldr	r3, [r3, #4]
 8003c0e:	f003 0203 	and.w	r2, r3, #3
 8003c12:	69fb      	ldr	r3, [r7, #28]
 8003c14:	005b      	lsls	r3, r3, #1
 8003c16:	fa02 f303 	lsl.w	r3, r2, r3
 8003c1a:	69ba      	ldr	r2, [r7, #24]
 8003c1c:	4313      	orrs	r3, r2
 8003c1e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	69ba      	ldr	r2, [r7, #24]
 8003c24:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003c26:	683b      	ldr	r3, [r7, #0]
 8003c28:	685b      	ldr	r3, [r3, #4]
 8003c2a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	f000 80e0 	beq.w	8003df4 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003c34:	4b2f      	ldr	r3, [pc, #188]	@ (8003cf4 <HAL_GPIO_Init+0x238>)
 8003c36:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003c3a:	4a2e      	ldr	r2, [pc, #184]	@ (8003cf4 <HAL_GPIO_Init+0x238>)
 8003c3c:	f043 0302 	orr.w	r3, r3, #2
 8003c40:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8003c44:	4b2b      	ldr	r3, [pc, #172]	@ (8003cf4 <HAL_GPIO_Init+0x238>)
 8003c46:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003c4a:	f003 0302 	and.w	r3, r3, #2
 8003c4e:	60fb      	str	r3, [r7, #12]
 8003c50:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003c52:	4a29      	ldr	r2, [pc, #164]	@ (8003cf8 <HAL_GPIO_Init+0x23c>)
 8003c54:	69fb      	ldr	r3, [r7, #28]
 8003c56:	089b      	lsrs	r3, r3, #2
 8003c58:	3302      	adds	r3, #2
 8003c5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003c60:	69fb      	ldr	r3, [r7, #28]
 8003c62:	f003 0303 	and.w	r3, r3, #3
 8003c66:	009b      	lsls	r3, r3, #2
 8003c68:	220f      	movs	r2, #15
 8003c6a:	fa02 f303 	lsl.w	r3, r2, r3
 8003c6e:	43db      	mvns	r3, r3
 8003c70:	69ba      	ldr	r2, [r7, #24]
 8003c72:	4013      	ands	r3, r2
 8003c74:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	4a20      	ldr	r2, [pc, #128]	@ (8003cfc <HAL_GPIO_Init+0x240>)
 8003c7a:	4293      	cmp	r3, r2
 8003c7c:	d052      	beq.n	8003d24 <HAL_GPIO_Init+0x268>
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	4a1f      	ldr	r2, [pc, #124]	@ (8003d00 <HAL_GPIO_Init+0x244>)
 8003c82:	4293      	cmp	r3, r2
 8003c84:	d031      	beq.n	8003cea <HAL_GPIO_Init+0x22e>
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	4a1e      	ldr	r2, [pc, #120]	@ (8003d04 <HAL_GPIO_Init+0x248>)
 8003c8a:	4293      	cmp	r3, r2
 8003c8c:	d02b      	beq.n	8003ce6 <HAL_GPIO_Init+0x22a>
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	4a1d      	ldr	r2, [pc, #116]	@ (8003d08 <HAL_GPIO_Init+0x24c>)
 8003c92:	4293      	cmp	r3, r2
 8003c94:	d025      	beq.n	8003ce2 <HAL_GPIO_Init+0x226>
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	4a1c      	ldr	r2, [pc, #112]	@ (8003d0c <HAL_GPIO_Init+0x250>)
 8003c9a:	4293      	cmp	r3, r2
 8003c9c:	d01f      	beq.n	8003cde <HAL_GPIO_Init+0x222>
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	4a1b      	ldr	r2, [pc, #108]	@ (8003d10 <HAL_GPIO_Init+0x254>)
 8003ca2:	4293      	cmp	r3, r2
 8003ca4:	d019      	beq.n	8003cda <HAL_GPIO_Init+0x21e>
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	4a1a      	ldr	r2, [pc, #104]	@ (8003d14 <HAL_GPIO_Init+0x258>)
 8003caa:	4293      	cmp	r3, r2
 8003cac:	d013      	beq.n	8003cd6 <HAL_GPIO_Init+0x21a>
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	4a19      	ldr	r2, [pc, #100]	@ (8003d18 <HAL_GPIO_Init+0x25c>)
 8003cb2:	4293      	cmp	r3, r2
 8003cb4:	d00d      	beq.n	8003cd2 <HAL_GPIO_Init+0x216>
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	4a18      	ldr	r2, [pc, #96]	@ (8003d1c <HAL_GPIO_Init+0x260>)
 8003cba:	4293      	cmp	r3, r2
 8003cbc:	d007      	beq.n	8003cce <HAL_GPIO_Init+0x212>
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	4a17      	ldr	r2, [pc, #92]	@ (8003d20 <HAL_GPIO_Init+0x264>)
 8003cc2:	4293      	cmp	r3, r2
 8003cc4:	d101      	bne.n	8003cca <HAL_GPIO_Init+0x20e>
 8003cc6:	2309      	movs	r3, #9
 8003cc8:	e02d      	b.n	8003d26 <HAL_GPIO_Init+0x26a>
 8003cca:	230a      	movs	r3, #10
 8003ccc:	e02b      	b.n	8003d26 <HAL_GPIO_Init+0x26a>
 8003cce:	2308      	movs	r3, #8
 8003cd0:	e029      	b.n	8003d26 <HAL_GPIO_Init+0x26a>
 8003cd2:	2307      	movs	r3, #7
 8003cd4:	e027      	b.n	8003d26 <HAL_GPIO_Init+0x26a>
 8003cd6:	2306      	movs	r3, #6
 8003cd8:	e025      	b.n	8003d26 <HAL_GPIO_Init+0x26a>
 8003cda:	2305      	movs	r3, #5
 8003cdc:	e023      	b.n	8003d26 <HAL_GPIO_Init+0x26a>
 8003cde:	2304      	movs	r3, #4
 8003ce0:	e021      	b.n	8003d26 <HAL_GPIO_Init+0x26a>
 8003ce2:	2303      	movs	r3, #3
 8003ce4:	e01f      	b.n	8003d26 <HAL_GPIO_Init+0x26a>
 8003ce6:	2302      	movs	r3, #2
 8003ce8:	e01d      	b.n	8003d26 <HAL_GPIO_Init+0x26a>
 8003cea:	2301      	movs	r3, #1
 8003cec:	e01b      	b.n	8003d26 <HAL_GPIO_Init+0x26a>
 8003cee:	bf00      	nop
 8003cf0:	58000080 	.word	0x58000080
 8003cf4:	58024400 	.word	0x58024400
 8003cf8:	58000400 	.word	0x58000400
 8003cfc:	58020000 	.word	0x58020000
 8003d00:	58020400 	.word	0x58020400
 8003d04:	58020800 	.word	0x58020800
 8003d08:	58020c00 	.word	0x58020c00
 8003d0c:	58021000 	.word	0x58021000
 8003d10:	58021400 	.word	0x58021400
 8003d14:	58021800 	.word	0x58021800
 8003d18:	58021c00 	.word	0x58021c00
 8003d1c:	58022000 	.word	0x58022000
 8003d20:	58022400 	.word	0x58022400
 8003d24:	2300      	movs	r3, #0
 8003d26:	69fa      	ldr	r2, [r7, #28]
 8003d28:	f002 0203 	and.w	r2, r2, #3
 8003d2c:	0092      	lsls	r2, r2, #2
 8003d2e:	4093      	lsls	r3, r2
 8003d30:	69ba      	ldr	r2, [r7, #24]
 8003d32:	4313      	orrs	r3, r2
 8003d34:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003d36:	4938      	ldr	r1, [pc, #224]	@ (8003e18 <HAL_GPIO_Init+0x35c>)
 8003d38:	69fb      	ldr	r3, [r7, #28]
 8003d3a:	089b      	lsrs	r3, r3, #2
 8003d3c:	3302      	adds	r3, #2
 8003d3e:	69ba      	ldr	r2, [r7, #24]
 8003d40:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003d44:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003d4c:	693b      	ldr	r3, [r7, #16]
 8003d4e:	43db      	mvns	r3, r3
 8003d50:	69ba      	ldr	r2, [r7, #24]
 8003d52:	4013      	ands	r3, r2
 8003d54:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003d56:	683b      	ldr	r3, [r7, #0]
 8003d58:	685b      	ldr	r3, [r3, #4]
 8003d5a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d003      	beq.n	8003d6a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8003d62:	69ba      	ldr	r2, [r7, #24]
 8003d64:	693b      	ldr	r3, [r7, #16]
 8003d66:	4313      	orrs	r3, r2
 8003d68:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8003d6a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003d6e:	69bb      	ldr	r3, [r7, #24]
 8003d70:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8003d72:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003d76:	685b      	ldr	r3, [r3, #4]
 8003d78:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003d7a:	693b      	ldr	r3, [r7, #16]
 8003d7c:	43db      	mvns	r3, r3
 8003d7e:	69ba      	ldr	r2, [r7, #24]
 8003d80:	4013      	ands	r3, r2
 8003d82:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003d84:	683b      	ldr	r3, [r7, #0]
 8003d86:	685b      	ldr	r3, [r3, #4]
 8003d88:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d003      	beq.n	8003d98 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003d90:	69ba      	ldr	r2, [r7, #24]
 8003d92:	693b      	ldr	r3, [r7, #16]
 8003d94:	4313      	orrs	r3, r2
 8003d96:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8003d98:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003d9c:	69bb      	ldr	r3, [r7, #24]
 8003d9e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8003da0:	697b      	ldr	r3, [r7, #20]
 8003da2:	685b      	ldr	r3, [r3, #4]
 8003da4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003da6:	693b      	ldr	r3, [r7, #16]
 8003da8:	43db      	mvns	r3, r3
 8003daa:	69ba      	ldr	r2, [r7, #24]
 8003dac:	4013      	ands	r3, r2
 8003dae:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003db0:	683b      	ldr	r3, [r7, #0]
 8003db2:	685b      	ldr	r3, [r3, #4]
 8003db4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d003      	beq.n	8003dc4 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8003dbc:	69ba      	ldr	r2, [r7, #24]
 8003dbe:	693b      	ldr	r3, [r7, #16]
 8003dc0:	4313      	orrs	r3, r2
 8003dc2:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8003dc4:	697b      	ldr	r3, [r7, #20]
 8003dc6:	69ba      	ldr	r2, [r7, #24]
 8003dc8:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8003dca:	697b      	ldr	r3, [r7, #20]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003dd0:	693b      	ldr	r3, [r7, #16]
 8003dd2:	43db      	mvns	r3, r3
 8003dd4:	69ba      	ldr	r2, [r7, #24]
 8003dd6:	4013      	ands	r3, r2
 8003dd8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003dda:	683b      	ldr	r3, [r7, #0]
 8003ddc:	685b      	ldr	r3, [r3, #4]
 8003dde:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d003      	beq.n	8003dee <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8003de6:	69ba      	ldr	r2, [r7, #24]
 8003de8:	693b      	ldr	r3, [r7, #16]
 8003dea:	4313      	orrs	r3, r2
 8003dec:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8003dee:	697b      	ldr	r3, [r7, #20]
 8003df0:	69ba      	ldr	r2, [r7, #24]
 8003df2:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8003df4:	69fb      	ldr	r3, [r7, #28]
 8003df6:	3301      	adds	r3, #1
 8003df8:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003dfa:	683b      	ldr	r3, [r7, #0]
 8003dfc:	681a      	ldr	r2, [r3, #0]
 8003dfe:	69fb      	ldr	r3, [r7, #28]
 8003e00:	fa22 f303 	lsr.w	r3, r2, r3
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	f47f ae63 	bne.w	8003ad0 <HAL_GPIO_Init+0x14>
  }
}
 8003e0a:	bf00      	nop
 8003e0c:	bf00      	nop
 8003e0e:	3724      	adds	r7, #36	@ 0x24
 8003e10:	46bd      	mov	sp, r7
 8003e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e16:	4770      	bx	lr
 8003e18:	58000400 	.word	0x58000400

08003e1c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003e1c:	b480      	push	{r7}
 8003e1e:	b083      	sub	sp, #12
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	6078      	str	r0, [r7, #4]
 8003e24:	460b      	mov	r3, r1
 8003e26:	807b      	strh	r3, [r7, #2]
 8003e28:	4613      	mov	r3, r2
 8003e2a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003e2c:	787b      	ldrb	r3, [r7, #1]
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d003      	beq.n	8003e3a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003e32:	887a      	ldrh	r2, [r7, #2]
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8003e38:	e003      	b.n	8003e42 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8003e3a:	887b      	ldrh	r3, [r7, #2]
 8003e3c:	041a      	lsls	r2, r3, #16
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	619a      	str	r2, [r3, #24]
}
 8003e42:	bf00      	nop
 8003e44:	370c      	adds	r7, #12
 8003e46:	46bd      	mov	sp, r7
 8003e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e4c:	4770      	bx	lr
	...

08003e50 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8003e50:	b580      	push	{r7, lr}
 8003e52:	b084      	sub	sp, #16
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8003e58:	4b19      	ldr	r3, [pc, #100]	@ (8003ec0 <HAL_PWREx_ConfigSupply+0x70>)
 8003e5a:	68db      	ldr	r3, [r3, #12]
 8003e5c:	f003 0304 	and.w	r3, r3, #4
 8003e60:	2b04      	cmp	r3, #4
 8003e62:	d00a      	beq.n	8003e7a <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8003e64:	4b16      	ldr	r3, [pc, #88]	@ (8003ec0 <HAL_PWREx_ConfigSupply+0x70>)
 8003e66:	68db      	ldr	r3, [r3, #12]
 8003e68:	f003 0307 	and.w	r3, r3, #7
 8003e6c:	687a      	ldr	r2, [r7, #4]
 8003e6e:	429a      	cmp	r2, r3
 8003e70:	d001      	beq.n	8003e76 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8003e72:	2301      	movs	r3, #1
 8003e74:	e01f      	b.n	8003eb6 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8003e76:	2300      	movs	r3, #0
 8003e78:	e01d      	b.n	8003eb6 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8003e7a:	4b11      	ldr	r3, [pc, #68]	@ (8003ec0 <HAL_PWREx_ConfigSupply+0x70>)
 8003e7c:	68db      	ldr	r3, [r3, #12]
 8003e7e:	f023 0207 	bic.w	r2, r3, #7
 8003e82:	490f      	ldr	r1, [pc, #60]	@ (8003ec0 <HAL_PWREx_ConfigSupply+0x70>)
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	4313      	orrs	r3, r2
 8003e88:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8003e8a:	f7fe ff1f 	bl	8002ccc <HAL_GetTick>
 8003e8e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003e90:	e009      	b.n	8003ea6 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8003e92:	f7fe ff1b 	bl	8002ccc <HAL_GetTick>
 8003e96:	4602      	mov	r2, r0
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	1ad3      	subs	r3, r2, r3
 8003e9c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003ea0:	d901      	bls.n	8003ea6 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8003ea2:	2301      	movs	r3, #1
 8003ea4:	e007      	b.n	8003eb6 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003ea6:	4b06      	ldr	r3, [pc, #24]	@ (8003ec0 <HAL_PWREx_ConfigSupply+0x70>)
 8003ea8:	685b      	ldr	r3, [r3, #4]
 8003eaa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003eae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003eb2:	d1ee      	bne.n	8003e92 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8003eb4:	2300      	movs	r3, #0
}
 8003eb6:	4618      	mov	r0, r3
 8003eb8:	3710      	adds	r7, #16
 8003eba:	46bd      	mov	sp, r7
 8003ebc:	bd80      	pop	{r7, pc}
 8003ebe:	bf00      	nop
 8003ec0:	58024800 	.word	0x58024800

08003ec4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003ec4:	b580      	push	{r7, lr}
 8003ec6:	b08c      	sub	sp, #48	@ 0x30
 8003ec8:	af00      	add	r7, sp, #0
 8003eca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d102      	bne.n	8003ed8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003ed2:	2301      	movs	r3, #1
 8003ed4:	f000 bc48 	b.w	8004768 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f003 0301 	and.w	r3, r3, #1
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	f000 8088 	beq.w	8003ff6 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003ee6:	4b99      	ldr	r3, [pc, #612]	@ (800414c <HAL_RCC_OscConfig+0x288>)
 8003ee8:	691b      	ldr	r3, [r3, #16]
 8003eea:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003eee:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003ef0:	4b96      	ldr	r3, [pc, #600]	@ (800414c <HAL_RCC_OscConfig+0x288>)
 8003ef2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ef4:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8003ef6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ef8:	2b10      	cmp	r3, #16
 8003efa:	d007      	beq.n	8003f0c <HAL_RCC_OscConfig+0x48>
 8003efc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003efe:	2b18      	cmp	r3, #24
 8003f00:	d111      	bne.n	8003f26 <HAL_RCC_OscConfig+0x62>
 8003f02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f04:	f003 0303 	and.w	r3, r3, #3
 8003f08:	2b02      	cmp	r3, #2
 8003f0a:	d10c      	bne.n	8003f26 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f0c:	4b8f      	ldr	r3, [pc, #572]	@ (800414c <HAL_RCC_OscConfig+0x288>)
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d06d      	beq.n	8003ff4 <HAL_RCC_OscConfig+0x130>
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	685b      	ldr	r3, [r3, #4]
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d169      	bne.n	8003ff4 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003f20:	2301      	movs	r3, #1
 8003f22:	f000 bc21 	b.w	8004768 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	685b      	ldr	r3, [r3, #4]
 8003f2a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003f2e:	d106      	bne.n	8003f3e <HAL_RCC_OscConfig+0x7a>
 8003f30:	4b86      	ldr	r3, [pc, #536]	@ (800414c <HAL_RCC_OscConfig+0x288>)
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	4a85      	ldr	r2, [pc, #532]	@ (800414c <HAL_RCC_OscConfig+0x288>)
 8003f36:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f3a:	6013      	str	r3, [r2, #0]
 8003f3c:	e02e      	b.n	8003f9c <HAL_RCC_OscConfig+0xd8>
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	685b      	ldr	r3, [r3, #4]
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d10c      	bne.n	8003f60 <HAL_RCC_OscConfig+0x9c>
 8003f46:	4b81      	ldr	r3, [pc, #516]	@ (800414c <HAL_RCC_OscConfig+0x288>)
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	4a80      	ldr	r2, [pc, #512]	@ (800414c <HAL_RCC_OscConfig+0x288>)
 8003f4c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003f50:	6013      	str	r3, [r2, #0]
 8003f52:	4b7e      	ldr	r3, [pc, #504]	@ (800414c <HAL_RCC_OscConfig+0x288>)
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	4a7d      	ldr	r2, [pc, #500]	@ (800414c <HAL_RCC_OscConfig+0x288>)
 8003f58:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003f5c:	6013      	str	r3, [r2, #0]
 8003f5e:	e01d      	b.n	8003f9c <HAL_RCC_OscConfig+0xd8>
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	685b      	ldr	r3, [r3, #4]
 8003f64:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003f68:	d10c      	bne.n	8003f84 <HAL_RCC_OscConfig+0xc0>
 8003f6a:	4b78      	ldr	r3, [pc, #480]	@ (800414c <HAL_RCC_OscConfig+0x288>)
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	4a77      	ldr	r2, [pc, #476]	@ (800414c <HAL_RCC_OscConfig+0x288>)
 8003f70:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003f74:	6013      	str	r3, [r2, #0]
 8003f76:	4b75      	ldr	r3, [pc, #468]	@ (800414c <HAL_RCC_OscConfig+0x288>)
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	4a74      	ldr	r2, [pc, #464]	@ (800414c <HAL_RCC_OscConfig+0x288>)
 8003f7c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f80:	6013      	str	r3, [r2, #0]
 8003f82:	e00b      	b.n	8003f9c <HAL_RCC_OscConfig+0xd8>
 8003f84:	4b71      	ldr	r3, [pc, #452]	@ (800414c <HAL_RCC_OscConfig+0x288>)
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	4a70      	ldr	r2, [pc, #448]	@ (800414c <HAL_RCC_OscConfig+0x288>)
 8003f8a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003f8e:	6013      	str	r3, [r2, #0]
 8003f90:	4b6e      	ldr	r3, [pc, #440]	@ (800414c <HAL_RCC_OscConfig+0x288>)
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	4a6d      	ldr	r2, [pc, #436]	@ (800414c <HAL_RCC_OscConfig+0x288>)
 8003f96:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003f9a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	685b      	ldr	r3, [r3, #4]
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d013      	beq.n	8003fcc <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fa4:	f7fe fe92 	bl	8002ccc <HAL_GetTick>
 8003fa8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003faa:	e008      	b.n	8003fbe <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003fac:	f7fe fe8e 	bl	8002ccc <HAL_GetTick>
 8003fb0:	4602      	mov	r2, r0
 8003fb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fb4:	1ad3      	subs	r3, r2, r3
 8003fb6:	2b64      	cmp	r3, #100	@ 0x64
 8003fb8:	d901      	bls.n	8003fbe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003fba:	2303      	movs	r3, #3
 8003fbc:	e3d4      	b.n	8004768 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003fbe:	4b63      	ldr	r3, [pc, #396]	@ (800414c <HAL_RCC_OscConfig+0x288>)
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d0f0      	beq.n	8003fac <HAL_RCC_OscConfig+0xe8>
 8003fca:	e014      	b.n	8003ff6 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fcc:	f7fe fe7e 	bl	8002ccc <HAL_GetTick>
 8003fd0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003fd2:	e008      	b.n	8003fe6 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003fd4:	f7fe fe7a 	bl	8002ccc <HAL_GetTick>
 8003fd8:	4602      	mov	r2, r0
 8003fda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fdc:	1ad3      	subs	r3, r2, r3
 8003fde:	2b64      	cmp	r3, #100	@ 0x64
 8003fe0:	d901      	bls.n	8003fe6 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003fe2:	2303      	movs	r3, #3
 8003fe4:	e3c0      	b.n	8004768 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003fe6:	4b59      	ldr	r3, [pc, #356]	@ (800414c <HAL_RCC_OscConfig+0x288>)
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d1f0      	bne.n	8003fd4 <HAL_RCC_OscConfig+0x110>
 8003ff2:	e000      	b.n	8003ff6 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ff4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	f003 0302 	and.w	r3, r3, #2
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	f000 80ca 	beq.w	8004198 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004004:	4b51      	ldr	r3, [pc, #324]	@ (800414c <HAL_RCC_OscConfig+0x288>)
 8004006:	691b      	ldr	r3, [r3, #16]
 8004008:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800400c:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800400e:	4b4f      	ldr	r3, [pc, #316]	@ (800414c <HAL_RCC_OscConfig+0x288>)
 8004010:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004012:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8004014:	6a3b      	ldr	r3, [r7, #32]
 8004016:	2b00      	cmp	r3, #0
 8004018:	d007      	beq.n	800402a <HAL_RCC_OscConfig+0x166>
 800401a:	6a3b      	ldr	r3, [r7, #32]
 800401c:	2b18      	cmp	r3, #24
 800401e:	d156      	bne.n	80040ce <HAL_RCC_OscConfig+0x20a>
 8004020:	69fb      	ldr	r3, [r7, #28]
 8004022:	f003 0303 	and.w	r3, r3, #3
 8004026:	2b00      	cmp	r3, #0
 8004028:	d151      	bne.n	80040ce <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800402a:	4b48      	ldr	r3, [pc, #288]	@ (800414c <HAL_RCC_OscConfig+0x288>)
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	f003 0304 	and.w	r3, r3, #4
 8004032:	2b00      	cmp	r3, #0
 8004034:	d005      	beq.n	8004042 <HAL_RCC_OscConfig+0x17e>
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	68db      	ldr	r3, [r3, #12]
 800403a:	2b00      	cmp	r3, #0
 800403c:	d101      	bne.n	8004042 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800403e:	2301      	movs	r3, #1
 8004040:	e392      	b.n	8004768 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8004042:	4b42      	ldr	r3, [pc, #264]	@ (800414c <HAL_RCC_OscConfig+0x288>)
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f023 0219 	bic.w	r2, r3, #25
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	68db      	ldr	r3, [r3, #12]
 800404e:	493f      	ldr	r1, [pc, #252]	@ (800414c <HAL_RCC_OscConfig+0x288>)
 8004050:	4313      	orrs	r3, r2
 8004052:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004054:	f7fe fe3a 	bl	8002ccc <HAL_GetTick>
 8004058:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800405a:	e008      	b.n	800406e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800405c:	f7fe fe36 	bl	8002ccc <HAL_GetTick>
 8004060:	4602      	mov	r2, r0
 8004062:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004064:	1ad3      	subs	r3, r2, r3
 8004066:	2b02      	cmp	r3, #2
 8004068:	d901      	bls.n	800406e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800406a:	2303      	movs	r3, #3
 800406c:	e37c      	b.n	8004768 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800406e:	4b37      	ldr	r3, [pc, #220]	@ (800414c <HAL_RCC_OscConfig+0x288>)
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	f003 0304 	and.w	r3, r3, #4
 8004076:	2b00      	cmp	r3, #0
 8004078:	d0f0      	beq.n	800405c <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800407a:	f7fe fe57 	bl	8002d2c <HAL_GetREVID>
 800407e:	4603      	mov	r3, r0
 8004080:	f241 0203 	movw	r2, #4099	@ 0x1003
 8004084:	4293      	cmp	r3, r2
 8004086:	d817      	bhi.n	80040b8 <HAL_RCC_OscConfig+0x1f4>
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	691b      	ldr	r3, [r3, #16]
 800408c:	2b40      	cmp	r3, #64	@ 0x40
 800408e:	d108      	bne.n	80040a2 <HAL_RCC_OscConfig+0x1de>
 8004090:	4b2e      	ldr	r3, [pc, #184]	@ (800414c <HAL_RCC_OscConfig+0x288>)
 8004092:	685b      	ldr	r3, [r3, #4]
 8004094:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8004098:	4a2c      	ldr	r2, [pc, #176]	@ (800414c <HAL_RCC_OscConfig+0x288>)
 800409a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800409e:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80040a0:	e07a      	b.n	8004198 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80040a2:	4b2a      	ldr	r3, [pc, #168]	@ (800414c <HAL_RCC_OscConfig+0x288>)
 80040a4:	685b      	ldr	r3, [r3, #4]
 80040a6:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	691b      	ldr	r3, [r3, #16]
 80040ae:	031b      	lsls	r3, r3, #12
 80040b0:	4926      	ldr	r1, [pc, #152]	@ (800414c <HAL_RCC_OscConfig+0x288>)
 80040b2:	4313      	orrs	r3, r2
 80040b4:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80040b6:	e06f      	b.n	8004198 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80040b8:	4b24      	ldr	r3, [pc, #144]	@ (800414c <HAL_RCC_OscConfig+0x288>)
 80040ba:	685b      	ldr	r3, [r3, #4]
 80040bc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	691b      	ldr	r3, [r3, #16]
 80040c4:	061b      	lsls	r3, r3, #24
 80040c6:	4921      	ldr	r1, [pc, #132]	@ (800414c <HAL_RCC_OscConfig+0x288>)
 80040c8:	4313      	orrs	r3, r2
 80040ca:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80040cc:	e064      	b.n	8004198 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	68db      	ldr	r3, [r3, #12]
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d047      	beq.n	8004166 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80040d6:	4b1d      	ldr	r3, [pc, #116]	@ (800414c <HAL_RCC_OscConfig+0x288>)
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	f023 0219 	bic.w	r2, r3, #25
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	68db      	ldr	r3, [r3, #12]
 80040e2:	491a      	ldr	r1, [pc, #104]	@ (800414c <HAL_RCC_OscConfig+0x288>)
 80040e4:	4313      	orrs	r3, r2
 80040e6:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040e8:	f7fe fdf0 	bl	8002ccc <HAL_GetTick>
 80040ec:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80040ee:	e008      	b.n	8004102 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80040f0:	f7fe fdec 	bl	8002ccc <HAL_GetTick>
 80040f4:	4602      	mov	r2, r0
 80040f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040f8:	1ad3      	subs	r3, r2, r3
 80040fa:	2b02      	cmp	r3, #2
 80040fc:	d901      	bls.n	8004102 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 80040fe:	2303      	movs	r3, #3
 8004100:	e332      	b.n	8004768 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004102:	4b12      	ldr	r3, [pc, #72]	@ (800414c <HAL_RCC_OscConfig+0x288>)
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f003 0304 	and.w	r3, r3, #4
 800410a:	2b00      	cmp	r3, #0
 800410c:	d0f0      	beq.n	80040f0 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800410e:	f7fe fe0d 	bl	8002d2c <HAL_GetREVID>
 8004112:	4603      	mov	r3, r0
 8004114:	f241 0203 	movw	r2, #4099	@ 0x1003
 8004118:	4293      	cmp	r3, r2
 800411a:	d819      	bhi.n	8004150 <HAL_RCC_OscConfig+0x28c>
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	691b      	ldr	r3, [r3, #16]
 8004120:	2b40      	cmp	r3, #64	@ 0x40
 8004122:	d108      	bne.n	8004136 <HAL_RCC_OscConfig+0x272>
 8004124:	4b09      	ldr	r3, [pc, #36]	@ (800414c <HAL_RCC_OscConfig+0x288>)
 8004126:	685b      	ldr	r3, [r3, #4]
 8004128:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800412c:	4a07      	ldr	r2, [pc, #28]	@ (800414c <HAL_RCC_OscConfig+0x288>)
 800412e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004132:	6053      	str	r3, [r2, #4]
 8004134:	e030      	b.n	8004198 <HAL_RCC_OscConfig+0x2d4>
 8004136:	4b05      	ldr	r3, [pc, #20]	@ (800414c <HAL_RCC_OscConfig+0x288>)
 8004138:	685b      	ldr	r3, [r3, #4]
 800413a:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	691b      	ldr	r3, [r3, #16]
 8004142:	031b      	lsls	r3, r3, #12
 8004144:	4901      	ldr	r1, [pc, #4]	@ (800414c <HAL_RCC_OscConfig+0x288>)
 8004146:	4313      	orrs	r3, r2
 8004148:	604b      	str	r3, [r1, #4]
 800414a:	e025      	b.n	8004198 <HAL_RCC_OscConfig+0x2d4>
 800414c:	58024400 	.word	0x58024400
 8004150:	4b9a      	ldr	r3, [pc, #616]	@ (80043bc <HAL_RCC_OscConfig+0x4f8>)
 8004152:	685b      	ldr	r3, [r3, #4]
 8004154:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	691b      	ldr	r3, [r3, #16]
 800415c:	061b      	lsls	r3, r3, #24
 800415e:	4997      	ldr	r1, [pc, #604]	@ (80043bc <HAL_RCC_OscConfig+0x4f8>)
 8004160:	4313      	orrs	r3, r2
 8004162:	604b      	str	r3, [r1, #4]
 8004164:	e018      	b.n	8004198 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004166:	4b95      	ldr	r3, [pc, #596]	@ (80043bc <HAL_RCC_OscConfig+0x4f8>)
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	4a94      	ldr	r2, [pc, #592]	@ (80043bc <HAL_RCC_OscConfig+0x4f8>)
 800416c:	f023 0301 	bic.w	r3, r3, #1
 8004170:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004172:	f7fe fdab 	bl	8002ccc <HAL_GetTick>
 8004176:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004178:	e008      	b.n	800418c <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800417a:	f7fe fda7 	bl	8002ccc <HAL_GetTick>
 800417e:	4602      	mov	r2, r0
 8004180:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004182:	1ad3      	subs	r3, r2, r3
 8004184:	2b02      	cmp	r3, #2
 8004186:	d901      	bls.n	800418c <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8004188:	2303      	movs	r3, #3
 800418a:	e2ed      	b.n	8004768 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800418c:	4b8b      	ldr	r3, [pc, #556]	@ (80043bc <HAL_RCC_OscConfig+0x4f8>)
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f003 0304 	and.w	r3, r3, #4
 8004194:	2b00      	cmp	r3, #0
 8004196:	d1f0      	bne.n	800417a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	f003 0310 	and.w	r3, r3, #16
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	f000 80a9 	beq.w	80042f8 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80041a6:	4b85      	ldr	r3, [pc, #532]	@ (80043bc <HAL_RCC_OscConfig+0x4f8>)
 80041a8:	691b      	ldr	r3, [r3, #16]
 80041aa:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80041ae:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80041b0:	4b82      	ldr	r3, [pc, #520]	@ (80043bc <HAL_RCC_OscConfig+0x4f8>)
 80041b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041b4:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80041b6:	69bb      	ldr	r3, [r7, #24]
 80041b8:	2b08      	cmp	r3, #8
 80041ba:	d007      	beq.n	80041cc <HAL_RCC_OscConfig+0x308>
 80041bc:	69bb      	ldr	r3, [r7, #24]
 80041be:	2b18      	cmp	r3, #24
 80041c0:	d13a      	bne.n	8004238 <HAL_RCC_OscConfig+0x374>
 80041c2:	697b      	ldr	r3, [r7, #20]
 80041c4:	f003 0303 	and.w	r3, r3, #3
 80041c8:	2b01      	cmp	r3, #1
 80041ca:	d135      	bne.n	8004238 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80041cc:	4b7b      	ldr	r3, [pc, #492]	@ (80043bc <HAL_RCC_OscConfig+0x4f8>)
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d005      	beq.n	80041e4 <HAL_RCC_OscConfig+0x320>
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	69db      	ldr	r3, [r3, #28]
 80041dc:	2b80      	cmp	r3, #128	@ 0x80
 80041de:	d001      	beq.n	80041e4 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 80041e0:	2301      	movs	r3, #1
 80041e2:	e2c1      	b.n	8004768 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80041e4:	f7fe fda2 	bl	8002d2c <HAL_GetREVID>
 80041e8:	4603      	mov	r3, r0
 80041ea:	f241 0203 	movw	r2, #4099	@ 0x1003
 80041ee:	4293      	cmp	r3, r2
 80041f0:	d817      	bhi.n	8004222 <HAL_RCC_OscConfig+0x35e>
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	6a1b      	ldr	r3, [r3, #32]
 80041f6:	2b20      	cmp	r3, #32
 80041f8:	d108      	bne.n	800420c <HAL_RCC_OscConfig+0x348>
 80041fa:	4b70      	ldr	r3, [pc, #448]	@ (80043bc <HAL_RCC_OscConfig+0x4f8>)
 80041fc:	685b      	ldr	r3, [r3, #4]
 80041fe:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8004202:	4a6e      	ldr	r2, [pc, #440]	@ (80043bc <HAL_RCC_OscConfig+0x4f8>)
 8004204:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004208:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800420a:	e075      	b.n	80042f8 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800420c:	4b6b      	ldr	r3, [pc, #428]	@ (80043bc <HAL_RCC_OscConfig+0x4f8>)
 800420e:	685b      	ldr	r3, [r3, #4]
 8004210:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	6a1b      	ldr	r3, [r3, #32]
 8004218:	069b      	lsls	r3, r3, #26
 800421a:	4968      	ldr	r1, [pc, #416]	@ (80043bc <HAL_RCC_OscConfig+0x4f8>)
 800421c:	4313      	orrs	r3, r2
 800421e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004220:	e06a      	b.n	80042f8 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004222:	4b66      	ldr	r3, [pc, #408]	@ (80043bc <HAL_RCC_OscConfig+0x4f8>)
 8004224:	68db      	ldr	r3, [r3, #12]
 8004226:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	6a1b      	ldr	r3, [r3, #32]
 800422e:	061b      	lsls	r3, r3, #24
 8004230:	4962      	ldr	r1, [pc, #392]	@ (80043bc <HAL_RCC_OscConfig+0x4f8>)
 8004232:	4313      	orrs	r3, r2
 8004234:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004236:	e05f      	b.n	80042f8 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	69db      	ldr	r3, [r3, #28]
 800423c:	2b00      	cmp	r3, #0
 800423e:	d042      	beq.n	80042c6 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8004240:	4b5e      	ldr	r3, [pc, #376]	@ (80043bc <HAL_RCC_OscConfig+0x4f8>)
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	4a5d      	ldr	r2, [pc, #372]	@ (80043bc <HAL_RCC_OscConfig+0x4f8>)
 8004246:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800424a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800424c:	f7fe fd3e 	bl	8002ccc <HAL_GetTick>
 8004250:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004252:	e008      	b.n	8004266 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8004254:	f7fe fd3a 	bl	8002ccc <HAL_GetTick>
 8004258:	4602      	mov	r2, r0
 800425a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800425c:	1ad3      	subs	r3, r2, r3
 800425e:	2b02      	cmp	r3, #2
 8004260:	d901      	bls.n	8004266 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8004262:	2303      	movs	r3, #3
 8004264:	e280      	b.n	8004768 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004266:	4b55      	ldr	r3, [pc, #340]	@ (80043bc <HAL_RCC_OscConfig+0x4f8>)
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800426e:	2b00      	cmp	r3, #0
 8004270:	d0f0      	beq.n	8004254 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004272:	f7fe fd5b 	bl	8002d2c <HAL_GetREVID>
 8004276:	4603      	mov	r3, r0
 8004278:	f241 0203 	movw	r2, #4099	@ 0x1003
 800427c:	4293      	cmp	r3, r2
 800427e:	d817      	bhi.n	80042b0 <HAL_RCC_OscConfig+0x3ec>
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	6a1b      	ldr	r3, [r3, #32]
 8004284:	2b20      	cmp	r3, #32
 8004286:	d108      	bne.n	800429a <HAL_RCC_OscConfig+0x3d6>
 8004288:	4b4c      	ldr	r3, [pc, #304]	@ (80043bc <HAL_RCC_OscConfig+0x4f8>)
 800428a:	685b      	ldr	r3, [r3, #4]
 800428c:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8004290:	4a4a      	ldr	r2, [pc, #296]	@ (80043bc <HAL_RCC_OscConfig+0x4f8>)
 8004292:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004296:	6053      	str	r3, [r2, #4]
 8004298:	e02e      	b.n	80042f8 <HAL_RCC_OscConfig+0x434>
 800429a:	4b48      	ldr	r3, [pc, #288]	@ (80043bc <HAL_RCC_OscConfig+0x4f8>)
 800429c:	685b      	ldr	r3, [r3, #4]
 800429e:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	6a1b      	ldr	r3, [r3, #32]
 80042a6:	069b      	lsls	r3, r3, #26
 80042a8:	4944      	ldr	r1, [pc, #272]	@ (80043bc <HAL_RCC_OscConfig+0x4f8>)
 80042aa:	4313      	orrs	r3, r2
 80042ac:	604b      	str	r3, [r1, #4]
 80042ae:	e023      	b.n	80042f8 <HAL_RCC_OscConfig+0x434>
 80042b0:	4b42      	ldr	r3, [pc, #264]	@ (80043bc <HAL_RCC_OscConfig+0x4f8>)
 80042b2:	68db      	ldr	r3, [r3, #12]
 80042b4:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	6a1b      	ldr	r3, [r3, #32]
 80042bc:	061b      	lsls	r3, r3, #24
 80042be:	493f      	ldr	r1, [pc, #252]	@ (80043bc <HAL_RCC_OscConfig+0x4f8>)
 80042c0:	4313      	orrs	r3, r2
 80042c2:	60cb      	str	r3, [r1, #12]
 80042c4:	e018      	b.n	80042f8 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80042c6:	4b3d      	ldr	r3, [pc, #244]	@ (80043bc <HAL_RCC_OscConfig+0x4f8>)
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	4a3c      	ldr	r2, [pc, #240]	@ (80043bc <HAL_RCC_OscConfig+0x4f8>)
 80042cc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80042d0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042d2:	f7fe fcfb 	bl	8002ccc <HAL_GetTick>
 80042d6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80042d8:	e008      	b.n	80042ec <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80042da:	f7fe fcf7 	bl	8002ccc <HAL_GetTick>
 80042de:	4602      	mov	r2, r0
 80042e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042e2:	1ad3      	subs	r3, r2, r3
 80042e4:	2b02      	cmp	r3, #2
 80042e6:	d901      	bls.n	80042ec <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80042e8:	2303      	movs	r3, #3
 80042ea:	e23d      	b.n	8004768 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80042ec:	4b33      	ldr	r3, [pc, #204]	@ (80043bc <HAL_RCC_OscConfig+0x4f8>)
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d1f0      	bne.n	80042da <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f003 0308 	and.w	r3, r3, #8
 8004300:	2b00      	cmp	r3, #0
 8004302:	d036      	beq.n	8004372 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	695b      	ldr	r3, [r3, #20]
 8004308:	2b00      	cmp	r3, #0
 800430a:	d019      	beq.n	8004340 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800430c:	4b2b      	ldr	r3, [pc, #172]	@ (80043bc <HAL_RCC_OscConfig+0x4f8>)
 800430e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004310:	4a2a      	ldr	r2, [pc, #168]	@ (80043bc <HAL_RCC_OscConfig+0x4f8>)
 8004312:	f043 0301 	orr.w	r3, r3, #1
 8004316:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004318:	f7fe fcd8 	bl	8002ccc <HAL_GetTick>
 800431c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800431e:	e008      	b.n	8004332 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004320:	f7fe fcd4 	bl	8002ccc <HAL_GetTick>
 8004324:	4602      	mov	r2, r0
 8004326:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004328:	1ad3      	subs	r3, r2, r3
 800432a:	2b02      	cmp	r3, #2
 800432c:	d901      	bls.n	8004332 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800432e:	2303      	movs	r3, #3
 8004330:	e21a      	b.n	8004768 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004332:	4b22      	ldr	r3, [pc, #136]	@ (80043bc <HAL_RCC_OscConfig+0x4f8>)
 8004334:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004336:	f003 0302 	and.w	r3, r3, #2
 800433a:	2b00      	cmp	r3, #0
 800433c:	d0f0      	beq.n	8004320 <HAL_RCC_OscConfig+0x45c>
 800433e:	e018      	b.n	8004372 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004340:	4b1e      	ldr	r3, [pc, #120]	@ (80043bc <HAL_RCC_OscConfig+0x4f8>)
 8004342:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004344:	4a1d      	ldr	r2, [pc, #116]	@ (80043bc <HAL_RCC_OscConfig+0x4f8>)
 8004346:	f023 0301 	bic.w	r3, r3, #1
 800434a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800434c:	f7fe fcbe 	bl	8002ccc <HAL_GetTick>
 8004350:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004352:	e008      	b.n	8004366 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004354:	f7fe fcba 	bl	8002ccc <HAL_GetTick>
 8004358:	4602      	mov	r2, r0
 800435a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800435c:	1ad3      	subs	r3, r2, r3
 800435e:	2b02      	cmp	r3, #2
 8004360:	d901      	bls.n	8004366 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8004362:	2303      	movs	r3, #3
 8004364:	e200      	b.n	8004768 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004366:	4b15      	ldr	r3, [pc, #84]	@ (80043bc <HAL_RCC_OscConfig+0x4f8>)
 8004368:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800436a:	f003 0302 	and.w	r3, r3, #2
 800436e:	2b00      	cmp	r3, #0
 8004370:	d1f0      	bne.n	8004354 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	f003 0320 	and.w	r3, r3, #32
 800437a:	2b00      	cmp	r3, #0
 800437c:	d039      	beq.n	80043f2 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	699b      	ldr	r3, [r3, #24]
 8004382:	2b00      	cmp	r3, #0
 8004384:	d01c      	beq.n	80043c0 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004386:	4b0d      	ldr	r3, [pc, #52]	@ (80043bc <HAL_RCC_OscConfig+0x4f8>)
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	4a0c      	ldr	r2, [pc, #48]	@ (80043bc <HAL_RCC_OscConfig+0x4f8>)
 800438c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004390:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8004392:	f7fe fc9b 	bl	8002ccc <HAL_GetTick>
 8004396:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004398:	e008      	b.n	80043ac <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800439a:	f7fe fc97 	bl	8002ccc <HAL_GetTick>
 800439e:	4602      	mov	r2, r0
 80043a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043a2:	1ad3      	subs	r3, r2, r3
 80043a4:	2b02      	cmp	r3, #2
 80043a6:	d901      	bls.n	80043ac <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 80043a8:	2303      	movs	r3, #3
 80043aa:	e1dd      	b.n	8004768 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80043ac:	4b03      	ldr	r3, [pc, #12]	@ (80043bc <HAL_RCC_OscConfig+0x4f8>)
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d0f0      	beq.n	800439a <HAL_RCC_OscConfig+0x4d6>
 80043b8:	e01b      	b.n	80043f2 <HAL_RCC_OscConfig+0x52e>
 80043ba:	bf00      	nop
 80043bc:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80043c0:	4b9b      	ldr	r3, [pc, #620]	@ (8004630 <HAL_RCC_OscConfig+0x76c>)
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	4a9a      	ldr	r2, [pc, #616]	@ (8004630 <HAL_RCC_OscConfig+0x76c>)
 80043c6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80043ca:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80043cc:	f7fe fc7e 	bl	8002ccc <HAL_GetTick>
 80043d0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80043d2:	e008      	b.n	80043e6 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80043d4:	f7fe fc7a 	bl	8002ccc <HAL_GetTick>
 80043d8:	4602      	mov	r2, r0
 80043da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043dc:	1ad3      	subs	r3, r2, r3
 80043de:	2b02      	cmp	r3, #2
 80043e0:	d901      	bls.n	80043e6 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 80043e2:	2303      	movs	r3, #3
 80043e4:	e1c0      	b.n	8004768 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80043e6:	4b92      	ldr	r3, [pc, #584]	@ (8004630 <HAL_RCC_OscConfig+0x76c>)
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d1f0      	bne.n	80043d4 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	f003 0304 	and.w	r3, r3, #4
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	f000 8081 	beq.w	8004502 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004400:	4b8c      	ldr	r3, [pc, #560]	@ (8004634 <HAL_RCC_OscConfig+0x770>)
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	4a8b      	ldr	r2, [pc, #556]	@ (8004634 <HAL_RCC_OscConfig+0x770>)
 8004406:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800440a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800440c:	f7fe fc5e 	bl	8002ccc <HAL_GetTick>
 8004410:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004412:	e008      	b.n	8004426 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004414:	f7fe fc5a 	bl	8002ccc <HAL_GetTick>
 8004418:	4602      	mov	r2, r0
 800441a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800441c:	1ad3      	subs	r3, r2, r3
 800441e:	2b64      	cmp	r3, #100	@ 0x64
 8004420:	d901      	bls.n	8004426 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8004422:	2303      	movs	r3, #3
 8004424:	e1a0      	b.n	8004768 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004426:	4b83      	ldr	r3, [pc, #524]	@ (8004634 <HAL_RCC_OscConfig+0x770>)
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800442e:	2b00      	cmp	r3, #0
 8004430:	d0f0      	beq.n	8004414 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	689b      	ldr	r3, [r3, #8]
 8004436:	2b01      	cmp	r3, #1
 8004438:	d106      	bne.n	8004448 <HAL_RCC_OscConfig+0x584>
 800443a:	4b7d      	ldr	r3, [pc, #500]	@ (8004630 <HAL_RCC_OscConfig+0x76c>)
 800443c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800443e:	4a7c      	ldr	r2, [pc, #496]	@ (8004630 <HAL_RCC_OscConfig+0x76c>)
 8004440:	f043 0301 	orr.w	r3, r3, #1
 8004444:	6713      	str	r3, [r2, #112]	@ 0x70
 8004446:	e02d      	b.n	80044a4 <HAL_RCC_OscConfig+0x5e0>
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	689b      	ldr	r3, [r3, #8]
 800444c:	2b00      	cmp	r3, #0
 800444e:	d10c      	bne.n	800446a <HAL_RCC_OscConfig+0x5a6>
 8004450:	4b77      	ldr	r3, [pc, #476]	@ (8004630 <HAL_RCC_OscConfig+0x76c>)
 8004452:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004454:	4a76      	ldr	r2, [pc, #472]	@ (8004630 <HAL_RCC_OscConfig+0x76c>)
 8004456:	f023 0301 	bic.w	r3, r3, #1
 800445a:	6713      	str	r3, [r2, #112]	@ 0x70
 800445c:	4b74      	ldr	r3, [pc, #464]	@ (8004630 <HAL_RCC_OscConfig+0x76c>)
 800445e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004460:	4a73      	ldr	r2, [pc, #460]	@ (8004630 <HAL_RCC_OscConfig+0x76c>)
 8004462:	f023 0304 	bic.w	r3, r3, #4
 8004466:	6713      	str	r3, [r2, #112]	@ 0x70
 8004468:	e01c      	b.n	80044a4 <HAL_RCC_OscConfig+0x5e0>
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	689b      	ldr	r3, [r3, #8]
 800446e:	2b05      	cmp	r3, #5
 8004470:	d10c      	bne.n	800448c <HAL_RCC_OscConfig+0x5c8>
 8004472:	4b6f      	ldr	r3, [pc, #444]	@ (8004630 <HAL_RCC_OscConfig+0x76c>)
 8004474:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004476:	4a6e      	ldr	r2, [pc, #440]	@ (8004630 <HAL_RCC_OscConfig+0x76c>)
 8004478:	f043 0304 	orr.w	r3, r3, #4
 800447c:	6713      	str	r3, [r2, #112]	@ 0x70
 800447e:	4b6c      	ldr	r3, [pc, #432]	@ (8004630 <HAL_RCC_OscConfig+0x76c>)
 8004480:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004482:	4a6b      	ldr	r2, [pc, #428]	@ (8004630 <HAL_RCC_OscConfig+0x76c>)
 8004484:	f043 0301 	orr.w	r3, r3, #1
 8004488:	6713      	str	r3, [r2, #112]	@ 0x70
 800448a:	e00b      	b.n	80044a4 <HAL_RCC_OscConfig+0x5e0>
 800448c:	4b68      	ldr	r3, [pc, #416]	@ (8004630 <HAL_RCC_OscConfig+0x76c>)
 800448e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004490:	4a67      	ldr	r2, [pc, #412]	@ (8004630 <HAL_RCC_OscConfig+0x76c>)
 8004492:	f023 0301 	bic.w	r3, r3, #1
 8004496:	6713      	str	r3, [r2, #112]	@ 0x70
 8004498:	4b65      	ldr	r3, [pc, #404]	@ (8004630 <HAL_RCC_OscConfig+0x76c>)
 800449a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800449c:	4a64      	ldr	r2, [pc, #400]	@ (8004630 <HAL_RCC_OscConfig+0x76c>)
 800449e:	f023 0304 	bic.w	r3, r3, #4
 80044a2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	689b      	ldr	r3, [r3, #8]
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d015      	beq.n	80044d8 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044ac:	f7fe fc0e 	bl	8002ccc <HAL_GetTick>
 80044b0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80044b2:	e00a      	b.n	80044ca <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80044b4:	f7fe fc0a 	bl	8002ccc <HAL_GetTick>
 80044b8:	4602      	mov	r2, r0
 80044ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044bc:	1ad3      	subs	r3, r2, r3
 80044be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80044c2:	4293      	cmp	r3, r2
 80044c4:	d901      	bls.n	80044ca <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 80044c6:	2303      	movs	r3, #3
 80044c8:	e14e      	b.n	8004768 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80044ca:	4b59      	ldr	r3, [pc, #356]	@ (8004630 <HAL_RCC_OscConfig+0x76c>)
 80044cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044ce:	f003 0302 	and.w	r3, r3, #2
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d0ee      	beq.n	80044b4 <HAL_RCC_OscConfig+0x5f0>
 80044d6:	e014      	b.n	8004502 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044d8:	f7fe fbf8 	bl	8002ccc <HAL_GetTick>
 80044dc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80044de:	e00a      	b.n	80044f6 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80044e0:	f7fe fbf4 	bl	8002ccc <HAL_GetTick>
 80044e4:	4602      	mov	r2, r0
 80044e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044e8:	1ad3      	subs	r3, r2, r3
 80044ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80044ee:	4293      	cmp	r3, r2
 80044f0:	d901      	bls.n	80044f6 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 80044f2:	2303      	movs	r3, #3
 80044f4:	e138      	b.n	8004768 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80044f6:	4b4e      	ldr	r3, [pc, #312]	@ (8004630 <HAL_RCC_OscConfig+0x76c>)
 80044f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044fa:	f003 0302 	and.w	r3, r3, #2
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d1ee      	bne.n	80044e0 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004506:	2b00      	cmp	r3, #0
 8004508:	f000 812d 	beq.w	8004766 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800450c:	4b48      	ldr	r3, [pc, #288]	@ (8004630 <HAL_RCC_OscConfig+0x76c>)
 800450e:	691b      	ldr	r3, [r3, #16]
 8004510:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004514:	2b18      	cmp	r3, #24
 8004516:	f000 80bd 	beq.w	8004694 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800451e:	2b02      	cmp	r3, #2
 8004520:	f040 809e 	bne.w	8004660 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004524:	4b42      	ldr	r3, [pc, #264]	@ (8004630 <HAL_RCC_OscConfig+0x76c>)
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	4a41      	ldr	r2, [pc, #260]	@ (8004630 <HAL_RCC_OscConfig+0x76c>)
 800452a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800452e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004530:	f7fe fbcc 	bl	8002ccc <HAL_GetTick>
 8004534:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004536:	e008      	b.n	800454a <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004538:	f7fe fbc8 	bl	8002ccc <HAL_GetTick>
 800453c:	4602      	mov	r2, r0
 800453e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004540:	1ad3      	subs	r3, r2, r3
 8004542:	2b02      	cmp	r3, #2
 8004544:	d901      	bls.n	800454a <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8004546:	2303      	movs	r3, #3
 8004548:	e10e      	b.n	8004768 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800454a:	4b39      	ldr	r3, [pc, #228]	@ (8004630 <HAL_RCC_OscConfig+0x76c>)
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004552:	2b00      	cmp	r3, #0
 8004554:	d1f0      	bne.n	8004538 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004556:	4b36      	ldr	r3, [pc, #216]	@ (8004630 <HAL_RCC_OscConfig+0x76c>)
 8004558:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800455a:	4b37      	ldr	r3, [pc, #220]	@ (8004638 <HAL_RCC_OscConfig+0x774>)
 800455c:	4013      	ands	r3, r2
 800455e:	687a      	ldr	r2, [r7, #4]
 8004560:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8004562:	687a      	ldr	r2, [r7, #4]
 8004564:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004566:	0112      	lsls	r2, r2, #4
 8004568:	430a      	orrs	r2, r1
 800456a:	4931      	ldr	r1, [pc, #196]	@ (8004630 <HAL_RCC_OscConfig+0x76c>)
 800456c:	4313      	orrs	r3, r2
 800456e:	628b      	str	r3, [r1, #40]	@ 0x28
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004574:	3b01      	subs	r3, #1
 8004576:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800457e:	3b01      	subs	r3, #1
 8004580:	025b      	lsls	r3, r3, #9
 8004582:	b29b      	uxth	r3, r3
 8004584:	431a      	orrs	r2, r3
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800458a:	3b01      	subs	r3, #1
 800458c:	041b      	lsls	r3, r3, #16
 800458e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004592:	431a      	orrs	r2, r3
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004598:	3b01      	subs	r3, #1
 800459a:	061b      	lsls	r3, r3, #24
 800459c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80045a0:	4923      	ldr	r1, [pc, #140]	@ (8004630 <HAL_RCC_OscConfig+0x76c>)
 80045a2:	4313      	orrs	r3, r2
 80045a4:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 80045a6:	4b22      	ldr	r3, [pc, #136]	@ (8004630 <HAL_RCC_OscConfig+0x76c>)
 80045a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045aa:	4a21      	ldr	r2, [pc, #132]	@ (8004630 <HAL_RCC_OscConfig+0x76c>)
 80045ac:	f023 0301 	bic.w	r3, r3, #1
 80045b0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80045b2:	4b1f      	ldr	r3, [pc, #124]	@ (8004630 <HAL_RCC_OscConfig+0x76c>)
 80045b4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80045b6:	4b21      	ldr	r3, [pc, #132]	@ (800463c <HAL_RCC_OscConfig+0x778>)
 80045b8:	4013      	ands	r3, r2
 80045ba:	687a      	ldr	r2, [r7, #4]
 80045bc:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80045be:	00d2      	lsls	r2, r2, #3
 80045c0:	491b      	ldr	r1, [pc, #108]	@ (8004630 <HAL_RCC_OscConfig+0x76c>)
 80045c2:	4313      	orrs	r3, r2
 80045c4:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80045c6:	4b1a      	ldr	r3, [pc, #104]	@ (8004630 <HAL_RCC_OscConfig+0x76c>)
 80045c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045ca:	f023 020c 	bic.w	r2, r3, #12
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045d2:	4917      	ldr	r1, [pc, #92]	@ (8004630 <HAL_RCC_OscConfig+0x76c>)
 80045d4:	4313      	orrs	r3, r2
 80045d6:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80045d8:	4b15      	ldr	r3, [pc, #84]	@ (8004630 <HAL_RCC_OscConfig+0x76c>)
 80045da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045dc:	f023 0202 	bic.w	r2, r3, #2
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045e4:	4912      	ldr	r1, [pc, #72]	@ (8004630 <HAL_RCC_OscConfig+0x76c>)
 80045e6:	4313      	orrs	r3, r2
 80045e8:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80045ea:	4b11      	ldr	r3, [pc, #68]	@ (8004630 <HAL_RCC_OscConfig+0x76c>)
 80045ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045ee:	4a10      	ldr	r2, [pc, #64]	@ (8004630 <HAL_RCC_OscConfig+0x76c>)
 80045f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80045f4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80045f6:	4b0e      	ldr	r3, [pc, #56]	@ (8004630 <HAL_RCC_OscConfig+0x76c>)
 80045f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045fa:	4a0d      	ldr	r2, [pc, #52]	@ (8004630 <HAL_RCC_OscConfig+0x76c>)
 80045fc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004600:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8004602:	4b0b      	ldr	r3, [pc, #44]	@ (8004630 <HAL_RCC_OscConfig+0x76c>)
 8004604:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004606:	4a0a      	ldr	r2, [pc, #40]	@ (8004630 <HAL_RCC_OscConfig+0x76c>)
 8004608:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800460c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800460e:	4b08      	ldr	r3, [pc, #32]	@ (8004630 <HAL_RCC_OscConfig+0x76c>)
 8004610:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004612:	4a07      	ldr	r2, [pc, #28]	@ (8004630 <HAL_RCC_OscConfig+0x76c>)
 8004614:	f043 0301 	orr.w	r3, r3, #1
 8004618:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800461a:	4b05      	ldr	r3, [pc, #20]	@ (8004630 <HAL_RCC_OscConfig+0x76c>)
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	4a04      	ldr	r2, [pc, #16]	@ (8004630 <HAL_RCC_OscConfig+0x76c>)
 8004620:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004624:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004626:	f7fe fb51 	bl	8002ccc <HAL_GetTick>
 800462a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800462c:	e011      	b.n	8004652 <HAL_RCC_OscConfig+0x78e>
 800462e:	bf00      	nop
 8004630:	58024400 	.word	0x58024400
 8004634:	58024800 	.word	0x58024800
 8004638:	fffffc0c 	.word	0xfffffc0c
 800463c:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004640:	f7fe fb44 	bl	8002ccc <HAL_GetTick>
 8004644:	4602      	mov	r2, r0
 8004646:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004648:	1ad3      	subs	r3, r2, r3
 800464a:	2b02      	cmp	r3, #2
 800464c:	d901      	bls.n	8004652 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800464e:	2303      	movs	r3, #3
 8004650:	e08a      	b.n	8004768 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004652:	4b47      	ldr	r3, [pc, #284]	@ (8004770 <HAL_RCC_OscConfig+0x8ac>)
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800465a:	2b00      	cmp	r3, #0
 800465c:	d0f0      	beq.n	8004640 <HAL_RCC_OscConfig+0x77c>
 800465e:	e082      	b.n	8004766 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004660:	4b43      	ldr	r3, [pc, #268]	@ (8004770 <HAL_RCC_OscConfig+0x8ac>)
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	4a42      	ldr	r2, [pc, #264]	@ (8004770 <HAL_RCC_OscConfig+0x8ac>)
 8004666:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800466a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800466c:	f7fe fb2e 	bl	8002ccc <HAL_GetTick>
 8004670:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004672:	e008      	b.n	8004686 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004674:	f7fe fb2a 	bl	8002ccc <HAL_GetTick>
 8004678:	4602      	mov	r2, r0
 800467a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800467c:	1ad3      	subs	r3, r2, r3
 800467e:	2b02      	cmp	r3, #2
 8004680:	d901      	bls.n	8004686 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8004682:	2303      	movs	r3, #3
 8004684:	e070      	b.n	8004768 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004686:	4b3a      	ldr	r3, [pc, #232]	@ (8004770 <HAL_RCC_OscConfig+0x8ac>)
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800468e:	2b00      	cmp	r3, #0
 8004690:	d1f0      	bne.n	8004674 <HAL_RCC_OscConfig+0x7b0>
 8004692:	e068      	b.n	8004766 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8004694:	4b36      	ldr	r3, [pc, #216]	@ (8004770 <HAL_RCC_OscConfig+0x8ac>)
 8004696:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004698:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800469a:	4b35      	ldr	r3, [pc, #212]	@ (8004770 <HAL_RCC_OscConfig+0x8ac>)
 800469c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800469e:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046a4:	2b01      	cmp	r3, #1
 80046a6:	d031      	beq.n	800470c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80046a8:	693b      	ldr	r3, [r7, #16]
 80046aa:	f003 0203 	and.w	r2, r3, #3
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80046b2:	429a      	cmp	r2, r3
 80046b4:	d12a      	bne.n	800470c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80046b6:	693b      	ldr	r3, [r7, #16]
 80046b8:	091b      	lsrs	r3, r3, #4
 80046ba:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80046c2:	429a      	cmp	r2, r3
 80046c4:	d122      	bne.n	800470c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046d0:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80046d2:	429a      	cmp	r2, r3
 80046d4:	d11a      	bne.n	800470c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	0a5b      	lsrs	r3, r3, #9
 80046da:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80046e2:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80046e4:	429a      	cmp	r2, r3
 80046e6:	d111      	bne.n	800470c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	0c1b      	lsrs	r3, r3, #16
 80046ec:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046f4:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80046f6:	429a      	cmp	r2, r3
 80046f8:	d108      	bne.n	800470c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	0e1b      	lsrs	r3, r3, #24
 80046fe:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004706:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004708:	429a      	cmp	r2, r3
 800470a:	d001      	beq.n	8004710 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 800470c:	2301      	movs	r3, #1
 800470e:	e02b      	b.n	8004768 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8004710:	4b17      	ldr	r3, [pc, #92]	@ (8004770 <HAL_RCC_OscConfig+0x8ac>)
 8004712:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004714:	08db      	lsrs	r3, r3, #3
 8004716:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800471a:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004720:	693a      	ldr	r2, [r7, #16]
 8004722:	429a      	cmp	r2, r3
 8004724:	d01f      	beq.n	8004766 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8004726:	4b12      	ldr	r3, [pc, #72]	@ (8004770 <HAL_RCC_OscConfig+0x8ac>)
 8004728:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800472a:	4a11      	ldr	r2, [pc, #68]	@ (8004770 <HAL_RCC_OscConfig+0x8ac>)
 800472c:	f023 0301 	bic.w	r3, r3, #1
 8004730:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004732:	f7fe facb 	bl	8002ccc <HAL_GetTick>
 8004736:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8004738:	bf00      	nop
 800473a:	f7fe fac7 	bl	8002ccc <HAL_GetTick>
 800473e:	4602      	mov	r2, r0
 8004740:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004742:	4293      	cmp	r3, r2
 8004744:	d0f9      	beq.n	800473a <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8004746:	4b0a      	ldr	r3, [pc, #40]	@ (8004770 <HAL_RCC_OscConfig+0x8ac>)
 8004748:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800474a:	4b0a      	ldr	r3, [pc, #40]	@ (8004774 <HAL_RCC_OscConfig+0x8b0>)
 800474c:	4013      	ands	r3, r2
 800474e:	687a      	ldr	r2, [r7, #4]
 8004750:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004752:	00d2      	lsls	r2, r2, #3
 8004754:	4906      	ldr	r1, [pc, #24]	@ (8004770 <HAL_RCC_OscConfig+0x8ac>)
 8004756:	4313      	orrs	r3, r2
 8004758:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800475a:	4b05      	ldr	r3, [pc, #20]	@ (8004770 <HAL_RCC_OscConfig+0x8ac>)
 800475c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800475e:	4a04      	ldr	r2, [pc, #16]	@ (8004770 <HAL_RCC_OscConfig+0x8ac>)
 8004760:	f043 0301 	orr.w	r3, r3, #1
 8004764:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8004766:	2300      	movs	r3, #0
}
 8004768:	4618      	mov	r0, r3
 800476a:	3730      	adds	r7, #48	@ 0x30
 800476c:	46bd      	mov	sp, r7
 800476e:	bd80      	pop	{r7, pc}
 8004770:	58024400 	.word	0x58024400
 8004774:	ffff0007 	.word	0xffff0007

08004778 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004778:	b580      	push	{r7, lr}
 800477a:	b086      	sub	sp, #24
 800477c:	af00      	add	r7, sp, #0
 800477e:	6078      	str	r0, [r7, #4]
 8004780:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	2b00      	cmp	r3, #0
 8004786:	d101      	bne.n	800478c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004788:	2301      	movs	r3, #1
 800478a:	e19c      	b.n	8004ac6 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800478c:	4b8a      	ldr	r3, [pc, #552]	@ (80049b8 <HAL_RCC_ClockConfig+0x240>)
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	f003 030f 	and.w	r3, r3, #15
 8004794:	683a      	ldr	r2, [r7, #0]
 8004796:	429a      	cmp	r2, r3
 8004798:	d910      	bls.n	80047bc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800479a:	4b87      	ldr	r3, [pc, #540]	@ (80049b8 <HAL_RCC_ClockConfig+0x240>)
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	f023 020f 	bic.w	r2, r3, #15
 80047a2:	4985      	ldr	r1, [pc, #532]	@ (80049b8 <HAL_RCC_ClockConfig+0x240>)
 80047a4:	683b      	ldr	r3, [r7, #0]
 80047a6:	4313      	orrs	r3, r2
 80047a8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80047aa:	4b83      	ldr	r3, [pc, #524]	@ (80049b8 <HAL_RCC_ClockConfig+0x240>)
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f003 030f 	and.w	r3, r3, #15
 80047b2:	683a      	ldr	r2, [r7, #0]
 80047b4:	429a      	cmp	r2, r3
 80047b6:	d001      	beq.n	80047bc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80047b8:	2301      	movs	r3, #1
 80047ba:	e184      	b.n	8004ac6 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	f003 0304 	and.w	r3, r3, #4
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d010      	beq.n	80047ea <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	691a      	ldr	r2, [r3, #16]
 80047cc:	4b7b      	ldr	r3, [pc, #492]	@ (80049bc <HAL_RCC_ClockConfig+0x244>)
 80047ce:	699b      	ldr	r3, [r3, #24]
 80047d0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80047d4:	429a      	cmp	r2, r3
 80047d6:	d908      	bls.n	80047ea <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80047d8:	4b78      	ldr	r3, [pc, #480]	@ (80049bc <HAL_RCC_ClockConfig+0x244>)
 80047da:	699b      	ldr	r3, [r3, #24]
 80047dc:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	691b      	ldr	r3, [r3, #16]
 80047e4:	4975      	ldr	r1, [pc, #468]	@ (80049bc <HAL_RCC_ClockConfig+0x244>)
 80047e6:	4313      	orrs	r3, r2
 80047e8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	f003 0308 	and.w	r3, r3, #8
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d010      	beq.n	8004818 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	695a      	ldr	r2, [r3, #20]
 80047fa:	4b70      	ldr	r3, [pc, #448]	@ (80049bc <HAL_RCC_ClockConfig+0x244>)
 80047fc:	69db      	ldr	r3, [r3, #28]
 80047fe:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004802:	429a      	cmp	r2, r3
 8004804:	d908      	bls.n	8004818 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004806:	4b6d      	ldr	r3, [pc, #436]	@ (80049bc <HAL_RCC_ClockConfig+0x244>)
 8004808:	69db      	ldr	r3, [r3, #28]
 800480a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	695b      	ldr	r3, [r3, #20]
 8004812:	496a      	ldr	r1, [pc, #424]	@ (80049bc <HAL_RCC_ClockConfig+0x244>)
 8004814:	4313      	orrs	r3, r2
 8004816:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	f003 0310 	and.w	r3, r3, #16
 8004820:	2b00      	cmp	r3, #0
 8004822:	d010      	beq.n	8004846 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	699a      	ldr	r2, [r3, #24]
 8004828:	4b64      	ldr	r3, [pc, #400]	@ (80049bc <HAL_RCC_ClockConfig+0x244>)
 800482a:	69db      	ldr	r3, [r3, #28]
 800482c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004830:	429a      	cmp	r2, r3
 8004832:	d908      	bls.n	8004846 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004834:	4b61      	ldr	r3, [pc, #388]	@ (80049bc <HAL_RCC_ClockConfig+0x244>)
 8004836:	69db      	ldr	r3, [r3, #28]
 8004838:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	699b      	ldr	r3, [r3, #24]
 8004840:	495e      	ldr	r1, [pc, #376]	@ (80049bc <HAL_RCC_ClockConfig+0x244>)
 8004842:	4313      	orrs	r3, r2
 8004844:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	f003 0320 	and.w	r3, r3, #32
 800484e:	2b00      	cmp	r3, #0
 8004850:	d010      	beq.n	8004874 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	69da      	ldr	r2, [r3, #28]
 8004856:	4b59      	ldr	r3, [pc, #356]	@ (80049bc <HAL_RCC_ClockConfig+0x244>)
 8004858:	6a1b      	ldr	r3, [r3, #32]
 800485a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800485e:	429a      	cmp	r2, r3
 8004860:	d908      	bls.n	8004874 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8004862:	4b56      	ldr	r3, [pc, #344]	@ (80049bc <HAL_RCC_ClockConfig+0x244>)
 8004864:	6a1b      	ldr	r3, [r3, #32]
 8004866:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	69db      	ldr	r3, [r3, #28]
 800486e:	4953      	ldr	r1, [pc, #332]	@ (80049bc <HAL_RCC_ClockConfig+0x244>)
 8004870:	4313      	orrs	r3, r2
 8004872:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	f003 0302 	and.w	r3, r3, #2
 800487c:	2b00      	cmp	r3, #0
 800487e:	d010      	beq.n	80048a2 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	68da      	ldr	r2, [r3, #12]
 8004884:	4b4d      	ldr	r3, [pc, #308]	@ (80049bc <HAL_RCC_ClockConfig+0x244>)
 8004886:	699b      	ldr	r3, [r3, #24]
 8004888:	f003 030f 	and.w	r3, r3, #15
 800488c:	429a      	cmp	r2, r3
 800488e:	d908      	bls.n	80048a2 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004890:	4b4a      	ldr	r3, [pc, #296]	@ (80049bc <HAL_RCC_ClockConfig+0x244>)
 8004892:	699b      	ldr	r3, [r3, #24]
 8004894:	f023 020f 	bic.w	r2, r3, #15
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	68db      	ldr	r3, [r3, #12]
 800489c:	4947      	ldr	r1, [pc, #284]	@ (80049bc <HAL_RCC_ClockConfig+0x244>)
 800489e:	4313      	orrs	r3, r2
 80048a0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	f003 0301 	and.w	r3, r3, #1
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d055      	beq.n	800495a <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80048ae:	4b43      	ldr	r3, [pc, #268]	@ (80049bc <HAL_RCC_ClockConfig+0x244>)
 80048b0:	699b      	ldr	r3, [r3, #24]
 80048b2:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	689b      	ldr	r3, [r3, #8]
 80048ba:	4940      	ldr	r1, [pc, #256]	@ (80049bc <HAL_RCC_ClockConfig+0x244>)
 80048bc:	4313      	orrs	r3, r2
 80048be:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	685b      	ldr	r3, [r3, #4]
 80048c4:	2b02      	cmp	r3, #2
 80048c6:	d107      	bne.n	80048d8 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80048c8:	4b3c      	ldr	r3, [pc, #240]	@ (80049bc <HAL_RCC_ClockConfig+0x244>)
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d121      	bne.n	8004918 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80048d4:	2301      	movs	r3, #1
 80048d6:	e0f6      	b.n	8004ac6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	685b      	ldr	r3, [r3, #4]
 80048dc:	2b03      	cmp	r3, #3
 80048de:	d107      	bne.n	80048f0 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80048e0:	4b36      	ldr	r3, [pc, #216]	@ (80049bc <HAL_RCC_ClockConfig+0x244>)
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d115      	bne.n	8004918 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80048ec:	2301      	movs	r3, #1
 80048ee:	e0ea      	b.n	8004ac6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	685b      	ldr	r3, [r3, #4]
 80048f4:	2b01      	cmp	r3, #1
 80048f6:	d107      	bne.n	8004908 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80048f8:	4b30      	ldr	r3, [pc, #192]	@ (80049bc <HAL_RCC_ClockConfig+0x244>)
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004900:	2b00      	cmp	r3, #0
 8004902:	d109      	bne.n	8004918 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004904:	2301      	movs	r3, #1
 8004906:	e0de      	b.n	8004ac6 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004908:	4b2c      	ldr	r3, [pc, #176]	@ (80049bc <HAL_RCC_ClockConfig+0x244>)
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	f003 0304 	and.w	r3, r3, #4
 8004910:	2b00      	cmp	r3, #0
 8004912:	d101      	bne.n	8004918 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004914:	2301      	movs	r3, #1
 8004916:	e0d6      	b.n	8004ac6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004918:	4b28      	ldr	r3, [pc, #160]	@ (80049bc <HAL_RCC_ClockConfig+0x244>)
 800491a:	691b      	ldr	r3, [r3, #16]
 800491c:	f023 0207 	bic.w	r2, r3, #7
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	685b      	ldr	r3, [r3, #4]
 8004924:	4925      	ldr	r1, [pc, #148]	@ (80049bc <HAL_RCC_ClockConfig+0x244>)
 8004926:	4313      	orrs	r3, r2
 8004928:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800492a:	f7fe f9cf 	bl	8002ccc <HAL_GetTick>
 800492e:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004930:	e00a      	b.n	8004948 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004932:	f7fe f9cb 	bl	8002ccc <HAL_GetTick>
 8004936:	4602      	mov	r2, r0
 8004938:	697b      	ldr	r3, [r7, #20]
 800493a:	1ad3      	subs	r3, r2, r3
 800493c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004940:	4293      	cmp	r3, r2
 8004942:	d901      	bls.n	8004948 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8004944:	2303      	movs	r3, #3
 8004946:	e0be      	b.n	8004ac6 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004948:	4b1c      	ldr	r3, [pc, #112]	@ (80049bc <HAL_RCC_ClockConfig+0x244>)
 800494a:	691b      	ldr	r3, [r3, #16]
 800494c:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	685b      	ldr	r3, [r3, #4]
 8004954:	00db      	lsls	r3, r3, #3
 8004956:	429a      	cmp	r2, r3
 8004958:	d1eb      	bne.n	8004932 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	f003 0302 	and.w	r3, r3, #2
 8004962:	2b00      	cmp	r3, #0
 8004964:	d010      	beq.n	8004988 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	68da      	ldr	r2, [r3, #12]
 800496a:	4b14      	ldr	r3, [pc, #80]	@ (80049bc <HAL_RCC_ClockConfig+0x244>)
 800496c:	699b      	ldr	r3, [r3, #24]
 800496e:	f003 030f 	and.w	r3, r3, #15
 8004972:	429a      	cmp	r2, r3
 8004974:	d208      	bcs.n	8004988 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004976:	4b11      	ldr	r3, [pc, #68]	@ (80049bc <HAL_RCC_ClockConfig+0x244>)
 8004978:	699b      	ldr	r3, [r3, #24]
 800497a:	f023 020f 	bic.w	r2, r3, #15
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	68db      	ldr	r3, [r3, #12]
 8004982:	490e      	ldr	r1, [pc, #56]	@ (80049bc <HAL_RCC_ClockConfig+0x244>)
 8004984:	4313      	orrs	r3, r2
 8004986:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004988:	4b0b      	ldr	r3, [pc, #44]	@ (80049b8 <HAL_RCC_ClockConfig+0x240>)
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	f003 030f 	and.w	r3, r3, #15
 8004990:	683a      	ldr	r2, [r7, #0]
 8004992:	429a      	cmp	r2, r3
 8004994:	d214      	bcs.n	80049c0 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004996:	4b08      	ldr	r3, [pc, #32]	@ (80049b8 <HAL_RCC_ClockConfig+0x240>)
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f023 020f 	bic.w	r2, r3, #15
 800499e:	4906      	ldr	r1, [pc, #24]	@ (80049b8 <HAL_RCC_ClockConfig+0x240>)
 80049a0:	683b      	ldr	r3, [r7, #0]
 80049a2:	4313      	orrs	r3, r2
 80049a4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80049a6:	4b04      	ldr	r3, [pc, #16]	@ (80049b8 <HAL_RCC_ClockConfig+0x240>)
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	f003 030f 	and.w	r3, r3, #15
 80049ae:	683a      	ldr	r2, [r7, #0]
 80049b0:	429a      	cmp	r2, r3
 80049b2:	d005      	beq.n	80049c0 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80049b4:	2301      	movs	r3, #1
 80049b6:	e086      	b.n	8004ac6 <HAL_RCC_ClockConfig+0x34e>
 80049b8:	52002000 	.word	0x52002000
 80049bc:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f003 0304 	and.w	r3, r3, #4
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d010      	beq.n	80049ee <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	691a      	ldr	r2, [r3, #16]
 80049d0:	4b3f      	ldr	r3, [pc, #252]	@ (8004ad0 <HAL_RCC_ClockConfig+0x358>)
 80049d2:	699b      	ldr	r3, [r3, #24]
 80049d4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80049d8:	429a      	cmp	r2, r3
 80049da:	d208      	bcs.n	80049ee <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80049dc:	4b3c      	ldr	r3, [pc, #240]	@ (8004ad0 <HAL_RCC_ClockConfig+0x358>)
 80049de:	699b      	ldr	r3, [r3, #24]
 80049e0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	691b      	ldr	r3, [r3, #16]
 80049e8:	4939      	ldr	r1, [pc, #228]	@ (8004ad0 <HAL_RCC_ClockConfig+0x358>)
 80049ea:	4313      	orrs	r3, r2
 80049ec:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	f003 0308 	and.w	r3, r3, #8
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d010      	beq.n	8004a1c <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	695a      	ldr	r2, [r3, #20]
 80049fe:	4b34      	ldr	r3, [pc, #208]	@ (8004ad0 <HAL_RCC_ClockConfig+0x358>)
 8004a00:	69db      	ldr	r3, [r3, #28]
 8004a02:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004a06:	429a      	cmp	r2, r3
 8004a08:	d208      	bcs.n	8004a1c <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004a0a:	4b31      	ldr	r3, [pc, #196]	@ (8004ad0 <HAL_RCC_ClockConfig+0x358>)
 8004a0c:	69db      	ldr	r3, [r3, #28]
 8004a0e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	695b      	ldr	r3, [r3, #20]
 8004a16:	492e      	ldr	r1, [pc, #184]	@ (8004ad0 <HAL_RCC_ClockConfig+0x358>)
 8004a18:	4313      	orrs	r3, r2
 8004a1a:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	f003 0310 	and.w	r3, r3, #16
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d010      	beq.n	8004a4a <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	699a      	ldr	r2, [r3, #24]
 8004a2c:	4b28      	ldr	r3, [pc, #160]	@ (8004ad0 <HAL_RCC_ClockConfig+0x358>)
 8004a2e:	69db      	ldr	r3, [r3, #28]
 8004a30:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004a34:	429a      	cmp	r2, r3
 8004a36:	d208      	bcs.n	8004a4a <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004a38:	4b25      	ldr	r3, [pc, #148]	@ (8004ad0 <HAL_RCC_ClockConfig+0x358>)
 8004a3a:	69db      	ldr	r3, [r3, #28]
 8004a3c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	699b      	ldr	r3, [r3, #24]
 8004a44:	4922      	ldr	r1, [pc, #136]	@ (8004ad0 <HAL_RCC_ClockConfig+0x358>)
 8004a46:	4313      	orrs	r3, r2
 8004a48:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	f003 0320 	and.w	r3, r3, #32
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d010      	beq.n	8004a78 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	69da      	ldr	r2, [r3, #28]
 8004a5a:	4b1d      	ldr	r3, [pc, #116]	@ (8004ad0 <HAL_RCC_ClockConfig+0x358>)
 8004a5c:	6a1b      	ldr	r3, [r3, #32]
 8004a5e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004a62:	429a      	cmp	r2, r3
 8004a64:	d208      	bcs.n	8004a78 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8004a66:	4b1a      	ldr	r3, [pc, #104]	@ (8004ad0 <HAL_RCC_ClockConfig+0x358>)
 8004a68:	6a1b      	ldr	r3, [r3, #32]
 8004a6a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	69db      	ldr	r3, [r3, #28]
 8004a72:	4917      	ldr	r1, [pc, #92]	@ (8004ad0 <HAL_RCC_ClockConfig+0x358>)
 8004a74:	4313      	orrs	r3, r2
 8004a76:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004a78:	f000 f834 	bl	8004ae4 <HAL_RCC_GetSysClockFreq>
 8004a7c:	4602      	mov	r2, r0
 8004a7e:	4b14      	ldr	r3, [pc, #80]	@ (8004ad0 <HAL_RCC_ClockConfig+0x358>)
 8004a80:	699b      	ldr	r3, [r3, #24]
 8004a82:	0a1b      	lsrs	r3, r3, #8
 8004a84:	f003 030f 	and.w	r3, r3, #15
 8004a88:	4912      	ldr	r1, [pc, #72]	@ (8004ad4 <HAL_RCC_ClockConfig+0x35c>)
 8004a8a:	5ccb      	ldrb	r3, [r1, r3]
 8004a8c:	f003 031f 	and.w	r3, r3, #31
 8004a90:	fa22 f303 	lsr.w	r3, r2, r3
 8004a94:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004a96:	4b0e      	ldr	r3, [pc, #56]	@ (8004ad0 <HAL_RCC_ClockConfig+0x358>)
 8004a98:	699b      	ldr	r3, [r3, #24]
 8004a9a:	f003 030f 	and.w	r3, r3, #15
 8004a9e:	4a0d      	ldr	r2, [pc, #52]	@ (8004ad4 <HAL_RCC_ClockConfig+0x35c>)
 8004aa0:	5cd3      	ldrb	r3, [r2, r3]
 8004aa2:	f003 031f 	and.w	r3, r3, #31
 8004aa6:	693a      	ldr	r2, [r7, #16]
 8004aa8:	fa22 f303 	lsr.w	r3, r2, r3
 8004aac:	4a0a      	ldr	r2, [pc, #40]	@ (8004ad8 <HAL_RCC_ClockConfig+0x360>)
 8004aae:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004ab0:	4a0a      	ldr	r2, [pc, #40]	@ (8004adc <HAL_RCC_ClockConfig+0x364>)
 8004ab2:	693b      	ldr	r3, [r7, #16]
 8004ab4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8004ab6:	4b0a      	ldr	r3, [pc, #40]	@ (8004ae0 <HAL_RCC_ClockConfig+0x368>)
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	4618      	mov	r0, r3
 8004abc:	f7fd fe5e 	bl	800277c <HAL_InitTick>
 8004ac0:	4603      	mov	r3, r0
 8004ac2:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8004ac4:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ac6:	4618      	mov	r0, r3
 8004ac8:	3718      	adds	r7, #24
 8004aca:	46bd      	mov	sp, r7
 8004acc:	bd80      	pop	{r7, pc}
 8004ace:	bf00      	nop
 8004ad0:	58024400 	.word	0x58024400
 8004ad4:	08011898 	.word	0x08011898
 8004ad8:	24000338 	.word	0x24000338
 8004adc:	24000334 	.word	0x24000334
 8004ae0:	2400033c 	.word	0x2400033c

08004ae4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004ae4:	b480      	push	{r7}
 8004ae6:	b089      	sub	sp, #36	@ 0x24
 8004ae8:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004aea:	4bb3      	ldr	r3, [pc, #716]	@ (8004db8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004aec:	691b      	ldr	r3, [r3, #16]
 8004aee:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004af2:	2b18      	cmp	r3, #24
 8004af4:	f200 8155 	bhi.w	8004da2 <HAL_RCC_GetSysClockFreq+0x2be>
 8004af8:	a201      	add	r2, pc, #4	@ (adr r2, 8004b00 <HAL_RCC_GetSysClockFreq+0x1c>)
 8004afa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004afe:	bf00      	nop
 8004b00:	08004b65 	.word	0x08004b65
 8004b04:	08004da3 	.word	0x08004da3
 8004b08:	08004da3 	.word	0x08004da3
 8004b0c:	08004da3 	.word	0x08004da3
 8004b10:	08004da3 	.word	0x08004da3
 8004b14:	08004da3 	.word	0x08004da3
 8004b18:	08004da3 	.word	0x08004da3
 8004b1c:	08004da3 	.word	0x08004da3
 8004b20:	08004b8b 	.word	0x08004b8b
 8004b24:	08004da3 	.word	0x08004da3
 8004b28:	08004da3 	.word	0x08004da3
 8004b2c:	08004da3 	.word	0x08004da3
 8004b30:	08004da3 	.word	0x08004da3
 8004b34:	08004da3 	.word	0x08004da3
 8004b38:	08004da3 	.word	0x08004da3
 8004b3c:	08004da3 	.word	0x08004da3
 8004b40:	08004b91 	.word	0x08004b91
 8004b44:	08004da3 	.word	0x08004da3
 8004b48:	08004da3 	.word	0x08004da3
 8004b4c:	08004da3 	.word	0x08004da3
 8004b50:	08004da3 	.word	0x08004da3
 8004b54:	08004da3 	.word	0x08004da3
 8004b58:	08004da3 	.word	0x08004da3
 8004b5c:	08004da3 	.word	0x08004da3
 8004b60:	08004b97 	.word	0x08004b97
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004b64:	4b94      	ldr	r3, [pc, #592]	@ (8004db8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	f003 0320 	and.w	r3, r3, #32
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d009      	beq.n	8004b84 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004b70:	4b91      	ldr	r3, [pc, #580]	@ (8004db8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	08db      	lsrs	r3, r3, #3
 8004b76:	f003 0303 	and.w	r3, r3, #3
 8004b7a:	4a90      	ldr	r2, [pc, #576]	@ (8004dbc <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004b7c:	fa22 f303 	lsr.w	r3, r2, r3
 8004b80:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8004b82:	e111      	b.n	8004da8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8004b84:	4b8d      	ldr	r3, [pc, #564]	@ (8004dbc <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004b86:	61bb      	str	r3, [r7, #24]
      break;
 8004b88:	e10e      	b.n	8004da8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8004b8a:	4b8d      	ldr	r3, [pc, #564]	@ (8004dc0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004b8c:	61bb      	str	r3, [r7, #24]
      break;
 8004b8e:	e10b      	b.n	8004da8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8004b90:	4b8c      	ldr	r3, [pc, #560]	@ (8004dc4 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8004b92:	61bb      	str	r3, [r7, #24]
      break;
 8004b94:	e108      	b.n	8004da8 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004b96:	4b88      	ldr	r3, [pc, #544]	@ (8004db8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004b98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b9a:	f003 0303 	and.w	r3, r3, #3
 8004b9e:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8004ba0:	4b85      	ldr	r3, [pc, #532]	@ (8004db8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004ba2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ba4:	091b      	lsrs	r3, r3, #4
 8004ba6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004baa:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8004bac:	4b82      	ldr	r3, [pc, #520]	@ (8004db8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004bae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bb0:	f003 0301 	and.w	r3, r3, #1
 8004bb4:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8004bb6:	4b80      	ldr	r3, [pc, #512]	@ (8004db8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004bb8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004bba:	08db      	lsrs	r3, r3, #3
 8004bbc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004bc0:	68fa      	ldr	r2, [r7, #12]
 8004bc2:	fb02 f303 	mul.w	r3, r2, r3
 8004bc6:	ee07 3a90 	vmov	s15, r3
 8004bca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004bce:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8004bd2:	693b      	ldr	r3, [r7, #16]
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	f000 80e1 	beq.w	8004d9c <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8004bda:	697b      	ldr	r3, [r7, #20]
 8004bdc:	2b02      	cmp	r3, #2
 8004bde:	f000 8083 	beq.w	8004ce8 <HAL_RCC_GetSysClockFreq+0x204>
 8004be2:	697b      	ldr	r3, [r7, #20]
 8004be4:	2b02      	cmp	r3, #2
 8004be6:	f200 80a1 	bhi.w	8004d2c <HAL_RCC_GetSysClockFreq+0x248>
 8004bea:	697b      	ldr	r3, [r7, #20]
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d003      	beq.n	8004bf8 <HAL_RCC_GetSysClockFreq+0x114>
 8004bf0:	697b      	ldr	r3, [r7, #20]
 8004bf2:	2b01      	cmp	r3, #1
 8004bf4:	d056      	beq.n	8004ca4 <HAL_RCC_GetSysClockFreq+0x1c0>
 8004bf6:	e099      	b.n	8004d2c <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004bf8:	4b6f      	ldr	r3, [pc, #444]	@ (8004db8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	f003 0320 	and.w	r3, r3, #32
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d02d      	beq.n	8004c60 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004c04:	4b6c      	ldr	r3, [pc, #432]	@ (8004db8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	08db      	lsrs	r3, r3, #3
 8004c0a:	f003 0303 	and.w	r3, r3, #3
 8004c0e:	4a6b      	ldr	r2, [pc, #428]	@ (8004dbc <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004c10:	fa22 f303 	lsr.w	r3, r2, r3
 8004c14:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	ee07 3a90 	vmov	s15, r3
 8004c1c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004c20:	693b      	ldr	r3, [r7, #16]
 8004c22:	ee07 3a90 	vmov	s15, r3
 8004c26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c2a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004c2e:	4b62      	ldr	r3, [pc, #392]	@ (8004db8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004c30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c32:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c36:	ee07 3a90 	vmov	s15, r3
 8004c3a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004c3e:	ed97 6a02 	vldr	s12, [r7, #8]
 8004c42:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8004dc8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004c46:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004c4a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004c4e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004c52:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004c56:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004c5a:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8004c5e:	e087      	b.n	8004d70 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004c60:	693b      	ldr	r3, [r7, #16]
 8004c62:	ee07 3a90 	vmov	s15, r3
 8004c66:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c6a:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8004dcc <HAL_RCC_GetSysClockFreq+0x2e8>
 8004c6e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004c72:	4b51      	ldr	r3, [pc, #324]	@ (8004db8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004c74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c76:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c7a:	ee07 3a90 	vmov	s15, r3
 8004c7e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004c82:	ed97 6a02 	vldr	s12, [r7, #8]
 8004c86:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8004dc8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004c8a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004c8e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004c92:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004c96:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004c9a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004c9e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004ca2:	e065      	b.n	8004d70 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004ca4:	693b      	ldr	r3, [r7, #16]
 8004ca6:	ee07 3a90 	vmov	s15, r3
 8004caa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004cae:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8004dd0 <HAL_RCC_GetSysClockFreq+0x2ec>
 8004cb2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004cb6:	4b40      	ldr	r3, [pc, #256]	@ (8004db8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004cb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004cbe:	ee07 3a90 	vmov	s15, r3
 8004cc2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004cc6:	ed97 6a02 	vldr	s12, [r7, #8]
 8004cca:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8004dc8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004cce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004cd2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004cd6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004cda:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004cde:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004ce2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004ce6:	e043      	b.n	8004d70 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004ce8:	693b      	ldr	r3, [r7, #16]
 8004cea:	ee07 3a90 	vmov	s15, r3
 8004cee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004cf2:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8004dd4 <HAL_RCC_GetSysClockFreq+0x2f0>
 8004cf6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004cfa:	4b2f      	ldr	r3, [pc, #188]	@ (8004db8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004cfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cfe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004d02:	ee07 3a90 	vmov	s15, r3
 8004d06:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004d0a:	ed97 6a02 	vldr	s12, [r7, #8]
 8004d0e:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8004dc8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004d12:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004d16:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004d1a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004d1e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004d22:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004d26:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004d2a:	e021      	b.n	8004d70 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004d2c:	693b      	ldr	r3, [r7, #16]
 8004d2e:	ee07 3a90 	vmov	s15, r3
 8004d32:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d36:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8004dd0 <HAL_RCC_GetSysClockFreq+0x2ec>
 8004d3a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004d3e:	4b1e      	ldr	r3, [pc, #120]	@ (8004db8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004d40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d42:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004d46:	ee07 3a90 	vmov	s15, r3
 8004d4a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004d4e:	ed97 6a02 	vldr	s12, [r7, #8]
 8004d52:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8004dc8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004d56:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004d5a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004d5e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004d62:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004d66:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004d6a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004d6e:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8004d70:	4b11      	ldr	r3, [pc, #68]	@ (8004db8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004d72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d74:	0a5b      	lsrs	r3, r3, #9
 8004d76:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004d7a:	3301      	adds	r3, #1
 8004d7c:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8004d7e:	683b      	ldr	r3, [r7, #0]
 8004d80:	ee07 3a90 	vmov	s15, r3
 8004d84:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004d88:	edd7 6a07 	vldr	s13, [r7, #28]
 8004d8c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004d90:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004d94:	ee17 3a90 	vmov	r3, s15
 8004d98:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8004d9a:	e005      	b.n	8004da8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8004d9c:	2300      	movs	r3, #0
 8004d9e:	61bb      	str	r3, [r7, #24]
      break;
 8004da0:	e002      	b.n	8004da8 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8004da2:	4b07      	ldr	r3, [pc, #28]	@ (8004dc0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004da4:	61bb      	str	r3, [r7, #24]
      break;
 8004da6:	bf00      	nop
  }

  return sysclockfreq;
 8004da8:	69bb      	ldr	r3, [r7, #24]
}
 8004daa:	4618      	mov	r0, r3
 8004dac:	3724      	adds	r7, #36	@ 0x24
 8004dae:	46bd      	mov	sp, r7
 8004db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db4:	4770      	bx	lr
 8004db6:	bf00      	nop
 8004db8:	58024400 	.word	0x58024400
 8004dbc:	03d09000 	.word	0x03d09000
 8004dc0:	003d0900 	.word	0x003d0900
 8004dc4:	007a1200 	.word	0x007a1200
 8004dc8:	46000000 	.word	0x46000000
 8004dcc:	4c742400 	.word	0x4c742400
 8004dd0:	4a742400 	.word	0x4a742400
 8004dd4:	4af42400 	.word	0x4af42400

08004dd8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004dd8:	b580      	push	{r7, lr}
 8004dda:	b082      	sub	sp, #8
 8004ddc:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8004dde:	f7ff fe81 	bl	8004ae4 <HAL_RCC_GetSysClockFreq>
 8004de2:	4602      	mov	r2, r0
 8004de4:	4b10      	ldr	r3, [pc, #64]	@ (8004e28 <HAL_RCC_GetHCLKFreq+0x50>)
 8004de6:	699b      	ldr	r3, [r3, #24]
 8004de8:	0a1b      	lsrs	r3, r3, #8
 8004dea:	f003 030f 	and.w	r3, r3, #15
 8004dee:	490f      	ldr	r1, [pc, #60]	@ (8004e2c <HAL_RCC_GetHCLKFreq+0x54>)
 8004df0:	5ccb      	ldrb	r3, [r1, r3]
 8004df2:	f003 031f 	and.w	r3, r3, #31
 8004df6:	fa22 f303 	lsr.w	r3, r2, r3
 8004dfa:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004dfc:	4b0a      	ldr	r3, [pc, #40]	@ (8004e28 <HAL_RCC_GetHCLKFreq+0x50>)
 8004dfe:	699b      	ldr	r3, [r3, #24]
 8004e00:	f003 030f 	and.w	r3, r3, #15
 8004e04:	4a09      	ldr	r2, [pc, #36]	@ (8004e2c <HAL_RCC_GetHCLKFreq+0x54>)
 8004e06:	5cd3      	ldrb	r3, [r2, r3]
 8004e08:	f003 031f 	and.w	r3, r3, #31
 8004e0c:	687a      	ldr	r2, [r7, #4]
 8004e0e:	fa22 f303 	lsr.w	r3, r2, r3
 8004e12:	4a07      	ldr	r2, [pc, #28]	@ (8004e30 <HAL_RCC_GetHCLKFreq+0x58>)
 8004e14:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004e16:	4a07      	ldr	r2, [pc, #28]	@ (8004e34 <HAL_RCC_GetHCLKFreq+0x5c>)
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8004e1c:	4b04      	ldr	r3, [pc, #16]	@ (8004e30 <HAL_RCC_GetHCLKFreq+0x58>)
 8004e1e:	681b      	ldr	r3, [r3, #0]
}
 8004e20:	4618      	mov	r0, r3
 8004e22:	3708      	adds	r7, #8
 8004e24:	46bd      	mov	sp, r7
 8004e26:	bd80      	pop	{r7, pc}
 8004e28:	58024400 	.word	0x58024400
 8004e2c:	08011898 	.word	0x08011898
 8004e30:	24000338 	.word	0x24000338
 8004e34:	24000334 	.word	0x24000334

08004e38 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004e38:	b580      	push	{r7, lr}
 8004e3a:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8004e3c:	f7ff ffcc 	bl	8004dd8 <HAL_RCC_GetHCLKFreq>
 8004e40:	4602      	mov	r2, r0
 8004e42:	4b06      	ldr	r3, [pc, #24]	@ (8004e5c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004e44:	69db      	ldr	r3, [r3, #28]
 8004e46:	091b      	lsrs	r3, r3, #4
 8004e48:	f003 0307 	and.w	r3, r3, #7
 8004e4c:	4904      	ldr	r1, [pc, #16]	@ (8004e60 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004e4e:	5ccb      	ldrb	r3, [r1, r3]
 8004e50:	f003 031f 	and.w	r3, r3, #31
 8004e54:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8004e58:	4618      	mov	r0, r3
 8004e5a:	bd80      	pop	{r7, pc}
 8004e5c:	58024400 	.word	0x58024400
 8004e60:	08011898 	.word	0x08011898

08004e64 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004e64:	b580      	push	{r7, lr}
 8004e66:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8004e68:	f7ff ffb6 	bl	8004dd8 <HAL_RCC_GetHCLKFreq>
 8004e6c:	4602      	mov	r2, r0
 8004e6e:	4b06      	ldr	r3, [pc, #24]	@ (8004e88 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004e70:	69db      	ldr	r3, [r3, #28]
 8004e72:	0a1b      	lsrs	r3, r3, #8
 8004e74:	f003 0307 	and.w	r3, r3, #7
 8004e78:	4904      	ldr	r1, [pc, #16]	@ (8004e8c <HAL_RCC_GetPCLK2Freq+0x28>)
 8004e7a:	5ccb      	ldrb	r3, [r1, r3]
 8004e7c:	f003 031f 	and.w	r3, r3, #31
 8004e80:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8004e84:	4618      	mov	r0, r3
 8004e86:	bd80      	pop	{r7, pc}
 8004e88:	58024400 	.word	0x58024400
 8004e8c:	08011898 	.word	0x08011898

08004e90 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004e90:	b480      	push	{r7}
 8004e92:	b083      	sub	sp, #12
 8004e94:	af00      	add	r7, sp, #0
 8004e96:	6078      	str	r0, [r7, #4]
 8004e98:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	223f      	movs	r2, #63	@ 0x3f
 8004e9e:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004ea0:	4b1a      	ldr	r3, [pc, #104]	@ (8004f0c <HAL_RCC_GetClockConfig+0x7c>)
 8004ea2:	691b      	ldr	r3, [r3, #16]
 8004ea4:	f003 0207 	and.w	r2, r3, #7
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 8004eac:	4b17      	ldr	r3, [pc, #92]	@ (8004f0c <HAL_RCC_GetClockConfig+0x7c>)
 8004eae:	699b      	ldr	r3, [r3, #24]
 8004eb0:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 8004eb8:	4b14      	ldr	r3, [pc, #80]	@ (8004f0c <HAL_RCC_GetClockConfig+0x7c>)
 8004eba:	699b      	ldr	r3, [r3, #24]
 8004ebc:	f003 020f 	and.w	r2, r3, #15
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 8004ec4:	4b11      	ldr	r3, [pc, #68]	@ (8004f0c <HAL_RCC_GetClockConfig+0x7c>)
 8004ec6:	699b      	ldr	r3, [r3, #24]
 8004ec8:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 8004ed0:	4b0e      	ldr	r3, [pc, #56]	@ (8004f0c <HAL_RCC_GetClockConfig+0x7c>)
 8004ed2:	69db      	ldr	r3, [r3, #28]
 8004ed4:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 8004edc:	4b0b      	ldr	r3, [pc, #44]	@ (8004f0c <HAL_RCC_GetClockConfig+0x7c>)
 8004ede:	69db      	ldr	r3, [r3, #28]
 8004ee0:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 8004ee8:	4b08      	ldr	r3, [pc, #32]	@ (8004f0c <HAL_RCC_GetClockConfig+0x7c>)
 8004eea:	6a1b      	ldr	r3, [r3, #32]
 8004eec:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004ef4:	4b06      	ldr	r3, [pc, #24]	@ (8004f10 <HAL_RCC_GetClockConfig+0x80>)
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	f003 020f 	and.w	r2, r3, #15
 8004efc:	683b      	ldr	r3, [r7, #0]
 8004efe:	601a      	str	r2, [r3, #0]
}
 8004f00:	bf00      	nop
 8004f02:	370c      	adds	r7, #12
 8004f04:	46bd      	mov	sp, r7
 8004f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f0a:	4770      	bx	lr
 8004f0c:	58024400 	.word	0x58024400
 8004f10:	52002000 	.word	0x52002000

08004f14 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004f14:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004f18:	b0ca      	sub	sp, #296	@ 0x128
 8004f1a:	af00      	add	r7, sp, #0
 8004f1c:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004f20:	2300      	movs	r3, #0
 8004f22:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004f26:	2300      	movs	r3, #0
 8004f28:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004f2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f34:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8004f38:	2500      	movs	r5, #0
 8004f3a:	ea54 0305 	orrs.w	r3, r4, r5
 8004f3e:	d049      	beq.n	8004fd4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8004f40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f44:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004f46:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004f4a:	d02f      	beq.n	8004fac <HAL_RCCEx_PeriphCLKConfig+0x98>
 8004f4c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004f50:	d828      	bhi.n	8004fa4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8004f52:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004f56:	d01a      	beq.n	8004f8e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004f58:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004f5c:	d822      	bhi.n	8004fa4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d003      	beq.n	8004f6a <HAL_RCCEx_PeriphCLKConfig+0x56>
 8004f62:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004f66:	d007      	beq.n	8004f78 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004f68:	e01c      	b.n	8004fa4 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004f6a:	4bb8      	ldr	r3, [pc, #736]	@ (800524c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004f6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f6e:	4ab7      	ldr	r2, [pc, #732]	@ (800524c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004f70:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004f74:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004f76:	e01a      	b.n	8004fae <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004f78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f7c:	3308      	adds	r3, #8
 8004f7e:	2102      	movs	r1, #2
 8004f80:	4618      	mov	r0, r3
 8004f82:	f001 fc8f 	bl	80068a4 <RCCEx_PLL2_Config>
 8004f86:	4603      	mov	r3, r0
 8004f88:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004f8c:	e00f      	b.n	8004fae <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004f8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f92:	3328      	adds	r3, #40	@ 0x28
 8004f94:	2102      	movs	r1, #2
 8004f96:	4618      	mov	r0, r3
 8004f98:	f001 fd36 	bl	8006a08 <RCCEx_PLL3_Config>
 8004f9c:	4603      	mov	r3, r0
 8004f9e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004fa2:	e004      	b.n	8004fae <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004fa4:	2301      	movs	r3, #1
 8004fa6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004faa:	e000      	b.n	8004fae <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8004fac:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004fae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d10a      	bne.n	8004fcc <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8004fb6:	4ba5      	ldr	r3, [pc, #660]	@ (800524c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004fb8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004fba:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004fbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fc2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004fc4:	4aa1      	ldr	r2, [pc, #644]	@ (800524c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004fc6:	430b      	orrs	r3, r1
 8004fc8:	6513      	str	r3, [r2, #80]	@ 0x50
 8004fca:	e003      	b.n	8004fd4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004fcc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004fd0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004fd4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fdc:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8004fe0:	f04f 0900 	mov.w	r9, #0
 8004fe4:	ea58 0309 	orrs.w	r3, r8, r9
 8004fe8:	d047      	beq.n	800507a <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8004fea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ff0:	2b04      	cmp	r3, #4
 8004ff2:	d82a      	bhi.n	800504a <HAL_RCCEx_PeriphCLKConfig+0x136>
 8004ff4:	a201      	add	r2, pc, #4	@ (adr r2, 8004ffc <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8004ff6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ffa:	bf00      	nop
 8004ffc:	08005011 	.word	0x08005011
 8005000:	0800501f 	.word	0x0800501f
 8005004:	08005035 	.word	0x08005035
 8005008:	08005053 	.word	0x08005053
 800500c:	08005053 	.word	0x08005053
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005010:	4b8e      	ldr	r3, [pc, #568]	@ (800524c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005012:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005014:	4a8d      	ldr	r2, [pc, #564]	@ (800524c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005016:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800501a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800501c:	e01a      	b.n	8005054 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800501e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005022:	3308      	adds	r3, #8
 8005024:	2100      	movs	r1, #0
 8005026:	4618      	mov	r0, r3
 8005028:	f001 fc3c 	bl	80068a4 <RCCEx_PLL2_Config>
 800502c:	4603      	mov	r3, r0
 800502e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005032:	e00f      	b.n	8005054 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005034:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005038:	3328      	adds	r3, #40	@ 0x28
 800503a:	2100      	movs	r1, #0
 800503c:	4618      	mov	r0, r3
 800503e:	f001 fce3 	bl	8006a08 <RCCEx_PLL3_Config>
 8005042:	4603      	mov	r3, r0
 8005044:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005048:	e004      	b.n	8005054 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800504a:	2301      	movs	r3, #1
 800504c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005050:	e000      	b.n	8005054 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8005052:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005054:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005058:	2b00      	cmp	r3, #0
 800505a:	d10a      	bne.n	8005072 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800505c:	4b7b      	ldr	r3, [pc, #492]	@ (800524c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800505e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005060:	f023 0107 	bic.w	r1, r3, #7
 8005064:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005068:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800506a:	4a78      	ldr	r2, [pc, #480]	@ (800524c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800506c:	430b      	orrs	r3, r1
 800506e:	6513      	str	r3, [r2, #80]	@ 0x50
 8005070:	e003      	b.n	800507a <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005072:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005076:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800507a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800507e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005082:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8005086:	f04f 0b00 	mov.w	fp, #0
 800508a:	ea5a 030b 	orrs.w	r3, sl, fp
 800508e:	d04c      	beq.n	800512a <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8005090:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005094:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005096:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800509a:	d030      	beq.n	80050fe <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 800509c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80050a0:	d829      	bhi.n	80050f6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80050a2:	2bc0      	cmp	r3, #192	@ 0xc0
 80050a4:	d02d      	beq.n	8005102 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80050a6:	2bc0      	cmp	r3, #192	@ 0xc0
 80050a8:	d825      	bhi.n	80050f6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80050aa:	2b80      	cmp	r3, #128	@ 0x80
 80050ac:	d018      	beq.n	80050e0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80050ae:	2b80      	cmp	r3, #128	@ 0x80
 80050b0:	d821      	bhi.n	80050f6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d002      	beq.n	80050bc <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 80050b6:	2b40      	cmp	r3, #64	@ 0x40
 80050b8:	d007      	beq.n	80050ca <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 80050ba:	e01c      	b.n	80050f6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80050bc:	4b63      	ldr	r3, [pc, #396]	@ (800524c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80050be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050c0:	4a62      	ldr	r2, [pc, #392]	@ (800524c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80050c2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80050c6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80050c8:	e01c      	b.n	8005104 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80050ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050ce:	3308      	adds	r3, #8
 80050d0:	2100      	movs	r1, #0
 80050d2:	4618      	mov	r0, r3
 80050d4:	f001 fbe6 	bl	80068a4 <RCCEx_PLL2_Config>
 80050d8:	4603      	mov	r3, r0
 80050da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80050de:	e011      	b.n	8005104 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80050e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050e4:	3328      	adds	r3, #40	@ 0x28
 80050e6:	2100      	movs	r1, #0
 80050e8:	4618      	mov	r0, r3
 80050ea:	f001 fc8d 	bl	8006a08 <RCCEx_PLL3_Config>
 80050ee:	4603      	mov	r3, r0
 80050f0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80050f4:	e006      	b.n	8005104 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80050f6:	2301      	movs	r3, #1
 80050f8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80050fc:	e002      	b.n	8005104 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80050fe:	bf00      	nop
 8005100:	e000      	b.n	8005104 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8005102:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005104:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005108:	2b00      	cmp	r3, #0
 800510a:	d10a      	bne.n	8005122 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800510c:	4b4f      	ldr	r3, [pc, #316]	@ (800524c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800510e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005110:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8005114:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005118:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800511a:	4a4c      	ldr	r2, [pc, #304]	@ (800524c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800511c:	430b      	orrs	r3, r1
 800511e:	6513      	str	r3, [r2, #80]	@ 0x50
 8005120:	e003      	b.n	800512a <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005122:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005126:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800512a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800512e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005132:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8005136:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800513a:	2300      	movs	r3, #0
 800513c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8005140:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8005144:	460b      	mov	r3, r1
 8005146:	4313      	orrs	r3, r2
 8005148:	d053      	beq.n	80051f2 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800514a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800514e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8005152:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005156:	d035      	beq.n	80051c4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8005158:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800515c:	d82e      	bhi.n	80051bc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800515e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8005162:	d031      	beq.n	80051c8 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8005164:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8005168:	d828      	bhi.n	80051bc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800516a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800516e:	d01a      	beq.n	80051a6 <HAL_RCCEx_PeriphCLKConfig+0x292>
 8005170:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005174:	d822      	bhi.n	80051bc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8005176:	2b00      	cmp	r3, #0
 8005178:	d003      	beq.n	8005182 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800517a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800517e:	d007      	beq.n	8005190 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8005180:	e01c      	b.n	80051bc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005182:	4b32      	ldr	r3, [pc, #200]	@ (800524c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005184:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005186:	4a31      	ldr	r2, [pc, #196]	@ (800524c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005188:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800518c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800518e:	e01c      	b.n	80051ca <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005190:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005194:	3308      	adds	r3, #8
 8005196:	2100      	movs	r1, #0
 8005198:	4618      	mov	r0, r3
 800519a:	f001 fb83 	bl	80068a4 <RCCEx_PLL2_Config>
 800519e:	4603      	mov	r3, r0
 80051a0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80051a4:	e011      	b.n	80051ca <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80051a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051aa:	3328      	adds	r3, #40	@ 0x28
 80051ac:	2100      	movs	r1, #0
 80051ae:	4618      	mov	r0, r3
 80051b0:	f001 fc2a 	bl	8006a08 <RCCEx_PLL3_Config>
 80051b4:	4603      	mov	r3, r0
 80051b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80051ba:	e006      	b.n	80051ca <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80051bc:	2301      	movs	r3, #1
 80051be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80051c2:	e002      	b.n	80051ca <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80051c4:	bf00      	nop
 80051c6:	e000      	b.n	80051ca <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80051c8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80051ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d10b      	bne.n	80051ea <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80051d2:	4b1e      	ldr	r3, [pc, #120]	@ (800524c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80051d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051d6:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 80051da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051de:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80051e2:	4a1a      	ldr	r2, [pc, #104]	@ (800524c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80051e4:	430b      	orrs	r3, r1
 80051e6:	6593      	str	r3, [r2, #88]	@ 0x58
 80051e8:	e003      	b.n	80051f2 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80051ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80051ee:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80051f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051fa:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80051fe:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8005202:	2300      	movs	r3, #0
 8005204:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8005208:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 800520c:	460b      	mov	r3, r1
 800520e:	4313      	orrs	r3, r2
 8005210:	d056      	beq.n	80052c0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8005212:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005216:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800521a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800521e:	d038      	beq.n	8005292 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8005220:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005224:	d831      	bhi.n	800528a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8005226:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800522a:	d034      	beq.n	8005296 <HAL_RCCEx_PeriphCLKConfig+0x382>
 800522c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005230:	d82b      	bhi.n	800528a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8005232:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005236:	d01d      	beq.n	8005274 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8005238:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800523c:	d825      	bhi.n	800528a <HAL_RCCEx_PeriphCLKConfig+0x376>
 800523e:	2b00      	cmp	r3, #0
 8005240:	d006      	beq.n	8005250 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8005242:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005246:	d00a      	beq.n	800525e <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8005248:	e01f      	b.n	800528a <HAL_RCCEx_PeriphCLKConfig+0x376>
 800524a:	bf00      	nop
 800524c:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005250:	4ba2      	ldr	r3, [pc, #648]	@ (80054dc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005252:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005254:	4aa1      	ldr	r2, [pc, #644]	@ (80054dc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005256:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800525a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800525c:	e01c      	b.n	8005298 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800525e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005262:	3308      	adds	r3, #8
 8005264:	2100      	movs	r1, #0
 8005266:	4618      	mov	r0, r3
 8005268:	f001 fb1c 	bl	80068a4 <RCCEx_PLL2_Config>
 800526c:	4603      	mov	r3, r0
 800526e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8005272:	e011      	b.n	8005298 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005274:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005278:	3328      	adds	r3, #40	@ 0x28
 800527a:	2100      	movs	r1, #0
 800527c:	4618      	mov	r0, r3
 800527e:	f001 fbc3 	bl	8006a08 <RCCEx_PLL3_Config>
 8005282:	4603      	mov	r3, r0
 8005284:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005288:	e006      	b.n	8005298 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800528a:	2301      	movs	r3, #1
 800528c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005290:	e002      	b.n	8005298 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8005292:	bf00      	nop
 8005294:	e000      	b.n	8005298 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8005296:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005298:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800529c:	2b00      	cmp	r3, #0
 800529e:	d10b      	bne.n	80052b8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80052a0:	4b8e      	ldr	r3, [pc, #568]	@ (80054dc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80052a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80052a4:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80052a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052ac:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80052b0:	4a8a      	ldr	r2, [pc, #552]	@ (80054dc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80052b2:	430b      	orrs	r3, r1
 80052b4:	6593      	str	r3, [r2, #88]	@ 0x58
 80052b6:	e003      	b.n	80052c0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052b8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80052bc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80052c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052c8:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80052cc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80052d0:	2300      	movs	r3, #0
 80052d2:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80052d6:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 80052da:	460b      	mov	r3, r1
 80052dc:	4313      	orrs	r3, r2
 80052de:	d03a      	beq.n	8005356 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 80052e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80052e6:	2b30      	cmp	r3, #48	@ 0x30
 80052e8:	d01f      	beq.n	800532a <HAL_RCCEx_PeriphCLKConfig+0x416>
 80052ea:	2b30      	cmp	r3, #48	@ 0x30
 80052ec:	d819      	bhi.n	8005322 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80052ee:	2b20      	cmp	r3, #32
 80052f0:	d00c      	beq.n	800530c <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 80052f2:	2b20      	cmp	r3, #32
 80052f4:	d815      	bhi.n	8005322 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d019      	beq.n	800532e <HAL_RCCEx_PeriphCLKConfig+0x41a>
 80052fa:	2b10      	cmp	r3, #16
 80052fc:	d111      	bne.n	8005322 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80052fe:	4b77      	ldr	r3, [pc, #476]	@ (80054dc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005300:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005302:	4a76      	ldr	r2, [pc, #472]	@ (80054dc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005304:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005308:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800530a:	e011      	b.n	8005330 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800530c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005310:	3308      	adds	r3, #8
 8005312:	2102      	movs	r1, #2
 8005314:	4618      	mov	r0, r3
 8005316:	f001 fac5 	bl	80068a4 <RCCEx_PLL2_Config>
 800531a:	4603      	mov	r3, r0
 800531c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8005320:	e006      	b.n	8005330 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8005322:	2301      	movs	r3, #1
 8005324:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005328:	e002      	b.n	8005330 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800532a:	bf00      	nop
 800532c:	e000      	b.n	8005330 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800532e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005330:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005334:	2b00      	cmp	r3, #0
 8005336:	d10a      	bne.n	800534e <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8005338:	4b68      	ldr	r3, [pc, #416]	@ (80054dc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800533a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800533c:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8005340:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005344:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005346:	4a65      	ldr	r2, [pc, #404]	@ (80054dc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005348:	430b      	orrs	r3, r1
 800534a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800534c:	e003      	b.n	8005356 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800534e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005352:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8005356:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800535a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800535e:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8005362:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8005366:	2300      	movs	r3, #0
 8005368:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800536c:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8005370:	460b      	mov	r3, r1
 8005372:	4313      	orrs	r3, r2
 8005374:	d051      	beq.n	800541a <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8005376:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800537a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800537c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005380:	d035      	beq.n	80053ee <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8005382:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005386:	d82e      	bhi.n	80053e6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8005388:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800538c:	d031      	beq.n	80053f2 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800538e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005392:	d828      	bhi.n	80053e6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8005394:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005398:	d01a      	beq.n	80053d0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 800539a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800539e:	d822      	bhi.n	80053e6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d003      	beq.n	80053ac <HAL_RCCEx_PeriphCLKConfig+0x498>
 80053a4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80053a8:	d007      	beq.n	80053ba <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 80053aa:	e01c      	b.n	80053e6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80053ac:	4b4b      	ldr	r3, [pc, #300]	@ (80054dc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80053ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053b0:	4a4a      	ldr	r2, [pc, #296]	@ (80054dc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80053b2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80053b6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80053b8:	e01c      	b.n	80053f4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80053ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053be:	3308      	adds	r3, #8
 80053c0:	2100      	movs	r1, #0
 80053c2:	4618      	mov	r0, r3
 80053c4:	f001 fa6e 	bl	80068a4 <RCCEx_PLL2_Config>
 80053c8:	4603      	mov	r3, r0
 80053ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80053ce:	e011      	b.n	80053f4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80053d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053d4:	3328      	adds	r3, #40	@ 0x28
 80053d6:	2100      	movs	r1, #0
 80053d8:	4618      	mov	r0, r3
 80053da:	f001 fb15 	bl	8006a08 <RCCEx_PLL3_Config>
 80053de:	4603      	mov	r3, r0
 80053e0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80053e4:	e006      	b.n	80053f4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80053e6:	2301      	movs	r3, #1
 80053e8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80053ec:	e002      	b.n	80053f4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80053ee:	bf00      	nop
 80053f0:	e000      	b.n	80053f4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80053f2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80053f4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d10a      	bne.n	8005412 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80053fc:	4b37      	ldr	r3, [pc, #220]	@ (80054dc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80053fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005400:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8005404:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005408:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800540a:	4a34      	ldr	r2, [pc, #208]	@ (80054dc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800540c:	430b      	orrs	r3, r1
 800540e:	6513      	str	r3, [r2, #80]	@ 0x50
 8005410:	e003      	b.n	800541a <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005412:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005416:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800541a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800541e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005422:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8005426:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800542a:	2300      	movs	r3, #0
 800542c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8005430:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8005434:	460b      	mov	r3, r1
 8005436:	4313      	orrs	r3, r2
 8005438:	d056      	beq.n	80054e8 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800543a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800543e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005440:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005444:	d033      	beq.n	80054ae <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8005446:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800544a:	d82c      	bhi.n	80054a6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800544c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005450:	d02f      	beq.n	80054b2 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8005452:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005456:	d826      	bhi.n	80054a6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005458:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800545c:	d02b      	beq.n	80054b6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800545e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005462:	d820      	bhi.n	80054a6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005464:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005468:	d012      	beq.n	8005490 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800546a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800546e:	d81a      	bhi.n	80054a6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005470:	2b00      	cmp	r3, #0
 8005472:	d022      	beq.n	80054ba <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8005474:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005478:	d115      	bne.n	80054a6 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800547a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800547e:	3308      	adds	r3, #8
 8005480:	2101      	movs	r1, #1
 8005482:	4618      	mov	r0, r3
 8005484:	f001 fa0e 	bl	80068a4 <RCCEx_PLL2_Config>
 8005488:	4603      	mov	r3, r0
 800548a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800548e:	e015      	b.n	80054bc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005490:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005494:	3328      	adds	r3, #40	@ 0x28
 8005496:	2101      	movs	r1, #1
 8005498:	4618      	mov	r0, r3
 800549a:	f001 fab5 	bl	8006a08 <RCCEx_PLL3_Config>
 800549e:	4603      	mov	r3, r0
 80054a0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80054a4:	e00a      	b.n	80054bc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80054a6:	2301      	movs	r3, #1
 80054a8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80054ac:	e006      	b.n	80054bc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80054ae:	bf00      	nop
 80054b0:	e004      	b.n	80054bc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80054b2:	bf00      	nop
 80054b4:	e002      	b.n	80054bc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80054b6:	bf00      	nop
 80054b8:	e000      	b.n	80054bc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80054ba:	bf00      	nop
    }

    if (ret == HAL_OK)
 80054bc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d10d      	bne.n	80054e0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80054c4:	4b05      	ldr	r3, [pc, #20]	@ (80054dc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80054c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80054c8:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80054cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054d0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80054d2:	4a02      	ldr	r2, [pc, #8]	@ (80054dc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80054d4:	430b      	orrs	r3, r1
 80054d6:	6513      	str	r3, [r2, #80]	@ 0x50
 80054d8:	e006      	b.n	80054e8 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 80054da:	bf00      	nop
 80054dc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80054e0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80054e4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80054e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054f0:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80054f4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80054f8:	2300      	movs	r3, #0
 80054fa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80054fe:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8005502:	460b      	mov	r3, r1
 8005504:	4313      	orrs	r3, r2
 8005506:	d055      	beq.n	80055b4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8005508:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800550c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005510:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005514:	d033      	beq.n	800557e <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8005516:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800551a:	d82c      	bhi.n	8005576 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800551c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005520:	d02f      	beq.n	8005582 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8005522:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005526:	d826      	bhi.n	8005576 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005528:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800552c:	d02b      	beq.n	8005586 <HAL_RCCEx_PeriphCLKConfig+0x672>
 800552e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005532:	d820      	bhi.n	8005576 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005534:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005538:	d012      	beq.n	8005560 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800553a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800553e:	d81a      	bhi.n	8005576 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005540:	2b00      	cmp	r3, #0
 8005542:	d022      	beq.n	800558a <HAL_RCCEx_PeriphCLKConfig+0x676>
 8005544:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005548:	d115      	bne.n	8005576 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800554a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800554e:	3308      	adds	r3, #8
 8005550:	2101      	movs	r1, #1
 8005552:	4618      	mov	r0, r3
 8005554:	f001 f9a6 	bl	80068a4 <RCCEx_PLL2_Config>
 8005558:	4603      	mov	r3, r0
 800555a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800555e:	e015      	b.n	800558c <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005560:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005564:	3328      	adds	r3, #40	@ 0x28
 8005566:	2101      	movs	r1, #1
 8005568:	4618      	mov	r0, r3
 800556a:	f001 fa4d 	bl	8006a08 <RCCEx_PLL3_Config>
 800556e:	4603      	mov	r3, r0
 8005570:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8005574:	e00a      	b.n	800558c <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8005576:	2301      	movs	r3, #1
 8005578:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800557c:	e006      	b.n	800558c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800557e:	bf00      	nop
 8005580:	e004      	b.n	800558c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8005582:	bf00      	nop
 8005584:	e002      	b.n	800558c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8005586:	bf00      	nop
 8005588:	e000      	b.n	800558c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800558a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800558c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005590:	2b00      	cmp	r3, #0
 8005592:	d10b      	bne.n	80055ac <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8005594:	4ba3      	ldr	r3, [pc, #652]	@ (8005824 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005596:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005598:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800559c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055a0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80055a4:	4a9f      	ldr	r2, [pc, #636]	@ (8005824 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80055a6:	430b      	orrs	r3, r1
 80055a8:	6593      	str	r3, [r2, #88]	@ 0x58
 80055aa:	e003      	b.n	80055b4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80055ac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80055b0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80055b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055bc:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80055c0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80055c4:	2300      	movs	r3, #0
 80055c6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80055ca:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80055ce:	460b      	mov	r3, r1
 80055d0:	4313      	orrs	r3, r2
 80055d2:	d037      	beq.n	8005644 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 80055d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80055da:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80055de:	d00e      	beq.n	80055fe <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 80055e0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80055e4:	d816      	bhi.n	8005614 <HAL_RCCEx_PeriphCLKConfig+0x700>
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d018      	beq.n	800561c <HAL_RCCEx_PeriphCLKConfig+0x708>
 80055ea:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80055ee:	d111      	bne.n	8005614 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80055f0:	4b8c      	ldr	r3, [pc, #560]	@ (8005824 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80055f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055f4:	4a8b      	ldr	r2, [pc, #556]	@ (8005824 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80055f6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80055fa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80055fc:	e00f      	b.n	800561e <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80055fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005602:	3308      	adds	r3, #8
 8005604:	2101      	movs	r1, #1
 8005606:	4618      	mov	r0, r3
 8005608:	f001 f94c 	bl	80068a4 <RCCEx_PLL2_Config>
 800560c:	4603      	mov	r3, r0
 800560e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8005612:	e004      	b.n	800561e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005614:	2301      	movs	r3, #1
 8005616:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800561a:	e000      	b.n	800561e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 800561c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800561e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005622:	2b00      	cmp	r3, #0
 8005624:	d10a      	bne.n	800563c <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005626:	4b7f      	ldr	r3, [pc, #508]	@ (8005824 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005628:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800562a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800562e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005632:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005634:	4a7b      	ldr	r2, [pc, #492]	@ (8005824 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005636:	430b      	orrs	r3, r1
 8005638:	6513      	str	r3, [r2, #80]	@ 0x50
 800563a:	e003      	b.n	8005644 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800563c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005640:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8005644:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005648:	e9d3 2300 	ldrd	r2, r3, [r3]
 800564c:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8005650:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005654:	2300      	movs	r3, #0
 8005656:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800565a:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800565e:	460b      	mov	r3, r1
 8005660:	4313      	orrs	r3, r2
 8005662:	d039      	beq.n	80056d8 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8005664:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005668:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800566a:	2b03      	cmp	r3, #3
 800566c:	d81c      	bhi.n	80056a8 <HAL_RCCEx_PeriphCLKConfig+0x794>
 800566e:	a201      	add	r2, pc, #4	@ (adr r2, 8005674 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8005670:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005674:	080056b1 	.word	0x080056b1
 8005678:	08005685 	.word	0x08005685
 800567c:	08005693 	.word	0x08005693
 8005680:	080056b1 	.word	0x080056b1
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005684:	4b67      	ldr	r3, [pc, #412]	@ (8005824 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005686:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005688:	4a66      	ldr	r2, [pc, #408]	@ (8005824 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800568a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800568e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8005690:	e00f      	b.n	80056b2 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005692:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005696:	3308      	adds	r3, #8
 8005698:	2102      	movs	r1, #2
 800569a:	4618      	mov	r0, r3
 800569c:	f001 f902 	bl	80068a4 <RCCEx_PLL2_Config>
 80056a0:	4603      	mov	r3, r0
 80056a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 80056a6:	e004      	b.n	80056b2 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80056a8:	2301      	movs	r3, #1
 80056aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80056ae:	e000      	b.n	80056b2 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 80056b0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80056b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d10a      	bne.n	80056d0 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80056ba:	4b5a      	ldr	r3, [pc, #360]	@ (8005824 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80056bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80056be:	f023 0103 	bic.w	r1, r3, #3
 80056c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80056c8:	4a56      	ldr	r2, [pc, #344]	@ (8005824 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80056ca:	430b      	orrs	r3, r1
 80056cc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80056ce:	e003      	b.n	80056d8 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80056d0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80056d4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80056d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056e0:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80056e4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80056e8:	2300      	movs	r3, #0
 80056ea:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80056ee:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80056f2:	460b      	mov	r3, r1
 80056f4:	4313      	orrs	r3, r2
 80056f6:	f000 809f 	beq.w	8005838 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80056fa:	4b4b      	ldr	r3, [pc, #300]	@ (8005828 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	4a4a      	ldr	r2, [pc, #296]	@ (8005828 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8005700:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005704:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005706:	f7fd fae1 	bl	8002ccc <HAL_GetTick>
 800570a:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800570e:	e00b      	b.n	8005728 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005710:	f7fd fadc 	bl	8002ccc <HAL_GetTick>
 8005714:	4602      	mov	r2, r0
 8005716:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800571a:	1ad3      	subs	r3, r2, r3
 800571c:	2b64      	cmp	r3, #100	@ 0x64
 800571e:	d903      	bls.n	8005728 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8005720:	2303      	movs	r3, #3
 8005722:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005726:	e005      	b.n	8005734 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005728:	4b3f      	ldr	r3, [pc, #252]	@ (8005828 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005730:	2b00      	cmp	r3, #0
 8005732:	d0ed      	beq.n	8005710 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8005734:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005738:	2b00      	cmp	r3, #0
 800573a:	d179      	bne.n	8005830 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800573c:	4b39      	ldr	r3, [pc, #228]	@ (8005824 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800573e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005740:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005744:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005748:	4053      	eors	r3, r2
 800574a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800574e:	2b00      	cmp	r3, #0
 8005750:	d015      	beq.n	800577e <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005752:	4b34      	ldr	r3, [pc, #208]	@ (8005824 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005754:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005756:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800575a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800575e:	4b31      	ldr	r3, [pc, #196]	@ (8005824 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005760:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005762:	4a30      	ldr	r2, [pc, #192]	@ (8005824 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005764:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005768:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800576a:	4b2e      	ldr	r3, [pc, #184]	@ (8005824 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800576c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800576e:	4a2d      	ldr	r2, [pc, #180]	@ (8005824 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005770:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005774:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8005776:	4a2b      	ldr	r2, [pc, #172]	@ (8005824 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005778:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800577c:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800577e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005782:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005786:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800578a:	d118      	bne.n	80057be <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800578c:	f7fd fa9e 	bl	8002ccc <HAL_GetTick>
 8005790:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005794:	e00d      	b.n	80057b2 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005796:	f7fd fa99 	bl	8002ccc <HAL_GetTick>
 800579a:	4602      	mov	r2, r0
 800579c:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80057a0:	1ad2      	subs	r2, r2, r3
 80057a2:	f241 3388 	movw	r3, #5000	@ 0x1388
 80057a6:	429a      	cmp	r2, r3
 80057a8:	d903      	bls.n	80057b2 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 80057aa:	2303      	movs	r3, #3
 80057ac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 80057b0:	e005      	b.n	80057be <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80057b2:	4b1c      	ldr	r3, [pc, #112]	@ (8005824 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80057b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80057b6:	f003 0302 	and.w	r3, r3, #2
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d0eb      	beq.n	8005796 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 80057be:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d129      	bne.n	800581a <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80057c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057ca:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80057ce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80057d2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80057d6:	d10e      	bne.n	80057f6 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 80057d8:	4b12      	ldr	r3, [pc, #72]	@ (8005824 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80057da:	691b      	ldr	r3, [r3, #16]
 80057dc:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80057e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057e4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80057e8:	091a      	lsrs	r2, r3, #4
 80057ea:	4b10      	ldr	r3, [pc, #64]	@ (800582c <HAL_RCCEx_PeriphCLKConfig+0x918>)
 80057ec:	4013      	ands	r3, r2
 80057ee:	4a0d      	ldr	r2, [pc, #52]	@ (8005824 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80057f0:	430b      	orrs	r3, r1
 80057f2:	6113      	str	r3, [r2, #16]
 80057f4:	e005      	b.n	8005802 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 80057f6:	4b0b      	ldr	r3, [pc, #44]	@ (8005824 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80057f8:	691b      	ldr	r3, [r3, #16]
 80057fa:	4a0a      	ldr	r2, [pc, #40]	@ (8005824 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80057fc:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8005800:	6113      	str	r3, [r2, #16]
 8005802:	4b08      	ldr	r3, [pc, #32]	@ (8005824 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005804:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8005806:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800580a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800580e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005812:	4a04      	ldr	r2, [pc, #16]	@ (8005824 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005814:	430b      	orrs	r3, r1
 8005816:	6713      	str	r3, [r2, #112]	@ 0x70
 8005818:	e00e      	b.n	8005838 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800581a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800581e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8005822:	e009      	b.n	8005838 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8005824:	58024400 	.word	0x58024400
 8005828:	58024800 	.word	0x58024800
 800582c:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005830:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005834:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8005838:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800583c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005840:	f002 0301 	and.w	r3, r2, #1
 8005844:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005848:	2300      	movs	r3, #0
 800584a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800584e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005852:	460b      	mov	r3, r1
 8005854:	4313      	orrs	r3, r2
 8005856:	f000 8089 	beq.w	800596c <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800585a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800585e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005860:	2b28      	cmp	r3, #40	@ 0x28
 8005862:	d86b      	bhi.n	800593c <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8005864:	a201      	add	r2, pc, #4	@ (adr r2, 800586c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8005866:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800586a:	bf00      	nop
 800586c:	08005945 	.word	0x08005945
 8005870:	0800593d 	.word	0x0800593d
 8005874:	0800593d 	.word	0x0800593d
 8005878:	0800593d 	.word	0x0800593d
 800587c:	0800593d 	.word	0x0800593d
 8005880:	0800593d 	.word	0x0800593d
 8005884:	0800593d 	.word	0x0800593d
 8005888:	0800593d 	.word	0x0800593d
 800588c:	08005911 	.word	0x08005911
 8005890:	0800593d 	.word	0x0800593d
 8005894:	0800593d 	.word	0x0800593d
 8005898:	0800593d 	.word	0x0800593d
 800589c:	0800593d 	.word	0x0800593d
 80058a0:	0800593d 	.word	0x0800593d
 80058a4:	0800593d 	.word	0x0800593d
 80058a8:	0800593d 	.word	0x0800593d
 80058ac:	08005927 	.word	0x08005927
 80058b0:	0800593d 	.word	0x0800593d
 80058b4:	0800593d 	.word	0x0800593d
 80058b8:	0800593d 	.word	0x0800593d
 80058bc:	0800593d 	.word	0x0800593d
 80058c0:	0800593d 	.word	0x0800593d
 80058c4:	0800593d 	.word	0x0800593d
 80058c8:	0800593d 	.word	0x0800593d
 80058cc:	08005945 	.word	0x08005945
 80058d0:	0800593d 	.word	0x0800593d
 80058d4:	0800593d 	.word	0x0800593d
 80058d8:	0800593d 	.word	0x0800593d
 80058dc:	0800593d 	.word	0x0800593d
 80058e0:	0800593d 	.word	0x0800593d
 80058e4:	0800593d 	.word	0x0800593d
 80058e8:	0800593d 	.word	0x0800593d
 80058ec:	08005945 	.word	0x08005945
 80058f0:	0800593d 	.word	0x0800593d
 80058f4:	0800593d 	.word	0x0800593d
 80058f8:	0800593d 	.word	0x0800593d
 80058fc:	0800593d 	.word	0x0800593d
 8005900:	0800593d 	.word	0x0800593d
 8005904:	0800593d 	.word	0x0800593d
 8005908:	0800593d 	.word	0x0800593d
 800590c:	08005945 	.word	0x08005945
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005910:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005914:	3308      	adds	r3, #8
 8005916:	2101      	movs	r1, #1
 8005918:	4618      	mov	r0, r3
 800591a:	f000 ffc3 	bl	80068a4 <RCCEx_PLL2_Config>
 800591e:	4603      	mov	r3, r0
 8005920:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8005924:	e00f      	b.n	8005946 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005926:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800592a:	3328      	adds	r3, #40	@ 0x28
 800592c:	2101      	movs	r1, #1
 800592e:	4618      	mov	r0, r3
 8005930:	f001 f86a 	bl	8006a08 <RCCEx_PLL3_Config>
 8005934:	4603      	mov	r3, r0
 8005936:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800593a:	e004      	b.n	8005946 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800593c:	2301      	movs	r3, #1
 800593e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005942:	e000      	b.n	8005946 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8005944:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005946:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800594a:	2b00      	cmp	r3, #0
 800594c:	d10a      	bne.n	8005964 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800594e:	4bbf      	ldr	r3, [pc, #764]	@ (8005c4c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005950:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005952:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8005956:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800595a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800595c:	4abb      	ldr	r2, [pc, #748]	@ (8005c4c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800595e:	430b      	orrs	r3, r1
 8005960:	6553      	str	r3, [r2, #84]	@ 0x54
 8005962:	e003      	b.n	800596c <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005964:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005968:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800596c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005970:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005974:	f002 0302 	and.w	r3, r2, #2
 8005978:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800597c:	2300      	movs	r3, #0
 800597e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8005982:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8005986:	460b      	mov	r3, r1
 8005988:	4313      	orrs	r3, r2
 800598a:	d041      	beq.n	8005a10 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800598c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005990:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005992:	2b05      	cmp	r3, #5
 8005994:	d824      	bhi.n	80059e0 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8005996:	a201      	add	r2, pc, #4	@ (adr r2, 800599c <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8005998:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800599c:	080059e9 	.word	0x080059e9
 80059a0:	080059b5 	.word	0x080059b5
 80059a4:	080059cb 	.word	0x080059cb
 80059a8:	080059e9 	.word	0x080059e9
 80059ac:	080059e9 	.word	0x080059e9
 80059b0:	080059e9 	.word	0x080059e9
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80059b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059b8:	3308      	adds	r3, #8
 80059ba:	2101      	movs	r1, #1
 80059bc:	4618      	mov	r0, r3
 80059be:	f000 ff71 	bl	80068a4 <RCCEx_PLL2_Config>
 80059c2:	4603      	mov	r3, r0
 80059c4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80059c8:	e00f      	b.n	80059ea <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80059ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059ce:	3328      	adds	r3, #40	@ 0x28
 80059d0:	2101      	movs	r1, #1
 80059d2:	4618      	mov	r0, r3
 80059d4:	f001 f818 	bl	8006a08 <RCCEx_PLL3_Config>
 80059d8:	4603      	mov	r3, r0
 80059da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80059de:	e004      	b.n	80059ea <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80059e0:	2301      	movs	r3, #1
 80059e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80059e6:	e000      	b.n	80059ea <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 80059e8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80059ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d10a      	bne.n	8005a08 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80059f2:	4b96      	ldr	r3, [pc, #600]	@ (8005c4c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80059f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80059f6:	f023 0107 	bic.w	r1, r3, #7
 80059fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059fe:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005a00:	4a92      	ldr	r2, [pc, #584]	@ (8005c4c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005a02:	430b      	orrs	r3, r1
 8005a04:	6553      	str	r3, [r2, #84]	@ 0x54
 8005a06:	e003      	b.n	8005a10 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a08:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005a0c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005a10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a18:	f002 0304 	and.w	r3, r2, #4
 8005a1c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005a20:	2300      	movs	r3, #0
 8005a22:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005a26:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8005a2a:	460b      	mov	r3, r1
 8005a2c:	4313      	orrs	r3, r2
 8005a2e:	d044      	beq.n	8005aba <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8005a30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a34:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005a38:	2b05      	cmp	r3, #5
 8005a3a:	d825      	bhi.n	8005a88 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8005a3c:	a201      	add	r2, pc, #4	@ (adr r2, 8005a44 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8005a3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a42:	bf00      	nop
 8005a44:	08005a91 	.word	0x08005a91
 8005a48:	08005a5d 	.word	0x08005a5d
 8005a4c:	08005a73 	.word	0x08005a73
 8005a50:	08005a91 	.word	0x08005a91
 8005a54:	08005a91 	.word	0x08005a91
 8005a58:	08005a91 	.word	0x08005a91
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005a5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a60:	3308      	adds	r3, #8
 8005a62:	2101      	movs	r1, #1
 8005a64:	4618      	mov	r0, r3
 8005a66:	f000 ff1d 	bl	80068a4 <RCCEx_PLL2_Config>
 8005a6a:	4603      	mov	r3, r0
 8005a6c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8005a70:	e00f      	b.n	8005a92 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005a72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a76:	3328      	adds	r3, #40	@ 0x28
 8005a78:	2101      	movs	r1, #1
 8005a7a:	4618      	mov	r0, r3
 8005a7c:	f000 ffc4 	bl	8006a08 <RCCEx_PLL3_Config>
 8005a80:	4603      	mov	r3, r0
 8005a82:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8005a86:	e004      	b.n	8005a92 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005a88:	2301      	movs	r3, #1
 8005a8a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005a8e:	e000      	b.n	8005a92 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8005a90:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005a92:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d10b      	bne.n	8005ab2 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005a9a:	4b6c      	ldr	r3, [pc, #432]	@ (8005c4c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005a9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a9e:	f023 0107 	bic.w	r1, r3, #7
 8005aa2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005aa6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005aaa:	4a68      	ldr	r2, [pc, #416]	@ (8005c4c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005aac:	430b      	orrs	r3, r1
 8005aae:	6593      	str	r3, [r2, #88]	@ 0x58
 8005ab0:	e003      	b.n	8005aba <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ab2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005ab6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005aba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005abe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ac2:	f002 0320 	and.w	r3, r2, #32
 8005ac6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005aca:	2300      	movs	r3, #0
 8005acc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005ad0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005ad4:	460b      	mov	r3, r1
 8005ad6:	4313      	orrs	r3, r2
 8005ad8:	d055      	beq.n	8005b86 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8005ada:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ade:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ae2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005ae6:	d033      	beq.n	8005b50 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8005ae8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005aec:	d82c      	bhi.n	8005b48 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005aee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005af2:	d02f      	beq.n	8005b54 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8005af4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005af8:	d826      	bhi.n	8005b48 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005afa:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005afe:	d02b      	beq.n	8005b58 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8005b00:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005b04:	d820      	bhi.n	8005b48 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005b06:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005b0a:	d012      	beq.n	8005b32 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8005b0c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005b10:	d81a      	bhi.n	8005b48 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d022      	beq.n	8005b5c <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8005b16:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005b1a:	d115      	bne.n	8005b48 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005b1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b20:	3308      	adds	r3, #8
 8005b22:	2100      	movs	r1, #0
 8005b24:	4618      	mov	r0, r3
 8005b26:	f000 febd 	bl	80068a4 <RCCEx_PLL2_Config>
 8005b2a:	4603      	mov	r3, r0
 8005b2c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8005b30:	e015      	b.n	8005b5e <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005b32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b36:	3328      	adds	r3, #40	@ 0x28
 8005b38:	2102      	movs	r1, #2
 8005b3a:	4618      	mov	r0, r3
 8005b3c:	f000 ff64 	bl	8006a08 <RCCEx_PLL3_Config>
 8005b40:	4603      	mov	r3, r0
 8005b42:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8005b46:	e00a      	b.n	8005b5e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005b48:	2301      	movs	r3, #1
 8005b4a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005b4e:	e006      	b.n	8005b5e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005b50:	bf00      	nop
 8005b52:	e004      	b.n	8005b5e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005b54:	bf00      	nop
 8005b56:	e002      	b.n	8005b5e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005b58:	bf00      	nop
 8005b5a:	e000      	b.n	8005b5e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005b5c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005b5e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d10b      	bne.n	8005b7e <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005b66:	4b39      	ldr	r3, [pc, #228]	@ (8005c4c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005b68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b6a:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8005b6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b72:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b76:	4a35      	ldr	r2, [pc, #212]	@ (8005c4c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005b78:	430b      	orrs	r3, r1
 8005b7a:	6553      	str	r3, [r2, #84]	@ 0x54
 8005b7c:	e003      	b.n	8005b86 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b7e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005b82:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8005b86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b8e:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8005b92:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005b96:	2300      	movs	r3, #0
 8005b98:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8005b9c:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8005ba0:	460b      	mov	r3, r1
 8005ba2:	4313      	orrs	r3, r2
 8005ba4:	d058      	beq.n	8005c58 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8005ba6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005baa:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005bae:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8005bb2:	d033      	beq.n	8005c1c <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8005bb4:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8005bb8:	d82c      	bhi.n	8005c14 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005bba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005bbe:	d02f      	beq.n	8005c20 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8005bc0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005bc4:	d826      	bhi.n	8005c14 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005bc6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005bca:	d02b      	beq.n	8005c24 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8005bcc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005bd0:	d820      	bhi.n	8005c14 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005bd2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005bd6:	d012      	beq.n	8005bfe <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8005bd8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005bdc:	d81a      	bhi.n	8005c14 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d022      	beq.n	8005c28 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8005be2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005be6:	d115      	bne.n	8005c14 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005be8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bec:	3308      	adds	r3, #8
 8005bee:	2100      	movs	r1, #0
 8005bf0:	4618      	mov	r0, r3
 8005bf2:	f000 fe57 	bl	80068a4 <RCCEx_PLL2_Config>
 8005bf6:	4603      	mov	r3, r0
 8005bf8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8005bfc:	e015      	b.n	8005c2a <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005bfe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c02:	3328      	adds	r3, #40	@ 0x28
 8005c04:	2102      	movs	r1, #2
 8005c06:	4618      	mov	r0, r3
 8005c08:	f000 fefe 	bl	8006a08 <RCCEx_PLL3_Config>
 8005c0c:	4603      	mov	r3, r0
 8005c0e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8005c12:	e00a      	b.n	8005c2a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005c14:	2301      	movs	r3, #1
 8005c16:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005c1a:	e006      	b.n	8005c2a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005c1c:	bf00      	nop
 8005c1e:	e004      	b.n	8005c2a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005c20:	bf00      	nop
 8005c22:	e002      	b.n	8005c2a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005c24:	bf00      	nop
 8005c26:	e000      	b.n	8005c2a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005c28:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005c2a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d10e      	bne.n	8005c50 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005c32:	4b06      	ldr	r3, [pc, #24]	@ (8005c4c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005c34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c36:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8005c3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c3e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005c42:	4a02      	ldr	r2, [pc, #8]	@ (8005c4c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005c44:	430b      	orrs	r3, r1
 8005c46:	6593      	str	r3, [r2, #88]	@ 0x58
 8005c48:	e006      	b.n	8005c58 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8005c4a:	bf00      	nop
 8005c4c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c50:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005c54:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8005c58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c60:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8005c64:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005c68:	2300      	movs	r3, #0
 8005c6a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005c6e:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8005c72:	460b      	mov	r3, r1
 8005c74:	4313      	orrs	r3, r2
 8005c76:	d055      	beq.n	8005d24 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8005c78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c7c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005c80:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8005c84:	d033      	beq.n	8005cee <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8005c86:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8005c8a:	d82c      	bhi.n	8005ce6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005c8c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005c90:	d02f      	beq.n	8005cf2 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8005c92:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005c96:	d826      	bhi.n	8005ce6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005c98:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8005c9c:	d02b      	beq.n	8005cf6 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8005c9e:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8005ca2:	d820      	bhi.n	8005ce6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005ca4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005ca8:	d012      	beq.n	8005cd0 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8005caa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005cae:	d81a      	bhi.n	8005ce6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d022      	beq.n	8005cfa <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8005cb4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005cb8:	d115      	bne.n	8005ce6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005cba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005cbe:	3308      	adds	r3, #8
 8005cc0:	2100      	movs	r1, #0
 8005cc2:	4618      	mov	r0, r3
 8005cc4:	f000 fdee 	bl	80068a4 <RCCEx_PLL2_Config>
 8005cc8:	4603      	mov	r3, r0
 8005cca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8005cce:	e015      	b.n	8005cfc <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005cd0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005cd4:	3328      	adds	r3, #40	@ 0x28
 8005cd6:	2102      	movs	r1, #2
 8005cd8:	4618      	mov	r0, r3
 8005cda:	f000 fe95 	bl	8006a08 <RCCEx_PLL3_Config>
 8005cde:	4603      	mov	r3, r0
 8005ce0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8005ce4:	e00a      	b.n	8005cfc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005ce6:	2301      	movs	r3, #1
 8005ce8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005cec:	e006      	b.n	8005cfc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005cee:	bf00      	nop
 8005cf0:	e004      	b.n	8005cfc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005cf2:	bf00      	nop
 8005cf4:	e002      	b.n	8005cfc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005cf6:	bf00      	nop
 8005cf8:	e000      	b.n	8005cfc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005cfa:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005cfc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d10b      	bne.n	8005d1c <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8005d04:	4ba1      	ldr	r3, [pc, #644]	@ (8005f8c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005d06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d08:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8005d0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d10:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005d14:	4a9d      	ldr	r2, [pc, #628]	@ (8005f8c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005d16:	430b      	orrs	r3, r1
 8005d18:	6593      	str	r3, [r2, #88]	@ 0x58
 8005d1a:	e003      	b.n	8005d24 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d1c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d20:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8005d24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d2c:	f002 0308 	and.w	r3, r2, #8
 8005d30:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005d34:	2300      	movs	r3, #0
 8005d36:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005d3a:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8005d3e:	460b      	mov	r3, r1
 8005d40:	4313      	orrs	r3, r2
 8005d42:	d01e      	beq.n	8005d82 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8005d44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d48:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005d4c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005d50:	d10c      	bne.n	8005d6c <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005d52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d56:	3328      	adds	r3, #40	@ 0x28
 8005d58:	2102      	movs	r1, #2
 8005d5a:	4618      	mov	r0, r3
 8005d5c:	f000 fe54 	bl	8006a08 <RCCEx_PLL3_Config>
 8005d60:	4603      	mov	r3, r0
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d002      	beq.n	8005d6c <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8005d66:	2301      	movs	r3, #1
 8005d68:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8005d6c:	4b87      	ldr	r3, [pc, #540]	@ (8005f8c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005d6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d70:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005d74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d78:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005d7c:	4a83      	ldr	r2, [pc, #524]	@ (8005f8c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005d7e:	430b      	orrs	r3, r1
 8005d80:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005d82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d8a:	f002 0310 	and.w	r3, r2, #16
 8005d8e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005d92:	2300      	movs	r3, #0
 8005d94:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8005d98:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8005d9c:	460b      	mov	r3, r1
 8005d9e:	4313      	orrs	r3, r2
 8005da0:	d01e      	beq.n	8005de0 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8005da2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005da6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005daa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005dae:	d10c      	bne.n	8005dca <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005db0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005db4:	3328      	adds	r3, #40	@ 0x28
 8005db6:	2102      	movs	r1, #2
 8005db8:	4618      	mov	r0, r3
 8005dba:	f000 fe25 	bl	8006a08 <RCCEx_PLL3_Config>
 8005dbe:	4603      	mov	r3, r0
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d002      	beq.n	8005dca <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8005dc4:	2301      	movs	r3, #1
 8005dc6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005dca:	4b70      	ldr	r3, [pc, #448]	@ (8005f8c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005dcc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005dce:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005dd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005dd6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005dda:	4a6c      	ldr	r2, [pc, #432]	@ (8005f8c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005ddc:	430b      	orrs	r3, r1
 8005dde:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005de0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005de4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005de8:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8005dec:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005df0:	2300      	movs	r3, #0
 8005df2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005df6:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8005dfa:	460b      	mov	r3, r1
 8005dfc:	4313      	orrs	r3, r2
 8005dfe:	d03e      	beq.n	8005e7e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8005e00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e04:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005e08:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005e0c:	d022      	beq.n	8005e54 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8005e0e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005e12:	d81b      	bhi.n	8005e4c <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d003      	beq.n	8005e20 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8005e18:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005e1c:	d00b      	beq.n	8005e36 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8005e1e:	e015      	b.n	8005e4c <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005e20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e24:	3308      	adds	r3, #8
 8005e26:	2100      	movs	r1, #0
 8005e28:	4618      	mov	r0, r3
 8005e2a:	f000 fd3b 	bl	80068a4 <RCCEx_PLL2_Config>
 8005e2e:	4603      	mov	r3, r0
 8005e30:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8005e34:	e00f      	b.n	8005e56 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005e36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e3a:	3328      	adds	r3, #40	@ 0x28
 8005e3c:	2102      	movs	r1, #2
 8005e3e:	4618      	mov	r0, r3
 8005e40:	f000 fde2 	bl	8006a08 <RCCEx_PLL3_Config>
 8005e44:	4603      	mov	r3, r0
 8005e46:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8005e4a:	e004      	b.n	8005e56 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005e4c:	2301      	movs	r3, #1
 8005e4e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005e52:	e000      	b.n	8005e56 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8005e54:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005e56:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d10b      	bne.n	8005e76 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005e5e:	4b4b      	ldr	r3, [pc, #300]	@ (8005f8c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005e60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e62:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8005e66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e6a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005e6e:	4a47      	ldr	r2, [pc, #284]	@ (8005f8c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005e70:	430b      	orrs	r3, r1
 8005e72:	6593      	str	r3, [r2, #88]	@ 0x58
 8005e74:	e003      	b.n	8005e7e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e76:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005e7a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005e7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e86:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8005e8a:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005e8c:	2300      	movs	r3, #0
 8005e8e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005e90:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8005e94:	460b      	mov	r3, r1
 8005e96:	4313      	orrs	r3, r2
 8005e98:	d03b      	beq.n	8005f12 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8005e9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ea2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005ea6:	d01f      	beq.n	8005ee8 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8005ea8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005eac:	d818      	bhi.n	8005ee0 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8005eae:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005eb2:	d003      	beq.n	8005ebc <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8005eb4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005eb8:	d007      	beq.n	8005eca <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8005eba:	e011      	b.n	8005ee0 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005ebc:	4b33      	ldr	r3, [pc, #204]	@ (8005f8c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005ebe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ec0:	4a32      	ldr	r2, [pc, #200]	@ (8005f8c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005ec2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005ec6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8005ec8:	e00f      	b.n	8005eea <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005eca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ece:	3328      	adds	r3, #40	@ 0x28
 8005ed0:	2101      	movs	r1, #1
 8005ed2:	4618      	mov	r0, r3
 8005ed4:	f000 fd98 	bl	8006a08 <RCCEx_PLL3_Config>
 8005ed8:	4603      	mov	r3, r0
 8005eda:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8005ede:	e004      	b.n	8005eea <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005ee0:	2301      	movs	r3, #1
 8005ee2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005ee6:	e000      	b.n	8005eea <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8005ee8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005eea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d10b      	bne.n	8005f0a <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005ef2:	4b26      	ldr	r3, [pc, #152]	@ (8005f8c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005ef4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ef6:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8005efa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005efe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f02:	4a22      	ldr	r2, [pc, #136]	@ (8005f8c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005f04:	430b      	orrs	r3, r1
 8005f06:	6553      	str	r3, [r2, #84]	@ 0x54
 8005f08:	e003      	b.n	8005f12 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f0a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005f0e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8005f12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f1a:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8005f1e:	673b      	str	r3, [r7, #112]	@ 0x70
 8005f20:	2300      	movs	r3, #0
 8005f22:	677b      	str	r3, [r7, #116]	@ 0x74
 8005f24:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8005f28:	460b      	mov	r3, r1
 8005f2a:	4313      	orrs	r3, r2
 8005f2c:	d034      	beq.n	8005f98 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8005f2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f32:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d003      	beq.n	8005f40 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8005f38:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005f3c:	d007      	beq.n	8005f4e <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8005f3e:	e011      	b.n	8005f64 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005f40:	4b12      	ldr	r3, [pc, #72]	@ (8005f8c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005f42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f44:	4a11      	ldr	r2, [pc, #68]	@ (8005f8c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005f46:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005f4a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8005f4c:	e00e      	b.n	8005f6c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005f4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f52:	3308      	adds	r3, #8
 8005f54:	2102      	movs	r1, #2
 8005f56:	4618      	mov	r0, r3
 8005f58:	f000 fca4 	bl	80068a4 <RCCEx_PLL2_Config>
 8005f5c:	4603      	mov	r3, r0
 8005f5e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8005f62:	e003      	b.n	8005f6c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8005f64:	2301      	movs	r3, #1
 8005f66:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005f6a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005f6c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d10d      	bne.n	8005f90 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8005f74:	4b05      	ldr	r3, [pc, #20]	@ (8005f8c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005f76:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005f78:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005f7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f80:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f82:	4a02      	ldr	r2, [pc, #8]	@ (8005f8c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005f84:	430b      	orrs	r3, r1
 8005f86:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005f88:	e006      	b.n	8005f98 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8005f8a:	bf00      	nop
 8005f8c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f90:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005f94:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005f98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fa0:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8005fa4:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005fa6:	2300      	movs	r3, #0
 8005fa8:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005faa:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8005fae:	460b      	mov	r3, r1
 8005fb0:	4313      	orrs	r3, r2
 8005fb2:	d00c      	beq.n	8005fce <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005fb4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005fb8:	3328      	adds	r3, #40	@ 0x28
 8005fba:	2102      	movs	r1, #2
 8005fbc:	4618      	mov	r0, r3
 8005fbe:	f000 fd23 	bl	8006a08 <RCCEx_PLL3_Config>
 8005fc2:	4603      	mov	r3, r0
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d002      	beq.n	8005fce <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8005fc8:	2301      	movs	r3, #1
 8005fca:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8005fce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005fd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fd6:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8005fda:	663b      	str	r3, [r7, #96]	@ 0x60
 8005fdc:	2300      	movs	r3, #0
 8005fde:	667b      	str	r3, [r7, #100]	@ 0x64
 8005fe0:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8005fe4:	460b      	mov	r3, r1
 8005fe6:	4313      	orrs	r3, r2
 8005fe8:	d038      	beq.n	800605c <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8005fea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005fee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005ff2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005ff6:	d018      	beq.n	800602a <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8005ff8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005ffc:	d811      	bhi.n	8006022 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8005ffe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006002:	d014      	beq.n	800602e <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8006004:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006008:	d80b      	bhi.n	8006022 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800600a:	2b00      	cmp	r3, #0
 800600c:	d011      	beq.n	8006032 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800600e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006012:	d106      	bne.n	8006022 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006014:	4bc3      	ldr	r3, [pc, #780]	@ (8006324 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006016:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006018:	4ac2      	ldr	r2, [pc, #776]	@ (8006324 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800601a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800601e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8006020:	e008      	b.n	8006034 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006022:	2301      	movs	r3, #1
 8006024:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006028:	e004      	b.n	8006034 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800602a:	bf00      	nop
 800602c:	e002      	b.n	8006034 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800602e:	bf00      	nop
 8006030:	e000      	b.n	8006034 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8006032:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006034:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006038:	2b00      	cmp	r3, #0
 800603a:	d10b      	bne.n	8006054 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800603c:	4bb9      	ldr	r3, [pc, #740]	@ (8006324 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800603e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006040:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8006044:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006048:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800604c:	4ab5      	ldr	r2, [pc, #724]	@ (8006324 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800604e:	430b      	orrs	r3, r1
 8006050:	6553      	str	r3, [r2, #84]	@ 0x54
 8006052:	e003      	b.n	800605c <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006054:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006058:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800605c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006060:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006064:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8006068:	65bb      	str	r3, [r7, #88]	@ 0x58
 800606a:	2300      	movs	r3, #0
 800606c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800606e:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8006072:	460b      	mov	r3, r1
 8006074:	4313      	orrs	r3, r2
 8006076:	d009      	beq.n	800608c <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8006078:	4baa      	ldr	r3, [pc, #680]	@ (8006324 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800607a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800607c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8006080:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006084:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006086:	4aa7      	ldr	r2, [pc, #668]	@ (8006324 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006088:	430b      	orrs	r3, r1
 800608a:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800608c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006090:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006094:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8006098:	653b      	str	r3, [r7, #80]	@ 0x50
 800609a:	2300      	movs	r3, #0
 800609c:	657b      	str	r3, [r7, #84]	@ 0x54
 800609e:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80060a2:	460b      	mov	r3, r1
 80060a4:	4313      	orrs	r3, r2
 80060a6:	d00a      	beq.n	80060be <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80060a8:	4b9e      	ldr	r3, [pc, #632]	@ (8006324 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80060aa:	691b      	ldr	r3, [r3, #16]
 80060ac:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 80060b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060b4:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80060b8:	4a9a      	ldr	r2, [pc, #616]	@ (8006324 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80060ba:	430b      	orrs	r3, r1
 80060bc:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80060be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060c6:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80060ca:	64bb      	str	r3, [r7, #72]	@ 0x48
 80060cc:	2300      	movs	r3, #0
 80060ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80060d0:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80060d4:	460b      	mov	r3, r1
 80060d6:	4313      	orrs	r3, r2
 80060d8:	d009      	beq.n	80060ee <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80060da:	4b92      	ldr	r3, [pc, #584]	@ (8006324 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80060dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80060de:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 80060e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060e6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80060e8:	4a8e      	ldr	r2, [pc, #568]	@ (8006324 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80060ea:	430b      	orrs	r3, r1
 80060ec:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80060ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060f6:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 80060fa:	643b      	str	r3, [r7, #64]	@ 0x40
 80060fc:	2300      	movs	r3, #0
 80060fe:	647b      	str	r3, [r7, #68]	@ 0x44
 8006100:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8006104:	460b      	mov	r3, r1
 8006106:	4313      	orrs	r3, r2
 8006108:	d00e      	beq.n	8006128 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800610a:	4b86      	ldr	r3, [pc, #536]	@ (8006324 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800610c:	691b      	ldr	r3, [r3, #16]
 800610e:	4a85      	ldr	r2, [pc, #532]	@ (8006324 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006110:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006114:	6113      	str	r3, [r2, #16]
 8006116:	4b83      	ldr	r3, [pc, #524]	@ (8006324 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006118:	6919      	ldr	r1, [r3, #16]
 800611a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800611e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8006122:	4a80      	ldr	r2, [pc, #512]	@ (8006324 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006124:	430b      	orrs	r3, r1
 8006126:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8006128:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800612c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006130:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8006134:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006136:	2300      	movs	r3, #0
 8006138:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800613a:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800613e:	460b      	mov	r3, r1
 8006140:	4313      	orrs	r3, r2
 8006142:	d009      	beq.n	8006158 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8006144:	4b77      	ldr	r3, [pc, #476]	@ (8006324 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006146:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006148:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800614c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006150:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006152:	4a74      	ldr	r2, [pc, #464]	@ (8006324 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006154:	430b      	orrs	r3, r1
 8006156:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8006158:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800615c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006160:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8006164:	633b      	str	r3, [r7, #48]	@ 0x30
 8006166:	2300      	movs	r3, #0
 8006168:	637b      	str	r3, [r7, #52]	@ 0x34
 800616a:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800616e:	460b      	mov	r3, r1
 8006170:	4313      	orrs	r3, r2
 8006172:	d00a      	beq.n	800618a <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8006174:	4b6b      	ldr	r3, [pc, #428]	@ (8006324 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006176:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006178:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800617c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006180:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006184:	4a67      	ldr	r2, [pc, #412]	@ (8006324 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006186:	430b      	orrs	r3, r1
 8006188:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800618a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800618e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006192:	2100      	movs	r1, #0
 8006194:	62b9      	str	r1, [r7, #40]	@ 0x28
 8006196:	f003 0301 	and.w	r3, r3, #1
 800619a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800619c:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80061a0:	460b      	mov	r3, r1
 80061a2:	4313      	orrs	r3, r2
 80061a4:	d011      	beq.n	80061ca <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80061a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80061aa:	3308      	adds	r3, #8
 80061ac:	2100      	movs	r1, #0
 80061ae:	4618      	mov	r0, r3
 80061b0:	f000 fb78 	bl	80068a4 <RCCEx_PLL2_Config>
 80061b4:	4603      	mov	r3, r0
 80061b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80061ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d003      	beq.n	80061ca <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80061c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80061c6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80061ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80061ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061d2:	2100      	movs	r1, #0
 80061d4:	6239      	str	r1, [r7, #32]
 80061d6:	f003 0302 	and.w	r3, r3, #2
 80061da:	627b      	str	r3, [r7, #36]	@ 0x24
 80061dc:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80061e0:	460b      	mov	r3, r1
 80061e2:	4313      	orrs	r3, r2
 80061e4:	d011      	beq.n	800620a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80061e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80061ea:	3308      	adds	r3, #8
 80061ec:	2101      	movs	r1, #1
 80061ee:	4618      	mov	r0, r3
 80061f0:	f000 fb58 	bl	80068a4 <RCCEx_PLL2_Config>
 80061f4:	4603      	mov	r3, r0
 80061f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80061fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d003      	beq.n	800620a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006202:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006206:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800620a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800620e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006212:	2100      	movs	r1, #0
 8006214:	61b9      	str	r1, [r7, #24]
 8006216:	f003 0304 	and.w	r3, r3, #4
 800621a:	61fb      	str	r3, [r7, #28]
 800621c:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8006220:	460b      	mov	r3, r1
 8006222:	4313      	orrs	r3, r2
 8006224:	d011      	beq.n	800624a <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006226:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800622a:	3308      	adds	r3, #8
 800622c:	2102      	movs	r1, #2
 800622e:	4618      	mov	r0, r3
 8006230:	f000 fb38 	bl	80068a4 <RCCEx_PLL2_Config>
 8006234:	4603      	mov	r3, r0
 8006236:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800623a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800623e:	2b00      	cmp	r3, #0
 8006240:	d003      	beq.n	800624a <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006242:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006246:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800624a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800624e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006252:	2100      	movs	r1, #0
 8006254:	6139      	str	r1, [r7, #16]
 8006256:	f003 0308 	and.w	r3, r3, #8
 800625a:	617b      	str	r3, [r7, #20]
 800625c:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8006260:	460b      	mov	r3, r1
 8006262:	4313      	orrs	r3, r2
 8006264:	d011      	beq.n	800628a <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006266:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800626a:	3328      	adds	r3, #40	@ 0x28
 800626c:	2100      	movs	r1, #0
 800626e:	4618      	mov	r0, r3
 8006270:	f000 fbca 	bl	8006a08 <RCCEx_PLL3_Config>
 8006274:	4603      	mov	r3, r0
 8006276:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 800627a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800627e:	2b00      	cmp	r3, #0
 8006280:	d003      	beq.n	800628a <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006282:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006286:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800628a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800628e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006292:	2100      	movs	r1, #0
 8006294:	60b9      	str	r1, [r7, #8]
 8006296:	f003 0310 	and.w	r3, r3, #16
 800629a:	60fb      	str	r3, [r7, #12]
 800629c:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80062a0:	460b      	mov	r3, r1
 80062a2:	4313      	orrs	r3, r2
 80062a4:	d011      	beq.n	80062ca <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80062a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80062aa:	3328      	adds	r3, #40	@ 0x28
 80062ac:	2101      	movs	r1, #1
 80062ae:	4618      	mov	r0, r3
 80062b0:	f000 fbaa 	bl	8006a08 <RCCEx_PLL3_Config>
 80062b4:	4603      	mov	r3, r0
 80062b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80062ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d003      	beq.n	80062ca <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80062c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80062c6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80062ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80062ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062d2:	2100      	movs	r1, #0
 80062d4:	6039      	str	r1, [r7, #0]
 80062d6:	f003 0320 	and.w	r3, r3, #32
 80062da:	607b      	str	r3, [r7, #4]
 80062dc:	e9d7 1200 	ldrd	r1, r2, [r7]
 80062e0:	460b      	mov	r3, r1
 80062e2:	4313      	orrs	r3, r2
 80062e4:	d011      	beq.n	800630a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80062e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80062ea:	3328      	adds	r3, #40	@ 0x28
 80062ec:	2102      	movs	r1, #2
 80062ee:	4618      	mov	r0, r3
 80062f0:	f000 fb8a 	bl	8006a08 <RCCEx_PLL3_Config>
 80062f4:	4603      	mov	r3, r0
 80062f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80062fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d003      	beq.n	800630a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006302:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006306:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800630a:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800630e:	2b00      	cmp	r3, #0
 8006310:	d101      	bne.n	8006316 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8006312:	2300      	movs	r3, #0
 8006314:	e000      	b.n	8006318 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8006316:	2301      	movs	r3, #1
}
 8006318:	4618      	mov	r0, r3
 800631a:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800631e:	46bd      	mov	sp, r7
 8006320:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006324:	58024400 	.word	0x58024400

08006328 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8006328:	b580      	push	{r7, lr}
 800632a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800632c:	f7fe fd54 	bl	8004dd8 <HAL_RCC_GetHCLKFreq>
 8006330:	4602      	mov	r2, r0
 8006332:	4b06      	ldr	r3, [pc, #24]	@ (800634c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8006334:	6a1b      	ldr	r3, [r3, #32]
 8006336:	091b      	lsrs	r3, r3, #4
 8006338:	f003 0307 	and.w	r3, r3, #7
 800633c:	4904      	ldr	r1, [pc, #16]	@ (8006350 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800633e:	5ccb      	ldrb	r3, [r1, r3]
 8006340:	f003 031f 	and.w	r3, r3, #31
 8006344:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8006348:	4618      	mov	r0, r3
 800634a:	bd80      	pop	{r7, pc}
 800634c:	58024400 	.word	0x58024400
 8006350:	08011898 	.word	0x08011898

08006354 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8006354:	b480      	push	{r7}
 8006356:	b089      	sub	sp, #36	@ 0x24
 8006358:	af00      	add	r7, sp, #0
 800635a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800635c:	4ba1      	ldr	r3, [pc, #644]	@ (80065e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800635e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006360:	f003 0303 	and.w	r3, r3, #3
 8006364:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8006366:	4b9f      	ldr	r3, [pc, #636]	@ (80065e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006368:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800636a:	0b1b      	lsrs	r3, r3, #12
 800636c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006370:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8006372:	4b9c      	ldr	r3, [pc, #624]	@ (80065e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006374:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006376:	091b      	lsrs	r3, r3, #4
 8006378:	f003 0301 	and.w	r3, r3, #1
 800637c:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800637e:	4b99      	ldr	r3, [pc, #612]	@ (80065e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006380:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006382:	08db      	lsrs	r3, r3, #3
 8006384:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006388:	693a      	ldr	r2, [r7, #16]
 800638a:	fb02 f303 	mul.w	r3, r2, r3
 800638e:	ee07 3a90 	vmov	s15, r3
 8006392:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006396:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800639a:	697b      	ldr	r3, [r7, #20]
 800639c:	2b00      	cmp	r3, #0
 800639e:	f000 8111 	beq.w	80065c4 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80063a2:	69bb      	ldr	r3, [r7, #24]
 80063a4:	2b02      	cmp	r3, #2
 80063a6:	f000 8083 	beq.w	80064b0 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80063aa:	69bb      	ldr	r3, [r7, #24]
 80063ac:	2b02      	cmp	r3, #2
 80063ae:	f200 80a1 	bhi.w	80064f4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80063b2:	69bb      	ldr	r3, [r7, #24]
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d003      	beq.n	80063c0 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80063b8:	69bb      	ldr	r3, [r7, #24]
 80063ba:	2b01      	cmp	r3, #1
 80063bc:	d056      	beq.n	800646c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80063be:	e099      	b.n	80064f4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80063c0:	4b88      	ldr	r3, [pc, #544]	@ (80065e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	f003 0320 	and.w	r3, r3, #32
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d02d      	beq.n	8006428 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80063cc:	4b85      	ldr	r3, [pc, #532]	@ (80065e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	08db      	lsrs	r3, r3, #3
 80063d2:	f003 0303 	and.w	r3, r3, #3
 80063d6:	4a84      	ldr	r2, [pc, #528]	@ (80065e8 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80063d8:	fa22 f303 	lsr.w	r3, r2, r3
 80063dc:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80063de:	68bb      	ldr	r3, [r7, #8]
 80063e0:	ee07 3a90 	vmov	s15, r3
 80063e4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80063e8:	697b      	ldr	r3, [r7, #20]
 80063ea:	ee07 3a90 	vmov	s15, r3
 80063ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80063f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80063f6:	4b7b      	ldr	r3, [pc, #492]	@ (80065e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80063f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80063fe:	ee07 3a90 	vmov	s15, r3
 8006402:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006406:	ed97 6a03 	vldr	s12, [r7, #12]
 800640a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80065ec <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800640e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006412:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006416:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800641a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800641e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006422:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8006426:	e087      	b.n	8006538 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006428:	697b      	ldr	r3, [r7, #20]
 800642a:	ee07 3a90 	vmov	s15, r3
 800642e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006432:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80065f0 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8006436:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800643a:	4b6a      	ldr	r3, [pc, #424]	@ (80065e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800643c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800643e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006442:	ee07 3a90 	vmov	s15, r3
 8006446:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800644a:	ed97 6a03 	vldr	s12, [r7, #12]
 800644e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80065ec <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006452:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006456:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800645a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800645e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006462:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006466:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800646a:	e065      	b.n	8006538 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800646c:	697b      	ldr	r3, [r7, #20]
 800646e:	ee07 3a90 	vmov	s15, r3
 8006472:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006476:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80065f4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800647a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800647e:	4b59      	ldr	r3, [pc, #356]	@ (80065e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006480:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006482:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006486:	ee07 3a90 	vmov	s15, r3
 800648a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800648e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006492:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80065ec <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006496:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800649a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800649e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80064a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80064a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80064aa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80064ae:	e043      	b.n	8006538 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80064b0:	697b      	ldr	r3, [r7, #20]
 80064b2:	ee07 3a90 	vmov	s15, r3
 80064b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80064ba:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80065f8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80064be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80064c2:	4b48      	ldr	r3, [pc, #288]	@ (80065e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80064c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80064ca:	ee07 3a90 	vmov	s15, r3
 80064ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80064d2:	ed97 6a03 	vldr	s12, [r7, #12]
 80064d6:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80065ec <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80064da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80064de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80064e2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80064e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80064ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80064ee:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80064f2:	e021      	b.n	8006538 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80064f4:	697b      	ldr	r3, [r7, #20]
 80064f6:	ee07 3a90 	vmov	s15, r3
 80064fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80064fe:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80065f4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8006502:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006506:	4b37      	ldr	r3, [pc, #220]	@ (80065e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006508:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800650a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800650e:	ee07 3a90 	vmov	s15, r3
 8006512:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006516:	ed97 6a03 	vldr	s12, [r7, #12]
 800651a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80065ec <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800651e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006522:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006526:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800652a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800652e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006532:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006536:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8006538:	4b2a      	ldr	r3, [pc, #168]	@ (80065e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800653a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800653c:	0a5b      	lsrs	r3, r3, #9
 800653e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006542:	ee07 3a90 	vmov	s15, r3
 8006546:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800654a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800654e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006552:	edd7 6a07 	vldr	s13, [r7, #28]
 8006556:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800655a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800655e:	ee17 2a90 	vmov	r2, s15
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8006566:	4b1f      	ldr	r3, [pc, #124]	@ (80065e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006568:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800656a:	0c1b      	lsrs	r3, r3, #16
 800656c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006570:	ee07 3a90 	vmov	s15, r3
 8006574:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006578:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800657c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006580:	edd7 6a07 	vldr	s13, [r7, #28]
 8006584:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006588:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800658c:	ee17 2a90 	vmov	r2, s15
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8006594:	4b13      	ldr	r3, [pc, #76]	@ (80065e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006596:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006598:	0e1b      	lsrs	r3, r3, #24
 800659a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800659e:	ee07 3a90 	vmov	s15, r3
 80065a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80065a6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80065aa:	ee37 7a87 	vadd.f32	s14, s15, s14
 80065ae:	edd7 6a07 	vldr	s13, [r7, #28]
 80065b2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80065b6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80065ba:	ee17 2a90 	vmov	r2, s15
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80065c2:	e008      	b.n	80065d6 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	2200      	movs	r2, #0
 80065c8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	2200      	movs	r2, #0
 80065ce:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	2200      	movs	r2, #0
 80065d4:	609a      	str	r2, [r3, #8]
}
 80065d6:	bf00      	nop
 80065d8:	3724      	adds	r7, #36	@ 0x24
 80065da:	46bd      	mov	sp, r7
 80065dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065e0:	4770      	bx	lr
 80065e2:	bf00      	nop
 80065e4:	58024400 	.word	0x58024400
 80065e8:	03d09000 	.word	0x03d09000
 80065ec:	46000000 	.word	0x46000000
 80065f0:	4c742400 	.word	0x4c742400
 80065f4:	4a742400 	.word	0x4a742400
 80065f8:	4af42400 	.word	0x4af42400

080065fc <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 80065fc:	b480      	push	{r7}
 80065fe:	b089      	sub	sp, #36	@ 0x24
 8006600:	af00      	add	r7, sp, #0
 8006602:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006604:	4ba1      	ldr	r3, [pc, #644]	@ (800688c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006606:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006608:	f003 0303 	and.w	r3, r3, #3
 800660c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800660e:	4b9f      	ldr	r3, [pc, #636]	@ (800688c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006610:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006612:	0d1b      	lsrs	r3, r3, #20
 8006614:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006618:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800661a:	4b9c      	ldr	r3, [pc, #624]	@ (800688c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800661c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800661e:	0a1b      	lsrs	r3, r3, #8
 8006620:	f003 0301 	and.w	r3, r3, #1
 8006624:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8006626:	4b99      	ldr	r3, [pc, #612]	@ (800688c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006628:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800662a:	08db      	lsrs	r3, r3, #3
 800662c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006630:	693a      	ldr	r2, [r7, #16]
 8006632:	fb02 f303 	mul.w	r3, r2, r3
 8006636:	ee07 3a90 	vmov	s15, r3
 800663a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800663e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8006642:	697b      	ldr	r3, [r7, #20]
 8006644:	2b00      	cmp	r3, #0
 8006646:	f000 8111 	beq.w	800686c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800664a:	69bb      	ldr	r3, [r7, #24]
 800664c:	2b02      	cmp	r3, #2
 800664e:	f000 8083 	beq.w	8006758 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8006652:	69bb      	ldr	r3, [r7, #24]
 8006654:	2b02      	cmp	r3, #2
 8006656:	f200 80a1 	bhi.w	800679c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800665a:	69bb      	ldr	r3, [r7, #24]
 800665c:	2b00      	cmp	r3, #0
 800665e:	d003      	beq.n	8006668 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8006660:	69bb      	ldr	r3, [r7, #24]
 8006662:	2b01      	cmp	r3, #1
 8006664:	d056      	beq.n	8006714 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8006666:	e099      	b.n	800679c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006668:	4b88      	ldr	r3, [pc, #544]	@ (800688c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	f003 0320 	and.w	r3, r3, #32
 8006670:	2b00      	cmp	r3, #0
 8006672:	d02d      	beq.n	80066d0 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006674:	4b85      	ldr	r3, [pc, #532]	@ (800688c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	08db      	lsrs	r3, r3, #3
 800667a:	f003 0303 	and.w	r3, r3, #3
 800667e:	4a84      	ldr	r2, [pc, #528]	@ (8006890 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8006680:	fa22 f303 	lsr.w	r3, r2, r3
 8006684:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006686:	68bb      	ldr	r3, [r7, #8]
 8006688:	ee07 3a90 	vmov	s15, r3
 800668c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006690:	697b      	ldr	r3, [r7, #20]
 8006692:	ee07 3a90 	vmov	s15, r3
 8006696:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800669a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800669e:	4b7b      	ldr	r3, [pc, #492]	@ (800688c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80066a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80066a6:	ee07 3a90 	vmov	s15, r3
 80066aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80066ae:	ed97 6a03 	vldr	s12, [r7, #12]
 80066b2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8006894 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80066b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80066ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80066be:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80066c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80066c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80066ca:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80066ce:	e087      	b.n	80067e0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80066d0:	697b      	ldr	r3, [r7, #20]
 80066d2:	ee07 3a90 	vmov	s15, r3
 80066d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80066da:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8006898 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80066de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80066e2:	4b6a      	ldr	r3, [pc, #424]	@ (800688c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80066e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80066ea:	ee07 3a90 	vmov	s15, r3
 80066ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80066f2:	ed97 6a03 	vldr	s12, [r7, #12]
 80066f6:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8006894 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80066fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80066fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006702:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006706:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800670a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800670e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006712:	e065      	b.n	80067e0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006714:	697b      	ldr	r3, [r7, #20]
 8006716:	ee07 3a90 	vmov	s15, r3
 800671a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800671e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800689c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8006722:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006726:	4b59      	ldr	r3, [pc, #356]	@ (800688c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006728:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800672a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800672e:	ee07 3a90 	vmov	s15, r3
 8006732:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006736:	ed97 6a03 	vldr	s12, [r7, #12]
 800673a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8006894 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800673e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006742:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006746:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800674a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800674e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006752:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006756:	e043      	b.n	80067e0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006758:	697b      	ldr	r3, [r7, #20]
 800675a:	ee07 3a90 	vmov	s15, r3
 800675e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006762:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80068a0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8006766:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800676a:	4b48      	ldr	r3, [pc, #288]	@ (800688c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800676c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800676e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006772:	ee07 3a90 	vmov	s15, r3
 8006776:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800677a:	ed97 6a03 	vldr	s12, [r7, #12]
 800677e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8006894 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006782:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006786:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800678a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800678e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006792:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006796:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800679a:	e021      	b.n	80067e0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800679c:	697b      	ldr	r3, [r7, #20]
 800679e:	ee07 3a90 	vmov	s15, r3
 80067a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80067a6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800689c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80067aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80067ae:	4b37      	ldr	r3, [pc, #220]	@ (800688c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80067b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80067b6:	ee07 3a90 	vmov	s15, r3
 80067ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80067be:	ed97 6a03 	vldr	s12, [r7, #12]
 80067c2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8006894 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80067c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80067ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80067ce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80067d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80067d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80067da:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80067de:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 80067e0:	4b2a      	ldr	r3, [pc, #168]	@ (800688c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80067e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067e4:	0a5b      	lsrs	r3, r3, #9
 80067e6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80067ea:	ee07 3a90 	vmov	s15, r3
 80067ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80067f2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80067f6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80067fa:	edd7 6a07 	vldr	s13, [r7, #28]
 80067fe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006802:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006806:	ee17 2a90 	vmov	r2, s15
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800680e:	4b1f      	ldr	r3, [pc, #124]	@ (800688c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006810:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006812:	0c1b      	lsrs	r3, r3, #16
 8006814:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006818:	ee07 3a90 	vmov	s15, r3
 800681c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006820:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006824:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006828:	edd7 6a07 	vldr	s13, [r7, #28]
 800682c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006830:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006834:	ee17 2a90 	vmov	r2, s15
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800683c:	4b13      	ldr	r3, [pc, #76]	@ (800688c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800683e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006840:	0e1b      	lsrs	r3, r3, #24
 8006842:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006846:	ee07 3a90 	vmov	s15, r3
 800684a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800684e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006852:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006856:	edd7 6a07 	vldr	s13, [r7, #28]
 800685a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800685e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006862:	ee17 2a90 	vmov	r2, s15
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800686a:	e008      	b.n	800687e <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	2200      	movs	r2, #0
 8006870:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	2200      	movs	r2, #0
 8006876:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	2200      	movs	r2, #0
 800687c:	609a      	str	r2, [r3, #8]
}
 800687e:	bf00      	nop
 8006880:	3724      	adds	r7, #36	@ 0x24
 8006882:	46bd      	mov	sp, r7
 8006884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006888:	4770      	bx	lr
 800688a:	bf00      	nop
 800688c:	58024400 	.word	0x58024400
 8006890:	03d09000 	.word	0x03d09000
 8006894:	46000000 	.word	0x46000000
 8006898:	4c742400 	.word	0x4c742400
 800689c:	4a742400 	.word	0x4a742400
 80068a0:	4af42400 	.word	0x4af42400

080068a4 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80068a4:	b580      	push	{r7, lr}
 80068a6:	b084      	sub	sp, #16
 80068a8:	af00      	add	r7, sp, #0
 80068aa:	6078      	str	r0, [r7, #4]
 80068ac:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80068ae:	2300      	movs	r3, #0
 80068b0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80068b2:	4b53      	ldr	r3, [pc, #332]	@ (8006a00 <RCCEx_PLL2_Config+0x15c>)
 80068b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068b6:	f003 0303 	and.w	r3, r3, #3
 80068ba:	2b03      	cmp	r3, #3
 80068bc:	d101      	bne.n	80068c2 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80068be:	2301      	movs	r3, #1
 80068c0:	e099      	b.n	80069f6 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80068c2:	4b4f      	ldr	r3, [pc, #316]	@ (8006a00 <RCCEx_PLL2_Config+0x15c>)
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	4a4e      	ldr	r2, [pc, #312]	@ (8006a00 <RCCEx_PLL2_Config+0x15c>)
 80068c8:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80068cc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80068ce:	f7fc f9fd 	bl	8002ccc <HAL_GetTick>
 80068d2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80068d4:	e008      	b.n	80068e8 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80068d6:	f7fc f9f9 	bl	8002ccc <HAL_GetTick>
 80068da:	4602      	mov	r2, r0
 80068dc:	68bb      	ldr	r3, [r7, #8]
 80068de:	1ad3      	subs	r3, r2, r3
 80068e0:	2b02      	cmp	r3, #2
 80068e2:	d901      	bls.n	80068e8 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80068e4:	2303      	movs	r3, #3
 80068e6:	e086      	b.n	80069f6 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80068e8:	4b45      	ldr	r3, [pc, #276]	@ (8006a00 <RCCEx_PLL2_Config+0x15c>)
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d1f0      	bne.n	80068d6 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80068f4:	4b42      	ldr	r3, [pc, #264]	@ (8006a00 <RCCEx_PLL2_Config+0x15c>)
 80068f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068f8:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	031b      	lsls	r3, r3, #12
 8006902:	493f      	ldr	r1, [pc, #252]	@ (8006a00 <RCCEx_PLL2_Config+0x15c>)
 8006904:	4313      	orrs	r3, r2
 8006906:	628b      	str	r3, [r1, #40]	@ 0x28
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	685b      	ldr	r3, [r3, #4]
 800690c:	3b01      	subs	r3, #1
 800690e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	689b      	ldr	r3, [r3, #8]
 8006916:	3b01      	subs	r3, #1
 8006918:	025b      	lsls	r3, r3, #9
 800691a:	b29b      	uxth	r3, r3
 800691c:	431a      	orrs	r2, r3
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	68db      	ldr	r3, [r3, #12]
 8006922:	3b01      	subs	r3, #1
 8006924:	041b      	lsls	r3, r3, #16
 8006926:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800692a:	431a      	orrs	r2, r3
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	691b      	ldr	r3, [r3, #16]
 8006930:	3b01      	subs	r3, #1
 8006932:	061b      	lsls	r3, r3, #24
 8006934:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8006938:	4931      	ldr	r1, [pc, #196]	@ (8006a00 <RCCEx_PLL2_Config+0x15c>)
 800693a:	4313      	orrs	r3, r2
 800693c:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800693e:	4b30      	ldr	r3, [pc, #192]	@ (8006a00 <RCCEx_PLL2_Config+0x15c>)
 8006940:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006942:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	695b      	ldr	r3, [r3, #20]
 800694a:	492d      	ldr	r1, [pc, #180]	@ (8006a00 <RCCEx_PLL2_Config+0x15c>)
 800694c:	4313      	orrs	r3, r2
 800694e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8006950:	4b2b      	ldr	r3, [pc, #172]	@ (8006a00 <RCCEx_PLL2_Config+0x15c>)
 8006952:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006954:	f023 0220 	bic.w	r2, r3, #32
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	699b      	ldr	r3, [r3, #24]
 800695c:	4928      	ldr	r1, [pc, #160]	@ (8006a00 <RCCEx_PLL2_Config+0x15c>)
 800695e:	4313      	orrs	r3, r2
 8006960:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8006962:	4b27      	ldr	r3, [pc, #156]	@ (8006a00 <RCCEx_PLL2_Config+0x15c>)
 8006964:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006966:	4a26      	ldr	r2, [pc, #152]	@ (8006a00 <RCCEx_PLL2_Config+0x15c>)
 8006968:	f023 0310 	bic.w	r3, r3, #16
 800696c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800696e:	4b24      	ldr	r3, [pc, #144]	@ (8006a00 <RCCEx_PLL2_Config+0x15c>)
 8006970:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006972:	4b24      	ldr	r3, [pc, #144]	@ (8006a04 <RCCEx_PLL2_Config+0x160>)
 8006974:	4013      	ands	r3, r2
 8006976:	687a      	ldr	r2, [r7, #4]
 8006978:	69d2      	ldr	r2, [r2, #28]
 800697a:	00d2      	lsls	r2, r2, #3
 800697c:	4920      	ldr	r1, [pc, #128]	@ (8006a00 <RCCEx_PLL2_Config+0x15c>)
 800697e:	4313      	orrs	r3, r2
 8006980:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8006982:	4b1f      	ldr	r3, [pc, #124]	@ (8006a00 <RCCEx_PLL2_Config+0x15c>)
 8006984:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006986:	4a1e      	ldr	r2, [pc, #120]	@ (8006a00 <RCCEx_PLL2_Config+0x15c>)
 8006988:	f043 0310 	orr.w	r3, r3, #16
 800698c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800698e:	683b      	ldr	r3, [r7, #0]
 8006990:	2b00      	cmp	r3, #0
 8006992:	d106      	bne.n	80069a2 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8006994:	4b1a      	ldr	r3, [pc, #104]	@ (8006a00 <RCCEx_PLL2_Config+0x15c>)
 8006996:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006998:	4a19      	ldr	r2, [pc, #100]	@ (8006a00 <RCCEx_PLL2_Config+0x15c>)
 800699a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800699e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80069a0:	e00f      	b.n	80069c2 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80069a2:	683b      	ldr	r3, [r7, #0]
 80069a4:	2b01      	cmp	r3, #1
 80069a6:	d106      	bne.n	80069b6 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80069a8:	4b15      	ldr	r3, [pc, #84]	@ (8006a00 <RCCEx_PLL2_Config+0x15c>)
 80069aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069ac:	4a14      	ldr	r2, [pc, #80]	@ (8006a00 <RCCEx_PLL2_Config+0x15c>)
 80069ae:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80069b2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80069b4:	e005      	b.n	80069c2 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80069b6:	4b12      	ldr	r3, [pc, #72]	@ (8006a00 <RCCEx_PLL2_Config+0x15c>)
 80069b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069ba:	4a11      	ldr	r2, [pc, #68]	@ (8006a00 <RCCEx_PLL2_Config+0x15c>)
 80069bc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80069c0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80069c2:	4b0f      	ldr	r3, [pc, #60]	@ (8006a00 <RCCEx_PLL2_Config+0x15c>)
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	4a0e      	ldr	r2, [pc, #56]	@ (8006a00 <RCCEx_PLL2_Config+0x15c>)
 80069c8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80069cc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80069ce:	f7fc f97d 	bl	8002ccc <HAL_GetTick>
 80069d2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80069d4:	e008      	b.n	80069e8 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80069d6:	f7fc f979 	bl	8002ccc <HAL_GetTick>
 80069da:	4602      	mov	r2, r0
 80069dc:	68bb      	ldr	r3, [r7, #8]
 80069de:	1ad3      	subs	r3, r2, r3
 80069e0:	2b02      	cmp	r3, #2
 80069e2:	d901      	bls.n	80069e8 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80069e4:	2303      	movs	r3, #3
 80069e6:	e006      	b.n	80069f6 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80069e8:	4b05      	ldr	r3, [pc, #20]	@ (8006a00 <RCCEx_PLL2_Config+0x15c>)
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d0f0      	beq.n	80069d6 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80069f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80069f6:	4618      	mov	r0, r3
 80069f8:	3710      	adds	r7, #16
 80069fa:	46bd      	mov	sp, r7
 80069fc:	bd80      	pop	{r7, pc}
 80069fe:	bf00      	nop
 8006a00:	58024400 	.word	0x58024400
 8006a04:	ffff0007 	.word	0xffff0007

08006a08 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8006a08:	b580      	push	{r7, lr}
 8006a0a:	b084      	sub	sp, #16
 8006a0c:	af00      	add	r7, sp, #0
 8006a0e:	6078      	str	r0, [r7, #4]
 8006a10:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006a12:	2300      	movs	r3, #0
 8006a14:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006a16:	4b53      	ldr	r3, [pc, #332]	@ (8006b64 <RCCEx_PLL3_Config+0x15c>)
 8006a18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a1a:	f003 0303 	and.w	r3, r3, #3
 8006a1e:	2b03      	cmp	r3, #3
 8006a20:	d101      	bne.n	8006a26 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8006a22:	2301      	movs	r3, #1
 8006a24:	e099      	b.n	8006b5a <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8006a26:	4b4f      	ldr	r3, [pc, #316]	@ (8006b64 <RCCEx_PLL3_Config+0x15c>)
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	4a4e      	ldr	r2, [pc, #312]	@ (8006b64 <RCCEx_PLL3_Config+0x15c>)
 8006a2c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006a30:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006a32:	f7fc f94b 	bl	8002ccc <HAL_GetTick>
 8006a36:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8006a38:	e008      	b.n	8006a4c <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8006a3a:	f7fc f947 	bl	8002ccc <HAL_GetTick>
 8006a3e:	4602      	mov	r2, r0
 8006a40:	68bb      	ldr	r3, [r7, #8]
 8006a42:	1ad3      	subs	r3, r2, r3
 8006a44:	2b02      	cmp	r3, #2
 8006a46:	d901      	bls.n	8006a4c <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8006a48:	2303      	movs	r3, #3
 8006a4a:	e086      	b.n	8006b5a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8006a4c:	4b45      	ldr	r3, [pc, #276]	@ (8006b64 <RCCEx_PLL3_Config+0x15c>)
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d1f0      	bne.n	8006a3a <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8006a58:	4b42      	ldr	r3, [pc, #264]	@ (8006b64 <RCCEx_PLL3_Config+0x15c>)
 8006a5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a5c:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	051b      	lsls	r3, r3, #20
 8006a66:	493f      	ldr	r1, [pc, #252]	@ (8006b64 <RCCEx_PLL3_Config+0x15c>)
 8006a68:	4313      	orrs	r3, r2
 8006a6a:	628b      	str	r3, [r1, #40]	@ 0x28
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	685b      	ldr	r3, [r3, #4]
 8006a70:	3b01      	subs	r3, #1
 8006a72:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	689b      	ldr	r3, [r3, #8]
 8006a7a:	3b01      	subs	r3, #1
 8006a7c:	025b      	lsls	r3, r3, #9
 8006a7e:	b29b      	uxth	r3, r3
 8006a80:	431a      	orrs	r2, r3
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	68db      	ldr	r3, [r3, #12]
 8006a86:	3b01      	subs	r3, #1
 8006a88:	041b      	lsls	r3, r3, #16
 8006a8a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8006a8e:	431a      	orrs	r2, r3
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	691b      	ldr	r3, [r3, #16]
 8006a94:	3b01      	subs	r3, #1
 8006a96:	061b      	lsls	r3, r3, #24
 8006a98:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8006a9c:	4931      	ldr	r1, [pc, #196]	@ (8006b64 <RCCEx_PLL3_Config+0x15c>)
 8006a9e:	4313      	orrs	r3, r2
 8006aa0:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8006aa2:	4b30      	ldr	r3, [pc, #192]	@ (8006b64 <RCCEx_PLL3_Config+0x15c>)
 8006aa4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006aa6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	695b      	ldr	r3, [r3, #20]
 8006aae:	492d      	ldr	r1, [pc, #180]	@ (8006b64 <RCCEx_PLL3_Config+0x15c>)
 8006ab0:	4313      	orrs	r3, r2
 8006ab2:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8006ab4:	4b2b      	ldr	r3, [pc, #172]	@ (8006b64 <RCCEx_PLL3_Config+0x15c>)
 8006ab6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ab8:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	699b      	ldr	r3, [r3, #24]
 8006ac0:	4928      	ldr	r1, [pc, #160]	@ (8006b64 <RCCEx_PLL3_Config+0x15c>)
 8006ac2:	4313      	orrs	r3, r2
 8006ac4:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8006ac6:	4b27      	ldr	r3, [pc, #156]	@ (8006b64 <RCCEx_PLL3_Config+0x15c>)
 8006ac8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006aca:	4a26      	ldr	r2, [pc, #152]	@ (8006b64 <RCCEx_PLL3_Config+0x15c>)
 8006acc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006ad0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8006ad2:	4b24      	ldr	r3, [pc, #144]	@ (8006b64 <RCCEx_PLL3_Config+0x15c>)
 8006ad4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006ad6:	4b24      	ldr	r3, [pc, #144]	@ (8006b68 <RCCEx_PLL3_Config+0x160>)
 8006ad8:	4013      	ands	r3, r2
 8006ada:	687a      	ldr	r2, [r7, #4]
 8006adc:	69d2      	ldr	r2, [r2, #28]
 8006ade:	00d2      	lsls	r2, r2, #3
 8006ae0:	4920      	ldr	r1, [pc, #128]	@ (8006b64 <RCCEx_PLL3_Config+0x15c>)
 8006ae2:	4313      	orrs	r3, r2
 8006ae4:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8006ae6:	4b1f      	ldr	r3, [pc, #124]	@ (8006b64 <RCCEx_PLL3_Config+0x15c>)
 8006ae8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006aea:	4a1e      	ldr	r2, [pc, #120]	@ (8006b64 <RCCEx_PLL3_Config+0x15c>)
 8006aec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006af0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8006af2:	683b      	ldr	r3, [r7, #0]
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d106      	bne.n	8006b06 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8006af8:	4b1a      	ldr	r3, [pc, #104]	@ (8006b64 <RCCEx_PLL3_Config+0x15c>)
 8006afa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006afc:	4a19      	ldr	r2, [pc, #100]	@ (8006b64 <RCCEx_PLL3_Config+0x15c>)
 8006afe:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8006b02:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006b04:	e00f      	b.n	8006b26 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8006b06:	683b      	ldr	r3, [r7, #0]
 8006b08:	2b01      	cmp	r3, #1
 8006b0a:	d106      	bne.n	8006b1a <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8006b0c:	4b15      	ldr	r3, [pc, #84]	@ (8006b64 <RCCEx_PLL3_Config+0x15c>)
 8006b0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b10:	4a14      	ldr	r2, [pc, #80]	@ (8006b64 <RCCEx_PLL3_Config+0x15c>)
 8006b12:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006b16:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006b18:	e005      	b.n	8006b26 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8006b1a:	4b12      	ldr	r3, [pc, #72]	@ (8006b64 <RCCEx_PLL3_Config+0x15c>)
 8006b1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b1e:	4a11      	ldr	r2, [pc, #68]	@ (8006b64 <RCCEx_PLL3_Config+0x15c>)
 8006b20:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006b24:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8006b26:	4b0f      	ldr	r3, [pc, #60]	@ (8006b64 <RCCEx_PLL3_Config+0x15c>)
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	4a0e      	ldr	r2, [pc, #56]	@ (8006b64 <RCCEx_PLL3_Config+0x15c>)
 8006b2c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006b30:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006b32:	f7fc f8cb 	bl	8002ccc <HAL_GetTick>
 8006b36:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8006b38:	e008      	b.n	8006b4c <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8006b3a:	f7fc f8c7 	bl	8002ccc <HAL_GetTick>
 8006b3e:	4602      	mov	r2, r0
 8006b40:	68bb      	ldr	r3, [r7, #8]
 8006b42:	1ad3      	subs	r3, r2, r3
 8006b44:	2b02      	cmp	r3, #2
 8006b46:	d901      	bls.n	8006b4c <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8006b48:	2303      	movs	r3, #3
 8006b4a:	e006      	b.n	8006b5a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8006b4c:	4b05      	ldr	r3, [pc, #20]	@ (8006b64 <RCCEx_PLL3_Config+0x15c>)
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d0f0      	beq.n	8006b3a <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8006b58:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b5a:	4618      	mov	r0, r3
 8006b5c:	3710      	adds	r7, #16
 8006b5e:	46bd      	mov	sp, r7
 8006b60:	bd80      	pop	{r7, pc}
 8006b62:	bf00      	nop
 8006b64:	58024400 	.word	0x58024400
 8006b68:	ffff0007 	.word	0xffff0007

08006b6c <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006b6c:	b580      	push	{r7, lr}
 8006b6e:	b084      	sub	sp, #16
 8006b70:	af00      	add	r7, sp, #0
 8006b72:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	d101      	bne.n	8006b7e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006b7a:	2301      	movs	r3, #1
 8006b7c:	e158      	b.n	8006e30 <HAL_SPI_Init+0x2c4>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	2200      	movs	r2, #0
 8006b82:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	4a5f      	ldr	r2, [pc, #380]	@ (8006d08 <HAL_SPI_Init+0x19c>)
 8006b8a:	4293      	cmp	r3, r2
 8006b8c:	d00f      	beq.n	8006bae <HAL_SPI_Init+0x42>
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	4a5e      	ldr	r2, [pc, #376]	@ (8006d0c <HAL_SPI_Init+0x1a0>)
 8006b94:	4293      	cmp	r3, r2
 8006b96:	d00a      	beq.n	8006bae <HAL_SPI_Init+0x42>
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	4a5c      	ldr	r2, [pc, #368]	@ (8006d10 <HAL_SPI_Init+0x1a4>)
 8006b9e:	4293      	cmp	r3, r2
 8006ba0:	d005      	beq.n	8006bae <HAL_SPI_Init+0x42>
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	68db      	ldr	r3, [r3, #12]
 8006ba6:	2b0f      	cmp	r3, #15
 8006ba8:	d901      	bls.n	8006bae <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 8006baa:	2301      	movs	r3, #1
 8006bac:	e140      	b.n	8006e30 <HAL_SPI_Init+0x2c4>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8006bae:	6878      	ldr	r0, [r7, #4]
 8006bb0:	f001 f8c0 	bl	8007d34 <SPI_GetPacketSize>
 8006bb4:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	4a53      	ldr	r2, [pc, #332]	@ (8006d08 <HAL_SPI_Init+0x19c>)
 8006bbc:	4293      	cmp	r3, r2
 8006bbe:	d00c      	beq.n	8006bda <HAL_SPI_Init+0x6e>
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	4a51      	ldr	r2, [pc, #324]	@ (8006d0c <HAL_SPI_Init+0x1a0>)
 8006bc6:	4293      	cmp	r3, r2
 8006bc8:	d007      	beq.n	8006bda <HAL_SPI_Init+0x6e>
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	4a50      	ldr	r2, [pc, #320]	@ (8006d10 <HAL_SPI_Init+0x1a4>)
 8006bd0:	4293      	cmp	r3, r2
 8006bd2:	d002      	beq.n	8006bda <HAL_SPI_Init+0x6e>
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	2b08      	cmp	r3, #8
 8006bd8:	d811      	bhi.n	8006bfe <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8006bde:	4a4a      	ldr	r2, [pc, #296]	@ (8006d08 <HAL_SPI_Init+0x19c>)
 8006be0:	4293      	cmp	r3, r2
 8006be2:	d009      	beq.n	8006bf8 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	4a48      	ldr	r2, [pc, #288]	@ (8006d0c <HAL_SPI_Init+0x1a0>)
 8006bea:	4293      	cmp	r3, r2
 8006bec:	d004      	beq.n	8006bf8 <HAL_SPI_Init+0x8c>
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	4a47      	ldr	r2, [pc, #284]	@ (8006d10 <HAL_SPI_Init+0x1a4>)
 8006bf4:	4293      	cmp	r3, r2
 8006bf6:	d104      	bne.n	8006c02 <HAL_SPI_Init+0x96>
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	2b10      	cmp	r3, #16
 8006bfc:	d901      	bls.n	8006c02 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 8006bfe:	2301      	movs	r3, #1
 8006c00:	e116      	b.n	8006e30 <HAL_SPI_Init+0x2c4>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8006c08:	b2db      	uxtb	r3, r3
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d135      	bne.n	8006c7a <HAL_SPI_Init+0x10e>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	2200      	movs	r2, #0
 8006c12:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    /* Init the SPI Callback settings */
    hspi->TxCpltCallback       = HAL_SPI_TxCpltCallback;       /* Legacy weak TxCpltCallback       */
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	4a3e      	ldr	r2, [pc, #248]	@ (8006d14 <HAL_SPI_Init+0x1a8>)
 8006c1a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    hspi->RxCpltCallback       = HAL_SPI_RxCpltCallback;       /* Legacy weak RxCpltCallback       */
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	4a3d      	ldr	r2, [pc, #244]	@ (8006d18 <HAL_SPI_Init+0x1ac>)
 8006c22:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    hspi->TxRxCpltCallback     = HAL_SPI_TxRxCpltCallback;     /* Legacy weak TxRxCpltCallback     */
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	4a3c      	ldr	r2, [pc, #240]	@ (8006d1c <HAL_SPI_Init+0x1b0>)
 8006c2a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    hspi->TxHalfCpltCallback   = HAL_SPI_TxHalfCpltCallback;   /* Legacy weak TxHalfCpltCallback   */
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	4a3b      	ldr	r2, [pc, #236]	@ (8006d20 <HAL_SPI_Init+0x1b4>)
 8006c32:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    hspi->RxHalfCpltCallback   = HAL_SPI_RxHalfCpltCallback;   /* Legacy weak RxHalfCpltCallback   */
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	4a3a      	ldr	r2, [pc, #232]	@ (8006d24 <HAL_SPI_Init+0x1b8>)
 8006c3a:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
    hspi->TxRxHalfCpltCallback = HAL_SPI_TxRxHalfCpltCallback; /* Legacy weak TxRxHalfCpltCallback */
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	4a39      	ldr	r2, [pc, #228]	@ (8006d28 <HAL_SPI_Init+0x1bc>)
 8006c42:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    hspi->ErrorCallback        = HAL_SPI_ErrorCallback;        /* Legacy weak ErrorCallback        */
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	4a38      	ldr	r2, [pc, #224]	@ (8006d2c <HAL_SPI_Init+0x1c0>)
 8006c4a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
    hspi->AbortCpltCallback    = HAL_SPI_AbortCpltCallback;    /* Legacy weak AbortCpltCallback    */
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	4a37      	ldr	r2, [pc, #220]	@ (8006d30 <HAL_SPI_Init+0x1c4>)
 8006c52:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
    hspi->SuspendCallback      = HAL_SPI_SuspendCallback;      /* Legacy weak SuspendCallback      */
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	4a36      	ldr	r2, [pc, #216]	@ (8006d34 <HAL_SPI_Init+0x1c8>)
 8006c5a:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8

    if (hspi->MspInitCallback == NULL)
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d103      	bne.n	8006c70 <HAL_SPI_Init+0x104>
    {
      hspi->MspInitCallback = HAL_SPI_MspInit; /* Legacy weak MspInit  */
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	4a33      	ldr	r2, [pc, #204]	@ (8006d38 <HAL_SPI_Init+0x1cc>)
 8006c6c:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
    }

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006c76:	6878      	ldr	r0, [r7, #4]
 8006c78:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	2202      	movs	r2, #2
 8006c7e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	681a      	ldr	r2, [r3, #0]
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	f022 0201 	bic.w	r2, r2, #1
 8006c90:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	689b      	ldr	r3, [r3, #8]
 8006c98:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 8006c9c:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	699b      	ldr	r3, [r3, #24]
 8006ca2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006ca6:	d119      	bne.n	8006cdc <HAL_SPI_Init+0x170>
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	685b      	ldr	r3, [r3, #4]
 8006cac:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006cb0:	d103      	bne.n	8006cba <HAL_SPI_Init+0x14e>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d008      	beq.n	8006ccc <HAL_SPI_Init+0x160>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d10c      	bne.n	8006cdc <HAL_SPI_Init+0x170>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8006cc6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006cca:	d107      	bne.n	8006cdc <HAL_SPI_Init+0x170>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	681a      	ldr	r2, [r3, #0]
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006cda:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	685b      	ldr	r3, [r3, #4]
 8006ce0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d029      	beq.n	8006d3c <HAL_SPI_Init+0x1d0>
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	68db      	ldr	r3, [r3, #12]
 8006cec:	2b06      	cmp	r3, #6
 8006cee:	d925      	bls.n	8006d3c <HAL_SPI_Init+0x1d0>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	430a      	orrs	r2, r1
 8006d04:	601a      	str	r2, [r3, #0]
 8006d06:	e021      	b.n	8006d4c <HAL_SPI_Init+0x1e0>
 8006d08:	40013000 	.word	0x40013000
 8006d0c:	40003800 	.word	0x40003800
 8006d10:	40003c00 	.word	0x40003c00
 8006d14:	08007aad 	.word	0x08007aad
 8006d18:	08007ac1 	.word	0x08007ac1
 8006d1c:	08007ad5 	.word	0x08007ad5
 8006d20:	08007ae9 	.word	0x08007ae9
 8006d24:	08007afd 	.word	0x08007afd
 8006d28:	08007b11 	.word	0x08007b11
 8006d2c:	08007b25 	.word	0x08007b25
 8006d30:	08007b39 	.word	0x08007b39
 8006d34:	08007b4d 	.word	0x08007b4d
 8006d38:	0800246d 	.word	0x0800246d
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	681a      	ldr	r2, [r3, #0]
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006d4a:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	69da      	ldr	r2, [r3, #28]
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d54:	431a      	orrs	r2, r3
 8006d56:	68bb      	ldr	r3, [r7, #8]
 8006d58:	431a      	orrs	r2, r3
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d5e:	ea42 0103 	orr.w	r1, r2, r3
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	68da      	ldr	r2, [r3, #12]
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	430a      	orrs	r2, r1
 8006d6c:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d76:	431a      	orrs	r2, r3
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d7c:	431a      	orrs	r2, r3
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	699b      	ldr	r3, [r3, #24]
 8006d82:	431a      	orrs	r2, r3
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	691b      	ldr	r3, [r3, #16]
 8006d88:	431a      	orrs	r2, r3
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	695b      	ldr	r3, [r3, #20]
 8006d8e:	431a      	orrs	r2, r3
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	6a1b      	ldr	r3, [r3, #32]
 8006d94:	431a      	orrs	r2, r3
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	685b      	ldr	r3, [r3, #4]
 8006d9a:	431a      	orrs	r2, r3
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006da0:	431a      	orrs	r2, r3
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	689b      	ldr	r3, [r3, #8]
 8006da6:	431a      	orrs	r2, r3
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006dac:	ea42 0103 	orr.w	r1, r2, r3
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	430a      	orrs	r2, r1
 8006dba:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	685b      	ldr	r3, [r3, #4]
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d113      	bne.n	8006dec <HAL_SPI_Init+0x280>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	689b      	ldr	r3, [r3, #8]
 8006dca:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006dd6:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	689b      	ldr	r3, [r3, #8]
 8006dde:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006dea:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	f022 0201 	bic.w	r2, r2, #1
 8006dfa:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	685b      	ldr	r3, [r3, #4]
 8006e00:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	d00a      	beq.n	8006e1e <HAL_SPI_Init+0x2b2>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	68db      	ldr	r3, [r3, #12]
 8006e0e:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	430a      	orrs	r2, r1
 8006e1c:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	2200      	movs	r2, #0
 8006e22:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	2201      	movs	r2, #1
 8006e2a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 8006e2e:	2300      	movs	r3, #0
}
 8006e30:	4618      	mov	r0, r3
 8006e32:	3710      	adds	r7, #16
 8006e34:	46bd      	mov	sp, r7
 8006e36:	bd80      	pop	{r7, pc}

08006e38 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006e38:	b580      	push	{r7, lr}
 8006e3a:	b088      	sub	sp, #32
 8006e3c:	af02      	add	r7, sp, #8
 8006e3e:	60f8      	str	r0, [r7, #12]
 8006e40:	60b9      	str	r1, [r7, #8]
 8006e42:	603b      	str	r3, [r7, #0]
 8006e44:	4613      	mov	r3, r2
 8006e46:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	3320      	adds	r3, #32
 8006e4e:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006e50:	f7fb ff3c 	bl	8002ccc <HAL_GetTick>
 8006e54:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8006e5c:	b2db      	uxtb	r3, r3
 8006e5e:	2b01      	cmp	r3, #1
 8006e60:	d001      	beq.n	8006e66 <HAL_SPI_Transmit+0x2e>
  {
    return HAL_BUSY;
 8006e62:	2302      	movs	r3, #2
 8006e64:	e1d1      	b.n	800720a <HAL_SPI_Transmit+0x3d2>
  }

  if ((pData == NULL) || (Size == 0UL))
 8006e66:	68bb      	ldr	r3, [r7, #8]
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d002      	beq.n	8006e72 <HAL_SPI_Transmit+0x3a>
 8006e6c:	88fb      	ldrh	r3, [r7, #6]
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d101      	bne.n	8006e76 <HAL_SPI_Transmit+0x3e>
  {
    return HAL_ERROR;
 8006e72:	2301      	movs	r3, #1
 8006e74:	e1c9      	b.n	800720a <HAL_SPI_Transmit+0x3d2>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8006e7c:	2b01      	cmp	r3, #1
 8006e7e:	d101      	bne.n	8006e84 <HAL_SPI_Transmit+0x4c>
 8006e80:	2302      	movs	r3, #2
 8006e82:	e1c2      	b.n	800720a <HAL_SPI_Transmit+0x3d2>
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	2201      	movs	r2, #1
 8006e88:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	2203      	movs	r2, #3
 8006e90:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	2200      	movs	r2, #0
 8006e98:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	68ba      	ldr	r2, [r7, #8]
 8006ea0:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	88fa      	ldrh	r2, [r7, #6]
 8006ea6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	88fa      	ldrh	r2, [r7, #6]
 8006eae:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	2200      	movs	r2, #0
 8006eb6:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	2200      	movs	r2, #0
 8006ebc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	2200      	movs	r2, #0
 8006ec4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxISR       = NULL;
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	2200      	movs	r2, #0
 8006ecc:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	2200      	movs	r2, #0
 8006ed2:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	689b      	ldr	r3, [r3, #8]
 8006ed8:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8006edc:	d108      	bne.n	8006ef0 <HAL_SPI_Transmit+0xb8>
  {
    SPI_1LINE_TX(hspi);
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	681a      	ldr	r2, [r3, #0]
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006eec:	601a      	str	r2, [r3, #0]
 8006eee:	e009      	b.n	8006f04 <HAL_SPI_Transmit+0xcc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	68db      	ldr	r3, [r3, #12]
 8006ef6:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8006f02:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	685a      	ldr	r2, [r3, #4]
 8006f0a:	4b96      	ldr	r3, [pc, #600]	@ (8007164 <HAL_SPI_Transmit+0x32c>)
 8006f0c:	4013      	ands	r3, r2
 8006f0e:	88f9      	ldrh	r1, [r7, #6]
 8006f10:	68fa      	ldr	r2, [r7, #12]
 8006f12:	6812      	ldr	r2, [r2, #0]
 8006f14:	430b      	orrs	r3, r1
 8006f16:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	681a      	ldr	r2, [r3, #0]
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	f042 0201 	orr.w	r2, r2, #1
 8006f26:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	685b      	ldr	r3, [r3, #4]
 8006f2c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006f30:	d107      	bne.n	8006f42 <HAL_SPI_Transmit+0x10a>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	681a      	ldr	r2, [r3, #0]
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006f40:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	68db      	ldr	r3, [r3, #12]
 8006f46:	2b0f      	cmp	r3, #15
 8006f48:	d947      	bls.n	8006fda <HAL_SPI_Transmit+0x1a2>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8006f4a:	e03f      	b.n	8006fcc <HAL_SPI_Transmit+0x194>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	695b      	ldr	r3, [r3, #20]
 8006f52:	f003 0302 	and.w	r3, r3, #2
 8006f56:	2b02      	cmp	r3, #2
 8006f58:	d114      	bne.n	8006f84 <HAL_SPI_Transmit+0x14c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	6812      	ldr	r2, [r2, #0]
 8006f64:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006f6a:	1d1a      	adds	r2, r3, #4
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006f76:	b29b      	uxth	r3, r3
 8006f78:	3b01      	subs	r3, #1
 8006f7a:	b29a      	uxth	r2, r3
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8006f82:	e023      	b.n	8006fcc <HAL_SPI_Transmit+0x194>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006f84:	f7fb fea2 	bl	8002ccc <HAL_GetTick>
 8006f88:	4602      	mov	r2, r0
 8006f8a:	693b      	ldr	r3, [r7, #16]
 8006f8c:	1ad3      	subs	r3, r2, r3
 8006f8e:	683a      	ldr	r2, [r7, #0]
 8006f90:	429a      	cmp	r2, r3
 8006f92:	d803      	bhi.n	8006f9c <HAL_SPI_Transmit+0x164>
 8006f94:	683b      	ldr	r3, [r7, #0]
 8006f96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f9a:	d102      	bne.n	8006fa2 <HAL_SPI_Transmit+0x16a>
 8006f9c:	683b      	ldr	r3, [r7, #0]
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d114      	bne.n	8006fcc <HAL_SPI_Transmit+0x194>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8006fa2:	68f8      	ldr	r0, [r7, #12]
 8006fa4:	f000 fdf8 	bl	8007b98 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006fae:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	2201      	movs	r2, #1
 8006fbc:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	2200      	movs	r2, #0
 8006fc4:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8006fc8:	2303      	movs	r3, #3
 8006fca:	e11e      	b.n	800720a <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006fd2:	b29b      	uxth	r3, r3
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d1b9      	bne.n	8006f4c <HAL_SPI_Transmit+0x114>
 8006fd8:	e0f1      	b.n	80071be <HAL_SPI_Transmit+0x386>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	68db      	ldr	r3, [r3, #12]
 8006fde:	2b07      	cmp	r3, #7
 8006fe0:	f240 80e6 	bls.w	80071b0 <HAL_SPI_Transmit+0x378>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8006fe4:	e05d      	b.n	80070a2 <HAL_SPI_Transmit+0x26a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	695b      	ldr	r3, [r3, #20]
 8006fec:	f003 0302 	and.w	r3, r3, #2
 8006ff0:	2b02      	cmp	r3, #2
 8006ff2:	d132      	bne.n	800705a <HAL_SPI_Transmit+0x222>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006ffa:	b29b      	uxth	r3, r3
 8006ffc:	2b01      	cmp	r3, #1
 8006ffe:	d918      	bls.n	8007032 <HAL_SPI_Transmit+0x1fa>
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007004:	2b00      	cmp	r3, #0
 8007006:	d014      	beq.n	8007032 <HAL_SPI_Transmit+0x1fa>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	6812      	ldr	r2, [r2, #0]
 8007012:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007018:	1d1a      	adds	r2, r3, #4
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8007024:	b29b      	uxth	r3, r3
 8007026:	3b02      	subs	r3, #2
 8007028:	b29a      	uxth	r2, r3
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8007030:	e037      	b.n	80070a2 <HAL_SPI_Transmit+0x26a>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007036:	881a      	ldrh	r2, [r3, #0]
 8007038:	697b      	ldr	r3, [r7, #20]
 800703a:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007040:	1c9a      	adds	r2, r3, #2
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800704c:	b29b      	uxth	r3, r3
 800704e:	3b01      	subs	r3, #1
 8007050:	b29a      	uxth	r2, r3
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8007058:	e023      	b.n	80070a2 <HAL_SPI_Transmit+0x26a>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800705a:	f7fb fe37 	bl	8002ccc <HAL_GetTick>
 800705e:	4602      	mov	r2, r0
 8007060:	693b      	ldr	r3, [r7, #16]
 8007062:	1ad3      	subs	r3, r2, r3
 8007064:	683a      	ldr	r2, [r7, #0]
 8007066:	429a      	cmp	r2, r3
 8007068:	d803      	bhi.n	8007072 <HAL_SPI_Transmit+0x23a>
 800706a:	683b      	ldr	r3, [r7, #0]
 800706c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007070:	d102      	bne.n	8007078 <HAL_SPI_Transmit+0x240>
 8007072:	683b      	ldr	r3, [r7, #0]
 8007074:	2b00      	cmp	r3, #0
 8007076:	d114      	bne.n	80070a2 <HAL_SPI_Transmit+0x26a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8007078:	68f8      	ldr	r0, [r7, #12]
 800707a:	f000 fd8d 	bl	8007b98 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007084:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	2201      	movs	r2, #1
 8007092:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	2200      	movs	r2, #0
 800709a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800709e:	2303      	movs	r3, #3
 80070a0:	e0b3      	b.n	800720a <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80070a8:	b29b      	uxth	r3, r3
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d19b      	bne.n	8006fe6 <HAL_SPI_Transmit+0x1ae>
 80070ae:	e086      	b.n	80071be <HAL_SPI_Transmit+0x386>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	695b      	ldr	r3, [r3, #20]
 80070b6:	f003 0302 	and.w	r3, r3, #2
 80070ba:	2b02      	cmp	r3, #2
 80070bc:	d154      	bne.n	8007168 <HAL_SPI_Transmit+0x330>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80070c4:	b29b      	uxth	r3, r3
 80070c6:	2b03      	cmp	r3, #3
 80070c8:	d918      	bls.n	80070fc <HAL_SPI_Transmit+0x2c4>
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80070ce:	2b40      	cmp	r3, #64	@ 0x40
 80070d0:	d914      	bls.n	80070fc <HAL_SPI_Transmit+0x2c4>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	6812      	ldr	r2, [r2, #0]
 80070dc:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80070e2:	1d1a      	adds	r2, r3, #4
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80070ee:	b29b      	uxth	r3, r3
 80070f0:	3b04      	subs	r3, #4
 80070f2:	b29a      	uxth	r2, r3
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 80070fa:	e059      	b.n	80071b0 <HAL_SPI_Transmit+0x378>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8007102:	b29b      	uxth	r3, r3
 8007104:	2b01      	cmp	r3, #1
 8007106:	d917      	bls.n	8007138 <HAL_SPI_Transmit+0x300>
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800710c:	2b00      	cmp	r3, #0
 800710e:	d013      	beq.n	8007138 <HAL_SPI_Transmit+0x300>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007114:	881a      	ldrh	r2, [r3, #0]
 8007116:	697b      	ldr	r3, [r7, #20]
 8007118:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800711e:	1c9a      	adds	r2, r3, #2
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800712a:	b29b      	uxth	r3, r3
 800712c:	3b02      	subs	r3, #2
 800712e:	b29a      	uxth	r2, r3
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8007136:	e03b      	b.n	80071b0 <HAL_SPI_Transmit+0x378>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	3320      	adds	r3, #32
 8007142:	7812      	ldrb	r2, [r2, #0]
 8007144:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800714a:	1c5a      	adds	r2, r3, #1
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8007156:	b29b      	uxth	r3, r3
 8007158:	3b01      	subs	r3, #1
 800715a:	b29a      	uxth	r2, r3
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8007162:	e025      	b.n	80071b0 <HAL_SPI_Transmit+0x378>
 8007164:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007168:	f7fb fdb0 	bl	8002ccc <HAL_GetTick>
 800716c:	4602      	mov	r2, r0
 800716e:	693b      	ldr	r3, [r7, #16]
 8007170:	1ad3      	subs	r3, r2, r3
 8007172:	683a      	ldr	r2, [r7, #0]
 8007174:	429a      	cmp	r2, r3
 8007176:	d803      	bhi.n	8007180 <HAL_SPI_Transmit+0x348>
 8007178:	683b      	ldr	r3, [r7, #0]
 800717a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800717e:	d102      	bne.n	8007186 <HAL_SPI_Transmit+0x34e>
 8007180:	683b      	ldr	r3, [r7, #0]
 8007182:	2b00      	cmp	r3, #0
 8007184:	d114      	bne.n	80071b0 <HAL_SPI_Transmit+0x378>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8007186:	68f8      	ldr	r0, [r7, #12]
 8007188:	f000 fd06 	bl	8007b98 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007192:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	2201      	movs	r2, #1
 80071a0:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	2200      	movs	r2, #0
 80071a8:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 80071ac:	2303      	movs	r3, #3
 80071ae:	e02c      	b.n	800720a <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80071b6:	b29b      	uxth	r3, r3
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	f47f af79 	bne.w	80070b0 <HAL_SPI_Transmit+0x278>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 80071be:	693b      	ldr	r3, [r7, #16]
 80071c0:	9300      	str	r3, [sp, #0]
 80071c2:	683b      	ldr	r3, [r7, #0]
 80071c4:	2200      	movs	r2, #0
 80071c6:	2108      	movs	r1, #8
 80071c8:	68f8      	ldr	r0, [r7, #12]
 80071ca:	f000 fd85 	bl	8007cd8 <SPI_WaitOnFlagUntilTimeout>
 80071ce:	4603      	mov	r3, r0
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d007      	beq.n	80071e4 <HAL_SPI_Transmit+0x3ac>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80071da:	f043 0220 	orr.w	r2, r3, #32
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 80071e4:	68f8      	ldr	r0, [r7, #12]
 80071e6:	f000 fcd7 	bl	8007b98 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	2201      	movs	r2, #1
 80071ee:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	2200      	movs	r2, #0
 80071f6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007200:	2b00      	cmp	r3, #0
 8007202:	d001      	beq.n	8007208 <HAL_SPI_Transmit+0x3d0>
  {
    return HAL_ERROR;
 8007204:	2301      	movs	r3, #1
 8007206:	e000      	b.n	800720a <HAL_SPI_Transmit+0x3d2>
  }
  else
  {
    return HAL_OK;
 8007208:	2300      	movs	r3, #0
  }
}
 800720a:	4618      	mov	r0, r3
 800720c:	3718      	adds	r7, #24
 800720e:	46bd      	mov	sp, r7
 8007210:	bd80      	pop	{r7, pc}
 8007212:	bf00      	nop

08007214 <HAL_SPI_Receive>:
  * @param  Size   : amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007214:	b580      	push	{r7, lr}
 8007216:	b088      	sub	sp, #32
 8007218:	af00      	add	r7, sp, #0
 800721a:	60f8      	str	r0, [r7, #12]
 800721c:	60b9      	str	r1, [r7, #8]
 800721e:	603b      	str	r3, [r7, #0]
 8007220:	4613      	mov	r3, r2
 8007222:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  uint32_t temp_sr_reg;
  uint16_t init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007228:	095b      	lsrs	r3, r3, #5
 800722a:	b29b      	uxth	r3, r3
 800722c:	3301      	adds	r3, #1
 800722e:	83fb      	strh	r3, [r7, #30]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	3330      	adds	r3, #48	@ 0x30
 8007236:	61bb      	str	r3, [r7, #24]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007238:	f7fb fd48 	bl	8002ccc <HAL_GetTick>
 800723c:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8007244:	b2db      	uxtb	r3, r3
 8007246:	2b01      	cmp	r3, #1
 8007248:	d001      	beq.n	800724e <HAL_SPI_Receive+0x3a>
  {
    return HAL_BUSY;
 800724a:	2302      	movs	r3, #2
 800724c:	e250      	b.n	80076f0 <HAL_SPI_Receive+0x4dc>
  }

  if ((pData == NULL) || (Size == 0UL))
 800724e:	68bb      	ldr	r3, [r7, #8]
 8007250:	2b00      	cmp	r3, #0
 8007252:	d002      	beq.n	800725a <HAL_SPI_Receive+0x46>
 8007254:	88fb      	ldrh	r3, [r7, #6]
 8007256:	2b00      	cmp	r3, #0
 8007258:	d101      	bne.n	800725e <HAL_SPI_Receive+0x4a>
  {
    return HAL_ERROR;
 800725a:	2301      	movs	r3, #1
 800725c:	e248      	b.n	80076f0 <HAL_SPI_Receive+0x4dc>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8007264:	2b01      	cmp	r3, #1
 8007266:	d101      	bne.n	800726c <HAL_SPI_Receive+0x58>
 8007268:	2302      	movs	r3, #2
 800726a:	e241      	b.n	80076f0 <HAL_SPI_Receive+0x4dc>
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	2201      	movs	r2, #1
 8007270:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	2204      	movs	r2, #4
 8007278:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	2200      	movs	r2, #0
 8007280:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	68ba      	ldr	r2, [r7, #8]
 8007288:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = Size;
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	88fa      	ldrh	r2, [r7, #6]
 800728e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = Size;
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	88fa      	ldrh	r2, [r7, #6]
 8007296:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	2200      	movs	r2, #0
 800729e:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = (uint16_t) 0UL;
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	2200      	movs	r2, #0
 80072a4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = (uint16_t) 0UL;
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	2200      	movs	r2, #0
 80072ac:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxISR       = NULL;
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	2200      	movs	r2, #0
 80072b4:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	2200      	movs	r2, #0
 80072ba:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	689b      	ldr	r3, [r3, #8]
 80072c0:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 80072c4:	d108      	bne.n	80072d8 <HAL_SPI_Receive+0xc4>
  {
    SPI_1LINE_RX(hspi);
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	681a      	ldr	r2, [r3, #0]
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80072d4:	601a      	str	r2, [r3, #0]
 80072d6:	e009      	b.n	80072ec <HAL_SPI_Receive+0xd8>
  }
  else
  {
    SPI_2LINES_RX(hspi);
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	68db      	ldr	r3, [r3, #12]
 80072de:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 80072ea:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	685a      	ldr	r2, [r3, #4]
 80072f2:	4b95      	ldr	r3, [pc, #596]	@ (8007548 <HAL_SPI_Receive+0x334>)
 80072f4:	4013      	ands	r3, r2
 80072f6:	88f9      	ldrh	r1, [r7, #6]
 80072f8:	68fa      	ldr	r2, [r7, #12]
 80072fa:	6812      	ldr	r2, [r2, #0]
 80072fc:	430b      	orrs	r3, r1
 80072fe:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	681a      	ldr	r2, [r3, #0]
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	f042 0201 	orr.w	r2, r2, #1
 800730e:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	685b      	ldr	r3, [r3, #4]
 8007314:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007318:	d107      	bne.n	800732a <HAL_SPI_Receive+0x116>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	681a      	ldr	r2, [r3, #0]
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007328:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	68db      	ldr	r3, [r3, #12]
 800732e:	2b0f      	cmp	r3, #15
 8007330:	d96c      	bls.n	800740c <HAL_SPI_Receive+0x1f8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 8007332:	e064      	b.n	80073fe <HAL_SPI_Receive+0x1ea>
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	695b      	ldr	r3, [r3, #20]
 800733a:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	695b      	ldr	r3, [r3, #20]
 8007342:	f003 0301 	and.w	r3, r3, #1
 8007346:	2b01      	cmp	r3, #1
 8007348:	d114      	bne.n	8007374 <HAL_SPI_Receive+0x160>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	681a      	ldr	r2, [r3, #0]
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007352:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8007354:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800735a:	1d1a      	adds	r2, r3, #4
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007366:	b29b      	uxth	r3, r3
 8007368:	3b01      	subs	r3, #1
 800736a:	b29a      	uxth	r2, r3
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8007372:	e044      	b.n	80073fe <HAL_SPI_Receive+0x1ea>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800737a:	b29b      	uxth	r3, r3
 800737c:	8bfa      	ldrh	r2, [r7, #30]
 800737e:	429a      	cmp	r2, r3
 8007380:	d919      	bls.n	80073b6 <HAL_SPI_Receive+0x1a2>
 8007382:	693b      	ldr	r3, [r7, #16]
 8007384:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007388:	2b00      	cmp	r3, #0
 800738a:	d014      	beq.n	80073b6 <HAL_SPI_Receive+0x1a2>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	681a      	ldr	r2, [r3, #0]
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007394:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8007396:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800739c:	1d1a      	adds	r2, r3, #4
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80073a8:	b29b      	uxth	r3, r3
 80073aa:	3b01      	subs	r3, #1
 80073ac:	b29a      	uxth	r2, r3
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 80073b4:	e023      	b.n	80073fe <HAL_SPI_Receive+0x1ea>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80073b6:	f7fb fc89 	bl	8002ccc <HAL_GetTick>
 80073ba:	4602      	mov	r2, r0
 80073bc:	697b      	ldr	r3, [r7, #20]
 80073be:	1ad3      	subs	r3, r2, r3
 80073c0:	683a      	ldr	r2, [r7, #0]
 80073c2:	429a      	cmp	r2, r3
 80073c4:	d803      	bhi.n	80073ce <HAL_SPI_Receive+0x1ba>
 80073c6:	683b      	ldr	r3, [r7, #0]
 80073c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80073cc:	d102      	bne.n	80073d4 <HAL_SPI_Receive+0x1c0>
 80073ce:	683b      	ldr	r3, [r7, #0]
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	d114      	bne.n	80073fe <HAL_SPI_Receive+0x1ea>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80073d4:	68f8      	ldr	r0, [r7, #12]
 80073d6:	f000 fbdf 	bl	8007b98 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80073e0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	2201      	movs	r2, #1
 80073ee:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	2200      	movs	r2, #0
 80073f6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 80073fa:	2303      	movs	r3, #3
 80073fc:	e178      	b.n	80076f0 <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007404:	b29b      	uxth	r3, r3
 8007406:	2b00      	cmp	r3, #0
 8007408:	d194      	bne.n	8007334 <HAL_SPI_Receive+0x120>
 800740a:	e15e      	b.n	80076ca <HAL_SPI_Receive+0x4b6>
        }
      }
    }
  }
  /* Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	68db      	ldr	r3, [r3, #12]
 8007410:	2b07      	cmp	r3, #7
 8007412:	f240 8153 	bls.w	80076bc <HAL_SPI_Receive+0x4a8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 8007416:	e08f      	b.n	8007538 <HAL_SPI_Receive+0x324>
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	695b      	ldr	r3, [r3, #20]
 800741e:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	695b      	ldr	r3, [r3, #20]
 8007426:	f003 0301 	and.w	r3, r3, #1
 800742a:	2b01      	cmp	r3, #1
 800742c:	d114      	bne.n	8007458 <HAL_SPI_Receive+0x244>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007432:	69ba      	ldr	r2, [r7, #24]
 8007434:	8812      	ldrh	r2, [r2, #0]
 8007436:	b292      	uxth	r2, r2
 8007438:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800743e:	1c9a      	adds	r2, r3, #2
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800744a:	b29b      	uxth	r3, r3
 800744c:	3b01      	subs	r3, #1
 800744e:	b29a      	uxth	r2, r3
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8007456:	e06f      	b.n	8007538 <HAL_SPI_Receive+0x324>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800745e:	b29b      	uxth	r3, r3
 8007460:	8bfa      	ldrh	r2, [r7, #30]
 8007462:	429a      	cmp	r2, r3
 8007464:	d924      	bls.n	80074b0 <HAL_SPI_Receive+0x29c>
 8007466:	693b      	ldr	r3, [r7, #16]
 8007468:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800746c:	2b00      	cmp	r3, #0
 800746e:	d01f      	beq.n	80074b0 <HAL_SPI_Receive+0x29c>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007474:	69ba      	ldr	r2, [r7, #24]
 8007476:	8812      	ldrh	r2, [r2, #0]
 8007478:	b292      	uxth	r2, r2
 800747a:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007480:	1c9a      	adds	r2, r3, #2
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	665a      	str	r2, [r3, #100]	@ 0x64
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800748a:	69ba      	ldr	r2, [r7, #24]
 800748c:	8812      	ldrh	r2, [r2, #0]
 800748e:	b292      	uxth	r2, r2
 8007490:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007496:	1c9a      	adds	r2, r3, #2
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount -= (uint16_t)2UL;
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80074a2:	b29b      	uxth	r3, r3
 80074a4:	3b02      	subs	r3, #2
 80074a6:	b29a      	uxth	r2, r3
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 80074ae:	e043      	b.n	8007538 <HAL_SPI_Receive+0x324>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80074b6:	b29b      	uxth	r3, r3
 80074b8:	2b01      	cmp	r3, #1
 80074ba:	d119      	bne.n	80074f0 <HAL_SPI_Receive+0x2dc>
 80074bc:	693b      	ldr	r3, [r7, #16]
 80074be:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d014      	beq.n	80074f0 <HAL_SPI_Receive+0x2dc>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80074ca:	69ba      	ldr	r2, [r7, #24]
 80074cc:	8812      	ldrh	r2, [r2, #0]
 80074ce:	b292      	uxth	r2, r2
 80074d0:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80074d6:	1c9a      	adds	r2, r3, #2
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80074e2:	b29b      	uxth	r3, r3
 80074e4:	3b01      	subs	r3, #1
 80074e6:	b29a      	uxth	r2, r3
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 80074ee:	e023      	b.n	8007538 <HAL_SPI_Receive+0x324>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80074f0:	f7fb fbec 	bl	8002ccc <HAL_GetTick>
 80074f4:	4602      	mov	r2, r0
 80074f6:	697b      	ldr	r3, [r7, #20]
 80074f8:	1ad3      	subs	r3, r2, r3
 80074fa:	683a      	ldr	r2, [r7, #0]
 80074fc:	429a      	cmp	r2, r3
 80074fe:	d803      	bhi.n	8007508 <HAL_SPI_Receive+0x2f4>
 8007500:	683b      	ldr	r3, [r7, #0]
 8007502:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007506:	d102      	bne.n	800750e <HAL_SPI_Receive+0x2fa>
 8007508:	683b      	ldr	r3, [r7, #0]
 800750a:	2b00      	cmp	r3, #0
 800750c:	d114      	bne.n	8007538 <HAL_SPI_Receive+0x324>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800750e:	68f8      	ldr	r0, [r7, #12]
 8007510:	f000 fb42 	bl	8007b98 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800751a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	2201      	movs	r2, #1
 8007528:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	2200      	movs	r2, #0
 8007530:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8007534:	2303      	movs	r3, #3
 8007536:	e0db      	b.n	80076f0 <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800753e:	b29b      	uxth	r3, r3
 8007540:	2b00      	cmp	r3, #0
 8007542:	f47f af69 	bne.w	8007418 <HAL_SPI_Receive+0x204>
 8007546:	e0c0      	b.n	80076ca <HAL_SPI_Receive+0x4b6>
 8007548:	ffff0000 	.word	0xffff0000
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	695b      	ldr	r3, [r3, #20]
 8007552:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	695b      	ldr	r3, [r3, #20]
 800755a:	f003 0301 	and.w	r3, r3, #1
 800755e:	2b01      	cmp	r3, #1
 8007560:	d117      	bne.n	8007592 <HAL_SPI_Receive+0x37e>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800756e:	7812      	ldrb	r2, [r2, #0]
 8007570:	b2d2      	uxtb	r2, r2
 8007572:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007578:	1c5a      	adds	r2, r3, #1
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007584:	b29b      	uxth	r3, r3
 8007586:	3b01      	subs	r3, #1
 8007588:	b29a      	uxth	r2, r3
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8007590:	e094      	b.n	80076bc <HAL_SPI_Receive+0x4a8>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007598:	b29b      	uxth	r3, r3
 800759a:	8bfa      	ldrh	r2, [r7, #30]
 800759c:	429a      	cmp	r2, r3
 800759e:	d946      	bls.n	800762e <HAL_SPI_Receive+0x41a>
 80075a0:	693b      	ldr	r3, [r7, #16]
 80075a2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d041      	beq.n	800762e <HAL_SPI_Receive+0x41a>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80075b6:	7812      	ldrb	r2, [r2, #0]
 80075b8:	b2d2      	uxtb	r2, r2
 80075ba:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80075c0:	1c5a      	adds	r2, r3, #1
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80075d2:	7812      	ldrb	r2, [r2, #0]
 80075d4:	b2d2      	uxtb	r2, r2
 80075d6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80075dc:	1c5a      	adds	r2, r3, #1
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80075ee:	7812      	ldrb	r2, [r2, #0]
 80075f0:	b2d2      	uxtb	r2, r2
 80075f2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80075f8:	1c5a      	adds	r2, r3, #1
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800760a:	7812      	ldrb	r2, [r2, #0]
 800760c:	b2d2      	uxtb	r2, r2
 800760e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007614:	1c5a      	adds	r2, r3, #1
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount -= (uint16_t)4UL;
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007620:	b29b      	uxth	r3, r3
 8007622:	3b04      	subs	r3, #4
 8007624:	b29a      	uxth	r2, r3
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800762c:	e046      	b.n	80076bc <HAL_SPI_Receive+0x4a8>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007634:	b29b      	uxth	r3, r3
 8007636:	2b03      	cmp	r3, #3
 8007638:	d81c      	bhi.n	8007674 <HAL_SPI_Receive+0x460>
 800763a:	693b      	ldr	r3, [r7, #16]
 800763c:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 8007640:	2b00      	cmp	r3, #0
 8007642:	d017      	beq.n	8007674 <HAL_SPI_Receive+0x460>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007650:	7812      	ldrb	r2, [r2, #0]
 8007652:	b2d2      	uxtb	r2, r2
 8007654:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800765a:	1c5a      	adds	r2, r3, #1
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007666:	b29b      	uxth	r3, r3
 8007668:	3b01      	subs	r3, #1
 800766a:	b29a      	uxth	r2, r3
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8007672:	e023      	b.n	80076bc <HAL_SPI_Receive+0x4a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007674:	f7fb fb2a 	bl	8002ccc <HAL_GetTick>
 8007678:	4602      	mov	r2, r0
 800767a:	697b      	ldr	r3, [r7, #20]
 800767c:	1ad3      	subs	r3, r2, r3
 800767e:	683a      	ldr	r2, [r7, #0]
 8007680:	429a      	cmp	r2, r3
 8007682:	d803      	bhi.n	800768c <HAL_SPI_Receive+0x478>
 8007684:	683b      	ldr	r3, [r7, #0]
 8007686:	f1b3 3fff 	cmp.w	r3, #4294967295
 800768a:	d102      	bne.n	8007692 <HAL_SPI_Receive+0x47e>
 800768c:	683b      	ldr	r3, [r7, #0]
 800768e:	2b00      	cmp	r3, #0
 8007690:	d114      	bne.n	80076bc <HAL_SPI_Receive+0x4a8>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8007692:	68f8      	ldr	r0, [r7, #12]
 8007694:	f000 fa80 	bl	8007b98 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800769e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	2201      	movs	r2, #1
 80076ac:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	2200      	movs	r2, #0
 80076b4:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 80076b8:	2303      	movs	r3, #3
 80076ba:	e019      	b.n	80076f0 <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80076c2:	b29b      	uxth	r3, r3
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	f47f af41 	bne.w	800754c <HAL_SPI_Receive+0x338>
    }
  }
#endif /* USE_SPI_CRC */

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 80076ca:	68f8      	ldr	r0, [r7, #12]
 80076cc:	f000 fa64 	bl	8007b98 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	2201      	movs	r2, #1
 80076d4:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	2200      	movs	r2, #0
 80076dc:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80


  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d001      	beq.n	80076ee <HAL_SPI_Receive+0x4da>
  {
    return HAL_ERROR;
 80076ea:	2301      	movs	r3, #1
 80076ec:	e000      	b.n	80076f0 <HAL_SPI_Receive+0x4dc>
  }
  else
  {
    return HAL_OK;
 80076ee:	2300      	movs	r3, #0
  }
}
 80076f0:	4618      	mov	r0, r3
 80076f2:	3720      	adds	r7, #32
 80076f4:	46bd      	mov	sp, r7
 80076f6:	bd80      	pop	{r7, pc}

080076f8 <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80076f8:	b580      	push	{r7, lr}
 80076fa:	b08a      	sub	sp, #40	@ 0x28
 80076fc:	af00      	add	r7, sp, #0
 80076fe:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->IER;
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	691b      	ldr	r3, [r3, #16]
 8007706:	623b      	str	r3, [r7, #32]
  uint32_t itflag   = hspi->Instance->SR;
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	695b      	ldr	r3, [r3, #20]
 800770e:	61fb      	str	r3, [r7, #28]
  uint32_t trigger  = itsource & itflag;
 8007710:	6a3a      	ldr	r2, [r7, #32]
 8007712:	69fb      	ldr	r3, [r7, #28]
 8007714:	4013      	ands	r3, r2
 8007716:	61bb      	str	r3, [r7, #24]
  uint32_t cfg1     = hspi->Instance->CFG1;
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	689b      	ldr	r3, [r3, #8]
 800771e:	617b      	str	r3, [r7, #20]
  uint32_t handled  = 0UL;
 8007720:	2300      	movs	r3, #0
 8007722:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_SPI_StateTypeDef State = hspi->State;
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800772a:	74fb      	strb	r3, [r7, #19]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	3330      	adds	r3, #48	@ 0x30
 8007732:	60fb      	str	r3, [r7, #12]
#endif /* __GNUC__ */

  /* SPI in SUSPEND mode  ----------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 8007734:	69fb      	ldr	r3, [r7, #28]
 8007736:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800773a:	2b00      	cmp	r3, #0
 800773c:	d012      	beq.n	8007764 <HAL_SPI_IRQHandler+0x6c>
 800773e:	6a3b      	ldr	r3, [r7, #32]
 8007740:	f003 0308 	and.w	r3, r3, #8
 8007744:	2b00      	cmp	r3, #0
 8007746:	d00d      	beq.n	8007764 <HAL_SPI_IRQHandler+0x6c>
  {
    /* Clear the Suspend flag */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	699a      	ldr	r2, [r3, #24]
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007756:	619a      	str	r2, [r3, #24]

    /* Suspend on going, Call the Suspend callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->SuspendCallback(hspi);
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800775e:	6878      	ldr	r0, [r7, #4]
 8007760:	4798      	blx	r3
#else
    HAL_SPI_SuspendCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    return;
 8007762:	e19c      	b.n	8007a9e <HAL_SPI_IRQHandler+0x3a6>
  }

  /* SPI in mode Transmitter and Receiver ------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 8007764:	69bb      	ldr	r3, [r7, #24]
 8007766:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800776a:	2b00      	cmp	r3, #0
 800776c:	d113      	bne.n	8007796 <HAL_SPI_IRQHandler+0x9e>
 800776e:	69bb      	ldr	r3, [r7, #24]
 8007770:	f003 0320 	and.w	r3, r3, #32
 8007774:	2b00      	cmp	r3, #0
 8007776:	d10e      	bne.n	8007796 <HAL_SPI_IRQHandler+0x9e>
      HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 8007778:	69bb      	ldr	r3, [r7, #24]
 800777a:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 800777e:	2b00      	cmp	r3, #0
 8007780:	d009      	beq.n	8007796 <HAL_SPI_IRQHandler+0x9e>
  {
    hspi->TxISR(hspi);
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007786:	6878      	ldr	r0, [r7, #4]
 8007788:	4798      	blx	r3
    hspi->RxISR(hspi);
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800778e:	6878      	ldr	r0, [r7, #4]
 8007790:	4798      	blx	r3
    handled = 1UL;
 8007792:	2301      	movs	r3, #1
 8007794:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 8007796:	69bb      	ldr	r3, [r7, #24]
 8007798:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800779c:	2b00      	cmp	r3, #0
 800779e:	d10f      	bne.n	80077c0 <HAL_SPI_IRQHandler+0xc8>
 80077a0:	69bb      	ldr	r3, [r7, #24]
 80077a2:	f003 0301 	and.w	r3, r3, #1
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d00a      	beq.n	80077c0 <HAL_SPI_IRQHandler+0xc8>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 80077aa:	69bb      	ldr	r3, [r7, #24]
 80077ac:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	d105      	bne.n	80077c0 <HAL_SPI_IRQHandler+0xc8>
  {
    hspi->RxISR(hspi);
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80077b8:	6878      	ldr	r0, [r7, #4]
 80077ba:	4798      	blx	r3
    handled = 1UL;
 80077bc:	2301      	movs	r3, #1
 80077be:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 80077c0:	69bb      	ldr	r3, [r7, #24]
 80077c2:	f003 0320 	and.w	r3, r3, #32
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	d10f      	bne.n	80077ea <HAL_SPI_IRQHandler+0xf2>
 80077ca:	69bb      	ldr	r3, [r7, #24]
 80077cc:	f003 0302 	and.w	r3, r3, #2
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d00a      	beq.n	80077ea <HAL_SPI_IRQHandler+0xf2>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 80077d4:	69bb      	ldr	r3, [r7, #24]
 80077d6:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d105      	bne.n	80077ea <HAL_SPI_IRQHandler+0xf2>
  {
    hspi->TxISR(hspi);
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80077e2:	6878      	ldr	r0, [r7, #4]
 80077e4:	4798      	blx	r3
    handled = 1UL;
 80077e6:	2301      	movs	r3, #1
 80077e8:	627b      	str	r3, [r7, #36]	@ 0x24
  {
    __HAL_SPI_CLEAR_TSERFFLAG(hspi);
  }
#endif /* USE_SPI_RELOAD_TRANSFER */

  if (handled != 0UL)
 80077ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	f040 8151 	bne.w	8007a94 <HAL_SPI_IRQHandler+0x39c>
  {
    return;
  }

  /* SPI End Of Transfer: DMA or IT based transfer */
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 80077f2:	69bb      	ldr	r3, [r7, #24]
 80077f4:	f003 0308 	and.w	r3, r3, #8
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	f000 8093 	beq.w	8007924 <HAL_SPI_IRQHandler+0x22c>
  {
    /* Clear EOT/TXTF/SUSP flag */
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	699a      	ldr	r2, [r3, #24]
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	f042 0208 	orr.w	r2, r2, #8
 800780c:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	699a      	ldr	r2, [r3, #24]
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	f042 0210 	orr.w	r2, r2, #16
 800781c:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	699a      	ldr	r2, [r3, #24]
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800782c:	619a      	str	r2, [r3, #24]

    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	691a      	ldr	r2, [r3, #16]
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	f022 0208 	bic.w	r2, r2, #8
 800783c:	611a      	str	r2, [r3, #16]

    /* For the IT based receive extra polling maybe required for last packet */
    if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	689b      	ldr	r3, [r3, #8]
 8007844:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8007848:	2b00      	cmp	r3, #0
 800784a:	d13d      	bne.n	80078c8 <HAL_SPI_IRQHandler+0x1d0>
    {
      /* Pooling remaining data */
      while (hspi->RxXferCount != 0UL)
 800784c:	e036      	b.n	80078bc <HAL_SPI_IRQHandler+0x1c4>
      {
        /* Receive data in 32 Bit mode */
        if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	68db      	ldr	r3, [r3, #12]
 8007852:	2b0f      	cmp	r3, #15
 8007854:	d90b      	bls.n	800786e <HAL_SPI_IRQHandler+0x176>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	681a      	ldr	r2, [r3, #0]
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800785e:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8007860:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007866:	1d1a      	adds	r2, r3, #4
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	665a      	str	r2, [r3, #100]	@ 0x64
 800786c:	e01d      	b.n	80078aa <HAL_SPI_IRQHandler+0x1b2>
        }
        /* Receive data in 16 Bit mode */
        else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	68db      	ldr	r3, [r3, #12]
 8007872:	2b07      	cmp	r3, #7
 8007874:	d90b      	bls.n	800788e <HAL_SPI_IRQHandler+0x196>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800787a:	68fa      	ldr	r2, [r7, #12]
 800787c:	8812      	ldrh	r2, [r2, #0]
 800787e:	b292      	uxth	r2, r2
 8007880:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007886:	1c9a      	adds	r2, r3, #2
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	665a      	str	r2, [r3, #100]	@ 0x64
 800788c:	e00d      	b.n	80078aa <HAL_SPI_IRQHandler+0x1b2>
        }
        /* Receive data in 8 Bit mode */
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800789a:	7812      	ldrb	r2, [r2, #0]
 800789c:	b2d2      	uxtb	r2, r2
 800789e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80078a4:	1c5a      	adds	r2, r3, #1
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	665a      	str	r2, [r3, #100]	@ 0x64
        }

        hspi->RxXferCount--;
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80078b0:	b29b      	uxth	r3, r3
 80078b2:	3b01      	subs	r3, #1
 80078b4:	b29a      	uxth	r2, r3
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      while (hspi->RxXferCount != 0UL)
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80078c2:	b29b      	uxth	r3, r3
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	d1c2      	bne.n	800784e <HAL_SPI_IRQHandler+0x156>
      }
    }

    /* Call SPI Standard close procedure */
    SPI_CloseTransfer(hspi);
 80078c8:	6878      	ldr	r0, [r7, #4]
 80078ca:	f000 f965 	bl	8007b98 <SPI_CloseTransfer>

    hspi->State = HAL_SPI_STATE_READY;
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	2201      	movs	r2, #1
 80078d2:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80078dc:	2b00      	cmp	r3, #0
 80078de:	d005      	beq.n	80078ec <HAL_SPI_IRQHandler+0x1f4>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->ErrorCallback(hspi);
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80078e6:	6878      	ldr	r0, [r7, #4]
 80078e8:	4798      	blx	r3
#else
      HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80078ea:	e0d8      	b.n	8007a9e <HAL_SPI_IRQHandler+0x3a6>
    }

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    /* Call appropriate user callback */
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 80078ec:	7cfb      	ldrb	r3, [r7, #19]
 80078ee:	2b05      	cmp	r3, #5
 80078f0:	d105      	bne.n	80078fe <HAL_SPI_IRQHandler+0x206>
    {
      hspi->TxRxCpltCallback(hspi);
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80078f8:	6878      	ldr	r0, [r7, #4]
 80078fa:	4798      	blx	r3
    else
    {
      /* End of the appropriate call */
    }

    return;
 80078fc:	e0cc      	b.n	8007a98 <HAL_SPI_IRQHandler+0x3a0>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 80078fe:	7cfb      	ldrb	r3, [r7, #19]
 8007900:	2b04      	cmp	r3, #4
 8007902:	d105      	bne.n	8007910 <HAL_SPI_IRQHandler+0x218>
      hspi->RxCpltCallback(hspi);
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800790a:	6878      	ldr	r0, [r7, #4]
 800790c:	4798      	blx	r3
    return;
 800790e:	e0c3      	b.n	8007a98 <HAL_SPI_IRQHandler+0x3a0>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 8007910:	7cfb      	ldrb	r3, [r7, #19]
 8007912:	2b03      	cmp	r3, #3
 8007914:	f040 80c0 	bne.w	8007a98 <HAL_SPI_IRQHandler+0x3a0>
      hspi->TxCpltCallback(hspi);
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800791e:	6878      	ldr	r0, [r7, #4]
 8007920:	4798      	blx	r3
    return;
 8007922:	e0b9      	b.n	8007a98 <HAL_SPI_IRQHandler+0x3a0>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 8007924:	69bb      	ldr	r3, [r7, #24]
 8007926:	f403 7358 	and.w	r3, r3, #864	@ 0x360
 800792a:	2b00      	cmp	r3, #0
 800792c:	f000 80b7 	beq.w	8007a9e <HAL_SPI_IRQHandler+0x3a6>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 8007930:	69bb      	ldr	r3, [r7, #24]
 8007932:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007936:	2b00      	cmp	r3, #0
 8007938:	d00f      	beq.n	800795a <HAL_SPI_IRQHandler+0x262>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007940:	f043 0204 	orr.w	r2, r3, #4
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	699a      	ldr	r2, [r3, #24]
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007958:	619a      	str	r2, [r3, #24]
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 800795a:	69bb      	ldr	r3, [r7, #24]
 800795c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007960:	2b00      	cmp	r3, #0
 8007962:	d00f      	beq.n	8007984 <HAL_SPI_IRQHandler+0x28c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800796a:	f043 0201 	orr.w	r2, r3, #1
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	699a      	ldr	r2, [r3, #24]
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007982:	619a      	str	r2, [r3, #24]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 8007984:	69bb      	ldr	r3, [r7, #24]
 8007986:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800798a:	2b00      	cmp	r3, #0
 800798c:	d00f      	beq.n	80079ae <HAL_SPI_IRQHandler+0x2b6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007994:	f043 0208 	orr.w	r2, r3, #8
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	699a      	ldr	r2, [r3, #24]
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80079ac:	619a      	str	r2, [r3, #24]
    }

    /* SPI Underrun error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 80079ae:	69bb      	ldr	r3, [r7, #24]
 80079b0:	f003 0320 	and.w	r3, r3, #32
 80079b4:	2b00      	cmp	r3, #0
 80079b6:	d00f      	beq.n	80079d8 <HAL_SPI_IRQHandler+0x2e0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80079be:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	699a      	ldr	r2, [r3, #24]
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	f042 0220 	orr.w	r2, r2, #32
 80079d6:	619a      	str	r2, [r3, #24]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80079de:	2b00      	cmp	r3, #0
 80079e0:	d05c      	beq.n	8007a9c <HAL_SPI_IRQHandler+0x3a4>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	681a      	ldr	r2, [r3, #0]
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	f022 0201 	bic.w	r2, r2, #1
 80079f0:	601a      	str	r2, [r3, #0]

      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	6919      	ldr	r1, [r3, #16]
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	681a      	ldr	r2, [r3, #0]
 80079fc:	4b29      	ldr	r3, [pc, #164]	@ (8007aa4 <HAL_SPI_IRQHandler+0x3ac>)
 80079fe:	400b      	ands	r3, r1
 8007a00:	6113      	str	r3, [r2, #16]
                                  SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR));

      /* Disable the SPI DMA requests if enabled */
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 8007a02:	697b      	ldr	r3, [r7, #20]
 8007a04:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8007a08:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8007a0c:	d138      	bne.n	8007a80 <HAL_SPI_IRQHandler+0x388>
      {
        /* Disable the SPI DMA requests */
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	689a      	ldr	r2, [r3, #8]
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8007a1c:	609a      	str	r2, [r3, #8]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d013      	beq.n	8007a4e <HAL_SPI_IRQHandler+0x356>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007a2a:	4a1f      	ldr	r2, [pc, #124]	@ (8007aa8 <HAL_SPI_IRQHandler+0x3b0>)
 8007a2c:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007a32:	4618      	mov	r0, r3
 8007a34:	f7fb fdfc 	bl	8003630 <HAL_DMA_Abort_IT>
 8007a38:	4603      	mov	r3, r0
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d007      	beq.n	8007a4e <HAL_SPI_IRQHandler+0x356>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007a44:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d022      	beq.n	8007a9c <HAL_SPI_IRQHandler+0x3a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007a5a:	4a13      	ldr	r2, [pc, #76]	@ (8007aa8 <HAL_SPI_IRQHandler+0x3b0>)
 8007a5c:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007a62:	4618      	mov	r0, r3
 8007a64:	f7fb fde4 	bl	8003630 <HAL_DMA_Abort_IT>
 8007a68:	4603      	mov	r3, r0
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d016      	beq.n	8007a9c <HAL_SPI_IRQHandler+0x3a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007a74:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8007a7e:	e00d      	b.n	8007a9c <HAL_SPI_IRQHandler+0x3a4>
        hspi->State = HAL_SPI_STATE_READY;
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	2201      	movs	r2, #1
 8007a84:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
        hspi->ErrorCallback(hspi);
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007a8e:	6878      	ldr	r0, [r7, #4]
 8007a90:	4798      	blx	r3
    return;
 8007a92:	e003      	b.n	8007a9c <HAL_SPI_IRQHandler+0x3a4>
    return;
 8007a94:	bf00      	nop
 8007a96:	e002      	b.n	8007a9e <HAL_SPI_IRQHandler+0x3a6>
    return;
 8007a98:	bf00      	nop
 8007a9a:	e000      	b.n	8007a9e <HAL_SPI_IRQHandler+0x3a6>
    return;
 8007a9c:	bf00      	nop
  }
}
 8007a9e:	3728      	adds	r7, #40	@ 0x28
 8007aa0:	46bd      	mov	sp, r7
 8007aa2:	bd80      	pop	{r7, pc}
 8007aa4:	fffffc94 	.word	0xfffffc94
 8007aa8:	08007b61 	.word	0x08007b61

08007aac <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8007aac:	b480      	push	{r7}
 8007aae:	b083      	sub	sp, #12
 8007ab0:	af00      	add	r7, sp, #0
 8007ab2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 8007ab4:	bf00      	nop
 8007ab6:	370c      	adds	r7, #12
 8007ab8:	46bd      	mov	sp, r7
 8007aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007abe:	4770      	bx	lr

08007ac0 <HAL_SPI_RxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8007ac0:	b480      	push	{r7}
 8007ac2:	b083      	sub	sp, #12
 8007ac4:	af00      	add	r7, sp, #0
 8007ac6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8007ac8:	bf00      	nop
 8007aca:	370c      	adds	r7, #12
 8007acc:	46bd      	mov	sp, r7
 8007ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ad2:	4770      	bx	lr

08007ad4 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8007ad4:	b480      	push	{r7}
 8007ad6:	b083      	sub	sp, #12
 8007ad8:	af00      	add	r7, sp, #0
 8007ada:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8007adc:	bf00      	nop
 8007ade:	370c      	adds	r7, #12
 8007ae0:	46bd      	mov	sp, r7
 8007ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ae6:	4770      	bx	lr

08007ae8 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8007ae8:	b480      	push	{r7}
 8007aea:	b083      	sub	sp, #12
 8007aec:	af00      	add	r7, sp, #0
 8007aee:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8007af0:	bf00      	nop
 8007af2:	370c      	adds	r7, #12
 8007af4:	46bd      	mov	sp, r7
 8007af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007afa:	4770      	bx	lr

08007afc <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8007afc:	b480      	push	{r7}
 8007afe:	b083      	sub	sp, #12
 8007b00:	af00      	add	r7, sp, #0
 8007b02:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8007b04:	bf00      	nop
 8007b06:	370c      	adds	r7, #12
 8007b08:	46bd      	mov	sp, r7
 8007b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b0e:	4770      	bx	lr

08007b10 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8007b10:	b480      	push	{r7}
 8007b12:	b083      	sub	sp, #12
 8007b14:	af00      	add	r7, sp, #0
 8007b16:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8007b18:	bf00      	nop
 8007b1a:	370c      	adds	r7, #12
 8007b1c:	46bd      	mov	sp, r7
 8007b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b22:	4770      	bx	lr

08007b24 <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8007b24:	b480      	push	{r7}
 8007b26:	b083      	sub	sp, #12
 8007b28:	af00      	add	r7, sp, #0
 8007b2a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8007b2c:	bf00      	nop
 8007b2e:	370c      	adds	r7, #12
 8007b30:	46bd      	mov	sp, r7
 8007b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b36:	4770      	bx	lr

08007b38 <HAL_SPI_AbortCpltCallback>:
  * @brief  SPI Abort Complete callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_AbortCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8007b38:	b480      	push	{r7}
 8007b3a:	b083      	sub	sp, #12
 8007b3c:	af00      	add	r7, sp, #0
 8007b3e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_AbortCpltCallback can be implemented in the user file.
   */
}
 8007b40:	bf00      	nop
 8007b42:	370c      	adds	r7, #12
 8007b44:	46bd      	mov	sp, r7
 8007b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b4a:	4770      	bx	lr

08007b4c <HAL_SPI_SuspendCallback>:
  * @brief  SPI Suspend callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_SuspendCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8007b4c:	b480      	push	{r7}
 8007b4e:	b083      	sub	sp, #12
 8007b50:	af00      	add	r7, sp, #0
 8007b52:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_SuspendCallback can be implemented in the user file.
   */
}
 8007b54:	bf00      	nop
 8007b56:	370c      	adds	r7, #12
 8007b58:	46bd      	mov	sp, r7
 8007b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b5e:	4770      	bx	lr

08007b60 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007b60:	b580      	push	{r7, lr}
 8007b62:	b084      	sub	sp, #16
 8007b64:	af00      	add	r7, sp, #0
 8007b66:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b6c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = (uint16_t) 0UL;
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	2200      	movs	r2, #0
 8007b72:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	2200      	movs	r2, #0
 8007b7a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	2201      	movs	r2, #1
 8007b82:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->ErrorCallback(hspi);
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007b8c:	68f8      	ldr	r0, [r7, #12]
 8007b8e:	4798      	blx	r3
#else
  HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007b90:	bf00      	nop
 8007b92:	3710      	adds	r7, #16
 8007b94:	46bd      	mov	sp, r7
 8007b96:	bd80      	pop	{r7, pc}

08007b98 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8007b98:	b480      	push	{r7}
 8007b9a:	b085      	sub	sp, #20
 8007b9c:	af00      	add	r7, sp, #0
 8007b9e:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	695b      	ldr	r3, [r3, #20]
 8007ba6:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	699a      	ldr	r2, [r3, #24]
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	f042 0208 	orr.w	r2, r2, #8
 8007bb6:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	699a      	ldr	r2, [r3, #24]
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	f042 0210 	orr.w	r2, r2, #16
 8007bc6:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	681a      	ldr	r2, [r3, #0]
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	f022 0201 	bic.w	r2, r2, #1
 8007bd6:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	6919      	ldr	r1, [r3, #16]
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	681a      	ldr	r2, [r3, #0]
 8007be2:	4b3c      	ldr	r3, [pc, #240]	@ (8007cd4 <SPI_CloseTransfer+0x13c>)
 8007be4:	400b      	ands	r3, r1
 8007be6:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	689a      	ldr	r2, [r3, #8]
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8007bf6:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8007bfe:	b2db      	uxtb	r3, r3
 8007c00:	2b04      	cmp	r3, #4
 8007c02:	d014      	beq.n	8007c2e <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	f003 0320 	and.w	r3, r3, #32
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d00f      	beq.n	8007c2e <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007c14:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	699a      	ldr	r2, [r3, #24]
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	f042 0220 	orr.w	r2, r2, #32
 8007c2c:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8007c34:	b2db      	uxtb	r3, r3
 8007c36:	2b03      	cmp	r3, #3
 8007c38:	d014      	beq.n	8007c64 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c40:	2b00      	cmp	r3, #0
 8007c42:	d00f      	beq.n	8007c64 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007c4a:	f043 0204 	orr.w	r2, r3, #4
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	699a      	ldr	r2, [r3, #24]
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007c62:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d00f      	beq.n	8007c8e <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007c74:	f043 0201 	orr.w	r2, r3, #1
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	699a      	ldr	r2, [r3, #24]
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007c8c:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	d00f      	beq.n	8007cb8 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007c9e:	f043 0208 	orr.w	r2, r3, #8
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	699a      	ldr	r2, [r3, #24]
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007cb6:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	2200      	movs	r2, #0
 8007cbc:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	2200      	movs	r2, #0
 8007cc4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 8007cc8:	bf00      	nop
 8007cca:	3714      	adds	r7, #20
 8007ccc:	46bd      	mov	sp, r7
 8007cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cd2:	4770      	bx	lr
 8007cd4:	fffffc90 	.word	0xfffffc90

08007cd8 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8007cd8:	b580      	push	{r7, lr}
 8007cda:	b084      	sub	sp, #16
 8007cdc:	af00      	add	r7, sp, #0
 8007cde:	60f8      	str	r0, [r7, #12]
 8007ce0:	60b9      	str	r1, [r7, #8]
 8007ce2:	603b      	str	r3, [r7, #0]
 8007ce4:	4613      	mov	r3, r2
 8007ce6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8007ce8:	e010      	b.n	8007d0c <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007cea:	f7fa ffef 	bl	8002ccc <HAL_GetTick>
 8007cee:	4602      	mov	r2, r0
 8007cf0:	69bb      	ldr	r3, [r7, #24]
 8007cf2:	1ad3      	subs	r3, r2, r3
 8007cf4:	683a      	ldr	r2, [r7, #0]
 8007cf6:	429a      	cmp	r2, r3
 8007cf8:	d803      	bhi.n	8007d02 <SPI_WaitOnFlagUntilTimeout+0x2a>
 8007cfa:	683b      	ldr	r3, [r7, #0]
 8007cfc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d00:	d102      	bne.n	8007d08 <SPI_WaitOnFlagUntilTimeout+0x30>
 8007d02:	683b      	ldr	r3, [r7, #0]
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	d101      	bne.n	8007d0c <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 8007d08:	2303      	movs	r3, #3
 8007d0a:	e00f      	b.n	8007d2c <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	695a      	ldr	r2, [r3, #20]
 8007d12:	68bb      	ldr	r3, [r7, #8]
 8007d14:	4013      	ands	r3, r2
 8007d16:	68ba      	ldr	r2, [r7, #8]
 8007d18:	429a      	cmp	r2, r3
 8007d1a:	bf0c      	ite	eq
 8007d1c:	2301      	moveq	r3, #1
 8007d1e:	2300      	movne	r3, #0
 8007d20:	b2db      	uxtb	r3, r3
 8007d22:	461a      	mov	r2, r3
 8007d24:	79fb      	ldrb	r3, [r7, #7]
 8007d26:	429a      	cmp	r2, r3
 8007d28:	d0df      	beq.n	8007cea <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 8007d2a:	2300      	movs	r3, #0
}
 8007d2c:	4618      	mov	r0, r3
 8007d2e:	3710      	adds	r7, #16
 8007d30:	46bd      	mov	sp, r7
 8007d32:	bd80      	pop	{r7, pc}

08007d34 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 8007d34:	b480      	push	{r7}
 8007d36:	b085      	sub	sp, #20
 8007d38:	af00      	add	r7, sp, #0
 8007d3a:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d40:	095b      	lsrs	r3, r3, #5
 8007d42:	3301      	adds	r3, #1
 8007d44:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	68db      	ldr	r3, [r3, #12]
 8007d4a:	3301      	adds	r3, #1
 8007d4c:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8007d4e:	68bb      	ldr	r3, [r7, #8]
 8007d50:	3307      	adds	r3, #7
 8007d52:	08db      	lsrs	r3, r3, #3
 8007d54:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8007d56:	68bb      	ldr	r3, [r7, #8]
 8007d58:	68fa      	ldr	r2, [r7, #12]
 8007d5a:	fb02 f303 	mul.w	r3, r2, r3
}
 8007d5e:	4618      	mov	r0, r3
 8007d60:	3714      	adds	r7, #20
 8007d62:	46bd      	mov	sp, r7
 8007d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d68:	4770      	bx	lr

08007d6a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007d6a:	b580      	push	{r7, lr}
 8007d6c:	b082      	sub	sp, #8
 8007d6e:	af00      	add	r7, sp, #0
 8007d70:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	d101      	bne.n	8007d7c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007d78:	2301      	movs	r3, #1
 8007d7a:	e049      	b.n	8007e10 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007d82:	b2db      	uxtb	r3, r3
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d106      	bne.n	8007d96 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	2200      	movs	r2, #0
 8007d8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007d90:	6878      	ldr	r0, [r7, #4]
 8007d92:	f000 f841 	bl	8007e18 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	2202      	movs	r2, #2
 8007d9a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	681a      	ldr	r2, [r3, #0]
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	3304      	adds	r3, #4
 8007da6:	4619      	mov	r1, r3
 8007da8:	4610      	mov	r0, r2
 8007daa:	f000 f9e7 	bl	800817c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	2201      	movs	r2, #1
 8007db2:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	2201      	movs	r2, #1
 8007dba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	2201      	movs	r2, #1
 8007dc2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	2201      	movs	r2, #1
 8007dca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	2201      	movs	r2, #1
 8007dd2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	2201      	movs	r2, #1
 8007dda:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	2201      	movs	r2, #1
 8007de2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	2201      	movs	r2, #1
 8007dea:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	2201      	movs	r2, #1
 8007df2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	2201      	movs	r2, #1
 8007dfa:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	2201      	movs	r2, #1
 8007e02:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	2201      	movs	r2, #1
 8007e0a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007e0e:	2300      	movs	r3, #0
}
 8007e10:	4618      	mov	r0, r3
 8007e12:	3708      	adds	r7, #8
 8007e14:	46bd      	mov	sp, r7
 8007e16:	bd80      	pop	{r7, pc}

08007e18 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8007e18:	b480      	push	{r7}
 8007e1a:	b083      	sub	sp, #12
 8007e1c:	af00      	add	r7, sp, #0
 8007e1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8007e20:	bf00      	nop
 8007e22:	370c      	adds	r7, #12
 8007e24:	46bd      	mov	sp, r7
 8007e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e2a:	4770      	bx	lr

08007e2c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007e2c:	b480      	push	{r7}
 8007e2e:	b085      	sub	sp, #20
 8007e30:	af00      	add	r7, sp, #0
 8007e32:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007e3a:	b2db      	uxtb	r3, r3
 8007e3c:	2b01      	cmp	r3, #1
 8007e3e:	d001      	beq.n	8007e44 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007e40:	2301      	movs	r3, #1
 8007e42:	e054      	b.n	8007eee <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	2202      	movs	r2, #2
 8007e48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	68da      	ldr	r2, [r3, #12]
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	f042 0201 	orr.w	r2, r2, #1
 8007e5a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	4a26      	ldr	r2, [pc, #152]	@ (8007efc <HAL_TIM_Base_Start_IT+0xd0>)
 8007e62:	4293      	cmp	r3, r2
 8007e64:	d022      	beq.n	8007eac <HAL_TIM_Base_Start_IT+0x80>
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007e6e:	d01d      	beq.n	8007eac <HAL_TIM_Base_Start_IT+0x80>
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	4a22      	ldr	r2, [pc, #136]	@ (8007f00 <HAL_TIM_Base_Start_IT+0xd4>)
 8007e76:	4293      	cmp	r3, r2
 8007e78:	d018      	beq.n	8007eac <HAL_TIM_Base_Start_IT+0x80>
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	4a21      	ldr	r2, [pc, #132]	@ (8007f04 <HAL_TIM_Base_Start_IT+0xd8>)
 8007e80:	4293      	cmp	r3, r2
 8007e82:	d013      	beq.n	8007eac <HAL_TIM_Base_Start_IT+0x80>
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	4a1f      	ldr	r2, [pc, #124]	@ (8007f08 <HAL_TIM_Base_Start_IT+0xdc>)
 8007e8a:	4293      	cmp	r3, r2
 8007e8c:	d00e      	beq.n	8007eac <HAL_TIM_Base_Start_IT+0x80>
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	4a1e      	ldr	r2, [pc, #120]	@ (8007f0c <HAL_TIM_Base_Start_IT+0xe0>)
 8007e94:	4293      	cmp	r3, r2
 8007e96:	d009      	beq.n	8007eac <HAL_TIM_Base_Start_IT+0x80>
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	4a1c      	ldr	r2, [pc, #112]	@ (8007f10 <HAL_TIM_Base_Start_IT+0xe4>)
 8007e9e:	4293      	cmp	r3, r2
 8007ea0:	d004      	beq.n	8007eac <HAL_TIM_Base_Start_IT+0x80>
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	4a1b      	ldr	r2, [pc, #108]	@ (8007f14 <HAL_TIM_Base_Start_IT+0xe8>)
 8007ea8:	4293      	cmp	r3, r2
 8007eaa:	d115      	bne.n	8007ed8 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	689a      	ldr	r2, [r3, #8]
 8007eb2:	4b19      	ldr	r3, [pc, #100]	@ (8007f18 <HAL_TIM_Base_Start_IT+0xec>)
 8007eb4:	4013      	ands	r3, r2
 8007eb6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	2b06      	cmp	r3, #6
 8007ebc:	d015      	beq.n	8007eea <HAL_TIM_Base_Start_IT+0xbe>
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007ec4:	d011      	beq.n	8007eea <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	681a      	ldr	r2, [r3, #0]
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	f042 0201 	orr.w	r2, r2, #1
 8007ed4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007ed6:	e008      	b.n	8007eea <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	681a      	ldr	r2, [r3, #0]
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	f042 0201 	orr.w	r2, r2, #1
 8007ee6:	601a      	str	r2, [r3, #0]
 8007ee8:	e000      	b.n	8007eec <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007eea:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007eec:	2300      	movs	r3, #0
}
 8007eee:	4618      	mov	r0, r3
 8007ef0:	3714      	adds	r7, #20
 8007ef2:	46bd      	mov	sp, r7
 8007ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ef8:	4770      	bx	lr
 8007efa:	bf00      	nop
 8007efc:	40010000 	.word	0x40010000
 8007f00:	40000400 	.word	0x40000400
 8007f04:	40000800 	.word	0x40000800
 8007f08:	40000c00 	.word	0x40000c00
 8007f0c:	40010400 	.word	0x40010400
 8007f10:	40001800 	.word	0x40001800
 8007f14:	40014000 	.word	0x40014000
 8007f18:	00010007 	.word	0x00010007

08007f1c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007f1c:	b580      	push	{r7, lr}
 8007f1e:	b084      	sub	sp, #16
 8007f20:	af00      	add	r7, sp, #0
 8007f22:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	68db      	ldr	r3, [r3, #12]
 8007f2a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	691b      	ldr	r3, [r3, #16]
 8007f32:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007f34:	68bb      	ldr	r3, [r7, #8]
 8007f36:	f003 0302 	and.w	r3, r3, #2
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d020      	beq.n	8007f80 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	f003 0302 	and.w	r3, r3, #2
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d01b      	beq.n	8007f80 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	f06f 0202 	mvn.w	r2, #2
 8007f50:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	2201      	movs	r2, #1
 8007f56:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	699b      	ldr	r3, [r3, #24]
 8007f5e:	f003 0303 	and.w	r3, r3, #3
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d003      	beq.n	8007f6e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007f66:	6878      	ldr	r0, [r7, #4]
 8007f68:	f000 f8e9 	bl	800813e <HAL_TIM_IC_CaptureCallback>
 8007f6c:	e005      	b.n	8007f7a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007f6e:	6878      	ldr	r0, [r7, #4]
 8007f70:	f000 f8db 	bl	800812a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007f74:	6878      	ldr	r0, [r7, #4]
 8007f76:	f000 f8ec 	bl	8008152 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	2200      	movs	r2, #0
 8007f7e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007f80:	68bb      	ldr	r3, [r7, #8]
 8007f82:	f003 0304 	and.w	r3, r3, #4
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d020      	beq.n	8007fcc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	f003 0304 	and.w	r3, r3, #4
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d01b      	beq.n	8007fcc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	f06f 0204 	mvn.w	r2, #4
 8007f9c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	2202      	movs	r2, #2
 8007fa2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	699b      	ldr	r3, [r3, #24]
 8007faa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	d003      	beq.n	8007fba <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007fb2:	6878      	ldr	r0, [r7, #4]
 8007fb4:	f000 f8c3 	bl	800813e <HAL_TIM_IC_CaptureCallback>
 8007fb8:	e005      	b.n	8007fc6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007fba:	6878      	ldr	r0, [r7, #4]
 8007fbc:	f000 f8b5 	bl	800812a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007fc0:	6878      	ldr	r0, [r7, #4]
 8007fc2:	f000 f8c6 	bl	8008152 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	2200      	movs	r2, #0
 8007fca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007fcc:	68bb      	ldr	r3, [r7, #8]
 8007fce:	f003 0308 	and.w	r3, r3, #8
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	d020      	beq.n	8008018 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	f003 0308 	and.w	r3, r3, #8
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d01b      	beq.n	8008018 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	f06f 0208 	mvn.w	r2, #8
 8007fe8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	2204      	movs	r2, #4
 8007fee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	69db      	ldr	r3, [r3, #28]
 8007ff6:	f003 0303 	and.w	r3, r3, #3
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d003      	beq.n	8008006 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007ffe:	6878      	ldr	r0, [r7, #4]
 8008000:	f000 f89d 	bl	800813e <HAL_TIM_IC_CaptureCallback>
 8008004:	e005      	b.n	8008012 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008006:	6878      	ldr	r0, [r7, #4]
 8008008:	f000 f88f 	bl	800812a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800800c:	6878      	ldr	r0, [r7, #4]
 800800e:	f000 f8a0 	bl	8008152 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	2200      	movs	r2, #0
 8008016:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008018:	68bb      	ldr	r3, [r7, #8]
 800801a:	f003 0310 	and.w	r3, r3, #16
 800801e:	2b00      	cmp	r3, #0
 8008020:	d020      	beq.n	8008064 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	f003 0310 	and.w	r3, r3, #16
 8008028:	2b00      	cmp	r3, #0
 800802a:	d01b      	beq.n	8008064 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	f06f 0210 	mvn.w	r2, #16
 8008034:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	2208      	movs	r2, #8
 800803a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	69db      	ldr	r3, [r3, #28]
 8008042:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008046:	2b00      	cmp	r3, #0
 8008048:	d003      	beq.n	8008052 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800804a:	6878      	ldr	r0, [r7, #4]
 800804c:	f000 f877 	bl	800813e <HAL_TIM_IC_CaptureCallback>
 8008050:	e005      	b.n	800805e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008052:	6878      	ldr	r0, [r7, #4]
 8008054:	f000 f869 	bl	800812a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008058:	6878      	ldr	r0, [r7, #4]
 800805a:	f000 f87a 	bl	8008152 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	2200      	movs	r2, #0
 8008062:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8008064:	68bb      	ldr	r3, [r7, #8]
 8008066:	f003 0301 	and.w	r3, r3, #1
 800806a:	2b00      	cmp	r3, #0
 800806c:	d00c      	beq.n	8008088 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	f003 0301 	and.w	r3, r3, #1
 8008074:	2b00      	cmp	r3, #0
 8008076:	d007      	beq.n	8008088 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	f06f 0201 	mvn.w	r2, #1
 8008080:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008082:	6878      	ldr	r0, [r7, #4]
 8008084:	f7fa f9aa 	bl	80023dc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008088:	68bb      	ldr	r3, [r7, #8]
 800808a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800808e:	2b00      	cmp	r3, #0
 8008090:	d104      	bne.n	800809c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8008092:	68bb      	ldr	r3, [r7, #8]
 8008094:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008098:	2b00      	cmp	r3, #0
 800809a:	d00c      	beq.n	80080b6 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800809c:	68fb      	ldr	r3, [r7, #12]
 800809e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d007      	beq.n	80080b6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80080ae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80080b0:	6878      	ldr	r0, [r7, #4]
 80080b2:	f000 f90d 	bl	80082d0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80080b6:	68bb      	ldr	r3, [r7, #8]
 80080b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d00c      	beq.n	80080da <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d007      	beq.n	80080da <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80080d2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80080d4:	6878      	ldr	r0, [r7, #4]
 80080d6:	f000 f905 	bl	80082e4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80080da:	68bb      	ldr	r3, [r7, #8]
 80080dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80080e0:	2b00      	cmp	r3, #0
 80080e2:	d00c      	beq.n	80080fe <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d007      	beq.n	80080fe <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80080f6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80080f8:	6878      	ldr	r0, [r7, #4]
 80080fa:	f000 f834 	bl	8008166 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80080fe:	68bb      	ldr	r3, [r7, #8]
 8008100:	f003 0320 	and.w	r3, r3, #32
 8008104:	2b00      	cmp	r3, #0
 8008106:	d00c      	beq.n	8008122 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	f003 0320 	and.w	r3, r3, #32
 800810e:	2b00      	cmp	r3, #0
 8008110:	d007      	beq.n	8008122 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	f06f 0220 	mvn.w	r2, #32
 800811a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800811c:	6878      	ldr	r0, [r7, #4]
 800811e:	f000 f8cd 	bl	80082bc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008122:	bf00      	nop
 8008124:	3710      	adds	r7, #16
 8008126:	46bd      	mov	sp, r7
 8008128:	bd80      	pop	{r7, pc}

0800812a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800812a:	b480      	push	{r7}
 800812c:	b083      	sub	sp, #12
 800812e:	af00      	add	r7, sp, #0
 8008130:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008132:	bf00      	nop
 8008134:	370c      	adds	r7, #12
 8008136:	46bd      	mov	sp, r7
 8008138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800813c:	4770      	bx	lr

0800813e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800813e:	b480      	push	{r7}
 8008140:	b083      	sub	sp, #12
 8008142:	af00      	add	r7, sp, #0
 8008144:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008146:	bf00      	nop
 8008148:	370c      	adds	r7, #12
 800814a:	46bd      	mov	sp, r7
 800814c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008150:	4770      	bx	lr

08008152 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008152:	b480      	push	{r7}
 8008154:	b083      	sub	sp, #12
 8008156:	af00      	add	r7, sp, #0
 8008158:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800815a:	bf00      	nop
 800815c:	370c      	adds	r7, #12
 800815e:	46bd      	mov	sp, r7
 8008160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008164:	4770      	bx	lr

08008166 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008166:	b480      	push	{r7}
 8008168:	b083      	sub	sp, #12
 800816a:	af00      	add	r7, sp, #0
 800816c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800816e:	bf00      	nop
 8008170:	370c      	adds	r7, #12
 8008172:	46bd      	mov	sp, r7
 8008174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008178:	4770      	bx	lr
	...

0800817c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800817c:	b480      	push	{r7}
 800817e:	b085      	sub	sp, #20
 8008180:	af00      	add	r7, sp, #0
 8008182:	6078      	str	r0, [r7, #4]
 8008184:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	4a43      	ldr	r2, [pc, #268]	@ (800829c <TIM_Base_SetConfig+0x120>)
 8008190:	4293      	cmp	r3, r2
 8008192:	d013      	beq.n	80081bc <TIM_Base_SetConfig+0x40>
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800819a:	d00f      	beq.n	80081bc <TIM_Base_SetConfig+0x40>
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	4a40      	ldr	r2, [pc, #256]	@ (80082a0 <TIM_Base_SetConfig+0x124>)
 80081a0:	4293      	cmp	r3, r2
 80081a2:	d00b      	beq.n	80081bc <TIM_Base_SetConfig+0x40>
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	4a3f      	ldr	r2, [pc, #252]	@ (80082a4 <TIM_Base_SetConfig+0x128>)
 80081a8:	4293      	cmp	r3, r2
 80081aa:	d007      	beq.n	80081bc <TIM_Base_SetConfig+0x40>
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	4a3e      	ldr	r2, [pc, #248]	@ (80082a8 <TIM_Base_SetConfig+0x12c>)
 80081b0:	4293      	cmp	r3, r2
 80081b2:	d003      	beq.n	80081bc <TIM_Base_SetConfig+0x40>
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	4a3d      	ldr	r2, [pc, #244]	@ (80082ac <TIM_Base_SetConfig+0x130>)
 80081b8:	4293      	cmp	r3, r2
 80081ba:	d108      	bne.n	80081ce <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80081c2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80081c4:	683b      	ldr	r3, [r7, #0]
 80081c6:	685b      	ldr	r3, [r3, #4]
 80081c8:	68fa      	ldr	r2, [r7, #12]
 80081ca:	4313      	orrs	r3, r2
 80081cc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	4a32      	ldr	r2, [pc, #200]	@ (800829c <TIM_Base_SetConfig+0x120>)
 80081d2:	4293      	cmp	r3, r2
 80081d4:	d01f      	beq.n	8008216 <TIM_Base_SetConfig+0x9a>
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80081dc:	d01b      	beq.n	8008216 <TIM_Base_SetConfig+0x9a>
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	4a2f      	ldr	r2, [pc, #188]	@ (80082a0 <TIM_Base_SetConfig+0x124>)
 80081e2:	4293      	cmp	r3, r2
 80081e4:	d017      	beq.n	8008216 <TIM_Base_SetConfig+0x9a>
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	4a2e      	ldr	r2, [pc, #184]	@ (80082a4 <TIM_Base_SetConfig+0x128>)
 80081ea:	4293      	cmp	r3, r2
 80081ec:	d013      	beq.n	8008216 <TIM_Base_SetConfig+0x9a>
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	4a2d      	ldr	r2, [pc, #180]	@ (80082a8 <TIM_Base_SetConfig+0x12c>)
 80081f2:	4293      	cmp	r3, r2
 80081f4:	d00f      	beq.n	8008216 <TIM_Base_SetConfig+0x9a>
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	4a2c      	ldr	r2, [pc, #176]	@ (80082ac <TIM_Base_SetConfig+0x130>)
 80081fa:	4293      	cmp	r3, r2
 80081fc:	d00b      	beq.n	8008216 <TIM_Base_SetConfig+0x9a>
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	4a2b      	ldr	r2, [pc, #172]	@ (80082b0 <TIM_Base_SetConfig+0x134>)
 8008202:	4293      	cmp	r3, r2
 8008204:	d007      	beq.n	8008216 <TIM_Base_SetConfig+0x9a>
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	4a2a      	ldr	r2, [pc, #168]	@ (80082b4 <TIM_Base_SetConfig+0x138>)
 800820a:	4293      	cmp	r3, r2
 800820c:	d003      	beq.n	8008216 <TIM_Base_SetConfig+0x9a>
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	4a29      	ldr	r2, [pc, #164]	@ (80082b8 <TIM_Base_SetConfig+0x13c>)
 8008212:	4293      	cmp	r3, r2
 8008214:	d108      	bne.n	8008228 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800821c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800821e:	683b      	ldr	r3, [r7, #0]
 8008220:	68db      	ldr	r3, [r3, #12]
 8008222:	68fa      	ldr	r2, [r7, #12]
 8008224:	4313      	orrs	r3, r2
 8008226:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800822e:	683b      	ldr	r3, [r7, #0]
 8008230:	695b      	ldr	r3, [r3, #20]
 8008232:	4313      	orrs	r3, r2
 8008234:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008236:	683b      	ldr	r3, [r7, #0]
 8008238:	689a      	ldr	r2, [r3, #8]
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800823e:	683b      	ldr	r3, [r7, #0]
 8008240:	681a      	ldr	r2, [r3, #0]
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	4a14      	ldr	r2, [pc, #80]	@ (800829c <TIM_Base_SetConfig+0x120>)
 800824a:	4293      	cmp	r3, r2
 800824c:	d00f      	beq.n	800826e <TIM_Base_SetConfig+0xf2>
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	4a16      	ldr	r2, [pc, #88]	@ (80082ac <TIM_Base_SetConfig+0x130>)
 8008252:	4293      	cmp	r3, r2
 8008254:	d00b      	beq.n	800826e <TIM_Base_SetConfig+0xf2>
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	4a15      	ldr	r2, [pc, #84]	@ (80082b0 <TIM_Base_SetConfig+0x134>)
 800825a:	4293      	cmp	r3, r2
 800825c:	d007      	beq.n	800826e <TIM_Base_SetConfig+0xf2>
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	4a14      	ldr	r2, [pc, #80]	@ (80082b4 <TIM_Base_SetConfig+0x138>)
 8008262:	4293      	cmp	r3, r2
 8008264:	d003      	beq.n	800826e <TIM_Base_SetConfig+0xf2>
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	4a13      	ldr	r2, [pc, #76]	@ (80082b8 <TIM_Base_SetConfig+0x13c>)
 800826a:	4293      	cmp	r3, r2
 800826c:	d103      	bne.n	8008276 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800826e:	683b      	ldr	r3, [r7, #0]
 8008270:	691a      	ldr	r2, [r3, #16]
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	f043 0204 	orr.w	r2, r3, #4
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	2201      	movs	r2, #1
 8008286:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	68fa      	ldr	r2, [r7, #12]
 800828c:	601a      	str	r2, [r3, #0]
}
 800828e:	bf00      	nop
 8008290:	3714      	adds	r7, #20
 8008292:	46bd      	mov	sp, r7
 8008294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008298:	4770      	bx	lr
 800829a:	bf00      	nop
 800829c:	40010000 	.word	0x40010000
 80082a0:	40000400 	.word	0x40000400
 80082a4:	40000800 	.word	0x40000800
 80082a8:	40000c00 	.word	0x40000c00
 80082ac:	40010400 	.word	0x40010400
 80082b0:	40014000 	.word	0x40014000
 80082b4:	40014400 	.word	0x40014400
 80082b8:	40014800 	.word	0x40014800

080082bc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80082bc:	b480      	push	{r7}
 80082be:	b083      	sub	sp, #12
 80082c0:	af00      	add	r7, sp, #0
 80082c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80082c4:	bf00      	nop
 80082c6:	370c      	adds	r7, #12
 80082c8:	46bd      	mov	sp, r7
 80082ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ce:	4770      	bx	lr

080082d0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80082d0:	b480      	push	{r7}
 80082d2:	b083      	sub	sp, #12
 80082d4:	af00      	add	r7, sp, #0
 80082d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80082d8:	bf00      	nop
 80082da:	370c      	adds	r7, #12
 80082dc:	46bd      	mov	sp, r7
 80082de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082e2:	4770      	bx	lr

080082e4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80082e4:	b480      	push	{r7}
 80082e6:	b083      	sub	sp, #12
 80082e8:	af00      	add	r7, sp, #0
 80082ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80082ec:	bf00      	nop
 80082ee:	370c      	adds	r7, #12
 80082f0:	46bd      	mov	sp, r7
 80082f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082f6:	4770      	bx	lr

080082f8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80082f8:	b580      	push	{r7, lr}
 80082fa:	b082      	sub	sp, #8
 80082fc:	af00      	add	r7, sp, #0
 80082fe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	2b00      	cmp	r3, #0
 8008304:	d101      	bne.n	800830a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008306:	2301      	movs	r3, #1
 8008308:	e050      	b.n	80083ac <HAL_UART_Init+0xb4>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008310:	2b00      	cmp	r3, #0
 8008312:	d114      	bne.n	800833e <HAL_UART_Init+0x46>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	2200      	movs	r2, #0
 8008318:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 800831c:	6878      	ldr	r0, [r7, #4]
 800831e:	f000 fd1d 	bl	8008d5c <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8008328:	2b00      	cmp	r3, #0
 800832a:	d103      	bne.n	8008334 <HAL_UART_Init+0x3c>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	4a21      	ldr	r2, [pc, #132]	@ (80083b4 <HAL_UART_Init+0xbc>)
 8008330:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800833a:	6878      	ldr	r0, [r7, #4]
 800833c:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	2224      	movs	r2, #36	@ 0x24
 8008342:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	681a      	ldr	r2, [r3, #0]
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	f022 0201 	bic.w	r2, r2, #1
 8008354:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800835a:	2b00      	cmp	r3, #0
 800835c:	d002      	beq.n	8008364 <HAL_UART_Init+0x6c>
  {
    UART_AdvFeatureConfig(huart);
 800835e:	6878      	ldr	r0, [r7, #4]
 8008360:	f001 fab6 	bl	80098d0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008364:	6878      	ldr	r0, [r7, #4]
 8008366:	f000 fd4b 	bl	8008e00 <UART_SetConfig>
 800836a:	4603      	mov	r3, r0
 800836c:	2b01      	cmp	r3, #1
 800836e:	d101      	bne.n	8008374 <HAL_UART_Init+0x7c>
  {
    return HAL_ERROR;
 8008370:	2301      	movs	r3, #1
 8008372:	e01b      	b.n	80083ac <HAL_UART_Init+0xb4>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	685a      	ldr	r2, [r3, #4]
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008382:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	689a      	ldr	r2, [r3, #8]
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008392:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	681a      	ldr	r2, [r3, #0]
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	f042 0201 	orr.w	r2, r2, #1
 80083a2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80083a4:	6878      	ldr	r0, [r7, #4]
 80083a6:	f001 fb35 	bl	8009a14 <UART_CheckIdleState>
 80083aa:	4603      	mov	r3, r0
}
 80083ac:	4618      	mov	r0, r3
 80083ae:	3708      	adds	r7, #8
 80083b0:	46bd      	mov	sp, r7
 80083b2:	bd80      	pop	{r7, pc}
 80083b4:	08002699 	.word	0x08002699

080083b8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80083b8:	b580      	push	{r7, lr}
 80083ba:	b08a      	sub	sp, #40	@ 0x28
 80083bc:	af02      	add	r7, sp, #8
 80083be:	60f8      	str	r0, [r7, #12]
 80083c0:	60b9      	str	r1, [r7, #8]
 80083c2:	603b      	str	r3, [r7, #0]
 80083c4:	4613      	mov	r3, r2
 80083c6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80083ce:	2b20      	cmp	r3, #32
 80083d0:	d17b      	bne.n	80084ca <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80083d2:	68bb      	ldr	r3, [r7, #8]
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	d002      	beq.n	80083de <HAL_UART_Transmit+0x26>
 80083d8:	88fb      	ldrh	r3, [r7, #6]
 80083da:	2b00      	cmp	r3, #0
 80083dc:	d101      	bne.n	80083e2 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80083de:	2301      	movs	r3, #1
 80083e0:	e074      	b.n	80084cc <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	2200      	movs	r2, #0
 80083e6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	2221      	movs	r2, #33	@ 0x21
 80083ee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80083f2:	f7fa fc6b 	bl	8002ccc <HAL_GetTick>
 80083f6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	88fa      	ldrh	r2, [r7, #6]
 80083fc:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	88fa      	ldrh	r2, [r7, #6]
 8008404:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	689b      	ldr	r3, [r3, #8]
 800840c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008410:	d108      	bne.n	8008424 <HAL_UART_Transmit+0x6c>
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	691b      	ldr	r3, [r3, #16]
 8008416:	2b00      	cmp	r3, #0
 8008418:	d104      	bne.n	8008424 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800841a:	2300      	movs	r3, #0
 800841c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800841e:	68bb      	ldr	r3, [r7, #8]
 8008420:	61bb      	str	r3, [r7, #24]
 8008422:	e003      	b.n	800842c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8008424:	68bb      	ldr	r3, [r7, #8]
 8008426:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008428:	2300      	movs	r3, #0
 800842a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800842c:	e030      	b.n	8008490 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800842e:	683b      	ldr	r3, [r7, #0]
 8008430:	9300      	str	r3, [sp, #0]
 8008432:	697b      	ldr	r3, [r7, #20]
 8008434:	2200      	movs	r2, #0
 8008436:	2180      	movs	r1, #128	@ 0x80
 8008438:	68f8      	ldr	r0, [r7, #12]
 800843a:	f001 fb95 	bl	8009b68 <UART_WaitOnFlagUntilTimeout>
 800843e:	4603      	mov	r3, r0
 8008440:	2b00      	cmp	r3, #0
 8008442:	d005      	beq.n	8008450 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8008444:	68fb      	ldr	r3, [r7, #12]
 8008446:	2220      	movs	r2, #32
 8008448:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800844c:	2303      	movs	r3, #3
 800844e:	e03d      	b.n	80084cc <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8008450:	69fb      	ldr	r3, [r7, #28]
 8008452:	2b00      	cmp	r3, #0
 8008454:	d10b      	bne.n	800846e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008456:	69bb      	ldr	r3, [r7, #24]
 8008458:	881b      	ldrh	r3, [r3, #0]
 800845a:	461a      	mov	r2, r3
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008464:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8008466:	69bb      	ldr	r3, [r7, #24]
 8008468:	3302      	adds	r3, #2
 800846a:	61bb      	str	r3, [r7, #24]
 800846c:	e007      	b.n	800847e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800846e:	69fb      	ldr	r3, [r7, #28]
 8008470:	781a      	ldrb	r2, [r3, #0]
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8008478:	69fb      	ldr	r3, [r7, #28]
 800847a:	3301      	adds	r3, #1
 800847c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008484:	b29b      	uxth	r3, r3
 8008486:	3b01      	subs	r3, #1
 8008488:	b29a      	uxth	r2, r3
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008496:	b29b      	uxth	r3, r3
 8008498:	2b00      	cmp	r3, #0
 800849a:	d1c8      	bne.n	800842e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800849c:	683b      	ldr	r3, [r7, #0]
 800849e:	9300      	str	r3, [sp, #0]
 80084a0:	697b      	ldr	r3, [r7, #20]
 80084a2:	2200      	movs	r2, #0
 80084a4:	2140      	movs	r1, #64	@ 0x40
 80084a6:	68f8      	ldr	r0, [r7, #12]
 80084a8:	f001 fb5e 	bl	8009b68 <UART_WaitOnFlagUntilTimeout>
 80084ac:	4603      	mov	r3, r0
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	d005      	beq.n	80084be <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80084b2:	68fb      	ldr	r3, [r7, #12]
 80084b4:	2220      	movs	r2, #32
 80084b6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80084ba:	2303      	movs	r3, #3
 80084bc:	e006      	b.n	80084cc <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	2220      	movs	r2, #32
 80084c2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80084c6:	2300      	movs	r3, #0
 80084c8:	e000      	b.n	80084cc <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80084ca:	2302      	movs	r3, #2
  }
}
 80084cc:	4618      	mov	r0, r3
 80084ce:	3720      	adds	r7, #32
 80084d0:	46bd      	mov	sp, r7
 80084d2:	bd80      	pop	{r7, pc}

080084d4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80084d4:	b580      	push	{r7, lr}
 80084d6:	b0ba      	sub	sp, #232	@ 0xe8
 80084d8:	af00      	add	r7, sp, #0
 80084da:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	69db      	ldr	r3, [r3, #28]
 80084e2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	689b      	ldr	r3, [r3, #8]
 80084f6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80084fa:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80084fe:	f640 030f 	movw	r3, #2063	@ 0x80f
 8008502:	4013      	ands	r3, r2
 8008504:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8008508:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800850c:	2b00      	cmp	r3, #0
 800850e:	d11b      	bne.n	8008548 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008510:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008514:	f003 0320 	and.w	r3, r3, #32
 8008518:	2b00      	cmp	r3, #0
 800851a:	d015      	beq.n	8008548 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800851c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008520:	f003 0320 	and.w	r3, r3, #32
 8008524:	2b00      	cmp	r3, #0
 8008526:	d105      	bne.n	8008534 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008528:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800852c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008530:	2b00      	cmp	r3, #0
 8008532:	d009      	beq.n	8008548 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008538:	2b00      	cmp	r3, #0
 800853a:	f000 83a5 	beq.w	8008c88 <HAL_UART_IRQHandler+0x7b4>
      {
        huart->RxISR(huart);
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008542:	6878      	ldr	r0, [r7, #4]
 8008544:	4798      	blx	r3
      }
      return;
 8008546:	e39f      	b.n	8008c88 <HAL_UART_IRQHandler+0x7b4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8008548:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800854c:	2b00      	cmp	r3, #0
 800854e:	f000 8129 	beq.w	80087a4 <HAL_UART_IRQHandler+0x2d0>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8008552:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8008556:	4b90      	ldr	r3, [pc, #576]	@ (8008798 <HAL_UART_IRQHandler+0x2c4>)
 8008558:	4013      	ands	r3, r2
 800855a:	2b00      	cmp	r3, #0
 800855c:	d106      	bne.n	800856c <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800855e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8008562:	4b8e      	ldr	r3, [pc, #568]	@ (800879c <HAL_UART_IRQHandler+0x2c8>)
 8008564:	4013      	ands	r3, r2
 8008566:	2b00      	cmp	r3, #0
 8008568:	f000 811c 	beq.w	80087a4 <HAL_UART_IRQHandler+0x2d0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800856c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008570:	f003 0301 	and.w	r3, r3, #1
 8008574:	2b00      	cmp	r3, #0
 8008576:	d011      	beq.n	800859c <HAL_UART_IRQHandler+0xc8>
 8008578:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800857c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008580:	2b00      	cmp	r3, #0
 8008582:	d00b      	beq.n	800859c <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	2201      	movs	r2, #1
 800858a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008592:	f043 0201 	orr.w	r2, r3, #1
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800859c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80085a0:	f003 0302 	and.w	r3, r3, #2
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	d011      	beq.n	80085cc <HAL_UART_IRQHandler+0xf8>
 80085a8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80085ac:	f003 0301 	and.w	r3, r3, #1
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	d00b      	beq.n	80085cc <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	2202      	movs	r2, #2
 80085ba:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80085c2:	f043 0204 	orr.w	r2, r3, #4
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80085cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80085d0:	f003 0304 	and.w	r3, r3, #4
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	d011      	beq.n	80085fc <HAL_UART_IRQHandler+0x128>
 80085d8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80085dc:	f003 0301 	and.w	r3, r3, #1
 80085e0:	2b00      	cmp	r3, #0
 80085e2:	d00b      	beq.n	80085fc <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	2204      	movs	r2, #4
 80085ea:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80085f2:	f043 0202 	orr.w	r2, r3, #2
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80085fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008600:	f003 0308 	and.w	r3, r3, #8
 8008604:	2b00      	cmp	r3, #0
 8008606:	d017      	beq.n	8008638 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008608:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800860c:	f003 0320 	and.w	r3, r3, #32
 8008610:	2b00      	cmp	r3, #0
 8008612:	d105      	bne.n	8008620 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8008614:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8008618:	4b5f      	ldr	r3, [pc, #380]	@ (8008798 <HAL_UART_IRQHandler+0x2c4>)
 800861a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800861c:	2b00      	cmp	r3, #0
 800861e:	d00b      	beq.n	8008638 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	2208      	movs	r2, #8
 8008626:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800862e:	f043 0208 	orr.w	r2, r3, #8
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008638:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800863c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008640:	2b00      	cmp	r3, #0
 8008642:	d012      	beq.n	800866a <HAL_UART_IRQHandler+0x196>
 8008644:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008648:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800864c:	2b00      	cmp	r3, #0
 800864e:	d00c      	beq.n	800866a <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008658:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008660:	f043 0220 	orr.w	r2, r3, #32
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008670:	2b00      	cmp	r3, #0
 8008672:	f000 830b 	beq.w	8008c8c <HAL_UART_IRQHandler+0x7b8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008676:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800867a:	f003 0320 	and.w	r3, r3, #32
 800867e:	2b00      	cmp	r3, #0
 8008680:	d013      	beq.n	80086aa <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008682:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008686:	f003 0320 	and.w	r3, r3, #32
 800868a:	2b00      	cmp	r3, #0
 800868c:	d105      	bne.n	800869a <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800868e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008692:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008696:	2b00      	cmp	r3, #0
 8008698:	d007      	beq.n	80086aa <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d003      	beq.n	80086aa <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80086a6:	6878      	ldr	r0, [r7, #4]
 80086a8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80086b0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	689b      	ldr	r3, [r3, #8]
 80086ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80086be:	2b40      	cmp	r3, #64	@ 0x40
 80086c0:	d005      	beq.n	80086ce <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80086c2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80086c6:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d058      	beq.n	8008780 <HAL_UART_IRQHandler+0x2ac>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80086ce:	6878      	ldr	r0, [r7, #4]
 80086d0:	f001 fab8 	bl	8009c44 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	689b      	ldr	r3, [r3, #8]
 80086da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80086de:	2b40      	cmp	r3, #64	@ 0x40
 80086e0:	d148      	bne.n	8008774 <HAL_UART_IRQHandler+0x2a0>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	3308      	adds	r3, #8
 80086e8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086ec:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80086f0:	e853 3f00 	ldrex	r3, [r3]
 80086f4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80086f8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80086fc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008700:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	3308      	adds	r3, #8
 800870a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800870e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008712:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008716:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800871a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800871e:	e841 2300 	strex	r3, r2, [r1]
 8008722:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008726:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800872a:	2b00      	cmp	r3, #0
 800872c:	d1d9      	bne.n	80086e2 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008734:	2b00      	cmp	r3, #0
 8008736:	d017      	beq.n	8008768 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800873e:	4a18      	ldr	r2, [pc, #96]	@ (80087a0 <HAL_UART_IRQHandler+0x2cc>)
 8008740:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008748:	4618      	mov	r0, r3
 800874a:	f7fa ff71 	bl	8003630 <HAL_DMA_Abort_IT>
 800874e:	4603      	mov	r3, r0
 8008750:	2b00      	cmp	r3, #0
 8008752:	d01f      	beq.n	8008794 <HAL_UART_IRQHandler+0x2c0>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800875a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800875c:	687a      	ldr	r2, [r7, #4]
 800875e:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8008762:	4610      	mov	r0, r2
 8008764:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008766:	e015      	b.n	8008794 <HAL_UART_IRQHandler+0x2c0>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800876e:	6878      	ldr	r0, [r7, #4]
 8008770:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008772:	e00f      	b.n	8008794 <HAL_UART_IRQHandler+0x2c0>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800877a:	6878      	ldr	r0, [r7, #4]
 800877c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800877e:	e009      	b.n	8008794 <HAL_UART_IRQHandler+0x2c0>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8008786:	6878      	ldr	r0, [r7, #4]
 8008788:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	2200      	movs	r2, #0
 800878e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8008792:	e27b      	b.n	8008c8c <HAL_UART_IRQHandler+0x7b8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008794:	bf00      	nop
    return;
 8008796:	e279      	b.n	8008c8c <HAL_UART_IRQHandler+0x7b8>
 8008798:	10000001 	.word	0x10000001
 800879c:	04000120 	.word	0x04000120
 80087a0:	08009d11 	.word	0x08009d11

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80087a8:	2b01      	cmp	r3, #1
 80087aa:	f040 8209 	bne.w	8008bc0 <HAL_UART_IRQHandler+0x6ec>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80087ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80087b2:	f003 0310 	and.w	r3, r3, #16
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	f000 8202 	beq.w	8008bc0 <HAL_UART_IRQHandler+0x6ec>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80087bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80087c0:	f003 0310 	and.w	r3, r3, #16
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	f000 81fb 	beq.w	8008bc0 <HAL_UART_IRQHandler+0x6ec>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	2210      	movs	r2, #16
 80087d0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	689b      	ldr	r3, [r3, #8]
 80087d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80087dc:	2b40      	cmp	r3, #64	@ 0x40
 80087de:	f040 8171 	bne.w	8008ac4 <HAL_UART_IRQHandler+0x5f0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	4aa6      	ldr	r2, [pc, #664]	@ (8008a84 <HAL_UART_IRQHandler+0x5b0>)
 80087ec:	4293      	cmp	r3, r2
 80087ee:	d068      	beq.n	80088c2 <HAL_UART_IRQHandler+0x3ee>
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	4aa3      	ldr	r2, [pc, #652]	@ (8008a88 <HAL_UART_IRQHandler+0x5b4>)
 80087fa:	4293      	cmp	r3, r2
 80087fc:	d061      	beq.n	80088c2 <HAL_UART_IRQHandler+0x3ee>
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	4aa1      	ldr	r2, [pc, #644]	@ (8008a8c <HAL_UART_IRQHandler+0x5b8>)
 8008808:	4293      	cmp	r3, r2
 800880a:	d05a      	beq.n	80088c2 <HAL_UART_IRQHandler+0x3ee>
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	4a9e      	ldr	r2, [pc, #632]	@ (8008a90 <HAL_UART_IRQHandler+0x5bc>)
 8008816:	4293      	cmp	r3, r2
 8008818:	d053      	beq.n	80088c2 <HAL_UART_IRQHandler+0x3ee>
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	4a9c      	ldr	r2, [pc, #624]	@ (8008a94 <HAL_UART_IRQHandler+0x5c0>)
 8008824:	4293      	cmp	r3, r2
 8008826:	d04c      	beq.n	80088c2 <HAL_UART_IRQHandler+0x3ee>
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	4a99      	ldr	r2, [pc, #612]	@ (8008a98 <HAL_UART_IRQHandler+0x5c4>)
 8008832:	4293      	cmp	r3, r2
 8008834:	d045      	beq.n	80088c2 <HAL_UART_IRQHandler+0x3ee>
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	4a97      	ldr	r2, [pc, #604]	@ (8008a9c <HAL_UART_IRQHandler+0x5c8>)
 8008840:	4293      	cmp	r3, r2
 8008842:	d03e      	beq.n	80088c2 <HAL_UART_IRQHandler+0x3ee>
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	4a94      	ldr	r2, [pc, #592]	@ (8008aa0 <HAL_UART_IRQHandler+0x5cc>)
 800884e:	4293      	cmp	r3, r2
 8008850:	d037      	beq.n	80088c2 <HAL_UART_IRQHandler+0x3ee>
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	4a92      	ldr	r2, [pc, #584]	@ (8008aa4 <HAL_UART_IRQHandler+0x5d0>)
 800885c:	4293      	cmp	r3, r2
 800885e:	d030      	beq.n	80088c2 <HAL_UART_IRQHandler+0x3ee>
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	4a8f      	ldr	r2, [pc, #572]	@ (8008aa8 <HAL_UART_IRQHandler+0x5d4>)
 800886a:	4293      	cmp	r3, r2
 800886c:	d029      	beq.n	80088c2 <HAL_UART_IRQHandler+0x3ee>
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	4a8d      	ldr	r2, [pc, #564]	@ (8008aac <HAL_UART_IRQHandler+0x5d8>)
 8008878:	4293      	cmp	r3, r2
 800887a:	d022      	beq.n	80088c2 <HAL_UART_IRQHandler+0x3ee>
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	4a8a      	ldr	r2, [pc, #552]	@ (8008ab0 <HAL_UART_IRQHandler+0x5dc>)
 8008886:	4293      	cmp	r3, r2
 8008888:	d01b      	beq.n	80088c2 <HAL_UART_IRQHandler+0x3ee>
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	4a88      	ldr	r2, [pc, #544]	@ (8008ab4 <HAL_UART_IRQHandler+0x5e0>)
 8008894:	4293      	cmp	r3, r2
 8008896:	d014      	beq.n	80088c2 <HAL_UART_IRQHandler+0x3ee>
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	4a85      	ldr	r2, [pc, #532]	@ (8008ab8 <HAL_UART_IRQHandler+0x5e4>)
 80088a2:	4293      	cmp	r3, r2
 80088a4:	d00d      	beq.n	80088c2 <HAL_UART_IRQHandler+0x3ee>
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	4a83      	ldr	r2, [pc, #524]	@ (8008abc <HAL_UART_IRQHandler+0x5e8>)
 80088b0:	4293      	cmp	r3, r2
 80088b2:	d006      	beq.n	80088c2 <HAL_UART_IRQHandler+0x3ee>
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	4a80      	ldr	r2, [pc, #512]	@ (8008ac0 <HAL_UART_IRQHandler+0x5ec>)
 80088be:	4293      	cmp	r3, r2
 80088c0:	d106      	bne.n	80088d0 <HAL_UART_IRQHandler+0x3fc>
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	685b      	ldr	r3, [r3, #4]
 80088cc:	b29b      	uxth	r3, r3
 80088ce:	e005      	b.n	80088dc <HAL_UART_IRQHandler+0x408>
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	685b      	ldr	r3, [r3, #4]
 80088da:	b29b      	uxth	r3, r3
 80088dc:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80088e0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80088e4:	2b00      	cmp	r3, #0
 80088e6:	f000 80af 	beq.w	8008a48 <HAL_UART_IRQHandler+0x574>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80088f0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80088f4:	429a      	cmp	r2, r3
 80088f6:	f080 80a7 	bcs.w	8008a48 <HAL_UART_IRQHandler+0x574>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008900:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800890a:	69db      	ldr	r3, [r3, #28]
 800890c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008910:	f000 8087 	beq.w	8008a22 <HAL_UART_IRQHandler+0x54e>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800891c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008920:	e853 3f00 	ldrex	r3, [r3]
 8008924:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008928:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800892c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008930:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	461a      	mov	r2, r3
 800893a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800893e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008942:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008946:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800894a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800894e:	e841 2300 	strex	r3, r2, [r1]
 8008952:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008956:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800895a:	2b00      	cmp	r3, #0
 800895c:	d1da      	bne.n	8008914 <HAL_UART_IRQHandler+0x440>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	3308      	adds	r3, #8
 8008964:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008966:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008968:	e853 3f00 	ldrex	r3, [r3]
 800896c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800896e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008970:	f023 0301 	bic.w	r3, r3, #1
 8008974:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	3308      	adds	r3, #8
 800897e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008982:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008986:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008988:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800898a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800898e:	e841 2300 	strex	r3, r2, [r1]
 8008992:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008994:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008996:	2b00      	cmp	r3, #0
 8008998:	d1e1      	bne.n	800895e <HAL_UART_IRQHandler+0x48a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	3308      	adds	r3, #8
 80089a0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089a2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80089a4:	e853 3f00 	ldrex	r3, [r3]
 80089a8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80089aa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80089ac:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80089b0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	3308      	adds	r3, #8
 80089ba:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80089be:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80089c0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089c2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80089c4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80089c6:	e841 2300 	strex	r3, r2, [r1]
 80089ca:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80089cc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80089ce:	2b00      	cmp	r3, #0
 80089d0:	d1e3      	bne.n	800899a <HAL_UART_IRQHandler+0x4c6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	2220      	movs	r2, #32
 80089d6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	2200      	movs	r2, #0
 80089de:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089e6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80089e8:	e853 3f00 	ldrex	r3, [r3]
 80089ec:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80089ee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80089f0:	f023 0310 	bic.w	r3, r3, #16
 80089f4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	461a      	mov	r2, r3
 80089fe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008a02:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008a04:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a06:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008a08:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008a0a:	e841 2300 	strex	r3, r2, [r1]
 8008a0e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008a10:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008a12:	2b00      	cmp	r3, #0
 8008a14:	d1e4      	bne.n	80089e0 <HAL_UART_IRQHandler+0x50c>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008a1c:	4618      	mov	r0, r3
 8008a1e:	f7fa fae9 	bl	8002ff4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	2202      	movs	r2, #2
 8008a26:	671a      	str	r2, [r3, #112]	@ 0x70

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8008a2e:	687a      	ldr	r2, [r7, #4]
 8008a30:	f8b2 105c 	ldrh.w	r1, [r2, #92]	@ 0x5c
 8008a34:	687a      	ldr	r2, [r7, #4]
 8008a36:	f8b2 205e 	ldrh.w	r2, [r2, #94]	@ 0x5e
 8008a3a:	b292      	uxth	r2, r2
 8008a3c:	1a8a      	subs	r2, r1, r2
 8008a3e:	b292      	uxth	r2, r2
 8008a40:	4611      	mov	r1, r2
 8008a42:	6878      	ldr	r0, [r7, #4]
 8008a44:	4798      	blx	r3
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8008a46:	e123      	b.n	8008c90 <HAL_UART_IRQHandler+0x7bc>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008a4e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008a52:	429a      	cmp	r2, r3
 8008a54:	f040 811c 	bne.w	8008c90 <HAL_UART_IRQHandler+0x7bc>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008a5e:	69db      	ldr	r3, [r3, #28]
 8008a60:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008a64:	f040 8114 	bne.w	8008c90 <HAL_UART_IRQHandler+0x7bc>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	2202      	movs	r2, #2
 8008a6c:	671a      	str	r2, [r3, #112]	@ 0x70
            huart->RxEventCallback(huart, huart->RxXferSize);
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8008a74:	687a      	ldr	r2, [r7, #4]
 8008a76:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 8008a7a:	4611      	mov	r1, r2
 8008a7c:	6878      	ldr	r0, [r7, #4]
 8008a7e:	4798      	blx	r3
      return;
 8008a80:	e106      	b.n	8008c90 <HAL_UART_IRQHandler+0x7bc>
 8008a82:	bf00      	nop
 8008a84:	40020010 	.word	0x40020010
 8008a88:	40020028 	.word	0x40020028
 8008a8c:	40020040 	.word	0x40020040
 8008a90:	40020058 	.word	0x40020058
 8008a94:	40020070 	.word	0x40020070
 8008a98:	40020088 	.word	0x40020088
 8008a9c:	400200a0 	.word	0x400200a0
 8008aa0:	400200b8 	.word	0x400200b8
 8008aa4:	40020410 	.word	0x40020410
 8008aa8:	40020428 	.word	0x40020428
 8008aac:	40020440 	.word	0x40020440
 8008ab0:	40020458 	.word	0x40020458
 8008ab4:	40020470 	.word	0x40020470
 8008ab8:	40020488 	.word	0x40020488
 8008abc:	400204a0 	.word	0x400204a0
 8008ac0:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008ad0:	b29b      	uxth	r3, r3
 8008ad2:	1ad3      	subs	r3, r2, r3
 8008ad4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008ade:	b29b      	uxth	r3, r3
 8008ae0:	2b00      	cmp	r3, #0
 8008ae2:	f000 80d7 	beq.w	8008c94 <HAL_UART_IRQHandler+0x7c0>
          && (nb_rx_data > 0U))
 8008ae6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	f000 80d2 	beq.w	8008c94 <HAL_UART_IRQHandler+0x7c0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008af6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008af8:	e853 3f00 	ldrex	r3, [r3]
 8008afc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008afe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008b00:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008b04:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	461a      	mov	r2, r3
 8008b0e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008b12:	647b      	str	r3, [r7, #68]	@ 0x44
 8008b14:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b16:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008b18:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008b1a:	e841 2300 	strex	r3, r2, [r1]
 8008b1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008b20:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008b22:	2b00      	cmp	r3, #0
 8008b24:	d1e4      	bne.n	8008af0 <HAL_UART_IRQHandler+0x61c>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	681b      	ldr	r3, [r3, #0]
 8008b2a:	3308      	adds	r3, #8
 8008b2c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b30:	e853 3f00 	ldrex	r3, [r3]
 8008b34:	623b      	str	r3, [r7, #32]
   return(result);
 8008b36:	6a3a      	ldr	r2, [r7, #32]
 8008b38:	4b59      	ldr	r3, [pc, #356]	@ (8008ca0 <HAL_UART_IRQHandler+0x7cc>)
 8008b3a:	4013      	ands	r3, r2
 8008b3c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	3308      	adds	r3, #8
 8008b46:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008b4a:	633a      	str	r2, [r7, #48]	@ 0x30
 8008b4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b4e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008b50:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008b52:	e841 2300 	strex	r3, r2, [r1]
 8008b56:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008b58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b5a:	2b00      	cmp	r3, #0
 8008b5c:	d1e3      	bne.n	8008b26 <HAL_UART_IRQHandler+0x652>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	2220      	movs	r2, #32
 8008b62:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	2200      	movs	r2, #0
 8008b6a:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	2200      	movs	r2, #0
 8008b70:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b78:	693b      	ldr	r3, [r7, #16]
 8008b7a:	e853 3f00 	ldrex	r3, [r3]
 8008b7e:	60fb      	str	r3, [r7, #12]
   return(result);
 8008b80:	68fb      	ldr	r3, [r7, #12]
 8008b82:	f023 0310 	bic.w	r3, r3, #16
 8008b86:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	461a      	mov	r2, r3
 8008b90:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8008b94:	61fb      	str	r3, [r7, #28]
 8008b96:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b98:	69b9      	ldr	r1, [r7, #24]
 8008b9a:	69fa      	ldr	r2, [r7, #28]
 8008b9c:	e841 2300 	strex	r3, r2, [r1]
 8008ba0:	617b      	str	r3, [r7, #20]
   return(result);
 8008ba2:	697b      	ldr	r3, [r7, #20]
 8008ba4:	2b00      	cmp	r3, #0
 8008ba6:	d1e4      	bne.n	8008b72 <HAL_UART_IRQHandler+0x69e>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	2202      	movs	r2, #2
 8008bac:	671a      	str	r2, [r3, #112]	@ 0x70

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8008bb4:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	@ 0xce
 8008bb8:	4611      	mov	r1, r2
 8008bba:	6878      	ldr	r0, [r7, #4]
 8008bbc:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008bbe:	e069      	b.n	8008c94 <HAL_UART_IRQHandler+0x7c0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8008bc0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008bc4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008bc8:	2b00      	cmp	r3, #0
 8008bca:	d010      	beq.n	8008bee <HAL_UART_IRQHandler+0x71a>
 8008bcc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008bd0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008bd4:	2b00      	cmp	r3, #0
 8008bd6:	d00a      	beq.n	8008bee <HAL_UART_IRQHandler+0x71a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8008be0:	621a      	str	r2, [r3, #32]
    /* UART Rx state is not reset as a reception process might be ongoing.
       If UART handle state fields need to be reset to READY, this could be done in Wakeup callback */

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8008be8:	6878      	ldr	r0, [r7, #4]
 8008bea:	4798      	blx	r3
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008bec:	e055      	b.n	8008c9a <HAL_UART_IRQHandler+0x7c6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8008bee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008bf2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	d014      	beq.n	8008c24 <HAL_UART_IRQHandler+0x750>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8008bfa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008bfe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	d105      	bne.n	8008c12 <HAL_UART_IRQHandler+0x73e>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8008c06:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008c0a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	d008      	beq.n	8008c24 <HAL_UART_IRQHandler+0x750>
  {
    if (huart->TxISR != NULL)
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d03e      	beq.n	8008c98 <HAL_UART_IRQHandler+0x7c4>
    {
      huart->TxISR(huart);
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008c1e:	6878      	ldr	r0, [r7, #4]
 8008c20:	4798      	blx	r3
    }
    return;
 8008c22:	e039      	b.n	8008c98 <HAL_UART_IRQHandler+0x7c4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008c24:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008c28:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	d009      	beq.n	8008c44 <HAL_UART_IRQHandler+0x770>
 8008c30:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008c34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c38:	2b00      	cmp	r3, #0
 8008c3a:	d003      	beq.n	8008c44 <HAL_UART_IRQHandler+0x770>
  {
    UART_EndTransmit_IT(huart);
 8008c3c:	6878      	ldr	r0, [r7, #4]
 8008c3e:	f001 f87b 	bl	8009d38 <UART_EndTransmit_IT>
    return;
 8008c42:	e02a      	b.n	8008c9a <HAL_UART_IRQHandler+0x7c6>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8008c44:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008c48:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008c4c:	2b00      	cmp	r3, #0
 8008c4e:	d00b      	beq.n	8008c68 <HAL_UART_IRQHandler+0x794>
 8008c50:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008c54:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	d005      	beq.n	8008c68 <HAL_UART_IRQHandler+0x794>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8008c62:	6878      	ldr	r0, [r7, #4]
 8008c64:	4798      	blx	r3
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008c66:	e018      	b.n	8008c9a <HAL_UART_IRQHandler+0x7c6>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8008c68:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008c6c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008c70:	2b00      	cmp	r3, #0
 8008c72:	d012      	beq.n	8008c9a <HAL_UART_IRQHandler+0x7c6>
 8008c74:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	da0e      	bge.n	8008c9a <HAL_UART_IRQHandler+0x7c6>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8008c82:	6878      	ldr	r0, [r7, #4]
 8008c84:	4798      	blx	r3
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008c86:	e008      	b.n	8008c9a <HAL_UART_IRQHandler+0x7c6>
      return;
 8008c88:	bf00      	nop
 8008c8a:	e006      	b.n	8008c9a <HAL_UART_IRQHandler+0x7c6>
    return;
 8008c8c:	bf00      	nop
 8008c8e:	e004      	b.n	8008c9a <HAL_UART_IRQHandler+0x7c6>
      return;
 8008c90:	bf00      	nop
 8008c92:	e002      	b.n	8008c9a <HAL_UART_IRQHandler+0x7c6>
      return;
 8008c94:	bf00      	nop
 8008c96:	e000      	b.n	8008c9a <HAL_UART_IRQHandler+0x7c6>
    return;
 8008c98:	bf00      	nop
  }
}
 8008c9a:	37e8      	adds	r7, #232	@ 0xe8
 8008c9c:	46bd      	mov	sp, r7
 8008c9e:	bd80      	pop	{r7, pc}
 8008ca0:	effffffe 	.word	0xeffffffe

08008ca4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008ca4:	b480      	push	{r7}
 8008ca6:	b083      	sub	sp, #12
 8008ca8:	af00      	add	r7, sp, #0
 8008caa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8008cac:	bf00      	nop
 8008cae:	370c      	adds	r7, #12
 8008cb0:	46bd      	mov	sp, r7
 8008cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cb6:	4770      	bx	lr

08008cb8 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008cb8:	b480      	push	{r7}
 8008cba:	b083      	sub	sp, #12
 8008cbc:	af00      	add	r7, sp, #0
 8008cbe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8008cc0:	bf00      	nop
 8008cc2:	370c      	adds	r7, #12
 8008cc4:	46bd      	mov	sp, r7
 8008cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cca:	4770      	bx	lr

08008ccc <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8008ccc:	b480      	push	{r7}
 8008cce:	b083      	sub	sp, #12
 8008cd0:	af00      	add	r7, sp, #0
 8008cd2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8008cd4:	bf00      	nop
 8008cd6:	370c      	adds	r7, #12
 8008cd8:	46bd      	mov	sp, r7
 8008cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cde:	4770      	bx	lr

08008ce0 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008ce0:	b480      	push	{r7}
 8008ce2:	b083      	sub	sp, #12
 8008ce4:	af00      	add	r7, sp, #0
 8008ce6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8008ce8:	bf00      	nop
 8008cea:	370c      	adds	r7, #12
 8008cec:	46bd      	mov	sp, r7
 8008cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cf2:	4770      	bx	lr

08008cf4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008cf4:	b480      	push	{r7}
 8008cf6:	b083      	sub	sp, #12
 8008cf8:	af00      	add	r7, sp, #0
 8008cfa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8008cfc:	bf00      	nop
 8008cfe:	370c      	adds	r7, #12
 8008d00:	46bd      	mov	sp, r7
 8008d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d06:	4770      	bx	lr

08008d08 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 8008d08:	b480      	push	{r7}
 8008d0a:	b083      	sub	sp, #12
 8008d0c:	af00      	add	r7, sp, #0
 8008d0e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 8008d10:	bf00      	nop
 8008d12:	370c      	adds	r7, #12
 8008d14:	46bd      	mov	sp, r7
 8008d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d1a:	4770      	bx	lr

08008d1c <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 8008d1c:	b480      	push	{r7}
 8008d1e:	b083      	sub	sp, #12
 8008d20:	af00      	add	r7, sp, #0
 8008d22:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 8008d24:	bf00      	nop
 8008d26:	370c      	adds	r7, #12
 8008d28:	46bd      	mov	sp, r7
 8008d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d2e:	4770      	bx	lr

08008d30 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 8008d30:	b480      	push	{r7}
 8008d32:	b083      	sub	sp, #12
 8008d34:	af00      	add	r7, sp, #0
 8008d36:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 8008d38:	bf00      	nop
 8008d3a:	370c      	adds	r7, #12
 8008d3c:	46bd      	mov	sp, r7
 8008d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d42:	4770      	bx	lr

08008d44 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008d44:	b480      	push	{r7}
 8008d46:	b083      	sub	sp, #12
 8008d48:	af00      	add	r7, sp, #0
 8008d4a:	6078      	str	r0, [r7, #4]
 8008d4c:	460b      	mov	r3, r1
 8008d4e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008d50:	bf00      	nop
 8008d52:	370c      	adds	r7, #12
 8008d54:	46bd      	mov	sp, r7
 8008d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d5a:	4770      	bx	lr

08008d5c <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 8008d5c:	b480      	push	{r7}
 8008d5e:	b083      	sub	sp, #12
 8008d60:	af00      	add	r7, sp, #0
 8008d62:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	4a1a      	ldr	r2, [pc, #104]	@ (8008dd0 <UART_InitCallbacksToDefault+0x74>)
 8008d68:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	4a19      	ldr	r2, [pc, #100]	@ (8008dd4 <UART_InitCallbacksToDefault+0x78>)
 8008d70:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	4a18      	ldr	r2, [pc, #96]	@ (8008dd8 <UART_InitCallbacksToDefault+0x7c>)
 8008d78:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	4a17      	ldr	r2, [pc, #92]	@ (8008ddc <UART_InitCallbacksToDefault+0x80>)
 8008d80:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	4a16      	ldr	r2, [pc, #88]	@ (8008de0 <UART_InitCallbacksToDefault+0x84>)
 8008d88:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	4a15      	ldr	r2, [pc, #84]	@ (8008de4 <UART_InitCallbacksToDefault+0x88>)
 8008d90:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	4a14      	ldr	r2, [pc, #80]	@ (8008de8 <UART_InitCallbacksToDefault+0x8c>)
 8008d98:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	4a13      	ldr	r2, [pc, #76]	@ (8008dec <UART_InitCallbacksToDefault+0x90>)
 8008da0:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  huart->WakeupCallback            = HAL_UARTEx_WakeupCallback;          /* Legacy weak WakeupCallback            */
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	4a12      	ldr	r2, [pc, #72]	@ (8008df0 <UART_InitCallbacksToDefault+0x94>)
 8008da8:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
  huart->RxFifoFullCallback        = HAL_UARTEx_RxFifoFullCallback;      /* Legacy weak RxFifoFullCallback        */
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	4a11      	ldr	r2, [pc, #68]	@ (8008df4 <UART_InitCallbacksToDefault+0x98>)
 8008db0:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
  huart->TxFifoEmptyCallback       = HAL_UARTEx_TxFifoEmptyCallback;     /* Legacy weak TxFifoEmptyCallback       */
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	4a10      	ldr	r2, [pc, #64]	@ (8008df8 <UART_InitCallbacksToDefault+0x9c>)
 8008db8:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	4a0f      	ldr	r2, [pc, #60]	@ (8008dfc <UART_InitCallbacksToDefault+0xa0>)
 8008dc0:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

}
 8008dc4:	bf00      	nop
 8008dc6:	370c      	adds	r7, #12
 8008dc8:	46bd      	mov	sp, r7
 8008dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dce:	4770      	bx	lr
 8008dd0:	08008cb9 	.word	0x08008cb9
 8008dd4:	08008ca5 	.word	0x08008ca5
 8008dd8:	08008ce1 	.word	0x08008ce1
 8008ddc:	08008ccd 	.word	0x08008ccd
 8008de0:	08008cf5 	.word	0x08008cf5
 8008de4:	08008d09 	.word	0x08008d09
 8008de8:	08008d1d 	.word	0x08008d1d
 8008dec:	08008d31 	.word	0x08008d31
 8008df0:	08009d93 	.word	0x08009d93
 8008df4:	08009da7 	.word	0x08009da7
 8008df8:	08009dbb 	.word	0x08009dbb
 8008dfc:	08008d45 	.word	0x08008d45

08008e00 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008e00:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008e04:	b092      	sub	sp, #72	@ 0x48
 8008e06:	af00      	add	r7, sp, #0
 8008e08:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008e0a:	2300      	movs	r3, #0
 8008e0c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008e10:	697b      	ldr	r3, [r7, #20]
 8008e12:	689a      	ldr	r2, [r3, #8]
 8008e14:	697b      	ldr	r3, [r7, #20]
 8008e16:	691b      	ldr	r3, [r3, #16]
 8008e18:	431a      	orrs	r2, r3
 8008e1a:	697b      	ldr	r3, [r7, #20]
 8008e1c:	695b      	ldr	r3, [r3, #20]
 8008e1e:	431a      	orrs	r2, r3
 8008e20:	697b      	ldr	r3, [r7, #20]
 8008e22:	69db      	ldr	r3, [r3, #28]
 8008e24:	4313      	orrs	r3, r2
 8008e26:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008e28:	697b      	ldr	r3, [r7, #20]
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	681a      	ldr	r2, [r3, #0]
 8008e2e:	4bbe      	ldr	r3, [pc, #760]	@ (8009128 <UART_SetConfig+0x328>)
 8008e30:	4013      	ands	r3, r2
 8008e32:	697a      	ldr	r2, [r7, #20]
 8008e34:	6812      	ldr	r2, [r2, #0]
 8008e36:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008e38:	430b      	orrs	r3, r1
 8008e3a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008e3c:	697b      	ldr	r3, [r7, #20]
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	685b      	ldr	r3, [r3, #4]
 8008e42:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008e46:	697b      	ldr	r3, [r7, #20]
 8008e48:	68da      	ldr	r2, [r3, #12]
 8008e4a:	697b      	ldr	r3, [r7, #20]
 8008e4c:	681b      	ldr	r3, [r3, #0]
 8008e4e:	430a      	orrs	r2, r1
 8008e50:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008e52:	697b      	ldr	r3, [r7, #20]
 8008e54:	699b      	ldr	r3, [r3, #24]
 8008e56:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008e58:	697b      	ldr	r3, [r7, #20]
 8008e5a:	681b      	ldr	r3, [r3, #0]
 8008e5c:	4ab3      	ldr	r2, [pc, #716]	@ (800912c <UART_SetConfig+0x32c>)
 8008e5e:	4293      	cmp	r3, r2
 8008e60:	d004      	beq.n	8008e6c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008e62:	697b      	ldr	r3, [r7, #20]
 8008e64:	6a1b      	ldr	r3, [r3, #32]
 8008e66:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008e68:	4313      	orrs	r3, r2
 8008e6a:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008e6c:	697b      	ldr	r3, [r7, #20]
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	689a      	ldr	r2, [r3, #8]
 8008e72:	4baf      	ldr	r3, [pc, #700]	@ (8009130 <UART_SetConfig+0x330>)
 8008e74:	4013      	ands	r3, r2
 8008e76:	697a      	ldr	r2, [r7, #20]
 8008e78:	6812      	ldr	r2, [r2, #0]
 8008e7a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008e7c:	430b      	orrs	r3, r1
 8008e7e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008e80:	697b      	ldr	r3, [r7, #20]
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e86:	f023 010f 	bic.w	r1, r3, #15
 8008e8a:	697b      	ldr	r3, [r7, #20]
 8008e8c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008e8e:	697b      	ldr	r3, [r7, #20]
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	430a      	orrs	r2, r1
 8008e94:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008e96:	697b      	ldr	r3, [r7, #20]
 8008e98:	681b      	ldr	r3, [r3, #0]
 8008e9a:	4aa6      	ldr	r2, [pc, #664]	@ (8009134 <UART_SetConfig+0x334>)
 8008e9c:	4293      	cmp	r3, r2
 8008e9e:	d177      	bne.n	8008f90 <UART_SetConfig+0x190>
 8008ea0:	4ba5      	ldr	r3, [pc, #660]	@ (8009138 <UART_SetConfig+0x338>)
 8008ea2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008ea4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008ea8:	2b28      	cmp	r3, #40	@ 0x28
 8008eaa:	d86d      	bhi.n	8008f88 <UART_SetConfig+0x188>
 8008eac:	a201      	add	r2, pc, #4	@ (adr r2, 8008eb4 <UART_SetConfig+0xb4>)
 8008eae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008eb2:	bf00      	nop
 8008eb4:	08008f59 	.word	0x08008f59
 8008eb8:	08008f89 	.word	0x08008f89
 8008ebc:	08008f89 	.word	0x08008f89
 8008ec0:	08008f89 	.word	0x08008f89
 8008ec4:	08008f89 	.word	0x08008f89
 8008ec8:	08008f89 	.word	0x08008f89
 8008ecc:	08008f89 	.word	0x08008f89
 8008ed0:	08008f89 	.word	0x08008f89
 8008ed4:	08008f61 	.word	0x08008f61
 8008ed8:	08008f89 	.word	0x08008f89
 8008edc:	08008f89 	.word	0x08008f89
 8008ee0:	08008f89 	.word	0x08008f89
 8008ee4:	08008f89 	.word	0x08008f89
 8008ee8:	08008f89 	.word	0x08008f89
 8008eec:	08008f89 	.word	0x08008f89
 8008ef0:	08008f89 	.word	0x08008f89
 8008ef4:	08008f69 	.word	0x08008f69
 8008ef8:	08008f89 	.word	0x08008f89
 8008efc:	08008f89 	.word	0x08008f89
 8008f00:	08008f89 	.word	0x08008f89
 8008f04:	08008f89 	.word	0x08008f89
 8008f08:	08008f89 	.word	0x08008f89
 8008f0c:	08008f89 	.word	0x08008f89
 8008f10:	08008f89 	.word	0x08008f89
 8008f14:	08008f71 	.word	0x08008f71
 8008f18:	08008f89 	.word	0x08008f89
 8008f1c:	08008f89 	.word	0x08008f89
 8008f20:	08008f89 	.word	0x08008f89
 8008f24:	08008f89 	.word	0x08008f89
 8008f28:	08008f89 	.word	0x08008f89
 8008f2c:	08008f89 	.word	0x08008f89
 8008f30:	08008f89 	.word	0x08008f89
 8008f34:	08008f79 	.word	0x08008f79
 8008f38:	08008f89 	.word	0x08008f89
 8008f3c:	08008f89 	.word	0x08008f89
 8008f40:	08008f89 	.word	0x08008f89
 8008f44:	08008f89 	.word	0x08008f89
 8008f48:	08008f89 	.word	0x08008f89
 8008f4c:	08008f89 	.word	0x08008f89
 8008f50:	08008f89 	.word	0x08008f89
 8008f54:	08008f81 	.word	0x08008f81
 8008f58:	2301      	movs	r3, #1
 8008f5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f5e:	e222      	b.n	80093a6 <UART_SetConfig+0x5a6>
 8008f60:	2304      	movs	r3, #4
 8008f62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f66:	e21e      	b.n	80093a6 <UART_SetConfig+0x5a6>
 8008f68:	2308      	movs	r3, #8
 8008f6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f6e:	e21a      	b.n	80093a6 <UART_SetConfig+0x5a6>
 8008f70:	2310      	movs	r3, #16
 8008f72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f76:	e216      	b.n	80093a6 <UART_SetConfig+0x5a6>
 8008f78:	2320      	movs	r3, #32
 8008f7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f7e:	e212      	b.n	80093a6 <UART_SetConfig+0x5a6>
 8008f80:	2340      	movs	r3, #64	@ 0x40
 8008f82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f86:	e20e      	b.n	80093a6 <UART_SetConfig+0x5a6>
 8008f88:	2380      	movs	r3, #128	@ 0x80
 8008f8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f8e:	e20a      	b.n	80093a6 <UART_SetConfig+0x5a6>
 8008f90:	697b      	ldr	r3, [r7, #20]
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	4a69      	ldr	r2, [pc, #420]	@ (800913c <UART_SetConfig+0x33c>)
 8008f96:	4293      	cmp	r3, r2
 8008f98:	d130      	bne.n	8008ffc <UART_SetConfig+0x1fc>
 8008f9a:	4b67      	ldr	r3, [pc, #412]	@ (8009138 <UART_SetConfig+0x338>)
 8008f9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008f9e:	f003 0307 	and.w	r3, r3, #7
 8008fa2:	2b05      	cmp	r3, #5
 8008fa4:	d826      	bhi.n	8008ff4 <UART_SetConfig+0x1f4>
 8008fa6:	a201      	add	r2, pc, #4	@ (adr r2, 8008fac <UART_SetConfig+0x1ac>)
 8008fa8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008fac:	08008fc5 	.word	0x08008fc5
 8008fb0:	08008fcd 	.word	0x08008fcd
 8008fb4:	08008fd5 	.word	0x08008fd5
 8008fb8:	08008fdd 	.word	0x08008fdd
 8008fbc:	08008fe5 	.word	0x08008fe5
 8008fc0:	08008fed 	.word	0x08008fed
 8008fc4:	2300      	movs	r3, #0
 8008fc6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008fca:	e1ec      	b.n	80093a6 <UART_SetConfig+0x5a6>
 8008fcc:	2304      	movs	r3, #4
 8008fce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008fd2:	e1e8      	b.n	80093a6 <UART_SetConfig+0x5a6>
 8008fd4:	2308      	movs	r3, #8
 8008fd6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008fda:	e1e4      	b.n	80093a6 <UART_SetConfig+0x5a6>
 8008fdc:	2310      	movs	r3, #16
 8008fde:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008fe2:	e1e0      	b.n	80093a6 <UART_SetConfig+0x5a6>
 8008fe4:	2320      	movs	r3, #32
 8008fe6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008fea:	e1dc      	b.n	80093a6 <UART_SetConfig+0x5a6>
 8008fec:	2340      	movs	r3, #64	@ 0x40
 8008fee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008ff2:	e1d8      	b.n	80093a6 <UART_SetConfig+0x5a6>
 8008ff4:	2380      	movs	r3, #128	@ 0x80
 8008ff6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008ffa:	e1d4      	b.n	80093a6 <UART_SetConfig+0x5a6>
 8008ffc:	697b      	ldr	r3, [r7, #20]
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	4a4f      	ldr	r2, [pc, #316]	@ (8009140 <UART_SetConfig+0x340>)
 8009002:	4293      	cmp	r3, r2
 8009004:	d130      	bne.n	8009068 <UART_SetConfig+0x268>
 8009006:	4b4c      	ldr	r3, [pc, #304]	@ (8009138 <UART_SetConfig+0x338>)
 8009008:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800900a:	f003 0307 	and.w	r3, r3, #7
 800900e:	2b05      	cmp	r3, #5
 8009010:	d826      	bhi.n	8009060 <UART_SetConfig+0x260>
 8009012:	a201      	add	r2, pc, #4	@ (adr r2, 8009018 <UART_SetConfig+0x218>)
 8009014:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009018:	08009031 	.word	0x08009031
 800901c:	08009039 	.word	0x08009039
 8009020:	08009041 	.word	0x08009041
 8009024:	08009049 	.word	0x08009049
 8009028:	08009051 	.word	0x08009051
 800902c:	08009059 	.word	0x08009059
 8009030:	2300      	movs	r3, #0
 8009032:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009036:	e1b6      	b.n	80093a6 <UART_SetConfig+0x5a6>
 8009038:	2304      	movs	r3, #4
 800903a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800903e:	e1b2      	b.n	80093a6 <UART_SetConfig+0x5a6>
 8009040:	2308      	movs	r3, #8
 8009042:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009046:	e1ae      	b.n	80093a6 <UART_SetConfig+0x5a6>
 8009048:	2310      	movs	r3, #16
 800904a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800904e:	e1aa      	b.n	80093a6 <UART_SetConfig+0x5a6>
 8009050:	2320      	movs	r3, #32
 8009052:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009056:	e1a6      	b.n	80093a6 <UART_SetConfig+0x5a6>
 8009058:	2340      	movs	r3, #64	@ 0x40
 800905a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800905e:	e1a2      	b.n	80093a6 <UART_SetConfig+0x5a6>
 8009060:	2380      	movs	r3, #128	@ 0x80
 8009062:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009066:	e19e      	b.n	80093a6 <UART_SetConfig+0x5a6>
 8009068:	697b      	ldr	r3, [r7, #20]
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	4a35      	ldr	r2, [pc, #212]	@ (8009144 <UART_SetConfig+0x344>)
 800906e:	4293      	cmp	r3, r2
 8009070:	d130      	bne.n	80090d4 <UART_SetConfig+0x2d4>
 8009072:	4b31      	ldr	r3, [pc, #196]	@ (8009138 <UART_SetConfig+0x338>)
 8009074:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009076:	f003 0307 	and.w	r3, r3, #7
 800907a:	2b05      	cmp	r3, #5
 800907c:	d826      	bhi.n	80090cc <UART_SetConfig+0x2cc>
 800907e:	a201      	add	r2, pc, #4	@ (adr r2, 8009084 <UART_SetConfig+0x284>)
 8009080:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009084:	0800909d 	.word	0x0800909d
 8009088:	080090a5 	.word	0x080090a5
 800908c:	080090ad 	.word	0x080090ad
 8009090:	080090b5 	.word	0x080090b5
 8009094:	080090bd 	.word	0x080090bd
 8009098:	080090c5 	.word	0x080090c5
 800909c:	2300      	movs	r3, #0
 800909e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80090a2:	e180      	b.n	80093a6 <UART_SetConfig+0x5a6>
 80090a4:	2304      	movs	r3, #4
 80090a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80090aa:	e17c      	b.n	80093a6 <UART_SetConfig+0x5a6>
 80090ac:	2308      	movs	r3, #8
 80090ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80090b2:	e178      	b.n	80093a6 <UART_SetConfig+0x5a6>
 80090b4:	2310      	movs	r3, #16
 80090b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80090ba:	e174      	b.n	80093a6 <UART_SetConfig+0x5a6>
 80090bc:	2320      	movs	r3, #32
 80090be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80090c2:	e170      	b.n	80093a6 <UART_SetConfig+0x5a6>
 80090c4:	2340      	movs	r3, #64	@ 0x40
 80090c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80090ca:	e16c      	b.n	80093a6 <UART_SetConfig+0x5a6>
 80090cc:	2380      	movs	r3, #128	@ 0x80
 80090ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80090d2:	e168      	b.n	80093a6 <UART_SetConfig+0x5a6>
 80090d4:	697b      	ldr	r3, [r7, #20]
 80090d6:	681b      	ldr	r3, [r3, #0]
 80090d8:	4a1b      	ldr	r2, [pc, #108]	@ (8009148 <UART_SetConfig+0x348>)
 80090da:	4293      	cmp	r3, r2
 80090dc:	d142      	bne.n	8009164 <UART_SetConfig+0x364>
 80090de:	4b16      	ldr	r3, [pc, #88]	@ (8009138 <UART_SetConfig+0x338>)
 80090e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80090e2:	f003 0307 	and.w	r3, r3, #7
 80090e6:	2b05      	cmp	r3, #5
 80090e8:	d838      	bhi.n	800915c <UART_SetConfig+0x35c>
 80090ea:	a201      	add	r2, pc, #4	@ (adr r2, 80090f0 <UART_SetConfig+0x2f0>)
 80090ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80090f0:	08009109 	.word	0x08009109
 80090f4:	08009111 	.word	0x08009111
 80090f8:	08009119 	.word	0x08009119
 80090fc:	08009121 	.word	0x08009121
 8009100:	0800914d 	.word	0x0800914d
 8009104:	08009155 	.word	0x08009155
 8009108:	2300      	movs	r3, #0
 800910a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800910e:	e14a      	b.n	80093a6 <UART_SetConfig+0x5a6>
 8009110:	2304      	movs	r3, #4
 8009112:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009116:	e146      	b.n	80093a6 <UART_SetConfig+0x5a6>
 8009118:	2308      	movs	r3, #8
 800911a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800911e:	e142      	b.n	80093a6 <UART_SetConfig+0x5a6>
 8009120:	2310      	movs	r3, #16
 8009122:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009126:	e13e      	b.n	80093a6 <UART_SetConfig+0x5a6>
 8009128:	cfff69f3 	.word	0xcfff69f3
 800912c:	58000c00 	.word	0x58000c00
 8009130:	11fff4ff 	.word	0x11fff4ff
 8009134:	40011000 	.word	0x40011000
 8009138:	58024400 	.word	0x58024400
 800913c:	40004400 	.word	0x40004400
 8009140:	40004800 	.word	0x40004800
 8009144:	40004c00 	.word	0x40004c00
 8009148:	40005000 	.word	0x40005000
 800914c:	2320      	movs	r3, #32
 800914e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009152:	e128      	b.n	80093a6 <UART_SetConfig+0x5a6>
 8009154:	2340      	movs	r3, #64	@ 0x40
 8009156:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800915a:	e124      	b.n	80093a6 <UART_SetConfig+0x5a6>
 800915c:	2380      	movs	r3, #128	@ 0x80
 800915e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009162:	e120      	b.n	80093a6 <UART_SetConfig+0x5a6>
 8009164:	697b      	ldr	r3, [r7, #20]
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	4acb      	ldr	r2, [pc, #812]	@ (8009498 <UART_SetConfig+0x698>)
 800916a:	4293      	cmp	r3, r2
 800916c:	d176      	bne.n	800925c <UART_SetConfig+0x45c>
 800916e:	4bcb      	ldr	r3, [pc, #812]	@ (800949c <UART_SetConfig+0x69c>)
 8009170:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009172:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009176:	2b28      	cmp	r3, #40	@ 0x28
 8009178:	d86c      	bhi.n	8009254 <UART_SetConfig+0x454>
 800917a:	a201      	add	r2, pc, #4	@ (adr r2, 8009180 <UART_SetConfig+0x380>)
 800917c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009180:	08009225 	.word	0x08009225
 8009184:	08009255 	.word	0x08009255
 8009188:	08009255 	.word	0x08009255
 800918c:	08009255 	.word	0x08009255
 8009190:	08009255 	.word	0x08009255
 8009194:	08009255 	.word	0x08009255
 8009198:	08009255 	.word	0x08009255
 800919c:	08009255 	.word	0x08009255
 80091a0:	0800922d 	.word	0x0800922d
 80091a4:	08009255 	.word	0x08009255
 80091a8:	08009255 	.word	0x08009255
 80091ac:	08009255 	.word	0x08009255
 80091b0:	08009255 	.word	0x08009255
 80091b4:	08009255 	.word	0x08009255
 80091b8:	08009255 	.word	0x08009255
 80091bc:	08009255 	.word	0x08009255
 80091c0:	08009235 	.word	0x08009235
 80091c4:	08009255 	.word	0x08009255
 80091c8:	08009255 	.word	0x08009255
 80091cc:	08009255 	.word	0x08009255
 80091d0:	08009255 	.word	0x08009255
 80091d4:	08009255 	.word	0x08009255
 80091d8:	08009255 	.word	0x08009255
 80091dc:	08009255 	.word	0x08009255
 80091e0:	0800923d 	.word	0x0800923d
 80091e4:	08009255 	.word	0x08009255
 80091e8:	08009255 	.word	0x08009255
 80091ec:	08009255 	.word	0x08009255
 80091f0:	08009255 	.word	0x08009255
 80091f4:	08009255 	.word	0x08009255
 80091f8:	08009255 	.word	0x08009255
 80091fc:	08009255 	.word	0x08009255
 8009200:	08009245 	.word	0x08009245
 8009204:	08009255 	.word	0x08009255
 8009208:	08009255 	.word	0x08009255
 800920c:	08009255 	.word	0x08009255
 8009210:	08009255 	.word	0x08009255
 8009214:	08009255 	.word	0x08009255
 8009218:	08009255 	.word	0x08009255
 800921c:	08009255 	.word	0x08009255
 8009220:	0800924d 	.word	0x0800924d
 8009224:	2301      	movs	r3, #1
 8009226:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800922a:	e0bc      	b.n	80093a6 <UART_SetConfig+0x5a6>
 800922c:	2304      	movs	r3, #4
 800922e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009232:	e0b8      	b.n	80093a6 <UART_SetConfig+0x5a6>
 8009234:	2308      	movs	r3, #8
 8009236:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800923a:	e0b4      	b.n	80093a6 <UART_SetConfig+0x5a6>
 800923c:	2310      	movs	r3, #16
 800923e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009242:	e0b0      	b.n	80093a6 <UART_SetConfig+0x5a6>
 8009244:	2320      	movs	r3, #32
 8009246:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800924a:	e0ac      	b.n	80093a6 <UART_SetConfig+0x5a6>
 800924c:	2340      	movs	r3, #64	@ 0x40
 800924e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009252:	e0a8      	b.n	80093a6 <UART_SetConfig+0x5a6>
 8009254:	2380      	movs	r3, #128	@ 0x80
 8009256:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800925a:	e0a4      	b.n	80093a6 <UART_SetConfig+0x5a6>
 800925c:	697b      	ldr	r3, [r7, #20]
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	4a8f      	ldr	r2, [pc, #572]	@ (80094a0 <UART_SetConfig+0x6a0>)
 8009262:	4293      	cmp	r3, r2
 8009264:	d130      	bne.n	80092c8 <UART_SetConfig+0x4c8>
 8009266:	4b8d      	ldr	r3, [pc, #564]	@ (800949c <UART_SetConfig+0x69c>)
 8009268:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800926a:	f003 0307 	and.w	r3, r3, #7
 800926e:	2b05      	cmp	r3, #5
 8009270:	d826      	bhi.n	80092c0 <UART_SetConfig+0x4c0>
 8009272:	a201      	add	r2, pc, #4	@ (adr r2, 8009278 <UART_SetConfig+0x478>)
 8009274:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009278:	08009291 	.word	0x08009291
 800927c:	08009299 	.word	0x08009299
 8009280:	080092a1 	.word	0x080092a1
 8009284:	080092a9 	.word	0x080092a9
 8009288:	080092b1 	.word	0x080092b1
 800928c:	080092b9 	.word	0x080092b9
 8009290:	2300      	movs	r3, #0
 8009292:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009296:	e086      	b.n	80093a6 <UART_SetConfig+0x5a6>
 8009298:	2304      	movs	r3, #4
 800929a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800929e:	e082      	b.n	80093a6 <UART_SetConfig+0x5a6>
 80092a0:	2308      	movs	r3, #8
 80092a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80092a6:	e07e      	b.n	80093a6 <UART_SetConfig+0x5a6>
 80092a8:	2310      	movs	r3, #16
 80092aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80092ae:	e07a      	b.n	80093a6 <UART_SetConfig+0x5a6>
 80092b0:	2320      	movs	r3, #32
 80092b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80092b6:	e076      	b.n	80093a6 <UART_SetConfig+0x5a6>
 80092b8:	2340      	movs	r3, #64	@ 0x40
 80092ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80092be:	e072      	b.n	80093a6 <UART_SetConfig+0x5a6>
 80092c0:	2380      	movs	r3, #128	@ 0x80
 80092c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80092c6:	e06e      	b.n	80093a6 <UART_SetConfig+0x5a6>
 80092c8:	697b      	ldr	r3, [r7, #20]
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	4a75      	ldr	r2, [pc, #468]	@ (80094a4 <UART_SetConfig+0x6a4>)
 80092ce:	4293      	cmp	r3, r2
 80092d0:	d130      	bne.n	8009334 <UART_SetConfig+0x534>
 80092d2:	4b72      	ldr	r3, [pc, #456]	@ (800949c <UART_SetConfig+0x69c>)
 80092d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80092d6:	f003 0307 	and.w	r3, r3, #7
 80092da:	2b05      	cmp	r3, #5
 80092dc:	d826      	bhi.n	800932c <UART_SetConfig+0x52c>
 80092de:	a201      	add	r2, pc, #4	@ (adr r2, 80092e4 <UART_SetConfig+0x4e4>)
 80092e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80092e4:	080092fd 	.word	0x080092fd
 80092e8:	08009305 	.word	0x08009305
 80092ec:	0800930d 	.word	0x0800930d
 80092f0:	08009315 	.word	0x08009315
 80092f4:	0800931d 	.word	0x0800931d
 80092f8:	08009325 	.word	0x08009325
 80092fc:	2300      	movs	r3, #0
 80092fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009302:	e050      	b.n	80093a6 <UART_SetConfig+0x5a6>
 8009304:	2304      	movs	r3, #4
 8009306:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800930a:	e04c      	b.n	80093a6 <UART_SetConfig+0x5a6>
 800930c:	2308      	movs	r3, #8
 800930e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009312:	e048      	b.n	80093a6 <UART_SetConfig+0x5a6>
 8009314:	2310      	movs	r3, #16
 8009316:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800931a:	e044      	b.n	80093a6 <UART_SetConfig+0x5a6>
 800931c:	2320      	movs	r3, #32
 800931e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009322:	e040      	b.n	80093a6 <UART_SetConfig+0x5a6>
 8009324:	2340      	movs	r3, #64	@ 0x40
 8009326:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800932a:	e03c      	b.n	80093a6 <UART_SetConfig+0x5a6>
 800932c:	2380      	movs	r3, #128	@ 0x80
 800932e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009332:	e038      	b.n	80093a6 <UART_SetConfig+0x5a6>
 8009334:	697b      	ldr	r3, [r7, #20]
 8009336:	681b      	ldr	r3, [r3, #0]
 8009338:	4a5b      	ldr	r2, [pc, #364]	@ (80094a8 <UART_SetConfig+0x6a8>)
 800933a:	4293      	cmp	r3, r2
 800933c:	d130      	bne.n	80093a0 <UART_SetConfig+0x5a0>
 800933e:	4b57      	ldr	r3, [pc, #348]	@ (800949c <UART_SetConfig+0x69c>)
 8009340:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009342:	f003 0307 	and.w	r3, r3, #7
 8009346:	2b05      	cmp	r3, #5
 8009348:	d826      	bhi.n	8009398 <UART_SetConfig+0x598>
 800934a:	a201      	add	r2, pc, #4	@ (adr r2, 8009350 <UART_SetConfig+0x550>)
 800934c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009350:	08009369 	.word	0x08009369
 8009354:	08009371 	.word	0x08009371
 8009358:	08009379 	.word	0x08009379
 800935c:	08009381 	.word	0x08009381
 8009360:	08009389 	.word	0x08009389
 8009364:	08009391 	.word	0x08009391
 8009368:	2302      	movs	r3, #2
 800936a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800936e:	e01a      	b.n	80093a6 <UART_SetConfig+0x5a6>
 8009370:	2304      	movs	r3, #4
 8009372:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009376:	e016      	b.n	80093a6 <UART_SetConfig+0x5a6>
 8009378:	2308      	movs	r3, #8
 800937a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800937e:	e012      	b.n	80093a6 <UART_SetConfig+0x5a6>
 8009380:	2310      	movs	r3, #16
 8009382:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009386:	e00e      	b.n	80093a6 <UART_SetConfig+0x5a6>
 8009388:	2320      	movs	r3, #32
 800938a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800938e:	e00a      	b.n	80093a6 <UART_SetConfig+0x5a6>
 8009390:	2340      	movs	r3, #64	@ 0x40
 8009392:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009396:	e006      	b.n	80093a6 <UART_SetConfig+0x5a6>
 8009398:	2380      	movs	r3, #128	@ 0x80
 800939a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800939e:	e002      	b.n	80093a6 <UART_SetConfig+0x5a6>
 80093a0:	2380      	movs	r3, #128	@ 0x80
 80093a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80093a6:	697b      	ldr	r3, [r7, #20]
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	4a3f      	ldr	r2, [pc, #252]	@ (80094a8 <UART_SetConfig+0x6a8>)
 80093ac:	4293      	cmp	r3, r2
 80093ae:	f040 80f8 	bne.w	80095a2 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80093b2:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80093b6:	2b20      	cmp	r3, #32
 80093b8:	dc46      	bgt.n	8009448 <UART_SetConfig+0x648>
 80093ba:	2b02      	cmp	r3, #2
 80093bc:	f2c0 8082 	blt.w	80094c4 <UART_SetConfig+0x6c4>
 80093c0:	3b02      	subs	r3, #2
 80093c2:	2b1e      	cmp	r3, #30
 80093c4:	d87e      	bhi.n	80094c4 <UART_SetConfig+0x6c4>
 80093c6:	a201      	add	r2, pc, #4	@ (adr r2, 80093cc <UART_SetConfig+0x5cc>)
 80093c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80093cc:	0800944f 	.word	0x0800944f
 80093d0:	080094c5 	.word	0x080094c5
 80093d4:	08009457 	.word	0x08009457
 80093d8:	080094c5 	.word	0x080094c5
 80093dc:	080094c5 	.word	0x080094c5
 80093e0:	080094c5 	.word	0x080094c5
 80093e4:	08009467 	.word	0x08009467
 80093e8:	080094c5 	.word	0x080094c5
 80093ec:	080094c5 	.word	0x080094c5
 80093f0:	080094c5 	.word	0x080094c5
 80093f4:	080094c5 	.word	0x080094c5
 80093f8:	080094c5 	.word	0x080094c5
 80093fc:	080094c5 	.word	0x080094c5
 8009400:	080094c5 	.word	0x080094c5
 8009404:	08009477 	.word	0x08009477
 8009408:	080094c5 	.word	0x080094c5
 800940c:	080094c5 	.word	0x080094c5
 8009410:	080094c5 	.word	0x080094c5
 8009414:	080094c5 	.word	0x080094c5
 8009418:	080094c5 	.word	0x080094c5
 800941c:	080094c5 	.word	0x080094c5
 8009420:	080094c5 	.word	0x080094c5
 8009424:	080094c5 	.word	0x080094c5
 8009428:	080094c5 	.word	0x080094c5
 800942c:	080094c5 	.word	0x080094c5
 8009430:	080094c5 	.word	0x080094c5
 8009434:	080094c5 	.word	0x080094c5
 8009438:	080094c5 	.word	0x080094c5
 800943c:	080094c5 	.word	0x080094c5
 8009440:	080094c5 	.word	0x080094c5
 8009444:	080094b7 	.word	0x080094b7
 8009448:	2b40      	cmp	r3, #64	@ 0x40
 800944a:	d037      	beq.n	80094bc <UART_SetConfig+0x6bc>
 800944c:	e03a      	b.n	80094c4 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800944e:	f7fc ff6b 	bl	8006328 <HAL_RCCEx_GetD3PCLK1Freq>
 8009452:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009454:	e03c      	b.n	80094d0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009456:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800945a:	4618      	mov	r0, r3
 800945c:	f7fc ff7a 	bl	8006354 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009460:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009462:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009464:	e034      	b.n	80094d0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009466:	f107 0318 	add.w	r3, r7, #24
 800946a:	4618      	mov	r0, r3
 800946c:	f7fd f8c6 	bl	80065fc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009470:	69fb      	ldr	r3, [r7, #28]
 8009472:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009474:	e02c      	b.n	80094d0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009476:	4b09      	ldr	r3, [pc, #36]	@ (800949c <UART_SetConfig+0x69c>)
 8009478:	681b      	ldr	r3, [r3, #0]
 800947a:	f003 0320 	and.w	r3, r3, #32
 800947e:	2b00      	cmp	r3, #0
 8009480:	d016      	beq.n	80094b0 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8009482:	4b06      	ldr	r3, [pc, #24]	@ (800949c <UART_SetConfig+0x69c>)
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	08db      	lsrs	r3, r3, #3
 8009488:	f003 0303 	and.w	r3, r3, #3
 800948c:	4a07      	ldr	r2, [pc, #28]	@ (80094ac <UART_SetConfig+0x6ac>)
 800948e:	fa22 f303 	lsr.w	r3, r2, r3
 8009492:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009494:	e01c      	b.n	80094d0 <UART_SetConfig+0x6d0>
 8009496:	bf00      	nop
 8009498:	40011400 	.word	0x40011400
 800949c:	58024400 	.word	0x58024400
 80094a0:	40007800 	.word	0x40007800
 80094a4:	40007c00 	.word	0x40007c00
 80094a8:	58000c00 	.word	0x58000c00
 80094ac:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 80094b0:	4b9d      	ldr	r3, [pc, #628]	@ (8009728 <UART_SetConfig+0x928>)
 80094b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80094b4:	e00c      	b.n	80094d0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80094b6:	4b9d      	ldr	r3, [pc, #628]	@ (800972c <UART_SetConfig+0x92c>)
 80094b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80094ba:	e009      	b.n	80094d0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80094bc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80094c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80094c2:	e005      	b.n	80094d0 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 80094c4:	2300      	movs	r3, #0
 80094c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80094c8:	2301      	movs	r3, #1
 80094ca:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80094ce:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80094d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	f000 81de 	beq.w	8009894 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80094d8:	697b      	ldr	r3, [r7, #20]
 80094da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80094dc:	4a94      	ldr	r2, [pc, #592]	@ (8009730 <UART_SetConfig+0x930>)
 80094de:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80094e2:	461a      	mov	r2, r3
 80094e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80094e6:	fbb3 f3f2 	udiv	r3, r3, r2
 80094ea:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80094ec:	697b      	ldr	r3, [r7, #20]
 80094ee:	685a      	ldr	r2, [r3, #4]
 80094f0:	4613      	mov	r3, r2
 80094f2:	005b      	lsls	r3, r3, #1
 80094f4:	4413      	add	r3, r2
 80094f6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80094f8:	429a      	cmp	r2, r3
 80094fa:	d305      	bcc.n	8009508 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80094fc:	697b      	ldr	r3, [r7, #20]
 80094fe:	685b      	ldr	r3, [r3, #4]
 8009500:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009502:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009504:	429a      	cmp	r2, r3
 8009506:	d903      	bls.n	8009510 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8009508:	2301      	movs	r3, #1
 800950a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800950e:	e1c1      	b.n	8009894 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009510:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009512:	2200      	movs	r2, #0
 8009514:	60bb      	str	r3, [r7, #8]
 8009516:	60fa      	str	r2, [r7, #12]
 8009518:	697b      	ldr	r3, [r7, #20]
 800951a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800951c:	4a84      	ldr	r2, [pc, #528]	@ (8009730 <UART_SetConfig+0x930>)
 800951e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009522:	b29b      	uxth	r3, r3
 8009524:	2200      	movs	r2, #0
 8009526:	603b      	str	r3, [r7, #0]
 8009528:	607a      	str	r2, [r7, #4]
 800952a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800952e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8009532:	f7f7 f8e9 	bl	8000708 <__aeabi_uldivmod>
 8009536:	4602      	mov	r2, r0
 8009538:	460b      	mov	r3, r1
 800953a:	4610      	mov	r0, r2
 800953c:	4619      	mov	r1, r3
 800953e:	f04f 0200 	mov.w	r2, #0
 8009542:	f04f 0300 	mov.w	r3, #0
 8009546:	020b      	lsls	r3, r1, #8
 8009548:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800954c:	0202      	lsls	r2, r0, #8
 800954e:	6979      	ldr	r1, [r7, #20]
 8009550:	6849      	ldr	r1, [r1, #4]
 8009552:	0849      	lsrs	r1, r1, #1
 8009554:	2000      	movs	r0, #0
 8009556:	460c      	mov	r4, r1
 8009558:	4605      	mov	r5, r0
 800955a:	eb12 0804 	adds.w	r8, r2, r4
 800955e:	eb43 0905 	adc.w	r9, r3, r5
 8009562:	697b      	ldr	r3, [r7, #20]
 8009564:	685b      	ldr	r3, [r3, #4]
 8009566:	2200      	movs	r2, #0
 8009568:	469a      	mov	sl, r3
 800956a:	4693      	mov	fp, r2
 800956c:	4652      	mov	r2, sl
 800956e:	465b      	mov	r3, fp
 8009570:	4640      	mov	r0, r8
 8009572:	4649      	mov	r1, r9
 8009574:	f7f7 f8c8 	bl	8000708 <__aeabi_uldivmod>
 8009578:	4602      	mov	r2, r0
 800957a:	460b      	mov	r3, r1
 800957c:	4613      	mov	r3, r2
 800957e:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009580:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009582:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009586:	d308      	bcc.n	800959a <UART_SetConfig+0x79a>
 8009588:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800958a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800958e:	d204      	bcs.n	800959a <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8009590:	697b      	ldr	r3, [r7, #20]
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009596:	60da      	str	r2, [r3, #12]
 8009598:	e17c      	b.n	8009894 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800959a:	2301      	movs	r3, #1
 800959c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80095a0:	e178      	b.n	8009894 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80095a2:	697b      	ldr	r3, [r7, #20]
 80095a4:	69db      	ldr	r3, [r3, #28]
 80095a6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80095aa:	f040 80c5 	bne.w	8009738 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 80095ae:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80095b2:	2b20      	cmp	r3, #32
 80095b4:	dc48      	bgt.n	8009648 <UART_SetConfig+0x848>
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	db7b      	blt.n	80096b2 <UART_SetConfig+0x8b2>
 80095ba:	2b20      	cmp	r3, #32
 80095bc:	d879      	bhi.n	80096b2 <UART_SetConfig+0x8b2>
 80095be:	a201      	add	r2, pc, #4	@ (adr r2, 80095c4 <UART_SetConfig+0x7c4>)
 80095c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80095c4:	0800964f 	.word	0x0800964f
 80095c8:	08009657 	.word	0x08009657
 80095cc:	080096b3 	.word	0x080096b3
 80095d0:	080096b3 	.word	0x080096b3
 80095d4:	0800965f 	.word	0x0800965f
 80095d8:	080096b3 	.word	0x080096b3
 80095dc:	080096b3 	.word	0x080096b3
 80095e0:	080096b3 	.word	0x080096b3
 80095e4:	0800966f 	.word	0x0800966f
 80095e8:	080096b3 	.word	0x080096b3
 80095ec:	080096b3 	.word	0x080096b3
 80095f0:	080096b3 	.word	0x080096b3
 80095f4:	080096b3 	.word	0x080096b3
 80095f8:	080096b3 	.word	0x080096b3
 80095fc:	080096b3 	.word	0x080096b3
 8009600:	080096b3 	.word	0x080096b3
 8009604:	0800967f 	.word	0x0800967f
 8009608:	080096b3 	.word	0x080096b3
 800960c:	080096b3 	.word	0x080096b3
 8009610:	080096b3 	.word	0x080096b3
 8009614:	080096b3 	.word	0x080096b3
 8009618:	080096b3 	.word	0x080096b3
 800961c:	080096b3 	.word	0x080096b3
 8009620:	080096b3 	.word	0x080096b3
 8009624:	080096b3 	.word	0x080096b3
 8009628:	080096b3 	.word	0x080096b3
 800962c:	080096b3 	.word	0x080096b3
 8009630:	080096b3 	.word	0x080096b3
 8009634:	080096b3 	.word	0x080096b3
 8009638:	080096b3 	.word	0x080096b3
 800963c:	080096b3 	.word	0x080096b3
 8009640:	080096b3 	.word	0x080096b3
 8009644:	080096a5 	.word	0x080096a5
 8009648:	2b40      	cmp	r3, #64	@ 0x40
 800964a:	d02e      	beq.n	80096aa <UART_SetConfig+0x8aa>
 800964c:	e031      	b.n	80096b2 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800964e:	f7fb fbf3 	bl	8004e38 <HAL_RCC_GetPCLK1Freq>
 8009652:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009654:	e033      	b.n	80096be <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009656:	f7fb fc05 	bl	8004e64 <HAL_RCC_GetPCLK2Freq>
 800965a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800965c:	e02f      	b.n	80096be <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800965e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009662:	4618      	mov	r0, r3
 8009664:	f7fc fe76 	bl	8006354 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009668:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800966a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800966c:	e027      	b.n	80096be <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800966e:	f107 0318 	add.w	r3, r7, #24
 8009672:	4618      	mov	r0, r3
 8009674:	f7fc ffc2 	bl	80065fc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009678:	69fb      	ldr	r3, [r7, #28]
 800967a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800967c:	e01f      	b.n	80096be <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800967e:	4b2d      	ldr	r3, [pc, #180]	@ (8009734 <UART_SetConfig+0x934>)
 8009680:	681b      	ldr	r3, [r3, #0]
 8009682:	f003 0320 	and.w	r3, r3, #32
 8009686:	2b00      	cmp	r3, #0
 8009688:	d009      	beq.n	800969e <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800968a:	4b2a      	ldr	r3, [pc, #168]	@ (8009734 <UART_SetConfig+0x934>)
 800968c:	681b      	ldr	r3, [r3, #0]
 800968e:	08db      	lsrs	r3, r3, #3
 8009690:	f003 0303 	and.w	r3, r3, #3
 8009694:	4a24      	ldr	r2, [pc, #144]	@ (8009728 <UART_SetConfig+0x928>)
 8009696:	fa22 f303 	lsr.w	r3, r2, r3
 800969a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800969c:	e00f      	b.n	80096be <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800969e:	4b22      	ldr	r3, [pc, #136]	@ (8009728 <UART_SetConfig+0x928>)
 80096a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80096a2:	e00c      	b.n	80096be <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80096a4:	4b21      	ldr	r3, [pc, #132]	@ (800972c <UART_SetConfig+0x92c>)
 80096a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80096a8:	e009      	b.n	80096be <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80096aa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80096ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80096b0:	e005      	b.n	80096be <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 80096b2:	2300      	movs	r3, #0
 80096b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80096b6:	2301      	movs	r3, #1
 80096b8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80096bc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80096be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80096c0:	2b00      	cmp	r3, #0
 80096c2:	f000 80e7 	beq.w	8009894 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80096c6:	697b      	ldr	r3, [r7, #20]
 80096c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80096ca:	4a19      	ldr	r2, [pc, #100]	@ (8009730 <UART_SetConfig+0x930>)
 80096cc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80096d0:	461a      	mov	r2, r3
 80096d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80096d4:	fbb3 f3f2 	udiv	r3, r3, r2
 80096d8:	005a      	lsls	r2, r3, #1
 80096da:	697b      	ldr	r3, [r7, #20]
 80096dc:	685b      	ldr	r3, [r3, #4]
 80096de:	085b      	lsrs	r3, r3, #1
 80096e0:	441a      	add	r2, r3
 80096e2:	697b      	ldr	r3, [r7, #20]
 80096e4:	685b      	ldr	r3, [r3, #4]
 80096e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80096ea:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80096ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096ee:	2b0f      	cmp	r3, #15
 80096f0:	d916      	bls.n	8009720 <UART_SetConfig+0x920>
 80096f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80096f8:	d212      	bcs.n	8009720 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80096fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096fc:	b29b      	uxth	r3, r3
 80096fe:	f023 030f 	bic.w	r3, r3, #15
 8009702:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009704:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009706:	085b      	lsrs	r3, r3, #1
 8009708:	b29b      	uxth	r3, r3
 800970a:	f003 0307 	and.w	r3, r3, #7
 800970e:	b29a      	uxth	r2, r3
 8009710:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8009712:	4313      	orrs	r3, r2
 8009714:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8009716:	697b      	ldr	r3, [r7, #20]
 8009718:	681b      	ldr	r3, [r3, #0]
 800971a:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800971c:	60da      	str	r2, [r3, #12]
 800971e:	e0b9      	b.n	8009894 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8009720:	2301      	movs	r3, #1
 8009722:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8009726:	e0b5      	b.n	8009894 <UART_SetConfig+0xa94>
 8009728:	03d09000 	.word	0x03d09000
 800972c:	003d0900 	.word	0x003d0900
 8009730:	080118a8 	.word	0x080118a8
 8009734:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8009738:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800973c:	2b20      	cmp	r3, #32
 800973e:	dc49      	bgt.n	80097d4 <UART_SetConfig+0x9d4>
 8009740:	2b00      	cmp	r3, #0
 8009742:	db7c      	blt.n	800983e <UART_SetConfig+0xa3e>
 8009744:	2b20      	cmp	r3, #32
 8009746:	d87a      	bhi.n	800983e <UART_SetConfig+0xa3e>
 8009748:	a201      	add	r2, pc, #4	@ (adr r2, 8009750 <UART_SetConfig+0x950>)
 800974a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800974e:	bf00      	nop
 8009750:	080097db 	.word	0x080097db
 8009754:	080097e3 	.word	0x080097e3
 8009758:	0800983f 	.word	0x0800983f
 800975c:	0800983f 	.word	0x0800983f
 8009760:	080097eb 	.word	0x080097eb
 8009764:	0800983f 	.word	0x0800983f
 8009768:	0800983f 	.word	0x0800983f
 800976c:	0800983f 	.word	0x0800983f
 8009770:	080097fb 	.word	0x080097fb
 8009774:	0800983f 	.word	0x0800983f
 8009778:	0800983f 	.word	0x0800983f
 800977c:	0800983f 	.word	0x0800983f
 8009780:	0800983f 	.word	0x0800983f
 8009784:	0800983f 	.word	0x0800983f
 8009788:	0800983f 	.word	0x0800983f
 800978c:	0800983f 	.word	0x0800983f
 8009790:	0800980b 	.word	0x0800980b
 8009794:	0800983f 	.word	0x0800983f
 8009798:	0800983f 	.word	0x0800983f
 800979c:	0800983f 	.word	0x0800983f
 80097a0:	0800983f 	.word	0x0800983f
 80097a4:	0800983f 	.word	0x0800983f
 80097a8:	0800983f 	.word	0x0800983f
 80097ac:	0800983f 	.word	0x0800983f
 80097b0:	0800983f 	.word	0x0800983f
 80097b4:	0800983f 	.word	0x0800983f
 80097b8:	0800983f 	.word	0x0800983f
 80097bc:	0800983f 	.word	0x0800983f
 80097c0:	0800983f 	.word	0x0800983f
 80097c4:	0800983f 	.word	0x0800983f
 80097c8:	0800983f 	.word	0x0800983f
 80097cc:	0800983f 	.word	0x0800983f
 80097d0:	08009831 	.word	0x08009831
 80097d4:	2b40      	cmp	r3, #64	@ 0x40
 80097d6:	d02e      	beq.n	8009836 <UART_SetConfig+0xa36>
 80097d8:	e031      	b.n	800983e <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80097da:	f7fb fb2d 	bl	8004e38 <HAL_RCC_GetPCLK1Freq>
 80097de:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80097e0:	e033      	b.n	800984a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80097e2:	f7fb fb3f 	bl	8004e64 <HAL_RCC_GetPCLK2Freq>
 80097e6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80097e8:	e02f      	b.n	800984a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80097ea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80097ee:	4618      	mov	r0, r3
 80097f0:	f7fc fdb0 	bl	8006354 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80097f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80097f8:	e027      	b.n	800984a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80097fa:	f107 0318 	add.w	r3, r7, #24
 80097fe:	4618      	mov	r0, r3
 8009800:	f7fc fefc 	bl	80065fc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009804:	69fb      	ldr	r3, [r7, #28]
 8009806:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009808:	e01f      	b.n	800984a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800980a:	4b2d      	ldr	r3, [pc, #180]	@ (80098c0 <UART_SetConfig+0xac0>)
 800980c:	681b      	ldr	r3, [r3, #0]
 800980e:	f003 0320 	and.w	r3, r3, #32
 8009812:	2b00      	cmp	r3, #0
 8009814:	d009      	beq.n	800982a <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8009816:	4b2a      	ldr	r3, [pc, #168]	@ (80098c0 <UART_SetConfig+0xac0>)
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	08db      	lsrs	r3, r3, #3
 800981c:	f003 0303 	and.w	r3, r3, #3
 8009820:	4a28      	ldr	r2, [pc, #160]	@ (80098c4 <UART_SetConfig+0xac4>)
 8009822:	fa22 f303 	lsr.w	r3, r2, r3
 8009826:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009828:	e00f      	b.n	800984a <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800982a:	4b26      	ldr	r3, [pc, #152]	@ (80098c4 <UART_SetConfig+0xac4>)
 800982c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800982e:	e00c      	b.n	800984a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8009830:	4b25      	ldr	r3, [pc, #148]	@ (80098c8 <UART_SetConfig+0xac8>)
 8009832:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009834:	e009      	b.n	800984a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009836:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800983a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800983c:	e005      	b.n	800984a <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800983e:	2300      	movs	r3, #0
 8009840:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8009842:	2301      	movs	r3, #1
 8009844:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8009848:	bf00      	nop
    }

    if (pclk != 0U)
 800984a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800984c:	2b00      	cmp	r3, #0
 800984e:	d021      	beq.n	8009894 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009850:	697b      	ldr	r3, [r7, #20]
 8009852:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009854:	4a1d      	ldr	r2, [pc, #116]	@ (80098cc <UART_SetConfig+0xacc>)
 8009856:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800985a:	461a      	mov	r2, r3
 800985c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800985e:	fbb3 f2f2 	udiv	r2, r3, r2
 8009862:	697b      	ldr	r3, [r7, #20]
 8009864:	685b      	ldr	r3, [r3, #4]
 8009866:	085b      	lsrs	r3, r3, #1
 8009868:	441a      	add	r2, r3
 800986a:	697b      	ldr	r3, [r7, #20]
 800986c:	685b      	ldr	r3, [r3, #4]
 800986e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009872:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009874:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009876:	2b0f      	cmp	r3, #15
 8009878:	d909      	bls.n	800988e <UART_SetConfig+0xa8e>
 800987a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800987c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009880:	d205      	bcs.n	800988e <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009882:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009884:	b29a      	uxth	r2, r3
 8009886:	697b      	ldr	r3, [r7, #20]
 8009888:	681b      	ldr	r3, [r3, #0]
 800988a:	60da      	str	r2, [r3, #12]
 800988c:	e002      	b.n	8009894 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800988e:	2301      	movs	r3, #1
 8009890:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009894:	697b      	ldr	r3, [r7, #20]
 8009896:	2201      	movs	r2, #1
 8009898:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800989c:	697b      	ldr	r3, [r7, #20]
 800989e:	2201      	movs	r2, #1
 80098a0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80098a4:	697b      	ldr	r3, [r7, #20]
 80098a6:	2200      	movs	r2, #0
 80098a8:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80098aa:	697b      	ldr	r3, [r7, #20]
 80098ac:	2200      	movs	r2, #0
 80098ae:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80098b0:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 80098b4:	4618      	mov	r0, r3
 80098b6:	3748      	adds	r7, #72	@ 0x48
 80098b8:	46bd      	mov	sp, r7
 80098ba:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80098be:	bf00      	nop
 80098c0:	58024400 	.word	0x58024400
 80098c4:	03d09000 	.word	0x03d09000
 80098c8:	003d0900 	.word	0x003d0900
 80098cc:	080118a8 	.word	0x080118a8

080098d0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80098d0:	b480      	push	{r7}
 80098d2:	b083      	sub	sp, #12
 80098d4:	af00      	add	r7, sp, #0
 80098d6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80098dc:	f003 0308 	and.w	r3, r3, #8
 80098e0:	2b00      	cmp	r3, #0
 80098e2:	d00a      	beq.n	80098fa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	685b      	ldr	r3, [r3, #4]
 80098ea:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	681b      	ldr	r3, [r3, #0]
 80098f6:	430a      	orrs	r2, r1
 80098f8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80098fe:	f003 0301 	and.w	r3, r3, #1
 8009902:	2b00      	cmp	r3, #0
 8009904:	d00a      	beq.n	800991c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	681b      	ldr	r3, [r3, #0]
 800990a:	685b      	ldr	r3, [r3, #4]
 800990c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	430a      	orrs	r2, r1
 800991a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009920:	f003 0302 	and.w	r3, r3, #2
 8009924:	2b00      	cmp	r3, #0
 8009926:	d00a      	beq.n	800993e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	685b      	ldr	r3, [r3, #4]
 800992e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	681b      	ldr	r3, [r3, #0]
 800993a:	430a      	orrs	r2, r1
 800993c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009942:	f003 0304 	and.w	r3, r3, #4
 8009946:	2b00      	cmp	r3, #0
 8009948:	d00a      	beq.n	8009960 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	681b      	ldr	r3, [r3, #0]
 800994e:	685b      	ldr	r3, [r3, #4]
 8009950:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	681b      	ldr	r3, [r3, #0]
 800995c:	430a      	orrs	r2, r1
 800995e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009964:	f003 0310 	and.w	r3, r3, #16
 8009968:	2b00      	cmp	r3, #0
 800996a:	d00a      	beq.n	8009982 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	681b      	ldr	r3, [r3, #0]
 8009970:	689b      	ldr	r3, [r3, #8]
 8009972:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	681b      	ldr	r3, [r3, #0]
 800997e:	430a      	orrs	r2, r1
 8009980:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009986:	f003 0320 	and.w	r3, r3, #32
 800998a:	2b00      	cmp	r3, #0
 800998c:	d00a      	beq.n	80099a4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	681b      	ldr	r3, [r3, #0]
 8009992:	689b      	ldr	r3, [r3, #8]
 8009994:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	430a      	orrs	r2, r1
 80099a2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80099a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80099ac:	2b00      	cmp	r3, #0
 80099ae:	d01a      	beq.n	80099e6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	681b      	ldr	r3, [r3, #0]
 80099b4:	685b      	ldr	r3, [r3, #4]
 80099b6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	681b      	ldr	r3, [r3, #0]
 80099c2:	430a      	orrs	r2, r1
 80099c4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80099ca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80099ce:	d10a      	bne.n	80099e6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	685b      	ldr	r3, [r3, #4]
 80099d6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	430a      	orrs	r2, r1
 80099e4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80099ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80099ee:	2b00      	cmp	r3, #0
 80099f0:	d00a      	beq.n	8009a08 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	681b      	ldr	r3, [r3, #0]
 80099f6:	685b      	ldr	r3, [r3, #4]
 80099f8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	681b      	ldr	r3, [r3, #0]
 8009a04:	430a      	orrs	r2, r1
 8009a06:	605a      	str	r2, [r3, #4]
  }
}
 8009a08:	bf00      	nop
 8009a0a:	370c      	adds	r7, #12
 8009a0c:	46bd      	mov	sp, r7
 8009a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a12:	4770      	bx	lr

08009a14 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009a14:	b580      	push	{r7, lr}
 8009a16:	b098      	sub	sp, #96	@ 0x60
 8009a18:	af02      	add	r7, sp, #8
 8009a1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	2200      	movs	r2, #0
 8009a20:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009a24:	f7f9 f952 	bl	8002ccc <HAL_GetTick>
 8009a28:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	681b      	ldr	r3, [r3, #0]
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	f003 0308 	and.w	r3, r3, #8
 8009a34:	2b08      	cmp	r3, #8
 8009a36:	d12f      	bne.n	8009a98 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009a38:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009a3c:	9300      	str	r3, [sp, #0]
 8009a3e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009a40:	2200      	movs	r2, #0
 8009a42:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8009a46:	6878      	ldr	r0, [r7, #4]
 8009a48:	f000 f88e 	bl	8009b68 <UART_WaitOnFlagUntilTimeout>
 8009a4c:	4603      	mov	r3, r0
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	d022      	beq.n	8009a98 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a5a:	e853 3f00 	ldrex	r3, [r3]
 8009a5e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009a60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009a62:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009a66:	653b      	str	r3, [r7, #80]	@ 0x50
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	461a      	mov	r2, r3
 8009a6e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009a70:	647b      	str	r3, [r7, #68]	@ 0x44
 8009a72:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a74:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009a76:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009a78:	e841 2300 	strex	r3, r2, [r1]
 8009a7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009a7e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009a80:	2b00      	cmp	r3, #0
 8009a82:	d1e6      	bne.n	8009a52 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	2220      	movs	r2, #32
 8009a88:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	2200      	movs	r2, #0
 8009a90:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009a94:	2303      	movs	r3, #3
 8009a96:	e063      	b.n	8009b60 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	681b      	ldr	r3, [r3, #0]
 8009a9c:	681b      	ldr	r3, [r3, #0]
 8009a9e:	f003 0304 	and.w	r3, r3, #4
 8009aa2:	2b04      	cmp	r3, #4
 8009aa4:	d149      	bne.n	8009b3a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009aa6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009aaa:	9300      	str	r3, [sp, #0]
 8009aac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009aae:	2200      	movs	r2, #0
 8009ab0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8009ab4:	6878      	ldr	r0, [r7, #4]
 8009ab6:	f000 f857 	bl	8009b68 <UART_WaitOnFlagUntilTimeout>
 8009aba:	4603      	mov	r3, r0
 8009abc:	2b00      	cmp	r3, #0
 8009abe:	d03c      	beq.n	8009b3a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	681b      	ldr	r3, [r3, #0]
 8009ac4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ac6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ac8:	e853 3f00 	ldrex	r3, [r3]
 8009acc:	623b      	str	r3, [r7, #32]
   return(result);
 8009ace:	6a3b      	ldr	r3, [r7, #32]
 8009ad0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009ad4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	681b      	ldr	r3, [r3, #0]
 8009ada:	461a      	mov	r2, r3
 8009adc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009ade:	633b      	str	r3, [r7, #48]	@ 0x30
 8009ae0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ae2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009ae4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009ae6:	e841 2300 	strex	r3, r2, [r1]
 8009aea:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009aec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009aee:	2b00      	cmp	r3, #0
 8009af0:	d1e6      	bne.n	8009ac0 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	3308      	adds	r3, #8
 8009af8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009afa:	693b      	ldr	r3, [r7, #16]
 8009afc:	e853 3f00 	ldrex	r3, [r3]
 8009b00:	60fb      	str	r3, [r7, #12]
   return(result);
 8009b02:	68fb      	ldr	r3, [r7, #12]
 8009b04:	f023 0301 	bic.w	r3, r3, #1
 8009b08:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	681b      	ldr	r3, [r3, #0]
 8009b0e:	3308      	adds	r3, #8
 8009b10:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009b12:	61fa      	str	r2, [r7, #28]
 8009b14:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b16:	69b9      	ldr	r1, [r7, #24]
 8009b18:	69fa      	ldr	r2, [r7, #28]
 8009b1a:	e841 2300 	strex	r3, r2, [r1]
 8009b1e:	617b      	str	r3, [r7, #20]
   return(result);
 8009b20:	697b      	ldr	r3, [r7, #20]
 8009b22:	2b00      	cmp	r3, #0
 8009b24:	d1e5      	bne.n	8009af2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	2220      	movs	r2, #32
 8009b2a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	2200      	movs	r2, #0
 8009b32:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009b36:	2303      	movs	r3, #3
 8009b38:	e012      	b.n	8009b60 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	2220      	movs	r2, #32
 8009b3e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	2220      	movs	r2, #32
 8009b46:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	2200      	movs	r2, #0
 8009b4e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	2200      	movs	r2, #0
 8009b54:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	2200      	movs	r2, #0
 8009b5a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009b5e:	2300      	movs	r3, #0
}
 8009b60:	4618      	mov	r0, r3
 8009b62:	3758      	adds	r7, #88	@ 0x58
 8009b64:	46bd      	mov	sp, r7
 8009b66:	bd80      	pop	{r7, pc}

08009b68 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009b68:	b580      	push	{r7, lr}
 8009b6a:	b084      	sub	sp, #16
 8009b6c:	af00      	add	r7, sp, #0
 8009b6e:	60f8      	str	r0, [r7, #12]
 8009b70:	60b9      	str	r1, [r7, #8]
 8009b72:	603b      	str	r3, [r7, #0]
 8009b74:	4613      	mov	r3, r2
 8009b76:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009b78:	e04f      	b.n	8009c1a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009b7a:	69bb      	ldr	r3, [r7, #24]
 8009b7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b80:	d04b      	beq.n	8009c1a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009b82:	f7f9 f8a3 	bl	8002ccc <HAL_GetTick>
 8009b86:	4602      	mov	r2, r0
 8009b88:	683b      	ldr	r3, [r7, #0]
 8009b8a:	1ad3      	subs	r3, r2, r3
 8009b8c:	69ba      	ldr	r2, [r7, #24]
 8009b8e:	429a      	cmp	r2, r3
 8009b90:	d302      	bcc.n	8009b98 <UART_WaitOnFlagUntilTimeout+0x30>
 8009b92:	69bb      	ldr	r3, [r7, #24]
 8009b94:	2b00      	cmp	r3, #0
 8009b96:	d101      	bne.n	8009b9c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009b98:	2303      	movs	r3, #3
 8009b9a:	e04e      	b.n	8009c3a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009b9c:	68fb      	ldr	r3, [r7, #12]
 8009b9e:	681b      	ldr	r3, [r3, #0]
 8009ba0:	681b      	ldr	r3, [r3, #0]
 8009ba2:	f003 0304 	and.w	r3, r3, #4
 8009ba6:	2b00      	cmp	r3, #0
 8009ba8:	d037      	beq.n	8009c1a <UART_WaitOnFlagUntilTimeout+0xb2>
 8009baa:	68bb      	ldr	r3, [r7, #8]
 8009bac:	2b80      	cmp	r3, #128	@ 0x80
 8009bae:	d034      	beq.n	8009c1a <UART_WaitOnFlagUntilTimeout+0xb2>
 8009bb0:	68bb      	ldr	r3, [r7, #8]
 8009bb2:	2b40      	cmp	r3, #64	@ 0x40
 8009bb4:	d031      	beq.n	8009c1a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009bb6:	68fb      	ldr	r3, [r7, #12]
 8009bb8:	681b      	ldr	r3, [r3, #0]
 8009bba:	69db      	ldr	r3, [r3, #28]
 8009bbc:	f003 0308 	and.w	r3, r3, #8
 8009bc0:	2b08      	cmp	r3, #8
 8009bc2:	d110      	bne.n	8009be6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009bc4:	68fb      	ldr	r3, [r7, #12]
 8009bc6:	681b      	ldr	r3, [r3, #0]
 8009bc8:	2208      	movs	r2, #8
 8009bca:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009bcc:	68f8      	ldr	r0, [r7, #12]
 8009bce:	f000 f839 	bl	8009c44 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009bd2:	68fb      	ldr	r3, [r7, #12]
 8009bd4:	2208      	movs	r2, #8
 8009bd6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009bda:	68fb      	ldr	r3, [r7, #12]
 8009bdc:	2200      	movs	r2, #0
 8009bde:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8009be2:	2301      	movs	r3, #1
 8009be4:	e029      	b.n	8009c3a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009be6:	68fb      	ldr	r3, [r7, #12]
 8009be8:	681b      	ldr	r3, [r3, #0]
 8009bea:	69db      	ldr	r3, [r3, #28]
 8009bec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009bf0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009bf4:	d111      	bne.n	8009c1a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009bf6:	68fb      	ldr	r3, [r7, #12]
 8009bf8:	681b      	ldr	r3, [r3, #0]
 8009bfa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009bfe:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009c00:	68f8      	ldr	r0, [r7, #12]
 8009c02:	f000 f81f 	bl	8009c44 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009c06:	68fb      	ldr	r3, [r7, #12]
 8009c08:	2220      	movs	r2, #32
 8009c0a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009c0e:	68fb      	ldr	r3, [r7, #12]
 8009c10:	2200      	movs	r2, #0
 8009c12:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8009c16:	2303      	movs	r3, #3
 8009c18:	e00f      	b.n	8009c3a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009c1a:	68fb      	ldr	r3, [r7, #12]
 8009c1c:	681b      	ldr	r3, [r3, #0]
 8009c1e:	69da      	ldr	r2, [r3, #28]
 8009c20:	68bb      	ldr	r3, [r7, #8]
 8009c22:	4013      	ands	r3, r2
 8009c24:	68ba      	ldr	r2, [r7, #8]
 8009c26:	429a      	cmp	r2, r3
 8009c28:	bf0c      	ite	eq
 8009c2a:	2301      	moveq	r3, #1
 8009c2c:	2300      	movne	r3, #0
 8009c2e:	b2db      	uxtb	r3, r3
 8009c30:	461a      	mov	r2, r3
 8009c32:	79fb      	ldrb	r3, [r7, #7]
 8009c34:	429a      	cmp	r2, r3
 8009c36:	d0a0      	beq.n	8009b7a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009c38:	2300      	movs	r3, #0
}
 8009c3a:	4618      	mov	r0, r3
 8009c3c:	3710      	adds	r7, #16
 8009c3e:	46bd      	mov	sp, r7
 8009c40:	bd80      	pop	{r7, pc}
	...

08009c44 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009c44:	b480      	push	{r7}
 8009c46:	b095      	sub	sp, #84	@ 0x54
 8009c48:	af00      	add	r7, sp, #0
 8009c4a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009c54:	e853 3f00 	ldrex	r3, [r3]
 8009c58:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009c5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c5c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009c60:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	681b      	ldr	r3, [r3, #0]
 8009c66:	461a      	mov	r2, r3
 8009c68:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009c6a:	643b      	str	r3, [r7, #64]	@ 0x40
 8009c6c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c6e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009c70:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009c72:	e841 2300 	strex	r3, r2, [r1]
 8009c76:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009c78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c7a:	2b00      	cmp	r3, #0
 8009c7c:	d1e6      	bne.n	8009c4c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	681b      	ldr	r3, [r3, #0]
 8009c82:	3308      	adds	r3, #8
 8009c84:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c86:	6a3b      	ldr	r3, [r7, #32]
 8009c88:	e853 3f00 	ldrex	r3, [r3]
 8009c8c:	61fb      	str	r3, [r7, #28]
   return(result);
 8009c8e:	69fa      	ldr	r2, [r7, #28]
 8009c90:	4b1e      	ldr	r3, [pc, #120]	@ (8009d0c <UART_EndRxTransfer+0xc8>)
 8009c92:	4013      	ands	r3, r2
 8009c94:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	681b      	ldr	r3, [r3, #0]
 8009c9a:	3308      	adds	r3, #8
 8009c9c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009c9e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009ca0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ca2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009ca4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009ca6:	e841 2300 	strex	r3, r2, [r1]
 8009caa:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009cac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009cae:	2b00      	cmp	r3, #0
 8009cb0:	d1e5      	bne.n	8009c7e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009cb6:	2b01      	cmp	r3, #1
 8009cb8:	d118      	bne.n	8009cec <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	681b      	ldr	r3, [r3, #0]
 8009cbe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009cc0:	68fb      	ldr	r3, [r7, #12]
 8009cc2:	e853 3f00 	ldrex	r3, [r3]
 8009cc6:	60bb      	str	r3, [r7, #8]
   return(result);
 8009cc8:	68bb      	ldr	r3, [r7, #8]
 8009cca:	f023 0310 	bic.w	r3, r3, #16
 8009cce:	647b      	str	r3, [r7, #68]	@ 0x44
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	681b      	ldr	r3, [r3, #0]
 8009cd4:	461a      	mov	r2, r3
 8009cd6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009cd8:	61bb      	str	r3, [r7, #24]
 8009cda:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009cdc:	6979      	ldr	r1, [r7, #20]
 8009cde:	69ba      	ldr	r2, [r7, #24]
 8009ce0:	e841 2300 	strex	r3, r2, [r1]
 8009ce4:	613b      	str	r3, [r7, #16]
   return(result);
 8009ce6:	693b      	ldr	r3, [r7, #16]
 8009ce8:	2b00      	cmp	r3, #0
 8009cea:	d1e6      	bne.n	8009cba <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	2220      	movs	r2, #32
 8009cf0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	2200      	movs	r2, #0
 8009cf8:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	2200      	movs	r2, #0
 8009cfe:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8009d00:	bf00      	nop
 8009d02:	3754      	adds	r7, #84	@ 0x54
 8009d04:	46bd      	mov	sp, r7
 8009d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d0a:	4770      	bx	lr
 8009d0c:	effffffe 	.word	0xeffffffe

08009d10 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009d10:	b580      	push	{r7, lr}
 8009d12:	b084      	sub	sp, #16
 8009d14:	af00      	add	r7, sp, #0
 8009d16:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d1c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8009d1e:	68fb      	ldr	r3, [r7, #12]
 8009d20:	2200      	movs	r2, #0
 8009d22:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 8009d26:	68fb      	ldr	r3, [r7, #12]
 8009d28:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8009d2c:	68f8      	ldr	r0, [r7, #12]
 8009d2e:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009d30:	bf00      	nop
 8009d32:	3710      	adds	r7, #16
 8009d34:	46bd      	mov	sp, r7
 8009d36:	bd80      	pop	{r7, pc}

08009d38 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009d38:	b580      	push	{r7, lr}
 8009d3a:	b088      	sub	sp, #32
 8009d3c:	af00      	add	r7, sp, #0
 8009d3e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	681b      	ldr	r3, [r3, #0]
 8009d44:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d46:	68fb      	ldr	r3, [r7, #12]
 8009d48:	e853 3f00 	ldrex	r3, [r3]
 8009d4c:	60bb      	str	r3, [r7, #8]
   return(result);
 8009d4e:	68bb      	ldr	r3, [r7, #8]
 8009d50:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009d54:	61fb      	str	r3, [r7, #28]
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	681b      	ldr	r3, [r3, #0]
 8009d5a:	461a      	mov	r2, r3
 8009d5c:	69fb      	ldr	r3, [r7, #28]
 8009d5e:	61bb      	str	r3, [r7, #24]
 8009d60:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d62:	6979      	ldr	r1, [r7, #20]
 8009d64:	69ba      	ldr	r2, [r7, #24]
 8009d66:	e841 2300 	strex	r3, r2, [r1]
 8009d6a:	613b      	str	r3, [r7, #16]
   return(result);
 8009d6c:	693b      	ldr	r3, [r7, #16]
 8009d6e:	2b00      	cmp	r3, #0
 8009d70:	d1e6      	bne.n	8009d40 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	2220      	movs	r2, #32
 8009d76:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	2200      	movs	r2, #0
 8009d7e:	679a      	str	r2, [r3, #120]	@ 0x78

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009d86:	6878      	ldr	r0, [r7, #4]
 8009d88:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009d8a:	bf00      	nop
 8009d8c:	3720      	adds	r7, #32
 8009d8e:	46bd      	mov	sp, r7
 8009d90:	bd80      	pop	{r7, pc}

08009d92 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8009d92:	b480      	push	{r7}
 8009d94:	b083      	sub	sp, #12
 8009d96:	af00      	add	r7, sp, #0
 8009d98:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009d9a:	bf00      	nop
 8009d9c:	370c      	adds	r7, #12
 8009d9e:	46bd      	mov	sp, r7
 8009da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009da4:	4770      	bx	lr

08009da6 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8009da6:	b480      	push	{r7}
 8009da8:	b083      	sub	sp, #12
 8009daa:	af00      	add	r7, sp, #0
 8009dac:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8009dae:	bf00      	nop
 8009db0:	370c      	adds	r7, #12
 8009db2:	46bd      	mov	sp, r7
 8009db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009db8:	4770      	bx	lr

08009dba <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8009dba:	b480      	push	{r7}
 8009dbc:	b083      	sub	sp, #12
 8009dbe:	af00      	add	r7, sp, #0
 8009dc0:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8009dc2:	bf00      	nop
 8009dc4:	370c      	adds	r7, #12
 8009dc6:	46bd      	mov	sp, r7
 8009dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dcc:	4770      	bx	lr

08009dce <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009dce:	b480      	push	{r7}
 8009dd0:	b085      	sub	sp, #20
 8009dd2:	af00      	add	r7, sp, #0
 8009dd4:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009ddc:	2b01      	cmp	r3, #1
 8009dde:	d101      	bne.n	8009de4 <HAL_UARTEx_DisableFifoMode+0x16>
 8009de0:	2302      	movs	r3, #2
 8009de2:	e027      	b.n	8009e34 <HAL_UARTEx_DisableFifoMode+0x66>
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	2201      	movs	r2, #1
 8009de8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	2224      	movs	r2, #36	@ 0x24
 8009df0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	681b      	ldr	r3, [r3, #0]
 8009df8:	681b      	ldr	r3, [r3, #0]
 8009dfa:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	681b      	ldr	r3, [r3, #0]
 8009e00:	681a      	ldr	r2, [r3, #0]
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	681b      	ldr	r3, [r3, #0]
 8009e06:	f022 0201 	bic.w	r2, r2, #1
 8009e0a:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009e0c:	68fb      	ldr	r3, [r7, #12]
 8009e0e:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8009e12:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	2200      	movs	r2, #0
 8009e18:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	681b      	ldr	r3, [r3, #0]
 8009e1e:	68fa      	ldr	r2, [r7, #12]
 8009e20:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	2220      	movs	r2, #32
 8009e26:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	2200      	movs	r2, #0
 8009e2e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009e32:	2300      	movs	r3, #0
}
 8009e34:	4618      	mov	r0, r3
 8009e36:	3714      	adds	r7, #20
 8009e38:	46bd      	mov	sp, r7
 8009e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e3e:	4770      	bx	lr

08009e40 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009e40:	b580      	push	{r7, lr}
 8009e42:	b084      	sub	sp, #16
 8009e44:	af00      	add	r7, sp, #0
 8009e46:	6078      	str	r0, [r7, #4]
 8009e48:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009e50:	2b01      	cmp	r3, #1
 8009e52:	d101      	bne.n	8009e58 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8009e54:	2302      	movs	r3, #2
 8009e56:	e02d      	b.n	8009eb4 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	2201      	movs	r2, #1
 8009e5c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	2224      	movs	r2, #36	@ 0x24
 8009e64:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	681b      	ldr	r3, [r3, #0]
 8009e6c:	681b      	ldr	r3, [r3, #0]
 8009e6e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	681b      	ldr	r3, [r3, #0]
 8009e74:	681a      	ldr	r2, [r3, #0]
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	681b      	ldr	r3, [r3, #0]
 8009e7a:	f022 0201 	bic.w	r2, r2, #1
 8009e7e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	681b      	ldr	r3, [r3, #0]
 8009e84:	689b      	ldr	r3, [r3, #8]
 8009e86:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	681b      	ldr	r3, [r3, #0]
 8009e8e:	683a      	ldr	r2, [r7, #0]
 8009e90:	430a      	orrs	r2, r1
 8009e92:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009e94:	6878      	ldr	r0, [r7, #4]
 8009e96:	f000 f84f 	bl	8009f38 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	681b      	ldr	r3, [r3, #0]
 8009e9e:	68fa      	ldr	r2, [r7, #12]
 8009ea0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	2220      	movs	r2, #32
 8009ea6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	2200      	movs	r2, #0
 8009eae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009eb2:	2300      	movs	r3, #0
}
 8009eb4:	4618      	mov	r0, r3
 8009eb6:	3710      	adds	r7, #16
 8009eb8:	46bd      	mov	sp, r7
 8009eba:	bd80      	pop	{r7, pc}

08009ebc <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009ebc:	b580      	push	{r7, lr}
 8009ebe:	b084      	sub	sp, #16
 8009ec0:	af00      	add	r7, sp, #0
 8009ec2:	6078      	str	r0, [r7, #4]
 8009ec4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009ecc:	2b01      	cmp	r3, #1
 8009ece:	d101      	bne.n	8009ed4 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8009ed0:	2302      	movs	r3, #2
 8009ed2:	e02d      	b.n	8009f30 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	2201      	movs	r2, #1
 8009ed8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	2224      	movs	r2, #36	@ 0x24
 8009ee0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	681b      	ldr	r3, [r3, #0]
 8009ee8:	681b      	ldr	r3, [r3, #0]
 8009eea:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	681b      	ldr	r3, [r3, #0]
 8009ef0:	681a      	ldr	r2, [r3, #0]
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	681b      	ldr	r3, [r3, #0]
 8009ef6:	f022 0201 	bic.w	r2, r2, #1
 8009efa:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	681b      	ldr	r3, [r3, #0]
 8009f00:	689b      	ldr	r3, [r3, #8]
 8009f02:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	681b      	ldr	r3, [r3, #0]
 8009f0a:	683a      	ldr	r2, [r7, #0]
 8009f0c:	430a      	orrs	r2, r1
 8009f0e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009f10:	6878      	ldr	r0, [r7, #4]
 8009f12:	f000 f811 	bl	8009f38 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	681b      	ldr	r3, [r3, #0]
 8009f1a:	68fa      	ldr	r2, [r7, #12]
 8009f1c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	2220      	movs	r2, #32
 8009f22:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	2200      	movs	r2, #0
 8009f2a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009f2e:	2300      	movs	r3, #0
}
 8009f30:	4618      	mov	r0, r3
 8009f32:	3710      	adds	r7, #16
 8009f34:	46bd      	mov	sp, r7
 8009f36:	bd80      	pop	{r7, pc}

08009f38 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009f38:	b480      	push	{r7}
 8009f3a:	b085      	sub	sp, #20
 8009f3c:	af00      	add	r7, sp, #0
 8009f3e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009f44:	2b00      	cmp	r3, #0
 8009f46:	d108      	bne.n	8009f5a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	2201      	movs	r2, #1
 8009f4c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	2201      	movs	r2, #1
 8009f54:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009f58:	e031      	b.n	8009fbe <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8009f5a:	2310      	movs	r3, #16
 8009f5c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8009f5e:	2310      	movs	r3, #16
 8009f60:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	681b      	ldr	r3, [r3, #0]
 8009f66:	689b      	ldr	r3, [r3, #8]
 8009f68:	0e5b      	lsrs	r3, r3, #25
 8009f6a:	b2db      	uxtb	r3, r3
 8009f6c:	f003 0307 	and.w	r3, r3, #7
 8009f70:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	681b      	ldr	r3, [r3, #0]
 8009f76:	689b      	ldr	r3, [r3, #8]
 8009f78:	0f5b      	lsrs	r3, r3, #29
 8009f7a:	b2db      	uxtb	r3, r3
 8009f7c:	f003 0307 	and.w	r3, r3, #7
 8009f80:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009f82:	7bbb      	ldrb	r3, [r7, #14]
 8009f84:	7b3a      	ldrb	r2, [r7, #12]
 8009f86:	4911      	ldr	r1, [pc, #68]	@ (8009fcc <UARTEx_SetNbDataToProcess+0x94>)
 8009f88:	5c8a      	ldrb	r2, [r1, r2]
 8009f8a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8009f8e:	7b3a      	ldrb	r2, [r7, #12]
 8009f90:	490f      	ldr	r1, [pc, #60]	@ (8009fd0 <UARTEx_SetNbDataToProcess+0x98>)
 8009f92:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009f94:	fb93 f3f2 	sdiv	r3, r3, r2
 8009f98:	b29a      	uxth	r2, r3
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009fa0:	7bfb      	ldrb	r3, [r7, #15]
 8009fa2:	7b7a      	ldrb	r2, [r7, #13]
 8009fa4:	4909      	ldr	r1, [pc, #36]	@ (8009fcc <UARTEx_SetNbDataToProcess+0x94>)
 8009fa6:	5c8a      	ldrb	r2, [r1, r2]
 8009fa8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8009fac:	7b7a      	ldrb	r2, [r7, #13]
 8009fae:	4908      	ldr	r1, [pc, #32]	@ (8009fd0 <UARTEx_SetNbDataToProcess+0x98>)
 8009fb0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009fb2:	fb93 f3f2 	sdiv	r3, r3, r2
 8009fb6:	b29a      	uxth	r2, r3
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8009fbe:	bf00      	nop
 8009fc0:	3714      	adds	r7, #20
 8009fc2:	46bd      	mov	sp, r7
 8009fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fc8:	4770      	bx	lr
 8009fca:	bf00      	nop
 8009fcc:	080118c0 	.word	0x080118c0
 8009fd0:	080118c8 	.word	0x080118c8

08009fd4 <__NVIC_SetPriority>:
{
 8009fd4:	b480      	push	{r7}
 8009fd6:	b083      	sub	sp, #12
 8009fd8:	af00      	add	r7, sp, #0
 8009fda:	4603      	mov	r3, r0
 8009fdc:	6039      	str	r1, [r7, #0]
 8009fde:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8009fe0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8009fe4:	2b00      	cmp	r3, #0
 8009fe6:	db0a      	blt.n	8009ffe <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009fe8:	683b      	ldr	r3, [r7, #0]
 8009fea:	b2da      	uxtb	r2, r3
 8009fec:	490c      	ldr	r1, [pc, #48]	@ (800a020 <__NVIC_SetPriority+0x4c>)
 8009fee:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8009ff2:	0112      	lsls	r2, r2, #4
 8009ff4:	b2d2      	uxtb	r2, r2
 8009ff6:	440b      	add	r3, r1
 8009ff8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8009ffc:	e00a      	b.n	800a014 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009ffe:	683b      	ldr	r3, [r7, #0]
 800a000:	b2da      	uxtb	r2, r3
 800a002:	4908      	ldr	r1, [pc, #32]	@ (800a024 <__NVIC_SetPriority+0x50>)
 800a004:	88fb      	ldrh	r3, [r7, #6]
 800a006:	f003 030f 	and.w	r3, r3, #15
 800a00a:	3b04      	subs	r3, #4
 800a00c:	0112      	lsls	r2, r2, #4
 800a00e:	b2d2      	uxtb	r2, r2
 800a010:	440b      	add	r3, r1
 800a012:	761a      	strb	r2, [r3, #24]
}
 800a014:	bf00      	nop
 800a016:	370c      	adds	r7, #12
 800a018:	46bd      	mov	sp, r7
 800a01a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a01e:	4770      	bx	lr
 800a020:	e000e100 	.word	0xe000e100
 800a024:	e000ed00 	.word	0xe000ed00

0800a028 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800a028:	b580      	push	{r7, lr}
 800a02a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800a02c:	4b05      	ldr	r3, [pc, #20]	@ (800a044 <SysTick_Handler+0x1c>)
 800a02e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800a030:	f002 f810 	bl	800c054 <xTaskGetSchedulerState>
 800a034:	4603      	mov	r3, r0
 800a036:	2b01      	cmp	r3, #1
 800a038:	d001      	beq.n	800a03e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800a03a:	f002 fe05 	bl	800cc48 <xPortSysTickHandler>
  }
}
 800a03e:	bf00      	nop
 800a040:	bd80      	pop	{r7, pc}
 800a042:	bf00      	nop
 800a044:	e000e010 	.word	0xe000e010

0800a048 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800a048:	b580      	push	{r7, lr}
 800a04a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800a04c:	2100      	movs	r1, #0
 800a04e:	f06f 0004 	mvn.w	r0, #4
 800a052:	f7ff ffbf 	bl	8009fd4 <__NVIC_SetPriority>
#endif
}
 800a056:	bf00      	nop
 800a058:	bd80      	pop	{r7, pc}
	...

0800a05c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800a05c:	b480      	push	{r7}
 800a05e:	b083      	sub	sp, #12
 800a060:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a062:	f3ef 8305 	mrs	r3, IPSR
 800a066:	603b      	str	r3, [r7, #0]
  return(result);
 800a068:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a06a:	2b00      	cmp	r3, #0
 800a06c:	d003      	beq.n	800a076 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800a06e:	f06f 0305 	mvn.w	r3, #5
 800a072:	607b      	str	r3, [r7, #4]
 800a074:	e00c      	b.n	800a090 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800a076:	4b0a      	ldr	r3, [pc, #40]	@ (800a0a0 <osKernelInitialize+0x44>)
 800a078:	681b      	ldr	r3, [r3, #0]
 800a07a:	2b00      	cmp	r3, #0
 800a07c:	d105      	bne.n	800a08a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800a07e:	4b08      	ldr	r3, [pc, #32]	@ (800a0a0 <osKernelInitialize+0x44>)
 800a080:	2201      	movs	r2, #1
 800a082:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800a084:	2300      	movs	r3, #0
 800a086:	607b      	str	r3, [r7, #4]
 800a088:	e002      	b.n	800a090 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800a08a:	f04f 33ff 	mov.w	r3, #4294967295
 800a08e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800a090:	687b      	ldr	r3, [r7, #4]
}
 800a092:	4618      	mov	r0, r3
 800a094:	370c      	adds	r7, #12
 800a096:	46bd      	mov	sp, r7
 800a098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a09c:	4770      	bx	lr
 800a09e:	bf00      	nop
 800a0a0:	24000930 	.word	0x24000930

0800a0a4 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800a0a4:	b580      	push	{r7, lr}
 800a0a6:	b082      	sub	sp, #8
 800a0a8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a0aa:	f3ef 8305 	mrs	r3, IPSR
 800a0ae:	603b      	str	r3, [r7, #0]
  return(result);
 800a0b0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a0b2:	2b00      	cmp	r3, #0
 800a0b4:	d003      	beq.n	800a0be <osKernelStart+0x1a>
    stat = osErrorISR;
 800a0b6:	f06f 0305 	mvn.w	r3, #5
 800a0ba:	607b      	str	r3, [r7, #4]
 800a0bc:	e010      	b.n	800a0e0 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800a0be:	4b0b      	ldr	r3, [pc, #44]	@ (800a0ec <osKernelStart+0x48>)
 800a0c0:	681b      	ldr	r3, [r3, #0]
 800a0c2:	2b01      	cmp	r3, #1
 800a0c4:	d109      	bne.n	800a0da <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800a0c6:	f7ff ffbf 	bl	800a048 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800a0ca:	4b08      	ldr	r3, [pc, #32]	@ (800a0ec <osKernelStart+0x48>)
 800a0cc:	2202      	movs	r2, #2
 800a0ce:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800a0d0:	f001 fb5c 	bl	800b78c <vTaskStartScheduler>
      stat = osOK;
 800a0d4:	2300      	movs	r3, #0
 800a0d6:	607b      	str	r3, [r7, #4]
 800a0d8:	e002      	b.n	800a0e0 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800a0da:	f04f 33ff 	mov.w	r3, #4294967295
 800a0de:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800a0e0:	687b      	ldr	r3, [r7, #4]
}
 800a0e2:	4618      	mov	r0, r3
 800a0e4:	3708      	adds	r7, #8
 800a0e6:	46bd      	mov	sp, r7
 800a0e8:	bd80      	pop	{r7, pc}
 800a0ea:	bf00      	nop
 800a0ec:	24000930 	.word	0x24000930

0800a0f0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800a0f0:	b580      	push	{r7, lr}
 800a0f2:	b08e      	sub	sp, #56	@ 0x38
 800a0f4:	af04      	add	r7, sp, #16
 800a0f6:	60f8      	str	r0, [r7, #12]
 800a0f8:	60b9      	str	r1, [r7, #8]
 800a0fa:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800a0fc:	2300      	movs	r3, #0
 800a0fe:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a100:	f3ef 8305 	mrs	r3, IPSR
 800a104:	617b      	str	r3, [r7, #20]
  return(result);
 800a106:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800a108:	2b00      	cmp	r3, #0
 800a10a:	d17e      	bne.n	800a20a <osThreadNew+0x11a>
 800a10c:	68fb      	ldr	r3, [r7, #12]
 800a10e:	2b00      	cmp	r3, #0
 800a110:	d07b      	beq.n	800a20a <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800a112:	2380      	movs	r3, #128	@ 0x80
 800a114:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800a116:	2318      	movs	r3, #24
 800a118:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800a11a:	2300      	movs	r3, #0
 800a11c:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800a11e:	f04f 33ff 	mov.w	r3, #4294967295
 800a122:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	2b00      	cmp	r3, #0
 800a128:	d045      	beq.n	800a1b6 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	681b      	ldr	r3, [r3, #0]
 800a12e:	2b00      	cmp	r3, #0
 800a130:	d002      	beq.n	800a138 <osThreadNew+0x48>
        name = attr->name;
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	681b      	ldr	r3, [r3, #0]
 800a136:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	699b      	ldr	r3, [r3, #24]
 800a13c:	2b00      	cmp	r3, #0
 800a13e:	d002      	beq.n	800a146 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	699b      	ldr	r3, [r3, #24]
 800a144:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800a146:	69fb      	ldr	r3, [r7, #28]
 800a148:	2b00      	cmp	r3, #0
 800a14a:	d008      	beq.n	800a15e <osThreadNew+0x6e>
 800a14c:	69fb      	ldr	r3, [r7, #28]
 800a14e:	2b38      	cmp	r3, #56	@ 0x38
 800a150:	d805      	bhi.n	800a15e <osThreadNew+0x6e>
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	685b      	ldr	r3, [r3, #4]
 800a156:	f003 0301 	and.w	r3, r3, #1
 800a15a:	2b00      	cmp	r3, #0
 800a15c:	d001      	beq.n	800a162 <osThreadNew+0x72>
        return (NULL);
 800a15e:	2300      	movs	r3, #0
 800a160:	e054      	b.n	800a20c <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	695b      	ldr	r3, [r3, #20]
 800a166:	2b00      	cmp	r3, #0
 800a168:	d003      	beq.n	800a172 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	695b      	ldr	r3, [r3, #20]
 800a16e:	089b      	lsrs	r3, r3, #2
 800a170:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	689b      	ldr	r3, [r3, #8]
 800a176:	2b00      	cmp	r3, #0
 800a178:	d00e      	beq.n	800a198 <osThreadNew+0xa8>
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	68db      	ldr	r3, [r3, #12]
 800a17e:	2ba7      	cmp	r3, #167	@ 0xa7
 800a180:	d90a      	bls.n	800a198 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800a186:	2b00      	cmp	r3, #0
 800a188:	d006      	beq.n	800a198 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	695b      	ldr	r3, [r3, #20]
 800a18e:	2b00      	cmp	r3, #0
 800a190:	d002      	beq.n	800a198 <osThreadNew+0xa8>
        mem = 1;
 800a192:	2301      	movs	r3, #1
 800a194:	61bb      	str	r3, [r7, #24]
 800a196:	e010      	b.n	800a1ba <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	689b      	ldr	r3, [r3, #8]
 800a19c:	2b00      	cmp	r3, #0
 800a19e:	d10c      	bne.n	800a1ba <osThreadNew+0xca>
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	68db      	ldr	r3, [r3, #12]
 800a1a4:	2b00      	cmp	r3, #0
 800a1a6:	d108      	bne.n	800a1ba <osThreadNew+0xca>
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	691b      	ldr	r3, [r3, #16]
 800a1ac:	2b00      	cmp	r3, #0
 800a1ae:	d104      	bne.n	800a1ba <osThreadNew+0xca>
          mem = 0;
 800a1b0:	2300      	movs	r3, #0
 800a1b2:	61bb      	str	r3, [r7, #24]
 800a1b4:	e001      	b.n	800a1ba <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800a1b6:	2300      	movs	r3, #0
 800a1b8:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800a1ba:	69bb      	ldr	r3, [r7, #24]
 800a1bc:	2b01      	cmp	r3, #1
 800a1be:	d110      	bne.n	800a1e2 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800a1c4:	687a      	ldr	r2, [r7, #4]
 800a1c6:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800a1c8:	9202      	str	r2, [sp, #8]
 800a1ca:	9301      	str	r3, [sp, #4]
 800a1cc:	69fb      	ldr	r3, [r7, #28]
 800a1ce:	9300      	str	r3, [sp, #0]
 800a1d0:	68bb      	ldr	r3, [r7, #8]
 800a1d2:	6a3a      	ldr	r2, [r7, #32]
 800a1d4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800a1d6:	68f8      	ldr	r0, [r7, #12]
 800a1d8:	f000 ffdc 	bl	800b194 <xTaskCreateStatic>
 800a1dc:	4603      	mov	r3, r0
 800a1de:	613b      	str	r3, [r7, #16]
 800a1e0:	e013      	b.n	800a20a <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800a1e2:	69bb      	ldr	r3, [r7, #24]
 800a1e4:	2b00      	cmp	r3, #0
 800a1e6:	d110      	bne.n	800a20a <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800a1e8:	6a3b      	ldr	r3, [r7, #32]
 800a1ea:	b29a      	uxth	r2, r3
 800a1ec:	f107 0310 	add.w	r3, r7, #16
 800a1f0:	9301      	str	r3, [sp, #4]
 800a1f2:	69fb      	ldr	r3, [r7, #28]
 800a1f4:	9300      	str	r3, [sp, #0]
 800a1f6:	68bb      	ldr	r3, [r7, #8]
 800a1f8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800a1fa:	68f8      	ldr	r0, [r7, #12]
 800a1fc:	f001 f82a 	bl	800b254 <xTaskCreate>
 800a200:	4603      	mov	r3, r0
 800a202:	2b01      	cmp	r3, #1
 800a204:	d001      	beq.n	800a20a <osThreadNew+0x11a>
            hTask = NULL;
 800a206:	2300      	movs	r3, #0
 800a208:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800a20a:	693b      	ldr	r3, [r7, #16]
}
 800a20c:	4618      	mov	r0, r3
 800a20e:	3728      	adds	r7, #40	@ 0x28
 800a210:	46bd      	mov	sp, r7
 800a212:	bd80      	pop	{r7, pc}

0800a214 <osThreadSuspend>:

  return (stat);
}

#if (configUSE_OS2_THREAD_SUSPEND_RESUME == 1)
osStatus_t osThreadSuspend (osThreadId_t thread_id) {
 800a214:	b580      	push	{r7, lr}
 800a216:	b086      	sub	sp, #24
 800a218:	af00      	add	r7, sp, #0
 800a21a:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a220:	f3ef 8305 	mrs	r3, IPSR
 800a224:	60fb      	str	r3, [r7, #12]
  return(result);
 800a226:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a228:	2b00      	cmp	r3, #0
 800a22a:	d003      	beq.n	800a234 <osThreadSuspend+0x20>
    stat = osErrorISR;
 800a22c:	f06f 0305 	mvn.w	r3, #5
 800a230:	617b      	str	r3, [r7, #20]
 800a232:	e00b      	b.n	800a24c <osThreadSuspend+0x38>
  }
  else if (hTask == NULL) {
 800a234:	693b      	ldr	r3, [r7, #16]
 800a236:	2b00      	cmp	r3, #0
 800a238:	d103      	bne.n	800a242 <osThreadSuspend+0x2e>
    stat = osErrorParameter;
 800a23a:	f06f 0303 	mvn.w	r3, #3
 800a23e:	617b      	str	r3, [r7, #20]
 800a240:	e004      	b.n	800a24c <osThreadSuspend+0x38>
  }
  else {
    stat = osOK;
 800a242:	2300      	movs	r3, #0
 800a244:	617b      	str	r3, [r7, #20]
    vTaskSuspend (hTask);
 800a246:	6938      	ldr	r0, [r7, #16]
 800a248:	f001 f998 	bl	800b57c <vTaskSuspend>
  }

  return (stat);
 800a24c:	697b      	ldr	r3, [r7, #20]
}
 800a24e:	4618      	mov	r0, r3
 800a250:	3718      	adds	r7, #24
 800a252:	46bd      	mov	sp, r7
 800a254:	bd80      	pop	{r7, pc}

0800a256 <osThreadResume>:

osStatus_t osThreadResume (osThreadId_t thread_id) {
 800a256:	b580      	push	{r7, lr}
 800a258:	b086      	sub	sp, #24
 800a25a:	af00      	add	r7, sp, #0
 800a25c:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a262:	f3ef 8305 	mrs	r3, IPSR
 800a266:	60fb      	str	r3, [r7, #12]
  return(result);
 800a268:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a26a:	2b00      	cmp	r3, #0
 800a26c:	d003      	beq.n	800a276 <osThreadResume+0x20>
    stat = osErrorISR;
 800a26e:	f06f 0305 	mvn.w	r3, #5
 800a272:	617b      	str	r3, [r7, #20]
 800a274:	e00b      	b.n	800a28e <osThreadResume+0x38>
  }
  else if (hTask == NULL) {
 800a276:	693b      	ldr	r3, [r7, #16]
 800a278:	2b00      	cmp	r3, #0
 800a27a:	d103      	bne.n	800a284 <osThreadResume+0x2e>
    stat = osErrorParameter;
 800a27c:	f06f 0303 	mvn.w	r3, #3
 800a280:	617b      	str	r3, [r7, #20]
 800a282:	e004      	b.n	800a28e <osThreadResume+0x38>
  }
  else {
    stat = osOK;
 800a284:	2300      	movs	r3, #0
 800a286:	617b      	str	r3, [r7, #20]
    vTaskResume (hTask);
 800a288:	6938      	ldr	r0, [r7, #16]
 800a28a:	f001 fa1f 	bl	800b6cc <vTaskResume>
  }

  return (stat);
 800a28e:	697b      	ldr	r3, [r7, #20]
}
 800a290:	4618      	mov	r0, r3
 800a292:	3718      	adds	r7, #24
 800a294:	46bd      	mov	sp, r7
 800a296:	bd80      	pop	{r7, pc}

0800a298 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800a298:	b580      	push	{r7, lr}
 800a29a:	b084      	sub	sp, #16
 800a29c:	af00      	add	r7, sp, #0
 800a29e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a2a0:	f3ef 8305 	mrs	r3, IPSR
 800a2a4:	60bb      	str	r3, [r7, #8]
  return(result);
 800a2a6:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a2a8:	2b00      	cmp	r3, #0
 800a2aa:	d003      	beq.n	800a2b4 <osDelay+0x1c>
    stat = osErrorISR;
 800a2ac:	f06f 0305 	mvn.w	r3, #5
 800a2b0:	60fb      	str	r3, [r7, #12]
 800a2b2:	e007      	b.n	800a2c4 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800a2b4:	2300      	movs	r3, #0
 800a2b6:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	2b00      	cmp	r3, #0
 800a2bc:	d002      	beq.n	800a2c4 <osDelay+0x2c>
      vTaskDelay(ticks);
 800a2be:	6878      	ldr	r0, [r7, #4]
 800a2c0:	f001 f926 	bl	800b510 <vTaskDelay>
    }
  }

  return (stat);
 800a2c4:	68fb      	ldr	r3, [r7, #12]
}
 800a2c6:	4618      	mov	r0, r3
 800a2c8:	3710      	adds	r7, #16
 800a2ca:	46bd      	mov	sp, r7
 800a2cc:	bd80      	pop	{r7, pc}

0800a2ce <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800a2ce:	b580      	push	{r7, lr}
 800a2d0:	b08a      	sub	sp, #40	@ 0x28
 800a2d2:	af02      	add	r7, sp, #8
 800a2d4:	60f8      	str	r0, [r7, #12]
 800a2d6:	60b9      	str	r1, [r7, #8]
 800a2d8:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 800a2da:	2300      	movs	r3, #0
 800a2dc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a2de:	f3ef 8305 	mrs	r3, IPSR
 800a2e2:	613b      	str	r3, [r7, #16]
  return(result);
 800a2e4:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 800a2e6:	2b00      	cmp	r3, #0
 800a2e8:	d175      	bne.n	800a3d6 <osSemaphoreNew+0x108>
 800a2ea:	68fb      	ldr	r3, [r7, #12]
 800a2ec:	2b00      	cmp	r3, #0
 800a2ee:	d072      	beq.n	800a3d6 <osSemaphoreNew+0x108>
 800a2f0:	68ba      	ldr	r2, [r7, #8]
 800a2f2:	68fb      	ldr	r3, [r7, #12]
 800a2f4:	429a      	cmp	r2, r3
 800a2f6:	d86e      	bhi.n	800a3d6 <osSemaphoreNew+0x108>
    mem = -1;
 800a2f8:	f04f 33ff 	mov.w	r3, #4294967295
 800a2fc:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	2b00      	cmp	r3, #0
 800a302:	d015      	beq.n	800a330 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	689b      	ldr	r3, [r3, #8]
 800a308:	2b00      	cmp	r3, #0
 800a30a:	d006      	beq.n	800a31a <osSemaphoreNew+0x4c>
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	68db      	ldr	r3, [r3, #12]
 800a310:	2b4f      	cmp	r3, #79	@ 0x4f
 800a312:	d902      	bls.n	800a31a <osSemaphoreNew+0x4c>
        mem = 1;
 800a314:	2301      	movs	r3, #1
 800a316:	61bb      	str	r3, [r7, #24]
 800a318:	e00c      	b.n	800a334 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	689b      	ldr	r3, [r3, #8]
 800a31e:	2b00      	cmp	r3, #0
 800a320:	d108      	bne.n	800a334 <osSemaphoreNew+0x66>
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	68db      	ldr	r3, [r3, #12]
 800a326:	2b00      	cmp	r3, #0
 800a328:	d104      	bne.n	800a334 <osSemaphoreNew+0x66>
          mem = 0;
 800a32a:	2300      	movs	r3, #0
 800a32c:	61bb      	str	r3, [r7, #24]
 800a32e:	e001      	b.n	800a334 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 800a330:	2300      	movs	r3, #0
 800a332:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 800a334:	69bb      	ldr	r3, [r7, #24]
 800a336:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a33a:	d04c      	beq.n	800a3d6 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 800a33c:	68fb      	ldr	r3, [r7, #12]
 800a33e:	2b01      	cmp	r3, #1
 800a340:	d128      	bne.n	800a394 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 800a342:	69bb      	ldr	r3, [r7, #24]
 800a344:	2b01      	cmp	r3, #1
 800a346:	d10a      	bne.n	800a35e <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	689b      	ldr	r3, [r3, #8]
 800a34c:	2203      	movs	r2, #3
 800a34e:	9200      	str	r2, [sp, #0]
 800a350:	2200      	movs	r2, #0
 800a352:	2100      	movs	r1, #0
 800a354:	2001      	movs	r0, #1
 800a356:	f000 f995 	bl	800a684 <xQueueGenericCreateStatic>
 800a35a:	61f8      	str	r0, [r7, #28]
 800a35c:	e005      	b.n	800a36a <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 800a35e:	2203      	movs	r2, #3
 800a360:	2100      	movs	r1, #0
 800a362:	2001      	movs	r0, #1
 800a364:	f000 fa0b 	bl	800a77e <xQueueGenericCreate>
 800a368:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 800a36a:	69fb      	ldr	r3, [r7, #28]
 800a36c:	2b00      	cmp	r3, #0
 800a36e:	d022      	beq.n	800a3b6 <osSemaphoreNew+0xe8>
 800a370:	68bb      	ldr	r3, [r7, #8]
 800a372:	2b00      	cmp	r3, #0
 800a374:	d01f      	beq.n	800a3b6 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800a376:	2300      	movs	r3, #0
 800a378:	2200      	movs	r2, #0
 800a37a:	2100      	movs	r1, #0
 800a37c:	69f8      	ldr	r0, [r7, #28]
 800a37e:	f000 facb 	bl	800a918 <xQueueGenericSend>
 800a382:	4603      	mov	r3, r0
 800a384:	2b01      	cmp	r3, #1
 800a386:	d016      	beq.n	800a3b6 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 800a388:	69f8      	ldr	r0, [r7, #28]
 800a38a:	f000 fd47 	bl	800ae1c <vQueueDelete>
            hSemaphore = NULL;
 800a38e:	2300      	movs	r3, #0
 800a390:	61fb      	str	r3, [r7, #28]
 800a392:	e010      	b.n	800a3b6 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 800a394:	69bb      	ldr	r3, [r7, #24]
 800a396:	2b01      	cmp	r3, #1
 800a398:	d108      	bne.n	800a3ac <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	689b      	ldr	r3, [r3, #8]
 800a39e:	461a      	mov	r2, r3
 800a3a0:	68b9      	ldr	r1, [r7, #8]
 800a3a2:	68f8      	ldr	r0, [r7, #12]
 800a3a4:	f000 fa49 	bl	800a83a <xQueueCreateCountingSemaphoreStatic>
 800a3a8:	61f8      	str	r0, [r7, #28]
 800a3aa:	e004      	b.n	800a3b6 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 800a3ac:	68b9      	ldr	r1, [r7, #8]
 800a3ae:	68f8      	ldr	r0, [r7, #12]
 800a3b0:	f000 fa7c 	bl	800a8ac <xQueueCreateCountingSemaphore>
 800a3b4:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 800a3b6:	69fb      	ldr	r3, [r7, #28]
 800a3b8:	2b00      	cmp	r3, #0
 800a3ba:	d00c      	beq.n	800a3d6 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	2b00      	cmp	r3, #0
 800a3c0:	d003      	beq.n	800a3ca <osSemaphoreNew+0xfc>
          name = attr->name;
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	681b      	ldr	r3, [r3, #0]
 800a3c6:	617b      	str	r3, [r7, #20]
 800a3c8:	e001      	b.n	800a3ce <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 800a3ca:	2300      	movs	r3, #0
 800a3cc:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 800a3ce:	6979      	ldr	r1, [r7, #20]
 800a3d0:	69f8      	ldr	r0, [r7, #28]
 800a3d2:	f000 fe57 	bl	800b084 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 800a3d6:	69fb      	ldr	r3, [r7, #28]
}
 800a3d8:	4618      	mov	r0, r3
 800a3da:	3720      	adds	r7, #32
 800a3dc:	46bd      	mov	sp, r7
 800a3de:	bd80      	pop	{r7, pc}

0800a3e0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800a3e0:	b480      	push	{r7}
 800a3e2:	b085      	sub	sp, #20
 800a3e4:	af00      	add	r7, sp, #0
 800a3e6:	60f8      	str	r0, [r7, #12]
 800a3e8:	60b9      	str	r1, [r7, #8]
 800a3ea:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800a3ec:	68fb      	ldr	r3, [r7, #12]
 800a3ee:	4a07      	ldr	r2, [pc, #28]	@ (800a40c <vApplicationGetIdleTaskMemory+0x2c>)
 800a3f0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800a3f2:	68bb      	ldr	r3, [r7, #8]
 800a3f4:	4a06      	ldr	r2, [pc, #24]	@ (800a410 <vApplicationGetIdleTaskMemory+0x30>)
 800a3f6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	2280      	movs	r2, #128	@ 0x80
 800a3fc:	601a      	str	r2, [r3, #0]
}
 800a3fe:	bf00      	nop
 800a400:	3714      	adds	r7, #20
 800a402:	46bd      	mov	sp, r7
 800a404:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a408:	4770      	bx	lr
 800a40a:	bf00      	nop
 800a40c:	24000934 	.word	0x24000934
 800a410:	240009dc 	.word	0x240009dc

0800a414 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800a414:	b480      	push	{r7}
 800a416:	b085      	sub	sp, #20
 800a418:	af00      	add	r7, sp, #0
 800a41a:	60f8      	str	r0, [r7, #12]
 800a41c:	60b9      	str	r1, [r7, #8]
 800a41e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800a420:	68fb      	ldr	r3, [r7, #12]
 800a422:	4a07      	ldr	r2, [pc, #28]	@ (800a440 <vApplicationGetTimerTaskMemory+0x2c>)
 800a424:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800a426:	68bb      	ldr	r3, [r7, #8]
 800a428:	4a06      	ldr	r2, [pc, #24]	@ (800a444 <vApplicationGetTimerTaskMemory+0x30>)
 800a42a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800a432:	601a      	str	r2, [r3, #0]
}
 800a434:	bf00      	nop
 800a436:	3714      	adds	r7, #20
 800a438:	46bd      	mov	sp, r7
 800a43a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a43e:	4770      	bx	lr
 800a440:	24000bdc 	.word	0x24000bdc
 800a444:	24000c84 	.word	0x24000c84

0800a448 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800a448:	b480      	push	{r7}
 800a44a:	b083      	sub	sp, #12
 800a44c:	af00      	add	r7, sp, #0
 800a44e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	f103 0208 	add.w	r2, r3, #8
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	f04f 32ff 	mov.w	r2, #4294967295
 800a460:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	f103 0208 	add.w	r2, r3, #8
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	f103 0208 	add.w	r2, r3, #8
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	2200      	movs	r2, #0
 800a47a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800a47c:	bf00      	nop
 800a47e:	370c      	adds	r7, #12
 800a480:	46bd      	mov	sp, r7
 800a482:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a486:	4770      	bx	lr

0800a488 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800a488:	b480      	push	{r7}
 800a48a:	b083      	sub	sp, #12
 800a48c:	af00      	add	r7, sp, #0
 800a48e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	2200      	movs	r2, #0
 800a494:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800a496:	bf00      	nop
 800a498:	370c      	adds	r7, #12
 800a49a:	46bd      	mov	sp, r7
 800a49c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4a0:	4770      	bx	lr

0800a4a2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a4a2:	b480      	push	{r7}
 800a4a4:	b085      	sub	sp, #20
 800a4a6:	af00      	add	r7, sp, #0
 800a4a8:	6078      	str	r0, [r7, #4]
 800a4aa:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	685b      	ldr	r3, [r3, #4]
 800a4b0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800a4b2:	683b      	ldr	r3, [r7, #0]
 800a4b4:	68fa      	ldr	r2, [r7, #12]
 800a4b6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800a4b8:	68fb      	ldr	r3, [r7, #12]
 800a4ba:	689a      	ldr	r2, [r3, #8]
 800a4bc:	683b      	ldr	r3, [r7, #0]
 800a4be:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800a4c0:	68fb      	ldr	r3, [r7, #12]
 800a4c2:	689b      	ldr	r3, [r3, #8]
 800a4c4:	683a      	ldr	r2, [r7, #0]
 800a4c6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800a4c8:	68fb      	ldr	r3, [r7, #12]
 800a4ca:	683a      	ldr	r2, [r7, #0]
 800a4cc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800a4ce:	683b      	ldr	r3, [r7, #0]
 800a4d0:	687a      	ldr	r2, [r7, #4]
 800a4d2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	681b      	ldr	r3, [r3, #0]
 800a4d8:	1c5a      	adds	r2, r3, #1
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	601a      	str	r2, [r3, #0]
}
 800a4de:	bf00      	nop
 800a4e0:	3714      	adds	r7, #20
 800a4e2:	46bd      	mov	sp, r7
 800a4e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4e8:	4770      	bx	lr

0800a4ea <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a4ea:	b480      	push	{r7}
 800a4ec:	b085      	sub	sp, #20
 800a4ee:	af00      	add	r7, sp, #0
 800a4f0:	6078      	str	r0, [r7, #4]
 800a4f2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800a4f4:	683b      	ldr	r3, [r7, #0]
 800a4f6:	681b      	ldr	r3, [r3, #0]
 800a4f8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800a4fa:	68bb      	ldr	r3, [r7, #8]
 800a4fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a500:	d103      	bne.n	800a50a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	691b      	ldr	r3, [r3, #16]
 800a506:	60fb      	str	r3, [r7, #12]
 800a508:	e00c      	b.n	800a524 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	3308      	adds	r3, #8
 800a50e:	60fb      	str	r3, [r7, #12]
 800a510:	e002      	b.n	800a518 <vListInsert+0x2e>
 800a512:	68fb      	ldr	r3, [r7, #12]
 800a514:	685b      	ldr	r3, [r3, #4]
 800a516:	60fb      	str	r3, [r7, #12]
 800a518:	68fb      	ldr	r3, [r7, #12]
 800a51a:	685b      	ldr	r3, [r3, #4]
 800a51c:	681b      	ldr	r3, [r3, #0]
 800a51e:	68ba      	ldr	r2, [r7, #8]
 800a520:	429a      	cmp	r2, r3
 800a522:	d2f6      	bcs.n	800a512 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800a524:	68fb      	ldr	r3, [r7, #12]
 800a526:	685a      	ldr	r2, [r3, #4]
 800a528:	683b      	ldr	r3, [r7, #0]
 800a52a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800a52c:	683b      	ldr	r3, [r7, #0]
 800a52e:	685b      	ldr	r3, [r3, #4]
 800a530:	683a      	ldr	r2, [r7, #0]
 800a532:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800a534:	683b      	ldr	r3, [r7, #0]
 800a536:	68fa      	ldr	r2, [r7, #12]
 800a538:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800a53a:	68fb      	ldr	r3, [r7, #12]
 800a53c:	683a      	ldr	r2, [r7, #0]
 800a53e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800a540:	683b      	ldr	r3, [r7, #0]
 800a542:	687a      	ldr	r2, [r7, #4]
 800a544:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	681b      	ldr	r3, [r3, #0]
 800a54a:	1c5a      	adds	r2, r3, #1
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	601a      	str	r2, [r3, #0]
}
 800a550:	bf00      	nop
 800a552:	3714      	adds	r7, #20
 800a554:	46bd      	mov	sp, r7
 800a556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a55a:	4770      	bx	lr

0800a55c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800a55c:	b480      	push	{r7}
 800a55e:	b085      	sub	sp, #20
 800a560:	af00      	add	r7, sp, #0
 800a562:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	691b      	ldr	r3, [r3, #16]
 800a568:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	685b      	ldr	r3, [r3, #4]
 800a56e:	687a      	ldr	r2, [r7, #4]
 800a570:	6892      	ldr	r2, [r2, #8]
 800a572:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	689b      	ldr	r3, [r3, #8]
 800a578:	687a      	ldr	r2, [r7, #4]
 800a57a:	6852      	ldr	r2, [r2, #4]
 800a57c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800a57e:	68fb      	ldr	r3, [r7, #12]
 800a580:	685b      	ldr	r3, [r3, #4]
 800a582:	687a      	ldr	r2, [r7, #4]
 800a584:	429a      	cmp	r2, r3
 800a586:	d103      	bne.n	800a590 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	689a      	ldr	r2, [r3, #8]
 800a58c:	68fb      	ldr	r3, [r7, #12]
 800a58e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	2200      	movs	r2, #0
 800a594:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800a596:	68fb      	ldr	r3, [r7, #12]
 800a598:	681b      	ldr	r3, [r3, #0]
 800a59a:	1e5a      	subs	r2, r3, #1
 800a59c:	68fb      	ldr	r3, [r7, #12]
 800a59e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800a5a0:	68fb      	ldr	r3, [r7, #12]
 800a5a2:	681b      	ldr	r3, [r3, #0]
}
 800a5a4:	4618      	mov	r0, r3
 800a5a6:	3714      	adds	r7, #20
 800a5a8:	46bd      	mov	sp, r7
 800a5aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5ae:	4770      	bx	lr

0800a5b0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800a5b0:	b580      	push	{r7, lr}
 800a5b2:	b084      	sub	sp, #16
 800a5b4:	af00      	add	r7, sp, #0
 800a5b6:	6078      	str	r0, [r7, #4]
 800a5b8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800a5be:	68fb      	ldr	r3, [r7, #12]
 800a5c0:	2b00      	cmp	r3, #0
 800a5c2:	d10b      	bne.n	800a5dc <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800a5c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a5c8:	f383 8811 	msr	BASEPRI, r3
 800a5cc:	f3bf 8f6f 	isb	sy
 800a5d0:	f3bf 8f4f 	dsb	sy
 800a5d4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800a5d6:	bf00      	nop
 800a5d8:	bf00      	nop
 800a5da:	e7fd      	b.n	800a5d8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800a5dc:	f002 faa4 	bl	800cb28 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a5e0:	68fb      	ldr	r3, [r7, #12]
 800a5e2:	681a      	ldr	r2, [r3, #0]
 800a5e4:	68fb      	ldr	r3, [r7, #12]
 800a5e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a5e8:	68f9      	ldr	r1, [r7, #12]
 800a5ea:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800a5ec:	fb01 f303 	mul.w	r3, r1, r3
 800a5f0:	441a      	add	r2, r3
 800a5f2:	68fb      	ldr	r3, [r7, #12]
 800a5f4:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800a5f6:	68fb      	ldr	r3, [r7, #12]
 800a5f8:	2200      	movs	r2, #0
 800a5fa:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800a5fc:	68fb      	ldr	r3, [r7, #12]
 800a5fe:	681a      	ldr	r2, [r3, #0]
 800a600:	68fb      	ldr	r3, [r7, #12]
 800a602:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a604:	68fb      	ldr	r3, [r7, #12]
 800a606:	681a      	ldr	r2, [r3, #0]
 800a608:	68fb      	ldr	r3, [r7, #12]
 800a60a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a60c:	3b01      	subs	r3, #1
 800a60e:	68f9      	ldr	r1, [r7, #12]
 800a610:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800a612:	fb01 f303 	mul.w	r3, r1, r3
 800a616:	441a      	add	r2, r3
 800a618:	68fb      	ldr	r3, [r7, #12]
 800a61a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800a61c:	68fb      	ldr	r3, [r7, #12]
 800a61e:	22ff      	movs	r2, #255	@ 0xff
 800a620:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800a624:	68fb      	ldr	r3, [r7, #12]
 800a626:	22ff      	movs	r2, #255	@ 0xff
 800a628:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800a62c:	683b      	ldr	r3, [r7, #0]
 800a62e:	2b00      	cmp	r3, #0
 800a630:	d114      	bne.n	800a65c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a632:	68fb      	ldr	r3, [r7, #12]
 800a634:	691b      	ldr	r3, [r3, #16]
 800a636:	2b00      	cmp	r3, #0
 800a638:	d01a      	beq.n	800a670 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a63a:	68fb      	ldr	r3, [r7, #12]
 800a63c:	3310      	adds	r3, #16
 800a63e:	4618      	mov	r0, r3
 800a640:	f001 fb42 	bl	800bcc8 <xTaskRemoveFromEventList>
 800a644:	4603      	mov	r3, r0
 800a646:	2b00      	cmp	r3, #0
 800a648:	d012      	beq.n	800a670 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800a64a:	4b0d      	ldr	r3, [pc, #52]	@ (800a680 <xQueueGenericReset+0xd0>)
 800a64c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a650:	601a      	str	r2, [r3, #0]
 800a652:	f3bf 8f4f 	dsb	sy
 800a656:	f3bf 8f6f 	isb	sy
 800a65a:	e009      	b.n	800a670 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800a65c:	68fb      	ldr	r3, [r7, #12]
 800a65e:	3310      	adds	r3, #16
 800a660:	4618      	mov	r0, r3
 800a662:	f7ff fef1 	bl	800a448 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800a666:	68fb      	ldr	r3, [r7, #12]
 800a668:	3324      	adds	r3, #36	@ 0x24
 800a66a:	4618      	mov	r0, r3
 800a66c:	f7ff feec 	bl	800a448 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800a670:	f002 fa8c 	bl	800cb8c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800a674:	2301      	movs	r3, #1
}
 800a676:	4618      	mov	r0, r3
 800a678:	3710      	adds	r7, #16
 800a67a:	46bd      	mov	sp, r7
 800a67c:	bd80      	pop	{r7, pc}
 800a67e:	bf00      	nop
 800a680:	e000ed04 	.word	0xe000ed04

0800a684 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800a684:	b580      	push	{r7, lr}
 800a686:	b08e      	sub	sp, #56	@ 0x38
 800a688:	af02      	add	r7, sp, #8
 800a68a:	60f8      	str	r0, [r7, #12]
 800a68c:	60b9      	str	r1, [r7, #8]
 800a68e:	607a      	str	r2, [r7, #4]
 800a690:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a692:	68fb      	ldr	r3, [r7, #12]
 800a694:	2b00      	cmp	r3, #0
 800a696:	d10b      	bne.n	800a6b0 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800a698:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a69c:	f383 8811 	msr	BASEPRI, r3
 800a6a0:	f3bf 8f6f 	isb	sy
 800a6a4:	f3bf 8f4f 	dsb	sy
 800a6a8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800a6aa:	bf00      	nop
 800a6ac:	bf00      	nop
 800a6ae:	e7fd      	b.n	800a6ac <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800a6b0:	683b      	ldr	r3, [r7, #0]
 800a6b2:	2b00      	cmp	r3, #0
 800a6b4:	d10b      	bne.n	800a6ce <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800a6b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a6ba:	f383 8811 	msr	BASEPRI, r3
 800a6be:	f3bf 8f6f 	isb	sy
 800a6c2:	f3bf 8f4f 	dsb	sy
 800a6c6:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800a6c8:	bf00      	nop
 800a6ca:	bf00      	nop
 800a6cc:	e7fd      	b.n	800a6ca <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	2b00      	cmp	r3, #0
 800a6d2:	d002      	beq.n	800a6da <xQueueGenericCreateStatic+0x56>
 800a6d4:	68bb      	ldr	r3, [r7, #8]
 800a6d6:	2b00      	cmp	r3, #0
 800a6d8:	d001      	beq.n	800a6de <xQueueGenericCreateStatic+0x5a>
 800a6da:	2301      	movs	r3, #1
 800a6dc:	e000      	b.n	800a6e0 <xQueueGenericCreateStatic+0x5c>
 800a6de:	2300      	movs	r3, #0
 800a6e0:	2b00      	cmp	r3, #0
 800a6e2:	d10b      	bne.n	800a6fc <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800a6e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a6e8:	f383 8811 	msr	BASEPRI, r3
 800a6ec:	f3bf 8f6f 	isb	sy
 800a6f0:	f3bf 8f4f 	dsb	sy
 800a6f4:	623b      	str	r3, [r7, #32]
}
 800a6f6:	bf00      	nop
 800a6f8:	bf00      	nop
 800a6fa:	e7fd      	b.n	800a6f8 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	2b00      	cmp	r3, #0
 800a700:	d102      	bne.n	800a708 <xQueueGenericCreateStatic+0x84>
 800a702:	68bb      	ldr	r3, [r7, #8]
 800a704:	2b00      	cmp	r3, #0
 800a706:	d101      	bne.n	800a70c <xQueueGenericCreateStatic+0x88>
 800a708:	2301      	movs	r3, #1
 800a70a:	e000      	b.n	800a70e <xQueueGenericCreateStatic+0x8a>
 800a70c:	2300      	movs	r3, #0
 800a70e:	2b00      	cmp	r3, #0
 800a710:	d10b      	bne.n	800a72a <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800a712:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a716:	f383 8811 	msr	BASEPRI, r3
 800a71a:	f3bf 8f6f 	isb	sy
 800a71e:	f3bf 8f4f 	dsb	sy
 800a722:	61fb      	str	r3, [r7, #28]
}
 800a724:	bf00      	nop
 800a726:	bf00      	nop
 800a728:	e7fd      	b.n	800a726 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800a72a:	2350      	movs	r3, #80	@ 0x50
 800a72c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800a72e:	697b      	ldr	r3, [r7, #20]
 800a730:	2b50      	cmp	r3, #80	@ 0x50
 800a732:	d00b      	beq.n	800a74c <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800a734:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a738:	f383 8811 	msr	BASEPRI, r3
 800a73c:	f3bf 8f6f 	isb	sy
 800a740:	f3bf 8f4f 	dsb	sy
 800a744:	61bb      	str	r3, [r7, #24]
}
 800a746:	bf00      	nop
 800a748:	bf00      	nop
 800a74a:	e7fd      	b.n	800a748 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800a74c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a74e:	683b      	ldr	r3, [r7, #0]
 800a750:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800a752:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a754:	2b00      	cmp	r3, #0
 800a756:	d00d      	beq.n	800a774 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800a758:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a75a:	2201      	movs	r2, #1
 800a75c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a760:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800a764:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a766:	9300      	str	r3, [sp, #0]
 800a768:	4613      	mov	r3, r2
 800a76a:	687a      	ldr	r2, [r7, #4]
 800a76c:	68b9      	ldr	r1, [r7, #8]
 800a76e:	68f8      	ldr	r0, [r7, #12]
 800a770:	f000 f840 	bl	800a7f4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800a774:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800a776:	4618      	mov	r0, r3
 800a778:	3730      	adds	r7, #48	@ 0x30
 800a77a:	46bd      	mov	sp, r7
 800a77c:	bd80      	pop	{r7, pc}

0800a77e <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800a77e:	b580      	push	{r7, lr}
 800a780:	b08a      	sub	sp, #40	@ 0x28
 800a782:	af02      	add	r7, sp, #8
 800a784:	60f8      	str	r0, [r7, #12]
 800a786:	60b9      	str	r1, [r7, #8]
 800a788:	4613      	mov	r3, r2
 800a78a:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a78c:	68fb      	ldr	r3, [r7, #12]
 800a78e:	2b00      	cmp	r3, #0
 800a790:	d10b      	bne.n	800a7aa <xQueueGenericCreate+0x2c>
	__asm volatile
 800a792:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a796:	f383 8811 	msr	BASEPRI, r3
 800a79a:	f3bf 8f6f 	isb	sy
 800a79e:	f3bf 8f4f 	dsb	sy
 800a7a2:	613b      	str	r3, [r7, #16]
}
 800a7a4:	bf00      	nop
 800a7a6:	bf00      	nop
 800a7a8:	e7fd      	b.n	800a7a6 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a7aa:	68fb      	ldr	r3, [r7, #12]
 800a7ac:	68ba      	ldr	r2, [r7, #8]
 800a7ae:	fb02 f303 	mul.w	r3, r2, r3
 800a7b2:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800a7b4:	69fb      	ldr	r3, [r7, #28]
 800a7b6:	3350      	adds	r3, #80	@ 0x50
 800a7b8:	4618      	mov	r0, r3
 800a7ba:	f002 fad7 	bl	800cd6c <pvPortMalloc>
 800a7be:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800a7c0:	69bb      	ldr	r3, [r7, #24]
 800a7c2:	2b00      	cmp	r3, #0
 800a7c4:	d011      	beq.n	800a7ea <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800a7c6:	69bb      	ldr	r3, [r7, #24]
 800a7c8:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a7ca:	697b      	ldr	r3, [r7, #20]
 800a7cc:	3350      	adds	r3, #80	@ 0x50
 800a7ce:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800a7d0:	69bb      	ldr	r3, [r7, #24]
 800a7d2:	2200      	movs	r2, #0
 800a7d4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a7d8:	79fa      	ldrb	r2, [r7, #7]
 800a7da:	69bb      	ldr	r3, [r7, #24]
 800a7dc:	9300      	str	r3, [sp, #0]
 800a7de:	4613      	mov	r3, r2
 800a7e0:	697a      	ldr	r2, [r7, #20]
 800a7e2:	68b9      	ldr	r1, [r7, #8]
 800a7e4:	68f8      	ldr	r0, [r7, #12]
 800a7e6:	f000 f805 	bl	800a7f4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800a7ea:	69bb      	ldr	r3, [r7, #24]
	}
 800a7ec:	4618      	mov	r0, r3
 800a7ee:	3720      	adds	r7, #32
 800a7f0:	46bd      	mov	sp, r7
 800a7f2:	bd80      	pop	{r7, pc}

0800a7f4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800a7f4:	b580      	push	{r7, lr}
 800a7f6:	b084      	sub	sp, #16
 800a7f8:	af00      	add	r7, sp, #0
 800a7fa:	60f8      	str	r0, [r7, #12]
 800a7fc:	60b9      	str	r1, [r7, #8]
 800a7fe:	607a      	str	r2, [r7, #4]
 800a800:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800a802:	68bb      	ldr	r3, [r7, #8]
 800a804:	2b00      	cmp	r3, #0
 800a806:	d103      	bne.n	800a810 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800a808:	69bb      	ldr	r3, [r7, #24]
 800a80a:	69ba      	ldr	r2, [r7, #24]
 800a80c:	601a      	str	r2, [r3, #0]
 800a80e:	e002      	b.n	800a816 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800a810:	69bb      	ldr	r3, [r7, #24]
 800a812:	687a      	ldr	r2, [r7, #4]
 800a814:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800a816:	69bb      	ldr	r3, [r7, #24]
 800a818:	68fa      	ldr	r2, [r7, #12]
 800a81a:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800a81c:	69bb      	ldr	r3, [r7, #24]
 800a81e:	68ba      	ldr	r2, [r7, #8]
 800a820:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800a822:	2101      	movs	r1, #1
 800a824:	69b8      	ldr	r0, [r7, #24]
 800a826:	f7ff fec3 	bl	800a5b0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800a82a:	69bb      	ldr	r3, [r7, #24]
 800a82c:	78fa      	ldrb	r2, [r7, #3]
 800a82e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800a832:	bf00      	nop
 800a834:	3710      	adds	r7, #16
 800a836:	46bd      	mov	sp, r7
 800a838:	bd80      	pop	{r7, pc}

0800a83a <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 800a83a:	b580      	push	{r7, lr}
 800a83c:	b08a      	sub	sp, #40	@ 0x28
 800a83e:	af02      	add	r7, sp, #8
 800a840:	60f8      	str	r0, [r7, #12]
 800a842:	60b9      	str	r1, [r7, #8]
 800a844:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800a846:	68fb      	ldr	r3, [r7, #12]
 800a848:	2b00      	cmp	r3, #0
 800a84a:	d10b      	bne.n	800a864 <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 800a84c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a850:	f383 8811 	msr	BASEPRI, r3
 800a854:	f3bf 8f6f 	isb	sy
 800a858:	f3bf 8f4f 	dsb	sy
 800a85c:	61bb      	str	r3, [r7, #24]
}
 800a85e:	bf00      	nop
 800a860:	bf00      	nop
 800a862:	e7fd      	b.n	800a860 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 800a864:	68ba      	ldr	r2, [r7, #8]
 800a866:	68fb      	ldr	r3, [r7, #12]
 800a868:	429a      	cmp	r2, r3
 800a86a:	d90b      	bls.n	800a884 <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 800a86c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a870:	f383 8811 	msr	BASEPRI, r3
 800a874:	f3bf 8f6f 	isb	sy
 800a878:	f3bf 8f4f 	dsb	sy
 800a87c:	617b      	str	r3, [r7, #20]
}
 800a87e:	bf00      	nop
 800a880:	bf00      	nop
 800a882:	e7fd      	b.n	800a880 <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800a884:	2302      	movs	r3, #2
 800a886:	9300      	str	r3, [sp, #0]
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	2200      	movs	r2, #0
 800a88c:	2100      	movs	r1, #0
 800a88e:	68f8      	ldr	r0, [r7, #12]
 800a890:	f7ff fef8 	bl	800a684 <xQueueGenericCreateStatic>
 800a894:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 800a896:	69fb      	ldr	r3, [r7, #28]
 800a898:	2b00      	cmp	r3, #0
 800a89a:	d002      	beq.n	800a8a2 <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800a89c:	69fb      	ldr	r3, [r7, #28]
 800a89e:	68ba      	ldr	r2, [r7, #8]
 800a8a0:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800a8a2:	69fb      	ldr	r3, [r7, #28]
	}
 800a8a4:	4618      	mov	r0, r3
 800a8a6:	3720      	adds	r7, #32
 800a8a8:	46bd      	mov	sp, r7
 800a8aa:	bd80      	pop	{r7, pc}

0800a8ac <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 800a8ac:	b580      	push	{r7, lr}
 800a8ae:	b086      	sub	sp, #24
 800a8b0:	af00      	add	r7, sp, #0
 800a8b2:	6078      	str	r0, [r7, #4]
 800a8b4:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800a8b6:	687b      	ldr	r3, [r7, #4]
 800a8b8:	2b00      	cmp	r3, #0
 800a8ba:	d10b      	bne.n	800a8d4 <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 800a8bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a8c0:	f383 8811 	msr	BASEPRI, r3
 800a8c4:	f3bf 8f6f 	isb	sy
 800a8c8:	f3bf 8f4f 	dsb	sy
 800a8cc:	613b      	str	r3, [r7, #16]
}
 800a8ce:	bf00      	nop
 800a8d0:	bf00      	nop
 800a8d2:	e7fd      	b.n	800a8d0 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 800a8d4:	683a      	ldr	r2, [r7, #0]
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	429a      	cmp	r2, r3
 800a8da:	d90b      	bls.n	800a8f4 <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 800a8dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a8e0:	f383 8811 	msr	BASEPRI, r3
 800a8e4:	f3bf 8f6f 	isb	sy
 800a8e8:	f3bf 8f4f 	dsb	sy
 800a8ec:	60fb      	str	r3, [r7, #12]
}
 800a8ee:	bf00      	nop
 800a8f0:	bf00      	nop
 800a8f2:	e7fd      	b.n	800a8f0 <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800a8f4:	2202      	movs	r2, #2
 800a8f6:	2100      	movs	r1, #0
 800a8f8:	6878      	ldr	r0, [r7, #4]
 800a8fa:	f7ff ff40 	bl	800a77e <xQueueGenericCreate>
 800a8fe:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 800a900:	697b      	ldr	r3, [r7, #20]
 800a902:	2b00      	cmp	r3, #0
 800a904:	d002      	beq.n	800a90c <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800a906:	697b      	ldr	r3, [r7, #20]
 800a908:	683a      	ldr	r2, [r7, #0]
 800a90a:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800a90c:	697b      	ldr	r3, [r7, #20]
	}
 800a90e:	4618      	mov	r0, r3
 800a910:	3718      	adds	r7, #24
 800a912:	46bd      	mov	sp, r7
 800a914:	bd80      	pop	{r7, pc}
	...

0800a918 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800a918:	b580      	push	{r7, lr}
 800a91a:	b08e      	sub	sp, #56	@ 0x38
 800a91c:	af00      	add	r7, sp, #0
 800a91e:	60f8      	str	r0, [r7, #12]
 800a920:	60b9      	str	r1, [r7, #8]
 800a922:	607a      	str	r2, [r7, #4]
 800a924:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800a926:	2300      	movs	r3, #0
 800a928:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a92a:	68fb      	ldr	r3, [r7, #12]
 800a92c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800a92e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a930:	2b00      	cmp	r3, #0
 800a932:	d10b      	bne.n	800a94c <xQueueGenericSend+0x34>
	__asm volatile
 800a934:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a938:	f383 8811 	msr	BASEPRI, r3
 800a93c:	f3bf 8f6f 	isb	sy
 800a940:	f3bf 8f4f 	dsb	sy
 800a944:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800a946:	bf00      	nop
 800a948:	bf00      	nop
 800a94a:	e7fd      	b.n	800a948 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a94c:	68bb      	ldr	r3, [r7, #8]
 800a94e:	2b00      	cmp	r3, #0
 800a950:	d103      	bne.n	800a95a <xQueueGenericSend+0x42>
 800a952:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a954:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a956:	2b00      	cmp	r3, #0
 800a958:	d101      	bne.n	800a95e <xQueueGenericSend+0x46>
 800a95a:	2301      	movs	r3, #1
 800a95c:	e000      	b.n	800a960 <xQueueGenericSend+0x48>
 800a95e:	2300      	movs	r3, #0
 800a960:	2b00      	cmp	r3, #0
 800a962:	d10b      	bne.n	800a97c <xQueueGenericSend+0x64>
	__asm volatile
 800a964:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a968:	f383 8811 	msr	BASEPRI, r3
 800a96c:	f3bf 8f6f 	isb	sy
 800a970:	f3bf 8f4f 	dsb	sy
 800a974:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800a976:	bf00      	nop
 800a978:	bf00      	nop
 800a97a:	e7fd      	b.n	800a978 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a97c:	683b      	ldr	r3, [r7, #0]
 800a97e:	2b02      	cmp	r3, #2
 800a980:	d103      	bne.n	800a98a <xQueueGenericSend+0x72>
 800a982:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a984:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a986:	2b01      	cmp	r3, #1
 800a988:	d101      	bne.n	800a98e <xQueueGenericSend+0x76>
 800a98a:	2301      	movs	r3, #1
 800a98c:	e000      	b.n	800a990 <xQueueGenericSend+0x78>
 800a98e:	2300      	movs	r3, #0
 800a990:	2b00      	cmp	r3, #0
 800a992:	d10b      	bne.n	800a9ac <xQueueGenericSend+0x94>
	__asm volatile
 800a994:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a998:	f383 8811 	msr	BASEPRI, r3
 800a99c:	f3bf 8f6f 	isb	sy
 800a9a0:	f3bf 8f4f 	dsb	sy
 800a9a4:	623b      	str	r3, [r7, #32]
}
 800a9a6:	bf00      	nop
 800a9a8:	bf00      	nop
 800a9aa:	e7fd      	b.n	800a9a8 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a9ac:	f001 fb52 	bl	800c054 <xTaskGetSchedulerState>
 800a9b0:	4603      	mov	r3, r0
 800a9b2:	2b00      	cmp	r3, #0
 800a9b4:	d102      	bne.n	800a9bc <xQueueGenericSend+0xa4>
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	2b00      	cmp	r3, #0
 800a9ba:	d101      	bne.n	800a9c0 <xQueueGenericSend+0xa8>
 800a9bc:	2301      	movs	r3, #1
 800a9be:	e000      	b.n	800a9c2 <xQueueGenericSend+0xaa>
 800a9c0:	2300      	movs	r3, #0
 800a9c2:	2b00      	cmp	r3, #0
 800a9c4:	d10b      	bne.n	800a9de <xQueueGenericSend+0xc6>
	__asm volatile
 800a9c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a9ca:	f383 8811 	msr	BASEPRI, r3
 800a9ce:	f3bf 8f6f 	isb	sy
 800a9d2:	f3bf 8f4f 	dsb	sy
 800a9d6:	61fb      	str	r3, [r7, #28]
}
 800a9d8:	bf00      	nop
 800a9da:	bf00      	nop
 800a9dc:	e7fd      	b.n	800a9da <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a9de:	f002 f8a3 	bl	800cb28 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a9e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a9e4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a9e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a9e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a9ea:	429a      	cmp	r2, r3
 800a9ec:	d302      	bcc.n	800a9f4 <xQueueGenericSend+0xdc>
 800a9ee:	683b      	ldr	r3, [r7, #0]
 800a9f0:	2b02      	cmp	r3, #2
 800a9f2:	d129      	bne.n	800aa48 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a9f4:	683a      	ldr	r2, [r7, #0]
 800a9f6:	68b9      	ldr	r1, [r7, #8]
 800a9f8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a9fa:	f000 fa33 	bl	800ae64 <prvCopyDataToQueue>
 800a9fe:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800aa00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa04:	2b00      	cmp	r3, #0
 800aa06:	d010      	beq.n	800aa2a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800aa08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa0a:	3324      	adds	r3, #36	@ 0x24
 800aa0c:	4618      	mov	r0, r3
 800aa0e:	f001 f95b 	bl	800bcc8 <xTaskRemoveFromEventList>
 800aa12:	4603      	mov	r3, r0
 800aa14:	2b00      	cmp	r3, #0
 800aa16:	d013      	beq.n	800aa40 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800aa18:	4b3f      	ldr	r3, [pc, #252]	@ (800ab18 <xQueueGenericSend+0x200>)
 800aa1a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800aa1e:	601a      	str	r2, [r3, #0]
 800aa20:	f3bf 8f4f 	dsb	sy
 800aa24:	f3bf 8f6f 	isb	sy
 800aa28:	e00a      	b.n	800aa40 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800aa2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa2c:	2b00      	cmp	r3, #0
 800aa2e:	d007      	beq.n	800aa40 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800aa30:	4b39      	ldr	r3, [pc, #228]	@ (800ab18 <xQueueGenericSend+0x200>)
 800aa32:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800aa36:	601a      	str	r2, [r3, #0]
 800aa38:	f3bf 8f4f 	dsb	sy
 800aa3c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800aa40:	f002 f8a4 	bl	800cb8c <vPortExitCritical>
				return pdPASS;
 800aa44:	2301      	movs	r3, #1
 800aa46:	e063      	b.n	800ab10 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	2b00      	cmp	r3, #0
 800aa4c:	d103      	bne.n	800aa56 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800aa4e:	f002 f89d 	bl	800cb8c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800aa52:	2300      	movs	r3, #0
 800aa54:	e05c      	b.n	800ab10 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800aa56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aa58:	2b00      	cmp	r3, #0
 800aa5a:	d106      	bne.n	800aa6a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800aa5c:	f107 0314 	add.w	r3, r7, #20
 800aa60:	4618      	mov	r0, r3
 800aa62:	f001 f995 	bl	800bd90 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800aa66:	2301      	movs	r3, #1
 800aa68:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800aa6a:	f002 f88f 	bl	800cb8c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800aa6e:	f000 fefd 	bl	800b86c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800aa72:	f002 f859 	bl	800cb28 <vPortEnterCritical>
 800aa76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa78:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800aa7c:	b25b      	sxtb	r3, r3
 800aa7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aa82:	d103      	bne.n	800aa8c <xQueueGenericSend+0x174>
 800aa84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa86:	2200      	movs	r2, #0
 800aa88:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800aa8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa8e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800aa92:	b25b      	sxtb	r3, r3
 800aa94:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aa98:	d103      	bne.n	800aaa2 <xQueueGenericSend+0x18a>
 800aa9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa9c:	2200      	movs	r2, #0
 800aa9e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800aaa2:	f002 f873 	bl	800cb8c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800aaa6:	1d3a      	adds	r2, r7, #4
 800aaa8:	f107 0314 	add.w	r3, r7, #20
 800aaac:	4611      	mov	r1, r2
 800aaae:	4618      	mov	r0, r3
 800aab0:	f001 f984 	bl	800bdbc <xTaskCheckForTimeOut>
 800aab4:	4603      	mov	r3, r0
 800aab6:	2b00      	cmp	r3, #0
 800aab8:	d124      	bne.n	800ab04 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800aaba:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800aabc:	f000 faca 	bl	800b054 <prvIsQueueFull>
 800aac0:	4603      	mov	r3, r0
 800aac2:	2b00      	cmp	r3, #0
 800aac4:	d018      	beq.n	800aaf8 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800aac6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aac8:	3310      	adds	r3, #16
 800aaca:	687a      	ldr	r2, [r7, #4]
 800aacc:	4611      	mov	r1, r2
 800aace:	4618      	mov	r0, r3
 800aad0:	f001 f8a8 	bl	800bc24 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800aad4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800aad6:	f000 fa55 	bl	800af84 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800aada:	f000 fed5 	bl	800b888 <xTaskResumeAll>
 800aade:	4603      	mov	r3, r0
 800aae0:	2b00      	cmp	r3, #0
 800aae2:	f47f af7c 	bne.w	800a9de <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800aae6:	4b0c      	ldr	r3, [pc, #48]	@ (800ab18 <xQueueGenericSend+0x200>)
 800aae8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800aaec:	601a      	str	r2, [r3, #0]
 800aaee:	f3bf 8f4f 	dsb	sy
 800aaf2:	f3bf 8f6f 	isb	sy
 800aaf6:	e772      	b.n	800a9de <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800aaf8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800aafa:	f000 fa43 	bl	800af84 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800aafe:	f000 fec3 	bl	800b888 <xTaskResumeAll>
 800ab02:	e76c      	b.n	800a9de <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800ab04:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800ab06:	f000 fa3d 	bl	800af84 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800ab0a:	f000 febd 	bl	800b888 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800ab0e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800ab10:	4618      	mov	r0, r3
 800ab12:	3738      	adds	r7, #56	@ 0x38
 800ab14:	46bd      	mov	sp, r7
 800ab16:	bd80      	pop	{r7, pc}
 800ab18:	e000ed04 	.word	0xe000ed04

0800ab1c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800ab1c:	b580      	push	{r7, lr}
 800ab1e:	b090      	sub	sp, #64	@ 0x40
 800ab20:	af00      	add	r7, sp, #0
 800ab22:	60f8      	str	r0, [r7, #12]
 800ab24:	60b9      	str	r1, [r7, #8]
 800ab26:	607a      	str	r2, [r7, #4]
 800ab28:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800ab2a:	68fb      	ldr	r3, [r7, #12]
 800ab2c:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800ab2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab30:	2b00      	cmp	r3, #0
 800ab32:	d10b      	bne.n	800ab4c <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800ab34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab38:	f383 8811 	msr	BASEPRI, r3
 800ab3c:	f3bf 8f6f 	isb	sy
 800ab40:	f3bf 8f4f 	dsb	sy
 800ab44:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800ab46:	bf00      	nop
 800ab48:	bf00      	nop
 800ab4a:	e7fd      	b.n	800ab48 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ab4c:	68bb      	ldr	r3, [r7, #8]
 800ab4e:	2b00      	cmp	r3, #0
 800ab50:	d103      	bne.n	800ab5a <xQueueGenericSendFromISR+0x3e>
 800ab52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ab56:	2b00      	cmp	r3, #0
 800ab58:	d101      	bne.n	800ab5e <xQueueGenericSendFromISR+0x42>
 800ab5a:	2301      	movs	r3, #1
 800ab5c:	e000      	b.n	800ab60 <xQueueGenericSendFromISR+0x44>
 800ab5e:	2300      	movs	r3, #0
 800ab60:	2b00      	cmp	r3, #0
 800ab62:	d10b      	bne.n	800ab7c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800ab64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab68:	f383 8811 	msr	BASEPRI, r3
 800ab6c:	f3bf 8f6f 	isb	sy
 800ab70:	f3bf 8f4f 	dsb	sy
 800ab74:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800ab76:	bf00      	nop
 800ab78:	bf00      	nop
 800ab7a:	e7fd      	b.n	800ab78 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800ab7c:	683b      	ldr	r3, [r7, #0]
 800ab7e:	2b02      	cmp	r3, #2
 800ab80:	d103      	bne.n	800ab8a <xQueueGenericSendFromISR+0x6e>
 800ab82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab84:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ab86:	2b01      	cmp	r3, #1
 800ab88:	d101      	bne.n	800ab8e <xQueueGenericSendFromISR+0x72>
 800ab8a:	2301      	movs	r3, #1
 800ab8c:	e000      	b.n	800ab90 <xQueueGenericSendFromISR+0x74>
 800ab8e:	2300      	movs	r3, #0
 800ab90:	2b00      	cmp	r3, #0
 800ab92:	d10b      	bne.n	800abac <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800ab94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab98:	f383 8811 	msr	BASEPRI, r3
 800ab9c:	f3bf 8f6f 	isb	sy
 800aba0:	f3bf 8f4f 	dsb	sy
 800aba4:	623b      	str	r3, [r7, #32]
}
 800aba6:	bf00      	nop
 800aba8:	bf00      	nop
 800abaa:	e7fd      	b.n	800aba8 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800abac:	f002 f89c 	bl	800cce8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800abb0:	f3ef 8211 	mrs	r2, BASEPRI
 800abb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800abb8:	f383 8811 	msr	BASEPRI, r3
 800abbc:	f3bf 8f6f 	isb	sy
 800abc0:	f3bf 8f4f 	dsb	sy
 800abc4:	61fa      	str	r2, [r7, #28]
 800abc6:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800abc8:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800abca:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800abcc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800abce:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800abd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800abd2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800abd4:	429a      	cmp	r2, r3
 800abd6:	d302      	bcc.n	800abde <xQueueGenericSendFromISR+0xc2>
 800abd8:	683b      	ldr	r3, [r7, #0]
 800abda:	2b02      	cmp	r3, #2
 800abdc:	d12f      	bne.n	800ac3e <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800abde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800abe0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800abe4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800abe8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800abea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800abec:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800abee:	683a      	ldr	r2, [r7, #0]
 800abf0:	68b9      	ldr	r1, [r7, #8]
 800abf2:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800abf4:	f000 f936 	bl	800ae64 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800abf8:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800abfc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ac00:	d112      	bne.n	800ac28 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ac02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac06:	2b00      	cmp	r3, #0
 800ac08:	d016      	beq.n	800ac38 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ac0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac0c:	3324      	adds	r3, #36	@ 0x24
 800ac0e:	4618      	mov	r0, r3
 800ac10:	f001 f85a 	bl	800bcc8 <xTaskRemoveFromEventList>
 800ac14:	4603      	mov	r3, r0
 800ac16:	2b00      	cmp	r3, #0
 800ac18:	d00e      	beq.n	800ac38 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	2b00      	cmp	r3, #0
 800ac1e:	d00b      	beq.n	800ac38 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800ac20:	687b      	ldr	r3, [r7, #4]
 800ac22:	2201      	movs	r2, #1
 800ac24:	601a      	str	r2, [r3, #0]
 800ac26:	e007      	b.n	800ac38 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800ac28:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800ac2c:	3301      	adds	r3, #1
 800ac2e:	b2db      	uxtb	r3, r3
 800ac30:	b25a      	sxtb	r2, r3
 800ac32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac34:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800ac38:	2301      	movs	r3, #1
 800ac3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800ac3c:	e001      	b.n	800ac42 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800ac3e:	2300      	movs	r3, #0
 800ac40:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ac42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ac44:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800ac46:	697b      	ldr	r3, [r7, #20]
 800ac48:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800ac4c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800ac4e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800ac50:	4618      	mov	r0, r3
 800ac52:	3740      	adds	r7, #64	@ 0x40
 800ac54:	46bd      	mov	sp, r7
 800ac56:	bd80      	pop	{r7, pc}

0800ac58 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800ac58:	b580      	push	{r7, lr}
 800ac5a:	b08c      	sub	sp, #48	@ 0x30
 800ac5c:	af00      	add	r7, sp, #0
 800ac5e:	60f8      	str	r0, [r7, #12]
 800ac60:	60b9      	str	r1, [r7, #8]
 800ac62:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800ac64:	2300      	movs	r3, #0
 800ac66:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800ac68:	68fb      	ldr	r3, [r7, #12]
 800ac6a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800ac6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac6e:	2b00      	cmp	r3, #0
 800ac70:	d10b      	bne.n	800ac8a <xQueueReceive+0x32>
	__asm volatile
 800ac72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac76:	f383 8811 	msr	BASEPRI, r3
 800ac7a:	f3bf 8f6f 	isb	sy
 800ac7e:	f3bf 8f4f 	dsb	sy
 800ac82:	623b      	str	r3, [r7, #32]
}
 800ac84:	bf00      	nop
 800ac86:	bf00      	nop
 800ac88:	e7fd      	b.n	800ac86 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ac8a:	68bb      	ldr	r3, [r7, #8]
 800ac8c:	2b00      	cmp	r3, #0
 800ac8e:	d103      	bne.n	800ac98 <xQueueReceive+0x40>
 800ac90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ac94:	2b00      	cmp	r3, #0
 800ac96:	d101      	bne.n	800ac9c <xQueueReceive+0x44>
 800ac98:	2301      	movs	r3, #1
 800ac9a:	e000      	b.n	800ac9e <xQueueReceive+0x46>
 800ac9c:	2300      	movs	r3, #0
 800ac9e:	2b00      	cmp	r3, #0
 800aca0:	d10b      	bne.n	800acba <xQueueReceive+0x62>
	__asm volatile
 800aca2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aca6:	f383 8811 	msr	BASEPRI, r3
 800acaa:	f3bf 8f6f 	isb	sy
 800acae:	f3bf 8f4f 	dsb	sy
 800acb2:	61fb      	str	r3, [r7, #28]
}
 800acb4:	bf00      	nop
 800acb6:	bf00      	nop
 800acb8:	e7fd      	b.n	800acb6 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800acba:	f001 f9cb 	bl	800c054 <xTaskGetSchedulerState>
 800acbe:	4603      	mov	r3, r0
 800acc0:	2b00      	cmp	r3, #0
 800acc2:	d102      	bne.n	800acca <xQueueReceive+0x72>
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	2b00      	cmp	r3, #0
 800acc8:	d101      	bne.n	800acce <xQueueReceive+0x76>
 800acca:	2301      	movs	r3, #1
 800accc:	e000      	b.n	800acd0 <xQueueReceive+0x78>
 800acce:	2300      	movs	r3, #0
 800acd0:	2b00      	cmp	r3, #0
 800acd2:	d10b      	bne.n	800acec <xQueueReceive+0x94>
	__asm volatile
 800acd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800acd8:	f383 8811 	msr	BASEPRI, r3
 800acdc:	f3bf 8f6f 	isb	sy
 800ace0:	f3bf 8f4f 	dsb	sy
 800ace4:	61bb      	str	r3, [r7, #24]
}
 800ace6:	bf00      	nop
 800ace8:	bf00      	nop
 800acea:	e7fd      	b.n	800ace8 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800acec:	f001 ff1c 	bl	800cb28 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800acf0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800acf2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800acf4:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800acf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acf8:	2b00      	cmp	r3, #0
 800acfa:	d01f      	beq.n	800ad3c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800acfc:	68b9      	ldr	r1, [r7, #8]
 800acfe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ad00:	f000 f91a 	bl	800af38 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800ad04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad06:	1e5a      	subs	r2, r3, #1
 800ad08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad0a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ad0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad0e:	691b      	ldr	r3, [r3, #16]
 800ad10:	2b00      	cmp	r3, #0
 800ad12:	d00f      	beq.n	800ad34 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ad14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad16:	3310      	adds	r3, #16
 800ad18:	4618      	mov	r0, r3
 800ad1a:	f000 ffd5 	bl	800bcc8 <xTaskRemoveFromEventList>
 800ad1e:	4603      	mov	r3, r0
 800ad20:	2b00      	cmp	r3, #0
 800ad22:	d007      	beq.n	800ad34 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800ad24:	4b3c      	ldr	r3, [pc, #240]	@ (800ae18 <xQueueReceive+0x1c0>)
 800ad26:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ad2a:	601a      	str	r2, [r3, #0]
 800ad2c:	f3bf 8f4f 	dsb	sy
 800ad30:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800ad34:	f001 ff2a 	bl	800cb8c <vPortExitCritical>
				return pdPASS;
 800ad38:	2301      	movs	r3, #1
 800ad3a:	e069      	b.n	800ae10 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	2b00      	cmp	r3, #0
 800ad40:	d103      	bne.n	800ad4a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800ad42:	f001 ff23 	bl	800cb8c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800ad46:	2300      	movs	r3, #0
 800ad48:	e062      	b.n	800ae10 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800ad4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ad4c:	2b00      	cmp	r3, #0
 800ad4e:	d106      	bne.n	800ad5e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800ad50:	f107 0310 	add.w	r3, r7, #16
 800ad54:	4618      	mov	r0, r3
 800ad56:	f001 f81b 	bl	800bd90 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800ad5a:	2301      	movs	r3, #1
 800ad5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800ad5e:	f001 ff15 	bl	800cb8c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800ad62:	f000 fd83 	bl	800b86c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800ad66:	f001 fedf 	bl	800cb28 <vPortEnterCritical>
 800ad6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad6c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800ad70:	b25b      	sxtb	r3, r3
 800ad72:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ad76:	d103      	bne.n	800ad80 <xQueueReceive+0x128>
 800ad78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad7a:	2200      	movs	r2, #0
 800ad7c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ad80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad82:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800ad86:	b25b      	sxtb	r3, r3
 800ad88:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ad8c:	d103      	bne.n	800ad96 <xQueueReceive+0x13e>
 800ad8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad90:	2200      	movs	r2, #0
 800ad92:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ad96:	f001 fef9 	bl	800cb8c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800ad9a:	1d3a      	adds	r2, r7, #4
 800ad9c:	f107 0310 	add.w	r3, r7, #16
 800ada0:	4611      	mov	r1, r2
 800ada2:	4618      	mov	r0, r3
 800ada4:	f001 f80a 	bl	800bdbc <xTaskCheckForTimeOut>
 800ada8:	4603      	mov	r3, r0
 800adaa:	2b00      	cmp	r3, #0
 800adac:	d123      	bne.n	800adf6 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800adae:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800adb0:	f000 f93a 	bl	800b028 <prvIsQueueEmpty>
 800adb4:	4603      	mov	r3, r0
 800adb6:	2b00      	cmp	r3, #0
 800adb8:	d017      	beq.n	800adea <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800adba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800adbc:	3324      	adds	r3, #36	@ 0x24
 800adbe:	687a      	ldr	r2, [r7, #4]
 800adc0:	4611      	mov	r1, r2
 800adc2:	4618      	mov	r0, r3
 800adc4:	f000 ff2e 	bl	800bc24 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800adc8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800adca:	f000 f8db 	bl	800af84 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800adce:	f000 fd5b 	bl	800b888 <xTaskResumeAll>
 800add2:	4603      	mov	r3, r0
 800add4:	2b00      	cmp	r3, #0
 800add6:	d189      	bne.n	800acec <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800add8:	4b0f      	ldr	r3, [pc, #60]	@ (800ae18 <xQueueReceive+0x1c0>)
 800adda:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800adde:	601a      	str	r2, [r3, #0]
 800ade0:	f3bf 8f4f 	dsb	sy
 800ade4:	f3bf 8f6f 	isb	sy
 800ade8:	e780      	b.n	800acec <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800adea:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800adec:	f000 f8ca 	bl	800af84 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800adf0:	f000 fd4a 	bl	800b888 <xTaskResumeAll>
 800adf4:	e77a      	b.n	800acec <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800adf6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800adf8:	f000 f8c4 	bl	800af84 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800adfc:	f000 fd44 	bl	800b888 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ae00:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ae02:	f000 f911 	bl	800b028 <prvIsQueueEmpty>
 800ae06:	4603      	mov	r3, r0
 800ae08:	2b00      	cmp	r3, #0
 800ae0a:	f43f af6f 	beq.w	800acec <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800ae0e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800ae10:	4618      	mov	r0, r3
 800ae12:	3730      	adds	r7, #48	@ 0x30
 800ae14:	46bd      	mov	sp, r7
 800ae16:	bd80      	pop	{r7, pc}
 800ae18:	e000ed04 	.word	0xe000ed04

0800ae1c <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800ae1c:	b580      	push	{r7, lr}
 800ae1e:	b084      	sub	sp, #16
 800ae20:	af00      	add	r7, sp, #0
 800ae22:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800ae28:	68fb      	ldr	r3, [r7, #12]
 800ae2a:	2b00      	cmp	r3, #0
 800ae2c:	d10b      	bne.n	800ae46 <vQueueDelete+0x2a>
	__asm volatile
 800ae2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae32:	f383 8811 	msr	BASEPRI, r3
 800ae36:	f3bf 8f6f 	isb	sy
 800ae3a:	f3bf 8f4f 	dsb	sy
 800ae3e:	60bb      	str	r3, [r7, #8]
}
 800ae40:	bf00      	nop
 800ae42:	bf00      	nop
 800ae44:	e7fd      	b.n	800ae42 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800ae46:	68f8      	ldr	r0, [r7, #12]
 800ae48:	f000 f946 	bl	800b0d8 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800ae4c:	68fb      	ldr	r3, [r7, #12]
 800ae4e:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800ae52:	2b00      	cmp	r3, #0
 800ae54:	d102      	bne.n	800ae5c <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 800ae56:	68f8      	ldr	r0, [r7, #12]
 800ae58:	f002 f856 	bl	800cf08 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800ae5c:	bf00      	nop
 800ae5e:	3710      	adds	r7, #16
 800ae60:	46bd      	mov	sp, r7
 800ae62:	bd80      	pop	{r7, pc}

0800ae64 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800ae64:	b580      	push	{r7, lr}
 800ae66:	b086      	sub	sp, #24
 800ae68:	af00      	add	r7, sp, #0
 800ae6a:	60f8      	str	r0, [r7, #12]
 800ae6c:	60b9      	str	r1, [r7, #8]
 800ae6e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800ae70:	2300      	movs	r3, #0
 800ae72:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ae74:	68fb      	ldr	r3, [r7, #12]
 800ae76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae78:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800ae7a:	68fb      	ldr	r3, [r7, #12]
 800ae7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ae7e:	2b00      	cmp	r3, #0
 800ae80:	d10d      	bne.n	800ae9e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800ae82:	68fb      	ldr	r3, [r7, #12]
 800ae84:	681b      	ldr	r3, [r3, #0]
 800ae86:	2b00      	cmp	r3, #0
 800ae88:	d14d      	bne.n	800af26 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800ae8a:	68fb      	ldr	r3, [r7, #12]
 800ae8c:	689b      	ldr	r3, [r3, #8]
 800ae8e:	4618      	mov	r0, r3
 800ae90:	f001 f8fe 	bl	800c090 <xTaskPriorityDisinherit>
 800ae94:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800ae96:	68fb      	ldr	r3, [r7, #12]
 800ae98:	2200      	movs	r2, #0
 800ae9a:	609a      	str	r2, [r3, #8]
 800ae9c:	e043      	b.n	800af26 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	2b00      	cmp	r3, #0
 800aea2:	d119      	bne.n	800aed8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800aea4:	68fb      	ldr	r3, [r7, #12]
 800aea6:	6858      	ldr	r0, [r3, #4]
 800aea8:	68fb      	ldr	r3, [r7, #12]
 800aeaa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aeac:	461a      	mov	r2, r3
 800aeae:	68b9      	ldr	r1, [r7, #8]
 800aeb0:	f003 f98b 	bl	800e1ca <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800aeb4:	68fb      	ldr	r3, [r7, #12]
 800aeb6:	685a      	ldr	r2, [r3, #4]
 800aeb8:	68fb      	ldr	r3, [r7, #12]
 800aeba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aebc:	441a      	add	r2, r3
 800aebe:	68fb      	ldr	r3, [r7, #12]
 800aec0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800aec2:	68fb      	ldr	r3, [r7, #12]
 800aec4:	685a      	ldr	r2, [r3, #4]
 800aec6:	68fb      	ldr	r3, [r7, #12]
 800aec8:	689b      	ldr	r3, [r3, #8]
 800aeca:	429a      	cmp	r2, r3
 800aecc:	d32b      	bcc.n	800af26 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800aece:	68fb      	ldr	r3, [r7, #12]
 800aed0:	681a      	ldr	r2, [r3, #0]
 800aed2:	68fb      	ldr	r3, [r7, #12]
 800aed4:	605a      	str	r2, [r3, #4]
 800aed6:	e026      	b.n	800af26 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800aed8:	68fb      	ldr	r3, [r7, #12]
 800aeda:	68d8      	ldr	r0, [r3, #12]
 800aedc:	68fb      	ldr	r3, [r7, #12]
 800aede:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aee0:	461a      	mov	r2, r3
 800aee2:	68b9      	ldr	r1, [r7, #8]
 800aee4:	f003 f971 	bl	800e1ca <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800aee8:	68fb      	ldr	r3, [r7, #12]
 800aeea:	68da      	ldr	r2, [r3, #12]
 800aeec:	68fb      	ldr	r3, [r7, #12]
 800aeee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aef0:	425b      	negs	r3, r3
 800aef2:	441a      	add	r2, r3
 800aef4:	68fb      	ldr	r3, [r7, #12]
 800aef6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800aef8:	68fb      	ldr	r3, [r7, #12]
 800aefa:	68da      	ldr	r2, [r3, #12]
 800aefc:	68fb      	ldr	r3, [r7, #12]
 800aefe:	681b      	ldr	r3, [r3, #0]
 800af00:	429a      	cmp	r2, r3
 800af02:	d207      	bcs.n	800af14 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800af04:	68fb      	ldr	r3, [r7, #12]
 800af06:	689a      	ldr	r2, [r3, #8]
 800af08:	68fb      	ldr	r3, [r7, #12]
 800af0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800af0c:	425b      	negs	r3, r3
 800af0e:	441a      	add	r2, r3
 800af10:	68fb      	ldr	r3, [r7, #12]
 800af12:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	2b02      	cmp	r3, #2
 800af18:	d105      	bne.n	800af26 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800af1a:	693b      	ldr	r3, [r7, #16]
 800af1c:	2b00      	cmp	r3, #0
 800af1e:	d002      	beq.n	800af26 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800af20:	693b      	ldr	r3, [r7, #16]
 800af22:	3b01      	subs	r3, #1
 800af24:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800af26:	693b      	ldr	r3, [r7, #16]
 800af28:	1c5a      	adds	r2, r3, #1
 800af2a:	68fb      	ldr	r3, [r7, #12]
 800af2c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800af2e:	697b      	ldr	r3, [r7, #20]
}
 800af30:	4618      	mov	r0, r3
 800af32:	3718      	adds	r7, #24
 800af34:	46bd      	mov	sp, r7
 800af36:	bd80      	pop	{r7, pc}

0800af38 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800af38:	b580      	push	{r7, lr}
 800af3a:	b082      	sub	sp, #8
 800af3c:	af00      	add	r7, sp, #0
 800af3e:	6078      	str	r0, [r7, #4]
 800af40:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800af46:	2b00      	cmp	r3, #0
 800af48:	d018      	beq.n	800af7c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800af4a:	687b      	ldr	r3, [r7, #4]
 800af4c:	68da      	ldr	r2, [r3, #12]
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800af52:	441a      	add	r2, r3
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	68da      	ldr	r2, [r3, #12]
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	689b      	ldr	r3, [r3, #8]
 800af60:	429a      	cmp	r2, r3
 800af62:	d303      	bcc.n	800af6c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	681a      	ldr	r2, [r3, #0]
 800af68:	687b      	ldr	r3, [r7, #4]
 800af6a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	68d9      	ldr	r1, [r3, #12]
 800af70:	687b      	ldr	r3, [r7, #4]
 800af72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800af74:	461a      	mov	r2, r3
 800af76:	6838      	ldr	r0, [r7, #0]
 800af78:	f003 f927 	bl	800e1ca <memcpy>
	}
}
 800af7c:	bf00      	nop
 800af7e:	3708      	adds	r7, #8
 800af80:	46bd      	mov	sp, r7
 800af82:	bd80      	pop	{r7, pc}

0800af84 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800af84:	b580      	push	{r7, lr}
 800af86:	b084      	sub	sp, #16
 800af88:	af00      	add	r7, sp, #0
 800af8a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800af8c:	f001 fdcc 	bl	800cb28 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800af96:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800af98:	e011      	b.n	800afbe <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800af9e:	2b00      	cmp	r3, #0
 800afa0:	d012      	beq.n	800afc8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	3324      	adds	r3, #36	@ 0x24
 800afa6:	4618      	mov	r0, r3
 800afa8:	f000 fe8e 	bl	800bcc8 <xTaskRemoveFromEventList>
 800afac:	4603      	mov	r3, r0
 800afae:	2b00      	cmp	r3, #0
 800afb0:	d001      	beq.n	800afb6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800afb2:	f000 ff67 	bl	800be84 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800afb6:	7bfb      	ldrb	r3, [r7, #15]
 800afb8:	3b01      	subs	r3, #1
 800afba:	b2db      	uxtb	r3, r3
 800afbc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800afbe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800afc2:	2b00      	cmp	r3, #0
 800afc4:	dce9      	bgt.n	800af9a <prvUnlockQueue+0x16>
 800afc6:	e000      	b.n	800afca <prvUnlockQueue+0x46>
					break;
 800afc8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800afca:	687b      	ldr	r3, [r7, #4]
 800afcc:	22ff      	movs	r2, #255	@ 0xff
 800afce:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800afd2:	f001 fddb 	bl	800cb8c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800afd6:	f001 fda7 	bl	800cb28 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800afe0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800afe2:	e011      	b.n	800b008 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	691b      	ldr	r3, [r3, #16]
 800afe8:	2b00      	cmp	r3, #0
 800afea:	d012      	beq.n	800b012 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	3310      	adds	r3, #16
 800aff0:	4618      	mov	r0, r3
 800aff2:	f000 fe69 	bl	800bcc8 <xTaskRemoveFromEventList>
 800aff6:	4603      	mov	r3, r0
 800aff8:	2b00      	cmp	r3, #0
 800affa:	d001      	beq.n	800b000 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800affc:	f000 ff42 	bl	800be84 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800b000:	7bbb      	ldrb	r3, [r7, #14]
 800b002:	3b01      	subs	r3, #1
 800b004:	b2db      	uxtb	r3, r3
 800b006:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b008:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b00c:	2b00      	cmp	r3, #0
 800b00e:	dce9      	bgt.n	800afe4 <prvUnlockQueue+0x60>
 800b010:	e000      	b.n	800b014 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800b012:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	22ff      	movs	r2, #255	@ 0xff
 800b018:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800b01c:	f001 fdb6 	bl	800cb8c <vPortExitCritical>
}
 800b020:	bf00      	nop
 800b022:	3710      	adds	r7, #16
 800b024:	46bd      	mov	sp, r7
 800b026:	bd80      	pop	{r7, pc}

0800b028 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800b028:	b580      	push	{r7, lr}
 800b02a:	b084      	sub	sp, #16
 800b02c:	af00      	add	r7, sp, #0
 800b02e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b030:	f001 fd7a 	bl	800cb28 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b038:	2b00      	cmp	r3, #0
 800b03a:	d102      	bne.n	800b042 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800b03c:	2301      	movs	r3, #1
 800b03e:	60fb      	str	r3, [r7, #12]
 800b040:	e001      	b.n	800b046 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800b042:	2300      	movs	r3, #0
 800b044:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b046:	f001 fda1 	bl	800cb8c <vPortExitCritical>

	return xReturn;
 800b04a:	68fb      	ldr	r3, [r7, #12]
}
 800b04c:	4618      	mov	r0, r3
 800b04e:	3710      	adds	r7, #16
 800b050:	46bd      	mov	sp, r7
 800b052:	bd80      	pop	{r7, pc}

0800b054 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800b054:	b580      	push	{r7, lr}
 800b056:	b084      	sub	sp, #16
 800b058:	af00      	add	r7, sp, #0
 800b05a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b05c:	f001 fd64 	bl	800cb28 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b064:	687b      	ldr	r3, [r7, #4]
 800b066:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b068:	429a      	cmp	r2, r3
 800b06a:	d102      	bne.n	800b072 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800b06c:	2301      	movs	r3, #1
 800b06e:	60fb      	str	r3, [r7, #12]
 800b070:	e001      	b.n	800b076 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800b072:	2300      	movs	r3, #0
 800b074:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b076:	f001 fd89 	bl	800cb8c <vPortExitCritical>

	return xReturn;
 800b07a:	68fb      	ldr	r3, [r7, #12]
}
 800b07c:	4618      	mov	r0, r3
 800b07e:	3710      	adds	r7, #16
 800b080:	46bd      	mov	sp, r7
 800b082:	bd80      	pop	{r7, pc}

0800b084 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800b084:	b480      	push	{r7}
 800b086:	b085      	sub	sp, #20
 800b088:	af00      	add	r7, sp, #0
 800b08a:	6078      	str	r0, [r7, #4]
 800b08c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b08e:	2300      	movs	r3, #0
 800b090:	60fb      	str	r3, [r7, #12]
 800b092:	e014      	b.n	800b0be <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800b094:	4a0f      	ldr	r2, [pc, #60]	@ (800b0d4 <vQueueAddToRegistry+0x50>)
 800b096:	68fb      	ldr	r3, [r7, #12]
 800b098:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800b09c:	2b00      	cmp	r3, #0
 800b09e:	d10b      	bne.n	800b0b8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800b0a0:	490c      	ldr	r1, [pc, #48]	@ (800b0d4 <vQueueAddToRegistry+0x50>)
 800b0a2:	68fb      	ldr	r3, [r7, #12]
 800b0a4:	683a      	ldr	r2, [r7, #0]
 800b0a6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800b0aa:	4a0a      	ldr	r2, [pc, #40]	@ (800b0d4 <vQueueAddToRegistry+0x50>)
 800b0ac:	68fb      	ldr	r3, [r7, #12]
 800b0ae:	00db      	lsls	r3, r3, #3
 800b0b0:	4413      	add	r3, r2
 800b0b2:	687a      	ldr	r2, [r7, #4]
 800b0b4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800b0b6:	e006      	b.n	800b0c6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b0b8:	68fb      	ldr	r3, [r7, #12]
 800b0ba:	3301      	adds	r3, #1
 800b0bc:	60fb      	str	r3, [r7, #12]
 800b0be:	68fb      	ldr	r3, [r7, #12]
 800b0c0:	2b07      	cmp	r3, #7
 800b0c2:	d9e7      	bls.n	800b094 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800b0c4:	bf00      	nop
 800b0c6:	bf00      	nop
 800b0c8:	3714      	adds	r7, #20
 800b0ca:	46bd      	mov	sp, r7
 800b0cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0d0:	4770      	bx	lr
 800b0d2:	bf00      	nop
 800b0d4:	24001084 	.word	0x24001084

0800b0d8 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800b0d8:	b480      	push	{r7}
 800b0da:	b085      	sub	sp, #20
 800b0dc:	af00      	add	r7, sp, #0
 800b0de:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b0e0:	2300      	movs	r3, #0
 800b0e2:	60fb      	str	r3, [r7, #12]
 800b0e4:	e016      	b.n	800b114 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800b0e6:	4a10      	ldr	r2, [pc, #64]	@ (800b128 <vQueueUnregisterQueue+0x50>)
 800b0e8:	68fb      	ldr	r3, [r7, #12]
 800b0ea:	00db      	lsls	r3, r3, #3
 800b0ec:	4413      	add	r3, r2
 800b0ee:	685b      	ldr	r3, [r3, #4]
 800b0f0:	687a      	ldr	r2, [r7, #4]
 800b0f2:	429a      	cmp	r2, r3
 800b0f4:	d10b      	bne.n	800b10e <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800b0f6:	4a0c      	ldr	r2, [pc, #48]	@ (800b128 <vQueueUnregisterQueue+0x50>)
 800b0f8:	68fb      	ldr	r3, [r7, #12]
 800b0fa:	2100      	movs	r1, #0
 800b0fc:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800b100:	4a09      	ldr	r2, [pc, #36]	@ (800b128 <vQueueUnregisterQueue+0x50>)
 800b102:	68fb      	ldr	r3, [r7, #12]
 800b104:	00db      	lsls	r3, r3, #3
 800b106:	4413      	add	r3, r2
 800b108:	2200      	movs	r2, #0
 800b10a:	605a      	str	r2, [r3, #4]
				break;
 800b10c:	e006      	b.n	800b11c <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b10e:	68fb      	ldr	r3, [r7, #12]
 800b110:	3301      	adds	r3, #1
 800b112:	60fb      	str	r3, [r7, #12]
 800b114:	68fb      	ldr	r3, [r7, #12]
 800b116:	2b07      	cmp	r3, #7
 800b118:	d9e5      	bls.n	800b0e6 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800b11a:	bf00      	nop
 800b11c:	bf00      	nop
 800b11e:	3714      	adds	r7, #20
 800b120:	46bd      	mov	sp, r7
 800b122:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b126:	4770      	bx	lr
 800b128:	24001084 	.word	0x24001084

0800b12c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800b12c:	b580      	push	{r7, lr}
 800b12e:	b086      	sub	sp, #24
 800b130:	af00      	add	r7, sp, #0
 800b132:	60f8      	str	r0, [r7, #12]
 800b134:	60b9      	str	r1, [r7, #8]
 800b136:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800b138:	68fb      	ldr	r3, [r7, #12]
 800b13a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800b13c:	f001 fcf4 	bl	800cb28 <vPortEnterCritical>
 800b140:	697b      	ldr	r3, [r7, #20]
 800b142:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b146:	b25b      	sxtb	r3, r3
 800b148:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b14c:	d103      	bne.n	800b156 <vQueueWaitForMessageRestricted+0x2a>
 800b14e:	697b      	ldr	r3, [r7, #20]
 800b150:	2200      	movs	r2, #0
 800b152:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b156:	697b      	ldr	r3, [r7, #20]
 800b158:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b15c:	b25b      	sxtb	r3, r3
 800b15e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b162:	d103      	bne.n	800b16c <vQueueWaitForMessageRestricted+0x40>
 800b164:	697b      	ldr	r3, [r7, #20]
 800b166:	2200      	movs	r2, #0
 800b168:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b16c:	f001 fd0e 	bl	800cb8c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800b170:	697b      	ldr	r3, [r7, #20]
 800b172:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b174:	2b00      	cmp	r3, #0
 800b176:	d106      	bne.n	800b186 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800b178:	697b      	ldr	r3, [r7, #20]
 800b17a:	3324      	adds	r3, #36	@ 0x24
 800b17c:	687a      	ldr	r2, [r7, #4]
 800b17e:	68b9      	ldr	r1, [r7, #8]
 800b180:	4618      	mov	r0, r3
 800b182:	f000 fd75 	bl	800bc70 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800b186:	6978      	ldr	r0, [r7, #20]
 800b188:	f7ff fefc 	bl	800af84 <prvUnlockQueue>
	}
 800b18c:	bf00      	nop
 800b18e:	3718      	adds	r7, #24
 800b190:	46bd      	mov	sp, r7
 800b192:	bd80      	pop	{r7, pc}

0800b194 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800b194:	b580      	push	{r7, lr}
 800b196:	b08e      	sub	sp, #56	@ 0x38
 800b198:	af04      	add	r7, sp, #16
 800b19a:	60f8      	str	r0, [r7, #12]
 800b19c:	60b9      	str	r1, [r7, #8]
 800b19e:	607a      	str	r2, [r7, #4]
 800b1a0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800b1a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b1a4:	2b00      	cmp	r3, #0
 800b1a6:	d10b      	bne.n	800b1c0 <xTaskCreateStatic+0x2c>
	__asm volatile
 800b1a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b1ac:	f383 8811 	msr	BASEPRI, r3
 800b1b0:	f3bf 8f6f 	isb	sy
 800b1b4:	f3bf 8f4f 	dsb	sy
 800b1b8:	623b      	str	r3, [r7, #32]
}
 800b1ba:	bf00      	nop
 800b1bc:	bf00      	nop
 800b1be:	e7fd      	b.n	800b1bc <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800b1c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b1c2:	2b00      	cmp	r3, #0
 800b1c4:	d10b      	bne.n	800b1de <xTaskCreateStatic+0x4a>
	__asm volatile
 800b1c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b1ca:	f383 8811 	msr	BASEPRI, r3
 800b1ce:	f3bf 8f6f 	isb	sy
 800b1d2:	f3bf 8f4f 	dsb	sy
 800b1d6:	61fb      	str	r3, [r7, #28]
}
 800b1d8:	bf00      	nop
 800b1da:	bf00      	nop
 800b1dc:	e7fd      	b.n	800b1da <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800b1de:	23a8      	movs	r3, #168	@ 0xa8
 800b1e0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800b1e2:	693b      	ldr	r3, [r7, #16]
 800b1e4:	2ba8      	cmp	r3, #168	@ 0xa8
 800b1e6:	d00b      	beq.n	800b200 <xTaskCreateStatic+0x6c>
	__asm volatile
 800b1e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b1ec:	f383 8811 	msr	BASEPRI, r3
 800b1f0:	f3bf 8f6f 	isb	sy
 800b1f4:	f3bf 8f4f 	dsb	sy
 800b1f8:	61bb      	str	r3, [r7, #24]
}
 800b1fa:	bf00      	nop
 800b1fc:	bf00      	nop
 800b1fe:	e7fd      	b.n	800b1fc <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800b200:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800b202:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b204:	2b00      	cmp	r3, #0
 800b206:	d01e      	beq.n	800b246 <xTaskCreateStatic+0xb2>
 800b208:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b20a:	2b00      	cmp	r3, #0
 800b20c:	d01b      	beq.n	800b246 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b20e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b210:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800b212:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b214:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b216:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800b218:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b21a:	2202      	movs	r2, #2
 800b21c:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800b220:	2300      	movs	r3, #0
 800b222:	9303      	str	r3, [sp, #12]
 800b224:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b226:	9302      	str	r3, [sp, #8]
 800b228:	f107 0314 	add.w	r3, r7, #20
 800b22c:	9301      	str	r3, [sp, #4]
 800b22e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b230:	9300      	str	r3, [sp, #0]
 800b232:	683b      	ldr	r3, [r7, #0]
 800b234:	687a      	ldr	r2, [r7, #4]
 800b236:	68b9      	ldr	r1, [r7, #8]
 800b238:	68f8      	ldr	r0, [r7, #12]
 800b23a:	f000 f851 	bl	800b2e0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b23e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800b240:	f000 f8f6 	bl	800b430 <prvAddNewTaskToReadyList>
 800b244:	e001      	b.n	800b24a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800b246:	2300      	movs	r3, #0
 800b248:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800b24a:	697b      	ldr	r3, [r7, #20]
	}
 800b24c:	4618      	mov	r0, r3
 800b24e:	3728      	adds	r7, #40	@ 0x28
 800b250:	46bd      	mov	sp, r7
 800b252:	bd80      	pop	{r7, pc}

0800b254 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800b254:	b580      	push	{r7, lr}
 800b256:	b08c      	sub	sp, #48	@ 0x30
 800b258:	af04      	add	r7, sp, #16
 800b25a:	60f8      	str	r0, [r7, #12]
 800b25c:	60b9      	str	r1, [r7, #8]
 800b25e:	603b      	str	r3, [r7, #0]
 800b260:	4613      	mov	r3, r2
 800b262:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800b264:	88fb      	ldrh	r3, [r7, #6]
 800b266:	009b      	lsls	r3, r3, #2
 800b268:	4618      	mov	r0, r3
 800b26a:	f001 fd7f 	bl	800cd6c <pvPortMalloc>
 800b26e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800b270:	697b      	ldr	r3, [r7, #20]
 800b272:	2b00      	cmp	r3, #0
 800b274:	d00e      	beq.n	800b294 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800b276:	20a8      	movs	r0, #168	@ 0xa8
 800b278:	f001 fd78 	bl	800cd6c <pvPortMalloc>
 800b27c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800b27e:	69fb      	ldr	r3, [r7, #28]
 800b280:	2b00      	cmp	r3, #0
 800b282:	d003      	beq.n	800b28c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800b284:	69fb      	ldr	r3, [r7, #28]
 800b286:	697a      	ldr	r2, [r7, #20]
 800b288:	631a      	str	r2, [r3, #48]	@ 0x30
 800b28a:	e005      	b.n	800b298 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800b28c:	6978      	ldr	r0, [r7, #20]
 800b28e:	f001 fe3b 	bl	800cf08 <vPortFree>
 800b292:	e001      	b.n	800b298 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800b294:	2300      	movs	r3, #0
 800b296:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800b298:	69fb      	ldr	r3, [r7, #28]
 800b29a:	2b00      	cmp	r3, #0
 800b29c:	d017      	beq.n	800b2ce <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800b29e:	69fb      	ldr	r3, [r7, #28]
 800b2a0:	2200      	movs	r2, #0
 800b2a2:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800b2a6:	88fa      	ldrh	r2, [r7, #6]
 800b2a8:	2300      	movs	r3, #0
 800b2aa:	9303      	str	r3, [sp, #12]
 800b2ac:	69fb      	ldr	r3, [r7, #28]
 800b2ae:	9302      	str	r3, [sp, #8]
 800b2b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b2b2:	9301      	str	r3, [sp, #4]
 800b2b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b2b6:	9300      	str	r3, [sp, #0]
 800b2b8:	683b      	ldr	r3, [r7, #0]
 800b2ba:	68b9      	ldr	r1, [r7, #8]
 800b2bc:	68f8      	ldr	r0, [r7, #12]
 800b2be:	f000 f80f 	bl	800b2e0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b2c2:	69f8      	ldr	r0, [r7, #28]
 800b2c4:	f000 f8b4 	bl	800b430 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800b2c8:	2301      	movs	r3, #1
 800b2ca:	61bb      	str	r3, [r7, #24]
 800b2cc:	e002      	b.n	800b2d4 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800b2ce:	f04f 33ff 	mov.w	r3, #4294967295
 800b2d2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800b2d4:	69bb      	ldr	r3, [r7, #24]
	}
 800b2d6:	4618      	mov	r0, r3
 800b2d8:	3720      	adds	r7, #32
 800b2da:	46bd      	mov	sp, r7
 800b2dc:	bd80      	pop	{r7, pc}
	...

0800b2e0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800b2e0:	b580      	push	{r7, lr}
 800b2e2:	b088      	sub	sp, #32
 800b2e4:	af00      	add	r7, sp, #0
 800b2e6:	60f8      	str	r0, [r7, #12]
 800b2e8:	60b9      	str	r1, [r7, #8]
 800b2ea:	607a      	str	r2, [r7, #4]
 800b2ec:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800b2ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2f0:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	009b      	lsls	r3, r3, #2
 800b2f6:	461a      	mov	r2, r3
 800b2f8:	21a5      	movs	r1, #165	@ 0xa5
 800b2fa:	f002 fe88 	bl	800e00e <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800b2fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b300:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b302:	6879      	ldr	r1, [r7, #4]
 800b304:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 800b308:	440b      	add	r3, r1
 800b30a:	009b      	lsls	r3, r3, #2
 800b30c:	4413      	add	r3, r2
 800b30e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800b310:	69bb      	ldr	r3, [r7, #24]
 800b312:	f023 0307 	bic.w	r3, r3, #7
 800b316:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800b318:	69bb      	ldr	r3, [r7, #24]
 800b31a:	f003 0307 	and.w	r3, r3, #7
 800b31e:	2b00      	cmp	r3, #0
 800b320:	d00b      	beq.n	800b33a <prvInitialiseNewTask+0x5a>
	__asm volatile
 800b322:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b326:	f383 8811 	msr	BASEPRI, r3
 800b32a:	f3bf 8f6f 	isb	sy
 800b32e:	f3bf 8f4f 	dsb	sy
 800b332:	617b      	str	r3, [r7, #20]
}
 800b334:	bf00      	nop
 800b336:	bf00      	nop
 800b338:	e7fd      	b.n	800b336 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800b33a:	68bb      	ldr	r3, [r7, #8]
 800b33c:	2b00      	cmp	r3, #0
 800b33e:	d01f      	beq.n	800b380 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b340:	2300      	movs	r3, #0
 800b342:	61fb      	str	r3, [r7, #28]
 800b344:	e012      	b.n	800b36c <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800b346:	68ba      	ldr	r2, [r7, #8]
 800b348:	69fb      	ldr	r3, [r7, #28]
 800b34a:	4413      	add	r3, r2
 800b34c:	7819      	ldrb	r1, [r3, #0]
 800b34e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b350:	69fb      	ldr	r3, [r7, #28]
 800b352:	4413      	add	r3, r2
 800b354:	3334      	adds	r3, #52	@ 0x34
 800b356:	460a      	mov	r2, r1
 800b358:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800b35a:	68ba      	ldr	r2, [r7, #8]
 800b35c:	69fb      	ldr	r3, [r7, #28]
 800b35e:	4413      	add	r3, r2
 800b360:	781b      	ldrb	r3, [r3, #0]
 800b362:	2b00      	cmp	r3, #0
 800b364:	d006      	beq.n	800b374 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b366:	69fb      	ldr	r3, [r7, #28]
 800b368:	3301      	adds	r3, #1
 800b36a:	61fb      	str	r3, [r7, #28]
 800b36c:	69fb      	ldr	r3, [r7, #28]
 800b36e:	2b0f      	cmp	r3, #15
 800b370:	d9e9      	bls.n	800b346 <prvInitialiseNewTask+0x66>
 800b372:	e000      	b.n	800b376 <prvInitialiseNewTask+0x96>
			{
				break;
 800b374:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800b376:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b378:	2200      	movs	r2, #0
 800b37a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800b37e:	e003      	b.n	800b388 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800b380:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b382:	2200      	movs	r2, #0
 800b384:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800b388:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b38a:	2b37      	cmp	r3, #55	@ 0x37
 800b38c:	d901      	bls.n	800b392 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800b38e:	2337      	movs	r3, #55	@ 0x37
 800b390:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800b392:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b394:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b396:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800b398:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b39a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b39c:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800b39e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3a0:	2200      	movs	r2, #0
 800b3a2:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800b3a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3a6:	3304      	adds	r3, #4
 800b3a8:	4618      	mov	r0, r3
 800b3aa:	f7ff f86d 	bl	800a488 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800b3ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3b0:	3318      	adds	r3, #24
 800b3b2:	4618      	mov	r0, r3
 800b3b4:	f7ff f868 	bl	800a488 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800b3b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3ba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b3bc:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b3be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b3c0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800b3c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3c6:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800b3c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3ca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b3cc:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800b3ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3d0:	2200      	movs	r2, #0
 800b3d2:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800b3d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3d8:	2200      	movs	r2, #0
 800b3da:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800b3de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3e0:	3354      	adds	r3, #84	@ 0x54
 800b3e2:	224c      	movs	r2, #76	@ 0x4c
 800b3e4:	2100      	movs	r1, #0
 800b3e6:	4618      	mov	r0, r3
 800b3e8:	f002 fe11 	bl	800e00e <memset>
 800b3ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3ee:	4a0d      	ldr	r2, [pc, #52]	@ (800b424 <prvInitialiseNewTask+0x144>)
 800b3f0:	659a      	str	r2, [r3, #88]	@ 0x58
 800b3f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3f4:	4a0c      	ldr	r2, [pc, #48]	@ (800b428 <prvInitialiseNewTask+0x148>)
 800b3f6:	65da      	str	r2, [r3, #92]	@ 0x5c
 800b3f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3fa:	4a0c      	ldr	r2, [pc, #48]	@ (800b42c <prvInitialiseNewTask+0x14c>)
 800b3fc:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800b3fe:	683a      	ldr	r2, [r7, #0]
 800b400:	68f9      	ldr	r1, [r7, #12]
 800b402:	69b8      	ldr	r0, [r7, #24]
 800b404:	f001 fa62 	bl	800c8cc <pxPortInitialiseStack>
 800b408:	4602      	mov	r2, r0
 800b40a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b40c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800b40e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b410:	2b00      	cmp	r3, #0
 800b412:	d002      	beq.n	800b41a <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800b414:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b416:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b418:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b41a:	bf00      	nop
 800b41c:	3720      	adds	r7, #32
 800b41e:	46bd      	mov	sp, r7
 800b420:	bd80      	pop	{r7, pc}
 800b422:	bf00      	nop
 800b424:	24005318 	.word	0x24005318
 800b428:	24005380 	.word	0x24005380
 800b42c:	240053e8 	.word	0x240053e8

0800b430 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800b430:	b580      	push	{r7, lr}
 800b432:	b082      	sub	sp, #8
 800b434:	af00      	add	r7, sp, #0
 800b436:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800b438:	f001 fb76 	bl	800cb28 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800b43c:	4b2d      	ldr	r3, [pc, #180]	@ (800b4f4 <prvAddNewTaskToReadyList+0xc4>)
 800b43e:	681b      	ldr	r3, [r3, #0]
 800b440:	3301      	adds	r3, #1
 800b442:	4a2c      	ldr	r2, [pc, #176]	@ (800b4f4 <prvAddNewTaskToReadyList+0xc4>)
 800b444:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800b446:	4b2c      	ldr	r3, [pc, #176]	@ (800b4f8 <prvAddNewTaskToReadyList+0xc8>)
 800b448:	681b      	ldr	r3, [r3, #0]
 800b44a:	2b00      	cmp	r3, #0
 800b44c:	d109      	bne.n	800b462 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800b44e:	4a2a      	ldr	r2, [pc, #168]	@ (800b4f8 <prvAddNewTaskToReadyList+0xc8>)
 800b450:	687b      	ldr	r3, [r7, #4]
 800b452:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800b454:	4b27      	ldr	r3, [pc, #156]	@ (800b4f4 <prvAddNewTaskToReadyList+0xc4>)
 800b456:	681b      	ldr	r3, [r3, #0]
 800b458:	2b01      	cmp	r3, #1
 800b45a:	d110      	bne.n	800b47e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800b45c:	f000 fd36 	bl	800becc <prvInitialiseTaskLists>
 800b460:	e00d      	b.n	800b47e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800b462:	4b26      	ldr	r3, [pc, #152]	@ (800b4fc <prvAddNewTaskToReadyList+0xcc>)
 800b464:	681b      	ldr	r3, [r3, #0]
 800b466:	2b00      	cmp	r3, #0
 800b468:	d109      	bne.n	800b47e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800b46a:	4b23      	ldr	r3, [pc, #140]	@ (800b4f8 <prvAddNewTaskToReadyList+0xc8>)
 800b46c:	681b      	ldr	r3, [r3, #0]
 800b46e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b470:	687b      	ldr	r3, [r7, #4]
 800b472:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b474:	429a      	cmp	r2, r3
 800b476:	d802      	bhi.n	800b47e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800b478:	4a1f      	ldr	r2, [pc, #124]	@ (800b4f8 <prvAddNewTaskToReadyList+0xc8>)
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800b47e:	4b20      	ldr	r3, [pc, #128]	@ (800b500 <prvAddNewTaskToReadyList+0xd0>)
 800b480:	681b      	ldr	r3, [r3, #0]
 800b482:	3301      	adds	r3, #1
 800b484:	4a1e      	ldr	r2, [pc, #120]	@ (800b500 <prvAddNewTaskToReadyList+0xd0>)
 800b486:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800b488:	4b1d      	ldr	r3, [pc, #116]	@ (800b500 <prvAddNewTaskToReadyList+0xd0>)
 800b48a:	681a      	ldr	r2, [r3, #0]
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800b490:	687b      	ldr	r3, [r7, #4]
 800b492:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b494:	4b1b      	ldr	r3, [pc, #108]	@ (800b504 <prvAddNewTaskToReadyList+0xd4>)
 800b496:	681b      	ldr	r3, [r3, #0]
 800b498:	429a      	cmp	r2, r3
 800b49a:	d903      	bls.n	800b4a4 <prvAddNewTaskToReadyList+0x74>
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b4a0:	4a18      	ldr	r2, [pc, #96]	@ (800b504 <prvAddNewTaskToReadyList+0xd4>)
 800b4a2:	6013      	str	r3, [r2, #0]
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b4a8:	4613      	mov	r3, r2
 800b4aa:	009b      	lsls	r3, r3, #2
 800b4ac:	4413      	add	r3, r2
 800b4ae:	009b      	lsls	r3, r3, #2
 800b4b0:	4a15      	ldr	r2, [pc, #84]	@ (800b508 <prvAddNewTaskToReadyList+0xd8>)
 800b4b2:	441a      	add	r2, r3
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	3304      	adds	r3, #4
 800b4b8:	4619      	mov	r1, r3
 800b4ba:	4610      	mov	r0, r2
 800b4bc:	f7fe fff1 	bl	800a4a2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800b4c0:	f001 fb64 	bl	800cb8c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800b4c4:	4b0d      	ldr	r3, [pc, #52]	@ (800b4fc <prvAddNewTaskToReadyList+0xcc>)
 800b4c6:	681b      	ldr	r3, [r3, #0]
 800b4c8:	2b00      	cmp	r3, #0
 800b4ca:	d00e      	beq.n	800b4ea <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800b4cc:	4b0a      	ldr	r3, [pc, #40]	@ (800b4f8 <prvAddNewTaskToReadyList+0xc8>)
 800b4ce:	681b      	ldr	r3, [r3, #0]
 800b4d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b4d6:	429a      	cmp	r2, r3
 800b4d8:	d207      	bcs.n	800b4ea <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800b4da:	4b0c      	ldr	r3, [pc, #48]	@ (800b50c <prvAddNewTaskToReadyList+0xdc>)
 800b4dc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b4e0:	601a      	str	r2, [r3, #0]
 800b4e2:	f3bf 8f4f 	dsb	sy
 800b4e6:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b4ea:	bf00      	nop
 800b4ec:	3708      	adds	r7, #8
 800b4ee:	46bd      	mov	sp, r7
 800b4f0:	bd80      	pop	{r7, pc}
 800b4f2:	bf00      	nop
 800b4f4:	24001598 	.word	0x24001598
 800b4f8:	240010c4 	.word	0x240010c4
 800b4fc:	240015a4 	.word	0x240015a4
 800b500:	240015b4 	.word	0x240015b4
 800b504:	240015a0 	.word	0x240015a0
 800b508:	240010c8 	.word	0x240010c8
 800b50c:	e000ed04 	.word	0xe000ed04

0800b510 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800b510:	b580      	push	{r7, lr}
 800b512:	b084      	sub	sp, #16
 800b514:	af00      	add	r7, sp, #0
 800b516:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800b518:	2300      	movs	r3, #0
 800b51a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800b51c:	687b      	ldr	r3, [r7, #4]
 800b51e:	2b00      	cmp	r3, #0
 800b520:	d018      	beq.n	800b554 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800b522:	4b14      	ldr	r3, [pc, #80]	@ (800b574 <vTaskDelay+0x64>)
 800b524:	681b      	ldr	r3, [r3, #0]
 800b526:	2b00      	cmp	r3, #0
 800b528:	d00b      	beq.n	800b542 <vTaskDelay+0x32>
	__asm volatile
 800b52a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b52e:	f383 8811 	msr	BASEPRI, r3
 800b532:	f3bf 8f6f 	isb	sy
 800b536:	f3bf 8f4f 	dsb	sy
 800b53a:	60bb      	str	r3, [r7, #8]
}
 800b53c:	bf00      	nop
 800b53e:	bf00      	nop
 800b540:	e7fd      	b.n	800b53e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800b542:	f000 f993 	bl	800b86c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800b546:	2100      	movs	r1, #0
 800b548:	6878      	ldr	r0, [r7, #4]
 800b54a:	f000 fe11 	bl	800c170 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800b54e:	f000 f99b 	bl	800b888 <xTaskResumeAll>
 800b552:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800b554:	68fb      	ldr	r3, [r7, #12]
 800b556:	2b00      	cmp	r3, #0
 800b558:	d107      	bne.n	800b56a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800b55a:	4b07      	ldr	r3, [pc, #28]	@ (800b578 <vTaskDelay+0x68>)
 800b55c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b560:	601a      	str	r2, [r3, #0]
 800b562:	f3bf 8f4f 	dsb	sy
 800b566:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b56a:	bf00      	nop
 800b56c:	3710      	adds	r7, #16
 800b56e:	46bd      	mov	sp, r7
 800b570:	bd80      	pop	{r7, pc}
 800b572:	bf00      	nop
 800b574:	240015c0 	.word	0x240015c0
 800b578:	e000ed04 	.word	0xe000ed04

0800b57c <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 800b57c:	b580      	push	{r7, lr}
 800b57e:	b084      	sub	sp, #16
 800b580:	af00      	add	r7, sp, #0
 800b582:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 800b584:	f001 fad0 	bl	800cb28 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 800b588:	687b      	ldr	r3, [r7, #4]
 800b58a:	2b00      	cmp	r3, #0
 800b58c:	d102      	bne.n	800b594 <vTaskSuspend+0x18>
 800b58e:	4b30      	ldr	r3, [pc, #192]	@ (800b650 <vTaskSuspend+0xd4>)
 800b590:	681b      	ldr	r3, [r3, #0]
 800b592:	e000      	b.n	800b596 <vTaskSuspend+0x1a>
 800b594:	687b      	ldr	r3, [r7, #4]
 800b596:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b598:	68fb      	ldr	r3, [r7, #12]
 800b59a:	3304      	adds	r3, #4
 800b59c:	4618      	mov	r0, r3
 800b59e:	f7fe ffdd 	bl	800a55c <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800b5a2:	68fb      	ldr	r3, [r7, #12]
 800b5a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b5a6:	2b00      	cmp	r3, #0
 800b5a8:	d004      	beq.n	800b5b4 <vTaskSuspend+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b5aa:	68fb      	ldr	r3, [r7, #12]
 800b5ac:	3318      	adds	r3, #24
 800b5ae:	4618      	mov	r0, r3
 800b5b0:	f7fe ffd4 	bl	800a55c <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 800b5b4:	68fb      	ldr	r3, [r7, #12]
 800b5b6:	3304      	adds	r3, #4
 800b5b8:	4619      	mov	r1, r3
 800b5ba:	4826      	ldr	r0, [pc, #152]	@ (800b654 <vTaskSuspend+0xd8>)
 800b5bc:	f7fe ff71 	bl	800a4a2 <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 800b5c0:	68fb      	ldr	r3, [r7, #12]
 800b5c2:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 800b5c6:	b2db      	uxtb	r3, r3
 800b5c8:	2b01      	cmp	r3, #1
 800b5ca:	d103      	bne.n	800b5d4 <vTaskSuspend+0x58>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800b5cc:	68fb      	ldr	r3, [r7, #12]
 800b5ce:	2200      	movs	r2, #0
 800b5d0:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 800b5d4:	f001 fada 	bl	800cb8c <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 800b5d8:	4b1f      	ldr	r3, [pc, #124]	@ (800b658 <vTaskSuspend+0xdc>)
 800b5da:	681b      	ldr	r3, [r3, #0]
 800b5dc:	2b00      	cmp	r3, #0
 800b5de:	d005      	beq.n	800b5ec <vTaskSuspend+0x70>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 800b5e0:	f001 faa2 	bl	800cb28 <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 800b5e4:	f000 fd16 	bl	800c014 <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 800b5e8:	f001 fad0 	bl	800cb8c <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 800b5ec:	4b18      	ldr	r3, [pc, #96]	@ (800b650 <vTaskSuspend+0xd4>)
 800b5ee:	681b      	ldr	r3, [r3, #0]
 800b5f0:	68fa      	ldr	r2, [r7, #12]
 800b5f2:	429a      	cmp	r2, r3
 800b5f4:	d128      	bne.n	800b648 <vTaskSuspend+0xcc>
		{
			if( xSchedulerRunning != pdFALSE )
 800b5f6:	4b18      	ldr	r3, [pc, #96]	@ (800b658 <vTaskSuspend+0xdc>)
 800b5f8:	681b      	ldr	r3, [r3, #0]
 800b5fa:	2b00      	cmp	r3, #0
 800b5fc:	d018      	beq.n	800b630 <vTaskSuspend+0xb4>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 800b5fe:	4b17      	ldr	r3, [pc, #92]	@ (800b65c <vTaskSuspend+0xe0>)
 800b600:	681b      	ldr	r3, [r3, #0]
 800b602:	2b00      	cmp	r3, #0
 800b604:	d00b      	beq.n	800b61e <vTaskSuspend+0xa2>
	__asm volatile
 800b606:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b60a:	f383 8811 	msr	BASEPRI, r3
 800b60e:	f3bf 8f6f 	isb	sy
 800b612:	f3bf 8f4f 	dsb	sy
 800b616:	60bb      	str	r3, [r7, #8]
}
 800b618:	bf00      	nop
 800b61a:	bf00      	nop
 800b61c:	e7fd      	b.n	800b61a <vTaskSuspend+0x9e>
				portYIELD_WITHIN_API();
 800b61e:	4b10      	ldr	r3, [pc, #64]	@ (800b660 <vTaskSuspend+0xe4>)
 800b620:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b624:	601a      	str	r2, [r3, #0]
 800b626:	f3bf 8f4f 	dsb	sy
 800b62a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b62e:	e00b      	b.n	800b648 <vTaskSuspend+0xcc>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 800b630:	4b08      	ldr	r3, [pc, #32]	@ (800b654 <vTaskSuspend+0xd8>)
 800b632:	681a      	ldr	r2, [r3, #0]
 800b634:	4b0b      	ldr	r3, [pc, #44]	@ (800b664 <vTaskSuspend+0xe8>)
 800b636:	681b      	ldr	r3, [r3, #0]
 800b638:	429a      	cmp	r2, r3
 800b63a:	d103      	bne.n	800b644 <vTaskSuspend+0xc8>
					pxCurrentTCB = NULL;
 800b63c:	4b04      	ldr	r3, [pc, #16]	@ (800b650 <vTaskSuspend+0xd4>)
 800b63e:	2200      	movs	r2, #0
 800b640:	601a      	str	r2, [r3, #0]
	}
 800b642:	e001      	b.n	800b648 <vTaskSuspend+0xcc>
					vTaskSwitchContext();
 800b644:	f000 fa88 	bl	800bb58 <vTaskSwitchContext>
	}
 800b648:	bf00      	nop
 800b64a:	3710      	adds	r7, #16
 800b64c:	46bd      	mov	sp, r7
 800b64e:	bd80      	pop	{r7, pc}
 800b650:	240010c4 	.word	0x240010c4
 800b654:	24001584 	.word	0x24001584
 800b658:	240015a4 	.word	0x240015a4
 800b65c:	240015c0 	.word	0x240015c0
 800b660:	e000ed04 	.word	0xe000ed04
 800b664:	24001598 	.word	0x24001598

0800b668 <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 800b668:	b480      	push	{r7}
 800b66a:	b087      	sub	sp, #28
 800b66c:	af00      	add	r7, sp, #0
 800b66e:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 800b670:	2300      	movs	r3, #0
 800b672:	617b      	str	r3, [r7, #20]
	const TCB_t * const pxTCB = xTask;
 800b674:	687b      	ldr	r3, [r7, #4]
 800b676:	613b      	str	r3, [r7, #16]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 800b678:	687b      	ldr	r3, [r7, #4]
 800b67a:	2b00      	cmp	r3, #0
 800b67c:	d10b      	bne.n	800b696 <prvTaskIsTaskSuspended+0x2e>
	__asm volatile
 800b67e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b682:	f383 8811 	msr	BASEPRI, r3
 800b686:	f3bf 8f6f 	isb	sy
 800b68a:	f3bf 8f4f 	dsb	sy
 800b68e:	60fb      	str	r3, [r7, #12]
}
 800b690:	bf00      	nop
 800b692:	bf00      	nop
 800b694:	e7fd      	b.n	800b692 <prvTaskIsTaskSuspended+0x2a>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 800b696:	693b      	ldr	r3, [r7, #16]
 800b698:	695b      	ldr	r3, [r3, #20]
 800b69a:	4a0a      	ldr	r2, [pc, #40]	@ (800b6c4 <prvTaskIsTaskSuspended+0x5c>)
 800b69c:	4293      	cmp	r3, r2
 800b69e:	d10a      	bne.n	800b6b6 <prvTaskIsTaskSuspended+0x4e>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 800b6a0:	693b      	ldr	r3, [r7, #16]
 800b6a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b6a4:	4a08      	ldr	r2, [pc, #32]	@ (800b6c8 <prvTaskIsTaskSuspended+0x60>)
 800b6a6:	4293      	cmp	r3, r2
 800b6a8:	d005      	beq.n	800b6b6 <prvTaskIsTaskSuspended+0x4e>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 800b6aa:	693b      	ldr	r3, [r7, #16]
 800b6ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b6ae:	2b00      	cmp	r3, #0
 800b6b0:	d101      	bne.n	800b6b6 <prvTaskIsTaskSuspended+0x4e>
				{
					xReturn = pdTRUE;
 800b6b2:	2301      	movs	r3, #1
 800b6b4:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b6b6:	697b      	ldr	r3, [r7, #20]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 800b6b8:	4618      	mov	r0, r3
 800b6ba:	371c      	adds	r7, #28
 800b6bc:	46bd      	mov	sp, r7
 800b6be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6c2:	4770      	bx	lr
 800b6c4:	24001584 	.word	0x24001584
 800b6c8:	24001558 	.word	0x24001558

0800b6cc <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
 800b6cc:	b580      	push	{r7, lr}
 800b6ce:	b084      	sub	sp, #16
 800b6d0:	af00      	add	r7, sp, #0
 800b6d2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = xTaskToResume;
 800b6d4:	687b      	ldr	r3, [r7, #4]
 800b6d6:	60fb      	str	r3, [r7, #12]

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	2b00      	cmp	r3, #0
 800b6dc:	d10b      	bne.n	800b6f6 <vTaskResume+0x2a>
	__asm volatile
 800b6de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b6e2:	f383 8811 	msr	BASEPRI, r3
 800b6e6:	f3bf 8f6f 	isb	sy
 800b6ea:	f3bf 8f4f 	dsb	sy
 800b6ee:	60bb      	str	r3, [r7, #8]
}
 800b6f0:	bf00      	nop
 800b6f2:	bf00      	nop
 800b6f4:	e7fd      	b.n	800b6f2 <vTaskResume+0x26>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
 800b6f6:	4b21      	ldr	r3, [pc, #132]	@ (800b77c <vTaskResume+0xb0>)
 800b6f8:	681b      	ldr	r3, [r3, #0]
 800b6fa:	68fa      	ldr	r2, [r7, #12]
 800b6fc:	429a      	cmp	r2, r3
 800b6fe:	d038      	beq.n	800b772 <vTaskResume+0xa6>
 800b700:	68fb      	ldr	r3, [r7, #12]
 800b702:	2b00      	cmp	r3, #0
 800b704:	d035      	beq.n	800b772 <vTaskResume+0xa6>
		{
			taskENTER_CRITICAL();
 800b706:	f001 fa0f 	bl	800cb28 <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 800b70a:	68f8      	ldr	r0, [r7, #12]
 800b70c:	f7ff ffac 	bl	800b668 <prvTaskIsTaskSuspended>
 800b710:	4603      	mov	r3, r0
 800b712:	2b00      	cmp	r3, #0
 800b714:	d02b      	beq.n	800b76e <vTaskResume+0xa2>
				{
					traceTASK_RESUME( pxTCB );

					/* The ready list can be accessed even if the scheduler is
					suspended because this is inside a critical section. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
 800b716:	68fb      	ldr	r3, [r7, #12]
 800b718:	3304      	adds	r3, #4
 800b71a:	4618      	mov	r0, r3
 800b71c:	f7fe ff1e 	bl	800a55c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800b720:	68fb      	ldr	r3, [r7, #12]
 800b722:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b724:	4b16      	ldr	r3, [pc, #88]	@ (800b780 <vTaskResume+0xb4>)
 800b726:	681b      	ldr	r3, [r3, #0]
 800b728:	429a      	cmp	r2, r3
 800b72a:	d903      	bls.n	800b734 <vTaskResume+0x68>
 800b72c:	68fb      	ldr	r3, [r7, #12]
 800b72e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b730:	4a13      	ldr	r2, [pc, #76]	@ (800b780 <vTaskResume+0xb4>)
 800b732:	6013      	str	r3, [r2, #0]
 800b734:	68fb      	ldr	r3, [r7, #12]
 800b736:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b738:	4613      	mov	r3, r2
 800b73a:	009b      	lsls	r3, r3, #2
 800b73c:	4413      	add	r3, r2
 800b73e:	009b      	lsls	r3, r3, #2
 800b740:	4a10      	ldr	r2, [pc, #64]	@ (800b784 <vTaskResume+0xb8>)
 800b742:	441a      	add	r2, r3
 800b744:	68fb      	ldr	r3, [r7, #12]
 800b746:	3304      	adds	r3, #4
 800b748:	4619      	mov	r1, r3
 800b74a:	4610      	mov	r0, r2
 800b74c:	f7fe fea9 	bl	800a4a2 <vListInsertEnd>

					/* A higher priority task may have just been resumed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b750:	68fb      	ldr	r3, [r7, #12]
 800b752:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b754:	4b09      	ldr	r3, [pc, #36]	@ (800b77c <vTaskResume+0xb0>)
 800b756:	681b      	ldr	r3, [r3, #0]
 800b758:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b75a:	429a      	cmp	r2, r3
 800b75c:	d307      	bcc.n	800b76e <vTaskResume+0xa2>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
 800b75e:	4b0a      	ldr	r3, [pc, #40]	@ (800b788 <vTaskResume+0xbc>)
 800b760:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b764:	601a      	str	r2, [r3, #0]
 800b766:	f3bf 8f4f 	dsb	sy
 800b76a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
 800b76e:	f001 fa0d 	bl	800cb8c <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b772:	bf00      	nop
 800b774:	3710      	adds	r7, #16
 800b776:	46bd      	mov	sp, r7
 800b778:	bd80      	pop	{r7, pc}
 800b77a:	bf00      	nop
 800b77c:	240010c4 	.word	0x240010c4
 800b780:	240015a0 	.word	0x240015a0
 800b784:	240010c8 	.word	0x240010c8
 800b788:	e000ed04 	.word	0xe000ed04

0800b78c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800b78c:	b580      	push	{r7, lr}
 800b78e:	b08a      	sub	sp, #40	@ 0x28
 800b790:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800b792:	2300      	movs	r3, #0
 800b794:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800b796:	2300      	movs	r3, #0
 800b798:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800b79a:	463a      	mov	r2, r7
 800b79c:	1d39      	adds	r1, r7, #4
 800b79e:	f107 0308 	add.w	r3, r7, #8
 800b7a2:	4618      	mov	r0, r3
 800b7a4:	f7fe fe1c 	bl	800a3e0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800b7a8:	6839      	ldr	r1, [r7, #0]
 800b7aa:	687b      	ldr	r3, [r7, #4]
 800b7ac:	68ba      	ldr	r2, [r7, #8]
 800b7ae:	9202      	str	r2, [sp, #8]
 800b7b0:	9301      	str	r3, [sp, #4]
 800b7b2:	2300      	movs	r3, #0
 800b7b4:	9300      	str	r3, [sp, #0]
 800b7b6:	2300      	movs	r3, #0
 800b7b8:	460a      	mov	r2, r1
 800b7ba:	4924      	ldr	r1, [pc, #144]	@ (800b84c <vTaskStartScheduler+0xc0>)
 800b7bc:	4824      	ldr	r0, [pc, #144]	@ (800b850 <vTaskStartScheduler+0xc4>)
 800b7be:	f7ff fce9 	bl	800b194 <xTaskCreateStatic>
 800b7c2:	4603      	mov	r3, r0
 800b7c4:	4a23      	ldr	r2, [pc, #140]	@ (800b854 <vTaskStartScheduler+0xc8>)
 800b7c6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800b7c8:	4b22      	ldr	r3, [pc, #136]	@ (800b854 <vTaskStartScheduler+0xc8>)
 800b7ca:	681b      	ldr	r3, [r3, #0]
 800b7cc:	2b00      	cmp	r3, #0
 800b7ce:	d002      	beq.n	800b7d6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800b7d0:	2301      	movs	r3, #1
 800b7d2:	617b      	str	r3, [r7, #20]
 800b7d4:	e001      	b.n	800b7da <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800b7d6:	2300      	movs	r3, #0
 800b7d8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800b7da:	697b      	ldr	r3, [r7, #20]
 800b7dc:	2b01      	cmp	r3, #1
 800b7de:	d102      	bne.n	800b7e6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800b7e0:	f000 fd1a 	bl	800c218 <xTimerCreateTimerTask>
 800b7e4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800b7e6:	697b      	ldr	r3, [r7, #20]
 800b7e8:	2b01      	cmp	r3, #1
 800b7ea:	d11b      	bne.n	800b824 <vTaskStartScheduler+0x98>
	__asm volatile
 800b7ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b7f0:	f383 8811 	msr	BASEPRI, r3
 800b7f4:	f3bf 8f6f 	isb	sy
 800b7f8:	f3bf 8f4f 	dsb	sy
 800b7fc:	613b      	str	r3, [r7, #16]
}
 800b7fe:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800b800:	4b15      	ldr	r3, [pc, #84]	@ (800b858 <vTaskStartScheduler+0xcc>)
 800b802:	681b      	ldr	r3, [r3, #0]
 800b804:	3354      	adds	r3, #84	@ 0x54
 800b806:	4a15      	ldr	r2, [pc, #84]	@ (800b85c <vTaskStartScheduler+0xd0>)
 800b808:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800b80a:	4b15      	ldr	r3, [pc, #84]	@ (800b860 <vTaskStartScheduler+0xd4>)
 800b80c:	f04f 32ff 	mov.w	r2, #4294967295
 800b810:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800b812:	4b14      	ldr	r3, [pc, #80]	@ (800b864 <vTaskStartScheduler+0xd8>)
 800b814:	2201      	movs	r2, #1
 800b816:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800b818:	4b13      	ldr	r3, [pc, #76]	@ (800b868 <vTaskStartScheduler+0xdc>)
 800b81a:	2200      	movs	r2, #0
 800b81c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800b81e:	f001 f8df 	bl	800c9e0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800b822:	e00f      	b.n	800b844 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800b824:	697b      	ldr	r3, [r7, #20]
 800b826:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b82a:	d10b      	bne.n	800b844 <vTaskStartScheduler+0xb8>
	__asm volatile
 800b82c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b830:	f383 8811 	msr	BASEPRI, r3
 800b834:	f3bf 8f6f 	isb	sy
 800b838:	f3bf 8f4f 	dsb	sy
 800b83c:	60fb      	str	r3, [r7, #12]
}
 800b83e:	bf00      	nop
 800b840:	bf00      	nop
 800b842:	e7fd      	b.n	800b840 <vTaskStartScheduler+0xb4>
}
 800b844:	bf00      	nop
 800b846:	3718      	adds	r7, #24
 800b848:	46bd      	mov	sp, r7
 800b84a:	bd80      	pop	{r7, pc}
 800b84c:	0801184c 	.word	0x0801184c
 800b850:	0800be9d 	.word	0x0800be9d
 800b854:	240015bc 	.word	0x240015bc
 800b858:	240010c4 	.word	0x240010c4
 800b85c:	24000354 	.word	0x24000354
 800b860:	240015b8 	.word	0x240015b8
 800b864:	240015a4 	.word	0x240015a4
 800b868:	2400159c 	.word	0x2400159c

0800b86c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800b86c:	b480      	push	{r7}
 800b86e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800b870:	4b04      	ldr	r3, [pc, #16]	@ (800b884 <vTaskSuspendAll+0x18>)
 800b872:	681b      	ldr	r3, [r3, #0]
 800b874:	3301      	adds	r3, #1
 800b876:	4a03      	ldr	r2, [pc, #12]	@ (800b884 <vTaskSuspendAll+0x18>)
 800b878:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800b87a:	bf00      	nop
 800b87c:	46bd      	mov	sp, r7
 800b87e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b882:	4770      	bx	lr
 800b884:	240015c0 	.word	0x240015c0

0800b888 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800b888:	b580      	push	{r7, lr}
 800b88a:	b084      	sub	sp, #16
 800b88c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800b88e:	2300      	movs	r3, #0
 800b890:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800b892:	2300      	movs	r3, #0
 800b894:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800b896:	4b42      	ldr	r3, [pc, #264]	@ (800b9a0 <xTaskResumeAll+0x118>)
 800b898:	681b      	ldr	r3, [r3, #0]
 800b89a:	2b00      	cmp	r3, #0
 800b89c:	d10b      	bne.n	800b8b6 <xTaskResumeAll+0x2e>
	__asm volatile
 800b89e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b8a2:	f383 8811 	msr	BASEPRI, r3
 800b8a6:	f3bf 8f6f 	isb	sy
 800b8aa:	f3bf 8f4f 	dsb	sy
 800b8ae:	603b      	str	r3, [r7, #0]
}
 800b8b0:	bf00      	nop
 800b8b2:	bf00      	nop
 800b8b4:	e7fd      	b.n	800b8b2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800b8b6:	f001 f937 	bl	800cb28 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800b8ba:	4b39      	ldr	r3, [pc, #228]	@ (800b9a0 <xTaskResumeAll+0x118>)
 800b8bc:	681b      	ldr	r3, [r3, #0]
 800b8be:	3b01      	subs	r3, #1
 800b8c0:	4a37      	ldr	r2, [pc, #220]	@ (800b9a0 <xTaskResumeAll+0x118>)
 800b8c2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b8c4:	4b36      	ldr	r3, [pc, #216]	@ (800b9a0 <xTaskResumeAll+0x118>)
 800b8c6:	681b      	ldr	r3, [r3, #0]
 800b8c8:	2b00      	cmp	r3, #0
 800b8ca:	d162      	bne.n	800b992 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800b8cc:	4b35      	ldr	r3, [pc, #212]	@ (800b9a4 <xTaskResumeAll+0x11c>)
 800b8ce:	681b      	ldr	r3, [r3, #0]
 800b8d0:	2b00      	cmp	r3, #0
 800b8d2:	d05e      	beq.n	800b992 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b8d4:	e02f      	b.n	800b936 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b8d6:	4b34      	ldr	r3, [pc, #208]	@ (800b9a8 <xTaskResumeAll+0x120>)
 800b8d8:	68db      	ldr	r3, [r3, #12]
 800b8da:	68db      	ldr	r3, [r3, #12]
 800b8dc:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b8de:	68fb      	ldr	r3, [r7, #12]
 800b8e0:	3318      	adds	r3, #24
 800b8e2:	4618      	mov	r0, r3
 800b8e4:	f7fe fe3a 	bl	800a55c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b8e8:	68fb      	ldr	r3, [r7, #12]
 800b8ea:	3304      	adds	r3, #4
 800b8ec:	4618      	mov	r0, r3
 800b8ee:	f7fe fe35 	bl	800a55c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800b8f2:	68fb      	ldr	r3, [r7, #12]
 800b8f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b8f6:	4b2d      	ldr	r3, [pc, #180]	@ (800b9ac <xTaskResumeAll+0x124>)
 800b8f8:	681b      	ldr	r3, [r3, #0]
 800b8fa:	429a      	cmp	r2, r3
 800b8fc:	d903      	bls.n	800b906 <xTaskResumeAll+0x7e>
 800b8fe:	68fb      	ldr	r3, [r7, #12]
 800b900:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b902:	4a2a      	ldr	r2, [pc, #168]	@ (800b9ac <xTaskResumeAll+0x124>)
 800b904:	6013      	str	r3, [r2, #0]
 800b906:	68fb      	ldr	r3, [r7, #12]
 800b908:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b90a:	4613      	mov	r3, r2
 800b90c:	009b      	lsls	r3, r3, #2
 800b90e:	4413      	add	r3, r2
 800b910:	009b      	lsls	r3, r3, #2
 800b912:	4a27      	ldr	r2, [pc, #156]	@ (800b9b0 <xTaskResumeAll+0x128>)
 800b914:	441a      	add	r2, r3
 800b916:	68fb      	ldr	r3, [r7, #12]
 800b918:	3304      	adds	r3, #4
 800b91a:	4619      	mov	r1, r3
 800b91c:	4610      	mov	r0, r2
 800b91e:	f7fe fdc0 	bl	800a4a2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b922:	68fb      	ldr	r3, [r7, #12]
 800b924:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b926:	4b23      	ldr	r3, [pc, #140]	@ (800b9b4 <xTaskResumeAll+0x12c>)
 800b928:	681b      	ldr	r3, [r3, #0]
 800b92a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b92c:	429a      	cmp	r2, r3
 800b92e:	d302      	bcc.n	800b936 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800b930:	4b21      	ldr	r3, [pc, #132]	@ (800b9b8 <xTaskResumeAll+0x130>)
 800b932:	2201      	movs	r2, #1
 800b934:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b936:	4b1c      	ldr	r3, [pc, #112]	@ (800b9a8 <xTaskResumeAll+0x120>)
 800b938:	681b      	ldr	r3, [r3, #0]
 800b93a:	2b00      	cmp	r3, #0
 800b93c:	d1cb      	bne.n	800b8d6 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800b93e:	68fb      	ldr	r3, [r7, #12]
 800b940:	2b00      	cmp	r3, #0
 800b942:	d001      	beq.n	800b948 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800b944:	f000 fb66 	bl	800c014 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800b948:	4b1c      	ldr	r3, [pc, #112]	@ (800b9bc <xTaskResumeAll+0x134>)
 800b94a:	681b      	ldr	r3, [r3, #0]
 800b94c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800b94e:	687b      	ldr	r3, [r7, #4]
 800b950:	2b00      	cmp	r3, #0
 800b952:	d010      	beq.n	800b976 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800b954:	f000 f846 	bl	800b9e4 <xTaskIncrementTick>
 800b958:	4603      	mov	r3, r0
 800b95a:	2b00      	cmp	r3, #0
 800b95c:	d002      	beq.n	800b964 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800b95e:	4b16      	ldr	r3, [pc, #88]	@ (800b9b8 <xTaskResumeAll+0x130>)
 800b960:	2201      	movs	r2, #1
 800b962:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	3b01      	subs	r3, #1
 800b968:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800b96a:	687b      	ldr	r3, [r7, #4]
 800b96c:	2b00      	cmp	r3, #0
 800b96e:	d1f1      	bne.n	800b954 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800b970:	4b12      	ldr	r3, [pc, #72]	@ (800b9bc <xTaskResumeAll+0x134>)
 800b972:	2200      	movs	r2, #0
 800b974:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800b976:	4b10      	ldr	r3, [pc, #64]	@ (800b9b8 <xTaskResumeAll+0x130>)
 800b978:	681b      	ldr	r3, [r3, #0]
 800b97a:	2b00      	cmp	r3, #0
 800b97c:	d009      	beq.n	800b992 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800b97e:	2301      	movs	r3, #1
 800b980:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800b982:	4b0f      	ldr	r3, [pc, #60]	@ (800b9c0 <xTaskResumeAll+0x138>)
 800b984:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b988:	601a      	str	r2, [r3, #0]
 800b98a:	f3bf 8f4f 	dsb	sy
 800b98e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b992:	f001 f8fb 	bl	800cb8c <vPortExitCritical>

	return xAlreadyYielded;
 800b996:	68bb      	ldr	r3, [r7, #8]
}
 800b998:	4618      	mov	r0, r3
 800b99a:	3710      	adds	r7, #16
 800b99c:	46bd      	mov	sp, r7
 800b99e:	bd80      	pop	{r7, pc}
 800b9a0:	240015c0 	.word	0x240015c0
 800b9a4:	24001598 	.word	0x24001598
 800b9a8:	24001558 	.word	0x24001558
 800b9ac:	240015a0 	.word	0x240015a0
 800b9b0:	240010c8 	.word	0x240010c8
 800b9b4:	240010c4 	.word	0x240010c4
 800b9b8:	240015ac 	.word	0x240015ac
 800b9bc:	240015a8 	.word	0x240015a8
 800b9c0:	e000ed04 	.word	0xe000ed04

0800b9c4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800b9c4:	b480      	push	{r7}
 800b9c6:	b083      	sub	sp, #12
 800b9c8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800b9ca:	4b05      	ldr	r3, [pc, #20]	@ (800b9e0 <xTaskGetTickCount+0x1c>)
 800b9cc:	681b      	ldr	r3, [r3, #0]
 800b9ce:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800b9d0:	687b      	ldr	r3, [r7, #4]
}
 800b9d2:	4618      	mov	r0, r3
 800b9d4:	370c      	adds	r7, #12
 800b9d6:	46bd      	mov	sp, r7
 800b9d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9dc:	4770      	bx	lr
 800b9de:	bf00      	nop
 800b9e0:	2400159c 	.word	0x2400159c

0800b9e4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800b9e4:	b580      	push	{r7, lr}
 800b9e6:	b086      	sub	sp, #24
 800b9e8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800b9ea:	2300      	movs	r3, #0
 800b9ec:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b9ee:	4b4f      	ldr	r3, [pc, #316]	@ (800bb2c <xTaskIncrementTick+0x148>)
 800b9f0:	681b      	ldr	r3, [r3, #0]
 800b9f2:	2b00      	cmp	r3, #0
 800b9f4:	f040 8090 	bne.w	800bb18 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800b9f8:	4b4d      	ldr	r3, [pc, #308]	@ (800bb30 <xTaskIncrementTick+0x14c>)
 800b9fa:	681b      	ldr	r3, [r3, #0]
 800b9fc:	3301      	adds	r3, #1
 800b9fe:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800ba00:	4a4b      	ldr	r2, [pc, #300]	@ (800bb30 <xTaskIncrementTick+0x14c>)
 800ba02:	693b      	ldr	r3, [r7, #16]
 800ba04:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800ba06:	693b      	ldr	r3, [r7, #16]
 800ba08:	2b00      	cmp	r3, #0
 800ba0a:	d121      	bne.n	800ba50 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800ba0c:	4b49      	ldr	r3, [pc, #292]	@ (800bb34 <xTaskIncrementTick+0x150>)
 800ba0e:	681b      	ldr	r3, [r3, #0]
 800ba10:	681b      	ldr	r3, [r3, #0]
 800ba12:	2b00      	cmp	r3, #0
 800ba14:	d00b      	beq.n	800ba2e <xTaskIncrementTick+0x4a>
	__asm volatile
 800ba16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ba1a:	f383 8811 	msr	BASEPRI, r3
 800ba1e:	f3bf 8f6f 	isb	sy
 800ba22:	f3bf 8f4f 	dsb	sy
 800ba26:	603b      	str	r3, [r7, #0]
}
 800ba28:	bf00      	nop
 800ba2a:	bf00      	nop
 800ba2c:	e7fd      	b.n	800ba2a <xTaskIncrementTick+0x46>
 800ba2e:	4b41      	ldr	r3, [pc, #260]	@ (800bb34 <xTaskIncrementTick+0x150>)
 800ba30:	681b      	ldr	r3, [r3, #0]
 800ba32:	60fb      	str	r3, [r7, #12]
 800ba34:	4b40      	ldr	r3, [pc, #256]	@ (800bb38 <xTaskIncrementTick+0x154>)
 800ba36:	681b      	ldr	r3, [r3, #0]
 800ba38:	4a3e      	ldr	r2, [pc, #248]	@ (800bb34 <xTaskIncrementTick+0x150>)
 800ba3a:	6013      	str	r3, [r2, #0]
 800ba3c:	4a3e      	ldr	r2, [pc, #248]	@ (800bb38 <xTaskIncrementTick+0x154>)
 800ba3e:	68fb      	ldr	r3, [r7, #12]
 800ba40:	6013      	str	r3, [r2, #0]
 800ba42:	4b3e      	ldr	r3, [pc, #248]	@ (800bb3c <xTaskIncrementTick+0x158>)
 800ba44:	681b      	ldr	r3, [r3, #0]
 800ba46:	3301      	adds	r3, #1
 800ba48:	4a3c      	ldr	r2, [pc, #240]	@ (800bb3c <xTaskIncrementTick+0x158>)
 800ba4a:	6013      	str	r3, [r2, #0]
 800ba4c:	f000 fae2 	bl	800c014 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800ba50:	4b3b      	ldr	r3, [pc, #236]	@ (800bb40 <xTaskIncrementTick+0x15c>)
 800ba52:	681b      	ldr	r3, [r3, #0]
 800ba54:	693a      	ldr	r2, [r7, #16]
 800ba56:	429a      	cmp	r2, r3
 800ba58:	d349      	bcc.n	800baee <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ba5a:	4b36      	ldr	r3, [pc, #216]	@ (800bb34 <xTaskIncrementTick+0x150>)
 800ba5c:	681b      	ldr	r3, [r3, #0]
 800ba5e:	681b      	ldr	r3, [r3, #0]
 800ba60:	2b00      	cmp	r3, #0
 800ba62:	d104      	bne.n	800ba6e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ba64:	4b36      	ldr	r3, [pc, #216]	@ (800bb40 <xTaskIncrementTick+0x15c>)
 800ba66:	f04f 32ff 	mov.w	r2, #4294967295
 800ba6a:	601a      	str	r2, [r3, #0]
					break;
 800ba6c:	e03f      	b.n	800baee <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ba6e:	4b31      	ldr	r3, [pc, #196]	@ (800bb34 <xTaskIncrementTick+0x150>)
 800ba70:	681b      	ldr	r3, [r3, #0]
 800ba72:	68db      	ldr	r3, [r3, #12]
 800ba74:	68db      	ldr	r3, [r3, #12]
 800ba76:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800ba78:	68bb      	ldr	r3, [r7, #8]
 800ba7a:	685b      	ldr	r3, [r3, #4]
 800ba7c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800ba7e:	693a      	ldr	r2, [r7, #16]
 800ba80:	687b      	ldr	r3, [r7, #4]
 800ba82:	429a      	cmp	r2, r3
 800ba84:	d203      	bcs.n	800ba8e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800ba86:	4a2e      	ldr	r2, [pc, #184]	@ (800bb40 <xTaskIncrementTick+0x15c>)
 800ba88:	687b      	ldr	r3, [r7, #4]
 800ba8a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800ba8c:	e02f      	b.n	800baee <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ba8e:	68bb      	ldr	r3, [r7, #8]
 800ba90:	3304      	adds	r3, #4
 800ba92:	4618      	mov	r0, r3
 800ba94:	f7fe fd62 	bl	800a55c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800ba98:	68bb      	ldr	r3, [r7, #8]
 800ba9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ba9c:	2b00      	cmp	r3, #0
 800ba9e:	d004      	beq.n	800baaa <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800baa0:	68bb      	ldr	r3, [r7, #8]
 800baa2:	3318      	adds	r3, #24
 800baa4:	4618      	mov	r0, r3
 800baa6:	f7fe fd59 	bl	800a55c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800baaa:	68bb      	ldr	r3, [r7, #8]
 800baac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800baae:	4b25      	ldr	r3, [pc, #148]	@ (800bb44 <xTaskIncrementTick+0x160>)
 800bab0:	681b      	ldr	r3, [r3, #0]
 800bab2:	429a      	cmp	r2, r3
 800bab4:	d903      	bls.n	800babe <xTaskIncrementTick+0xda>
 800bab6:	68bb      	ldr	r3, [r7, #8]
 800bab8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800baba:	4a22      	ldr	r2, [pc, #136]	@ (800bb44 <xTaskIncrementTick+0x160>)
 800babc:	6013      	str	r3, [r2, #0]
 800babe:	68bb      	ldr	r3, [r7, #8]
 800bac0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bac2:	4613      	mov	r3, r2
 800bac4:	009b      	lsls	r3, r3, #2
 800bac6:	4413      	add	r3, r2
 800bac8:	009b      	lsls	r3, r3, #2
 800baca:	4a1f      	ldr	r2, [pc, #124]	@ (800bb48 <xTaskIncrementTick+0x164>)
 800bacc:	441a      	add	r2, r3
 800bace:	68bb      	ldr	r3, [r7, #8]
 800bad0:	3304      	adds	r3, #4
 800bad2:	4619      	mov	r1, r3
 800bad4:	4610      	mov	r0, r2
 800bad6:	f7fe fce4 	bl	800a4a2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800bada:	68bb      	ldr	r3, [r7, #8]
 800badc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bade:	4b1b      	ldr	r3, [pc, #108]	@ (800bb4c <xTaskIncrementTick+0x168>)
 800bae0:	681b      	ldr	r3, [r3, #0]
 800bae2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bae4:	429a      	cmp	r2, r3
 800bae6:	d3b8      	bcc.n	800ba5a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800bae8:	2301      	movs	r3, #1
 800baea:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800baec:	e7b5      	b.n	800ba5a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800baee:	4b17      	ldr	r3, [pc, #92]	@ (800bb4c <xTaskIncrementTick+0x168>)
 800baf0:	681b      	ldr	r3, [r3, #0]
 800baf2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800baf4:	4914      	ldr	r1, [pc, #80]	@ (800bb48 <xTaskIncrementTick+0x164>)
 800baf6:	4613      	mov	r3, r2
 800baf8:	009b      	lsls	r3, r3, #2
 800bafa:	4413      	add	r3, r2
 800bafc:	009b      	lsls	r3, r3, #2
 800bafe:	440b      	add	r3, r1
 800bb00:	681b      	ldr	r3, [r3, #0]
 800bb02:	2b01      	cmp	r3, #1
 800bb04:	d901      	bls.n	800bb0a <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800bb06:	2301      	movs	r3, #1
 800bb08:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800bb0a:	4b11      	ldr	r3, [pc, #68]	@ (800bb50 <xTaskIncrementTick+0x16c>)
 800bb0c:	681b      	ldr	r3, [r3, #0]
 800bb0e:	2b00      	cmp	r3, #0
 800bb10:	d007      	beq.n	800bb22 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800bb12:	2301      	movs	r3, #1
 800bb14:	617b      	str	r3, [r7, #20]
 800bb16:	e004      	b.n	800bb22 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800bb18:	4b0e      	ldr	r3, [pc, #56]	@ (800bb54 <xTaskIncrementTick+0x170>)
 800bb1a:	681b      	ldr	r3, [r3, #0]
 800bb1c:	3301      	adds	r3, #1
 800bb1e:	4a0d      	ldr	r2, [pc, #52]	@ (800bb54 <xTaskIncrementTick+0x170>)
 800bb20:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800bb22:	697b      	ldr	r3, [r7, #20]
}
 800bb24:	4618      	mov	r0, r3
 800bb26:	3718      	adds	r7, #24
 800bb28:	46bd      	mov	sp, r7
 800bb2a:	bd80      	pop	{r7, pc}
 800bb2c:	240015c0 	.word	0x240015c0
 800bb30:	2400159c 	.word	0x2400159c
 800bb34:	24001550 	.word	0x24001550
 800bb38:	24001554 	.word	0x24001554
 800bb3c:	240015b0 	.word	0x240015b0
 800bb40:	240015b8 	.word	0x240015b8
 800bb44:	240015a0 	.word	0x240015a0
 800bb48:	240010c8 	.word	0x240010c8
 800bb4c:	240010c4 	.word	0x240010c4
 800bb50:	240015ac 	.word	0x240015ac
 800bb54:	240015a8 	.word	0x240015a8

0800bb58 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800bb58:	b480      	push	{r7}
 800bb5a:	b085      	sub	sp, #20
 800bb5c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800bb5e:	4b2b      	ldr	r3, [pc, #172]	@ (800bc0c <vTaskSwitchContext+0xb4>)
 800bb60:	681b      	ldr	r3, [r3, #0]
 800bb62:	2b00      	cmp	r3, #0
 800bb64:	d003      	beq.n	800bb6e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800bb66:	4b2a      	ldr	r3, [pc, #168]	@ (800bc10 <vTaskSwitchContext+0xb8>)
 800bb68:	2201      	movs	r2, #1
 800bb6a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800bb6c:	e047      	b.n	800bbfe <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800bb6e:	4b28      	ldr	r3, [pc, #160]	@ (800bc10 <vTaskSwitchContext+0xb8>)
 800bb70:	2200      	movs	r2, #0
 800bb72:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bb74:	4b27      	ldr	r3, [pc, #156]	@ (800bc14 <vTaskSwitchContext+0xbc>)
 800bb76:	681b      	ldr	r3, [r3, #0]
 800bb78:	60fb      	str	r3, [r7, #12]
 800bb7a:	e011      	b.n	800bba0 <vTaskSwitchContext+0x48>
 800bb7c:	68fb      	ldr	r3, [r7, #12]
 800bb7e:	2b00      	cmp	r3, #0
 800bb80:	d10b      	bne.n	800bb9a <vTaskSwitchContext+0x42>
	__asm volatile
 800bb82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb86:	f383 8811 	msr	BASEPRI, r3
 800bb8a:	f3bf 8f6f 	isb	sy
 800bb8e:	f3bf 8f4f 	dsb	sy
 800bb92:	607b      	str	r3, [r7, #4]
}
 800bb94:	bf00      	nop
 800bb96:	bf00      	nop
 800bb98:	e7fd      	b.n	800bb96 <vTaskSwitchContext+0x3e>
 800bb9a:	68fb      	ldr	r3, [r7, #12]
 800bb9c:	3b01      	subs	r3, #1
 800bb9e:	60fb      	str	r3, [r7, #12]
 800bba0:	491d      	ldr	r1, [pc, #116]	@ (800bc18 <vTaskSwitchContext+0xc0>)
 800bba2:	68fa      	ldr	r2, [r7, #12]
 800bba4:	4613      	mov	r3, r2
 800bba6:	009b      	lsls	r3, r3, #2
 800bba8:	4413      	add	r3, r2
 800bbaa:	009b      	lsls	r3, r3, #2
 800bbac:	440b      	add	r3, r1
 800bbae:	681b      	ldr	r3, [r3, #0]
 800bbb0:	2b00      	cmp	r3, #0
 800bbb2:	d0e3      	beq.n	800bb7c <vTaskSwitchContext+0x24>
 800bbb4:	68fa      	ldr	r2, [r7, #12]
 800bbb6:	4613      	mov	r3, r2
 800bbb8:	009b      	lsls	r3, r3, #2
 800bbba:	4413      	add	r3, r2
 800bbbc:	009b      	lsls	r3, r3, #2
 800bbbe:	4a16      	ldr	r2, [pc, #88]	@ (800bc18 <vTaskSwitchContext+0xc0>)
 800bbc0:	4413      	add	r3, r2
 800bbc2:	60bb      	str	r3, [r7, #8]
 800bbc4:	68bb      	ldr	r3, [r7, #8]
 800bbc6:	685b      	ldr	r3, [r3, #4]
 800bbc8:	685a      	ldr	r2, [r3, #4]
 800bbca:	68bb      	ldr	r3, [r7, #8]
 800bbcc:	605a      	str	r2, [r3, #4]
 800bbce:	68bb      	ldr	r3, [r7, #8]
 800bbd0:	685a      	ldr	r2, [r3, #4]
 800bbd2:	68bb      	ldr	r3, [r7, #8]
 800bbd4:	3308      	adds	r3, #8
 800bbd6:	429a      	cmp	r2, r3
 800bbd8:	d104      	bne.n	800bbe4 <vTaskSwitchContext+0x8c>
 800bbda:	68bb      	ldr	r3, [r7, #8]
 800bbdc:	685b      	ldr	r3, [r3, #4]
 800bbde:	685a      	ldr	r2, [r3, #4]
 800bbe0:	68bb      	ldr	r3, [r7, #8]
 800bbe2:	605a      	str	r2, [r3, #4]
 800bbe4:	68bb      	ldr	r3, [r7, #8]
 800bbe6:	685b      	ldr	r3, [r3, #4]
 800bbe8:	68db      	ldr	r3, [r3, #12]
 800bbea:	4a0c      	ldr	r2, [pc, #48]	@ (800bc1c <vTaskSwitchContext+0xc4>)
 800bbec:	6013      	str	r3, [r2, #0]
 800bbee:	4a09      	ldr	r2, [pc, #36]	@ (800bc14 <vTaskSwitchContext+0xbc>)
 800bbf0:	68fb      	ldr	r3, [r7, #12]
 800bbf2:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800bbf4:	4b09      	ldr	r3, [pc, #36]	@ (800bc1c <vTaskSwitchContext+0xc4>)
 800bbf6:	681b      	ldr	r3, [r3, #0]
 800bbf8:	3354      	adds	r3, #84	@ 0x54
 800bbfa:	4a09      	ldr	r2, [pc, #36]	@ (800bc20 <vTaskSwitchContext+0xc8>)
 800bbfc:	6013      	str	r3, [r2, #0]
}
 800bbfe:	bf00      	nop
 800bc00:	3714      	adds	r7, #20
 800bc02:	46bd      	mov	sp, r7
 800bc04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc08:	4770      	bx	lr
 800bc0a:	bf00      	nop
 800bc0c:	240015c0 	.word	0x240015c0
 800bc10:	240015ac 	.word	0x240015ac
 800bc14:	240015a0 	.word	0x240015a0
 800bc18:	240010c8 	.word	0x240010c8
 800bc1c:	240010c4 	.word	0x240010c4
 800bc20:	24000354 	.word	0x24000354

0800bc24 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800bc24:	b580      	push	{r7, lr}
 800bc26:	b084      	sub	sp, #16
 800bc28:	af00      	add	r7, sp, #0
 800bc2a:	6078      	str	r0, [r7, #4]
 800bc2c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800bc2e:	687b      	ldr	r3, [r7, #4]
 800bc30:	2b00      	cmp	r3, #0
 800bc32:	d10b      	bne.n	800bc4c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800bc34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bc38:	f383 8811 	msr	BASEPRI, r3
 800bc3c:	f3bf 8f6f 	isb	sy
 800bc40:	f3bf 8f4f 	dsb	sy
 800bc44:	60fb      	str	r3, [r7, #12]
}
 800bc46:	bf00      	nop
 800bc48:	bf00      	nop
 800bc4a:	e7fd      	b.n	800bc48 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800bc4c:	4b07      	ldr	r3, [pc, #28]	@ (800bc6c <vTaskPlaceOnEventList+0x48>)
 800bc4e:	681b      	ldr	r3, [r3, #0]
 800bc50:	3318      	adds	r3, #24
 800bc52:	4619      	mov	r1, r3
 800bc54:	6878      	ldr	r0, [r7, #4]
 800bc56:	f7fe fc48 	bl	800a4ea <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800bc5a:	2101      	movs	r1, #1
 800bc5c:	6838      	ldr	r0, [r7, #0]
 800bc5e:	f000 fa87 	bl	800c170 <prvAddCurrentTaskToDelayedList>
}
 800bc62:	bf00      	nop
 800bc64:	3710      	adds	r7, #16
 800bc66:	46bd      	mov	sp, r7
 800bc68:	bd80      	pop	{r7, pc}
 800bc6a:	bf00      	nop
 800bc6c:	240010c4 	.word	0x240010c4

0800bc70 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800bc70:	b580      	push	{r7, lr}
 800bc72:	b086      	sub	sp, #24
 800bc74:	af00      	add	r7, sp, #0
 800bc76:	60f8      	str	r0, [r7, #12]
 800bc78:	60b9      	str	r1, [r7, #8]
 800bc7a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800bc7c:	68fb      	ldr	r3, [r7, #12]
 800bc7e:	2b00      	cmp	r3, #0
 800bc80:	d10b      	bne.n	800bc9a <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800bc82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bc86:	f383 8811 	msr	BASEPRI, r3
 800bc8a:	f3bf 8f6f 	isb	sy
 800bc8e:	f3bf 8f4f 	dsb	sy
 800bc92:	617b      	str	r3, [r7, #20]
}
 800bc94:	bf00      	nop
 800bc96:	bf00      	nop
 800bc98:	e7fd      	b.n	800bc96 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800bc9a:	4b0a      	ldr	r3, [pc, #40]	@ (800bcc4 <vTaskPlaceOnEventListRestricted+0x54>)
 800bc9c:	681b      	ldr	r3, [r3, #0]
 800bc9e:	3318      	adds	r3, #24
 800bca0:	4619      	mov	r1, r3
 800bca2:	68f8      	ldr	r0, [r7, #12]
 800bca4:	f7fe fbfd 	bl	800a4a2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800bca8:	687b      	ldr	r3, [r7, #4]
 800bcaa:	2b00      	cmp	r3, #0
 800bcac:	d002      	beq.n	800bcb4 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800bcae:	f04f 33ff 	mov.w	r3, #4294967295
 800bcb2:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800bcb4:	6879      	ldr	r1, [r7, #4]
 800bcb6:	68b8      	ldr	r0, [r7, #8]
 800bcb8:	f000 fa5a 	bl	800c170 <prvAddCurrentTaskToDelayedList>
	}
 800bcbc:	bf00      	nop
 800bcbe:	3718      	adds	r7, #24
 800bcc0:	46bd      	mov	sp, r7
 800bcc2:	bd80      	pop	{r7, pc}
 800bcc4:	240010c4 	.word	0x240010c4

0800bcc8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800bcc8:	b580      	push	{r7, lr}
 800bcca:	b086      	sub	sp, #24
 800bccc:	af00      	add	r7, sp, #0
 800bcce:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bcd0:	687b      	ldr	r3, [r7, #4]
 800bcd2:	68db      	ldr	r3, [r3, #12]
 800bcd4:	68db      	ldr	r3, [r3, #12]
 800bcd6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800bcd8:	693b      	ldr	r3, [r7, #16]
 800bcda:	2b00      	cmp	r3, #0
 800bcdc:	d10b      	bne.n	800bcf6 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800bcde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bce2:	f383 8811 	msr	BASEPRI, r3
 800bce6:	f3bf 8f6f 	isb	sy
 800bcea:	f3bf 8f4f 	dsb	sy
 800bcee:	60fb      	str	r3, [r7, #12]
}
 800bcf0:	bf00      	nop
 800bcf2:	bf00      	nop
 800bcf4:	e7fd      	b.n	800bcf2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800bcf6:	693b      	ldr	r3, [r7, #16]
 800bcf8:	3318      	adds	r3, #24
 800bcfa:	4618      	mov	r0, r3
 800bcfc:	f7fe fc2e 	bl	800a55c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bd00:	4b1d      	ldr	r3, [pc, #116]	@ (800bd78 <xTaskRemoveFromEventList+0xb0>)
 800bd02:	681b      	ldr	r3, [r3, #0]
 800bd04:	2b00      	cmp	r3, #0
 800bd06:	d11d      	bne.n	800bd44 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800bd08:	693b      	ldr	r3, [r7, #16]
 800bd0a:	3304      	adds	r3, #4
 800bd0c:	4618      	mov	r0, r3
 800bd0e:	f7fe fc25 	bl	800a55c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800bd12:	693b      	ldr	r3, [r7, #16]
 800bd14:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bd16:	4b19      	ldr	r3, [pc, #100]	@ (800bd7c <xTaskRemoveFromEventList+0xb4>)
 800bd18:	681b      	ldr	r3, [r3, #0]
 800bd1a:	429a      	cmp	r2, r3
 800bd1c:	d903      	bls.n	800bd26 <xTaskRemoveFromEventList+0x5e>
 800bd1e:	693b      	ldr	r3, [r7, #16]
 800bd20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bd22:	4a16      	ldr	r2, [pc, #88]	@ (800bd7c <xTaskRemoveFromEventList+0xb4>)
 800bd24:	6013      	str	r3, [r2, #0]
 800bd26:	693b      	ldr	r3, [r7, #16]
 800bd28:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bd2a:	4613      	mov	r3, r2
 800bd2c:	009b      	lsls	r3, r3, #2
 800bd2e:	4413      	add	r3, r2
 800bd30:	009b      	lsls	r3, r3, #2
 800bd32:	4a13      	ldr	r2, [pc, #76]	@ (800bd80 <xTaskRemoveFromEventList+0xb8>)
 800bd34:	441a      	add	r2, r3
 800bd36:	693b      	ldr	r3, [r7, #16]
 800bd38:	3304      	adds	r3, #4
 800bd3a:	4619      	mov	r1, r3
 800bd3c:	4610      	mov	r0, r2
 800bd3e:	f7fe fbb0 	bl	800a4a2 <vListInsertEnd>
 800bd42:	e005      	b.n	800bd50 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800bd44:	693b      	ldr	r3, [r7, #16]
 800bd46:	3318      	adds	r3, #24
 800bd48:	4619      	mov	r1, r3
 800bd4a:	480e      	ldr	r0, [pc, #56]	@ (800bd84 <xTaskRemoveFromEventList+0xbc>)
 800bd4c:	f7fe fba9 	bl	800a4a2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800bd50:	693b      	ldr	r3, [r7, #16]
 800bd52:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bd54:	4b0c      	ldr	r3, [pc, #48]	@ (800bd88 <xTaskRemoveFromEventList+0xc0>)
 800bd56:	681b      	ldr	r3, [r3, #0]
 800bd58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bd5a:	429a      	cmp	r2, r3
 800bd5c:	d905      	bls.n	800bd6a <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800bd5e:	2301      	movs	r3, #1
 800bd60:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800bd62:	4b0a      	ldr	r3, [pc, #40]	@ (800bd8c <xTaskRemoveFromEventList+0xc4>)
 800bd64:	2201      	movs	r2, #1
 800bd66:	601a      	str	r2, [r3, #0]
 800bd68:	e001      	b.n	800bd6e <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800bd6a:	2300      	movs	r3, #0
 800bd6c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800bd6e:	697b      	ldr	r3, [r7, #20]
}
 800bd70:	4618      	mov	r0, r3
 800bd72:	3718      	adds	r7, #24
 800bd74:	46bd      	mov	sp, r7
 800bd76:	bd80      	pop	{r7, pc}
 800bd78:	240015c0 	.word	0x240015c0
 800bd7c:	240015a0 	.word	0x240015a0
 800bd80:	240010c8 	.word	0x240010c8
 800bd84:	24001558 	.word	0x24001558
 800bd88:	240010c4 	.word	0x240010c4
 800bd8c:	240015ac 	.word	0x240015ac

0800bd90 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800bd90:	b480      	push	{r7}
 800bd92:	b083      	sub	sp, #12
 800bd94:	af00      	add	r7, sp, #0
 800bd96:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800bd98:	4b06      	ldr	r3, [pc, #24]	@ (800bdb4 <vTaskInternalSetTimeOutState+0x24>)
 800bd9a:	681a      	ldr	r2, [r3, #0]
 800bd9c:	687b      	ldr	r3, [r7, #4]
 800bd9e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800bda0:	4b05      	ldr	r3, [pc, #20]	@ (800bdb8 <vTaskInternalSetTimeOutState+0x28>)
 800bda2:	681a      	ldr	r2, [r3, #0]
 800bda4:	687b      	ldr	r3, [r7, #4]
 800bda6:	605a      	str	r2, [r3, #4]
}
 800bda8:	bf00      	nop
 800bdaa:	370c      	adds	r7, #12
 800bdac:	46bd      	mov	sp, r7
 800bdae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdb2:	4770      	bx	lr
 800bdb4:	240015b0 	.word	0x240015b0
 800bdb8:	2400159c 	.word	0x2400159c

0800bdbc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800bdbc:	b580      	push	{r7, lr}
 800bdbe:	b088      	sub	sp, #32
 800bdc0:	af00      	add	r7, sp, #0
 800bdc2:	6078      	str	r0, [r7, #4]
 800bdc4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	2b00      	cmp	r3, #0
 800bdca:	d10b      	bne.n	800bde4 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800bdcc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bdd0:	f383 8811 	msr	BASEPRI, r3
 800bdd4:	f3bf 8f6f 	isb	sy
 800bdd8:	f3bf 8f4f 	dsb	sy
 800bddc:	613b      	str	r3, [r7, #16]
}
 800bdde:	bf00      	nop
 800bde0:	bf00      	nop
 800bde2:	e7fd      	b.n	800bde0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800bde4:	683b      	ldr	r3, [r7, #0]
 800bde6:	2b00      	cmp	r3, #0
 800bde8:	d10b      	bne.n	800be02 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800bdea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bdee:	f383 8811 	msr	BASEPRI, r3
 800bdf2:	f3bf 8f6f 	isb	sy
 800bdf6:	f3bf 8f4f 	dsb	sy
 800bdfa:	60fb      	str	r3, [r7, #12]
}
 800bdfc:	bf00      	nop
 800bdfe:	bf00      	nop
 800be00:	e7fd      	b.n	800bdfe <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800be02:	f000 fe91 	bl	800cb28 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800be06:	4b1d      	ldr	r3, [pc, #116]	@ (800be7c <xTaskCheckForTimeOut+0xc0>)
 800be08:	681b      	ldr	r3, [r3, #0]
 800be0a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	685b      	ldr	r3, [r3, #4]
 800be10:	69ba      	ldr	r2, [r7, #24]
 800be12:	1ad3      	subs	r3, r2, r3
 800be14:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800be16:	683b      	ldr	r3, [r7, #0]
 800be18:	681b      	ldr	r3, [r3, #0]
 800be1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800be1e:	d102      	bne.n	800be26 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800be20:	2300      	movs	r3, #0
 800be22:	61fb      	str	r3, [r7, #28]
 800be24:	e023      	b.n	800be6e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800be26:	687b      	ldr	r3, [r7, #4]
 800be28:	681a      	ldr	r2, [r3, #0]
 800be2a:	4b15      	ldr	r3, [pc, #84]	@ (800be80 <xTaskCheckForTimeOut+0xc4>)
 800be2c:	681b      	ldr	r3, [r3, #0]
 800be2e:	429a      	cmp	r2, r3
 800be30:	d007      	beq.n	800be42 <xTaskCheckForTimeOut+0x86>
 800be32:	687b      	ldr	r3, [r7, #4]
 800be34:	685b      	ldr	r3, [r3, #4]
 800be36:	69ba      	ldr	r2, [r7, #24]
 800be38:	429a      	cmp	r2, r3
 800be3a:	d302      	bcc.n	800be42 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800be3c:	2301      	movs	r3, #1
 800be3e:	61fb      	str	r3, [r7, #28]
 800be40:	e015      	b.n	800be6e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800be42:	683b      	ldr	r3, [r7, #0]
 800be44:	681b      	ldr	r3, [r3, #0]
 800be46:	697a      	ldr	r2, [r7, #20]
 800be48:	429a      	cmp	r2, r3
 800be4a:	d20b      	bcs.n	800be64 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800be4c:	683b      	ldr	r3, [r7, #0]
 800be4e:	681a      	ldr	r2, [r3, #0]
 800be50:	697b      	ldr	r3, [r7, #20]
 800be52:	1ad2      	subs	r2, r2, r3
 800be54:	683b      	ldr	r3, [r7, #0]
 800be56:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800be58:	6878      	ldr	r0, [r7, #4]
 800be5a:	f7ff ff99 	bl	800bd90 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800be5e:	2300      	movs	r3, #0
 800be60:	61fb      	str	r3, [r7, #28]
 800be62:	e004      	b.n	800be6e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800be64:	683b      	ldr	r3, [r7, #0]
 800be66:	2200      	movs	r2, #0
 800be68:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800be6a:	2301      	movs	r3, #1
 800be6c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800be6e:	f000 fe8d 	bl	800cb8c <vPortExitCritical>

	return xReturn;
 800be72:	69fb      	ldr	r3, [r7, #28]
}
 800be74:	4618      	mov	r0, r3
 800be76:	3720      	adds	r7, #32
 800be78:	46bd      	mov	sp, r7
 800be7a:	bd80      	pop	{r7, pc}
 800be7c:	2400159c 	.word	0x2400159c
 800be80:	240015b0 	.word	0x240015b0

0800be84 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800be84:	b480      	push	{r7}
 800be86:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800be88:	4b03      	ldr	r3, [pc, #12]	@ (800be98 <vTaskMissedYield+0x14>)
 800be8a:	2201      	movs	r2, #1
 800be8c:	601a      	str	r2, [r3, #0]
}
 800be8e:	bf00      	nop
 800be90:	46bd      	mov	sp, r7
 800be92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be96:	4770      	bx	lr
 800be98:	240015ac 	.word	0x240015ac

0800be9c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800be9c:	b580      	push	{r7, lr}
 800be9e:	b082      	sub	sp, #8
 800bea0:	af00      	add	r7, sp, #0
 800bea2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800bea4:	f000 f852 	bl	800bf4c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800bea8:	4b06      	ldr	r3, [pc, #24]	@ (800bec4 <prvIdleTask+0x28>)
 800beaa:	681b      	ldr	r3, [r3, #0]
 800beac:	2b01      	cmp	r3, #1
 800beae:	d9f9      	bls.n	800bea4 <prvIdleTask+0x8>
			{
				taskYIELD();
 800beb0:	4b05      	ldr	r3, [pc, #20]	@ (800bec8 <prvIdleTask+0x2c>)
 800beb2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800beb6:	601a      	str	r2, [r3, #0]
 800beb8:	f3bf 8f4f 	dsb	sy
 800bebc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800bec0:	e7f0      	b.n	800bea4 <prvIdleTask+0x8>
 800bec2:	bf00      	nop
 800bec4:	240010c8 	.word	0x240010c8
 800bec8:	e000ed04 	.word	0xe000ed04

0800becc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800becc:	b580      	push	{r7, lr}
 800bece:	b082      	sub	sp, #8
 800bed0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800bed2:	2300      	movs	r3, #0
 800bed4:	607b      	str	r3, [r7, #4]
 800bed6:	e00c      	b.n	800bef2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800bed8:	687a      	ldr	r2, [r7, #4]
 800beda:	4613      	mov	r3, r2
 800bedc:	009b      	lsls	r3, r3, #2
 800bede:	4413      	add	r3, r2
 800bee0:	009b      	lsls	r3, r3, #2
 800bee2:	4a12      	ldr	r2, [pc, #72]	@ (800bf2c <prvInitialiseTaskLists+0x60>)
 800bee4:	4413      	add	r3, r2
 800bee6:	4618      	mov	r0, r3
 800bee8:	f7fe faae 	bl	800a448 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800beec:	687b      	ldr	r3, [r7, #4]
 800beee:	3301      	adds	r3, #1
 800bef0:	607b      	str	r3, [r7, #4]
 800bef2:	687b      	ldr	r3, [r7, #4]
 800bef4:	2b37      	cmp	r3, #55	@ 0x37
 800bef6:	d9ef      	bls.n	800bed8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800bef8:	480d      	ldr	r0, [pc, #52]	@ (800bf30 <prvInitialiseTaskLists+0x64>)
 800befa:	f7fe faa5 	bl	800a448 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800befe:	480d      	ldr	r0, [pc, #52]	@ (800bf34 <prvInitialiseTaskLists+0x68>)
 800bf00:	f7fe faa2 	bl	800a448 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800bf04:	480c      	ldr	r0, [pc, #48]	@ (800bf38 <prvInitialiseTaskLists+0x6c>)
 800bf06:	f7fe fa9f 	bl	800a448 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800bf0a:	480c      	ldr	r0, [pc, #48]	@ (800bf3c <prvInitialiseTaskLists+0x70>)
 800bf0c:	f7fe fa9c 	bl	800a448 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800bf10:	480b      	ldr	r0, [pc, #44]	@ (800bf40 <prvInitialiseTaskLists+0x74>)
 800bf12:	f7fe fa99 	bl	800a448 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800bf16:	4b0b      	ldr	r3, [pc, #44]	@ (800bf44 <prvInitialiseTaskLists+0x78>)
 800bf18:	4a05      	ldr	r2, [pc, #20]	@ (800bf30 <prvInitialiseTaskLists+0x64>)
 800bf1a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800bf1c:	4b0a      	ldr	r3, [pc, #40]	@ (800bf48 <prvInitialiseTaskLists+0x7c>)
 800bf1e:	4a05      	ldr	r2, [pc, #20]	@ (800bf34 <prvInitialiseTaskLists+0x68>)
 800bf20:	601a      	str	r2, [r3, #0]
}
 800bf22:	bf00      	nop
 800bf24:	3708      	adds	r7, #8
 800bf26:	46bd      	mov	sp, r7
 800bf28:	bd80      	pop	{r7, pc}
 800bf2a:	bf00      	nop
 800bf2c:	240010c8 	.word	0x240010c8
 800bf30:	24001528 	.word	0x24001528
 800bf34:	2400153c 	.word	0x2400153c
 800bf38:	24001558 	.word	0x24001558
 800bf3c:	2400156c 	.word	0x2400156c
 800bf40:	24001584 	.word	0x24001584
 800bf44:	24001550 	.word	0x24001550
 800bf48:	24001554 	.word	0x24001554

0800bf4c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800bf4c:	b580      	push	{r7, lr}
 800bf4e:	b082      	sub	sp, #8
 800bf50:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800bf52:	e019      	b.n	800bf88 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800bf54:	f000 fde8 	bl	800cb28 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bf58:	4b10      	ldr	r3, [pc, #64]	@ (800bf9c <prvCheckTasksWaitingTermination+0x50>)
 800bf5a:	68db      	ldr	r3, [r3, #12]
 800bf5c:	68db      	ldr	r3, [r3, #12]
 800bf5e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bf60:	687b      	ldr	r3, [r7, #4]
 800bf62:	3304      	adds	r3, #4
 800bf64:	4618      	mov	r0, r3
 800bf66:	f7fe faf9 	bl	800a55c <uxListRemove>
				--uxCurrentNumberOfTasks;
 800bf6a:	4b0d      	ldr	r3, [pc, #52]	@ (800bfa0 <prvCheckTasksWaitingTermination+0x54>)
 800bf6c:	681b      	ldr	r3, [r3, #0]
 800bf6e:	3b01      	subs	r3, #1
 800bf70:	4a0b      	ldr	r2, [pc, #44]	@ (800bfa0 <prvCheckTasksWaitingTermination+0x54>)
 800bf72:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800bf74:	4b0b      	ldr	r3, [pc, #44]	@ (800bfa4 <prvCheckTasksWaitingTermination+0x58>)
 800bf76:	681b      	ldr	r3, [r3, #0]
 800bf78:	3b01      	subs	r3, #1
 800bf7a:	4a0a      	ldr	r2, [pc, #40]	@ (800bfa4 <prvCheckTasksWaitingTermination+0x58>)
 800bf7c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800bf7e:	f000 fe05 	bl	800cb8c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800bf82:	6878      	ldr	r0, [r7, #4]
 800bf84:	f000 f810 	bl	800bfa8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800bf88:	4b06      	ldr	r3, [pc, #24]	@ (800bfa4 <prvCheckTasksWaitingTermination+0x58>)
 800bf8a:	681b      	ldr	r3, [r3, #0]
 800bf8c:	2b00      	cmp	r3, #0
 800bf8e:	d1e1      	bne.n	800bf54 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800bf90:	bf00      	nop
 800bf92:	bf00      	nop
 800bf94:	3708      	adds	r7, #8
 800bf96:	46bd      	mov	sp, r7
 800bf98:	bd80      	pop	{r7, pc}
 800bf9a:	bf00      	nop
 800bf9c:	2400156c 	.word	0x2400156c
 800bfa0:	24001598 	.word	0x24001598
 800bfa4:	24001580 	.word	0x24001580

0800bfa8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800bfa8:	b580      	push	{r7, lr}
 800bfaa:	b084      	sub	sp, #16
 800bfac:	af00      	add	r7, sp, #0
 800bfae:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800bfb0:	687b      	ldr	r3, [r7, #4]
 800bfb2:	3354      	adds	r3, #84	@ 0x54
 800bfb4:	4618      	mov	r0, r3
 800bfb6:	f002 f847 	bl	800e048 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800bfba:	687b      	ldr	r3, [r7, #4]
 800bfbc:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800bfc0:	2b00      	cmp	r3, #0
 800bfc2:	d108      	bne.n	800bfd6 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800bfc4:	687b      	ldr	r3, [r7, #4]
 800bfc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bfc8:	4618      	mov	r0, r3
 800bfca:	f000 ff9d 	bl	800cf08 <vPortFree>
				vPortFree( pxTCB );
 800bfce:	6878      	ldr	r0, [r7, #4]
 800bfd0:	f000 ff9a 	bl	800cf08 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800bfd4:	e019      	b.n	800c00a <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800bfd6:	687b      	ldr	r3, [r7, #4]
 800bfd8:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800bfdc:	2b01      	cmp	r3, #1
 800bfde:	d103      	bne.n	800bfe8 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800bfe0:	6878      	ldr	r0, [r7, #4]
 800bfe2:	f000 ff91 	bl	800cf08 <vPortFree>
	}
 800bfe6:	e010      	b.n	800c00a <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800bfe8:	687b      	ldr	r3, [r7, #4]
 800bfea:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800bfee:	2b02      	cmp	r3, #2
 800bff0:	d00b      	beq.n	800c00a <prvDeleteTCB+0x62>
	__asm volatile
 800bff2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bff6:	f383 8811 	msr	BASEPRI, r3
 800bffa:	f3bf 8f6f 	isb	sy
 800bffe:	f3bf 8f4f 	dsb	sy
 800c002:	60fb      	str	r3, [r7, #12]
}
 800c004:	bf00      	nop
 800c006:	bf00      	nop
 800c008:	e7fd      	b.n	800c006 <prvDeleteTCB+0x5e>
	}
 800c00a:	bf00      	nop
 800c00c:	3710      	adds	r7, #16
 800c00e:	46bd      	mov	sp, r7
 800c010:	bd80      	pop	{r7, pc}
	...

0800c014 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800c014:	b480      	push	{r7}
 800c016:	b083      	sub	sp, #12
 800c018:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c01a:	4b0c      	ldr	r3, [pc, #48]	@ (800c04c <prvResetNextTaskUnblockTime+0x38>)
 800c01c:	681b      	ldr	r3, [r3, #0]
 800c01e:	681b      	ldr	r3, [r3, #0]
 800c020:	2b00      	cmp	r3, #0
 800c022:	d104      	bne.n	800c02e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800c024:	4b0a      	ldr	r3, [pc, #40]	@ (800c050 <prvResetNextTaskUnblockTime+0x3c>)
 800c026:	f04f 32ff 	mov.w	r2, #4294967295
 800c02a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800c02c:	e008      	b.n	800c040 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c02e:	4b07      	ldr	r3, [pc, #28]	@ (800c04c <prvResetNextTaskUnblockTime+0x38>)
 800c030:	681b      	ldr	r3, [r3, #0]
 800c032:	68db      	ldr	r3, [r3, #12]
 800c034:	68db      	ldr	r3, [r3, #12]
 800c036:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800c038:	687b      	ldr	r3, [r7, #4]
 800c03a:	685b      	ldr	r3, [r3, #4]
 800c03c:	4a04      	ldr	r2, [pc, #16]	@ (800c050 <prvResetNextTaskUnblockTime+0x3c>)
 800c03e:	6013      	str	r3, [r2, #0]
}
 800c040:	bf00      	nop
 800c042:	370c      	adds	r7, #12
 800c044:	46bd      	mov	sp, r7
 800c046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c04a:	4770      	bx	lr
 800c04c:	24001550 	.word	0x24001550
 800c050:	240015b8 	.word	0x240015b8

0800c054 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800c054:	b480      	push	{r7}
 800c056:	b083      	sub	sp, #12
 800c058:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800c05a:	4b0b      	ldr	r3, [pc, #44]	@ (800c088 <xTaskGetSchedulerState+0x34>)
 800c05c:	681b      	ldr	r3, [r3, #0]
 800c05e:	2b00      	cmp	r3, #0
 800c060:	d102      	bne.n	800c068 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800c062:	2301      	movs	r3, #1
 800c064:	607b      	str	r3, [r7, #4]
 800c066:	e008      	b.n	800c07a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c068:	4b08      	ldr	r3, [pc, #32]	@ (800c08c <xTaskGetSchedulerState+0x38>)
 800c06a:	681b      	ldr	r3, [r3, #0]
 800c06c:	2b00      	cmp	r3, #0
 800c06e:	d102      	bne.n	800c076 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800c070:	2302      	movs	r3, #2
 800c072:	607b      	str	r3, [r7, #4]
 800c074:	e001      	b.n	800c07a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800c076:	2300      	movs	r3, #0
 800c078:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800c07a:	687b      	ldr	r3, [r7, #4]
	}
 800c07c:	4618      	mov	r0, r3
 800c07e:	370c      	adds	r7, #12
 800c080:	46bd      	mov	sp, r7
 800c082:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c086:	4770      	bx	lr
 800c088:	240015a4 	.word	0x240015a4
 800c08c:	240015c0 	.word	0x240015c0

0800c090 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800c090:	b580      	push	{r7, lr}
 800c092:	b086      	sub	sp, #24
 800c094:	af00      	add	r7, sp, #0
 800c096:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800c098:	687b      	ldr	r3, [r7, #4]
 800c09a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800c09c:	2300      	movs	r3, #0
 800c09e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800c0a0:	687b      	ldr	r3, [r7, #4]
 800c0a2:	2b00      	cmp	r3, #0
 800c0a4:	d058      	beq.n	800c158 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800c0a6:	4b2f      	ldr	r3, [pc, #188]	@ (800c164 <xTaskPriorityDisinherit+0xd4>)
 800c0a8:	681b      	ldr	r3, [r3, #0]
 800c0aa:	693a      	ldr	r2, [r7, #16]
 800c0ac:	429a      	cmp	r2, r3
 800c0ae:	d00b      	beq.n	800c0c8 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800c0b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c0b4:	f383 8811 	msr	BASEPRI, r3
 800c0b8:	f3bf 8f6f 	isb	sy
 800c0bc:	f3bf 8f4f 	dsb	sy
 800c0c0:	60fb      	str	r3, [r7, #12]
}
 800c0c2:	bf00      	nop
 800c0c4:	bf00      	nop
 800c0c6:	e7fd      	b.n	800c0c4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800c0c8:	693b      	ldr	r3, [r7, #16]
 800c0ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c0cc:	2b00      	cmp	r3, #0
 800c0ce:	d10b      	bne.n	800c0e8 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800c0d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c0d4:	f383 8811 	msr	BASEPRI, r3
 800c0d8:	f3bf 8f6f 	isb	sy
 800c0dc:	f3bf 8f4f 	dsb	sy
 800c0e0:	60bb      	str	r3, [r7, #8]
}
 800c0e2:	bf00      	nop
 800c0e4:	bf00      	nop
 800c0e6:	e7fd      	b.n	800c0e4 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800c0e8:	693b      	ldr	r3, [r7, #16]
 800c0ea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c0ec:	1e5a      	subs	r2, r3, #1
 800c0ee:	693b      	ldr	r3, [r7, #16]
 800c0f0:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800c0f2:	693b      	ldr	r3, [r7, #16]
 800c0f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c0f6:	693b      	ldr	r3, [r7, #16]
 800c0f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c0fa:	429a      	cmp	r2, r3
 800c0fc:	d02c      	beq.n	800c158 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800c0fe:	693b      	ldr	r3, [r7, #16]
 800c100:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c102:	2b00      	cmp	r3, #0
 800c104:	d128      	bne.n	800c158 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c106:	693b      	ldr	r3, [r7, #16]
 800c108:	3304      	adds	r3, #4
 800c10a:	4618      	mov	r0, r3
 800c10c:	f7fe fa26 	bl	800a55c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800c110:	693b      	ldr	r3, [r7, #16]
 800c112:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c114:	693b      	ldr	r3, [r7, #16]
 800c116:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c118:	693b      	ldr	r3, [r7, #16]
 800c11a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c11c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800c120:	693b      	ldr	r3, [r7, #16]
 800c122:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800c124:	693b      	ldr	r3, [r7, #16]
 800c126:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c128:	4b0f      	ldr	r3, [pc, #60]	@ (800c168 <xTaskPriorityDisinherit+0xd8>)
 800c12a:	681b      	ldr	r3, [r3, #0]
 800c12c:	429a      	cmp	r2, r3
 800c12e:	d903      	bls.n	800c138 <xTaskPriorityDisinherit+0xa8>
 800c130:	693b      	ldr	r3, [r7, #16]
 800c132:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c134:	4a0c      	ldr	r2, [pc, #48]	@ (800c168 <xTaskPriorityDisinherit+0xd8>)
 800c136:	6013      	str	r3, [r2, #0]
 800c138:	693b      	ldr	r3, [r7, #16]
 800c13a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c13c:	4613      	mov	r3, r2
 800c13e:	009b      	lsls	r3, r3, #2
 800c140:	4413      	add	r3, r2
 800c142:	009b      	lsls	r3, r3, #2
 800c144:	4a09      	ldr	r2, [pc, #36]	@ (800c16c <xTaskPriorityDisinherit+0xdc>)
 800c146:	441a      	add	r2, r3
 800c148:	693b      	ldr	r3, [r7, #16]
 800c14a:	3304      	adds	r3, #4
 800c14c:	4619      	mov	r1, r3
 800c14e:	4610      	mov	r0, r2
 800c150:	f7fe f9a7 	bl	800a4a2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800c154:	2301      	movs	r3, #1
 800c156:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800c158:	697b      	ldr	r3, [r7, #20]
	}
 800c15a:	4618      	mov	r0, r3
 800c15c:	3718      	adds	r7, #24
 800c15e:	46bd      	mov	sp, r7
 800c160:	bd80      	pop	{r7, pc}
 800c162:	bf00      	nop
 800c164:	240010c4 	.word	0x240010c4
 800c168:	240015a0 	.word	0x240015a0
 800c16c:	240010c8 	.word	0x240010c8

0800c170 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800c170:	b580      	push	{r7, lr}
 800c172:	b084      	sub	sp, #16
 800c174:	af00      	add	r7, sp, #0
 800c176:	6078      	str	r0, [r7, #4]
 800c178:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800c17a:	4b21      	ldr	r3, [pc, #132]	@ (800c200 <prvAddCurrentTaskToDelayedList+0x90>)
 800c17c:	681b      	ldr	r3, [r3, #0]
 800c17e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c180:	4b20      	ldr	r3, [pc, #128]	@ (800c204 <prvAddCurrentTaskToDelayedList+0x94>)
 800c182:	681b      	ldr	r3, [r3, #0]
 800c184:	3304      	adds	r3, #4
 800c186:	4618      	mov	r0, r3
 800c188:	f7fe f9e8 	bl	800a55c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800c18c:	687b      	ldr	r3, [r7, #4]
 800c18e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c192:	d10a      	bne.n	800c1aa <prvAddCurrentTaskToDelayedList+0x3a>
 800c194:	683b      	ldr	r3, [r7, #0]
 800c196:	2b00      	cmp	r3, #0
 800c198:	d007      	beq.n	800c1aa <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c19a:	4b1a      	ldr	r3, [pc, #104]	@ (800c204 <prvAddCurrentTaskToDelayedList+0x94>)
 800c19c:	681b      	ldr	r3, [r3, #0]
 800c19e:	3304      	adds	r3, #4
 800c1a0:	4619      	mov	r1, r3
 800c1a2:	4819      	ldr	r0, [pc, #100]	@ (800c208 <prvAddCurrentTaskToDelayedList+0x98>)
 800c1a4:	f7fe f97d 	bl	800a4a2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800c1a8:	e026      	b.n	800c1f8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800c1aa:	68fa      	ldr	r2, [r7, #12]
 800c1ac:	687b      	ldr	r3, [r7, #4]
 800c1ae:	4413      	add	r3, r2
 800c1b0:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800c1b2:	4b14      	ldr	r3, [pc, #80]	@ (800c204 <prvAddCurrentTaskToDelayedList+0x94>)
 800c1b4:	681b      	ldr	r3, [r3, #0]
 800c1b6:	68ba      	ldr	r2, [r7, #8]
 800c1b8:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800c1ba:	68ba      	ldr	r2, [r7, #8]
 800c1bc:	68fb      	ldr	r3, [r7, #12]
 800c1be:	429a      	cmp	r2, r3
 800c1c0:	d209      	bcs.n	800c1d6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c1c2:	4b12      	ldr	r3, [pc, #72]	@ (800c20c <prvAddCurrentTaskToDelayedList+0x9c>)
 800c1c4:	681a      	ldr	r2, [r3, #0]
 800c1c6:	4b0f      	ldr	r3, [pc, #60]	@ (800c204 <prvAddCurrentTaskToDelayedList+0x94>)
 800c1c8:	681b      	ldr	r3, [r3, #0]
 800c1ca:	3304      	adds	r3, #4
 800c1cc:	4619      	mov	r1, r3
 800c1ce:	4610      	mov	r0, r2
 800c1d0:	f7fe f98b 	bl	800a4ea <vListInsert>
}
 800c1d4:	e010      	b.n	800c1f8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c1d6:	4b0e      	ldr	r3, [pc, #56]	@ (800c210 <prvAddCurrentTaskToDelayedList+0xa0>)
 800c1d8:	681a      	ldr	r2, [r3, #0]
 800c1da:	4b0a      	ldr	r3, [pc, #40]	@ (800c204 <prvAddCurrentTaskToDelayedList+0x94>)
 800c1dc:	681b      	ldr	r3, [r3, #0]
 800c1de:	3304      	adds	r3, #4
 800c1e0:	4619      	mov	r1, r3
 800c1e2:	4610      	mov	r0, r2
 800c1e4:	f7fe f981 	bl	800a4ea <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800c1e8:	4b0a      	ldr	r3, [pc, #40]	@ (800c214 <prvAddCurrentTaskToDelayedList+0xa4>)
 800c1ea:	681b      	ldr	r3, [r3, #0]
 800c1ec:	68ba      	ldr	r2, [r7, #8]
 800c1ee:	429a      	cmp	r2, r3
 800c1f0:	d202      	bcs.n	800c1f8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800c1f2:	4a08      	ldr	r2, [pc, #32]	@ (800c214 <prvAddCurrentTaskToDelayedList+0xa4>)
 800c1f4:	68bb      	ldr	r3, [r7, #8]
 800c1f6:	6013      	str	r3, [r2, #0]
}
 800c1f8:	bf00      	nop
 800c1fa:	3710      	adds	r7, #16
 800c1fc:	46bd      	mov	sp, r7
 800c1fe:	bd80      	pop	{r7, pc}
 800c200:	2400159c 	.word	0x2400159c
 800c204:	240010c4 	.word	0x240010c4
 800c208:	24001584 	.word	0x24001584
 800c20c:	24001554 	.word	0x24001554
 800c210:	24001550 	.word	0x24001550
 800c214:	240015b8 	.word	0x240015b8

0800c218 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800c218:	b580      	push	{r7, lr}
 800c21a:	b08a      	sub	sp, #40	@ 0x28
 800c21c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800c21e:	2300      	movs	r3, #0
 800c220:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800c222:	f000 fb13 	bl	800c84c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800c226:	4b1d      	ldr	r3, [pc, #116]	@ (800c29c <xTimerCreateTimerTask+0x84>)
 800c228:	681b      	ldr	r3, [r3, #0]
 800c22a:	2b00      	cmp	r3, #0
 800c22c:	d021      	beq.n	800c272 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800c22e:	2300      	movs	r3, #0
 800c230:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800c232:	2300      	movs	r3, #0
 800c234:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800c236:	1d3a      	adds	r2, r7, #4
 800c238:	f107 0108 	add.w	r1, r7, #8
 800c23c:	f107 030c 	add.w	r3, r7, #12
 800c240:	4618      	mov	r0, r3
 800c242:	f7fe f8e7 	bl	800a414 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800c246:	6879      	ldr	r1, [r7, #4]
 800c248:	68bb      	ldr	r3, [r7, #8]
 800c24a:	68fa      	ldr	r2, [r7, #12]
 800c24c:	9202      	str	r2, [sp, #8]
 800c24e:	9301      	str	r3, [sp, #4]
 800c250:	2302      	movs	r3, #2
 800c252:	9300      	str	r3, [sp, #0]
 800c254:	2300      	movs	r3, #0
 800c256:	460a      	mov	r2, r1
 800c258:	4911      	ldr	r1, [pc, #68]	@ (800c2a0 <xTimerCreateTimerTask+0x88>)
 800c25a:	4812      	ldr	r0, [pc, #72]	@ (800c2a4 <xTimerCreateTimerTask+0x8c>)
 800c25c:	f7fe ff9a 	bl	800b194 <xTaskCreateStatic>
 800c260:	4603      	mov	r3, r0
 800c262:	4a11      	ldr	r2, [pc, #68]	@ (800c2a8 <xTimerCreateTimerTask+0x90>)
 800c264:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800c266:	4b10      	ldr	r3, [pc, #64]	@ (800c2a8 <xTimerCreateTimerTask+0x90>)
 800c268:	681b      	ldr	r3, [r3, #0]
 800c26a:	2b00      	cmp	r3, #0
 800c26c:	d001      	beq.n	800c272 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800c26e:	2301      	movs	r3, #1
 800c270:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800c272:	697b      	ldr	r3, [r7, #20]
 800c274:	2b00      	cmp	r3, #0
 800c276:	d10b      	bne.n	800c290 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800c278:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c27c:	f383 8811 	msr	BASEPRI, r3
 800c280:	f3bf 8f6f 	isb	sy
 800c284:	f3bf 8f4f 	dsb	sy
 800c288:	613b      	str	r3, [r7, #16]
}
 800c28a:	bf00      	nop
 800c28c:	bf00      	nop
 800c28e:	e7fd      	b.n	800c28c <xTimerCreateTimerTask+0x74>
	return xReturn;
 800c290:	697b      	ldr	r3, [r7, #20]
}
 800c292:	4618      	mov	r0, r3
 800c294:	3718      	adds	r7, #24
 800c296:	46bd      	mov	sp, r7
 800c298:	bd80      	pop	{r7, pc}
 800c29a:	bf00      	nop
 800c29c:	240015f4 	.word	0x240015f4
 800c2a0:	08011854 	.word	0x08011854
 800c2a4:	0800c3e5 	.word	0x0800c3e5
 800c2a8:	240015f8 	.word	0x240015f8

0800c2ac <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800c2ac:	b580      	push	{r7, lr}
 800c2ae:	b08a      	sub	sp, #40	@ 0x28
 800c2b0:	af00      	add	r7, sp, #0
 800c2b2:	60f8      	str	r0, [r7, #12]
 800c2b4:	60b9      	str	r1, [r7, #8]
 800c2b6:	607a      	str	r2, [r7, #4]
 800c2b8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800c2ba:	2300      	movs	r3, #0
 800c2bc:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800c2be:	68fb      	ldr	r3, [r7, #12]
 800c2c0:	2b00      	cmp	r3, #0
 800c2c2:	d10b      	bne.n	800c2dc <xTimerGenericCommand+0x30>
	__asm volatile
 800c2c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c2c8:	f383 8811 	msr	BASEPRI, r3
 800c2cc:	f3bf 8f6f 	isb	sy
 800c2d0:	f3bf 8f4f 	dsb	sy
 800c2d4:	623b      	str	r3, [r7, #32]
}
 800c2d6:	bf00      	nop
 800c2d8:	bf00      	nop
 800c2da:	e7fd      	b.n	800c2d8 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800c2dc:	4b19      	ldr	r3, [pc, #100]	@ (800c344 <xTimerGenericCommand+0x98>)
 800c2de:	681b      	ldr	r3, [r3, #0]
 800c2e0:	2b00      	cmp	r3, #0
 800c2e2:	d02a      	beq.n	800c33a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800c2e4:	68bb      	ldr	r3, [r7, #8]
 800c2e6:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800c2e8:	687b      	ldr	r3, [r7, #4]
 800c2ea:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800c2ec:	68fb      	ldr	r3, [r7, #12]
 800c2ee:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800c2f0:	68bb      	ldr	r3, [r7, #8]
 800c2f2:	2b05      	cmp	r3, #5
 800c2f4:	dc18      	bgt.n	800c328 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800c2f6:	f7ff fead 	bl	800c054 <xTaskGetSchedulerState>
 800c2fa:	4603      	mov	r3, r0
 800c2fc:	2b02      	cmp	r3, #2
 800c2fe:	d109      	bne.n	800c314 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800c300:	4b10      	ldr	r3, [pc, #64]	@ (800c344 <xTimerGenericCommand+0x98>)
 800c302:	6818      	ldr	r0, [r3, #0]
 800c304:	f107 0110 	add.w	r1, r7, #16
 800c308:	2300      	movs	r3, #0
 800c30a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c30c:	f7fe fb04 	bl	800a918 <xQueueGenericSend>
 800c310:	6278      	str	r0, [r7, #36]	@ 0x24
 800c312:	e012      	b.n	800c33a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800c314:	4b0b      	ldr	r3, [pc, #44]	@ (800c344 <xTimerGenericCommand+0x98>)
 800c316:	6818      	ldr	r0, [r3, #0]
 800c318:	f107 0110 	add.w	r1, r7, #16
 800c31c:	2300      	movs	r3, #0
 800c31e:	2200      	movs	r2, #0
 800c320:	f7fe fafa 	bl	800a918 <xQueueGenericSend>
 800c324:	6278      	str	r0, [r7, #36]	@ 0x24
 800c326:	e008      	b.n	800c33a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800c328:	4b06      	ldr	r3, [pc, #24]	@ (800c344 <xTimerGenericCommand+0x98>)
 800c32a:	6818      	ldr	r0, [r3, #0]
 800c32c:	f107 0110 	add.w	r1, r7, #16
 800c330:	2300      	movs	r3, #0
 800c332:	683a      	ldr	r2, [r7, #0]
 800c334:	f7fe fbf2 	bl	800ab1c <xQueueGenericSendFromISR>
 800c338:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800c33a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800c33c:	4618      	mov	r0, r3
 800c33e:	3728      	adds	r7, #40	@ 0x28
 800c340:	46bd      	mov	sp, r7
 800c342:	bd80      	pop	{r7, pc}
 800c344:	240015f4 	.word	0x240015f4

0800c348 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800c348:	b580      	push	{r7, lr}
 800c34a:	b088      	sub	sp, #32
 800c34c:	af02      	add	r7, sp, #8
 800c34e:	6078      	str	r0, [r7, #4]
 800c350:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c352:	4b23      	ldr	r3, [pc, #140]	@ (800c3e0 <prvProcessExpiredTimer+0x98>)
 800c354:	681b      	ldr	r3, [r3, #0]
 800c356:	68db      	ldr	r3, [r3, #12]
 800c358:	68db      	ldr	r3, [r3, #12]
 800c35a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c35c:	697b      	ldr	r3, [r7, #20]
 800c35e:	3304      	adds	r3, #4
 800c360:	4618      	mov	r0, r3
 800c362:	f7fe f8fb 	bl	800a55c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c366:	697b      	ldr	r3, [r7, #20]
 800c368:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c36c:	f003 0304 	and.w	r3, r3, #4
 800c370:	2b00      	cmp	r3, #0
 800c372:	d023      	beq.n	800c3bc <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800c374:	697b      	ldr	r3, [r7, #20]
 800c376:	699a      	ldr	r2, [r3, #24]
 800c378:	687b      	ldr	r3, [r7, #4]
 800c37a:	18d1      	adds	r1, r2, r3
 800c37c:	687b      	ldr	r3, [r7, #4]
 800c37e:	683a      	ldr	r2, [r7, #0]
 800c380:	6978      	ldr	r0, [r7, #20]
 800c382:	f000 f8d5 	bl	800c530 <prvInsertTimerInActiveList>
 800c386:	4603      	mov	r3, r0
 800c388:	2b00      	cmp	r3, #0
 800c38a:	d020      	beq.n	800c3ce <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800c38c:	2300      	movs	r3, #0
 800c38e:	9300      	str	r3, [sp, #0]
 800c390:	2300      	movs	r3, #0
 800c392:	687a      	ldr	r2, [r7, #4]
 800c394:	2100      	movs	r1, #0
 800c396:	6978      	ldr	r0, [r7, #20]
 800c398:	f7ff ff88 	bl	800c2ac <xTimerGenericCommand>
 800c39c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800c39e:	693b      	ldr	r3, [r7, #16]
 800c3a0:	2b00      	cmp	r3, #0
 800c3a2:	d114      	bne.n	800c3ce <prvProcessExpiredTimer+0x86>
	__asm volatile
 800c3a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c3a8:	f383 8811 	msr	BASEPRI, r3
 800c3ac:	f3bf 8f6f 	isb	sy
 800c3b0:	f3bf 8f4f 	dsb	sy
 800c3b4:	60fb      	str	r3, [r7, #12]
}
 800c3b6:	bf00      	nop
 800c3b8:	bf00      	nop
 800c3ba:	e7fd      	b.n	800c3b8 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c3bc:	697b      	ldr	r3, [r7, #20]
 800c3be:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c3c2:	f023 0301 	bic.w	r3, r3, #1
 800c3c6:	b2da      	uxtb	r2, r3
 800c3c8:	697b      	ldr	r3, [r7, #20]
 800c3ca:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c3ce:	697b      	ldr	r3, [r7, #20]
 800c3d0:	6a1b      	ldr	r3, [r3, #32]
 800c3d2:	6978      	ldr	r0, [r7, #20]
 800c3d4:	4798      	blx	r3
}
 800c3d6:	bf00      	nop
 800c3d8:	3718      	adds	r7, #24
 800c3da:	46bd      	mov	sp, r7
 800c3dc:	bd80      	pop	{r7, pc}
 800c3de:	bf00      	nop
 800c3e0:	240015ec 	.word	0x240015ec

0800c3e4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800c3e4:	b580      	push	{r7, lr}
 800c3e6:	b084      	sub	sp, #16
 800c3e8:	af00      	add	r7, sp, #0
 800c3ea:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800c3ec:	f107 0308 	add.w	r3, r7, #8
 800c3f0:	4618      	mov	r0, r3
 800c3f2:	f000 f859 	bl	800c4a8 <prvGetNextExpireTime>
 800c3f6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800c3f8:	68bb      	ldr	r3, [r7, #8]
 800c3fa:	4619      	mov	r1, r3
 800c3fc:	68f8      	ldr	r0, [r7, #12]
 800c3fe:	f000 f805 	bl	800c40c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800c402:	f000 f8d7 	bl	800c5b4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800c406:	bf00      	nop
 800c408:	e7f0      	b.n	800c3ec <prvTimerTask+0x8>
	...

0800c40c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800c40c:	b580      	push	{r7, lr}
 800c40e:	b084      	sub	sp, #16
 800c410:	af00      	add	r7, sp, #0
 800c412:	6078      	str	r0, [r7, #4]
 800c414:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800c416:	f7ff fa29 	bl	800b86c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800c41a:	f107 0308 	add.w	r3, r7, #8
 800c41e:	4618      	mov	r0, r3
 800c420:	f000 f866 	bl	800c4f0 <prvSampleTimeNow>
 800c424:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800c426:	68bb      	ldr	r3, [r7, #8]
 800c428:	2b00      	cmp	r3, #0
 800c42a:	d130      	bne.n	800c48e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800c42c:	683b      	ldr	r3, [r7, #0]
 800c42e:	2b00      	cmp	r3, #0
 800c430:	d10a      	bne.n	800c448 <prvProcessTimerOrBlockTask+0x3c>
 800c432:	687a      	ldr	r2, [r7, #4]
 800c434:	68fb      	ldr	r3, [r7, #12]
 800c436:	429a      	cmp	r2, r3
 800c438:	d806      	bhi.n	800c448 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800c43a:	f7ff fa25 	bl	800b888 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800c43e:	68f9      	ldr	r1, [r7, #12]
 800c440:	6878      	ldr	r0, [r7, #4]
 800c442:	f7ff ff81 	bl	800c348 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800c446:	e024      	b.n	800c492 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800c448:	683b      	ldr	r3, [r7, #0]
 800c44a:	2b00      	cmp	r3, #0
 800c44c:	d008      	beq.n	800c460 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800c44e:	4b13      	ldr	r3, [pc, #76]	@ (800c49c <prvProcessTimerOrBlockTask+0x90>)
 800c450:	681b      	ldr	r3, [r3, #0]
 800c452:	681b      	ldr	r3, [r3, #0]
 800c454:	2b00      	cmp	r3, #0
 800c456:	d101      	bne.n	800c45c <prvProcessTimerOrBlockTask+0x50>
 800c458:	2301      	movs	r3, #1
 800c45a:	e000      	b.n	800c45e <prvProcessTimerOrBlockTask+0x52>
 800c45c:	2300      	movs	r3, #0
 800c45e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800c460:	4b0f      	ldr	r3, [pc, #60]	@ (800c4a0 <prvProcessTimerOrBlockTask+0x94>)
 800c462:	6818      	ldr	r0, [r3, #0]
 800c464:	687a      	ldr	r2, [r7, #4]
 800c466:	68fb      	ldr	r3, [r7, #12]
 800c468:	1ad3      	subs	r3, r2, r3
 800c46a:	683a      	ldr	r2, [r7, #0]
 800c46c:	4619      	mov	r1, r3
 800c46e:	f7fe fe5d 	bl	800b12c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800c472:	f7ff fa09 	bl	800b888 <xTaskResumeAll>
 800c476:	4603      	mov	r3, r0
 800c478:	2b00      	cmp	r3, #0
 800c47a:	d10a      	bne.n	800c492 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800c47c:	4b09      	ldr	r3, [pc, #36]	@ (800c4a4 <prvProcessTimerOrBlockTask+0x98>)
 800c47e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c482:	601a      	str	r2, [r3, #0]
 800c484:	f3bf 8f4f 	dsb	sy
 800c488:	f3bf 8f6f 	isb	sy
}
 800c48c:	e001      	b.n	800c492 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800c48e:	f7ff f9fb 	bl	800b888 <xTaskResumeAll>
}
 800c492:	bf00      	nop
 800c494:	3710      	adds	r7, #16
 800c496:	46bd      	mov	sp, r7
 800c498:	bd80      	pop	{r7, pc}
 800c49a:	bf00      	nop
 800c49c:	240015f0 	.word	0x240015f0
 800c4a0:	240015f4 	.word	0x240015f4
 800c4a4:	e000ed04 	.word	0xe000ed04

0800c4a8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800c4a8:	b480      	push	{r7}
 800c4aa:	b085      	sub	sp, #20
 800c4ac:	af00      	add	r7, sp, #0
 800c4ae:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800c4b0:	4b0e      	ldr	r3, [pc, #56]	@ (800c4ec <prvGetNextExpireTime+0x44>)
 800c4b2:	681b      	ldr	r3, [r3, #0]
 800c4b4:	681b      	ldr	r3, [r3, #0]
 800c4b6:	2b00      	cmp	r3, #0
 800c4b8:	d101      	bne.n	800c4be <prvGetNextExpireTime+0x16>
 800c4ba:	2201      	movs	r2, #1
 800c4bc:	e000      	b.n	800c4c0 <prvGetNextExpireTime+0x18>
 800c4be:	2200      	movs	r2, #0
 800c4c0:	687b      	ldr	r3, [r7, #4]
 800c4c2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800c4c4:	687b      	ldr	r3, [r7, #4]
 800c4c6:	681b      	ldr	r3, [r3, #0]
 800c4c8:	2b00      	cmp	r3, #0
 800c4ca:	d105      	bne.n	800c4d8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800c4cc:	4b07      	ldr	r3, [pc, #28]	@ (800c4ec <prvGetNextExpireTime+0x44>)
 800c4ce:	681b      	ldr	r3, [r3, #0]
 800c4d0:	68db      	ldr	r3, [r3, #12]
 800c4d2:	681b      	ldr	r3, [r3, #0]
 800c4d4:	60fb      	str	r3, [r7, #12]
 800c4d6:	e001      	b.n	800c4dc <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800c4d8:	2300      	movs	r3, #0
 800c4da:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800c4dc:	68fb      	ldr	r3, [r7, #12]
}
 800c4de:	4618      	mov	r0, r3
 800c4e0:	3714      	adds	r7, #20
 800c4e2:	46bd      	mov	sp, r7
 800c4e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4e8:	4770      	bx	lr
 800c4ea:	bf00      	nop
 800c4ec:	240015ec 	.word	0x240015ec

0800c4f0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800c4f0:	b580      	push	{r7, lr}
 800c4f2:	b084      	sub	sp, #16
 800c4f4:	af00      	add	r7, sp, #0
 800c4f6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800c4f8:	f7ff fa64 	bl	800b9c4 <xTaskGetTickCount>
 800c4fc:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800c4fe:	4b0b      	ldr	r3, [pc, #44]	@ (800c52c <prvSampleTimeNow+0x3c>)
 800c500:	681b      	ldr	r3, [r3, #0]
 800c502:	68fa      	ldr	r2, [r7, #12]
 800c504:	429a      	cmp	r2, r3
 800c506:	d205      	bcs.n	800c514 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800c508:	f000 f93a 	bl	800c780 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800c50c:	687b      	ldr	r3, [r7, #4]
 800c50e:	2201      	movs	r2, #1
 800c510:	601a      	str	r2, [r3, #0]
 800c512:	e002      	b.n	800c51a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800c514:	687b      	ldr	r3, [r7, #4]
 800c516:	2200      	movs	r2, #0
 800c518:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800c51a:	4a04      	ldr	r2, [pc, #16]	@ (800c52c <prvSampleTimeNow+0x3c>)
 800c51c:	68fb      	ldr	r3, [r7, #12]
 800c51e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800c520:	68fb      	ldr	r3, [r7, #12]
}
 800c522:	4618      	mov	r0, r3
 800c524:	3710      	adds	r7, #16
 800c526:	46bd      	mov	sp, r7
 800c528:	bd80      	pop	{r7, pc}
 800c52a:	bf00      	nop
 800c52c:	240015fc 	.word	0x240015fc

0800c530 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800c530:	b580      	push	{r7, lr}
 800c532:	b086      	sub	sp, #24
 800c534:	af00      	add	r7, sp, #0
 800c536:	60f8      	str	r0, [r7, #12]
 800c538:	60b9      	str	r1, [r7, #8]
 800c53a:	607a      	str	r2, [r7, #4]
 800c53c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800c53e:	2300      	movs	r3, #0
 800c540:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800c542:	68fb      	ldr	r3, [r7, #12]
 800c544:	68ba      	ldr	r2, [r7, #8]
 800c546:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800c548:	68fb      	ldr	r3, [r7, #12]
 800c54a:	68fa      	ldr	r2, [r7, #12]
 800c54c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800c54e:	68ba      	ldr	r2, [r7, #8]
 800c550:	687b      	ldr	r3, [r7, #4]
 800c552:	429a      	cmp	r2, r3
 800c554:	d812      	bhi.n	800c57c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c556:	687a      	ldr	r2, [r7, #4]
 800c558:	683b      	ldr	r3, [r7, #0]
 800c55a:	1ad2      	subs	r2, r2, r3
 800c55c:	68fb      	ldr	r3, [r7, #12]
 800c55e:	699b      	ldr	r3, [r3, #24]
 800c560:	429a      	cmp	r2, r3
 800c562:	d302      	bcc.n	800c56a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800c564:	2301      	movs	r3, #1
 800c566:	617b      	str	r3, [r7, #20]
 800c568:	e01b      	b.n	800c5a2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800c56a:	4b10      	ldr	r3, [pc, #64]	@ (800c5ac <prvInsertTimerInActiveList+0x7c>)
 800c56c:	681a      	ldr	r2, [r3, #0]
 800c56e:	68fb      	ldr	r3, [r7, #12]
 800c570:	3304      	adds	r3, #4
 800c572:	4619      	mov	r1, r3
 800c574:	4610      	mov	r0, r2
 800c576:	f7fd ffb8 	bl	800a4ea <vListInsert>
 800c57a:	e012      	b.n	800c5a2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800c57c:	687a      	ldr	r2, [r7, #4]
 800c57e:	683b      	ldr	r3, [r7, #0]
 800c580:	429a      	cmp	r2, r3
 800c582:	d206      	bcs.n	800c592 <prvInsertTimerInActiveList+0x62>
 800c584:	68ba      	ldr	r2, [r7, #8]
 800c586:	683b      	ldr	r3, [r7, #0]
 800c588:	429a      	cmp	r2, r3
 800c58a:	d302      	bcc.n	800c592 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800c58c:	2301      	movs	r3, #1
 800c58e:	617b      	str	r3, [r7, #20]
 800c590:	e007      	b.n	800c5a2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800c592:	4b07      	ldr	r3, [pc, #28]	@ (800c5b0 <prvInsertTimerInActiveList+0x80>)
 800c594:	681a      	ldr	r2, [r3, #0]
 800c596:	68fb      	ldr	r3, [r7, #12]
 800c598:	3304      	adds	r3, #4
 800c59a:	4619      	mov	r1, r3
 800c59c:	4610      	mov	r0, r2
 800c59e:	f7fd ffa4 	bl	800a4ea <vListInsert>
		}
	}

	return xProcessTimerNow;
 800c5a2:	697b      	ldr	r3, [r7, #20]
}
 800c5a4:	4618      	mov	r0, r3
 800c5a6:	3718      	adds	r7, #24
 800c5a8:	46bd      	mov	sp, r7
 800c5aa:	bd80      	pop	{r7, pc}
 800c5ac:	240015f0 	.word	0x240015f0
 800c5b0:	240015ec 	.word	0x240015ec

0800c5b4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800c5b4:	b580      	push	{r7, lr}
 800c5b6:	b08e      	sub	sp, #56	@ 0x38
 800c5b8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800c5ba:	e0ce      	b.n	800c75a <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800c5bc:	687b      	ldr	r3, [r7, #4]
 800c5be:	2b00      	cmp	r3, #0
 800c5c0:	da19      	bge.n	800c5f6 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800c5c2:	1d3b      	adds	r3, r7, #4
 800c5c4:	3304      	adds	r3, #4
 800c5c6:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800c5c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c5ca:	2b00      	cmp	r3, #0
 800c5cc:	d10b      	bne.n	800c5e6 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800c5ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c5d2:	f383 8811 	msr	BASEPRI, r3
 800c5d6:	f3bf 8f6f 	isb	sy
 800c5da:	f3bf 8f4f 	dsb	sy
 800c5de:	61fb      	str	r3, [r7, #28]
}
 800c5e0:	bf00      	nop
 800c5e2:	bf00      	nop
 800c5e4:	e7fd      	b.n	800c5e2 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800c5e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c5e8:	681b      	ldr	r3, [r3, #0]
 800c5ea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c5ec:	6850      	ldr	r0, [r2, #4]
 800c5ee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c5f0:	6892      	ldr	r2, [r2, #8]
 800c5f2:	4611      	mov	r1, r2
 800c5f4:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800c5f6:	687b      	ldr	r3, [r7, #4]
 800c5f8:	2b00      	cmp	r3, #0
 800c5fa:	f2c0 80ae 	blt.w	800c75a <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800c5fe:	68fb      	ldr	r3, [r7, #12]
 800c600:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800c602:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c604:	695b      	ldr	r3, [r3, #20]
 800c606:	2b00      	cmp	r3, #0
 800c608:	d004      	beq.n	800c614 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c60a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c60c:	3304      	adds	r3, #4
 800c60e:	4618      	mov	r0, r3
 800c610:	f7fd ffa4 	bl	800a55c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800c614:	463b      	mov	r3, r7
 800c616:	4618      	mov	r0, r3
 800c618:	f7ff ff6a 	bl	800c4f0 <prvSampleTimeNow>
 800c61c:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800c61e:	687b      	ldr	r3, [r7, #4]
 800c620:	2b09      	cmp	r3, #9
 800c622:	f200 8097 	bhi.w	800c754 <prvProcessReceivedCommands+0x1a0>
 800c626:	a201      	add	r2, pc, #4	@ (adr r2, 800c62c <prvProcessReceivedCommands+0x78>)
 800c628:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c62c:	0800c655 	.word	0x0800c655
 800c630:	0800c655 	.word	0x0800c655
 800c634:	0800c655 	.word	0x0800c655
 800c638:	0800c6cb 	.word	0x0800c6cb
 800c63c:	0800c6df 	.word	0x0800c6df
 800c640:	0800c72b 	.word	0x0800c72b
 800c644:	0800c655 	.word	0x0800c655
 800c648:	0800c655 	.word	0x0800c655
 800c64c:	0800c6cb 	.word	0x0800c6cb
 800c650:	0800c6df 	.word	0x0800c6df
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800c654:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c656:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c65a:	f043 0301 	orr.w	r3, r3, #1
 800c65e:	b2da      	uxtb	r2, r3
 800c660:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c662:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800c666:	68ba      	ldr	r2, [r7, #8]
 800c668:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c66a:	699b      	ldr	r3, [r3, #24]
 800c66c:	18d1      	adds	r1, r2, r3
 800c66e:	68bb      	ldr	r3, [r7, #8]
 800c670:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c672:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c674:	f7ff ff5c 	bl	800c530 <prvInsertTimerInActiveList>
 800c678:	4603      	mov	r3, r0
 800c67a:	2b00      	cmp	r3, #0
 800c67c:	d06c      	beq.n	800c758 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c67e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c680:	6a1b      	ldr	r3, [r3, #32]
 800c682:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c684:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c686:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c688:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c68c:	f003 0304 	and.w	r3, r3, #4
 800c690:	2b00      	cmp	r3, #0
 800c692:	d061      	beq.n	800c758 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800c694:	68ba      	ldr	r2, [r7, #8]
 800c696:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c698:	699b      	ldr	r3, [r3, #24]
 800c69a:	441a      	add	r2, r3
 800c69c:	2300      	movs	r3, #0
 800c69e:	9300      	str	r3, [sp, #0]
 800c6a0:	2300      	movs	r3, #0
 800c6a2:	2100      	movs	r1, #0
 800c6a4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c6a6:	f7ff fe01 	bl	800c2ac <xTimerGenericCommand>
 800c6aa:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800c6ac:	6a3b      	ldr	r3, [r7, #32]
 800c6ae:	2b00      	cmp	r3, #0
 800c6b0:	d152      	bne.n	800c758 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800c6b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c6b6:	f383 8811 	msr	BASEPRI, r3
 800c6ba:	f3bf 8f6f 	isb	sy
 800c6be:	f3bf 8f4f 	dsb	sy
 800c6c2:	61bb      	str	r3, [r7, #24]
}
 800c6c4:	bf00      	nop
 800c6c6:	bf00      	nop
 800c6c8:	e7fd      	b.n	800c6c6 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c6ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c6cc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c6d0:	f023 0301 	bic.w	r3, r3, #1
 800c6d4:	b2da      	uxtb	r2, r3
 800c6d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c6d8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800c6dc:	e03d      	b.n	800c75a <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800c6de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c6e0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c6e4:	f043 0301 	orr.w	r3, r3, #1
 800c6e8:	b2da      	uxtb	r2, r3
 800c6ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c6ec:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800c6f0:	68ba      	ldr	r2, [r7, #8]
 800c6f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c6f4:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800c6f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c6f8:	699b      	ldr	r3, [r3, #24]
 800c6fa:	2b00      	cmp	r3, #0
 800c6fc:	d10b      	bne.n	800c716 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800c6fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c702:	f383 8811 	msr	BASEPRI, r3
 800c706:	f3bf 8f6f 	isb	sy
 800c70a:	f3bf 8f4f 	dsb	sy
 800c70e:	617b      	str	r3, [r7, #20]
}
 800c710:	bf00      	nop
 800c712:	bf00      	nop
 800c714:	e7fd      	b.n	800c712 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800c716:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c718:	699a      	ldr	r2, [r3, #24]
 800c71a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c71c:	18d1      	adds	r1, r2, r3
 800c71e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c720:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c722:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c724:	f7ff ff04 	bl	800c530 <prvInsertTimerInActiveList>
					break;
 800c728:	e017      	b.n	800c75a <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800c72a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c72c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c730:	f003 0302 	and.w	r3, r3, #2
 800c734:	2b00      	cmp	r3, #0
 800c736:	d103      	bne.n	800c740 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800c738:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c73a:	f000 fbe5 	bl	800cf08 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800c73e:	e00c      	b.n	800c75a <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c740:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c742:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c746:	f023 0301 	bic.w	r3, r3, #1
 800c74a:	b2da      	uxtb	r2, r3
 800c74c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c74e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800c752:	e002      	b.n	800c75a <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800c754:	bf00      	nop
 800c756:	e000      	b.n	800c75a <prvProcessReceivedCommands+0x1a6>
					break;
 800c758:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800c75a:	4b08      	ldr	r3, [pc, #32]	@ (800c77c <prvProcessReceivedCommands+0x1c8>)
 800c75c:	681b      	ldr	r3, [r3, #0]
 800c75e:	1d39      	adds	r1, r7, #4
 800c760:	2200      	movs	r2, #0
 800c762:	4618      	mov	r0, r3
 800c764:	f7fe fa78 	bl	800ac58 <xQueueReceive>
 800c768:	4603      	mov	r3, r0
 800c76a:	2b00      	cmp	r3, #0
 800c76c:	f47f af26 	bne.w	800c5bc <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800c770:	bf00      	nop
 800c772:	bf00      	nop
 800c774:	3730      	adds	r7, #48	@ 0x30
 800c776:	46bd      	mov	sp, r7
 800c778:	bd80      	pop	{r7, pc}
 800c77a:	bf00      	nop
 800c77c:	240015f4 	.word	0x240015f4

0800c780 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800c780:	b580      	push	{r7, lr}
 800c782:	b088      	sub	sp, #32
 800c784:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800c786:	e049      	b.n	800c81c <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800c788:	4b2e      	ldr	r3, [pc, #184]	@ (800c844 <prvSwitchTimerLists+0xc4>)
 800c78a:	681b      	ldr	r3, [r3, #0]
 800c78c:	68db      	ldr	r3, [r3, #12]
 800c78e:	681b      	ldr	r3, [r3, #0]
 800c790:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c792:	4b2c      	ldr	r3, [pc, #176]	@ (800c844 <prvSwitchTimerLists+0xc4>)
 800c794:	681b      	ldr	r3, [r3, #0]
 800c796:	68db      	ldr	r3, [r3, #12]
 800c798:	68db      	ldr	r3, [r3, #12]
 800c79a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c79c:	68fb      	ldr	r3, [r7, #12]
 800c79e:	3304      	adds	r3, #4
 800c7a0:	4618      	mov	r0, r3
 800c7a2:	f7fd fedb 	bl	800a55c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c7a6:	68fb      	ldr	r3, [r7, #12]
 800c7a8:	6a1b      	ldr	r3, [r3, #32]
 800c7aa:	68f8      	ldr	r0, [r7, #12]
 800c7ac:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c7ae:	68fb      	ldr	r3, [r7, #12]
 800c7b0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c7b4:	f003 0304 	and.w	r3, r3, #4
 800c7b8:	2b00      	cmp	r3, #0
 800c7ba:	d02f      	beq.n	800c81c <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800c7bc:	68fb      	ldr	r3, [r7, #12]
 800c7be:	699b      	ldr	r3, [r3, #24]
 800c7c0:	693a      	ldr	r2, [r7, #16]
 800c7c2:	4413      	add	r3, r2
 800c7c4:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800c7c6:	68ba      	ldr	r2, [r7, #8]
 800c7c8:	693b      	ldr	r3, [r7, #16]
 800c7ca:	429a      	cmp	r2, r3
 800c7cc:	d90e      	bls.n	800c7ec <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800c7ce:	68fb      	ldr	r3, [r7, #12]
 800c7d0:	68ba      	ldr	r2, [r7, #8]
 800c7d2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800c7d4:	68fb      	ldr	r3, [r7, #12]
 800c7d6:	68fa      	ldr	r2, [r7, #12]
 800c7d8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800c7da:	4b1a      	ldr	r3, [pc, #104]	@ (800c844 <prvSwitchTimerLists+0xc4>)
 800c7dc:	681a      	ldr	r2, [r3, #0]
 800c7de:	68fb      	ldr	r3, [r7, #12]
 800c7e0:	3304      	adds	r3, #4
 800c7e2:	4619      	mov	r1, r3
 800c7e4:	4610      	mov	r0, r2
 800c7e6:	f7fd fe80 	bl	800a4ea <vListInsert>
 800c7ea:	e017      	b.n	800c81c <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800c7ec:	2300      	movs	r3, #0
 800c7ee:	9300      	str	r3, [sp, #0]
 800c7f0:	2300      	movs	r3, #0
 800c7f2:	693a      	ldr	r2, [r7, #16]
 800c7f4:	2100      	movs	r1, #0
 800c7f6:	68f8      	ldr	r0, [r7, #12]
 800c7f8:	f7ff fd58 	bl	800c2ac <xTimerGenericCommand>
 800c7fc:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800c7fe:	687b      	ldr	r3, [r7, #4]
 800c800:	2b00      	cmp	r3, #0
 800c802:	d10b      	bne.n	800c81c <prvSwitchTimerLists+0x9c>
	__asm volatile
 800c804:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c808:	f383 8811 	msr	BASEPRI, r3
 800c80c:	f3bf 8f6f 	isb	sy
 800c810:	f3bf 8f4f 	dsb	sy
 800c814:	603b      	str	r3, [r7, #0]
}
 800c816:	bf00      	nop
 800c818:	bf00      	nop
 800c81a:	e7fd      	b.n	800c818 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800c81c:	4b09      	ldr	r3, [pc, #36]	@ (800c844 <prvSwitchTimerLists+0xc4>)
 800c81e:	681b      	ldr	r3, [r3, #0]
 800c820:	681b      	ldr	r3, [r3, #0]
 800c822:	2b00      	cmp	r3, #0
 800c824:	d1b0      	bne.n	800c788 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800c826:	4b07      	ldr	r3, [pc, #28]	@ (800c844 <prvSwitchTimerLists+0xc4>)
 800c828:	681b      	ldr	r3, [r3, #0]
 800c82a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800c82c:	4b06      	ldr	r3, [pc, #24]	@ (800c848 <prvSwitchTimerLists+0xc8>)
 800c82e:	681b      	ldr	r3, [r3, #0]
 800c830:	4a04      	ldr	r2, [pc, #16]	@ (800c844 <prvSwitchTimerLists+0xc4>)
 800c832:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800c834:	4a04      	ldr	r2, [pc, #16]	@ (800c848 <prvSwitchTimerLists+0xc8>)
 800c836:	697b      	ldr	r3, [r7, #20]
 800c838:	6013      	str	r3, [r2, #0]
}
 800c83a:	bf00      	nop
 800c83c:	3718      	adds	r7, #24
 800c83e:	46bd      	mov	sp, r7
 800c840:	bd80      	pop	{r7, pc}
 800c842:	bf00      	nop
 800c844:	240015ec 	.word	0x240015ec
 800c848:	240015f0 	.word	0x240015f0

0800c84c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800c84c:	b580      	push	{r7, lr}
 800c84e:	b082      	sub	sp, #8
 800c850:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800c852:	f000 f969 	bl	800cb28 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800c856:	4b15      	ldr	r3, [pc, #84]	@ (800c8ac <prvCheckForValidListAndQueue+0x60>)
 800c858:	681b      	ldr	r3, [r3, #0]
 800c85a:	2b00      	cmp	r3, #0
 800c85c:	d120      	bne.n	800c8a0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800c85e:	4814      	ldr	r0, [pc, #80]	@ (800c8b0 <prvCheckForValidListAndQueue+0x64>)
 800c860:	f7fd fdf2 	bl	800a448 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800c864:	4813      	ldr	r0, [pc, #76]	@ (800c8b4 <prvCheckForValidListAndQueue+0x68>)
 800c866:	f7fd fdef 	bl	800a448 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800c86a:	4b13      	ldr	r3, [pc, #76]	@ (800c8b8 <prvCheckForValidListAndQueue+0x6c>)
 800c86c:	4a10      	ldr	r2, [pc, #64]	@ (800c8b0 <prvCheckForValidListAndQueue+0x64>)
 800c86e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800c870:	4b12      	ldr	r3, [pc, #72]	@ (800c8bc <prvCheckForValidListAndQueue+0x70>)
 800c872:	4a10      	ldr	r2, [pc, #64]	@ (800c8b4 <prvCheckForValidListAndQueue+0x68>)
 800c874:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800c876:	2300      	movs	r3, #0
 800c878:	9300      	str	r3, [sp, #0]
 800c87a:	4b11      	ldr	r3, [pc, #68]	@ (800c8c0 <prvCheckForValidListAndQueue+0x74>)
 800c87c:	4a11      	ldr	r2, [pc, #68]	@ (800c8c4 <prvCheckForValidListAndQueue+0x78>)
 800c87e:	2110      	movs	r1, #16
 800c880:	200a      	movs	r0, #10
 800c882:	f7fd feff 	bl	800a684 <xQueueGenericCreateStatic>
 800c886:	4603      	mov	r3, r0
 800c888:	4a08      	ldr	r2, [pc, #32]	@ (800c8ac <prvCheckForValidListAndQueue+0x60>)
 800c88a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800c88c:	4b07      	ldr	r3, [pc, #28]	@ (800c8ac <prvCheckForValidListAndQueue+0x60>)
 800c88e:	681b      	ldr	r3, [r3, #0]
 800c890:	2b00      	cmp	r3, #0
 800c892:	d005      	beq.n	800c8a0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800c894:	4b05      	ldr	r3, [pc, #20]	@ (800c8ac <prvCheckForValidListAndQueue+0x60>)
 800c896:	681b      	ldr	r3, [r3, #0]
 800c898:	490b      	ldr	r1, [pc, #44]	@ (800c8c8 <prvCheckForValidListAndQueue+0x7c>)
 800c89a:	4618      	mov	r0, r3
 800c89c:	f7fe fbf2 	bl	800b084 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c8a0:	f000 f974 	bl	800cb8c <vPortExitCritical>
}
 800c8a4:	bf00      	nop
 800c8a6:	46bd      	mov	sp, r7
 800c8a8:	bd80      	pop	{r7, pc}
 800c8aa:	bf00      	nop
 800c8ac:	240015f4 	.word	0x240015f4
 800c8b0:	240015c4 	.word	0x240015c4
 800c8b4:	240015d8 	.word	0x240015d8
 800c8b8:	240015ec 	.word	0x240015ec
 800c8bc:	240015f0 	.word	0x240015f0
 800c8c0:	240016a0 	.word	0x240016a0
 800c8c4:	24001600 	.word	0x24001600
 800c8c8:	0801185c 	.word	0x0801185c

0800c8cc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800c8cc:	b480      	push	{r7}
 800c8ce:	b085      	sub	sp, #20
 800c8d0:	af00      	add	r7, sp, #0
 800c8d2:	60f8      	str	r0, [r7, #12]
 800c8d4:	60b9      	str	r1, [r7, #8]
 800c8d6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800c8d8:	68fb      	ldr	r3, [r7, #12]
 800c8da:	3b04      	subs	r3, #4
 800c8dc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800c8de:	68fb      	ldr	r3, [r7, #12]
 800c8e0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800c8e4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c8e6:	68fb      	ldr	r3, [r7, #12]
 800c8e8:	3b04      	subs	r3, #4
 800c8ea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800c8ec:	68bb      	ldr	r3, [r7, #8]
 800c8ee:	f023 0201 	bic.w	r2, r3, #1
 800c8f2:	68fb      	ldr	r3, [r7, #12]
 800c8f4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c8f6:	68fb      	ldr	r3, [r7, #12]
 800c8f8:	3b04      	subs	r3, #4
 800c8fa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800c8fc:	4a0c      	ldr	r2, [pc, #48]	@ (800c930 <pxPortInitialiseStack+0x64>)
 800c8fe:	68fb      	ldr	r3, [r7, #12]
 800c900:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800c902:	68fb      	ldr	r3, [r7, #12]
 800c904:	3b14      	subs	r3, #20
 800c906:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800c908:	687a      	ldr	r2, [r7, #4]
 800c90a:	68fb      	ldr	r3, [r7, #12]
 800c90c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800c90e:	68fb      	ldr	r3, [r7, #12]
 800c910:	3b04      	subs	r3, #4
 800c912:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800c914:	68fb      	ldr	r3, [r7, #12]
 800c916:	f06f 0202 	mvn.w	r2, #2
 800c91a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800c91c:	68fb      	ldr	r3, [r7, #12]
 800c91e:	3b20      	subs	r3, #32
 800c920:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800c922:	68fb      	ldr	r3, [r7, #12]
}
 800c924:	4618      	mov	r0, r3
 800c926:	3714      	adds	r7, #20
 800c928:	46bd      	mov	sp, r7
 800c92a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c92e:	4770      	bx	lr
 800c930:	0800c935 	.word	0x0800c935

0800c934 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800c934:	b480      	push	{r7}
 800c936:	b085      	sub	sp, #20
 800c938:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800c93a:	2300      	movs	r3, #0
 800c93c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800c93e:	4b13      	ldr	r3, [pc, #76]	@ (800c98c <prvTaskExitError+0x58>)
 800c940:	681b      	ldr	r3, [r3, #0]
 800c942:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c946:	d00b      	beq.n	800c960 <prvTaskExitError+0x2c>
	__asm volatile
 800c948:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c94c:	f383 8811 	msr	BASEPRI, r3
 800c950:	f3bf 8f6f 	isb	sy
 800c954:	f3bf 8f4f 	dsb	sy
 800c958:	60fb      	str	r3, [r7, #12]
}
 800c95a:	bf00      	nop
 800c95c:	bf00      	nop
 800c95e:	e7fd      	b.n	800c95c <prvTaskExitError+0x28>
	__asm volatile
 800c960:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c964:	f383 8811 	msr	BASEPRI, r3
 800c968:	f3bf 8f6f 	isb	sy
 800c96c:	f3bf 8f4f 	dsb	sy
 800c970:	60bb      	str	r3, [r7, #8]
}
 800c972:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800c974:	bf00      	nop
 800c976:	687b      	ldr	r3, [r7, #4]
 800c978:	2b00      	cmp	r3, #0
 800c97a:	d0fc      	beq.n	800c976 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800c97c:	bf00      	nop
 800c97e:	bf00      	nop
 800c980:	3714      	adds	r7, #20
 800c982:	46bd      	mov	sp, r7
 800c984:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c988:	4770      	bx	lr
 800c98a:	bf00      	nop
 800c98c:	24000344 	.word	0x24000344

0800c990 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800c990:	4b07      	ldr	r3, [pc, #28]	@ (800c9b0 <pxCurrentTCBConst2>)
 800c992:	6819      	ldr	r1, [r3, #0]
 800c994:	6808      	ldr	r0, [r1, #0]
 800c996:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c99a:	f380 8809 	msr	PSP, r0
 800c99e:	f3bf 8f6f 	isb	sy
 800c9a2:	f04f 0000 	mov.w	r0, #0
 800c9a6:	f380 8811 	msr	BASEPRI, r0
 800c9aa:	4770      	bx	lr
 800c9ac:	f3af 8000 	nop.w

0800c9b0 <pxCurrentTCBConst2>:
 800c9b0:	240010c4 	.word	0x240010c4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800c9b4:	bf00      	nop
 800c9b6:	bf00      	nop

0800c9b8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800c9b8:	4808      	ldr	r0, [pc, #32]	@ (800c9dc <prvPortStartFirstTask+0x24>)
 800c9ba:	6800      	ldr	r0, [r0, #0]
 800c9bc:	6800      	ldr	r0, [r0, #0]
 800c9be:	f380 8808 	msr	MSP, r0
 800c9c2:	f04f 0000 	mov.w	r0, #0
 800c9c6:	f380 8814 	msr	CONTROL, r0
 800c9ca:	b662      	cpsie	i
 800c9cc:	b661      	cpsie	f
 800c9ce:	f3bf 8f4f 	dsb	sy
 800c9d2:	f3bf 8f6f 	isb	sy
 800c9d6:	df00      	svc	0
 800c9d8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800c9da:	bf00      	nop
 800c9dc:	e000ed08 	.word	0xe000ed08

0800c9e0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800c9e0:	b580      	push	{r7, lr}
 800c9e2:	b086      	sub	sp, #24
 800c9e4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800c9e6:	4b47      	ldr	r3, [pc, #284]	@ (800cb04 <xPortStartScheduler+0x124>)
 800c9e8:	681b      	ldr	r3, [r3, #0]
 800c9ea:	4a47      	ldr	r2, [pc, #284]	@ (800cb08 <xPortStartScheduler+0x128>)
 800c9ec:	4293      	cmp	r3, r2
 800c9ee:	d10b      	bne.n	800ca08 <xPortStartScheduler+0x28>
	__asm volatile
 800c9f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c9f4:	f383 8811 	msr	BASEPRI, r3
 800c9f8:	f3bf 8f6f 	isb	sy
 800c9fc:	f3bf 8f4f 	dsb	sy
 800ca00:	60fb      	str	r3, [r7, #12]
}
 800ca02:	bf00      	nop
 800ca04:	bf00      	nop
 800ca06:	e7fd      	b.n	800ca04 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800ca08:	4b3e      	ldr	r3, [pc, #248]	@ (800cb04 <xPortStartScheduler+0x124>)
 800ca0a:	681b      	ldr	r3, [r3, #0]
 800ca0c:	4a3f      	ldr	r2, [pc, #252]	@ (800cb0c <xPortStartScheduler+0x12c>)
 800ca0e:	4293      	cmp	r3, r2
 800ca10:	d10b      	bne.n	800ca2a <xPortStartScheduler+0x4a>
	__asm volatile
 800ca12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ca16:	f383 8811 	msr	BASEPRI, r3
 800ca1a:	f3bf 8f6f 	isb	sy
 800ca1e:	f3bf 8f4f 	dsb	sy
 800ca22:	613b      	str	r3, [r7, #16]
}
 800ca24:	bf00      	nop
 800ca26:	bf00      	nop
 800ca28:	e7fd      	b.n	800ca26 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800ca2a:	4b39      	ldr	r3, [pc, #228]	@ (800cb10 <xPortStartScheduler+0x130>)
 800ca2c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800ca2e:	697b      	ldr	r3, [r7, #20]
 800ca30:	781b      	ldrb	r3, [r3, #0]
 800ca32:	b2db      	uxtb	r3, r3
 800ca34:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800ca36:	697b      	ldr	r3, [r7, #20]
 800ca38:	22ff      	movs	r2, #255	@ 0xff
 800ca3a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800ca3c:	697b      	ldr	r3, [r7, #20]
 800ca3e:	781b      	ldrb	r3, [r3, #0]
 800ca40:	b2db      	uxtb	r3, r3
 800ca42:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800ca44:	78fb      	ldrb	r3, [r7, #3]
 800ca46:	b2db      	uxtb	r3, r3
 800ca48:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800ca4c:	b2da      	uxtb	r2, r3
 800ca4e:	4b31      	ldr	r3, [pc, #196]	@ (800cb14 <xPortStartScheduler+0x134>)
 800ca50:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800ca52:	4b31      	ldr	r3, [pc, #196]	@ (800cb18 <xPortStartScheduler+0x138>)
 800ca54:	2207      	movs	r2, #7
 800ca56:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ca58:	e009      	b.n	800ca6e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800ca5a:	4b2f      	ldr	r3, [pc, #188]	@ (800cb18 <xPortStartScheduler+0x138>)
 800ca5c:	681b      	ldr	r3, [r3, #0]
 800ca5e:	3b01      	subs	r3, #1
 800ca60:	4a2d      	ldr	r2, [pc, #180]	@ (800cb18 <xPortStartScheduler+0x138>)
 800ca62:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800ca64:	78fb      	ldrb	r3, [r7, #3]
 800ca66:	b2db      	uxtb	r3, r3
 800ca68:	005b      	lsls	r3, r3, #1
 800ca6a:	b2db      	uxtb	r3, r3
 800ca6c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ca6e:	78fb      	ldrb	r3, [r7, #3]
 800ca70:	b2db      	uxtb	r3, r3
 800ca72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ca76:	2b80      	cmp	r3, #128	@ 0x80
 800ca78:	d0ef      	beq.n	800ca5a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800ca7a:	4b27      	ldr	r3, [pc, #156]	@ (800cb18 <xPortStartScheduler+0x138>)
 800ca7c:	681b      	ldr	r3, [r3, #0]
 800ca7e:	f1c3 0307 	rsb	r3, r3, #7
 800ca82:	2b04      	cmp	r3, #4
 800ca84:	d00b      	beq.n	800ca9e <xPortStartScheduler+0xbe>
	__asm volatile
 800ca86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ca8a:	f383 8811 	msr	BASEPRI, r3
 800ca8e:	f3bf 8f6f 	isb	sy
 800ca92:	f3bf 8f4f 	dsb	sy
 800ca96:	60bb      	str	r3, [r7, #8]
}
 800ca98:	bf00      	nop
 800ca9a:	bf00      	nop
 800ca9c:	e7fd      	b.n	800ca9a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800ca9e:	4b1e      	ldr	r3, [pc, #120]	@ (800cb18 <xPortStartScheduler+0x138>)
 800caa0:	681b      	ldr	r3, [r3, #0]
 800caa2:	021b      	lsls	r3, r3, #8
 800caa4:	4a1c      	ldr	r2, [pc, #112]	@ (800cb18 <xPortStartScheduler+0x138>)
 800caa6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800caa8:	4b1b      	ldr	r3, [pc, #108]	@ (800cb18 <xPortStartScheduler+0x138>)
 800caaa:	681b      	ldr	r3, [r3, #0]
 800caac:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800cab0:	4a19      	ldr	r2, [pc, #100]	@ (800cb18 <xPortStartScheduler+0x138>)
 800cab2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800cab4:	687b      	ldr	r3, [r7, #4]
 800cab6:	b2da      	uxtb	r2, r3
 800cab8:	697b      	ldr	r3, [r7, #20]
 800caba:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800cabc:	4b17      	ldr	r3, [pc, #92]	@ (800cb1c <xPortStartScheduler+0x13c>)
 800cabe:	681b      	ldr	r3, [r3, #0]
 800cac0:	4a16      	ldr	r2, [pc, #88]	@ (800cb1c <xPortStartScheduler+0x13c>)
 800cac2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800cac6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800cac8:	4b14      	ldr	r3, [pc, #80]	@ (800cb1c <xPortStartScheduler+0x13c>)
 800caca:	681b      	ldr	r3, [r3, #0]
 800cacc:	4a13      	ldr	r2, [pc, #76]	@ (800cb1c <xPortStartScheduler+0x13c>)
 800cace:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800cad2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800cad4:	f000 f8da 	bl	800cc8c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800cad8:	4b11      	ldr	r3, [pc, #68]	@ (800cb20 <xPortStartScheduler+0x140>)
 800cada:	2200      	movs	r2, #0
 800cadc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800cade:	f000 f8f9 	bl	800ccd4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800cae2:	4b10      	ldr	r3, [pc, #64]	@ (800cb24 <xPortStartScheduler+0x144>)
 800cae4:	681b      	ldr	r3, [r3, #0]
 800cae6:	4a0f      	ldr	r2, [pc, #60]	@ (800cb24 <xPortStartScheduler+0x144>)
 800cae8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800caec:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800caee:	f7ff ff63 	bl	800c9b8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800caf2:	f7ff f831 	bl	800bb58 <vTaskSwitchContext>
	prvTaskExitError();
 800caf6:	f7ff ff1d 	bl	800c934 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800cafa:	2300      	movs	r3, #0
}
 800cafc:	4618      	mov	r0, r3
 800cafe:	3718      	adds	r7, #24
 800cb00:	46bd      	mov	sp, r7
 800cb02:	bd80      	pop	{r7, pc}
 800cb04:	e000ed00 	.word	0xe000ed00
 800cb08:	410fc271 	.word	0x410fc271
 800cb0c:	410fc270 	.word	0x410fc270
 800cb10:	e000e400 	.word	0xe000e400
 800cb14:	240016f0 	.word	0x240016f0
 800cb18:	240016f4 	.word	0x240016f4
 800cb1c:	e000ed20 	.word	0xe000ed20
 800cb20:	24000344 	.word	0x24000344
 800cb24:	e000ef34 	.word	0xe000ef34

0800cb28 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800cb28:	b480      	push	{r7}
 800cb2a:	b083      	sub	sp, #12
 800cb2c:	af00      	add	r7, sp, #0
	__asm volatile
 800cb2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cb32:	f383 8811 	msr	BASEPRI, r3
 800cb36:	f3bf 8f6f 	isb	sy
 800cb3a:	f3bf 8f4f 	dsb	sy
 800cb3e:	607b      	str	r3, [r7, #4]
}
 800cb40:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800cb42:	4b10      	ldr	r3, [pc, #64]	@ (800cb84 <vPortEnterCritical+0x5c>)
 800cb44:	681b      	ldr	r3, [r3, #0]
 800cb46:	3301      	adds	r3, #1
 800cb48:	4a0e      	ldr	r2, [pc, #56]	@ (800cb84 <vPortEnterCritical+0x5c>)
 800cb4a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800cb4c:	4b0d      	ldr	r3, [pc, #52]	@ (800cb84 <vPortEnterCritical+0x5c>)
 800cb4e:	681b      	ldr	r3, [r3, #0]
 800cb50:	2b01      	cmp	r3, #1
 800cb52:	d110      	bne.n	800cb76 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800cb54:	4b0c      	ldr	r3, [pc, #48]	@ (800cb88 <vPortEnterCritical+0x60>)
 800cb56:	681b      	ldr	r3, [r3, #0]
 800cb58:	b2db      	uxtb	r3, r3
 800cb5a:	2b00      	cmp	r3, #0
 800cb5c:	d00b      	beq.n	800cb76 <vPortEnterCritical+0x4e>
	__asm volatile
 800cb5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cb62:	f383 8811 	msr	BASEPRI, r3
 800cb66:	f3bf 8f6f 	isb	sy
 800cb6a:	f3bf 8f4f 	dsb	sy
 800cb6e:	603b      	str	r3, [r7, #0]
}
 800cb70:	bf00      	nop
 800cb72:	bf00      	nop
 800cb74:	e7fd      	b.n	800cb72 <vPortEnterCritical+0x4a>
	}
}
 800cb76:	bf00      	nop
 800cb78:	370c      	adds	r7, #12
 800cb7a:	46bd      	mov	sp, r7
 800cb7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb80:	4770      	bx	lr
 800cb82:	bf00      	nop
 800cb84:	24000344 	.word	0x24000344
 800cb88:	e000ed04 	.word	0xe000ed04

0800cb8c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800cb8c:	b480      	push	{r7}
 800cb8e:	b083      	sub	sp, #12
 800cb90:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800cb92:	4b12      	ldr	r3, [pc, #72]	@ (800cbdc <vPortExitCritical+0x50>)
 800cb94:	681b      	ldr	r3, [r3, #0]
 800cb96:	2b00      	cmp	r3, #0
 800cb98:	d10b      	bne.n	800cbb2 <vPortExitCritical+0x26>
	__asm volatile
 800cb9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cb9e:	f383 8811 	msr	BASEPRI, r3
 800cba2:	f3bf 8f6f 	isb	sy
 800cba6:	f3bf 8f4f 	dsb	sy
 800cbaa:	607b      	str	r3, [r7, #4]
}
 800cbac:	bf00      	nop
 800cbae:	bf00      	nop
 800cbb0:	e7fd      	b.n	800cbae <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800cbb2:	4b0a      	ldr	r3, [pc, #40]	@ (800cbdc <vPortExitCritical+0x50>)
 800cbb4:	681b      	ldr	r3, [r3, #0]
 800cbb6:	3b01      	subs	r3, #1
 800cbb8:	4a08      	ldr	r2, [pc, #32]	@ (800cbdc <vPortExitCritical+0x50>)
 800cbba:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800cbbc:	4b07      	ldr	r3, [pc, #28]	@ (800cbdc <vPortExitCritical+0x50>)
 800cbbe:	681b      	ldr	r3, [r3, #0]
 800cbc0:	2b00      	cmp	r3, #0
 800cbc2:	d105      	bne.n	800cbd0 <vPortExitCritical+0x44>
 800cbc4:	2300      	movs	r3, #0
 800cbc6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800cbc8:	683b      	ldr	r3, [r7, #0]
 800cbca:	f383 8811 	msr	BASEPRI, r3
}
 800cbce:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800cbd0:	bf00      	nop
 800cbd2:	370c      	adds	r7, #12
 800cbd4:	46bd      	mov	sp, r7
 800cbd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbda:	4770      	bx	lr
 800cbdc:	24000344 	.word	0x24000344

0800cbe0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800cbe0:	f3ef 8009 	mrs	r0, PSP
 800cbe4:	f3bf 8f6f 	isb	sy
 800cbe8:	4b15      	ldr	r3, [pc, #84]	@ (800cc40 <pxCurrentTCBConst>)
 800cbea:	681a      	ldr	r2, [r3, #0]
 800cbec:	f01e 0f10 	tst.w	lr, #16
 800cbf0:	bf08      	it	eq
 800cbf2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800cbf6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cbfa:	6010      	str	r0, [r2, #0]
 800cbfc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800cc00:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800cc04:	f380 8811 	msr	BASEPRI, r0
 800cc08:	f3bf 8f4f 	dsb	sy
 800cc0c:	f3bf 8f6f 	isb	sy
 800cc10:	f7fe ffa2 	bl	800bb58 <vTaskSwitchContext>
 800cc14:	f04f 0000 	mov.w	r0, #0
 800cc18:	f380 8811 	msr	BASEPRI, r0
 800cc1c:	bc09      	pop	{r0, r3}
 800cc1e:	6819      	ldr	r1, [r3, #0]
 800cc20:	6808      	ldr	r0, [r1, #0]
 800cc22:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc26:	f01e 0f10 	tst.w	lr, #16
 800cc2a:	bf08      	it	eq
 800cc2c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800cc30:	f380 8809 	msr	PSP, r0
 800cc34:	f3bf 8f6f 	isb	sy
 800cc38:	4770      	bx	lr
 800cc3a:	bf00      	nop
 800cc3c:	f3af 8000 	nop.w

0800cc40 <pxCurrentTCBConst>:
 800cc40:	240010c4 	.word	0x240010c4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800cc44:	bf00      	nop
 800cc46:	bf00      	nop

0800cc48 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800cc48:	b580      	push	{r7, lr}
 800cc4a:	b082      	sub	sp, #8
 800cc4c:	af00      	add	r7, sp, #0
	__asm volatile
 800cc4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cc52:	f383 8811 	msr	BASEPRI, r3
 800cc56:	f3bf 8f6f 	isb	sy
 800cc5a:	f3bf 8f4f 	dsb	sy
 800cc5e:	607b      	str	r3, [r7, #4]
}
 800cc60:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800cc62:	f7fe febf 	bl	800b9e4 <xTaskIncrementTick>
 800cc66:	4603      	mov	r3, r0
 800cc68:	2b00      	cmp	r3, #0
 800cc6a:	d003      	beq.n	800cc74 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800cc6c:	4b06      	ldr	r3, [pc, #24]	@ (800cc88 <xPortSysTickHandler+0x40>)
 800cc6e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cc72:	601a      	str	r2, [r3, #0]
 800cc74:	2300      	movs	r3, #0
 800cc76:	603b      	str	r3, [r7, #0]
	__asm volatile
 800cc78:	683b      	ldr	r3, [r7, #0]
 800cc7a:	f383 8811 	msr	BASEPRI, r3
}
 800cc7e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800cc80:	bf00      	nop
 800cc82:	3708      	adds	r7, #8
 800cc84:	46bd      	mov	sp, r7
 800cc86:	bd80      	pop	{r7, pc}
 800cc88:	e000ed04 	.word	0xe000ed04

0800cc8c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800cc8c:	b480      	push	{r7}
 800cc8e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800cc90:	4b0b      	ldr	r3, [pc, #44]	@ (800ccc0 <vPortSetupTimerInterrupt+0x34>)
 800cc92:	2200      	movs	r2, #0
 800cc94:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800cc96:	4b0b      	ldr	r3, [pc, #44]	@ (800ccc4 <vPortSetupTimerInterrupt+0x38>)
 800cc98:	2200      	movs	r2, #0
 800cc9a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800cc9c:	4b0a      	ldr	r3, [pc, #40]	@ (800ccc8 <vPortSetupTimerInterrupt+0x3c>)
 800cc9e:	681b      	ldr	r3, [r3, #0]
 800cca0:	4a0a      	ldr	r2, [pc, #40]	@ (800cccc <vPortSetupTimerInterrupt+0x40>)
 800cca2:	fba2 2303 	umull	r2, r3, r2, r3
 800cca6:	099b      	lsrs	r3, r3, #6
 800cca8:	4a09      	ldr	r2, [pc, #36]	@ (800ccd0 <vPortSetupTimerInterrupt+0x44>)
 800ccaa:	3b01      	subs	r3, #1
 800ccac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800ccae:	4b04      	ldr	r3, [pc, #16]	@ (800ccc0 <vPortSetupTimerInterrupt+0x34>)
 800ccb0:	2207      	movs	r2, #7
 800ccb2:	601a      	str	r2, [r3, #0]
}
 800ccb4:	bf00      	nop
 800ccb6:	46bd      	mov	sp, r7
 800ccb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccbc:	4770      	bx	lr
 800ccbe:	bf00      	nop
 800ccc0:	e000e010 	.word	0xe000e010
 800ccc4:	e000e018 	.word	0xe000e018
 800ccc8:	24000334 	.word	0x24000334
 800cccc:	10624dd3 	.word	0x10624dd3
 800ccd0:	e000e014 	.word	0xe000e014

0800ccd4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800ccd4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800cce4 <vPortEnableVFP+0x10>
 800ccd8:	6801      	ldr	r1, [r0, #0]
 800ccda:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800ccde:	6001      	str	r1, [r0, #0]
 800cce0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800cce2:	bf00      	nop
 800cce4:	e000ed88 	.word	0xe000ed88

0800cce8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800cce8:	b480      	push	{r7}
 800ccea:	b085      	sub	sp, #20
 800ccec:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800ccee:	f3ef 8305 	mrs	r3, IPSR
 800ccf2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800ccf4:	68fb      	ldr	r3, [r7, #12]
 800ccf6:	2b0f      	cmp	r3, #15
 800ccf8:	d915      	bls.n	800cd26 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800ccfa:	4a18      	ldr	r2, [pc, #96]	@ (800cd5c <vPortValidateInterruptPriority+0x74>)
 800ccfc:	68fb      	ldr	r3, [r7, #12]
 800ccfe:	4413      	add	r3, r2
 800cd00:	781b      	ldrb	r3, [r3, #0]
 800cd02:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800cd04:	4b16      	ldr	r3, [pc, #88]	@ (800cd60 <vPortValidateInterruptPriority+0x78>)
 800cd06:	781b      	ldrb	r3, [r3, #0]
 800cd08:	7afa      	ldrb	r2, [r7, #11]
 800cd0a:	429a      	cmp	r2, r3
 800cd0c:	d20b      	bcs.n	800cd26 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800cd0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cd12:	f383 8811 	msr	BASEPRI, r3
 800cd16:	f3bf 8f6f 	isb	sy
 800cd1a:	f3bf 8f4f 	dsb	sy
 800cd1e:	607b      	str	r3, [r7, #4]
}
 800cd20:	bf00      	nop
 800cd22:	bf00      	nop
 800cd24:	e7fd      	b.n	800cd22 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800cd26:	4b0f      	ldr	r3, [pc, #60]	@ (800cd64 <vPortValidateInterruptPriority+0x7c>)
 800cd28:	681b      	ldr	r3, [r3, #0]
 800cd2a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800cd2e:	4b0e      	ldr	r3, [pc, #56]	@ (800cd68 <vPortValidateInterruptPriority+0x80>)
 800cd30:	681b      	ldr	r3, [r3, #0]
 800cd32:	429a      	cmp	r2, r3
 800cd34:	d90b      	bls.n	800cd4e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800cd36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cd3a:	f383 8811 	msr	BASEPRI, r3
 800cd3e:	f3bf 8f6f 	isb	sy
 800cd42:	f3bf 8f4f 	dsb	sy
 800cd46:	603b      	str	r3, [r7, #0]
}
 800cd48:	bf00      	nop
 800cd4a:	bf00      	nop
 800cd4c:	e7fd      	b.n	800cd4a <vPortValidateInterruptPriority+0x62>
	}
 800cd4e:	bf00      	nop
 800cd50:	3714      	adds	r7, #20
 800cd52:	46bd      	mov	sp, r7
 800cd54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd58:	4770      	bx	lr
 800cd5a:	bf00      	nop
 800cd5c:	e000e3f0 	.word	0xe000e3f0
 800cd60:	240016f0 	.word	0x240016f0
 800cd64:	e000ed0c 	.word	0xe000ed0c
 800cd68:	240016f4 	.word	0x240016f4

0800cd6c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800cd6c:	b580      	push	{r7, lr}
 800cd6e:	b08a      	sub	sp, #40	@ 0x28
 800cd70:	af00      	add	r7, sp, #0
 800cd72:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800cd74:	2300      	movs	r3, #0
 800cd76:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800cd78:	f7fe fd78 	bl	800b86c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800cd7c:	4b5c      	ldr	r3, [pc, #368]	@ (800cef0 <pvPortMalloc+0x184>)
 800cd7e:	681b      	ldr	r3, [r3, #0]
 800cd80:	2b00      	cmp	r3, #0
 800cd82:	d101      	bne.n	800cd88 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800cd84:	f000 f924 	bl	800cfd0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800cd88:	4b5a      	ldr	r3, [pc, #360]	@ (800cef4 <pvPortMalloc+0x188>)
 800cd8a:	681a      	ldr	r2, [r3, #0]
 800cd8c:	687b      	ldr	r3, [r7, #4]
 800cd8e:	4013      	ands	r3, r2
 800cd90:	2b00      	cmp	r3, #0
 800cd92:	f040 8095 	bne.w	800cec0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800cd96:	687b      	ldr	r3, [r7, #4]
 800cd98:	2b00      	cmp	r3, #0
 800cd9a:	d01e      	beq.n	800cdda <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800cd9c:	2208      	movs	r2, #8
 800cd9e:	687b      	ldr	r3, [r7, #4]
 800cda0:	4413      	add	r3, r2
 800cda2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800cda4:	687b      	ldr	r3, [r7, #4]
 800cda6:	f003 0307 	and.w	r3, r3, #7
 800cdaa:	2b00      	cmp	r3, #0
 800cdac:	d015      	beq.n	800cdda <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800cdae:	687b      	ldr	r3, [r7, #4]
 800cdb0:	f023 0307 	bic.w	r3, r3, #7
 800cdb4:	3308      	adds	r3, #8
 800cdb6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800cdb8:	687b      	ldr	r3, [r7, #4]
 800cdba:	f003 0307 	and.w	r3, r3, #7
 800cdbe:	2b00      	cmp	r3, #0
 800cdc0:	d00b      	beq.n	800cdda <pvPortMalloc+0x6e>
	__asm volatile
 800cdc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cdc6:	f383 8811 	msr	BASEPRI, r3
 800cdca:	f3bf 8f6f 	isb	sy
 800cdce:	f3bf 8f4f 	dsb	sy
 800cdd2:	617b      	str	r3, [r7, #20]
}
 800cdd4:	bf00      	nop
 800cdd6:	bf00      	nop
 800cdd8:	e7fd      	b.n	800cdd6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800cdda:	687b      	ldr	r3, [r7, #4]
 800cddc:	2b00      	cmp	r3, #0
 800cdde:	d06f      	beq.n	800cec0 <pvPortMalloc+0x154>
 800cde0:	4b45      	ldr	r3, [pc, #276]	@ (800cef8 <pvPortMalloc+0x18c>)
 800cde2:	681b      	ldr	r3, [r3, #0]
 800cde4:	687a      	ldr	r2, [r7, #4]
 800cde6:	429a      	cmp	r2, r3
 800cde8:	d86a      	bhi.n	800cec0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800cdea:	4b44      	ldr	r3, [pc, #272]	@ (800cefc <pvPortMalloc+0x190>)
 800cdec:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800cdee:	4b43      	ldr	r3, [pc, #268]	@ (800cefc <pvPortMalloc+0x190>)
 800cdf0:	681b      	ldr	r3, [r3, #0]
 800cdf2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800cdf4:	e004      	b.n	800ce00 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800cdf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cdf8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800cdfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cdfc:	681b      	ldr	r3, [r3, #0]
 800cdfe:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ce00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce02:	685b      	ldr	r3, [r3, #4]
 800ce04:	687a      	ldr	r2, [r7, #4]
 800ce06:	429a      	cmp	r2, r3
 800ce08:	d903      	bls.n	800ce12 <pvPortMalloc+0xa6>
 800ce0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce0c:	681b      	ldr	r3, [r3, #0]
 800ce0e:	2b00      	cmp	r3, #0
 800ce10:	d1f1      	bne.n	800cdf6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800ce12:	4b37      	ldr	r3, [pc, #220]	@ (800cef0 <pvPortMalloc+0x184>)
 800ce14:	681b      	ldr	r3, [r3, #0]
 800ce16:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ce18:	429a      	cmp	r2, r3
 800ce1a:	d051      	beq.n	800cec0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800ce1c:	6a3b      	ldr	r3, [r7, #32]
 800ce1e:	681b      	ldr	r3, [r3, #0]
 800ce20:	2208      	movs	r2, #8
 800ce22:	4413      	add	r3, r2
 800ce24:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800ce26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce28:	681a      	ldr	r2, [r3, #0]
 800ce2a:	6a3b      	ldr	r3, [r7, #32]
 800ce2c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800ce2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce30:	685a      	ldr	r2, [r3, #4]
 800ce32:	687b      	ldr	r3, [r7, #4]
 800ce34:	1ad2      	subs	r2, r2, r3
 800ce36:	2308      	movs	r3, #8
 800ce38:	005b      	lsls	r3, r3, #1
 800ce3a:	429a      	cmp	r2, r3
 800ce3c:	d920      	bls.n	800ce80 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800ce3e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ce40:	687b      	ldr	r3, [r7, #4]
 800ce42:	4413      	add	r3, r2
 800ce44:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ce46:	69bb      	ldr	r3, [r7, #24]
 800ce48:	f003 0307 	and.w	r3, r3, #7
 800ce4c:	2b00      	cmp	r3, #0
 800ce4e:	d00b      	beq.n	800ce68 <pvPortMalloc+0xfc>
	__asm volatile
 800ce50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ce54:	f383 8811 	msr	BASEPRI, r3
 800ce58:	f3bf 8f6f 	isb	sy
 800ce5c:	f3bf 8f4f 	dsb	sy
 800ce60:	613b      	str	r3, [r7, #16]
}
 800ce62:	bf00      	nop
 800ce64:	bf00      	nop
 800ce66:	e7fd      	b.n	800ce64 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800ce68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce6a:	685a      	ldr	r2, [r3, #4]
 800ce6c:	687b      	ldr	r3, [r7, #4]
 800ce6e:	1ad2      	subs	r2, r2, r3
 800ce70:	69bb      	ldr	r3, [r7, #24]
 800ce72:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800ce74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce76:	687a      	ldr	r2, [r7, #4]
 800ce78:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800ce7a:	69b8      	ldr	r0, [r7, #24]
 800ce7c:	f000 f90a 	bl	800d094 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800ce80:	4b1d      	ldr	r3, [pc, #116]	@ (800cef8 <pvPortMalloc+0x18c>)
 800ce82:	681a      	ldr	r2, [r3, #0]
 800ce84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce86:	685b      	ldr	r3, [r3, #4]
 800ce88:	1ad3      	subs	r3, r2, r3
 800ce8a:	4a1b      	ldr	r2, [pc, #108]	@ (800cef8 <pvPortMalloc+0x18c>)
 800ce8c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800ce8e:	4b1a      	ldr	r3, [pc, #104]	@ (800cef8 <pvPortMalloc+0x18c>)
 800ce90:	681a      	ldr	r2, [r3, #0]
 800ce92:	4b1b      	ldr	r3, [pc, #108]	@ (800cf00 <pvPortMalloc+0x194>)
 800ce94:	681b      	ldr	r3, [r3, #0]
 800ce96:	429a      	cmp	r2, r3
 800ce98:	d203      	bcs.n	800cea2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800ce9a:	4b17      	ldr	r3, [pc, #92]	@ (800cef8 <pvPortMalloc+0x18c>)
 800ce9c:	681b      	ldr	r3, [r3, #0]
 800ce9e:	4a18      	ldr	r2, [pc, #96]	@ (800cf00 <pvPortMalloc+0x194>)
 800cea0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800cea2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cea4:	685a      	ldr	r2, [r3, #4]
 800cea6:	4b13      	ldr	r3, [pc, #76]	@ (800cef4 <pvPortMalloc+0x188>)
 800cea8:	681b      	ldr	r3, [r3, #0]
 800ceaa:	431a      	orrs	r2, r3
 800ceac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ceae:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800ceb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ceb2:	2200      	movs	r2, #0
 800ceb4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800ceb6:	4b13      	ldr	r3, [pc, #76]	@ (800cf04 <pvPortMalloc+0x198>)
 800ceb8:	681b      	ldr	r3, [r3, #0]
 800ceba:	3301      	adds	r3, #1
 800cebc:	4a11      	ldr	r2, [pc, #68]	@ (800cf04 <pvPortMalloc+0x198>)
 800cebe:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800cec0:	f7fe fce2 	bl	800b888 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800cec4:	69fb      	ldr	r3, [r7, #28]
 800cec6:	f003 0307 	and.w	r3, r3, #7
 800ceca:	2b00      	cmp	r3, #0
 800cecc:	d00b      	beq.n	800cee6 <pvPortMalloc+0x17a>
	__asm volatile
 800cece:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ced2:	f383 8811 	msr	BASEPRI, r3
 800ced6:	f3bf 8f6f 	isb	sy
 800ceda:	f3bf 8f4f 	dsb	sy
 800cede:	60fb      	str	r3, [r7, #12]
}
 800cee0:	bf00      	nop
 800cee2:	bf00      	nop
 800cee4:	e7fd      	b.n	800cee2 <pvPortMalloc+0x176>
	return pvReturn;
 800cee6:	69fb      	ldr	r3, [r7, #28]
}
 800cee8:	4618      	mov	r0, r3
 800ceea:	3728      	adds	r7, #40	@ 0x28
 800ceec:	46bd      	mov	sp, r7
 800ceee:	bd80      	pop	{r7, pc}
 800cef0:	24005300 	.word	0x24005300
 800cef4:	24005314 	.word	0x24005314
 800cef8:	24005304 	.word	0x24005304
 800cefc:	240052f8 	.word	0x240052f8
 800cf00:	24005308 	.word	0x24005308
 800cf04:	2400530c 	.word	0x2400530c

0800cf08 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800cf08:	b580      	push	{r7, lr}
 800cf0a:	b086      	sub	sp, #24
 800cf0c:	af00      	add	r7, sp, #0
 800cf0e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800cf10:	687b      	ldr	r3, [r7, #4]
 800cf12:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800cf14:	687b      	ldr	r3, [r7, #4]
 800cf16:	2b00      	cmp	r3, #0
 800cf18:	d04f      	beq.n	800cfba <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800cf1a:	2308      	movs	r3, #8
 800cf1c:	425b      	negs	r3, r3
 800cf1e:	697a      	ldr	r2, [r7, #20]
 800cf20:	4413      	add	r3, r2
 800cf22:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800cf24:	697b      	ldr	r3, [r7, #20]
 800cf26:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800cf28:	693b      	ldr	r3, [r7, #16]
 800cf2a:	685a      	ldr	r2, [r3, #4]
 800cf2c:	4b25      	ldr	r3, [pc, #148]	@ (800cfc4 <vPortFree+0xbc>)
 800cf2e:	681b      	ldr	r3, [r3, #0]
 800cf30:	4013      	ands	r3, r2
 800cf32:	2b00      	cmp	r3, #0
 800cf34:	d10b      	bne.n	800cf4e <vPortFree+0x46>
	__asm volatile
 800cf36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cf3a:	f383 8811 	msr	BASEPRI, r3
 800cf3e:	f3bf 8f6f 	isb	sy
 800cf42:	f3bf 8f4f 	dsb	sy
 800cf46:	60fb      	str	r3, [r7, #12]
}
 800cf48:	bf00      	nop
 800cf4a:	bf00      	nop
 800cf4c:	e7fd      	b.n	800cf4a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800cf4e:	693b      	ldr	r3, [r7, #16]
 800cf50:	681b      	ldr	r3, [r3, #0]
 800cf52:	2b00      	cmp	r3, #0
 800cf54:	d00b      	beq.n	800cf6e <vPortFree+0x66>
	__asm volatile
 800cf56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cf5a:	f383 8811 	msr	BASEPRI, r3
 800cf5e:	f3bf 8f6f 	isb	sy
 800cf62:	f3bf 8f4f 	dsb	sy
 800cf66:	60bb      	str	r3, [r7, #8]
}
 800cf68:	bf00      	nop
 800cf6a:	bf00      	nop
 800cf6c:	e7fd      	b.n	800cf6a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800cf6e:	693b      	ldr	r3, [r7, #16]
 800cf70:	685a      	ldr	r2, [r3, #4]
 800cf72:	4b14      	ldr	r3, [pc, #80]	@ (800cfc4 <vPortFree+0xbc>)
 800cf74:	681b      	ldr	r3, [r3, #0]
 800cf76:	4013      	ands	r3, r2
 800cf78:	2b00      	cmp	r3, #0
 800cf7a:	d01e      	beq.n	800cfba <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800cf7c:	693b      	ldr	r3, [r7, #16]
 800cf7e:	681b      	ldr	r3, [r3, #0]
 800cf80:	2b00      	cmp	r3, #0
 800cf82:	d11a      	bne.n	800cfba <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800cf84:	693b      	ldr	r3, [r7, #16]
 800cf86:	685a      	ldr	r2, [r3, #4]
 800cf88:	4b0e      	ldr	r3, [pc, #56]	@ (800cfc4 <vPortFree+0xbc>)
 800cf8a:	681b      	ldr	r3, [r3, #0]
 800cf8c:	43db      	mvns	r3, r3
 800cf8e:	401a      	ands	r2, r3
 800cf90:	693b      	ldr	r3, [r7, #16]
 800cf92:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800cf94:	f7fe fc6a 	bl	800b86c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800cf98:	693b      	ldr	r3, [r7, #16]
 800cf9a:	685a      	ldr	r2, [r3, #4]
 800cf9c:	4b0a      	ldr	r3, [pc, #40]	@ (800cfc8 <vPortFree+0xc0>)
 800cf9e:	681b      	ldr	r3, [r3, #0]
 800cfa0:	4413      	add	r3, r2
 800cfa2:	4a09      	ldr	r2, [pc, #36]	@ (800cfc8 <vPortFree+0xc0>)
 800cfa4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800cfa6:	6938      	ldr	r0, [r7, #16]
 800cfa8:	f000 f874 	bl	800d094 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800cfac:	4b07      	ldr	r3, [pc, #28]	@ (800cfcc <vPortFree+0xc4>)
 800cfae:	681b      	ldr	r3, [r3, #0]
 800cfb0:	3301      	adds	r3, #1
 800cfb2:	4a06      	ldr	r2, [pc, #24]	@ (800cfcc <vPortFree+0xc4>)
 800cfb4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800cfb6:	f7fe fc67 	bl	800b888 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800cfba:	bf00      	nop
 800cfbc:	3718      	adds	r7, #24
 800cfbe:	46bd      	mov	sp, r7
 800cfc0:	bd80      	pop	{r7, pc}
 800cfc2:	bf00      	nop
 800cfc4:	24005314 	.word	0x24005314
 800cfc8:	24005304 	.word	0x24005304
 800cfcc:	24005310 	.word	0x24005310

0800cfd0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800cfd0:	b480      	push	{r7}
 800cfd2:	b085      	sub	sp, #20
 800cfd4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800cfd6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800cfda:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800cfdc:	4b27      	ldr	r3, [pc, #156]	@ (800d07c <prvHeapInit+0xac>)
 800cfde:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800cfe0:	68fb      	ldr	r3, [r7, #12]
 800cfe2:	f003 0307 	and.w	r3, r3, #7
 800cfe6:	2b00      	cmp	r3, #0
 800cfe8:	d00c      	beq.n	800d004 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800cfea:	68fb      	ldr	r3, [r7, #12]
 800cfec:	3307      	adds	r3, #7
 800cfee:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800cff0:	68fb      	ldr	r3, [r7, #12]
 800cff2:	f023 0307 	bic.w	r3, r3, #7
 800cff6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800cff8:	68ba      	ldr	r2, [r7, #8]
 800cffa:	68fb      	ldr	r3, [r7, #12]
 800cffc:	1ad3      	subs	r3, r2, r3
 800cffe:	4a1f      	ldr	r2, [pc, #124]	@ (800d07c <prvHeapInit+0xac>)
 800d000:	4413      	add	r3, r2
 800d002:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800d004:	68fb      	ldr	r3, [r7, #12]
 800d006:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800d008:	4a1d      	ldr	r2, [pc, #116]	@ (800d080 <prvHeapInit+0xb0>)
 800d00a:	687b      	ldr	r3, [r7, #4]
 800d00c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800d00e:	4b1c      	ldr	r3, [pc, #112]	@ (800d080 <prvHeapInit+0xb0>)
 800d010:	2200      	movs	r2, #0
 800d012:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800d014:	687b      	ldr	r3, [r7, #4]
 800d016:	68ba      	ldr	r2, [r7, #8]
 800d018:	4413      	add	r3, r2
 800d01a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800d01c:	2208      	movs	r2, #8
 800d01e:	68fb      	ldr	r3, [r7, #12]
 800d020:	1a9b      	subs	r3, r3, r2
 800d022:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d024:	68fb      	ldr	r3, [r7, #12]
 800d026:	f023 0307 	bic.w	r3, r3, #7
 800d02a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800d02c:	68fb      	ldr	r3, [r7, #12]
 800d02e:	4a15      	ldr	r2, [pc, #84]	@ (800d084 <prvHeapInit+0xb4>)
 800d030:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800d032:	4b14      	ldr	r3, [pc, #80]	@ (800d084 <prvHeapInit+0xb4>)
 800d034:	681b      	ldr	r3, [r3, #0]
 800d036:	2200      	movs	r2, #0
 800d038:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800d03a:	4b12      	ldr	r3, [pc, #72]	@ (800d084 <prvHeapInit+0xb4>)
 800d03c:	681b      	ldr	r3, [r3, #0]
 800d03e:	2200      	movs	r2, #0
 800d040:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800d042:	687b      	ldr	r3, [r7, #4]
 800d044:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800d046:	683b      	ldr	r3, [r7, #0]
 800d048:	68fa      	ldr	r2, [r7, #12]
 800d04a:	1ad2      	subs	r2, r2, r3
 800d04c:	683b      	ldr	r3, [r7, #0]
 800d04e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800d050:	4b0c      	ldr	r3, [pc, #48]	@ (800d084 <prvHeapInit+0xb4>)
 800d052:	681a      	ldr	r2, [r3, #0]
 800d054:	683b      	ldr	r3, [r7, #0]
 800d056:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d058:	683b      	ldr	r3, [r7, #0]
 800d05a:	685b      	ldr	r3, [r3, #4]
 800d05c:	4a0a      	ldr	r2, [pc, #40]	@ (800d088 <prvHeapInit+0xb8>)
 800d05e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d060:	683b      	ldr	r3, [r7, #0]
 800d062:	685b      	ldr	r3, [r3, #4]
 800d064:	4a09      	ldr	r2, [pc, #36]	@ (800d08c <prvHeapInit+0xbc>)
 800d066:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800d068:	4b09      	ldr	r3, [pc, #36]	@ (800d090 <prvHeapInit+0xc0>)
 800d06a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800d06e:	601a      	str	r2, [r3, #0]
}
 800d070:	bf00      	nop
 800d072:	3714      	adds	r7, #20
 800d074:	46bd      	mov	sp, r7
 800d076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d07a:	4770      	bx	lr
 800d07c:	240016f8 	.word	0x240016f8
 800d080:	240052f8 	.word	0x240052f8
 800d084:	24005300 	.word	0x24005300
 800d088:	24005308 	.word	0x24005308
 800d08c:	24005304 	.word	0x24005304
 800d090:	24005314 	.word	0x24005314

0800d094 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800d094:	b480      	push	{r7}
 800d096:	b085      	sub	sp, #20
 800d098:	af00      	add	r7, sp, #0
 800d09a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800d09c:	4b28      	ldr	r3, [pc, #160]	@ (800d140 <prvInsertBlockIntoFreeList+0xac>)
 800d09e:	60fb      	str	r3, [r7, #12]
 800d0a0:	e002      	b.n	800d0a8 <prvInsertBlockIntoFreeList+0x14>
 800d0a2:	68fb      	ldr	r3, [r7, #12]
 800d0a4:	681b      	ldr	r3, [r3, #0]
 800d0a6:	60fb      	str	r3, [r7, #12]
 800d0a8:	68fb      	ldr	r3, [r7, #12]
 800d0aa:	681b      	ldr	r3, [r3, #0]
 800d0ac:	687a      	ldr	r2, [r7, #4]
 800d0ae:	429a      	cmp	r2, r3
 800d0b0:	d8f7      	bhi.n	800d0a2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800d0b2:	68fb      	ldr	r3, [r7, #12]
 800d0b4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800d0b6:	68fb      	ldr	r3, [r7, #12]
 800d0b8:	685b      	ldr	r3, [r3, #4]
 800d0ba:	68ba      	ldr	r2, [r7, #8]
 800d0bc:	4413      	add	r3, r2
 800d0be:	687a      	ldr	r2, [r7, #4]
 800d0c0:	429a      	cmp	r2, r3
 800d0c2:	d108      	bne.n	800d0d6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800d0c4:	68fb      	ldr	r3, [r7, #12]
 800d0c6:	685a      	ldr	r2, [r3, #4]
 800d0c8:	687b      	ldr	r3, [r7, #4]
 800d0ca:	685b      	ldr	r3, [r3, #4]
 800d0cc:	441a      	add	r2, r3
 800d0ce:	68fb      	ldr	r3, [r7, #12]
 800d0d0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800d0d2:	68fb      	ldr	r3, [r7, #12]
 800d0d4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800d0d6:	687b      	ldr	r3, [r7, #4]
 800d0d8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800d0da:	687b      	ldr	r3, [r7, #4]
 800d0dc:	685b      	ldr	r3, [r3, #4]
 800d0de:	68ba      	ldr	r2, [r7, #8]
 800d0e0:	441a      	add	r2, r3
 800d0e2:	68fb      	ldr	r3, [r7, #12]
 800d0e4:	681b      	ldr	r3, [r3, #0]
 800d0e6:	429a      	cmp	r2, r3
 800d0e8:	d118      	bne.n	800d11c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800d0ea:	68fb      	ldr	r3, [r7, #12]
 800d0ec:	681a      	ldr	r2, [r3, #0]
 800d0ee:	4b15      	ldr	r3, [pc, #84]	@ (800d144 <prvInsertBlockIntoFreeList+0xb0>)
 800d0f0:	681b      	ldr	r3, [r3, #0]
 800d0f2:	429a      	cmp	r2, r3
 800d0f4:	d00d      	beq.n	800d112 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800d0f6:	687b      	ldr	r3, [r7, #4]
 800d0f8:	685a      	ldr	r2, [r3, #4]
 800d0fa:	68fb      	ldr	r3, [r7, #12]
 800d0fc:	681b      	ldr	r3, [r3, #0]
 800d0fe:	685b      	ldr	r3, [r3, #4]
 800d100:	441a      	add	r2, r3
 800d102:	687b      	ldr	r3, [r7, #4]
 800d104:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800d106:	68fb      	ldr	r3, [r7, #12]
 800d108:	681b      	ldr	r3, [r3, #0]
 800d10a:	681a      	ldr	r2, [r3, #0]
 800d10c:	687b      	ldr	r3, [r7, #4]
 800d10e:	601a      	str	r2, [r3, #0]
 800d110:	e008      	b.n	800d124 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800d112:	4b0c      	ldr	r3, [pc, #48]	@ (800d144 <prvInsertBlockIntoFreeList+0xb0>)
 800d114:	681a      	ldr	r2, [r3, #0]
 800d116:	687b      	ldr	r3, [r7, #4]
 800d118:	601a      	str	r2, [r3, #0]
 800d11a:	e003      	b.n	800d124 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800d11c:	68fb      	ldr	r3, [r7, #12]
 800d11e:	681a      	ldr	r2, [r3, #0]
 800d120:	687b      	ldr	r3, [r7, #4]
 800d122:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800d124:	68fa      	ldr	r2, [r7, #12]
 800d126:	687b      	ldr	r3, [r7, #4]
 800d128:	429a      	cmp	r2, r3
 800d12a:	d002      	beq.n	800d132 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800d12c:	68fb      	ldr	r3, [r7, #12]
 800d12e:	687a      	ldr	r2, [r7, #4]
 800d130:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d132:	bf00      	nop
 800d134:	3714      	adds	r7, #20
 800d136:	46bd      	mov	sp, r7
 800d138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d13c:	4770      	bx	lr
 800d13e:	bf00      	nop
 800d140:	240052f8 	.word	0x240052f8
 800d144:	24005300 	.word	0x24005300

0800d148 <__cvt>:
 800d148:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d14a:	ed2d 8b02 	vpush	{d8}
 800d14e:	eeb0 8b40 	vmov.f64	d8, d0
 800d152:	b085      	sub	sp, #20
 800d154:	4617      	mov	r7, r2
 800d156:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 800d158:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800d15a:	ee18 2a90 	vmov	r2, s17
 800d15e:	f025 0520 	bic.w	r5, r5, #32
 800d162:	2a00      	cmp	r2, #0
 800d164:	bfb6      	itet	lt
 800d166:	222d      	movlt	r2, #45	@ 0x2d
 800d168:	2200      	movge	r2, #0
 800d16a:	eeb1 8b40 	vneglt.f64	d8, d0
 800d16e:	2d46      	cmp	r5, #70	@ 0x46
 800d170:	460c      	mov	r4, r1
 800d172:	701a      	strb	r2, [r3, #0]
 800d174:	d004      	beq.n	800d180 <__cvt+0x38>
 800d176:	2d45      	cmp	r5, #69	@ 0x45
 800d178:	d100      	bne.n	800d17c <__cvt+0x34>
 800d17a:	3401      	adds	r4, #1
 800d17c:	2102      	movs	r1, #2
 800d17e:	e000      	b.n	800d182 <__cvt+0x3a>
 800d180:	2103      	movs	r1, #3
 800d182:	ab03      	add	r3, sp, #12
 800d184:	9301      	str	r3, [sp, #4]
 800d186:	ab02      	add	r3, sp, #8
 800d188:	9300      	str	r3, [sp, #0]
 800d18a:	4622      	mov	r2, r4
 800d18c:	4633      	mov	r3, r6
 800d18e:	eeb0 0b48 	vmov.f64	d0, d8
 800d192:	f001 f8b9 	bl	800e308 <_dtoa_r>
 800d196:	2d47      	cmp	r5, #71	@ 0x47
 800d198:	d114      	bne.n	800d1c4 <__cvt+0x7c>
 800d19a:	07fb      	lsls	r3, r7, #31
 800d19c:	d50a      	bpl.n	800d1b4 <__cvt+0x6c>
 800d19e:	1902      	adds	r2, r0, r4
 800d1a0:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800d1a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d1a8:	bf08      	it	eq
 800d1aa:	9203      	streq	r2, [sp, #12]
 800d1ac:	2130      	movs	r1, #48	@ 0x30
 800d1ae:	9b03      	ldr	r3, [sp, #12]
 800d1b0:	4293      	cmp	r3, r2
 800d1b2:	d319      	bcc.n	800d1e8 <__cvt+0xa0>
 800d1b4:	9b03      	ldr	r3, [sp, #12]
 800d1b6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d1b8:	1a1b      	subs	r3, r3, r0
 800d1ba:	6013      	str	r3, [r2, #0]
 800d1bc:	b005      	add	sp, #20
 800d1be:	ecbd 8b02 	vpop	{d8}
 800d1c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d1c4:	2d46      	cmp	r5, #70	@ 0x46
 800d1c6:	eb00 0204 	add.w	r2, r0, r4
 800d1ca:	d1e9      	bne.n	800d1a0 <__cvt+0x58>
 800d1cc:	7803      	ldrb	r3, [r0, #0]
 800d1ce:	2b30      	cmp	r3, #48	@ 0x30
 800d1d0:	d107      	bne.n	800d1e2 <__cvt+0x9a>
 800d1d2:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800d1d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d1da:	bf1c      	itt	ne
 800d1dc:	f1c4 0401 	rsbne	r4, r4, #1
 800d1e0:	6034      	strne	r4, [r6, #0]
 800d1e2:	6833      	ldr	r3, [r6, #0]
 800d1e4:	441a      	add	r2, r3
 800d1e6:	e7db      	b.n	800d1a0 <__cvt+0x58>
 800d1e8:	1c5c      	adds	r4, r3, #1
 800d1ea:	9403      	str	r4, [sp, #12]
 800d1ec:	7019      	strb	r1, [r3, #0]
 800d1ee:	e7de      	b.n	800d1ae <__cvt+0x66>

0800d1f0 <__exponent>:
 800d1f0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d1f2:	2900      	cmp	r1, #0
 800d1f4:	bfba      	itte	lt
 800d1f6:	4249      	neglt	r1, r1
 800d1f8:	232d      	movlt	r3, #45	@ 0x2d
 800d1fa:	232b      	movge	r3, #43	@ 0x2b
 800d1fc:	2909      	cmp	r1, #9
 800d1fe:	7002      	strb	r2, [r0, #0]
 800d200:	7043      	strb	r3, [r0, #1]
 800d202:	dd29      	ble.n	800d258 <__exponent+0x68>
 800d204:	f10d 0307 	add.w	r3, sp, #7
 800d208:	461d      	mov	r5, r3
 800d20a:	270a      	movs	r7, #10
 800d20c:	461a      	mov	r2, r3
 800d20e:	fbb1 f6f7 	udiv	r6, r1, r7
 800d212:	fb07 1416 	mls	r4, r7, r6, r1
 800d216:	3430      	adds	r4, #48	@ 0x30
 800d218:	f802 4c01 	strb.w	r4, [r2, #-1]
 800d21c:	460c      	mov	r4, r1
 800d21e:	2c63      	cmp	r4, #99	@ 0x63
 800d220:	f103 33ff 	add.w	r3, r3, #4294967295
 800d224:	4631      	mov	r1, r6
 800d226:	dcf1      	bgt.n	800d20c <__exponent+0x1c>
 800d228:	3130      	adds	r1, #48	@ 0x30
 800d22a:	1e94      	subs	r4, r2, #2
 800d22c:	f803 1c01 	strb.w	r1, [r3, #-1]
 800d230:	1c41      	adds	r1, r0, #1
 800d232:	4623      	mov	r3, r4
 800d234:	42ab      	cmp	r3, r5
 800d236:	d30a      	bcc.n	800d24e <__exponent+0x5e>
 800d238:	f10d 0309 	add.w	r3, sp, #9
 800d23c:	1a9b      	subs	r3, r3, r2
 800d23e:	42ac      	cmp	r4, r5
 800d240:	bf88      	it	hi
 800d242:	2300      	movhi	r3, #0
 800d244:	3302      	adds	r3, #2
 800d246:	4403      	add	r3, r0
 800d248:	1a18      	subs	r0, r3, r0
 800d24a:	b003      	add	sp, #12
 800d24c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d24e:	f813 6b01 	ldrb.w	r6, [r3], #1
 800d252:	f801 6f01 	strb.w	r6, [r1, #1]!
 800d256:	e7ed      	b.n	800d234 <__exponent+0x44>
 800d258:	2330      	movs	r3, #48	@ 0x30
 800d25a:	3130      	adds	r1, #48	@ 0x30
 800d25c:	7083      	strb	r3, [r0, #2]
 800d25e:	70c1      	strb	r1, [r0, #3]
 800d260:	1d03      	adds	r3, r0, #4
 800d262:	e7f1      	b.n	800d248 <__exponent+0x58>
 800d264:	0000      	movs	r0, r0
	...

0800d268 <_printf_float>:
 800d268:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d26c:	b08d      	sub	sp, #52	@ 0x34
 800d26e:	460c      	mov	r4, r1
 800d270:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800d274:	4616      	mov	r6, r2
 800d276:	461f      	mov	r7, r3
 800d278:	4605      	mov	r5, r0
 800d27a:	f000 fed1 	bl	800e020 <_localeconv_r>
 800d27e:	f8d0 b000 	ldr.w	fp, [r0]
 800d282:	4658      	mov	r0, fp
 800d284:	f7f3 f87c 	bl	8000380 <strlen>
 800d288:	2300      	movs	r3, #0
 800d28a:	930a      	str	r3, [sp, #40]	@ 0x28
 800d28c:	f8d8 3000 	ldr.w	r3, [r8]
 800d290:	f894 9018 	ldrb.w	r9, [r4, #24]
 800d294:	6822      	ldr	r2, [r4, #0]
 800d296:	9005      	str	r0, [sp, #20]
 800d298:	3307      	adds	r3, #7
 800d29a:	f023 0307 	bic.w	r3, r3, #7
 800d29e:	f103 0108 	add.w	r1, r3, #8
 800d2a2:	f8c8 1000 	str.w	r1, [r8]
 800d2a6:	ed93 0b00 	vldr	d0, [r3]
 800d2aa:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 800d508 <_printf_float+0x2a0>
 800d2ae:	eeb0 7bc0 	vabs.f64	d7, d0
 800d2b2:	eeb4 7b46 	vcmp.f64	d7, d6
 800d2b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d2ba:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 800d2be:	dd24      	ble.n	800d30a <_printf_float+0xa2>
 800d2c0:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800d2c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d2c8:	d502      	bpl.n	800d2d0 <_printf_float+0x68>
 800d2ca:	232d      	movs	r3, #45	@ 0x2d
 800d2cc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d2d0:	498f      	ldr	r1, [pc, #572]	@ (800d510 <_printf_float+0x2a8>)
 800d2d2:	4b90      	ldr	r3, [pc, #576]	@ (800d514 <_printf_float+0x2ac>)
 800d2d4:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 800d2d8:	bf8c      	ite	hi
 800d2da:	4688      	movhi	r8, r1
 800d2dc:	4698      	movls	r8, r3
 800d2de:	f022 0204 	bic.w	r2, r2, #4
 800d2e2:	2303      	movs	r3, #3
 800d2e4:	6123      	str	r3, [r4, #16]
 800d2e6:	6022      	str	r2, [r4, #0]
 800d2e8:	f04f 0a00 	mov.w	sl, #0
 800d2ec:	9700      	str	r7, [sp, #0]
 800d2ee:	4633      	mov	r3, r6
 800d2f0:	aa0b      	add	r2, sp, #44	@ 0x2c
 800d2f2:	4621      	mov	r1, r4
 800d2f4:	4628      	mov	r0, r5
 800d2f6:	f000 f9d1 	bl	800d69c <_printf_common>
 800d2fa:	3001      	adds	r0, #1
 800d2fc:	f040 8089 	bne.w	800d412 <_printf_float+0x1aa>
 800d300:	f04f 30ff 	mov.w	r0, #4294967295
 800d304:	b00d      	add	sp, #52	@ 0x34
 800d306:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d30a:	eeb4 0b40 	vcmp.f64	d0, d0
 800d30e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d312:	d709      	bvc.n	800d328 <_printf_float+0xc0>
 800d314:	ee10 3a90 	vmov	r3, s1
 800d318:	2b00      	cmp	r3, #0
 800d31a:	bfbc      	itt	lt
 800d31c:	232d      	movlt	r3, #45	@ 0x2d
 800d31e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800d322:	497d      	ldr	r1, [pc, #500]	@ (800d518 <_printf_float+0x2b0>)
 800d324:	4b7d      	ldr	r3, [pc, #500]	@ (800d51c <_printf_float+0x2b4>)
 800d326:	e7d5      	b.n	800d2d4 <_printf_float+0x6c>
 800d328:	6863      	ldr	r3, [r4, #4]
 800d32a:	1c59      	adds	r1, r3, #1
 800d32c:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 800d330:	d139      	bne.n	800d3a6 <_printf_float+0x13e>
 800d332:	2306      	movs	r3, #6
 800d334:	6063      	str	r3, [r4, #4]
 800d336:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800d33a:	2300      	movs	r3, #0
 800d33c:	6022      	str	r2, [r4, #0]
 800d33e:	9303      	str	r3, [sp, #12]
 800d340:	ab0a      	add	r3, sp, #40	@ 0x28
 800d342:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800d346:	ab09      	add	r3, sp, #36	@ 0x24
 800d348:	9300      	str	r3, [sp, #0]
 800d34a:	6861      	ldr	r1, [r4, #4]
 800d34c:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800d350:	4628      	mov	r0, r5
 800d352:	f7ff fef9 	bl	800d148 <__cvt>
 800d356:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800d35a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800d35c:	4680      	mov	r8, r0
 800d35e:	d129      	bne.n	800d3b4 <_printf_float+0x14c>
 800d360:	1cc8      	adds	r0, r1, #3
 800d362:	db02      	blt.n	800d36a <_printf_float+0x102>
 800d364:	6863      	ldr	r3, [r4, #4]
 800d366:	4299      	cmp	r1, r3
 800d368:	dd41      	ble.n	800d3ee <_printf_float+0x186>
 800d36a:	f1a9 0902 	sub.w	r9, r9, #2
 800d36e:	fa5f f989 	uxtb.w	r9, r9
 800d372:	3901      	subs	r1, #1
 800d374:	464a      	mov	r2, r9
 800d376:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800d37a:	9109      	str	r1, [sp, #36]	@ 0x24
 800d37c:	f7ff ff38 	bl	800d1f0 <__exponent>
 800d380:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d382:	1813      	adds	r3, r2, r0
 800d384:	2a01      	cmp	r2, #1
 800d386:	4682      	mov	sl, r0
 800d388:	6123      	str	r3, [r4, #16]
 800d38a:	dc02      	bgt.n	800d392 <_printf_float+0x12a>
 800d38c:	6822      	ldr	r2, [r4, #0]
 800d38e:	07d2      	lsls	r2, r2, #31
 800d390:	d501      	bpl.n	800d396 <_printf_float+0x12e>
 800d392:	3301      	adds	r3, #1
 800d394:	6123      	str	r3, [r4, #16]
 800d396:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800d39a:	2b00      	cmp	r3, #0
 800d39c:	d0a6      	beq.n	800d2ec <_printf_float+0x84>
 800d39e:	232d      	movs	r3, #45	@ 0x2d
 800d3a0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d3a4:	e7a2      	b.n	800d2ec <_printf_float+0x84>
 800d3a6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800d3aa:	d1c4      	bne.n	800d336 <_printf_float+0xce>
 800d3ac:	2b00      	cmp	r3, #0
 800d3ae:	d1c2      	bne.n	800d336 <_printf_float+0xce>
 800d3b0:	2301      	movs	r3, #1
 800d3b2:	e7bf      	b.n	800d334 <_printf_float+0xcc>
 800d3b4:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800d3b8:	d9db      	bls.n	800d372 <_printf_float+0x10a>
 800d3ba:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 800d3be:	d118      	bne.n	800d3f2 <_printf_float+0x18a>
 800d3c0:	2900      	cmp	r1, #0
 800d3c2:	6863      	ldr	r3, [r4, #4]
 800d3c4:	dd0b      	ble.n	800d3de <_printf_float+0x176>
 800d3c6:	6121      	str	r1, [r4, #16]
 800d3c8:	b913      	cbnz	r3, 800d3d0 <_printf_float+0x168>
 800d3ca:	6822      	ldr	r2, [r4, #0]
 800d3cc:	07d0      	lsls	r0, r2, #31
 800d3ce:	d502      	bpl.n	800d3d6 <_printf_float+0x16e>
 800d3d0:	3301      	adds	r3, #1
 800d3d2:	440b      	add	r3, r1
 800d3d4:	6123      	str	r3, [r4, #16]
 800d3d6:	65a1      	str	r1, [r4, #88]	@ 0x58
 800d3d8:	f04f 0a00 	mov.w	sl, #0
 800d3dc:	e7db      	b.n	800d396 <_printf_float+0x12e>
 800d3de:	b913      	cbnz	r3, 800d3e6 <_printf_float+0x17e>
 800d3e0:	6822      	ldr	r2, [r4, #0]
 800d3e2:	07d2      	lsls	r2, r2, #31
 800d3e4:	d501      	bpl.n	800d3ea <_printf_float+0x182>
 800d3e6:	3302      	adds	r3, #2
 800d3e8:	e7f4      	b.n	800d3d4 <_printf_float+0x16c>
 800d3ea:	2301      	movs	r3, #1
 800d3ec:	e7f2      	b.n	800d3d4 <_printf_float+0x16c>
 800d3ee:	f04f 0967 	mov.w	r9, #103	@ 0x67
 800d3f2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d3f4:	4299      	cmp	r1, r3
 800d3f6:	db05      	blt.n	800d404 <_printf_float+0x19c>
 800d3f8:	6823      	ldr	r3, [r4, #0]
 800d3fa:	6121      	str	r1, [r4, #16]
 800d3fc:	07d8      	lsls	r0, r3, #31
 800d3fe:	d5ea      	bpl.n	800d3d6 <_printf_float+0x16e>
 800d400:	1c4b      	adds	r3, r1, #1
 800d402:	e7e7      	b.n	800d3d4 <_printf_float+0x16c>
 800d404:	2900      	cmp	r1, #0
 800d406:	bfd4      	ite	le
 800d408:	f1c1 0202 	rsble	r2, r1, #2
 800d40c:	2201      	movgt	r2, #1
 800d40e:	4413      	add	r3, r2
 800d410:	e7e0      	b.n	800d3d4 <_printf_float+0x16c>
 800d412:	6823      	ldr	r3, [r4, #0]
 800d414:	055a      	lsls	r2, r3, #21
 800d416:	d407      	bmi.n	800d428 <_printf_float+0x1c0>
 800d418:	6923      	ldr	r3, [r4, #16]
 800d41a:	4642      	mov	r2, r8
 800d41c:	4631      	mov	r1, r6
 800d41e:	4628      	mov	r0, r5
 800d420:	47b8      	blx	r7
 800d422:	3001      	adds	r0, #1
 800d424:	d12a      	bne.n	800d47c <_printf_float+0x214>
 800d426:	e76b      	b.n	800d300 <_printf_float+0x98>
 800d428:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800d42c:	f240 80e0 	bls.w	800d5f0 <_printf_float+0x388>
 800d430:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800d434:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800d438:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d43c:	d133      	bne.n	800d4a6 <_printf_float+0x23e>
 800d43e:	4a38      	ldr	r2, [pc, #224]	@ (800d520 <_printf_float+0x2b8>)
 800d440:	2301      	movs	r3, #1
 800d442:	4631      	mov	r1, r6
 800d444:	4628      	mov	r0, r5
 800d446:	47b8      	blx	r7
 800d448:	3001      	adds	r0, #1
 800d44a:	f43f af59 	beq.w	800d300 <_printf_float+0x98>
 800d44e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800d452:	4543      	cmp	r3, r8
 800d454:	db02      	blt.n	800d45c <_printf_float+0x1f4>
 800d456:	6823      	ldr	r3, [r4, #0]
 800d458:	07d8      	lsls	r0, r3, #31
 800d45a:	d50f      	bpl.n	800d47c <_printf_float+0x214>
 800d45c:	9b05      	ldr	r3, [sp, #20]
 800d45e:	465a      	mov	r2, fp
 800d460:	4631      	mov	r1, r6
 800d462:	4628      	mov	r0, r5
 800d464:	47b8      	blx	r7
 800d466:	3001      	adds	r0, #1
 800d468:	f43f af4a 	beq.w	800d300 <_printf_float+0x98>
 800d46c:	f04f 0900 	mov.w	r9, #0
 800d470:	f108 38ff 	add.w	r8, r8, #4294967295
 800d474:	f104 0a1a 	add.w	sl, r4, #26
 800d478:	45c8      	cmp	r8, r9
 800d47a:	dc09      	bgt.n	800d490 <_printf_float+0x228>
 800d47c:	6823      	ldr	r3, [r4, #0]
 800d47e:	079b      	lsls	r3, r3, #30
 800d480:	f100 8107 	bmi.w	800d692 <_printf_float+0x42a>
 800d484:	68e0      	ldr	r0, [r4, #12]
 800d486:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d488:	4298      	cmp	r0, r3
 800d48a:	bfb8      	it	lt
 800d48c:	4618      	movlt	r0, r3
 800d48e:	e739      	b.n	800d304 <_printf_float+0x9c>
 800d490:	2301      	movs	r3, #1
 800d492:	4652      	mov	r2, sl
 800d494:	4631      	mov	r1, r6
 800d496:	4628      	mov	r0, r5
 800d498:	47b8      	blx	r7
 800d49a:	3001      	adds	r0, #1
 800d49c:	f43f af30 	beq.w	800d300 <_printf_float+0x98>
 800d4a0:	f109 0901 	add.w	r9, r9, #1
 800d4a4:	e7e8      	b.n	800d478 <_printf_float+0x210>
 800d4a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d4a8:	2b00      	cmp	r3, #0
 800d4aa:	dc3b      	bgt.n	800d524 <_printf_float+0x2bc>
 800d4ac:	4a1c      	ldr	r2, [pc, #112]	@ (800d520 <_printf_float+0x2b8>)
 800d4ae:	2301      	movs	r3, #1
 800d4b0:	4631      	mov	r1, r6
 800d4b2:	4628      	mov	r0, r5
 800d4b4:	47b8      	blx	r7
 800d4b6:	3001      	adds	r0, #1
 800d4b8:	f43f af22 	beq.w	800d300 <_printf_float+0x98>
 800d4bc:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800d4c0:	ea59 0303 	orrs.w	r3, r9, r3
 800d4c4:	d102      	bne.n	800d4cc <_printf_float+0x264>
 800d4c6:	6823      	ldr	r3, [r4, #0]
 800d4c8:	07d9      	lsls	r1, r3, #31
 800d4ca:	d5d7      	bpl.n	800d47c <_printf_float+0x214>
 800d4cc:	9b05      	ldr	r3, [sp, #20]
 800d4ce:	465a      	mov	r2, fp
 800d4d0:	4631      	mov	r1, r6
 800d4d2:	4628      	mov	r0, r5
 800d4d4:	47b8      	blx	r7
 800d4d6:	3001      	adds	r0, #1
 800d4d8:	f43f af12 	beq.w	800d300 <_printf_float+0x98>
 800d4dc:	f04f 0a00 	mov.w	sl, #0
 800d4e0:	f104 0b1a 	add.w	fp, r4, #26
 800d4e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d4e6:	425b      	negs	r3, r3
 800d4e8:	4553      	cmp	r3, sl
 800d4ea:	dc01      	bgt.n	800d4f0 <_printf_float+0x288>
 800d4ec:	464b      	mov	r3, r9
 800d4ee:	e794      	b.n	800d41a <_printf_float+0x1b2>
 800d4f0:	2301      	movs	r3, #1
 800d4f2:	465a      	mov	r2, fp
 800d4f4:	4631      	mov	r1, r6
 800d4f6:	4628      	mov	r0, r5
 800d4f8:	47b8      	blx	r7
 800d4fa:	3001      	adds	r0, #1
 800d4fc:	f43f af00 	beq.w	800d300 <_printf_float+0x98>
 800d500:	f10a 0a01 	add.w	sl, sl, #1
 800d504:	e7ee      	b.n	800d4e4 <_printf_float+0x27c>
 800d506:	bf00      	nop
 800d508:	ffffffff 	.word	0xffffffff
 800d50c:	7fefffff 	.word	0x7fefffff
 800d510:	080118d4 	.word	0x080118d4
 800d514:	080118d0 	.word	0x080118d0
 800d518:	080118dc 	.word	0x080118dc
 800d51c:	080118d8 	.word	0x080118d8
 800d520:	080118e0 	.word	0x080118e0
 800d524:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800d526:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800d52a:	4553      	cmp	r3, sl
 800d52c:	bfa8      	it	ge
 800d52e:	4653      	movge	r3, sl
 800d530:	2b00      	cmp	r3, #0
 800d532:	4699      	mov	r9, r3
 800d534:	dc37      	bgt.n	800d5a6 <_printf_float+0x33e>
 800d536:	2300      	movs	r3, #0
 800d538:	9307      	str	r3, [sp, #28]
 800d53a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d53e:	f104 021a 	add.w	r2, r4, #26
 800d542:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800d544:	9907      	ldr	r1, [sp, #28]
 800d546:	9306      	str	r3, [sp, #24]
 800d548:	eba3 0309 	sub.w	r3, r3, r9
 800d54c:	428b      	cmp	r3, r1
 800d54e:	dc31      	bgt.n	800d5b4 <_printf_float+0x34c>
 800d550:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d552:	459a      	cmp	sl, r3
 800d554:	dc3b      	bgt.n	800d5ce <_printf_float+0x366>
 800d556:	6823      	ldr	r3, [r4, #0]
 800d558:	07da      	lsls	r2, r3, #31
 800d55a:	d438      	bmi.n	800d5ce <_printf_float+0x366>
 800d55c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d55e:	ebaa 0903 	sub.w	r9, sl, r3
 800d562:	9b06      	ldr	r3, [sp, #24]
 800d564:	ebaa 0303 	sub.w	r3, sl, r3
 800d568:	4599      	cmp	r9, r3
 800d56a:	bfa8      	it	ge
 800d56c:	4699      	movge	r9, r3
 800d56e:	f1b9 0f00 	cmp.w	r9, #0
 800d572:	dc34      	bgt.n	800d5de <_printf_float+0x376>
 800d574:	f04f 0800 	mov.w	r8, #0
 800d578:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d57c:	f104 0b1a 	add.w	fp, r4, #26
 800d580:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d582:	ebaa 0303 	sub.w	r3, sl, r3
 800d586:	eba3 0309 	sub.w	r3, r3, r9
 800d58a:	4543      	cmp	r3, r8
 800d58c:	f77f af76 	ble.w	800d47c <_printf_float+0x214>
 800d590:	2301      	movs	r3, #1
 800d592:	465a      	mov	r2, fp
 800d594:	4631      	mov	r1, r6
 800d596:	4628      	mov	r0, r5
 800d598:	47b8      	blx	r7
 800d59a:	3001      	adds	r0, #1
 800d59c:	f43f aeb0 	beq.w	800d300 <_printf_float+0x98>
 800d5a0:	f108 0801 	add.w	r8, r8, #1
 800d5a4:	e7ec      	b.n	800d580 <_printf_float+0x318>
 800d5a6:	4642      	mov	r2, r8
 800d5a8:	4631      	mov	r1, r6
 800d5aa:	4628      	mov	r0, r5
 800d5ac:	47b8      	blx	r7
 800d5ae:	3001      	adds	r0, #1
 800d5b0:	d1c1      	bne.n	800d536 <_printf_float+0x2ce>
 800d5b2:	e6a5      	b.n	800d300 <_printf_float+0x98>
 800d5b4:	2301      	movs	r3, #1
 800d5b6:	4631      	mov	r1, r6
 800d5b8:	4628      	mov	r0, r5
 800d5ba:	9206      	str	r2, [sp, #24]
 800d5bc:	47b8      	blx	r7
 800d5be:	3001      	adds	r0, #1
 800d5c0:	f43f ae9e 	beq.w	800d300 <_printf_float+0x98>
 800d5c4:	9b07      	ldr	r3, [sp, #28]
 800d5c6:	9a06      	ldr	r2, [sp, #24]
 800d5c8:	3301      	adds	r3, #1
 800d5ca:	9307      	str	r3, [sp, #28]
 800d5cc:	e7b9      	b.n	800d542 <_printf_float+0x2da>
 800d5ce:	9b05      	ldr	r3, [sp, #20]
 800d5d0:	465a      	mov	r2, fp
 800d5d2:	4631      	mov	r1, r6
 800d5d4:	4628      	mov	r0, r5
 800d5d6:	47b8      	blx	r7
 800d5d8:	3001      	adds	r0, #1
 800d5da:	d1bf      	bne.n	800d55c <_printf_float+0x2f4>
 800d5dc:	e690      	b.n	800d300 <_printf_float+0x98>
 800d5de:	9a06      	ldr	r2, [sp, #24]
 800d5e0:	464b      	mov	r3, r9
 800d5e2:	4442      	add	r2, r8
 800d5e4:	4631      	mov	r1, r6
 800d5e6:	4628      	mov	r0, r5
 800d5e8:	47b8      	blx	r7
 800d5ea:	3001      	adds	r0, #1
 800d5ec:	d1c2      	bne.n	800d574 <_printf_float+0x30c>
 800d5ee:	e687      	b.n	800d300 <_printf_float+0x98>
 800d5f0:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 800d5f4:	f1b9 0f01 	cmp.w	r9, #1
 800d5f8:	dc01      	bgt.n	800d5fe <_printf_float+0x396>
 800d5fa:	07db      	lsls	r3, r3, #31
 800d5fc:	d536      	bpl.n	800d66c <_printf_float+0x404>
 800d5fe:	2301      	movs	r3, #1
 800d600:	4642      	mov	r2, r8
 800d602:	4631      	mov	r1, r6
 800d604:	4628      	mov	r0, r5
 800d606:	47b8      	blx	r7
 800d608:	3001      	adds	r0, #1
 800d60a:	f43f ae79 	beq.w	800d300 <_printf_float+0x98>
 800d60e:	9b05      	ldr	r3, [sp, #20]
 800d610:	465a      	mov	r2, fp
 800d612:	4631      	mov	r1, r6
 800d614:	4628      	mov	r0, r5
 800d616:	47b8      	blx	r7
 800d618:	3001      	adds	r0, #1
 800d61a:	f43f ae71 	beq.w	800d300 <_printf_float+0x98>
 800d61e:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800d622:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800d626:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d62a:	f109 39ff 	add.w	r9, r9, #4294967295
 800d62e:	d018      	beq.n	800d662 <_printf_float+0x3fa>
 800d630:	464b      	mov	r3, r9
 800d632:	f108 0201 	add.w	r2, r8, #1
 800d636:	4631      	mov	r1, r6
 800d638:	4628      	mov	r0, r5
 800d63a:	47b8      	blx	r7
 800d63c:	3001      	adds	r0, #1
 800d63e:	d10c      	bne.n	800d65a <_printf_float+0x3f2>
 800d640:	e65e      	b.n	800d300 <_printf_float+0x98>
 800d642:	2301      	movs	r3, #1
 800d644:	465a      	mov	r2, fp
 800d646:	4631      	mov	r1, r6
 800d648:	4628      	mov	r0, r5
 800d64a:	47b8      	blx	r7
 800d64c:	3001      	adds	r0, #1
 800d64e:	f43f ae57 	beq.w	800d300 <_printf_float+0x98>
 800d652:	f108 0801 	add.w	r8, r8, #1
 800d656:	45c8      	cmp	r8, r9
 800d658:	dbf3      	blt.n	800d642 <_printf_float+0x3da>
 800d65a:	4653      	mov	r3, sl
 800d65c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800d660:	e6dc      	b.n	800d41c <_printf_float+0x1b4>
 800d662:	f04f 0800 	mov.w	r8, #0
 800d666:	f104 0b1a 	add.w	fp, r4, #26
 800d66a:	e7f4      	b.n	800d656 <_printf_float+0x3ee>
 800d66c:	2301      	movs	r3, #1
 800d66e:	4642      	mov	r2, r8
 800d670:	e7e1      	b.n	800d636 <_printf_float+0x3ce>
 800d672:	2301      	movs	r3, #1
 800d674:	464a      	mov	r2, r9
 800d676:	4631      	mov	r1, r6
 800d678:	4628      	mov	r0, r5
 800d67a:	47b8      	blx	r7
 800d67c:	3001      	adds	r0, #1
 800d67e:	f43f ae3f 	beq.w	800d300 <_printf_float+0x98>
 800d682:	f108 0801 	add.w	r8, r8, #1
 800d686:	68e3      	ldr	r3, [r4, #12]
 800d688:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800d68a:	1a5b      	subs	r3, r3, r1
 800d68c:	4543      	cmp	r3, r8
 800d68e:	dcf0      	bgt.n	800d672 <_printf_float+0x40a>
 800d690:	e6f8      	b.n	800d484 <_printf_float+0x21c>
 800d692:	f04f 0800 	mov.w	r8, #0
 800d696:	f104 0919 	add.w	r9, r4, #25
 800d69a:	e7f4      	b.n	800d686 <_printf_float+0x41e>

0800d69c <_printf_common>:
 800d69c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d6a0:	4616      	mov	r6, r2
 800d6a2:	4698      	mov	r8, r3
 800d6a4:	688a      	ldr	r2, [r1, #8]
 800d6a6:	690b      	ldr	r3, [r1, #16]
 800d6a8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800d6ac:	4293      	cmp	r3, r2
 800d6ae:	bfb8      	it	lt
 800d6b0:	4613      	movlt	r3, r2
 800d6b2:	6033      	str	r3, [r6, #0]
 800d6b4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800d6b8:	4607      	mov	r7, r0
 800d6ba:	460c      	mov	r4, r1
 800d6bc:	b10a      	cbz	r2, 800d6c2 <_printf_common+0x26>
 800d6be:	3301      	adds	r3, #1
 800d6c0:	6033      	str	r3, [r6, #0]
 800d6c2:	6823      	ldr	r3, [r4, #0]
 800d6c4:	0699      	lsls	r1, r3, #26
 800d6c6:	bf42      	ittt	mi
 800d6c8:	6833      	ldrmi	r3, [r6, #0]
 800d6ca:	3302      	addmi	r3, #2
 800d6cc:	6033      	strmi	r3, [r6, #0]
 800d6ce:	6825      	ldr	r5, [r4, #0]
 800d6d0:	f015 0506 	ands.w	r5, r5, #6
 800d6d4:	d106      	bne.n	800d6e4 <_printf_common+0x48>
 800d6d6:	f104 0a19 	add.w	sl, r4, #25
 800d6da:	68e3      	ldr	r3, [r4, #12]
 800d6dc:	6832      	ldr	r2, [r6, #0]
 800d6de:	1a9b      	subs	r3, r3, r2
 800d6e0:	42ab      	cmp	r3, r5
 800d6e2:	dc26      	bgt.n	800d732 <_printf_common+0x96>
 800d6e4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800d6e8:	6822      	ldr	r2, [r4, #0]
 800d6ea:	3b00      	subs	r3, #0
 800d6ec:	bf18      	it	ne
 800d6ee:	2301      	movne	r3, #1
 800d6f0:	0692      	lsls	r2, r2, #26
 800d6f2:	d42b      	bmi.n	800d74c <_printf_common+0xb0>
 800d6f4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800d6f8:	4641      	mov	r1, r8
 800d6fa:	4638      	mov	r0, r7
 800d6fc:	47c8      	blx	r9
 800d6fe:	3001      	adds	r0, #1
 800d700:	d01e      	beq.n	800d740 <_printf_common+0xa4>
 800d702:	6823      	ldr	r3, [r4, #0]
 800d704:	6922      	ldr	r2, [r4, #16]
 800d706:	f003 0306 	and.w	r3, r3, #6
 800d70a:	2b04      	cmp	r3, #4
 800d70c:	bf02      	ittt	eq
 800d70e:	68e5      	ldreq	r5, [r4, #12]
 800d710:	6833      	ldreq	r3, [r6, #0]
 800d712:	1aed      	subeq	r5, r5, r3
 800d714:	68a3      	ldr	r3, [r4, #8]
 800d716:	bf0c      	ite	eq
 800d718:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d71c:	2500      	movne	r5, #0
 800d71e:	4293      	cmp	r3, r2
 800d720:	bfc4      	itt	gt
 800d722:	1a9b      	subgt	r3, r3, r2
 800d724:	18ed      	addgt	r5, r5, r3
 800d726:	2600      	movs	r6, #0
 800d728:	341a      	adds	r4, #26
 800d72a:	42b5      	cmp	r5, r6
 800d72c:	d11a      	bne.n	800d764 <_printf_common+0xc8>
 800d72e:	2000      	movs	r0, #0
 800d730:	e008      	b.n	800d744 <_printf_common+0xa8>
 800d732:	2301      	movs	r3, #1
 800d734:	4652      	mov	r2, sl
 800d736:	4641      	mov	r1, r8
 800d738:	4638      	mov	r0, r7
 800d73a:	47c8      	blx	r9
 800d73c:	3001      	adds	r0, #1
 800d73e:	d103      	bne.n	800d748 <_printf_common+0xac>
 800d740:	f04f 30ff 	mov.w	r0, #4294967295
 800d744:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d748:	3501      	adds	r5, #1
 800d74a:	e7c6      	b.n	800d6da <_printf_common+0x3e>
 800d74c:	18e1      	adds	r1, r4, r3
 800d74e:	1c5a      	adds	r2, r3, #1
 800d750:	2030      	movs	r0, #48	@ 0x30
 800d752:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800d756:	4422      	add	r2, r4
 800d758:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800d75c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800d760:	3302      	adds	r3, #2
 800d762:	e7c7      	b.n	800d6f4 <_printf_common+0x58>
 800d764:	2301      	movs	r3, #1
 800d766:	4622      	mov	r2, r4
 800d768:	4641      	mov	r1, r8
 800d76a:	4638      	mov	r0, r7
 800d76c:	47c8      	blx	r9
 800d76e:	3001      	adds	r0, #1
 800d770:	d0e6      	beq.n	800d740 <_printf_common+0xa4>
 800d772:	3601      	adds	r6, #1
 800d774:	e7d9      	b.n	800d72a <_printf_common+0x8e>
	...

0800d778 <_printf_i>:
 800d778:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d77c:	7e0f      	ldrb	r7, [r1, #24]
 800d77e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800d780:	2f78      	cmp	r7, #120	@ 0x78
 800d782:	4691      	mov	r9, r2
 800d784:	4680      	mov	r8, r0
 800d786:	460c      	mov	r4, r1
 800d788:	469a      	mov	sl, r3
 800d78a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800d78e:	d807      	bhi.n	800d7a0 <_printf_i+0x28>
 800d790:	2f62      	cmp	r7, #98	@ 0x62
 800d792:	d80a      	bhi.n	800d7aa <_printf_i+0x32>
 800d794:	2f00      	cmp	r7, #0
 800d796:	f000 80d1 	beq.w	800d93c <_printf_i+0x1c4>
 800d79a:	2f58      	cmp	r7, #88	@ 0x58
 800d79c:	f000 80b8 	beq.w	800d910 <_printf_i+0x198>
 800d7a0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d7a4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800d7a8:	e03a      	b.n	800d820 <_printf_i+0xa8>
 800d7aa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800d7ae:	2b15      	cmp	r3, #21
 800d7b0:	d8f6      	bhi.n	800d7a0 <_printf_i+0x28>
 800d7b2:	a101      	add	r1, pc, #4	@ (adr r1, 800d7b8 <_printf_i+0x40>)
 800d7b4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800d7b8:	0800d811 	.word	0x0800d811
 800d7bc:	0800d825 	.word	0x0800d825
 800d7c0:	0800d7a1 	.word	0x0800d7a1
 800d7c4:	0800d7a1 	.word	0x0800d7a1
 800d7c8:	0800d7a1 	.word	0x0800d7a1
 800d7cc:	0800d7a1 	.word	0x0800d7a1
 800d7d0:	0800d825 	.word	0x0800d825
 800d7d4:	0800d7a1 	.word	0x0800d7a1
 800d7d8:	0800d7a1 	.word	0x0800d7a1
 800d7dc:	0800d7a1 	.word	0x0800d7a1
 800d7e0:	0800d7a1 	.word	0x0800d7a1
 800d7e4:	0800d923 	.word	0x0800d923
 800d7e8:	0800d84f 	.word	0x0800d84f
 800d7ec:	0800d8dd 	.word	0x0800d8dd
 800d7f0:	0800d7a1 	.word	0x0800d7a1
 800d7f4:	0800d7a1 	.word	0x0800d7a1
 800d7f8:	0800d945 	.word	0x0800d945
 800d7fc:	0800d7a1 	.word	0x0800d7a1
 800d800:	0800d84f 	.word	0x0800d84f
 800d804:	0800d7a1 	.word	0x0800d7a1
 800d808:	0800d7a1 	.word	0x0800d7a1
 800d80c:	0800d8e5 	.word	0x0800d8e5
 800d810:	6833      	ldr	r3, [r6, #0]
 800d812:	1d1a      	adds	r2, r3, #4
 800d814:	681b      	ldr	r3, [r3, #0]
 800d816:	6032      	str	r2, [r6, #0]
 800d818:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d81c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800d820:	2301      	movs	r3, #1
 800d822:	e09c      	b.n	800d95e <_printf_i+0x1e6>
 800d824:	6833      	ldr	r3, [r6, #0]
 800d826:	6820      	ldr	r0, [r4, #0]
 800d828:	1d19      	adds	r1, r3, #4
 800d82a:	6031      	str	r1, [r6, #0]
 800d82c:	0606      	lsls	r6, r0, #24
 800d82e:	d501      	bpl.n	800d834 <_printf_i+0xbc>
 800d830:	681d      	ldr	r5, [r3, #0]
 800d832:	e003      	b.n	800d83c <_printf_i+0xc4>
 800d834:	0645      	lsls	r5, r0, #25
 800d836:	d5fb      	bpl.n	800d830 <_printf_i+0xb8>
 800d838:	f9b3 5000 	ldrsh.w	r5, [r3]
 800d83c:	2d00      	cmp	r5, #0
 800d83e:	da03      	bge.n	800d848 <_printf_i+0xd0>
 800d840:	232d      	movs	r3, #45	@ 0x2d
 800d842:	426d      	negs	r5, r5
 800d844:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d848:	4858      	ldr	r0, [pc, #352]	@ (800d9ac <_printf_i+0x234>)
 800d84a:	230a      	movs	r3, #10
 800d84c:	e011      	b.n	800d872 <_printf_i+0xfa>
 800d84e:	6821      	ldr	r1, [r4, #0]
 800d850:	6833      	ldr	r3, [r6, #0]
 800d852:	0608      	lsls	r0, r1, #24
 800d854:	f853 5b04 	ldr.w	r5, [r3], #4
 800d858:	d402      	bmi.n	800d860 <_printf_i+0xe8>
 800d85a:	0649      	lsls	r1, r1, #25
 800d85c:	bf48      	it	mi
 800d85e:	b2ad      	uxthmi	r5, r5
 800d860:	2f6f      	cmp	r7, #111	@ 0x6f
 800d862:	4852      	ldr	r0, [pc, #328]	@ (800d9ac <_printf_i+0x234>)
 800d864:	6033      	str	r3, [r6, #0]
 800d866:	bf14      	ite	ne
 800d868:	230a      	movne	r3, #10
 800d86a:	2308      	moveq	r3, #8
 800d86c:	2100      	movs	r1, #0
 800d86e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800d872:	6866      	ldr	r6, [r4, #4]
 800d874:	60a6      	str	r6, [r4, #8]
 800d876:	2e00      	cmp	r6, #0
 800d878:	db05      	blt.n	800d886 <_printf_i+0x10e>
 800d87a:	6821      	ldr	r1, [r4, #0]
 800d87c:	432e      	orrs	r6, r5
 800d87e:	f021 0104 	bic.w	r1, r1, #4
 800d882:	6021      	str	r1, [r4, #0]
 800d884:	d04b      	beq.n	800d91e <_printf_i+0x1a6>
 800d886:	4616      	mov	r6, r2
 800d888:	fbb5 f1f3 	udiv	r1, r5, r3
 800d88c:	fb03 5711 	mls	r7, r3, r1, r5
 800d890:	5dc7      	ldrb	r7, [r0, r7]
 800d892:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800d896:	462f      	mov	r7, r5
 800d898:	42bb      	cmp	r3, r7
 800d89a:	460d      	mov	r5, r1
 800d89c:	d9f4      	bls.n	800d888 <_printf_i+0x110>
 800d89e:	2b08      	cmp	r3, #8
 800d8a0:	d10b      	bne.n	800d8ba <_printf_i+0x142>
 800d8a2:	6823      	ldr	r3, [r4, #0]
 800d8a4:	07df      	lsls	r7, r3, #31
 800d8a6:	d508      	bpl.n	800d8ba <_printf_i+0x142>
 800d8a8:	6923      	ldr	r3, [r4, #16]
 800d8aa:	6861      	ldr	r1, [r4, #4]
 800d8ac:	4299      	cmp	r1, r3
 800d8ae:	bfde      	ittt	le
 800d8b0:	2330      	movle	r3, #48	@ 0x30
 800d8b2:	f806 3c01 	strble.w	r3, [r6, #-1]
 800d8b6:	f106 36ff 	addle.w	r6, r6, #4294967295
 800d8ba:	1b92      	subs	r2, r2, r6
 800d8bc:	6122      	str	r2, [r4, #16]
 800d8be:	f8cd a000 	str.w	sl, [sp]
 800d8c2:	464b      	mov	r3, r9
 800d8c4:	aa03      	add	r2, sp, #12
 800d8c6:	4621      	mov	r1, r4
 800d8c8:	4640      	mov	r0, r8
 800d8ca:	f7ff fee7 	bl	800d69c <_printf_common>
 800d8ce:	3001      	adds	r0, #1
 800d8d0:	d14a      	bne.n	800d968 <_printf_i+0x1f0>
 800d8d2:	f04f 30ff 	mov.w	r0, #4294967295
 800d8d6:	b004      	add	sp, #16
 800d8d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d8dc:	6823      	ldr	r3, [r4, #0]
 800d8de:	f043 0320 	orr.w	r3, r3, #32
 800d8e2:	6023      	str	r3, [r4, #0]
 800d8e4:	4832      	ldr	r0, [pc, #200]	@ (800d9b0 <_printf_i+0x238>)
 800d8e6:	2778      	movs	r7, #120	@ 0x78
 800d8e8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800d8ec:	6823      	ldr	r3, [r4, #0]
 800d8ee:	6831      	ldr	r1, [r6, #0]
 800d8f0:	061f      	lsls	r7, r3, #24
 800d8f2:	f851 5b04 	ldr.w	r5, [r1], #4
 800d8f6:	d402      	bmi.n	800d8fe <_printf_i+0x186>
 800d8f8:	065f      	lsls	r7, r3, #25
 800d8fa:	bf48      	it	mi
 800d8fc:	b2ad      	uxthmi	r5, r5
 800d8fe:	6031      	str	r1, [r6, #0]
 800d900:	07d9      	lsls	r1, r3, #31
 800d902:	bf44      	itt	mi
 800d904:	f043 0320 	orrmi.w	r3, r3, #32
 800d908:	6023      	strmi	r3, [r4, #0]
 800d90a:	b11d      	cbz	r5, 800d914 <_printf_i+0x19c>
 800d90c:	2310      	movs	r3, #16
 800d90e:	e7ad      	b.n	800d86c <_printf_i+0xf4>
 800d910:	4826      	ldr	r0, [pc, #152]	@ (800d9ac <_printf_i+0x234>)
 800d912:	e7e9      	b.n	800d8e8 <_printf_i+0x170>
 800d914:	6823      	ldr	r3, [r4, #0]
 800d916:	f023 0320 	bic.w	r3, r3, #32
 800d91a:	6023      	str	r3, [r4, #0]
 800d91c:	e7f6      	b.n	800d90c <_printf_i+0x194>
 800d91e:	4616      	mov	r6, r2
 800d920:	e7bd      	b.n	800d89e <_printf_i+0x126>
 800d922:	6833      	ldr	r3, [r6, #0]
 800d924:	6825      	ldr	r5, [r4, #0]
 800d926:	6961      	ldr	r1, [r4, #20]
 800d928:	1d18      	adds	r0, r3, #4
 800d92a:	6030      	str	r0, [r6, #0]
 800d92c:	062e      	lsls	r6, r5, #24
 800d92e:	681b      	ldr	r3, [r3, #0]
 800d930:	d501      	bpl.n	800d936 <_printf_i+0x1be>
 800d932:	6019      	str	r1, [r3, #0]
 800d934:	e002      	b.n	800d93c <_printf_i+0x1c4>
 800d936:	0668      	lsls	r0, r5, #25
 800d938:	d5fb      	bpl.n	800d932 <_printf_i+0x1ba>
 800d93a:	8019      	strh	r1, [r3, #0]
 800d93c:	2300      	movs	r3, #0
 800d93e:	6123      	str	r3, [r4, #16]
 800d940:	4616      	mov	r6, r2
 800d942:	e7bc      	b.n	800d8be <_printf_i+0x146>
 800d944:	6833      	ldr	r3, [r6, #0]
 800d946:	1d1a      	adds	r2, r3, #4
 800d948:	6032      	str	r2, [r6, #0]
 800d94a:	681e      	ldr	r6, [r3, #0]
 800d94c:	6862      	ldr	r2, [r4, #4]
 800d94e:	2100      	movs	r1, #0
 800d950:	4630      	mov	r0, r6
 800d952:	f7f2 fcc5 	bl	80002e0 <memchr>
 800d956:	b108      	cbz	r0, 800d95c <_printf_i+0x1e4>
 800d958:	1b80      	subs	r0, r0, r6
 800d95a:	6060      	str	r0, [r4, #4]
 800d95c:	6863      	ldr	r3, [r4, #4]
 800d95e:	6123      	str	r3, [r4, #16]
 800d960:	2300      	movs	r3, #0
 800d962:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d966:	e7aa      	b.n	800d8be <_printf_i+0x146>
 800d968:	6923      	ldr	r3, [r4, #16]
 800d96a:	4632      	mov	r2, r6
 800d96c:	4649      	mov	r1, r9
 800d96e:	4640      	mov	r0, r8
 800d970:	47d0      	blx	sl
 800d972:	3001      	adds	r0, #1
 800d974:	d0ad      	beq.n	800d8d2 <_printf_i+0x15a>
 800d976:	6823      	ldr	r3, [r4, #0]
 800d978:	079b      	lsls	r3, r3, #30
 800d97a:	d413      	bmi.n	800d9a4 <_printf_i+0x22c>
 800d97c:	68e0      	ldr	r0, [r4, #12]
 800d97e:	9b03      	ldr	r3, [sp, #12]
 800d980:	4298      	cmp	r0, r3
 800d982:	bfb8      	it	lt
 800d984:	4618      	movlt	r0, r3
 800d986:	e7a6      	b.n	800d8d6 <_printf_i+0x15e>
 800d988:	2301      	movs	r3, #1
 800d98a:	4632      	mov	r2, r6
 800d98c:	4649      	mov	r1, r9
 800d98e:	4640      	mov	r0, r8
 800d990:	47d0      	blx	sl
 800d992:	3001      	adds	r0, #1
 800d994:	d09d      	beq.n	800d8d2 <_printf_i+0x15a>
 800d996:	3501      	adds	r5, #1
 800d998:	68e3      	ldr	r3, [r4, #12]
 800d99a:	9903      	ldr	r1, [sp, #12]
 800d99c:	1a5b      	subs	r3, r3, r1
 800d99e:	42ab      	cmp	r3, r5
 800d9a0:	dcf2      	bgt.n	800d988 <_printf_i+0x210>
 800d9a2:	e7eb      	b.n	800d97c <_printf_i+0x204>
 800d9a4:	2500      	movs	r5, #0
 800d9a6:	f104 0619 	add.w	r6, r4, #25
 800d9aa:	e7f5      	b.n	800d998 <_printf_i+0x220>
 800d9ac:	080118e2 	.word	0x080118e2
 800d9b0:	080118f3 	.word	0x080118f3

0800d9b4 <_scanf_float>:
 800d9b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d9b8:	b087      	sub	sp, #28
 800d9ba:	4691      	mov	r9, r2
 800d9bc:	9303      	str	r3, [sp, #12]
 800d9be:	688b      	ldr	r3, [r1, #8]
 800d9c0:	1e5a      	subs	r2, r3, #1
 800d9c2:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800d9c6:	bf81      	itttt	hi
 800d9c8:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800d9cc:	eb03 0b05 	addhi.w	fp, r3, r5
 800d9d0:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800d9d4:	608b      	strhi	r3, [r1, #8]
 800d9d6:	680b      	ldr	r3, [r1, #0]
 800d9d8:	460a      	mov	r2, r1
 800d9da:	f04f 0500 	mov.w	r5, #0
 800d9de:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800d9e2:	f842 3b1c 	str.w	r3, [r2], #28
 800d9e6:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800d9ea:	4680      	mov	r8, r0
 800d9ec:	460c      	mov	r4, r1
 800d9ee:	bf98      	it	ls
 800d9f0:	f04f 0b00 	movls.w	fp, #0
 800d9f4:	9201      	str	r2, [sp, #4]
 800d9f6:	4616      	mov	r6, r2
 800d9f8:	46aa      	mov	sl, r5
 800d9fa:	462f      	mov	r7, r5
 800d9fc:	9502      	str	r5, [sp, #8]
 800d9fe:	68a2      	ldr	r2, [r4, #8]
 800da00:	b15a      	cbz	r2, 800da1a <_scanf_float+0x66>
 800da02:	f8d9 3000 	ldr.w	r3, [r9]
 800da06:	781b      	ldrb	r3, [r3, #0]
 800da08:	2b4e      	cmp	r3, #78	@ 0x4e
 800da0a:	d863      	bhi.n	800dad4 <_scanf_float+0x120>
 800da0c:	2b40      	cmp	r3, #64	@ 0x40
 800da0e:	d83b      	bhi.n	800da88 <_scanf_float+0xd4>
 800da10:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800da14:	b2c8      	uxtb	r0, r1
 800da16:	280e      	cmp	r0, #14
 800da18:	d939      	bls.n	800da8e <_scanf_float+0xda>
 800da1a:	b11f      	cbz	r7, 800da24 <_scanf_float+0x70>
 800da1c:	6823      	ldr	r3, [r4, #0]
 800da1e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800da22:	6023      	str	r3, [r4, #0]
 800da24:	f10a 3aff 	add.w	sl, sl, #4294967295
 800da28:	f1ba 0f01 	cmp.w	sl, #1
 800da2c:	f200 8114 	bhi.w	800dc58 <_scanf_float+0x2a4>
 800da30:	9b01      	ldr	r3, [sp, #4]
 800da32:	429e      	cmp	r6, r3
 800da34:	f200 8105 	bhi.w	800dc42 <_scanf_float+0x28e>
 800da38:	2001      	movs	r0, #1
 800da3a:	b007      	add	sp, #28
 800da3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800da40:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800da44:	2a0d      	cmp	r2, #13
 800da46:	d8e8      	bhi.n	800da1a <_scanf_float+0x66>
 800da48:	a101      	add	r1, pc, #4	@ (adr r1, 800da50 <_scanf_float+0x9c>)
 800da4a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800da4e:	bf00      	nop
 800da50:	0800db99 	.word	0x0800db99
 800da54:	0800da1b 	.word	0x0800da1b
 800da58:	0800da1b 	.word	0x0800da1b
 800da5c:	0800da1b 	.word	0x0800da1b
 800da60:	0800dbf5 	.word	0x0800dbf5
 800da64:	0800dbcf 	.word	0x0800dbcf
 800da68:	0800da1b 	.word	0x0800da1b
 800da6c:	0800da1b 	.word	0x0800da1b
 800da70:	0800dba7 	.word	0x0800dba7
 800da74:	0800da1b 	.word	0x0800da1b
 800da78:	0800da1b 	.word	0x0800da1b
 800da7c:	0800da1b 	.word	0x0800da1b
 800da80:	0800da1b 	.word	0x0800da1b
 800da84:	0800db63 	.word	0x0800db63
 800da88:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800da8c:	e7da      	b.n	800da44 <_scanf_float+0x90>
 800da8e:	290e      	cmp	r1, #14
 800da90:	d8c3      	bhi.n	800da1a <_scanf_float+0x66>
 800da92:	a001      	add	r0, pc, #4	@ (adr r0, 800da98 <_scanf_float+0xe4>)
 800da94:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800da98:	0800db53 	.word	0x0800db53
 800da9c:	0800da1b 	.word	0x0800da1b
 800daa0:	0800db53 	.word	0x0800db53
 800daa4:	0800dbe3 	.word	0x0800dbe3
 800daa8:	0800da1b 	.word	0x0800da1b
 800daac:	0800daf5 	.word	0x0800daf5
 800dab0:	0800db39 	.word	0x0800db39
 800dab4:	0800db39 	.word	0x0800db39
 800dab8:	0800db39 	.word	0x0800db39
 800dabc:	0800db39 	.word	0x0800db39
 800dac0:	0800db39 	.word	0x0800db39
 800dac4:	0800db39 	.word	0x0800db39
 800dac8:	0800db39 	.word	0x0800db39
 800dacc:	0800db39 	.word	0x0800db39
 800dad0:	0800db39 	.word	0x0800db39
 800dad4:	2b6e      	cmp	r3, #110	@ 0x6e
 800dad6:	d809      	bhi.n	800daec <_scanf_float+0x138>
 800dad8:	2b60      	cmp	r3, #96	@ 0x60
 800dada:	d8b1      	bhi.n	800da40 <_scanf_float+0x8c>
 800dadc:	2b54      	cmp	r3, #84	@ 0x54
 800dade:	d07b      	beq.n	800dbd8 <_scanf_float+0x224>
 800dae0:	2b59      	cmp	r3, #89	@ 0x59
 800dae2:	d19a      	bne.n	800da1a <_scanf_float+0x66>
 800dae4:	2d07      	cmp	r5, #7
 800dae6:	d198      	bne.n	800da1a <_scanf_float+0x66>
 800dae8:	2508      	movs	r5, #8
 800daea:	e02f      	b.n	800db4c <_scanf_float+0x198>
 800daec:	2b74      	cmp	r3, #116	@ 0x74
 800daee:	d073      	beq.n	800dbd8 <_scanf_float+0x224>
 800daf0:	2b79      	cmp	r3, #121	@ 0x79
 800daf2:	e7f6      	b.n	800dae2 <_scanf_float+0x12e>
 800daf4:	6821      	ldr	r1, [r4, #0]
 800daf6:	05c8      	lsls	r0, r1, #23
 800daf8:	d51e      	bpl.n	800db38 <_scanf_float+0x184>
 800dafa:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800dafe:	6021      	str	r1, [r4, #0]
 800db00:	3701      	adds	r7, #1
 800db02:	f1bb 0f00 	cmp.w	fp, #0
 800db06:	d003      	beq.n	800db10 <_scanf_float+0x15c>
 800db08:	3201      	adds	r2, #1
 800db0a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800db0e:	60a2      	str	r2, [r4, #8]
 800db10:	68a3      	ldr	r3, [r4, #8]
 800db12:	3b01      	subs	r3, #1
 800db14:	60a3      	str	r3, [r4, #8]
 800db16:	6923      	ldr	r3, [r4, #16]
 800db18:	3301      	adds	r3, #1
 800db1a:	6123      	str	r3, [r4, #16]
 800db1c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800db20:	3b01      	subs	r3, #1
 800db22:	2b00      	cmp	r3, #0
 800db24:	f8c9 3004 	str.w	r3, [r9, #4]
 800db28:	f340 8082 	ble.w	800dc30 <_scanf_float+0x27c>
 800db2c:	f8d9 3000 	ldr.w	r3, [r9]
 800db30:	3301      	adds	r3, #1
 800db32:	f8c9 3000 	str.w	r3, [r9]
 800db36:	e762      	b.n	800d9fe <_scanf_float+0x4a>
 800db38:	eb1a 0105 	adds.w	r1, sl, r5
 800db3c:	f47f af6d 	bne.w	800da1a <_scanf_float+0x66>
 800db40:	6822      	ldr	r2, [r4, #0]
 800db42:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800db46:	6022      	str	r2, [r4, #0]
 800db48:	460d      	mov	r5, r1
 800db4a:	468a      	mov	sl, r1
 800db4c:	f806 3b01 	strb.w	r3, [r6], #1
 800db50:	e7de      	b.n	800db10 <_scanf_float+0x15c>
 800db52:	6822      	ldr	r2, [r4, #0]
 800db54:	0610      	lsls	r0, r2, #24
 800db56:	f57f af60 	bpl.w	800da1a <_scanf_float+0x66>
 800db5a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800db5e:	6022      	str	r2, [r4, #0]
 800db60:	e7f4      	b.n	800db4c <_scanf_float+0x198>
 800db62:	f1ba 0f00 	cmp.w	sl, #0
 800db66:	d10c      	bne.n	800db82 <_scanf_float+0x1ce>
 800db68:	b977      	cbnz	r7, 800db88 <_scanf_float+0x1d4>
 800db6a:	6822      	ldr	r2, [r4, #0]
 800db6c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800db70:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800db74:	d108      	bne.n	800db88 <_scanf_float+0x1d4>
 800db76:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800db7a:	6022      	str	r2, [r4, #0]
 800db7c:	f04f 0a01 	mov.w	sl, #1
 800db80:	e7e4      	b.n	800db4c <_scanf_float+0x198>
 800db82:	f1ba 0f02 	cmp.w	sl, #2
 800db86:	d050      	beq.n	800dc2a <_scanf_float+0x276>
 800db88:	2d01      	cmp	r5, #1
 800db8a:	d002      	beq.n	800db92 <_scanf_float+0x1de>
 800db8c:	2d04      	cmp	r5, #4
 800db8e:	f47f af44 	bne.w	800da1a <_scanf_float+0x66>
 800db92:	3501      	adds	r5, #1
 800db94:	b2ed      	uxtb	r5, r5
 800db96:	e7d9      	b.n	800db4c <_scanf_float+0x198>
 800db98:	f1ba 0f01 	cmp.w	sl, #1
 800db9c:	f47f af3d 	bne.w	800da1a <_scanf_float+0x66>
 800dba0:	f04f 0a02 	mov.w	sl, #2
 800dba4:	e7d2      	b.n	800db4c <_scanf_float+0x198>
 800dba6:	b975      	cbnz	r5, 800dbc6 <_scanf_float+0x212>
 800dba8:	2f00      	cmp	r7, #0
 800dbaa:	f47f af37 	bne.w	800da1c <_scanf_float+0x68>
 800dbae:	6822      	ldr	r2, [r4, #0]
 800dbb0:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800dbb4:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800dbb8:	f040 80fc 	bne.w	800ddb4 <_scanf_float+0x400>
 800dbbc:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800dbc0:	6022      	str	r2, [r4, #0]
 800dbc2:	2501      	movs	r5, #1
 800dbc4:	e7c2      	b.n	800db4c <_scanf_float+0x198>
 800dbc6:	2d03      	cmp	r5, #3
 800dbc8:	d0e3      	beq.n	800db92 <_scanf_float+0x1de>
 800dbca:	2d05      	cmp	r5, #5
 800dbcc:	e7df      	b.n	800db8e <_scanf_float+0x1da>
 800dbce:	2d02      	cmp	r5, #2
 800dbd0:	f47f af23 	bne.w	800da1a <_scanf_float+0x66>
 800dbd4:	2503      	movs	r5, #3
 800dbd6:	e7b9      	b.n	800db4c <_scanf_float+0x198>
 800dbd8:	2d06      	cmp	r5, #6
 800dbda:	f47f af1e 	bne.w	800da1a <_scanf_float+0x66>
 800dbde:	2507      	movs	r5, #7
 800dbe0:	e7b4      	b.n	800db4c <_scanf_float+0x198>
 800dbe2:	6822      	ldr	r2, [r4, #0]
 800dbe4:	0591      	lsls	r1, r2, #22
 800dbe6:	f57f af18 	bpl.w	800da1a <_scanf_float+0x66>
 800dbea:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800dbee:	6022      	str	r2, [r4, #0]
 800dbf0:	9702      	str	r7, [sp, #8]
 800dbf2:	e7ab      	b.n	800db4c <_scanf_float+0x198>
 800dbf4:	6822      	ldr	r2, [r4, #0]
 800dbf6:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800dbfa:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800dbfe:	d005      	beq.n	800dc0c <_scanf_float+0x258>
 800dc00:	0550      	lsls	r0, r2, #21
 800dc02:	f57f af0a 	bpl.w	800da1a <_scanf_float+0x66>
 800dc06:	2f00      	cmp	r7, #0
 800dc08:	f000 80d4 	beq.w	800ddb4 <_scanf_float+0x400>
 800dc0c:	0591      	lsls	r1, r2, #22
 800dc0e:	bf58      	it	pl
 800dc10:	9902      	ldrpl	r1, [sp, #8]
 800dc12:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800dc16:	bf58      	it	pl
 800dc18:	1a79      	subpl	r1, r7, r1
 800dc1a:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800dc1e:	bf58      	it	pl
 800dc20:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800dc24:	6022      	str	r2, [r4, #0]
 800dc26:	2700      	movs	r7, #0
 800dc28:	e790      	b.n	800db4c <_scanf_float+0x198>
 800dc2a:	f04f 0a03 	mov.w	sl, #3
 800dc2e:	e78d      	b.n	800db4c <_scanf_float+0x198>
 800dc30:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800dc34:	4649      	mov	r1, r9
 800dc36:	4640      	mov	r0, r8
 800dc38:	4798      	blx	r3
 800dc3a:	2800      	cmp	r0, #0
 800dc3c:	f43f aedf 	beq.w	800d9fe <_scanf_float+0x4a>
 800dc40:	e6eb      	b.n	800da1a <_scanf_float+0x66>
 800dc42:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800dc46:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800dc4a:	464a      	mov	r2, r9
 800dc4c:	4640      	mov	r0, r8
 800dc4e:	4798      	blx	r3
 800dc50:	6923      	ldr	r3, [r4, #16]
 800dc52:	3b01      	subs	r3, #1
 800dc54:	6123      	str	r3, [r4, #16]
 800dc56:	e6eb      	b.n	800da30 <_scanf_float+0x7c>
 800dc58:	1e6b      	subs	r3, r5, #1
 800dc5a:	2b06      	cmp	r3, #6
 800dc5c:	d824      	bhi.n	800dca8 <_scanf_float+0x2f4>
 800dc5e:	2d02      	cmp	r5, #2
 800dc60:	d836      	bhi.n	800dcd0 <_scanf_float+0x31c>
 800dc62:	9b01      	ldr	r3, [sp, #4]
 800dc64:	429e      	cmp	r6, r3
 800dc66:	f67f aee7 	bls.w	800da38 <_scanf_float+0x84>
 800dc6a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800dc6e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800dc72:	464a      	mov	r2, r9
 800dc74:	4640      	mov	r0, r8
 800dc76:	4798      	blx	r3
 800dc78:	6923      	ldr	r3, [r4, #16]
 800dc7a:	3b01      	subs	r3, #1
 800dc7c:	6123      	str	r3, [r4, #16]
 800dc7e:	e7f0      	b.n	800dc62 <_scanf_float+0x2ae>
 800dc80:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800dc84:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800dc88:	464a      	mov	r2, r9
 800dc8a:	4640      	mov	r0, r8
 800dc8c:	4798      	blx	r3
 800dc8e:	6923      	ldr	r3, [r4, #16]
 800dc90:	3b01      	subs	r3, #1
 800dc92:	6123      	str	r3, [r4, #16]
 800dc94:	f10a 3aff 	add.w	sl, sl, #4294967295
 800dc98:	fa5f fa8a 	uxtb.w	sl, sl
 800dc9c:	f1ba 0f02 	cmp.w	sl, #2
 800dca0:	d1ee      	bne.n	800dc80 <_scanf_float+0x2cc>
 800dca2:	3d03      	subs	r5, #3
 800dca4:	b2ed      	uxtb	r5, r5
 800dca6:	1b76      	subs	r6, r6, r5
 800dca8:	6823      	ldr	r3, [r4, #0]
 800dcaa:	05da      	lsls	r2, r3, #23
 800dcac:	d530      	bpl.n	800dd10 <_scanf_float+0x35c>
 800dcae:	055b      	lsls	r3, r3, #21
 800dcb0:	d511      	bpl.n	800dcd6 <_scanf_float+0x322>
 800dcb2:	9b01      	ldr	r3, [sp, #4]
 800dcb4:	429e      	cmp	r6, r3
 800dcb6:	f67f aebf 	bls.w	800da38 <_scanf_float+0x84>
 800dcba:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800dcbe:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800dcc2:	464a      	mov	r2, r9
 800dcc4:	4640      	mov	r0, r8
 800dcc6:	4798      	blx	r3
 800dcc8:	6923      	ldr	r3, [r4, #16]
 800dcca:	3b01      	subs	r3, #1
 800dccc:	6123      	str	r3, [r4, #16]
 800dcce:	e7f0      	b.n	800dcb2 <_scanf_float+0x2fe>
 800dcd0:	46aa      	mov	sl, r5
 800dcd2:	46b3      	mov	fp, r6
 800dcd4:	e7de      	b.n	800dc94 <_scanf_float+0x2e0>
 800dcd6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800dcda:	6923      	ldr	r3, [r4, #16]
 800dcdc:	2965      	cmp	r1, #101	@ 0x65
 800dcde:	f103 33ff 	add.w	r3, r3, #4294967295
 800dce2:	f106 35ff 	add.w	r5, r6, #4294967295
 800dce6:	6123      	str	r3, [r4, #16]
 800dce8:	d00c      	beq.n	800dd04 <_scanf_float+0x350>
 800dcea:	2945      	cmp	r1, #69	@ 0x45
 800dcec:	d00a      	beq.n	800dd04 <_scanf_float+0x350>
 800dcee:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800dcf2:	464a      	mov	r2, r9
 800dcf4:	4640      	mov	r0, r8
 800dcf6:	4798      	blx	r3
 800dcf8:	6923      	ldr	r3, [r4, #16]
 800dcfa:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800dcfe:	3b01      	subs	r3, #1
 800dd00:	1eb5      	subs	r5, r6, #2
 800dd02:	6123      	str	r3, [r4, #16]
 800dd04:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800dd08:	464a      	mov	r2, r9
 800dd0a:	4640      	mov	r0, r8
 800dd0c:	4798      	blx	r3
 800dd0e:	462e      	mov	r6, r5
 800dd10:	6822      	ldr	r2, [r4, #0]
 800dd12:	f012 0210 	ands.w	r2, r2, #16
 800dd16:	d001      	beq.n	800dd1c <_scanf_float+0x368>
 800dd18:	2000      	movs	r0, #0
 800dd1a:	e68e      	b.n	800da3a <_scanf_float+0x86>
 800dd1c:	7032      	strb	r2, [r6, #0]
 800dd1e:	6823      	ldr	r3, [r4, #0]
 800dd20:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800dd24:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800dd28:	d123      	bne.n	800dd72 <_scanf_float+0x3be>
 800dd2a:	9b02      	ldr	r3, [sp, #8]
 800dd2c:	429f      	cmp	r7, r3
 800dd2e:	d00a      	beq.n	800dd46 <_scanf_float+0x392>
 800dd30:	1bda      	subs	r2, r3, r7
 800dd32:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800dd36:	429e      	cmp	r6, r3
 800dd38:	bf28      	it	cs
 800dd3a:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800dd3e:	491e      	ldr	r1, [pc, #120]	@ (800ddb8 <_scanf_float+0x404>)
 800dd40:	4630      	mov	r0, r6
 800dd42:	f000 f8ff 	bl	800df44 <siprintf>
 800dd46:	9901      	ldr	r1, [sp, #4]
 800dd48:	2200      	movs	r2, #0
 800dd4a:	4640      	mov	r0, r8
 800dd4c:	f002 fb96 	bl	801047c <_strtod_r>
 800dd50:	9b03      	ldr	r3, [sp, #12]
 800dd52:	6821      	ldr	r1, [r4, #0]
 800dd54:	681b      	ldr	r3, [r3, #0]
 800dd56:	f011 0f02 	tst.w	r1, #2
 800dd5a:	f103 0204 	add.w	r2, r3, #4
 800dd5e:	d015      	beq.n	800dd8c <_scanf_float+0x3d8>
 800dd60:	9903      	ldr	r1, [sp, #12]
 800dd62:	600a      	str	r2, [r1, #0]
 800dd64:	681b      	ldr	r3, [r3, #0]
 800dd66:	ed83 0b00 	vstr	d0, [r3]
 800dd6a:	68e3      	ldr	r3, [r4, #12]
 800dd6c:	3301      	adds	r3, #1
 800dd6e:	60e3      	str	r3, [r4, #12]
 800dd70:	e7d2      	b.n	800dd18 <_scanf_float+0x364>
 800dd72:	9b04      	ldr	r3, [sp, #16]
 800dd74:	2b00      	cmp	r3, #0
 800dd76:	d0e6      	beq.n	800dd46 <_scanf_float+0x392>
 800dd78:	9905      	ldr	r1, [sp, #20]
 800dd7a:	230a      	movs	r3, #10
 800dd7c:	3101      	adds	r1, #1
 800dd7e:	4640      	mov	r0, r8
 800dd80:	f002 fbfc 	bl	801057c <_strtol_r>
 800dd84:	9b04      	ldr	r3, [sp, #16]
 800dd86:	9e05      	ldr	r6, [sp, #20]
 800dd88:	1ac2      	subs	r2, r0, r3
 800dd8a:	e7d2      	b.n	800dd32 <_scanf_float+0x37e>
 800dd8c:	f011 0f04 	tst.w	r1, #4
 800dd90:	9903      	ldr	r1, [sp, #12]
 800dd92:	600a      	str	r2, [r1, #0]
 800dd94:	d1e6      	bne.n	800dd64 <_scanf_float+0x3b0>
 800dd96:	eeb4 0b40 	vcmp.f64	d0, d0
 800dd9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dd9e:	681d      	ldr	r5, [r3, #0]
 800dda0:	d705      	bvc.n	800ddae <_scanf_float+0x3fa>
 800dda2:	4806      	ldr	r0, [pc, #24]	@ (800ddbc <_scanf_float+0x408>)
 800dda4:	f000 fa20 	bl	800e1e8 <nanf>
 800dda8:	ed85 0a00 	vstr	s0, [r5]
 800ddac:	e7dd      	b.n	800dd6a <_scanf_float+0x3b6>
 800ddae:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 800ddb2:	e7f9      	b.n	800dda8 <_scanf_float+0x3f4>
 800ddb4:	2700      	movs	r7, #0
 800ddb6:	e635      	b.n	800da24 <_scanf_float+0x70>
 800ddb8:	08011904 	.word	0x08011904
 800ddbc:	08011a45 	.word	0x08011a45

0800ddc0 <std>:
 800ddc0:	2300      	movs	r3, #0
 800ddc2:	b510      	push	{r4, lr}
 800ddc4:	4604      	mov	r4, r0
 800ddc6:	e9c0 3300 	strd	r3, r3, [r0]
 800ddca:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ddce:	6083      	str	r3, [r0, #8]
 800ddd0:	8181      	strh	r1, [r0, #12]
 800ddd2:	6643      	str	r3, [r0, #100]	@ 0x64
 800ddd4:	81c2      	strh	r2, [r0, #14]
 800ddd6:	6183      	str	r3, [r0, #24]
 800ddd8:	4619      	mov	r1, r3
 800ddda:	2208      	movs	r2, #8
 800dddc:	305c      	adds	r0, #92	@ 0x5c
 800ddde:	f000 f916 	bl	800e00e <memset>
 800dde2:	4b0d      	ldr	r3, [pc, #52]	@ (800de18 <std+0x58>)
 800dde4:	6263      	str	r3, [r4, #36]	@ 0x24
 800dde6:	4b0d      	ldr	r3, [pc, #52]	@ (800de1c <std+0x5c>)
 800dde8:	62a3      	str	r3, [r4, #40]	@ 0x28
 800ddea:	4b0d      	ldr	r3, [pc, #52]	@ (800de20 <std+0x60>)
 800ddec:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800ddee:	4b0d      	ldr	r3, [pc, #52]	@ (800de24 <std+0x64>)
 800ddf0:	6323      	str	r3, [r4, #48]	@ 0x30
 800ddf2:	4b0d      	ldr	r3, [pc, #52]	@ (800de28 <std+0x68>)
 800ddf4:	6224      	str	r4, [r4, #32]
 800ddf6:	429c      	cmp	r4, r3
 800ddf8:	d006      	beq.n	800de08 <std+0x48>
 800ddfa:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800ddfe:	4294      	cmp	r4, r2
 800de00:	d002      	beq.n	800de08 <std+0x48>
 800de02:	33d0      	adds	r3, #208	@ 0xd0
 800de04:	429c      	cmp	r4, r3
 800de06:	d105      	bne.n	800de14 <std+0x54>
 800de08:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800de0c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800de10:	f000 b9d8 	b.w	800e1c4 <__retarget_lock_init_recursive>
 800de14:	bd10      	pop	{r4, pc}
 800de16:	bf00      	nop
 800de18:	0800df89 	.word	0x0800df89
 800de1c:	0800dfab 	.word	0x0800dfab
 800de20:	0800dfe3 	.word	0x0800dfe3
 800de24:	0800e007 	.word	0x0800e007
 800de28:	24005318 	.word	0x24005318

0800de2c <stdio_exit_handler>:
 800de2c:	4a02      	ldr	r2, [pc, #8]	@ (800de38 <stdio_exit_handler+0xc>)
 800de2e:	4903      	ldr	r1, [pc, #12]	@ (800de3c <stdio_exit_handler+0x10>)
 800de30:	4803      	ldr	r0, [pc, #12]	@ (800de40 <stdio_exit_handler+0x14>)
 800de32:	f000 b869 	b.w	800df08 <_fwalk_sglue>
 800de36:	bf00      	nop
 800de38:	24000348 	.word	0x24000348
 800de3c:	08010939 	.word	0x08010939
 800de40:	24000358 	.word	0x24000358

0800de44 <cleanup_stdio>:
 800de44:	6841      	ldr	r1, [r0, #4]
 800de46:	4b0c      	ldr	r3, [pc, #48]	@ (800de78 <cleanup_stdio+0x34>)
 800de48:	4299      	cmp	r1, r3
 800de4a:	b510      	push	{r4, lr}
 800de4c:	4604      	mov	r4, r0
 800de4e:	d001      	beq.n	800de54 <cleanup_stdio+0x10>
 800de50:	f002 fd72 	bl	8010938 <_fflush_r>
 800de54:	68a1      	ldr	r1, [r4, #8]
 800de56:	4b09      	ldr	r3, [pc, #36]	@ (800de7c <cleanup_stdio+0x38>)
 800de58:	4299      	cmp	r1, r3
 800de5a:	d002      	beq.n	800de62 <cleanup_stdio+0x1e>
 800de5c:	4620      	mov	r0, r4
 800de5e:	f002 fd6b 	bl	8010938 <_fflush_r>
 800de62:	68e1      	ldr	r1, [r4, #12]
 800de64:	4b06      	ldr	r3, [pc, #24]	@ (800de80 <cleanup_stdio+0x3c>)
 800de66:	4299      	cmp	r1, r3
 800de68:	d004      	beq.n	800de74 <cleanup_stdio+0x30>
 800de6a:	4620      	mov	r0, r4
 800de6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800de70:	f002 bd62 	b.w	8010938 <_fflush_r>
 800de74:	bd10      	pop	{r4, pc}
 800de76:	bf00      	nop
 800de78:	24005318 	.word	0x24005318
 800de7c:	24005380 	.word	0x24005380
 800de80:	240053e8 	.word	0x240053e8

0800de84 <global_stdio_init.part.0>:
 800de84:	b510      	push	{r4, lr}
 800de86:	4b0b      	ldr	r3, [pc, #44]	@ (800deb4 <global_stdio_init.part.0+0x30>)
 800de88:	4c0b      	ldr	r4, [pc, #44]	@ (800deb8 <global_stdio_init.part.0+0x34>)
 800de8a:	4a0c      	ldr	r2, [pc, #48]	@ (800debc <global_stdio_init.part.0+0x38>)
 800de8c:	601a      	str	r2, [r3, #0]
 800de8e:	4620      	mov	r0, r4
 800de90:	2200      	movs	r2, #0
 800de92:	2104      	movs	r1, #4
 800de94:	f7ff ff94 	bl	800ddc0 <std>
 800de98:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800de9c:	2201      	movs	r2, #1
 800de9e:	2109      	movs	r1, #9
 800dea0:	f7ff ff8e 	bl	800ddc0 <std>
 800dea4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800dea8:	2202      	movs	r2, #2
 800deaa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800deae:	2112      	movs	r1, #18
 800deb0:	f7ff bf86 	b.w	800ddc0 <std>
 800deb4:	24005450 	.word	0x24005450
 800deb8:	24005318 	.word	0x24005318
 800debc:	0800de2d 	.word	0x0800de2d

0800dec0 <__sfp_lock_acquire>:
 800dec0:	4801      	ldr	r0, [pc, #4]	@ (800dec8 <__sfp_lock_acquire+0x8>)
 800dec2:	f000 b980 	b.w	800e1c6 <__retarget_lock_acquire_recursive>
 800dec6:	bf00      	nop
 800dec8:	24005459 	.word	0x24005459

0800decc <__sfp_lock_release>:
 800decc:	4801      	ldr	r0, [pc, #4]	@ (800ded4 <__sfp_lock_release+0x8>)
 800dece:	f000 b97b 	b.w	800e1c8 <__retarget_lock_release_recursive>
 800ded2:	bf00      	nop
 800ded4:	24005459 	.word	0x24005459

0800ded8 <__sinit>:
 800ded8:	b510      	push	{r4, lr}
 800deda:	4604      	mov	r4, r0
 800dedc:	f7ff fff0 	bl	800dec0 <__sfp_lock_acquire>
 800dee0:	6a23      	ldr	r3, [r4, #32]
 800dee2:	b11b      	cbz	r3, 800deec <__sinit+0x14>
 800dee4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800dee8:	f7ff bff0 	b.w	800decc <__sfp_lock_release>
 800deec:	4b04      	ldr	r3, [pc, #16]	@ (800df00 <__sinit+0x28>)
 800deee:	6223      	str	r3, [r4, #32]
 800def0:	4b04      	ldr	r3, [pc, #16]	@ (800df04 <__sinit+0x2c>)
 800def2:	681b      	ldr	r3, [r3, #0]
 800def4:	2b00      	cmp	r3, #0
 800def6:	d1f5      	bne.n	800dee4 <__sinit+0xc>
 800def8:	f7ff ffc4 	bl	800de84 <global_stdio_init.part.0>
 800defc:	e7f2      	b.n	800dee4 <__sinit+0xc>
 800defe:	bf00      	nop
 800df00:	0800de45 	.word	0x0800de45
 800df04:	24005450 	.word	0x24005450

0800df08 <_fwalk_sglue>:
 800df08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800df0c:	4607      	mov	r7, r0
 800df0e:	4688      	mov	r8, r1
 800df10:	4614      	mov	r4, r2
 800df12:	2600      	movs	r6, #0
 800df14:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800df18:	f1b9 0901 	subs.w	r9, r9, #1
 800df1c:	d505      	bpl.n	800df2a <_fwalk_sglue+0x22>
 800df1e:	6824      	ldr	r4, [r4, #0]
 800df20:	2c00      	cmp	r4, #0
 800df22:	d1f7      	bne.n	800df14 <_fwalk_sglue+0xc>
 800df24:	4630      	mov	r0, r6
 800df26:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800df2a:	89ab      	ldrh	r3, [r5, #12]
 800df2c:	2b01      	cmp	r3, #1
 800df2e:	d907      	bls.n	800df40 <_fwalk_sglue+0x38>
 800df30:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800df34:	3301      	adds	r3, #1
 800df36:	d003      	beq.n	800df40 <_fwalk_sglue+0x38>
 800df38:	4629      	mov	r1, r5
 800df3a:	4638      	mov	r0, r7
 800df3c:	47c0      	blx	r8
 800df3e:	4306      	orrs	r6, r0
 800df40:	3568      	adds	r5, #104	@ 0x68
 800df42:	e7e9      	b.n	800df18 <_fwalk_sglue+0x10>

0800df44 <siprintf>:
 800df44:	b40e      	push	{r1, r2, r3}
 800df46:	b510      	push	{r4, lr}
 800df48:	b09d      	sub	sp, #116	@ 0x74
 800df4a:	ab1f      	add	r3, sp, #124	@ 0x7c
 800df4c:	9002      	str	r0, [sp, #8]
 800df4e:	9006      	str	r0, [sp, #24]
 800df50:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800df54:	480a      	ldr	r0, [pc, #40]	@ (800df80 <siprintf+0x3c>)
 800df56:	9107      	str	r1, [sp, #28]
 800df58:	9104      	str	r1, [sp, #16]
 800df5a:	490a      	ldr	r1, [pc, #40]	@ (800df84 <siprintf+0x40>)
 800df5c:	f853 2b04 	ldr.w	r2, [r3], #4
 800df60:	9105      	str	r1, [sp, #20]
 800df62:	2400      	movs	r4, #0
 800df64:	a902      	add	r1, sp, #8
 800df66:	6800      	ldr	r0, [r0, #0]
 800df68:	9301      	str	r3, [sp, #4]
 800df6a:	941b      	str	r4, [sp, #108]	@ 0x6c
 800df6c:	f002 fb64 	bl	8010638 <_svfiprintf_r>
 800df70:	9b02      	ldr	r3, [sp, #8]
 800df72:	701c      	strb	r4, [r3, #0]
 800df74:	b01d      	add	sp, #116	@ 0x74
 800df76:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800df7a:	b003      	add	sp, #12
 800df7c:	4770      	bx	lr
 800df7e:	bf00      	nop
 800df80:	24000354 	.word	0x24000354
 800df84:	ffff0208 	.word	0xffff0208

0800df88 <__sread>:
 800df88:	b510      	push	{r4, lr}
 800df8a:	460c      	mov	r4, r1
 800df8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800df90:	f000 f8ca 	bl	800e128 <_read_r>
 800df94:	2800      	cmp	r0, #0
 800df96:	bfab      	itete	ge
 800df98:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800df9a:	89a3      	ldrhlt	r3, [r4, #12]
 800df9c:	181b      	addge	r3, r3, r0
 800df9e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800dfa2:	bfac      	ite	ge
 800dfa4:	6563      	strge	r3, [r4, #84]	@ 0x54
 800dfa6:	81a3      	strhlt	r3, [r4, #12]
 800dfa8:	bd10      	pop	{r4, pc}

0800dfaa <__swrite>:
 800dfaa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dfae:	461f      	mov	r7, r3
 800dfb0:	898b      	ldrh	r3, [r1, #12]
 800dfb2:	05db      	lsls	r3, r3, #23
 800dfb4:	4605      	mov	r5, r0
 800dfb6:	460c      	mov	r4, r1
 800dfb8:	4616      	mov	r6, r2
 800dfba:	d505      	bpl.n	800dfc8 <__swrite+0x1e>
 800dfbc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dfc0:	2302      	movs	r3, #2
 800dfc2:	2200      	movs	r2, #0
 800dfc4:	f000 f89e 	bl	800e104 <_lseek_r>
 800dfc8:	89a3      	ldrh	r3, [r4, #12]
 800dfca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800dfce:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800dfd2:	81a3      	strh	r3, [r4, #12]
 800dfd4:	4632      	mov	r2, r6
 800dfd6:	463b      	mov	r3, r7
 800dfd8:	4628      	mov	r0, r5
 800dfda:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800dfde:	f000 b8b5 	b.w	800e14c <_write_r>

0800dfe2 <__sseek>:
 800dfe2:	b510      	push	{r4, lr}
 800dfe4:	460c      	mov	r4, r1
 800dfe6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dfea:	f000 f88b 	bl	800e104 <_lseek_r>
 800dfee:	1c43      	adds	r3, r0, #1
 800dff0:	89a3      	ldrh	r3, [r4, #12]
 800dff2:	bf15      	itete	ne
 800dff4:	6560      	strne	r0, [r4, #84]	@ 0x54
 800dff6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800dffa:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800dffe:	81a3      	strheq	r3, [r4, #12]
 800e000:	bf18      	it	ne
 800e002:	81a3      	strhne	r3, [r4, #12]
 800e004:	bd10      	pop	{r4, pc}

0800e006 <__sclose>:
 800e006:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e00a:	f000 b80d 	b.w	800e028 <_close_r>

0800e00e <memset>:
 800e00e:	4402      	add	r2, r0
 800e010:	4603      	mov	r3, r0
 800e012:	4293      	cmp	r3, r2
 800e014:	d100      	bne.n	800e018 <memset+0xa>
 800e016:	4770      	bx	lr
 800e018:	f803 1b01 	strb.w	r1, [r3], #1
 800e01c:	e7f9      	b.n	800e012 <memset+0x4>
	...

0800e020 <_localeconv_r>:
 800e020:	4800      	ldr	r0, [pc, #0]	@ (800e024 <_localeconv_r+0x4>)
 800e022:	4770      	bx	lr
 800e024:	24000494 	.word	0x24000494

0800e028 <_close_r>:
 800e028:	b538      	push	{r3, r4, r5, lr}
 800e02a:	4d06      	ldr	r5, [pc, #24]	@ (800e044 <_close_r+0x1c>)
 800e02c:	2300      	movs	r3, #0
 800e02e:	4604      	mov	r4, r0
 800e030:	4608      	mov	r0, r1
 800e032:	602b      	str	r3, [r5, #0]
 800e034:	f7f4 fcac 	bl	8002990 <_close>
 800e038:	1c43      	adds	r3, r0, #1
 800e03a:	d102      	bne.n	800e042 <_close_r+0x1a>
 800e03c:	682b      	ldr	r3, [r5, #0]
 800e03e:	b103      	cbz	r3, 800e042 <_close_r+0x1a>
 800e040:	6023      	str	r3, [r4, #0]
 800e042:	bd38      	pop	{r3, r4, r5, pc}
 800e044:	24005454 	.word	0x24005454

0800e048 <_reclaim_reent>:
 800e048:	4b2d      	ldr	r3, [pc, #180]	@ (800e100 <_reclaim_reent+0xb8>)
 800e04a:	681b      	ldr	r3, [r3, #0]
 800e04c:	4283      	cmp	r3, r0
 800e04e:	b570      	push	{r4, r5, r6, lr}
 800e050:	4604      	mov	r4, r0
 800e052:	d053      	beq.n	800e0fc <_reclaim_reent+0xb4>
 800e054:	69c3      	ldr	r3, [r0, #28]
 800e056:	b31b      	cbz	r3, 800e0a0 <_reclaim_reent+0x58>
 800e058:	68db      	ldr	r3, [r3, #12]
 800e05a:	b163      	cbz	r3, 800e076 <_reclaim_reent+0x2e>
 800e05c:	2500      	movs	r5, #0
 800e05e:	69e3      	ldr	r3, [r4, #28]
 800e060:	68db      	ldr	r3, [r3, #12]
 800e062:	5959      	ldr	r1, [r3, r5]
 800e064:	b9b1      	cbnz	r1, 800e094 <_reclaim_reent+0x4c>
 800e066:	3504      	adds	r5, #4
 800e068:	2d80      	cmp	r5, #128	@ 0x80
 800e06a:	d1f8      	bne.n	800e05e <_reclaim_reent+0x16>
 800e06c:	69e3      	ldr	r3, [r4, #28]
 800e06e:	4620      	mov	r0, r4
 800e070:	68d9      	ldr	r1, [r3, #12]
 800e072:	f000 fea7 	bl	800edc4 <_free_r>
 800e076:	69e3      	ldr	r3, [r4, #28]
 800e078:	6819      	ldr	r1, [r3, #0]
 800e07a:	b111      	cbz	r1, 800e082 <_reclaim_reent+0x3a>
 800e07c:	4620      	mov	r0, r4
 800e07e:	f000 fea1 	bl	800edc4 <_free_r>
 800e082:	69e3      	ldr	r3, [r4, #28]
 800e084:	689d      	ldr	r5, [r3, #8]
 800e086:	b15d      	cbz	r5, 800e0a0 <_reclaim_reent+0x58>
 800e088:	4629      	mov	r1, r5
 800e08a:	4620      	mov	r0, r4
 800e08c:	682d      	ldr	r5, [r5, #0]
 800e08e:	f000 fe99 	bl	800edc4 <_free_r>
 800e092:	e7f8      	b.n	800e086 <_reclaim_reent+0x3e>
 800e094:	680e      	ldr	r6, [r1, #0]
 800e096:	4620      	mov	r0, r4
 800e098:	f000 fe94 	bl	800edc4 <_free_r>
 800e09c:	4631      	mov	r1, r6
 800e09e:	e7e1      	b.n	800e064 <_reclaim_reent+0x1c>
 800e0a0:	6961      	ldr	r1, [r4, #20]
 800e0a2:	b111      	cbz	r1, 800e0aa <_reclaim_reent+0x62>
 800e0a4:	4620      	mov	r0, r4
 800e0a6:	f000 fe8d 	bl	800edc4 <_free_r>
 800e0aa:	69e1      	ldr	r1, [r4, #28]
 800e0ac:	b111      	cbz	r1, 800e0b4 <_reclaim_reent+0x6c>
 800e0ae:	4620      	mov	r0, r4
 800e0b0:	f000 fe88 	bl	800edc4 <_free_r>
 800e0b4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800e0b6:	b111      	cbz	r1, 800e0be <_reclaim_reent+0x76>
 800e0b8:	4620      	mov	r0, r4
 800e0ba:	f000 fe83 	bl	800edc4 <_free_r>
 800e0be:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e0c0:	b111      	cbz	r1, 800e0c8 <_reclaim_reent+0x80>
 800e0c2:	4620      	mov	r0, r4
 800e0c4:	f000 fe7e 	bl	800edc4 <_free_r>
 800e0c8:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800e0ca:	b111      	cbz	r1, 800e0d2 <_reclaim_reent+0x8a>
 800e0cc:	4620      	mov	r0, r4
 800e0ce:	f000 fe79 	bl	800edc4 <_free_r>
 800e0d2:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800e0d4:	b111      	cbz	r1, 800e0dc <_reclaim_reent+0x94>
 800e0d6:	4620      	mov	r0, r4
 800e0d8:	f000 fe74 	bl	800edc4 <_free_r>
 800e0dc:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800e0de:	b111      	cbz	r1, 800e0e6 <_reclaim_reent+0x9e>
 800e0e0:	4620      	mov	r0, r4
 800e0e2:	f000 fe6f 	bl	800edc4 <_free_r>
 800e0e6:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800e0e8:	b111      	cbz	r1, 800e0f0 <_reclaim_reent+0xa8>
 800e0ea:	4620      	mov	r0, r4
 800e0ec:	f000 fe6a 	bl	800edc4 <_free_r>
 800e0f0:	6a23      	ldr	r3, [r4, #32]
 800e0f2:	b11b      	cbz	r3, 800e0fc <_reclaim_reent+0xb4>
 800e0f4:	4620      	mov	r0, r4
 800e0f6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800e0fa:	4718      	bx	r3
 800e0fc:	bd70      	pop	{r4, r5, r6, pc}
 800e0fe:	bf00      	nop
 800e100:	24000354 	.word	0x24000354

0800e104 <_lseek_r>:
 800e104:	b538      	push	{r3, r4, r5, lr}
 800e106:	4d07      	ldr	r5, [pc, #28]	@ (800e124 <_lseek_r+0x20>)
 800e108:	4604      	mov	r4, r0
 800e10a:	4608      	mov	r0, r1
 800e10c:	4611      	mov	r1, r2
 800e10e:	2200      	movs	r2, #0
 800e110:	602a      	str	r2, [r5, #0]
 800e112:	461a      	mov	r2, r3
 800e114:	f7f4 fc63 	bl	80029de <_lseek>
 800e118:	1c43      	adds	r3, r0, #1
 800e11a:	d102      	bne.n	800e122 <_lseek_r+0x1e>
 800e11c:	682b      	ldr	r3, [r5, #0]
 800e11e:	b103      	cbz	r3, 800e122 <_lseek_r+0x1e>
 800e120:	6023      	str	r3, [r4, #0]
 800e122:	bd38      	pop	{r3, r4, r5, pc}
 800e124:	24005454 	.word	0x24005454

0800e128 <_read_r>:
 800e128:	b538      	push	{r3, r4, r5, lr}
 800e12a:	4d07      	ldr	r5, [pc, #28]	@ (800e148 <_read_r+0x20>)
 800e12c:	4604      	mov	r4, r0
 800e12e:	4608      	mov	r0, r1
 800e130:	4611      	mov	r1, r2
 800e132:	2200      	movs	r2, #0
 800e134:	602a      	str	r2, [r5, #0]
 800e136:	461a      	mov	r2, r3
 800e138:	f7f4 fbf1 	bl	800291e <_read>
 800e13c:	1c43      	adds	r3, r0, #1
 800e13e:	d102      	bne.n	800e146 <_read_r+0x1e>
 800e140:	682b      	ldr	r3, [r5, #0]
 800e142:	b103      	cbz	r3, 800e146 <_read_r+0x1e>
 800e144:	6023      	str	r3, [r4, #0]
 800e146:	bd38      	pop	{r3, r4, r5, pc}
 800e148:	24005454 	.word	0x24005454

0800e14c <_write_r>:
 800e14c:	b538      	push	{r3, r4, r5, lr}
 800e14e:	4d07      	ldr	r5, [pc, #28]	@ (800e16c <_write_r+0x20>)
 800e150:	4604      	mov	r4, r0
 800e152:	4608      	mov	r0, r1
 800e154:	4611      	mov	r1, r2
 800e156:	2200      	movs	r2, #0
 800e158:	602a      	str	r2, [r5, #0]
 800e15a:	461a      	mov	r2, r3
 800e15c:	f7f4 fbfc 	bl	8002958 <_write>
 800e160:	1c43      	adds	r3, r0, #1
 800e162:	d102      	bne.n	800e16a <_write_r+0x1e>
 800e164:	682b      	ldr	r3, [r5, #0]
 800e166:	b103      	cbz	r3, 800e16a <_write_r+0x1e>
 800e168:	6023      	str	r3, [r4, #0]
 800e16a:	bd38      	pop	{r3, r4, r5, pc}
 800e16c:	24005454 	.word	0x24005454

0800e170 <__errno>:
 800e170:	4b01      	ldr	r3, [pc, #4]	@ (800e178 <__errno+0x8>)
 800e172:	6818      	ldr	r0, [r3, #0]
 800e174:	4770      	bx	lr
 800e176:	bf00      	nop
 800e178:	24000354 	.word	0x24000354

0800e17c <__libc_init_array>:
 800e17c:	b570      	push	{r4, r5, r6, lr}
 800e17e:	4d0d      	ldr	r5, [pc, #52]	@ (800e1b4 <__libc_init_array+0x38>)
 800e180:	4c0d      	ldr	r4, [pc, #52]	@ (800e1b8 <__libc_init_array+0x3c>)
 800e182:	1b64      	subs	r4, r4, r5
 800e184:	10a4      	asrs	r4, r4, #2
 800e186:	2600      	movs	r6, #0
 800e188:	42a6      	cmp	r6, r4
 800e18a:	d109      	bne.n	800e1a0 <__libc_init_array+0x24>
 800e18c:	4d0b      	ldr	r5, [pc, #44]	@ (800e1bc <__libc_init_array+0x40>)
 800e18e:	4c0c      	ldr	r4, [pc, #48]	@ (800e1c0 <__libc_init_array+0x44>)
 800e190:	f003 fab4 	bl	80116fc <_init>
 800e194:	1b64      	subs	r4, r4, r5
 800e196:	10a4      	asrs	r4, r4, #2
 800e198:	2600      	movs	r6, #0
 800e19a:	42a6      	cmp	r6, r4
 800e19c:	d105      	bne.n	800e1aa <__libc_init_array+0x2e>
 800e19e:	bd70      	pop	{r4, r5, r6, pc}
 800e1a0:	f855 3b04 	ldr.w	r3, [r5], #4
 800e1a4:	4798      	blx	r3
 800e1a6:	3601      	adds	r6, #1
 800e1a8:	e7ee      	b.n	800e188 <__libc_init_array+0xc>
 800e1aa:	f855 3b04 	ldr.w	r3, [r5], #4
 800e1ae:	4798      	blx	r3
 800e1b0:	3601      	adds	r6, #1
 800e1b2:	e7f2      	b.n	800e19a <__libc_init_array+0x1e>
 800e1b4:	08011d04 	.word	0x08011d04
 800e1b8:	08011d04 	.word	0x08011d04
 800e1bc:	08011d04 	.word	0x08011d04
 800e1c0:	08011d08 	.word	0x08011d08

0800e1c4 <__retarget_lock_init_recursive>:
 800e1c4:	4770      	bx	lr

0800e1c6 <__retarget_lock_acquire_recursive>:
 800e1c6:	4770      	bx	lr

0800e1c8 <__retarget_lock_release_recursive>:
 800e1c8:	4770      	bx	lr

0800e1ca <memcpy>:
 800e1ca:	440a      	add	r2, r1
 800e1cc:	4291      	cmp	r1, r2
 800e1ce:	f100 33ff 	add.w	r3, r0, #4294967295
 800e1d2:	d100      	bne.n	800e1d6 <memcpy+0xc>
 800e1d4:	4770      	bx	lr
 800e1d6:	b510      	push	{r4, lr}
 800e1d8:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e1dc:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e1e0:	4291      	cmp	r1, r2
 800e1e2:	d1f9      	bne.n	800e1d8 <memcpy+0xe>
 800e1e4:	bd10      	pop	{r4, pc}
	...

0800e1e8 <nanf>:
 800e1e8:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800e1f0 <nanf+0x8>
 800e1ec:	4770      	bx	lr
 800e1ee:	bf00      	nop
 800e1f0:	7fc00000 	.word	0x7fc00000

0800e1f4 <quorem>:
 800e1f4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e1f8:	6903      	ldr	r3, [r0, #16]
 800e1fa:	690c      	ldr	r4, [r1, #16]
 800e1fc:	42a3      	cmp	r3, r4
 800e1fe:	4607      	mov	r7, r0
 800e200:	db7e      	blt.n	800e300 <quorem+0x10c>
 800e202:	3c01      	subs	r4, #1
 800e204:	f101 0814 	add.w	r8, r1, #20
 800e208:	00a3      	lsls	r3, r4, #2
 800e20a:	f100 0514 	add.w	r5, r0, #20
 800e20e:	9300      	str	r3, [sp, #0]
 800e210:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e214:	9301      	str	r3, [sp, #4]
 800e216:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800e21a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e21e:	3301      	adds	r3, #1
 800e220:	429a      	cmp	r2, r3
 800e222:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800e226:	fbb2 f6f3 	udiv	r6, r2, r3
 800e22a:	d32e      	bcc.n	800e28a <quorem+0x96>
 800e22c:	f04f 0a00 	mov.w	sl, #0
 800e230:	46c4      	mov	ip, r8
 800e232:	46ae      	mov	lr, r5
 800e234:	46d3      	mov	fp, sl
 800e236:	f85c 3b04 	ldr.w	r3, [ip], #4
 800e23a:	b298      	uxth	r0, r3
 800e23c:	fb06 a000 	mla	r0, r6, r0, sl
 800e240:	0c02      	lsrs	r2, r0, #16
 800e242:	0c1b      	lsrs	r3, r3, #16
 800e244:	fb06 2303 	mla	r3, r6, r3, r2
 800e248:	f8de 2000 	ldr.w	r2, [lr]
 800e24c:	b280      	uxth	r0, r0
 800e24e:	b292      	uxth	r2, r2
 800e250:	1a12      	subs	r2, r2, r0
 800e252:	445a      	add	r2, fp
 800e254:	f8de 0000 	ldr.w	r0, [lr]
 800e258:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e25c:	b29b      	uxth	r3, r3
 800e25e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800e262:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800e266:	b292      	uxth	r2, r2
 800e268:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800e26c:	45e1      	cmp	r9, ip
 800e26e:	f84e 2b04 	str.w	r2, [lr], #4
 800e272:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800e276:	d2de      	bcs.n	800e236 <quorem+0x42>
 800e278:	9b00      	ldr	r3, [sp, #0]
 800e27a:	58eb      	ldr	r3, [r5, r3]
 800e27c:	b92b      	cbnz	r3, 800e28a <quorem+0x96>
 800e27e:	9b01      	ldr	r3, [sp, #4]
 800e280:	3b04      	subs	r3, #4
 800e282:	429d      	cmp	r5, r3
 800e284:	461a      	mov	r2, r3
 800e286:	d32f      	bcc.n	800e2e8 <quorem+0xf4>
 800e288:	613c      	str	r4, [r7, #16]
 800e28a:	4638      	mov	r0, r7
 800e28c:	f001 f956 	bl	800f53c <__mcmp>
 800e290:	2800      	cmp	r0, #0
 800e292:	db25      	blt.n	800e2e0 <quorem+0xec>
 800e294:	4629      	mov	r1, r5
 800e296:	2000      	movs	r0, #0
 800e298:	f858 2b04 	ldr.w	r2, [r8], #4
 800e29c:	f8d1 c000 	ldr.w	ip, [r1]
 800e2a0:	fa1f fe82 	uxth.w	lr, r2
 800e2a4:	fa1f f38c 	uxth.w	r3, ip
 800e2a8:	eba3 030e 	sub.w	r3, r3, lr
 800e2ac:	4403      	add	r3, r0
 800e2ae:	0c12      	lsrs	r2, r2, #16
 800e2b0:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800e2b4:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800e2b8:	b29b      	uxth	r3, r3
 800e2ba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e2be:	45c1      	cmp	r9, r8
 800e2c0:	f841 3b04 	str.w	r3, [r1], #4
 800e2c4:	ea4f 4022 	mov.w	r0, r2, asr #16
 800e2c8:	d2e6      	bcs.n	800e298 <quorem+0xa4>
 800e2ca:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e2ce:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e2d2:	b922      	cbnz	r2, 800e2de <quorem+0xea>
 800e2d4:	3b04      	subs	r3, #4
 800e2d6:	429d      	cmp	r5, r3
 800e2d8:	461a      	mov	r2, r3
 800e2da:	d30b      	bcc.n	800e2f4 <quorem+0x100>
 800e2dc:	613c      	str	r4, [r7, #16]
 800e2de:	3601      	adds	r6, #1
 800e2e0:	4630      	mov	r0, r6
 800e2e2:	b003      	add	sp, #12
 800e2e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e2e8:	6812      	ldr	r2, [r2, #0]
 800e2ea:	3b04      	subs	r3, #4
 800e2ec:	2a00      	cmp	r2, #0
 800e2ee:	d1cb      	bne.n	800e288 <quorem+0x94>
 800e2f0:	3c01      	subs	r4, #1
 800e2f2:	e7c6      	b.n	800e282 <quorem+0x8e>
 800e2f4:	6812      	ldr	r2, [r2, #0]
 800e2f6:	3b04      	subs	r3, #4
 800e2f8:	2a00      	cmp	r2, #0
 800e2fa:	d1ef      	bne.n	800e2dc <quorem+0xe8>
 800e2fc:	3c01      	subs	r4, #1
 800e2fe:	e7ea      	b.n	800e2d6 <quorem+0xe2>
 800e300:	2000      	movs	r0, #0
 800e302:	e7ee      	b.n	800e2e2 <quorem+0xee>
 800e304:	0000      	movs	r0, r0
	...

0800e308 <_dtoa_r>:
 800e308:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e30c:	ed2d 8b02 	vpush	{d8}
 800e310:	69c7      	ldr	r7, [r0, #28]
 800e312:	b091      	sub	sp, #68	@ 0x44
 800e314:	ed8d 0b02 	vstr	d0, [sp, #8]
 800e318:	ec55 4b10 	vmov	r4, r5, d0
 800e31c:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 800e31e:	9107      	str	r1, [sp, #28]
 800e320:	4681      	mov	r9, r0
 800e322:	9209      	str	r2, [sp, #36]	@ 0x24
 800e324:	930d      	str	r3, [sp, #52]	@ 0x34
 800e326:	b97f      	cbnz	r7, 800e348 <_dtoa_r+0x40>
 800e328:	2010      	movs	r0, #16
 800e32a:	f000 fd95 	bl	800ee58 <malloc>
 800e32e:	4602      	mov	r2, r0
 800e330:	f8c9 001c 	str.w	r0, [r9, #28]
 800e334:	b920      	cbnz	r0, 800e340 <_dtoa_r+0x38>
 800e336:	4ba0      	ldr	r3, [pc, #640]	@ (800e5b8 <_dtoa_r+0x2b0>)
 800e338:	21ef      	movs	r1, #239	@ 0xef
 800e33a:	48a0      	ldr	r0, [pc, #640]	@ (800e5bc <_dtoa_r+0x2b4>)
 800e33c:	f002 fb68 	bl	8010a10 <__assert_func>
 800e340:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800e344:	6007      	str	r7, [r0, #0]
 800e346:	60c7      	str	r7, [r0, #12]
 800e348:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800e34c:	6819      	ldr	r1, [r3, #0]
 800e34e:	b159      	cbz	r1, 800e368 <_dtoa_r+0x60>
 800e350:	685a      	ldr	r2, [r3, #4]
 800e352:	604a      	str	r2, [r1, #4]
 800e354:	2301      	movs	r3, #1
 800e356:	4093      	lsls	r3, r2
 800e358:	608b      	str	r3, [r1, #8]
 800e35a:	4648      	mov	r0, r9
 800e35c:	f000 fe72 	bl	800f044 <_Bfree>
 800e360:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800e364:	2200      	movs	r2, #0
 800e366:	601a      	str	r2, [r3, #0]
 800e368:	1e2b      	subs	r3, r5, #0
 800e36a:	bfbb      	ittet	lt
 800e36c:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800e370:	9303      	strlt	r3, [sp, #12]
 800e372:	2300      	movge	r3, #0
 800e374:	2201      	movlt	r2, #1
 800e376:	bfac      	ite	ge
 800e378:	6033      	strge	r3, [r6, #0]
 800e37a:	6032      	strlt	r2, [r6, #0]
 800e37c:	4b90      	ldr	r3, [pc, #576]	@ (800e5c0 <_dtoa_r+0x2b8>)
 800e37e:	9e03      	ldr	r6, [sp, #12]
 800e380:	43b3      	bics	r3, r6
 800e382:	d110      	bne.n	800e3a6 <_dtoa_r+0x9e>
 800e384:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800e386:	f242 730f 	movw	r3, #9999	@ 0x270f
 800e38a:	6013      	str	r3, [r2, #0]
 800e38c:	f3c6 0313 	ubfx	r3, r6, #0, #20
 800e390:	4323      	orrs	r3, r4
 800e392:	f000 84e6 	beq.w	800ed62 <_dtoa_r+0xa5a>
 800e396:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800e398:	4f8a      	ldr	r7, [pc, #552]	@ (800e5c4 <_dtoa_r+0x2bc>)
 800e39a:	2b00      	cmp	r3, #0
 800e39c:	f000 84e8 	beq.w	800ed70 <_dtoa_r+0xa68>
 800e3a0:	1cfb      	adds	r3, r7, #3
 800e3a2:	f000 bce3 	b.w	800ed6c <_dtoa_r+0xa64>
 800e3a6:	ed9d 8b02 	vldr	d8, [sp, #8]
 800e3aa:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800e3ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e3b2:	d10a      	bne.n	800e3ca <_dtoa_r+0xc2>
 800e3b4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800e3b6:	2301      	movs	r3, #1
 800e3b8:	6013      	str	r3, [r2, #0]
 800e3ba:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800e3bc:	b113      	cbz	r3, 800e3c4 <_dtoa_r+0xbc>
 800e3be:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800e3c0:	4b81      	ldr	r3, [pc, #516]	@ (800e5c8 <_dtoa_r+0x2c0>)
 800e3c2:	6013      	str	r3, [r2, #0]
 800e3c4:	4f81      	ldr	r7, [pc, #516]	@ (800e5cc <_dtoa_r+0x2c4>)
 800e3c6:	f000 bcd3 	b.w	800ed70 <_dtoa_r+0xa68>
 800e3ca:	aa0e      	add	r2, sp, #56	@ 0x38
 800e3cc:	a90f      	add	r1, sp, #60	@ 0x3c
 800e3ce:	4648      	mov	r0, r9
 800e3d0:	eeb0 0b48 	vmov.f64	d0, d8
 800e3d4:	f001 f9d2 	bl	800f77c <__d2b>
 800e3d8:	f3c6 530a 	ubfx	r3, r6, #20, #11
 800e3dc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e3de:	9001      	str	r0, [sp, #4]
 800e3e0:	2b00      	cmp	r3, #0
 800e3e2:	d045      	beq.n	800e470 <_dtoa_r+0x168>
 800e3e4:	eeb0 7b48 	vmov.f64	d7, d8
 800e3e8:	ee18 1a90 	vmov	r1, s17
 800e3ec:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800e3f0:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 800e3f4:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800e3f8:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800e3fc:	2500      	movs	r5, #0
 800e3fe:	ee07 1a90 	vmov	s15, r1
 800e402:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 800e406:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800e5a0 <_dtoa_r+0x298>
 800e40a:	ee37 7b46 	vsub.f64	d7, d7, d6
 800e40e:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 800e5a8 <_dtoa_r+0x2a0>
 800e412:	eea7 6b05 	vfma.f64	d6, d7, d5
 800e416:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800e5b0 <_dtoa_r+0x2a8>
 800e41a:	ee07 3a90 	vmov	s15, r3
 800e41e:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 800e422:	eeb0 7b46 	vmov.f64	d7, d6
 800e426:	eea4 7b05 	vfma.f64	d7, d4, d5
 800e42a:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800e42e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800e432:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e436:	ee16 8a90 	vmov	r8, s13
 800e43a:	d508      	bpl.n	800e44e <_dtoa_r+0x146>
 800e43c:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800e440:	eeb4 6b47 	vcmp.f64	d6, d7
 800e444:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e448:	bf18      	it	ne
 800e44a:	f108 38ff 	addne.w	r8, r8, #4294967295
 800e44e:	f1b8 0f16 	cmp.w	r8, #22
 800e452:	d82b      	bhi.n	800e4ac <_dtoa_r+0x1a4>
 800e454:	495e      	ldr	r1, [pc, #376]	@ (800e5d0 <_dtoa_r+0x2c8>)
 800e456:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 800e45a:	ed91 7b00 	vldr	d7, [r1]
 800e45e:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800e462:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e466:	d501      	bpl.n	800e46c <_dtoa_r+0x164>
 800e468:	f108 38ff 	add.w	r8, r8, #4294967295
 800e46c:	2100      	movs	r1, #0
 800e46e:	e01e      	b.n	800e4ae <_dtoa_r+0x1a6>
 800e470:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e472:	4413      	add	r3, r2
 800e474:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 800e478:	2920      	cmp	r1, #32
 800e47a:	bfc1      	itttt	gt
 800e47c:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 800e480:	408e      	lslgt	r6, r1
 800e482:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 800e486:	fa24 f101 	lsrgt.w	r1, r4, r1
 800e48a:	bfd6      	itet	le
 800e48c:	f1c1 0120 	rsble	r1, r1, #32
 800e490:	4331      	orrgt	r1, r6
 800e492:	fa04 f101 	lslle.w	r1, r4, r1
 800e496:	ee07 1a90 	vmov	s15, r1
 800e49a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800e49e:	3b01      	subs	r3, #1
 800e4a0:	ee17 1a90 	vmov	r1, s15
 800e4a4:	2501      	movs	r5, #1
 800e4a6:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 800e4aa:	e7a8      	b.n	800e3fe <_dtoa_r+0xf6>
 800e4ac:	2101      	movs	r1, #1
 800e4ae:	1ad2      	subs	r2, r2, r3
 800e4b0:	1e53      	subs	r3, r2, #1
 800e4b2:	9306      	str	r3, [sp, #24]
 800e4b4:	bf45      	ittet	mi
 800e4b6:	f1c2 0301 	rsbmi	r3, r2, #1
 800e4ba:	9304      	strmi	r3, [sp, #16]
 800e4bc:	2300      	movpl	r3, #0
 800e4be:	2300      	movmi	r3, #0
 800e4c0:	bf4c      	ite	mi
 800e4c2:	9306      	strmi	r3, [sp, #24]
 800e4c4:	9304      	strpl	r3, [sp, #16]
 800e4c6:	f1b8 0f00 	cmp.w	r8, #0
 800e4ca:	910c      	str	r1, [sp, #48]	@ 0x30
 800e4cc:	db18      	blt.n	800e500 <_dtoa_r+0x1f8>
 800e4ce:	9b06      	ldr	r3, [sp, #24]
 800e4d0:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800e4d4:	4443      	add	r3, r8
 800e4d6:	9306      	str	r3, [sp, #24]
 800e4d8:	2300      	movs	r3, #0
 800e4da:	9a07      	ldr	r2, [sp, #28]
 800e4dc:	2a09      	cmp	r2, #9
 800e4de:	d845      	bhi.n	800e56c <_dtoa_r+0x264>
 800e4e0:	2a05      	cmp	r2, #5
 800e4e2:	bfc4      	itt	gt
 800e4e4:	3a04      	subgt	r2, #4
 800e4e6:	9207      	strgt	r2, [sp, #28]
 800e4e8:	9a07      	ldr	r2, [sp, #28]
 800e4ea:	f1a2 0202 	sub.w	r2, r2, #2
 800e4ee:	bfcc      	ite	gt
 800e4f0:	2400      	movgt	r4, #0
 800e4f2:	2401      	movle	r4, #1
 800e4f4:	2a03      	cmp	r2, #3
 800e4f6:	d844      	bhi.n	800e582 <_dtoa_r+0x27a>
 800e4f8:	e8df f002 	tbb	[pc, r2]
 800e4fc:	0b173634 	.word	0x0b173634
 800e500:	9b04      	ldr	r3, [sp, #16]
 800e502:	2200      	movs	r2, #0
 800e504:	eba3 0308 	sub.w	r3, r3, r8
 800e508:	9304      	str	r3, [sp, #16]
 800e50a:	920a      	str	r2, [sp, #40]	@ 0x28
 800e50c:	f1c8 0300 	rsb	r3, r8, #0
 800e510:	e7e3      	b.n	800e4da <_dtoa_r+0x1d2>
 800e512:	2201      	movs	r2, #1
 800e514:	9208      	str	r2, [sp, #32]
 800e516:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e518:	eb08 0b02 	add.w	fp, r8, r2
 800e51c:	f10b 0a01 	add.w	sl, fp, #1
 800e520:	4652      	mov	r2, sl
 800e522:	2a01      	cmp	r2, #1
 800e524:	bfb8      	it	lt
 800e526:	2201      	movlt	r2, #1
 800e528:	e006      	b.n	800e538 <_dtoa_r+0x230>
 800e52a:	2201      	movs	r2, #1
 800e52c:	9208      	str	r2, [sp, #32]
 800e52e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e530:	2a00      	cmp	r2, #0
 800e532:	dd29      	ble.n	800e588 <_dtoa_r+0x280>
 800e534:	4693      	mov	fp, r2
 800e536:	4692      	mov	sl, r2
 800e538:	f8d9 701c 	ldr.w	r7, [r9, #28]
 800e53c:	2100      	movs	r1, #0
 800e53e:	2004      	movs	r0, #4
 800e540:	f100 0614 	add.w	r6, r0, #20
 800e544:	4296      	cmp	r6, r2
 800e546:	d926      	bls.n	800e596 <_dtoa_r+0x28e>
 800e548:	6079      	str	r1, [r7, #4]
 800e54a:	4648      	mov	r0, r9
 800e54c:	9305      	str	r3, [sp, #20]
 800e54e:	f000 fd39 	bl	800efc4 <_Balloc>
 800e552:	9b05      	ldr	r3, [sp, #20]
 800e554:	4607      	mov	r7, r0
 800e556:	2800      	cmp	r0, #0
 800e558:	d13e      	bne.n	800e5d8 <_dtoa_r+0x2d0>
 800e55a:	4b1e      	ldr	r3, [pc, #120]	@ (800e5d4 <_dtoa_r+0x2cc>)
 800e55c:	4602      	mov	r2, r0
 800e55e:	f240 11af 	movw	r1, #431	@ 0x1af
 800e562:	e6ea      	b.n	800e33a <_dtoa_r+0x32>
 800e564:	2200      	movs	r2, #0
 800e566:	e7e1      	b.n	800e52c <_dtoa_r+0x224>
 800e568:	2200      	movs	r2, #0
 800e56a:	e7d3      	b.n	800e514 <_dtoa_r+0x20c>
 800e56c:	2401      	movs	r4, #1
 800e56e:	2200      	movs	r2, #0
 800e570:	e9cd 2407 	strd	r2, r4, [sp, #28]
 800e574:	f04f 3bff 	mov.w	fp, #4294967295
 800e578:	2100      	movs	r1, #0
 800e57a:	46da      	mov	sl, fp
 800e57c:	2212      	movs	r2, #18
 800e57e:	9109      	str	r1, [sp, #36]	@ 0x24
 800e580:	e7da      	b.n	800e538 <_dtoa_r+0x230>
 800e582:	2201      	movs	r2, #1
 800e584:	9208      	str	r2, [sp, #32]
 800e586:	e7f5      	b.n	800e574 <_dtoa_r+0x26c>
 800e588:	f04f 0b01 	mov.w	fp, #1
 800e58c:	46da      	mov	sl, fp
 800e58e:	465a      	mov	r2, fp
 800e590:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 800e594:	e7d0      	b.n	800e538 <_dtoa_r+0x230>
 800e596:	3101      	adds	r1, #1
 800e598:	0040      	lsls	r0, r0, #1
 800e59a:	e7d1      	b.n	800e540 <_dtoa_r+0x238>
 800e59c:	f3af 8000 	nop.w
 800e5a0:	636f4361 	.word	0x636f4361
 800e5a4:	3fd287a7 	.word	0x3fd287a7
 800e5a8:	8b60c8b3 	.word	0x8b60c8b3
 800e5ac:	3fc68a28 	.word	0x3fc68a28
 800e5b0:	509f79fb 	.word	0x509f79fb
 800e5b4:	3fd34413 	.word	0x3fd34413
 800e5b8:	08011916 	.word	0x08011916
 800e5bc:	0801192d 	.word	0x0801192d
 800e5c0:	7ff00000 	.word	0x7ff00000
 800e5c4:	08011912 	.word	0x08011912
 800e5c8:	080118e1 	.word	0x080118e1
 800e5cc:	080118e0 	.word	0x080118e0
 800e5d0:	08011ae0 	.word	0x08011ae0
 800e5d4:	08011985 	.word	0x08011985
 800e5d8:	f8d9 201c 	ldr.w	r2, [r9, #28]
 800e5dc:	f1ba 0f0e 	cmp.w	sl, #14
 800e5e0:	6010      	str	r0, [r2, #0]
 800e5e2:	d86e      	bhi.n	800e6c2 <_dtoa_r+0x3ba>
 800e5e4:	2c00      	cmp	r4, #0
 800e5e6:	d06c      	beq.n	800e6c2 <_dtoa_r+0x3ba>
 800e5e8:	f1b8 0f00 	cmp.w	r8, #0
 800e5ec:	f340 80b4 	ble.w	800e758 <_dtoa_r+0x450>
 800e5f0:	4ac8      	ldr	r2, [pc, #800]	@ (800e914 <_dtoa_r+0x60c>)
 800e5f2:	f008 010f 	and.w	r1, r8, #15
 800e5f6:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800e5fa:	f418 7f80 	tst.w	r8, #256	@ 0x100
 800e5fe:	ed92 7b00 	vldr	d7, [r2]
 800e602:	ea4f 1128 	mov.w	r1, r8, asr #4
 800e606:	f000 809b 	beq.w	800e740 <_dtoa_r+0x438>
 800e60a:	4ac3      	ldr	r2, [pc, #780]	@ (800e918 <_dtoa_r+0x610>)
 800e60c:	ed92 6b08 	vldr	d6, [r2, #32]
 800e610:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800e614:	ed8d 6b02 	vstr	d6, [sp, #8]
 800e618:	f001 010f 	and.w	r1, r1, #15
 800e61c:	2203      	movs	r2, #3
 800e61e:	48be      	ldr	r0, [pc, #760]	@ (800e918 <_dtoa_r+0x610>)
 800e620:	2900      	cmp	r1, #0
 800e622:	f040 808f 	bne.w	800e744 <_dtoa_r+0x43c>
 800e626:	ed9d 6b02 	vldr	d6, [sp, #8]
 800e62a:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800e62e:	ed8d 7b02 	vstr	d7, [sp, #8]
 800e632:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800e634:	ed9d 7b02 	vldr	d7, [sp, #8]
 800e638:	2900      	cmp	r1, #0
 800e63a:	f000 80b3 	beq.w	800e7a4 <_dtoa_r+0x49c>
 800e63e:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 800e642:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800e646:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e64a:	f140 80ab 	bpl.w	800e7a4 <_dtoa_r+0x49c>
 800e64e:	f1ba 0f00 	cmp.w	sl, #0
 800e652:	f000 80a7 	beq.w	800e7a4 <_dtoa_r+0x49c>
 800e656:	f1bb 0f00 	cmp.w	fp, #0
 800e65a:	dd30      	ble.n	800e6be <_dtoa_r+0x3b6>
 800e65c:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 800e660:	ee27 7b06 	vmul.f64	d7, d7, d6
 800e664:	ed8d 7b02 	vstr	d7, [sp, #8]
 800e668:	f108 31ff 	add.w	r1, r8, #4294967295
 800e66c:	9105      	str	r1, [sp, #20]
 800e66e:	3201      	adds	r2, #1
 800e670:	465c      	mov	r4, fp
 800e672:	ed9d 6b02 	vldr	d6, [sp, #8]
 800e676:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 800e67a:	ee07 2a90 	vmov	s15, r2
 800e67e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800e682:	eea7 5b06 	vfma.f64	d5, d7, d6
 800e686:	ee15 2a90 	vmov	r2, s11
 800e68a:	ec51 0b15 	vmov	r0, r1, d5
 800e68e:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 800e692:	2c00      	cmp	r4, #0
 800e694:	f040 808a 	bne.w	800e7ac <_dtoa_r+0x4a4>
 800e698:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800e69c:	ee36 6b47 	vsub.f64	d6, d6, d7
 800e6a0:	ec41 0b17 	vmov	d7, r0, r1
 800e6a4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800e6a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e6ac:	f300 826a 	bgt.w	800eb84 <_dtoa_r+0x87c>
 800e6b0:	eeb1 7b47 	vneg.f64	d7, d7
 800e6b4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800e6b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e6bc:	d423      	bmi.n	800e706 <_dtoa_r+0x3fe>
 800e6be:	ed8d 8b02 	vstr	d8, [sp, #8]
 800e6c2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800e6c4:	2a00      	cmp	r2, #0
 800e6c6:	f2c0 8129 	blt.w	800e91c <_dtoa_r+0x614>
 800e6ca:	f1b8 0f0e 	cmp.w	r8, #14
 800e6ce:	f300 8125 	bgt.w	800e91c <_dtoa_r+0x614>
 800e6d2:	4b90      	ldr	r3, [pc, #576]	@ (800e914 <_dtoa_r+0x60c>)
 800e6d4:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800e6d8:	ed93 6b00 	vldr	d6, [r3]
 800e6dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e6de:	2b00      	cmp	r3, #0
 800e6e0:	f280 80c8 	bge.w	800e874 <_dtoa_r+0x56c>
 800e6e4:	f1ba 0f00 	cmp.w	sl, #0
 800e6e8:	f300 80c4 	bgt.w	800e874 <_dtoa_r+0x56c>
 800e6ec:	d10b      	bne.n	800e706 <_dtoa_r+0x3fe>
 800e6ee:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800e6f2:	ee26 6b07 	vmul.f64	d6, d6, d7
 800e6f6:	ed9d 7b02 	vldr	d7, [sp, #8]
 800e6fa:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800e6fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e702:	f2c0 823c 	blt.w	800eb7e <_dtoa_r+0x876>
 800e706:	2400      	movs	r4, #0
 800e708:	4625      	mov	r5, r4
 800e70a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e70c:	43db      	mvns	r3, r3
 800e70e:	9305      	str	r3, [sp, #20]
 800e710:	463e      	mov	r6, r7
 800e712:	f04f 0800 	mov.w	r8, #0
 800e716:	4621      	mov	r1, r4
 800e718:	4648      	mov	r0, r9
 800e71a:	f000 fc93 	bl	800f044 <_Bfree>
 800e71e:	2d00      	cmp	r5, #0
 800e720:	f000 80a2 	beq.w	800e868 <_dtoa_r+0x560>
 800e724:	f1b8 0f00 	cmp.w	r8, #0
 800e728:	d005      	beq.n	800e736 <_dtoa_r+0x42e>
 800e72a:	45a8      	cmp	r8, r5
 800e72c:	d003      	beq.n	800e736 <_dtoa_r+0x42e>
 800e72e:	4641      	mov	r1, r8
 800e730:	4648      	mov	r0, r9
 800e732:	f000 fc87 	bl	800f044 <_Bfree>
 800e736:	4629      	mov	r1, r5
 800e738:	4648      	mov	r0, r9
 800e73a:	f000 fc83 	bl	800f044 <_Bfree>
 800e73e:	e093      	b.n	800e868 <_dtoa_r+0x560>
 800e740:	2202      	movs	r2, #2
 800e742:	e76c      	b.n	800e61e <_dtoa_r+0x316>
 800e744:	07cc      	lsls	r4, r1, #31
 800e746:	d504      	bpl.n	800e752 <_dtoa_r+0x44a>
 800e748:	ed90 6b00 	vldr	d6, [r0]
 800e74c:	3201      	adds	r2, #1
 800e74e:	ee27 7b06 	vmul.f64	d7, d7, d6
 800e752:	1049      	asrs	r1, r1, #1
 800e754:	3008      	adds	r0, #8
 800e756:	e763      	b.n	800e620 <_dtoa_r+0x318>
 800e758:	d022      	beq.n	800e7a0 <_dtoa_r+0x498>
 800e75a:	f1c8 0100 	rsb	r1, r8, #0
 800e75e:	4a6d      	ldr	r2, [pc, #436]	@ (800e914 <_dtoa_r+0x60c>)
 800e760:	f001 000f 	and.w	r0, r1, #15
 800e764:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800e768:	ed92 7b00 	vldr	d7, [r2]
 800e76c:	ee28 7b07 	vmul.f64	d7, d8, d7
 800e770:	ed8d 7b02 	vstr	d7, [sp, #8]
 800e774:	4868      	ldr	r0, [pc, #416]	@ (800e918 <_dtoa_r+0x610>)
 800e776:	1109      	asrs	r1, r1, #4
 800e778:	2400      	movs	r4, #0
 800e77a:	2202      	movs	r2, #2
 800e77c:	b929      	cbnz	r1, 800e78a <_dtoa_r+0x482>
 800e77e:	2c00      	cmp	r4, #0
 800e780:	f43f af57 	beq.w	800e632 <_dtoa_r+0x32a>
 800e784:	ed8d 7b02 	vstr	d7, [sp, #8]
 800e788:	e753      	b.n	800e632 <_dtoa_r+0x32a>
 800e78a:	07ce      	lsls	r6, r1, #31
 800e78c:	d505      	bpl.n	800e79a <_dtoa_r+0x492>
 800e78e:	ed90 6b00 	vldr	d6, [r0]
 800e792:	3201      	adds	r2, #1
 800e794:	2401      	movs	r4, #1
 800e796:	ee27 7b06 	vmul.f64	d7, d7, d6
 800e79a:	1049      	asrs	r1, r1, #1
 800e79c:	3008      	adds	r0, #8
 800e79e:	e7ed      	b.n	800e77c <_dtoa_r+0x474>
 800e7a0:	2202      	movs	r2, #2
 800e7a2:	e746      	b.n	800e632 <_dtoa_r+0x32a>
 800e7a4:	f8cd 8014 	str.w	r8, [sp, #20]
 800e7a8:	4654      	mov	r4, sl
 800e7aa:	e762      	b.n	800e672 <_dtoa_r+0x36a>
 800e7ac:	4a59      	ldr	r2, [pc, #356]	@ (800e914 <_dtoa_r+0x60c>)
 800e7ae:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 800e7b2:	ed12 4b02 	vldr	d4, [r2, #-8]
 800e7b6:	9a08      	ldr	r2, [sp, #32]
 800e7b8:	ec41 0b17 	vmov	d7, r0, r1
 800e7bc:	443c      	add	r4, r7
 800e7be:	b34a      	cbz	r2, 800e814 <_dtoa_r+0x50c>
 800e7c0:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 800e7c4:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 800e7c8:	463e      	mov	r6, r7
 800e7ca:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800e7ce:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800e7d2:	ee35 7b47 	vsub.f64	d7, d5, d7
 800e7d6:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800e7da:	ee14 2a90 	vmov	r2, s9
 800e7de:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800e7e2:	3230      	adds	r2, #48	@ 0x30
 800e7e4:	ee36 6b45 	vsub.f64	d6, d6, d5
 800e7e8:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800e7ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e7f0:	f806 2b01 	strb.w	r2, [r6], #1
 800e7f4:	d438      	bmi.n	800e868 <_dtoa_r+0x560>
 800e7f6:	ee32 5b46 	vsub.f64	d5, d2, d6
 800e7fa:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800e7fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e802:	d46e      	bmi.n	800e8e2 <_dtoa_r+0x5da>
 800e804:	42a6      	cmp	r6, r4
 800e806:	f43f af5a 	beq.w	800e6be <_dtoa_r+0x3b6>
 800e80a:	ee27 7b03 	vmul.f64	d7, d7, d3
 800e80e:	ee26 6b03 	vmul.f64	d6, d6, d3
 800e812:	e7e0      	b.n	800e7d6 <_dtoa_r+0x4ce>
 800e814:	4621      	mov	r1, r4
 800e816:	463e      	mov	r6, r7
 800e818:	ee27 7b04 	vmul.f64	d7, d7, d4
 800e81c:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800e820:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800e824:	ee14 2a90 	vmov	r2, s9
 800e828:	3230      	adds	r2, #48	@ 0x30
 800e82a:	f806 2b01 	strb.w	r2, [r6], #1
 800e82e:	42a6      	cmp	r6, r4
 800e830:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800e834:	ee36 6b45 	vsub.f64	d6, d6, d5
 800e838:	d119      	bne.n	800e86e <_dtoa_r+0x566>
 800e83a:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 800e83e:	ee37 4b05 	vadd.f64	d4, d7, d5
 800e842:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800e846:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e84a:	dc4a      	bgt.n	800e8e2 <_dtoa_r+0x5da>
 800e84c:	ee35 5b47 	vsub.f64	d5, d5, d7
 800e850:	eeb4 6bc5 	vcmpe.f64	d6, d5
 800e854:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e858:	f57f af31 	bpl.w	800e6be <_dtoa_r+0x3b6>
 800e85c:	460e      	mov	r6, r1
 800e85e:	3901      	subs	r1, #1
 800e860:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800e864:	2b30      	cmp	r3, #48	@ 0x30
 800e866:	d0f9      	beq.n	800e85c <_dtoa_r+0x554>
 800e868:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800e86c:	e027      	b.n	800e8be <_dtoa_r+0x5b6>
 800e86e:	ee26 6b03 	vmul.f64	d6, d6, d3
 800e872:	e7d5      	b.n	800e820 <_dtoa_r+0x518>
 800e874:	ed9d 7b02 	vldr	d7, [sp, #8]
 800e878:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 800e87c:	463e      	mov	r6, r7
 800e87e:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800e882:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800e886:	ee15 3a10 	vmov	r3, s10
 800e88a:	3330      	adds	r3, #48	@ 0x30
 800e88c:	f806 3b01 	strb.w	r3, [r6], #1
 800e890:	1bf3      	subs	r3, r6, r7
 800e892:	459a      	cmp	sl, r3
 800e894:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800e898:	eea3 7b46 	vfms.f64	d7, d3, d6
 800e89c:	d132      	bne.n	800e904 <_dtoa_r+0x5fc>
 800e89e:	ee37 7b07 	vadd.f64	d7, d7, d7
 800e8a2:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800e8a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e8aa:	dc18      	bgt.n	800e8de <_dtoa_r+0x5d6>
 800e8ac:	eeb4 7b46 	vcmp.f64	d7, d6
 800e8b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e8b4:	d103      	bne.n	800e8be <_dtoa_r+0x5b6>
 800e8b6:	ee15 3a10 	vmov	r3, s10
 800e8ba:	07db      	lsls	r3, r3, #31
 800e8bc:	d40f      	bmi.n	800e8de <_dtoa_r+0x5d6>
 800e8be:	9901      	ldr	r1, [sp, #4]
 800e8c0:	4648      	mov	r0, r9
 800e8c2:	f000 fbbf 	bl	800f044 <_Bfree>
 800e8c6:	2300      	movs	r3, #0
 800e8c8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800e8ca:	7033      	strb	r3, [r6, #0]
 800e8cc:	f108 0301 	add.w	r3, r8, #1
 800e8d0:	6013      	str	r3, [r2, #0]
 800e8d2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800e8d4:	2b00      	cmp	r3, #0
 800e8d6:	f000 824b 	beq.w	800ed70 <_dtoa_r+0xa68>
 800e8da:	601e      	str	r6, [r3, #0]
 800e8dc:	e248      	b.n	800ed70 <_dtoa_r+0xa68>
 800e8de:	f8cd 8014 	str.w	r8, [sp, #20]
 800e8e2:	4633      	mov	r3, r6
 800e8e4:	461e      	mov	r6, r3
 800e8e6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e8ea:	2a39      	cmp	r2, #57	@ 0x39
 800e8ec:	d106      	bne.n	800e8fc <_dtoa_r+0x5f4>
 800e8ee:	429f      	cmp	r7, r3
 800e8f0:	d1f8      	bne.n	800e8e4 <_dtoa_r+0x5dc>
 800e8f2:	9a05      	ldr	r2, [sp, #20]
 800e8f4:	3201      	adds	r2, #1
 800e8f6:	9205      	str	r2, [sp, #20]
 800e8f8:	2230      	movs	r2, #48	@ 0x30
 800e8fa:	703a      	strb	r2, [r7, #0]
 800e8fc:	781a      	ldrb	r2, [r3, #0]
 800e8fe:	3201      	adds	r2, #1
 800e900:	701a      	strb	r2, [r3, #0]
 800e902:	e7b1      	b.n	800e868 <_dtoa_r+0x560>
 800e904:	ee27 7b04 	vmul.f64	d7, d7, d4
 800e908:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800e90c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e910:	d1b5      	bne.n	800e87e <_dtoa_r+0x576>
 800e912:	e7d4      	b.n	800e8be <_dtoa_r+0x5b6>
 800e914:	08011ae0 	.word	0x08011ae0
 800e918:	08011ab8 	.word	0x08011ab8
 800e91c:	9908      	ldr	r1, [sp, #32]
 800e91e:	2900      	cmp	r1, #0
 800e920:	f000 80e9 	beq.w	800eaf6 <_dtoa_r+0x7ee>
 800e924:	9907      	ldr	r1, [sp, #28]
 800e926:	2901      	cmp	r1, #1
 800e928:	f300 80cb 	bgt.w	800eac2 <_dtoa_r+0x7ba>
 800e92c:	2d00      	cmp	r5, #0
 800e92e:	f000 80c4 	beq.w	800eaba <_dtoa_r+0x7b2>
 800e932:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800e936:	9e04      	ldr	r6, [sp, #16]
 800e938:	461c      	mov	r4, r3
 800e93a:	9305      	str	r3, [sp, #20]
 800e93c:	9b04      	ldr	r3, [sp, #16]
 800e93e:	4413      	add	r3, r2
 800e940:	9304      	str	r3, [sp, #16]
 800e942:	9b06      	ldr	r3, [sp, #24]
 800e944:	2101      	movs	r1, #1
 800e946:	4413      	add	r3, r2
 800e948:	4648      	mov	r0, r9
 800e94a:	9306      	str	r3, [sp, #24]
 800e94c:	f000 fc78 	bl	800f240 <__i2b>
 800e950:	9b05      	ldr	r3, [sp, #20]
 800e952:	4605      	mov	r5, r0
 800e954:	b166      	cbz	r6, 800e970 <_dtoa_r+0x668>
 800e956:	9a06      	ldr	r2, [sp, #24]
 800e958:	2a00      	cmp	r2, #0
 800e95a:	dd09      	ble.n	800e970 <_dtoa_r+0x668>
 800e95c:	42b2      	cmp	r2, r6
 800e95e:	9904      	ldr	r1, [sp, #16]
 800e960:	bfa8      	it	ge
 800e962:	4632      	movge	r2, r6
 800e964:	1a89      	subs	r1, r1, r2
 800e966:	9104      	str	r1, [sp, #16]
 800e968:	9906      	ldr	r1, [sp, #24]
 800e96a:	1ab6      	subs	r6, r6, r2
 800e96c:	1a8a      	subs	r2, r1, r2
 800e96e:	9206      	str	r2, [sp, #24]
 800e970:	b30b      	cbz	r3, 800e9b6 <_dtoa_r+0x6ae>
 800e972:	9a08      	ldr	r2, [sp, #32]
 800e974:	2a00      	cmp	r2, #0
 800e976:	f000 80c5 	beq.w	800eb04 <_dtoa_r+0x7fc>
 800e97a:	2c00      	cmp	r4, #0
 800e97c:	f000 80bf 	beq.w	800eafe <_dtoa_r+0x7f6>
 800e980:	4629      	mov	r1, r5
 800e982:	4622      	mov	r2, r4
 800e984:	4648      	mov	r0, r9
 800e986:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e988:	f000 fd12 	bl	800f3b0 <__pow5mult>
 800e98c:	9a01      	ldr	r2, [sp, #4]
 800e98e:	4601      	mov	r1, r0
 800e990:	4605      	mov	r5, r0
 800e992:	4648      	mov	r0, r9
 800e994:	f000 fc6a 	bl	800f26c <__multiply>
 800e998:	9901      	ldr	r1, [sp, #4]
 800e99a:	9005      	str	r0, [sp, #20]
 800e99c:	4648      	mov	r0, r9
 800e99e:	f000 fb51 	bl	800f044 <_Bfree>
 800e9a2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e9a4:	1b1b      	subs	r3, r3, r4
 800e9a6:	f000 80b0 	beq.w	800eb0a <_dtoa_r+0x802>
 800e9aa:	9905      	ldr	r1, [sp, #20]
 800e9ac:	461a      	mov	r2, r3
 800e9ae:	4648      	mov	r0, r9
 800e9b0:	f000 fcfe 	bl	800f3b0 <__pow5mult>
 800e9b4:	9001      	str	r0, [sp, #4]
 800e9b6:	2101      	movs	r1, #1
 800e9b8:	4648      	mov	r0, r9
 800e9ba:	f000 fc41 	bl	800f240 <__i2b>
 800e9be:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e9c0:	4604      	mov	r4, r0
 800e9c2:	2b00      	cmp	r3, #0
 800e9c4:	f000 81da 	beq.w	800ed7c <_dtoa_r+0xa74>
 800e9c8:	461a      	mov	r2, r3
 800e9ca:	4601      	mov	r1, r0
 800e9cc:	4648      	mov	r0, r9
 800e9ce:	f000 fcef 	bl	800f3b0 <__pow5mult>
 800e9d2:	9b07      	ldr	r3, [sp, #28]
 800e9d4:	2b01      	cmp	r3, #1
 800e9d6:	4604      	mov	r4, r0
 800e9d8:	f300 80a0 	bgt.w	800eb1c <_dtoa_r+0x814>
 800e9dc:	9b02      	ldr	r3, [sp, #8]
 800e9de:	2b00      	cmp	r3, #0
 800e9e0:	f040 8096 	bne.w	800eb10 <_dtoa_r+0x808>
 800e9e4:	9b03      	ldr	r3, [sp, #12]
 800e9e6:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800e9ea:	2a00      	cmp	r2, #0
 800e9ec:	f040 8092 	bne.w	800eb14 <_dtoa_r+0x80c>
 800e9f0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800e9f4:	0d12      	lsrs	r2, r2, #20
 800e9f6:	0512      	lsls	r2, r2, #20
 800e9f8:	2a00      	cmp	r2, #0
 800e9fa:	f000 808d 	beq.w	800eb18 <_dtoa_r+0x810>
 800e9fe:	9b04      	ldr	r3, [sp, #16]
 800ea00:	3301      	adds	r3, #1
 800ea02:	9304      	str	r3, [sp, #16]
 800ea04:	9b06      	ldr	r3, [sp, #24]
 800ea06:	3301      	adds	r3, #1
 800ea08:	9306      	str	r3, [sp, #24]
 800ea0a:	2301      	movs	r3, #1
 800ea0c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ea0e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ea10:	2b00      	cmp	r3, #0
 800ea12:	f000 81b9 	beq.w	800ed88 <_dtoa_r+0xa80>
 800ea16:	6922      	ldr	r2, [r4, #16]
 800ea18:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800ea1c:	6910      	ldr	r0, [r2, #16]
 800ea1e:	f000 fbc3 	bl	800f1a8 <__hi0bits>
 800ea22:	f1c0 0020 	rsb	r0, r0, #32
 800ea26:	9b06      	ldr	r3, [sp, #24]
 800ea28:	4418      	add	r0, r3
 800ea2a:	f010 001f 	ands.w	r0, r0, #31
 800ea2e:	f000 8081 	beq.w	800eb34 <_dtoa_r+0x82c>
 800ea32:	f1c0 0220 	rsb	r2, r0, #32
 800ea36:	2a04      	cmp	r2, #4
 800ea38:	dd73      	ble.n	800eb22 <_dtoa_r+0x81a>
 800ea3a:	9b04      	ldr	r3, [sp, #16]
 800ea3c:	f1c0 001c 	rsb	r0, r0, #28
 800ea40:	4403      	add	r3, r0
 800ea42:	9304      	str	r3, [sp, #16]
 800ea44:	9b06      	ldr	r3, [sp, #24]
 800ea46:	4406      	add	r6, r0
 800ea48:	4403      	add	r3, r0
 800ea4a:	9306      	str	r3, [sp, #24]
 800ea4c:	9b04      	ldr	r3, [sp, #16]
 800ea4e:	2b00      	cmp	r3, #0
 800ea50:	dd05      	ble.n	800ea5e <_dtoa_r+0x756>
 800ea52:	9901      	ldr	r1, [sp, #4]
 800ea54:	461a      	mov	r2, r3
 800ea56:	4648      	mov	r0, r9
 800ea58:	f000 fd04 	bl	800f464 <__lshift>
 800ea5c:	9001      	str	r0, [sp, #4]
 800ea5e:	9b06      	ldr	r3, [sp, #24]
 800ea60:	2b00      	cmp	r3, #0
 800ea62:	dd05      	ble.n	800ea70 <_dtoa_r+0x768>
 800ea64:	4621      	mov	r1, r4
 800ea66:	461a      	mov	r2, r3
 800ea68:	4648      	mov	r0, r9
 800ea6a:	f000 fcfb 	bl	800f464 <__lshift>
 800ea6e:	4604      	mov	r4, r0
 800ea70:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ea72:	2b00      	cmp	r3, #0
 800ea74:	d060      	beq.n	800eb38 <_dtoa_r+0x830>
 800ea76:	9801      	ldr	r0, [sp, #4]
 800ea78:	4621      	mov	r1, r4
 800ea7a:	f000 fd5f 	bl	800f53c <__mcmp>
 800ea7e:	2800      	cmp	r0, #0
 800ea80:	da5a      	bge.n	800eb38 <_dtoa_r+0x830>
 800ea82:	f108 33ff 	add.w	r3, r8, #4294967295
 800ea86:	9305      	str	r3, [sp, #20]
 800ea88:	9901      	ldr	r1, [sp, #4]
 800ea8a:	2300      	movs	r3, #0
 800ea8c:	220a      	movs	r2, #10
 800ea8e:	4648      	mov	r0, r9
 800ea90:	f000 fafa 	bl	800f088 <__multadd>
 800ea94:	9b08      	ldr	r3, [sp, #32]
 800ea96:	9001      	str	r0, [sp, #4]
 800ea98:	2b00      	cmp	r3, #0
 800ea9a:	f000 8177 	beq.w	800ed8c <_dtoa_r+0xa84>
 800ea9e:	4629      	mov	r1, r5
 800eaa0:	2300      	movs	r3, #0
 800eaa2:	220a      	movs	r2, #10
 800eaa4:	4648      	mov	r0, r9
 800eaa6:	f000 faef 	bl	800f088 <__multadd>
 800eaaa:	f1bb 0f00 	cmp.w	fp, #0
 800eaae:	4605      	mov	r5, r0
 800eab0:	dc6e      	bgt.n	800eb90 <_dtoa_r+0x888>
 800eab2:	9b07      	ldr	r3, [sp, #28]
 800eab4:	2b02      	cmp	r3, #2
 800eab6:	dc48      	bgt.n	800eb4a <_dtoa_r+0x842>
 800eab8:	e06a      	b.n	800eb90 <_dtoa_r+0x888>
 800eaba:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800eabc:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800eac0:	e739      	b.n	800e936 <_dtoa_r+0x62e>
 800eac2:	f10a 34ff 	add.w	r4, sl, #4294967295
 800eac6:	42a3      	cmp	r3, r4
 800eac8:	db07      	blt.n	800eada <_dtoa_r+0x7d2>
 800eaca:	f1ba 0f00 	cmp.w	sl, #0
 800eace:	eba3 0404 	sub.w	r4, r3, r4
 800ead2:	db0b      	blt.n	800eaec <_dtoa_r+0x7e4>
 800ead4:	9e04      	ldr	r6, [sp, #16]
 800ead6:	4652      	mov	r2, sl
 800ead8:	e72f      	b.n	800e93a <_dtoa_r+0x632>
 800eada:	1ae2      	subs	r2, r4, r3
 800eadc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800eade:	9e04      	ldr	r6, [sp, #16]
 800eae0:	4413      	add	r3, r2
 800eae2:	930a      	str	r3, [sp, #40]	@ 0x28
 800eae4:	4652      	mov	r2, sl
 800eae6:	4623      	mov	r3, r4
 800eae8:	2400      	movs	r4, #0
 800eaea:	e726      	b.n	800e93a <_dtoa_r+0x632>
 800eaec:	9a04      	ldr	r2, [sp, #16]
 800eaee:	eba2 060a 	sub.w	r6, r2, sl
 800eaf2:	2200      	movs	r2, #0
 800eaf4:	e721      	b.n	800e93a <_dtoa_r+0x632>
 800eaf6:	9e04      	ldr	r6, [sp, #16]
 800eaf8:	9d08      	ldr	r5, [sp, #32]
 800eafa:	461c      	mov	r4, r3
 800eafc:	e72a      	b.n	800e954 <_dtoa_r+0x64c>
 800eafe:	9a01      	ldr	r2, [sp, #4]
 800eb00:	9205      	str	r2, [sp, #20]
 800eb02:	e752      	b.n	800e9aa <_dtoa_r+0x6a2>
 800eb04:	9901      	ldr	r1, [sp, #4]
 800eb06:	461a      	mov	r2, r3
 800eb08:	e751      	b.n	800e9ae <_dtoa_r+0x6a6>
 800eb0a:	9b05      	ldr	r3, [sp, #20]
 800eb0c:	9301      	str	r3, [sp, #4]
 800eb0e:	e752      	b.n	800e9b6 <_dtoa_r+0x6ae>
 800eb10:	2300      	movs	r3, #0
 800eb12:	e77b      	b.n	800ea0c <_dtoa_r+0x704>
 800eb14:	9b02      	ldr	r3, [sp, #8]
 800eb16:	e779      	b.n	800ea0c <_dtoa_r+0x704>
 800eb18:	920b      	str	r2, [sp, #44]	@ 0x2c
 800eb1a:	e778      	b.n	800ea0e <_dtoa_r+0x706>
 800eb1c:	2300      	movs	r3, #0
 800eb1e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800eb20:	e779      	b.n	800ea16 <_dtoa_r+0x70e>
 800eb22:	d093      	beq.n	800ea4c <_dtoa_r+0x744>
 800eb24:	9b04      	ldr	r3, [sp, #16]
 800eb26:	321c      	adds	r2, #28
 800eb28:	4413      	add	r3, r2
 800eb2a:	9304      	str	r3, [sp, #16]
 800eb2c:	9b06      	ldr	r3, [sp, #24]
 800eb2e:	4416      	add	r6, r2
 800eb30:	4413      	add	r3, r2
 800eb32:	e78a      	b.n	800ea4a <_dtoa_r+0x742>
 800eb34:	4602      	mov	r2, r0
 800eb36:	e7f5      	b.n	800eb24 <_dtoa_r+0x81c>
 800eb38:	f1ba 0f00 	cmp.w	sl, #0
 800eb3c:	f8cd 8014 	str.w	r8, [sp, #20]
 800eb40:	46d3      	mov	fp, sl
 800eb42:	dc21      	bgt.n	800eb88 <_dtoa_r+0x880>
 800eb44:	9b07      	ldr	r3, [sp, #28]
 800eb46:	2b02      	cmp	r3, #2
 800eb48:	dd1e      	ble.n	800eb88 <_dtoa_r+0x880>
 800eb4a:	f1bb 0f00 	cmp.w	fp, #0
 800eb4e:	f47f addc 	bne.w	800e70a <_dtoa_r+0x402>
 800eb52:	4621      	mov	r1, r4
 800eb54:	465b      	mov	r3, fp
 800eb56:	2205      	movs	r2, #5
 800eb58:	4648      	mov	r0, r9
 800eb5a:	f000 fa95 	bl	800f088 <__multadd>
 800eb5e:	4601      	mov	r1, r0
 800eb60:	4604      	mov	r4, r0
 800eb62:	9801      	ldr	r0, [sp, #4]
 800eb64:	f000 fcea 	bl	800f53c <__mcmp>
 800eb68:	2800      	cmp	r0, #0
 800eb6a:	f77f adce 	ble.w	800e70a <_dtoa_r+0x402>
 800eb6e:	463e      	mov	r6, r7
 800eb70:	2331      	movs	r3, #49	@ 0x31
 800eb72:	f806 3b01 	strb.w	r3, [r6], #1
 800eb76:	9b05      	ldr	r3, [sp, #20]
 800eb78:	3301      	adds	r3, #1
 800eb7a:	9305      	str	r3, [sp, #20]
 800eb7c:	e5c9      	b.n	800e712 <_dtoa_r+0x40a>
 800eb7e:	f8cd 8014 	str.w	r8, [sp, #20]
 800eb82:	4654      	mov	r4, sl
 800eb84:	4625      	mov	r5, r4
 800eb86:	e7f2      	b.n	800eb6e <_dtoa_r+0x866>
 800eb88:	9b08      	ldr	r3, [sp, #32]
 800eb8a:	2b00      	cmp	r3, #0
 800eb8c:	f000 8102 	beq.w	800ed94 <_dtoa_r+0xa8c>
 800eb90:	2e00      	cmp	r6, #0
 800eb92:	dd05      	ble.n	800eba0 <_dtoa_r+0x898>
 800eb94:	4629      	mov	r1, r5
 800eb96:	4632      	mov	r2, r6
 800eb98:	4648      	mov	r0, r9
 800eb9a:	f000 fc63 	bl	800f464 <__lshift>
 800eb9e:	4605      	mov	r5, r0
 800eba0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800eba2:	2b00      	cmp	r3, #0
 800eba4:	d058      	beq.n	800ec58 <_dtoa_r+0x950>
 800eba6:	6869      	ldr	r1, [r5, #4]
 800eba8:	4648      	mov	r0, r9
 800ebaa:	f000 fa0b 	bl	800efc4 <_Balloc>
 800ebae:	4606      	mov	r6, r0
 800ebb0:	b928      	cbnz	r0, 800ebbe <_dtoa_r+0x8b6>
 800ebb2:	4b82      	ldr	r3, [pc, #520]	@ (800edbc <_dtoa_r+0xab4>)
 800ebb4:	4602      	mov	r2, r0
 800ebb6:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800ebba:	f7ff bbbe 	b.w	800e33a <_dtoa_r+0x32>
 800ebbe:	692a      	ldr	r2, [r5, #16]
 800ebc0:	3202      	adds	r2, #2
 800ebc2:	0092      	lsls	r2, r2, #2
 800ebc4:	f105 010c 	add.w	r1, r5, #12
 800ebc8:	300c      	adds	r0, #12
 800ebca:	f7ff fafe 	bl	800e1ca <memcpy>
 800ebce:	2201      	movs	r2, #1
 800ebd0:	4631      	mov	r1, r6
 800ebd2:	4648      	mov	r0, r9
 800ebd4:	f000 fc46 	bl	800f464 <__lshift>
 800ebd8:	1c7b      	adds	r3, r7, #1
 800ebda:	9304      	str	r3, [sp, #16]
 800ebdc:	eb07 030b 	add.w	r3, r7, fp
 800ebe0:	9309      	str	r3, [sp, #36]	@ 0x24
 800ebe2:	9b02      	ldr	r3, [sp, #8]
 800ebe4:	f003 0301 	and.w	r3, r3, #1
 800ebe8:	46a8      	mov	r8, r5
 800ebea:	9308      	str	r3, [sp, #32]
 800ebec:	4605      	mov	r5, r0
 800ebee:	9b04      	ldr	r3, [sp, #16]
 800ebf0:	9801      	ldr	r0, [sp, #4]
 800ebf2:	4621      	mov	r1, r4
 800ebf4:	f103 3bff 	add.w	fp, r3, #4294967295
 800ebf8:	f7ff fafc 	bl	800e1f4 <quorem>
 800ebfc:	4641      	mov	r1, r8
 800ebfe:	9002      	str	r0, [sp, #8]
 800ec00:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800ec04:	9801      	ldr	r0, [sp, #4]
 800ec06:	f000 fc99 	bl	800f53c <__mcmp>
 800ec0a:	462a      	mov	r2, r5
 800ec0c:	9006      	str	r0, [sp, #24]
 800ec0e:	4621      	mov	r1, r4
 800ec10:	4648      	mov	r0, r9
 800ec12:	f000 fcaf 	bl	800f574 <__mdiff>
 800ec16:	68c2      	ldr	r2, [r0, #12]
 800ec18:	4606      	mov	r6, r0
 800ec1a:	b9fa      	cbnz	r2, 800ec5c <_dtoa_r+0x954>
 800ec1c:	4601      	mov	r1, r0
 800ec1e:	9801      	ldr	r0, [sp, #4]
 800ec20:	f000 fc8c 	bl	800f53c <__mcmp>
 800ec24:	4602      	mov	r2, r0
 800ec26:	4631      	mov	r1, r6
 800ec28:	4648      	mov	r0, r9
 800ec2a:	920a      	str	r2, [sp, #40]	@ 0x28
 800ec2c:	f000 fa0a 	bl	800f044 <_Bfree>
 800ec30:	9b07      	ldr	r3, [sp, #28]
 800ec32:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ec34:	9e04      	ldr	r6, [sp, #16]
 800ec36:	ea42 0103 	orr.w	r1, r2, r3
 800ec3a:	9b08      	ldr	r3, [sp, #32]
 800ec3c:	4319      	orrs	r1, r3
 800ec3e:	d10f      	bne.n	800ec60 <_dtoa_r+0x958>
 800ec40:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800ec44:	d028      	beq.n	800ec98 <_dtoa_r+0x990>
 800ec46:	9b06      	ldr	r3, [sp, #24]
 800ec48:	2b00      	cmp	r3, #0
 800ec4a:	dd02      	ble.n	800ec52 <_dtoa_r+0x94a>
 800ec4c:	9b02      	ldr	r3, [sp, #8]
 800ec4e:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 800ec52:	f88b a000 	strb.w	sl, [fp]
 800ec56:	e55e      	b.n	800e716 <_dtoa_r+0x40e>
 800ec58:	4628      	mov	r0, r5
 800ec5a:	e7bd      	b.n	800ebd8 <_dtoa_r+0x8d0>
 800ec5c:	2201      	movs	r2, #1
 800ec5e:	e7e2      	b.n	800ec26 <_dtoa_r+0x91e>
 800ec60:	9b06      	ldr	r3, [sp, #24]
 800ec62:	2b00      	cmp	r3, #0
 800ec64:	db04      	blt.n	800ec70 <_dtoa_r+0x968>
 800ec66:	9907      	ldr	r1, [sp, #28]
 800ec68:	430b      	orrs	r3, r1
 800ec6a:	9908      	ldr	r1, [sp, #32]
 800ec6c:	430b      	orrs	r3, r1
 800ec6e:	d120      	bne.n	800ecb2 <_dtoa_r+0x9aa>
 800ec70:	2a00      	cmp	r2, #0
 800ec72:	ddee      	ble.n	800ec52 <_dtoa_r+0x94a>
 800ec74:	9901      	ldr	r1, [sp, #4]
 800ec76:	2201      	movs	r2, #1
 800ec78:	4648      	mov	r0, r9
 800ec7a:	f000 fbf3 	bl	800f464 <__lshift>
 800ec7e:	4621      	mov	r1, r4
 800ec80:	9001      	str	r0, [sp, #4]
 800ec82:	f000 fc5b 	bl	800f53c <__mcmp>
 800ec86:	2800      	cmp	r0, #0
 800ec88:	dc03      	bgt.n	800ec92 <_dtoa_r+0x98a>
 800ec8a:	d1e2      	bne.n	800ec52 <_dtoa_r+0x94a>
 800ec8c:	f01a 0f01 	tst.w	sl, #1
 800ec90:	d0df      	beq.n	800ec52 <_dtoa_r+0x94a>
 800ec92:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800ec96:	d1d9      	bne.n	800ec4c <_dtoa_r+0x944>
 800ec98:	2339      	movs	r3, #57	@ 0x39
 800ec9a:	f88b 3000 	strb.w	r3, [fp]
 800ec9e:	4633      	mov	r3, r6
 800eca0:	461e      	mov	r6, r3
 800eca2:	3b01      	subs	r3, #1
 800eca4:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800eca8:	2a39      	cmp	r2, #57	@ 0x39
 800ecaa:	d052      	beq.n	800ed52 <_dtoa_r+0xa4a>
 800ecac:	3201      	adds	r2, #1
 800ecae:	701a      	strb	r2, [r3, #0]
 800ecb0:	e531      	b.n	800e716 <_dtoa_r+0x40e>
 800ecb2:	2a00      	cmp	r2, #0
 800ecb4:	dd07      	ble.n	800ecc6 <_dtoa_r+0x9be>
 800ecb6:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800ecba:	d0ed      	beq.n	800ec98 <_dtoa_r+0x990>
 800ecbc:	f10a 0301 	add.w	r3, sl, #1
 800ecc0:	f88b 3000 	strb.w	r3, [fp]
 800ecc4:	e527      	b.n	800e716 <_dtoa_r+0x40e>
 800ecc6:	9b04      	ldr	r3, [sp, #16]
 800ecc8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ecca:	f803 ac01 	strb.w	sl, [r3, #-1]
 800ecce:	4293      	cmp	r3, r2
 800ecd0:	d029      	beq.n	800ed26 <_dtoa_r+0xa1e>
 800ecd2:	9901      	ldr	r1, [sp, #4]
 800ecd4:	2300      	movs	r3, #0
 800ecd6:	220a      	movs	r2, #10
 800ecd8:	4648      	mov	r0, r9
 800ecda:	f000 f9d5 	bl	800f088 <__multadd>
 800ecde:	45a8      	cmp	r8, r5
 800ece0:	9001      	str	r0, [sp, #4]
 800ece2:	f04f 0300 	mov.w	r3, #0
 800ece6:	f04f 020a 	mov.w	r2, #10
 800ecea:	4641      	mov	r1, r8
 800ecec:	4648      	mov	r0, r9
 800ecee:	d107      	bne.n	800ed00 <_dtoa_r+0x9f8>
 800ecf0:	f000 f9ca 	bl	800f088 <__multadd>
 800ecf4:	4680      	mov	r8, r0
 800ecf6:	4605      	mov	r5, r0
 800ecf8:	9b04      	ldr	r3, [sp, #16]
 800ecfa:	3301      	adds	r3, #1
 800ecfc:	9304      	str	r3, [sp, #16]
 800ecfe:	e776      	b.n	800ebee <_dtoa_r+0x8e6>
 800ed00:	f000 f9c2 	bl	800f088 <__multadd>
 800ed04:	4629      	mov	r1, r5
 800ed06:	4680      	mov	r8, r0
 800ed08:	2300      	movs	r3, #0
 800ed0a:	220a      	movs	r2, #10
 800ed0c:	4648      	mov	r0, r9
 800ed0e:	f000 f9bb 	bl	800f088 <__multadd>
 800ed12:	4605      	mov	r5, r0
 800ed14:	e7f0      	b.n	800ecf8 <_dtoa_r+0x9f0>
 800ed16:	f1bb 0f00 	cmp.w	fp, #0
 800ed1a:	bfcc      	ite	gt
 800ed1c:	465e      	movgt	r6, fp
 800ed1e:	2601      	movle	r6, #1
 800ed20:	443e      	add	r6, r7
 800ed22:	f04f 0800 	mov.w	r8, #0
 800ed26:	9901      	ldr	r1, [sp, #4]
 800ed28:	2201      	movs	r2, #1
 800ed2a:	4648      	mov	r0, r9
 800ed2c:	f000 fb9a 	bl	800f464 <__lshift>
 800ed30:	4621      	mov	r1, r4
 800ed32:	9001      	str	r0, [sp, #4]
 800ed34:	f000 fc02 	bl	800f53c <__mcmp>
 800ed38:	2800      	cmp	r0, #0
 800ed3a:	dcb0      	bgt.n	800ec9e <_dtoa_r+0x996>
 800ed3c:	d102      	bne.n	800ed44 <_dtoa_r+0xa3c>
 800ed3e:	f01a 0f01 	tst.w	sl, #1
 800ed42:	d1ac      	bne.n	800ec9e <_dtoa_r+0x996>
 800ed44:	4633      	mov	r3, r6
 800ed46:	461e      	mov	r6, r3
 800ed48:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ed4c:	2a30      	cmp	r2, #48	@ 0x30
 800ed4e:	d0fa      	beq.n	800ed46 <_dtoa_r+0xa3e>
 800ed50:	e4e1      	b.n	800e716 <_dtoa_r+0x40e>
 800ed52:	429f      	cmp	r7, r3
 800ed54:	d1a4      	bne.n	800eca0 <_dtoa_r+0x998>
 800ed56:	9b05      	ldr	r3, [sp, #20]
 800ed58:	3301      	adds	r3, #1
 800ed5a:	9305      	str	r3, [sp, #20]
 800ed5c:	2331      	movs	r3, #49	@ 0x31
 800ed5e:	703b      	strb	r3, [r7, #0]
 800ed60:	e4d9      	b.n	800e716 <_dtoa_r+0x40e>
 800ed62:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800ed64:	4f16      	ldr	r7, [pc, #88]	@ (800edc0 <_dtoa_r+0xab8>)
 800ed66:	b11b      	cbz	r3, 800ed70 <_dtoa_r+0xa68>
 800ed68:	f107 0308 	add.w	r3, r7, #8
 800ed6c:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800ed6e:	6013      	str	r3, [r2, #0]
 800ed70:	4638      	mov	r0, r7
 800ed72:	b011      	add	sp, #68	@ 0x44
 800ed74:	ecbd 8b02 	vpop	{d8}
 800ed78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ed7c:	9b07      	ldr	r3, [sp, #28]
 800ed7e:	2b01      	cmp	r3, #1
 800ed80:	f77f ae2c 	ble.w	800e9dc <_dtoa_r+0x6d4>
 800ed84:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ed86:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ed88:	2001      	movs	r0, #1
 800ed8a:	e64c      	b.n	800ea26 <_dtoa_r+0x71e>
 800ed8c:	f1bb 0f00 	cmp.w	fp, #0
 800ed90:	f77f aed8 	ble.w	800eb44 <_dtoa_r+0x83c>
 800ed94:	463e      	mov	r6, r7
 800ed96:	9801      	ldr	r0, [sp, #4]
 800ed98:	4621      	mov	r1, r4
 800ed9a:	f7ff fa2b 	bl	800e1f4 <quorem>
 800ed9e:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800eda2:	f806 ab01 	strb.w	sl, [r6], #1
 800eda6:	1bf2      	subs	r2, r6, r7
 800eda8:	4593      	cmp	fp, r2
 800edaa:	ddb4      	ble.n	800ed16 <_dtoa_r+0xa0e>
 800edac:	9901      	ldr	r1, [sp, #4]
 800edae:	2300      	movs	r3, #0
 800edb0:	220a      	movs	r2, #10
 800edb2:	4648      	mov	r0, r9
 800edb4:	f000 f968 	bl	800f088 <__multadd>
 800edb8:	9001      	str	r0, [sp, #4]
 800edba:	e7ec      	b.n	800ed96 <_dtoa_r+0xa8e>
 800edbc:	08011985 	.word	0x08011985
 800edc0:	08011909 	.word	0x08011909

0800edc4 <_free_r>:
 800edc4:	b538      	push	{r3, r4, r5, lr}
 800edc6:	4605      	mov	r5, r0
 800edc8:	2900      	cmp	r1, #0
 800edca:	d041      	beq.n	800ee50 <_free_r+0x8c>
 800edcc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800edd0:	1f0c      	subs	r4, r1, #4
 800edd2:	2b00      	cmp	r3, #0
 800edd4:	bfb8      	it	lt
 800edd6:	18e4      	addlt	r4, r4, r3
 800edd8:	f000 f8e8 	bl	800efac <__malloc_lock>
 800eddc:	4a1d      	ldr	r2, [pc, #116]	@ (800ee54 <_free_r+0x90>)
 800edde:	6813      	ldr	r3, [r2, #0]
 800ede0:	b933      	cbnz	r3, 800edf0 <_free_r+0x2c>
 800ede2:	6063      	str	r3, [r4, #4]
 800ede4:	6014      	str	r4, [r2, #0]
 800ede6:	4628      	mov	r0, r5
 800ede8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800edec:	f000 b8e4 	b.w	800efb8 <__malloc_unlock>
 800edf0:	42a3      	cmp	r3, r4
 800edf2:	d908      	bls.n	800ee06 <_free_r+0x42>
 800edf4:	6820      	ldr	r0, [r4, #0]
 800edf6:	1821      	adds	r1, r4, r0
 800edf8:	428b      	cmp	r3, r1
 800edfa:	bf01      	itttt	eq
 800edfc:	6819      	ldreq	r1, [r3, #0]
 800edfe:	685b      	ldreq	r3, [r3, #4]
 800ee00:	1809      	addeq	r1, r1, r0
 800ee02:	6021      	streq	r1, [r4, #0]
 800ee04:	e7ed      	b.n	800ede2 <_free_r+0x1e>
 800ee06:	461a      	mov	r2, r3
 800ee08:	685b      	ldr	r3, [r3, #4]
 800ee0a:	b10b      	cbz	r3, 800ee10 <_free_r+0x4c>
 800ee0c:	42a3      	cmp	r3, r4
 800ee0e:	d9fa      	bls.n	800ee06 <_free_r+0x42>
 800ee10:	6811      	ldr	r1, [r2, #0]
 800ee12:	1850      	adds	r0, r2, r1
 800ee14:	42a0      	cmp	r0, r4
 800ee16:	d10b      	bne.n	800ee30 <_free_r+0x6c>
 800ee18:	6820      	ldr	r0, [r4, #0]
 800ee1a:	4401      	add	r1, r0
 800ee1c:	1850      	adds	r0, r2, r1
 800ee1e:	4283      	cmp	r3, r0
 800ee20:	6011      	str	r1, [r2, #0]
 800ee22:	d1e0      	bne.n	800ede6 <_free_r+0x22>
 800ee24:	6818      	ldr	r0, [r3, #0]
 800ee26:	685b      	ldr	r3, [r3, #4]
 800ee28:	6053      	str	r3, [r2, #4]
 800ee2a:	4408      	add	r0, r1
 800ee2c:	6010      	str	r0, [r2, #0]
 800ee2e:	e7da      	b.n	800ede6 <_free_r+0x22>
 800ee30:	d902      	bls.n	800ee38 <_free_r+0x74>
 800ee32:	230c      	movs	r3, #12
 800ee34:	602b      	str	r3, [r5, #0]
 800ee36:	e7d6      	b.n	800ede6 <_free_r+0x22>
 800ee38:	6820      	ldr	r0, [r4, #0]
 800ee3a:	1821      	adds	r1, r4, r0
 800ee3c:	428b      	cmp	r3, r1
 800ee3e:	bf04      	itt	eq
 800ee40:	6819      	ldreq	r1, [r3, #0]
 800ee42:	685b      	ldreq	r3, [r3, #4]
 800ee44:	6063      	str	r3, [r4, #4]
 800ee46:	bf04      	itt	eq
 800ee48:	1809      	addeq	r1, r1, r0
 800ee4a:	6021      	streq	r1, [r4, #0]
 800ee4c:	6054      	str	r4, [r2, #4]
 800ee4e:	e7ca      	b.n	800ede6 <_free_r+0x22>
 800ee50:	bd38      	pop	{r3, r4, r5, pc}
 800ee52:	bf00      	nop
 800ee54:	24005460 	.word	0x24005460

0800ee58 <malloc>:
 800ee58:	4b02      	ldr	r3, [pc, #8]	@ (800ee64 <malloc+0xc>)
 800ee5a:	4601      	mov	r1, r0
 800ee5c:	6818      	ldr	r0, [r3, #0]
 800ee5e:	f000 b825 	b.w	800eeac <_malloc_r>
 800ee62:	bf00      	nop
 800ee64:	24000354 	.word	0x24000354

0800ee68 <sbrk_aligned>:
 800ee68:	b570      	push	{r4, r5, r6, lr}
 800ee6a:	4e0f      	ldr	r6, [pc, #60]	@ (800eea8 <sbrk_aligned+0x40>)
 800ee6c:	460c      	mov	r4, r1
 800ee6e:	6831      	ldr	r1, [r6, #0]
 800ee70:	4605      	mov	r5, r0
 800ee72:	b911      	cbnz	r1, 800ee7a <sbrk_aligned+0x12>
 800ee74:	f001 fdb4 	bl	80109e0 <_sbrk_r>
 800ee78:	6030      	str	r0, [r6, #0]
 800ee7a:	4621      	mov	r1, r4
 800ee7c:	4628      	mov	r0, r5
 800ee7e:	f001 fdaf 	bl	80109e0 <_sbrk_r>
 800ee82:	1c43      	adds	r3, r0, #1
 800ee84:	d103      	bne.n	800ee8e <sbrk_aligned+0x26>
 800ee86:	f04f 34ff 	mov.w	r4, #4294967295
 800ee8a:	4620      	mov	r0, r4
 800ee8c:	bd70      	pop	{r4, r5, r6, pc}
 800ee8e:	1cc4      	adds	r4, r0, #3
 800ee90:	f024 0403 	bic.w	r4, r4, #3
 800ee94:	42a0      	cmp	r0, r4
 800ee96:	d0f8      	beq.n	800ee8a <sbrk_aligned+0x22>
 800ee98:	1a21      	subs	r1, r4, r0
 800ee9a:	4628      	mov	r0, r5
 800ee9c:	f001 fda0 	bl	80109e0 <_sbrk_r>
 800eea0:	3001      	adds	r0, #1
 800eea2:	d1f2      	bne.n	800ee8a <sbrk_aligned+0x22>
 800eea4:	e7ef      	b.n	800ee86 <sbrk_aligned+0x1e>
 800eea6:	bf00      	nop
 800eea8:	2400545c 	.word	0x2400545c

0800eeac <_malloc_r>:
 800eeac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800eeb0:	1ccd      	adds	r5, r1, #3
 800eeb2:	f025 0503 	bic.w	r5, r5, #3
 800eeb6:	3508      	adds	r5, #8
 800eeb8:	2d0c      	cmp	r5, #12
 800eeba:	bf38      	it	cc
 800eebc:	250c      	movcc	r5, #12
 800eebe:	2d00      	cmp	r5, #0
 800eec0:	4606      	mov	r6, r0
 800eec2:	db01      	blt.n	800eec8 <_malloc_r+0x1c>
 800eec4:	42a9      	cmp	r1, r5
 800eec6:	d904      	bls.n	800eed2 <_malloc_r+0x26>
 800eec8:	230c      	movs	r3, #12
 800eeca:	6033      	str	r3, [r6, #0]
 800eecc:	2000      	movs	r0, #0
 800eece:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800eed2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800efa8 <_malloc_r+0xfc>
 800eed6:	f000 f869 	bl	800efac <__malloc_lock>
 800eeda:	f8d8 3000 	ldr.w	r3, [r8]
 800eede:	461c      	mov	r4, r3
 800eee0:	bb44      	cbnz	r4, 800ef34 <_malloc_r+0x88>
 800eee2:	4629      	mov	r1, r5
 800eee4:	4630      	mov	r0, r6
 800eee6:	f7ff ffbf 	bl	800ee68 <sbrk_aligned>
 800eeea:	1c43      	adds	r3, r0, #1
 800eeec:	4604      	mov	r4, r0
 800eeee:	d158      	bne.n	800efa2 <_malloc_r+0xf6>
 800eef0:	f8d8 4000 	ldr.w	r4, [r8]
 800eef4:	4627      	mov	r7, r4
 800eef6:	2f00      	cmp	r7, #0
 800eef8:	d143      	bne.n	800ef82 <_malloc_r+0xd6>
 800eefa:	2c00      	cmp	r4, #0
 800eefc:	d04b      	beq.n	800ef96 <_malloc_r+0xea>
 800eefe:	6823      	ldr	r3, [r4, #0]
 800ef00:	4639      	mov	r1, r7
 800ef02:	4630      	mov	r0, r6
 800ef04:	eb04 0903 	add.w	r9, r4, r3
 800ef08:	f001 fd6a 	bl	80109e0 <_sbrk_r>
 800ef0c:	4581      	cmp	r9, r0
 800ef0e:	d142      	bne.n	800ef96 <_malloc_r+0xea>
 800ef10:	6821      	ldr	r1, [r4, #0]
 800ef12:	1a6d      	subs	r5, r5, r1
 800ef14:	4629      	mov	r1, r5
 800ef16:	4630      	mov	r0, r6
 800ef18:	f7ff ffa6 	bl	800ee68 <sbrk_aligned>
 800ef1c:	3001      	adds	r0, #1
 800ef1e:	d03a      	beq.n	800ef96 <_malloc_r+0xea>
 800ef20:	6823      	ldr	r3, [r4, #0]
 800ef22:	442b      	add	r3, r5
 800ef24:	6023      	str	r3, [r4, #0]
 800ef26:	f8d8 3000 	ldr.w	r3, [r8]
 800ef2a:	685a      	ldr	r2, [r3, #4]
 800ef2c:	bb62      	cbnz	r2, 800ef88 <_malloc_r+0xdc>
 800ef2e:	f8c8 7000 	str.w	r7, [r8]
 800ef32:	e00f      	b.n	800ef54 <_malloc_r+0xa8>
 800ef34:	6822      	ldr	r2, [r4, #0]
 800ef36:	1b52      	subs	r2, r2, r5
 800ef38:	d420      	bmi.n	800ef7c <_malloc_r+0xd0>
 800ef3a:	2a0b      	cmp	r2, #11
 800ef3c:	d917      	bls.n	800ef6e <_malloc_r+0xc2>
 800ef3e:	1961      	adds	r1, r4, r5
 800ef40:	42a3      	cmp	r3, r4
 800ef42:	6025      	str	r5, [r4, #0]
 800ef44:	bf18      	it	ne
 800ef46:	6059      	strne	r1, [r3, #4]
 800ef48:	6863      	ldr	r3, [r4, #4]
 800ef4a:	bf08      	it	eq
 800ef4c:	f8c8 1000 	streq.w	r1, [r8]
 800ef50:	5162      	str	r2, [r4, r5]
 800ef52:	604b      	str	r3, [r1, #4]
 800ef54:	4630      	mov	r0, r6
 800ef56:	f000 f82f 	bl	800efb8 <__malloc_unlock>
 800ef5a:	f104 000b 	add.w	r0, r4, #11
 800ef5e:	1d23      	adds	r3, r4, #4
 800ef60:	f020 0007 	bic.w	r0, r0, #7
 800ef64:	1ac2      	subs	r2, r0, r3
 800ef66:	bf1c      	itt	ne
 800ef68:	1a1b      	subne	r3, r3, r0
 800ef6a:	50a3      	strne	r3, [r4, r2]
 800ef6c:	e7af      	b.n	800eece <_malloc_r+0x22>
 800ef6e:	6862      	ldr	r2, [r4, #4]
 800ef70:	42a3      	cmp	r3, r4
 800ef72:	bf0c      	ite	eq
 800ef74:	f8c8 2000 	streq.w	r2, [r8]
 800ef78:	605a      	strne	r2, [r3, #4]
 800ef7a:	e7eb      	b.n	800ef54 <_malloc_r+0xa8>
 800ef7c:	4623      	mov	r3, r4
 800ef7e:	6864      	ldr	r4, [r4, #4]
 800ef80:	e7ae      	b.n	800eee0 <_malloc_r+0x34>
 800ef82:	463c      	mov	r4, r7
 800ef84:	687f      	ldr	r7, [r7, #4]
 800ef86:	e7b6      	b.n	800eef6 <_malloc_r+0x4a>
 800ef88:	461a      	mov	r2, r3
 800ef8a:	685b      	ldr	r3, [r3, #4]
 800ef8c:	42a3      	cmp	r3, r4
 800ef8e:	d1fb      	bne.n	800ef88 <_malloc_r+0xdc>
 800ef90:	2300      	movs	r3, #0
 800ef92:	6053      	str	r3, [r2, #4]
 800ef94:	e7de      	b.n	800ef54 <_malloc_r+0xa8>
 800ef96:	230c      	movs	r3, #12
 800ef98:	6033      	str	r3, [r6, #0]
 800ef9a:	4630      	mov	r0, r6
 800ef9c:	f000 f80c 	bl	800efb8 <__malloc_unlock>
 800efa0:	e794      	b.n	800eecc <_malloc_r+0x20>
 800efa2:	6005      	str	r5, [r0, #0]
 800efa4:	e7d6      	b.n	800ef54 <_malloc_r+0xa8>
 800efa6:	bf00      	nop
 800efa8:	24005460 	.word	0x24005460

0800efac <__malloc_lock>:
 800efac:	4801      	ldr	r0, [pc, #4]	@ (800efb4 <__malloc_lock+0x8>)
 800efae:	f7ff b90a 	b.w	800e1c6 <__retarget_lock_acquire_recursive>
 800efb2:	bf00      	nop
 800efb4:	24005458 	.word	0x24005458

0800efb8 <__malloc_unlock>:
 800efb8:	4801      	ldr	r0, [pc, #4]	@ (800efc0 <__malloc_unlock+0x8>)
 800efba:	f7ff b905 	b.w	800e1c8 <__retarget_lock_release_recursive>
 800efbe:	bf00      	nop
 800efc0:	24005458 	.word	0x24005458

0800efc4 <_Balloc>:
 800efc4:	b570      	push	{r4, r5, r6, lr}
 800efc6:	69c6      	ldr	r6, [r0, #28]
 800efc8:	4604      	mov	r4, r0
 800efca:	460d      	mov	r5, r1
 800efcc:	b976      	cbnz	r6, 800efec <_Balloc+0x28>
 800efce:	2010      	movs	r0, #16
 800efd0:	f7ff ff42 	bl	800ee58 <malloc>
 800efd4:	4602      	mov	r2, r0
 800efd6:	61e0      	str	r0, [r4, #28]
 800efd8:	b920      	cbnz	r0, 800efe4 <_Balloc+0x20>
 800efda:	4b18      	ldr	r3, [pc, #96]	@ (800f03c <_Balloc+0x78>)
 800efdc:	4818      	ldr	r0, [pc, #96]	@ (800f040 <_Balloc+0x7c>)
 800efde:	216b      	movs	r1, #107	@ 0x6b
 800efe0:	f001 fd16 	bl	8010a10 <__assert_func>
 800efe4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800efe8:	6006      	str	r6, [r0, #0]
 800efea:	60c6      	str	r6, [r0, #12]
 800efec:	69e6      	ldr	r6, [r4, #28]
 800efee:	68f3      	ldr	r3, [r6, #12]
 800eff0:	b183      	cbz	r3, 800f014 <_Balloc+0x50>
 800eff2:	69e3      	ldr	r3, [r4, #28]
 800eff4:	68db      	ldr	r3, [r3, #12]
 800eff6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800effa:	b9b8      	cbnz	r0, 800f02c <_Balloc+0x68>
 800effc:	2101      	movs	r1, #1
 800effe:	fa01 f605 	lsl.w	r6, r1, r5
 800f002:	1d72      	adds	r2, r6, #5
 800f004:	0092      	lsls	r2, r2, #2
 800f006:	4620      	mov	r0, r4
 800f008:	f001 fd20 	bl	8010a4c <_calloc_r>
 800f00c:	b160      	cbz	r0, 800f028 <_Balloc+0x64>
 800f00e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800f012:	e00e      	b.n	800f032 <_Balloc+0x6e>
 800f014:	2221      	movs	r2, #33	@ 0x21
 800f016:	2104      	movs	r1, #4
 800f018:	4620      	mov	r0, r4
 800f01a:	f001 fd17 	bl	8010a4c <_calloc_r>
 800f01e:	69e3      	ldr	r3, [r4, #28]
 800f020:	60f0      	str	r0, [r6, #12]
 800f022:	68db      	ldr	r3, [r3, #12]
 800f024:	2b00      	cmp	r3, #0
 800f026:	d1e4      	bne.n	800eff2 <_Balloc+0x2e>
 800f028:	2000      	movs	r0, #0
 800f02a:	bd70      	pop	{r4, r5, r6, pc}
 800f02c:	6802      	ldr	r2, [r0, #0]
 800f02e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800f032:	2300      	movs	r3, #0
 800f034:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800f038:	e7f7      	b.n	800f02a <_Balloc+0x66>
 800f03a:	bf00      	nop
 800f03c:	08011916 	.word	0x08011916
 800f040:	08011996 	.word	0x08011996

0800f044 <_Bfree>:
 800f044:	b570      	push	{r4, r5, r6, lr}
 800f046:	69c6      	ldr	r6, [r0, #28]
 800f048:	4605      	mov	r5, r0
 800f04a:	460c      	mov	r4, r1
 800f04c:	b976      	cbnz	r6, 800f06c <_Bfree+0x28>
 800f04e:	2010      	movs	r0, #16
 800f050:	f7ff ff02 	bl	800ee58 <malloc>
 800f054:	4602      	mov	r2, r0
 800f056:	61e8      	str	r0, [r5, #28]
 800f058:	b920      	cbnz	r0, 800f064 <_Bfree+0x20>
 800f05a:	4b09      	ldr	r3, [pc, #36]	@ (800f080 <_Bfree+0x3c>)
 800f05c:	4809      	ldr	r0, [pc, #36]	@ (800f084 <_Bfree+0x40>)
 800f05e:	218f      	movs	r1, #143	@ 0x8f
 800f060:	f001 fcd6 	bl	8010a10 <__assert_func>
 800f064:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f068:	6006      	str	r6, [r0, #0]
 800f06a:	60c6      	str	r6, [r0, #12]
 800f06c:	b13c      	cbz	r4, 800f07e <_Bfree+0x3a>
 800f06e:	69eb      	ldr	r3, [r5, #28]
 800f070:	6862      	ldr	r2, [r4, #4]
 800f072:	68db      	ldr	r3, [r3, #12]
 800f074:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800f078:	6021      	str	r1, [r4, #0]
 800f07a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800f07e:	bd70      	pop	{r4, r5, r6, pc}
 800f080:	08011916 	.word	0x08011916
 800f084:	08011996 	.word	0x08011996

0800f088 <__multadd>:
 800f088:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f08c:	690d      	ldr	r5, [r1, #16]
 800f08e:	4607      	mov	r7, r0
 800f090:	460c      	mov	r4, r1
 800f092:	461e      	mov	r6, r3
 800f094:	f101 0c14 	add.w	ip, r1, #20
 800f098:	2000      	movs	r0, #0
 800f09a:	f8dc 3000 	ldr.w	r3, [ip]
 800f09e:	b299      	uxth	r1, r3
 800f0a0:	fb02 6101 	mla	r1, r2, r1, r6
 800f0a4:	0c1e      	lsrs	r6, r3, #16
 800f0a6:	0c0b      	lsrs	r3, r1, #16
 800f0a8:	fb02 3306 	mla	r3, r2, r6, r3
 800f0ac:	b289      	uxth	r1, r1
 800f0ae:	3001      	adds	r0, #1
 800f0b0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800f0b4:	4285      	cmp	r5, r0
 800f0b6:	f84c 1b04 	str.w	r1, [ip], #4
 800f0ba:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800f0be:	dcec      	bgt.n	800f09a <__multadd+0x12>
 800f0c0:	b30e      	cbz	r6, 800f106 <__multadd+0x7e>
 800f0c2:	68a3      	ldr	r3, [r4, #8]
 800f0c4:	42ab      	cmp	r3, r5
 800f0c6:	dc19      	bgt.n	800f0fc <__multadd+0x74>
 800f0c8:	6861      	ldr	r1, [r4, #4]
 800f0ca:	4638      	mov	r0, r7
 800f0cc:	3101      	adds	r1, #1
 800f0ce:	f7ff ff79 	bl	800efc4 <_Balloc>
 800f0d2:	4680      	mov	r8, r0
 800f0d4:	b928      	cbnz	r0, 800f0e2 <__multadd+0x5a>
 800f0d6:	4602      	mov	r2, r0
 800f0d8:	4b0c      	ldr	r3, [pc, #48]	@ (800f10c <__multadd+0x84>)
 800f0da:	480d      	ldr	r0, [pc, #52]	@ (800f110 <__multadd+0x88>)
 800f0dc:	21ba      	movs	r1, #186	@ 0xba
 800f0de:	f001 fc97 	bl	8010a10 <__assert_func>
 800f0e2:	6922      	ldr	r2, [r4, #16]
 800f0e4:	3202      	adds	r2, #2
 800f0e6:	f104 010c 	add.w	r1, r4, #12
 800f0ea:	0092      	lsls	r2, r2, #2
 800f0ec:	300c      	adds	r0, #12
 800f0ee:	f7ff f86c 	bl	800e1ca <memcpy>
 800f0f2:	4621      	mov	r1, r4
 800f0f4:	4638      	mov	r0, r7
 800f0f6:	f7ff ffa5 	bl	800f044 <_Bfree>
 800f0fa:	4644      	mov	r4, r8
 800f0fc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800f100:	3501      	adds	r5, #1
 800f102:	615e      	str	r6, [r3, #20]
 800f104:	6125      	str	r5, [r4, #16]
 800f106:	4620      	mov	r0, r4
 800f108:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f10c:	08011985 	.word	0x08011985
 800f110:	08011996 	.word	0x08011996

0800f114 <__s2b>:
 800f114:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f118:	460c      	mov	r4, r1
 800f11a:	4615      	mov	r5, r2
 800f11c:	461f      	mov	r7, r3
 800f11e:	2209      	movs	r2, #9
 800f120:	3308      	adds	r3, #8
 800f122:	4606      	mov	r6, r0
 800f124:	fb93 f3f2 	sdiv	r3, r3, r2
 800f128:	2100      	movs	r1, #0
 800f12a:	2201      	movs	r2, #1
 800f12c:	429a      	cmp	r2, r3
 800f12e:	db09      	blt.n	800f144 <__s2b+0x30>
 800f130:	4630      	mov	r0, r6
 800f132:	f7ff ff47 	bl	800efc4 <_Balloc>
 800f136:	b940      	cbnz	r0, 800f14a <__s2b+0x36>
 800f138:	4602      	mov	r2, r0
 800f13a:	4b19      	ldr	r3, [pc, #100]	@ (800f1a0 <__s2b+0x8c>)
 800f13c:	4819      	ldr	r0, [pc, #100]	@ (800f1a4 <__s2b+0x90>)
 800f13e:	21d3      	movs	r1, #211	@ 0xd3
 800f140:	f001 fc66 	bl	8010a10 <__assert_func>
 800f144:	0052      	lsls	r2, r2, #1
 800f146:	3101      	adds	r1, #1
 800f148:	e7f0      	b.n	800f12c <__s2b+0x18>
 800f14a:	9b08      	ldr	r3, [sp, #32]
 800f14c:	6143      	str	r3, [r0, #20]
 800f14e:	2d09      	cmp	r5, #9
 800f150:	f04f 0301 	mov.w	r3, #1
 800f154:	6103      	str	r3, [r0, #16]
 800f156:	dd16      	ble.n	800f186 <__s2b+0x72>
 800f158:	f104 0909 	add.w	r9, r4, #9
 800f15c:	46c8      	mov	r8, r9
 800f15e:	442c      	add	r4, r5
 800f160:	f818 3b01 	ldrb.w	r3, [r8], #1
 800f164:	4601      	mov	r1, r0
 800f166:	3b30      	subs	r3, #48	@ 0x30
 800f168:	220a      	movs	r2, #10
 800f16a:	4630      	mov	r0, r6
 800f16c:	f7ff ff8c 	bl	800f088 <__multadd>
 800f170:	45a0      	cmp	r8, r4
 800f172:	d1f5      	bne.n	800f160 <__s2b+0x4c>
 800f174:	f1a5 0408 	sub.w	r4, r5, #8
 800f178:	444c      	add	r4, r9
 800f17a:	1b2d      	subs	r5, r5, r4
 800f17c:	1963      	adds	r3, r4, r5
 800f17e:	42bb      	cmp	r3, r7
 800f180:	db04      	blt.n	800f18c <__s2b+0x78>
 800f182:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f186:	340a      	adds	r4, #10
 800f188:	2509      	movs	r5, #9
 800f18a:	e7f6      	b.n	800f17a <__s2b+0x66>
 800f18c:	f814 3b01 	ldrb.w	r3, [r4], #1
 800f190:	4601      	mov	r1, r0
 800f192:	3b30      	subs	r3, #48	@ 0x30
 800f194:	220a      	movs	r2, #10
 800f196:	4630      	mov	r0, r6
 800f198:	f7ff ff76 	bl	800f088 <__multadd>
 800f19c:	e7ee      	b.n	800f17c <__s2b+0x68>
 800f19e:	bf00      	nop
 800f1a0:	08011985 	.word	0x08011985
 800f1a4:	08011996 	.word	0x08011996

0800f1a8 <__hi0bits>:
 800f1a8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800f1ac:	4603      	mov	r3, r0
 800f1ae:	bf36      	itet	cc
 800f1b0:	0403      	lslcc	r3, r0, #16
 800f1b2:	2000      	movcs	r0, #0
 800f1b4:	2010      	movcc	r0, #16
 800f1b6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800f1ba:	bf3c      	itt	cc
 800f1bc:	021b      	lslcc	r3, r3, #8
 800f1be:	3008      	addcc	r0, #8
 800f1c0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800f1c4:	bf3c      	itt	cc
 800f1c6:	011b      	lslcc	r3, r3, #4
 800f1c8:	3004      	addcc	r0, #4
 800f1ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f1ce:	bf3c      	itt	cc
 800f1d0:	009b      	lslcc	r3, r3, #2
 800f1d2:	3002      	addcc	r0, #2
 800f1d4:	2b00      	cmp	r3, #0
 800f1d6:	db05      	blt.n	800f1e4 <__hi0bits+0x3c>
 800f1d8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800f1dc:	f100 0001 	add.w	r0, r0, #1
 800f1e0:	bf08      	it	eq
 800f1e2:	2020      	moveq	r0, #32
 800f1e4:	4770      	bx	lr

0800f1e6 <__lo0bits>:
 800f1e6:	6803      	ldr	r3, [r0, #0]
 800f1e8:	4602      	mov	r2, r0
 800f1ea:	f013 0007 	ands.w	r0, r3, #7
 800f1ee:	d00b      	beq.n	800f208 <__lo0bits+0x22>
 800f1f0:	07d9      	lsls	r1, r3, #31
 800f1f2:	d421      	bmi.n	800f238 <__lo0bits+0x52>
 800f1f4:	0798      	lsls	r0, r3, #30
 800f1f6:	bf49      	itett	mi
 800f1f8:	085b      	lsrmi	r3, r3, #1
 800f1fa:	089b      	lsrpl	r3, r3, #2
 800f1fc:	2001      	movmi	r0, #1
 800f1fe:	6013      	strmi	r3, [r2, #0]
 800f200:	bf5c      	itt	pl
 800f202:	6013      	strpl	r3, [r2, #0]
 800f204:	2002      	movpl	r0, #2
 800f206:	4770      	bx	lr
 800f208:	b299      	uxth	r1, r3
 800f20a:	b909      	cbnz	r1, 800f210 <__lo0bits+0x2a>
 800f20c:	0c1b      	lsrs	r3, r3, #16
 800f20e:	2010      	movs	r0, #16
 800f210:	b2d9      	uxtb	r1, r3
 800f212:	b909      	cbnz	r1, 800f218 <__lo0bits+0x32>
 800f214:	3008      	adds	r0, #8
 800f216:	0a1b      	lsrs	r3, r3, #8
 800f218:	0719      	lsls	r1, r3, #28
 800f21a:	bf04      	itt	eq
 800f21c:	091b      	lsreq	r3, r3, #4
 800f21e:	3004      	addeq	r0, #4
 800f220:	0799      	lsls	r1, r3, #30
 800f222:	bf04      	itt	eq
 800f224:	089b      	lsreq	r3, r3, #2
 800f226:	3002      	addeq	r0, #2
 800f228:	07d9      	lsls	r1, r3, #31
 800f22a:	d403      	bmi.n	800f234 <__lo0bits+0x4e>
 800f22c:	085b      	lsrs	r3, r3, #1
 800f22e:	f100 0001 	add.w	r0, r0, #1
 800f232:	d003      	beq.n	800f23c <__lo0bits+0x56>
 800f234:	6013      	str	r3, [r2, #0]
 800f236:	4770      	bx	lr
 800f238:	2000      	movs	r0, #0
 800f23a:	4770      	bx	lr
 800f23c:	2020      	movs	r0, #32
 800f23e:	4770      	bx	lr

0800f240 <__i2b>:
 800f240:	b510      	push	{r4, lr}
 800f242:	460c      	mov	r4, r1
 800f244:	2101      	movs	r1, #1
 800f246:	f7ff febd 	bl	800efc4 <_Balloc>
 800f24a:	4602      	mov	r2, r0
 800f24c:	b928      	cbnz	r0, 800f25a <__i2b+0x1a>
 800f24e:	4b05      	ldr	r3, [pc, #20]	@ (800f264 <__i2b+0x24>)
 800f250:	4805      	ldr	r0, [pc, #20]	@ (800f268 <__i2b+0x28>)
 800f252:	f240 1145 	movw	r1, #325	@ 0x145
 800f256:	f001 fbdb 	bl	8010a10 <__assert_func>
 800f25a:	2301      	movs	r3, #1
 800f25c:	6144      	str	r4, [r0, #20]
 800f25e:	6103      	str	r3, [r0, #16]
 800f260:	bd10      	pop	{r4, pc}
 800f262:	bf00      	nop
 800f264:	08011985 	.word	0x08011985
 800f268:	08011996 	.word	0x08011996

0800f26c <__multiply>:
 800f26c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f270:	4617      	mov	r7, r2
 800f272:	690a      	ldr	r2, [r1, #16]
 800f274:	693b      	ldr	r3, [r7, #16]
 800f276:	429a      	cmp	r2, r3
 800f278:	bfa8      	it	ge
 800f27a:	463b      	movge	r3, r7
 800f27c:	4689      	mov	r9, r1
 800f27e:	bfa4      	itt	ge
 800f280:	460f      	movge	r7, r1
 800f282:	4699      	movge	r9, r3
 800f284:	693d      	ldr	r5, [r7, #16]
 800f286:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800f28a:	68bb      	ldr	r3, [r7, #8]
 800f28c:	6879      	ldr	r1, [r7, #4]
 800f28e:	eb05 060a 	add.w	r6, r5, sl
 800f292:	42b3      	cmp	r3, r6
 800f294:	b085      	sub	sp, #20
 800f296:	bfb8      	it	lt
 800f298:	3101      	addlt	r1, #1
 800f29a:	f7ff fe93 	bl	800efc4 <_Balloc>
 800f29e:	b930      	cbnz	r0, 800f2ae <__multiply+0x42>
 800f2a0:	4602      	mov	r2, r0
 800f2a2:	4b41      	ldr	r3, [pc, #260]	@ (800f3a8 <__multiply+0x13c>)
 800f2a4:	4841      	ldr	r0, [pc, #260]	@ (800f3ac <__multiply+0x140>)
 800f2a6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800f2aa:	f001 fbb1 	bl	8010a10 <__assert_func>
 800f2ae:	f100 0414 	add.w	r4, r0, #20
 800f2b2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800f2b6:	4623      	mov	r3, r4
 800f2b8:	2200      	movs	r2, #0
 800f2ba:	4573      	cmp	r3, lr
 800f2bc:	d320      	bcc.n	800f300 <__multiply+0x94>
 800f2be:	f107 0814 	add.w	r8, r7, #20
 800f2c2:	f109 0114 	add.w	r1, r9, #20
 800f2c6:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800f2ca:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800f2ce:	9302      	str	r3, [sp, #8]
 800f2d0:	1beb      	subs	r3, r5, r7
 800f2d2:	3b15      	subs	r3, #21
 800f2d4:	f023 0303 	bic.w	r3, r3, #3
 800f2d8:	3304      	adds	r3, #4
 800f2da:	3715      	adds	r7, #21
 800f2dc:	42bd      	cmp	r5, r7
 800f2de:	bf38      	it	cc
 800f2e0:	2304      	movcc	r3, #4
 800f2e2:	9301      	str	r3, [sp, #4]
 800f2e4:	9b02      	ldr	r3, [sp, #8]
 800f2e6:	9103      	str	r1, [sp, #12]
 800f2e8:	428b      	cmp	r3, r1
 800f2ea:	d80c      	bhi.n	800f306 <__multiply+0x9a>
 800f2ec:	2e00      	cmp	r6, #0
 800f2ee:	dd03      	ble.n	800f2f8 <__multiply+0x8c>
 800f2f0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800f2f4:	2b00      	cmp	r3, #0
 800f2f6:	d055      	beq.n	800f3a4 <__multiply+0x138>
 800f2f8:	6106      	str	r6, [r0, #16]
 800f2fa:	b005      	add	sp, #20
 800f2fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f300:	f843 2b04 	str.w	r2, [r3], #4
 800f304:	e7d9      	b.n	800f2ba <__multiply+0x4e>
 800f306:	f8b1 a000 	ldrh.w	sl, [r1]
 800f30a:	f1ba 0f00 	cmp.w	sl, #0
 800f30e:	d01f      	beq.n	800f350 <__multiply+0xe4>
 800f310:	46c4      	mov	ip, r8
 800f312:	46a1      	mov	r9, r4
 800f314:	2700      	movs	r7, #0
 800f316:	f85c 2b04 	ldr.w	r2, [ip], #4
 800f31a:	f8d9 3000 	ldr.w	r3, [r9]
 800f31e:	fa1f fb82 	uxth.w	fp, r2
 800f322:	b29b      	uxth	r3, r3
 800f324:	fb0a 330b 	mla	r3, sl, fp, r3
 800f328:	443b      	add	r3, r7
 800f32a:	f8d9 7000 	ldr.w	r7, [r9]
 800f32e:	0c12      	lsrs	r2, r2, #16
 800f330:	0c3f      	lsrs	r7, r7, #16
 800f332:	fb0a 7202 	mla	r2, sl, r2, r7
 800f336:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800f33a:	b29b      	uxth	r3, r3
 800f33c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f340:	4565      	cmp	r5, ip
 800f342:	f849 3b04 	str.w	r3, [r9], #4
 800f346:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800f34a:	d8e4      	bhi.n	800f316 <__multiply+0xaa>
 800f34c:	9b01      	ldr	r3, [sp, #4]
 800f34e:	50e7      	str	r7, [r4, r3]
 800f350:	9b03      	ldr	r3, [sp, #12]
 800f352:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800f356:	3104      	adds	r1, #4
 800f358:	f1b9 0f00 	cmp.w	r9, #0
 800f35c:	d020      	beq.n	800f3a0 <__multiply+0x134>
 800f35e:	6823      	ldr	r3, [r4, #0]
 800f360:	4647      	mov	r7, r8
 800f362:	46a4      	mov	ip, r4
 800f364:	f04f 0a00 	mov.w	sl, #0
 800f368:	f8b7 b000 	ldrh.w	fp, [r7]
 800f36c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800f370:	fb09 220b 	mla	r2, r9, fp, r2
 800f374:	4452      	add	r2, sl
 800f376:	b29b      	uxth	r3, r3
 800f378:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f37c:	f84c 3b04 	str.w	r3, [ip], #4
 800f380:	f857 3b04 	ldr.w	r3, [r7], #4
 800f384:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800f388:	f8bc 3000 	ldrh.w	r3, [ip]
 800f38c:	fb09 330a 	mla	r3, r9, sl, r3
 800f390:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800f394:	42bd      	cmp	r5, r7
 800f396:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800f39a:	d8e5      	bhi.n	800f368 <__multiply+0xfc>
 800f39c:	9a01      	ldr	r2, [sp, #4]
 800f39e:	50a3      	str	r3, [r4, r2]
 800f3a0:	3404      	adds	r4, #4
 800f3a2:	e79f      	b.n	800f2e4 <__multiply+0x78>
 800f3a4:	3e01      	subs	r6, #1
 800f3a6:	e7a1      	b.n	800f2ec <__multiply+0x80>
 800f3a8:	08011985 	.word	0x08011985
 800f3ac:	08011996 	.word	0x08011996

0800f3b0 <__pow5mult>:
 800f3b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f3b4:	4615      	mov	r5, r2
 800f3b6:	f012 0203 	ands.w	r2, r2, #3
 800f3ba:	4607      	mov	r7, r0
 800f3bc:	460e      	mov	r6, r1
 800f3be:	d007      	beq.n	800f3d0 <__pow5mult+0x20>
 800f3c0:	4c25      	ldr	r4, [pc, #148]	@ (800f458 <__pow5mult+0xa8>)
 800f3c2:	3a01      	subs	r2, #1
 800f3c4:	2300      	movs	r3, #0
 800f3c6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800f3ca:	f7ff fe5d 	bl	800f088 <__multadd>
 800f3ce:	4606      	mov	r6, r0
 800f3d0:	10ad      	asrs	r5, r5, #2
 800f3d2:	d03d      	beq.n	800f450 <__pow5mult+0xa0>
 800f3d4:	69fc      	ldr	r4, [r7, #28]
 800f3d6:	b97c      	cbnz	r4, 800f3f8 <__pow5mult+0x48>
 800f3d8:	2010      	movs	r0, #16
 800f3da:	f7ff fd3d 	bl	800ee58 <malloc>
 800f3de:	4602      	mov	r2, r0
 800f3e0:	61f8      	str	r0, [r7, #28]
 800f3e2:	b928      	cbnz	r0, 800f3f0 <__pow5mult+0x40>
 800f3e4:	4b1d      	ldr	r3, [pc, #116]	@ (800f45c <__pow5mult+0xac>)
 800f3e6:	481e      	ldr	r0, [pc, #120]	@ (800f460 <__pow5mult+0xb0>)
 800f3e8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800f3ec:	f001 fb10 	bl	8010a10 <__assert_func>
 800f3f0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800f3f4:	6004      	str	r4, [r0, #0]
 800f3f6:	60c4      	str	r4, [r0, #12]
 800f3f8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800f3fc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800f400:	b94c      	cbnz	r4, 800f416 <__pow5mult+0x66>
 800f402:	f240 2171 	movw	r1, #625	@ 0x271
 800f406:	4638      	mov	r0, r7
 800f408:	f7ff ff1a 	bl	800f240 <__i2b>
 800f40c:	2300      	movs	r3, #0
 800f40e:	f8c8 0008 	str.w	r0, [r8, #8]
 800f412:	4604      	mov	r4, r0
 800f414:	6003      	str	r3, [r0, #0]
 800f416:	f04f 0900 	mov.w	r9, #0
 800f41a:	07eb      	lsls	r3, r5, #31
 800f41c:	d50a      	bpl.n	800f434 <__pow5mult+0x84>
 800f41e:	4631      	mov	r1, r6
 800f420:	4622      	mov	r2, r4
 800f422:	4638      	mov	r0, r7
 800f424:	f7ff ff22 	bl	800f26c <__multiply>
 800f428:	4631      	mov	r1, r6
 800f42a:	4680      	mov	r8, r0
 800f42c:	4638      	mov	r0, r7
 800f42e:	f7ff fe09 	bl	800f044 <_Bfree>
 800f432:	4646      	mov	r6, r8
 800f434:	106d      	asrs	r5, r5, #1
 800f436:	d00b      	beq.n	800f450 <__pow5mult+0xa0>
 800f438:	6820      	ldr	r0, [r4, #0]
 800f43a:	b938      	cbnz	r0, 800f44c <__pow5mult+0x9c>
 800f43c:	4622      	mov	r2, r4
 800f43e:	4621      	mov	r1, r4
 800f440:	4638      	mov	r0, r7
 800f442:	f7ff ff13 	bl	800f26c <__multiply>
 800f446:	6020      	str	r0, [r4, #0]
 800f448:	f8c0 9000 	str.w	r9, [r0]
 800f44c:	4604      	mov	r4, r0
 800f44e:	e7e4      	b.n	800f41a <__pow5mult+0x6a>
 800f450:	4630      	mov	r0, r6
 800f452:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f456:	bf00      	nop
 800f458:	08011aa8 	.word	0x08011aa8
 800f45c:	08011916 	.word	0x08011916
 800f460:	08011996 	.word	0x08011996

0800f464 <__lshift>:
 800f464:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f468:	460c      	mov	r4, r1
 800f46a:	6849      	ldr	r1, [r1, #4]
 800f46c:	6923      	ldr	r3, [r4, #16]
 800f46e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800f472:	68a3      	ldr	r3, [r4, #8]
 800f474:	4607      	mov	r7, r0
 800f476:	4691      	mov	r9, r2
 800f478:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800f47c:	f108 0601 	add.w	r6, r8, #1
 800f480:	42b3      	cmp	r3, r6
 800f482:	db0b      	blt.n	800f49c <__lshift+0x38>
 800f484:	4638      	mov	r0, r7
 800f486:	f7ff fd9d 	bl	800efc4 <_Balloc>
 800f48a:	4605      	mov	r5, r0
 800f48c:	b948      	cbnz	r0, 800f4a2 <__lshift+0x3e>
 800f48e:	4602      	mov	r2, r0
 800f490:	4b28      	ldr	r3, [pc, #160]	@ (800f534 <__lshift+0xd0>)
 800f492:	4829      	ldr	r0, [pc, #164]	@ (800f538 <__lshift+0xd4>)
 800f494:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800f498:	f001 faba 	bl	8010a10 <__assert_func>
 800f49c:	3101      	adds	r1, #1
 800f49e:	005b      	lsls	r3, r3, #1
 800f4a0:	e7ee      	b.n	800f480 <__lshift+0x1c>
 800f4a2:	2300      	movs	r3, #0
 800f4a4:	f100 0114 	add.w	r1, r0, #20
 800f4a8:	f100 0210 	add.w	r2, r0, #16
 800f4ac:	4618      	mov	r0, r3
 800f4ae:	4553      	cmp	r3, sl
 800f4b0:	db33      	blt.n	800f51a <__lshift+0xb6>
 800f4b2:	6920      	ldr	r0, [r4, #16]
 800f4b4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800f4b8:	f104 0314 	add.w	r3, r4, #20
 800f4bc:	f019 091f 	ands.w	r9, r9, #31
 800f4c0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800f4c4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800f4c8:	d02b      	beq.n	800f522 <__lshift+0xbe>
 800f4ca:	f1c9 0e20 	rsb	lr, r9, #32
 800f4ce:	468a      	mov	sl, r1
 800f4d0:	2200      	movs	r2, #0
 800f4d2:	6818      	ldr	r0, [r3, #0]
 800f4d4:	fa00 f009 	lsl.w	r0, r0, r9
 800f4d8:	4310      	orrs	r0, r2
 800f4da:	f84a 0b04 	str.w	r0, [sl], #4
 800f4de:	f853 2b04 	ldr.w	r2, [r3], #4
 800f4e2:	459c      	cmp	ip, r3
 800f4e4:	fa22 f20e 	lsr.w	r2, r2, lr
 800f4e8:	d8f3      	bhi.n	800f4d2 <__lshift+0x6e>
 800f4ea:	ebac 0304 	sub.w	r3, ip, r4
 800f4ee:	3b15      	subs	r3, #21
 800f4f0:	f023 0303 	bic.w	r3, r3, #3
 800f4f4:	3304      	adds	r3, #4
 800f4f6:	f104 0015 	add.w	r0, r4, #21
 800f4fa:	4560      	cmp	r0, ip
 800f4fc:	bf88      	it	hi
 800f4fe:	2304      	movhi	r3, #4
 800f500:	50ca      	str	r2, [r1, r3]
 800f502:	b10a      	cbz	r2, 800f508 <__lshift+0xa4>
 800f504:	f108 0602 	add.w	r6, r8, #2
 800f508:	3e01      	subs	r6, #1
 800f50a:	4638      	mov	r0, r7
 800f50c:	612e      	str	r6, [r5, #16]
 800f50e:	4621      	mov	r1, r4
 800f510:	f7ff fd98 	bl	800f044 <_Bfree>
 800f514:	4628      	mov	r0, r5
 800f516:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f51a:	f842 0f04 	str.w	r0, [r2, #4]!
 800f51e:	3301      	adds	r3, #1
 800f520:	e7c5      	b.n	800f4ae <__lshift+0x4a>
 800f522:	3904      	subs	r1, #4
 800f524:	f853 2b04 	ldr.w	r2, [r3], #4
 800f528:	f841 2f04 	str.w	r2, [r1, #4]!
 800f52c:	459c      	cmp	ip, r3
 800f52e:	d8f9      	bhi.n	800f524 <__lshift+0xc0>
 800f530:	e7ea      	b.n	800f508 <__lshift+0xa4>
 800f532:	bf00      	nop
 800f534:	08011985 	.word	0x08011985
 800f538:	08011996 	.word	0x08011996

0800f53c <__mcmp>:
 800f53c:	690a      	ldr	r2, [r1, #16]
 800f53e:	4603      	mov	r3, r0
 800f540:	6900      	ldr	r0, [r0, #16]
 800f542:	1a80      	subs	r0, r0, r2
 800f544:	b530      	push	{r4, r5, lr}
 800f546:	d10e      	bne.n	800f566 <__mcmp+0x2a>
 800f548:	3314      	adds	r3, #20
 800f54a:	3114      	adds	r1, #20
 800f54c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800f550:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800f554:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800f558:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800f55c:	4295      	cmp	r5, r2
 800f55e:	d003      	beq.n	800f568 <__mcmp+0x2c>
 800f560:	d205      	bcs.n	800f56e <__mcmp+0x32>
 800f562:	f04f 30ff 	mov.w	r0, #4294967295
 800f566:	bd30      	pop	{r4, r5, pc}
 800f568:	42a3      	cmp	r3, r4
 800f56a:	d3f3      	bcc.n	800f554 <__mcmp+0x18>
 800f56c:	e7fb      	b.n	800f566 <__mcmp+0x2a>
 800f56e:	2001      	movs	r0, #1
 800f570:	e7f9      	b.n	800f566 <__mcmp+0x2a>
	...

0800f574 <__mdiff>:
 800f574:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f578:	4689      	mov	r9, r1
 800f57a:	4606      	mov	r6, r0
 800f57c:	4611      	mov	r1, r2
 800f57e:	4648      	mov	r0, r9
 800f580:	4614      	mov	r4, r2
 800f582:	f7ff ffdb 	bl	800f53c <__mcmp>
 800f586:	1e05      	subs	r5, r0, #0
 800f588:	d112      	bne.n	800f5b0 <__mdiff+0x3c>
 800f58a:	4629      	mov	r1, r5
 800f58c:	4630      	mov	r0, r6
 800f58e:	f7ff fd19 	bl	800efc4 <_Balloc>
 800f592:	4602      	mov	r2, r0
 800f594:	b928      	cbnz	r0, 800f5a2 <__mdiff+0x2e>
 800f596:	4b3f      	ldr	r3, [pc, #252]	@ (800f694 <__mdiff+0x120>)
 800f598:	f240 2137 	movw	r1, #567	@ 0x237
 800f59c:	483e      	ldr	r0, [pc, #248]	@ (800f698 <__mdiff+0x124>)
 800f59e:	f001 fa37 	bl	8010a10 <__assert_func>
 800f5a2:	2301      	movs	r3, #1
 800f5a4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800f5a8:	4610      	mov	r0, r2
 800f5aa:	b003      	add	sp, #12
 800f5ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f5b0:	bfbc      	itt	lt
 800f5b2:	464b      	movlt	r3, r9
 800f5b4:	46a1      	movlt	r9, r4
 800f5b6:	4630      	mov	r0, r6
 800f5b8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800f5bc:	bfba      	itte	lt
 800f5be:	461c      	movlt	r4, r3
 800f5c0:	2501      	movlt	r5, #1
 800f5c2:	2500      	movge	r5, #0
 800f5c4:	f7ff fcfe 	bl	800efc4 <_Balloc>
 800f5c8:	4602      	mov	r2, r0
 800f5ca:	b918      	cbnz	r0, 800f5d4 <__mdiff+0x60>
 800f5cc:	4b31      	ldr	r3, [pc, #196]	@ (800f694 <__mdiff+0x120>)
 800f5ce:	f240 2145 	movw	r1, #581	@ 0x245
 800f5d2:	e7e3      	b.n	800f59c <__mdiff+0x28>
 800f5d4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800f5d8:	6926      	ldr	r6, [r4, #16]
 800f5da:	60c5      	str	r5, [r0, #12]
 800f5dc:	f109 0310 	add.w	r3, r9, #16
 800f5e0:	f109 0514 	add.w	r5, r9, #20
 800f5e4:	f104 0e14 	add.w	lr, r4, #20
 800f5e8:	f100 0b14 	add.w	fp, r0, #20
 800f5ec:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800f5f0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800f5f4:	9301      	str	r3, [sp, #4]
 800f5f6:	46d9      	mov	r9, fp
 800f5f8:	f04f 0c00 	mov.w	ip, #0
 800f5fc:	9b01      	ldr	r3, [sp, #4]
 800f5fe:	f85e 0b04 	ldr.w	r0, [lr], #4
 800f602:	f853 af04 	ldr.w	sl, [r3, #4]!
 800f606:	9301      	str	r3, [sp, #4]
 800f608:	fa1f f38a 	uxth.w	r3, sl
 800f60c:	4619      	mov	r1, r3
 800f60e:	b283      	uxth	r3, r0
 800f610:	1acb      	subs	r3, r1, r3
 800f612:	0c00      	lsrs	r0, r0, #16
 800f614:	4463      	add	r3, ip
 800f616:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800f61a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800f61e:	b29b      	uxth	r3, r3
 800f620:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800f624:	4576      	cmp	r6, lr
 800f626:	f849 3b04 	str.w	r3, [r9], #4
 800f62a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800f62e:	d8e5      	bhi.n	800f5fc <__mdiff+0x88>
 800f630:	1b33      	subs	r3, r6, r4
 800f632:	3b15      	subs	r3, #21
 800f634:	f023 0303 	bic.w	r3, r3, #3
 800f638:	3415      	adds	r4, #21
 800f63a:	3304      	adds	r3, #4
 800f63c:	42a6      	cmp	r6, r4
 800f63e:	bf38      	it	cc
 800f640:	2304      	movcc	r3, #4
 800f642:	441d      	add	r5, r3
 800f644:	445b      	add	r3, fp
 800f646:	461e      	mov	r6, r3
 800f648:	462c      	mov	r4, r5
 800f64a:	4544      	cmp	r4, r8
 800f64c:	d30e      	bcc.n	800f66c <__mdiff+0xf8>
 800f64e:	f108 0103 	add.w	r1, r8, #3
 800f652:	1b49      	subs	r1, r1, r5
 800f654:	f021 0103 	bic.w	r1, r1, #3
 800f658:	3d03      	subs	r5, #3
 800f65a:	45a8      	cmp	r8, r5
 800f65c:	bf38      	it	cc
 800f65e:	2100      	movcc	r1, #0
 800f660:	440b      	add	r3, r1
 800f662:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800f666:	b191      	cbz	r1, 800f68e <__mdiff+0x11a>
 800f668:	6117      	str	r7, [r2, #16]
 800f66a:	e79d      	b.n	800f5a8 <__mdiff+0x34>
 800f66c:	f854 1b04 	ldr.w	r1, [r4], #4
 800f670:	46e6      	mov	lr, ip
 800f672:	0c08      	lsrs	r0, r1, #16
 800f674:	fa1c fc81 	uxtah	ip, ip, r1
 800f678:	4471      	add	r1, lr
 800f67a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800f67e:	b289      	uxth	r1, r1
 800f680:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800f684:	f846 1b04 	str.w	r1, [r6], #4
 800f688:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800f68c:	e7dd      	b.n	800f64a <__mdiff+0xd6>
 800f68e:	3f01      	subs	r7, #1
 800f690:	e7e7      	b.n	800f662 <__mdiff+0xee>
 800f692:	bf00      	nop
 800f694:	08011985 	.word	0x08011985
 800f698:	08011996 	.word	0x08011996

0800f69c <__ulp>:
 800f69c:	b082      	sub	sp, #8
 800f69e:	ed8d 0b00 	vstr	d0, [sp]
 800f6a2:	9a01      	ldr	r2, [sp, #4]
 800f6a4:	4b0f      	ldr	r3, [pc, #60]	@ (800f6e4 <__ulp+0x48>)
 800f6a6:	4013      	ands	r3, r2
 800f6a8:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800f6ac:	2b00      	cmp	r3, #0
 800f6ae:	dc08      	bgt.n	800f6c2 <__ulp+0x26>
 800f6b0:	425b      	negs	r3, r3
 800f6b2:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800f6b6:	ea4f 5223 	mov.w	r2, r3, asr #20
 800f6ba:	da04      	bge.n	800f6c6 <__ulp+0x2a>
 800f6bc:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800f6c0:	4113      	asrs	r3, r2
 800f6c2:	2200      	movs	r2, #0
 800f6c4:	e008      	b.n	800f6d8 <__ulp+0x3c>
 800f6c6:	f1a2 0314 	sub.w	r3, r2, #20
 800f6ca:	2b1e      	cmp	r3, #30
 800f6cc:	bfda      	itte	le
 800f6ce:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800f6d2:	40da      	lsrle	r2, r3
 800f6d4:	2201      	movgt	r2, #1
 800f6d6:	2300      	movs	r3, #0
 800f6d8:	4619      	mov	r1, r3
 800f6da:	4610      	mov	r0, r2
 800f6dc:	ec41 0b10 	vmov	d0, r0, r1
 800f6e0:	b002      	add	sp, #8
 800f6e2:	4770      	bx	lr
 800f6e4:	7ff00000 	.word	0x7ff00000

0800f6e8 <__b2d>:
 800f6e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f6ec:	6906      	ldr	r6, [r0, #16]
 800f6ee:	f100 0814 	add.w	r8, r0, #20
 800f6f2:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800f6f6:	1f37      	subs	r7, r6, #4
 800f6f8:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800f6fc:	4610      	mov	r0, r2
 800f6fe:	f7ff fd53 	bl	800f1a8 <__hi0bits>
 800f702:	f1c0 0320 	rsb	r3, r0, #32
 800f706:	280a      	cmp	r0, #10
 800f708:	600b      	str	r3, [r1, #0]
 800f70a:	491b      	ldr	r1, [pc, #108]	@ (800f778 <__b2d+0x90>)
 800f70c:	dc15      	bgt.n	800f73a <__b2d+0x52>
 800f70e:	f1c0 0c0b 	rsb	ip, r0, #11
 800f712:	fa22 f30c 	lsr.w	r3, r2, ip
 800f716:	45b8      	cmp	r8, r7
 800f718:	ea43 0501 	orr.w	r5, r3, r1
 800f71c:	bf34      	ite	cc
 800f71e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800f722:	2300      	movcs	r3, #0
 800f724:	3015      	adds	r0, #21
 800f726:	fa02 f000 	lsl.w	r0, r2, r0
 800f72a:	fa23 f30c 	lsr.w	r3, r3, ip
 800f72e:	4303      	orrs	r3, r0
 800f730:	461c      	mov	r4, r3
 800f732:	ec45 4b10 	vmov	d0, r4, r5
 800f736:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f73a:	45b8      	cmp	r8, r7
 800f73c:	bf3a      	itte	cc
 800f73e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800f742:	f1a6 0708 	subcc.w	r7, r6, #8
 800f746:	2300      	movcs	r3, #0
 800f748:	380b      	subs	r0, #11
 800f74a:	d012      	beq.n	800f772 <__b2d+0x8a>
 800f74c:	f1c0 0120 	rsb	r1, r0, #32
 800f750:	fa23 f401 	lsr.w	r4, r3, r1
 800f754:	4082      	lsls	r2, r0
 800f756:	4322      	orrs	r2, r4
 800f758:	4547      	cmp	r7, r8
 800f75a:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800f75e:	bf8c      	ite	hi
 800f760:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800f764:	2200      	movls	r2, #0
 800f766:	4083      	lsls	r3, r0
 800f768:	40ca      	lsrs	r2, r1
 800f76a:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800f76e:	4313      	orrs	r3, r2
 800f770:	e7de      	b.n	800f730 <__b2d+0x48>
 800f772:	ea42 0501 	orr.w	r5, r2, r1
 800f776:	e7db      	b.n	800f730 <__b2d+0x48>
 800f778:	3ff00000 	.word	0x3ff00000

0800f77c <__d2b>:
 800f77c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800f780:	460f      	mov	r7, r1
 800f782:	2101      	movs	r1, #1
 800f784:	ec59 8b10 	vmov	r8, r9, d0
 800f788:	4616      	mov	r6, r2
 800f78a:	f7ff fc1b 	bl	800efc4 <_Balloc>
 800f78e:	4604      	mov	r4, r0
 800f790:	b930      	cbnz	r0, 800f7a0 <__d2b+0x24>
 800f792:	4602      	mov	r2, r0
 800f794:	4b23      	ldr	r3, [pc, #140]	@ (800f824 <__d2b+0xa8>)
 800f796:	4824      	ldr	r0, [pc, #144]	@ (800f828 <__d2b+0xac>)
 800f798:	f240 310f 	movw	r1, #783	@ 0x30f
 800f79c:	f001 f938 	bl	8010a10 <__assert_func>
 800f7a0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800f7a4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800f7a8:	b10d      	cbz	r5, 800f7ae <__d2b+0x32>
 800f7aa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800f7ae:	9301      	str	r3, [sp, #4]
 800f7b0:	f1b8 0300 	subs.w	r3, r8, #0
 800f7b4:	d023      	beq.n	800f7fe <__d2b+0x82>
 800f7b6:	4668      	mov	r0, sp
 800f7b8:	9300      	str	r3, [sp, #0]
 800f7ba:	f7ff fd14 	bl	800f1e6 <__lo0bits>
 800f7be:	e9dd 1200 	ldrd	r1, r2, [sp]
 800f7c2:	b1d0      	cbz	r0, 800f7fa <__d2b+0x7e>
 800f7c4:	f1c0 0320 	rsb	r3, r0, #32
 800f7c8:	fa02 f303 	lsl.w	r3, r2, r3
 800f7cc:	430b      	orrs	r3, r1
 800f7ce:	40c2      	lsrs	r2, r0
 800f7d0:	6163      	str	r3, [r4, #20]
 800f7d2:	9201      	str	r2, [sp, #4]
 800f7d4:	9b01      	ldr	r3, [sp, #4]
 800f7d6:	61a3      	str	r3, [r4, #24]
 800f7d8:	2b00      	cmp	r3, #0
 800f7da:	bf0c      	ite	eq
 800f7dc:	2201      	moveq	r2, #1
 800f7de:	2202      	movne	r2, #2
 800f7e0:	6122      	str	r2, [r4, #16]
 800f7e2:	b1a5      	cbz	r5, 800f80e <__d2b+0x92>
 800f7e4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800f7e8:	4405      	add	r5, r0
 800f7ea:	603d      	str	r5, [r7, #0]
 800f7ec:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800f7f0:	6030      	str	r0, [r6, #0]
 800f7f2:	4620      	mov	r0, r4
 800f7f4:	b003      	add	sp, #12
 800f7f6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f7fa:	6161      	str	r1, [r4, #20]
 800f7fc:	e7ea      	b.n	800f7d4 <__d2b+0x58>
 800f7fe:	a801      	add	r0, sp, #4
 800f800:	f7ff fcf1 	bl	800f1e6 <__lo0bits>
 800f804:	9b01      	ldr	r3, [sp, #4]
 800f806:	6163      	str	r3, [r4, #20]
 800f808:	3020      	adds	r0, #32
 800f80a:	2201      	movs	r2, #1
 800f80c:	e7e8      	b.n	800f7e0 <__d2b+0x64>
 800f80e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800f812:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800f816:	6038      	str	r0, [r7, #0]
 800f818:	6918      	ldr	r0, [r3, #16]
 800f81a:	f7ff fcc5 	bl	800f1a8 <__hi0bits>
 800f81e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800f822:	e7e5      	b.n	800f7f0 <__d2b+0x74>
 800f824:	08011985 	.word	0x08011985
 800f828:	08011996 	.word	0x08011996

0800f82c <__ratio>:
 800f82c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f830:	4688      	mov	r8, r1
 800f832:	4669      	mov	r1, sp
 800f834:	4681      	mov	r9, r0
 800f836:	f7ff ff57 	bl	800f6e8 <__b2d>
 800f83a:	a901      	add	r1, sp, #4
 800f83c:	4640      	mov	r0, r8
 800f83e:	ec55 4b10 	vmov	r4, r5, d0
 800f842:	f7ff ff51 	bl	800f6e8 <__b2d>
 800f846:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800f84a:	f8d9 2010 	ldr.w	r2, [r9, #16]
 800f84e:	1ad2      	subs	r2, r2, r3
 800f850:	e9dd 3100 	ldrd	r3, r1, [sp]
 800f854:	1a5b      	subs	r3, r3, r1
 800f856:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 800f85a:	ec57 6b10 	vmov	r6, r7, d0
 800f85e:	2b00      	cmp	r3, #0
 800f860:	bfd6      	itet	le
 800f862:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800f866:	462a      	movgt	r2, r5
 800f868:	463a      	movle	r2, r7
 800f86a:	46ab      	mov	fp, r5
 800f86c:	46a2      	mov	sl, r4
 800f86e:	bfce      	itee	gt
 800f870:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800f874:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 800f878:	ee00 3a90 	vmovle	s1, r3
 800f87c:	ec4b ab17 	vmov	d7, sl, fp
 800f880:	ee87 0b00 	vdiv.f64	d0, d7, d0
 800f884:	b003      	add	sp, #12
 800f886:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800f88a <__copybits>:
 800f88a:	3901      	subs	r1, #1
 800f88c:	b570      	push	{r4, r5, r6, lr}
 800f88e:	1149      	asrs	r1, r1, #5
 800f890:	6914      	ldr	r4, [r2, #16]
 800f892:	3101      	adds	r1, #1
 800f894:	f102 0314 	add.w	r3, r2, #20
 800f898:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800f89c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800f8a0:	1f05      	subs	r5, r0, #4
 800f8a2:	42a3      	cmp	r3, r4
 800f8a4:	d30c      	bcc.n	800f8c0 <__copybits+0x36>
 800f8a6:	1aa3      	subs	r3, r4, r2
 800f8a8:	3b11      	subs	r3, #17
 800f8aa:	f023 0303 	bic.w	r3, r3, #3
 800f8ae:	3211      	adds	r2, #17
 800f8b0:	42a2      	cmp	r2, r4
 800f8b2:	bf88      	it	hi
 800f8b4:	2300      	movhi	r3, #0
 800f8b6:	4418      	add	r0, r3
 800f8b8:	2300      	movs	r3, #0
 800f8ba:	4288      	cmp	r0, r1
 800f8bc:	d305      	bcc.n	800f8ca <__copybits+0x40>
 800f8be:	bd70      	pop	{r4, r5, r6, pc}
 800f8c0:	f853 6b04 	ldr.w	r6, [r3], #4
 800f8c4:	f845 6f04 	str.w	r6, [r5, #4]!
 800f8c8:	e7eb      	b.n	800f8a2 <__copybits+0x18>
 800f8ca:	f840 3b04 	str.w	r3, [r0], #4
 800f8ce:	e7f4      	b.n	800f8ba <__copybits+0x30>

0800f8d0 <__any_on>:
 800f8d0:	f100 0214 	add.w	r2, r0, #20
 800f8d4:	6900      	ldr	r0, [r0, #16]
 800f8d6:	114b      	asrs	r3, r1, #5
 800f8d8:	4298      	cmp	r0, r3
 800f8da:	b510      	push	{r4, lr}
 800f8dc:	db11      	blt.n	800f902 <__any_on+0x32>
 800f8de:	dd0a      	ble.n	800f8f6 <__any_on+0x26>
 800f8e0:	f011 011f 	ands.w	r1, r1, #31
 800f8e4:	d007      	beq.n	800f8f6 <__any_on+0x26>
 800f8e6:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800f8ea:	fa24 f001 	lsr.w	r0, r4, r1
 800f8ee:	fa00 f101 	lsl.w	r1, r0, r1
 800f8f2:	428c      	cmp	r4, r1
 800f8f4:	d10b      	bne.n	800f90e <__any_on+0x3e>
 800f8f6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800f8fa:	4293      	cmp	r3, r2
 800f8fc:	d803      	bhi.n	800f906 <__any_on+0x36>
 800f8fe:	2000      	movs	r0, #0
 800f900:	bd10      	pop	{r4, pc}
 800f902:	4603      	mov	r3, r0
 800f904:	e7f7      	b.n	800f8f6 <__any_on+0x26>
 800f906:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800f90a:	2900      	cmp	r1, #0
 800f90c:	d0f5      	beq.n	800f8fa <__any_on+0x2a>
 800f90e:	2001      	movs	r0, #1
 800f910:	e7f6      	b.n	800f900 <__any_on+0x30>

0800f912 <sulp>:
 800f912:	b570      	push	{r4, r5, r6, lr}
 800f914:	4604      	mov	r4, r0
 800f916:	460d      	mov	r5, r1
 800f918:	4616      	mov	r6, r2
 800f91a:	ec45 4b10 	vmov	d0, r4, r5
 800f91e:	f7ff febd 	bl	800f69c <__ulp>
 800f922:	b17e      	cbz	r6, 800f944 <sulp+0x32>
 800f924:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800f928:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800f92c:	2b00      	cmp	r3, #0
 800f92e:	dd09      	ble.n	800f944 <sulp+0x32>
 800f930:	051b      	lsls	r3, r3, #20
 800f932:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 800f936:	2000      	movs	r0, #0
 800f938:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 800f93c:	ec41 0b17 	vmov	d7, r0, r1
 800f940:	ee20 0b07 	vmul.f64	d0, d0, d7
 800f944:	bd70      	pop	{r4, r5, r6, pc}
	...

0800f948 <_strtod_l>:
 800f948:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f94c:	ed2d 8b0a 	vpush	{d8-d12}
 800f950:	b097      	sub	sp, #92	@ 0x5c
 800f952:	4688      	mov	r8, r1
 800f954:	920e      	str	r2, [sp, #56]	@ 0x38
 800f956:	2200      	movs	r2, #0
 800f958:	9212      	str	r2, [sp, #72]	@ 0x48
 800f95a:	9005      	str	r0, [sp, #20]
 800f95c:	f04f 0a00 	mov.w	sl, #0
 800f960:	f04f 0b00 	mov.w	fp, #0
 800f964:	460a      	mov	r2, r1
 800f966:	9211      	str	r2, [sp, #68]	@ 0x44
 800f968:	7811      	ldrb	r1, [r2, #0]
 800f96a:	292b      	cmp	r1, #43	@ 0x2b
 800f96c:	d04c      	beq.n	800fa08 <_strtod_l+0xc0>
 800f96e:	d839      	bhi.n	800f9e4 <_strtod_l+0x9c>
 800f970:	290d      	cmp	r1, #13
 800f972:	d833      	bhi.n	800f9dc <_strtod_l+0x94>
 800f974:	2908      	cmp	r1, #8
 800f976:	d833      	bhi.n	800f9e0 <_strtod_l+0x98>
 800f978:	2900      	cmp	r1, #0
 800f97a:	d03c      	beq.n	800f9f6 <_strtod_l+0xae>
 800f97c:	2200      	movs	r2, #0
 800f97e:	9208      	str	r2, [sp, #32]
 800f980:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 800f982:	782a      	ldrb	r2, [r5, #0]
 800f984:	2a30      	cmp	r2, #48	@ 0x30
 800f986:	f040 80b7 	bne.w	800faf8 <_strtod_l+0x1b0>
 800f98a:	786a      	ldrb	r2, [r5, #1]
 800f98c:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800f990:	2a58      	cmp	r2, #88	@ 0x58
 800f992:	d170      	bne.n	800fa76 <_strtod_l+0x12e>
 800f994:	9302      	str	r3, [sp, #8]
 800f996:	9b08      	ldr	r3, [sp, #32]
 800f998:	9301      	str	r3, [sp, #4]
 800f99a:	ab12      	add	r3, sp, #72	@ 0x48
 800f99c:	9300      	str	r3, [sp, #0]
 800f99e:	4a90      	ldr	r2, [pc, #576]	@ (800fbe0 <_strtod_l+0x298>)
 800f9a0:	9805      	ldr	r0, [sp, #20]
 800f9a2:	ab13      	add	r3, sp, #76	@ 0x4c
 800f9a4:	a911      	add	r1, sp, #68	@ 0x44
 800f9a6:	f001 f8cd 	bl	8010b44 <__gethex>
 800f9aa:	f010 060f 	ands.w	r6, r0, #15
 800f9ae:	4604      	mov	r4, r0
 800f9b0:	d005      	beq.n	800f9be <_strtod_l+0x76>
 800f9b2:	2e06      	cmp	r6, #6
 800f9b4:	d12a      	bne.n	800fa0c <_strtod_l+0xc4>
 800f9b6:	3501      	adds	r5, #1
 800f9b8:	2300      	movs	r3, #0
 800f9ba:	9511      	str	r5, [sp, #68]	@ 0x44
 800f9bc:	9308      	str	r3, [sp, #32]
 800f9be:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f9c0:	2b00      	cmp	r3, #0
 800f9c2:	f040 8537 	bne.w	8010434 <_strtod_l+0xaec>
 800f9c6:	9b08      	ldr	r3, [sp, #32]
 800f9c8:	ec4b ab10 	vmov	d0, sl, fp
 800f9cc:	b1cb      	cbz	r3, 800fa02 <_strtod_l+0xba>
 800f9ce:	eeb1 0b40 	vneg.f64	d0, d0
 800f9d2:	b017      	add	sp, #92	@ 0x5c
 800f9d4:	ecbd 8b0a 	vpop	{d8-d12}
 800f9d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f9dc:	2920      	cmp	r1, #32
 800f9de:	d1cd      	bne.n	800f97c <_strtod_l+0x34>
 800f9e0:	3201      	adds	r2, #1
 800f9e2:	e7c0      	b.n	800f966 <_strtod_l+0x1e>
 800f9e4:	292d      	cmp	r1, #45	@ 0x2d
 800f9e6:	d1c9      	bne.n	800f97c <_strtod_l+0x34>
 800f9e8:	2101      	movs	r1, #1
 800f9ea:	9108      	str	r1, [sp, #32]
 800f9ec:	1c51      	adds	r1, r2, #1
 800f9ee:	9111      	str	r1, [sp, #68]	@ 0x44
 800f9f0:	7852      	ldrb	r2, [r2, #1]
 800f9f2:	2a00      	cmp	r2, #0
 800f9f4:	d1c4      	bne.n	800f980 <_strtod_l+0x38>
 800f9f6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f9f8:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 800f9fc:	2b00      	cmp	r3, #0
 800f9fe:	f040 8517 	bne.w	8010430 <_strtod_l+0xae8>
 800fa02:	ec4b ab10 	vmov	d0, sl, fp
 800fa06:	e7e4      	b.n	800f9d2 <_strtod_l+0x8a>
 800fa08:	2100      	movs	r1, #0
 800fa0a:	e7ee      	b.n	800f9ea <_strtod_l+0xa2>
 800fa0c:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800fa0e:	b13a      	cbz	r2, 800fa20 <_strtod_l+0xd8>
 800fa10:	2135      	movs	r1, #53	@ 0x35
 800fa12:	a814      	add	r0, sp, #80	@ 0x50
 800fa14:	f7ff ff39 	bl	800f88a <__copybits>
 800fa18:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800fa1a:	9805      	ldr	r0, [sp, #20]
 800fa1c:	f7ff fb12 	bl	800f044 <_Bfree>
 800fa20:	1e73      	subs	r3, r6, #1
 800fa22:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800fa24:	2b04      	cmp	r3, #4
 800fa26:	d806      	bhi.n	800fa36 <_strtod_l+0xee>
 800fa28:	e8df f003 	tbb	[pc, r3]
 800fa2c:	201d0314 	.word	0x201d0314
 800fa30:	14          	.byte	0x14
 800fa31:	00          	.byte	0x00
 800fa32:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	@ 0x50
 800fa36:	05e3      	lsls	r3, r4, #23
 800fa38:	bf48      	it	mi
 800fa3a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800fa3e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800fa42:	0d1b      	lsrs	r3, r3, #20
 800fa44:	051b      	lsls	r3, r3, #20
 800fa46:	2b00      	cmp	r3, #0
 800fa48:	d1b9      	bne.n	800f9be <_strtod_l+0x76>
 800fa4a:	f7fe fb91 	bl	800e170 <__errno>
 800fa4e:	2322      	movs	r3, #34	@ 0x22
 800fa50:	6003      	str	r3, [r0, #0]
 800fa52:	e7b4      	b.n	800f9be <_strtod_l+0x76>
 800fa54:	e9dd a314 	ldrd	sl, r3, [sp, #80]	@ 0x50
 800fa58:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800fa5c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800fa60:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800fa64:	e7e7      	b.n	800fa36 <_strtod_l+0xee>
 800fa66:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800fbe8 <_strtod_l+0x2a0>
 800fa6a:	e7e4      	b.n	800fa36 <_strtod_l+0xee>
 800fa6c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800fa70:	f04f 3aff 	mov.w	sl, #4294967295
 800fa74:	e7df      	b.n	800fa36 <_strtod_l+0xee>
 800fa76:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800fa78:	1c5a      	adds	r2, r3, #1
 800fa7a:	9211      	str	r2, [sp, #68]	@ 0x44
 800fa7c:	785b      	ldrb	r3, [r3, #1]
 800fa7e:	2b30      	cmp	r3, #48	@ 0x30
 800fa80:	d0f9      	beq.n	800fa76 <_strtod_l+0x12e>
 800fa82:	2b00      	cmp	r3, #0
 800fa84:	d09b      	beq.n	800f9be <_strtod_l+0x76>
 800fa86:	2301      	movs	r3, #1
 800fa88:	9307      	str	r3, [sp, #28]
 800fa8a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800fa8c:	930a      	str	r3, [sp, #40]	@ 0x28
 800fa8e:	2300      	movs	r3, #0
 800fa90:	9306      	str	r3, [sp, #24]
 800fa92:	4699      	mov	r9, r3
 800fa94:	461d      	mov	r5, r3
 800fa96:	220a      	movs	r2, #10
 800fa98:	9811      	ldr	r0, [sp, #68]	@ 0x44
 800fa9a:	7804      	ldrb	r4, [r0, #0]
 800fa9c:	f1a4 0330 	sub.w	r3, r4, #48	@ 0x30
 800faa0:	b2d9      	uxtb	r1, r3
 800faa2:	2909      	cmp	r1, #9
 800faa4:	d92a      	bls.n	800fafc <_strtod_l+0x1b4>
 800faa6:	494f      	ldr	r1, [pc, #316]	@ (800fbe4 <_strtod_l+0x29c>)
 800faa8:	2201      	movs	r2, #1
 800faaa:	f000 ff87 	bl	80109bc <strncmp>
 800faae:	b398      	cbz	r0, 800fb18 <_strtod_l+0x1d0>
 800fab0:	2000      	movs	r0, #0
 800fab2:	4622      	mov	r2, r4
 800fab4:	462b      	mov	r3, r5
 800fab6:	4607      	mov	r7, r0
 800fab8:	4601      	mov	r1, r0
 800faba:	2a65      	cmp	r2, #101	@ 0x65
 800fabc:	d001      	beq.n	800fac2 <_strtod_l+0x17a>
 800fabe:	2a45      	cmp	r2, #69	@ 0x45
 800fac0:	d118      	bne.n	800faf4 <_strtod_l+0x1ac>
 800fac2:	b91b      	cbnz	r3, 800facc <_strtod_l+0x184>
 800fac4:	9b07      	ldr	r3, [sp, #28]
 800fac6:	4303      	orrs	r3, r0
 800fac8:	d095      	beq.n	800f9f6 <_strtod_l+0xae>
 800faca:	2300      	movs	r3, #0
 800facc:	f8dd 8044 	ldr.w	r8, [sp, #68]	@ 0x44
 800fad0:	f108 0201 	add.w	r2, r8, #1
 800fad4:	9211      	str	r2, [sp, #68]	@ 0x44
 800fad6:	f898 2001 	ldrb.w	r2, [r8, #1]
 800fada:	2a2b      	cmp	r2, #43	@ 0x2b
 800fadc:	d074      	beq.n	800fbc8 <_strtod_l+0x280>
 800fade:	2a2d      	cmp	r2, #45	@ 0x2d
 800fae0:	d07a      	beq.n	800fbd8 <_strtod_l+0x290>
 800fae2:	f04f 0e00 	mov.w	lr, #0
 800fae6:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 800faea:	2c09      	cmp	r4, #9
 800faec:	f240 8082 	bls.w	800fbf4 <_strtod_l+0x2ac>
 800faf0:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 800faf4:	2400      	movs	r4, #0
 800faf6:	e09d      	b.n	800fc34 <_strtod_l+0x2ec>
 800faf8:	2300      	movs	r3, #0
 800fafa:	e7c5      	b.n	800fa88 <_strtod_l+0x140>
 800fafc:	2d08      	cmp	r5, #8
 800fafe:	bfc8      	it	gt
 800fb00:	9906      	ldrgt	r1, [sp, #24]
 800fb02:	f100 0001 	add.w	r0, r0, #1
 800fb06:	bfca      	itet	gt
 800fb08:	fb02 3301 	mlagt	r3, r2, r1, r3
 800fb0c:	fb02 3909 	mlale	r9, r2, r9, r3
 800fb10:	9306      	strgt	r3, [sp, #24]
 800fb12:	3501      	adds	r5, #1
 800fb14:	9011      	str	r0, [sp, #68]	@ 0x44
 800fb16:	e7bf      	b.n	800fa98 <_strtod_l+0x150>
 800fb18:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800fb1a:	1c5a      	adds	r2, r3, #1
 800fb1c:	9211      	str	r2, [sp, #68]	@ 0x44
 800fb1e:	785a      	ldrb	r2, [r3, #1]
 800fb20:	b3bd      	cbz	r5, 800fb92 <_strtod_l+0x24a>
 800fb22:	4607      	mov	r7, r0
 800fb24:	462b      	mov	r3, r5
 800fb26:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800fb2a:	2909      	cmp	r1, #9
 800fb2c:	d912      	bls.n	800fb54 <_strtod_l+0x20c>
 800fb2e:	2101      	movs	r1, #1
 800fb30:	e7c3      	b.n	800faba <_strtod_l+0x172>
 800fb32:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800fb34:	1c5a      	adds	r2, r3, #1
 800fb36:	9211      	str	r2, [sp, #68]	@ 0x44
 800fb38:	785a      	ldrb	r2, [r3, #1]
 800fb3a:	3001      	adds	r0, #1
 800fb3c:	2a30      	cmp	r2, #48	@ 0x30
 800fb3e:	d0f8      	beq.n	800fb32 <_strtod_l+0x1ea>
 800fb40:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800fb44:	2b08      	cmp	r3, #8
 800fb46:	f200 847a 	bhi.w	801043e <_strtod_l+0xaf6>
 800fb4a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800fb4c:	930a      	str	r3, [sp, #40]	@ 0x28
 800fb4e:	4607      	mov	r7, r0
 800fb50:	2000      	movs	r0, #0
 800fb52:	4603      	mov	r3, r0
 800fb54:	3a30      	subs	r2, #48	@ 0x30
 800fb56:	f100 0101 	add.w	r1, r0, #1
 800fb5a:	d014      	beq.n	800fb86 <_strtod_l+0x23e>
 800fb5c:	440f      	add	r7, r1
 800fb5e:	469c      	mov	ip, r3
 800fb60:	f04f 0e0a 	mov.w	lr, #10
 800fb64:	f10c 0401 	add.w	r4, ip, #1
 800fb68:	1ae6      	subs	r6, r4, r3
 800fb6a:	42b1      	cmp	r1, r6
 800fb6c:	dc13      	bgt.n	800fb96 <_strtod_l+0x24e>
 800fb6e:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800fb72:	1819      	adds	r1, r3, r0
 800fb74:	2908      	cmp	r1, #8
 800fb76:	f103 0301 	add.w	r3, r3, #1
 800fb7a:	4403      	add	r3, r0
 800fb7c:	dc19      	bgt.n	800fbb2 <_strtod_l+0x26a>
 800fb7e:	210a      	movs	r1, #10
 800fb80:	fb01 2909 	mla	r9, r1, r9, r2
 800fb84:	2100      	movs	r1, #0
 800fb86:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800fb88:	1c50      	adds	r0, r2, #1
 800fb8a:	9011      	str	r0, [sp, #68]	@ 0x44
 800fb8c:	7852      	ldrb	r2, [r2, #1]
 800fb8e:	4608      	mov	r0, r1
 800fb90:	e7c9      	b.n	800fb26 <_strtod_l+0x1de>
 800fb92:	4628      	mov	r0, r5
 800fb94:	e7d2      	b.n	800fb3c <_strtod_l+0x1f4>
 800fb96:	f1bc 0f08 	cmp.w	ip, #8
 800fb9a:	dc03      	bgt.n	800fba4 <_strtod_l+0x25c>
 800fb9c:	fb0e f909 	mul.w	r9, lr, r9
 800fba0:	46a4      	mov	ip, r4
 800fba2:	e7df      	b.n	800fb64 <_strtod_l+0x21c>
 800fba4:	2c10      	cmp	r4, #16
 800fba6:	bfde      	ittt	le
 800fba8:	9e06      	ldrle	r6, [sp, #24]
 800fbaa:	fb0e f606 	mulle.w	r6, lr, r6
 800fbae:	9606      	strle	r6, [sp, #24]
 800fbb0:	e7f6      	b.n	800fba0 <_strtod_l+0x258>
 800fbb2:	290f      	cmp	r1, #15
 800fbb4:	bfdf      	itttt	le
 800fbb6:	9806      	ldrle	r0, [sp, #24]
 800fbb8:	210a      	movle	r1, #10
 800fbba:	fb01 2200 	mlale	r2, r1, r0, r2
 800fbbe:	9206      	strle	r2, [sp, #24]
 800fbc0:	e7e0      	b.n	800fb84 <_strtod_l+0x23c>
 800fbc2:	2700      	movs	r7, #0
 800fbc4:	2101      	movs	r1, #1
 800fbc6:	e77d      	b.n	800fac4 <_strtod_l+0x17c>
 800fbc8:	f04f 0e00 	mov.w	lr, #0
 800fbcc:	f108 0202 	add.w	r2, r8, #2
 800fbd0:	9211      	str	r2, [sp, #68]	@ 0x44
 800fbd2:	f898 2002 	ldrb.w	r2, [r8, #2]
 800fbd6:	e786      	b.n	800fae6 <_strtod_l+0x19e>
 800fbd8:	f04f 0e01 	mov.w	lr, #1
 800fbdc:	e7f6      	b.n	800fbcc <_strtod_l+0x284>
 800fbde:	bf00      	nop
 800fbe0:	08011bbc 	.word	0x08011bbc
 800fbe4:	080119ef 	.word	0x080119ef
 800fbe8:	7ff00000 	.word	0x7ff00000
 800fbec:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800fbee:	1c54      	adds	r4, r2, #1
 800fbf0:	9411      	str	r4, [sp, #68]	@ 0x44
 800fbf2:	7852      	ldrb	r2, [r2, #1]
 800fbf4:	2a30      	cmp	r2, #48	@ 0x30
 800fbf6:	d0f9      	beq.n	800fbec <_strtod_l+0x2a4>
 800fbf8:	f1a2 0431 	sub.w	r4, r2, #49	@ 0x31
 800fbfc:	2c08      	cmp	r4, #8
 800fbfe:	f63f af79 	bhi.w	800faf4 <_strtod_l+0x1ac>
 800fc02:	f1a2 0c30 	sub.w	ip, r2, #48	@ 0x30
 800fc06:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800fc08:	9209      	str	r2, [sp, #36]	@ 0x24
 800fc0a:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800fc0c:	1c54      	adds	r4, r2, #1
 800fc0e:	9411      	str	r4, [sp, #68]	@ 0x44
 800fc10:	7852      	ldrb	r2, [r2, #1]
 800fc12:	f1a2 0630 	sub.w	r6, r2, #48	@ 0x30
 800fc16:	2e09      	cmp	r6, #9
 800fc18:	d937      	bls.n	800fc8a <_strtod_l+0x342>
 800fc1a:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 800fc1c:	1ba4      	subs	r4, r4, r6
 800fc1e:	2c08      	cmp	r4, #8
 800fc20:	f644 641f 	movw	r4, #19999	@ 0x4e1f
 800fc24:	dc02      	bgt.n	800fc2c <_strtod_l+0x2e4>
 800fc26:	4564      	cmp	r4, ip
 800fc28:	bfa8      	it	ge
 800fc2a:	4664      	movge	r4, ip
 800fc2c:	f1be 0f00 	cmp.w	lr, #0
 800fc30:	d000      	beq.n	800fc34 <_strtod_l+0x2ec>
 800fc32:	4264      	negs	r4, r4
 800fc34:	2b00      	cmp	r3, #0
 800fc36:	d14d      	bne.n	800fcd4 <_strtod_l+0x38c>
 800fc38:	9b07      	ldr	r3, [sp, #28]
 800fc3a:	4318      	orrs	r0, r3
 800fc3c:	f47f aebf 	bne.w	800f9be <_strtod_l+0x76>
 800fc40:	2900      	cmp	r1, #0
 800fc42:	f47f aed8 	bne.w	800f9f6 <_strtod_l+0xae>
 800fc46:	2a69      	cmp	r2, #105	@ 0x69
 800fc48:	d027      	beq.n	800fc9a <_strtod_l+0x352>
 800fc4a:	dc24      	bgt.n	800fc96 <_strtod_l+0x34e>
 800fc4c:	2a49      	cmp	r2, #73	@ 0x49
 800fc4e:	d024      	beq.n	800fc9a <_strtod_l+0x352>
 800fc50:	2a4e      	cmp	r2, #78	@ 0x4e
 800fc52:	f47f aed0 	bne.w	800f9f6 <_strtod_l+0xae>
 800fc56:	4997      	ldr	r1, [pc, #604]	@ (800feb4 <_strtod_l+0x56c>)
 800fc58:	a811      	add	r0, sp, #68	@ 0x44
 800fc5a:	f001 f995 	bl	8010f88 <__match>
 800fc5e:	2800      	cmp	r0, #0
 800fc60:	f43f aec9 	beq.w	800f9f6 <_strtod_l+0xae>
 800fc64:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800fc66:	781b      	ldrb	r3, [r3, #0]
 800fc68:	2b28      	cmp	r3, #40	@ 0x28
 800fc6a:	d12d      	bne.n	800fcc8 <_strtod_l+0x380>
 800fc6c:	4992      	ldr	r1, [pc, #584]	@ (800feb8 <_strtod_l+0x570>)
 800fc6e:	aa14      	add	r2, sp, #80	@ 0x50
 800fc70:	a811      	add	r0, sp, #68	@ 0x44
 800fc72:	f001 f99d 	bl	8010fb0 <__hexnan>
 800fc76:	2805      	cmp	r0, #5
 800fc78:	d126      	bne.n	800fcc8 <_strtod_l+0x380>
 800fc7a:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800fc7c:	f8dd a050 	ldr.w	sl, [sp, #80]	@ 0x50
 800fc80:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800fc84:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800fc88:	e699      	b.n	800f9be <_strtod_l+0x76>
 800fc8a:	240a      	movs	r4, #10
 800fc8c:	fb04 2c0c 	mla	ip, r4, ip, r2
 800fc90:	f1ac 0c30 	sub.w	ip, ip, #48	@ 0x30
 800fc94:	e7b9      	b.n	800fc0a <_strtod_l+0x2c2>
 800fc96:	2a6e      	cmp	r2, #110	@ 0x6e
 800fc98:	e7db      	b.n	800fc52 <_strtod_l+0x30a>
 800fc9a:	4988      	ldr	r1, [pc, #544]	@ (800febc <_strtod_l+0x574>)
 800fc9c:	a811      	add	r0, sp, #68	@ 0x44
 800fc9e:	f001 f973 	bl	8010f88 <__match>
 800fca2:	2800      	cmp	r0, #0
 800fca4:	f43f aea7 	beq.w	800f9f6 <_strtod_l+0xae>
 800fca8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800fcaa:	4985      	ldr	r1, [pc, #532]	@ (800fec0 <_strtod_l+0x578>)
 800fcac:	3b01      	subs	r3, #1
 800fcae:	a811      	add	r0, sp, #68	@ 0x44
 800fcb0:	9311      	str	r3, [sp, #68]	@ 0x44
 800fcb2:	f001 f969 	bl	8010f88 <__match>
 800fcb6:	b910      	cbnz	r0, 800fcbe <_strtod_l+0x376>
 800fcb8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800fcba:	3301      	adds	r3, #1
 800fcbc:	9311      	str	r3, [sp, #68]	@ 0x44
 800fcbe:	f8df b214 	ldr.w	fp, [pc, #532]	@ 800fed4 <_strtod_l+0x58c>
 800fcc2:	f04f 0a00 	mov.w	sl, #0
 800fcc6:	e67a      	b.n	800f9be <_strtod_l+0x76>
 800fcc8:	487e      	ldr	r0, [pc, #504]	@ (800fec4 <_strtod_l+0x57c>)
 800fcca:	f000 fe99 	bl	8010a00 <nan>
 800fcce:	ec5b ab10 	vmov	sl, fp, d0
 800fcd2:	e674      	b.n	800f9be <_strtod_l+0x76>
 800fcd4:	ee07 9a90 	vmov	s15, r9
 800fcd8:	1be2      	subs	r2, r4, r7
 800fcda:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800fcde:	2d00      	cmp	r5, #0
 800fce0:	bf08      	it	eq
 800fce2:	461d      	moveq	r5, r3
 800fce4:	2b10      	cmp	r3, #16
 800fce6:	9209      	str	r2, [sp, #36]	@ 0x24
 800fce8:	461a      	mov	r2, r3
 800fcea:	bfa8      	it	ge
 800fcec:	2210      	movge	r2, #16
 800fcee:	2b09      	cmp	r3, #9
 800fcf0:	ec5b ab17 	vmov	sl, fp, d7
 800fcf4:	dc15      	bgt.n	800fd22 <_strtod_l+0x3da>
 800fcf6:	1be1      	subs	r1, r4, r7
 800fcf8:	2900      	cmp	r1, #0
 800fcfa:	f43f ae60 	beq.w	800f9be <_strtod_l+0x76>
 800fcfe:	eba4 0107 	sub.w	r1, r4, r7
 800fd02:	dd72      	ble.n	800fdea <_strtod_l+0x4a2>
 800fd04:	2916      	cmp	r1, #22
 800fd06:	dc59      	bgt.n	800fdbc <_strtod_l+0x474>
 800fd08:	4b6f      	ldr	r3, [pc, #444]	@ (800fec8 <_strtod_l+0x580>)
 800fd0a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800fd0c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800fd10:	ed93 7b00 	vldr	d7, [r3]
 800fd14:	ec4b ab16 	vmov	d6, sl, fp
 800fd18:	ee27 7b06 	vmul.f64	d7, d7, d6
 800fd1c:	ec5b ab17 	vmov	sl, fp, d7
 800fd20:	e64d      	b.n	800f9be <_strtod_l+0x76>
 800fd22:	4969      	ldr	r1, [pc, #420]	@ (800fec8 <_strtod_l+0x580>)
 800fd24:	eddd 6a06 	vldr	s13, [sp, #24]
 800fd28:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 800fd2c:	ed11 5b12 	vldr	d5, [r1, #-72]	@ 0xffffffb8
 800fd30:	2b0f      	cmp	r3, #15
 800fd32:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 800fd36:	eea7 6b05 	vfma.f64	d6, d7, d5
 800fd3a:	ec5b ab16 	vmov	sl, fp, d6
 800fd3e:	ddda      	ble.n	800fcf6 <_strtod_l+0x3ae>
 800fd40:	1a9a      	subs	r2, r3, r2
 800fd42:	1be1      	subs	r1, r4, r7
 800fd44:	440a      	add	r2, r1
 800fd46:	2a00      	cmp	r2, #0
 800fd48:	f340 8094 	ble.w	800fe74 <_strtod_l+0x52c>
 800fd4c:	f012 000f 	ands.w	r0, r2, #15
 800fd50:	d00a      	beq.n	800fd68 <_strtod_l+0x420>
 800fd52:	495d      	ldr	r1, [pc, #372]	@ (800fec8 <_strtod_l+0x580>)
 800fd54:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800fd58:	ed91 7b00 	vldr	d7, [r1]
 800fd5c:	ec4b ab16 	vmov	d6, sl, fp
 800fd60:	ee27 7b06 	vmul.f64	d7, d7, d6
 800fd64:	ec5b ab17 	vmov	sl, fp, d7
 800fd68:	f032 020f 	bics.w	r2, r2, #15
 800fd6c:	d073      	beq.n	800fe56 <_strtod_l+0x50e>
 800fd6e:	f5b2 7f9a 	cmp.w	r2, #308	@ 0x134
 800fd72:	dd47      	ble.n	800fe04 <_strtod_l+0x4bc>
 800fd74:	2400      	movs	r4, #0
 800fd76:	4625      	mov	r5, r4
 800fd78:	9407      	str	r4, [sp, #28]
 800fd7a:	4626      	mov	r6, r4
 800fd7c:	9a05      	ldr	r2, [sp, #20]
 800fd7e:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800fed4 <_strtod_l+0x58c>
 800fd82:	2322      	movs	r3, #34	@ 0x22
 800fd84:	6013      	str	r3, [r2, #0]
 800fd86:	f04f 0a00 	mov.w	sl, #0
 800fd8a:	9b07      	ldr	r3, [sp, #28]
 800fd8c:	2b00      	cmp	r3, #0
 800fd8e:	f43f ae16 	beq.w	800f9be <_strtod_l+0x76>
 800fd92:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800fd94:	9805      	ldr	r0, [sp, #20]
 800fd96:	f7ff f955 	bl	800f044 <_Bfree>
 800fd9a:	9805      	ldr	r0, [sp, #20]
 800fd9c:	4631      	mov	r1, r6
 800fd9e:	f7ff f951 	bl	800f044 <_Bfree>
 800fda2:	9805      	ldr	r0, [sp, #20]
 800fda4:	4629      	mov	r1, r5
 800fda6:	f7ff f94d 	bl	800f044 <_Bfree>
 800fdaa:	9907      	ldr	r1, [sp, #28]
 800fdac:	9805      	ldr	r0, [sp, #20]
 800fdae:	f7ff f949 	bl	800f044 <_Bfree>
 800fdb2:	9805      	ldr	r0, [sp, #20]
 800fdb4:	4621      	mov	r1, r4
 800fdb6:	f7ff f945 	bl	800f044 <_Bfree>
 800fdba:	e600      	b.n	800f9be <_strtod_l+0x76>
 800fdbc:	f1c3 0125 	rsb	r1, r3, #37	@ 0x25
 800fdc0:	1be0      	subs	r0, r4, r7
 800fdc2:	4281      	cmp	r1, r0
 800fdc4:	dbbc      	blt.n	800fd40 <_strtod_l+0x3f8>
 800fdc6:	4a40      	ldr	r2, [pc, #256]	@ (800fec8 <_strtod_l+0x580>)
 800fdc8:	f1c3 030f 	rsb	r3, r3, #15
 800fdcc:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 800fdd0:	ed91 7b00 	vldr	d7, [r1]
 800fdd4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800fdd6:	ec4b ab16 	vmov	d6, sl, fp
 800fdda:	1acb      	subs	r3, r1, r3
 800fddc:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 800fde0:	ee27 7b06 	vmul.f64	d7, d7, d6
 800fde4:	ed92 6b00 	vldr	d6, [r2]
 800fde8:	e796      	b.n	800fd18 <_strtod_l+0x3d0>
 800fdea:	3116      	adds	r1, #22
 800fdec:	dba8      	blt.n	800fd40 <_strtod_l+0x3f8>
 800fdee:	4b36      	ldr	r3, [pc, #216]	@ (800fec8 <_strtod_l+0x580>)
 800fdf0:	1b3c      	subs	r4, r7, r4
 800fdf2:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 800fdf6:	ed94 7b00 	vldr	d7, [r4]
 800fdfa:	ec4b ab16 	vmov	d6, sl, fp
 800fdfe:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800fe02:	e78b      	b.n	800fd1c <_strtod_l+0x3d4>
 800fe04:	2000      	movs	r0, #0
 800fe06:	ec4b ab17 	vmov	d7, sl, fp
 800fe0a:	4e30      	ldr	r6, [pc, #192]	@ (800fecc <_strtod_l+0x584>)
 800fe0c:	1112      	asrs	r2, r2, #4
 800fe0e:	4601      	mov	r1, r0
 800fe10:	2a01      	cmp	r2, #1
 800fe12:	dc23      	bgt.n	800fe5c <_strtod_l+0x514>
 800fe14:	b108      	cbz	r0, 800fe1a <_strtod_l+0x4d2>
 800fe16:	ec5b ab17 	vmov	sl, fp, d7
 800fe1a:	4a2c      	ldr	r2, [pc, #176]	@ (800fecc <_strtod_l+0x584>)
 800fe1c:	482c      	ldr	r0, [pc, #176]	@ (800fed0 <_strtod_l+0x588>)
 800fe1e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800fe22:	ed92 7b00 	vldr	d7, [r2]
 800fe26:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800fe2a:	ec4b ab16 	vmov	d6, sl, fp
 800fe2e:	4a29      	ldr	r2, [pc, #164]	@ (800fed4 <_strtod_l+0x58c>)
 800fe30:	ee27 7b06 	vmul.f64	d7, d7, d6
 800fe34:	ee17 1a90 	vmov	r1, s15
 800fe38:	400a      	ands	r2, r1
 800fe3a:	4282      	cmp	r2, r0
 800fe3c:	ec5b ab17 	vmov	sl, fp, d7
 800fe40:	d898      	bhi.n	800fd74 <_strtod_l+0x42c>
 800fe42:	f5a0 1080 	sub.w	r0, r0, #1048576	@ 0x100000
 800fe46:	4282      	cmp	r2, r0
 800fe48:	bf86      	itte	hi
 800fe4a:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 800fed8 <_strtod_l+0x590>
 800fe4e:	f04f 3aff 	movhi.w	sl, #4294967295
 800fe52:	f101 7b54 	addls.w	fp, r1, #55574528	@ 0x3500000
 800fe56:	2200      	movs	r2, #0
 800fe58:	9206      	str	r2, [sp, #24]
 800fe5a:	e076      	b.n	800ff4a <_strtod_l+0x602>
 800fe5c:	f012 0f01 	tst.w	r2, #1
 800fe60:	d004      	beq.n	800fe6c <_strtod_l+0x524>
 800fe62:	ed96 6b00 	vldr	d6, [r6]
 800fe66:	2001      	movs	r0, #1
 800fe68:	ee27 7b06 	vmul.f64	d7, d7, d6
 800fe6c:	3101      	adds	r1, #1
 800fe6e:	1052      	asrs	r2, r2, #1
 800fe70:	3608      	adds	r6, #8
 800fe72:	e7cd      	b.n	800fe10 <_strtod_l+0x4c8>
 800fe74:	d0ef      	beq.n	800fe56 <_strtod_l+0x50e>
 800fe76:	4252      	negs	r2, r2
 800fe78:	f012 000f 	ands.w	r0, r2, #15
 800fe7c:	d00a      	beq.n	800fe94 <_strtod_l+0x54c>
 800fe7e:	4912      	ldr	r1, [pc, #72]	@ (800fec8 <_strtod_l+0x580>)
 800fe80:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800fe84:	ed91 7b00 	vldr	d7, [r1]
 800fe88:	ec4b ab16 	vmov	d6, sl, fp
 800fe8c:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800fe90:	ec5b ab17 	vmov	sl, fp, d7
 800fe94:	1112      	asrs	r2, r2, #4
 800fe96:	d0de      	beq.n	800fe56 <_strtod_l+0x50e>
 800fe98:	2a1f      	cmp	r2, #31
 800fe9a:	dd1f      	ble.n	800fedc <_strtod_l+0x594>
 800fe9c:	2400      	movs	r4, #0
 800fe9e:	4625      	mov	r5, r4
 800fea0:	9407      	str	r4, [sp, #28]
 800fea2:	4626      	mov	r6, r4
 800fea4:	9a05      	ldr	r2, [sp, #20]
 800fea6:	2322      	movs	r3, #34	@ 0x22
 800fea8:	f04f 0a00 	mov.w	sl, #0
 800feac:	f04f 0b00 	mov.w	fp, #0
 800feb0:	6013      	str	r3, [r2, #0]
 800feb2:	e76a      	b.n	800fd8a <_strtod_l+0x442>
 800feb4:	080118dd 	.word	0x080118dd
 800feb8:	08011ba8 	.word	0x08011ba8
 800febc:	080118d5 	.word	0x080118d5
 800fec0:	0801190c 	.word	0x0801190c
 800fec4:	08011a45 	.word	0x08011a45
 800fec8:	08011ae0 	.word	0x08011ae0
 800fecc:	08011ab8 	.word	0x08011ab8
 800fed0:	7ca00000 	.word	0x7ca00000
 800fed4:	7ff00000 	.word	0x7ff00000
 800fed8:	7fefffff 	.word	0x7fefffff
 800fedc:	f012 0110 	ands.w	r1, r2, #16
 800fee0:	bf18      	it	ne
 800fee2:	216a      	movne	r1, #106	@ 0x6a
 800fee4:	9106      	str	r1, [sp, #24]
 800fee6:	ec4b ab17 	vmov	d7, sl, fp
 800feea:	49af      	ldr	r1, [pc, #700]	@ (80101a8 <_strtod_l+0x860>)
 800feec:	2000      	movs	r0, #0
 800feee:	07d6      	lsls	r6, r2, #31
 800fef0:	d504      	bpl.n	800fefc <_strtod_l+0x5b4>
 800fef2:	ed91 6b00 	vldr	d6, [r1]
 800fef6:	2001      	movs	r0, #1
 800fef8:	ee27 7b06 	vmul.f64	d7, d7, d6
 800fefc:	1052      	asrs	r2, r2, #1
 800fefe:	f101 0108 	add.w	r1, r1, #8
 800ff02:	d1f4      	bne.n	800feee <_strtod_l+0x5a6>
 800ff04:	b108      	cbz	r0, 800ff0a <_strtod_l+0x5c2>
 800ff06:	ec5b ab17 	vmov	sl, fp, d7
 800ff0a:	9a06      	ldr	r2, [sp, #24]
 800ff0c:	b1b2      	cbz	r2, 800ff3c <_strtod_l+0x5f4>
 800ff0e:	f3cb 510a 	ubfx	r1, fp, #20, #11
 800ff12:	f1c1 026b 	rsb	r2, r1, #107	@ 0x6b
 800ff16:	2a00      	cmp	r2, #0
 800ff18:	4658      	mov	r0, fp
 800ff1a:	dd0f      	ble.n	800ff3c <_strtod_l+0x5f4>
 800ff1c:	2a1f      	cmp	r2, #31
 800ff1e:	dd55      	ble.n	800ffcc <_strtod_l+0x684>
 800ff20:	2a34      	cmp	r2, #52	@ 0x34
 800ff22:	bfde      	ittt	le
 800ff24:	f04f 32ff 	movle.w	r2, #4294967295
 800ff28:	f1c1 014b 	rsble	r1, r1, #75	@ 0x4b
 800ff2c:	408a      	lslle	r2, r1
 800ff2e:	f04f 0a00 	mov.w	sl, #0
 800ff32:	bfcc      	ite	gt
 800ff34:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800ff38:	ea02 0b00 	andle.w	fp, r2, r0
 800ff3c:	ec4b ab17 	vmov	d7, sl, fp
 800ff40:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800ff44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ff48:	d0a8      	beq.n	800fe9c <_strtod_l+0x554>
 800ff4a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800ff4c:	9805      	ldr	r0, [sp, #20]
 800ff4e:	f8cd 9000 	str.w	r9, [sp]
 800ff52:	462a      	mov	r2, r5
 800ff54:	f7ff f8de 	bl	800f114 <__s2b>
 800ff58:	9007      	str	r0, [sp, #28]
 800ff5a:	2800      	cmp	r0, #0
 800ff5c:	f43f af0a 	beq.w	800fd74 <_strtod_l+0x42c>
 800ff60:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ff62:	1b3f      	subs	r7, r7, r4
 800ff64:	2b00      	cmp	r3, #0
 800ff66:	bfb4      	ite	lt
 800ff68:	463b      	movlt	r3, r7
 800ff6a:	2300      	movge	r3, #0
 800ff6c:	930a      	str	r3, [sp, #40]	@ 0x28
 800ff6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ff70:	ed9f bb89 	vldr	d11, [pc, #548]	@ 8010198 <_strtod_l+0x850>
 800ff74:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800ff78:	2400      	movs	r4, #0
 800ff7a:	930d      	str	r3, [sp, #52]	@ 0x34
 800ff7c:	4625      	mov	r5, r4
 800ff7e:	9b07      	ldr	r3, [sp, #28]
 800ff80:	9805      	ldr	r0, [sp, #20]
 800ff82:	6859      	ldr	r1, [r3, #4]
 800ff84:	f7ff f81e 	bl	800efc4 <_Balloc>
 800ff88:	4606      	mov	r6, r0
 800ff8a:	2800      	cmp	r0, #0
 800ff8c:	f43f aef6 	beq.w	800fd7c <_strtod_l+0x434>
 800ff90:	9b07      	ldr	r3, [sp, #28]
 800ff92:	691a      	ldr	r2, [r3, #16]
 800ff94:	ec4b ab19 	vmov	d9, sl, fp
 800ff98:	3202      	adds	r2, #2
 800ff9a:	f103 010c 	add.w	r1, r3, #12
 800ff9e:	0092      	lsls	r2, r2, #2
 800ffa0:	300c      	adds	r0, #12
 800ffa2:	f7fe f912 	bl	800e1ca <memcpy>
 800ffa6:	eeb0 0b49 	vmov.f64	d0, d9
 800ffaa:	9805      	ldr	r0, [sp, #20]
 800ffac:	aa14      	add	r2, sp, #80	@ 0x50
 800ffae:	a913      	add	r1, sp, #76	@ 0x4c
 800ffb0:	f7ff fbe4 	bl	800f77c <__d2b>
 800ffb4:	9012      	str	r0, [sp, #72]	@ 0x48
 800ffb6:	2800      	cmp	r0, #0
 800ffb8:	f43f aee0 	beq.w	800fd7c <_strtod_l+0x434>
 800ffbc:	9805      	ldr	r0, [sp, #20]
 800ffbe:	2101      	movs	r1, #1
 800ffc0:	f7ff f93e 	bl	800f240 <__i2b>
 800ffc4:	4605      	mov	r5, r0
 800ffc6:	b940      	cbnz	r0, 800ffda <_strtod_l+0x692>
 800ffc8:	2500      	movs	r5, #0
 800ffca:	e6d7      	b.n	800fd7c <_strtod_l+0x434>
 800ffcc:	f04f 31ff 	mov.w	r1, #4294967295
 800ffd0:	fa01 f202 	lsl.w	r2, r1, r2
 800ffd4:	ea02 0a0a 	and.w	sl, r2, sl
 800ffd8:	e7b0      	b.n	800ff3c <_strtod_l+0x5f4>
 800ffda:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 800ffdc:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800ffde:	2f00      	cmp	r7, #0
 800ffe0:	bfab      	itete	ge
 800ffe2:	9b0a      	ldrge	r3, [sp, #40]	@ 0x28
 800ffe4:	9b0d      	ldrlt	r3, [sp, #52]	@ 0x34
 800ffe6:	f8dd 8034 	ldrge.w	r8, [sp, #52]	@ 0x34
 800ffea:	f8dd 9028 	ldrlt.w	r9, [sp, #40]	@ 0x28
 800ffee:	bfac      	ite	ge
 800fff0:	eb07 0903 	addge.w	r9, r7, r3
 800fff4:	eba3 0807 	sublt.w	r8, r3, r7
 800fff8:	9b06      	ldr	r3, [sp, #24]
 800fffa:	1aff      	subs	r7, r7, r3
 800fffc:	4417      	add	r7, r2
 800fffe:	f1c2 0336 	rsb	r3, r2, #54	@ 0x36
 8010002:	4a6a      	ldr	r2, [pc, #424]	@ (80101ac <_strtod_l+0x864>)
 8010004:	3f01      	subs	r7, #1
 8010006:	4297      	cmp	r7, r2
 8010008:	da51      	bge.n	80100ae <_strtod_l+0x766>
 801000a:	1bd1      	subs	r1, r2, r7
 801000c:	291f      	cmp	r1, #31
 801000e:	eba3 0301 	sub.w	r3, r3, r1
 8010012:	f04f 0201 	mov.w	r2, #1
 8010016:	dc3e      	bgt.n	8010096 <_strtod_l+0x74e>
 8010018:	408a      	lsls	r2, r1
 801001a:	920c      	str	r2, [sp, #48]	@ 0x30
 801001c:	2200      	movs	r2, #0
 801001e:	920b      	str	r2, [sp, #44]	@ 0x2c
 8010020:	eb09 0703 	add.w	r7, r9, r3
 8010024:	4498      	add	r8, r3
 8010026:	9b06      	ldr	r3, [sp, #24]
 8010028:	45b9      	cmp	r9, r7
 801002a:	4498      	add	r8, r3
 801002c:	464b      	mov	r3, r9
 801002e:	bfa8      	it	ge
 8010030:	463b      	movge	r3, r7
 8010032:	4543      	cmp	r3, r8
 8010034:	bfa8      	it	ge
 8010036:	4643      	movge	r3, r8
 8010038:	2b00      	cmp	r3, #0
 801003a:	bfc2      	ittt	gt
 801003c:	1aff      	subgt	r7, r7, r3
 801003e:	eba8 0803 	subgt.w	r8, r8, r3
 8010042:	eba9 0903 	subgt.w	r9, r9, r3
 8010046:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010048:	2b00      	cmp	r3, #0
 801004a:	dd16      	ble.n	801007a <_strtod_l+0x732>
 801004c:	4629      	mov	r1, r5
 801004e:	9805      	ldr	r0, [sp, #20]
 8010050:	461a      	mov	r2, r3
 8010052:	f7ff f9ad 	bl	800f3b0 <__pow5mult>
 8010056:	4605      	mov	r5, r0
 8010058:	2800      	cmp	r0, #0
 801005a:	d0b5      	beq.n	800ffc8 <_strtod_l+0x680>
 801005c:	4601      	mov	r1, r0
 801005e:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8010060:	9805      	ldr	r0, [sp, #20]
 8010062:	f7ff f903 	bl	800f26c <__multiply>
 8010066:	900f      	str	r0, [sp, #60]	@ 0x3c
 8010068:	2800      	cmp	r0, #0
 801006a:	f43f ae87 	beq.w	800fd7c <_strtod_l+0x434>
 801006e:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8010070:	9805      	ldr	r0, [sp, #20]
 8010072:	f7fe ffe7 	bl	800f044 <_Bfree>
 8010076:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010078:	9312      	str	r3, [sp, #72]	@ 0x48
 801007a:	2f00      	cmp	r7, #0
 801007c:	dc1b      	bgt.n	80100b6 <_strtod_l+0x76e>
 801007e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010080:	2b00      	cmp	r3, #0
 8010082:	dd21      	ble.n	80100c8 <_strtod_l+0x780>
 8010084:	4631      	mov	r1, r6
 8010086:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8010088:	9805      	ldr	r0, [sp, #20]
 801008a:	f7ff f991 	bl	800f3b0 <__pow5mult>
 801008e:	4606      	mov	r6, r0
 8010090:	b9d0      	cbnz	r0, 80100c8 <_strtod_l+0x780>
 8010092:	2600      	movs	r6, #0
 8010094:	e672      	b.n	800fd7c <_strtod_l+0x434>
 8010096:	f1c7 477f 	rsb	r7, r7, #4278190080	@ 0xff000000
 801009a:	f507 077f 	add.w	r7, r7, #16711680	@ 0xff0000
 801009e:	f507 477b 	add.w	r7, r7, #64256	@ 0xfb00
 80100a2:	37e2      	adds	r7, #226	@ 0xe2
 80100a4:	fa02 f107 	lsl.w	r1, r2, r7
 80100a8:	910b      	str	r1, [sp, #44]	@ 0x2c
 80100aa:	920c      	str	r2, [sp, #48]	@ 0x30
 80100ac:	e7b8      	b.n	8010020 <_strtod_l+0x6d8>
 80100ae:	2200      	movs	r2, #0
 80100b0:	920b      	str	r2, [sp, #44]	@ 0x2c
 80100b2:	2201      	movs	r2, #1
 80100b4:	e7f9      	b.n	80100aa <_strtod_l+0x762>
 80100b6:	9912      	ldr	r1, [sp, #72]	@ 0x48
 80100b8:	9805      	ldr	r0, [sp, #20]
 80100ba:	463a      	mov	r2, r7
 80100bc:	f7ff f9d2 	bl	800f464 <__lshift>
 80100c0:	9012      	str	r0, [sp, #72]	@ 0x48
 80100c2:	2800      	cmp	r0, #0
 80100c4:	d1db      	bne.n	801007e <_strtod_l+0x736>
 80100c6:	e659      	b.n	800fd7c <_strtod_l+0x434>
 80100c8:	f1b8 0f00 	cmp.w	r8, #0
 80100cc:	dd07      	ble.n	80100de <_strtod_l+0x796>
 80100ce:	4631      	mov	r1, r6
 80100d0:	9805      	ldr	r0, [sp, #20]
 80100d2:	4642      	mov	r2, r8
 80100d4:	f7ff f9c6 	bl	800f464 <__lshift>
 80100d8:	4606      	mov	r6, r0
 80100da:	2800      	cmp	r0, #0
 80100dc:	d0d9      	beq.n	8010092 <_strtod_l+0x74a>
 80100de:	f1b9 0f00 	cmp.w	r9, #0
 80100e2:	dd08      	ble.n	80100f6 <_strtod_l+0x7ae>
 80100e4:	4629      	mov	r1, r5
 80100e6:	9805      	ldr	r0, [sp, #20]
 80100e8:	464a      	mov	r2, r9
 80100ea:	f7ff f9bb 	bl	800f464 <__lshift>
 80100ee:	4605      	mov	r5, r0
 80100f0:	2800      	cmp	r0, #0
 80100f2:	f43f ae43 	beq.w	800fd7c <_strtod_l+0x434>
 80100f6:	9912      	ldr	r1, [sp, #72]	@ 0x48
 80100f8:	9805      	ldr	r0, [sp, #20]
 80100fa:	4632      	mov	r2, r6
 80100fc:	f7ff fa3a 	bl	800f574 <__mdiff>
 8010100:	4604      	mov	r4, r0
 8010102:	2800      	cmp	r0, #0
 8010104:	f43f ae3a 	beq.w	800fd7c <_strtod_l+0x434>
 8010108:	2300      	movs	r3, #0
 801010a:	f8d0 800c 	ldr.w	r8, [r0, #12]
 801010e:	60c3      	str	r3, [r0, #12]
 8010110:	4629      	mov	r1, r5
 8010112:	f7ff fa13 	bl	800f53c <__mcmp>
 8010116:	2800      	cmp	r0, #0
 8010118:	da4c      	bge.n	80101b4 <_strtod_l+0x86c>
 801011a:	ea58 080a 	orrs.w	r8, r8, sl
 801011e:	d172      	bne.n	8010206 <_strtod_l+0x8be>
 8010120:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8010124:	2b00      	cmp	r3, #0
 8010126:	d16e      	bne.n	8010206 <_strtod_l+0x8be>
 8010128:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801012c:	0d1b      	lsrs	r3, r3, #20
 801012e:	051b      	lsls	r3, r3, #20
 8010130:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8010134:	d967      	bls.n	8010206 <_strtod_l+0x8be>
 8010136:	6963      	ldr	r3, [r4, #20]
 8010138:	b913      	cbnz	r3, 8010140 <_strtod_l+0x7f8>
 801013a:	6923      	ldr	r3, [r4, #16]
 801013c:	2b01      	cmp	r3, #1
 801013e:	dd62      	ble.n	8010206 <_strtod_l+0x8be>
 8010140:	4621      	mov	r1, r4
 8010142:	2201      	movs	r2, #1
 8010144:	9805      	ldr	r0, [sp, #20]
 8010146:	f7ff f98d 	bl	800f464 <__lshift>
 801014a:	4629      	mov	r1, r5
 801014c:	4604      	mov	r4, r0
 801014e:	f7ff f9f5 	bl	800f53c <__mcmp>
 8010152:	2800      	cmp	r0, #0
 8010154:	dd57      	ble.n	8010206 <_strtod_l+0x8be>
 8010156:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801015a:	9a06      	ldr	r2, [sp, #24]
 801015c:	0d1b      	lsrs	r3, r3, #20
 801015e:	051b      	lsls	r3, r3, #20
 8010160:	2a00      	cmp	r2, #0
 8010162:	d06e      	beq.n	8010242 <_strtod_l+0x8fa>
 8010164:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8010168:	d86b      	bhi.n	8010242 <_strtod_l+0x8fa>
 801016a:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 801016e:	f67f ae99 	bls.w	800fea4 <_strtod_l+0x55c>
 8010172:	ed9f 7b0b 	vldr	d7, [pc, #44]	@ 80101a0 <_strtod_l+0x858>
 8010176:	ec4b ab16 	vmov	d6, sl, fp
 801017a:	4b0d      	ldr	r3, [pc, #52]	@ (80101b0 <_strtod_l+0x868>)
 801017c:	ee26 7b07 	vmul.f64	d7, d6, d7
 8010180:	ee17 2a90 	vmov	r2, s15
 8010184:	4013      	ands	r3, r2
 8010186:	ec5b ab17 	vmov	sl, fp, d7
 801018a:	2b00      	cmp	r3, #0
 801018c:	f47f ae01 	bne.w	800fd92 <_strtod_l+0x44a>
 8010190:	9a05      	ldr	r2, [sp, #20]
 8010192:	2322      	movs	r3, #34	@ 0x22
 8010194:	6013      	str	r3, [r2, #0]
 8010196:	e5fc      	b.n	800fd92 <_strtod_l+0x44a>
 8010198:	ffc00000 	.word	0xffc00000
 801019c:	41dfffff 	.word	0x41dfffff
 80101a0:	00000000 	.word	0x00000000
 80101a4:	39500000 	.word	0x39500000
 80101a8:	08011bd0 	.word	0x08011bd0
 80101ac:	fffffc02 	.word	0xfffffc02
 80101b0:	7ff00000 	.word	0x7ff00000
 80101b4:	46d9      	mov	r9, fp
 80101b6:	d15d      	bne.n	8010274 <_strtod_l+0x92c>
 80101b8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80101bc:	f1b8 0f00 	cmp.w	r8, #0
 80101c0:	d02a      	beq.n	8010218 <_strtod_l+0x8d0>
 80101c2:	4aa9      	ldr	r2, [pc, #676]	@ (8010468 <_strtod_l+0xb20>)
 80101c4:	4293      	cmp	r3, r2
 80101c6:	d12a      	bne.n	801021e <_strtod_l+0x8d6>
 80101c8:	9b06      	ldr	r3, [sp, #24]
 80101ca:	4652      	mov	r2, sl
 80101cc:	b1fb      	cbz	r3, 801020e <_strtod_l+0x8c6>
 80101ce:	4ba7      	ldr	r3, [pc, #668]	@ (801046c <_strtod_l+0xb24>)
 80101d0:	ea0b 0303 	and.w	r3, fp, r3
 80101d4:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 80101d8:	f04f 31ff 	mov.w	r1, #4294967295
 80101dc:	d81a      	bhi.n	8010214 <_strtod_l+0x8cc>
 80101de:	0d1b      	lsrs	r3, r3, #20
 80101e0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80101e4:	fa01 f303 	lsl.w	r3, r1, r3
 80101e8:	429a      	cmp	r2, r3
 80101ea:	d118      	bne.n	801021e <_strtod_l+0x8d6>
 80101ec:	4ba0      	ldr	r3, [pc, #640]	@ (8010470 <_strtod_l+0xb28>)
 80101ee:	4599      	cmp	r9, r3
 80101f0:	d102      	bne.n	80101f8 <_strtod_l+0x8b0>
 80101f2:	3201      	adds	r2, #1
 80101f4:	f43f adc2 	beq.w	800fd7c <_strtod_l+0x434>
 80101f8:	4b9c      	ldr	r3, [pc, #624]	@ (801046c <_strtod_l+0xb24>)
 80101fa:	ea09 0303 	and.w	r3, r9, r3
 80101fe:	f503 1b80 	add.w	fp, r3, #1048576	@ 0x100000
 8010202:	f04f 0a00 	mov.w	sl, #0
 8010206:	9b06      	ldr	r3, [sp, #24]
 8010208:	2b00      	cmp	r3, #0
 801020a:	d1b2      	bne.n	8010172 <_strtod_l+0x82a>
 801020c:	e5c1      	b.n	800fd92 <_strtod_l+0x44a>
 801020e:	f04f 33ff 	mov.w	r3, #4294967295
 8010212:	e7e9      	b.n	80101e8 <_strtod_l+0x8a0>
 8010214:	460b      	mov	r3, r1
 8010216:	e7e7      	b.n	80101e8 <_strtod_l+0x8a0>
 8010218:	ea53 030a 	orrs.w	r3, r3, sl
 801021c:	d09b      	beq.n	8010156 <_strtod_l+0x80e>
 801021e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010220:	b1c3      	cbz	r3, 8010254 <_strtod_l+0x90c>
 8010222:	ea13 0f09 	tst.w	r3, r9
 8010226:	d0ee      	beq.n	8010206 <_strtod_l+0x8be>
 8010228:	9a06      	ldr	r2, [sp, #24]
 801022a:	4650      	mov	r0, sl
 801022c:	4659      	mov	r1, fp
 801022e:	f1b8 0f00 	cmp.w	r8, #0
 8010232:	d013      	beq.n	801025c <_strtod_l+0x914>
 8010234:	f7ff fb6d 	bl	800f912 <sulp>
 8010238:	ee39 7b00 	vadd.f64	d7, d9, d0
 801023c:	ec5b ab17 	vmov	sl, fp, d7
 8010240:	e7e1      	b.n	8010206 <_strtod_l+0x8be>
 8010242:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8010246:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 801024a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 801024e:	f04f 3aff 	mov.w	sl, #4294967295
 8010252:	e7d8      	b.n	8010206 <_strtod_l+0x8be>
 8010254:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8010256:	ea13 0f0a 	tst.w	r3, sl
 801025a:	e7e4      	b.n	8010226 <_strtod_l+0x8de>
 801025c:	f7ff fb59 	bl	800f912 <sulp>
 8010260:	ee39 0b40 	vsub.f64	d0, d9, d0
 8010264:	eeb5 0b40 	vcmp.f64	d0, #0.0
 8010268:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801026c:	ec5b ab10 	vmov	sl, fp, d0
 8010270:	d1c9      	bne.n	8010206 <_strtod_l+0x8be>
 8010272:	e617      	b.n	800fea4 <_strtod_l+0x55c>
 8010274:	4629      	mov	r1, r5
 8010276:	4620      	mov	r0, r4
 8010278:	f7ff fad8 	bl	800f82c <__ratio>
 801027c:	eeb0 7b00 	vmov.f64	d7, #0	@ 0x40000000  2.0
 8010280:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8010284:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010288:	d85d      	bhi.n	8010346 <_strtod_l+0x9fe>
 801028a:	f1b8 0f00 	cmp.w	r8, #0
 801028e:	d164      	bne.n	801035a <_strtod_l+0xa12>
 8010290:	f1ba 0f00 	cmp.w	sl, #0
 8010294:	d14b      	bne.n	801032e <_strtod_l+0x9e6>
 8010296:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801029a:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 801029e:	2b00      	cmp	r3, #0
 80102a0:	d160      	bne.n	8010364 <_strtod_l+0xa1c>
 80102a2:	eeb4 0bc8 	vcmpe.f64	d0, d8
 80102a6:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 80102aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80102ae:	d401      	bmi.n	80102b4 <_strtod_l+0x96c>
 80102b0:	ee20 8b08 	vmul.f64	d8, d0, d8
 80102b4:	eeb1 ab48 	vneg.f64	d10, d8
 80102b8:	486c      	ldr	r0, [pc, #432]	@ (801046c <_strtod_l+0xb24>)
 80102ba:	496e      	ldr	r1, [pc, #440]	@ (8010474 <_strtod_l+0xb2c>)
 80102bc:	ea09 0700 	and.w	r7, r9, r0
 80102c0:	428f      	cmp	r7, r1
 80102c2:	ec53 2b1a 	vmov	r2, r3, d10
 80102c6:	d17d      	bne.n	80103c4 <_strtod_l+0xa7c>
 80102c8:	f1a9 7b54 	sub.w	fp, r9, #55574528	@ 0x3500000
 80102cc:	ec4b ab1c 	vmov	d12, sl, fp
 80102d0:	eeb0 0b4c 	vmov.f64	d0, d12
 80102d4:	f7ff f9e2 	bl	800f69c <__ulp>
 80102d8:	4864      	ldr	r0, [pc, #400]	@ (801046c <_strtod_l+0xb24>)
 80102da:	eea0 cb0a 	vfma.f64	d12, d0, d10
 80102de:	ee1c 3a90 	vmov	r3, s25
 80102e2:	4a65      	ldr	r2, [pc, #404]	@ (8010478 <_strtod_l+0xb30>)
 80102e4:	ea03 0100 	and.w	r1, r3, r0
 80102e8:	4291      	cmp	r1, r2
 80102ea:	ec5b ab1c 	vmov	sl, fp, d12
 80102ee:	d93c      	bls.n	801036a <_strtod_l+0xa22>
 80102f0:	ee19 2a90 	vmov	r2, s19
 80102f4:	4b5e      	ldr	r3, [pc, #376]	@ (8010470 <_strtod_l+0xb28>)
 80102f6:	429a      	cmp	r2, r3
 80102f8:	d104      	bne.n	8010304 <_strtod_l+0x9bc>
 80102fa:	ee19 3a10 	vmov	r3, s18
 80102fe:	3301      	adds	r3, #1
 8010300:	f43f ad3c 	beq.w	800fd7c <_strtod_l+0x434>
 8010304:	f8df b168 	ldr.w	fp, [pc, #360]	@ 8010470 <_strtod_l+0xb28>
 8010308:	f04f 3aff 	mov.w	sl, #4294967295
 801030c:	9912      	ldr	r1, [sp, #72]	@ 0x48
 801030e:	9805      	ldr	r0, [sp, #20]
 8010310:	f7fe fe98 	bl	800f044 <_Bfree>
 8010314:	9805      	ldr	r0, [sp, #20]
 8010316:	4631      	mov	r1, r6
 8010318:	f7fe fe94 	bl	800f044 <_Bfree>
 801031c:	9805      	ldr	r0, [sp, #20]
 801031e:	4629      	mov	r1, r5
 8010320:	f7fe fe90 	bl	800f044 <_Bfree>
 8010324:	9805      	ldr	r0, [sp, #20]
 8010326:	4621      	mov	r1, r4
 8010328:	f7fe fe8c 	bl	800f044 <_Bfree>
 801032c:	e627      	b.n	800ff7e <_strtod_l+0x636>
 801032e:	f1ba 0f01 	cmp.w	sl, #1
 8010332:	d103      	bne.n	801033c <_strtod_l+0x9f4>
 8010334:	f1bb 0f00 	cmp.w	fp, #0
 8010338:	f43f adb4 	beq.w	800fea4 <_strtod_l+0x55c>
 801033c:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 8010340:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 8010344:	e7b8      	b.n	80102b8 <_strtod_l+0x970>
 8010346:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 801034a:	ee20 8b08 	vmul.f64	d8, d0, d8
 801034e:	f1b8 0f00 	cmp.w	r8, #0
 8010352:	d0af      	beq.n	80102b4 <_strtod_l+0x96c>
 8010354:	eeb0 ab48 	vmov.f64	d10, d8
 8010358:	e7ae      	b.n	80102b8 <_strtod_l+0x970>
 801035a:	eeb7 ab00 	vmov.f64	d10, #112	@ 0x3f800000  1.0
 801035e:	eeb0 8b4a 	vmov.f64	d8, d10
 8010362:	e7a9      	b.n	80102b8 <_strtod_l+0x970>
 8010364:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 8010368:	e7a6      	b.n	80102b8 <_strtod_l+0x970>
 801036a:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 801036e:	9b06      	ldr	r3, [sp, #24]
 8010370:	46d9      	mov	r9, fp
 8010372:	2b00      	cmp	r3, #0
 8010374:	d1ca      	bne.n	801030c <_strtod_l+0x9c4>
 8010376:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801037a:	0d1b      	lsrs	r3, r3, #20
 801037c:	051b      	lsls	r3, r3, #20
 801037e:	429f      	cmp	r7, r3
 8010380:	d1c4      	bne.n	801030c <_strtod_l+0x9c4>
 8010382:	ec51 0b18 	vmov	r0, r1, d8
 8010386:	f7f0 f9d7 	bl	8000738 <__aeabi_d2lz>
 801038a:	f7f0 f98f 	bl	80006ac <__aeabi_l2d>
 801038e:	f3cb 0913 	ubfx	r9, fp, #0, #20
 8010392:	ec41 0b17 	vmov	d7, r0, r1
 8010396:	ea49 090a 	orr.w	r9, r9, sl
 801039a:	ea59 0908 	orrs.w	r9, r9, r8
 801039e:	ee38 8b47 	vsub.f64	d8, d8, d7
 80103a2:	d03c      	beq.n	801041e <_strtod_l+0xad6>
 80103a4:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 8010450 <_strtod_l+0xb08>
 80103a8:	eeb4 8bc7 	vcmpe.f64	d8, d7
 80103ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80103b0:	f53f acef 	bmi.w	800fd92 <_strtod_l+0x44a>
 80103b4:	ed9f 7b28 	vldr	d7, [pc, #160]	@ 8010458 <_strtod_l+0xb10>
 80103b8:	eeb4 8bc7 	vcmpe.f64	d8, d7
 80103bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80103c0:	dda4      	ble.n	801030c <_strtod_l+0x9c4>
 80103c2:	e4e6      	b.n	800fd92 <_strtod_l+0x44a>
 80103c4:	9906      	ldr	r1, [sp, #24]
 80103c6:	b1e1      	cbz	r1, 8010402 <_strtod_l+0xaba>
 80103c8:	f1b7 6fd4 	cmp.w	r7, #111149056	@ 0x6a00000
 80103cc:	d819      	bhi.n	8010402 <_strtod_l+0xaba>
 80103ce:	eeb4 8bcb 	vcmpe.f64	d8, d11
 80103d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80103d6:	d811      	bhi.n	80103fc <_strtod_l+0xab4>
 80103d8:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 80103dc:	ee18 3a10 	vmov	r3, s16
 80103e0:	2b01      	cmp	r3, #1
 80103e2:	bf38      	it	cc
 80103e4:	2301      	movcc	r3, #1
 80103e6:	ee08 3a10 	vmov	s16, r3
 80103ea:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 80103ee:	f1b8 0f00 	cmp.w	r8, #0
 80103f2:	d111      	bne.n	8010418 <_strtod_l+0xad0>
 80103f4:	eeb1 7b48 	vneg.f64	d7, d8
 80103f8:	ec53 2b17 	vmov	r2, r3, d7
 80103fc:	f103 61d6 	add.w	r1, r3, #112197632	@ 0x6b00000
 8010400:	1bcb      	subs	r3, r1, r7
 8010402:	eeb0 0b49 	vmov.f64	d0, d9
 8010406:	ec43 2b1a 	vmov	d10, r2, r3
 801040a:	f7ff f947 	bl	800f69c <__ulp>
 801040e:	eeaa 9b00 	vfma.f64	d9, d10, d0
 8010412:	ec5b ab19 	vmov	sl, fp, d9
 8010416:	e7aa      	b.n	801036e <_strtod_l+0xa26>
 8010418:	eeb0 7b48 	vmov.f64	d7, d8
 801041c:	e7ec      	b.n	80103f8 <_strtod_l+0xab0>
 801041e:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 8010460 <_strtod_l+0xb18>
 8010422:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8010426:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801042a:	f57f af6f 	bpl.w	801030c <_strtod_l+0x9c4>
 801042e:	e4b0      	b.n	800fd92 <_strtod_l+0x44a>
 8010430:	2300      	movs	r3, #0
 8010432:	9308      	str	r3, [sp, #32]
 8010434:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010436:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8010438:	6013      	str	r3, [r2, #0]
 801043a:	f7ff bac4 	b.w	800f9c6 <_strtod_l+0x7e>
 801043e:	2a65      	cmp	r2, #101	@ 0x65
 8010440:	f43f abbf 	beq.w	800fbc2 <_strtod_l+0x27a>
 8010444:	2a45      	cmp	r2, #69	@ 0x45
 8010446:	f43f abbc 	beq.w	800fbc2 <_strtod_l+0x27a>
 801044a:	2101      	movs	r1, #1
 801044c:	f7ff bbf4 	b.w	800fc38 <_strtod_l+0x2f0>
 8010450:	94a03595 	.word	0x94a03595
 8010454:	3fdfffff 	.word	0x3fdfffff
 8010458:	35afe535 	.word	0x35afe535
 801045c:	3fe00000 	.word	0x3fe00000
 8010460:	94a03595 	.word	0x94a03595
 8010464:	3fcfffff 	.word	0x3fcfffff
 8010468:	000fffff 	.word	0x000fffff
 801046c:	7ff00000 	.word	0x7ff00000
 8010470:	7fefffff 	.word	0x7fefffff
 8010474:	7fe00000 	.word	0x7fe00000
 8010478:	7c9fffff 	.word	0x7c9fffff

0801047c <_strtod_r>:
 801047c:	4b01      	ldr	r3, [pc, #4]	@ (8010484 <_strtod_r+0x8>)
 801047e:	f7ff ba63 	b.w	800f948 <_strtod_l>
 8010482:	bf00      	nop
 8010484:	240003a4 	.word	0x240003a4

08010488 <_strtol_l.isra.0>:
 8010488:	2b24      	cmp	r3, #36	@ 0x24
 801048a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801048e:	4686      	mov	lr, r0
 8010490:	4690      	mov	r8, r2
 8010492:	d801      	bhi.n	8010498 <_strtol_l.isra.0+0x10>
 8010494:	2b01      	cmp	r3, #1
 8010496:	d106      	bne.n	80104a6 <_strtol_l.isra.0+0x1e>
 8010498:	f7fd fe6a 	bl	800e170 <__errno>
 801049c:	2316      	movs	r3, #22
 801049e:	6003      	str	r3, [r0, #0]
 80104a0:	2000      	movs	r0, #0
 80104a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80104a6:	4834      	ldr	r0, [pc, #208]	@ (8010578 <_strtol_l.isra.0+0xf0>)
 80104a8:	460d      	mov	r5, r1
 80104aa:	462a      	mov	r2, r5
 80104ac:	f815 4b01 	ldrb.w	r4, [r5], #1
 80104b0:	5d06      	ldrb	r6, [r0, r4]
 80104b2:	f016 0608 	ands.w	r6, r6, #8
 80104b6:	d1f8      	bne.n	80104aa <_strtol_l.isra.0+0x22>
 80104b8:	2c2d      	cmp	r4, #45	@ 0x2d
 80104ba:	d110      	bne.n	80104de <_strtol_l.isra.0+0x56>
 80104bc:	782c      	ldrb	r4, [r5, #0]
 80104be:	2601      	movs	r6, #1
 80104c0:	1c95      	adds	r5, r2, #2
 80104c2:	f033 0210 	bics.w	r2, r3, #16
 80104c6:	d115      	bne.n	80104f4 <_strtol_l.isra.0+0x6c>
 80104c8:	2c30      	cmp	r4, #48	@ 0x30
 80104ca:	d10d      	bne.n	80104e8 <_strtol_l.isra.0+0x60>
 80104cc:	782a      	ldrb	r2, [r5, #0]
 80104ce:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80104d2:	2a58      	cmp	r2, #88	@ 0x58
 80104d4:	d108      	bne.n	80104e8 <_strtol_l.isra.0+0x60>
 80104d6:	786c      	ldrb	r4, [r5, #1]
 80104d8:	3502      	adds	r5, #2
 80104da:	2310      	movs	r3, #16
 80104dc:	e00a      	b.n	80104f4 <_strtol_l.isra.0+0x6c>
 80104de:	2c2b      	cmp	r4, #43	@ 0x2b
 80104e0:	bf04      	itt	eq
 80104e2:	782c      	ldrbeq	r4, [r5, #0]
 80104e4:	1c95      	addeq	r5, r2, #2
 80104e6:	e7ec      	b.n	80104c2 <_strtol_l.isra.0+0x3a>
 80104e8:	2b00      	cmp	r3, #0
 80104ea:	d1f6      	bne.n	80104da <_strtol_l.isra.0+0x52>
 80104ec:	2c30      	cmp	r4, #48	@ 0x30
 80104ee:	bf14      	ite	ne
 80104f0:	230a      	movne	r3, #10
 80104f2:	2308      	moveq	r3, #8
 80104f4:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80104f8:	f10c 3cff 	add.w	ip, ip, #4294967295
 80104fc:	2200      	movs	r2, #0
 80104fe:	fbbc f9f3 	udiv	r9, ip, r3
 8010502:	4610      	mov	r0, r2
 8010504:	fb03 ca19 	mls	sl, r3, r9, ip
 8010508:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 801050c:	2f09      	cmp	r7, #9
 801050e:	d80f      	bhi.n	8010530 <_strtol_l.isra.0+0xa8>
 8010510:	463c      	mov	r4, r7
 8010512:	42a3      	cmp	r3, r4
 8010514:	dd1b      	ble.n	801054e <_strtol_l.isra.0+0xc6>
 8010516:	1c57      	adds	r7, r2, #1
 8010518:	d007      	beq.n	801052a <_strtol_l.isra.0+0xa2>
 801051a:	4581      	cmp	r9, r0
 801051c:	d314      	bcc.n	8010548 <_strtol_l.isra.0+0xc0>
 801051e:	d101      	bne.n	8010524 <_strtol_l.isra.0+0x9c>
 8010520:	45a2      	cmp	sl, r4
 8010522:	db11      	blt.n	8010548 <_strtol_l.isra.0+0xc0>
 8010524:	fb00 4003 	mla	r0, r0, r3, r4
 8010528:	2201      	movs	r2, #1
 801052a:	f815 4b01 	ldrb.w	r4, [r5], #1
 801052e:	e7eb      	b.n	8010508 <_strtol_l.isra.0+0x80>
 8010530:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8010534:	2f19      	cmp	r7, #25
 8010536:	d801      	bhi.n	801053c <_strtol_l.isra.0+0xb4>
 8010538:	3c37      	subs	r4, #55	@ 0x37
 801053a:	e7ea      	b.n	8010512 <_strtol_l.isra.0+0x8a>
 801053c:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8010540:	2f19      	cmp	r7, #25
 8010542:	d804      	bhi.n	801054e <_strtol_l.isra.0+0xc6>
 8010544:	3c57      	subs	r4, #87	@ 0x57
 8010546:	e7e4      	b.n	8010512 <_strtol_l.isra.0+0x8a>
 8010548:	f04f 32ff 	mov.w	r2, #4294967295
 801054c:	e7ed      	b.n	801052a <_strtol_l.isra.0+0xa2>
 801054e:	1c53      	adds	r3, r2, #1
 8010550:	d108      	bne.n	8010564 <_strtol_l.isra.0+0xdc>
 8010552:	2322      	movs	r3, #34	@ 0x22
 8010554:	f8ce 3000 	str.w	r3, [lr]
 8010558:	4660      	mov	r0, ip
 801055a:	f1b8 0f00 	cmp.w	r8, #0
 801055e:	d0a0      	beq.n	80104a2 <_strtol_l.isra.0+0x1a>
 8010560:	1e69      	subs	r1, r5, #1
 8010562:	e006      	b.n	8010572 <_strtol_l.isra.0+0xea>
 8010564:	b106      	cbz	r6, 8010568 <_strtol_l.isra.0+0xe0>
 8010566:	4240      	negs	r0, r0
 8010568:	f1b8 0f00 	cmp.w	r8, #0
 801056c:	d099      	beq.n	80104a2 <_strtol_l.isra.0+0x1a>
 801056e:	2a00      	cmp	r2, #0
 8010570:	d1f6      	bne.n	8010560 <_strtol_l.isra.0+0xd8>
 8010572:	f8c8 1000 	str.w	r1, [r8]
 8010576:	e794      	b.n	80104a2 <_strtol_l.isra.0+0x1a>
 8010578:	08011bf9 	.word	0x08011bf9

0801057c <_strtol_r>:
 801057c:	f7ff bf84 	b.w	8010488 <_strtol_l.isra.0>

08010580 <__ssputs_r>:
 8010580:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010584:	688e      	ldr	r6, [r1, #8]
 8010586:	461f      	mov	r7, r3
 8010588:	42be      	cmp	r6, r7
 801058a:	680b      	ldr	r3, [r1, #0]
 801058c:	4682      	mov	sl, r0
 801058e:	460c      	mov	r4, r1
 8010590:	4690      	mov	r8, r2
 8010592:	d82d      	bhi.n	80105f0 <__ssputs_r+0x70>
 8010594:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8010598:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 801059c:	d026      	beq.n	80105ec <__ssputs_r+0x6c>
 801059e:	6965      	ldr	r5, [r4, #20]
 80105a0:	6909      	ldr	r1, [r1, #16]
 80105a2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80105a6:	eba3 0901 	sub.w	r9, r3, r1
 80105aa:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80105ae:	1c7b      	adds	r3, r7, #1
 80105b0:	444b      	add	r3, r9
 80105b2:	106d      	asrs	r5, r5, #1
 80105b4:	429d      	cmp	r5, r3
 80105b6:	bf38      	it	cc
 80105b8:	461d      	movcc	r5, r3
 80105ba:	0553      	lsls	r3, r2, #21
 80105bc:	d527      	bpl.n	801060e <__ssputs_r+0x8e>
 80105be:	4629      	mov	r1, r5
 80105c0:	f7fe fc74 	bl	800eeac <_malloc_r>
 80105c4:	4606      	mov	r6, r0
 80105c6:	b360      	cbz	r0, 8010622 <__ssputs_r+0xa2>
 80105c8:	6921      	ldr	r1, [r4, #16]
 80105ca:	464a      	mov	r2, r9
 80105cc:	f7fd fdfd 	bl	800e1ca <memcpy>
 80105d0:	89a3      	ldrh	r3, [r4, #12]
 80105d2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80105d6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80105da:	81a3      	strh	r3, [r4, #12]
 80105dc:	6126      	str	r6, [r4, #16]
 80105de:	6165      	str	r5, [r4, #20]
 80105e0:	444e      	add	r6, r9
 80105e2:	eba5 0509 	sub.w	r5, r5, r9
 80105e6:	6026      	str	r6, [r4, #0]
 80105e8:	60a5      	str	r5, [r4, #8]
 80105ea:	463e      	mov	r6, r7
 80105ec:	42be      	cmp	r6, r7
 80105ee:	d900      	bls.n	80105f2 <__ssputs_r+0x72>
 80105f0:	463e      	mov	r6, r7
 80105f2:	6820      	ldr	r0, [r4, #0]
 80105f4:	4632      	mov	r2, r6
 80105f6:	4641      	mov	r1, r8
 80105f8:	f000 f9c6 	bl	8010988 <memmove>
 80105fc:	68a3      	ldr	r3, [r4, #8]
 80105fe:	1b9b      	subs	r3, r3, r6
 8010600:	60a3      	str	r3, [r4, #8]
 8010602:	6823      	ldr	r3, [r4, #0]
 8010604:	4433      	add	r3, r6
 8010606:	6023      	str	r3, [r4, #0]
 8010608:	2000      	movs	r0, #0
 801060a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801060e:	462a      	mov	r2, r5
 8010610:	f000 fd7b 	bl	801110a <_realloc_r>
 8010614:	4606      	mov	r6, r0
 8010616:	2800      	cmp	r0, #0
 8010618:	d1e0      	bne.n	80105dc <__ssputs_r+0x5c>
 801061a:	6921      	ldr	r1, [r4, #16]
 801061c:	4650      	mov	r0, sl
 801061e:	f7fe fbd1 	bl	800edc4 <_free_r>
 8010622:	230c      	movs	r3, #12
 8010624:	f8ca 3000 	str.w	r3, [sl]
 8010628:	89a3      	ldrh	r3, [r4, #12]
 801062a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801062e:	81a3      	strh	r3, [r4, #12]
 8010630:	f04f 30ff 	mov.w	r0, #4294967295
 8010634:	e7e9      	b.n	801060a <__ssputs_r+0x8a>
	...

08010638 <_svfiprintf_r>:
 8010638:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801063c:	4698      	mov	r8, r3
 801063e:	898b      	ldrh	r3, [r1, #12]
 8010640:	061b      	lsls	r3, r3, #24
 8010642:	b09d      	sub	sp, #116	@ 0x74
 8010644:	4607      	mov	r7, r0
 8010646:	460d      	mov	r5, r1
 8010648:	4614      	mov	r4, r2
 801064a:	d510      	bpl.n	801066e <_svfiprintf_r+0x36>
 801064c:	690b      	ldr	r3, [r1, #16]
 801064e:	b973      	cbnz	r3, 801066e <_svfiprintf_r+0x36>
 8010650:	2140      	movs	r1, #64	@ 0x40
 8010652:	f7fe fc2b 	bl	800eeac <_malloc_r>
 8010656:	6028      	str	r0, [r5, #0]
 8010658:	6128      	str	r0, [r5, #16]
 801065a:	b930      	cbnz	r0, 801066a <_svfiprintf_r+0x32>
 801065c:	230c      	movs	r3, #12
 801065e:	603b      	str	r3, [r7, #0]
 8010660:	f04f 30ff 	mov.w	r0, #4294967295
 8010664:	b01d      	add	sp, #116	@ 0x74
 8010666:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801066a:	2340      	movs	r3, #64	@ 0x40
 801066c:	616b      	str	r3, [r5, #20]
 801066e:	2300      	movs	r3, #0
 8010670:	9309      	str	r3, [sp, #36]	@ 0x24
 8010672:	2320      	movs	r3, #32
 8010674:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8010678:	f8cd 800c 	str.w	r8, [sp, #12]
 801067c:	2330      	movs	r3, #48	@ 0x30
 801067e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 801081c <_svfiprintf_r+0x1e4>
 8010682:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8010686:	f04f 0901 	mov.w	r9, #1
 801068a:	4623      	mov	r3, r4
 801068c:	469a      	mov	sl, r3
 801068e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010692:	b10a      	cbz	r2, 8010698 <_svfiprintf_r+0x60>
 8010694:	2a25      	cmp	r2, #37	@ 0x25
 8010696:	d1f9      	bne.n	801068c <_svfiprintf_r+0x54>
 8010698:	ebba 0b04 	subs.w	fp, sl, r4
 801069c:	d00b      	beq.n	80106b6 <_svfiprintf_r+0x7e>
 801069e:	465b      	mov	r3, fp
 80106a0:	4622      	mov	r2, r4
 80106a2:	4629      	mov	r1, r5
 80106a4:	4638      	mov	r0, r7
 80106a6:	f7ff ff6b 	bl	8010580 <__ssputs_r>
 80106aa:	3001      	adds	r0, #1
 80106ac:	f000 80a7 	beq.w	80107fe <_svfiprintf_r+0x1c6>
 80106b0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80106b2:	445a      	add	r2, fp
 80106b4:	9209      	str	r2, [sp, #36]	@ 0x24
 80106b6:	f89a 3000 	ldrb.w	r3, [sl]
 80106ba:	2b00      	cmp	r3, #0
 80106bc:	f000 809f 	beq.w	80107fe <_svfiprintf_r+0x1c6>
 80106c0:	2300      	movs	r3, #0
 80106c2:	f04f 32ff 	mov.w	r2, #4294967295
 80106c6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80106ca:	f10a 0a01 	add.w	sl, sl, #1
 80106ce:	9304      	str	r3, [sp, #16]
 80106d0:	9307      	str	r3, [sp, #28]
 80106d2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80106d6:	931a      	str	r3, [sp, #104]	@ 0x68
 80106d8:	4654      	mov	r4, sl
 80106da:	2205      	movs	r2, #5
 80106dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80106e0:	484e      	ldr	r0, [pc, #312]	@ (801081c <_svfiprintf_r+0x1e4>)
 80106e2:	f7ef fdfd 	bl	80002e0 <memchr>
 80106e6:	9a04      	ldr	r2, [sp, #16]
 80106e8:	b9d8      	cbnz	r0, 8010722 <_svfiprintf_r+0xea>
 80106ea:	06d0      	lsls	r0, r2, #27
 80106ec:	bf44      	itt	mi
 80106ee:	2320      	movmi	r3, #32
 80106f0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80106f4:	0711      	lsls	r1, r2, #28
 80106f6:	bf44      	itt	mi
 80106f8:	232b      	movmi	r3, #43	@ 0x2b
 80106fa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80106fe:	f89a 3000 	ldrb.w	r3, [sl]
 8010702:	2b2a      	cmp	r3, #42	@ 0x2a
 8010704:	d015      	beq.n	8010732 <_svfiprintf_r+0xfa>
 8010706:	9a07      	ldr	r2, [sp, #28]
 8010708:	4654      	mov	r4, sl
 801070a:	2000      	movs	r0, #0
 801070c:	f04f 0c0a 	mov.w	ip, #10
 8010710:	4621      	mov	r1, r4
 8010712:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010716:	3b30      	subs	r3, #48	@ 0x30
 8010718:	2b09      	cmp	r3, #9
 801071a:	d94b      	bls.n	80107b4 <_svfiprintf_r+0x17c>
 801071c:	b1b0      	cbz	r0, 801074c <_svfiprintf_r+0x114>
 801071e:	9207      	str	r2, [sp, #28]
 8010720:	e014      	b.n	801074c <_svfiprintf_r+0x114>
 8010722:	eba0 0308 	sub.w	r3, r0, r8
 8010726:	fa09 f303 	lsl.w	r3, r9, r3
 801072a:	4313      	orrs	r3, r2
 801072c:	9304      	str	r3, [sp, #16]
 801072e:	46a2      	mov	sl, r4
 8010730:	e7d2      	b.n	80106d8 <_svfiprintf_r+0xa0>
 8010732:	9b03      	ldr	r3, [sp, #12]
 8010734:	1d19      	adds	r1, r3, #4
 8010736:	681b      	ldr	r3, [r3, #0]
 8010738:	9103      	str	r1, [sp, #12]
 801073a:	2b00      	cmp	r3, #0
 801073c:	bfbb      	ittet	lt
 801073e:	425b      	neglt	r3, r3
 8010740:	f042 0202 	orrlt.w	r2, r2, #2
 8010744:	9307      	strge	r3, [sp, #28]
 8010746:	9307      	strlt	r3, [sp, #28]
 8010748:	bfb8      	it	lt
 801074a:	9204      	strlt	r2, [sp, #16]
 801074c:	7823      	ldrb	r3, [r4, #0]
 801074e:	2b2e      	cmp	r3, #46	@ 0x2e
 8010750:	d10a      	bne.n	8010768 <_svfiprintf_r+0x130>
 8010752:	7863      	ldrb	r3, [r4, #1]
 8010754:	2b2a      	cmp	r3, #42	@ 0x2a
 8010756:	d132      	bne.n	80107be <_svfiprintf_r+0x186>
 8010758:	9b03      	ldr	r3, [sp, #12]
 801075a:	1d1a      	adds	r2, r3, #4
 801075c:	681b      	ldr	r3, [r3, #0]
 801075e:	9203      	str	r2, [sp, #12]
 8010760:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8010764:	3402      	adds	r4, #2
 8010766:	9305      	str	r3, [sp, #20]
 8010768:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 801082c <_svfiprintf_r+0x1f4>
 801076c:	7821      	ldrb	r1, [r4, #0]
 801076e:	2203      	movs	r2, #3
 8010770:	4650      	mov	r0, sl
 8010772:	f7ef fdb5 	bl	80002e0 <memchr>
 8010776:	b138      	cbz	r0, 8010788 <_svfiprintf_r+0x150>
 8010778:	9b04      	ldr	r3, [sp, #16]
 801077a:	eba0 000a 	sub.w	r0, r0, sl
 801077e:	2240      	movs	r2, #64	@ 0x40
 8010780:	4082      	lsls	r2, r0
 8010782:	4313      	orrs	r3, r2
 8010784:	3401      	adds	r4, #1
 8010786:	9304      	str	r3, [sp, #16]
 8010788:	f814 1b01 	ldrb.w	r1, [r4], #1
 801078c:	4824      	ldr	r0, [pc, #144]	@ (8010820 <_svfiprintf_r+0x1e8>)
 801078e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8010792:	2206      	movs	r2, #6
 8010794:	f7ef fda4 	bl	80002e0 <memchr>
 8010798:	2800      	cmp	r0, #0
 801079a:	d036      	beq.n	801080a <_svfiprintf_r+0x1d2>
 801079c:	4b21      	ldr	r3, [pc, #132]	@ (8010824 <_svfiprintf_r+0x1ec>)
 801079e:	bb1b      	cbnz	r3, 80107e8 <_svfiprintf_r+0x1b0>
 80107a0:	9b03      	ldr	r3, [sp, #12]
 80107a2:	3307      	adds	r3, #7
 80107a4:	f023 0307 	bic.w	r3, r3, #7
 80107a8:	3308      	adds	r3, #8
 80107aa:	9303      	str	r3, [sp, #12]
 80107ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80107ae:	4433      	add	r3, r6
 80107b0:	9309      	str	r3, [sp, #36]	@ 0x24
 80107b2:	e76a      	b.n	801068a <_svfiprintf_r+0x52>
 80107b4:	fb0c 3202 	mla	r2, ip, r2, r3
 80107b8:	460c      	mov	r4, r1
 80107ba:	2001      	movs	r0, #1
 80107bc:	e7a8      	b.n	8010710 <_svfiprintf_r+0xd8>
 80107be:	2300      	movs	r3, #0
 80107c0:	3401      	adds	r4, #1
 80107c2:	9305      	str	r3, [sp, #20]
 80107c4:	4619      	mov	r1, r3
 80107c6:	f04f 0c0a 	mov.w	ip, #10
 80107ca:	4620      	mov	r0, r4
 80107cc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80107d0:	3a30      	subs	r2, #48	@ 0x30
 80107d2:	2a09      	cmp	r2, #9
 80107d4:	d903      	bls.n	80107de <_svfiprintf_r+0x1a6>
 80107d6:	2b00      	cmp	r3, #0
 80107d8:	d0c6      	beq.n	8010768 <_svfiprintf_r+0x130>
 80107da:	9105      	str	r1, [sp, #20]
 80107dc:	e7c4      	b.n	8010768 <_svfiprintf_r+0x130>
 80107de:	fb0c 2101 	mla	r1, ip, r1, r2
 80107e2:	4604      	mov	r4, r0
 80107e4:	2301      	movs	r3, #1
 80107e6:	e7f0      	b.n	80107ca <_svfiprintf_r+0x192>
 80107e8:	ab03      	add	r3, sp, #12
 80107ea:	9300      	str	r3, [sp, #0]
 80107ec:	462a      	mov	r2, r5
 80107ee:	4b0e      	ldr	r3, [pc, #56]	@ (8010828 <_svfiprintf_r+0x1f0>)
 80107f0:	a904      	add	r1, sp, #16
 80107f2:	4638      	mov	r0, r7
 80107f4:	f7fc fd38 	bl	800d268 <_printf_float>
 80107f8:	1c42      	adds	r2, r0, #1
 80107fa:	4606      	mov	r6, r0
 80107fc:	d1d6      	bne.n	80107ac <_svfiprintf_r+0x174>
 80107fe:	89ab      	ldrh	r3, [r5, #12]
 8010800:	065b      	lsls	r3, r3, #25
 8010802:	f53f af2d 	bmi.w	8010660 <_svfiprintf_r+0x28>
 8010806:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010808:	e72c      	b.n	8010664 <_svfiprintf_r+0x2c>
 801080a:	ab03      	add	r3, sp, #12
 801080c:	9300      	str	r3, [sp, #0]
 801080e:	462a      	mov	r2, r5
 8010810:	4b05      	ldr	r3, [pc, #20]	@ (8010828 <_svfiprintf_r+0x1f0>)
 8010812:	a904      	add	r1, sp, #16
 8010814:	4638      	mov	r0, r7
 8010816:	f7fc ffaf 	bl	800d778 <_printf_i>
 801081a:	e7ed      	b.n	80107f8 <_svfiprintf_r+0x1c0>
 801081c:	080119f1 	.word	0x080119f1
 8010820:	080119fb 	.word	0x080119fb
 8010824:	0800d269 	.word	0x0800d269
 8010828:	08010581 	.word	0x08010581
 801082c:	080119f7 	.word	0x080119f7

08010830 <__sflush_r>:
 8010830:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8010834:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010838:	0716      	lsls	r6, r2, #28
 801083a:	4605      	mov	r5, r0
 801083c:	460c      	mov	r4, r1
 801083e:	d454      	bmi.n	80108ea <__sflush_r+0xba>
 8010840:	684b      	ldr	r3, [r1, #4]
 8010842:	2b00      	cmp	r3, #0
 8010844:	dc02      	bgt.n	801084c <__sflush_r+0x1c>
 8010846:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8010848:	2b00      	cmp	r3, #0
 801084a:	dd48      	ble.n	80108de <__sflush_r+0xae>
 801084c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801084e:	2e00      	cmp	r6, #0
 8010850:	d045      	beq.n	80108de <__sflush_r+0xae>
 8010852:	2300      	movs	r3, #0
 8010854:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8010858:	682f      	ldr	r7, [r5, #0]
 801085a:	6a21      	ldr	r1, [r4, #32]
 801085c:	602b      	str	r3, [r5, #0]
 801085e:	d030      	beq.n	80108c2 <__sflush_r+0x92>
 8010860:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8010862:	89a3      	ldrh	r3, [r4, #12]
 8010864:	0759      	lsls	r1, r3, #29
 8010866:	d505      	bpl.n	8010874 <__sflush_r+0x44>
 8010868:	6863      	ldr	r3, [r4, #4]
 801086a:	1ad2      	subs	r2, r2, r3
 801086c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801086e:	b10b      	cbz	r3, 8010874 <__sflush_r+0x44>
 8010870:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8010872:	1ad2      	subs	r2, r2, r3
 8010874:	2300      	movs	r3, #0
 8010876:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8010878:	6a21      	ldr	r1, [r4, #32]
 801087a:	4628      	mov	r0, r5
 801087c:	47b0      	blx	r6
 801087e:	1c43      	adds	r3, r0, #1
 8010880:	89a3      	ldrh	r3, [r4, #12]
 8010882:	d106      	bne.n	8010892 <__sflush_r+0x62>
 8010884:	6829      	ldr	r1, [r5, #0]
 8010886:	291d      	cmp	r1, #29
 8010888:	d82b      	bhi.n	80108e2 <__sflush_r+0xb2>
 801088a:	4a2a      	ldr	r2, [pc, #168]	@ (8010934 <__sflush_r+0x104>)
 801088c:	40ca      	lsrs	r2, r1
 801088e:	07d6      	lsls	r6, r2, #31
 8010890:	d527      	bpl.n	80108e2 <__sflush_r+0xb2>
 8010892:	2200      	movs	r2, #0
 8010894:	6062      	str	r2, [r4, #4]
 8010896:	04d9      	lsls	r1, r3, #19
 8010898:	6922      	ldr	r2, [r4, #16]
 801089a:	6022      	str	r2, [r4, #0]
 801089c:	d504      	bpl.n	80108a8 <__sflush_r+0x78>
 801089e:	1c42      	adds	r2, r0, #1
 80108a0:	d101      	bne.n	80108a6 <__sflush_r+0x76>
 80108a2:	682b      	ldr	r3, [r5, #0]
 80108a4:	b903      	cbnz	r3, 80108a8 <__sflush_r+0x78>
 80108a6:	6560      	str	r0, [r4, #84]	@ 0x54
 80108a8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80108aa:	602f      	str	r7, [r5, #0]
 80108ac:	b1b9      	cbz	r1, 80108de <__sflush_r+0xae>
 80108ae:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80108b2:	4299      	cmp	r1, r3
 80108b4:	d002      	beq.n	80108bc <__sflush_r+0x8c>
 80108b6:	4628      	mov	r0, r5
 80108b8:	f7fe fa84 	bl	800edc4 <_free_r>
 80108bc:	2300      	movs	r3, #0
 80108be:	6363      	str	r3, [r4, #52]	@ 0x34
 80108c0:	e00d      	b.n	80108de <__sflush_r+0xae>
 80108c2:	2301      	movs	r3, #1
 80108c4:	4628      	mov	r0, r5
 80108c6:	47b0      	blx	r6
 80108c8:	4602      	mov	r2, r0
 80108ca:	1c50      	adds	r0, r2, #1
 80108cc:	d1c9      	bne.n	8010862 <__sflush_r+0x32>
 80108ce:	682b      	ldr	r3, [r5, #0]
 80108d0:	2b00      	cmp	r3, #0
 80108d2:	d0c6      	beq.n	8010862 <__sflush_r+0x32>
 80108d4:	2b1d      	cmp	r3, #29
 80108d6:	d001      	beq.n	80108dc <__sflush_r+0xac>
 80108d8:	2b16      	cmp	r3, #22
 80108da:	d11e      	bne.n	801091a <__sflush_r+0xea>
 80108dc:	602f      	str	r7, [r5, #0]
 80108de:	2000      	movs	r0, #0
 80108e0:	e022      	b.n	8010928 <__sflush_r+0xf8>
 80108e2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80108e6:	b21b      	sxth	r3, r3
 80108e8:	e01b      	b.n	8010922 <__sflush_r+0xf2>
 80108ea:	690f      	ldr	r7, [r1, #16]
 80108ec:	2f00      	cmp	r7, #0
 80108ee:	d0f6      	beq.n	80108de <__sflush_r+0xae>
 80108f0:	0793      	lsls	r3, r2, #30
 80108f2:	680e      	ldr	r6, [r1, #0]
 80108f4:	bf08      	it	eq
 80108f6:	694b      	ldreq	r3, [r1, #20]
 80108f8:	600f      	str	r7, [r1, #0]
 80108fa:	bf18      	it	ne
 80108fc:	2300      	movne	r3, #0
 80108fe:	eba6 0807 	sub.w	r8, r6, r7
 8010902:	608b      	str	r3, [r1, #8]
 8010904:	f1b8 0f00 	cmp.w	r8, #0
 8010908:	dde9      	ble.n	80108de <__sflush_r+0xae>
 801090a:	6a21      	ldr	r1, [r4, #32]
 801090c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801090e:	4643      	mov	r3, r8
 8010910:	463a      	mov	r2, r7
 8010912:	4628      	mov	r0, r5
 8010914:	47b0      	blx	r6
 8010916:	2800      	cmp	r0, #0
 8010918:	dc08      	bgt.n	801092c <__sflush_r+0xfc>
 801091a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801091e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010922:	81a3      	strh	r3, [r4, #12]
 8010924:	f04f 30ff 	mov.w	r0, #4294967295
 8010928:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801092c:	4407      	add	r7, r0
 801092e:	eba8 0800 	sub.w	r8, r8, r0
 8010932:	e7e7      	b.n	8010904 <__sflush_r+0xd4>
 8010934:	20400001 	.word	0x20400001

08010938 <_fflush_r>:
 8010938:	b538      	push	{r3, r4, r5, lr}
 801093a:	690b      	ldr	r3, [r1, #16]
 801093c:	4605      	mov	r5, r0
 801093e:	460c      	mov	r4, r1
 8010940:	b913      	cbnz	r3, 8010948 <_fflush_r+0x10>
 8010942:	2500      	movs	r5, #0
 8010944:	4628      	mov	r0, r5
 8010946:	bd38      	pop	{r3, r4, r5, pc}
 8010948:	b118      	cbz	r0, 8010952 <_fflush_r+0x1a>
 801094a:	6a03      	ldr	r3, [r0, #32]
 801094c:	b90b      	cbnz	r3, 8010952 <_fflush_r+0x1a>
 801094e:	f7fd fac3 	bl	800ded8 <__sinit>
 8010952:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010956:	2b00      	cmp	r3, #0
 8010958:	d0f3      	beq.n	8010942 <_fflush_r+0xa>
 801095a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801095c:	07d0      	lsls	r0, r2, #31
 801095e:	d404      	bmi.n	801096a <_fflush_r+0x32>
 8010960:	0599      	lsls	r1, r3, #22
 8010962:	d402      	bmi.n	801096a <_fflush_r+0x32>
 8010964:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010966:	f7fd fc2e 	bl	800e1c6 <__retarget_lock_acquire_recursive>
 801096a:	4628      	mov	r0, r5
 801096c:	4621      	mov	r1, r4
 801096e:	f7ff ff5f 	bl	8010830 <__sflush_r>
 8010972:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8010974:	07da      	lsls	r2, r3, #31
 8010976:	4605      	mov	r5, r0
 8010978:	d4e4      	bmi.n	8010944 <_fflush_r+0xc>
 801097a:	89a3      	ldrh	r3, [r4, #12]
 801097c:	059b      	lsls	r3, r3, #22
 801097e:	d4e1      	bmi.n	8010944 <_fflush_r+0xc>
 8010980:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010982:	f7fd fc21 	bl	800e1c8 <__retarget_lock_release_recursive>
 8010986:	e7dd      	b.n	8010944 <_fflush_r+0xc>

08010988 <memmove>:
 8010988:	4288      	cmp	r0, r1
 801098a:	b510      	push	{r4, lr}
 801098c:	eb01 0402 	add.w	r4, r1, r2
 8010990:	d902      	bls.n	8010998 <memmove+0x10>
 8010992:	4284      	cmp	r4, r0
 8010994:	4623      	mov	r3, r4
 8010996:	d807      	bhi.n	80109a8 <memmove+0x20>
 8010998:	1e43      	subs	r3, r0, #1
 801099a:	42a1      	cmp	r1, r4
 801099c:	d008      	beq.n	80109b0 <memmove+0x28>
 801099e:	f811 2b01 	ldrb.w	r2, [r1], #1
 80109a2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80109a6:	e7f8      	b.n	801099a <memmove+0x12>
 80109a8:	4402      	add	r2, r0
 80109aa:	4601      	mov	r1, r0
 80109ac:	428a      	cmp	r2, r1
 80109ae:	d100      	bne.n	80109b2 <memmove+0x2a>
 80109b0:	bd10      	pop	{r4, pc}
 80109b2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80109b6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80109ba:	e7f7      	b.n	80109ac <memmove+0x24>

080109bc <strncmp>:
 80109bc:	b510      	push	{r4, lr}
 80109be:	b16a      	cbz	r2, 80109dc <strncmp+0x20>
 80109c0:	3901      	subs	r1, #1
 80109c2:	1884      	adds	r4, r0, r2
 80109c4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80109c8:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80109cc:	429a      	cmp	r2, r3
 80109ce:	d103      	bne.n	80109d8 <strncmp+0x1c>
 80109d0:	42a0      	cmp	r0, r4
 80109d2:	d001      	beq.n	80109d8 <strncmp+0x1c>
 80109d4:	2a00      	cmp	r2, #0
 80109d6:	d1f5      	bne.n	80109c4 <strncmp+0x8>
 80109d8:	1ad0      	subs	r0, r2, r3
 80109da:	bd10      	pop	{r4, pc}
 80109dc:	4610      	mov	r0, r2
 80109de:	e7fc      	b.n	80109da <strncmp+0x1e>

080109e0 <_sbrk_r>:
 80109e0:	b538      	push	{r3, r4, r5, lr}
 80109e2:	4d06      	ldr	r5, [pc, #24]	@ (80109fc <_sbrk_r+0x1c>)
 80109e4:	2300      	movs	r3, #0
 80109e6:	4604      	mov	r4, r0
 80109e8:	4608      	mov	r0, r1
 80109ea:	602b      	str	r3, [r5, #0]
 80109ec:	f7f2 f804 	bl	80029f8 <_sbrk>
 80109f0:	1c43      	adds	r3, r0, #1
 80109f2:	d102      	bne.n	80109fa <_sbrk_r+0x1a>
 80109f4:	682b      	ldr	r3, [r5, #0]
 80109f6:	b103      	cbz	r3, 80109fa <_sbrk_r+0x1a>
 80109f8:	6023      	str	r3, [r4, #0]
 80109fa:	bd38      	pop	{r3, r4, r5, pc}
 80109fc:	24005454 	.word	0x24005454

08010a00 <nan>:
 8010a00:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8010a08 <nan+0x8>
 8010a04:	4770      	bx	lr
 8010a06:	bf00      	nop
 8010a08:	00000000 	.word	0x00000000
 8010a0c:	7ff80000 	.word	0x7ff80000

08010a10 <__assert_func>:
 8010a10:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8010a12:	4614      	mov	r4, r2
 8010a14:	461a      	mov	r2, r3
 8010a16:	4b09      	ldr	r3, [pc, #36]	@ (8010a3c <__assert_func+0x2c>)
 8010a18:	681b      	ldr	r3, [r3, #0]
 8010a1a:	4605      	mov	r5, r0
 8010a1c:	68d8      	ldr	r0, [r3, #12]
 8010a1e:	b14c      	cbz	r4, 8010a34 <__assert_func+0x24>
 8010a20:	4b07      	ldr	r3, [pc, #28]	@ (8010a40 <__assert_func+0x30>)
 8010a22:	9100      	str	r1, [sp, #0]
 8010a24:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8010a28:	4906      	ldr	r1, [pc, #24]	@ (8010a44 <__assert_func+0x34>)
 8010a2a:	462b      	mov	r3, r5
 8010a2c:	f000 fba8 	bl	8011180 <fiprintf>
 8010a30:	f000 fbb8 	bl	80111a4 <abort>
 8010a34:	4b04      	ldr	r3, [pc, #16]	@ (8010a48 <__assert_func+0x38>)
 8010a36:	461c      	mov	r4, r3
 8010a38:	e7f3      	b.n	8010a22 <__assert_func+0x12>
 8010a3a:	bf00      	nop
 8010a3c:	24000354 	.word	0x24000354
 8010a40:	08011a0a 	.word	0x08011a0a
 8010a44:	08011a17 	.word	0x08011a17
 8010a48:	08011a45 	.word	0x08011a45

08010a4c <_calloc_r>:
 8010a4c:	b570      	push	{r4, r5, r6, lr}
 8010a4e:	fba1 5402 	umull	r5, r4, r1, r2
 8010a52:	b934      	cbnz	r4, 8010a62 <_calloc_r+0x16>
 8010a54:	4629      	mov	r1, r5
 8010a56:	f7fe fa29 	bl	800eeac <_malloc_r>
 8010a5a:	4606      	mov	r6, r0
 8010a5c:	b928      	cbnz	r0, 8010a6a <_calloc_r+0x1e>
 8010a5e:	4630      	mov	r0, r6
 8010a60:	bd70      	pop	{r4, r5, r6, pc}
 8010a62:	220c      	movs	r2, #12
 8010a64:	6002      	str	r2, [r0, #0]
 8010a66:	2600      	movs	r6, #0
 8010a68:	e7f9      	b.n	8010a5e <_calloc_r+0x12>
 8010a6a:	462a      	mov	r2, r5
 8010a6c:	4621      	mov	r1, r4
 8010a6e:	f7fd face 	bl	800e00e <memset>
 8010a72:	e7f4      	b.n	8010a5e <_calloc_r+0x12>

08010a74 <rshift>:
 8010a74:	6903      	ldr	r3, [r0, #16]
 8010a76:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8010a7a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8010a7e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8010a82:	f100 0414 	add.w	r4, r0, #20
 8010a86:	dd45      	ble.n	8010b14 <rshift+0xa0>
 8010a88:	f011 011f 	ands.w	r1, r1, #31
 8010a8c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8010a90:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8010a94:	d10c      	bne.n	8010ab0 <rshift+0x3c>
 8010a96:	f100 0710 	add.w	r7, r0, #16
 8010a9a:	4629      	mov	r1, r5
 8010a9c:	42b1      	cmp	r1, r6
 8010a9e:	d334      	bcc.n	8010b0a <rshift+0x96>
 8010aa0:	1a9b      	subs	r3, r3, r2
 8010aa2:	009b      	lsls	r3, r3, #2
 8010aa4:	1eea      	subs	r2, r5, #3
 8010aa6:	4296      	cmp	r6, r2
 8010aa8:	bf38      	it	cc
 8010aaa:	2300      	movcc	r3, #0
 8010aac:	4423      	add	r3, r4
 8010aae:	e015      	b.n	8010adc <rshift+0x68>
 8010ab0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8010ab4:	f1c1 0820 	rsb	r8, r1, #32
 8010ab8:	40cf      	lsrs	r7, r1
 8010aba:	f105 0e04 	add.w	lr, r5, #4
 8010abe:	46a1      	mov	r9, r4
 8010ac0:	4576      	cmp	r6, lr
 8010ac2:	46f4      	mov	ip, lr
 8010ac4:	d815      	bhi.n	8010af2 <rshift+0x7e>
 8010ac6:	1a9a      	subs	r2, r3, r2
 8010ac8:	0092      	lsls	r2, r2, #2
 8010aca:	3a04      	subs	r2, #4
 8010acc:	3501      	adds	r5, #1
 8010ace:	42ae      	cmp	r6, r5
 8010ad0:	bf38      	it	cc
 8010ad2:	2200      	movcc	r2, #0
 8010ad4:	18a3      	adds	r3, r4, r2
 8010ad6:	50a7      	str	r7, [r4, r2]
 8010ad8:	b107      	cbz	r7, 8010adc <rshift+0x68>
 8010ada:	3304      	adds	r3, #4
 8010adc:	1b1a      	subs	r2, r3, r4
 8010ade:	42a3      	cmp	r3, r4
 8010ae0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8010ae4:	bf08      	it	eq
 8010ae6:	2300      	moveq	r3, #0
 8010ae8:	6102      	str	r2, [r0, #16]
 8010aea:	bf08      	it	eq
 8010aec:	6143      	streq	r3, [r0, #20]
 8010aee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010af2:	f8dc c000 	ldr.w	ip, [ip]
 8010af6:	fa0c fc08 	lsl.w	ip, ip, r8
 8010afa:	ea4c 0707 	orr.w	r7, ip, r7
 8010afe:	f849 7b04 	str.w	r7, [r9], #4
 8010b02:	f85e 7b04 	ldr.w	r7, [lr], #4
 8010b06:	40cf      	lsrs	r7, r1
 8010b08:	e7da      	b.n	8010ac0 <rshift+0x4c>
 8010b0a:	f851 cb04 	ldr.w	ip, [r1], #4
 8010b0e:	f847 cf04 	str.w	ip, [r7, #4]!
 8010b12:	e7c3      	b.n	8010a9c <rshift+0x28>
 8010b14:	4623      	mov	r3, r4
 8010b16:	e7e1      	b.n	8010adc <rshift+0x68>

08010b18 <__hexdig_fun>:
 8010b18:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8010b1c:	2b09      	cmp	r3, #9
 8010b1e:	d802      	bhi.n	8010b26 <__hexdig_fun+0xe>
 8010b20:	3820      	subs	r0, #32
 8010b22:	b2c0      	uxtb	r0, r0
 8010b24:	4770      	bx	lr
 8010b26:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8010b2a:	2b05      	cmp	r3, #5
 8010b2c:	d801      	bhi.n	8010b32 <__hexdig_fun+0x1a>
 8010b2e:	3847      	subs	r0, #71	@ 0x47
 8010b30:	e7f7      	b.n	8010b22 <__hexdig_fun+0xa>
 8010b32:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8010b36:	2b05      	cmp	r3, #5
 8010b38:	d801      	bhi.n	8010b3e <__hexdig_fun+0x26>
 8010b3a:	3827      	subs	r0, #39	@ 0x27
 8010b3c:	e7f1      	b.n	8010b22 <__hexdig_fun+0xa>
 8010b3e:	2000      	movs	r0, #0
 8010b40:	4770      	bx	lr
	...

08010b44 <__gethex>:
 8010b44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010b48:	b085      	sub	sp, #20
 8010b4a:	468a      	mov	sl, r1
 8010b4c:	9302      	str	r3, [sp, #8]
 8010b4e:	680b      	ldr	r3, [r1, #0]
 8010b50:	9001      	str	r0, [sp, #4]
 8010b52:	4690      	mov	r8, r2
 8010b54:	1c9c      	adds	r4, r3, #2
 8010b56:	46a1      	mov	r9, r4
 8010b58:	f814 0b01 	ldrb.w	r0, [r4], #1
 8010b5c:	2830      	cmp	r0, #48	@ 0x30
 8010b5e:	d0fa      	beq.n	8010b56 <__gethex+0x12>
 8010b60:	eba9 0303 	sub.w	r3, r9, r3
 8010b64:	f1a3 0b02 	sub.w	fp, r3, #2
 8010b68:	f7ff ffd6 	bl	8010b18 <__hexdig_fun>
 8010b6c:	4605      	mov	r5, r0
 8010b6e:	2800      	cmp	r0, #0
 8010b70:	d168      	bne.n	8010c44 <__gethex+0x100>
 8010b72:	49a0      	ldr	r1, [pc, #640]	@ (8010df4 <__gethex+0x2b0>)
 8010b74:	2201      	movs	r2, #1
 8010b76:	4648      	mov	r0, r9
 8010b78:	f7ff ff20 	bl	80109bc <strncmp>
 8010b7c:	4607      	mov	r7, r0
 8010b7e:	2800      	cmp	r0, #0
 8010b80:	d167      	bne.n	8010c52 <__gethex+0x10e>
 8010b82:	f899 0001 	ldrb.w	r0, [r9, #1]
 8010b86:	4626      	mov	r6, r4
 8010b88:	f7ff ffc6 	bl	8010b18 <__hexdig_fun>
 8010b8c:	2800      	cmp	r0, #0
 8010b8e:	d062      	beq.n	8010c56 <__gethex+0x112>
 8010b90:	4623      	mov	r3, r4
 8010b92:	7818      	ldrb	r0, [r3, #0]
 8010b94:	2830      	cmp	r0, #48	@ 0x30
 8010b96:	4699      	mov	r9, r3
 8010b98:	f103 0301 	add.w	r3, r3, #1
 8010b9c:	d0f9      	beq.n	8010b92 <__gethex+0x4e>
 8010b9e:	f7ff ffbb 	bl	8010b18 <__hexdig_fun>
 8010ba2:	fab0 f580 	clz	r5, r0
 8010ba6:	096d      	lsrs	r5, r5, #5
 8010ba8:	f04f 0b01 	mov.w	fp, #1
 8010bac:	464a      	mov	r2, r9
 8010bae:	4616      	mov	r6, r2
 8010bb0:	3201      	adds	r2, #1
 8010bb2:	7830      	ldrb	r0, [r6, #0]
 8010bb4:	f7ff ffb0 	bl	8010b18 <__hexdig_fun>
 8010bb8:	2800      	cmp	r0, #0
 8010bba:	d1f8      	bne.n	8010bae <__gethex+0x6a>
 8010bbc:	498d      	ldr	r1, [pc, #564]	@ (8010df4 <__gethex+0x2b0>)
 8010bbe:	2201      	movs	r2, #1
 8010bc0:	4630      	mov	r0, r6
 8010bc2:	f7ff fefb 	bl	80109bc <strncmp>
 8010bc6:	2800      	cmp	r0, #0
 8010bc8:	d13f      	bne.n	8010c4a <__gethex+0x106>
 8010bca:	b944      	cbnz	r4, 8010bde <__gethex+0x9a>
 8010bcc:	1c74      	adds	r4, r6, #1
 8010bce:	4622      	mov	r2, r4
 8010bd0:	4616      	mov	r6, r2
 8010bd2:	3201      	adds	r2, #1
 8010bd4:	7830      	ldrb	r0, [r6, #0]
 8010bd6:	f7ff ff9f 	bl	8010b18 <__hexdig_fun>
 8010bda:	2800      	cmp	r0, #0
 8010bdc:	d1f8      	bne.n	8010bd0 <__gethex+0x8c>
 8010bde:	1ba4      	subs	r4, r4, r6
 8010be0:	00a7      	lsls	r7, r4, #2
 8010be2:	7833      	ldrb	r3, [r6, #0]
 8010be4:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8010be8:	2b50      	cmp	r3, #80	@ 0x50
 8010bea:	d13e      	bne.n	8010c6a <__gethex+0x126>
 8010bec:	7873      	ldrb	r3, [r6, #1]
 8010bee:	2b2b      	cmp	r3, #43	@ 0x2b
 8010bf0:	d033      	beq.n	8010c5a <__gethex+0x116>
 8010bf2:	2b2d      	cmp	r3, #45	@ 0x2d
 8010bf4:	d034      	beq.n	8010c60 <__gethex+0x11c>
 8010bf6:	1c71      	adds	r1, r6, #1
 8010bf8:	2400      	movs	r4, #0
 8010bfa:	7808      	ldrb	r0, [r1, #0]
 8010bfc:	f7ff ff8c 	bl	8010b18 <__hexdig_fun>
 8010c00:	1e43      	subs	r3, r0, #1
 8010c02:	b2db      	uxtb	r3, r3
 8010c04:	2b18      	cmp	r3, #24
 8010c06:	d830      	bhi.n	8010c6a <__gethex+0x126>
 8010c08:	f1a0 0210 	sub.w	r2, r0, #16
 8010c0c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8010c10:	f7ff ff82 	bl	8010b18 <__hexdig_fun>
 8010c14:	f100 3cff 	add.w	ip, r0, #4294967295
 8010c18:	fa5f fc8c 	uxtb.w	ip, ip
 8010c1c:	f1bc 0f18 	cmp.w	ip, #24
 8010c20:	f04f 030a 	mov.w	r3, #10
 8010c24:	d91e      	bls.n	8010c64 <__gethex+0x120>
 8010c26:	b104      	cbz	r4, 8010c2a <__gethex+0xe6>
 8010c28:	4252      	negs	r2, r2
 8010c2a:	4417      	add	r7, r2
 8010c2c:	f8ca 1000 	str.w	r1, [sl]
 8010c30:	b1ed      	cbz	r5, 8010c6e <__gethex+0x12a>
 8010c32:	f1bb 0f00 	cmp.w	fp, #0
 8010c36:	bf0c      	ite	eq
 8010c38:	2506      	moveq	r5, #6
 8010c3a:	2500      	movne	r5, #0
 8010c3c:	4628      	mov	r0, r5
 8010c3e:	b005      	add	sp, #20
 8010c40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010c44:	2500      	movs	r5, #0
 8010c46:	462c      	mov	r4, r5
 8010c48:	e7b0      	b.n	8010bac <__gethex+0x68>
 8010c4a:	2c00      	cmp	r4, #0
 8010c4c:	d1c7      	bne.n	8010bde <__gethex+0x9a>
 8010c4e:	4627      	mov	r7, r4
 8010c50:	e7c7      	b.n	8010be2 <__gethex+0x9e>
 8010c52:	464e      	mov	r6, r9
 8010c54:	462f      	mov	r7, r5
 8010c56:	2501      	movs	r5, #1
 8010c58:	e7c3      	b.n	8010be2 <__gethex+0x9e>
 8010c5a:	2400      	movs	r4, #0
 8010c5c:	1cb1      	adds	r1, r6, #2
 8010c5e:	e7cc      	b.n	8010bfa <__gethex+0xb6>
 8010c60:	2401      	movs	r4, #1
 8010c62:	e7fb      	b.n	8010c5c <__gethex+0x118>
 8010c64:	fb03 0002 	mla	r0, r3, r2, r0
 8010c68:	e7ce      	b.n	8010c08 <__gethex+0xc4>
 8010c6a:	4631      	mov	r1, r6
 8010c6c:	e7de      	b.n	8010c2c <__gethex+0xe8>
 8010c6e:	eba6 0309 	sub.w	r3, r6, r9
 8010c72:	3b01      	subs	r3, #1
 8010c74:	4629      	mov	r1, r5
 8010c76:	2b07      	cmp	r3, #7
 8010c78:	dc0a      	bgt.n	8010c90 <__gethex+0x14c>
 8010c7a:	9801      	ldr	r0, [sp, #4]
 8010c7c:	f7fe f9a2 	bl	800efc4 <_Balloc>
 8010c80:	4604      	mov	r4, r0
 8010c82:	b940      	cbnz	r0, 8010c96 <__gethex+0x152>
 8010c84:	4b5c      	ldr	r3, [pc, #368]	@ (8010df8 <__gethex+0x2b4>)
 8010c86:	4602      	mov	r2, r0
 8010c88:	21e4      	movs	r1, #228	@ 0xe4
 8010c8a:	485c      	ldr	r0, [pc, #368]	@ (8010dfc <__gethex+0x2b8>)
 8010c8c:	f7ff fec0 	bl	8010a10 <__assert_func>
 8010c90:	3101      	adds	r1, #1
 8010c92:	105b      	asrs	r3, r3, #1
 8010c94:	e7ef      	b.n	8010c76 <__gethex+0x132>
 8010c96:	f100 0a14 	add.w	sl, r0, #20
 8010c9a:	2300      	movs	r3, #0
 8010c9c:	4655      	mov	r5, sl
 8010c9e:	469b      	mov	fp, r3
 8010ca0:	45b1      	cmp	r9, r6
 8010ca2:	d337      	bcc.n	8010d14 <__gethex+0x1d0>
 8010ca4:	f845 bb04 	str.w	fp, [r5], #4
 8010ca8:	eba5 050a 	sub.w	r5, r5, sl
 8010cac:	10ad      	asrs	r5, r5, #2
 8010cae:	6125      	str	r5, [r4, #16]
 8010cb0:	4658      	mov	r0, fp
 8010cb2:	f7fe fa79 	bl	800f1a8 <__hi0bits>
 8010cb6:	016d      	lsls	r5, r5, #5
 8010cb8:	f8d8 6000 	ldr.w	r6, [r8]
 8010cbc:	1a2d      	subs	r5, r5, r0
 8010cbe:	42b5      	cmp	r5, r6
 8010cc0:	dd54      	ble.n	8010d6c <__gethex+0x228>
 8010cc2:	1bad      	subs	r5, r5, r6
 8010cc4:	4629      	mov	r1, r5
 8010cc6:	4620      	mov	r0, r4
 8010cc8:	f7fe fe02 	bl	800f8d0 <__any_on>
 8010ccc:	4681      	mov	r9, r0
 8010cce:	b178      	cbz	r0, 8010cf0 <__gethex+0x1ac>
 8010cd0:	1e6b      	subs	r3, r5, #1
 8010cd2:	1159      	asrs	r1, r3, #5
 8010cd4:	f003 021f 	and.w	r2, r3, #31
 8010cd8:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8010cdc:	f04f 0901 	mov.w	r9, #1
 8010ce0:	fa09 f202 	lsl.w	r2, r9, r2
 8010ce4:	420a      	tst	r2, r1
 8010ce6:	d003      	beq.n	8010cf0 <__gethex+0x1ac>
 8010ce8:	454b      	cmp	r3, r9
 8010cea:	dc36      	bgt.n	8010d5a <__gethex+0x216>
 8010cec:	f04f 0902 	mov.w	r9, #2
 8010cf0:	4629      	mov	r1, r5
 8010cf2:	4620      	mov	r0, r4
 8010cf4:	f7ff febe 	bl	8010a74 <rshift>
 8010cf8:	442f      	add	r7, r5
 8010cfa:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8010cfe:	42bb      	cmp	r3, r7
 8010d00:	da42      	bge.n	8010d88 <__gethex+0x244>
 8010d02:	9801      	ldr	r0, [sp, #4]
 8010d04:	4621      	mov	r1, r4
 8010d06:	f7fe f99d 	bl	800f044 <_Bfree>
 8010d0a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010d0c:	2300      	movs	r3, #0
 8010d0e:	6013      	str	r3, [r2, #0]
 8010d10:	25a3      	movs	r5, #163	@ 0xa3
 8010d12:	e793      	b.n	8010c3c <__gethex+0xf8>
 8010d14:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8010d18:	2a2e      	cmp	r2, #46	@ 0x2e
 8010d1a:	d012      	beq.n	8010d42 <__gethex+0x1fe>
 8010d1c:	2b20      	cmp	r3, #32
 8010d1e:	d104      	bne.n	8010d2a <__gethex+0x1e6>
 8010d20:	f845 bb04 	str.w	fp, [r5], #4
 8010d24:	f04f 0b00 	mov.w	fp, #0
 8010d28:	465b      	mov	r3, fp
 8010d2a:	7830      	ldrb	r0, [r6, #0]
 8010d2c:	9303      	str	r3, [sp, #12]
 8010d2e:	f7ff fef3 	bl	8010b18 <__hexdig_fun>
 8010d32:	9b03      	ldr	r3, [sp, #12]
 8010d34:	f000 000f 	and.w	r0, r0, #15
 8010d38:	4098      	lsls	r0, r3
 8010d3a:	ea4b 0b00 	orr.w	fp, fp, r0
 8010d3e:	3304      	adds	r3, #4
 8010d40:	e7ae      	b.n	8010ca0 <__gethex+0x15c>
 8010d42:	45b1      	cmp	r9, r6
 8010d44:	d8ea      	bhi.n	8010d1c <__gethex+0x1d8>
 8010d46:	492b      	ldr	r1, [pc, #172]	@ (8010df4 <__gethex+0x2b0>)
 8010d48:	9303      	str	r3, [sp, #12]
 8010d4a:	2201      	movs	r2, #1
 8010d4c:	4630      	mov	r0, r6
 8010d4e:	f7ff fe35 	bl	80109bc <strncmp>
 8010d52:	9b03      	ldr	r3, [sp, #12]
 8010d54:	2800      	cmp	r0, #0
 8010d56:	d1e1      	bne.n	8010d1c <__gethex+0x1d8>
 8010d58:	e7a2      	b.n	8010ca0 <__gethex+0x15c>
 8010d5a:	1ea9      	subs	r1, r5, #2
 8010d5c:	4620      	mov	r0, r4
 8010d5e:	f7fe fdb7 	bl	800f8d0 <__any_on>
 8010d62:	2800      	cmp	r0, #0
 8010d64:	d0c2      	beq.n	8010cec <__gethex+0x1a8>
 8010d66:	f04f 0903 	mov.w	r9, #3
 8010d6a:	e7c1      	b.n	8010cf0 <__gethex+0x1ac>
 8010d6c:	da09      	bge.n	8010d82 <__gethex+0x23e>
 8010d6e:	1b75      	subs	r5, r6, r5
 8010d70:	4621      	mov	r1, r4
 8010d72:	9801      	ldr	r0, [sp, #4]
 8010d74:	462a      	mov	r2, r5
 8010d76:	f7fe fb75 	bl	800f464 <__lshift>
 8010d7a:	1b7f      	subs	r7, r7, r5
 8010d7c:	4604      	mov	r4, r0
 8010d7e:	f100 0a14 	add.w	sl, r0, #20
 8010d82:	f04f 0900 	mov.w	r9, #0
 8010d86:	e7b8      	b.n	8010cfa <__gethex+0x1b6>
 8010d88:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8010d8c:	42bd      	cmp	r5, r7
 8010d8e:	dd6f      	ble.n	8010e70 <__gethex+0x32c>
 8010d90:	1bed      	subs	r5, r5, r7
 8010d92:	42ae      	cmp	r6, r5
 8010d94:	dc34      	bgt.n	8010e00 <__gethex+0x2bc>
 8010d96:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8010d9a:	2b02      	cmp	r3, #2
 8010d9c:	d022      	beq.n	8010de4 <__gethex+0x2a0>
 8010d9e:	2b03      	cmp	r3, #3
 8010da0:	d024      	beq.n	8010dec <__gethex+0x2a8>
 8010da2:	2b01      	cmp	r3, #1
 8010da4:	d115      	bne.n	8010dd2 <__gethex+0x28e>
 8010da6:	42ae      	cmp	r6, r5
 8010da8:	d113      	bne.n	8010dd2 <__gethex+0x28e>
 8010daa:	2e01      	cmp	r6, #1
 8010dac:	d10b      	bne.n	8010dc6 <__gethex+0x282>
 8010dae:	9a02      	ldr	r2, [sp, #8]
 8010db0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8010db4:	6013      	str	r3, [r2, #0]
 8010db6:	2301      	movs	r3, #1
 8010db8:	6123      	str	r3, [r4, #16]
 8010dba:	f8ca 3000 	str.w	r3, [sl]
 8010dbe:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010dc0:	2562      	movs	r5, #98	@ 0x62
 8010dc2:	601c      	str	r4, [r3, #0]
 8010dc4:	e73a      	b.n	8010c3c <__gethex+0xf8>
 8010dc6:	1e71      	subs	r1, r6, #1
 8010dc8:	4620      	mov	r0, r4
 8010dca:	f7fe fd81 	bl	800f8d0 <__any_on>
 8010dce:	2800      	cmp	r0, #0
 8010dd0:	d1ed      	bne.n	8010dae <__gethex+0x26a>
 8010dd2:	9801      	ldr	r0, [sp, #4]
 8010dd4:	4621      	mov	r1, r4
 8010dd6:	f7fe f935 	bl	800f044 <_Bfree>
 8010dda:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010ddc:	2300      	movs	r3, #0
 8010dde:	6013      	str	r3, [r2, #0]
 8010de0:	2550      	movs	r5, #80	@ 0x50
 8010de2:	e72b      	b.n	8010c3c <__gethex+0xf8>
 8010de4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010de6:	2b00      	cmp	r3, #0
 8010de8:	d1f3      	bne.n	8010dd2 <__gethex+0x28e>
 8010dea:	e7e0      	b.n	8010dae <__gethex+0x26a>
 8010dec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010dee:	2b00      	cmp	r3, #0
 8010df0:	d1dd      	bne.n	8010dae <__gethex+0x26a>
 8010df2:	e7ee      	b.n	8010dd2 <__gethex+0x28e>
 8010df4:	080119ef 	.word	0x080119ef
 8010df8:	08011985 	.word	0x08011985
 8010dfc:	08011a46 	.word	0x08011a46
 8010e00:	1e6f      	subs	r7, r5, #1
 8010e02:	f1b9 0f00 	cmp.w	r9, #0
 8010e06:	d130      	bne.n	8010e6a <__gethex+0x326>
 8010e08:	b127      	cbz	r7, 8010e14 <__gethex+0x2d0>
 8010e0a:	4639      	mov	r1, r7
 8010e0c:	4620      	mov	r0, r4
 8010e0e:	f7fe fd5f 	bl	800f8d0 <__any_on>
 8010e12:	4681      	mov	r9, r0
 8010e14:	117a      	asrs	r2, r7, #5
 8010e16:	2301      	movs	r3, #1
 8010e18:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8010e1c:	f007 071f 	and.w	r7, r7, #31
 8010e20:	40bb      	lsls	r3, r7
 8010e22:	4213      	tst	r3, r2
 8010e24:	4629      	mov	r1, r5
 8010e26:	4620      	mov	r0, r4
 8010e28:	bf18      	it	ne
 8010e2a:	f049 0902 	orrne.w	r9, r9, #2
 8010e2e:	f7ff fe21 	bl	8010a74 <rshift>
 8010e32:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8010e36:	1b76      	subs	r6, r6, r5
 8010e38:	2502      	movs	r5, #2
 8010e3a:	f1b9 0f00 	cmp.w	r9, #0
 8010e3e:	d047      	beq.n	8010ed0 <__gethex+0x38c>
 8010e40:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8010e44:	2b02      	cmp	r3, #2
 8010e46:	d015      	beq.n	8010e74 <__gethex+0x330>
 8010e48:	2b03      	cmp	r3, #3
 8010e4a:	d017      	beq.n	8010e7c <__gethex+0x338>
 8010e4c:	2b01      	cmp	r3, #1
 8010e4e:	d109      	bne.n	8010e64 <__gethex+0x320>
 8010e50:	f019 0f02 	tst.w	r9, #2
 8010e54:	d006      	beq.n	8010e64 <__gethex+0x320>
 8010e56:	f8da 3000 	ldr.w	r3, [sl]
 8010e5a:	ea49 0903 	orr.w	r9, r9, r3
 8010e5e:	f019 0f01 	tst.w	r9, #1
 8010e62:	d10e      	bne.n	8010e82 <__gethex+0x33e>
 8010e64:	f045 0510 	orr.w	r5, r5, #16
 8010e68:	e032      	b.n	8010ed0 <__gethex+0x38c>
 8010e6a:	f04f 0901 	mov.w	r9, #1
 8010e6e:	e7d1      	b.n	8010e14 <__gethex+0x2d0>
 8010e70:	2501      	movs	r5, #1
 8010e72:	e7e2      	b.n	8010e3a <__gethex+0x2f6>
 8010e74:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010e76:	f1c3 0301 	rsb	r3, r3, #1
 8010e7a:	930f      	str	r3, [sp, #60]	@ 0x3c
 8010e7c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010e7e:	2b00      	cmp	r3, #0
 8010e80:	d0f0      	beq.n	8010e64 <__gethex+0x320>
 8010e82:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8010e86:	f104 0314 	add.w	r3, r4, #20
 8010e8a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8010e8e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8010e92:	f04f 0c00 	mov.w	ip, #0
 8010e96:	4618      	mov	r0, r3
 8010e98:	f853 2b04 	ldr.w	r2, [r3], #4
 8010e9c:	f1b2 3fff 	cmp.w	r2, #4294967295
 8010ea0:	d01b      	beq.n	8010eda <__gethex+0x396>
 8010ea2:	3201      	adds	r2, #1
 8010ea4:	6002      	str	r2, [r0, #0]
 8010ea6:	2d02      	cmp	r5, #2
 8010ea8:	f104 0314 	add.w	r3, r4, #20
 8010eac:	d13c      	bne.n	8010f28 <__gethex+0x3e4>
 8010eae:	f8d8 2000 	ldr.w	r2, [r8]
 8010eb2:	3a01      	subs	r2, #1
 8010eb4:	42b2      	cmp	r2, r6
 8010eb6:	d109      	bne.n	8010ecc <__gethex+0x388>
 8010eb8:	1171      	asrs	r1, r6, #5
 8010eba:	2201      	movs	r2, #1
 8010ebc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8010ec0:	f006 061f 	and.w	r6, r6, #31
 8010ec4:	fa02 f606 	lsl.w	r6, r2, r6
 8010ec8:	421e      	tst	r6, r3
 8010eca:	d13a      	bne.n	8010f42 <__gethex+0x3fe>
 8010ecc:	f045 0520 	orr.w	r5, r5, #32
 8010ed0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010ed2:	601c      	str	r4, [r3, #0]
 8010ed4:	9b02      	ldr	r3, [sp, #8]
 8010ed6:	601f      	str	r7, [r3, #0]
 8010ed8:	e6b0      	b.n	8010c3c <__gethex+0xf8>
 8010eda:	4299      	cmp	r1, r3
 8010edc:	f843 cc04 	str.w	ip, [r3, #-4]
 8010ee0:	d8d9      	bhi.n	8010e96 <__gethex+0x352>
 8010ee2:	68a3      	ldr	r3, [r4, #8]
 8010ee4:	459b      	cmp	fp, r3
 8010ee6:	db17      	blt.n	8010f18 <__gethex+0x3d4>
 8010ee8:	6861      	ldr	r1, [r4, #4]
 8010eea:	9801      	ldr	r0, [sp, #4]
 8010eec:	3101      	adds	r1, #1
 8010eee:	f7fe f869 	bl	800efc4 <_Balloc>
 8010ef2:	4681      	mov	r9, r0
 8010ef4:	b918      	cbnz	r0, 8010efe <__gethex+0x3ba>
 8010ef6:	4b1a      	ldr	r3, [pc, #104]	@ (8010f60 <__gethex+0x41c>)
 8010ef8:	4602      	mov	r2, r0
 8010efa:	2184      	movs	r1, #132	@ 0x84
 8010efc:	e6c5      	b.n	8010c8a <__gethex+0x146>
 8010efe:	6922      	ldr	r2, [r4, #16]
 8010f00:	3202      	adds	r2, #2
 8010f02:	f104 010c 	add.w	r1, r4, #12
 8010f06:	0092      	lsls	r2, r2, #2
 8010f08:	300c      	adds	r0, #12
 8010f0a:	f7fd f95e 	bl	800e1ca <memcpy>
 8010f0e:	4621      	mov	r1, r4
 8010f10:	9801      	ldr	r0, [sp, #4]
 8010f12:	f7fe f897 	bl	800f044 <_Bfree>
 8010f16:	464c      	mov	r4, r9
 8010f18:	6923      	ldr	r3, [r4, #16]
 8010f1a:	1c5a      	adds	r2, r3, #1
 8010f1c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8010f20:	6122      	str	r2, [r4, #16]
 8010f22:	2201      	movs	r2, #1
 8010f24:	615a      	str	r2, [r3, #20]
 8010f26:	e7be      	b.n	8010ea6 <__gethex+0x362>
 8010f28:	6922      	ldr	r2, [r4, #16]
 8010f2a:	455a      	cmp	r2, fp
 8010f2c:	dd0b      	ble.n	8010f46 <__gethex+0x402>
 8010f2e:	2101      	movs	r1, #1
 8010f30:	4620      	mov	r0, r4
 8010f32:	f7ff fd9f 	bl	8010a74 <rshift>
 8010f36:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8010f3a:	3701      	adds	r7, #1
 8010f3c:	42bb      	cmp	r3, r7
 8010f3e:	f6ff aee0 	blt.w	8010d02 <__gethex+0x1be>
 8010f42:	2501      	movs	r5, #1
 8010f44:	e7c2      	b.n	8010ecc <__gethex+0x388>
 8010f46:	f016 061f 	ands.w	r6, r6, #31
 8010f4a:	d0fa      	beq.n	8010f42 <__gethex+0x3fe>
 8010f4c:	4453      	add	r3, sl
 8010f4e:	f1c6 0620 	rsb	r6, r6, #32
 8010f52:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8010f56:	f7fe f927 	bl	800f1a8 <__hi0bits>
 8010f5a:	42b0      	cmp	r0, r6
 8010f5c:	dbe7      	blt.n	8010f2e <__gethex+0x3ea>
 8010f5e:	e7f0      	b.n	8010f42 <__gethex+0x3fe>
 8010f60:	08011985 	.word	0x08011985

08010f64 <L_shift>:
 8010f64:	f1c2 0208 	rsb	r2, r2, #8
 8010f68:	0092      	lsls	r2, r2, #2
 8010f6a:	b570      	push	{r4, r5, r6, lr}
 8010f6c:	f1c2 0620 	rsb	r6, r2, #32
 8010f70:	6843      	ldr	r3, [r0, #4]
 8010f72:	6804      	ldr	r4, [r0, #0]
 8010f74:	fa03 f506 	lsl.w	r5, r3, r6
 8010f78:	432c      	orrs	r4, r5
 8010f7a:	40d3      	lsrs	r3, r2
 8010f7c:	6004      	str	r4, [r0, #0]
 8010f7e:	f840 3f04 	str.w	r3, [r0, #4]!
 8010f82:	4288      	cmp	r0, r1
 8010f84:	d3f4      	bcc.n	8010f70 <L_shift+0xc>
 8010f86:	bd70      	pop	{r4, r5, r6, pc}

08010f88 <__match>:
 8010f88:	b530      	push	{r4, r5, lr}
 8010f8a:	6803      	ldr	r3, [r0, #0]
 8010f8c:	3301      	adds	r3, #1
 8010f8e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010f92:	b914      	cbnz	r4, 8010f9a <__match+0x12>
 8010f94:	6003      	str	r3, [r0, #0]
 8010f96:	2001      	movs	r0, #1
 8010f98:	bd30      	pop	{r4, r5, pc}
 8010f9a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010f9e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8010fa2:	2d19      	cmp	r5, #25
 8010fa4:	bf98      	it	ls
 8010fa6:	3220      	addls	r2, #32
 8010fa8:	42a2      	cmp	r2, r4
 8010faa:	d0f0      	beq.n	8010f8e <__match+0x6>
 8010fac:	2000      	movs	r0, #0
 8010fae:	e7f3      	b.n	8010f98 <__match+0x10>

08010fb0 <__hexnan>:
 8010fb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010fb4:	680b      	ldr	r3, [r1, #0]
 8010fb6:	6801      	ldr	r1, [r0, #0]
 8010fb8:	115e      	asrs	r6, r3, #5
 8010fba:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8010fbe:	f013 031f 	ands.w	r3, r3, #31
 8010fc2:	b087      	sub	sp, #28
 8010fc4:	bf18      	it	ne
 8010fc6:	3604      	addne	r6, #4
 8010fc8:	2500      	movs	r5, #0
 8010fca:	1f37      	subs	r7, r6, #4
 8010fcc:	4682      	mov	sl, r0
 8010fce:	4690      	mov	r8, r2
 8010fd0:	9301      	str	r3, [sp, #4]
 8010fd2:	f846 5c04 	str.w	r5, [r6, #-4]
 8010fd6:	46b9      	mov	r9, r7
 8010fd8:	463c      	mov	r4, r7
 8010fda:	9502      	str	r5, [sp, #8]
 8010fdc:	46ab      	mov	fp, r5
 8010fde:	784a      	ldrb	r2, [r1, #1]
 8010fe0:	1c4b      	adds	r3, r1, #1
 8010fe2:	9303      	str	r3, [sp, #12]
 8010fe4:	b342      	cbz	r2, 8011038 <__hexnan+0x88>
 8010fe6:	4610      	mov	r0, r2
 8010fe8:	9105      	str	r1, [sp, #20]
 8010fea:	9204      	str	r2, [sp, #16]
 8010fec:	f7ff fd94 	bl	8010b18 <__hexdig_fun>
 8010ff0:	2800      	cmp	r0, #0
 8010ff2:	d151      	bne.n	8011098 <__hexnan+0xe8>
 8010ff4:	9a04      	ldr	r2, [sp, #16]
 8010ff6:	9905      	ldr	r1, [sp, #20]
 8010ff8:	2a20      	cmp	r2, #32
 8010ffa:	d818      	bhi.n	801102e <__hexnan+0x7e>
 8010ffc:	9b02      	ldr	r3, [sp, #8]
 8010ffe:	459b      	cmp	fp, r3
 8011000:	dd13      	ble.n	801102a <__hexnan+0x7a>
 8011002:	454c      	cmp	r4, r9
 8011004:	d206      	bcs.n	8011014 <__hexnan+0x64>
 8011006:	2d07      	cmp	r5, #7
 8011008:	dc04      	bgt.n	8011014 <__hexnan+0x64>
 801100a:	462a      	mov	r2, r5
 801100c:	4649      	mov	r1, r9
 801100e:	4620      	mov	r0, r4
 8011010:	f7ff ffa8 	bl	8010f64 <L_shift>
 8011014:	4544      	cmp	r4, r8
 8011016:	d952      	bls.n	80110be <__hexnan+0x10e>
 8011018:	2300      	movs	r3, #0
 801101a:	f1a4 0904 	sub.w	r9, r4, #4
 801101e:	f844 3c04 	str.w	r3, [r4, #-4]
 8011022:	f8cd b008 	str.w	fp, [sp, #8]
 8011026:	464c      	mov	r4, r9
 8011028:	461d      	mov	r5, r3
 801102a:	9903      	ldr	r1, [sp, #12]
 801102c:	e7d7      	b.n	8010fde <__hexnan+0x2e>
 801102e:	2a29      	cmp	r2, #41	@ 0x29
 8011030:	d157      	bne.n	80110e2 <__hexnan+0x132>
 8011032:	3102      	adds	r1, #2
 8011034:	f8ca 1000 	str.w	r1, [sl]
 8011038:	f1bb 0f00 	cmp.w	fp, #0
 801103c:	d051      	beq.n	80110e2 <__hexnan+0x132>
 801103e:	454c      	cmp	r4, r9
 8011040:	d206      	bcs.n	8011050 <__hexnan+0xa0>
 8011042:	2d07      	cmp	r5, #7
 8011044:	dc04      	bgt.n	8011050 <__hexnan+0xa0>
 8011046:	462a      	mov	r2, r5
 8011048:	4649      	mov	r1, r9
 801104a:	4620      	mov	r0, r4
 801104c:	f7ff ff8a 	bl	8010f64 <L_shift>
 8011050:	4544      	cmp	r4, r8
 8011052:	d936      	bls.n	80110c2 <__hexnan+0x112>
 8011054:	f1a8 0204 	sub.w	r2, r8, #4
 8011058:	4623      	mov	r3, r4
 801105a:	f853 1b04 	ldr.w	r1, [r3], #4
 801105e:	f842 1f04 	str.w	r1, [r2, #4]!
 8011062:	429f      	cmp	r7, r3
 8011064:	d2f9      	bcs.n	801105a <__hexnan+0xaa>
 8011066:	1b3b      	subs	r3, r7, r4
 8011068:	f023 0303 	bic.w	r3, r3, #3
 801106c:	3304      	adds	r3, #4
 801106e:	3401      	adds	r4, #1
 8011070:	3e03      	subs	r6, #3
 8011072:	42b4      	cmp	r4, r6
 8011074:	bf88      	it	hi
 8011076:	2304      	movhi	r3, #4
 8011078:	4443      	add	r3, r8
 801107a:	2200      	movs	r2, #0
 801107c:	f843 2b04 	str.w	r2, [r3], #4
 8011080:	429f      	cmp	r7, r3
 8011082:	d2fb      	bcs.n	801107c <__hexnan+0xcc>
 8011084:	683b      	ldr	r3, [r7, #0]
 8011086:	b91b      	cbnz	r3, 8011090 <__hexnan+0xe0>
 8011088:	4547      	cmp	r7, r8
 801108a:	d128      	bne.n	80110de <__hexnan+0x12e>
 801108c:	2301      	movs	r3, #1
 801108e:	603b      	str	r3, [r7, #0]
 8011090:	2005      	movs	r0, #5
 8011092:	b007      	add	sp, #28
 8011094:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011098:	3501      	adds	r5, #1
 801109a:	2d08      	cmp	r5, #8
 801109c:	f10b 0b01 	add.w	fp, fp, #1
 80110a0:	dd06      	ble.n	80110b0 <__hexnan+0x100>
 80110a2:	4544      	cmp	r4, r8
 80110a4:	d9c1      	bls.n	801102a <__hexnan+0x7a>
 80110a6:	2300      	movs	r3, #0
 80110a8:	f844 3c04 	str.w	r3, [r4, #-4]
 80110ac:	2501      	movs	r5, #1
 80110ae:	3c04      	subs	r4, #4
 80110b0:	6822      	ldr	r2, [r4, #0]
 80110b2:	f000 000f 	and.w	r0, r0, #15
 80110b6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80110ba:	6020      	str	r0, [r4, #0]
 80110bc:	e7b5      	b.n	801102a <__hexnan+0x7a>
 80110be:	2508      	movs	r5, #8
 80110c0:	e7b3      	b.n	801102a <__hexnan+0x7a>
 80110c2:	9b01      	ldr	r3, [sp, #4]
 80110c4:	2b00      	cmp	r3, #0
 80110c6:	d0dd      	beq.n	8011084 <__hexnan+0xd4>
 80110c8:	f1c3 0320 	rsb	r3, r3, #32
 80110cc:	f04f 32ff 	mov.w	r2, #4294967295
 80110d0:	40da      	lsrs	r2, r3
 80110d2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80110d6:	4013      	ands	r3, r2
 80110d8:	f846 3c04 	str.w	r3, [r6, #-4]
 80110dc:	e7d2      	b.n	8011084 <__hexnan+0xd4>
 80110de:	3f04      	subs	r7, #4
 80110e0:	e7d0      	b.n	8011084 <__hexnan+0xd4>
 80110e2:	2004      	movs	r0, #4
 80110e4:	e7d5      	b.n	8011092 <__hexnan+0xe2>

080110e6 <__ascii_mbtowc>:
 80110e6:	b082      	sub	sp, #8
 80110e8:	b901      	cbnz	r1, 80110ec <__ascii_mbtowc+0x6>
 80110ea:	a901      	add	r1, sp, #4
 80110ec:	b142      	cbz	r2, 8011100 <__ascii_mbtowc+0x1a>
 80110ee:	b14b      	cbz	r3, 8011104 <__ascii_mbtowc+0x1e>
 80110f0:	7813      	ldrb	r3, [r2, #0]
 80110f2:	600b      	str	r3, [r1, #0]
 80110f4:	7812      	ldrb	r2, [r2, #0]
 80110f6:	1e10      	subs	r0, r2, #0
 80110f8:	bf18      	it	ne
 80110fa:	2001      	movne	r0, #1
 80110fc:	b002      	add	sp, #8
 80110fe:	4770      	bx	lr
 8011100:	4610      	mov	r0, r2
 8011102:	e7fb      	b.n	80110fc <__ascii_mbtowc+0x16>
 8011104:	f06f 0001 	mvn.w	r0, #1
 8011108:	e7f8      	b.n	80110fc <__ascii_mbtowc+0x16>

0801110a <_realloc_r>:
 801110a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801110e:	4607      	mov	r7, r0
 8011110:	4614      	mov	r4, r2
 8011112:	460d      	mov	r5, r1
 8011114:	b921      	cbnz	r1, 8011120 <_realloc_r+0x16>
 8011116:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801111a:	4611      	mov	r1, r2
 801111c:	f7fd bec6 	b.w	800eeac <_malloc_r>
 8011120:	b92a      	cbnz	r2, 801112e <_realloc_r+0x24>
 8011122:	f7fd fe4f 	bl	800edc4 <_free_r>
 8011126:	4625      	mov	r5, r4
 8011128:	4628      	mov	r0, r5
 801112a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801112e:	f000 f840 	bl	80111b2 <_malloc_usable_size_r>
 8011132:	4284      	cmp	r4, r0
 8011134:	4606      	mov	r6, r0
 8011136:	d802      	bhi.n	801113e <_realloc_r+0x34>
 8011138:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801113c:	d8f4      	bhi.n	8011128 <_realloc_r+0x1e>
 801113e:	4621      	mov	r1, r4
 8011140:	4638      	mov	r0, r7
 8011142:	f7fd feb3 	bl	800eeac <_malloc_r>
 8011146:	4680      	mov	r8, r0
 8011148:	b908      	cbnz	r0, 801114e <_realloc_r+0x44>
 801114a:	4645      	mov	r5, r8
 801114c:	e7ec      	b.n	8011128 <_realloc_r+0x1e>
 801114e:	42b4      	cmp	r4, r6
 8011150:	4622      	mov	r2, r4
 8011152:	4629      	mov	r1, r5
 8011154:	bf28      	it	cs
 8011156:	4632      	movcs	r2, r6
 8011158:	f7fd f837 	bl	800e1ca <memcpy>
 801115c:	4629      	mov	r1, r5
 801115e:	4638      	mov	r0, r7
 8011160:	f7fd fe30 	bl	800edc4 <_free_r>
 8011164:	e7f1      	b.n	801114a <_realloc_r+0x40>

08011166 <__ascii_wctomb>:
 8011166:	4603      	mov	r3, r0
 8011168:	4608      	mov	r0, r1
 801116a:	b141      	cbz	r1, 801117e <__ascii_wctomb+0x18>
 801116c:	2aff      	cmp	r2, #255	@ 0xff
 801116e:	d904      	bls.n	801117a <__ascii_wctomb+0x14>
 8011170:	228a      	movs	r2, #138	@ 0x8a
 8011172:	601a      	str	r2, [r3, #0]
 8011174:	f04f 30ff 	mov.w	r0, #4294967295
 8011178:	4770      	bx	lr
 801117a:	700a      	strb	r2, [r1, #0]
 801117c:	2001      	movs	r0, #1
 801117e:	4770      	bx	lr

08011180 <fiprintf>:
 8011180:	b40e      	push	{r1, r2, r3}
 8011182:	b503      	push	{r0, r1, lr}
 8011184:	4601      	mov	r1, r0
 8011186:	ab03      	add	r3, sp, #12
 8011188:	4805      	ldr	r0, [pc, #20]	@ (80111a0 <fiprintf+0x20>)
 801118a:	f853 2b04 	ldr.w	r2, [r3], #4
 801118e:	6800      	ldr	r0, [r0, #0]
 8011190:	9301      	str	r3, [sp, #4]
 8011192:	f000 f83f 	bl	8011214 <_vfiprintf_r>
 8011196:	b002      	add	sp, #8
 8011198:	f85d eb04 	ldr.w	lr, [sp], #4
 801119c:	b003      	add	sp, #12
 801119e:	4770      	bx	lr
 80111a0:	24000354 	.word	0x24000354

080111a4 <abort>:
 80111a4:	b508      	push	{r3, lr}
 80111a6:	2006      	movs	r0, #6
 80111a8:	f000 fa08 	bl	80115bc <raise>
 80111ac:	2001      	movs	r0, #1
 80111ae:	f7f1 fbab 	bl	8002908 <_exit>

080111b2 <_malloc_usable_size_r>:
 80111b2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80111b6:	1f18      	subs	r0, r3, #4
 80111b8:	2b00      	cmp	r3, #0
 80111ba:	bfbc      	itt	lt
 80111bc:	580b      	ldrlt	r3, [r1, r0]
 80111be:	18c0      	addlt	r0, r0, r3
 80111c0:	4770      	bx	lr

080111c2 <__sfputc_r>:
 80111c2:	6893      	ldr	r3, [r2, #8]
 80111c4:	3b01      	subs	r3, #1
 80111c6:	2b00      	cmp	r3, #0
 80111c8:	b410      	push	{r4}
 80111ca:	6093      	str	r3, [r2, #8]
 80111cc:	da08      	bge.n	80111e0 <__sfputc_r+0x1e>
 80111ce:	6994      	ldr	r4, [r2, #24]
 80111d0:	42a3      	cmp	r3, r4
 80111d2:	db01      	blt.n	80111d8 <__sfputc_r+0x16>
 80111d4:	290a      	cmp	r1, #10
 80111d6:	d103      	bne.n	80111e0 <__sfputc_r+0x1e>
 80111d8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80111dc:	f000 b932 	b.w	8011444 <__swbuf_r>
 80111e0:	6813      	ldr	r3, [r2, #0]
 80111e2:	1c58      	adds	r0, r3, #1
 80111e4:	6010      	str	r0, [r2, #0]
 80111e6:	7019      	strb	r1, [r3, #0]
 80111e8:	4608      	mov	r0, r1
 80111ea:	f85d 4b04 	ldr.w	r4, [sp], #4
 80111ee:	4770      	bx	lr

080111f0 <__sfputs_r>:
 80111f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80111f2:	4606      	mov	r6, r0
 80111f4:	460f      	mov	r7, r1
 80111f6:	4614      	mov	r4, r2
 80111f8:	18d5      	adds	r5, r2, r3
 80111fa:	42ac      	cmp	r4, r5
 80111fc:	d101      	bne.n	8011202 <__sfputs_r+0x12>
 80111fe:	2000      	movs	r0, #0
 8011200:	e007      	b.n	8011212 <__sfputs_r+0x22>
 8011202:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011206:	463a      	mov	r2, r7
 8011208:	4630      	mov	r0, r6
 801120a:	f7ff ffda 	bl	80111c2 <__sfputc_r>
 801120e:	1c43      	adds	r3, r0, #1
 8011210:	d1f3      	bne.n	80111fa <__sfputs_r+0xa>
 8011212:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08011214 <_vfiprintf_r>:
 8011214:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011218:	460d      	mov	r5, r1
 801121a:	b09d      	sub	sp, #116	@ 0x74
 801121c:	4614      	mov	r4, r2
 801121e:	4698      	mov	r8, r3
 8011220:	4606      	mov	r6, r0
 8011222:	b118      	cbz	r0, 801122c <_vfiprintf_r+0x18>
 8011224:	6a03      	ldr	r3, [r0, #32]
 8011226:	b90b      	cbnz	r3, 801122c <_vfiprintf_r+0x18>
 8011228:	f7fc fe56 	bl	800ded8 <__sinit>
 801122c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801122e:	07d9      	lsls	r1, r3, #31
 8011230:	d405      	bmi.n	801123e <_vfiprintf_r+0x2a>
 8011232:	89ab      	ldrh	r3, [r5, #12]
 8011234:	059a      	lsls	r2, r3, #22
 8011236:	d402      	bmi.n	801123e <_vfiprintf_r+0x2a>
 8011238:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801123a:	f7fc ffc4 	bl	800e1c6 <__retarget_lock_acquire_recursive>
 801123e:	89ab      	ldrh	r3, [r5, #12]
 8011240:	071b      	lsls	r3, r3, #28
 8011242:	d501      	bpl.n	8011248 <_vfiprintf_r+0x34>
 8011244:	692b      	ldr	r3, [r5, #16]
 8011246:	b99b      	cbnz	r3, 8011270 <_vfiprintf_r+0x5c>
 8011248:	4629      	mov	r1, r5
 801124a:	4630      	mov	r0, r6
 801124c:	f000 f938 	bl	80114c0 <__swsetup_r>
 8011250:	b170      	cbz	r0, 8011270 <_vfiprintf_r+0x5c>
 8011252:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011254:	07dc      	lsls	r4, r3, #31
 8011256:	d504      	bpl.n	8011262 <_vfiprintf_r+0x4e>
 8011258:	f04f 30ff 	mov.w	r0, #4294967295
 801125c:	b01d      	add	sp, #116	@ 0x74
 801125e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011262:	89ab      	ldrh	r3, [r5, #12]
 8011264:	0598      	lsls	r0, r3, #22
 8011266:	d4f7      	bmi.n	8011258 <_vfiprintf_r+0x44>
 8011268:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801126a:	f7fc ffad 	bl	800e1c8 <__retarget_lock_release_recursive>
 801126e:	e7f3      	b.n	8011258 <_vfiprintf_r+0x44>
 8011270:	2300      	movs	r3, #0
 8011272:	9309      	str	r3, [sp, #36]	@ 0x24
 8011274:	2320      	movs	r3, #32
 8011276:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801127a:	f8cd 800c 	str.w	r8, [sp, #12]
 801127e:	2330      	movs	r3, #48	@ 0x30
 8011280:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8011430 <_vfiprintf_r+0x21c>
 8011284:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8011288:	f04f 0901 	mov.w	r9, #1
 801128c:	4623      	mov	r3, r4
 801128e:	469a      	mov	sl, r3
 8011290:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011294:	b10a      	cbz	r2, 801129a <_vfiprintf_r+0x86>
 8011296:	2a25      	cmp	r2, #37	@ 0x25
 8011298:	d1f9      	bne.n	801128e <_vfiprintf_r+0x7a>
 801129a:	ebba 0b04 	subs.w	fp, sl, r4
 801129e:	d00b      	beq.n	80112b8 <_vfiprintf_r+0xa4>
 80112a0:	465b      	mov	r3, fp
 80112a2:	4622      	mov	r2, r4
 80112a4:	4629      	mov	r1, r5
 80112a6:	4630      	mov	r0, r6
 80112a8:	f7ff ffa2 	bl	80111f0 <__sfputs_r>
 80112ac:	3001      	adds	r0, #1
 80112ae:	f000 80a7 	beq.w	8011400 <_vfiprintf_r+0x1ec>
 80112b2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80112b4:	445a      	add	r2, fp
 80112b6:	9209      	str	r2, [sp, #36]	@ 0x24
 80112b8:	f89a 3000 	ldrb.w	r3, [sl]
 80112bc:	2b00      	cmp	r3, #0
 80112be:	f000 809f 	beq.w	8011400 <_vfiprintf_r+0x1ec>
 80112c2:	2300      	movs	r3, #0
 80112c4:	f04f 32ff 	mov.w	r2, #4294967295
 80112c8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80112cc:	f10a 0a01 	add.w	sl, sl, #1
 80112d0:	9304      	str	r3, [sp, #16]
 80112d2:	9307      	str	r3, [sp, #28]
 80112d4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80112d8:	931a      	str	r3, [sp, #104]	@ 0x68
 80112da:	4654      	mov	r4, sl
 80112dc:	2205      	movs	r2, #5
 80112de:	f814 1b01 	ldrb.w	r1, [r4], #1
 80112e2:	4853      	ldr	r0, [pc, #332]	@ (8011430 <_vfiprintf_r+0x21c>)
 80112e4:	f7ee fffc 	bl	80002e0 <memchr>
 80112e8:	9a04      	ldr	r2, [sp, #16]
 80112ea:	b9d8      	cbnz	r0, 8011324 <_vfiprintf_r+0x110>
 80112ec:	06d1      	lsls	r1, r2, #27
 80112ee:	bf44      	itt	mi
 80112f0:	2320      	movmi	r3, #32
 80112f2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80112f6:	0713      	lsls	r3, r2, #28
 80112f8:	bf44      	itt	mi
 80112fa:	232b      	movmi	r3, #43	@ 0x2b
 80112fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011300:	f89a 3000 	ldrb.w	r3, [sl]
 8011304:	2b2a      	cmp	r3, #42	@ 0x2a
 8011306:	d015      	beq.n	8011334 <_vfiprintf_r+0x120>
 8011308:	9a07      	ldr	r2, [sp, #28]
 801130a:	4654      	mov	r4, sl
 801130c:	2000      	movs	r0, #0
 801130e:	f04f 0c0a 	mov.w	ip, #10
 8011312:	4621      	mov	r1, r4
 8011314:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011318:	3b30      	subs	r3, #48	@ 0x30
 801131a:	2b09      	cmp	r3, #9
 801131c:	d94b      	bls.n	80113b6 <_vfiprintf_r+0x1a2>
 801131e:	b1b0      	cbz	r0, 801134e <_vfiprintf_r+0x13a>
 8011320:	9207      	str	r2, [sp, #28]
 8011322:	e014      	b.n	801134e <_vfiprintf_r+0x13a>
 8011324:	eba0 0308 	sub.w	r3, r0, r8
 8011328:	fa09 f303 	lsl.w	r3, r9, r3
 801132c:	4313      	orrs	r3, r2
 801132e:	9304      	str	r3, [sp, #16]
 8011330:	46a2      	mov	sl, r4
 8011332:	e7d2      	b.n	80112da <_vfiprintf_r+0xc6>
 8011334:	9b03      	ldr	r3, [sp, #12]
 8011336:	1d19      	adds	r1, r3, #4
 8011338:	681b      	ldr	r3, [r3, #0]
 801133a:	9103      	str	r1, [sp, #12]
 801133c:	2b00      	cmp	r3, #0
 801133e:	bfbb      	ittet	lt
 8011340:	425b      	neglt	r3, r3
 8011342:	f042 0202 	orrlt.w	r2, r2, #2
 8011346:	9307      	strge	r3, [sp, #28]
 8011348:	9307      	strlt	r3, [sp, #28]
 801134a:	bfb8      	it	lt
 801134c:	9204      	strlt	r2, [sp, #16]
 801134e:	7823      	ldrb	r3, [r4, #0]
 8011350:	2b2e      	cmp	r3, #46	@ 0x2e
 8011352:	d10a      	bne.n	801136a <_vfiprintf_r+0x156>
 8011354:	7863      	ldrb	r3, [r4, #1]
 8011356:	2b2a      	cmp	r3, #42	@ 0x2a
 8011358:	d132      	bne.n	80113c0 <_vfiprintf_r+0x1ac>
 801135a:	9b03      	ldr	r3, [sp, #12]
 801135c:	1d1a      	adds	r2, r3, #4
 801135e:	681b      	ldr	r3, [r3, #0]
 8011360:	9203      	str	r2, [sp, #12]
 8011362:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8011366:	3402      	adds	r4, #2
 8011368:	9305      	str	r3, [sp, #20]
 801136a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8011440 <_vfiprintf_r+0x22c>
 801136e:	7821      	ldrb	r1, [r4, #0]
 8011370:	2203      	movs	r2, #3
 8011372:	4650      	mov	r0, sl
 8011374:	f7ee ffb4 	bl	80002e0 <memchr>
 8011378:	b138      	cbz	r0, 801138a <_vfiprintf_r+0x176>
 801137a:	9b04      	ldr	r3, [sp, #16]
 801137c:	eba0 000a 	sub.w	r0, r0, sl
 8011380:	2240      	movs	r2, #64	@ 0x40
 8011382:	4082      	lsls	r2, r0
 8011384:	4313      	orrs	r3, r2
 8011386:	3401      	adds	r4, #1
 8011388:	9304      	str	r3, [sp, #16]
 801138a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801138e:	4829      	ldr	r0, [pc, #164]	@ (8011434 <_vfiprintf_r+0x220>)
 8011390:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8011394:	2206      	movs	r2, #6
 8011396:	f7ee ffa3 	bl	80002e0 <memchr>
 801139a:	2800      	cmp	r0, #0
 801139c:	d03f      	beq.n	801141e <_vfiprintf_r+0x20a>
 801139e:	4b26      	ldr	r3, [pc, #152]	@ (8011438 <_vfiprintf_r+0x224>)
 80113a0:	bb1b      	cbnz	r3, 80113ea <_vfiprintf_r+0x1d6>
 80113a2:	9b03      	ldr	r3, [sp, #12]
 80113a4:	3307      	adds	r3, #7
 80113a6:	f023 0307 	bic.w	r3, r3, #7
 80113aa:	3308      	adds	r3, #8
 80113ac:	9303      	str	r3, [sp, #12]
 80113ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80113b0:	443b      	add	r3, r7
 80113b2:	9309      	str	r3, [sp, #36]	@ 0x24
 80113b4:	e76a      	b.n	801128c <_vfiprintf_r+0x78>
 80113b6:	fb0c 3202 	mla	r2, ip, r2, r3
 80113ba:	460c      	mov	r4, r1
 80113bc:	2001      	movs	r0, #1
 80113be:	e7a8      	b.n	8011312 <_vfiprintf_r+0xfe>
 80113c0:	2300      	movs	r3, #0
 80113c2:	3401      	adds	r4, #1
 80113c4:	9305      	str	r3, [sp, #20]
 80113c6:	4619      	mov	r1, r3
 80113c8:	f04f 0c0a 	mov.w	ip, #10
 80113cc:	4620      	mov	r0, r4
 80113ce:	f810 2b01 	ldrb.w	r2, [r0], #1
 80113d2:	3a30      	subs	r2, #48	@ 0x30
 80113d4:	2a09      	cmp	r2, #9
 80113d6:	d903      	bls.n	80113e0 <_vfiprintf_r+0x1cc>
 80113d8:	2b00      	cmp	r3, #0
 80113da:	d0c6      	beq.n	801136a <_vfiprintf_r+0x156>
 80113dc:	9105      	str	r1, [sp, #20]
 80113de:	e7c4      	b.n	801136a <_vfiprintf_r+0x156>
 80113e0:	fb0c 2101 	mla	r1, ip, r1, r2
 80113e4:	4604      	mov	r4, r0
 80113e6:	2301      	movs	r3, #1
 80113e8:	e7f0      	b.n	80113cc <_vfiprintf_r+0x1b8>
 80113ea:	ab03      	add	r3, sp, #12
 80113ec:	9300      	str	r3, [sp, #0]
 80113ee:	462a      	mov	r2, r5
 80113f0:	4b12      	ldr	r3, [pc, #72]	@ (801143c <_vfiprintf_r+0x228>)
 80113f2:	a904      	add	r1, sp, #16
 80113f4:	4630      	mov	r0, r6
 80113f6:	f7fb ff37 	bl	800d268 <_printf_float>
 80113fa:	4607      	mov	r7, r0
 80113fc:	1c78      	adds	r0, r7, #1
 80113fe:	d1d6      	bne.n	80113ae <_vfiprintf_r+0x19a>
 8011400:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011402:	07d9      	lsls	r1, r3, #31
 8011404:	d405      	bmi.n	8011412 <_vfiprintf_r+0x1fe>
 8011406:	89ab      	ldrh	r3, [r5, #12]
 8011408:	059a      	lsls	r2, r3, #22
 801140a:	d402      	bmi.n	8011412 <_vfiprintf_r+0x1fe>
 801140c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801140e:	f7fc fedb 	bl	800e1c8 <__retarget_lock_release_recursive>
 8011412:	89ab      	ldrh	r3, [r5, #12]
 8011414:	065b      	lsls	r3, r3, #25
 8011416:	f53f af1f 	bmi.w	8011258 <_vfiprintf_r+0x44>
 801141a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801141c:	e71e      	b.n	801125c <_vfiprintf_r+0x48>
 801141e:	ab03      	add	r3, sp, #12
 8011420:	9300      	str	r3, [sp, #0]
 8011422:	462a      	mov	r2, r5
 8011424:	4b05      	ldr	r3, [pc, #20]	@ (801143c <_vfiprintf_r+0x228>)
 8011426:	a904      	add	r1, sp, #16
 8011428:	4630      	mov	r0, r6
 801142a:	f7fc f9a5 	bl	800d778 <_printf_i>
 801142e:	e7e4      	b.n	80113fa <_vfiprintf_r+0x1e6>
 8011430:	080119f1 	.word	0x080119f1
 8011434:	080119fb 	.word	0x080119fb
 8011438:	0800d269 	.word	0x0800d269
 801143c:	080111f1 	.word	0x080111f1
 8011440:	080119f7 	.word	0x080119f7

08011444 <__swbuf_r>:
 8011444:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011446:	460e      	mov	r6, r1
 8011448:	4614      	mov	r4, r2
 801144a:	4605      	mov	r5, r0
 801144c:	b118      	cbz	r0, 8011456 <__swbuf_r+0x12>
 801144e:	6a03      	ldr	r3, [r0, #32]
 8011450:	b90b      	cbnz	r3, 8011456 <__swbuf_r+0x12>
 8011452:	f7fc fd41 	bl	800ded8 <__sinit>
 8011456:	69a3      	ldr	r3, [r4, #24]
 8011458:	60a3      	str	r3, [r4, #8]
 801145a:	89a3      	ldrh	r3, [r4, #12]
 801145c:	071a      	lsls	r2, r3, #28
 801145e:	d501      	bpl.n	8011464 <__swbuf_r+0x20>
 8011460:	6923      	ldr	r3, [r4, #16]
 8011462:	b943      	cbnz	r3, 8011476 <__swbuf_r+0x32>
 8011464:	4621      	mov	r1, r4
 8011466:	4628      	mov	r0, r5
 8011468:	f000 f82a 	bl	80114c0 <__swsetup_r>
 801146c:	b118      	cbz	r0, 8011476 <__swbuf_r+0x32>
 801146e:	f04f 37ff 	mov.w	r7, #4294967295
 8011472:	4638      	mov	r0, r7
 8011474:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011476:	6823      	ldr	r3, [r4, #0]
 8011478:	6922      	ldr	r2, [r4, #16]
 801147a:	1a98      	subs	r0, r3, r2
 801147c:	6963      	ldr	r3, [r4, #20]
 801147e:	b2f6      	uxtb	r6, r6
 8011480:	4283      	cmp	r3, r0
 8011482:	4637      	mov	r7, r6
 8011484:	dc05      	bgt.n	8011492 <__swbuf_r+0x4e>
 8011486:	4621      	mov	r1, r4
 8011488:	4628      	mov	r0, r5
 801148a:	f7ff fa55 	bl	8010938 <_fflush_r>
 801148e:	2800      	cmp	r0, #0
 8011490:	d1ed      	bne.n	801146e <__swbuf_r+0x2a>
 8011492:	68a3      	ldr	r3, [r4, #8]
 8011494:	3b01      	subs	r3, #1
 8011496:	60a3      	str	r3, [r4, #8]
 8011498:	6823      	ldr	r3, [r4, #0]
 801149a:	1c5a      	adds	r2, r3, #1
 801149c:	6022      	str	r2, [r4, #0]
 801149e:	701e      	strb	r6, [r3, #0]
 80114a0:	6962      	ldr	r2, [r4, #20]
 80114a2:	1c43      	adds	r3, r0, #1
 80114a4:	429a      	cmp	r2, r3
 80114a6:	d004      	beq.n	80114b2 <__swbuf_r+0x6e>
 80114a8:	89a3      	ldrh	r3, [r4, #12]
 80114aa:	07db      	lsls	r3, r3, #31
 80114ac:	d5e1      	bpl.n	8011472 <__swbuf_r+0x2e>
 80114ae:	2e0a      	cmp	r6, #10
 80114b0:	d1df      	bne.n	8011472 <__swbuf_r+0x2e>
 80114b2:	4621      	mov	r1, r4
 80114b4:	4628      	mov	r0, r5
 80114b6:	f7ff fa3f 	bl	8010938 <_fflush_r>
 80114ba:	2800      	cmp	r0, #0
 80114bc:	d0d9      	beq.n	8011472 <__swbuf_r+0x2e>
 80114be:	e7d6      	b.n	801146e <__swbuf_r+0x2a>

080114c0 <__swsetup_r>:
 80114c0:	b538      	push	{r3, r4, r5, lr}
 80114c2:	4b29      	ldr	r3, [pc, #164]	@ (8011568 <__swsetup_r+0xa8>)
 80114c4:	4605      	mov	r5, r0
 80114c6:	6818      	ldr	r0, [r3, #0]
 80114c8:	460c      	mov	r4, r1
 80114ca:	b118      	cbz	r0, 80114d4 <__swsetup_r+0x14>
 80114cc:	6a03      	ldr	r3, [r0, #32]
 80114ce:	b90b      	cbnz	r3, 80114d4 <__swsetup_r+0x14>
 80114d0:	f7fc fd02 	bl	800ded8 <__sinit>
 80114d4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80114d8:	0719      	lsls	r1, r3, #28
 80114da:	d422      	bmi.n	8011522 <__swsetup_r+0x62>
 80114dc:	06da      	lsls	r2, r3, #27
 80114de:	d407      	bmi.n	80114f0 <__swsetup_r+0x30>
 80114e0:	2209      	movs	r2, #9
 80114e2:	602a      	str	r2, [r5, #0]
 80114e4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80114e8:	81a3      	strh	r3, [r4, #12]
 80114ea:	f04f 30ff 	mov.w	r0, #4294967295
 80114ee:	e033      	b.n	8011558 <__swsetup_r+0x98>
 80114f0:	0758      	lsls	r0, r3, #29
 80114f2:	d512      	bpl.n	801151a <__swsetup_r+0x5a>
 80114f4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80114f6:	b141      	cbz	r1, 801150a <__swsetup_r+0x4a>
 80114f8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80114fc:	4299      	cmp	r1, r3
 80114fe:	d002      	beq.n	8011506 <__swsetup_r+0x46>
 8011500:	4628      	mov	r0, r5
 8011502:	f7fd fc5f 	bl	800edc4 <_free_r>
 8011506:	2300      	movs	r3, #0
 8011508:	6363      	str	r3, [r4, #52]	@ 0x34
 801150a:	89a3      	ldrh	r3, [r4, #12]
 801150c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8011510:	81a3      	strh	r3, [r4, #12]
 8011512:	2300      	movs	r3, #0
 8011514:	6063      	str	r3, [r4, #4]
 8011516:	6923      	ldr	r3, [r4, #16]
 8011518:	6023      	str	r3, [r4, #0]
 801151a:	89a3      	ldrh	r3, [r4, #12]
 801151c:	f043 0308 	orr.w	r3, r3, #8
 8011520:	81a3      	strh	r3, [r4, #12]
 8011522:	6923      	ldr	r3, [r4, #16]
 8011524:	b94b      	cbnz	r3, 801153a <__swsetup_r+0x7a>
 8011526:	89a3      	ldrh	r3, [r4, #12]
 8011528:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801152c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8011530:	d003      	beq.n	801153a <__swsetup_r+0x7a>
 8011532:	4621      	mov	r1, r4
 8011534:	4628      	mov	r0, r5
 8011536:	f000 f883 	bl	8011640 <__smakebuf_r>
 801153a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801153e:	f013 0201 	ands.w	r2, r3, #1
 8011542:	d00a      	beq.n	801155a <__swsetup_r+0x9a>
 8011544:	2200      	movs	r2, #0
 8011546:	60a2      	str	r2, [r4, #8]
 8011548:	6962      	ldr	r2, [r4, #20]
 801154a:	4252      	negs	r2, r2
 801154c:	61a2      	str	r2, [r4, #24]
 801154e:	6922      	ldr	r2, [r4, #16]
 8011550:	b942      	cbnz	r2, 8011564 <__swsetup_r+0xa4>
 8011552:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8011556:	d1c5      	bne.n	80114e4 <__swsetup_r+0x24>
 8011558:	bd38      	pop	{r3, r4, r5, pc}
 801155a:	0799      	lsls	r1, r3, #30
 801155c:	bf58      	it	pl
 801155e:	6962      	ldrpl	r2, [r4, #20]
 8011560:	60a2      	str	r2, [r4, #8]
 8011562:	e7f4      	b.n	801154e <__swsetup_r+0x8e>
 8011564:	2000      	movs	r0, #0
 8011566:	e7f7      	b.n	8011558 <__swsetup_r+0x98>
 8011568:	24000354 	.word	0x24000354

0801156c <_raise_r>:
 801156c:	291f      	cmp	r1, #31
 801156e:	b538      	push	{r3, r4, r5, lr}
 8011570:	4605      	mov	r5, r0
 8011572:	460c      	mov	r4, r1
 8011574:	d904      	bls.n	8011580 <_raise_r+0x14>
 8011576:	2316      	movs	r3, #22
 8011578:	6003      	str	r3, [r0, #0]
 801157a:	f04f 30ff 	mov.w	r0, #4294967295
 801157e:	bd38      	pop	{r3, r4, r5, pc}
 8011580:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8011582:	b112      	cbz	r2, 801158a <_raise_r+0x1e>
 8011584:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8011588:	b94b      	cbnz	r3, 801159e <_raise_r+0x32>
 801158a:	4628      	mov	r0, r5
 801158c:	f000 f830 	bl	80115f0 <_getpid_r>
 8011590:	4622      	mov	r2, r4
 8011592:	4601      	mov	r1, r0
 8011594:	4628      	mov	r0, r5
 8011596:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801159a:	f000 b817 	b.w	80115cc <_kill_r>
 801159e:	2b01      	cmp	r3, #1
 80115a0:	d00a      	beq.n	80115b8 <_raise_r+0x4c>
 80115a2:	1c59      	adds	r1, r3, #1
 80115a4:	d103      	bne.n	80115ae <_raise_r+0x42>
 80115a6:	2316      	movs	r3, #22
 80115a8:	6003      	str	r3, [r0, #0]
 80115aa:	2001      	movs	r0, #1
 80115ac:	e7e7      	b.n	801157e <_raise_r+0x12>
 80115ae:	2100      	movs	r1, #0
 80115b0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80115b4:	4620      	mov	r0, r4
 80115b6:	4798      	blx	r3
 80115b8:	2000      	movs	r0, #0
 80115ba:	e7e0      	b.n	801157e <_raise_r+0x12>

080115bc <raise>:
 80115bc:	4b02      	ldr	r3, [pc, #8]	@ (80115c8 <raise+0xc>)
 80115be:	4601      	mov	r1, r0
 80115c0:	6818      	ldr	r0, [r3, #0]
 80115c2:	f7ff bfd3 	b.w	801156c <_raise_r>
 80115c6:	bf00      	nop
 80115c8:	24000354 	.word	0x24000354

080115cc <_kill_r>:
 80115cc:	b538      	push	{r3, r4, r5, lr}
 80115ce:	4d07      	ldr	r5, [pc, #28]	@ (80115ec <_kill_r+0x20>)
 80115d0:	2300      	movs	r3, #0
 80115d2:	4604      	mov	r4, r0
 80115d4:	4608      	mov	r0, r1
 80115d6:	4611      	mov	r1, r2
 80115d8:	602b      	str	r3, [r5, #0]
 80115da:	f7f1 f985 	bl	80028e8 <_kill>
 80115de:	1c43      	adds	r3, r0, #1
 80115e0:	d102      	bne.n	80115e8 <_kill_r+0x1c>
 80115e2:	682b      	ldr	r3, [r5, #0]
 80115e4:	b103      	cbz	r3, 80115e8 <_kill_r+0x1c>
 80115e6:	6023      	str	r3, [r4, #0]
 80115e8:	bd38      	pop	{r3, r4, r5, pc}
 80115ea:	bf00      	nop
 80115ec:	24005454 	.word	0x24005454

080115f0 <_getpid_r>:
 80115f0:	f7f1 b972 	b.w	80028d8 <_getpid>

080115f4 <__swhatbuf_r>:
 80115f4:	b570      	push	{r4, r5, r6, lr}
 80115f6:	460c      	mov	r4, r1
 80115f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80115fc:	2900      	cmp	r1, #0
 80115fe:	b096      	sub	sp, #88	@ 0x58
 8011600:	4615      	mov	r5, r2
 8011602:	461e      	mov	r6, r3
 8011604:	da0d      	bge.n	8011622 <__swhatbuf_r+0x2e>
 8011606:	89a3      	ldrh	r3, [r4, #12]
 8011608:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801160c:	f04f 0100 	mov.w	r1, #0
 8011610:	bf14      	ite	ne
 8011612:	2340      	movne	r3, #64	@ 0x40
 8011614:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8011618:	2000      	movs	r0, #0
 801161a:	6031      	str	r1, [r6, #0]
 801161c:	602b      	str	r3, [r5, #0]
 801161e:	b016      	add	sp, #88	@ 0x58
 8011620:	bd70      	pop	{r4, r5, r6, pc}
 8011622:	466a      	mov	r2, sp
 8011624:	f000 f848 	bl	80116b8 <_fstat_r>
 8011628:	2800      	cmp	r0, #0
 801162a:	dbec      	blt.n	8011606 <__swhatbuf_r+0x12>
 801162c:	9901      	ldr	r1, [sp, #4]
 801162e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8011632:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8011636:	4259      	negs	r1, r3
 8011638:	4159      	adcs	r1, r3
 801163a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801163e:	e7eb      	b.n	8011618 <__swhatbuf_r+0x24>

08011640 <__smakebuf_r>:
 8011640:	898b      	ldrh	r3, [r1, #12]
 8011642:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011644:	079d      	lsls	r5, r3, #30
 8011646:	4606      	mov	r6, r0
 8011648:	460c      	mov	r4, r1
 801164a:	d507      	bpl.n	801165c <__smakebuf_r+0x1c>
 801164c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8011650:	6023      	str	r3, [r4, #0]
 8011652:	6123      	str	r3, [r4, #16]
 8011654:	2301      	movs	r3, #1
 8011656:	6163      	str	r3, [r4, #20]
 8011658:	b003      	add	sp, #12
 801165a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801165c:	ab01      	add	r3, sp, #4
 801165e:	466a      	mov	r2, sp
 8011660:	f7ff ffc8 	bl	80115f4 <__swhatbuf_r>
 8011664:	9f00      	ldr	r7, [sp, #0]
 8011666:	4605      	mov	r5, r0
 8011668:	4639      	mov	r1, r7
 801166a:	4630      	mov	r0, r6
 801166c:	f7fd fc1e 	bl	800eeac <_malloc_r>
 8011670:	b948      	cbnz	r0, 8011686 <__smakebuf_r+0x46>
 8011672:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011676:	059a      	lsls	r2, r3, #22
 8011678:	d4ee      	bmi.n	8011658 <__smakebuf_r+0x18>
 801167a:	f023 0303 	bic.w	r3, r3, #3
 801167e:	f043 0302 	orr.w	r3, r3, #2
 8011682:	81a3      	strh	r3, [r4, #12]
 8011684:	e7e2      	b.n	801164c <__smakebuf_r+0xc>
 8011686:	89a3      	ldrh	r3, [r4, #12]
 8011688:	6020      	str	r0, [r4, #0]
 801168a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801168e:	81a3      	strh	r3, [r4, #12]
 8011690:	9b01      	ldr	r3, [sp, #4]
 8011692:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8011696:	b15b      	cbz	r3, 80116b0 <__smakebuf_r+0x70>
 8011698:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801169c:	4630      	mov	r0, r6
 801169e:	f000 f81d 	bl	80116dc <_isatty_r>
 80116a2:	b128      	cbz	r0, 80116b0 <__smakebuf_r+0x70>
 80116a4:	89a3      	ldrh	r3, [r4, #12]
 80116a6:	f023 0303 	bic.w	r3, r3, #3
 80116aa:	f043 0301 	orr.w	r3, r3, #1
 80116ae:	81a3      	strh	r3, [r4, #12]
 80116b0:	89a3      	ldrh	r3, [r4, #12]
 80116b2:	431d      	orrs	r5, r3
 80116b4:	81a5      	strh	r5, [r4, #12]
 80116b6:	e7cf      	b.n	8011658 <__smakebuf_r+0x18>

080116b8 <_fstat_r>:
 80116b8:	b538      	push	{r3, r4, r5, lr}
 80116ba:	4d07      	ldr	r5, [pc, #28]	@ (80116d8 <_fstat_r+0x20>)
 80116bc:	2300      	movs	r3, #0
 80116be:	4604      	mov	r4, r0
 80116c0:	4608      	mov	r0, r1
 80116c2:	4611      	mov	r1, r2
 80116c4:	602b      	str	r3, [r5, #0]
 80116c6:	f7f1 f96f 	bl	80029a8 <_fstat>
 80116ca:	1c43      	adds	r3, r0, #1
 80116cc:	d102      	bne.n	80116d4 <_fstat_r+0x1c>
 80116ce:	682b      	ldr	r3, [r5, #0]
 80116d0:	b103      	cbz	r3, 80116d4 <_fstat_r+0x1c>
 80116d2:	6023      	str	r3, [r4, #0]
 80116d4:	bd38      	pop	{r3, r4, r5, pc}
 80116d6:	bf00      	nop
 80116d8:	24005454 	.word	0x24005454

080116dc <_isatty_r>:
 80116dc:	b538      	push	{r3, r4, r5, lr}
 80116de:	4d06      	ldr	r5, [pc, #24]	@ (80116f8 <_isatty_r+0x1c>)
 80116e0:	2300      	movs	r3, #0
 80116e2:	4604      	mov	r4, r0
 80116e4:	4608      	mov	r0, r1
 80116e6:	602b      	str	r3, [r5, #0]
 80116e8:	f7f1 f96e 	bl	80029c8 <_isatty>
 80116ec:	1c43      	adds	r3, r0, #1
 80116ee:	d102      	bne.n	80116f6 <_isatty_r+0x1a>
 80116f0:	682b      	ldr	r3, [r5, #0]
 80116f2:	b103      	cbz	r3, 80116f6 <_isatty_r+0x1a>
 80116f4:	6023      	str	r3, [r4, #0]
 80116f6:	bd38      	pop	{r3, r4, r5, pc}
 80116f8:	24005454 	.word	0x24005454

080116fc <_init>:
 80116fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80116fe:	bf00      	nop
 8011700:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011702:	bc08      	pop	{r3}
 8011704:	469e      	mov	lr, r3
 8011706:	4770      	bx	lr

08011708 <_fini>:
 8011708:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801170a:	bf00      	nop
 801170c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801170e:	bc08      	pop	{r3}
 8011710:	469e      	mov	lr, r3
 8011712:	4770      	bx	lr
