// Seed: 1846774757
module module_0 (
    input supply1 id_0
);
  assign id_2 = id_0;
  reg id_3;
  reg id_4;
  always @(negedge id_0) begin : LABEL_0
    id_3 <= 1;
    disable id_5;
  end
  module_2 modCall_1 ();
  always id_4 <= id_3;
  assign module_1.id_4 = 0;
endmodule
module module_1 #(
    parameter id_5 = 32'd34,
    parameter id_6 = 32'd78
) (
    input uwire id_0
);
  tri1 id_2;
  wire id_3;
  module_0 modCall_1 (id_0);
  id_4 :
  assert property (@(posedge id_0) 1)
  else;
  defparam id_5.id_6 = id_2;
endmodule
module module_2;
  wire id_1;
endmodule
