RF90_PATH_A,VAR_0
RF90_PATH_B,VAR_1
RF90_PATH_C,VAR_2
RF90_PATH_D,VAR_3
RFPGA0_TXGAINSTAGE,VAR_4
RFPGA0_XAB_RFINTERFACERB,VAR_5
RFPGA0_XAB_RFINTERFACESW,VAR_6
RFPGA0_XAB_RFPARAMETER,VAR_7
RFPGA0_XAB_SWITCHCONTROL,VAR_8
RFPGA0_XA_HSSIPARAMETER1,VAR_9
RFPGA0_XA_HSSIPARAMETER2,VAR_10
RFPGA0_XA_LSSIPARAMETER,VAR_11
RFPGA0_XA_LSSIREADBACK,VAR_12
RFPGA0_XA_RFINTERFACEOE,VAR_13
RFPGA0_XB_HSSIPARAMETER1,VAR_14
RFPGA0_XB_HSSIPARAMETER2,VAR_15
RFPGA0_XB_LSSIPARAMETER,VAR_16
RFPGA0_XB_LSSIREADBACK,VAR_17
RFPGA0_XB_RFINTERFACEOE,VAR_18
RFPGA0_XCD_RFINTERFACERB,VAR_19
RFPGA0_XCD_RFINTERFACESW,VAR_20
RFPGA0_XCD_RFPARAMETER,VAR_21
RFPGA0_XCD_SWITCHCONTROL,VAR_22
RFPGA0_XC_HSSIPARAMETER1,VAR_23
RFPGA0_XC_HSSIPARAMETER2,VAR_24
RFPGA0_XC_LSSIPARAMETER,VAR_25
RFPGA0_XC_LSSIREADBACK,VAR_26
RFPGA0_XC_RFINTERFACEOE,VAR_27
RFPGA0_XD_HSSIPARAMETER1,VAR_28
RFPGA0_XD_HSSIPARAMETER2,VAR_29
RFPGA0_XD_LSSIPARAMETER,VAR_30
RFPGA0_XD_LSSIREADBACK,VAR_31
RFPGA0_XD_RFINTERFACEOE,VAR_32
ROFDM0_XAAGCCORE1,VAR_33
ROFDM0_XAAGCCORE2,VAR_34
ROFDM0_XARXAFE,VAR_35
ROFDM0_XARXIQIMBALANCE,VAR_36
ROFDM0_XATXAFE,VAR_37
ROFDM0_XATXIQIMBALANCE,VAR_38
ROFDM0_XBAGCCORE1,VAR_39
ROFDM0_XBAGCCORE2,VAR_40
ROFDM0_XBRXAFE,VAR_41
ROFDM0_XBRXIQIMBALANCE,VAR_42
ROFDM0_XBTXAFE,VAR_43
ROFDM0_XBTXIQIMBALANCE,VAR_44
ROFDM0_XCAGCCORE1,VAR_45
ROFDM0_XCAGCCORE2,VAR_46
ROFDM0_XCRXAFE,VAR_47
ROFDM0_XCRXIQIMBALANCE,VAR_48
ROFDM0_XCTXAFE,VAR_49
ROFDM0_XCTXIQIMBALANCE,VAR_50
ROFDM0_XDAGCCORE1,VAR_51
ROFDM0_XDAGCCORE2,VAR_52
ROFDM0_XDRXAFE,VAR_53
ROFDM0_XDRXIQIMBALANCE,VAR_54
ROFDM0_XDTXAFE,VAR_55
ROFDM0_XDTXIQIMBALANCE,VAR_56
TRANSCEIVERA_HSPI_READBACK,VAR_57
TRANSCEIVERB_HSPI_READBACK,VAR_58
rtl_priv,FUNC_0
_rtl92s_phy_init_register_definition,FUNC_1
hw,VAR_59
rtlpriv,VAR_60
rtlphy,VAR_61
