// dma_subsystem_altera_mm_interconnect_1920_3nhysga.v

// This file was auto-generated from altera_mm_interconnect_hw.tcl.  If you edit it your changes
// will probably be lost.
// 
// Generated using ACDS version 24.1 115

`timescale 1 ps / 1 ps
module dma_subsystem_altera_mm_interconnect_1920_3nhysga (
		input  wire [36:0]  dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_address,             //   dma_subsys_port8_rx_dma_ch1_prefetcher_read_master.address
		output wire         dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_waitrequest,         //                                                     .waitrequest
		input  wire [2:0]   dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_burstcount,          //                                                     .burstcount
		input  wire         dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_read,                //                                                     .read
		output wire [127:0] dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_readdata,            //                                                     .readdata
		output wire         dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_readdatavalid,       //                                                     .readdatavalid
		input  wire [36:0]  dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_address,            //  dma_subsys_port8_rx_dma_ch1_prefetcher_write_master.address
		output wire         dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_waitrequest,        //                                                     .waitrequest
		input  wire [15:0]  dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_byteenable,         //                                                     .byteenable
		input  wire         dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_write,              //                                                     .write
		input  wire [127:0] dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_writedata,          //                                                     .writedata
		output wire [1:0]   dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_response,           //                                                     .response
		output wire         dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_writeresponsevalid, //                                                     .writeresponsevalid
		input  wire [36:0]  dma_subsys_port8_rx_dma_ch1_write_master_address,                       //             dma_subsys_port8_rx_dma_ch1_write_master.address
		output wire         dma_subsys_port8_rx_dma_ch1_write_master_waitrequest,                   //                                                     .waitrequest
		input  wire [4:0]   dma_subsys_port8_rx_dma_ch1_write_master_burstcount,                    //                                                     .burstcount
		input  wire [15:0]  dma_subsys_port8_rx_dma_ch1_write_master_byteenable,                    //                                                     .byteenable
		input  wire         dma_subsys_port8_rx_dma_ch1_write_master_write,                         //                                                     .write
		input  wire [127:0] dma_subsys_port8_rx_dma_ch1_write_master_writedata,                     //                                                     .writedata
		output wire [1:0]   dma_subsys_port8_rx_dma_ch1_write_master_response,                      //                                                     .response
		output wire         dma_subsys_port8_rx_dma_ch1_write_master_writeresponsevalid,            //                                                     .writeresponsevalid
		input  wire [36:0]  dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_address,             //   dma_subsys_port8_tx_dma_ch1_prefetcher_read_master.address
		output wire         dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_waitrequest,         //                                                     .waitrequest
		input  wire [2:0]   dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_burstcount,          //                                                     .burstcount
		input  wire         dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_read,                //                                                     .read
		output wire [127:0] dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_readdata,            //                                                     .readdata
		output wire         dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_readdatavalid,       //                                                     .readdatavalid
		input  wire [36:0]  dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_address,            //  dma_subsys_port8_tx_dma_ch1_prefetcher_write_master.address
		output wire         dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_waitrequest,        //                                                     .waitrequest
		input  wire [15:0]  dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_byteenable,         //                                                     .byteenable
		input  wire         dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_write,              //                                                     .write
		input  wire [127:0] dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_writedata,          //                                                     .writedata
		output wire [1:0]   dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_response,           //                                                     .response
		output wire         dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_writeresponsevalid, //                                                     .writeresponsevalid
		input  wire [36:0]  dma_subsys_port8_tx_dma_ch1_read_master_address,                        //              dma_subsys_port8_tx_dma_ch1_read_master.address
		output wire         dma_subsys_port8_tx_dma_ch1_read_master_waitrequest,                    //                                                     .waitrequest
		input  wire [4:0]   dma_subsys_port8_tx_dma_ch1_read_master_burstcount,                     //                                                     .burstcount
		input  wire [15:0]  dma_subsys_port8_tx_dma_ch1_read_master_byteenable,                     //                                                     .byteenable
		input  wire         dma_subsys_port8_tx_dma_ch1_read_master_read,                           //                                                     .read
		output wire [127:0] dma_subsys_port8_tx_dma_ch1_read_master_readdata,                       //                                                     .readdata
		output wire         dma_subsys_port8_tx_dma_ch1_read_master_readdatavalid,                  //                                                     .readdatavalid
		output wire [36:0]  dma_ss_master_s0_address,                                               //                                     dma_ss_master_s0.address
		output wire         dma_ss_master_s0_write,                                                 //                                                     .write
		output wire         dma_ss_master_s0_read,                                                  //                                                     .read
		input  wire [511:0] dma_ss_master_s0_readdata,                                              //                                                     .readdata
		output wire [511:0] dma_ss_master_s0_writedata,                                             //                                                     .writedata
		output wire [4:0]   dma_ss_master_s0_burstcount,                                            //                                                     .burstcount
		output wire [63:0]  dma_ss_master_s0_byteenable,                                            //                                                     .byteenable
		input  wire         dma_ss_master_s0_readdatavalid,                                         //                                                     .readdatavalid
		input  wire         dma_ss_master_s0_waitrequest,                                           //                                                     .waitrequest
		output wire         dma_ss_master_s0_debugaccess,                                           //                                                     .debugaccess
		input  wire [1:0]   dma_ss_master_s0_response,                                              //                                                     .response
		input  wire         dma_ss_master_s0_writeresponsevalid,                                    //                                                     .writeresponsevalid
		input  wire         dma_subsys_port8_rx_dma_resetn_reset_bridge_in_reset_reset,             // dma_subsys_port8_rx_dma_resetn_reset_bridge_in_reset.reset,             Reset Input
		input  wire         dma_subsys_port8_reset_reset_bridge_in_reset_reset,                     //         dma_subsys_port8_reset_reset_bridge_in_reset.reset,             Reset Input
		input  wire         dma_ss_master_reset_reset_bridge_in_reset_reset,                        //            dma_ss_master_reset_reset_bridge_in_reset.reset,             Reset Input
		input  wire         iopll_clk_avst_div2_outclk0_clk                                         //                          iopll_clk_avst_div2_outclk0.clk,               Clock Input
	);

	wire          dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator_avalon_universal_master_0_waitrequest;         // dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent:av_waitrequest -> dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator:uav_waitrequest
	wire  [127:0] dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator_avalon_universal_master_0_readdata;            // dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent:av_readdata -> dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator:uav_readdata
	wire          dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator_avalon_universal_master_0_debugaccess;         // dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator:uav_debugaccess -> dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent:av_debugaccess
	wire   [36:0] dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator_avalon_universal_master_0_address;             // dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator:uav_address -> dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent:av_address
	wire          dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator_avalon_universal_master_0_read;                // dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator:uav_read -> dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent:av_read
	wire   [15:0] dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator_avalon_universal_master_0_byteenable;          // dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator:uav_byteenable -> dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent:av_byteenable
	wire          dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator_avalon_universal_master_0_readdatavalid;       // dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent:av_readdatavalid -> dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator:uav_readdatavalid
	wire          dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator_avalon_universal_master_0_lock;                // dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator:uav_lock -> dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent:av_lock
	wire          dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator_avalon_universal_master_0_write;               // dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator:uav_write -> dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent:av_write
	wire  [127:0] dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator_avalon_universal_master_0_writedata;           // dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator:uav_writedata -> dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent:av_writedata
	wire    [6:0] dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator_avalon_universal_master_0_burstcount;          // dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator:uav_burstcount -> dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent:av_burstcount
	wire          rsp_mux_src_valid;                                                                                           // rsp_mux:src_valid -> dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent:rp_valid
	wire  [250:0] rsp_mux_src_data;                                                                                            // rsp_mux:src_data -> dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent:rp_data
	wire          rsp_mux_src_ready;                                                                                           // dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent:rp_ready -> rsp_mux:src_ready
	wire    [5:0] rsp_mux_src_channel;                                                                                         // rsp_mux:src_channel -> dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent:rp_channel
	wire          rsp_mux_src_startofpacket;                                                                                   // rsp_mux:src_startofpacket -> dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent:rp_startofpacket
	wire          rsp_mux_src_endofpacket;                                                                                     // rsp_mux:src_endofpacket -> dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent:rp_endofpacket
	wire          dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator_avalon_universal_master_0_debugaccess;        // dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator:uav_debugaccess -> dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent:av_debugaccess
	wire   [36:0] dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator_avalon_universal_master_0_address;            // dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator:uav_address -> dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent:av_address
	wire          dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator_avalon_universal_master_0_read;               // dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator:uav_read -> dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent:av_read
	wire   [15:0] dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator_avalon_universal_master_0_byteenable;         // dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator:uav_byteenable -> dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent:av_byteenable
	wire          dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator_avalon_universal_master_0_readdatavalid;      // dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent:av_readdatavalid -> dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator:uav_readdatavalid
	wire          dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator_avalon_universal_master_0_waitrequest;        // dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent:av_waitrequest -> dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator:uav_waitrequest
	wire  [127:0] dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator_avalon_universal_master_0_readdata;           // dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent:av_readdata -> dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator:uav_readdata
	wire    [1:0] dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator_avalon_universal_master_0_response;           // dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent:av_response -> dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator:uav_response
	wire          dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator_avalon_universal_master_0_lock;               // dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator:uav_lock -> dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent:av_lock
	wire          dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator_avalon_universal_master_0_write;              // dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator:uav_write -> dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent:av_write
	wire  [127:0] dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator_avalon_universal_master_0_writedata;          // dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator:uav_writedata -> dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent:av_writedata
	wire          dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator_avalon_universal_master_0_writeresponsevalid; // dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent:av_writeresponsevalid -> dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator:uav_writeresponsevalid
	wire    [4:0] dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator_avalon_universal_master_0_burstcount;         // dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator:uav_burstcount -> dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent:av_burstcount
	wire          rsp_mux_001_src_valid;                                                                                       // rsp_mux_001:src_valid -> dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent:rp_valid
	wire  [250:0] rsp_mux_001_src_data;                                                                                        // rsp_mux_001:src_data -> dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent:rp_data
	wire          rsp_mux_001_src_ready;                                                                                       // dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent:rp_ready -> rsp_mux_001:src_ready
	wire    [5:0] rsp_mux_001_src_channel;                                                                                     // rsp_mux_001:src_channel -> dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent:rp_channel
	wire          rsp_mux_001_src_startofpacket;                                                                               // rsp_mux_001:src_startofpacket -> dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent:rp_startofpacket
	wire          rsp_mux_001_src_endofpacket;                                                                                 // rsp_mux_001:src_endofpacket -> dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent:rp_endofpacket
	wire          dma_subsys_port8_rx_dma_ch1_write_master_translator_avalon_universal_master_0_debugaccess;                   // dma_subsys_port8_rx_dma_ch1_write_master_translator:uav_debugaccess -> dma_subsys_port8_rx_dma_ch1_write_master_agent:av_debugaccess
	wire   [36:0] dma_subsys_port8_rx_dma_ch1_write_master_translator_avalon_universal_master_0_address;                       // dma_subsys_port8_rx_dma_ch1_write_master_translator:uav_address -> dma_subsys_port8_rx_dma_ch1_write_master_agent:av_address
	wire          dma_subsys_port8_rx_dma_ch1_write_master_translator_avalon_universal_master_0_read;                          // dma_subsys_port8_rx_dma_ch1_write_master_translator:uav_read -> dma_subsys_port8_rx_dma_ch1_write_master_agent:av_read
	wire   [15:0] dma_subsys_port8_rx_dma_ch1_write_master_translator_avalon_universal_master_0_byteenable;                    // dma_subsys_port8_rx_dma_ch1_write_master_translator:uav_byteenable -> dma_subsys_port8_rx_dma_ch1_write_master_agent:av_byteenable
	wire          dma_subsys_port8_rx_dma_ch1_write_master_translator_avalon_universal_master_0_readdatavalid;                 // dma_subsys_port8_rx_dma_ch1_write_master_agent:av_readdatavalid -> dma_subsys_port8_rx_dma_ch1_write_master_translator:uav_readdatavalid
	wire          dma_subsys_port8_rx_dma_ch1_write_master_translator_avalon_universal_master_0_waitrequest;                   // dma_subsys_port8_rx_dma_ch1_write_master_agent:av_waitrequest -> dma_subsys_port8_rx_dma_ch1_write_master_translator:uav_waitrequest
	wire  [127:0] dma_subsys_port8_rx_dma_ch1_write_master_translator_avalon_universal_master_0_readdata;                      // dma_subsys_port8_rx_dma_ch1_write_master_agent:av_readdata -> dma_subsys_port8_rx_dma_ch1_write_master_translator:uav_readdata
	wire    [1:0] dma_subsys_port8_rx_dma_ch1_write_master_translator_avalon_universal_master_0_response;                      // dma_subsys_port8_rx_dma_ch1_write_master_agent:av_response -> dma_subsys_port8_rx_dma_ch1_write_master_translator:uav_response
	wire          dma_subsys_port8_rx_dma_ch1_write_master_translator_avalon_universal_master_0_lock;                          // dma_subsys_port8_rx_dma_ch1_write_master_translator:uav_lock -> dma_subsys_port8_rx_dma_ch1_write_master_agent:av_lock
	wire          dma_subsys_port8_rx_dma_ch1_write_master_translator_avalon_universal_master_0_write;                         // dma_subsys_port8_rx_dma_ch1_write_master_translator:uav_write -> dma_subsys_port8_rx_dma_ch1_write_master_agent:av_write
	wire  [127:0] dma_subsys_port8_rx_dma_ch1_write_master_translator_avalon_universal_master_0_writedata;                     // dma_subsys_port8_rx_dma_ch1_write_master_translator:uav_writedata -> dma_subsys_port8_rx_dma_ch1_write_master_agent:av_writedata
	wire          dma_subsys_port8_rx_dma_ch1_write_master_translator_avalon_universal_master_0_writeresponsevalid;            // dma_subsys_port8_rx_dma_ch1_write_master_agent:av_writeresponsevalid -> dma_subsys_port8_rx_dma_ch1_write_master_translator:uav_writeresponsevalid
	wire    [8:0] dma_subsys_port8_rx_dma_ch1_write_master_translator_avalon_universal_master_0_burstcount;                    // dma_subsys_port8_rx_dma_ch1_write_master_translator:uav_burstcount -> dma_subsys_port8_rx_dma_ch1_write_master_agent:av_burstcount
	wire          rsp_mux_002_src_valid;                                                                                       // rsp_mux_002:src_valid -> dma_subsys_port8_rx_dma_ch1_write_master_agent:rp_valid
	wire  [250:0] rsp_mux_002_src_data;                                                                                        // rsp_mux_002:src_data -> dma_subsys_port8_rx_dma_ch1_write_master_agent:rp_data
	wire          rsp_mux_002_src_ready;                                                                                       // dma_subsys_port8_rx_dma_ch1_write_master_agent:rp_ready -> rsp_mux_002:src_ready
	wire    [5:0] rsp_mux_002_src_channel;                                                                                     // rsp_mux_002:src_channel -> dma_subsys_port8_rx_dma_ch1_write_master_agent:rp_channel
	wire          rsp_mux_002_src_startofpacket;                                                                               // rsp_mux_002:src_startofpacket -> dma_subsys_port8_rx_dma_ch1_write_master_agent:rp_startofpacket
	wire          rsp_mux_002_src_endofpacket;                                                                                 // rsp_mux_002:src_endofpacket -> dma_subsys_port8_rx_dma_ch1_write_master_agent:rp_endofpacket
	wire          dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator_avalon_universal_master_0_waitrequest;         // dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent:av_waitrequest -> dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator:uav_waitrequest
	wire  [127:0] dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator_avalon_universal_master_0_readdata;            // dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent:av_readdata -> dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator:uav_readdata
	wire          dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator_avalon_universal_master_0_debugaccess;         // dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator:uav_debugaccess -> dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent:av_debugaccess
	wire   [36:0] dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator_avalon_universal_master_0_address;             // dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator:uav_address -> dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent:av_address
	wire          dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator_avalon_universal_master_0_read;                // dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator:uav_read -> dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent:av_read
	wire   [15:0] dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator_avalon_universal_master_0_byteenable;          // dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator:uav_byteenable -> dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent:av_byteenable
	wire          dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator_avalon_universal_master_0_readdatavalid;       // dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent:av_readdatavalid -> dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator:uav_readdatavalid
	wire          dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator_avalon_universal_master_0_lock;                // dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator:uav_lock -> dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent:av_lock
	wire          dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator_avalon_universal_master_0_write;               // dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator:uav_write -> dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent:av_write
	wire  [127:0] dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator_avalon_universal_master_0_writedata;           // dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator:uav_writedata -> dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent:av_writedata
	wire    [6:0] dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator_avalon_universal_master_0_burstcount;          // dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator:uav_burstcount -> dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent:av_burstcount
	wire          rsp_mux_003_src_valid;                                                                                       // rsp_mux_003:src_valid -> dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent:rp_valid
	wire  [250:0] rsp_mux_003_src_data;                                                                                        // rsp_mux_003:src_data -> dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent:rp_data
	wire          rsp_mux_003_src_ready;                                                                                       // dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent:rp_ready -> rsp_mux_003:src_ready
	wire    [5:0] rsp_mux_003_src_channel;                                                                                     // rsp_mux_003:src_channel -> dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent:rp_channel
	wire          rsp_mux_003_src_startofpacket;                                                                               // rsp_mux_003:src_startofpacket -> dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent:rp_startofpacket
	wire          rsp_mux_003_src_endofpacket;                                                                                 // rsp_mux_003:src_endofpacket -> dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent:rp_endofpacket
	wire          dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator_avalon_universal_master_0_debugaccess;        // dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator:uav_debugaccess -> dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent:av_debugaccess
	wire   [36:0] dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator_avalon_universal_master_0_address;            // dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator:uav_address -> dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent:av_address
	wire          dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator_avalon_universal_master_0_read;               // dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator:uav_read -> dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent:av_read
	wire   [15:0] dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator_avalon_universal_master_0_byteenable;         // dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator:uav_byteenable -> dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent:av_byteenable
	wire          dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator_avalon_universal_master_0_readdatavalid;      // dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent:av_readdatavalid -> dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator:uav_readdatavalid
	wire          dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator_avalon_universal_master_0_waitrequest;        // dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent:av_waitrequest -> dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator:uav_waitrequest
	wire  [127:0] dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator_avalon_universal_master_0_readdata;           // dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent:av_readdata -> dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator:uav_readdata
	wire    [1:0] dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator_avalon_universal_master_0_response;           // dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent:av_response -> dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator:uav_response
	wire          dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator_avalon_universal_master_0_lock;               // dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator:uav_lock -> dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent:av_lock
	wire          dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator_avalon_universal_master_0_write;              // dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator:uav_write -> dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent:av_write
	wire  [127:0] dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator_avalon_universal_master_0_writedata;          // dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator:uav_writedata -> dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent:av_writedata
	wire          dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator_avalon_universal_master_0_writeresponsevalid; // dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent:av_writeresponsevalid -> dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator:uav_writeresponsevalid
	wire    [4:0] dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator_avalon_universal_master_0_burstcount;         // dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator:uav_burstcount -> dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent:av_burstcount
	wire          rsp_mux_004_src_valid;                                                                                       // rsp_mux_004:src_valid -> dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent:rp_valid
	wire  [250:0] rsp_mux_004_src_data;                                                                                        // rsp_mux_004:src_data -> dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent:rp_data
	wire          rsp_mux_004_src_ready;                                                                                       // dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent:rp_ready -> rsp_mux_004:src_ready
	wire    [5:0] rsp_mux_004_src_channel;                                                                                     // rsp_mux_004:src_channel -> dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent:rp_channel
	wire          rsp_mux_004_src_startofpacket;                                                                               // rsp_mux_004:src_startofpacket -> dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent:rp_startofpacket
	wire          rsp_mux_004_src_endofpacket;                                                                                 // rsp_mux_004:src_endofpacket -> dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent:rp_endofpacket
	wire          dma_subsys_port8_tx_dma_ch1_read_master_translator_avalon_universal_master_0_waitrequest;                    // dma_subsys_port8_tx_dma_ch1_read_master_agent:av_waitrequest -> dma_subsys_port8_tx_dma_ch1_read_master_translator:uav_waitrequest
	wire  [127:0] dma_subsys_port8_tx_dma_ch1_read_master_translator_avalon_universal_master_0_readdata;                       // dma_subsys_port8_tx_dma_ch1_read_master_agent:av_readdata -> dma_subsys_port8_tx_dma_ch1_read_master_translator:uav_readdata
	wire          dma_subsys_port8_tx_dma_ch1_read_master_translator_avalon_universal_master_0_debugaccess;                    // dma_subsys_port8_tx_dma_ch1_read_master_translator:uav_debugaccess -> dma_subsys_port8_tx_dma_ch1_read_master_agent:av_debugaccess
	wire   [36:0] dma_subsys_port8_tx_dma_ch1_read_master_translator_avalon_universal_master_0_address;                        // dma_subsys_port8_tx_dma_ch1_read_master_translator:uav_address -> dma_subsys_port8_tx_dma_ch1_read_master_agent:av_address
	wire          dma_subsys_port8_tx_dma_ch1_read_master_translator_avalon_universal_master_0_read;                           // dma_subsys_port8_tx_dma_ch1_read_master_translator:uav_read -> dma_subsys_port8_tx_dma_ch1_read_master_agent:av_read
	wire   [15:0] dma_subsys_port8_tx_dma_ch1_read_master_translator_avalon_universal_master_0_byteenable;                     // dma_subsys_port8_tx_dma_ch1_read_master_translator:uav_byteenable -> dma_subsys_port8_tx_dma_ch1_read_master_agent:av_byteenable
	wire          dma_subsys_port8_tx_dma_ch1_read_master_translator_avalon_universal_master_0_readdatavalid;                  // dma_subsys_port8_tx_dma_ch1_read_master_agent:av_readdatavalid -> dma_subsys_port8_tx_dma_ch1_read_master_translator:uav_readdatavalid
	wire          dma_subsys_port8_tx_dma_ch1_read_master_translator_avalon_universal_master_0_lock;                           // dma_subsys_port8_tx_dma_ch1_read_master_translator:uav_lock -> dma_subsys_port8_tx_dma_ch1_read_master_agent:av_lock
	wire          dma_subsys_port8_tx_dma_ch1_read_master_translator_avalon_universal_master_0_write;                          // dma_subsys_port8_tx_dma_ch1_read_master_translator:uav_write -> dma_subsys_port8_tx_dma_ch1_read_master_agent:av_write
	wire  [127:0] dma_subsys_port8_tx_dma_ch1_read_master_translator_avalon_universal_master_0_writedata;                      // dma_subsys_port8_tx_dma_ch1_read_master_translator:uav_writedata -> dma_subsys_port8_tx_dma_ch1_read_master_agent:av_writedata
	wire    [8:0] dma_subsys_port8_tx_dma_ch1_read_master_translator_avalon_universal_master_0_burstcount;                     // dma_subsys_port8_tx_dma_ch1_read_master_translator:uav_burstcount -> dma_subsys_port8_tx_dma_ch1_read_master_agent:av_burstcount
	wire          rsp_mux_005_src_valid;                                                                                       // rsp_mux_005:src_valid -> dma_subsys_port8_tx_dma_ch1_read_master_agent:rp_valid
	wire  [250:0] rsp_mux_005_src_data;                                                                                        // rsp_mux_005:src_data -> dma_subsys_port8_tx_dma_ch1_read_master_agent:rp_data
	wire          rsp_mux_005_src_ready;                                                                                       // dma_subsys_port8_tx_dma_ch1_read_master_agent:rp_ready -> rsp_mux_005:src_ready
	wire    [5:0] rsp_mux_005_src_channel;                                                                                     // rsp_mux_005:src_channel -> dma_subsys_port8_tx_dma_ch1_read_master_agent:rp_channel
	wire          rsp_mux_005_src_startofpacket;                                                                               // rsp_mux_005:src_startofpacket -> dma_subsys_port8_tx_dma_ch1_read_master_agent:rp_startofpacket
	wire          rsp_mux_005_src_endofpacket;                                                                                 // rsp_mux_005:src_endofpacket -> dma_subsys_port8_tx_dma_ch1_read_master_agent:rp_endofpacket
	wire          dma_ss_master_s0_agent_m0_debugaccess;                                                                       // dma_ss_master_s0_agent:m0_debugaccess -> dma_ss_master_s0_translator:uav_debugaccess
	wire   [36:0] dma_ss_master_s0_agent_m0_address;                                                                           // dma_ss_master_s0_agent:m0_address -> dma_ss_master_s0_translator:uav_address
	wire   [63:0] dma_ss_master_s0_agent_m0_byteenable;                                                                        // dma_ss_master_s0_agent:m0_byteenable -> dma_ss_master_s0_translator:uav_byteenable
	wire          dma_ss_master_s0_agent_m0_read;                                                                              // dma_ss_master_s0_agent:m0_read -> dma_ss_master_s0_translator:uav_read
	wire          dma_ss_master_s0_agent_m0_readdatavalid;                                                                     // dma_ss_master_s0_translator:uav_readdatavalid -> dma_ss_master_s0_agent:m0_readdatavalid
	wire  [511:0] dma_ss_master_s0_agent_m0_readdata;                                                                          // dma_ss_master_s0_translator:uav_readdata -> dma_ss_master_s0_agent:m0_readdata
	wire          dma_ss_master_s0_agent_m0_waitrequest;                                                                       // dma_ss_master_s0_translator:uav_waitrequest -> dma_ss_master_s0_agent:m0_waitrequest
	wire    [1:0] dma_ss_master_s0_agent_m0_response;                                                                          // dma_ss_master_s0_translator:uav_response -> dma_ss_master_s0_agent:m0_response
	wire          dma_ss_master_s0_agent_m0_lock;                                                                              // dma_ss_master_s0_agent:m0_lock -> dma_ss_master_s0_translator:uav_lock
	wire  [511:0] dma_ss_master_s0_agent_m0_writedata;                                                                         // dma_ss_master_s0_agent:m0_writedata -> dma_ss_master_s0_translator:uav_writedata
	wire          dma_ss_master_s0_agent_m0_write;                                                                             // dma_ss_master_s0_agent:m0_write -> dma_ss_master_s0_translator:uav_write
	wire          dma_ss_master_s0_agent_m0_writeresponsevalid;                                                                // dma_ss_master_s0_translator:uav_writeresponsevalid -> dma_ss_master_s0_agent:m0_writeresponsevalid
	wire   [10:0] dma_ss_master_s0_agent_m0_burstcount;                                                                        // dma_ss_master_s0_agent:m0_burstcount -> dma_ss_master_s0_translator:uav_burstcount
	wire          dma_ss_master_s0_agent_rf_source_valid;                                                                      // dma_ss_master_s0_agent:rf_source_valid -> dma_ss_master_s0_agent_rsp_fifo:in_valid
	wire  [683:0] dma_ss_master_s0_agent_rf_source_data;                                                                       // dma_ss_master_s0_agent:rf_source_data -> dma_ss_master_s0_agent_rsp_fifo:in_data
	wire          dma_ss_master_s0_agent_rf_source_ready;                                                                      // dma_ss_master_s0_agent_rsp_fifo:in_ready -> dma_ss_master_s0_agent:rf_source_ready
	wire          dma_ss_master_s0_agent_rf_source_startofpacket;                                                              // dma_ss_master_s0_agent:rf_source_startofpacket -> dma_ss_master_s0_agent_rsp_fifo:in_startofpacket
	wire          dma_ss_master_s0_agent_rf_source_endofpacket;                                                                // dma_ss_master_s0_agent:rf_source_endofpacket -> dma_ss_master_s0_agent_rsp_fifo:in_endofpacket
	wire          dma_ss_master_s0_agent_rsp_fifo_out_valid;                                                                   // dma_ss_master_s0_agent_rsp_fifo:out_valid -> dma_ss_master_s0_agent:rf_sink_valid
	wire  [683:0] dma_ss_master_s0_agent_rsp_fifo_out_data;                                                                    // dma_ss_master_s0_agent_rsp_fifo:out_data -> dma_ss_master_s0_agent:rf_sink_data
	wire          dma_ss_master_s0_agent_rsp_fifo_out_ready;                                                                   // dma_ss_master_s0_agent:rf_sink_ready -> dma_ss_master_s0_agent_rsp_fifo:out_ready
	wire          dma_ss_master_s0_agent_rsp_fifo_out_startofpacket;                                                           // dma_ss_master_s0_agent_rsp_fifo:out_startofpacket -> dma_ss_master_s0_agent:rf_sink_startofpacket
	wire          dma_ss_master_s0_agent_rsp_fifo_out_endofpacket;                                                             // dma_ss_master_s0_agent_rsp_fifo:out_endofpacket -> dma_ss_master_s0_agent:rf_sink_endofpacket
	wire          dma_ss_master_s0_agent_rdata_fifo_src_valid;                                                                 // dma_ss_master_s0_agent:rdata_fifo_src_valid -> dma_ss_master_s0_agent_rdata_fifo:in_valid
	wire  [513:0] dma_ss_master_s0_agent_rdata_fifo_src_data;                                                                  // dma_ss_master_s0_agent:rdata_fifo_src_data -> dma_ss_master_s0_agent_rdata_fifo:in_data
	wire          dma_ss_master_s0_agent_rdata_fifo_src_ready;                                                                 // dma_ss_master_s0_agent_rdata_fifo:in_ready -> dma_ss_master_s0_agent:rdata_fifo_src_ready
	wire          dma_ss_master_s0_agent_rdata_fifo_out_valid;                                                                 // dma_ss_master_s0_agent_rdata_fifo:out_valid -> dma_ss_master_s0_agent:rdata_fifo_sink_valid
	wire  [513:0] dma_ss_master_s0_agent_rdata_fifo_out_data;                                                                  // dma_ss_master_s0_agent_rdata_fifo:out_data -> dma_ss_master_s0_agent:rdata_fifo_sink_data
	wire          dma_ss_master_s0_agent_rdata_fifo_out_ready;                                                                 // dma_ss_master_s0_agent:rdata_fifo_sink_ready -> dma_ss_master_s0_agent_rdata_fifo:out_ready
	wire          dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent_cp_valid;                                           // dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent:cp_valid -> router:sink_valid
	wire  [250:0] dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent_cp_data;                                            // dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent:cp_data -> router:sink_data
	wire          dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent_cp_ready;                                           // router:sink_ready -> dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent:cp_ready
	wire          dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent_cp_startofpacket;                                   // dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent:cp_startofpacket -> router:sink_startofpacket
	wire          dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent_cp_endofpacket;                                     // dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent:cp_endofpacket -> router:sink_endofpacket
	wire          router_src_valid;                                                                                            // router:src_valid -> cmd_demux:sink_valid
	wire  [250:0] router_src_data;                                                                                             // router:src_data -> cmd_demux:sink_data
	wire          router_src_ready;                                                                                            // cmd_demux:sink_ready -> router:src_ready
	wire    [5:0] router_src_channel;                                                                                          // router:src_channel -> cmd_demux:sink_channel
	wire          router_src_startofpacket;                                                                                    // router:src_startofpacket -> cmd_demux:sink_startofpacket
	wire          router_src_endofpacket;                                                                                      // router:src_endofpacket -> cmd_demux:sink_endofpacket
	wire          dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent_cp_valid;                                          // dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent:cp_valid -> router_001:sink_valid
	wire  [250:0] dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent_cp_data;                                           // dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent:cp_data -> router_001:sink_data
	wire          dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent_cp_ready;                                          // router_001:sink_ready -> dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent:cp_ready
	wire          dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent_cp_startofpacket;                                  // dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent:cp_startofpacket -> router_001:sink_startofpacket
	wire          dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent_cp_endofpacket;                                    // dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent:cp_endofpacket -> router_001:sink_endofpacket
	wire          router_001_src_valid;                                                                                        // router_001:src_valid -> cmd_demux_001:sink_valid
	wire  [250:0] router_001_src_data;                                                                                         // router_001:src_data -> cmd_demux_001:sink_data
	wire          router_001_src_ready;                                                                                        // cmd_demux_001:sink_ready -> router_001:src_ready
	wire    [5:0] router_001_src_channel;                                                                                      // router_001:src_channel -> cmd_demux_001:sink_channel
	wire          router_001_src_startofpacket;                                                                                // router_001:src_startofpacket -> cmd_demux_001:sink_startofpacket
	wire          router_001_src_endofpacket;                                                                                  // router_001:src_endofpacket -> cmd_demux_001:sink_endofpacket
	wire          dma_subsys_port8_rx_dma_ch1_write_master_agent_cp_valid;                                                     // dma_subsys_port8_rx_dma_ch1_write_master_agent:cp_valid -> router_002:sink_valid
	wire  [250:0] dma_subsys_port8_rx_dma_ch1_write_master_agent_cp_data;                                                      // dma_subsys_port8_rx_dma_ch1_write_master_agent:cp_data -> router_002:sink_data
	wire          dma_subsys_port8_rx_dma_ch1_write_master_agent_cp_ready;                                                     // router_002:sink_ready -> dma_subsys_port8_rx_dma_ch1_write_master_agent:cp_ready
	wire          dma_subsys_port8_rx_dma_ch1_write_master_agent_cp_startofpacket;                                             // dma_subsys_port8_rx_dma_ch1_write_master_agent:cp_startofpacket -> router_002:sink_startofpacket
	wire          dma_subsys_port8_rx_dma_ch1_write_master_agent_cp_endofpacket;                                               // dma_subsys_port8_rx_dma_ch1_write_master_agent:cp_endofpacket -> router_002:sink_endofpacket
	wire          router_002_src_valid;                                                                                        // router_002:src_valid -> cmd_demux_002:sink_valid
	wire  [250:0] router_002_src_data;                                                                                         // router_002:src_data -> cmd_demux_002:sink_data
	wire          router_002_src_ready;                                                                                        // cmd_demux_002:sink_ready -> router_002:src_ready
	wire    [5:0] router_002_src_channel;                                                                                      // router_002:src_channel -> cmd_demux_002:sink_channel
	wire          router_002_src_startofpacket;                                                                                // router_002:src_startofpacket -> cmd_demux_002:sink_startofpacket
	wire          router_002_src_endofpacket;                                                                                  // router_002:src_endofpacket -> cmd_demux_002:sink_endofpacket
	wire          dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent_cp_valid;                                           // dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent:cp_valid -> router_003:sink_valid
	wire  [250:0] dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent_cp_data;                                            // dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent:cp_data -> router_003:sink_data
	wire          dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent_cp_ready;                                           // router_003:sink_ready -> dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent:cp_ready
	wire          dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent_cp_startofpacket;                                   // dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent:cp_startofpacket -> router_003:sink_startofpacket
	wire          dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent_cp_endofpacket;                                     // dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent:cp_endofpacket -> router_003:sink_endofpacket
	wire          router_003_src_valid;                                                                                        // router_003:src_valid -> cmd_demux_003:sink_valid
	wire  [250:0] router_003_src_data;                                                                                         // router_003:src_data -> cmd_demux_003:sink_data
	wire          router_003_src_ready;                                                                                        // cmd_demux_003:sink_ready -> router_003:src_ready
	wire    [5:0] router_003_src_channel;                                                                                      // router_003:src_channel -> cmd_demux_003:sink_channel
	wire          router_003_src_startofpacket;                                                                                // router_003:src_startofpacket -> cmd_demux_003:sink_startofpacket
	wire          router_003_src_endofpacket;                                                                                  // router_003:src_endofpacket -> cmd_demux_003:sink_endofpacket
	wire          dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent_cp_valid;                                          // dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent:cp_valid -> router_004:sink_valid
	wire  [250:0] dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent_cp_data;                                           // dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent:cp_data -> router_004:sink_data
	wire          dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent_cp_ready;                                          // router_004:sink_ready -> dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent:cp_ready
	wire          dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent_cp_startofpacket;                                  // dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent:cp_startofpacket -> router_004:sink_startofpacket
	wire          dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent_cp_endofpacket;                                    // dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent:cp_endofpacket -> router_004:sink_endofpacket
	wire          router_004_src_valid;                                                                                        // router_004:src_valid -> cmd_demux_004:sink_valid
	wire  [250:0] router_004_src_data;                                                                                         // router_004:src_data -> cmd_demux_004:sink_data
	wire          router_004_src_ready;                                                                                        // cmd_demux_004:sink_ready -> router_004:src_ready
	wire    [5:0] router_004_src_channel;                                                                                      // router_004:src_channel -> cmd_demux_004:sink_channel
	wire          router_004_src_startofpacket;                                                                                // router_004:src_startofpacket -> cmd_demux_004:sink_startofpacket
	wire          router_004_src_endofpacket;                                                                                  // router_004:src_endofpacket -> cmd_demux_004:sink_endofpacket
	wire          dma_subsys_port8_tx_dma_ch1_read_master_agent_cp_valid;                                                      // dma_subsys_port8_tx_dma_ch1_read_master_agent:cp_valid -> router_005:sink_valid
	wire  [250:0] dma_subsys_port8_tx_dma_ch1_read_master_agent_cp_data;                                                       // dma_subsys_port8_tx_dma_ch1_read_master_agent:cp_data -> router_005:sink_data
	wire          dma_subsys_port8_tx_dma_ch1_read_master_agent_cp_ready;                                                      // router_005:sink_ready -> dma_subsys_port8_tx_dma_ch1_read_master_agent:cp_ready
	wire          dma_subsys_port8_tx_dma_ch1_read_master_agent_cp_startofpacket;                                              // dma_subsys_port8_tx_dma_ch1_read_master_agent:cp_startofpacket -> router_005:sink_startofpacket
	wire          dma_subsys_port8_tx_dma_ch1_read_master_agent_cp_endofpacket;                                                // dma_subsys_port8_tx_dma_ch1_read_master_agent:cp_endofpacket -> router_005:sink_endofpacket
	wire          router_005_src_valid;                                                                                        // router_005:src_valid -> cmd_demux_005:sink_valid
	wire  [250:0] router_005_src_data;                                                                                         // router_005:src_data -> cmd_demux_005:sink_data
	wire          router_005_src_ready;                                                                                        // cmd_demux_005:sink_ready -> router_005:src_ready
	wire    [5:0] router_005_src_channel;                                                                                      // router_005:src_channel -> cmd_demux_005:sink_channel
	wire          router_005_src_startofpacket;                                                                                // router_005:src_startofpacket -> cmd_demux_005:sink_startofpacket
	wire          router_005_src_endofpacket;                                                                                  // router_005:src_endofpacket -> cmd_demux_005:sink_endofpacket
	wire          dma_ss_master_s0_agent_rp_valid;                                                                             // dma_ss_master_s0_agent:rp_valid -> router_006:sink_valid
	wire  [682:0] dma_ss_master_s0_agent_rp_data;                                                                              // dma_ss_master_s0_agent:rp_data -> router_006:sink_data
	wire          dma_ss_master_s0_agent_rp_ready;                                                                             // router_006:sink_ready -> dma_ss_master_s0_agent:rp_ready
	wire          dma_ss_master_s0_agent_rp_startofpacket;                                                                     // dma_ss_master_s0_agent:rp_startofpacket -> router_006:sink_startofpacket
	wire          dma_ss_master_s0_agent_rp_endofpacket;                                                                       // dma_ss_master_s0_agent:rp_endofpacket -> router_006:sink_endofpacket
	wire          cmd_demux_src0_valid;                                                                                        // cmd_demux:src0_valid -> cmd_mux:sink0_valid
	wire  [250:0] cmd_demux_src0_data;                                                                                         // cmd_demux:src0_data -> cmd_mux:sink0_data
	wire          cmd_demux_src0_ready;                                                                                        // cmd_mux:sink0_ready -> cmd_demux:src0_ready
	wire    [5:0] cmd_demux_src0_channel;                                                                                      // cmd_demux:src0_channel -> cmd_mux:sink0_channel
	wire          cmd_demux_src0_startofpacket;                                                                                // cmd_demux:src0_startofpacket -> cmd_mux:sink0_startofpacket
	wire          cmd_demux_src0_endofpacket;                                                                                  // cmd_demux:src0_endofpacket -> cmd_mux:sink0_endofpacket
	wire          cmd_demux_001_src0_valid;                                                                                    // cmd_demux_001:src0_valid -> cmd_mux:sink1_valid
	wire  [250:0] cmd_demux_001_src0_data;                                                                                     // cmd_demux_001:src0_data -> cmd_mux:sink1_data
	wire          cmd_demux_001_src0_ready;                                                                                    // cmd_mux:sink1_ready -> cmd_demux_001:src0_ready
	wire    [5:0] cmd_demux_001_src0_channel;                                                                                  // cmd_demux_001:src0_channel -> cmd_mux:sink1_channel
	wire          cmd_demux_001_src0_startofpacket;                                                                            // cmd_demux_001:src0_startofpacket -> cmd_mux:sink1_startofpacket
	wire          cmd_demux_001_src0_endofpacket;                                                                              // cmd_demux_001:src0_endofpacket -> cmd_mux:sink1_endofpacket
	wire          cmd_demux_002_src0_valid;                                                                                    // cmd_demux_002:src0_valid -> cmd_mux:sink2_valid
	wire  [250:0] cmd_demux_002_src0_data;                                                                                     // cmd_demux_002:src0_data -> cmd_mux:sink2_data
	wire          cmd_demux_002_src0_ready;                                                                                    // cmd_mux:sink2_ready -> cmd_demux_002:src0_ready
	wire    [5:0] cmd_demux_002_src0_channel;                                                                                  // cmd_demux_002:src0_channel -> cmd_mux:sink2_channel
	wire          cmd_demux_002_src0_startofpacket;                                                                            // cmd_demux_002:src0_startofpacket -> cmd_mux:sink2_startofpacket
	wire          cmd_demux_002_src0_endofpacket;                                                                              // cmd_demux_002:src0_endofpacket -> cmd_mux:sink2_endofpacket
	wire          cmd_demux_003_src0_valid;                                                                                    // cmd_demux_003:src0_valid -> cmd_mux:sink3_valid
	wire  [250:0] cmd_demux_003_src0_data;                                                                                     // cmd_demux_003:src0_data -> cmd_mux:sink3_data
	wire          cmd_demux_003_src0_ready;                                                                                    // cmd_mux:sink3_ready -> cmd_demux_003:src0_ready
	wire    [5:0] cmd_demux_003_src0_channel;                                                                                  // cmd_demux_003:src0_channel -> cmd_mux:sink3_channel
	wire          cmd_demux_003_src0_startofpacket;                                                                            // cmd_demux_003:src0_startofpacket -> cmd_mux:sink3_startofpacket
	wire          cmd_demux_003_src0_endofpacket;                                                                              // cmd_demux_003:src0_endofpacket -> cmd_mux:sink3_endofpacket
	wire          cmd_demux_004_src0_valid;                                                                                    // cmd_demux_004:src0_valid -> cmd_mux:sink4_valid
	wire  [250:0] cmd_demux_004_src0_data;                                                                                     // cmd_demux_004:src0_data -> cmd_mux:sink4_data
	wire          cmd_demux_004_src0_ready;                                                                                    // cmd_mux:sink4_ready -> cmd_demux_004:src0_ready
	wire    [5:0] cmd_demux_004_src0_channel;                                                                                  // cmd_demux_004:src0_channel -> cmd_mux:sink4_channel
	wire          cmd_demux_004_src0_startofpacket;                                                                            // cmd_demux_004:src0_startofpacket -> cmd_mux:sink4_startofpacket
	wire          cmd_demux_004_src0_endofpacket;                                                                              // cmd_demux_004:src0_endofpacket -> cmd_mux:sink4_endofpacket
	wire          cmd_demux_005_src0_valid;                                                                                    // cmd_demux_005:src0_valid -> cmd_mux:sink5_valid
	wire  [250:0] cmd_demux_005_src0_data;                                                                                     // cmd_demux_005:src0_data -> cmd_mux:sink5_data
	wire          cmd_demux_005_src0_ready;                                                                                    // cmd_mux:sink5_ready -> cmd_demux_005:src0_ready
	wire    [5:0] cmd_demux_005_src0_channel;                                                                                  // cmd_demux_005:src0_channel -> cmd_mux:sink5_channel
	wire          cmd_demux_005_src0_startofpacket;                                                                            // cmd_demux_005:src0_startofpacket -> cmd_mux:sink5_startofpacket
	wire          cmd_demux_005_src0_endofpacket;                                                                              // cmd_demux_005:src0_endofpacket -> cmd_mux:sink5_endofpacket
	wire          rsp_demux_src0_valid;                                                                                        // rsp_demux:src0_valid -> rsp_mux:sink0_valid
	wire  [250:0] rsp_demux_src0_data;                                                                                         // rsp_demux:src0_data -> rsp_mux:sink0_data
	wire          rsp_demux_src0_ready;                                                                                        // rsp_mux:sink0_ready -> rsp_demux:src0_ready
	wire    [5:0] rsp_demux_src0_channel;                                                                                      // rsp_demux:src0_channel -> rsp_mux:sink0_channel
	wire          rsp_demux_src0_startofpacket;                                                                                // rsp_demux:src0_startofpacket -> rsp_mux:sink0_startofpacket
	wire          rsp_demux_src0_endofpacket;                                                                                  // rsp_demux:src0_endofpacket -> rsp_mux:sink0_endofpacket
	wire          rsp_demux_src1_valid;                                                                                        // rsp_demux:src1_valid -> rsp_mux_001:sink0_valid
	wire  [250:0] rsp_demux_src1_data;                                                                                         // rsp_demux:src1_data -> rsp_mux_001:sink0_data
	wire          rsp_demux_src1_ready;                                                                                        // rsp_mux_001:sink0_ready -> rsp_demux:src1_ready
	wire    [5:0] rsp_demux_src1_channel;                                                                                      // rsp_demux:src1_channel -> rsp_mux_001:sink0_channel
	wire          rsp_demux_src1_startofpacket;                                                                                // rsp_demux:src1_startofpacket -> rsp_mux_001:sink0_startofpacket
	wire          rsp_demux_src1_endofpacket;                                                                                  // rsp_demux:src1_endofpacket -> rsp_mux_001:sink0_endofpacket
	wire          rsp_demux_src2_valid;                                                                                        // rsp_demux:src2_valid -> rsp_mux_002:sink0_valid
	wire  [250:0] rsp_demux_src2_data;                                                                                         // rsp_demux:src2_data -> rsp_mux_002:sink0_data
	wire          rsp_demux_src2_ready;                                                                                        // rsp_mux_002:sink0_ready -> rsp_demux:src2_ready
	wire    [5:0] rsp_demux_src2_channel;                                                                                      // rsp_demux:src2_channel -> rsp_mux_002:sink0_channel
	wire          rsp_demux_src2_startofpacket;                                                                                // rsp_demux:src2_startofpacket -> rsp_mux_002:sink0_startofpacket
	wire          rsp_demux_src2_endofpacket;                                                                                  // rsp_demux:src2_endofpacket -> rsp_mux_002:sink0_endofpacket
	wire          rsp_demux_src3_valid;                                                                                        // rsp_demux:src3_valid -> rsp_mux_003:sink0_valid
	wire  [250:0] rsp_demux_src3_data;                                                                                         // rsp_demux:src3_data -> rsp_mux_003:sink0_data
	wire          rsp_demux_src3_ready;                                                                                        // rsp_mux_003:sink0_ready -> rsp_demux:src3_ready
	wire    [5:0] rsp_demux_src3_channel;                                                                                      // rsp_demux:src3_channel -> rsp_mux_003:sink0_channel
	wire          rsp_demux_src3_startofpacket;                                                                                // rsp_demux:src3_startofpacket -> rsp_mux_003:sink0_startofpacket
	wire          rsp_demux_src3_endofpacket;                                                                                  // rsp_demux:src3_endofpacket -> rsp_mux_003:sink0_endofpacket
	wire          rsp_demux_src4_valid;                                                                                        // rsp_demux:src4_valid -> rsp_mux_004:sink0_valid
	wire  [250:0] rsp_demux_src4_data;                                                                                         // rsp_demux:src4_data -> rsp_mux_004:sink0_data
	wire          rsp_demux_src4_ready;                                                                                        // rsp_mux_004:sink0_ready -> rsp_demux:src4_ready
	wire    [5:0] rsp_demux_src4_channel;                                                                                      // rsp_demux:src4_channel -> rsp_mux_004:sink0_channel
	wire          rsp_demux_src4_startofpacket;                                                                                // rsp_demux:src4_startofpacket -> rsp_mux_004:sink0_startofpacket
	wire          rsp_demux_src4_endofpacket;                                                                                  // rsp_demux:src4_endofpacket -> rsp_mux_004:sink0_endofpacket
	wire          rsp_demux_src5_valid;                                                                                        // rsp_demux:src5_valid -> rsp_mux_005:sink0_valid
	wire  [250:0] rsp_demux_src5_data;                                                                                         // rsp_demux:src5_data -> rsp_mux_005:sink0_data
	wire          rsp_demux_src5_ready;                                                                                        // rsp_mux_005:sink0_ready -> rsp_demux:src5_ready
	wire    [5:0] rsp_demux_src5_channel;                                                                                      // rsp_demux:src5_channel -> rsp_mux_005:sink0_channel
	wire          rsp_demux_src5_startofpacket;                                                                                // rsp_demux:src5_startofpacket -> rsp_mux_005:sink0_startofpacket
	wire          rsp_demux_src5_endofpacket;                                                                                  // rsp_demux:src5_endofpacket -> rsp_mux_005:sink0_endofpacket
	wire          cmd_mux_src_valid;                                                                                           // cmd_mux:src_valid -> dma_ss_master_s0_cmd_width_adapter:in_valid
	wire  [250:0] cmd_mux_src_data;                                                                                            // cmd_mux:src_data -> dma_ss_master_s0_cmd_width_adapter:in_data
	wire          cmd_mux_src_ready;                                                                                           // dma_ss_master_s0_cmd_width_adapter:in_ready -> cmd_mux:src_ready
	wire    [5:0] cmd_mux_src_channel;                                                                                         // cmd_mux:src_channel -> dma_ss_master_s0_cmd_width_adapter:in_channel
	wire          cmd_mux_src_startofpacket;                                                                                   // cmd_mux:src_startofpacket -> dma_ss_master_s0_cmd_width_adapter:in_startofpacket
	wire          cmd_mux_src_endofpacket;                                                                                     // cmd_mux:src_endofpacket -> dma_ss_master_s0_cmd_width_adapter:in_endofpacket
	wire          dma_ss_master_s0_cmd_width_adapter_src_valid;                                                                // dma_ss_master_s0_cmd_width_adapter:out_valid -> dma_ss_master_s0_agent:cp_valid
	wire  [682:0] dma_ss_master_s0_cmd_width_adapter_src_data;                                                                 // dma_ss_master_s0_cmd_width_adapter:out_data -> dma_ss_master_s0_agent:cp_data
	wire          dma_ss_master_s0_cmd_width_adapter_src_ready;                                                                // dma_ss_master_s0_agent:cp_ready -> dma_ss_master_s0_cmd_width_adapter:out_ready
	wire    [5:0] dma_ss_master_s0_cmd_width_adapter_src_channel;                                                              // dma_ss_master_s0_cmd_width_adapter:out_channel -> dma_ss_master_s0_agent:cp_channel
	wire          dma_ss_master_s0_cmd_width_adapter_src_startofpacket;                                                        // dma_ss_master_s0_cmd_width_adapter:out_startofpacket -> dma_ss_master_s0_agent:cp_startofpacket
	wire          dma_ss_master_s0_cmd_width_adapter_src_endofpacket;                                                          // dma_ss_master_s0_cmd_width_adapter:out_endofpacket -> dma_ss_master_s0_agent:cp_endofpacket
	wire          router_006_src_valid;                                                                                        // router_006:src_valid -> dma_ss_master_s0_rsp_width_adapter:in_valid
	wire  [682:0] router_006_src_data;                                                                                         // router_006:src_data -> dma_ss_master_s0_rsp_width_adapter:in_data
	wire          router_006_src_ready;                                                                                        // dma_ss_master_s0_rsp_width_adapter:in_ready -> router_006:src_ready
	wire    [5:0] router_006_src_channel;                                                                                      // router_006:src_channel -> dma_ss_master_s0_rsp_width_adapter:in_channel
	wire          router_006_src_startofpacket;                                                                                // router_006:src_startofpacket -> dma_ss_master_s0_rsp_width_adapter:in_startofpacket
	wire          router_006_src_endofpacket;                                                                                  // router_006:src_endofpacket -> dma_ss_master_s0_rsp_width_adapter:in_endofpacket
	wire          dma_ss_master_s0_rsp_width_adapter_src_valid;                                                                // dma_ss_master_s0_rsp_width_adapter:out_valid -> rsp_demux:sink_valid
	wire  [250:0] dma_ss_master_s0_rsp_width_adapter_src_data;                                                                 // dma_ss_master_s0_rsp_width_adapter:out_data -> rsp_demux:sink_data
	wire          dma_ss_master_s0_rsp_width_adapter_src_ready;                                                                // rsp_demux:sink_ready -> dma_ss_master_s0_rsp_width_adapter:out_ready
	wire    [5:0] dma_ss_master_s0_rsp_width_adapter_src_channel;                                                              // dma_ss_master_s0_rsp_width_adapter:out_channel -> rsp_demux:sink_channel
	wire          dma_ss_master_s0_rsp_width_adapter_src_startofpacket;                                                        // dma_ss_master_s0_rsp_width_adapter:out_startofpacket -> rsp_demux:sink_startofpacket
	wire          dma_ss_master_s0_rsp_width_adapter_src_endofpacket;                                                          // dma_ss_master_s0_rsp_width_adapter:out_endofpacket -> rsp_demux:sink_endofpacket

	dma_subsystem_altera_merlin_master_translator_192_lykd4la #(
		.AV_ADDRESS_W                (37),
		.AV_DATA_W                   (128),
		.AV_BURSTCOUNT_W             (3),
		.AV_BYTEENABLE_W             (16),
		.UAV_ADDRESS_W               (37),
		.UAV_BURSTCOUNT_W            (7),
		.USE_READ                    (1),
		.USE_WRITE                   (0),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (1),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (16),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (1),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0),
		.SYNC_RESET                  (1),
		.WAITREQUEST_ALLOWANCE       (0),
		.USE_OUTPUTENABLE            (0)
	) dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator (
		.clk                    (iopll_clk_avst_div2_outclk0_clk),                                                                                                       //   input,    width = 1,                       clk.clk
		.reset                  (dma_subsys_port8_rx_dma_resetn_reset_bridge_in_reset_reset),                                                                            //   input,    width = 1,                     reset.reset
		.uav_address            (dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator_avalon_universal_master_0_address),                                       //  output,   width = 37, avalon_universal_master_0.address
		.uav_burstcount         (dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator_avalon_universal_master_0_burstcount),                                    //  output,    width = 7,                          .burstcount
		.uav_read               (dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator_avalon_universal_master_0_read),                                          //  output,    width = 1,                          .read
		.uav_write              (dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator_avalon_universal_master_0_write),                                         //  output,    width = 1,                          .write
		.uav_waitrequest        (dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator_avalon_universal_master_0_waitrequest),                                   //   input,    width = 1,                          .waitrequest
		.uav_readdatavalid      (dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator_avalon_universal_master_0_readdatavalid),                                 //   input,    width = 1,                          .readdatavalid
		.uav_byteenable         (dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator_avalon_universal_master_0_byteenable),                                    //  output,   width = 16,                          .byteenable
		.uav_readdata           (dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator_avalon_universal_master_0_readdata),                                      //   input,  width = 128,                          .readdata
		.uav_writedata          (dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator_avalon_universal_master_0_writedata),                                     //  output,  width = 128,                          .writedata
		.uav_lock               (dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator_avalon_universal_master_0_lock),                                          //  output,    width = 1,                          .lock
		.uav_debugaccess        (dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator_avalon_universal_master_0_debugaccess),                                   //  output,    width = 1,                          .debugaccess
		.av_address             (dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_address),                                                                            //   input,   width = 37,      avalon_anti_master_0.address
		.av_waitrequest         (dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_waitrequest),                                                                        //  output,    width = 1,                          .waitrequest
		.av_burstcount          (dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_burstcount),                                                                         //   input,    width = 3,                          .burstcount
		.av_read                (dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_read),                                                                               //   input,    width = 1,                          .read
		.av_readdata            (dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_readdata),                                                                           //  output,  width = 128,                          .readdata
		.av_readdatavalid       (dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_readdatavalid),                                                                      //  output,    width = 1,                          .readdatavalid
		.av_byteenable          (16'b1111111111111111),                                                                                                                  // (terminated),                                         
		.av_beginbursttransfer  (1'b0),                                                                                                                                  // (terminated),                                         
		.av_begintransfer       (1'b0),                                                                                                                                  // (terminated),                                         
		.av_chipselect          (1'b0),                                                                                                                                  // (terminated),                                         
		.av_write               (1'b0),                                                                                                                                  // (terminated),                                         
		.av_writedata           (128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), // (terminated),                                         
		.av_lock                (1'b0),                                                                                                                                  // (terminated),                                         
		.av_debugaccess         (1'b0),                                                                                                                                  // (terminated),                                         
		.uav_outputenable       (1'b0),                                                                                                                                  // (terminated),                                         
		.uav_clken              (),                                                                                                                                      // (terminated),                                         
		.av_clken               (1'b1),                                                                                                                                  // (terminated),                                         
		.uav_response           (2'b00),                                                                                                                                 // (terminated),                                         
		.av_response            (),                                                                                                                                      // (terminated),                                         
		.uav_writeresponsevalid (1'b0),                                                                                                                                  // (terminated),                                         
		.av_writeresponsevalid  ()                                                                                                                                       // (terminated),                                         
	);

	dma_subsystem_altera_merlin_master_translator_192_lykd4la #(
		.AV_ADDRESS_W                (37),
		.AV_DATA_W                   (128),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (16),
		.UAV_ADDRESS_W               (37),
		.UAV_BURSTCOUNT_W            (5),
		.USE_READ                    (0),
		.USE_WRITE                   (1),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (0),
		.USE_READDATAVALID           (0),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (1),
		.USE_WRITERESPONSE           (1),
		.AV_SYMBOLS_PER_WORD         (16),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0),
		.SYNC_RESET                  (1),
		.WAITREQUEST_ALLOWANCE       (0),
		.USE_OUTPUTENABLE            (0)
	) dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator (
		.clk                    (iopll_clk_avst_div2_outclk0_clk),                                                                             //   input,    width = 1,                       clk.clk
		.reset                  (dma_subsys_port8_rx_dma_resetn_reset_bridge_in_reset_reset),                                                  //   input,    width = 1,                     reset.reset
		.uav_address            (dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator_avalon_universal_master_0_address),            //  output,   width = 37, avalon_universal_master_0.address
		.uav_burstcount         (dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator_avalon_universal_master_0_burstcount),         //  output,    width = 5,                          .burstcount
		.uav_read               (dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator_avalon_universal_master_0_read),               //  output,    width = 1,                          .read
		.uav_write              (dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator_avalon_universal_master_0_write),              //  output,    width = 1,                          .write
		.uav_waitrequest        (dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator_avalon_universal_master_0_waitrequest),        //   input,    width = 1,                          .waitrequest
		.uav_readdatavalid      (dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator_avalon_universal_master_0_readdatavalid),      //   input,    width = 1,                          .readdatavalid
		.uav_byteenable         (dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator_avalon_universal_master_0_byteenable),         //  output,   width = 16,                          .byteenable
		.uav_readdata           (dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator_avalon_universal_master_0_readdata),           //   input,  width = 128,                          .readdata
		.uav_writedata          (dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator_avalon_universal_master_0_writedata),          //  output,  width = 128,                          .writedata
		.uav_lock               (dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator_avalon_universal_master_0_lock),               //  output,    width = 1,                          .lock
		.uav_debugaccess        (dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator_avalon_universal_master_0_debugaccess),        //  output,    width = 1,                          .debugaccess
		.uav_response           (dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator_avalon_universal_master_0_response),           //   input,    width = 2,                          .response
		.uav_writeresponsevalid (dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator_avalon_universal_master_0_writeresponsevalid), //   input,    width = 1,                          .writeresponsevalid
		.av_address             (dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_address),                                                 //   input,   width = 37,      avalon_anti_master_0.address
		.av_waitrequest         (dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_waitrequest),                                             //  output,    width = 1,                          .waitrequest
		.av_byteenable          (dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_byteenable),                                              //   input,   width = 16,                          .byteenable
		.av_write               (dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_write),                                                   //   input,    width = 1,                          .write
		.av_writedata           (dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_writedata),                                               //   input,  width = 128,                          .writedata
		.av_response            (dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_response),                                                //  output,    width = 2,                          .response
		.av_writeresponsevalid  (dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_writeresponsevalid),                                      //  output,    width = 1,                          .writeresponsevalid
		.av_burstcount          (1'b1),                                                                                                        // (terminated),                                         
		.av_beginbursttransfer  (1'b0),                                                                                                        // (terminated),                                         
		.av_begintransfer       (1'b0),                                                                                                        // (terminated),                                         
		.av_chipselect          (1'b0),                                                                                                        // (terminated),                                         
		.av_read                (1'b0),                                                                                                        // (terminated),                                         
		.av_readdata            (),                                                                                                            // (terminated),                                         
		.av_readdatavalid       (),                                                                                                            // (terminated),                                         
		.av_lock                (1'b0),                                                                                                        // (terminated),                                         
		.av_debugaccess         (1'b0),                                                                                                        // (terminated),                                         
		.uav_outputenable       (1'b0),                                                                                                        // (terminated),                                         
		.uav_clken              (),                                                                                                            // (terminated),                                         
		.av_clken               (1'b1)                                                                                                         // (terminated),                                         
	);

	dma_subsystem_altera_merlin_master_translator_192_lykd4la #(
		.AV_ADDRESS_W                (37),
		.AV_DATA_W                   (128),
		.AV_BURSTCOUNT_W             (5),
		.AV_BYTEENABLE_W             (16),
		.UAV_ADDRESS_W               (37),
		.UAV_BURSTCOUNT_W            (9),
		.USE_READ                    (0),
		.USE_WRITE                   (1),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (1),
		.USE_READDATAVALID           (0),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (1),
		.USE_WRITERESPONSE           (1),
		.AV_SYMBOLS_PER_WORD         (16),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (1),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0),
		.SYNC_RESET                  (1),
		.WAITREQUEST_ALLOWANCE       (0),
		.USE_OUTPUTENABLE            (0)
	) dma_subsys_port8_rx_dma_ch1_write_master_translator (
		.clk                    (iopll_clk_avst_div2_outclk0_clk),                                                                  //   input,    width = 1,                       clk.clk
		.reset                  (dma_subsys_port8_rx_dma_resetn_reset_bridge_in_reset_reset),                                       //   input,    width = 1,                     reset.reset
		.uav_address            (dma_subsys_port8_rx_dma_ch1_write_master_translator_avalon_universal_master_0_address),            //  output,   width = 37, avalon_universal_master_0.address
		.uav_burstcount         (dma_subsys_port8_rx_dma_ch1_write_master_translator_avalon_universal_master_0_burstcount),         //  output,    width = 9,                          .burstcount
		.uav_read               (dma_subsys_port8_rx_dma_ch1_write_master_translator_avalon_universal_master_0_read),               //  output,    width = 1,                          .read
		.uav_write              (dma_subsys_port8_rx_dma_ch1_write_master_translator_avalon_universal_master_0_write),              //  output,    width = 1,                          .write
		.uav_waitrequest        (dma_subsys_port8_rx_dma_ch1_write_master_translator_avalon_universal_master_0_waitrequest),        //   input,    width = 1,                          .waitrequest
		.uav_readdatavalid      (dma_subsys_port8_rx_dma_ch1_write_master_translator_avalon_universal_master_0_readdatavalid),      //   input,    width = 1,                          .readdatavalid
		.uav_byteenable         (dma_subsys_port8_rx_dma_ch1_write_master_translator_avalon_universal_master_0_byteenable),         //  output,   width = 16,                          .byteenable
		.uav_readdata           (dma_subsys_port8_rx_dma_ch1_write_master_translator_avalon_universal_master_0_readdata),           //   input,  width = 128,                          .readdata
		.uav_writedata          (dma_subsys_port8_rx_dma_ch1_write_master_translator_avalon_universal_master_0_writedata),          //  output,  width = 128,                          .writedata
		.uav_lock               (dma_subsys_port8_rx_dma_ch1_write_master_translator_avalon_universal_master_0_lock),               //  output,    width = 1,                          .lock
		.uav_debugaccess        (dma_subsys_port8_rx_dma_ch1_write_master_translator_avalon_universal_master_0_debugaccess),        //  output,    width = 1,                          .debugaccess
		.uav_response           (dma_subsys_port8_rx_dma_ch1_write_master_translator_avalon_universal_master_0_response),           //   input,    width = 2,                          .response
		.uav_writeresponsevalid (dma_subsys_port8_rx_dma_ch1_write_master_translator_avalon_universal_master_0_writeresponsevalid), //   input,    width = 1,                          .writeresponsevalid
		.av_address             (dma_subsys_port8_rx_dma_ch1_write_master_address),                                                 //   input,   width = 37,      avalon_anti_master_0.address
		.av_waitrequest         (dma_subsys_port8_rx_dma_ch1_write_master_waitrequest),                                             //  output,    width = 1,                          .waitrequest
		.av_burstcount          (dma_subsys_port8_rx_dma_ch1_write_master_burstcount),                                              //   input,    width = 5,                          .burstcount
		.av_byteenable          (dma_subsys_port8_rx_dma_ch1_write_master_byteenable),                                              //   input,   width = 16,                          .byteenable
		.av_write               (dma_subsys_port8_rx_dma_ch1_write_master_write),                                                   //   input,    width = 1,                          .write
		.av_writedata           (dma_subsys_port8_rx_dma_ch1_write_master_writedata),                                               //   input,  width = 128,                          .writedata
		.av_response            (dma_subsys_port8_rx_dma_ch1_write_master_response),                                                //  output,    width = 2,                          .response
		.av_writeresponsevalid  (dma_subsys_port8_rx_dma_ch1_write_master_writeresponsevalid),                                      //  output,    width = 1,                          .writeresponsevalid
		.av_beginbursttransfer  (1'b0),                                                                                             // (terminated),                                         
		.av_begintransfer       (1'b0),                                                                                             // (terminated),                                         
		.av_chipselect          (1'b0),                                                                                             // (terminated),                                         
		.av_read                (1'b0),                                                                                             // (terminated),                                         
		.av_readdata            (),                                                                                                 // (terminated),                                         
		.av_readdatavalid       (),                                                                                                 // (terminated),                                         
		.av_lock                (1'b0),                                                                                             // (terminated),                                         
		.av_debugaccess         (1'b0),                                                                                             // (terminated),                                         
		.uav_outputenable       (1'b0),                                                                                             // (terminated),                                         
		.uav_clken              (),                                                                                                 // (terminated),                                         
		.av_clken               (1'b1)                                                                                              // (terminated),                                         
	);

	dma_subsystem_altera_merlin_master_translator_192_lykd4la #(
		.AV_ADDRESS_W                (37),
		.AV_DATA_W                   (128),
		.AV_BURSTCOUNT_W             (3),
		.AV_BYTEENABLE_W             (16),
		.UAV_ADDRESS_W               (37),
		.UAV_BURSTCOUNT_W            (7),
		.USE_READ                    (1),
		.USE_WRITE                   (0),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (1),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (16),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (1),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0),
		.SYNC_RESET                  (1),
		.WAITREQUEST_ALLOWANCE       (0),
		.USE_OUTPUTENABLE            (0)
	) dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator (
		.clk                    (iopll_clk_avst_div2_outclk0_clk),                                                                                                       //   input,    width = 1,                       clk.clk
		.reset                  (dma_subsys_port8_reset_reset_bridge_in_reset_reset),                                                                                    //   input,    width = 1,                     reset.reset
		.uav_address            (dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator_avalon_universal_master_0_address),                                       //  output,   width = 37, avalon_universal_master_0.address
		.uav_burstcount         (dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator_avalon_universal_master_0_burstcount),                                    //  output,    width = 7,                          .burstcount
		.uav_read               (dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator_avalon_universal_master_0_read),                                          //  output,    width = 1,                          .read
		.uav_write              (dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator_avalon_universal_master_0_write),                                         //  output,    width = 1,                          .write
		.uav_waitrequest        (dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator_avalon_universal_master_0_waitrequest),                                   //   input,    width = 1,                          .waitrequest
		.uav_readdatavalid      (dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator_avalon_universal_master_0_readdatavalid),                                 //   input,    width = 1,                          .readdatavalid
		.uav_byteenable         (dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator_avalon_universal_master_0_byteenable),                                    //  output,   width = 16,                          .byteenable
		.uav_readdata           (dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator_avalon_universal_master_0_readdata),                                      //   input,  width = 128,                          .readdata
		.uav_writedata          (dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator_avalon_universal_master_0_writedata),                                     //  output,  width = 128,                          .writedata
		.uav_lock               (dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator_avalon_universal_master_0_lock),                                          //  output,    width = 1,                          .lock
		.uav_debugaccess        (dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator_avalon_universal_master_0_debugaccess),                                   //  output,    width = 1,                          .debugaccess
		.av_address             (dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_address),                                                                            //   input,   width = 37,      avalon_anti_master_0.address
		.av_waitrequest         (dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_waitrequest),                                                                        //  output,    width = 1,                          .waitrequest
		.av_burstcount          (dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_burstcount),                                                                         //   input,    width = 3,                          .burstcount
		.av_read                (dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_read),                                                                               //   input,    width = 1,                          .read
		.av_readdata            (dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_readdata),                                                                           //  output,  width = 128,                          .readdata
		.av_readdatavalid       (dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_readdatavalid),                                                                      //  output,    width = 1,                          .readdatavalid
		.av_byteenable          (16'b1111111111111111),                                                                                                                  // (terminated),                                         
		.av_beginbursttransfer  (1'b0),                                                                                                                                  // (terminated),                                         
		.av_begintransfer       (1'b0),                                                                                                                                  // (terminated),                                         
		.av_chipselect          (1'b0),                                                                                                                                  // (terminated),                                         
		.av_write               (1'b0),                                                                                                                                  // (terminated),                                         
		.av_writedata           (128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), // (terminated),                                         
		.av_lock                (1'b0),                                                                                                                                  // (terminated),                                         
		.av_debugaccess         (1'b0),                                                                                                                                  // (terminated),                                         
		.uav_outputenable       (1'b0),                                                                                                                                  // (terminated),                                         
		.uav_clken              (),                                                                                                                                      // (terminated),                                         
		.av_clken               (1'b1),                                                                                                                                  // (terminated),                                         
		.uav_response           (2'b00),                                                                                                                                 // (terminated),                                         
		.av_response            (),                                                                                                                                      // (terminated),                                         
		.uav_writeresponsevalid (1'b0),                                                                                                                                  // (terminated),                                         
		.av_writeresponsevalid  ()                                                                                                                                       // (terminated),                                         
	);

	dma_subsystem_altera_merlin_master_translator_192_lykd4la #(
		.AV_ADDRESS_W                (37),
		.AV_DATA_W                   (128),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (16),
		.UAV_ADDRESS_W               (37),
		.UAV_BURSTCOUNT_W            (5),
		.USE_READ                    (0),
		.USE_WRITE                   (1),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (0),
		.USE_READDATAVALID           (0),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (1),
		.USE_WRITERESPONSE           (1),
		.AV_SYMBOLS_PER_WORD         (16),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0),
		.SYNC_RESET                  (1),
		.WAITREQUEST_ALLOWANCE       (0),
		.USE_OUTPUTENABLE            (0)
	) dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator (
		.clk                    (iopll_clk_avst_div2_outclk0_clk),                                                                             //   input,    width = 1,                       clk.clk
		.reset                  (dma_subsys_port8_reset_reset_bridge_in_reset_reset),                                                          //   input,    width = 1,                     reset.reset
		.uav_address            (dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator_avalon_universal_master_0_address),            //  output,   width = 37, avalon_universal_master_0.address
		.uav_burstcount         (dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator_avalon_universal_master_0_burstcount),         //  output,    width = 5,                          .burstcount
		.uav_read               (dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator_avalon_universal_master_0_read),               //  output,    width = 1,                          .read
		.uav_write              (dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator_avalon_universal_master_0_write),              //  output,    width = 1,                          .write
		.uav_waitrequest        (dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator_avalon_universal_master_0_waitrequest),        //   input,    width = 1,                          .waitrequest
		.uav_readdatavalid      (dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator_avalon_universal_master_0_readdatavalid),      //   input,    width = 1,                          .readdatavalid
		.uav_byteenable         (dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator_avalon_universal_master_0_byteenable),         //  output,   width = 16,                          .byteenable
		.uav_readdata           (dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator_avalon_universal_master_0_readdata),           //   input,  width = 128,                          .readdata
		.uav_writedata          (dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator_avalon_universal_master_0_writedata),          //  output,  width = 128,                          .writedata
		.uav_lock               (dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator_avalon_universal_master_0_lock),               //  output,    width = 1,                          .lock
		.uav_debugaccess        (dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator_avalon_universal_master_0_debugaccess),        //  output,    width = 1,                          .debugaccess
		.uav_response           (dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator_avalon_universal_master_0_response),           //   input,    width = 2,                          .response
		.uav_writeresponsevalid (dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator_avalon_universal_master_0_writeresponsevalid), //   input,    width = 1,                          .writeresponsevalid
		.av_address             (dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_address),                                                 //   input,   width = 37,      avalon_anti_master_0.address
		.av_waitrequest         (dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_waitrequest),                                             //  output,    width = 1,                          .waitrequest
		.av_byteenable          (dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_byteenable),                                              //   input,   width = 16,                          .byteenable
		.av_write               (dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_write),                                                   //   input,    width = 1,                          .write
		.av_writedata           (dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_writedata),                                               //   input,  width = 128,                          .writedata
		.av_response            (dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_response),                                                //  output,    width = 2,                          .response
		.av_writeresponsevalid  (dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_writeresponsevalid),                                      //  output,    width = 1,                          .writeresponsevalid
		.av_burstcount          (1'b1),                                                                                                        // (terminated),                                         
		.av_beginbursttransfer  (1'b0),                                                                                                        // (terminated),                                         
		.av_begintransfer       (1'b0),                                                                                                        // (terminated),                                         
		.av_chipselect          (1'b0),                                                                                                        // (terminated),                                         
		.av_read                (1'b0),                                                                                                        // (terminated),                                         
		.av_readdata            (),                                                                                                            // (terminated),                                         
		.av_readdatavalid       (),                                                                                                            // (terminated),                                         
		.av_lock                (1'b0),                                                                                                        // (terminated),                                         
		.av_debugaccess         (1'b0),                                                                                                        // (terminated),                                         
		.uav_outputenable       (1'b0),                                                                                                        // (terminated),                                         
		.uav_clken              (),                                                                                                            // (terminated),                                         
		.av_clken               (1'b1)                                                                                                         // (terminated),                                         
	);

	dma_subsystem_altera_merlin_master_translator_192_lykd4la #(
		.AV_ADDRESS_W                (37),
		.AV_DATA_W                   (128),
		.AV_BURSTCOUNT_W             (5),
		.AV_BYTEENABLE_W             (16),
		.UAV_ADDRESS_W               (37),
		.UAV_BURSTCOUNT_W            (9),
		.USE_READ                    (1),
		.USE_WRITE                   (0),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (1),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (16),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (1),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0),
		.SYNC_RESET                  (1),
		.WAITREQUEST_ALLOWANCE       (0),
		.USE_OUTPUTENABLE            (0)
	) dma_subsys_port8_tx_dma_ch1_read_master_translator (
		.clk                    (iopll_clk_avst_div2_outclk0_clk),                                                                                                       //   input,    width = 1,                       clk.clk
		.reset                  (dma_subsys_port8_reset_reset_bridge_in_reset_reset),                                                                                    //   input,    width = 1,                     reset.reset
		.uav_address            (dma_subsys_port8_tx_dma_ch1_read_master_translator_avalon_universal_master_0_address),                                                  //  output,   width = 37, avalon_universal_master_0.address
		.uav_burstcount         (dma_subsys_port8_tx_dma_ch1_read_master_translator_avalon_universal_master_0_burstcount),                                               //  output,    width = 9,                          .burstcount
		.uav_read               (dma_subsys_port8_tx_dma_ch1_read_master_translator_avalon_universal_master_0_read),                                                     //  output,    width = 1,                          .read
		.uav_write              (dma_subsys_port8_tx_dma_ch1_read_master_translator_avalon_universal_master_0_write),                                                    //  output,    width = 1,                          .write
		.uav_waitrequest        (dma_subsys_port8_tx_dma_ch1_read_master_translator_avalon_universal_master_0_waitrequest),                                              //   input,    width = 1,                          .waitrequest
		.uav_readdatavalid      (dma_subsys_port8_tx_dma_ch1_read_master_translator_avalon_universal_master_0_readdatavalid),                                            //   input,    width = 1,                          .readdatavalid
		.uav_byteenable         (dma_subsys_port8_tx_dma_ch1_read_master_translator_avalon_universal_master_0_byteenable),                                               //  output,   width = 16,                          .byteenable
		.uav_readdata           (dma_subsys_port8_tx_dma_ch1_read_master_translator_avalon_universal_master_0_readdata),                                                 //   input,  width = 128,                          .readdata
		.uav_writedata          (dma_subsys_port8_tx_dma_ch1_read_master_translator_avalon_universal_master_0_writedata),                                                //  output,  width = 128,                          .writedata
		.uav_lock               (dma_subsys_port8_tx_dma_ch1_read_master_translator_avalon_universal_master_0_lock),                                                     //  output,    width = 1,                          .lock
		.uav_debugaccess        (dma_subsys_port8_tx_dma_ch1_read_master_translator_avalon_universal_master_0_debugaccess),                                              //  output,    width = 1,                          .debugaccess
		.av_address             (dma_subsys_port8_tx_dma_ch1_read_master_address),                                                                                       //   input,   width = 37,      avalon_anti_master_0.address
		.av_waitrequest         (dma_subsys_port8_tx_dma_ch1_read_master_waitrequest),                                                                                   //  output,    width = 1,                          .waitrequest
		.av_burstcount          (dma_subsys_port8_tx_dma_ch1_read_master_burstcount),                                                                                    //   input,    width = 5,                          .burstcount
		.av_byteenable          (dma_subsys_port8_tx_dma_ch1_read_master_byteenable),                                                                                    //   input,   width = 16,                          .byteenable
		.av_read                (dma_subsys_port8_tx_dma_ch1_read_master_read),                                                                                          //   input,    width = 1,                          .read
		.av_readdata            (dma_subsys_port8_tx_dma_ch1_read_master_readdata),                                                                                      //  output,  width = 128,                          .readdata
		.av_readdatavalid       (dma_subsys_port8_tx_dma_ch1_read_master_readdatavalid),                                                                                 //  output,    width = 1,                          .readdatavalid
		.av_beginbursttransfer  (1'b0),                                                                                                                                  // (terminated),                                         
		.av_begintransfer       (1'b0),                                                                                                                                  // (terminated),                                         
		.av_chipselect          (1'b0),                                                                                                                                  // (terminated),                                         
		.av_write               (1'b0),                                                                                                                                  // (terminated),                                         
		.av_writedata           (128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), // (terminated),                                         
		.av_lock                (1'b0),                                                                                                                                  // (terminated),                                         
		.av_debugaccess         (1'b0),                                                                                                                                  // (terminated),                                         
		.uav_outputenable       (1'b0),                                                                                                                                  // (terminated),                                         
		.uav_clken              (),                                                                                                                                      // (terminated),                                         
		.av_clken               (1'b1),                                                                                                                                  // (terminated),                                         
		.uav_response           (2'b00),                                                                                                                                 // (terminated),                                         
		.av_response            (),                                                                                                                                      // (terminated),                                         
		.uav_writeresponsevalid (1'b0),                                                                                                                                  // (terminated),                                         
		.av_writeresponsevalid  ()                                                                                                                                       // (terminated),                                         
	);

	dma_subsystem_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (37),
		.AV_DATA_W                      (512),
		.UAV_DATA_W                     (512),
		.AV_BURSTCOUNT_W                (5),
		.AV_BYTEENABLE_W                (64),
		.UAV_BYTEENABLE_W               (64),
		.UAV_ADDRESS_W                  (37),
		.UAV_BURSTCOUNT_W               (11),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (1),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (1),
		.USE_WRITERESPONSE              (1),
		.AV_SYMBOLS_PER_WORD            (64),
		.AV_ADDRESS_SYMBOLS             (1),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (1)
	) dma_ss_master_s0_translator (
		.clk                    (iopll_clk_avst_div2_outclk0_clk),                    //   input,    width = 1,                      clk.clk
		.reset                  (dma_subsys_port8_reset_reset_bridge_in_reset_reset), //   input,    width = 1,                    reset.reset
		.uav_address            (dma_ss_master_s0_agent_m0_address),                  //   input,   width = 37, avalon_universal_slave_0.address
		.uav_burstcount         (dma_ss_master_s0_agent_m0_burstcount),               //   input,   width = 11,                         .burstcount
		.uav_read               (dma_ss_master_s0_agent_m0_read),                     //   input,    width = 1,                         .read
		.uav_write              (dma_ss_master_s0_agent_m0_write),                    //   input,    width = 1,                         .write
		.uav_waitrequest        (dma_ss_master_s0_agent_m0_waitrequest),              //  output,    width = 1,                         .waitrequest
		.uav_readdatavalid      (dma_ss_master_s0_agent_m0_readdatavalid),            //  output,    width = 1,                         .readdatavalid
		.uav_byteenable         (dma_ss_master_s0_agent_m0_byteenable),               //   input,   width = 64,                         .byteenable
		.uav_readdata           (dma_ss_master_s0_agent_m0_readdata),                 //  output,  width = 512,                         .readdata
		.uav_writedata          (dma_ss_master_s0_agent_m0_writedata),                //   input,  width = 512,                         .writedata
		.uav_lock               (dma_ss_master_s0_agent_m0_lock),                     //   input,    width = 1,                         .lock
		.uav_debugaccess        (dma_ss_master_s0_agent_m0_debugaccess),              //   input,    width = 1,                         .debugaccess
		.uav_response           (dma_ss_master_s0_agent_m0_response),                 //  output,    width = 2,                         .response
		.uav_writeresponsevalid (dma_ss_master_s0_agent_m0_writeresponsevalid),       //  output,    width = 1,                         .writeresponsevalid
		.av_address             (dma_ss_master_s0_address),                           //  output,   width = 37,      avalon_anti_slave_0.address
		.av_write               (dma_ss_master_s0_write),                             //  output,    width = 1,                         .write
		.av_read                (dma_ss_master_s0_read),                              //  output,    width = 1,                         .read
		.av_readdata            (dma_ss_master_s0_readdata),                          //   input,  width = 512,                         .readdata
		.av_writedata           (dma_ss_master_s0_writedata),                         //  output,  width = 512,                         .writedata
		.av_burstcount          (dma_ss_master_s0_burstcount),                        //  output,    width = 5,                         .burstcount
		.av_byteenable          (dma_ss_master_s0_byteenable),                        //  output,   width = 64,                         .byteenable
		.av_readdatavalid       (dma_ss_master_s0_readdatavalid),                     //   input,    width = 1,                         .readdatavalid
		.av_waitrequest         (dma_ss_master_s0_waitrequest),                       //   input,    width = 1,                         .waitrequest
		.av_debugaccess         (dma_ss_master_s0_debugaccess),                       //  output,    width = 1,                         .debugaccess
		.av_response            (dma_ss_master_s0_response),                          //   input,    width = 2,                         .response
		.av_writeresponsevalid  (dma_ss_master_s0_writeresponsevalid),                //   input,    width = 1,                         .writeresponsevalid
		.av_begintransfer       (),                                                   // (terminated),                                        
		.av_beginbursttransfer  (),                                                   // (terminated),                                        
		.av_writebyteenable     (),                                                   // (terminated),                                        
		.av_lock                (),                                                   // (terminated),                                        
		.av_chipselect          (),                                                   // (terminated),                                        
		.av_clken               (),                                                   // (terminated),                                        
		.uav_clken              (1'b0),                                               // (terminated),                                        
		.av_outputenable        ()                                                    // (terminated),                                        
	);

	dma_subsystem_altera_merlin_master_agent_1922_fy3n5ti #(
		.PKT_WUNIQUE               (235),
		.PKT_DOMAIN_H              (234),
		.PKT_DOMAIN_L              (233),
		.PKT_SNOOP_H               (232),
		.PKT_SNOOP_L               (229),
		.PKT_BARRIER_H             (228),
		.PKT_BARRIER_L             (227),
		.PKT_ORI_BURST_SIZE_H      (226),
		.PKT_ORI_BURST_SIZE_L      (224),
		.PKT_RESPONSE_STATUS_H     (223),
		.PKT_RESPONSE_STATUS_L     (222),
		.PKT_QOS_H                 (207),
		.PKT_QOS_L                 (207),
		.PKT_DATA_SIDEBAND_H       (205),
		.PKT_DATA_SIDEBAND_L       (205),
		.PKT_ADDR_SIDEBAND_H       (204),
		.PKT_ADDR_SIDEBAND_L       (204),
		.PKT_BURST_TYPE_H          (203),
		.PKT_BURST_TYPE_L          (202),
		.PKT_CACHE_H               (221),
		.PKT_CACHE_L               (218),
		.PKT_THREAD_ID_H           (214),
		.PKT_THREAD_ID_L           (214),
		.PKT_BURST_SIZE_H          (201),
		.PKT_BURST_SIZE_L          (199),
		.PKT_TRANS_EXCLUSIVE       (186),
		.PKT_TRANS_LOCK            (185),
		.PKT_BEGIN_BURST           (206),
		.PKT_PROTECTION_H          (217),
		.PKT_PROTECTION_L          (215),
		.PKT_BURSTWRAP_H           (198),
		.PKT_BURSTWRAP_L           (198),
		.PKT_BYTE_CNT_H            (197),
		.PKT_BYTE_CNT_L            (187),
		.PKT_ADDR_H                (180),
		.PKT_ADDR_L                (144),
		.PKT_TRANS_COMPRESSED_READ (181),
		.PKT_TRANS_POSTED          (182),
		.PKT_TRANS_WRITE           (183),
		.PKT_TRANS_READ            (184),
		.PKT_DATA_H                (127),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (143),
		.PKT_BYTEEN_L              (128),
		.PKT_SRC_ID_H              (210),
		.PKT_SRC_ID_L              (208),
		.PKT_DEST_ID_H             (213),
		.PKT_DEST_ID_L             (211),
		.PKT_POISON_H              (236),
		.PKT_POISON_L              (236),
		.PKT_DATACHK_H             (237),
		.PKT_DATACHK_L             (237),
		.PKT_ADDRCHK_H             (240),
		.PKT_ADDRCHK_L             (239),
		.PKT_SAI_H                 (241),
		.PKT_SAI_L                 (241),
		.PKT_USER_DATA_H           (238),
		.PKT_USER_DATA_L           (238),
		.ST_DATA_W                 (251),
		.ST_CHANNEL_W              (6),
		.AV_BURSTCOUNT_W           (7),
		.SUPPRESS_0_BYTEEN_RSP     (1),
		.ID                        (0),
		.BURSTWRAP_VALUE           (1),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.DOMAIN_VALUE              (3),
		.BARRIER_VALUE             (0),
		.SNOOP_VALUE               (0),
		.WUNIQUE_VALUE             (0),
		.SYNC_RESET                (1),
		.USE_PKT_DATACHK           (0),
		.USE_PKT_ADDRCHK           (0),
		.ROLE_BASED_USER           (0)
	) dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent (
		.clk                   (iopll_clk_avst_div2_outclk0_clk),                                                                       //   input,    width = 1,       clk.clk
		.reset                 (dma_subsys_port8_rx_dma_resetn_reset_bridge_in_reset_reset),                                            //   input,    width = 1, clk_reset.reset
		.av_address            (dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator_avalon_universal_master_0_address),       //   input,   width = 37,        av.address
		.av_write              (dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator_avalon_universal_master_0_write),         //   input,    width = 1,          .write
		.av_read               (dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator_avalon_universal_master_0_read),          //   input,    width = 1,          .read
		.av_writedata          (dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator_avalon_universal_master_0_writedata),     //   input,  width = 128,          .writedata
		.av_readdata           (dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator_avalon_universal_master_0_readdata),      //  output,  width = 128,          .readdata
		.av_waitrequest        (dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator_avalon_universal_master_0_waitrequest),   //  output,    width = 1,          .waitrequest
		.av_readdatavalid      (dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator_avalon_universal_master_0_readdatavalid), //  output,    width = 1,          .readdatavalid
		.av_byteenable         (dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator_avalon_universal_master_0_byteenable),    //   input,   width = 16,          .byteenable
		.av_burstcount         (dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator_avalon_universal_master_0_burstcount),    //   input,    width = 7,          .burstcount
		.av_debugaccess        (dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator_avalon_universal_master_0_debugaccess),   //   input,    width = 1,          .debugaccess
		.av_lock               (dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator_avalon_universal_master_0_lock),          //   input,    width = 1,          .lock
		.cp_valid              (dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent_cp_valid),                                     //  output,    width = 1,        cp.valid
		.cp_data               (dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent_cp_data),                                      //  output,  width = 251,          .data
		.cp_startofpacket      (dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent_cp_startofpacket),                             //  output,    width = 1,          .startofpacket
		.cp_endofpacket        (dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent_cp_endofpacket),                               //  output,    width = 1,          .endofpacket
		.cp_ready              (dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent_cp_ready),                                     //   input,    width = 1,          .ready
		.rp_valid              (rsp_mux_src_valid),                                                                                     //   input,    width = 1,        rp.valid
		.rp_data               (rsp_mux_src_data),                                                                                      //   input,  width = 251,          .data
		.rp_channel            (rsp_mux_src_channel),                                                                                   //   input,    width = 6,          .channel
		.rp_startofpacket      (rsp_mux_src_startofpacket),                                                                             //   input,    width = 1,          .startofpacket
		.rp_endofpacket        (rsp_mux_src_endofpacket),                                                                               //   input,    width = 1,          .endofpacket
		.rp_ready              (rsp_mux_src_ready),                                                                                     //  output,    width = 1,          .ready
		.av_response           (),                                                                                                      // (terminated),                         
		.av_writeresponsevalid ()                                                                                                       // (terminated),                         
	);

	dma_subsystem_altera_merlin_master_agent_1922_fy3n5ti #(
		.PKT_WUNIQUE               (235),
		.PKT_DOMAIN_H              (234),
		.PKT_DOMAIN_L              (233),
		.PKT_SNOOP_H               (232),
		.PKT_SNOOP_L               (229),
		.PKT_BARRIER_H             (228),
		.PKT_BARRIER_L             (227),
		.PKT_ORI_BURST_SIZE_H      (226),
		.PKT_ORI_BURST_SIZE_L      (224),
		.PKT_RESPONSE_STATUS_H     (223),
		.PKT_RESPONSE_STATUS_L     (222),
		.PKT_QOS_H                 (207),
		.PKT_QOS_L                 (207),
		.PKT_DATA_SIDEBAND_H       (205),
		.PKT_DATA_SIDEBAND_L       (205),
		.PKT_ADDR_SIDEBAND_H       (204),
		.PKT_ADDR_SIDEBAND_L       (204),
		.PKT_BURST_TYPE_H          (203),
		.PKT_BURST_TYPE_L          (202),
		.PKT_CACHE_H               (221),
		.PKT_CACHE_L               (218),
		.PKT_THREAD_ID_H           (214),
		.PKT_THREAD_ID_L           (214),
		.PKT_BURST_SIZE_H          (201),
		.PKT_BURST_SIZE_L          (199),
		.PKT_TRANS_EXCLUSIVE       (186),
		.PKT_TRANS_LOCK            (185),
		.PKT_BEGIN_BURST           (206),
		.PKT_PROTECTION_H          (217),
		.PKT_PROTECTION_L          (215),
		.PKT_BURSTWRAP_H           (198),
		.PKT_BURSTWRAP_L           (198),
		.PKT_BYTE_CNT_H            (197),
		.PKT_BYTE_CNT_L            (187),
		.PKT_ADDR_H                (180),
		.PKT_ADDR_L                (144),
		.PKT_TRANS_COMPRESSED_READ (181),
		.PKT_TRANS_POSTED          (182),
		.PKT_TRANS_WRITE           (183),
		.PKT_TRANS_READ            (184),
		.PKT_DATA_H                (127),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (143),
		.PKT_BYTEEN_L              (128),
		.PKT_SRC_ID_H              (210),
		.PKT_SRC_ID_L              (208),
		.PKT_DEST_ID_H             (213),
		.PKT_DEST_ID_L             (211),
		.PKT_POISON_H              (236),
		.PKT_POISON_L              (236),
		.PKT_DATACHK_H             (237),
		.PKT_DATACHK_L             (237),
		.PKT_ADDRCHK_H             (240),
		.PKT_ADDRCHK_L             (239),
		.PKT_SAI_H                 (241),
		.PKT_SAI_L                 (241),
		.PKT_USER_DATA_H           (238),
		.PKT_USER_DATA_L           (238),
		.ST_DATA_W                 (251),
		.ST_CHANNEL_W              (6),
		.AV_BURSTCOUNT_W           (5),
		.SUPPRESS_0_BYTEEN_RSP     (1),
		.ID                        (1),
		.BURSTWRAP_VALUE           (1),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (1),
		.USE_WRITERESPONSE         (1),
		.DOMAIN_VALUE              (3),
		.BARRIER_VALUE             (0),
		.SNOOP_VALUE               (0),
		.WUNIQUE_VALUE             (0),
		.SYNC_RESET                (1),
		.USE_PKT_DATACHK           (0),
		.USE_PKT_ADDRCHK           (0),
		.ROLE_BASED_USER           (0)
	) dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent (
		.clk                   (iopll_clk_avst_div2_outclk0_clk),                                                                             //   input,    width = 1,       clk.clk
		.reset                 (dma_subsys_port8_rx_dma_resetn_reset_bridge_in_reset_reset),                                                  //   input,    width = 1, clk_reset.reset
		.av_address            (dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator_avalon_universal_master_0_address),            //   input,   width = 37,        av.address
		.av_write              (dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator_avalon_universal_master_0_write),              //   input,    width = 1,          .write
		.av_read               (dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator_avalon_universal_master_0_read),               //   input,    width = 1,          .read
		.av_writedata          (dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator_avalon_universal_master_0_writedata),          //   input,  width = 128,          .writedata
		.av_readdata           (dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator_avalon_universal_master_0_readdata),           //  output,  width = 128,          .readdata
		.av_waitrequest        (dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator_avalon_universal_master_0_waitrequest),        //  output,    width = 1,          .waitrequest
		.av_readdatavalid      (dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator_avalon_universal_master_0_readdatavalid),      //  output,    width = 1,          .readdatavalid
		.av_byteenable         (dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator_avalon_universal_master_0_byteenable),         //   input,   width = 16,          .byteenable
		.av_burstcount         (dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator_avalon_universal_master_0_burstcount),         //   input,    width = 5,          .burstcount
		.av_debugaccess        (dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator_avalon_universal_master_0_debugaccess),        //   input,    width = 1,          .debugaccess
		.av_lock               (dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator_avalon_universal_master_0_lock),               //   input,    width = 1,          .lock
		.av_response           (dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator_avalon_universal_master_0_response),           //  output,    width = 2,          .response
		.av_writeresponsevalid (dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator_avalon_universal_master_0_writeresponsevalid), //  output,    width = 1,          .writeresponsevalid
		.cp_valid              (dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent_cp_valid),                                          //  output,    width = 1,        cp.valid
		.cp_data               (dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent_cp_data),                                           //  output,  width = 251,          .data
		.cp_startofpacket      (dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent_cp_startofpacket),                                  //  output,    width = 1,          .startofpacket
		.cp_endofpacket        (dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent_cp_endofpacket),                                    //  output,    width = 1,          .endofpacket
		.cp_ready              (dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent_cp_ready),                                          //   input,    width = 1,          .ready
		.rp_valid              (rsp_mux_001_src_valid),                                                                                       //   input,    width = 1,        rp.valid
		.rp_data               (rsp_mux_001_src_data),                                                                                        //   input,  width = 251,          .data
		.rp_channel            (rsp_mux_001_src_channel),                                                                                     //   input,    width = 6,          .channel
		.rp_startofpacket      (rsp_mux_001_src_startofpacket),                                                                               //   input,    width = 1,          .startofpacket
		.rp_endofpacket        (rsp_mux_001_src_endofpacket),                                                                                 //   input,    width = 1,          .endofpacket
		.rp_ready              (rsp_mux_001_src_ready)                                                                                        //  output,    width = 1,          .ready
	);

	dma_subsystem_altera_merlin_master_agent_1922_fy3n5ti #(
		.PKT_WUNIQUE               (235),
		.PKT_DOMAIN_H              (234),
		.PKT_DOMAIN_L              (233),
		.PKT_SNOOP_H               (232),
		.PKT_SNOOP_L               (229),
		.PKT_BARRIER_H             (228),
		.PKT_BARRIER_L             (227),
		.PKT_ORI_BURST_SIZE_H      (226),
		.PKT_ORI_BURST_SIZE_L      (224),
		.PKT_RESPONSE_STATUS_H     (223),
		.PKT_RESPONSE_STATUS_L     (222),
		.PKT_QOS_H                 (207),
		.PKT_QOS_L                 (207),
		.PKT_DATA_SIDEBAND_H       (205),
		.PKT_DATA_SIDEBAND_L       (205),
		.PKT_ADDR_SIDEBAND_H       (204),
		.PKT_ADDR_SIDEBAND_L       (204),
		.PKT_BURST_TYPE_H          (203),
		.PKT_BURST_TYPE_L          (202),
		.PKT_CACHE_H               (221),
		.PKT_CACHE_L               (218),
		.PKT_THREAD_ID_H           (214),
		.PKT_THREAD_ID_L           (214),
		.PKT_BURST_SIZE_H          (201),
		.PKT_BURST_SIZE_L          (199),
		.PKT_TRANS_EXCLUSIVE       (186),
		.PKT_TRANS_LOCK            (185),
		.PKT_BEGIN_BURST           (206),
		.PKT_PROTECTION_H          (217),
		.PKT_PROTECTION_L          (215),
		.PKT_BURSTWRAP_H           (198),
		.PKT_BURSTWRAP_L           (198),
		.PKT_BYTE_CNT_H            (197),
		.PKT_BYTE_CNT_L            (187),
		.PKT_ADDR_H                (180),
		.PKT_ADDR_L                (144),
		.PKT_TRANS_COMPRESSED_READ (181),
		.PKT_TRANS_POSTED          (182),
		.PKT_TRANS_WRITE           (183),
		.PKT_TRANS_READ            (184),
		.PKT_DATA_H                (127),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (143),
		.PKT_BYTEEN_L              (128),
		.PKT_SRC_ID_H              (210),
		.PKT_SRC_ID_L              (208),
		.PKT_DEST_ID_H             (213),
		.PKT_DEST_ID_L             (211),
		.PKT_POISON_H              (236),
		.PKT_POISON_L              (236),
		.PKT_DATACHK_H             (237),
		.PKT_DATACHK_L             (237),
		.PKT_ADDRCHK_H             (240),
		.PKT_ADDRCHK_L             (239),
		.PKT_SAI_H                 (241),
		.PKT_SAI_L                 (241),
		.PKT_USER_DATA_H           (238),
		.PKT_USER_DATA_L           (238),
		.ST_DATA_W                 (251),
		.ST_CHANNEL_W              (6),
		.AV_BURSTCOUNT_W           (9),
		.SUPPRESS_0_BYTEEN_RSP     (1),
		.ID                        (2),
		.BURSTWRAP_VALUE           (1),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (1),
		.USE_WRITERESPONSE         (1),
		.DOMAIN_VALUE              (3),
		.BARRIER_VALUE             (0),
		.SNOOP_VALUE               (0),
		.WUNIQUE_VALUE             (0),
		.SYNC_RESET                (1),
		.USE_PKT_DATACHK           (0),
		.USE_PKT_ADDRCHK           (0),
		.ROLE_BASED_USER           (0)
	) dma_subsys_port8_rx_dma_ch1_write_master_agent (
		.clk                   (iopll_clk_avst_div2_outclk0_clk),                                                                  //   input,    width = 1,       clk.clk
		.reset                 (dma_subsys_port8_rx_dma_resetn_reset_bridge_in_reset_reset),                                       //   input,    width = 1, clk_reset.reset
		.av_address            (dma_subsys_port8_rx_dma_ch1_write_master_translator_avalon_universal_master_0_address),            //   input,   width = 37,        av.address
		.av_write              (dma_subsys_port8_rx_dma_ch1_write_master_translator_avalon_universal_master_0_write),              //   input,    width = 1,          .write
		.av_read               (dma_subsys_port8_rx_dma_ch1_write_master_translator_avalon_universal_master_0_read),               //   input,    width = 1,          .read
		.av_writedata          (dma_subsys_port8_rx_dma_ch1_write_master_translator_avalon_universal_master_0_writedata),          //   input,  width = 128,          .writedata
		.av_readdata           (dma_subsys_port8_rx_dma_ch1_write_master_translator_avalon_universal_master_0_readdata),           //  output,  width = 128,          .readdata
		.av_waitrequest        (dma_subsys_port8_rx_dma_ch1_write_master_translator_avalon_universal_master_0_waitrequest),        //  output,    width = 1,          .waitrequest
		.av_readdatavalid      (dma_subsys_port8_rx_dma_ch1_write_master_translator_avalon_universal_master_0_readdatavalid),      //  output,    width = 1,          .readdatavalid
		.av_byteenable         (dma_subsys_port8_rx_dma_ch1_write_master_translator_avalon_universal_master_0_byteenable),         //   input,   width = 16,          .byteenable
		.av_burstcount         (dma_subsys_port8_rx_dma_ch1_write_master_translator_avalon_universal_master_0_burstcount),         //   input,    width = 9,          .burstcount
		.av_debugaccess        (dma_subsys_port8_rx_dma_ch1_write_master_translator_avalon_universal_master_0_debugaccess),        //   input,    width = 1,          .debugaccess
		.av_lock               (dma_subsys_port8_rx_dma_ch1_write_master_translator_avalon_universal_master_0_lock),               //   input,    width = 1,          .lock
		.av_response           (dma_subsys_port8_rx_dma_ch1_write_master_translator_avalon_universal_master_0_response),           //  output,    width = 2,          .response
		.av_writeresponsevalid (dma_subsys_port8_rx_dma_ch1_write_master_translator_avalon_universal_master_0_writeresponsevalid), //  output,    width = 1,          .writeresponsevalid
		.cp_valid              (dma_subsys_port8_rx_dma_ch1_write_master_agent_cp_valid),                                          //  output,    width = 1,        cp.valid
		.cp_data               (dma_subsys_port8_rx_dma_ch1_write_master_agent_cp_data),                                           //  output,  width = 251,          .data
		.cp_startofpacket      (dma_subsys_port8_rx_dma_ch1_write_master_agent_cp_startofpacket),                                  //  output,    width = 1,          .startofpacket
		.cp_endofpacket        (dma_subsys_port8_rx_dma_ch1_write_master_agent_cp_endofpacket),                                    //  output,    width = 1,          .endofpacket
		.cp_ready              (dma_subsys_port8_rx_dma_ch1_write_master_agent_cp_ready),                                          //   input,    width = 1,          .ready
		.rp_valid              (rsp_mux_002_src_valid),                                                                            //   input,    width = 1,        rp.valid
		.rp_data               (rsp_mux_002_src_data),                                                                             //   input,  width = 251,          .data
		.rp_channel            (rsp_mux_002_src_channel),                                                                          //   input,    width = 6,          .channel
		.rp_startofpacket      (rsp_mux_002_src_startofpacket),                                                                    //   input,    width = 1,          .startofpacket
		.rp_endofpacket        (rsp_mux_002_src_endofpacket),                                                                      //   input,    width = 1,          .endofpacket
		.rp_ready              (rsp_mux_002_src_ready)                                                                             //  output,    width = 1,          .ready
	);

	dma_subsystem_altera_merlin_master_agent_1922_fy3n5ti #(
		.PKT_WUNIQUE               (235),
		.PKT_DOMAIN_H              (234),
		.PKT_DOMAIN_L              (233),
		.PKT_SNOOP_H               (232),
		.PKT_SNOOP_L               (229),
		.PKT_BARRIER_H             (228),
		.PKT_BARRIER_L             (227),
		.PKT_ORI_BURST_SIZE_H      (226),
		.PKT_ORI_BURST_SIZE_L      (224),
		.PKT_RESPONSE_STATUS_H     (223),
		.PKT_RESPONSE_STATUS_L     (222),
		.PKT_QOS_H                 (207),
		.PKT_QOS_L                 (207),
		.PKT_DATA_SIDEBAND_H       (205),
		.PKT_DATA_SIDEBAND_L       (205),
		.PKT_ADDR_SIDEBAND_H       (204),
		.PKT_ADDR_SIDEBAND_L       (204),
		.PKT_BURST_TYPE_H          (203),
		.PKT_BURST_TYPE_L          (202),
		.PKT_CACHE_H               (221),
		.PKT_CACHE_L               (218),
		.PKT_THREAD_ID_H           (214),
		.PKT_THREAD_ID_L           (214),
		.PKT_BURST_SIZE_H          (201),
		.PKT_BURST_SIZE_L          (199),
		.PKT_TRANS_EXCLUSIVE       (186),
		.PKT_TRANS_LOCK            (185),
		.PKT_BEGIN_BURST           (206),
		.PKT_PROTECTION_H          (217),
		.PKT_PROTECTION_L          (215),
		.PKT_BURSTWRAP_H           (198),
		.PKT_BURSTWRAP_L           (198),
		.PKT_BYTE_CNT_H            (197),
		.PKT_BYTE_CNT_L            (187),
		.PKT_ADDR_H                (180),
		.PKT_ADDR_L                (144),
		.PKT_TRANS_COMPRESSED_READ (181),
		.PKT_TRANS_POSTED          (182),
		.PKT_TRANS_WRITE           (183),
		.PKT_TRANS_READ            (184),
		.PKT_DATA_H                (127),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (143),
		.PKT_BYTEEN_L              (128),
		.PKT_SRC_ID_H              (210),
		.PKT_SRC_ID_L              (208),
		.PKT_DEST_ID_H             (213),
		.PKT_DEST_ID_L             (211),
		.PKT_POISON_H              (236),
		.PKT_POISON_L              (236),
		.PKT_DATACHK_H             (237),
		.PKT_DATACHK_L             (237),
		.PKT_ADDRCHK_H             (240),
		.PKT_ADDRCHK_L             (239),
		.PKT_SAI_H                 (241),
		.PKT_SAI_L                 (241),
		.PKT_USER_DATA_H           (238),
		.PKT_USER_DATA_L           (238),
		.ST_DATA_W                 (251),
		.ST_CHANNEL_W              (6),
		.AV_BURSTCOUNT_W           (7),
		.SUPPRESS_0_BYTEEN_RSP     (1),
		.ID                        (3),
		.BURSTWRAP_VALUE           (1),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.DOMAIN_VALUE              (3),
		.BARRIER_VALUE             (0),
		.SNOOP_VALUE               (0),
		.WUNIQUE_VALUE             (0),
		.SYNC_RESET                (1),
		.USE_PKT_DATACHK           (0),
		.USE_PKT_ADDRCHK           (0),
		.ROLE_BASED_USER           (0)
	) dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent (
		.clk                   (iopll_clk_avst_div2_outclk0_clk),                                                                       //   input,    width = 1,       clk.clk
		.reset                 (dma_subsys_port8_reset_reset_bridge_in_reset_reset),                                                    //   input,    width = 1, clk_reset.reset
		.av_address            (dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator_avalon_universal_master_0_address),       //   input,   width = 37,        av.address
		.av_write              (dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator_avalon_universal_master_0_write),         //   input,    width = 1,          .write
		.av_read               (dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator_avalon_universal_master_0_read),          //   input,    width = 1,          .read
		.av_writedata          (dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator_avalon_universal_master_0_writedata),     //   input,  width = 128,          .writedata
		.av_readdata           (dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator_avalon_universal_master_0_readdata),      //  output,  width = 128,          .readdata
		.av_waitrequest        (dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator_avalon_universal_master_0_waitrequest),   //  output,    width = 1,          .waitrequest
		.av_readdatavalid      (dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator_avalon_universal_master_0_readdatavalid), //  output,    width = 1,          .readdatavalid
		.av_byteenable         (dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator_avalon_universal_master_0_byteenable),    //   input,   width = 16,          .byteenable
		.av_burstcount         (dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator_avalon_universal_master_0_burstcount),    //   input,    width = 7,          .burstcount
		.av_debugaccess        (dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator_avalon_universal_master_0_debugaccess),   //   input,    width = 1,          .debugaccess
		.av_lock               (dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator_avalon_universal_master_0_lock),          //   input,    width = 1,          .lock
		.cp_valid              (dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent_cp_valid),                                     //  output,    width = 1,        cp.valid
		.cp_data               (dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent_cp_data),                                      //  output,  width = 251,          .data
		.cp_startofpacket      (dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent_cp_startofpacket),                             //  output,    width = 1,          .startofpacket
		.cp_endofpacket        (dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent_cp_endofpacket),                               //  output,    width = 1,          .endofpacket
		.cp_ready              (dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent_cp_ready),                                     //   input,    width = 1,          .ready
		.rp_valid              (rsp_mux_003_src_valid),                                                                                 //   input,    width = 1,        rp.valid
		.rp_data               (rsp_mux_003_src_data),                                                                                  //   input,  width = 251,          .data
		.rp_channel            (rsp_mux_003_src_channel),                                                                               //   input,    width = 6,          .channel
		.rp_startofpacket      (rsp_mux_003_src_startofpacket),                                                                         //   input,    width = 1,          .startofpacket
		.rp_endofpacket        (rsp_mux_003_src_endofpacket),                                                                           //   input,    width = 1,          .endofpacket
		.rp_ready              (rsp_mux_003_src_ready),                                                                                 //  output,    width = 1,          .ready
		.av_response           (),                                                                                                      // (terminated),                         
		.av_writeresponsevalid ()                                                                                                       // (terminated),                         
	);

	dma_subsystem_altera_merlin_master_agent_1922_fy3n5ti #(
		.PKT_WUNIQUE               (235),
		.PKT_DOMAIN_H              (234),
		.PKT_DOMAIN_L              (233),
		.PKT_SNOOP_H               (232),
		.PKT_SNOOP_L               (229),
		.PKT_BARRIER_H             (228),
		.PKT_BARRIER_L             (227),
		.PKT_ORI_BURST_SIZE_H      (226),
		.PKT_ORI_BURST_SIZE_L      (224),
		.PKT_RESPONSE_STATUS_H     (223),
		.PKT_RESPONSE_STATUS_L     (222),
		.PKT_QOS_H                 (207),
		.PKT_QOS_L                 (207),
		.PKT_DATA_SIDEBAND_H       (205),
		.PKT_DATA_SIDEBAND_L       (205),
		.PKT_ADDR_SIDEBAND_H       (204),
		.PKT_ADDR_SIDEBAND_L       (204),
		.PKT_BURST_TYPE_H          (203),
		.PKT_BURST_TYPE_L          (202),
		.PKT_CACHE_H               (221),
		.PKT_CACHE_L               (218),
		.PKT_THREAD_ID_H           (214),
		.PKT_THREAD_ID_L           (214),
		.PKT_BURST_SIZE_H          (201),
		.PKT_BURST_SIZE_L          (199),
		.PKT_TRANS_EXCLUSIVE       (186),
		.PKT_TRANS_LOCK            (185),
		.PKT_BEGIN_BURST           (206),
		.PKT_PROTECTION_H          (217),
		.PKT_PROTECTION_L          (215),
		.PKT_BURSTWRAP_H           (198),
		.PKT_BURSTWRAP_L           (198),
		.PKT_BYTE_CNT_H            (197),
		.PKT_BYTE_CNT_L            (187),
		.PKT_ADDR_H                (180),
		.PKT_ADDR_L                (144),
		.PKT_TRANS_COMPRESSED_READ (181),
		.PKT_TRANS_POSTED          (182),
		.PKT_TRANS_WRITE           (183),
		.PKT_TRANS_READ            (184),
		.PKT_DATA_H                (127),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (143),
		.PKT_BYTEEN_L              (128),
		.PKT_SRC_ID_H              (210),
		.PKT_SRC_ID_L              (208),
		.PKT_DEST_ID_H             (213),
		.PKT_DEST_ID_L             (211),
		.PKT_POISON_H              (236),
		.PKT_POISON_L              (236),
		.PKT_DATACHK_H             (237),
		.PKT_DATACHK_L             (237),
		.PKT_ADDRCHK_H             (240),
		.PKT_ADDRCHK_L             (239),
		.PKT_SAI_H                 (241),
		.PKT_SAI_L                 (241),
		.PKT_USER_DATA_H           (238),
		.PKT_USER_DATA_L           (238),
		.ST_DATA_W                 (251),
		.ST_CHANNEL_W              (6),
		.AV_BURSTCOUNT_W           (5),
		.SUPPRESS_0_BYTEEN_RSP     (1),
		.ID                        (4),
		.BURSTWRAP_VALUE           (1),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (1),
		.USE_WRITERESPONSE         (1),
		.DOMAIN_VALUE              (3),
		.BARRIER_VALUE             (0),
		.SNOOP_VALUE               (0),
		.WUNIQUE_VALUE             (0),
		.SYNC_RESET                (1),
		.USE_PKT_DATACHK           (0),
		.USE_PKT_ADDRCHK           (0),
		.ROLE_BASED_USER           (0)
	) dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent (
		.clk                   (iopll_clk_avst_div2_outclk0_clk),                                                                             //   input,    width = 1,       clk.clk
		.reset                 (dma_subsys_port8_reset_reset_bridge_in_reset_reset),                                                          //   input,    width = 1, clk_reset.reset
		.av_address            (dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator_avalon_universal_master_0_address),            //   input,   width = 37,        av.address
		.av_write              (dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator_avalon_universal_master_0_write),              //   input,    width = 1,          .write
		.av_read               (dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator_avalon_universal_master_0_read),               //   input,    width = 1,          .read
		.av_writedata          (dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator_avalon_universal_master_0_writedata),          //   input,  width = 128,          .writedata
		.av_readdata           (dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator_avalon_universal_master_0_readdata),           //  output,  width = 128,          .readdata
		.av_waitrequest        (dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator_avalon_universal_master_0_waitrequest),        //  output,    width = 1,          .waitrequest
		.av_readdatavalid      (dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator_avalon_universal_master_0_readdatavalid),      //  output,    width = 1,          .readdatavalid
		.av_byteenable         (dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator_avalon_universal_master_0_byteenable),         //   input,   width = 16,          .byteenable
		.av_burstcount         (dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator_avalon_universal_master_0_burstcount),         //   input,    width = 5,          .burstcount
		.av_debugaccess        (dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator_avalon_universal_master_0_debugaccess),        //   input,    width = 1,          .debugaccess
		.av_lock               (dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator_avalon_universal_master_0_lock),               //   input,    width = 1,          .lock
		.av_response           (dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator_avalon_universal_master_0_response),           //  output,    width = 2,          .response
		.av_writeresponsevalid (dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator_avalon_universal_master_0_writeresponsevalid), //  output,    width = 1,          .writeresponsevalid
		.cp_valid              (dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent_cp_valid),                                          //  output,    width = 1,        cp.valid
		.cp_data               (dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent_cp_data),                                           //  output,  width = 251,          .data
		.cp_startofpacket      (dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent_cp_startofpacket),                                  //  output,    width = 1,          .startofpacket
		.cp_endofpacket        (dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent_cp_endofpacket),                                    //  output,    width = 1,          .endofpacket
		.cp_ready              (dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent_cp_ready),                                          //   input,    width = 1,          .ready
		.rp_valid              (rsp_mux_004_src_valid),                                                                                       //   input,    width = 1,        rp.valid
		.rp_data               (rsp_mux_004_src_data),                                                                                        //   input,  width = 251,          .data
		.rp_channel            (rsp_mux_004_src_channel),                                                                                     //   input,    width = 6,          .channel
		.rp_startofpacket      (rsp_mux_004_src_startofpacket),                                                                               //   input,    width = 1,          .startofpacket
		.rp_endofpacket        (rsp_mux_004_src_endofpacket),                                                                                 //   input,    width = 1,          .endofpacket
		.rp_ready              (rsp_mux_004_src_ready)                                                                                        //  output,    width = 1,          .ready
	);

	dma_subsystem_altera_merlin_master_agent_1922_fy3n5ti #(
		.PKT_WUNIQUE               (235),
		.PKT_DOMAIN_H              (234),
		.PKT_DOMAIN_L              (233),
		.PKT_SNOOP_H               (232),
		.PKT_SNOOP_L               (229),
		.PKT_BARRIER_H             (228),
		.PKT_BARRIER_L             (227),
		.PKT_ORI_BURST_SIZE_H      (226),
		.PKT_ORI_BURST_SIZE_L      (224),
		.PKT_RESPONSE_STATUS_H     (223),
		.PKT_RESPONSE_STATUS_L     (222),
		.PKT_QOS_H                 (207),
		.PKT_QOS_L                 (207),
		.PKT_DATA_SIDEBAND_H       (205),
		.PKT_DATA_SIDEBAND_L       (205),
		.PKT_ADDR_SIDEBAND_H       (204),
		.PKT_ADDR_SIDEBAND_L       (204),
		.PKT_BURST_TYPE_H          (203),
		.PKT_BURST_TYPE_L          (202),
		.PKT_CACHE_H               (221),
		.PKT_CACHE_L               (218),
		.PKT_THREAD_ID_H           (214),
		.PKT_THREAD_ID_L           (214),
		.PKT_BURST_SIZE_H          (201),
		.PKT_BURST_SIZE_L          (199),
		.PKT_TRANS_EXCLUSIVE       (186),
		.PKT_TRANS_LOCK            (185),
		.PKT_BEGIN_BURST           (206),
		.PKT_PROTECTION_H          (217),
		.PKT_PROTECTION_L          (215),
		.PKT_BURSTWRAP_H           (198),
		.PKT_BURSTWRAP_L           (198),
		.PKT_BYTE_CNT_H            (197),
		.PKT_BYTE_CNT_L            (187),
		.PKT_ADDR_H                (180),
		.PKT_ADDR_L                (144),
		.PKT_TRANS_COMPRESSED_READ (181),
		.PKT_TRANS_POSTED          (182),
		.PKT_TRANS_WRITE           (183),
		.PKT_TRANS_READ            (184),
		.PKT_DATA_H                (127),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (143),
		.PKT_BYTEEN_L              (128),
		.PKT_SRC_ID_H              (210),
		.PKT_SRC_ID_L              (208),
		.PKT_DEST_ID_H             (213),
		.PKT_DEST_ID_L             (211),
		.PKT_POISON_H              (236),
		.PKT_POISON_L              (236),
		.PKT_DATACHK_H             (237),
		.PKT_DATACHK_L             (237),
		.PKT_ADDRCHK_H             (240),
		.PKT_ADDRCHK_L             (239),
		.PKT_SAI_H                 (241),
		.PKT_SAI_L                 (241),
		.PKT_USER_DATA_H           (238),
		.PKT_USER_DATA_L           (238),
		.ST_DATA_W                 (251),
		.ST_CHANNEL_W              (6),
		.AV_BURSTCOUNT_W           (9),
		.SUPPRESS_0_BYTEEN_RSP     (1),
		.ID                        (5),
		.BURSTWRAP_VALUE           (1),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.DOMAIN_VALUE              (3),
		.BARRIER_VALUE             (0),
		.SNOOP_VALUE               (0),
		.WUNIQUE_VALUE             (0),
		.SYNC_RESET                (1),
		.USE_PKT_DATACHK           (0),
		.USE_PKT_ADDRCHK           (0),
		.ROLE_BASED_USER           (0)
	) dma_subsys_port8_tx_dma_ch1_read_master_agent (
		.clk                   (iopll_clk_avst_div2_outclk0_clk),                                                            //   input,    width = 1,       clk.clk
		.reset                 (dma_subsys_port8_reset_reset_bridge_in_reset_reset),                                         //   input,    width = 1, clk_reset.reset
		.av_address            (dma_subsys_port8_tx_dma_ch1_read_master_translator_avalon_universal_master_0_address),       //   input,   width = 37,        av.address
		.av_write              (dma_subsys_port8_tx_dma_ch1_read_master_translator_avalon_universal_master_0_write),         //   input,    width = 1,          .write
		.av_read               (dma_subsys_port8_tx_dma_ch1_read_master_translator_avalon_universal_master_0_read),          //   input,    width = 1,          .read
		.av_writedata          (dma_subsys_port8_tx_dma_ch1_read_master_translator_avalon_universal_master_0_writedata),     //   input,  width = 128,          .writedata
		.av_readdata           (dma_subsys_port8_tx_dma_ch1_read_master_translator_avalon_universal_master_0_readdata),      //  output,  width = 128,          .readdata
		.av_waitrequest        (dma_subsys_port8_tx_dma_ch1_read_master_translator_avalon_universal_master_0_waitrequest),   //  output,    width = 1,          .waitrequest
		.av_readdatavalid      (dma_subsys_port8_tx_dma_ch1_read_master_translator_avalon_universal_master_0_readdatavalid), //  output,    width = 1,          .readdatavalid
		.av_byteenable         (dma_subsys_port8_tx_dma_ch1_read_master_translator_avalon_universal_master_0_byteenable),    //   input,   width = 16,          .byteenable
		.av_burstcount         (dma_subsys_port8_tx_dma_ch1_read_master_translator_avalon_universal_master_0_burstcount),    //   input,    width = 9,          .burstcount
		.av_debugaccess        (dma_subsys_port8_tx_dma_ch1_read_master_translator_avalon_universal_master_0_debugaccess),   //   input,    width = 1,          .debugaccess
		.av_lock               (dma_subsys_port8_tx_dma_ch1_read_master_translator_avalon_universal_master_0_lock),          //   input,    width = 1,          .lock
		.cp_valid              (dma_subsys_port8_tx_dma_ch1_read_master_agent_cp_valid),                                     //  output,    width = 1,        cp.valid
		.cp_data               (dma_subsys_port8_tx_dma_ch1_read_master_agent_cp_data),                                      //  output,  width = 251,          .data
		.cp_startofpacket      (dma_subsys_port8_tx_dma_ch1_read_master_agent_cp_startofpacket),                             //  output,    width = 1,          .startofpacket
		.cp_endofpacket        (dma_subsys_port8_tx_dma_ch1_read_master_agent_cp_endofpacket),                               //  output,    width = 1,          .endofpacket
		.cp_ready              (dma_subsys_port8_tx_dma_ch1_read_master_agent_cp_ready),                                     //   input,    width = 1,          .ready
		.rp_valid              (rsp_mux_005_src_valid),                                                                      //   input,    width = 1,        rp.valid
		.rp_data               (rsp_mux_005_src_data),                                                                       //   input,  width = 251,          .data
		.rp_channel            (rsp_mux_005_src_channel),                                                                    //   input,    width = 6,          .channel
		.rp_startofpacket      (rsp_mux_005_src_startofpacket),                                                              //   input,    width = 1,          .startofpacket
		.rp_endofpacket        (rsp_mux_005_src_endofpacket),                                                                //   input,    width = 1,          .endofpacket
		.rp_ready              (rsp_mux_005_src_ready),                                                                      //  output,    width = 1,          .ready
		.av_response           (),                                                                                           // (terminated),                         
		.av_writeresponsevalid ()                                                                                            // (terminated),                         
	);

	dma_subsystem_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (658),
		.PKT_ORI_BURST_SIZE_L      (656),
		.PKT_RESPONSE_STATUS_H     (655),
		.PKT_RESPONSE_STATUS_L     (654),
		.PKT_BURST_SIZE_H          (633),
		.PKT_BURST_SIZE_L          (631),
		.PKT_TRANS_LOCK            (617),
		.PKT_BEGIN_BURST           (638),
		.PKT_PROTECTION_H          (649),
		.PKT_PROTECTION_L          (647),
		.PKT_BURSTWRAP_H           (630),
		.PKT_BURSTWRAP_L           (630),
		.PKT_BYTE_CNT_H            (629),
		.PKT_BYTE_CNT_L            (619),
		.PKT_ADDR_H                (612),
		.PKT_ADDR_L                (576),
		.PKT_TRANS_COMPRESSED_READ (613),
		.PKT_TRANS_POSTED          (614),
		.PKT_TRANS_WRITE           (615),
		.PKT_TRANS_READ            (616),
		.PKT_DATA_H                (511),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (575),
		.PKT_BYTEEN_L              (512),
		.PKT_SRC_ID_H              (642),
		.PKT_SRC_ID_L              (640),
		.PKT_DEST_ID_H             (645),
		.PKT_DEST_ID_L             (643),
		.PKT_POISON_H              (668),
		.PKT_POISON_L              (668),
		.PKT_DATACHK_H             (669),
		.PKT_DATACHK_L             (669),
		.PKT_SAI_H                 (673),
		.PKT_SAI_L                 (673),
		.PKT_ADDRCHK_H             (672),
		.PKT_ADDRCHK_L             (671),
		.PKT_USER_DATA_H           (670),
		.PKT_USER_DATA_L           (670),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (6),
		.ST_DATA_W                 (683),
		.AVS_BURSTCOUNT_W          (11),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (1),
		.USE_WRITERESPONSE         (1),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (1),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) dma_ss_master_s0_agent (
		.clk                     (iopll_clk_avst_div2_outclk0_clk),                      //   input,    width = 1,             clk.clk
		.reset                   (dma_subsys_port8_reset_reset_bridge_in_reset_reset),   //   input,    width = 1,       clk_reset.reset
		.m0_address              (dma_ss_master_s0_agent_m0_address),                    //  output,   width = 37,              m0.address
		.m0_burstcount           (dma_ss_master_s0_agent_m0_burstcount),                 //  output,   width = 11,                .burstcount
		.m0_byteenable           (dma_ss_master_s0_agent_m0_byteenable),                 //  output,   width = 64,                .byteenable
		.m0_debugaccess          (dma_ss_master_s0_agent_m0_debugaccess),                //  output,    width = 1,                .debugaccess
		.m0_lock                 (dma_ss_master_s0_agent_m0_lock),                       //  output,    width = 1,                .lock
		.m0_readdata             (dma_ss_master_s0_agent_m0_readdata),                   //   input,  width = 512,                .readdata
		.m0_readdatavalid        (dma_ss_master_s0_agent_m0_readdatavalid),              //   input,    width = 1,                .readdatavalid
		.m0_read                 (dma_ss_master_s0_agent_m0_read),                       //  output,    width = 1,                .read
		.m0_waitrequest          (dma_ss_master_s0_agent_m0_waitrequest),                //   input,    width = 1,                .waitrequest
		.m0_writedata            (dma_ss_master_s0_agent_m0_writedata),                  //  output,  width = 512,                .writedata
		.m0_write                (dma_ss_master_s0_agent_m0_write),                      //  output,    width = 1,                .write
		.m0_response             (dma_ss_master_s0_agent_m0_response),                   //   input,    width = 2,                .response
		.m0_writeresponsevalid   (dma_ss_master_s0_agent_m0_writeresponsevalid),         //   input,    width = 1,                .writeresponsevalid
		.rp_endofpacket          (dma_ss_master_s0_agent_rp_endofpacket),                //  output,    width = 1,              rp.endofpacket
		.rp_ready                (dma_ss_master_s0_agent_rp_ready),                      //   input,    width = 1,                .ready
		.rp_valid                (dma_ss_master_s0_agent_rp_valid),                      //  output,    width = 1,                .valid
		.rp_data                 (dma_ss_master_s0_agent_rp_data),                       //  output,  width = 683,                .data
		.rp_startofpacket        (dma_ss_master_s0_agent_rp_startofpacket),              //  output,    width = 1,                .startofpacket
		.cp_ready                (dma_ss_master_s0_cmd_width_adapter_src_ready),         //  output,    width = 1,              cp.ready
		.cp_valid                (dma_ss_master_s0_cmd_width_adapter_src_valid),         //   input,    width = 1,                .valid
		.cp_data                 (dma_ss_master_s0_cmd_width_adapter_src_data),          //   input,  width = 683,                .data
		.cp_startofpacket        (dma_ss_master_s0_cmd_width_adapter_src_startofpacket), //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (dma_ss_master_s0_cmd_width_adapter_src_endofpacket),   //   input,    width = 1,                .endofpacket
		.cp_channel              (dma_ss_master_s0_cmd_width_adapter_src_channel),       //   input,    width = 6,                .channel
		.rf_sink_ready           (dma_ss_master_s0_agent_rsp_fifo_out_ready),            //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (dma_ss_master_s0_agent_rsp_fifo_out_valid),            //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (dma_ss_master_s0_agent_rsp_fifo_out_startofpacket),    //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (dma_ss_master_s0_agent_rsp_fifo_out_endofpacket),      //   input,    width = 1,                .endofpacket
		.rf_sink_data            (dma_ss_master_s0_agent_rsp_fifo_out_data),             //   input,  width = 684,                .data
		.rf_source_ready         (dma_ss_master_s0_agent_rf_source_ready),               //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (dma_ss_master_s0_agent_rf_source_valid),               //  output,    width = 1,                .valid
		.rf_source_startofpacket (dma_ss_master_s0_agent_rf_source_startofpacket),       //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (dma_ss_master_s0_agent_rf_source_endofpacket),         //  output,    width = 1,                .endofpacket
		.rf_source_data          (dma_ss_master_s0_agent_rf_source_data),                //  output,  width = 684,                .data
		.rdata_fifo_sink_ready   (dma_ss_master_s0_agent_rdata_fifo_out_ready),          //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (dma_ss_master_s0_agent_rdata_fifo_out_valid),          //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (dma_ss_master_s0_agent_rdata_fifo_out_data),           //   input,  width = 514,                .data
		.rdata_fifo_src_ready    (dma_ss_master_s0_agent_rdata_fifo_src_ready),          //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (dma_ss_master_s0_agent_rdata_fifo_src_valid),          //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (dma_ss_master_s0_agent_rdata_fifo_src_data),           //  output,  width = 514,                .data
		.rdata_fifo_sink_error   (1'b0)                                                  // (terminated),                               
	);

	dma_subsystem_altera_avalon_sc_fifo_1932_w27kryi #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (684),
		.FIFO_DEPTH          (65),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (1)
	) dma_ss_master_s0_agent_rsp_fifo (
		.clk               (iopll_clk_avst_div2_outclk0_clk),                   //   input,    width = 1,       clk.clk
		.reset             (dma_ss_master_reset_reset_bridge_in_reset_reset),   //   input,    width = 1, clk_reset.reset
		.in_data           (dma_ss_master_s0_agent_rf_source_data),             //   input,  width = 684,        in.data
		.in_valid          (dma_ss_master_s0_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (dma_ss_master_s0_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (dma_ss_master_s0_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (dma_ss_master_s0_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (dma_ss_master_s0_agent_rsp_fifo_out_data),          //  output,  width = 684,       out.data
		.out_valid         (dma_ss_master_s0_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (dma_ss_master_s0_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (dma_ss_master_s0_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (dma_ss_master_s0_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                             // (terminated),                         
		.csr_read          (1'b0),                                              // (terminated),                         
		.csr_write         (1'b0),                                              // (terminated),                         
		.csr_readdata      (),                                                  // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),              // (terminated),                         
		.almost_full_data  (),                                                  // (terminated),                         
		.almost_empty_data (),                                                  // (terminated),                         
		.in_empty          (1'b0),                                              // (terminated),                         
		.out_empty         (),                                                  // (terminated),                         
		.in_error          (1'b0),                                              // (terminated),                         
		.out_error         (),                                                  // (terminated),                         
		.in_channel        (1'b0),                                              // (terminated),                         
		.out_channel       ()                                                   // (terminated),                         
	);

	dma_subsystem_altera_avalon_sc_fifo_1932_w27kryi #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (514),
		.FIFO_DEPTH          (256),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (3),
		.USE_MEMORY_BLOCKS   (1),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (1)
	) dma_ss_master_s0_agent_rdata_fifo (
		.clk               (iopll_clk_avst_div2_outclk0_clk),                 //   input,    width = 1,       clk.clk
		.reset             (dma_ss_master_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.in_data           (dma_ss_master_s0_agent_rdata_fifo_src_data),      //   input,  width = 514,        in.data
		.in_valid          (dma_ss_master_s0_agent_rdata_fifo_src_valid),     //   input,    width = 1,          .valid
		.in_ready          (dma_ss_master_s0_agent_rdata_fifo_src_ready),     //  output,    width = 1,          .ready
		.out_data          (dma_ss_master_s0_agent_rdata_fifo_out_data),      //  output,  width = 514,       out.data
		.out_valid         (dma_ss_master_s0_agent_rdata_fifo_out_valid),     //  output,    width = 1,          .valid
		.out_ready         (dma_ss_master_s0_agent_rdata_fifo_out_ready),     //   input,    width = 1,          .ready
		.csr_address       (2'b00),                                           // (terminated),                         
		.csr_read          (1'b0),                                            // (terminated),                         
		.csr_write         (1'b0),                                            // (terminated),                         
		.csr_readdata      (),                                                // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),            // (terminated),                         
		.almost_full_data  (),                                                // (terminated),                         
		.almost_empty_data (),                                                // (terminated),                         
		.in_startofpacket  (1'b0),                                            // (terminated),                         
		.in_endofpacket    (1'b0),                                            // (terminated),                         
		.out_startofpacket (),                                                // (terminated),                         
		.out_endofpacket   (),                                                // (terminated),                         
		.in_empty          (1'b0),                                            // (terminated),                         
		.out_empty         (),                                                // (terminated),                         
		.in_error          (1'b0),                                            // (terminated),                         
		.out_error         (),                                                // (terminated),                         
		.in_channel        (1'b0),                                            // (terminated),                         
		.out_channel       ()                                                 // (terminated),                         
	);

	dma_subsystem_altera_merlin_router_1921_4z4erfy router (
		.sink_ready         (dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent_cp_ready),         //  output,    width = 1,      sink.ready
		.sink_valid         (dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent_cp_valid),         //   input,    width = 1,          .valid
		.sink_data          (dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent_cp_data),          //   input,  width = 251,          .data
		.sink_startofpacket (dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent_cp_startofpacket), //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent_cp_endofpacket),   //   input,    width = 1,          .endofpacket
		.clk                (iopll_clk_avst_div2_outclk0_clk),                                           //   input,    width = 1,       clk.clk
		.reset              (dma_subsys_port8_rx_dma_resetn_reset_bridge_in_reset_reset),                //   input,    width = 1, clk_reset.reset
		.src_ready          (router_src_ready),                                                          //   input,    width = 1,       src.ready
		.src_valid          (router_src_valid),                                                          //  output,    width = 1,          .valid
		.src_data           (router_src_data),                                                           //  output,  width = 251,          .data
		.src_channel        (router_src_channel),                                                        //  output,    width = 6,          .channel
		.src_startofpacket  (router_src_startofpacket),                                                  //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_src_endofpacket)                                                     //  output,    width = 1,          .endofpacket
	);

	dma_subsystem_altera_merlin_router_1921_4z4erfy router_001 (
		.sink_ready         (dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent_cp_ready),         //  output,    width = 1,      sink.ready
		.sink_valid         (dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent_cp_valid),         //   input,    width = 1,          .valid
		.sink_data          (dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent_cp_data),          //   input,  width = 251,          .data
		.sink_startofpacket (dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent_cp_startofpacket), //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent_cp_endofpacket),   //   input,    width = 1,          .endofpacket
		.clk                (iopll_clk_avst_div2_outclk0_clk),                                            //   input,    width = 1,       clk.clk
		.reset              (dma_subsys_port8_rx_dma_resetn_reset_bridge_in_reset_reset),                 //   input,    width = 1, clk_reset.reset
		.src_ready          (router_001_src_ready),                                                       //   input,    width = 1,       src.ready
		.src_valid          (router_001_src_valid),                                                       //  output,    width = 1,          .valid
		.src_data           (router_001_src_data),                                                        //  output,  width = 251,          .data
		.src_channel        (router_001_src_channel),                                                     //  output,    width = 6,          .channel
		.src_startofpacket  (router_001_src_startofpacket),                                               //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_001_src_endofpacket)                                                  //  output,    width = 1,          .endofpacket
	);

	dma_subsystem_altera_merlin_router_1921_4z4erfy router_002 (
		.sink_ready         (dma_subsys_port8_rx_dma_ch1_write_master_agent_cp_ready),         //  output,    width = 1,      sink.ready
		.sink_valid         (dma_subsys_port8_rx_dma_ch1_write_master_agent_cp_valid),         //   input,    width = 1,          .valid
		.sink_data          (dma_subsys_port8_rx_dma_ch1_write_master_agent_cp_data),          //   input,  width = 251,          .data
		.sink_startofpacket (dma_subsys_port8_rx_dma_ch1_write_master_agent_cp_startofpacket), //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (dma_subsys_port8_rx_dma_ch1_write_master_agent_cp_endofpacket),   //   input,    width = 1,          .endofpacket
		.clk                (iopll_clk_avst_div2_outclk0_clk),                                 //   input,    width = 1,       clk.clk
		.reset              (dma_subsys_port8_rx_dma_resetn_reset_bridge_in_reset_reset),      //   input,    width = 1, clk_reset.reset
		.src_ready          (router_002_src_ready),                                            //   input,    width = 1,       src.ready
		.src_valid          (router_002_src_valid),                                            //  output,    width = 1,          .valid
		.src_data           (router_002_src_data),                                             //  output,  width = 251,          .data
		.src_channel        (router_002_src_channel),                                          //  output,    width = 6,          .channel
		.src_startofpacket  (router_002_src_startofpacket),                                    //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_002_src_endofpacket)                                       //  output,    width = 1,          .endofpacket
	);

	dma_subsystem_altera_merlin_router_1921_4z4erfy router_003 (
		.sink_ready         (dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent_cp_ready),         //  output,    width = 1,      sink.ready
		.sink_valid         (dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent_cp_valid),         //   input,    width = 1,          .valid
		.sink_data          (dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent_cp_data),          //   input,  width = 251,          .data
		.sink_startofpacket (dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent_cp_startofpacket), //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent_cp_endofpacket),   //   input,    width = 1,          .endofpacket
		.clk                (iopll_clk_avst_div2_outclk0_clk),                                           //   input,    width = 1,       clk.clk
		.reset              (dma_subsys_port8_reset_reset_bridge_in_reset_reset),                        //   input,    width = 1, clk_reset.reset
		.src_ready          (router_003_src_ready),                                                      //   input,    width = 1,       src.ready
		.src_valid          (router_003_src_valid),                                                      //  output,    width = 1,          .valid
		.src_data           (router_003_src_data),                                                       //  output,  width = 251,          .data
		.src_channel        (router_003_src_channel),                                                    //  output,    width = 6,          .channel
		.src_startofpacket  (router_003_src_startofpacket),                                              //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_003_src_endofpacket)                                                 //  output,    width = 1,          .endofpacket
	);

	dma_subsystem_altera_merlin_router_1921_4z4erfy router_004 (
		.sink_ready         (dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent_cp_ready),         //  output,    width = 1,      sink.ready
		.sink_valid         (dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent_cp_valid),         //   input,    width = 1,          .valid
		.sink_data          (dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent_cp_data),          //   input,  width = 251,          .data
		.sink_startofpacket (dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent_cp_startofpacket), //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent_cp_endofpacket),   //   input,    width = 1,          .endofpacket
		.clk                (iopll_clk_avst_div2_outclk0_clk),                                            //   input,    width = 1,       clk.clk
		.reset              (dma_subsys_port8_reset_reset_bridge_in_reset_reset),                         //   input,    width = 1, clk_reset.reset
		.src_ready          (router_004_src_ready),                                                       //   input,    width = 1,       src.ready
		.src_valid          (router_004_src_valid),                                                       //  output,    width = 1,          .valid
		.src_data           (router_004_src_data),                                                        //  output,  width = 251,          .data
		.src_channel        (router_004_src_channel),                                                     //  output,    width = 6,          .channel
		.src_startofpacket  (router_004_src_startofpacket),                                               //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_004_src_endofpacket)                                                  //  output,    width = 1,          .endofpacket
	);

	dma_subsystem_altera_merlin_router_1921_4z4erfy router_005 (
		.sink_ready         (dma_subsys_port8_tx_dma_ch1_read_master_agent_cp_ready),         //  output,    width = 1,      sink.ready
		.sink_valid         (dma_subsys_port8_tx_dma_ch1_read_master_agent_cp_valid),         //   input,    width = 1,          .valid
		.sink_data          (dma_subsys_port8_tx_dma_ch1_read_master_agent_cp_data),          //   input,  width = 251,          .data
		.sink_startofpacket (dma_subsys_port8_tx_dma_ch1_read_master_agent_cp_startofpacket), //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (dma_subsys_port8_tx_dma_ch1_read_master_agent_cp_endofpacket),   //   input,    width = 1,          .endofpacket
		.clk                (iopll_clk_avst_div2_outclk0_clk),                                //   input,    width = 1,       clk.clk
		.reset              (dma_subsys_port8_reset_reset_bridge_in_reset_reset),             //   input,    width = 1, clk_reset.reset
		.src_ready          (router_005_src_ready),                                           //   input,    width = 1,       src.ready
		.src_valid          (router_005_src_valid),                                           //  output,    width = 1,          .valid
		.src_data           (router_005_src_data),                                            //  output,  width = 251,          .data
		.src_channel        (router_005_src_channel),                                         //  output,    width = 6,          .channel
		.src_startofpacket  (router_005_src_startofpacket),                                   //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_005_src_endofpacket)                                      //  output,    width = 1,          .endofpacket
	);

	dma_subsystem_altera_merlin_router_1921_b2yjicy router_006 (
		.sink_ready         (dma_ss_master_s0_agent_rp_ready),                    //  output,    width = 1,      sink.ready
		.sink_valid         (dma_ss_master_s0_agent_rp_valid),                    //   input,    width = 1,          .valid
		.sink_data          (dma_ss_master_s0_agent_rp_data),                     //   input,  width = 683,          .data
		.sink_startofpacket (dma_ss_master_s0_agent_rp_startofpacket),            //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (dma_ss_master_s0_agent_rp_endofpacket),              //   input,    width = 1,          .endofpacket
		.clk                (iopll_clk_avst_div2_outclk0_clk),                    //   input,    width = 1,       clk.clk
		.reset              (dma_subsys_port8_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_006_src_ready),                               //   input,    width = 1,       src.ready
		.src_valid          (router_006_src_valid),                               //  output,    width = 1,          .valid
		.src_data           (router_006_src_data),                                //  output,  width = 683,          .data
		.src_channel        (router_006_src_channel),                             //  output,    width = 6,          .channel
		.src_startofpacket  (router_006_src_startofpacket),                       //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_006_src_endofpacket)                          //  output,    width = 1,          .endofpacket
	);

	dma_subsystem_altera_merlin_demultiplexer_1921_alpsjpq cmd_demux (
		.clk                (iopll_clk_avst_div2_outclk0_clk),                            //   input,    width = 1,       clk.clk
		.reset              (dma_subsys_port8_rx_dma_resetn_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_src_ready),                                           //  output,    width = 1,      sink.ready
		.sink_channel       (router_src_channel),                                         //   input,    width = 6,          .channel
		.sink_data          (router_src_data),                                            //   input,  width = 251,          .data
		.sink_startofpacket (router_src_startofpacket),                                   //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_src_endofpacket),                                     //   input,    width = 1,          .endofpacket
		.sink_valid         (router_src_valid),                                           //   input,    width = 1,          .valid
		.src0_ready         (cmd_demux_src0_ready),                                       //   input,    width = 1,      src0.ready
		.src0_valid         (cmd_demux_src0_valid),                                       //  output,    width = 1,          .valid
		.src0_data          (cmd_demux_src0_data),                                        //  output,  width = 251,          .data
		.src0_channel       (cmd_demux_src0_channel),                                     //  output,    width = 6,          .channel
		.src0_startofpacket (cmd_demux_src0_startofpacket),                               //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (cmd_demux_src0_endofpacket)                                  //  output,    width = 1,          .endofpacket
	);

	dma_subsystem_altera_merlin_demultiplexer_1921_alpsjpq cmd_demux_001 (
		.clk                (iopll_clk_avst_div2_outclk0_clk),                            //   input,    width = 1,       clk.clk
		.reset              (dma_subsys_port8_rx_dma_resetn_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_001_src_ready),                                       //  output,    width = 1,      sink.ready
		.sink_channel       (router_001_src_channel),                                     //   input,    width = 6,          .channel
		.sink_data          (router_001_src_data),                                        //   input,  width = 251,          .data
		.sink_startofpacket (router_001_src_startofpacket),                               //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_001_src_endofpacket),                                 //   input,    width = 1,          .endofpacket
		.sink_valid         (router_001_src_valid),                                       //   input,    width = 1,          .valid
		.src0_ready         (cmd_demux_001_src0_ready),                                   //   input,    width = 1,      src0.ready
		.src0_valid         (cmd_demux_001_src0_valid),                                   //  output,    width = 1,          .valid
		.src0_data          (cmd_demux_001_src0_data),                                    //  output,  width = 251,          .data
		.src0_channel       (cmd_demux_001_src0_channel),                                 //  output,    width = 6,          .channel
		.src0_startofpacket (cmd_demux_001_src0_startofpacket),                           //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (cmd_demux_001_src0_endofpacket)                              //  output,    width = 1,          .endofpacket
	);

	dma_subsystem_altera_merlin_demultiplexer_1921_alpsjpq cmd_demux_002 (
		.clk                (iopll_clk_avst_div2_outclk0_clk),                            //   input,    width = 1,       clk.clk
		.reset              (dma_subsys_port8_rx_dma_resetn_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_002_src_ready),                                       //  output,    width = 1,      sink.ready
		.sink_channel       (router_002_src_channel),                                     //   input,    width = 6,          .channel
		.sink_data          (router_002_src_data),                                        //   input,  width = 251,          .data
		.sink_startofpacket (router_002_src_startofpacket),                               //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_002_src_endofpacket),                                 //   input,    width = 1,          .endofpacket
		.sink_valid         (router_002_src_valid),                                       //   input,    width = 1,          .valid
		.src0_ready         (cmd_demux_002_src0_ready),                                   //   input,    width = 1,      src0.ready
		.src0_valid         (cmd_demux_002_src0_valid),                                   //  output,    width = 1,          .valid
		.src0_data          (cmd_demux_002_src0_data),                                    //  output,  width = 251,          .data
		.src0_channel       (cmd_demux_002_src0_channel),                                 //  output,    width = 6,          .channel
		.src0_startofpacket (cmd_demux_002_src0_startofpacket),                           //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (cmd_demux_002_src0_endofpacket)                              //  output,    width = 1,          .endofpacket
	);

	dma_subsystem_altera_merlin_demultiplexer_1921_alpsjpq cmd_demux_003 (
		.clk                (iopll_clk_avst_div2_outclk0_clk),                    //   input,    width = 1,       clk.clk
		.reset              (dma_subsys_port8_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_003_src_ready),                               //  output,    width = 1,      sink.ready
		.sink_channel       (router_003_src_channel),                             //   input,    width = 6,          .channel
		.sink_data          (router_003_src_data),                                //   input,  width = 251,          .data
		.sink_startofpacket (router_003_src_startofpacket),                       //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_003_src_endofpacket),                         //   input,    width = 1,          .endofpacket
		.sink_valid         (router_003_src_valid),                               //   input,    width = 1,          .valid
		.src0_ready         (cmd_demux_003_src0_ready),                           //   input,    width = 1,      src0.ready
		.src0_valid         (cmd_demux_003_src0_valid),                           //  output,    width = 1,          .valid
		.src0_data          (cmd_demux_003_src0_data),                            //  output,  width = 251,          .data
		.src0_channel       (cmd_demux_003_src0_channel),                         //  output,    width = 6,          .channel
		.src0_startofpacket (cmd_demux_003_src0_startofpacket),                   //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (cmd_demux_003_src0_endofpacket)                      //  output,    width = 1,          .endofpacket
	);

	dma_subsystem_altera_merlin_demultiplexer_1921_alpsjpq cmd_demux_004 (
		.clk                (iopll_clk_avst_div2_outclk0_clk),                    //   input,    width = 1,       clk.clk
		.reset              (dma_subsys_port8_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_004_src_ready),                               //  output,    width = 1,      sink.ready
		.sink_channel       (router_004_src_channel),                             //   input,    width = 6,          .channel
		.sink_data          (router_004_src_data),                                //   input,  width = 251,          .data
		.sink_startofpacket (router_004_src_startofpacket),                       //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_004_src_endofpacket),                         //   input,    width = 1,          .endofpacket
		.sink_valid         (router_004_src_valid),                               //   input,    width = 1,          .valid
		.src0_ready         (cmd_demux_004_src0_ready),                           //   input,    width = 1,      src0.ready
		.src0_valid         (cmd_demux_004_src0_valid),                           //  output,    width = 1,          .valid
		.src0_data          (cmd_demux_004_src0_data),                            //  output,  width = 251,          .data
		.src0_channel       (cmd_demux_004_src0_channel),                         //  output,    width = 6,          .channel
		.src0_startofpacket (cmd_demux_004_src0_startofpacket),                   //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (cmd_demux_004_src0_endofpacket)                      //  output,    width = 1,          .endofpacket
	);

	dma_subsystem_altera_merlin_demultiplexer_1921_alpsjpq cmd_demux_005 (
		.clk                (iopll_clk_avst_div2_outclk0_clk),                    //   input,    width = 1,       clk.clk
		.reset              (dma_subsys_port8_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_005_src_ready),                               //  output,    width = 1,      sink.ready
		.sink_channel       (router_005_src_channel),                             //   input,    width = 6,          .channel
		.sink_data          (router_005_src_data),                                //   input,  width = 251,          .data
		.sink_startofpacket (router_005_src_startofpacket),                       //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_005_src_endofpacket),                         //   input,    width = 1,          .endofpacket
		.sink_valid         (router_005_src_valid),                               //   input,    width = 1,          .valid
		.src0_ready         (cmd_demux_005_src0_ready),                           //   input,    width = 1,      src0.ready
		.src0_valid         (cmd_demux_005_src0_valid),                           //  output,    width = 1,          .valid
		.src0_data          (cmd_demux_005_src0_data),                            //  output,  width = 251,          .data
		.src0_channel       (cmd_demux_005_src0_channel),                         //  output,    width = 6,          .channel
		.src0_startofpacket (cmd_demux_005_src0_startofpacket),                   //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (cmd_demux_005_src0_endofpacket)                      //  output,    width = 1,          .endofpacket
	);

	dma_subsystem_altera_merlin_multiplexer_1922_kdc5rdy cmd_mux (
		.clk                 (iopll_clk_avst_div2_outclk0_clk),                    //   input,    width = 1,       clk.clk
		.reset               (dma_subsys_port8_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_src_ready),                                  //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_src_valid),                                  //  output,    width = 1,          .valid
		.src_data            (cmd_mux_src_data),                                   //  output,  width = 251,          .data
		.src_channel         (cmd_mux_src_channel),                                //  output,    width = 6,          .channel
		.src_startofpacket   (cmd_mux_src_startofpacket),                          //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_src_endofpacket),                            //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src0_ready),                               //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src0_valid),                               //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src0_channel),                             //   input,    width = 6,          .channel
		.sink0_data          (cmd_demux_src0_data),                                //   input,  width = 251,          .data
		.sink0_startofpacket (cmd_demux_src0_startofpacket),                       //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src0_endofpacket),                         //   input,    width = 1,          .endofpacket
		.sink1_ready         (cmd_demux_001_src0_ready),                           //  output,    width = 1,     sink1.ready
		.sink1_valid         (cmd_demux_001_src0_valid),                           //   input,    width = 1,          .valid
		.sink1_channel       (cmd_demux_001_src0_channel),                         //   input,    width = 6,          .channel
		.sink1_data          (cmd_demux_001_src0_data),                            //   input,  width = 251,          .data
		.sink1_startofpacket (cmd_demux_001_src0_startofpacket),                   //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src0_endofpacket),                     //   input,    width = 1,          .endofpacket
		.sink2_ready         (cmd_demux_002_src0_ready),                           //  output,    width = 1,     sink2.ready
		.sink2_valid         (cmd_demux_002_src0_valid),                           //   input,    width = 1,          .valid
		.sink2_channel       (cmd_demux_002_src0_channel),                         //   input,    width = 6,          .channel
		.sink2_data          (cmd_demux_002_src0_data),                            //   input,  width = 251,          .data
		.sink2_startofpacket (cmd_demux_002_src0_startofpacket),                   //   input,    width = 1,          .startofpacket
		.sink2_endofpacket   (cmd_demux_002_src0_endofpacket),                     //   input,    width = 1,          .endofpacket
		.sink3_ready         (cmd_demux_003_src0_ready),                           //  output,    width = 1,     sink3.ready
		.sink3_valid         (cmd_demux_003_src0_valid),                           //   input,    width = 1,          .valid
		.sink3_channel       (cmd_demux_003_src0_channel),                         //   input,    width = 6,          .channel
		.sink3_data          (cmd_demux_003_src0_data),                            //   input,  width = 251,          .data
		.sink3_startofpacket (cmd_demux_003_src0_startofpacket),                   //   input,    width = 1,          .startofpacket
		.sink3_endofpacket   (cmd_demux_003_src0_endofpacket),                     //   input,    width = 1,          .endofpacket
		.sink4_ready         (cmd_demux_004_src0_ready),                           //  output,    width = 1,     sink4.ready
		.sink4_valid         (cmd_demux_004_src0_valid),                           //   input,    width = 1,          .valid
		.sink4_channel       (cmd_demux_004_src0_channel),                         //   input,    width = 6,          .channel
		.sink4_data          (cmd_demux_004_src0_data),                            //   input,  width = 251,          .data
		.sink4_startofpacket (cmd_demux_004_src0_startofpacket),                   //   input,    width = 1,          .startofpacket
		.sink4_endofpacket   (cmd_demux_004_src0_endofpacket),                     //   input,    width = 1,          .endofpacket
		.sink5_ready         (cmd_demux_005_src0_ready),                           //  output,    width = 1,     sink5.ready
		.sink5_valid         (cmd_demux_005_src0_valid),                           //   input,    width = 1,          .valid
		.sink5_channel       (cmd_demux_005_src0_channel),                         //   input,    width = 6,          .channel
		.sink5_data          (cmd_demux_005_src0_data),                            //   input,  width = 251,          .data
		.sink5_startofpacket (cmd_demux_005_src0_startofpacket),                   //   input,    width = 1,          .startofpacket
		.sink5_endofpacket   (cmd_demux_005_src0_endofpacket)                      //   input,    width = 1,          .endofpacket
	);

	dma_subsystem_altera_merlin_demultiplexer_1921_xf52ssy rsp_demux (
		.clk                (iopll_clk_avst_div2_outclk0_clk),                      //   input,    width = 1,       clk.clk
		.reset              (dma_subsys_port8_reset_reset_bridge_in_reset_reset),   //   input,    width = 1, clk_reset.reset
		.sink_ready         (dma_ss_master_s0_rsp_width_adapter_src_ready),         //  output,    width = 1,      sink.ready
		.sink_channel       (dma_ss_master_s0_rsp_width_adapter_src_channel),       //   input,    width = 6,          .channel
		.sink_data          (dma_ss_master_s0_rsp_width_adapter_src_data),          //   input,  width = 251,          .data
		.sink_startofpacket (dma_ss_master_s0_rsp_width_adapter_src_startofpacket), //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (dma_ss_master_s0_rsp_width_adapter_src_endofpacket),   //   input,    width = 1,          .endofpacket
		.sink_valid         (dma_ss_master_s0_rsp_width_adapter_src_valid),         //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_src0_ready),                                 //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_src0_valid),                                 //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_src0_data),                                  //  output,  width = 251,          .data
		.src0_channel       (rsp_demux_src0_channel),                               //  output,    width = 6,          .channel
		.src0_startofpacket (rsp_demux_src0_startofpacket),                         //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_src0_endofpacket),                           //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_src1_ready),                                 //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_src1_valid),                                 //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_src1_data),                                  //  output,  width = 251,          .data
		.src1_channel       (rsp_demux_src1_channel),                               //  output,    width = 6,          .channel
		.src1_startofpacket (rsp_demux_src1_startofpacket),                         //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_src1_endofpacket),                           //  output,    width = 1,          .endofpacket
		.src2_ready         (rsp_demux_src2_ready),                                 //   input,    width = 1,      src2.ready
		.src2_valid         (rsp_demux_src2_valid),                                 //  output,    width = 1,          .valid
		.src2_data          (rsp_demux_src2_data),                                  //  output,  width = 251,          .data
		.src2_channel       (rsp_demux_src2_channel),                               //  output,    width = 6,          .channel
		.src2_startofpacket (rsp_demux_src2_startofpacket),                         //  output,    width = 1,          .startofpacket
		.src2_endofpacket   (rsp_demux_src2_endofpacket),                           //  output,    width = 1,          .endofpacket
		.src3_ready         (rsp_demux_src3_ready),                                 //   input,    width = 1,      src3.ready
		.src3_valid         (rsp_demux_src3_valid),                                 //  output,    width = 1,          .valid
		.src3_data          (rsp_demux_src3_data),                                  //  output,  width = 251,          .data
		.src3_channel       (rsp_demux_src3_channel),                               //  output,    width = 6,          .channel
		.src3_startofpacket (rsp_demux_src3_startofpacket),                         //  output,    width = 1,          .startofpacket
		.src3_endofpacket   (rsp_demux_src3_endofpacket),                           //  output,    width = 1,          .endofpacket
		.src4_ready         (rsp_demux_src4_ready),                                 //   input,    width = 1,      src4.ready
		.src4_valid         (rsp_demux_src4_valid),                                 //  output,    width = 1,          .valid
		.src4_data          (rsp_demux_src4_data),                                  //  output,  width = 251,          .data
		.src4_channel       (rsp_demux_src4_channel),                               //  output,    width = 6,          .channel
		.src4_startofpacket (rsp_demux_src4_startofpacket),                         //  output,    width = 1,          .startofpacket
		.src4_endofpacket   (rsp_demux_src4_endofpacket),                           //  output,    width = 1,          .endofpacket
		.src5_ready         (rsp_demux_src5_ready),                                 //   input,    width = 1,      src5.ready
		.src5_valid         (rsp_demux_src5_valid),                                 //  output,    width = 1,          .valid
		.src5_data          (rsp_demux_src5_data),                                  //  output,  width = 251,          .data
		.src5_channel       (rsp_demux_src5_channel),                               //  output,    width = 6,          .channel
		.src5_startofpacket (rsp_demux_src5_startofpacket),                         //  output,    width = 1,          .startofpacket
		.src5_endofpacket   (rsp_demux_src5_endofpacket)                            //  output,    width = 1,          .endofpacket
	);

	dma_subsystem_altera_merlin_multiplexer_1922_wrp2kuy rsp_mux (
		.clk                 (iopll_clk_avst_div2_outclk0_clk),                            //   input,    width = 1,       clk.clk
		.reset               (dma_subsys_port8_rx_dma_resetn_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (rsp_mux_src_ready),                                          //   input,    width = 1,       src.ready
		.src_valid           (rsp_mux_src_valid),                                          //  output,    width = 1,          .valid
		.src_data            (rsp_mux_src_data),                                           //  output,  width = 251,          .data
		.src_channel         (rsp_mux_src_channel),                                        //  output,    width = 6,          .channel
		.src_startofpacket   (rsp_mux_src_startofpacket),                                  //  output,    width = 1,          .startofpacket
		.src_endofpacket     (rsp_mux_src_endofpacket),                                    //  output,    width = 1,          .endofpacket
		.sink0_ready         (rsp_demux_src0_ready),                                       //  output,    width = 1,     sink0.ready
		.sink0_valid         (rsp_demux_src0_valid),                                       //   input,    width = 1,          .valid
		.sink0_channel       (rsp_demux_src0_channel),                                     //   input,    width = 6,          .channel
		.sink0_data          (rsp_demux_src0_data),                                        //   input,  width = 251,          .data
		.sink0_startofpacket (rsp_demux_src0_startofpacket),                               //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (rsp_demux_src0_endofpacket)                                  //   input,    width = 1,          .endofpacket
	);

	dma_subsystem_altera_merlin_multiplexer_1922_wrp2kuy rsp_mux_001 (
		.clk                 (iopll_clk_avst_div2_outclk0_clk),                            //   input,    width = 1,       clk.clk
		.reset               (dma_subsys_port8_rx_dma_resetn_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (rsp_mux_001_src_ready),                                      //   input,    width = 1,       src.ready
		.src_valid           (rsp_mux_001_src_valid),                                      //  output,    width = 1,          .valid
		.src_data            (rsp_mux_001_src_data),                                       //  output,  width = 251,          .data
		.src_channel         (rsp_mux_001_src_channel),                                    //  output,    width = 6,          .channel
		.src_startofpacket   (rsp_mux_001_src_startofpacket),                              //  output,    width = 1,          .startofpacket
		.src_endofpacket     (rsp_mux_001_src_endofpacket),                                //  output,    width = 1,          .endofpacket
		.sink0_ready         (rsp_demux_src1_ready),                                       //  output,    width = 1,     sink0.ready
		.sink0_valid         (rsp_demux_src1_valid),                                       //   input,    width = 1,          .valid
		.sink0_channel       (rsp_demux_src1_channel),                                     //   input,    width = 6,          .channel
		.sink0_data          (rsp_demux_src1_data),                                        //   input,  width = 251,          .data
		.sink0_startofpacket (rsp_demux_src1_startofpacket),                               //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (rsp_demux_src1_endofpacket)                                  //   input,    width = 1,          .endofpacket
	);

	dma_subsystem_altera_merlin_multiplexer_1922_wrp2kuy rsp_mux_002 (
		.clk                 (iopll_clk_avst_div2_outclk0_clk),                            //   input,    width = 1,       clk.clk
		.reset               (dma_subsys_port8_rx_dma_resetn_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (rsp_mux_002_src_ready),                                      //   input,    width = 1,       src.ready
		.src_valid           (rsp_mux_002_src_valid),                                      //  output,    width = 1,          .valid
		.src_data            (rsp_mux_002_src_data),                                       //  output,  width = 251,          .data
		.src_channel         (rsp_mux_002_src_channel),                                    //  output,    width = 6,          .channel
		.src_startofpacket   (rsp_mux_002_src_startofpacket),                              //  output,    width = 1,          .startofpacket
		.src_endofpacket     (rsp_mux_002_src_endofpacket),                                //  output,    width = 1,          .endofpacket
		.sink0_ready         (rsp_demux_src2_ready),                                       //  output,    width = 1,     sink0.ready
		.sink0_valid         (rsp_demux_src2_valid),                                       //   input,    width = 1,          .valid
		.sink0_channel       (rsp_demux_src2_channel),                                     //   input,    width = 6,          .channel
		.sink0_data          (rsp_demux_src2_data),                                        //   input,  width = 251,          .data
		.sink0_startofpacket (rsp_demux_src2_startofpacket),                               //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (rsp_demux_src2_endofpacket)                                  //   input,    width = 1,          .endofpacket
	);

	dma_subsystem_altera_merlin_multiplexer_1922_wrp2kuy rsp_mux_003 (
		.clk                 (iopll_clk_avst_div2_outclk0_clk),                    //   input,    width = 1,       clk.clk
		.reset               (dma_subsys_port8_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (rsp_mux_003_src_ready),                              //   input,    width = 1,       src.ready
		.src_valid           (rsp_mux_003_src_valid),                              //  output,    width = 1,          .valid
		.src_data            (rsp_mux_003_src_data),                               //  output,  width = 251,          .data
		.src_channel         (rsp_mux_003_src_channel),                            //  output,    width = 6,          .channel
		.src_startofpacket   (rsp_mux_003_src_startofpacket),                      //  output,    width = 1,          .startofpacket
		.src_endofpacket     (rsp_mux_003_src_endofpacket),                        //  output,    width = 1,          .endofpacket
		.sink0_ready         (rsp_demux_src3_ready),                               //  output,    width = 1,     sink0.ready
		.sink0_valid         (rsp_demux_src3_valid),                               //   input,    width = 1,          .valid
		.sink0_channel       (rsp_demux_src3_channel),                             //   input,    width = 6,          .channel
		.sink0_data          (rsp_demux_src3_data),                                //   input,  width = 251,          .data
		.sink0_startofpacket (rsp_demux_src3_startofpacket),                       //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (rsp_demux_src3_endofpacket)                          //   input,    width = 1,          .endofpacket
	);

	dma_subsystem_altera_merlin_multiplexer_1922_wrp2kuy rsp_mux_004 (
		.clk                 (iopll_clk_avst_div2_outclk0_clk),                    //   input,    width = 1,       clk.clk
		.reset               (dma_subsys_port8_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (rsp_mux_004_src_ready),                              //   input,    width = 1,       src.ready
		.src_valid           (rsp_mux_004_src_valid),                              //  output,    width = 1,          .valid
		.src_data            (rsp_mux_004_src_data),                               //  output,  width = 251,          .data
		.src_channel         (rsp_mux_004_src_channel),                            //  output,    width = 6,          .channel
		.src_startofpacket   (rsp_mux_004_src_startofpacket),                      //  output,    width = 1,          .startofpacket
		.src_endofpacket     (rsp_mux_004_src_endofpacket),                        //  output,    width = 1,          .endofpacket
		.sink0_ready         (rsp_demux_src4_ready),                               //  output,    width = 1,     sink0.ready
		.sink0_valid         (rsp_demux_src4_valid),                               //   input,    width = 1,          .valid
		.sink0_channel       (rsp_demux_src4_channel),                             //   input,    width = 6,          .channel
		.sink0_data          (rsp_demux_src4_data),                                //   input,  width = 251,          .data
		.sink0_startofpacket (rsp_demux_src4_startofpacket),                       //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (rsp_demux_src4_endofpacket)                          //   input,    width = 1,          .endofpacket
	);

	dma_subsystem_altera_merlin_multiplexer_1922_wrp2kuy rsp_mux_005 (
		.clk                 (iopll_clk_avst_div2_outclk0_clk),                    //   input,    width = 1,       clk.clk
		.reset               (dma_subsys_port8_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (rsp_mux_005_src_ready),                              //   input,    width = 1,       src.ready
		.src_valid           (rsp_mux_005_src_valid),                              //  output,    width = 1,          .valid
		.src_data            (rsp_mux_005_src_data),                               //  output,  width = 251,          .data
		.src_channel         (rsp_mux_005_src_channel),                            //  output,    width = 6,          .channel
		.src_startofpacket   (rsp_mux_005_src_startofpacket),                      //  output,    width = 1,          .startofpacket
		.src_endofpacket     (rsp_mux_005_src_endofpacket),                        //  output,    width = 1,          .endofpacket
		.sink0_ready         (rsp_demux_src5_ready),                               //  output,    width = 1,     sink0.ready
		.sink0_valid         (rsp_demux_src5_valid),                               //   input,    width = 1,          .valid
		.sink0_channel       (rsp_demux_src5_channel),                             //   input,    width = 6,          .channel
		.sink0_data          (rsp_demux_src5_data),                                //   input,  width = 251,          .data
		.sink0_startofpacket (rsp_demux_src5_startofpacket),                       //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (rsp_demux_src5_endofpacket)                          //   input,    width = 1,          .endofpacket
	);

	dma_subsystem_altera_merlin_width_adapter_1940_ej7cnji #(
		.IN_PKT_ADDR_H                 (180),
		.IN_PKT_ADDR_L                 (144),
		.IN_PKT_DATA_H                 (127),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (143),
		.IN_PKT_BYTEEN_L               (128),
		.IN_PKT_BYTE_CNT_H             (197),
		.IN_PKT_BYTE_CNT_L             (187),
		.IN_PKT_TRANS_COMPRESSED_READ  (181),
		.IN_PKT_TRANS_WRITE            (183),
		.IN_PKT_BURSTWRAP_H            (198),
		.IN_PKT_BURSTWRAP_L            (198),
		.IN_PKT_BURST_SIZE_H           (201),
		.IN_PKT_BURST_SIZE_L           (199),
		.IN_PKT_RESPONSE_STATUS_H      (223),
		.IN_PKT_RESPONSE_STATUS_L      (222),
		.IN_PKT_TRANS_EXCLUSIVE        (186),
		.IN_PKT_BURST_TYPE_H           (203),
		.IN_PKT_BURST_TYPE_L           (202),
		.IN_PKT_ORI_BURST_SIZE_L       (224),
		.IN_PKT_ORI_BURST_SIZE_H       (226),
		.IN_PKT_POISON_H               (76),
		.IN_PKT_POISON_L               (76),
		.IN_PKT_DATACHK_H              (80),
		.IN_PKT_DATACHK_L              (77),
		.IN_PKT_ADDRCHK_H              (84),
		.IN_PKT_ADDRCHK_L              (81),
		.IN_PKT_SAI_H                  (88),
		.IN_PKT_SAI_L                  (85),
		.IN_PKT_USER_DATA_H            (89),
		.IN_PKT_USER_DATA_L            (89),
		.IN_ST_DATA_W                  (251),
		.OUT_PKT_ADDR_H                (612),
		.OUT_PKT_ADDR_L                (576),
		.OUT_PKT_DATA_H                (511),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (575),
		.OUT_PKT_BYTEEN_L              (512),
		.OUT_PKT_BYTE_CNT_H            (629),
		.OUT_PKT_BYTE_CNT_L            (619),
		.OUT_PKT_TRANS_COMPRESSED_READ (613),
		.OUT_PKT_BURST_SIZE_H          (633),
		.OUT_PKT_BURST_SIZE_L          (631),
		.OUT_PKT_RESPONSE_STATUS_H     (655),
		.OUT_PKT_RESPONSE_STATUS_L     (654),
		.OUT_PKT_TRANS_EXCLUSIVE       (618),
		.OUT_PKT_BURST_TYPE_H          (635),
		.OUT_PKT_BURST_TYPE_L          (634),
		.OUT_PKT_ORI_BURST_SIZE_L      (656),
		.OUT_PKT_ORI_BURST_SIZE_H      (658),
		.OUT_PKT_POISON_H              (74),
		.OUT_PKT_POISON_L              (74),
		.OUT_PKT_DATACHK_H             (78),
		.OUT_PKT_DATACHK_L             (75),
		.OUT_PKT_ADDRCHK_H             (82),
		.OUT_PKT_ADDRCHK_L             (79),
		.OUT_PKT_SAI_H                 (86),
		.OUT_PKT_SAI_L                 (83),
		.OUT_PKT_EOP_OOO               (674),
		.OUT_PKT_SOP_OOO               (675),
		.OUT_PKT_USER_DATA_H           (89),
		.OUT_PKT_USER_DATA_L           (89),
		.ENABLE_OOO                    (0),
		.OUT_ST_DATA_W                 (683),
		.ST_CHANNEL_W                  (6),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0),
		.ROLE_BASED_USER               (0),
		.BITSPERBYTE                   (0),
		.SYNC_RESET                    (1)
	) dma_ss_master_s0_cmd_width_adapter (
		.clk                  (iopll_clk_avst_div2_outclk0_clk),                      //   input,    width = 1,       clk.clk
		.reset                (dma_subsys_port8_reset_reset_bridge_in_reset_reset),   //   input,    width = 1, clk_reset.reset
		.in_valid             (cmd_mux_src_valid),                                    //   input,    width = 1,      sink.valid
		.in_channel           (cmd_mux_src_channel),                                  //   input,    width = 6,          .channel
		.in_startofpacket     (cmd_mux_src_startofpacket),                            //   input,    width = 1,          .startofpacket
		.in_endofpacket       (cmd_mux_src_endofpacket),                              //   input,    width = 1,          .endofpacket
		.in_ready             (cmd_mux_src_ready),                                    //  output,    width = 1,          .ready
		.in_data              (cmd_mux_src_data),                                     //   input,  width = 251,          .data
		.out_endofpacket      (dma_ss_master_s0_cmd_width_adapter_src_endofpacket),   //  output,    width = 1,       src.endofpacket
		.out_data             (dma_ss_master_s0_cmd_width_adapter_src_data),          //  output,  width = 683,          .data
		.out_channel          (dma_ss_master_s0_cmd_width_adapter_src_channel),       //  output,    width = 6,          .channel
		.out_valid            (dma_ss_master_s0_cmd_width_adapter_src_valid),         //  output,    width = 1,          .valid
		.out_ready            (dma_ss_master_s0_cmd_width_adapter_src_ready),         //   input,    width = 1,          .ready
		.out_startofpacket    (dma_ss_master_s0_cmd_width_adapter_src_startofpacket), //  output,    width = 1,          .startofpacket
		.in_command_size_data (3'b000)                                                // (terminated),                         
	);

	dma_subsystem_altera_merlin_width_adapter_1940_qtyqhia #(
		.IN_PKT_ADDR_H                 (612),
		.IN_PKT_ADDR_L                 (576),
		.IN_PKT_DATA_H                 (511),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (575),
		.IN_PKT_BYTEEN_L               (512),
		.IN_PKT_BYTE_CNT_H             (629),
		.IN_PKT_BYTE_CNT_L             (619),
		.IN_PKT_TRANS_COMPRESSED_READ  (613),
		.IN_PKT_TRANS_WRITE            (615),
		.IN_PKT_BURSTWRAP_H            (630),
		.IN_PKT_BURSTWRAP_L            (630),
		.IN_PKT_BURST_SIZE_H           (633),
		.IN_PKT_BURST_SIZE_L           (631),
		.IN_PKT_RESPONSE_STATUS_H      (655),
		.IN_PKT_RESPONSE_STATUS_L      (654),
		.IN_PKT_TRANS_EXCLUSIVE        (618),
		.IN_PKT_BURST_TYPE_H           (635),
		.IN_PKT_BURST_TYPE_L           (634),
		.IN_PKT_ORI_BURST_SIZE_L       (656),
		.IN_PKT_ORI_BURST_SIZE_H       (658),
		.IN_PKT_POISON_H               (76),
		.IN_PKT_POISON_L               (76),
		.IN_PKT_DATACHK_H              (80),
		.IN_PKT_DATACHK_L              (77),
		.IN_PKT_ADDRCHK_H              (84),
		.IN_PKT_ADDRCHK_L              (81),
		.IN_PKT_SAI_H                  (88),
		.IN_PKT_SAI_L                  (85),
		.IN_PKT_USER_DATA_H            (89),
		.IN_PKT_USER_DATA_L            (89),
		.IN_ST_DATA_W                  (683),
		.OUT_PKT_ADDR_H                (180),
		.OUT_PKT_ADDR_L                (144),
		.OUT_PKT_DATA_H                (127),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (143),
		.OUT_PKT_BYTEEN_L              (128),
		.OUT_PKT_BYTE_CNT_H            (197),
		.OUT_PKT_BYTE_CNT_L            (187),
		.OUT_PKT_TRANS_COMPRESSED_READ (181),
		.OUT_PKT_BURST_SIZE_H          (201),
		.OUT_PKT_BURST_SIZE_L          (199),
		.OUT_PKT_RESPONSE_STATUS_H     (223),
		.OUT_PKT_RESPONSE_STATUS_L     (222),
		.OUT_PKT_TRANS_EXCLUSIVE       (186),
		.OUT_PKT_BURST_TYPE_H          (203),
		.OUT_PKT_BURST_TYPE_L          (202),
		.OUT_PKT_ORI_BURST_SIZE_L      (224),
		.OUT_PKT_ORI_BURST_SIZE_H      (226),
		.OUT_PKT_POISON_H              (74),
		.OUT_PKT_POISON_L              (74),
		.OUT_PKT_DATACHK_H             (78),
		.OUT_PKT_DATACHK_L             (75),
		.OUT_PKT_ADDRCHK_H             (82),
		.OUT_PKT_ADDRCHK_L             (79),
		.OUT_PKT_SAI_H                 (86),
		.OUT_PKT_SAI_L                 (83),
		.OUT_PKT_EOP_OOO               (242),
		.OUT_PKT_SOP_OOO               (243),
		.OUT_PKT_USER_DATA_H           (89),
		.OUT_PKT_USER_DATA_L           (89),
		.ENABLE_OOO                    (0),
		.OUT_ST_DATA_W                 (251),
		.ST_CHANNEL_W                  (6),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0),
		.ROLE_BASED_USER               (0),
		.BITSPERBYTE                   (0),
		.SYNC_RESET                    (1)
	) dma_ss_master_s0_rsp_width_adapter (
		.clk                  (iopll_clk_avst_div2_outclk0_clk),                      //   input,    width = 1,       clk.clk
		.reset                (dma_subsys_port8_reset_reset_bridge_in_reset_reset),   //   input,    width = 1, clk_reset.reset
		.in_valid             (router_006_src_valid),                                 //   input,    width = 1,      sink.valid
		.in_channel           (router_006_src_channel),                               //   input,    width = 6,          .channel
		.in_startofpacket     (router_006_src_startofpacket),                         //   input,    width = 1,          .startofpacket
		.in_endofpacket       (router_006_src_endofpacket),                           //   input,    width = 1,          .endofpacket
		.in_ready             (router_006_src_ready),                                 //  output,    width = 1,          .ready
		.in_data              (router_006_src_data),                                  //   input,  width = 683,          .data
		.out_endofpacket      (dma_ss_master_s0_rsp_width_adapter_src_endofpacket),   //  output,    width = 1,       src.endofpacket
		.out_data             (dma_ss_master_s0_rsp_width_adapter_src_data),          //  output,  width = 251,          .data
		.out_channel          (dma_ss_master_s0_rsp_width_adapter_src_channel),       //  output,    width = 6,          .channel
		.out_valid            (dma_ss_master_s0_rsp_width_adapter_src_valid),         //  output,    width = 1,          .valid
		.out_ready            (dma_ss_master_s0_rsp_width_adapter_src_ready),         //   input,    width = 1,          .ready
		.out_startofpacket    (dma_ss_master_s0_rsp_width_adapter_src_startofpacket), //  output,    width = 1,          .startofpacket
		.in_command_size_data (3'b000)                                                // (terminated),                         
	);

endmodule
