library ieee;
use ieee.std_logic_1164.all;

-- package for 32 bit register component

package reg32_component is
	component reg32
	port(
		-- input
		from_the_bus : in std_logic_vector(31 downto 0);
		clear, clock, enable : in std_logic;
		
		-- output
		to_the_bus : out std_logic_vector(31 downto 0)
	);
	end component;
end package;