{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 24 12:20:50 2013 " "Info: Processing started: Thu Oct 24 12:20:50 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/quartus/project/regfile/decoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /quartus/quartus/project/regfile/decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-structure " "Info: Found design unit 1: decoder-structure" {  } { { "../../regfile/decoder.vhd" "" { Text "C:/quartus/quartus/project/regfile/decoder.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Info: Found entity 1: decoder" {  } { { "../../regfile/decoder.vhd" "" { Text "C:/quartus/quartus/project/regfile/decoder.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/quartus/project/regfile/decoder2to4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /quartus/quartus/project/regfile/decoder2to4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder2to4-structure " "Info: Found design unit 1: decoder2to4-structure" {  } { { "../../regfile/decoder2to4.vhd" "" { Text "C:/quartus/quartus/project/regfile/decoder2to4.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decoder2to4 " "Info: Found entity 1: decoder2to4" {  } { { "../../regfile/decoder2to4.vhd" "" { Text "C:/quartus/quartus/project/regfile/decoder2to4.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/quartus/project/regfile/decoder3to8.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /quartus/quartus/project/regfile/decoder3to8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder3To8-structure " "Info: Found design unit 1: decoder3To8-structure" {  } { { "../../regfile/decoder3to8.vhd" "" { Text "C:/quartus/quartus/project/regfile/decoder3to8.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decoder3To8 " "Info: Found entity 1: decoder3To8" {  } { { "../../regfile/decoder3to8.vhd" "" { Text "C:/quartus/quartus/project/regfile/decoder3to8.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/quartus/project/regfile/decoder5to32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /quartus/quartus/project/regfile/decoder5to32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder5to32-Structure " "Info: Found design unit 1: decoder5to32-Structure" {  } { { "../../regfile/decoder5to32.vhd" "" { Text "C:/quartus/quartus/project/regfile/decoder5to32.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decoder5to32 " "Info: Found entity 1: decoder5to32" {  } { { "../../regfile/decoder5to32.vhd" "" { Text "C:/quartus/quartus/project/regfile/decoder5to32.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/quartus/project/regfile/dflipflop.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /quartus/quartus/project/regfile/dflipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dflipflop-Behavioral " "Info: Found design unit 1: dflipflop-Behavioral" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dflipflop " "Info: Found entity 1: dflipflop" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/quartus/project/regfile/reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /quartus/quartus/project/regfile/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-structure " "Info: Found design unit 1: reg-structure" {  } { { "../../regfile/reg.vhd" "" { Text "C:/quartus/quartus/project/regfile/reg.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Info: Found entity 1: reg" {  } { { "../../regfile/reg.vhd" "" { Text "C:/quartus/quartus/project/regfile/reg.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/quartus/project/regfile/regfile.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /quartus/quartus/project/regfile/regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-structure " "Info: Found design unit 1: regfile-structure" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Info: Found entity 1: regfile" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/quartus/project/hw3/alu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /quartus/quartus/project/hw3/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-structure " "Info: Found design unit 1: alu-structure" {  } { { "../../hw3/alu.vhd" "" { Text "C:/quartus/quartus/project/hw3/alu.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "../../hw3/alu.vhd" "" { Text "C:/quartus/quartus/project/hw3/alu.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/quartus/project/hw3/bitwiseand.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /quartus/quartus/project/hw3/bitwiseand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitwiseand-structure " "Info: Found design unit 1: bitwiseand-structure" {  } { { "../../hw3/bitwiseand.vhd" "" { Text "C:/quartus/quartus/project/hw3/bitwiseand.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bitwiseand " "Info: Found entity 1: bitwiseand" {  } { { "../../hw3/bitwiseand.vhd" "" { Text "C:/quartus/quartus/project/hw3/bitwiseand.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/quartus/project/hw3/bitwiseor.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /quartus/quartus/project/hw3/bitwiseor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitwiseor-structure " "Info: Found design unit 1: bitwiseor-structure" {  } { { "../../hw3/bitwiseor.vhd" "" { Text "C:/quartus/quartus/project/hw3/bitwiseor.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bitwiseor " "Info: Found entity 1: bitwiseor" {  } { { "../../hw3/bitwiseor.vhd" "" { Text "C:/quartus/quartus/project/hw3/bitwiseor.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/quartus/project/hw3/carrysaveadder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /quartus/quartus/project/hw3/carrysaveadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 carrysaveadder-structure " "Info: Found design unit 1: carrysaveadder-structure" {  } { { "../../hw3/carrysaveadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/carrysaveadder.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 carrysaveadder " "Info: Found entity 1: carrysaveadder" {  } { { "../../hw3/carrysaveadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/carrysaveadder.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/quartus/project/hw3/ls_1bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /quartus/quartus/project/hw3/ls_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ls_1bit-structure " "Info: Found design unit 1: ls_1bit-structure" {  } { { "../../hw3/ls_1bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/ls_1bit.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ls_1bit " "Info: Found entity 1: ls_1bit" {  } { { "../../hw3/ls_1bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/ls_1bit.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/quartus/project/hw3/ls_2bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /quartus/quartus/project/hw3/ls_2bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ls_2bit-structure " "Info: Found design unit 1: ls_2bit-structure" {  } { { "../../hw3/ls_2bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/ls_2bit.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ls_2bit " "Info: Found entity 1: ls_2bit" {  } { { "../../hw3/ls_2bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/ls_2bit.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/quartus/project/hw3/ls_4bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /quartus/quartus/project/hw3/ls_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ls_4bit-structure " "Info: Found design unit 1: ls_4bit-structure" {  } { { "../../hw3/ls_4bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/ls_4bit.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ls_4bit " "Info: Found entity 1: ls_4bit" {  } { { "../../hw3/ls_4bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/ls_4bit.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/quartus/project/hw3/ls_8bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /quartus/quartus/project/hw3/ls_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ls_8bit-structure " "Info: Found design unit 1: ls_8bit-structure" {  } { { "../../hw3/ls_8bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/ls_8bit.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ls_8bit " "Info: Found entity 1: ls_8bit" {  } { { "../../hw3/ls_8bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/ls_8bit.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/quartus/project/hw3/ls_16bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /quartus/quartus/project/hw3/ls_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ls_16bit-structure " "Info: Found design unit 1: ls_16bit-structure" {  } { { "../../hw3/ls_16bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/ls_16bit.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ls_16bit " "Info: Found entity 1: ls_16bit" {  } { { "../../hw3/ls_16bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/ls_16bit.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/quartus/project/hw3/ls_32bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /quartus/quartus/project/hw3/ls_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ls_32bit-structure " "Info: Found design unit 1: ls_32bit-structure" {  } { { "../../hw3/ls_32bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/ls_32bit.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ls_32bit " "Info: Found entity 1: ls_32bit" {  } { { "../../hw3/ls_32bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/ls_32bit.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/quartus/project/hw3/onebitadder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /quartus/quartus/project/hw3/onebitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 onebitadder-structure " "Info: Found design unit 1: onebitadder-structure" {  } { { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 onebitadder " "Info: Found entity 1: onebitadder" {  } { { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/quartus/project/hw3/rs_1bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /quartus/quartus/project/hw3/rs_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rs_1bit-structure " "Info: Found design unit 1: rs_1bit-structure" {  } { { "../../hw3/rs_1bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_1bit.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rs_1bit " "Info: Found entity 1: rs_1bit" {  } { { "../../hw3/rs_1bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_1bit.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/quartus/project/hw3/rs_2bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /quartus/quartus/project/hw3/rs_2bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rs_2bit-structure " "Info: Found design unit 1: rs_2bit-structure" {  } { { "../../hw3/rs_2bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_2bit.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rs_2bit " "Info: Found entity 1: rs_2bit" {  } { { "../../hw3/rs_2bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_2bit.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/quartus/project/hw3/rs_4bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /quartus/quartus/project/hw3/rs_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rs_4bit-structure " "Info: Found design unit 1: rs_4bit-structure" {  } { { "../../hw3/rs_4bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_4bit.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rs_4bit " "Info: Found entity 1: rs_4bit" {  } { { "../../hw3/rs_4bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_4bit.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/quartus/project/hw3/rs_8bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /quartus/quartus/project/hw3/rs_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rs_8bit-structure " "Info: Found design unit 1: rs_8bit-structure" {  } { { "../../hw3/rs_8bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_8bit.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rs_8bit " "Info: Found entity 1: rs_8bit" {  } { { "../../hw3/rs_8bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_8bit.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/quartus/project/hw3/rs_16bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /quartus/quartus/project/hw3/rs_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rs_16bit-structure " "Info: Found design unit 1: rs_16bit-structure" {  } { { "../../hw3/rs_16bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_16bit.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rs_16bit " "Info: Found entity 1: rs_16bit" {  } { { "../../hw3/rs_16bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_16bit.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/quartus/project/hw3/rs_32bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /quartus/quartus/project/hw3/rs_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rs_32bit-structure " "Info: Found design unit 1: rs_32bit-structure" {  } { { "../../hw3/rs_32bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_32bit.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rs_32bit " "Info: Found entity 1: rs_32bit" {  } { { "../../hw3/rs_32bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_32bit.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/quartus/project/hw3/tristate.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /quartus/quartus/project/hw3/tristate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tristate-behavioral " "Info: Found design unit 1: tristate-behavioral" {  } { { "../../hw3/tristate.vhd" "" { Text "C:/quartus/quartus/project/hw3/tristate.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Info: Found entity 1: tristate" {  } { { "../../hw3/tristate.vhd" "" { Text "C:/quartus/quartus/project/hw3/tristate.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/quartus/project/hw4/add_sub_16.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /quartus/quartus/project/hw4/add_sub_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_sub_16-structure " "Info: Found design unit 1: add_sub_16-structure" {  } { { "../../hw4/add_sub_16.vhd" "" { Text "C:/quartus/quartus/project/hw4/add_sub_16.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 add_sub_16 " "Info: Found entity 1: add_sub_16" {  } { { "../../hw4/add_sub_16.vhd" "" { Text "C:/quartus/quartus/project/hw4/add_sub_16.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/quartus/project/hw4/counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /quartus/quartus/project/hw4/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-Behavioral " "Info: Found design unit 1: counter-Behavioral" {  } { { "../../hw4/counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Info: Found entity 1: counter" {  } { { "../../hw4/counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/quartus/project/hw4/fsm.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /quartus/quartus/project/hw4/fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-Behavioral " "Info: Found design unit 1: FSM-Behavioral" {  } { { "../../hw4/FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Info: Found entity 1: FSM" {  } { { "../../hw4/FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/quartus/project/hw4/multdiv.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /quartus/quartus/project/hw4/multdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multdiv-structure " "Info: Found design unit 1: multdiv-structure" {  } { { "../../hw4/multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 multdiv " "Info: Found entity 1: multdiv" {  } { { "../../hw4/multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/quartus/project/hw4/negate_16.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /quartus/quartus/project/hw4/negate_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 negate_16-structure " "Info: Found design unit 1: negate_16-structure" {  } { { "../../hw4/negate_16.vhd" "" { Text "C:/quartus/quartus/project/hw4/negate_16.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 negate_16 " "Info: Found entity 1: negate_16" {  } { { "../../hw4/negate_16.vhd" "" { Text "C:/quartus/quartus/project/hw4/negate_16.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/quartus/project/hw4/or_16.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /quartus/quartus/project/hw4/or_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_16-structure " "Info: Found design unit 1: or_16-structure" {  } { { "../../hw4/or_16.vhd" "" { Text "C:/quartus/quartus/project/hw4/or_16.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 or_16 " "Info: Found entity 1: or_16" {  } { { "../../hw4/or_16.vhd" "" { Text "C:/quartus/quartus/project/hw4/or_16.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/quartus/project/hw4/reg_16.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /quartus/quartus/project/hw4/reg_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_16-structure " "Info: Found design unit 1: reg_16-structure" {  } { { "../../hw4/reg_16.vhd" "" { Text "C:/quartus/quartus/project/hw4/reg_16.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg_16 " "Info: Found entity 1: reg_16" {  } { { "../../hw4/reg_16.vhd" "" { Text "C:/quartus/quartus/project/hw4/reg_16.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processor-Structure " "Info: Found design unit 1: processor-Structure" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/ECE552FinalProject/5_stage_pipeline/processor.vhd" 30 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 processor " "Info: Found entity 1: processor" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/ECE552FinalProject/5_stage_pipeline/processor.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file imem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 imem-SYN " "Info: Found design unit 1: imem-SYN" {  } { { "imem.vhd" "" { Text "C:/quartus/quartus/project/ECE552FinalProject/5_stage_pipeline/imem.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 imem " "Info: Found entity 1: imem" {  } { { "imem.vhd" "" { Text "C:/quartus/quartus/project/ECE552FinalProject/5_stage_pipeline/imem.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dmem-SYN " "Info: Found design unit 1: dmem-SYN" {  } { { "dmem.vhd" "" { Text "C:/quartus/quartus/project/ECE552FinalProject/5_stage_pipeline/dmem.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Info: Found entity 1: dmem" {  } { { "dmem.vhd" "" { Text "C:/quartus/quartus/project/ECE552FinalProject/5_stage_pipeline/dmem.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-structure " "Info: Found design unit 1: pc-structure" {  } { { "pc.vhd" "" { Text "C:/quartus/quartus/project/ECE552FinalProject/5_stage_pipeline/pc.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Info: Found entity 1: pc" {  } { { "pc.vhd" "" { Text "C:/quartus/quartus/project/ECE552FinalProject/5_stage_pipeline/pc.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_one.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file add_one.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_one-structure " "Info: Found design unit 1: add_one-structure" {  } { { "add_one.vhd" "" { Text "C:/quartus/quartus/project/ECE552FinalProject/5_stage_pipeline/add_one.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 add_one " "Info: Found entity 1: add_one" {  } { { "add_one.vhd" "" { Text "C:/quartus/quartus/project/ECE552FinalProject/5_stage_pipeline/add_one.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/quartus/project/hw4/reg_32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /quartus/quartus/project/hw4/reg_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_32-structure " "Info: Found design unit 1: reg_32-structure" {  } { { "../../hw4/reg_32.vhd" "" { Text "C:/quartus/quartus/project/hw4/reg_32.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg_32 " "Info: Found entity 1: reg_32" {  } { { "../../hw4/reg_32.vhd" "" { Text "C:/quartus/quartus/project/hw4/reg_32.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sx_17to32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sx_17to32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sx_17to32-Structure " "Info: Found design unit 1: sx_17to32-Structure" {  } { { "sx_17to32.vhd" "" { Text "C:/quartus/quartus/project/ECE552FinalProject/5_stage_pipeline/sx_17to32.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sx_17to32 " "Info: Found entity 1: sx_17to32" {  } { { "sx_17to32.vhd" "" { Text "C:/quartus/quartus/project/ECE552FinalProject/5_stage_pipeline/sx_17to32.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitfulladder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file onebitfulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 onebitfulladder-structure " "Info: Found design unit 1: onebitfulladder-structure" {  } { { "onebitfulladder.vhd" "" { Text "C:/quartus/quartus/project/ECE552FinalProject/5_stage_pipeline/onebitfulladder.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 onebitfulladder " "Info: Found entity 1: onebitfulladder" {  } { { "onebitfulladder.vhd" "" { Text "C:/quartus/quartus/project/ECE552FinalProject/5_stage_pipeline/onebitfulladder.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "three_inputs_adder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file three_inputs_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 three_inputs_adder-structure " "Info: Found design unit 1: three_inputs_adder-structure" {  } { { "three_inputs_adder.vhd" "" { Text "C:/quartus/quartus/project/ECE552FinalProject/5_stage_pipeline/three_inputs_adder.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 three_inputs_adder " "Info: Found entity 1: three_inputs_adder" {  } { { "three_inputs_adder.vhd" "" { Text "C:/quartus/quartus/project/ECE552FinalProject/5_stage_pipeline/three_inputs_adder.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addr_eq.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file addr_eq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addr_eq-Structure " "Info: Found design unit 1: addr_eq-Structure" {  } { { "addr_eq.vhd" "" { Text "C:/quartus/quartus/project/ECE552FinalProject/5_stage_pipeline/addr_eq.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 addr_eq " "Info: Found entity 1: addr_eq" {  } { { "addr_eq.vhd" "" { Text "C:/quartus/quartus/project/ECE552FinalProject/5_stage_pipeline/addr_eq.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file count.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count-Behavioral " "Info: Found design unit 1: count-Behavioral" {  } { { "count.vhd" "" { Text "C:/quartus/quartus/project/ECE552FinalProject/5_stage_pipeline/count.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 count " "Info: Found entity 1: count" {  } { { "count.vhd" "" { Text "C:/quartus/quartus/project/ECE552FinalProject/5_stage_pipeline/count.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_d.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file processor_d.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processor_d-Structure " "Info: Found design unit 1: processor_d-Structure" {  } { { "processor_d.vhd" "" { Text "C:/quartus/quartus/project/ECE552FinalProject/5_stage_pipeline/processor_d.vhd" 29 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 processor_d " "Info: Found entity 1: processor_d" {  } { { "processor_d.vhd" "" { Text "C:/quartus/quartus/project/ECE552FinalProject/5_stage_pipeline/processor_d.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pc_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc_reg-structure " "Info: Found design unit 1: pc_reg-structure" {  } { { "pc_reg.vhd" "" { Text "C:/quartus/quartus/project/ECE552FinalProject/5_stage_pipeline/pc_reg.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pc_reg " "Info: Found entity 1: pc_reg" {  } { { "pc_reg.vhd" "" { Text "C:/quartus/quartus/project/ECE552FinalProject/5_stage_pipeline/pc_reg.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator_32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file comparator_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator_32-structure " "Info: Found design unit 1: comparator_32-structure" {  } { { "comparator_32.vhd" "" { Text "C:/quartus/quartus/project/ECE552FinalProject/5_stage_pipeline/comparator_32.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 comparator_32 " "Info: Found entity 1: comparator_32" {  } { { "comparator_32.vhd" "" { Text "C:/quartus/quartus/project/ECE552FinalProject/5_stage_pipeline/comparator_32.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_ctrl.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file input_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 input_ctrl-behavioral " "Info: Found design unit 1: input_ctrl-behavioral" {  } { { "input_ctrl.vhd" "" { Text "C:/quartus/quartus/project/ECE552FinalProject/5_stage_pipeline/input_ctrl.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 input_ctrl " "Info: Found entity 1: input_ctrl" {  } { { "input_ctrl.vhd" "" { Text "C:/quartus/quartus/project/ECE552FinalProject/5_stage_pipeline/input_ctrl.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_ctrl.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file led_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led_ctrl-Structure " "Info: Found design unit 1: led_ctrl-Structure" {  } { { "led_ctrl.vhd" "" { Text "C:/quartus/quartus/project/ECE552FinalProject/5_stage_pipeline/led_ctrl.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 led_ctrl " "Info: Found entity 1: led_ctrl" {  } { { "led_ctrl.vhd" "" { Text "C:/quartus/quartus/project/ECE552FinalProject/5_stage_pipeline/led_ctrl.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_6.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file decoder_6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_6-Structure " "Info: Found design unit 1: decoder_6-Structure" {  } { { "decoder_6.vhd" "" { Text "C:/quartus/quartus/project/ECE552FinalProject/5_stage_pipeline/decoder_6.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decoder_6 " "Info: Found entity 1: decoder_6" {  } { { "decoder_6.vhd" "" { Text "C:/quartus/quartus/project/ECE552FinalProject/5_stage_pipeline/decoder_6.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_test.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file led_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led_test-Structure " "Info: Found design unit 1: led_test-Structure" {  } { { "led_test.vhd" "" { Text "C:/quartus/quartus/project/ECE552FinalProject/5_stage_pipeline/led_test.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 led_test " "Info: Found entity 1: led_test" {  } { { "led_test.vhd" "" { Text "C:/quartus/quartus/project/ECE552FinalProject/5_stage_pipeline/led_test.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "preset.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file preset.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 preset-Behavioral " "Info: Found design unit 1: preset-Behavioral" {  } { { "preset.vhd" "" { Text "C:/quartus/quartus/project/ECE552FinalProject/5_stage_pipeline/preset.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 preset " "Info: Found entity 1: preset" {  } { { "preset.vhd" "" { Text "C:/quartus/quartus/project/ECE552FinalProject/5_stage_pipeline/preset.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "assert_signal.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file assert_signal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 assert_signal-Behavioral " "Info: Found design unit 1: assert_signal-Behavioral" {  } { { "assert_signal.vhd" "" { Text "C:/quartus/quartus/project/ECE552FinalProject/5_stage_pipeline/assert_signal.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 assert_signal " "Info: Found entity 1: assert_signal" {  } { { "assert_signal.vhd" "" { Text "C:/quartus/quartus/project/ECE552FinalProject/5_stage_pipeline/assert_signal.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "set_falling_clock.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file set_falling_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 set_falling_clock-Behavioral " "Info: Found design unit 1: set_falling_clock-Behavioral" {  } { { "set_falling_clock.vhd" "" { Text "C:/quartus/quartus/project/ECE552FinalProject/5_stage_pipeline/set_falling_clock.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 set_falling_clock " "Info: Found entity 1: set_falling_clock" {  } { { "set_falling_clock.vhd" "" { Text "C:/quartus/quartus/project/ECE552FinalProject/5_stage_pipeline/set_falling_clock.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Info: Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctrl_pc_set_delay processor.vhd(184) " "Warning (10036): Verilog HDL or VHDL warning at processor.vhd(184): object \"ctrl_pc_set_delay\" assigned a value but never read" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/ECE552FinalProject/5_stage_pipeline/processor.vhd" 184 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pc_XM processor.vhd(192) " "Warning (10036): Verilog HDL or VHDL warning at processor.vhd(192): object \"pc_XM\" assigned a value but never read" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/ECE552FinalProject/5_stage_pipeline/processor.vhd" 192 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_32 reg_32:IRlatch_DX " "Info: Elaborating entity \"reg_32\" for hierarchy \"reg_32:IRlatch_DX\"" {  } { { "processor.vhd" "IRlatch_DX" { Text "C:/quartus/quartus/project/ECE552FinalProject/5_stage_pipeline/processor.vhd" 254 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dflipflop reg_32:IRlatch_DX\|dflipflop:\\G1:31:d " "Info: Elaborating entity \"dflipflop\" for hierarchy \"reg_32:IRlatch_DX\|dflipflop:\\G1:31:d\"" {  } { { "../../hw4/reg_32.vhd" "\\G1:31:d" { Text "C:/quartus/quartus/project/hw4/reg_32.vhd" 22 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:pc_counter " "Info: Elaborating entity \"pc\" for hierarchy \"pc:pc_counter\"" {  } { { "processor.vhd" "pc_counter" { Text "C:/quartus/quartus/project/ECE552FinalProject/5_stage_pipeline/processor.vhd" 273 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_reg pc:pc_counter\|pc_reg:pc_counter " "Info: Elaborating entity \"pc_reg\" for hierarchy \"pc:pc_counter\|pc_reg:pc_counter\"" {  } { { "pc.vhd" "pc_counter" { Text "C:/quartus/quartus/project/ECE552FinalProject/5_stage_pipeline/pc.vhd" 30 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_one pc:pc_counter\|add_one:adder " "Info: Elaborating entity \"add_one\" for hierarchy \"pc:pc_counter\|add_one:adder\"" {  } { { "pc.vhd" "adder" { Text "C:/quartus/quartus/project/ECE552FinalProject/5_stage_pipeline/pc.vhd" 31 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onebitfulladder pc:pc_counter\|add_one:adder\|onebitfulladder:\\G1:0:adder2 " "Info: Elaborating entity \"onebitfulladder\" for hierarchy \"pc:pc_counter\|add_one:adder\|onebitfulladder:\\G1:0:adder2\"" {  } { { "add_one.vhd" "\\G1:0:adder2" { Text "C:/quartus/quartus/project/ECE552FinalProject/5_stage_pipeline/add_one.vhd" 22 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "three_inputs_adder three_inputs_adder:pc_add_1_add_N " "Info: Elaborating entity \"three_inputs_adder\" for hierarchy \"three_inputs_adder:pc_add_1_add_N\"" {  } { { "processor.vhd" "pc_add_1_add_N" { Text "C:/quartus/quartus/project/ECE552FinalProject/5_stage_pipeline/processor.vhd" 300 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onebitadder three_inputs_adder:pc_add_1_add_N\|onebitadder:\\IFF2:31:IFF3:31:G1:G3:halfadder1 " "Info: Elaborating entity \"onebitadder\" for hierarchy \"three_inputs_adder:pc_add_1_add_N\|onebitadder:\\IFF2:31:IFF3:31:G1:G3:halfadder1\"" {  } { { "three_inputs_adder.vhd" "\\IFF2:31:IFF3:31:G1:G3:halfadder1" { Text "C:/quartus/quartus/project/ECE552FinalProject/5_stage_pipeline/three_inputs_adder.vhd" 39 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_ctrl input_ctrl:input_control " "Info: Elaborating entity \"input_ctrl\" for hierarchy \"input_ctrl:input_control\"" {  } { { "processor.vhd" "input_control" { Text "C:/quartus/quartus/project/ECE552FinalProject/5_stage_pipeline/processor.vhd" 303 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_6 decoder_6:decode " "Info: Elaborating entity \"decoder_6\" for hierarchy \"decoder_6:decode\"" {  } { { "processor.vhd" "decode" { Text "C:/quartus/quartus/project/ECE552FinalProject/5_stage_pipeline/processor.vhd" 304 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_ctrl led_ctrl:output_control " "Info: Elaborating entity \"led_ctrl\" for hierarchy \"led_ctrl:output_control\"" {  } { { "processor.vhd" "output_control" { Text "C:/quartus/quartus/project/ECE552FinalProject/5_stage_pipeline/processor.vhd" 305 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assert_signal led_ctrl:output_control\|assert_signal:assert9 " "Info: Elaborating entity \"assert_signal\" for hierarchy \"led_ctrl:output_control\|assert_signal:assert9\"" {  } { { "led_ctrl.vhd" "assert9" { Text "C:/quartus/quartus/project/ECE552FinalProject/5_stage_pipeline/led_ctrl.vhd" 51 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset assert_signal.vhd(28) " "Warning (10492): VHDL Process Statement warning at assert_signal.vhd(28): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "assert_signal.vhd" "" { Text "C:/quartus/quartus/project/ECE552FinalProject/5_stage_pipeline/assert_signal.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator_32 comparator_32:compare " "Info: Elaborating entity \"comparator_32\" for hierarchy \"comparator_32:compare\"" {  } { { "processor.vhd" "compare" { Text "C:/quartus/quartus/project/ECE552FinalProject/5_stage_pipeline/processor.vhd" 308 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carrysaveadder comparator_32:compare\|carrysaveadder:subtraction " "Info: Elaborating entity \"carrysaveadder\" for hierarchy \"comparator_32:compare\|carrysaveadder:subtraction\"" {  } { { "comparator_32.vhd" "subtraction" { Text "C:/quartus/quartus/project/ECE552FinalProject/5_stage_pipeline/comparator_32.vhd" 22 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:instr_memory " "Info: Elaborating entity \"imem\" for hierarchy \"imem:instr_memory\"" {  } { { "processor.vhd" "instr_memory" { Text "C:/quartus/quartus/project/ECE552FinalProject/5_stage_pipeline/processor.vhd" 320 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram imem:instr_memory\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"imem:instr_memory\|altsyncram:altsyncram_component\"" {  } { { "imem.vhd" "altsyncram_component" { Text "C:/quartus/quartus/project/ECE552FinalProject/5_stage_pipeline/imem.vhd" 86 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "imem:instr_memory\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"imem:instr_memory\|altsyncram:altsyncram_component\"" {  } { { "imem.vhd" "" { Text "C:/quartus/quartus/project/ECE552FinalProject/5_stage_pipeline/imem.vhd" 86 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "imem:instr_memory\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"imem:instr_memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Info: Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file imem.mif " "Info: Parameter \"init_file\" = \"imem.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Info: Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Info: Parameter \"widthad_a\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "imem.vhd" "" { Text "C:/quartus/quartus/project/ECE552FinalProject/5_stage_pipeline/imem.vhd" 86 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7h81.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_7h81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7h81 " "Info: Found entity 1: altsyncram_7h81" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/ECE552FinalProject/5_stage_pipeline/db/altsyncram_7h81.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7h81 imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated " "Info: Elaborating entity \"altsyncram_7h81\" for hierarchy \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "4 4096 0 1 1 " "Warning: 4 out of 4096 addresses are uninitialized. The Quartus II software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "66 69 " "Warning: Addresses ranging from 66 to 69 are not initialized" {  } { { "C:/quartus/quartus/project/ECE552FinalProject/5_stage_pipeline/imem.mif" "" { Text "C:/quartus/quartus/project/ECE552FinalProject/5_stage_pipeline/imem.mif" 1 -1 0 } }  } 0 0 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "" 0 -1}  } { { "C:/quartus/quartus/project/ECE552FinalProject/5_stage_pipeline/imem.mif" "" { Text "C:/quartus/quartus/project/ECE552FinalProject/5_stage_pipeline/imem.mif" 1 -1 0 } }  } 0 0 "%1!u! out of %2!d! addresses are uninitialized. The Quartus II software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:data_memory " "Info: Elaborating entity \"dmem\" for hierarchy \"dmem:data_memory\"" {  } { { "processor.vhd" "data_memory" { Text "C:/quartus/quartus/project/ECE552FinalProject/5_stage_pipeline/processor.vhd" 321 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dmem:data_memory\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"dmem:data_memory\|altsyncram:altsyncram_component\"" {  } { { "dmem.vhd" "altsyncram_component" { Text "C:/quartus/quartus/project/ECE552FinalProject/5_stage_pipeline/dmem.vhd" 89 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "dmem:data_memory\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"dmem:data_memory\|altsyncram:altsyncram_component\"" {  } { { "dmem.vhd" "" { Text "C:/quartus/quartus/project/ECE552FinalProject/5_stage_pipeline/dmem.vhd" 89 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dmem:data_memory\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"dmem:data_memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file dmem.mif " "Info: Parameter \"init_file\" = \"dmem.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Info: Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Info: Parameter \"widthad_a\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "dmem.vhd" "" { Text "C:/quartus/quartus/project/ECE552FinalProject/5_stage_pipeline/dmem.vhd" 89 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vqc1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_vqc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vqc1 " "Info: Found entity 1: altsyncram_vqc1" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/ECE552FinalProject/5_stage_pipeline/db/altsyncram_vqc1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vqc1 dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated " "Info: Elaborating entity \"altsyncram_vqc1\" for hierarchy \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_compo " "Info: Elaborating entity \"alu\" for hierarchy \"alu:alu_compo\"" {  } { { "processor.vhd" "alu_compo" { Text "C:/quartus/quartus/project/ECE552FinalProject/5_stage_pipeline/processor.vhd" 350 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs_32bit alu:alu_compo\|rs_32bit:rightshift " "Info: Elaborating entity \"rs_32bit\" for hierarchy \"alu:alu_compo\|rs_32bit:rightshift\"" {  } { { "../../hw3/alu.vhd" "rightshift" { Text "C:/quartus/quartus/project/hw3/alu.vhd" 60 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs_16bit alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16 " "Info: Elaborating entity \"rs_16bit\" for hierarchy \"alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\"" {  } { { "../../hw3/rs_32bit.vhd" "rs16" { Text "C:/quartus/quartus/project/hw3/rs_32bit.vhd" 43 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs_8bit alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8 " "Info: Elaborating entity \"rs_8bit\" for hierarchy \"alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\"" {  } { { "../../hw3/rs_32bit.vhd" "rs8" { Text "C:/quartus/quartus/project/hw3/rs_32bit.vhd" 44 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs_4bit alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4 " "Info: Elaborating entity \"rs_4bit\" for hierarchy \"alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\"" {  } { { "../../hw3/rs_32bit.vhd" "rs4" { Text "C:/quartus/quartus/project/hw3/rs_32bit.vhd" 45 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs_2bit alu:alu_compo\|rs_32bit:rightshift\|rs_2bit:rs2 " "Info: Elaborating entity \"rs_2bit\" for hierarchy \"alu:alu_compo\|rs_32bit:rightshift\|rs_2bit:rs2\"" {  } { { "../../hw3/rs_32bit.vhd" "rs2" { Text "C:/quartus/quartus/project/hw3/rs_32bit.vhd" 46 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs_1bit alu:alu_compo\|rs_32bit:rightshift\|rs_1bit:rs1 " "Info: Elaborating entity \"rs_1bit\" for hierarchy \"alu:alu_compo\|rs_32bit:rightshift\|rs_1bit:rs1\"" {  } { { "../../hw3/rs_32bit.vhd" "rs1" { Text "C:/quartus/quartus/project/hw3/rs_32bit.vhd" 47 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ls_32bit alu:alu_compo\|ls_32bit:leftshift " "Info: Elaborating entity \"ls_32bit\" for hierarchy \"alu:alu_compo\|ls_32bit:leftshift\"" {  } { { "../../hw3/alu.vhd" "leftshift" { Text "C:/quartus/quartus/project/hw3/alu.vhd" 61 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ls_16bit alu:alu_compo\|ls_32bit:leftshift\|ls_16bit:ls16 " "Info: Elaborating entity \"ls_16bit\" for hierarchy \"alu:alu_compo\|ls_32bit:leftshift\|ls_16bit:ls16\"" {  } { { "../../hw3/ls_32bit.vhd" "ls16" { Text "C:/quartus/quartus/project/hw3/ls_32bit.vhd" 43 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ls_8bit alu:alu_compo\|ls_32bit:leftshift\|ls_8bit:ls8 " "Info: Elaborating entity \"ls_8bit\" for hierarchy \"alu:alu_compo\|ls_32bit:leftshift\|ls_8bit:ls8\"" {  } { { "../../hw3/ls_32bit.vhd" "ls8" { Text "C:/quartus/quartus/project/hw3/ls_32bit.vhd" 44 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ls_4bit alu:alu_compo\|ls_32bit:leftshift\|ls_4bit:ls4 " "Info: Elaborating entity \"ls_4bit\" for hierarchy \"alu:alu_compo\|ls_32bit:leftshift\|ls_4bit:ls4\"" {  } { { "../../hw3/ls_32bit.vhd" "ls4" { Text "C:/quartus/quartus/project/hw3/ls_32bit.vhd" 45 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ls_2bit alu:alu_compo\|ls_32bit:leftshift\|ls_2bit:ls2 " "Info: Elaborating entity \"ls_2bit\" for hierarchy \"alu:alu_compo\|ls_32bit:leftshift\|ls_2bit:ls2\"" {  } { { "../../hw3/ls_32bit.vhd" "ls2" { Text "C:/quartus/quartus/project/hw3/ls_32bit.vhd" 46 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ls_1bit alu:alu_compo\|ls_32bit:leftshift\|ls_1bit:ls1 " "Info: Elaborating entity \"ls_1bit\" for hierarchy \"alu:alu_compo\|ls_32bit:leftshift\|ls_1bit:ls1\"" {  } { { "../../hw3/ls_32bit.vhd" "ls1" { Text "C:/quartus/quartus/project/hw3/ls_32bit.vhd" 47 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitwiseor alu:alu_compo\|bitwiseor:op_or " "Info: Elaborating entity \"bitwiseor\" for hierarchy \"alu:alu_compo\|bitwiseor:op_or\"" {  } { { "../../hw3/alu.vhd" "op_or" { Text "C:/quartus/quartus/project/hw3/alu.vhd" 62 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitwiseand alu:alu_compo\|bitwiseand:op_and " "Info: Elaborating entity \"bitwiseand\" for hierarchy \"alu:alu_compo\|bitwiseand:op_and\"" {  } { { "../../hw3/alu.vhd" "op_and" { Text "C:/quartus/quartus/project/hw3/alu.vhd" 63 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate alu:alu_compo\|tristate:control1 " "Info: Elaborating entity \"tristate\" for hierarchy \"alu:alu_compo\|tristate:control1\"" {  } { { "../../hw3/alu.vhd" "control1" { Text "C:/quartus/quartus/project/hw3/alu.vhd" 65 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:register_file " "Info: Elaborating entity \"regfile\" for hierarchy \"regfile:register_file\"" {  } { { "processor.vhd" "register_file" { Text "C:/quartus/quartus/project/ECE552FinalProject/5_stage_pipeline/processor.vhd" 352 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder5to32 regfile:register_file\|decoder5to32:write_decoder " "Info: Elaborating entity \"decoder5to32\" for hierarchy \"regfile:register_file\|decoder5to32:write_decoder\"" {  } { { "../../regfile/regfile.vhd" "write_decoder" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 37 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder2to4 regfile:register_file\|decoder5to32:write_decoder\|decoder2to4:Dec_left " "Info: Elaborating entity \"decoder2to4\" for hierarchy \"regfile:register_file\|decoder5to32:write_decoder\|decoder2to4:Dec_left\"" {  } { { "../../regfile/decoder5to32.vhd" "Dec_left" { Text "C:/quartus/quartus/project/regfile/decoder5to32.vhd" 28 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder3To8 regfile:register_file\|decoder5to32:write_decoder\|decoder3To8:\\G1:0:Dec_ri " "Info: Elaborating entity \"decoder3To8\" for hierarchy \"regfile:register_file\|decoder5to32:write_decoder\|decoder3To8:\\G1:0:Dec_ri\"" {  } { { "../../regfile/decoder5to32.vhd" "\\G1:0:Dec_ri" { Text "C:/quartus/quartus/project/regfile/decoder5to32.vhd" 30 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg regfile:register_file\|reg:\\IFF:1:G2:regcomp " "Info: Elaborating entity \"reg\" for hierarchy \"regfile:register_file\|reg:\\IFF:1:G2:regcomp\"" {  } { { "../../regfile/regfile.vhd" "\\IFF:1:G2:regcomp" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 46 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sx_17to32 sx_17to32:sign_extension_dx " "Info: Elaborating entity \"sx_17to32\" for hierarchy \"sx_17to32:sign_extension_dx\"" {  } { { "processor.vhd" "sign_extension_dx" { Text "C:/quartus/quartus/project/ECE552FinalProject/5_stage_pipeline/processor.vhd" 364 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_eq addr_eq:rsDX_eq_rdXM " "Info: Elaborating entity \"addr_eq\" for hierarchy \"addr_eq:rsDX_eq_rdXM\"" {  } { { "processor.vhd" "rsDX_eq_rdXM" { Text "C:/quartus/quartus/project/ECE552FinalProject/5_stage_pipeline/processor.vhd" 367 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 5 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "252 " "Info: Peak virtual memory: 252 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 24 12:21:02 2013 " "Info: Processing ended: Thu Oct 24 12:21:02 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Info: Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
