FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
#include <stdlib.h>
#if defined(__i386__) || defined(__x86_64__)
#define barrier() asm volatile("" ::: "memory")
#define virt_mb() __sync_synchronize()
#define virt_rmb() barrier()
#define virt_wmb() barrier()
/* Atomic store should be enough, but gcc generates worse code in that case. */
#define virt_store_mb(var, value)  do { \
	typeof(var) virt_store_mb_value = (value); \
	__atomic_exchange(&(var), &virt_store_mb_value, &virt_store_mb_value, \
			  __ATOMIC_SEQ_CST); \
	barrier(); \
} while (0);
/* Weak barriers should be used. If not - it's a bug */
# define mb() abort()
# define dma_rmb() abort()
# define dma_wmb() abort()
#elif defined(__aarch64__)
#define dmb(opt) asm volatile("dmb " #opt : : : "memory")
#define virt_mb() __sync_synchronize()
#define virt_rmb() dmb(ishld)
#define virt_wmb() dmb(ishst)
#define virt_store_mb(var, value)  do { WRITE_ONCE(var, value); dmb(ish); } while (0)
/* Weak barriers should be used. If not - it's a bug */
# define mb() abort()
/* bench 3720.4.0 8a278772b99f */
/* bench 3720.4.1 b49577cb5420 */
/* bench 3720.4.2 e1a944debb8b */
/* bench 3720.4.3 f57c1a578083 */
/* bench 3720.4.4 3a42ca26e9c5 */
/* bench 3720.4.5 5b0cf521b6aa */
/* bench 3720.4.6 c3fe1347bcd9 */
/* bench 3720.4.7 d2d5acd9950f */
/* bench 3720.4.8 d93ce90c45e8 */
/* bench 3720.4.9 7f3c35713c4f */
/* bench 3720.4.10 7943ad9c5f37 */
/* bench 3720.4.11 65becc923712 */
/* bench 3720.4.12 447486f60dbc */
# define dma_wmb() abort()
#else
#error Please fill in barrier macros
#endif

