Analysis & Synthesis report for lab8
Fri Dec 14 19:38:53 2018
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |tetris_top|rotate_block:rotate_block_inst|current_state
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Registers Packed Into Inferred Megafunctions
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for O_block:O_block_inst|altsyncram:OCM_rtl_0|altsyncram_4g61:auto_generated
 18. Source assignments for Z_horiz_block:Z_horiz_block_inst|altsyncram:OCM_rtl_0|altsyncram_k771:auto_generated
 19. Source assignments for S_horiz_block:S_horiz_block_inst|altsyncram:OCM_rtl_0|altsyncram_e471:auto_generated
 20. Source assignments for I_horiz_block:I_horiz_block_inst|altsyncram:OCM_rtl_0|altsyncram_8171:auto_generated
 21. Source assignments for L_right_block:L_right_block_inst|altsyncram:OCM_rtl_0|altsyncram_g671:auto_generated
 22. Source assignments for J_left_block:J_left_block_inst|altsyncram:OCM_rtl_0|altsyncram_3071:auto_generated
 23. Source assignments for T_down_block:T_down_block_inst|altsyncram:OCM_rtl_0|altsyncram_n371:auto_generated
 24. Source assignments for Z_vert_block:Z_vert_block_inst|altsyncram:OCM_rtl_0|altsyncram_3471:auto_generated
 25. Source assignments for S_vert_block:S_vert_block_inst|altsyncram:OCM_rtl_0|altsyncram_s071:auto_generated
 26. Source assignments for I_vert_block:I_vert_block_inst|altsyncram:OCM_rtl_0|altsyncram_m271:auto_generated
 27. Source assignments for L_down_block:L_down_block_inst|altsyncram:OCM_rtl_0|altsyncram_e371:auto_generated
 28. Source assignments for J_up_block:J_up_block_inst|altsyncram:OCM_rtl_0|altsyncram_bv61:auto_generated
 29. Source assignments for T_left_block:T_left_block_inst|altsyncram:OCM_rtl_0|altsyncram_t271:auto_generated
 30. Source assignments for L_up_block:L_up_block_inst|altsyncram:OCM_rtl_0|altsyncram_tv61:auto_generated
 31. Source assignments for J_down_block:J_down_block_inst|altsyncram:OCM_rtl_0|altsyncram_j371:auto_generated
 32. Source assignments for T_right_block:T_right_block_inst|altsyncram:OCM_rtl_0|altsyncram_kc71:auto_generated
 33. Source assignments for L_left_block:L_left_block_inst|altsyncram:OCM_rtl_0|altsyncram_v571:auto_generated
 34. Source assignments for J_right_block:J_right_block_inst|altsyncram:OCM_rtl_0|altsyncram_qa71:auto_generated
 35. Source assignments for T_up_block:T_up_block_inst|altsyncram:OCM_rtl_0|altsyncram_vu61:auto_generated
 36. Source assignments for score:score_inst|altsyncram:OCM_rtl_0|altsyncram_bb61:auto_generated
 37. Source assignments for tetris_logo:tetris_logo_inst|altsyncram:OCM_rtl_0|altsyncram_1671:auto_generated
 38. Parameter Settings for User Entity Instance: vga_clk:vga_clk_instance|altpll:altpll_component
 39. Parameter Settings for User Entity Instance: VGA_controller:vga_controller_instance
 40. Parameter Settings for User Entity Instance: block_motion:block_motion_inst
 41. Parameter Settings for Inferred Entity Instance: O_block:O_block_inst|altsyncram:OCM_rtl_0
 42. Parameter Settings for Inferred Entity Instance: Z_horiz_block:Z_horiz_block_inst|altsyncram:OCM_rtl_0
 43. Parameter Settings for Inferred Entity Instance: S_horiz_block:S_horiz_block_inst|altsyncram:OCM_rtl_0
 44. Parameter Settings for Inferred Entity Instance: I_horiz_block:I_horiz_block_inst|altsyncram:OCM_rtl_0
 45. Parameter Settings for Inferred Entity Instance: L_right_block:L_right_block_inst|altsyncram:OCM_rtl_0
 46. Parameter Settings for Inferred Entity Instance: J_left_block:J_left_block_inst|altsyncram:OCM_rtl_0
 47. Parameter Settings for Inferred Entity Instance: T_down_block:T_down_block_inst|altsyncram:OCM_rtl_0
 48. Parameter Settings for Inferred Entity Instance: Z_vert_block:Z_vert_block_inst|altsyncram:OCM_rtl_0
 49. Parameter Settings for Inferred Entity Instance: S_vert_block:S_vert_block_inst|altsyncram:OCM_rtl_0
 50. Parameter Settings for Inferred Entity Instance: I_vert_block:I_vert_block_inst|altsyncram:OCM_rtl_0
 51. Parameter Settings for Inferred Entity Instance: L_down_block:L_down_block_inst|altsyncram:OCM_rtl_0
 52. Parameter Settings for Inferred Entity Instance: J_up_block:J_up_block_inst|altsyncram:OCM_rtl_0
 53. Parameter Settings for Inferred Entity Instance: T_left_block:T_left_block_inst|altsyncram:OCM_rtl_0
 54. Parameter Settings for Inferred Entity Instance: L_up_block:L_up_block_inst|altsyncram:OCM_rtl_0
 55. Parameter Settings for Inferred Entity Instance: J_down_block:J_down_block_inst|altsyncram:OCM_rtl_0
 56. Parameter Settings for Inferred Entity Instance: T_right_block:T_right_block_inst|altsyncram:OCM_rtl_0
 57. Parameter Settings for Inferred Entity Instance: L_left_block:L_left_block_inst|altsyncram:OCM_rtl_0
 58. Parameter Settings for Inferred Entity Instance: J_right_block:J_right_block_inst|altsyncram:OCM_rtl_0
 59. Parameter Settings for Inferred Entity Instance: T_up_block:T_up_block_inst|altsyncram:OCM_rtl_0
 60. Parameter Settings for Inferred Entity Instance: score:score_inst|altsyncram:OCM_rtl_0
 61. Parameter Settings for Inferred Entity Instance: tetris_logo:tetris_logo_inst|altsyncram:OCM_rtl_0
 62. Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|lpm_divide:Mod1
 63. Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|lpm_divide:Mod2
 64. Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|lpm_divide:Div2
 65. Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|lpm_divide:Div1
 66. Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|lpm_divide:Mod0
 67. Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|lpm_divide:Div0
 68. Parameter Settings for Inferred Entity Instance: choose_block:choose_block_inst|lpm_divide:Mod0
 69. Parameter Settings for Inferred Entity Instance: block_motion:block_motion_inst|lpm_divide:Div19
 70. Parameter Settings for Inferred Entity Instance: block_motion:block_motion_inst|lpm_divide:Div41
 71. Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|lpm_mult:Mult7
 72. Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|lpm_mult:Mult8
 73. altpll Parameter Settings by Entity Instance
 74. altsyncram Parameter Settings by Entity Instance
 75. lpm_mult Parameter Settings by Entity Instance
 76. Port Connectivity Checks: "HexDriver:hex_inst_5"
 77. Port Connectivity Checks: "HexDriver:hex_inst_4"
 78. Port Connectivity Checks: "keyboard:keyboard_inst|reg_11:reg_A"
 79. Port Connectivity Checks: "keyboard:keyboard_inst|reg_11:reg_B"
 80. Post-Synthesis Netlist Statistics for Top Partition
 81. Elapsed Time Per Partition
 82. Analysis & Synthesis Messages
 83. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Dec 14 19:38:52 2018       ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                      ; lab8                                        ;
; Top-level Entity Name              ; tetris_top                                  ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 44,880                                      ;
;     Total combinational functions  ; 44,849                                      ;
;     Dedicated logic registers      ; 1,150                                       ;
; Total registers                    ; 1150                                        ;
; Total pins                         ; 78                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 65,852                                      ;
; Embedded Multiplier 9-bit elements ; 2                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; tetris_top         ; lab8               ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
;     Processor 7            ;   0.1%      ;
;     Processor 8            ;   0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                             ;
+---------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path            ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                     ; Library ;
+---------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------+---------+
; sprite_bytes/zero.txt                       ; yes             ; User File                                             ; C:/Users/Mihir/Desktop/final_project/sprite_bytes/zero.txt                       ;         ;
; sprite_bytes/two.txt                        ; yes             ; User File                                             ; C:/Users/Mihir/Desktop/final_project/sprite_bytes/two.txt                        ;         ;
; sprite_bytes/three.txt                      ; yes             ; User File                                             ; C:/Users/Mihir/Desktop/final_project/sprite_bytes/three.txt                      ;         ;
; sprite_bytes/six.txt                        ; yes             ; User File                                             ; C:/Users/Mihir/Desktop/final_project/sprite_bytes/six.txt                        ;         ;
; sprite_bytes/seven.txt                      ; yes             ; User File                                             ; C:/Users/Mihir/Desktop/final_project/sprite_bytes/seven.txt                      ;         ;
; sprite_bytes/one.txt                        ; yes             ; User File                                             ; C:/Users/Mihir/Desktop/final_project/sprite_bytes/one.txt                        ;         ;
; sprite_bytes/nine.txt                       ; yes             ; User File                                             ; C:/Users/Mihir/Desktop/final_project/sprite_bytes/nine.txt                       ;         ;
; sprite_bytes/four.txt                       ; yes             ; User File                                             ; C:/Users/Mihir/Desktop/final_project/sprite_bytes/four.txt                       ;         ;
; sprite_bytes/five.txt                       ; yes             ; User File                                             ; C:/Users/Mihir/Desktop/final_project/sprite_bytes/five.txt                       ;         ;
; sprite_bytes/eight.txt                      ; yes             ; User File                                             ; C:/Users/Mihir/Desktop/final_project/sprite_bytes/eight.txt                      ;         ;
; sprite_bytes/score.txt                      ; yes             ; User File                                             ; C:/Users/Mihir/Desktop/final_project/sprite_bytes/score.txt                      ;         ;
; sprite_bytes/tetris.txt                     ; yes             ; User File                                             ; C:/Users/Mihir/Desktop/final_project/sprite_bytes/tetris.txt                     ;         ;
; sprite_bytes/S_vert_block.txt               ; yes             ; User File                                             ; C:/Users/Mihir/Desktop/final_project/sprite_bytes/S_vert_block.txt               ;         ;
; sprite_bytes/S_horiz_block.txt              ; yes             ; User File                                             ; C:/Users/Mihir/Desktop/final_project/sprite_bytes/S_horiz_block.txt              ;         ;
; sprite_bytes/Z_vert_block.txt               ; yes             ; User File                                             ; C:/Users/Mihir/Desktop/final_project/sprite_bytes/Z_vert_block.txt               ;         ;
; sprite_bytes/Z_horiz_block.txt              ; yes             ; User File                                             ; C:/Users/Mihir/Desktop/final_project/sprite_bytes/Z_horiz_block.txt              ;         ;
; sprite_bytes/T_block_up.txt                 ; yes             ; User File                                             ; C:/Users/Mihir/Desktop/final_project/sprite_bytes/T_block_up.txt                 ;         ;
; sprite_bytes/T_block_right.txt              ; yes             ; User File                                             ; C:/Users/Mihir/Desktop/final_project/sprite_bytes/T_block_right.txt              ;         ;
; sprite_bytes/T_block_left.txt               ; yes             ; User File                                             ; C:/Users/Mihir/Desktop/final_project/sprite_bytes/T_block_left.txt               ;         ;
; sprite_bytes/T_block_down.txt               ; yes             ; User File                                             ; C:/Users/Mihir/Desktop/final_project/sprite_bytes/T_block_down.txt               ;         ;
; sprite_bytes/L_block_up.txt                 ; yes             ; User File                                             ; C:/Users/Mihir/Desktop/final_project/sprite_bytes/L_block_up.txt                 ;         ;
; sprite_bytes/L_block_right.txt              ; yes             ; User File                                             ; C:/Users/Mihir/Desktop/final_project/sprite_bytes/L_block_right.txt              ;         ;
; sprite_bytes/L_block_left.txt               ; yes             ; User File                                             ; C:/Users/Mihir/Desktop/final_project/sprite_bytes/L_block_left.txt               ;         ;
; sprite_bytes/L_block_down.txt               ; yes             ; User File                                             ; C:/Users/Mihir/Desktop/final_project/sprite_bytes/L_block_down.txt               ;         ;
; sprite_bytes/J_block_up.txt                 ; yes             ; User File                                             ; C:/Users/Mihir/Desktop/final_project/sprite_bytes/J_block_up.txt                 ;         ;
; sprite_bytes/J_block_right.txt              ; yes             ; User File                                             ; C:/Users/Mihir/Desktop/final_project/sprite_bytes/J_block_right.txt              ;         ;
; sprite_bytes/J_block_left.txt               ; yes             ; User File                                             ; C:/Users/Mihir/Desktop/final_project/sprite_bytes/J_block_left.txt               ;         ;
; sprite_bytes/J_block_down.txt               ; yes             ; User File                                             ; C:/Users/Mihir/Desktop/final_project/sprite_bytes/J_block_down.txt               ;         ;
; sprite_bytes/I_vert_block.txt               ; yes             ; User File                                             ; C:/Users/Mihir/Desktop/final_project/sprite_bytes/I_vert_block.txt               ;         ;
; sprite_bytes/O_block.txt                    ; yes             ; User File                                             ; C:/Users/Mihir/Desktop/final_project/sprite_bytes/O_block.txt                    ;         ;
; sprite_bytes/I_horiz_block.txt              ; yes             ; User File                                             ; C:/Users/Mihir/Desktop/final_project/sprite_bytes/I_horiz_block.txt              ;         ;
; keyboard.sv                                 ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Mihir/Desktop/final_project/keyboard.sv                                 ;         ;
; Dreg.sv                                     ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Mihir/Desktop/final_project/Dreg.sv                                     ;         ;
; 11_reg.sv                                   ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Mihir/Desktop/final_project/11_reg.sv                                   ;         ;
; LFSR.sv                                     ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Mihir/Desktop/final_project/LFSR.sv                                     ;         ;
; VGA_controller.sv                           ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Mihir/Desktop/final_project/VGA_controller.sv                           ;         ;
; HexDriver.sv                                ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Mihir/Desktop/final_project/HexDriver.sv                                ;         ;
; Color_Mapper.sv                             ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Mihir/Desktop/final_project/Color_Mapper.sv                             ;         ;
; vga_clk.v                                   ; yes             ; User Wizard-Generated File                            ; C:/Users/Mihir/Desktop/final_project/vga_clk.v                                   ;         ;
; tetris_top.sv                               ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Mihir/Desktop/final_project/tetris_top.sv                               ;         ;
; colors.sv                                   ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Mihir/Desktop/final_project/colors.sv                                   ;         ;
; sprite_ram.sv                               ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Mihir/Desktop/final_project/sprite_ram.sv                               ;         ;
; block_motion.sv                             ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Mihir/Desktop/final_project/block_motion.sv                             ;         ;
; rotate_block.sv                             ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Mihir/Desktop/final_project/rotate_block.sv                             ;         ;
; choose_block.sv                             ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Mihir/Desktop/final_project/choose_block.sv                             ;         ;
; board.sv                                    ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Mihir/Desktop/final_project/board.sv                                    ;         ;
; altpll.tdf                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf                ;         ;
; aglobal180.inc                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/aglobal180.inc            ;         ;
; stratix_pll.inc                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_pll.inc           ;         ;
; stratixii_pll.inc                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratixii_pll.inc         ;         ;
; cycloneii_pll.inc                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/cycloneii_pll.inc         ;         ;
; db/vga_clk_altpll.v                         ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Mihir/Desktop/final_project/db/vga_clk_altpll.v                         ;         ;
; altsyncram.tdf                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf            ;         ;
; stratix_ram_block.inc                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc     ;         ;
; lpm_mux.inc                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mux.inc               ;         ;
; lpm_decode.inc                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_decode.inc            ;         ;
; a_rdenreg.inc                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_rdenreg.inc             ;         ;
; altrom.inc                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.inc                ;         ;
; altram.inc                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altram.inc                ;         ;
; altdpram.inc                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altdpram.inc              ;         ;
; db/altsyncram_4g61.tdf                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Mihir/Desktop/final_project/db/altsyncram_4g61.tdf                      ;         ;
; db/lab8.ram0_o_block_7626f5c1.hdl.mif       ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Mihir/Desktop/final_project/db/lab8.ram0_o_block_7626f5c1.hdl.mif       ;         ;
; db/altsyncram_k771.tdf                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Mihir/Desktop/final_project/db/altsyncram_k771.tdf                      ;         ;
; db/lab8.ram0_z_horiz_block_816cd92e.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Mihir/Desktop/final_project/db/lab8.ram0_z_horiz_block_816cd92e.hdl.mif ;         ;
; db/altsyncram_e471.tdf                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Mihir/Desktop/final_project/db/altsyncram_e471.tdf                      ;         ;
; db/lab8.ram0_s_horiz_block_19a97057.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Mihir/Desktop/final_project/db/lab8.ram0_s_horiz_block_19a97057.hdl.mif ;         ;
; db/altsyncram_8171.tdf                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Mihir/Desktop/final_project/db/altsyncram_8171.tdf                      ;         ;
; db/lab8.ram0_i_horiz_block_14770736.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Mihir/Desktop/final_project/db/lab8.ram0_i_horiz_block_14770736.hdl.mif ;         ;
; db/altsyncram_g671.tdf                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Mihir/Desktop/final_project/db/altsyncram_g671.tdf                      ;         ;
; db/lab8.ram0_l_right_block_6bf0f451.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Mihir/Desktop/final_project/db/lab8.ram0_l_right_block_6bf0f451.hdl.mif ;         ;
; db/altsyncram_3071.tdf                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Mihir/Desktop/final_project/db/altsyncram_3071.tdf                      ;         ;
; db/lab8.ram0_j_left_block_a84668e.hdl.mif   ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Mihir/Desktop/final_project/db/lab8.ram0_j_left_block_a84668e.hdl.mif   ;         ;
; db/altsyncram_n371.tdf                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Mihir/Desktop/final_project/db/altsyncram_n371.tdf                      ;         ;
; db/lab8.ram0_t_down_block_7fac5643.hdl.mif  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Mihir/Desktop/final_project/db/lab8.ram0_t_down_block_7fac5643.hdl.mif  ;         ;
; db/altsyncram_3471.tdf                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Mihir/Desktop/final_project/db/altsyncram_3471.tdf                      ;         ;
; db/lab8.ram0_z_vert_block_93bd4a45.hdl.mif  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Mihir/Desktop/final_project/db/lab8.ram0_z_vert_block_93bd4a45.hdl.mif  ;         ;
; db/altsyncram_s071.tdf                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Mihir/Desktop/final_project/db/altsyncram_s071.tdf                      ;         ;
; db/lab8.ram0_s_vert_block_970c0940.hdl.mif  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Mihir/Desktop/final_project/db/lab8.ram0_s_vert_block_970c0940.hdl.mif  ;         ;
; db/altsyncram_m271.tdf                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Mihir/Desktop/final_project/db/altsyncram_m271.tdf                      ;         ;
; db/lab8.ram0_i_vert_block_9ff48d43.hdl.mif  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Mihir/Desktop/final_project/db/lab8.ram0_i_vert_block_9ff48d43.hdl.mif  ;         ;
; db/altsyncram_e371.tdf                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Mihir/Desktop/final_project/db/altsyncram_e371.tdf                      ;         ;
; db/lab8.ram0_l_down_block_592fa0e6.hdl.mif  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Mihir/Desktop/final_project/db/lab8.ram0_l_down_block_592fa0e6.hdl.mif  ;         ;
; db/altsyncram_bv61.tdf                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Mihir/Desktop/final_project/db/altsyncram_bv61.tdf                      ;         ;
; db/lab8.ram0_j_up_block_e0fad0d0.hdl.mif    ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Mihir/Desktop/final_project/db/lab8.ram0_j_up_block_e0fad0d0.hdl.mif    ;         ;
; db/altsyncram_t271.tdf                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Mihir/Desktop/final_project/db/altsyncram_t271.tdf                      ;         ;
; db/lab8.ram0_t_left_block_b130f1e4.hdl.mif  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Mihir/Desktop/final_project/db/lab8.ram0_t_left_block_b130f1e4.hdl.mif  ;         ;
; db/altsyncram_tv61.tdf                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Mihir/Desktop/final_project/db/altsyncram_tv61.tdf                      ;         ;
; db/lab8.ram0_l_up_block_fdbe5b48.hdl.mif    ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Mihir/Desktop/final_project/db/lab8.ram0_l_up_block_fdbe5b48.hdl.mif    ;         ;
; db/altsyncram_j371.tdf                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Mihir/Desktop/final_project/db/altsyncram_j371.tdf                      ;         ;
; db/lab8.ram0_j_down_block_b38e96b6.hdl.mif  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Mihir/Desktop/final_project/db/lab8.ram0_j_down_block_b38e96b6.hdl.mif  ;         ;
; db/altsyncram_kc71.tdf                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Mihir/Desktop/final_project/db/altsyncram_kc71.tdf                      ;         ;
; db/lab8.ram0_t_right_block_fcedb0cc.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Mihir/Desktop/final_project/db/lab8.ram0_t_right_block_fcedb0cc.hdl.mif ;         ;
; db/altsyncram_v571.tdf                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Mihir/Desktop/final_project/db/altsyncram_v571.tdf                      ;         ;
; db/lab8.ram0_l_left_block_b3b3ffb8.hdl.mif  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Mihir/Desktop/final_project/db/lab8.ram0_l_left_block_b3b3ffb8.hdl.mif  ;         ;
; db/altsyncram_qa71.tdf                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Mihir/Desktop/final_project/db/altsyncram_qa71.tdf                      ;         ;
; db/lab8.ram0_j_right_block_ad1ee3dc.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Mihir/Desktop/final_project/db/lab8.ram0_j_right_block_ad1ee3dc.hdl.mif ;         ;
; db/altsyncram_vu61.tdf                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Mihir/Desktop/final_project/db/altsyncram_vu61.tdf                      ;         ;
; db/lab8.ram0_t_up_block_f2d4ff99.hdl.mif    ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Mihir/Desktop/final_project/db/lab8.ram0_t_up_block_f2d4ff99.hdl.mif    ;         ;
; db/altsyncram_bb61.tdf                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Mihir/Desktop/final_project/db/altsyncram_bb61.tdf                      ;         ;
; db/lab8.ram0_score_75a97be.hdl.mif          ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Mihir/Desktop/final_project/db/lab8.ram0_score_75a97be.hdl.mif          ;         ;
; db/altsyncram_1671.tdf                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Mihir/Desktop/final_project/db/altsyncram_1671.tdf                      ;         ;
; db/lab8.ram0_tetris_logo_74eaac8d.hdl.mif   ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Mihir/Desktop/final_project/db/lab8.ram0_tetris_logo_74eaac8d.hdl.mif   ;         ;
; lpm_divide.tdf                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_divide.tdf            ;         ;
; abs_divider.inc                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/abs_divider.inc           ;         ;
; sign_div_unsign.inc                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sign_div_unsign.inc       ;         ;
; db/lpm_divide_vam.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Mihir/Desktop/final_project/db/lpm_divide_vam.tdf                       ;         ;
; db/sign_div_unsign_klh.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Mihir/Desktop/final_project/db/sign_div_unsign_klh.tdf                  ;         ;
; db/alt_u_div_s6f.tdf                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Mihir/Desktop/final_project/db/alt_u_div_s6f.tdf                        ;         ;
; db/add_sub_7pc.tdf                          ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Mihir/Desktop/final_project/db/add_sub_7pc.tdf                          ;         ;
; db/add_sub_8pc.tdf                          ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Mihir/Desktop/final_project/db/add_sub_8pc.tdf                          ;         ;
; db/lpm_divide_0jm.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Mihir/Desktop/final_project/db/lpm_divide_0jm.tdf                       ;         ;
; db/sign_div_unsign_olh.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Mihir/Desktop/final_project/db/sign_div_unsign_olh.tdf                  ;         ;
; db/alt_u_div_47f.tdf                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Mihir/Desktop/final_project/db/alt_u_div_47f.tdf                        ;         ;
; db/lpm_divide_6bm.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Mihir/Desktop/final_project/db/lpm_divide_6bm.tdf                       ;         ;
; db/sign_div_unsign_rlh.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Mihir/Desktop/final_project/db/sign_div_unsign_rlh.tdf                  ;         ;
; db/alt_u_div_97f.tdf                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Mihir/Desktop/final_project/db/alt_u_div_97f.tdf                        ;         ;
; db/lpm_divide_2jm.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Mihir/Desktop/final_project/db/lpm_divide_2jm.tdf                       ;         ;
; db/lpm_divide_l9m.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Mihir/Desktop/final_project/db/lpm_divide_l9m.tdf                       ;         ;
; db/sign_div_unsign_akh.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Mihir/Desktop/final_project/db/sign_div_unsign_akh.tdf                  ;         ;
; db/alt_u_div_84f.tdf                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Mihir/Desktop/final_project/db/alt_u_div_84f.tdf                        ;         ;
; lpm_mult.tdf                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf              ;         ;
; lpm_add_sub.inc                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.inc           ;         ;
; multcore.inc                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/multcore.inc              ;         ;
; bypassff.inc                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/bypassff.inc              ;         ;
; altshift.inc                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altshift.inc              ;         ;
; db/mult_obt.tdf                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Mihir/Desktop/final_project/db/mult_obt.tdf                             ;         ;
; multcore.tdf                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/multcore.tdf              ;         ;
; csa_add.inc                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/csa_add.inc               ;         ;
; mpar_add.inc                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/mpar_add.inc              ;         ;
; muleabz.inc                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/muleabz.inc               ;         ;
; mul_lfrg.inc                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/mul_lfrg.inc              ;         ;
; mul_boothc.inc                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/mul_boothc.inc            ;         ;
; alt_ded_mult.inc                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_ded_mult.inc          ;         ;
; alt_ded_mult_y.inc                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_ded_mult_y.inc        ;         ;
; dffpipe.inc                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dffpipe.inc               ;         ;
; mpar_add.tdf                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/mpar_add.tdf              ;         ;
; lpm_add_sub.tdf                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf           ;         ;
; addcore.inc                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/addcore.inc               ;         ;
; look_add.inc                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/look_add.inc              ;         ;
; alt_stratix_add_sub.inc                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc   ;         ;
; db/add_sub_kgh.tdf                          ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Mihir/Desktop/final_project/db/add_sub_kgh.tdf                          ;         ;
; db/add_sub_ogh.tdf                          ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Mihir/Desktop/final_project/db/add_sub_ogh.tdf                          ;         ;
; altshift.tdf                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altshift.tdf              ;         ;
+---------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                               ;
+---------------------------------------------+---------------------------------------------+
; Resource                                    ; Usage                                       ;
+---------------------------------------------+---------------------------------------------+
; Estimated Total logic elements              ; 44,880                                      ;
;                                             ;                                             ;
; Total combinational functions               ; 44849                                       ;
; Logic element usage by number of LUT inputs ;                                             ;
;     -- 4 input functions                    ; 31630                                       ;
;     -- 3 input functions                    ; 9754                                        ;
;     -- <=2 input functions                  ; 3465                                        ;
;                                             ;                                             ;
; Logic elements by mode                      ;                                             ;
;     -- normal mode                          ; 44060                                       ;
;     -- arithmetic mode                      ; 789                                         ;
;                                             ;                                             ;
; Total registers                             ; 1150                                        ;
;     -- Dedicated logic registers            ; 1150                                        ;
;     -- I/O registers                        ; 0                                           ;
;                                             ;                                             ;
; I/O pins                                    ; 78                                          ;
; Total memory bits                           ; 65852                                       ;
;                                             ;                                             ;
; Embedded Multiplier 9-bit elements          ; 2                                           ;
;                                             ;                                             ;
; Total PLLs                                  ; 1                                           ;
;     -- PLLs                                 ; 1                                           ;
;                                             ;                                             ;
; Maximum fan-out node                        ; choose_block:choose_block_inst|block_sel[0] ;
; Maximum fan-out                             ; 9355                                        ;
; Total fan-out                               ; 168277                                      ;
; Average fan-out                             ; 3.63                                        ;
+---------------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                        ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                            ; Entity Name         ; Library Name ;
+---------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |tetris_top                                       ; 44849 (2)           ; 1150 (1)                  ; 65852       ; 2            ; 0       ; 1         ; 78   ; 0            ; |tetris_top                                                                                                                                                    ; tetris_top          ; work         ;
;    |HexDriver:hex_inst_0|                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|HexDriver:hex_inst_0                                                                                                                               ; HexDriver           ; work         ;
;    |HexDriver:hex_inst_1|                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|HexDriver:hex_inst_1                                                                                                                               ; HexDriver           ; work         ;
;    |HexDriver:hex_inst_2|                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|HexDriver:hex_inst_2                                                                                                                               ; HexDriver           ; work         ;
;    |HexDriver:hex_inst_3|                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|HexDriver:hex_inst_3                                                                                                                               ; HexDriver           ; work         ;
;    |HexDriver:hex_inst_4|                         ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|HexDriver:hex_inst_4                                                                                                                               ; HexDriver           ; work         ;
;    |HexDriver:hex_inst_5|                         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|HexDriver:hex_inst_5                                                                                                                               ; HexDriver           ; work         ;
;    |I_horiz_block:I_horiz_block_inst|             ; 0 (0)               ; 0 (0)                     ; 1480        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|I_horiz_block:I_horiz_block_inst                                                                                                                   ; I_horiz_block       ; work         ;
;       |altsyncram:OCM_rtl_0|                      ; 0 (0)               ; 0 (0)                     ; 1480        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|I_horiz_block:I_horiz_block_inst|altsyncram:OCM_rtl_0                                                                                              ; altsyncram          ; work         ;
;          |altsyncram_8171:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 1480        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|I_horiz_block:I_horiz_block_inst|altsyncram:OCM_rtl_0|altsyncram_8171:auto_generated                                                               ; altsyncram_8171     ; work         ;
;    |I_vert_block:I_vert_block_inst|               ; 0 (0)               ; 0 (0)                     ; 1480        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|I_vert_block:I_vert_block_inst                                                                                                                     ; I_vert_block        ; work         ;
;       |altsyncram:OCM_rtl_0|                      ; 0 (0)               ; 0 (0)                     ; 1480        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|I_vert_block:I_vert_block_inst|altsyncram:OCM_rtl_0                                                                                                ; altsyncram          ; work         ;
;          |altsyncram_m271:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 1480        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|I_vert_block:I_vert_block_inst|altsyncram:OCM_rtl_0|altsyncram_m271:auto_generated                                                                 ; altsyncram_m271     ; work         ;
;    |J_down_block:J_down_block_inst|               ; 0 (0)               ; 0 (0)                     ; 2128        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|J_down_block:J_down_block_inst                                                                                                                     ; J_down_block        ; work         ;
;       |altsyncram:OCM_rtl_0|                      ; 0 (0)               ; 0 (0)                     ; 2128        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|J_down_block:J_down_block_inst|altsyncram:OCM_rtl_0                                                                                                ; altsyncram          ; work         ;
;          |altsyncram_j371:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 2128        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|J_down_block:J_down_block_inst|altsyncram:OCM_rtl_0|altsyncram_j371:auto_generated                                                                 ; altsyncram_j371     ; work         ;
;    |J_left_block:J_left_block_inst|               ; 0 (0)               ; 0 (0)                     ; 2128        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|J_left_block:J_left_block_inst                                                                                                                     ; J_left_block        ; work         ;
;       |altsyncram:OCM_rtl_0|                      ; 0 (0)               ; 0 (0)                     ; 2128        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|J_left_block:J_left_block_inst|altsyncram:OCM_rtl_0                                                                                                ; altsyncram          ; work         ;
;          |altsyncram_3071:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 2128        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|J_left_block:J_left_block_inst|altsyncram:OCM_rtl_0|altsyncram_3071:auto_generated                                                                 ; altsyncram_3071     ; work         ;
;    |J_right_block:J_right_block_inst|             ; 0 (0)               ; 0 (0)                     ; 2128        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|J_right_block:J_right_block_inst                                                                                                                   ; J_right_block       ; work         ;
;       |altsyncram:OCM_rtl_0|                      ; 0 (0)               ; 0 (0)                     ; 2128        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|J_right_block:J_right_block_inst|altsyncram:OCM_rtl_0                                                                                              ; altsyncram          ; work         ;
;          |altsyncram_qa71:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 2128        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|J_right_block:J_right_block_inst|altsyncram:OCM_rtl_0|altsyncram_qa71:auto_generated                                                               ; altsyncram_qa71     ; work         ;
;    |J_up_block:J_up_block_inst|                   ; 0 (0)               ; 0 (0)                     ; 2128        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|J_up_block:J_up_block_inst                                                                                                                         ; J_up_block          ; work         ;
;       |altsyncram:OCM_rtl_0|                      ; 0 (0)               ; 0 (0)                     ; 2128        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|J_up_block:J_up_block_inst|altsyncram:OCM_rtl_0                                                                                                    ; altsyncram          ; work         ;
;          |altsyncram_bv61:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 2128        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|J_up_block:J_up_block_inst|altsyncram:OCM_rtl_0|altsyncram_bv61:auto_generated                                                                     ; altsyncram_bv61     ; work         ;
;    |LFSR:LFSR_inst|                               ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|LFSR:LFSR_inst                                                                                                                                     ; LFSR                ; work         ;
;    |L_down_block:L_down_block_inst|               ; 0 (0)               ; 0 (0)                     ; 2128        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|L_down_block:L_down_block_inst                                                                                                                     ; L_down_block        ; work         ;
;       |altsyncram:OCM_rtl_0|                      ; 0 (0)               ; 0 (0)                     ; 2128        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|L_down_block:L_down_block_inst|altsyncram:OCM_rtl_0                                                                                                ; altsyncram          ; work         ;
;          |altsyncram_e371:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 2128        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|L_down_block:L_down_block_inst|altsyncram:OCM_rtl_0|altsyncram_e371:auto_generated                                                                 ; altsyncram_e371     ; work         ;
;    |L_left_block:L_left_block_inst|               ; 0 (0)               ; 0 (0)                     ; 2128        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|L_left_block:L_left_block_inst                                                                                                                     ; L_left_block        ; work         ;
;       |altsyncram:OCM_rtl_0|                      ; 0 (0)               ; 0 (0)                     ; 2128        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|L_left_block:L_left_block_inst|altsyncram:OCM_rtl_0                                                                                                ; altsyncram          ; work         ;
;          |altsyncram_v571:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 2128        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|L_left_block:L_left_block_inst|altsyncram:OCM_rtl_0|altsyncram_v571:auto_generated                                                                 ; altsyncram_v571     ; work         ;
;    |L_right_block:L_right_block_inst|             ; 0 (0)               ; 0 (0)                     ; 2128        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|L_right_block:L_right_block_inst                                                                                                                   ; L_right_block       ; work         ;
;       |altsyncram:OCM_rtl_0|                      ; 0 (0)               ; 0 (0)                     ; 2128        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|L_right_block:L_right_block_inst|altsyncram:OCM_rtl_0                                                                                              ; altsyncram          ; work         ;
;          |altsyncram_g671:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 2128        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|L_right_block:L_right_block_inst|altsyncram:OCM_rtl_0|altsyncram_g671:auto_generated                                                               ; altsyncram_g671     ; work         ;
;    |L_up_block:L_up_block_inst|                   ; 0 (0)               ; 0 (0)                     ; 2128        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|L_up_block:L_up_block_inst                                                                                                                         ; L_up_block          ; work         ;
;       |altsyncram:OCM_rtl_0|                      ; 0 (0)               ; 0 (0)                     ; 2128        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|L_up_block:L_up_block_inst|altsyncram:OCM_rtl_0                                                                                                    ; altsyncram          ; work         ;
;          |altsyncram_tv61:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 2128        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|L_up_block:L_up_block_inst|altsyncram:OCM_rtl_0|altsyncram_tv61:auto_generated                                                                     ; altsyncram_tv61     ; work         ;
;    |O_block:O_block_inst|                         ; 0 (0)               ; 0 (0)                     ; 1444        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|O_block:O_block_inst                                                                                                                               ; O_block             ; work         ;
;       |altsyncram:OCM_rtl_0|                      ; 0 (0)               ; 0 (0)                     ; 1444        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|O_block:O_block_inst|altsyncram:OCM_rtl_0                                                                                                          ; altsyncram          ; work         ;
;          |altsyncram_4g61:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 1444        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|O_block:O_block_inst|altsyncram:OCM_rtl_0|altsyncram_4g61:auto_generated                                                                           ; altsyncram_4g61     ; work         ;
;    |S_horiz_block:S_horiz_block_inst|             ; 0 (0)               ; 0 (0)                     ; 2128        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|S_horiz_block:S_horiz_block_inst                                                                                                                   ; S_horiz_block       ; work         ;
;       |altsyncram:OCM_rtl_0|                      ; 0 (0)               ; 0 (0)                     ; 2128        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|S_horiz_block:S_horiz_block_inst|altsyncram:OCM_rtl_0                                                                                              ; altsyncram          ; work         ;
;          |altsyncram_e471:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 2128        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|S_horiz_block:S_horiz_block_inst|altsyncram:OCM_rtl_0|altsyncram_e471:auto_generated                                                               ; altsyncram_e471     ; work         ;
;    |S_vert_block:S_vert_block_inst|               ; 0 (0)               ; 0 (0)                     ; 2128        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|S_vert_block:S_vert_block_inst                                                                                                                     ; S_vert_block        ; work         ;
;       |altsyncram:OCM_rtl_0|                      ; 0 (0)               ; 0 (0)                     ; 2128        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|S_vert_block:S_vert_block_inst|altsyncram:OCM_rtl_0                                                                                                ; altsyncram          ; work         ;
;          |altsyncram_s071:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 2128        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|S_vert_block:S_vert_block_inst|altsyncram:OCM_rtl_0|altsyncram_s071:auto_generated                                                                 ; altsyncram_s071     ; work         ;
;    |T_down_block:T_down_block_inst|               ; 0 (0)               ; 0 (0)                     ; 2128        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|T_down_block:T_down_block_inst                                                                                                                     ; T_down_block        ; work         ;
;       |altsyncram:OCM_rtl_0|                      ; 0 (0)               ; 0 (0)                     ; 2128        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|T_down_block:T_down_block_inst|altsyncram:OCM_rtl_0                                                                                                ; altsyncram          ; work         ;
;          |altsyncram_n371:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 2128        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|T_down_block:T_down_block_inst|altsyncram:OCM_rtl_0|altsyncram_n371:auto_generated                                                                 ; altsyncram_n371     ; work         ;
;    |T_left_block:T_left_block_inst|               ; 0 (0)               ; 0 (0)                     ; 2128        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|T_left_block:T_left_block_inst                                                                                                                     ; T_left_block        ; work         ;
;       |altsyncram:OCM_rtl_0|                      ; 0 (0)               ; 0 (0)                     ; 2128        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|T_left_block:T_left_block_inst|altsyncram:OCM_rtl_0                                                                                                ; altsyncram          ; work         ;
;          |altsyncram_t271:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 2128        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|T_left_block:T_left_block_inst|altsyncram:OCM_rtl_0|altsyncram_t271:auto_generated                                                                 ; altsyncram_t271     ; work         ;
;    |T_right_block:T_right_block_inst|             ; 0 (0)               ; 0 (0)                     ; 2128        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|T_right_block:T_right_block_inst                                                                                                                   ; T_right_block       ; work         ;
;       |altsyncram:OCM_rtl_0|                      ; 0 (0)               ; 0 (0)                     ; 2128        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|T_right_block:T_right_block_inst|altsyncram:OCM_rtl_0                                                                                              ; altsyncram          ; work         ;
;          |altsyncram_kc71:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 2128        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|T_right_block:T_right_block_inst|altsyncram:OCM_rtl_0|altsyncram_kc71:auto_generated                                                               ; altsyncram_kc71     ; work         ;
;    |T_up_block:T_up_block_inst|                   ; 0 (0)               ; 0 (0)                     ; 2128        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|T_up_block:T_up_block_inst                                                                                                                         ; T_up_block          ; work         ;
;       |altsyncram:OCM_rtl_0|                      ; 0 (0)               ; 0 (0)                     ; 2128        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|T_up_block:T_up_block_inst|altsyncram:OCM_rtl_0                                                                                                    ; altsyncram          ; work         ;
;          |altsyncram_vu61:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 2128        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|T_up_block:T_up_block_inst|altsyncram:OCM_rtl_0|altsyncram_vu61:auto_generated                                                                     ; altsyncram_vu61     ; work         ;
;    |VGA_controller:vga_controller_instance|       ; 60 (60)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|VGA_controller:vga_controller_instance                                                                                                             ; VGA_controller      ; work         ;
;    |Z_horiz_block:Z_horiz_block_inst|             ; 0 (0)               ; 0 (0)                     ; 2128        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|Z_horiz_block:Z_horiz_block_inst                                                                                                                   ; Z_horiz_block       ; work         ;
;       |altsyncram:OCM_rtl_0|                      ; 0 (0)               ; 0 (0)                     ; 2128        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|Z_horiz_block:Z_horiz_block_inst|altsyncram:OCM_rtl_0                                                                                              ; altsyncram          ; work         ;
;          |altsyncram_k771:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 2128        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|Z_horiz_block:Z_horiz_block_inst|altsyncram:OCM_rtl_0|altsyncram_k771:auto_generated                                                               ; altsyncram_k771     ; work         ;
;    |Z_vert_block:Z_vert_block_inst|               ; 0 (0)               ; 0 (0)                     ; 2128        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|Z_vert_block:Z_vert_block_inst                                                                                                                     ; Z_vert_block        ; work         ;
;       |altsyncram:OCM_rtl_0|                      ; 0 (0)               ; 0 (0)                     ; 2128        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|Z_vert_block:Z_vert_block_inst|altsyncram:OCM_rtl_0                                                                                                ; altsyncram          ; work         ;
;          |altsyncram_3471:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 2128        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|Z_vert_block:Z_vert_block_inst|altsyncram:OCM_rtl_0|altsyncram_3471:auto_generated                                                                 ; altsyncram_3471     ; work         ;
;    |block_motion:block_motion_inst|               ; 4078 (3822)         ; 58 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|block_motion:block_motion_inst                                                                                                                     ; block_motion        ; work         ;
;       |lpm_divide:Div19|                          ; 128 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|block_motion:block_motion_inst|lpm_divide:Div19                                                                                                    ; lpm_divide          ; work         ;
;          |lpm_divide_0jm:auto_generated|          ; 128 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|block_motion:block_motion_inst|lpm_divide:Div19|lpm_divide_0jm:auto_generated                                                                      ; lpm_divide_0jm      ; work         ;
;             |sign_div_unsign_olh:divider|         ; 128 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|block_motion:block_motion_inst|lpm_divide:Div19|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider                                          ; sign_div_unsign_olh ; work         ;
;                |alt_u_div_47f:divider|            ; 128 (128)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|block_motion:block_motion_inst|lpm_divide:Div19|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider                    ; alt_u_div_47f       ; work         ;
;       |lpm_divide:Div41|                          ; 128 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|block_motion:block_motion_inst|lpm_divide:Div41                                                                                                    ; lpm_divide          ; work         ;
;          |lpm_divide_0jm:auto_generated|          ; 128 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|block_motion:block_motion_inst|lpm_divide:Div41|lpm_divide_0jm:auto_generated                                                                      ; lpm_divide_0jm      ; work         ;
;             |sign_div_unsign_olh:divider|         ; 128 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|block_motion:block_motion_inst|lpm_divide:Div41|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider                                          ; sign_div_unsign_olh ; work         ;
;                |alt_u_div_47f:divider|            ; 128 (128)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|block_motion:block_motion_inst|lpm_divide:Div41|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider                    ; alt_u_div_47f       ; work         ;
;    |board:board_inst|                             ; 38290 (38290)       ; 973 (973)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|board:board_inst                                                                                                                                   ; board               ; work         ;
;    |choose_block:choose_block_inst|               ; 91 (29)             ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|choose_block:choose_block_inst                                                                                                                     ; choose_block        ; work         ;
;       |lpm_divide:Mod0|                           ; 62 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|choose_block:choose_block_inst|lpm_divide:Mod0                                                                                                     ; lpm_divide          ; work         ;
;          |lpm_divide_l9m:auto_generated|          ; 62 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|choose_block:choose_block_inst|lpm_divide:Mod0|lpm_divide_l9m:auto_generated                                                                       ; lpm_divide_l9m      ; work         ;
;             |sign_div_unsign_akh:divider|         ; 62 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|choose_block:choose_block_inst|lpm_divide:Mod0|lpm_divide_l9m:auto_generated|sign_div_unsign_akh:divider                                           ; sign_div_unsign_akh ; work         ;
;                |alt_u_div_84f:divider|            ; 62 (62)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|choose_block:choose_block_inst|lpm_divide:Mod0|lpm_divide_l9m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider                     ; alt_u_div_84f       ; work         ;
;    |color_mapper:color_instance|                  ; 1994 (1170)         ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |tetris_top|color_mapper:color_instance                                                                                                                        ; color_mapper        ; work         ;
;       |colors:colors_inst|                        ; 34 (34)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|color_mapper:color_instance|colors:colors_inst                                                                                                     ; colors              ; work         ;
;       |lpm_divide:Div0|                           ; 160 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|color_mapper:color_instance|lpm_divide:Div0                                                                                                        ; lpm_divide          ; work         ;
;          |lpm_divide_2jm:auto_generated|          ; 160 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|color_mapper:color_instance|lpm_divide:Div0|lpm_divide_2jm:auto_generated                                                                          ; lpm_divide_2jm      ; work         ;
;             |sign_div_unsign_rlh:divider|         ; 160 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|color_mapper:color_instance|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_rlh:divider                                              ; sign_div_unsign_rlh ; work         ;
;                |alt_u_div_97f:divider|            ; 160 (160)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|color_mapper:color_instance|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_97f:divider                        ; alt_u_div_97f       ; work         ;
;       |lpm_divide:Div1|                           ; 128 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|color_mapper:color_instance|lpm_divide:Div1                                                                                                        ; lpm_divide          ; work         ;
;          |lpm_divide_0jm:auto_generated|          ; 128 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|color_mapper:color_instance|lpm_divide:Div1|lpm_divide_0jm:auto_generated                                                                          ; lpm_divide_0jm      ; work         ;
;             |sign_div_unsign_olh:divider|         ; 128 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|color_mapper:color_instance|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider                                              ; sign_div_unsign_olh ; work         ;
;                |alt_u_div_47f:divider|            ; 128 (128)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|color_mapper:color_instance|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider                        ; alt_u_div_47f       ; work         ;
;       |lpm_divide:Div2|                           ; 128 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|color_mapper:color_instance|lpm_divide:Div2                                                                                                        ; lpm_divide          ; work         ;
;          |lpm_divide_0jm:auto_generated|          ; 128 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|color_mapper:color_instance|lpm_divide:Div2|lpm_divide_0jm:auto_generated                                                                          ; lpm_divide_0jm      ; work         ;
;             |sign_div_unsign_olh:divider|         ; 128 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|color_mapper:color_instance|lpm_divide:Div2|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider                                              ; sign_div_unsign_olh ; work         ;
;                |alt_u_div_47f:divider|            ; 128 (128)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|color_mapper:color_instance|lpm_divide:Div2|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider                        ; alt_u_div_47f       ; work         ;
;       |lpm_divide:Mod0|                           ; 163 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|color_mapper:color_instance|lpm_divide:Mod0                                                                                                        ; lpm_divide          ; work         ;
;          |lpm_divide_6bm:auto_generated|          ; 163 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|color_mapper:color_instance|lpm_divide:Mod0|lpm_divide_6bm:auto_generated                                                                          ; lpm_divide_6bm      ; work         ;
;             |sign_div_unsign_rlh:divider|         ; 163 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|color_mapper:color_instance|lpm_divide:Mod0|lpm_divide_6bm:auto_generated|sign_div_unsign_rlh:divider                                              ; sign_div_unsign_rlh ; work         ;
;                |alt_u_div_97f:divider|            ; 163 (163)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|color_mapper:color_instance|lpm_divide:Mod0|lpm_divide_6bm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_97f:divider                        ; alt_u_div_97f       ; work         ;
;       |lpm_divide:Mod1|                           ; 89 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|color_mapper:color_instance|lpm_divide:Mod1                                                                                                        ; lpm_divide          ; work         ;
;          |lpm_divide_vam:auto_generated|          ; 89 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|color_mapper:color_instance|lpm_divide:Mod1|lpm_divide_vam:auto_generated                                                                          ; lpm_divide_vam      ; work         ;
;             |sign_div_unsign_klh:divider|         ; 89 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|color_mapper:color_instance|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider                                              ; sign_div_unsign_klh ; work         ;
;                |alt_u_div_s6f:divider|            ; 89 (89)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|color_mapper:color_instance|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider                        ; alt_u_div_s6f       ; work         ;
;       |lpm_divide:Mod2|                           ; 89 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|color_mapper:color_instance|lpm_divide:Mod2                                                                                                        ; lpm_divide          ; work         ;
;          |lpm_divide_vam:auto_generated|          ; 89 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|color_mapper:color_instance|lpm_divide:Mod2|lpm_divide_vam:auto_generated                                                                          ; lpm_divide_vam      ; work         ;
;             |sign_div_unsign_klh:divider|         ; 89 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|color_mapper:color_instance|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider                                              ; sign_div_unsign_klh ; work         ;
;                |alt_u_div_s6f:divider|            ; 89 (89)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|color_mapper:color_instance|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider                        ; alt_u_div_s6f       ; work         ;
;       |lpm_mult:Mult7|                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |tetris_top|color_mapper:color_instance|lpm_mult:Mult7                                                                                                         ; lpm_mult            ; work         ;
;          |mult_obt:auto_generated|                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |tetris_top|color_mapper:color_instance|lpm_mult:Mult7|mult_obt:auto_generated                                                                                 ; mult_obt            ; work         ;
;       |lpm_mult:Mult8|                            ; 33 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|color_mapper:color_instance|lpm_mult:Mult8                                                                                                         ; lpm_mult            ; work         ;
;          |multcore:mult_core|                     ; 33 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|color_mapper:color_instance|lpm_mult:Mult8|multcore:mult_core                                                                                      ; multcore            ; work         ;
;             |mpar_add:padder|                     ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|color_mapper:color_instance|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder                                                                      ; mpar_add            ; work         ;
;                |lpm_add_sub:adder[0]|             ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|color_mapper:color_instance|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; lpm_add_sub         ; work         ;
;                   |add_sub_kgh:auto_generated|    ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|color_mapper:color_instance|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_kgh:auto_generated                      ; add_sub_kgh         ; work         ;
;                |lpm_add_sub:adder[1]|             ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|color_mapper:color_instance|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                 ; lpm_add_sub         ; work         ;
;                   |add_sub_kgh:auto_generated|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|color_mapper:color_instance|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_kgh:auto_generated                      ; add_sub_kgh         ; work         ;
;                |mpar_add:sub_par_add|             ; 5 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|color_mapper:color_instance|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; mpar_add            ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 5 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|color_mapper:color_instance|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; lpm_add_sub         ; work         ;
;                      |add_sub_ogh:auto_generated| ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|color_mapper:color_instance|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ogh:auto_generated ; add_sub_ogh         ; work         ;
;    |keyboard:keyboard_inst|                       ; 44 (44)             ; 55 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|keyboard:keyboard_inst                                                                                                                             ; keyboard            ; work         ;
;       |Dreg:Dreg_instance1|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|keyboard:keyboard_inst|Dreg:Dreg_instance1                                                                                                         ; Dreg                ; work         ;
;       |Dreg:Dreg_instance2|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|keyboard:keyboard_inst|Dreg:Dreg_instance2                                                                                                         ; Dreg                ; work         ;
;       |reg_11:reg_A|                              ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|keyboard:keyboard_inst|reg_11:reg_A                                                                                                                ; reg_11              ; work         ;
;       |reg_11:reg_B|                              ; 0 (0)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|keyboard:keyboard_inst|reg_11:reg_B                                                                                                                ; reg_11              ; work         ;
;    |rotate_block:rotate_block_inst|               ; 52 (52)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|rotate_block:rotate_block_inst                                                                                                                     ; rotate_block        ; work         ;
;    |score:score_inst|                             ; 0 (0)               ; 0 (0)                     ; 2400        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|score:score_inst                                                                                                                                   ; score               ; work         ;
;       |altsyncram:OCM_rtl_0|                      ; 0 (0)               ; 0 (0)                     ; 2400        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|score:score_inst|altsyncram:OCM_rtl_0                                                                                                              ; altsyncram          ; work         ;
;          |altsyncram_bb61:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 2400        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|score:score_inst|altsyncram:OCM_rtl_0|altsyncram_bb61:auto_generated                                                                               ; altsyncram_bb61     ; work         ;
;    |score_0_digit:score_0_digit_inst|             ; 10 (10)             ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|score_0_digit:score_0_digit_inst                                                                                                                   ; score_0_digit       ; work         ;
;    |score_1_digit:score_1_digit_inst|             ; 13 (13)             ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|score_1_digit:score_1_digit_inst                                                                                                                   ; score_1_digit       ; work         ;
;    |score_2_digit:score_2_digit_inst|             ; 23 (23)             ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|score_2_digit:score_2_digit_inst                                                                                                                   ; score_2_digit       ; work         ;
;    |score_3_digit:score_3_digit_inst|             ; 26 (26)             ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|score_3_digit:score_3_digit_inst                                                                                                                   ; score_3_digit       ; work         ;
;    |score_4_digit:score_4_digit_inst|             ; 11 (11)             ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|score_4_digit:score_4_digit_inst                                                                                                                   ; score_4_digit       ; work         ;
;    |score_5_digit:score_5_digit_inst|             ; 21 (21)             ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|score_5_digit:score_5_digit_inst                                                                                                                   ; score_5_digit       ; work         ;
;    |score_6_digit:score_6_digit_inst|             ; 21 (21)             ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|score_6_digit:score_6_digit_inst                                                                                                                   ; score_6_digit       ; work         ;
;    |score_7_digit:score_7_digit_inst|             ; 20 (20)             ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|score_7_digit:score_7_digit_inst                                                                                                                   ; score_7_digit       ; work         ;
;    |score_8_digit:score_8_digit_inst|             ; 17 (17)             ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|score_8_digit:score_8_digit_inst                                                                                                                   ; score_8_digit       ; work         ;
;    |score_9_digit:score_9_digit_inst|             ; 25 (25)             ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|score_9_digit:score_9_digit_inst                                                                                                                   ; score_9_digit       ; work         ;
;    |tetris_logo:tetris_logo_inst|                 ; 0 (0)               ; 0 (0)                     ; 25000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|tetris_logo:tetris_logo_inst                                                                                                                       ; tetris_logo         ; work         ;
;       |altsyncram:OCM_rtl_0|                      ; 0 (0)               ; 0 (0)                     ; 25000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|tetris_logo:tetris_logo_inst|altsyncram:OCM_rtl_0                                                                                                  ; altsyncram          ; work         ;
;          |altsyncram_1671:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 25000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|tetris_logo:tetris_logo_inst|altsyncram:OCM_rtl_0|altsyncram_1671:auto_generated                                                                   ; altsyncram_1671     ; work         ;
;    |vga_clk:vga_clk_instance|                     ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|vga_clk:vga_clk_instance                                                                                                                           ; vga_clk             ; work         ;
;       |altpll:altpll_component|                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|vga_clk:vga_clk_instance|altpll:altpll_component                                                                                                   ; altpll              ; work         ;
;          |vga_clk_altpll:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_top|vga_clk:vga_clk_instance|altpll:altpll_component|vga_clk_altpll:auto_generated                                                                     ; vga_clk_altpll      ; work         ;
+---------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+---------------------------------------------+
; Name                                                                                            ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                         ;
+-------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+---------------------------------------------+
; I_horiz_block:I_horiz_block_inst|altsyncram:OCM_rtl_0|altsyncram_8171:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 370          ; 4            ; --           ; --           ; 1480  ; db/lab8.ram0_I_horiz_block_14770736.hdl.mif ;
; I_vert_block:I_vert_block_inst|altsyncram:OCM_rtl_0|altsyncram_m271:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 370          ; 4            ; --           ; --           ; 1480  ; db/lab8.ram0_I_vert_block_9ff48d43.hdl.mif  ;
; J_down_block:J_down_block_inst|altsyncram:OCM_rtl_0|altsyncram_j371:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 532          ; 4            ; --           ; --           ; 2128  ; db/lab8.ram0_J_down_block_b38e96b6.hdl.mif  ;
; J_left_block:J_left_block_inst|altsyncram:OCM_rtl_0|altsyncram_3071:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 532          ; 4            ; --           ; --           ; 2128  ; db/lab8.ram0_J_left_block_a84668e.hdl.mif   ;
; J_right_block:J_right_block_inst|altsyncram:OCM_rtl_0|altsyncram_qa71:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 532          ; 4            ; --           ; --           ; 2128  ; db/lab8.ram0_J_right_block_ad1ee3dc.hdl.mif ;
; J_up_block:J_up_block_inst|altsyncram:OCM_rtl_0|altsyncram_bv61:auto_generated|ALTSYNCRAM       ; AUTO ; ROM  ; 532          ; 4            ; --           ; --           ; 2128  ; db/lab8.ram0_J_up_block_e0fad0d0.hdl.mif    ;
; L_down_block:L_down_block_inst|altsyncram:OCM_rtl_0|altsyncram_e371:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 532          ; 4            ; --           ; --           ; 2128  ; db/lab8.ram0_L_down_block_592fa0e6.hdl.mif  ;
; L_left_block:L_left_block_inst|altsyncram:OCM_rtl_0|altsyncram_v571:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 532          ; 4            ; --           ; --           ; 2128  ; db/lab8.ram0_L_left_block_b3b3ffb8.hdl.mif  ;
; L_right_block:L_right_block_inst|altsyncram:OCM_rtl_0|altsyncram_g671:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 532          ; 4            ; --           ; --           ; 2128  ; db/lab8.ram0_L_right_block_6bf0f451.hdl.mif ;
; L_up_block:L_up_block_inst|altsyncram:OCM_rtl_0|altsyncram_tv61:auto_generated|ALTSYNCRAM       ; AUTO ; ROM  ; 532          ; 4            ; --           ; --           ; 2128  ; db/lab8.ram0_L_up_block_fdbe5b48.hdl.mif    ;
; O_block:O_block_inst|altsyncram:OCM_rtl_0|altsyncram_4g61:auto_generated|ALTSYNCRAM             ; AUTO ; ROM  ; 361          ; 4            ; --           ; --           ; 1444  ; db/lab8.ram0_O_block_7626f5c1.hdl.mif       ;
; S_horiz_block:S_horiz_block_inst|altsyncram:OCM_rtl_0|altsyncram_e471:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 532          ; 4            ; --           ; --           ; 2128  ; db/lab8.ram0_S_horiz_block_19a97057.hdl.mif ;
; S_vert_block:S_vert_block_inst|altsyncram:OCM_rtl_0|altsyncram_s071:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 532          ; 4            ; --           ; --           ; 2128  ; db/lab8.ram0_S_vert_block_970c0940.hdl.mif  ;
; T_down_block:T_down_block_inst|altsyncram:OCM_rtl_0|altsyncram_n371:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 532          ; 4            ; --           ; --           ; 2128  ; db/lab8.ram0_T_down_block_7fac5643.hdl.mif  ;
; T_left_block:T_left_block_inst|altsyncram:OCM_rtl_0|altsyncram_t271:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 532          ; 4            ; --           ; --           ; 2128  ; db/lab8.ram0_T_left_block_b130f1e4.hdl.mif  ;
; T_right_block:T_right_block_inst|altsyncram:OCM_rtl_0|altsyncram_kc71:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 532          ; 4            ; --           ; --           ; 2128  ; db/lab8.ram0_T_right_block_fcedb0cc.hdl.mif ;
; T_up_block:T_up_block_inst|altsyncram:OCM_rtl_0|altsyncram_vu61:auto_generated|ALTSYNCRAM       ; AUTO ; ROM  ; 532          ; 4            ; --           ; --           ; 2128  ; db/lab8.ram0_T_up_block_f2d4ff99.hdl.mif    ;
; Z_horiz_block:Z_horiz_block_inst|altsyncram:OCM_rtl_0|altsyncram_k771:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 532          ; 4            ; --           ; --           ; 2128  ; db/lab8.ram0_Z_horiz_block_816cd92e.hdl.mif ;
; Z_vert_block:Z_vert_block_inst|altsyncram:OCM_rtl_0|altsyncram_3471:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 532          ; 4            ; --           ; --           ; 2128  ; db/lab8.ram0_Z_vert_block_93bd4a45.hdl.mif  ;
; score:score_inst|altsyncram:OCM_rtl_0|altsyncram_bb61:auto_generated|ALTSYNCRAM                 ; AUTO ; ROM  ; 600          ; 4            ; --           ; --           ; 2400  ; db/lab8.ram0_score_75a97be.hdl.mif          ;
; tetris_logo:tetris_logo_inst|altsyncram:OCM_rtl_0|altsyncram_1671:auto_generated|ALTSYNCRAM     ; AUTO ; ROM  ; 6250         ; 4            ; --           ; --           ; 25000 ; db/lab8.ram0_tetris_logo_74eaac8d.hdl.mif   ;
+-------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+---------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 1           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 2           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                  ;
+--------+--------------+---------+--------------+--------------+--------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                      ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------+-----------------+
; Altera ; ALTPLL       ; 15.0    ; N/A          ; N/A          ; |tetris_top|vga_clk:vga_clk_instance ; vga_clk.v       ;
+--------+--------------+---------+--------------+--------------+--------------------------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |tetris_top|rotate_block:rotate_block_inst|current_state                                                                                                                                                                                ;
+-----------------------------+-----------------------------+------------------------+-----------------------------+------------------------+-----------------------------+------------------------+-----------------------------+------------------------+
; Name                        ; current_state.Rotate_3_wait ; current_state.Rotate_3 ; current_state.Rotate_2_wait ; current_state.Rotate_2 ; current_state.Rotate_1_wait ; current_state.Rotate_1 ; current_state.Rotate_0_wait ; current_state.Rotate_0 ;
+-----------------------------+-----------------------------+------------------------+-----------------------------+------------------------+-----------------------------+------------------------+-----------------------------+------------------------+
; current_state.Rotate_0      ; 0                           ; 0                      ; 0                           ; 0                      ; 0                           ; 0                      ; 0                           ; 0                      ;
; current_state.Rotate_0_wait ; 0                           ; 0                      ; 0                           ; 0                      ; 0                           ; 0                      ; 1                           ; 1                      ;
; current_state.Rotate_1      ; 0                           ; 0                      ; 0                           ; 0                      ; 0                           ; 1                      ; 0                           ; 1                      ;
; current_state.Rotate_1_wait ; 0                           ; 0                      ; 0                           ; 0                      ; 1                           ; 0                      ; 0                           ; 1                      ;
; current_state.Rotate_2      ; 0                           ; 0                      ; 0                           ; 1                      ; 0                           ; 0                      ; 0                           ; 1                      ;
; current_state.Rotate_2_wait ; 0                           ; 0                      ; 1                           ; 0                      ; 0                           ; 0                      ; 0                           ; 1                      ;
; current_state.Rotate_3      ; 0                           ; 1                      ; 0                           ; 0                      ; 0                           ; 0                      ; 0                           ; 1                      ;
; current_state.Rotate_3_wait ; 1                           ; 0                      ; 0                           ; 0                      ; 0                           ; 0                      ; 0                           ; 1                      ;
+-----------------------------+-----------------------------+------------------------+-----------------------------+------------------------+-----------------------------+------------------------+-----------------------------+------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                     ;
+---------------------------------------------------------+--------------------------------------------------------------+
; Register name                                           ; Reason for Removal                                           ;
+---------------------------------------------------------+--------------------------------------------------------------+
; keyboard:keyboard_inst|en                               ; Stuck at VCC due to stuck port data_in                       ;
; block_motion:block_motion_inst|block_Y_Motion[1,2,4..8] ; Merged with block_motion:block_motion_inst|block_Y_Motion[9] ;
; block_motion:block_motion_inst|block_Y_Motion[0]        ; Merged with block_motion:block_motion_inst|block_Y_Motion[3] ;
; block_motion:block_motion_inst|block_X_Motion[2,4..9]   ; Merged with block_motion:block_motion_inst|block_X_Motion[1] ;
; block_motion:block_motion_inst|block_Y_Motion[9]        ; Stuck at GND due to stuck port data_in                       ;
; score_0_digit:score_0_digit_inst|data[2]                ; Stuck at GND due to stuck port data_in                       ;
; score_2_digit:score_2_digit_inst|data[2]                ; Stuck at GND due to stuck port data_in                       ;
; score_4_digit:score_4_digit_inst|data[2]                ; Stuck at GND due to stuck port data_in                       ;
; score_7_digit:score_7_digit_inst|data[2]                ; Stuck at GND due to stuck port data_in                       ;
; score_9_digit:score_9_digit_inst|data[2]                ; Stuck at GND due to stuck port data_in                       ;
; score_1_digit:score_1_digit_inst|data[1]                ; Stuck at GND due to stuck port data_in                       ;
; score_3_digit:score_3_digit_inst|data[1]                ; Stuck at GND due to stuck port data_in                       ;
; score_4_digit:score_4_digit_inst|data[1]                ; Stuck at GND due to stuck port data_in                       ;
; score_8_digit:score_8_digit_inst|data[1]                ; Stuck at GND due to stuck port data_in                       ;
; score_1_digit:score_1_digit_inst|data[0]                ; Stuck at GND due to stuck port data_in                       ;
; score_2_digit:score_2_digit_inst|data[0]                ; Stuck at GND due to stuck port data_in                       ;
; score_5_digit:score_5_digit_inst|data[0]                ; Stuck at GND due to stuck port data_in                       ;
; score_8_digit:score_8_digit_inst|data[0]                ; Stuck at GND due to stuck port data_in                       ;
; score_9_digit:score_9_digit_inst|data[0]                ; Stuck at GND due to stuck port data_in                       ;
; score_0_digit:score_0_digit_inst|data[0]                ; Merged with score_0_digit:score_0_digit_inst|data[1]         ;
; score_5_digit:score_5_digit_inst|data[2]                ; Merged with score_5_digit:score_5_digit_inst|data[1]         ;
; score_6_digit:score_6_digit_inst|data[0,2]              ; Merged with score_6_digit:score_6_digit_inst|data[1]         ;
; score_7_digit:score_7_digit_inst|data[0]                ; Merged with score_7_digit:score_7_digit_inst|data[1]         ;
; score_3_digit:score_3_digit_inst|data[0]                ; Merged with score_3_digit:score_3_digit_inst|data[2]         ;
; rotate_block:rotate_block_inst|current_state~2          ; Lost fanout                                                  ;
; rotate_block:rotate_block_inst|current_state~3          ; Lost fanout                                                  ;
; rotate_block:rotate_block_inst|current_state~4          ; Lost fanout                                                  ;
; rotate_block:rotate_block_inst|current_state~5          ; Lost fanout                                                  ;
; board:board_inst|board[0][5][3]                         ; Stuck at GND due to stuck port data_in                       ;
; board:board_inst|board[0][6][3]                         ; Stuck at GND due to stuck port data_in                       ;
; board:board_inst|board[0][4][3]                         ; Stuck at GND due to stuck port data_in                       ;
; board:board_inst|board[0][7][3]                         ; Stuck at GND due to stuck port data_in                       ;
; board:board_inst|board[0][9][3]                         ; Stuck at GND due to stuck port data_in                       ;
; board:board_inst|board[0][8][3]                         ; Stuck at GND due to stuck port data_in                       ;
; board:board_inst|board[0][10][3]                        ; Stuck at GND due to stuck port data_in                       ;
; board:board_inst|board[0][2][3]                         ; Stuck at GND due to stuck port data_in                       ;
; board:board_inst|board[0][1][3]                         ; Stuck at GND due to stuck port data_in                       ;
; board:board_inst|board[0][0][3]                         ; Stuck at GND due to stuck port data_in                       ;
; board:board_inst|board[0][3][3]                         ; Stuck at GND due to stuck port data_in                       ;
; Total Number of Removed Registers = 52                  ;                                                              ;
+---------------------------------------------------------+--------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1150  ;
; Number of registers using Synchronous Clear  ; 41    ;
; Number of registers using Synchronous Load   ; 947   ;
; Number of registers using Asynchronous Clear ; 33    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 391   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; keyboard:keyboard_inst|enable          ; 3       ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+-------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                    ;
+---------------------------------------------+--------------------------------------------+------+
; Register Name                               ; Megafunction                               ; Type ;
+---------------------------------------------+--------------------------------------------+------+
; O_block:O_block_inst|data[0..3]             ; O_block:O_block_inst|OCM_rtl_0             ; RAM  ;
; Z_horiz_block:Z_horiz_block_inst|data[0..3] ; Z_horiz_block:Z_horiz_block_inst|OCM_rtl_0 ; RAM  ;
; S_horiz_block:S_horiz_block_inst|data[0..3] ; S_horiz_block:S_horiz_block_inst|OCM_rtl_0 ; RAM  ;
; I_horiz_block:I_horiz_block_inst|data[0..3] ; I_horiz_block:I_horiz_block_inst|OCM_rtl_0 ; RAM  ;
; L_right_block:L_right_block_inst|data[0..3] ; L_right_block:L_right_block_inst|OCM_rtl_0 ; RAM  ;
; J_left_block:J_left_block_inst|data[0..3]   ; J_left_block:J_left_block_inst|OCM_rtl_0   ; RAM  ;
; T_down_block:T_down_block_inst|data[0..3]   ; T_down_block:T_down_block_inst|OCM_rtl_0   ; RAM  ;
; Z_vert_block:Z_vert_block_inst|data[0..3]   ; Z_vert_block:Z_vert_block_inst|OCM_rtl_0   ; RAM  ;
; S_vert_block:S_vert_block_inst|data[0..3]   ; S_vert_block:S_vert_block_inst|OCM_rtl_0   ; RAM  ;
; I_vert_block:I_vert_block_inst|data[0..3]   ; I_vert_block:I_vert_block_inst|OCM_rtl_0   ; RAM  ;
; L_down_block:L_down_block_inst|data[0..3]   ; L_down_block:L_down_block_inst|OCM_rtl_0   ; RAM  ;
; J_up_block:J_up_block_inst|data[0..3]       ; J_up_block:J_up_block_inst|OCM_rtl_0       ; RAM  ;
; T_left_block:T_left_block_inst|data[0..3]   ; T_left_block:T_left_block_inst|OCM_rtl_0   ; RAM  ;
; L_up_block:L_up_block_inst|data[0..3]       ; L_up_block:L_up_block_inst|OCM_rtl_0       ; RAM  ;
; J_down_block:J_down_block_inst|data[0..3]   ; J_down_block:J_down_block_inst|OCM_rtl_0   ; RAM  ;
; T_right_block:T_right_block_inst|data[0..3] ; T_right_block:T_right_block_inst|OCM_rtl_0 ; RAM  ;
; L_left_block:L_left_block_inst|data[0..3]   ; L_left_block:L_left_block_inst|OCM_rtl_0   ; RAM  ;
; J_right_block:J_right_block_inst|data[0..3] ; J_right_block:J_right_block_inst|OCM_rtl_0 ; RAM  ;
; T_up_block:T_up_block_inst|data[0..3]       ; T_up_block:T_up_block_inst|OCM_rtl_0       ; RAM  ;
; score:score_inst|data[0..3]                 ; score:score_inst|OCM_rtl_0                 ; RAM  ;
; tetris_logo:tetris_logo_inst|data[0..3]     ; tetris_logo:tetris_logo_inst|OCM_rtl_0     ; RAM  ;
+---------------------------------------------+--------------------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tetris_top|board:board_inst|score[4]                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |tetris_top|VGA_controller:vga_controller_instance|h_counter[0]    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |tetris_top|block_motion:block_motion_inst|block_Y_Pos[8]          ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |tetris_top|block_motion:block_motion_inst|block_X_Pos[2]          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |tetris_top|keyboard:keyboard_inst|Typematic_Keycode[0]            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |tetris_top|keyboard:keyboard_inst|Count[4]                        ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |tetris_top|block_motion:block_motion_inst|counter_y[14]           ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |tetris_top|block_motion:block_motion_inst|counter_x[3]            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |tetris_top|choose_block:choose_block_inst|Mux3                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |tetris_top|block_motion:block_motion_inst|block_X_Motion_in       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |tetris_top|color_mapper:color_instance|Add18                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |tetris_top|block_motion:block_motion_inst|Mux180                  ;
; 3:1                ; 88 bits   ; 176 LEs       ; 176 LEs              ; 0 LEs                  ; No         ; |tetris_top|block_motion:block_motion_inst|Mux553                  ;
; 3:1                ; 88 bits   ; 176 LEs       ; 176 LEs              ; 0 LEs                  ; No         ; |tetris_top|block_motion:block_motion_inst|Mux493                  ;
; 4:1                ; 88 bits   ; 176 LEs       ; 176 LEs              ; 0 LEs                  ; No         ; |tetris_top|block_motion:block_motion_inst|Mux380                  ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |tetris_top|block_motion:block_motion_inst|Mux559                  ;
; 3:1                ; 176 bits  ; 352 LEs       ; 352 LEs              ; 0 LEs                  ; No         ; |tetris_top|block_motion:block_motion_inst|Mux499                  ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |tetris_top|VGA_controller:vga_controller_instance|v_counter_in[3] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |tetris_top|block_motion:block_motion_inst|block_X_Motion_in       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |tetris_top|block_motion:block_motion_inst|block_X_Motion_in       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |tetris_top|block_motion:block_motion_inst|Mux559                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |tetris_top|block_motion:block_motion_inst|Mux576                  ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |tetris_top|block_motion:block_motion_inst|Mux660                  ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |tetris_top|block_motion:block_motion_inst|Mux36                   ;
; 16:1               ; 8 bits    ; 80 LEs        ; 64 LEs               ; 16 LEs                 ; No         ; |tetris_top|color_mapper:color_instance|colors:colors_inst|Mux4    ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |tetris_top|block_motion:block_motion_inst|Mux558                  ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |tetris_top|block_motion:block_motion_inst|Mux559                  ;
; 5:1                ; 12 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |tetris_top|block_motion:block_motion_inst|Mux579                  ;
; 6:1                ; 12 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |tetris_top|block_motion:block_motion_inst|Mux766                  ;
; 6:1                ; 12 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |tetris_top|block_motion:block_motion_inst|Mux176                  ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |tetris_top|block_motion:block_motion_inst|Mux572                  ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |tetris_top|block_motion:block_motion_inst|Mux92                   ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |tetris_top|block_motion:block_motion_inst|Mux559                  ;
; 7:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |tetris_top|block_motion:block_motion_inst|Mux210                  ;
; 6:1                ; 10 bits   ; 40 LEs        ; 30 LEs               ; 10 LEs                 ; No         ; |tetris_top|color_mapper:color_instance|address[8]                 ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |tetris_top|block_motion:block_motion_inst|Mux180                  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |tetris_top|block_motion:block_motion_inst|Mux558                  ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |tetris_top|block_motion:block_motion_inst|Mux176                  ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |tetris_top|color_mapper:color_instance|address[1]                 ;
; 9:1                ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |tetris_top|block_motion:block_motion_inst|Mux768                  ;
; 10:1               ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |tetris_top|block_motion:block_motion_inst|Mux88                   ;
; 14:1               ; 4 bits    ; 36 LEs        ; 32 LEs               ; 4 LEs                  ; No         ; |tetris_top|block_motion:block_motion_inst|Mux281                  ;
; 10:1               ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |tetris_top|block_motion:block_motion_inst|Mux579                  ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |tetris_top|block_motion:block_motion_inst|Mux577                  ;
; 13:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; No         ; |tetris_top|block_motion:block_motion_inst|Mux559                  ;
; 14:1               ; 4 bits    ; 36 LEs        ; 32 LEs               ; 4 LEs                  ; No         ; |tetris_top|block_motion:block_motion_inst|Mux180                  ;
; 22:1               ; 8 bits    ; 112 LEs       ; 112 LEs              ; 0 LEs                  ; No         ; |tetris_top|block_motion:block_motion_inst|Mux177                  ;
; 22:1               ; 4 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |tetris_top|block_motion:block_motion_inst|Mux89                   ;
; 23:1               ; 4 bits    ; 60 LEs        ; 56 LEs               ; 4 LEs                  ; No         ; |tetris_top|block_motion:block_motion_inst|Mux576                  ;
; 38:1               ; 8 bits    ; 200 LEs       ; 184 LEs              ; 16 LEs                 ; No         ; |tetris_top|block_motion:block_motion_inst|Mux178                  ;
; 47:1               ; 4 bits    ; 124 LEs       ; 120 LEs              ; 4 LEs                  ; No         ; |tetris_top|block_motion:block_motion_inst|Mux90                   ;
; 98:1               ; 4 bits    ; 260 LEs       ; 204 LEs              ; 56 LEs                 ; No         ; |tetris_top|block_motion:block_motion_inst|Mux762                  ;
; 362:1              ; 4 bits    ; 964 LEs       ; 644 LEs              ; 320 LEs                ; No         ; |tetris_top|color_mapper:color_instance|Mux99                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for O_block:O_block_inst|altsyncram:OCM_rtl_0|altsyncram_4g61:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for Z_horiz_block:Z_horiz_block_inst|altsyncram:OCM_rtl_0|altsyncram_k771:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for S_horiz_block:S_horiz_block_inst|altsyncram:OCM_rtl_0|altsyncram_e471:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for I_horiz_block:I_horiz_block_inst|altsyncram:OCM_rtl_0|altsyncram_8171:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for L_right_block:L_right_block_inst|altsyncram:OCM_rtl_0|altsyncram_g671:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for J_left_block:J_left_block_inst|altsyncram:OCM_rtl_0|altsyncram_3071:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------+
; Assignment                      ; Value              ; From ; To                                          ;
+---------------------------------+--------------------+------+---------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                           ;
+---------------------------------+--------------------+------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for T_down_block:T_down_block_inst|altsyncram:OCM_rtl_0|altsyncram_n371:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------+
; Assignment                      ; Value              ; From ; To                                          ;
+---------------------------------+--------------------+------+---------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                           ;
+---------------------------------+--------------------+------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for Z_vert_block:Z_vert_block_inst|altsyncram:OCM_rtl_0|altsyncram_3471:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------+
; Assignment                      ; Value              ; From ; To                                          ;
+---------------------------------+--------------------+------+---------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                           ;
+---------------------------------+--------------------+------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for S_vert_block:S_vert_block_inst|altsyncram:OCM_rtl_0|altsyncram_s071:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------+
; Assignment                      ; Value              ; From ; To                                          ;
+---------------------------------+--------------------+------+---------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                           ;
+---------------------------------+--------------------+------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for I_vert_block:I_vert_block_inst|altsyncram:OCM_rtl_0|altsyncram_m271:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------+
; Assignment                      ; Value              ; From ; To                                          ;
+---------------------------------+--------------------+------+---------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                           ;
+---------------------------------+--------------------+------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for L_down_block:L_down_block_inst|altsyncram:OCM_rtl_0|altsyncram_e371:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------+
; Assignment                      ; Value              ; From ; To                                          ;
+---------------------------------+--------------------+------+---------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                           ;
+---------------------------------+--------------------+------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for J_up_block:J_up_block_inst|altsyncram:OCM_rtl_0|altsyncram_bv61:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for T_left_block:T_left_block_inst|altsyncram:OCM_rtl_0|altsyncram_t271:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------+
; Assignment                      ; Value              ; From ; To                                          ;
+---------------------------------+--------------------+------+---------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                           ;
+---------------------------------+--------------------+------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for L_up_block:L_up_block_inst|altsyncram:OCM_rtl_0|altsyncram_tv61:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for J_down_block:J_down_block_inst|altsyncram:OCM_rtl_0|altsyncram_j371:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------+
; Assignment                      ; Value              ; From ; To                                          ;
+---------------------------------+--------------------+------+---------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                           ;
+---------------------------------+--------------------+------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for T_right_block:T_right_block_inst|altsyncram:OCM_rtl_0|altsyncram_kc71:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for L_left_block:L_left_block_inst|altsyncram:OCM_rtl_0|altsyncram_v571:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------+
; Assignment                      ; Value              ; From ; To                                          ;
+---------------------------------+--------------------+------+---------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                           ;
+---------------------------------+--------------------+------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for J_right_block:J_right_block_inst|altsyncram:OCM_rtl_0|altsyncram_qa71:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for T_up_block:T_up_block_inst|altsyncram:OCM_rtl_0|altsyncram_vu61:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for score:score_inst|altsyncram:OCM_rtl_0|altsyncram_bb61:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------+
; Assignment                      ; Value              ; From ; To                            ;
+---------------------------------+--------------------+------+-------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                             ;
+---------------------------------+--------------------+------+-------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for tetris_logo:tetris_logo_inst|altsyncram:OCM_rtl_0|altsyncram_1671:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_clk:vga_clk_instance|altpll:altpll_component ;
+-------------------------------+---------------------------+-----------------------------------+
; Parameter Name                ; Value                     ; Type                              ;
+-------------------------------+---------------------------+-----------------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                           ;
; PLL_TYPE                      ; AUTO                      ; Untyped                           ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=vga_clk ; Untyped                           ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                           ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                           ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                           ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                           ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer                    ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                           ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                           ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                           ;
; LOCK_HIGH                     ; 1                         ; Untyped                           ;
; LOCK_LOW                      ; 1                         ; Untyped                           ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                           ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                           ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                           ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                           ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                           ;
; SKIP_VCO                      ; OFF                       ; Untyped                           ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                           ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                           ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                           ;
; BANDWIDTH                     ; 0                         ; Untyped                           ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                           ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                           ;
; DOWN_SPREAD                   ; 0                         ; Untyped                           ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                           ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                           ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                           ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                           ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                           ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                           ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                           ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                           ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                           ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                           ;
; CLK1_MULTIPLY_BY              ; 1                         ; Untyped                           ;
; CLK0_MULTIPLY_BY              ; 1                         ; Signed Integer                    ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                           ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                           ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                           ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                           ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                           ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                           ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                           ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                           ;
; CLK1_DIVIDE_BY                ; 1                         ; Untyped                           ;
; CLK0_DIVIDE_BY                ; 2                         ; Signed Integer                    ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                           ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                           ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                           ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                           ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                           ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                           ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK1_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer                    ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                           ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                           ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                           ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                           ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                           ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                           ;
; DPA_DIVIDER                   ; 0                         ; Untyped                           ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                           ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                           ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                           ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                           ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                           ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                           ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                           ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                           ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                           ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                           ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                           ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                           ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                           ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                           ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                           ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                           ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                           ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                           ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                           ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                           ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                           ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                           ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                           ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                           ;
; VCO_MIN                       ; 0                         ; Untyped                           ;
; VCO_MAX                       ; 0                         ; Untyped                           ;
; VCO_CENTER                    ; 0                         ; Untyped                           ;
; PFD_MIN                       ; 0                         ; Untyped                           ;
; PFD_MAX                       ; 0                         ; Untyped                           ;
; M_INITIAL                     ; 0                         ; Untyped                           ;
; M                             ; 0                         ; Untyped                           ;
; N                             ; 1                         ; Untyped                           ;
; M2                            ; 1                         ; Untyped                           ;
; N2                            ; 1                         ; Untyped                           ;
; SS                            ; 1                         ; Untyped                           ;
; C0_HIGH                       ; 0                         ; Untyped                           ;
; C1_HIGH                       ; 0                         ; Untyped                           ;
; C2_HIGH                       ; 0                         ; Untyped                           ;
; C3_HIGH                       ; 0                         ; Untyped                           ;
; C4_HIGH                       ; 0                         ; Untyped                           ;
; C5_HIGH                       ; 0                         ; Untyped                           ;
; C6_HIGH                       ; 0                         ; Untyped                           ;
; C7_HIGH                       ; 0                         ; Untyped                           ;
; C8_HIGH                       ; 0                         ; Untyped                           ;
; C9_HIGH                       ; 0                         ; Untyped                           ;
; C0_LOW                        ; 0                         ; Untyped                           ;
; C1_LOW                        ; 0                         ; Untyped                           ;
; C2_LOW                        ; 0                         ; Untyped                           ;
; C3_LOW                        ; 0                         ; Untyped                           ;
; C4_LOW                        ; 0                         ; Untyped                           ;
; C5_LOW                        ; 0                         ; Untyped                           ;
; C6_LOW                        ; 0                         ; Untyped                           ;
; C7_LOW                        ; 0                         ; Untyped                           ;
; C8_LOW                        ; 0                         ; Untyped                           ;
; C9_LOW                        ; 0                         ; Untyped                           ;
; C0_INITIAL                    ; 0                         ; Untyped                           ;
; C1_INITIAL                    ; 0                         ; Untyped                           ;
; C2_INITIAL                    ; 0                         ; Untyped                           ;
; C3_INITIAL                    ; 0                         ; Untyped                           ;
; C4_INITIAL                    ; 0                         ; Untyped                           ;
; C5_INITIAL                    ; 0                         ; Untyped                           ;
; C6_INITIAL                    ; 0                         ; Untyped                           ;
; C7_INITIAL                    ; 0                         ; Untyped                           ;
; C8_INITIAL                    ; 0                         ; Untyped                           ;
; C9_INITIAL                    ; 0                         ; Untyped                           ;
; C0_MODE                       ; BYPASS                    ; Untyped                           ;
; C1_MODE                       ; BYPASS                    ; Untyped                           ;
; C2_MODE                       ; BYPASS                    ; Untyped                           ;
; C3_MODE                       ; BYPASS                    ; Untyped                           ;
; C4_MODE                       ; BYPASS                    ; Untyped                           ;
; C5_MODE                       ; BYPASS                    ; Untyped                           ;
; C6_MODE                       ; BYPASS                    ; Untyped                           ;
; C7_MODE                       ; BYPASS                    ; Untyped                           ;
; C8_MODE                       ; BYPASS                    ; Untyped                           ;
; C9_MODE                       ; BYPASS                    ; Untyped                           ;
; C0_PH                         ; 0                         ; Untyped                           ;
; C1_PH                         ; 0                         ; Untyped                           ;
; C2_PH                         ; 0                         ; Untyped                           ;
; C3_PH                         ; 0                         ; Untyped                           ;
; C4_PH                         ; 0                         ; Untyped                           ;
; C5_PH                         ; 0                         ; Untyped                           ;
; C6_PH                         ; 0                         ; Untyped                           ;
; C7_PH                         ; 0                         ; Untyped                           ;
; C8_PH                         ; 0                         ; Untyped                           ;
; C9_PH                         ; 0                         ; Untyped                           ;
; L0_HIGH                       ; 1                         ; Untyped                           ;
; L1_HIGH                       ; 1                         ; Untyped                           ;
; G0_HIGH                       ; 1                         ; Untyped                           ;
; G1_HIGH                       ; 1                         ; Untyped                           ;
; G2_HIGH                       ; 1                         ; Untyped                           ;
; G3_HIGH                       ; 1                         ; Untyped                           ;
; E0_HIGH                       ; 1                         ; Untyped                           ;
; E1_HIGH                       ; 1                         ; Untyped                           ;
; E2_HIGH                       ; 1                         ; Untyped                           ;
; E3_HIGH                       ; 1                         ; Untyped                           ;
; L0_LOW                        ; 1                         ; Untyped                           ;
; L1_LOW                        ; 1                         ; Untyped                           ;
; G0_LOW                        ; 1                         ; Untyped                           ;
; G1_LOW                        ; 1                         ; Untyped                           ;
; G2_LOW                        ; 1                         ; Untyped                           ;
; G3_LOW                        ; 1                         ; Untyped                           ;
; E0_LOW                        ; 1                         ; Untyped                           ;
; E1_LOW                        ; 1                         ; Untyped                           ;
; E2_LOW                        ; 1                         ; Untyped                           ;
; E3_LOW                        ; 1                         ; Untyped                           ;
; L0_INITIAL                    ; 1                         ; Untyped                           ;
; L1_INITIAL                    ; 1                         ; Untyped                           ;
; G0_INITIAL                    ; 1                         ; Untyped                           ;
; G1_INITIAL                    ; 1                         ; Untyped                           ;
; G2_INITIAL                    ; 1                         ; Untyped                           ;
; G3_INITIAL                    ; 1                         ; Untyped                           ;
; E0_INITIAL                    ; 1                         ; Untyped                           ;
; E1_INITIAL                    ; 1                         ; Untyped                           ;
; E2_INITIAL                    ; 1                         ; Untyped                           ;
; E3_INITIAL                    ; 1                         ; Untyped                           ;
; L0_MODE                       ; BYPASS                    ; Untyped                           ;
; L1_MODE                       ; BYPASS                    ; Untyped                           ;
; G0_MODE                       ; BYPASS                    ; Untyped                           ;
; G1_MODE                       ; BYPASS                    ; Untyped                           ;
; G2_MODE                       ; BYPASS                    ; Untyped                           ;
; G3_MODE                       ; BYPASS                    ; Untyped                           ;
; E0_MODE                       ; BYPASS                    ; Untyped                           ;
; E1_MODE                       ; BYPASS                    ; Untyped                           ;
; E2_MODE                       ; BYPASS                    ; Untyped                           ;
; E3_MODE                       ; BYPASS                    ; Untyped                           ;
; L0_PH                         ; 0                         ; Untyped                           ;
; L1_PH                         ; 0                         ; Untyped                           ;
; G0_PH                         ; 0                         ; Untyped                           ;
; G1_PH                         ; 0                         ; Untyped                           ;
; G2_PH                         ; 0                         ; Untyped                           ;
; G3_PH                         ; 0                         ; Untyped                           ;
; E0_PH                         ; 0                         ; Untyped                           ;
; E1_PH                         ; 0                         ; Untyped                           ;
; E2_PH                         ; 0                         ; Untyped                           ;
; E3_PH                         ; 0                         ; Untyped                           ;
; M_PH                          ; 0                         ; Untyped                           ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; CLK0_COUNTER                  ; G0                        ; Untyped                           ;
; CLK1_COUNTER                  ; G0                        ; Untyped                           ;
; CLK2_COUNTER                  ; G0                        ; Untyped                           ;
; CLK3_COUNTER                  ; G0                        ; Untyped                           ;
; CLK4_COUNTER                  ; G0                        ; Untyped                           ;
; CLK5_COUNTER                  ; G0                        ; Untyped                           ;
; CLK6_COUNTER                  ; E0                        ; Untyped                           ;
; CLK7_COUNTER                  ; E1                        ; Untyped                           ;
; CLK8_COUNTER                  ; E2                        ; Untyped                           ;
; CLK9_COUNTER                  ; E3                        ; Untyped                           ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                           ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                           ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                           ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                           ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                           ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                           ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                           ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                           ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                           ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                           ;
; M_TIME_DELAY                  ; 0                         ; Untyped                           ;
; N_TIME_DELAY                  ; 0                         ; Untyped                           ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                           ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                           ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                           ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                           ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                           ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                           ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                           ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                           ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                           ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                           ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                           ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                           ;
; VCO_POST_SCALE                ; 0                         ; Untyped                           ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                           ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                           ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                           ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                           ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                           ;
; PORT_CLK1                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                           ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                           ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                           ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped                           ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                           ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped                           ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                           ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                           ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                           ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                           ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                           ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                           ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                           ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                           ;
; CBXI_PARAMETER                ; vga_clk_altpll            ; Untyped                           ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                           ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                           ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer                    ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                           ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                           ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                           ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                           ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                           ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE                    ;
+-------------------------------+---------------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_controller:vga_controller_instance ;
+----------------+------------+-------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                  ;
+----------------+------------+-------------------------------------------------------+
; H_TOTAL        ; 1100100000 ; Unsigned Binary                                       ;
; V_TOTAL        ; 1000001101 ; Unsigned Binary                                       ;
+----------------+------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: block_motion:block_motion_inst ;
+----------------+------------+-----------------------------------------------+
; Parameter Name ; Value      ; Type                                          ;
+----------------+------------+-----------------------------------------------+
; block_X_start  ; 0100101001 ; Unsigned Binary                               ;
; block_Y_start  ; 0010000111 ; Unsigned Binary                               ;
; X_Min          ; 0100001110 ; Unsigned Binary                               ;
; X_Max          ; 0101110001 ; Unsigned Binary                               ;
; Y_Min          ; 0010000111 ; Unsigned Binary                               ;
; Y_Max          ; 0101001101 ; Unsigned Binary                               ;
; Step_Size      ; 0000001001 ; Unsigned Binary                               ;
+----------------+------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: O_block:O_block_inst|altsyncram:OCM_rtl_0  ;
+------------------------------------+---------------------------------------+----------------+
; Parameter Name                     ; Value                                 ; Type           ;
+------------------------------------+---------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                     ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                    ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                   ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                    ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                   ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                     ; Untyped        ;
; OPERATION_MODE                     ; ROM                                   ; Untyped        ;
; WIDTH_A                            ; 4                                     ; Untyped        ;
; WIDTHAD_A                          ; 9                                     ; Untyped        ;
; NUMWORDS_A                         ; 361                                   ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                          ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                  ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                  ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                  ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                  ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                  ; Untyped        ;
; WIDTH_B                            ; 1                                     ; Untyped        ;
; WIDTHAD_B                          ; 1                                     ; Untyped        ;
; NUMWORDS_B                         ; 1                                     ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                          ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                  ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                  ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                  ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                  ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                  ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                  ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                     ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                     ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                  ; Untyped        ;
; BYTE_SIZE                          ; 8                                     ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                             ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                  ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                  ; Untyped        ;
; INIT_FILE                          ; db/lab8.ram0_O_block_7626f5c1.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                     ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                       ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                       ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                 ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                 ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                     ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                          ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_4g61                       ; Untyped        ;
+------------------------------------+---------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Z_horiz_block:Z_horiz_block_inst|altsyncram:OCM_rtl_0 ;
+------------------------------------+---------------------------------------------+---------------------+
; Parameter Name                     ; Value                                       ; Type                ;
+------------------------------------+---------------------------------------------+---------------------+
; BYTE_SIZE_BLOCK                    ; 8                                           ; Untyped             ;
; AUTO_CARRY_CHAINS                  ; ON                                          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                ; ON                                          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                         ; IGNORE_CASCADE      ;
; WIDTH_BYTEENA                      ; 1                                           ; Untyped             ;
; OPERATION_MODE                     ; ROM                                         ; Untyped             ;
; WIDTH_A                            ; 4                                           ; Untyped             ;
; WIDTHAD_A                          ; 10                                          ; Untyped             ;
; NUMWORDS_A                         ; 532                                         ; Untyped             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                ; Untyped             ;
; ADDRESS_ACLR_A                     ; NONE                                        ; Untyped             ;
; OUTDATA_ACLR_A                     ; NONE                                        ; Untyped             ;
; WRCONTROL_ACLR_A                   ; NONE                                        ; Untyped             ;
; INDATA_ACLR_A                      ; NONE                                        ; Untyped             ;
; BYTEENA_ACLR_A                     ; NONE                                        ; Untyped             ;
; WIDTH_B                            ; 1                                           ; Untyped             ;
; WIDTHAD_B                          ; 1                                           ; Untyped             ;
; NUMWORDS_B                         ; 1                                           ; Untyped             ;
; INDATA_REG_B                       ; CLOCK1                                      ; Untyped             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                      ; Untyped             ;
; RDCONTROL_REG_B                    ; CLOCK1                                      ; Untyped             ;
; ADDRESS_REG_B                      ; CLOCK1                                      ; Untyped             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                ; Untyped             ;
; BYTEENA_REG_B                      ; CLOCK1                                      ; Untyped             ;
; INDATA_ACLR_B                      ; NONE                                        ; Untyped             ;
; WRCONTROL_ACLR_B                   ; NONE                                        ; Untyped             ;
; ADDRESS_ACLR_B                     ; NONE                                        ; Untyped             ;
; OUTDATA_ACLR_B                     ; NONE                                        ; Untyped             ;
; RDCONTROL_ACLR_B                   ; NONE                                        ; Untyped             ;
; BYTEENA_ACLR_B                     ; NONE                                        ; Untyped             ;
; WIDTH_BYTEENA_A                    ; 1                                           ; Untyped             ;
; WIDTH_BYTEENA_B                    ; 1                                           ; Untyped             ;
; RAM_BLOCK_TYPE                     ; AUTO                                        ; Untyped             ;
; BYTE_SIZE                          ; 8                                           ; Untyped             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ; Untyped             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                        ; Untyped             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                        ; Untyped             ;
; INIT_FILE                          ; db/lab8.ram0_Z_horiz_block_816cd92e.hdl.mif ; Untyped             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                      ; Untyped             ;
; MAXIMUM_DEPTH                      ; 0                                           ; Untyped             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                      ; Untyped             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                      ; Untyped             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                      ; Untyped             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                      ; Untyped             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                             ; Untyped             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                             ; Untyped             ;
; ENABLE_ECC                         ; FALSE                                       ; Untyped             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                       ; Untyped             ;
; WIDTH_ECCSTATUS                    ; 3                                           ; Untyped             ;
; DEVICE_FAMILY                      ; Cyclone IV E                                ; Untyped             ;
; CBXI_PARAMETER                     ; altsyncram_k771                             ; Untyped             ;
+------------------------------------+---------------------------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: S_horiz_block:S_horiz_block_inst|altsyncram:OCM_rtl_0 ;
+------------------------------------+---------------------------------------------+---------------------+
; Parameter Name                     ; Value                                       ; Type                ;
+------------------------------------+---------------------------------------------+---------------------+
; BYTE_SIZE_BLOCK                    ; 8                                           ; Untyped             ;
; AUTO_CARRY_CHAINS                  ; ON                                          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                ; ON                                          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                         ; IGNORE_CASCADE      ;
; WIDTH_BYTEENA                      ; 1                                           ; Untyped             ;
; OPERATION_MODE                     ; ROM                                         ; Untyped             ;
; WIDTH_A                            ; 4                                           ; Untyped             ;
; WIDTHAD_A                          ; 10                                          ; Untyped             ;
; NUMWORDS_A                         ; 532                                         ; Untyped             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                ; Untyped             ;
; ADDRESS_ACLR_A                     ; NONE                                        ; Untyped             ;
; OUTDATA_ACLR_A                     ; NONE                                        ; Untyped             ;
; WRCONTROL_ACLR_A                   ; NONE                                        ; Untyped             ;
; INDATA_ACLR_A                      ; NONE                                        ; Untyped             ;
; BYTEENA_ACLR_A                     ; NONE                                        ; Untyped             ;
; WIDTH_B                            ; 1                                           ; Untyped             ;
; WIDTHAD_B                          ; 1                                           ; Untyped             ;
; NUMWORDS_B                         ; 1                                           ; Untyped             ;
; INDATA_REG_B                       ; CLOCK1                                      ; Untyped             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                      ; Untyped             ;
; RDCONTROL_REG_B                    ; CLOCK1                                      ; Untyped             ;
; ADDRESS_REG_B                      ; CLOCK1                                      ; Untyped             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                ; Untyped             ;
; BYTEENA_REG_B                      ; CLOCK1                                      ; Untyped             ;
; INDATA_ACLR_B                      ; NONE                                        ; Untyped             ;
; WRCONTROL_ACLR_B                   ; NONE                                        ; Untyped             ;
; ADDRESS_ACLR_B                     ; NONE                                        ; Untyped             ;
; OUTDATA_ACLR_B                     ; NONE                                        ; Untyped             ;
; RDCONTROL_ACLR_B                   ; NONE                                        ; Untyped             ;
; BYTEENA_ACLR_B                     ; NONE                                        ; Untyped             ;
; WIDTH_BYTEENA_A                    ; 1                                           ; Untyped             ;
; WIDTH_BYTEENA_B                    ; 1                                           ; Untyped             ;
; RAM_BLOCK_TYPE                     ; AUTO                                        ; Untyped             ;
; BYTE_SIZE                          ; 8                                           ; Untyped             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ; Untyped             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                        ; Untyped             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                        ; Untyped             ;
; INIT_FILE                          ; db/lab8.ram0_S_horiz_block_19a97057.hdl.mif ; Untyped             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                      ; Untyped             ;
; MAXIMUM_DEPTH                      ; 0                                           ; Untyped             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                      ; Untyped             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                      ; Untyped             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                      ; Untyped             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                      ; Untyped             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                             ; Untyped             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                             ; Untyped             ;
; ENABLE_ECC                         ; FALSE                                       ; Untyped             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                       ; Untyped             ;
; WIDTH_ECCSTATUS                    ; 3                                           ; Untyped             ;
; DEVICE_FAMILY                      ; Cyclone IV E                                ; Untyped             ;
; CBXI_PARAMETER                     ; altsyncram_e471                             ; Untyped             ;
+------------------------------------+---------------------------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: I_horiz_block:I_horiz_block_inst|altsyncram:OCM_rtl_0 ;
+------------------------------------+---------------------------------------------+---------------------+
; Parameter Name                     ; Value                                       ; Type                ;
+------------------------------------+---------------------------------------------+---------------------+
; BYTE_SIZE_BLOCK                    ; 8                                           ; Untyped             ;
; AUTO_CARRY_CHAINS                  ; ON                                          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                ; ON                                          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                         ; IGNORE_CASCADE      ;
; WIDTH_BYTEENA                      ; 1                                           ; Untyped             ;
; OPERATION_MODE                     ; ROM                                         ; Untyped             ;
; WIDTH_A                            ; 4                                           ; Untyped             ;
; WIDTHAD_A                          ; 9                                           ; Untyped             ;
; NUMWORDS_A                         ; 370                                         ; Untyped             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                ; Untyped             ;
; ADDRESS_ACLR_A                     ; NONE                                        ; Untyped             ;
; OUTDATA_ACLR_A                     ; NONE                                        ; Untyped             ;
; WRCONTROL_ACLR_A                   ; NONE                                        ; Untyped             ;
; INDATA_ACLR_A                      ; NONE                                        ; Untyped             ;
; BYTEENA_ACLR_A                     ; NONE                                        ; Untyped             ;
; WIDTH_B                            ; 1                                           ; Untyped             ;
; WIDTHAD_B                          ; 1                                           ; Untyped             ;
; NUMWORDS_B                         ; 1                                           ; Untyped             ;
; INDATA_REG_B                       ; CLOCK1                                      ; Untyped             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                      ; Untyped             ;
; RDCONTROL_REG_B                    ; CLOCK1                                      ; Untyped             ;
; ADDRESS_REG_B                      ; CLOCK1                                      ; Untyped             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                ; Untyped             ;
; BYTEENA_REG_B                      ; CLOCK1                                      ; Untyped             ;
; INDATA_ACLR_B                      ; NONE                                        ; Untyped             ;
; WRCONTROL_ACLR_B                   ; NONE                                        ; Untyped             ;
; ADDRESS_ACLR_B                     ; NONE                                        ; Untyped             ;
; OUTDATA_ACLR_B                     ; NONE                                        ; Untyped             ;
; RDCONTROL_ACLR_B                   ; NONE                                        ; Untyped             ;
; BYTEENA_ACLR_B                     ; NONE                                        ; Untyped             ;
; WIDTH_BYTEENA_A                    ; 1                                           ; Untyped             ;
; WIDTH_BYTEENA_B                    ; 1                                           ; Untyped             ;
; RAM_BLOCK_TYPE                     ; AUTO                                        ; Untyped             ;
; BYTE_SIZE                          ; 8                                           ; Untyped             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ; Untyped             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                        ; Untyped             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                        ; Untyped             ;
; INIT_FILE                          ; db/lab8.ram0_I_horiz_block_14770736.hdl.mif ; Untyped             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                      ; Untyped             ;
; MAXIMUM_DEPTH                      ; 0                                           ; Untyped             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                      ; Untyped             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                      ; Untyped             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                      ; Untyped             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                      ; Untyped             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                             ; Untyped             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                             ; Untyped             ;
; ENABLE_ECC                         ; FALSE                                       ; Untyped             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                       ; Untyped             ;
; WIDTH_ECCSTATUS                    ; 3                                           ; Untyped             ;
; DEVICE_FAMILY                      ; Cyclone IV E                                ; Untyped             ;
; CBXI_PARAMETER                     ; altsyncram_8171                             ; Untyped             ;
+------------------------------------+---------------------------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: L_right_block:L_right_block_inst|altsyncram:OCM_rtl_0 ;
+------------------------------------+---------------------------------------------+---------------------+
; Parameter Name                     ; Value                                       ; Type                ;
+------------------------------------+---------------------------------------------+---------------------+
; BYTE_SIZE_BLOCK                    ; 8                                           ; Untyped             ;
; AUTO_CARRY_CHAINS                  ; ON                                          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                ; ON                                          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                         ; IGNORE_CASCADE      ;
; WIDTH_BYTEENA                      ; 1                                           ; Untyped             ;
; OPERATION_MODE                     ; ROM                                         ; Untyped             ;
; WIDTH_A                            ; 4                                           ; Untyped             ;
; WIDTHAD_A                          ; 10                                          ; Untyped             ;
; NUMWORDS_A                         ; 532                                         ; Untyped             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                ; Untyped             ;
; ADDRESS_ACLR_A                     ; NONE                                        ; Untyped             ;
; OUTDATA_ACLR_A                     ; NONE                                        ; Untyped             ;
; WRCONTROL_ACLR_A                   ; NONE                                        ; Untyped             ;
; INDATA_ACLR_A                      ; NONE                                        ; Untyped             ;
; BYTEENA_ACLR_A                     ; NONE                                        ; Untyped             ;
; WIDTH_B                            ; 1                                           ; Untyped             ;
; WIDTHAD_B                          ; 1                                           ; Untyped             ;
; NUMWORDS_B                         ; 1                                           ; Untyped             ;
; INDATA_REG_B                       ; CLOCK1                                      ; Untyped             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                      ; Untyped             ;
; RDCONTROL_REG_B                    ; CLOCK1                                      ; Untyped             ;
; ADDRESS_REG_B                      ; CLOCK1                                      ; Untyped             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                ; Untyped             ;
; BYTEENA_REG_B                      ; CLOCK1                                      ; Untyped             ;
; INDATA_ACLR_B                      ; NONE                                        ; Untyped             ;
; WRCONTROL_ACLR_B                   ; NONE                                        ; Untyped             ;
; ADDRESS_ACLR_B                     ; NONE                                        ; Untyped             ;
; OUTDATA_ACLR_B                     ; NONE                                        ; Untyped             ;
; RDCONTROL_ACLR_B                   ; NONE                                        ; Untyped             ;
; BYTEENA_ACLR_B                     ; NONE                                        ; Untyped             ;
; WIDTH_BYTEENA_A                    ; 1                                           ; Untyped             ;
; WIDTH_BYTEENA_B                    ; 1                                           ; Untyped             ;
; RAM_BLOCK_TYPE                     ; AUTO                                        ; Untyped             ;
; BYTE_SIZE                          ; 8                                           ; Untyped             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ; Untyped             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                        ; Untyped             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                        ; Untyped             ;
; INIT_FILE                          ; db/lab8.ram0_L_right_block_6bf0f451.hdl.mif ; Untyped             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                      ; Untyped             ;
; MAXIMUM_DEPTH                      ; 0                                           ; Untyped             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                      ; Untyped             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                      ; Untyped             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                      ; Untyped             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                      ; Untyped             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                             ; Untyped             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                             ; Untyped             ;
; ENABLE_ECC                         ; FALSE                                       ; Untyped             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                       ; Untyped             ;
; WIDTH_ECCSTATUS                    ; 3                                           ; Untyped             ;
; DEVICE_FAMILY                      ; Cyclone IV E                                ; Untyped             ;
; CBXI_PARAMETER                     ; altsyncram_g671                             ; Untyped             ;
+------------------------------------+---------------------------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: J_left_block:J_left_block_inst|altsyncram:OCM_rtl_0 ;
+------------------------------------+-------------------------------------------+---------------------+
; Parameter Name                     ; Value                                     ; Type                ;
+------------------------------------+-------------------------------------------+---------------------+
; BYTE_SIZE_BLOCK                    ; 8                                         ; Untyped             ;
; AUTO_CARRY_CHAINS                  ; ON                                        ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                       ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                ; ON                                        ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                       ; IGNORE_CASCADE      ;
; WIDTH_BYTEENA                      ; 1                                         ; Untyped             ;
; OPERATION_MODE                     ; ROM                                       ; Untyped             ;
; WIDTH_A                            ; 4                                         ; Untyped             ;
; WIDTHAD_A                          ; 10                                        ; Untyped             ;
; NUMWORDS_A                         ; 532                                       ; Untyped             ;
; OUTDATA_REG_A                      ; UNREGISTERED                              ; Untyped             ;
; ADDRESS_ACLR_A                     ; NONE                                      ; Untyped             ;
; OUTDATA_ACLR_A                     ; NONE                                      ; Untyped             ;
; WRCONTROL_ACLR_A                   ; NONE                                      ; Untyped             ;
; INDATA_ACLR_A                      ; NONE                                      ; Untyped             ;
; BYTEENA_ACLR_A                     ; NONE                                      ; Untyped             ;
; WIDTH_B                            ; 1                                         ; Untyped             ;
; WIDTHAD_B                          ; 1                                         ; Untyped             ;
; NUMWORDS_B                         ; 1                                         ; Untyped             ;
; INDATA_REG_B                       ; CLOCK1                                    ; Untyped             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                    ; Untyped             ;
; RDCONTROL_REG_B                    ; CLOCK1                                    ; Untyped             ;
; ADDRESS_REG_B                      ; CLOCK1                                    ; Untyped             ;
; OUTDATA_REG_B                      ; UNREGISTERED                              ; Untyped             ;
; BYTEENA_REG_B                      ; CLOCK1                                    ; Untyped             ;
; INDATA_ACLR_B                      ; NONE                                      ; Untyped             ;
; WRCONTROL_ACLR_B                   ; NONE                                      ; Untyped             ;
; ADDRESS_ACLR_B                     ; NONE                                      ; Untyped             ;
; OUTDATA_ACLR_B                     ; NONE                                      ; Untyped             ;
; RDCONTROL_ACLR_B                   ; NONE                                      ; Untyped             ;
; BYTEENA_ACLR_B                     ; NONE                                      ; Untyped             ;
; WIDTH_BYTEENA_A                    ; 1                                         ; Untyped             ;
; WIDTH_BYTEENA_B                    ; 1                                         ; Untyped             ;
; RAM_BLOCK_TYPE                     ; AUTO                                      ; Untyped             ;
; BYTE_SIZE                          ; 8                                         ; Untyped             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ; Untyped             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                      ; Untyped             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                      ; Untyped             ;
; INIT_FILE                          ; db/lab8.ram0_J_left_block_a84668e.hdl.mif ; Untyped             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                    ; Untyped             ;
; MAXIMUM_DEPTH                      ; 0                                         ; Untyped             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                    ; Untyped             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                    ; Untyped             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                    ; Untyped             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                    ; Untyped             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                           ; Untyped             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                           ; Untyped             ;
; ENABLE_ECC                         ; FALSE                                     ; Untyped             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                     ; Untyped             ;
; WIDTH_ECCSTATUS                    ; 3                                         ; Untyped             ;
; DEVICE_FAMILY                      ; Cyclone IV E                              ; Untyped             ;
; CBXI_PARAMETER                     ; altsyncram_3071                           ; Untyped             ;
+------------------------------------+-------------------------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: T_down_block:T_down_block_inst|altsyncram:OCM_rtl_0 ;
+------------------------------------+--------------------------------------------+--------------------+
; Parameter Name                     ; Value                                      ; Type               ;
+------------------------------------+--------------------------------------------+--------------------+
; BYTE_SIZE_BLOCK                    ; 8                                          ; Untyped            ;
; AUTO_CARRY_CHAINS                  ; ON                                         ; AUTO_CARRY         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                        ; IGNORE_CARRY       ;
; AUTO_CASCADE_CHAINS                ; ON                                         ; AUTO_CASCADE       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                        ; IGNORE_CASCADE     ;
; WIDTH_BYTEENA                      ; 1                                          ; Untyped            ;
; OPERATION_MODE                     ; ROM                                        ; Untyped            ;
; WIDTH_A                            ; 4                                          ; Untyped            ;
; WIDTHAD_A                          ; 10                                         ; Untyped            ;
; NUMWORDS_A                         ; 532                                        ; Untyped            ;
; OUTDATA_REG_A                      ; UNREGISTERED                               ; Untyped            ;
; ADDRESS_ACLR_A                     ; NONE                                       ; Untyped            ;
; OUTDATA_ACLR_A                     ; NONE                                       ; Untyped            ;
; WRCONTROL_ACLR_A                   ; NONE                                       ; Untyped            ;
; INDATA_ACLR_A                      ; NONE                                       ; Untyped            ;
; BYTEENA_ACLR_A                     ; NONE                                       ; Untyped            ;
; WIDTH_B                            ; 1                                          ; Untyped            ;
; WIDTHAD_B                          ; 1                                          ; Untyped            ;
; NUMWORDS_B                         ; 1                                          ; Untyped            ;
; INDATA_REG_B                       ; CLOCK1                                     ; Untyped            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                     ; Untyped            ;
; RDCONTROL_REG_B                    ; CLOCK1                                     ; Untyped            ;
; ADDRESS_REG_B                      ; CLOCK1                                     ; Untyped            ;
; OUTDATA_REG_B                      ; UNREGISTERED                               ; Untyped            ;
; BYTEENA_REG_B                      ; CLOCK1                                     ; Untyped            ;
; INDATA_ACLR_B                      ; NONE                                       ; Untyped            ;
; WRCONTROL_ACLR_B                   ; NONE                                       ; Untyped            ;
; ADDRESS_ACLR_B                     ; NONE                                       ; Untyped            ;
; OUTDATA_ACLR_B                     ; NONE                                       ; Untyped            ;
; RDCONTROL_ACLR_B                   ; NONE                                       ; Untyped            ;
; BYTEENA_ACLR_B                     ; NONE                                       ; Untyped            ;
; WIDTH_BYTEENA_A                    ; 1                                          ; Untyped            ;
; WIDTH_BYTEENA_B                    ; 1                                          ; Untyped            ;
; RAM_BLOCK_TYPE                     ; AUTO                                       ; Untyped            ;
; BYTE_SIZE                          ; 8                                          ; Untyped            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                       ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                       ; Untyped            ;
; INIT_FILE                          ; db/lab8.ram0_T_down_block_7fac5643.hdl.mif ; Untyped            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                     ; Untyped            ;
; MAXIMUM_DEPTH                      ; 0                                          ; Untyped            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                     ; Untyped            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                     ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                     ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                     ; Untyped            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                            ; Untyped            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                            ; Untyped            ;
; ENABLE_ECC                         ; FALSE                                      ; Untyped            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                      ; Untyped            ;
; WIDTH_ECCSTATUS                    ; 3                                          ; Untyped            ;
; DEVICE_FAMILY                      ; Cyclone IV E                               ; Untyped            ;
; CBXI_PARAMETER                     ; altsyncram_n371                            ; Untyped            ;
+------------------------------------+--------------------------------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Z_vert_block:Z_vert_block_inst|altsyncram:OCM_rtl_0 ;
+------------------------------------+--------------------------------------------+--------------------+
; Parameter Name                     ; Value                                      ; Type               ;
+------------------------------------+--------------------------------------------+--------------------+
; BYTE_SIZE_BLOCK                    ; 8                                          ; Untyped            ;
; AUTO_CARRY_CHAINS                  ; ON                                         ; AUTO_CARRY         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                        ; IGNORE_CARRY       ;
; AUTO_CASCADE_CHAINS                ; ON                                         ; AUTO_CASCADE       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                        ; IGNORE_CASCADE     ;
; WIDTH_BYTEENA                      ; 1                                          ; Untyped            ;
; OPERATION_MODE                     ; ROM                                        ; Untyped            ;
; WIDTH_A                            ; 4                                          ; Untyped            ;
; WIDTHAD_A                          ; 10                                         ; Untyped            ;
; NUMWORDS_A                         ; 532                                        ; Untyped            ;
; OUTDATA_REG_A                      ; UNREGISTERED                               ; Untyped            ;
; ADDRESS_ACLR_A                     ; NONE                                       ; Untyped            ;
; OUTDATA_ACLR_A                     ; NONE                                       ; Untyped            ;
; WRCONTROL_ACLR_A                   ; NONE                                       ; Untyped            ;
; INDATA_ACLR_A                      ; NONE                                       ; Untyped            ;
; BYTEENA_ACLR_A                     ; NONE                                       ; Untyped            ;
; WIDTH_B                            ; 1                                          ; Untyped            ;
; WIDTHAD_B                          ; 1                                          ; Untyped            ;
; NUMWORDS_B                         ; 1                                          ; Untyped            ;
; INDATA_REG_B                       ; CLOCK1                                     ; Untyped            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                     ; Untyped            ;
; RDCONTROL_REG_B                    ; CLOCK1                                     ; Untyped            ;
; ADDRESS_REG_B                      ; CLOCK1                                     ; Untyped            ;
; OUTDATA_REG_B                      ; UNREGISTERED                               ; Untyped            ;
; BYTEENA_REG_B                      ; CLOCK1                                     ; Untyped            ;
; INDATA_ACLR_B                      ; NONE                                       ; Untyped            ;
; WRCONTROL_ACLR_B                   ; NONE                                       ; Untyped            ;
; ADDRESS_ACLR_B                     ; NONE                                       ; Untyped            ;
; OUTDATA_ACLR_B                     ; NONE                                       ; Untyped            ;
; RDCONTROL_ACLR_B                   ; NONE                                       ; Untyped            ;
; BYTEENA_ACLR_B                     ; NONE                                       ; Untyped            ;
; WIDTH_BYTEENA_A                    ; 1                                          ; Untyped            ;
; WIDTH_BYTEENA_B                    ; 1                                          ; Untyped            ;
; RAM_BLOCK_TYPE                     ; AUTO                                       ; Untyped            ;
; BYTE_SIZE                          ; 8                                          ; Untyped            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                       ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                       ; Untyped            ;
; INIT_FILE                          ; db/lab8.ram0_Z_vert_block_93bd4a45.hdl.mif ; Untyped            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                     ; Untyped            ;
; MAXIMUM_DEPTH                      ; 0                                          ; Untyped            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                     ; Untyped            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                     ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                     ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                     ; Untyped            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                            ; Untyped            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                            ; Untyped            ;
; ENABLE_ECC                         ; FALSE                                      ; Untyped            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                      ; Untyped            ;
; WIDTH_ECCSTATUS                    ; 3                                          ; Untyped            ;
; DEVICE_FAMILY                      ; Cyclone IV E                               ; Untyped            ;
; CBXI_PARAMETER                     ; altsyncram_3471                            ; Untyped            ;
+------------------------------------+--------------------------------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: S_vert_block:S_vert_block_inst|altsyncram:OCM_rtl_0 ;
+------------------------------------+--------------------------------------------+--------------------+
; Parameter Name                     ; Value                                      ; Type               ;
+------------------------------------+--------------------------------------------+--------------------+
; BYTE_SIZE_BLOCK                    ; 8                                          ; Untyped            ;
; AUTO_CARRY_CHAINS                  ; ON                                         ; AUTO_CARRY         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                        ; IGNORE_CARRY       ;
; AUTO_CASCADE_CHAINS                ; ON                                         ; AUTO_CASCADE       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                        ; IGNORE_CASCADE     ;
; WIDTH_BYTEENA                      ; 1                                          ; Untyped            ;
; OPERATION_MODE                     ; ROM                                        ; Untyped            ;
; WIDTH_A                            ; 4                                          ; Untyped            ;
; WIDTHAD_A                          ; 10                                         ; Untyped            ;
; NUMWORDS_A                         ; 532                                        ; Untyped            ;
; OUTDATA_REG_A                      ; UNREGISTERED                               ; Untyped            ;
; ADDRESS_ACLR_A                     ; NONE                                       ; Untyped            ;
; OUTDATA_ACLR_A                     ; NONE                                       ; Untyped            ;
; WRCONTROL_ACLR_A                   ; NONE                                       ; Untyped            ;
; INDATA_ACLR_A                      ; NONE                                       ; Untyped            ;
; BYTEENA_ACLR_A                     ; NONE                                       ; Untyped            ;
; WIDTH_B                            ; 1                                          ; Untyped            ;
; WIDTHAD_B                          ; 1                                          ; Untyped            ;
; NUMWORDS_B                         ; 1                                          ; Untyped            ;
; INDATA_REG_B                       ; CLOCK1                                     ; Untyped            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                     ; Untyped            ;
; RDCONTROL_REG_B                    ; CLOCK1                                     ; Untyped            ;
; ADDRESS_REG_B                      ; CLOCK1                                     ; Untyped            ;
; OUTDATA_REG_B                      ; UNREGISTERED                               ; Untyped            ;
; BYTEENA_REG_B                      ; CLOCK1                                     ; Untyped            ;
; INDATA_ACLR_B                      ; NONE                                       ; Untyped            ;
; WRCONTROL_ACLR_B                   ; NONE                                       ; Untyped            ;
; ADDRESS_ACLR_B                     ; NONE                                       ; Untyped            ;
; OUTDATA_ACLR_B                     ; NONE                                       ; Untyped            ;
; RDCONTROL_ACLR_B                   ; NONE                                       ; Untyped            ;
; BYTEENA_ACLR_B                     ; NONE                                       ; Untyped            ;
; WIDTH_BYTEENA_A                    ; 1                                          ; Untyped            ;
; WIDTH_BYTEENA_B                    ; 1                                          ; Untyped            ;
; RAM_BLOCK_TYPE                     ; AUTO                                       ; Untyped            ;
; BYTE_SIZE                          ; 8                                          ; Untyped            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                       ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                       ; Untyped            ;
; INIT_FILE                          ; db/lab8.ram0_S_vert_block_970c0940.hdl.mif ; Untyped            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                     ; Untyped            ;
; MAXIMUM_DEPTH                      ; 0                                          ; Untyped            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                     ; Untyped            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                     ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                     ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                     ; Untyped            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                            ; Untyped            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                            ; Untyped            ;
; ENABLE_ECC                         ; FALSE                                      ; Untyped            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                      ; Untyped            ;
; WIDTH_ECCSTATUS                    ; 3                                          ; Untyped            ;
; DEVICE_FAMILY                      ; Cyclone IV E                               ; Untyped            ;
; CBXI_PARAMETER                     ; altsyncram_s071                            ; Untyped            ;
+------------------------------------+--------------------------------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: I_vert_block:I_vert_block_inst|altsyncram:OCM_rtl_0 ;
+------------------------------------+--------------------------------------------+--------------------+
; Parameter Name                     ; Value                                      ; Type               ;
+------------------------------------+--------------------------------------------+--------------------+
; BYTE_SIZE_BLOCK                    ; 8                                          ; Untyped            ;
; AUTO_CARRY_CHAINS                  ; ON                                         ; AUTO_CARRY         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                        ; IGNORE_CARRY       ;
; AUTO_CASCADE_CHAINS                ; ON                                         ; AUTO_CASCADE       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                        ; IGNORE_CASCADE     ;
; WIDTH_BYTEENA                      ; 1                                          ; Untyped            ;
; OPERATION_MODE                     ; ROM                                        ; Untyped            ;
; WIDTH_A                            ; 4                                          ; Untyped            ;
; WIDTHAD_A                          ; 9                                          ; Untyped            ;
; NUMWORDS_A                         ; 370                                        ; Untyped            ;
; OUTDATA_REG_A                      ; UNREGISTERED                               ; Untyped            ;
; ADDRESS_ACLR_A                     ; NONE                                       ; Untyped            ;
; OUTDATA_ACLR_A                     ; NONE                                       ; Untyped            ;
; WRCONTROL_ACLR_A                   ; NONE                                       ; Untyped            ;
; INDATA_ACLR_A                      ; NONE                                       ; Untyped            ;
; BYTEENA_ACLR_A                     ; NONE                                       ; Untyped            ;
; WIDTH_B                            ; 1                                          ; Untyped            ;
; WIDTHAD_B                          ; 1                                          ; Untyped            ;
; NUMWORDS_B                         ; 1                                          ; Untyped            ;
; INDATA_REG_B                       ; CLOCK1                                     ; Untyped            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                     ; Untyped            ;
; RDCONTROL_REG_B                    ; CLOCK1                                     ; Untyped            ;
; ADDRESS_REG_B                      ; CLOCK1                                     ; Untyped            ;
; OUTDATA_REG_B                      ; UNREGISTERED                               ; Untyped            ;
; BYTEENA_REG_B                      ; CLOCK1                                     ; Untyped            ;
; INDATA_ACLR_B                      ; NONE                                       ; Untyped            ;
; WRCONTROL_ACLR_B                   ; NONE                                       ; Untyped            ;
; ADDRESS_ACLR_B                     ; NONE                                       ; Untyped            ;
; OUTDATA_ACLR_B                     ; NONE                                       ; Untyped            ;
; RDCONTROL_ACLR_B                   ; NONE                                       ; Untyped            ;
; BYTEENA_ACLR_B                     ; NONE                                       ; Untyped            ;
; WIDTH_BYTEENA_A                    ; 1                                          ; Untyped            ;
; WIDTH_BYTEENA_B                    ; 1                                          ; Untyped            ;
; RAM_BLOCK_TYPE                     ; AUTO                                       ; Untyped            ;
; BYTE_SIZE                          ; 8                                          ; Untyped            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                       ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                       ; Untyped            ;
; INIT_FILE                          ; db/lab8.ram0_I_vert_block_9ff48d43.hdl.mif ; Untyped            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                     ; Untyped            ;
; MAXIMUM_DEPTH                      ; 0                                          ; Untyped            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                     ; Untyped            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                     ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                     ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                     ; Untyped            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                            ; Untyped            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                            ; Untyped            ;
; ENABLE_ECC                         ; FALSE                                      ; Untyped            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                      ; Untyped            ;
; WIDTH_ECCSTATUS                    ; 3                                          ; Untyped            ;
; DEVICE_FAMILY                      ; Cyclone IV E                               ; Untyped            ;
; CBXI_PARAMETER                     ; altsyncram_m271                            ; Untyped            ;
+------------------------------------+--------------------------------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: L_down_block:L_down_block_inst|altsyncram:OCM_rtl_0 ;
+------------------------------------+--------------------------------------------+--------------------+
; Parameter Name                     ; Value                                      ; Type               ;
+------------------------------------+--------------------------------------------+--------------------+
; BYTE_SIZE_BLOCK                    ; 8                                          ; Untyped            ;
; AUTO_CARRY_CHAINS                  ; ON                                         ; AUTO_CARRY         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                        ; IGNORE_CARRY       ;
; AUTO_CASCADE_CHAINS                ; ON                                         ; AUTO_CASCADE       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                        ; IGNORE_CASCADE     ;
; WIDTH_BYTEENA                      ; 1                                          ; Untyped            ;
; OPERATION_MODE                     ; ROM                                        ; Untyped            ;
; WIDTH_A                            ; 4                                          ; Untyped            ;
; WIDTHAD_A                          ; 10                                         ; Untyped            ;
; NUMWORDS_A                         ; 532                                        ; Untyped            ;
; OUTDATA_REG_A                      ; UNREGISTERED                               ; Untyped            ;
; ADDRESS_ACLR_A                     ; NONE                                       ; Untyped            ;
; OUTDATA_ACLR_A                     ; NONE                                       ; Untyped            ;
; WRCONTROL_ACLR_A                   ; NONE                                       ; Untyped            ;
; INDATA_ACLR_A                      ; NONE                                       ; Untyped            ;
; BYTEENA_ACLR_A                     ; NONE                                       ; Untyped            ;
; WIDTH_B                            ; 1                                          ; Untyped            ;
; WIDTHAD_B                          ; 1                                          ; Untyped            ;
; NUMWORDS_B                         ; 1                                          ; Untyped            ;
; INDATA_REG_B                       ; CLOCK1                                     ; Untyped            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                     ; Untyped            ;
; RDCONTROL_REG_B                    ; CLOCK1                                     ; Untyped            ;
; ADDRESS_REG_B                      ; CLOCK1                                     ; Untyped            ;
; OUTDATA_REG_B                      ; UNREGISTERED                               ; Untyped            ;
; BYTEENA_REG_B                      ; CLOCK1                                     ; Untyped            ;
; INDATA_ACLR_B                      ; NONE                                       ; Untyped            ;
; WRCONTROL_ACLR_B                   ; NONE                                       ; Untyped            ;
; ADDRESS_ACLR_B                     ; NONE                                       ; Untyped            ;
; OUTDATA_ACLR_B                     ; NONE                                       ; Untyped            ;
; RDCONTROL_ACLR_B                   ; NONE                                       ; Untyped            ;
; BYTEENA_ACLR_B                     ; NONE                                       ; Untyped            ;
; WIDTH_BYTEENA_A                    ; 1                                          ; Untyped            ;
; WIDTH_BYTEENA_B                    ; 1                                          ; Untyped            ;
; RAM_BLOCK_TYPE                     ; AUTO                                       ; Untyped            ;
; BYTE_SIZE                          ; 8                                          ; Untyped            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                       ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                       ; Untyped            ;
; INIT_FILE                          ; db/lab8.ram0_L_down_block_592fa0e6.hdl.mif ; Untyped            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                     ; Untyped            ;
; MAXIMUM_DEPTH                      ; 0                                          ; Untyped            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                     ; Untyped            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                     ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                     ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                     ; Untyped            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                            ; Untyped            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                            ; Untyped            ;
; ENABLE_ECC                         ; FALSE                                      ; Untyped            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                      ; Untyped            ;
; WIDTH_ECCSTATUS                    ; 3                                          ; Untyped            ;
; DEVICE_FAMILY                      ; Cyclone IV E                               ; Untyped            ;
; CBXI_PARAMETER                     ; altsyncram_e371                            ; Untyped            ;
+------------------------------------+--------------------------------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: J_up_block:J_up_block_inst|altsyncram:OCM_rtl_0 ;
+------------------------------------+------------------------------------------+------------------+
; Parameter Name                     ; Value                                    ; Type             ;
+------------------------------------+------------------------------------------+------------------+
; BYTE_SIZE_BLOCK                    ; 8                                        ; Untyped          ;
; AUTO_CARRY_CHAINS                  ; ON                                       ; AUTO_CARRY       ;
; IGNORE_CARRY_BUFFERS               ; OFF                                      ; IGNORE_CARRY     ;
; AUTO_CASCADE_CHAINS                ; ON                                       ; AUTO_CASCADE     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                      ; IGNORE_CASCADE   ;
; WIDTH_BYTEENA                      ; 1                                        ; Untyped          ;
; OPERATION_MODE                     ; ROM                                      ; Untyped          ;
; WIDTH_A                            ; 4                                        ; Untyped          ;
; WIDTHAD_A                          ; 10                                       ; Untyped          ;
; NUMWORDS_A                         ; 532                                      ; Untyped          ;
; OUTDATA_REG_A                      ; UNREGISTERED                             ; Untyped          ;
; ADDRESS_ACLR_A                     ; NONE                                     ; Untyped          ;
; OUTDATA_ACLR_A                     ; NONE                                     ; Untyped          ;
; WRCONTROL_ACLR_A                   ; NONE                                     ; Untyped          ;
; INDATA_ACLR_A                      ; NONE                                     ; Untyped          ;
; BYTEENA_ACLR_A                     ; NONE                                     ; Untyped          ;
; WIDTH_B                            ; 1                                        ; Untyped          ;
; WIDTHAD_B                          ; 1                                        ; Untyped          ;
; NUMWORDS_B                         ; 1                                        ; Untyped          ;
; INDATA_REG_B                       ; CLOCK1                                   ; Untyped          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                   ; Untyped          ;
; RDCONTROL_REG_B                    ; CLOCK1                                   ; Untyped          ;
; ADDRESS_REG_B                      ; CLOCK1                                   ; Untyped          ;
; OUTDATA_REG_B                      ; UNREGISTERED                             ; Untyped          ;
; BYTEENA_REG_B                      ; CLOCK1                                   ; Untyped          ;
; INDATA_ACLR_B                      ; NONE                                     ; Untyped          ;
; WRCONTROL_ACLR_B                   ; NONE                                     ; Untyped          ;
; ADDRESS_ACLR_B                     ; NONE                                     ; Untyped          ;
; OUTDATA_ACLR_B                     ; NONE                                     ; Untyped          ;
; RDCONTROL_ACLR_B                   ; NONE                                     ; Untyped          ;
; BYTEENA_ACLR_B                     ; NONE                                     ; Untyped          ;
; WIDTH_BYTEENA_A                    ; 1                                        ; Untyped          ;
; WIDTH_BYTEENA_B                    ; 1                                        ; Untyped          ;
; RAM_BLOCK_TYPE                     ; AUTO                                     ; Untyped          ;
; BYTE_SIZE                          ; 8                                        ; Untyped          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ; Untyped          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                     ; Untyped          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                     ; Untyped          ;
; INIT_FILE                          ; db/lab8.ram0_J_up_block_e0fad0d0.hdl.mif ; Untyped          ;
; INIT_FILE_LAYOUT                   ; PORT_A                                   ; Untyped          ;
; MAXIMUM_DEPTH                      ; 0                                        ; Untyped          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                   ; Untyped          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                   ; Untyped          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                   ; Untyped          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                   ; Untyped          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                          ; Untyped          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                          ; Untyped          ;
; ENABLE_ECC                         ; FALSE                                    ; Untyped          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                    ; Untyped          ;
; WIDTH_ECCSTATUS                    ; 3                                        ; Untyped          ;
; DEVICE_FAMILY                      ; Cyclone IV E                             ; Untyped          ;
; CBXI_PARAMETER                     ; altsyncram_bv61                          ; Untyped          ;
+------------------------------------+------------------------------------------+------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: T_left_block:T_left_block_inst|altsyncram:OCM_rtl_0 ;
+------------------------------------+--------------------------------------------+--------------------+
; Parameter Name                     ; Value                                      ; Type               ;
+------------------------------------+--------------------------------------------+--------------------+
; BYTE_SIZE_BLOCK                    ; 8                                          ; Untyped            ;
; AUTO_CARRY_CHAINS                  ; ON                                         ; AUTO_CARRY         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                        ; IGNORE_CARRY       ;
; AUTO_CASCADE_CHAINS                ; ON                                         ; AUTO_CASCADE       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                        ; IGNORE_CASCADE     ;
; WIDTH_BYTEENA                      ; 1                                          ; Untyped            ;
; OPERATION_MODE                     ; ROM                                        ; Untyped            ;
; WIDTH_A                            ; 4                                          ; Untyped            ;
; WIDTHAD_A                          ; 10                                         ; Untyped            ;
; NUMWORDS_A                         ; 532                                        ; Untyped            ;
; OUTDATA_REG_A                      ; UNREGISTERED                               ; Untyped            ;
; ADDRESS_ACLR_A                     ; NONE                                       ; Untyped            ;
; OUTDATA_ACLR_A                     ; NONE                                       ; Untyped            ;
; WRCONTROL_ACLR_A                   ; NONE                                       ; Untyped            ;
; INDATA_ACLR_A                      ; NONE                                       ; Untyped            ;
; BYTEENA_ACLR_A                     ; NONE                                       ; Untyped            ;
; WIDTH_B                            ; 1                                          ; Untyped            ;
; WIDTHAD_B                          ; 1                                          ; Untyped            ;
; NUMWORDS_B                         ; 1                                          ; Untyped            ;
; INDATA_REG_B                       ; CLOCK1                                     ; Untyped            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                     ; Untyped            ;
; RDCONTROL_REG_B                    ; CLOCK1                                     ; Untyped            ;
; ADDRESS_REG_B                      ; CLOCK1                                     ; Untyped            ;
; OUTDATA_REG_B                      ; UNREGISTERED                               ; Untyped            ;
; BYTEENA_REG_B                      ; CLOCK1                                     ; Untyped            ;
; INDATA_ACLR_B                      ; NONE                                       ; Untyped            ;
; WRCONTROL_ACLR_B                   ; NONE                                       ; Untyped            ;
; ADDRESS_ACLR_B                     ; NONE                                       ; Untyped            ;
; OUTDATA_ACLR_B                     ; NONE                                       ; Untyped            ;
; RDCONTROL_ACLR_B                   ; NONE                                       ; Untyped            ;
; BYTEENA_ACLR_B                     ; NONE                                       ; Untyped            ;
; WIDTH_BYTEENA_A                    ; 1                                          ; Untyped            ;
; WIDTH_BYTEENA_B                    ; 1                                          ; Untyped            ;
; RAM_BLOCK_TYPE                     ; AUTO                                       ; Untyped            ;
; BYTE_SIZE                          ; 8                                          ; Untyped            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                       ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                       ; Untyped            ;
; INIT_FILE                          ; db/lab8.ram0_T_left_block_b130f1e4.hdl.mif ; Untyped            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                     ; Untyped            ;
; MAXIMUM_DEPTH                      ; 0                                          ; Untyped            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                     ; Untyped            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                     ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                     ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                     ; Untyped            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                            ; Untyped            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                            ; Untyped            ;
; ENABLE_ECC                         ; FALSE                                      ; Untyped            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                      ; Untyped            ;
; WIDTH_ECCSTATUS                    ; 3                                          ; Untyped            ;
; DEVICE_FAMILY                      ; Cyclone IV E                               ; Untyped            ;
; CBXI_PARAMETER                     ; altsyncram_t271                            ; Untyped            ;
+------------------------------------+--------------------------------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: L_up_block:L_up_block_inst|altsyncram:OCM_rtl_0 ;
+------------------------------------+------------------------------------------+------------------+
; Parameter Name                     ; Value                                    ; Type             ;
+------------------------------------+------------------------------------------+------------------+
; BYTE_SIZE_BLOCK                    ; 8                                        ; Untyped          ;
; AUTO_CARRY_CHAINS                  ; ON                                       ; AUTO_CARRY       ;
; IGNORE_CARRY_BUFFERS               ; OFF                                      ; IGNORE_CARRY     ;
; AUTO_CASCADE_CHAINS                ; ON                                       ; AUTO_CASCADE     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                      ; IGNORE_CASCADE   ;
; WIDTH_BYTEENA                      ; 1                                        ; Untyped          ;
; OPERATION_MODE                     ; ROM                                      ; Untyped          ;
; WIDTH_A                            ; 4                                        ; Untyped          ;
; WIDTHAD_A                          ; 10                                       ; Untyped          ;
; NUMWORDS_A                         ; 532                                      ; Untyped          ;
; OUTDATA_REG_A                      ; UNREGISTERED                             ; Untyped          ;
; ADDRESS_ACLR_A                     ; NONE                                     ; Untyped          ;
; OUTDATA_ACLR_A                     ; NONE                                     ; Untyped          ;
; WRCONTROL_ACLR_A                   ; NONE                                     ; Untyped          ;
; INDATA_ACLR_A                      ; NONE                                     ; Untyped          ;
; BYTEENA_ACLR_A                     ; NONE                                     ; Untyped          ;
; WIDTH_B                            ; 1                                        ; Untyped          ;
; WIDTHAD_B                          ; 1                                        ; Untyped          ;
; NUMWORDS_B                         ; 1                                        ; Untyped          ;
; INDATA_REG_B                       ; CLOCK1                                   ; Untyped          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                   ; Untyped          ;
; RDCONTROL_REG_B                    ; CLOCK1                                   ; Untyped          ;
; ADDRESS_REG_B                      ; CLOCK1                                   ; Untyped          ;
; OUTDATA_REG_B                      ; UNREGISTERED                             ; Untyped          ;
; BYTEENA_REG_B                      ; CLOCK1                                   ; Untyped          ;
; INDATA_ACLR_B                      ; NONE                                     ; Untyped          ;
; WRCONTROL_ACLR_B                   ; NONE                                     ; Untyped          ;
; ADDRESS_ACLR_B                     ; NONE                                     ; Untyped          ;
; OUTDATA_ACLR_B                     ; NONE                                     ; Untyped          ;
; RDCONTROL_ACLR_B                   ; NONE                                     ; Untyped          ;
; BYTEENA_ACLR_B                     ; NONE                                     ; Untyped          ;
; WIDTH_BYTEENA_A                    ; 1                                        ; Untyped          ;
; WIDTH_BYTEENA_B                    ; 1                                        ; Untyped          ;
; RAM_BLOCK_TYPE                     ; AUTO                                     ; Untyped          ;
; BYTE_SIZE                          ; 8                                        ; Untyped          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ; Untyped          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                     ; Untyped          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                     ; Untyped          ;
; INIT_FILE                          ; db/lab8.ram0_L_up_block_fdbe5b48.hdl.mif ; Untyped          ;
; INIT_FILE_LAYOUT                   ; PORT_A                                   ; Untyped          ;
; MAXIMUM_DEPTH                      ; 0                                        ; Untyped          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                   ; Untyped          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                   ; Untyped          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                   ; Untyped          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                   ; Untyped          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                          ; Untyped          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                          ; Untyped          ;
; ENABLE_ECC                         ; FALSE                                    ; Untyped          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                    ; Untyped          ;
; WIDTH_ECCSTATUS                    ; 3                                        ; Untyped          ;
; DEVICE_FAMILY                      ; Cyclone IV E                             ; Untyped          ;
; CBXI_PARAMETER                     ; altsyncram_tv61                          ; Untyped          ;
+------------------------------------+------------------------------------------+------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: J_down_block:J_down_block_inst|altsyncram:OCM_rtl_0 ;
+------------------------------------+--------------------------------------------+--------------------+
; Parameter Name                     ; Value                                      ; Type               ;
+------------------------------------+--------------------------------------------+--------------------+
; BYTE_SIZE_BLOCK                    ; 8                                          ; Untyped            ;
; AUTO_CARRY_CHAINS                  ; ON                                         ; AUTO_CARRY         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                        ; IGNORE_CARRY       ;
; AUTO_CASCADE_CHAINS                ; ON                                         ; AUTO_CASCADE       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                        ; IGNORE_CASCADE     ;
; WIDTH_BYTEENA                      ; 1                                          ; Untyped            ;
; OPERATION_MODE                     ; ROM                                        ; Untyped            ;
; WIDTH_A                            ; 4                                          ; Untyped            ;
; WIDTHAD_A                          ; 10                                         ; Untyped            ;
; NUMWORDS_A                         ; 532                                        ; Untyped            ;
; OUTDATA_REG_A                      ; UNREGISTERED                               ; Untyped            ;
; ADDRESS_ACLR_A                     ; NONE                                       ; Untyped            ;
; OUTDATA_ACLR_A                     ; NONE                                       ; Untyped            ;
; WRCONTROL_ACLR_A                   ; NONE                                       ; Untyped            ;
; INDATA_ACLR_A                      ; NONE                                       ; Untyped            ;
; BYTEENA_ACLR_A                     ; NONE                                       ; Untyped            ;
; WIDTH_B                            ; 1                                          ; Untyped            ;
; WIDTHAD_B                          ; 1                                          ; Untyped            ;
; NUMWORDS_B                         ; 1                                          ; Untyped            ;
; INDATA_REG_B                       ; CLOCK1                                     ; Untyped            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                     ; Untyped            ;
; RDCONTROL_REG_B                    ; CLOCK1                                     ; Untyped            ;
; ADDRESS_REG_B                      ; CLOCK1                                     ; Untyped            ;
; OUTDATA_REG_B                      ; UNREGISTERED                               ; Untyped            ;
; BYTEENA_REG_B                      ; CLOCK1                                     ; Untyped            ;
; INDATA_ACLR_B                      ; NONE                                       ; Untyped            ;
; WRCONTROL_ACLR_B                   ; NONE                                       ; Untyped            ;
; ADDRESS_ACLR_B                     ; NONE                                       ; Untyped            ;
; OUTDATA_ACLR_B                     ; NONE                                       ; Untyped            ;
; RDCONTROL_ACLR_B                   ; NONE                                       ; Untyped            ;
; BYTEENA_ACLR_B                     ; NONE                                       ; Untyped            ;
; WIDTH_BYTEENA_A                    ; 1                                          ; Untyped            ;
; WIDTH_BYTEENA_B                    ; 1                                          ; Untyped            ;
; RAM_BLOCK_TYPE                     ; AUTO                                       ; Untyped            ;
; BYTE_SIZE                          ; 8                                          ; Untyped            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                       ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                       ; Untyped            ;
; INIT_FILE                          ; db/lab8.ram0_J_down_block_b38e96b6.hdl.mif ; Untyped            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                     ; Untyped            ;
; MAXIMUM_DEPTH                      ; 0                                          ; Untyped            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                     ; Untyped            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                     ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                     ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                     ; Untyped            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                            ; Untyped            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                            ; Untyped            ;
; ENABLE_ECC                         ; FALSE                                      ; Untyped            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                      ; Untyped            ;
; WIDTH_ECCSTATUS                    ; 3                                          ; Untyped            ;
; DEVICE_FAMILY                      ; Cyclone IV E                               ; Untyped            ;
; CBXI_PARAMETER                     ; altsyncram_j371                            ; Untyped            ;
+------------------------------------+--------------------------------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: T_right_block:T_right_block_inst|altsyncram:OCM_rtl_0 ;
+------------------------------------+---------------------------------------------+---------------------+
; Parameter Name                     ; Value                                       ; Type                ;
+------------------------------------+---------------------------------------------+---------------------+
; BYTE_SIZE_BLOCK                    ; 8                                           ; Untyped             ;
; AUTO_CARRY_CHAINS                  ; ON                                          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                ; ON                                          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                         ; IGNORE_CASCADE      ;
; WIDTH_BYTEENA                      ; 1                                           ; Untyped             ;
; OPERATION_MODE                     ; ROM                                         ; Untyped             ;
; WIDTH_A                            ; 4                                           ; Untyped             ;
; WIDTHAD_A                          ; 10                                          ; Untyped             ;
; NUMWORDS_A                         ; 532                                         ; Untyped             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                ; Untyped             ;
; ADDRESS_ACLR_A                     ; NONE                                        ; Untyped             ;
; OUTDATA_ACLR_A                     ; NONE                                        ; Untyped             ;
; WRCONTROL_ACLR_A                   ; NONE                                        ; Untyped             ;
; INDATA_ACLR_A                      ; NONE                                        ; Untyped             ;
; BYTEENA_ACLR_A                     ; NONE                                        ; Untyped             ;
; WIDTH_B                            ; 1                                           ; Untyped             ;
; WIDTHAD_B                          ; 1                                           ; Untyped             ;
; NUMWORDS_B                         ; 1                                           ; Untyped             ;
; INDATA_REG_B                       ; CLOCK1                                      ; Untyped             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                      ; Untyped             ;
; RDCONTROL_REG_B                    ; CLOCK1                                      ; Untyped             ;
; ADDRESS_REG_B                      ; CLOCK1                                      ; Untyped             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                ; Untyped             ;
; BYTEENA_REG_B                      ; CLOCK1                                      ; Untyped             ;
; INDATA_ACLR_B                      ; NONE                                        ; Untyped             ;
; WRCONTROL_ACLR_B                   ; NONE                                        ; Untyped             ;
; ADDRESS_ACLR_B                     ; NONE                                        ; Untyped             ;
; OUTDATA_ACLR_B                     ; NONE                                        ; Untyped             ;
; RDCONTROL_ACLR_B                   ; NONE                                        ; Untyped             ;
; BYTEENA_ACLR_B                     ; NONE                                        ; Untyped             ;
; WIDTH_BYTEENA_A                    ; 1                                           ; Untyped             ;
; WIDTH_BYTEENA_B                    ; 1                                           ; Untyped             ;
; RAM_BLOCK_TYPE                     ; AUTO                                        ; Untyped             ;
; BYTE_SIZE                          ; 8                                           ; Untyped             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ; Untyped             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                        ; Untyped             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                        ; Untyped             ;
; INIT_FILE                          ; db/lab8.ram0_T_right_block_fcedb0cc.hdl.mif ; Untyped             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                      ; Untyped             ;
; MAXIMUM_DEPTH                      ; 0                                           ; Untyped             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                      ; Untyped             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                      ; Untyped             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                      ; Untyped             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                      ; Untyped             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                             ; Untyped             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                             ; Untyped             ;
; ENABLE_ECC                         ; FALSE                                       ; Untyped             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                       ; Untyped             ;
; WIDTH_ECCSTATUS                    ; 3                                           ; Untyped             ;
; DEVICE_FAMILY                      ; Cyclone IV E                                ; Untyped             ;
; CBXI_PARAMETER                     ; altsyncram_kc71                             ; Untyped             ;
+------------------------------------+---------------------------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: L_left_block:L_left_block_inst|altsyncram:OCM_rtl_0 ;
+------------------------------------+--------------------------------------------+--------------------+
; Parameter Name                     ; Value                                      ; Type               ;
+------------------------------------+--------------------------------------------+--------------------+
; BYTE_SIZE_BLOCK                    ; 8                                          ; Untyped            ;
; AUTO_CARRY_CHAINS                  ; ON                                         ; AUTO_CARRY         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                        ; IGNORE_CARRY       ;
; AUTO_CASCADE_CHAINS                ; ON                                         ; AUTO_CASCADE       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                        ; IGNORE_CASCADE     ;
; WIDTH_BYTEENA                      ; 1                                          ; Untyped            ;
; OPERATION_MODE                     ; ROM                                        ; Untyped            ;
; WIDTH_A                            ; 4                                          ; Untyped            ;
; WIDTHAD_A                          ; 10                                         ; Untyped            ;
; NUMWORDS_A                         ; 532                                        ; Untyped            ;
; OUTDATA_REG_A                      ; UNREGISTERED                               ; Untyped            ;
; ADDRESS_ACLR_A                     ; NONE                                       ; Untyped            ;
; OUTDATA_ACLR_A                     ; NONE                                       ; Untyped            ;
; WRCONTROL_ACLR_A                   ; NONE                                       ; Untyped            ;
; INDATA_ACLR_A                      ; NONE                                       ; Untyped            ;
; BYTEENA_ACLR_A                     ; NONE                                       ; Untyped            ;
; WIDTH_B                            ; 1                                          ; Untyped            ;
; WIDTHAD_B                          ; 1                                          ; Untyped            ;
; NUMWORDS_B                         ; 1                                          ; Untyped            ;
; INDATA_REG_B                       ; CLOCK1                                     ; Untyped            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                     ; Untyped            ;
; RDCONTROL_REG_B                    ; CLOCK1                                     ; Untyped            ;
; ADDRESS_REG_B                      ; CLOCK1                                     ; Untyped            ;
; OUTDATA_REG_B                      ; UNREGISTERED                               ; Untyped            ;
; BYTEENA_REG_B                      ; CLOCK1                                     ; Untyped            ;
; INDATA_ACLR_B                      ; NONE                                       ; Untyped            ;
; WRCONTROL_ACLR_B                   ; NONE                                       ; Untyped            ;
; ADDRESS_ACLR_B                     ; NONE                                       ; Untyped            ;
; OUTDATA_ACLR_B                     ; NONE                                       ; Untyped            ;
; RDCONTROL_ACLR_B                   ; NONE                                       ; Untyped            ;
; BYTEENA_ACLR_B                     ; NONE                                       ; Untyped            ;
; WIDTH_BYTEENA_A                    ; 1                                          ; Untyped            ;
; WIDTH_BYTEENA_B                    ; 1                                          ; Untyped            ;
; RAM_BLOCK_TYPE                     ; AUTO                                       ; Untyped            ;
; BYTE_SIZE                          ; 8                                          ; Untyped            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                       ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                       ; Untyped            ;
; INIT_FILE                          ; db/lab8.ram0_L_left_block_b3b3ffb8.hdl.mif ; Untyped            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                     ; Untyped            ;
; MAXIMUM_DEPTH                      ; 0                                          ; Untyped            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                     ; Untyped            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                     ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                     ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                     ; Untyped            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                            ; Untyped            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                            ; Untyped            ;
; ENABLE_ECC                         ; FALSE                                      ; Untyped            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                      ; Untyped            ;
; WIDTH_ECCSTATUS                    ; 3                                          ; Untyped            ;
; DEVICE_FAMILY                      ; Cyclone IV E                               ; Untyped            ;
; CBXI_PARAMETER                     ; altsyncram_v571                            ; Untyped            ;
+------------------------------------+--------------------------------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: J_right_block:J_right_block_inst|altsyncram:OCM_rtl_0 ;
+------------------------------------+---------------------------------------------+---------------------+
; Parameter Name                     ; Value                                       ; Type                ;
+------------------------------------+---------------------------------------------+---------------------+
; BYTE_SIZE_BLOCK                    ; 8                                           ; Untyped             ;
; AUTO_CARRY_CHAINS                  ; ON                                          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                ; ON                                          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                         ; IGNORE_CASCADE      ;
; WIDTH_BYTEENA                      ; 1                                           ; Untyped             ;
; OPERATION_MODE                     ; ROM                                         ; Untyped             ;
; WIDTH_A                            ; 4                                           ; Untyped             ;
; WIDTHAD_A                          ; 10                                          ; Untyped             ;
; NUMWORDS_A                         ; 532                                         ; Untyped             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                ; Untyped             ;
; ADDRESS_ACLR_A                     ; NONE                                        ; Untyped             ;
; OUTDATA_ACLR_A                     ; NONE                                        ; Untyped             ;
; WRCONTROL_ACLR_A                   ; NONE                                        ; Untyped             ;
; INDATA_ACLR_A                      ; NONE                                        ; Untyped             ;
; BYTEENA_ACLR_A                     ; NONE                                        ; Untyped             ;
; WIDTH_B                            ; 1                                           ; Untyped             ;
; WIDTHAD_B                          ; 1                                           ; Untyped             ;
; NUMWORDS_B                         ; 1                                           ; Untyped             ;
; INDATA_REG_B                       ; CLOCK1                                      ; Untyped             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                      ; Untyped             ;
; RDCONTROL_REG_B                    ; CLOCK1                                      ; Untyped             ;
; ADDRESS_REG_B                      ; CLOCK1                                      ; Untyped             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                ; Untyped             ;
; BYTEENA_REG_B                      ; CLOCK1                                      ; Untyped             ;
; INDATA_ACLR_B                      ; NONE                                        ; Untyped             ;
; WRCONTROL_ACLR_B                   ; NONE                                        ; Untyped             ;
; ADDRESS_ACLR_B                     ; NONE                                        ; Untyped             ;
; OUTDATA_ACLR_B                     ; NONE                                        ; Untyped             ;
; RDCONTROL_ACLR_B                   ; NONE                                        ; Untyped             ;
; BYTEENA_ACLR_B                     ; NONE                                        ; Untyped             ;
; WIDTH_BYTEENA_A                    ; 1                                           ; Untyped             ;
; WIDTH_BYTEENA_B                    ; 1                                           ; Untyped             ;
; RAM_BLOCK_TYPE                     ; AUTO                                        ; Untyped             ;
; BYTE_SIZE                          ; 8                                           ; Untyped             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ; Untyped             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                        ; Untyped             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                        ; Untyped             ;
; INIT_FILE                          ; db/lab8.ram0_J_right_block_ad1ee3dc.hdl.mif ; Untyped             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                      ; Untyped             ;
; MAXIMUM_DEPTH                      ; 0                                           ; Untyped             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                      ; Untyped             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                      ; Untyped             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                      ; Untyped             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                      ; Untyped             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                             ; Untyped             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                             ; Untyped             ;
; ENABLE_ECC                         ; FALSE                                       ; Untyped             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                       ; Untyped             ;
; WIDTH_ECCSTATUS                    ; 3                                           ; Untyped             ;
; DEVICE_FAMILY                      ; Cyclone IV E                                ; Untyped             ;
; CBXI_PARAMETER                     ; altsyncram_qa71                             ; Untyped             ;
+------------------------------------+---------------------------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: T_up_block:T_up_block_inst|altsyncram:OCM_rtl_0 ;
+------------------------------------+------------------------------------------+------------------+
; Parameter Name                     ; Value                                    ; Type             ;
+------------------------------------+------------------------------------------+------------------+
; BYTE_SIZE_BLOCK                    ; 8                                        ; Untyped          ;
; AUTO_CARRY_CHAINS                  ; ON                                       ; AUTO_CARRY       ;
; IGNORE_CARRY_BUFFERS               ; OFF                                      ; IGNORE_CARRY     ;
; AUTO_CASCADE_CHAINS                ; ON                                       ; AUTO_CASCADE     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                      ; IGNORE_CASCADE   ;
; WIDTH_BYTEENA                      ; 1                                        ; Untyped          ;
; OPERATION_MODE                     ; ROM                                      ; Untyped          ;
; WIDTH_A                            ; 4                                        ; Untyped          ;
; WIDTHAD_A                          ; 10                                       ; Untyped          ;
; NUMWORDS_A                         ; 532                                      ; Untyped          ;
; OUTDATA_REG_A                      ; UNREGISTERED                             ; Untyped          ;
; ADDRESS_ACLR_A                     ; NONE                                     ; Untyped          ;
; OUTDATA_ACLR_A                     ; NONE                                     ; Untyped          ;
; WRCONTROL_ACLR_A                   ; NONE                                     ; Untyped          ;
; INDATA_ACLR_A                      ; NONE                                     ; Untyped          ;
; BYTEENA_ACLR_A                     ; NONE                                     ; Untyped          ;
; WIDTH_B                            ; 1                                        ; Untyped          ;
; WIDTHAD_B                          ; 1                                        ; Untyped          ;
; NUMWORDS_B                         ; 1                                        ; Untyped          ;
; INDATA_REG_B                       ; CLOCK1                                   ; Untyped          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                   ; Untyped          ;
; RDCONTROL_REG_B                    ; CLOCK1                                   ; Untyped          ;
; ADDRESS_REG_B                      ; CLOCK1                                   ; Untyped          ;
; OUTDATA_REG_B                      ; UNREGISTERED                             ; Untyped          ;
; BYTEENA_REG_B                      ; CLOCK1                                   ; Untyped          ;
; INDATA_ACLR_B                      ; NONE                                     ; Untyped          ;
; WRCONTROL_ACLR_B                   ; NONE                                     ; Untyped          ;
; ADDRESS_ACLR_B                     ; NONE                                     ; Untyped          ;
; OUTDATA_ACLR_B                     ; NONE                                     ; Untyped          ;
; RDCONTROL_ACLR_B                   ; NONE                                     ; Untyped          ;
; BYTEENA_ACLR_B                     ; NONE                                     ; Untyped          ;
; WIDTH_BYTEENA_A                    ; 1                                        ; Untyped          ;
; WIDTH_BYTEENA_B                    ; 1                                        ; Untyped          ;
; RAM_BLOCK_TYPE                     ; AUTO                                     ; Untyped          ;
; BYTE_SIZE                          ; 8                                        ; Untyped          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ; Untyped          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                     ; Untyped          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                     ; Untyped          ;
; INIT_FILE                          ; db/lab8.ram0_T_up_block_f2d4ff99.hdl.mif ; Untyped          ;
; INIT_FILE_LAYOUT                   ; PORT_A                                   ; Untyped          ;
; MAXIMUM_DEPTH                      ; 0                                        ; Untyped          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                   ; Untyped          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                   ; Untyped          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                   ; Untyped          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                   ; Untyped          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                          ; Untyped          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                          ; Untyped          ;
; ENABLE_ECC                         ; FALSE                                    ; Untyped          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                    ; Untyped          ;
; WIDTH_ECCSTATUS                    ; 3                                        ; Untyped          ;
; DEVICE_FAMILY                      ; Cyclone IV E                             ; Untyped          ;
; CBXI_PARAMETER                     ; altsyncram_vu61                          ; Untyped          ;
+------------------------------------+------------------------------------------+------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: score:score_inst|altsyncram:OCM_rtl_0   ;
+------------------------------------+------------------------------------+----------------+
; Parameter Name                     ; Value                              ; Type           ;
+------------------------------------+------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                  ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                 ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                 ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                  ; Untyped        ;
; OPERATION_MODE                     ; ROM                                ; Untyped        ;
; WIDTH_A                            ; 4                                  ; Untyped        ;
; WIDTHAD_A                          ; 10                                 ; Untyped        ;
; NUMWORDS_A                         ; 600                                ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                       ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                               ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                               ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                               ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                               ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                               ; Untyped        ;
; WIDTH_B                            ; 1                                  ; Untyped        ;
; WIDTHAD_B                          ; 1                                  ; Untyped        ;
; NUMWORDS_B                         ; 1                                  ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                             ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                             ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                             ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                             ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                       ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                             ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                               ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                               ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                               ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                               ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                               ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                               ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                  ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                  ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                               ; Untyped        ;
; BYTE_SIZE                          ; 8                                  ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ               ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ               ; Untyped        ;
; INIT_FILE                          ; db/lab8.ram0_score_75a97be.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                             ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                  ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                             ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                             ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                             ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                             ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                    ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                    ; Untyped        ;
; ENABLE_ECC                         ; FALSE                              ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                              ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                  ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                       ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_bb61                    ; Untyped        ;
+------------------------------------+------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetris_logo:tetris_logo_inst|altsyncram:OCM_rtl_0 ;
+------------------------------------+-------------------------------------------+-------------------+
; Parameter Name                     ; Value                                     ; Type              ;
+------------------------------------+-------------------------------------------+-------------------+
; BYTE_SIZE_BLOCK                    ; 8                                         ; Untyped           ;
; AUTO_CARRY_CHAINS                  ; ON                                        ; AUTO_CARRY        ;
; IGNORE_CARRY_BUFFERS               ; OFF                                       ; IGNORE_CARRY      ;
; AUTO_CASCADE_CHAINS                ; ON                                        ; AUTO_CASCADE      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                       ; IGNORE_CASCADE    ;
; WIDTH_BYTEENA                      ; 1                                         ; Untyped           ;
; OPERATION_MODE                     ; ROM                                       ; Untyped           ;
; WIDTH_A                            ; 4                                         ; Untyped           ;
; WIDTHAD_A                          ; 13                                        ; Untyped           ;
; NUMWORDS_A                         ; 6250                                      ; Untyped           ;
; OUTDATA_REG_A                      ; UNREGISTERED                              ; Untyped           ;
; ADDRESS_ACLR_A                     ; NONE                                      ; Untyped           ;
; OUTDATA_ACLR_A                     ; NONE                                      ; Untyped           ;
; WRCONTROL_ACLR_A                   ; NONE                                      ; Untyped           ;
; INDATA_ACLR_A                      ; NONE                                      ; Untyped           ;
; BYTEENA_ACLR_A                     ; NONE                                      ; Untyped           ;
; WIDTH_B                            ; 1                                         ; Untyped           ;
; WIDTHAD_B                          ; 1                                         ; Untyped           ;
; NUMWORDS_B                         ; 1                                         ; Untyped           ;
; INDATA_REG_B                       ; CLOCK1                                    ; Untyped           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                    ; Untyped           ;
; RDCONTROL_REG_B                    ; CLOCK1                                    ; Untyped           ;
; ADDRESS_REG_B                      ; CLOCK1                                    ; Untyped           ;
; OUTDATA_REG_B                      ; UNREGISTERED                              ; Untyped           ;
; BYTEENA_REG_B                      ; CLOCK1                                    ; Untyped           ;
; INDATA_ACLR_B                      ; NONE                                      ; Untyped           ;
; WRCONTROL_ACLR_B                   ; NONE                                      ; Untyped           ;
; ADDRESS_ACLR_B                     ; NONE                                      ; Untyped           ;
; OUTDATA_ACLR_B                     ; NONE                                      ; Untyped           ;
; RDCONTROL_ACLR_B                   ; NONE                                      ; Untyped           ;
; BYTEENA_ACLR_B                     ; NONE                                      ; Untyped           ;
; WIDTH_BYTEENA_A                    ; 1                                         ; Untyped           ;
; WIDTH_BYTEENA_B                    ; 1                                         ; Untyped           ;
; RAM_BLOCK_TYPE                     ; AUTO                                      ; Untyped           ;
; BYTE_SIZE                          ; 8                                         ; Untyped           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ; Untyped           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                      ; Untyped           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                      ; Untyped           ;
; INIT_FILE                          ; db/lab8.ram0_tetris_logo_74eaac8d.hdl.mif ; Untyped           ;
; INIT_FILE_LAYOUT                   ; PORT_A                                    ; Untyped           ;
; MAXIMUM_DEPTH                      ; 0                                         ; Untyped           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                    ; Untyped           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                    ; Untyped           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                    ; Untyped           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                    ; Untyped           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                           ; Untyped           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                           ; Untyped           ;
; ENABLE_ECC                         ; FALSE                                     ; Untyped           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                     ; Untyped           ;
; WIDTH_ECCSTATUS                    ; 3                                         ; Untyped           ;
; DEVICE_FAMILY                      ; Cyclone IV E                              ; Untyped           ;
; CBXI_PARAMETER                     ; altsyncram_1671                           ; Untyped           ;
+------------------------------------+-------------------------------------------+-------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|lpm_divide:Mod1 ;
+------------------------+----------------+----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                               ;
+------------------------+----------------+----------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                            ;
; LPM_WIDTHD             ; 4              ; Untyped                                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                            ;
; LPM_PIPELINE           ; 0              ; Untyped                                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                            ;
; CBXI_PARAMETER         ; lpm_divide_vam ; Untyped                                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                     ;
+------------------------+----------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|lpm_divide:Mod2 ;
+------------------------+----------------+----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                               ;
+------------------------+----------------+----------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                            ;
; LPM_WIDTHD             ; 4              ; Untyped                                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                            ;
; LPM_PIPELINE           ; 0              ; Untyped                                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                            ;
; CBXI_PARAMETER         ; lpm_divide_vam ; Untyped                                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                     ;
+------------------------+----------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|lpm_divide:Div2 ;
+------------------------+----------------+----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                               ;
+------------------------+----------------+----------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                            ;
; LPM_WIDTHD             ; 4              ; Untyped                                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                            ;
; LPM_PIPELINE           ; 0              ; Untyped                                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                            ;
; CBXI_PARAMETER         ; lpm_divide_0jm ; Untyped                                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                     ;
+------------------------+----------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|lpm_divide:Div1 ;
+------------------------+----------------+----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                               ;
+------------------------+----------------+----------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                            ;
; LPM_WIDTHD             ; 4              ; Untyped                                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                            ;
; LPM_PIPELINE           ; 0              ; Untyped                                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                            ;
; CBXI_PARAMETER         ; lpm_divide_0jm ; Untyped                                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                     ;
+------------------------+----------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                               ;
+------------------------+----------------+----------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                            ;
; LPM_WIDTHD             ; 4              ; Untyped                                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                            ;
; LPM_PIPELINE           ; 0              ; Untyped                                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                            ;
; CBXI_PARAMETER         ; lpm_divide_6bm ; Untyped                                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                     ;
+------------------------+----------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                               ;
+------------------------+----------------+----------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                            ;
; LPM_WIDTHD             ; 4              ; Untyped                                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                            ;
; LPM_PIPELINE           ; 0              ; Untyped                                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                            ;
; CBXI_PARAMETER         ; lpm_divide_2jm ; Untyped                                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                     ;
+------------------------+----------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: choose_block:choose_block_inst|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                  ;
+------------------------+----------------+-------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                               ;
; LPM_WIDTHD             ; 3              ; Untyped                                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                               ;
; CBXI_PARAMETER         ; lpm_divide_l9m ; Untyped                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                        ;
+------------------------+----------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: block_motion:block_motion_inst|lpm_divide:Div19 ;
+------------------------+----------------+--------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                   ;
+------------------------+----------------+--------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                ;
; LPM_WIDTHD             ; 4              ; Untyped                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                ;
; CBXI_PARAMETER         ; lpm_divide_0jm ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                         ;
+------------------------+----------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: block_motion:block_motion_inst|lpm_divide:Div41 ;
+------------------------+----------------+--------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                   ;
+------------------------+----------------+--------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                ;
; LPM_WIDTHD             ; 4              ; Untyped                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                ;
; CBXI_PARAMETER         ; lpm_divide_0jm ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                         ;
+------------------------+----------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|lpm_mult:Mult7 ;
+------------------------------------------------+--------------+-----------------------------+
; Parameter Name                                 ; Value        ; Type                        ;
+------------------------------------------------+--------------+-----------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE              ;
; LPM_WIDTHA                                     ; 13           ; Untyped                     ;
; LPM_WIDTHB                                     ; 6            ; Untyped                     ;
; LPM_WIDTHP                                     ; 19           ; Untyped                     ;
; LPM_WIDTHR                                     ; 19           ; Untyped                     ;
; LPM_WIDTHS                                     ; 1            ; Untyped                     ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                     ;
; LPM_PIPELINE                                   ; 0            ; Untyped                     ;
; LATENCY                                        ; 0            ; Untyped                     ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                     ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                     ;
; USE_EAB                                        ; OFF          ; Untyped                     ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                     ;
; CBXI_PARAMETER                                 ; mult_obt     ; Untyped                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                     ;
+------------------------------------------------+--------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|lpm_mult:Mult8 ;
+------------------------------------------------+--------------+-----------------------------+
; Parameter Name                                 ; Value        ; Type                        ;
+------------------------------------------------+--------------+-----------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE              ;
; LPM_WIDTHA                                     ; 13           ; Untyped                     ;
; LPM_WIDTHB                                     ; 7            ; Untyped                     ;
; LPM_WIDTHP                                     ; 20           ; Untyped                     ;
; LPM_WIDTHR                                     ; 20           ; Untyped                     ;
; LPM_WIDTHS                                     ; 1            ; Untyped                     ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                     ;
; LPM_PIPELINE                                   ; 0            ; Untyped                     ;
; LATENCY                                        ; 0            ; Untyped                     ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                     ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                     ;
; USE_EAB                                        ; OFF          ; Untyped                     ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                     ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                     ;
+------------------------------------------------+--------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                     ;
+-------------------------------+--------------------------------------------------+
; Name                          ; Value                                            ;
+-------------------------------+--------------------------------------------------+
; Number of entity instances    ; 1                                                ;
; Entity Instance               ; vga_clk:vga_clk_instance|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                           ;
;     -- PLL_TYPE               ; AUTO                                             ;
;     -- PRIMARY_CLOCK          ; INCLK0                                           ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                            ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                ;
;     -- VCO_MULTIPLY_BY        ; 0                                                ;
;     -- VCO_DIVIDE_BY          ; 0                                                ;
+-------------------------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                  ;
+-------------------------------------------+-------------------------------------------------------+
; Name                                      ; Value                                                 ;
+-------------------------------------------+-------------------------------------------------------+
; Number of entity instances                ; 21                                                    ;
; Entity Instance                           ; O_block:O_block_inst|altsyncram:OCM_rtl_0             ;
;     -- OPERATION_MODE                     ; ROM                                                   ;
;     -- WIDTH_A                            ; 4                                                     ;
;     -- NUMWORDS_A                         ; 361                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                          ;
;     -- WIDTH_B                            ; 1                                                     ;
;     -- NUMWORDS_B                         ; 1                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ;
; Entity Instance                           ; Z_horiz_block:Z_horiz_block_inst|altsyncram:OCM_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                   ;
;     -- WIDTH_A                            ; 4                                                     ;
;     -- NUMWORDS_A                         ; 532                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                          ;
;     -- WIDTH_B                            ; 1                                                     ;
;     -- NUMWORDS_B                         ; 1                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ;
; Entity Instance                           ; S_horiz_block:S_horiz_block_inst|altsyncram:OCM_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                   ;
;     -- WIDTH_A                            ; 4                                                     ;
;     -- NUMWORDS_A                         ; 532                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                          ;
;     -- WIDTH_B                            ; 1                                                     ;
;     -- NUMWORDS_B                         ; 1                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ;
; Entity Instance                           ; I_horiz_block:I_horiz_block_inst|altsyncram:OCM_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                   ;
;     -- WIDTH_A                            ; 4                                                     ;
;     -- NUMWORDS_A                         ; 370                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                          ;
;     -- WIDTH_B                            ; 1                                                     ;
;     -- NUMWORDS_B                         ; 1                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ;
; Entity Instance                           ; L_right_block:L_right_block_inst|altsyncram:OCM_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                   ;
;     -- WIDTH_A                            ; 4                                                     ;
;     -- NUMWORDS_A                         ; 532                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                          ;
;     -- WIDTH_B                            ; 1                                                     ;
;     -- NUMWORDS_B                         ; 1                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ;
; Entity Instance                           ; J_left_block:J_left_block_inst|altsyncram:OCM_rtl_0   ;
;     -- OPERATION_MODE                     ; ROM                                                   ;
;     -- WIDTH_A                            ; 4                                                     ;
;     -- NUMWORDS_A                         ; 532                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                          ;
;     -- WIDTH_B                            ; 1                                                     ;
;     -- NUMWORDS_B                         ; 1                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ;
; Entity Instance                           ; T_down_block:T_down_block_inst|altsyncram:OCM_rtl_0   ;
;     -- OPERATION_MODE                     ; ROM                                                   ;
;     -- WIDTH_A                            ; 4                                                     ;
;     -- NUMWORDS_A                         ; 532                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                          ;
;     -- WIDTH_B                            ; 1                                                     ;
;     -- NUMWORDS_B                         ; 1                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ;
; Entity Instance                           ; Z_vert_block:Z_vert_block_inst|altsyncram:OCM_rtl_0   ;
;     -- OPERATION_MODE                     ; ROM                                                   ;
;     -- WIDTH_A                            ; 4                                                     ;
;     -- NUMWORDS_A                         ; 532                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                          ;
;     -- WIDTH_B                            ; 1                                                     ;
;     -- NUMWORDS_B                         ; 1                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ;
; Entity Instance                           ; S_vert_block:S_vert_block_inst|altsyncram:OCM_rtl_0   ;
;     -- OPERATION_MODE                     ; ROM                                                   ;
;     -- WIDTH_A                            ; 4                                                     ;
;     -- NUMWORDS_A                         ; 532                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                          ;
;     -- WIDTH_B                            ; 1                                                     ;
;     -- NUMWORDS_B                         ; 1                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ;
; Entity Instance                           ; I_vert_block:I_vert_block_inst|altsyncram:OCM_rtl_0   ;
;     -- OPERATION_MODE                     ; ROM                                                   ;
;     -- WIDTH_A                            ; 4                                                     ;
;     -- NUMWORDS_A                         ; 370                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                          ;
;     -- WIDTH_B                            ; 1                                                     ;
;     -- NUMWORDS_B                         ; 1                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ;
; Entity Instance                           ; L_down_block:L_down_block_inst|altsyncram:OCM_rtl_0   ;
;     -- OPERATION_MODE                     ; ROM                                                   ;
;     -- WIDTH_A                            ; 4                                                     ;
;     -- NUMWORDS_A                         ; 532                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                          ;
;     -- WIDTH_B                            ; 1                                                     ;
;     -- NUMWORDS_B                         ; 1                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ;
; Entity Instance                           ; J_up_block:J_up_block_inst|altsyncram:OCM_rtl_0       ;
;     -- OPERATION_MODE                     ; ROM                                                   ;
;     -- WIDTH_A                            ; 4                                                     ;
;     -- NUMWORDS_A                         ; 532                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                          ;
;     -- WIDTH_B                            ; 1                                                     ;
;     -- NUMWORDS_B                         ; 1                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ;
; Entity Instance                           ; T_left_block:T_left_block_inst|altsyncram:OCM_rtl_0   ;
;     -- OPERATION_MODE                     ; ROM                                                   ;
;     -- WIDTH_A                            ; 4                                                     ;
;     -- NUMWORDS_A                         ; 532                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                          ;
;     -- WIDTH_B                            ; 1                                                     ;
;     -- NUMWORDS_B                         ; 1                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ;
; Entity Instance                           ; L_up_block:L_up_block_inst|altsyncram:OCM_rtl_0       ;
;     -- OPERATION_MODE                     ; ROM                                                   ;
;     -- WIDTH_A                            ; 4                                                     ;
;     -- NUMWORDS_A                         ; 532                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                          ;
;     -- WIDTH_B                            ; 1                                                     ;
;     -- NUMWORDS_B                         ; 1                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ;
; Entity Instance                           ; J_down_block:J_down_block_inst|altsyncram:OCM_rtl_0   ;
;     -- OPERATION_MODE                     ; ROM                                                   ;
;     -- WIDTH_A                            ; 4                                                     ;
;     -- NUMWORDS_A                         ; 532                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                          ;
;     -- WIDTH_B                            ; 1                                                     ;
;     -- NUMWORDS_B                         ; 1                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ;
; Entity Instance                           ; T_right_block:T_right_block_inst|altsyncram:OCM_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                   ;
;     -- WIDTH_A                            ; 4                                                     ;
;     -- NUMWORDS_A                         ; 532                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                          ;
;     -- WIDTH_B                            ; 1                                                     ;
;     -- NUMWORDS_B                         ; 1                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ;
; Entity Instance                           ; L_left_block:L_left_block_inst|altsyncram:OCM_rtl_0   ;
;     -- OPERATION_MODE                     ; ROM                                                   ;
;     -- WIDTH_A                            ; 4                                                     ;
;     -- NUMWORDS_A                         ; 532                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                          ;
;     -- WIDTH_B                            ; 1                                                     ;
;     -- NUMWORDS_B                         ; 1                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ;
; Entity Instance                           ; J_right_block:J_right_block_inst|altsyncram:OCM_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                   ;
;     -- WIDTH_A                            ; 4                                                     ;
;     -- NUMWORDS_A                         ; 532                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                          ;
;     -- WIDTH_B                            ; 1                                                     ;
;     -- NUMWORDS_B                         ; 1                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ;
; Entity Instance                           ; T_up_block:T_up_block_inst|altsyncram:OCM_rtl_0       ;
;     -- OPERATION_MODE                     ; ROM                                                   ;
;     -- WIDTH_A                            ; 4                                                     ;
;     -- NUMWORDS_A                         ; 532                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                          ;
;     -- WIDTH_B                            ; 1                                                     ;
;     -- NUMWORDS_B                         ; 1                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ;
; Entity Instance                           ; score:score_inst|altsyncram:OCM_rtl_0                 ;
;     -- OPERATION_MODE                     ; ROM                                                   ;
;     -- WIDTH_A                            ; 4                                                     ;
;     -- NUMWORDS_A                         ; 600                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                          ;
;     -- WIDTH_B                            ; 1                                                     ;
;     -- NUMWORDS_B                         ; 1                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ;
; Entity Instance                           ; tetris_logo:tetris_logo_inst|altsyncram:OCM_rtl_0     ;
;     -- OPERATION_MODE                     ; ROM                                                   ;
;     -- WIDTH_A                            ; 4                                                     ;
;     -- NUMWORDS_A                         ; 6250                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                          ;
;     -- WIDTH_B                            ; 1                                                     ;
;     -- NUMWORDS_B                         ; 1                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ;
+-------------------------------------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                     ;
+---------------------------------------+--------------------------------------------+
; Name                                  ; Value                                      ;
+---------------------------------------+--------------------------------------------+
; Number of entity instances            ; 2                                          ;
; Entity Instance                       ; color_mapper:color_instance|lpm_mult:Mult7 ;
;     -- LPM_WIDTHA                     ; 13                                         ;
;     -- LPM_WIDTHB                     ; 6                                          ;
;     -- LPM_WIDTHP                     ; 19                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                         ;
;     -- USE_EAB                        ; OFF                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                         ;
; Entity Instance                       ; color_mapper:color_instance|lpm_mult:Mult8 ;
;     -- LPM_WIDTHA                     ; 13                                         ;
;     -- LPM_WIDTHB                     ; 7                                          ;
;     -- LPM_WIDTHP                     ; 20                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                         ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                        ;
;     -- USE_EAB                        ; OFF                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                         ;
+---------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HexDriver:hex_inst_5"                                                                                                                      ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; In0  ; Input ; Warning  ; Input port expression (3 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "In0[3..3]" will be connected to GND. ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HexDriver:hex_inst_4"                                                                                                                      ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; In0  ; Input ; Warning  ; Input port expression (3 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "In0[3..3]" will be connected to GND. ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "keyboard:keyboard_inst|reg_11:reg_A"                                                          ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Load           ; Input  ; Info     ; Stuck at GND                                                                        ;
; D              ; Input  ; Info     ; Stuck at GND                                                                        ;
; Shift_Out      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Data_Out[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Data_Out[10]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "keyboard:keyboard_inst|reg_11:reg_B"                                                          ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Load           ; Input  ; Info     ; Stuck at GND                                                                        ;
; D              ; Input  ; Info     ; Stuck at GND                                                                        ;
; Data_Out[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Data_Out[10]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 78                          ;
; cycloneiii_ff         ; 1150                        ;
;     CLR               ; 31                          ;
;     ENA               ; 68                          ;
;     ENA CLR           ; 2                           ;
;     ENA SCLR          ; 37                          ;
;     ENA SLD           ; 284                         ;
;     SCLR              ; 4                           ;
;     SLD               ; 663                         ;
;     plain             ; 61                          ;
; cycloneiii_lcell_comb ; 44914                       ;
;     arith             ; 789                         ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 338                         ;
;         3 data inputs ; 447                         ;
;     normal            ; 44125                       ;
;         0 data inputs ; 106                         ;
;         1 data inputs ; 79                          ;
;         2 data inputs ; 3003                        ;
;         3 data inputs ; 9307                        ;
;         4 data inputs ; 31630                       ;
; cycloneiii_mac_mult   ; 1                           ;
; cycloneiii_mac_out    ; 1                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 84                          ;
;                       ;                             ;
; Max LUT depth         ; 46.80                       ;
; Average LUT depth     ; 37.71                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:06:27     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Fri Dec 14 19:32:06 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab8 -c lab8
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file keyboard.sv
    Info (12023): Found entity 1: keyboard File: C:/Users/Mihir/Desktop/final_project/keyboard.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file dreg.sv
    Info (12023): Found entity 1: Dreg File: C:/Users/Mihir/Desktop/final_project/Dreg.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file 11_reg.sv
    Info (12023): Found entity 1: reg_11 File: C:/Users/Mihir/Desktop/final_project/11_reg.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file lfsr.sv
    Info (12023): Found entity 1: LFSR File: C:/Users/Mihir/Desktop/final_project/LFSR.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.sv
    Info (12023): Found entity 1: VGA_controller File: C:/Users/Mihir/Desktop/final_project/VGA_controller.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file hexdriver.sv
    Info (12023): Found entity 1: HexDriver File: C:/Users/Mihir/Desktop/final_project/HexDriver.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file color_mapper.sv
    Info (12023): Found entity 1: color_mapper File: C:/Users/Mihir/Desktop/final_project/Color_Mapper.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_clk.v
    Info (12023): Found entity 1: vga_clk File: C:/Users/Mihir/Desktop/final_project/vga_clk.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file tetris_top.sv
    Info (12023): Found entity 1: tetris_top File: C:/Users/Mihir/Desktop/final_project/tetris_top.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file colors.sv
    Info (12023): Found entity 1: colors File: C:/Users/Mihir/Desktop/final_project/colors.sv Line: 3
Info (12021): Found 31 design units, including 31 entities, in source file sprite_ram.sv
    Info (12023): Found entity 1: O_block File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 1
    Info (12023): Found entity 2: I_vert_block File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 16
    Info (12023): Found entity 3: I_horiz_block File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 30
    Info (12023): Found entity 4: J_up_block File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 45
    Info (12023): Found entity 5: J_right_block File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 59
    Info (12023): Found entity 6: J_left_block File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 73
    Info (12023): Found entity 7: J_down_block File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 87
    Info (12023): Found entity 8: L_up_block File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 102
    Info (12023): Found entity 9: L_right_block File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 116
    Info (12023): Found entity 10: L_left_block File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 130
    Info (12023): Found entity 11: L_down_block File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 144
    Info (12023): Found entity 12: T_up_block File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 159
    Info (12023): Found entity 13: T_right_block File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 173
    Info (12023): Found entity 14: T_left_block File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 187
    Info (12023): Found entity 15: T_down_block File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 201
    Info (12023): Found entity 16: Z_vert_block File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 216
    Info (12023): Found entity 17: Z_horiz_block File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 230
    Info (12023): Found entity 18: S_vert_block File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 245
    Info (12023): Found entity 19: S_horiz_block File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 259
    Info (12023): Found entity 20: tetris_logo File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 274
    Info (12023): Found entity 21: score File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 288
    Info (12023): Found entity 22: score_0_digit File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 302
    Info (12023): Found entity 23: score_1_digit File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 316
    Info (12023): Found entity 24: score_2_digit File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 330
    Info (12023): Found entity 25: score_3_digit File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 344
    Info (12023): Found entity 26: score_4_digit File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 358
    Info (12023): Found entity 27: score_5_digit File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 372
    Info (12023): Found entity 28: score_6_digit File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 386
    Info (12023): Found entity 29: score_7_digit File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 400
    Info (12023): Found entity 30: score_8_digit File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 414
    Info (12023): Found entity 31: score_9_digit File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 428
Info (12021): Found 1 design units, including 1 entities, in source file block_motion.sv
    Info (12023): Found entity 1: block_motion File: C:/Users/Mihir/Desktop/final_project/block_motion.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rotate_block.sv
    Info (12023): Found entity 1: rotate_block File: C:/Users/Mihir/Desktop/final_project/rotate_block.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file choose_block.sv
    Info (12023): Found entity 1: choose_block File: C:/Users/Mihir/Desktop/final_project/choose_block.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file board.sv
    Info (12023): Found entity 1: board File: C:/Users/Mihir/Desktop/final_project/board.sv Line: 1
Info (12127): Elaborating entity "tetris_top" for the top level hierarchy
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "board" into its bus
Info (12128): Elaborating entity "keyboard" for hierarchy "keyboard:keyboard_inst" File: C:/Users/Mihir/Desktop/final_project/tetris_top.sv Line: 36
Info (12128): Elaborating entity "Dreg" for hierarchy "keyboard:keyboard_inst|Dreg:Dreg_instance1" File: C:/Users/Mihir/Desktop/final_project/keyboard.sv Line: 101
Info (12128): Elaborating entity "reg_11" for hierarchy "keyboard:keyboard_inst|reg_11:reg_B" File: C:/Users/Mihir/Desktop/final_project/keyboard.sv Line: 117
Info (12128): Elaborating entity "vga_clk" for hierarchy "vga_clk:vga_clk_instance" File: C:/Users/Mihir/Desktop/final_project/tetris_top.sv Line: 40
Info (12128): Elaborating entity "altpll" for hierarchy "vga_clk:vga_clk_instance|altpll:altpll_component" File: C:/Users/Mihir/Desktop/final_project/vga_clk.v Line: 91
Info (12130): Elaborated megafunction instantiation "vga_clk:vga_clk_instance|altpll:altpll_component" File: C:/Users/Mihir/Desktop/final_project/vga_clk.v Line: 91
Info (12133): Instantiated megafunction "vga_clk:vga_clk_instance|altpll:altpll_component" with the following parameter: File: C:/Users/Mihir/Desktop/final_project/vga_clk.v Line: 91
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=vga_clk"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/vga_clk_altpll.v
    Info (12023): Found entity 1: vga_clk_altpll File: C:/Users/Mihir/Desktop/final_project/db/vga_clk_altpll.v Line: 29
Info (12128): Elaborating entity "vga_clk_altpll" for hierarchy "vga_clk:vga_clk_instance|altpll:altpll_component|vga_clk_altpll:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "VGA_controller" for hierarchy "VGA_controller:vga_controller_instance" File: C:/Users/Mihir/Desktop/final_project/tetris_top.sv Line: 51
Info (12128): Elaborating entity "LFSR" for hierarchy "LFSR:LFSR_inst" File: C:/Users/Mihir/Desktop/final_project/tetris_top.sv Line: 57
Info (12128): Elaborating entity "rotate_block" for hierarchy "rotate_block:rotate_block_inst" File: C:/Users/Mihir/Desktop/final_project/tetris_top.sv Line: 68
Info (10264): Verilog HDL Case Statement information at rotate_block.sv(85): all case item expressions in this case statement are onehot File: C:/Users/Mihir/Desktop/final_project/rotate_block.sv Line: 85
Info (12128): Elaborating entity "choose_block" for hierarchy "choose_block:choose_block_inst" File: C:/Users/Mihir/Desktop/final_project/tetris_top.sv Line: 95
Warning (10230): Verilog HDL assignment warning at choose_block.sv(23): truncated value with size 32 to match size of target (3) File: C:/Users/Mihir/Desktop/final_project/choose_block.sv Line: 23
Warning (10270): Verilog HDL Case Statement warning at choose_block.sv(60): incomplete case statement has no default case item File: C:/Users/Mihir/Desktop/final_project/choose_block.sv Line: 60
Info (12128): Elaborating entity "block_motion" for hierarchy "block_motion:block_motion_inst" File: C:/Users/Mihir/Desktop/final_project/tetris_top.sv Line: 116
Warning (10230): Verilog HDL assignment warning at block_motion.sv(551): truncated value with size 32 to match size of target (16) File: C:/Users/Mihir/Desktop/final_project/block_motion.sv Line: 551
Warning (10230): Verilog HDL assignment warning at block_motion.sv(554): truncated value with size 32 to match size of target (16) File: C:/Users/Mihir/Desktop/final_project/block_motion.sv Line: 554
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "board" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "board" into its bus
Info (12128): Elaborating entity "board" for hierarchy "board:board_inst" File: C:/Users/Mihir/Desktop/final_project/tetris_top.sv Line: 133
Warning (10230): Verilog HDL assignment warning at board.sv(185): truncated value with size 32 to match size of target (16) File: C:/Users/Mihir/Desktop/final_project/board.sv Line: 185
Warning (10230): Verilog HDL assignment warning at board.sv(215): truncated value with size 32 to match size of target (16) File: C:/Users/Mihir/Desktop/final_project/board.sv Line: 215
Warning (10230): Verilog HDL assignment warning at board.sv(245): truncated value with size 32 to match size of target (16) File: C:/Users/Mihir/Desktop/final_project/board.sv Line: 245
Warning (10230): Verilog HDL assignment warning at board.sv(275): truncated value with size 32 to match size of target (16) File: C:/Users/Mihir/Desktop/final_project/board.sv Line: 275
Warning (10230): Verilog HDL assignment warning at board.sv(305): truncated value with size 32 to match size of target (16) File: C:/Users/Mihir/Desktop/final_project/board.sv Line: 305
Warning (10230): Verilog HDL assignment warning at board.sv(335): truncated value with size 32 to match size of target (16) File: C:/Users/Mihir/Desktop/final_project/board.sv Line: 335
Warning (10230): Verilog HDL assignment warning at board.sv(365): truncated value with size 32 to match size of target (16) File: C:/Users/Mihir/Desktop/final_project/board.sv Line: 365
Warning (10230): Verilog HDL assignment warning at board.sv(395): truncated value with size 32 to match size of target (16) File: C:/Users/Mihir/Desktop/final_project/board.sv Line: 395
Warning (10230): Verilog HDL assignment warning at board.sv(425): truncated value with size 32 to match size of target (16) File: C:/Users/Mihir/Desktop/final_project/board.sv Line: 425
Warning (10230): Verilog HDL assignment warning at board.sv(455): truncated value with size 32 to match size of target (16) File: C:/Users/Mihir/Desktop/final_project/board.sv Line: 455
Warning (10230): Verilog HDL assignment warning at board.sv(485): truncated value with size 32 to match size of target (16) File: C:/Users/Mihir/Desktop/final_project/board.sv Line: 485
Warning (10230): Verilog HDL assignment warning at board.sv(515): truncated value with size 32 to match size of target (16) File: C:/Users/Mihir/Desktop/final_project/board.sv Line: 515
Warning (10230): Verilog HDL assignment warning at board.sv(545): truncated value with size 32 to match size of target (16) File: C:/Users/Mihir/Desktop/final_project/board.sv Line: 545
Warning (10230): Verilog HDL assignment warning at board.sv(575): truncated value with size 32 to match size of target (16) File: C:/Users/Mihir/Desktop/final_project/board.sv Line: 575
Warning (10230): Verilog HDL assignment warning at board.sv(605): truncated value with size 32 to match size of target (16) File: C:/Users/Mihir/Desktop/final_project/board.sv Line: 605
Warning (10230): Verilog HDL assignment warning at board.sv(635): truncated value with size 32 to match size of target (16) File: C:/Users/Mihir/Desktop/final_project/board.sv Line: 635
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "board" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "board" into its bus
Info (12128): Elaborating entity "color_mapper" for hierarchy "color_mapper:color_instance" File: C:/Users/Mihir/Desktop/final_project/tetris_top.sv Line: 177
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(42): truncated value with size 32 to match size of target (4) File: C:/Users/Mihir/Desktop/final_project/Color_Mapper.sv Line: 42
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(45): truncated value with size 32 to match size of target (4) File: C:/Users/Mihir/Desktop/final_project/Color_Mapper.sv Line: 45
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(194): truncated value with size 32 to match size of target (19) File: C:/Users/Mihir/Desktop/final_project/Color_Mapper.sv Line: 194
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(201): truncated value with size 32 to match size of target (19) File: C:/Users/Mihir/Desktop/final_project/Color_Mapper.sv Line: 201
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(208): truncated value with size 32 to match size of target (19) File: C:/Users/Mihir/Desktop/final_project/Color_Mapper.sv Line: 208
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(215): truncated value with size 32 to match size of target (19) File: C:/Users/Mihir/Desktop/final_project/Color_Mapper.sv Line: 215
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "board" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "board" into its bus
Info (12128): Elaborating entity "colors" for hierarchy "color_mapper:color_instance|colors:colors_inst" File: C:/Users/Mihir/Desktop/final_project/Color_Mapper.sv Line: 232
Info (12128): Elaborating entity "O_block" for hierarchy "O_block:O_block_inst" File: C:/Users/Mihir/Desktop/final_project/tetris_top.sv Line: 181
Warning (10030): Net "OCM.data_a" at sprite_ram.sv(5) has no driver or initial value, using a default initial value '0' File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 5
Warning (10030): Net "OCM.waddr_a" at sprite_ram.sv(5) has no driver or initial value, using a default initial value '0' File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 5
Warning (10030): Net "OCM.we_a" at sprite_ram.sv(5) has no driver or initial value, using a default initial value '0' File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 5
Info (12128): Elaborating entity "I_vert_block" for hierarchy "I_vert_block:I_vert_block_inst" File: C:/Users/Mihir/Desktop/final_project/tetris_top.sv Line: 185
Warning (10030): Net "OCM.data_a" at sprite_ram.sv(20) has no driver or initial value, using a default initial value '0' File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 20
Warning (10030): Net "OCM.waddr_a" at sprite_ram.sv(20) has no driver or initial value, using a default initial value '0' File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 20
Warning (10030): Net "OCM.we_a" at sprite_ram.sv(20) has no driver or initial value, using a default initial value '0' File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 20
Info (12128): Elaborating entity "I_horiz_block" for hierarchy "I_horiz_block:I_horiz_block_inst" File: C:/Users/Mihir/Desktop/final_project/tetris_top.sv Line: 189
Warning (10030): Net "OCM.data_a" at sprite_ram.sv(34) has no driver or initial value, using a default initial value '0' File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 34
Warning (10030): Net "OCM.waddr_a" at sprite_ram.sv(34) has no driver or initial value, using a default initial value '0' File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 34
Warning (10030): Net "OCM.we_a" at sprite_ram.sv(34) has no driver or initial value, using a default initial value '0' File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 34
Info (12128): Elaborating entity "J_up_block" for hierarchy "J_up_block:J_up_block_inst" File: C:/Users/Mihir/Desktop/final_project/tetris_top.sv Line: 193
Warning (10030): Net "OCM.data_a" at sprite_ram.sv(49) has no driver or initial value, using a default initial value '0' File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 49
Warning (10030): Net "OCM.waddr_a" at sprite_ram.sv(49) has no driver or initial value, using a default initial value '0' File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 49
Warning (10030): Net "OCM.we_a" at sprite_ram.sv(49) has no driver or initial value, using a default initial value '0' File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 49
Info (12128): Elaborating entity "J_right_block" for hierarchy "J_right_block:J_right_block_inst" File: C:/Users/Mihir/Desktop/final_project/tetris_top.sv Line: 197
Warning (10030): Net "OCM.data_a" at sprite_ram.sv(63) has no driver or initial value, using a default initial value '0' File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 63
Warning (10030): Net "OCM.waddr_a" at sprite_ram.sv(63) has no driver or initial value, using a default initial value '0' File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 63
Warning (10030): Net "OCM.we_a" at sprite_ram.sv(63) has no driver or initial value, using a default initial value '0' File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 63
Info (12128): Elaborating entity "J_left_block" for hierarchy "J_left_block:J_left_block_inst" File: C:/Users/Mihir/Desktop/final_project/tetris_top.sv Line: 201
Warning (10030): Net "OCM.data_a" at sprite_ram.sv(77) has no driver or initial value, using a default initial value '0' File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 77
Warning (10030): Net "OCM.waddr_a" at sprite_ram.sv(77) has no driver or initial value, using a default initial value '0' File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 77
Warning (10030): Net "OCM.we_a" at sprite_ram.sv(77) has no driver or initial value, using a default initial value '0' File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 77
Info (12128): Elaborating entity "J_down_block" for hierarchy "J_down_block:J_down_block_inst" File: C:/Users/Mihir/Desktop/final_project/tetris_top.sv Line: 205
Warning (10030): Net "OCM.data_a" at sprite_ram.sv(91) has no driver or initial value, using a default initial value '0' File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 91
Warning (10030): Net "OCM.waddr_a" at sprite_ram.sv(91) has no driver or initial value, using a default initial value '0' File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 91
Warning (10030): Net "OCM.we_a" at sprite_ram.sv(91) has no driver or initial value, using a default initial value '0' File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 91
Info (12128): Elaborating entity "L_up_block" for hierarchy "L_up_block:L_up_block_inst" File: C:/Users/Mihir/Desktop/final_project/tetris_top.sv Line: 209
Warning (10030): Net "OCM.data_a" at sprite_ram.sv(106) has no driver or initial value, using a default initial value '0' File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 106
Warning (10030): Net "OCM.waddr_a" at sprite_ram.sv(106) has no driver or initial value, using a default initial value '0' File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 106
Warning (10030): Net "OCM.we_a" at sprite_ram.sv(106) has no driver or initial value, using a default initial value '0' File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 106
Info (12128): Elaborating entity "L_right_block" for hierarchy "L_right_block:L_right_block_inst" File: C:/Users/Mihir/Desktop/final_project/tetris_top.sv Line: 213
Warning (10030): Net "OCM.data_a" at sprite_ram.sv(120) has no driver or initial value, using a default initial value '0' File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 120
Warning (10030): Net "OCM.waddr_a" at sprite_ram.sv(120) has no driver or initial value, using a default initial value '0' File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 120
Warning (10030): Net "OCM.we_a" at sprite_ram.sv(120) has no driver or initial value, using a default initial value '0' File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 120
Info (12128): Elaborating entity "L_left_block" for hierarchy "L_left_block:L_left_block_inst" File: C:/Users/Mihir/Desktop/final_project/tetris_top.sv Line: 217
Warning (10030): Net "OCM.data_a" at sprite_ram.sv(134) has no driver or initial value, using a default initial value '0' File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 134
Warning (10030): Net "OCM.waddr_a" at sprite_ram.sv(134) has no driver or initial value, using a default initial value '0' File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 134
Warning (10030): Net "OCM.we_a" at sprite_ram.sv(134) has no driver or initial value, using a default initial value '0' File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 134
Info (12128): Elaborating entity "L_down_block" for hierarchy "L_down_block:L_down_block_inst" File: C:/Users/Mihir/Desktop/final_project/tetris_top.sv Line: 221
Warning (10030): Net "OCM.data_a" at sprite_ram.sv(148) has no driver or initial value, using a default initial value '0' File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 148
Warning (10030): Net "OCM.waddr_a" at sprite_ram.sv(148) has no driver or initial value, using a default initial value '0' File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 148
Warning (10030): Net "OCM.we_a" at sprite_ram.sv(148) has no driver or initial value, using a default initial value '0' File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 148
Info (12128): Elaborating entity "T_up_block" for hierarchy "T_up_block:T_up_block_inst" File: C:/Users/Mihir/Desktop/final_project/tetris_top.sv Line: 225
Warning (10030): Net "OCM.data_a" at sprite_ram.sv(163) has no driver or initial value, using a default initial value '0' File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 163
Warning (10030): Net "OCM.waddr_a" at sprite_ram.sv(163) has no driver or initial value, using a default initial value '0' File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 163
Warning (10030): Net "OCM.we_a" at sprite_ram.sv(163) has no driver or initial value, using a default initial value '0' File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 163
Info (12128): Elaborating entity "T_right_block" for hierarchy "T_right_block:T_right_block_inst" File: C:/Users/Mihir/Desktop/final_project/tetris_top.sv Line: 229
Warning (10030): Net "OCM.data_a" at sprite_ram.sv(177) has no driver or initial value, using a default initial value '0' File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 177
Warning (10030): Net "OCM.waddr_a" at sprite_ram.sv(177) has no driver or initial value, using a default initial value '0' File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 177
Warning (10030): Net "OCM.we_a" at sprite_ram.sv(177) has no driver or initial value, using a default initial value '0' File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 177
Info (12128): Elaborating entity "T_left_block" for hierarchy "T_left_block:T_left_block_inst" File: C:/Users/Mihir/Desktop/final_project/tetris_top.sv Line: 233
Warning (10030): Net "OCM.data_a" at sprite_ram.sv(191) has no driver or initial value, using a default initial value '0' File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 191
Warning (10030): Net "OCM.waddr_a" at sprite_ram.sv(191) has no driver or initial value, using a default initial value '0' File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 191
Warning (10030): Net "OCM.we_a" at sprite_ram.sv(191) has no driver or initial value, using a default initial value '0' File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 191
Info (12128): Elaborating entity "T_down_block" for hierarchy "T_down_block:T_down_block_inst" File: C:/Users/Mihir/Desktop/final_project/tetris_top.sv Line: 237
Warning (10030): Net "OCM.data_a" at sprite_ram.sv(205) has no driver or initial value, using a default initial value '0' File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 205
Warning (10030): Net "OCM.waddr_a" at sprite_ram.sv(205) has no driver or initial value, using a default initial value '0' File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 205
Warning (10030): Net "OCM.we_a" at sprite_ram.sv(205) has no driver or initial value, using a default initial value '0' File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 205
Info (12128): Elaborating entity "Z_vert_block" for hierarchy "Z_vert_block:Z_vert_block_inst" File: C:/Users/Mihir/Desktop/final_project/tetris_top.sv Line: 241
Warning (10030): Net "OCM.data_a" at sprite_ram.sv(220) has no driver or initial value, using a default initial value '0' File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 220
Warning (10030): Net "OCM.waddr_a" at sprite_ram.sv(220) has no driver or initial value, using a default initial value '0' File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 220
Warning (10030): Net "OCM.we_a" at sprite_ram.sv(220) has no driver or initial value, using a default initial value '0' File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 220
Info (12128): Elaborating entity "Z_horiz_block" for hierarchy "Z_horiz_block:Z_horiz_block_inst" File: C:/Users/Mihir/Desktop/final_project/tetris_top.sv Line: 245
Warning (10030): Net "OCM.data_a" at sprite_ram.sv(234) has no driver or initial value, using a default initial value '0' File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 234
Warning (10030): Net "OCM.waddr_a" at sprite_ram.sv(234) has no driver or initial value, using a default initial value '0' File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 234
Warning (10030): Net "OCM.we_a" at sprite_ram.sv(234) has no driver or initial value, using a default initial value '0' File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 234
Info (12128): Elaborating entity "S_vert_block" for hierarchy "S_vert_block:S_vert_block_inst" File: C:/Users/Mihir/Desktop/final_project/tetris_top.sv Line: 249
Warning (10030): Net "OCM.data_a" at sprite_ram.sv(249) has no driver or initial value, using a default initial value '0' File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 249
Warning (10030): Net "OCM.waddr_a" at sprite_ram.sv(249) has no driver or initial value, using a default initial value '0' File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 249
Warning (10030): Net "OCM.we_a" at sprite_ram.sv(249) has no driver or initial value, using a default initial value '0' File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 249
Info (12128): Elaborating entity "S_horiz_block" for hierarchy "S_horiz_block:S_horiz_block_inst" File: C:/Users/Mihir/Desktop/final_project/tetris_top.sv Line: 253
Warning (10030): Net "OCM.data_a" at sprite_ram.sv(263) has no driver or initial value, using a default initial value '0' File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 263
Warning (10030): Net "OCM.waddr_a" at sprite_ram.sv(263) has no driver or initial value, using a default initial value '0' File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 263
Warning (10030): Net "OCM.we_a" at sprite_ram.sv(263) has no driver or initial value, using a default initial value '0' File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 263
Info (12128): Elaborating entity "tetris_logo" for hierarchy "tetris_logo:tetris_logo_inst" File: C:/Users/Mihir/Desktop/final_project/tetris_top.sv Line: 257
Warning (10030): Net "OCM.data_a" at sprite_ram.sv(278) has no driver or initial value, using a default initial value '0' File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 278
Warning (10030): Net "OCM.waddr_a" at sprite_ram.sv(278) has no driver or initial value, using a default initial value '0' File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 278
Warning (10030): Net "OCM.we_a" at sprite_ram.sv(278) has no driver or initial value, using a default initial value '0' File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 278
Info (12128): Elaborating entity "score" for hierarchy "score:score_inst" File: C:/Users/Mihir/Desktop/final_project/tetris_top.sv Line: 261
Warning (10030): Net "OCM.data_a" at sprite_ram.sv(292) has no driver or initial value, using a default initial value '0' File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 292
Warning (10030): Net "OCM.waddr_a" at sprite_ram.sv(292) has no driver or initial value, using a default initial value '0' File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 292
Warning (10030): Net "OCM.we_a" at sprite_ram.sv(292) has no driver or initial value, using a default initial value '0' File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 292
Info (12128): Elaborating entity "score_0_digit" for hierarchy "score_0_digit:score_0_digit_inst" File: C:/Users/Mihir/Desktop/final_project/tetris_top.sv Line: 265
Warning (10030): Net "OCM.data_a" at sprite_ram.sv(306) has no driver or initial value, using a default initial value '0' File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 306
Warning (10030): Net "OCM.waddr_a" at sprite_ram.sv(306) has no driver or initial value, using a default initial value '0' File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 306
Warning (10030): Net "OCM.we_a" at sprite_ram.sv(306) has no driver or initial value, using a default initial value '0' File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 306
Info (12128): Elaborating entity "score_1_digit" for hierarchy "score_1_digit:score_1_digit_inst" File: C:/Users/Mihir/Desktop/final_project/tetris_top.sv Line: 269
Warning (10030): Net "OCM.data_a" at sprite_ram.sv(320) has no driver or initial value, using a default initial value '0' File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 320
Warning (10030): Net "OCM.waddr_a" at sprite_ram.sv(320) has no driver or initial value, using a default initial value '0' File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 320
Warning (10030): Net "OCM.we_a" at sprite_ram.sv(320) has no driver or initial value, using a default initial value '0' File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 320
Info (12128): Elaborating entity "score_2_digit" for hierarchy "score_2_digit:score_2_digit_inst" File: C:/Users/Mihir/Desktop/final_project/tetris_top.sv Line: 273
Warning (10030): Net "OCM.data_a" at sprite_ram.sv(334) has no driver or initial value, using a default initial value '0' File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 334
Warning (10030): Net "OCM.waddr_a" at sprite_ram.sv(334) has no driver or initial value, using a default initial value '0' File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 334
Warning (10030): Net "OCM.we_a" at sprite_ram.sv(334) has no driver or initial value, using a default initial value '0' File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 334
Info (12128): Elaborating entity "score_3_digit" for hierarchy "score_3_digit:score_3_digit_inst" File: C:/Users/Mihir/Desktop/final_project/tetris_top.sv Line: 277
Warning (10030): Net "OCM.data_a" at sprite_ram.sv(348) has no driver or initial value, using a default initial value '0' File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 348
Warning (10030): Net "OCM.waddr_a" at sprite_ram.sv(348) has no driver or initial value, using a default initial value '0' File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 348
Warning (10030): Net "OCM.we_a" at sprite_ram.sv(348) has no driver or initial value, using a default initial value '0' File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 348
Info (12128): Elaborating entity "score_4_digit" for hierarchy "score_4_digit:score_4_digit_inst" File: C:/Users/Mihir/Desktop/final_project/tetris_top.sv Line: 281
Warning (10030): Net "OCM.data_a" at sprite_ram.sv(362) has no driver or initial value, using a default initial value '0' File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 362
Warning (10030): Net "OCM.waddr_a" at sprite_ram.sv(362) has no driver or initial value, using a default initial value '0' File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 362
Warning (10030): Net "OCM.we_a" at sprite_ram.sv(362) has no driver or initial value, using a default initial value '0' File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 362
Info (12128): Elaborating entity "score_5_digit" for hierarchy "score_5_digit:score_5_digit_inst" File: C:/Users/Mihir/Desktop/final_project/tetris_top.sv Line: 285
Warning (10030): Net "OCM.data_a" at sprite_ram.sv(376) has no driver or initial value, using a default initial value '0' File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 376
Warning (10030): Net "OCM.waddr_a" at sprite_ram.sv(376) has no driver or initial value, using a default initial value '0' File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 376
Warning (10030): Net "OCM.we_a" at sprite_ram.sv(376) has no driver or initial value, using a default initial value '0' File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 376
Info (12128): Elaborating entity "score_6_digit" for hierarchy "score_6_digit:score_6_digit_inst" File: C:/Users/Mihir/Desktop/final_project/tetris_top.sv Line: 289
Warning (10030): Net "OCM.data_a" at sprite_ram.sv(390) has no driver or initial value, using a default initial value '0' File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 390
Warning (10030): Net "OCM.waddr_a" at sprite_ram.sv(390) has no driver or initial value, using a default initial value '0' File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 390
Warning (10030): Net "OCM.we_a" at sprite_ram.sv(390) has no driver or initial value, using a default initial value '0' File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 390
Info (12128): Elaborating entity "score_7_digit" for hierarchy "score_7_digit:score_7_digit_inst" File: C:/Users/Mihir/Desktop/final_project/tetris_top.sv Line: 293
Warning (10030): Net "OCM.data_a" at sprite_ram.sv(404) has no driver or initial value, using a default initial value '0' File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 404
Warning (10030): Net "OCM.waddr_a" at sprite_ram.sv(404) has no driver or initial value, using a default initial value '0' File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 404
Warning (10030): Net "OCM.we_a" at sprite_ram.sv(404) has no driver or initial value, using a default initial value '0' File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 404
Info (12128): Elaborating entity "score_8_digit" for hierarchy "score_8_digit:score_8_digit_inst" File: C:/Users/Mihir/Desktop/final_project/tetris_top.sv Line: 297
Warning (10030): Net "OCM.data_a" at sprite_ram.sv(418) has no driver or initial value, using a default initial value '0' File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 418
Warning (10030): Net "OCM.waddr_a" at sprite_ram.sv(418) has no driver or initial value, using a default initial value '0' File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 418
Warning (10030): Net "OCM.we_a" at sprite_ram.sv(418) has no driver or initial value, using a default initial value '0' File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 418
Info (12128): Elaborating entity "score_9_digit" for hierarchy "score_9_digit:score_9_digit_inst" File: C:/Users/Mihir/Desktop/final_project/tetris_top.sv Line: 301
Warning (10030): Net "OCM.data_a" at sprite_ram.sv(432) has no driver or initial value, using a default initial value '0' File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 432
Warning (10030): Net "OCM.waddr_a" at sprite_ram.sv(432) has no driver or initial value, using a default initial value '0' File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 432
Warning (10030): Net "OCM.we_a" at sprite_ram.sv(432) has no driver or initial value, using a default initial value '0' File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 432
Info (12128): Elaborating entity "HexDriver" for hierarchy "HexDriver:hex_inst_0" File: C:/Users/Mihir/Desktop/final_project/tetris_top.sv Line: 304
Info (276014): Found 10 instances of uninferred RAM logic
    Info (276004): RAM logic "score_0_digit:score_0_digit_inst|OCM" is uninferred due to inappropriate RAM size File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 306
    Info (276004): RAM logic "score_1_digit:score_1_digit_inst|OCM" is uninferred due to inappropriate RAM size File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 320
    Info (276004): RAM logic "score_2_digit:score_2_digit_inst|OCM" is uninferred due to inappropriate RAM size File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 334
    Info (276004): RAM logic "score_3_digit:score_3_digit_inst|OCM" is uninferred due to inappropriate RAM size File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 348
    Info (276004): RAM logic "score_4_digit:score_4_digit_inst|OCM" is uninferred due to inappropriate RAM size File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 362
    Info (276004): RAM logic "score_5_digit:score_5_digit_inst|OCM" is uninferred due to inappropriate RAM size File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 376
    Info (276004): RAM logic "score_6_digit:score_6_digit_inst|OCM" is uninferred due to inappropriate RAM size File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 390
    Info (276004): RAM logic "score_7_digit:score_7_digit_inst|OCM" is uninferred due to inappropriate RAM size File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 404
    Info (276004): RAM logic "score_8_digit:score_8_digit_inst|OCM" is uninferred due to inappropriate RAM size File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 418
    Info (276004): RAM logic "score_9_digit:score_9_digit_inst|OCM" is uninferred due to inappropriate RAM size File: C:/Users/Mihir/Desktop/final_project/sprite_ram.sv Line: 432
Critical Warning (127005): Memory depth (128) in the design file differs from memory depth (120) in the Memory Initialization File "C:/Users/Mihir/Desktop/final_project/db/lab8.ram0_score_0_digit_9d61d7d6.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (128) in the design file differs from memory depth (120) in the Memory Initialization File "C:/Users/Mihir/Desktop/final_project/db/lab8.ram0_score_1_digit_c6faf88d.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (128) in the design file differs from memory depth (120) in the Memory Initialization File "C:/Users/Mihir/Desktop/final_project/db/lab8.ram0_score_2_digit_e50be521.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (128) in the design file differs from memory depth (120) in the Memory Initialization File "C:/Users/Mihir/Desktop/final_project/db/lab8.ram0_score_3_digit_dcfb7b5f.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (128) in the design file differs from memory depth (120) in the Memory Initialization File "C:/Users/Mihir/Desktop/final_project/db/lab8.ram0_score_4_digit_5080a00e.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (128) in the design file differs from memory depth (120) in the Memory Initialization File "C:/Users/Mihir/Desktop/final_project/db/lab8.ram0_score_5_digit_b167715d.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (128) in the design file differs from memory depth (120) in the Memory Initialization File "C:/Users/Mihir/Desktop/final_project/db/lab8.ram0_score_6_digit_7782edb6.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (128) in the design file differs from memory depth (120) in the Memory Initialization File "C:/Users/Mihir/Desktop/final_project/db/lab8.ram0_score_7_digit_ee1bb031.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (128) in the design file differs from memory depth (120) in the Memory Initialization File "C:/Users/Mihir/Desktop/final_project/db/lab8.ram0_score_8_digit_9b74c79a.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (128) in the design file differs from memory depth (120) in the Memory Initialization File "C:/Users/Mihir/Desktop/final_project/db/lab8.ram0_score_9_digit_71a1fb4a.hdl.mif" -- setting initial value for remaining addresses to 0
Info (19000): Inferred 21 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "O_block:O_block_inst|OCM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 361
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab8.ram0_O_block_7626f5c1.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Z_horiz_block:Z_horiz_block_inst|OCM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 532
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab8.ram0_Z_horiz_block_816cd92e.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "S_horiz_block:S_horiz_block_inst|OCM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 532
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab8.ram0_S_horiz_block_19a97057.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "I_horiz_block:I_horiz_block_inst|OCM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 370
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab8.ram0_I_horiz_block_14770736.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "L_right_block:L_right_block_inst|OCM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 532
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab8.ram0_L_right_block_6bf0f451.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "J_left_block:J_left_block_inst|OCM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 532
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab8.ram0_J_left_block_a84668e.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "T_down_block:T_down_block_inst|OCM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 532
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab8.ram0_T_down_block_7fac5643.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Z_vert_block:Z_vert_block_inst|OCM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 532
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab8.ram0_Z_vert_block_93bd4a45.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "S_vert_block:S_vert_block_inst|OCM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 532
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab8.ram0_S_vert_block_970c0940.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "I_vert_block:I_vert_block_inst|OCM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 370
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab8.ram0_I_vert_block_9ff48d43.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "L_down_block:L_down_block_inst|OCM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 532
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab8.ram0_L_down_block_592fa0e6.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "J_up_block:J_up_block_inst|OCM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 532
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab8.ram0_J_up_block_e0fad0d0.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "T_left_block:T_left_block_inst|OCM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 532
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab8.ram0_T_left_block_b130f1e4.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "L_up_block:L_up_block_inst|OCM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 532
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab8.ram0_L_up_block_fdbe5b48.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "J_down_block:J_down_block_inst|OCM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 532
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab8.ram0_J_down_block_b38e96b6.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "T_right_block:T_right_block_inst|OCM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 532
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab8.ram0_T_right_block_fcedb0cc.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "L_left_block:L_left_block_inst|OCM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 532
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab8.ram0_L_left_block_b3b3ffb8.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "J_right_block:J_right_block_inst|OCM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 532
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab8.ram0_J_right_block_ad1ee3dc.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "T_up_block:T_up_block_inst|OCM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 532
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab8.ram0_T_up_block_f2d4ff99.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "score:score_inst|OCM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 600
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab8.ram0_score_75a97be.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "tetris_logo:tetris_logo_inst|OCM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 6250
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab8.ram0_tetris_logo_74eaac8d.hdl.mif
Info (278001): Inferred 11 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "color_mapper:color_instance|Mod1" File: C:/Users/Mihir/Desktop/final_project/Color_Mapper.sv Line: 185
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "color_mapper:color_instance|Mod2" File: C:/Users/Mihir/Desktop/final_project/Color_Mapper.sv Line: 185
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "color_mapper:color_instance|Div2" File: C:/Users/Mihir/Desktop/final_project/Color_Mapper.sv Line: 400
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "color_mapper:color_instance|Div1" File: C:/Users/Mihir/Desktop/final_project/Color_Mapper.sv Line: 400
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "color_mapper:color_instance|Mod0" File: C:/Users/Mihir/Desktop/final_project/Color_Mapper.sv Line: 42
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "color_mapper:color_instance|Div0" File: C:/Users/Mihir/Desktop/final_project/Color_Mapper.sv Line: 45
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "choose_block:choose_block_inst|Mod0" File: C:/Users/Mihir/Desktop/final_project/choose_block.sv Line: 23
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "block_motion:block_motion_inst|Div19" File: C:/Users/Mihir/Desktop/final_project/block_motion.sv Line: 233
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "block_motion:block_motion_inst|Div41" File: C:/Users/Mihir/Desktop/final_project/block_motion.sv Line: 234
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "color_mapper:color_instance|Mult7" File: C:/Users/Mihir/Desktop/final_project/Color_Mapper.sv Line: 179
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "color_mapper:color_instance|Mult8" File: C:/Users/Mihir/Desktop/final_project/Color_Mapper.sv Line: 194
Info (12130): Elaborated megafunction instantiation "O_block:O_block_inst|altsyncram:OCM_rtl_0"
Info (12133): Instantiated megafunction "O_block:O_block_inst|altsyncram:OCM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "361"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/lab8.ram0_O_block_7626f5c1.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4g61.tdf
    Info (12023): Found entity 1: altsyncram_4g61 File: C:/Users/Mihir/Desktop/final_project/db/altsyncram_4g61.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "Z_horiz_block:Z_horiz_block_inst|altsyncram:OCM_rtl_0"
Info (12133): Instantiated megafunction "Z_horiz_block:Z_horiz_block_inst|altsyncram:OCM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "532"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/lab8.ram0_Z_horiz_block_816cd92e.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k771.tdf
    Info (12023): Found entity 1: altsyncram_k771 File: C:/Users/Mihir/Desktop/final_project/db/altsyncram_k771.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "S_horiz_block:S_horiz_block_inst|altsyncram:OCM_rtl_0"
Info (12133): Instantiated megafunction "S_horiz_block:S_horiz_block_inst|altsyncram:OCM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "532"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/lab8.ram0_S_horiz_block_19a97057.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e471.tdf
    Info (12023): Found entity 1: altsyncram_e471 File: C:/Users/Mihir/Desktop/final_project/db/altsyncram_e471.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "I_horiz_block:I_horiz_block_inst|altsyncram:OCM_rtl_0"
Info (12133): Instantiated megafunction "I_horiz_block:I_horiz_block_inst|altsyncram:OCM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "370"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/lab8.ram0_I_horiz_block_14770736.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8171.tdf
    Info (12023): Found entity 1: altsyncram_8171 File: C:/Users/Mihir/Desktop/final_project/db/altsyncram_8171.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "L_right_block:L_right_block_inst|altsyncram:OCM_rtl_0"
Info (12133): Instantiated megafunction "L_right_block:L_right_block_inst|altsyncram:OCM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "532"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/lab8.ram0_L_right_block_6bf0f451.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g671.tdf
    Info (12023): Found entity 1: altsyncram_g671 File: C:/Users/Mihir/Desktop/final_project/db/altsyncram_g671.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "J_left_block:J_left_block_inst|altsyncram:OCM_rtl_0"
Info (12133): Instantiated megafunction "J_left_block:J_left_block_inst|altsyncram:OCM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "532"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/lab8.ram0_J_left_block_a84668e.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3071.tdf
    Info (12023): Found entity 1: altsyncram_3071 File: C:/Users/Mihir/Desktop/final_project/db/altsyncram_3071.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "T_down_block:T_down_block_inst|altsyncram:OCM_rtl_0"
Info (12133): Instantiated megafunction "T_down_block:T_down_block_inst|altsyncram:OCM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "532"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/lab8.ram0_T_down_block_7fac5643.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n371.tdf
    Info (12023): Found entity 1: altsyncram_n371 File: C:/Users/Mihir/Desktop/final_project/db/altsyncram_n371.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "Z_vert_block:Z_vert_block_inst|altsyncram:OCM_rtl_0"
Info (12133): Instantiated megafunction "Z_vert_block:Z_vert_block_inst|altsyncram:OCM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "532"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/lab8.ram0_Z_vert_block_93bd4a45.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3471.tdf
    Info (12023): Found entity 1: altsyncram_3471 File: C:/Users/Mihir/Desktop/final_project/db/altsyncram_3471.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "S_vert_block:S_vert_block_inst|altsyncram:OCM_rtl_0"
Info (12133): Instantiated megafunction "S_vert_block:S_vert_block_inst|altsyncram:OCM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "532"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/lab8.ram0_S_vert_block_970c0940.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s071.tdf
    Info (12023): Found entity 1: altsyncram_s071 File: C:/Users/Mihir/Desktop/final_project/db/altsyncram_s071.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "I_vert_block:I_vert_block_inst|altsyncram:OCM_rtl_0"
Info (12133): Instantiated megafunction "I_vert_block:I_vert_block_inst|altsyncram:OCM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "370"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/lab8.ram0_I_vert_block_9ff48d43.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m271.tdf
    Info (12023): Found entity 1: altsyncram_m271 File: C:/Users/Mihir/Desktop/final_project/db/altsyncram_m271.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "L_down_block:L_down_block_inst|altsyncram:OCM_rtl_0"
Info (12133): Instantiated megafunction "L_down_block:L_down_block_inst|altsyncram:OCM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "532"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/lab8.ram0_L_down_block_592fa0e6.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e371.tdf
    Info (12023): Found entity 1: altsyncram_e371 File: C:/Users/Mihir/Desktop/final_project/db/altsyncram_e371.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "J_up_block:J_up_block_inst|altsyncram:OCM_rtl_0"
Info (12133): Instantiated megafunction "J_up_block:J_up_block_inst|altsyncram:OCM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "532"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/lab8.ram0_J_up_block_e0fad0d0.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bv61.tdf
    Info (12023): Found entity 1: altsyncram_bv61 File: C:/Users/Mihir/Desktop/final_project/db/altsyncram_bv61.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "T_left_block:T_left_block_inst|altsyncram:OCM_rtl_0"
Info (12133): Instantiated megafunction "T_left_block:T_left_block_inst|altsyncram:OCM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "532"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/lab8.ram0_T_left_block_b130f1e4.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_t271.tdf
    Info (12023): Found entity 1: altsyncram_t271 File: C:/Users/Mihir/Desktop/final_project/db/altsyncram_t271.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "L_up_block:L_up_block_inst|altsyncram:OCM_rtl_0"
Info (12133): Instantiated megafunction "L_up_block:L_up_block_inst|altsyncram:OCM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "532"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/lab8.ram0_L_up_block_fdbe5b48.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tv61.tdf
    Info (12023): Found entity 1: altsyncram_tv61 File: C:/Users/Mihir/Desktop/final_project/db/altsyncram_tv61.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "J_down_block:J_down_block_inst|altsyncram:OCM_rtl_0"
Info (12133): Instantiated megafunction "J_down_block:J_down_block_inst|altsyncram:OCM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "532"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/lab8.ram0_J_down_block_b38e96b6.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j371.tdf
    Info (12023): Found entity 1: altsyncram_j371 File: C:/Users/Mihir/Desktop/final_project/db/altsyncram_j371.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "T_right_block:T_right_block_inst|altsyncram:OCM_rtl_0"
Info (12133): Instantiated megafunction "T_right_block:T_right_block_inst|altsyncram:OCM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "532"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/lab8.ram0_T_right_block_fcedb0cc.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kc71.tdf
    Info (12023): Found entity 1: altsyncram_kc71 File: C:/Users/Mihir/Desktop/final_project/db/altsyncram_kc71.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "L_left_block:L_left_block_inst|altsyncram:OCM_rtl_0"
Info (12133): Instantiated megafunction "L_left_block:L_left_block_inst|altsyncram:OCM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "532"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/lab8.ram0_L_left_block_b3b3ffb8.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_v571.tdf
    Info (12023): Found entity 1: altsyncram_v571 File: C:/Users/Mihir/Desktop/final_project/db/altsyncram_v571.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "J_right_block:J_right_block_inst|altsyncram:OCM_rtl_0"
Info (12133): Instantiated megafunction "J_right_block:J_right_block_inst|altsyncram:OCM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "532"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/lab8.ram0_J_right_block_ad1ee3dc.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qa71.tdf
    Info (12023): Found entity 1: altsyncram_qa71 File: C:/Users/Mihir/Desktop/final_project/db/altsyncram_qa71.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "T_up_block:T_up_block_inst|altsyncram:OCM_rtl_0"
Info (12133): Instantiated megafunction "T_up_block:T_up_block_inst|altsyncram:OCM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "532"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/lab8.ram0_T_up_block_f2d4ff99.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vu61.tdf
    Info (12023): Found entity 1: altsyncram_vu61 File: C:/Users/Mihir/Desktop/final_project/db/altsyncram_vu61.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "score:score_inst|altsyncram:OCM_rtl_0"
Info (12133): Instantiated megafunction "score:score_inst|altsyncram:OCM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "600"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/lab8.ram0_score_75a97be.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bb61.tdf
    Info (12023): Found entity 1: altsyncram_bb61 File: C:/Users/Mihir/Desktop/final_project/db/altsyncram_bb61.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "tetris_logo:tetris_logo_inst|altsyncram:OCM_rtl_0"
Info (12133): Instantiated megafunction "tetris_logo:tetris_logo_inst|altsyncram:OCM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "6250"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/lab8.ram0_tetris_logo_74eaac8d.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1671.tdf
    Info (12023): Found entity 1: altsyncram_1671 File: C:/Users/Mihir/Desktop/final_project/db/altsyncram_1671.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "color_mapper:color_instance|lpm_divide:Mod1" File: C:/Users/Mihir/Desktop/final_project/Color_Mapper.sv Line: 185
Info (12133): Instantiated megafunction "color_mapper:color_instance|lpm_divide:Mod1" with the following parameter: File: C:/Users/Mihir/Desktop/final_project/Color_Mapper.sv Line: 185
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_vam.tdf
    Info (12023): Found entity 1: lpm_divide_vam File: C:/Users/Mihir/Desktop/final_project/db/lpm_divide_vam.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf
    Info (12023): Found entity 1: sign_div_unsign_klh File: C:/Users/Mihir/Desktop/final_project/db/sign_div_unsign_klh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_s6f.tdf
    Info (12023): Found entity 1: alt_u_div_s6f File: C:/Users/Mihir/Desktop/final_project/db/alt_u_div_s6f.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/Users/Mihir/Desktop/final_project/db/add_sub_7pc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/Users/Mihir/Desktop/final_project/db/add_sub_8pc.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "color_mapper:color_instance|lpm_divide:Div2" File: C:/Users/Mihir/Desktop/final_project/Color_Mapper.sv Line: 400
Info (12133): Instantiated megafunction "color_mapper:color_instance|lpm_divide:Div2" with the following parameter: File: C:/Users/Mihir/Desktop/final_project/Color_Mapper.sv Line: 400
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_0jm.tdf
    Info (12023): Found entity 1: lpm_divide_0jm File: C:/Users/Mihir/Desktop/final_project/db/lpm_divide_0jm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf
    Info (12023): Found entity 1: sign_div_unsign_olh File: C:/Users/Mihir/Desktop/final_project/db/sign_div_unsign_olh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf
    Info (12023): Found entity 1: alt_u_div_47f File: C:/Users/Mihir/Desktop/final_project/db/alt_u_div_47f.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "color_mapper:color_instance|lpm_divide:Div1" File: C:/Users/Mihir/Desktop/final_project/Color_Mapper.sv Line: 400
Info (12133): Instantiated megafunction "color_mapper:color_instance|lpm_divide:Div1" with the following parameter: File: C:/Users/Mihir/Desktop/final_project/Color_Mapper.sv Line: 400
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "color_mapper:color_instance|lpm_divide:Mod0" File: C:/Users/Mihir/Desktop/final_project/Color_Mapper.sv Line: 42
Info (12133): Instantiated megafunction "color_mapper:color_instance|lpm_divide:Mod0" with the following parameter: File: C:/Users/Mihir/Desktop/final_project/Color_Mapper.sv Line: 42
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_6bm.tdf
    Info (12023): Found entity 1: lpm_divide_6bm File: C:/Users/Mihir/Desktop/final_project/db/lpm_divide_6bm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_rlh File: C:/Users/Mihir/Desktop/final_project/db/sign_div_unsign_rlh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_97f.tdf
    Info (12023): Found entity 1: alt_u_div_97f File: C:/Users/Mihir/Desktop/final_project/db/alt_u_div_97f.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "color_mapper:color_instance|lpm_divide:Div0" File: C:/Users/Mihir/Desktop/final_project/Color_Mapper.sv Line: 45
Info (12133): Instantiated megafunction "color_mapper:color_instance|lpm_divide:Div0" with the following parameter: File: C:/Users/Mihir/Desktop/final_project/Color_Mapper.sv Line: 45
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_2jm.tdf
    Info (12023): Found entity 1: lpm_divide_2jm File: C:/Users/Mihir/Desktop/final_project/db/lpm_divide_2jm.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "choose_block:choose_block_inst|lpm_divide:Mod0" File: C:/Users/Mihir/Desktop/final_project/choose_block.sv Line: 23
Info (12133): Instantiated megafunction "choose_block:choose_block_inst|lpm_divide:Mod0" with the following parameter: File: C:/Users/Mihir/Desktop/final_project/choose_block.sv Line: 23
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_l9m.tdf
    Info (12023): Found entity 1: lpm_divide_l9m File: C:/Users/Mihir/Desktop/final_project/db/lpm_divide_l9m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf
    Info (12023): Found entity 1: sign_div_unsign_akh File: C:/Users/Mihir/Desktop/final_project/db/sign_div_unsign_akh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_84f.tdf
    Info (12023): Found entity 1: alt_u_div_84f File: C:/Users/Mihir/Desktop/final_project/db/alt_u_div_84f.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "block_motion:block_motion_inst|lpm_divide:Div19" File: C:/Users/Mihir/Desktop/final_project/block_motion.sv Line: 233
Info (12133): Instantiated megafunction "block_motion:block_motion_inst|lpm_divide:Div19" with the following parameter: File: C:/Users/Mihir/Desktop/final_project/block_motion.sv Line: 233
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "color_mapper:color_instance|lpm_mult:Mult7" File: C:/Users/Mihir/Desktop/final_project/Color_Mapper.sv Line: 179
Info (12133): Instantiated megafunction "color_mapper:color_instance|lpm_mult:Mult7" with the following parameter: File: C:/Users/Mihir/Desktop/final_project/Color_Mapper.sv Line: 179
    Info (12134): Parameter "LPM_WIDTHA" = "13"
    Info (12134): Parameter "LPM_WIDTHB" = "6"
    Info (12134): Parameter "LPM_WIDTHP" = "19"
    Info (12134): Parameter "LPM_WIDTHR" = "19"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_obt.tdf
    Info (12023): Found entity 1: mult_obt File: C:/Users/Mihir/Desktop/final_project/db/mult_obt.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "color_mapper:color_instance|lpm_mult:Mult8" File: C:/Users/Mihir/Desktop/final_project/Color_Mapper.sv Line: 194
Info (12133): Instantiated megafunction "color_mapper:color_instance|lpm_mult:Mult8" with the following parameter: File: C:/Users/Mihir/Desktop/final_project/Color_Mapper.sv Line: 194
    Info (12134): Parameter "LPM_WIDTHA" = "13"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "20"
    Info (12134): Parameter "LPM_WIDTHR" = "20"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "color_mapper:color_instance|lpm_mult:Mult8|multcore:mult_core", which is child of megafunction instantiation "color_mapper:color_instance|lpm_mult:Mult8" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "color_mapper:color_instance|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "color_mapper:color_instance|lpm_mult:Mult8" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "color_mapper:color_instance|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "color_mapper:color_instance|lpm_mult:Mult8" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf
    Info (12023): Found entity 1: add_sub_kgh File: C:/Users/Mihir/Desktop/final_project/db/add_sub_kgh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "color_mapper:color_instance|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "color_mapper:color_instance|lpm_mult:Mult8" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "color_mapper:color_instance|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "color_mapper:color_instance|lpm_mult:Mult8" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ogh.tdf
    Info (12023): Found entity 1: add_sub_ogh File: C:/Users/Mihir/Desktop/final_project/db/add_sub_ogh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "color_mapper:color_instance|lpm_mult:Mult8|altshift:external_latency_ffs", which is child of megafunction instantiation "color_mapper:color_instance|lpm_mult:Mult8" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: C:/Users/Mihir/Desktop/final_project/keyboard.sv Line: 14
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/Users/Mihir/Desktop/final_project/tetris_top.sv Line: 4
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: C:/Users/Mihir/Desktop/final_project/tetris_top.sv Line: 13
Info (286030): Timing-Driven Synthesis is running
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "board:board_inst|Add30~8" File: C:/Users/Mihir/Desktop/final_project/board.sv Line: 153
    Info (17048): Logic cell "board:board_inst|Add30~26" File: C:/Users/Mihir/Desktop/final_project/board.sv Line: 153
    Info (17048): Logic cell "board:board_inst|Add30~28" File: C:/Users/Mihir/Desktop/final_project/board.sv Line: 153
    Info (17048): Logic cell "board:board_inst|Add30~30" File: C:/Users/Mihir/Desktop/final_project/board.sv Line: 153
    Info (17048): Logic cell "board:board_inst|Add30~32" File: C:/Users/Mihir/Desktop/final_project/board.sv Line: 153
    Info (17048): Logic cell "board:board_inst|Add30~34" File: C:/Users/Mihir/Desktop/final_project/board.sv Line: 153
    Info (17048): Logic cell "board:board_inst|Add30~36" File: C:/Users/Mihir/Desktop/final_project/board.sv Line: 153
    Info (17048): Logic cell "board:board_inst|Add30~38" File: C:/Users/Mihir/Desktop/final_project/board.sv Line: 153
    Info (17048): Logic cell "board:board_inst|Add30~40" File: C:/Users/Mihir/Desktop/final_project/board.sv Line: 153
    Info (17048): Logic cell "board:board_inst|Add27~24" File: C:/Users/Mihir/Desktop/final_project/board.sv Line: 151
    Info (17048): Logic cell "board:board_inst|Add27~26" File: C:/Users/Mihir/Desktop/final_project/board.sv Line: 151
    Info (17048): Logic cell "board:board_inst|Add27~28" File: C:/Users/Mihir/Desktop/final_project/board.sv Line: 151
    Info (17048): Logic cell "board:board_inst|Add27~30" File: C:/Users/Mihir/Desktop/final_project/board.sv Line: 151
    Info (17048): Logic cell "board:board_inst|Add27~32" File: C:/Users/Mihir/Desktop/final_project/board.sv Line: 151
    Info (17048): Logic cell "board:board_inst|Add27~34" File: C:/Users/Mihir/Desktop/final_project/board.sv Line: 151
    Info (17048): Logic cell "board:board_inst|Add27~36" File: C:/Users/Mihir/Desktop/final_project/board.sv Line: 151
    Info (17048): Logic cell "board:board_inst|Add27~38" File: C:/Users/Mihir/Desktop/final_project/board.sv Line: 151
    Info (17048): Logic cell "board:board_inst|Add27~40" File: C:/Users/Mihir/Desktop/final_project/board.sv Line: 151
    Info (17048): Logic cell "board:board_inst|Add16~6" File: C:/Users/Mihir/Desktop/final_project/board.sv Line: 140
    Info (17048): Logic cell "board:board_inst|Add16~24" File: C:/Users/Mihir/Desktop/final_project/board.sv Line: 140
    Info (17048): Logic cell "board:board_inst|Add16~26" File: C:/Users/Mihir/Desktop/final_project/board.sv Line: 140
    Info (17048): Logic cell "board:board_inst|Add16~28" File: C:/Users/Mihir/Desktop/final_project/board.sv Line: 140
    Info (17048): Logic cell "board:board_inst|Add16~30" File: C:/Users/Mihir/Desktop/final_project/board.sv Line: 140
    Info (17048): Logic cell "board:board_inst|Add16~32" File: C:/Users/Mihir/Desktop/final_project/board.sv Line: 140
    Info (17048): Logic cell "board:board_inst|Add16~34" File: C:/Users/Mihir/Desktop/final_project/board.sv Line: 140
    Info (17048): Logic cell "board:board_inst|Add16~36" File: C:/Users/Mihir/Desktop/final_project/board.sv Line: 140
    Info (17048): Logic cell "board:board_inst|Add16~38" File: C:/Users/Mihir/Desktop/final_project/board.sv Line: 140
    Info (17048): Logic cell "board:board_inst|Add28~22" File: C:/Users/Mihir/Desktop/final_project/board.sv Line: 152
    Info (17048): Logic cell "board:board_inst|Add28~24" File: C:/Users/Mihir/Desktop/final_project/board.sv Line: 152
    Info (17048): Logic cell "board:board_inst|Add28~26" File: C:/Users/Mihir/Desktop/final_project/board.sv Line: 152
    Info (17048): Logic cell "board:board_inst|Add28~28" File: C:/Users/Mihir/Desktop/final_project/board.sv Line: 152
    Info (17048): Logic cell "board:board_inst|Add28~30" File: C:/Users/Mihir/Desktop/final_project/board.sv Line: 152
    Info (17048): Logic cell "board:board_inst|Add28~32" File: C:/Users/Mihir/Desktop/final_project/board.sv Line: 152
    Info (17048): Logic cell "board:board_inst|Add28~34" File: C:/Users/Mihir/Desktop/final_project/board.sv Line: 152
    Info (17048): Logic cell "board:board_inst|Add28~36" File: C:/Users/Mihir/Desktop/final_project/board.sv Line: 152
    Info (17048): Logic cell "board:board_inst|Add28~38" File: C:/Users/Mihir/Desktop/final_project/board.sv Line: 152
    Info (17048): Logic cell "board:board_inst|Add0~8" File: C:/Users/Mihir/Desktop/final_project/board.sv Line: 41
    Info (17048): Logic cell "board:board_inst|Add0~26" File: C:/Users/Mihir/Desktop/final_project/board.sv Line: 41
    Info (17048): Logic cell "board:board_inst|Add0~28" File: C:/Users/Mihir/Desktop/final_project/board.sv Line: 41
    Info (17048): Logic cell "board:board_inst|Add0~30" File: C:/Users/Mihir/Desktop/final_project/board.sv Line: 41
    Info (17048): Logic cell "board:board_inst|Add0~32" File: C:/Users/Mihir/Desktop/final_project/board.sv Line: 41
    Info (17048): Logic cell "board:board_inst|Add0~34" File: C:/Users/Mihir/Desktop/final_project/board.sv Line: 41
    Info (17048): Logic cell "board:board_inst|Add0~36" File: C:/Users/Mihir/Desktop/final_project/board.sv Line: 41
    Info (17048): Logic cell "board:board_inst|Add0~38" File: C:/Users/Mihir/Desktop/final_project/board.sv Line: 41
    Info (17048): Logic cell "board:board_inst|Add0~40" File: C:/Users/Mihir/Desktop/final_project/board.sv Line: 41
    Info (17048): Logic cell "board:board_inst|Add1~24" File: C:/Users/Mihir/Desktop/final_project/board.sv Line: 47
    Info (17048): Logic cell "board:board_inst|Add1~26" File: C:/Users/Mihir/Desktop/final_project/board.sv Line: 47
    Info (17048): Logic cell "board:board_inst|Add1~28" File: C:/Users/Mihir/Desktop/final_project/board.sv Line: 47
    Info (17048): Logic cell "board:board_inst|Add1~30" File: C:/Users/Mihir/Desktop/final_project/board.sv Line: 47
    Info (17048): Logic cell "board:board_inst|Add1~32" File: C:/Users/Mihir/Desktop/final_project/board.sv Line: 47
    Info (17048): Logic cell "board:board_inst|Add1~34" File: C:/Users/Mihir/Desktop/final_project/board.sv Line: 47
    Info (17048): Logic cell "board:board_inst|Add1~36" File: C:/Users/Mihir/Desktop/final_project/board.sv Line: 47
    Info (17048): Logic cell "board:board_inst|Add1~38" File: C:/Users/Mihir/Desktop/final_project/board.sv Line: 47
    Info (17048): Logic cell "board:board_inst|Add1~40" File: C:/Users/Mihir/Desktop/final_project/board.sv Line: 47
Warning (20013): Ignored 27 assignments for entity "DE2_115_Default" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top was ignored
Info (144001): Generated suppressed messages file C:/Users/Mihir/Desktop/final_project/lab8.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/Mihir/Desktop/final_project/tetris_top.sv Line: 3
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/Mihir/Desktop/final_project/tetris_top.sv Line: 3
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/Mihir/Desktop/final_project/tetris_top.sv Line: 3
Info (21057): Implemented 45101 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 71 output pins
    Info (21061): Implemented 44936 logic cells
    Info (21064): Implemented 84 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 166 warnings
    Info: Peak virtual memory: 5110 megabytes
    Info: Processing ended: Fri Dec 14 19:38:53 2018
    Info: Elapsed time: 00:06:47
    Info: Total CPU time (on all processors): 00:06:57


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Mihir/Desktop/final_project/lab8.map.smsg.


