
Final.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000056ec  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002ac  0800587c  0800587c  0001587c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08005b28  08005b28  00015b28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08005b30  08005b30  00015b30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08005b34  08005b34  00015b34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000000c0  20000000  08005b38  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00001038  200000c0  08005bf8  000200c0  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  200010f8  08005bf8  000210f8  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  000200c0  2**0
                  CONTENTS, READONLY
 10 .debug_info   00037231  00000000  00000000  000200f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 0000646b  00000000  00000000  00057321  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00011455  00000000  00000000  0005d78c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 000016e8  00000000  00000000  0006ebe8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00001ae8  00000000  00000000  000702d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0000d219  00000000  00000000  00071db8  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00007fd1  00000000  00000000  0007efd1  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  00086fa2  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00004894  00000000  00000000  00087020  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000c0 	.word	0x200000c0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005864 	.word	0x08005864

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000c4 	.word	0x200000c4
 80001cc:	08005864 	.word	0x08005864

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f092 0f00 	teq	r2, #0
 800056a:	bf14      	ite	ne
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	4770      	bxeq	lr
 8000572:	b530      	push	{r4, r5, lr}
 8000574:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000578:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800057c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000580:	e720      	b.n	80003c4 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_ul2d>:
 8000584:	ea50 0201 	orrs.w	r2, r0, r1
 8000588:	bf08      	it	eq
 800058a:	4770      	bxeq	lr
 800058c:	b530      	push	{r4, r5, lr}
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	e00a      	b.n	80005aa <__aeabi_l2d+0x16>

08000594 <__aeabi_l2d>:
 8000594:	ea50 0201 	orrs.w	r2, r0, r1
 8000598:	bf08      	it	eq
 800059a:	4770      	bxeq	lr
 800059c:	b530      	push	{r4, r5, lr}
 800059e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005a2:	d502      	bpl.n	80005aa <__aeabi_l2d+0x16>
 80005a4:	4240      	negs	r0, r0
 80005a6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005aa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ae:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005b2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005b6:	f43f aedc 	beq.w	8000372 <__adddf3+0xe6>
 80005ba:	f04f 0203 	mov.w	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005d2:	f1c2 0320 	rsb	r3, r2, #32
 80005d6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005da:	fa20 f002 	lsr.w	r0, r0, r2
 80005de:	fa01 fe03 	lsl.w	lr, r1, r3
 80005e2:	ea40 000e 	orr.w	r0, r0, lr
 80005e6:	fa21 f102 	lsr.w	r1, r1, r2
 80005ea:	4414      	add	r4, r2
 80005ec:	e6c1      	b.n	8000372 <__adddf3+0xe6>
 80005ee:	bf00      	nop

080005f0 <__aeabi_uldivmod>:
 80005f0:	b953      	cbnz	r3, 8000608 <__aeabi_uldivmod+0x18>
 80005f2:	b94a      	cbnz	r2, 8000608 <__aeabi_uldivmod+0x18>
 80005f4:	2900      	cmp	r1, #0
 80005f6:	bf08      	it	eq
 80005f8:	2800      	cmpeq	r0, #0
 80005fa:	bf1c      	itt	ne
 80005fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000600:	f04f 30ff 	movne.w	r0, #4294967295
 8000604:	f000 b97a 	b.w	80008fc <__aeabi_idiv0>
 8000608:	f1ad 0c08 	sub.w	ip, sp, #8
 800060c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000610:	f000 f806 	bl	8000620 <__udivmoddi4>
 8000614:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000618:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800061c:	b004      	add	sp, #16
 800061e:	4770      	bx	lr

08000620 <__udivmoddi4>:
 8000620:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000624:	468c      	mov	ip, r1
 8000626:	460d      	mov	r5, r1
 8000628:	4604      	mov	r4, r0
 800062a:	9e08      	ldr	r6, [sp, #32]
 800062c:	2b00      	cmp	r3, #0
 800062e:	d151      	bne.n	80006d4 <__udivmoddi4+0xb4>
 8000630:	428a      	cmp	r2, r1
 8000632:	4617      	mov	r7, r2
 8000634:	d96d      	bls.n	8000712 <__udivmoddi4+0xf2>
 8000636:	fab2 fe82 	clz	lr, r2
 800063a:	f1be 0f00 	cmp.w	lr, #0
 800063e:	d00b      	beq.n	8000658 <__udivmoddi4+0x38>
 8000640:	f1ce 0c20 	rsb	ip, lr, #32
 8000644:	fa01 f50e 	lsl.w	r5, r1, lr
 8000648:	fa20 fc0c 	lsr.w	ip, r0, ip
 800064c:	fa02 f70e 	lsl.w	r7, r2, lr
 8000650:	ea4c 0c05 	orr.w	ip, ip, r5
 8000654:	fa00 f40e 	lsl.w	r4, r0, lr
 8000658:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 800065c:	0c25      	lsrs	r5, r4, #16
 800065e:	fbbc f8fa 	udiv	r8, ip, sl
 8000662:	fa1f f987 	uxth.w	r9, r7
 8000666:	fb0a cc18 	mls	ip, sl, r8, ip
 800066a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 800066e:	fb08 f309 	mul.w	r3, r8, r9
 8000672:	42ab      	cmp	r3, r5
 8000674:	d90a      	bls.n	800068c <__udivmoddi4+0x6c>
 8000676:	19ed      	adds	r5, r5, r7
 8000678:	f108 32ff 	add.w	r2, r8, #4294967295
 800067c:	f080 8123 	bcs.w	80008c6 <__udivmoddi4+0x2a6>
 8000680:	42ab      	cmp	r3, r5
 8000682:	f240 8120 	bls.w	80008c6 <__udivmoddi4+0x2a6>
 8000686:	f1a8 0802 	sub.w	r8, r8, #2
 800068a:	443d      	add	r5, r7
 800068c:	1aed      	subs	r5, r5, r3
 800068e:	b2a4      	uxth	r4, r4
 8000690:	fbb5 f0fa 	udiv	r0, r5, sl
 8000694:	fb0a 5510 	mls	r5, sl, r0, r5
 8000698:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800069c:	fb00 f909 	mul.w	r9, r0, r9
 80006a0:	45a1      	cmp	r9, r4
 80006a2:	d909      	bls.n	80006b8 <__udivmoddi4+0x98>
 80006a4:	19e4      	adds	r4, r4, r7
 80006a6:	f100 33ff 	add.w	r3, r0, #4294967295
 80006aa:	f080 810a 	bcs.w	80008c2 <__udivmoddi4+0x2a2>
 80006ae:	45a1      	cmp	r9, r4
 80006b0:	f240 8107 	bls.w	80008c2 <__udivmoddi4+0x2a2>
 80006b4:	3802      	subs	r0, #2
 80006b6:	443c      	add	r4, r7
 80006b8:	eba4 0409 	sub.w	r4, r4, r9
 80006bc:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80006c0:	2100      	movs	r1, #0
 80006c2:	2e00      	cmp	r6, #0
 80006c4:	d061      	beq.n	800078a <__udivmoddi4+0x16a>
 80006c6:	fa24 f40e 	lsr.w	r4, r4, lr
 80006ca:	2300      	movs	r3, #0
 80006cc:	6034      	str	r4, [r6, #0]
 80006ce:	6073      	str	r3, [r6, #4]
 80006d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80006d4:	428b      	cmp	r3, r1
 80006d6:	d907      	bls.n	80006e8 <__udivmoddi4+0xc8>
 80006d8:	2e00      	cmp	r6, #0
 80006da:	d054      	beq.n	8000786 <__udivmoddi4+0x166>
 80006dc:	2100      	movs	r1, #0
 80006de:	e886 0021 	stmia.w	r6, {r0, r5}
 80006e2:	4608      	mov	r0, r1
 80006e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80006e8:	fab3 f183 	clz	r1, r3
 80006ec:	2900      	cmp	r1, #0
 80006ee:	f040 808e 	bne.w	800080e <__udivmoddi4+0x1ee>
 80006f2:	42ab      	cmp	r3, r5
 80006f4:	d302      	bcc.n	80006fc <__udivmoddi4+0xdc>
 80006f6:	4282      	cmp	r2, r0
 80006f8:	f200 80fa 	bhi.w	80008f0 <__udivmoddi4+0x2d0>
 80006fc:	1a84      	subs	r4, r0, r2
 80006fe:	eb65 0503 	sbc.w	r5, r5, r3
 8000702:	2001      	movs	r0, #1
 8000704:	46ac      	mov	ip, r5
 8000706:	2e00      	cmp	r6, #0
 8000708:	d03f      	beq.n	800078a <__udivmoddi4+0x16a>
 800070a:	e886 1010 	stmia.w	r6, {r4, ip}
 800070e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000712:	b912      	cbnz	r2, 800071a <__udivmoddi4+0xfa>
 8000714:	2701      	movs	r7, #1
 8000716:	fbb7 f7f2 	udiv	r7, r7, r2
 800071a:	fab7 fe87 	clz	lr, r7
 800071e:	f1be 0f00 	cmp.w	lr, #0
 8000722:	d134      	bne.n	800078e <__udivmoddi4+0x16e>
 8000724:	1beb      	subs	r3, r5, r7
 8000726:	0c3a      	lsrs	r2, r7, #16
 8000728:	fa1f fc87 	uxth.w	ip, r7
 800072c:	2101      	movs	r1, #1
 800072e:	fbb3 f8f2 	udiv	r8, r3, r2
 8000732:	0c25      	lsrs	r5, r4, #16
 8000734:	fb02 3318 	mls	r3, r2, r8, r3
 8000738:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 800073c:	fb0c f308 	mul.w	r3, ip, r8
 8000740:	42ab      	cmp	r3, r5
 8000742:	d907      	bls.n	8000754 <__udivmoddi4+0x134>
 8000744:	19ed      	adds	r5, r5, r7
 8000746:	f108 30ff 	add.w	r0, r8, #4294967295
 800074a:	d202      	bcs.n	8000752 <__udivmoddi4+0x132>
 800074c:	42ab      	cmp	r3, r5
 800074e:	f200 80d1 	bhi.w	80008f4 <__udivmoddi4+0x2d4>
 8000752:	4680      	mov	r8, r0
 8000754:	1aed      	subs	r5, r5, r3
 8000756:	b2a3      	uxth	r3, r4
 8000758:	fbb5 f0f2 	udiv	r0, r5, r2
 800075c:	fb02 5510 	mls	r5, r2, r0, r5
 8000760:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000764:	fb0c fc00 	mul.w	ip, ip, r0
 8000768:	45a4      	cmp	ip, r4
 800076a:	d907      	bls.n	800077c <__udivmoddi4+0x15c>
 800076c:	19e4      	adds	r4, r4, r7
 800076e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000772:	d202      	bcs.n	800077a <__udivmoddi4+0x15a>
 8000774:	45a4      	cmp	ip, r4
 8000776:	f200 80b8 	bhi.w	80008ea <__udivmoddi4+0x2ca>
 800077a:	4618      	mov	r0, r3
 800077c:	eba4 040c 	sub.w	r4, r4, ip
 8000780:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000784:	e79d      	b.n	80006c2 <__udivmoddi4+0xa2>
 8000786:	4631      	mov	r1, r6
 8000788:	4630      	mov	r0, r6
 800078a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800078e:	f1ce 0420 	rsb	r4, lr, #32
 8000792:	fa05 f30e 	lsl.w	r3, r5, lr
 8000796:	fa07 f70e 	lsl.w	r7, r7, lr
 800079a:	fa20 f804 	lsr.w	r8, r0, r4
 800079e:	0c3a      	lsrs	r2, r7, #16
 80007a0:	fa25 f404 	lsr.w	r4, r5, r4
 80007a4:	ea48 0803 	orr.w	r8, r8, r3
 80007a8:	fbb4 f1f2 	udiv	r1, r4, r2
 80007ac:	ea4f 4518 	mov.w	r5, r8, lsr #16
 80007b0:	fb02 4411 	mls	r4, r2, r1, r4
 80007b4:	fa1f fc87 	uxth.w	ip, r7
 80007b8:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 80007bc:	fb01 f30c 	mul.w	r3, r1, ip
 80007c0:	42ab      	cmp	r3, r5
 80007c2:	fa00 f40e 	lsl.w	r4, r0, lr
 80007c6:	d909      	bls.n	80007dc <__udivmoddi4+0x1bc>
 80007c8:	19ed      	adds	r5, r5, r7
 80007ca:	f101 30ff 	add.w	r0, r1, #4294967295
 80007ce:	f080 808a 	bcs.w	80008e6 <__udivmoddi4+0x2c6>
 80007d2:	42ab      	cmp	r3, r5
 80007d4:	f240 8087 	bls.w	80008e6 <__udivmoddi4+0x2c6>
 80007d8:	3902      	subs	r1, #2
 80007da:	443d      	add	r5, r7
 80007dc:	1aeb      	subs	r3, r5, r3
 80007de:	fa1f f588 	uxth.w	r5, r8
 80007e2:	fbb3 f0f2 	udiv	r0, r3, r2
 80007e6:	fb02 3310 	mls	r3, r2, r0, r3
 80007ea:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80007ee:	fb00 f30c 	mul.w	r3, r0, ip
 80007f2:	42ab      	cmp	r3, r5
 80007f4:	d907      	bls.n	8000806 <__udivmoddi4+0x1e6>
 80007f6:	19ed      	adds	r5, r5, r7
 80007f8:	f100 38ff 	add.w	r8, r0, #4294967295
 80007fc:	d26f      	bcs.n	80008de <__udivmoddi4+0x2be>
 80007fe:	42ab      	cmp	r3, r5
 8000800:	d96d      	bls.n	80008de <__udivmoddi4+0x2be>
 8000802:	3802      	subs	r0, #2
 8000804:	443d      	add	r5, r7
 8000806:	1aeb      	subs	r3, r5, r3
 8000808:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800080c:	e78f      	b.n	800072e <__udivmoddi4+0x10e>
 800080e:	f1c1 0720 	rsb	r7, r1, #32
 8000812:	fa22 f807 	lsr.w	r8, r2, r7
 8000816:	408b      	lsls	r3, r1
 8000818:	fa05 f401 	lsl.w	r4, r5, r1
 800081c:	ea48 0303 	orr.w	r3, r8, r3
 8000820:	fa20 fe07 	lsr.w	lr, r0, r7
 8000824:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000828:	40fd      	lsrs	r5, r7
 800082a:	ea4e 0e04 	orr.w	lr, lr, r4
 800082e:	fbb5 f9fc 	udiv	r9, r5, ip
 8000832:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000836:	fb0c 5519 	mls	r5, ip, r9, r5
 800083a:	fa1f f883 	uxth.w	r8, r3
 800083e:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000842:	fb09 f408 	mul.w	r4, r9, r8
 8000846:	42ac      	cmp	r4, r5
 8000848:	fa02 f201 	lsl.w	r2, r2, r1
 800084c:	fa00 fa01 	lsl.w	sl, r0, r1
 8000850:	d908      	bls.n	8000864 <__udivmoddi4+0x244>
 8000852:	18ed      	adds	r5, r5, r3
 8000854:	f109 30ff 	add.w	r0, r9, #4294967295
 8000858:	d243      	bcs.n	80008e2 <__udivmoddi4+0x2c2>
 800085a:	42ac      	cmp	r4, r5
 800085c:	d941      	bls.n	80008e2 <__udivmoddi4+0x2c2>
 800085e:	f1a9 0902 	sub.w	r9, r9, #2
 8000862:	441d      	add	r5, r3
 8000864:	1b2d      	subs	r5, r5, r4
 8000866:	fa1f fe8e 	uxth.w	lr, lr
 800086a:	fbb5 f0fc 	udiv	r0, r5, ip
 800086e:	fb0c 5510 	mls	r5, ip, r0, r5
 8000872:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000876:	fb00 f808 	mul.w	r8, r0, r8
 800087a:	45a0      	cmp	r8, r4
 800087c:	d907      	bls.n	800088e <__udivmoddi4+0x26e>
 800087e:	18e4      	adds	r4, r4, r3
 8000880:	f100 35ff 	add.w	r5, r0, #4294967295
 8000884:	d229      	bcs.n	80008da <__udivmoddi4+0x2ba>
 8000886:	45a0      	cmp	r8, r4
 8000888:	d927      	bls.n	80008da <__udivmoddi4+0x2ba>
 800088a:	3802      	subs	r0, #2
 800088c:	441c      	add	r4, r3
 800088e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000892:	eba4 0408 	sub.w	r4, r4, r8
 8000896:	fba0 8902 	umull	r8, r9, r0, r2
 800089a:	454c      	cmp	r4, r9
 800089c:	46c6      	mov	lr, r8
 800089e:	464d      	mov	r5, r9
 80008a0:	d315      	bcc.n	80008ce <__udivmoddi4+0x2ae>
 80008a2:	d012      	beq.n	80008ca <__udivmoddi4+0x2aa>
 80008a4:	b156      	cbz	r6, 80008bc <__udivmoddi4+0x29c>
 80008a6:	ebba 030e 	subs.w	r3, sl, lr
 80008aa:	eb64 0405 	sbc.w	r4, r4, r5
 80008ae:	fa04 f707 	lsl.w	r7, r4, r7
 80008b2:	40cb      	lsrs	r3, r1
 80008b4:	431f      	orrs	r7, r3
 80008b6:	40cc      	lsrs	r4, r1
 80008b8:	6037      	str	r7, [r6, #0]
 80008ba:	6074      	str	r4, [r6, #4]
 80008bc:	2100      	movs	r1, #0
 80008be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80008c2:	4618      	mov	r0, r3
 80008c4:	e6f8      	b.n	80006b8 <__udivmoddi4+0x98>
 80008c6:	4690      	mov	r8, r2
 80008c8:	e6e0      	b.n	800068c <__udivmoddi4+0x6c>
 80008ca:	45c2      	cmp	sl, r8
 80008cc:	d2ea      	bcs.n	80008a4 <__udivmoddi4+0x284>
 80008ce:	ebb8 0e02 	subs.w	lr, r8, r2
 80008d2:	eb69 0503 	sbc.w	r5, r9, r3
 80008d6:	3801      	subs	r0, #1
 80008d8:	e7e4      	b.n	80008a4 <__udivmoddi4+0x284>
 80008da:	4628      	mov	r0, r5
 80008dc:	e7d7      	b.n	800088e <__udivmoddi4+0x26e>
 80008de:	4640      	mov	r0, r8
 80008e0:	e791      	b.n	8000806 <__udivmoddi4+0x1e6>
 80008e2:	4681      	mov	r9, r0
 80008e4:	e7be      	b.n	8000864 <__udivmoddi4+0x244>
 80008e6:	4601      	mov	r1, r0
 80008e8:	e778      	b.n	80007dc <__udivmoddi4+0x1bc>
 80008ea:	3802      	subs	r0, #2
 80008ec:	443c      	add	r4, r7
 80008ee:	e745      	b.n	800077c <__udivmoddi4+0x15c>
 80008f0:	4608      	mov	r0, r1
 80008f2:	e708      	b.n	8000706 <__udivmoddi4+0xe6>
 80008f4:	f1a8 0802 	sub.w	r8, r8, #2
 80008f8:	443d      	add	r5, r7
 80008fa:	e72b      	b.n	8000754 <__udivmoddi4+0x134>

080008fc <__aeabi_idiv0>:
 80008fc:	4770      	bx	lr
 80008fe:	bf00      	nop

08000900 <I2Cx_Init.constprop.8>:
/**
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
 8000900:	b5f0      	push	{r4, r5, r6, r7, lr}
{
  /* I2C configuration */
  i2c_handler->Instance              = DISCOVERY_I2Cx;
  i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
  i2c_handler->Init.OwnAddress1      = 0;
 8000902:	482a      	ldr	r0, [pc, #168]	; (80009ac <I2Cx_Init.constprop.8+0xac>)
  i2c_handler->Instance              = DISCOVERY_I2Cx;
 8000904:	4c2a      	ldr	r4, [pc, #168]	; (80009b0 <I2Cx_Init.constprop.8+0xb0>)
  i2c_handler->Init.OwnAddress1      = 0;
 8000906:	4b2b      	ldr	r3, [pc, #172]	; (80009b4 <I2Cx_Init.constprop.8+0xb4>)
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8000908:	4d2b      	ldr	r5, [pc, #172]	; (80009b8 <I2Cx_Init.constprop.8+0xb8>)
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 800090a:	4f2c      	ldr	r7, [pc, #176]	; (80009bc <I2Cx_Init.constprop.8+0xbc>)
  i2c_handler->Init.OwnAddress1      = 0;
 800090c:	2600      	movs	r6, #0
 800090e:	e884 0049 	stmia.w	r4, {r0, r3, r6}
  i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 8000912:	2201      	movs	r2, #1
 8000914:	60e2      	str	r2, [r4, #12]
  i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 8000916:	6126      	str	r6, [r4, #16]
  i2c_handler->Init.OwnAddress2      = 0;
 8000918:	6166      	str	r6, [r4, #20]
  i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 800091a:	61e6      	str	r6, [r4, #28]
  i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 800091c:	6226      	str	r6, [r4, #32]
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 800091e:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8000920:	f043 0302 	orr.w	r3, r3, #2
 8000924:	64eb      	str	r3, [r5, #76]	; 0x4c
 8000926:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
 8000928:	b089      	sub	sp, #36	; 0x24
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 800092a:	f003 0302 	and.w	r3, r3, #2
 800092e:	9301      	str	r3, [sp, #4]
 8000930:	9b01      	ldr	r3, [sp, #4]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8000932:	9205      	str	r2, [sp, #20]
  gpio_init_structure.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN;
 8000934:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000938:	9303      	str	r3, [sp, #12]
  gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 800093a:	2312      	movs	r3, #18
 800093c:	9304      	str	r3, [sp, #16]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800093e:	2303      	movs	r3, #3
 8000940:	9306      	str	r3, [sp, #24]
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8000942:	a903      	add	r1, sp, #12
  gpio_init_structure.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 8000944:	2304      	movs	r3, #4
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8000946:	4638      	mov	r0, r7
  gpio_init_structure.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 8000948:	9307      	str	r3, [sp, #28]
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 800094a:	f000 fb49 	bl	8000fe0 <HAL_GPIO_Init>
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 800094e:	a903      	add	r1, sp, #12
 8000950:	4638      	mov	r0, r7
 8000952:	f000 fb45 	bl	8000fe0 <HAL_GPIO_Init>
  DISCOVERY_I2Cx_CLK_ENABLE();
 8000956:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8000958:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800095c:	65ab      	str	r3, [r5, #88]	; 0x58
 800095e:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8000960:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000964:	9302      	str	r3, [sp, #8]
 8000966:	9b02      	ldr	r3, [sp, #8]
  DISCOVERY_I2Cx_FORCE_RESET();
 8000968:	6bab      	ldr	r3, [r5, #56]	; 0x38
 800096a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800096e:	63ab      	str	r3, [r5, #56]	; 0x38
  DISCOVERY_I2Cx_RELEASE_RESET();
 8000970:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8000972:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8000976:	63ab      	str	r3, [r5, #56]	; 0x38
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 8000978:	4632      	mov	r2, r6
 800097a:	210f      	movs	r1, #15
 800097c:	2021      	movs	r0, #33	; 0x21
 800097e:	f000 fa27 	bl	8000dd0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 8000982:	2021      	movs	r0, #33	; 0x21
 8000984:	f000 fa58 	bl	8000e38 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 8000988:	4632      	mov	r2, r6
 800098a:	210f      	movs	r1, #15
 800098c:	2022      	movs	r0, #34	; 0x22
 800098e:	f000 fa1f 	bl	8000dd0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);
 8000992:	2022      	movs	r0, #34	; 0x22
 8000994:	f000 fa50 	bl	8000e38 <HAL_NVIC_EnableIRQ>

  /* Init the I2C */
  I2Cx_MspInit(i2c_handler);
  HAL_I2C_Init(i2c_handler);
 8000998:	4620      	mov	r0, r4
 800099a:	f000 fdf6 	bl	800158a <HAL_I2C_Init>
  
  /**Configure Analogue filter */
  HAL_I2CEx_ConfigAnalogFilter(i2c_handler, I2C_ANALOGFILTER_ENABLE);  
 800099e:	4631      	mov	r1, r6
 80009a0:	4620      	mov	r0, r4
 80009a2:	f000 ffd3 	bl	800194c <HAL_I2CEx_ConfigAnalogFilter>
}
 80009a6:	b009      	add	sp, #36	; 0x24
 80009a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80009aa:	bf00      	nop
 80009ac:	40005800 	.word	0x40005800
 80009b0:	200002ec 	.word	0x200002ec
 80009b4:	00702681 	.word	0x00702681
 80009b8:	40021000 	.word	0x40021000
 80009bc:	48000400 	.word	0x48000400

080009c0 <SENSOR_IO_Init>:
  * @brief  Initializes Sensors low level.
  * @retval None
  */
void SENSOR_IO_Init(void)
{
  I2Cx_Init(&hI2cHandler);
 80009c0:	f7ff bf9e 	b.w	8000900 <I2Cx_Init.constprop.8>

080009c4 <SENSOR_IO_Write>:
  * @param  Reg: Reg address
  * @param  Value: Data to be written
  * @retval None
  */
void SENSOR_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 80009c4:	b510      	push	{r4, lr}
 80009c6:	b086      	sub	sp, #24
 80009c8:	ac06      	add	r4, sp, #24
  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 80009ca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
{
 80009ce:	f804 2d01 	strb.w	r2, [r4, #-1]!
  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 80009d2:	9302      	str	r3, [sp, #8]
 80009d4:	2301      	movs	r3, #1
 80009d6:	460a      	mov	r2, r1
 80009d8:	9301      	str	r3, [sp, #4]
 80009da:	4601      	mov	r1, r0
 80009dc:	9400      	str	r4, [sp, #0]
 80009de:	4805      	ldr	r0, [pc, #20]	; (80009f4 <SENSOR_IO_Write+0x30>)
 80009e0:	f000 fe3d 	bl	800165e <HAL_I2C_Mem_Write>
  if(status != HAL_OK)
 80009e4:	b120      	cbz	r0, 80009f0 <SENSOR_IO_Write+0x2c>
  HAL_I2C_DeInit(i2c_handler);
 80009e6:	4803      	ldr	r0, [pc, #12]	; (80009f4 <SENSOR_IO_Write+0x30>)
 80009e8:	f000 fe20 	bl	800162c <HAL_I2C_DeInit>
  I2Cx_Init(i2c_handler);
 80009ec:	f7ff ff88 	bl	8000900 <I2Cx_Init.constprop.8>
  I2Cx_WriteMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
}
 80009f0:	b006      	add	sp, #24
 80009f2:	bd10      	pop	{r4, pc}
 80009f4:	200002ec 	.word	0x200002ec

080009f8 <SENSOR_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address
  * @retval Data to be read
  */
uint8_t SENSOR_IO_Read(uint8_t Addr, uint8_t Reg)
{
 80009f8:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
  uint8_t read_value = 0;
 80009fa:	aa06      	add	r2, sp, #24
 80009fc:	2300      	movs	r3, #0
 80009fe:	f802 3d01 	strb.w	r3, [r2, #-1]!
  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8000a02:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a06:	9302      	str	r3, [sp, #8]
 8000a08:	2301      	movs	r3, #1
 8000a0a:	e88d 000c 	stmia.w	sp, {r2, r3}
 8000a0e:	460a      	mov	r2, r1
 8000a10:	4601      	mov	r1, r0
 8000a12:	4807      	ldr	r0, [pc, #28]	; (8000a30 <SENSOR_IO_Read+0x38>)
 8000a14:	f000 fedc 	bl	80017d0 <HAL_I2C_Mem_Read>
  if(status != HAL_OK)
 8000a18:	b120      	cbz	r0, 8000a24 <SENSOR_IO_Read+0x2c>
  HAL_I2C_DeInit(i2c_handler);
 8000a1a:	4805      	ldr	r0, [pc, #20]	; (8000a30 <SENSOR_IO_Read+0x38>)
 8000a1c:	f000 fe06 	bl	800162c <HAL_I2C_DeInit>
  I2Cx_Init(i2c_handler);
 8000a20:	f7ff ff6e 	bl	8000900 <I2Cx_Init.constprop.8>

  I2Cx_ReadMultiple(&hI2cHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);

  return read_value;
}
 8000a24:	f89d 0017 	ldrb.w	r0, [sp, #23]
 8000a28:	b007      	add	sp, #28
 8000a2a:	f85d fb04 	ldr.w	pc, [sp], #4
 8000a2e:	bf00      	nop
 8000a30:	200002ec 	.word	0x200002ec

08000a34 <SENSOR_IO_ReadMultiple>:
  * @param  Buffer: Pointer to data buffer
  * @param  Length: Length of the data
  * @retval HAL status
  */
uint16_t SENSOR_IO_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *Buffer, uint16_t Length)
{
 8000a34:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8000a36:	f44f 747a 	mov.w	r4, #1000	; 0x3e8
 8000a3a:	e88d 001c 	stmia.w	sp, {r2, r3, r4}
 8000a3e:	460a      	mov	r2, r1
 8000a40:	2301      	movs	r3, #1
 8000a42:	4601      	mov	r1, r0
 8000a44:	4806      	ldr	r0, [pc, #24]	; (8000a60 <SENSOR_IO_ReadMultiple+0x2c>)
 8000a46:	f000 fec3 	bl	80017d0 <HAL_I2C_Mem_Read>
  if(status != HAL_OK)
 8000a4a:	4604      	mov	r4, r0
 8000a4c:	b120      	cbz	r0, 8000a58 <SENSOR_IO_ReadMultiple+0x24>
  HAL_I2C_DeInit(i2c_handler);
 8000a4e:	4804      	ldr	r0, [pc, #16]	; (8000a60 <SENSOR_IO_ReadMultiple+0x2c>)
 8000a50:	f000 fdec 	bl	800162c <HAL_I2C_DeInit>
  I2Cx_Init(i2c_handler);
 8000a54:	f7ff ff54 	bl	8000900 <I2Cx_Init.constprop.8>
 return I2Cx_ReadMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, Buffer, Length);
}
 8000a58:	4620      	mov	r0, r4
 8000a5a:	b004      	add	sp, #16
 8000a5c:	bd10      	pop	{r4, pc}
 8000a5e:	bf00      	nop
 8000a60:	200002ec 	.word	0x200002ec

08000a64 <BSP_ACCELERO_Init>:
/**
  * @brief  Initialize the ACCELERO.
  * @retval ACCELERO_OK or ACCELERO_ERROR
  */
ACCELERO_StatusTypeDef BSP_ACCELERO_Init(void)
{  
 8000a64:	b510      	push	{r4, lr}
  ACCELERO_StatusTypeDef ret = ACCELERO_OK;
  uint16_t ctrl = 0x0000;
  ACCELERO_InitTypeDef LSM6DSL_InitStructure;

  if(Lsm6dslAccDrv.ReadID() != LSM6DSL_ACC_GYRO_WHO_AM_I)
 8000a66:	4c07      	ldr	r4, [pc, #28]	; (8000a84 <BSP_ACCELERO_Init+0x20>)
 8000a68:	68a3      	ldr	r3, [r4, #8]
 8000a6a:	4798      	blx	r3
 8000a6c:	286a      	cmp	r0, #106	; 0x6a
 8000a6e:	d107      	bne.n	8000a80 <BSP_ACCELERO_Init+0x1c>
    ret = ACCELERO_ERROR;
  }
  else
  {
    /* Initialize the ACCELERO accelerometer driver structure */
    AccelerometerDrv = &Lsm6dslAccDrv;
 8000a70:	4b05      	ldr	r3, [pc, #20]	; (8000a88 <BSP_ACCELERO_Init+0x24>)
    
    /* Configure MEMS: BDU and Auto-increment for multi read/write */
    ctrl |= ((LSM6DSL_InitStructure.BlockData_Update | LSM6DSL_ACC_GYRO_IF_INC_ENABLED) << 8);

    /* Configure the ACCELERO accelerometer main parameters */
    AccelerometerDrv->Init(ctrl);
 8000a72:	f244 4030 	movw	r0, #17456	; 0x4430
    AccelerometerDrv = &Lsm6dslAccDrv;
 8000a76:	601c      	str	r4, [r3, #0]
    AccelerometerDrv->Init(ctrl);
 8000a78:	6823      	ldr	r3, [r4, #0]
 8000a7a:	4798      	blx	r3
  ACCELERO_StatusTypeDef ret = ACCELERO_OK;
 8000a7c:	2000      	movs	r0, #0
 8000a7e:	bd10      	pop	{r4, pc}
    ret = ACCELERO_ERROR;
 8000a80:	2001      	movs	r0, #1
  }  

  return ret;
}
 8000a82:	bd10      	pop	{r4, pc}
 8000a84:	2000001c 	.word	0x2000001c
 8000a88:	200000dc 	.word	0x200000dc

08000a8c <BSP_ACCELERO_AccGetXYZ>:
  *                  pDataXYZ[0] = X axis, pDataXYZ[1] = Y axis, pDataXYZ[2] = Z axis
  * @retval None
  */
void BSP_ACCELERO_AccGetXYZ(int16_t *pDataXYZ)
{
  if(AccelerometerDrv != NULL)
 8000a8c:	4b03      	ldr	r3, [pc, #12]	; (8000a9c <BSP_ACCELERO_AccGetXYZ+0x10>)
 8000a8e:	681b      	ldr	r3, [r3, #0]
 8000a90:	b113      	cbz	r3, 8000a98 <BSP_ACCELERO_AccGetXYZ+0xc>
  {
    if(AccelerometerDrv->GetXYZ != NULL)
 8000a92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a94:	b103      	cbz	r3, 8000a98 <BSP_ACCELERO_AccGetXYZ+0xc>
    {   
      AccelerometerDrv->GetXYZ(pDataXYZ);
 8000a96:	4718      	bx	r3
 8000a98:	4770      	bx	lr
 8000a9a:	bf00      	nop
 8000a9c:	200000dc 	.word	0x200000dc

08000aa0 <HTS221_T_Init>:
  * @param  DeviceAddr: I2C device address
  * @param  InitStruct: pointer to a TSENSOR_InitTypeDef structure 
  *         that contains the configuration setting for the HTS221.
  */
void HTS221_T_Init(uint16_t DeviceAddr, TSENSOR_InitTypeDef *pInitStruct)
{  
 8000aa0:	b510      	push	{r4, lr}
  uint8_t tmp;
  
  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_CTRL_REG1);
 8000aa2:	b2c4      	uxtb	r4, r0
 8000aa4:	2120      	movs	r1, #32
 8000aa6:	4620      	mov	r0, r4
 8000aa8:	f7ff ffa6 	bl	80009f8 <SENSOR_IO_Read>
 8000aac:	f000 02f8 	and.w	r2, r0, #248	; 0xf8
  
  /* Activate the device */
  tmp |= HTS221_PD_MASK;
  
  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, HTS221_CTRL_REG1, tmp);
 8000ab0:	f042 0285 	orr.w	r2, r2, #133	; 0x85
 8000ab4:	4620      	mov	r0, r4
 8000ab6:	2120      	movs	r1, #32
}
 8000ab8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  SENSOR_IO_Write(DeviceAddr, HTS221_CTRL_REG1, tmp);
 8000abc:	f7ff bf82 	b.w	80009c4 <SENSOR_IO_Write>

08000ac0 <HTS221_T_ReadTemp>:
  * @brief  Read temperature value of HTS221
  * @param  DeviceAddr: I2C device address
  * @retval temperature value
  */
float HTS221_T_ReadTemp(uint16_t DeviceAddr)
{
 8000ac0:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  int16_t T0_out, T1_out, T_out, T0_degC_x8_u16, T1_degC_x8_u16;
  int16_t T0_degC, T1_degC;
  uint8_t buffer[4], tmp;
  float tmp_f;

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_T0_DEGC_X8 | 0x80), buffer, 2);
 8000ac4:	fa5f f880 	uxtb.w	r8, r0
 8000ac8:	aa01      	add	r2, sp, #4
 8000aca:	2302      	movs	r3, #2
 8000acc:	21b2      	movs	r1, #178	; 0xb2
 8000ace:	4640      	mov	r0, r8
 8000ad0:	f7ff ffb0 	bl	8000a34 <SENSOR_IO_ReadMultiple>
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_T0_T1_DEGC_H2);
 8000ad4:	2135      	movs	r1, #53	; 0x35
 8000ad6:	4640      	mov	r0, r8
 8000ad8:	f7ff ff8e 	bl	80009f8 <SENSOR_IO_Read>

  T0_degC_x8_u16 = (((uint16_t)(tmp & 0x03)) << 8) | ((uint16_t)buffer[0]);
 8000adc:	0206      	lsls	r6, r0, #8
  T1_degC_x8_u16 = (((uint16_t)(tmp & 0x0C)) << 6) | ((uint16_t)buffer[1]);
 8000ade:	f89d 5005 	ldrb.w	r5, [sp, #5]
  T0_degC_x8_u16 = (((uint16_t)(tmp & 0x03)) << 8) | ((uint16_t)buffer[0]);
 8000ae2:	f406 7340 	and.w	r3, r6, #768	; 0x300
  T1_degC_x8_u16 = (((uint16_t)(tmp & 0x0C)) << 6) | ((uint16_t)buffer[1]);
 8000ae6:	0180      	lsls	r0, r0, #6
  T0_degC_x8_u16 = (((uint16_t)(tmp & 0x03)) << 8) | ((uint16_t)buffer[0]);
 8000ae8:	f89d 6004 	ldrb.w	r6, [sp, #4]
  T1_degC_x8_u16 = (((uint16_t)(tmp & 0x0C)) << 6) | ((uint16_t)buffer[1]);
 8000aec:	f400 7040 	and.w	r0, r0, #768	; 0x300
  T0_degC = T0_degC_x8_u16 >> 3;
 8000af0:	431e      	orrs	r6, r3
  T1_degC = T1_degC_x8_u16 >> 3;
 8000af2:	4328      	orrs	r0, r5

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_T0_OUT_L | 0x80), buffer, 4);
 8000af4:	2304      	movs	r3, #4
 8000af6:	eb0d 0203 	add.w	r2, sp, r3
  T1_degC = T1_degC_x8_u16 >> 3;
 8000afa:	08c5      	lsrs	r5, r0, #3
  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_T0_OUT_L | 0x80), buffer, 4);
 8000afc:	21bc      	movs	r1, #188	; 0xbc
 8000afe:	4640      	mov	r0, r8
 8000b00:	f7ff ff98 	bl	8000a34 <SENSOR_IO_ReadMultiple>

  T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8000b04:	f89d 4005 	ldrb.w	r4, [sp, #5]
 8000b08:	f89d 7004 	ldrb.w	r7, [sp, #4]
  T1_out = (((uint16_t)buffer[3]) << 8) | (uint16_t)buffer[2];
 8000b0c:	f89d 3007 	ldrb.w	r3, [sp, #7]
  T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8000b10:	ea47 2704 	orr.w	r7, r7, r4, lsl #8
  T1_out = (((uint16_t)buffer[3]) << 8) | (uint16_t)buffer[2];
 8000b14:	f89d 4006 	ldrb.w	r4, [sp, #6]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_TEMP_OUT_L_REG | 0x80), buffer, 2);
 8000b18:	aa01      	add	r2, sp, #4
  T1_out = (((uint16_t)buffer[3]) << 8) | (uint16_t)buffer[2];
 8000b1a:	ea44 2403 	orr.w	r4, r4, r3, lsl #8
  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_TEMP_OUT_L_REG | 0x80), buffer, 2);
 8000b1e:	21aa      	movs	r1, #170	; 0xaa
 8000b20:	2302      	movs	r3, #2
 8000b22:	4640      	mov	r0, r8
 8000b24:	f7ff ff86 	bl	8000a34 <SENSOR_IO_ReadMultiple>

  T_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8000b28:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8000b2c:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8000b30:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8000b34:	b23f      	sxth	r7, r7

  tmp_f = (float)(T_out - T0_out) * (float)(T1_degC - T0_degC) / (float)(T1_out - T0_out)  +  T0_degC;
 8000b36:	b21b      	sxth	r3, r3
 8000b38:	1bdb      	subs	r3, r3, r7
  T0_degC = T0_degC_x8_u16 >> 3;
 8000b3a:	08f6      	lsrs	r6, r6, #3
  tmp_f = (float)(T_out - T0_out) * (float)(T1_degC - T0_degC) / (float)(T1_out - T0_out)  +  T0_degC;
 8000b3c:	ee07 3a90 	vmov	s15, r3
 8000b40:	1bab      	subs	r3, r5, r6
 8000b42:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000b46:	ee07 3a90 	vmov	s15, r3
  T1_out = (((uint16_t)buffer[3]) << 8) | (uint16_t)buffer[2];
 8000b4a:	b224      	sxth	r4, r4
  tmp_f = (float)(T_out - T0_out) * (float)(T1_degC - T0_degC) / (float)(T1_out - T0_out)  +  T0_degC;
 8000b4c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000b50:	1be4      	subs	r4, r4, r7
 8000b52:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000b56:	ee07 4a10 	vmov	s14, r4
 8000b5a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8000b5e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8000b62:	ee07 6a90 	vmov	s15, r6
 8000b66:	eeb8 0ae7 	vcvt.f32.s32	s0, s15

  return tmp_f;
}
 8000b6a:	ee36 0a80 	vadd.f32	s0, s13, s0
 8000b6e:	b002      	add	sp, #8
 8000b70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08000b74 <LPS22HB_P_ReadPressure>:
/**
  * @brief  Read pressure value of LPS22HB
  * @retval pressure value
  */
float LPS22HB_P_ReadPressure(uint16_t DeviceAddr)
{
 8000b74:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8000b76:	2400      	movs	r4, #0
  uint32_t tmp = 0;
  uint8_t i;

  for(i = 0; i < 3; i++)
  {
    buffer[i] = SENSOR_IO_Read(DeviceAddr, (LPS22HB_PRESS_OUT_XL_REG + i));
 8000b78:	b2c6      	uxtb	r6, r0
 8000b7a:	ad01      	add	r5, sp, #4
 8000b7c:	f104 0128 	add.w	r1, r4, #40	; 0x28
 8000b80:	b2c9      	uxtb	r1, r1
 8000b82:	4630      	mov	r0, r6
 8000b84:	f7ff ff38 	bl	80009f8 <SENSOR_IO_Read>
 8000b88:	5528      	strb	r0, [r5, r4]
 8000b8a:	3401      	adds	r4, #1
  for(i = 0; i < 3; i++)
 8000b8c:	2c03      	cmp	r4, #3
 8000b8e:	d1f5      	bne.n	8000b7c <LPS22HB_P_ReadPressure+0x8>
  }

  /* Build the raw data */
  for(i = 0; i < 3; i++)
    tmp |= (((uint32_t)buffer[i]) << (8 * i));
 8000b90:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8000b94:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8000b98:	041b      	lsls	r3, r3, #16
 8000b9a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8000b9e:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8000ba2:	4313      	orrs	r3, r2

  /* convert the 2's complement 24 bit to 2's complement 32 bit */
  if(tmp & 0x00800000)
 8000ba4:	021a      	lsls	r2, r3, #8
    tmp |= 0xFF000000;
 8000ba6:	bf48      	it	mi
 8000ba8:	f043 437f 	orrmi.w	r3, r3, #4278190080	; 0xff000000

  raw_press = ((int32_t)tmp);

  raw_press = (raw_press * 100) / 4096;
 8000bac:	2264      	movs	r2, #100	; 0x64
 8000bae:	4353      	muls	r3, r2
 8000bb0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000bb4:	fb93 f3f2 	sdiv	r3, r3, r2

  return (float)((float)raw_press / 100.0f);
 8000bb8:	ee07 3a90 	vmov	s15, r3
 8000bbc:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
}
 8000bc0:	eddf 7a02 	vldr	s15, [pc, #8]	; 8000bcc <LPS22HB_P_ReadPressure+0x58>
 8000bc4:	ee80 0a27 	vdiv.f32	s0, s0, s15
 8000bc8:	b002      	add	sp, #8
 8000bca:	bd70      	pop	{r4, r5, r6, pc}
 8000bcc:	42c80000 	.word	0x42c80000

08000bd0 <LPS22HB_Init>:
  * @brief  Set LPS22HB Initialization.
  * @param  DeviceAddr: I2C device address
  * @retval None
  */
static void LPS22HB_Init(uint16_t DeviceAddr)
{
 8000bd0:	b510      	push	{r4, lr}
  uint8_t tmp;

  /* Set Power mode */
  tmp = SENSOR_IO_Read(DeviceAddr, LPS22HB_RES_CONF_REG);
 8000bd2:	b2c4      	uxtb	r4, r0
 8000bd4:	211a      	movs	r1, #26
 8000bd6:	4620      	mov	r0, r4
 8000bd8:	f7ff ff0e 	bl	80009f8 <SENSOR_IO_Read>

  tmp &= ~LPS22HB_LCEN_MASK;
 8000bdc:	f000 02fe 	and.w	r2, r0, #254	; 0xfe
  tmp |= (uint8_t)0x01; /* Set low current mode */

  SENSOR_IO_Write(DeviceAddr, LPS22HB_RES_CONF_REG, tmp);
 8000be0:	f042 0201 	orr.w	r2, r2, #1
 8000be4:	4620      	mov	r0, r4
 8000be6:	211a      	movs	r1, #26
 8000be8:	f7ff feec 	bl	80009c4 <SENSOR_IO_Write>

  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, LPS22HB_CTRL_REG1);
 8000bec:	2110      	movs	r1, #16
 8000bee:	4620      	mov	r0, r4
 8000bf0:	f7ff ff02 	bl	80009f8 <SENSOR_IO_Read>
 8000bf4:	f000 028d 	and.w	r2, r0, #141	; 0x8d
  /* Enable BDU */
  tmp &= ~LPS22HB_BDU_MASK;
  tmp |= ((uint8_t)0x02);

  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, LPS22HB_CTRL_REG1, tmp);
 8000bf8:	f042 0232 	orr.w	r2, r2, #50	; 0x32
 8000bfc:	4620      	mov	r0, r4
 8000bfe:	2110      	movs	r1, #16
}  
 8000c00:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  SENSOR_IO_Write(DeviceAddr, LPS22HB_CTRL_REG1, tmp);
 8000c04:	f7ff bede 	b.w	80009c4 <SENSOR_IO_Write>

08000c08 <LPS22HB_P_Init>:
  LPS22HB_Init(DeviceAddr);
 8000c08:	f7ff bfe2 	b.w	8000bd0 <LPS22HB_Init>

08000c0c <LPS22HB_P_ReadID>:
{  
 8000c0c:	b510      	push	{r4, lr}
 8000c0e:	4604      	mov	r4, r0
  SENSOR_IO_Init();  
 8000c10:	f7ff fed6 	bl	80009c0 <SENSOR_IO_Init>
  ctrl = SENSOR_IO_Read(DeviceAddr, LPS22HB_WHO_AM_I_REG);
 8000c14:	b2e0      	uxtb	r0, r4
 8000c16:	210f      	movs	r1, #15
}
 8000c18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  ctrl = SENSOR_IO_Read(DeviceAddr, LPS22HB_WHO_AM_I_REG);
 8000c1c:	f7ff beec 	b.w	80009f8 <SENSOR_IO_Read>

08000c20 <LSM6DSL_AccInit>:
/**
  * @brief  Set LSM6DSL Accelerometer Initialization.
  * @param  InitStruct: Init parameters
  */
void LSM6DSL_AccInit(uint16_t InitStruct)
{  
 8000c20:	b510      	push	{r4, lr}
  uint8_t ctrl = 0x00;
  uint8_t tmp;

  /* Read CTRL1_XL */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 8000c22:	2110      	movs	r1, #16
{  
 8000c24:	4604      	mov	r4, r0
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 8000c26:	20d4      	movs	r0, #212	; 0xd4
 8000c28:	f7ff fee6 	bl	80009f8 <SENSOR_IO_Read>

  /* Write value to ACC MEMS CTRL1_XL register: FS and Data Rate */
  ctrl = (uint8_t) InitStruct;
  tmp &= ~(0xFC);
 8000c2c:	f000 0203 	and.w	r2, r0, #3
  tmp |= ctrl;
 8000c30:	4322      	orrs	r2, r4
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, tmp);
 8000c32:	b2d2      	uxtb	r2, r2
 8000c34:	2110      	movs	r1, #16
 8000c36:	20d4      	movs	r0, #212	; 0xd4
 8000c38:	f7ff fec4 	bl	80009c4 <SENSOR_IO_Write>

  /* Read CTRL3_C */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C);
 8000c3c:	2112      	movs	r1, #18
 8000c3e:	20d4      	movs	r0, #212	; 0xd4
 8000c40:	f7ff feda 	bl	80009f8 <SENSOR_IO_Read>

  /* Write value to ACC MEMS CTRL3_C register: BDU and Auto-increment */
  ctrl = ((uint8_t) (InitStruct >> 8));
  tmp &= ~(0x44);
 8000c44:	f000 02bb 	and.w	r2, r0, #187	; 0xbb
  tmp |= ctrl; 
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C, tmp);
 8000c48:	ea42 2214 	orr.w	r2, r2, r4, lsr #8
 8000c4c:	2112      	movs	r1, #18
 8000c4e:	20d4      	movs	r0, #212	; 0xd4
}
 8000c50:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C, tmp);
 8000c54:	f7ff beb6 	b.w	80009c4 <SENSOR_IO_Write>

08000c58 <LSM6DSL_AccDeInit>:

/**
  * @brief  LSM6DSL Accelerometer De-initialization.
  */
void LSM6DSL_AccDeInit(void)
{
 8000c58:	b508      	push	{r3, lr}
  uint8_t ctrl = 0x00;
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 8000c5a:	2110      	movs	r1, #16
 8000c5c:	20d4      	movs	r0, #212	; 0xd4
 8000c5e:	f7ff fecb 	bl	80009f8 <SENSOR_IO_Read>

  /* Set Power down */
  ctrl |= LSM6DSL_ODR_POWER_DOWN;
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, ctrl);
 8000c62:	2110      	movs	r1, #16
 8000c64:	f000 020f 	and.w	r2, r0, #15
}
 8000c68:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, ctrl);
 8000c6c:	20d4      	movs	r0, #212	; 0xd4
 8000c6e:	f7ff bea9 	b.w	80009c4 <SENSOR_IO_Write>

08000c72 <LSM6DSL_AccLowPower>:
/**
  * @brief  Set/Unset Accelerometer in low power mode.
  * @param  status 0 means disable Low Power Mode, otherwise Low Power Mode is enabled
  */
void LSM6DSL_AccLowPower(uint16_t status)
{
 8000c72:	b510      	push	{r4, lr}
  uint8_t ctrl = 0x00;
  
  /* Read CTRL6_C value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C);
 8000c74:	2115      	movs	r1, #21
{
 8000c76:	4604      	mov	r4, r0
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C);
 8000c78:	20d4      	movs	r0, #212	; 0xd4
 8000c7a:	f7ff febd 	bl	80009f8 <SENSOR_IO_Read>

  /* Clear Low Power Mode bit */
  ctrl &= ~(0x10);
 8000c7e:	f000 02ef 	and.w	r2, r0, #239	; 0xef

  /* Set Low Power Mode */
  if(status)
 8000c82:	b10c      	cbz	r4, 8000c88 <LSM6DSL_AccLowPower+0x16>
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_XL_ENABLED;
 8000c84:	f042 0210 	orr.w	r2, r2, #16
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_XL_DISABLED;
  }
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C, ctrl);
 8000c88:	2115      	movs	r1, #21
 8000c8a:	20d4      	movs	r0, #212	; 0xd4
}
 8000c8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C, ctrl);
 8000c90:	f7ff be98 	b.w	80009c4 <SENSOR_IO_Write>

08000c94 <LSM6DSL_GyroReadID>:
/**
  * @brief  Read ID address of LSM6DSL
  * @retval ID 
  */
uint8_t LSM6DSL_GyroReadID(void)
{
 8000c94:	b508      	push	{r3, lr}
  /* IO interface initialization */
  SENSOR_IO_Init();  
 8000c96:	f7ff fe93 	bl	80009c0 <SENSOR_IO_Init>
  /* Read value at Who am I register address */
  return SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_WHO_AM_I_REG);
 8000c9a:	210f      	movs	r1, #15
 8000c9c:	20d4      	movs	r0, #212	; 0xd4
}
 8000c9e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  return SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_WHO_AM_I_REG);
 8000ca2:	f7ff bea9 	b.w	80009f8 <SENSOR_IO_Read>

08000ca6 <LSM6DSL_AccReadID>:
 8000ca6:	f7ff bff5 	b.w	8000c94 <LSM6DSL_GyroReadID>
	...

08000cac <LSM6DSL_AccReadXYZ>:
{
 8000cac:	b530      	push	{r4, r5, lr}
  ctrlx = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 8000cae:	2110      	movs	r1, #16
{
 8000cb0:	b085      	sub	sp, #20
 8000cb2:	4605      	mov	r5, r0
  ctrlx = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 8000cb4:	20d4      	movs	r0, #212	; 0xd4
 8000cb6:	f7ff fe9f 	bl	80009f8 <SENSOR_IO_Read>
  SENSOR_IO_ReadMultiple(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_OUTX_L_XL, buffer, 6);
 8000cba:	2306      	movs	r3, #6
  ctrlx = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 8000cbc:	4604      	mov	r4, r0
  SENSOR_IO_ReadMultiple(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_OUTX_L_XL, buffer, 6);
 8000cbe:	aa02      	add	r2, sp, #8
 8000cc0:	2128      	movs	r1, #40	; 0x28
 8000cc2:	20d4      	movs	r0, #212	; 0xd4
 8000cc4:	f7ff feb6 	bl	8000a34 <SENSOR_IO_ReadMultiple>
    pnRawData[i]=((((uint16_t)buffer[2*i+1]) << 8) + (uint16_t)buffer[2*i]);
 8000cc8:	f89d 2009 	ldrb.w	r2, [sp, #9]
 8000ccc:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8000cd0:	4817      	ldr	r0, [pc, #92]	; (8000d30 <LSM6DSL_AccReadXYZ+0x84>)
 8000cd2:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8000cd6:	f8ad 3000 	strh.w	r3, [sp]
 8000cda:	f89d 200b 	ldrb.w	r2, [sp, #11]
 8000cde:	f89d 300a 	ldrb.w	r3, [sp, #10]
 8000ce2:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8000ce6:	f8ad 3002 	strh.w	r3, [sp, #2]
 8000cea:	f89d 200d 	ldrb.w	r2, [sp, #13]
 8000cee:	f89d 300c 	ldrb.w	r3, [sp, #12]
 8000cf2:	f004 040c 	and.w	r4, r4, #12
 8000cf6:	eb00 0084 	add.w	r0, r0, r4, lsl #2
 8000cfa:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8000cfe:	ed90 7a00 	vldr	s14, [r0]
 8000d02:	f8ad 3004 	strh.w	r3, [sp, #4]
 8000d06:	2200      	movs	r2, #0
    pData[i]=( int16_t )(pnRawData[i] * sensitivity);
 8000d08:	f93d 3012 	ldrsh.w	r3, [sp, r2, lsl #1]
 8000d0c:	ee07 3a90 	vmov	s15, r3
 8000d10:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000d14:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000d18:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000d1c:	ee17 3a90 	vmov	r3, s15
 8000d20:	f825 3012 	strh.w	r3, [r5, r2, lsl #1]
 8000d24:	3201      	adds	r2, #1
  for(i=0; i<3; i++)
 8000d26:	2a03      	cmp	r2, #3
 8000d28:	d1ee      	bne.n	8000d08 <LSM6DSL_AccReadXYZ+0x5c>
}
 8000d2a:	b005      	add	sp, #20
 8000d2c:	bd30      	pop	{r4, r5, pc}
 8000d2e:	bf00      	nop
 8000d30:	0800587c 	.word	0x0800587c

08000d34 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d34:	b510      	push	{r4, lr}
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000);
 8000d36:	4b08      	ldr	r3, [pc, #32]	; (8000d58 <HAL_InitTick+0x24>)
{
 8000d38:	4604      	mov	r4, r0
  HAL_SYSTICK_Config(SystemCoreClock/1000);
 8000d3a:	6818      	ldr	r0, [r3, #0]
 8000d3c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d40:	fbb0 f0f3 	udiv	r0, r0, r3
 8000d44:	f000 f884 	bl	8000e50 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0);
 8000d48:	2200      	movs	r2, #0
 8000d4a:	4621      	mov	r1, r4
 8000d4c:	f04f 30ff 	mov.w	r0, #4294967295
 8000d50:	f000 f83e 	bl	8000dd0 <HAL_NVIC_SetPriority>

  /* Return function status */
  return HAL_OK;
}
 8000d54:	2000      	movs	r0, #0
 8000d56:	bd10      	pop	{r4, pc}
 8000d58:	20000058 	.word	0x20000058

08000d5c <HAL_Init>:
{
 8000d5c:	b508      	push	{r3, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d5e:	2003      	movs	r0, #3
 8000d60:	f000 f824 	bl	8000dac <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d64:	2000      	movs	r0, #0
 8000d66:	f7ff ffe5 	bl	8000d34 <HAL_InitTick>
  HAL_MspInit();
 8000d6a:	f003 fe4f 	bl	8004a0c <HAL_MspInit>
}
 8000d6e:	2000      	movs	r0, #0
 8000d70:	bd08      	pop	{r3, pc}
	...

08000d74 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8000d74:	4a02      	ldr	r2, [pc, #8]	; (8000d80 <HAL_IncTick+0xc>)
 8000d76:	6813      	ldr	r3, [r2, #0]
 8000d78:	3301      	adds	r3, #1
 8000d7a:	6013      	str	r3, [r2, #0]
 8000d7c:	4770      	bx	lr
 8000d7e:	bf00      	nop
 8000d80:	20000338 	.word	0x20000338

08000d84 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000d84:	4b01      	ldr	r3, [pc, #4]	; (8000d8c <HAL_GetTick+0x8>)
 8000d86:	6818      	ldr	r0, [r3, #0]
}
 8000d88:	4770      	bx	lr
 8000d8a:	bf00      	nop
 8000d8c:	20000338 	.word	0x20000338

08000d90 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000d90:	b538      	push	{r3, r4, r5, lr}
 8000d92:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000d94:	f7ff fff6 	bl	8000d84 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000d98:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 8000d9a:	4605      	mov	r5, r0
  {
    wait++;
 8000d9c:	bf18      	it	ne
 8000d9e:	3401      	addne	r4, #1
  } 

  while((HAL_GetTick() - tickstart) < wait)
 8000da0:	f7ff fff0 	bl	8000d84 <HAL_GetTick>
 8000da4:	1b40      	subs	r0, r0, r5
 8000da6:	4284      	cmp	r4, r0
 8000da8:	d8fa      	bhi.n	8000da0 <HAL_Delay+0x10>
  {
  }
}
 8000daa:	bd38      	pop	{r3, r4, r5, pc}

08000dac <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000dac:	4a07      	ldr	r2, [pc, #28]	; (8000dcc <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000dae:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000db0:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000db4:	041b      	lsls	r3, r3, #16
 8000db6:	0c1b      	lsrs	r3, r3, #16
 8000db8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000dbc:	0200      	lsls	r0, r0, #8
 8000dbe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000dc2:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 8000dc6:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000dc8:	60d3      	str	r3, [r2, #12]
 8000dca:	4770      	bx	lr
 8000dcc:	e000ed00 	.word	0xe000ed00

08000dd0 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000dd0:	4b17      	ldr	r3, [pc, #92]	; (8000e30 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000dd2:	b530      	push	{r4, r5, lr}
 8000dd4:	68dc      	ldr	r4, [r3, #12]
 8000dd6:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000dda:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000dde:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000de0:	2b04      	cmp	r3, #4
 8000de2:	bf28      	it	cs
 8000de4:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000de6:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000de8:	f04f 0501 	mov.w	r5, #1
 8000dec:	fa05 f303 	lsl.w	r3, r5, r3
 8000df0:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000df4:	bf8c      	ite	hi
 8000df6:	3c03      	subhi	r4, #3
 8000df8:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000dfa:	4019      	ands	r1, r3
 8000dfc:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000dfe:	fa05 f404 	lsl.w	r4, r5, r4
 8000e02:	3c01      	subs	r4, #1
 8000e04:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 8000e06:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e08:	ea42 0201 	orr.w	r2, r2, r1
 8000e0c:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e10:	bfaf      	iteee	ge
 8000e12:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e16:	f000 000f 	andlt.w	r0, r0, #15
 8000e1a:	4b06      	ldrlt	r3, [pc, #24]	; (8000e34 <HAL_NVIC_SetPriority+0x64>)
 8000e1c:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e1e:	bfa5      	ittet	ge
 8000e20:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 8000e24:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e26:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e28:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8000e2c:	bd30      	pop	{r4, r5, pc}
 8000e2e:	bf00      	nop
 8000e30:	e000ed00 	.word	0xe000ed00
 8000e34:	e000ed14 	.word	0xe000ed14

08000e38 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000e38:	0942      	lsrs	r2, r0, #5
 8000e3a:	2301      	movs	r3, #1
 8000e3c:	f000 001f 	and.w	r0, r0, #31
 8000e40:	fa03 f000 	lsl.w	r0, r3, r0
 8000e44:	4b01      	ldr	r3, [pc, #4]	; (8000e4c <HAL_NVIC_EnableIRQ+0x14>)
 8000e46:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8000e4a:	4770      	bx	lr
 8000e4c:	e000e100 	.word	0xe000e100

08000e50 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e50:	3801      	subs	r0, #1
 8000e52:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000e56:	d20a      	bcs.n	8000e6e <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e58:	4b06      	ldr	r3, [pc, #24]	; (8000e74 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e5a:	4a07      	ldr	r2, [pc, #28]	; (8000e78 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e5c:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e5e:	21f0      	movs	r1, #240	; 0xf0
 8000e60:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e64:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e66:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e68:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e6a:	601a      	str	r2, [r3, #0]
 8000e6c:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000e6e:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000e70:	4770      	bx	lr
 8000e72:	bf00      	nop
 8000e74:	e000e010 	.word	0xe000e010
 8000e78:	e000ed00 	.word	0xe000ed00

08000e7c <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000e7c:	4b04      	ldr	r3, [pc, #16]	; (8000e90 <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000e7e:	681a      	ldr	r2, [r3, #0]
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000e80:	2804      	cmp	r0, #4
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000e82:	bf0c      	ite	eq
 8000e84:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8000e88:	f022 0204 	bicne.w	r2, r2, #4
 8000e8c:	601a      	str	r2, [r3, #0]
 8000e8e:	4770      	bx	lr
 8000e90:	e000e010 	.word	0xe000e010

08000e94 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8000e94:	4770      	bx	lr

08000e96 <HAL_SYSTICK_IRQHandler>:
{
 8000e96:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 8000e98:	f7ff fffc 	bl	8000e94 <HAL_SYSTICK_Callback>
 8000e9c:	bd08      	pop	{r3, pc}
	...

08000ea0 <DFSDM_GetChannelFromInstance>:
static uint32_t DFSDM_GetChannelFromInstance(DFSDM_Channel_TypeDef* Instance)
{
  uint32_t channel = 0xFF;
  
  /* Get channel from instance */
  if(Instance == DFSDM1_Channel0)
 8000ea0:	4b14      	ldr	r3, [pc, #80]	; (8000ef4 <DFSDM_GetChannelFromInstance+0x54>)
 8000ea2:	4298      	cmp	r0, r3
 8000ea4:	d017      	beq.n	8000ed6 <DFSDM_GetChannelFromInstance+0x36>
  {
    channel = 0;
  }
  else if(Instance == DFSDM1_Channel1)
 8000ea6:	3320      	adds	r3, #32
 8000ea8:	4298      	cmp	r0, r3
 8000eaa:	d016      	beq.n	8000eda <DFSDM_GetChannelFromInstance+0x3a>
  {
    channel = 1;
  }
  else if(Instance == DFSDM1_Channel2)
 8000eac:	3320      	adds	r3, #32
 8000eae:	4298      	cmp	r0, r3
 8000eb0:	d015      	beq.n	8000ede <DFSDM_GetChannelFromInstance+0x3e>
  {
    channel = 2;
  }
  else if(Instance == DFSDM1_Channel3)
 8000eb2:	3320      	adds	r3, #32
 8000eb4:	4298      	cmp	r0, r3
 8000eb6:	d014      	beq.n	8000ee2 <DFSDM_GetChannelFromInstance+0x42>
    channel = 3;
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if(Instance == DFSDM1_Channel4)
 8000eb8:	3320      	adds	r3, #32
 8000eba:	4298      	cmp	r0, r3
 8000ebc:	d013      	beq.n	8000ee6 <DFSDM_GetChannelFromInstance+0x46>
  {
    channel = 4;
  }
  else if(Instance == DFSDM1_Channel5)
 8000ebe:	3320      	adds	r3, #32
 8000ec0:	4298      	cmp	r0, r3
 8000ec2:	d012      	beq.n	8000eea <DFSDM_GetChannelFromInstance+0x4a>
  {
    channel = 5;
  }
  else if(Instance == DFSDM1_Channel6)
 8000ec4:	3320      	adds	r3, #32
 8000ec6:	4298      	cmp	r0, r3
 8000ec8:	d011      	beq.n	8000eee <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 6;
  }
  else if(Instance == DFSDM1_Channel7)
  {
    channel = 7;
 8000eca:	3320      	adds	r3, #32
 8000ecc:	4298      	cmp	r0, r3
 8000ece:	bf14      	ite	ne
 8000ed0:	20ff      	movne	r0, #255	; 0xff
 8000ed2:	2007      	moveq	r0, #7
 8000ed4:	4770      	bx	lr
    channel = 0;
 8000ed6:	2000      	movs	r0, #0
 8000ed8:	4770      	bx	lr
    channel = 1;
 8000eda:	2001      	movs	r0, #1
 8000edc:	4770      	bx	lr
    channel = 2;
 8000ede:	2002      	movs	r0, #2
 8000ee0:	4770      	bx	lr
    channel = 3;
 8000ee2:	2003      	movs	r0, #3
 8000ee4:	4770      	bx	lr
    channel = 4;
 8000ee6:	2004      	movs	r0, #4
 8000ee8:	4770      	bx	lr
    channel = 5;
 8000eea:	2005      	movs	r0, #5
 8000eec:	4770      	bx	lr
    channel = 6;
 8000eee:	2006      	movs	r0, #6
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  return channel;
}
 8000ef0:	4770      	bx	lr
 8000ef2:	bf00      	nop
 8000ef4:	40016000 	.word	0x40016000

08000ef8 <HAL_DFSDM_ChannelInit>:
{
 8000ef8:	b538      	push	{r3, r4, r5, lr}
  if(hdfsdm_channel == NULL)
 8000efa:	4604      	mov	r4, r0
 8000efc:	2800      	cmp	r0, #0
 8000efe:	d067      	beq.n	8000fd0 <HAL_DFSDM_ChannelInit+0xd8>
  if(a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 8000f00:	6800      	ldr	r0, [r0, #0]
 8000f02:	4d34      	ldr	r5, [pc, #208]	; (8000fd4 <HAL_DFSDM_ChannelInit+0xdc>)
 8000f04:	f7ff ffcc 	bl	8000ea0 <DFSDM_GetChannelFromInstance>
 8000f08:	f855 3020 	ldr.w	r3, [r5, r0, lsl #2]
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d15f      	bne.n	8000fd0 <HAL_DFSDM_ChannelInit+0xd8>
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 8000f10:	4620      	mov	r0, r4
 8000f12:	f002 fda3 	bl	8003a5c <HAL_DFSDM_ChannelMspInit>
  v_dfsdm1ChannelCounter++;
 8000f16:	4b30      	ldr	r3, [pc, #192]	; (8000fd8 <HAL_DFSDM_ChannelInit+0xe0>)
 8000f18:	681a      	ldr	r2, [r3, #0]
 8000f1a:	3201      	adds	r2, #1
 8000f1c:	601a      	str	r2, [r3, #0]
  if(v_dfsdm1ChannelCounter == 1)
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	2b01      	cmp	r3, #1
 8000f22:	d119      	bne.n	8000f58 <HAL_DFSDM_ChannelInit+0x60>
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 8000f24:	4b2d      	ldr	r3, [pc, #180]	; (8000fdc <HAL_DFSDM_ChannelInit+0xe4>)
 8000f26:	681a      	ldr	r2, [r3, #0]
 8000f28:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
 8000f2c:	601a      	str	r2, [r3, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 8000f2e:	681a      	ldr	r2, [r3, #0]
 8000f30:	68a1      	ldr	r1, [r4, #8]
 8000f32:	430a      	orrs	r2, r1
 8000f34:	601a      	str	r2, [r3, #0]
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 8000f36:	681a      	ldr	r2, [r3, #0]
 8000f38:	f422 027f 	bic.w	r2, r2, #16711680	; 0xff0000
 8000f3c:	601a      	str	r2, [r3, #0]
    if(hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 8000f3e:	7922      	ldrb	r2, [r4, #4]
 8000f40:	2a01      	cmp	r2, #1
 8000f42:	d105      	bne.n	8000f50 <HAL_DFSDM_ChannelInit+0x58>
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t) ((hdfsdm_channel->Init.OutputClock.Divider - 1) << 
 8000f44:	68e1      	ldr	r1, [r4, #12]
 8000f46:	681a      	ldr	r2, [r3, #0]
 8000f48:	3901      	subs	r1, #1
 8000f4a:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f4e:	601a      	str	r2, [r3, #0]
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 8000f50:	681a      	ldr	r2, [r3, #0]
 8000f52:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8000f56:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX | 
 8000f58:	6820      	ldr	r0, [r4, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer | 
 8000f5a:	6961      	ldr	r1, [r4, #20]
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX | 
 8000f5c:	6803      	ldr	r3, [r0, #0]
 8000f5e:	f423 4371 	bic.w	r3, r3, #61696	; 0xf100
 8000f62:	6003      	str	r3, [r0, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer | 
 8000f64:	6923      	ldr	r3, [r4, #16]
 8000f66:	6802      	ldr	r2, [r0, #0]
 8000f68:	430b      	orrs	r3, r1
                                        hdfsdm_channel->Init.Input.DataPacking | 
 8000f6a:	69a1      	ldr	r1, [r4, #24]
 8000f6c:	430b      	orrs	r3, r1
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer | 
 8000f6e:	4313      	orrs	r3, r2
 8000f70:	6003      	str	r3, [r0, #0]
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 8000f72:	6803      	ldr	r3, [r0, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type | 
 8000f74:	6a21      	ldr	r1, [r4, #32]
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 8000f76:	f023 030f 	bic.w	r3, r3, #15
 8000f7a:	6003      	str	r3, [r0, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type | 
 8000f7c:	69e3      	ldr	r3, [r4, #28]
 8000f7e:	6802      	ldr	r2, [r0, #0]
 8000f80:	430b      	orrs	r3, r1
 8000f82:	4313      	orrs	r3, r2
 8000f84:	6003      	str	r3, [r0, #0]
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 8000f86:	6883      	ldr	r3, [r0, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder | 
 8000f88:	6a61      	ldr	r1, [r4, #36]	; 0x24
                                       ((hdfsdm_channel->Init.Awd.Oversampling - 1) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8000f8a:	6aa2      	ldr	r2, [r4, #40]	; 0x28
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 8000f8c:	f423 035f 	bic.w	r3, r3, #14614528	; 0xdf0000
 8000f90:	6083      	str	r3, [r0, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder | 
 8000f92:	6883      	ldr	r3, [r0, #8]
                                       ((hdfsdm_channel->Init.Awd.Oversampling - 1) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8000f94:	3a01      	subs	r2, #1
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder | 
 8000f96:	430b      	orrs	r3, r1
 8000f98:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000f9c:	6083      	str	r3, [r0, #8]
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 8000f9e:	6843      	ldr	r3, [r0, #4]
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 8000fa0:	6b22      	ldr	r2, [r4, #48]	; 0x30
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 8000fa2:	f003 0307 	and.w	r3, r3, #7
 8000fa6:	6043      	str	r3, [r0, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) | 
 8000fa8:	6843      	ldr	r3, [r0, #4]
 8000faa:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000fae:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8000fb0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8000fb4:	6043      	str	r3, [r0, #4]
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 8000fb6:	6803      	ldr	r3, [r0, #0]
 8000fb8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000fbc:	6003      	str	r3, [r0, #0]
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 8000fbe:	2301      	movs	r3, #1
 8000fc0:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 8000fc4:	f7ff ff6c 	bl	8000ea0 <DFSDM_GetChannelFromInstance>
 8000fc8:	f845 4020 	str.w	r4, [r5, r0, lsl #2]
  return HAL_OK;
 8000fcc:	2000      	movs	r0, #0
 8000fce:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000fd0:	2001      	movs	r0, #1
}
 8000fd2:	bd38      	pop	{r3, r4, r5, pc}
 8000fd4:	200000e0 	.word	0x200000e0
 8000fd8:	20000100 	.word	0x20000100
 8000fdc:	40016000 	.word	0x40016000

08000fe0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000fe0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000fe4:	b085      	sub	sp, #20
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000fe6:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fe8:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8001194 <HAL_GPIO_Init+0x1b4>
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03)));
        SYSCFG->EXTICR[position >> 2] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8000fec:	4c67      	ldr	r4, [pc, #412]	; (800118c <HAL_GPIO_Init+0x1ac>)
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000fee:	9301      	str	r3, [sp, #4]
  uint32_t position = 0x00;
 8000ff0:	2300      	movs	r3, #0
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000ff2:	9a01      	ldr	r2, [sp, #4]
 8000ff4:	40da      	lsrs	r2, r3
 8000ff6:	d102      	bne.n	8000ffe <HAL_GPIO_Init+0x1e>
      }
    }
    
    position++;
  }
}
 8000ff8:	b005      	add	sp, #20
 8000ffa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000ffe:	2601      	movs	r6, #1
    if(iocurrent)
 8001000:	9a01      	ldr	r2, [sp, #4]
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001002:	409e      	lsls	r6, r3
    if(iocurrent)
 8001004:	ea12 0e06 	ands.w	lr, r2, r6
 8001008:	f000 80b1 	beq.w	800116e <HAL_GPIO_Init+0x18e>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800100c:	684a      	ldr	r2, [r1, #4]
 800100e:	f022 0710 	bic.w	r7, r2, #16
 8001012:	2f02      	cmp	r7, #2
 8001014:	d116      	bne.n	8001044 <HAL_GPIO_Init+0x64>
        temp = GPIOx->AFR[position >> 3];
 8001016:	ea4f 09d3 	mov.w	r9, r3, lsr #3
 800101a:	eb00 0989 	add.w	r9, r0, r9, lsl #2
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800101e:	f003 0a07 	and.w	sl, r3, #7
        temp = GPIOx->AFR[position >> 3];
 8001022:	f8d9 5020 	ldr.w	r5, [r9, #32]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001026:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
 800102a:	f04f 0c0f 	mov.w	ip, #15
 800102e:	fa0c fc0a 	lsl.w	ip, ip, sl
 8001032:	ea25 0c0c 	bic.w	ip, r5, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001036:	690d      	ldr	r5, [r1, #16]
 8001038:	fa05 f50a 	lsl.w	r5, r5, sl
 800103c:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3] = temp;
 8001040:	f8c9 5020 	str.w	r5, [r9, #32]
 8001044:	ea4f 0c43 	mov.w	ip, r3, lsl #1
      temp &= ~(GPIO_MODER_MODE0 << (position * 2));
 8001048:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 800104a:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2));
 800104e:	fa05 f50c 	lsl.w	r5, r5, ip
 8001052:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001054:	f002 0a03 	and.w	sl, r2, #3
      temp &= ~(GPIO_MODER_MODE0 << (position * 2));
 8001058:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800105c:	fa0a f90c 	lsl.w	r9, sl, ip
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001060:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001062:	ea49 090b 	orr.w	r9, r9, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001066:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 8001068:	f8c0 9000 	str.w	r9, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800106c:	d811      	bhi.n	8001092 <HAL_GPIO_Init+0xb2>
        temp = GPIOx->OSPEEDR;
 800106e:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2));
 8001070:	ea05 0907 	and.w	r9, r5, r7
        temp |= (GPIO_Init->Speed << (position * 2));
 8001074:	68cf      	ldr	r7, [r1, #12]
 8001076:	fa07 f70c 	lsl.w	r7, r7, ip
 800107a:	ea47 0709 	orr.w	r7, r7, r9
        GPIOx->OSPEEDR = temp;
 800107e:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8001080:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001082:	ea27 0906 	bic.w	r9, r7, r6
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8001086:	f3c2 1700 	ubfx	r7, r2, #4, #1
 800108a:	409f      	lsls	r7, r3
 800108c:	ea47 0709 	orr.w	r7, r7, r9
        GPIOx->OTYPER = temp;
 8001090:	6047      	str	r7, [r0, #4]
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001092:	f1ba 0f03 	cmp.w	sl, #3
 8001096:	d107      	bne.n	80010a8 <HAL_GPIO_Init+0xc8>
        temp = GPIOx->ASCR;
 8001098:	6ac7      	ldr	r7, [r0, #44]	; 0x2c
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 800109a:	ea27 0606 	bic.w	r6, r7, r6
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 800109e:	f3c2 07c0 	ubfx	r7, r2, #3, #1
 80010a2:	409f      	lsls	r7, r3
 80010a4:	433e      	orrs	r6, r7
        GPIOx->ASCR = temp;
 80010a6:	62c6      	str	r6, [r0, #44]	; 0x2c
      temp = GPIOx->PUPDR;
 80010a8:	68c6      	ldr	r6, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2));
 80010aa:	4035      	ands	r5, r6
      temp |= ((GPIO_Init->Pull) << (position * 2));
 80010ac:	688e      	ldr	r6, [r1, #8]
 80010ae:	fa06 f60c 	lsl.w	r6, r6, ip
 80010b2:	4335      	orrs	r5, r6
      GPIOx->PUPDR = temp;
 80010b4:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80010b6:	00d5      	lsls	r5, r2, #3
 80010b8:	d559      	bpl.n	800116e <HAL_GPIO_Init+0x18e>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010ba:	f8d8 5060 	ldr.w	r5, [r8, #96]	; 0x60
 80010be:	f045 0501 	orr.w	r5, r5, #1
 80010c2:	f8c8 5060 	str.w	r5, [r8, #96]	; 0x60
 80010c6:	f8d8 5060 	ldr.w	r5, [r8, #96]	; 0x60
 80010ca:	f023 0603 	bic.w	r6, r3, #3
 80010ce:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 80010d2:	f005 0501 	and.w	r5, r5, #1
 80010d6:	f506 3680 	add.w	r6, r6, #65536	; 0x10000
 80010da:	9503      	str	r5, [sp, #12]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80010dc:	f003 0c03 	and.w	ip, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010e0:	9d03      	ldr	r5, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2];
 80010e2:	68b5      	ldr	r5, [r6, #8]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80010e4:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 80010e8:	270f      	movs	r7, #15
 80010ea:	fa07 f70c 	lsl.w	r7, r7, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03)));
 80010ee:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80010f2:	ea25 0707 	bic.w	r7, r5, r7
        temp |= (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03)));
 80010f6:	d03c      	beq.n	8001172 <HAL_GPIO_Init+0x192>
 80010f8:	4d25      	ldr	r5, [pc, #148]	; (8001190 <HAL_GPIO_Init+0x1b0>)
 80010fa:	42a8      	cmp	r0, r5
 80010fc:	d03b      	beq.n	8001176 <HAL_GPIO_Init+0x196>
 80010fe:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001102:	42a8      	cmp	r0, r5
 8001104:	d039      	beq.n	800117a <HAL_GPIO_Init+0x19a>
 8001106:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800110a:	42a8      	cmp	r0, r5
 800110c:	d037      	beq.n	800117e <HAL_GPIO_Init+0x19e>
 800110e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001112:	42a8      	cmp	r0, r5
 8001114:	d035      	beq.n	8001182 <HAL_GPIO_Init+0x1a2>
 8001116:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800111a:	42a8      	cmp	r0, r5
 800111c:	d033      	beq.n	8001186 <HAL_GPIO_Init+0x1a6>
 800111e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001122:	42a8      	cmp	r0, r5
 8001124:	bf14      	ite	ne
 8001126:	2507      	movne	r5, #7
 8001128:	2506      	moveq	r5, #6
 800112a:	fa05 f50c 	lsl.w	r5, r5, ip
 800112e:	433d      	orrs	r5, r7
        SYSCFG->EXTICR[position >> 2] = temp;
 8001130:	60b5      	str	r5, [r6, #8]
        temp = EXTI->IMR1;
 8001132:	6825      	ldr	r5, [r4, #0]
        temp &= ~((uint32_t)iocurrent);
 8001134:	ea6f 060e 	mvn.w	r6, lr
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001138:	03d7      	lsls	r7, r2, #15
        temp &= ~((uint32_t)iocurrent);
 800113a:	bf54      	ite	pl
 800113c:	4035      	andpl	r5, r6
          temp |= iocurrent;
 800113e:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->IMR1 = temp;
 8001142:	6025      	str	r5, [r4, #0]
        temp = EXTI->EMR1;
 8001144:	6865      	ldr	r5, [r4, #4]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001146:	0397      	lsls	r7, r2, #14
        temp &= ~((uint32_t)iocurrent);
 8001148:	bf54      	ite	pl
 800114a:	4035      	andpl	r5, r6
          temp |= iocurrent;
 800114c:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->EMR1 = temp;
 8001150:	6065      	str	r5, [r4, #4]
        temp = EXTI->RTSR1;
 8001152:	68a5      	ldr	r5, [r4, #8]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001154:	02d7      	lsls	r7, r2, #11
        temp &= ~((uint32_t)iocurrent);
 8001156:	bf54      	ite	pl
 8001158:	4035      	andpl	r5, r6
          temp |= iocurrent;
 800115a:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->RTSR1 = temp;
 800115e:	60a5      	str	r5, [r4, #8]
        temp = EXTI->FTSR1;
 8001160:	68e5      	ldr	r5, [r4, #12]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001162:	0292      	lsls	r2, r2, #10
        temp &= ~((uint32_t)iocurrent);
 8001164:	bf54      	ite	pl
 8001166:	4035      	andpl	r5, r6
          temp |= iocurrent;
 8001168:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->FTSR1 = temp;
 800116c:	60e5      	str	r5, [r4, #12]
    position++;
 800116e:	3301      	adds	r3, #1
 8001170:	e73f      	b.n	8000ff2 <HAL_GPIO_Init+0x12>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03)));
 8001172:	2500      	movs	r5, #0
 8001174:	e7d9      	b.n	800112a <HAL_GPIO_Init+0x14a>
 8001176:	2501      	movs	r5, #1
 8001178:	e7d7      	b.n	800112a <HAL_GPIO_Init+0x14a>
 800117a:	2502      	movs	r5, #2
 800117c:	e7d5      	b.n	800112a <HAL_GPIO_Init+0x14a>
 800117e:	2503      	movs	r5, #3
 8001180:	e7d3      	b.n	800112a <HAL_GPIO_Init+0x14a>
 8001182:	2504      	movs	r5, #4
 8001184:	e7d1      	b.n	800112a <HAL_GPIO_Init+0x14a>
 8001186:	2505      	movs	r5, #5
 8001188:	e7cf      	b.n	800112a <HAL_GPIO_Init+0x14a>
 800118a:	bf00      	nop
 800118c:	40010400 	.word	0x40010400
 8001190:	48000400 	.word	0x48000400
 8001194:	40021000 	.word	0x40021000

08001198 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8001198:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
      {
        tmp = ((uint32_t)0x0F) << (4 * (position & 0x03));
        SYSCFG->EXTICR[position >> 2] &= ~tmp;

        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~((uint32_t)iocurrent);
 800119c:	4c47      	ldr	r4, [pc, #284]	; (80012bc <HAL_GPIO_DeInit+0x124>)
      if(tmp == (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03))))
 800119e:	f8df a124 	ldr.w	sl, [pc, #292]	; 80012c4 <HAL_GPIO_DeInit+0x12c>
 80011a2:	f8df b124 	ldr.w	fp, [pc, #292]	; 80012c8 <HAL_GPIO_DeInit+0x130>
  uint32_t position = 0x00;
 80011a6:	2300      	movs	r3, #0
    iocurrent = (GPIO_Pin) & (1U << position);
 80011a8:	f04f 0801 	mov.w	r8, #1
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2));
 80011ac:	f04f 0903 	mov.w	r9, #3
  while ((GPIO_Pin >> position) != RESET)
 80011b0:	fa31 f203 	lsrs.w	r2, r1, r3
 80011b4:	d102      	bne.n	80011bc <HAL_GPIO_DeInit+0x24>
      }
    }
    
    position++;
  }
}
 80011b6:	b003      	add	sp, #12
 80011b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Pin) & (1U << position);
 80011bc:	fa08 f603 	lsl.w	r6, r8, r3
    if (iocurrent)
 80011c0:	ea11 0206 	ands.w	r2, r1, r6
 80011c4:	9201      	str	r2, [sp, #4]
 80011c6:	d06a      	beq.n	800129e <HAL_GPIO_DeInit+0x106>
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2));
 80011c8:	6807      	ldr	r7, [r0, #0]
 80011ca:	005a      	lsls	r2, r3, #1
 80011cc:	fa09 f202 	lsl.w	r2, r9, r2
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80011d0:	ea4f 0cd3 	mov.w	ip, r3, lsr #3
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2));
 80011d4:	4317      	orrs	r7, r2
 80011d6:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
 80011da:	6007      	str	r7, [r0, #0]
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80011dc:	f8dc 7020 	ldr.w	r7, [ip, #32]
 80011e0:	f003 0e07 	and.w	lr, r3, #7
 80011e4:	463d      	mov	r5, r7
 80011e6:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 80011ea:	270f      	movs	r7, #15
 80011ec:	fa07 fe0e 	lsl.w	lr, r7, lr
 80011f0:	ea25 0e0e 	bic.w	lr, r5, lr
 80011f4:	f8cc e020 	str.w	lr, [ip, #32]
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2));
 80011f8:	f8d0 e008 	ldr.w	lr, [r0, #8]
 80011fc:	43d2      	mvns	r2, r2
 80011fe:	ea0e 0e02 	and.w	lr, lr, r2
 8001202:	f8c0 e008 	str.w	lr, [r0, #8]
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8001206:	f8d0 e004 	ldr.w	lr, [r0, #4]
 800120a:	43f6      	mvns	r6, r6
 800120c:	ea0e 0e06 	and.w	lr, lr, r6
 8001210:	f8c0 e004 	str.w	lr, [r0, #4]
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2));
 8001214:	f8d0 e00c 	ldr.w	lr, [r0, #12]
 8001218:	ea02 020e 	and.w	r2, r2, lr
 800121c:	60c2      	str	r2, [r0, #12]
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 800121e:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 8001220:	4016      	ands	r6, r2
 8001222:	62c6      	str	r6, [r0, #44]	; 0x2c
 8001224:	f023 0603 	bic.w	r6, r3, #3
 8001228:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 800122c:	f506 3680 	add.w	r6, r6, #65536	; 0x10000
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001230:	f003 0e03 	and.w	lr, r3, #3
      tmp = SYSCFG->EXTICR[position >> 2];
 8001234:	68b2      	ldr	r2, [r6, #8]
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001236:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 800123a:	fa07 f70e 	lsl.w	r7, r7, lr
      if(tmp == (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03))))
 800123e:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001242:	ea02 0c07 	and.w	ip, r2, r7
      if(tmp == (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03))))
 8001246:	d02c      	beq.n	80012a2 <HAL_GPIO_DeInit+0x10a>
 8001248:	4a1d      	ldr	r2, [pc, #116]	; (80012c0 <HAL_GPIO_DeInit+0x128>)
 800124a:	4290      	cmp	r0, r2
 800124c:	d02b      	beq.n	80012a6 <HAL_GPIO_DeInit+0x10e>
 800124e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001252:	4290      	cmp	r0, r2
 8001254:	d029      	beq.n	80012aa <HAL_GPIO_DeInit+0x112>
 8001256:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800125a:	4290      	cmp	r0, r2
 800125c:	d027      	beq.n	80012ae <HAL_GPIO_DeInit+0x116>
 800125e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001262:	4290      	cmp	r0, r2
 8001264:	d025      	beq.n	80012b2 <HAL_GPIO_DeInit+0x11a>
 8001266:	4550      	cmp	r0, sl
 8001268:	d025      	beq.n	80012b6 <HAL_GPIO_DeInit+0x11e>
 800126a:	4558      	cmp	r0, fp
 800126c:	bf0c      	ite	eq
 800126e:	2206      	moveq	r2, #6
 8001270:	2207      	movne	r2, #7
 8001272:	fa02 f20e 	lsl.w	r2, r2, lr
 8001276:	4594      	cmp	ip, r2
 8001278:	d111      	bne.n	800129e <HAL_GPIO_DeInit+0x106>
        SYSCFG->EXTICR[position >> 2] &= ~tmp;
 800127a:	68b2      	ldr	r2, [r6, #8]
        EXTI->IMR1 &= ~((uint32_t)iocurrent);
 800127c:	9d01      	ldr	r5, [sp, #4]
        SYSCFG->EXTICR[position >> 2] &= ~tmp;
 800127e:	ea22 0707 	bic.w	r7, r2, r7
 8001282:	60b7      	str	r7, [r6, #8]
        EXTI->IMR1 &= ~((uint32_t)iocurrent);
 8001284:	6822      	ldr	r2, [r4, #0]
 8001286:	43ed      	mvns	r5, r5
 8001288:	402a      	ands	r2, r5
 800128a:	6022      	str	r2, [r4, #0]
        EXTI->EMR1 &= ~((uint32_t)iocurrent);
 800128c:	6862      	ldr	r2, [r4, #4]
 800128e:	402a      	ands	r2, r5
 8001290:	6062      	str	r2, [r4, #4]
        EXTI->RTSR1 &= ~((uint32_t)iocurrent);
 8001292:	68a2      	ldr	r2, [r4, #8]
 8001294:	402a      	ands	r2, r5
 8001296:	60a2      	str	r2, [r4, #8]
        EXTI->FTSR1 &= ~((uint32_t)iocurrent);
 8001298:	68e2      	ldr	r2, [r4, #12]
 800129a:	4015      	ands	r5, r2
 800129c:	60e5      	str	r5, [r4, #12]
    position++;
 800129e:	3301      	adds	r3, #1
 80012a0:	e786      	b.n	80011b0 <HAL_GPIO_DeInit+0x18>
      if(tmp == (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03))))
 80012a2:	2200      	movs	r2, #0
 80012a4:	e7e5      	b.n	8001272 <HAL_GPIO_DeInit+0xda>
 80012a6:	2201      	movs	r2, #1
 80012a8:	e7e3      	b.n	8001272 <HAL_GPIO_DeInit+0xda>
 80012aa:	2202      	movs	r2, #2
 80012ac:	e7e1      	b.n	8001272 <HAL_GPIO_DeInit+0xda>
 80012ae:	2203      	movs	r2, #3
 80012b0:	e7df      	b.n	8001272 <HAL_GPIO_DeInit+0xda>
 80012b2:	2204      	movs	r2, #4
 80012b4:	e7dd      	b.n	8001272 <HAL_GPIO_DeInit+0xda>
 80012b6:	2205      	movs	r2, #5
 80012b8:	e7db      	b.n	8001272 <HAL_GPIO_DeInit+0xda>
 80012ba:	bf00      	nop
 80012bc:	40010400 	.word	0x40010400
 80012c0:	48000400 	.word	0x48000400
 80012c4:	48001400 	.word	0x48001400
 80012c8:	48001800 	.word	0x48001800

080012cc <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80012cc:	6903      	ldr	r3, [r0, #16]
 80012ce:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 80012d0:	bf14      	ite	ne
 80012d2:	2001      	movne	r0, #1
 80012d4:	2000      	moveq	r0, #0
 80012d6:	4770      	bx	lr

080012d8 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80012d8:	b10a      	cbz	r2, 80012de <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80012da:	6181      	str	r1, [r0, #24]
 80012dc:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80012de:	6281      	str	r1, [r0, #40]	; 0x28
 80012e0:	4770      	bx	lr

080012e2 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80012e2:	4770      	bx	lr

080012e4 <HAL_GPIO_EXTI_IRQHandler>:
{
 80012e4:	b508      	push	{r3, lr}
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80012e6:	4b04      	ldr	r3, [pc, #16]	; (80012f8 <HAL_GPIO_EXTI_IRQHandler+0x14>)
 80012e8:	6959      	ldr	r1, [r3, #20]
 80012ea:	4201      	tst	r1, r0
 80012ec:	d002      	beq.n	80012f4 <HAL_GPIO_EXTI_IRQHandler+0x10>
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80012ee:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80012f0:	f7ff fff7 	bl	80012e2 <HAL_GPIO_EXTI_Callback>
 80012f4:	bd08      	pop	{r3, pc}
 80012f6:	bf00      	nop
 80012f8:	40010400 	.word	0x40010400

080012fc <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80012fc:	6803      	ldr	r3, [r0, #0]
 80012fe:	699a      	ldr	r2, [r3, #24]
 8001300:	0791      	lsls	r1, r2, #30
  {
    hi2c->Instance->TXDR = 0x00U;
 8001302:	bf44      	itt	mi
 8001304:	2200      	movmi	r2, #0
 8001306:	629a      	strmi	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001308:	699a      	ldr	r2, [r3, #24]
 800130a:	07d2      	lsls	r2, r2, #31
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800130c:	bf5e      	ittt	pl
 800130e:	699a      	ldrpl	r2, [r3, #24]
 8001310:	f042 0201 	orrpl.w	r2, r2, #1
 8001314:	619a      	strpl	r2, [r3, #24]
 8001316:	4770      	bx	lr

08001318 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c,  uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8001318:	b530      	push	{r4, r5, lr}
 800131a:	9c03      	ldr	r4, [sp, #12]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 800131c:	6805      	ldr	r5, [r0, #0]
 800131e:	4323      	orrs	r3, r4
 8001320:	0d64      	lsrs	r4, r4, #21
 8001322:	f404 6480 	and.w	r4, r4, #1024	; 0x400
 8001326:	f044 747f 	orr.w	r4, r4, #66846720	; 0x3fc0000
 800132a:	f444 3458 	orr.w	r4, r4, #221184	; 0x36000
 800132e:	6868      	ldr	r0, [r5, #4]
 8001330:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8001334:	f444 747f 	orr.w	r4, r4, #1020	; 0x3fc
 8001338:	4319      	orrs	r1, r3
 800133a:	f044 0403 	orr.w	r4, r4, #3
 800133e:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8001342:	ea20 0404 	bic.w	r4, r0, r4
 8001346:	4321      	orrs	r1, r4
 8001348:	6069      	str	r1, [r5, #4]
 800134a:	bd30      	pop	{r4, r5, pc}

0800134c <I2C_WaitOnFlagUntilTimeout>:
{
 800134c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001350:	9f06      	ldr	r7, [sp, #24]
 8001352:	4604      	mov	r4, r0
 8001354:	4688      	mov	r8, r1
 8001356:	4616      	mov	r6, r2
 8001358:	461d      	mov	r5, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800135a:	6822      	ldr	r2, [r4, #0]
 800135c:	6993      	ldr	r3, [r2, #24]
 800135e:	ea38 0303 	bics.w	r3, r8, r3
 8001362:	bf0c      	ite	eq
 8001364:	2301      	moveq	r3, #1
 8001366:	2300      	movne	r3, #0
 8001368:	42b3      	cmp	r3, r6
 800136a:	d002      	beq.n	8001372 <I2C_WaitOnFlagUntilTimeout+0x26>
  return HAL_OK;
 800136c:	2000      	movs	r0, #0
}
 800136e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (Timeout != HAL_MAX_DELAY)
 8001372:	1c6b      	adds	r3, r5, #1
 8001374:	d0f2      	beq.n	800135c <I2C_WaitOnFlagUntilTimeout+0x10>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001376:	b955      	cbnz	r5, 800138e <I2C_WaitOnFlagUntilTimeout+0x42>
        hi2c->State = HAL_I2C_STATE_READY;
 8001378:	2320      	movs	r3, #32
 800137a:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800137e:	2300      	movs	r3, #0
 8001380:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
        __HAL_UNLOCK(hi2c);
 8001384:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
        return HAL_TIMEOUT;
 8001388:	2003      	movs	r0, #3
 800138a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800138e:	f7ff fcf9 	bl	8000d84 <HAL_GetTick>
 8001392:	1bc0      	subs	r0, r0, r7
 8001394:	4285      	cmp	r5, r0
 8001396:	d2e0      	bcs.n	800135a <I2C_WaitOnFlagUntilTimeout+0xe>
 8001398:	e7ee      	b.n	8001378 <I2C_WaitOnFlagUntilTimeout+0x2c>

0800139a <I2C_IsAcknowledgeFailed>:
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800139a:	6803      	ldr	r3, [r0, #0]
{
 800139c:	b570      	push	{r4, r5, r6, lr}
 800139e:	4604      	mov	r4, r0
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80013a0:	6998      	ldr	r0, [r3, #24]
 80013a2:	f010 0010 	ands.w	r0, r0, #16
{
 80013a6:	460d      	mov	r5, r1
 80013a8:	4616      	mov	r6, r2
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80013aa:	d112      	bne.n	80013d2 <I2C_IsAcknowledgeFailed+0x38>
 80013ac:	bd70      	pop	{r4, r5, r6, pc}
      if (Timeout != HAL_MAX_DELAY)
 80013ae:	1c69      	adds	r1, r5, #1
 80013b0:	d010      	beq.n	80013d4 <I2C_IsAcknowledgeFailed+0x3a>
        if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80013b2:	b94d      	cbnz	r5, 80013c8 <I2C_IsAcknowledgeFailed+0x2e>
          hi2c->State = HAL_I2C_STATE_READY;
 80013b4:	2320      	movs	r3, #32
 80013b6:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80013ba:	2300      	movs	r3, #0
 80013bc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
          __HAL_UNLOCK(hi2c);
 80013c0:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
          return HAL_TIMEOUT;
 80013c4:	2003      	movs	r0, #3
 80013c6:	bd70      	pop	{r4, r5, r6, pc}
        if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80013c8:	f7ff fcdc 	bl	8000d84 <HAL_GetTick>
 80013cc:	1b80      	subs	r0, r0, r6
 80013ce:	4285      	cmp	r5, r0
 80013d0:	d3f0      	bcc.n	80013b4 <I2C_IsAcknowledgeFailed+0x1a>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80013d2:	6823      	ldr	r3, [r4, #0]
 80013d4:	6999      	ldr	r1, [r3, #24]
 80013d6:	068a      	lsls	r2, r1, #26
 80013d8:	d5e9      	bpl.n	80013ae <I2C_IsAcknowledgeFailed+0x14>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80013da:	2210      	movs	r2, #16
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80013dc:	2520      	movs	r5, #32
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80013de:	61da      	str	r2, [r3, #28]
    I2C_Flush_TXDR(hi2c);
 80013e0:	4620      	mov	r0, r4
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80013e2:	61dd      	str	r5, [r3, #28]
    I2C_Flush_TXDR(hi2c);
 80013e4:	f7ff ff8a 	bl	80012fc <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 80013e8:	6822      	ldr	r2, [r4, #0]
 80013ea:	6853      	ldr	r3, [r2, #4]
 80013ec:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 80013f0:	f423 338b 	bic.w	r3, r3, #71168	; 0x11600
 80013f4:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 80013f8:	f023 0301 	bic.w	r3, r3, #1
 80013fc:	6053      	str	r3, [r2, #4]
    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80013fe:	2304      	movs	r3, #4
 8001400:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001402:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8001404:	f884 5041 	strb.w	r5, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8001408:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800140c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    return HAL_ERROR;
 8001410:	2001      	movs	r0, #1
}
 8001412:	bd70      	pop	{r4, r5, r6, pc}

08001414 <I2C_WaitOnTXISFlagUntilTimeout>:
{
 8001414:	b570      	push	{r4, r5, r6, lr}
 8001416:	4604      	mov	r4, r0
 8001418:	460d      	mov	r5, r1
 800141a:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800141c:	6823      	ldr	r3, [r4, #0]
 800141e:	699b      	ldr	r3, [r3, #24]
 8001420:	079b      	lsls	r3, r3, #30
 8001422:	d501      	bpl.n	8001428 <I2C_WaitOnTXISFlagUntilTimeout+0x14>
  return HAL_OK;
 8001424:	2000      	movs	r0, #0
 8001426:	bd70      	pop	{r4, r5, r6, pc}
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8001428:	4632      	mov	r2, r6
 800142a:	4629      	mov	r1, r5
 800142c:	4620      	mov	r0, r4
 800142e:	f7ff ffb4 	bl	800139a <I2C_IsAcknowledgeFailed>
 8001432:	b9b0      	cbnz	r0, 8001462 <I2C_WaitOnTXISFlagUntilTimeout+0x4e>
    if (Timeout != HAL_MAX_DELAY)
 8001434:	1c6a      	adds	r2, r5, #1
 8001436:	d0f1      	beq.n	800141c <I2C_WaitOnTXISFlagUntilTimeout+0x8>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001438:	b96d      	cbnz	r5, 8001456 <I2C_WaitOnTXISFlagUntilTimeout+0x42>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800143a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800143c:	f043 0320 	orr.w	r3, r3, #32
 8001440:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8001442:	2320      	movs	r3, #32
 8001444:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001448:	2300      	movs	r3, #0
 800144a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 800144e:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8001452:	2003      	movs	r0, #3
 8001454:	bd70      	pop	{r4, r5, r6, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001456:	f7ff fc95 	bl	8000d84 <HAL_GetTick>
 800145a:	1b80      	subs	r0, r0, r6
 800145c:	4285      	cmp	r5, r0
 800145e:	d2dd      	bcs.n	800141c <I2C_WaitOnTXISFlagUntilTimeout+0x8>
 8001460:	e7eb      	b.n	800143a <I2C_WaitOnTXISFlagUntilTimeout+0x26>
      return HAL_ERROR;
 8001462:	2001      	movs	r0, #1
}
 8001464:	bd70      	pop	{r4, r5, r6, pc}
	...

08001468 <I2C_RequestMemoryWrite>:
{
 8001468:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800146a:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800146c:	461f      	mov	r7, r3
  I2C_TransferConfig(hi2c, DevAddress, MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800146e:	4b18      	ldr	r3, [pc, #96]	; (80014d0 <I2C_RequestMemoryWrite+0x68>)
 8001470:	9300      	str	r3, [sp, #0]
{
 8001472:	4604      	mov	r4, r0
 8001474:	4615      	mov	r5, r2
  I2C_TransferConfig(hi2c, DevAddress, MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8001476:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800147a:	b2fa      	uxtb	r2, r7
 800147c:	f7ff ff4c 	bl	8001318 <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001480:	4632      	mov	r2, r6
 8001482:	9908      	ldr	r1, [sp, #32]
 8001484:	4620      	mov	r0, r4
 8001486:	f7ff ffc5 	bl	8001414 <I2C_WaitOnTXISFlagUntilTimeout>
 800148a:	b128      	cbz	r0, 8001498 <I2C_RequestMemoryWrite+0x30>
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800148c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800148e:	2b04      	cmp	r3, #4
 8001490:	d110      	bne.n	80014b4 <I2C_RequestMemoryWrite+0x4c>
      return HAL_ERROR;
 8001492:	2001      	movs	r0, #1
}
 8001494:	b003      	add	sp, #12
 8001496:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001498:	2f01      	cmp	r7, #1
 800149a:	6823      	ldr	r3, [r4, #0]
 800149c:	d10c      	bne.n	80014b8 <I2C_RequestMemoryWrite+0x50>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800149e:	b2ed      	uxtb	r5, r5
 80014a0:	629d      	str	r5, [r3, #40]	; 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80014a2:	9b08      	ldr	r3, [sp, #32]
 80014a4:	9600      	str	r6, [sp, #0]
 80014a6:	2200      	movs	r2, #0
 80014a8:	2180      	movs	r1, #128	; 0x80
 80014aa:	4620      	mov	r0, r4
 80014ac:	f7ff ff4e 	bl	800134c <I2C_WaitOnFlagUntilTimeout>
 80014b0:	2800      	cmp	r0, #0
 80014b2:	d0ef      	beq.n	8001494 <I2C_RequestMemoryWrite+0x2c>
      return HAL_TIMEOUT;
 80014b4:	2003      	movs	r0, #3
 80014b6:	e7ed      	b.n	8001494 <I2C_RequestMemoryWrite+0x2c>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80014b8:	0a2a      	lsrs	r2, r5, #8
 80014ba:	629a      	str	r2, [r3, #40]	; 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80014bc:	9908      	ldr	r1, [sp, #32]
 80014be:	4632      	mov	r2, r6
 80014c0:	4620      	mov	r0, r4
 80014c2:	f7ff ffa7 	bl	8001414 <I2C_WaitOnTXISFlagUntilTimeout>
 80014c6:	2800      	cmp	r0, #0
 80014c8:	d1e0      	bne.n	800148c <I2C_RequestMemoryWrite+0x24>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80014ca:	6823      	ldr	r3, [r4, #0]
 80014cc:	e7e7      	b.n	800149e <I2C_RequestMemoryWrite+0x36>
 80014ce:	bf00      	nop
 80014d0:	80002000 	.word	0x80002000

080014d4 <I2C_RequestMemoryRead>:
{
 80014d4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80014d6:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80014d8:	461f      	mov	r7, r3
  I2C_TransferConfig(hi2c, DevAddress, MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80014da:	4b17      	ldr	r3, [pc, #92]	; (8001538 <I2C_RequestMemoryRead+0x64>)
 80014dc:	9300      	str	r3, [sp, #0]
{
 80014de:	4604      	mov	r4, r0
 80014e0:	4615      	mov	r5, r2
  I2C_TransferConfig(hi2c, DevAddress, MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80014e2:	2300      	movs	r3, #0
 80014e4:	b2fa      	uxtb	r2, r7
 80014e6:	f7ff ff17 	bl	8001318 <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80014ea:	4632      	mov	r2, r6
 80014ec:	9908      	ldr	r1, [sp, #32]
 80014ee:	4620      	mov	r0, r4
 80014f0:	f7ff ff90 	bl	8001414 <I2C_WaitOnTXISFlagUntilTimeout>
 80014f4:	b128      	cbz	r0, 8001502 <I2C_RequestMemoryRead+0x2e>
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80014f6:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80014f8:	2b04      	cmp	r3, #4
 80014fa:	d110      	bne.n	800151e <I2C_RequestMemoryRead+0x4a>
      return HAL_ERROR;
 80014fc:	2001      	movs	r0, #1
}
 80014fe:	b003      	add	sp, #12
 8001500:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001502:	2f01      	cmp	r7, #1
 8001504:	6823      	ldr	r3, [r4, #0]
 8001506:	d10c      	bne.n	8001522 <I2C_RequestMemoryRead+0x4e>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001508:	b2ed      	uxtb	r5, r5
 800150a:	629d      	str	r5, [r3, #40]	; 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800150c:	9b08      	ldr	r3, [sp, #32]
 800150e:	9600      	str	r6, [sp, #0]
 8001510:	2200      	movs	r2, #0
 8001512:	2140      	movs	r1, #64	; 0x40
 8001514:	4620      	mov	r0, r4
 8001516:	f7ff ff19 	bl	800134c <I2C_WaitOnFlagUntilTimeout>
 800151a:	2800      	cmp	r0, #0
 800151c:	d0ef      	beq.n	80014fe <I2C_RequestMemoryRead+0x2a>
      return HAL_TIMEOUT;
 800151e:	2003      	movs	r0, #3
 8001520:	e7ed      	b.n	80014fe <I2C_RequestMemoryRead+0x2a>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001522:	0a2a      	lsrs	r2, r5, #8
 8001524:	629a      	str	r2, [r3, #40]	; 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001526:	9908      	ldr	r1, [sp, #32]
 8001528:	4632      	mov	r2, r6
 800152a:	4620      	mov	r0, r4
 800152c:	f7ff ff72 	bl	8001414 <I2C_WaitOnTXISFlagUntilTimeout>
 8001530:	2800      	cmp	r0, #0
 8001532:	d1e0      	bne.n	80014f6 <I2C_RequestMemoryRead+0x22>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001534:	6823      	ldr	r3, [r4, #0]
 8001536:	e7e7      	b.n	8001508 <I2C_RequestMemoryRead+0x34>
 8001538:	80002000 	.word	0x80002000

0800153c <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 800153c:	b570      	push	{r4, r5, r6, lr}
 800153e:	4604      	mov	r4, r0
 8001540:	460d      	mov	r5, r1
 8001542:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001544:	6823      	ldr	r3, [r4, #0]
 8001546:	699b      	ldr	r3, [r3, #24]
 8001548:	069b      	lsls	r3, r3, #26
 800154a:	d501      	bpl.n	8001550 <I2C_WaitOnSTOPFlagUntilTimeout+0x14>
  return HAL_OK;
 800154c:	2000      	movs	r0, #0
 800154e:	bd70      	pop	{r4, r5, r6, pc}
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8001550:	4632      	mov	r2, r6
 8001552:	4629      	mov	r1, r5
 8001554:	4620      	mov	r0, r4
 8001556:	f7ff ff20 	bl	800139a <I2C_IsAcknowledgeFailed>
 800155a:	b9a0      	cbnz	r0, 8001586 <I2C_WaitOnSTOPFlagUntilTimeout+0x4a>
    if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800155c:	b96d      	cbnz	r5, 800157a <I2C_WaitOnSTOPFlagUntilTimeout+0x3e>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800155e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001560:	f043 0320 	orr.w	r3, r3, #32
 8001564:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8001566:	2320      	movs	r3, #32
 8001568:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800156c:	2300      	movs	r3, #0
 800156e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8001572:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8001576:	2003      	movs	r0, #3
 8001578:	bd70      	pop	{r4, r5, r6, pc}
    if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800157a:	f7ff fc03 	bl	8000d84 <HAL_GetTick>
 800157e:	1b80      	subs	r0, r0, r6
 8001580:	4285      	cmp	r5, r0
 8001582:	d2df      	bcs.n	8001544 <I2C_WaitOnSTOPFlagUntilTimeout+0x8>
 8001584:	e7eb      	b.n	800155e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
      return HAL_ERROR;
 8001586:	2001      	movs	r0, #1
}
 8001588:	bd70      	pop	{r4, r5, r6, pc}

0800158a <HAL_I2C_Init>:
{
 800158a:	b510      	push	{r4, lr}
  if (hi2c == NULL)
 800158c:	4604      	mov	r4, r0
 800158e:	2800      	cmp	r0, #0
 8001590:	d04a      	beq.n	8001628 <HAL_I2C_Init+0x9e>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001592:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8001596:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800159a:	b91b      	cbnz	r3, 80015a4 <HAL_I2C_Init+0x1a>
    hi2c->Lock = HAL_UNLOCKED;
 800159c:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
    HAL_I2C_MspInit(hi2c);
 80015a0:	f003 f87c 	bl	800469c <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 80015a4:	2324      	movs	r3, #36	; 0x24
 80015a6:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  __HAL_I2C_DISABLE(hi2c);
 80015aa:	6823      	ldr	r3, [r4, #0]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80015ac:	68e1      	ldr	r1, [r4, #12]
  __HAL_I2C_DISABLE(hi2c);
 80015ae:	681a      	ldr	r2, [r3, #0]
 80015b0:	f022 0201 	bic.w	r2, r2, #1
 80015b4:	601a      	str	r2, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80015b6:	6862      	ldr	r2, [r4, #4]
 80015b8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80015bc:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80015be:	689a      	ldr	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80015c0:	2901      	cmp	r1, #1
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80015c2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80015c6:	609a      	str	r2, [r3, #8]
 80015c8:	68a2      	ldr	r2, [r4, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80015ca:	d124      	bne.n	8001616 <HAL_I2C_Init+0x8c>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80015cc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80015d0:	609a      	str	r2, [r3, #8]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80015d2:	685a      	ldr	r2, [r3, #4]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80015d4:	6961      	ldr	r1, [r4, #20]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80015d6:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 80015da:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80015de:	605a      	str	r2, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80015e0:	68da      	ldr	r2, [r3, #12]
 80015e2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80015e6:	60da      	str	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80015e8:	6922      	ldr	r2, [r4, #16]
 80015ea:	430a      	orrs	r2, r1
 80015ec:	69a1      	ldr	r1, [r4, #24]
 80015ee:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80015f2:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80015f4:	6a21      	ldr	r1, [r4, #32]
 80015f6:	69e2      	ldr	r2, [r4, #28]
 80015f8:	430a      	orrs	r2, r1
 80015fa:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 80015fc:	681a      	ldr	r2, [r3, #0]
 80015fe:	f042 0201 	orr.w	r2, r2, #1
 8001602:	601a      	str	r2, [r3, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001604:	2000      	movs	r0, #0
  hi2c->State = HAL_I2C_STATE_READY;
 8001606:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001608:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800160a:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800160e:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001610:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
  return HAL_OK;
 8001614:	bd10      	pop	{r4, pc}
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001616:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800161a:	2902      	cmp	r1, #2
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800161c:	609a      	str	r2, [r3, #8]
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800161e:	bf04      	itt	eq
 8001620:	f44f 6200 	moveq.w	r2, #2048	; 0x800
 8001624:	605a      	streq	r2, [r3, #4]
 8001626:	e7d4      	b.n	80015d2 <HAL_I2C_Init+0x48>
    return HAL_ERROR;
 8001628:	2001      	movs	r0, #1
}
 800162a:	bd10      	pop	{r4, pc}

0800162c <HAL_I2C_DeInit>:
{
 800162c:	b510      	push	{r4, lr}
  if (hi2c == NULL)
 800162e:	4604      	mov	r4, r0
 8001630:	b198      	cbz	r0, 800165a <HAL_I2C_DeInit+0x2e>
  __HAL_I2C_DISABLE(hi2c);
 8001632:	6802      	ldr	r2, [r0, #0]
  hi2c->State = HAL_I2C_STATE_BUSY;
 8001634:	2324      	movs	r3, #36	; 0x24
 8001636:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
  __HAL_I2C_DISABLE(hi2c);
 800163a:	6813      	ldr	r3, [r2, #0]
 800163c:	f023 0301 	bic.w	r3, r3, #1
 8001640:	6013      	str	r3, [r2, #0]
  HAL_I2C_MspDeInit(hi2c);
 8001642:	f003 f853 	bl	80046ec <HAL_I2C_MspDeInit>
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001646:	2000      	movs	r0, #0
 8001648:	6460      	str	r0, [r4, #68]	; 0x44
  __HAL_UNLOCK(hi2c);
 800164a:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_RESET;
 800164e:	f884 0041 	strb.w	r0, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001652:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001654:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
  return HAL_OK;
 8001658:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800165a:	2001      	movs	r0, #1
}
 800165c:	bd10      	pop	{r4, pc}

0800165e <HAL_I2C_Mem_Write>:
{
 800165e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001662:	469b      	mov	fp, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001664:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
{
 8001668:	b085      	sub	sp, #20
  if (hi2c->State == HAL_I2C_STATE_READY)
 800166a:	2b20      	cmp	r3, #32
{
 800166c:	4604      	mov	r4, r0
 800166e:	460f      	mov	r7, r1
 8001670:	9203      	str	r2, [sp, #12]
 8001672:	f8bd a03c 	ldrh.w	sl, [sp, #60]	; 0x3c
 8001676:	f8dd 9040 	ldr.w	r9, [sp, #64]	; 0x40
  if (hi2c->State == HAL_I2C_STATE_READY)
 800167a:	f040 80a6 	bne.w	80017ca <HAL_I2C_Mem_Write+0x16c>
    if ((pData == NULL) || (Size == 0U))
 800167e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8001680:	b91b      	cbnz	r3, 800168a <HAL_I2C_Mem_Write+0x2c>
      return  HAL_ERROR;
 8001682:	2001      	movs	r0, #1
}
 8001684:	b005      	add	sp, #20
 8001686:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if ((pData == NULL) || (Size == 0U))
 800168a:	f1ba 0f00 	cmp.w	sl, #0
 800168e:	d0f8      	beq.n	8001682 <HAL_I2C_Mem_Write+0x24>
    __HAL_LOCK(hi2c);
 8001690:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8001694:	2b01      	cmp	r3, #1
 8001696:	f000 8098 	beq.w	80017ca <HAL_I2C_Mem_Write+0x16c>
 800169a:	2501      	movs	r5, #1
 800169c:	f880 5040 	strb.w	r5, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 80016a0:	f7ff fb70 	bl	8000d84 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80016a4:	2319      	movs	r3, #25
 80016a6:	9000      	str	r0, [sp, #0]
    tickstart = HAL_GetTick();
 80016a8:	4606      	mov	r6, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80016aa:	462a      	mov	r2, r5
 80016ac:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80016b0:	4620      	mov	r0, r4
 80016b2:	f7ff fe4b 	bl	800134c <I2C_WaitOnFlagUntilTimeout>
 80016b6:	4680      	mov	r8, r0
 80016b8:	b9d0      	cbnz	r0, 80016f0 <HAL_I2C_Mem_Write+0x92>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80016ba:	2321      	movs	r3, #33	; 0x21
 80016bc:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80016c0:	2340      	movs	r3, #64	; 0x40
 80016c2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->pBuffPtr  = pData;
 80016c6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80016c8:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 80016ca:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferISR   = NULL;
 80016cc:	6360      	str	r0, [r4, #52]	; 0x34
    hi2c->XferCount = Size;
 80016ce:	f8a4 a02a 	strh.w	sl, [r4, #42]	; 0x2a
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80016d2:	9601      	str	r6, [sp, #4]
 80016d4:	f8cd 9000 	str.w	r9, [sp]
 80016d8:	465b      	mov	r3, fp
 80016da:	9a03      	ldr	r2, [sp, #12]
 80016dc:	4639      	mov	r1, r7
 80016de:	4620      	mov	r0, r4
 80016e0:	f7ff fec2 	bl	8001468 <I2C_RequestMemoryWrite>
 80016e4:	b130      	cbz	r0, 80016f4 <HAL_I2C_Mem_Write+0x96>
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80016e6:	6c63      	ldr	r3, [r4, #68]	; 0x44
        __HAL_UNLOCK(hi2c);
 80016e8:	f884 8040 	strb.w	r8, [r4, #64]	; 0x40
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80016ec:	2b04      	cmp	r3, #4
 80016ee:	d0c8      	beq.n	8001682 <HAL_I2C_Mem_Write+0x24>
          return HAL_TIMEOUT;
 80016f0:	2003      	movs	r0, #3
 80016f2:	e7c7      	b.n	8001684 <HAL_I2C_Mem_Write+0x26>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80016f4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80016f6:	b29b      	uxth	r3, r3
 80016f8:	2bff      	cmp	r3, #255	; 0xff
 80016fa:	d910      	bls.n	800171e <HAL_I2C_Mem_Write+0xc0>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80016fc:	22ff      	movs	r2, #255	; 0xff
 80016fe:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001700:	9000      	str	r0, [sp, #0]
 8001702:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001706:	4639      	mov	r1, r7
 8001708:	4620      	mov	r0, r4
 800170a:	f7ff fe05 	bl	8001318 <I2C_TransferConfig>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800170e:	4632      	mov	r2, r6
 8001710:	4649      	mov	r1, r9
 8001712:	4620      	mov	r0, r4
 8001714:	f7ff fe7e 	bl	8001414 <I2C_WaitOnTXISFlagUntilTimeout>
 8001718:	b148      	cbz	r0, 800172e <HAL_I2C_Mem_Write+0xd0>
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800171a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800171c:	e7e6      	b.n	80016ec <HAL_I2C_Mem_Write+0x8e>
      hi2c->XferSize = hi2c->XferCount;
 800171e:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001720:	9000      	str	r0, [sp, #0]
      hi2c->XferSize = hi2c->XferCount;
 8001722:	b292      	uxth	r2, r2
 8001724:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001726:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800172a:	b2d2      	uxtb	r2, r2
 800172c:	e7eb      	b.n	8001706 <HAL_I2C_Mem_Write+0xa8>
      hi2c->Instance->TXDR = (*hi2c->pBuffPtr++);
 800172e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001730:	6822      	ldr	r2, [r4, #0]
 8001732:	1c59      	adds	r1, r3, #1
 8001734:	6261      	str	r1, [r4, #36]	; 0x24
 8001736:	781b      	ldrb	r3, [r3, #0]
 8001738:	6293      	str	r3, [r2, #40]	; 0x28
      hi2c->XferCount--;
 800173a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 800173c:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 800173e:	3b01      	subs	r3, #1
      hi2c->XferSize--;
 8001740:	3a01      	subs	r2, #1
      hi2c->XferCount--;
 8001742:	b29b      	uxth	r3, r3
      hi2c->XferSize--;
 8001744:	b292      	uxth	r2, r2
      hi2c->XferCount--;
 8001746:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8001748:	8522      	strh	r2, [r4, #40]	; 0x28
      if ((hi2c->XferSize == 0U) && (hi2c->XferCount != 0U))
 800174a:	b9ba      	cbnz	r2, 800177c <HAL_I2C_Mem_Write+0x11e>
 800174c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800174e:	b29b      	uxth	r3, r3
 8001750:	b1a3      	cbz	r3, 800177c <HAL_I2C_Mem_Write+0x11e>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001752:	9600      	str	r6, [sp, #0]
 8001754:	464b      	mov	r3, r9
 8001756:	2180      	movs	r1, #128	; 0x80
 8001758:	4620      	mov	r0, r4
 800175a:	f7ff fdf7 	bl	800134c <I2C_WaitOnFlagUntilTimeout>
 800175e:	2800      	cmp	r0, #0
 8001760:	d1c6      	bne.n	80016f0 <HAL_I2C_Mem_Write+0x92>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001762:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001764:	b29b      	uxth	r3, r3
 8001766:	2bff      	cmp	r3, #255	; 0xff
 8001768:	d927      	bls.n	80017ba <HAL_I2C_Mem_Write+0x15c>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800176a:	22ff      	movs	r2, #255	; 0xff
 800176c:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800176e:	9000      	str	r0, [sp, #0]
 8001770:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001774:	4639      	mov	r1, r7
 8001776:	4620      	mov	r0, r4
 8001778:	f7ff fdce 	bl	8001318 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U);
 800177c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800177e:	b29b      	uxth	r3, r3
 8001780:	2b00      	cmp	r3, #0
 8001782:	d1c4      	bne.n	800170e <HAL_I2C_Mem_Write+0xb0>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001784:	4632      	mov	r2, r6
 8001786:	4649      	mov	r1, r9
 8001788:	4620      	mov	r0, r4
 800178a:	f7ff fed7 	bl	800153c <I2C_WaitOnSTOPFlagUntilTimeout>
 800178e:	2800      	cmp	r0, #0
 8001790:	d1c3      	bne.n	800171a <HAL_I2C_Mem_Write+0xbc>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001792:	6823      	ldr	r3, [r4, #0]
 8001794:	2120      	movs	r1, #32
 8001796:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8001798:	685a      	ldr	r2, [r3, #4]
 800179a:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 800179e:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 80017a2:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 80017a6:	f022 0201 	bic.w	r2, r2, #1
 80017aa:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80017ac:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 80017b0:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80017b4:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 80017b8:	e764      	b.n	8001684 <HAL_I2C_Mem_Write+0x26>
          hi2c->XferSize = hi2c->XferCount;
 80017ba:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80017bc:	9000      	str	r0, [sp, #0]
          hi2c->XferSize = hi2c->XferCount;
 80017be:	b292      	uxth	r2, r2
 80017c0:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80017c2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80017c6:	b2d2      	uxtb	r2, r2
 80017c8:	e7d4      	b.n	8001774 <HAL_I2C_Mem_Write+0x116>
    return HAL_BUSY;
 80017ca:	2002      	movs	r0, #2
 80017cc:	e75a      	b.n	8001684 <HAL_I2C_Mem_Write+0x26>
	...

080017d0 <HAL_I2C_Mem_Read>:
{
 80017d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80017d4:	469b      	mov	fp, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 80017d6:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
{
 80017da:	b085      	sub	sp, #20
  if (hi2c->State == HAL_I2C_STATE_READY)
 80017dc:	2b20      	cmp	r3, #32
{
 80017de:	4604      	mov	r4, r0
 80017e0:	460f      	mov	r7, r1
 80017e2:	9203      	str	r2, [sp, #12]
 80017e4:	f8bd a03c 	ldrh.w	sl, [sp, #60]	; 0x3c
 80017e8:	f8dd 9040 	ldr.w	r9, [sp, #64]	; 0x40
  if (hi2c->State == HAL_I2C_STATE_READY)
 80017ec:	f040 80a9 	bne.w	8001942 <HAL_I2C_Mem_Read+0x172>
    if ((pData == NULL) || (Size == 0U))
 80017f0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80017f2:	b91b      	cbnz	r3, 80017fc <HAL_I2C_Mem_Read+0x2c>
      return  HAL_ERROR;
 80017f4:	2001      	movs	r0, #1
}
 80017f6:	b005      	add	sp, #20
 80017f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if ((pData == NULL) || (Size == 0U))
 80017fc:	f1ba 0f00 	cmp.w	sl, #0
 8001800:	d0f8      	beq.n	80017f4 <HAL_I2C_Mem_Read+0x24>
    __HAL_LOCK(hi2c);
 8001802:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8001806:	2b01      	cmp	r3, #1
 8001808:	f000 809b 	beq.w	8001942 <HAL_I2C_Mem_Read+0x172>
 800180c:	2501      	movs	r5, #1
 800180e:	f880 5040 	strb.w	r5, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 8001812:	f7ff fab7 	bl	8000d84 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001816:	2319      	movs	r3, #25
 8001818:	9000      	str	r0, [sp, #0]
    tickstart = HAL_GetTick();
 800181a:	4606      	mov	r6, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800181c:	462a      	mov	r2, r5
 800181e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001822:	4620      	mov	r0, r4
 8001824:	f7ff fd92 	bl	800134c <I2C_WaitOnFlagUntilTimeout>
 8001828:	4680      	mov	r8, r0
 800182a:	b9d0      	cbnz	r0, 8001862 <HAL_I2C_Mem_Read+0x92>
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800182c:	2322      	movs	r3, #34	; 0x22
 800182e:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001832:	2340      	movs	r3, #64	; 0x40
 8001834:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->pBuffPtr  = pData;
 8001838:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800183a:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 800183c:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferISR   = NULL;
 800183e:	6360      	str	r0, [r4, #52]	; 0x34
    hi2c->XferCount = Size;
 8001840:	f8a4 a02a 	strh.w	sl, [r4, #42]	; 0x2a
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001844:	9601      	str	r6, [sp, #4]
 8001846:	f8cd 9000 	str.w	r9, [sp]
 800184a:	465b      	mov	r3, fp
 800184c:	9a03      	ldr	r2, [sp, #12]
 800184e:	4639      	mov	r1, r7
 8001850:	4620      	mov	r0, r4
 8001852:	f7ff fe3f 	bl	80014d4 <I2C_RequestMemoryRead>
 8001856:	b130      	cbz	r0, 8001866 <HAL_I2C_Mem_Read+0x96>
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001858:	6c63      	ldr	r3, [r4, #68]	; 0x44
        __HAL_UNLOCK(hi2c);
 800185a:	f884 8040 	strb.w	r8, [r4, #64]	; 0x40
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800185e:	2b04      	cmp	r3, #4
 8001860:	d0c8      	beq.n	80017f4 <HAL_I2C_Mem_Read+0x24>
        return HAL_TIMEOUT;
 8001862:	2003      	movs	r0, #3
 8001864:	e7c7      	b.n	80017f6 <HAL_I2C_Mem_Read+0x26>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001866:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001868:	b29b      	uxth	r3, r3
 800186a:	2bff      	cmp	r3, #255	; 0xff
 800186c:	4b36      	ldr	r3, [pc, #216]	; (8001948 <HAL_I2C_Mem_Read+0x178>)
 800186e:	d944      	bls.n	80018fa <HAL_I2C_Mem_Read+0x12a>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001870:	22ff      	movs	r2, #255	; 0xff
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8001872:	9300      	str	r3, [sp, #0]
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001874:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8001876:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 800187a:	4639      	mov	r1, r7
 800187c:	4620      	mov	r0, r4
 800187e:	f7ff fd4b 	bl	8001318 <I2C_TransferConfig>
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8001882:	9600      	str	r6, [sp, #0]
 8001884:	464b      	mov	r3, r9
 8001886:	2200      	movs	r2, #0
 8001888:	2104      	movs	r1, #4
 800188a:	4620      	mov	r0, r4
 800188c:	f7ff fd5e 	bl	800134c <I2C_WaitOnFlagUntilTimeout>
 8001890:	2800      	cmp	r0, #0
 8001892:	d1e6      	bne.n	8001862 <HAL_I2C_Mem_Read+0x92>
      (*hi2c->pBuffPtr++) = hi2c->Instance->RXDR;
 8001894:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001896:	1c5a      	adds	r2, r3, #1
 8001898:	6262      	str	r2, [r4, #36]	; 0x24
 800189a:	6822      	ldr	r2, [r4, #0]
 800189c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800189e:	701a      	strb	r2, [r3, #0]
      hi2c->XferSize--;
 80018a0:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 80018a2:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 80018a4:	3a01      	subs	r2, #1
      hi2c->XferCount--;
 80018a6:	3b01      	subs	r3, #1
      hi2c->XferSize--;
 80018a8:	b292      	uxth	r2, r2
      hi2c->XferCount--;
 80018aa:	b29b      	uxth	r3, r3
      hi2c->XferSize--;
 80018ac:	8522      	strh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 80018ae:	8563      	strh	r3, [r4, #42]	; 0x2a
      if ((hi2c->XferSize == 0U) && (hi2c->XferCount != 0U))
 80018b0:	b9ba      	cbnz	r2, 80018e2 <HAL_I2C_Mem_Read+0x112>
 80018b2:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80018b4:	b29b      	uxth	r3, r3
 80018b6:	b1a3      	cbz	r3, 80018e2 <HAL_I2C_Mem_Read+0x112>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80018b8:	9600      	str	r6, [sp, #0]
 80018ba:	464b      	mov	r3, r9
 80018bc:	2180      	movs	r1, #128	; 0x80
 80018be:	4620      	mov	r0, r4
 80018c0:	f7ff fd44 	bl	800134c <I2C_WaitOnFlagUntilTimeout>
 80018c4:	2800      	cmp	r0, #0
 80018c6:	d1cc      	bne.n	8001862 <HAL_I2C_Mem_Read+0x92>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80018c8:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80018ca:	b29b      	uxth	r3, r3
 80018cc:	2bff      	cmp	r3, #255	; 0xff
 80018ce:	d91c      	bls.n	800190a <HAL_I2C_Mem_Read+0x13a>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80018d0:	22ff      	movs	r2, #255	; 0xff
 80018d2:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80018d4:	9000      	str	r0, [sp, #0]
 80018d6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80018da:	4639      	mov	r1, r7
 80018dc:	4620      	mov	r0, r4
 80018de:	f7ff fd1b 	bl	8001318 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U);
 80018e2:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80018e4:	b29b      	uxth	r3, r3
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d1cb      	bne.n	8001882 <HAL_I2C_Mem_Read+0xb2>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80018ea:	4632      	mov	r2, r6
 80018ec:	4649      	mov	r1, r9
 80018ee:	4620      	mov	r0, r4
 80018f0:	f7ff fe24 	bl	800153c <I2C_WaitOnSTOPFlagUntilTimeout>
 80018f4:	b188      	cbz	r0, 800191a <HAL_I2C_Mem_Read+0x14a>
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80018f6:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80018f8:	e7b1      	b.n	800185e <HAL_I2C_Mem_Read+0x8e>
      hi2c->XferSize = hi2c->XferCount;
 80018fa:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 80018fc:	9300      	str	r3, [sp, #0]
      hi2c->XferSize = hi2c->XferCount;
 80018fe:	b292      	uxth	r2, r2
 8001900:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8001902:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001906:	b2d2      	uxtb	r2, r2
 8001908:	e7b7      	b.n	800187a <HAL_I2C_Mem_Read+0xaa>
          hi2c->XferSize = hi2c->XferCount;
 800190a:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800190c:	9000      	str	r0, [sp, #0]
          hi2c->XferSize = hi2c->XferCount;
 800190e:	b292      	uxth	r2, r2
 8001910:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001912:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001916:	b2d2      	uxtb	r2, r2
 8001918:	e7df      	b.n	80018da <HAL_I2C_Mem_Read+0x10a>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800191a:	6823      	ldr	r3, [r4, #0]
 800191c:	2120      	movs	r1, #32
 800191e:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8001920:	685a      	ldr	r2, [r3, #4]
 8001922:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 8001926:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 800192a:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 800192e:	f022 0201 	bic.w	r2, r2, #1
 8001932:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8001934:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8001938:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800193c:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 8001940:	e759      	b.n	80017f6 <HAL_I2C_Mem_Read+0x26>
    return HAL_BUSY;
 8001942:	2002      	movs	r0, #2
 8001944:	e757      	b.n	80017f6 <HAL_I2C_Mem_Read+0x26>
 8001946:	bf00      	nop
 8001948:	80002400 	.word	0x80002400

0800194c <HAL_I2CEx_ConfigAnalogFilter>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800194c:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 8001950:	b2d2      	uxtb	r2, r2
 8001952:	2a20      	cmp	r2, #32
{
 8001954:	b510      	push	{r4, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001956:	d11d      	bne.n	8001994 <HAL_I2CEx_ConfigAnalogFilter+0x48>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001958:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 800195c:	2b01      	cmp	r3, #1
 800195e:	d019      	beq.n	8001994 <HAL_I2CEx_ConfigAnalogFilter+0x48>

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001960:	2324      	movs	r3, #36	; 0x24
 8001962:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001966:	6803      	ldr	r3, [r0, #0]
 8001968:	681c      	ldr	r4, [r3, #0]
 800196a:	f024 0401 	bic.w	r4, r4, #1
 800196e:	601c      	str	r4, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001970:	681c      	ldr	r4, [r3, #0]
 8001972:	f424 5480 	bic.w	r4, r4, #4096	; 0x1000
 8001976:	601c      	str	r4, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001978:	681c      	ldr	r4, [r3, #0]
 800197a:	4321      	orrs	r1, r4
 800197c:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800197e:	6819      	ldr	r1, [r3, #0]
 8001980:	f041 0101 	orr.w	r1, r1, #1
 8001984:	6019      	str	r1, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001986:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8001988:	f880 2041 	strb.w	r2, [r0, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 800198c:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 8001990:	4618      	mov	r0, r3
 8001992:	bd10      	pop	{r4, pc}
  }
  else
  {
    return HAL_BUSY;
 8001994:	2002      	movs	r0, #2
  }
}
 8001996:	bd10      	pop	{r4, pc}

08001998 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001998:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800199a:	f890 4041 	ldrb.w	r4, [r0, #65]	; 0x41
 800199e:	b2e4      	uxtb	r4, r4
 80019a0:	2c20      	cmp	r4, #32
 80019a2:	d11c      	bne.n	80019de <HAL_I2CEx_ConfigDigitalFilter+0x46>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80019a4:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80019a8:	2b01      	cmp	r3, #1
 80019aa:	d018      	beq.n	80019de <HAL_I2CEx_ConfigDigitalFilter+0x46>

    hi2c->State = HAL_I2C_STATE_BUSY;
 80019ac:	2324      	movs	r3, #36	; 0x24
 80019ae:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80019b2:	6803      	ldr	r3, [r0, #0]
 80019b4:	681a      	ldr	r2, [r3, #0]
 80019b6:	f022 0201 	bic.w	r2, r2, #1
 80019ba:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80019bc:	681a      	ldr	r2, [r3, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80019be:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80019c2:	ea42 2101 	orr.w	r1, r2, r1, lsl #8

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80019c6:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80019c8:	681a      	ldr	r2, [r3, #0]
 80019ca:	f042 0201 	orr.w	r2, r2, #1
 80019ce:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80019d0:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 80019d2:	f880 4041 	strb.w	r4, [r0, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 80019d6:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 80019da:	4618      	mov	r0, r3
 80019dc:	bd10      	pop	{r4, pc}
  }
  else
  {
    return HAL_BUSY;
 80019de:	2002      	movs	r0, #2
  }
}
 80019e0:	bd10      	pop	{r4, pc}

080019e2 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80019e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint32_t index = 0U;
  
  /* Check the PCD handle allocation */
  if(hpcd == NULL)
 80019e6:	4604      	mov	r4, r0
{
 80019e8:	b08a      	sub	sp, #40	; 0x28
  if(hpcd == NULL)
 80019ea:	2800      	cmp	r0, #0
 80019ec:	d07c      	beq.n	8001ae8 <HAL_PCD_Init+0x106>
  }
  
  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));
  
  if(hpcd->State == HAL_PCD_STATE_RESET)
 80019ee:	f890 3385 	ldrb.w	r3, [r0, #901]	; 0x385
 80019f2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80019f6:	b91b      	cbnz	r3, 8001a00 <HAL_PCD_Init+0x1e>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80019f8:	f880 2384 	strb.w	r2, [r0, #900]	; 0x384

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80019fc:	f003 f950 	bl	8004ca0 <HAL_PCD_MspInit>
  }

  hpcd->State = HAL_PCD_STATE_BUSY;

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001a00:	4625      	mov	r5, r4
  hpcd->State = HAL_PCD_STATE_BUSY;
 8001a02:	2303      	movs	r3, #3
  __HAL_PCD_DISABLE(hpcd);
 8001a04:	f855 0b10 	ldr.w	r0, [r5], #16
  hpcd->State = HAL_PCD_STATE_BUSY;
 8001a08:	f884 3385 	strb.w	r3, [r4, #901]	; 0x385
  __HAL_PCD_DISABLE(hpcd);
 8001a0c:	f001 fe53 	bl	80036b6 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  USB_CoreInit(hpcd->Instance, hpcd->Init);
 8001a10:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001a12:	466e      	mov	r6, sp
 8001a14:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8001a16:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001a18:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8001a1a:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001a1e:	e886 0003 	stmia.w	r6, {r0, r1}
 8001a22:	f104 0804 	add.w	r8, r4, #4
 8001a26:	e898 000e 	ldmia.w	r8, {r1, r2, r3}
 8001a2a:	6820      	ldr	r0, [r4, #0]
 8001a2c:	f001 fe2f 	bl	800368e <USB_CoreInit>

  /* Force Device Mode*/
  USB_SetCurrentMode(hpcd->Instance , USB_DEVICE_MODE);
 8001a30:	2100      	movs	r1, #0
 8001a32:	6820      	ldr	r0, [r4, #0]
 8001a34:	f001 fe45 	bl	80036c2 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (index = 0; index < hpcd->Init.dev_endpoints ; index++)
 8001a38:	2200      	movs	r2, #0
 8001a3a:	6860      	ldr	r0, [r4, #4]
 8001a3c:	f104 033c 	add.w	r3, r4, #60	; 0x3c
 8001a40:	f104 0510 	add.w	r5, r4, #16
  {
    /* Init ep structure */
    hpcd->IN_ep[index].is_in = 1;
 8001a44:	2601      	movs	r6, #1
    hpcd->IN_ep[index].num = index;
    hpcd->IN_ep[index].tx_fifo_num = index;
    /* Control until ep is activated */
    hpcd->IN_ep[index].type = EP_TYPE_CTRL;
 8001a46:	4611      	mov	r1, r2
  for (index = 0; index < hpcd->Init.dev_endpoints ; index++)
 8001a48:	4282      	cmp	r2, r0
 8001a4a:	f103 031c 	add.w	r3, r3, #28
 8001a4e:	d13b      	bne.n	8001ac8 <HAL_PCD_Init+0xe6>
 8001a50:	2200      	movs	r2, #0
 8001a52:	4623      	mov	r3, r4
    hpcd->IN_ep[index].xfer_len = 0;
  }
  
  for (index = 0; index < 15 ; index++)
  {
    hpcd->OUT_ep[index].is_in = 0;
 8001a54:	4617      	mov	r7, r2
    hpcd->OUT_ep[index].num = index;
 8001a56:	f883 21e0 	strb.w	r2, [r3, #480]	; 0x1e0
    hpcd->IN_ep[index].tx_fifo_num = index;
 8001a5a:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
  for (index = 0; index < 15 ; index++)
 8001a5e:	3201      	adds	r2, #1
 8001a60:	2a0f      	cmp	r2, #15
    hpcd->OUT_ep[index].is_in = 0;
 8001a62:	f883 71e1 	strb.w	r7, [r3, #481]	; 0x1e1
    /* Control until ep is activated */
    hpcd->OUT_ep[index].type = EP_TYPE_CTRL;
 8001a66:	f883 71e3 	strb.w	r7, [r3, #483]	; 0x1e3
    hpcd->OUT_ep[index].maxpacket = 0;
 8001a6a:	f8c3 71e8 	str.w	r7, [r3, #488]	; 0x1e8
    hpcd->OUT_ep[index].xfer_buff = 0;
 8001a6e:	f8c3 71ec 	str.w	r7, [r3, #492]	; 0x1ec
    hpcd->OUT_ep[index].xfer_len = 0;
 8001a72:	f8c3 71f4 	str.w	r7, [r3, #500]	; 0x1f4
 8001a76:	f103 031c 	add.w	r3, r3, #28
  for (index = 0; index < 15 ; index++)
 8001a7a:	d1ec      	bne.n	8001a56 <HAL_PCD_Init+0x74>
  }

  /* Init Device */
  USB_DevInit(hpcd->Instance, hpcd->Init);
 8001a7c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001a7e:	466e      	mov	r6, sp
 8001a80:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8001a82:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001a84:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8001a86:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001a8a:	e886 0003 	stmia.w	r6, {r0, r1}
 8001a8e:	e898 000e 	ldmia.w	r8, {r1, r2, r3}
 8001a92:	6820      	ldr	r0, [r4, #0]
 8001a94:	f001 fe2c 	bl	80036f0 <USB_DevInit>

  hpcd->USB_Address = 0;
  
  hpcd->State= HAL_PCD_STATE_READY;
 8001a98:	2301      	movs	r3, #1
  hpcd->USB_Address = 0;
 8001a9a:	f884 7038 	strb.w	r7, [r4, #56]	; 0x38
  hpcd->State= HAL_PCD_STATE_READY;
 8001a9e:	f884 3385 	strb.w	r3, [r4, #901]	; 0x385
  
   /* Activate LPM */
  if (hpcd->Init.lpm_enable ==1)
 8001aa2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001aa4:	2b01      	cmp	r3, #1
 8001aa6:	d102      	bne.n	8001aae <HAL_PCD_Init+0xcc>
  {
    HAL_PCDEx_ActivateLPM(hpcd);
 8001aa8:	4620      	mov	r0, r4
 8001aaa:	f000 f81f 	bl	8001aec <HAL_PCDEx_ActivateLPM>
  }  
  /* Activate Battery charging */
  if (hpcd->Init.battery_charging_enable ==1)
 8001aae:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001ab0:	2b01      	cmp	r3, #1
 8001ab2:	d102      	bne.n	8001aba <HAL_PCD_Init+0xd8>
  {
    HAL_PCDEx_ActivateBCD(hpcd);
 8001ab4:	4620      	mov	r0, r4
 8001ab6:	f000 f82c 	bl	8001b12 <HAL_PCDEx_ActivateBCD>
  }
  USB_DevDisconnect (hpcd->Instance);  
 8001aba:	6820      	ldr	r0, [r4, #0]
 8001abc:	f001 fed9 	bl	8003872 <USB_DevDisconnect>
  return HAL_OK;
 8001ac0:	2000      	movs	r0, #0
}
 8001ac2:	b00a      	add	sp, #40	; 0x28
 8001ac4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    hpcd->IN_ep[index].num = index;
 8001ac8:	f803 2c1c 	strb.w	r2, [r3, #-28]
    hpcd->IN_ep[index].tx_fifo_num = index;
 8001acc:	f823 2c16 	strh.w	r2, [r3, #-22]
    hpcd->IN_ep[index].is_in = 1;
 8001ad0:	f803 6c1b 	strb.w	r6, [r3, #-27]
    hpcd->IN_ep[index].type = EP_TYPE_CTRL;
 8001ad4:	f803 1c19 	strb.w	r1, [r3, #-25]
    hpcd->IN_ep[index].maxpacket =  0;
 8001ad8:	f843 1c14 	str.w	r1, [r3, #-20]
    hpcd->IN_ep[index].xfer_buff = 0;
 8001adc:	f843 1c10 	str.w	r1, [r3, #-16]
    hpcd->IN_ep[index].xfer_len = 0;
 8001ae0:	f843 1c08 	str.w	r1, [r3, #-8]
  for (index = 0; index < hpcd->Init.dev_endpoints ; index++)
 8001ae4:	3201      	adds	r2, #1
 8001ae6:	e7af      	b.n	8001a48 <HAL_PCD_Init+0x66>
    return HAL_ERROR;
 8001ae8:	2001      	movs	r0, #1
 8001aea:	e7ea      	b.n	8001ac2 <HAL_PCD_Init+0xe0>

08001aec <HAL_PCDEx_ActivateLPM>:
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;  
 8001aec:	6802      	ldr	r2, [r0, #0]
{
 8001aee:	4603      	mov	r3, r0
  
  hpcd->lpm_active = ENABLE;
 8001af0:	2101      	movs	r1, #1
 8001af2:	f8c0 13c0 	str.w	r1, [r0, #960]	; 0x3c0
  hpcd->LPM_State = LPM_L0;
 8001af6:	2000      	movs	r0, #0
 8001af8:	f883 03b8 	strb.w	r0, [r3, #952]	; 0x3b8
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8001afc:	6993      	ldr	r3, [r2, #24]
 8001afe:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8001b02:	6193      	str	r3, [r2, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8001b04:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8001b06:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b0a:	f043 0303 	orr.w	r3, r3, #3
 8001b0e:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;  
}
 8001b10:	4770      	bx	lr

08001b12 <HAL_PCDEx_ActivateBCD>:
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateBCD(PCD_HandleTypeDef *hpcd)
{
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;  
 8001b12:	6802      	ldr	r2, [r0, #0]

  hpcd->battery_charging_active = ENABLE; 
 8001b14:	2301      	movs	r3, #1
 8001b16:	f8c0 33c4 	str.w	r3, [r0, #964]	; 0x3c4
  USBx->GCCFG |= (USB_OTG_GCCFG_BCDEN);
 8001b1a:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8001b1c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b20:	6393      	str	r3, [r2, #56]	; 0x38
  
  return HAL_OK;  
}
 8001b22:	2000      	movs	r0, #0
 8001b24:	4770      	bx	lr
	...

08001b28 <HAL_PWREx_GetVoltageRange>:
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001b28:	4b02      	ldr	r3, [pc, #8]	; (8001b34 <HAL_PWREx_GetVoltageRange+0xc>)
 8001b2a:	6818      	ldr	r0, [r3, #0]
#endif  
}
 8001b2c:	f400 60c0 	and.w	r0, r0, #1536	; 0x600
 8001b30:	4770      	bx	lr
 8001b32:	bf00      	nop
 8001b34:	40007000 	.word	0x40007000

08001b38 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.                    
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001b38:	4b16      	ldr	r3, [pc, #88]	; (8001b94 <HAL_PWREx_ControlVoltageScaling+0x5c>)
#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001b3a:	681a      	ldr	r2, [r3, #0]
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001b3c:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001b40:	f402 62c0 	and.w	r2, r2, #1536	; 0x600
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001b44:	d11a      	bne.n	8001b7c <HAL_PWREx_ControlVoltageScaling+0x44>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001b46:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 8001b4a:	d013      	beq.n	8001b74 <HAL_PWREx_ControlVoltageScaling+0x3c>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001b4c:	681a      	ldr	r2, [r3, #0]
      
      /* Wait until VOSF is cleared */      
      wait_loop_index = (PWR_FLAG_SETTING_DELAY_US * (SystemCoreClock / 1000000));
 8001b4e:	4912      	ldr	r1, [pc, #72]	; (8001b98 <HAL_PWREx_ControlVoltageScaling+0x60>)
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001b50:	f422 62c0 	bic.w	r2, r2, #1536	; 0x600
 8001b54:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001b58:	601a      	str	r2, [r3, #0]
      wait_loop_index = (PWR_FLAG_SETTING_DELAY_US * (SystemCoreClock / 1000000));
 8001b5a:	4a10      	ldr	r2, [pc, #64]	; (8001b9c <HAL_PWREx_ControlVoltageScaling+0x64>)
 8001b5c:	6812      	ldr	r2, [r2, #0]
 8001b5e:	fbb2 f1f1 	udiv	r1, r2, r1
 8001b62:	2232      	movs	r2, #50	; 0x32
 8001b64:	434a      	muls	r2, r1
      while ((wait_loop_index != 0) && (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)))
 8001b66:	b112      	cbz	r2, 8001b6e <HAL_PWREx_ControlVoltageScaling+0x36>
 8001b68:	6959      	ldr	r1, [r3, #20]
 8001b6a:	0549      	lsls	r1, r1, #21
 8001b6c:	d404      	bmi.n	8001b78 <HAL_PWREx_ControlVoltageScaling+0x40>
      {
        wait_loop_index--;
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001b6e:	695b      	ldr	r3, [r3, #20]
 8001b70:	055b      	lsls	r3, r3, #21
 8001b72:	d40d      	bmi.n	8001b90 <HAL_PWREx_ControlVoltageScaling+0x58>
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif  
  
  return HAL_OK;
 8001b74:	2000      	movs	r0, #0
 8001b76:	4770      	bx	lr
        wait_loop_index--;
 8001b78:	3a01      	subs	r2, #1
 8001b7a:	e7f4      	b.n	8001b66 <HAL_PWREx_ControlVoltageScaling+0x2e>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001b7c:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001b80:	bf1f      	itttt	ne
 8001b82:	681a      	ldrne	r2, [r3, #0]
 8001b84:	f422 62c0 	bicne.w	r2, r2, #1536	; 0x600
 8001b88:	f442 6280 	orrne.w	r2, r2, #1024	; 0x400
 8001b8c:	601a      	strne	r2, [r3, #0]
 8001b8e:	e7f1      	b.n	8001b74 <HAL_PWREx_ControlVoltageScaling+0x3c>
        return HAL_TIMEOUT;
 8001b90:	2003      	movs	r0, #3
}  
 8001b92:	4770      	bx	lr
 8001b94:	40007000 	.word	0x40007000
 8001b98:	000f4240 	.word	0x000f4240
 8001b9c:	20000058 	.word	0x20000058

08001ba0 <HAL_PWREx_EnableVddUSB>:
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.  
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8001ba0:	4a02      	ldr	r2, [pc, #8]	; (8001bac <HAL_PWREx_EnableVddUSB+0xc>)
 8001ba2:	6853      	ldr	r3, [r2, #4]
 8001ba4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001ba8:	6053      	str	r3, [r2, #4]
 8001baa:	4770      	bx	lr
 8001bac:	40007000 	.word	0x40007000

08001bb0 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8001bb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001bb4:	9d06      	ldr	r5, [sp, #24]
 8001bb6:	4604      	mov	r4, r0
 8001bb8:	460f      	mov	r7, r1
 8001bba:	4616      	mov	r6, r2
 8001bbc:	4698      	mov	r8, r3
  /* Wait until flag is in expected state */    
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8001bbe:	6821      	ldr	r1, [r4, #0]
 8001bc0:	688a      	ldr	r2, [r1, #8]
 8001bc2:	423a      	tst	r2, r7
 8001bc4:	bf14      	ite	ne
 8001bc6:	2201      	movne	r2, #1
 8001bc8:	2200      	moveq	r2, #0
 8001bca:	42b2      	cmp	r2, r6
 8001bcc:	d102      	bne.n	8001bd4 <QSPI_WaitFlagStateUntilTimeout+0x24>
        
        return HAL_ERROR;
      }
    }
  }
  return HAL_OK;
 8001bce:	2000      	movs	r0, #0
}
 8001bd0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (Timeout != HAL_MAX_DELAY)
 8001bd4:	1c6b      	adds	r3, r5, #1
 8001bd6:	d0f3      	beq.n	8001bc0 <QSPI_WaitFlagStateUntilTimeout+0x10>
      if((Timeout == 0) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001bd8:	b94d      	cbnz	r5, 8001bee <QSPI_WaitFlagStateUntilTimeout+0x3e>
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8001bda:	2304      	movs	r3, #4
 8001bdc:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8001be0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001be2:	f043 0301 	orr.w	r3, r3, #1
 8001be6:	63e3      	str	r3, [r4, #60]	; 0x3c
 8001be8:	2001      	movs	r0, #1
 8001bea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if((Timeout == 0) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001bee:	f7ff f8c9 	bl	8000d84 <HAL_GetTick>
 8001bf2:	eba0 0008 	sub.w	r0, r0, r8
 8001bf6:	4285      	cmp	r5, r0
 8001bf8:	d2e1      	bcs.n	8001bbe <QSPI_WaitFlagStateUntilTimeout+0xe>
 8001bfa:	e7ee      	b.n	8001bda <QSPI_WaitFlagStateUntilTimeout+0x2a>

08001bfc <HAL_QSPI_Init>:
{
 8001bfc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8001bfe:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001c00:	f7ff f8c0 	bl	8000d84 <HAL_GetTick>
 8001c04:	4605      	mov	r5, r0
  if(hqspi == NULL)
 8001c06:	2c00      	cmp	r4, #0
 8001c08:	d049      	beq.n	8001c9e <HAL_QSPI_Init+0xa2>
  __HAL_LOCK(hqspi);
 8001c0a:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
 8001c0e:	2b01      	cmp	r3, #1
 8001c10:	d047      	beq.n	8001ca2 <HAL_QSPI_Init+0xa6>
 8001c12:	2301      	movs	r3, #1
 8001c14:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8001c18:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 8001c1c:	f002 03ff 	and.w	r3, r2, #255	; 0xff
 8001c20:	b93a      	cbnz	r2, 8001c32 <HAL_QSPI_Init+0x36>
    hqspi->Lock = HAL_UNLOCKED;
 8001c22:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
    HAL_QSPI_MspInit(hqspi);
 8001c26:	4620      	mov	r0, r4
 8001c28:	f002 fe52 	bl	80048d0 <HAL_QSPI_MspInit>
  hqspi->Timeout = Timeout;
 8001c2c:	f241 3388 	movw	r3, #5000	; 0x1388
 8001c30:	6423      	str	r3, [r4, #64]	; 0x40
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES, 
 8001c32:	6820      	ldr	r0, [r4, #0]
 8001c34:	68a1      	ldr	r1, [r4, #8]
 8001c36:	6802      	ldr	r2, [r0, #0]
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8001c38:	6c23      	ldr	r3, [r4, #64]	; 0x40
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES, 
 8001c3a:	3901      	subs	r1, #1
 8001c3c:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
 8001c40:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001c44:	6002      	str	r2, [r0, #0]
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8001c46:	2120      	movs	r1, #32
 8001c48:	9300      	str	r3, [sp, #0]
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	462b      	mov	r3, r5
 8001c4e:	4620      	mov	r0, r4
 8001c50:	f7ff ffae 	bl	8001bb0 <QSPI_WaitFlagStateUntilTimeout>
  if(status == HAL_OK)
 8001c54:	b9f0      	cbnz	r0, 8001c94 <HAL_QSPI_Init+0x98>
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT), 
 8001c56:	6822      	ldr	r2, [r4, #0]
 8001c58:	6865      	ldr	r5, [r4, #4]
 8001c5a:	6811      	ldr	r1, [r2, #0]
 8001c5c:	68e3      	ldr	r3, [r4, #12]
 8001c5e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8001c62:	ea43 6305 	orr.w	r3, r3, r5, lsl #24
 8001c66:	f021 0110 	bic.w	r1, r1, #16
 8001c6a:	430b      	orrs	r3, r1
 8001c6c:	6013      	str	r3, [r2, #0]
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE), 
 8001c6e:	69a1      	ldr	r1, [r4, #24]
 8001c70:	6963      	ldr	r3, [r4, #20]
 8001c72:	6855      	ldr	r5, [r2, #4]
 8001c74:	430b      	orrs	r3, r1
 8001c76:	6921      	ldr	r1, [r4, #16]
 8001c78:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8001c7c:	490a      	ldr	r1, [pc, #40]	; (8001ca8 <HAL_QSPI_Init+0xac>)
 8001c7e:	4029      	ands	r1, r5
 8001c80:	430b      	orrs	r3, r1
 8001c82:	6053      	str	r3, [r2, #4]
    __HAL_QSPI_ENABLE(hqspi);
 8001c84:	6813      	ldr	r3, [r2, #0]
 8001c86:	f043 0301 	orr.w	r3, r3, #1
 8001c8a:	6013      	str	r3, [r2, #0]
    hqspi->State = HAL_QSPI_STATE_READY;
 8001c8c:	2301      	movs	r3, #1
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;  
 8001c8e:	63e0      	str	r0, [r4, #60]	; 0x3c
    hqspi->State = HAL_QSPI_STATE_READY;
 8001c90:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UNLOCK(hqspi);
 8001c94:	2300      	movs	r3, #0
 8001c96:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
}
 8001c9a:	b003      	add	sp, #12
 8001c9c:	bd30      	pop	{r4, r5, pc}
    return HAL_ERROR;
 8001c9e:	2001      	movs	r0, #1
 8001ca0:	e7fb      	b.n	8001c9a <HAL_QSPI_Init+0x9e>
  __HAL_LOCK(hqspi);
 8001ca2:	2002      	movs	r0, #2
 8001ca4:	e7f9      	b.n	8001c9a <HAL_QSPI_Init+0x9e>
 8001ca6:	bf00      	nop
 8001ca8:	ffe0f8fe 	.word	0xffe0f8fe

08001cac <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001cac:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint32_t vos = 0;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001cae:	4d1e      	ldr	r5, [pc, #120]	; (8001d28 <RCC_SetFlashLatencyFromMSIRange+0x7c>)
 8001cb0:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8001cb2:	00da      	lsls	r2, r3, #3
{
 8001cb4:	4604      	mov	r4, r0
  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001cb6:	d518      	bpl.n	8001cea <RCC_SetFlashLatencyFromMSIRange+0x3e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001cb8:	f7ff ff36 	bl	8001b28 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_ENABLE();
    vos = HAL_PWREx_GetVoltageRange();
    __HAL_RCC_PWR_CLK_DISABLE();
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001cbc:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8001cc0:	d123      	bne.n	8001d0a <RCC_SetFlashLatencyFromMSIRange+0x5e>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001cc2:	2c80      	cmp	r4, #128	; 0x80
 8001cc4:	d929      	bls.n	8001d1a <RCC_SetFlashLatencyFromMSIRange+0x6e>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001cc6:	2ca0      	cmp	r4, #160	; 0xa0
        latency = FLASH_LATENCY_2; /* 2WS */
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001cc8:	bf8c      	ite	hi
 8001cca:	2002      	movhi	r0, #2
 8001ccc:	2001      	movls	r0, #1
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001cce:	4a17      	ldr	r2, [pc, #92]	; (8001d2c <RCC_SetFlashLatencyFromMSIRange+0x80>)
 8001cd0:	6813      	ldr	r3, [r2, #0]
 8001cd2:	f023 0307 	bic.w	r3, r3, #7
 8001cd6:	4303      	orrs	r3, r0
 8001cd8:	6013      	str	r3, [r2, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY) != latency)
 8001cda:	6813      	ldr	r3, [r2, #0]
 8001cdc:	f003 0307 	and.w	r3, r3, #7
  {
    return HAL_ERROR;
  }

  return HAL_OK;
}
 8001ce0:	1a18      	subs	r0, r3, r0
 8001ce2:	bf18      	it	ne
 8001ce4:	2001      	movne	r0, #1
 8001ce6:	b003      	add	sp, #12
 8001ce8:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_PWR_CLK_ENABLE();
 8001cea:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8001cec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001cf0:	65ab      	str	r3, [r5, #88]	; 0x58
 8001cf2:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8001cf4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cf8:	9301      	str	r3, [sp, #4]
 8001cfa:	9b01      	ldr	r3, [sp, #4]
    vos = HAL_PWREx_GetVoltageRange();
 8001cfc:	f7ff ff14 	bl	8001b28 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_DISABLE();
 8001d00:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8001d02:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001d06:	65ab      	str	r3, [r5, #88]	; 0x58
 8001d08:	e7d8      	b.n	8001cbc <RCC_SetFlashLatencyFromMSIRange+0x10>
    if(msirange > RCC_MSIRANGE_8)
 8001d0a:	2c80      	cmp	r4, #128	; 0x80
 8001d0c:	d807      	bhi.n	8001d1e <RCC_SetFlashLatencyFromMSIRange+0x72>
      if(msirange == RCC_MSIRANGE_8)
 8001d0e:	d008      	beq.n	8001d22 <RCC_SetFlashLatencyFromMSIRange+0x76>
      else if(msirange == RCC_MSIRANGE_7)
 8001d10:	f1a4 0370 	sub.w	r3, r4, #112	; 0x70
 8001d14:	4258      	negs	r0, r3
 8001d16:	4158      	adcs	r0, r3
 8001d18:	e7d9      	b.n	8001cce <RCC_SetFlashLatencyFromMSIRange+0x22>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001d1a:	2000      	movs	r0, #0
 8001d1c:	e7d7      	b.n	8001cce <RCC_SetFlashLatencyFromMSIRange+0x22>
      latency = FLASH_LATENCY_3; /* 3WS */
 8001d1e:	2003      	movs	r0, #3
 8001d20:	e7d5      	b.n	8001cce <RCC_SetFlashLatencyFromMSIRange+0x22>
        latency = FLASH_LATENCY_2; /* 2WS */
 8001d22:	2002      	movs	r0, #2
 8001d24:	e7d3      	b.n	8001cce <RCC_SetFlashLatencyFromMSIRange+0x22>
 8001d26:	bf00      	nop
 8001d28:	40021000 	.word	0x40021000
 8001d2c:	40022000 	.word	0x40022000

08001d30 <HAL_RCC_GetSysClockFreq>:
  if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) ||
 8001d30:	4b2f      	ldr	r3, [pc, #188]	; (8001df0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001d32:	689a      	ldr	r2, [r3, #8]
 8001d34:	f012 0f0c 	tst.w	r2, #12
{
 8001d38:	b510      	push	{r4, lr}
  if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) ||
 8001d3a:	d009      	beq.n	8001d50 <HAL_RCC_GetSysClockFreq+0x20>
     ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)))
 8001d3c:	689a      	ldr	r2, [r3, #8]
 8001d3e:	f002 020c 	and.w	r2, r2, #12
  if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) ||
 8001d42:	2a0c      	cmp	r2, #12
 8001d44:	d12d      	bne.n	8001da2 <HAL_RCC_GetSysClockFreq+0x72>
     ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)))
 8001d46:	68da      	ldr	r2, [r3, #12]
 8001d48:	f002 0203 	and.w	r2, r2, #3
 8001d4c:	2a01      	cmp	r2, #1
 8001d4e:	d128      	bne.n	8001da2 <HAL_RCC_GetSysClockFreq+0x72>
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == RESET)
 8001d50:	681a      	ldr	r2, [r3, #0]
    msirange = MSIRangeTable[msirange];
 8001d52:	4928      	ldr	r1, [pc, #160]	; (8001df4 <HAL_RCC_GetSysClockFreq+0xc4>)
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == RESET)
 8001d54:	0712      	lsls	r2, r2, #28
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001d56:	bf55      	itete	pl
 8001d58:	f8d3 2094 	ldrpl.w	r2, [r3, #148]	; 0x94
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001d5c:	681a      	ldrmi	r2, [r3, #0]
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001d5e:	f3c2 2203 	ubfxpl	r2, r2, #8, #4
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001d62:	f3c2 1203 	ubfxmi	r2, r2, #4, #4
    msirange = MSIRangeTable[msirange];
 8001d66:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
    if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI)
 8001d6a:	6899      	ldr	r1, [r3, #8]
      sysclockfreq = msirange;
 8001d6c:	f011 0f0c 	tst.w	r1, #12
 8001d70:	bf0c      	ite	eq
 8001d72:	4610      	moveq	r0, r2
 8001d74:	2000      	movne	r0, #0
  if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8001d76:	6899      	ldr	r1, [r3, #8]
 8001d78:	f001 010c 	and.w	r1, r1, #12
 8001d7c:	290c      	cmp	r1, #12
 8001d7e:	d130      	bne.n	8001de2 <HAL_RCC_GetSysClockFreq+0xb2>
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001d80:	68dc      	ldr	r4, [r3, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001d82:	68d8      	ldr	r0, [r3, #12]
 8001d84:	f3c0 1002 	ubfx	r0, r0, #4, #3
 8001d88:	1c41      	adds	r1, r0, #1
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001d8a:	f004 0003 	and.w	r0, r4, #3
    switch (pllsource)
 8001d8e:	2802      	cmp	r0, #2
 8001d90:	d019      	beq.n	8001dc6 <HAL_RCC_GetSysClockFreq+0x96>
 8001d92:	2803      	cmp	r0, #3
 8001d94:	d026      	beq.n	8001de4 <HAL_RCC_GetSysClockFreq+0xb4>
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001d96:	fbb2 f2f1 	udiv	r2, r2, r1
 8001d9a:	68d8      	ldr	r0, [r3, #12]
 8001d9c:	f3c0 2006 	ubfx	r0, r0, #8, #7
 8001da0:	e017      	b.n	8001dd2 <HAL_RCC_GetSysClockFreq+0xa2>
  else if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001da2:	689a      	ldr	r2, [r3, #8]
 8001da4:	f002 020c 	and.w	r2, r2, #12
 8001da8:	2a04      	cmp	r2, #4
 8001daa:	d007      	beq.n	8001dbc <HAL_RCC_GetSysClockFreq+0x8c>
  else if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001dac:	689a      	ldr	r2, [r3, #8]
 8001dae:	f002 020c 	and.w	r2, r2, #12
 8001db2:	2a08      	cmp	r2, #8
 8001db4:	d104      	bne.n	8001dc0 <HAL_RCC_GetSysClockFreq+0x90>
    sysclockfreq = HSE_VALUE;
 8001db6:	4810      	ldr	r0, [pc, #64]	; (8001df8 <HAL_RCC_GetSysClockFreq+0xc8>)
  uint32_t msirange = 0U, pllvco = 0U, pllsource = 0U, pllr = 2U, pllm = 2U;
 8001db8:	2200      	movs	r2, #0
 8001dba:	e7dc      	b.n	8001d76 <HAL_RCC_GetSysClockFreq+0x46>
    sysclockfreq = HSI_VALUE;
 8001dbc:	480f      	ldr	r0, [pc, #60]	; (8001dfc <HAL_RCC_GetSysClockFreq+0xcc>)
 8001dbe:	e7fb      	b.n	8001db8 <HAL_RCC_GetSysClockFreq+0x88>
  uint32_t sysclockfreq = 0U;
 8001dc0:	2000      	movs	r0, #0
  uint32_t msirange = 0U, pllvco = 0U, pllsource = 0U, pllr = 2U, pllm = 2U;
 8001dc2:	4602      	mov	r2, r0
 8001dc4:	e7d7      	b.n	8001d76 <HAL_RCC_GetSysClockFreq+0x46>
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001dc6:	68da      	ldr	r2, [r3, #12]
 8001dc8:	480c      	ldr	r0, [pc, #48]	; (8001dfc <HAL_RCC_GetSysClockFreq+0xcc>)
 8001dca:	f3c2 2206 	ubfx	r2, r2, #8, #7
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001dce:	fbb0 f0f1 	udiv	r0, r0, r1
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001dd2:	68db      	ldr	r3, [r3, #12]
 8001dd4:	f3c3 6341 	ubfx	r3, r3, #25, #2
 8001dd8:	3301      	adds	r3, #1
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001dda:	4350      	muls	r0, r2
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001ddc:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco/pllr;
 8001dde:	fbb0 f0f3 	udiv	r0, r0, r3
}
 8001de2:	bd10      	pop	{r4, pc}
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001de4:	68da      	ldr	r2, [r3, #12]
 8001de6:	4804      	ldr	r0, [pc, #16]	; (8001df8 <HAL_RCC_GetSysClockFreq+0xc8>)
 8001de8:	f3c2 2206 	ubfx	r2, r2, #8, #7
 8001dec:	e7ef      	b.n	8001dce <HAL_RCC_GetSysClockFreq+0x9e>
 8001dee:	bf00      	nop
 8001df0:	40021000 	.word	0x40021000
 8001df4:	08005aa4 	.word	0x08005aa4
 8001df8:	007a1200 	.word	0x007a1200
 8001dfc:	00f42400 	.word	0x00f42400

08001e00 <HAL_RCC_OscConfig>:
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001e00:	6803      	ldr	r3, [r0, #0]
{
 8001e02:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8001e06:	4605      	mov	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001e08:	06d8      	lsls	r0, r3, #27
 8001e0a:	d53b      	bpl.n	8001e84 <HAL_RCC_OscConfig+0x84>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) )
 8001e0c:	4ca9      	ldr	r4, [pc, #676]	; (80020b4 <HAL_RCC_OscConfig+0x2b4>)
 8001e0e:	68a3      	ldr	r3, [r4, #8]
 8001e10:	f013 0f0c 	tst.w	r3, #12
 8001e14:	d160      	bne.n	8001ed8 <HAL_RCC_OscConfig+0xd8>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != RESET) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001e16:	6823      	ldr	r3, [r4, #0]
 8001e18:	0799      	lsls	r1, r3, #30
 8001e1a:	d505      	bpl.n	8001e28 <HAL_RCC_OscConfig+0x28>
 8001e1c:	69ab      	ldr	r3, [r5, #24]
 8001e1e:	b91b      	cbnz	r3, 8001e28 <HAL_RCC_OscConfig+0x28>
        return HAL_ERROR;
 8001e20:	2001      	movs	r0, #1
}
 8001e22:	b002      	add	sp, #8
 8001e24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001e28:	6823      	ldr	r3, [r4, #0]
 8001e2a:	6a28      	ldr	r0, [r5, #32]
 8001e2c:	071a      	lsls	r2, r3, #28
 8001e2e:	bf56      	itet	pl
 8001e30:	f8d4 3094 	ldrpl.w	r3, [r4, #148]	; 0x94
 8001e34:	6823      	ldrmi	r3, [r4, #0]
 8001e36:	091b      	lsrpl	r3, r3, #4
 8001e38:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001e3c:	4283      	cmp	r3, r0
 8001e3e:	d236      	bcs.n	8001eae <HAL_RCC_OscConfig+0xae>
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001e40:	f7ff ff34 	bl	8001cac <RCC_SetFlashLatencyFromMSIRange>
 8001e44:	2800      	cmp	r0, #0
 8001e46:	d1eb      	bne.n	8001e20 <HAL_RCC_OscConfig+0x20>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001e48:	6823      	ldr	r3, [r4, #0]
 8001e4a:	f043 0308 	orr.w	r3, r3, #8
 8001e4e:	6023      	str	r3, [r4, #0]
 8001e50:	6823      	ldr	r3, [r4, #0]
 8001e52:	6a2a      	ldr	r2, [r5, #32]
 8001e54:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001e58:	4313      	orrs	r3, r2
 8001e5a:	6023      	str	r3, [r4, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001e5c:	6863      	ldr	r3, [r4, #4]
 8001e5e:	69ea      	ldr	r2, [r5, #28]
 8001e60:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001e64:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001e68:	6063      	str	r3, [r4, #4]
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001e6a:	f7ff ff61 	bl	8001d30 <HAL_RCC_GetSysClockFreq>
 8001e6e:	68a3      	ldr	r3, [r4, #8]
 8001e70:	4a91      	ldr	r2, [pc, #580]	; (80020b8 <HAL_RCC_OscConfig+0x2b8>)
 8001e72:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001e76:	5cd3      	ldrb	r3, [r2, r3]
 8001e78:	40d8      	lsrs	r0, r3
 8001e7a:	4b90      	ldr	r3, [pc, #576]	; (80020bc <HAL_RCC_OscConfig+0x2bc>)
 8001e7c:	6018      	str	r0, [r3, #0]
        HAL_InitTick (TICK_INT_PRIORITY);
 8001e7e:	2000      	movs	r0, #0
 8001e80:	f7fe ff58 	bl	8000d34 <HAL_InitTick>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e84:	682b      	ldr	r3, [r5, #0]
 8001e86:	07de      	lsls	r6, r3, #31
 8001e88:	d45b      	bmi.n	8001f42 <HAL_RCC_OscConfig+0x142>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001e8a:	682b      	ldr	r3, [r5, #0]
 8001e8c:	079c      	lsls	r4, r3, #30
 8001e8e:	f100 80a3 	bmi.w	8001fd8 <HAL_RCC_OscConfig+0x1d8>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001e92:	682b      	ldr	r3, [r5, #0]
 8001e94:	0719      	lsls	r1, r3, #28
 8001e96:	f100 80e1 	bmi.w	800205c <HAL_RCC_OscConfig+0x25c>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001e9a:	682b      	ldr	r3, [r5, #0]
 8001e9c:	075a      	lsls	r2, r3, #29
 8001e9e:	f100 810f 	bmi.w	80020c0 <HAL_RCC_OscConfig+0x2c0>
  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001ea2:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 8001ea4:	2a00      	cmp	r2, #0
 8001ea6:	f040 8176 	bne.w	8002196 <HAL_RCC_OscConfig+0x396>
  return HAL_OK;
 8001eaa:	2000      	movs	r0, #0
 8001eac:	e7b9      	b.n	8001e22 <HAL_RCC_OscConfig+0x22>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001eae:	6823      	ldr	r3, [r4, #0]
 8001eb0:	f043 0308 	orr.w	r3, r3, #8
 8001eb4:	6023      	str	r3, [r4, #0]
 8001eb6:	6823      	ldr	r3, [r4, #0]
 8001eb8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001ebc:	4303      	orrs	r3, r0
 8001ebe:	6023      	str	r3, [r4, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001ec0:	6863      	ldr	r3, [r4, #4]
 8001ec2:	69ea      	ldr	r2, [r5, #28]
 8001ec4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001ec8:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001ecc:	6063      	str	r3, [r4, #4]
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001ece:	f7ff feed 	bl	8001cac <RCC_SetFlashLatencyFromMSIRange>
 8001ed2:	2800      	cmp	r0, #0
 8001ed4:	d0c9      	beq.n	8001e6a <HAL_RCC_OscConfig+0x6a>
 8001ed6:	e7a3      	b.n	8001e20 <HAL_RCC_OscConfig+0x20>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001ed8:	69ab      	ldr	r3, [r5, #24]
 8001eda:	b313      	cbz	r3, 8001f22 <HAL_RCC_OscConfig+0x122>
        __HAL_RCC_MSI_ENABLE();
 8001edc:	6823      	ldr	r3, [r4, #0]
 8001ede:	f043 0301 	orr.w	r3, r3, #1
 8001ee2:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001ee4:	f7fe ff4e 	bl	8000d84 <HAL_GetTick>
 8001ee8:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RESET)
 8001eea:	6823      	ldr	r3, [r4, #0]
 8001eec:	079b      	lsls	r3, r3, #30
 8001eee:	d511      	bpl.n	8001f14 <HAL_RCC_OscConfig+0x114>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001ef0:	6823      	ldr	r3, [r4, #0]
 8001ef2:	f043 0308 	orr.w	r3, r3, #8
 8001ef6:	6023      	str	r3, [r4, #0]
 8001ef8:	6823      	ldr	r3, [r4, #0]
 8001efa:	6a2a      	ldr	r2, [r5, #32]
 8001efc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001f00:	4313      	orrs	r3, r2
 8001f02:	6023      	str	r3, [r4, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001f04:	6863      	ldr	r3, [r4, #4]
 8001f06:	69ea      	ldr	r2, [r5, #28]
 8001f08:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001f0c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001f10:	6063      	str	r3, [r4, #4]
 8001f12:	e7b7      	b.n	8001e84 <HAL_RCC_OscConfig+0x84>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001f14:	f7fe ff36 	bl	8000d84 <HAL_GetTick>
 8001f18:	1b80      	subs	r0, r0, r6
 8001f1a:	2802      	cmp	r0, #2
 8001f1c:	d9e5      	bls.n	8001eea <HAL_RCC_OscConfig+0xea>
            return HAL_TIMEOUT;
 8001f1e:	2003      	movs	r0, #3
 8001f20:	e77f      	b.n	8001e22 <HAL_RCC_OscConfig+0x22>
        __HAL_RCC_MSI_DISABLE();
 8001f22:	6823      	ldr	r3, [r4, #0]
 8001f24:	f023 0301 	bic.w	r3, r3, #1
 8001f28:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001f2a:	f7fe ff2b 	bl	8000d84 <HAL_GetTick>
 8001f2e:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != RESET)
 8001f30:	6823      	ldr	r3, [r4, #0]
 8001f32:	079f      	lsls	r7, r3, #30
 8001f34:	d5a6      	bpl.n	8001e84 <HAL_RCC_OscConfig+0x84>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001f36:	f7fe ff25 	bl	8000d84 <HAL_GetTick>
 8001f3a:	1b80      	subs	r0, r0, r6
 8001f3c:	2802      	cmp	r0, #2
 8001f3e:	d9f7      	bls.n	8001f30 <HAL_RCC_OscConfig+0x130>
 8001f40:	e7ed      	b.n	8001f1e <HAL_RCC_OscConfig+0x11e>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||
 8001f42:	4c5c      	ldr	r4, [pc, #368]	; (80020b4 <HAL_RCC_OscConfig+0x2b4>)
 8001f44:	68a3      	ldr	r3, [r4, #8]
 8001f46:	f003 030c 	and.w	r3, r3, #12
 8001f4a:	2b08      	cmp	r3, #8
 8001f4c:	d009      	beq.n	8001f62 <HAL_RCC_OscConfig+0x162>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001f4e:	68a3      	ldr	r3, [r4, #8]
 8001f50:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||
 8001f54:	2b0c      	cmp	r3, #12
 8001f56:	d10b      	bne.n	8001f70 <HAL_RCC_OscConfig+0x170>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001f58:	68e3      	ldr	r3, [r4, #12]
 8001f5a:	f003 0303 	and.w	r3, r3, #3
 8001f5e:	2b03      	cmp	r3, #3
 8001f60:	d106      	bne.n	8001f70 <HAL_RCC_OscConfig+0x170>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f62:	6823      	ldr	r3, [r4, #0]
 8001f64:	0398      	lsls	r0, r3, #14
 8001f66:	d590      	bpl.n	8001e8a <HAL_RCC_OscConfig+0x8a>
 8001f68:	686b      	ldr	r3, [r5, #4]
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d18d      	bne.n	8001e8a <HAL_RCC_OscConfig+0x8a>
 8001f6e:	e757      	b.n	8001e20 <HAL_RCC_OscConfig+0x20>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f70:	686b      	ldr	r3, [r5, #4]
 8001f72:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f76:	d110      	bne.n	8001f9a <HAL_RCC_OscConfig+0x19a>
 8001f78:	6823      	ldr	r3, [r4, #0]
 8001f7a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f7e:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001f80:	f7fe ff00 	bl	8000d84 <HAL_GetTick>
 8001f84:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == RESET)
 8001f86:	6823      	ldr	r3, [r4, #0]
 8001f88:	0399      	lsls	r1, r3, #14
 8001f8a:	f53f af7e 	bmi.w	8001e8a <HAL_RCC_OscConfig+0x8a>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f8e:	f7fe fef9 	bl	8000d84 <HAL_GetTick>
 8001f92:	1b80      	subs	r0, r0, r6
 8001f94:	2864      	cmp	r0, #100	; 0x64
 8001f96:	d9f6      	bls.n	8001f86 <HAL_RCC_OscConfig+0x186>
 8001f98:	e7c1      	b.n	8001f1e <HAL_RCC_OscConfig+0x11e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f9a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001f9e:	d104      	bne.n	8001faa <HAL_RCC_OscConfig+0x1aa>
 8001fa0:	6823      	ldr	r3, [r4, #0]
 8001fa2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001fa6:	6023      	str	r3, [r4, #0]
 8001fa8:	e7e6      	b.n	8001f78 <HAL_RCC_OscConfig+0x178>
 8001faa:	6822      	ldr	r2, [r4, #0]
 8001fac:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001fb0:	6022      	str	r2, [r4, #0]
 8001fb2:	6822      	ldr	r2, [r4, #0]
 8001fb4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001fb8:	6022      	str	r2, [r4, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d1e0      	bne.n	8001f80 <HAL_RCC_OscConfig+0x180>
        tickstart = HAL_GetTick();
 8001fbe:	f7fe fee1 	bl	8000d84 <HAL_GetTick>
 8001fc2:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 8001fc4:	6823      	ldr	r3, [r4, #0]
 8001fc6:	039a      	lsls	r2, r3, #14
 8001fc8:	f57f af5f 	bpl.w	8001e8a <HAL_RCC_OscConfig+0x8a>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001fcc:	f7fe feda 	bl	8000d84 <HAL_GetTick>
 8001fd0:	1b80      	subs	r0, r0, r6
 8001fd2:	2864      	cmp	r0, #100	; 0x64
 8001fd4:	d9f6      	bls.n	8001fc4 <HAL_RCC_OscConfig+0x1c4>
 8001fd6:	e7a2      	b.n	8001f1e <HAL_RCC_OscConfig+0x11e>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||
 8001fd8:	4c36      	ldr	r4, [pc, #216]	; (80020b4 <HAL_RCC_OscConfig+0x2b4>)
 8001fda:	68a3      	ldr	r3, [r4, #8]
 8001fdc:	f003 030c 	and.w	r3, r3, #12
 8001fe0:	2b04      	cmp	r3, #4
 8001fe2:	d009      	beq.n	8001ff8 <HAL_RCC_OscConfig+0x1f8>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001fe4:	68a3      	ldr	r3, [r4, #8]
 8001fe6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||
 8001fea:	2b0c      	cmp	r3, #12
 8001fec:	d113      	bne.n	8002016 <HAL_RCC_OscConfig+0x216>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001fee:	68e3      	ldr	r3, [r4, #12]
 8001ff0:	f003 0303 	and.w	r3, r3, #3
 8001ff4:	2b02      	cmp	r3, #2
 8001ff6:	d10e      	bne.n	8002016 <HAL_RCC_OscConfig+0x216>
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001ff8:	6823      	ldr	r3, [r4, #0]
 8001ffa:	055b      	lsls	r3, r3, #21
 8001ffc:	d503      	bpl.n	8002006 <HAL_RCC_OscConfig+0x206>
 8001ffe:	68eb      	ldr	r3, [r5, #12]
 8002000:	2b00      	cmp	r3, #0
 8002002:	f43f af0d 	beq.w	8001e20 <HAL_RCC_OscConfig+0x20>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002006:	6863      	ldr	r3, [r4, #4]
 8002008:	692a      	ldr	r2, [r5, #16]
 800200a:	f023 53f8 	bic.w	r3, r3, #520093696	; 0x1f000000
 800200e:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8002012:	6063      	str	r3, [r4, #4]
 8002014:	e73d      	b.n	8001e92 <HAL_RCC_OscConfig+0x92>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002016:	68eb      	ldr	r3, [r5, #12]
 8002018:	b17b      	cbz	r3, 800203a <HAL_RCC_OscConfig+0x23a>
        __HAL_RCC_HSI_ENABLE();
 800201a:	6823      	ldr	r3, [r4, #0]
 800201c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002020:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8002022:	f7fe feaf 	bl	8000d84 <HAL_GetTick>
 8002026:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8002028:	6823      	ldr	r3, [r4, #0]
 800202a:	055f      	lsls	r7, r3, #21
 800202c:	d4eb      	bmi.n	8002006 <HAL_RCC_OscConfig+0x206>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800202e:	f7fe fea9 	bl	8000d84 <HAL_GetTick>
 8002032:	1b80      	subs	r0, r0, r6
 8002034:	2802      	cmp	r0, #2
 8002036:	d9f7      	bls.n	8002028 <HAL_RCC_OscConfig+0x228>
 8002038:	e771      	b.n	8001f1e <HAL_RCC_OscConfig+0x11e>
        __HAL_RCC_HSI_DISABLE();
 800203a:	6823      	ldr	r3, [r4, #0]
 800203c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002040:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8002042:	f7fe fe9f 	bl	8000d84 <HAL_GetTick>
 8002046:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != RESET)
 8002048:	6823      	ldr	r3, [r4, #0]
 800204a:	0558      	lsls	r0, r3, #21
 800204c:	f57f af21 	bpl.w	8001e92 <HAL_RCC_OscConfig+0x92>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002050:	f7fe fe98 	bl	8000d84 <HAL_GetTick>
 8002054:	1b80      	subs	r0, r0, r6
 8002056:	2802      	cmp	r0, #2
 8002058:	d9f6      	bls.n	8002048 <HAL_RCC_OscConfig+0x248>
 800205a:	e760      	b.n	8001f1e <HAL_RCC_OscConfig+0x11e>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800205c:	696b      	ldr	r3, [r5, #20]
 800205e:	4c15      	ldr	r4, [pc, #84]	; (80020b4 <HAL_RCC_OscConfig+0x2b4>)
 8002060:	b19b      	cbz	r3, 800208a <HAL_RCC_OscConfig+0x28a>
      __HAL_RCC_LSI_ENABLE();
 8002062:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8002066:	f043 0301 	orr.w	r3, r3, #1
 800206a:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      tickstart = HAL_GetTick();
 800206e:	f7fe fe89 	bl	8000d84 <HAL_GetTick>
 8002072:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == RESET)
 8002074:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8002078:	079b      	lsls	r3, r3, #30
 800207a:	f53f af0e 	bmi.w	8001e9a <HAL_RCC_OscConfig+0x9a>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800207e:	f7fe fe81 	bl	8000d84 <HAL_GetTick>
 8002082:	1b80      	subs	r0, r0, r6
 8002084:	2802      	cmp	r0, #2
 8002086:	d9f5      	bls.n	8002074 <HAL_RCC_OscConfig+0x274>
 8002088:	e749      	b.n	8001f1e <HAL_RCC_OscConfig+0x11e>
      __HAL_RCC_LSI_DISABLE();
 800208a:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 800208e:	f023 0301 	bic.w	r3, r3, #1
 8002092:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      tickstart = HAL_GetTick();
 8002096:	f7fe fe75 	bl	8000d84 <HAL_GetTick>
 800209a:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != RESET)
 800209c:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 80020a0:	079f      	lsls	r7, r3, #30
 80020a2:	f57f aefa 	bpl.w	8001e9a <HAL_RCC_OscConfig+0x9a>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80020a6:	f7fe fe6d 	bl	8000d84 <HAL_GetTick>
 80020aa:	1b80      	subs	r0, r0, r6
 80020ac:	2802      	cmp	r0, #2
 80020ae:	d9f5      	bls.n	800209c <HAL_RCC_OscConfig+0x29c>
 80020b0:	e735      	b.n	8001f1e <HAL_RCC_OscConfig+0x11e>
 80020b2:	bf00      	nop
 80020b4:	40021000 	.word	0x40021000
 80020b8:	08005a89 	.word	0x08005a89
 80020bc:	20000058 	.word	0x20000058
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80020c0:	4c66      	ldr	r4, [pc, #408]	; (800225c <HAL_RCC_OscConfig+0x45c>)
 80020c2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80020c4:	00de      	lsls	r6, r3, #3
 80020c6:	d427      	bmi.n	8002118 <HAL_RCC_OscConfig+0x318>
      __HAL_RCC_PWR_CLK_ENABLE();
 80020c8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80020ca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80020ce:	65a3      	str	r3, [r4, #88]	; 0x58
 80020d0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80020d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020d6:	9301      	str	r3, [sp, #4]
 80020d8:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80020da:	2701      	movs	r7, #1
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80020dc:	4e60      	ldr	r6, [pc, #384]	; (8002260 <HAL_RCC_OscConfig+0x460>)
 80020de:	6833      	ldr	r3, [r6, #0]
 80020e0:	05d8      	lsls	r0, r3, #23
 80020e2:	d51b      	bpl.n	800211c <HAL_RCC_OscConfig+0x31c>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80020e4:	68ab      	ldr	r3, [r5, #8]
 80020e6:	2b01      	cmp	r3, #1
 80020e8:	d129      	bne.n	800213e <HAL_RCC_OscConfig+0x33e>
 80020ea:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 80020ee:	f043 0301 	orr.w	r3, r3, #1
 80020f2:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
      tickstart = HAL_GetTick();
 80020f6:	f7fe fe45 	bl	8000d84 <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020fa:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 80020fe:	4606      	mov	r6, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RESET)
 8002100:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8002104:	079a      	lsls	r2, r3, #30
 8002106:	d540      	bpl.n	800218a <HAL_RCC_OscConfig+0x38a>
    if(pwrclkchanged == SET)
 8002108:	2f00      	cmp	r7, #0
 800210a:	f43f aeca 	beq.w	8001ea2 <HAL_RCC_OscConfig+0xa2>
      __HAL_RCC_PWR_CLK_DISABLE();
 800210e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002110:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002114:	65a3      	str	r3, [r4, #88]	; 0x58
 8002116:	e6c4      	b.n	8001ea2 <HAL_RCC_OscConfig+0xa2>
    FlagStatus       pwrclkchanged = RESET;
 8002118:	2700      	movs	r7, #0
 800211a:	e7df      	b.n	80020dc <HAL_RCC_OscConfig+0x2dc>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800211c:	6833      	ldr	r3, [r6, #0]
 800211e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002122:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8002124:	f7fe fe2e 	bl	8000d84 <HAL_GetTick>
 8002128:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800212a:	6833      	ldr	r3, [r6, #0]
 800212c:	05d9      	lsls	r1, r3, #23
 800212e:	d4d9      	bmi.n	80020e4 <HAL_RCC_OscConfig+0x2e4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002130:	f7fe fe28 	bl	8000d84 <HAL_GetTick>
 8002134:	eba0 0008 	sub.w	r0, r0, r8
 8002138:	2802      	cmp	r0, #2
 800213a:	d9f6      	bls.n	800212a <HAL_RCC_OscConfig+0x32a>
 800213c:	e6ef      	b.n	8001f1e <HAL_RCC_OscConfig+0x11e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800213e:	2b05      	cmp	r3, #5
 8002140:	d106      	bne.n	8002150 <HAL_RCC_OscConfig+0x350>
 8002142:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8002146:	f043 0304 	orr.w	r3, r3, #4
 800214a:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
 800214e:	e7cc      	b.n	80020ea <HAL_RCC_OscConfig+0x2ea>
 8002150:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8002154:	f022 0201 	bic.w	r2, r2, #1
 8002158:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
 800215c:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8002160:	f022 0204 	bic.w	r2, r2, #4
 8002164:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002168:	2b00      	cmp	r3, #0
 800216a:	d1c4      	bne.n	80020f6 <HAL_RCC_OscConfig+0x2f6>
      tickstart = HAL_GetTick();
 800216c:	f7fe fe0a 	bl	8000d84 <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002170:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8002174:	4606      	mov	r6, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != RESET)
 8002176:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 800217a:	079b      	lsls	r3, r3, #30
 800217c:	d5c4      	bpl.n	8002108 <HAL_RCC_OscConfig+0x308>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800217e:	f7fe fe01 	bl	8000d84 <HAL_GetTick>
 8002182:	1b80      	subs	r0, r0, r6
 8002184:	4540      	cmp	r0, r8
 8002186:	d9f6      	bls.n	8002176 <HAL_RCC_OscConfig+0x376>
 8002188:	e6c9      	b.n	8001f1e <HAL_RCC_OscConfig+0x11e>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800218a:	f7fe fdfb 	bl	8000d84 <HAL_GetTick>
 800218e:	1b80      	subs	r0, r0, r6
 8002190:	4540      	cmp	r0, r8
 8002192:	d9b5      	bls.n	8002100 <HAL_RCC_OscConfig+0x300>
 8002194:	e6c3      	b.n	8001f1e <HAL_RCC_OscConfig+0x11e>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002196:	4c31      	ldr	r4, [pc, #196]	; (800225c <HAL_RCC_OscConfig+0x45c>)
 8002198:	68a3      	ldr	r3, [r4, #8]
 800219a:	f003 030c 	and.w	r3, r3, #12
 800219e:	2b0c      	cmp	r3, #12
 80021a0:	f43f ae3e 	beq.w	8001e20 <HAL_RCC_OscConfig+0x20>
        __HAL_RCC_PLL_DISABLE();
 80021a4:	6823      	ldr	r3, [r4, #0]
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80021a6:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 80021a8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80021ac:	6023      	str	r3, [r4, #0]
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80021ae:	d137      	bne.n	8002220 <HAL_RCC_OscConfig+0x420>
        tickstart = HAL_GetTick();
 80021b0:	f7fe fde8 	bl	8000d84 <HAL_GetTick>
 80021b4:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 80021b6:	6823      	ldr	r3, [r4, #0]
 80021b8:	019f      	lsls	r7, r3, #6
 80021ba:	d42b      	bmi.n	8002214 <HAL_RCC_OscConfig+0x414>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80021bc:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 80021be:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 80021c0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80021c4:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 80021c6:	3a01      	subs	r2, #1
 80021c8:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 80021cc:	6baa      	ldr	r2, [r5, #56]	; 0x38
 80021ce:	0912      	lsrs	r2, r2, #4
 80021d0:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
 80021d4:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 80021d6:	0852      	lsrs	r2, r2, #1
 80021d8:	3a01      	subs	r2, #1
 80021da:	ea43 5342 	orr.w	r3, r3, r2, lsl #21
 80021de:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 80021e0:	0852      	lsrs	r2, r2, #1
 80021e2:	3a01      	subs	r2, #1
 80021e4:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 80021e8:	60e3      	str	r3, [r4, #12]
        __HAL_RCC_PLL_ENABLE();
 80021ea:	6823      	ldr	r3, [r4, #0]
 80021ec:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80021f0:	6023      	str	r3, [r4, #0]
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80021f2:	68e3      	ldr	r3, [r4, #12]
 80021f4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80021f8:	60e3      	str	r3, [r4, #12]
        tickstart = HAL_GetTick();
 80021fa:	f7fe fdc3 	bl	8000d84 <HAL_GetTick>
 80021fe:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RESET)
 8002200:	6823      	ldr	r3, [r4, #0]
 8002202:	0198      	lsls	r0, r3, #6
 8002204:	f53f ae51 	bmi.w	8001eaa <HAL_RCC_OscConfig+0xaa>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002208:	f7fe fdbc 	bl	8000d84 <HAL_GetTick>
 800220c:	1b40      	subs	r0, r0, r5
 800220e:	2802      	cmp	r0, #2
 8002210:	d9f6      	bls.n	8002200 <HAL_RCC_OscConfig+0x400>
 8002212:	e684      	b.n	8001f1e <HAL_RCC_OscConfig+0x11e>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002214:	f7fe fdb6 	bl	8000d84 <HAL_GetTick>
 8002218:	1b80      	subs	r0, r0, r6
 800221a:	2802      	cmp	r0, #2
 800221c:	d9cb      	bls.n	80021b6 <HAL_RCC_OscConfig+0x3b6>
 800221e:	e67e      	b.n	8001f1e <HAL_RCC_OscConfig+0x11e>
        if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == RESET)
 8002220:	6823      	ldr	r3, [r4, #0]
 8002222:	0119      	lsls	r1, r3, #4
 8002224:	d406      	bmi.n	8002234 <HAL_RCC_OscConfig+0x434>
           (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == RESET)
 8002226:	6823      	ldr	r3, [r4, #0]
           &&
 8002228:	009a      	lsls	r2, r3, #2
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800222a:	bf5e      	ittt	pl
 800222c:	68e3      	ldrpl	r3, [r4, #12]
 800222e:	f023 0303 	bicpl.w	r3, r3, #3
 8002232:	60e3      	strpl	r3, [r4, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002234:	68e3      	ldr	r3, [r4, #12]
 8002236:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800223a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800223e:	60e3      	str	r3, [r4, #12]
        tickstart = HAL_GetTick();
 8002240:	f7fe fda0 	bl	8000d84 <HAL_GetTick>
 8002244:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8002246:	6823      	ldr	r3, [r4, #0]
 8002248:	019b      	lsls	r3, r3, #6
 800224a:	f57f ae2e 	bpl.w	8001eaa <HAL_RCC_OscConfig+0xaa>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800224e:	f7fe fd99 	bl	8000d84 <HAL_GetTick>
 8002252:	1b40      	subs	r0, r0, r5
 8002254:	2802      	cmp	r0, #2
 8002256:	d9f6      	bls.n	8002246 <HAL_RCC_OscConfig+0x446>
 8002258:	e661      	b.n	8001f1e <HAL_RCC_OscConfig+0x11e>
 800225a:	bf00      	nop
 800225c:	40021000 	.word	0x40021000
 8002260:	40007000 	.word	0x40007000

08002264 <HAL_RCC_ClockConfig>:
  if(FLatency > READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY))
 8002264:	4a56      	ldr	r2, [pc, #344]	; (80023c0 <HAL_RCC_ClockConfig+0x15c>)
 8002266:	6813      	ldr	r3, [r2, #0]
 8002268:	f003 0307 	and.w	r3, r3, #7
 800226c:	428b      	cmp	r3, r1
{
 800226e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002272:	4605      	mov	r5, r0
 8002274:	460e      	mov	r6, r1
  if(FLatency > READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY))
 8002276:	d32b      	bcc.n	80022d0 <HAL_RCC_ClockConfig+0x6c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002278:	682b      	ldr	r3, [r5, #0]
 800227a:	07d9      	lsls	r1, r3, #31
 800227c:	d435      	bmi.n	80022ea <HAL_RCC_ClockConfig+0x86>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800227e:	6829      	ldr	r1, [r5, #0]
 8002280:	078a      	lsls	r2, r1, #30
 8002282:	f100 8083 	bmi.w	800238c <HAL_RCC_ClockConfig+0x128>
  if(FLatency < READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY))
 8002286:	4a4e      	ldr	r2, [pc, #312]	; (80023c0 <HAL_RCC_ClockConfig+0x15c>)
 8002288:	6813      	ldr	r3, [r2, #0]
 800228a:	f003 0307 	and.w	r3, r3, #7
 800228e:	429e      	cmp	r6, r3
 8002290:	f0c0 8084 	bcc.w	800239c <HAL_RCC_ClockConfig+0x138>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002294:	f011 0f04 	tst.w	r1, #4
 8002298:	4c4a      	ldr	r4, [pc, #296]	; (80023c4 <HAL_RCC_ClockConfig+0x160>)
 800229a:	f040 808a 	bne.w	80023b2 <HAL_RCC_ClockConfig+0x14e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800229e:	070b      	lsls	r3, r1, #28
 80022a0:	d506      	bpl.n	80022b0 <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80022a2:	68a3      	ldr	r3, [r4, #8]
 80022a4:	692a      	ldr	r2, [r5, #16]
 80022a6:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 80022aa:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80022ae:	60a3      	str	r3, [r4, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80022b0:	f7ff fd3e 	bl	8001d30 <HAL_RCC_GetSysClockFreq>
 80022b4:	68a3      	ldr	r3, [r4, #8]
 80022b6:	4a44      	ldr	r2, [pc, #272]	; (80023c8 <HAL_RCC_ClockConfig+0x164>)
 80022b8:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80022bc:	5cd3      	ldrb	r3, [r2, r3]
 80022be:	40d8      	lsrs	r0, r3
 80022c0:	4b42      	ldr	r3, [pc, #264]	; (80023cc <HAL_RCC_ClockConfig+0x168>)
 80022c2:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 80022c4:	2000      	movs	r0, #0
 80022c6:	f7fe fd35 	bl	8000d34 <HAL_InitTick>
  return HAL_OK;
 80022ca:	2000      	movs	r0, #0
}
 80022cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022d0:	6813      	ldr	r3, [r2, #0]
 80022d2:	f023 0307 	bic.w	r3, r3, #7
 80022d6:	430b      	orrs	r3, r1
 80022d8:	6013      	str	r3, [r2, #0]
    if(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY) != FLatency)
 80022da:	6813      	ldr	r3, [r2, #0]
 80022dc:	f003 0307 	and.w	r3, r3, #7
 80022e0:	4299      	cmp	r1, r3
 80022e2:	d0c9      	beq.n	8002278 <HAL_RCC_ClockConfig+0x14>
      return HAL_ERROR;
 80022e4:	2001      	movs	r0, #1
 80022e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80022ea:	686a      	ldr	r2, [r5, #4]
 80022ec:	4c35      	ldr	r4, [pc, #212]	; (80023c4 <HAL_RCC_ClockConfig+0x160>)
 80022ee:	2a03      	cmp	r2, #3
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RESET)
 80022f0:	6823      	ldr	r3, [r4, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80022f2:	d11c      	bne.n	800232e <HAL_RCC_ClockConfig+0xca>
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RESET)
 80022f4:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 80022f8:	d0f4      	beq.n	80022e4 <HAL_RCC_ClockConfig+0x80>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80022fa:	68a3      	ldr	r3, [r4, #8]
 80022fc:	f023 0303 	bic.w	r3, r3, #3
 8002300:	4313      	orrs	r3, r2
 8002302:	60a3      	str	r3, [r4, #8]
    tickstart = HAL_GetTick();
 8002304:	f7fe fd3e 	bl	8000d84 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002308:	686b      	ldr	r3, [r5, #4]
 800230a:	2b03      	cmp	r3, #3
    tickstart = HAL_GetTick();
 800230c:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800230e:	f241 3888 	movw	r8, #5000	; 0x1388
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002312:	d118      	bne.n	8002346 <HAL_RCC_ClockConfig+0xe2>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002314:	68a3      	ldr	r3, [r4, #8]
 8002316:	f003 030c 	and.w	r3, r3, #12
 800231a:	2b0c      	cmp	r3, #12
 800231c:	d0af      	beq.n	800227e <HAL_RCC_ClockConfig+0x1a>
        if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800231e:	f7fe fd31 	bl	8000d84 <HAL_GetTick>
 8002322:	1bc0      	subs	r0, r0, r7
 8002324:	4540      	cmp	r0, r8
 8002326:	d9f5      	bls.n	8002314 <HAL_RCC_ClockConfig+0xb0>
          return HAL_TIMEOUT;
 8002328:	2003      	movs	r0, #3
 800232a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800232e:	2a02      	cmp	r2, #2
 8002330:	d102      	bne.n	8002338 <HAL_RCC_ClockConfig+0xd4>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == RESET)
 8002332:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8002336:	e7df      	b.n	80022f8 <HAL_RCC_ClockConfig+0x94>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002338:	b912      	cbnz	r2, 8002340 <HAL_RCC_ClockConfig+0xdc>
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RESET)
 800233a:	f013 0f02 	tst.w	r3, #2
 800233e:	e7db      	b.n	80022f8 <HAL_RCC_ClockConfig+0x94>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8002340:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8002344:	e7d8      	b.n	80022f8 <HAL_RCC_ClockConfig+0x94>
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002346:	2b02      	cmp	r3, #2
 8002348:	d10a      	bne.n	8002360 <HAL_RCC_ClockConfig+0xfc>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSE)
 800234a:	68a3      	ldr	r3, [r4, #8]
 800234c:	f003 030c 	and.w	r3, r3, #12
 8002350:	2b08      	cmp	r3, #8
 8002352:	d094      	beq.n	800227e <HAL_RCC_ClockConfig+0x1a>
          if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002354:	f7fe fd16 	bl	8000d84 <HAL_GetTick>
 8002358:	1bc0      	subs	r0, r0, r7
 800235a:	4540      	cmp	r0, r8
 800235c:	d9f5      	bls.n	800234a <HAL_RCC_ClockConfig+0xe6>
 800235e:	e7e3      	b.n	8002328 <HAL_RCC_ClockConfig+0xc4>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002360:	b973      	cbnz	r3, 8002380 <HAL_RCC_ClockConfig+0x11c>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_MSI)
 8002362:	68a3      	ldr	r3, [r4, #8]
 8002364:	f013 0f0c 	tst.w	r3, #12
 8002368:	d089      	beq.n	800227e <HAL_RCC_ClockConfig+0x1a>
          if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800236a:	f7fe fd0b 	bl	8000d84 <HAL_GetTick>
 800236e:	1bc0      	subs	r0, r0, r7
 8002370:	4540      	cmp	r0, r8
 8002372:	d9f6      	bls.n	8002362 <HAL_RCC_ClockConfig+0xfe>
 8002374:	e7d8      	b.n	8002328 <HAL_RCC_ClockConfig+0xc4>
          if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002376:	f7fe fd05 	bl	8000d84 <HAL_GetTick>
 800237a:	1bc0      	subs	r0, r0, r7
 800237c:	4540      	cmp	r0, r8
 800237e:	d8d3      	bhi.n	8002328 <HAL_RCC_ClockConfig+0xc4>
        while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSI)
 8002380:	68a3      	ldr	r3, [r4, #8]
 8002382:	f003 030c 	and.w	r3, r3, #12
 8002386:	2b04      	cmp	r3, #4
 8002388:	d1f5      	bne.n	8002376 <HAL_RCC_ClockConfig+0x112>
 800238a:	e778      	b.n	800227e <HAL_RCC_ClockConfig+0x1a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800238c:	4a0d      	ldr	r2, [pc, #52]	; (80023c4 <HAL_RCC_ClockConfig+0x160>)
 800238e:	68a8      	ldr	r0, [r5, #8]
 8002390:	6893      	ldr	r3, [r2, #8]
 8002392:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002396:	4303      	orrs	r3, r0
 8002398:	6093      	str	r3, [r2, #8]
 800239a:	e774      	b.n	8002286 <HAL_RCC_ClockConfig+0x22>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800239c:	6813      	ldr	r3, [r2, #0]
 800239e:	f023 0307 	bic.w	r3, r3, #7
 80023a2:	4333      	orrs	r3, r6
 80023a4:	6013      	str	r3, [r2, #0]
    if(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY) != FLatency)
 80023a6:	6813      	ldr	r3, [r2, #0]
 80023a8:	f003 0307 	and.w	r3, r3, #7
 80023ac:	429e      	cmp	r6, r3
 80023ae:	d199      	bne.n	80022e4 <HAL_RCC_ClockConfig+0x80>
 80023b0:	e770      	b.n	8002294 <HAL_RCC_ClockConfig+0x30>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80023b2:	68a3      	ldr	r3, [r4, #8]
 80023b4:	68ea      	ldr	r2, [r5, #12]
 80023b6:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80023ba:	4313      	orrs	r3, r2
 80023bc:	60a3      	str	r3, [r4, #8]
 80023be:	e76e      	b.n	800229e <HAL_RCC_ClockConfig+0x3a>
 80023c0:	40022000 	.word	0x40022000
 80023c4:	40021000 	.word	0x40021000
 80023c8:	08005a89 	.word	0x08005a89
 80023cc:	20000058 	.word	0x20000058

080023d0 <HAL_RCC_GetHCLKFreq>:
}
 80023d0:	4b01      	ldr	r3, [pc, #4]	; (80023d8 <HAL_RCC_GetHCLKFreq+0x8>)
 80023d2:	6818      	ldr	r0, [r3, #0]
 80023d4:	4770      	bx	lr
 80023d6:	bf00      	nop
 80023d8:	20000058 	.word	0x20000058

080023dc <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80023dc:	4b04      	ldr	r3, [pc, #16]	; (80023f0 <HAL_RCC_GetPCLK1Freq+0x14>)
 80023de:	4a05      	ldr	r2, [pc, #20]	; (80023f4 <HAL_RCC_GetPCLK1Freq+0x18>)
 80023e0:	689b      	ldr	r3, [r3, #8]
 80023e2:	f3c3 2302 	ubfx	r3, r3, #8, #3
 80023e6:	5cd3      	ldrb	r3, [r2, r3]
 80023e8:	4a03      	ldr	r2, [pc, #12]	; (80023f8 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80023ea:	6810      	ldr	r0, [r2, #0]
}
 80023ec:	40d8      	lsrs	r0, r3
 80023ee:	4770      	bx	lr
 80023f0:	40021000 	.word	0x40021000
 80023f4:	08005a99 	.word	0x08005a99
 80023f8:	20000058 	.word	0x20000058

080023fc <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80023fc:	4b04      	ldr	r3, [pc, #16]	; (8002410 <HAL_RCC_GetPCLK2Freq+0x14>)
 80023fe:	4a05      	ldr	r2, [pc, #20]	; (8002414 <HAL_RCC_GetPCLK2Freq+0x18>)
 8002400:	689b      	ldr	r3, [r3, #8]
 8002402:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8002406:	5cd3      	ldrb	r3, [r2, r3]
 8002408:	4a03      	ldr	r2, [pc, #12]	; (8002418 <HAL_RCC_GetPCLK2Freq+0x1c>)
 800240a:	6810      	ldr	r0, [r2, #0]
}
 800240c:	40d8      	lsrs	r0, r3
 800240e:	4770      	bx	lr
 8002410:	40021000 	.word	0x40021000
 8002414:	08005a99 	.word	0x08005a99
 8002418:	20000058 	.word	0x20000058

0800241c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800241c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800241e:	4b45      	ldr	r3, [pc, #276]	; (8002534 <RCCEx_PLLSAI1_Config+0x118>)
 8002420:	68da      	ldr	r2, [r3, #12]
 8002422:	f012 0f03 	tst.w	r2, #3
{
 8002426:	4605      	mov	r5, r0
 8002428:	460e      	mov	r6, r1
 800242a:	461c      	mov	r4, r3
 800242c:	6800      	ldr	r0, [r0, #0]
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800242e:	d02a      	beq.n	8002486 <RCCEx_PLLSAI1_Config+0x6a>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002430:	68da      	ldr	r2, [r3, #12]
 8002432:	f002 0203 	and.w	r2, r2, #3
 8002436:	4282      	cmp	r2, r0
 8002438:	d13c      	bne.n	80024b4 <RCCEx_PLLSAI1_Config+0x98>
       ||
 800243a:	2a00      	cmp	r2, #0
 800243c:	d03a      	beq.n	80024b4 <RCCEx_PLLSAI1_Config+0x98>
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800243e:	68db      	ldr	r3, [r3, #12]
       ||
 8002440:	686a      	ldr	r2, [r5, #4]
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002442:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8002446:	3301      	adds	r3, #1
       ||
 8002448:	4293      	cmp	r3, r2
 800244a:	d133      	bne.n	80024b4 <RCCEx_PLLSAI1_Config+0x98>
  }

  if(status == HAL_OK)
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800244c:	6823      	ldr	r3, [r4, #0]
 800244e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002452:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002454:	f7fe fc96 	bl	8000d84 <HAL_GetTick>
 8002458:	4607      	mov	r7, r0

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != RESET)
 800245a:	6823      	ldr	r3, [r4, #0]
 800245c:	011a      	lsls	r2, r3, #4
 800245e:	d432      	bmi.n	80024c6 <RCCEx_PLLSAI1_Config+0xaa>
 8002460:	68af      	ldr	r7, [r5, #8]
      }
    }

    if(status == HAL_OK)
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002462:	2e00      	cmp	r6, #0
 8002464:	d036      	beq.n	80024d4 <RCCEx_PLLSAI1_Config+0xb8>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002466:	2e01      	cmp	r6, #1
 8002468:	d150      	bne.n	800250c <RCCEx_PLLSAI1_Config+0xf0>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800246a:	6922      	ldr	r2, [r4, #16]
 800246c:	6928      	ldr	r0, [r5, #16]
 800246e:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8002472:	0840      	lsrs	r0, r0, #1
 8002474:	f422 42fe 	bic.w	r2, r2, #32512	; 0x7f00
 8002478:	3801      	subs	r0, #1
 800247a:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
 800247e:	ea42 5240 	orr.w	r2, r2, r0, lsl #21
 8002482:	6122      	str	r2, [r4, #16]
 8002484:	e032      	b.n	80024ec <RCCEx_PLLSAI1_Config+0xd0>
    switch(PllSai1->PLLSAI1Source)
 8002486:	2802      	cmp	r0, #2
 8002488:	d010      	beq.n	80024ac <RCCEx_PLLSAI1_Config+0x90>
 800248a:	2803      	cmp	r0, #3
 800248c:	d014      	beq.n	80024b8 <RCCEx_PLLSAI1_Config+0x9c>
 800248e:	2801      	cmp	r0, #1
 8002490:	d110      	bne.n	80024b4 <RCCEx_PLLSAI1_Config+0x98>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	079f      	lsls	r7, r3, #30
 8002496:	d538      	bpl.n	800250a <RCCEx_PLLSAI1_Config+0xee>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002498:	68e3      	ldr	r3, [r4, #12]
 800249a:	686a      	ldr	r2, [r5, #4]
 800249c:	f023 0373 	bic.w	r3, r3, #115	; 0x73
 80024a0:	3a01      	subs	r2, #1
 80024a2:	4318      	orrs	r0, r3
 80024a4:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80024a8:	60e0      	str	r0, [r4, #12]
 80024aa:	e7cf      	b.n	800244c <RCCEx_PLLSAI1_Config+0x30>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	f413 6f80 	tst.w	r3, #1024	; 0x400
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY) && HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80024b2:	d1f1      	bne.n	8002498 <RCCEx_PLLSAI1_Config+0x7c>
 80024b4:	2001      	movs	r0, #1
 80024b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80024b8:	681a      	ldr	r2, [r3, #0]
 80024ba:	0391      	lsls	r1, r2, #14
 80024bc:	d4ec      	bmi.n	8002498 <RCCEx_PLLSAI1_Config+0x7c>
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 80024c4:	e7f5      	b.n	80024b2 <RCCEx_PLLSAI1_Config+0x96>
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80024c6:	f7fe fc5d 	bl	8000d84 <HAL_GetTick>
 80024ca:	1bc0      	subs	r0, r0, r7
 80024cc:	2802      	cmp	r0, #2
 80024ce:	d9c4      	bls.n	800245a <RCCEx_PLLSAI1_Config+0x3e>
        status = HAL_TIMEOUT;
 80024d0:	2003      	movs	r0, #3
 80024d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80024d4:	6921      	ldr	r1, [r4, #16]
 80024d6:	68eb      	ldr	r3, [r5, #12]
 80024d8:	f421 311f 	bic.w	r1, r1, #162816	; 0x27c00
 80024dc:	f421 7140 	bic.w	r1, r1, #768	; 0x300
 80024e0:	ea41 2107 	orr.w	r1, r1, r7, lsl #8
 80024e4:	091b      	lsrs	r3, r3, #4
 80024e6:	ea41 4143 	orr.w	r1, r1, r3, lsl #17
 80024ea:	6121      	str	r1, [r4, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80024ec:	6823      	ldr	r3, [r4, #0]
 80024ee:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80024f2:	6023      	str	r3, [r4, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024f4:	f7fe fc46 	bl	8000d84 <HAL_GetTick>
 80024f8:	4606      	mov	r6, r0

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == RESET)
 80024fa:	6823      	ldr	r3, [r4, #0]
 80024fc:	011b      	lsls	r3, r3, #4
 80024fe:	d513      	bpl.n	8002528 <RCCEx_PLLSAI1_Config+0x10c>
      }

      if(status == HAL_OK)
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002500:	6923      	ldr	r3, [r4, #16]
 8002502:	69aa      	ldr	r2, [r5, #24]
 8002504:	4313      	orrs	r3, r2
 8002506:	6123      	str	r3, [r4, #16]
 8002508:	2000      	movs	r0, #0
      }
    }
  }

  return status;
}
 800250a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800250c:	6923      	ldr	r3, [r4, #16]
 800250e:	6968      	ldr	r0, [r5, #20]
 8002510:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002514:	0840      	lsrs	r0, r0, #1
 8002516:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800251a:	3801      	subs	r0, #1
 800251c:	ea43 2307 	orr.w	r3, r3, r7, lsl #8
 8002520:	ea43 6340 	orr.w	r3, r3, r0, lsl #25
 8002524:	6123      	str	r3, [r4, #16]
 8002526:	e7e1      	b.n	80024ec <RCCEx_PLLSAI1_Config+0xd0>
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002528:	f7fe fc2c 	bl	8000d84 <HAL_GetTick>
 800252c:	1b80      	subs	r0, r0, r6
 800252e:	2802      	cmp	r0, #2
 8002530:	d9e3      	bls.n	80024fa <RCCEx_PLLSAI1_Config+0xde>
 8002532:	e7cd      	b.n	80024d0 <RCCEx_PLLSAI1_Config+0xb4>
 8002534:	40021000 	.word	0x40021000

08002538 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8002538:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800253a:	4b3d      	ldr	r3, [pc, #244]	; (8002630 <RCCEx_PLLSAI2_Config+0xf8>)
 800253c:	68da      	ldr	r2, [r3, #12]
 800253e:	f012 0f03 	tst.w	r2, #3
{
 8002542:	4605      	mov	r5, r0
 8002544:	460e      	mov	r6, r1
 8002546:	461c      	mov	r4, r3
 8002548:	6800      	ldr	r0, [r0, #0]
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800254a:	d028      	beq.n	800259e <RCCEx_PLLSAI2_Config+0x66>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800254c:	68da      	ldr	r2, [r3, #12]
 800254e:	f002 0203 	and.w	r2, r2, #3
 8002552:	4282      	cmp	r2, r0
 8002554:	d13a      	bne.n	80025cc <RCCEx_PLLSAI2_Config+0x94>
       ||
 8002556:	2a00      	cmp	r2, #0
 8002558:	d038      	beq.n	80025cc <RCCEx_PLLSAI2_Config+0x94>
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800255a:	68db      	ldr	r3, [r3, #12]
       ||
 800255c:	686a      	ldr	r2, [r5, #4]
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800255e:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8002562:	3301      	adds	r3, #1
       ||
 8002564:	4293      	cmp	r3, r2
 8002566:	d131      	bne.n	80025cc <RCCEx_PLLSAI2_Config+0x94>
  }

  if(status == HAL_OK)
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8002568:	6823      	ldr	r3, [r4, #0]
 800256a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800256e:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002570:	f7fe fc08 	bl	8000d84 <HAL_GetTick>
 8002574:	4607      	mov	r7, r0

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != RESET)
 8002576:	6823      	ldr	r3, [r4, #0]
 8002578:	009a      	lsls	r2, r3, #2
 800257a:	d430      	bmi.n	80025de <RCCEx_PLLSAI2_Config+0xa6>
 800257c:	68a8      	ldr	r0, [r5, #8]
      }
    }

    if(status == HAL_OK)
    {
      if(Divider == DIVIDER_P_UPDATE)
 800257e:	2e00      	cmp	r6, #0
 8002580:	d034      	beq.n	80025ec <RCCEx_PLLSAI2_Config+0xb4>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002582:	6963      	ldr	r3, [r4, #20]
 8002584:	6929      	ldr	r1, [r5, #16]
 8002586:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800258a:	0849      	lsrs	r1, r1, #1
 800258c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002590:	3901      	subs	r1, #1
 8002592:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8002596:	ea43 6341 	orr.w	r3, r3, r1, lsl #25
 800259a:	6163      	str	r3, [r4, #20]
 800259c:	e032      	b.n	8002604 <RCCEx_PLLSAI2_Config+0xcc>
    switch(PllSai2->PLLSAI2Source)
 800259e:	2802      	cmp	r0, #2
 80025a0:	d010      	beq.n	80025c4 <RCCEx_PLLSAI2_Config+0x8c>
 80025a2:	2803      	cmp	r0, #3
 80025a4:	d014      	beq.n	80025d0 <RCCEx_PLLSAI2_Config+0x98>
 80025a6:	2801      	cmp	r0, #1
 80025a8:	d110      	bne.n	80025cc <RCCEx_PLLSAI2_Config+0x94>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	079f      	lsls	r7, r3, #30
 80025ae:	d538      	bpl.n	8002622 <RCCEx_PLLSAI2_Config+0xea>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80025b0:	68e3      	ldr	r3, [r4, #12]
 80025b2:	686a      	ldr	r2, [r5, #4]
 80025b4:	f023 0373 	bic.w	r3, r3, #115	; 0x73
 80025b8:	3a01      	subs	r2, #1
 80025ba:	4318      	orrs	r0, r3
 80025bc:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80025c0:	60e0      	str	r0, [r4, #12]
 80025c2:	e7d1      	b.n	8002568 <RCCEx_PLLSAI2_Config+0x30>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f413 6f80 	tst.w	r3, #1024	; 0x400
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY) && HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80025ca:	d1f1      	bne.n	80025b0 <RCCEx_PLLSAI2_Config+0x78>
 80025cc:	2001      	movs	r0, #1
 80025ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80025d0:	681a      	ldr	r2, [r3, #0]
 80025d2:	0391      	lsls	r1, r2, #14
 80025d4:	d4ec      	bmi.n	80025b0 <RCCEx_PLLSAI2_Config+0x78>
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 80025dc:	e7f5      	b.n	80025ca <RCCEx_PLLSAI2_Config+0x92>
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80025de:	f7fe fbd1 	bl	8000d84 <HAL_GetTick>
 80025e2:	1bc0      	subs	r0, r0, r7
 80025e4:	2802      	cmp	r0, #2
 80025e6:	d9c6      	bls.n	8002576 <RCCEx_PLLSAI2_Config+0x3e>
        status = HAL_TIMEOUT;
 80025e8:	2003      	movs	r0, #3
 80025ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80025ec:	6962      	ldr	r2, [r4, #20]
 80025ee:	68eb      	ldr	r3, [r5, #12]
 80025f0:	f422 321f 	bic.w	r2, r2, #162816	; 0x27c00
 80025f4:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80025f8:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 80025fc:	091b      	lsrs	r3, r3, #4
 80025fe:	ea42 4243 	orr.w	r2, r2, r3, lsl #17
 8002602:	6162      	str	r2, [r4, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8002604:	6823      	ldr	r3, [r4, #0]
 8002606:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800260a:	6023      	str	r3, [r4, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800260c:	f7fe fbba 	bl	8000d84 <HAL_GetTick>
 8002610:	4606      	mov	r6, r0

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == RESET)
 8002612:	6823      	ldr	r3, [r4, #0]
 8002614:	009b      	lsls	r3, r3, #2
 8002616:	d505      	bpl.n	8002624 <RCCEx_PLLSAI2_Config+0xec>
      }

      if(status == HAL_OK)
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8002618:	6963      	ldr	r3, [r4, #20]
 800261a:	696a      	ldr	r2, [r5, #20]
 800261c:	4313      	orrs	r3, r2
 800261e:	6163      	str	r3, [r4, #20]
 8002620:	2000      	movs	r0, #0
      }
    }
  }

  return status;
}
 8002622:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002624:	f7fe fbae 	bl	8000d84 <HAL_GetTick>
 8002628:	1b80      	subs	r0, r0, r6
 800262a:	2802      	cmp	r0, #2
 800262c:	d9f1      	bls.n	8002612 <RCCEx_PLLSAI2_Config+0xda>
 800262e:	e7db      	b.n	80025e8 <RCCEx_PLLSAI2_Config+0xb0>
 8002630:	40021000 	.word	0x40021000

08002634 <HAL_RCCEx_PeriphCLKConfig>:
{
 8002634:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002638:	6806      	ldr	r6, [r0, #0]
 800263a:	f416 6600 	ands.w	r6, r6, #2048	; 0x800
{
 800263e:	4604      	mov	r4, r0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002640:	d024      	beq.n	800268c <HAL_RCCEx_PeriphCLKConfig+0x58>
    switch(PeriphClkInit->Sai1ClockSelection)
 8002642:	6e41      	ldr	r1, [r0, #100]	; 0x64
 8002644:	f5b1 0f80 	cmp.w	r1, #4194304	; 0x400000
 8002648:	d02c      	beq.n	80026a4 <HAL_RCCEx_PeriphCLKConfig+0x70>
 800264a:	d802      	bhi.n	8002652 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 800264c:	b1c1      	cbz	r1, 8002680 <HAL_RCCEx_PeriphCLKConfig+0x4c>
      ret = HAL_ERROR;
 800264e:	2601      	movs	r6, #1
 8002650:	e01c      	b.n	800268c <HAL_RCCEx_PeriphCLKConfig+0x58>
    switch(PeriphClkInit->Sai1ClockSelection)
 8002652:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8002656:	d00d      	beq.n	8002674 <HAL_RCCEx_PeriphCLKConfig+0x40>
 8002658:	f5b1 0f40 	cmp.w	r1, #12582912	; 0xc00000
 800265c:	d1f7      	bne.n	800264e <HAL_RCCEx_PeriphCLKConfig+0x1a>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800265e:	4a53      	ldr	r2, [pc, #332]	; (80027ac <HAL_RCCEx_PeriphCLKConfig+0x178>)
 8002660:	6e61      	ldr	r1, [r4, #100]	; 0x64
 8002662:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002666:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 800266a:	430b      	orrs	r3, r1
 800266c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 8002670:	2600      	movs	r6, #0
 8002672:	e00b      	b.n	800268c <HAL_RCCEx_PeriphCLKConfig+0x58>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002674:	4a4d      	ldr	r2, [pc, #308]	; (80027ac <HAL_RCCEx_PeriphCLKConfig+0x178>)
 8002676:	68d3      	ldr	r3, [r2, #12]
 8002678:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800267c:	60d3      	str	r3, [r2, #12]
      break;
 800267e:	e7ee      	b.n	800265e <HAL_RCCEx_PeriphCLKConfig+0x2a>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002680:	3004      	adds	r0, #4
 8002682:	f7ff fecb 	bl	800241c <RCCEx_PLLSAI1_Config>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002686:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 8002688:	2800      	cmp	r0, #0
 800268a:	d0e8      	beq.n	800265e <HAL_RCCEx_PeriphCLKConfig+0x2a>
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800268c:	6823      	ldr	r3, [r4, #0]
 800268e:	04d8      	lsls	r0, r3, #19
 8002690:	d506      	bpl.n	80026a0 <HAL_RCCEx_PeriphCLKConfig+0x6c>
    switch(PeriphClkInit->Sai2ClockSelection)
 8002692:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 8002694:	f1b1 7f80 	cmp.w	r1, #16777216	; 0x1000000
 8002698:	d07c      	beq.n	8002794 <HAL_RCCEx_PeriphCLKConfig+0x160>
 800269a:	d808      	bhi.n	80026ae <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800269c:	b1a9      	cbz	r1, 80026ca <HAL_RCCEx_PeriphCLKConfig+0x96>
      ret = HAL_ERROR;
 800269e:	2601      	movs	r6, #1
 80026a0:	4635      	mov	r5, r6
 80026a2:	e021      	b.n	80026e8 <HAL_RCCEx_PeriphCLKConfig+0xb4>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80026a4:	2100      	movs	r1, #0
 80026a6:	3020      	adds	r0, #32
 80026a8:	f7ff ff46 	bl	8002538 <RCCEx_PLLSAI2_Config>
 80026ac:	e7eb      	b.n	8002686 <HAL_RCCEx_PeriphCLKConfig+0x52>
    switch(PeriphClkInit->Sai2ClockSelection)
 80026ae:	f1b1 7f00 	cmp.w	r1, #33554432	; 0x2000000
 80026b2:	d004      	beq.n	80026be <HAL_RCCEx_PeriphCLKConfig+0x8a>
 80026b4:	f1b1 7f40 	cmp.w	r1, #50331648	; 0x3000000
 80026b8:	d1f1      	bne.n	800269e <HAL_RCCEx_PeriphCLKConfig+0x6a>
 80026ba:	4635      	mov	r5, r6
 80026bc:	e009      	b.n	80026d2 <HAL_RCCEx_PeriphCLKConfig+0x9e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80026be:	4a3b      	ldr	r2, [pc, #236]	; (80027ac <HAL_RCCEx_PeriphCLKConfig+0x178>)
 80026c0:	68d3      	ldr	r3, [r2, #12]
 80026c2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80026c6:	60d3      	str	r3, [r2, #12]
 80026c8:	e7f7      	b.n	80026ba <HAL_RCCEx_PeriphCLKConfig+0x86>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80026ca:	1d20      	adds	r0, r4, #4
 80026cc:	f7ff fea6 	bl	800241c <RCCEx_PLLSAI1_Config>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80026d0:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80026d2:	2d00      	cmp	r5, #0
 80026d4:	d164      	bne.n	80027a0 <HAL_RCCEx_PeriphCLKConfig+0x16c>
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80026d6:	4a35      	ldr	r2, [pc, #212]	; (80027ac <HAL_RCCEx_PeriphCLKConfig+0x178>)
 80026d8:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 80026da:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80026de:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 80026e2:	430b      	orrs	r3, r1
 80026e4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80026e8:	6823      	ldr	r3, [r4, #0]
 80026ea:	0399      	lsls	r1, r3, #14
 80026ec:	f140 815b 	bpl.w	80029a6 <HAL_RCCEx_PeriphCLKConfig+0x372>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80026f0:	4f2e      	ldr	r7, [pc, #184]	; (80027ac <HAL_RCCEx_PeriphCLKConfig+0x178>)
 80026f2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80026f4:	00da      	lsls	r2, r3, #3
 80026f6:	d455      	bmi.n	80027a4 <HAL_RCCEx_PeriphCLKConfig+0x170>
      __HAL_RCC_PWR_CLK_ENABLE();
 80026f8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80026fa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80026fe:	65bb      	str	r3, [r7, #88]	; 0x58
 8002700:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002702:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002706:	9301      	str	r3, [sp, #4]
 8002708:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800270a:	f04f 0801 	mov.w	r8, #1
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800270e:	f8df 90a0 	ldr.w	r9, [pc, #160]	; 80027b0 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8002712:	f8d9 3000 	ldr.w	r3, [r9]
 8002716:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800271a:	f8c9 3000 	str.w	r3, [r9]
    tickstart = HAL_GetTick();
 800271e:	f7fe fb31 	bl	8000d84 <HAL_GetTick>
 8002722:	4682      	mov	sl, r0
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == RESET)
 8002724:	f8d9 3000 	ldr.w	r3, [r9]
 8002728:	05db      	lsls	r3, r3, #23
 800272a:	d543      	bpl.n	80027b4 <HAL_RCCEx_PeriphCLKConfig+0x180>
    if(ret == HAL_OK)
 800272c:	2d00      	cmp	r5, #0
 800272e:	d148      	bne.n	80027c2 <HAL_RCCEx_PeriphCLKConfig+0x18e>
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002730:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002734:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8002738:	d015      	beq.n	8002766 <HAL_RCCEx_PeriphCLKConfig+0x132>
 800273a:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 800273e:	4293      	cmp	r3, r2
 8002740:	d011      	beq.n	8002766 <HAL_RCCEx_PeriphCLKConfig+0x132>
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002742:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_FORCE();
 8002746:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 800274a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800274e:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002752:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002756:	f423 7340 	bic.w	r3, r3, #768	; 0x300
        __HAL_RCC_BACKUPRESET_RELEASE();
 800275a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800275e:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
        RCC->BDCR = tmpregister;
 8002762:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002766:	07d8      	lsls	r0, r3, #31
 8002768:	d509      	bpl.n	800277e <HAL_RCCEx_PeriphCLKConfig+0x14a>
        tickstart = HAL_GetTick();
 800276a:	f7fe fb0b 	bl	8000d84 <HAL_GetTick>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800276e:	f241 3988 	movw	r9, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8002772:	4605      	mov	r5, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RESET)
 8002774:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002778:	0799      	lsls	r1, r3, #30
 800277a:	f140 810d 	bpl.w	8002998 <HAL_RCCEx_PeriphCLKConfig+0x364>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800277e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002782:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 8002786:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800278a:	4313      	orrs	r3, r2
 800278c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002790:	4635      	mov	r5, r6
 8002792:	e016      	b.n	80027c2 <HAL_RCCEx_PeriphCLKConfig+0x18e>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002794:	2100      	movs	r1, #0
 8002796:	f104 0020 	add.w	r0, r4, #32
 800279a:	f7ff fecd 	bl	8002538 <RCCEx_PLLSAI2_Config>
 800279e:	e797      	b.n	80026d0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
 80027a0:	462e      	mov	r6, r5
 80027a2:	e7a1      	b.n	80026e8 <HAL_RCCEx_PeriphCLKConfig+0xb4>
    FlagStatus       pwrclkchanged = RESET;
 80027a4:	f04f 0800 	mov.w	r8, #0
 80027a8:	e7b1      	b.n	800270e <HAL_RCCEx_PeriphCLKConfig+0xda>
 80027aa:	bf00      	nop
 80027ac:	40021000 	.word	0x40021000
 80027b0:	40007000 	.word	0x40007000
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80027b4:	f7fe fae6 	bl	8000d84 <HAL_GetTick>
 80027b8:	eba0 000a 	sub.w	r0, r0, sl
 80027bc:	2802      	cmp	r0, #2
 80027be:	d9b1      	bls.n	8002724 <HAL_RCCEx_PeriphCLKConfig+0xf0>
        ret = HAL_TIMEOUT;
 80027c0:	2503      	movs	r5, #3
    if(pwrclkchanged == SET)
 80027c2:	f1b8 0f00 	cmp.w	r8, #0
 80027c6:	d003      	beq.n	80027d0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      __HAL_RCC_PWR_CLK_DISABLE();
 80027c8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80027ca:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80027ce:	65bb      	str	r3, [r7, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80027d0:	6823      	ldr	r3, [r4, #0]
 80027d2:	07da      	lsls	r2, r3, #31
 80027d4:	d508      	bpl.n	80027e8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80027d6:	498a      	ldr	r1, [pc, #552]	; (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80027d8:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80027da:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80027de:	f022 0203 	bic.w	r2, r2, #3
 80027e2:	4302      	orrs	r2, r0
 80027e4:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80027e8:	079f      	lsls	r7, r3, #30
 80027ea:	d508      	bpl.n	80027fe <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80027ec:	4984      	ldr	r1, [pc, #528]	; (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80027ee:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 80027f0:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80027f4:	f022 020c 	bic.w	r2, r2, #12
 80027f8:	4302      	orrs	r2, r0
 80027fa:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80027fe:	075e      	lsls	r6, r3, #29
 8002800:	d508      	bpl.n	8002814 <HAL_RCCEx_PeriphCLKConfig+0x1e0>
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002802:	497f      	ldr	r1, [pc, #508]	; (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002804:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8002806:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800280a:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 800280e:	4302      	orrs	r2, r0
 8002810:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002814:	0718      	lsls	r0, r3, #28
 8002816:	d508      	bpl.n	800282a <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002818:	4979      	ldr	r1, [pc, #484]	; (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 800281a:	6c60      	ldr	r0, [r4, #68]	; 0x44
 800281c:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002820:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8002824:	4302      	orrs	r2, r0
 8002826:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800282a:	06d9      	lsls	r1, r3, #27
 800282c:	d508      	bpl.n	8002840 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800282e:	4974      	ldr	r1, [pc, #464]	; (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002830:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8002832:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002836:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800283a:	4302      	orrs	r2, r0
 800283c:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002840:	069a      	lsls	r2, r3, #26
 8002842:	d508      	bpl.n	8002856 <HAL_RCCEx_PeriphCLKConfig+0x222>
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002844:	496e      	ldr	r1, [pc, #440]	; (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002846:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8002848:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800284c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8002850:	4302      	orrs	r2, r0
 8002852:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002856:	059f      	lsls	r7, r3, #22
 8002858:	d508      	bpl.n	800286c <HAL_RCCEx_PeriphCLKConfig+0x238>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800285a:	4969      	ldr	r1, [pc, #420]	; (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 800285c:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 800285e:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002862:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 8002866:	4302      	orrs	r2, r0
 8002868:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800286c:	055e      	lsls	r6, r3, #21
 800286e:	d508      	bpl.n	8002882 <HAL_RCCEx_PeriphCLKConfig+0x24e>
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002870:	4963      	ldr	r1, [pc, #396]	; (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002872:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8002874:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002878:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 800287c:	4302      	orrs	r2, r0
 800287e:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002882:	0658      	lsls	r0, r3, #25
 8002884:	d508      	bpl.n	8002898 <HAL_RCCEx_PeriphCLKConfig+0x264>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002886:	495e      	ldr	r1, [pc, #376]	; (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002888:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800288a:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800288e:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8002892:	4302      	orrs	r2, r0
 8002894:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002898:	0619      	lsls	r1, r3, #24
 800289a:	d508      	bpl.n	80028ae <HAL_RCCEx_PeriphCLKConfig+0x27a>
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800289c:	4958      	ldr	r1, [pc, #352]	; (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 800289e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80028a0:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80028a4:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 80028a8:	4302      	orrs	r2, r0
 80028aa:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80028ae:	05da      	lsls	r2, r3, #23
 80028b0:	d508      	bpl.n	80028c4 <HAL_RCCEx_PeriphCLKConfig+0x290>
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80028b2:	4953      	ldr	r1, [pc, #332]	; (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80028b4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80028b6:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80028ba:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 80028be:	4302      	orrs	r2, r0
 80028c0:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80028c4:	049b      	lsls	r3, r3, #18
 80028c6:	d50f      	bpl.n	80028e8 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80028c8:	4a4d      	ldr	r2, [pc, #308]	; (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80028ca:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 80028cc:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80028d0:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 80028d4:	430b      	orrs	r3, r1
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80028d6:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80028da:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80028de:	d164      	bne.n	80029aa <HAL_RCCEx_PeriphCLKConfig+0x376>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80028e0:	68d3      	ldr	r3, [r2, #12]
 80028e2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80028e6:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80028e8:	6823      	ldr	r3, [r4, #0]
 80028ea:	031f      	lsls	r7, r3, #12
 80028ec:	d50f      	bpl.n	800290e <HAL_RCCEx_PeriphCLKConfig+0x2da>
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80028ee:	4a44      	ldr	r2, [pc, #272]	; (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80028f0:	6f21      	ldr	r1, [r4, #112]	; 0x70
 80028f2:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80028f6:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 80028fa:	430b      	orrs	r3, r1
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80028fc:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002900:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002904:	d15c      	bne.n	80029c0 <HAL_RCCEx_PeriphCLKConfig+0x38c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002906:	68d3      	ldr	r3, [r2, #12]
 8002908:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800290c:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800290e:	6823      	ldr	r3, [r4, #0]
 8002910:	035e      	lsls	r6, r3, #13
 8002912:	d50f      	bpl.n	8002934 <HAL_RCCEx_PeriphCLKConfig+0x300>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002914:	4a3a      	ldr	r2, [pc, #232]	; (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002916:	6f61      	ldr	r1, [r4, #116]	; 0x74
 8002918:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800291c:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8002920:	430b      	orrs	r3, r1
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002922:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002926:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800292a:	d154      	bne.n	80029d6 <HAL_RCCEx_PeriphCLKConfig+0x3a2>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800292c:	68d3      	ldr	r3, [r2, #12]
 800292e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002932:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002934:	6823      	ldr	r3, [r4, #0]
 8002936:	0458      	lsls	r0, r3, #17
 8002938:	d512      	bpl.n	8002960 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800293a:	4931      	ldr	r1, [pc, #196]	; (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 800293c:	6fa2      	ldr	r2, [r4, #120]	; 0x78
 800293e:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8002942:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8002946:	4313      	orrs	r3, r2
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002948:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800294c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002950:	d14c      	bne.n	80029ec <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002952:	2102      	movs	r1, #2
 8002954:	1d20      	adds	r0, r4, #4
 8002956:	f7ff fd61 	bl	800241c <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 800295a:	2800      	cmp	r0, #0
 800295c:	bf18      	it	ne
 800295e:	4605      	movne	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002960:	6822      	ldr	r2, [r4, #0]
 8002962:	0411      	lsls	r1, r2, #16
 8002964:	d508      	bpl.n	8002978 <HAL_RCCEx_PeriphCLKConfig+0x344>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002966:	4926      	ldr	r1, [pc, #152]	; (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002968:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 800296a:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 800296e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002972:	4303      	orrs	r3, r0
 8002974:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002978:	03d3      	lsls	r3, r2, #15
 800297a:	d509      	bpl.n	8002990 <HAL_RCCEx_PeriphCLKConfig+0x35c>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800297c:	4a20      	ldr	r2, [pc, #128]	; (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 800297e:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 8002982:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002986:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800298a:	430b      	orrs	r3, r1
 800298c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
}
 8002990:	4628      	mov	r0, r5
 8002992:	b002      	add	sp, #8
 8002994:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002998:	f7fe f9f4 	bl	8000d84 <HAL_GetTick>
 800299c:	1b40      	subs	r0, r0, r5
 800299e:	4548      	cmp	r0, r9
 80029a0:	f67f aee8 	bls.w	8002774 <HAL_RCCEx_PeriphCLKConfig+0x140>
 80029a4:	e70c      	b.n	80027c0 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 80029a6:	4635      	mov	r5, r6
 80029a8:	e712      	b.n	80027d0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80029aa:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 80029ae:	d19b      	bne.n	80028e8 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80029b0:	2101      	movs	r1, #1
 80029b2:	1d20      	adds	r0, r4, #4
 80029b4:	f7ff fd32 	bl	800241c <RCCEx_PLLSAI1_Config>
        if(ret != HAL_OK)
 80029b8:	2800      	cmp	r0, #0
 80029ba:	bf18      	it	ne
 80029bc:	4605      	movne	r5, r0
 80029be:	e793      	b.n	80028e8 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80029c0:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 80029c4:	d1a3      	bne.n	800290e <HAL_RCCEx_PeriphCLKConfig+0x2da>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80029c6:	2101      	movs	r1, #1
 80029c8:	1d20      	adds	r0, r4, #4
 80029ca:	f7ff fd27 	bl	800241c <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 80029ce:	2800      	cmp	r0, #0
 80029d0:	bf18      	it	ne
 80029d2:	4605      	movne	r5, r0
 80029d4:	e79b      	b.n	800290e <HAL_RCCEx_PeriphCLKConfig+0x2da>
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80029d6:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 80029da:	d1ab      	bne.n	8002934 <HAL_RCCEx_PeriphCLKConfig+0x300>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80029dc:	2101      	movs	r1, #1
 80029de:	1d20      	adds	r0, r4, #4
 80029e0:	f7ff fd1c 	bl	800241c <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 80029e4:	2800      	cmp	r0, #0
 80029e6:	bf18      	it	ne
 80029e8:	4605      	movne	r5, r0
 80029ea:	e7a3      	b.n	8002934 <HAL_RCCEx_PeriphCLKConfig+0x300>
    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80029ec:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
 80029f0:	d1b6      	bne.n	8002960 <HAL_RCCEx_PeriphCLKConfig+0x32c>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80029f2:	2102      	movs	r1, #2
 80029f4:	f104 0020 	add.w	r0, r4, #32
 80029f8:	f7ff fd9e 	bl	8002538 <RCCEx_PLLSAI2_Config>
 80029fc:	e7ad      	b.n	800295a <HAL_RCCEx_PeriphCLKConfig+0x326>
 80029fe:	bf00      	nop
 8002a00:	40021000 	.word	0x40021000

08002a04 <HAL_RCCEx_EnableMSIPLLMode>:
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8002a04:	4a02      	ldr	r2, [pc, #8]	; (8002a10 <HAL_RCCEx_EnableMSIPLLMode+0xc>)
 8002a06:	6813      	ldr	r3, [r2, #0]
 8002a08:	f043 0304 	orr.w	r3, r3, #4
 8002a0c:	6013      	str	r3, [r2, #0]
 8002a0e:	4770      	bx	lr
 8002a10:	40021000 	.word	0x40021000

08002a14 <SPI_WaitFifoStateUntilTimeout.part.1>:
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002a14:	6803      	ldr	r3, [r0, #0]
 8002a16:	685a      	ldr	r2, [r3, #4]
 8002a18:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002a1c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002a1e:	6842      	ldr	r2, [r0, #4]
 8002a20:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 8002a24:	d10a      	bne.n	8002a3c <SPI_WaitFifoStateUntilTimeout.part.1+0x28>
 8002a26:	6882      	ldr	r2, [r0, #8]
 8002a28:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8002a2c:	d002      	beq.n	8002a34 <SPI_WaitFifoStateUntilTimeout.part.1+0x20>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002a2e:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8002a32:	d103      	bne.n	8002a3c <SPI_WaitFifoStateUntilTimeout.part.1+0x28>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002a34:	681a      	ldr	r2, [r3, #0]
 8002a36:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002a3a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002a3c:	6a82      	ldr	r2, [r0, #40]	; 0x28
 8002a3e:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8002a42:	d107      	bne.n	8002a54 <SPI_WaitFifoStateUntilTimeout.part.1+0x40>
        {
          SPI_RESET_CRC(hspi);
 8002a44:	681a      	ldr	r2, [r3, #0]
 8002a46:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002a4a:	601a      	str	r2, [r3, #0]
 8002a4c:	681a      	ldr	r2, [r3, #0]
 8002a4e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002a52:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002a54:	2301      	movs	r3, #1
 8002a56:	f880 305d 	strb.w	r3, [r0, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002a5a:	2300      	movs	r3, #0
 8002a5c:	f880 305c 	strb.w	r3, [r0, #92]	; 0x5c
      }
    }
  }

  return HAL_OK;
}
 8002a60:	2003      	movs	r0, #3
 8002a62:	4770      	bx	lr

08002a64 <SPI_WaitFlagStateUntilTimeout.constprop.10>:
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State,
 8002a64:	b570      	push	{r4, r5, r6, lr}
 8002a66:	4605      	mov	r5, r0
 8002a68:	460c      	mov	r4, r1
 8002a6a:	4616      	mov	r6, r2
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002a6c:	682b      	ldr	r3, [r5, #0]
 8002a6e:	6898      	ldr	r0, [r3, #8]
 8002a70:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8002a74:	d00d      	beq.n	8002a92 <SPI_WaitFlagStateUntilTimeout.constprop.10+0x2e>
    if (Timeout != HAL_MAX_DELAY)
 8002a76:	1c62      	adds	r2, r4, #1
 8002a78:	d0f9      	beq.n	8002a6e <SPI_WaitFlagStateUntilTimeout.constprop.10+0xa>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) >= Timeout))
 8002a7a:	b924      	cbnz	r4, 8002a86 <SPI_WaitFlagStateUntilTimeout.constprop.10+0x22>
 8002a7c:	4628      	mov	r0, r5
}
 8002a7e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8002a82:	f7ff bfc7 	b.w	8002a14 <SPI_WaitFifoStateUntilTimeout.part.1>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) >= Timeout))
 8002a86:	f7fe f97d 	bl	8000d84 <HAL_GetTick>
 8002a8a:	1b80      	subs	r0, r0, r6
 8002a8c:	4284      	cmp	r4, r0
 8002a8e:	d8ed      	bhi.n	8002a6c <SPI_WaitFlagStateUntilTimeout.constprop.10+0x8>
 8002a90:	e7f4      	b.n	8002a7c <SPI_WaitFlagStateUntilTimeout.constprop.10+0x18>
}
 8002a92:	bd70      	pop	{r4, r5, r6, pc}

08002a94 <SPI_WaitFifoStateUntilTimeout.constprop.11>:
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 8002a94:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002a96:	4606      	mov	r6, r0
 8002a98:	460c      	mov	r4, r1
 8002a9a:	4615      	mov	r5, r2
 8002a9c:	461f      	mov	r7, r3
  while ((hspi->Instance->SR & Fifo) != State)
 8002a9e:	6831      	ldr	r1, [r6, #0]
 8002aa0:	6888      	ldr	r0, [r1, #8]
 8002aa2:	4020      	ands	r0, r4
 8002aa4:	d00e      	beq.n	8002ac4 <SPI_WaitFifoStateUntilTimeout.constprop.11+0x30>
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8002aa6:	f5b4 6fc0 	cmp.w	r4, #1536	; 0x600
      tmpreg = *((__IO uint8_t *)&hspi->Instance->DR);
 8002aaa:	bf01      	itttt	eq
 8002aac:	7b0a      	ldrbeq	r2, [r1, #12]
 8002aae:	b2d2      	uxtbeq	r2, r2
 8002ab0:	f88d 2007 	strbeq.w	r2, [sp, #7]
      UNUSED(tmpreg);
 8002ab4:	f89d 3007 	ldrbeq.w	r3, [sp, #7]
    if (Timeout != HAL_MAX_DELAY)
 8002ab8:	1c6b      	adds	r3, r5, #1
 8002aba:	d0f1      	beq.n	8002aa0 <SPI_WaitFifoStateUntilTimeout.constprop.11+0xc>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) >= Timeout))
 8002abc:	b925      	cbnz	r5, 8002ac8 <SPI_WaitFifoStateUntilTimeout.constprop.11+0x34>
 8002abe:	4630      	mov	r0, r6
 8002ac0:	f7ff ffa8 	bl	8002a14 <SPI_WaitFifoStateUntilTimeout.part.1>
}
 8002ac4:	b003      	add	sp, #12
 8002ac6:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) >= Timeout))
 8002ac8:	f7fe f95c 	bl	8000d84 <HAL_GetTick>
 8002acc:	1bc0      	subs	r0, r0, r7
 8002ace:	4285      	cmp	r5, r0
 8002ad0:	d8e5      	bhi.n	8002a9e <SPI_WaitFifoStateUntilTimeout.constprop.11+0xa>
 8002ad2:	e7f4      	b.n	8002abe <SPI_WaitFifoStateUntilTimeout.constprop.11+0x2a>

08002ad4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002ad4:	b570      	push	{r4, r5, r6, lr}
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002ad6:	4613      	mov	r3, r2
{
 8002ad8:	460d      	mov	r5, r1
 8002ada:	4616      	mov	r6, r2
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002adc:	460a      	mov	r2, r1
 8002ade:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
{
 8002ae2:	4604      	mov	r4, r0
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002ae4:	f7ff ffd6 	bl	8002a94 <SPI_WaitFifoStateUntilTimeout.constprop.11>
 8002ae8:	b128      	cbz	r0, 8002af6 <SPI_EndRxTxTransaction+0x22>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002aea:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8002aec:	f043 0320 	orr.w	r3, r3, #32
 8002af0:	6623      	str	r3, [r4, #96]	; 0x60
      return HAL_TIMEOUT;
 8002af2:	2003      	movs	r0, #3
 8002af4:	e00f      	b.n	8002b16 <SPI_EndRxTxTransaction+0x42>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002af6:	4632      	mov	r2, r6
 8002af8:	4629      	mov	r1, r5
 8002afa:	4620      	mov	r0, r4
 8002afc:	f7ff ffb2 	bl	8002a64 <SPI_WaitFlagStateUntilTimeout.constprop.10>
 8002b00:	2800      	cmp	r0, #0
 8002b02:	d1f2      	bne.n	8002aea <SPI_EndRxTxTransaction+0x16>
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002b04:	4633      	mov	r3, r6
 8002b06:	462a      	mov	r2, r5
 8002b08:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8002b0c:	4620      	mov	r0, r4
 8002b0e:	f7ff ffc1 	bl	8002a94 <SPI_WaitFifoStateUntilTimeout.constprop.11>
 8002b12:	2800      	cmp	r0, #0
 8002b14:	d1e9      	bne.n	8002aea <SPI_EndRxTxTransaction+0x16>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  return HAL_OK;
}
 8002b16:	bd70      	pop	{r4, r5, r6, pc}

08002b18 <SPI_EndRxTransaction>:
{
 8002b18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002b1a:	6843      	ldr	r3, [r0, #4]
 8002b1c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
{
 8002b20:	4604      	mov	r4, r0
 8002b22:	460e      	mov	r6, r1
 8002b24:	4617      	mov	r7, r2
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002b26:	d10b      	bne.n	8002b40 <SPI_EndRxTransaction+0x28>
 8002b28:	6883      	ldr	r3, [r0, #8]
 8002b2a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002b2e:	d002      	beq.n	8002b36 <SPI_EndRxTransaction+0x1e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002b30:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b34:	d104      	bne.n	8002b40 <SPI_EndRxTransaction+0x28>
    __HAL_SPI_DISABLE(hspi);
 8002b36:	6823      	ldr	r3, [r4, #0]
 8002b38:	681a      	ldr	r2, [r3, #0]
 8002b3a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002b3e:	601a      	str	r2, [r3, #0]
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002b40:	463a      	mov	r2, r7
 8002b42:	4631      	mov	r1, r6
 8002b44:	4620      	mov	r0, r4
 8002b46:	f7ff ff8d 	bl	8002a64 <SPI_WaitFlagStateUntilTimeout.constprop.10>
 8002b4a:	4605      	mov	r5, r0
 8002b4c:	b128      	cbz	r0, 8002b5a <SPI_EndRxTransaction+0x42>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002b4e:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8002b50:	f043 0320 	orr.w	r3, r3, #32
 8002b54:	6623      	str	r3, [r4, #96]	; 0x60
      return HAL_TIMEOUT;
 8002b56:	2503      	movs	r5, #3
 8002b58:	e013      	b.n	8002b82 <SPI_EndRxTransaction+0x6a>
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002b5a:	6863      	ldr	r3, [r4, #4]
 8002b5c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002b60:	d10f      	bne.n	8002b82 <SPI_EndRxTransaction+0x6a>
 8002b62:	68a3      	ldr	r3, [r4, #8]
 8002b64:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002b68:	d002      	beq.n	8002b70 <SPI_EndRxTransaction+0x58>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002b6a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b6e:	d108      	bne.n	8002b82 <SPI_EndRxTransaction+0x6a>
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002b70:	463b      	mov	r3, r7
 8002b72:	4632      	mov	r2, r6
 8002b74:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8002b78:	4620      	mov	r0, r4
 8002b7a:	f7ff ff8b 	bl	8002a94 <SPI_WaitFifoStateUntilTimeout.constprop.11>
 8002b7e:	2800      	cmp	r0, #0
 8002b80:	d1e5      	bne.n	8002b4e <SPI_EndRxTransaction+0x36>
}
 8002b82:	4628      	mov	r0, r5
 8002b84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08002b86 <HAL_SPI_Init>:
{
 8002b86:	b570      	push	{r4, r5, r6, lr}
  if (hspi == NULL)
 8002b88:	4604      	mov	r4, r0
 8002b8a:	2800      	cmp	r0, #0
 8002b8c:	d04a      	beq.n	8002c24 <HAL_SPI_Init+0x9e>
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002b8e:	2300      	movs	r3, #0
 8002b90:	6283      	str	r3, [r0, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8002b92:	f890 305d 	ldrb.w	r3, [r0, #93]	; 0x5d
 8002b96:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002b9a:	b91b      	cbnz	r3, 8002ba4 <HAL_SPI_Init+0x1e>
    hspi->Lock = HAL_UNLOCKED;
 8002b9c:	f880 205c 	strb.w	r2, [r0, #92]	; 0x5c
    HAL_SPI_MspInit(hspi);
 8002ba0:	f001 febe 	bl	8004920 <HAL_SPI_MspInit>
  hspi->State = HAL_SPI_STATE_BUSY;
 8002ba4:	2302      	movs	r3, #2
  __HAL_SPI_DISABLE(hspi);
 8002ba6:	6821      	ldr	r1, [r4, #0]
  hspi->State = HAL_SPI_STATE_BUSY;
 8002ba8:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  __HAL_SPI_DISABLE(hspi);
 8002bac:	680b      	ldr	r3, [r1, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002bae:	68e2      	ldr	r2, [r4, #12]
  __HAL_SPI_DISABLE(hspi);
 8002bb0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002bb4:	f5b2 6fe0 	cmp.w	r2, #1792	; 0x700
  __HAL_SPI_DISABLE(hspi);
 8002bb8:	600b      	str	r3, [r1, #0]
 8002bba:	f04f 0300 	mov.w	r3, #0
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002bbe:	d92e      	bls.n	8002c1e <HAL_SPI_Init+0x98>
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8002bc0:	4618      	mov	r0, r3
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002bc2:	f5b2 6f70 	cmp.w	r2, #3840	; 0xf00
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002bc6:	bf18      	it	ne
 8002bc8:	62a3      	strne	r3, [r4, #40]	; 0x28
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 8002bca:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002bcc:	b92b      	cbnz	r3, 8002bda <HAL_SPI_Init+0x54>
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002bce:	f5b2 6fe0 	cmp.w	r2, #1792	; 0x700
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8002bd2:	bf8c      	ite	hi
 8002bd4:	2302      	movhi	r3, #2
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8002bd6:	2301      	movls	r3, #1
 8002bd8:	6323      	str	r3, [r4, #48]	; 0x30
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8002bda:	68a6      	ldr	r6, [r4, #8]
 8002bdc:	6863      	ldr	r3, [r4, #4]
 8002bde:	69a5      	ldr	r5, [r4, #24]
 8002be0:	4333      	orrs	r3, r6
 8002be2:	6926      	ldr	r6, [r4, #16]
 8002be4:	4333      	orrs	r3, r6
 8002be6:	6966      	ldr	r6, [r4, #20]
 8002be8:	4333      	orrs	r3, r6
 8002bea:	69e6      	ldr	r6, [r4, #28]
 8002bec:	4333      	orrs	r3, r6
 8002bee:	6a26      	ldr	r6, [r4, #32]
 8002bf0:	4333      	orrs	r3, r6
 8002bf2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8002bf4:	4333      	orrs	r3, r6
 8002bf6:	f405 7600 	and.w	r6, r5, #512	; 0x200
 8002bfa:	4333      	orrs	r3, r6
 8002bfc:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8002bfe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002c00:	431a      	orrs	r2, r3
 8002c02:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002c04:	0c2d      	lsrs	r5, r5, #16
 8002c06:	431a      	orrs	r2, r3
 8002c08:	f005 0504 	and.w	r5, r5, #4
 8002c0c:	432a      	orrs	r2, r5
 8002c0e:	4302      	orrs	r2, r0
  hspi->State     = HAL_SPI_STATE_READY;
 8002c10:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002c12:	2000      	movs	r0, #0
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8002c14:	604a      	str	r2, [r1, #4]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002c16:	6620      	str	r0, [r4, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8002c18:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  return HAL_OK;
 8002c1c:	bd70      	pop	{r4, r5, r6, pc}
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8002c1e:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8002c22:	e7d0      	b.n	8002bc6 <HAL_SPI_Init+0x40>
    return HAL_ERROR;
 8002c24:	2001      	movs	r0, #1
}
 8002c26:	bd70      	pop	{r4, r5, r6, pc}

08002c28 <HAL_SPI_DeInit>:
{
 8002c28:	b510      	push	{r4, lr}
  if (hspi == NULL)
 8002c2a:	4604      	mov	r4, r0
 8002c2c:	b180      	cbz	r0, 8002c50 <HAL_SPI_DeInit+0x28>
  __HAL_SPI_DISABLE(hspi);
 8002c2e:	6802      	ldr	r2, [r0, #0]
  hspi->State = HAL_SPI_STATE_BUSY;
 8002c30:	2302      	movs	r3, #2
 8002c32:	f880 305d 	strb.w	r3, [r0, #93]	; 0x5d
  __HAL_SPI_DISABLE(hspi);
 8002c36:	6813      	ldr	r3, [r2, #0]
 8002c38:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002c3c:	6013      	str	r3, [r2, #0]
  HAL_SPI_MspDeInit(hspi);
 8002c3e:	f001 fe95 	bl	800496c <HAL_SPI_MspDeInit>
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002c42:	2000      	movs	r0, #0
 8002c44:	6620      	str	r0, [r4, #96]	; 0x60
  __HAL_UNLOCK(hspi);
 8002c46:	f884 005c 	strb.w	r0, [r4, #92]	; 0x5c
  hspi->State = HAL_SPI_STATE_RESET;
 8002c4a:	f884 005d 	strb.w	r0, [r4, #93]	; 0x5d
  return HAL_OK;
 8002c4e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002c50:	2001      	movs	r0, #1
}
 8002c52:	bd10      	pop	{r4, pc}

08002c54 <HAL_SPI_Transmit>:
{
 8002c54:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8002c58:	461e      	mov	r6, r3
  __HAL_LOCK(hspi);
 8002c5a:	f890 305c 	ldrb.w	r3, [r0, #92]	; 0x5c
 8002c5e:	2b01      	cmp	r3, #1
{
 8002c60:	4604      	mov	r4, r0
 8002c62:	460d      	mov	r5, r1
 8002c64:	4690      	mov	r8, r2
  __HAL_LOCK(hspi);
 8002c66:	f000 80b1 	beq.w	8002dcc <HAL_SPI_Transmit+0x178>
 8002c6a:	2301      	movs	r3, #1
 8002c6c:	f880 305c 	strb.w	r3, [r0, #92]	; 0x5c
  tickstart = HAL_GetTick();
 8002c70:	f7fe f888 	bl	8000d84 <HAL_GetTick>
 8002c74:	4607      	mov	r7, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 8002c76:	f894 005d 	ldrb.w	r0, [r4, #93]	; 0x5d
 8002c7a:	b2c0      	uxtb	r0, r0
 8002c7c:	2801      	cmp	r0, #1
 8002c7e:	f040 80a3 	bne.w	8002dc8 <HAL_SPI_Transmit+0x174>
  if ((pData == NULL) || (Size == 0U))
 8002c82:	2d00      	cmp	r5, #0
 8002c84:	d057      	beq.n	8002d36 <HAL_SPI_Transmit+0xe2>
 8002c86:	f1b8 0f00 	cmp.w	r8, #0
 8002c8a:	d054      	beq.n	8002d36 <HAL_SPI_Transmit+0xe2>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002c8c:	2303      	movs	r3, #3
 8002c8e:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002c92:	2300      	movs	r3, #0
 8002c94:	6623      	str	r3, [r4, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002c96:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->TxXferCount = Size;
 8002c98:	f8a4 803e 	strh.w	r8, [r4, #62]	; 0x3e
  hspi->RxXferSize  = 0U;
 8002c9c:	f8a4 3044 	strh.w	r3, [r4, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8002ca0:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
  hspi->TxISR       = NULL;
 8002ca4:	6523      	str	r3, [r4, #80]	; 0x50
  hspi->RxISR       = NULL;
 8002ca6:	64e3      	str	r3, [r4, #76]	; 0x4c
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002ca8:	68a3      	ldr	r3, [r4, #8]
 8002caa:	6820      	ldr	r0, [r4, #0]
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002cac:	63a5      	str	r5, [r4, #56]	; 0x38
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002cae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    SPI_1LINE_TX(hspi);
 8002cb2:	bf08      	it	eq
 8002cb4:	6803      	ldreq	r3, [r0, #0]
  hspi->TxXferSize  = Size;
 8002cb6:	f8a4 803c 	strh.w	r8, [r4, #60]	; 0x3c
    SPI_1LINE_TX(hspi);
 8002cba:	bf04      	itt	eq
 8002cbc:	f443 4380 	orreq.w	r3, r3, #16384	; 0x4000
 8002cc0:	6003      	streq	r3, [r0, #0]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002cc2:	6803      	ldr	r3, [r0, #0]
 8002cc4:	065b      	lsls	r3, r3, #25
    __HAL_SPI_ENABLE(hspi);
 8002cc6:	bf5e      	ittt	pl
 8002cc8:	6803      	ldrpl	r3, [r0, #0]
 8002cca:	f043 0340 	orrpl.w	r3, r3, #64	; 0x40
 8002cce:	6003      	strpl	r3, [r0, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002cd0:	68e3      	ldr	r3, [r4, #12]
 8002cd2:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002cd6:	6863      	ldr	r3, [r4, #4]
 8002cd8:	d93e      	bls.n	8002d58 <HAL_SPI_Transmit+0x104>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 8002cda:	b11b      	cbz	r3, 8002ce4 <HAL_SPI_Transmit+0x90>
 8002cdc:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002cde:	b29b      	uxth	r3, r3
 8002ce0:	2b01      	cmp	r3, #1
 8002ce2:	d106      	bne.n	8002cf2 <HAL_SPI_Transmit+0x9e>
      hspi->Instance->DR = *((uint16_t *)pData);
 8002ce4:	f835 3b02 	ldrh.w	r3, [r5], #2
 8002ce8:	60c3      	str	r3, [r0, #12]
        hspi->TxXferCount--;
 8002cea:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002cec:	3b01      	subs	r3, #1
 8002cee:	b29b      	uxth	r3, r3
 8002cf0:	87e3      	strh	r3, [r4, #62]	; 0x3e
    while (hspi->TxXferCount > 0U)
 8002cf2:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002cf4:	b29b      	uxth	r3, r3
 8002cf6:	b9a3      	cbnz	r3, 8002d22 <HAL_SPI_Transmit+0xce>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002cf8:	463a      	mov	r2, r7
 8002cfa:	4631      	mov	r1, r6
 8002cfc:	4620      	mov	r0, r4
 8002cfe:	f7ff fee9 	bl	8002ad4 <SPI_EndRxTxTransaction>
 8002d02:	2800      	cmp	r0, #0
 8002d04:	d15d      	bne.n	8002dc2 <HAL_SPI_Transmit+0x16e>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002d06:	68a3      	ldr	r3, [r4, #8]
 8002d08:	b933      	cbnz	r3, 8002d18 <HAL_SPI_Transmit+0xc4>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002d0a:	9301      	str	r3, [sp, #4]
 8002d0c:	6823      	ldr	r3, [r4, #0]
 8002d0e:	68da      	ldr	r2, [r3, #12]
 8002d10:	9201      	str	r2, [sp, #4]
 8002d12:	689b      	ldr	r3, [r3, #8]
 8002d14:	9301      	str	r3, [sp, #4]
 8002d16:	9b01      	ldr	r3, [sp, #4]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002d18:	6e20      	ldr	r0, [r4, #96]	; 0x60
    errorcode = HAL_BUSY;
 8002d1a:	3000      	adds	r0, #0
 8002d1c:	bf18      	it	ne
 8002d1e:	2001      	movne	r0, #1
 8002d20:	e009      	b.n	8002d36 <HAL_SPI_Transmit+0xe2>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002d22:	6823      	ldr	r3, [r4, #0]
 8002d24:	689a      	ldr	r2, [r3, #8]
 8002d26:	0790      	lsls	r0, r2, #30
 8002d28:	d503      	bpl.n	8002d32 <HAL_SPI_Transmit+0xde>
        hspi->Instance->DR = *((uint16_t *)pData);
 8002d2a:	f835 2b02 	ldrh.w	r2, [r5], #2
 8002d2e:	60da      	str	r2, [r3, #12]
 8002d30:	e7db      	b.n	8002cea <HAL_SPI_Transmit+0x96>
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 8002d32:	b94e      	cbnz	r6, 8002d48 <HAL_SPI_Transmit+0xf4>
          errorcode = HAL_TIMEOUT;
 8002d34:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 8002d36:	2301      	movs	r3, #1
 8002d38:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8002d3c:	2300      	movs	r3, #0
 8002d3e:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
}
 8002d42:	b002      	add	sp, #8
 8002d44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 8002d48:	1c71      	adds	r1, r6, #1
 8002d4a:	d0d2      	beq.n	8002cf2 <HAL_SPI_Transmit+0x9e>
 8002d4c:	f7fe f81a 	bl	8000d84 <HAL_GetTick>
 8002d50:	1bc0      	subs	r0, r0, r7
 8002d52:	4286      	cmp	r6, r0
 8002d54:	d8cd      	bhi.n	8002cf2 <HAL_SPI_Transmit+0x9e>
 8002d56:	e7ed      	b.n	8002d34 <HAL_SPI_Transmit+0xe0>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 8002d58:	b11b      	cbz	r3, 8002d62 <HAL_SPI_Transmit+0x10e>
 8002d5a:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002d5c:	b29b      	uxth	r3, r3
 8002d5e:	2b01      	cmp	r3, #1
 8002d60:	d10a      	bne.n	8002d78 <HAL_SPI_Transmit+0x124>
      if (hspi->TxXferCount > 1U)
 8002d62:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002d64:	b29b      	uxth	r3, r3
 8002d66:	2b01      	cmp	r3, #1
 8002d68:	d916      	bls.n	8002d98 <HAL_SPI_Transmit+0x144>
        hspi->Instance->DR = *((uint16_t *)pData);
 8002d6a:	f835 3b02 	ldrh.w	r3, [r5], #2
 8002d6e:	60c3      	str	r3, [r0, #12]
          hspi->TxXferCount -= 2U;
 8002d70:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002d72:	3b02      	subs	r3, #2
 8002d74:	b29b      	uxth	r3, r3
 8002d76:	87e3      	strh	r3, [r4, #62]	; 0x3e
    while (hspi->TxXferCount > 0U)
 8002d78:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002d7a:	b29b      	uxth	r3, r3
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d0bb      	beq.n	8002cf8 <HAL_SPI_Transmit+0xa4>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002d80:	6823      	ldr	r3, [r4, #0]
 8002d82:	689a      	ldr	r2, [r3, #8]
 8002d84:	0792      	lsls	r2, r2, #30
 8002d86:	d512      	bpl.n	8002dae <HAL_SPI_Transmit+0x15a>
        if (hspi->TxXferCount > 1U)
 8002d88:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 8002d8a:	b292      	uxth	r2, r2
 8002d8c:	2a01      	cmp	r2, #1
 8002d8e:	d90b      	bls.n	8002da8 <HAL_SPI_Transmit+0x154>
          hspi->Instance->DR = *((uint16_t *)pData);
 8002d90:	f835 2b02 	ldrh.w	r2, [r5], #2
 8002d94:	60da      	str	r2, [r3, #12]
 8002d96:	e7eb      	b.n	8002d70 <HAL_SPI_Transmit+0x11c>
        *((__IO uint8_t *)&hspi->Instance->DR) = (*pData++);
 8002d98:	782b      	ldrb	r3, [r5, #0]
 8002d9a:	7303      	strb	r3, [r0, #12]
          hspi->TxXferCount--;
 8002d9c:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002d9e:	3b01      	subs	r3, #1
 8002da0:	b29b      	uxth	r3, r3
 8002da2:	87e3      	strh	r3, [r4, #62]	; 0x3e
          *((__IO uint8_t *)&hspi->Instance->DR) = (*pData++);
 8002da4:	3501      	adds	r5, #1
 8002da6:	e7e7      	b.n	8002d78 <HAL_SPI_Transmit+0x124>
 8002da8:	782a      	ldrb	r2, [r5, #0]
 8002daa:	731a      	strb	r2, [r3, #12]
 8002dac:	e7f6      	b.n	8002d9c <HAL_SPI_Transmit+0x148>
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 8002dae:	2e00      	cmp	r6, #0
 8002db0:	d0c0      	beq.n	8002d34 <HAL_SPI_Transmit+0xe0>
 8002db2:	1c73      	adds	r3, r6, #1
 8002db4:	d0e0      	beq.n	8002d78 <HAL_SPI_Transmit+0x124>
 8002db6:	f7fd ffe5 	bl	8000d84 <HAL_GetTick>
 8002dba:	1bc0      	subs	r0, r0, r7
 8002dbc:	4286      	cmp	r6, r0
 8002dbe:	d8db      	bhi.n	8002d78 <HAL_SPI_Transmit+0x124>
 8002dc0:	e7b8      	b.n	8002d34 <HAL_SPI_Transmit+0xe0>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002dc2:	2320      	movs	r3, #32
 8002dc4:	6623      	str	r3, [r4, #96]	; 0x60
 8002dc6:	e79e      	b.n	8002d06 <HAL_SPI_Transmit+0xb2>
    errorcode = HAL_BUSY;
 8002dc8:	2002      	movs	r0, #2
 8002dca:	e7b4      	b.n	8002d36 <HAL_SPI_Transmit+0xe2>
  __HAL_LOCK(hspi);
 8002dcc:	2002      	movs	r0, #2
 8002dce:	e7b8      	b.n	8002d42 <HAL_SPI_Transmit+0xee>

08002dd0 <HAL_SPI_TransmitReceive>:
{
 8002dd0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002dd4:	461f      	mov	r7, r3
  __HAL_LOCK(hspi);
 8002dd6:	f890 305c 	ldrb.w	r3, [r0, #92]	; 0x5c
{
 8002dda:	f8dd 8020 	ldr.w	r8, [sp, #32]
  __HAL_LOCK(hspi);
 8002dde:	2b01      	cmp	r3, #1
{
 8002de0:	4604      	mov	r4, r0
 8002de2:	460d      	mov	r5, r1
 8002de4:	4616      	mov	r6, r2
  __HAL_LOCK(hspi);
 8002de6:	f000 8112 	beq.w	800300e <HAL_SPI_TransmitReceive+0x23e>
 8002dea:	2301      	movs	r3, #1
 8002dec:	f880 305c 	strb.w	r3, [r0, #92]	; 0x5c
  tickstart = HAL_GetTick();
 8002df0:	f7fd ffc8 	bl	8000d84 <HAL_GetTick>
  tmp  = hspi->State;
 8002df4:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
  tmp1 = hspi->Init.Mode;
 8002df8:	6861      	ldr	r1, [r4, #4]
  tmp  = hspi->State;
 8002dfa:	b2db      	uxtb	r3, r3
  if (!((tmp == HAL_SPI_STATE_READY) || \
 8002dfc:	2b01      	cmp	r3, #1
  tickstart = HAL_GetTick();
 8002dfe:	4681      	mov	r9, r0
  if (!((tmp == HAL_SPI_STATE_READY) || \
 8002e00:	d00a      	beq.n	8002e18 <HAL_SPI_TransmitReceive+0x48>
 8002e02:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
 8002e06:	f040 8100 	bne.w	800300a <HAL_SPI_TransmitReceive+0x23a>
        ((tmp1 == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp == HAL_SPI_STATE_BUSY_RX))))
 8002e0a:	68a2      	ldr	r2, [r4, #8]
 8002e0c:	2a00      	cmp	r2, #0
 8002e0e:	f040 80fc 	bne.w	800300a <HAL_SPI_TransmitReceive+0x23a>
 8002e12:	2b04      	cmp	r3, #4
 8002e14:	f040 80f9 	bne.w	800300a <HAL_SPI_TransmitReceive+0x23a>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002e18:	2d00      	cmp	r5, #0
 8002e1a:	d04b      	beq.n	8002eb4 <HAL_SPI_TransmitReceive+0xe4>
 8002e1c:	2e00      	cmp	r6, #0
 8002e1e:	d049      	beq.n	8002eb4 <HAL_SPI_TransmitReceive+0xe4>
 8002e20:	2f00      	cmp	r7, #0
 8002e22:	d047      	beq.n	8002eb4 <HAL_SPI_TransmitReceive+0xe4>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002e24:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (hspi->RxXferCount > 1U))
 8002e28:	68e0      	ldr	r0, [r4, #12]
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002e2a:	6426      	str	r6, [r4, #64]	; 0x40
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002e2c:	2b04      	cmp	r3, #4
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002e2e:	bf1c      	itt	ne
 8002e30:	2305      	movne	r3, #5
 8002e32:	f884 305d 	strbne.w	r3, [r4, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002e36:	2300      	movs	r3, #0
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (hspi->RxXferCount > 1U))
 8002e38:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002e3c:	6623      	str	r3, [r4, #96]	; 0x60
  hspi->RxISR       = NULL;
 8002e3e:	64e3      	str	r3, [r4, #76]	; 0x4c
  hspi->RxXferCount = Size;
 8002e40:	f8a4 7046 	strh.w	r7, [r4, #70]	; 0x46
  hspi->TxISR       = NULL;
 8002e44:	6523      	str	r3, [r4, #80]	; 0x50
  hspi->RxXferSize  = Size;
 8002e46:	f8a4 7044 	strh.w	r7, [r4, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8002e4a:	63a5      	str	r5, [r4, #56]	; 0x38
  hspi->TxXferCount = Size;
 8002e4c:	87e7      	strh	r7, [r4, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8002e4e:	87a7      	strh	r7, [r4, #60]	; 0x3c
 8002e50:	6823      	ldr	r3, [r4, #0]
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (hspi->RxXferCount > 1U))
 8002e52:	d804      	bhi.n	8002e5e <HAL_SPI_TransmitReceive+0x8e>
 8002e54:	f8b4 2046 	ldrh.w	r2, [r4, #70]	; 0x46
 8002e58:	b292      	uxth	r2, r2
 8002e5a:	2a01      	cmp	r2, #1
 8002e5c:	d92c      	bls.n	8002eb8 <HAL_SPI_TransmitReceive+0xe8>
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002e5e:	685a      	ldr	r2, [r3, #4]
 8002e60:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002e64:	605a      	str	r2, [r3, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002e66:	681a      	ldr	r2, [r3, #0]
 8002e68:	0657      	lsls	r7, r2, #25
    __HAL_SPI_ENABLE(hspi);
 8002e6a:	bf5e      	ittt	pl
 8002e6c:	681a      	ldrpl	r2, [r3, #0]
 8002e6e:	f042 0240 	orrpl.w	r2, r2, #64	; 0x40
 8002e72:	601a      	strpl	r2, [r3, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002e74:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8002e78:	d956      	bls.n	8002f28 <HAL_SPI_TransmitReceive+0x158>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 8002e7a:	b119      	cbz	r1, 8002e84 <HAL_SPI_TransmitReceive+0xb4>
 8002e7c:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 8002e7e:	b292      	uxth	r2, r2
 8002e80:	2a01      	cmp	r2, #1
 8002e82:	d106      	bne.n	8002e92 <HAL_SPI_TransmitReceive+0xc2>
      hspi->Instance->DR = *((uint16_t *)pTxData);
 8002e84:	f835 2b02 	ldrh.w	r2, [r5], #2
 8002e88:	60da      	str	r2, [r3, #12]
      hspi->TxXferCount--;
 8002e8a:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002e8c:	3b01      	subs	r3, #1
 8002e8e:	b29b      	uxth	r3, r3
 8002e90:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 8002e92:	2701      	movs	r7, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002e94:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002e96:	b29b      	uxth	r3, r3
 8002e98:	b993      	cbnz	r3, 8002ec0 <HAL_SPI_TransmitReceive+0xf0>
 8002e9a:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8002e9e:	b29b      	uxth	r3, r3
 8002ea0:	b973      	cbnz	r3, 8002ec0 <HAL_SPI_TransmitReceive+0xf0>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002ea2:	464a      	mov	r2, r9
 8002ea4:	4641      	mov	r1, r8
 8002ea6:	4620      	mov	r0, r4
 8002ea8:	f7ff fe14 	bl	8002ad4 <SPI_EndRxTxTransaction>
 8002eac:	2800      	cmp	r0, #0
 8002eae:	d033      	beq.n	8002f18 <HAL_SPI_TransmitReceive+0x148>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002eb0:	2320      	movs	r3, #32
 8002eb2:	6623      	str	r3, [r4, #96]	; 0x60
    errorcode = HAL_ERROR;
 8002eb4:	2001      	movs	r0, #1
 8002eb6:	e02f      	b.n	8002f18 <HAL_SPI_TransmitReceive+0x148>
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002eb8:	685a      	ldr	r2, [r3, #4]
 8002eba:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002ebe:	e7d1      	b.n	8002e64 <HAL_SPI_TransmitReceive+0x94>
      if (txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 8002ec0:	b177      	cbz	r7, 8002ee0 <HAL_SPI_TransmitReceive+0x110>
 8002ec2:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002ec4:	b29b      	uxth	r3, r3
 8002ec6:	b15b      	cbz	r3, 8002ee0 <HAL_SPI_TransmitReceive+0x110>
 8002ec8:	6823      	ldr	r3, [r4, #0]
 8002eca:	689a      	ldr	r2, [r3, #8]
 8002ecc:	0792      	lsls	r2, r2, #30
 8002ece:	d507      	bpl.n	8002ee0 <HAL_SPI_TransmitReceive+0x110>
        hspi->Instance->DR = *((uint16_t *)pTxData);
 8002ed0:	f835 2b02 	ldrh.w	r2, [r5], #2
 8002ed4:	60da      	str	r2, [r3, #12]
        hspi->TxXferCount--;
 8002ed6:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002ed8:	3b01      	subs	r3, #1
 8002eda:	b29b      	uxth	r3, r3
 8002edc:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 0U;
 8002ede:	2700      	movs	r7, #0
      if ((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 8002ee0:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8002ee4:	b29b      	uxth	r3, r3
 8002ee6:	b16b      	cbz	r3, 8002f04 <HAL_SPI_TransmitReceive+0x134>
 8002ee8:	6823      	ldr	r3, [r4, #0]
 8002eea:	689a      	ldr	r2, [r3, #8]
 8002eec:	07d0      	lsls	r0, r2, #31
 8002eee:	d509      	bpl.n	8002f04 <HAL_SPI_TransmitReceive+0x134>
        *((uint16_t *)pRxData) = hspi->Instance->DR;
 8002ef0:	68db      	ldr	r3, [r3, #12]
 8002ef2:	f826 3b02 	strh.w	r3, [r6], #2
        hspi->RxXferCount--;
 8002ef6:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8002efa:	3b01      	subs	r3, #1
 8002efc:	b29b      	uxth	r3, r3
 8002efe:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
        txallowed = 1U;
 8002f02:	2701      	movs	r7, #1
      if ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout))
 8002f04:	f1b8 3fff 	cmp.w	r8, #4294967295
 8002f08:	d0c4      	beq.n	8002e94 <HAL_SPI_TransmitReceive+0xc4>
 8002f0a:	f7fd ff3b 	bl	8000d84 <HAL_GetTick>
 8002f0e:	eba0 0009 	sub.w	r0, r0, r9
 8002f12:	4580      	cmp	r8, r0
 8002f14:	d8be      	bhi.n	8002e94 <HAL_SPI_TransmitReceive+0xc4>
        errorcode = HAL_TIMEOUT;
 8002f16:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 8002f18:	2301      	movs	r3, #1
 8002f1a:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8002f1e:	2300      	movs	r3, #0
 8002f20:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
 8002f24:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 8002f28:	b119      	cbz	r1, 8002f32 <HAL_SPI_TransmitReceive+0x162>
 8002f2a:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 8002f2c:	b292      	uxth	r2, r2
 8002f2e:	2a01      	cmp	r2, #1
 8002f30:	d10a      	bne.n	8002f48 <HAL_SPI_TransmitReceive+0x178>
      if (hspi->TxXferCount > 1U)
 8002f32:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 8002f34:	b292      	uxth	r2, r2
 8002f36:	2a01      	cmp	r2, #1
 8002f38:	d94d      	bls.n	8002fd6 <HAL_SPI_TransmitReceive+0x206>
        hspi->Instance->DR = *((uint16_t *)pTxData);
 8002f3a:	f835 2b02 	ldrh.w	r2, [r5], #2
 8002f3e:	60da      	str	r2, [r3, #12]
        hspi->TxXferCount -= 2U;
 8002f40:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002f42:	3b02      	subs	r3, #2
 8002f44:	b29b      	uxth	r3, r3
 8002f46:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 8002f48:	2701      	movs	r7, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002f4a:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002f4c:	b29b      	uxth	r3, r3
 8002f4e:	b923      	cbnz	r3, 8002f5a <HAL_SPI_TransmitReceive+0x18a>
 8002f50:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8002f54:	b29b      	uxth	r3, r3
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d0a3      	beq.n	8002ea2 <HAL_SPI_TransmitReceive+0xd2>
      if (txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 8002f5a:	b197      	cbz	r7, 8002f82 <HAL_SPI_TransmitReceive+0x1b2>
 8002f5c:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002f5e:	b29b      	uxth	r3, r3
 8002f60:	b17b      	cbz	r3, 8002f82 <HAL_SPI_TransmitReceive+0x1b2>
 8002f62:	6823      	ldr	r3, [r4, #0]
 8002f64:	689a      	ldr	r2, [r3, #8]
 8002f66:	0791      	lsls	r1, r2, #30
 8002f68:	d50b      	bpl.n	8002f82 <HAL_SPI_TransmitReceive+0x1b2>
        if (hspi->TxXferCount > 1U)
 8002f6a:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 8002f6c:	b292      	uxth	r2, r2
 8002f6e:	2a01      	cmp	r2, #1
 8002f70:	d939      	bls.n	8002fe6 <HAL_SPI_TransmitReceive+0x216>
          hspi->Instance->DR = *((uint16_t *)pTxData);
 8002f72:	f835 2b02 	ldrh.w	r2, [r5], #2
 8002f76:	60da      	str	r2, [r3, #12]
          hspi->TxXferCount -= 2U;
 8002f78:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002f7a:	3b02      	subs	r3, #2
 8002f7c:	b29b      	uxth	r3, r3
 8002f7e:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 0U;
 8002f80:	2700      	movs	r7, #0
      if ((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 8002f82:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8002f86:	b29b      	uxth	r3, r3
 8002f88:	b1db      	cbz	r3, 8002fc2 <HAL_SPI_TransmitReceive+0x1f2>
 8002f8a:	6823      	ldr	r3, [r4, #0]
 8002f8c:	689a      	ldr	r2, [r3, #8]
 8002f8e:	07d2      	lsls	r2, r2, #31
 8002f90:	d517      	bpl.n	8002fc2 <HAL_SPI_TransmitReceive+0x1f2>
        if (hspi->RxXferCount > 1U)
 8002f92:	f8b4 2046 	ldrh.w	r2, [r4, #70]	; 0x46
 8002f96:	b292      	uxth	r2, r2
 8002f98:	2a01      	cmp	r2, #1
 8002f9a:	d92c      	bls.n	8002ff6 <HAL_SPI_TransmitReceive+0x226>
          *((uint16_t *)pRxData) = hspi->Instance->DR;
 8002f9c:	68da      	ldr	r2, [r3, #12]
 8002f9e:	f826 2b02 	strh.w	r2, [r6], #2
          hspi->RxXferCount -= 2U;
 8002fa2:	f8b4 2046 	ldrh.w	r2, [r4, #70]	; 0x46
 8002fa6:	3a02      	subs	r2, #2
 8002fa8:	b292      	uxth	r2, r2
 8002faa:	f8a4 2046 	strh.w	r2, [r4, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8002fae:	f8b4 2046 	ldrh.w	r2, [r4, #70]	; 0x46
 8002fb2:	b292      	uxth	r2, r2
 8002fb4:	2a01      	cmp	r2, #1
 8002fb6:	d803      	bhi.n	8002fc0 <HAL_SPI_TransmitReceive+0x1f0>
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002fb8:	685a      	ldr	r2, [r3, #4]
 8002fba:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002fbe:	605a      	str	r2, [r3, #4]
        txallowed = 1U;
 8002fc0:	2701      	movs	r7, #1
      if ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout))
 8002fc2:	f1b8 3fff 	cmp.w	r8, #4294967295
 8002fc6:	d0c0      	beq.n	8002f4a <HAL_SPI_TransmitReceive+0x17a>
 8002fc8:	f7fd fedc 	bl	8000d84 <HAL_GetTick>
 8002fcc:	eba0 0009 	sub.w	r0, r0, r9
 8002fd0:	4580      	cmp	r8, r0
 8002fd2:	d8ba      	bhi.n	8002f4a <HAL_SPI_TransmitReceive+0x17a>
 8002fd4:	e79f      	b.n	8002f16 <HAL_SPI_TransmitReceive+0x146>
        *(__IO uint8_t *)&hspi->Instance->DR = (*pTxData++);
 8002fd6:	782a      	ldrb	r2, [r5, #0]
 8002fd8:	731a      	strb	r2, [r3, #12]
        hspi->TxXferCount--;
 8002fda:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002fdc:	3b01      	subs	r3, #1
 8002fde:	b29b      	uxth	r3, r3
 8002fe0:	87e3      	strh	r3, [r4, #62]	; 0x3e
        *(__IO uint8_t *)&hspi->Instance->DR = (*pTxData++);
 8002fe2:	3501      	adds	r5, #1
 8002fe4:	e7b0      	b.n	8002f48 <HAL_SPI_TransmitReceive+0x178>
          *(__IO uint8_t *)&hspi->Instance->DR = (*pTxData++);
 8002fe6:	782a      	ldrb	r2, [r5, #0]
 8002fe8:	731a      	strb	r2, [r3, #12]
          hspi->TxXferCount--;
 8002fea:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002fec:	3b01      	subs	r3, #1
 8002fee:	b29b      	uxth	r3, r3
 8002ff0:	87e3      	strh	r3, [r4, #62]	; 0x3e
          *(__IO uint8_t *)&hspi->Instance->DR = (*pTxData++);
 8002ff2:	3501      	adds	r5, #1
 8002ff4:	e7c4      	b.n	8002f80 <HAL_SPI_TransmitReceive+0x1b0>
          (*(uint8_t *)pRxData++) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002ff6:	7b1b      	ldrb	r3, [r3, #12]
 8002ff8:	7033      	strb	r3, [r6, #0]
          hspi->RxXferCount--;
 8002ffa:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8002ffe:	3b01      	subs	r3, #1
 8003000:	b29b      	uxth	r3, r3
 8003002:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
          (*(uint8_t *)pRxData++) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003006:	3601      	adds	r6, #1
 8003008:	e7da      	b.n	8002fc0 <HAL_SPI_TransmitReceive+0x1f0>
    errorcode = HAL_BUSY;
 800300a:	2002      	movs	r0, #2
 800300c:	e784      	b.n	8002f18 <HAL_SPI_TransmitReceive+0x148>
  __HAL_LOCK(hspi);
 800300e:	2002      	movs	r0, #2
}
 8003010:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08003014 <HAL_SPI_Receive>:
{
 8003014:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8003018:	461d      	mov	r5, r3
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800301a:	6843      	ldr	r3, [r0, #4]
 800301c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
{
 8003020:	4604      	mov	r4, r0
 8003022:	460e      	mov	r6, r1
 8003024:	4690      	mov	r8, r2
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8003026:	d10c      	bne.n	8003042 <HAL_SPI_Receive+0x2e>
 8003028:	6883      	ldr	r3, [r0, #8]
 800302a:	b953      	cbnz	r3, 8003042 <HAL_SPI_Receive+0x2e>
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800302c:	2304      	movs	r3, #4
 800302e:	f880 305d 	strb.w	r3, [r0, #93]	; 0x5d
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8003032:	4613      	mov	r3, r2
 8003034:	9500      	str	r5, [sp, #0]
 8003036:	460a      	mov	r2, r1
 8003038:	f7ff feca 	bl	8002dd0 <HAL_SPI_TransmitReceive>
}
 800303c:	b002      	add	sp, #8
 800303e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  __HAL_LOCK(hspi);
 8003042:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
 8003046:	2b01      	cmp	r3, #1
 8003048:	f000 808b 	beq.w	8003162 <HAL_SPI_Receive+0x14e>
 800304c:	2301      	movs	r3, #1
 800304e:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
  tickstart = HAL_GetTick();
 8003052:	f7fd fe97 	bl	8000d84 <HAL_GetTick>
 8003056:	4607      	mov	r7, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 8003058:	f894 005d 	ldrb.w	r0, [r4, #93]	; 0x5d
 800305c:	b2c0      	uxtb	r0, r0
 800305e:	2801      	cmp	r0, #1
 8003060:	d17d      	bne.n	800315e <HAL_SPI_Receive+0x14a>
  if ((pData == NULL) || (Size == 0U))
 8003062:	2e00      	cmp	r6, #0
 8003064:	d05f      	beq.n	8003126 <HAL_SPI_Receive+0x112>
 8003066:	f1b8 0f00 	cmp.w	r8, #0
 800306a:	d05c      	beq.n	8003126 <HAL_SPI_Receive+0x112>
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800306c:	2304      	movs	r3, #4
 800306e:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
 8003072:	6821      	ldr	r1, [r4, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003074:	68e2      	ldr	r2, [r4, #12]
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8003076:	6426      	str	r6, [r4, #64]	; 0x40
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003078:	2300      	movs	r3, #0
 800307a:	6623      	str	r3, [r4, #96]	; 0x60
  hspi->RxXferCount = Size;
 800307c:	f8a4 8046 	strh.w	r8, [r4, #70]	; 0x46
  hspi->TxXferCount = 0U;
 8003080:	87e3      	strh	r3, [r4, #62]	; 0x3e
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8003082:	63a3      	str	r3, [r4, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8003084:	87a3      	strh	r3, [r4, #60]	; 0x3c
  hspi->RxISR       = NULL;
 8003086:	64e3      	str	r3, [r4, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8003088:	6523      	str	r3, [r4, #80]	; 0x50
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800308a:	684b      	ldr	r3, [r1, #4]
  hspi->RxXferSize  = Size;
 800308c:	f8a4 8044 	strh.w	r8, [r4, #68]	; 0x44
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003090:	f5b2 6fe0 	cmp.w	r2, #1792	; 0x700
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003094:	bf8c      	ite	hi
 8003096:	f423 5380 	bichi.w	r3, r3, #4096	; 0x1000
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800309a:	f443 5380 	orrls.w	r3, r3, #4096	; 0x1000
 800309e:	604b      	str	r3, [r1, #4]
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80030a0:	68a3      	ldr	r3, [r4, #8]
 80030a2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    SPI_1LINE_RX(hspi);
 80030a6:	bf02      	ittt	eq
 80030a8:	680b      	ldreq	r3, [r1, #0]
 80030aa:	f423 4380 	biceq.w	r3, r3, #16384	; 0x4000
 80030ae:	600b      	streq	r3, [r1, #0]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80030b0:	680b      	ldr	r3, [r1, #0]
 80030b2:	065b      	lsls	r3, r3, #25
    __HAL_SPI_ENABLE(hspi);
 80030b4:	bf5e      	ittt	pl
 80030b6:	680b      	ldrpl	r3, [r1, #0]
 80030b8:	f043 0340 	orrpl.w	r3, r3, #64	; 0x40
 80030bc:	600b      	strpl	r3, [r1, #0]
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 80030be:	f5b2 6fe0 	cmp.w	r2, #1792	; 0x700
 80030c2:	d91e      	bls.n	8003102 <HAL_SPI_Receive+0xee>
    while (hspi->RxXferCount > 0U)
 80030c4:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 80030c8:	b29b      	uxth	r3, r3
 80030ca:	b1fb      	cbz	r3, 800310c <HAL_SPI_Receive+0xf8>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80030cc:	6823      	ldr	r3, [r4, #0]
 80030ce:	689a      	ldr	r2, [r3, #8]
 80030d0:	07d2      	lsls	r2, r2, #31
 80030d2:	d537      	bpl.n	8003144 <HAL_SPI_Receive+0x130>
        *((uint16_t *)pData) = hspi->Instance->DR;
 80030d4:	68db      	ldr	r3, [r3, #12]
 80030d6:	f826 3b02 	strh.w	r3, [r6], #2
        hspi->RxXferCount--;
 80030da:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 80030de:	3b01      	subs	r3, #1
 80030e0:	b29b      	uxth	r3, r3
 80030e2:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
 80030e6:	e7ed      	b.n	80030c4 <HAL_SPI_Receive+0xb0>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80030e8:	6823      	ldr	r3, [r4, #0]
 80030ea:	689a      	ldr	r2, [r3, #8]
 80030ec:	07d0      	lsls	r0, r2, #31
 80030ee:	d518      	bpl.n	8003122 <HAL_SPI_Receive+0x10e>
        (* (uint8_t *)pData) = *(__IO uint8_t *)&hspi->Instance->DR;
 80030f0:	7b1b      	ldrb	r3, [r3, #12]
 80030f2:	f806 3b01 	strb.w	r3, [r6], #1
        hspi->RxXferCount--;
 80030f6:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 80030fa:	3b01      	subs	r3, #1
 80030fc:	b29b      	uxth	r3, r3
 80030fe:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
    while (hspi->RxXferCount > 0U)
 8003102:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8003106:	b29b      	uxth	r3, r3
 8003108:	2b00      	cmp	r3, #0
 800310a:	d1ed      	bne.n	80030e8 <HAL_SPI_Receive+0xd4>
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800310c:	463a      	mov	r2, r7
 800310e:	4629      	mov	r1, r5
 8003110:	4620      	mov	r0, r4
 8003112:	f7ff fd01 	bl	8002b18 <SPI_EndRxTransaction>
 8003116:	b9f8      	cbnz	r0, 8003158 <HAL_SPI_Receive+0x144>
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003118:	6e20      	ldr	r0, [r4, #96]	; 0x60
    errorcode = HAL_BUSY;
 800311a:	3000      	adds	r0, #0
 800311c:	bf18      	it	ne
 800311e:	2001      	movne	r0, #1
 8003120:	e001      	b.n	8003126 <HAL_SPI_Receive+0x112>
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 8003122:	b93d      	cbnz	r5, 8003134 <HAL_SPI_Receive+0x120>
          errorcode = HAL_TIMEOUT;
 8003124:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 8003126:	2301      	movs	r3, #1
 8003128:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800312c:	2300      	movs	r3, #0
 800312e:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
  return errorcode;
 8003132:	e783      	b.n	800303c <HAL_SPI_Receive+0x28>
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 8003134:	1c69      	adds	r1, r5, #1
 8003136:	d0e4      	beq.n	8003102 <HAL_SPI_Receive+0xee>
 8003138:	f7fd fe24 	bl	8000d84 <HAL_GetTick>
 800313c:	1bc0      	subs	r0, r0, r7
 800313e:	4285      	cmp	r5, r0
 8003140:	d8df      	bhi.n	8003102 <HAL_SPI_Receive+0xee>
 8003142:	e7ef      	b.n	8003124 <HAL_SPI_Receive+0x110>
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 8003144:	2d00      	cmp	r5, #0
 8003146:	d0ed      	beq.n	8003124 <HAL_SPI_Receive+0x110>
 8003148:	1c6b      	adds	r3, r5, #1
 800314a:	d0bb      	beq.n	80030c4 <HAL_SPI_Receive+0xb0>
 800314c:	f7fd fe1a 	bl	8000d84 <HAL_GetTick>
 8003150:	1bc0      	subs	r0, r0, r7
 8003152:	4285      	cmp	r5, r0
 8003154:	d8b6      	bhi.n	80030c4 <HAL_SPI_Receive+0xb0>
 8003156:	e7e5      	b.n	8003124 <HAL_SPI_Receive+0x110>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003158:	2320      	movs	r3, #32
 800315a:	6623      	str	r3, [r4, #96]	; 0x60
 800315c:	e7dc      	b.n	8003118 <HAL_SPI_Receive+0x104>
    errorcode = HAL_BUSY;
 800315e:	2002      	movs	r0, #2
 8003160:	e7e1      	b.n	8003126 <HAL_SPI_Receive+0x112>
  __HAL_LOCK(hspi);
 8003162:	2002      	movs	r0, #2
 8003164:	e76a      	b.n	800303c <HAL_SPI_Receive+0x28>

08003166 <HAL_SPIEx_FlushRxFifo>:
  */
HAL_StatusTypeDef HAL_SPIEx_FlushRxFifo(SPI_HandleTypeDef *hspi)
{
  __IO uint32_t tmpreg;
  uint8_t  count = 0U;
  while ((hspi->Instance->SR & SPI_FLAG_FRLVL) !=  SPI_FRLVL_EMPTY)
 8003166:	6802      	ldr	r2, [r0, #0]
{
 8003168:	b082      	sub	sp, #8
  while ((hspi->Instance->SR & SPI_FLAG_FRLVL) !=  SPI_FRLVL_EMPTY)
 800316a:	2304      	movs	r3, #4
 800316c:	6890      	ldr	r0, [r2, #8]
 800316e:	f410 60c0 	ands.w	r0, r0, #1536	; 0x600
 8003172:	d101      	bne.n	8003178 <HAL_SPIEx_FlushRxFifo+0x12>
    {
      return HAL_TIMEOUT;
    }
  }
  return HAL_OK;
}
 8003174:	b002      	add	sp, #8
 8003176:	4770      	bx	lr
    tmpreg = hspi->Instance->DR;
 8003178:	68d1      	ldr	r1, [r2, #12]
 800317a:	9101      	str	r1, [sp, #4]
 800317c:	3b01      	subs	r3, #1
    if (count == SPI_FIFO_SIZE)
 800317e:	f013 03ff 	ands.w	r3, r3, #255	; 0xff
    UNUSED(tmpreg); /* To avoid GCC warning */
 8003182:	9901      	ldr	r1, [sp, #4]
    if (count == SPI_FIFO_SIZE)
 8003184:	d1f2      	bne.n	800316c <HAL_SPIEx_FlushRxFifo+0x6>
      return HAL_TIMEOUT;
 8003186:	2003      	movs	r0, #3
 8003188:	e7f4      	b.n	8003174 <HAL_SPIEx_FlushRxFifo+0xe>
	...

0800318c <UART_SetConfig>:
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
  
  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if(UART_INSTANCE_LOWPOWER(huart))
 800318c:	6802      	ldr	r2, [r0, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800318e:	69c1      	ldr	r1, [r0, #28]
{
 8003190:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003192:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003194:	6883      	ldr	r3, [r0, #8]
 8003196:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003198:	6815      	ldr	r5, [r2, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800319a:	4303      	orrs	r3, r0
 800319c:	6960      	ldr	r0, [r4, #20]
 800319e:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80031a0:	48ba      	ldr	r0, [pc, #744]	; (800348c <UART_SetConfig+0x300>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80031a2:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80031a4:	4028      	ands	r0, r5
 80031a6:	4303      	orrs	r3, r0
 80031a8:	6013      	str	r3, [r2, #0]
  
  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80031aa:	6853      	ldr	r3, [r2, #4]
 80031ac:	68e0      	ldr	r0, [r4, #12]
 80031ae:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80031b2:	4303      	orrs	r3, r0
 80031b4:	6053      	str	r3, [r2, #4]
  *   to huart->Init.OneBitSampling (not applicable to LPUART)
  * - set TXFTCFG bit according to huart->Init.TxFifoThreshold value
  * - set RXFTCFG bit according to huart->Init.RxFifoThreshold value */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
  
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80031b6:	4bb6      	ldr	r3, [pc, #728]	; (8003490 <UART_SetConfig+0x304>)
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80031b8:	69a0      	ldr	r0, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80031ba:	429a      	cmp	r2, r3
  {
    tmpreg |= huart->Init.OneBitSampling;
 80031bc:	bf1c      	itt	ne
 80031be:	6a23      	ldrne	r3, [r4, #32]
 80031c0:	4318      	orrne	r0, r3
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80031c2:	6893      	ldr	r3, [r2, #8]
 80031c4:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 80031c8:	4303      	orrs	r3, r0
 80031ca:	6093      	str	r3, [r2, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif
  
  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80031cc:	4bb1      	ldr	r3, [pc, #708]	; (8003494 <UART_SetConfig+0x308>)
 80031ce:	429a      	cmp	r2, r3
 80031d0:	d119      	bne.n	8003206 <UART_SetConfig+0x7a>
 80031d2:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 80031d6:	4ab0      	ldr	r2, [pc, #704]	; (8003498 <UART_SetConfig+0x30c>)
 80031d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031dc:	f003 0303 	and.w	r3, r3, #3
        }
      }  /*   if ( (tmpreg < (3 * huart->Init.BaudRate) ) || (tmpreg > (4096 * huart->Init.BaudRate) )) */
    } /* if (tmpreg != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80031e0:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 80031e4:	5cd3      	ldrb	r3, [r2, r3]
 80031e6:	f040 8138 	bne.w	800345a <UART_SetConfig+0x2ce>
  {
    switch (clocksource)
 80031ea:	2b08      	cmp	r3, #8
 80031ec:	f200 808f 	bhi.w	800330e <UART_SetConfig+0x182>
 80031f0:	e8df f013 	tbh	[pc, r3, lsl #1]
 80031f4:	00ca011a 	.word	0x00ca011a
 80031f8:	008d00f9 	.word	0x008d00f9
 80031fc:	008d0114 	.word	0x008d0114
 8003200:	008d008d 	.word	0x008d008d
 8003204:	0036      	.short	0x0036
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003206:	4ba5      	ldr	r3, [pc, #660]	; (800349c <UART_SetConfig+0x310>)
 8003208:	429a      	cmp	r2, r3
 800320a:	d107      	bne.n	800321c <UART_SetConfig+0x90>
 800320c:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 8003210:	4aa3      	ldr	r2, [pc, #652]	; (80034a0 <UART_SetConfig+0x314>)
 8003212:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003216:	f003 030c 	and.w	r3, r3, #12
 800321a:	e7e1      	b.n	80031e0 <UART_SetConfig+0x54>
 800321c:	4ba1      	ldr	r3, [pc, #644]	; (80034a4 <UART_SetConfig+0x318>)
 800321e:	429a      	cmp	r2, r3
 8003220:	d123      	bne.n	800326a <UART_SetConfig+0xde>
 8003222:	f503 33e4 	add.w	r3, r3, #116736	; 0x1c800
 8003226:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800322a:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800322e:	2b10      	cmp	r3, #16
 8003230:	f000 80f1 	beq.w	8003416 <UART_SetConfig+0x28a>
 8003234:	d80b      	bhi.n	800324e <UART_SetConfig+0xc2>
 8003236:	2b00      	cmp	r3, #0
 8003238:	f000 80f3 	beq.w	8003422 <UART_SetConfig+0x296>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800323c:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
#endif
      break;
    case UART_CLOCKSOURCE_UNDEFINED:
    default:
      ret = HAL_ERROR;
 8003240:	f04f 0201 	mov.w	r2, #1
  uint32_t usartdiv                   = 0x00000000U;
 8003244:	f04f 0300 	mov.w	r3, #0
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003248:	f000 80f8 	beq.w	800343c <UART_SetConfig+0x2b0>
 800324c:	e0a8      	b.n	80033a0 <UART_SetConfig+0x214>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800324e:	2b20      	cmp	r3, #32
 8003250:	f000 80c6 	beq.w	80033e0 <UART_SetConfig+0x254>
 8003254:	2b30      	cmp	r3, #48	; 0x30
 8003256:	d1f1      	bne.n	800323c <UART_SetConfig+0xb0>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003258:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 800325c:	f040 80b8 	bne.w	80033d0 <UART_SetConfig+0x244>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8003260:	6860      	ldr	r0, [r4, #4]
 8003262:	0843      	lsrs	r3, r0, #1
 8003264:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8003268:	e0c3      	b.n	80033f2 <UART_SetConfig+0x266>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800326a:	4b8f      	ldr	r3, [pc, #572]	; (80034a8 <UART_SetConfig+0x31c>)
 800326c:	429a      	cmp	r2, r3
 800326e:	d11e      	bne.n	80032ae <UART_SetConfig+0x122>
 8003270:	f503 33e2 	add.w	r3, r3, #115712	; 0x1c400
 8003274:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003278:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800327c:	2b40      	cmp	r3, #64	; 0x40
 800327e:	f000 80bb 	beq.w	80033f8 <UART_SetConfig+0x26c>
 8003282:	d80a      	bhi.n	800329a <UART_SetConfig+0x10e>
 8003284:	b97b      	cbnz	r3, 80032a6 <UART_SetConfig+0x11a>
  if(UART_INSTANCE_LOWPOWER(huart))
 8003286:	4b82      	ldr	r3, [pc, #520]	; (8003490 <UART_SetConfig+0x304>)
 8003288:	429a      	cmp	r2, r3
 800328a:	f040 80ca 	bne.w	8003422 <UART_SetConfig+0x296>
      lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 800328e:	f7ff f8a5 	bl	80023dc <HAL_RCC_GetPCLK1Freq>
      break;
 8003292:	2300      	movs	r3, #0
    if (lpuart_ker_ck_pres != 0U)
 8003294:	bbb0      	cbnz	r0, 8003304 <UART_SetConfig+0x178>
 8003296:	4602      	mov	r2, r0
 8003298:	e03a      	b.n	8003310 <UART_SetConfig+0x184>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800329a:	2b80      	cmp	r3, #128	; 0x80
 800329c:	f000 809d 	beq.w	80033da <UART_SetConfig+0x24e>
 80032a0:	2bc0      	cmp	r3, #192	; 0xc0
 80032a2:	f000 80b0 	beq.w	8003406 <UART_SetConfig+0x27a>
  if(UART_INSTANCE_LOWPOWER(huart))
 80032a6:	4b7a      	ldr	r3, [pc, #488]	; (8003490 <UART_SetConfig+0x304>)
 80032a8:	429a      	cmp	r2, r3
 80032aa:	d1c7      	bne.n	800323c <UART_SetConfig+0xb0>
 80032ac:	e02f      	b.n	800330e <UART_SetConfig+0x182>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80032ae:	4b7f      	ldr	r3, [pc, #508]	; (80034ac <UART_SetConfig+0x320>)
 80032b0:	429a      	cmp	r2, r3
 80032b2:	d111      	bne.n	80032d8 <UART_SetConfig+0x14c>
 80032b4:	f503 33e0 	add.w	r3, r3, #114688	; 0x1c000
 80032b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032bc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80032c0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80032c4:	f000 8098 	beq.w	80033f8 <UART_SetConfig+0x26c>
 80032c8:	d9dc      	bls.n	8003284 <UART_SetConfig+0xf8>
 80032ca:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80032ce:	f000 8084 	beq.w	80033da <UART_SetConfig+0x24e>
 80032d2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80032d6:	e7e4      	b.n	80032a2 <UART_SetConfig+0x116>
 80032d8:	4b6d      	ldr	r3, [pc, #436]	; (8003490 <UART_SetConfig+0x304>)
 80032da:	429a      	cmp	r2, r3
 80032dc:	d1ae      	bne.n	800323c <UART_SetConfig+0xb0>
 80032de:	f503 33c8 	add.w	r3, r3, #102400	; 0x19000
 80032e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032e6:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80032ea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80032ee:	f000 8083 	beq.w	80033f8 <UART_SetConfig+0x26c>
 80032f2:	d9c7      	bls.n	8003284 <UART_SetConfig+0xf8>
 80032f4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80032f8:	d06f      	beq.n	80033da <UART_SetConfig+0x24e>
 80032fa:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80032fe:	e7d0      	b.n	80032a2 <UART_SetConfig+0x116>
      lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8003300:	486b      	ldr	r0, [pc, #428]	; (80034b0 <UART_SetConfig+0x324>)
  if(UART_INSTANCE_LOWPOWER(huart))
 8003302:	2302      	movs	r3, #2
      if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
 8003304:	6862      	ldr	r2, [r4, #4]
 8003306:	eb02 0142 	add.w	r1, r2, r2, lsl #1
 800330a:	4281      	cmp	r1, r0
 800330c:	d905      	bls.n	800331a <UART_SetConfig+0x18e>
        ret = HAL_ERROR;
 800330e:	2201      	movs	r2, #1
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif
    
  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003310:	2300      	movs	r3, #0
 8003312:	6623      	str	r3, [r4, #96]	; 0x60
  huart->TxISR = NULL;
 8003314:	6663      	str	r3, [r4, #100]	; 0x64
  
  return ret;
}
 8003316:	4610      	mov	r0, r2
 8003318:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
 800331a:	ebb0 3f02 	cmp.w	r0, r2, lsl #12
 800331e:	d8f6      	bhi.n	800330e <UART_SetConfig+0x182>
        switch (clocksource)
 8003320:	2b08      	cmp	r3, #8
 8003322:	d82e      	bhi.n	8003382 <UART_SetConfig+0x1f6>
 8003324:	e8df f003 	tbb	[pc, r3]
 8003328:	2d1c2d05 	.word	0x2d1c2d05
 800332c:	2d2d2d24 	.word	0x2d2d2d24
 8003330:	27          	.byte	0x27
 8003331:	00          	.byte	0x00
          usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8003332:	f7ff f853 	bl	80023dc <HAL_RCC_GetPCLK1Freq>
          usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003336:	6862      	ldr	r2, [r4, #4]
 8003338:	f44f 7180 	mov.w	r1, #256	; 0x100
 800333c:	0856      	lsrs	r6, r2, #1
 800333e:	2700      	movs	r7, #0
 8003340:	fbe1 6700 	umlal	r6, r7, r1, r0
 8003344:	2300      	movs	r3, #0
 8003346:	4630      	mov	r0, r6
 8003348:	4639      	mov	r1, r7
          usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 800334a:	f7fd f951 	bl	80005f0 <__aeabi_uldivmod>
          break;
 800334e:	2200      	movs	r2, #0
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003350:	4b58      	ldr	r3, [pc, #352]	; (80034b4 <UART_SetConfig+0x328>)
 8003352:	f5a0 7140 	sub.w	r1, r0, #768	; 0x300
 8003356:	4299      	cmp	r1, r3
 8003358:	d8d9      	bhi.n	800330e <UART_SetConfig+0x182>
          huart->Instance->BRR = usartdiv;
 800335a:	6823      	ldr	r3, [r4, #0]
 800335c:	60d8      	str	r0, [r3, #12]
 800335e:	e7d7      	b.n	8003310 <UART_SetConfig+0x184>
          usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 8003360:	4855      	ldr	r0, [pc, #340]	; (80034b8 <UART_SetConfig+0x32c>)
 8003362:	0855      	lsrs	r5, r2, #1
 8003364:	2300      	movs	r3, #0
 8003366:	2100      	movs	r1, #0
 8003368:	1940      	adds	r0, r0, r5
          usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 800336a:	f141 0100 	adc.w	r1, r1, #0
 800336e:	e7ec      	b.n	800334a <UART_SetConfig+0x1be>
          usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003370:	f7fe fcde 	bl	8001d30 <HAL_RCC_GetSysClockFreq>
 8003374:	e7df      	b.n	8003336 <UART_SetConfig+0x1aa>
          usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8003376:	0850      	lsrs	r0, r2, #1
 8003378:	2100      	movs	r1, #0
 800337a:	2300      	movs	r3, #0
 800337c:	f510 0000 	adds.w	r0, r0, #8388608	; 0x800000
 8003380:	e7f3      	b.n	800336a <UART_SetConfig+0x1de>
          ret = HAL_ERROR;
 8003382:	2201      	movs	r2, #1
  uint32_t usartdiv                   = 0x00000000U;
 8003384:	2000      	movs	r0, #0
 8003386:	e7e3      	b.n	8003350 <UART_SetConfig+0x1c4>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8003388:	f7ff f838 	bl	80023fc <HAL_RCC_GetPCLK2Freq>
 800338c:	e04e      	b.n	800342c <UART_SetConfig+0x2a0>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 800338e:	f7ff f825 	bl	80023dc <HAL_RCC_GetPCLK1Freq>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003392:	6862      	ldr	r2, [r4, #4]
 8003394:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 8003398:	fbb3 f3f2 	udiv	r3, r3, r2
 800339c:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 800339e:	2200      	movs	r2, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80033a0:	f1a3 0010 	sub.w	r0, r3, #16
 80033a4:	f64f 71ef 	movw	r1, #65519	; 0xffef
 80033a8:	4288      	cmp	r0, r1
 80033aa:	d8b0      	bhi.n	800330e <UART_SetConfig+0x182>
      huart->Instance->BRR = usartdiv;
 80033ac:	6821      	ldr	r1, [r4, #0]
 80033ae:	60cb      	str	r3, [r1, #12]
 80033b0:	e7ae      	b.n	8003310 <UART_SetConfig+0x184>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80033b2:	f7ff f823 	bl	80023fc <HAL_RCC_GetPCLK2Freq>
 80033b6:	e7ec      	b.n	8003392 <UART_SetConfig+0x206>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 80033b8:	6860      	ldr	r0, [r4, #4]
 80033ba:	0843      	lsrs	r3, r0, #1
 80033bc:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 80033c0:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80033c4:	fbb3 f3f0 	udiv	r3, r3, r0
 80033c8:	e7e8      	b.n	800339c <UART_SetConfig+0x210>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80033ca:	f7fe fcb1 	bl	8001d30 <HAL_RCC_GetSysClockFreq>
 80033ce:	e7e0      	b.n	8003392 <UART_SetConfig+0x206>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80033d0:	6860      	ldr	r0, [r4, #4]
 80033d2:	0843      	lsrs	r3, r0, #1
 80033d4:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80033d8:	e7f4      	b.n	80033c4 <UART_SetConfig+0x238>
  if(UART_INSTANCE_LOWPOWER(huart))
 80033da:	4b2d      	ldr	r3, [pc, #180]	; (8003490 <UART_SetConfig+0x304>)
 80033dc:	429a      	cmp	r2, r3
 80033de:	d08f      	beq.n	8003300 <UART_SetConfig+0x174>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80033e0:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 80033e4:	d1e8      	bne.n	80033b8 <UART_SetConfig+0x22c>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 80033e6:	6860      	ldr	r0, [r4, #4]
 80033e8:	0843      	lsrs	r3, r0, #1
 80033ea:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 80033ee:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80033f2:	fbb3 f3f0 	udiv	r3, r3, r0
 80033f6:	e01f      	b.n	8003438 <UART_SetConfig+0x2ac>
  if(UART_INSTANCE_LOWPOWER(huart))
 80033f8:	4b25      	ldr	r3, [pc, #148]	; (8003490 <UART_SetConfig+0x304>)
 80033fa:	429a      	cmp	r2, r3
 80033fc:	d10b      	bne.n	8003416 <UART_SetConfig+0x28a>
      lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 80033fe:	f7fe fc97 	bl	8001d30 <HAL_RCC_GetSysClockFreq>
      break;
 8003402:	2304      	movs	r3, #4
 8003404:	e746      	b.n	8003294 <UART_SetConfig+0x108>
  if(UART_INSTANCE_LOWPOWER(huart))
 8003406:	4b22      	ldr	r3, [pc, #136]	; (8003490 <UART_SetConfig+0x304>)
 8003408:	429a      	cmp	r2, r3
 800340a:	f47f af25 	bne.w	8003258 <UART_SetConfig+0xcc>
      lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 800340e:	f44f 4000 	mov.w	r0, #32768	; 0x8000
  if(UART_INSTANCE_LOWPOWER(huart))
 8003412:	2308      	movs	r3, #8
 8003414:	e776      	b.n	8003304 <UART_SetConfig+0x178>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003416:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 800341a:	d1d6      	bne.n	80033ca <UART_SetConfig+0x23e>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800341c:	f7fe fc88 	bl	8001d30 <HAL_RCC_GetSysClockFreq>
 8003420:	e004      	b.n	800342c <UART_SetConfig+0x2a0>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003422:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8003426:	d1b2      	bne.n	800338e <UART_SetConfig+0x202>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8003428:	f7fe ffd8 	bl	80023dc <HAL_RCC_GetPCLK1Freq>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800342c:	6861      	ldr	r1, [r4, #4]
 800342e:	084a      	lsrs	r2, r1, #1
 8003430:	eb02 0340 	add.w	r3, r2, r0, lsl #1
 8003434:	fbb3 f3f1 	udiv	r3, r3, r1
 8003438:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 800343a:	2200      	movs	r2, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800343c:	f1a3 0010 	sub.w	r0, r3, #16
 8003440:	f64f 71ef 	movw	r1, #65519	; 0xffef
 8003444:	4288      	cmp	r0, r1
 8003446:	f63f af62 	bhi.w	800330e <UART_SetConfig+0x182>
      brrtemp = usartdiv & 0xFFF0U;
 800344a:	f023 010f 	bic.w	r1, r3, #15
      huart->Instance->BRR = brrtemp;
 800344e:	6820      	ldr	r0, [r4, #0]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003450:	f3c3 0342 	ubfx	r3, r3, #1, #3
      huart->Instance->BRR = brrtemp;
 8003454:	430b      	orrs	r3, r1
 8003456:	60c3      	str	r3, [r0, #12]
 8003458:	e75a      	b.n	8003310 <UART_SetConfig+0x184>
    switch (clocksource)
 800345a:	2b08      	cmp	r3, #8
 800345c:	f63f af57 	bhi.w	800330e <UART_SetConfig+0x182>
 8003460:	a201      	add	r2, pc, #4	; (adr r2, 8003468 <UART_SetConfig+0x2dc>)
 8003462:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003466:	bf00      	nop
 8003468:	0800338f 	.word	0x0800338f
 800346c:	080033b3 	.word	0x080033b3
 8003470:	080033b9 	.word	0x080033b9
 8003474:	0800330f 	.word	0x0800330f
 8003478:	080033cb 	.word	0x080033cb
 800347c:	0800330f 	.word	0x0800330f
 8003480:	0800330f 	.word	0x0800330f
 8003484:	0800330f 	.word	0x0800330f
 8003488:	080033d1 	.word	0x080033d1
 800348c:	efff69f3 	.word	0xefff69f3
 8003490:	40008000 	.word	0x40008000
 8003494:	40013800 	.word	0x40013800
 8003498:	080058b0 	.word	0x080058b0
 800349c:	40004400 	.word	0x40004400
 80034a0:	080058b4 	.word	0x080058b4
 80034a4:	40004800 	.word	0x40004800
 80034a8:	40004c00 	.word	0x40004c00
 80034ac:	40005000 	.word	0x40005000
 80034b0:	00f42400 	.word	0x00f42400
 80034b4:	000ffcff 	.word	0x000ffcff
 80034b8:	f4240000 	.word	0xf4240000

080034bc <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
  
  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80034bc:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80034be:	07da      	lsls	r2, r3, #31
{
 80034c0:	b510      	push	{r4, lr}
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80034c2:	d506      	bpl.n	80034d2 <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80034c4:	6801      	ldr	r1, [r0, #0]
 80034c6:	6a84      	ldr	r4, [r0, #40]	; 0x28
 80034c8:	684a      	ldr	r2, [r1, #4]
 80034ca:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 80034ce:	4322      	orrs	r2, r4
 80034d0:	604a      	str	r2, [r1, #4]
  }
  
  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80034d2:	079c      	lsls	r4, r3, #30
 80034d4:	d506      	bpl.n	80034e4 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80034d6:	6801      	ldr	r1, [r0, #0]
 80034d8:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 80034da:	684a      	ldr	r2, [r1, #4]
 80034dc:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80034e0:	4322      	orrs	r2, r4
 80034e2:	604a      	str	r2, [r1, #4]
  }
  
  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80034e4:	0759      	lsls	r1, r3, #29
 80034e6:	d506      	bpl.n	80034f6 <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80034e8:	6801      	ldr	r1, [r0, #0]
 80034ea:	6b04      	ldr	r4, [r0, #48]	; 0x30
 80034ec:	684a      	ldr	r2, [r1, #4]
 80034ee:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80034f2:	4322      	orrs	r2, r4
 80034f4:	604a      	str	r2, [r1, #4]
  }
  
  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80034f6:	071a      	lsls	r2, r3, #28
 80034f8:	d506      	bpl.n	8003508 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80034fa:	6801      	ldr	r1, [r0, #0]
 80034fc:	6b44      	ldr	r4, [r0, #52]	; 0x34
 80034fe:	684a      	ldr	r2, [r1, #4]
 8003500:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003504:	4322      	orrs	r2, r4
 8003506:	604a      	str	r2, [r1, #4]
  }
  
  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003508:	06dc      	lsls	r4, r3, #27
 800350a:	d506      	bpl.n	800351a <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800350c:	6801      	ldr	r1, [r0, #0]
 800350e:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8003510:	688a      	ldr	r2, [r1, #8]
 8003512:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003516:	4322      	orrs	r2, r4
 8003518:	608a      	str	r2, [r1, #8]
  }
  
  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800351a:	0699      	lsls	r1, r3, #26
 800351c:	d506      	bpl.n	800352c <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800351e:	6801      	ldr	r1, [r0, #0]
 8003520:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8003522:	688a      	ldr	r2, [r1, #8]
 8003524:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003528:	4322      	orrs	r2, r4
 800352a:	608a      	str	r2, [r1, #8]
  }
  
  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800352c:	065a      	lsls	r2, r3, #25
 800352e:	d50f      	bpl.n	8003550 <UART_AdvFeatureConfig+0x94>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003530:	6801      	ldr	r1, [r0, #0]
 8003532:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8003534:	684a      	ldr	r2, [r1, #4]
 8003536:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 800353a:	4322      	orrs	r2, r4
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800353c:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003540:	604a      	str	r2, [r1, #4]
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003542:	d105      	bne.n	8003550 <UART_AdvFeatureConfig+0x94>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003544:	684a      	ldr	r2, [r1, #4]
 8003546:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8003548:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 800354c:	4322      	orrs	r2, r4
 800354e:	604a      	str	r2, [r1, #4]
    }
  }
  
  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003550:	061b      	lsls	r3, r3, #24
 8003552:	d506      	bpl.n	8003562 <UART_AdvFeatureConfig+0xa6>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003554:	6802      	ldr	r2, [r0, #0]
 8003556:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8003558:	6853      	ldr	r3, [r2, #4]
 800355a:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 800355e:	430b      	orrs	r3, r1
 8003560:	6053      	str	r3, [r2, #4]
 8003562:	bd10      	pop	{r4, pc}

08003564 <UART_WaitOnFlagUntilTimeout>:
  * @param Tickstart Tick start value
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8003564:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003568:	9d06      	ldr	r5, [sp, #24]
 800356a:	4604      	mov	r4, r0
 800356c:	460f      	mov	r7, r1
 800356e:	4616      	mov	r6, r2
 8003570:	4698      	mov	r8, r3
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003572:	6821      	ldr	r1, [r4, #0]
 8003574:	69ca      	ldr	r2, [r1, #28]
 8003576:	ea37 0302 	bics.w	r3, r7, r2
 800357a:	bf0c      	ite	eq
 800357c:	2201      	moveq	r2, #1
 800357e:	2200      	movne	r2, #0
 8003580:	42b2      	cmp	r2, r6
 8003582:	d002      	beq.n	800358a <UART_WaitOnFlagUntilTimeout+0x26>
        
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 8003584:	2000      	movs	r0, #0
}
 8003586:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(Timeout != HAL_MAX_DELAY)
 800358a:	1c6b      	adds	r3, r5, #1
 800358c:	d0f2      	beq.n	8003574 <UART_WaitOnFlagUntilTimeout+0x10>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 800358e:	b99d      	cbnz	r5, 80035b8 <UART_WaitOnFlagUntilTimeout+0x54>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003590:	6823      	ldr	r3, [r4, #0]
 8003592:	681a      	ldr	r2, [r3, #0]
 8003594:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003598:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800359a:	689a      	ldr	r2, [r3, #8]
 800359c:	f022 0201 	bic.w	r2, r2, #1
 80035a0:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 80035a2:	2320      	movs	r3, #32
 80035a4:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
        huart->RxState = HAL_UART_STATE_READY;
 80035a8:	f884 3072 	strb.w	r3, [r4, #114]	; 0x72
        __HAL_UNLOCK(huart);
 80035ac:	2300      	movs	r3, #0
 80035ae:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
 80035b2:	2003      	movs	r0, #3
 80035b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 80035b8:	f7fd fbe4 	bl	8000d84 <HAL_GetTick>
 80035bc:	eba0 0008 	sub.w	r0, r0, r8
 80035c0:	4285      	cmp	r5, r0
 80035c2:	d2d6      	bcs.n	8003572 <UART_WaitOnFlagUntilTimeout+0xe>
 80035c4:	e7e4      	b.n	8003590 <UART_WaitOnFlagUntilTimeout+0x2c>

080035c6 <UART_CheckIdleState>:
{
 80035c6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80035c8:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80035ca:	2600      	movs	r6, #0
 80035cc:	6746      	str	r6, [r0, #116]	; 0x74
  tickstart = HAL_GetTick();
 80035ce:	f7fd fbd9 	bl	8000d84 <HAL_GetTick>
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80035d2:	6823      	ldr	r3, [r4, #0]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	071a      	lsls	r2, r3, #28
  tickstart = HAL_GetTick();
 80035d8:	4605      	mov	r5, r0
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80035da:	d417      	bmi.n	800360c <UART_CheckIdleState+0x46>
  if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80035dc:	6823      	ldr	r3, [r4, #0]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	075b      	lsls	r3, r3, #29
 80035e2:	d50a      	bpl.n	80035fa <UART_CheckIdleState+0x34>
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80035e4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80035e8:	9300      	str	r3, [sp, #0]
 80035ea:	2200      	movs	r2, #0
 80035ec:	462b      	mov	r3, r5
 80035ee:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80035f2:	4620      	mov	r0, r4
 80035f4:	f7ff ffb6 	bl	8003564 <UART_WaitOnFlagUntilTimeout>
 80035f8:	b9a0      	cbnz	r0, 8003624 <UART_CheckIdleState+0x5e>
  huart->gState= HAL_UART_STATE_READY;
 80035fa:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 80035fc:	2000      	movs	r0, #0
  huart->gState= HAL_UART_STATE_READY;
 80035fe:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
  __HAL_UNLOCK(huart);
 8003602:	f884 0070 	strb.w	r0, [r4, #112]	; 0x70
  huart->RxState= HAL_UART_STATE_READY;
 8003606:	f884 3072 	strb.w	r3, [r4, #114]	; 0x72
  return HAL_OK;
 800360a:	e00c      	b.n	8003626 <UART_CheckIdleState+0x60>
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800360c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003610:	9300      	str	r3, [sp, #0]
 8003612:	4632      	mov	r2, r6
 8003614:	4603      	mov	r3, r0
 8003616:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800361a:	4620      	mov	r0, r4
 800361c:	f7ff ffa2 	bl	8003564 <UART_WaitOnFlagUntilTimeout>
 8003620:	2800      	cmp	r0, #0
 8003622:	d0db      	beq.n	80035dc <UART_CheckIdleState+0x16>
      return HAL_TIMEOUT;
 8003624:	2003      	movs	r0, #3
}
 8003626:	b002      	add	sp, #8
 8003628:	bd70      	pop	{r4, r5, r6, pc}

0800362a <HAL_UART_Init>:
{
 800362a:	b510      	push	{r4, lr}
  if(huart == NULL)
 800362c:	4604      	mov	r4, r0
 800362e:	b360      	cbz	r0, 800368a <HAL_UART_Init+0x60>
  if(huart->gState == HAL_UART_STATE_RESET)
 8003630:	f890 3071 	ldrb.w	r3, [r0, #113]	; 0x71
 8003634:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003638:	b91b      	cbnz	r3, 8003642 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 800363a:	f880 2070 	strb.w	r2, [r0, #112]	; 0x70
    HAL_UART_MspInit(huart);
 800363e:	f001 fac9 	bl	8004bd4 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8003642:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8003644:	2324      	movs	r3, #36	; 0x24
 8003646:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
  __HAL_UART_DISABLE(huart);
 800364a:	6813      	ldr	r3, [r2, #0]
 800364c:	f023 0301 	bic.w	r3, r3, #1
 8003650:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003652:	4620      	mov	r0, r4
 8003654:	f7ff fd9a 	bl	800318c <UART_SetConfig>
 8003658:	2801      	cmp	r0, #1
 800365a:	d016      	beq.n	800368a <HAL_UART_Init+0x60>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800365c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800365e:	b113      	cbz	r3, 8003666 <HAL_UART_Init+0x3c>
    UART_AdvFeatureConfig(huart);
 8003660:	4620      	mov	r0, r4
 8003662:	f7ff ff2b 	bl	80034bc <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003666:	6823      	ldr	r3, [r4, #0]
 8003668:	685a      	ldr	r2, [r3, #4]
 800366a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800366e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003670:	689a      	ldr	r2, [r3, #8]
 8003672:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003676:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8003678:	681a      	ldr	r2, [r3, #0]
 800367a:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 800367e:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 8003680:	601a      	str	r2, [r3, #0]
}
 8003682:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return (UART_CheckIdleState(huart));
 8003686:	f7ff bf9e 	b.w	80035c6 <UART_CheckIdleState>
}
 800368a:	2001      	movs	r0, #1
 800368c:	bd10      	pop	{r4, pc}

0800368e <USB_CoreInit>:
  * @param  cfg: pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800368e:	b084      	sub	sp, #16
 8003690:	b538      	push	{r3, r4, r5, lr}
 8003692:	ad05      	add	r5, sp, #20
 8003694:	e885 000e 	stmia.w	r5, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8003698:	68c3      	ldr	r3, [r0, #12]
 800369a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
{
 800369e:	4604      	mov	r4, r0
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80036a0:	60c3      	str	r3, [r0, #12]
  
  /* Reset after a PHY select and set Host mode */
  USB_CoreReset(USBx);
 80036a2:	f000 f8f3 	bl	800388c <USB_CoreReset>
  
  /* Deactivate the power down*/
  USBx->GCCFG = USB_OTG_GCCFG_PWRDWN;
 80036a6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80036aa:	63a3      	str	r3, [r4, #56]	; 0x38
  
  return HAL_OK;
}
 80036ac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80036b0:	2000      	movs	r0, #0
 80036b2:	b004      	add	sp, #16
 80036b4:	4770      	bx	lr

080036b6 <USB_DisableGlobalInt>:
  * @param  USBx: Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80036b6:	6883      	ldr	r3, [r0, #8]
 80036b8:	f023 0301 	bic.w	r3, r3, #1
 80036bc:	6083      	str	r3, [r0, #8]
  return HAL_OK;
}
 80036be:	2000      	movs	r0, #0
 80036c0:	4770      	bx	lr

080036c2 <USB_SetCurrentMode>:
  *            @arg USB_OTG_HOST_MODE: Host mode
  *            @arg USB_OTG_DRD_MODE: Dual Role Device mode  
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx , USB_ModeTypeDef mode)
{
 80036c2:	b508      	push	{r3, lr}
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD); 
 80036c4:	68c3      	ldr	r3, [r0, #12]
  
  if ( mode == USB_HOST_MODE)
 80036c6:	2901      	cmp	r1, #1
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD); 
 80036c8:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 80036cc:	60c3      	str	r3, [r0, #12]
  if ( mode == USB_HOST_MODE)
 80036ce:	d108      	bne.n	80036e2 <USB_SetCurrentMode+0x20>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD; 
 80036d0:	68c3      	ldr	r3, [r0, #12]
 80036d2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80036d6:	60c3      	str	r3, [r0, #12]
  }
  else if ( mode == USB_DEVICE_MODE)
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD; 
  }
  HAL_Delay(50);
 80036d8:	2032      	movs	r0, #50	; 0x32
 80036da:	f7fd fb59 	bl	8000d90 <HAL_Delay>
  
  return HAL_OK;
}
 80036de:	2000      	movs	r0, #0
 80036e0:	bd08      	pop	{r3, pc}
  else if ( mode == USB_DEVICE_MODE)
 80036e2:	2900      	cmp	r1, #0
 80036e4:	d1f8      	bne.n	80036d8 <USB_SetCurrentMode+0x16>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD; 
 80036e6:	68c3      	ldr	r3, [r0, #12]
 80036e8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80036ec:	60c3      	str	r3, [r0, #12]
 80036ee:	e7f3      	b.n	80036d8 <USB_SetCurrentMode+0x16>

080036f0 <USB_DevInit>:
  * @param  cfg: pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit (USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80036f0:	b084      	sub	sp, #16
 80036f2:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80036f6:	4604      	mov	r4, r0
 80036f8:	a809      	add	r0, sp, #36	; 0x24
 80036fa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t index = 0;

  /*Activate VBUS Sensing B */
  USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80036fe:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003700:	9f13      	ldr	r7, [sp, #76]	; 0x4c
 8003702:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 8003706:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800370a:	4689      	mov	r9, r1
 800370c:	63a3      	str	r3, [r4, #56]	; 0x38
  
  if (cfg.vbus_sensing_enable == 0)
 800370e:	b95f      	cbnz	r7, 8003728 <USB_DevInit+0x38>
  {
    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~ USB_OTG_GCCFG_VBDEN;
 8003710:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003712:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003716:	63a3      	str	r3, [r4, #56]	; 0x38
    
    /* B-peripheral session valid override enable*/ 
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8003718:	6823      	ldr	r3, [r4, #0]
 800371a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800371e:	6023      	str	r3, [r4, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8003720:	6823      	ldr	r3, [r4, #0]
 8003722:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003726:	6023      	str	r3, [r4, #0]
  }
   
  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0;
 8003728:	2500      	movs	r5, #0
 800372a:	f8c4 5e00 	str.w	r5, [r4, #3584]	; 0xe00

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800372e:	f8d4 3800 	ldr.w	r3, [r4, #2048]	; 0x800
 8003732:	f8c4 3800 	str.w	r3, [r4, #2048]	; 0x800
  
  /* Set Full speed phy */
  USB_SetDevSpeed (USBx , USB_OTG_SPEED_FULL);
 8003736:	2103      	movs	r1, #3
 8003738:	4620      	mov	r0, r4
 800373a:	f000 f893 	bl	8003864 <USB_SetDevSpeed>

  /* Flush the FIFOs */
  USB_FlushTxFifo(USBx , 0x10); /* all Tx FIFOs */
 800373e:	2110      	movs	r1, #16
 8003740:	4620      	mov	r0, r4
 8003742:	f000 f86d 	bl	8003820 <USB_FlushTxFifo>
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8003746:	f504 6600 	add.w	r6, r4, #2048	; 0x800
  USB_FlushRxFifo(USBx);
 800374a:	4620      	mov	r0, r4
 800374c:	f000 f87a 	bl	8003844 <USB_FlushRxFifo>
  
  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0;
  USBx_DEVICE->DOEPMSK = 0;
  USBx_DEVICE->DAINT = 0xFFFFFFFF;
 8003750:	f04f 33ff 	mov.w	r3, #4294967295
  USBx_DEVICE->DIEPMSK = 0;
 8003754:	6135      	str	r5, [r6, #16]
 8003756:	462a      	mov	r2, r5
  USBx_DEVICE->DOEPMSK = 0;
 8003758:	6175      	str	r5, [r6, #20]
  
  for (index = 0; index < cfg.dev_endpoints; index++)
  {
    if ((USBx_INEP(index)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
    {
      USBx_INEP(index)->DIEPCTL = (USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK);
 800375a:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
  USBx_DEVICE->DAINT = 0xFFFFFFFF;
 800375e:	61b3      	str	r3, [r6, #24]
    {
      USBx_INEP(index)->DIEPCTL = 0;
    }
    
    USBx_INEP(index)->DIEPTSIZ = 0;
    USBx_INEP(index)->DIEPINT  = 0xFF;
 8003760:	20ff      	movs	r0, #255	; 0xff
  USBx_DEVICE->DAINTMSK = 0;
 8003762:	61f5      	str	r5, [r6, #28]
 8003764:	f504 6310 	add.w	r3, r4, #2304	; 0x900
  for (index = 0; index < cfg.dev_endpoints; index++)
 8003768:	454d      	cmp	r5, r9
 800376a:	d13c      	bne.n	80037e6 <USB_DevInit+0xf6>
 800376c:	2200      	movs	r2, #0
 800376e:	f504 6330 	add.w	r3, r4, #2816	; 0xb00
 8003772:	4611      	mov	r1, r2
  
  for (index = 0; index < cfg.dev_endpoints; index++)
  {
    if ((USBx_OUTEP(index)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
    {
      USBx_OUTEP(index)->DOEPCTL = (USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK);
 8003774:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    {
      USBx_OUTEP(index)->DOEPCTL = 0;
    }
    
    USBx_OUTEP(index)->DOEPTSIZ = 0;
    USBx_OUTEP(index)->DOEPINT  = 0xFF;
 8003778:	f04f 0eff 	mov.w	lr, #255	; 0xff
  for (index = 0; index < cfg.dev_endpoints; index++)
 800377c:	4295      	cmp	r5, r2
 800377e:	d13e      	bne.n	80037fe <USB_DevInit+0x10e>
  }
  
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8003780:	6933      	ldr	r3, [r6, #16]
  
  if (cfg.dma_enable == 1)
 8003782:	f1b8 0f01 	cmp.w	r8, #1
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8003786:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800378a:	6133      	str	r3, [r6, #16]
  if (cfg.dma_enable == 1)
 800378c:	d108      	bne.n	80037a0 <USB_DevInit+0xb0>
  {
    /*Set threshold parameters */
    USBx_DEVICE->DTHRCTL = (USB_OTG_DTHRCTL_TXTHRLEN_6 | USB_OTG_DTHRCTL_RXTHRLEN_6);
 800378e:	4b22      	ldr	r3, [pc, #136]	; (8003818 <USB_DevInit+0x128>)
 8003790:	6333      	str	r3, [r6, #48]	; 0x30
    USBx_DEVICE->DTHRCTL |= (USB_OTG_DTHRCTL_RXTHREN | USB_OTG_DTHRCTL_ISOTHREN | USB_OTG_DTHRCTL_NONISOTHREN);
 8003792:	6b33      	ldr	r3, [r6, #48]	; 0x30
 8003794:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003798:	f043 0303 	orr.w	r3, r3, #3
 800379c:	6333      	str	r3, [r6, #48]	; 0x30
    
    index= USBx_DEVICE->DTHRCTL;
 800379e:	6b33      	ldr	r3, [r6, #48]	; 0x30
  }
  
  /* Disable all interrupts. */
  USBx->GINTMSK = 0;
 80037a0:	2300      	movs	r3, #0
 80037a2:	61a3      	str	r3, [r4, #24]
  
  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFF;
 80037a4:	f06f 4380 	mvn.w	r3, #1073741824	; 0x40000000
 80037a8:	6163      	str	r3, [r4, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == DISABLE)
 80037aa:	f1b8 0f00 	cmp.w	r8, #0
 80037ae:	d103      	bne.n	80037b8 <USB_DevInit+0xc8>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM; 
 80037b0:	69a3      	ldr	r3, [r4, #24]
 80037b2:	f043 0310 	orr.w	r3, r3, #16
 80037b6:	61a3      	str	r3, [r4, #24]
  }

    /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |\
 80037b8:	69a2      	ldr	r2, [r4, #24]
 80037ba:	4b18      	ldr	r3, [pc, #96]	; (800381c <USB_DevInit+0x12c>)
 80037bc:	4313      	orrs	r3, r2
 80037be:	61a3      	str	r3, [r4, #24]
                    USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |\
                    USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM|\
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM);

  if(cfg.Sof_enable)
 80037c0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80037c2:	b11b      	cbz	r3, 80037cc <USB_DevInit+0xdc>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80037c4:	69a3      	ldr	r3, [r4, #24]
 80037c6:	f043 0308 	orr.w	r3, r3, #8
 80037ca:	61a3      	str	r3, [r4, #24]
  }

  if (cfg.vbus_sensing_enable == ENABLE)
 80037cc:	2f01      	cmp	r7, #1
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT); 
 80037ce:	bf01      	itttt	eq
 80037d0:	69a3      	ldreq	r3, [r4, #24]
 80037d2:	f043 4380 	orreq.w	r3, r3, #1073741824	; 0x40000000
 80037d6:	f043 0304 	orreq.w	r3, r3, #4
 80037da:	61a3      	streq	r3, [r4, #24]
  }
  
  return HAL_OK;
}
 80037dc:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80037e0:	2000      	movs	r0, #0
 80037e2:	b004      	add	sp, #16
 80037e4:	4770      	bx	lr
    if ((USBx_INEP(index)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80037e6:	f8d3 e000 	ldr.w	lr, [r3]
 80037ea:	f1be 0f00 	cmp.w	lr, #0
      USBx_INEP(index)->DIEPCTL = (USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK);
 80037ee:	bfb4      	ite	lt
 80037f0:	6019      	strlt	r1, [r3, #0]
      USBx_INEP(index)->DIEPCTL = 0;
 80037f2:	601a      	strge	r2, [r3, #0]
  for (index = 0; index < cfg.dev_endpoints; index++)
 80037f4:	3501      	adds	r5, #1
    USBx_INEP(index)->DIEPTSIZ = 0;
 80037f6:	611a      	str	r2, [r3, #16]
    USBx_INEP(index)->DIEPINT  = 0xFF;
 80037f8:	6098      	str	r0, [r3, #8]
 80037fa:	3320      	adds	r3, #32
 80037fc:	e7b4      	b.n	8003768 <USB_DevInit+0x78>
    if ((USBx_OUTEP(index)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80037fe:	f8d3 c000 	ldr.w	ip, [r3]
 8003802:	f1bc 0f00 	cmp.w	ip, #0
      USBx_OUTEP(index)->DOEPCTL = (USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK);
 8003806:	bfb4      	ite	lt
 8003808:	6018      	strlt	r0, [r3, #0]
      USBx_OUTEP(index)->DOEPCTL = 0;
 800380a:	6019      	strge	r1, [r3, #0]
  for (index = 0; index < cfg.dev_endpoints; index++)
 800380c:	3201      	adds	r2, #1
    USBx_OUTEP(index)->DOEPTSIZ = 0;
 800380e:	6119      	str	r1, [r3, #16]
    USBx_OUTEP(index)->DOEPINT  = 0xFF;
 8003810:	f8c3 e008 	str.w	lr, [r3, #8]
 8003814:	3320      	adds	r3, #32
 8003816:	e7b1      	b.n	800377c <USB_DevInit+0x8c>
 8003818:	00800100 	.word	0x00800100
 800381c:	803c3800 	.word	0x803c3800

08003820 <USB_FlushTxFifo>:
  */
HAL_StatusTypeDef USB_FlushTxFifo (USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
  uint32_t count = 0;
 
  USBx->GRSTCTL = ( USB_OTG_GRSTCTL_TXFFLSH |(uint32_t)( num << 6)); 
 8003820:	0189      	lsls	r1, r1, #6
 8003822:	f041 0120 	orr.w	r1, r1, #32
 8003826:	4a06      	ldr	r2, [pc, #24]	; (8003840 <USB_FlushTxFifo+0x20>)
 8003828:	6101      	str	r1, [r0, #16]
 
  do
  {
    if (++count > 200000)
 800382a:	3a01      	subs	r2, #1
 800382c:	d005      	beq.n	800383a <USB_FlushTxFifo+0x1a>
    {
      return HAL_TIMEOUT;
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800382e:	6903      	ldr	r3, [r0, #16]
 8003830:	f013 0320 	ands.w	r3, r3, #32
 8003834:	d1f9      	bne.n	800382a <USB_FlushTxFifo+0xa>
  
  return HAL_OK;
 8003836:	4618      	mov	r0, r3
 8003838:	4770      	bx	lr
      return HAL_TIMEOUT;
 800383a:	2003      	movs	r0, #3
}
 800383c:	4770      	bx	lr
 800383e:	bf00      	nop
 8003840:	00030d41 	.word	0x00030d41

08003844 <USB_FlushRxFifo>:
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t count = 0;
  
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8003844:	2310      	movs	r3, #16
 8003846:	4a06      	ldr	r2, [pc, #24]	; (8003860 <USB_FlushRxFifo+0x1c>)
 8003848:	6103      	str	r3, [r0, #16]
  
  do
  {
    if (++count > 200000)
 800384a:	3a01      	subs	r2, #1
 800384c:	d005      	beq.n	800385a <USB_FlushRxFifo+0x16>
    {
      return HAL_TIMEOUT;
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800384e:	6903      	ldr	r3, [r0, #16]
 8003850:	f013 0310 	ands.w	r3, r3, #16
 8003854:	d1f9      	bne.n	800384a <USB_FlushRxFifo+0x6>
  
  return HAL_OK;
 8003856:	4618      	mov	r0, r3
 8003858:	4770      	bx	lr
      return HAL_TIMEOUT;
 800385a:	2003      	movs	r0, #3
}
 800385c:	4770      	bx	lr
 800385e:	bf00      	nop
 8003860:	00030d41 	.word	0x00030d41

08003864 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_LOW: Low speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx , uint8_t speed)
{
  USBx_DEVICE->DCFG |= speed;
 8003864:	f8d0 3800 	ldr.w	r3, [r0, #2048]	; 0x800
 8003868:	4319      	orrs	r1, r3
 800386a:	f8c0 1800 	str.w	r1, [r0, #2048]	; 0x800
  return HAL_OK;
}
 800386e:	2000      	movs	r0, #0
 8003870:	4770      	bx	lr

08003872 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx: Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect (USB_OTG_GlobalTypeDef *USBx)
{
 8003872:	b508      	push	{r3, lr}
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS ; 
 8003874:	f8d0 3804 	ldr.w	r3, [r0, #2052]	; 0x804
 8003878:	f043 0302 	orr.w	r3, r3, #2
 800387c:	f8c0 3804 	str.w	r3, [r0, #2052]	; 0x804
  HAL_Delay(3);
 8003880:	2003      	movs	r0, #3
 8003882:	f7fd fa85 	bl	8000d90 <HAL_Delay>
  
  return HAL_OK;  
}
 8003886:	2000      	movs	r0, #0
 8003888:	bd08      	pop	{r3, pc}
	...

0800388c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx : Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800388c:	b480      	push	{r7}
 800388e:	b085      	sub	sp, #20
 8003890:	af00      	add	r7, sp, #0
 8003892:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8003894:	2300      	movs	r3, #0
 8003896:	60fb      	str	r3, [r7, #12]
  
  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000)
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	3301      	adds	r3, #1
 800389c:	60fb      	str	r3, [r7, #12]
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	4a13      	ldr	r2, [pc, #76]	; (80038f0 <USB_CoreReset+0x64>)
 80038a2:	4293      	cmp	r3, r2
 80038a4:	d901      	bls.n	80038aa <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80038a6:	2303      	movs	r3, #3
 80038a8:	e01b      	b.n	80038e2 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0);
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	691b      	ldr	r3, [r3, #16]
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	daf2      	bge.n	8003898 <USB_CoreReset+0xc>
  
  /* Core Soft Reset */
  count = 0;
 80038b2:	2300      	movs	r3, #0
 80038b4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	691b      	ldr	r3, [r3, #16]
 80038ba:	f043 0201 	orr.w	r2, r3, #1
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	611a      	str	r2, [r3, #16]
  
  do
  {
    if (++count > 200000)
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	3301      	adds	r3, #1
 80038c6:	60fb      	str	r3, [r7, #12]
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	4a09      	ldr	r2, [pc, #36]	; (80038f0 <USB_CoreReset+0x64>)
 80038cc:	4293      	cmp	r3, r2
 80038ce:	d901      	bls.n	80038d4 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80038d0:	2303      	movs	r3, #3
 80038d2:	e006      	b.n	80038e2 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	691b      	ldr	r3, [r3, #16]
 80038d8:	f003 0301 	and.w	r3, r3, #1
 80038dc:	2b01      	cmp	r3, #1
 80038de:	d0f0      	beq.n	80038c2 <USB_CoreReset+0x36>
  
  return HAL_OK;
 80038e0:	2300      	movs	r3, #0
}
 80038e2:	4618      	mov	r0, r3
 80038e4:	3714      	adds	r7, #20
 80038e6:	46bd      	mov	sp, r7
 80038e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ec:	4770      	bx	lr
 80038ee:	bf00      	nop
 80038f0:	00030d40 	.word	0x00030d40

080038f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80038f4:	b570      	push	{r4, r5, r6, lr}
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Configure LSE Drive Capability
    */
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80038f6:	4a2f      	ldr	r2, [pc, #188]	; (80039b4 <SystemClock_Config+0xc0>)
 80038f8:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
{
 80038fc:	b0b8      	sub	sp, #224	; 0xe0
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80038fe:	f023 0318 	bic.w	r3, r3, #24
 8003902:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /**Initializes the CPU, AHB and APB busses clocks
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8003906:	2314      	movs	r3, #20
 8003908:	9305      	str	r3, [sp, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800390a:	2300      	movs	r3, #0
 800390c:	930c      	str	r3, [sp, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800390e:	2360      	movs	r3, #96	; 0x60
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8003910:	2401      	movs	r4, #1
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003912:	2502      	movs	r5, #2
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8003914:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
  RCC_OscInitStruct.PLL.PLLM = 1;
  RCC_OscInitStruct.PLL.PLLN = 40;
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8003916:	2607      	movs	r6, #7
  RCC_OscInitStruct.PLL.PLLN = 40;
 8003918:	2328      	movs	r3, #40	; 0x28
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800391a:	a805      	add	r0, sp, #20
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800391c:	9407      	str	r4, [sp, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800391e:	940b      	str	r4, [sp, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003920:	950f      	str	r5, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8003922:	9410      	str	r4, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8003924:	9411      	str	r4, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 8003926:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8003928:	9613      	str	r6, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800392a:	9514      	str	r5, [sp, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800392c:	9515      	str	r5, [sp, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800392e:	f7fe fa67 	bl	8001e00 <HAL_RCC_OscConfig>
 8003932:	b100      	cbz	r0, 8003936 <SystemClock_Config+0x42>
 8003934:	e7fe      	b.n	8003934 <SystemClock_Config+0x40>

    /**Initializes the CPU, AHB and APB busses clocks
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003936:	220f      	movs	r2, #15
 8003938:	2303      	movs	r3, #3
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800393a:	9002      	str	r0, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800393c:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800393e:	9004      	str	r0, [sp, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8003940:	2104      	movs	r1, #4
 8003942:	4668      	mov	r0, sp
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003944:	e88d 000c 	stmia.w	sp, {r2, r3}
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8003948:	f7fe fc8c 	bl	8002264 <HAL_RCC_ClockConfig>
 800394c:	b100      	cbz	r0, 8003950 <SystemClock_Config+0x5c>
 800394e:	e7fe      	b.n	800394e <SystemClock_Config+0x5a>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USB;
 8003950:	f242 0301 	movw	r3, #8193	; 0x2001
 8003954:	9316      	str	r3, [sp, #88]	; 0x58
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8003956:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800395a:	9331      	str	r3, [sp, #196]	; 0xc4
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
  PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 800395c:	2318      	movs	r3, #24
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800395e:	9024      	str	r0, [sp, #144]	; 0x90
  PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8003960:	9319      	str	r3, [sp, #100]	; 0x64
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003962:	a816      	add	r0, sp, #88	; 0x58
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 8003964:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8003968:	9417      	str	r4, [sp, #92]	; 0x5c
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 800396a:	9418      	str	r4, [sp, #96]	; 0x60
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 800396c:	961a      	str	r6, [sp, #104]	; 0x68
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 800396e:	951b      	str	r5, [sp, #108]	; 0x6c
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8003970:	951c      	str	r5, [sp, #112]	; 0x70
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 8003972:	931d      	str	r3, [sp, #116]	; 0x74
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003974:	f7fe fe5e 	bl	8002634 <HAL_RCCEx_PeriphCLKConfig>
 8003978:	b100      	cbz	r0, 800397c <SystemClock_Config+0x88>
 800397a:	e7fe      	b.n	800397a <SystemClock_Config+0x86>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the main internal regulator output voltage
    */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800397c:	f44f 7000 	mov.w	r0, #512	; 0x200
 8003980:	f7fe f8da 	bl	8001b38 <HAL_PWREx_ControlVoltageScaling>
 8003984:	4604      	mov	r4, r0
 8003986:	b100      	cbz	r0, 800398a <SystemClock_Config+0x96>
 8003988:	e7fe      	b.n	8003988 <SystemClock_Config+0x94>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 800398a:	f7fe fd21 	bl	80023d0 <HAL_RCC_GetHCLKFreq>
 800398e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003992:	fbb0 f0f3 	udiv	r0, r0, r3
 8003996:	f7fd fa5b 	bl	8000e50 <HAL_SYSTICK_Config>

    /**Configure the Systick
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 800399a:	2004      	movs	r0, #4
 800399c:	f7fd fa6e 	bl	8000e7c <HAL_SYSTICK_CLKSourceConfig>

    /**Enable MSI Auto calibration
    */
  HAL_RCCEx_EnableMSIPLLMode();
 80039a0:	f7ff f830 	bl	8002a04 <HAL_RCCEx_EnableMSIPLLMode>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80039a4:	4622      	mov	r2, r4
 80039a6:	4621      	mov	r1, r4
 80039a8:	f04f 30ff 	mov.w	r0, #4294967295
 80039ac:	f7fd fa10 	bl	8000dd0 <HAL_NVIC_SetPriority>
}
 80039b0:	b038      	add	sp, #224	; 0xe0
 80039b2:	bd70      	pop	{r4, r5, r6, pc}
 80039b4:	40021000 	.word	0x40021000

080039b8 <_Error_Handler>:
  * @param  file: The file name as string.
  * @param  line: The line in file as a number.
  * @retval None
  */
void _Error_Handler(char *file, int line)
{
 80039b8:	e7fe      	b.n	80039b8 <_Error_Handler>

080039ba <abs_val>:
/* compute the absolute value of a number
 * @param num: the number to be evaluated
 * @return a natural number
 */
uint8_t abs_val(int16_t num){
	if (num < 0){
 80039ba:	2800      	cmp	r0, #0
		return (0-num);
 80039bc:	bfb8      	it	lt
 80039be:	4240      	neglt	r0, r0
	}
	else{
		return num;
 80039c0:	b2c0      	uxtb	r0, r0
	}
}
 80039c2:	4770      	bx	lr

080039c4 <thingSpeakUpdate>:
}

/*send 3 fields to Thingspeak
 * @param wifi_xmit: the string of fields to be updated
 */
void thingSpeakUpdate(uint8_t* wifi_xmit){
 80039c4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80039c6:	4605      	mov	r5, r0
	static uint8_t WIFI_connection[250];
	sprintf(WIFI_connection, "POST /update HTTP/1.1\n"
 80039c8:	f7fc fc02 	bl	80001d0 <strlen>
 80039cc:	4c0d      	ldr	r4, [pc, #52]	; (8003a04 <thingSpeakUpdate+0x40>)
 80039ce:	490e      	ldr	r1, [pc, #56]	; (8003a08 <thingSpeakUpdate+0x44>)
 80039d0:	4602      	mov	r2, r0
 80039d2:	4620      	mov	r0, r4
 80039d4:	f001 fa84 	bl	8004ee0 <siprintf>
			                 "Host: api.thingspeak.com\n"
							 "Connection: close\n"
							 "X-THINGSPEAKAPIKEY: YF7HOW1VSKR4Y8H8\n"
							 "Content-Type: application/x-www-form-urlencoded\n"
							 "Content-Length: %d\n\n", strlen(wifi_xmit));
	sprintf(strchr(WIFI_connection, '\0'), wifi_xmit);
 80039d8:	2100      	movs	r1, #0
 80039da:	4620      	mov	r0, r4
 80039dc:	f001 faa4 	bl	8004f28 <strchr>
 80039e0:	4629      	mov	r1, r5
 80039e2:	f001 fa7d 	bl	8004ee0 <siprintf>
	WIFI_SendData((uint8_t)0, WIFI_connection, strlen(WIFI_connection), &XferSize, Timeout);
 80039e6:	4620      	mov	r0, r4
 80039e8:	f7fc fbf2 	bl	80001d0 <strlen>
 80039ec:	f242 7310 	movw	r3, #10000	; 0x2710
 80039f0:	9300      	str	r3, [sp, #0]
 80039f2:	b282      	uxth	r2, r0
 80039f4:	4b05      	ldr	r3, [pc, #20]	; (8003a0c <thingSpeakUpdate+0x48>)
 80039f6:	4621      	mov	r1, r4
 80039f8:	2000      	movs	r0, #0
 80039fa:	f001 fa05 	bl	8004e08 <WIFI_SendData>
}
 80039fe:	b003      	add	sp, #12
 8003a00:	bd30      	pop	{r4, r5, pc}
 8003a02:	bf00      	nop
 8003a04:	20000104 	.word	0x20000104
 8003a08:	080058c1 	.word	0x080058c1
 8003a0c:	200001fe 	.word	0x200001fe

08003a10 <MX_DFSDM1_Init>:

/* DFSDM1 init function */
void MX_DFSDM1_Init(void)
{

  hdfsdm1_channel1.Instance = DFSDM1_Channel1;
 8003a10:	480f      	ldr	r0, [pc, #60]	; (8003a50 <MX_DFSDM1_Init+0x40>)
  hdfsdm1_channel1.Init.OutputClock.Activation = ENABLE;
  hdfsdm1_channel1.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
  hdfsdm1_channel1.Init.OutputClock.Divider = 2;
 8003a12:	2102      	movs	r1, #2
{
 8003a14:	b508      	push	{r3, lr}
  hdfsdm1_channel1.Instance = DFSDM1_Channel1;
 8003a16:	4b0f      	ldr	r3, [pc, #60]	; (8003a54 <MX_DFSDM1_Init+0x44>)
  hdfsdm1_channel1.Init.OutputClock.Divider = 2;
 8003a18:	60c1      	str	r1, [r0, #12]
  hdfsdm1_channel1.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
  hdfsdm1_channel1.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
  hdfsdm1_channel1.Init.Input.Pins = DFSDM_CHANNEL_FOLLOWING_CHANNEL_PINS;
 8003a1a:	f44f 7180 	mov.w	r1, #256	; 0x100
  hdfsdm1_channel1.Init.OutputClock.Activation = ENABLE;
 8003a1e:	2201      	movs	r2, #1
  hdfsdm1_channel1.Instance = DFSDM1_Channel1;
 8003a20:	6003      	str	r3, [r0, #0]
  hdfsdm1_channel1.Init.Input.Pins = DFSDM_CHANNEL_FOLLOWING_CHANNEL_PINS;
 8003a22:	6181      	str	r1, [r0, #24]
  hdfsdm1_channel1.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 8003a24:	2300      	movs	r3, #0
  hdfsdm1_channel1.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
  hdfsdm1_channel1.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 8003a26:	2104      	movs	r1, #4
  hdfsdm1_channel1.Init.OutputClock.Activation = ENABLE;
 8003a28:	7102      	strb	r2, [r0, #4]
  hdfsdm1_channel1.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 8003a2a:	6083      	str	r3, [r0, #8]
  hdfsdm1_channel1.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 8003a2c:	6103      	str	r3, [r0, #16]
  hdfsdm1_channel1.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 8003a2e:	6143      	str	r3, [r0, #20]
  hdfsdm1_channel1.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 8003a30:	61c3      	str	r3, [r0, #28]
  hdfsdm1_channel1.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 8003a32:	6201      	str	r1, [r0, #32]
  hdfsdm1_channel1.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 8003a34:	6243      	str	r3, [r0, #36]	; 0x24
  hdfsdm1_channel1.Init.Awd.Oversampling = 1;
 8003a36:	6282      	str	r2, [r0, #40]	; 0x28
  hdfsdm1_channel1.Init.Offset = 0;
 8003a38:	62c3      	str	r3, [r0, #44]	; 0x2c
  hdfsdm1_channel1.Init.RightBitShift = 0x00;
 8003a3a:	6303      	str	r3, [r0, #48]	; 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel1) != HAL_OK)
 8003a3c:	f7fd fa5c 	bl	8000ef8 <HAL_DFSDM_ChannelInit>
 8003a40:	b128      	cbz	r0, 8003a4e <MX_DFSDM1_Init+0x3e>
  {
    _Error_Handler(__FILE__, __LINE__);
 8003a42:	2146      	movs	r1, #70	; 0x46
 8003a44:	4804      	ldr	r0, [pc, #16]	; (8003a58 <MX_DFSDM1_Init+0x48>)
  }

}
 8003a46:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    _Error_Handler(__FILE__, __LINE__);
 8003a4a:	f7ff bfb5 	b.w	80039b8 <_Error_Handler>
 8003a4e:	bd08      	pop	{r3, pc}
 8003a50:	200007e4 	.word	0x200007e4
 8003a54:	40016020 	.word	0x40016020
 8003a58:	0800596c 	.word	0x0800596c

08003a5c <HAL_DFSDM_ChannelMspInit>:

static uint32_t DFSDM1_Init = 0;

void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* dfsdm_channelHandle)
{
 8003a5c:	b510      	push	{r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(DFSDM1_Init == 0)
 8003a5e:	4c10      	ldr	r4, [pc, #64]	; (8003aa0 <HAL_DFSDM_ChannelMspInit+0x44>)
 8003a60:	6823      	ldr	r3, [r4, #0]
{
 8003a62:	b086      	sub	sp, #24
  if(DFSDM1_Init == 0)
 8003a64:	b9cb      	cbnz	r3, 8003a9a <HAL_DFSDM_ChannelMspInit+0x3e>
  {
  /* USER CODE BEGIN DFSDM1_MspInit 0 */

  /* USER CODE END DFSDM1_MspInit 0 */
    /* DFSDM1 clock enable */
    __HAL_RCC_DFSDM1_CLK_ENABLE();
 8003a66:	4a0f      	ldr	r2, [pc, #60]	; (8003aa4 <HAL_DFSDM_ChannelMspInit+0x48>)
    GPIO_InitStruct.Pin = DFSDM1_DATIN2_Pin|DFSDM1_CKOUT_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003a68:	480f      	ldr	r0, [pc, #60]	; (8003aa8 <HAL_DFSDM_ChannelMspInit+0x4c>)
    __HAL_RCC_DFSDM1_CLK_ENABLE();
 8003a6a:	6e11      	ldr	r1, [r2, #96]	; 0x60
 8003a6c:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
 8003a70:	6611      	str	r1, [r2, #96]	; 0x60
 8003a72:	6e12      	ldr	r2, [r2, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a74:	9303      	str	r3, [sp, #12]
    __HAL_RCC_DFSDM1_CLK_ENABLE();
 8003a76:	f002 7280 	and.w	r2, r2, #16777216	; 0x1000000
 8003a7a:	9200      	str	r2, [sp, #0]
 8003a7c:	9a00      	ldr	r2, [sp, #0]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a7e:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pin = DFSDM1_DATIN2_Pin|DFSDM1_CKOUT_Pin;
 8003a80:	f44f 7220 	mov.w	r2, #640	; 0x280
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8003a84:	2306      	movs	r3, #6
    GPIO_InitStruct.Pin = DFSDM1_DATIN2_Pin|DFSDM1_CKOUT_Pin;
 8003a86:	9201      	str	r2, [sp, #4]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003a88:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a8a:	2202      	movs	r2, #2
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8003a8c:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a8e:	9202      	str	r2, [sp, #8]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003a90:	f7fd faa6 	bl	8000fe0 <HAL_GPIO_Init>

  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 8003a94:	6823      	ldr	r3, [r4, #0]
 8003a96:	3301      	adds	r3, #1
 8003a98:	6023      	str	r3, [r4, #0]
  }
}
 8003a9a:	b006      	add	sp, #24
 8003a9c:	bd10      	pop	{r4, pc}
 8003a9e:	bf00      	nop
 8003aa0:	20000200 	.word	0x20000200
 8003aa4:	40021000 	.word	0x40021000
 8003aa8:	48001000 	.word	0x48001000

08003aac <ParseNumber>:
  * @param  ptr: pointer to string
  * @param  cnt: pointer to the number of parsed digit
  * @retval integer value.
  */
static int32_t ParseNumber(char* ptr, uint8_t* cnt) 
{
 8003aac:	b5f0      	push	{r4, r5, r6, r7, lr}
    uint8_t minus = 0, i = 0;
    int32_t sum = 0;
    
    if (*ptr == '-') {                                		/* Check for minus character */
 8003aae:	7803      	ldrb	r3, [r0, #0]
 8003ab0:	2b2d      	cmp	r3, #45	; 0x2d
        minus = 1;
        ptr++;
 8003ab2:	bf06      	itte	eq
 8003ab4:	3001      	addeq	r0, #1
        minus = 1;
 8003ab6:	2501      	moveq	r5, #1
    uint8_t minus = 0, i = 0;
 8003ab8:	2500      	movne	r5, #0
 8003aba:	1e43      	subs	r3, r0, #1
 8003abc:	462a      	mov	r2, r5
 8003abe:	2000      	movs	r0, #0
        i++;
    }
    while (CHARISNUM(*ptr)) {                        		/* Parse number */
        sum = 10 * sum + CHAR2NUM(*ptr);
 8003ac0:	270a      	movs	r7, #10
    while (CHARISNUM(*ptr)) {                        		/* Parse number */
 8003ac2:	f813 4f01 	ldrb.w	r4, [r3, #1]!
 8003ac6:	3c30      	subs	r4, #48	; 0x30
 8003ac8:	b2e6      	uxtb	r6, r4
 8003aca:	2e09      	cmp	r6, #9
 8003acc:	d904      	bls.n	8003ad8 <ParseNumber+0x2c>
        ptr++;
        i++;
    }
    if (cnt != NULL) {                                		/* Save number of characters used for number */
 8003ace:	b101      	cbz	r1, 8003ad2 <ParseNumber+0x26>
        *cnt = i;
 8003ad0:	700a      	strb	r2, [r1, #0]
    }
    if (minus) {                                    		/* Minus detected */
 8003ad2:	b105      	cbz	r5, 8003ad6 <ParseNumber+0x2a>
        return 0 - sum;
 8003ad4:	4240      	negs	r0, r0
    }
    return sum;                                       		/* Return number */
}
 8003ad6:	bdf0      	pop	{r4, r5, r6, r7, pc}
        i++;
 8003ad8:	3201      	adds	r2, #1
        sum = 10 * sum + CHAR2NUM(*ptr);
 8003ada:	fb07 4000 	mla	r0, r7, r0, r4
        i++;
 8003ade:	b2d2      	uxtb	r2, r2
 8003ae0:	e7ef      	b.n	8003ac2 <ParseNumber+0x16>

08003ae2 <ParseIP>:
  * @param  ptr: pointer to string
  * @param  arr: pointer to IP array
  * @retval None.
  */
static  void ParseIP(char* ptr, uint8_t* arr) 
{
 8003ae2:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8003ae6:	4604      	mov	r4, r0
 8003ae8:	460f      	mov	r7, r1
  uint8_t hexnum = 0, hexcnt;
 8003aea:	2500      	movs	r5, #0
  
  while(* ptr) { 
    hexcnt = 1;
 8003aec:	f04f 0801 	mov.w	r8, #1
  while(* ptr) { 
 8003af0:	7823      	ldrb	r3, [r4, #0]
 8003af2:	b913      	cbnz	r3, 8003afa <ParseIP+0x18>
    {
      arr[hexnum++] = ParseNumber(ptr, &hexcnt);
    }
    ptr = ptr + hexcnt;
  }
}
 8003af4:	b002      	add	sp, #8
 8003af6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(*ptr != '.')
 8003afa:	2b2e      	cmp	r3, #46	; 0x2e
    hexcnt = 1;
 8003afc:	f88d 8007 	strb.w	r8, [sp, #7]
    if(*ptr != '.')
 8003b00:	d008      	beq.n	8003b14 <ParseIP+0x32>
      arr[hexnum++] = ParseNumber(ptr, &hexcnt);
 8003b02:	f10d 0107 	add.w	r1, sp, #7
 8003b06:	4620      	mov	r0, r4
 8003b08:	f7ff ffd0 	bl	8003aac <ParseNumber>
 8003b0c:	1c6e      	adds	r6, r5, #1
 8003b0e:	b2f6      	uxtb	r6, r6
 8003b10:	5578      	strb	r0, [r7, r5]
 8003b12:	4635      	mov	r5, r6
    ptr = ptr + hexcnt;
 8003b14:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8003b18:	441c      	add	r4, r3
 8003b1a:	e7e9      	b.n	8003af0 <ParseIP+0xe>

08003b1c <AT_ExecuteCommand>:
  * @param  cmd: pointer to command string
  * @param  pdata: pointer to returned data
  * @retval Operation Status.
  */
static ES_WIFI_Status_t AT_ExecuteCommand(ES_WIFIObject_t *Obj, uint8_t* cmd, uint8_t *pdata)
{
 8003b1c:	b570      	push	{r4, r5, r6, lr}
 8003b1e:	4604      	mov	r4, r0
  if(Obj->fops.IO_Send(cmd, strlen((char*)cmd), Obj->Timeout) > 0)
 8003b20:	4608      	mov	r0, r1
{
 8003b22:	460e      	mov	r6, r1
 8003b24:	4615      	mov	r5, r2
  if(Obj->fops.IO_Send(cmd, strlen((char*)cmd), Obj->Timeout) > 0)
 8003b26:	f7fc fb53 	bl	80001d0 <strlen>
 8003b2a:	f8d4 3118 	ldr.w	r3, [r4, #280]	; 0x118
 8003b2e:	f8d4 2760 	ldr.w	r2, [r4, #1888]	; 0x760
 8003b32:	b281      	uxth	r1, r0
 8003b34:	4630      	mov	r0, r6
 8003b36:	4798      	blx	r3
 8003b38:	2800      	cmp	r0, #0
 8003b3a:	dd14      	ble.n	8003b66 <AT_ExecuteCommand+0x4a>
  {
    int16_t n=Obj->fops.IO_Receive(pdata, 0, Obj->Timeout);
 8003b3c:	f8d4 311c 	ldr.w	r3, [r4, #284]	; 0x11c
 8003b40:	f8d4 2760 	ldr.w	r2, [r4, #1888]	; 0x760
 8003b44:	2100      	movs	r1, #0
 8003b46:	4628      	mov	r0, r5
 8003b48:	4798      	blx	r3
    if(n > 0)
 8003b4a:	2800      	cmp	r0, #0
 8003b4c:	dd0b      	ble.n	8003b66 <AT_ExecuteCommand+0x4a>
    {
      *(pdata+n)=0;
 8003b4e:	2400      	movs	r4, #0
 8003b50:	542c      	strb	r4, [r5, r0]
      if(strstr((char *)pdata, AT_OK_STRING))
 8003b52:	4908      	ldr	r1, [pc, #32]	; (8003b74 <AT_ExecuteCommand+0x58>)
 8003b54:	4628      	mov	r0, r5
 8003b56:	f001 fa12 	bl	8004f7e <strstr>
 8003b5a:	b930      	cbnz	r0, 8003b6a <AT_ExecuteCommand+0x4e>
      {
        return ES_WIFI_STATUS_OK;
      }
      else if(strstr((char *)pdata, AT_ERROR_STRING))
 8003b5c:	4906      	ldr	r1, [pc, #24]	; (8003b78 <AT_ExecuteCommand+0x5c>)
 8003b5e:	4628      	mov	r0, r5
 8003b60:	f001 fa0d 	bl	8004f7e <strstr>
 8003b64:	b918      	cbnz	r0, 8003b6e <AT_ExecuteCommand+0x52>
      {
        return ES_WIFI_STATUS_ERROR;
      }      
    }
  }
  return ES_WIFI_STATUS_IO_ERROR;
 8003b66:	2004      	movs	r0, #4
 8003b68:	bd70      	pop	{r4, r5, r6, pc}
        return ES_WIFI_STATUS_OK;
 8003b6a:	4620      	mov	r0, r4
 8003b6c:	bd70      	pop	{r4, r5, r6, pc}
        return ES_WIFI_STATUS_ERROR;
 8003b6e:	2002      	movs	r0, #2
}
 8003b70:	bd70      	pop	{r4, r5, r6, pc}
 8003b72:	bf00      	nop
 8003b74:	0800597b 	.word	0x0800597b
 8003b78:	08005984 	.word	0x08005984

08003b7c <ES_WIFI_Init>:
  * @brief  Initialize WIFI module.
  * @param  Obj: pointer to module handle
  * @retval Operation Status.
  */
ES_WIFI_Status_t  ES_WIFI_Init(ES_WIFIObject_t *Obj)
{
 8003b7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  ES_WIFI_Status_t ret = ES_WIFI_STATUS_ERROR;
  
  Obj->Timeout = ES_WIFI_TIMEOUT;
 8003b80:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003b84:	f8c0 3760 	str.w	r3, [r0, #1888]	; 0x760
  
  if (Obj->fops.IO_Init() == 0)
 8003b88:	f8d0 310c 	ldr.w	r3, [r0, #268]	; 0x10c
{
 8003b8c:	4604      	mov	r4, r0
  if (Obj->fops.IO_Init() == 0)
 8003b8e:	4798      	blx	r3
 8003b90:	2800      	cmp	r0, #0
 8003b92:	d14b      	bne.n	8003c2c <ES_WIFI_Init+0xb0>
  {
    ret = AT_ExecuteCommand(Obj,(uint8_t*)"I?\r\n", Obj->CmdData);
 8003b94:	f504 7290 	add.w	r2, r4, #288	; 0x120
 8003b98:	4925      	ldr	r1, [pc, #148]	; (8003c30 <ES_WIFI_Init+0xb4>)
 8003b9a:	4620      	mov	r0, r4
 8003b9c:	f7ff ffbe 	bl	8003b1c <AT_ExecuteCommand>
    
    if(ret == ES_WIFI_STATUS_OK)
 8003ba0:	4605      	mov	r5, r0
 8003ba2:	b960      	cbnz	r0, 8003bbe <ES_WIFI_Init+0x42>
  ptr = strtok((char *)pdata + 2, ",");  
 8003ba4:	4923      	ldr	r1, [pc, #140]	; (8003c34 <ES_WIFI_Init+0xb8>)
      ptr = strtok(ptr, "\r"); 
 8003ba6:	4f24      	ldr	r7, [pc, #144]	; (8003c38 <ES_WIFI_Init+0xbc>)
    ptr = strtok(NULL, ","); 
 8003ba8:	f8df 9088 	ldr.w	r9, [pc, #136]	; 8003c34 <ES_WIFI_Init+0xb8>
  ptr = strtok((char *)pdata + 2, ",");  
 8003bac:	f504 7091 	add.w	r0, r4, #290	; 0x122
 8003bb0:	f001 fa00 	bl	8004fb4 <strtok>
 8003bb4:	462e      	mov	r6, r5
      strncpy((char *)Obj->Product_Name,  ptr, ES_WIFI_PRODUCT_NAME_SIZE);         
 8003bb6:	f104 0860 	add.w	r8, r4, #96	; 0x60
 8003bba:	b2f3      	uxtb	r3, r6
  while (ptr != NULL){
 8003bbc:	b910      	cbnz	r0, 8003bc4 <ES_WIFI_Init+0x48>
    {
      AT_ParseInfo (Obj, Obj->CmdData);
    }
  }
  return ret;
}
 8003bbe:	4628      	mov	r0, r5
 8003bc0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    switch (num++) { 
 8003bc4:	2b06      	cmp	r3, #6
 8003bc6:	d824      	bhi.n	8003c12 <ES_WIFI_Init+0x96>
 8003bc8:	e8df f003 	tbb	[pc, r3]
 8003bcc:	140f0a04 	.word	0x140f0a04
 8003bd0:	1e19      	.short	0x1e19
 8003bd2:	29          	.byte	0x29
 8003bd3:	00          	.byte	0x00
      strncpy((char *)Obj->Product_ID,  ptr, ES_WIFI_PRODUCT_ID_SIZE);
 8003bd4:	4601      	mov	r1, r0
 8003bd6:	2220      	movs	r2, #32
 8003bd8:	4620      	mov	r0, r4
      strncpy((char *)Obj->Product_Name,  ptr, ES_WIFI_PRODUCT_NAME_SIZE);         
 8003bda:	f001 f9bb 	bl	8004f54 <strncpy>
 8003bde:	e018      	b.n	8003c12 <ES_WIFI_Init+0x96>
      strncpy((char *)Obj->FW_Rev,  ptr, ES_WIFI_FW_REV_SIZE );
 8003be0:	4601      	mov	r1, r0
 8003be2:	2210      	movs	r2, #16
 8003be4:	f104 0020 	add.w	r0, r4, #32
 8003be8:	e7f7      	b.n	8003bda <ES_WIFI_Init+0x5e>
      strncpy((char *)Obj->API_Rev,  ptr, ES_WIFI_API_REV_SIZE);      
 8003bea:	4601      	mov	r1, r0
 8003bec:	2210      	movs	r2, #16
 8003bee:	f104 0030 	add.w	r0, r4, #48	; 0x30
 8003bf2:	e7f2      	b.n	8003bda <ES_WIFI_Init+0x5e>
      strncpy((char *)Obj->Stack_Rev,  ptr, ES_WIFI_STACK_REV_SIZE);   
 8003bf4:	4601      	mov	r1, r0
 8003bf6:	2210      	movs	r2, #16
 8003bf8:	f104 0040 	add.w	r0, r4, #64	; 0x40
 8003bfc:	e7ed      	b.n	8003bda <ES_WIFI_Init+0x5e>
      strncpy((char *)Obj->RTOS_Rev,  ptr, ES_WIFI_RTOS_REV_SIZE);        
 8003bfe:	4601      	mov	r1, r0
 8003c00:	2210      	movs	r2, #16
 8003c02:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8003c06:	e7e8      	b.n	8003bda <ES_WIFI_Init+0x5e>
      Obj->CPU_Clock = ParseNumber(ptr, NULL);
 8003c08:	2100      	movs	r1, #0
 8003c0a:	f7ff ff4f 	bl	8003aac <ParseNumber>
 8003c0e:	f8c4 0080 	str.w	r0, [r4, #128]	; 0x80
    ptr = strtok(NULL, ","); 
 8003c12:	4649      	mov	r1, r9
 8003c14:	2000      	movs	r0, #0
 8003c16:	f001 f9cd 	bl	8004fb4 <strtok>
 8003c1a:	3601      	adds	r6, #1
 8003c1c:	e7cd      	b.n	8003bba <ES_WIFI_Init+0x3e>
      ptr = strtok(ptr, "\r"); 
 8003c1e:	4639      	mov	r1, r7
 8003c20:	f001 f9c8 	bl	8004fb4 <strtok>
      strncpy((char *)Obj->Product_Name,  ptr, ES_WIFI_PRODUCT_NAME_SIZE);         
 8003c24:	2220      	movs	r2, #32
 8003c26:	4601      	mov	r1, r0
 8003c28:	4640      	mov	r0, r8
 8003c2a:	e7d6      	b.n	8003bda <ES_WIFI_Init+0x5e>
  ES_WIFI_Status_t ret = ES_WIFI_STATUS_ERROR;
 8003c2c:	2502      	movs	r5, #2
 8003c2e:	e7c6      	b.n	8003bbe <ES_WIFI_Init+0x42>
 8003c30:	080059a9 	.word	0x080059a9
 8003c34:	080059ae 	.word	0x080059ae
 8003c38:	080059fc 	.word	0x080059fc

08003c3c <ES_WIFI_RegisterBusIO>:
ES_WIFI_Status_t  ES_WIFI_RegisterBusIO(ES_WIFIObject_t *Obj, IO_Init_Func IO_Init,
                                                              IO_DeInit_Func  IO_DeInit,
                                                              IO_Delay_Func   IO_Delay,  
                                                              IO_Send_Func    IO_Send,
                                                              IO_Receive_Func  IO_Receive)
{
 8003c3c:	b530      	push	{r4, r5, lr}
 8003c3e:	9d03      	ldr	r5, [sp, #12]
 8003c40:	9c04      	ldr	r4, [sp, #16]
  if(!Obj || !IO_Init || !IO_DeInit || !IO_Send || !IO_Receive)
 8003c42:	b168      	cbz	r0, 8003c60 <ES_WIFI_RegisterBusIO+0x24>
 8003c44:	b161      	cbz	r1, 8003c60 <ES_WIFI_RegisterBusIO+0x24>
 8003c46:	b15a      	cbz	r2, 8003c60 <ES_WIFI_RegisterBusIO+0x24>
 8003c48:	b155      	cbz	r5, 8003c60 <ES_WIFI_RegisterBusIO+0x24>
 8003c4a:	b14c      	cbz	r4, 8003c60 <ES_WIFI_RegisterBusIO+0x24>
  {
    return ES_WIFI_STATUS_ERROR;
  }

  Obj->fops.IO_Init = IO_Init;
 8003c4c:	f8c0 110c 	str.w	r1, [r0, #268]	; 0x10c
  Obj->fops.IO_Send = IO_Send;
 8003c50:	f8c0 5118 	str.w	r5, [r0, #280]	; 0x118
  Obj->fops.IO_Receive = IO_Receive;
 8003c54:	f8c0 411c 	str.w	r4, [r0, #284]	; 0x11c
  Obj->fops.IO_Delay = IO_Delay;  
 8003c58:	f8c0 3114 	str.w	r3, [r0, #276]	; 0x114
  
  return ES_WIFI_STATUS_OK;
 8003c5c:	2000      	movs	r0, #0
 8003c5e:	bd30      	pop	{r4, r5, pc}
    return ES_WIFI_STATUS_ERROR;
 8003c60:	2002      	movs	r0, #2
}
 8003c62:	bd30      	pop	{r4, r5, pc}

08003c64 <ES_WIFI_Connect>:
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_Connect(ES_WIFIObject_t *Obj, const char* SSID, 
                                         const char* Password,
                                         ES_WIFI_SecurityType_t SecType)
{
 8003c64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  ES_WIFI_Status_t ret;
  
  sprintf((char*)Obj->CmdData,"C1=%s\r", SSID);
 8003c66:	f500 7490 	add.w	r4, r0, #288	; 0x120
{
 8003c6a:	4605      	mov	r5, r0
 8003c6c:	4617      	mov	r7, r2
  sprintf((char*)Obj->CmdData,"C1=%s\r", SSID);
 8003c6e:	4620      	mov	r0, r4
 8003c70:	460a      	mov	r2, r1
 8003c72:	4918      	ldr	r1, [pc, #96]	; (8003cd4 <ES_WIFI_Connect+0x70>)
{
 8003c74:	461e      	mov	r6, r3
  sprintf((char*)Obj->CmdData,"C1=%s\r", SSID);
 8003c76:	f001 f933 	bl	8004ee0 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8003c7a:	4622      	mov	r2, r4
 8003c7c:	4621      	mov	r1, r4
 8003c7e:	4628      	mov	r0, r5
 8003c80:	f7ff ff4c 	bl	8003b1c <AT_ExecuteCommand>
  if(ret == ES_WIFI_STATUS_OK)
 8003c84:	bb20      	cbnz	r0, 8003cd0 <ES_WIFI_Connect+0x6c>
  {
    sprintf((char*)Obj->CmdData,"C2=%s\r", Password);
 8003c86:	463a      	mov	r2, r7
 8003c88:	4913      	ldr	r1, [pc, #76]	; (8003cd8 <ES_WIFI_Connect+0x74>)
 8003c8a:	4620      	mov	r0, r4
 8003c8c:	f001 f928 	bl	8004ee0 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8003c90:	4622      	mov	r2, r4
 8003c92:	4621      	mov	r1, r4
 8003c94:	4628      	mov	r0, r5
 8003c96:	f7ff ff41 	bl	8003b1c <AT_ExecuteCommand>
    
    if(ret == ES_WIFI_STATUS_OK)
 8003c9a:	b9c8      	cbnz	r0, 8003cd0 <ES_WIFI_Connect+0x6c>
    {
      Obj->Security = SecType;
      sprintf((char*)Obj->CmdData,"C3=%d\r", (uint8_t)SecType);
 8003c9c:	4632      	mov	r2, r6
 8003c9e:	490f      	ldr	r1, [pc, #60]	; (8003cdc <ES_WIFI_Connect+0x78>)
      Obj->Security = SecType;
 8003ca0:	f885 6084 	strb.w	r6, [r5, #132]	; 0x84
      sprintf((char*)Obj->CmdData,"C3=%d\r", (uint8_t)SecType);
 8003ca4:	4620      	mov	r0, r4
 8003ca6:	f001 f91b 	bl	8004ee0 <siprintf>
      ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8003caa:	4622      	mov	r2, r4
 8003cac:	4621      	mov	r1, r4
 8003cae:	4628      	mov	r0, r5
 8003cb0:	f7ff ff34 	bl	8003b1c <AT_ExecuteCommand>
      
      if(ret == ES_WIFI_STATUS_OK)
 8003cb4:	b960      	cbnz	r0, 8003cd0 <ES_WIFI_Connect+0x6c>
      {
        sprintf((char*)Obj->CmdData,"C0\r");
 8003cb6:	490a      	ldr	r1, [pc, #40]	; (8003ce0 <ES_WIFI_Connect+0x7c>)
 8003cb8:	4620      	mov	r0, r4
 8003cba:	f001 f943 	bl	8004f44 <strcpy>
        ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);  
 8003cbe:	4622      	mov	r2, r4
 8003cc0:	4621      	mov	r1, r4
 8003cc2:	4628      	mov	r0, r5
 8003cc4:	f7ff ff2a 	bl	8003b1c <AT_ExecuteCommand>
        if(ret == ES_WIFI_STATUS_OK)
 8003cc8:	b910      	cbnz	r0, 8003cd0 <ES_WIFI_Connect+0x6c>
        {
           Obj->NetSettings.IsConnected = 1;
 8003cca:	2301      	movs	r3, #1
 8003ccc:	f885 30ca 	strb.w	r3, [r5, #202]	; 0xca
        }
      }    
    }
  }
  return ret;
}
 8003cd0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003cd2:	bf00      	nop
 8003cd4:	0800598c 	.word	0x0800598c
 8003cd8:	08005993 	.word	0x08005993
 8003cdc:	0800599a 	.word	0x0800599a
 8003ce0:	080059a1 	.word	0x080059a1

08003ce4 <ES_WIFI_GetNetworkSettings>:
  */
ES_WIFI_Status_t ES_WIFI_GetNetworkSettings(ES_WIFIObject_t *Obj)
{
  ES_WIFI_Status_t ret;
  
  sprintf((char*)Obj->CmdData,"C?\r");
 8003ce4:	f500 7290 	add.w	r2, r0, #288	; 0x120
{
 8003ce8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  sprintf((char*)Obj->CmdData,"C?\r");
 8003cec:	4937      	ldr	r1, [pc, #220]	; (8003dcc <ES_WIFI_GetNetworkSettings+0xe8>)
{
 8003cee:	4604      	mov	r4, r0
  sprintf((char*)Obj->CmdData,"C?\r");
 8003cf0:	4610      	mov	r0, r2
 8003cf2:	f001 f927 	bl	8004f44 <strcpy>
 8003cf6:	4602      	mov	r2, r0
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8003cf8:	4601      	mov	r1, r0
 8003cfa:	4620      	mov	r0, r4
 8003cfc:	f7ff ff0e 	bl	8003b1c <AT_ExecuteCommand>
  
  if(ret == ES_WIFI_STATUS_OK)
 8003d00:	4606      	mov	r6, r0
 8003d02:	b960      	cbnz	r0, 8003d1e <ES_WIFI_GetNetworkSettings+0x3a>
  ptr = strtok(pdata + 2, ",");   
 8003d04:	4932      	ldr	r1, [pc, #200]	; (8003dd0 <ES_WIFI_GetNetworkSettings+0xec>)
    ptr = strtok(NULL, ",");
 8003d06:	f8df 90c8 	ldr.w	r9, [pc, #200]	; 8003dd0 <ES_WIFI_GetNetworkSettings+0xec>
  ptr = strtok(pdata + 2, ",");   
 8003d0a:	f504 7091 	add.w	r0, r4, #290	; 0x122
 8003d0e:	f001 f951 	bl	8004fb4 <strtok>
  {
     AT_ParseConnSettings((char *)Obj->CmdData, &Obj->NetSettings);
 8003d12:	f104 0785 	add.w	r7, r4, #133	; 0x85
  uint8_t num = 0;
 8003d16:	46b2      	mov	sl, r6
      ParseIP(ptr, NetSettings->DNS2);
 8003d18:	f104 08dd 	add.w	r8, r4, #221	; 0xdd
  while (ptr != NULL) {
 8003d1c:	b910      	cbnz	r0, 8003d24 <ES_WIFI_GetNetworkSettings+0x40>
  }  
  return ret;
}
 8003d1e:	4630      	mov	r0, r6
 8003d20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    switch (num++) {      
 8003d24:	f10a 0501 	add.w	r5, sl, #1
 8003d28:	b2ed      	uxtb	r5, r5
 8003d2a:	f1ba 0f0b 	cmp.w	sl, #11
 8003d2e:	d80c      	bhi.n	8003d4a <ES_WIFI_GetNetworkSettings+0x66>
 8003d30:	e8df f00a 	tbb	[pc, sl]
 8003d34:	241e1906 	.word	0x241e1906
 8003d38:	3835302a 	.word	0x3835302a
 8003d3c:	46403e3b 	.word	0x46403e3b
      strncpy((char *)NetSettings->SSID,  ptr, ES_WIFI_MAX_SSID_NAME_SIZE + 1); 
 8003d40:	4601      	mov	r1, r0
 8003d42:	2221      	movs	r2, #33	; 0x21
 8003d44:	4638      	mov	r0, r7
      strncpy((char *)NetSettings->pswd,  ptr, ES_WIFI_MAX_PSWD_NAME_SIZE + 1); 
 8003d46:	f001 f905 	bl	8004f54 <strncpy>
    ptr = strtok(NULL, ",");
 8003d4a:	4649      	mov	r1, r9
 8003d4c:	2000      	movs	r0, #0
 8003d4e:	f001 f931 	bl	8004fb4 <strtok>
    if ((ptr != NULL) && (ptr[-1] == ','))
 8003d52:	b130      	cbz	r0, 8003d62 <ES_WIFI_GetNetworkSettings+0x7e>
 8003d54:	f810 3c01 	ldrb.w	r3, [r0, #-1]
 8003d58:	2b2c      	cmp	r3, #44	; 0x2c
      num++;
 8003d5a:	bf04      	itt	eq
 8003d5c:	f10a 0502 	addeq.w	r5, sl, #2
 8003d60:	b2ed      	uxtbeq	r5, r5
{
 8003d62:	46aa      	mov	sl, r5
 8003d64:	e7da      	b.n	8003d1c <ES_WIFI_GetNetworkSettings+0x38>
      strncpy((char *)NetSettings->pswd,  ptr, ES_WIFI_MAX_PSWD_NAME_SIZE + 1); 
 8003d66:	4601      	mov	r1, r0
 8003d68:	2221      	movs	r2, #33	; 0x21
 8003d6a:	f104 00a6 	add.w	r0, r4, #166	; 0xa6
 8003d6e:	e7ea      	b.n	8003d46 <ES_WIFI_GetNetworkSettings+0x62>
        NetSettings->Security = (ES_WIFI_SecurityType_t)ParseNumber(ptr, NULL);
 8003d70:	2100      	movs	r1, #0
 8003d72:	f7ff fe9b 	bl	8003aac <ParseNumber>
 8003d76:	f884 00c7 	strb.w	r0, [r4, #199]	; 0xc7
 8003d7a:	e7e6      	b.n	8003d4a <ES_WIFI_GetNetworkSettings+0x66>
      NetSettings->DHCP_IsEnabled = ParseNumber(ptr, NULL);
 8003d7c:	2100      	movs	r1, #0
 8003d7e:	f7ff fe95 	bl	8003aac <ParseNumber>
 8003d82:	f884 00c8 	strb.w	r0, [r4, #200]	; 0xc8
 8003d86:	e7e0      	b.n	8003d4a <ES_WIFI_GetNetworkSettings+0x66>
      NetSettings->IP_Ver = (ES_WIFI_IPVer_t)ParseNumber(ptr, NULL);
 8003d88:	2100      	movs	r1, #0
 8003d8a:	f7ff fe8f 	bl	8003aac <ParseNumber>
 8003d8e:	f884 00cc 	strb.w	r0, [r4, #204]	; 0xcc
 8003d92:	e7da      	b.n	8003d4a <ES_WIFI_GetNetworkSettings+0x66>
      ParseIP(ptr, NetSettings->IP_Addr);
 8003d94:	f104 01cd 	add.w	r1, r4, #205	; 0xcd
      ParseIP(ptr, NetSettings->IP_Mask);
 8003d98:	f7ff fea3 	bl	8003ae2 <ParseIP>
 8003d9c:	e7d5      	b.n	8003d4a <ES_WIFI_GetNetworkSettings+0x66>
 8003d9e:	f104 01d1 	add.w	r1, r4, #209	; 0xd1
 8003da2:	e7f9      	b.n	8003d98 <ES_WIFI_GetNetworkSettings+0xb4>
      ParseIP(ptr, NetSettings->Gateway_Addr);
 8003da4:	f104 01d5 	add.w	r1, r4, #213	; 0xd5
 8003da8:	e7f6      	b.n	8003d98 <ES_WIFI_GetNetworkSettings+0xb4>
      ParseIP(ptr, NetSettings->DNS1);
 8003daa:	f104 01d9 	add.w	r1, r4, #217	; 0xd9
 8003dae:	e7f3      	b.n	8003d98 <ES_WIFI_GetNetworkSettings+0xb4>
      ParseIP(ptr, NetSettings->DNS2);
 8003db0:	4641      	mov	r1, r8
 8003db2:	e7f1      	b.n	8003d98 <ES_WIFI_GetNetworkSettings+0xb4>
      NetSettings->JoinRetries = ParseNumber(ptr, NULL);
 8003db4:	2100      	movs	r1, #0
 8003db6:	f7ff fe79 	bl	8003aac <ParseNumber>
 8003dba:	f884 00c9 	strb.w	r0, [r4, #201]	; 0xc9
 8003dbe:	e7c4      	b.n	8003d4a <ES_WIFI_GetNetworkSettings+0x66>
      NetSettings->AutoConnect = ParseNumber(ptr, NULL);
 8003dc0:	2100      	movs	r1, #0
 8003dc2:	f7ff fe73 	bl	8003aac <ParseNumber>
 8003dc6:	f884 00cb 	strb.w	r0, [r4, #203]	; 0xcb
 8003dca:	e7be      	b.n	8003d4a <ES_WIFI_GetNetworkSettings+0x66>
 8003dcc:	080059a5 	.word	0x080059a5
 8003dd0:	080059ae 	.word	0x080059ae

08003dd4 <ES_WIFI_StartClientConnection>:
  * @param  Obj: pointer to module handle
  * @param  conn: pointer to the connection structure
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_StartClientConnection(ES_WIFIObject_t *Obj, ES_WIFI_Conn_t *conn)
{
 8003dd4:	b573      	push	{r0, r1, r4, r5, r6, lr}
  ES_WIFI_Status_t ret;

  sprintf((char*)Obj->CmdData,"P0=%d\r", conn->Number);
 8003dd6:	f500 7490 	add.w	r4, r0, #288	; 0x120
 8003dda:	784a      	ldrb	r2, [r1, #1]
{
 8003ddc:	4606      	mov	r6, r0
 8003dde:	460d      	mov	r5, r1
  sprintf((char*)Obj->CmdData,"P0=%d\r", conn->Number);
 8003de0:	4620      	mov	r0, r4
 8003de2:	4928      	ldr	r1, [pc, #160]	; (8003e84 <ES_WIFI_StartClientConnection+0xb0>)
 8003de4:	f001 f87c 	bl	8004ee0 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8003de8:	4622      	mov	r2, r4
 8003dea:	4621      	mov	r1, r4
 8003dec:	4630      	mov	r0, r6
 8003dee:	f7ff fe95 	bl	8003b1c <AT_ExecuteCommand>
  
  if(ret == ES_WIFI_STATUS_OK)
 8003df2:	2800      	cmp	r0, #0
 8003df4:	d144      	bne.n	8003e80 <ES_WIFI_StartClientConnection+0xac>
  {
    sprintf((char*)Obj->CmdData,"P1=%d\r", conn->Type);
 8003df6:	782a      	ldrb	r2, [r5, #0]
 8003df8:	4923      	ldr	r1, [pc, #140]	; (8003e88 <ES_WIFI_StartClientConnection+0xb4>)
 8003dfa:	4620      	mov	r0, r4
 8003dfc:	f001 f870 	bl	8004ee0 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8003e00:	4622      	mov	r2, r4
 8003e02:	4621      	mov	r1, r4
 8003e04:	4630      	mov	r0, r6
 8003e06:	f7ff fe89 	bl	8003b1c <AT_ExecuteCommand>
    if(ret == ES_WIFI_STATUS_OK)
 8003e0a:	2800      	cmp	r0, #0
 8003e0c:	d138      	bne.n	8003e80 <ES_WIFI_StartClientConnection+0xac>
    {
      if ((conn->Type == ES_WIFI_UDP_CONNECTION) && (conn->LocalPort > 0)) 
 8003e0e:	782b      	ldrb	r3, [r5, #0]
 8003e10:	2b01      	cmp	r3, #1
 8003e12:	d026      	beq.n	8003e62 <ES_WIFI_StartClientConnection+0x8e>
        if(AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData) == ES_WIFI_STATUS_ERROR)
        {
          return ES_WIFI_STATUS_ERROR;
        }
      }
      sprintf((char*)Obj->CmdData,"P4=%d\r", conn->RemotePort);
 8003e14:	886a      	ldrh	r2, [r5, #2]
 8003e16:	491d      	ldr	r1, [pc, #116]	; (8003e8c <ES_WIFI_StartClientConnection+0xb8>)
 8003e18:	4620      	mov	r0, r4
 8003e1a:	f001 f861 	bl	8004ee0 <siprintf>
      ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8003e1e:	4622      	mov	r2, r4
 8003e20:	4621      	mov	r1, r4
 8003e22:	4630      	mov	r0, r6
 8003e24:	f7ff fe7a 	bl	8003b1c <AT_ExecuteCommand>
      
      if(ret == ES_WIFI_STATUS_OK)
 8003e28:	bb50      	cbnz	r0, 8003e80 <ES_WIFI_StartClientConnection+0xac>
      {
        sprintf((char*)Obj->CmdData,"P3=%d.%d.%d.%d\r", conn->RemoteIP[0],conn->RemoteIP[1],
 8003e2a:	7a69      	ldrb	r1, [r5, #9]
 8003e2c:	9101      	str	r1, [sp, #4]
 8003e2e:	7a29      	ldrb	r1, [r5, #8]
 8003e30:	79aa      	ldrb	r2, [r5, #6]
 8003e32:	9100      	str	r1, [sp, #0]
 8003e34:	79eb      	ldrb	r3, [r5, #7]
 8003e36:	4916      	ldr	r1, [pc, #88]	; (8003e90 <ES_WIFI_StartClientConnection+0xbc>)
 8003e38:	4620      	mov	r0, r4
 8003e3a:	f001 f851 	bl	8004ee0 <siprintf>
                conn->RemoteIP[2],conn->RemoteIP[3]);
        ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData); 
 8003e3e:	4622      	mov	r2, r4
 8003e40:	4621      	mov	r1, r4
 8003e42:	4630      	mov	r0, r6
 8003e44:	f7ff fe6a 	bl	8003b1c <AT_ExecuteCommand>
        if(ret == ES_WIFI_STATUS_OK)
 8003e48:	b9d0      	cbnz	r0, 8003e80 <ES_WIFI_StartClientConnection+0xac>
        {
          sprintf((char*)Obj->CmdData,"P6=1\r");
 8003e4a:	4912      	ldr	r1, [pc, #72]	; (8003e94 <ES_WIFI_StartClientConnection+0xc0>)
 8003e4c:	4620      	mov	r0, r4
 8003e4e:	f001 f879 	bl	8004f44 <strcpy>
          ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);         
 8003e52:	4622      	mov	r2, r4
 8003e54:	4621      	mov	r1, r4
 8003e56:	4630      	mov	r0, r6
        }          
      }           
    }
  }
  return ret;
}
 8003e58:	b002      	add	sp, #8
 8003e5a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
          ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);         
 8003e5e:	f7ff be5d 	b.w	8003b1c <AT_ExecuteCommand>
      if ((conn->Type == ES_WIFI_UDP_CONNECTION) && (conn->LocalPort > 0)) 
 8003e62:	88ab      	ldrh	r3, [r5, #4]
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d0d5      	beq.n	8003e14 <ES_WIFI_StartClientConnection+0x40>
        sprintf((char*)Obj->CmdData,"P2=%d\r", conn->RemotePort);
 8003e68:	886a      	ldrh	r2, [r5, #2]
 8003e6a:	490b      	ldr	r1, [pc, #44]	; (8003e98 <ES_WIFI_StartClientConnection+0xc4>)
 8003e6c:	4620      	mov	r0, r4
 8003e6e:	f001 f837 	bl	8004ee0 <siprintf>
        if(AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData) == ES_WIFI_STATUS_ERROR)
 8003e72:	4622      	mov	r2, r4
 8003e74:	4621      	mov	r1, r4
 8003e76:	4630      	mov	r0, r6
 8003e78:	f7ff fe50 	bl	8003b1c <AT_ExecuteCommand>
 8003e7c:	2802      	cmp	r0, #2
 8003e7e:	d1c9      	bne.n	8003e14 <ES_WIFI_StartClientConnection+0x40>
}
 8003e80:	b002      	add	sp, #8
 8003e82:	bd70      	pop	{r4, r5, r6, pc}
 8003e84:	080059c6 	.word	0x080059c6
 8003e88:	080059cd 	.word	0x080059cd
 8003e8c:	080059d4 	.word	0x080059d4
 8003e90:	080059e2 	.word	0x080059e2
 8003e94:	080059f2 	.word	0x080059f2
 8003e98:	080059db 	.word	0x080059db

08003e9c <ES_WIFI_StopClientConnection>:
  * @brief  Stop Client connection.
  * @param  Obj: pointer to module handle
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_StopClientConnection(ES_WIFIObject_t *Obj, ES_WIFI_Conn_t *conn)
{
 8003e9c:	b538      	push	{r3, r4, r5, lr}
  ES_WIFI_Status_t ret;
  
  sprintf((char*)Obj->CmdData,"P0=%d\r", conn->Number);
 8003e9e:	f500 7490 	add.w	r4, r0, #288	; 0x120
 8003ea2:	784a      	ldrb	r2, [r1, #1]
 8003ea4:	490b      	ldr	r1, [pc, #44]	; (8003ed4 <ES_WIFI_StopClientConnection+0x38>)
{
 8003ea6:	4605      	mov	r5, r0
  sprintf((char*)Obj->CmdData,"P0=%d\r", conn->Number);
 8003ea8:	4620      	mov	r0, r4
 8003eaa:	f001 f819 	bl	8004ee0 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8003eae:	4622      	mov	r2, r4
 8003eb0:	4621      	mov	r1, r4
 8003eb2:	4628      	mov	r0, r5
 8003eb4:	f7ff fe32 	bl	8003b1c <AT_ExecuteCommand>
  
  if(ret == ES_WIFI_STATUS_OK)
 8003eb8:	b950      	cbnz	r0, 8003ed0 <ES_WIFI_StopClientConnection+0x34>
  {  
    sprintf((char*)Obj->CmdData,"P6=0\r");
 8003eba:	4907      	ldr	r1, [pc, #28]	; (8003ed8 <ES_WIFI_StopClientConnection+0x3c>)
 8003ebc:	4620      	mov	r0, r4
 8003ebe:	f001 f841 	bl	8004f44 <strcpy>
    ret =  AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);     
 8003ec2:	4622      	mov	r2, r4
 8003ec4:	4621      	mov	r1, r4
 8003ec6:	4628      	mov	r0, r5
  }
  return ret;
}
 8003ec8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    ret =  AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);     
 8003ecc:	f7ff be26 	b.w	8003b1c <AT_ExecuteCommand>
}
 8003ed0:	bd38      	pop	{r3, r4, r5, pc}
 8003ed2:	bf00      	nop
 8003ed4:	080059c6 	.word	0x080059c6
 8003ed8:	080059f8 	.word	0x080059f8

08003edc <ES_WIFI_SendData>:
  * @param  pdata: pointer to data
  * @param  len : length of the data to be sent
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_SendData(ES_WIFIObject_t *Obj, uint8_t Socket, uint8_t *pdata, uint16_t Reqlen , uint16_t *SentLen , uint32_t Timeout)
{
 8003edc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003ee0:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
 8003ee4:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
 8003ee8:	bf28      	it	cs
 8003eea:	f44f 6396 	movcs.w	r3, #1200	; 0x4b0
  ES_WIFI_Status_t ret = ES_WIFI_STATUS_ERROR;  
  
  if(Reqlen >= ES_WIFI_PAYLOAD_SIZE ) Reqlen= ES_WIFI_PAYLOAD_SIZE;
  
  *SentLen = Reqlen;
  sprintf((char*)Obj->CmdData,"P0=%d\r", Socket);
 8003eee:	f500 7490 	add.w	r4, r0, #288	; 0x120
{
 8003ef2:	4605      	mov	r5, r0
  *SentLen = Reqlen;
 8003ef4:	f8a8 3000 	strh.w	r3, [r8]
{
 8003ef8:	4692      	mov	sl, r2
  sprintf((char*)Obj->CmdData,"P0=%d\r", Socket);
 8003efa:	4620      	mov	r0, r4
 8003efc:	460a      	mov	r2, r1
 8003efe:	492f      	ldr	r1, [pc, #188]	; (8003fbc <ES_WIFI_SendData+0xe0>)
 8003f00:	461f      	mov	r7, r3
 8003f02:	f000 ffed 	bl	8004ee0 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8003f06:	4622      	mov	r2, r4
 8003f08:	4621      	mov	r1, r4
 8003f0a:	4628      	mov	r0, r5
 8003f0c:	f7ff fe06 	bl	8003b1c <AT_ExecuteCommand>
  if(ret == ES_WIFI_STATUS_OK)
 8003f10:	4606      	mov	r6, r0
 8003f12:	2800      	cmp	r0, #0
 8003f14:	d141      	bne.n	8003f9a <ES_WIFI_SendData+0xbe>
  {
    sprintf((char*)Obj->CmdData,"S2=%lu\r",Timeout);
 8003f16:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8003f18:	4929      	ldr	r1, [pc, #164]	; (8003fc0 <ES_WIFI_SendData+0xe4>)
 8003f1a:	4620      	mov	r0, r4
 8003f1c:	f000 ffe0 	bl	8004ee0 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8003f20:	4622      	mov	r2, r4
 8003f22:	4621      	mov	r1, r4
 8003f24:	4628      	mov	r0, r5
 8003f26:	f7ff fdf9 	bl	8003b1c <AT_ExecuteCommand>
    
    if(ret == ES_WIFI_STATUS_OK)
 8003f2a:	4606      	mov	r6, r0
 8003f2c:	bba8      	cbnz	r0, 8003f9a <ES_WIFI_SendData+0xbe>
    {
      sprintf((char *)Obj->CmdData,"S3=%04d\r",Reqlen);
 8003f2e:	463a      	mov	r2, r7
 8003f30:	4924      	ldr	r1, [pc, #144]	; (8003fc4 <ES_WIFI_SendData+0xe8>)
 8003f32:	4620      	mov	r0, r4
 8003f34:	f000 ffd4 	bl	8004ee0 <siprintf>
  uint16_t n=strlen((char*)cmd);
 8003f38:	4620      	mov	r0, r4
 8003f3a:	f7fc f949 	bl	80001d0 <strlen>
  if (n &1 ) return ES_WIFI_STATUS_ERROR;
 8003f3e:	f010 0901 	ands.w	r9, r0, #1
 8003f42:	fa1f fb80 	uxth.w	fp, r0
 8003f46:	d12a      	bne.n	8003f9e <ES_WIFI_SendData+0xc2>
  if(Obj->fops.IO_Send(cmd, n, Obj->Timeout) == n)
 8003f48:	f8d5 3118 	ldr.w	r3, [r5, #280]	; 0x118
 8003f4c:	f8d5 2760 	ldr.w	r2, [r5, #1888]	; 0x760
 8003f50:	4659      	mov	r1, fp
 8003f52:	4620      	mov	r0, r4
 8003f54:	4798      	blx	r3
 8003f56:	4583      	cmp	fp, r0
 8003f58:	d11d      	bne.n	8003f96 <ES_WIFI_SendData+0xba>
    int16_t n=Obj->fops.IO_Send(pcmd_data, len, Obj->Timeout);
 8003f5a:	f8d5 3118 	ldr.w	r3, [r5, #280]	; 0x118
 8003f5e:	f8d5 2760 	ldr.w	r2, [r5, #1888]	; 0x760
 8003f62:	4639      	mov	r1, r7
 8003f64:	4650      	mov	r0, sl
 8003f66:	4798      	blx	r3
    if(n == len)
 8003f68:	4287      	cmp	r7, r0
 8003f6a:	d118      	bne.n	8003f9e <ES_WIFI_SendData+0xc2>
      n = Obj->fops.IO_Receive(pdata, 0, Obj->Timeout);
 8003f6c:	f8d5 311c 	ldr.w	r3, [r5, #284]	; 0x11c
 8003f70:	f8d5 2760 	ldr.w	r2, [r5, #1888]	; 0x760
 8003f74:	4649      	mov	r1, r9
 8003f76:	4620      	mov	r0, r4
 8003f78:	4798      	blx	r3
      if(n > 0)
 8003f7a:	2800      	cmp	r0, #0
 8003f7c:	dd0b      	ble.n	8003f96 <ES_WIFI_SendData+0xba>
        *(pdata+n)=0;
 8003f7e:	f804 9000 	strb.w	r9, [r4, r0]
        if(strstr((char *)pdata, AT_OK_STRING))
 8003f82:	4911      	ldr	r1, [pc, #68]	; (8003fc8 <ES_WIFI_SendData+0xec>)
 8003f84:	4620      	mov	r0, r4
 8003f86:	f000 fffa 	bl	8004f7e <strstr>
 8003f8a:	b968      	cbnz	r0, 8003fa8 <ES_WIFI_SendData+0xcc>
        else if(strstr((char *)pdata, AT_ERROR_STRING))
 8003f8c:	490f      	ldr	r1, [pc, #60]	; (8003fcc <ES_WIFI_SendData+0xf0>)
 8003f8e:	4620      	mov	r0, r4
 8003f90:	f000 fff5 	bl	8004f7e <strstr>
 8003f94:	b918      	cbnz	r0, 8003f9e <ES_WIFI_SendData+0xc2>
        }
      }
    }
  }
  
  if (ret == ES_WIFI_STATUS_ERROR) *SentLen = 0;
 8003f96:	2604      	movs	r6, #4
  return ret;  
 8003f98:	e00c      	b.n	8003fb4 <ES_WIFI_SendData+0xd8>
  if (ret == ES_WIFI_STATUS_ERROR) *SentLen = 0;
 8003f9a:	2e02      	cmp	r6, #2
 8003f9c:	d10a      	bne.n	8003fb4 <ES_WIFI_SendData+0xd8>
 8003f9e:	2300      	movs	r3, #0
 8003fa0:	f8a8 3000 	strh.w	r3, [r8]
 8003fa4:	2602      	movs	r6, #2
 8003fa6:	e005      	b.n	8003fb4 <ES_WIFI_SendData+0xd8>
        if(strstr((char *)Obj->CmdData,"-1\r\n"))
 8003fa8:	4909      	ldr	r1, [pc, #36]	; (8003fd0 <ES_WIFI_SendData+0xf4>)
 8003faa:	4620      	mov	r0, r4
 8003fac:	f000 ffe7 	bl	8004f7e <strstr>
 8003fb0:	2800      	cmp	r0, #0
 8003fb2:	d1f4      	bne.n	8003f9e <ES_WIFI_SendData+0xc2>
}
 8003fb4:	4630      	mov	r0, r6
 8003fb6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003fba:	bf00      	nop
 8003fbc:	080059c6 	.word	0x080059c6
 8003fc0:	080059b0 	.word	0x080059b0
 8003fc4:	080059b8 	.word	0x080059b8
 8003fc8:	0800597b 	.word	0x0800597b
 8003fcc:	08005984 	.word	0x08005984
 8003fd0:	080059c1 	.word	0x080059c1

08003fd4 <SPI_WIFI_MspInit>:
void SPI_WIFI_MspInit(SPI_HandleTypeDef* hspi)
{
  
  GPIO_InitTypeDef GPIO_Init;
  
  __HAL_RCC_SPI3_CLK_ENABLE();
 8003fd4:	4b44      	ldr	r3, [pc, #272]	; (80040e8 <SPI_WIFI_MspInit+0x114>)
{
 8003fd6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_RCC_SPI3_CLK_ENABLE();
 8003fda:	6d9a      	ldr	r2, [r3, #88]	; 0x58
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOC_CLK_ENABLE();
  __HAL_RCC_GPIOE_CLK_ENABLE();
  
  /* configure Wake up pin */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET ); 
 8003fdc:	4e43      	ldr	r6, [pc, #268]	; (80040ec <SPI_WIFI_MspInit+0x118>)
  /* configure Data ready pin */
  GPIO_Init.Pin       = GPIO_PIN_1;
  GPIO_Init.Mode      = GPIO_MODE_IT_RISING;
  GPIO_Init.Pull      = GPIO_NOPULL;
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOE, &GPIO_Init );
 8003fde:	4f44      	ldr	r7, [pc, #272]	; (80040f0 <SPI_WIFI_MspInit+0x11c>)
  __HAL_RCC_SPI3_CLK_ENABLE();
 8003fe0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003fe4:	659a      	str	r2, [r3, #88]	; 0x58
 8003fe6:	6d9a      	ldr	r2, [r3, #88]	; 0x58
{
 8003fe8:	b08a      	sub	sp, #40	; 0x28
  __HAL_RCC_SPI3_CLK_ENABLE();
 8003fea:	f402 4200 	and.w	r2, r2, #32768	; 0x8000
 8003fee:	9201      	str	r2, [sp, #4]
 8003ff0:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003ff2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003ff4:	f042 0202 	orr.w	r2, r2, #2
 8003ff8:	64da      	str	r2, [r3, #76]	; 0x4c
 8003ffa:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003ffc:	f002 0202 	and.w	r2, r2, #2
 8004000:	9202      	str	r2, [sp, #8]
 8004002:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004004:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004006:	f042 0204 	orr.w	r2, r2, #4
 800400a:	64da      	str	r2, [r3, #76]	; 0x4c
 800400c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800400e:	f002 0204 	and.w	r2, r2, #4
 8004012:	9203      	str	r2, [sp, #12]
 8004014:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8004016:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004018:	f042 0210 	orr.w	r2, r2, #16
 800401c:	64da      	str	r2, [r3, #76]	; 0x4c
 800401e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004020:	f003 0310 	and.w	r3, r3, #16
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET ); 
 8004024:	2200      	movs	r2, #0
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8004026:	9304      	str	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET ); 
 8004028:	4630      	mov	r0, r6
 800402a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  GPIO_Init.Mode      = GPIO_MODE_OUTPUT_PP;
 800402e:	2401      	movs	r4, #1
  GPIO_Init.Pull      = GPIO_NOPULL;
 8004030:	2500      	movs	r5, #0
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8004032:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET ); 
 8004034:	f7fd f950 	bl	80012d8 <HAL_GPIO_WritePin>
  GPIO_Init.Pin       = GPIO_PIN_13;
 8004038:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  HAL_GPIO_Init(GPIOB, &GPIO_Init );
 800403c:	a905      	add	r1, sp, #20
 800403e:	4630      	mov	r0, r6
  GPIO_Init.Pin       = GPIO_PIN_13;
 8004040:	9305      	str	r3, [sp, #20]
  GPIO_Init.Pin       = GPIO_PIN_1;
 8004042:	2602      	movs	r6, #2
  GPIO_Init.Mode      = GPIO_MODE_OUTPUT_PP;
 8004044:	9406      	str	r4, [sp, #24]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8004046:	9507      	str	r5, [sp, #28]
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_LOW;
 8004048:	9508      	str	r5, [sp, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_Init );
 800404a:	f7fc ffc9 	bl	8000fe0 <HAL_GPIO_Init>
  GPIO_Init.Mode      = GPIO_MODE_IT_RISING;
 800404e:	4b29      	ldr	r3, [pc, #164]	; (80040f4 <SPI_WIFI_MspInit+0x120>)
 8004050:	9306      	str	r3, [sp, #24]
  HAL_GPIO_Init(GPIOE, &GPIO_Init );
 8004052:	a905      	add	r1, sp, #20
 8004054:	4638      	mov	r0, r7
  GPIO_Init.Pin       = GPIO_PIN_1;
 8004056:	9605      	str	r6, [sp, #20]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8004058:	9507      	str	r5, [sp, #28]
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_LOW;
 800405a:	9508      	str	r5, [sp, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_Init );
 800405c:	f7fc ffc0 	bl	8000fe0 <HAL_GPIO_Init>

  /* configure Reset pin */
  GPIO_Init.Pin       = GPIO_PIN_8;
 8004060:	f44f 7380 	mov.w	r3, #256	; 0x100
  GPIO_Init.Mode      = GPIO_MODE_OUTPUT_PP;
  GPIO_Init.Pull      = GPIO_NOPULL;
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_LOW;
  GPIO_Init.Alternate = 0;
  HAL_GPIO_Init(GPIOE, &GPIO_Init );
 8004064:	a905      	add	r1, sp, #20
 8004066:	4638      	mov	r0, r7
  GPIO_Init.Pin       = GPIO_PIN_8;
 8004068:	9305      	str	r3, [sp, #20]
  GPIO_Init.Mode      = GPIO_MODE_OUTPUT_PP;
 800406a:	9406      	str	r4, [sp, #24]
  GPIO_Init.Pull      = GPIO_NOPULL;
 800406c:	9507      	str	r5, [sp, #28]
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_LOW;
 800406e:	9508      	str	r5, [sp, #32]
  GPIO_Init.Alternate = 0;
 8004070:	9509      	str	r5, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_Init );
 8004072:	f7fc ffb5 	bl	8000fe0 <HAL_GPIO_Init>
  
  /* configure SPI NSS pin pin */
  HAL_GPIO_WritePin( GPIOE, GPIO_PIN_0, GPIO_PIN_SET ); 
 8004076:	4622      	mov	r2, r4
 8004078:	4621      	mov	r1, r4
 800407a:	4638      	mov	r0, r7
 800407c:	f7fd f92c 	bl	80012d8 <HAL_GPIO_WritePin>
  GPIO_Init.Pin       = GPIO_PIN_0;
  GPIO_Init.Mode      = GPIO_MODE_OUTPUT_PP;
  GPIO_Init.Pull      = GPIO_NOPULL;
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
  HAL_GPIO_Init( GPIOE, &GPIO_Init );
 8004080:	a905      	add	r1, sp, #20
 8004082:	4638      	mov	r0, r7
  GPIO_Init.Pin       = GPIO_PIN_10;
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
  GPIO_Init.Pull      = GPIO_NOPULL;
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
  HAL_GPIO_Init( GPIOC, &GPIO_Init );
 8004084:	f5a7 6700 	sub.w	r7, r7, #2048	; 0x800
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
 8004088:	f04f 0806 	mov.w	r8, #6
  GPIO_Init.Pin       = GPIO_PIN_0;
 800408c:	9405      	str	r4, [sp, #20]
  GPIO_Init.Mode      = GPIO_MODE_OUTPUT_PP;
 800408e:	9406      	str	r4, [sp, #24]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8004090:	9507      	str	r5, [sp, #28]
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 8004092:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init( GPIOE, &GPIO_Init );
 8004094:	f7fc ffa4 	bl	8000fe0 <HAL_GPIO_Init>
  GPIO_Init.Pin       = GPIO_PIN_10;
 8004098:	f44f 6380 	mov.w	r3, #1024	; 0x400
  HAL_GPIO_Init( GPIOC, &GPIO_Init );
 800409c:	a905      	add	r1, sp, #20
 800409e:	4638      	mov	r0, r7
  GPIO_Init.Pin       = GPIO_PIN_10;
 80040a0:	9305      	str	r3, [sp, #20]
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
 80040a2:	9606      	str	r6, [sp, #24]
  GPIO_Init.Pull      = GPIO_NOPULL;
 80040a4:	9507      	str	r5, [sp, #28]
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 80040a6:	9408      	str	r4, [sp, #32]
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
 80040a8:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
  HAL_GPIO_Init( GPIOC, &GPIO_Init );
 80040ac:	f7fc ff98 	bl	8000fe0 <HAL_GPIO_Init>
  
  /* configure SPI MOSI pin */
  GPIO_Init.Pin       = GPIO_PIN_12;
 80040b0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
  GPIO_Init.Pull      = GPIO_NOPULL;
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
  HAL_GPIO_Init( GPIOC, &GPIO_Init );
 80040b4:	a905      	add	r1, sp, #20
 80040b6:	4638      	mov	r0, r7
  GPIO_Init.Pin       = GPIO_PIN_12;
 80040b8:	9305      	str	r3, [sp, #20]
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
 80040ba:	9606      	str	r6, [sp, #24]
  GPIO_Init.Pull      = GPIO_NOPULL;
 80040bc:	9507      	str	r5, [sp, #28]
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 80040be:	9408      	str	r4, [sp, #32]
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
 80040c0:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
  HAL_GPIO_Init( GPIOC, &GPIO_Init );
 80040c4:	f7fc ff8c 	bl	8000fe0 <HAL_GPIO_Init>
  
  /* configure SPI MISO pin */
  GPIO_Init.Pin       = GPIO_PIN_11;
 80040c8:	f44f 6300 	mov.w	r3, #2048	; 0x800
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
  GPIO_Init.Pull      = GPIO_PULLUP;
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
  HAL_GPIO_Init( GPIOC, &GPIO_Init );
 80040cc:	a905      	add	r1, sp, #20
 80040ce:	4638      	mov	r0, r7
  GPIO_Init.Pin       = GPIO_PIN_11;
 80040d0:	9305      	str	r3, [sp, #20]
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
 80040d2:	9606      	str	r6, [sp, #24]
  GPIO_Init.Pull      = GPIO_PULLUP;
 80040d4:	9407      	str	r4, [sp, #28]
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 80040d6:	9408      	str	r4, [sp, #32]
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
 80040d8:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
  HAL_GPIO_Init( GPIOC, &GPIO_Init );
 80040dc:	f7fc ff80 	bl	8000fe0 <HAL_GPIO_Init>
}
 80040e0:	b00a      	add	sp, #40	; 0x28
 80040e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80040e6:	bf00      	nop
 80040e8:	40021000 	.word	0x40021000
 80040ec:	48000400 	.word	0x48000400
 80040f0:	48001000 	.word	0x48001000
 80040f4:	10110000 	.word	0x10110000

080040f8 <SPI_WIFI_Init>:
  * @brief  Initialize the SPI3
  * @param  None
  * @retval None
  */
int8_t SPI_WIFI_Init(void)
{
 80040f8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  uint32_t tickstart = HAL_GetTick();
 80040fa:	f7fc fe43 	bl	8000d84 <HAL_GetTick>
  uint8_t Prompt[6];
  uint8_t count = 0;
  HAL_StatusTypeDef  Status;
  
  hspi.Instance               = SPI3;
 80040fe:	4c41      	ldr	r4, [pc, #260]	; (8004204 <SPI_WIFI_Init+0x10c>)
 8004100:	4b41      	ldr	r3, [pc, #260]	; (8004208 <SPI_WIFI_Init+0x110>)
 8004102:	6023      	str	r3, [r4, #0]
  uint32_t tickstart = HAL_GetTick();
 8004104:	4606      	mov	r6, r0
  SPI_WIFI_MspInit(&hspi);
 8004106:	4620      	mov	r0, r4
 8004108:	f7ff ff64 	bl	8003fd4 <SPI_WIFI_MspInit>
  
  hspi.Init.Mode              = SPI_MODE_MASTER;
  hspi.Init.Direction         = SPI_DIRECTION_2LINES;
  hspi.Init.DataSize          = SPI_DATASIZE_16BIT;
 800410c:	f44f 6270 	mov.w	r2, #3840	; 0xf00
  hspi.Init.Mode              = SPI_MODE_MASTER;
 8004110:	f44f 7382 	mov.w	r3, #260	; 0x104
  hspi.Init.DataSize          = SPI_DATASIZE_16BIT;
 8004114:	60e2      	str	r2, [r4, #12]
  hspi.Init.CLKPolarity       = SPI_POLARITY_LOW;
  hspi.Init.CLKPhase          = SPI_PHASE_1EDGE;
  hspi.Init.NSS               = SPI_NSS_SOFT;
 8004116:	f44f 7200 	mov.w	r2, #512	; 0x200
  hspi.Init.Mode              = SPI_MODE_MASTER;
 800411a:	6063      	str	r3, [r4, #4]
  hspi.Init.NSS               = SPI_NSS_SOFT;
 800411c:	61a2      	str	r2, [r4, #24]
  hspi.Init.Direction         = SPI_DIRECTION_2LINES;
 800411e:	2300      	movs	r3, #0
  hspi.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;  /* 80/8= 10MHz (Inventek WIFI module supportes up to 20MHz)*/
 8004120:	2210      	movs	r2, #16
  hspi.Init.FirstBit          = SPI_FIRSTBIT_MSB;
  hspi.Init.TIMode            = SPI_TIMODE_DISABLE;
  hspi.Init.CRCCalculation    = SPI_CRCCALCULATION_DISABLE;
  hspi.Init.CRCPolynomial     = 0;
  
  if(HAL_SPI_Init( &hspi ) != HAL_OK)
 8004122:	4620      	mov	r0, r4
  hspi.Init.Direction         = SPI_DIRECTION_2LINES;
 8004124:	60a3      	str	r3, [r4, #8]
  hspi.Init.CLKPolarity       = SPI_POLARITY_LOW;
 8004126:	6123      	str	r3, [r4, #16]
  hspi.Init.CLKPhase          = SPI_PHASE_1EDGE;
 8004128:	6163      	str	r3, [r4, #20]
  hspi.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;  /* 80/8= 10MHz (Inventek WIFI module supportes up to 20MHz)*/
 800412a:	61e2      	str	r2, [r4, #28]
  hspi.Init.FirstBit          = SPI_FIRSTBIT_MSB;
 800412c:	6223      	str	r3, [r4, #32]
  hspi.Init.TIMode            = SPI_TIMODE_DISABLE;
 800412e:	6263      	str	r3, [r4, #36]	; 0x24
  hspi.Init.CRCCalculation    = SPI_CRCCALCULATION_DISABLE;
 8004130:	62a3      	str	r3, [r4, #40]	; 0x28
  hspi.Init.CRCPolynomial     = 0;
 8004132:	62e3      	str	r3, [r4, #44]	; 0x2c
  if(HAL_SPI_Init( &hspi ) != HAL_OK)
 8004134:	f7fe fd27 	bl	8002b86 <HAL_SPI_Init>
 8004138:	4605      	mov	r5, r0
 800413a:	2800      	cmp	r0, #0
 800413c:	d15c      	bne.n	80041f8 <SPI_WIFI_Init+0x100>
  {
    return -1;
  }
  
  WIFI_RESET_MODULE();
 800413e:	4602      	mov	r2, r0
 8004140:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004144:	4831      	ldr	r0, [pc, #196]	; (800420c <SPI_WIFI_Init+0x114>)
 8004146:	f7fd f8c7 	bl	80012d8 <HAL_GPIO_WritePin>
 800414a:	200a      	movs	r0, #10
 800414c:	f7fc fe20 	bl	8000d90 <HAL_Delay>
 8004150:	2201      	movs	r2, #1
 8004152:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004156:	482d      	ldr	r0, [pc, #180]	; (800420c <SPI_WIFI_Init+0x114>)
 8004158:	f7fd f8be 	bl	80012d8 <HAL_GPIO_WritePin>
 800415c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8004160:	f7fc fe16 	bl	8000d90 <HAL_Delay>
  
  WIFI_ENABLE_NSS(); 
 8004164:	4829      	ldr	r0, [pc, #164]	; (800420c <SPI_WIFI_Init+0x114>)
 8004166:	462a      	mov	r2, r5
 8004168:	2101      	movs	r1, #1
 800416a:	f7fd f8b5 	bl	80012d8 <HAL_GPIO_WritePin>
 800416e:	200a      	movs	r0, #10
 8004170:	f7fc fe0e 	bl	8000d90 <HAL_Delay>
  
  while (WIFI_IS_CMDDATA_READY())
 8004174:	2102      	movs	r1, #2
 8004176:	4825      	ldr	r0, [pc, #148]	; (800420c <SPI_WIFI_Init+0x114>)
 8004178:	f7fd f8a8 	bl	80012cc <HAL_GPIO_ReadPin>
 800417c:	2801      	cmp	r0, #1
 800417e:	4602      	mov	r2, r0
 8004180:	d022      	beq.n	80041c8 <SPI_WIFI_Init+0xd0>
      WIFI_DISABLE_NSS(); 
      return -1;
    }    
  }
  
  if((Prompt[0] != 0x15) ||(Prompt[1] != 0x15) ||(Prompt[2] != '\r')||
 8004182:	f89d 3000 	ldrb.w	r3, [sp]
 8004186:	2b15      	cmp	r3, #21
 8004188:	d12e      	bne.n	80041e8 <SPI_WIFI_Init+0xf0>
 800418a:	f89d 3001 	ldrb.w	r3, [sp, #1]
 800418e:	2b15      	cmp	r3, #21
 8004190:	d12a      	bne.n	80041e8 <SPI_WIFI_Init+0xf0>
 8004192:	f89d 3002 	ldrb.w	r3, [sp, #2]
 8004196:	2b0d      	cmp	r3, #13
 8004198:	d126      	bne.n	80041e8 <SPI_WIFI_Init+0xf0>
 800419a:	f89d 4003 	ldrb.w	r4, [sp, #3]
 800419e:	2c0a      	cmp	r4, #10
 80041a0:	d122      	bne.n	80041e8 <SPI_WIFI_Init+0xf0>
       (Prompt[3] != '\n') ||(Prompt[4] != '>') ||(Prompt[5] != ' '))
 80041a2:	f89d 3004 	ldrb.w	r3, [sp, #4]
 80041a6:	2b3e      	cmp	r3, #62	; 0x3e
 80041a8:	d11e      	bne.n	80041e8 <SPI_WIFI_Init+0xf0>
 80041aa:	f89d 3005 	ldrb.w	r3, [sp, #5]
 80041ae:	2b20      	cmp	r3, #32
 80041b0:	d11a      	bne.n	80041e8 <SPI_WIFI_Init+0xf0>
  {
    WIFI_DISABLE_NSS(); 
    return -1;
  }    
   
  WIFI_DISABLE_NSS(); 
 80041b2:	2201      	movs	r2, #1
 80041b4:	4611      	mov	r1, r2
 80041b6:	4815      	ldr	r0, [pc, #84]	; (800420c <SPI_WIFI_Init+0x114>)
 80041b8:	f7fd f88e 	bl	80012d8 <HAL_GPIO_WritePin>
 80041bc:	4620      	mov	r0, r4
 80041be:	f7fc fde7 	bl	8000d90 <HAL_Delay>
  return 0;
 80041c2:	2000      	movs	r0, #0
}
 80041c4:	b003      	add	sp, #12
 80041c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    Status = HAL_SPI_Receive(&hspi , &Prompt[count], 1, 0xFFFF);  
 80041c8:	eb0d 0105 	add.w	r1, sp, r5
 80041cc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80041d0:	4620      	mov	r0, r4
 80041d2:	f7fe ff1f 	bl	8003014 <HAL_SPI_Receive>
 80041d6:	4607      	mov	r7, r0
    if(((HAL_GetTick() - tickstart ) > 0xFFFF) || (Status != HAL_OK))
 80041d8:	f7fc fdd4 	bl	8000d84 <HAL_GetTick>
 80041dc:	1b80      	subs	r0, r0, r6
    count += 2;
 80041de:	3502      	adds	r5, #2
    if(((HAL_GetTick() - tickstart ) > 0xFFFF) || (Status != HAL_OK))
 80041e0:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
    count += 2;
 80041e4:	b2ed      	uxtb	r5, r5
    if(((HAL_GetTick() - tickstart ) > 0xFFFF) || (Status != HAL_OK))
 80041e6:	d30a      	bcc.n	80041fe <SPI_WIFI_Init+0x106>
      WIFI_DISABLE_NSS(); 
 80041e8:	2201      	movs	r2, #1
 80041ea:	4808      	ldr	r0, [pc, #32]	; (800420c <SPI_WIFI_Init+0x114>)
 80041ec:	4611      	mov	r1, r2
 80041ee:	f7fd f873 	bl	80012d8 <HAL_GPIO_WritePin>
 80041f2:	200a      	movs	r0, #10
 80041f4:	f7fc fdcc 	bl	8000d90 <HAL_Delay>
    return -1;
 80041f8:	f04f 30ff 	mov.w	r0, #4294967295
 80041fc:	e7e2      	b.n	80041c4 <SPI_WIFI_Init+0xcc>
    if(((HAL_GetTick() - tickstart ) > 0xFFFF) || (Status != HAL_OK))
 80041fe:	2f00      	cmp	r7, #0
 8004200:	d0b8      	beq.n	8004174 <SPI_WIFI_Init+0x7c>
 8004202:	e7f1      	b.n	80041e8 <SPI_WIFI_Init+0xf0>
 8004204:	2000081c 	.word	0x2000081c
 8004208:	40003c00 	.word	0x40003c00
 800420c:	48001000 	.word	0x48001000

08004210 <SPI_WIFI_DeInit>:
  * @brief  DeInitialize the SPI
  * @param  None
  * @retval None
  */
int8_t SPI_WIFI_DeInit(void)
{
 8004210:	b508      	push	{r3, lr}
  HAL_SPI_DeInit( &hspi );
 8004212:	4802      	ldr	r0, [pc, #8]	; (800421c <SPI_WIFI_DeInit+0xc>)
 8004214:	f7fe fd08 	bl	8002c28 <HAL_SPI_DeInit>
  return 0;
}
 8004218:	2000      	movs	r0, #0
 800421a:	bd08      	pop	{r3, pc}
 800421c:	2000081c 	.word	0x2000081c

08004220 <SPI_WIFI_ReceiveData>:
  * @param  len : Data length
  * @param  timeout : send timeout in mS
  * @retval Length of received data (payload)
  */
int16_t SPI_WIFI_ReceiveData(uint8_t *pData, uint16_t len, uint32_t timeout)
{
 8004220:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004224:	468a      	mov	sl, r1
 8004226:	4616      	mov	r6, r2
 8004228:	4680      	mov	r8, r0
  uint32_t tickstart = HAL_GetTick();
 800422a:	f7fc fdab 	bl	8000d84 <HAL_GetTick>
 800422e:	4681      	mov	r9, r0
  int16_t length = 0;
  uint8_t tmp[2];
  
  HAL_SPIEx_FlushRxFifo(&hspi);
 8004230:	4837      	ldr	r0, [pc, #220]	; (8004310 <SPI_WIFI_ReceiveData+0xf0>)
  
  WIFI_DISABLE_NSS(); 
  
  while (!WIFI_IS_CMDDATA_READY())
 8004232:	4c38      	ldr	r4, [pc, #224]	; (8004314 <SPI_WIFI_ReceiveData+0xf4>)
  HAL_SPIEx_FlushRxFifo(&hspi);
 8004234:	f7fe ff97 	bl	8003166 <HAL_SPIEx_FlushRxFifo>
  WIFI_DISABLE_NSS(); 
 8004238:	2201      	movs	r2, #1
 800423a:	4611      	mov	r1, r2
 800423c:	4835      	ldr	r0, [pc, #212]	; (8004314 <SPI_WIFI_ReceiveData+0xf4>)
 800423e:	f7fd f84b 	bl	80012d8 <HAL_GPIO_WritePin>
 8004242:	200a      	movs	r0, #10
 8004244:	f7fc fda4 	bl	8000d90 <HAL_Delay>
  while (!WIFI_IS_CMDDATA_READY())
 8004248:	2102      	movs	r1, #2
 800424a:	4620      	mov	r0, r4
 800424c:	f7fd f83e 	bl	80012cc <HAL_GPIO_ReadPin>
 8004250:	2801      	cmp	r0, #1
 8004252:	4601      	mov	r1, r0
 8004254:	d141      	bne.n	80042da <SPI_WIFI_ReceiveData+0xba>
    {
      return -1;
    }
  }
  
  WIFI_ENABLE_NSS(); 
 8004256:	2200      	movs	r2, #0
 8004258:	482e      	ldr	r0, [pc, #184]	; (8004314 <SPI_WIFI_ReceiveData+0xf4>)
  
  while (WIFI_IS_CMDDATA_READY())
 800425a:	4f2e      	ldr	r7, [pc, #184]	; (8004314 <SPI_WIFI_ReceiveData+0xf4>)
  WIFI_ENABLE_NSS(); 
 800425c:	f7fd f83c 	bl	80012d8 <HAL_GPIO_WritePin>
 8004260:	200a      	movs	r0, #10
 8004262:	f7fc fd95 	bl	8000d90 <HAL_Delay>
  while (WIFI_IS_CMDDATA_READY())
 8004266:	4644      	mov	r4, r8
 8004268:	2102      	movs	r1, #2
 800426a:	4638      	mov	r0, r7
 800426c:	f7fd f82e 	bl	80012cc <HAL_GPIO_ReadPin>
 8004270:	eba4 0508 	sub.w	r5, r4, r8
 8004274:	b2ad      	uxth	r5, r5
 8004276:	2801      	cmp	r0, #1
 8004278:	fa0f fb85 	sxth.w	fp, r5
 800427c:	d121      	bne.n	80042c2 <SPI_WIFI_ReceiveData+0xa2>
  {
    if((length < len) || (!len))
 800427e:	45d3      	cmp	fp, sl
 8004280:	db02      	blt.n	8004288 <SPI_WIFI_ReceiveData+0x68>
 8004282:	f1ba 0f00 	cmp.w	sl, #0
 8004286:	d11c      	bne.n	80042c2 <SPI_WIFI_ReceiveData+0xa2>
    {
      HAL_SPI_Receive(&hspi, tmp, 1, timeout) ;	   
 8004288:	4633      	mov	r3, r6
 800428a:	2201      	movs	r2, #1
 800428c:	a901      	add	r1, sp, #4
 800428e:	4820      	ldr	r0, [pc, #128]	; (8004310 <SPI_WIFI_ReceiveData+0xf0>)
 8004290:	f7fe fec0 	bl	8003014 <HAL_SPI_Receive>
      /* let some time to hardware to change CMDDATA signal */
      if(tmp[1] == 0x15)
 8004294:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8004298:	2b15      	cmp	r3, #21
 800429a:	d102      	bne.n	80042a2 <SPI_WIFI_ReceiveData+0x82>
  * @param  Delay in ms
  * @retval None
  */
void SPI_WIFI_Delay(uint32_t Delay)
{
  HAL_Delay(Delay);
 800429c:	2001      	movs	r0, #1
 800429e:	f7fc fd77 	bl	8000d90 <HAL_Delay>
      if(!WIFI_IS_CMDDATA_READY())
 80042a2:	2102      	movs	r1, #2
 80042a4:	4638      	mov	r0, r7
 80042a6:	f7fd f811 	bl	80012cc <HAL_GPIO_ReadPin>
 80042aa:	f89d 2004 	ldrb.w	r2, [sp, #4]
 80042ae:	f89d 3005 	ldrb.w	r3, [sp, #5]
          pData[0] = tmp[0];
 80042b2:	7022      	strb	r2, [r4, #0]
      if(!WIFI_IS_CMDDATA_READY())
 80042b4:	2801      	cmp	r0, #1
 80042b6:	d019      	beq.n	80042ec <SPI_WIFI_ReceiveData+0xcc>
        if(tmp[1] == 0x15)
 80042b8:	2b15      	cmp	r3, #21
 80042ba:	d117      	bne.n	80042ec <SPI_WIFI_ReceiveData+0xcc>
          length++;
 80042bc:	3501      	adds	r5, #1
 80042be:	fa0f fb85 	sxth.w	fp, r5
  WIFI_DISABLE_NSS(); 
 80042c2:	2201      	movs	r2, #1
 80042c4:	4813      	ldr	r0, [pc, #76]	; (8004314 <SPI_WIFI_ReceiveData+0xf4>)
 80042c6:	4611      	mov	r1, r2
 80042c8:	f7fd f806 	bl	80012d8 <HAL_GPIO_WritePin>
 80042cc:	200a      	movs	r0, #10
 80042ce:	f7fc fd5f 	bl	8000d90 <HAL_Delay>
}
 80042d2:	4658      	mov	r0, fp
 80042d4:	b003      	add	sp, #12
 80042d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if((HAL_GetTick() - tickstart ) > timeout)
 80042da:	f7fc fd53 	bl	8000d84 <HAL_GetTick>
 80042de:	eba0 0009 	sub.w	r0, r0, r9
 80042e2:	42b0      	cmp	r0, r6
 80042e4:	d9b0      	bls.n	8004248 <SPI_WIFI_ReceiveData+0x28>
      return -1;
 80042e6:	f04f 3bff 	mov.w	fp, #4294967295
 80042ea:	e7f2      	b.n	80042d2 <SPI_WIFI_ReceiveData+0xb2>
      pData[1] = tmp[1];
 80042ec:	7063      	strb	r3, [r4, #1]
      if((HAL_GetTick() - tickstart ) > timeout)
 80042ee:	f7fc fd49 	bl	8000d84 <HAL_GetTick>
 80042f2:	eba0 0009 	sub.w	r0, r0, r9
 80042f6:	4286      	cmp	r6, r0
      pData  += 2;
 80042f8:	f104 0402 	add.w	r4, r4, #2
      if((HAL_GetTick() - tickstart ) > timeout)
 80042fc:	d2b4      	bcs.n	8004268 <SPI_WIFI_ReceiveData+0x48>
        WIFI_DISABLE_NSS(); 
 80042fe:	2201      	movs	r2, #1
 8004300:	4611      	mov	r1, r2
 8004302:	4804      	ldr	r0, [pc, #16]	; (8004314 <SPI_WIFI_ReceiveData+0xf4>)
 8004304:	f7fc ffe8 	bl	80012d8 <HAL_GPIO_WritePin>
 8004308:	200a      	movs	r0, #10
 800430a:	f7fc fd41 	bl	8000d90 <HAL_Delay>
 800430e:	e7ea      	b.n	80042e6 <SPI_WIFI_ReceiveData+0xc6>
 8004310:	2000081c 	.word	0x2000081c
 8004314:	48001000 	.word	0x48001000

08004318 <SPI_WIFI_SendData>:
{
 8004318:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800431c:	4605      	mov	r5, r0
 800431e:	460c      	mov	r4, r1
 8004320:	4616      	mov	r6, r2
  uint32_t tickstart = HAL_GetTick();
 8004322:	f7fc fd2f 	bl	8000d84 <HAL_GetTick>
  while (!WIFI_IS_CMDDATA_READY())
 8004326:	4f1f      	ldr	r7, [pc, #124]	; (80043a4 <SPI_WIFI_SendData+0x8c>)
  uint32_t tickstart = HAL_GetTick();
 8004328:	4680      	mov	r8, r0
  while (!WIFI_IS_CMDDATA_READY())
 800432a:	2102      	movs	r1, #2
 800432c:	4638      	mov	r0, r7
 800432e:	f7fc ffcd 	bl	80012cc <HAL_GPIO_ReadPin>
 8004332:	2801      	cmp	r0, #1
 8004334:	4601      	mov	r1, r0
 8004336:	d122      	bne.n	800437e <SPI_WIFI_SendData+0x66>
  WIFI_ENABLE_NSS(); 
 8004338:	2200      	movs	r2, #0
 800433a:	481a      	ldr	r0, [pc, #104]	; (80043a4 <SPI_WIFI_SendData+0x8c>)
 800433c:	f7fc ffcc 	bl	80012d8 <HAL_GPIO_WritePin>
 8004340:	200a      	movs	r0, #10
 8004342:	f7fc fd25 	bl	8000d90 <HAL_Delay>
  if (len > 1)
 8004346:	2c01      	cmp	r4, #1
 8004348:	d906      	bls.n	8004358 <SPI_WIFI_SendData+0x40>
   if( HAL_SPI_Transmit(&hspi, (uint8_t *)pdata , len/2, timeout) != HAL_OK)
 800434a:	4633      	mov	r3, r6
 800434c:	0862      	lsrs	r2, r4, #1
 800434e:	4629      	mov	r1, r5
 8004350:	4815      	ldr	r0, [pc, #84]	; (80043a8 <SPI_WIFI_SendData+0x90>)
 8004352:	f7fe fc7f 	bl	8002c54 <HAL_SPI_Transmit>
 8004356:	b9c0      	cbnz	r0, 800438a <SPI_WIFI_SendData+0x72>
  if ( len & 1)
 8004358:	07e3      	lsls	r3, r4, #31
 800435a:	d50e      	bpl.n	800437a <SPI_WIFI_SendData+0x62>
    Padding[0] = pdata[len-1];
 800435c:	4425      	add	r5, r4
    if( HAL_SPI_Transmit(&hspi, Padding, 1, timeout) != HAL_OK)
 800435e:	2201      	movs	r2, #1
    Padding[0] = pdata[len-1];
 8004360:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8004364:	f88d 3004 	strb.w	r3, [sp, #4]
    Padding[1] = '\n';
 8004368:	230a      	movs	r3, #10
 800436a:	f88d 3005 	strb.w	r3, [sp, #5]
    if( HAL_SPI_Transmit(&hspi, Padding, 1, timeout) != HAL_OK)
 800436e:	a901      	add	r1, sp, #4
 8004370:	4633      	mov	r3, r6
 8004372:	480d      	ldr	r0, [pc, #52]	; (80043a8 <SPI_WIFI_SendData+0x90>)
 8004374:	f7fe fc6e 	bl	8002c54 <HAL_SPI_Transmit>
 8004378:	b938      	cbnz	r0, 800438a <SPI_WIFI_SendData+0x72>
  return len;
 800437a:	b220      	sxth	r0, r4
 800437c:	e00f      	b.n	800439e <SPI_WIFI_SendData+0x86>
    if((HAL_GetTick() - tickstart ) > timeout)
 800437e:	f7fc fd01 	bl	8000d84 <HAL_GetTick>
 8004382:	eba0 0008 	sub.w	r0, r0, r8
 8004386:	42b0      	cmp	r0, r6
 8004388:	d9cf      	bls.n	800432a <SPI_WIFI_SendData+0x12>
      WIFI_DISABLE_NSS();       
 800438a:	2201      	movs	r2, #1
 800438c:	4611      	mov	r1, r2
 800438e:	4805      	ldr	r0, [pc, #20]	; (80043a4 <SPI_WIFI_SendData+0x8c>)
 8004390:	f7fc ffa2 	bl	80012d8 <HAL_GPIO_WritePin>
 8004394:	200a      	movs	r0, #10
 8004396:	f7fc fcfb 	bl	8000d90 <HAL_Delay>
      return -1;
 800439a:	f04f 30ff 	mov.w	r0, #4294967295
}
 800439e:	b002      	add	sp, #8
 80043a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80043a4:	48001000 	.word	0x48001000
 80043a8:	2000081c 	.word	0x2000081c

080043ac <SPI_WIFI_Delay>:
  HAL_Delay(Delay);
 80043ac:	f7fc bcf0 	b.w	8000d90 <HAL_Delay>

080043b0 <MX_GPIO_Init>:
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80043b0:	4b99      	ldr	r3, [pc, #612]	; (8004618 <MX_GPIO_Init+0x268>)
{
 80043b2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80043b6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin, GPIO_PIN_RESET);
 80043b8:	4e98      	ldr	r6, [pc, #608]	; (800461c <MX_GPIO_Init+0x26c>)

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin 
 80043ba:	f8df 8268 	ldr.w	r8, [pc, #616]	; 8004624 <MX_GPIO_Init+0x274>
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin|SPSGRF_915_SPI3_CSN_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, USB_OTG_FS_PWR_EN_Pin|SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin, GPIO_PIN_RESET);
 80043be:	f8df 9268 	ldr.w	r9, [pc, #616]	; 8004628 <MX_GPIO_Init+0x278>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin, GPIO_PIN_RESET);
 80043c2:	f8df a268 	ldr.w	sl, [pc, #616]	; 800462c <MX_GPIO_Init+0x27c>
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_EXTI3_Pin|SPSGRF_915_GPIO3_EXTI5_Pin|SPBTLE_RF_IRQ_EXTI6_Pin|ISM43362_DRDY_EXTI1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80043c6:	f8df b268 	ldr.w	fp, [pc, #616]	; 8004630 <MX_GPIO_Init+0x280>
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80043ca:	f042 0210 	orr.w	r2, r2, #16
 80043ce:	64da      	str	r2, [r3, #76]	; 0x4c
 80043d0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
{
 80043d2:	b08d      	sub	sp, #52	; 0x34
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80043d4:	f002 0210 	and.w	r2, r2, #16
 80043d8:	9202      	str	r2, [sp, #8]
 80043da:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80043dc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80043de:	f042 0204 	orr.w	r2, r2, #4
 80043e2:	64da      	str	r2, [r3, #76]	; 0x4c
 80043e4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80043e6:	f002 0204 	and.w	r2, r2, #4
 80043ea:	9203      	str	r2, [sp, #12]
 80043ec:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80043ee:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80043f0:	f042 0201 	orr.w	r2, r2, #1
 80043f4:	64da      	str	r2, [r3, #76]	; 0x4c
 80043f6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80043f8:	f002 0201 	and.w	r2, r2, #1
 80043fc:	9204      	str	r2, [sp, #16]
 80043fe:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004400:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004402:	f042 0202 	orr.w	r2, r2, #2
 8004406:	64da      	str	r2, [r3, #76]	; 0x4c
 8004408:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800440a:	f002 0202 	and.w	r2, r2, #2
 800440e:	9205      	str	r2, [sp, #20]
 8004410:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8004412:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004414:	f042 0208 	orr.w	r2, r2, #8
 8004418:	64da      	str	r2, [r3, #76]	; 0x4c
 800441a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800441c:	f003 0308 	and.w	r3, r3, #8
 8004420:	9306      	str	r3, [sp, #24]
  HAL_GPIO_WritePin(GPIOE, M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin, GPIO_PIN_RESET);
 8004422:	4630      	mov	r0, r6
 8004424:	2200      	movs	r2, #0
 8004426:	f240 1115 	movw	r1, #277	; 0x115
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800442a:	9b06      	ldr	r3, [sp, #24]
  HAL_GPIO_WritePin(GPIOE, M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin, GPIO_PIN_RESET);
 800442c:	f7fc ff54 	bl	80012d8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin, GPIO_PIN_RESET);
 8004430:	2200      	movs	r2, #0
 8004432:	f248 1104 	movw	r1, #33028	; 0x8104
 8004436:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800443a:	f7fc ff4d 	bl	80012d8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin 
 800443e:	4640      	mov	r0, r8
 8004440:	2200      	movs	r2, #0
 8004442:	f24f 0134 	movw	r1, #61492	; 0xf034
 8004446:	f7fc ff47 	bl	80012d8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, USB_OTG_FS_PWR_EN_Pin|SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin, GPIO_PIN_RESET);
 800444a:	4648      	mov	r0, r9
 800444c:	2200      	movs	r2, #0
 800444e:	f243 0181 	movw	r1, #12417	; 0x3081
 8004452:	f7fc ff41 	bl	80012d8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin, GPIO_PIN_RESET);
 8004456:	2200      	movs	r2, #0
 8004458:	4650      	mov	r0, sl
 800445a:	f44f 7110 	mov.w	r1, #576	; 0x240
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800445e:	2400      	movs	r4, #0
  HAL_GPIO_WritePin(GPIOC, VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin, GPIO_PIN_RESET);
 8004460:	f7fc ff3a 	bl	80012d8 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004464:	2501      	movs	r5, #1
  GPIO_InitStruct.Pin = M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin;
 8004466:	f240 1315 	movw	r3, #277	; 0x115
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800446a:	a907      	add	r1, sp, #28
 800446c:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin;
 800446e:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004470:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004472:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004474:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004476:	f7fc fdb3 	bl	8000fe0 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_EXTI3_Pin|SPSGRF_915_GPIO3_EXTI5_Pin|SPBTLE_RF_IRQ_EXTI6_Pin|ISM43362_DRDY_EXTI1_Pin;
 800447a:	236a      	movs	r3, #106	; 0x6a
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800447c:	a907      	add	r1, sp, #28
 800447e:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_EXTI3_Pin|SPSGRF_915_GPIO3_EXTI5_Pin|SPBTLE_RF_IRQ_EXTI6_Pin|ISM43362_DRDY_EXTI1_Pin;
 8004480:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004482:	f8cd b020 	str.w	fp, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004486:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004488:	f7fc fdaa 	bl	8000fe0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BUTTON_EXTI13_Pin;
 800448c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004490:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(BUTTON_EXTI13_GPIO_Port, &GPIO_InitStruct);
 8004492:	a907      	add	r1, sp, #28
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8004494:	4b62      	ldr	r3, [pc, #392]	; (8004620 <MX_GPIO_Init+0x270>)
 8004496:	9308      	str	r3, [sp, #32]
  HAL_GPIO_Init(BUTTON_EXTI13_GPIO_Port, &GPIO_InitStruct);
 8004498:	4650      	mov	r0, sl
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800449a:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(BUTTON_EXTI13_GPIO_Port, &GPIO_InitStruct);
 800449c:	f7fc fda0 	bl	8000fe0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin 
                           PCPin PCPin */
  GPIO_InitStruct.Pin = ARD_A5_Pin|ARD_A4_Pin|ARD_A3_Pin|ARD_A2_Pin 
 80044a0:	233f      	movs	r3, #63	; 0x3f
 80044a2:	9307      	str	r3, [sp, #28]
                          |ARD_A1_Pin|ARD_A0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80044a4:	a907      	add	r1, sp, #28
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80044a6:	230b      	movs	r3, #11
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80044a8:	4650      	mov	r0, sl

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = ARD_D1_Pin|ARD_D0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80044aa:	2602      	movs	r6, #2
  GPIO_InitStruct.Pin = ARD_D1_Pin|ARD_D0_Pin;
 80044ac:	2703      	movs	r7, #3
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80044ae:	9308      	str	r3, [sp, #32]
 80044b0:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044b2:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80044b4:	f7fc fd94 	bl	8000fe0 <HAL_GPIO_Init>
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80044b8:	2208      	movs	r2, #8
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80044ba:	a907      	add	r1, sp, #28
 80044bc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80044c0:	920b      	str	r2, [sp, #44]	; 0x2c
 80044c2:	9200      	str	r2, [sp, #0]
  GPIO_InitStruct.Pin = ARD_D1_Pin|ARD_D0_Pin;
 80044c4:	9707      	str	r7, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80044c6:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044c8:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80044ca:	970a      	str	r7, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80044cc:	f7fc fd88 	bl	8000fe0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin;
 80044d0:	f248 1104 	movw	r1, #33028	; 0x8104
 80044d4:	9107      	str	r1, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80044d6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80044da:	a907      	add	r1, sp, #28
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80044dc:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044de:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80044e0:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80044e2:	f7fc fd7d 	bl	8000fe0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ARD_D4_Pin;
 80044e6:	9a00      	ldr	r2, [sp, #0]
 80044e8:	9207      	str	r2, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
  HAL_GPIO_Init(ARD_D4_GPIO_Port, &GPIO_InitStruct);
 80044ea:	a907      	add	r1, sp, #28
 80044ec:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80044f0:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044f2:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80044f4:	940a      	str	r4, [sp, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80044f6:	950b      	str	r5, [sp, #44]	; 0x2c
  HAL_GPIO_Init(ARD_D4_GPIO_Port, &GPIO_InitStruct);
 80044f8:	f7fc fd72 	bl	8000fe0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ARD_D7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80044fc:	9b01      	ldr	r3, [sp, #4]
 80044fe:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Pin = ARD_D7_Pin;
 8004500:	2210      	movs	r2, #16
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(ARD_D7_GPIO_Port, &GPIO_InitStruct);
 8004502:	a907      	add	r1, sp, #28
 8004504:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Pin = ARD_D7_Pin;
 8004508:	9207      	str	r2, [sp, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800450a:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(ARD_D7_GPIO_Port, &GPIO_InitStruct);
 800450c:	f7fc fd68 	bl	8000fe0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = ARD_D13_Pin|ARD_D12_Pin|ARD_D11_Pin;
 8004510:	22e0      	movs	r2, #224	; 0xe0
 8004512:	9207      	str	r2, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004514:	a907      	add	r1, sp, #28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004516:	2205      	movs	r2, #5
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004518:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800451c:	920b      	str	r2, [sp, #44]	; 0x2c
 800451e:	9200      	str	r2, [sp, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004520:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004522:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004524:	970a      	str	r7, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004526:	f7fc fd5b 	bl	8000fe0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ARD_D3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(ARD_D3_GPIO_Port, &GPIO_InitStruct);
 800452a:	a907      	add	r1, sp, #28
 800452c:	4640      	mov	r0, r8
  GPIO_InitStruct.Pin = ARD_D3_Pin;
 800452e:	9507      	str	r5, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004530:	f8cd b020 	str.w	fp, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004534:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(ARD_D3_GPIO_Port, &GPIO_InitStruct);
 8004536:	f7fc fd53 	bl	8000fe0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ARD_D6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800453a:	9b01      	ldr	r3, [sp, #4]
 800453c:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 800453e:	a907      	add	r1, sp, #28
 8004540:	4640      	mov	r0, r8
  GPIO_InitStruct.Pin = ARD_D6_Pin;
 8004542:	9607      	str	r6, [sp, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004544:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 8004546:	f7fc fd4b 	bl	8000fe0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin 
                           PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin 
 800454a:	f24f 0334 	movw	r3, #61492	; 0xf034
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin|SPSGRF_915_SPI3_CSN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800454e:	a907      	add	r1, sp, #28
 8004550:	4640      	mov	r0, r8
  GPIO_InitStruct.Pin = ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin 
 8004552:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004554:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004556:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004558:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800455a:	f7fc fd41 	bl	8000fe0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin 
                           PDPin */
  GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI0_Pin|LSM6DSL_INT1_EXTI11_Pin|ARD_D2_Pin|HTS221_DRDY_EXTI15_Pin 
 800455e:	f64c 4304 	movw	r3, #52228	; 0xcc04
                          |PMOD_IRQ_EXTI12_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004562:	a907      	add	r1, sp, #28
 8004564:	4648      	mov	r0, r9
  GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI0_Pin|LSM6DSL_INT1_EXTI11_Pin|ARD_D2_Pin|HTS221_DRDY_EXTI15_Pin 
 8004566:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004568:	f8cd b020 	str.w	fp, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800456c:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800456e:	f7fc fd37 	bl	8000fe0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin|SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin;
 8004572:	f243 0381 	movw	r3, #12417	; 0x3081
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004576:	a907      	add	r1, sp, #28
 8004578:	4648      	mov	r0, r9
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin|SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin;
 800457a:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800457c:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800457e:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004580:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004582:	f7fc fd2d 	bl	8000fe0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin;
 8004586:	f44f 7310 	mov.w	r3, #576	; 0x240
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800458a:	a907      	add	r1, sp, #28
 800458c:	4650      	mov	r0, sl
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin;
 800458e:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004590:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004592:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004594:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004596:	f7fc fd23 	bl	8000fe0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = VL53L0X_GPIO1_EXTI7_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 800459a:	f44f 73c0 	mov.w	r3, #384	; 0x180
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800459e:	a907      	add	r1, sp, #28
 80045a0:	4650      	mov	r0, sl
  GPIO_InitStruct.Pin = VL53L0X_GPIO1_EXTI7_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 80045a2:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80045a4:	f8cd b020 	str.w	fp, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045a8:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80045aa:	f7fc fd19 	bl	8000fe0 <HAL_GPIO_Init>
  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PMOD_SPI2_SCK_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80045ae:	9a00      	ldr	r2, [sp, #0]
 80045b0:	920b      	str	r2, [sp, #44]	; 0x2c
  HAL_GPIO_Init(PMOD_SPI2_SCK_GPIO_Port, &GPIO_InitStruct);
 80045b2:	a907      	add	r1, sp, #28
 80045b4:	4648      	mov	r0, r9
  GPIO_InitStruct.Pin = PMOD_SPI2_SCK_Pin;
 80045b6:	9607      	str	r6, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80045b8:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045ba:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80045bc:	970a      	str	r7, [sp, #40]	; 0x28
  HAL_GPIO_Init(PMOD_SPI2_SCK_GPIO_Port, &GPIO_InitStruct);
 80045be:	f7fc fd0f 	bl	8000fe0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = PMOD_UART2_CTS_Pin|PMOD_UART2_RTS_Pin|PMOD_UART2_TX_Pin|PMOD_UART2_RX_Pin;
 80045c2:	2378      	movs	r3, #120	; 0x78
 80045c4:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80045c6:	a907      	add	r1, sp, #28
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80045c8:	2307      	movs	r3, #7
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80045ca:	4648      	mov	r0, r9
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80045cc:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80045ce:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045d0:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80045d2:	970a      	str	r7, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80045d4:	f7fc fd04 	bl	8000fe0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = ARD_D15_Pin|ARD_D14_Pin;
 80045d8:	f44f 7340 	mov.w	r3, #768	; 0x300
 80045dc:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80045de:	2312      	movs	r3, #18
 80045e0:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80045e2:	a907      	add	r1, sp, #28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80045e4:	2304      	movs	r3, #4
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80045e6:	4640      	mov	r0, r8
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80045e8:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80045ea:	9509      	str	r5, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80045ec:	970a      	str	r7, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80045ee:	f7fc fcf7 	bl	8000fe0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80045f2:	4622      	mov	r2, r4
 80045f4:	4621      	mov	r1, r4
 80045f6:	2017      	movs	r0, #23
 80045f8:	f7fc fbea 	bl	8000dd0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80045fc:	2017      	movs	r0, #23
 80045fe:	f7fc fc1b 	bl	8000e38 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8004602:	4622      	mov	r2, r4
 8004604:	4621      	mov	r1, r4
 8004606:	2028      	movs	r0, #40	; 0x28
 8004608:	f7fc fbe2 	bl	8000dd0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800460c:	2028      	movs	r0, #40	; 0x28
 800460e:	f7fc fc13 	bl	8000e38 <HAL_NVIC_EnableIRQ>

}
 8004612:	b00d      	add	sp, #52	; 0x34
 8004614:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004618:	40021000 	.word	0x40021000
 800461c:	48001000 	.word	0x48001000
 8004620:	10210000 	.word	0x10210000
 8004624:	48000400 	.word	0x48000400
 8004628:	48000c00 	.word	0x48000c00
 800462c:	48000800 	.word	0x48000800
 8004630:	10110000 	.word	0x10110000

08004634 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8004634:	b508      	push	{r3, lr}

  hi2c2.Instance = I2C2;
 8004636:	4815      	ldr	r0, [pc, #84]	; (800468c <MX_I2C2_Init+0x58>)
  hi2c2.Init.Timing = 0x10909CEC;
 8004638:	4b15      	ldr	r3, [pc, #84]	; (8004690 <MX_I2C2_Init+0x5c>)
 800463a:	4916      	ldr	r1, [pc, #88]	; (8004694 <MX_I2C2_Init+0x60>)
  hi2c2.Init.OwnAddress1 = 0;
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800463c:	2201      	movs	r2, #1
  hi2c2.Init.Timing = 0x10909CEC;
 800463e:	e880 000a 	stmia.w	r0, {r1, r3}
  hi2c2.Init.OwnAddress1 = 0;
 8004642:	2300      	movs	r3, #0
 8004644:	6083      	str	r3, [r0, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004646:	60c2      	str	r2, [r0, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004648:	6103      	str	r3, [r0, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800464a:	6143      	str	r3, [r0, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800464c:	6183      	str	r3, [r0, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800464e:	61c3      	str	r3, [r0, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004650:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8004652:	f7fc ff9a 	bl	800158a <HAL_I2C_Init>
 8004656:	b118      	cbz	r0, 8004660 <MX_I2C2_Init+0x2c>
  {
    _Error_Handler(__FILE__, __LINE__);
 8004658:	2142      	movs	r1, #66	; 0x42
 800465a:	480f      	ldr	r0, [pc, #60]	; (8004698 <MX_I2C2_Init+0x64>)
 800465c:	f7ff f9ac 	bl	80039b8 <_Error_Handler>
  }

    /**Configure Analogue filter 
    */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8004660:	2100      	movs	r1, #0
 8004662:	480a      	ldr	r0, [pc, #40]	; (800468c <MX_I2C2_Init+0x58>)
 8004664:	f7fd f972 	bl	800194c <HAL_I2CEx_ConfigAnalogFilter>
 8004668:	b118      	cbz	r0, 8004672 <MX_I2C2_Init+0x3e>
  {
    _Error_Handler(__FILE__, __LINE__);
 800466a:	2149      	movs	r1, #73	; 0x49
 800466c:	480a      	ldr	r0, [pc, #40]	; (8004698 <MX_I2C2_Init+0x64>)
 800466e:	f7ff f9a3 	bl	80039b8 <_Error_Handler>
  }

    /**Configure Digital filter 
    */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8004672:	2100      	movs	r1, #0
 8004674:	4805      	ldr	r0, [pc, #20]	; (800468c <MX_I2C2_Init+0x58>)
 8004676:	f7fd f98f 	bl	8001998 <HAL_I2CEx_ConfigDigitalFilter>
 800467a:	b128      	cbz	r0, 8004688 <MX_I2C2_Init+0x54>
  {
    _Error_Handler(__FILE__, __LINE__);
 800467c:	2150      	movs	r1, #80	; 0x50
 800467e:	4806      	ldr	r0, [pc, #24]	; (8004698 <MX_I2C2_Init+0x64>)
  }

}
 8004680:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    _Error_Handler(__FILE__, __LINE__);
 8004684:	f7ff b998 	b.w	80039b8 <_Error_Handler>
 8004688:	bd08      	pop	{r3, pc}
 800468a:	bf00      	nop
 800468c:	20000880 	.word	0x20000880
 8004690:	10909cec 	.word	0x10909cec
 8004694:	40005800 	.word	0x40005800
 8004698:	080059fe 	.word	0x080059fe

0800469c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800469c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(i2cHandle->Instance==I2C2)
 800469e:	6802      	ldr	r2, [r0, #0]
 80046a0:	4b0f      	ldr	r3, [pc, #60]	; (80046e0 <HAL_I2C_MspInit+0x44>)
 80046a2:	429a      	cmp	r2, r3
 80046a4:	d119      	bne.n	80046da <HAL_I2C_MspInit+0x3e>
  
    /**I2C2 GPIO Configuration    
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA 
    */
    GPIO_InitStruct.Pin = INTERNAL_I2C2_SCL_Pin|INTERNAL_I2C2_SDA_Pin;
 80046a6:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80046aa:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80046ac:	2312      	movs	r3, #18
 80046ae:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80046b0:	2301      	movs	r3, #1
 80046b2:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80046b4:	2303      	movs	r3, #3
 80046b6:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80046b8:	2304      	movs	r3, #4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80046ba:	eb0d 0103 	add.w	r1, sp, r3
 80046be:	4809      	ldr	r0, [pc, #36]	; (80046e4 <HAL_I2C_MspInit+0x48>)
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80046c0:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80046c2:	f7fc fc8d 	bl	8000fe0 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80046c6:	4b08      	ldr	r3, [pc, #32]	; (80046e8 <HAL_I2C_MspInit+0x4c>)
 80046c8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80046ca:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 80046ce:	659a      	str	r2, [r3, #88]	; 0x58
 80046d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80046d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80046d6:	9300      	str	r3, [sp, #0]
 80046d8:	9b00      	ldr	r3, [sp, #0]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 80046da:	b007      	add	sp, #28
 80046dc:	f85d fb04 	ldr.w	pc, [sp], #4
 80046e0:	40005800 	.word	0x40005800
 80046e4:	48000400 	.word	0x48000400
 80046e8:	40021000 	.word	0x40021000

080046ec <HAL_I2C_MspDeInit>:

void HAL_I2C_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{

  if(i2cHandle->Instance==I2C2)
 80046ec:	6802      	ldr	r2, [r0, #0]
 80046ee:	4b07      	ldr	r3, [pc, #28]	; (800470c <HAL_I2C_MspDeInit+0x20>)
 80046f0:	429a      	cmp	r2, r3
 80046f2:	d109      	bne.n	8004708 <HAL_I2C_MspDeInit+0x1c>
  {
  /* USER CODE BEGIN I2C2_MspDeInit 0 */

  /* USER CODE END I2C2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C2_CLK_DISABLE();
 80046f4:	4a06      	ldr	r2, [pc, #24]	; (8004710 <HAL_I2C_MspDeInit+0x24>)
  
    /**I2C2 GPIO Configuration    
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA 
    */
    HAL_GPIO_DeInit(GPIOB, INTERNAL_I2C2_SCL_Pin|INTERNAL_I2C2_SDA_Pin);
 80046f6:	4807      	ldr	r0, [pc, #28]	; (8004714 <HAL_I2C_MspDeInit+0x28>)
    __HAL_RCC_I2C2_CLK_DISABLE();
 80046f8:	6d93      	ldr	r3, [r2, #88]	; 0x58
 80046fa:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 80046fe:	6593      	str	r3, [r2, #88]	; 0x58
    HAL_GPIO_DeInit(GPIOB, INTERNAL_I2C2_SCL_Pin|INTERNAL_I2C2_SDA_Pin);
 8004700:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8004704:	f7fc bd48 	b.w	8001198 <HAL_GPIO_DeInit>
 8004708:	4770      	bx	lr
 800470a:	bf00      	nop
 800470c:	40005800 	.word	0x40005800
 8004710:	40021000 	.word	0x40021000
 8004714:	48000400 	.word	0x48000400

08004718 <main>:
  * @breif: start wifi and upload accelerometer data if bump detected
  *
  * @retval None
  */
int main(void)
{
 8004718:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
 800471c:	b089      	sub	sp, #36	; 0x24
  /* MCU Configuration----------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800471e:	f7fc fb1d 	bl	8000d5c <HAL_Init>

  /* Configure the system clock */
  SystemClock_Config();
 8004722:	f7ff f8e7 	bl	80038f4 <SystemClock_Config>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004726:	f7ff fe43 	bl	80043b0 <MX_GPIO_Init>
  MX_DFSDM1_Init();
 800472a:	f7ff f971 	bl	8003a10 <MX_DFSDM1_Init>
  MX_I2C2_Init();
 800472e:	f7ff ff81 	bl	8004634 <MX_I2C2_Init>
  MX_QUADSPI_Init();
 8004732:	f000 f8af 	bl	8004894 <MX_QUADSPI_Init>
  //MX_SPI3_Init();
  MX_USART1_UART_Init();
 8004736:	f000 fa09 	bl	8004b4c <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 800473a:	f000 fa29 	bl	8004b90 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 800473e:	f000 fa8f 	bl	8004c60 <MX_USB_OTG_FS_PCD_Init>
  BSP_ACCELERO_Init();
 8004742:	f7fc f98f 	bl	8000a64 <BSP_ACCELERO_Init>
  BSP_PSENSOR_Init();
 8004746:	f000 f927 	bl	8004998 <BSP_PSENSOR_Init>
  BSP_TSENSOR_Init();
 800474a:	f000 f941 	bl	80049d0 <BSP_TSENSOR_Init>
  SPI_WIFI_Init();
 800474e:	f7ff fcd3 	bl	80040f8 <SPI_WIFI_Init>
  WIFI_Init();
 8004752:	f000 fae9 	bl	8004d28 <WIFI_Init>

  //Connect to Access Point
  stat = WIFI_Connect("LukeandMichelle","10122010",  WIFI_ECN_WPA2_PSK);
 8004756:	2203      	movs	r2, #3
 8004758:	493f      	ldr	r1, [pc, #252]	; (8004858 <main+0x140>)
 800475a:	4840      	ldr	r0, [pc, #256]	; (800485c <main+0x144>)
 800475c:	f000 fb08 	bl	8004d70 <WIFI_Connect>
  if (stat != WIFI_STATUS_OK){
 8004760:	b120      	cbz	r0, 800476c <main+0x54>
	  stat = WIFI_Connect("iotclass","myiotclass",  WIFI_ECN_WPA2_PSK);
 8004762:	2203      	movs	r2, #3
 8004764:	493e      	ldr	r1, [pc, #248]	; (8004860 <main+0x148>)
 8004766:	483f      	ldr	r0, [pc, #252]	; (8004864 <main+0x14c>)
 8004768:	f000 fb02 	bl	8004d70 <WIFI_Connect>
  }

  //Connect to ThingSpeak
  WIFI_OpenClientConnection(0, WIFI_TCP_PROTOCOL, server, IP_Addr, 80, 0);
 800476c:	4d3e      	ldr	r5, [pc, #248]	; (8004868 <main+0x150>)
  //WIFI_SendData((uint8_t)0, WIFI_connection, sizeof(WIFI_connection), &XferSize, Timeout);

  while (1){
	  BSP_ACCELERO_AccGetXYZ(pDataXYZ);
	  BSP_ACCELERO_AccGetXYZ(qDataXYZ);
	  DeltaX = abs_val(qDataXYZ[0] - pDataXYZ[0]);
 800476e:	4f3f      	ldr	r7, [pc, #252]	; (800486c <main+0x154>)
  WIFI_OpenClientConnection(0, WIFI_TCP_PROTOCOL, server, IP_Addr, 80, 0);
 8004770:	682a      	ldr	r2, [r5, #0]
	  DeltaZ = abs_val(qDataXYZ[2] - pDataXYZ[2]);

	  if ((DeltaX > 20) | (DeltaY > 20) | (DeltaZ > 20)){
		  press_value = BSP_PSENSOR_ReadPressure();
		  BSP_TSENSOR_ReadTemp(&temp_value);
		  sprintf(WIFI_xmit, "field1=%u&field2=%u&field3=%u&field4=%.2f&field5=%.2f",
 8004772:	f8df 8118 	ldr.w	r8, [pc, #280]	; 800488c <main+0x174>
  WIFI_OpenClientConnection(0, WIFI_TCP_PROTOCOL, server, IP_Addr, 80, 0);
 8004776:	2100      	movs	r1, #0
 8004778:	2350      	movs	r3, #80	; 0x50
 800477a:	9300      	str	r3, [sp, #0]
 800477c:	9101      	str	r1, [sp, #4]
 800477e:	4b3c      	ldr	r3, [pc, #240]	; (8004870 <main+0x158>)
 8004780:	4608      	mov	r0, r1
 8004782:	f000 fb09 	bl	8004d98 <WIFI_OpenClientConnection>
 8004786:	46b9      	mov	r9, r7
	  BSP_ACCELERO_AccGetXYZ(pDataXYZ);
 8004788:	f8df a0ec 	ldr.w	sl, [pc, #236]	; 8004878 <main+0x160>
	  BSP_ACCELERO_AccGetXYZ(qDataXYZ);
 800478c:	4e39      	ldr	r6, [pc, #228]	; (8004874 <main+0x15c>)
	  BSP_ACCELERO_AccGetXYZ(pDataXYZ);
 800478e:	483a      	ldr	r0, [pc, #232]	; (8004878 <main+0x160>)
	  DeltaY = abs_val(qDataXYZ[1] - pDataXYZ[1]);
 8004790:	4c3a      	ldr	r4, [pc, #232]	; (800487c <main+0x164>)
	  BSP_ACCELERO_AccGetXYZ(pDataXYZ);
 8004792:	f7fc f97b 	bl	8000a8c <BSP_ACCELERO_AccGetXYZ>
	  BSP_ACCELERO_AccGetXYZ(qDataXYZ);
 8004796:	4630      	mov	r0, r6
 8004798:	f7fc f978 	bl	8000a8c <BSP_ACCELERO_AccGetXYZ>
	  DeltaX = abs_val(qDataXYZ[0] - pDataXYZ[0]);
 800479c:	f8ba 3000 	ldrh.w	r3, [sl]
 80047a0:	8830      	ldrh	r0, [r6, #0]
 80047a2:	1ac0      	subs	r0, r0, r3
 80047a4:	b200      	sxth	r0, r0
 80047a6:	f7ff f908 	bl	80039ba <abs_val>
	  DeltaY = abs_val(qDataXYZ[1] - pDataXYZ[1]);
 80047aa:	f8ba 3002 	ldrh.w	r3, [sl, #2]
	  DeltaX = abs_val(qDataXYZ[0] - pDataXYZ[0]);
 80047ae:	7038      	strb	r0, [r7, #0]
	  DeltaY = abs_val(qDataXYZ[1] - pDataXYZ[1]);
 80047b0:	8870      	ldrh	r0, [r6, #2]
 80047b2:	1ac0      	subs	r0, r0, r3
 80047b4:	b200      	sxth	r0, r0
 80047b6:	f7ff f900 	bl	80039ba <abs_val>
	  DeltaZ = abs_val(qDataXYZ[2] - pDataXYZ[2]);
 80047ba:	f8ba 3004 	ldrh.w	r3, [sl, #4]
	  DeltaY = abs_val(qDataXYZ[1] - pDataXYZ[1]);
 80047be:	7020      	strb	r0, [r4, #0]
	  DeltaZ = abs_val(qDataXYZ[2] - pDataXYZ[2]);
 80047c0:	88b0      	ldrh	r0, [r6, #4]
 80047c2:	1ac0      	subs	r0, r0, r3
 80047c4:	b200      	sxth	r0, r0
 80047c6:	f7ff f8f8 	bl	80039ba <abs_val>
	  if ((DeltaX > 20) | (DeltaY > 20) | (DeltaZ > 20)){
 80047ca:	7839      	ldrb	r1, [r7, #0]
 80047cc:	7822      	ldrb	r2, [r4, #0]
	  DeltaZ = abs_val(qDataXYZ[2] - pDataXYZ[2]);
 80047ce:	4b2c      	ldr	r3, [pc, #176]	; (8004880 <main+0x168>)
	  if ((DeltaX > 20) | (DeltaY > 20) | (DeltaZ > 20)){
 80047d0:	2a14      	cmp	r2, #20
 80047d2:	bf98      	it	ls
 80047d4:	2914      	cmpls	r1, #20
	  DeltaZ = abs_val(qDataXYZ[2] - pDataXYZ[2]);
 80047d6:	7018      	strb	r0, [r3, #0]
 80047d8:	469b      	mov	fp, r3
	  if ((DeltaX > 20) | (DeltaY > 20) | (DeltaZ > 20)){
 80047da:	d801      	bhi.n	80047e0 <main+0xc8>
 80047dc:	2814      	cmp	r0, #20
 80047de:	d9d5      	bls.n	800478c <main+0x74>
		  press_value = BSP_PSENSOR_ReadPressure();
 80047e0:	f000 f8ee 	bl	80049c0 <BSP_PSENSOR_ReadPressure>
 80047e4:	ee07 0a90 	vmov	s15, r0
		  BSP_TSENSOR_ReadTemp(&temp_value);
 80047e8:	4e26      	ldr	r6, [pc, #152]	; (8004884 <main+0x16c>)
		  press_value = BSP_PSENSOR_ReadPressure();
 80047ea:	f8df a0a4 	ldr.w	sl, [pc, #164]	; 8004890 <main+0x178>
 80047ee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
		  BSP_TSENSOR_ReadTemp(&temp_value);
 80047f2:	4630      	mov	r0, r6
		  press_value = BSP_PSENSOR_ReadPressure();
 80047f4:	edca 7a00 	vstr	s15, [sl]
		  BSP_TSENSOR_ReadTemp(&temp_value);
 80047f8:	f000 f8fc 	bl	80049f4 <BSP_TSENSOR_ReadTemp>
		  sprintf(WIFI_xmit, "field1=%u&field2=%u&field3=%u&field4=%.2f&field5=%.2f",
 80047fc:	7823      	ldrb	r3, [r4, #0]
 80047fe:	f8da 0000 	ldr.w	r0, [sl]
 8004802:	9307      	str	r3, [sp, #28]
 8004804:	f7fb fea0 	bl	8000548 <__aeabi_f2d>
 8004808:	f899 4000 	ldrb.w	r4, [r9]
 800480c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004810:	6830      	ldr	r0, [r6, #0]
 8004812:	f7fb fe99 	bl	8000548 <__aeabi_f2d>
 8004816:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800481a:	f89b 2000 	ldrb.w	r2, [fp]
 800481e:	9200      	str	r2, [sp, #0]
 8004820:	9b07      	ldr	r3, [sp, #28]
 8004822:	4919      	ldr	r1, [pc, #100]	; (8004888 <main+0x170>)
 8004824:	4622      	mov	r2, r4
 8004826:	4640      	mov	r0, r8
 8004828:	f000 fb5a 	bl	8004ee0 <siprintf>
		  DeltaX, DeltaY, DeltaZ, temp_value, press_value);
		  WIFI_OpenClientConnection(0, WIFI_TCP_PROTOCOL, server, IP_Addr, 80, 0);
 800482c:	2400      	movs	r4, #0
 800482e:	2350      	movs	r3, #80	; 0x50
 8004830:	682a      	ldr	r2, [r5, #0]
 8004832:	4621      	mov	r1, r4
 8004834:	e88d 0018 	stmia.w	sp, {r3, r4}
 8004838:	4620      	mov	r0, r4
 800483a:	4b0d      	ldr	r3, [pc, #52]	; (8004870 <main+0x158>)
 800483c:	f000 faac 	bl	8004d98 <WIFI_OpenClientConnection>
		  thingSpeakUpdate(WIFI_xmit);
 8004840:	4640      	mov	r0, r8
 8004842:	f7ff f8bf 	bl	80039c4 <thingSpeakUpdate>
		  WIFI_CloseClientConnection(0);
 8004846:	4620      	mov	r0, r4
 8004848:	f000 face 	bl	8004de8 <WIFI_CloseClientConnection>
		  HAL_Delay(15000);
 800484c:	f643 2098 	movw	r0, #15000	; 0x3a98
 8004850:	f7fc fa9e 	bl	8000d90 <HAL_Delay>
 8004854:	e798      	b.n	8004788 <main+0x70>
 8004856:	bf00      	nop
 8004858:	08005a0b 	.word	0x08005a0b
 800485c:	08005a14 	.word	0x08005a14
 8004860:	08005a24 	.word	0x08005a24
 8004864:	08005a26 	.word	0x08005a26
 8004868:	20000054 	.word	0x20000054
 800486c:	200008ce 	.word	0x200008ce
 8004870:	20000050 	.word	0x20000050
 8004874:	20000254 	.word	0x20000254
 8004878:	20000248 	.word	0x20000248
 800487c:	200008cc 	.word	0x200008cc
 8004880:	200008cd 	.word	0x200008cd
 8004884:	2000025c 	.word	0x2000025c
 8004888:	08005a2f 	.word	0x08005a2f
 800488c:	20000204 	.word	0x20000204
 8004890:	20000250 	.word	0x20000250

08004894 <MX_QUADSPI_Init>:

/* QUADSPI init function */
void MX_QUADSPI_Init(void)
{

  hqspi.Instance = QUADSPI;
 8004894:	480b      	ldr	r0, [pc, #44]	; (80048c4 <MX_QUADSPI_Init+0x30>)
  hqspi.Init.ClockPrescaler = 255;
 8004896:	4a0c      	ldr	r2, [pc, #48]	; (80048c8 <MX_QUADSPI_Init+0x34>)
{
 8004898:	b508      	push	{r3, lr}
  hqspi.Init.ClockPrescaler = 255;
 800489a:	23ff      	movs	r3, #255	; 0xff
 800489c:	e880 000c 	stmia.w	r0, {r2, r3}
  hqspi.Init.FifoThreshold = 1;
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 80048a0:	2300      	movs	r3, #0
  hqspi.Init.FifoThreshold = 1;
 80048a2:	2201      	movs	r2, #1
 80048a4:	6082      	str	r2, [r0, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 80048a6:	60c3      	str	r3, [r0, #12]
  hqspi.Init.FlashSize = 1;
 80048a8:	6102      	str	r2, [r0, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 80048aa:	6143      	str	r3, [r0, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 80048ac:	6183      	str	r3, [r0, #24]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 80048ae:	f7fd f9a5 	bl	8001bfc <HAL_QSPI_Init>
 80048b2:	b128      	cbz	r0, 80048c0 <MX_QUADSPI_Init+0x2c>
  {
    _Error_Handler(__FILE__, __LINE__);
 80048b4:	2140      	movs	r1, #64	; 0x40
 80048b6:	4805      	ldr	r0, [pc, #20]	; (80048cc <MX_QUADSPI_Init+0x38>)
  }

}
 80048b8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    _Error_Handler(__FILE__, __LINE__);
 80048bc:	f7ff b87c 	b.w	80039b8 <_Error_Handler>
 80048c0:	bd08      	pop	{r3, pc}
 80048c2:	bf00      	nop
 80048c4:	200008d0 	.word	0x200008d0
 80048c8:	a0001000 	.word	0xa0001000
 80048cc:	08005a78 	.word	0x08005a78

080048d0 <HAL_QSPI_MspInit>:

void HAL_QSPI_MspInit(QSPI_HandleTypeDef* qspiHandle)
{
 80048d0:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(qspiHandle->Instance==QUADSPI)
 80048d2:	6802      	ldr	r2, [r0, #0]
 80048d4:	4b10      	ldr	r3, [pc, #64]	; (8004918 <HAL_QSPI_MspInit+0x48>)
 80048d6:	429a      	cmp	r2, r3
 80048d8:	d11b      	bne.n	8004912 <HAL_QSPI_MspInit+0x42>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* QUADSPI clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 80048da:	f103 4320 	add.w	r3, r3, #2684354560	; 0xa0000000
 80048de:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
                          |QUAD_SPI_BK1_IO2_Pin|QUAD_SPI_BK1_IO3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80048e2:	a901      	add	r1, sp, #4
    __HAL_RCC_QSPI_CLK_ENABLE();
 80048e4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80048e6:	480d      	ldr	r0, [pc, #52]	; (800491c <HAL_QSPI_MspInit+0x4c>)
    __HAL_RCC_QSPI_CLK_ENABLE();
 80048e8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80048ec:	651a      	str	r2, [r3, #80]	; 0x50
 80048ee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80048f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048f4:	9300      	str	r3, [sp, #0]
 80048f6:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = QUADSPI_CLK_Pin|QUADSPI_NCS_Pin|OQUADSPI_BK1_IO0_Pin|QUADSPI_BK1_IO1_Pin 
 80048f8:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 80048fc:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80048fe:	2302      	movs	r3, #2
 8004900:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004902:	2300      	movs	r3, #0
 8004904:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004906:	2303      	movs	r3, #3
 8004908:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 800490a:	230a      	movs	r3, #10
 800490c:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800490e:	f7fc fb67 	bl	8000fe0 <HAL_GPIO_Init>

  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }
}
 8004912:	b007      	add	sp, #28
 8004914:	f85d fb04 	ldr.w	pc, [sp], #4
 8004918:	a0001000 	.word	0xa0001000
 800491c:	48001000 	.word	0x48001000

08004920 <HAL_SPI_MspInit>:
  }

}

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8004920:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(spiHandle->Instance==SPI3)
 8004922:	6802      	ldr	r2, [r0, #0]
 8004924:	4b0f      	ldr	r3, [pc, #60]	; (8004964 <HAL_SPI_MspInit+0x44>)
 8004926:	429a      	cmp	r2, r3
 8004928:	d119      	bne.n	800495e <HAL_SPI_MspInit+0x3e>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800492a:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
    GPIO_InitStruct.Pin = INTERNAL_SPI3_SCK_Pin|INTERNAL_SPI3_MISO_Pin|INTERNAL_SPI3_MOSI_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800492e:	a901      	add	r1, sp, #4
    __HAL_RCC_SPI3_CLK_ENABLE();
 8004930:	6d9a      	ldr	r2, [r3, #88]	; 0x58
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004932:	480d      	ldr	r0, [pc, #52]	; (8004968 <HAL_SPI_MspInit+0x48>)
    __HAL_RCC_SPI3_CLK_ENABLE();
 8004934:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004938:	659a      	str	r2, [r3, #88]	; 0x58
 800493a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800493c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004940:	9300      	str	r3, [sp, #0]
 8004942:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = INTERNAL_SPI3_SCK_Pin|INTERNAL_SPI3_MISO_Pin|INTERNAL_SPI3_MOSI_Pin;
 8004944:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8004948:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800494a:	2302      	movs	r3, #2
 800494c:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800494e:	2300      	movs	r3, #0
 8004950:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004952:	2303      	movs	r3, #3
 8004954:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8004956:	2306      	movs	r3, #6
 8004958:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800495a:	f7fc fb41 	bl	8000fe0 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 800495e:	b007      	add	sp, #28
 8004960:	f85d fb04 	ldr.w	pc, [sp], #4
 8004964:	40003c00 	.word	0x40003c00
 8004968:	48000800 	.word	0x48000800

0800496c <HAL_SPI_MspDeInit>:

void HAL_SPI_MspDeInit(SPI_HandleTypeDef* spiHandle)
{

  if(spiHandle->Instance==SPI3)
 800496c:	6802      	ldr	r2, [r0, #0]
 800496e:	4b07      	ldr	r3, [pc, #28]	; (800498c <HAL_SPI_MspDeInit+0x20>)
 8004970:	429a      	cmp	r2, r3
 8004972:	d109      	bne.n	8004988 <HAL_SPI_MspDeInit+0x1c>
  {
  /* USER CODE BEGIN SPI3_MspDeInit 0 */

  /* USER CODE END SPI3_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI3_CLK_DISABLE();
 8004974:	4a06      	ldr	r2, [pc, #24]	; (8004990 <HAL_SPI_MspDeInit+0x24>)
    /**SPI3 GPIO Configuration    
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI 
    */
    HAL_GPIO_DeInit(GPIOC, INTERNAL_SPI3_SCK_Pin|INTERNAL_SPI3_MISO_Pin|INTERNAL_SPI3_MOSI_Pin);
 8004976:	4807      	ldr	r0, [pc, #28]	; (8004994 <HAL_SPI_MspDeInit+0x28>)
    __HAL_RCC_SPI3_CLK_DISABLE();
 8004978:	6d93      	ldr	r3, [r2, #88]	; 0x58
 800497a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800497e:	6593      	str	r3, [r2, #88]	; 0x58
    HAL_GPIO_DeInit(GPIOC, INTERNAL_SPI3_SCK_Pin|INTERNAL_SPI3_MISO_Pin|INTERNAL_SPI3_MOSI_Pin);
 8004980:	f44f 51e0 	mov.w	r1, #7168	; 0x1c00
 8004984:	f7fc bc08 	b.w	8001198 <HAL_GPIO_DeInit>
 8004988:	4770      	bx	lr
 800498a:	bf00      	nop
 800498c:	40003c00 	.word	0x40003c00
 8004990:	40021000 	.word	0x40021000
 8004994:	48000800 	.word	0x48000800

08004998 <BSP_PSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Pressure Sensor driver.
  * @retval PSENSOR status
  */
uint32_t BSP_PSENSOR_Init(void)
{
 8004998:	b510      	push	{r4, lr}
  uint32_t ret;
   
  if(LPS22HB_P_Drv.ReadID(LPS22HB_I2C_ADDRESS) != LPS22HB_WHO_AM_I_VAL)
 800499a:	4c07      	ldr	r4, [pc, #28]	; (80049b8 <BSP_PSENSOR_Init+0x20>)
 800499c:	20ba      	movs	r0, #186	; 0xba
 800499e:	6863      	ldr	r3, [r4, #4]
 80049a0:	4798      	blx	r3
 80049a2:	28b1      	cmp	r0, #177	; 0xb1
 80049a4:	d106      	bne.n	80049b4 <BSP_PSENSOR_Init+0x1c>
  {
    ret = PSENSOR_ERROR;
  }
  else
  {
     Psensor_drv = &LPS22HB_P_Drv;
 80049a6:	4b05      	ldr	r3, [pc, #20]	; (80049bc <BSP_PSENSOR_Init+0x24>)
     
    /* PSENSOR Init */   
    Psensor_drv->Init(LPS22HB_I2C_ADDRESS);
 80049a8:	20ba      	movs	r0, #186	; 0xba
     Psensor_drv = &LPS22HB_P_Drv;
 80049aa:	601c      	str	r4, [r3, #0]
    Psensor_drv->Init(LPS22HB_I2C_ADDRESS);
 80049ac:	6823      	ldr	r3, [r4, #0]
 80049ae:	4798      	blx	r3
    ret = PSENSOR_OK;
 80049b0:	2000      	movs	r0, #0
 80049b2:	bd10      	pop	{r4, pc}
    ret = PSENSOR_ERROR;
 80049b4:	2001      	movs	r0, #1
  }
  
  return ret;
}
 80049b6:	bd10      	pop	{r4, pc}
 80049b8:	20000010 	.word	0x20000010
 80049bc:	20000260 	.word	0x20000260

080049c0 <BSP_PSENSOR_ReadPressure>:
  * @brief  Read Pressure register of LPS22HB.
  * @retval LPS22HB measured pressure value.
  */
float BSP_PSENSOR_ReadPressure(void)
{ 
  return Psensor_drv->ReadPressure(LPS22HB_I2C_ADDRESS);
 80049c0:	4b02      	ldr	r3, [pc, #8]	; (80049cc <BSP_PSENSOR_ReadPressure+0xc>)
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	20ba      	movs	r0, #186	; 0xba
 80049c6:	689b      	ldr	r3, [r3, #8]
 80049c8:	4718      	bx	r3
 80049ca:	bf00      	nop
 80049cc:	20000260 	.word	0x20000260

080049d0 <BSP_TSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Temperature Sensor driver.
  * @retval TSENSOR status
  */
uint32_t BSP_TSENSOR_Init(void)
{  
 80049d0:	b510      	push	{r4, lr}
  uint8_t ret = TSENSOR_ERROR;

#ifdef USE_LPS22HB_TEMP
  tsensor_drv = &LPS22HB_T_Drv;
#else /* USE_HTS221_TEMP */
  tsensor_drv = &HTS221_T_Drv; 
 80049d2:	4c06      	ldr	r4, [pc, #24]	; (80049ec <BSP_TSENSOR_Init+0x1c>)
 80049d4:	4b06      	ldr	r3, [pc, #24]	; (80049f0 <BSP_TSENSOR_Init+0x20>)
 80049d6:	6023      	str	r3, [r4, #0]
#endif

  /* Low level init */
  SENSOR_IO_Init();
 80049d8:	f7fb fff2 	bl	80009c0 <SENSOR_IO_Init>

  /* TSENSOR Init */   
  tsensor_drv->Init(TSENSOR_I2C_ADDRESS, NULL);
 80049dc:	6823      	ldr	r3, [r4, #0]
 80049de:	2100      	movs	r1, #0
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	20be      	movs	r0, #190	; 0xbe
 80049e4:	4798      	blx	r3

  ret = TSENSOR_OK;
  
  return ret;
}
 80049e6:	2000      	movs	r0, #0
 80049e8:	bd10      	pop	{r4, pc}
 80049ea:	bf00      	nop
 80049ec:	20000264 	.word	0x20000264
 80049f0:	20000000 	.word	0x20000000

080049f4 <BSP_TSENSOR_ReadTemp>:
  * @brief  Read Temperature register of TS751.
  * @retval STTS751 measured temperature value.
  */
void BSP_TSENSOR_ReadTemp(float* tmp)
{ 
  *tmp = tsensor_drv->ReadTemp(TSENSOR_I2C_ADDRESS);
 80049f4:	4b04      	ldr	r3, [pc, #16]	; (8004a08 <BSP_TSENSOR_ReadTemp+0x14>)
 80049f6:	681b      	ldr	r3, [r3, #0]
{ 
 80049f8:	b510      	push	{r4, lr}
  *tmp = tsensor_drv->ReadTemp(TSENSOR_I2C_ADDRESS);
 80049fa:	68db      	ldr	r3, [r3, #12]
{ 
 80049fc:	4604      	mov	r4, r0
  *tmp = tsensor_drv->ReadTemp(TSENSOR_I2C_ADDRESS);
 80049fe:	20be      	movs	r0, #190	; 0xbe
 8004a00:	4798      	blx	r3
 8004a02:	ed84 0a00 	vstr	s0, [r4]
 8004a06:	bd10      	pop	{r4, pc}
 8004a08:	20000264 	.word	0x20000264

08004a0c <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004a0c:	4b21      	ldr	r3, [pc, #132]	; (8004a94 <HAL_MspInit+0x88>)
{
 8004a0e:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004a10:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004a12:	f042 0201 	orr.w	r2, r2, #1
 8004a16:	661a      	str	r2, [r3, #96]	; 0x60
 8004a18:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004a1a:	f002 0201 	and.w	r2, r2, #1
 8004a1e:	9200      	str	r2, [sp, #0]
 8004a20:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004a22:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004a24:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8004a28:	659a      	str	r2, [r3, #88]	; 0x58
 8004a2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a2c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a30:	9301      	str	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004a32:	2003      	movs	r0, #3
  __HAL_RCC_PWR_CLK_ENABLE();
 8004a34:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004a36:	f7fc f9b9 	bl	8000dac <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8004a3a:	2200      	movs	r2, #0
 8004a3c:	4611      	mov	r1, r2
 8004a3e:	f06f 000b 	mvn.w	r0, #11
 8004a42:	f7fc f9c5 	bl	8000dd0 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8004a46:	2200      	movs	r2, #0
 8004a48:	4611      	mov	r1, r2
 8004a4a:	f06f 000a 	mvn.w	r0, #10
 8004a4e:	f7fc f9bf 	bl	8000dd0 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8004a52:	2200      	movs	r2, #0
 8004a54:	4611      	mov	r1, r2
 8004a56:	f06f 0009 	mvn.w	r0, #9
 8004a5a:	f7fc f9b9 	bl	8000dd0 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8004a5e:	2200      	movs	r2, #0
 8004a60:	4611      	mov	r1, r2
 8004a62:	f06f 0004 	mvn.w	r0, #4
 8004a66:	f7fc f9b3 	bl	8000dd0 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8004a6a:	2200      	movs	r2, #0
 8004a6c:	4611      	mov	r1, r2
 8004a6e:	f06f 0003 	mvn.w	r0, #3
 8004a72:	f7fc f9ad 	bl	8000dd0 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8004a76:	2200      	movs	r2, #0
 8004a78:	4611      	mov	r1, r2
 8004a7a:	f06f 0001 	mvn.w	r0, #1
 8004a7e:	f7fc f9a7 	bl	8000dd0 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8004a82:	2200      	movs	r2, #0
 8004a84:	4611      	mov	r1, r2
 8004a86:	f04f 30ff 	mov.w	r0, #4294967295
 8004a8a:	f7fc f9a1 	bl	8000dd0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004a8e:	b003      	add	sp, #12
 8004a90:	f85d fb04 	ldr.w	pc, [sp], #4
 8004a94:	40021000 	.word	0x40021000

08004a98 <NMI_Handler>:
 8004a98:	4770      	bx	lr

08004a9a <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 8004a9a:	e7fe      	b.n	8004a9a <HardFault_Handler>

08004a9c <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 8004a9c:	e7fe      	b.n	8004a9c <MemManage_Handler>

08004a9e <BusFault_Handler>:

/**
* @brief This function handles Prefetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 8004a9e:	e7fe      	b.n	8004a9e <BusFault_Handler>

08004aa0 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 8004aa0:	e7fe      	b.n	8004aa0 <UsageFault_Handler>

08004aa2 <SVC_Handler>:
 8004aa2:	4770      	bx	lr

08004aa4 <DebugMon_Handler>:
 8004aa4:	4770      	bx	lr

08004aa6 <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 8004aa6:	4770      	bx	lr

08004aa8 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8004aa8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004aaa:	f7fc f963 	bl	8000d74 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004aae:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_SYSTICK_IRQHandler();
 8004ab2:	f7fc b9f0 	b.w	8000e96 <HAL_SYSTICK_IRQHandler>

08004ab6 <EXTI9_5_IRQHandler>:

/**
* @brief This function handles EXTI line[9:5] interrupts.
*/
void EXTI9_5_IRQHandler(void)
{
 8004ab6:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8004ab8:	2020      	movs	r0, #32
 8004aba:	f7fc fc13 	bl	80012e4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 8004abe:	2040      	movs	r0, #64	; 0x40
 8004ac0:	f7fc fc10 	bl	80012e4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8004ac4:	2080      	movs	r0, #128	; 0x80
 8004ac6:	f7fc fc0d 	bl	80012e4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8004aca:	f44f 7080 	mov.w	r0, #256	; 0x100
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8004ace:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8004ad2:	f7fc bc07 	b.w	80012e4 <HAL_GPIO_EXTI_IRQHandler>

08004ad6 <EXTI15_10_IRQHandler>:

/**
* @brief This function handles EXTI line[15:10] interrupts.
*/
void EXTI15_10_IRQHandler(void)
{
 8004ad6:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8004ad8:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8004adc:	f7fc fc02 	bl	80012e4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 8004ae0:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8004ae4:	f7fc fbfe 	bl	80012e4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8004ae8:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8004aec:	f7fc fbfa 	bl	80012e4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 8004af0:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8004af4:	f7fc fbf6 	bl	80012e4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8004af8:	f44f 4000 	mov.w	r0, #32768	; 0x8000
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8004afc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8004b00:	f7fc bbf0 	b.w	80012e4 <HAL_GPIO_EXTI_IRQHandler>

08004b04 <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004b04:	490f      	ldr	r1, [pc, #60]	; (8004b44 <SystemInit+0x40>)
 8004b06:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8004b0a:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004b0e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8004b12:	4b0d      	ldr	r3, [pc, #52]	; (8004b48 <SystemInit+0x44>)
 8004b14:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8004b16:	2000      	movs	r0, #0
  RCC->CR |= RCC_CR_MSION;
 8004b18:	f042 0201 	orr.w	r2, r2, #1
 8004b1c:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000U;
 8004b1e:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8004b20:	681a      	ldr	r2, [r3, #0]
 8004b22:	f022 52a8 	bic.w	r2, r2, #352321536	; 0x15000000
 8004b26:	f422 2210 	bic.w	r2, r2, #589824	; 0x90000
 8004b2a:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8004b2c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004b30:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8004b32:	681a      	ldr	r2, [r3, #0]
 8004b34:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004b38:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8004b3a:	6198      	str	r0, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004b3c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8004b40:	608b      	str	r3, [r1, #8]
 8004b42:	4770      	bx	lr
 8004b44:	e000ed00 	.word	0xe000ed00
 8004b48:	40021000 	.word	0x40021000

08004b4c <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{

  huart1.Instance = USART1;
 8004b4c:	480d      	ldr	r0, [pc, #52]	; (8004b84 <MX_USART1_UART_Init+0x38>)
  huart1.Init.BaudRate = 115200;
  huart1.Init.WordLength = UART_WORDLENGTH_7B;
 8004b4e:	4a0e      	ldr	r2, [pc, #56]	; (8004b88 <MX_USART1_UART_Init+0x3c>)
{
 8004b50:	b508      	push	{r3, lr}
  huart1.Init.WordLength = UART_WORDLENGTH_7B;
 8004b52:	f04f 5c80 	mov.w	ip, #268435456	; 0x10000000
 8004b56:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8004b5a:	e880 100c 	stmia.w	r0, {r2, r3, ip}
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004b5e:	2300      	movs	r3, #0
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004b60:	220c      	movs	r2, #12
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004b62:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8004b64:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004b66:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004b68:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004b6a:	61c3      	str	r3, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004b6c:	6203      	str	r3, [r0, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004b6e:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8004b70:	f7fe fd5b 	bl	800362a <HAL_UART_Init>
 8004b74:	b128      	cbz	r0, 8004b82 <MX_USART1_UART_Init+0x36>
  {
    _Error_Handler(__FILE__, __LINE__);
 8004b76:	2145      	movs	r1, #69	; 0x45
 8004b78:	4804      	ldr	r0, [pc, #16]	; (8004b8c <MX_USART1_UART_Init+0x40>)
  }

}
 8004b7a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    _Error_Handler(__FILE__, __LINE__);
 8004b7e:	f7fe bf1b 	b.w	80039b8 <_Error_Handler>
 8004b82:	bd08      	pop	{r3, pc}
 8004b84:	2000076c 	.word	0x2000076c
 8004b88:	40013800 	.word	0x40013800
 8004b8c:	08005ad4 	.word	0x08005ad4

08004b90 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{

  huart3.Instance = USART3;
 8004b90:	480d      	ldr	r0, [pc, #52]	; (8004bc8 <MX_USART3_UART_Init+0x38>)
  huart3.Init.BaudRate = 115200;
  huart3.Init.WordLength = UART_WORDLENGTH_7B;
 8004b92:	4a0e      	ldr	r2, [pc, #56]	; (8004bcc <MX_USART3_UART_Init+0x3c>)
{
 8004b94:	b508      	push	{r3, lr}
  huart3.Init.WordLength = UART_WORDLENGTH_7B;
 8004b96:	f04f 5c80 	mov.w	ip, #268435456	; 0x10000000
 8004b9a:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8004b9e:	e880 100c 	stmia.w	r0, {r2, r3, ip}
  huart3.Init.StopBits = UART_STOPBITS_1;
 8004ba2:	2300      	movs	r3, #0
  huart3.Init.Parity = UART_PARITY_NONE;
  huart3.Init.Mode = UART_MODE_TX_RX;
 8004ba4:	220c      	movs	r2, #12
  huart3.Init.StopBits = UART_STOPBITS_1;
 8004ba6:	60c3      	str	r3, [r0, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8004ba8:	6103      	str	r3, [r0, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8004baa:	6142      	str	r2, [r0, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004bac:	6183      	str	r3, [r0, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8004bae:	61c3      	str	r3, [r0, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004bb0:	6203      	str	r3, [r0, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004bb2:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8004bb4:	f7fe fd39 	bl	800362a <HAL_UART_Init>
 8004bb8:	b128      	cbz	r0, 8004bc6 <MX_USART3_UART_Init+0x36>
  {
    _Error_Handler(__FILE__, __LINE__);
 8004bba:	215a      	movs	r1, #90	; 0x5a
 8004bbc:	4804      	ldr	r0, [pc, #16]	; (8004bd0 <MX_USART3_UART_Init+0x40>)
  }

}
 8004bbe:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    _Error_Handler(__FILE__, __LINE__);
 8004bc2:	f7fe bef9 	b.w	80039b8 <_Error_Handler>
 8004bc6:	bd08      	pop	{r3, pc}
 8004bc8:	20000914 	.word	0x20000914
 8004bcc:	40004800 	.word	0x40004800
 8004bd0:	08005ad4 	.word	0x08005ad4

08004bd4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004bd4:	b500      	push	{lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(uartHandle->Instance==USART1)
 8004bd6:	6803      	ldr	r3, [r0, #0]
 8004bd8:	4a1c      	ldr	r2, [pc, #112]	; (8004c4c <HAL_UART_MspInit+0x78>)
 8004bda:	4293      	cmp	r3, r2
{
 8004bdc:	b089      	sub	sp, #36	; 0x24
  if(uartHandle->Instance==USART1)
 8004bde:	d11a      	bne.n	8004c16 <HAL_UART_MspInit+0x42>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004be0:	4b1b      	ldr	r3, [pc, #108]	; (8004c50 <HAL_UART_MspInit+0x7c>)
    GPIO_InitStruct.Pin = ST_LINK_UART1_TX_Pin|ST_LINK_UART1_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004be2:	481c      	ldr	r0, [pc, #112]	; (8004c54 <HAL_UART_MspInit+0x80>)
    __HAL_RCC_USART1_CLK_ENABLE();
 8004be4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004be6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004bea:	661a      	str	r2, [r3, #96]	; 0x60
 8004bec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004bee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004bf2:	9301      	str	r3, [sp, #4]
 8004bf4:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = ST_LINK_UART1_TX_Pin|ST_LINK_UART1_RX_Pin;
 8004bf6:	23c0      	movs	r3, #192	; 0xc0
 8004bf8:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004bfa:	2302      	movs	r3, #2
 8004bfc:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004bfe:	2300      	movs	r3, #0
 8004c00:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004c02:	2303      	movs	r3, #3
 8004c04:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004c06:	2307      	movs	r3, #7
 8004c08:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004c0a:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = INTERNAL_UART3_TX_Pin|INTERNAL_UART3_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004c0c:	f7fc f9e8 	bl	8000fe0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8004c10:	b009      	add	sp, #36	; 0x24
 8004c12:	f85d fb04 	ldr.w	pc, [sp], #4
  else if(uartHandle->Instance==USART3)
 8004c16:	4a10      	ldr	r2, [pc, #64]	; (8004c58 <HAL_UART_MspInit+0x84>)
 8004c18:	4293      	cmp	r3, r2
 8004c1a:	d1f9      	bne.n	8004c10 <HAL_UART_MspInit+0x3c>
    __HAL_RCC_USART3_CLK_ENABLE();
 8004c1c:	4b0c      	ldr	r3, [pc, #48]	; (8004c50 <HAL_UART_MspInit+0x7c>)
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004c1e:	480f      	ldr	r0, [pc, #60]	; (8004c5c <HAL_UART_MspInit+0x88>)
    __HAL_RCC_USART3_CLK_ENABLE();
 8004c20:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004c22:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8004c26:	659a      	str	r2, [r3, #88]	; 0x58
 8004c28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c2a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004c2e:	9302      	str	r3, [sp, #8]
 8004c30:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = INTERNAL_UART3_TX_Pin|INTERNAL_UART3_RX_Pin;
 8004c32:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004c36:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c38:	2302      	movs	r3, #2
 8004c3a:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c3c:	2300      	movs	r3, #0
 8004c3e:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004c40:	2303      	movs	r3, #3
 8004c42:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8004c44:	2307      	movs	r3, #7
 8004c46:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004c48:	a903      	add	r1, sp, #12
 8004c4a:	e7df      	b.n	8004c0c <HAL_UART_MspInit+0x38>
 8004c4c:	40013800 	.word	0x40013800
 8004c50:	40021000 	.word	0x40021000
 8004c54:	48000400 	.word	0x48000400
 8004c58:	40004800 	.word	0x40004800
 8004c5c:	48000c00 	.word	0x48000c00

08004c60 <MX_USB_OTG_FS_PCD_Init>:
/* USB_OTG_FS init function */

void MX_USB_OTG_FS_PCD_Init(void)
{

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8004c60:	480d      	ldr	r0, [pc, #52]	; (8004c98 <MX_USB_OTG_FS_PCD_Init+0x38>)
{
 8004c62:	b508      	push	{r3, lr}
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8004c64:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8004c68:	2306      	movs	r3, #6
 8004c6a:	e880 000c 	stmia.w	r0, {r2, r3}
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
  hpcd_USB_OTG_FS.Init.ep0_mps = DEP0CTL_MPS_64;
 8004c6e:	2300      	movs	r3, #0
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8004c70:	2201      	movs	r2, #1
 8004c72:	60c2      	str	r2, [r0, #12]
  hpcd_USB_OTG_FS.Init.ep0_mps = DEP0CTL_MPS_64;
 8004c74:	6143      	str	r3, [r0, #20]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8004c76:	6182      	str	r2, [r0, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8004c78:	61c3      	str	r3, [r0, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8004c7a:	6203      	str	r3, [r0, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8004c7c:	6243      	str	r3, [r0, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8004c7e:	6283      	str	r3, [r0, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8004c80:	6303      	str	r3, [r0, #48]	; 0x30
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8004c82:	62c3      	str	r3, [r0, #44]	; 0x2c
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8004c84:	f7fc fead 	bl	80019e2 <HAL_PCD_Init>
 8004c88:	b128      	cbz	r0, 8004c96 <MX_USB_OTG_FS_PCD_Init+0x36>
  {
    _Error_Handler(__FILE__, __LINE__);
 8004c8a:	2145      	movs	r1, #69	; 0x45
 8004c8c:	4803      	ldr	r0, [pc, #12]	; (8004c9c <MX_USB_OTG_FS_PCD_Init+0x3c>)
  }

}
 8004c8e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    _Error_Handler(__FILE__, __LINE__);
 8004c92:	f7fe be91 	b.w	80039b8 <_Error_Handler>
 8004c96:	bd08      	pop	{r3, pc}
 8004c98:	2000033c 	.word	0x2000033c
 8004c9c:	08005ae3 	.word	0x08005ae3

08004ca0 <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8004ca0:	b510      	push	{r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(pcdHandle->Instance==USB_OTG_FS)
 8004ca2:	6803      	ldr	r3, [r0, #0]
 8004ca4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
{
 8004ca8:	b088      	sub	sp, #32
  if(pcdHandle->Instance==USB_OTG_FS)
 8004caa:	d138      	bne.n	8004d1e <HAL_PCD_MspInit+0x7e>
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP 
    */
    GPIO_InitStruct.Pin = USB_OTG_FS_VBUS_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004cac:	2400      	movs	r4, #0
    GPIO_InitStruct.Pin = USB_OTG_FS_VBUS_Pin;
 8004cae:	f44f 7300 	mov.w	r3, #512	; 0x200
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(USB_OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8004cb2:	a903      	add	r1, sp, #12
 8004cb4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = USB_OTG_FS_VBUS_Pin;
 8004cb8:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004cba:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004cbc:	9405      	str	r4, [sp, #20]
    HAL_GPIO_Init(USB_OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8004cbe:	f7fc f98f 	bl	8000fe0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_OTG_FS_ID_Pin|USB_OTG_FS_DM_Pin|USB_OTG_FS_DP_Pin;
 8004cc2:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8004cc6:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004cc8:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004cca:	2302      	movs	r3, #2
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    /* USB_OTG_FS clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8004ccc:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
 8004cd0:	f504 3404 	add.w	r4, r4, #135168	; 0x21000
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004cd4:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004cd6:	2303      	movs	r3, #3
 8004cd8:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004cda:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8004cdc:	230a      	movs	r3, #10
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004cde:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8004ce2:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004ce4:	f7fc f97c 	bl	8000fe0 <HAL_GPIO_Init>
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8004ce8:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8004cea:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004cee:	64e3      	str	r3, [r4, #76]	; 0x4c
 8004cf0:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8004cf2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004cf6:	9301      	str	r3, [sp, #4]
 8004cf8:	9b01      	ldr	r3, [sp, #4]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004cfa:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004cfc:	00db      	lsls	r3, r3, #3
 8004cfe:	d410      	bmi.n	8004d22 <HAL_PCD_MspInit+0x82>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004d00:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004d02:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004d06:	65a3      	str	r3, [r4, #88]	; 0x58
 8004d08:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004d0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d0e:	9302      	str	r3, [sp, #8]
 8004d10:	9b02      	ldr	r3, [sp, #8]
      HAL_PWREx_EnableVddUSB();
 8004d12:	f7fc ff45 	bl	8001ba0 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 8004d16:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004d18:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004d1c:	65a3      	str	r3, [r4, #88]	; 0x58
    }
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8004d1e:	b008      	add	sp, #32
 8004d20:	bd10      	pop	{r4, pc}
      HAL_PWREx_EnableVddUSB();
 8004d22:	f7fc ff3d 	bl	8001ba0 <HAL_PWREx_EnableVddUSB>
}
 8004d26:	e7fa      	b.n	8004d1e <HAL_PCD_MspInit+0x7e>

08004d28 <WIFI_Init>:
  * @brief  Initialiaze the WIFI core
  * @param  None
  * @retval Operation status
  */
WIFI_Status_t WIFI_Init(void)
{
 8004d28:	b507      	push	{r0, r1, r2, lr}
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
  
  if(ES_WIFI_RegisterBusIO(&EsWifiObj, 
 8004d2a:	4b0b      	ldr	r3, [pc, #44]	; (8004d58 <WIFI_Init+0x30>)
 8004d2c:	9301      	str	r3, [sp, #4]
 8004d2e:	4b0b      	ldr	r3, [pc, #44]	; (8004d5c <WIFI_Init+0x34>)
 8004d30:	9300      	str	r3, [sp, #0]
 8004d32:	4a0b      	ldr	r2, [pc, #44]	; (8004d60 <WIFI_Init+0x38>)
 8004d34:	4b0b      	ldr	r3, [pc, #44]	; (8004d64 <WIFI_Init+0x3c>)
 8004d36:	490c      	ldr	r1, [pc, #48]	; (8004d68 <WIFI_Init+0x40>)
 8004d38:	480c      	ldr	r0, [pc, #48]	; (8004d6c <WIFI_Init+0x44>)
 8004d3a:	f7fe ff7f 	bl	8003c3c <ES_WIFI_RegisterBusIO>
 8004d3e:	b940      	cbnz	r0, 8004d52 <WIFI_Init+0x2a>
                           SPI_WIFI_Delay,
                           SPI_WIFI_SendData,
                           SPI_WIFI_ReceiveData) == ES_WIFI_STATUS_OK)
  {
    
    if(ES_WIFI_Init(&EsWifiObj) == ES_WIFI_STATUS_OK)
 8004d40:	480a      	ldr	r0, [pc, #40]	; (8004d6c <WIFI_Init+0x44>)
 8004d42:	f7fe ff1b 	bl	8003b7c <ES_WIFI_Init>
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8004d46:	3000      	adds	r0, #0
 8004d48:	bf18      	it	ne
 8004d4a:	2001      	movne	r0, #1
    {
      ret = WIFI_STATUS_OK;
    }
  }
  return ret;
}
 8004d4c:	b003      	add	sp, #12
 8004d4e:	f85d fb04 	ldr.w	pc, [sp], #4
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8004d52:	2001      	movs	r0, #1
 8004d54:	e7fa      	b.n	8004d4c <WIFI_Init+0x24>
 8004d56:	bf00      	nop
 8004d58:	08004221 	.word	0x08004221
 8004d5c:	08004319 	.word	0x08004319
 8004d60:	08004211 	.word	0x08004211
 8004d64:	080043ad 	.word	0x080043ad
 8004d68:	080040f9 	.word	0x080040f9
 8004d6c:	2000098c 	.word	0x2000098c

08004d70 <WIFI_Connect>:
  */
WIFI_Status_t WIFI_Connect(
                             const char* SSID, 
                             const char* Password,
                             WIFI_Ecn_t ecn)
{
 8004d70:	b508      	push	{r3, lr}
  WIFI_Status_t ret = WIFI_STATUS_ERROR;  
 
  if(ES_WIFI_Connect(&EsWifiObj, SSID, Password, (ES_WIFI_SecurityType_t) ecn) == ES_WIFI_STATUS_OK)
 8004d72:	4613      	mov	r3, r2
 8004d74:	460a      	mov	r2, r1
 8004d76:	4601      	mov	r1, r0
 8004d78:	4806      	ldr	r0, [pc, #24]	; (8004d94 <WIFI_Connect+0x24>)
 8004d7a:	f7fe ff73 	bl	8003c64 <ES_WIFI_Connect>
 8004d7e:	b930      	cbnz	r0, 8004d8e <WIFI_Connect+0x1e>
  {
    if(ES_WIFI_GetNetworkSettings(&EsWifiObj) == ES_WIFI_STATUS_OK)
 8004d80:	4804      	ldr	r0, [pc, #16]	; (8004d94 <WIFI_Connect+0x24>)
 8004d82:	f7fe ffaf 	bl	8003ce4 <ES_WIFI_GetNetworkSettings>
  WIFI_Status_t ret = WIFI_STATUS_ERROR;  
 8004d86:	3000      	adds	r0, #0
 8004d88:	bf18      	it	ne
 8004d8a:	2001      	movne	r0, #1
 8004d8c:	bd08      	pop	{r3, pc}
 8004d8e:	2001      	movs	r0, #1
       ret = WIFI_STATUS_OK;
    }
    
  }
  return ret;
}
 8004d90:	bd08      	pop	{r3, pc}
 8004d92:	bf00      	nop
 8004d94:	2000098c 	.word	0x2000098c

08004d98 <WIFI_OpenClientConnection>:
  * @param  port : Remote port
  * @param  local_port : Local port
  * @retval Operation status
  */
WIFI_Status_t WIFI_OpenClientConnection(uint32_t socket, WIFI_Protocol_t type, const char* name, uint8_t* ipaddr, uint16_t port, uint16_t local_port)
{
 8004d98:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
  ES_WIFI_Conn_t conn;
  
  conn.Number = socket;
  conn.RemotePort = port;
 8004d9a:	f8bd 2018 	ldrh.w	r2, [sp, #24]
 8004d9e:	f8ad 2002 	strh.w	r2, [sp, #2]
  conn.LocalPort = local_port;
 8004da2:	f8bd 201c 	ldrh.w	r2, [sp, #28]
 8004da6:	f8ad 2004 	strh.w	r2, [sp, #4]
  conn.Type = (type == WIFI_TCP_PROTOCOL)? ES_WIFI_TCP_CONNECTION : ES_WIFI_UDP_CONNECTION;
 8004daa:	3100      	adds	r1, #0
  conn.RemoteIP[0] = ipaddr[0];
 8004dac:	781a      	ldrb	r2, [r3, #0]
 8004dae:	f88d 2006 	strb.w	r2, [sp, #6]
  conn.Type = (type == WIFI_TCP_PROTOCOL)? ES_WIFI_TCP_CONNECTION : ES_WIFI_UDP_CONNECTION;
 8004db2:	bf18      	it	ne
 8004db4:	2101      	movne	r1, #1
  conn.RemoteIP[1] = ipaddr[1];
 8004db6:	785a      	ldrb	r2, [r3, #1]
  conn.Number = socket;
 8004db8:	f88d 0001 	strb.w	r0, [sp, #1]
  conn.Type = (type == WIFI_TCP_PROTOCOL)? ES_WIFI_TCP_CONNECTION : ES_WIFI_UDP_CONNECTION;
 8004dbc:	f88d 1000 	strb.w	r1, [sp]
  conn.RemoteIP[1] = ipaddr[1];
 8004dc0:	f88d 2007 	strb.w	r2, [sp, #7]
  conn.RemoteIP[2] = ipaddr[2];
  conn.RemoteIP[3] = ipaddr[3];
  if(ES_WIFI_StartClientConnection(&EsWifiObj, &conn)== ES_WIFI_STATUS_OK)
 8004dc4:	4669      	mov	r1, sp
  conn.RemoteIP[2] = ipaddr[2];
 8004dc6:	789a      	ldrb	r2, [r3, #2]
  if(ES_WIFI_StartClientConnection(&EsWifiObj, &conn)== ES_WIFI_STATUS_OK)
 8004dc8:	4806      	ldr	r0, [pc, #24]	; (8004de4 <WIFI_OpenClientConnection+0x4c>)
  conn.RemoteIP[3] = ipaddr[3];
 8004dca:	78db      	ldrb	r3, [r3, #3]
  conn.RemoteIP[2] = ipaddr[2];
 8004dcc:	f88d 2008 	strb.w	r2, [sp, #8]
  conn.RemoteIP[3] = ipaddr[3];
 8004dd0:	f88d 3009 	strb.w	r3, [sp, #9]
  if(ES_WIFI_StartClientConnection(&EsWifiObj, &conn)== ES_WIFI_STATUS_OK)
 8004dd4:	f7fe fffe 	bl	8003dd4 <ES_WIFI_StartClientConnection>
  {
    ret = WIFI_STATUS_OK;
  }
  return ret;
}
 8004dd8:	3000      	adds	r0, #0
 8004dda:	bf18      	it	ne
 8004ddc:	2001      	movne	r0, #1
 8004dde:	b005      	add	sp, #20
 8004de0:	f85d fb04 	ldr.w	pc, [sp], #4
 8004de4:	2000098c 	.word	0x2000098c

08004de8 <WIFI_CloseClientConnection>:
  * @param  port : Remote port
  * @param  local_port : Local port
  * @retval Operation status
  */
WIFI_Status_t WIFI_CloseClientConnection(uint32_t socket)
{
 8004de8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  WIFI_Status_t ret = WIFI_STATUS_ERROR;  
  ES_WIFI_Conn_t conn;
  conn.Number = socket;
 8004dea:	f88d 0001 	strb.w	r0, [sp, #1]
  
  if(ES_WIFI_StopClientConnection(&EsWifiObj, &conn)== ES_WIFI_STATUS_OK)
 8004dee:	4669      	mov	r1, sp
 8004df0:	4804      	ldr	r0, [pc, #16]	; (8004e04 <WIFI_CloseClientConnection+0x1c>)
 8004df2:	f7ff f853 	bl	8003e9c <ES_WIFI_StopClientConnection>
  {
    ret = WIFI_STATUS_OK;
  }
  return ret; 
}
 8004df6:	3000      	adds	r0, #0
 8004df8:	bf18      	it	ne
 8004dfa:	2001      	movne	r0, #1
 8004dfc:	b005      	add	sp, #20
 8004dfe:	f85d fb04 	ldr.w	pc, [sp], #4
 8004e02:	bf00      	nop
 8004e04:	2000098c 	.word	0x2000098c

08004e08 <WIFI_SendData>:
  * @param  pdata : pointer to data to be sent
  * @param  len : length of data to be sent
  * @retval Operation status
  */
WIFI_Status_t WIFI_SendData(uint8_t socket, uint8_t *pdata, uint16_t Reqlen, uint16_t *SentDatalen, uint32_t Timeout)
{
 8004e08:	b513      	push	{r0, r1, r4, lr}
  WIFI_Status_t ret = WIFI_STATUS_ERROR;

    if(ES_WIFI_SendData(&EsWifiObj, socket, pdata, Reqlen, SentDatalen, Timeout) == ES_WIFI_STATUS_OK)
 8004e0a:	9c04      	ldr	r4, [sp, #16]
 8004e0c:	e88d 0018 	stmia.w	sp, {r3, r4}
 8004e10:	4613      	mov	r3, r2
 8004e12:	460a      	mov	r2, r1
 8004e14:	4601      	mov	r1, r0
 8004e16:	4804      	ldr	r0, [pc, #16]	; (8004e28 <WIFI_SendData+0x20>)
 8004e18:	f7ff f860 	bl	8003edc <ES_WIFI_SendData>
    {
      ret = WIFI_STATUS_OK;
    }

  return ret;
}
 8004e1c:	3000      	adds	r0, #0
 8004e1e:	bf18      	it	ne
 8004e20:	2001      	movne	r0, #1
 8004e22:	b002      	add	sp, #8
 8004e24:	bd10      	pop	{r4, pc}
 8004e26:	bf00      	nop
 8004e28:	2000098c 	.word	0x2000098c

08004e2c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8004e2c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004e64 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8004e30:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8004e32:	e003      	b.n	8004e3c <LoopCopyDataInit>

08004e34 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8004e34:	4b0c      	ldr	r3, [pc, #48]	; (8004e68 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8004e36:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8004e38:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8004e3a:	3104      	adds	r1, #4

08004e3c <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8004e3c:	480b      	ldr	r0, [pc, #44]	; (8004e6c <LoopForever+0xa>)
	ldr	r3, =_edata
 8004e3e:	4b0c      	ldr	r3, [pc, #48]	; (8004e70 <LoopForever+0xe>)
	adds	r2, r0, r1
 8004e40:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8004e42:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8004e44:	d3f6      	bcc.n	8004e34 <CopyDataInit>
	ldr	r2, =_sbss
 8004e46:	4a0b      	ldr	r2, [pc, #44]	; (8004e74 <LoopForever+0x12>)
	b	LoopFillZerobss
 8004e48:	e002      	b.n	8004e50 <LoopFillZerobss>

08004e4a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8004e4a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8004e4c:	f842 3b04 	str.w	r3, [r2], #4

08004e50 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8004e50:	4b09      	ldr	r3, [pc, #36]	; (8004e78 <LoopForever+0x16>)
	cmp	r2, r3
 8004e52:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8004e54:	d3f9      	bcc.n	8004e4a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8004e56:	f7ff fe55 	bl	8004b04 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004e5a:	f000 f811 	bl	8004e80 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8004e5e:	f7ff fc5b 	bl	8004718 <main>

08004e62 <LoopForever>:

LoopForever:
    b LoopForever
 8004e62:	e7fe      	b.n	8004e62 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8004e64:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8004e68:	08005b38 	.word	0x08005b38
	ldr	r0, =_sdata
 8004e6c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8004e70:	200000c0 	.word	0x200000c0
	ldr	r2, =_sbss
 8004e74:	200000c0 	.word	0x200000c0
	ldr	r3, = _ebss
 8004e78:	200010f8 	.word	0x200010f8

08004e7c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004e7c:	e7fe      	b.n	8004e7c <ADC1_2_IRQHandler>
	...

08004e80 <__libc_init_array>:
 8004e80:	b570      	push	{r4, r5, r6, lr}
 8004e82:	4e0d      	ldr	r6, [pc, #52]	; (8004eb8 <__libc_init_array+0x38>)
 8004e84:	4c0d      	ldr	r4, [pc, #52]	; (8004ebc <__libc_init_array+0x3c>)
 8004e86:	1ba4      	subs	r4, r4, r6
 8004e88:	10a4      	asrs	r4, r4, #2
 8004e8a:	2500      	movs	r5, #0
 8004e8c:	42a5      	cmp	r5, r4
 8004e8e:	d109      	bne.n	8004ea4 <__libc_init_array+0x24>
 8004e90:	4e0b      	ldr	r6, [pc, #44]	; (8004ec0 <__libc_init_array+0x40>)
 8004e92:	4c0c      	ldr	r4, [pc, #48]	; (8004ec4 <__libc_init_array+0x44>)
 8004e94:	f000 fce6 	bl	8005864 <_init>
 8004e98:	1ba4      	subs	r4, r4, r6
 8004e9a:	10a4      	asrs	r4, r4, #2
 8004e9c:	2500      	movs	r5, #0
 8004e9e:	42a5      	cmp	r5, r4
 8004ea0:	d105      	bne.n	8004eae <__libc_init_array+0x2e>
 8004ea2:	bd70      	pop	{r4, r5, r6, pc}
 8004ea4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004ea8:	4798      	blx	r3
 8004eaa:	3501      	adds	r5, #1
 8004eac:	e7ee      	b.n	8004e8c <__libc_init_array+0xc>
 8004eae:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004eb2:	4798      	blx	r3
 8004eb4:	3501      	adds	r5, #1
 8004eb6:	e7f2      	b.n	8004e9e <__libc_init_array+0x1e>
 8004eb8:	08005b30 	.word	0x08005b30
 8004ebc:	08005b30 	.word	0x08005b30
 8004ec0:	08005b30 	.word	0x08005b30
 8004ec4:	08005b34 	.word	0x08005b34

08004ec8 <memcpy>:
 8004ec8:	b510      	push	{r4, lr}
 8004eca:	1e43      	subs	r3, r0, #1
 8004ecc:	440a      	add	r2, r1
 8004ece:	4291      	cmp	r1, r2
 8004ed0:	d100      	bne.n	8004ed4 <memcpy+0xc>
 8004ed2:	bd10      	pop	{r4, pc}
 8004ed4:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004ed8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004edc:	e7f7      	b.n	8004ece <memcpy+0x6>
	...

08004ee0 <siprintf>:
 8004ee0:	b40e      	push	{r1, r2, r3}
 8004ee2:	b500      	push	{lr}
 8004ee4:	b09c      	sub	sp, #112	; 0x70
 8004ee6:	f44f 7102 	mov.w	r1, #520	; 0x208
 8004eea:	ab1d      	add	r3, sp, #116	; 0x74
 8004eec:	f8ad 1014 	strh.w	r1, [sp, #20]
 8004ef0:	9002      	str	r0, [sp, #8]
 8004ef2:	9006      	str	r0, [sp, #24]
 8004ef4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004ef8:	480a      	ldr	r0, [pc, #40]	; (8004f24 <siprintf+0x44>)
 8004efa:	9104      	str	r1, [sp, #16]
 8004efc:	9107      	str	r1, [sp, #28]
 8004efe:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8004f02:	f853 2b04 	ldr.w	r2, [r3], #4
 8004f06:	f8ad 1016 	strh.w	r1, [sp, #22]
 8004f0a:	6800      	ldr	r0, [r0, #0]
 8004f0c:	9301      	str	r3, [sp, #4]
 8004f0e:	a902      	add	r1, sp, #8
 8004f10:	f000 f9b4 	bl	800527c <_svfiprintf_r>
 8004f14:	9b02      	ldr	r3, [sp, #8]
 8004f16:	2200      	movs	r2, #0
 8004f18:	701a      	strb	r2, [r3, #0]
 8004f1a:	b01c      	add	sp, #112	; 0x70
 8004f1c:	f85d eb04 	ldr.w	lr, [sp], #4
 8004f20:	b003      	add	sp, #12
 8004f22:	4770      	bx	lr
 8004f24:	2000005c 	.word	0x2000005c

08004f28 <strchr>:
 8004f28:	b2c9      	uxtb	r1, r1
 8004f2a:	4603      	mov	r3, r0
 8004f2c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004f30:	b11a      	cbz	r2, 8004f3a <strchr+0x12>
 8004f32:	4291      	cmp	r1, r2
 8004f34:	d1f9      	bne.n	8004f2a <strchr+0x2>
 8004f36:	4618      	mov	r0, r3
 8004f38:	4770      	bx	lr
 8004f3a:	2900      	cmp	r1, #0
 8004f3c:	bf0c      	ite	eq
 8004f3e:	4618      	moveq	r0, r3
 8004f40:	2000      	movne	r0, #0
 8004f42:	4770      	bx	lr

08004f44 <strcpy>:
 8004f44:	4603      	mov	r3, r0
 8004f46:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004f4a:	f803 2b01 	strb.w	r2, [r3], #1
 8004f4e:	2a00      	cmp	r2, #0
 8004f50:	d1f9      	bne.n	8004f46 <strcpy+0x2>
 8004f52:	4770      	bx	lr

08004f54 <strncpy>:
 8004f54:	b570      	push	{r4, r5, r6, lr}
 8004f56:	4604      	mov	r4, r0
 8004f58:	b902      	cbnz	r2, 8004f5c <strncpy+0x8>
 8004f5a:	bd70      	pop	{r4, r5, r6, pc}
 8004f5c:	4623      	mov	r3, r4
 8004f5e:	f811 5b01 	ldrb.w	r5, [r1], #1
 8004f62:	f803 5b01 	strb.w	r5, [r3], #1
 8004f66:	1e56      	subs	r6, r2, #1
 8004f68:	b91d      	cbnz	r5, 8004f72 <strncpy+0x1e>
 8004f6a:	4414      	add	r4, r2
 8004f6c:	42a3      	cmp	r3, r4
 8004f6e:	d103      	bne.n	8004f78 <strncpy+0x24>
 8004f70:	bd70      	pop	{r4, r5, r6, pc}
 8004f72:	461c      	mov	r4, r3
 8004f74:	4632      	mov	r2, r6
 8004f76:	e7ef      	b.n	8004f58 <strncpy+0x4>
 8004f78:	f803 5b01 	strb.w	r5, [r3], #1
 8004f7c:	e7f6      	b.n	8004f6c <strncpy+0x18>

08004f7e <strstr>:
 8004f7e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004f80:	7803      	ldrb	r3, [r0, #0]
 8004f82:	b133      	cbz	r3, 8004f92 <strstr+0x14>
 8004f84:	4603      	mov	r3, r0
 8004f86:	4618      	mov	r0, r3
 8004f88:	1c5e      	adds	r6, r3, #1
 8004f8a:	781b      	ldrb	r3, [r3, #0]
 8004f8c:	b933      	cbnz	r3, 8004f9c <strstr+0x1e>
 8004f8e:	4618      	mov	r0, r3
 8004f90:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004f92:	780b      	ldrb	r3, [r1, #0]
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	bf18      	it	ne
 8004f98:	2000      	movne	r0, #0
 8004f9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004f9c:	1e4d      	subs	r5, r1, #1
 8004f9e:	1e44      	subs	r4, r0, #1
 8004fa0:	f815 2f01 	ldrb.w	r2, [r5, #1]!
 8004fa4:	2a00      	cmp	r2, #0
 8004fa6:	d0f3      	beq.n	8004f90 <strstr+0x12>
 8004fa8:	f814 7f01 	ldrb.w	r7, [r4, #1]!
 8004fac:	4297      	cmp	r7, r2
 8004fae:	4633      	mov	r3, r6
 8004fb0:	d0f6      	beq.n	8004fa0 <strstr+0x22>
 8004fb2:	e7e8      	b.n	8004f86 <strstr+0x8>

08004fb4 <strtok>:
 8004fb4:	4b13      	ldr	r3, [pc, #76]	; (8005004 <strtok+0x50>)
 8004fb6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004fba:	681d      	ldr	r5, [r3, #0]
 8004fbc:	6dac      	ldr	r4, [r5, #88]	; 0x58
 8004fbe:	4606      	mov	r6, r0
 8004fc0:	460f      	mov	r7, r1
 8004fc2:	b9b4      	cbnz	r4, 8004ff2 <strtok+0x3e>
 8004fc4:	2050      	movs	r0, #80	; 0x50
 8004fc6:	f000 f849 	bl	800505c <malloc>
 8004fca:	65a8      	str	r0, [r5, #88]	; 0x58
 8004fcc:	6004      	str	r4, [r0, #0]
 8004fce:	6044      	str	r4, [r0, #4]
 8004fd0:	6084      	str	r4, [r0, #8]
 8004fd2:	60c4      	str	r4, [r0, #12]
 8004fd4:	6104      	str	r4, [r0, #16]
 8004fd6:	6144      	str	r4, [r0, #20]
 8004fd8:	6184      	str	r4, [r0, #24]
 8004fda:	6284      	str	r4, [r0, #40]	; 0x28
 8004fdc:	62c4      	str	r4, [r0, #44]	; 0x2c
 8004fde:	6304      	str	r4, [r0, #48]	; 0x30
 8004fe0:	6344      	str	r4, [r0, #52]	; 0x34
 8004fe2:	6384      	str	r4, [r0, #56]	; 0x38
 8004fe4:	63c4      	str	r4, [r0, #60]	; 0x3c
 8004fe6:	6404      	str	r4, [r0, #64]	; 0x40
 8004fe8:	6444      	str	r4, [r0, #68]	; 0x44
 8004fea:	6484      	str	r4, [r0, #72]	; 0x48
 8004fec:	64c4      	str	r4, [r0, #76]	; 0x4c
 8004fee:	7704      	strb	r4, [r0, #28]
 8004ff0:	6244      	str	r4, [r0, #36]	; 0x24
 8004ff2:	6daa      	ldr	r2, [r5, #88]	; 0x58
 8004ff4:	4639      	mov	r1, r7
 8004ff6:	4630      	mov	r0, r6
 8004ff8:	2301      	movs	r3, #1
 8004ffa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004ffe:	f000 b803 	b.w	8005008 <__strtok_r>
 8005002:	bf00      	nop
 8005004:	2000005c 	.word	0x2000005c

08005008 <__strtok_r>:
 8005008:	b5f0      	push	{r4, r5, r6, r7, lr}
 800500a:	b918      	cbnz	r0, 8005014 <__strtok_r+0xc>
 800500c:	6810      	ldr	r0, [r2, #0]
 800500e:	b908      	cbnz	r0, 8005014 <__strtok_r+0xc>
 8005010:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005012:	4620      	mov	r0, r4
 8005014:	4604      	mov	r4, r0
 8005016:	460f      	mov	r7, r1
 8005018:	f814 5b01 	ldrb.w	r5, [r4], #1
 800501c:	f817 6b01 	ldrb.w	r6, [r7], #1
 8005020:	b91e      	cbnz	r6, 800502a <__strtok_r+0x22>
 8005022:	b965      	cbnz	r5, 800503e <__strtok_r+0x36>
 8005024:	6015      	str	r5, [r2, #0]
 8005026:	4628      	mov	r0, r5
 8005028:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800502a:	42b5      	cmp	r5, r6
 800502c:	d1f6      	bne.n	800501c <__strtok_r+0x14>
 800502e:	2b00      	cmp	r3, #0
 8005030:	d1ef      	bne.n	8005012 <__strtok_r+0xa>
 8005032:	6014      	str	r4, [r2, #0]
 8005034:	7003      	strb	r3, [r0, #0]
 8005036:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005038:	461c      	mov	r4, r3
 800503a:	e00c      	b.n	8005056 <__strtok_r+0x4e>
 800503c:	b915      	cbnz	r5, 8005044 <__strtok_r+0x3c>
 800503e:	f814 3b01 	ldrb.w	r3, [r4], #1
 8005042:	460e      	mov	r6, r1
 8005044:	f816 5b01 	ldrb.w	r5, [r6], #1
 8005048:	42ab      	cmp	r3, r5
 800504a:	d1f7      	bne.n	800503c <__strtok_r+0x34>
 800504c:	2b00      	cmp	r3, #0
 800504e:	d0f3      	beq.n	8005038 <__strtok_r+0x30>
 8005050:	2300      	movs	r3, #0
 8005052:	f804 3c01 	strb.w	r3, [r4, #-1]
 8005056:	6014      	str	r4, [r2, #0]
 8005058:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

0800505c <malloc>:
 800505c:	4b02      	ldr	r3, [pc, #8]	; (8005068 <malloc+0xc>)
 800505e:	4601      	mov	r1, r0
 8005060:	6818      	ldr	r0, [r3, #0]
 8005062:	f000 b851 	b.w	8005108 <_malloc_r>
 8005066:	bf00      	nop
 8005068:	2000005c 	.word	0x2000005c

0800506c <_free_r>:
 800506c:	b538      	push	{r3, r4, r5, lr}
 800506e:	4605      	mov	r5, r0
 8005070:	2900      	cmp	r1, #0
 8005072:	d045      	beq.n	8005100 <_free_r+0x94>
 8005074:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005078:	1f0c      	subs	r4, r1, #4
 800507a:	2b00      	cmp	r3, #0
 800507c:	bfb8      	it	lt
 800507e:	18e4      	addlt	r4, r4, r3
 8005080:	f000 fbb0 	bl	80057e4 <__malloc_lock>
 8005084:	4a1f      	ldr	r2, [pc, #124]	; (8005104 <_free_r+0x98>)
 8005086:	6813      	ldr	r3, [r2, #0]
 8005088:	4610      	mov	r0, r2
 800508a:	b933      	cbnz	r3, 800509a <_free_r+0x2e>
 800508c:	6063      	str	r3, [r4, #4]
 800508e:	6014      	str	r4, [r2, #0]
 8005090:	4628      	mov	r0, r5
 8005092:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005096:	f000 bba6 	b.w	80057e6 <__malloc_unlock>
 800509a:	42a3      	cmp	r3, r4
 800509c:	d90c      	bls.n	80050b8 <_free_r+0x4c>
 800509e:	6821      	ldr	r1, [r4, #0]
 80050a0:	1862      	adds	r2, r4, r1
 80050a2:	4293      	cmp	r3, r2
 80050a4:	bf04      	itt	eq
 80050a6:	681a      	ldreq	r2, [r3, #0]
 80050a8:	685b      	ldreq	r3, [r3, #4]
 80050aa:	6063      	str	r3, [r4, #4]
 80050ac:	bf04      	itt	eq
 80050ae:	1852      	addeq	r2, r2, r1
 80050b0:	6022      	streq	r2, [r4, #0]
 80050b2:	6004      	str	r4, [r0, #0]
 80050b4:	e7ec      	b.n	8005090 <_free_r+0x24>
 80050b6:	4613      	mov	r3, r2
 80050b8:	685a      	ldr	r2, [r3, #4]
 80050ba:	b10a      	cbz	r2, 80050c0 <_free_r+0x54>
 80050bc:	42a2      	cmp	r2, r4
 80050be:	d9fa      	bls.n	80050b6 <_free_r+0x4a>
 80050c0:	6819      	ldr	r1, [r3, #0]
 80050c2:	1858      	adds	r0, r3, r1
 80050c4:	42a0      	cmp	r0, r4
 80050c6:	d10b      	bne.n	80050e0 <_free_r+0x74>
 80050c8:	6820      	ldr	r0, [r4, #0]
 80050ca:	4401      	add	r1, r0
 80050cc:	1858      	adds	r0, r3, r1
 80050ce:	4282      	cmp	r2, r0
 80050d0:	6019      	str	r1, [r3, #0]
 80050d2:	d1dd      	bne.n	8005090 <_free_r+0x24>
 80050d4:	6810      	ldr	r0, [r2, #0]
 80050d6:	6852      	ldr	r2, [r2, #4]
 80050d8:	605a      	str	r2, [r3, #4]
 80050da:	4401      	add	r1, r0
 80050dc:	6019      	str	r1, [r3, #0]
 80050de:	e7d7      	b.n	8005090 <_free_r+0x24>
 80050e0:	d902      	bls.n	80050e8 <_free_r+0x7c>
 80050e2:	230c      	movs	r3, #12
 80050e4:	602b      	str	r3, [r5, #0]
 80050e6:	e7d3      	b.n	8005090 <_free_r+0x24>
 80050e8:	6820      	ldr	r0, [r4, #0]
 80050ea:	1821      	adds	r1, r4, r0
 80050ec:	428a      	cmp	r2, r1
 80050ee:	bf04      	itt	eq
 80050f0:	6811      	ldreq	r1, [r2, #0]
 80050f2:	6852      	ldreq	r2, [r2, #4]
 80050f4:	6062      	str	r2, [r4, #4]
 80050f6:	bf04      	itt	eq
 80050f8:	1809      	addeq	r1, r1, r0
 80050fa:	6021      	streq	r1, [r4, #0]
 80050fc:	605c      	str	r4, [r3, #4]
 80050fe:	e7c7      	b.n	8005090 <_free_r+0x24>
 8005100:	bd38      	pop	{r3, r4, r5, pc}
 8005102:	bf00      	nop
 8005104:	20000268 	.word	0x20000268

08005108 <_malloc_r>:
 8005108:	b570      	push	{r4, r5, r6, lr}
 800510a:	1ccd      	adds	r5, r1, #3
 800510c:	f025 0503 	bic.w	r5, r5, #3
 8005110:	3508      	adds	r5, #8
 8005112:	2d0c      	cmp	r5, #12
 8005114:	bf38      	it	cc
 8005116:	250c      	movcc	r5, #12
 8005118:	2d00      	cmp	r5, #0
 800511a:	4606      	mov	r6, r0
 800511c:	db01      	blt.n	8005122 <_malloc_r+0x1a>
 800511e:	42a9      	cmp	r1, r5
 8005120:	d903      	bls.n	800512a <_malloc_r+0x22>
 8005122:	230c      	movs	r3, #12
 8005124:	6033      	str	r3, [r6, #0]
 8005126:	2000      	movs	r0, #0
 8005128:	bd70      	pop	{r4, r5, r6, pc}
 800512a:	f000 fb5b 	bl	80057e4 <__malloc_lock>
 800512e:	4a23      	ldr	r2, [pc, #140]	; (80051bc <_malloc_r+0xb4>)
 8005130:	6814      	ldr	r4, [r2, #0]
 8005132:	4621      	mov	r1, r4
 8005134:	b991      	cbnz	r1, 800515c <_malloc_r+0x54>
 8005136:	4c22      	ldr	r4, [pc, #136]	; (80051c0 <_malloc_r+0xb8>)
 8005138:	6823      	ldr	r3, [r4, #0]
 800513a:	b91b      	cbnz	r3, 8005144 <_malloc_r+0x3c>
 800513c:	4630      	mov	r0, r6
 800513e:	f000 fb27 	bl	8005790 <_sbrk_r>
 8005142:	6020      	str	r0, [r4, #0]
 8005144:	4629      	mov	r1, r5
 8005146:	4630      	mov	r0, r6
 8005148:	f000 fb22 	bl	8005790 <_sbrk_r>
 800514c:	1c43      	adds	r3, r0, #1
 800514e:	d126      	bne.n	800519e <_malloc_r+0x96>
 8005150:	230c      	movs	r3, #12
 8005152:	6033      	str	r3, [r6, #0]
 8005154:	4630      	mov	r0, r6
 8005156:	f000 fb46 	bl	80057e6 <__malloc_unlock>
 800515a:	e7e4      	b.n	8005126 <_malloc_r+0x1e>
 800515c:	680b      	ldr	r3, [r1, #0]
 800515e:	1b5b      	subs	r3, r3, r5
 8005160:	d41a      	bmi.n	8005198 <_malloc_r+0x90>
 8005162:	2b0b      	cmp	r3, #11
 8005164:	d90f      	bls.n	8005186 <_malloc_r+0x7e>
 8005166:	600b      	str	r3, [r1, #0]
 8005168:	50cd      	str	r5, [r1, r3]
 800516a:	18cc      	adds	r4, r1, r3
 800516c:	4630      	mov	r0, r6
 800516e:	f000 fb3a 	bl	80057e6 <__malloc_unlock>
 8005172:	f104 000b 	add.w	r0, r4, #11
 8005176:	1d23      	adds	r3, r4, #4
 8005178:	f020 0007 	bic.w	r0, r0, #7
 800517c:	1ac3      	subs	r3, r0, r3
 800517e:	d01b      	beq.n	80051b8 <_malloc_r+0xb0>
 8005180:	425a      	negs	r2, r3
 8005182:	50e2      	str	r2, [r4, r3]
 8005184:	bd70      	pop	{r4, r5, r6, pc}
 8005186:	428c      	cmp	r4, r1
 8005188:	bf0d      	iteet	eq
 800518a:	6863      	ldreq	r3, [r4, #4]
 800518c:	684b      	ldrne	r3, [r1, #4]
 800518e:	6063      	strne	r3, [r4, #4]
 8005190:	6013      	streq	r3, [r2, #0]
 8005192:	bf18      	it	ne
 8005194:	460c      	movne	r4, r1
 8005196:	e7e9      	b.n	800516c <_malloc_r+0x64>
 8005198:	460c      	mov	r4, r1
 800519a:	6849      	ldr	r1, [r1, #4]
 800519c:	e7ca      	b.n	8005134 <_malloc_r+0x2c>
 800519e:	1cc4      	adds	r4, r0, #3
 80051a0:	f024 0403 	bic.w	r4, r4, #3
 80051a4:	42a0      	cmp	r0, r4
 80051a6:	d005      	beq.n	80051b4 <_malloc_r+0xac>
 80051a8:	1a21      	subs	r1, r4, r0
 80051aa:	4630      	mov	r0, r6
 80051ac:	f000 faf0 	bl	8005790 <_sbrk_r>
 80051b0:	3001      	adds	r0, #1
 80051b2:	d0cd      	beq.n	8005150 <_malloc_r+0x48>
 80051b4:	6025      	str	r5, [r4, #0]
 80051b6:	e7d9      	b.n	800516c <_malloc_r+0x64>
 80051b8:	bd70      	pop	{r4, r5, r6, pc}
 80051ba:	bf00      	nop
 80051bc:	20000268 	.word	0x20000268
 80051c0:	2000026c 	.word	0x2000026c

080051c4 <__ssputs_r>:
 80051c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80051c8:	688e      	ldr	r6, [r1, #8]
 80051ca:	429e      	cmp	r6, r3
 80051cc:	4682      	mov	sl, r0
 80051ce:	460c      	mov	r4, r1
 80051d0:	4691      	mov	r9, r2
 80051d2:	4698      	mov	r8, r3
 80051d4:	d835      	bhi.n	8005242 <__ssputs_r+0x7e>
 80051d6:	898a      	ldrh	r2, [r1, #12]
 80051d8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80051dc:	d031      	beq.n	8005242 <__ssputs_r+0x7e>
 80051de:	6825      	ldr	r5, [r4, #0]
 80051e0:	6909      	ldr	r1, [r1, #16]
 80051e2:	1a6f      	subs	r7, r5, r1
 80051e4:	6965      	ldr	r5, [r4, #20]
 80051e6:	2302      	movs	r3, #2
 80051e8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80051ec:	fb95 f5f3 	sdiv	r5, r5, r3
 80051f0:	f108 0301 	add.w	r3, r8, #1
 80051f4:	443b      	add	r3, r7
 80051f6:	429d      	cmp	r5, r3
 80051f8:	bf38      	it	cc
 80051fa:	461d      	movcc	r5, r3
 80051fc:	0553      	lsls	r3, r2, #21
 80051fe:	d531      	bpl.n	8005264 <__ssputs_r+0xa0>
 8005200:	4629      	mov	r1, r5
 8005202:	f7ff ff81 	bl	8005108 <_malloc_r>
 8005206:	4606      	mov	r6, r0
 8005208:	b950      	cbnz	r0, 8005220 <__ssputs_r+0x5c>
 800520a:	230c      	movs	r3, #12
 800520c:	f8ca 3000 	str.w	r3, [sl]
 8005210:	89a3      	ldrh	r3, [r4, #12]
 8005212:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005216:	81a3      	strh	r3, [r4, #12]
 8005218:	f04f 30ff 	mov.w	r0, #4294967295
 800521c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005220:	463a      	mov	r2, r7
 8005222:	6921      	ldr	r1, [r4, #16]
 8005224:	f7ff fe50 	bl	8004ec8 <memcpy>
 8005228:	89a3      	ldrh	r3, [r4, #12]
 800522a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800522e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005232:	81a3      	strh	r3, [r4, #12]
 8005234:	6126      	str	r6, [r4, #16]
 8005236:	6165      	str	r5, [r4, #20]
 8005238:	443e      	add	r6, r7
 800523a:	1bed      	subs	r5, r5, r7
 800523c:	6026      	str	r6, [r4, #0]
 800523e:	60a5      	str	r5, [r4, #8]
 8005240:	4646      	mov	r6, r8
 8005242:	4546      	cmp	r6, r8
 8005244:	bf28      	it	cs
 8005246:	4646      	movcs	r6, r8
 8005248:	4632      	mov	r2, r6
 800524a:	4649      	mov	r1, r9
 800524c:	6820      	ldr	r0, [r4, #0]
 800524e:	f000 faaf 	bl	80057b0 <memmove>
 8005252:	68a3      	ldr	r3, [r4, #8]
 8005254:	1b9b      	subs	r3, r3, r6
 8005256:	60a3      	str	r3, [r4, #8]
 8005258:	6823      	ldr	r3, [r4, #0]
 800525a:	441e      	add	r6, r3
 800525c:	6026      	str	r6, [r4, #0]
 800525e:	2000      	movs	r0, #0
 8005260:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005264:	462a      	mov	r2, r5
 8005266:	f000 fabf 	bl	80057e8 <_realloc_r>
 800526a:	4606      	mov	r6, r0
 800526c:	2800      	cmp	r0, #0
 800526e:	d1e1      	bne.n	8005234 <__ssputs_r+0x70>
 8005270:	6921      	ldr	r1, [r4, #16]
 8005272:	4650      	mov	r0, sl
 8005274:	f7ff fefa 	bl	800506c <_free_r>
 8005278:	e7c7      	b.n	800520a <__ssputs_r+0x46>
	...

0800527c <_svfiprintf_r>:
 800527c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005280:	b09d      	sub	sp, #116	; 0x74
 8005282:	4680      	mov	r8, r0
 8005284:	9303      	str	r3, [sp, #12]
 8005286:	898b      	ldrh	r3, [r1, #12]
 8005288:	061c      	lsls	r4, r3, #24
 800528a:	460d      	mov	r5, r1
 800528c:	4616      	mov	r6, r2
 800528e:	d50f      	bpl.n	80052b0 <_svfiprintf_r+0x34>
 8005290:	690b      	ldr	r3, [r1, #16]
 8005292:	b96b      	cbnz	r3, 80052b0 <_svfiprintf_r+0x34>
 8005294:	2140      	movs	r1, #64	; 0x40
 8005296:	f7ff ff37 	bl	8005108 <_malloc_r>
 800529a:	6028      	str	r0, [r5, #0]
 800529c:	6128      	str	r0, [r5, #16]
 800529e:	b928      	cbnz	r0, 80052ac <_svfiprintf_r+0x30>
 80052a0:	230c      	movs	r3, #12
 80052a2:	f8c8 3000 	str.w	r3, [r8]
 80052a6:	f04f 30ff 	mov.w	r0, #4294967295
 80052aa:	e0c5      	b.n	8005438 <_svfiprintf_r+0x1bc>
 80052ac:	2340      	movs	r3, #64	; 0x40
 80052ae:	616b      	str	r3, [r5, #20]
 80052b0:	2300      	movs	r3, #0
 80052b2:	9309      	str	r3, [sp, #36]	; 0x24
 80052b4:	2320      	movs	r3, #32
 80052b6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80052ba:	2330      	movs	r3, #48	; 0x30
 80052bc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80052c0:	f04f 0b01 	mov.w	fp, #1
 80052c4:	4637      	mov	r7, r6
 80052c6:	463c      	mov	r4, r7
 80052c8:	f814 3b01 	ldrb.w	r3, [r4], #1
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d13c      	bne.n	800534a <_svfiprintf_r+0xce>
 80052d0:	ebb7 0a06 	subs.w	sl, r7, r6
 80052d4:	d00b      	beq.n	80052ee <_svfiprintf_r+0x72>
 80052d6:	4653      	mov	r3, sl
 80052d8:	4632      	mov	r2, r6
 80052da:	4629      	mov	r1, r5
 80052dc:	4640      	mov	r0, r8
 80052de:	f7ff ff71 	bl	80051c4 <__ssputs_r>
 80052e2:	3001      	adds	r0, #1
 80052e4:	f000 80a3 	beq.w	800542e <_svfiprintf_r+0x1b2>
 80052e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80052ea:	4453      	add	r3, sl
 80052ec:	9309      	str	r3, [sp, #36]	; 0x24
 80052ee:	783b      	ldrb	r3, [r7, #0]
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	f000 809c 	beq.w	800542e <_svfiprintf_r+0x1b2>
 80052f6:	2300      	movs	r3, #0
 80052f8:	f04f 32ff 	mov.w	r2, #4294967295
 80052fc:	9304      	str	r3, [sp, #16]
 80052fe:	9307      	str	r3, [sp, #28]
 8005300:	9205      	str	r2, [sp, #20]
 8005302:	9306      	str	r3, [sp, #24]
 8005304:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005308:	931a      	str	r3, [sp, #104]	; 0x68
 800530a:	2205      	movs	r2, #5
 800530c:	7821      	ldrb	r1, [r4, #0]
 800530e:	4850      	ldr	r0, [pc, #320]	; (8005450 <_svfiprintf_r+0x1d4>)
 8005310:	f7fa ff66 	bl	80001e0 <memchr>
 8005314:	1c67      	adds	r7, r4, #1
 8005316:	9b04      	ldr	r3, [sp, #16]
 8005318:	b9d8      	cbnz	r0, 8005352 <_svfiprintf_r+0xd6>
 800531a:	06d9      	lsls	r1, r3, #27
 800531c:	bf44      	itt	mi
 800531e:	2220      	movmi	r2, #32
 8005320:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8005324:	071a      	lsls	r2, r3, #28
 8005326:	bf44      	itt	mi
 8005328:	222b      	movmi	r2, #43	; 0x2b
 800532a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800532e:	7822      	ldrb	r2, [r4, #0]
 8005330:	2a2a      	cmp	r2, #42	; 0x2a
 8005332:	d016      	beq.n	8005362 <_svfiprintf_r+0xe6>
 8005334:	9a07      	ldr	r2, [sp, #28]
 8005336:	2100      	movs	r1, #0
 8005338:	200a      	movs	r0, #10
 800533a:	4627      	mov	r7, r4
 800533c:	3401      	adds	r4, #1
 800533e:	783b      	ldrb	r3, [r7, #0]
 8005340:	3b30      	subs	r3, #48	; 0x30
 8005342:	2b09      	cmp	r3, #9
 8005344:	d951      	bls.n	80053ea <_svfiprintf_r+0x16e>
 8005346:	b1c9      	cbz	r1, 800537c <_svfiprintf_r+0x100>
 8005348:	e011      	b.n	800536e <_svfiprintf_r+0xf2>
 800534a:	2b25      	cmp	r3, #37	; 0x25
 800534c:	d0c0      	beq.n	80052d0 <_svfiprintf_r+0x54>
 800534e:	4627      	mov	r7, r4
 8005350:	e7b9      	b.n	80052c6 <_svfiprintf_r+0x4a>
 8005352:	4a3f      	ldr	r2, [pc, #252]	; (8005450 <_svfiprintf_r+0x1d4>)
 8005354:	1a80      	subs	r0, r0, r2
 8005356:	fa0b f000 	lsl.w	r0, fp, r0
 800535a:	4318      	orrs	r0, r3
 800535c:	9004      	str	r0, [sp, #16]
 800535e:	463c      	mov	r4, r7
 8005360:	e7d3      	b.n	800530a <_svfiprintf_r+0x8e>
 8005362:	9a03      	ldr	r2, [sp, #12]
 8005364:	1d11      	adds	r1, r2, #4
 8005366:	6812      	ldr	r2, [r2, #0]
 8005368:	9103      	str	r1, [sp, #12]
 800536a:	2a00      	cmp	r2, #0
 800536c:	db01      	blt.n	8005372 <_svfiprintf_r+0xf6>
 800536e:	9207      	str	r2, [sp, #28]
 8005370:	e004      	b.n	800537c <_svfiprintf_r+0x100>
 8005372:	4252      	negs	r2, r2
 8005374:	f043 0302 	orr.w	r3, r3, #2
 8005378:	9207      	str	r2, [sp, #28]
 800537a:	9304      	str	r3, [sp, #16]
 800537c:	783b      	ldrb	r3, [r7, #0]
 800537e:	2b2e      	cmp	r3, #46	; 0x2e
 8005380:	d10e      	bne.n	80053a0 <_svfiprintf_r+0x124>
 8005382:	787b      	ldrb	r3, [r7, #1]
 8005384:	2b2a      	cmp	r3, #42	; 0x2a
 8005386:	f107 0101 	add.w	r1, r7, #1
 800538a:	d132      	bne.n	80053f2 <_svfiprintf_r+0x176>
 800538c:	9b03      	ldr	r3, [sp, #12]
 800538e:	1d1a      	adds	r2, r3, #4
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	9203      	str	r2, [sp, #12]
 8005394:	2b00      	cmp	r3, #0
 8005396:	bfb8      	it	lt
 8005398:	f04f 33ff 	movlt.w	r3, #4294967295
 800539c:	3702      	adds	r7, #2
 800539e:	9305      	str	r3, [sp, #20]
 80053a0:	4c2c      	ldr	r4, [pc, #176]	; (8005454 <_svfiprintf_r+0x1d8>)
 80053a2:	7839      	ldrb	r1, [r7, #0]
 80053a4:	2203      	movs	r2, #3
 80053a6:	4620      	mov	r0, r4
 80053a8:	f7fa ff1a 	bl	80001e0 <memchr>
 80053ac:	b138      	cbz	r0, 80053be <_svfiprintf_r+0x142>
 80053ae:	2340      	movs	r3, #64	; 0x40
 80053b0:	1b00      	subs	r0, r0, r4
 80053b2:	fa03 f000 	lsl.w	r0, r3, r0
 80053b6:	9b04      	ldr	r3, [sp, #16]
 80053b8:	4303      	orrs	r3, r0
 80053ba:	9304      	str	r3, [sp, #16]
 80053bc:	3701      	adds	r7, #1
 80053be:	7839      	ldrb	r1, [r7, #0]
 80053c0:	4825      	ldr	r0, [pc, #148]	; (8005458 <_svfiprintf_r+0x1dc>)
 80053c2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80053c6:	2206      	movs	r2, #6
 80053c8:	1c7e      	adds	r6, r7, #1
 80053ca:	f7fa ff09 	bl	80001e0 <memchr>
 80053ce:	2800      	cmp	r0, #0
 80053d0:	d035      	beq.n	800543e <_svfiprintf_r+0x1c2>
 80053d2:	4b22      	ldr	r3, [pc, #136]	; (800545c <_svfiprintf_r+0x1e0>)
 80053d4:	b9fb      	cbnz	r3, 8005416 <_svfiprintf_r+0x19a>
 80053d6:	9b03      	ldr	r3, [sp, #12]
 80053d8:	3307      	adds	r3, #7
 80053da:	f023 0307 	bic.w	r3, r3, #7
 80053de:	3308      	adds	r3, #8
 80053e0:	9303      	str	r3, [sp, #12]
 80053e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80053e4:	444b      	add	r3, r9
 80053e6:	9309      	str	r3, [sp, #36]	; 0x24
 80053e8:	e76c      	b.n	80052c4 <_svfiprintf_r+0x48>
 80053ea:	fb00 3202 	mla	r2, r0, r2, r3
 80053ee:	2101      	movs	r1, #1
 80053f0:	e7a3      	b.n	800533a <_svfiprintf_r+0xbe>
 80053f2:	2300      	movs	r3, #0
 80053f4:	9305      	str	r3, [sp, #20]
 80053f6:	4618      	mov	r0, r3
 80053f8:	240a      	movs	r4, #10
 80053fa:	460f      	mov	r7, r1
 80053fc:	3101      	adds	r1, #1
 80053fe:	783a      	ldrb	r2, [r7, #0]
 8005400:	3a30      	subs	r2, #48	; 0x30
 8005402:	2a09      	cmp	r2, #9
 8005404:	d903      	bls.n	800540e <_svfiprintf_r+0x192>
 8005406:	2b00      	cmp	r3, #0
 8005408:	d0ca      	beq.n	80053a0 <_svfiprintf_r+0x124>
 800540a:	9005      	str	r0, [sp, #20]
 800540c:	e7c8      	b.n	80053a0 <_svfiprintf_r+0x124>
 800540e:	fb04 2000 	mla	r0, r4, r0, r2
 8005412:	2301      	movs	r3, #1
 8005414:	e7f1      	b.n	80053fa <_svfiprintf_r+0x17e>
 8005416:	ab03      	add	r3, sp, #12
 8005418:	9300      	str	r3, [sp, #0]
 800541a:	462a      	mov	r2, r5
 800541c:	4b10      	ldr	r3, [pc, #64]	; (8005460 <_svfiprintf_r+0x1e4>)
 800541e:	a904      	add	r1, sp, #16
 8005420:	4640      	mov	r0, r8
 8005422:	f3af 8000 	nop.w
 8005426:	f1b0 3fff 	cmp.w	r0, #4294967295
 800542a:	4681      	mov	r9, r0
 800542c:	d1d9      	bne.n	80053e2 <_svfiprintf_r+0x166>
 800542e:	89ab      	ldrh	r3, [r5, #12]
 8005430:	065b      	lsls	r3, r3, #25
 8005432:	f53f af38 	bmi.w	80052a6 <_svfiprintf_r+0x2a>
 8005436:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005438:	b01d      	add	sp, #116	; 0x74
 800543a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800543e:	ab03      	add	r3, sp, #12
 8005440:	9300      	str	r3, [sp, #0]
 8005442:	462a      	mov	r2, r5
 8005444:	4b06      	ldr	r3, [pc, #24]	; (8005460 <_svfiprintf_r+0x1e4>)
 8005446:	a904      	add	r1, sp, #16
 8005448:	4640      	mov	r0, r8
 800544a:	f000 f881 	bl	8005550 <_printf_i>
 800544e:	e7ea      	b.n	8005426 <_svfiprintf_r+0x1aa>
 8005450:	08005af4 	.word	0x08005af4
 8005454:	08005afa 	.word	0x08005afa
 8005458:	08005afe 	.word	0x08005afe
 800545c:	00000000 	.word	0x00000000
 8005460:	080051c5 	.word	0x080051c5

08005464 <_printf_common>:
 8005464:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005468:	4691      	mov	r9, r2
 800546a:	461f      	mov	r7, r3
 800546c:	688a      	ldr	r2, [r1, #8]
 800546e:	690b      	ldr	r3, [r1, #16]
 8005470:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005474:	4293      	cmp	r3, r2
 8005476:	bfb8      	it	lt
 8005478:	4613      	movlt	r3, r2
 800547a:	f8c9 3000 	str.w	r3, [r9]
 800547e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005482:	4606      	mov	r6, r0
 8005484:	460c      	mov	r4, r1
 8005486:	b112      	cbz	r2, 800548e <_printf_common+0x2a>
 8005488:	3301      	adds	r3, #1
 800548a:	f8c9 3000 	str.w	r3, [r9]
 800548e:	6823      	ldr	r3, [r4, #0]
 8005490:	0699      	lsls	r1, r3, #26
 8005492:	bf42      	ittt	mi
 8005494:	f8d9 3000 	ldrmi.w	r3, [r9]
 8005498:	3302      	addmi	r3, #2
 800549a:	f8c9 3000 	strmi.w	r3, [r9]
 800549e:	6825      	ldr	r5, [r4, #0]
 80054a0:	f015 0506 	ands.w	r5, r5, #6
 80054a4:	d107      	bne.n	80054b6 <_printf_common+0x52>
 80054a6:	f104 0a19 	add.w	sl, r4, #25
 80054aa:	68e3      	ldr	r3, [r4, #12]
 80054ac:	f8d9 2000 	ldr.w	r2, [r9]
 80054b0:	1a9b      	subs	r3, r3, r2
 80054b2:	429d      	cmp	r5, r3
 80054b4:	db29      	blt.n	800550a <_printf_common+0xa6>
 80054b6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80054ba:	6822      	ldr	r2, [r4, #0]
 80054bc:	3300      	adds	r3, #0
 80054be:	bf18      	it	ne
 80054c0:	2301      	movne	r3, #1
 80054c2:	0692      	lsls	r2, r2, #26
 80054c4:	d42e      	bmi.n	8005524 <_printf_common+0xc0>
 80054c6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80054ca:	4639      	mov	r1, r7
 80054cc:	4630      	mov	r0, r6
 80054ce:	47c0      	blx	r8
 80054d0:	3001      	adds	r0, #1
 80054d2:	d021      	beq.n	8005518 <_printf_common+0xb4>
 80054d4:	6823      	ldr	r3, [r4, #0]
 80054d6:	68e5      	ldr	r5, [r4, #12]
 80054d8:	f8d9 2000 	ldr.w	r2, [r9]
 80054dc:	f003 0306 	and.w	r3, r3, #6
 80054e0:	2b04      	cmp	r3, #4
 80054e2:	bf08      	it	eq
 80054e4:	1aad      	subeq	r5, r5, r2
 80054e6:	68a3      	ldr	r3, [r4, #8]
 80054e8:	6922      	ldr	r2, [r4, #16]
 80054ea:	bf0c      	ite	eq
 80054ec:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80054f0:	2500      	movne	r5, #0
 80054f2:	4293      	cmp	r3, r2
 80054f4:	bfc4      	itt	gt
 80054f6:	1a9b      	subgt	r3, r3, r2
 80054f8:	18ed      	addgt	r5, r5, r3
 80054fa:	f04f 0900 	mov.w	r9, #0
 80054fe:	341a      	adds	r4, #26
 8005500:	454d      	cmp	r5, r9
 8005502:	d11b      	bne.n	800553c <_printf_common+0xd8>
 8005504:	2000      	movs	r0, #0
 8005506:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800550a:	2301      	movs	r3, #1
 800550c:	4652      	mov	r2, sl
 800550e:	4639      	mov	r1, r7
 8005510:	4630      	mov	r0, r6
 8005512:	47c0      	blx	r8
 8005514:	3001      	adds	r0, #1
 8005516:	d103      	bne.n	8005520 <_printf_common+0xbc>
 8005518:	f04f 30ff 	mov.w	r0, #4294967295
 800551c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005520:	3501      	adds	r5, #1
 8005522:	e7c2      	b.n	80054aa <_printf_common+0x46>
 8005524:	18e1      	adds	r1, r4, r3
 8005526:	1c5a      	adds	r2, r3, #1
 8005528:	2030      	movs	r0, #48	; 0x30
 800552a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800552e:	4422      	add	r2, r4
 8005530:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005534:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005538:	3302      	adds	r3, #2
 800553a:	e7c4      	b.n	80054c6 <_printf_common+0x62>
 800553c:	2301      	movs	r3, #1
 800553e:	4622      	mov	r2, r4
 8005540:	4639      	mov	r1, r7
 8005542:	4630      	mov	r0, r6
 8005544:	47c0      	blx	r8
 8005546:	3001      	adds	r0, #1
 8005548:	d0e6      	beq.n	8005518 <_printf_common+0xb4>
 800554a:	f109 0901 	add.w	r9, r9, #1
 800554e:	e7d7      	b.n	8005500 <_printf_common+0x9c>

08005550 <_printf_i>:
 8005550:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005554:	4617      	mov	r7, r2
 8005556:	7e0a      	ldrb	r2, [r1, #24]
 8005558:	b085      	sub	sp, #20
 800555a:	2a6e      	cmp	r2, #110	; 0x6e
 800555c:	4698      	mov	r8, r3
 800555e:	4606      	mov	r6, r0
 8005560:	460c      	mov	r4, r1
 8005562:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005564:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8005568:	f000 80bc 	beq.w	80056e4 <_printf_i+0x194>
 800556c:	d81a      	bhi.n	80055a4 <_printf_i+0x54>
 800556e:	2a63      	cmp	r2, #99	; 0x63
 8005570:	d02e      	beq.n	80055d0 <_printf_i+0x80>
 8005572:	d80a      	bhi.n	800558a <_printf_i+0x3a>
 8005574:	2a00      	cmp	r2, #0
 8005576:	f000 80c8 	beq.w	800570a <_printf_i+0x1ba>
 800557a:	2a58      	cmp	r2, #88	; 0x58
 800557c:	f000 808a 	beq.w	8005694 <_printf_i+0x144>
 8005580:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005584:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8005588:	e02a      	b.n	80055e0 <_printf_i+0x90>
 800558a:	2a64      	cmp	r2, #100	; 0x64
 800558c:	d001      	beq.n	8005592 <_printf_i+0x42>
 800558e:	2a69      	cmp	r2, #105	; 0x69
 8005590:	d1f6      	bne.n	8005580 <_printf_i+0x30>
 8005592:	6821      	ldr	r1, [r4, #0]
 8005594:	681a      	ldr	r2, [r3, #0]
 8005596:	f011 0f80 	tst.w	r1, #128	; 0x80
 800559a:	d023      	beq.n	80055e4 <_printf_i+0x94>
 800559c:	1d11      	adds	r1, r2, #4
 800559e:	6019      	str	r1, [r3, #0]
 80055a0:	6813      	ldr	r3, [r2, #0]
 80055a2:	e027      	b.n	80055f4 <_printf_i+0xa4>
 80055a4:	2a73      	cmp	r2, #115	; 0x73
 80055a6:	f000 80b4 	beq.w	8005712 <_printf_i+0x1c2>
 80055aa:	d808      	bhi.n	80055be <_printf_i+0x6e>
 80055ac:	2a6f      	cmp	r2, #111	; 0x6f
 80055ae:	d02a      	beq.n	8005606 <_printf_i+0xb6>
 80055b0:	2a70      	cmp	r2, #112	; 0x70
 80055b2:	d1e5      	bne.n	8005580 <_printf_i+0x30>
 80055b4:	680a      	ldr	r2, [r1, #0]
 80055b6:	f042 0220 	orr.w	r2, r2, #32
 80055ba:	600a      	str	r2, [r1, #0]
 80055bc:	e003      	b.n	80055c6 <_printf_i+0x76>
 80055be:	2a75      	cmp	r2, #117	; 0x75
 80055c0:	d021      	beq.n	8005606 <_printf_i+0xb6>
 80055c2:	2a78      	cmp	r2, #120	; 0x78
 80055c4:	d1dc      	bne.n	8005580 <_printf_i+0x30>
 80055c6:	2278      	movs	r2, #120	; 0x78
 80055c8:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 80055cc:	496e      	ldr	r1, [pc, #440]	; (8005788 <_printf_i+0x238>)
 80055ce:	e064      	b.n	800569a <_printf_i+0x14a>
 80055d0:	681a      	ldr	r2, [r3, #0]
 80055d2:	f101 0542 	add.w	r5, r1, #66	; 0x42
 80055d6:	1d11      	adds	r1, r2, #4
 80055d8:	6019      	str	r1, [r3, #0]
 80055da:	6813      	ldr	r3, [r2, #0]
 80055dc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80055e0:	2301      	movs	r3, #1
 80055e2:	e0a3      	b.n	800572c <_printf_i+0x1dc>
 80055e4:	f011 0f40 	tst.w	r1, #64	; 0x40
 80055e8:	f102 0104 	add.w	r1, r2, #4
 80055ec:	6019      	str	r1, [r3, #0]
 80055ee:	d0d7      	beq.n	80055a0 <_printf_i+0x50>
 80055f0:	f9b2 3000 	ldrsh.w	r3, [r2]
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	da03      	bge.n	8005600 <_printf_i+0xb0>
 80055f8:	222d      	movs	r2, #45	; 0x2d
 80055fa:	425b      	negs	r3, r3
 80055fc:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8005600:	4962      	ldr	r1, [pc, #392]	; (800578c <_printf_i+0x23c>)
 8005602:	220a      	movs	r2, #10
 8005604:	e017      	b.n	8005636 <_printf_i+0xe6>
 8005606:	6820      	ldr	r0, [r4, #0]
 8005608:	6819      	ldr	r1, [r3, #0]
 800560a:	f010 0f80 	tst.w	r0, #128	; 0x80
 800560e:	d003      	beq.n	8005618 <_printf_i+0xc8>
 8005610:	1d08      	adds	r0, r1, #4
 8005612:	6018      	str	r0, [r3, #0]
 8005614:	680b      	ldr	r3, [r1, #0]
 8005616:	e006      	b.n	8005626 <_printf_i+0xd6>
 8005618:	f010 0f40 	tst.w	r0, #64	; 0x40
 800561c:	f101 0004 	add.w	r0, r1, #4
 8005620:	6018      	str	r0, [r3, #0]
 8005622:	d0f7      	beq.n	8005614 <_printf_i+0xc4>
 8005624:	880b      	ldrh	r3, [r1, #0]
 8005626:	4959      	ldr	r1, [pc, #356]	; (800578c <_printf_i+0x23c>)
 8005628:	2a6f      	cmp	r2, #111	; 0x6f
 800562a:	bf14      	ite	ne
 800562c:	220a      	movne	r2, #10
 800562e:	2208      	moveq	r2, #8
 8005630:	2000      	movs	r0, #0
 8005632:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8005636:	6865      	ldr	r5, [r4, #4]
 8005638:	60a5      	str	r5, [r4, #8]
 800563a:	2d00      	cmp	r5, #0
 800563c:	f2c0 809c 	blt.w	8005778 <_printf_i+0x228>
 8005640:	6820      	ldr	r0, [r4, #0]
 8005642:	f020 0004 	bic.w	r0, r0, #4
 8005646:	6020      	str	r0, [r4, #0]
 8005648:	2b00      	cmp	r3, #0
 800564a:	d13f      	bne.n	80056cc <_printf_i+0x17c>
 800564c:	2d00      	cmp	r5, #0
 800564e:	f040 8095 	bne.w	800577c <_printf_i+0x22c>
 8005652:	4675      	mov	r5, lr
 8005654:	2a08      	cmp	r2, #8
 8005656:	d10b      	bne.n	8005670 <_printf_i+0x120>
 8005658:	6823      	ldr	r3, [r4, #0]
 800565a:	07da      	lsls	r2, r3, #31
 800565c:	d508      	bpl.n	8005670 <_printf_i+0x120>
 800565e:	6923      	ldr	r3, [r4, #16]
 8005660:	6862      	ldr	r2, [r4, #4]
 8005662:	429a      	cmp	r2, r3
 8005664:	bfde      	ittt	le
 8005666:	2330      	movle	r3, #48	; 0x30
 8005668:	f805 3c01 	strble.w	r3, [r5, #-1]
 800566c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005670:	ebae 0305 	sub.w	r3, lr, r5
 8005674:	6123      	str	r3, [r4, #16]
 8005676:	f8cd 8000 	str.w	r8, [sp]
 800567a:	463b      	mov	r3, r7
 800567c:	aa03      	add	r2, sp, #12
 800567e:	4621      	mov	r1, r4
 8005680:	4630      	mov	r0, r6
 8005682:	f7ff feef 	bl	8005464 <_printf_common>
 8005686:	3001      	adds	r0, #1
 8005688:	d155      	bne.n	8005736 <_printf_i+0x1e6>
 800568a:	f04f 30ff 	mov.w	r0, #4294967295
 800568e:	b005      	add	sp, #20
 8005690:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005694:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8005698:	493c      	ldr	r1, [pc, #240]	; (800578c <_printf_i+0x23c>)
 800569a:	6822      	ldr	r2, [r4, #0]
 800569c:	6818      	ldr	r0, [r3, #0]
 800569e:	f012 0f80 	tst.w	r2, #128	; 0x80
 80056a2:	f100 0504 	add.w	r5, r0, #4
 80056a6:	601d      	str	r5, [r3, #0]
 80056a8:	d001      	beq.n	80056ae <_printf_i+0x15e>
 80056aa:	6803      	ldr	r3, [r0, #0]
 80056ac:	e002      	b.n	80056b4 <_printf_i+0x164>
 80056ae:	0655      	lsls	r5, r2, #25
 80056b0:	d5fb      	bpl.n	80056aa <_printf_i+0x15a>
 80056b2:	8803      	ldrh	r3, [r0, #0]
 80056b4:	07d0      	lsls	r0, r2, #31
 80056b6:	bf44      	itt	mi
 80056b8:	f042 0220 	orrmi.w	r2, r2, #32
 80056bc:	6022      	strmi	r2, [r4, #0]
 80056be:	b91b      	cbnz	r3, 80056c8 <_printf_i+0x178>
 80056c0:	6822      	ldr	r2, [r4, #0]
 80056c2:	f022 0220 	bic.w	r2, r2, #32
 80056c6:	6022      	str	r2, [r4, #0]
 80056c8:	2210      	movs	r2, #16
 80056ca:	e7b1      	b.n	8005630 <_printf_i+0xe0>
 80056cc:	4675      	mov	r5, lr
 80056ce:	fbb3 f0f2 	udiv	r0, r3, r2
 80056d2:	fb02 3310 	mls	r3, r2, r0, r3
 80056d6:	5ccb      	ldrb	r3, [r1, r3]
 80056d8:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80056dc:	4603      	mov	r3, r0
 80056de:	2800      	cmp	r0, #0
 80056e0:	d1f5      	bne.n	80056ce <_printf_i+0x17e>
 80056e2:	e7b7      	b.n	8005654 <_printf_i+0x104>
 80056e4:	6808      	ldr	r0, [r1, #0]
 80056e6:	681a      	ldr	r2, [r3, #0]
 80056e8:	6949      	ldr	r1, [r1, #20]
 80056ea:	f010 0f80 	tst.w	r0, #128	; 0x80
 80056ee:	d004      	beq.n	80056fa <_printf_i+0x1aa>
 80056f0:	1d10      	adds	r0, r2, #4
 80056f2:	6018      	str	r0, [r3, #0]
 80056f4:	6813      	ldr	r3, [r2, #0]
 80056f6:	6019      	str	r1, [r3, #0]
 80056f8:	e007      	b.n	800570a <_printf_i+0x1ba>
 80056fa:	f010 0f40 	tst.w	r0, #64	; 0x40
 80056fe:	f102 0004 	add.w	r0, r2, #4
 8005702:	6018      	str	r0, [r3, #0]
 8005704:	6813      	ldr	r3, [r2, #0]
 8005706:	d0f6      	beq.n	80056f6 <_printf_i+0x1a6>
 8005708:	8019      	strh	r1, [r3, #0]
 800570a:	2300      	movs	r3, #0
 800570c:	6123      	str	r3, [r4, #16]
 800570e:	4675      	mov	r5, lr
 8005710:	e7b1      	b.n	8005676 <_printf_i+0x126>
 8005712:	681a      	ldr	r2, [r3, #0]
 8005714:	1d11      	adds	r1, r2, #4
 8005716:	6019      	str	r1, [r3, #0]
 8005718:	6815      	ldr	r5, [r2, #0]
 800571a:	6862      	ldr	r2, [r4, #4]
 800571c:	2100      	movs	r1, #0
 800571e:	4628      	mov	r0, r5
 8005720:	f7fa fd5e 	bl	80001e0 <memchr>
 8005724:	b108      	cbz	r0, 800572a <_printf_i+0x1da>
 8005726:	1b40      	subs	r0, r0, r5
 8005728:	6060      	str	r0, [r4, #4]
 800572a:	6863      	ldr	r3, [r4, #4]
 800572c:	6123      	str	r3, [r4, #16]
 800572e:	2300      	movs	r3, #0
 8005730:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005734:	e79f      	b.n	8005676 <_printf_i+0x126>
 8005736:	6923      	ldr	r3, [r4, #16]
 8005738:	462a      	mov	r2, r5
 800573a:	4639      	mov	r1, r7
 800573c:	4630      	mov	r0, r6
 800573e:	47c0      	blx	r8
 8005740:	3001      	adds	r0, #1
 8005742:	d0a2      	beq.n	800568a <_printf_i+0x13a>
 8005744:	6823      	ldr	r3, [r4, #0]
 8005746:	079b      	lsls	r3, r3, #30
 8005748:	d507      	bpl.n	800575a <_printf_i+0x20a>
 800574a:	2500      	movs	r5, #0
 800574c:	f104 0919 	add.w	r9, r4, #25
 8005750:	68e3      	ldr	r3, [r4, #12]
 8005752:	9a03      	ldr	r2, [sp, #12]
 8005754:	1a9b      	subs	r3, r3, r2
 8005756:	429d      	cmp	r5, r3
 8005758:	db05      	blt.n	8005766 <_printf_i+0x216>
 800575a:	68e0      	ldr	r0, [r4, #12]
 800575c:	9b03      	ldr	r3, [sp, #12]
 800575e:	4298      	cmp	r0, r3
 8005760:	bfb8      	it	lt
 8005762:	4618      	movlt	r0, r3
 8005764:	e793      	b.n	800568e <_printf_i+0x13e>
 8005766:	2301      	movs	r3, #1
 8005768:	464a      	mov	r2, r9
 800576a:	4639      	mov	r1, r7
 800576c:	4630      	mov	r0, r6
 800576e:	47c0      	blx	r8
 8005770:	3001      	adds	r0, #1
 8005772:	d08a      	beq.n	800568a <_printf_i+0x13a>
 8005774:	3501      	adds	r5, #1
 8005776:	e7eb      	b.n	8005750 <_printf_i+0x200>
 8005778:	2b00      	cmp	r3, #0
 800577a:	d1a7      	bne.n	80056cc <_printf_i+0x17c>
 800577c:	780b      	ldrb	r3, [r1, #0]
 800577e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005782:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005786:	e765      	b.n	8005654 <_printf_i+0x104>
 8005788:	08005b16 	.word	0x08005b16
 800578c:	08005b05 	.word	0x08005b05

08005790 <_sbrk_r>:
 8005790:	b538      	push	{r3, r4, r5, lr}
 8005792:	4c06      	ldr	r4, [pc, #24]	; (80057ac <_sbrk_r+0x1c>)
 8005794:	2300      	movs	r3, #0
 8005796:	4605      	mov	r5, r0
 8005798:	4608      	mov	r0, r1
 800579a:	6023      	str	r3, [r4, #0]
 800579c:	f000 f854 	bl	8005848 <_sbrk>
 80057a0:	1c43      	adds	r3, r0, #1
 80057a2:	d102      	bne.n	80057aa <_sbrk_r+0x1a>
 80057a4:	6823      	ldr	r3, [r4, #0]
 80057a6:	b103      	cbz	r3, 80057aa <_sbrk_r+0x1a>
 80057a8:	602b      	str	r3, [r5, #0]
 80057aa:	bd38      	pop	{r3, r4, r5, pc}
 80057ac:	200010f4 	.word	0x200010f4

080057b0 <memmove>:
 80057b0:	4288      	cmp	r0, r1
 80057b2:	b510      	push	{r4, lr}
 80057b4:	eb01 0302 	add.w	r3, r1, r2
 80057b8:	d803      	bhi.n	80057c2 <memmove+0x12>
 80057ba:	1e42      	subs	r2, r0, #1
 80057bc:	4299      	cmp	r1, r3
 80057be:	d10c      	bne.n	80057da <memmove+0x2a>
 80057c0:	bd10      	pop	{r4, pc}
 80057c2:	4298      	cmp	r0, r3
 80057c4:	d2f9      	bcs.n	80057ba <memmove+0xa>
 80057c6:	1881      	adds	r1, r0, r2
 80057c8:	1ad2      	subs	r2, r2, r3
 80057ca:	42d3      	cmn	r3, r2
 80057cc:	d100      	bne.n	80057d0 <memmove+0x20>
 80057ce:	bd10      	pop	{r4, pc}
 80057d0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80057d4:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80057d8:	e7f7      	b.n	80057ca <memmove+0x1a>
 80057da:	f811 4b01 	ldrb.w	r4, [r1], #1
 80057de:	f802 4f01 	strb.w	r4, [r2, #1]!
 80057e2:	e7eb      	b.n	80057bc <memmove+0xc>

080057e4 <__malloc_lock>:
 80057e4:	4770      	bx	lr

080057e6 <__malloc_unlock>:
 80057e6:	4770      	bx	lr

080057e8 <_realloc_r>:
 80057e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80057ea:	4607      	mov	r7, r0
 80057ec:	4614      	mov	r4, r2
 80057ee:	460e      	mov	r6, r1
 80057f0:	b921      	cbnz	r1, 80057fc <_realloc_r+0x14>
 80057f2:	4611      	mov	r1, r2
 80057f4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80057f8:	f7ff bc86 	b.w	8005108 <_malloc_r>
 80057fc:	b922      	cbnz	r2, 8005808 <_realloc_r+0x20>
 80057fe:	f7ff fc35 	bl	800506c <_free_r>
 8005802:	4625      	mov	r5, r4
 8005804:	4628      	mov	r0, r5
 8005806:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005808:	f000 f814 	bl	8005834 <_malloc_usable_size_r>
 800580c:	4284      	cmp	r4, r0
 800580e:	d90f      	bls.n	8005830 <_realloc_r+0x48>
 8005810:	4621      	mov	r1, r4
 8005812:	4638      	mov	r0, r7
 8005814:	f7ff fc78 	bl	8005108 <_malloc_r>
 8005818:	4605      	mov	r5, r0
 800581a:	2800      	cmp	r0, #0
 800581c:	d0f2      	beq.n	8005804 <_realloc_r+0x1c>
 800581e:	4631      	mov	r1, r6
 8005820:	4622      	mov	r2, r4
 8005822:	f7ff fb51 	bl	8004ec8 <memcpy>
 8005826:	4631      	mov	r1, r6
 8005828:	4638      	mov	r0, r7
 800582a:	f7ff fc1f 	bl	800506c <_free_r>
 800582e:	e7e9      	b.n	8005804 <_realloc_r+0x1c>
 8005830:	4635      	mov	r5, r6
 8005832:	e7e7      	b.n	8005804 <_realloc_r+0x1c>

08005834 <_malloc_usable_size_r>:
 8005834:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8005838:	2800      	cmp	r0, #0
 800583a:	f1a0 0004 	sub.w	r0, r0, #4
 800583e:	bfbc      	itt	lt
 8005840:	580b      	ldrlt	r3, [r1, r0]
 8005842:	18c0      	addlt	r0, r0, r3
 8005844:	4770      	bx	lr
	...

08005848 <_sbrk>:
 8005848:	4b04      	ldr	r3, [pc, #16]	; (800585c <_sbrk+0x14>)
 800584a:	6819      	ldr	r1, [r3, #0]
 800584c:	4602      	mov	r2, r0
 800584e:	b909      	cbnz	r1, 8005854 <_sbrk+0xc>
 8005850:	4903      	ldr	r1, [pc, #12]	; (8005860 <_sbrk+0x18>)
 8005852:	6019      	str	r1, [r3, #0]
 8005854:	6818      	ldr	r0, [r3, #0]
 8005856:	4402      	add	r2, r0
 8005858:	601a      	str	r2, [r3, #0]
 800585a:	4770      	bx	lr
 800585c:	20000270 	.word	0x20000270
 8005860:	200010f8 	.word	0x200010f8

08005864 <_init>:
 8005864:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005866:	bf00      	nop
 8005868:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800586a:	bc08      	pop	{r3}
 800586c:	469e      	mov	lr, r3
 800586e:	4770      	bx	lr

08005870 <_fini>:
 8005870:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005872:	bf00      	nop
 8005874:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005876:	bc08      	pop	{r3}
 8005878:	469e      	mov	lr, r3
 800587a:	4770      	bx	lr
