,design,design_name,config,runtime,DIEAREA_mm^2,CellPer_mm^2,(Cell/mm^2)/Core_Util,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,suggested_clock_frequency,suggested_clock_period,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
0,/openLANE_flow/designs/ibex_wrapper,ibex_wrapper,18-12_18-19,0h17m59s,1.364199,18089.736174854257,72358.94469941703,26,1011.35,24678,0,0,0,0,0,0,19,71,0,-1,1857600,208079,-6.39,-6.58,-6.39,-10.35,-6.35,-18507.53,-18696.52,-18507.53,-24141.48,-16590.6,1572235220,0.0,26.8,28.62,4.86,2.06,0.0,24621,24738,1971,2088,0,0,0,24678,684,0,393,756,2425,772,390,6022,1994,2004,61,846,17210,181,18237,61.16207951070336,16.35,10,1,5,25,1,153.6,153.18,0.4,0,sky130_fd_sc_hd,8,3
