#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1b0cc90 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1b0c910 .scope module, "tb" "tb" 3 30;
 .timescale -12 -12;
L_0x1b225d0 .functor NOT 1, L_0x1b4d3f0, C4<0>, C4<0>, C4<0>;
L_0x1b4d1a0 .functor XOR 2, L_0x1b4cfb0, L_0x1b4d100, C4<00>, C4<00>;
L_0x1b4d2e0 .functor XOR 2, L_0x1b4d1a0, L_0x1b4d210, C4<00>, C4<00>;
v0x1b4b7e0_0 .net *"_ivl_10", 1 0, L_0x1b4d210;  1 drivers
v0x1b4b8e0_0 .net *"_ivl_12", 1 0, L_0x1b4d2e0;  1 drivers
v0x1b4b9c0_0 .net *"_ivl_2", 1 0, L_0x1b4cef0;  1 drivers
v0x1b4ba80_0 .net *"_ivl_4", 1 0, L_0x1b4cfb0;  1 drivers
v0x1b4bb60_0 .net *"_ivl_6", 1 0, L_0x1b4d100;  1 drivers
v0x1b4bc90_0 .net *"_ivl_8", 1 0, L_0x1b4d1a0;  1 drivers
v0x1b4bd70_0 .net "a", 0 0, v0x1b4a590_0;  1 drivers
v0x1b4bea0_0 .net "b", 0 0, v0x1b4a650_0;  1 drivers
v0x1b4bfd0_0 .var "clk", 0 0;
v0x1b4c100_0 .net "cout_dut", 0 0, L_0x1b4ce10;  1 drivers
v0x1b4c1d0_0 .net "cout_ref", 0 0, L_0x1b4c740;  1 drivers
v0x1b4c2a0_0 .var/2u "stats1", 223 0;
v0x1b4c340_0 .var/2u "strobe", 0 0;
v0x1b4c3e0_0 .net "sum_dut", 0 0, L_0x1b4cd10;  1 drivers
v0x1b4c4b0_0 .net "sum_ref", 0 0, L_0x1b4c7e0;  1 drivers
v0x1b4c580_0 .net "tb_match", 0 0, L_0x1b4d3f0;  1 drivers
v0x1b4c620_0 .net "tb_mismatch", 0 0, L_0x1b225d0;  1 drivers
L_0x1b4cef0 .concat [ 1 1 0 0], L_0x1b4c740, L_0x1b4c7e0;
L_0x1b4cfb0 .concat [ 1 1 0 0], L_0x1b4c740, L_0x1b4c7e0;
L_0x1b4d100 .concat [ 1 1 0 0], L_0x1b4ce10, L_0x1b4cd10;
L_0x1b4d210 .concat [ 1 1 0 0], L_0x1b4c740, L_0x1b4c7e0;
L_0x1b4d3f0 .cmp/eeq 2, L_0x1b4cef0, L_0x1b4d2e0;
S_0x1b19ac0 .scope module, "good1" "reference_module" 3 75, 3 4 0, S_0x1b0c910;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "cout";
L_0x7f0ef4294060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1b16770_0 .net *"_ivl_10", 0 0, L_0x7f0ef4294060;  1 drivers
v0x1b16810_0 .net *"_ivl_11", 1 0, L_0x1b4cac0;  1 drivers
v0x1b49ca0_0 .net *"_ivl_3", 1 0, L_0x1b4c880;  1 drivers
L_0x7f0ef4294018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1b49d60_0 .net *"_ivl_6", 0 0, L_0x7f0ef4294018;  1 drivers
v0x1b49e40_0 .net *"_ivl_7", 1 0, L_0x1b4c970;  1 drivers
v0x1b49f70_0 .net "a", 0 0, v0x1b4a590_0;  alias, 1 drivers
v0x1b4a030_0 .net "b", 0 0, v0x1b4a650_0;  alias, 1 drivers
v0x1b4a0f0_0 .net "cout", 0 0, L_0x1b4c740;  alias, 1 drivers
v0x1b4a1b0_0 .net "sum", 0 0, L_0x1b4c7e0;  alias, 1 drivers
L_0x1b4c740 .part L_0x1b4cac0, 1, 1;
L_0x1b4c7e0 .part L_0x1b4cac0, 0, 1;
L_0x1b4c880 .concat [ 1 1 0 0], v0x1b4a590_0, L_0x7f0ef4294018;
L_0x1b4c970 .concat [ 1 1 0 0], v0x1b4a650_0, L_0x7f0ef4294060;
L_0x1b4cac0 .arith/sum 2, L_0x1b4c880, L_0x1b4c970;
S_0x1b4a380 .scope module, "stim1" "stimulus_gen" 3 70, 3 16 0, S_0x1b0c910;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
v0x1b4a590_0 .var "a", 0 0;
v0x1b4a650_0 .var "b", 0 0;
v0x1b4a6f0_0 .net "clk", 0 0, v0x1b4bfd0_0;  1 drivers
E_0x1b1e3b0 .event negedge, v0x1b4a6f0_0;
E_0x1b1e860/0 .event negedge, v0x1b4a6f0_0;
E_0x1b1e860/1 .event posedge, v0x1b4a6f0_0;
E_0x1b1e860 .event/or E_0x1b1e860/0, E_0x1b1e860/1;
S_0x1b4a7d0 .scope module, "top_module1" "top_module" 3 81, 4 1 0, S_0x1b0c910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "cout";
L_0x1b4cd10 .functor BUFZ 1, L_0x1b17020, C4<0>, C4<0>, C4<0>;
L_0x1b4ce10 .functor BUFZ 1, L_0x1b4cc50, C4<0>, C4<0>, C4<0>;
v0x1b4b0d0_0 .net "a", 0 0, v0x1b4a590_0;  alias, 1 drivers
v0x1b4b190_0 .net "b", 0 0, v0x1b4a650_0;  alias, 1 drivers
v0x1b4b250_0 .net "cout", 0 0, L_0x1b4ce10;  alias, 1 drivers
v0x1b4b2f0_0 .net "sum", 0 0, L_0x1b4cd10;  alias, 1 drivers
v0x1b4b390_0 .net "x1", 0 0, L_0x1b17020;  1 drivers
v0x1b4b480_0 .net "y1", 0 0, L_0x1b4cc50;  1 drivers
S_0x1b4aa70 .scope module, "ha_inst" "half_adder" 4 12, 4 24 0, S_0x1b4a7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "cout";
L_0x1b17020 .functor XOR 1, v0x1b4a590_0, v0x1b4a650_0, C4<0>, C4<0>;
L_0x1b4cc50 .functor AND 1, v0x1b4a590_0, v0x1b4a650_0, C4<1>, C4<1>;
v0x1b4ad10_0 .net "a", 0 0, v0x1b4a590_0;  alias, 1 drivers
v0x1b4ae00_0 .net "b", 0 0, v0x1b4a650_0;  alias, 1 drivers
v0x1b4af10_0 .net "cout", 0 0, L_0x1b4cc50;  alias, 1 drivers
v0x1b4afb0_0 .net "sum", 0 0, L_0x1b17020;  alias, 1 drivers
S_0x1b4b5c0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 89, 3 89 0, S_0x1b0c910;
 .timescale -12 -12;
E_0x1b1e600 .event anyedge, v0x1b4c340_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1b4c340_0;
    %nor/r;
    %assign/vec4 v0x1b4c340_0, 0;
    %wait E_0x1b1e600;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1b4a380;
T_1 ;
    %wait E_0x1b1e860;
    %vpi_func 3 22 "$random" 32 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x1b4a650_0, 0;
    %assign/vec4 v0x1b4a590_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1b4a380;
T_2 ;
    %pushi/vec4 100, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b1e3b0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 26 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x1b0c910;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b4bfd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b4c340_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1b0c910;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x1b4bfd0_0;
    %inv;
    %store/vec4 v0x1b4bfd0_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x1b0c910;
T_5 ;
    %vpi_call/w 3 62 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 63 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1b4a6f0_0, v0x1b4c620_0, v0x1b4bd70_0, v0x1b4bea0_0, v0x1b4c4b0_0, v0x1b4c3e0_0, v0x1b4c1d0_0, v0x1b4c100_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1b0c910;
T_6 ;
    %load/vec4 v0x1b4c2a0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x1b4c2a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b4c2a0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 98 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 99 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_6.1 ;
    %load/vec4 v0x1b4c2a0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x1b4c2a0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1b4c2a0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 100 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "cout", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.3;
T_6.2 ;
    %vpi_call/w 3 101 "$display", "Hint: Output '%s' has no mismatches.", "cout" {0 0 0};
T_6.3 ;
    %load/vec4 v0x1b4c2a0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1b4c2a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 103 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 104 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1b4c2a0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1b4c2a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 105 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x1b0c910;
T_7 ;
    %wait E_0x1b1e860;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b4c2a0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b4c2a0_0, 4, 32;
    %load/vec4 v0x1b4c580_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x1b4c2a0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 116 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b4c2a0_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b4c2a0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b4c2a0_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x1b4c4b0_0;
    %load/vec4 v0x1b4c4b0_0;
    %load/vec4 v0x1b4c3e0_0;
    %xor;
    %load/vec4 v0x1b4c4b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x1b4c2a0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 120 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b4c2a0_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x1b4c2a0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b4c2a0_0, 4, 32;
T_7.4 ;
    %load/vec4 v0x1b4c1d0_0;
    %load/vec4 v0x1b4c1d0_0;
    %load/vec4 v0x1b4c100_0;
    %xor;
    %load/vec4 v0x1b4c1d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.8, 6;
    %load/vec4 v0x1b4c2a0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %vpi_func 3 123 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b4c2a0_0, 4, 32;
T_7.10 ;
    %load/vec4 v0x1b4c2a0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b4c2a0_0, 4, 32;
T_7.8 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/hadd/hadd_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/human/hadd/iter0/response27/top_module.sv";
