Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/Users/Micro/Downloads/PBL-SD-2018.2-1-master/PBL-SD-2018.2-1-master/project/ --output-directory=C:/Users/Micro/Downloads/PBL-SD-2018.2-1-master/PBL-SD-2018.2-1-master/project/Nios/ --report-file=bsf:C:/Users/Micro/Downloads/PBL-SD-2018.2-1-master/PBL-SD-2018.2-1-master/project/Nios.bsf --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE6E22C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=C:/Users/Micro/Downloads/PBL-SD-2018.2-1-master/PBL-SD-2018.2-1-master/project/Nios.qsys
Progress: Loading project/Nios.qsys
Progress: Reading input file
Progress: Adding Clk [clock_source 13.1]
Progress: Parameterizing module Clk
Progress: Adding memory [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module memory
Progress: Adding Nios [altera_nios2_qsys 13.1]
Progress: Parameterizing module Nios
Progress: Adding Jtag [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module Jtag
Progress: Adding led1 [altera_avalon_pio 13.1]
Progress: Parameterizing module led1
Progress: Adding pushbuton1 [altera_avalon_pio 13.1]
Progress: Parameterizing module pushbuton1
Progress: Adding LCD_0 [LCD 1.0]
Progress: Parameterizing module LCD_0
Progress: Adding led2 [altera_avalon_pio 13.1]
Progress: Parameterizing module led2
Progress: Adding led3 [altera_avalon_pio 13.1]
Progress: Parameterizing module led3
Progress: Adding led4 [altera_avalon_pio 13.1]
Progress: Parameterizing module led4
Progress: Adding led5 [altera_avalon_pio 13.1]
Progress: Parameterizing module led5
Progress: Adding pushbuton2 [altera_avalon_pio 13.1]
Progress: Parameterizing module pushbuton2
Progress: Adding pushbuton3 [altera_avalon_pio 13.1]
Progress: Parameterizing module pushbuton3
Progress: Adding pushbuton4 [altera_avalon_pio 13.1]
Progress: Parameterizing module pushbuton4
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Nios.pushbuton1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Nios.pushbuton2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Nios.pushbuton3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Nios.pushbuton4: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/Users/Micro/Downloads/PBL-SD-2018.2-1-master/PBL-SD-2018.2-1-master/project/ --output-directory=C:/Users/Micro/Downloads/PBL-SD-2018.2-1-master/PBL-SD-2018.2-1-master/project/Nios/synthesis/ --file-set=QUARTUS_SYNTH --report-file=html:C:/Users/Micro/Downloads/PBL-SD-2018.2-1-master/PBL-SD-2018.2-1-master/project/Nios.html --report-file=sopcinfo:C:/Users/Micro/Downloads/PBL-SD-2018.2-1-master/PBL-SD-2018.2-1-master/project/Nios.sopcinfo --report-file=cmp:C:/Users/Micro/Downloads/PBL-SD-2018.2-1-master/PBL-SD-2018.2-1-master/project/Nios.cmp --report-file=qip:C:/Users/Micro/Downloads/PBL-SD-2018.2-1-master/PBL-SD-2018.2-1-master/project/Nios/synthesis/Nios.qip --report-file=svd --report-file=regmap:C:/Users/Micro/Downloads/PBL-SD-2018.2-1-master/PBL-SD-2018.2-1-master/project/Nios/synthesis/Nios.regmap --report-file=debuginfo:C:/Users/Micro/Downloads/PBL-SD-2018.2-1-master/PBL-SD-2018.2-1-master/project/Nios/synthesis/Nios.debuginfo --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE6E22C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=C:/Users/Micro/Downloads/PBL-SD-2018.2-1-master/PBL-SD-2018.2-1-master/project/Nios.qsys --language=VERILOG
Progress: Loading project/Nios.qsys
Progress: Reading input file
Progress: Adding Clk [clock_source 13.1]
Progress: Parameterizing module Clk
Progress: Adding memory [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module memory
Progress: Adding Nios [altera_nios2_qsys 13.1]
Progress: Parameterizing module Nios
Progress: Adding Jtag [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module Jtag
Progress: Adding led1 [altera_avalon_pio 13.1]
Progress: Parameterizing module led1
Progress: Adding pushbuton1 [altera_avalon_pio 13.1]
Progress: Parameterizing module pushbuton1
Progress: Adding LCD_0 [LCD 1.0]
Progress: Parameterizing module LCD_0
Progress: Adding led2 [altera_avalon_pio 13.1]
Progress: Parameterizing module led2
Progress: Adding led3 [altera_avalon_pio 13.1]
Progress: Parameterizing module led3
Progress: Adding led4 [altera_avalon_pio 13.1]
Progress: Parameterizing module led4
Progress: Adding led5 [altera_avalon_pio 13.1]
Progress: Parameterizing module led5
Progress: Adding pushbuton2 [altera_avalon_pio 13.1]
Progress: Parameterizing module pushbuton2
Progress: Adding pushbuton3 [altera_avalon_pio 13.1]
Progress: Parameterizing module pushbuton3
Progress: Adding pushbuton4 [altera_avalon_pio 13.1]
Progress: Parameterizing module pushbuton4
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Nios.pushbuton1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Nios.pushbuton2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Nios.pushbuton3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Nios.pushbuton4: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Nios: Generating Nios "Nios" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 14 modules, 53 connections
Info: merlin_custom_instruction_transform: After transform: 17 modules, 56 connections
Info: merlin_initial_interconnect_transform: After transform: 13 modules, 50 connections
Info: merlin_translator_transform: After transform: 27 modules, 106 connections
Info: merlin_domain_transform: After transform: 54 modules, 290 connections
Info: merlin_router_transform: After transform: 68 modules, 346 connections
Info: merlin_network_to_switch_transform: After transform: 95 modules, 416 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 97 modules, 512 connections
Info: merlin_hierarchy_transform: After transform: 18 modules, 59 connections
Info: merlin_mm_transform: After transform: 18 modules, 59 connections
Info: merlin_interrupt_mapper_transform: After transform: 19 modules, 63 connections
Info: reset_adaptation_transform: After transform: 21 modules, 65 connections
Warning: Nios: "No matching role found for Nios_custom_instruction_master_translator:ci_slave:ci_slave_ipending (ipending)"
Warning: Nios: "No matching role found for Nios_custom_instruction_master_translator:ci_slave:ci_slave_estatus (estatus)"
Warning: Nios: "No matching role found for Nios_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)"
Warning: Nios: "No matching role found for Nios_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)"
Error: Generation stopped, 19 or more modules remaining
Info: Nios: Done "Nios" with 13 modules, 1 files, 68338 bytes
Error: ip-generate failed with exit code 1: 1 Error, 4 Warnings
Info: Stopping: Create HDL design files for synthesis
