
---------- Begin Simulation Statistics ----------
final_tick                               264114986800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 192566                       # Simulator instruction rate (inst/s)
host_mem_usage                               16976268                       # Number of bytes of host memory used
host_op_rate                                   220265                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    51.93                       # Real time elapsed on the host
host_tick_rate                               82099892                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000023                       # Number of instructions simulated
sim_ops                                      11438476                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004263                       # Number of seconds simulated
sim_ticks                                  4263488400                       # Number of ticks simulated
system.cpu.Branches                                 6                       # Number of branches fetched
system.cpu.committedInsts                          23                       # Number of instructions committed
system.cpu.committedOps                            25                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               25                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         25                       # Number of busy cycles
system.cpu.num_cc_register_reads                   12                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                  12                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           2                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    21                       # Number of integer alu accesses
system.cpu.num_int_insts                           21                       # number of integer instructions
system.cpu.num_int_register_reads                  26                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 17                       # number of times the integer registers were written
system.cpu.num_load_insts                           5                       # Number of load instructions
system.cpu.num_mem_refs                             7                       # number of memory refs
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        18     72.00%     72.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::MemRead                        5     20.00%     92.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       2      8.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         25                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            1                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2414                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads           5523822                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          5502906                       # number of cc regfile writes
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              11438451                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.065870                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.065870                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                    7681                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       231330                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3024889                       # Number of branches executed
system.switch_cpus.iew.exec_nop                 32740                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.563145                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5741564                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2194699                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         3641931                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       6226519                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts          175                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      3943130                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     26616357                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3546865                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       303545                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      16661089                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         181504                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles             0                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents          877                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       142312                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        89018                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          19996582                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              16471286                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.522179                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          10441789                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.545338                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               16588726                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         18415442                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        11832334                       # number of integer regfile writes
system.switch_cpus.ipc                       0.938201                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.938201                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass          452      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      10836248     63.88%     63.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        94274      0.56%     64.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            61      0.00%     64.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     64.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     64.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     64.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     64.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     64.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     64.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     64.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     64.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     64.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     64.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     64.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     64.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     64.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     64.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     64.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     64.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     64.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     64.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     64.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     64.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     64.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     64.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     64.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     64.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     64.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     64.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     64.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     64.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     64.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     64.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     64.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     64.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     64.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     64.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     64.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     64.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3721607     21.94%     86.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      2311996     13.63%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       16964638                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             8384198                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.494216                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         4952234     59.07%     59.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        2106181     25.12%     84.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       1325783     15.81%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       25348384                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     54949416                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     16471286                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     41729542                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           26583442                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          16964638                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          175                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     15145059                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued      1984931                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          175                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     15502965                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     10651015                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.592772                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.561174                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      4793769     45.01%     45.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       382537      3.59%     48.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1101497     10.34%     58.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      3121940     29.31%     88.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1243073     11.67%     99.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5         8199      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     10651015                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.591624                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads      3034440                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      2280591                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      6226519                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      3943130                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        39788625                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 10658696                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                      62                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_writes              44                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         2557                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           44                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         5460                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             44                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      3918655                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3918658                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3918655                       # number of overall hits
system.cpu.dcache.overall_hits::total         3918658                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            4                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data         8870                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           8874                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            4                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data         8870                       # number of overall misses
system.cpu.dcache.overall_misses::total          8874                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    475649199                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    475649199                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    475649199                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    475649199                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3927525                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3927532                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3927525                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3927532                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.571429                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.002258                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002259                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.571429                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.002258                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002259                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 53624.486922                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53600.315416                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 53624.486922                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53600.315416                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         4737                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              55                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    86.127273                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2556                       # number of writebacks
system.cpu.dcache.writebacks::total              2556                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data         6061                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         6061                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data         6061                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         6061                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data         2809                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2809                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data         2809                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2809                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    157164399                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    157164399                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    157164399                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    157164399                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.000715                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000715                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.000715                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000715                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 55950.302243                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 55950.302243                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 55950.302243                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 55950.302243                       # average overall mshr miss latency
system.cpu.dcache.replacements                   2556                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            2                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2162480                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2162482                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         7728                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          7731                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    447738000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    447738000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2170208                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2170213                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.600000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.003561                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003562                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 57937.111801                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57914.629414                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data         5460                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         5460                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         2268                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2268                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    147755200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    147755200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001045                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001045                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 65147.795414                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65147.795414                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1756175                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1756176                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         1142                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1143                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     27911199                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     27911199                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1757317                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1757319                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000650                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000650                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 24440.629597                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 24419.246719                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          601                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          601                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          541                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          541                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data      9409199                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      9409199                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000308                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000308                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 17392.234750                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 17392.234750                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 264114986800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           248.481735                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3106497                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2556                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1215.374413                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      259851498800                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.819095                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   247.662640                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.003200                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.967432                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.970632                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          145                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          31423068                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         31423068                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 264114986800                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 264114986800                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 264114986800                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 264114986800                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 264114986800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           21                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      4635049                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4635070                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           21                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      4635049                       # number of overall hits
system.cpu.icache.overall_hits::total         4635070                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          110                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            112                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          110                       # number of overall misses
system.cpu.icache.overall_misses::total           112                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      7556799                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      7556799                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      7556799                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      7556799                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           23                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      4635159                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4635182                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           23                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      4635159                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4635182                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.086957                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000024                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000024                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.086957                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000024                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000024                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 68698.172727                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 67471.419643                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 68698.172727                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 67471.419643                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         3476                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                30                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   115.866667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           21                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           21                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           89                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           89                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           89                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           89                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      6521999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      6521999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      6521999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      6521999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000019                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000019                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000019                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000019                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 73280.887640                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73280.887640                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 73280.887640                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73280.887640                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           21                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      4635049                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4635070                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          110                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           112                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      7556799                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      7556799                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           23                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      4635159                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4635182                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.086957                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000024                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000024                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 68698.172727                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 67471.419643                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           21                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           89                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           89                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      6521999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      6521999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 73280.887640                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73280.887640                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 264114986800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            88.602268                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   1                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 1                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                     1                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      259851498800                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     1.999999                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    86.602270                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.003906                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.169145                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.173051                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           90                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           90                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.175781                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          37081547                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         37081547                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 264114986800                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 264114986800                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 264114986800                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 264114986800                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 264114986800                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 259851508400                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   4263478400                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.data          683                       # number of demand (read+write) hits
system.l2.demand_hits::total                      683                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data          683                       # number of overall hits
system.l2.overall_hits::total                     683                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  4                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           87                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         2125                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2218                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 4                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           87                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         2125                       # number of overall misses
system.l2.overall_misses::total                  2218                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      6448000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    150176400                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        156624400                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      6448000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    150176400                       # number of overall miss cycles
system.l2.overall_miss_latency::total       156624400                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           87                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data         2808                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 2901                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           87                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data         2808                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                2901                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.756766                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.764564                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.756766                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.764564                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 74114.942529                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 70671.247059                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 70615.148783                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 74114.942529                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 70671.247059                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 70615.148783                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                       180                       # number of HardPF blocks evicted w/o reference
system.l2.demand_mshr_misses::.switch_cpus.inst           87                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         2125                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2212                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher          239                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           87                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         2125                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2451                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      6022000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    139738000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    145760000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher     13701874                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      6022000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    139738000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    159461874                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.756766                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.762496                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.756766                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.844881                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 69218.390805                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 65759.058824                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65895.117541                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 57330.016736                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 69218.390805                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 65759.058824                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65059.924113                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         2500                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             2500                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         2500                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         2500                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           56                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               56                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           56                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           56                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher          239                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            239                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher     13701874                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     13701874                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 57330.016736                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 57330.016736                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_misses::.switch_cpus.data            1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus.data        14800                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        14800                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data        14800                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        14800                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data          451                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   451                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data           89                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  90                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data      6382400                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       6382400                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data          540                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               541                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.164815                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.166359                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 71712.359551                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 70915.555556                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data           89                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             89                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data      5944400                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      5944400                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.164815                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.164510                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 66791.011236                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66791.011236                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           87                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               89                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      6448000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      6448000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           87                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             89                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 74114.942529                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 72449.438202                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           87                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           87                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      6022000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      6022000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.977528                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 69218.390805                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69218.390805                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data          232                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               232                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data         2036                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2039                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    143794000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    143794000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data         2268                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          2271                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.897707                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.897842                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 70625.736739                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 70521.824424                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         2036                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2036                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    133793600                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    133793600                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.897707                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.896521                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 65713.948919                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 65713.948919                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 264114986800                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                     808                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                 809                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                   127                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 264114986800                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   990.170718                       # Cycle average of tags in use
system.l2.tags.total_refs                        1366                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       683                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                             2                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              259854715000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     976.759480                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    13.411237                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.119233                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.001637                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.120870                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            15                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          2053                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           62                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          493                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1486                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.001831                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.250610                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     90079                       # Number of tag accesses
system.l2.tags.data_accesses                    90079                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 264114986800                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.l2.prefetcher::samples       390.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       174.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      4250.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000577030                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                8287                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2407                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4814                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4814                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2294                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2294                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      62                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      62                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  308096                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     72.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    4262857600                       # Total gap between requests
system.mem_ctrls.avgGap                    1771025.18                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher        24960                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst        11136                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data       272000                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 5854360.950061456300                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 2611945.654642803594                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 63797523.173746638000                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher          390                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst          174                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data         4250                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher     14311200                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst      5407030                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data    118321270                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     36695.38                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     31074.89                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     27840.30                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data          512                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher        24960                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst        11136                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data       272000                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        308864                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst        11136                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        11392                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher          195                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst           87                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data         2125                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           2413                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst        60045                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data       120089                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher      5854361                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst      2611946                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data     63797523                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         72443964                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst        60045                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst      2611946                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      2671990                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst        60045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data       120089                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher      5854361                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst      2611946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data     63797523                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        72443964                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 4814                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          332                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          298                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          268                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          378                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          432                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          388                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          356                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          256                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          256                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          282                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          206                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          274                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          260                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          264                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          304                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          260                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                56962112                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              18062128                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          138039500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                11832.59                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28674.59                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                4121                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            85.60                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          692                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   444.670520                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   367.011069                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   241.046659                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          164     23.70%     23.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           75     10.84%     34.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           88     12.72%     47.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          137     19.80%     67.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          139     20.09%     87.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           59      8.53%     95.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           11      1.59%     97.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           19      2.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          692                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                308096                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               72.263830                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.42                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.42                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               85.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 264114986800                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    4393351.872000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    2168513.424000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   17922973.824000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 352600908.575999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 993845278.271997                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 1057248322.703996                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  2428179348.671992                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   569.528780                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2370216209                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    142220000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1751042191                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    2907830.016000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    1430074.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   13938619.968000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 352600908.575999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 813746486.783998                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 1208644640.615998                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  2393268560.759993                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   561.340465                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2712506140                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    142220000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1408752260                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 264114986800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2323                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq                90                       # Transaction distribution
system.membus.trans_dist::ReadExResp               90                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2323                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         4827                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   4827                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       308864                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  308864                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2414                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2414    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2414                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 264114986800                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy             3394520                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           22566050                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         5960912                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      3355550                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       180481                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      2336776                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits         2335047                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.926009                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed          832739                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect          154                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups       785779                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits       772343                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses        13436                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted           57                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts     14442084                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts       180810                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples      6827580                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     1.677751                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.678919                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0      2554579     37.42%     37.42% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1      1431312     20.96%     58.38% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2       483625      7.08%     65.46% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3       375839      5.50%     70.97% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4      1982225     29.03%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total      6827580                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted     10016528                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted       11454979                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs             4454178                       # Number of memory references committed
system.switch_cpus.commit.loads               2696861                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1903762                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer            10151829                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls        239273                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu      6926677     60.47%     60.47% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult        74067      0.65%     61.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv           57      0.00%     61.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     61.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     61.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     61.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     61.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     61.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     61.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     61.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     61.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     61.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     61.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     61.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     61.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     61.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     61.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     61.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     61.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     61.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     61.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     61.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     61.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     61.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     61.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     61.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     61.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     61.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     61.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     61.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     61.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     61.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     61.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     61.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     61.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     61.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     61.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     61.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     61.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     61.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead      2696861     23.54%     84.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite      1757317     15.34%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total     11454979                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples      1982225                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles           753152                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles       4613663                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles           4589723                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles        512970                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles         181504                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved      2051866                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred            46                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts       28892830                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts       1255896                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 264114986800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 264114986800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles       157453                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts               29258557                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             5960912                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      3940129                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles              10305622                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles          363100                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles          900                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles         5286                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.icacheWaitRetryStallCycles          204                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines           4635163                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes            68                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples     10651015                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      3.082344                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     3.028383                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0          3744812     35.16%     35.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1           431212      4.05%     39.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2          1635809     15.36%     54.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3           524501      4.92%     59.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4           812015      7.62%     67.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5           777294      7.30%     74.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6           543995      5.11%     79.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7           295754      2.78%     82.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8          1885623     17.70%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total     10651015                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.559253                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.745041                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 264114986800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 264114986800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads             1394272                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads         3529637                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation          877                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores        2185799                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads        18145                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache             50                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   4263488400                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles         181504                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles          1337887                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles         4004644                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles         8855                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles           4498668                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles        619454                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts       27322316                       # Number of instructions processed by rename
system.switch_cpus.rename.squashedInsts        692800                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents           165                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         175889                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.SQFullEvents           2836                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.fullRegistersEvents       370201                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands     28423774                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups            40343380                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups         30803830                       # Number of integer rename lookups
system.switch_cpus.rename.committedMaps      11763516                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps         16660134                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing             698                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing           10                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           1923306                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                 30742418                       # The number of ROB reads
system.switch_cpus.rob.writes                55639867                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts         10000000                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps           11438451                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp              2362                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         2500                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           56                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq              279                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              541                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             541                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            91                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         2271                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          180                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port         8182                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                  8362                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        11392                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       687104                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                 698496                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                             281                       # Total snoops (count)
system.tol2bus.snoopTraffic                       256                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             3183                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.014766                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.120634                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   3136     98.52%     98.52% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     47      1.48%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               3183                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 264114986800                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy            6271200                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            178000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           5616400                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               293109047200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 297728                       # Simulator instruction rate (inst/s)
host_mem_usage                               16979340                       # Number of bytes of host memory used
host_op_rate                                   313495                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   369.46                       # Real time elapsed on the host
host_tick_rate                               78475868                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   110000026                       # Number of instructions simulated
sim_ops                                     115825310                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.028994                       # Number of seconds simulated
sim_ticks                                 28994060400                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    13                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       127763                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        261446                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads          42779967                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         42774430                       # number of cc regfile writes
system.switch_cpus.committedInsts           100000003                       # Number of Instructions Simulated
system.switch_cpus.committedOps             104386834                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.724851                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.724851                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                    7602                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       739175                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches         18232657                       # Number of branches executed
system.switch_cpus.iew.exec_nop                109592                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.679130                       # Inst execution rate
system.switch_cpus.iew.exec_refs             52961341                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           11505679                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        12116851                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      51058998                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts          488                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     16789834                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    154756514                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      41455662                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1044787                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     121712004                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            455                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         602020                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles           609                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents         4914                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       421632                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       317543                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers         135003602                       # num instructions consuming a value
system.switch_cpus.iew.wb_count             120912000                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.656101                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          88575948                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.668093                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent              121307621                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        131420134                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        93179361                       # number of integer regfile writes
system.switch_cpus.ipc                       1.379593                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.379593                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            6      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      68361381     55.69%     55.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       333432      0.27%     55.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           173      0.00%     55.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         8109      0.01%     55.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp         6142      0.01%     55.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt        24202      0.02%     55.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult        22326      0.02%     56.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     56.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     56.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc        24206      0.02%     56.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     56.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     56.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     56.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     56.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     56.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         8046      0.01%     56.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     56.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     56.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     56.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     56.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     56.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     56.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     56.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     56.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     56.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     56.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     56.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     56.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     56.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     56.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     56.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     56.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     56.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     56.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     56.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     56.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     56.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     56.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     56.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     56.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     56.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     42107311     34.30%     90.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     11861457      9.66%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      122756791                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            56704961                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.461929                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        17494821     30.85%     30.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult            975      0.00%     30.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     30.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     30.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     30.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     30.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     30.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     30.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     30.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     30.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     30.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     30.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     30.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     30.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     30.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     30.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     30.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     30.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     30.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     30.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     30.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     30.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     30.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     30.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     30.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     30.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     30.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     30.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     30.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     30.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     30.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     30.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     30.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     30.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     30.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     30.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     30.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     30.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     30.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     30.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     30.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     30.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     30.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     30.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     30.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     30.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       35217487     62.11%     92.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       3991678      7.04%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      179316726                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    380387417                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    120787431                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    204764670                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          154646434                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         122756791                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          488                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     50260074                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued      5961342                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          463                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     51520756                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     72477549                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.693722                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.341916                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     22277925     30.74%     30.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      8319583     11.48%     42.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     15763367     21.75%     63.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     21597554     29.80%     93.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      4477790      6.18%     99.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        41328      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            2      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     72477549                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.693544                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses         145020                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads       270017                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses       124569                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes       147170                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads     22581690                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      8701248                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     51058998                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     16789834                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads       274969128                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          65049                       # number of misc regfile writes
system.switch_cpus.numCycles                 72485151                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                      67                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads            98440                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes          101187                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests           97                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1286142                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2605                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2572405                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2605                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.switch_cpus.data     33811530                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         33811530                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data     33811530                       # number of overall hits
system.cpu.dcache.overall_hits::total        33811530                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data      2208684                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2208684                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2208684                       # number of overall misses
system.cpu.dcache.overall_misses::total       2208684                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  26299831599                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  26299831599                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  26299831599                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  26299831599                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data     36020214                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     36020214                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     36020214                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     36020214                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.061318                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.061318                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.061318                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.061318                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 11907.466889                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 11907.466889                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 11907.466889                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 11907.466889                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1566                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        53413                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               231                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             415                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     6.779221                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   128.706024                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1286142                       # number of writebacks
system.cpu.dcache.writebacks::total           1286142                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       922532                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       922532                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       922532                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       922532                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1286152                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1286152                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1286152                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1286152                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  12237346799                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  12237346799                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  12237346799                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  12237346799                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.035706                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.035706                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.035706                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.035706                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data  9514.697173                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  9514.697173                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data  9514.697173                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  9514.697173                       # average overall mshr miss latency
system.cpu.dcache.replacements                1286142                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     23761066                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        23761066                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2148698                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2148698                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  25551650800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  25551650800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     25909764                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     25909764                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.082930                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.082930                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 11891.690130                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 11891.690130                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       913988                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       913988                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      1234710                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1234710                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  11690292800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  11690292800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.047654                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047654                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data  9468.047396                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  9468.047396                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     10050464                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10050464                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        59986                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        59986                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    748180799                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    748180799                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     10110450                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10110450                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.005933                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005933                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 12472.590254                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 12472.590254                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         8544                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         8544                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        51442                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        51442                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    547053999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    547053999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.005088                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005088                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 10634.384336                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 10634.384336                       # average WriteReq mshr miss latency
system.cpu.dcache.SwapReq_hits::.switch_cpus.data            6                       # number of SwapReq hits
system.cpu.dcache.SwapReq_hits::total               6                       # number of SwapReq hits
system.cpu.dcache.SwapReq_accesses::.switch_cpus.data            6                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_accesses::total            6                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  28994060400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35912720                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1286398                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             27.917270                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data          256                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          254                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         289447902                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        289447902                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28994060400                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  28994060400                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  28994060400                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  28994060400                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28994060400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst     22265896                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         22265896                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst     22265896                       # number of overall hits
system.cpu.icache.overall_hits::total        22265896                       # number of overall hits
system.cpu.icache.demand_misses::.switch_cpus.inst          215                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            215                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.switch_cpus.inst          215                       # number of overall misses
system.cpu.icache.overall_misses::total           215                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     12486800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     12486800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     12486800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     12486800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.switch_cpus.inst     22266111                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     22266111                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     22266111                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     22266111                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000010                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000010                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 58078.139535                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58078.139535                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 58078.139535                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58078.139535                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2957                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          146                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                21                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   140.809524                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           73                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          104                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          104                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          104                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          104                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          111                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          111                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          111                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          111                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      7426800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7426800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      7426800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7426800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000005                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000005                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000005                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000005                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 66908.108108                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 66908.108108                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 66908.108108                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 66908.108108                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     22265896                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        22265896                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          215                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           215                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     12486800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     12486800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     22266111                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     22266111                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 58078.139535                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58078.139535                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          104                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          104                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          111                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          111                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      7426800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7426800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 66908.108108                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 66908.108108                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  28994060400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           143.741422                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            26901167                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               201                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          133836.651741                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst            2                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   141.741422                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.003906                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.276839                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.280745                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          193                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          178                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.376953                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         178128999                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        178128999                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28994060400                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  28994060400                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  28994060400                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  28994060400                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28994060400                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF  28994060400                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.data      1236656                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1236656                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      1236656                       # number of overall hits
system.l2.overall_hits::total                 1236656                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           97                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        49488                       # number of demand (read+write) misses
system.l2.demand_misses::total                  49585                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           97                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        49488                       # number of overall misses
system.l2.overall_misses::total                 49585                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      7319600                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   3762870400                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3770190000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      7319600                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   3762870400                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3770190000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           97                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      1286144                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1286241                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           97                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      1286144                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1286241                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.038478                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.038550                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.038478                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.038550                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 75459.793814                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 76036.016812                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76034.889584                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 75459.793814                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 76036.016812                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76034.889584                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                     84172                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks               18412                       # number of writebacks
system.l2.writebacks::total                     18412                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data          224                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 224                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data          224                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                224                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst           97                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        49264                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             49361                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        86944                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           97                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        49264                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           136305                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      6844400                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   3509319400                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3516163800                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   5490317103                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      6844400                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   3509319400                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9006480903                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.038304                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.038376                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.038304                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.105972                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 70560.824742                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 71234.966710                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71233.641944                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 63147.739959                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 70560.824742                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 71234.966710                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66075.939276                       # average overall mshr miss latency
system.l2.replacements                         127712                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       663212                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           663212                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       663212                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       663212                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       622880                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           622880                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       622880                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       622880                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        86944                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          86944                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   5490317103                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   5490317103                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 63147.739959                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 63147.739959                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_misses::.switch_cpus.data            8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  8                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                8                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus.data            8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus.data       116800                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       116800                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data        14600                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        14600                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data        48532                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 48532                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         2902                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2902                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    220363600                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     220363600                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        51434                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             51434                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.056422                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.056422                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 75935.079256                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75935.079256                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.switch_cpus.data           48                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               48                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         2854                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2854                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    203942600                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    203942600                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.055489                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.055489                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 71458.514366                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71458.514366                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst           97                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               97                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      7319600                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      7319600                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           97                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             97                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 75459.793814                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75459.793814                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           97                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           97                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      6844400                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      6844400                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 70560.824742                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70560.824742                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      1188124                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1188124                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data        46586                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           46586                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   3542506800                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3542506800                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      1234710                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1234710                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.037730                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.037730                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 76042.304555                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76042.304555                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data          176                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          176                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        46410                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        46410                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   3305376800                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3305376800                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.037588                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.037588                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 71221.219565                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71221.219565                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  28994060400                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                  331884                       # number of hwpf issued
system.l2.prefetcher.pfIdentified              331885                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    1                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 39207                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  28994060400                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  6823.777962                       # Cycle average of tags in use
system.l2.tags.total_refs                     2609185                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1372393                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.901194                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    6661.841671                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher   161.936291                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.813213                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.019768                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.832981                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           169                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          7771                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          156                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          575                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          885                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3415                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2896                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.020630                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.948608                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  42527781                       # Number of tag accesses
system.l2.tags.data_accesses                 42527781                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28994060400                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     36810.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples    168647.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       194.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     92631.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001941825684                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2115                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2115                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              408189                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              34744                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      133729                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      18412                       # Number of write requests accepted
system.mem_ctrls.readBursts                    267458                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    36824                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   5986                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    14                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.43                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      17.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                267458                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                36824                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  103365                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  103821                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   11833                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   11383                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    5985                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5938                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4985                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    4969                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    4036                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    4007                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    473                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    454                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     79                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     74                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         2115                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     125.899764                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     80.168267                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    346.479456                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          2109     99.72%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            5      0.24%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15360-15871            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2115                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2115                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.396217                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.342508                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.408847                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              835     39.48%     39.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               89      4.21%     43.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              967     45.72%     89.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               81      3.83%     93.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               98      4.63%     97.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               16      0.76%     98.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               12      0.57%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                5      0.24%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                6      0.28%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.09%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.09%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2115                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                  383104                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                17117312                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2356736                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    590.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     81.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   28994518002                       # Total gap between requests
system.mem_ctrls.avgGap                     190576.62                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher     10793408                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst        12416                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data      5928384                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2354752                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 372262727.299830019474                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 428225.637551613851                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 204468912.536306917667                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 81214978.775446027517                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher       168736                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst          194                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data        98528                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        36824                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher   5296199112                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst      6248940                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data   3294731942                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 453029840872                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     31387.49                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     32211.03                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     33439.55                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  12302570.09                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.l2.prefetcher     10799104                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst        12416                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data      6305792                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      17117312                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst        12416                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        12416                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2356736                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2356736                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher        84368                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst           97                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data        49264                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         133729                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        18412                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         18412                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.l2.prefetcher    372459181                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst       428226                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data    217485648                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        590373054                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst       428226                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       428226                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     81283407                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        81283407                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     81283407                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher    372459181                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst       428226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data    217485648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       671656461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               261472                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               36793                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        16662                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        16190                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        16356                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        16267                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        16720                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        15681                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        16507                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        16818                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        15440                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        16336                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        16135                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        15010                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        15720                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        16702                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        17397                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        17531                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2390                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2192                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1798                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         2064                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         2244                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         2202                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         2207                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         2222                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1704                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2252                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2210                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         2740                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2594                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         2600                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         2868                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         2506                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4193468570                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             981042944                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         8597179994                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                16037.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           32879.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              227343                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              24399                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            86.95                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           66.31                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        46517                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   410.336350                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   279.632205                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   355.256750                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1332      2.86%      2.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        20401     43.86%     46.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         6283     13.51%     60.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         2953      6.35%     66.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         2193      4.71%     71.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1838      3.95%     75.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         1460      3.14%     78.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         1024      2.20%     80.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         9033     19.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        46517                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              16734208                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2354752                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              577.159865                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               81.214979                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    3.86                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.38                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.48                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               84.40                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  28994060400                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    243414872.063999                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    120131483.471998                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   868357492.127993                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  88114084.128000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 2399877847.584016                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 9710805180.384165                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 4707458397.432066                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  18138159357.191879                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   625.581899                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  10503758136                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    967980000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  17522322264                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    246733591.103999                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    121769569.151998                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   862202261.087994                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  99078103.488000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 2399877847.584016                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 9983371246.464165                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 4478255114.592008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  18191287733.471947                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   627.414287                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   9985912115                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    967980000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  18040168285                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  28994060400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             130875                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        18412                       # Transaction distribution
system.membus.trans_dist::CleanEvict           109297                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                8                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2854                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2854                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         130875                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       395175                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 395175                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     19474048                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                19474048                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            133737                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  133737    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              133737                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  28994060400                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           501160557                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1244362427                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.3                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups        27738485                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted     19931253                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       597731                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     13533822                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        13527851                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.955881                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed         2537260                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect          202                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups      2090304                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits      2072682                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses        17622                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted            5                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts     48127537                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls           25                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       597585                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples     59786726                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     1.747083                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.788733                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0     24934153     41.71%     41.71% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1      9360928     15.66%     57.36% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2      2338565      3.91%     61.27% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3      2197991      3.68%     64.95% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4     20955089     35.05%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total     59786726                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted    100065556                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted      104452387                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs            47619695                       # Number of memory references committed
system.switch_cpus.commit.loads              37509238                       # Number of loads committed
system.switch_cpus.commit.amos                      6                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   6                       # Number of memory barriers committed
system.switch_cpus.commit.branches           15024446                       # Number of branches committed
system.switch_cpus.commit.vector               117808                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer            91611168                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls        947848                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            6      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu     56469338     54.06%     54.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult       275830      0.26%     54.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv          165      0.00%     54.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd         8104      0.01%     54.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp         6138      0.01%     54.34% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt        22316      0.02%     54.36% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult        22321      0.02%     54.38% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     54.38% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     54.38% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc        22316      0.02%     54.40% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     54.40% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     54.40% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     54.40% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     54.40% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     54.40% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt         6158      0.01%     54.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     54.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     54.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     54.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     54.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     54.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     54.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     54.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     54.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     54.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     54.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     54.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     54.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     54.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     54.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     54.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     54.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     54.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     54.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     54.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     54.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     54.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     54.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     54.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     54.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     54.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     54.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     54.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     54.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     54.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     54.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead     37509238     35.91%     90.32% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite     10110457      9.68%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total    104452387                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples     20955089                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles          5736932                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles      41330851                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles          18124897                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles       6682849                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles         602020                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved     12366513                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred           153                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts      162135243                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts       3785841                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     2                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  28994060400                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  28994060400                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles       510539                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts              167415822                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches            27738485                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     18137793                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles              71363845                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles         1204332                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles          712                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles           43                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.icacheWaitRetryStallCycles          244                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines          22266117                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes           166                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples     72477549                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      2.451235                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.990629                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0         35879370     49.50%     49.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1          3010422      4.15%     53.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2          5871318      8.10%     61.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3          3805842      5.25%     67.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4          5479868      7.56%     74.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5          2845794      3.93%     78.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6          3396119      4.69%     83.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7          2546734      3.51%     86.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8          9642082     13.30%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total     72477549                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.382678                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.309657                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     2                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  28994060400                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  28994060400                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads            15495223                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads        13549729                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses          233                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation         4914                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores        6679386                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads       148254                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache            324                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF  28994060400                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles         602020                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles         10375635                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles        27942516                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        35537                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles          19988743                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles      13533098                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts      156859270                       # Number of instructions processed by rename
system.switch_cpus.rename.squashedInsts       2091553                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          4776                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents        5313443                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.SQFullEvents          16370                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.fullRegistersEvents      7911142                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands    173826775                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups           228560406                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups        171768124                       # Number of integer rename lookups
system.switch_cpus.rename.vecLookups           108327                       # Number of vector rename lookups
system.switch_cpus.rename.committedMaps     117942678                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps         55884055                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing            2185                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing           40                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          36764785                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                191410287                       # The number of ROB reads
system.switch_cpus.rob.writes               317915836                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts        100000003                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps          104386834                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp           1234819                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       681624                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       622930                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          109300                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           105181                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               8                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              8                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            51434                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           51434                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           111                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1234710                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          208                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      3858445                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               3858653                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        12416                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    329252480                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              329264896                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          232908                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2358656                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1519156                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001779                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.042136                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1516454     99.82%     99.82% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2702      0.18%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1519156                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  28994060400                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         3086789200                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            222000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2572287200                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             8.9                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             2001                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
