
####################################################
# Sites
sites - SLICE_X26Y0 SLICE_X26Y1 SLICE_X26Y10 SLICE_X26Y11 SLICE_X26Y12 SLICE_X26Y13 SLICE_X26Y14 SLICE_X26Y15 SLICE_X26Y16 SLICE_X26Y17 SLICE_X26Y2 SLICE_X26Y3 SLICE_X26Y4 SLICE_X26Y5 SLICE_X26Y6 SLICE_X26Y7 SLICE_X26Y8 SLICE_X26Y9 SLICE_X27Y0 SLICE_X27Y1 SLICE_X27Y10 SLICE_X27Y11 SLICE_X27Y12 SLICE_X27Y13 SLICE_X27Y14 SLICE_X27Y15 SLICE_X27Y16 SLICE_X27Y17 SLICE_X27Y2 SLICE_X27Y3 SLICE_X27Y4 SLICE_X27Y5 SLICE_X27Y6 SLICE_X27Y7 SLICE_X27Y8 SLICE_X27Y9 SLICE_X28Y0 SLICE_X28Y1 SLICE_X28Y10 SLICE_X28Y11 SLICE_X28Y12 SLICE_X28Y13 SLICE_X28Y14 SLICE_X28Y15 SLICE_X28Y16 SLICE_X28Y17 SLICE_X28Y2 SLICE_X28Y3 SLICE_X28Y4 SLICE_X28Y5 SLICE_X28Y6 SLICE_X28Y7 SLICE_X28Y8 SLICE_X28Y9 SLICE_X29Y0 SLICE_X29Y1 SLICE_X29Y10 SLICE_X29Y11 SLICE_X29Y12 SLICE_X29Y13 SLICE_X29Y14 SLICE_X29Y15 SLICE_X29Y16 SLICE_X29Y17 SLICE_X29Y2 SLICE_X29Y3 SLICE_X29Y4 SLICE_X29Y5 SLICE_X29Y6 SLICE_X29Y7 SLICE_X29Y8 SLICE_X29Y9 SLICE_X30Y0 SLICE_X30Y1 SLICE_X30Y10 SLICE_X30Y11 SLICE_X30Y12 SLICE_X30Y13 SLICE_X30Y14 SLICE_X30Y15 SLICE_X30Y16 SLICE_X30Y17 SLICE_X30Y2 SLICE_X30Y3 SLICE_X30Y4 SLICE_X30Y5 SLICE_X30Y6 SLICE_X30Y7 SLICE_X30Y8 SLICE_X30Y9 SLICE_X31Y0 SLICE_X31Y1 SLICE_X31Y10 SLICE_X31Y11 SLICE_X31Y12 SLICE_X31Y13 SLICE_X31Y14 SLICE_X31Y15 SLICE_X31Y16 SLICE_X31Y17 SLICE_X31Y2 SLICE_X31Y3 SLICE_X31Y4 SLICE_X31Y5 SLICE_X31Y6 SLICE_X31Y7 SLICE_X31Y8 SLICE_X31Y9 SLICE_X32Y0 SLICE_X32Y1 SLICE_X32Y10 SLICE_X32Y11 SLICE_X32Y12 SLICE_X32Y13 SLICE_X32Y14 SLICE_X32Y15 SLICE_X32Y16 SLICE_X32Y17 SLICE_X32Y2 SLICE_X32Y3 SLICE_X32Y4 SLICE_X32Y5 SLICE_X32Y6 SLICE_X32Y7 SLICE_X32Y8 SLICE_X32Y9 SLICE_X33Y0 SLICE_X33Y1 SLICE_X33Y10 SLICE_X33Y11 SLICE_X33Y12 SLICE_X33Y13 SLICE_X33Y14 SLICE_X33Y15 SLICE_X33Y16 SLICE_X33Y17 SLICE_X33Y2 SLICE_X33Y3 SLICE_X33Y4 SLICE_X33Y5 SLICE_X33Y6 SLICE_X33Y7 SLICE_X33Y8 SLICE_X33Y9 SLICE_X34Y0 SLICE_X34Y1 SLICE_X34Y10 SLICE_X34Y11 SLICE_X34Y12 SLICE_X34Y13 SLICE_X34Y14 SLICE_X34Y15 SLICE_X34Y16 SLICE_X34Y17 SLICE_X34Y2 SLICE_X34Y3 SLICE_X34Y4 SLICE_X34Y5 SLICE_X34Y6 SLICE_X34Y7 SLICE_X34Y8 SLICE_X34Y9 SLICE_X35Y0 SLICE_X35Y1 SLICE_X35Y10 SLICE_X35Y11 SLICE_X35Y12 SLICE_X35Y13 SLICE_X35Y14 SLICE_X35Y15 SLICE_X35Y16 SLICE_X35Y17 SLICE_X35Y2 SLICE_X35Y3 SLICE_X35Y4 SLICE_X35Y5 SLICE_X35Y6 SLICE_X35Y7 SLICE_X35Y8 SLICE_X35Y9 SLICE_X36Y0 SLICE_X36Y1 SLICE_X36Y10 SLICE_X36Y11 SLICE_X36Y12 SLICE_X36Y13 SLICE_X36Y14 SLICE_X36Y15 SLICE_X36Y16 SLICE_X36Y17 SLICE_X36Y2 SLICE_X36Y3 SLICE_X36Y4 SLICE_X36Y5 SLICE_X36Y6 SLICE_X36Y7 SLICE_X36Y8 SLICE_X36Y9 SLICE_X37Y0 SLICE_X37Y1 SLICE_X37Y10 SLICE_X37Y11 SLICE_X37Y12 SLICE_X37Y13 SLICE_X37Y14 SLICE_X37Y15 SLICE_X37Y16 SLICE_X37Y17 SLICE_X37Y2 SLICE_X37Y3 SLICE_X37Y4 SLICE_X37Y5 SLICE_X37Y6 SLICE_X37Y7 SLICE_X37Y8 SLICE_X37Y9 SLICE_X38Y0 SLICE_X38Y1 SLICE_X38Y10 SLICE_X38Y11 SLICE_X38Y12 SLICE_X38Y13 SLICE_X38Y14 SLICE_X38Y15 SLICE_X38Y16 SLICE_X38Y17 SLICE_X38Y2 SLICE_X38Y3 SLICE_X38Y4 SLICE_X38Y5 SLICE_X38Y6 SLICE_X38Y7 SLICE_X38Y8 SLICE_X38Y9 SLICE_X39Y0 SLICE_X39Y1 SLICE_X39Y10 SLICE_X39Y11 SLICE_X39Y12 SLICE_X39Y13 SLICE_X39Y14 SLICE_X39Y15 SLICE_X39Y16 SLICE_X39Y17 SLICE_X39Y2 SLICE_X39Y3 SLICE_X39Y4 SLICE_X39Y5 SLICE_X39Y6 SLICE_X39Y7 SLICE_X39Y8 SLICE_X39Y9 SLICE_X40Y0 SLICE_X40Y1 SLICE_X40Y10 SLICE_X40Y11 SLICE_X40Y12 SLICE_X40Y13 SLICE_X40Y14 SLICE_X40Y15 SLICE_X40Y16 SLICE_X40Y17 SLICE_X40Y2 SLICE_X40Y3 SLICE_X40Y4 SLICE_X40Y5 SLICE_X40Y6 SLICE_X40Y7 SLICE_X40Y8 SLICE_X40Y9 SLICE_X41Y0 SLICE_X41Y1 SLICE_X41Y10 SLICE_X41Y11 SLICE_X41Y12 SLICE_X41Y13 SLICE_X41Y14 SLICE_X41Y15 SLICE_X41Y16 SLICE_X41Y17 SLICE_X41Y2 SLICE_X41Y3 SLICE_X41Y4 SLICE_X41Y5 SLICE_X41Y6 SLICE_X41Y7 SLICE_X41Y8 SLICE_X41Y9 SLICE_X42Y0 SLICE_X42Y1 SLICE_X42Y10 SLICE_X42Y11 SLICE_X42Y12 SLICE_X42Y13 SLICE_X42Y14 SLICE_X42Y15 SLICE_X42Y16 SLICE_X42Y17 SLICE_X42Y2 SLICE_X42Y3 SLICE_X42Y4 SLICE_X42Y5 SLICE_X42Y6 SLICE_X42Y7 SLICE_X42Y8 SLICE_X42Y9 SLICE_X43Y0 SLICE_X43Y1 SLICE_X43Y10 SLICE_X43Y11 SLICE_X43Y12 SLICE_X43Y13 SLICE_X43Y14 SLICE_X43Y15 SLICE_X43Y16 SLICE_X43Y17 SLICE_X43Y2 SLICE_X43Y3 SLICE_X43Y4 SLICE_X43Y5 SLICE_X43Y6 SLICE_X43Y7 SLICE_X43Y8 SLICE_X43Y9 SLICE_X44Y0 SLICE_X44Y1 SLICE_X44Y10 SLICE_X44Y11 SLICE_X44Y12 SLICE_X44Y13 SLICE_X44Y14 SLICE_X44Y15 SLICE_X44Y16 SLICE_X44Y17 SLICE_X44Y2 SLICE_X44Y3 SLICE_X44Y4 SLICE_X44Y5 SLICE_X44Y6 SLICE_X44Y7 SLICE_X44Y8 SLICE_X44Y9 SLICE_X45Y0 SLICE_X45Y1 SLICE_X45Y10 SLICE_X45Y11 SLICE_X45Y12 SLICE_X45Y13 SLICE_X45Y14 SLICE_X45Y15 SLICE_X45Y16 SLICE_X45Y17 SLICE_X45Y2 SLICE_X45Y3 SLICE_X45Y4 SLICE_X45Y5 SLICE_X45Y6 SLICE_X45Y7 SLICE_X45Y8 SLICE_X45Y9 SLICE_X46Y0 SLICE_X46Y1 SLICE_X46Y10 SLICE_X46Y11 SLICE_X46Y12 SLICE_X46Y13 SLICE_X46Y14 SLICE_X46Y15 SLICE_X46Y16 SLICE_X46Y17 SLICE_X46Y2 SLICE_X46Y3 SLICE_X46Y4 SLICE_X46Y5 SLICE_X46Y6 SLICE_X46Y7 SLICE_X46Y8 SLICE_X46Y9 SLICE_X47Y0 SLICE_X47Y1 SLICE_X47Y10 SLICE_X47Y11 SLICE_X47Y12 SLICE_X47Y13 SLICE_X47Y14 SLICE_X47Y15 SLICE_X47Y16 SLICE_X47Y17 SLICE_X47Y2 SLICE_X47Y3 SLICE_X47Y4 SLICE_X47Y5 SLICE_X47Y6 SLICE_X47Y7 SLICE_X47Y8 SLICE_X47Y9 SLICE_X48Y0 SLICE_X48Y1 SLICE_X48Y10 SLICE_X48Y11 SLICE_X48Y12 SLICE_X48Y13 SLICE_X48Y14 SLICE_X48Y15 SLICE_X48Y16 SLICE_X48Y17 SLICE_X48Y2 SLICE_X48Y3 SLICE_X48Y4 SLICE_X48Y5 SLICE_X48Y6 SLICE_X48Y7 SLICE_X48Y8 SLICE_X48Y9 SLICE_X49Y0 SLICE_X49Y1 SLICE_X49Y10 SLICE_X49Y11 SLICE_X49Y12 SLICE_X49Y13 SLICE_X49Y14 SLICE_X49Y15 SLICE_X49Y16 SLICE_X49Y17 SLICE_X49Y2 SLICE_X49Y3 SLICE_X49Y4 SLICE_X49Y5 SLICE_X49Y6 SLICE_X49Y7 SLICE_X49Y8 SLICE_X49Y9 SLICE_X50Y0 SLICE_X50Y1 SLICE_X50Y10 SLICE_X50Y11 SLICE_X50Y12 SLICE_X50Y13 SLICE_X50Y14 SLICE_X50Y15 SLICE_X50Y16 SLICE_X50Y17 SLICE_X50Y2 SLICE_X50Y3 SLICE_X50Y4 SLICE_X50Y5 SLICE_X50Y6 SLICE_X50Y7 SLICE_X50Y8 SLICE_X50Y9 SLICE_X51Y0 SLICE_X51Y1 SLICE_X51Y10 SLICE_X51Y11 SLICE_X51Y12 SLICE_X51Y13 SLICE_X51Y14 SLICE_X51Y15 SLICE_X51Y16 SLICE_X51Y17 SLICE_X51Y2 SLICE_X51Y3 SLICE_X51Y4 SLICE_X51Y5 SLICE_X51Y6 SLICE_X51Y7 SLICE_X51Y8 SLICE_X51Y9

####################################################
# Cells
apbo[prdata][0]_INST_0 - 
nets: {apbo[prdata][0] apbo[prdata][0]_INST_0/O}, {irqi[0][pwd] apbo[prdata][0]_INST_0/I0}, {apbi[paddr][3] apbo[prdata][0]_INST_0/I1}, {irqi[0][err] apbo[prdata][0]_INST_0/I2}, {apbo[prdata][0]_INST_0_i_1_n_0 apbo[prdata][0]_INST_0/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'h00E2, 
LOC: SLICE_X40Y4, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

apbo[prdata][0]_INST_0_i_1 - 
nets: {apbo[prdata][0]_INST_0_i_1_n_0 apbo[prdata][0]_INST_0_i_1/O}, {apbi[paddr][2] apbo[prdata][0]_INST_0_i_1/I0}, {apbi[paddr][4] apbo[prdata][0]_INST_0_i_1/I1}, {apbi[paddr][6] apbo[prdata][0]_INST_0_i_1/I2}, {apbi[paddr][7] apbo[prdata][0]_INST_0_i_1/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'hFFFB, 
LOC: SLICE_X38Y4, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

apbo[prdata][10]_INST_0 - 
nets: {apbo[prdata][10] apbo[prdata][10]_INST_0/O}, {apbo[prdata][10]_INST_0_i_1_n_0 apbo[prdata][10]_INST_0/I0}, {apbo[prdata][10]_INST_0_i_2_n_0 apbo[prdata][10]_INST_0/I1}, {apbi[paddr][6] apbo[prdata][10]_INST_0/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X42Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

apbo[prdata][10]_INST_0_i_1 - 
nets: {apbo[prdata][10]_INST_0_i_1_n_0 apbo[prdata][10]_INST_0_i_1/O}, {apbo[prdata][10]_INST_0_i_3_n_0 apbo[prdata][10]_INST_0_i_1/I0}, {apbi[paddr][7] apbo[prdata][10]_INST_0_i_1/I1}, {apbo[prdata][15]_INST_0_i_4_n_0 apbo[prdata][10]_INST_0_i_1/I2}, {p_0_in14_in apbo[prdata][10]_INST_0_i_1/I3}, {apbo[prdata][10]_INST_0_i_4_n_0 apbo[prdata][10]_INST_0_i_1/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hBBBBB888, 
LOC: SLICE_X42Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

apbo[prdata][10]_INST_0_i_2 - 
nets: {apbo[prdata][10]_INST_0_i_2_n_0 apbo[prdata][10]_INST_0_i_2/O}, {apbo[prdata][10]_INST_0_i_5_n_0 apbo[prdata][10]_INST_0_i_2/I0}, {apbo[prdata][15]_INST_0_i_7_n_0 apbo[prdata][10]_INST_0_i_2/I1}, {r_reg[imask][1]__0[9] apbo[prdata][10]_INST_0_i_2/I2}, {apbi[paddr][3] apbo[prdata][10]_INST_0_i_2/I3}, {r_reg[imask][3]__0[9] apbo[prdata][10]_INST_0_i_2/I4}, {apbi[paddr][7] apbo[prdata][10]_INST_0_i_2/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h00000000EEE222E2, 
LOC: SLICE_X42Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbo[prdata][10]_INST_0_i_3 - 
nets: {apbo[prdata][10]_INST_0_i_3_n_0 apbo[prdata][10]_INST_0_i_3/O}, {r_reg[iforce][3]__0[9] apbo[prdata][10]_INST_0_i_3/I0}, {apbi[paddr][3] apbo[prdata][10]_INST_0_i_3/I1}, {r_reg[iforce][1]__0[9] apbo[prdata][10]_INST_0_i_3/I2}, {apbo[prdata][15]_INST_0_i_7_n_0 apbo[prdata][10]_INST_0_i_3/I3}, {apbo[prdata][10]_INST_0_i_6_n_0 apbo[prdata][10]_INST_0_i_3/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X44Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

apbo[prdata][10]_INST_0_i_4 - 
nets: {apbo[prdata][10]_INST_0_i_4_n_0 apbo[prdata][10]_INST_0_i_4/O}, {p_6_in[10] apbo[prdata][10]_INST_0_i_4/I0}, {p_5_in[10] apbo[prdata][10]_INST_0_i_4/I1}, {r_reg[iforce][0]__0[9] apbo[prdata][10]_INST_0_i_4/I2}, {apbi[paddr][2] apbo[prdata][10]_INST_0_i_4/I3}, {apbi[paddr][3] apbo[prdata][10]_INST_0_i_4/I4}, {apbi[paddr][4] apbo[prdata][10]_INST_0_i_4/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0000000000F0CCAA, 
LOC: SLICE_X43Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbo[prdata][10]_INST_0_i_5 - 
nets: {apbo[prdata][10]_INST_0_i_5_n_0 apbo[prdata][10]_INST_0_i_5/O}, {apbi[paddr][2] apbo[prdata][10]_INST_0_i_5/I0}, {r_reg[imask][0]__0[9] apbo[prdata][10]_INST_0_i_5/I1}, {apbi[paddr][5] apbo[prdata][10]_INST_0_i_5/I2}, {apbi[paddr][3] apbo[prdata][10]_INST_0_i_5/I3}, {apbi[paddr][4] apbo[prdata][10]_INST_0_i_5/I4}, {r_reg[imask][2]__0[9] apbo[prdata][10]_INST_0_i_5/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h00000F0400000004, 
LOC: SLICE_X45Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbo[prdata][10]_INST_0_i_6 - 
nets: {apbo[prdata][10]_INST_0_i_6_n_0 apbo[prdata][10]_INST_0_i_6/O}, {r_reg[iforce][2]__0[9] apbo[prdata][10]_INST_0_i_6/I0}, {r_reg[iforce][0]__0[9] apbo[prdata][10]_INST_0_i_6/I1}, {apbi[paddr][2] apbo[prdata][10]_INST_0_i_6/I2}, {apbi[paddr][3] apbo[prdata][10]_INST_0_i_6/I3}, {apbi[paddr][4] apbo[prdata][10]_INST_0_i_6/I4}, {apbi[paddr][5] apbo[prdata][10]_INST_0_i_6/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h000000000000AA0C, 
LOC: SLICE_X44Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbo[prdata][11]_INST_0 - 
nets: {apbo[prdata][11] apbo[prdata][11]_INST_0/O}, {apbo[prdata][11]_INST_0_i_1_n_0 apbo[prdata][11]_INST_0/I0}, {apbo[prdata][11]_INST_0_i_2_n_0 apbo[prdata][11]_INST_0/I1}, {apbi[paddr][6] apbo[prdata][11]_INST_0/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X36Y14, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

apbo[prdata][11]_INST_0_i_1 - 
nets: {apbo[prdata][11]_INST_0_i_1_n_0 apbo[prdata][11]_INST_0_i_1/O}, {apbo[prdata][11]_INST_0_i_3_n_0 apbo[prdata][11]_INST_0_i_1/I0}, {apbi[paddr][7] apbo[prdata][11]_INST_0_i_1/I1}, {apbo[prdata][15]_INST_0_i_4_n_0 apbo[prdata][11]_INST_0_i_1/I2}, {p_0_in12_in apbo[prdata][11]_INST_0_i_1/I3}, {apbo[prdata][11]_INST_0_i_4_n_0 apbo[prdata][11]_INST_0_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hBBBBB888, 
LOC: SLICE_X36Y14, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

apbo[prdata][11]_INST_0_i_2 - 
nets: {apbo[prdata][11]_INST_0_i_2_n_0 apbo[prdata][11]_INST_0_i_2/O}, {apbo[prdata][11]_INST_0_i_5_n_0 apbo[prdata][11]_INST_0_i_2/I0}, {apbo[prdata][15]_INST_0_i_7_n_0 apbo[prdata][11]_INST_0_i_2/I1}, {r_reg[imask][1]__0[10] apbo[prdata][11]_INST_0_i_2/I2}, {apbi[paddr][3] apbo[prdata][11]_INST_0_i_2/I3}, {r_reg[imask][3]__0[10] apbo[prdata][11]_INST_0_i_2/I4}, {apbi[paddr][7] apbo[prdata][11]_INST_0_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h00000000EEE222E2, 
LOC: SLICE_X36Y14, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbo[prdata][11]_INST_0_i_3 - 
nets: {apbo[prdata][11]_INST_0_i_3_n_0 apbo[prdata][11]_INST_0_i_3/O}, {r_reg[iforce][3]__0[10] apbo[prdata][11]_INST_0_i_3/I0}, {apbi[paddr][3] apbo[prdata][11]_INST_0_i_3/I1}, {r_reg[iforce][1]__0[10] apbo[prdata][11]_INST_0_i_3/I2}, {apbo[prdata][15]_INST_0_i_7_n_0 apbo[prdata][11]_INST_0_i_3/I3}, {apbo[prdata][11]_INST_0_i_6_n_0 apbo[prdata][11]_INST_0_i_3/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X37Y14, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

apbo[prdata][11]_INST_0_i_4 - 
nets: {apbo[prdata][11]_INST_0_i_4_n_0 apbo[prdata][11]_INST_0_i_4/O}, {p_6_in[11] apbo[prdata][11]_INST_0_i_4/I0}, {p_5_in[11] apbo[prdata][11]_INST_0_i_4/I1}, {r_reg[iforce][0]__0[10] apbo[prdata][11]_INST_0_i_4/I2}, {apbi[paddr][2] apbo[prdata][11]_INST_0_i_4/I3}, {apbi[paddr][3] apbo[prdata][11]_INST_0_i_4/I4}, {apbi[paddr][4] apbo[prdata][11]_INST_0_i_4/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0000000000F0CCAA, 
LOC: SLICE_X36Y14, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbo[prdata][11]_INST_0_i_5 - 
nets: {apbo[prdata][11]_INST_0_i_5_n_0 apbo[prdata][11]_INST_0_i_5/O}, {apbi[paddr][2] apbo[prdata][11]_INST_0_i_5/I0}, {r_reg[imask][0]__0[10] apbo[prdata][11]_INST_0_i_5/I1}, {apbi[paddr][5] apbo[prdata][11]_INST_0_i_5/I2}, {apbi[paddr][3] apbo[prdata][11]_INST_0_i_5/I3}, {apbi[paddr][4] apbo[prdata][11]_INST_0_i_5/I4}, {r_reg[imask][2]__0[10] apbo[prdata][11]_INST_0_i_5/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h00000F0400000004, 
LOC: SLICE_X36Y14, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbo[prdata][11]_INST_0_i_6 - 
nets: {apbo[prdata][11]_INST_0_i_6_n_0 apbo[prdata][11]_INST_0_i_6/O}, {r_reg[iforce][2]__0[10] apbo[prdata][11]_INST_0_i_6/I0}, {r_reg[iforce][0]__0[10] apbo[prdata][11]_INST_0_i_6/I1}, {apbi[paddr][2] apbo[prdata][11]_INST_0_i_6/I2}, {apbi[paddr][3] apbo[prdata][11]_INST_0_i_6/I3}, {apbi[paddr][4] apbo[prdata][11]_INST_0_i_6/I4}, {apbi[paddr][5] apbo[prdata][11]_INST_0_i_6/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h000000000000AA0C, 
LOC: SLICE_X37Y14, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbo[prdata][12]_INST_0 - 
nets: {apbo[prdata][12] apbo[prdata][12]_INST_0/O}, {apbo[prdata][12]_INST_0_i_1_n_0 apbo[prdata][12]_INST_0/I0}, {apbo[prdata][12]_INST_0_i_2_n_0 apbo[prdata][12]_INST_0/I1}, {apbi[paddr][6] apbo[prdata][12]_INST_0/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X39Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

apbo[prdata][12]_INST_0_i_1 - 
nets: {apbo[prdata][12]_INST_0_i_1_n_0 apbo[prdata][12]_INST_0_i_1/O}, {apbo[prdata][12]_INST_0_i_3_n_0 apbo[prdata][12]_INST_0_i_1/I0}, {apbi[paddr][7] apbo[prdata][12]_INST_0_i_1/I1}, {apbo[prdata][15]_INST_0_i_4_n_0 apbo[prdata][12]_INST_0_i_1/I2}, {p_0_in10_in apbo[prdata][12]_INST_0_i_1/I3}, {apbo[prdata][12]_INST_0_i_4_n_0 apbo[prdata][12]_INST_0_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hBBBBB888, 
LOC: SLICE_X39Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

apbo[prdata][12]_INST_0_i_2 - 
nets: {apbo[prdata][12]_INST_0_i_2_n_0 apbo[prdata][12]_INST_0_i_2/O}, {apbo[prdata][12]_INST_0_i_5_n_0 apbo[prdata][12]_INST_0_i_2/I0}, {apbo[prdata][15]_INST_0_i_7_n_0 apbo[prdata][12]_INST_0_i_2/I1}, {r_reg[imask][1]__0[11] apbo[prdata][12]_INST_0_i_2/I2}, {apbi[paddr][3] apbo[prdata][12]_INST_0_i_2/I3}, {r_reg[imask][3]__0[11] apbo[prdata][12]_INST_0_i_2/I4}, {apbi[paddr][7] apbo[prdata][12]_INST_0_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h00000000EEE222E2, 
LOC: SLICE_X39Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbo[prdata][12]_INST_0_i_3 - 
nets: {apbo[prdata][12]_INST_0_i_3_n_0 apbo[prdata][12]_INST_0_i_3/O}, {r_reg[iforce][3]__0[11] apbo[prdata][12]_INST_0_i_3/I0}, {apbi[paddr][3] apbo[prdata][12]_INST_0_i_3/I1}, {r_reg[iforce][1]__0[11] apbo[prdata][12]_INST_0_i_3/I2}, {apbo[prdata][15]_INST_0_i_7_n_0 apbo[prdata][12]_INST_0_i_3/I3}, {apbo[prdata][12]_INST_0_i_6_n_0 apbo[prdata][12]_INST_0_i_3/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X44Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

apbo[prdata][12]_INST_0_i_4 - 
nets: {apbo[prdata][12]_INST_0_i_4_n_0 apbo[prdata][12]_INST_0_i_4/O}, {p_6_in[12] apbo[prdata][12]_INST_0_i_4/I0}, {p_5_in[12] apbo[prdata][12]_INST_0_i_4/I1}, {r_reg[iforce][0]__0[11] apbo[prdata][12]_INST_0_i_4/I2}, {apbi[paddr][2] apbo[prdata][12]_INST_0_i_4/I3}, {apbi[paddr][3] apbo[prdata][12]_INST_0_i_4/I4}, {apbi[paddr][4] apbo[prdata][12]_INST_0_i_4/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0000000000F0CCAA, 
LOC: SLICE_X39Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbo[prdata][12]_INST_0_i_5 - 
nets: {apbo[prdata][12]_INST_0_i_5_n_0 apbo[prdata][12]_INST_0_i_5/O}, {apbi[paddr][2] apbo[prdata][12]_INST_0_i_5/I0}, {r_reg[imask][0]__0[11] apbo[prdata][12]_INST_0_i_5/I1}, {apbi[paddr][5] apbo[prdata][12]_INST_0_i_5/I2}, {apbi[paddr][3] apbo[prdata][12]_INST_0_i_5/I3}, {apbi[paddr][4] apbo[prdata][12]_INST_0_i_5/I4}, {r_reg[imask][2]__0[11] apbo[prdata][12]_INST_0_i_5/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h00000F0400000004, 
LOC: SLICE_X39Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbo[prdata][12]_INST_0_i_6 - 
nets: {apbo[prdata][12]_INST_0_i_6_n_0 apbo[prdata][12]_INST_0_i_6/O}, {r_reg[iforce][2]__0[11] apbo[prdata][12]_INST_0_i_6/I0}, {r_reg[iforce][0]__0[11] apbo[prdata][12]_INST_0_i_6/I1}, {apbi[paddr][2] apbo[prdata][12]_INST_0_i_6/I2}, {apbi[paddr][3] apbo[prdata][12]_INST_0_i_6/I3}, {apbi[paddr][4] apbo[prdata][12]_INST_0_i_6/I4}, {apbi[paddr][5] apbo[prdata][12]_INST_0_i_6/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h000000000000AA0C, 
LOC: SLICE_X44Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbo[prdata][13]_INST_0 - 
nets: {apbo[prdata][13] apbo[prdata][13]_INST_0/O}, {apbo[prdata][13]_INST_0_i_1_n_0 apbo[prdata][13]_INST_0/I0}, {apbo[prdata][13]_INST_0_i_2_n_0 apbo[prdata][13]_INST_0/I1}, {apbi[paddr][6] apbo[prdata][13]_INST_0/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X42Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

apbo[prdata][13]_INST_0_i_1 - 
nets: {apbo[prdata][13]_INST_0_i_1_n_0 apbo[prdata][13]_INST_0_i_1/O}, {apbo[prdata][13]_INST_0_i_3_n_0 apbo[prdata][13]_INST_0_i_1/I0}, {apbi[paddr][7] apbo[prdata][13]_INST_0_i_1/I1}, {apbo[prdata][15]_INST_0_i_4_n_0 apbo[prdata][13]_INST_0_i_1/I2}, {p_0_in8_in apbo[prdata][13]_INST_0_i_1/I3}, {apbo[prdata][13]_INST_0_i_4_n_0 apbo[prdata][13]_INST_0_i_1/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hBBBBB888, 
LOC: SLICE_X42Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

apbo[prdata][13]_INST_0_i_2 - 
nets: {apbo[prdata][13]_INST_0_i_2_n_0 apbo[prdata][13]_INST_0_i_2/O}, {apbo[prdata][13]_INST_0_i_5_n_0 apbo[prdata][13]_INST_0_i_2/I0}, {apbo[prdata][15]_INST_0_i_7_n_0 apbo[prdata][13]_INST_0_i_2/I1}, {r_reg[imask][1]__0[12] apbo[prdata][13]_INST_0_i_2/I2}, {apbi[paddr][3] apbo[prdata][13]_INST_0_i_2/I3}, {r_reg[imask][3]__0[12] apbo[prdata][13]_INST_0_i_2/I4}, {apbi[paddr][7] apbo[prdata][13]_INST_0_i_2/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h00000000EEE222E2, 
LOC: SLICE_X42Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbo[prdata][13]_INST_0_i_3 - 
nets: {apbo[prdata][13]_INST_0_i_3_n_0 apbo[prdata][13]_INST_0_i_3/O}, {r_reg[iforce][3]__0[12] apbo[prdata][13]_INST_0_i_3/I0}, {apbi[paddr][3] apbo[prdata][13]_INST_0_i_3/I1}, {r_reg[iforce][1]__0[12] apbo[prdata][13]_INST_0_i_3/I2}, {apbo[prdata][15]_INST_0_i_7_n_0 apbo[prdata][13]_INST_0_i_3/I3}, {apbo[prdata][13]_INST_0_i_6_n_0 apbo[prdata][13]_INST_0_i_3/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X42Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

apbo[prdata][13]_INST_0_i_4 - 
nets: {apbo[prdata][13]_INST_0_i_4_n_0 apbo[prdata][13]_INST_0_i_4/O}, {p_6_in[13] apbo[prdata][13]_INST_0_i_4/I0}, {p_5_in[13] apbo[prdata][13]_INST_0_i_4/I1}, {r_reg[iforce][0]__0[12] apbo[prdata][13]_INST_0_i_4/I2}, {apbi[paddr][2] apbo[prdata][13]_INST_0_i_4/I3}, {apbi[paddr][3] apbo[prdata][13]_INST_0_i_4/I4}, {apbi[paddr][4] apbo[prdata][13]_INST_0_i_4/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0000000000F0CCAA, 
LOC: SLICE_X43Y13, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbo[prdata][13]_INST_0_i_5 - 
nets: {apbo[prdata][13]_INST_0_i_5_n_0 apbo[prdata][13]_INST_0_i_5/O}, {apbi[paddr][2] apbo[prdata][13]_INST_0_i_5/I0}, {r_reg[imask][0]__0[12] apbo[prdata][13]_INST_0_i_5/I1}, {apbi[paddr][5] apbo[prdata][13]_INST_0_i_5/I2}, {apbi[paddr][3] apbo[prdata][13]_INST_0_i_5/I3}, {apbi[paddr][4] apbo[prdata][13]_INST_0_i_5/I4}, {r_reg[imask][2]__0[12] apbo[prdata][13]_INST_0_i_5/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h00000F0400000004, 
LOC: SLICE_X45Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbo[prdata][13]_INST_0_i_6 - 
nets: {apbo[prdata][13]_INST_0_i_6_n_0 apbo[prdata][13]_INST_0_i_6/O}, {r_reg[iforce][2]__0[12] apbo[prdata][13]_INST_0_i_6/I0}, {r_reg[iforce][0]__0[12] apbo[prdata][13]_INST_0_i_6/I1}, {apbi[paddr][2] apbo[prdata][13]_INST_0_i_6/I2}, {apbi[paddr][3] apbo[prdata][13]_INST_0_i_6/I3}, {apbi[paddr][4] apbo[prdata][13]_INST_0_i_6/I4}, {apbi[paddr][5] apbo[prdata][13]_INST_0_i_6/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h000000000000AA0C, 
LOC: SLICE_X43Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbo[prdata][14]_INST_0 - 
nets: {apbo[prdata][14] apbo[prdata][14]_INST_0/O}, {apbo[prdata][14]_INST_0_i_1_n_0 apbo[prdata][14]_INST_0/I0}, {apbo[prdata][14]_INST_0_i_2_n_0 apbo[prdata][14]_INST_0/I1}, {apbi[paddr][6] apbo[prdata][14]_INST_0/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X43Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

apbo[prdata][14]_INST_0_i_1 - 
nets: {apbo[prdata][14]_INST_0_i_1_n_0 apbo[prdata][14]_INST_0_i_1/O}, {apbo[prdata][14]_INST_0_i_3_n_0 apbo[prdata][14]_INST_0_i_1/I0}, {apbi[paddr][7] apbo[prdata][14]_INST_0_i_1/I1}, {apbo[prdata][15]_INST_0_i_4_n_0 apbo[prdata][14]_INST_0_i_1/I2}, {p_0_in6_in apbo[prdata][14]_INST_0_i_1/I3}, {apbo[prdata][14]_INST_0_i_4_n_0 apbo[prdata][14]_INST_0_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hBBBBB888, 
LOC: SLICE_X43Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

apbo[prdata][14]_INST_0_i_2 - 
nets: {apbo[prdata][14]_INST_0_i_2_n_0 apbo[prdata][14]_INST_0_i_2/O}, {apbo[prdata][14]_INST_0_i_5_n_0 apbo[prdata][14]_INST_0_i_2/I0}, {apbo[prdata][15]_INST_0_i_7_n_0 apbo[prdata][14]_INST_0_i_2/I1}, {r_reg[imask][1]__0[13] apbo[prdata][14]_INST_0_i_2/I2}, {apbi[paddr][3] apbo[prdata][14]_INST_0_i_2/I3}, {r_reg[imask][3]__0[13] apbo[prdata][14]_INST_0_i_2/I4}, {apbi[paddr][7] apbo[prdata][14]_INST_0_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h00000000EEE222E2, 
LOC: SLICE_X43Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbo[prdata][14]_INST_0_i_3 - 
nets: {apbo[prdata][14]_INST_0_i_3_n_0 apbo[prdata][14]_INST_0_i_3/O}, {r_reg[iforce][3]__0[13] apbo[prdata][14]_INST_0_i_3/I0}, {apbi[paddr][3] apbo[prdata][14]_INST_0_i_3/I1}, {r_reg[iforce][1]__0[13] apbo[prdata][14]_INST_0_i_3/I2}, {apbo[prdata][15]_INST_0_i_7_n_0 apbo[prdata][14]_INST_0_i_3/I3}, {apbo[prdata][14]_INST_0_i_6_n_0 apbo[prdata][14]_INST_0_i_3/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X44Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

apbo[prdata][14]_INST_0_i_4 - 
nets: {apbo[prdata][14]_INST_0_i_4_n_0 apbo[prdata][14]_INST_0_i_4/O}, {p_6_in[14] apbo[prdata][14]_INST_0_i_4/I0}, {p_5_in[14] apbo[prdata][14]_INST_0_i_4/I1}, {r_reg[iforce][0]__0[13] apbo[prdata][14]_INST_0_i_4/I2}, {apbi[paddr][2] apbo[prdata][14]_INST_0_i_4/I3}, {apbi[paddr][3] apbo[prdata][14]_INST_0_i_4/I4}, {apbi[paddr][4] apbo[prdata][14]_INST_0_i_4/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0000000000F0CCAA, 
LOC: SLICE_X44Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbo[prdata][14]_INST_0_i_5 - 
nets: {apbo[prdata][14]_INST_0_i_5_n_0 apbo[prdata][14]_INST_0_i_5/O}, {apbi[paddr][2] apbo[prdata][14]_INST_0_i_5/I0}, {r_reg[imask][0]__0[13] apbo[prdata][14]_INST_0_i_5/I1}, {apbi[paddr][5] apbo[prdata][14]_INST_0_i_5/I2}, {apbi[paddr][3] apbo[prdata][14]_INST_0_i_5/I3}, {apbi[paddr][4] apbo[prdata][14]_INST_0_i_5/I4}, {r_reg[imask][2]__0[13] apbo[prdata][14]_INST_0_i_5/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h00000F0400000004, 
LOC: SLICE_X44Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbo[prdata][14]_INST_0_i_6 - 
nets: {apbo[prdata][14]_INST_0_i_6_n_0 apbo[prdata][14]_INST_0_i_6/O}, {r_reg[iforce][2]__0[13] apbo[prdata][14]_INST_0_i_6/I0}, {r_reg[iforce][0]__0[13] apbo[prdata][14]_INST_0_i_6/I1}, {apbi[paddr][2] apbo[prdata][14]_INST_0_i_6/I2}, {apbi[paddr][3] apbo[prdata][14]_INST_0_i_6/I3}, {apbi[paddr][4] apbo[prdata][14]_INST_0_i_6/I4}, {apbi[paddr][5] apbo[prdata][14]_INST_0_i_6/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h000000000000AA0C, 
LOC: SLICE_X45Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbo[prdata][15]_INST_0 - 
nets: {apbo[prdata][15] apbo[prdata][15]_INST_0/O}, {apbo[prdata][15]_INST_0_i_1_n_0 apbo[prdata][15]_INST_0/I0}, {apbo[prdata][15]_INST_0_i_2_n_0 apbo[prdata][15]_INST_0/I1}, {apbi[paddr][6] apbo[prdata][15]_INST_0/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X42Y13, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

apbo[prdata][15]_INST_0_i_1 - 
nets: {apbo[prdata][15]_INST_0_i_1_n_0 apbo[prdata][15]_INST_0_i_1/O}, {apbo[prdata][15]_INST_0_i_3_n_0 apbo[prdata][15]_INST_0_i_1/I0}, {apbi[paddr][7] apbo[prdata][15]_INST_0_i_1/I1}, {apbo[prdata][15]_INST_0_i_4_n_0 apbo[prdata][15]_INST_0_i_1/I2}, {p_0_in4_in apbo[prdata][15]_INST_0_i_1/I3}, {apbo[prdata][15]_INST_0_i_5_n_0 apbo[prdata][15]_INST_0_i_1/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hBBBBB888, 
LOC: SLICE_X42Y13, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

apbo[prdata][15]_INST_0_i_2 - 
nets: {apbo[prdata][15]_INST_0_i_2_n_0 apbo[prdata][15]_INST_0_i_2/O}, {apbo[prdata][15]_INST_0_i_6_n_0 apbo[prdata][15]_INST_0_i_2/I0}, {apbo[prdata][15]_INST_0_i_7_n_0 apbo[prdata][15]_INST_0_i_2/I1}, {r_reg[imask][1]__0[14] apbo[prdata][15]_INST_0_i_2/I2}, {apbi[paddr][3] apbo[prdata][15]_INST_0_i_2/I3}, {r_reg[imask][3]__0[14] apbo[prdata][15]_INST_0_i_2/I4}, {apbi[paddr][7] apbo[prdata][15]_INST_0_i_2/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h00000000EEE222E2, 
LOC: SLICE_X42Y13, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbo[prdata][15]_INST_0_i_3 - 
nets: {apbo[prdata][15]_INST_0_i_3_n_0 apbo[prdata][15]_INST_0_i_3/O}, {r_reg[iforce][3]__0[14] apbo[prdata][15]_INST_0_i_3/I0}, {apbi[paddr][3] apbo[prdata][15]_INST_0_i_3/I1}, {r_reg[iforce][1]__0[14] apbo[prdata][15]_INST_0_i_3/I2}, {apbo[prdata][15]_INST_0_i_7_n_0 apbo[prdata][15]_INST_0_i_3/I3}, {apbo[prdata][15]_INST_0_i_8_n_0 apbo[prdata][15]_INST_0_i_3/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X42Y13, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

apbo[prdata][15]_INST_0_i_4 - 
nets: {apbo[prdata][15]_INST_0_i_4_n_0 apbo[prdata][15]_INST_0_i_4/O}, {apbi[paddr][3] apbo[prdata][15]_INST_0_i_4/I0}, {apbi[paddr][2] apbo[prdata][15]_INST_0_i_4/I1}, {apbi[paddr][4] apbo[prdata][15]_INST_0_i_4/I2}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 8'h40, 
LOC: SLICE_X42Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

apbo[prdata][15]_INST_0_i_5 - 
nets: {apbo[prdata][15]_INST_0_i_5_n_0 apbo[prdata][15]_INST_0_i_5/O}, {p_6_in[15] apbo[prdata][15]_INST_0_i_5/I0}, {p_5_in[15] apbo[prdata][15]_INST_0_i_5/I1}, {r_reg[iforce][0]__0[14] apbo[prdata][15]_INST_0_i_5/I2}, {apbi[paddr][2] apbo[prdata][15]_INST_0_i_5/I3}, {apbi[paddr][3] apbo[prdata][15]_INST_0_i_5/I4}, {apbi[paddr][4] apbo[prdata][15]_INST_0_i_5/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h0000000000F0CCAA, 
LOC: SLICE_X41Y14, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbo[prdata][15]_INST_0_i_6 - 
nets: {apbo[prdata][15]_INST_0_i_6_n_0 apbo[prdata][15]_INST_0_i_6/O}, {apbi[paddr][2] apbo[prdata][15]_INST_0_i_6/I0}, {r_reg[imask][0]__0[14] apbo[prdata][15]_INST_0_i_6/I1}, {apbi[paddr][5] apbo[prdata][15]_INST_0_i_6/I2}, {apbi[paddr][3] apbo[prdata][15]_INST_0_i_6/I3}, {apbi[paddr][4] apbo[prdata][15]_INST_0_i_6/I4}, {r_reg[imask][2]__0[14] apbo[prdata][15]_INST_0_i_6/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h00000F0400000004, 
LOC: SLICE_X43Y13, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbo[prdata][15]_INST_0_i_7 - 
nets: {apbo[prdata][15]_INST_0_i_7_n_0 apbo[prdata][15]_INST_0_i_7/O}, {apbi[paddr][2] apbo[prdata][15]_INST_0_i_7/I0}, {apbi[paddr][5] apbo[prdata][15]_INST_0_i_7/I1}, {apbi[paddr][4] apbo[prdata][15]_INST_0_i_7/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'h02, 
LOC: SLICE_X40Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

apbo[prdata][15]_INST_0_i_8 - 
nets: {apbo[prdata][15]_INST_0_i_8_n_0 apbo[prdata][15]_INST_0_i_8/O}, {r_reg[iforce][2]__0[14] apbo[prdata][15]_INST_0_i_8/I0}, {r_reg[iforce][0]__0[14] apbo[prdata][15]_INST_0_i_8/I1}, {apbi[paddr][2] apbo[prdata][15]_INST_0_i_8/I2}, {apbi[paddr][3] apbo[prdata][15]_INST_0_i_8/I3}, {apbi[paddr][4] apbo[prdata][15]_INST_0_i_8/I4}, {apbi[paddr][5] apbo[prdata][15]_INST_0_i_8/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h000000000000AA0C, 
LOC: SLICE_X42Y13, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbo[prdata][1]_INST_0 - 
nets: {apbo[prdata][1] apbo[prdata][1]_INST_0/O}, {apbo[prdata][1]_INST_0_i_1_n_0 apbo[prdata][1]_INST_0/I0}, {apbi[paddr][6] apbo[prdata][1]_INST_0/I1}, {apbo[prdata][1]_INST_0_i_2_n_0 apbo[prdata][1]_INST_0/I2}, {apbi[paddr][7] apbo[prdata][1]_INST_0/I3}, {apbo[prdata][1]_INST_0_i_3_n_0 apbo[prdata][1]_INST_0/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X33Y3, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

apbo[prdata][1]_INST_0_i_1 - 
nets: {apbo[prdata][1]_INST_0_i_1_n_0 apbo[prdata][1]_INST_0_i_1/O}, {apbo[prdata][1]_INST_0_i_4_n_0 apbo[prdata][1]_INST_0_i_1/I0}, {apbo[prdata][15]_INST_0_i_7_n_0 apbo[prdata][1]_INST_0_i_1/I1}, {r_reg[imask][1]__0[0] apbo[prdata][1]_INST_0_i_1/I2}, {apbi[paddr][3] apbo[prdata][1]_INST_0_i_1/I3}, {r_reg[imask][3]__0[0] apbo[prdata][1]_INST_0_i_1/I4}, {apbi[paddr][7] apbo[prdata][1]_INST_0_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h00000000EEE222E2, 
LOC: SLICE_X33Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbo[prdata][1]_INST_0_i_2 - 
nets: {apbo[prdata][1]_INST_0_i_2_n_0 apbo[prdata][1]_INST_0_i_2/O}, {r_reg[iforce][3]__0[0] apbo[prdata][1]_INST_0_i_2/I0}, {apbi[paddr][3] apbo[prdata][1]_INST_0_i_2/I1}, {r_reg[iforce][1]__0[0] apbo[prdata][1]_INST_0_i_2/I2}, {apbo[prdata][15]_INST_0_i_7_n_0 apbo[prdata][1]_INST_0_i_2/I3}, {apbo[prdata][1]_INST_0_i_5_n_0 apbo[prdata][1]_INST_0_i_2/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X33Y4, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

apbo[prdata][1]_INST_0_i_3 - 
nets: {apbo[prdata][1]_INST_0_i_3_n_0 apbo[prdata][1]_INST_0_i_3/O}, {irqi[1][err] apbo[prdata][1]_INST_0_i_3/I0}, {apbi[paddr][4] apbo[prdata][1]_INST_0_i_3/I1}, {apbi[paddr][3] apbo[prdata][1]_INST_0_i_3/I2}, {apbo[prdata][1]_INST_0_i_6_n_0 apbo[prdata][1]_INST_0_i_3/I3}, {apbi[paddr][2] apbo[prdata][1]_INST_0_i_3/I4}, {apbo[prdata][1]_INST_0_i_7_n_0 apbo[prdata][1]_INST_0_i_3/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h3F33BFB30C008C80, 
LOC: SLICE_X36Y4, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbo[prdata][1]_INST_0_i_4 - 
nets: {apbo[prdata][1]_INST_0_i_4_n_0 apbo[prdata][1]_INST_0_i_4/O}, {apbi[paddr][2] apbo[prdata][1]_INST_0_i_4/I0}, {r_reg[imask][0]__0[0] apbo[prdata][1]_INST_0_i_4/I1}, {apbi[paddr][5] apbo[prdata][1]_INST_0_i_4/I2}, {apbi[paddr][3] apbo[prdata][1]_INST_0_i_4/I3}, {apbi[paddr][4] apbo[prdata][1]_INST_0_i_4/I4}, {r_reg[imask][2]__0[0] apbo[prdata][1]_INST_0_i_4/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h00000F0400000004, 
LOC: SLICE_X33Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbo[prdata][1]_INST_0_i_5 - 
nets: {apbo[prdata][1]_INST_0_i_5_n_0 apbo[prdata][1]_INST_0_i_5/O}, {r_reg[iforce][2]__0[0] apbo[prdata][1]_INST_0_i_5/I0}, {r_reg[iforce][0]__0[0] apbo[prdata][1]_INST_0_i_5/I1}, {apbi[paddr][2] apbo[prdata][1]_INST_0_i_5/I2}, {apbi[paddr][3] apbo[prdata][1]_INST_0_i_5/I3}, {apbi[paddr][4] apbo[prdata][1]_INST_0_i_5/I4}, {apbi[paddr][5] apbo[prdata][1]_INST_0_i_5/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h000000000000AA0C, 
LOC: SLICE_X33Y4, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbo[prdata][1]_INST_0_i_6 - 
nets: {apbo[prdata][1]_INST_0_i_6_n_0 apbo[prdata][1]_INST_0_i_6/O}, {r_reg[ibroadcast_n_0_][1] apbo[prdata][1]_INST_0_i_6/I0}, {apbi[paddr][3] apbo[prdata][1]_INST_0_i_6/I1}, {apbi[paddr][2] apbo[prdata][1]_INST_0_i_6/I2}, {apbi[paddr][4] apbo[prdata][1]_INST_0_i_6/I3}, {irqi[1][pwd] apbo[prdata][1]_INST_0_i_6/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hEFFF2000, 
LOC: SLICE_X36Y4, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

apbo[prdata][1]_INST_0_i_7 - 
nets: {apbo[prdata][1]_INST_0_i_7_n_0 apbo[prdata][1]_INST_0_i_7/O}, {r_reg[iforce][0]__0[0] apbo[prdata][1]_INST_0_i_7/I0}, {apbi[paddr][3] apbo[prdata][1]_INST_0_i_7/I1}, {p_5_in[1] apbo[prdata][1]_INST_0_i_7/I2}, {apbi[paddr][2] apbo[prdata][1]_INST_0_i_7/I3}, {p_6_in[1] apbo[prdata][1]_INST_0_i_7/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h30BB3088, 
LOC: SLICE_X33Y4, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

apbo[prdata][26]_INST_0 - 
nets: {apbo[prdata][26] apbo[prdata][26]_INST_0/O}, {apbi[paddr][3] apbo[prdata][26]_INST_0/I0}, {apbi[paddr][4] apbo[prdata][26]_INST_0/I1}, {apbi[paddr][6] apbo[prdata][26]_INST_0/I2}, {apbi[paddr][7] apbo[prdata][26]_INST_0/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'h0004, 
LOC: SLICE_X43Y4, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

apbo[prdata][27]_INST_0 - 
nets: {apbo[prdata][29] apbo[prdata][27]_INST_0/O}, {apbi[paddr][7] apbo[prdata][27]_INST_0/I0}, {apbi[paddr][6] apbo[prdata][27]_INST_0/I1}, {apbi[paddr][4] apbo[prdata][27]_INST_0/I2}, {apbi[paddr][3] apbo[prdata][27]_INST_0/I3}, {apbi[paddr][2] apbo[prdata][27]_INST_0/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h00000010, 
LOC: SLICE_X43Y4, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

apbo[prdata][2]_INST_0 - 
nets: {apbo[prdata][2] apbo[prdata][2]_INST_0/O}, {apbo[prdata][2]_INST_0_i_1_n_0 apbo[prdata][2]_INST_0/I0}, {apbi[paddr][6] apbo[prdata][2]_INST_0/I1}, {apbo[prdata][2]_INST_0_i_2_n_0 apbo[prdata][2]_INST_0/I2}, {apbi[paddr][7] apbo[prdata][2]_INST_0/I3}, {apbo[prdata][2]_INST_0_i_3_n_0 apbo[prdata][2]_INST_0/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X39Y4, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

apbo[prdata][2]_INST_0_i_1 - 
nets: {apbo[prdata][2]_INST_0_i_1_n_0 apbo[prdata][2]_INST_0_i_1/O}, {apbo[prdata][2]_INST_0_i_4_n_0 apbo[prdata][2]_INST_0_i_1/I0}, {apbo[prdata][15]_INST_0_i_7_n_0 apbo[prdata][2]_INST_0_i_1/I1}, {r_reg[imask][1]__0[1] apbo[prdata][2]_INST_0_i_1/I2}, {apbi[paddr][3] apbo[prdata][2]_INST_0_i_1/I3}, {r_reg[imask][3]__0[1] apbo[prdata][2]_INST_0_i_1/I4}, {apbi[paddr][7] apbo[prdata][2]_INST_0_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h00000000EEE222E2, 
LOC: SLICE_X32Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbo[prdata][2]_INST_0_i_2 - 
nets: {apbo[prdata][2]_INST_0_i_2_n_0 apbo[prdata][2]_INST_0_i_2/O}, {r_reg[iforce][3]__0[1] apbo[prdata][2]_INST_0_i_2/I0}, {apbi[paddr][3] apbo[prdata][2]_INST_0_i_2/I1}, {r_reg[iforce][1]__0[1] apbo[prdata][2]_INST_0_i_2/I2}, {apbo[prdata][15]_INST_0_i_7_n_0 apbo[prdata][2]_INST_0_i_2/I3}, {apbo[prdata][2]_INST_0_i_5_n_0 apbo[prdata][2]_INST_0_i_2/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X37Y6, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

apbo[prdata][2]_INST_0_i_3 - 
nets: {apbo[prdata][2]_INST_0_i_3_n_0 apbo[prdata][2]_INST_0_i_3/O}, {irqi[2][err] apbo[prdata][2]_INST_0_i_3/I0}, {apbi[paddr][4] apbo[prdata][2]_INST_0_i_3/I1}, {apbi[paddr][3] apbo[prdata][2]_INST_0_i_3/I2}, {apbo[prdata][2]_INST_0_i_6_n_0 apbo[prdata][2]_INST_0_i_3/I3}, {apbi[paddr][2] apbo[prdata][2]_INST_0_i_3/I4}, {apbo[prdata][2]_INST_0_i_7_n_0 apbo[prdata][2]_INST_0_i_3/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h3F33BFB30C008C80, 
LOC: SLICE_X40Y4, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbo[prdata][2]_INST_0_i_4 - 
nets: {apbo[prdata][2]_INST_0_i_4_n_0 apbo[prdata][2]_INST_0_i_4/O}, {apbi[paddr][2] apbo[prdata][2]_INST_0_i_4/I0}, {r_reg[imask][0]__0[1] apbo[prdata][2]_INST_0_i_4/I1}, {apbi[paddr][5] apbo[prdata][2]_INST_0_i_4/I2}, {apbi[paddr][3] apbo[prdata][2]_INST_0_i_4/I3}, {apbi[paddr][4] apbo[prdata][2]_INST_0_i_4/I4}, {r_reg[imask][2]__0[1] apbo[prdata][2]_INST_0_i_4/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h00000F0400000004, 
LOC: SLICE_X32Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbo[prdata][2]_INST_0_i_5 - 
nets: {apbo[prdata][2]_INST_0_i_5_n_0 apbo[prdata][2]_INST_0_i_5/O}, {r_reg[iforce][2]__0[1] apbo[prdata][2]_INST_0_i_5/I0}, {r_reg[iforce][0]__0[1] apbo[prdata][2]_INST_0_i_5/I1}, {apbi[paddr][2] apbo[prdata][2]_INST_0_i_5/I2}, {apbi[paddr][3] apbo[prdata][2]_INST_0_i_5/I3}, {apbi[paddr][4] apbo[prdata][2]_INST_0_i_5/I4}, {apbi[paddr][5] apbo[prdata][2]_INST_0_i_5/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h000000000000AA0C, 
LOC: SLICE_X37Y6, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbo[prdata][2]_INST_0_i_6 - 
nets: {apbo[prdata][2]_INST_0_i_6_n_0 apbo[prdata][2]_INST_0_i_6/O}, {p_0_in30_in apbo[prdata][2]_INST_0_i_6/I0}, {apbi[paddr][3] apbo[prdata][2]_INST_0_i_6/I1}, {apbi[paddr][2] apbo[prdata][2]_INST_0_i_6/I2}, {apbi[paddr][4] apbo[prdata][2]_INST_0_i_6/I3}, {irqi[2][pwd] apbo[prdata][2]_INST_0_i_6/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hEFFF2000, 
LOC: SLICE_X42Y4, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

apbo[prdata][2]_INST_0_i_7 - 
nets: {apbo[prdata][2]_INST_0_i_7_n_0 apbo[prdata][2]_INST_0_i_7/O}, {r_reg[iforce][0]__0[1] apbo[prdata][2]_INST_0_i_7/I0}, {apbi[paddr][3] apbo[prdata][2]_INST_0_i_7/I1}, {p_5_in[2] apbo[prdata][2]_INST_0_i_7/I2}, {apbi[paddr][2] apbo[prdata][2]_INST_0_i_7/I3}, {p_6_in[2] apbo[prdata][2]_INST_0_i_7/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'h30BB3088, 
LOC: SLICE_X38Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

apbo[prdata][3]_INST_0 - 
nets: {apbo[prdata][3] apbo[prdata][3]_INST_0/O}, {apbo[prdata][3]_INST_0_i_1_n_0 apbo[prdata][3]_INST_0/I0}, {apbi[paddr][6] apbo[prdata][3]_INST_0/I1}, {apbo[prdata][3]_INST_0_i_2_n_0 apbo[prdata][3]_INST_0/I2}, {apbi[paddr][7] apbo[prdata][3]_INST_0/I3}, {apbo[prdata][3]_INST_0_i_3_n_0 apbo[prdata][3]_INST_0/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X40Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

apbo[prdata][3]_INST_0_i_1 - 
nets: {apbo[prdata][3]_INST_0_i_1_n_0 apbo[prdata][3]_INST_0_i_1/O}, {apbo[prdata][3]_INST_0_i_4_n_0 apbo[prdata][3]_INST_0_i_1/I0}, {apbo[prdata][15]_INST_0_i_7_n_0 apbo[prdata][3]_INST_0_i_1/I1}, {r_reg[imask][1]__0[2] apbo[prdata][3]_INST_0_i_1/I2}, {apbi[paddr][3] apbo[prdata][3]_INST_0_i_1/I3}, {r_reg[imask][3]__0[2] apbo[prdata][3]_INST_0_i_1/I4}, {apbi[paddr][7] apbo[prdata][3]_INST_0_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h00000000EEE222E2, 
LOC: SLICE_X41Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbo[prdata][3]_INST_0_i_2 - 
nets: {apbo[prdata][3]_INST_0_i_2_n_0 apbo[prdata][3]_INST_0_i_2/O}, {r_reg[iforce][3]__0[2] apbo[prdata][3]_INST_0_i_2/I0}, {apbi[paddr][3] apbo[prdata][3]_INST_0_i_2/I1}, {r_reg[iforce][1]__0[2] apbo[prdata][3]_INST_0_i_2/I2}, {apbo[prdata][15]_INST_0_i_7_n_0 apbo[prdata][3]_INST_0_i_2/I3}, {apbo[prdata][3]_INST_0_i_5_n_0 apbo[prdata][3]_INST_0_i_2/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X40Y6, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

apbo[prdata][3]_INST_0_i_3 - 
nets: {apbo[prdata][3]_INST_0_i_3_n_0 apbo[prdata][3]_INST_0_i_3/O}, {irqi[3][err] apbo[prdata][3]_INST_0_i_3/I0}, {apbi[paddr][4] apbo[prdata][3]_INST_0_i_3/I1}, {apbi[paddr][3] apbo[prdata][3]_INST_0_i_3/I2}, {apbo[prdata][3]_INST_0_i_6_n_0 apbo[prdata][3]_INST_0_i_3/I3}, {apbi[paddr][2] apbo[prdata][3]_INST_0_i_3/I4}, {apbo[prdata][3]_INST_0_i_7_n_0 apbo[prdata][3]_INST_0_i_3/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h3F33BFB30C008C80, 
LOC: SLICE_X40Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbo[prdata][3]_INST_0_i_4 - 
nets: {apbo[prdata][3]_INST_0_i_4_n_0 apbo[prdata][3]_INST_0_i_4/O}, {apbi[paddr][2] apbo[prdata][3]_INST_0_i_4/I0}, {r_reg[imask][0]__0[2] apbo[prdata][3]_INST_0_i_4/I1}, {apbi[paddr][5] apbo[prdata][3]_INST_0_i_4/I2}, {apbi[paddr][3] apbo[prdata][3]_INST_0_i_4/I3}, {apbi[paddr][4] apbo[prdata][3]_INST_0_i_4/I4}, {r_reg[imask][2]__0[2] apbo[prdata][3]_INST_0_i_4/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h00000F0400000004, 
LOC: SLICE_X36Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbo[prdata][3]_INST_0_i_5 - 
nets: {apbo[prdata][3]_INST_0_i_5_n_0 apbo[prdata][3]_INST_0_i_5/O}, {r_reg[iforce][2]__0[2] apbo[prdata][3]_INST_0_i_5/I0}, {r_reg[iforce][0]__0[2] apbo[prdata][3]_INST_0_i_5/I1}, {apbi[paddr][2] apbo[prdata][3]_INST_0_i_5/I2}, {apbi[paddr][3] apbo[prdata][3]_INST_0_i_5/I3}, {apbi[paddr][4] apbo[prdata][3]_INST_0_i_5/I4}, {apbi[paddr][5] apbo[prdata][3]_INST_0_i_5/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h000000000000AA0C, 
LOC: SLICE_X40Y6, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbo[prdata][3]_INST_0_i_6 - 
nets: {apbo[prdata][3]_INST_0_i_6_n_0 apbo[prdata][3]_INST_0_i_6/O}, {p_0_in28_in apbo[prdata][3]_INST_0_i_6/I0}, {apbi[paddr][3] apbo[prdata][3]_INST_0_i_6/I1}, {apbi[paddr][2] apbo[prdata][3]_INST_0_i_6/I2}, {apbi[paddr][4] apbo[prdata][3]_INST_0_i_6/I3}, {irqi[3][pwd] apbo[prdata][3]_INST_0_i_6/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hEFFF2000, 
LOC: SLICE_X42Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

apbo[prdata][3]_INST_0_i_7 - 
nets: {apbo[prdata][3]_INST_0_i_7_n_0 apbo[prdata][3]_INST_0_i_7/O}, {r_reg[iforce][0]__0[2] apbo[prdata][3]_INST_0_i_7/I0}, {apbi[paddr][3] apbo[prdata][3]_INST_0_i_7/I1}, {p_5_in[3] apbo[prdata][3]_INST_0_i_7/I2}, {apbi[paddr][2] apbo[prdata][3]_INST_0_i_7/I3}, {p_6_in[3] apbo[prdata][3]_INST_0_i_7/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'h30BB3088, 
LOC: SLICE_X40Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

apbo[prdata][4]_INST_0 - 
nets: {apbo[prdata][4] apbo[prdata][4]_INST_0/O}, {apbo[prdata][4]_INST_0_i_1_n_0 apbo[prdata][4]_INST_0/I0}, {apbo[prdata][4]_INST_0_i_2_n_0 apbo[prdata][4]_INST_0/I1}, {apbi[paddr][6] apbo[prdata][4]_INST_0/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X38Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

apbo[prdata][4]_INST_0_i_1 - 
nets: {apbo[prdata][4]_INST_0_i_1_n_0 apbo[prdata][4]_INST_0_i_1/O}, {apbo[prdata][4]_INST_0_i_3_n_0 apbo[prdata][4]_INST_0_i_1/I0}, {apbi[paddr][7] apbo[prdata][4]_INST_0_i_1/I1}, {apbo[prdata][15]_INST_0_i_4_n_0 apbo[prdata][4]_INST_0_i_1/I2}, {p_0_in26_in apbo[prdata][4]_INST_0_i_1/I3}, {apbo[prdata][4]_INST_0_i_4_n_0 apbo[prdata][4]_INST_0_i_1/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hBBBBB888, 
LOC: SLICE_X38Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

apbo[prdata][4]_INST_0_i_2 - 
nets: {apbo[prdata][4]_INST_0_i_2_n_0 apbo[prdata][4]_INST_0_i_2/O}, {apbo[prdata][4]_INST_0_i_5_n_0 apbo[prdata][4]_INST_0_i_2/I0}, {apbo[prdata][15]_INST_0_i_7_n_0 apbo[prdata][4]_INST_0_i_2/I1}, {r_reg[imask][1]__0[3] apbo[prdata][4]_INST_0_i_2/I2}, {apbi[paddr][3] apbo[prdata][4]_INST_0_i_2/I3}, {r_reg[imask][3]__0[3] apbo[prdata][4]_INST_0_i_2/I4}, {apbi[paddr][7] apbo[prdata][4]_INST_0_i_2/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h00000000EEE222E2, 
LOC: SLICE_X38Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbo[prdata][4]_INST_0_i_3 - 
nets: {apbo[prdata][4]_INST_0_i_3_n_0 apbo[prdata][4]_INST_0_i_3/O}, {r_reg[iforce][3]__0[3] apbo[prdata][4]_INST_0_i_3/I0}, {apbi[paddr][3] apbo[prdata][4]_INST_0_i_3/I1}, {r_reg[iforce][1]__0[3] apbo[prdata][4]_INST_0_i_3/I2}, {apbo[prdata][15]_INST_0_i_7_n_0 apbo[prdata][4]_INST_0_i_3/I3}, {apbo[prdata][4]_INST_0_i_6_n_0 apbo[prdata][4]_INST_0_i_3/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X38Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

apbo[prdata][4]_INST_0_i_4 - 
nets: {apbo[prdata][4]_INST_0_i_4_n_0 apbo[prdata][4]_INST_0_i_4/O}, {p_6_in[4] apbo[prdata][4]_INST_0_i_4/I0}, {p_5_in[4] apbo[prdata][4]_INST_0_i_4/I1}, {r_reg[iforce][0]__0[3] apbo[prdata][4]_INST_0_i_4/I2}, {apbi[paddr][2] apbo[prdata][4]_INST_0_i_4/I3}, {apbi[paddr][3] apbo[prdata][4]_INST_0_i_4/I4}, {apbi[paddr][4] apbo[prdata][4]_INST_0_i_4/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h0000000000F0CCAA, 
LOC: SLICE_X37Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbo[prdata][4]_INST_0_i_5 - 
nets: {apbo[prdata][4]_INST_0_i_5_n_0 apbo[prdata][4]_INST_0_i_5/O}, {apbi[paddr][2] apbo[prdata][4]_INST_0_i_5/I0}, {r_reg[imask][0]__0[3] apbo[prdata][4]_INST_0_i_5/I1}, {apbi[paddr][5] apbo[prdata][4]_INST_0_i_5/I2}, {apbi[paddr][3] apbo[prdata][4]_INST_0_i_5/I3}, {apbi[paddr][4] apbo[prdata][4]_INST_0_i_5/I4}, {r_reg[imask][2]__0[3] apbo[prdata][4]_INST_0_i_5/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h00000F0400000004, 
LOC: SLICE_X37Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbo[prdata][4]_INST_0_i_6 - 
nets: {apbo[prdata][4]_INST_0_i_6_n_0 apbo[prdata][4]_INST_0_i_6/O}, {r_reg[iforce][2]__0[3] apbo[prdata][4]_INST_0_i_6/I0}, {r_reg[iforce][0]__0[3] apbo[prdata][4]_INST_0_i_6/I1}, {apbi[paddr][2] apbo[prdata][4]_INST_0_i_6/I2}, {apbi[paddr][3] apbo[prdata][4]_INST_0_i_6/I3}, {apbi[paddr][4] apbo[prdata][4]_INST_0_i_6/I4}, {apbi[paddr][5] apbo[prdata][4]_INST_0_i_6/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h000000000000AA0C, 
LOC: SLICE_X38Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbo[prdata][5]_INST_0 - 
nets: {apbo[prdata][5] apbo[prdata][5]_INST_0/O}, {apbo[prdata][5]_INST_0_i_1_n_0 apbo[prdata][5]_INST_0/I0}, {apbo[prdata][5]_INST_0_i_2_n_0 apbo[prdata][5]_INST_0/I1}, {apbi[paddr][6] apbo[prdata][5]_INST_0/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X28Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

apbo[prdata][5]_INST_0_i_1 - 
nets: {apbo[prdata][5]_INST_0_i_1_n_0 apbo[prdata][5]_INST_0_i_1/O}, {apbo[prdata][5]_INST_0_i_3_n_0 apbo[prdata][5]_INST_0_i_1/I0}, {apbi[paddr][7] apbo[prdata][5]_INST_0_i_1/I1}, {apbo[prdata][15]_INST_0_i_4_n_0 apbo[prdata][5]_INST_0_i_1/I2}, {p_0_in24_in apbo[prdata][5]_INST_0_i_1/I3}, {apbo[prdata][5]_INST_0_i_4_n_0 apbo[prdata][5]_INST_0_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hBBBBB888, 
LOC: SLICE_X28Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

apbo[prdata][5]_INST_0_i_2 - 
nets: {apbo[prdata][5]_INST_0_i_2_n_0 apbo[prdata][5]_INST_0_i_2/O}, {apbo[prdata][5]_INST_0_i_5_n_0 apbo[prdata][5]_INST_0_i_2/I0}, {apbo[prdata][15]_INST_0_i_7_n_0 apbo[prdata][5]_INST_0_i_2/I1}, {r_reg[imask][1]__0[4] apbo[prdata][5]_INST_0_i_2/I2}, {apbi[paddr][3] apbo[prdata][5]_INST_0_i_2/I3}, {r_reg[imask][3]__0[4] apbo[prdata][5]_INST_0_i_2/I4}, {apbi[paddr][7] apbo[prdata][5]_INST_0_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h00000000EEE222E2, 
LOC: SLICE_X28Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbo[prdata][5]_INST_0_i_3 - 
nets: {apbo[prdata][5]_INST_0_i_3_n_0 apbo[prdata][5]_INST_0_i_3/O}, {r_reg[iforce][3]__0[4] apbo[prdata][5]_INST_0_i_3/I0}, {apbi[paddr][3] apbo[prdata][5]_INST_0_i_3/I1}, {r_reg[iforce][1]__0[4] apbo[prdata][5]_INST_0_i_3/I2}, {apbo[prdata][15]_INST_0_i_7_n_0 apbo[prdata][5]_INST_0_i_3/I3}, {apbo[prdata][5]_INST_0_i_6_n_0 apbo[prdata][5]_INST_0_i_3/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X29Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

apbo[prdata][5]_INST_0_i_4 - 
nets: {apbo[prdata][5]_INST_0_i_4_n_0 apbo[prdata][5]_INST_0_i_4/O}, {p_6_in[5] apbo[prdata][5]_INST_0_i_4/I0}, {p_5_in[5] apbo[prdata][5]_INST_0_i_4/I1}, {r_reg[iforce][0]__0[4] apbo[prdata][5]_INST_0_i_4/I2}, {apbi[paddr][2] apbo[prdata][5]_INST_0_i_4/I3}, {apbi[paddr][3] apbo[prdata][5]_INST_0_i_4/I4}, {apbi[paddr][4] apbo[prdata][5]_INST_0_i_4/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h0000000000F0CCAA, 
LOC: SLICE_X27Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbo[prdata][5]_INST_0_i_5 - 
nets: {apbo[prdata][5]_INST_0_i_5_n_0 apbo[prdata][5]_INST_0_i_5/O}, {apbi[paddr][2] apbo[prdata][5]_INST_0_i_5/I0}, {r_reg[imask][0]__0[4] apbo[prdata][5]_INST_0_i_5/I1}, {apbi[paddr][5] apbo[prdata][5]_INST_0_i_5/I2}, {apbi[paddr][3] apbo[prdata][5]_INST_0_i_5/I3}, {apbi[paddr][4] apbo[prdata][5]_INST_0_i_5/I4}, {r_reg[imask][2]__0[4] apbo[prdata][5]_INST_0_i_5/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h00000F0400000004, 
LOC: SLICE_X28Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbo[prdata][5]_INST_0_i_6 - 
nets: {apbo[prdata][5]_INST_0_i_6_n_0 apbo[prdata][5]_INST_0_i_6/O}, {r_reg[iforce][2]__0[4] apbo[prdata][5]_INST_0_i_6/I0}, {r_reg[iforce][0]__0[4] apbo[prdata][5]_INST_0_i_6/I1}, {apbi[paddr][2] apbo[prdata][5]_INST_0_i_6/I2}, {apbi[paddr][3] apbo[prdata][5]_INST_0_i_6/I3}, {apbi[paddr][4] apbo[prdata][5]_INST_0_i_6/I4}, {apbi[paddr][5] apbo[prdata][5]_INST_0_i_6/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h000000000000AA0C, 
LOC: SLICE_X28Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbo[prdata][6]_INST_0 - 
nets: {apbo[prdata][6] apbo[prdata][6]_INST_0/O}, {apbo[prdata][6]_INST_0_i_1_n_0 apbo[prdata][6]_INST_0/I0}, {apbo[prdata][6]_INST_0_i_2_n_0 apbo[prdata][6]_INST_0/I1}, {apbi[paddr][6] apbo[prdata][6]_INST_0/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X30Y13, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

apbo[prdata][6]_INST_0_i_1 - 
nets: {apbo[prdata][6]_INST_0_i_1_n_0 apbo[prdata][6]_INST_0_i_1/O}, {apbo[prdata][6]_INST_0_i_3_n_0 apbo[prdata][6]_INST_0_i_1/I0}, {apbi[paddr][7] apbo[prdata][6]_INST_0_i_1/I1}, {apbo[prdata][15]_INST_0_i_4_n_0 apbo[prdata][6]_INST_0_i_1/I2}, {p_0_in22_in apbo[prdata][6]_INST_0_i_1/I3}, {apbo[prdata][6]_INST_0_i_4_n_0 apbo[prdata][6]_INST_0_i_1/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hBBBBB888, 
LOC: SLICE_X30Y13, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

apbo[prdata][6]_INST_0_i_2 - 
nets: {apbo[prdata][6]_INST_0_i_2_n_0 apbo[prdata][6]_INST_0_i_2/O}, {apbo[prdata][6]_INST_0_i_5_n_0 apbo[prdata][6]_INST_0_i_2/I0}, {apbo[prdata][15]_INST_0_i_7_n_0 apbo[prdata][6]_INST_0_i_2/I1}, {r_reg[imask][1]__0[5] apbo[prdata][6]_INST_0_i_2/I2}, {apbi[paddr][3] apbo[prdata][6]_INST_0_i_2/I3}, {r_reg[imask][3]__0[5] apbo[prdata][6]_INST_0_i_2/I4}, {apbi[paddr][7] apbo[prdata][6]_INST_0_i_2/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h00000000EEE222E2, 
LOC: SLICE_X30Y13, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbo[prdata][6]_INST_0_i_3 - 
nets: {apbo[prdata][6]_INST_0_i_3_n_0 apbo[prdata][6]_INST_0_i_3/O}, {r_reg[iforce][3]__0[5] apbo[prdata][6]_INST_0_i_3/I0}, {apbi[paddr][3] apbo[prdata][6]_INST_0_i_3/I1}, {r_reg[iforce][1]__0[5] apbo[prdata][6]_INST_0_i_3/I2}, {apbo[prdata][15]_INST_0_i_7_n_0 apbo[prdata][6]_INST_0_i_3/I3}, {apbo[prdata][6]_INST_0_i_6_n_0 apbo[prdata][6]_INST_0_i_3/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X31Y13, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

apbo[prdata][6]_INST_0_i_4 - 
nets: {apbo[prdata][6]_INST_0_i_4_n_0 apbo[prdata][6]_INST_0_i_4/O}, {p_6_in[6] apbo[prdata][6]_INST_0_i_4/I0}, {p_5_in[6] apbo[prdata][6]_INST_0_i_4/I1}, {r_reg[iforce][0]__0[5] apbo[prdata][6]_INST_0_i_4/I2}, {apbi[paddr][2] apbo[prdata][6]_INST_0_i_4/I3}, {apbi[paddr][3] apbo[prdata][6]_INST_0_i_4/I4}, {apbi[paddr][4] apbo[prdata][6]_INST_0_i_4/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h0000000000F0CCAA, 
LOC: SLICE_X30Y13, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbo[prdata][6]_INST_0_i_5 - 
nets: {apbo[prdata][6]_INST_0_i_5_n_0 apbo[prdata][6]_INST_0_i_5/O}, {apbi[paddr][2] apbo[prdata][6]_INST_0_i_5/I0}, {r_reg[imask][0]__0[5] apbo[prdata][6]_INST_0_i_5/I1}, {apbi[paddr][5] apbo[prdata][6]_INST_0_i_5/I2}, {apbi[paddr][3] apbo[prdata][6]_INST_0_i_5/I3}, {apbi[paddr][4] apbo[prdata][6]_INST_0_i_5/I4}, {r_reg[imask][2]__0[5] apbo[prdata][6]_INST_0_i_5/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'h00000F0400000004, 
LOC: SLICE_X30Y13, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbo[prdata][6]_INST_0_i_6 - 
nets: {apbo[prdata][6]_INST_0_i_6_n_0 apbo[prdata][6]_INST_0_i_6/O}, {r_reg[iforce][2]__0[5] apbo[prdata][6]_INST_0_i_6/I0}, {r_reg[iforce][0]__0[5] apbo[prdata][6]_INST_0_i_6/I1}, {apbi[paddr][2] apbo[prdata][6]_INST_0_i_6/I2}, {apbi[paddr][3] apbo[prdata][6]_INST_0_i_6/I3}, {apbi[paddr][4] apbo[prdata][6]_INST_0_i_6/I4}, {apbi[paddr][5] apbo[prdata][6]_INST_0_i_6/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h000000000000AA0C, 
LOC: SLICE_X31Y14, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbo[prdata][7]_INST_0 - 
nets: {apbo[prdata][7] apbo[prdata][7]_INST_0/O}, {apbo[prdata][7]_INST_0_i_1_n_0 apbo[prdata][7]_INST_0/I0}, {apbo[prdata][7]_INST_0_i_2_n_0 apbo[prdata][7]_INST_0/I1}, {apbi[paddr][6] apbo[prdata][7]_INST_0/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X32Y14, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

apbo[prdata][7]_INST_0_i_1 - 
nets: {apbo[prdata][7]_INST_0_i_1_n_0 apbo[prdata][7]_INST_0_i_1/O}, {apbo[prdata][7]_INST_0_i_3_n_0 apbo[prdata][7]_INST_0_i_1/I0}, {apbi[paddr][7] apbo[prdata][7]_INST_0_i_1/I1}, {apbo[prdata][15]_INST_0_i_4_n_0 apbo[prdata][7]_INST_0_i_1/I2}, {p_0_in20_in apbo[prdata][7]_INST_0_i_1/I3}, {apbo[prdata][7]_INST_0_i_4_n_0 apbo[prdata][7]_INST_0_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hBBBBB888, 
LOC: SLICE_X32Y14, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

apbo[prdata][7]_INST_0_i_2 - 
nets: {apbo[prdata][7]_INST_0_i_2_n_0 apbo[prdata][7]_INST_0_i_2/O}, {apbo[prdata][7]_INST_0_i_5_n_0 apbo[prdata][7]_INST_0_i_2/I0}, {apbo[prdata][15]_INST_0_i_7_n_0 apbo[prdata][7]_INST_0_i_2/I1}, {r_reg[imask][1]__0[6] apbo[prdata][7]_INST_0_i_2/I2}, {apbi[paddr][3] apbo[prdata][7]_INST_0_i_2/I3}, {r_reg[imask][3]__0[6] apbo[prdata][7]_INST_0_i_2/I4}, {apbi[paddr][7] apbo[prdata][7]_INST_0_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h00000000EEE222E2, 
LOC: SLICE_X32Y14, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbo[prdata][7]_INST_0_i_3 - 
nets: {apbo[prdata][7]_INST_0_i_3_n_0 apbo[prdata][7]_INST_0_i_3/O}, {r_reg[iforce][3]__0[6] apbo[prdata][7]_INST_0_i_3/I0}, {apbi[paddr][3] apbo[prdata][7]_INST_0_i_3/I1}, {r_reg[iforce][1]__0[6] apbo[prdata][7]_INST_0_i_3/I2}, {apbo[prdata][15]_INST_0_i_7_n_0 apbo[prdata][7]_INST_0_i_3/I3}, {apbo[prdata][7]_INST_0_i_6_n_0 apbo[prdata][7]_INST_0_i_3/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X33Y14, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

apbo[prdata][7]_INST_0_i_4 - 
nets: {apbo[prdata][7]_INST_0_i_4_n_0 apbo[prdata][7]_INST_0_i_4/O}, {p_6_in[7] apbo[prdata][7]_INST_0_i_4/I0}, {p_5_in[7] apbo[prdata][7]_INST_0_i_4/I1}, {r_reg[iforce][0]__0[6] apbo[prdata][7]_INST_0_i_4/I2}, {apbi[paddr][2] apbo[prdata][7]_INST_0_i_4/I3}, {apbi[paddr][3] apbo[prdata][7]_INST_0_i_4/I4}, {apbi[paddr][4] apbo[prdata][7]_INST_0_i_4/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0000000000F0CCAA, 
LOC: SLICE_X32Y14, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbo[prdata][7]_INST_0_i_5 - 
nets: {apbo[prdata][7]_INST_0_i_5_n_0 apbo[prdata][7]_INST_0_i_5/O}, {apbi[paddr][2] apbo[prdata][7]_INST_0_i_5/I0}, {r_reg[imask][0]__0[6] apbo[prdata][7]_INST_0_i_5/I1}, {apbi[paddr][5] apbo[prdata][7]_INST_0_i_5/I2}, {apbi[paddr][3] apbo[prdata][7]_INST_0_i_5/I3}, {apbi[paddr][4] apbo[prdata][7]_INST_0_i_5/I4}, {r_reg[imask][2]__0[6] apbo[prdata][7]_INST_0_i_5/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h00000F0400000004, 
LOC: SLICE_X32Y14, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbo[prdata][7]_INST_0_i_6 - 
nets: {apbo[prdata][7]_INST_0_i_6_n_0 apbo[prdata][7]_INST_0_i_6/O}, {r_reg[iforce][2]__0[6] apbo[prdata][7]_INST_0_i_6/I0}, {r_reg[iforce][0]__0[6] apbo[prdata][7]_INST_0_i_6/I1}, {apbi[paddr][2] apbo[prdata][7]_INST_0_i_6/I2}, {apbi[paddr][3] apbo[prdata][7]_INST_0_i_6/I3}, {apbi[paddr][4] apbo[prdata][7]_INST_0_i_6/I4}, {apbi[paddr][5] apbo[prdata][7]_INST_0_i_6/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h000000000000AA0C, 
LOC: SLICE_X33Y14, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbo[prdata][8]_INST_0 - 
nets: {apbo[prdata][8] apbo[prdata][8]_INST_0/O}, {apbo[prdata][8]_INST_0_i_1_n_0 apbo[prdata][8]_INST_0/I0}, {apbo[prdata][8]_INST_0_i_2_n_0 apbo[prdata][8]_INST_0/I1}, {apbi[paddr][6] apbo[prdata][8]_INST_0/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X30Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

apbo[prdata][8]_INST_0_i_1 - 
nets: {apbo[prdata][8]_INST_0_i_1_n_0 apbo[prdata][8]_INST_0_i_1/O}, {apbo[prdata][8]_INST_0_i_3_n_0 apbo[prdata][8]_INST_0_i_1/I0}, {apbi[paddr][7] apbo[prdata][8]_INST_0_i_1/I1}, {apbo[prdata][15]_INST_0_i_4_n_0 apbo[prdata][8]_INST_0_i_1/I2}, {p_0_in18_in apbo[prdata][8]_INST_0_i_1/I3}, {apbo[prdata][8]_INST_0_i_4_n_0 apbo[prdata][8]_INST_0_i_1/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hBBBBB888, 
LOC: SLICE_X30Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

apbo[prdata][8]_INST_0_i_2 - 
nets: {apbo[prdata][8]_INST_0_i_2_n_0 apbo[prdata][8]_INST_0_i_2/O}, {apbo[prdata][8]_INST_0_i_5_n_0 apbo[prdata][8]_INST_0_i_2/I0}, {apbo[prdata][15]_INST_0_i_7_n_0 apbo[prdata][8]_INST_0_i_2/I1}, {r_reg[imask][1]__0[7] apbo[prdata][8]_INST_0_i_2/I2}, {apbi[paddr][3] apbo[prdata][8]_INST_0_i_2/I3}, {r_reg[imask][3]__0[7] apbo[prdata][8]_INST_0_i_2/I4}, {apbi[paddr][7] apbo[prdata][8]_INST_0_i_2/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h00000000EEE222E2, 
LOC: SLICE_X30Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbo[prdata][8]_INST_0_i_3 - 
nets: {apbo[prdata][8]_INST_0_i_3_n_0 apbo[prdata][8]_INST_0_i_3/O}, {r_reg[iforce][3]__0[7] apbo[prdata][8]_INST_0_i_3/I0}, {apbi[paddr][3] apbo[prdata][8]_INST_0_i_3/I1}, {r_reg[iforce][1]__0[7] apbo[prdata][8]_INST_0_i_3/I2}, {apbo[prdata][15]_INST_0_i_7_n_0 apbo[prdata][8]_INST_0_i_3/I3}, {apbo[prdata][8]_INST_0_i_6_n_0 apbo[prdata][8]_INST_0_i_3/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X36Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

apbo[prdata][8]_INST_0_i_4 - 
nets: {apbo[prdata][8]_INST_0_i_4_n_0 apbo[prdata][8]_INST_0_i_4/O}, {p_6_in[8] apbo[prdata][8]_INST_0_i_4/I0}, {p_5_in[8] apbo[prdata][8]_INST_0_i_4/I1}, {r_reg[iforce][0]__0[7] apbo[prdata][8]_INST_0_i_4/I2}, {apbi[paddr][2] apbo[prdata][8]_INST_0_i_4/I3}, {apbi[paddr][3] apbo[prdata][8]_INST_0_i_4/I4}, {apbi[paddr][4] apbo[prdata][8]_INST_0_i_4/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0000000000F0CCAA, 
LOC: SLICE_X31Y13, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbo[prdata][8]_INST_0_i_5 - 
nets: {apbo[prdata][8]_INST_0_i_5_n_0 apbo[prdata][8]_INST_0_i_5/O}, {apbi[paddr][2] apbo[prdata][8]_INST_0_i_5/I0}, {r_reg[imask][0]__0[7] apbo[prdata][8]_INST_0_i_5/I1}, {apbi[paddr][5] apbo[prdata][8]_INST_0_i_5/I2}, {apbi[paddr][3] apbo[prdata][8]_INST_0_i_5/I3}, {apbi[paddr][4] apbo[prdata][8]_INST_0_i_5/I4}, {r_reg[imask][2]__0[7] apbo[prdata][8]_INST_0_i_5/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h00000F0400000004, 
LOC: SLICE_X30Y14, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbo[prdata][8]_INST_0_i_6 - 
nets: {apbo[prdata][8]_INST_0_i_6_n_0 apbo[prdata][8]_INST_0_i_6/O}, {r_reg[iforce][2]__0[7] apbo[prdata][8]_INST_0_i_6/I0}, {r_reg[iforce][0]__0[7] apbo[prdata][8]_INST_0_i_6/I1}, {apbi[paddr][2] apbo[prdata][8]_INST_0_i_6/I2}, {apbi[paddr][3] apbo[prdata][8]_INST_0_i_6/I3}, {apbi[paddr][4] apbo[prdata][8]_INST_0_i_6/I4}, {apbi[paddr][5] apbo[prdata][8]_INST_0_i_6/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h000000000000AA0C, 
LOC: SLICE_X33Y13, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbo[prdata][9]_INST_0 - 
nets: {apbo[prdata][9] apbo[prdata][9]_INST_0/O}, {apbo[prdata][9]_INST_0_i_1_n_0 apbo[prdata][9]_INST_0/I0}, {apbo[prdata][9]_INST_0_i_2_n_0 apbo[prdata][9]_INST_0/I1}, {apbi[paddr][6] apbo[prdata][9]_INST_0/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X28Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

apbo[prdata][9]_INST_0_i_1 - 
nets: {apbo[prdata][9]_INST_0_i_1_n_0 apbo[prdata][9]_INST_0_i_1/O}, {apbo[prdata][9]_INST_0_i_3_n_0 apbo[prdata][9]_INST_0_i_1/I0}, {apbi[paddr][7] apbo[prdata][9]_INST_0_i_1/I1}, {apbo[prdata][15]_INST_0_i_4_n_0 apbo[prdata][9]_INST_0_i_1/I2}, {p_0_in16_in apbo[prdata][9]_INST_0_i_1/I3}, {apbo[prdata][9]_INST_0_i_4_n_0 apbo[prdata][9]_INST_0_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hBBBBB888, 
LOC: SLICE_X28Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

apbo[prdata][9]_INST_0_i_2 - 
nets: {apbo[prdata][9]_INST_0_i_2_n_0 apbo[prdata][9]_INST_0_i_2/O}, {apbo[prdata][9]_INST_0_i_5_n_0 apbo[prdata][9]_INST_0_i_2/I0}, {apbo[prdata][15]_INST_0_i_7_n_0 apbo[prdata][9]_INST_0_i_2/I1}, {r_reg[imask][1]__0[8] apbo[prdata][9]_INST_0_i_2/I2}, {apbi[paddr][3] apbo[prdata][9]_INST_0_i_2/I3}, {r_reg[imask][3]__0[8] apbo[prdata][9]_INST_0_i_2/I4}, {apbi[paddr][7] apbo[prdata][9]_INST_0_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h00000000EEE222E2, 
LOC: SLICE_X28Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbo[prdata][9]_INST_0_i_3 - 
nets: {apbo[prdata][9]_INST_0_i_3_n_0 apbo[prdata][9]_INST_0_i_3/O}, {r_reg[iforce][3]__0[8] apbo[prdata][9]_INST_0_i_3/I0}, {apbi[paddr][3] apbo[prdata][9]_INST_0_i_3/I1}, {r_reg[iforce][1]__0[8] apbo[prdata][9]_INST_0_i_3/I2}, {apbo[prdata][15]_INST_0_i_7_n_0 apbo[prdata][9]_INST_0_i_3/I3}, {apbo[prdata][9]_INST_0_i_6_n_0 apbo[prdata][9]_INST_0_i_3/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X27Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

apbo[prdata][9]_INST_0_i_4 - 
nets: {apbo[prdata][9]_INST_0_i_4_n_0 apbo[prdata][9]_INST_0_i_4/O}, {p_6_in[9] apbo[prdata][9]_INST_0_i_4/I0}, {p_5_in[9] apbo[prdata][9]_INST_0_i_4/I1}, {r_reg[iforce][0]__0[8] apbo[prdata][9]_INST_0_i_4/I2}, {apbi[paddr][2] apbo[prdata][9]_INST_0_i_4/I3}, {apbi[paddr][3] apbo[prdata][9]_INST_0_i_4/I4}, {apbi[paddr][4] apbo[prdata][9]_INST_0_i_4/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0000000000F0CCAA, 
LOC: SLICE_X28Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbo[prdata][9]_INST_0_i_5 - 
nets: {apbo[prdata][9]_INST_0_i_5_n_0 apbo[prdata][9]_INST_0_i_5/O}, {apbi[paddr][2] apbo[prdata][9]_INST_0_i_5/I0}, {r_reg[imask][0]__0[8] apbo[prdata][9]_INST_0_i_5/I1}, {apbi[paddr][5] apbo[prdata][9]_INST_0_i_5/I2}, {apbi[paddr][3] apbo[prdata][9]_INST_0_i_5/I3}, {apbi[paddr][4] apbo[prdata][9]_INST_0_i_5/I4}, {r_reg[imask][2]__0[8] apbo[prdata][9]_INST_0_i_5/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h00000F0400000004, 
LOC: SLICE_X29Y13, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbo[prdata][9]_INST_0_i_6 - 
nets: {apbo[prdata][9]_INST_0_i_6_n_0 apbo[prdata][9]_INST_0_i_6/O}, {r_reg[iforce][2]__0[8] apbo[prdata][9]_INST_0_i_6/I0}, {r_reg[iforce][0]__0[8] apbo[prdata][9]_INST_0_i_6/I1}, {apbi[paddr][2] apbo[prdata][9]_INST_0_i_6/I2}, {apbi[paddr][3] apbo[prdata][9]_INST_0_i_6/I3}, {apbi[paddr][4] apbo[prdata][9]_INST_0_i_6/I4}, {apbi[paddr][5] apbo[prdata][9]_INST_0_i_6/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h000000000000AA0C, 
LOC: SLICE_X28Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[clkcount][0]_i_1 - 
nets: {r[clkcount][0]_i_1_n_0 r[clkcount][0]_i_1/O}, {r_reg[clkcount_n_0_][2] r[clkcount][0]_i_1/I0}, {r_reg[clkcount_n_0_][1] r[clkcount][0]_i_1/I1}, {r_reg[clkcount_n_0_][0] r[clkcount][0]_i_1/I2}, {r[clkcount][2]_i_2_n_0 r[clkcount][0]_i_1/I3}, {v[clkcount] r[clkcount][0]_i_1/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hFFFFFF0E, 
LOC: SLICE_X34Y4, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[clkcount][1]_i_1 - 
nets: {r[clkcount][1]_i_1_n_0 r[clkcount][1]_i_1/O}, {r_reg[clkcount_n_0_][2] r[clkcount][1]_i_1/I0}, {r_reg[clkcount_n_0_][1] r[clkcount][1]_i_1/I1}, {r_reg[clkcount_n_0_][0] r[clkcount][1]_i_1/I2}, {r[clkcount][2]_i_2_n_0 r[clkcount][1]_i_1/I3}, {v[clkcount] r[clkcount][1]_i_1/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'hFFFFFFC2, 
LOC: SLICE_X34Y4, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[clkcount][2]_i_1 - 
nets: {r[clkcount][2]_i_1_n_0 r[clkcount][2]_i_1/O}, {r_reg[clkcount_n_0_][2] r[clkcount][2]_i_1/I0}, {r_reg[clkcount_n_0_][1] r[clkcount][2]_i_1/I1}, {r_reg[clkcount_n_0_][0] r[clkcount][2]_i_1/I2}, {r[clkcount][2]_i_2_n_0 r[clkcount][2]_i_1/I3}, {v[clkcount] r[clkcount][2]_i_1/I4}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 32'hFFFFFFA8, 
LOC: SLICE_X34Y4, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[clkcount][2]_i_2 - 
nets: {r[clkcount][2]_i_2_n_0 r[clkcount][2]_i_2/O}, {apbi[paddr][3] r[clkcount][2]_i_2/I0}, {apbi[paddr][4] r[clkcount][2]_i_2/I1}, {r[cpurst][0]_i_3_n_0 r[clkcount][2]_i_2/I2}, {apbi[paddr][7] r[clkcount][2]_i_2/I3}, {apbi[paddr][2] r[clkcount][2]_i_2/I4}, {apbi[paddr][6] r[clkcount][2]_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000008, 
LOC: SLICE_X36Y6, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[cpurst][0]_i_1 - 
nets: {v[cpurst]1_out[0] r[cpurst][0]_i_1/O}, {r[cpurst][0]_i_2_n_0 r[cpurst][0]_i_1/I0}, {irqo[0][pwdsetaddr] r[cpurst][0]_i_1/I1}, {apbo[prdata][0]_INST_0_i_1_n_0 r[cpurst][0]_i_1/I2}, {apbi[pwdata][0] r[cpurst][0]_i_1/I3}, {apbi[paddr][3] r[cpurst][0]_i_1/I4}, {r[cpurst][0]_i_3_n_0 r[cpurst][0]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h4444444444444F44, 
LOC: SLICE_X35Y4, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[cpurst][0]_i_2 - 
nets: {r[cpurst][0]_i_2_n_0 r[cpurst][0]_i_2/O}, {irqo[0][pwdnewaddr][2] r[cpurst][0]_i_2/I0}, {r_reg[clkcount_n_0_][2] r[cpurst][0]_i_2/I1}, {r_reg[clkcount_n_0_][1] r[cpurst][0]_i_2/I2}, {r_reg[clkcount_n_0_][0] r[cpurst][0]_i_2/I3}, {r_reg[setaddrboot_n_0_] r[cpurst][0]_i_2/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hFFFDFFFF, 
LOC: SLICE_X34Y4, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[cpurst][0]_i_3 - 
nets: {r[cpurst][0]_i_3_n_0 r[cpurst][0]_i_3/O}, {apbi[penable] r[cpurst][0]_i_3/I0}, {apbi[psel][2] r[cpurst][0]_i_3/I1}, {apbi[pwrite] r[cpurst][0]_i_3/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'h7F, 
LOC: SLICE_X42Y6, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[cpurst][1]_i_1 - 
nets: {v[cpurst]1_out[1] r[cpurst][1]_i_1/O}, {apbo[prdata][0]_INST_0_i_1_n_0 r[cpurst][1]_i_1/I0}, {apbi[pwdata][1] r[cpurst][1]_i_1/I1}, {apbi[paddr][3] r[cpurst][1]_i_1/I2}, {r[cpurst][0]_i_3_n_0 r[cpurst][1]_i_1/I3}, {r[cpurst][0]_i_2_n_0 r[cpurst][1]_i_1/I4}, {irqo[1][pwdsetaddr] r[cpurst][1]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h0004FFFF00040004, 
LOC: SLICE_X35Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[cpurst][2]_i_1 - 
nets: {v[cpurst]1_out[2] r[cpurst][2]_i_1/O}, {apbo[prdata][0]_INST_0_i_1_n_0 r[cpurst][2]_i_1/I0}, {apbi[pwdata][2] r[cpurst][2]_i_1/I1}, {apbi[paddr][3] r[cpurst][2]_i_1/I2}, {r[cpurst][0]_i_3_n_0 r[cpurst][2]_i_1/I3}, {r[cpurst][0]_i_2_n_0 r[cpurst][2]_i_1/I4}, {irqo[2][pwdsetaddr] r[cpurst][2]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0004FFFF00040004, 
LOC: SLICE_X35Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[cpurst][3]_i_1 - 
nets: {v[cpurst]1_out[3] r[cpurst][3]_i_1/O}, {apbi[paddr][3] r[cpurst][3]_i_1/I0}, {r[cpurst][0]_i_3_n_0 r[cpurst][3]_i_1/I1}, {apbi[pwdata][3] r[cpurst][3]_i_1/I2}, {apbo[prdata][0]_INST_0_i_1_n_0 r[cpurst][3]_i_1/I3}, {r[cpurst][0]_i_2_n_0 r[cpurst][3]_i_1/I4}, {irqo[3][pwdsetaddr] r[cpurst][3]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0010FFFF00100010, 
LOC: SLICE_X35Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[forceerr][0]_i_1 - 
nets: {r[forceerr][0]_i_1_n_0 r[forceerr][0]_i_1/O}, {irqi[0][err] r[forceerr][0]_i_1/I0}, {r[forceerr][0]_i_2_n_0 r[forceerr][0]_i_1/I1}, {irqo[0][forceerr] r[forceerr][0]_i_1/I2}, {apbi[pwdata][0] r[forceerr][0]_i_1/I3}, {apbo[prdata][0]_INST_0_i_1_n_0 r[forceerr][0]_i_1/I4}, {r[forceerr][0]_i_3_n_0 r[forceerr][0]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hD0D0DDD0D0D0D0D0, 
LOC: SLICE_X40Y4, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[forceerr][0]_i_2 - 
nets: {r[forceerr][0]_i_2_n_0 r[forceerr][0]_i_2/O}, {r_reg[clkcount_n_0_][2] r[forceerr][0]_i_2/I0}, {r_reg[clkcount_n_0_][1] r[forceerr][0]_i_2/I1}, {r_reg[clkcount_n_0_][0] r[forceerr][0]_i_2/I2}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 8'hFE, 
LOC: SLICE_X34Y4, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[forceerr][0]_i_3 - 
nets: {r[forceerr][0]_i_3_n_0 r[forceerr][0]_i_3/O}, {apbi[paddr][3] r[forceerr][0]_i_3/I0}, {apbi[pwrite] r[forceerr][0]_i_3/I1}, {apbi[psel][2] r[forceerr][0]_i_3/I2}, {apbi[penable] r[forceerr][0]_i_3/I3}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 16'h8000, 
LOC: SLICE_X42Y6, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[forceerr][1]_i_1 - 
nets: {r[forceerr][1]_i_1_n_0 r[forceerr][1]_i_1/O}, {irqi[1][err] r[forceerr][1]_i_1/I0}, {r[forceerr][0]_i_2_n_0 r[forceerr][1]_i_1/I1}, {irqo[1][forceerr] r[forceerr][1]_i_1/I2}, {apbi[pwdata][1] r[forceerr][1]_i_1/I3}, {apbo[prdata][0]_INST_0_i_1_n_0 r[forceerr][1]_i_1/I4}, {r[forceerr][0]_i_3_n_0 r[forceerr][1]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hD0D0DDD0D0D0D0D0, 
LOC: SLICE_X36Y4, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[forceerr][2]_i_1 - 
nets: {r[forceerr][2]_i_1_n_0 r[forceerr][2]_i_1/O}, {irqi[2][err] r[forceerr][2]_i_1/I0}, {r[forceerr][0]_i_2_n_0 r[forceerr][2]_i_1/I1}, {irqo[2][forceerr] r[forceerr][2]_i_1/I2}, {apbi[pwdata][2] r[forceerr][2]_i_1/I3}, {apbo[prdata][0]_INST_0_i_1_n_0 r[forceerr][2]_i_1/I4}, {r[forceerr][0]_i_3_n_0 r[forceerr][2]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hD0D0DDD0D0D0D0D0, 
LOC: SLICE_X40Y4, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[forceerr][3]_i_1 - 
nets: {r[forceerr][3]_i_1_n_0 r[forceerr][3]_i_1/O}, {irqi[3][err] r[forceerr][3]_i_1/I0}, {r[forceerr][0]_i_2_n_0 r[forceerr][3]_i_1/I1}, {irqo[3][forceerr] r[forceerr][3]_i_1/I2}, {r[forceerr][0]_i_3_n_0 r[forceerr][3]_i_1/I3}, {apbo[prdata][0]_INST_0_i_1_n_0 r[forceerr][3]_i_1/I4}, {apbi[pwdata][3] r[forceerr][3]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hD0D0DDD0D0D0D0D0, 
LOC: SLICE_X40Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[ibroadcast][15]_i_1 - 
nets: {v[ibroadcast] r[ibroadcast][15]_i_1/O}, {apbi[paddr][7] r[ibroadcast][15]_i_1/I0}, {apbi[paddr][6] r[ibroadcast][15]_i_1/I1}, {apbi[paddr][4] r[ibroadcast][15]_i_1/I2}, {apbi[paddr][3] r[ibroadcast][15]_i_1/I3}, {r[cpurst][0]_i_3_n_0 r[ibroadcast][15]_i_1/I4}, {apbi[paddr][2] r[ibroadcast][15]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h0000001000000000, 
LOC: SLICE_X40Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][0][10]_i_1 - 
nets: {r[iforce][0][10]_i_1_n_0 r[iforce][0][10]_i_1/O}, {irqi[0][irl][2] r[iforce][0][10]_i_1/I0}, {irqi[0][intack] r[iforce][0][10]_i_1/I1}, {irqi[0][irl][3] r[iforce][0][10]_i_1/I2}, {irqi[0][irl][0] r[iforce][0][10]_i_1/I3}, {irqi[0][irl][1] r[iforce][0][10]_i_1/I4}, {r[iforce][0][10]_i_2_n_0 r[iforce][0][10]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h00000000FFBFFFFF, 
LOC: SLICE_X41Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][0][10]_i_2 - 
nets: {r[iforce][0][10]_i_2_n_0 r[iforce][0][10]_i_2/O}, {r_reg[iforce][0]__0[9] r[iforce][0][10]_i_2/I0}, {r[iforce][0][15]_i_3_n_0 r[iforce][0][10]_i_2/I1}, {apbi[pwdata][26] r[iforce][0][10]_i_2/I2}, {r[iforce][0][15]_i_4_n_0 r[iforce][0][10]_i_2/I3}, {apbi[paddr][7] r[iforce][0][10]_i_2/I4}, {r[iforce][0][10]_i_3_n_0 r[iforce][0][10]_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0000000055D5DDDD, 
LOC: SLICE_X41Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][0][10]_i_3 - 
nets: {r[iforce][0][10]_i_3_n_0 r[iforce][0][10]_i_3/O}, {r[iforce][3][10]_i_2_n_0 r[iforce][0][10]_i_3/I0}, {apbi[pwdata][10] r[iforce][0][10]_i_3/I1}, {r[iforce][0][15]_i_3_n_0 r[iforce][0][10]_i_3/I2}, {r[iforce][0][15]_i_4_n_0 r[iforce][0][10]_i_3/I3}, {apbi[pwdata][26] r[iforce][0][10]_i_3/I4}, {apbi[paddr][7] r[iforce][0][10]_i_3/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAAAAAAEAEAEAEAEA, 
LOC: SLICE_X41Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][0][11]_i_1 - 
nets: {r[iforce][0][11]_i_1_n_0 r[iforce][0][11]_i_1/O}, {irqi[0][irl][2] r[iforce][0][11]_i_1/I0}, {irqi[0][intack] r[iforce][0][11]_i_1/I1}, {irqi[0][irl][3] r[iforce][0][11]_i_1/I2}, {irqi[0][irl][0] r[iforce][0][11]_i_1/I3}, {irqi[0][irl][1] r[iforce][0][11]_i_1/I4}, {r[iforce][0][11]_i_2_n_0 r[iforce][0][11]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h00000000BFFFFFFF, 
LOC: SLICE_X38Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][0][11]_i_2 - 
nets: {r[iforce][0][11]_i_2_n_0 r[iforce][0][11]_i_2/O}, {r_reg[iforce][0]__0[10] r[iforce][0][11]_i_2/I0}, {r[iforce][0][15]_i_3_n_0 r[iforce][0][11]_i_2/I1}, {apbi[pwdata][27] r[iforce][0][11]_i_2/I2}, {r[iforce][0][15]_i_4_n_0 r[iforce][0][11]_i_2/I3}, {apbi[paddr][7] r[iforce][0][11]_i_2/I4}, {r[iforce][0][11]_i_3_n_0 r[iforce][0][11]_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0000000055D5DDDD, 
LOC: SLICE_X37Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][0][11]_i_3 - 
nets: {r[iforce][0][11]_i_3_n_0 r[iforce][0][11]_i_3/O}, {r[iforce][3][11]_i_2_n_0 r[iforce][0][11]_i_3/I0}, {apbi[pwdata][11] r[iforce][0][11]_i_3/I1}, {r[iforce][0][15]_i_3_n_0 r[iforce][0][11]_i_3/I2}, {r[iforce][0][15]_i_4_n_0 r[iforce][0][11]_i_3/I3}, {apbi[pwdata][27] r[iforce][0][11]_i_3/I4}, {apbi[paddr][7] r[iforce][0][11]_i_3/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAAAAAAEAEAEAEAEA, 
LOC: SLICE_X37Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][0][12]_i_1 - 
nets: {r[iforce][0][12]_i_1_n_0 r[iforce][0][12]_i_1/O}, {irqi[0][irl][0] r[iforce][0][12]_i_1/I0}, {irqi[0][irl][1] r[iforce][0][12]_i_1/I1}, {irqi[0][intack] r[iforce][0][12]_i_1/I2}, {irqi[0][irl][3] r[iforce][0][12]_i_1/I3}, {irqi[0][irl][2] r[iforce][0][12]_i_1/I4}, {r[iforce][0][12]_i_2_n_0 r[iforce][0][12]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h00000000EFFFFFFF, 
LOC: SLICE_X41Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][0][12]_i_2 - 
nets: {r[iforce][0][12]_i_2_n_0 r[iforce][0][12]_i_2/O}, {r_reg[iforce][0]__0[11] r[iforce][0][12]_i_2/I0}, {r[iforce][0][15]_i_3_n_0 r[iforce][0][12]_i_2/I1}, {apbi[pwdata][28] r[iforce][0][12]_i_2/I2}, {r[iforce][0][15]_i_4_n_0 r[iforce][0][12]_i_2/I3}, {apbi[paddr][7] r[iforce][0][12]_i_2/I4}, {r[iforce][0][12]_i_3_n_0 r[iforce][0][12]_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0000000055D5DDDD, 
LOC: SLICE_X41Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][0][12]_i_3 - 
nets: {r[iforce][0][12]_i_3_n_0 r[iforce][0][12]_i_3/O}, {r[iforce][3][12]_i_2_n_0 r[iforce][0][12]_i_3/I0}, {apbi[pwdata][12] r[iforce][0][12]_i_3/I1}, {r[iforce][0][15]_i_3_n_0 r[iforce][0][12]_i_3/I2}, {r[iforce][0][15]_i_4_n_0 r[iforce][0][12]_i_3/I3}, {apbi[pwdata][28] r[iforce][0][12]_i_3/I4}, {apbi[paddr][7] r[iforce][0][12]_i_3/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAAAAAAEAEAEAEAEA, 
LOC: SLICE_X41Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][0][13]_i_1 - 
nets: {r[iforce][0][13]_i_1_n_0 r[iforce][0][13]_i_1/O}, {irqi[0][irl][1] r[iforce][0][13]_i_1/I0}, {irqi[0][irl][0] r[iforce][0][13]_i_1/I1}, {irqi[0][intack] r[iforce][0][13]_i_1/I2}, {irqi[0][irl][3] r[iforce][0][13]_i_1/I3}, {irqi[0][irl][2] r[iforce][0][13]_i_1/I4}, {r[iforce][0][13]_i_2_n_0 r[iforce][0][13]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h00000000BFFFFFFF, 
LOC: SLICE_X41Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][0][13]_i_2 - 
nets: {r[iforce][0][13]_i_2_n_0 r[iforce][0][13]_i_2/O}, {r_reg[iforce][0]__0[12] r[iforce][0][13]_i_2/I0}, {r[iforce][0][15]_i_3_n_0 r[iforce][0][13]_i_2/I1}, {apbi[pwdata][29] r[iforce][0][13]_i_2/I2}, {r[iforce][0][15]_i_4_n_0 r[iforce][0][13]_i_2/I3}, {apbi[paddr][7] r[iforce][0][13]_i_2/I4}, {r[iforce][0][13]_i_3_n_0 r[iforce][0][13]_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0000000055D5DDDD, 
LOC: SLICE_X41Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][0][13]_i_3 - 
nets: {r[iforce][0][13]_i_3_n_0 r[iforce][0][13]_i_3/O}, {r[iforce][3][13]_i_2_n_0 r[iforce][0][13]_i_3/I0}, {apbi[pwdata][13] r[iforce][0][13]_i_3/I1}, {r[iforce][0][15]_i_3_n_0 r[iforce][0][13]_i_3/I2}, {r[iforce][0][15]_i_4_n_0 r[iforce][0][13]_i_3/I3}, {apbi[pwdata][29] r[iforce][0][13]_i_3/I4}, {apbi[paddr][7] r[iforce][0][13]_i_3/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAAAAAAEAEAEAEAEA, 
LOC: SLICE_X41Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][0][14]_i_1 - 
nets: {r[iforce][0][14]_i_1_n_0 r[iforce][0][14]_i_1/O}, {irqi[0][irl][0] r[iforce][0][14]_i_1/I0}, {irqi[0][irl][1] r[iforce][0][14]_i_1/I1}, {irqi[0][intack] r[iforce][0][14]_i_1/I2}, {irqi[0][irl][3] r[iforce][0][14]_i_1/I3}, {irqi[0][irl][2] r[iforce][0][14]_i_1/I4}, {r[iforce][0][14]_i_2_n_0 r[iforce][0][14]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h00000000BFFFFFFF, 
LOC: SLICE_X39Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][0][14]_i_2 - 
nets: {r[iforce][0][14]_i_2_n_0 r[iforce][0][14]_i_2/O}, {r_reg[iforce][0]__0[13] r[iforce][0][14]_i_2/I0}, {r[iforce][0][15]_i_3_n_0 r[iforce][0][14]_i_2/I1}, {apbi[pwdata][30] r[iforce][0][14]_i_2/I2}, {r[iforce][0][15]_i_4_n_0 r[iforce][0][14]_i_2/I3}, {apbi[paddr][7] r[iforce][0][14]_i_2/I4}, {r[iforce][0][14]_i_3_n_0 r[iforce][0][14]_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h0000000055D5DDDD, 
LOC: SLICE_X39Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][0][14]_i_3 - 
nets: {r[iforce][0][14]_i_3_n_0 r[iforce][0][14]_i_3/O}, {apbi[pwdata][14] r[iforce][0][14]_i_3/I0}, {r[iforce][0][15]_i_3_n_0 r[iforce][0][14]_i_3/I1}, {r[iforce][0][15]_i_4_n_0 r[iforce][0][14]_i_3/I2}, {apbi[pwdata][30] r[iforce][0][14]_i_3/I3}, {apbi[paddr][7] r[iforce][0][14]_i_3/I4}, {r[iforce][3][14]_i_3_n_0 r[iforce][0][14]_i_3/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFF00088888, 
LOC: SLICE_X39Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][0][15]_i_1 - 
nets: {r[iforce][0][15]_i_1_n_0 r[iforce][0][15]_i_1/O}, {irqi[0][intack] r[iforce][0][15]_i_1/I0}, {irqi[0][irl][3] r[iforce][0][15]_i_1/I1}, {irqi[0][irl][2] r[iforce][0][15]_i_1/I2}, {irqi[0][irl][0] r[iforce][0][15]_i_1/I3}, {irqi[0][irl][1] r[iforce][0][15]_i_1/I4}, {r[iforce][0][15]_i_2_n_0 r[iforce][0][15]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h000000007FFFFFFF, 
LOC: SLICE_X40Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][0][15]_i_2 - 
nets: {r[iforce][0][15]_i_2_n_0 r[iforce][0][15]_i_2/O}, {r_reg[iforce][0]__0[14] r[iforce][0][15]_i_2/I0}, {r[iforce][0][15]_i_3_n_0 r[iforce][0][15]_i_2/I1}, {apbi[pwdata][31] r[iforce][0][15]_i_2/I2}, {r[iforce][0][15]_i_4_n_0 r[iforce][0][15]_i_2/I3}, {apbi[paddr][7] r[iforce][0][15]_i_2/I4}, {r[iforce][0][15]_i_5_n_0 r[iforce][0][15]_i_2/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h0000000055D5DDDD, 
LOC: SLICE_X40Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][0][15]_i_3 - 
nets: {r[iforce][0][15]_i_3_n_0 r[iforce][0][15]_i_3/O}, {r[cpurst][0]_i_3_n_0 r[iforce][0][15]_i_3/I0}, {apbi[paddr][6] r[iforce][0][15]_i_3/I1}, {apbi[paddr][2] r[iforce][0][15]_i_3/I2}, {apbi[paddr][3] r[iforce][0][15]_i_3/I3}, {apbi[paddr][4] r[iforce][0][15]_i_3/I4}, {apbi[paddr][7] r[iforce][0][15]_i_3/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h1111111100000100, 
LOC: SLICE_X41Y4, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][0][15]_i_4 - 
nets: {r[iforce][0][15]_i_4_n_0 r[iforce][0][15]_i_4/O}, {apbi[paddr][2] r[iforce][0][15]_i_4/I0}, {apbi[paddr][5] r[iforce][0][15]_i_4/I1}, {apbi[paddr][4] r[iforce][0][15]_i_4/I2}, {apbi[paddr][3] r[iforce][0][15]_i_4/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'hFFFE, 
LOC: SLICE_X42Y4, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[iforce][0][15]_i_5 - 
nets: {r[iforce][0][15]_i_5_n_0 r[iforce][0][15]_i_5/O}, {apbi[pwdata][15] r[iforce][0][15]_i_5/I0}, {r[iforce][0][15]_i_3_n_0 r[iforce][0][15]_i_5/I1}, {r[iforce][0][15]_i_4_n_0 r[iforce][0][15]_i_5/I2}, {apbi[pwdata][31] r[iforce][0][15]_i_5/I3}, {apbi[paddr][7] r[iforce][0][15]_i_5/I4}, {r[iforce][1][15]_i_3_n_0 r[iforce][0][15]_i_5/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFF00088888, 
LOC: SLICE_X40Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][0][1]_i_1 - 
nets: {r[iforce][0][1]_i_1_n_0 r[iforce][0][1]_i_1/O}, {irqi[0][irl][2] r[iforce][0][1]_i_1/I0}, {irqi[0][intack] r[iforce][0][1]_i_1/I1}, {irqi[0][irl][3] r[iforce][0][1]_i_1/I2}, {irqi[0][irl][1] r[iforce][0][1]_i_1/I3}, {irqi[0][irl][0] r[iforce][0][1]_i_1/I4}, {r[iforce][0][1]_i_2_n_0 r[iforce][0][1]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h00000000FFFBFFFF, 
LOC: SLICE_X34Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][0][1]_i_2 - 
nets: {r[iforce][0][1]_i_2_n_0 r[iforce][0][1]_i_2/O}, {r_reg[iforce][0]__0[0] r[iforce][0][1]_i_2/I0}, {r[iforce][0][15]_i_3_n_0 r[iforce][0][1]_i_2/I1}, {apbi[pwdata][17] r[iforce][0][1]_i_2/I2}, {r[iforce][0][15]_i_4_n_0 r[iforce][0][1]_i_2/I3}, {apbi[paddr][7] r[iforce][0][1]_i_2/I4}, {r[iforce][0][1]_i_3_n_0 r[iforce][0][1]_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0000000055D5DDDD, 
LOC: SLICE_X32Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][0][1]_i_3 - 
nets: {r[iforce][0][1]_i_3_n_0 r[iforce][0][1]_i_3/O}, {r[iforce][3][1]_i_2_n_0 r[iforce][0][1]_i_3/I0}, {apbi[pwdata][1] r[iforce][0][1]_i_3/I1}, {r[iforce][0][15]_i_3_n_0 r[iforce][0][1]_i_3/I2}, {r[iforce][0][15]_i_4_n_0 r[iforce][0][1]_i_3/I3}, {apbi[pwdata][17] r[iforce][0][1]_i_3/I4}, {apbi[paddr][7] r[iforce][0][1]_i_3/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAAAAAAEAEAEAEAEA, 
LOC: SLICE_X32Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][0][2]_i_1 - 
nets: {r[iforce][0][2]_i_1_n_0 r[iforce][0][2]_i_1/O}, {irqi[0][irl][2] r[iforce][0][2]_i_1/I0}, {irqi[0][intack] r[iforce][0][2]_i_1/I1}, {irqi[0][irl][3] r[iforce][0][2]_i_1/I2}, {irqi[0][irl][0] r[iforce][0][2]_i_1/I3}, {irqi[0][irl][1] r[iforce][0][2]_i_1/I4}, {r[iforce][0][2]_i_2_n_0 r[iforce][0][2]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h00000000FFFBFFFF, 
LOC: SLICE_X43Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][0][2]_i_2 - 
nets: {r[iforce][0][2]_i_2_n_0 r[iforce][0][2]_i_2/O}, {r_reg[iforce][0]__0[1] r[iforce][0][2]_i_2/I0}, {r[iforce][0][15]_i_3_n_0 r[iforce][0][2]_i_2/I1}, {apbi[pwdata][18] r[iforce][0][2]_i_2/I2}, {r[iforce][0][15]_i_4_n_0 r[iforce][0][2]_i_2/I3}, {apbi[paddr][7] r[iforce][0][2]_i_2/I4}, {r[iforce][0][2]_i_3_n_0 r[iforce][0][2]_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0000000055D5DDDD, 
LOC: SLICE_X41Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][0][2]_i_3 - 
nets: {r[iforce][0][2]_i_3_n_0 r[iforce][0][2]_i_3/O}, {r[iforce][3][2]_i_2_n_0 r[iforce][0][2]_i_3/I0}, {apbi[pwdata][2] r[iforce][0][2]_i_3/I1}, {r[iforce][0][15]_i_3_n_0 r[iforce][0][2]_i_3/I2}, {r[iforce][0][15]_i_4_n_0 r[iforce][0][2]_i_3/I3}, {apbi[pwdata][18] r[iforce][0][2]_i_3/I4}, {apbi[paddr][7] r[iforce][0][2]_i_3/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAAAAAAEAEAEAEAEA, 
LOC: SLICE_X41Y6, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][0][3]_i_1 - 
nets: {r[iforce][0][3]_i_1_n_0 r[iforce][0][3]_i_1/O}, {irqi[0][irl][2] r[iforce][0][3]_i_1/I0}, {irqi[0][intack] r[iforce][0][3]_i_1/I1}, {irqi[0][irl][3] r[iforce][0][3]_i_1/I2}, {irqi[0][irl][0] r[iforce][0][3]_i_1/I3}, {irqi[0][irl][1] r[iforce][0][3]_i_1/I4}, {r[iforce][0][3]_i_2_n_0 r[iforce][0][3]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h00000000FBFFFFFF, 
LOC: SLICE_X39Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][0][3]_i_2 - 
nets: {r[iforce][0][3]_i_2_n_0 r[iforce][0][3]_i_2/O}, {r_reg[iforce][0]__0[2] r[iforce][0][3]_i_2/I0}, {r[iforce][0][15]_i_3_n_0 r[iforce][0][3]_i_2/I1}, {apbi[pwdata][19] r[iforce][0][3]_i_2/I2}, {r[iforce][0][15]_i_4_n_0 r[iforce][0][3]_i_2/I3}, {apbi[paddr][7] r[iforce][0][3]_i_2/I4}, {r[iforce][0][3]_i_3_n_0 r[iforce][0][3]_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0000000055D5DDDD, 
LOC: SLICE_X40Y6, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][0][3]_i_3 - 
nets: {r[iforce][0][3]_i_3_n_0 r[iforce][0][3]_i_3/O}, {r[iforce][3][3]_i_2_n_0 r[iforce][0][3]_i_3/I0}, {apbi[pwdata][3] r[iforce][0][3]_i_3/I1}, {r[iforce][0][15]_i_3_n_0 r[iforce][0][3]_i_3/I2}, {r[iforce][0][15]_i_4_n_0 r[iforce][0][3]_i_3/I3}, {apbi[pwdata][19] r[iforce][0][3]_i_3/I4}, {apbi[paddr][7] r[iforce][0][3]_i_3/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAAAAAAEAEAEAEAEA, 
LOC: SLICE_X40Y6, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][0][4]_i_1 - 
nets: {r[iforce][0][4]_i_1_n_0 r[iforce][0][4]_i_1/O}, {irqi[0][irl][0] r[iforce][0][4]_i_1/I0}, {irqi[0][irl][1] r[iforce][0][4]_i_1/I1}, {irqi[0][intack] r[iforce][0][4]_i_1/I2}, {irqi[0][irl][3] r[iforce][0][4]_i_1/I3}, {irqi[0][irl][2] r[iforce][0][4]_i_1/I4}, {r[iforce][0][4]_i_2_n_0 r[iforce][0][4]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h00000000FFEFFFFF, 
LOC: SLICE_X39Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][0][4]_i_2 - 
nets: {r[iforce][0][4]_i_2_n_0 r[iforce][0][4]_i_2/O}, {r_reg[iforce][0]__0[3] r[iforce][0][4]_i_2/I0}, {r[iforce][0][15]_i_3_n_0 r[iforce][0][4]_i_2/I1}, {apbi[pwdata][20] r[iforce][0][4]_i_2/I2}, {r[iforce][0][15]_i_4_n_0 r[iforce][0][4]_i_2/I3}, {apbi[paddr][7] r[iforce][0][4]_i_2/I4}, {r[iforce][0][4]_i_3_n_0 r[iforce][0][4]_i_2/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h0000000055D5DDDD, 
LOC: SLICE_X39Y6, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][0][4]_i_3 - 
nets: {r[iforce][0][4]_i_3_n_0 r[iforce][0][4]_i_3/O}, {r[iforce][3][4]_i_2_n_0 r[iforce][0][4]_i_3/I0}, {apbi[pwdata][4] r[iforce][0][4]_i_3/I1}, {r[iforce][0][15]_i_3_n_0 r[iforce][0][4]_i_3/I2}, {r[iforce][0][15]_i_4_n_0 r[iforce][0][4]_i_3/I3}, {apbi[pwdata][20] r[iforce][0][4]_i_3/I4}, {apbi[paddr][7] r[iforce][0][4]_i_3/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAAAAAAEAEAEAEAEA, 
LOC: SLICE_X38Y6, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][0][5]_i_1 - 
nets: {r[iforce][0][5]_i_1_n_0 r[iforce][0][5]_i_1/O}, {irqi[0][intack] r[iforce][0][5]_i_1/I0}, {irqi[0][irl][3] r[iforce][0][5]_i_1/I1}, {irqi[0][irl][2] r[iforce][0][5]_i_1/I2}, {irqi[0][irl][1] r[iforce][0][5]_i_1/I3}, {irqi[0][irl][0] r[iforce][0][5]_i_1/I4}, {r[iforce][0][5]_i_2_n_0 r[iforce][0][5]_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h00000000FFDFFFFF, 
LOC: SLICE_X34Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][0][5]_i_2 - 
nets: {r[iforce][0][5]_i_2_n_0 r[iforce][0][5]_i_2/O}, {r_reg[iforce][0]__0[4] r[iforce][0][5]_i_2/I0}, {r[iforce][0][15]_i_3_n_0 r[iforce][0][5]_i_2/I1}, {apbi[pwdata][21] r[iforce][0][5]_i_2/I2}, {r[iforce][0][15]_i_4_n_0 r[iforce][0][5]_i_2/I3}, {apbi[paddr][7] r[iforce][0][5]_i_2/I4}, {r[iforce][0][5]_i_3_n_0 r[iforce][0][5]_i_2/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h0000000055D5DDDD, 
LOC: SLICE_X30Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][0][5]_i_3 - 
nets: {r[iforce][0][5]_i_3_n_0 r[iforce][0][5]_i_3/O}, {r[iforce][3][5]_i_2_n_0 r[iforce][0][5]_i_3/I0}, {apbi[pwdata][5] r[iforce][0][5]_i_3/I1}, {r[iforce][0][15]_i_3_n_0 r[iforce][0][5]_i_3/I2}, {r[iforce][0][15]_i_4_n_0 r[iforce][0][5]_i_3/I3}, {apbi[pwdata][21] r[iforce][0][5]_i_3/I4}, {apbi[paddr][7] r[iforce][0][5]_i_3/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAAAAAAEAEAEAEAEA, 
LOC: SLICE_X30Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][0][6]_i_1 - 
nets: {r[iforce][0][6]_i_1_n_0 r[iforce][0][6]_i_1/O}, {irqi[0][intack] r[iforce][0][6]_i_1/I0}, {irqi[0][irl][3] r[iforce][0][6]_i_1/I1}, {irqi[0][irl][2] r[iforce][0][6]_i_1/I2}, {irqi[0][irl][0] r[iforce][0][6]_i_1/I3}, {irqi[0][irl][1] r[iforce][0][6]_i_1/I4}, {r[iforce][0][6]_i_2_n_0 r[iforce][0][6]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h00000000FFDFFFFF, 
LOC: SLICE_X34Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][0][6]_i_2 - 
nets: {r[iforce][0][6]_i_2_n_0 r[iforce][0][6]_i_2/O}, {r_reg[iforce][0]__0[5] r[iforce][0][6]_i_2/I0}, {r[iforce][0][15]_i_3_n_0 r[iforce][0][6]_i_2/I1}, {apbi[pwdata][22] r[iforce][0][6]_i_2/I2}, {r[iforce][0][15]_i_4_n_0 r[iforce][0][6]_i_2/I3}, {apbi[paddr][7] r[iforce][0][6]_i_2/I4}, {r[iforce][0][6]_i_3_n_0 r[iforce][0][6]_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0000000055D5DDDD, 
LOC: SLICE_X33Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][0][6]_i_3 - 
nets: {r[iforce][0][6]_i_3_n_0 r[iforce][0][6]_i_3/O}, {r[iforce][3][6]_i_2_n_0 r[iforce][0][6]_i_3/I0}, {apbi[pwdata][6] r[iforce][0][6]_i_3/I1}, {r[iforce][0][15]_i_3_n_0 r[iforce][0][6]_i_3/I2}, {r[iforce][0][15]_i_4_n_0 r[iforce][0][6]_i_3/I3}, {apbi[pwdata][22] r[iforce][0][6]_i_3/I4}, {apbi[paddr][7] r[iforce][0][6]_i_3/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAAAAAAEAEAEAEAEA, 
LOC: SLICE_X32Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][0][7]_i_1 - 
nets: {r[iforce][0][7]_i_1_n_0 r[iforce][0][7]_i_1/O}, {irqi[0][intack] r[iforce][0][7]_i_1/I0}, {irqi[0][irl][3] r[iforce][0][7]_i_1/I1}, {irqi[0][irl][2] r[iforce][0][7]_i_1/I2}, {irqi[0][irl][0] r[iforce][0][7]_i_1/I3}, {irqi[0][irl][1] r[iforce][0][7]_i_1/I4}, {r[iforce][0][7]_i_2_n_0 r[iforce][0][7]_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h00000000DFFFFFFF, 
LOC: SLICE_X34Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][0][7]_i_2 - 
nets: {r[iforce][0][7]_i_2_n_0 r[iforce][0][7]_i_2/O}, {r_reg[iforce][0]__0[6] r[iforce][0][7]_i_2/I0}, {r[iforce][0][15]_i_3_n_0 r[iforce][0][7]_i_2/I1}, {apbi[pwdata][23] r[iforce][0][7]_i_2/I2}, {r[iforce][0][15]_i_4_n_0 r[iforce][0][7]_i_2/I3}, {apbi[paddr][7] r[iforce][0][7]_i_2/I4}, {r[iforce][0][7]_i_3_n_0 r[iforce][0][7]_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0000000055D5DDDD, 
LOC: SLICE_X33Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][0][7]_i_3 - 
nets: {r[iforce][0][7]_i_3_n_0 r[iforce][0][7]_i_3/O}, {r[iforce][3][7]_i_2_n_0 r[iforce][0][7]_i_3/I0}, {apbi[pwdata][7] r[iforce][0][7]_i_3/I1}, {r[iforce][0][15]_i_3_n_0 r[iforce][0][7]_i_3/I2}, {r[iforce][0][15]_i_4_n_0 r[iforce][0][7]_i_3/I3}, {apbi[pwdata][23] r[iforce][0][7]_i_3/I4}, {apbi[paddr][7] r[iforce][0][7]_i_3/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAAAAAAEAEAEAEAEA, 
LOC: SLICE_X34Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][0][8]_i_1 - 
nets: {r[iforce][0][8]_i_1_n_0 r[iforce][0][8]_i_1/O}, {r[iforce][0][8]_i_2_n_0 r[iforce][0][8]_i_1/I0}, {irqi[0][irl][2] r[iforce][0][8]_i_1/I1}, {irqi[0][intack] r[iforce][0][8]_i_1/I2}, {irqi[0][irl][3] r[iforce][0][8]_i_1/I3}, {irqi[0][irl][0] r[iforce][0][8]_i_1/I4}, {irqi[0][irl][1] r[iforce][0][8]_i_1/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAAAAAAAAAAAA8AAA, 
LOC: SLICE_X34Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][0][8]_i_2 - 
nets: {r[iforce][0][8]_i_2_n_0 r[iforce][0][8]_i_2/O}, {r[iforce][0][15]_i_3_n_0 r[iforce][0][8]_i_2/I0}, {apbi[pwdata][24] r[iforce][0][8]_i_2/I1}, {r[iforce][0][15]_i_4_n_0 r[iforce][0][8]_i_2/I2}, {apbi[paddr][7] r[iforce][0][8]_i_2/I3}, {r_reg[iforce][0]__0[7] r[iforce][0][8]_i_2/I4}, {r[iforce][0][8]_i_3_n_0 r[iforce][0][8]_i_2/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFF7550000, 
LOC: SLICE_X34Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][0][8]_i_3 - 
nets: {r[iforce][0][8]_i_3_n_0 r[iforce][0][8]_i_3/O}, {r[iforce][3][8]_i_2_n_0 r[iforce][0][8]_i_3/I0}, {apbi[pwdata][8] r[iforce][0][8]_i_3/I1}, {r[iforce][0][15]_i_3_n_0 r[iforce][0][8]_i_3/I2}, {r[iforce][0][15]_i_4_n_0 r[iforce][0][8]_i_3/I3}, {apbi[pwdata][24] r[iforce][0][8]_i_3/I4}, {apbi[paddr][7] r[iforce][0][8]_i_3/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAAAAAAEAEAEAEAEA, 
LOC: SLICE_X34Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][0][9]_i_1 - 
nets: {r[iforce][0][9]_i_1_n_0 r[iforce][0][9]_i_1/O}, {irqi[0][irl][2] r[iforce][0][9]_i_1/I0}, {irqi[0][intack] r[iforce][0][9]_i_1/I1}, {irqi[0][irl][3] r[iforce][0][9]_i_1/I2}, {irqi[0][irl][1] r[iforce][0][9]_i_1/I3}, {irqi[0][irl][0] r[iforce][0][9]_i_1/I4}, {r[iforce][0][9]_i_2_n_0 r[iforce][0][9]_i_1/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'h00000000FFBFFFFF, 
LOC: SLICE_X34Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][0][9]_i_2 - 
nets: {r[iforce][0][9]_i_2_n_0 r[iforce][0][9]_i_2/O}, {r_reg[iforce][0]__0[8] r[iforce][0][9]_i_2/I0}, {r[iforce][0][15]_i_3_n_0 r[iforce][0][9]_i_2/I1}, {apbi[pwdata][25] r[iforce][0][9]_i_2/I2}, {r[iforce][0][15]_i_4_n_0 r[iforce][0][9]_i_2/I3}, {apbi[paddr][7] r[iforce][0][9]_i_2/I4}, {r[iforce][0][9]_i_3_n_0 r[iforce][0][9]_i_2/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h0000000055D5DDDD, 
LOC: SLICE_X30Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][0][9]_i_3 - 
nets: {r[iforce][0][9]_i_3_n_0 r[iforce][0][9]_i_3/O}, {r[iforce][3][9]_i_2_n_0 r[iforce][0][9]_i_3/I0}, {apbi[pwdata][9] r[iforce][0][9]_i_3/I1}, {r[iforce][0][15]_i_3_n_0 r[iforce][0][9]_i_3/I2}, {r[iforce][0][15]_i_4_n_0 r[iforce][0][9]_i_3/I3}, {apbi[pwdata][25] r[iforce][0][9]_i_3/I4}, {apbi[paddr][7] r[iforce][0][9]_i_3/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAAAAAAEAEAEAEAEA, 
LOC: SLICE_X30Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][1][10]_i_1 - 
nets: {r[iforce][1][10]_i_1_n_0 r[iforce][1][10]_i_1/O}, {apbi[pwdata][10] r[iforce][1][10]_i_1/I0}, {r_reg[iforce][1]__0[9] r[iforce][1][10]_i_1/I1}, {r[iforce][1][15]_i_2_n_0 r[iforce][1][10]_i_1/I2}, {apbi[pwdata][26] r[iforce][1][10]_i_1/I3}, {r[iforce][3][10]_i_2_n_0 r[iforce][1][10]_i_1/I4}, {r[iforce][1][10]_i_2_n_0 r[iforce][1][10]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h00000000FFFFC0CE, 
LOC: SLICE_X45Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][1][10]_i_2 - 
nets: {r[iforce][1][10]_i_2_n_0 r[iforce][1][10]_i_2/O}, {irqi[1][irl][1] r[iforce][1][10]_i_2/I0}, {irqi[1][irl][0] r[iforce][1][10]_i_2/I1}, {irqi[1][irl][3] r[iforce][1][10]_i_2/I2}, {irqi[1][intack] r[iforce][1][10]_i_2/I3}, {irqi[1][irl][2] r[iforce][1][10]_i_2/I4}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 32'h00002000, 
LOC: SLICE_X40Y16, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[iforce][1][11]_i_1 - 
nets: {r[iforce][1][11]_i_1_n_0 r[iforce][1][11]_i_1/O}, {apbi[pwdata][11] r[iforce][1][11]_i_1/I0}, {r_reg[iforce][1]__0[10] r[iforce][1][11]_i_1/I1}, {r[iforce][1][15]_i_2_n_0 r[iforce][1][11]_i_1/I2}, {apbi[pwdata][27] r[iforce][1][11]_i_1/I3}, {r[iforce][3][11]_i_2_n_0 r[iforce][1][11]_i_1/I4}, {r[iforce][1][11]_i_2_n_0 r[iforce][1][11]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h00000000FFFFC0CE, 
LOC: SLICE_X37Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][1][11]_i_2 - 
nets: {r[iforce][1][11]_i_2_n_0 r[iforce][1][11]_i_2/O}, {irqi[1][irl][1] r[iforce][1][11]_i_2/I0}, {irqi[1][irl][0] r[iforce][1][11]_i_2/I1}, {irqi[1][irl][3] r[iforce][1][11]_i_2/I2}, {irqi[1][intack] r[iforce][1][11]_i_2/I3}, {irqi[1][irl][2] r[iforce][1][11]_i_2/I4}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 32'h00008000, 
LOC: SLICE_X40Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[iforce][1][12]_i_1 - 
nets: {r[iforce][1][12]_i_1_n_0 r[iforce][1][12]_i_1/O}, {apbi[pwdata][12] r[iforce][1][12]_i_1/I0}, {r_reg[iforce][1]__0[11] r[iforce][1][12]_i_1/I1}, {r[iforce][1][15]_i_2_n_0 r[iforce][1][12]_i_1/I2}, {apbi[pwdata][28] r[iforce][1][12]_i_1/I3}, {r[iforce][3][12]_i_2_n_0 r[iforce][1][12]_i_1/I4}, {r[iforce][1][12]_i_2_n_0 r[iforce][1][12]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h00000000FFFFC0CE, 
LOC: SLICE_X40Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][1][12]_i_2 - 
nets: {r[iforce][1][12]_i_2_n_0 r[iforce][1][12]_i_2/O}, {irqi[1][irl][2] r[iforce][1][12]_i_2/I0}, {irqi[1][irl][3] r[iforce][1][12]_i_2/I1}, {irqi[1][intack] r[iforce][1][12]_i_2/I2}, {irqi[1][irl][1] r[iforce][1][12]_i_2/I3}, {irqi[1][irl][0] r[iforce][1][12]_i_2/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h00000080, 
LOC: SLICE_X40Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[iforce][1][13]_i_1 - 
nets: {r[iforce][1][13]_i_1_n_0 r[iforce][1][13]_i_1/O}, {apbi[pwdata][13] r[iforce][1][13]_i_1/I0}, {r_reg[iforce][1]__0[12] r[iforce][1][13]_i_1/I1}, {r[iforce][1][15]_i_2_n_0 r[iforce][1][13]_i_1/I2}, {apbi[pwdata][29] r[iforce][1][13]_i_1/I3}, {r[iforce][3][13]_i_2_n_0 r[iforce][1][13]_i_1/I4}, {r[iforce][1][13]_i_2_n_0 r[iforce][1][13]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h00000000FFFFC0CE, 
LOC: SLICE_X40Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][1][13]_i_2 - 
nets: {r[iforce][1][13]_i_2_n_0 r[iforce][1][13]_i_2/O}, {irqi[1][irl][2] r[iforce][1][13]_i_2/I0}, {irqi[1][irl][3] r[iforce][1][13]_i_2/I1}, {irqi[1][intack] r[iforce][1][13]_i_2/I2}, {irqi[1][irl][0] r[iforce][1][13]_i_2/I3}, {irqi[1][irl][1] r[iforce][1][13]_i_2/I4}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 32'h00008000, 
LOC: SLICE_X40Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[iforce][1][14]_i_1 - 
nets: {r[iforce][1][14]_i_1_n_0 r[iforce][1][14]_i_1/O}, {apbi[pwdata][14] r[iforce][1][14]_i_1/I0}, {r_reg[iforce][1]__0[13] r[iforce][1][14]_i_1/I1}, {r[iforce][1][15]_i_2_n_0 r[iforce][1][14]_i_1/I2}, {apbi[pwdata][30] r[iforce][1][14]_i_1/I3}, {r[iforce][3][14]_i_3_n_0 r[iforce][1][14]_i_1/I4}, {r[iforce][1][14]_i_2_n_0 r[iforce][1][14]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h00000000FFFFC0CE, 
LOC: SLICE_X44Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][1][14]_i_2 - 
nets: {r[iforce][1][14]_i_2_n_0 r[iforce][1][14]_i_2/O}, {irqi[1][irl][2] r[iforce][1][14]_i_2/I0}, {irqi[1][irl][3] r[iforce][1][14]_i_2/I1}, {irqi[1][intack] r[iforce][1][14]_i_2/I2}, {irqi[1][irl][1] r[iforce][1][14]_i_2/I3}, {irqi[1][irl][0] r[iforce][1][14]_i_2/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h00008000, 
LOC: SLICE_X40Y16, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[iforce][1][15]_i_1 - 
nets: {r[iforce][1][15]_i_1_n_0 r[iforce][1][15]_i_1/O}, {apbi[pwdata][15] r[iforce][1][15]_i_1/I0}, {r_reg[iforce][1]__0[14] r[iforce][1][15]_i_1/I1}, {r[iforce][1][15]_i_2_n_0 r[iforce][1][15]_i_1/I2}, {apbi[pwdata][31] r[iforce][1][15]_i_1/I3}, {r[iforce][1][15]_i_3_n_0 r[iforce][1][15]_i_1/I4}, {r[iforce][1][15]_i_4_n_0 r[iforce][1][15]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h00000000FFFFC0CE, 
LOC: SLICE_X42Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][1][15]_i_2 - 
nets: {r[iforce][1][15]_i_2_n_0 r[iforce][1][15]_i_2/O}, {apbi[paddr][3] r[iforce][1][15]_i_2/I0}, {apbi[paddr][4] r[iforce][1][15]_i_2/I1}, {r[iforce][3][15]_i_4_n_0 r[iforce][1][15]_i_2/I2}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 8'hEF, 
LOC: SLICE_X42Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[iforce][1][15]_i_3 - 
nets: {r[iforce][1][15]_i_3_n_0 r[iforce][1][15]_i_3/O}, {apbi[pirq][15] r[iforce][1][15]_i_3/I0}, {p_0_in4_in r[iforce][1][15]_i_3/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X44Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r[iforce][1][15]_i_4 - 
nets: {r[iforce][1][15]_i_4_n_0 r[iforce][1][15]_i_4/O}, {irqi[1][irl][1] r[iforce][1][15]_i_4/I0}, {irqi[1][irl][0] r[iforce][1][15]_i_4/I1}, {irqi[1][irl][2] r[iforce][1][15]_i_4/I2}, {irqi[1][irl][3] r[iforce][1][15]_i_4/I3}, {irqi[1][intack] r[iforce][1][15]_i_4/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'h80000000, 
LOC: SLICE_X40Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[iforce][1][1]_i_1 - 
nets: {r[iforce][1][1]_i_1_n_0 r[iforce][1][1]_i_1/O}, {apbi[pwdata][1] r[iforce][1][1]_i_1/I0}, {r_reg[iforce][1]__0[0] r[iforce][1][1]_i_1/I1}, {r[iforce][1][15]_i_2_n_0 r[iforce][1][1]_i_1/I2}, {apbi[pwdata][17] r[iforce][1][1]_i_1/I3}, {r[iforce][3][1]_i_2_n_0 r[iforce][1][1]_i_1/I4}, {r[iforce][1][1]_i_2_n_0 r[iforce][1][1]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h00000000FFFFC0CE, 
LOC: SLICE_X32Y6, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][1][1]_i_2 - 
nets: {r[iforce][1][1]_i_2_n_0 r[iforce][1][1]_i_2/O}, {irqi[1][irl][0] r[iforce][1][1]_i_2/I0}, {irqi[1][irl][1] r[iforce][1][1]_i_2/I1}, {irqi[1][irl][3] r[iforce][1][1]_i_2/I2}, {irqi[1][intack] r[iforce][1][1]_i_2/I3}, {irqi[1][irl][2] r[iforce][1][1]_i_2/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'h00000200, 
LOC: SLICE_X40Y16, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[iforce][1][2]_i_1 - 
nets: {r[iforce][1][2]_i_1_n_0 r[iforce][1][2]_i_1/O}, {apbi[pwdata][2] r[iforce][1][2]_i_1/I0}, {r_reg[iforce][1]__0[1] r[iforce][1][2]_i_1/I1}, {r[iforce][1][15]_i_2_n_0 r[iforce][1][2]_i_1/I2}, {apbi[pwdata][18] r[iforce][1][2]_i_1/I3}, {r[iforce][3][2]_i_2_n_0 r[iforce][1][2]_i_1/I4}, {r[iforce][1][2]_i_2_n_0 r[iforce][1][2]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h00000000FFFFC0CE, 
LOC: SLICE_X41Y6, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][1][2]_i_2 - 
nets: {r[iforce][1][2]_i_2_n_0 r[iforce][1][2]_i_2/O}, {irqi[1][irl][1] r[iforce][1][2]_i_2/I0}, {irqi[1][irl][0] r[iforce][1][2]_i_2/I1}, {irqi[1][irl][3] r[iforce][1][2]_i_2/I2}, {irqi[1][intack] r[iforce][1][2]_i_2/I3}, {irqi[1][irl][2] r[iforce][1][2]_i_2/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h00000200, 
LOC: SLICE_X40Y15, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[iforce][1][3]_i_1 - 
nets: {r[iforce][1][3]_i_1_n_0 r[iforce][1][3]_i_1/O}, {apbi[pwdata][3] r[iforce][1][3]_i_1/I0}, {r_reg[iforce][1]__0[2] r[iforce][1][3]_i_1/I1}, {r[iforce][1][15]_i_2_n_0 r[iforce][1][3]_i_1/I2}, {apbi[pwdata][19] r[iforce][1][3]_i_1/I3}, {r[iforce][3][3]_i_2_n_0 r[iforce][1][3]_i_1/I4}, {r[iforce][1][3]_i_2_n_0 r[iforce][1][3]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h00000000FFFFC0CE, 
LOC: SLICE_X39Y6, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][1][3]_i_2 - 
nets: {r[iforce][1][3]_i_2_n_0 r[iforce][1][3]_i_2/O}, {irqi[1][irl][1] r[iforce][1][3]_i_2/I0}, {irqi[1][irl][0] r[iforce][1][3]_i_2/I1}, {irqi[1][irl][3] r[iforce][1][3]_i_2/I2}, {irqi[1][intack] r[iforce][1][3]_i_2/I3}, {irqi[1][irl][2] r[iforce][1][3]_i_2/I4}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 32'h00000800, 
LOC: SLICE_X40Y15, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[iforce][1][4]_i_1 - 
nets: {r[iforce][1][4]_i_1_n_0 r[iforce][1][4]_i_1/O}, {apbi[pwdata][4] r[iforce][1][4]_i_1/I0}, {r_reg[iforce][1]__0[3] r[iforce][1][4]_i_1/I1}, {r[iforce][1][15]_i_2_n_0 r[iforce][1][4]_i_1/I2}, {apbi[pwdata][20] r[iforce][1][4]_i_1/I3}, {r[iforce][3][4]_i_2_n_0 r[iforce][1][4]_i_1/I4}, {r[iforce][1][4]_i_2_n_0 r[iforce][1][4]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h00000000FFFFC0CE, 
LOC: SLICE_X38Y6, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][1][4]_i_2 - 
nets: {r[iforce][1][4]_i_2_n_0 r[iforce][1][4]_i_2/O}, {irqi[1][irl][1] r[iforce][1][4]_i_2/I0}, {irqi[1][irl][0] r[iforce][1][4]_i_2/I1}, {irqi[1][irl][2] r[iforce][1][4]_i_2/I2}, {irqi[1][irl][3] r[iforce][1][4]_i_2/I3}, {irqi[1][intack] r[iforce][1][4]_i_2/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'h00100000, 
LOC: SLICE_X40Y15, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[iforce][1][5]_i_1 - 
nets: {r[iforce][1][5]_i_1_n_0 r[iforce][1][5]_i_1/O}, {apbi[pwdata][5] r[iforce][1][5]_i_1/I0}, {r_reg[iforce][1]__0[4] r[iforce][1][5]_i_1/I1}, {r[iforce][1][15]_i_2_n_0 r[iforce][1][5]_i_1/I2}, {apbi[pwdata][21] r[iforce][1][5]_i_1/I3}, {r[iforce][3][5]_i_2_n_0 r[iforce][1][5]_i_1/I4}, {r[iforce][1][5]_i_2_n_0 r[iforce][1][5]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h00000000FFFFC0CE, 
LOC: SLICE_X29Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][1][5]_i_2 - 
nets: {r[iforce][1][5]_i_2_n_0 r[iforce][1][5]_i_2/O}, {irqi[1][irl][0] r[iforce][1][5]_i_2/I0}, {irqi[1][irl][1] r[iforce][1][5]_i_2/I1}, {irqi[1][irl][2] r[iforce][1][5]_i_2/I2}, {irqi[1][irl][3] r[iforce][1][5]_i_2/I3}, {irqi[1][intack] r[iforce][1][5]_i_2/I4}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 32'h00200000, 
LOC: SLICE_X40Y16, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[iforce][1][6]_i_1 - 
nets: {r[iforce][1][6]_i_1_n_0 r[iforce][1][6]_i_1/O}, {apbi[pwdata][6] r[iforce][1][6]_i_1/I0}, {r_reg[iforce][1]__0[5] r[iforce][1][6]_i_1/I1}, {r[iforce][1][15]_i_2_n_0 r[iforce][1][6]_i_1/I2}, {apbi[pwdata][22] r[iforce][1][6]_i_1/I3}, {r[iforce][3][6]_i_2_n_0 r[iforce][1][6]_i_1/I4}, {r[iforce][1][6]_i_2_n_0 r[iforce][1][6]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h00000000FFFFC0CE, 
LOC: SLICE_X32Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][1][6]_i_2 - 
nets: {r[iforce][1][6]_i_2_n_0 r[iforce][1][6]_i_2/O}, {irqi[1][irl][1] r[iforce][1][6]_i_2/I0}, {irqi[1][irl][0] r[iforce][1][6]_i_2/I1}, {irqi[1][irl][2] r[iforce][1][6]_i_2/I2}, {irqi[1][irl][3] r[iforce][1][6]_i_2/I3}, {irqi[1][intack] r[iforce][1][6]_i_2/I4}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 32'h00200000, 
LOC: SLICE_X40Y15, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[iforce][1][7]_i_1 - 
nets: {r[iforce][1][7]_i_1_n_0 r[iforce][1][7]_i_1/O}, {apbi[pwdata][7] r[iforce][1][7]_i_1/I0}, {r_reg[iforce][1]__0[6] r[iforce][1][7]_i_1/I1}, {r[iforce][1][15]_i_2_n_0 r[iforce][1][7]_i_1/I2}, {apbi[pwdata][23] r[iforce][1][7]_i_1/I3}, {r[iforce][3][7]_i_2_n_0 r[iforce][1][7]_i_1/I4}, {r[iforce][1][7]_i_2_n_0 r[iforce][1][7]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h00000000FFFFC0CE, 
LOC: SLICE_X34Y14, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][1][7]_i_2 - 
nets: {r[iforce][1][7]_i_2_n_0 r[iforce][1][7]_i_2/O}, {irqi[1][irl][1] r[iforce][1][7]_i_2/I0}, {irqi[1][irl][0] r[iforce][1][7]_i_2/I1}, {irqi[1][irl][2] r[iforce][1][7]_i_2/I2}, {irqi[1][irl][3] r[iforce][1][7]_i_2/I3}, {irqi[1][intack] r[iforce][1][7]_i_2/I4}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 32'h00800000, 
LOC: SLICE_X40Y15, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[iforce][1][8]_i_1 - 
nets: {r[iforce][1][8]_i_1_n_0 r[iforce][1][8]_i_1/O}, {apbi[pwdata][8] r[iforce][1][8]_i_1/I0}, {r_reg[iforce][1]__0[7] r[iforce][1][8]_i_1/I1}, {r[iforce][1][15]_i_2_n_0 r[iforce][1][8]_i_1/I2}, {apbi[pwdata][24] r[iforce][1][8]_i_1/I3}, {r[iforce][3][8]_i_2_n_0 r[iforce][1][8]_i_1/I4}, {r[iforce][1][8]_i_2_n_0 r[iforce][1][8]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h00000000FFFFC0CE, 
LOC: SLICE_X35Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][1][8]_i_2 - 
nets: {r[iforce][1][8]_i_2_n_0 r[iforce][1][8]_i_2/O}, {irqi[1][irl][1] r[iforce][1][8]_i_2/I0}, {irqi[1][irl][0] r[iforce][1][8]_i_2/I1}, {irqi[1][irl][3] r[iforce][1][8]_i_2/I2}, {irqi[1][intack] r[iforce][1][8]_i_2/I3}, {irqi[1][irl][2] r[iforce][1][8]_i_2/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'h00001000, 
LOC: SLICE_X40Y15, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[iforce][1][9]_i_1 - 
nets: {r[iforce][1][9]_i_1_n_0 r[iforce][1][9]_i_1/O}, {apbi[pwdata][9] r[iforce][1][9]_i_1/I0}, {r_reg[iforce][1]__0[8] r[iforce][1][9]_i_1/I1}, {r[iforce][1][15]_i_2_n_0 r[iforce][1][9]_i_1/I2}, {apbi[pwdata][25] r[iforce][1][9]_i_1/I3}, {r[iforce][3][9]_i_2_n_0 r[iforce][1][9]_i_1/I4}, {r[iforce][1][9]_i_2_n_0 r[iforce][1][9]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h00000000FFFFC0CE, 
LOC: SLICE_X30Y14, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][1][9]_i_2 - 
nets: {r[iforce][1][9]_i_2_n_0 r[iforce][1][9]_i_2/O}, {irqi[1][irl][0] r[iforce][1][9]_i_2/I0}, {irqi[1][irl][1] r[iforce][1][9]_i_2/I1}, {irqi[1][irl][3] r[iforce][1][9]_i_2/I2}, {irqi[1][intack] r[iforce][1][9]_i_2/I3}, {irqi[1][irl][2] r[iforce][1][9]_i_2/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h00002000, 
LOC: SLICE_X40Y15, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[iforce][2][10]_i_1 - 
nets: {r[iforce][2][10]_i_1_n_0 r[iforce][2][10]_i_1/O}, {apbi[pwdata][10] r[iforce][2][10]_i_1/I0}, {r_reg[iforce][2]__0[9] r[iforce][2][10]_i_1/I1}, {r[iforce][2][14]_i_2_n_0 r[iforce][2][10]_i_1/I2}, {apbi[pwdata][26] r[iforce][2][10]_i_1/I3}, {r[iforce][3][10]_i_2_n_0 r[iforce][2][10]_i_1/I4}, {r[iforce][2][10]_i_2_n_0 r[iforce][2][10]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h00000000FFFFC0CE, 
LOC: SLICE_X44Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][2][10]_i_2 - 
nets: {r[iforce][2][10]_i_2_n_0 r[iforce][2][10]_i_2/O}, {irqi[2][irl][1] r[iforce][2][10]_i_2/I0}, {irqi[2][irl][0] r[iforce][2][10]_i_2/I1}, {irqi[2][irl][3] r[iforce][2][10]_i_2/I2}, {irqi[2][intack] r[iforce][2][10]_i_2/I3}, {irqi[2][irl][2] r[iforce][2][10]_i_2/I4}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 32'h00002000, 
LOC: SLICE_X37Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[iforce][2][11]_i_1 - 
nets: {r[iforce][2][11]_i_1_n_0 r[iforce][2][11]_i_1/O}, {apbi[pwdata][11] r[iforce][2][11]_i_1/I0}, {r_reg[iforce][2]__0[10] r[iforce][2][11]_i_1/I1}, {r[iforce][2][14]_i_2_n_0 r[iforce][2][11]_i_1/I2}, {apbi[pwdata][27] r[iforce][2][11]_i_1/I3}, {r[iforce][3][11]_i_2_n_0 r[iforce][2][11]_i_1/I4}, {r[iforce][2][11]_i_2_n_0 r[iforce][2][11]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h00000000FFFFC0CE, 
LOC: SLICE_X37Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][2][11]_i_2 - 
nets: {r[iforce][2][11]_i_2_n_0 r[iforce][2][11]_i_2/O}, {irqi[2][irl][1] r[iforce][2][11]_i_2/I0}, {irqi[2][irl][0] r[iforce][2][11]_i_2/I1}, {irqi[2][irl][3] r[iforce][2][11]_i_2/I2}, {irqi[2][intack] r[iforce][2][11]_i_2/I3}, {irqi[2][irl][2] r[iforce][2][11]_i_2/I4}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 32'h00008000, 
LOC: SLICE_X38Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[iforce][2][12]_i_1 - 
nets: {r[iforce][2][12]_i_1_n_0 r[iforce][2][12]_i_1/O}, {apbi[pwdata][12] r[iforce][2][12]_i_1/I0}, {r_reg[iforce][2]__0[11] r[iforce][2][12]_i_1/I1}, {r[iforce][2][14]_i_2_n_0 r[iforce][2][12]_i_1/I2}, {apbi[pwdata][28] r[iforce][2][12]_i_1/I3}, {r[iforce][3][12]_i_2_n_0 r[iforce][2][12]_i_1/I4}, {r[iforce][2][12]_i_2_n_0 r[iforce][2][12]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h00000000FFFFC0CE, 
LOC: SLICE_X41Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][2][12]_i_2 - 
nets: {r[iforce][2][12]_i_2_n_0 r[iforce][2][12]_i_2/O}, {irqi[2][irl][2] r[iforce][2][12]_i_2/I0}, {irqi[2][irl][3] r[iforce][2][12]_i_2/I1}, {irqi[2][intack] r[iforce][2][12]_i_2/I2}, {irqi[2][irl][1] r[iforce][2][12]_i_2/I3}, {irqi[2][irl][0] r[iforce][2][12]_i_2/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h00000080, 
LOC: SLICE_X37Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[iforce][2][13]_i_1 - 
nets: {r[iforce][2][13]_i_1_n_0 r[iforce][2][13]_i_1/O}, {apbi[pwdata][13] r[iforce][2][13]_i_1/I0}, {r_reg[iforce][2]__0[12] r[iforce][2][13]_i_1/I1}, {r[iforce][2][14]_i_2_n_0 r[iforce][2][13]_i_1/I2}, {apbi[pwdata][29] r[iforce][2][13]_i_1/I3}, {r[iforce][3][13]_i_2_n_0 r[iforce][2][13]_i_1/I4}, {r[iforce][2][13]_i_2_n_0 r[iforce][2][13]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h00000000FFFFC0CE, 
LOC: SLICE_X40Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][2][13]_i_2 - 
nets: {r[iforce][2][13]_i_2_n_0 r[iforce][2][13]_i_2/O}, {irqi[2][irl][2] r[iforce][2][13]_i_2/I0}, {irqi[2][irl][3] r[iforce][2][13]_i_2/I1}, {irqi[2][intack] r[iforce][2][13]_i_2/I2}, {irqi[2][irl][0] r[iforce][2][13]_i_2/I3}, {irqi[2][irl][1] r[iforce][2][13]_i_2/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'h00008000, 
LOC: SLICE_X38Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[iforce][2][14]_i_1 - 
nets: {r[iforce][2][14]_i_1_n_0 r[iforce][2][14]_i_1/O}, {apbi[pwdata][14] r[iforce][2][14]_i_1/I0}, {r_reg[iforce][2]__0[13] r[iforce][2][14]_i_1/I1}, {r[iforce][2][14]_i_2_n_0 r[iforce][2][14]_i_1/I2}, {apbi[pwdata][30] r[iforce][2][14]_i_1/I3}, {r[iforce][3][14]_i_3_n_0 r[iforce][2][14]_i_1/I4}, {r[iforce][2][14]_i_3_n_0 r[iforce][2][14]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h00000000FFFFC0CE, 
LOC: SLICE_X40Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][2][14]_i_2 - 
nets: {r[iforce][2][14]_i_2_n_0 r[iforce][2][14]_i_2/O}, {r[iforce][2][14]_i_4_n_0 r[iforce][2][14]_i_2/I0}, {apbi[paddr][4] r[iforce][2][14]_i_2/I1}, {apbi[paddr][3] r[iforce][2][14]_i_2/I2}, {apbi[paddr][2] r[iforce][2][14]_i_2/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'hFFEF, 
LOC: SLICE_X42Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[iforce][2][14]_i_3 - 
nets: {r[iforce][2][14]_i_3_n_0 r[iforce][2][14]_i_3/O}, {irqi[2][irl][2] r[iforce][2][14]_i_3/I0}, {irqi[2][irl][3] r[iforce][2][14]_i_3/I1}, {irqi[2][intack] r[iforce][2][14]_i_3/I2}, {irqi[2][irl][1] r[iforce][2][14]_i_3/I3}, {irqi[2][irl][0] r[iforce][2][14]_i_3/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h00008000, 
LOC: SLICE_X38Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[iforce][2][14]_i_4 - 
nets: {r[iforce][2][14]_i_4_n_0 r[iforce][2][14]_i_4/O}, {apbi[paddr][5] r[iforce][2][14]_i_4/I0}, {apbi[paddr][7] r[iforce][2][14]_i_4/I1}, {apbi[paddr][6] r[iforce][2][14]_i_4/I2}, {apbi[pwrite] r[iforce][2][14]_i_4/I3}, {apbi[psel][2] r[iforce][2][14]_i_4/I4}, {apbi[penable] r[iforce][2][14]_i_4/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hFBFFFFFFFFFFFFFF, 
LOC: SLICE_X42Y6, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][2][15]_i_1 - 
nets: {r[iforce][2][15]_i_1_n_0 r[iforce][2][15]_i_1/O}, {r[iforce][2][15]_i_2_n_0 r[iforce][2][15]_i_1/I0}, {apbi[pirq][15] r[iforce][2][15]_i_1/I1}, {p_0_in4_in r[iforce][2][15]_i_1/I2}, {r[iforce][2][15]_i_3_n_0 r[iforce][2][15]_i_1/I3}, {irqi[2][irl][0] r[iforce][2][15]_i_1/I4}, {irqi[2][irl][1] r[iforce][2][15]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hEA00EAEAEAEAEAEA, 
LOC: SLICE_X43Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][2][15]_i_2 - 
nets: {r[iforce][2][15]_i_2_n_0 r[iforce][2][15]_i_2/O}, {apbi[pwdata][15] r[iforce][2][15]_i_2/I0}, {r_reg[iforce][2]__0[14] r[iforce][2][15]_i_2/I1}, {r[iforce][2][15]_i_4_n_0 r[iforce][2][15]_i_2/I2}, {apbi[pwdata][31] r[iforce][2][15]_i_2/I3}, {apbi[paddr][3] r[iforce][2][15]_i_2/I4}, {apbi[paddr][4] r[iforce][2][15]_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hCCCCCCCCC0CECCCC, 
LOC: SLICE_X43Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][2][15]_i_3 - 
nets: {r[iforce][2][15]_i_3_n_0 r[iforce][2][15]_i_3/O}, {irqi[2][intack] r[iforce][2][15]_i_3/I0}, {irqi[2][irl][3] r[iforce][2][15]_i_3/I1}, {irqi[2][irl][2] r[iforce][2][15]_i_3/I2}, 
BEL: SLICEM.D5LUT, 
CLASS: cell, 
INIT: 8'h7F, 
LOC: SLICE_X38Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[iforce][2][15]_i_4 - 
nets: {r[iforce][2][15]_i_4_n_0 r[iforce][2][15]_i_4/O}, {apbi[paddr][3] r[iforce][2][15]_i_4/I0}, {apbi[paddr][2] r[iforce][2][15]_i_4/I1}, {r[cpurst][0]_i_3_n_0 r[iforce][2][15]_i_4/I2}, {apbi[paddr][6] r[iforce][2][15]_i_4/I3}, {apbi[paddr][7] r[iforce][2][15]_i_4/I4}, {apbi[paddr][5] r[iforce][2][15]_i_4/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFF8FFFF, 
LOC: SLICE_X42Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][2][1]_i_1 - 
nets: {r[iforce][2][1]_i_1_n_0 r[iforce][2][1]_i_1/O}, {apbi[pwdata][1] r[iforce][2][1]_i_1/I0}, {r_reg[iforce][2]__0[0] r[iforce][2][1]_i_1/I1}, {r[iforce][2][14]_i_2_n_0 r[iforce][2][1]_i_1/I2}, {apbi[pwdata][17] r[iforce][2][1]_i_1/I3}, {r[iforce][3][1]_i_2_n_0 r[iforce][2][1]_i_1/I4}, {r[iforce][2][1]_i_2_n_0 r[iforce][2][1]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h00000000FFFFC0CE, 
LOC: SLICE_X32Y6, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][2][1]_i_2 - 
nets: {r[iforce][2][1]_i_2_n_0 r[iforce][2][1]_i_2/O}, {irqi[2][irl][0] r[iforce][2][1]_i_2/I0}, {irqi[2][irl][1] r[iforce][2][1]_i_2/I1}, {irqi[2][irl][3] r[iforce][2][1]_i_2/I2}, {irqi[2][intack] r[iforce][2][1]_i_2/I3}, {irqi[2][irl][2] r[iforce][2][1]_i_2/I4}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 32'h00000200, 
LOC: SLICE_X36Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[iforce][2][2]_i_1 - 
nets: {r[iforce][2][2]_i_1_n_0 r[iforce][2][2]_i_1/O}, {apbi[pwdata][2] r[iforce][2][2]_i_1/I0}, {r_reg[iforce][2]__0[1] r[iforce][2][2]_i_1/I1}, {r[iforce][2][14]_i_2_n_0 r[iforce][2][2]_i_1/I2}, {apbi[pwdata][18] r[iforce][2][2]_i_1/I3}, {r[iforce][3][2]_i_2_n_0 r[iforce][2][2]_i_1/I4}, {r[iforce][2][2]_i_2_n_0 r[iforce][2][2]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h00000000FFFFC0CE, 
LOC: SLICE_X36Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][2][2]_i_2 - 
nets: {r[iforce][2][2]_i_2_n_0 r[iforce][2][2]_i_2/O}, {irqi[2][irl][1] r[iforce][2][2]_i_2/I0}, {irqi[2][irl][0] r[iforce][2][2]_i_2/I1}, {irqi[2][irl][3] r[iforce][2][2]_i_2/I2}, {irqi[2][intack] r[iforce][2][2]_i_2/I3}, {irqi[2][irl][2] r[iforce][2][2]_i_2/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h00000200, 
LOC: SLICE_X36Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[iforce][2][3]_i_1 - 
nets: {r[iforce][2][3]_i_1_n_0 r[iforce][2][3]_i_1/O}, {apbi[pwdata][3] r[iforce][2][3]_i_1/I0}, {r_reg[iforce][2]__0[2] r[iforce][2][3]_i_1/I1}, {r[iforce][2][14]_i_2_n_0 r[iforce][2][3]_i_1/I2}, {apbi[pwdata][19] r[iforce][2][3]_i_1/I3}, {r[iforce][3][3]_i_2_n_0 r[iforce][2][3]_i_1/I4}, {r[iforce][2][3]_i_2_n_0 r[iforce][2][3]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h00000000FFFFC0CE, 
LOC: SLICE_X39Y6, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][2][3]_i_2 - 
nets: {r[iforce][2][3]_i_2_n_0 r[iforce][2][3]_i_2/O}, {irqi[2][irl][1] r[iforce][2][3]_i_2/I0}, {irqi[2][irl][0] r[iforce][2][3]_i_2/I1}, {irqi[2][irl][3] r[iforce][2][3]_i_2/I2}, {irqi[2][intack] r[iforce][2][3]_i_2/I3}, {irqi[2][irl][2] r[iforce][2][3]_i_2/I4}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 32'h00000800, 
LOC: SLICE_X38Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[iforce][2][4]_i_1 - 
nets: {r[iforce][2][4]_i_1_n_0 r[iforce][2][4]_i_1/O}, {apbi[pwdata][4] r[iforce][2][4]_i_1/I0}, {r_reg[iforce][2]__0[3] r[iforce][2][4]_i_1/I1}, {r[iforce][2][14]_i_2_n_0 r[iforce][2][4]_i_1/I2}, {apbi[pwdata][20] r[iforce][2][4]_i_1/I3}, {r[iforce][3][4]_i_2_n_0 r[iforce][2][4]_i_1/I4}, {r[iforce][2][4]_i_2_n_0 r[iforce][2][4]_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h00000000FFFFC0CE, 
LOC: SLICE_X38Y6, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][2][4]_i_2 - 
nets: {r[iforce][2][4]_i_2_n_0 r[iforce][2][4]_i_2/O}, {irqi[2][irl][1] r[iforce][2][4]_i_2/I0}, {irqi[2][irl][0] r[iforce][2][4]_i_2/I1}, {irqi[2][irl][2] r[iforce][2][4]_i_2/I2}, {irqi[2][irl][3] r[iforce][2][4]_i_2/I3}, {irqi[2][intack] r[iforce][2][4]_i_2/I4}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 32'h00100000, 
LOC: SLICE_X36Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[iforce][2][5]_i_1 - 
nets: {r[iforce][2][5]_i_1_n_0 r[iforce][2][5]_i_1/O}, {apbi[pwdata][5] r[iforce][2][5]_i_1/I0}, {r_reg[iforce][2]__0[4] r[iforce][2][5]_i_1/I1}, {r[iforce][2][14]_i_2_n_0 r[iforce][2][5]_i_1/I2}, {apbi[pwdata][21] r[iforce][2][5]_i_1/I3}, {r[iforce][3][5]_i_2_n_0 r[iforce][2][5]_i_1/I4}, {r[iforce][2][5]_i_2_n_0 r[iforce][2][5]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h00000000FFFFC0CE, 
LOC: SLICE_X30Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][2][5]_i_2 - 
nets: {r[iforce][2][5]_i_2_n_0 r[iforce][2][5]_i_2/O}, {irqi[2][irl][0] r[iforce][2][5]_i_2/I0}, {irqi[2][irl][1] r[iforce][2][5]_i_2/I1}, {irqi[2][irl][2] r[iforce][2][5]_i_2/I2}, {irqi[2][irl][3] r[iforce][2][5]_i_2/I3}, {irqi[2][intack] r[iforce][2][5]_i_2/I4}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 32'h00200000, 
LOC: SLICE_X37Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[iforce][2][6]_i_1 - 
nets: {r[iforce][2][6]_i_1_n_0 r[iforce][2][6]_i_1/O}, {apbi[pwdata][6] r[iforce][2][6]_i_1/I0}, {r_reg[iforce][2]__0[5] r[iforce][2][6]_i_1/I1}, {r[iforce][2][14]_i_2_n_0 r[iforce][2][6]_i_1/I2}, {apbi[pwdata][22] r[iforce][2][6]_i_1/I3}, {r[iforce][3][6]_i_2_n_0 r[iforce][2][6]_i_1/I4}, {r[iforce][2][6]_i_2_n_0 r[iforce][2][6]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h00000000FFFFC0CE, 
LOC: SLICE_X32Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][2][6]_i_2 - 
nets: {r[iforce][2][6]_i_2_n_0 r[iforce][2][6]_i_2/O}, {irqi[2][irl][1] r[iforce][2][6]_i_2/I0}, {irqi[2][irl][0] r[iforce][2][6]_i_2/I1}, {irqi[2][irl][2] r[iforce][2][6]_i_2/I2}, {irqi[2][irl][3] r[iforce][2][6]_i_2/I3}, {irqi[2][intack] r[iforce][2][6]_i_2/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h00200000, 
LOC: SLICE_X35Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[iforce][2][7]_i_1 - 
nets: {r[iforce][2][7]_i_1_n_0 r[iforce][2][7]_i_1/O}, {apbi[pwdata][7] r[iforce][2][7]_i_1/I0}, {r_reg[iforce][2]__0[6] r[iforce][2][7]_i_1/I1}, {r[iforce][2][14]_i_2_n_0 r[iforce][2][7]_i_1/I2}, {apbi[pwdata][23] r[iforce][2][7]_i_1/I3}, {r[iforce][3][7]_i_2_n_0 r[iforce][2][7]_i_1/I4}, {r[iforce][2][7]_i_2_n_0 r[iforce][2][7]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h00000000FFFFC0CE, 
LOC: SLICE_X34Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][2][7]_i_2 - 
nets: {r[iforce][2][7]_i_2_n_0 r[iforce][2][7]_i_2/O}, {irqi[2][irl][1] r[iforce][2][7]_i_2/I0}, {irqi[2][irl][0] r[iforce][2][7]_i_2/I1}, {irqi[2][irl][2] r[iforce][2][7]_i_2/I2}, {irqi[2][irl][3] r[iforce][2][7]_i_2/I3}, {irqi[2][intack] r[iforce][2][7]_i_2/I4}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 32'h00800000, 
LOC: SLICE_X38Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[iforce][2][8]_i_1 - 
nets: {r[iforce][2][8]_i_1_n_0 r[iforce][2][8]_i_1/O}, {apbi[pwdata][8] r[iforce][2][8]_i_1/I0}, {r_reg[iforce][2]__0[7] r[iforce][2][8]_i_1/I1}, {r[iforce][2][14]_i_2_n_0 r[iforce][2][8]_i_1/I2}, {apbi[pwdata][24] r[iforce][2][8]_i_1/I3}, {r[iforce][3][8]_i_2_n_0 r[iforce][2][8]_i_1/I4}, {r[iforce][2][8]_i_2_n_0 r[iforce][2][8]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h00000000FFFFC0CE, 
LOC: SLICE_X35Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][2][8]_i_2 - 
nets: {r[iforce][2][8]_i_2_n_0 r[iforce][2][8]_i_2/O}, {irqi[2][irl][1] r[iforce][2][8]_i_2/I0}, {irqi[2][irl][0] r[iforce][2][8]_i_2/I1}, {irqi[2][irl][3] r[iforce][2][8]_i_2/I2}, {irqi[2][intack] r[iforce][2][8]_i_2/I3}, {irqi[2][irl][2] r[iforce][2][8]_i_2/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h00001000, 
LOC: SLICE_X36Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[iforce][2][9]_i_1 - 
nets: {r[iforce][2][9]_i_1_n_0 r[iforce][2][9]_i_1/O}, {apbi[pwdata][9] r[iforce][2][9]_i_1/I0}, {r_reg[iforce][2]__0[8] r[iforce][2][9]_i_1/I1}, {r[iforce][2][14]_i_2_n_0 r[iforce][2][9]_i_1/I2}, {apbi[pwdata][25] r[iforce][2][9]_i_1/I3}, {r[iforce][3][9]_i_2_n_0 r[iforce][2][9]_i_1/I4}, {r[iforce][2][9]_i_2_n_0 r[iforce][2][9]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h00000000FFFFC0CE, 
LOC: SLICE_X32Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][2][9]_i_2 - 
nets: {r[iforce][2][9]_i_2_n_0 r[iforce][2][9]_i_2/O}, {irqi[2][irl][0] r[iforce][2][9]_i_2/I0}, {irqi[2][irl][1] r[iforce][2][9]_i_2/I1}, {irqi[2][irl][3] r[iforce][2][9]_i_2/I2}, {irqi[2][intack] r[iforce][2][9]_i_2/I3}, {irqi[2][irl][2] r[iforce][2][9]_i_2/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'h00002000, 
LOC: SLICE_X37Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[iforce][3][10]_i_1 - 
nets: {r[iforce][3][10]_i_1_n_0 r[iforce][3][10]_i_1/O}, {apbi[pwdata][10] r[iforce][3][10]_i_1/I0}, {r_reg[iforce][3]__0[9] r[iforce][3][10]_i_1/I1}, {r[iforce][3][14]_i_2_n_0 r[iforce][3][10]_i_1/I2}, {apbi[pwdata][26] r[iforce][3][10]_i_1/I3}, {r[iforce][3][10]_i_2_n_0 r[iforce][3][10]_i_1/I4}, {r[iforce][3][10]_i_3_n_0 r[iforce][3][10]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h00000000FFFFC0CE, 
LOC: SLICE_X40Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][3][10]_i_2 - 
nets: {r[iforce][3][10]_i_2_n_0 r[iforce][3][10]_i_2/O}, {apbi[pirq][10] r[iforce][3][10]_i_2/I0}, {p_0_in14_in r[iforce][3][10]_i_2/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X43Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r[iforce][3][10]_i_3 - 
nets: {r[iforce][3][10]_i_3_n_0 r[iforce][3][10]_i_3/O}, {irqi[3][irl][1] r[iforce][3][10]_i_3/I0}, {irqi[3][irl][0] r[iforce][3][10]_i_3/I1}, {irqi[3][irl][3] r[iforce][3][10]_i_3/I2}, {irqi[3][intack] r[iforce][3][10]_i_3/I3}, {irqi[3][irl][2] r[iforce][3][10]_i_3/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h00002000, 
LOC: SLICE_X37Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[iforce][3][11]_i_1 - 
nets: {r[iforce][3][11]_i_1_n_0 r[iforce][3][11]_i_1/O}, {apbi[pwdata][11] r[iforce][3][11]_i_1/I0}, {r_reg[iforce][3]__0[10] r[iforce][3][11]_i_1/I1}, {r[iforce][3][14]_i_2_n_0 r[iforce][3][11]_i_1/I2}, {apbi[pwdata][27] r[iforce][3][11]_i_1/I3}, {r[iforce][3][11]_i_2_n_0 r[iforce][3][11]_i_1/I4}, {r[iforce][3][11]_i_3_n_0 r[iforce][3][11]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h00000000FFFFC0CE, 
LOC: SLICE_X37Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][3][11]_i_2 - 
nets: {r[iforce][3][11]_i_2_n_0 r[iforce][3][11]_i_2/O}, {apbi[pirq][11] r[iforce][3][11]_i_2/I0}, {p_0_in12_in r[iforce][3][11]_i_2/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X36Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r[iforce][3][11]_i_3 - 
nets: {r[iforce][3][11]_i_3_n_0 r[iforce][3][11]_i_3/O}, {irqi[3][irl][1] r[iforce][3][11]_i_3/I0}, {irqi[3][irl][0] r[iforce][3][11]_i_3/I1}, {irqi[3][irl][3] r[iforce][3][11]_i_3/I2}, {irqi[3][intack] r[iforce][3][11]_i_3/I3}, {irqi[3][irl][2] r[iforce][3][11]_i_3/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h00008000, 
LOC: SLICE_X37Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[iforce][3][12]_i_1 - 
nets: {r[iforce][3][12]_i_1_n_0 r[iforce][3][12]_i_1/O}, {apbi[pwdata][12] r[iforce][3][12]_i_1/I0}, {r_reg[iforce][3]__0[11] r[iforce][3][12]_i_1/I1}, {r[iforce][3][14]_i_2_n_0 r[iforce][3][12]_i_1/I2}, {apbi[pwdata][28] r[iforce][3][12]_i_1/I3}, {r[iforce][3][12]_i_2_n_0 r[iforce][3][12]_i_1/I4}, {r[iforce][3][12]_i_3_n_0 r[iforce][3][12]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h00000000FFFFC0CE, 
LOC: SLICE_X41Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][3][12]_i_2 - 
nets: {r[iforce][3][12]_i_2_n_0 r[iforce][3][12]_i_2/O}, {apbi[pirq][12] r[iforce][3][12]_i_2/I0}, {p_0_in10_in r[iforce][3][12]_i_2/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X41Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r[iforce][3][12]_i_3 - 
nets: {r[iforce][3][12]_i_3_n_0 r[iforce][3][12]_i_3/O}, {irqi[3][irl][2] r[iforce][3][12]_i_3/I0}, {irqi[3][irl][3] r[iforce][3][12]_i_3/I1}, {irqi[3][intack] r[iforce][3][12]_i_3/I2}, {irqi[3][irl][1] r[iforce][3][12]_i_3/I3}, {irqi[3][irl][0] r[iforce][3][12]_i_3/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'h00000080, 
LOC: SLICE_X37Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[iforce][3][13]_i_1 - 
nets: {r[iforce][3][13]_i_1_n_0 r[iforce][3][13]_i_1/O}, {apbi[pwdata][13] r[iforce][3][13]_i_1/I0}, {r_reg[iforce][3]__0[12] r[iforce][3][13]_i_1/I1}, {r[iforce][3][14]_i_2_n_0 r[iforce][3][13]_i_1/I2}, {apbi[pwdata][29] r[iforce][3][13]_i_1/I3}, {r[iforce][3][13]_i_2_n_0 r[iforce][3][13]_i_1/I4}, {r[iforce][3][13]_i_3_n_0 r[iforce][3][13]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h00000000FFFFC0CE, 
LOC: SLICE_X40Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][3][13]_i_2 - 
nets: {r[iforce][3][13]_i_2_n_0 r[iforce][3][13]_i_2/O}, {apbi[pirq][13] r[iforce][3][13]_i_2/I0}, {p_0_in8_in r[iforce][3][13]_i_2/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X44Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r[iforce][3][13]_i_3 - 
nets: {r[iforce][3][13]_i_3_n_0 r[iforce][3][13]_i_3/O}, {irqi[3][irl][2] r[iforce][3][13]_i_3/I0}, {irqi[3][irl][3] r[iforce][3][13]_i_3/I1}, {irqi[3][intack] r[iforce][3][13]_i_3/I2}, {irqi[3][irl][0] r[iforce][3][13]_i_3/I3}, {irqi[3][irl][1] r[iforce][3][13]_i_3/I4}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 32'h00008000, 
LOC: SLICE_X40Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[iforce][3][14]_i_1 - 
nets: {r[iforce][3][14]_i_1_n_0 r[iforce][3][14]_i_1/O}, {apbi[pwdata][14] r[iforce][3][14]_i_1/I0}, {r_reg[iforce][3]__0[13] r[iforce][3][14]_i_1/I1}, {r[iforce][3][14]_i_2_n_0 r[iforce][3][14]_i_1/I2}, {apbi[pwdata][30] r[iforce][3][14]_i_1/I3}, {r[iforce][3][14]_i_3_n_0 r[iforce][3][14]_i_1/I4}, {r[iforce][3][14]_i_4_n_0 r[iforce][3][14]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h00000000FFFFC0CE, 
LOC: SLICE_X43Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][3][14]_i_2 - 
nets: {r[iforce][3][14]_i_2_n_0 r[iforce][3][14]_i_2/O}, {apbi[paddr][3] r[iforce][3][14]_i_2/I0}, {apbi[paddr][4] r[iforce][3][14]_i_2/I1}, {r[iforce][3][15]_i_4_n_0 r[iforce][3][14]_i_2/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hDF, 
LOC: SLICE_X45Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[iforce][3][14]_i_3 - 
nets: {r[iforce][3][14]_i_3_n_0 r[iforce][3][14]_i_3/O}, {apbi[pirq][14] r[iforce][3][14]_i_3/I0}, {p_0_in6_in r[iforce][3][14]_i_3/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X44Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r[iforce][3][14]_i_4 - 
nets: {r[iforce][3][14]_i_4_n_0 r[iforce][3][14]_i_4/O}, {irqi[3][irl][2] r[iforce][3][14]_i_4/I0}, {irqi[3][irl][3] r[iforce][3][14]_i_4/I1}, {irqi[3][intack] r[iforce][3][14]_i_4/I2}, {irqi[3][irl][1] r[iforce][3][14]_i_4/I3}, {irqi[3][irl][0] r[iforce][3][14]_i_4/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h00008000, 
LOC: SLICE_X40Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[iforce][3][15]_i_1 - 
nets: {r[iforce][3][15]_i_1_n_0 r[iforce][3][15]_i_1/O}, {r[iforce][3][15]_i_2_n_0 r[iforce][3][15]_i_1/I0}, {apbi[pirq][15] r[iforce][3][15]_i_1/I1}, {p_0_in4_in r[iforce][3][15]_i_1/I2}, {r[iforce][3][15]_i_3_n_0 r[iforce][3][15]_i_1/I3}, {irqi[3][irl][0] r[iforce][3][15]_i_1/I4}, {irqi[3][irl][1] r[iforce][3][15]_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hEA00EAEAEAEAEAEA, 
LOC: SLICE_X42Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][3][15]_i_2 - 
nets: {r[iforce][3][15]_i_2_n_0 r[iforce][3][15]_i_2/O}, {apbi[pwdata][15] r[iforce][3][15]_i_2/I0}, {r_reg[iforce][3]__0[14] r[iforce][3][15]_i_2/I1}, {apbi[pwdata][31] r[iforce][3][15]_i_2/I2}, {apbi[paddr][3] r[iforce][3][15]_i_2/I3}, {apbi[paddr][4] r[iforce][3][15]_i_2/I4}, {r[iforce][3][15]_i_4_n_0 r[iforce][3][15]_i_2/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hCCCC0ECCCCCCCCCC, 
LOC: SLICE_X42Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][3][15]_i_3 - 
nets: {r[iforce][3][15]_i_3_n_0 r[iforce][3][15]_i_3/O}, {irqi[3][intack] r[iforce][3][15]_i_3/I0}, {irqi[3][irl][3] r[iforce][3][15]_i_3/I1}, {irqi[3][irl][2] r[iforce][3][15]_i_3/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h7F, 
LOC: SLICE_X40Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[iforce][3][15]_i_4 - 
nets: {r[iforce][3][15]_i_4_n_0 r[iforce][3][15]_i_4/O}, {apbi[paddr][2] r[iforce][3][15]_i_4/I0}, {r[cpurst][0]_i_3_n_0 r[iforce][3][15]_i_4/I1}, {apbi[paddr][6] r[iforce][3][15]_i_4/I2}, {apbi[paddr][7] r[iforce][3][15]_i_4/I3}, {apbi[paddr][5] r[iforce][3][15]_i_4/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'h00000200, 
LOC: SLICE_X42Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[iforce][3][1]_i_1 - 
nets: {r[iforce][3][1]_i_1_n_0 r[iforce][3][1]_i_1/O}, {apbi[pwdata][1] r[iforce][3][1]_i_1/I0}, {r_reg[iforce][3]__0[0] r[iforce][3][1]_i_1/I1}, {r[iforce][3][14]_i_2_n_0 r[iforce][3][1]_i_1/I2}, {apbi[pwdata][17] r[iforce][3][1]_i_1/I3}, {r[iforce][3][1]_i_2_n_0 r[iforce][3][1]_i_1/I4}, {r[iforce][3][1]_i_3_n_0 r[iforce][3][1]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h00000000FFFFC0CE, 
LOC: SLICE_X32Y6, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][3][1]_i_2 - 
nets: {r[iforce][3][1]_i_2_n_0 r[iforce][3][1]_i_2/O}, {apbi[pirq][1] r[iforce][3][1]_i_2/I0}, {r_reg[ibroadcast_n_0_][1] r[iforce][3][1]_i_2/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X31Y4, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r[iforce][3][1]_i_3 - 
nets: {r[iforce][3][1]_i_3_n_0 r[iforce][3][1]_i_3/O}, {irqi[3][irl][0] r[iforce][3][1]_i_3/I0}, {irqi[3][irl][1] r[iforce][3][1]_i_3/I1}, {irqi[3][irl][3] r[iforce][3][1]_i_3/I2}, {irqi[3][intack] r[iforce][3][1]_i_3/I3}, {irqi[3][irl][2] r[iforce][3][1]_i_3/I4}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 32'h00000200, 
LOC: SLICE_X37Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[iforce][3][2]_i_1 - 
nets: {r[iforce][3][2]_i_1_n_0 r[iforce][3][2]_i_1/O}, {apbi[pwdata][2] r[iforce][3][2]_i_1/I0}, {r_reg[iforce][3]__0[1] r[iforce][3][2]_i_1/I1}, {r[iforce][3][14]_i_2_n_0 r[iforce][3][2]_i_1/I2}, {apbi[pwdata][18] r[iforce][3][2]_i_1/I3}, {r[iforce][3][2]_i_2_n_0 r[iforce][3][2]_i_1/I4}, {r[iforce][3][2]_i_3_n_0 r[iforce][3][2]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h00000000FFFFC0CE, 
LOC: SLICE_X36Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][3][2]_i_2 - 
nets: {r[iforce][3][2]_i_2_n_0 r[iforce][3][2]_i_2/O}, {apbi[pirq][2] r[iforce][3][2]_i_2/I0}, {p_0_in30_in r[iforce][3][2]_i_2/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X41Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r[iforce][3][2]_i_3 - 
nets: {r[iforce][3][2]_i_3_n_0 r[iforce][3][2]_i_3/O}, {irqi[3][irl][1] r[iforce][3][2]_i_3/I0}, {irqi[3][irl][0] r[iforce][3][2]_i_3/I1}, {irqi[3][irl][3] r[iforce][3][2]_i_3/I2}, {irqi[3][intack] r[iforce][3][2]_i_3/I3}, {irqi[3][irl][2] r[iforce][3][2]_i_3/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'h00000200, 
LOC: SLICE_X37Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[iforce][3][3]_i_1 - 
nets: {r[iforce][3][3]_i_1_n_0 r[iforce][3][3]_i_1/O}, {apbi[pwdata][3] r[iforce][3][3]_i_1/I0}, {r_reg[iforce][3]__0[2] r[iforce][3][3]_i_1/I1}, {r[iforce][3][14]_i_2_n_0 r[iforce][3][3]_i_1/I2}, {apbi[pwdata][19] r[iforce][3][3]_i_1/I3}, {r[iforce][3][3]_i_2_n_0 r[iforce][3][3]_i_1/I4}, {r[iforce][3][3]_i_3_n_0 r[iforce][3][3]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h00000000FFFFC0CE, 
LOC: SLICE_X39Y6, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][3][3]_i_2 - 
nets: {r[iforce][3][3]_i_2_n_0 r[iforce][3][3]_i_2/O}, {apbi[pirq][3] r[iforce][3][3]_i_2/I0}, {p_0_in28_in r[iforce][3][3]_i_2/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X41Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r[iforce][3][3]_i_3 - 
nets: {r[iforce][3][3]_i_3_n_0 r[iforce][3][3]_i_3/O}, {irqi[3][irl][1] r[iforce][3][3]_i_3/I0}, {irqi[3][irl][0] r[iforce][3][3]_i_3/I1}, {irqi[3][irl][3] r[iforce][3][3]_i_3/I2}, {irqi[3][intack] r[iforce][3][3]_i_3/I3}, {irqi[3][irl][2] r[iforce][3][3]_i_3/I4}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 32'h00000800, 
LOC: SLICE_X37Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[iforce][3][4]_i_1 - 
nets: {r[iforce][3][4]_i_1_n_0 r[iforce][3][4]_i_1/O}, {apbi[pwdata][4] r[iforce][3][4]_i_1/I0}, {r_reg[iforce][3]__0[3] r[iforce][3][4]_i_1/I1}, {r[iforce][3][14]_i_2_n_0 r[iforce][3][4]_i_1/I2}, {apbi[pwdata][20] r[iforce][3][4]_i_1/I3}, {r[iforce][3][4]_i_2_n_0 r[iforce][3][4]_i_1/I4}, {r[iforce][3][4]_i_3_n_0 r[iforce][3][4]_i_1/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h00000000FFFFC0CE, 
LOC: SLICE_X38Y6, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][3][4]_i_2 - 
nets: {r[iforce][3][4]_i_2_n_0 r[iforce][3][4]_i_2/O}, {apbi[pirq][4] r[iforce][3][4]_i_2/I0}, {p_0_in26_in r[iforce][3][4]_i_2/I1}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X38Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r[iforce][3][4]_i_3 - 
nets: {r[iforce][3][4]_i_3_n_0 r[iforce][3][4]_i_3/O}, {irqi[3][irl][1] r[iforce][3][4]_i_3/I0}, {irqi[3][irl][0] r[iforce][3][4]_i_3/I1}, {irqi[3][irl][2] r[iforce][3][4]_i_3/I2}, {irqi[3][irl][3] r[iforce][3][4]_i_3/I3}, {irqi[3][intack] r[iforce][3][4]_i_3/I4}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 32'h00100000, 
LOC: SLICE_X37Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[iforce][3][5]_i_1 - 
nets: {r[iforce][3][5]_i_1_n_0 r[iforce][3][5]_i_1/O}, {apbi[pwdata][5] r[iforce][3][5]_i_1/I0}, {r_reg[iforce][3]__0[4] r[iforce][3][5]_i_1/I1}, {r[iforce][3][14]_i_2_n_0 r[iforce][3][5]_i_1/I2}, {apbi[pwdata][21] r[iforce][3][5]_i_1/I3}, {r[iforce][3][5]_i_2_n_0 r[iforce][3][5]_i_1/I4}, {r[iforce][3][5]_i_3_n_0 r[iforce][3][5]_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h00000000FFFFC0CE, 
LOC: SLICE_X30Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][3][5]_i_2 - 
nets: {r[iforce][3][5]_i_2_n_0 r[iforce][3][5]_i_2/O}, {apbi[pirq][5] r[iforce][3][5]_i_2/I0}, {p_0_in24_in r[iforce][3][5]_i_2/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X27Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r[iforce][3][5]_i_3 - 
nets: {r[iforce][3][5]_i_3_n_0 r[iforce][3][5]_i_3/O}, {irqi[3][irl][0] r[iforce][3][5]_i_3/I0}, {irqi[3][irl][1] r[iforce][3][5]_i_3/I1}, {irqi[3][irl][2] r[iforce][3][5]_i_3/I2}, {irqi[3][irl][3] r[iforce][3][5]_i_3/I3}, {irqi[3][intack] r[iforce][3][5]_i_3/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h00200000, 
LOC: SLICE_X37Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[iforce][3][6]_i_1 - 
nets: {r[iforce][3][6]_i_1_n_0 r[iforce][3][6]_i_1/O}, {apbi[pwdata][6] r[iforce][3][6]_i_1/I0}, {r_reg[iforce][3]__0[5] r[iforce][3][6]_i_1/I1}, {r[iforce][3][14]_i_2_n_0 r[iforce][3][6]_i_1/I2}, {apbi[pwdata][22] r[iforce][3][6]_i_1/I3}, {r[iforce][3][6]_i_2_n_0 r[iforce][3][6]_i_1/I4}, {r[iforce][3][6]_i_3_n_0 r[iforce][3][6]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h00000000FFFFC0CE, 
LOC: SLICE_X32Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][3][6]_i_2 - 
nets: {r[iforce][3][6]_i_2_n_0 r[iforce][3][6]_i_2/O}, {apbi[pirq][6] r[iforce][3][6]_i_2/I0}, {p_0_in22_in r[iforce][3][6]_i_2/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X27Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r[iforce][3][6]_i_3 - 
nets: {r[iforce][3][6]_i_3_n_0 r[iforce][3][6]_i_3/O}, {irqi[3][irl][1] r[iforce][3][6]_i_3/I0}, {irqi[3][irl][0] r[iforce][3][6]_i_3/I1}, {irqi[3][irl][2] r[iforce][3][6]_i_3/I2}, {irqi[3][irl][3] r[iforce][3][6]_i_3/I3}, {irqi[3][intack] r[iforce][3][6]_i_3/I4}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 32'h00200000, 
LOC: SLICE_X37Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[iforce][3][7]_i_1 - 
nets: {r[iforce][3][7]_i_1_n_0 r[iforce][3][7]_i_1/O}, {apbi[pwdata][7] r[iforce][3][7]_i_1/I0}, {r_reg[iforce][3]__0[6] r[iforce][3][7]_i_1/I1}, {r[iforce][3][14]_i_2_n_0 r[iforce][3][7]_i_1/I2}, {apbi[pwdata][23] r[iforce][3][7]_i_1/I3}, {r[iforce][3][7]_i_2_n_0 r[iforce][3][7]_i_1/I4}, {r[iforce][3][7]_i_3_n_0 r[iforce][3][7]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h00000000FFFFC0CE, 
LOC: SLICE_X34Y13, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][3][7]_i_2 - 
nets: {r[iforce][3][7]_i_2_n_0 r[iforce][3][7]_i_2/O}, {apbi[pirq][7] r[iforce][3][7]_i_2/I0}, {p_0_in20_in r[iforce][3][7]_i_2/I1}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X34Y14, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r[iforce][3][7]_i_3 - 
nets: {r[iforce][3][7]_i_3_n_0 r[iforce][3][7]_i_3/O}, {irqi[3][irl][1] r[iforce][3][7]_i_3/I0}, {irqi[3][irl][0] r[iforce][3][7]_i_3/I1}, {irqi[3][irl][2] r[iforce][3][7]_i_3/I2}, {irqi[3][irl][3] r[iforce][3][7]_i_3/I3}, {irqi[3][intack] r[iforce][3][7]_i_3/I4}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 32'h00800000, 
LOC: SLICE_X37Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[iforce][3][8]_i_1 - 
nets: {r[iforce][3][8]_i_1_n_0 r[iforce][3][8]_i_1/O}, {apbi[pwdata][8] r[iforce][3][8]_i_1/I0}, {r_reg[iforce][3]__0[7] r[iforce][3][8]_i_1/I1}, {r[iforce][3][14]_i_2_n_0 r[iforce][3][8]_i_1/I2}, {apbi[pwdata][24] r[iforce][3][8]_i_1/I3}, {r[iforce][3][8]_i_2_n_0 r[iforce][3][8]_i_1/I4}, {r[iforce][3][8]_i_3_n_0 r[iforce][3][8]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h00000000FFFFC0CE, 
LOC: SLICE_X35Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][3][8]_i_2 - 
nets: {r[iforce][3][8]_i_2_n_0 r[iforce][3][8]_i_2/O}, {apbi[pirq][8] r[iforce][3][8]_i_2/I0}, {p_0_in18_in r[iforce][3][8]_i_2/I1}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X30Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r[iforce][3][8]_i_3 - 
nets: {r[iforce][3][8]_i_3_n_0 r[iforce][3][8]_i_3/O}, {irqi[3][irl][1] r[iforce][3][8]_i_3/I0}, {irqi[3][irl][0] r[iforce][3][8]_i_3/I1}, {irqi[3][irl][3] r[iforce][3][8]_i_3/I2}, {irqi[3][intack] r[iforce][3][8]_i_3/I3}, {irqi[3][irl][2] r[iforce][3][8]_i_3/I4}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 32'h00001000, 
LOC: SLICE_X37Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[iforce][3][9]_i_1 - 
nets: {r[iforce][3][9]_i_1_n_0 r[iforce][3][9]_i_1/O}, {apbi[pwdata][9] r[iforce][3][9]_i_1/I0}, {r_reg[iforce][3]__0[8] r[iforce][3][9]_i_1/I1}, {r[iforce][3][14]_i_2_n_0 r[iforce][3][9]_i_1/I2}, {apbi[pwdata][25] r[iforce][3][9]_i_1/I3}, {r[iforce][3][9]_i_2_n_0 r[iforce][3][9]_i_1/I4}, {r[iforce][3][9]_i_3_n_0 r[iforce][3][9]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h00000000FFFFC0CE, 
LOC: SLICE_X30Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iforce][3][9]_i_2 - 
nets: {r[iforce][3][9]_i_2_n_0 r[iforce][3][9]_i_2/O}, {apbi[pirq][9] r[iforce][3][9]_i_2/I0}, {p_0_in16_in r[iforce][3][9]_i_2/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X27Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r[iforce][3][9]_i_3 - 
nets: {r[iforce][3][9]_i_3_n_0 r[iforce][3][9]_i_3/O}, {irqi[3][irl][0] r[iforce][3][9]_i_3/I0}, {irqi[3][irl][1] r[iforce][3][9]_i_3/I1}, {irqi[3][irl][3] r[iforce][3][9]_i_3/I2}, {irqi[3][intack] r[iforce][3][9]_i_3/I3}, {irqi[3][irl][2] r[iforce][3][9]_i_3/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h00002000, 
LOC: SLICE_X37Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[ilevel][15]_i_1 - 
nets: {v[ilevel] r[ilevel][15]_i_1/O}, {apbi[paddr][3] r[ilevel][15]_i_1/I0}, {apbi[paddr][4] r[ilevel][15]_i_1/I1}, {r[cpurst][0]_i_3_n_0 r[ilevel][15]_i_1/I2}, {apbi[paddr][7] r[ilevel][15]_i_1/I3}, {apbi[paddr][2] r[ilevel][15]_i_1/I4}, {apbi[paddr][6] r[ilevel][15]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000001, 
LOC: SLICE_X39Y4, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[imask][0][15]_i_1 - 
nets: {v[imask][0] r[imask][0][15]_i_1/O}, {apbi[paddr][4] r[imask][0][15]_i_1/I0}, {apbi[paddr][3] r[imask][0][15]_i_1/I1}, {apbi[paddr][6] r[imask][0][15]_i_1/I2}, {apbi[paddr][5] r[imask][0][15]_i_1/I3}, {r[imask][0][15]_i_2_n_0 r[imask][0][15]_i_1/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h00000010, 
LOC: SLICE_X42Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[imask][0][15]_i_2 - 
nets: {r[imask][0][15]_i_2_n_0 r[imask][0][15]_i_2/O}, {apbi[pwrite] r[imask][0][15]_i_2/I0}, {apbi[psel][2] r[imask][0][15]_i_2/I1}, {apbi[penable] r[imask][0][15]_i_2/I2}, {apbi[paddr][7] r[imask][0][15]_i_2/I3}, {apbi[paddr][2] r[imask][0][15]_i_2/I4}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 32'hFFFFFF7F, 
LOC: SLICE_X42Y6, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[imask][1][15]_i_1 - 
nets: {v[imask][1] r[imask][1][15]_i_1/O}, {r[cpurst][0]_i_3_n_0 r[imask][1][15]_i_1/I0}, {apbi[paddr][2] r[imask][1][15]_i_1/I1}, {r[imask][1][15]_i_2_n_0 r[imask][1][15]_i_1/I2}, {apbi[paddr][7] r[imask][1][15]_i_1/I3}, {apbi[paddr][6] r[imask][1][15]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h00400000, 
LOC: SLICE_X41Y4, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[imask][1][15]_i_2 - 
nets: {r[imask][1][15]_i_2_n_0 r[imask][1][15]_i_2/O}, {apbi[paddr][3] r[imask][1][15]_i_2/I0}, {apbi[paddr][4] r[imask][1][15]_i_2/I1}, {apbi[paddr][5] r[imask][1][15]_i_2/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'h01, 
LOC: SLICE_X41Y4, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[imask][2][15]_i_1 - 
nets: {v[imask][2] r[imask][2][15]_i_1/O}, {apbi[paddr][2] r[imask][2][15]_i_1/I0}, {apbi[paddr][7] r[imask][2][15]_i_1/I1}, {r[cpurst][0]_i_3_n_0 r[imask][2][15]_i_1/I2}, {apbi[paddr][6] r[imask][2][15]_i_1/I3}, {r[imask][2][15]_i_2_n_0 r[imask][2][15]_i_1/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'h00000100, 
LOC: SLICE_X41Y4, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[imask][2][15]_i_2 - 
nets: {r[imask][2][15]_i_2_n_0 r[imask][2][15]_i_2/O}, {apbi[paddr][5] r[imask][2][15]_i_2/I0}, {apbi[paddr][3] r[imask][2][15]_i_2/I1}, {apbi[paddr][4] r[imask][2][15]_i_2/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hFB, 
LOC: SLICE_X41Y4, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[imask][3][15]_i_1 - 
nets: {v[imask][3] r[imask][3][15]_i_1/O}, {r[forceerr][0]_i_3_n_0 r[imask][3][15]_i_1/I0}, {apbi[paddr][6] r[imask][3][15]_i_1/I1}, {apbi[paddr][5] r[imask][3][15]_i_1/I2}, {apbi[paddr][7] r[imask][3][15]_i_1/I3}, {apbi[paddr][4] r[imask][3][15]_i_1/I4}, {apbi[paddr][2] r[imask][3][15]_i_1/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h0000000800000000, 
LOC: SLICE_X41Y6, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[ipend][10]_i_1 - 
nets: {r[ipend][10]_i_1_n_0 r[ipend][10]_i_1/O}, {r[ipend][10]_i_2_n_0 r[ipend][10]_i_1/I0}, {r[ipend][10]_i_3_n_0 r[ipend][10]_i_1/I1}, {r_reg[iforce][1]__0[9] r[ipend][10]_i_1/I2}, {r[iforce][1][10]_i_2_n_0 r[ipend][10]_i_1/I3}, {r[ipend][10]_i_4_n_0 r[ipend][10]_i_1/I4}, {r_reg[iforce][0]__0[9] r[ipend][10]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h2022202220220000, 
LOC: SLICE_X43Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[ipend][10]_i_2 - 
nets: {r[ipend][10]_i_2_n_0 r[ipend][10]_i_2/O}, {p_0_in14_in r[ipend][10]_i_2/I0}, {apbi[pirq][10] r[ipend][10]_i_2/I1}, {apbi[pwdata][10] r[ipend][10]_i_2/I2}, {apbi[paddr][3] r[ipend][10]_i_2/I3}, {p_5_in[10] r[ipend][10]_i_2/I4}, {r[ipend][15]_i_5_n_0 r[ipend][10]_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFF44444FF444F4, 
LOC: SLICE_X43Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[ipend][10]_i_3 - 
nets: {r[ipend][10]_i_3_n_0 r[ipend][10]_i_3/O}, {r_reg[iforce][3]__0[9] r[ipend][10]_i_3/I0}, {irqi[3][irl][1] r[ipend][10]_i_3/I1}, {irqi[3][irl][0] r[ipend][10]_i_3/I2}, {r[ipend][10]_i_5_n_0 r[ipend][10]_i_3/I3}, {r_reg[iforce][2]__0[9] r[ipend][10]_i_3/I4}, {r[iforce][2][10]_i_2_n_0 r[ipend][10]_i_3/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'h0004FFFF00040004, 
LOC: SLICE_X42Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[ipend][10]_i_4 - 
nets: {r[ipend][10]_i_4_n_0 r[ipend][10]_i_4/O}, {irqi[0][irl][1] r[ipend][10]_i_4/I0}, {irqi[0][irl][0] r[ipend][10]_i_4/I1}, {irqi[0][irl][3] r[ipend][10]_i_4/I2}, {irqi[0][intack] r[ipend][10]_i_4/I3}, {irqi[0][irl][2] r[ipend][10]_i_4/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hFFFFDFFF, 
LOC: SLICE_X36Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[ipend][10]_i_5 - 
nets: {r[ipend][10]_i_5_n_0 r[ipend][10]_i_5/O}, {irqi[3][irl][2] r[ipend][10]_i_5/I0}, {irqi[3][intack] r[ipend][10]_i_5/I1}, {irqi[3][irl][3] r[ipend][10]_i_5/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hBF, 
LOC: SLICE_X41Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[ipend][11]_i_1 - 
nets: {r[ipend][11]_i_1_n_0 r[ipend][11]_i_1/O}, {r[ipend][11]_i_2_n_0 r[ipend][11]_i_1/I0}, {r[ipend][11]_i_3_n_0 r[ipend][11]_i_1/I1}, {r_reg[iforce][1]__0[10] r[ipend][11]_i_1/I2}, {r[iforce][1][11]_i_2_n_0 r[ipend][11]_i_1/I3}, {r[ipend][11]_i_4_n_0 r[ipend][11]_i_1/I4}, {r_reg[iforce][0]__0[10] r[ipend][11]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h2022202220220000, 
LOC: SLICE_X36Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[ipend][11]_i_2 - 
nets: {r[ipend][11]_i_2_n_0 r[ipend][11]_i_2/O}, {p_0_in12_in r[ipend][11]_i_2/I0}, {apbi[pirq][11] r[ipend][11]_i_2/I1}, {apbi[pwdata][11] r[ipend][11]_i_2/I2}, {apbi[paddr][3] r[ipend][11]_i_2/I3}, {p_5_in[11] r[ipend][11]_i_2/I4}, {r[ipend][15]_i_5_n_0 r[ipend][11]_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFF44444FF444F4, 
LOC: SLICE_X36Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[ipend][11]_i_3 - 
nets: {r[ipend][11]_i_3_n_0 r[ipend][11]_i_3/O}, {r_reg[iforce][2]__0[10] r[ipend][11]_i_3/I0}, {irqi[2][irl][1] r[ipend][11]_i_3/I1}, {irqi[2][irl][0] r[ipend][11]_i_3/I2}, {r[ipend][11]_i_5_n_0 r[ipend][11]_i_3/I3}, {r_reg[iforce][3]__0[10] r[ipend][11]_i_3/I4}, {r[iforce][3][11]_i_3_n_0 r[ipend][11]_i_3/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0040FFFF00400040, 
LOC: SLICE_X37Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[ipend][11]_i_4 - 
nets: {r[ipend][11]_i_4_n_0 r[ipend][11]_i_4/O}, {irqi[0][irl][1] r[ipend][11]_i_4/I0}, {irqi[0][irl][0] r[ipend][11]_i_4/I1}, {irqi[0][irl][3] r[ipend][11]_i_4/I2}, {irqi[0][intack] r[ipend][11]_i_4/I3}, {irqi[0][irl][2] r[ipend][11]_i_4/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hFFFF7FFF, 
LOC: SLICE_X36Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[ipend][11]_i_5 - 
nets: {r[ipend][11]_i_5_n_0 r[ipend][11]_i_5/O}, {irqi[2][irl][2] r[ipend][11]_i_5/I0}, {irqi[2][intack] r[ipend][11]_i_5/I1}, {irqi[2][irl][3] r[ipend][11]_i_5/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hBF, 
LOC: SLICE_X35Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[ipend][12]_i_1 - 
nets: {r[ipend][12]_i_1_n_0 r[ipend][12]_i_1/O}, {r[ipend][12]_i_2_n_0 r[ipend][12]_i_1/I0}, {r[ipend][12]_i_3_n_0 r[ipend][12]_i_1/I1}, {r[ipend][12]_i_4_n_0 r[ipend][12]_i_1/I2}, {r_reg[iforce][0]__0[11] r[ipend][12]_i_1/I3}, {r_reg[iforce][1]__0[11] r[ipend][12]_i_1/I4}, {r[iforce][1][12]_i_2_n_0 r[ipend][12]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h2220000022202220, 
LOC: SLICE_X41Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[ipend][12]_i_2 - 
nets: {r[ipend][12]_i_2_n_0 r[ipend][12]_i_2/O}, {p_0_in10_in r[ipend][12]_i_2/I0}, {apbi[pirq][12] r[ipend][12]_i_2/I1}, {apbi[pwdata][12] r[ipend][12]_i_2/I2}, {apbi[paddr][3] r[ipend][12]_i_2/I3}, {p_5_in[12] r[ipend][12]_i_2/I4}, {r[ipend][15]_i_5_n_0 r[ipend][12]_i_2/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hFFFF44444FF444F4, 
LOC: SLICE_X41Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[ipend][12]_i_3 - 
nets: {r[ipend][12]_i_3_n_0 r[ipend][12]_i_3/O}, {r_reg[iforce][2]__0[11] r[ipend][12]_i_3/I0}, {r[iforce][2][15]_i_3_n_0 r[ipend][12]_i_3/I1}, {irqi[2][irl][1] r[ipend][12]_i_3/I2}, {irqi[2][irl][0] r[ipend][12]_i_3/I3}, {r_reg[iforce][3]__0[11] r[ipend][12]_i_3/I4}, {r[iforce][3][12]_i_3_n_0 r[ipend][12]_i_3/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h0001FFFF00010001, 
LOC: SLICE_X41Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[ipend][12]_i_4 - 
nets: {r[ipend][12]_i_4_n_0 r[ipend][12]_i_4/O}, {irqi[0][irl][2] r[ipend][12]_i_4/I0}, {irqi[0][irl][3] r[ipend][12]_i_4/I1}, {irqi[0][intack] r[ipend][12]_i_4/I2}, {irqi[0][irl][1] r[ipend][12]_i_4/I3}, {irqi[0][irl][0] r[ipend][12]_i_4/I4}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 32'hFFFFFF7F, 
LOC: SLICE_X40Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[ipend][13]_i_1 - 
nets: {r[ipend][13]_i_1_n_0 r[ipend][13]_i_1/O}, {r[ipend][13]_i_2_n_0 r[ipend][13]_i_1/I0}, {r[ipend][13]_i_3_n_0 r[ipend][13]_i_1/I1}, {r[ipend][13]_i_4_n_0 r[ipend][13]_i_1/I2}, {r_reg[iforce][0]__0[12] r[ipend][13]_i_1/I3}, {r_reg[iforce][1]__0[12] r[ipend][13]_i_1/I4}, {r[iforce][1][13]_i_2_n_0 r[ipend][13]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h2220000022202220, 
LOC: SLICE_X41Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[ipend][13]_i_2 - 
nets: {r[ipend][13]_i_2_n_0 r[ipend][13]_i_2/O}, {p_0_in8_in r[ipend][13]_i_2/I0}, {apbi[pirq][13] r[ipend][13]_i_2/I1}, {apbi[pwdata][13] r[ipend][13]_i_2/I2}, {apbi[paddr][3] r[ipend][13]_i_2/I3}, {p_5_in[13] r[ipend][13]_i_2/I4}, {r[ipend][15]_i_5_n_0 r[ipend][13]_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFF44444FF444F4, 
LOC: SLICE_X44Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[ipend][13]_i_3 - 
nets: {r[ipend][13]_i_3_n_0 r[ipend][13]_i_3/O}, {r_reg[iforce][2]__0[12] r[ipend][13]_i_3/I0}, {r[iforce][2][15]_i_3_n_0 r[ipend][13]_i_3/I1}, {irqi[2][irl][0] r[ipend][13]_i_3/I2}, {irqi[2][irl][1] r[ipend][13]_i_3/I3}, {r_reg[iforce][3]__0[12] r[ipend][13]_i_3/I4}, {r[iforce][3][13]_i_3_n_0 r[ipend][13]_i_3/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0010FFFF00100010, 
LOC: SLICE_X40Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[ipend][13]_i_4 - 
nets: {r[ipend][13]_i_4_n_0 r[ipend][13]_i_4/O}, {irqi[0][irl][2] r[ipend][13]_i_4/I0}, {irqi[0][irl][3] r[ipend][13]_i_4/I1}, {irqi[0][intack] r[ipend][13]_i_4/I2}, {irqi[0][irl][0] r[ipend][13]_i_4/I3}, {irqi[0][irl][1] r[ipend][13]_i_4/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hFFFF7FFF, 
LOC: SLICE_X41Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[ipend][14]_i_1 - 
nets: {r[ipend][14]_i_1_n_0 r[ipend][14]_i_1/O}, {r[ipend][14]_i_2_n_0 r[ipend][14]_i_1/I0}, {r[ipend][14]_i_3_n_0 r[ipend][14]_i_1/I1}, {r_reg[iforce][1]__0[13] r[ipend][14]_i_1/I2}, {r[iforce][1][14]_i_2_n_0 r[ipend][14]_i_1/I3}, {r[ipend][14]_i_4_n_0 r[ipend][14]_i_1/I4}, {r_reg[iforce][0]__0[13] r[ipend][14]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h2022202220220000, 
LOC: SLICE_X45Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[ipend][14]_i_2 - 
nets: {r[ipend][14]_i_2_n_0 r[ipend][14]_i_2/O}, {p_0_in6_in r[ipend][14]_i_2/I0}, {apbi[pirq][14] r[ipend][14]_i_2/I1}, {apbi[pwdata][14] r[ipend][14]_i_2/I2}, {apbi[paddr][3] r[ipend][14]_i_2/I3}, {p_5_in[14] r[ipend][14]_i_2/I4}, {r[ipend][15]_i_5_n_0 r[ipend][14]_i_2/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hFFFF44444FF444F4, 
LOC: SLICE_X45Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[ipend][14]_i_3 - 
nets: {r[ipend][14]_i_3_n_0 r[ipend][14]_i_3/O}, {r_reg[iforce][2]__0[13] r[ipend][14]_i_3/I0}, {r[iforce][2][15]_i_3_n_0 r[ipend][14]_i_3/I1}, {irqi[2][irl][1] r[ipend][14]_i_3/I2}, {irqi[2][irl][0] r[ipend][14]_i_3/I3}, {r_reg[iforce][3]__0[13] r[ipend][14]_i_3/I4}, {r[iforce][3][14]_i_4_n_0 r[ipend][14]_i_3/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0010FFFF00100010, 
LOC: SLICE_X43Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[ipend][14]_i_4 - 
nets: {r[ipend][14]_i_4_n_0 r[ipend][14]_i_4/O}, {irqi[0][irl][2] r[ipend][14]_i_4/I0}, {irqi[0][irl][3] r[ipend][14]_i_4/I1}, {irqi[0][intack] r[ipend][14]_i_4/I2}, {irqi[0][irl][1] r[ipend][14]_i_4/I3}, {irqi[0][irl][0] r[ipend][14]_i_4/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hFFFF7FFF, 
LOC: SLICE_X36Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[ipend][15]_i_1 - 
nets: {r[ipend][15]_i_1_n_0 r[ipend][15]_i_1/O}, {r[ipend][15]_i_2_n_0 r[ipend][15]_i_1/I0}, {r[ipend][15]_i_3_n_0 r[ipend][15]_i_1/I1}, {r_reg[iforce][2]__0[14] r[ipend][15]_i_1/I2}, {r[ipend][15]_i_4_n_0 r[ipend][15]_i_1/I3}, {r_reg[iforce][1]__0[14] r[ipend][15]_i_1/I4}, {r[iforce][1][15]_i_4_n_0 r[ipend][15]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h2022000020222022, 
LOC: SLICE_X42Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[ipend][15]_i_2 - 
nets: {r[ipend][15]_i_2_n_0 r[ipend][15]_i_2/O}, {p_0_in4_in r[ipend][15]_i_2/I0}, {apbi[pirq][15] r[ipend][15]_i_2/I1}, {apbi[pwdata][15] r[ipend][15]_i_2/I2}, {apbi[paddr][3] r[ipend][15]_i_2/I3}, {p_5_in[15] r[ipend][15]_i_2/I4}, {r[ipend][15]_i_5_n_0 r[ipend][15]_i_2/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hFFFF44444FF444F4, 
LOC: SLICE_X42Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[ipend][15]_i_3 - 
nets: {r[ipend][15]_i_3_n_0 r[ipend][15]_i_3/O}, {r_reg[iforce][3]__0[14] r[ipend][15]_i_3/I0}, {irqi[3][irl][1] r[ipend][15]_i_3/I1}, {irqi[3][irl][0] r[ipend][15]_i_3/I2}, {r[iforce][3][15]_i_3_n_0 r[ipend][15]_i_3/I3}, {r[ipend][15]_i_6_n_0 r[ipend][15]_i_3/I4}, {r_reg[iforce][0]__0[14] r[ipend][15]_i_3/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'h004000400040FFFF, 
LOC: SLICE_X42Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[ipend][15]_i_4 - 
nets: {r[ipend][15]_i_4_n_0 r[ipend][15]_i_4/O}, {irqi[2][irl][1] r[ipend][15]_i_4/I0}, {irqi[2][irl][0] r[ipend][15]_i_4/I1}, {irqi[2][irl][2] r[ipend][15]_i_4/I2}, {irqi[2][irl][3] r[ipend][15]_i_4/I3}, {irqi[2][intack] r[ipend][15]_i_4/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'h80000000, 
LOC: SLICE_X38Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[ipend][15]_i_5 - 
nets: {r[ipend][15]_i_5_n_0 r[ipend][15]_i_5/O}, {apbi[paddr][2] r[ipend][15]_i_5/I0}, {apbi[paddr][4] r[ipend][15]_i_5/I1}, {apbi[paddr][7] r[ipend][15]_i_5/I2}, {r[cpurst][0]_i_3_n_0 r[ipend][15]_i_5/I3}, {apbi[paddr][6] r[ipend][15]_i_5/I4}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 32'hFFFFFFFD, 
LOC: SLICE_X38Y4, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[ipend][15]_i_6 - 
nets: {r[ipend][15]_i_6_n_0 r[ipend][15]_i_6/O}, {irqi[0][irl][1] r[ipend][15]_i_6/I0}, {irqi[0][irl][0] r[ipend][15]_i_6/I1}, {irqi[0][irl][2] r[ipend][15]_i_6/I2}, {irqi[0][irl][3] r[ipend][15]_i_6/I3}, {irqi[0][intack] r[ipend][15]_i_6/I4}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 32'h7FFFFFFF, 
LOC: SLICE_X36Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[ipend][1]_i_1 - 
nets: {r[ipend][1]_i_1_n_0 r[ipend][1]_i_1/O}, {r[ipend][1]_i_2_n_0 r[ipend][1]_i_1/I0}, {r[ipend][1]_i_3_n_0 r[ipend][1]_i_1/I1}, {r[ipend][1]_i_4_n_0 r[ipend][1]_i_1/I2}, {r_reg[iforce][0]__0[0] r[ipend][1]_i_1/I3}, {r_reg[iforce][1]__0[0] r[ipend][1]_i_1/I4}, {r[iforce][1][1]_i_2_n_0 r[ipend][1]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h2220000022202220, 
LOC: SLICE_X32Y4, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[ipend][1]_i_2 - 
nets: {r[ipend][1]_i_2_n_0 r[ipend][1]_i_2/O}, {r_reg[ibroadcast_n_0_][1] r[ipend][1]_i_2/I0}, {apbi[pirq][1] r[ipend][1]_i_2/I1}, {apbi[pwdata][1] r[ipend][1]_i_2/I2}, {apbi[paddr][3] r[ipend][1]_i_2/I3}, {p_5_in[1] r[ipend][1]_i_2/I4}, {r[ipend][15]_i_5_n_0 r[ipend][1]_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFF44444FF444F4, 
LOC: SLICE_X31Y4, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[ipend][1]_i_3 - 
nets: {r[ipend][1]_i_3_n_0 r[ipend][1]_i_3/O}, {r_reg[iforce][2]__0[0] r[ipend][1]_i_3/I0}, {irqi[2][irl][0] r[ipend][1]_i_3/I1}, {irqi[2][irl][1] r[ipend][1]_i_3/I2}, {r[ipend][3]_i_5_n_0 r[ipend][1]_i_3/I3}, {r_reg[iforce][3]__0[0] r[ipend][1]_i_3/I4}, {r[iforce][3][1]_i_3_n_0 r[ipend][1]_i_3/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0004FFFF00040004, 
LOC: SLICE_X33Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[ipend][1]_i_4 - 
nets: {r[ipend][1]_i_4_n_0 r[ipend][1]_i_4/O}, {irqi[0][irl][0] r[ipend][1]_i_4/I0}, {irqi[0][irl][1] r[ipend][1]_i_4/I1}, {irqi[0][irl][3] r[ipend][1]_i_4/I2}, {irqi[0][intack] r[ipend][1]_i_4/I3}, {irqi[0][irl][2] r[ipend][1]_i_4/I4}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 32'hFFFFFDFF, 
LOC: SLICE_X34Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[ipend][2]_i_1 - 
nets: {r[ipend][2]_i_1_n_0 r[ipend][2]_i_1/O}, {r[ipend][2]_i_2_n_0 r[ipend][2]_i_1/I0}, {r[ipend][2]_i_3_n_0 r[ipend][2]_i_1/I1}, {r_reg[iforce][1]__0[1] r[ipend][2]_i_1/I2}, {r[iforce][1][2]_i_2_n_0 r[ipend][2]_i_1/I3}, {r[ipend][2]_i_4_n_0 r[ipend][2]_i_1/I4}, {r_reg[iforce][0]__0[1] r[ipend][2]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h2022202220220000, 
LOC: SLICE_X41Y6, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[ipend][2]_i_2 - 
nets: {r[ipend][2]_i_2_n_0 r[ipend][2]_i_2/O}, {p_0_in30_in r[ipend][2]_i_2/I0}, {apbi[pirq][2] r[ipend][2]_i_2/I1}, {apbi[pwdata][2] r[ipend][2]_i_2/I2}, {apbi[paddr][3] r[ipend][2]_i_2/I3}, {p_5_in[2] r[ipend][2]_i_2/I4}, {r[ipend][15]_i_5_n_0 r[ipend][2]_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFF44444FF444F4, 
LOC: SLICE_X41Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[ipend][2]_i_3 - 
nets: {r[ipend][2]_i_3_n_0 r[ipend][2]_i_3/O}, {r_reg[iforce][2]__0[1] r[ipend][2]_i_3/I0}, {irqi[2][irl][1] r[ipend][2]_i_3/I1}, {irqi[2][irl][0] r[ipend][2]_i_3/I2}, {r[ipend][3]_i_5_n_0 r[ipend][2]_i_3/I3}, {r_reg[iforce][3]__0[1] r[ipend][2]_i_3/I4}, {r[iforce][3][2]_i_3_n_0 r[ipend][2]_i_3/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0004FFFF00040004, 
LOC: SLICE_X37Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[ipend][2]_i_4 - 
nets: {r[ipend][2]_i_4_n_0 r[ipend][2]_i_4/O}, {irqi[0][irl][1] r[ipend][2]_i_4/I0}, {irqi[0][irl][0] r[ipend][2]_i_4/I1}, {irqi[0][irl][3] r[ipend][2]_i_4/I2}, {irqi[0][intack] r[ipend][2]_i_4/I3}, {irqi[0][irl][2] r[ipend][2]_i_4/I4}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 32'hFFFFFDFF, 
LOC: SLICE_X41Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[ipend][3]_i_1 - 
nets: {r[ipend][3]_i_1_n_0 r[ipend][3]_i_1/O}, {r[ipend][3]_i_2_n_0 r[ipend][3]_i_1/I0}, {r[ipend][3]_i_3_n_0 r[ipend][3]_i_1/I1}, {r_reg[iforce][1]__0[2] r[ipend][3]_i_1/I2}, {r[iforce][1][3]_i_2_n_0 r[ipend][3]_i_1/I3}, {r[ipend][3]_i_4_n_0 r[ipend][3]_i_1/I4}, {r_reg[iforce][0]__0[2] r[ipend][3]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h2022202220220000, 
LOC: SLICE_X41Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[ipend][3]_i_2 - 
nets: {r[ipend][3]_i_2_n_0 r[ipend][3]_i_2/O}, {p_0_in28_in r[ipend][3]_i_2/I0}, {apbi[pirq][3] r[ipend][3]_i_2/I1}, {apbi[pwdata][3] r[ipend][3]_i_2/I2}, {apbi[paddr][3] r[ipend][3]_i_2/I3}, {p_5_in[3] r[ipend][3]_i_2/I4}, {r[ipend][15]_i_5_n_0 r[ipend][3]_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFF44444FF444F4, 
LOC: SLICE_X41Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[ipend][3]_i_3 - 
nets: {r[ipend][3]_i_3_n_0 r[ipend][3]_i_3/O}, {r_reg[iforce][2]__0[2] r[ipend][3]_i_3/I0}, {irqi[2][irl][1] r[ipend][3]_i_3/I1}, {irqi[2][irl][0] r[ipend][3]_i_3/I2}, {r[ipend][3]_i_5_n_0 r[ipend][3]_i_3/I3}, {r_reg[iforce][3]__0[2] r[ipend][3]_i_3/I4}, {r[iforce][3][3]_i_3_n_0 r[ipend][3]_i_3/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0040FFFF00400040, 
LOC: SLICE_X39Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[ipend][3]_i_4 - 
nets: {r[ipend][3]_i_4_n_0 r[ipend][3]_i_4/O}, {irqi[0][irl][1] r[ipend][3]_i_4/I0}, {irqi[0][irl][0] r[ipend][3]_i_4/I1}, {irqi[0][irl][3] r[ipend][3]_i_4/I2}, {irqi[0][intack] r[ipend][3]_i_4/I3}, {irqi[0][irl][2] r[ipend][3]_i_4/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hFFFFF7FF, 
LOC: SLICE_X40Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[ipend][3]_i_5 - 
nets: {r[ipend][3]_i_5_n_0 r[ipend][3]_i_5/O}, {irqi[2][irl][2] r[ipend][3]_i_5/I0}, {irqi[2][intack] r[ipend][3]_i_5/I1}, {irqi[2][irl][3] r[ipend][3]_i_5/I2}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 8'hFB, 
LOC: SLICE_X38Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[ipend][4]_i_1 - 
nets: {r[ipend][4]_i_1_n_0 r[ipend][4]_i_1/O}, {r[ipend][4]_i_2_n_0 r[ipend][4]_i_1/I0}, {r[ipend][4]_i_3_n_0 r[ipend][4]_i_1/I1}, {r_reg[iforce][2]__0[3] r[ipend][4]_i_1/I2}, {r[iforce][2][4]_i_2_n_0 r[ipend][4]_i_1/I3}, {r_reg[iforce][1]__0[3] r[ipend][4]_i_1/I4}, {r[iforce][1][4]_i_2_n_0 r[ipend][4]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h2022000020222022, 
LOC: SLICE_X38Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[ipend][4]_i_2 - 
nets: {r[ipend][4]_i_2_n_0 r[ipend][4]_i_2/O}, {p_0_in26_in r[ipend][4]_i_2/I0}, {apbi[pirq][4] r[ipend][4]_i_2/I1}, {apbi[pwdata][4] r[ipend][4]_i_2/I2}, {apbi[paddr][3] r[ipend][4]_i_2/I3}, {p_5_in[4] r[ipend][4]_i_2/I4}, {r[ipend][15]_i_5_n_0 r[ipend][4]_i_2/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFF44444FF444F4, 
LOC: SLICE_X38Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[ipend][4]_i_3 - 
nets: {r[ipend][4]_i_3_n_0 r[ipend][4]_i_3/O}, {r_reg[iforce][3]__0[3] r[ipend][4]_i_3/I0}, {irqi[3][irl][1] r[ipend][4]_i_3/I1}, {irqi[3][irl][0] r[ipend][4]_i_3/I2}, {r[ipend][7]_i_5_n_0 r[ipend][4]_i_3/I3}, {r[ipend][4]_i_4_n_0 r[ipend][4]_i_3/I4}, {r_reg[iforce][0]__0[3] r[ipend][4]_i_3/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h000100010001FFFF, 
LOC: SLICE_X38Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[ipend][4]_i_4 - 
nets: {r[ipend][4]_i_4_n_0 r[ipend][4]_i_4/O}, {irqi[0][irl][2] r[ipend][4]_i_4/I0}, {irqi[0][irl][3] r[ipend][4]_i_4/I1}, {irqi[0][intack] r[ipend][4]_i_4/I2}, {irqi[0][irl][1] r[ipend][4]_i_4/I3}, {irqi[0][irl][0] r[ipend][4]_i_4/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'hFFFFFFDF, 
LOC: SLICE_X38Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[ipend][5]_i_1 - 
nets: {r[ipend][5]_i_1_n_0 r[ipend][5]_i_1/O}, {r[ipend][5]_i_2_n_0 r[ipend][5]_i_1/I0}, {r[ipend][5]_i_3_n_0 r[ipend][5]_i_1/I1}, {r_reg[iforce][3]__0[4] r[ipend][5]_i_1/I2}, {r[iforce][3][5]_i_3_n_0 r[ipend][5]_i_1/I3}, {r_reg[iforce][1]__0[4] r[ipend][5]_i_1/I4}, {r[iforce][1][5]_i_2_n_0 r[ipend][5]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h2022000020222022, 
LOC: SLICE_X29Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[ipend][5]_i_2 - 
nets: {r[ipend][5]_i_2_n_0 r[ipend][5]_i_2/O}, {p_0_in24_in r[ipend][5]_i_2/I0}, {apbi[pirq][5] r[ipend][5]_i_2/I1}, {apbi[pwdata][5] r[ipend][5]_i_2/I2}, {apbi[paddr][3] r[ipend][5]_i_2/I3}, {p_5_in[5] r[ipend][5]_i_2/I4}, {r[ipend][15]_i_5_n_0 r[ipend][5]_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFF44444FF444F4, 
LOC: SLICE_X27Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[ipend][5]_i_3 - 
nets: {r[ipend][5]_i_3_n_0 r[ipend][5]_i_3/O}, {r_reg[iforce][2]__0[4] r[ipend][5]_i_3/I0}, {irqi[2][irl][0] r[ipend][5]_i_3/I1}, {irqi[2][irl][1] r[ipend][5]_i_3/I2}, {r[ipend][6]_i_5_n_0 r[ipend][5]_i_3/I3}, {r[ipend][5]_i_4_n_0 r[ipend][5]_i_3/I4}, {r_reg[iforce][0]__0[4] r[ipend][5]_i_3/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h000400040004FFFF, 
LOC: SLICE_X34Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[ipend][5]_i_4 - 
nets: {r[ipend][5]_i_4_n_0 r[ipend][5]_i_4/O}, {irqi[0][irl][0] r[ipend][5]_i_4/I0}, {irqi[0][irl][1] r[ipend][5]_i_4/I1}, {irqi[0][irl][2] r[ipend][5]_i_4/I2}, {irqi[0][irl][3] r[ipend][5]_i_4/I3}, {irqi[0][intack] r[ipend][5]_i_4/I4}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 32'hFFDFFFFF, 
LOC: SLICE_X36Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[ipend][6]_i_1 - 
nets: {r[ipend][6]_i_1_n_0 r[ipend][6]_i_1/O}, {r[ipend][6]_i_2_n_0 r[ipend][6]_i_1/I0}, {r[ipend][6]_i_3_n_0 r[ipend][6]_i_1/I1}, {r[ipend][6]_i_4_n_0 r[ipend][6]_i_1/I2}, {r_reg[iforce][0]__0[5] r[ipend][6]_i_1/I3}, {r_reg[iforce][1]__0[5] r[ipend][6]_i_1/I4}, {r[iforce][1][6]_i_2_n_0 r[ipend][6]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h2220000022202220, 
LOC: SLICE_X32Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[ipend][6]_i_2 - 
nets: {r[ipend][6]_i_2_n_0 r[ipend][6]_i_2/O}, {p_0_in22_in r[ipend][6]_i_2/I0}, {apbi[pirq][6] r[ipend][6]_i_2/I1}, {apbi[pwdata][6] r[ipend][6]_i_2/I2}, {apbi[paddr][3] r[ipend][6]_i_2/I3}, {p_5_in[6] r[ipend][6]_i_2/I4}, {r[ipend][15]_i_5_n_0 r[ipend][6]_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFF44444FF444F4, 
LOC: SLICE_X27Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[ipend][6]_i_3 - 
nets: {r[ipend][6]_i_3_n_0 r[ipend][6]_i_3/O}, {r_reg[iforce][2]__0[5] r[ipend][6]_i_3/I0}, {irqi[2][irl][1] r[ipend][6]_i_3/I1}, {irqi[2][irl][0] r[ipend][6]_i_3/I2}, {r[ipend][6]_i_5_n_0 r[ipend][6]_i_3/I3}, {r_reg[iforce][3]__0[5] r[ipend][6]_i_3/I4}, {r[iforce][3][6]_i_3_n_0 r[ipend][6]_i_3/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0004FFFF00040004, 
LOC: SLICE_X33Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[ipend][6]_i_4 - 
nets: {r[ipend][6]_i_4_n_0 r[ipend][6]_i_4/O}, {irqi[0][irl][1] r[ipend][6]_i_4/I0}, {irqi[0][irl][0] r[ipend][6]_i_4/I1}, {irqi[0][irl][2] r[ipend][6]_i_4/I2}, {irqi[0][irl][3] r[ipend][6]_i_4/I3}, {irqi[0][intack] r[ipend][6]_i_4/I4}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 32'hFFDFFFFF, 
LOC: SLICE_X36Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[ipend][6]_i_5 - 
nets: {r[ipend][6]_i_5_n_0 r[ipend][6]_i_5/O}, {irqi[2][intack] r[ipend][6]_i_5/I0}, {irqi[2][irl][3] r[ipend][6]_i_5/I1}, {irqi[2][irl][2] r[ipend][6]_i_5/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'hDF, 
LOC: SLICE_X35Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[ipend][7]_i_1 - 
nets: {r[ipend][7]_i_1_n_0 r[ipend][7]_i_1/O}, {r[ipend][7]_i_2_n_0 r[ipend][7]_i_1/I0}, {r[ipend][7]_i_3_n_0 r[ipend][7]_i_1/I1}, {r[ipend][7]_i_4_n_0 r[ipend][7]_i_1/I2}, {r_reg[iforce][0]__0[6] r[ipend][7]_i_1/I3}, {r_reg[iforce][1]__0[6] r[ipend][7]_i_1/I4}, {r[iforce][1][7]_i_2_n_0 r[ipend][7]_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h2220000022202220, 
LOC: SLICE_X34Y14, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[ipend][7]_i_2 - 
nets: {r[ipend][7]_i_2_n_0 r[ipend][7]_i_2/O}, {p_0_in20_in r[ipend][7]_i_2/I0}, {apbi[pirq][7] r[ipend][7]_i_2/I1}, {apbi[pwdata][7] r[ipend][7]_i_2/I2}, {apbi[paddr][3] r[ipend][7]_i_2/I3}, {p_5_in[7] r[ipend][7]_i_2/I4}, {r[ipend][15]_i_5_n_0 r[ipend][7]_i_2/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFF44444FF444F4, 
LOC: SLICE_X34Y14, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[ipend][7]_i_3 - 
nets: {r[ipend][7]_i_3_n_0 r[ipend][7]_i_3/O}, {r_reg[iforce][3]__0[6] r[ipend][7]_i_3/I0}, {irqi[3][irl][1] r[ipend][7]_i_3/I1}, {irqi[3][irl][0] r[ipend][7]_i_3/I2}, {r[ipend][7]_i_5_n_0 r[ipend][7]_i_3/I3}, {r_reg[iforce][2]__0[6] r[ipend][7]_i_3/I4}, {r[iforce][2][7]_i_2_n_0 r[ipend][7]_i_3/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h0040FFFF00400040, 
LOC: SLICE_X37Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[ipend][7]_i_4 - 
nets: {r[ipend][7]_i_4_n_0 r[ipend][7]_i_4/O}, {irqi[0][irl][1] r[ipend][7]_i_4/I0}, {irqi[0][irl][0] r[ipend][7]_i_4/I1}, {irqi[0][irl][2] r[ipend][7]_i_4/I2}, {irqi[0][irl][3] r[ipend][7]_i_4/I3}, {irqi[0][intack] r[ipend][7]_i_4/I4}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 32'hFF7FFFFF, 
LOC: SLICE_X36Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[ipend][7]_i_5 - 
nets: {r[ipend][7]_i_5_n_0 r[ipend][7]_i_5/O}, {irqi[3][intack] r[ipend][7]_i_5/I0}, {irqi[3][irl][3] r[ipend][7]_i_5/I1}, {irqi[3][irl][2] r[ipend][7]_i_5/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hDF, 
LOC: SLICE_X41Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[ipend][8]_i_1 - 
nets: {r[ipend][8]_i_1_n_0 r[ipend][8]_i_1/O}, {r[ipend][8]_i_2_n_0 r[ipend][8]_i_1/I0}, {r[ipend][8]_i_3_n_0 r[ipend][8]_i_1/I1}, {r_reg[iforce][3]__0[7] r[ipend][8]_i_1/I2}, {r[iforce][3][8]_i_3_n_0 r[ipend][8]_i_1/I3}, {r_reg[iforce][1]__0[7] r[ipend][8]_i_1/I4}, {r[iforce][1][8]_i_2_n_0 r[ipend][8]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h2022000020222022, 
LOC: SLICE_X35Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[ipend][8]_i_2 - 
nets: {r[ipend][8]_i_2_n_0 r[ipend][8]_i_2/O}, {p_0_in18_in r[ipend][8]_i_2/I0}, {apbi[pirq][8] r[ipend][8]_i_2/I1}, {apbi[pwdata][8] r[ipend][8]_i_2/I2}, {apbi[paddr][3] r[ipend][8]_i_2/I3}, {p_5_in[8] r[ipend][8]_i_2/I4}, {r[ipend][15]_i_5_n_0 r[ipend][8]_i_2/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFF44444FF444F4, 
LOC: SLICE_X30Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[ipend][8]_i_3 - 
nets: {r[ipend][8]_i_3_n_0 r[ipend][8]_i_3/O}, {r_reg[iforce][2]__0[7] r[ipend][8]_i_3/I0}, {irqi[2][irl][1] r[ipend][8]_i_3/I1}, {irqi[2][irl][0] r[ipend][8]_i_3/I2}, {r[ipend][11]_i_5_n_0 r[ipend][8]_i_3/I3}, {r_reg[iforce][0]__0[7] r[ipend][8]_i_3/I4}, {r[ipend][8]_i_4_n_0 r[ipend][8]_i_3/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0001FFFF00010001, 
LOC: SLICE_X35Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[ipend][8]_i_4 - 
nets: {r[ipend][8]_i_4_n_0 r[ipend][8]_i_4/O}, {irqi[0][irl][1] r[ipend][8]_i_4/I0}, {irqi[0][irl][0] r[ipend][8]_i_4/I1}, {irqi[0][irl][3] r[ipend][8]_i_4/I2}, {irqi[0][intack] r[ipend][8]_i_4/I3}, {irqi[0][irl][2] r[ipend][8]_i_4/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h00001000, 
LOC: SLICE_X36Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[ipend][9]_i_1 - 
nets: {r[ipend][9]_i_1_n_0 r[ipend][9]_i_1/O}, {r[ipend][9]_i_2_n_0 r[ipend][9]_i_1/I0}, {r[ipend][9]_i_3_n_0 r[ipend][9]_i_1/I1}, {r_reg[iforce][3]__0[8] r[ipend][9]_i_1/I2}, {r[iforce][3][9]_i_3_n_0 r[ipend][9]_i_1/I3}, {r_reg[iforce][1]__0[8] r[ipend][9]_i_1/I4}, {r[iforce][1][9]_i_2_n_0 r[ipend][9]_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h2022000020222022, 
LOC: SLICE_X30Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[ipend][9]_i_2 - 
nets: {r[ipend][9]_i_2_n_0 r[ipend][9]_i_2/O}, {p_0_in16_in r[ipend][9]_i_2/I0}, {apbi[pirq][9] r[ipend][9]_i_2/I1}, {apbi[pwdata][9] r[ipend][9]_i_2/I2}, {apbi[paddr][3] r[ipend][9]_i_2/I3}, {p_5_in[9] r[ipend][9]_i_2/I4}, {r[ipend][15]_i_5_n_0 r[ipend][9]_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFF44444FF444F4, 
LOC: SLICE_X27Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[ipend][9]_i_3 - 
nets: {r[ipend][9]_i_3_n_0 r[ipend][9]_i_3/O}, {r_reg[iforce][2]__0[8] r[ipend][9]_i_3/I0}, {irqi[2][irl][0] r[ipend][9]_i_3/I1}, {irqi[2][irl][1] r[ipend][9]_i_3/I2}, {r[ipend][11]_i_5_n_0 r[ipend][9]_i_3/I3}, {r[ipend][9]_i_4_n_0 r[ipend][9]_i_3/I4}, {r_reg[iforce][0]__0[8] r[ipend][9]_i_3/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h000400040004FFFF, 
LOC: SLICE_X34Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[ipend][9]_i_4 - 
nets: {r[ipend][9]_i_4_n_0 r[ipend][9]_i_4/O}, {irqi[0][irl][0] r[ipend][9]_i_4/I0}, {irqi[0][irl][1] r[ipend][9]_i_4/I1}, {irqi[0][irl][3] r[ipend][9]_i_4/I2}, {irqi[0][intack] r[ipend][9]_i_4/I3}, {irqi[0][irl][2] r[ipend][9]_i_4/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hFFFFDFFF, 
LOC: SLICE_X34Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[irl][0][0]_i_1 - 
nets: {r[irl][0][0]_i_1_n_0 r[irl][0][0]_i_1/O}, {r[irl][0][0]_i_2_n_0 r[irl][0][0]_i_1/I0}, {r[irl][0][0]_i_3_n_0 r[irl][0][0]_i_1/I1}, {r[irl][0][2]_i_6_n_0 r[irl][0][0]_i_1/I2}, {r[irl][0][0]_i_4_n_0 r[irl][0][0]_i_1/I3}, {r[irl][0][3]_i_4_n_0 r[irl][0][0]_i_1/I4}, {r[irl][0][0]_i_5_n_0 r[irl][0][0]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFAFAFACA0A0A0AC, 
LOC: SLICE_X33Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[irl][0][0]_i_10 - 
nets: {r[irl][0][0]_i_10_n_0 r[irl][0][0]_i_10/O}, {r[irl][0][3]_i_15_n_0 r[irl][0][0]_i_10/I0}, {r[irl][0][2]_i_10_n_0 r[irl][0][0]_i_10/I1}, {r[irl][0][2]_i_9_n_0 r[irl][0][0]_i_10/I2}, {r[irl][0][2]_i_8_n_0 r[irl][0][0]_i_10/I3}, {r[irl][0][2]_i_7_n_0 r[irl][0][0]_i_10/I4}, {r[irl][0][3]_i_16_n_0 r[irl][0][0]_i_10/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hFF000C00FF000E00, 
LOC: SLICE_X38Y14, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[irl][0][0]_i_11 - 
nets: {r[irl][0][0]_i_11_n_0 r[irl][0][0]_i_11/O}, {r[irl][0][3]_i_13_n_0 r[irl][0][0]_i_11/I0}, {r[irl][0][2]_i_21_n_0 r[irl][0][0]_i_11/I1}, {r[irl][0][2]_i_17_n_0 r[irl][0][0]_i_11/I2}, {r[irl][0][0]_i_12_n_0 r[irl][0][0]_i_11/I3}, {r[irl][0][1]_i_11_n_0 r[irl][0][0]_i_11/I4}, {r[irl][0][3]_i_21_n_0 r[irl][0][0]_i_11/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h00000000FFFF4544, 
LOC: SLICE_X32Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[irl][0][0]_i_12 - 
nets: {r[irl][0][0]_i_12_n_0 r[irl][0][0]_i_12/O}, {p_6_in[5] r[irl][0][0]_i_12/I0}, {r_reg[iforce][0]__0[4] r[irl][0][0]_i_12/I1}, {p_5_in[5] r[irl][0][0]_i_12/I2}, {r_reg[imask][0]__0[4] r[irl][0][0]_i_12/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'h5400, 
LOC: SLICE_X27Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][0][0]_i_2 - 
nets: {r[irl][0][0]_i_2_n_0 r[irl][0][0]_i_2/O}, {r[irl][0][2]_i_19_n_0 r[irl][0][0]_i_2/I0}, {p_6_in[3] r[irl][0][0]_i_2/I1}, {r[irl][0][3]_i_11_n_0 r[irl][0][0]_i_2/I2}, {r[irl][0][0]_i_6_n_0 r[irl][0][0]_i_2/I3}, {r[irl][0][3]_i_10_n_0 r[irl][0][0]_i_2/I4}, {r[irl][0][3]_i_9_n_0 r[irl][0][0]_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h000000FF004F00FF, 
LOC: SLICE_X32Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[irl][0][0]_i_3 - 
nets: {r[irl][0][0]_i_3_n_0 r[irl][0][0]_i_3/O}, {p_6_in[1] r[irl][0][0]_i_3/I0}, {r_reg[iforce][0]__0[0] r[irl][0][0]_i_3/I1}, {p_5_in[1] r[irl][0][0]_i_3/I2}, {r_reg[imask][0]__0[0] r[irl][0][0]_i_3/I3}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 16'h5400, 
LOC: SLICE_X33Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][0][0]_i_4 - 
nets: {r[irl][0][0]_i_4_n_0 r[irl][0][0]_i_4/O}, {r[irl][0][0]_i_7_n_0 r[irl][0][0]_i_4/I0}, {r[irl][0][2]_i_18_n_0 r[irl][0][0]_i_4/I1}, {r[irl][0][2]_i_17_n_0 r[irl][0][0]_i_4/I2}, {r[irl][0][0]_i_8_n_0 r[irl][0][0]_i_4/I3}, {p_6_in[2] r[irl][0][0]_i_4/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hFEFEFEFF, 
LOC: SLICE_X32Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[irl][0][0]_i_5 - 
nets: {r[irl][0][0]_i_5_n_0 r[irl][0][0]_i_5/O}, {r[irl][0][0]_i_7_n_0 r[irl][0][0]_i_5/I0}, {r[irl][0][0]_i_9_n_0 r[irl][0][0]_i_5/I1}, {r[irl][0][2]_i_16_n_0 r[irl][0][0]_i_5/I2}, {r[irl][0][2]_i_17_n_0 r[irl][0][0]_i_5/I3}, {r[irl][0][2]_i_18_n_0 r[irl][0][0]_i_5/I4}, {r[irl][0][3]_i_4_n_0 r[irl][0][0]_i_5/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hCCCCCCCCCCCCCC8A, 
LOC: SLICE_X32Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[irl][0][0]_i_6 - 
nets: {r[irl][0][0]_i_6_n_0 r[irl][0][0]_i_6/O}, {r[irl][0][1]_i_6_n_0 r[irl][0][0]_i_6/I0}, {r[irl][0][3]_i_18_n_0 r[irl][0][0]_i_6/I1}, {r[irl][0][0]_i_10_n_0 r[irl][0][0]_i_6/I2}, {r[irl][0][3]_i_17_n_0 r[irl][0][0]_i_6/I3}, {r[irl][0][3]_i_6_n_0 r[irl][0][0]_i_6/I4}, {r[irl][0][3]_i_5_n_0 r[irl][0][0]_i_6/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hF0F0F0FFF0F0F0F2, 
LOC: SLICE_X31Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[irl][0][0]_i_7 - 
nets: {r[irl][0][0]_i_7_n_0 r[irl][0][0]_i_7/O}, {r_reg[imask][0]__0[2] r[irl][0][0]_i_7/I0}, {p_5_in[3] r[irl][0][0]_i_7/I1}, {r_reg[iforce][0]__0[2] r[irl][0][0]_i_7/I2}, {p_6_in[3] r[irl][0][0]_i_7/I3}, {r[irl][0][2]_i_16_n_0 r[irl][0][0]_i_7/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hFFFF00A8, 
LOC: SLICE_X35Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[irl][0][0]_i_8 - 
nets: {r[irl][0][0]_i_8_n_0 r[irl][0][0]_i_8/O}, {r_reg[imask][0]__0[1] r[irl][0][0]_i_8/I0}, {p_5_in[2] r[irl][0][0]_i_8/I1}, {r_reg[iforce][0]__0[1] r[irl][0][0]_i_8/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'h57, 
LOC: SLICE_X32Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[irl][0][0]_i_9 - 
nets: {r[irl][0][0]_i_9_n_0 r[irl][0][0]_i_9/O}, {r[irl][0][0]_i_11_n_0 r[irl][0][0]_i_9/I0}, {r[irl][0][3]_i_22_n_0 r[irl][0][0]_i_9/I1}, {r[irl][0][2]_i_12_n_0 r[irl][0][0]_i_9/I2}, {r[irl][0][2]_i_13_n_0 r[irl][0][0]_i_9/I3}, {r[irl][0][2]_i_14_n_0 r[irl][0][0]_i_9/I4}, {r[irl][0][2]_i_15_n_0 r[irl][0][0]_i_9/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hF0FFF0F0F0FFF0FE, 
LOC: SLICE_X36Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[irl][0][1]_i_1 - 
nets: {r[irl][0][1]_i_1_n_0 r[irl][0][1]_i_1/O}, {r[irl][0][2]_i_3_n_0 r[irl][0][1]_i_1/I0}, {r[irl][0][1]_i_2_n_0 r[irl][0][1]_i_1/I1}, {r[irl][0][1]_i_3_n_0 r[irl][0][1]_i_1/I2}, {r[irl][0][3]_i_3_n_0 r[irl][0][1]_i_1/I3}, {r[irl][0][1]_i_4_n_0 r[irl][0][1]_i_1/I4}, {r[irl][0][2]_i_5_n_0 r[irl][0][1]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hD0FFD0D0D0FFD0FF, 
LOC: SLICE_X32Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[irl][0][1]_i_10 - 
nets: {r[irl][0][1]_i_10_n_0 r[irl][0][1]_i_10/O}, {r_reg[imask][0]__0[13] r[irl][0][1]_i_10/I0}, {p_5_in[14] r[irl][0][1]_i_10/I1}, {r_reg[iforce][0]__0[13] r[irl][0][1]_i_10/I2}, {p_6_in[14] r[irl][0][1]_i_10/I3}, {r[irl][0][2]_i_12_n_0 r[irl][0][1]_i_10/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h0000FF57, 
LOC: SLICE_X39Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[irl][0][1]_i_11 - 
nets: {r[irl][0][1]_i_11_n_0 r[irl][0][1]_i_11/O}, {p_6_in[9] r[irl][0][1]_i_11/I0}, {r_reg[iforce][0]__0[8] r[irl][0][1]_i_11/I1}, {p_5_in[9] r[irl][0][1]_i_11/I2}, {r_reg[imask][0]__0[8] r[irl][0][1]_i_11/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'h5400, 
LOC: SLICE_X28Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][0][1]_i_12 - 
nets: {r[irl][0][1]_i_12_n_0 r[irl][0][1]_i_12/O}, {r_reg[imask][0]__0[10] r[irl][0][1]_i_12/I0}, {p_5_in[11] r[irl][0][1]_i_12/I1}, {r_reg[iforce][0]__0[10] r[irl][0][1]_i_12/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h57, 
LOC: SLICE_X37Y14, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[irl][0][1]_i_13 - 
nets: {r[irl][0][1]_i_13_n_0 r[irl][0][1]_i_13/O}, {r_reg[imask][0]__0[11] r[irl][0][1]_i_13/I0}, {p_5_in[12] r[irl][0][1]_i_13/I1}, {r_reg[iforce][0]__0[11] r[irl][0][1]_i_13/I2}, {p_6_in[12] r[irl][0][1]_i_13/I3}, {r[irl][0][2]_i_9_n_0 r[irl][0][1]_i_13/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hFFFFA800, 
LOC: SLICE_X37Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[irl][0][1]_i_14 - 
nets: {r[irl][0][1]_i_14_n_0 r[irl][0][1]_i_14/O}, {p_6_in[15] r[irl][0][1]_i_14/I0}, {r_reg[imask][0]__0[14] r[irl][0][1]_i_14/I1}, {p_5_in[15] r[irl][0][1]_i_14/I2}, {r_reg[iforce][0]__0[14] r[irl][0][1]_i_14/I3}, {r[irl][0][2]_i_7_n_0 r[irl][0][1]_i_14/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'h0000777F, 
LOC: SLICE_X39Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[irl][0][1]_i_2 - 
nets: {r[irl][0][1]_i_2_n_0 r[irl][0][1]_i_2/O}, {r[irl][0][1]_i_5_n_0 r[irl][0][1]_i_2/I0}, {p_6_in[7] r[irl][0][1]_i_2/I1}, {r[irl][0][1]_i_6_n_0 r[irl][0][1]_i_2/I2}, {r[irl][0][1]_i_7_n_0 r[irl][0][1]_i_2/I3}, {r[irl][0][3]_i_2_n_0 r[irl][0][1]_i_2/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hFF00F4F4, 
LOC: SLICE_X32Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[irl][0][1]_i_3 - 
nets: {r[irl][0][1]_i_3_n_0 r[irl][0][1]_i_3/O}, {p_6_in[3] r[irl][0][1]_i_3/I0}, {r[irl][0][2]_i_19_n_0 r[irl][0][1]_i_3/I1}, {r[irl][0][3]_i_9_n_0 r[irl][0][1]_i_3/I2}, {r[irl][0][3]_i_10_n_0 r[irl][0][1]_i_3/I3}, {r[irl][0][3]_i_11_n_0 r[irl][0][1]_i_3/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hFFFFF2FF, 
LOC: SLICE_X32Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[irl][0][1]_i_4 - 
nets: {r[irl][0][1]_i_4_n_0 r[irl][0][1]_i_4/O}, {r[irl][0][1]_i_8_n_0 r[irl][0][1]_i_4/I0}, {r[irl][0][3]_i_14_n_0 r[irl][0][1]_i_4/I1}, {r[irl][0][1]_i_9_n_0 r[irl][0][1]_i_4/I2}, {r[irl][0][1]_i_10_n_0 r[irl][0][1]_i_4/I3}, {r[irl][0][3]_i_13_n_0 r[irl][0][1]_i_4/I4}, {r[irl][0][1]_i_11_n_0 r[irl][0][1]_i_4/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hC0CCC0CCC0CCD1DD, 
LOC: SLICE_X32Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[irl][0][1]_i_5 - 
nets: {r[irl][0][1]_i_5_n_0 r[irl][0][1]_i_5/O}, {r_reg[imask][0]__0[6] r[irl][0][1]_i_5/I0}, {p_5_in[7] r[irl][0][1]_i_5/I1}, {r_reg[iforce][0]__0[6] r[irl][0][1]_i_5/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h57, 
LOC: SLICE_X32Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[irl][0][1]_i_6 - 
nets: {r[irl][0][1]_i_6_n_0 r[irl][0][1]_i_6/O}, {p_6_in[6] r[irl][0][1]_i_6/I0}, {r_reg[iforce][0]__0[5] r[irl][0][1]_i_6/I1}, {p_5_in[6] r[irl][0][1]_i_6/I2}, {r_reg[imask][0]__0[5] r[irl][0][1]_i_6/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'hA800, 
LOC: SLICE_X31Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][0][1]_i_7 - 
nets: {r[irl][0][1]_i_7_n_0 r[irl][0][1]_i_7/O}, {r[irl][0][1]_i_12_n_0 r[irl][0][1]_i_7/I0}, {p_6_in[11] r[irl][0][1]_i_7/I1}, {r[irl][0][3]_i_15_n_0 r[irl][0][1]_i_7/I2}, {r[irl][0][1]_i_13_n_0 r[irl][0][1]_i_7/I3}, {r[irl][0][1]_i_14_n_0 r[irl][0][1]_i_7/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'h00F4FFFF, 
LOC: SLICE_X37Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[irl][0][1]_i_8 - 
nets: {r[irl][0][1]_i_8_n_0 r[irl][0][1]_i_8/O}, {r[irl][0][2]_i_17_n_0 r[irl][0][1]_i_8/I0}, {r_reg[imask][0]__0[6] r[irl][0][1]_i_8/I1}, {p_5_in[7] r[irl][0][1]_i_8/I2}, {r_reg[iforce][0]__0[6] r[irl][0][1]_i_8/I3}, {p_6_in[7] r[irl][0][1]_i_8/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h55551115, 
LOC: SLICE_X33Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[irl][0][1]_i_9 - 
nets: {r[irl][0][1]_i_9_n_0 r[irl][0][1]_i_9/O}, {r_reg[imask][0]__0[11] r[irl][0][1]_i_9/I0}, {p_5_in[12] r[irl][0][1]_i_9/I1}, {r_reg[iforce][0]__0[11] r[irl][0][1]_i_9/I2}, {p_6_in[12] r[irl][0][1]_i_9/I3}, {r[irl][0][2]_i_14_n_0 r[irl][0][1]_i_9/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'h0000FF57, 
LOC: SLICE_X37Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[irl][0][2]_i_1 - 
nets: {r[irl][0][2]_i_1_n_0 r[irl][0][2]_i_1/O}, {r[irl][0][2]_i_2_n_0 r[irl][0][2]_i_1/I0}, {r[irl][0][3]_i_2_n_0 r[irl][0][2]_i_1/I1}, {r[irl][0][2]_i_3_n_0 r[irl][0][2]_i_1/I2}, {r[irl][0][2]_i_4_n_0 r[irl][0][2]_i_1/I3}, {r[irl][0][2]_i_5_n_0 r[irl][0][2]_i_1/I4}, {r[irl][0][2]_i_6_n_0 r[irl][0][2]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h7070707070FF7070, 
LOC: SLICE_X33Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[irl][0][2]_i_10 - 
nets: {r[irl][0][2]_i_10_n_0 r[irl][0][2]_i_10/O}, {p_6_in[12] r[irl][0][2]_i_10/I0}, {r_reg[iforce][0]__0[11] r[irl][0][2]_i_10/I1}, {p_5_in[12] r[irl][0][2]_i_10/I2}, {r_reg[imask][0]__0[11] r[irl][0][2]_i_10/I3}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 16'hA800, 
LOC: SLICE_X37Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][0][2]_i_11 - 
nets: {r[irl][0][2]_i_11_n_0 r[irl][0][2]_i_11/O}, {r[irl][0][1]_i_6_n_0 r[irl][0][2]_i_11/I0}, {r[irl][0][3]_i_18_n_0 r[irl][0][2]_i_11/I1}, {r[irl][0][3]_i_5_n_0 r[irl][0][2]_i_11/I2}, {p_6_in[9] r[irl][0][2]_i_11/I3}, {r[irl][0][2]_i_20_n_0 r[irl][0][2]_i_11/I4}, {r[irl][0][3]_i_6_n_0 r[irl][0][2]_i_11/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFEFEFFFE, 
LOC: SLICE_X31Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[irl][0][2]_i_12 - 
nets: {r[irl][0][2]_i_12_n_0 r[irl][0][2]_i_12/O}, {p_6_in[15] r[irl][0][2]_i_12/I0}, {r_reg[iforce][0]__0[14] r[irl][0][2]_i_12/I1}, {p_5_in[15] r[irl][0][2]_i_12/I2}, {r_reg[imask][0]__0[14] r[irl][0][2]_i_12/I3}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 16'h5400, 
LOC: SLICE_X39Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][0][2]_i_13 - 
nets: {r[irl][0][2]_i_13_n_0 r[irl][0][2]_i_13/O}, {p_6_in[14] r[irl][0][2]_i_13/I0}, {r_reg[iforce][0]__0[13] r[irl][0][2]_i_13/I1}, {p_5_in[14] r[irl][0][2]_i_13/I2}, {r_reg[imask][0]__0[13] r[irl][0][2]_i_13/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'h5400, 
LOC: SLICE_X39Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][0][2]_i_14 - 
nets: {r[irl][0][2]_i_14_n_0 r[irl][0][2]_i_14/O}, {p_6_in[13] r[irl][0][2]_i_14/I0}, {r_reg[iforce][0]__0[12] r[irl][0][2]_i_14/I1}, {p_5_in[13] r[irl][0][2]_i_14/I2}, {r_reg[imask][0]__0[12] r[irl][0][2]_i_14/I3}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 16'h5400, 
LOC: SLICE_X42Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][0][2]_i_15 - 
nets: {r[irl][0][2]_i_15_n_0 r[irl][0][2]_i_15/O}, {p_6_in[12] r[irl][0][2]_i_15/I0}, {r_reg[iforce][0]__0[11] r[irl][0][2]_i_15/I1}, {p_5_in[12] r[irl][0][2]_i_15/I2}, {r_reg[imask][0]__0[11] r[irl][0][2]_i_15/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'h5400, 
LOC: SLICE_X37Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][0][2]_i_16 - 
nets: {r[irl][0][2]_i_16_n_0 r[irl][0][2]_i_16/O}, {p_6_in[4] r[irl][0][2]_i_16/I0}, {r_reg[iforce][0]__0[3] r[irl][0][2]_i_16/I1}, {p_5_in[4] r[irl][0][2]_i_16/I2}, {r_reg[imask][0]__0[3] r[irl][0][2]_i_16/I3}, 
BEL: SLICEL.D5LUT, 
CLASS: cell, 
INIT: 16'h5400, 
LOC: SLICE_X37Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][0][2]_i_17 - 
nets: {r[irl][0][2]_i_17_n_0 r[irl][0][2]_i_17/O}, {p_6_in[6] r[irl][0][2]_i_17/I0}, {r_reg[iforce][0]__0[5] r[irl][0][2]_i_17/I1}, {p_5_in[6] r[irl][0][2]_i_17/I2}, {r_reg[imask][0]__0[5] r[irl][0][2]_i_17/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h5400, 
LOC: SLICE_X31Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][0][2]_i_18 - 
nets: {r[irl][0][2]_i_18_n_0 r[irl][0][2]_i_18/O}, {r[irl][0][2]_i_21_n_0 r[irl][0][2]_i_18/I0}, {r_reg[imask][0]__0[4] r[irl][0][2]_i_18/I1}, {p_5_in[5] r[irl][0][2]_i_18/I2}, {r_reg[iforce][0]__0[4] r[irl][0][2]_i_18/I3}, {p_6_in[5] r[irl][0][2]_i_18/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hAAAAEEEA, 
LOC: SLICE_X31Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[irl][0][2]_i_19 - 
nets: {r[irl][0][2]_i_19_n_0 r[irl][0][2]_i_19/O}, {r_reg[imask][0]__0[2] r[irl][0][2]_i_19/I0}, {p_5_in[3] r[irl][0][2]_i_19/I1}, {r_reg[iforce][0]__0[2] r[irl][0][2]_i_19/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'h57, 
LOC: SLICE_X35Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[irl][0][2]_i_2 - 
nets: {r[irl][0][2]_i_2_n_0 r[irl][0][2]_i_2/O}, {r[irl][0][2]_i_7_n_0 r[irl][0][2]_i_2/I0}, {r[irl][0][2]_i_8_n_0 r[irl][0][2]_i_2/I1}, {r[irl][0][2]_i_9_n_0 r[irl][0][2]_i_2/I2}, {r[irl][0][2]_i_10_n_0 r[irl][0][2]_i_2/I3}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 16'h0004, 
LOC: SLICE_X38Y14, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][0][2]_i_20 - 
nets: {r[irl][0][2]_i_20_n_0 r[irl][0][2]_i_20/O}, {r_reg[imask][0]__0[8] r[irl][0][2]_i_20/I0}, {p_5_in[9] r[irl][0][2]_i_20/I1}, {r_reg[iforce][0]__0[8] r[irl][0][2]_i_20/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'h57, 
LOC: SLICE_X32Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[irl][0][2]_i_21 - 
nets: {r[irl][0][2]_i_21_n_0 r[irl][0][2]_i_21/O}, {p_6_in[7] r[irl][0][2]_i_21/I0}, {r_reg[iforce][0]__0[6] r[irl][0][2]_i_21/I1}, {p_5_in[7] r[irl][0][2]_i_21/I2}, {r_reg[imask][0]__0[6] r[irl][0][2]_i_21/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'h5400, 
LOC: SLICE_X32Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][0][2]_i_3 - 
nets: {r[irl][0][2]_i_3_n_0 r[irl][0][2]_i_3/O}, {r[irl][0][3]_i_9_n_0 r[irl][0][2]_i_3/I0}, {p_6_in[5] r[irl][0][2]_i_3/I1}, {r_reg[iforce][0]__0[4] r[irl][0][2]_i_3/I2}, {p_5_in[5] r[irl][0][2]_i_3/I3}, {r_reg[imask][0]__0[4] r[irl][0][2]_i_3/I4}, {r[irl][0][2]_i_11_n_0 r[irl][0][2]_i_3/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFEEEAAAAA, 
LOC: SLICE_X31Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[irl][0][2]_i_4 - 
nets: {r[irl][0][2]_i_4_n_0 r[irl][0][2]_i_4/O}, {r[irl][0][2]_i_12_n_0 r[irl][0][2]_i_4/I0}, {r[irl][0][2]_i_13_n_0 r[irl][0][2]_i_4/I1}, {r[irl][0][2]_i_14_n_0 r[irl][0][2]_i_4/I2}, {r[irl][0][2]_i_15_n_0 r[irl][0][2]_i_4/I3}, {r[irl][0][3]_i_4_n_0 r[irl][0][2]_i_4/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'h00010000, 
LOC: SLICE_X36Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[irl][0][2]_i_5 - 
nets: {r[irl][0][2]_i_5_n_0 r[irl][0][2]_i_5/O}, {r[irl][0][2]_i_16_n_0 r[irl][0][2]_i_5/I0}, {r[irl][0][2]_i_17_n_0 r[irl][0][2]_i_5/I1}, {r[irl][0][2]_i_18_n_0 r[irl][0][2]_i_5/I2}, {r[irl][0][3]_i_4_n_0 r[irl][0][2]_i_5/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'hFFFE, 
LOC: SLICE_X32Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][0][2]_i_6 - 
nets: {r[irl][0][2]_i_6_n_0 r[irl][0][2]_i_6/O}, {r[irl][0][3]_i_11_n_0 r[irl][0][2]_i_6/I0}, {r[irl][0][3]_i_10_n_0 r[irl][0][2]_i_6/I1}, {r[irl][0][3]_i_9_n_0 r[irl][0][2]_i_6/I2}, {r[irl][0][2]_i_19_n_0 r[irl][0][2]_i_6/I3}, {p_6_in[3] r[irl][0][2]_i_6/I4}, {r[irl][0][3]_i_7_n_0 r[irl][0][2]_i_6/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFBFFFBFB, 
LOC: SLICE_X33Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[irl][0][2]_i_7 - 
nets: {r[irl][0][2]_i_7_n_0 r[irl][0][2]_i_7/O}, {p_6_in[14] r[irl][0][2]_i_7/I0}, {r_reg[iforce][0]__0[13] r[irl][0][2]_i_7/I1}, {p_5_in[14] r[irl][0][2]_i_7/I2}, {r_reg[imask][0]__0[13] r[irl][0][2]_i_7/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'hA800, 
LOC: SLICE_X39Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][0][2]_i_8 - 
nets: {r[irl][0][2]_i_8_n_0 r[irl][0][2]_i_8/O}, {r_reg[iforce][0]__0[14] r[irl][0][2]_i_8/I0}, {p_5_in[15] r[irl][0][2]_i_8/I1}, {r_reg[imask][0]__0[14] r[irl][0][2]_i_8/I2}, {p_6_in[15] r[irl][0][2]_i_8/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h1FFF, 
LOC: SLICE_X39Y14, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][0][2]_i_9 - 
nets: {r[irl][0][2]_i_9_n_0 r[irl][0][2]_i_9/O}, {p_6_in[13] r[irl][0][2]_i_9/I0}, {r_reg[iforce][0]__0[12] r[irl][0][2]_i_9/I1}, {p_5_in[13] r[irl][0][2]_i_9/I2}, {r_reg[imask][0]__0[12] r[irl][0][2]_i_9/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'hA800, 
LOC: SLICE_X42Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][0][3]_i_1 - 
nets: {r[irl][0][3]_i_1_n_0 r[irl][0][3]_i_1/O}, {r[irl][0][3]_i_2_n_0 r[irl][0][3]_i_1/I0}, {r[irl][0][3]_i_3_n_0 r[irl][0][3]_i_1/I1}, {r[irl][0][3]_i_4_n_0 r[irl][0][3]_i_1/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hBA, 
LOC: SLICE_X33Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[irl][0][3]_i_10 - 
nets: {r[irl][0][3]_i_10_n_0 r[irl][0][3]_i_10/O}, {r[irl][0][3]_i_6_n_0 r[irl][0][3]_i_10/I0}, {r[irl][0][3]_i_17_n_0 r[irl][0][3]_i_10/I1}, {r[irl][0][3]_i_5_n_0 r[irl][0][3]_i_10/I2}, {r[irl][0][3]_i_18_n_0 r[irl][0][3]_i_10/I3}, {r[irl][0][1]_i_6_n_0 r[irl][0][3]_i_10/I4}, {r[irl][0][3]_i_19_n_0 r[irl][0][3]_i_10/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000001, 
LOC: SLICE_X31Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[irl][0][3]_i_11 - 
nets: {r[irl][0][3]_i_11_n_0 r[irl][0][3]_i_11/O}, {p_6_in[2] r[irl][0][3]_i_11/I0}, {r_reg[iforce][0]__0[1] r[irl][0][3]_i_11/I1}, {p_5_in[2] r[irl][0][3]_i_11/I2}, {r_reg[imask][0]__0[1] r[irl][0][3]_i_11/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'hA800, 
LOC: SLICE_X32Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][0][3]_i_12 - 
nets: {r[irl][0][3]_i_12_n_0 r[irl][0][3]_i_12/O}, {r[irl][0][1]_i_11_n_0 r[irl][0][3]_i_12/I0}, {r[irl][0][3]_i_14_n_0 r[irl][0][3]_i_12/I1}, {r[irl][0][3]_i_13_n_0 r[irl][0][3]_i_12/I2}, {r[irl][0][3]_i_20_n_0 r[irl][0][3]_i_12/I3}, {r[irl][0][2]_i_18_n_0 r[irl][0][3]_i_12/I4}, {r[irl][0][0]_i_7_n_0 r[irl][0][3]_i_12/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000001, 
LOC: SLICE_X32Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[irl][0][3]_i_13 - 
nets: {r[irl][0][3]_i_13_n_0 r[irl][0][3]_i_13/O}, {p_6_in[8] r[irl][0][3]_i_13/I0}, {r_reg[iforce][0]__0[7] r[irl][0][3]_i_13/I1}, {p_5_in[8] r[irl][0][3]_i_13/I2}, {r_reg[imask][0]__0[7] r[irl][0][3]_i_13/I3}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 16'h5400, 
LOC: SLICE_X31Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][0][3]_i_14 - 
nets: {r[irl][0][3]_i_14_n_0 r[irl][0][3]_i_14/O}, {r[irl][0][3]_i_21_n_0 r[irl][0][3]_i_14/I0}, {r[irl][0][3]_i_22_n_0 r[irl][0][3]_i_14/I1}, {r[irl][0][2]_i_12_n_0 r[irl][0][3]_i_14/I2}, {r[irl][0][2]_i_13_n_0 r[irl][0][3]_i_14/I3}, {r[irl][0][2]_i_14_n_0 r[irl][0][3]_i_14/I4}, {r[irl][0][2]_i_15_n_0 r[irl][0][3]_i_14/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X36Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[irl][0][3]_i_15 - 
nets: {r[irl][0][3]_i_15_n_0 r[irl][0][3]_i_15/O}, {p_6_in[10] r[irl][0][3]_i_15/I0}, {r_reg[iforce][0]__0[9] r[irl][0][3]_i_15/I1}, {p_5_in[10] r[irl][0][3]_i_15/I2}, {r_reg[imask][0]__0[9] r[irl][0][3]_i_15/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hA800, 
LOC: SLICE_X43Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][0][3]_i_16 - 
nets: {r[irl][0][3]_i_16_n_0 r[irl][0][3]_i_16/O}, {p_6_in[11] r[irl][0][3]_i_16/I0}, {r_reg[iforce][0]__0[10] r[irl][0][3]_i_16/I1}, {p_5_in[11] r[irl][0][3]_i_16/I2}, {r_reg[imask][0]__0[10] r[irl][0][3]_i_16/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hA800, 
LOC: SLICE_X37Y14, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][0][3]_i_17 - 
nets: {r[irl][0][3]_i_17_n_0 r[irl][0][3]_i_17/O}, {p_6_in[9] r[irl][0][3]_i_17/I0}, {r_reg[iforce][0]__0[8] r[irl][0][3]_i_17/I1}, {p_5_in[9] r[irl][0][3]_i_17/I2}, {r_reg[imask][0]__0[8] r[irl][0][3]_i_17/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hA800, 
LOC: SLICE_X28Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][0][3]_i_18 - 
nets: {r[irl][0][3]_i_18_n_0 r[irl][0][3]_i_18/O}, {p_6_in[7] r[irl][0][3]_i_18/I0}, {r_reg[iforce][0]__0[6] r[irl][0][3]_i_18/I1}, {p_5_in[7] r[irl][0][3]_i_18/I2}, {r_reg[imask][0]__0[6] r[irl][0][3]_i_18/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'hA800, 
LOC: SLICE_X33Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][0][3]_i_19 - 
nets: {r[irl][0][3]_i_19_n_0 r[irl][0][3]_i_19/O}, {p_6_in[5] r[irl][0][3]_i_19/I0}, {r_reg[iforce][0]__0[4] r[irl][0][3]_i_19/I1}, {p_5_in[5] r[irl][0][3]_i_19/I2}, {r_reg[imask][0]__0[4] r[irl][0][3]_i_19/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'hA800, 
LOC: SLICE_X31Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][0][3]_i_2 - 
nets: {r[irl][0][3]_i_2_n_0 r[irl][0][3]_i_2/O}, {r[irl][0][3]_i_5_n_0 r[irl][0][3]_i_2/I0}, {p_6_in[9] r[irl][0][3]_i_2/I1}, {r_reg[iforce][0]__0[8] r[irl][0][3]_i_2/I2}, {p_5_in[9] r[irl][0][3]_i_2/I3}, {r_reg[imask][0]__0[8] r[irl][0][3]_i_2/I4}, {r[irl][0][3]_i_6_n_0 r[irl][0][3]_i_2/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFEEEAAAAA, 
LOC: SLICE_X31Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[irl][0][3]_i_20 - 
nets: {r[irl][0][3]_i_20_n_0 r[irl][0][3]_i_20/O}, {r[irl][0][2]_i_17_n_0 r[irl][0][3]_i_20/I0}, {r_reg[imask][0]__0[1] r[irl][0][3]_i_20/I1}, {p_5_in[2] r[irl][0][3]_i_20/I2}, {r_reg[iforce][0]__0[1] r[irl][0][3]_i_20/I3}, {p_6_in[2] r[irl][0][3]_i_20/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hAAAAEEEA, 
LOC: SLICE_X32Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[irl][0][3]_i_21 - 
nets: {r[irl][0][3]_i_21_n_0 r[irl][0][3]_i_21/O}, {p_6_in[10] r[irl][0][3]_i_21/I0}, {r_reg[iforce][0]__0[9] r[irl][0][3]_i_21/I1}, {p_5_in[10] r[irl][0][3]_i_21/I2}, {r_reg[imask][0]__0[9] r[irl][0][3]_i_21/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'h5400, 
LOC: SLICE_X43Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][0][3]_i_22 - 
nets: {r[irl][0][3]_i_22_n_0 r[irl][0][3]_i_22/O}, {p_6_in[11] r[irl][0][3]_i_22/I0}, {r_reg[iforce][0]__0[10] r[irl][0][3]_i_22/I1}, {p_5_in[11] r[irl][0][3]_i_22/I2}, {r_reg[imask][0]__0[10] r[irl][0][3]_i_22/I3}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 16'h5400, 
LOC: SLICE_X37Y14, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][0][3]_i_3 - 
nets: {r[irl][0][3]_i_3_n_0 r[irl][0][3]_i_3/O}, {r[irl][0][3]_i_7_n_0 r[irl][0][3]_i_3/I0}, {r[irl][0][3]_i_8_n_0 r[irl][0][3]_i_3/I1}, {r[irl][0][3]_i_9_n_0 r[irl][0][3]_i_3/I2}, {r[irl][0][3]_i_10_n_0 r[irl][0][3]_i_3/I3}, {r[irl][0][3]_i_11_n_0 r[irl][0][3]_i_3/I4}, {r[irl][0][3]_i_12_n_0 r[irl][0][3]_i_3/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFEFF, 
LOC: SLICE_X33Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[irl][0][3]_i_4 - 
nets: {r[irl][0][3]_i_4_n_0 r[irl][0][3]_i_4/O}, {r[irl][0][3]_i_13_n_0 r[irl][0][3]_i_4/I0}, {r[irl][0][3]_i_14_n_0 r[irl][0][3]_i_4/I1}, {p_6_in[9] r[irl][0][3]_i_4/I2}, {r_reg[iforce][0]__0[8] r[irl][0][3]_i_4/I3}, {p_5_in[9] r[irl][0][3]_i_4/I4}, {r_reg[imask][0]__0[8] r[irl][0][3]_i_4/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hEFEFEFEEEEEEEEEE, 
LOC: SLICE_X33Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[irl][0][3]_i_5 - 
nets: {r[irl][0][3]_i_5_n_0 r[irl][0][3]_i_5/O}, {p_6_in[8] r[irl][0][3]_i_5/I0}, {r_reg[iforce][0]__0[7] r[irl][0][3]_i_5/I1}, {p_5_in[8] r[irl][0][3]_i_5/I2}, {r_reg[imask][0]__0[7] r[irl][0][3]_i_5/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hA800, 
LOC: SLICE_X31Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][0][3]_i_6 - 
nets: {r[irl][0][3]_i_6_n_0 r[irl][0][3]_i_6/O}, {r[irl][0][3]_i_15_n_0 r[irl][0][3]_i_6/I0}, {r[irl][0][3]_i_16_n_0 r[irl][0][3]_i_6/I1}, {r[irl][0][2]_i_7_n_0 r[irl][0][3]_i_6/I2}, {r[irl][0][2]_i_8_n_0 r[irl][0][3]_i_6/I3}, {r[irl][0][2]_i_9_n_0 r[irl][0][3]_i_6/I4}, {r[irl][0][2]_i_10_n_0 r[irl][0][3]_i_6/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFEFF, 
LOC: SLICE_X38Y14, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[irl][0][3]_i_7 - 
nets: {r[irl][0][3]_i_7_n_0 r[irl][0][3]_i_7/O}, {p_6_in[1] r[irl][0][3]_i_7/I0}, {r_reg[iforce][0]__0[0] r[irl][0][3]_i_7/I1}, {p_5_in[1] r[irl][0][3]_i_7/I2}, {r_reg[imask][0]__0[0] r[irl][0][3]_i_7/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hA800, 
LOC: SLICE_X33Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][0][3]_i_8 - 
nets: {r[irl][0][3]_i_8_n_0 r[irl][0][3]_i_8/O}, {p_6_in[3] r[irl][0][3]_i_8/I0}, {r_reg[iforce][0]__0[2] r[irl][0][3]_i_8/I1}, {p_5_in[3] r[irl][0][3]_i_8/I2}, {r_reg[imask][0]__0[2] r[irl][0][3]_i_8/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'hA800, 
LOC: SLICE_X35Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][0][3]_i_9 - 
nets: {r[irl][0][3]_i_9_n_0 r[irl][0][3]_i_9/O}, {p_6_in[4] r[irl][0][3]_i_9/I0}, {r_reg[iforce][0]__0[3] r[irl][0][3]_i_9/I1}, {p_5_in[4] r[irl][0][3]_i_9/I2}, {r_reg[imask][0]__0[3] r[irl][0][3]_i_9/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'hA800, 
LOC: SLICE_X37Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][1][0]_i_1 - 
nets: {r[irl][1][0]_i_1_n_0 r[irl][1][0]_i_1/O}, {r[irl][1][0]_i_2_n_0 r[irl][1][0]_i_1/I0}, {r[irl][1][0]_i_3_n_0 r[irl][1][0]_i_1/I1}, {r[irl][1][0]_i_4_n_0 r[irl][1][0]_i_1/I2}, {r[irl][1][3]_i_3_n_0 r[irl][1][0]_i_1/I3}, {r[irl][1][3]_i_4_n_0 r[irl][1][0]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hCCAAC0AA, 
LOC: SLICE_X35Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[irl][1][0]_i_2 - 
nets: {r[irl][1][0]_i_2_n_0 r[irl][1][0]_i_2/O}, {r[irl][1][1]_i_4_n_0 r[irl][1][0]_i_2/I0}, {r[irl][1][3]_i_10_n_0 r[irl][1][0]_i_2/I1}, {p_6_in[3] r[irl][1][0]_i_2/I2}, {r[irl][1][0]_i_5_n_0 r[irl][1][0]_i_2/I3}, {r[irl][1][3]_i_8_n_0 r[irl][1][0]_i_2/I4}, {r[irl][1][3]_i_9_n_0 r[irl][1][0]_i_2/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h000000FF007500FF, 
LOC: SLICE_X34Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[irl][1][0]_i_3 - 
nets: {r[irl][1][0]_i_3_n_0 r[irl][1][0]_i_3/O}, {r[irl][1][3]_i_5_n_0 r[irl][1][0]_i_3/I0}, {r[irl][1][1]_i_8_n_0 r[irl][1][0]_i_3/I1}, {p_6_in[1] r[irl][1][0]_i_3/I2}, {r[irl][1][0]_i_6_n_0 r[irl][1][0]_i_3/I3}, {r[irl][1][3]_i_11_n_0 r[irl][1][0]_i_3/I4}, {r[irl][1][2]_i_18_n_0 r[irl][1][0]_i_3/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFEEEF, 
LOC: SLICE_X34Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[irl][1][0]_i_4 - 
nets: {r[irl][1][0]_i_4_n_0 r[irl][1][0]_i_4/O}, {p_6_in[3] r[irl][1][0]_i_4/I0}, {r_reg[iforce][1]__0[2] r[irl][1][0]_i_4/I1}, {p_5_in[3] r[irl][1][0]_i_4/I2}, {r_reg[imask][1]__0[2] r[irl][1][0]_i_4/I3}, {r[irl][1][2]_i_5_n_0 r[irl][1][0]_i_4/I4}, {r[irl][1][0]_i_7_n_0 r[irl][1][0]_i_4/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h5400FFFF54000000, 
LOC: SLICE_X35Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[irl][1][0]_i_5 - 
nets: {r[irl][1][0]_i_5_n_0 r[irl][1][0]_i_5/O}, {r[irl][1][2]_i_11_n_0 r[irl][1][0]_i_5/I0}, {r[irl][1][3]_i_18_n_0 r[irl][1][0]_i_5/I1}, {r[irl][1][0]_i_8_n_0 r[irl][1][0]_i_5/I2}, {r[irl][1][3]_i_17_n_0 r[irl][1][0]_i_5/I3}, {r[irl][1][3]_i_7_n_0 r[irl][1][0]_i_5/I4}, {r[irl][1][3]_i_6_n_0 r[irl][1][0]_i_5/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hF0F0F0FFF0F0F0F2, 
LOC: SLICE_X29Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[irl][1][0]_i_6 - 
nets: {r[irl][1][0]_i_6_n_0 r[irl][1][0]_i_6/O}, {r_reg[imask][1]__0[0] r[irl][1][0]_i_6/I0}, {p_5_in[1] r[irl][1][0]_i_6/I1}, {r_reg[iforce][1]__0[0] r[irl][1][0]_i_6/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'h57, 
LOC: SLICE_X33Y6, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[irl][1][0]_i_7 - 
nets: {r[irl][1][0]_i_7_n_0 r[irl][1][0]_i_7/O}, {r[irl][1][0]_i_9_n_0 r[irl][1][0]_i_7/I0}, {r[irl][1][3]_i_20_n_0 r[irl][1][0]_i_7/I1}, {r[irl][1][2]_i_13_n_0 r[irl][1][0]_i_7/I2}, {r[irl][1][2]_i_15_n_0 r[irl][1][0]_i_7/I3}, {r[irl][1][2]_i_14_n_0 r[irl][1][0]_i_7/I4}, {r[irl][1][1]_i_16_n_0 r[irl][1][0]_i_7/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hFEFEF0F0FFF0F0F0, 
LOC: SLICE_X38Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[irl][1][0]_i_8 - 
nets: {r[irl][1][0]_i_8_n_0 r[irl][1][0]_i_8/O}, {r[irl][1][3]_i_14_n_0 r[irl][1][0]_i_8/I0}, {r[irl][1][2]_i_9_n_0 r[irl][1][0]_i_8/I1}, {r[irl][1][2]_i_8_n_0 r[irl][1][0]_i_8/I2}, {r[irl][1][2]_i_7_n_0 r[irl][1][0]_i_8/I3}, {r[irl][1][3]_i_16_n_0 r[irl][1][0]_i_8/I4}, {r[irl][1][3]_i_15_n_0 r[irl][1][0]_i_8/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hF000FC00F000FE00, 
LOC: SLICE_X38Y13, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[irl][1][0]_i_9 - 
nets: {r[irl][1][0]_i_9_n_0 r[irl][1][0]_i_9/O}, {r[irl][1][3]_i_19_n_0 r[irl][1][0]_i_9/I0}, {r[irl][1][2]_i_17_n_0 r[irl][1][0]_i_9/I1}, {r[irl][1][3]_i_12_n_0 r[irl][1][0]_i_9/I2}, {r[irl][1][2]_i_20_n_0 r[irl][1][0]_i_9/I3}, {r[irl][1][2]_i_21_n_0 r[irl][1][0]_i_9/I4}, {r[irl][1][2]_i_22_n_0 r[irl][1][0]_i_9/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h88888A888A8A8A8A, 
LOC: SLICE_X33Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[irl][1][1]_i_1 - 
nets: {r[irl][1][1]_i_1_n_0 r[irl][1][1]_i_1/O}, {r[irl][1][1]_i_2_n_0 r[irl][1][1]_i_1/I0}, {r[irl][1][1]_i_3_n_0 r[irl][1][1]_i_1/I1}, {r[irl][1][1]_i_4_n_0 r[irl][1][1]_i_1/I2}, {r[irl][1][2]_i_3_n_0 r[irl][1][1]_i_1/I3}, {r[irl][1][1]_i_5_n_0 r[irl][1][1]_i_1/I4}, {r[irl][1][1]_i_6_n_0 r[irl][1][1]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAAFFAAF0AAFFAAF3, 
LOC: SLICE_X35Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[irl][1][1]_i_10 - 
nets: {r[irl][1][1]_i_10_n_0 r[irl][1][1]_i_10/O}, {r_reg[imask][1]__0[8] r[irl][1][1]_i_10/I0}, {p_5_in[9] r[irl][1][1]_i_10/I1}, {r_reg[iforce][1]__0[8] r[irl][1][1]_i_10/I2}, {p_6_in[9] r[irl][1][1]_i_10/I3}, {r[irl][1][3]_i_13_n_0 r[irl][1][1]_i_10/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h00A8FFFF, 
LOC: SLICE_X34Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[irl][1][1]_i_11 - 
nets: {r[irl][1][1]_i_11_n_0 r[irl][1][1]_i_11/O}, {r[irl][1][2]_i_17_n_0 r[irl][1][1]_i_11/I0}, {r[irl][1][3]_i_12_n_0 r[irl][1][1]_i_11/I1}, {r[irl][1][1]_i_15_n_0 r[irl][1][1]_i_11/I2}, {r[irl][1][1]_i_16_n_0 r[irl][1][1]_i_11/I3}, {r[irl][1][3]_i_19_n_0 r[irl][1][1]_i_11/I4}, {r[irl][1][3]_i_20_n_0 r[irl][1][1]_i_11/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h00F000F0E0F000F0, 
LOC: SLICE_X35Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[irl][1][1]_i_12 - 
nets: {r[irl][1][1]_i_12_n_0 r[irl][1][1]_i_12/O}, {r_reg[imask][1]__0[10] r[irl][1][1]_i_12/I0}, {p_5_in[11] r[irl][1][1]_i_12/I1}, {r_reg[iforce][1]__0[10] r[irl][1][1]_i_12/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h57, 
LOC: SLICE_X36Y13, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[irl][1][1]_i_13 - 
nets: {r[irl][1][1]_i_13_n_0 r[irl][1][1]_i_13/O}, {p_6_in[15] r[irl][1][1]_i_13/I0}, {r_reg[imask][1]__0[14] r[irl][1][1]_i_13/I1}, {p_5_in[15] r[irl][1][1]_i_13/I2}, {r_reg[iforce][1]__0[14] r[irl][1][1]_i_13/I3}, {r[irl][1][2]_i_8_n_0 r[irl][1][1]_i_13/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h0000777F, 
LOC: SLICE_X39Y13, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[irl][1][1]_i_14 - 
nets: {r[irl][1][1]_i_14_n_0 r[irl][1][1]_i_14/O}, {r_reg[imask][1]__0[6] r[irl][1][1]_i_14/I0}, {p_5_in[7] r[irl][1][1]_i_14/I1}, {r_reg[iforce][1]__0[6] r[irl][1][1]_i_14/I2}, {p_6_in[7] r[irl][1][1]_i_14/I3}, {r[irl][1][2]_i_21_n_0 r[irl][1][1]_i_14/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h0000FF57, 
LOC: SLICE_X33Y13, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[irl][1][1]_i_15 - 
nets: {r[irl][1][1]_i_15_n_0 r[irl][1][1]_i_15/O}, {r_reg[imask][1]__0[13] r[irl][1][1]_i_15/I0}, {p_5_in[14] r[irl][1][1]_i_15/I1}, {r_reg[iforce][1]__0[13] r[irl][1][1]_i_15/I2}, {p_6_in[14] r[irl][1][1]_i_15/I3}, {r[irl][1][2]_i_13_n_0 r[irl][1][1]_i_15/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h0000FF57, 
LOC: SLICE_X39Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[irl][1][1]_i_16 - 
nets: {r[irl][1][1]_i_16_n_0 r[irl][1][1]_i_16/O}, {r_reg[imask][1]__0[11] r[irl][1][1]_i_16/I0}, {p_5_in[12] r[irl][1][1]_i_16/I1}, {r_reg[iforce][1]__0[11] r[irl][1][1]_i_16/I2}, {p_6_in[12] r[irl][1][1]_i_16/I3}, {r[irl][1][2]_i_15_n_0 r[irl][1][1]_i_16/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h0000FF57, 
LOC: SLICE_X38Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[irl][1][1]_i_2 - 
nets: {r[irl][1][1]_i_2_n_0 r[irl][1][1]_i_2/O}, {r[irl][1][2]_i_12_n_0 r[irl][1][1]_i_2/I0}, {p_6_in[7] r[irl][1][1]_i_2/I1}, {r[irl][1][2]_i_11_n_0 r[irl][1][1]_i_2/I2}, {r[irl][1][1]_i_7_n_0 r[irl][1][1]_i_2/I3}, {r[irl][1][3]_i_2_n_0 r[irl][1][1]_i_2/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hFF00F4F4, 
LOC: SLICE_X33Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[irl][1][1]_i_3 - 
nets: {r[irl][1][1]_i_3_n_0 r[irl][1][1]_i_3/O}, {r[irl][1][1]_i_8_n_0 r[irl][1][1]_i_3/I0}, {r[irl][1][3]_i_11_n_0 r[irl][1][1]_i_3/I1}, {r[irl][1][1]_i_9_n_0 r[irl][1][1]_i_3/I2}, {r[irl][1][1]_i_10_n_0 r[irl][1][1]_i_3/I3}, {r[irl][1][2]_i_5_n_0 r[irl][1][1]_i_3/I4}, {r[irl][1][1]_i_11_n_0 r[irl][1][1]_i_3/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFF1111000F, 
LOC: SLICE_X34Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[irl][1][1]_i_4 - 
nets: {r[irl][1][1]_i_4_n_0 r[irl][1][1]_i_4/O}, {p_6_in[2] r[irl][1][1]_i_4/I0}, {r_reg[iforce][1]__0[1] r[irl][1][1]_i_4/I1}, {p_5_in[2] r[irl][1][1]_i_4/I2}, {r_reg[imask][1]__0[1] r[irl][1][1]_i_4/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hA800, 
LOC: SLICE_X35Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][1][1]_i_5 - 
nets: {r[irl][1][1]_i_5_n_0 r[irl][1][1]_i_5/O}, {p_6_in[3] r[irl][1][1]_i_5/I0}, {r_reg[iforce][1]__0[2] r[irl][1][1]_i_5/I1}, {p_5_in[3] r[irl][1][1]_i_5/I2}, {r_reg[imask][1]__0[2] r[irl][1][1]_i_5/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hA800, 
LOC: SLICE_X35Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][1][1]_i_6 - 
nets: {r[irl][1][1]_i_6_n_0 r[irl][1][1]_i_6/O}, {p_6_in[1] r[irl][1][1]_i_6/I0}, {r_reg[iforce][1]__0[0] r[irl][1][1]_i_6/I1}, {p_5_in[1] r[irl][1][1]_i_6/I2}, {r_reg[imask][1]__0[0] r[irl][1][1]_i_6/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hA800, 
LOC: SLICE_X33Y6, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][1][1]_i_7 - 
nets: {r[irl][1][1]_i_7_n_0 r[irl][1][1]_i_7/O}, {r[irl][1][1]_i_12_n_0 r[irl][1][1]_i_7/I0}, {p_6_in[11] r[irl][1][1]_i_7/I1}, {r[irl][1][3]_i_14_n_0 r[irl][1][1]_i_7/I2}, {r[irl][1][2]_i_2_n_0 r[irl][1][1]_i_7/I3}, {r[irl][1][1]_i_13_n_0 r[irl][1][1]_i_7/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hF400F4FF, 
LOC: SLICE_X36Y13, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[irl][1][1]_i_8 - 
nets: {r[irl][1][1]_i_8_n_0 r[irl][1][1]_i_8/O}, {p_6_in[2] r[irl][1][1]_i_8/I0}, {r_reg[iforce][1]__0[1] r[irl][1][1]_i_8/I1}, {p_5_in[2] r[irl][1][1]_i_8/I2}, {r_reg[imask][1]__0[1] r[irl][1][1]_i_8/I3}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 16'h5400, 
LOC: SLICE_X35Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][1][1]_i_9 - 
nets: {r[irl][1][1]_i_9_n_0 r[irl][1][1]_i_9/O}, {r_reg[imask][1]__0[7] r[irl][1][1]_i_9/I0}, {p_5_in[8] r[irl][1][1]_i_9/I1}, {r_reg[iforce][1]__0[7] r[irl][1][1]_i_9/I2}, {p_6_in[8] r[irl][1][1]_i_9/I3}, {r[irl][1][1]_i_14_n_0 r[irl][1][1]_i_9/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'h0000FF57, 
LOC: SLICE_X33Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[irl][1][2]_i_1 - 
nets: {r[irl][1][2]_i_1_n_0 r[irl][1][2]_i_1/O}, {r[irl][1][2]_i_2_n_0 r[irl][1][2]_i_1/I0}, {r[irl][1][3]_i_2_n_0 r[irl][1][2]_i_1/I1}, {r[irl][1][2]_i_3_n_0 r[irl][1][2]_i_1/I2}, {r[irl][1][2]_i_4_n_0 r[irl][1][2]_i_1/I3}, {r[irl][1][3]_i_3_n_0 r[irl][1][2]_i_1/I4}, {r[irl][1][2]_i_5_n_0 r[irl][1][2]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h7070707070FF7070, 
LOC: SLICE_X35Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[irl][1][2]_i_10 - 
nets: {r[irl][1][2]_i_10_n_0 r[irl][1][2]_i_10/O}, {p_6_in[5] r[irl][1][2]_i_10/I0}, {r_reg[iforce][1]__0[4] r[irl][1][2]_i_10/I1}, {p_5_in[5] r[irl][1][2]_i_10/I2}, {r_reg[imask][1]__0[4] r[irl][1][2]_i_10/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hA800, 
LOC: SLICE_X29Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][1][2]_i_11 - 
nets: {r[irl][1][2]_i_11_n_0 r[irl][1][2]_i_11/O}, {p_6_in[6] r[irl][1][2]_i_11/I0}, {r_reg[iforce][1]__0[5] r[irl][1][2]_i_11/I1}, {p_5_in[6] r[irl][1][2]_i_11/I2}, {r_reg[imask][1]__0[5] r[irl][1][2]_i_11/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hA800, 
LOC: SLICE_X31Y13, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][1][2]_i_12 - 
nets: {r[irl][1][2]_i_12_n_0 r[irl][1][2]_i_12/O}, {r_reg[imask][1]__0[6] r[irl][1][2]_i_12/I0}, {p_5_in[7] r[irl][1][2]_i_12/I1}, {r_reg[iforce][1]__0[6] r[irl][1][2]_i_12/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h57, 
LOC: SLICE_X33Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[irl][1][2]_i_13 - 
nets: {r[irl][1][2]_i_13_n_0 r[irl][1][2]_i_13/O}, {p_6_in[15] r[irl][1][2]_i_13/I0}, {r_reg[iforce][1]__0[14] r[irl][1][2]_i_13/I1}, {p_5_in[15] r[irl][1][2]_i_13/I2}, {r_reg[imask][1]__0[14] r[irl][1][2]_i_13/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'h5400, 
LOC: SLICE_X39Y13, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][1][2]_i_14 - 
nets: {r[irl][1][2]_i_14_n_0 r[irl][1][2]_i_14/O}, {p_6_in[14] r[irl][1][2]_i_14/I0}, {r_reg[iforce][1]__0[13] r[irl][1][2]_i_14/I1}, {p_5_in[14] r[irl][1][2]_i_14/I2}, {r_reg[imask][1]__0[13] r[irl][1][2]_i_14/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hABFF, 
LOC: SLICE_X40Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][1][2]_i_15 - 
nets: {r[irl][1][2]_i_15_n_0 r[irl][1][2]_i_15/O}, {p_6_in[13] r[irl][1][2]_i_15/I0}, {r_reg[iforce][1]__0[12] r[irl][1][2]_i_15/I1}, {p_5_in[13] r[irl][1][2]_i_15/I2}, {r_reg[imask][1]__0[12] r[irl][1][2]_i_15/I3}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 16'h5400, 
LOC: SLICE_X38Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][1][2]_i_16 - 
nets: {r[irl][1][2]_i_16_n_0 r[irl][1][2]_i_16/O}, {r_reg[imask][1]__0[11] r[irl][1][2]_i_16/I0}, {p_5_in[12] r[irl][1][2]_i_16/I1}, {r_reg[iforce][1]__0[11] r[irl][1][2]_i_16/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'h57, 
LOC: SLICE_X38Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[irl][1][2]_i_17 - 
nets: {r[irl][1][2]_i_17_n_0 r[irl][1][2]_i_17/O}, {p_6_in[9] r[irl][1][2]_i_17/I0}, {r_reg[iforce][1]__0[8] r[irl][1][2]_i_17/I1}, {p_5_in[9] r[irl][1][2]_i_17/I2}, {r_reg[imask][1]__0[8] r[irl][1][2]_i_17/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'h5400, 
LOC: SLICE_X32Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][1][2]_i_18 - 
nets: {r[irl][1][2]_i_18_n_0 r[irl][1][2]_i_18/O}, {p_6_in[4] r[irl][1][2]_i_18/I0}, {r[irl][1][2]_i_19_n_0 r[irl][1][2]_i_18/I1}, {r[irl][1][2]_i_20_n_0 r[irl][1][2]_i_18/I2}, {r[irl][1][2]_i_21_n_0 r[irl][1][2]_i_18/I3}, {r[irl][1][2]_i_22_n_0 r[irl][1][2]_i_18/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hFFF1FFFF, 
LOC: SLICE_X34Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[irl][1][2]_i_19 - 
nets: {r[irl][1][2]_i_19_n_0 r[irl][1][2]_i_19/O}, {r_reg[imask][1]__0[3] r[irl][1][2]_i_19/I0}, {p_5_in[4] r[irl][1][2]_i_19/I1}, {r_reg[iforce][1]__0[3] r[irl][1][2]_i_19/I2}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 8'h57, 
LOC: SLICE_X38Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[irl][1][2]_i_2 - 
nets: {r[irl][1][2]_i_2_n_0 r[irl][1][2]_i_2/O}, {p_6_in[13] r[irl][1][2]_i_2/I0}, {r[irl][1][2]_i_6_n_0 r[irl][1][2]_i_2/I1}, {r[irl][1][2]_i_7_n_0 r[irl][1][2]_i_2/I2}, {r[irl][1][2]_i_8_n_0 r[irl][1][2]_i_2/I3}, {r[irl][1][2]_i_9_n_0 r[irl][1][2]_i_2/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h000000D0, 
LOC: SLICE_X39Y13, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[irl][1][2]_i_20 - 
nets: {r[irl][1][2]_i_20_n_0 r[irl][1][2]_i_20/O}, {p_6_in[5] r[irl][1][2]_i_20/I0}, {r_reg[iforce][1]__0[4] r[irl][1][2]_i_20/I1}, {p_5_in[5] r[irl][1][2]_i_20/I2}, {r_reg[imask][1]__0[4] r[irl][1][2]_i_20/I3}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 16'h5400, 
LOC: SLICE_X29Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][1][2]_i_21 - 
nets: {r[irl][1][2]_i_21_n_0 r[irl][1][2]_i_21/O}, {p_6_in[6] r[irl][1][2]_i_21/I0}, {r_reg[iforce][1]__0[5] r[irl][1][2]_i_21/I1}, {p_5_in[6] r[irl][1][2]_i_21/I2}, {r_reg[imask][1]__0[5] r[irl][1][2]_i_21/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'h5400, 
LOC: SLICE_X31Y13, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][1][2]_i_22 - 
nets: {r[irl][1][2]_i_22_n_0 r[irl][1][2]_i_22/O}, {p_6_in[7] r[irl][1][2]_i_22/I0}, {r_reg[iforce][1]__0[6] r[irl][1][2]_i_22/I1}, {p_5_in[7] r[irl][1][2]_i_22/I2}, {r_reg[imask][1]__0[6] r[irl][1][2]_i_22/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'hABFF, 
LOC: SLICE_X33Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][1][2]_i_3 - 
nets: {r[irl][1][2]_i_3_n_0 r[irl][1][2]_i_3/O}, {r[irl][1][3]_i_9_n_0 r[irl][1][2]_i_3/I0}, {r[irl][1][2]_i_10_n_0 r[irl][1][2]_i_3/I1}, {r[irl][1][2]_i_11_n_0 r[irl][1][2]_i_3/I2}, {p_6_in[7] r[irl][1][2]_i_3/I3}, {r[irl][1][2]_i_12_n_0 r[irl][1][2]_i_3/I4}, {r[irl][1][3]_i_2_n_0 r[irl][1][2]_i_3/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFEFEFFFE, 
LOC: SLICE_X33Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[irl][1][2]_i_4 - 
nets: {r[irl][1][2]_i_4_n_0 r[irl][1][2]_i_4/O}, {r[irl][1][2]_i_13_n_0 r[irl][1][2]_i_4/I0}, {r[irl][1][2]_i_14_n_0 r[irl][1][2]_i_4/I1}, {r[irl][1][2]_i_15_n_0 r[irl][1][2]_i_4/I2}, {p_6_in[12] r[irl][1][2]_i_4/I3}, {r[irl][1][2]_i_16_n_0 r[irl][1][2]_i_4/I4}, {r[irl][1][3]_i_5_n_0 r[irl][1][2]_i_4/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h0404040000000000, 
LOC: SLICE_X38Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[irl][1][2]_i_5 - 
nets: {r[irl][1][2]_i_5_n_0 r[irl][1][2]_i_5/O}, {r[irl][1][2]_i_17_n_0 r[irl][1][2]_i_5/I0}, {r[irl][1][3]_i_13_n_0 r[irl][1][2]_i_5/I1}, {r[irl][1][3]_i_12_n_0 r[irl][1][2]_i_5/I2}, {r[irl][1][2]_i_18_n_0 r[irl][1][2]_i_5/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'h0004, 
LOC: SLICE_X35Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][1][2]_i_6 - 
nets: {r[irl][1][2]_i_6_n_0 r[irl][1][2]_i_6/O}, {r_reg[imask][1]__0[12] r[irl][1][2]_i_6/I0}, {p_5_in[13] r[irl][1][2]_i_6/I1}, {r_reg[iforce][1]__0[12] r[irl][1][2]_i_6/I2}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 8'h57, 
LOC: SLICE_X42Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[irl][1][2]_i_7 - 
nets: {r[irl][1][2]_i_7_n_0 r[irl][1][2]_i_7/O}, {r_reg[iforce][1]__0[14] r[irl][1][2]_i_7/I0}, {p_5_in[15] r[irl][1][2]_i_7/I1}, {r_reg[imask][1]__0[14] r[irl][1][2]_i_7/I2}, {p_6_in[15] r[irl][1][2]_i_7/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'h1FFF, 
LOC: SLICE_X39Y13, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][1][2]_i_8 - 
nets: {r[irl][1][2]_i_8_n_0 r[irl][1][2]_i_8/O}, {p_6_in[14] r[irl][1][2]_i_8/I0}, {r_reg[iforce][1]__0[13] r[irl][1][2]_i_8/I1}, {p_5_in[14] r[irl][1][2]_i_8/I2}, {r_reg[imask][1]__0[13] r[irl][1][2]_i_8/I3}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 16'hA800, 
LOC: SLICE_X39Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][1][2]_i_9 - 
nets: {r[irl][1][2]_i_9_n_0 r[irl][1][2]_i_9/O}, {p_6_in[12] r[irl][1][2]_i_9/I0}, {r_reg[iforce][1]__0[11] r[irl][1][2]_i_9/I1}, {p_5_in[12] r[irl][1][2]_i_9/I2}, {r_reg[imask][1]__0[11] r[irl][1][2]_i_9/I3}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 16'hA800, 
LOC: SLICE_X38Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][1][3]_i_1 - 
nets: {r[irl][1][3]_i_1_n_0 r[irl][1][3]_i_1/O}, {r[irl][1][3]_i_2_n_0 r[irl][1][3]_i_1/I0}, {r[irl][1][3]_i_3_n_0 r[irl][1][3]_i_1/I1}, {r[irl][1][3]_i_4_n_0 r[irl][1][3]_i_1/I2}, {r[irl][1][3]_i_5_n_0 r[irl][1][3]_i_1/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'hAEAA, 
LOC: SLICE_X35Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][1][3]_i_10 - 
nets: {r[irl][1][3]_i_10_n_0 r[irl][1][3]_i_10/O}, {r_reg[imask][1]__0[2] r[irl][1][3]_i_10/I0}, {p_5_in[3] r[irl][1][3]_i_10/I1}, {r_reg[iforce][1]__0[2] r[irl][1][3]_i_10/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'h57, 
LOC: SLICE_X35Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[irl][1][3]_i_11 - 
nets: {r[irl][1][3]_i_11_n_0 r[irl][1][3]_i_11/O}, {p_6_in[3] r[irl][1][3]_i_11/I0}, {r_reg[iforce][1]__0[2] r[irl][1][3]_i_11/I1}, {p_5_in[3] r[irl][1][3]_i_11/I2}, {r_reg[imask][1]__0[2] r[irl][1][3]_i_11/I3}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 16'h5400, 
LOC: SLICE_X35Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][1][3]_i_12 - 
nets: {r[irl][1][3]_i_12_n_0 r[irl][1][3]_i_12/O}, {p_6_in[8] r[irl][1][3]_i_12/I0}, {r_reg[iforce][1]__0[7] r[irl][1][3]_i_12/I1}, {p_5_in[8] r[irl][1][3]_i_12/I2}, {r_reg[imask][1]__0[7] r[irl][1][3]_i_12/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'h5400, 
LOC: SLICE_X33Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][1][3]_i_13 - 
nets: {r[irl][1][3]_i_13_n_0 r[irl][1][3]_i_13/O}, {r[irl][1][3]_i_19_n_0 r[irl][1][3]_i_13/I0}, {r[irl][1][3]_i_20_n_0 r[irl][1][3]_i_13/I1}, {r[irl][1][2]_i_13_n_0 r[irl][1][3]_i_13/I2}, {r[irl][1][2]_i_14_n_0 r[irl][1][3]_i_13/I3}, {r[irl][1][2]_i_15_n_0 r[irl][1][3]_i_13/I4}, {r[irl][1][3]_i_21_n_0 r[irl][1][3]_i_13/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000200, 
LOC: SLICE_X38Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[irl][1][3]_i_14 - 
nets: {r[irl][1][3]_i_14_n_0 r[irl][1][3]_i_14/O}, {p_6_in[10] r[irl][1][3]_i_14/I0}, {r_reg[iforce][1]__0[9] r[irl][1][3]_i_14/I1}, {p_5_in[10] r[irl][1][3]_i_14/I2}, {r_reg[imask][1]__0[9] r[irl][1][3]_i_14/I3}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 16'hA800, 
LOC: SLICE_X42Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][1][3]_i_15 - 
nets: {r[irl][1][3]_i_15_n_0 r[irl][1][3]_i_15/O}, {p_6_in[11] r[irl][1][3]_i_15/I0}, {r_reg[iforce][1]__0[10] r[irl][1][3]_i_15/I1}, {p_5_in[11] r[irl][1][3]_i_15/I2}, {r_reg[imask][1]__0[10] r[irl][1][3]_i_15/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hA800, 
LOC: SLICE_X35Y13, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][1][3]_i_16 - 
nets: {r[irl][1][3]_i_16_n_0 r[irl][1][3]_i_16/O}, {p_6_in[13] r[irl][1][3]_i_16/I0}, {r_reg[iforce][1]__0[12] r[irl][1][3]_i_16/I1}, {p_5_in[13] r[irl][1][3]_i_16/I2}, {r_reg[imask][1]__0[12] r[irl][1][3]_i_16/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'hA800, 
LOC: SLICE_X38Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][1][3]_i_17 - 
nets: {r[irl][1][3]_i_17_n_0 r[irl][1][3]_i_17/O}, {p_6_in[9] r[irl][1][3]_i_17/I0}, {r_reg[iforce][1]__0[8] r[irl][1][3]_i_17/I1}, {p_5_in[9] r[irl][1][3]_i_17/I2}, {r_reg[imask][1]__0[8] r[irl][1][3]_i_17/I3}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 16'hA800, 
LOC: SLICE_X34Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][1][3]_i_18 - 
nets: {r[irl][1][3]_i_18_n_0 r[irl][1][3]_i_18/O}, {p_6_in[7] r[irl][1][3]_i_18/I0}, {r_reg[iforce][1]__0[6] r[irl][1][3]_i_18/I1}, {p_5_in[7] r[irl][1][3]_i_18/I2}, {r_reg[imask][1]__0[6] r[irl][1][3]_i_18/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'hA800, 
LOC: SLICE_X33Y13, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][1][3]_i_19 - 
nets: {r[irl][1][3]_i_19_n_0 r[irl][1][3]_i_19/O}, {p_6_in[10] r[irl][1][3]_i_19/I0}, {r_reg[iforce][1]__0[9] r[irl][1][3]_i_19/I1}, {p_5_in[10] r[irl][1][3]_i_19/I2}, {r_reg[imask][1]__0[9] r[irl][1][3]_i_19/I3}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 16'hABFF, 
LOC: SLICE_X42Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][1][3]_i_2 - 
nets: {r[irl][1][3]_i_2_n_0 r[irl][1][3]_i_2/O}, {r[irl][1][3]_i_6_n_0 r[irl][1][3]_i_2/I0}, {p_6_in[9] r[irl][1][3]_i_2/I1}, {r_reg[iforce][1]__0[8] r[irl][1][3]_i_2/I2}, {p_5_in[9] r[irl][1][3]_i_2/I3}, {r_reg[imask][1]__0[8] r[irl][1][3]_i_2/I4}, {r[irl][1][3]_i_7_n_0 r[irl][1][3]_i_2/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFEEEAAAAA, 
LOC: SLICE_X34Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[irl][1][3]_i_20 - 
nets: {r[irl][1][3]_i_20_n_0 r[irl][1][3]_i_20/O}, {p_6_in[11] r[irl][1][3]_i_20/I0}, {r_reg[iforce][1]__0[10] r[irl][1][3]_i_20/I1}, {p_5_in[11] r[irl][1][3]_i_20/I2}, {r_reg[imask][1]__0[10] r[irl][1][3]_i_20/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'h5400, 
LOC: SLICE_X35Y13, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][1][3]_i_21 - 
nets: {r[irl][1][3]_i_21_n_0 r[irl][1][3]_i_21/O}, {p_6_in[12] r[irl][1][3]_i_21/I0}, {r_reg[iforce][1]__0[11] r[irl][1][3]_i_21/I1}, {p_5_in[12] r[irl][1][3]_i_21/I2}, {r_reg[imask][1]__0[11] r[irl][1][3]_i_21/I3}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 16'h5400, 
LOC: SLICE_X38Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][1][3]_i_3 - 
nets: {r[irl][1][3]_i_3_n_0 r[irl][1][3]_i_3/O}, {r[irl][1][1]_i_4_n_0 r[irl][1][3]_i_3/I0}, {r[irl][1][3]_i_8_n_0 r[irl][1][3]_i_3/I1}, {r[irl][1][3]_i_9_n_0 r[irl][1][3]_i_3/I2}, {r[irl][1][3]_i_10_n_0 r[irl][1][3]_i_3/I3}, {p_6_in[3] r[irl][1][3]_i_3/I4}, {r[irl][1][1]_i_6_n_0 r[irl][1][3]_i_3/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0000000004000404, 
LOC: SLICE_X35Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[irl][1][3]_i_4 - 
nets: {r[irl][1][3]_i_4_n_0 r[irl][1][3]_i_4/O}, {r[irl][1][3]_i_11_n_0 r[irl][1][3]_i_4/I0}, {r[irl][1][2]_i_5_n_0 r[irl][1][3]_i_4/I1}, {r_reg[imask][1]__0[1] r[irl][1][3]_i_4/I2}, {p_5_in[2] r[irl][1][3]_i_4/I3}, {r_reg[iforce][1]__0[1] r[irl][1][3]_i_4/I4}, {p_6_in[2] r[irl][1][3]_i_4/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h4444444404040444, 
LOC: SLICE_X35Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[irl][1][3]_i_5 - 
nets: {r[irl][1][3]_i_5_n_0 r[irl][1][3]_i_5/O}, {r[irl][1][3]_i_12_n_0 r[irl][1][3]_i_5/I0}, {r[irl][1][3]_i_13_n_0 r[irl][1][3]_i_5/I1}, {p_6_in[9] r[irl][1][3]_i_5/I2}, {r_reg[iforce][1]__0[8] r[irl][1][3]_i_5/I3}, {p_5_in[9] r[irl][1][3]_i_5/I4}, {r_reg[imask][1]__0[8] r[irl][1][3]_i_5/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hBFBFBFBBBBBBBBBB, 
LOC: SLICE_X34Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[irl][1][3]_i_6 - 
nets: {r[irl][1][3]_i_6_n_0 r[irl][1][3]_i_6/O}, {p_6_in[8] r[irl][1][3]_i_6/I0}, {r_reg[iforce][1]__0[7] r[irl][1][3]_i_6/I1}, {p_5_in[8] r[irl][1][3]_i_6/I2}, {r_reg[imask][1]__0[7] r[irl][1][3]_i_6/I3}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 16'hA800, 
LOC: SLICE_X33Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][1][3]_i_7 - 
nets: {r[irl][1][3]_i_7_n_0 r[irl][1][3]_i_7/O}, {r[irl][1][3]_i_14_n_0 r[irl][1][3]_i_7/I0}, {r[irl][1][3]_i_15_n_0 r[irl][1][3]_i_7/I1}, {r[irl][1][3]_i_16_n_0 r[irl][1][3]_i_7/I2}, {r[irl][1][2]_i_7_n_0 r[irl][1][3]_i_7/I3}, {r[irl][1][2]_i_8_n_0 r[irl][1][3]_i_7/I4}, {r[irl][1][2]_i_9_n_0 r[irl][1][3]_i_7/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFEFF, 
LOC: SLICE_X38Y13, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[irl][1][3]_i_8 - 
nets: {r[irl][1][3]_i_8_n_0 r[irl][1][3]_i_8/O}, {r[irl][1][3]_i_7_n_0 r[irl][1][3]_i_8/I0}, {r[irl][1][3]_i_17_n_0 r[irl][1][3]_i_8/I1}, {r[irl][1][3]_i_6_n_0 r[irl][1][3]_i_8/I2}, {r[irl][1][3]_i_18_n_0 r[irl][1][3]_i_8/I3}, {r[irl][1][2]_i_11_n_0 r[irl][1][3]_i_8/I4}, {r[irl][1][2]_i_10_n_0 r[irl][1][3]_i_8/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000001, 
LOC: SLICE_X29Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[irl][1][3]_i_9 - 
nets: {r[irl][1][3]_i_9_n_0 r[irl][1][3]_i_9/O}, {p_6_in[4] r[irl][1][3]_i_9/I0}, {r_reg[iforce][1]__0[3] r[irl][1][3]_i_9/I1}, {p_5_in[4] r[irl][1][3]_i_9/I2}, {r_reg[imask][1]__0[3] r[irl][1][3]_i_9/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'hA800, 
LOC: SLICE_X38Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][2][0]_i_1 - 
nets: {r[irl][2][0]_i_1_n_0 r[irl][2][0]_i_1/O}, {r[irl][2][1]_i_6_n_0 r[irl][2][0]_i_1/I0}, {r[irl][2][1]_i_7_n_0 r[irl][2][0]_i_1/I1}, {r[irl][2][0]_i_2_n_0 r[irl][2][0]_i_1/I2}, {r[irl][2][0]_i_3_n_0 r[irl][2][0]_i_1/I3}, {r[irl][2][3]_i_4_n_0 r[irl][2][0]_i_1/I4}, {r[irl][2][0]_i_4_n_0 r[irl][2][0]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h000000FF1B1B00FF, 
LOC: SLICE_X33Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[irl][2][0]_i_10 - 
nets: {r[irl][2][0]_i_10_n_0 r[irl][2][0]_i_10/O}, {r_reg[imask][2]__0[10] r[irl][2][0]_i_10/I0}, {p_5_in[11] r[irl][2][0]_i_10/I1}, {r_reg[iforce][2]__0[10] r[irl][2][0]_i_10/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'h57, 
LOC: SLICE_X36Y13, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[irl][2][0]_i_11 - 
nets: {r[irl][2][0]_i_11_n_0 r[irl][2][0]_i_11/O}, {r[irl][2][2]_i_9_n_0 r[irl][2][0]_i_11/I0}, {r[irl][2][3]_i_17_n_0 r[irl][2][0]_i_11/I1}, {r[irl][2][0]_i_13_n_0 r[irl][2][0]_i_11/I2}, {r[irl][2][2]_i_8_n_0 r[irl][2][0]_i_11/I3}, {r[irl][2][2]_i_7_n_0 r[irl][2][0]_i_11/I4}, {r[irl][2][0]_i_14_n_0 r[irl][2][0]_i_11/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFF000000FF00BA00, 
LOC: SLICE_X39Y13, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[irl][2][0]_i_12 - 
nets: {r[irl][2][0]_i_12_n_0 r[irl][2][0]_i_12/O}, {r[irl][2][2]_i_9_n_0 r[irl][2][0]_i_12/I0}, {r[irl][2][2]_i_8_n_0 r[irl][2][0]_i_12/I1}, {r[irl][2][2]_i_7_n_0 r[irl][2][0]_i_12/I2}, {r[irl][2][0]_i_14_n_0 r[irl][2][0]_i_12/I3}, {r[irl][2][3]_i_17_n_0 r[irl][2][0]_i_12/I4}, {r[irl][2][0]_i_13_n_0 r[irl][2][0]_i_12/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000004, 
LOC: SLICE_X38Y13, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[irl][2][0]_i_13 - 
nets: {r[irl][2][0]_i_13_n_0 r[irl][2][0]_i_13/O}, {p_6_in[10] r[irl][2][0]_i_13/I0}, {r_reg[iforce][2]__0[9] r[irl][2][0]_i_13/I1}, {p_5_in[10] r[irl][2][0]_i_13/I2}, {r_reg[imask][2]__0[9] r[irl][2][0]_i_13/I3}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 16'hA800, 
LOC: SLICE_X43Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][2][0]_i_14 - 
nets: {r[irl][2][0]_i_14_n_0 r[irl][2][0]_i_14/O}, {p_6_in[13] r[irl][2][0]_i_14/I0}, {r_reg[iforce][2]__0[12] r[irl][2][0]_i_14/I1}, {p_5_in[13] r[irl][2][0]_i_14/I2}, {r_reg[imask][2]__0[12] r[irl][2][0]_i_14/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hA800, 
LOC: SLICE_X43Y13, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][2][0]_i_2 - 
nets: {r[irl][2][0]_i_2_n_0 r[irl][2][0]_i_2/O}, {r[irl][2][1]_i_15_n_0 r[irl][2][0]_i_2/I0}, {r[irl][2][2]_i_11_n_0 r[irl][2][0]_i_2/I1}, {r[irl][2][0]_i_5_n_0 r[irl][2][0]_i_2/I2}, {r[irl][2][0]_i_6_n_0 r[irl][2][0]_i_2/I3}, {r[irl][2][0]_i_7_n_0 r[irl][2][0]_i_2/I4}, {r[irl][2][3]_i_3_n_0 r[irl][2][0]_i_2/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h8888B888B8B8B8B8, 
LOC: SLICE_X34Y13, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[irl][2][0]_i_3 - 
nets: {r[irl][2][0]_i_3_n_0 r[irl][2][0]_i_3/O}, {r[irl][2][3]_i_16_n_0 r[irl][2][0]_i_3/I0}, {r[irl][2][3]_i_12_n_0 r[irl][2][0]_i_3/I1}, {r[irl][2][0]_i_8_n_0 r[irl][2][0]_i_3/I2}, {r[irl][2][3]_i_14_n_0 r[irl][2][0]_i_3/I3}, {r[irl][2][3]_i_13_n_0 r[irl][2][0]_i_3/I4}, {r[irl][2][3]_i_15_n_0 r[irl][2][0]_i_3/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hF0F0F0FFF0F0F0F4, 
LOC: SLICE_X32Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[irl][2][0]_i_4 - 
nets: {r[irl][2][0]_i_4_n_0 r[irl][2][0]_i_4/O}, {r[irl][2][1]_i_14_n_0 r[irl][2][0]_i_4/I0}, {r[irl][2][1]_i_12_n_0 r[irl][2][0]_i_4/I1}, {r[irl][2][1]_i_13_n_0 r[irl][2][0]_i_4/I2}, {r[irl][2][1]_i_11_n_0 r[irl][2][0]_i_4/I3}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 16'h0002, 
LOC: SLICE_X34Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][2][0]_i_5 - 
nets: {r[irl][2][0]_i_5_n_0 r[irl][2][0]_i_5/O}, {r[irl][2][0]_i_9_n_0 r[irl][2][0]_i_5/I0}, {r[irl][2][2]_i_10_n_0 r[irl][2][0]_i_5/I1}, {r[irl][2][0]_i_10_n_0 r[irl][2][0]_i_5/I2}, {p_6_in[11] r[irl][2][0]_i_5/I3}, {r[irl][2][3]_i_9_n_0 r[irl][2][0]_i_5/I4}, {r[irl][2][3]_i_10_n_0 r[irl][2][0]_i_5/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h7774444477747774, 
LOC: SLICE_X36Y13, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[irl][2][0]_i_6 - 
nets: {r[irl][2][0]_i_6_n_0 r[irl][2][0]_i_6/O}, {p_6_in[6] r[irl][2][0]_i_6/I0}, {r_reg[iforce][2]__0[5] r[irl][2][0]_i_6/I1}, {p_5_in[6] r[irl][2][0]_i_6/I2}, {r_reg[imask][2]__0[5] r[irl][2][0]_i_6/I3}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 16'h5400, 
LOC: SLICE_X31Y13, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][2][0]_i_7 - 
nets: {r[irl][2][0]_i_7_n_0 r[irl][2][0]_i_7/O}, {p_6_in[7] r[irl][2][0]_i_7/I0}, {r_reg[iforce][2]__0[6] r[irl][2][0]_i_7/I1}, {p_5_in[7] r[irl][2][0]_i_7/I2}, {r_reg[imask][2]__0[6] r[irl][2][0]_i_7/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'h5400, 
LOC: SLICE_X33Y14, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][2][0]_i_8 - 
nets: {r[irl][2][0]_i_8_n_0 r[irl][2][0]_i_8/O}, {r[irl][2][1]_i_9_n_0 r[irl][2][0]_i_8/I0}, {r[irl][2][1]_i_10_n_0 r[irl][2][0]_i_8/I1}, {r[irl][2][0]_i_11_n_0 r[irl][2][0]_i_8/I2}, {r[irl][2][3]_i_23_n_0 r[irl][2][0]_i_8/I3}, {r[irl][2][0]_i_12_n_0 r[irl][2][0]_i_8/I4}, {r[irl][2][3]_i_5_n_0 r[irl][2][0]_i_8/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hF0FFF0F0F0F2F0F0, 
LOC: SLICE_X32Y13, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[irl][2][0]_i_9 - 
nets: {r[irl][2][0]_i_9_n_0 r[irl][2][0]_i_9/O}, {r_reg[imask][2]__0[14] r[irl][2][0]_i_9/I0}, {p_5_in[15] r[irl][2][0]_i_9/I1}, {r_reg[iforce][2]__0[14] r[irl][2][0]_i_9/I2}, {p_6_in[15] r[irl][2][0]_i_9/I3}, {r[irl][2][3]_i_19_n_0 r[irl][2][0]_i_9/I4}, {r[irl][2][3]_i_21_n_0 r[irl][2][0]_i_9/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFF00A800A800A8, 
LOC: SLICE_X40Y14, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[irl][2][1]_i_1 - 
nets: {r[irl][2][1]_i_1_n_0 r[irl][2][1]_i_1/O}, {r[irl][2][1]_i_2_n_0 r[irl][2][1]_i_1/I0}, {r[irl][2][1]_i_3_n_0 r[irl][2][1]_i_1/I1}, {r[irl][2][1]_i_4_n_0 r[irl][2][1]_i_1/I2}, {r[irl][2][1]_i_5_n_0 r[irl][2][1]_i_1/I3}, {r[irl][2][1]_i_6_n_0 r[irl][2][1]_i_1/I4}, {r[irl][2][1]_i_7_n_0 r[irl][2][1]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h5503550355035500, 
LOC: SLICE_X33Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[irl][2][1]_i_10 - 
nets: {r[irl][2][1]_i_10_n_0 r[irl][2][1]_i_10/O}, {p_6_in[7] r[irl][2][1]_i_10/I0}, {r_reg[iforce][2]__0[6] r[irl][2][1]_i_10/I1}, {p_5_in[7] r[irl][2][1]_i_10/I2}, {r_reg[imask][2]__0[6] r[irl][2][1]_i_10/I3}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 16'hA800, 
LOC: SLICE_X33Y13, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][2][1]_i_11 - 
nets: {r[irl][2][1]_i_11_n_0 r[irl][2][1]_i_11/O}, {p_6_in[3] r[irl][2][1]_i_11/I0}, {r_reg[iforce][2]__0[2] r[irl][2][1]_i_11/I1}, {p_5_in[3] r[irl][2][1]_i_11/I2}, {r_reg[imask][2]__0[2] r[irl][2][1]_i_11/I3}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 16'h5400, 
LOC: SLICE_X36Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][2][1]_i_12 - 
nets: {r[irl][2][1]_i_12_n_0 r[irl][2][1]_i_12/O}, {r[irl][2][1]_i_7_n_0 r[irl][2][1]_i_12/I0}, {r[irl][2][1]_i_15_n_0 r[irl][2][1]_i_12/I1}, {r_reg[imask][2]__0[0] r[irl][2][1]_i_12/I2}, {p_5_in[1] r[irl][2][1]_i_12/I3}, {r_reg[iforce][2]__0[0] r[irl][2][1]_i_12/I4}, {p_6_in[1] r[irl][2][1]_i_12/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hEEEEEEEEFEFEFEEE, 
LOC: SLICE_X33Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[irl][2][1]_i_13 - 
nets: {r[irl][2][1]_i_13_n_0 r[irl][2][1]_i_13/O}, {p_6_in[5] r[irl][2][1]_i_13/I0}, {r_reg[iforce][2]__0[4] r[irl][2][1]_i_13/I1}, {p_5_in[5] r[irl][2][1]_i_13/I2}, {r_reg[imask][2]__0[4] r[irl][2][1]_i_13/I3}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 16'h5400, 
LOC: SLICE_X30Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][2][1]_i_14 - 
nets: {r[irl][2][1]_i_14_n_0 r[irl][2][1]_i_14/O}, {r[irl][2][3]_i_11_n_0 r[irl][2][1]_i_14/I0}, {r[irl][2][3]_i_10_n_0 r[irl][2][1]_i_14/I1}, {r[irl][2][3]_i_9_n_0 r[irl][2][1]_i_14/I2}, {r[irl][2][2]_i_12_n_0 r[irl][2][1]_i_14/I3}, {r[irl][2][3]_i_8_n_0 r[irl][2][1]_i_14/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h00000100, 
LOC: SLICE_X35Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[irl][2][1]_i_15 - 
nets: {r[irl][2][1]_i_15_n_0 r[irl][2][1]_i_15/O}, {p_6_in[4] r[irl][2][1]_i_15/I0}, {r_reg[iforce][2]__0[3] r[irl][2][1]_i_15/I1}, {p_5_in[4] r[irl][2][1]_i_15/I2}, {r_reg[imask][2]__0[3] r[irl][2][1]_i_15/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'h5400, 
LOC: SLICE_X36Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][2][1]_i_16 - 
nets: {r[irl][2][1]_i_16_n_0 r[irl][2][1]_i_16/O}, {r[irl][2][2]_i_12_n_0 r[irl][2][1]_i_16/I0}, {r[irl][2][1]_i_19_n_0 r[irl][2][1]_i_16/I1}, {r[irl][2][1]_i_20_n_0 r[irl][2][1]_i_16/I2}, {r[irl][2][3]_i_22_n_0 r[irl][2][1]_i_16/I3}, {r[irl][2][3]_i_9_n_0 r[irl][2][1]_i_16/I4}, {r[irl][2][1]_i_21_n_0 r[irl][2][1]_i_16/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0303030F0303030B, 
LOC: SLICE_X37Y13, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[irl][2][1]_i_17 - 
nets: {r[irl][2][1]_i_17_n_0 r[irl][2][1]_i_17/O}, {r_reg[imask][2]__0[4] r[irl][2][1]_i_17/I0}, {p_5_in[5] r[irl][2][1]_i_17/I1}, {r_reg[iforce][2]__0[4] r[irl][2][1]_i_17/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'h57, 
LOC: SLICE_X28Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[irl][2][1]_i_18 - 
nets: {r[irl][2][1]_i_18_n_0 r[irl][2][1]_i_18/O}, {r_reg[imask][2]__0[13] r[irl][2][1]_i_18/I0}, {p_5_in[14] r[irl][2][1]_i_18/I1}, {r_reg[iforce][2]__0[13] r[irl][2][1]_i_18/I2}, {p_6_in[14] r[irl][2][1]_i_18/I3}, {r[irl][2][2]_i_8_n_0 r[irl][2][1]_i_18/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hA800FFFF, 
LOC: SLICE_X40Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[irl][2][1]_i_19 - 
nets: {r[irl][2][1]_i_19_n_0 r[irl][2][1]_i_19/O}, {r_reg[imask][2]__0[11] r[irl][2][1]_i_19/I0}, {p_5_in[12] r[irl][2][1]_i_19/I1}, {r_reg[iforce][2]__0[11] r[irl][2][1]_i_19/I2}, {p_6_in[12] r[irl][2][1]_i_19/I3}, {r[irl][2][3]_i_19_n_0 r[irl][2][1]_i_19/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h0000FF57, 
LOC: SLICE_X40Y13, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[irl][2][1]_i_2 - 
nets: {r[irl][2][1]_i_2_n_0 r[irl][2][1]_i_2/O}, {r[irl][2][3]_i_14_n_0 r[irl][2][1]_i_2/I0}, {r[irl][2][3]_i_15_n_0 r[irl][2][1]_i_2/I1}, {r[irl][2][3]_i_2_n_0 r[irl][2][1]_i_2/I2}, {r[irl][2][1]_i_8_n_0 r[irl][2][1]_i_2/I3}, {r[irl][2][1]_i_9_n_0 r[irl][2][1]_i_2/I4}, {r[irl][2][1]_i_10_n_0 r[irl][2][1]_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h00F000F000F00EFE, 
LOC: SLICE_X33Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[irl][2][1]_i_20 - 
nets: {r[irl][2][1]_i_20_n_0 r[irl][2][1]_i_20/O}, {r_reg[imask][2]__0[14] r[irl][2][1]_i_20/I0}, {p_5_in[15] r[irl][2][1]_i_20/I1}, {r_reg[iforce][2]__0[14] r[irl][2][1]_i_20/I2}, {p_6_in[15] r[irl][2][1]_i_20/I3}, {r[irl][2][3]_i_21_n_0 r[irl][2][1]_i_20/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h00A8FFFF, 
LOC: SLICE_X40Y14, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[irl][2][1]_i_21 - 
nets: {r[irl][2][1]_i_21_n_0 r[irl][2][1]_i_21/O}, {r_reg[imask][2]__0[7] r[irl][2][1]_i_21/I0}, {p_5_in[8] r[irl][2][1]_i_21/I1}, {r_reg[iforce][2]__0[7] r[irl][2][1]_i_21/I2}, {p_6_in[8] r[irl][2][1]_i_21/I3}, {r[irl][2][3]_i_10_n_0 r[irl][2][1]_i_21/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hFFFF00A8, 
LOC: SLICE_X33Y13, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[irl][2][1]_i_3 - 
nets: {r[irl][2][1]_i_3_n_0 r[irl][2][1]_i_3/O}, {r[irl][2][1]_i_11_n_0 r[irl][2][1]_i_3/I0}, {r[irl][2][1]_i_12_n_0 r[irl][2][1]_i_3/I1}, {r[irl][2][1]_i_13_n_0 r[irl][2][1]_i_3/I2}, {r[irl][2][1]_i_14_n_0 r[irl][2][1]_i_3/I3}, {r[irl][2][1]_i_15_n_0 r[irl][2][1]_i_3/I4}, {r[irl][2][1]_i_16_n_0 r[irl][2][1]_i_3/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFF1FF01000100, 
LOC: SLICE_X34Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[irl][2][1]_i_4 - 
nets: {r[irl][2][1]_i_4_n_0 r[irl][2][1]_i_4/O}, {p_6_in[1] r[irl][2][1]_i_4/I0}, {r_reg[iforce][2]__0[0] r[irl][2][1]_i_4/I1}, {p_5_in[1] r[irl][2][1]_i_4/I2}, {r_reg[imask][2]__0[0] r[irl][2][1]_i_4/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hA800, 
LOC: SLICE_X33Y6, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][2][1]_i_5 - 
nets: {r[irl][2][1]_i_5_n_0 r[irl][2][1]_i_5/O}, {r[irl][2][3]_i_16_n_0 r[irl][2][1]_i_5/I0}, {r[irl][2][3]_i_15_n_0 r[irl][2][1]_i_5/I1}, {p_6_in[5] r[irl][2][1]_i_5/I2}, {r[irl][2][1]_i_17_n_0 r[irl][2][1]_i_5/I3}, {r[irl][2][3]_i_13_n_0 r[irl][2][1]_i_5/I4}, {r[irl][2][3]_i_12_n_0 r[irl][2][1]_i_5/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFEEFE, 
LOC: SLICE_X28Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[irl][2][1]_i_6 - 
nets: {r[irl][2][1]_i_6_n_0 r[irl][2][1]_i_6/O}, {r_reg[imask][2]__0[2] r[irl][2][1]_i_6/I0}, {p_5_in[3] r[irl][2][1]_i_6/I1}, {r_reg[iforce][2]__0[2] r[irl][2][1]_i_6/I2}, {p_6_in[3] r[irl][2][1]_i_6/I3}, {r[irl][2][1]_i_15_n_0 r[irl][2][1]_i_6/I4}, {r[irl][2][2]_i_11_n_0 r[irl][2][1]_i_6/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hFFFF00A8FFFFFFFF, 
LOC: SLICE_X36Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[irl][2][1]_i_7 - 
nets: {r[irl][2][1]_i_7_n_0 r[irl][2][1]_i_7/O}, {p_6_in[2] r[irl][2][1]_i_7/I0}, {r_reg[iforce][2]__0[1] r[irl][2][1]_i_7/I1}, {p_5_in[2] r[irl][2][1]_i_7/I2}, {r_reg[imask][2]__0[1] r[irl][2][1]_i_7/I3}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 16'h5400, 
LOC: SLICE_X33Y6, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][2][1]_i_8 - 
nets: {r[irl][2][1]_i_8_n_0 r[irl][2][1]_i_8/O}, {r[irl][2][3]_i_7_n_0 r[irl][2][1]_i_8/I0}, {r[irl][2][2]_i_2_n_0 r[irl][2][1]_i_8/I1}, {r[irl][2][1]_i_18_n_0 r[irl][2][1]_i_8/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X36Y13, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[irl][2][1]_i_9 - 
nets: {r[irl][2][1]_i_9_n_0 r[irl][2][1]_i_9/O}, {p_6_in[6] r[irl][2][1]_i_9/I0}, {r_reg[iforce][2]__0[5] r[irl][2][1]_i_9/I1}, {p_5_in[6] r[irl][2][1]_i_9/I2}, {r_reg[imask][2]__0[5] r[irl][2][1]_i_9/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hA800, 
LOC: SLICE_X31Y13, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][2][2]_i_1 - 
nets: {r[irl][2][2]_i_1_n_0 r[irl][2][2]_i_1/O}, {r[irl][2][2]_i_2_n_0 r[irl][2][2]_i_1/I0}, {r[irl][2][3]_i_2_n_0 r[irl][2][2]_i_1/I1}, {r[irl][2][2]_i_3_n_0 r[irl][2][2]_i_1/I2}, {r[irl][2][2]_i_4_n_0 r[irl][2][2]_i_1/I3}, {r[irl][2][3]_i_4_n_0 r[irl][2][2]_i_1/I4}, {r[irl][2][2]_i_5_n_0 r[irl][2][2]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h7070707070FF7070, 
LOC: SLICE_X33Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[irl][2][2]_i_10 - 
nets: {r[irl][2][2]_i_10_n_0 r[irl][2][2]_i_10/O}, {r[irl][2][3]_i_21_n_0 r[irl][2][2]_i_10/I0}, {r[irl][2][3]_i_20_n_0 r[irl][2][2]_i_10/I1}, {r[irl][2][3]_i_19_n_0 r[irl][2][2]_i_10/I2}, {p_6_in[12] r[irl][2][2]_i_10/I3}, {r[irl][2][3]_i_18_n_0 r[irl][2][2]_i_10/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hFDFDFDFF, 
LOC: SLICE_X40Y14, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[irl][2][2]_i_11 - 
nets: {r[irl][2][2]_i_11_n_0 r[irl][2][2]_i_11/O}, {r[irl][2][3]_i_8_n_0 r[irl][2][2]_i_11/I0}, {r[irl][2][2]_i_12_n_0 r[irl][2][2]_i_11/I1}, {r[irl][2][3]_i_9_n_0 r[irl][2][2]_i_11/I2}, {r[irl][2][3]_i_10_n_0 r[irl][2][2]_i_11/I3}, {r[irl][2][3]_i_11_n_0 r[irl][2][2]_i_11/I4}, {r[irl][2][1]_i_13_n_0 r[irl][2][2]_i_11/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000004, 
LOC: SLICE_X35Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[irl][2][2]_i_12 - 
nets: {r[irl][2][2]_i_12_n_0 r[irl][2][2]_i_12/O}, {r_reg[imask][2]__0[6] r[irl][2][2]_i_12/I0}, {p_5_in[7] r[irl][2][2]_i_12/I1}, {r_reg[iforce][2]__0[6] r[irl][2][2]_i_12/I2}, {p_6_in[7] r[irl][2][2]_i_12/I3}, {r[irl][2][0]_i_6_n_0 r[irl][2][2]_i_12/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h0000FF57, 
LOC: SLICE_X33Y13, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[irl][2][2]_i_2 - 
nets: {r[irl][2][2]_i_2_n_0 r[irl][2][2]_i_2/O}, {p_6_in[13] r[irl][2][2]_i_2/I0}, {r[irl][2][2]_i_6_n_0 r[irl][2][2]_i_2/I1}, {r[irl][2][2]_i_7_n_0 r[irl][2][2]_i_2/I2}, {r[irl][2][2]_i_8_n_0 r[irl][2][2]_i_2/I3}, {r[irl][2][2]_i_9_n_0 r[irl][2][2]_i_2/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'h00000D00, 
LOC: SLICE_X38Y13, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[irl][2][2]_i_3 - 
nets: {r[irl][2][2]_i_3_n_0 r[irl][2][2]_i_3/O}, {r[irl][2][3]_i_15_n_0 r[irl][2][2]_i_3/I0}, {p_6_in[5] r[irl][2][2]_i_3/I1}, {r_reg[iforce][2]__0[4] r[irl][2][2]_i_3/I2}, {p_5_in[5] r[irl][2][2]_i_3/I3}, {r_reg[imask][2]__0[4] r[irl][2][2]_i_3/I4}, {r[irl][2][3]_i_13_n_0 r[irl][2][2]_i_3/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFEEEAAAAA, 
LOC: SLICE_X30Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[irl][2][2]_i_4 - 
nets: {r[irl][2][2]_i_4_n_0 r[irl][2][2]_i_4/O}, {r[irl][2][2]_i_10_n_0 r[irl][2][2]_i_4/I0}, {r[irl][2][3]_i_3_n_0 r[irl][2][2]_i_4/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'h1, 
LOC: SLICE_X33Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r[irl][2][2]_i_5 - 
nets: {r[irl][2][2]_i_5_n_0 r[irl][2][2]_i_5/O}, {r[irl][2][2]_i_11_n_0 r[irl][2][2]_i_5/I0}, {r_reg[imask][2]__0[3] r[irl][2][2]_i_5/I1}, {p_5_in[4] r[irl][2][2]_i_5/I2}, {r_reg[iforce][2]__0[3] r[irl][2][2]_i_5/I3}, {p_6_in[4] r[irl][2][2]_i_5/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hAAAA222A, 
LOC: SLICE_X36Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[irl][2][2]_i_6 - 
nets: {r[irl][2][2]_i_6_n_0 r[irl][2][2]_i_6/O}, {r_reg[imask][2]__0[12] r[irl][2][2]_i_6/I0}, {p_5_in[13] r[irl][2][2]_i_6/I1}, {r_reg[iforce][2]__0[12] r[irl][2][2]_i_6/I2}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 8'h57, 
LOC: SLICE_X42Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[irl][2][2]_i_7 - 
nets: {r[irl][2][2]_i_7_n_0 r[irl][2][2]_i_7/O}, {p_6_in[14] r[irl][2][2]_i_7/I0}, {r_reg[iforce][2]__0[13] r[irl][2][2]_i_7/I1}, {p_5_in[14] r[irl][2][2]_i_7/I2}, {r_reg[imask][2]__0[13] r[irl][2][2]_i_7/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'hA800, 
LOC: SLICE_X40Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][2][2]_i_8 - 
nets: {r[irl][2][2]_i_8_n_0 r[irl][2][2]_i_8/O}, {r_reg[iforce][2]__0[14] r[irl][2][2]_i_8/I0}, {p_5_in[15] r[irl][2][2]_i_8/I1}, {r_reg[imask][2]__0[14] r[irl][2][2]_i_8/I2}, {p_6_in[15] r[irl][2][2]_i_8/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'h1FFF, 
LOC: SLICE_X40Y13, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][2][2]_i_9 - 
nets: {r[irl][2][2]_i_9_n_0 r[irl][2][2]_i_9/O}, {p_6_in[12] r[irl][2][2]_i_9/I0}, {r_reg[iforce][2]__0[11] r[irl][2][2]_i_9/I1}, {p_5_in[12] r[irl][2][2]_i_9/I2}, {r_reg[imask][2]__0[11] r[irl][2][2]_i_9/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'hA800, 
LOC: SLICE_X40Y13, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][2][3]_i_1 - 
nets: {r[irl][2][3]_i_1_n_0 r[irl][2][3]_i_1/O}, {r[irl][2][3]_i_2_n_0 r[irl][2][3]_i_1/I0}, {r[irl][2][3]_i_3_n_0 r[irl][2][3]_i_1/I1}, {r[irl][2][3]_i_4_n_0 r[irl][2][3]_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hBA, 
LOC: SLICE_X33Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[irl][2][3]_i_10 - 
nets: {r[irl][2][3]_i_10_n_0 r[irl][2][3]_i_10/O}, {p_6_in[9] r[irl][2][3]_i_10/I0}, {r_reg[iforce][2]__0[8] r[irl][2][3]_i_10/I1}, {p_5_in[9] r[irl][2][3]_i_10/I2}, {r_reg[imask][2]__0[8] r[irl][2][3]_i_10/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'h5400, 
LOC: SLICE_X32Y13, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][2][3]_i_11 - 
nets: {r[irl][2][3]_i_11_n_0 r[irl][2][3]_i_11/O}, {p_6_in[8] r[irl][2][3]_i_11/I0}, {r_reg[iforce][2]__0[7] r[irl][2][3]_i_11/I1}, {p_5_in[8] r[irl][2][3]_i_11/I2}, {r_reg[imask][2]__0[7] r[irl][2][3]_i_11/I3}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 16'h5400, 
LOC: SLICE_X34Y13, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][2][3]_i_12 - 
nets: {r[irl][2][3]_i_12_n_0 r[irl][2][3]_i_12/O}, {p_6_in[2] r[irl][2][3]_i_12/I0}, {r_reg[iforce][2]__0[1] r[irl][2][3]_i_12/I1}, {p_5_in[2] r[irl][2][3]_i_12/I2}, {r_reg[imask][2]__0[1] r[irl][2][3]_i_12/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hA800, 
LOC: SLICE_X33Y6, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][2][3]_i_13 - 
nets: {r[irl][2][3]_i_13_n_0 r[irl][2][3]_i_13/O}, {r[irl][2][1]_i_9_n_0 r[irl][2][3]_i_13/I0}, {r[irl][2][1]_i_10_n_0 r[irl][2][3]_i_13/I1}, {r[irl][2][3]_i_5_n_0 r[irl][2][3]_i_13/I2}, {r[irl][2][3]_i_23_n_0 r[irl][2][3]_i_13/I3}, {r[irl][2][2]_i_2_n_0 r[irl][2][3]_i_13/I4}, {r[irl][2][3]_i_7_n_0 r[irl][2][3]_i_13/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFEFFFF, 
LOC: SLICE_X32Y13, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[irl][2][3]_i_14 - 
nets: {r[irl][2][3]_i_14_n_0 r[irl][2][3]_i_14/O}, {p_6_in[5] r[irl][2][3]_i_14/I0}, {r_reg[iforce][2]__0[4] r[irl][2][3]_i_14/I1}, {p_5_in[5] r[irl][2][3]_i_14/I2}, {r_reg[imask][2]__0[4] r[irl][2][3]_i_14/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'hA800, 
LOC: SLICE_X30Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][2][3]_i_15 - 
nets: {r[irl][2][3]_i_15_n_0 r[irl][2][3]_i_15/O}, {p_6_in[4] r[irl][2][3]_i_15/I0}, {r_reg[iforce][2]__0[3] r[irl][2][3]_i_15/I1}, {p_5_in[4] r[irl][2][3]_i_15/I2}, {r_reg[imask][2]__0[3] r[irl][2][3]_i_15/I3}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 16'hA800, 
LOC: SLICE_X36Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][2][3]_i_16 - 
nets: {r[irl][2][3]_i_16_n_0 r[irl][2][3]_i_16/O}, {p_6_in[3] r[irl][2][3]_i_16/I0}, {r_reg[iforce][2]__0[2] r[irl][2][3]_i_16/I1}, {p_5_in[3] r[irl][2][3]_i_16/I2}, {r_reg[imask][2]__0[2] r[irl][2][3]_i_16/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hA800, 
LOC: SLICE_X36Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][2][3]_i_17 - 
nets: {r[irl][2][3]_i_17_n_0 r[irl][2][3]_i_17/O}, {p_6_in[11] r[irl][2][3]_i_17/I0}, {r_reg[iforce][2]__0[10] r[irl][2][3]_i_17/I1}, {p_5_in[11] r[irl][2][3]_i_17/I2}, {r_reg[imask][2]__0[10] r[irl][2][3]_i_17/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hA800, 
LOC: SLICE_X37Y13, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][2][3]_i_18 - 
nets: {r[irl][2][3]_i_18_n_0 r[irl][2][3]_i_18/O}, {r_reg[imask][2]__0[11] r[irl][2][3]_i_18/I0}, {p_5_in[12] r[irl][2][3]_i_18/I1}, {r_reg[iforce][2]__0[11] r[irl][2][3]_i_18/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'h57, 
LOC: SLICE_X40Y13, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[irl][2][3]_i_19 - 
nets: {r[irl][2][3]_i_19_n_0 r[irl][2][3]_i_19/O}, {p_6_in[13] r[irl][2][3]_i_19/I0}, {r_reg[iforce][2]__0[12] r[irl][2][3]_i_19/I1}, {p_5_in[13] r[irl][2][3]_i_19/I2}, {r_reg[imask][2]__0[12] r[irl][2][3]_i_19/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'h5400, 
LOC: SLICE_X43Y13, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][2][3]_i_2 - 
nets: {r[irl][2][3]_i_2_n_0 r[irl][2][3]_i_2/O}, {r[irl][2][3]_i_5_n_0 r[irl][2][3]_i_2/I0}, {p_6_in[9] r[irl][2][3]_i_2/I1}, {r[irl][2][3]_i_6_n_0 r[irl][2][3]_i_2/I2}, {r[irl][2][2]_i_2_n_0 r[irl][2][3]_i_2/I3}, {r[irl][2][3]_i_7_n_0 r[irl][2][3]_i_2/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hFFFFAEFF, 
LOC: SLICE_X32Y13, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[irl][2][3]_i_20 - 
nets: {r[irl][2][3]_i_20_n_0 r[irl][2][3]_i_20/O}, {p_6_in[15] r[irl][2][3]_i_20/I0}, {r_reg[iforce][2]__0[14] r[irl][2][3]_i_20/I1}, {p_5_in[15] r[irl][2][3]_i_20/I2}, {r_reg[imask][2]__0[14] r[irl][2][3]_i_20/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'h5400, 
LOC: SLICE_X40Y14, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][2][3]_i_21 - 
nets: {r[irl][2][3]_i_21_n_0 r[irl][2][3]_i_21/O}, {p_6_in[14] r[irl][2][3]_i_21/I0}, {r_reg[iforce][2]__0[13] r[irl][2][3]_i_21/I1}, {p_5_in[14] r[irl][2][3]_i_21/I2}, {r_reg[imask][2]__0[13] r[irl][2][3]_i_21/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'hABFF, 
LOC: SLICE_X40Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][2][3]_i_22 - 
nets: {r[irl][2][3]_i_22_n_0 r[irl][2][3]_i_22/O}, {p_6_in[11] r[irl][2][3]_i_22/I0}, {r_reg[iforce][2]__0[10] r[irl][2][3]_i_22/I1}, {p_5_in[11] r[irl][2][3]_i_22/I2}, {r_reg[imask][2]__0[10] r[irl][2][3]_i_22/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'h5400, 
LOC: SLICE_X37Y13, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][2][3]_i_23 - 
nets: {r[irl][2][3]_i_23_n_0 r[irl][2][3]_i_23/O}, {p_6_in[9] r[irl][2][3]_i_23/I0}, {r_reg[iforce][2]__0[8] r[irl][2][3]_i_23/I1}, {p_5_in[9] r[irl][2][3]_i_23/I2}, {r_reg[imask][2]__0[8] r[irl][2][3]_i_23/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hA800, 
LOC: SLICE_X32Y13, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][2][3]_i_3 - 
nets: {r[irl][2][3]_i_3_n_0 r[irl][2][3]_i_3/O}, {r[irl][2][3]_i_8_n_0 r[irl][2][3]_i_3/I0}, {r[irl][2][3]_i_9_n_0 r[irl][2][3]_i_3/I1}, {r[irl][2][3]_i_10_n_0 r[irl][2][3]_i_3/I2}, {r[irl][2][3]_i_11_n_0 r[irl][2][3]_i_3/I3}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 16'h0001, 
LOC: SLICE_X35Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][2][3]_i_4 - 
nets: {r[irl][2][3]_i_4_n_0 r[irl][2][3]_i_4/O}, {r[irl][2][3]_i_12_n_0 r[irl][2][3]_i_4/I0}, {r[irl][2][3]_i_13_n_0 r[irl][2][3]_i_4/I1}, {r[irl][2][3]_i_14_n_0 r[irl][2][3]_i_4/I2}, {r[irl][2][3]_i_15_n_0 r[irl][2][3]_i_4/I3}, {r[irl][2][3]_i_16_n_0 r[irl][2][3]_i_4/I4}, {r[irl][2][1]_i_4_n_0 r[irl][2][3]_i_4/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000001, 
LOC: SLICE_X31Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[irl][2][3]_i_5 - 
nets: {r[irl][2][3]_i_5_n_0 r[irl][2][3]_i_5/O}, {p_6_in[8] r[irl][2][3]_i_5/I0}, {r_reg[iforce][2]__0[7] r[irl][2][3]_i_5/I1}, {p_5_in[8] r[irl][2][3]_i_5/I2}, {r_reg[imask][2]__0[7] r[irl][2][3]_i_5/I3}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 16'hA800, 
LOC: SLICE_X33Y13, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][2][3]_i_6 - 
nets: {r[irl][2][3]_i_6_n_0 r[irl][2][3]_i_6/O}, {r_reg[imask][2]__0[8] r[irl][2][3]_i_6/I0}, {p_5_in[9] r[irl][2][3]_i_6/I1}, {r_reg[iforce][2]__0[8] r[irl][2][3]_i_6/I2}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 8'h57, 
LOC: SLICE_X32Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[irl][2][3]_i_7 - 
nets: {r[irl][2][3]_i_7_n_0 r[irl][2][3]_i_7/O}, {r_reg[imask][2]__0[9] r[irl][2][3]_i_7/I0}, {p_5_in[10] r[irl][2][3]_i_7/I1}, {r_reg[iforce][2]__0[9] r[irl][2][3]_i_7/I2}, {p_6_in[10] r[irl][2][3]_i_7/I3}, {r[irl][2][3]_i_17_n_0 r[irl][2][3]_i_7/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hFFFFA800, 
LOC: SLICE_X43Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[irl][2][3]_i_8 - 
nets: {r[irl][2][3]_i_8_n_0 r[irl][2][3]_i_8/O}, {r[irl][2][3]_i_18_n_0 r[irl][2][3]_i_8/I0}, {p_6_in[12] r[irl][2][3]_i_8/I1}, {r[irl][2][3]_i_19_n_0 r[irl][2][3]_i_8/I2}, {r[irl][2][3]_i_20_n_0 r[irl][2][3]_i_8/I3}, {r[irl][2][3]_i_21_n_0 r[irl][2][3]_i_8/I4}, {r[irl][2][3]_i_22_n_0 r[irl][2][3]_i_8/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFF1FFFF, 
LOC: SLICE_X40Y14, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[irl][2][3]_i_9 - 
nets: {r[irl][2][3]_i_9_n_0 r[irl][2][3]_i_9/O}, {p_6_in[10] r[irl][2][3]_i_9/I0}, {r_reg[iforce][2]__0[9] r[irl][2][3]_i_9/I1}, {p_5_in[10] r[irl][2][3]_i_9/I2}, {r_reg[imask][2]__0[9] r[irl][2][3]_i_9/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'h5400, 
LOC: SLICE_X43Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][3][0]_i_1 - 
nets: {r[irl][3][0]_i_1_n_0 r[irl][3][0]_i_1/O}, {r[irl][3][0]_i_2_n_0 r[irl][3][0]_i_1/I0}, {p_6_in[1] r[irl][3][0]_i_1/I1}, {r[irl][3][0]_i_3_n_0 r[irl][3][0]_i_1/I2}, {r[irl][3][0]_i_4_n_0 r[irl][3][0]_i_1/I3}, {r[irl][3][3]_i_3_n_0 r[irl][3][0]_i_1/I4}, {r[irl][3][1]_i_6_n_0 r[irl][3][0]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h0303AAAAFF00AAAA, 
LOC: SLICE_X31Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[irl][3][0]_i_2 - 
nets: {r[irl][3][0]_i_2_n_0 r[irl][3][0]_i_2/O}, {r[irl][3][3]_i_10_n_0 r[irl][3][0]_i_2/I0}, {p_6_in[3] r[irl][3][0]_i_2/I1}, {r[irl][3][3]_i_7_n_0 r[irl][3][0]_i_2/I2}, {r[irl][3][0]_i_5_n_0 r[irl][3][0]_i_2/I3}, {r[irl][3][3]_i_8_n_0 r[irl][3][0]_i_2/I4}, {r[irl][3][3]_i_9_n_0 r[irl][3][0]_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h000000FF004F00FF, 
LOC: SLICE_X31Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[irl][3][0]_i_3 - 
nets: {r[irl][3][0]_i_3_n_0 r[irl][3][0]_i_3/O}, {r_reg[imask][3]__0[0] r[irl][3][0]_i_3/I0}, {p_5_in[1] r[irl][3][0]_i_3/I1}, {r_reg[iforce][3]__0[0] r[irl][3][0]_i_3/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'h57, 
LOC: SLICE_X31Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[irl][3][0]_i_4 - 
nets: {r[irl][3][0]_i_4_n_0 r[irl][3][0]_i_4/O}, {r[irl][3][1]_i_13_n_0 r[irl][3][0]_i_4/I0}, {r[irl][3][2]_i_13_n_0 r[irl][3][0]_i_4/I1}, {r[irl][3][0]_i_6_n_0 r[irl][3][0]_i_4/I2}, {r[irl][3][2]_i_16_n_0 r[irl][3][0]_i_4/I3}, {r[irl][3][2]_i_17_n_0 r[irl][3][0]_i_4/I4}, {r[irl][3][0]_i_7_n_0 r[irl][3][0]_i_4/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h00C000E00FCF0FEF, 
LOC: SLICE_X31Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[irl][3][0]_i_5 - 
nets: {r[irl][3][0]_i_5_n_0 r[irl][3][0]_i_5/O}, {r[irl][3][1]_i_8_n_0 r[irl][3][0]_i_5/I0}, {r[irl][3][3]_i_16_n_0 r[irl][3][0]_i_5/I1}, {r[irl][3][0]_i_8_n_0 r[irl][3][0]_i_5/I2}, {r[irl][3][3]_i_15_n_0 r[irl][3][0]_i_5/I3}, {r[irl][3][3]_i_6_n_0 r[irl][3][0]_i_5/I4}, {r[irl][3][3]_i_5_n_0 r[irl][3][0]_i_5/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hF0F0F0FFF0F0F0F2, 
LOC: SLICE_X31Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[irl][3][0]_i_6 - 
nets: {r[irl][3][0]_i_6_n_0 r[irl][3][0]_i_6/O}, {p_6_in[7] r[irl][3][0]_i_6/I0}, {r[irl][3][1]_i_7_n_0 r[irl][3][0]_i_6/I1}, {r[irl][3][3]_i_11_n_0 r[irl][3][0]_i_6/I2}, {r[irl][3][3]_i_12_n_0 r[irl][3][0]_i_6/I3}, {p_6_in[9] r[irl][3][0]_i_6/I4}, {r[irl][3][2]_i_18_n_0 r[irl][3][0]_i_6/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h000E000E000E0000, 
LOC: SLICE_X31Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[irl][3][0]_i_7 - 
nets: {r[irl][3][0]_i_7_n_0 r[irl][3][0]_i_7/O}, {r[irl][3][2]_i_14_n_0 r[irl][3][0]_i_7/I0}, {r[irl][3][3]_i_11_n_0 r[irl][3][0]_i_7/I1}, {r[irl][3][3]_i_18_n_0 r[irl][3][0]_i_7/I2}, {r[irl][3][3]_i_19_n_0 r[irl][3][0]_i_7/I3}, {r[irl][3][2]_i_12_n_0 r[irl][3][0]_i_7/I4}, {r[irl][3][0]_i_9_n_0 r[irl][3][0]_i_7/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h000000F4FFFF00F4, 
LOC: SLICE_X36Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[irl][3][0]_i_8 - 
nets: {r[irl][3][0]_i_8_n_0 r[irl][3][0]_i_8/O}, {r[irl][3][3]_i_13_n_0 r[irl][3][0]_i_8/I0}, {r[irl][3][2]_i_9_n_0 r[irl][3][0]_i_8/I1}, {r[irl][3][2]_i_8_n_0 r[irl][3][0]_i_8/I2}, {r[irl][3][2]_i_7_n_0 r[irl][3][0]_i_8/I3}, {r[irl][3][2]_i_6_n_0 r[irl][3][0]_i_8/I4}, {r[irl][3][3]_i_14_n_0 r[irl][3][0]_i_8/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFF000C00FF000E00, 
LOC: SLICE_X41Y14, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[irl][3][0]_i_9 - 
nets: {r[irl][3][0]_i_9_n_0 r[irl][3][0]_i_9/O}, {r_reg[imask][3]__0[14] r[irl][3][0]_i_9/I0}, {p_5_in[15] r[irl][3][0]_i_9/I1}, {r_reg[iforce][3]__0[14] r[irl][3][0]_i_9/I2}, {p_6_in[15] r[irl][3][0]_i_9/I3}, {r[irl][3][3]_i_22_n_0 r[irl][3][0]_i_9/I4}, {r[irl][3][3]_i_20_n_0 r[irl][3][0]_i_9/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFF00A800A800A8, 
LOC: SLICE_X41Y13, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[irl][3][1]_i_1 - 
nets: {r[irl][3][1]_i_1_n_0 r[irl][3][1]_i_1/O}, {r[irl][3][2]_i_3_n_0 r[irl][3][1]_i_1/I0}, {r[irl][3][1]_i_2_n_0 r[irl][3][1]_i_1/I1}, {r[irl][3][1]_i_3_n_0 r[irl][3][1]_i_1/I2}, {r[irl][3][1]_i_4_n_0 r[irl][3][1]_i_1/I3}, {r[irl][3][1]_i_5_n_0 r[irl][3][1]_i_1/I4}, {r[irl][3][1]_i_6_n_0 r[irl][3][1]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hDDDD0000DDDD000F, 
LOC: SLICE_X30Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[irl][3][1]_i_10 - 
nets: {r[irl][3][1]_i_10_n_0 r[irl][3][1]_i_10/O}, {r[irl][3][1]_i_14_n_0 r[irl][3][1]_i_10/I0}, {p_6_in[11] r[irl][3][1]_i_10/I1}, {r[irl][3][3]_i_18_n_0 r[irl][3][1]_i_10/I2}, {r[irl][3][1]_i_17_n_0 r[irl][3][1]_i_10/I3}, {r[irl][3][1]_i_18_n_0 r[irl][3][1]_i_10/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hFFFFF100, 
LOC: SLICE_X38Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[irl][3][1]_i_11 - 
nets: {r[irl][3][1]_i_11_n_0 r[irl][3][1]_i_11/O}, {r_reg[imask][3]__0[3] r[irl][3][1]_i_11/I0}, {p_5_in[4] r[irl][3][1]_i_11/I1}, {r_reg[iforce][3]__0[3] r[irl][3][1]_i_11/I2}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 8'h57, 
LOC: SLICE_X34Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[irl][3][1]_i_12 - 
nets: {r[irl][3][1]_i_12_n_0 r[irl][3][1]_i_12/O}, {r[irl][3][2]_i_18_n_0 r[irl][3][1]_i_12/I0}, {p_6_in[9] r[irl][3][1]_i_12/I1}, {r[irl][3][3]_i_12_n_0 r[irl][3][1]_i_12/I2}, {r[irl][3][2]_i_15_n_0 r[irl][3][1]_i_12/I3}, {r[irl][3][1]_i_19_n_0 r[irl][3][1]_i_12/I4}, {p_6_in[6] r[irl][3][1]_i_12/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0E000E000E000000, 
LOC: SLICE_X28Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[irl][3][1]_i_13 - 
nets: {r[irl][3][1]_i_13_n_0 r[irl][3][1]_i_13/O}, {p_6_in[3] r[irl][3][1]_i_13/I0}, {r_reg[iforce][3]__0[2] r[irl][3][1]_i_13/I1}, {p_5_in[3] r[irl][3][1]_i_13/I2}, {r_reg[imask][3]__0[2] r[irl][3][1]_i_13/I3}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 16'h5400, 
LOC: SLICE_X36Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][3][1]_i_14 - 
nets: {r[irl][3][1]_i_14_n_0 r[irl][3][1]_i_14/O}, {r_reg[imask][3]__0[10] r[irl][3][1]_i_14/I0}, {p_5_in[11] r[irl][3][1]_i_14/I1}, {r_reg[iforce][3]__0[10] r[irl][3][1]_i_14/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'h57, 
LOC: SLICE_X37Y14, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[irl][3][1]_i_15 - 
nets: {r[irl][3][1]_i_15_n_0 r[irl][3][1]_i_15/O}, {r_reg[imask][3]__0[11] r[irl][3][1]_i_15/I0}, {p_5_in[12] r[irl][3][1]_i_15/I1}, {r_reg[iforce][3]__0[11] r[irl][3][1]_i_15/I2}, {p_6_in[12] r[irl][3][1]_i_15/I3}, {r[irl][3][2]_i_8_n_0 r[irl][3][1]_i_15/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hFFFFA800, 
LOC: SLICE_X41Y13, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[irl][3][1]_i_16 - 
nets: {r[irl][3][1]_i_16_n_0 r[irl][3][1]_i_16/O}, {p_6_in[15] r[irl][3][1]_i_16/I0}, {r_reg[imask][3]__0[14] r[irl][3][1]_i_16/I1}, {p_5_in[15] r[irl][3][1]_i_16/I2}, {r_reg[iforce][3]__0[14] r[irl][3][1]_i_16/I3}, {r[irl][3][2]_i_6_n_0 r[irl][3][1]_i_16/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'h0000777F, 
LOC: SLICE_X41Y13, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[irl][3][1]_i_17 - 
nets: {r[irl][3][1]_i_17_n_0 r[irl][3][1]_i_17/O}, {r_reg[imask][3]__0[11] r[irl][3][1]_i_17/I0}, {p_5_in[12] r[irl][3][1]_i_17/I1}, {r_reg[iforce][3]__0[11] r[irl][3][1]_i_17/I2}, {p_6_in[12] r[irl][3][1]_i_17/I3}, {r[irl][3][3]_i_22_n_0 r[irl][3][1]_i_17/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h0000FF57, 
LOC: SLICE_X41Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[irl][3][1]_i_18 - 
nets: {r[irl][3][1]_i_18_n_0 r[irl][3][1]_i_18/O}, {r_reg[imask][3]__0[14] r[irl][3][1]_i_18/I0}, {p_5_in[15] r[irl][3][1]_i_18/I1}, {r_reg[iforce][3]__0[14] r[irl][3][1]_i_18/I2}, {p_6_in[15] r[irl][3][1]_i_18/I3}, {r[irl][3][3]_i_20_n_0 r[irl][3][1]_i_18/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'h00A8FFFF, 
LOC: SLICE_X41Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[irl][3][1]_i_19 - 
nets: {r[irl][3][1]_i_19_n_0 r[irl][3][1]_i_19/O}, {r_reg[imask][3]__0[5] r[irl][3][1]_i_19/I0}, {p_5_in[6] r[irl][3][1]_i_19/I1}, {r_reg[iforce][3]__0[5] r[irl][3][1]_i_19/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'h57, 
LOC: SLICE_X29Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[irl][3][1]_i_2 - 
nets: {r[irl][3][1]_i_2_n_0 r[irl][3][1]_i_2/O}, {r[irl][3][1]_i_7_n_0 r[irl][3][1]_i_2/I0}, {p_6_in[7] r[irl][3][1]_i_2/I1}, {r[irl][3][1]_i_8_n_0 r[irl][3][1]_i_2/I2}, {r[irl][3][1]_i_9_n_0 r[irl][3][1]_i_2/I3}, {r[irl][3][3]_i_2_n_0 r[irl][3][1]_i_2/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hFF00F4F4, 
LOC: SLICE_X31Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[irl][3][1]_i_3 - 
nets: {r[irl][3][1]_i_3_n_0 r[irl][3][1]_i_3/O}, {r[irl][3][3]_i_4_n_0 r[irl][3][1]_i_3/I0}, {r[irl][3][1]_i_10_n_0 r[irl][3][1]_i_3/I1}, {p_6_in[4] r[irl][3][1]_i_3/I2}, {r[irl][3][1]_i_11_n_0 r[irl][3][1]_i_3/I3}, {r[irl][3][1]_i_12_n_0 r[irl][3][1]_i_3/I4}, {r[irl][3][2]_i_13_n_0 r[irl][3][1]_i_3/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFF2222000F2222, 
LOC: SLICE_X31Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[irl][3][1]_i_4 - 
nets: {r[irl][3][1]_i_4_n_0 r[irl][3][1]_i_4/O}, {p_6_in[1] r[irl][3][1]_i_4/I0}, {r_reg[iforce][3]__0[0] r[irl][3][1]_i_4/I1}, {p_5_in[1] r[irl][3][1]_i_4/I2}, {r_reg[imask][3]__0[0] r[irl][3][1]_i_4/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hA800, 
LOC: SLICE_X31Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][3][1]_i_5 - 
nets: {r[irl][3][1]_i_5_n_0 r[irl][3][1]_i_5/O}, {p_6_in[3] r[irl][3][1]_i_5/I0}, {r[irl][3][3]_i_10_n_0 r[irl][3][1]_i_5/I1}, {r[irl][3][3]_i_9_n_0 r[irl][3][1]_i_5/I2}, {r[irl][3][3]_i_8_n_0 r[irl][3][1]_i_5/I3}, {r[irl][3][3]_i_7_n_0 r[irl][3][1]_i_5/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hFFFFF2FF, 
LOC: SLICE_X31Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[irl][3][1]_i_6 - 
nets: {r[irl][3][1]_i_6_n_0 r[irl][3][1]_i_6/O}, {r_reg[imask][3]__0[1] r[irl][3][1]_i_6/I0}, {p_5_in[2] r[irl][3][1]_i_6/I1}, {r_reg[iforce][3]__0[1] r[irl][3][1]_i_6/I2}, {p_6_in[2] r[irl][3][1]_i_6/I3}, {r[irl][3][2]_i_5_n_0 r[irl][3][1]_i_6/I4}, {r[irl][3][1]_i_13_n_0 r[irl][3][1]_i_6/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h00000000FF570000, 
LOC: SLICE_X30Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[irl][3][1]_i_7 - 
nets: {r[irl][3][1]_i_7_n_0 r[irl][3][1]_i_7/O}, {r_reg[imask][3]__0[6] r[irl][3][1]_i_7/I0}, {p_5_in[7] r[irl][3][1]_i_7/I1}, {r_reg[iforce][3]__0[6] r[irl][3][1]_i_7/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'h57, 
LOC: SLICE_X31Y14, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[irl][3][1]_i_8 - 
nets: {r[irl][3][1]_i_8_n_0 r[irl][3][1]_i_8/O}, {p_6_in[6] r[irl][3][1]_i_8/I0}, {r_reg[iforce][3]__0[5] r[irl][3][1]_i_8/I1}, {p_5_in[6] r[irl][3][1]_i_8/I2}, {r_reg[imask][3]__0[5] r[irl][3][1]_i_8/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hA800, 
LOC: SLICE_X31Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][3][1]_i_9 - 
nets: {r[irl][3][1]_i_9_n_0 r[irl][3][1]_i_9/O}, {r[irl][3][1]_i_14_n_0 r[irl][3][1]_i_9/I0}, {p_6_in[11] r[irl][3][1]_i_9/I1}, {r[irl][3][3]_i_13_n_0 r[irl][3][1]_i_9/I2}, {r[irl][3][1]_i_15_n_0 r[irl][3][1]_i_9/I3}, {r[irl][3][1]_i_16_n_0 r[irl][3][1]_i_9/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'h00F4FFFF, 
LOC: SLICE_X41Y13, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[irl][3][2]_i_1 - 
nets: {r[irl][3][2]_i_1_n_0 r[irl][3][2]_i_1/O}, {r[irl][3][2]_i_2_n_0 r[irl][3][2]_i_1/I0}, {r[irl][3][3]_i_2_n_0 r[irl][3][2]_i_1/I1}, {r[irl][3][2]_i_3_n_0 r[irl][3][2]_i_1/I2}, {r[irl][3][2]_i_4_n_0 r[irl][3][2]_i_1/I3}, {r[irl][3][3]_i_3_n_0 r[irl][3][2]_i_1/I4}, {r[irl][3][2]_i_5_n_0 r[irl][3][2]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h7070707070FF7070, 
LOC: SLICE_X30Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[irl][3][2]_i_10 - 
nets: {r[irl][3][2]_i_10_n_0 r[irl][3][2]_i_10/O}, {r[irl][3][1]_i_8_n_0 r[irl][3][2]_i_10/I0}, {r[irl][3][3]_i_16_n_0 r[irl][3][2]_i_10/I1}, {r[irl][3][3]_i_5_n_0 r[irl][3][2]_i_10/I2}, {p_6_in[9] r[irl][3][2]_i_10/I3}, {r[irl][3][2]_i_18_n_0 r[irl][3][2]_i_10/I4}, {r[irl][3][3]_i_6_n_0 r[irl][3][2]_i_10/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFEFEFFFE, 
LOC: SLICE_X30Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[irl][3][2]_i_11 - 
nets: {r[irl][3][2]_i_11_n_0 r[irl][3][2]_i_11/O}, {r_reg[imask][3]__0[8] r[irl][3][2]_i_11/I0}, {p_5_in[9] r[irl][3][2]_i_11/I1}, {r_reg[iforce][3]__0[8] r[irl][3][2]_i_11/I2}, {p_6_in[9] r[irl][3][2]_i_11/I3}, {r[irl][3][3]_i_12_n_0 r[irl][3][2]_i_11/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hFFFF00A8, 
LOC: SLICE_X28Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[irl][3][2]_i_12 - 
nets: {r[irl][3][2]_i_12_n_0 r[irl][3][2]_i_12/O}, {r[irl][3][3]_i_20_n_0 r[irl][3][2]_i_12/I0}, {r[irl][3][3]_i_21_n_0 r[irl][3][2]_i_12/I1}, {r[irl][3][3]_i_22_n_0 r[irl][3][2]_i_12/I2}, {p_6_in[12] r[irl][3][2]_i_12/I3}, {r[irl][3][2]_i_19_n_0 r[irl][3][2]_i_12/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hFDFDFDFF, 
LOC: SLICE_X40Y13, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[irl][3][2]_i_13 - 
nets: {r[irl][3][2]_i_13_n_0 r[irl][3][2]_i_13/O}, {p_6_in[5] r[irl][3][2]_i_13/I0}, {r_reg[iforce][3]__0[4] r[irl][3][2]_i_13/I1}, {p_5_in[5] r[irl][3][2]_i_13/I2}, {r_reg[imask][3]__0[4] r[irl][3][2]_i_13/I3}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 16'h5400, 
LOC: SLICE_X29Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][3][2]_i_14 - 
nets: {r[irl][3][2]_i_14_n_0 r[irl][3][2]_i_14/O}, {p_6_in[9] r[irl][3][2]_i_14/I0}, {r_reg[iforce][3]__0[8] r[irl][3][2]_i_14/I1}, {p_5_in[9] r[irl][3][2]_i_14/I2}, {r_reg[imask][3]__0[8] r[irl][3][2]_i_14/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'h5400, 
LOC: SLICE_X29Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][3][2]_i_15 - 
nets: {r[irl][3][2]_i_15_n_0 r[irl][3][2]_i_15/O}, {r[irl][3][3]_i_11_n_0 r[irl][3][2]_i_15/I0}, {r_reg[imask][3]__0[6] r[irl][3][2]_i_15/I1}, {p_5_in[7] r[irl][3][2]_i_15/I2}, {r_reg[iforce][3]__0[6] r[irl][3][2]_i_15/I3}, {p_6_in[7] r[irl][3][2]_i_15/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h55551115, 
LOC: SLICE_X31Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[irl][3][2]_i_16 - 
nets: {r[irl][3][2]_i_16_n_0 r[irl][3][2]_i_16/O}, {p_6_in[6] r[irl][3][2]_i_16/I0}, {r_reg[iforce][3]__0[5] r[irl][3][2]_i_16/I1}, {p_5_in[6] r[irl][3][2]_i_16/I2}, {r_reg[imask][3]__0[5] r[irl][3][2]_i_16/I3}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 16'h5400, 
LOC: SLICE_X31Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][3][2]_i_17 - 
nets: {r[irl][3][2]_i_17_n_0 r[irl][3][2]_i_17/O}, {p_6_in[4] r[irl][3][2]_i_17/I0}, {r_reg[iforce][3]__0[3] r[irl][3][2]_i_17/I1}, {p_5_in[4] r[irl][3][2]_i_17/I2}, {r_reg[imask][3]__0[3] r[irl][3][2]_i_17/I3}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 16'h5400, 
LOC: SLICE_X34Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][3][2]_i_18 - 
nets: {r[irl][3][2]_i_18_n_0 r[irl][3][2]_i_18/O}, {r_reg[imask][3]__0[8] r[irl][3][2]_i_18/I0}, {p_5_in[9] r[irl][3][2]_i_18/I1}, {r_reg[iforce][3]__0[8] r[irl][3][2]_i_18/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h57, 
LOC: SLICE_X29Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[irl][3][2]_i_19 - 
nets: {r[irl][3][2]_i_19_n_0 r[irl][3][2]_i_19/O}, {r_reg[imask][3]__0[11] r[irl][3][2]_i_19/I0}, {p_5_in[12] r[irl][3][2]_i_19/I1}, {r_reg[iforce][3]__0[11] r[irl][3][2]_i_19/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'h57, 
LOC: SLICE_X40Y13, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[irl][3][2]_i_2 - 
nets: {r[irl][3][2]_i_2_n_0 r[irl][3][2]_i_2/O}, {r[irl][3][2]_i_6_n_0 r[irl][3][2]_i_2/I0}, {r[irl][3][2]_i_7_n_0 r[irl][3][2]_i_2/I1}, {r[irl][3][2]_i_8_n_0 r[irl][3][2]_i_2/I2}, {r[irl][3][2]_i_9_n_0 r[irl][3][2]_i_2/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'h0004, 
LOC: SLICE_X41Y14, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][3][2]_i_3 - 
nets: {r[irl][3][2]_i_3_n_0 r[irl][3][2]_i_3/O}, {r[irl][3][3]_i_9_n_0 r[irl][3][2]_i_3/I0}, {p_6_in[5] r[irl][3][2]_i_3/I1}, {r_reg[iforce][3]__0[4] r[irl][3][2]_i_3/I2}, {p_5_in[5] r[irl][3][2]_i_3/I3}, {r_reg[imask][3]__0[4] r[irl][3][2]_i_3/I4}, {r[irl][3][2]_i_10_n_0 r[irl][3][2]_i_3/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFEEEAAAAA, 
LOC: SLICE_X30Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[irl][3][2]_i_4 - 
nets: {r[irl][3][2]_i_4_n_0 r[irl][3][2]_i_4/O}, {r[irl][3][2]_i_11_n_0 r[irl][3][2]_i_4/I0}, {p_6_in[8] r[irl][3][2]_i_4/I1}, {r_reg[iforce][3]__0[7] r[irl][3][2]_i_4/I2}, {p_5_in[8] r[irl][3][2]_i_4/I3}, {r_reg[imask][3]__0[7] r[irl][3][2]_i_4/I4}, {r[irl][3][2]_i_12_n_0 r[irl][3][2]_i_4/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h00000000BBBAAAAA, 
LOC: SLICE_X32Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[irl][3][2]_i_5 - 
nets: {r[irl][3][2]_i_5_n_0 r[irl][3][2]_i_5/O}, {r[irl][3][2]_i_13_n_0 r[irl][3][2]_i_5/I0}, {r[irl][3][2]_i_14_n_0 r[irl][3][2]_i_5/I1}, {r[irl][3][3]_i_12_n_0 r[irl][3][2]_i_5/I2}, {r[irl][3][2]_i_15_n_0 r[irl][3][2]_i_5/I3}, {r[irl][3][2]_i_16_n_0 r[irl][3][2]_i_5/I4}, {r[irl][3][2]_i_17_n_0 r[irl][3][2]_i_5/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000100, 
LOC: SLICE_X31Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[irl][3][2]_i_6 - 
nets: {r[irl][3][2]_i_6_n_0 r[irl][3][2]_i_6/O}, {p_6_in[14] r[irl][3][2]_i_6/I0}, {r_reg[iforce][3]__0[13] r[irl][3][2]_i_6/I1}, {p_5_in[14] r[irl][3][2]_i_6/I2}, {r_reg[imask][3]__0[13] r[irl][3][2]_i_6/I3}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 16'hA800, 
LOC: SLICE_X43Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][3][2]_i_7 - 
nets: {r[irl][3][2]_i_7_n_0 r[irl][3][2]_i_7/O}, {r_reg[iforce][3]__0[14] r[irl][3][2]_i_7/I0}, {p_5_in[15] r[irl][3][2]_i_7/I1}, {r_reg[imask][3]__0[14] r[irl][3][2]_i_7/I2}, {p_6_in[15] r[irl][3][2]_i_7/I3}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 16'h1FFF, 
LOC: SLICE_X41Y13, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][3][2]_i_8 - 
nets: {r[irl][3][2]_i_8_n_0 r[irl][3][2]_i_8/O}, {p_6_in[13] r[irl][3][2]_i_8/I0}, {r_reg[iforce][3]__0[12] r[irl][3][2]_i_8/I1}, {p_5_in[13] r[irl][3][2]_i_8/I2}, {r_reg[imask][3]__0[12] r[irl][3][2]_i_8/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hA800, 
LOC: SLICE_X41Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][3][2]_i_9 - 
nets: {r[irl][3][2]_i_9_n_0 r[irl][3][2]_i_9/O}, {p_6_in[12] r[irl][3][2]_i_9/I0}, {r_reg[iforce][3]__0[11] r[irl][3][2]_i_9/I1}, {p_5_in[12] r[irl][3][2]_i_9/I2}, {r_reg[imask][3]__0[11] r[irl][3][2]_i_9/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'hA800, 
LOC: SLICE_X41Y13, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][3][3]_i_1 - 
nets: {r[irl][3][3]_i_1_n_0 r[irl][3][3]_i_1/O}, {r[irl][3][3]_i_2_n_0 r[irl][3][3]_i_1/I0}, {r[irl][3][3]_i_3_n_0 r[irl][3][3]_i_1/I1}, {r[irl][3][3]_i_4_n_0 r[irl][3][3]_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hEA, 
LOC: SLICE_X29Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[irl][3][3]_i_10 - 
nets: {r[irl][3][3]_i_10_n_0 r[irl][3][3]_i_10/O}, {r_reg[imask][3]__0[2] r[irl][3][3]_i_10/I0}, {p_5_in[3] r[irl][3][3]_i_10/I1}, {r_reg[iforce][3]__0[2] r[irl][3][3]_i_10/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'h57, 
LOC: SLICE_X36Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[irl][3][3]_i_11 - 
nets: {r[irl][3][3]_i_11_n_0 r[irl][3][3]_i_11/O}, {p_6_in[8] r[irl][3][3]_i_11/I0}, {r_reg[iforce][3]__0[7] r[irl][3][3]_i_11/I1}, {p_5_in[8] r[irl][3][3]_i_11/I2}, {r_reg[imask][3]__0[7] r[irl][3][3]_i_11/I3}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 16'h5400, 
LOC: SLICE_X32Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][3][3]_i_12 - 
nets: {r[irl][3][3]_i_12_n_0 r[irl][3][3]_i_12/O}, {r[irl][3][3]_i_18_n_0 r[irl][3][3]_i_12/I0}, {r[irl][3][3]_i_19_n_0 r[irl][3][3]_i_12/I1}, {r[irl][3][3]_i_20_n_0 r[irl][3][3]_i_12/I2}, {r[irl][3][3]_i_21_n_0 r[irl][3][3]_i_12/I3}, {r[irl][3][3]_i_22_n_0 r[irl][3][3]_i_12/I4}, {r[irl][3][3]_i_23_n_0 r[irl][3][3]_i_12/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFEF, 
LOC: SLICE_X40Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[irl][3][3]_i_13 - 
nets: {r[irl][3][3]_i_13_n_0 r[irl][3][3]_i_13/O}, {p_6_in[10] r[irl][3][3]_i_13/I0}, {r_reg[iforce][3]__0[9] r[irl][3][3]_i_13/I1}, {p_5_in[10] r[irl][3][3]_i_13/I2}, {r_reg[imask][3]__0[9] r[irl][3][3]_i_13/I3}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 16'hA800, 
LOC: SLICE_X42Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][3][3]_i_14 - 
nets: {r[irl][3][3]_i_14_n_0 r[irl][3][3]_i_14/O}, {p_6_in[11] r[irl][3][3]_i_14/I0}, {r_reg[iforce][3]__0[10] r[irl][3][3]_i_14/I1}, {p_5_in[11] r[irl][3][3]_i_14/I2}, {r_reg[imask][3]__0[10] r[irl][3][3]_i_14/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hA800, 
LOC: SLICE_X37Y13, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][3][3]_i_15 - 
nets: {r[irl][3][3]_i_15_n_0 r[irl][3][3]_i_15/O}, {p_6_in[9] r[irl][3][3]_i_15/I0}, {r_reg[iforce][3]__0[8] r[irl][3][3]_i_15/I1}, {p_5_in[9] r[irl][3][3]_i_15/I2}, {r_reg[imask][3]__0[8] r[irl][3][3]_i_15/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'hA800, 
LOC: SLICE_X28Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][3][3]_i_16 - 
nets: {r[irl][3][3]_i_16_n_0 r[irl][3][3]_i_16/O}, {p_6_in[7] r[irl][3][3]_i_16/I0}, {r_reg[iforce][3]__0[6] r[irl][3][3]_i_16/I1}, {p_5_in[7] r[irl][3][3]_i_16/I2}, {r_reg[imask][3]__0[6] r[irl][3][3]_i_16/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'hA800, 
LOC: SLICE_X31Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][3][3]_i_17 - 
nets: {r[irl][3][3]_i_17_n_0 r[irl][3][3]_i_17/O}, {p_6_in[5] r[irl][3][3]_i_17/I0}, {r_reg[iforce][3]__0[4] r[irl][3][3]_i_17/I1}, {p_5_in[5] r[irl][3][3]_i_17/I2}, {r_reg[imask][3]__0[4] r[irl][3][3]_i_17/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hA800, 
LOC: SLICE_X29Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][3][3]_i_18 - 
nets: {r[irl][3][3]_i_18_n_0 r[irl][3][3]_i_18/O}, {p_6_in[10] r[irl][3][3]_i_18/I0}, {r_reg[iforce][3]__0[9] r[irl][3][3]_i_18/I1}, {p_5_in[10] r[irl][3][3]_i_18/I2}, {r_reg[imask][3]__0[9] r[irl][3][3]_i_18/I3}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 16'h5400, 
LOC: SLICE_X42Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][3][3]_i_19 - 
nets: {r[irl][3][3]_i_19_n_0 r[irl][3][3]_i_19/O}, {p_6_in[11] r[irl][3][3]_i_19/I0}, {r_reg[iforce][3]__0[10] r[irl][3][3]_i_19/I1}, {p_5_in[11] r[irl][3][3]_i_19/I2}, {r_reg[imask][3]__0[10] r[irl][3][3]_i_19/I3}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 16'h5400, 
LOC: SLICE_X37Y13, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][3][3]_i_2 - 
nets: {r[irl][3][3]_i_2_n_0 r[irl][3][3]_i_2/O}, {r[irl][3][3]_i_5_n_0 r[irl][3][3]_i_2/I0}, {p_6_in[9] r[irl][3][3]_i_2/I1}, {r_reg[iforce][3]__0[8] r[irl][3][3]_i_2/I2}, {p_5_in[9] r[irl][3][3]_i_2/I3}, {r_reg[imask][3]__0[8] r[irl][3][3]_i_2/I4}, {r[irl][3][3]_i_6_n_0 r[irl][3][3]_i_2/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFEEEAAAAA, 
LOC: SLICE_X30Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[irl][3][3]_i_20 - 
nets: {r[irl][3][3]_i_20_n_0 r[irl][3][3]_i_20/O}, {p_6_in[14] r[irl][3][3]_i_20/I0}, {r_reg[iforce][3]__0[13] r[irl][3][3]_i_20/I1}, {p_5_in[14] r[irl][3][3]_i_20/I2}, {r_reg[imask][3]__0[13] r[irl][3][3]_i_20/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hABFF, 
LOC: SLICE_X43Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][3][3]_i_21 - 
nets: {r[irl][3][3]_i_21_n_0 r[irl][3][3]_i_21/O}, {p_6_in[15] r[irl][3][3]_i_21/I0}, {r_reg[iforce][3]__0[14] r[irl][3][3]_i_21/I1}, {p_5_in[15] r[irl][3][3]_i_21/I2}, {r_reg[imask][3]__0[14] r[irl][3][3]_i_21/I3}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 16'h5400, 
LOC: SLICE_X41Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][3][3]_i_22 - 
nets: {r[irl][3][3]_i_22_n_0 r[irl][3][3]_i_22/O}, {p_6_in[13] r[irl][3][3]_i_22/I0}, {r_reg[iforce][3]__0[12] r[irl][3][3]_i_22/I1}, {p_5_in[13] r[irl][3][3]_i_22/I2}, {r_reg[imask][3]__0[12] r[irl][3][3]_i_22/I3}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 16'h5400, 
LOC: SLICE_X41Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][3][3]_i_23 - 
nets: {r[irl][3][3]_i_23_n_0 r[irl][3][3]_i_23/O}, {p_6_in[12] r[irl][3][3]_i_23/I0}, {r_reg[iforce][3]__0[11] r[irl][3][3]_i_23/I1}, {p_5_in[12] r[irl][3][3]_i_23/I2}, {r_reg[imask][3]__0[11] r[irl][3][3]_i_23/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'h5400, 
LOC: SLICE_X41Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][3][3]_i_3 - 
nets: {r[irl][3][3]_i_3_n_0 r[irl][3][3]_i_3/O}, {r[irl][3][3]_i_7_n_0 r[irl][3][3]_i_3/I0}, {r[irl][3][3]_i_8_n_0 r[irl][3][3]_i_3/I1}, {r[irl][3][3]_i_9_n_0 r[irl][3][3]_i_3/I2}, {r[irl][3][3]_i_10_n_0 r[irl][3][3]_i_3/I3}, {p_6_in[3] r[irl][3][3]_i_3/I4}, {r[irl][3][1]_i_4_n_0 r[irl][3][3]_i_3/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h0000000004000404, 
LOC: SLICE_X31Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[irl][3][3]_i_4 - 
nets: {r[irl][3][3]_i_4_n_0 r[irl][3][3]_i_4/O}, {r[irl][3][3]_i_11_n_0 r[irl][3][3]_i_4/I0}, {r[irl][3][3]_i_12_n_0 r[irl][3][3]_i_4/I1}, {p_6_in[9] r[irl][3][3]_i_4/I2}, {r_reg[iforce][3]__0[8] r[irl][3][3]_i_4/I3}, {p_5_in[9] r[irl][3][3]_i_4/I4}, {r_reg[imask][3]__0[8] r[irl][3][3]_i_4/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hEFEFEFEEEEEEEEEE, 
LOC: SLICE_X29Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[irl][3][3]_i_5 - 
nets: {r[irl][3][3]_i_5_n_0 r[irl][3][3]_i_5/O}, {p_6_in[8] r[irl][3][3]_i_5/I0}, {r_reg[iforce][3]__0[7] r[irl][3][3]_i_5/I1}, {p_5_in[8] r[irl][3][3]_i_5/I2}, {r_reg[imask][3]__0[7] r[irl][3][3]_i_5/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hA800, 
LOC: SLICE_X32Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][3][3]_i_6 - 
nets: {r[irl][3][3]_i_6_n_0 r[irl][3][3]_i_6/O}, {r[irl][3][3]_i_13_n_0 r[irl][3][3]_i_6/I0}, {r[irl][3][3]_i_14_n_0 r[irl][3][3]_i_6/I1}, {r[irl][3][2]_i_6_n_0 r[irl][3][3]_i_6/I2}, {r[irl][3][2]_i_7_n_0 r[irl][3][3]_i_6/I3}, {r[irl][3][2]_i_8_n_0 r[irl][3][3]_i_6/I4}, {r[irl][3][2]_i_9_n_0 r[irl][3][3]_i_6/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFEFF, 
LOC: SLICE_X41Y14, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[irl][3][3]_i_7 - 
nets: {r[irl][3][3]_i_7_n_0 r[irl][3][3]_i_7/O}, {p_6_in[2] r[irl][3][3]_i_7/I0}, {r_reg[iforce][3]__0[1] r[irl][3][3]_i_7/I1}, {p_5_in[2] r[irl][3][3]_i_7/I2}, {r_reg[imask][3]__0[1] r[irl][3][3]_i_7/I3}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 16'hA800, 
LOC: SLICE_X30Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[irl][3][3]_i_8 - 
nets: {r[irl][3][3]_i_8_n_0 r[irl][3][3]_i_8/O}, {r[irl][3][3]_i_6_n_0 r[irl][3][3]_i_8/I0}, {r[irl][3][3]_i_15_n_0 r[irl][3][3]_i_8/I1}, {r[irl][3][3]_i_5_n_0 r[irl][3][3]_i_8/I2}, {r[irl][3][3]_i_16_n_0 r[irl][3][3]_i_8/I3}, {r[irl][3][1]_i_8_n_0 r[irl][3][3]_i_8/I4}, {r[irl][3][3]_i_17_n_0 r[irl][3][3]_i_8/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000001, 
LOC: SLICE_X31Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[irl][3][3]_i_9 - 
nets: {r[irl][3][3]_i_9_n_0 r[irl][3][3]_i_9/O}, {p_6_in[4] r[irl][3][3]_i_9/I0}, {r_reg[iforce][3]__0[3] r[irl][3][3]_i_9/I1}, {p_5_in[4] r[irl][3][3]_i_9/I2}, {r_reg[imask][3]__0[3] r[irl][3][3]_i_9/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'hA800, 
LOC: SLICE_X34Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[newaddr][2]_i_1 - 
nets: {r[newaddr][2]_i_1_n_0 r[newaddr][2]_i_1/O}, {v[clkcount] r[newaddr][2]_i_1/I0}, {irqo[0][pwdnewaddr][2] r[newaddr][2]_i_1/I1}, {r_reg[clkcount_n_0_][0] r[newaddr][2]_i_1/I2}, {r_reg[clkcount_n_0_][1] r[newaddr][2]_i_1/I3}, {r_reg[clkcount_n_0_][2] r[newaddr][2]_i_1/I4}, {r[newaddr][2]_i_2_n_0 r[newaddr][2]_i_1/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h4444444444444445, 
LOC: SLICE_X34Y4, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[newaddr][2]_i_2 - 
nets: {r[newaddr][2]_i_2_n_0 r[newaddr][2]_i_2/O}, {irqo[1][pwdsetaddr] r[newaddr][2]_i_2/I0}, {irqo[0][pwdsetaddr] r[newaddr][2]_i_2/I1}, {irqo[2][pwdsetaddr] r[newaddr][2]_i_2/I2}, {irqo[3][pwdsetaddr] r[newaddr][2]_i_2/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'h0001, 
LOC: SLICE_X34Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[newaddr][31]_i_1 - 
nets: {v[clkcount] r[newaddr][31]_i_1/O}, {apbi[pwrite] r[newaddr][31]_i_1/I0}, {apbi[penable] r[newaddr][31]_i_1/I1}, {apbi[psel][2] r[newaddr][31]_i_1/I2}, {apbi[paddr][5] r[newaddr][31]_i_1/I3}, {apbi[paddr][7] r[newaddr][31]_i_1/I4}, {apbi[paddr][6] r[newaddr][31]_i_1/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h0000800000000000, 
LOC: SLICE_X42Y6, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[setaddr][0]_i_1 - 
nets: {p_0_in r[setaddr][0]_i_1/O}, {rst r[setaddr][0]_i_1/I0}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X45Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

r[setaddr][0]_i_2 - 
nets: {r[setaddr][0]_i_2_n_0 r[setaddr][0]_i_2/O}, {r[setaddr][0]_i_3_n_0 r[setaddr][0]_i_2/I0}, {v[clkcount] r[setaddr][0]_i_2/I1}, {apbi[paddr][4] r[setaddr][0]_i_2/I2}, {apbi[paddr][2] r[setaddr][0]_i_2/I3}, {apbi[paddr][3] r[setaddr][0]_i_2/I4}, {irqo[0][pwdsetaddr] r[setaddr][0]_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h5555555D0000000C, 
LOC: SLICE_X36Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[setaddr][0]_i_3 - 
nets: {r[setaddr][0]_i_3_n_0 r[setaddr][0]_i_3/O}, {irqo[3][pwdsetaddr] r[setaddr][0]_i_3/I0}, {irqo[2][pwdsetaddr] r[setaddr][0]_i_3/I1}, {irqo[0][pwdsetaddr] r[setaddr][0]_i_3/I2}, {irqo[1][pwdsetaddr] r[setaddr][0]_i_3/I3}, {irqo[0][pwdnewaddr][2] r[setaddr][0]_i_3/I4}, {r[forceerr][0]_i_2_n_0 r[setaddr][0]_i_3/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h00000000FFFE0000, 
LOC: SLICE_X34Y3, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[setaddr][1]_i_1 - 
nets: {r[setaddr][1]_i_1_n_0 r[setaddr][1]_i_1/O}, {r[setaddr][0]_i_3_n_0 r[setaddr][1]_i_1/I0}, {v[clkcount] r[setaddr][1]_i_1/I1}, {apbi[paddr][4] r[setaddr][1]_i_1/I2}, {apbi[paddr][2] r[setaddr][1]_i_1/I3}, {apbi[paddr][3] r[setaddr][1]_i_1/I4}, {irqo[1][pwdsetaddr] r[setaddr][1]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h55555D5500000C00, 
LOC: SLICE_X36Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[setaddr][2]_i_1 - 
nets: {r[setaddr][2]_i_1_n_0 r[setaddr][2]_i_1/O}, {r[setaddr][0]_i_3_n_0 r[setaddr][2]_i_1/I0}, {apbi[paddr][2] r[setaddr][2]_i_1/I1}, {apbi[paddr][3] r[setaddr][2]_i_1/I2}, {apbi[paddr][4] r[setaddr][2]_i_1/I3}, {v[clkcount] r[setaddr][2]_i_1/I4}, {irqo[2][pwdsetaddr] r[setaddr][2]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h5575555500300000, 
LOC: SLICE_X34Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[setaddr][3]_i_1 - 
nets: {r[setaddr][3]_i_1_n_0 r[setaddr][3]_i_1/O}, {r[setaddr][0]_i_3_n_0 r[setaddr][3]_i_1/I0}, {v[clkcount] r[setaddr][3]_i_1/I1}, {apbi[paddr][4] r[setaddr][3]_i_1/I2}, {apbi[paddr][2] r[setaddr][3]_i_1/I3}, {apbi[paddr][3] r[setaddr][3]_i_1/I4}, {irqo[3][pwdsetaddr] r[setaddr][3]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h5D5555550C000000, 
LOC: SLICE_X36Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[setaddrboot]_i_1 - 
nets: {r[setaddrboot]_i_1_n_0 r[setaddrboot]_i_1/O}, {apbi[pwdata][0] r[setaddrboot]_i_1/I0}, {v[clkcount] r[setaddrboot]_i_1/I1}, {apbi[paddr][4] r[setaddrboot]_i_1/I2}, {r_reg[setaddrboot_n_0_] r[setaddrboot]_i_1/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hFB08, 
LOC: SLICE_X35Y4, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r_reg[clkcount][0] - 
nets: {r_reg[clkcount_n_0_][0] r_reg[clkcount][0]/Q}, {clk r_reg[clkcount][0]/C}, {<const1> r_reg[clkcount][0]/CE}, {r[clkcount][0]_i_1_n_0 r_reg[clkcount][0]/D}, {<const0> r_reg[clkcount][0]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X34Y4, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[clkcount][1] - 
nets: {r_reg[clkcount_n_0_][1] r_reg[clkcount][1]/Q}, {clk r_reg[clkcount][1]/C}, {<const1> r_reg[clkcount][1]/CE}, {r[clkcount][1]_i_1_n_0 r_reg[clkcount][1]/D}, {<const0> r_reg[clkcount][1]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X34Y4, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[clkcount][2] - 
nets: {r_reg[clkcount_n_0_][2] r_reg[clkcount][2]/Q}, {clk r_reg[clkcount][2]/C}, {<const1> r_reg[clkcount][2]/CE}, {r[clkcount][2]_i_1_n_0 r_reg[clkcount][2]/D}, {<const0> r_reg[clkcount][2]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X34Y4, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[cpurst][0] - 
nets: {irqo[0][resume] r_reg[cpurst][0]/Q}, {clk r_reg[cpurst][0]/C}, {<const1> r_reg[cpurst][0]/CE}, {v[cpurst]1_out[0] r_reg[cpurst][0]/D}, {<const0> r_reg[cpurst][0]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X35Y4, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[cpurst][1] - 
nets: {irqo[1][resume] r_reg[cpurst][1]/Q}, {clk r_reg[cpurst][1]/C}, {<const1> r_reg[cpurst][1]/CE}, {v[cpurst]1_out[1] r_reg[cpurst][1]/D}, {<const0> r_reg[cpurst][1]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X35Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[cpurst][2] - 
nets: {irqo[2][resume] r_reg[cpurst][2]/Q}, {clk r_reg[cpurst][2]/C}, {<const1> r_reg[cpurst][2]/CE}, {v[cpurst]1_out[2] r_reg[cpurst][2]/D}, {<const0> r_reg[cpurst][2]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X35Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[cpurst][3] - 
nets: {irqo[3][resume] r_reg[cpurst][3]/Q}, {clk r_reg[cpurst][3]/C}, {<const1> r_reg[cpurst][3]/CE}, {v[cpurst]1_out[3] r_reg[cpurst][3]/D}, {<const0> r_reg[cpurst][3]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X35Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[forceerr][0] - 
nets: {irqo[0][forceerr] r_reg[forceerr][0]/Q}, {clk r_reg[forceerr][0]/C}, {<const1> r_reg[forceerr][0]/CE}, {r[forceerr][0]_i_1_n_0 r_reg[forceerr][0]/D}, {p_0_in r_reg[forceerr][0]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X40Y4, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[forceerr][1] - 
nets: {irqo[1][forceerr] r_reg[forceerr][1]/Q}, {clk r_reg[forceerr][1]/C}, {<const1> r_reg[forceerr][1]/CE}, {r[forceerr][1]_i_1_n_0 r_reg[forceerr][1]/D}, {p_0_in r_reg[forceerr][1]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X36Y4, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[forceerr][2] - 
nets: {irqo[2][forceerr] r_reg[forceerr][2]/Q}, {clk r_reg[forceerr][2]/C}, {<const1> r_reg[forceerr][2]/CE}, {r[forceerr][2]_i_1_n_0 r_reg[forceerr][2]/D}, {p_0_in r_reg[forceerr][2]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X40Y4, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[forceerr][3] - 
nets: {irqo[3][forceerr] r_reg[forceerr][3]/Q}, {clk r_reg[forceerr][3]/C}, {<const1> r_reg[forceerr][3]/CE}, {r[forceerr][3]_i_1_n_0 r_reg[forceerr][3]/D}, {p_0_in r_reg[forceerr][3]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X40Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[ibroadcast][10] - 
nets: {p_0_in14_in r_reg[ibroadcast][10]/Q}, {clk r_reg[ibroadcast][10]/C}, {v[ibroadcast] r_reg[ibroadcast][10]/CE}, {apbi[pwdata][10] r_reg[ibroadcast][10]/D}, {p_0_in r_reg[ibroadcast][10]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[ibroadcast][11] - 
nets: {p_0_in12_in r_reg[ibroadcast][11]/Q}, {clk r_reg[ibroadcast][11]/C}, {v[ibroadcast] r_reg[ibroadcast][11]/CE}, {apbi[pwdata][11] r_reg[ibroadcast][11]/D}, {p_0_in r_reg[ibroadcast][11]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[ibroadcast][12] - 
nets: {p_0_in10_in r_reg[ibroadcast][12]/Q}, {clk r_reg[ibroadcast][12]/C}, {v[ibroadcast] r_reg[ibroadcast][12]/CE}, {apbi[pwdata][12] r_reg[ibroadcast][12]/D}, {p_0_in r_reg[ibroadcast][12]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X40Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[ibroadcast][13] - 
nets: {p_0_in8_in r_reg[ibroadcast][13]/Q}, {clk r_reg[ibroadcast][13]/C}, {v[ibroadcast] r_reg[ibroadcast][13]/CE}, {apbi[pwdata][13] r_reg[ibroadcast][13]/D}, {p_0_in r_reg[ibroadcast][13]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y13, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[ibroadcast][14] - 
nets: {p_0_in6_in r_reg[ibroadcast][14]/Q}, {clk r_reg[ibroadcast][14]/C}, {v[ibroadcast] r_reg[ibroadcast][14]/CE}, {apbi[pwdata][14] r_reg[ibroadcast][14]/D}, {p_0_in r_reg[ibroadcast][14]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X45Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[ibroadcast][15] - 
nets: {p_0_in4_in r_reg[ibroadcast][15]/Q}, {clk r_reg[ibroadcast][15]/C}, {v[ibroadcast] r_reg[ibroadcast][15]/CE}, {apbi[pwdata][15] r_reg[ibroadcast][15]/D}, {p_0_in r_reg[ibroadcast][15]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X45Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[ibroadcast][1] - 
nets: {r_reg[ibroadcast_n_0_][1] r_reg[ibroadcast][1]/Q}, {clk r_reg[ibroadcast][1]/C}, {v[ibroadcast] r_reg[ibroadcast][1]/CE}, {apbi[pwdata][1] r_reg[ibroadcast][1]/D}, {p_0_in r_reg[ibroadcast][1]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X31Y4, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[ibroadcast][2] - 
nets: {p_0_in30_in r_reg[ibroadcast][2]/Q}, {clk r_reg[ibroadcast][2]/C}, {v[ibroadcast] r_reg[ibroadcast][2]/CE}, {apbi[pwdata][2] r_reg[ibroadcast][2]/D}, {p_0_in r_reg[ibroadcast][2]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X41Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[ibroadcast][3] - 
nets: {p_0_in28_in r_reg[ibroadcast][3]/Q}, {clk r_reg[ibroadcast][3]/C}, {v[ibroadcast] r_reg[ibroadcast][3]/CE}, {apbi[pwdata][3] r_reg[ibroadcast][3]/D}, {p_0_in r_reg[ibroadcast][3]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X41Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[ibroadcast][4] - 
nets: {p_0_in26_in r_reg[ibroadcast][4]/Q}, {clk r_reg[ibroadcast][4]/C}, {v[ibroadcast] r_reg[ibroadcast][4]/CE}, {apbi[pwdata][4] r_reg[ibroadcast][4]/D}, {p_0_in r_reg[ibroadcast][4]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X37Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[ibroadcast][5] - 
nets: {p_0_in24_in r_reg[ibroadcast][5]/Q}, {clk r_reg[ibroadcast][5]/C}, {v[ibroadcast] r_reg[ibroadcast][5]/CE}, {apbi[pwdata][5] r_reg[ibroadcast][5]/D}, {p_0_in r_reg[ibroadcast][5]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X27Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[ibroadcast][6] - 
nets: {p_0_in22_in r_reg[ibroadcast][6]/Q}, {clk r_reg[ibroadcast][6]/C}, {v[ibroadcast] r_reg[ibroadcast][6]/CE}, {apbi[pwdata][6] r_reg[ibroadcast][6]/D}, {p_0_in r_reg[ibroadcast][6]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X27Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[ibroadcast][7] - 
nets: {p_0_in20_in r_reg[ibroadcast][7]/Q}, {clk r_reg[ibroadcast][7]/C}, {v[ibroadcast] r_reg[ibroadcast][7]/CE}, {apbi[pwdata][7] r_reg[ibroadcast][7]/D}, {p_0_in r_reg[ibroadcast][7]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X33Y14, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[ibroadcast][8] - 
nets: {p_0_in18_in r_reg[ibroadcast][8]/Q}, {clk r_reg[ibroadcast][8]/C}, {v[ibroadcast] r_reg[ibroadcast][8]/CE}, {apbi[pwdata][8] r_reg[ibroadcast][8]/D}, {p_0_in r_reg[ibroadcast][8]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X31Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[ibroadcast][9] - 
nets: {p_0_in16_in r_reg[ibroadcast][9]/Q}, {clk r_reg[ibroadcast][9]/C}, {v[ibroadcast] r_reg[ibroadcast][9]/CE}, {apbi[pwdata][9] r_reg[ibroadcast][9]/D}, {p_0_in r_reg[ibroadcast][9]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X26Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[iforce][0][10] - 
nets: {r_reg[iforce][0]__0[9] r_reg[iforce][0][10]/Q}, {clk r_reg[iforce][0][10]/C}, {<const1> r_reg[iforce][0][10]/CE}, {r[iforce][0][10]_i_1_n_0 r_reg[iforce][0][10]/D}, {p_0_in r_reg[iforce][0][10]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X41Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[iforce][0][11] - 
nets: {r_reg[iforce][0]__0[10] r_reg[iforce][0][11]/Q}, {clk r_reg[iforce][0][11]/C}, {<const1> r_reg[iforce][0][11]/CE}, {r[iforce][0][11]_i_1_n_0 r_reg[iforce][0][11]/D}, {p_0_in r_reg[iforce][0][11]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X38Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[iforce][0][12] - 
nets: {r_reg[iforce][0]__0[11] r_reg[iforce][0][12]/Q}, {clk r_reg[iforce][0][12]/C}, {<const1> r_reg[iforce][0][12]/CE}, {r[iforce][0][12]_i_1_n_0 r_reg[iforce][0][12]/D}, {p_0_in r_reg[iforce][0][12]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X41Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[iforce][0][13] - 
nets: {r_reg[iforce][0]__0[12] r_reg[iforce][0][13]/Q}, {clk r_reg[iforce][0][13]/C}, {<const1> r_reg[iforce][0][13]/CE}, {r[iforce][0][13]_i_1_n_0 r_reg[iforce][0][13]/D}, {p_0_in r_reg[iforce][0][13]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X41Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[iforce][0][14] - 
nets: {r_reg[iforce][0]__0[13] r_reg[iforce][0][14]/Q}, {clk r_reg[iforce][0][14]/C}, {<const1> r_reg[iforce][0][14]/CE}, {r[iforce][0][14]_i_1_n_0 r_reg[iforce][0][14]/D}, {p_0_in r_reg[iforce][0][14]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X39Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[iforce][0][15] - 
nets: {r_reg[iforce][0]__0[14] r_reg[iforce][0][15]/Q}, {clk r_reg[iforce][0][15]/C}, {<const1> r_reg[iforce][0][15]/CE}, {r[iforce][0][15]_i_1_n_0 r_reg[iforce][0][15]/D}, {p_0_in r_reg[iforce][0][15]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X40Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[iforce][0][1] - 
nets: {r_reg[iforce][0]__0[0] r_reg[iforce][0][1]/Q}, {clk r_reg[iforce][0][1]/C}, {<const1> r_reg[iforce][0][1]/CE}, {r[iforce][0][1]_i_1_n_0 r_reg[iforce][0][1]/D}, {p_0_in r_reg[iforce][0][1]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X34Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[iforce][0][2] - 
nets: {r_reg[iforce][0]__0[1] r_reg[iforce][0][2]/Q}, {clk r_reg[iforce][0][2]/C}, {<const1> r_reg[iforce][0][2]/CE}, {r[iforce][0][2]_i_1_n_0 r_reg[iforce][0][2]/D}, {p_0_in r_reg[iforce][0][2]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[iforce][0][3] - 
nets: {r_reg[iforce][0]__0[2] r_reg[iforce][0][3]/Q}, {clk r_reg[iforce][0][3]/C}, {<const1> r_reg[iforce][0][3]/CE}, {r[iforce][0][3]_i_1_n_0 r_reg[iforce][0][3]/D}, {p_0_in r_reg[iforce][0][3]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X39Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[iforce][0][4] - 
nets: {r_reg[iforce][0]__0[3] r_reg[iforce][0][4]/Q}, {clk r_reg[iforce][0][4]/C}, {<const1> r_reg[iforce][0][4]/CE}, {r[iforce][0][4]_i_1_n_0 r_reg[iforce][0][4]/D}, {p_0_in r_reg[iforce][0][4]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X39Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[iforce][0][5] - 
nets: {r_reg[iforce][0]__0[4] r_reg[iforce][0][5]/Q}, {clk r_reg[iforce][0][5]/C}, {<const1> r_reg[iforce][0][5]/CE}, {r[iforce][0][5]_i_1_n_0 r_reg[iforce][0][5]/D}, {p_0_in r_reg[iforce][0][5]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X34Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[iforce][0][6] - 
nets: {r_reg[iforce][0]__0[5] r_reg[iforce][0][6]/Q}, {clk r_reg[iforce][0][6]/C}, {<const1> r_reg[iforce][0][6]/CE}, {r[iforce][0][6]_i_1_n_0 r_reg[iforce][0][6]/D}, {p_0_in r_reg[iforce][0][6]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X34Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[iforce][0][7] - 
nets: {r_reg[iforce][0]__0[6] r_reg[iforce][0][7]/Q}, {clk r_reg[iforce][0][7]/C}, {<const1> r_reg[iforce][0][7]/CE}, {r[iforce][0][7]_i_1_n_0 r_reg[iforce][0][7]/D}, {p_0_in r_reg[iforce][0][7]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X34Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[iforce][0][8] - 
nets: {r_reg[iforce][0]__0[7] r_reg[iforce][0][8]/Q}, {clk r_reg[iforce][0][8]/C}, {<const1> r_reg[iforce][0][8]/CE}, {r[iforce][0][8]_i_1_n_0 r_reg[iforce][0][8]/D}, {p_0_in r_reg[iforce][0][8]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X34Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[iforce][0][9] - 
nets: {r_reg[iforce][0]__0[8] r_reg[iforce][0][9]/Q}, {clk r_reg[iforce][0][9]/C}, {<const1> r_reg[iforce][0][9]/CE}, {r[iforce][0][9]_i_1_n_0 r_reg[iforce][0][9]/D}, {p_0_in r_reg[iforce][0][9]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X34Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[iforce][1][10] - 
nets: {r_reg[iforce][1]__0[9] r_reg[iforce][1][10]/Q}, {clk r_reg[iforce][1][10]/C}, {<const1> r_reg[iforce][1][10]/CE}, {r[iforce][1][10]_i_1_n_0 r_reg[iforce][1][10]/D}, {p_0_in r_reg[iforce][1][10]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X45Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[iforce][1][11] - 
nets: {r_reg[iforce][1]__0[10] r_reg[iforce][1][11]/Q}, {clk r_reg[iforce][1][11]/C}, {<const1> r_reg[iforce][1][11]/CE}, {r[iforce][1][11]_i_1_n_0 r_reg[iforce][1][11]/D}, {p_0_in r_reg[iforce][1][11]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X37Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[iforce][1][12] - 
nets: {r_reg[iforce][1]__0[11] r_reg[iforce][1][12]/Q}, {clk r_reg[iforce][1][12]/C}, {<const1> r_reg[iforce][1][12]/CE}, {r[iforce][1][12]_i_1_n_0 r_reg[iforce][1][12]/D}, {p_0_in r_reg[iforce][1][12]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X40Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[iforce][1][13] - 
nets: {r_reg[iforce][1]__0[12] r_reg[iforce][1][13]/Q}, {clk r_reg[iforce][1][13]/C}, {<const1> r_reg[iforce][1][13]/CE}, {r[iforce][1][13]_i_1_n_0 r_reg[iforce][1][13]/D}, {p_0_in r_reg[iforce][1][13]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X40Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[iforce][1][14] - 
nets: {r_reg[iforce][1]__0[13] r_reg[iforce][1][14]/Q}, {clk r_reg[iforce][1][14]/C}, {<const1> r_reg[iforce][1][14]/CE}, {r[iforce][1][14]_i_1_n_0 r_reg[iforce][1][14]/D}, {p_0_in r_reg[iforce][1][14]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X44Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[iforce][1][15] - 
nets: {r_reg[iforce][1]__0[14] r_reg[iforce][1][15]/Q}, {clk r_reg[iforce][1][15]/C}, {<const1> r_reg[iforce][1][15]/CE}, {r[iforce][1][15]_i_1_n_0 r_reg[iforce][1][15]/D}, {p_0_in r_reg[iforce][1][15]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[iforce][1][1] - 
nets: {r_reg[iforce][1]__0[0] r_reg[iforce][1][1]/Q}, {clk r_reg[iforce][1][1]/C}, {<const1> r_reg[iforce][1][1]/CE}, {r[iforce][1][1]_i_1_n_0 r_reg[iforce][1][1]/D}, {p_0_in r_reg[iforce][1][1]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X32Y6, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[iforce][1][2] - 
nets: {r_reg[iforce][1]__0[1] r_reg[iforce][1][2]/Q}, {clk r_reg[iforce][1][2]/C}, {<const1> r_reg[iforce][1][2]/CE}, {r[iforce][1][2]_i_1_n_0 r_reg[iforce][1][2]/D}, {p_0_in r_reg[iforce][1][2]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X41Y6, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[iforce][1][3] - 
nets: {r_reg[iforce][1]__0[2] r_reg[iforce][1][3]/Q}, {clk r_reg[iforce][1][3]/C}, {<const1> r_reg[iforce][1][3]/CE}, {r[iforce][1][3]_i_1_n_0 r_reg[iforce][1][3]/D}, {p_0_in r_reg[iforce][1][3]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X39Y6, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[iforce][1][4] - 
nets: {r_reg[iforce][1]__0[3] r_reg[iforce][1][4]/Q}, {clk r_reg[iforce][1][4]/C}, {<const1> r_reg[iforce][1][4]/CE}, {r[iforce][1][4]_i_1_n_0 r_reg[iforce][1][4]/D}, {p_0_in r_reg[iforce][1][4]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X38Y6, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[iforce][1][5] - 
nets: {r_reg[iforce][1]__0[4] r_reg[iforce][1][5]/Q}, {clk r_reg[iforce][1][5]/C}, {<const1> r_reg[iforce][1][5]/CE}, {r[iforce][1][5]_i_1_n_0 r_reg[iforce][1][5]/D}, {p_0_in r_reg[iforce][1][5]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X29Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[iforce][1][6] - 
nets: {r_reg[iforce][1]__0[5] r_reg[iforce][1][6]/Q}, {clk r_reg[iforce][1][6]/C}, {<const1> r_reg[iforce][1][6]/CE}, {r[iforce][1][6]_i_1_n_0 r_reg[iforce][1][6]/D}, {p_0_in r_reg[iforce][1][6]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X32Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[iforce][1][7] - 
nets: {r_reg[iforce][1]__0[6] r_reg[iforce][1][7]/Q}, {clk r_reg[iforce][1][7]/C}, {<const1> r_reg[iforce][1][7]/CE}, {r[iforce][1][7]_i_1_n_0 r_reg[iforce][1][7]/D}, {p_0_in r_reg[iforce][1][7]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X34Y14, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[iforce][1][8] - 
nets: {r_reg[iforce][1]__0[7] r_reg[iforce][1][8]/Q}, {clk r_reg[iforce][1][8]/C}, {<const1> r_reg[iforce][1][8]/CE}, {r[iforce][1][8]_i_1_n_0 r_reg[iforce][1][8]/D}, {p_0_in r_reg[iforce][1][8]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X35Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[iforce][1][9] - 
nets: {r_reg[iforce][1]__0[8] r_reg[iforce][1][9]/Q}, {clk r_reg[iforce][1][9]/C}, {<const1> r_reg[iforce][1][9]/CE}, {r[iforce][1][9]_i_1_n_0 r_reg[iforce][1][9]/D}, {p_0_in r_reg[iforce][1][9]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X30Y14, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[iforce][2][10] - 
nets: {r_reg[iforce][2]__0[9] r_reg[iforce][2][10]/Q}, {clk r_reg[iforce][2][10]/C}, {<const1> r_reg[iforce][2][10]/CE}, {r[iforce][2][10]_i_1_n_0 r_reg[iforce][2][10]/D}, {p_0_in r_reg[iforce][2][10]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X44Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[iforce][2][11] - 
nets: {r_reg[iforce][2]__0[10] r_reg[iforce][2][11]/Q}, {clk r_reg[iforce][2][11]/C}, {<const1> r_reg[iforce][2][11]/CE}, {r[iforce][2][11]_i_1_n_0 r_reg[iforce][2][11]/D}, {p_0_in r_reg[iforce][2][11]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X37Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[iforce][2][12] - 
nets: {r_reg[iforce][2]__0[11] r_reg[iforce][2][12]/Q}, {clk r_reg[iforce][2][12]/C}, {<const1> r_reg[iforce][2][12]/CE}, {r[iforce][2][12]_i_1_n_0 r_reg[iforce][2][12]/D}, {p_0_in r_reg[iforce][2][12]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X41Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[iforce][2][13] - 
nets: {r_reg[iforce][2]__0[12] r_reg[iforce][2][13]/Q}, {clk r_reg[iforce][2][13]/C}, {<const1> r_reg[iforce][2][13]/CE}, {r[iforce][2][13]_i_1_n_0 r_reg[iforce][2][13]/D}, {p_0_in r_reg[iforce][2][13]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X40Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[iforce][2][14] - 
nets: {r_reg[iforce][2]__0[13] r_reg[iforce][2][14]/Q}, {clk r_reg[iforce][2][14]/C}, {<const1> r_reg[iforce][2][14]/CE}, {r[iforce][2][14]_i_1_n_0 r_reg[iforce][2][14]/D}, {p_0_in r_reg[iforce][2][14]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X40Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[iforce][2][15] - 
nets: {r_reg[iforce][2]__0[14] r_reg[iforce][2][15]/Q}, {clk r_reg[iforce][2][15]/C}, {<const1> r_reg[iforce][2][15]/CE}, {r[iforce][2][15]_i_1_n_0 r_reg[iforce][2][15]/D}, {p_0_in r_reg[iforce][2][15]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[iforce][2][1] - 
nets: {r_reg[iforce][2]__0[0] r_reg[iforce][2][1]/Q}, {clk r_reg[iforce][2][1]/C}, {<const1> r_reg[iforce][2][1]/CE}, {r[iforce][2][1]_i_1_n_0 r_reg[iforce][2][1]/D}, {p_0_in r_reg[iforce][2][1]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X32Y6, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[iforce][2][2] - 
nets: {r_reg[iforce][2]__0[1] r_reg[iforce][2][2]/Q}, {clk r_reg[iforce][2][2]/C}, {<const1> r_reg[iforce][2][2]/CE}, {r[iforce][2][2]_i_1_n_0 r_reg[iforce][2][2]/D}, {p_0_in r_reg[iforce][2][2]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X36Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[iforce][2][3] - 
nets: {r_reg[iforce][2]__0[2] r_reg[iforce][2][3]/Q}, {clk r_reg[iforce][2][3]/C}, {<const1> r_reg[iforce][2][3]/CE}, {r[iforce][2][3]_i_1_n_0 r_reg[iforce][2][3]/D}, {p_0_in r_reg[iforce][2][3]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X39Y6, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[iforce][2][4] - 
nets: {r_reg[iforce][2]__0[3] r_reg[iforce][2][4]/Q}, {clk r_reg[iforce][2][4]/C}, {<const1> r_reg[iforce][2][4]/CE}, {r[iforce][2][4]_i_1_n_0 r_reg[iforce][2][4]/D}, {p_0_in r_reg[iforce][2][4]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X38Y6, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[iforce][2][5] - 
nets: {r_reg[iforce][2]__0[4] r_reg[iforce][2][5]/Q}, {clk r_reg[iforce][2][5]/C}, {<const1> r_reg[iforce][2][5]/CE}, {r[iforce][2][5]_i_1_n_0 r_reg[iforce][2][5]/D}, {p_0_in r_reg[iforce][2][5]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X30Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[iforce][2][6] - 
nets: {r_reg[iforce][2]__0[5] r_reg[iforce][2][6]/Q}, {clk r_reg[iforce][2][6]/C}, {<const1> r_reg[iforce][2][6]/CE}, {r[iforce][2][6]_i_1_n_0 r_reg[iforce][2][6]/D}, {p_0_in r_reg[iforce][2][6]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X32Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[iforce][2][7] - 
nets: {r_reg[iforce][2]__0[6] r_reg[iforce][2][7]/Q}, {clk r_reg[iforce][2][7]/C}, {<const1> r_reg[iforce][2][7]/CE}, {r[iforce][2][7]_i_1_n_0 r_reg[iforce][2][7]/D}, {p_0_in r_reg[iforce][2][7]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X34Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[iforce][2][8] - 
nets: {r_reg[iforce][2]__0[7] r_reg[iforce][2][8]/Q}, {clk r_reg[iforce][2][8]/C}, {<const1> r_reg[iforce][2][8]/CE}, {r[iforce][2][8]_i_1_n_0 r_reg[iforce][2][8]/D}, {p_0_in r_reg[iforce][2][8]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X35Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[iforce][2][9] - 
nets: {r_reg[iforce][2]__0[8] r_reg[iforce][2][9]/Q}, {clk r_reg[iforce][2][9]/C}, {<const1> r_reg[iforce][2][9]/CE}, {r[iforce][2][9]_i_1_n_0 r_reg[iforce][2][9]/D}, {p_0_in r_reg[iforce][2][9]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X32Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[iforce][3][10] - 
nets: {r_reg[iforce][3]__0[9] r_reg[iforce][3][10]/Q}, {clk r_reg[iforce][3][10]/C}, {<const1> r_reg[iforce][3][10]/CE}, {r[iforce][3][10]_i_1_n_0 r_reg[iforce][3][10]/D}, {p_0_in r_reg[iforce][3][10]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X40Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[iforce][3][11] - 
nets: {r_reg[iforce][3]__0[10] r_reg[iforce][3][11]/Q}, {clk r_reg[iforce][3][11]/C}, {<const1> r_reg[iforce][3][11]/CE}, {r[iforce][3][11]_i_1_n_0 r_reg[iforce][3][11]/D}, {p_0_in r_reg[iforce][3][11]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X37Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[iforce][3][12] - 
nets: {r_reg[iforce][3]__0[11] r_reg[iforce][3][12]/Q}, {clk r_reg[iforce][3][12]/C}, {<const1> r_reg[iforce][3][12]/CE}, {r[iforce][3][12]_i_1_n_0 r_reg[iforce][3][12]/D}, {p_0_in r_reg[iforce][3][12]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X41Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[iforce][3][13] - 
nets: {r_reg[iforce][3]__0[12] r_reg[iforce][3][13]/Q}, {clk r_reg[iforce][3][13]/C}, {<const1> r_reg[iforce][3][13]/CE}, {r[iforce][3][13]_i_1_n_0 r_reg[iforce][3][13]/D}, {p_0_in r_reg[iforce][3][13]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X40Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[iforce][3][14] - 
nets: {r_reg[iforce][3]__0[13] r_reg[iforce][3][14]/Q}, {clk r_reg[iforce][3][14]/C}, {<const1> r_reg[iforce][3][14]/CE}, {r[iforce][3][14]_i_1_n_0 r_reg[iforce][3][14]/D}, {p_0_in r_reg[iforce][3][14]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[iforce][3][15] - 
nets: {r_reg[iforce][3]__0[14] r_reg[iforce][3][15]/Q}, {clk r_reg[iforce][3][15]/C}, {<const1> r_reg[iforce][3][15]/CE}, {r[iforce][3][15]_i_1_n_0 r_reg[iforce][3][15]/D}, {p_0_in r_reg[iforce][3][15]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[iforce][3][1] - 
nets: {r_reg[iforce][3]__0[0] r_reg[iforce][3][1]/Q}, {clk r_reg[iforce][3][1]/C}, {<const1> r_reg[iforce][3][1]/CE}, {r[iforce][3][1]_i_1_n_0 r_reg[iforce][3][1]/D}, {p_0_in r_reg[iforce][3][1]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X32Y6, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[iforce][3][2] - 
nets: {r_reg[iforce][3]__0[1] r_reg[iforce][3][2]/Q}, {clk r_reg[iforce][3][2]/C}, {<const1> r_reg[iforce][3][2]/CE}, {r[iforce][3][2]_i_1_n_0 r_reg[iforce][3][2]/D}, {p_0_in r_reg[iforce][3][2]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X36Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[iforce][3][3] - 
nets: {r_reg[iforce][3]__0[2] r_reg[iforce][3][3]/Q}, {clk r_reg[iforce][3][3]/C}, {<const1> r_reg[iforce][3][3]/CE}, {r[iforce][3][3]_i_1_n_0 r_reg[iforce][3][3]/D}, {p_0_in r_reg[iforce][3][3]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X39Y6, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[iforce][3][4] - 
nets: {r_reg[iforce][3]__0[3] r_reg[iforce][3][4]/Q}, {clk r_reg[iforce][3][4]/C}, {<const1> r_reg[iforce][3][4]/CE}, {r[iforce][3][4]_i_1_n_0 r_reg[iforce][3][4]/D}, {p_0_in r_reg[iforce][3][4]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X38Y6, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[iforce][3][5] - 
nets: {r_reg[iforce][3]__0[4] r_reg[iforce][3][5]/Q}, {clk r_reg[iforce][3][5]/C}, {<const1> r_reg[iforce][3][5]/CE}, {r[iforce][3][5]_i_1_n_0 r_reg[iforce][3][5]/D}, {p_0_in r_reg[iforce][3][5]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X30Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[iforce][3][6] - 
nets: {r_reg[iforce][3]__0[5] r_reg[iforce][3][6]/Q}, {clk r_reg[iforce][3][6]/C}, {<const1> r_reg[iforce][3][6]/CE}, {r[iforce][3][6]_i_1_n_0 r_reg[iforce][3][6]/D}, {p_0_in r_reg[iforce][3][6]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X32Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[iforce][3][7] - 
nets: {r_reg[iforce][3]__0[6] r_reg[iforce][3][7]/Q}, {clk r_reg[iforce][3][7]/C}, {<const1> r_reg[iforce][3][7]/CE}, {r[iforce][3][7]_i_1_n_0 r_reg[iforce][3][7]/D}, {p_0_in r_reg[iforce][3][7]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X34Y13, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[iforce][3][8] - 
nets: {r_reg[iforce][3]__0[7] r_reg[iforce][3][8]/Q}, {clk r_reg[iforce][3][8]/C}, {<const1> r_reg[iforce][3][8]/CE}, {r[iforce][3][8]_i_1_n_0 r_reg[iforce][3][8]/D}, {p_0_in r_reg[iforce][3][8]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X35Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[iforce][3][9] - 
nets: {r_reg[iforce][3]__0[8] r_reg[iforce][3][9]/Q}, {clk r_reg[iforce][3][9]/C}, {<const1> r_reg[iforce][3][9]/CE}, {r[iforce][3][9]_i_1_n_0 r_reg[iforce][3][9]/D}, {p_0_in r_reg[iforce][3][9]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X30Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[ilevel][10] - 
nets: {p_6_in[10] r_reg[ilevel][10]/Q}, {clk r_reg[ilevel][10]/C}, {v[ilevel] r_reg[ilevel][10]/CE}, {apbi[pwdata][10] r_reg[ilevel][10]/D}, {<const0> r_reg[ilevel][10]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X40Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[ilevel][11] - 
nets: {p_6_in[11] r_reg[ilevel][11]/Q}, {clk r_reg[ilevel][11]/C}, {v[ilevel] r_reg[ilevel][11]/CE}, {apbi[pwdata][11] r_reg[ilevel][11]/D}, {<const0> r_reg[ilevel][11]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X36Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[ilevel][12] - 
nets: {p_6_in[12] r_reg[ilevel][12]/Q}, {clk r_reg[ilevel][12]/C}, {v[ilevel] r_reg[ilevel][12]/CE}, {apbi[pwdata][12] r_reg[ilevel][12]/D}, {<const0> r_reg[ilevel][12]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X39Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[ilevel][13] - 
nets: {p_6_in[13] r_reg[ilevel][13]/Q}, {clk r_reg[ilevel][13]/C}, {v[ilevel] r_reg[ilevel][13]/CE}, {apbi[pwdata][13] r_reg[ilevel][13]/D}, {<const0> r_reg[ilevel][13]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X40Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[ilevel][14] - 
nets: {p_6_in[14] r_reg[ilevel][14]/Q}, {clk r_reg[ilevel][14]/C}, {v[ilevel] r_reg[ilevel][14]/CE}, {apbi[pwdata][14] r_reg[ilevel][14]/D}, {<const0> r_reg[ilevel][14]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X39Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[ilevel][15] - 
nets: {p_6_in[15] r_reg[ilevel][15]/Q}, {clk r_reg[ilevel][15]/C}, {v[ilevel] r_reg[ilevel][15]/CE}, {apbi[pwdata][15] r_reg[ilevel][15]/D}, {<const0> r_reg[ilevel][15]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X39Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[ilevel][1] - 
nets: {p_6_in[1] r_reg[ilevel][1]/Q}, {clk r_reg[ilevel][1]/C}, {v[ilevel] r_reg[ilevel][1]/CE}, {apbi[pwdata][1] r_reg[ilevel][1]/D}, {<const0> r_reg[ilevel][1]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X31Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[ilevel][2] - 
nets: {p_6_in[2] r_reg[ilevel][2]/Q}, {clk r_reg[ilevel][2]/C}, {v[ilevel] r_reg[ilevel][2]/CE}, {apbi[pwdata][2] r_reg[ilevel][2]/D}, {<const0> r_reg[ilevel][2]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X38Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[ilevel][3] - 
nets: {p_6_in[3] r_reg[ilevel][3]/Q}, {clk r_reg[ilevel][3]/C}, {v[ilevel] r_reg[ilevel][3]/CE}, {apbi[pwdata][3] r_reg[ilevel][3]/D}, {<const0> r_reg[ilevel][3]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X38Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[ilevel][4] - 
nets: {p_6_in[4] r_reg[ilevel][4]/Q}, {clk r_reg[ilevel][4]/C}, {v[ilevel] r_reg[ilevel][4]/CE}, {apbi[pwdata][4] r_reg[ilevel][4]/D}, {<const0> r_reg[ilevel][4]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X38Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[ilevel][5] - 
nets: {p_6_in[5] r_reg[ilevel][5]/Q}, {clk r_reg[ilevel][5]/C}, {v[ilevel] r_reg[ilevel][5]/CE}, {apbi[pwdata][5] r_reg[ilevel][5]/D}, {<const0> r_reg[ilevel][5]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X30Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[ilevel][6] - 
nets: {p_6_in[6] r_reg[ilevel][6]/Q}, {clk r_reg[ilevel][6]/C}, {v[ilevel] r_reg[ilevel][6]/CE}, {apbi[pwdata][6] r_reg[ilevel][6]/D}, {<const0> r_reg[ilevel][6]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X31Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[ilevel][7] - 
nets: {p_6_in[7] r_reg[ilevel][7]/Q}, {clk r_reg[ilevel][7]/C}, {v[ilevel] r_reg[ilevel][7]/CE}, {apbi[pwdata][7] r_reg[ilevel][7]/D}, {<const0> r_reg[ilevel][7]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X33Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[ilevel][8] - 
nets: {p_6_in[8] r_reg[ilevel][8]/Q}, {clk r_reg[ilevel][8]/C}, {v[ilevel] r_reg[ilevel][8]/CE}, {apbi[pwdata][8] r_reg[ilevel][8]/D}, {<const0> r_reg[ilevel][8]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X33Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[ilevel][9] - 
nets: {p_6_in[9] r_reg[ilevel][9]/Q}, {clk r_reg[ilevel][9]/C}, {v[ilevel] r_reg[ilevel][9]/CE}, {apbi[pwdata][9] r_reg[ilevel][9]/D}, {<const0> r_reg[ilevel][9]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X33Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[imask][0][10] - 
nets: {r_reg[imask][0]__0[9] r_reg[imask][0][10]/Q}, {clk r_reg[imask][0][10]/C}, {v[imask][0] r_reg[imask][0][10]/CE}, {apbi[pwdata][10] r_reg[imask][0][10]/D}, {p_0_in r_reg[imask][0][10]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[imask][0][11] - 
nets: {r_reg[imask][0]__0[10] r_reg[imask][0][11]/Q}, {clk r_reg[imask][0][11]/C}, {v[imask][0] r_reg[imask][0][11]/CE}, {apbi[pwdata][11] r_reg[imask][0][11]/D}, {p_0_in r_reg[imask][0][11]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X37Y14, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[imask][0][12] - 
nets: {r_reg[imask][0]__0[11] r_reg[imask][0][12]/Q}, {clk r_reg[imask][0][12]/C}, {v[imask][0] r_reg[imask][0][12]/CE}, {apbi[pwdata][12] r_reg[imask][0][12]/D}, {p_0_in r_reg[imask][0][12]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X38Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[imask][0][13] - 
nets: {r_reg[imask][0]__0[12] r_reg[imask][0][13]/Q}, {clk r_reg[imask][0][13]/C}, {v[imask][0] r_reg[imask][0][13]/CE}, {apbi[pwdata][13] r_reg[imask][0][13]/D}, {p_0_in r_reg[imask][0][13]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[imask][0][14] - 
nets: {r_reg[imask][0]__0[13] r_reg[imask][0][14]/Q}, {clk r_reg[imask][0][14]/C}, {v[imask][0] r_reg[imask][0][14]/CE}, {apbi[pwdata][14] r_reg[imask][0][14]/D}, {p_0_in r_reg[imask][0][14]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[imask][0][15] - 
nets: {r_reg[imask][0]__0[14] r_reg[imask][0][15]/Q}, {clk r_reg[imask][0][15]/C}, {v[imask][0] r_reg[imask][0][15]/CE}, {apbi[pwdata][15] r_reg[imask][0][15]/D}, {p_0_in r_reg[imask][0][15]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[imask][0][1] - 
nets: {r_reg[imask][0]__0[0] r_reg[imask][0][1]/Q}, {clk r_reg[imask][0][1]/C}, {v[imask][0] r_reg[imask][0][1]/CE}, {apbi[pwdata][1] r_reg[imask][0][1]/D}, {p_0_in r_reg[imask][0][1]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X33Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[imask][0][2] - 
nets: {r_reg[imask][0]__0[1] r_reg[imask][0][2]/Q}, {clk r_reg[imask][0][2]/C}, {v[imask][0] r_reg[imask][0][2]/CE}, {apbi[pwdata][2] r_reg[imask][0][2]/D}, {p_0_in r_reg[imask][0][2]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X32Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[imask][0][3] - 
nets: {r_reg[imask][0]__0[2] r_reg[imask][0][3]/Q}, {clk r_reg[imask][0][3]/C}, {v[imask][0] r_reg[imask][0][3]/CE}, {apbi[pwdata][3] r_reg[imask][0][3]/D}, {p_0_in r_reg[imask][0][3]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X35Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[imask][0][4] - 
nets: {r_reg[imask][0]__0[3] r_reg[imask][0][4]/Q}, {clk r_reg[imask][0][4]/C}, {v[imask][0] r_reg[imask][0][4]/CE}, {apbi[pwdata][4] r_reg[imask][0][4]/D}, {p_0_in r_reg[imask][0][4]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X37Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[imask][0][5] - 
nets: {r_reg[imask][0]__0[4] r_reg[imask][0][5]/Q}, {clk r_reg[imask][0][5]/C}, {v[imask][0] r_reg[imask][0][5]/CE}, {apbi[pwdata][5] r_reg[imask][0][5]/D}, {p_0_in r_reg[imask][0][5]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X26Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[imask][0][6] - 
nets: {r_reg[imask][0]__0[5] r_reg[imask][0][6]/Q}, {clk r_reg[imask][0][6]/C}, {v[imask][0] r_reg[imask][0][6]/CE}, {apbi[pwdata][6] r_reg[imask][0][6]/D}, {p_0_in r_reg[imask][0][6]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X30Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[imask][0][7] - 
nets: {r_reg[imask][0]__0[6] r_reg[imask][0][7]/Q}, {clk r_reg[imask][0][7]/C}, {v[imask][0] r_reg[imask][0][7]/CE}, {apbi[pwdata][7] r_reg[imask][0][7]/D}, {p_0_in r_reg[imask][0][7]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X32Y14, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[imask][0][8] - 
nets: {r_reg[imask][0]__0[7] r_reg[imask][0][8]/Q}, {clk r_reg[imask][0][8]/C}, {v[imask][0] r_reg[imask][0][8]/CE}, {apbi[pwdata][8] r_reg[imask][0][8]/D}, {p_0_in r_reg[imask][0][8]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X30Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[imask][0][9] - 
nets: {r_reg[imask][0]__0[8] r_reg[imask][0][9]/Q}, {clk r_reg[imask][0][9]/C}, {v[imask][0] r_reg[imask][0][9]/CE}, {apbi[pwdata][9] r_reg[imask][0][9]/D}, {p_0_in r_reg[imask][0][9]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X30Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[imask][1][10] - 
nets: {r_reg[imask][1]__0[9] r_reg[imask][1][10]/Q}, {clk r_reg[imask][1][10]/C}, {v[imask][1] r_reg[imask][1][10]/CE}, {apbi[pwdata][10] r_reg[imask][1][10]/D}, {p_0_in r_reg[imask][1][10]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[imask][1][11] - 
nets: {r_reg[imask][1]__0[10] r_reg[imask][1][11]/Q}, {clk r_reg[imask][1][11]/C}, {v[imask][1] r_reg[imask][1][11]/CE}, {apbi[pwdata][11] r_reg[imask][1][11]/D}, {p_0_in r_reg[imask][1][11]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X36Y14, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[imask][1][12] - 
nets: {r_reg[imask][1]__0[11] r_reg[imask][1][12]/Q}, {clk r_reg[imask][1][12]/C}, {v[imask][1] r_reg[imask][1][12]/CE}, {apbi[pwdata][12] r_reg[imask][1][12]/D}, {p_0_in r_reg[imask][1][12]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X38Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[imask][1][13] - 
nets: {r_reg[imask][1]__0[12] r_reg[imask][1][13]/Q}, {clk r_reg[imask][1][13]/C}, {v[imask][1] r_reg[imask][1][13]/CE}, {apbi[pwdata][13] r_reg[imask][1][13]/D}, {p_0_in r_reg[imask][1][13]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X41Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[imask][1][14] - 
nets: {r_reg[imask][1]__0[13] r_reg[imask][1][14]/Q}, {clk r_reg[imask][1][14]/C}, {v[imask][1] r_reg[imask][1][14]/CE}, {apbi[pwdata][14] r_reg[imask][1][14]/D}, {p_0_in r_reg[imask][1][14]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X41Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[imask][1][15] - 
nets: {r_reg[imask][1]__0[14] r_reg[imask][1][15]/Q}, {clk r_reg[imask][1][15]/C}, {v[imask][1] r_reg[imask][1][15]/CE}, {apbi[pwdata][15] r_reg[imask][1][15]/D}, {p_0_in r_reg[imask][1][15]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y14, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[imask][1][1] - 
nets: {r_reg[imask][1]__0[0] r_reg[imask][1][1]/Q}, {clk r_reg[imask][1][1]/C}, {v[imask][1] r_reg[imask][1][1]/CE}, {apbi[pwdata][1] r_reg[imask][1][1]/D}, {p_0_in r_reg[imask][1][1]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X34Y6, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[imask][1][2] - 
nets: {r_reg[imask][1]__0[1] r_reg[imask][1][2]/Q}, {clk r_reg[imask][1][2]/C}, {v[imask][1] r_reg[imask][1][2]/CE}, {apbi[pwdata][2] r_reg[imask][1][2]/D}, {p_0_in r_reg[imask][1][2]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X32Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[imask][1][3] - 
nets: {r_reg[imask][1]__0[2] r_reg[imask][1][3]/Q}, {clk r_reg[imask][1][3]/C}, {v[imask][1] r_reg[imask][1][3]/CE}, {apbi[pwdata][3] r_reg[imask][1][3]/D}, {p_0_in r_reg[imask][1][3]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[imask][1][4] - 
nets: {r_reg[imask][1]__0[3] r_reg[imask][1][4]/Q}, {clk r_reg[imask][1][4]/C}, {v[imask][1] r_reg[imask][1][4]/CE}, {apbi[pwdata][4] r_reg[imask][1][4]/D}, {p_0_in r_reg[imask][1][4]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X38Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[imask][1][5] - 
nets: {r_reg[imask][1]__0[4] r_reg[imask][1][5]/Q}, {clk r_reg[imask][1][5]/C}, {v[imask][1] r_reg[imask][1][5]/CE}, {apbi[pwdata][5] r_reg[imask][1][5]/D}, {p_0_in r_reg[imask][1][5]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X28Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[imask][1][6] - 
nets: {r_reg[imask][1]__0[5] r_reg[imask][1][6]/Q}, {clk r_reg[imask][1][6]/C}, {v[imask][1] r_reg[imask][1][6]/CE}, {apbi[pwdata][6] r_reg[imask][1][6]/D}, {p_0_in r_reg[imask][1][6]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X31Y13, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[imask][1][7] - 
nets: {r_reg[imask][1]__0[6] r_reg[imask][1][7]/Q}, {clk r_reg[imask][1][7]/C}, {v[imask][1] r_reg[imask][1][7]/CE}, {apbi[pwdata][7] r_reg[imask][1][7]/D}, {p_0_in r_reg[imask][1][7]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X33Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[imask][1][8] - 
nets: {r_reg[imask][1]__0[7] r_reg[imask][1][8]/Q}, {clk r_reg[imask][1][8]/C}, {v[imask][1] r_reg[imask][1][8]/CE}, {apbi[pwdata][8] r_reg[imask][1][8]/D}, {p_0_in r_reg[imask][1][8]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X31Y13, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[imask][1][9] - 
nets: {r_reg[imask][1]__0[8] r_reg[imask][1][9]/Q}, {clk r_reg[imask][1][9]/C}, {v[imask][1] r_reg[imask][1][9]/CE}, {apbi[pwdata][9] r_reg[imask][1][9]/D}, {p_0_in r_reg[imask][1][9]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X27Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[imask][2][10] - 
nets: {r_reg[imask][2]__0[9] r_reg[imask][2][10]/Q}, {clk r_reg[imask][2][10]/C}, {v[imask][2] r_reg[imask][2][10]/CE}, {apbi[pwdata][10] r_reg[imask][2][10]/D}, {p_0_in r_reg[imask][2][10]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X44Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[imask][2][11] - 
nets: {r_reg[imask][2]__0[10] r_reg[imask][2][11]/Q}, {clk r_reg[imask][2][11]/C}, {v[imask][2] r_reg[imask][2][11]/CE}, {apbi[pwdata][11] r_reg[imask][2][11]/D}, {p_0_in r_reg[imask][2][11]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X37Y13, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[imask][2][12] - 
nets: {r_reg[imask][2]__0[11] r_reg[imask][2][12]/Q}, {clk r_reg[imask][2][12]/C}, {v[imask][2] r_reg[imask][2][12]/CE}, {apbi[pwdata][12] r_reg[imask][2][12]/D}, {p_0_in r_reg[imask][2][12]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X40Y13, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[imask][2][13] - 
nets: {r_reg[imask][2]__0[12] r_reg[imask][2][13]/Q}, {clk r_reg[imask][2][13]/C}, {v[imask][2] r_reg[imask][2][13]/CE}, {apbi[pwdata][13] r_reg[imask][2][13]/D}, {p_0_in r_reg[imask][2][13]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X44Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[imask][2][14] - 
nets: {r_reg[imask][2]__0[13] r_reg[imask][2][14]/Q}, {clk r_reg[imask][2][14]/C}, {v[imask][2] r_reg[imask][2][14]/CE}, {apbi[pwdata][14] r_reg[imask][2][14]/D}, {p_0_in r_reg[imask][2][14]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X44Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[imask][2][15] - 
nets: {r_reg[imask][2]__0[14] r_reg[imask][2][15]/Q}, {clk r_reg[imask][2][15]/C}, {v[imask][2] r_reg[imask][2][15]/CE}, {apbi[pwdata][15] r_reg[imask][2][15]/D}, {p_0_in r_reg[imask][2][15]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X40Y14, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[imask][2][1] - 
nets: {r_reg[imask][2]__0[0] r_reg[imask][2][1]/Q}, {clk r_reg[imask][2][1]/C}, {v[imask][2] r_reg[imask][2][1]/CE}, {apbi[pwdata][1] r_reg[imask][2][1]/D}, {p_0_in r_reg[imask][2][1]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X33Y6, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[imask][2][2] - 
nets: {r_reg[imask][2]__0[1] r_reg[imask][2][2]/Q}, {clk r_reg[imask][2][2]/C}, {v[imask][2] r_reg[imask][2][2]/CE}, {apbi[pwdata][2] r_reg[imask][2][2]/D}, {p_0_in r_reg[imask][2][2]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X33Y6, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[imask][2][3] - 
nets: {r_reg[imask][2]__0[2] r_reg[imask][2][3]/Q}, {clk r_reg[imask][2][3]/C}, {v[imask][2] r_reg[imask][2][3]/CE}, {apbi[pwdata][3] r_reg[imask][2][3]/D}, {p_0_in r_reg[imask][2][3]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X36Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[imask][2][4] - 
nets: {r_reg[imask][2]__0[3] r_reg[imask][2][4]/Q}, {clk r_reg[imask][2][4]/C}, {v[imask][2] r_reg[imask][2][4]/CE}, {apbi[pwdata][4] r_reg[imask][2][4]/D}, {p_0_in r_reg[imask][2][4]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X37Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[imask][2][5] - 
nets: {r_reg[imask][2]__0[4] r_reg[imask][2][5]/Q}, {clk r_reg[imask][2][5]/C}, {v[imask][2] r_reg[imask][2][5]/CE}, {apbi[pwdata][5] r_reg[imask][2][5]/D}, {p_0_in r_reg[imask][2][5]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X27Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[imask][2][6] - 
nets: {r_reg[imask][2]__0[5] r_reg[imask][2][6]/Q}, {clk r_reg[imask][2][6]/C}, {v[imask][2] r_reg[imask][2][6]/CE}, {apbi[pwdata][6] r_reg[imask][2][6]/D}, {p_0_in r_reg[imask][2][6]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X30Y13, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[imask][2][7] - 
nets: {r_reg[imask][2]__0[6] r_reg[imask][2][7]/Q}, {clk r_reg[imask][2][7]/C}, {v[imask][2] r_reg[imask][2][7]/CE}, {apbi[pwdata][7] r_reg[imask][2][7]/D}, {p_0_in r_reg[imask][2][7]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X33Y13, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[imask][2][8] - 
nets: {r_reg[imask][2]__0[7] r_reg[imask][2][8]/Q}, {clk r_reg[imask][2][8]/C}, {v[imask][2] r_reg[imask][2][8]/CE}, {apbi[pwdata][8] r_reg[imask][2][8]/D}, {p_0_in r_reg[imask][2][8]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X33Y13, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[imask][2][9] - 
nets: {r_reg[imask][2]__0[8] r_reg[imask][2][9]/Q}, {clk r_reg[imask][2][9]/C}, {v[imask][2] r_reg[imask][2][9]/CE}, {apbi[pwdata][9] r_reg[imask][2][9]/D}, {p_0_in r_reg[imask][2][9]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X28Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[imask][3][10] - 
nets: {r_reg[imask][3]__0[9] r_reg[imask][3][10]/Q}, {clk r_reg[imask][3][10]/C}, {v[imask][3] r_reg[imask][3][10]/CE}, {apbi[pwdata][10] r_reg[imask][3][10]/D}, {p_0_in r_reg[imask][3][10]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[imask][3][11] - 
nets: {r_reg[imask][3]__0[10] r_reg[imask][3][11]/Q}, {clk r_reg[imask][3][11]/C}, {v[imask][3] r_reg[imask][3][11]/CE}, {apbi[pwdata][11] r_reg[imask][3][11]/D}, {p_0_in r_reg[imask][3][11]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X36Y13, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[imask][3][12] - 
nets: {r_reg[imask][3]__0[11] r_reg[imask][3][12]/Q}, {clk r_reg[imask][3][12]/C}, {v[imask][3] r_reg[imask][3][12]/CE}, {apbi[pwdata][12] r_reg[imask][3][12]/D}, {p_0_in r_reg[imask][3][12]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X39Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[imask][3][13] - 
nets: {r_reg[imask][3]__0[12] r_reg[imask][3][13]/Q}, {clk r_reg[imask][3][13]/C}, {v[imask][3] r_reg[imask][3][13]/CE}, {apbi[pwdata][13] r_reg[imask][3][13]/D}, {p_0_in r_reg[imask][3][13]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[imask][3][14] - 
nets: {r_reg[imask][3]__0[13] r_reg[imask][3][14]/Q}, {clk r_reg[imask][3][14]/C}, {v[imask][3] r_reg[imask][3][14]/CE}, {apbi[pwdata][14] r_reg[imask][3][14]/D}, {p_0_in r_reg[imask][3][14]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[imask][3][15] - 
nets: {r_reg[imask][3]__0[14] r_reg[imask][3][15]/Q}, {clk r_reg[imask][3][15]/C}, {v[imask][3] r_reg[imask][3][15]/CE}, {apbi[pwdata][15] r_reg[imask][3][15]/D}, {p_0_in r_reg[imask][3][15]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X41Y13, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[imask][3][1] - 
nets: {r_reg[imask][3]__0[0] r_reg[imask][3][1]/Q}, {clk r_reg[imask][3][1]/C}, {v[imask][3] r_reg[imask][3][1]/CE}, {apbi[pwdata][1] r_reg[imask][3][1]/D}, {p_0_in r_reg[imask][3][1]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X30Y6, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[imask][3][2] - 
nets: {r_reg[imask][3]__0[1] r_reg[imask][3][2]/Q}, {clk r_reg[imask][3][2]/C}, {v[imask][3] r_reg[imask][3][2]/CE}, {apbi[pwdata][2] r_reg[imask][3][2]/D}, {p_0_in r_reg[imask][3][2]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X30Y6, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[imask][3][3] - 
nets: {r_reg[imask][3]__0[2] r_reg[imask][3][3]/Q}, {clk r_reg[imask][3][3]/C}, {v[imask][3] r_reg[imask][3][3]/CE}, {apbi[pwdata][3] r_reg[imask][3][3]/D}, {p_0_in r_reg[imask][3][3]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X41Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[imask][3][4] - 
nets: {r_reg[imask][3]__0[3] r_reg[imask][3][4]/Q}, {clk r_reg[imask][3][4]/C}, {v[imask][3] r_reg[imask][3][4]/CE}, {apbi[pwdata][4] r_reg[imask][3][4]/D}, {p_0_in r_reg[imask][3][4]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X34Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[imask][3][5] - 
nets: {r_reg[imask][3]__0[4] r_reg[imask][3][5]/Q}, {clk r_reg[imask][3][5]/C}, {v[imask][3] r_reg[imask][3][5]/CE}, {apbi[pwdata][5] r_reg[imask][3][5]/D}, {p_0_in r_reg[imask][3][5]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X28Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[imask][3][6] - 
nets: {r_reg[imask][3]__0[5] r_reg[imask][3][6]/Q}, {clk r_reg[imask][3][6]/C}, {v[imask][3] r_reg[imask][3][6]/CE}, {apbi[pwdata][6] r_reg[imask][3][6]/D}, {p_0_in r_reg[imask][3][6]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X29Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[imask][3][7] - 
nets: {r_reg[imask][3]__0[6] r_reg[imask][3][7]/Q}, {clk r_reg[imask][3][7]/C}, {v[imask][3] r_reg[imask][3][7]/CE}, {apbi[pwdata][7] r_reg[imask][3][7]/D}, {p_0_in r_reg[imask][3][7]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X29Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[imask][3][8] - 
nets: {r_reg[imask][3]__0[7] r_reg[imask][3][8]/Q}, {clk r_reg[imask][3][8]/C}, {v[imask][3] r_reg[imask][3][8]/CE}, {apbi[pwdata][8] r_reg[imask][3][8]/D}, {p_0_in r_reg[imask][3][8]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X29Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[imask][3][9] - 
nets: {r_reg[imask][3]__0[8] r_reg[imask][3][9]/Q}, {clk r_reg[imask][3][9]/C}, {v[imask][3] r_reg[imask][3][9]/CE}, {apbi[pwdata][9] r_reg[imask][3][9]/D}, {p_0_in r_reg[imask][3][9]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X29Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[ipend][10] - 
nets: {p_5_in[10] r_reg[ipend][10]/Q}, {clk r_reg[ipend][10]/C}, {<const1> r_reg[ipend][10]/CE}, {r[ipend][10]_i_1_n_0 r_reg[ipend][10]/D}, {p_0_in r_reg[ipend][10]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[ipend][11] - 
nets: {p_5_in[11] r_reg[ipend][11]/Q}, {clk r_reg[ipend][11]/C}, {<const1> r_reg[ipend][11]/CE}, {r[ipend][11]_i_1_n_0 r_reg[ipend][11]/D}, {p_0_in r_reg[ipend][11]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X36Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[ipend][12] - 
nets: {p_5_in[12] r_reg[ipend][12]/Q}, {clk r_reg[ipend][12]/C}, {<const1> r_reg[ipend][12]/CE}, {r[ipend][12]_i_1_n_0 r_reg[ipend][12]/D}, {p_0_in r_reg[ipend][12]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X41Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[ipend][13] - 
nets: {p_5_in[13] r_reg[ipend][13]/Q}, {clk r_reg[ipend][13]/C}, {<const1> r_reg[ipend][13]/CE}, {r[ipend][13]_i_1_n_0 r_reg[ipend][13]/D}, {p_0_in r_reg[ipend][13]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X41Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[ipend][14] - 
nets: {p_5_in[14] r_reg[ipend][14]/Q}, {clk r_reg[ipend][14]/C}, {<const1> r_reg[ipend][14]/CE}, {r[ipend][14]_i_1_n_0 r_reg[ipend][14]/D}, {p_0_in r_reg[ipend][14]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X45Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[ipend][15] - 
nets: {p_5_in[15] r_reg[ipend][15]/Q}, {clk r_reg[ipend][15]/C}, {<const1> r_reg[ipend][15]/CE}, {r[ipend][15]_i_1_n_0 r_reg[ipend][15]/D}, {p_0_in r_reg[ipend][15]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[ipend][1] - 
nets: {p_5_in[1] r_reg[ipend][1]/Q}, {clk r_reg[ipend][1]/C}, {<const1> r_reg[ipend][1]/CE}, {r[ipend][1]_i_1_n_0 r_reg[ipend][1]/D}, {p_0_in r_reg[ipend][1]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X32Y4, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[ipend][2] - 
nets: {p_5_in[2] r_reg[ipend][2]/Q}, {clk r_reg[ipend][2]/C}, {<const1> r_reg[ipend][2]/CE}, {r[ipend][2]_i_1_n_0 r_reg[ipend][2]/D}, {p_0_in r_reg[ipend][2]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X41Y6, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[ipend][3] - 
nets: {p_5_in[3] r_reg[ipend][3]/Q}, {clk r_reg[ipend][3]/C}, {<const1> r_reg[ipend][3]/CE}, {r[ipend][3]_i_1_n_0 r_reg[ipend][3]/D}, {p_0_in r_reg[ipend][3]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X41Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[ipend][4] - 
nets: {p_5_in[4] r_reg[ipend][4]/Q}, {clk r_reg[ipend][4]/C}, {<const1> r_reg[ipend][4]/CE}, {r[ipend][4]_i_1_n_0 r_reg[ipend][4]/D}, {p_0_in r_reg[ipend][4]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X38Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[ipend][5] - 
nets: {p_5_in[5] r_reg[ipend][5]/Q}, {clk r_reg[ipend][5]/C}, {<const1> r_reg[ipend][5]/CE}, {r[ipend][5]_i_1_n_0 r_reg[ipend][5]/D}, {p_0_in r_reg[ipend][5]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X29Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[ipend][6] - 
nets: {p_5_in[6] r_reg[ipend][6]/Q}, {clk r_reg[ipend][6]/C}, {<const1> r_reg[ipend][6]/CE}, {r[ipend][6]_i_1_n_0 r_reg[ipend][6]/D}, {p_0_in r_reg[ipend][6]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X32Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[ipend][7] - 
nets: {p_5_in[7] r_reg[ipend][7]/Q}, {clk r_reg[ipend][7]/C}, {<const1> r_reg[ipend][7]/CE}, {r[ipend][7]_i_1_n_0 r_reg[ipend][7]/D}, {p_0_in r_reg[ipend][7]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X34Y14, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[ipend][8] - 
nets: {p_5_in[8] r_reg[ipend][8]/Q}, {clk r_reg[ipend][8]/C}, {<const1> r_reg[ipend][8]/CE}, {r[ipend][8]_i_1_n_0 r_reg[ipend][8]/D}, {p_0_in r_reg[ipend][8]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X35Y12, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[ipend][9] - 
nets: {p_5_in[9] r_reg[ipend][9]/Q}, {clk r_reg[ipend][9]/C}, {<const1> r_reg[ipend][9]/CE}, {r[ipend][9]_i_1_n_0 r_reg[ipend][9]/D}, {p_0_in r_reg[ipend][9]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X30Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[irl][0][0] - 
nets: {irqo[0][irl][0] r_reg[irl][0][0]/Q}, {clk r_reg[irl][0][0]/C}, {<const1> r_reg[irl][0][0]/CE}, {r[irl][0][0]_i_1_n_0 r_reg[irl][0][0]/D}, {<const0> r_reg[irl][0][0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X33Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[irl][0][1] - 
nets: {irqo[0][irl][1] r_reg[irl][0][1]/Q}, {clk r_reg[irl][0][1]/C}, {<const1> r_reg[irl][0][1]/CE}, {r[irl][0][1]_i_1_n_0 r_reg[irl][0][1]/D}, {<const0> r_reg[irl][0][1]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X32Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[irl][0][2] - 
nets: {irqo[0][irl][2] r_reg[irl][0][2]/Q}, {clk r_reg[irl][0][2]/C}, {<const1> r_reg[irl][0][2]/CE}, {r[irl][0][2]_i_1_n_0 r_reg[irl][0][2]/D}, {<const0> r_reg[irl][0][2]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X33Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[irl][0][3] - 
nets: {irqo[0][irl][3] r_reg[irl][0][3]/Q}, {clk r_reg[irl][0][3]/C}, {<const1> r_reg[irl][0][3]/CE}, {r[irl][0][3]_i_1_n_0 r_reg[irl][0][3]/D}, {<const0> r_reg[irl][0][3]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X33Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[irl][1][0] - 
nets: {irqo[1][irl][0] r_reg[irl][1][0]/Q}, {clk r_reg[irl][1][0]/C}, {<const1> r_reg[irl][1][0]/CE}, {r[irl][1][0]_i_1_n_0 r_reg[irl][1][0]/D}, {<const0> r_reg[irl][1][0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X35Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[irl][1][1] - 
nets: {irqo[1][irl][1] r_reg[irl][1][1]/Q}, {clk r_reg[irl][1][1]/C}, {<const1> r_reg[irl][1][1]/CE}, {r[irl][1][1]_i_1_n_0 r_reg[irl][1][1]/D}, {<const0> r_reg[irl][1][1]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X35Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[irl][1][2] - 
nets: {irqo[1][irl][2] r_reg[irl][1][2]/Q}, {clk r_reg[irl][1][2]/C}, {<const1> r_reg[irl][1][2]/CE}, {r[irl][1][2]_i_1_n_0 r_reg[irl][1][2]/D}, {<const0> r_reg[irl][1][2]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X35Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[irl][1][3] - 
nets: {irqo[1][irl][3] r_reg[irl][1][3]/Q}, {clk r_reg[irl][1][3]/C}, {<const1> r_reg[irl][1][3]/CE}, {r[irl][1][3]_i_1_n_0 r_reg[irl][1][3]/D}, {<const0> r_reg[irl][1][3]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X35Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[irl][2][0] - 
nets: {irqo[2][irl][0] r_reg[irl][2][0]/Q}, {clk r_reg[irl][2][0]/C}, {<const1> r_reg[irl][2][0]/CE}, {r[irl][2][0]_i_1_n_0 r_reg[irl][2][0]/D}, {<const0> r_reg[irl][2][0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X33Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[irl][2][1] - 
nets: {irqo[2][irl][1] r_reg[irl][2][1]/Q}, {clk r_reg[irl][2][1]/C}, {<const1> r_reg[irl][2][1]/CE}, {r[irl][2][1]_i_1_n_0 r_reg[irl][2][1]/D}, {<const0> r_reg[irl][2][1]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X33Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[irl][2][2] - 
nets: {irqo[2][irl][2] r_reg[irl][2][2]/Q}, {clk r_reg[irl][2][2]/C}, {<const1> r_reg[irl][2][2]/CE}, {r[irl][2][2]_i_1_n_0 r_reg[irl][2][2]/D}, {<const0> r_reg[irl][2][2]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X33Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[irl][2][3] - 
nets: {irqo[2][irl][3] r_reg[irl][2][3]/Q}, {clk r_reg[irl][2][3]/C}, {<const1> r_reg[irl][2][3]/CE}, {r[irl][2][3]_i_1_n_0 r_reg[irl][2][3]/D}, {<const0> r_reg[irl][2][3]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X33Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[irl][3][0] - 
nets: {irqo[3][irl][0] r_reg[irl][3][0]/Q}, {clk r_reg[irl][3][0]/C}, {<const1> r_reg[irl][3][0]/CE}, {r[irl][3][0]_i_1_n_0 r_reg[irl][3][0]/D}, {<const0> r_reg[irl][3][0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X31Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[irl][3][1] - 
nets: {irqo[3][irl][1] r_reg[irl][3][1]/Q}, {clk r_reg[irl][3][1]/C}, {<const1> r_reg[irl][3][1]/CE}, {r[irl][3][1]_i_1_n_0 r_reg[irl][3][1]/D}, {<const0> r_reg[irl][3][1]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X30Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[irl][3][2] - 
nets: {irqo[3][irl][2] r_reg[irl][3][2]/Q}, {clk r_reg[irl][3][2]/C}, {<const1> r_reg[irl][3][2]/CE}, {r[irl][3][2]_i_1_n_0 r_reg[irl][3][2]/D}, {<const0> r_reg[irl][3][2]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X30Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[irl][3][3] - 
nets: {irqo[3][irl][3] r_reg[irl][3][3]/Q}, {clk r_reg[irl][3][3]/C}, {<const1> r_reg[irl][3][3]/CE}, {r[irl][3][3]_i_1_n_0 r_reg[irl][3][3]/D}, {<const0> r_reg[irl][3][3]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X29Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[newaddr][10] - 
nets: {irqo[3][pwdnewaddr][10] r_reg[newaddr][10]/Q}, {clk r_reg[newaddr][10]/C}, {v[clkcount] r_reg[newaddr][10]/CE}, {apbi[pwdata][10] r_reg[newaddr][10]/D}, {<const0> r_reg[newaddr][10]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X39Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[newaddr][11] - 
nets: {irqo[3][pwdnewaddr][11] r_reg[newaddr][11]/Q}, {clk r_reg[newaddr][11]/C}, {v[clkcount] r_reg[newaddr][11]/CE}, {apbi[pwdata][11] r_reg[newaddr][11]/D}, {<const0> r_reg[newaddr][11]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X34Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[newaddr][12] - 
nets: {irqo[3][pwdnewaddr][12] r_reg[newaddr][12]/Q}, {clk r_reg[newaddr][12]/C}, {v[clkcount] r_reg[newaddr][12]/CE}, {apbi[pwdata][12] r_reg[newaddr][12]/D}, {<const0> r_reg[newaddr][12]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X39Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[newaddr][13] - 
nets: {irqo[3][pwdnewaddr][13] r_reg[newaddr][13]/Q}, {clk r_reg[newaddr][13]/C}, {v[clkcount] r_reg[newaddr][13]/CE}, {apbi[pwdata][13] r_reg[newaddr][13]/D}, {<const0> r_reg[newaddr][13]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X40Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[newaddr][14] - 
nets: {irqo[3][pwdnewaddr][14] r_reg[newaddr][14]/Q}, {clk r_reg[newaddr][14]/C}, {v[clkcount] r_reg[newaddr][14]/CE}, {apbi[pwdata][14] r_reg[newaddr][14]/D}, {<const0> r_reg[newaddr][14]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X39Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[newaddr][15] - 
nets: {irqo[3][pwdnewaddr][15] r_reg[newaddr][15]/Q}, {clk r_reg[newaddr][15]/C}, {v[clkcount] r_reg[newaddr][15]/CE}, {apbi[pwdata][15] r_reg[newaddr][15]/D}, {<const0> r_reg[newaddr][15]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X37Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[newaddr][16] - 
nets: {irqo[3][pwdnewaddr][16] r_reg[newaddr][16]/Q}, {clk r_reg[newaddr][16]/C}, {v[clkcount] r_reg[newaddr][16]/CE}, {apbi[pwdata][16] r_reg[newaddr][16]/D}, {<const0> r_reg[newaddr][16]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X29Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[newaddr][17] - 
nets: {irqo[3][pwdnewaddr][17] r_reg[newaddr][17]/Q}, {clk r_reg[newaddr][17]/C}, {v[clkcount] r_reg[newaddr][17]/CE}, {apbi[pwdata][17] r_reg[newaddr][17]/D}, {<const0> r_reg[newaddr][17]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X30Y4, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[newaddr][18] - 
nets: {irqo[3][pwdnewaddr][18] r_reg[newaddr][18]/Q}, {clk r_reg[newaddr][18]/C}, {v[clkcount] r_reg[newaddr][18]/CE}, {apbi[pwdata][18] r_reg[newaddr][18]/D}, {<const0> r_reg[newaddr][18]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X37Y4, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[newaddr][19] - 
nets: {irqo[3][pwdnewaddr][19] r_reg[newaddr][19]/Q}, {clk r_reg[newaddr][19]/C}, {v[clkcount] r_reg[newaddr][19]/CE}, {apbi[pwdata][19] r_reg[newaddr][19]/D}, {<const0> r_reg[newaddr][19]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X39Y4, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[newaddr][20] - 
nets: {irqo[3][pwdnewaddr][20] r_reg[newaddr][20]/Q}, {clk r_reg[newaddr][20]/C}, {v[clkcount] r_reg[newaddr][20]/CE}, {apbi[pwdata][20] r_reg[newaddr][20]/D}, {<const0> r_reg[newaddr][20]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X40Y6, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[newaddr][21] - 
nets: {irqo[3][pwdnewaddr][21] r_reg[newaddr][21]/Q}, {clk r_reg[newaddr][21]/C}, {v[clkcount] r_reg[newaddr][21]/CE}, {apbi[pwdata][21] r_reg[newaddr][21]/D}, {<const0> r_reg[newaddr][21]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X30Y4, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[newaddr][22] - 
nets: {irqo[3][pwdnewaddr][22] r_reg[newaddr][22]/Q}, {clk r_reg[newaddr][22]/C}, {v[clkcount] r_reg[newaddr][22]/CE}, {apbi[pwdata][22] r_reg[newaddr][22]/D}, {<const0> r_reg[newaddr][22]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X32Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[newaddr][23] - 
nets: {irqo[3][pwdnewaddr][23] r_reg[newaddr][23]/Q}, {clk r_reg[newaddr][23]/C}, {v[clkcount] r_reg[newaddr][23]/CE}, {apbi[pwdata][23] r_reg[newaddr][23]/D}, {<const0> r_reg[newaddr][23]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X33Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[newaddr][24] - 
nets: {irqo[3][pwdnewaddr][24] r_reg[newaddr][24]/Q}, {clk r_reg[newaddr][24]/C}, {v[clkcount] r_reg[newaddr][24]/CE}, {apbi[pwdata][24] r_reg[newaddr][24]/D}, {<const0> r_reg[newaddr][24]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X33Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[newaddr][25] - 
nets: {irqo[3][pwdnewaddr][25] r_reg[newaddr][25]/Q}, {clk r_reg[newaddr][25]/C}, {v[clkcount] r_reg[newaddr][25]/CE}, {apbi[pwdata][25] r_reg[newaddr][25]/D}, {<const0> r_reg[newaddr][25]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X32Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[newaddr][26] - 
nets: {irqo[3][pwdnewaddr][26] r_reg[newaddr][26]/Q}, {clk r_reg[newaddr][26]/C}, {v[clkcount] r_reg[newaddr][26]/CE}, {apbi[pwdata][26] r_reg[newaddr][26]/D}, {<const0> r_reg[newaddr][26]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X40Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[newaddr][27] - 
nets: {irqo[3][pwdnewaddr][27] r_reg[newaddr][27]/Q}, {clk r_reg[newaddr][27]/C}, {v[clkcount] r_reg[newaddr][27]/CE}, {apbi[pwdata][27] r_reg[newaddr][27]/D}, {<const0> r_reg[newaddr][27]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X37Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[newaddr][28] - 
nets: {irqo[3][pwdnewaddr][28] r_reg[newaddr][28]/Q}, {clk r_reg[newaddr][28]/C}, {v[clkcount] r_reg[newaddr][28]/CE}, {apbi[pwdata][28] r_reg[newaddr][28]/D}, {<const0> r_reg[newaddr][28]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X39Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[newaddr][29] - 
nets: {irqo[3][pwdnewaddr][29] r_reg[newaddr][29]/Q}, {clk r_reg[newaddr][29]/C}, {v[clkcount] r_reg[newaddr][29]/CE}, {apbi[pwdata][29] r_reg[newaddr][29]/D}, {<const0> r_reg[newaddr][29]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X39Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[newaddr][2] - 
nets: {irqo[0][pwdnewaddr][2] r_reg[newaddr][2]/Q}, {clk r_reg[newaddr][2]/C}, {<const1> r_reg[newaddr][2]/CE}, {r[newaddr][2]_i_1_n_0 r_reg[newaddr][2]/D}, {<const0> r_reg[newaddr][2]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X34Y4, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[newaddr][30] - 
nets: {irqo[3][pwdnewaddr][30] r_reg[newaddr][30]/Q}, {clk r_reg[newaddr][30]/C}, {v[clkcount] r_reg[newaddr][30]/CE}, {apbi[pwdata][30] r_reg[newaddr][30]/D}, {<const0> r_reg[newaddr][30]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X39Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[newaddr][31] - 
nets: {irqo[3][pwdnewaddr][31] r_reg[newaddr][31]/Q}, {clk r_reg[newaddr][31]/C}, {v[clkcount] r_reg[newaddr][31]/CE}, {apbi[pwdata][31] r_reg[newaddr][31]/D}, {<const0> r_reg[newaddr][31]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X40Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[newaddr][3] - 
nets: {irqo[3][pwdnewaddr][3] r_reg[newaddr][3]/Q}, {clk r_reg[newaddr][3]/C}, {v[clkcount] r_reg[newaddr][3]/CE}, {apbi[pwdata][3] r_reg[newaddr][3]/D}, {<const0> r_reg[newaddr][3]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X37Y4, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[newaddr][4] - 
nets: {irqo[3][pwdnewaddr][4] r_reg[newaddr][4]/Q}, {clk r_reg[newaddr][4]/C}, {v[clkcount] r_reg[newaddr][4]/CE}, {apbi[pwdata][4] r_reg[newaddr][4]/D}, {<const0> r_reg[newaddr][4]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X35Y6, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[newaddr][5] - 
nets: {irqo[3][pwdnewaddr][5] r_reg[newaddr][5]/Q}, {clk r_reg[newaddr][5]/C}, {v[clkcount] r_reg[newaddr][5]/CE}, {apbi[pwdata][5] r_reg[newaddr][5]/D}, {<const0> r_reg[newaddr][5]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X30Y4, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[newaddr][6] - 
nets: {irqo[3][pwdnewaddr][6] r_reg[newaddr][6]/Q}, {clk r_reg[newaddr][6]/C}, {v[clkcount] r_reg[newaddr][6]/CE}, {apbi[pwdata][6] r_reg[newaddr][6]/D}, {<const0> r_reg[newaddr][6]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X29Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[newaddr][7] - 
nets: {irqo[3][pwdnewaddr][7] r_reg[newaddr][7]/Q}, {clk r_reg[newaddr][7]/C}, {v[clkcount] r_reg[newaddr][7]/CE}, {apbi[pwdata][7] r_reg[newaddr][7]/D}, {<const0> r_reg[newaddr][7]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X34Y11, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[newaddr][8] - 
nets: {irqo[3][pwdnewaddr][8] r_reg[newaddr][8]/Q}, {clk r_reg[newaddr][8]/C}, {v[clkcount] r_reg[newaddr][8]/CE}, {apbi[pwdata][8] r_reg[newaddr][8]/D}, {<const0> r_reg[newaddr][8]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X29Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[newaddr][9] - 
nets: {irqo[3][pwdnewaddr][9] r_reg[newaddr][9]/Q}, {clk r_reg[newaddr][9]/C}, {v[clkcount] r_reg[newaddr][9]/CE}, {apbi[pwdata][9] r_reg[newaddr][9]/D}, {<const0> r_reg[newaddr][9]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X33Y10, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[setaddr][0] - 
nets: {irqo[0][pwdsetaddr] r_reg[setaddr][0]/Q}, {clk r_reg[setaddr][0]/C}, {<const1> r_reg[setaddr][0]/CE}, {r[setaddr][0]_i_2_n_0 r_reg[setaddr][0]/D}, {p_0_in r_reg[setaddr][0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X36Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[setaddr][1] - 
nets: {irqo[1][pwdsetaddr] r_reg[setaddr][1]/Q}, {clk r_reg[setaddr][1]/C}, {<const1> r_reg[setaddr][1]/CE}, {r[setaddr][1]_i_1_n_0 r_reg[setaddr][1]/D}, {p_0_in r_reg[setaddr][1]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X36Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[setaddr][2] - 
nets: {irqo[2][pwdsetaddr] r_reg[setaddr][2]/Q}, {clk r_reg[setaddr][2]/C}, {<const1> r_reg[setaddr][2]/CE}, {r[setaddr][2]_i_1_n_0 r_reg[setaddr][2]/D}, {p_0_in r_reg[setaddr][2]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X34Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[setaddr][3] - 
nets: {irqo[3][pwdsetaddr] r_reg[setaddr][3]/Q}, {clk r_reg[setaddr][3]/C}, {<const1> r_reg[setaddr][3]/CE}, {r[setaddr][3]_i_1_n_0 r_reg[setaddr][3]/D}, {p_0_in r_reg[setaddr][3]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X36Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[setaddrboot] - 
nets: {r_reg[setaddrboot_n_0_] r_reg[setaddrboot]/Q}, {clk r_reg[setaddrboot]/C}, {<const1> r_reg[setaddrboot]/CE}, {r[setaddrboot]_i_1_n_0 r_reg[setaddrboot]/D}, {<const0> r_reg[setaddrboot]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X35Y4, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 


####################################################
# Nets
Boundary Nets - 
<const0>, 
<const1>, 
apbi[paddr][2], 
apbi[paddr][3], 
apbi[paddr][4], 
apbi[paddr][5], 
apbi[paddr][6], 
apbi[paddr][7], 
apbi[penable], 
apbi[pirq][10], 
apbi[pirq][11], 
apbi[pirq][12], 
apbi[pirq][13], 
apbi[pirq][14], 
apbi[pirq][15], 
apbi[pirq][1], 
apbi[pirq][2], 
apbi[pirq][3], 
apbi[pirq][4], 
apbi[pirq][5], 
apbi[pirq][6], 
apbi[pirq][7], 
apbi[pirq][8], 
apbi[pirq][9], 
apbi[psel][2], 
apbi[pwdata][0], 
apbi[pwdata][10], 
apbi[pwdata][11], 
apbi[pwdata][12], 
apbi[pwdata][13], 
apbi[pwdata][14], 
apbi[pwdata][15], 
apbi[pwdata][16], 
apbi[pwdata][17], 
apbi[pwdata][18], 
apbi[pwdata][19], 
apbi[pwdata][1], 
apbi[pwdata][20], 
apbi[pwdata][21], 
apbi[pwdata][22], 
apbi[pwdata][23], 
apbi[pwdata][24], 
apbi[pwdata][25], 
apbi[pwdata][26], 
apbi[pwdata][27], 
apbi[pwdata][28], 
apbi[pwdata][29], 
apbi[pwdata][2], 
apbi[pwdata][30], 
apbi[pwdata][31], 
apbi[pwdata][3], 
apbi[pwdata][4], 
apbi[pwdata][5], 
apbi[pwdata][6], 
apbi[pwdata][7], 
apbi[pwdata][8], 
apbi[pwdata][9], 
apbi[pwrite], 
apbo[prdata][0], 
apbo[prdata][10], 
apbo[prdata][11], 
apbo[prdata][12], 
apbo[prdata][13], 
apbo[prdata][14], 
apbo[prdata][15], 
apbo[prdata][1], 
apbo[prdata][26], 
apbo[prdata][29], 
apbo[prdata][2], 
apbo[prdata][3], 
apbo[prdata][4], 
apbo[prdata][5], 
apbo[prdata][6], 
apbo[prdata][7], 
apbo[prdata][8], 
apbo[prdata][9], 
clk, 
irqi[0][err], 
irqi[0][intack], 
irqi[0][irl][0], 
irqi[0][irl][1], 
irqi[0][irl][2], 
irqi[0][irl][3], 
irqi[0][pwd], 
irqi[1][err], 
irqi[1][intack], 
irqi[1][irl][0], 
irqi[1][irl][1], 
irqi[1][irl][2], 
irqi[1][irl][3], 
irqi[1][pwd], 
irqi[2][err], 
irqi[2][intack], 
irqi[2][irl][0], 
irqi[2][irl][1], 
irqi[2][irl][2], 
irqi[2][irl][3], 
irqi[2][pwd], 
irqi[3][err], 
irqi[3][intack], 
irqi[3][irl][0], 
irqi[3][irl][1], 
irqi[3][irl][2], 
irqi[3][irl][3], 
irqi[3][pwd], 
irqo[0][forceerr], 
irqo[0][irl][0], 
irqo[0][irl][1], 
irqo[0][irl][2], 
irqo[0][irl][3], 
irqo[0][pwdnewaddr][2], 
irqo[0][pwdsetaddr], 
irqo[0][resume], 
irqo[1][forceerr], 
irqo[1][irl][0], 
irqo[1][irl][1], 
irqo[1][irl][2], 
irqo[1][irl][3], 
irqo[1][pwdsetaddr], 
irqo[1][resume], 
irqo[2][forceerr], 
irqo[2][irl][0], 
irqo[2][irl][1], 
irqo[2][irl][2], 
irqo[2][irl][3], 
irqo[2][pwdsetaddr], 
irqo[2][resume], 
irqo[3][forceerr], 
irqo[3][irl][0], 
irqo[3][irl][1], 
irqo[3][irl][2], 
irqo[3][irl][3], 
irqo[3][pwdnewaddr][10], 
irqo[3][pwdnewaddr][11], 
irqo[3][pwdnewaddr][12], 
irqo[3][pwdnewaddr][13], 
irqo[3][pwdnewaddr][14], 
irqo[3][pwdnewaddr][15], 
irqo[3][pwdnewaddr][16], 
irqo[3][pwdnewaddr][17], 
irqo[3][pwdnewaddr][18], 
irqo[3][pwdnewaddr][19], 
irqo[3][pwdnewaddr][20], 
irqo[3][pwdnewaddr][21], 
irqo[3][pwdnewaddr][22], 
irqo[3][pwdnewaddr][23], 
irqo[3][pwdnewaddr][24], 
irqo[3][pwdnewaddr][25], 
irqo[3][pwdnewaddr][26], 
irqo[3][pwdnewaddr][27], 
irqo[3][pwdnewaddr][28], 
irqo[3][pwdnewaddr][29], 
irqo[3][pwdnewaddr][30], 
irqo[3][pwdnewaddr][31], 
irqo[3][pwdnewaddr][3], 
irqo[3][pwdnewaddr][4], 
irqo[3][pwdnewaddr][5], 
irqo[3][pwdnewaddr][6], 
irqo[3][pwdnewaddr][7], 
irqo[3][pwdnewaddr][8], 
irqo[3][pwdnewaddr][9], 
irqo[3][pwdsetaddr], 
irqo[3][resume], 
rst, 

apbo[prdata][0]_INST_0_i_1_n_0 - 
wires: CLBLL_R_X23Y4/CLBLL_IMUX11 CLBLL_R_X23Y4/CLBLL_LL_A4 CLBLL_R_X23Y4/CLBLL_WR1END1 CLBLL_R_X23Y4/CLBLL_WW2A0 CLBLL_R_X25Y4/CLBLL_IMUX15 CLBLL_R_X25Y4/CLBLL_IMUX47 CLBLL_R_X25Y4/CLBLL_IMUX7 CLBLL_R_X25Y4/CLBLL_LL_A1 CLBLL_R_X25Y4/CLBLL_LL_B1 CLBLL_R_X25Y4/CLBLL_LL_D5 CLBLL_R_X25Y5/CLBLL_IMUX8 CLBLL_R_X25Y5/CLBLL_LL_A5 CLBLM_L_X22Y4/CLBLM_IMUX26 CLBLM_L_X22Y4/CLBLM_L_B4 CLBLM_L_X22Y5/CLBLM_IMUX10 CLBLM_L_X22Y5/CLBLM_IMUX26 CLBLM_L_X22Y5/CLBLM_IMUX34 CLBLM_L_X22Y5/CLBLM_L_A4 CLBLM_L_X22Y5/CLBLM_L_B4 CLBLM_L_X22Y5/CLBLM_L_C6 CLBLM_L_X24Y4/CLBLM_LOGIC_OUTS12 CLBLM_L_X24Y4/CLBLM_M_A CLBLM_L_X24Y4/CLBLM_WR1END1 CLBLM_L_X24Y4/CLBLM_WW2A0 INT_L_X22Y4/IMUX_L26 INT_L_X22Y4/WW2END0 INT_L_X22Y5/IMUX_L10 INT_L_X22Y5/IMUX_L26 INT_L_X22Y5/IMUX_L34 INT_L_X22Y5/NW2END1 INT_L_X24Y4/ER1BEG1 INT_L_X24Y4/LOGIC_OUTS_L12 INT_L_X24Y4/NE2BEG0 INT_L_X24Y4/WR1BEG1 INT_L_X24Y4/WW2BEG0 INT_L_X24Y5/NE2A0 INT_R_X23Y4/IMUX11 INT_R_X23Y4/NW2BEG1 INT_R_X23Y4/WR1END1 INT_R_X23Y4/WW2A0 INT_R_X23Y5/NW2A1 INT_R_X25Y4/BYP_ALT5 INT_R_X25Y4/BYP_BOUNCE5 INT_R_X25Y4/ER1END1 INT_R_X25Y4/IMUX15 INT_R_X25Y4/IMUX47 INT_R_X25Y4/IMUX7 INT_R_X25Y4/NE2END_S3_0 INT_R_X25Y5/IMUX8 INT_R_X25Y5/NE2END0 VBRK_X60Y5/VBRK_WR1END1 VBRK_X60Y5/VBRK_WW2A0 
pips: CLBLL_R_X23Y4/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X25Y4/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X25Y4/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_R_X25Y4/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X25Y5/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLM_L_X22Y4/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X22Y5/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X22Y5/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X22Y5/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X24Y4/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X22Y4/INT_L.WW2END0->>IMUX_L26 INT_L_X22Y5/INT_L.NW2END1->>IMUX_L10 INT_L_X22Y5/INT_L.NW2END1->>IMUX_L26 INT_L_X22Y5/INT_L.NW2END1->>IMUX_L34 INT_L_X24Y4/INT_L.LOGIC_OUTS_L12->>ER1BEG1 INT_L_X24Y4/INT_L.LOGIC_OUTS_L12->>NE2BEG0 INT_L_X24Y4/INT_L.LOGIC_OUTS_L12->>WR1BEG1 INT_L_X24Y4/INT_L.LOGIC_OUTS_L12->>WW2BEG0 INT_R_X23Y4/INT_R.WR1END1->>IMUX11 INT_R_X23Y4/INT_R.WR1END1->>NW2BEG1 INT_R_X25Y4/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X25Y4/INT_R.BYP_BOUNCE5->>IMUX15 INT_R_X25Y4/INT_R.BYP_BOUNCE5->>IMUX47 INT_R_X25Y4/INT_R.BYP_BOUNCE5->>IMUX7 INT_R_X25Y4/INT_R.ER1END1->>BYP_ALT5 INT_R_X25Y5/INT_R.NE2END0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 10, 

apbo[prdata][10]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbo[prdata][10]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbo[prdata][10]_INST_0_i_3_n_0 - 
wires: CLBLL_R_X27Y9/CLBLL_LL_C CLBLL_R_X27Y9/CLBLL_LOGIC_OUTS14 CLBLM_L_X26Y9/CLBLM_IMUX12 CLBLM_L_X26Y9/CLBLM_M_B6 INT_L_X26Y9/IMUX_L12 INT_L_X26Y9/WL1END1 INT_R_X27Y9/LOGIC_OUTS14 INT_R_X27Y9/WL1BEG1 
pips: CLBLL_R_X27Y9/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLM_L_X26Y9/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 INT_L_X26Y9/INT_L.WL1END1->>IMUX_L12 INT_R_X27Y9/INT_R.LOGIC_OUTS14->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbo[prdata][15]_INST_0_i_4_n_0 - 
wires: CLBLL_R_X19Y12/CLBLL_EL1BEG0 CLBLL_R_X19Y12/CLBLL_IMUX18 CLBLL_R_X19Y12/CLBLL_LL_B2 CLBLL_R_X19Y8/CLBLL_IMUX12 CLBLL_R_X19Y8/CLBLL_LL_B6 CLBLL_R_X19Y8/CLBLL_NE4BEG2 CLBLL_R_X19Y8/CLBLL_NW2A2 CLBLL_R_X21Y14/CLBLL_EE2BEG2 CLBLL_R_X21Y14/CLBLL_IMUX17 CLBLL_R_X21Y14/CLBLL_LL_B3 CLBLL_R_X21Y7/CLBLL_WW4C2 CLBLL_R_X23Y14/CLBLL_IMUX12 CLBLL_R_X23Y14/CLBLL_LL_B6 CLBLL_R_X23Y7/CLBLL_WW4A2 CLBLL_R_X25Y12/CLBLL_WR1END3 CLBLL_R_X25Y7/CLBLL_WW2A1 CLBLM_L_X20Y12/CLBLM_EL1BEG0 CLBLM_L_X20Y12/CLBLM_IMUX17 CLBLM_L_X20Y12/CLBLM_M_B3 CLBLM_L_X20Y13/CLBLM_IMUX15 CLBLM_L_X20Y13/CLBLM_M_B1 CLBLM_L_X20Y8/CLBLM_NE4BEG2 CLBLM_L_X20Y8/CLBLM_NW2A2 CLBLM_L_X22Y14/CLBLM_EE2BEG2 CLBLM_L_X22Y7/CLBLM_WW4C2 CLBLM_L_X24Y12/CLBLM_IMUX26 CLBLM_L_X24Y12/CLBLM_L_B4 CLBLM_L_X24Y7/CLBLM_IMUX12 CLBLM_L_X24Y7/CLBLM_M_B6 CLBLM_L_X24Y7/CLBLM_WW4A2 CLBLM_L_X26Y12/CLBLM_IMUX12 CLBLM_L_X26Y12/CLBLM_IMUX13 CLBLM_L_X26Y12/CLBLM_L_B6 CLBLM_L_X26Y12/CLBLM_M_B6 CLBLM_L_X26Y12/CLBLM_WR1END3 CLBLM_L_X26Y13/CLBLM_IMUX24 CLBLM_L_X26Y13/CLBLM_M_B5 CLBLM_L_X26Y5/CLBLM_LOGIC_OUTS20 CLBLM_L_X26Y5/CLBLM_M_AMUX CLBLM_L_X26Y7/CLBLM_WW2A1 CLBLM_L_X26Y9/CLBLM_IMUX17 CLBLM_L_X26Y9/CLBLM_M_B3 INT_L_X20Y10/NE6C2 INT_L_X20Y11/EL1END_S3_0 INT_L_X20Y11/NE6D2 INT_L_X20Y12/EL1END0 INT_L_X20Y12/IMUX_L17 INT_L_X20Y12/NE6E2 INT_L_X20Y13/ER1BEG_S0 INT_L_X20Y13/IMUX_L15 INT_L_X20Y13/SR1END3 INT_L_X20Y14/ER1BEG0 INT_L_X20Y14/SR1BEG3 INT_L_X20Y14/SR1END_N3_3 INT_L_X20Y14/WR1END3 INT_L_X20Y7/NW2BEG2 INT_L_X20Y7/WW4END2 INT_L_X20Y8/NE6A2 INT_L_X20Y8/NW2A2 INT_L_X20Y9/NE6B2 INT_L_X22Y14/EE2A2 INT_L_X22Y7/WW4B2 INT_L_X24Y12/IMUX_L26 INT_L_X24Y12/WL1END1 INT_L_X24Y7/IMUX_L12 INT_L_X24Y7/WW2END1 INT_L_X24Y7/WW4BEG2 INT_L_X26Y10/NN2BEG2 INT_L_X26Y10/NR1END2 INT_L_X26Y11/NN2A2 INT_L_X26Y12/BYP_ALT2 INT_L_X26Y12/BYP_BOUNCE2 INT_L_X26Y12/IMUX_L12 INT_L_X26Y12/IMUX_L13 INT_L_X26Y12/NN2END2 INT_L_X26Y12/WR1BEG3 INT_L_X26Y13/BYP_BOUNCE_N3_2 INT_L_X26Y13/IMUX_L24 INT_L_X26Y5/LOGIC_OUTS_L20 INT_L_X26Y5/NN2BEG2 INT_L_X26Y6/NN2A2 INT_L_X26Y7/NN2BEG2 INT_L_X26Y7/NN2END2 INT_L_X26Y7/WW2BEG1 INT_L_X26Y8/NN2A2 INT_L_X26Y9/FAN_ALT5 INT_L_X26Y9/FAN_BOUNCE5 INT_L_X26Y9/IMUX_L17 INT_L_X26Y9/NN2END2 INT_L_X26Y9/NR1BEG2 INT_R_X19Y10/NN2END2 INT_R_X19Y10/NR1BEG2 INT_R_X19Y11/NL1BEG1 INT_R_X19Y11/NR1END2 INT_R_X19Y12/EL1BEG0 INT_R_X19Y12/IMUX18 INT_R_X19Y12/NL1END1 INT_R_X19Y8/IMUX12 INT_R_X19Y8/NE6BEG2 INT_R_X19Y8/NN2BEG2 INT_R_X19Y8/NW2END2 INT_R_X19Y9/NN2A2 INT_R_X21Y12/NE6END2 INT_R_X21Y12/NN2BEG2 INT_R_X21Y13/NN2A2 INT_R_X21Y14/EE2BEG2 INT_R_X21Y14/ER1END0 INT_R_X21Y14/IMUX17 INT_R_X21Y14/NN2END2 INT_R_X21Y14/WR1BEG3 INT_R_X21Y7/WW4C2 INT_R_X23Y14/EE2END2 INT_R_X23Y14/IMUX12 INT_R_X23Y7/WW4A2 INT_R_X25Y12/WL1BEG1 INT_R_X25Y12/WR1END3 INT_R_X25Y7/WW2A1 VBRK_X60Y8/VBRK_WW4A2 
pips: CLBLL_R_X19Y12/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X19Y8/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X21Y14/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X23Y14/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLM_L_X20Y12/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X20Y13/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X24Y12/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X24Y7/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X26Y12/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X26Y12/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X26Y13/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X26Y5/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_L_X26Y9/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 INT_L_X20Y12/INT_L.EL1END0->>IMUX_L17 INT_L_X20Y13/INT_L.SR1END3->>ER1BEG_S0 INT_L_X20Y13/INT_L.SR1END3->>IMUX_L15 INT_L_X20Y14/INT_L.WR1END3->>SR1BEG3 INT_L_X20Y7/INT_L.WW4END2->>NW2BEG2 INT_L_X24Y12/INT_L.WL1END1->>IMUX_L26 INT_L_X24Y7/INT_L.WW2END1->>IMUX_L12 INT_L_X24Y7/INT_L.WW2END1->>WW4BEG2 INT_L_X26Y10/INT_L.NR1END2->>NN2BEG2 INT_L_X26Y12/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X26Y12/INT_L.NN2END2->>BYP_ALT2 INT_L_X26Y12/INT_L.NN2END2->>IMUX_L12 INT_L_X26Y12/INT_L.NN2END2->>IMUX_L13 INT_L_X26Y12/INT_L.NN2END2->>WR1BEG3 INT_L_X26Y13/INT_L.BYP_BOUNCE_N3_2->>IMUX_L24 INT_L_X26Y5/INT_L.LOGIC_OUTS_L20->>NN2BEG2 INT_L_X26Y7/INT_L.NN2END2->>NN2BEG2 INT_L_X26Y7/INT_L.NN2END2->>WW2BEG1 INT_L_X26Y9/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X26Y9/INT_L.FAN_BOUNCE5->>IMUX_L17 INT_L_X26Y9/INT_L.NN2END2->>FAN_ALT5 INT_L_X26Y9/INT_L.NN2END2->>NR1BEG2 INT_R_X19Y10/INT_R.NN2END2->>NR1BEG2 INT_R_X19Y11/INT_R.NR1END2->>NL1BEG1 INT_R_X19Y12/INT_R.NL1END1->>EL1BEG0 INT_R_X19Y12/INT_R.NL1END1->>IMUX18 INT_R_X19Y8/INT_R.NW2END2->>IMUX12 INT_R_X19Y8/INT_R.NW2END2->>NE6BEG2 INT_R_X19Y8/INT_R.NW2END2->>NN2BEG2 INT_R_X21Y12/INT_R.NE6END2->>NN2BEG2 INT_R_X21Y14/INT_R.ER1END0->>IMUX17 INT_R_X21Y14/INT_R.NN2END2->>EE2BEG2 INT_R_X21Y14/INT_R.NN2END2->>WR1BEG3 INT_R_X23Y14/INT_R.EE2END2->>IMUX12 INT_R_X25Y12/INT_R.WR1END3->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 13, 

p_0_in14_in - 
wires: CLBLM_L_X26Y8/CLBLM_LOGIC_OUTS4 CLBLM_L_X26Y8/CLBLM_M_AQ CLBLM_L_X26Y9/CLBLM_IMUX20 CLBLM_L_X26Y9/CLBLM_IMUX27 CLBLM_L_X26Y9/CLBLM_IMUX36 CLBLM_L_X26Y9/CLBLM_L_C2 CLBLM_L_X26Y9/CLBLM_L_D2 CLBLM_L_X26Y9/CLBLM_M_B4 INT_L_X26Y8/LOGIC_OUTS_L4 INT_L_X26Y8/NL1BEG2 INT_L_X26Y8/NL1BEG_N3 INT_L_X26Y9/IMUX_L20 INT_L_X26Y9/IMUX_L27 INT_L_X26Y9/IMUX_L36 INT_L_X26Y9/NL1END2 
pips: CLBLM_L_X26Y8/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_L_X26Y9/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X26Y9/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X26Y9/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 INT_L_X26Y8/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X26Y8/INT_L.NL1BEG_N3->>NL1BEG2 INT_L_X26Y9/INT_L.NL1END2->>IMUX_L20 INT_L_X26Y9/INT_L.NL1END2->>IMUX_L27 INT_L_X26Y9/INT_L.NL1END2->>IMUX_L36 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

apbo[prdata][10]_INST_0_i_4_n_0 - 
wires: CLBLM_L_X26Y9/CLBLM_IMUX18 CLBLM_L_X26Y9/CLBLM_LOGIC_OUTS9 CLBLM_L_X26Y9/CLBLM_L_B CLBLM_L_X26Y9/CLBLM_M_B2 INT_L_X26Y9/IMUX_L18 INT_L_X26Y9/LOGIC_OUTS_L9 
pips: CLBLM_L_X26Y9/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X26Y9/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X26Y9/INT_L.LOGIC_OUTS_L9->>IMUX_L18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbo[prdata][10]_INST_0_i_5_n_0 - 
wires: CLBLL_R_X27Y11/CLBLL_LOGIC_OUTS9 CLBLL_R_X27Y11/CLBLL_L_B CLBLM_L_X26Y9/CLBLM_IMUX4 CLBLM_L_X26Y9/CLBLM_M_A6 INT_L_X26Y9/IMUX_L4 INT_L_X26Y9/SW2END1 INT_R_X27Y10/SL1END1 INT_R_X27Y10/SW2BEG1 INT_R_X27Y11/LOGIC_OUTS9 INT_R_X27Y11/SL1BEG1 INT_R_X27Y9/SW2A1 
pips: CLBLL_R_X27Y11/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLM_L_X26Y9/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X26Y9/INT_L.SW2END1->>IMUX_L4 INT_R_X27Y10/INT_R.SL1END1->>SW2BEG1 INT_R_X27Y11/INT_R.LOGIC_OUTS9->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbo[prdata][15]_INST_0_i_7_n_0 - 
wires: CLBLL_R_X17Y11/CLBLL_WW2END3 CLBLL_R_X17Y12/CLBLL_IMUX0 CLBLL_R_X17Y12/CLBLL_L_A3 CLBLL_R_X19Y10/CLBLL_SE4BEG0 CLBLL_R_X19Y12/CLBLL_IMUX11 CLBLL_R_X19Y12/CLBLL_LL_A4 CLBLL_R_X19Y12/CLBLL_NE2A0 CLBLL_R_X19Y12/CLBLL_WR1END1 CLBLL_R_X19Y7/CLBLL_IMUX25 CLBLL_R_X19Y7/CLBLL_L_B5 CLBLL_R_X19Y7/CLBLL_NW2A1 CLBLL_R_X19Y8/CLBLL_IMUX8 CLBLL_R_X19Y8/CLBLL_LL_A5 CLBLL_R_X21Y13/CLBLL_WL1END2 CLBLL_R_X21Y14/CLBLL_EL1BEG3 CLBLL_R_X21Y14/CLBLL_IMUX16 CLBLL_R_X21Y14/CLBLL_IMUX8 CLBLL_R_X21Y14/CLBLL_LL_A5 CLBLL_R_X21Y14/CLBLL_L_B3 CLBLL_R_X21Y4/CLBLL_IMUX16 CLBLL_R_X21Y4/CLBLL_L_B3 CLBLL_R_X21Y5/CLBLL_IMUX1 CLBLL_R_X21Y5/CLBLL_IMUX9 CLBLL_R_X21Y5/CLBLL_LL_A3 CLBLL_R_X21Y5/CLBLL_L_A5 CLBLL_R_X21Y6/CLBLL_ER1BEG1 CLBLL_R_X21Y6/CLBLL_WW4END2 CLBLL_R_X23Y12/CLBLL_EL1BEG0 CLBLL_R_X23Y12/CLBLL_IMUX22 CLBLL_R_X23Y12/CLBLL_LL_C3 CLBLL_R_X23Y12/CLBLL_NW4END1 CLBLL_R_X23Y14/CLBLL_IMUX11 CLBLL_R_X23Y14/CLBLL_IMUX41 CLBLL_R_X23Y14/CLBLL_LL_A4 CLBLL_R_X23Y14/CLBLL_L_D1 CLBLL_R_X23Y6/CLBLL_IMUX16 CLBLL_R_X23Y6/CLBLL_L_B3 CLBLL_R_X23Y6/CLBLL_WW4B2 CLBLL_R_X25Y12/CLBLL_ER1BEG0 CLBLL_R_X25Y6/CLBLL_IMUX45 CLBLL_R_X25Y6/CLBLL_LL_D2 CLBLL_R_X25Y7/CLBLL_IMUX26 CLBLL_R_X25Y7/CLBLL_L_B4 CLBLL_R_X25Y8/CLBLL_LL_B CLBLL_R_X25Y8/CLBLL_LOGIC_OUTS13 CLBLL_R_X25Y9/CLBLL_NE2A1 CLBLL_R_X27Y10/CLBLL_IMUX18 CLBLL_R_X27Y10/CLBLL_LL_B2 CLBLL_R_X27Y12/CLBLL_IMUX38 CLBLL_R_X27Y12/CLBLL_LL_D3 CLBLL_R_X27Y9/CLBLL_IMUX32 CLBLL_R_X27Y9/CLBLL_LL_C1 CLBLM_L_X20Y10/CLBLM_SE4BEG0 CLBLM_L_X20Y12/CLBLM_IMUX1 CLBLM_L_X20Y12/CLBLM_M_A3 CLBLM_L_X20Y12/CLBLM_NE2A0 CLBLM_L_X20Y12/CLBLM_WR1END1 CLBLM_L_X20Y13/CLBLM_IMUX11 CLBLM_L_X20Y13/CLBLM_IMUX39 CLBLM_L_X20Y13/CLBLM_L_D3 CLBLM_L_X20Y13/CLBLM_M_A4 CLBLM_L_X20Y7/CLBLM_NW2A1 CLBLM_L_X22Y13/CLBLM_WL1END2 CLBLM_L_X22Y14/CLBLM_EL1BEG3 CLBLM_L_X22Y6/CLBLM_ER1BEG1 CLBLM_L_X22Y6/CLBLM_WW4END2 CLBLM_L_X24Y12/CLBLM_EL1BEG0 CLBLM_L_X24Y12/CLBLM_IMUX0 CLBLM_L_X24Y12/CLBLM_L_A3 CLBLM_L_X24Y12/CLBLM_NW4END1 CLBLM_L_X24Y6/CLBLM_WW4B2 CLBLM_L_X24Y7/CLBLM_IMUX1 CLBLM_L_X24Y7/CLBLM_IMUX40 CLBLM_L_X24Y7/CLBLM_M_A3 CLBLM_L_X24Y7/CLBLM_M_D1 CLBLM_L_X26Y12/CLBLM_ER1BEG0 CLBLM_L_X26Y12/CLBLM_IMUX1 CLBLM_L_X26Y12/CLBLM_IMUX40 CLBLM_L_X26Y12/CLBLM_IMUX9 CLBLM_L_X26Y12/CLBLM_L_A5 CLBLM_L_X26Y12/CLBLM_M_A3 CLBLM_L_X26Y12/CLBLM_M_D1 CLBLM_L_X26Y13/CLBLM_IMUX40 CLBLM_L_X26Y13/CLBLM_IMUX8 CLBLM_L_X26Y13/CLBLM_M_A5 CLBLM_L_X26Y13/CLBLM_M_D1 CLBLM_L_X26Y9/CLBLM_IMUX11 CLBLM_L_X26Y9/CLBLM_M_A4 CLBLM_L_X26Y9/CLBLM_NE2A1 INT_INTERFACE_L_X18Y11/INT_INTERFACE_WW2END3 INT_L_X18Y11/WW2A3 INT_L_X20Y10/SE6A0 INT_L_X20Y11/NE2END_S3_0 INT_L_X20Y12/IMUX_L1 INT_L_X20Y12/NE2END0 INT_L_X20Y12/NN2BEG0 INT_L_X20Y12/WR1BEG1 INT_L_X20Y13/IMUX_L11 INT_L_X20Y13/IMUX_L39 INT_L_X20Y13/NN2A0 INT_L_X20Y13/NN2END_S2_0 INT_L_X20Y13/WL1END1 INT_L_X20Y14/NE2BEG0 INT_L_X20Y14/NN2END0 INT_L_X20Y15/NE2A0 INT_L_X20Y6/NW2BEG1 INT_L_X20Y6/SE6E0 INT_L_X20Y6/WL1END0 INT_L_X20Y7/NW2A1 INT_L_X20Y7/SE6D0 INT_L_X20Y8/SE6C0 INT_L_X20Y9/SE6B0 INT_L_X22Y12/SE2A3 INT_L_X22Y13/SE2BEG3 INT_L_X22Y13/SL1END3 INT_L_X22Y13/WL1BEG2 INT_L_X22Y14/EL1BEG2 INT_L_X22Y14/EL1END3 INT_L_X22Y14/SL1BEG3 INT_L_X22Y6/EL1BEG0 INT_L_X22Y6/ER1END1 INT_L_X22Y6/WW4C2 INT_L_X24Y10/NW6C1 INT_L_X24Y11/EL1BEG3 INT_L_X24Y11/EL1END_S3_0 INT_L_X24Y11/NW6D1 INT_L_X24Y12/EL1BEG_N3 INT_L_X24Y12/EL1END0 INT_L_X24Y12/IMUX_L0 INT_L_X24Y12/NW6E1 INT_L_X24Y6/WW4A2 INT_L_X24Y7/IMUX_L1 INT_L_X24Y7/IMUX_L40 INT_L_X24Y7/WL1END0 INT_L_X24Y8/NW6A1 INT_L_X24Y9/NW6B1 INT_L_X26Y10/NE2A1 INT_L_X26Y12/EL1BEG3 INT_L_X26Y12/ER1END0 INT_L_X26Y12/IMUX_L1 INT_L_X26Y12/IMUX_L40 INT_L_X26Y12/IMUX_L9 INT_L_X26Y12/NR1BEG0 INT_L_X26Y13/EL1BEG_N3 INT_L_X26Y13/IMUX_L40 INT_L_X26Y13/IMUX_L8 INT_L_X26Y13/NR1END0 INT_L_X26Y9/EL1BEG0 INT_L_X26Y9/IMUX_L11 INT_L_X26Y9/NE2BEG1 INT_L_X26Y9/NE2END1 INT_R_X17Y11/WW2END3 INT_R_X17Y12/IMUX0 INT_R_X17Y12/WW2END_N0_3 INT_R_X19Y10/NN2BEG0 INT_R_X19Y10/NN2END0 INT_R_X19Y10/NR1BEG0 INT_R_X19Y10/SE6BEG0 INT_R_X19Y11/NE2BEG0 INT_R_X19Y11/NN2A0 INT_R_X19Y11/NN2END_S2_0 INT_R_X19Y11/NR1END0 INT_R_X19Y11/WW2BEG3 INT_R_X19Y12/IMUX11 INT_R_X19Y12/NE2A0 INT_R_X19Y12/NN2END0 INT_R_X19Y12/WR1END1 INT_R_X19Y7/IMUX25 INT_R_X19Y7/NL1BEG0 INT_R_X19Y7/NL1END_S3_0 INT_R_X19Y7/NW2END1 INT_R_X19Y8/IMUX8 INT_R_X19Y8/NL1END0 INT_R_X19Y8/NN2BEG0 INT_R_X19Y9/NN2A0 INT_R_X19Y9/NN2END_S2_0 INT_R_X21Y13/WL1BEG1 INT_R_X21Y13/WL1END2 INT_R_X21Y14/EL1BEG3 INT_R_X21Y14/IMUX16 INT_R_X21Y14/IMUX8 INT_R_X21Y14/NE2END_S3_0 INT_R_X21Y14/SL1END0 INT_R_X21Y15/EL1BEG_N3 INT_R_X21Y15/NE2END0 INT_R_X21Y15/SL1BEG0 INT_R_X21Y4/IMUX16 INT_R_X21Y4/SL1END0 INT_R_X21Y5/IMUX1 INT_R_X21Y5/IMUX9 INT_R_X21Y5/SL1BEG0 INT_R_X21Y5/SL1END0 INT_R_X21Y6/ER1BEG1 INT_R_X21Y6/SE6END0 INT_R_X21Y6/SL1BEG0 INT_R_X21Y6/WL1BEG0 INT_R_X21Y6/WW4END2 INT_R_X23Y12/EL1BEG0 INT_R_X23Y12/IMUX22 INT_R_X23Y12/NW6END1 INT_R_X23Y12/SE2END3 INT_R_X23Y14/EL1END2 INT_R_X23Y14/FAN_ALT5 INT_R_X23Y14/FAN_BOUNCE5 INT_R_X23Y14/IMUX11 INT_R_X23Y14/IMUX41 INT_R_X23Y5/EL1END_S3_0 INT_R_X23Y6/EL1END0 INT_R_X23Y6/IMUX16 INT_R_X23Y6/WW4B2 INT_R_X25Y11/EL1END3 INT_R_X25Y11/ER1BEG_S0 INT_R_X25Y12/ER1BEG0 INT_R_X25Y6/IMUX45 INT_R_X25Y6/SR1END2 INT_R_X25Y6/SS2END1 INT_R_X25Y6/WW4BEG2 INT_R_X25Y7/IMUX26 INT_R_X25Y7/SL1END1 INT_R_X25Y7/SR1BEG2 INT_R_X25Y7/SS2A1 INT_R_X25Y7/WL1BEG0 INT_R_X25Y8/LOGIC_OUTS13 INT_R_X25Y8/NE2BEG1 INT_R_X25Y8/NW6BEG1 INT_R_X25Y8/SL1BEG1 INT_R_X25Y8/SS2BEG1 INT_R_X25Y9/NE2A1 INT_R_X27Y10/IMUX18 INT_R_X27Y10/NE2END1 INT_R_X27Y12/EL1END3 INT_R_X27Y12/IMUX38 INT_R_X27Y8/EL1END_S3_0 INT_R_X27Y9/EL1END0 INT_R_X27Y9/IMUX32 VBRK_X60Y13/VBRK_EL1BEG0 VBRK_X60Y13/VBRK_NW4END1 VBRK_X60Y7/VBRK_WW4B2 VFRAME_X47Y12/VFRAME_WW2END3 
pips: CLBLL_R_X17Y12/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X19Y12/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X19Y7/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X19Y8/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X21Y14/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X21Y14/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X21Y4/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X21Y5/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X21Y5/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X23Y12/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X23Y14/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X23Y14/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_R_X23Y6/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X25Y6/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_R_X25Y7/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X25Y8/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLL_R_X27Y10/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X27Y12/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_R_X27Y9/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLM_L_X20Y12/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X20Y13/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X20Y13/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X24Y12/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X24Y7/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X24Y7/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X26Y12/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X26Y12/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X26Y12/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X26Y13/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X26Y13/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X26Y9/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 INT_L_X20Y12/INT_L.NE2END0->>IMUX_L1 INT_L_X20Y12/INT_L.NE2END0->>NN2BEG0 INT_L_X20Y12/INT_L.NE2END0->>WR1BEG1 INT_L_X20Y13/INT_L.NN2END_S2_0->>IMUX_L39 INT_L_X20Y13/INT_L.WL1END1->>IMUX_L11 INT_L_X20Y14/INT_L.NN2END0->>NE2BEG0 INT_L_X20Y6/INT_L.WL1END0->>NW2BEG1 INT_L_X22Y13/INT_L.SL1END3->>SE2BEG3 INT_L_X22Y13/INT_L.SL1END3->>WL1BEG2 INT_L_X22Y14/INT_L.EL1END3->>EL1BEG2 INT_L_X22Y14/INT_L.EL1END3->>SL1BEG3 INT_L_X22Y6/INT_L.ER1END1->>EL1BEG0 INT_L_X24Y12/INT_L.EL1END0->>EL1BEG_N3 INT_L_X24Y12/INT_L.EL1END0->>IMUX_L0 INT_L_X24Y7/INT_L.WL1END0->>IMUX_L1 INT_L_X24Y7/INT_L.WL1END0->>IMUX_L40 INT_L_X26Y12/INT_L.ER1END0->>IMUX_L1 INT_L_X26Y12/INT_L.ER1END0->>IMUX_L40 INT_L_X26Y12/INT_L.ER1END0->>IMUX_L9 INT_L_X26Y12/INT_L.ER1END0->>NR1BEG0 INT_L_X26Y13/INT_L.NR1END0->>EL1BEG_N3 INT_L_X26Y13/INT_L.NR1END0->>IMUX_L40 INT_L_X26Y13/INT_L.NR1END0->>IMUX_L8 INT_L_X26Y9/INT_L.NE2END1->>EL1BEG0 INT_L_X26Y9/INT_L.NE2END1->>IMUX_L11 INT_L_X26Y9/INT_L.NE2END1->>NE2BEG1 INT_R_X17Y12/INT_R.WW2END_N0_3->>IMUX0 INT_R_X19Y10/INT_R.NN2END0->>NN2BEG0 INT_R_X19Y10/INT_R.NN2END0->>NR1BEG0 INT_R_X19Y10/INT_R.NN2END0->>SE6BEG0 INT_R_X19Y11/INT_R.NN2END_S2_0->>WW2BEG3 INT_R_X19Y11/INT_R.NR1END0->>NE2BEG0 INT_R_X19Y12/INT_R.WR1END1->>IMUX11 INT_R_X19Y7/INT_R.NW2END1->>IMUX25 INT_R_X19Y7/INT_R.NW2END1->>NL1BEG0 INT_R_X19Y8/INT_R.NL1END0->>IMUX8 INT_R_X19Y8/INT_R.NL1END0->>NN2BEG0 INT_R_X21Y13/INT_R.WL1END2->>WL1BEG1 INT_R_X21Y14/INT_R.SL1END0->>IMUX16 INT_R_X21Y14/INT_R.SL1END0->>IMUX8 INT_R_X21Y15/INT_R.NE2END0->>EL1BEG_N3 INT_R_X21Y15/INT_R.NE2END0->>SL1BEG0 INT_R_X21Y4/INT_R.SL1END0->>IMUX16 INT_R_X21Y5/INT_R.SL1END0->>IMUX1 INT_R_X21Y5/INT_R.SL1END0->>IMUX9 INT_R_X21Y5/INT_R.SL1END0->>SL1BEG0 INT_R_X21Y6/INT_R.SE6END0->>ER1BEG1 INT_R_X21Y6/INT_R.SE6END0->>SL1BEG0 INT_R_X21Y6/INT_R.WW4END2->>WL1BEG0 INT_R_X23Y12/INT_R.NW6END1->>EL1BEG0 INT_R_X23Y12/INT_R.SE2END3->>IMUX22 INT_R_X23Y14/INT_R.EL1END2->>FAN_ALT5 INT_R_X23Y14/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X23Y14/INT_R.FAN_BOUNCE5->>IMUX11 INT_R_X23Y14/INT_R.FAN_BOUNCE5->>IMUX41 INT_R_X23Y6/INT_R.EL1END0->>IMUX16 INT_R_X25Y11/INT_R.EL1END3->>ER1BEG_S0 INT_R_X25Y6/INT_R.SR1END2->>IMUX45 INT_R_X25Y6/INT_R.SS2END1->>WW4BEG2 INT_R_X25Y7/INT_R.SL1END1->>IMUX26 INT_R_X25Y7/INT_R.SL1END1->>SR1BEG2 INT_R_X25Y7/INT_R.SL1END1->>WL1BEG0 INT_R_X25Y8/INT_R.LOGIC_OUTS13->>NE2BEG1 INT_R_X25Y8/INT_R.LOGIC_OUTS13->>NW6BEG1 INT_R_X25Y8/INT_R.LOGIC_OUTS13->>SL1BEG1 INT_R_X25Y8/INT_R.LOGIC_OUTS13->>SS2BEG1 INT_R_X27Y10/INT_R.NE2END1->>IMUX18 INT_R_X27Y12/INT_R.EL1END3->>IMUX38 INT_R_X27Y9/INT_R.EL1END0->>IMUX32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 31, 

r_reg[imask][1]__0[9] - 
wires: CLBLM_L_X26Y9/CLBLM_IMUX2 CLBLM_L_X26Y9/CLBLM_IMUX31 CLBLM_L_X26Y9/CLBLM_LOGIC_OUTS5 CLBLM_L_X26Y9/CLBLM_M_A2 CLBLM_L_X26Y9/CLBLM_M_BQ CLBLM_L_X26Y9/CLBLM_M_C5 INT_L_X26Y10/NL1END0 INT_L_X26Y9/IMUX_L2 INT_L_X26Y9/IMUX_L31 INT_L_X26Y9/LOGIC_OUTS_L5 INT_L_X26Y9/NL1BEG0 INT_L_X26Y9/NL1END_S3_0 
pips: CLBLM_L_X26Y9/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X26Y9/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X26Y9/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X26Y9/INT_L.LOGIC_OUTS_L5->>IMUX_L2 INT_L_X26Y9/INT_L.LOGIC_OUTS_L5->>NL1BEG0 INT_L_X26Y9/INT_L.NL1END_S3_0->>IMUX_L31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r_reg[imask][3]__0[9] - 
wires: CLBLL_R_X27Y11/CLBLL_NE4C0 CLBLL_R_X27Y12/CLBLL_NW2A0 CLBLM_L_X26Y11/CLBLM_IMUX28 CLBLM_L_X26Y11/CLBLM_M_C4 CLBLM_L_X26Y7/CLBLM_LOGIC_OUTS4 CLBLM_L_X26Y7/CLBLM_M_AQ CLBLM_L_X26Y9/CLBLM_IMUX1 CLBLM_L_X26Y9/CLBLM_M_A3 CLBLM_L_X28Y11/CLBLM_NE4C0 CLBLM_L_X28Y12/CLBLM_NW2A0 INT_L_X26Y11/IMUX_L28 INT_L_X26Y11/WL1END2 INT_L_X26Y7/LOGIC_OUTS_L4 INT_L_X26Y7/NE6BEG0 INT_L_X26Y7/NN2BEG0 INT_L_X26Y8/NN2A0 INT_L_X26Y8/NN2END_S2_0 INT_L_X26Y9/IMUX_L1 INT_L_X26Y9/NN2END0 INT_L_X28Y11/NE6END0 INT_L_X28Y11/NW2BEG0 INT_L_X28Y12/NW2A0 INT_R_X27Y10/NE6D0 INT_R_X27Y11/NE6E0 INT_R_X27Y11/NW2END_S0_0 INT_R_X27Y11/WL1BEG2 INT_R_X27Y12/NW2END0 INT_R_X27Y7/NE6A0 INT_R_X27Y8/NE6B0 INT_R_X27Y9/NE6C0 
pips: CLBLM_L_X26Y11/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X26Y7/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_L_X26Y9/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 INT_L_X26Y11/INT_L.WL1END2->>IMUX_L28 INT_L_X26Y7/INT_L.LOGIC_OUTS_L4->>NE6BEG0 INT_L_X26Y7/INT_L.LOGIC_OUTS_L4->>NN2BEG0 INT_L_X26Y9/INT_L.NN2END0->>IMUX_L1 INT_L_X28Y11/INT_L.NE6END0->>NW2BEG0 INT_R_X27Y11/INT_R.NW2END_S0_0->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r_reg[iforce][3]__0[9] - 
wires: CLBLL_R_X25Y9/CLBLL_EL1BEG0 CLBLL_R_X25Y9/CLBLL_IMUX18 CLBLL_R_X25Y9/CLBLL_LL_B2 CLBLL_R_X25Y9/CLBLL_LL_BQ CLBLL_R_X25Y9/CLBLL_LOGIC_OUTS5 CLBLL_R_X27Y10/CLBLL_NE2A1 CLBLL_R_X27Y11/CLBLL_WR1END2 CLBLL_R_X27Y9/CLBLL_IMUX31 CLBLL_R_X27Y9/CLBLL_LL_C5 CLBLM_L_X26Y11/CLBLM_IMUX29 CLBLM_L_X26Y11/CLBLM_M_C2 CLBLM_L_X26Y9/CLBLM_EL1BEG0 CLBLM_L_X26Y9/CLBLM_IMUX40 CLBLM_L_X26Y9/CLBLM_M_D1 CLBLM_L_X28Y10/CLBLM_NE2A1 CLBLM_L_X28Y11/CLBLM_WR1END2 INT_L_X26Y11/IMUX_L29 INT_L_X26Y11/WR1END3 INT_L_X26Y8/EL1END_S3_0 INT_L_X26Y9/EL1END0 INT_L_X26Y9/ER1BEG1 INT_L_X26Y9/IMUX_L40 INT_L_X28Y10/NE2END1 INT_L_X28Y10/NR1BEG1 INT_L_X28Y11/NR1END1 INT_L_X28Y11/WR1BEG2 INT_R_X25Y9/EL1BEG0 INT_R_X25Y9/IMUX18 INT_R_X25Y9/LOGIC_OUTS5 INT_R_X27Y10/NE2A1 INT_R_X27Y11/WR1BEG3 INT_R_X27Y11/WR1END2 INT_R_X27Y9/BYP_ALT5 INT_R_X27Y9/BYP_BOUNCE5 INT_R_X27Y9/ER1END1 INT_R_X27Y9/IMUX31 INT_R_X27Y9/NE2BEG1 
pips: CLBLL_R_X25Y9/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X25Y9/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLL_R_X27Y9/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLM_L_X26Y11/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X26Y9/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 INT_L_X26Y11/INT_L.WR1END3->>IMUX_L29 INT_L_X26Y9/INT_L.EL1END0->>ER1BEG1 INT_L_X26Y9/INT_L.EL1END0->>IMUX_L40 INT_L_X28Y10/INT_L.NE2END1->>NR1BEG1 INT_L_X28Y11/INT_L.NR1END1->>WR1BEG2 INT_R_X25Y9/INT_R.LOGIC_OUTS5->>EL1BEG0 INT_R_X25Y9/INT_R.LOGIC_OUTS5->>IMUX18 INT_R_X27Y11/INT_R.WR1END2->>WR1BEG3 INT_R_X27Y9/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X27Y9/INT_R.BYP_BOUNCE5->>IMUX31 INT_R_X27Y9/INT_R.ER1END1->>BYP_ALT5 INT_R_X27Y9/INT_R.ER1END1->>NE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

r_reg[iforce][1]__0[9] - 
wires: CLBLL_R_X27Y9/CLBLL_IMUX0 CLBLL_R_X27Y9/CLBLL_IMUX29 CLBLL_R_X27Y9/CLBLL_LL_C2 CLBLL_R_X27Y9/CLBLL_LOGIC_OUTS0 CLBLL_R_X27Y9/CLBLL_L_A3 CLBLL_R_X27Y9/CLBLL_L_AQ CLBLM_L_X26Y9/CLBLM_IMUX0 CLBLM_L_X26Y9/CLBLM_IMUX32 CLBLM_L_X26Y9/CLBLM_L_A3 CLBLM_L_X26Y9/CLBLM_M_C1 INT_L_X26Y8/BYP_ALT6 INT_L_X26Y8/BYP_BOUNCE6 INT_L_X26Y8/WL1END3 INT_L_X26Y9/BYP_BOUNCE_N3_6 INT_L_X26Y9/IMUX_L0 INT_L_X26Y9/IMUX_L32 INT_L_X26Y9/WL1END_N1_3 INT_R_X27Y8/WL1BEG3 INT_R_X27Y9/IMUX0 INT_R_X27Y9/IMUX29 INT_R_X27Y9/LOGIC_OUTS0 INT_R_X27Y9/NL1BEG_N3 INT_R_X27Y9/WL1BEG_N3 
pips: CLBLL_R_X27Y9/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X27Y9/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X27Y9/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_L_X26Y9/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X26Y9/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 INT_L_X26Y8/INT_L.BYP_ALT6->>BYP_BOUNCE6 INT_L_X26Y8/INT_L.WL1END3->>BYP_ALT6 INT_L_X26Y9/INT_L.BYP_BOUNCE_N3_6->>IMUX_L32 INT_L_X26Y9/INT_L.WL1END_N1_3->>IMUX_L0 INT_R_X27Y9/INT_R.LOGIC_OUTS0->>IMUX0 INT_R_X27Y9/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X27Y9/INT_R.LOGIC_OUTS0->>WL1BEG_N3 INT_R_X27Y9/INT_R.NL1BEG_N3->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

apbo[prdata][10]_INST_0_i_6_n_0 - 
wires: CLBLL_R_X27Y9/CLBLL_IMUX35 CLBLL_R_X27Y9/CLBLL_LL_B CLBLL_R_X27Y9/CLBLL_LL_C6 CLBLL_R_X27Y9/CLBLL_LOGIC_OUTS13 INT_R_X27Y9/IMUX35 INT_R_X27Y9/LOGIC_OUTS13 
pips: CLBLL_R_X27Y9/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X27Y9/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_R_X27Y9/INT_R.LOGIC_OUTS13->>IMUX35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_6_in[10] - 
wires: CLBLL_R_X25Y10/CLBLL_EL1BEG3 CLBLL_R_X25Y11/CLBLL_ER1BEG1 CLBLL_R_X25Y11/CLBLL_LL_AQ CLBLL_R_X25Y11/CLBLL_LOGIC_OUTS4 CLBLM_L_X26Y10/CLBLM_EL1BEG3 CLBLM_L_X26Y11/CLBLM_ER1BEG1 CLBLM_L_X26Y11/CLBLM_IMUX19 CLBLM_L_X26Y11/CLBLM_IMUX3 CLBLM_L_X26Y11/CLBLM_IMUX32 CLBLM_L_X26Y11/CLBLM_IMUX42 CLBLM_L_X26Y11/CLBLM_L_A2 CLBLM_L_X26Y11/CLBLM_L_B2 CLBLM_L_X26Y11/CLBLM_L_D6 CLBLM_L_X26Y11/CLBLM_M_C1 CLBLM_L_X26Y9/CLBLM_IMUX14 CLBLM_L_X26Y9/CLBLM_IMUX22 CLBLM_L_X26Y9/CLBLM_L_B1 CLBLM_L_X26Y9/CLBLM_M_C3 INT_L_X26Y10/EL1END3 INT_L_X26Y10/SL1BEG3 INT_L_X26Y11/ER1END1 INT_L_X26Y11/FAN_ALT7 INT_L_X26Y11/FAN_BOUNCE7 INT_L_X26Y11/IMUX_L19 INT_L_X26Y11/IMUX_L3 INT_L_X26Y11/IMUX_L32 INT_L_X26Y11/IMUX_L42 INT_L_X26Y9/IMUX_L14 INT_L_X26Y9/IMUX_L22 INT_L_X26Y9/SL1END3 INT_R_X25Y10/EL1BEG3 INT_R_X25Y11/EL1BEG_N3 INT_R_X25Y11/ER1BEG1 INT_R_X25Y11/LOGIC_OUTS4 
pips: CLBLL_R_X25Y11/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_L_X26Y11/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X26Y11/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X26Y11/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X26Y11/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X26Y9/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X26Y9/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X26Y10/INT_L.EL1END3->>SL1BEG3 INT_L_X26Y11/INT_L.ER1END1->>FAN_ALT7 INT_L_X26Y11/INT_L.ER1END1->>IMUX_L19 INT_L_X26Y11/INT_L.ER1END1->>IMUX_L3 INT_L_X26Y11/INT_L.ER1END1->>IMUX_L42 INT_L_X26Y11/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X26Y11/INT_L.FAN_BOUNCE7->>IMUX_L32 INT_L_X26Y9/INT_L.SL1END3->>IMUX_L14 INT_L_X26Y9/INT_L.SL1END3->>IMUX_L22 INT_R_X25Y11/INT_R.LOGIC_OUTS4->>EL1BEG_N3 INT_R_X25Y11/INT_R.LOGIC_OUTS4->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 11, 

p_5_in[10] - 
wires: CLBLM_L_X26Y11/CLBLM_IMUX16 CLBLM_L_X26Y11/CLBLM_IMUX22 CLBLM_L_X26Y11/CLBLM_IMUX46 CLBLM_L_X26Y11/CLBLM_IMUX6 CLBLM_L_X26Y11/CLBLM_L_A1 CLBLM_L_X26Y11/CLBLM_L_B3 CLBLM_L_X26Y11/CLBLM_L_D5 CLBLM_L_X26Y11/CLBLM_M_C3 CLBLM_L_X26Y9/CLBLM_IMUX13 CLBLM_L_X26Y9/CLBLM_IMUX29 CLBLM_L_X26Y9/CLBLM_IMUX30 CLBLM_L_X26Y9/CLBLM_LOGIC_OUTS0 CLBLM_L_X26Y9/CLBLM_L_AQ CLBLM_L_X26Y9/CLBLM_L_B6 CLBLM_L_X26Y9/CLBLM_L_C5 CLBLM_L_X26Y9/CLBLM_M_C2 INT_L_X26Y10/NN2A0 INT_L_X26Y10/NN2A3 INT_L_X26Y10/NN2END_S2_0 INT_L_X26Y11/IMUX_L16 INT_L_X26Y11/IMUX_L22 INT_L_X26Y11/IMUX_L46 INT_L_X26Y11/IMUX_L6 INT_L_X26Y11/NN2END0 INT_L_X26Y11/NN2END3 INT_L_X26Y9/IMUX_L13 INT_L_X26Y9/IMUX_L29 INT_L_X26Y9/IMUX_L30 INT_L_X26Y9/LOGIC_OUTS_L0 INT_L_X26Y9/NL1BEG_N3 INT_L_X26Y9/NN2BEG0 INT_L_X26Y9/NN2BEG3 
pips: CLBLM_L_X26Y11/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X26Y11/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X26Y11/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X26Y11/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X26Y9/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X26Y9/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X26Y9/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X26Y9/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X26Y11/INT_L.NN2END0->>IMUX_L16 INT_L_X26Y11/INT_L.NN2END3->>IMUX_L22 INT_L_X26Y11/INT_L.NN2END3->>IMUX_L46 INT_L_X26Y11/INT_L.NN2END3->>IMUX_L6 INT_L_X26Y9/INT_L.LOGIC_OUTS_L0->>NL1BEG_N3 INT_L_X26Y9/INT_L.LOGIC_OUTS_L0->>NN2BEG0 INT_L_X26Y9/INT_L.NL1BEG_N3->>IMUX_L13 INT_L_X26Y9/INT_L.NL1BEG_N3->>IMUX_L29 INT_L_X26Y9/INT_L.NL1BEG_N3->>IMUX_L30 INT_L_X26Y9/INT_L.NL1BEG_N3->>NN2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 12, 

r_reg[iforce][0]__0[9] - 
wires: CLBLL_R_X25Y8/CLBLL_EE2BEG0 CLBLL_R_X25Y8/CLBLL_IMUX20 CLBLL_R_X25Y8/CLBLL_LOGIC_OUTS0 CLBLL_R_X25Y8/CLBLL_L_AQ CLBLL_R_X25Y8/CLBLL_L_C2 CLBLL_R_X27Y9/CLBLL_IMUX18 CLBLL_R_X27Y9/CLBLL_LL_B2 CLBLM_L_X26Y11/CLBLM_IMUX10 CLBLM_L_X26Y11/CLBLM_L_A4 CLBLM_L_X26Y8/CLBLM_EE2BEG0 CLBLM_L_X26Y9/CLBLM_IMUX10 CLBLM_L_X26Y9/CLBLM_IMUX26 CLBLM_L_X26Y9/CLBLM_L_A4 CLBLM_L_X26Y9/CLBLM_L_B4 INT_L_X26Y10/NN2A1 INT_L_X26Y11/IMUX_L10 INT_L_X26Y11/NN2END1 INT_L_X26Y8/EE2A0 INT_L_X26Y9/IMUX_L10 INT_L_X26Y9/IMUX_L26 INT_L_X26Y9/NN2BEG1 INT_L_X26Y9/WR1END1 INT_R_X25Y8/BYP_ALT0 INT_R_X25Y8/BYP_BOUNCE0 INT_R_X25Y8/EE2BEG0 INT_R_X25Y8/IMUX20 INT_R_X25Y8/LOGIC_OUTS0 INT_R_X27Y8/EE2END0 INT_R_X27Y8/NR1BEG0 INT_R_X27Y9/BYP_ALT0 INT_R_X27Y9/BYP_BOUNCE0 INT_R_X27Y9/IMUX18 INT_R_X27Y9/NR1END0 INT_R_X27Y9/WR1BEG1 
pips: CLBLL_R_X25Y8/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X25Y8/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_R_X27Y9/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLM_L_X26Y11/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X26Y9/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X26Y9/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 INT_L_X26Y11/INT_L.NN2END1->>IMUX_L10 INT_L_X26Y9/INT_L.WR1END1->>IMUX_L10 INT_L_X26Y9/INT_L.WR1END1->>IMUX_L26 INT_L_X26Y9/INT_L.WR1END1->>NN2BEG1 INT_R_X25Y8/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X25Y8/INT_R.BYP_BOUNCE0->>IMUX20 INT_R_X25Y8/INT_R.LOGIC_OUTS0->>BYP_ALT0 INT_R_X25Y8/INT_R.LOGIC_OUTS0->>EE2BEG0 INT_R_X27Y8/INT_R.EE2END0->>NR1BEG0 INT_R_X27Y9/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X27Y9/INT_R.BYP_BOUNCE0->>IMUX18 INT_R_X27Y9/INT_R.NR1END0->>BYP_ALT0 INT_R_X27Y9/INT_R.NR1END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

r_reg[imask][0]__0[9] - 
wires: CLBLL_R_X27Y11/CLBLL_IMUX26 CLBLL_R_X27Y11/CLBLL_L_B4 CLBLM_L_X26Y11/CLBLM_IMUX0 CLBLM_L_X26Y11/CLBLM_LOGIC_OUTS0 CLBLM_L_X26Y11/CLBLM_L_A3 CLBLM_L_X26Y11/CLBLM_L_AQ INT_L_X26Y11/ER1BEG1 INT_L_X26Y11/IMUX_L0 INT_L_X26Y11/LOGIC_OUTS_L0 INT_R_X27Y11/ER1END1 INT_R_X27Y11/IMUX26 
pips: CLBLL_R_X27Y11/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLM_L_X26Y11/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X26Y11/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X26Y11/INT_L.LOGIC_OUTS_L0->>ER1BEG1 INT_L_X26Y11/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_R_X27Y11/INT_R.ER1END1->>IMUX26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r_reg[imask][2]__0[9] - 
wires: CLBLL_R_X27Y11/CLBLL_IMUX25 CLBLL_R_X27Y11/CLBLL_LL_AQ CLBLL_R_X27Y11/CLBLL_LOGIC_OUTS4 CLBLL_R_X27Y11/CLBLL_L_B5 CLBLM_L_X26Y11/CLBLM_IMUX25 CLBLM_L_X26Y11/CLBLM_IMUX41 CLBLM_L_X26Y11/CLBLM_L_B5 CLBLM_L_X26Y11/CLBLM_L_D1 INT_L_X26Y11/IMUX_L25 INT_L_X26Y11/IMUX_L41 INT_L_X26Y11/WR1END1 INT_R_X27Y11/IMUX25 INT_R_X27Y11/LOGIC_OUTS4 INT_R_X27Y11/WR1BEG1 
pips: CLBLL_R_X27Y11/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X27Y11/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_L_X26Y11/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X26Y11/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 INT_L_X26Y11/INT_L.WR1END1->>IMUX_L25 INT_L_X26Y11/INT_L.WR1END1->>IMUX_L41 INT_R_X27Y11/INT_R.LOGIC_OUTS4->>IMUX25 INT_R_X27Y11/INT_R.LOGIC_OUTS4->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_reg[iforce][2]__0[9] - 
wires: CLBLL_R_X27Y9/CLBLL_IMUX1 CLBLL_R_X27Y9/CLBLL_IMUX17 CLBLL_R_X27Y9/CLBLL_LL_A3 CLBLL_R_X27Y9/CLBLL_LL_AQ CLBLL_R_X27Y9/CLBLL_LL_B3 CLBLL_R_X27Y9/CLBLL_LOGIC_OUTS4 CLBLM_L_X26Y11/CLBLM_IMUX14 CLBLM_L_X26Y11/CLBLM_IMUX39 CLBLM_L_X26Y11/CLBLM_L_B1 CLBLM_L_X26Y11/CLBLM_L_D3 CLBLM_L_X26Y9/CLBLM_IMUX47 CLBLM_L_X26Y9/CLBLM_M_D5 INT_L_X26Y10/NN2BEG0 INT_L_X26Y10/NW2END0 INT_L_X26Y11/FAN_BOUNCE_S3_0 INT_L_X26Y11/IMUX_L14 INT_L_X26Y11/IMUX_L39 INT_L_X26Y11/NN2A0 INT_L_X26Y11/NN2END_S2_0 INT_L_X26Y12/FAN_ALT0 INT_L_X26Y12/FAN_BOUNCE0 INT_L_X26Y12/NN2END0 INT_L_X26Y9/IMUX_L47 INT_L_X26Y9/NW2END_S0_0 INT_R_X27Y10/NW2A0 INT_R_X27Y9/IMUX1 INT_R_X27Y9/IMUX17 INT_R_X27Y9/LOGIC_OUTS4 INT_R_X27Y9/NW2BEG0 
pips: CLBLL_R_X27Y9/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X27Y9/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X27Y9/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_L_X26Y11/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X26Y11/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X26Y9/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 INT_L_X26Y10/INT_L.NW2END0->>NN2BEG0 INT_L_X26Y11/INT_L.FAN_BOUNCE_S3_0->>IMUX_L14 INT_L_X26Y11/INT_L.NN2END_S2_0->>IMUX_L39 INT_L_X26Y12/INT_L.FAN_ALT0->>FAN_BOUNCE0 INT_L_X26Y12/INT_L.NN2END0->>FAN_ALT0 INT_L_X26Y9/INT_L.NW2END_S0_0->>IMUX_L47 INT_R_X27Y9/INT_R.LOGIC_OUTS4->>IMUX1 INT_R_X27Y9/INT_R.LOGIC_OUTS4->>IMUX17 INT_R_X27Y9/INT_R.LOGIC_OUTS4->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

apbo[prdata][11]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbo[prdata][11]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbo[prdata][11]_INST_0_i_3_n_0 - 
wires: CLBLL_R_X23Y14/CLBLL_IMUX18 CLBLL_R_X23Y14/CLBLL_LL_B2 CLBLL_R_X23Y14/CLBLL_LOGIC_OUTS19 CLBLL_R_X23Y14/CLBLL_L_D CLBLL_R_X23Y14/CLBLL_L_DMUX INT_R_X23Y14/IMUX18 INT_R_X23Y14/LOGIC_OUTS19 
pips: CLBLL_R_X23Y14/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X23Y14/CLBLL_R.CLBLL_L_D->>CLBLL_L_DMUX CLBLL_R_X23Y14/CLBLL_R.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 INT_R_X23Y14/INT_R.LOGIC_OUTS19->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in12_in - 
wires: CLBLL_R_X23Y12/CLBLL_IMUX17 CLBLL_R_X23Y12/CLBLL_IMUX40 CLBLL_R_X23Y12/CLBLL_LL_B3 CLBLL_R_X23Y12/CLBLL_LL_D1 CLBLL_R_X23Y12/CLBLL_WW4C1 CLBLL_R_X23Y14/CLBLL_IMUX17 CLBLL_R_X23Y14/CLBLL_LL_B3 CLBLL_R_X25Y12/CLBLL_WW4A1 CLBLM_L_X24Y12/CLBLM_WW4C1 CLBLM_L_X26Y12/CLBLM_LOGIC_OUTS1 CLBLM_L_X26Y12/CLBLM_L_BQ CLBLM_L_X26Y12/CLBLM_WW4A1 INT_L_X22Y12/NN2BEG1 INT_L_X22Y12/WW4END1 INT_L_X22Y13/NN2A1 INT_L_X22Y14/EL1BEG0 INT_L_X22Y14/NN2END1 INT_L_X24Y12/WW4B1 INT_L_X26Y12/LOGIC_OUTS_L1 INT_L_X26Y12/WW4BEG1 INT_R_X23Y12/IMUX17 INT_R_X23Y12/IMUX40 INT_R_X23Y12/SS2END0 INT_R_X23Y12/WW4C1 INT_R_X23Y13/EL1END_S3_0 INT_R_X23Y13/SS2A0 INT_R_X23Y14/EL1END0 INT_R_X23Y14/IMUX17 INT_R_X23Y14/SS2BEG0 INT_R_X25Y12/WW4A1 VBRK_X60Y13/VBRK_WW4C1 
pips: CLBLL_R_X23Y12/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X23Y12/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_R_X23Y14/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLM_L_X26Y12/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X22Y12/INT_L.WW4END1->>NN2BEG1 INT_L_X22Y14/INT_L.NN2END1->>EL1BEG0 INT_L_X26Y12/INT_L.LOGIC_OUTS_L1->>WW4BEG1 INT_R_X23Y12/INT_R.SS2END0->>IMUX17 INT_R_X23Y12/INT_R.SS2END0->>IMUX40 INT_R_X23Y14/INT_R.EL1END0->>IMUX17 INT_R_X23Y14/INT_R.EL1END0->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

apbo[prdata][11]_INST_0_i_4_n_0 - 
wires: CLBLL_R_X23Y14/CLBLL_IMUX24 CLBLL_R_X23Y14/CLBLL_LL_B5 CLBLL_R_X23Y14/CLBLL_LL_C CLBLL_R_X23Y14/CLBLL_LL_CMUX CLBLL_R_X23Y14/CLBLL_LOGIC_OUTS22 INT_R_X23Y14/IMUX24 INT_R_X23Y14/LOGIC_OUTS22 
pips: CLBLL_R_X23Y14/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X23Y14/CLBLL_R.CLBLL_LL_C->>CLBLL_LL_CMUX CLBLL_R_X23Y14/CLBLL_R.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 INT_R_X23Y14/INT_R.LOGIC_OUTS22->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbo[prdata][11]_INST_0_i_5_n_0 - 
wires: CLBLL_R_X23Y14/CLBLL_IMUX7 CLBLL_R_X23Y14/CLBLL_LL_A1 CLBLL_R_X23Y14/CLBLL_LL_D CLBLL_R_X23Y14/CLBLL_LOGIC_OUTS15 INT_R_X23Y14/IMUX7 INT_R_X23Y14/LOGIC_OUTS15 
pips: CLBLL_R_X23Y14/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X23Y14/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_R_X23Y14/INT_R.LOGIC_OUTS15->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[imask][1]__0[10] - 
wires: CLBLL_R_X23Y13/CLBLL_IMUX2 CLBLL_R_X23Y13/CLBLL_LL_A2 CLBLL_R_X23Y14/CLBLL_IMUX2 CLBLL_R_X23Y14/CLBLL_LL_A2 CLBLL_R_X23Y14/CLBLL_LL_BQ CLBLL_R_X23Y14/CLBLL_LOGIC_OUTS5 CLBLM_L_X22Y13/CLBLM_IMUX9 CLBLM_L_X22Y13/CLBLM_L_A5 INT_L_X22Y13/IMUX_L9 INT_L_X22Y13/WL1END0 INT_R_X23Y13/IMUX2 INT_R_X23Y13/SL1END1 INT_R_X23Y13/WL1BEG0 INT_R_X23Y14/IMUX2 INT_R_X23Y14/LOGIC_OUTS5 INT_R_X23Y14/SL1BEG1 
pips: CLBLL_R_X23Y13/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X23Y14/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X23Y14/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_L_X22Y13/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X22Y13/INT_L.WL1END0->>IMUX_L9 INT_R_X23Y13/INT_R.SL1END1->>IMUX2 INT_R_X23Y13/INT_R.SL1END1->>WL1BEG0 INT_R_X23Y14/INT_R.LOGIC_OUTS5->>IMUX2 INT_R_X23Y14/INT_R.LOGIC_OUTS5->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_reg[imask][3]__0[10] - 
wires: CLBLL_R_X23Y13/CLBLL_IMUX25 CLBLL_R_X23Y13/CLBLL_LL_AQ CLBLL_R_X23Y13/CLBLL_LOGIC_OUTS4 CLBLL_R_X23Y13/CLBLL_L_B5 CLBLL_R_X23Y14/CLBLL_IMUX1 CLBLL_R_X23Y14/CLBLL_IMUX9 CLBLL_R_X23Y14/CLBLL_LL_A3 CLBLL_R_X23Y14/CLBLL_L_A5 INT_R_X23Y13/IMUX25 INT_R_X23Y13/LOGIC_OUTS4 INT_R_X23Y13/NR1BEG0 INT_R_X23Y14/IMUX1 INT_R_X23Y14/IMUX9 INT_R_X23Y14/NR1END0 
pips: CLBLL_R_X23Y13/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X23Y13/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_R_X23Y14/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X23Y14/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 INT_R_X23Y13/INT_R.LOGIC_OUTS4->>IMUX25 INT_R_X23Y13/INT_R.LOGIC_OUTS4->>NR1BEG0 INT_R_X23Y14/INT_R.NR1END0->>IMUX1 INT_R_X23Y14/INT_R.NR1END0->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_reg[iforce][3]__0[10] - 
wires: CLBLL_R_X23Y11/CLBLL_IMUX20 CLBLL_R_X23Y11/CLBLL_L_C2 CLBLL_R_X23Y12/CLBLL_IMUX20 CLBLL_R_X23Y12/CLBLL_LOGIC_OUTS2 CLBLL_R_X23Y12/CLBLL_L_C2 CLBLL_R_X23Y12/CLBLL_L_CQ CLBLL_R_X23Y13/CLBLL_IMUX26 CLBLL_R_X23Y13/CLBLL_L_B4 CLBLL_R_X23Y14/CLBLL_IMUX3 CLBLL_R_X23Y14/CLBLL_IMUX36 CLBLL_R_X23Y14/CLBLL_L_A2 CLBLL_R_X23Y14/CLBLL_L_D2 INT_R_X23Y11/IMUX20 INT_R_X23Y11/SL1END2 INT_R_X23Y12/IMUX20 INT_R_X23Y12/LOGIC_OUTS2 INT_R_X23Y12/NL1BEG1 INT_R_X23Y12/SL1BEG2 INT_R_X23Y13/IMUX26 INT_R_X23Y13/NL1END1 INT_R_X23Y13/NN2BEG1 INT_R_X23Y14/IMUX3 INT_R_X23Y14/IMUX36 INT_R_X23Y14/NN2A1 INT_R_X23Y14/SR1END1 INT_R_X23Y15/NN2END1 INT_R_X23Y15/SR1BEG1 
pips: CLBLL_R_X23Y11/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X23Y12/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X23Y12/CLBLL_R.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLL_R_X23Y13/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X23Y14/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X23Y14/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 INT_R_X23Y11/INT_R.SL1END2->>IMUX20 INT_R_X23Y12/INT_R.LOGIC_OUTS2->>IMUX20 INT_R_X23Y12/INT_R.LOGIC_OUTS2->>NL1BEG1 INT_R_X23Y12/INT_R.LOGIC_OUTS2->>SL1BEG2 INT_R_X23Y13/INT_R.NL1END1->>IMUX26 INT_R_X23Y13/INT_R.NL1END1->>NN2BEG1 INT_R_X23Y14/INT_R.SR1END1->>IMUX3 INT_R_X23Y14/INT_R.SR1END1->>IMUX36 INT_R_X23Y15/INT_R.NN2END1->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

r_reg[iforce][1]__0[10] - 
wires: CLBLL_R_X23Y12/CLBLL_IMUX0 CLBLL_R_X23Y12/CLBLL_IMUX8 CLBLL_R_X23Y12/CLBLL_LL_A5 CLBLL_R_X23Y12/CLBLL_LOGIC_OUTS0 CLBLL_R_X23Y12/CLBLL_L_A3 CLBLL_R_X23Y12/CLBLL_L_AQ CLBLL_R_X23Y13/CLBLL_IMUX11 CLBLL_R_X23Y13/CLBLL_LL_A4 CLBLL_R_X23Y13/CLBLL_NE2A3 CLBLL_R_X23Y14/CLBLL_IMUX46 CLBLL_R_X23Y14/CLBLL_L_D5 CLBLL_R_X23Y14/CLBLL_NW2A3 CLBLM_L_X22Y13/CLBLM_IMUX6 CLBLM_L_X22Y13/CLBLM_L_A1 CLBLM_L_X24Y13/CLBLM_NE2A3 CLBLM_L_X24Y14/CLBLM_NW2A3 INT_L_X22Y13/IMUX_L6 INT_L_X22Y13/WR1END3 INT_L_X24Y13/NE2END3 INT_L_X24Y13/NW2BEG3 INT_L_X24Y14/NW2A3 INT_R_X23Y12/IMUX0 INT_R_X23Y12/IMUX8 INT_R_X23Y12/LOGIC_OUTS0 INT_R_X23Y12/NE2BEG3 INT_R_X23Y12/NL1BEG2 INT_R_X23Y12/NL1BEG_N3 INT_R_X23Y13/IMUX11 INT_R_X23Y13/NE2A3 INT_R_X23Y13/NL1END2 INT_R_X23Y13/WR1BEG3 INT_R_X23Y14/IMUX46 INT_R_X23Y14/NW2END3 VBRK_X60Y14/VBRK_NE2A3 VBRK_X60Y15/VBRK_NW2A3 
pips: CLBLL_R_X23Y12/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X23Y12/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X23Y12/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_R_X23Y13/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X23Y14/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 CLBLM_L_X22Y13/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X22Y13/INT_L.WR1END3->>IMUX_L6 INT_L_X24Y13/INT_L.NE2END3->>NW2BEG3 INT_R_X23Y12/INT_R.LOGIC_OUTS0->>IMUX0 INT_R_X23Y12/INT_R.LOGIC_OUTS0->>IMUX8 INT_R_X23Y12/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X23Y12/INT_R.NL1BEG_N3->>NE2BEG3 INT_R_X23Y12/INT_R.NL1BEG_N3->>NL1BEG2 INT_R_X23Y13/INT_R.NL1END2->>IMUX11 INT_R_X23Y13/INT_R.NL1END2->>WR1BEG3 INT_R_X23Y14/INT_R.NW2END3->>IMUX46 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

apbo[prdata][11]_INST_0_i_6_n_0 - 
wires: CLBLL_R_X23Y14/CLBLL_IMUX39 CLBLL_R_X23Y14/CLBLL_LOGIC_OUTS10 CLBLL_R_X23Y14/CLBLL_L_C CLBLL_R_X23Y14/CLBLL_L_D3 INT_R_X23Y14/BYP_ALT3 INT_R_X23Y14/BYP_BOUNCE3 INT_R_X23Y14/IMUX39 INT_R_X23Y14/LOGIC_OUTS10 INT_R_X23Y15/BYP_BOUNCE_N3_3 
pips: CLBLL_R_X23Y14/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_R_X23Y14/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 INT_R_X23Y14/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X23Y14/INT_R.BYP_BOUNCE3->>IMUX39 INT_R_X23Y14/INT_R.LOGIC_OUTS10->>BYP_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_6_in[11] - 
wires: CLBLL_R_X23Y11/CLBLL_IMUX41 CLBLL_R_X23Y11/CLBLL_LL_AQ CLBLL_R_X23Y11/CLBLL_LOGIC_OUTS4 CLBLL_R_X23Y11/CLBLL_L_D1 CLBLL_R_X23Y12/CLBLL_EL1BEG3 CLBLL_R_X23Y13/CLBLL_EE2BEG0 CLBLL_R_X23Y13/CLBLL_IMUX17 CLBLL_R_X23Y13/CLBLL_IMUX19 CLBLL_R_X23Y13/CLBLL_IMUX3 CLBLL_R_X23Y13/CLBLL_IMUX32 CLBLL_R_X23Y13/CLBLL_LL_B3 CLBLL_R_X23Y13/CLBLL_LL_C1 CLBLL_R_X23Y13/CLBLL_L_A2 CLBLL_R_X23Y13/CLBLL_L_B2 CLBLL_R_X23Y14/CLBLL_IMUX26 CLBLL_R_X23Y14/CLBLL_IMUX31 CLBLL_R_X23Y14/CLBLL_LL_C5 CLBLL_R_X23Y14/CLBLL_L_B4 CLBLL_R_X25Y13/CLBLL_IMUX41 CLBLL_R_X25Y13/CLBLL_L_D1 CLBLM_L_X22Y13/CLBLM_IMUX3 CLBLM_L_X22Y13/CLBLM_L_A2 CLBLM_L_X24Y12/CLBLM_EL1BEG3 CLBLM_L_X24Y12/CLBLM_IMUX22 CLBLM_L_X24Y12/CLBLM_M_C3 CLBLM_L_X24Y13/CLBLM_EE2BEG0 INT_L_X22Y13/IMUX_L3 INT_L_X22Y13/WR1END1 INT_L_X24Y12/EL1END3 INT_L_X24Y12/IMUX_L22 INT_L_X24Y13/EE2A0 INT_R_X23Y11/IMUX41 INT_R_X23Y11/LOGIC_OUTS4 INT_R_X23Y11/NN2BEG0 INT_R_X23Y12/BYP_ALT7 INT_R_X23Y12/BYP_BOUNCE7 INT_R_X23Y12/EL1BEG3 INT_R_X23Y12/NN2A0 INT_R_X23Y12/NN2END_S2_0 INT_R_X23Y13/BYP_BOUNCE_N3_7 INT_R_X23Y13/EE2BEG0 INT_R_X23Y13/EL1BEG_N3 INT_R_X23Y13/IMUX17 INT_R_X23Y13/IMUX19 INT_R_X23Y13/IMUX3 INT_R_X23Y13/IMUX32 INT_R_X23Y13/NN2BEG0 INT_R_X23Y13/NN2END0 INT_R_X23Y13/WR1BEG1 INT_R_X23Y14/IMUX26 INT_R_X23Y14/IMUX31 INT_R_X23Y14/NN2A0 INT_R_X23Y14/NN2END_S2_0 INT_R_X23Y14/SR1BEG_S0 INT_R_X23Y15/NN2END0 INT_R_X25Y13/EE2END0 INT_R_X25Y13/IMUX41 VBRK_X60Y13/VBRK_EL1BEG3 VBRK_X60Y14/VBRK_EE2BEG0 
pips: CLBLL_R_X23Y11/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_R_X23Y11/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_R_X23Y13/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X23Y13/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X23Y13/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X23Y13/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X23Y14/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X23Y14/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X25Y13/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 CLBLM_L_X22Y13/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X24Y12/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X22Y13/INT_L.WR1END1->>IMUX_L3 INT_L_X24Y12/INT_L.EL1END3->>IMUX_L22 INT_R_X23Y11/INT_R.LOGIC_OUTS4->>IMUX41 INT_R_X23Y11/INT_R.LOGIC_OUTS4->>NN2BEG0 INT_R_X23Y12/INT_R.BYP_ALT7->>BYP_BOUNCE7 INT_R_X23Y12/INT_R.NN2END_S2_0->>BYP_ALT7 INT_R_X23Y13/INT_R.BYP_BOUNCE_N3_7->>IMUX19 INT_R_X23Y13/INT_R.BYP_BOUNCE_N3_7->>IMUX3 INT_R_X23Y13/INT_R.NN2END0->>EE2BEG0 INT_R_X23Y13/INT_R.NN2END0->>EL1BEG_N3 INT_R_X23Y13/INT_R.NN2END0->>IMUX17 INT_R_X23Y13/INT_R.NN2END0->>IMUX32 INT_R_X23Y13/INT_R.NN2END0->>NN2BEG0 INT_R_X23Y13/INT_R.NN2END0->>WR1BEG1 INT_R_X23Y14/INT_R.NN2END_S2_0->>IMUX31 INT_R_X23Y14/INT_R.NN2END_S2_0->>SR1BEG_S0 INT_R_X23Y14/INT_R.SR1BEG_S0->>IMUX26 INT_R_X25Y13/INT_R.EE2END0->>IMUX41 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 15, 

p_5_in[11] - 
wires: CLBLL_R_X23Y12/CLBLL_IMUX15 CLBLL_R_X23Y12/CLBLL_LL_AQ CLBLL_R_X23Y12/CLBLL_LL_B1 CLBLL_R_X23Y12/CLBLL_LOGIC_OUTS4 CLBLL_R_X23Y13/CLBLL_IMUX1 CLBLL_R_X23Y13/CLBLL_IMUX16 CLBLL_R_X23Y13/CLBLL_IMUX9 CLBLL_R_X23Y13/CLBLL_LL_A3 CLBLL_R_X23Y13/CLBLL_L_A5 CLBLL_R_X23Y13/CLBLL_L_B3 CLBLL_R_X23Y14/CLBLL_IMUX14 CLBLL_R_X23Y14/CLBLL_IMUX32 CLBLL_R_X23Y14/CLBLL_IMUX6 CLBLL_R_X23Y14/CLBLL_LL_C1 CLBLL_R_X23Y14/CLBLL_L_A1 CLBLL_R_X23Y14/CLBLL_L_B1 CLBLM_L_X22Y13/CLBLM_IMUX10 CLBLM_L_X22Y13/CLBLM_L_A4 INT_L_X22Y12/EL1BEG3 INT_L_X22Y12/NW2END_S0_0 INT_L_X22Y13/BYP_ALT0 INT_L_X22Y13/BYP_BOUNCE0 INT_L_X22Y13/EL1BEG_N3 INT_L_X22Y13/IMUX_L10 INT_L_X22Y13/NW2END0 INT_R_X23Y12/EL1END3 INT_R_X23Y12/IMUX15 INT_R_X23Y12/LOGIC_OUTS4 INT_R_X23Y12/NN2BEG0 INT_R_X23Y12/NR1BEG0 INT_R_X23Y12/NW2BEG0 INT_R_X23Y13/IMUX1 INT_R_X23Y13/IMUX16 INT_R_X23Y13/IMUX9 INT_R_X23Y13/NN2A0 INT_R_X23Y13/NN2END_S2_0 INT_R_X23Y13/NR1END0 INT_R_X23Y13/NW2A0 INT_R_X23Y14/IMUX14 INT_R_X23Y14/IMUX32 INT_R_X23Y14/IMUX6 INT_R_X23Y14/NL1BEG_N3 INT_R_X23Y14/NN2END0 
pips: CLBLL_R_X23Y12/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X23Y12/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_R_X23Y13/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X23Y13/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X23Y13/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X23Y14/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X23Y14/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X23Y14/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLM_L_X22Y13/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 INT_L_X22Y13/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X22Y13/INT_L.BYP_BOUNCE0->>IMUX_L10 INT_L_X22Y13/INT_L.NW2END0->>BYP_ALT0 INT_L_X22Y13/INT_L.NW2END0->>EL1BEG_N3 INT_R_X23Y12/INT_R.EL1END3->>IMUX15 INT_R_X23Y12/INT_R.LOGIC_OUTS4->>NN2BEG0 INT_R_X23Y12/INT_R.LOGIC_OUTS4->>NR1BEG0 INT_R_X23Y12/INT_R.LOGIC_OUTS4->>NW2BEG0 INT_R_X23Y13/INT_R.NR1END0->>IMUX1 INT_R_X23Y13/INT_R.NR1END0->>IMUX16 INT_R_X23Y13/INT_R.NR1END0->>IMUX9 INT_R_X23Y14/INT_R.NL1BEG_N3->>IMUX14 INT_R_X23Y14/INT_R.NL1BEG_N3->>IMUX6 INT_R_X23Y14/INT_R.NN2END0->>IMUX32 INT_R_X23Y14/INT_R.NN2END0->>NL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 15, 

r_reg[iforce][0]__0[10] - 
wires: CLBLL_R_X23Y10/CLBLL_IMUX34 CLBLL_R_X23Y10/CLBLL_L_C6 CLBLL_R_X23Y10/CLBLL_WR1END1 CLBLL_R_X23Y12/CLBLL_IMUX4 CLBLL_R_X23Y12/CLBLL_LL_A6 CLBLL_R_X23Y14/CLBLL_IMUX10 CLBLL_R_X23Y14/CLBLL_IMUX19 CLBLL_R_X23Y14/CLBLL_IMUX29 CLBLL_R_X23Y14/CLBLL_IMUX33 CLBLL_R_X23Y14/CLBLL_LL_C2 CLBLL_R_X23Y14/CLBLL_L_A4 CLBLL_R_X23Y14/CLBLL_L_B2 CLBLL_R_X23Y14/CLBLL_L_C1 CLBLM_L_X24Y10/CLBLM_LOGIC_OUTS4 CLBLM_L_X24Y10/CLBLM_M_AQ CLBLM_L_X24Y10/CLBLM_WR1END1 INT_L_X24Y10/LOGIC_OUTS_L4 INT_L_X24Y10/WR1BEG1 INT_R_X23Y10/IMUX34 INT_R_X23Y10/NN2BEG1 INT_R_X23Y10/WR1END1 INT_R_X23Y11/NN2A1 INT_R_X23Y12/BYP_ALT4 INT_R_X23Y12/BYP_BOUNCE4 INT_R_X23Y12/IMUX4 INT_R_X23Y12/NN2BEG1 INT_R_X23Y12/NN2END1 INT_R_X23Y13/NN2A1 INT_R_X23Y14/FAN_ALT3 INT_R_X23Y14/FAN_BOUNCE3 INT_R_X23Y14/IMUX10 INT_R_X23Y14/IMUX19 INT_R_X23Y14/IMUX29 INT_R_X23Y14/IMUX33 INT_R_X23Y14/NL1BEG0 INT_R_X23Y14/NL1END_S3_0 INT_R_X23Y14/NN2END1 INT_R_X23Y15/NL1END0 VBRK_X60Y11/VBRK_WR1END1 
pips: CLBLL_R_X23Y10/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X23Y12/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_R_X23Y14/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X23Y14/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X23Y14/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X23Y14/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLM_L_X24Y10/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X24Y10/INT_L.LOGIC_OUTS_L4->>WR1BEG1 INT_R_X23Y10/INT_R.WR1END1->>IMUX34 INT_R_X23Y10/INT_R.WR1END1->>NN2BEG1 INT_R_X23Y12/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X23Y12/INT_R.BYP_BOUNCE4->>IMUX4 INT_R_X23Y12/INT_R.NN2END1->>BYP_ALT4 INT_R_X23Y12/INT_R.NN2END1->>NN2BEG1 INT_R_X23Y14/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X23Y14/INT_R.FAN_BOUNCE3->>IMUX29 INT_R_X23Y14/INT_R.NL1END_S3_0->>FAN_ALT3 INT_R_X23Y14/INT_R.NN2END1->>IMUX10 INT_R_X23Y14/INT_R.NN2END1->>IMUX19 INT_R_X23Y14/INT_R.NN2END1->>IMUX33 INT_R_X23Y14/INT_R.NN2END1->>NL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

r_reg[imask][0]__0[10] - 
wires: CLBLL_R_X23Y14/CLBLL_IMUX0 CLBLL_R_X23Y14/CLBLL_IMUX16 CLBLL_R_X23Y14/CLBLL_IMUX40 CLBLL_R_X23Y14/CLBLL_LL_D1 CLBLL_R_X23Y14/CLBLL_LOGIC_OUTS0 CLBLL_R_X23Y14/CLBLL_L_A3 CLBLL_R_X23Y14/CLBLL_L_AQ CLBLL_R_X23Y14/CLBLL_L_B3 INT_R_X23Y14/IMUX0 INT_R_X23Y14/IMUX16 INT_R_X23Y14/IMUX40 INT_R_X23Y14/LOGIC_OUTS0 
pips: CLBLL_R_X23Y14/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X23Y14/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X23Y14/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_R_X23Y14/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_R_X23Y14/INT_R.LOGIC_OUTS0->>IMUX0 INT_R_X23Y14/INT_R.LOGIC_OUTS0->>IMUX16 INT_R_X23Y14/INT_R.LOGIC_OUTS0->>IMUX40 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_reg[imask][2]__0[10] - 
wires: CLBLL_R_X23Y13/CLBLL_IMUX6 CLBLL_R_X23Y13/CLBLL_IMUX8 CLBLL_R_X23Y13/CLBLL_LL_A5 CLBLL_R_X23Y13/CLBLL_LOGIC_OUTS0 CLBLL_R_X23Y13/CLBLL_L_A1 CLBLL_R_X23Y13/CLBLL_L_AQ CLBLL_R_X23Y14/CLBLL_IMUX38 CLBLL_R_X23Y14/CLBLL_LL_D3 INT_R_X23Y13/IMUX6 INT_R_X23Y13/IMUX8 INT_R_X23Y13/LOGIC_OUTS0 INT_R_X23Y13/NL1BEG_N3 INT_R_X23Y13/NR1BEG3 INT_R_X23Y14/IMUX38 INT_R_X23Y14/NR1END3 
pips: CLBLL_R_X23Y13/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X23Y13/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X23Y13/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_R_X23Y14/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 INT_R_X23Y13/INT_R.LOGIC_OUTS0->>IMUX8 INT_R_X23Y13/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X23Y13/INT_R.NL1BEG_N3->>IMUX6 INT_R_X23Y13/INT_R.NL1BEG_N3->>NR1BEG3 INT_R_X23Y14/INT_R.NR1END3->>IMUX38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_reg[iforce][2]__0[10] - 
wires: CLBLL_R_X23Y11/CLBLL_IMUX34 CLBLL_R_X23Y11/CLBLL_L_C6 CLBLL_R_X23Y12/CLBLL_IMUX19 CLBLL_R_X23Y12/CLBLL_LOGIC_OUTS1 CLBLL_R_X23Y12/CLBLL_L_B2 CLBLL_R_X23Y12/CLBLL_L_BQ CLBLL_R_X23Y13/CLBLL_IMUX10 CLBLL_R_X23Y13/CLBLL_IMUX7 CLBLL_R_X23Y13/CLBLL_LL_A1 CLBLL_R_X23Y13/CLBLL_L_A4 CLBLL_R_X23Y14/CLBLL_IMUX34 CLBLL_R_X23Y14/CLBLL_L_C6 INT_R_X23Y11/IMUX34 INT_R_X23Y11/SL1END1 INT_R_X23Y12/IMUX19 INT_R_X23Y12/LOGIC_OUTS1 INT_R_X23Y12/NR1BEG1 INT_R_X23Y12/SL1BEG1 INT_R_X23Y13/GFAN1 INT_R_X23Y13/IMUX10 INT_R_X23Y13/IMUX7 INT_R_X23Y13/NR1BEG1 INT_R_X23Y13/NR1END1 INT_R_X23Y14/IMUX34 INT_R_X23Y14/NR1END1 
pips: CLBLL_R_X23Y11/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X23Y12/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X23Y12/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLL_R_X23Y13/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X23Y13/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X23Y14/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 INT_R_X23Y11/INT_R.SL1END1->>IMUX34 INT_R_X23Y12/INT_R.LOGIC_OUTS1->>IMUX19 INT_R_X23Y12/INT_R.LOGIC_OUTS1->>NR1BEG1 INT_R_X23Y12/INT_R.LOGIC_OUTS1->>SL1BEG1 INT_R_X23Y13/INT_R.GFAN1->>IMUX7 INT_R_X23Y13/INT_R.NR1END1->>GFAN1 INT_R_X23Y13/INT_R.NR1END1->>IMUX10 INT_R_X23Y13/INT_R.NR1END1->>NR1BEG1 INT_R_X23Y14/INT_R.NR1END1->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

apbo[prdata][12]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbo[prdata][12]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbo[prdata][12]_INST_0_i_3_n_0 - 
wires: CLBLL_R_X25Y12/CLBLL_WW2END3 CLBLL_R_X27Y12/CLBLL_LL_D CLBLL_R_X27Y12/CLBLL_LOGIC_OUTS15 CLBLM_L_X24Y12/CLBLM_IMUX14 CLBLM_L_X24Y12/CLBLM_L_B1 CLBLM_L_X26Y12/CLBLM_WW2END3 INT_L_X24Y12/IMUX_L14 INT_L_X24Y12/WL1END2 INT_L_X26Y12/WW2A3 INT_R_X25Y12/WL1BEG2 INT_R_X25Y12/WW2END3 INT_R_X25Y13/WW2END_N0_3 INT_R_X27Y12/LOGIC_OUTS15 INT_R_X27Y12/WW2BEG3 
pips: CLBLL_R_X27Y12/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 CLBLM_L_X24Y12/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 INT_L_X24Y12/INT_L.WL1END2->>IMUX_L14 INT_R_X25Y12/INT_R.WW2END3->>WL1BEG2 INT_R_X27Y12/INT_R.LOGIC_OUTS15->>WW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in10_in - 
wires: CLBLL_R_X25Y10/CLBLL_IMUX46 CLBLL_R_X25Y10/CLBLL_L_D5 CLBLL_R_X25Y7/CLBLL_IMUX36 CLBLL_R_X25Y7/CLBLL_L_D2 CLBLL_R_X25Y8/CLBLL_LL_AQ CLBLL_R_X25Y8/CLBLL_LOGIC_OUTS4 CLBLM_L_X24Y12/CLBLM_IMUX16 CLBLM_L_X24Y12/CLBLM_L_B3 INT_L_X24Y11/WR1END_S1_0 INT_L_X24Y12/IMUX_L16 INT_L_X24Y12/WR1END0 INT_R_X25Y10/IMUX46 INT_R_X25Y10/NN2END3 INT_R_X25Y10/NR1BEG3 INT_R_X25Y11/NR1END3 INT_R_X25Y11/WR1BEG_S0 INT_R_X25Y12/WR1BEG0 INT_R_X25Y7/IMUX36 INT_R_X25Y7/SR1END1 INT_R_X25Y8/LOGIC_OUTS4 INT_R_X25Y8/NL1BEG_N3 INT_R_X25Y8/NN2BEG3 INT_R_X25Y8/SR1BEG1 INT_R_X25Y9/NN2A3 
pips: CLBLL_R_X25Y10/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_R_X25Y7/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_R_X25Y8/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_L_X24Y12/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 INT_L_X24Y12/INT_L.WR1END0->>IMUX_L16 INT_R_X25Y10/INT_R.NN2END3->>IMUX46 INT_R_X25Y10/INT_R.NN2END3->>NR1BEG3 INT_R_X25Y11/INT_R.NR1END3->>WR1BEG_S0 INT_R_X25Y7/INT_R.SR1END1->>IMUX36 INT_R_X25Y8/INT_R.LOGIC_OUTS4->>NL1BEG_N3 INT_R_X25Y8/INT_R.LOGIC_OUTS4->>SR1BEG1 INT_R_X25Y8/INT_R.NL1BEG_N3->>NN2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

apbo[prdata][12]_INST_0_i_4_n_0 - 
wires: CLBLM_L_X24Y12/CLBLM_IMUX13 CLBLM_L_X24Y12/CLBLM_LOGIC_OUTS10 CLBLM_L_X24Y12/CLBLM_L_B6 CLBLM_L_X24Y12/CLBLM_L_C INT_L_X24Y12/IMUX_L13 INT_L_X24Y12/LOGIC_OUTS_L10 
pips: CLBLM_L_X24Y12/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X24Y12/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X24Y12/INT_L.LOGIC_OUTS_L10->>IMUX_L13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbo[prdata][12]_INST_0_i_5_n_0 - 
wires: CLBLM_L_X24Y12/CLBLM_IMUX6 CLBLM_L_X24Y12/CLBLM_LOGIC_OUTS11 CLBLM_L_X24Y12/CLBLM_L_A1 CLBLM_L_X24Y12/CLBLM_L_D INT_L_X24Y12/IMUX_L6 INT_L_X24Y12/LOGIC_OUTS_L11 
pips: CLBLM_L_X24Y12/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X24Y12/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X24Y12/INT_L.LOGIC_OUTS_L11->>IMUX_L6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[imask][1]__0[11] - 
wires: CLBLM_L_X24Y11/CLBLM_IMUX1 CLBLM_L_X24Y11/CLBLM_M_A3 CLBLM_L_X24Y12/CLBLM_IMUX1 CLBLM_L_X24Y12/CLBLM_IMUX9 CLBLM_L_X24Y12/CLBLM_LOGIC_OUTS4 CLBLM_L_X24Y12/CLBLM_L_A5 CLBLM_L_X24Y12/CLBLM_M_A3 CLBLM_L_X24Y12/CLBLM_M_AQ INT_L_X24Y11/IMUX_L1 INT_L_X24Y11/SL1END0 INT_L_X24Y12/IMUX_L1 INT_L_X24Y12/IMUX_L9 INT_L_X24Y12/LOGIC_OUTS_L4 INT_L_X24Y12/SL1BEG0 
pips: CLBLM_L_X24Y11/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X24Y12/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X24Y12/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X24Y12/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X24Y11/INT_L.SL1END0->>IMUX_L1 INT_L_X24Y12/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X24Y12/INT_L.LOGIC_OUTS_L4->>IMUX_L9 INT_L_X24Y12/INT_L.LOGIC_OUTS_L4->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

r_reg[imask][3]__0[11] - 
wires: CLBLL_R_X25Y12/CLBLL_IMUX6 CLBLL_R_X25Y12/CLBLL_L_A1 CLBLL_R_X25Y13/CLBLL_IMUX15 CLBLL_R_X25Y13/CLBLL_IMUX3 CLBLL_R_X25Y13/CLBLL_LL_B1 CLBLL_R_X25Y13/CLBLL_L_A2 CLBLL_R_X25Y13/CLBLL_WL1END3 CLBLL_R_X25Y15/CLBLL_EL1BEG0 CLBLM_L_X24Y12/CLBLM_IMUX3 CLBLM_L_X24Y12/CLBLM_LOGIC_OUTS1 CLBLM_L_X24Y12/CLBLM_L_A2 CLBLM_L_X24Y12/CLBLM_L_BQ CLBLM_L_X26Y13/CLBLM_WL1END3 CLBLM_L_X26Y15/CLBLM_EL1BEG0 INT_L_X24Y12/ER1BEG2 INT_L_X24Y12/IMUX_L3 INT_L_X24Y12/LOGIC_OUTS_L1 INT_L_X24Y12/NE2BEG1 INT_L_X24Y13/NE2A1 INT_L_X26Y13/WL1BEG3 INT_L_X26Y14/EL1END_S3_0 INT_L_X26Y14/SL1END0 INT_L_X26Y14/WL1BEG_N3 INT_L_X26Y15/EL1END0 INT_L_X26Y15/SL1BEG0 INT_R_X25Y12/ER1END2 INT_R_X25Y12/IMUX6 INT_R_X25Y13/IMUX15 INT_R_X25Y13/IMUX3 INT_R_X25Y13/NE2END1 INT_R_X25Y13/NN2BEG1 INT_R_X25Y13/WL1END3 INT_R_X25Y14/NN2A1 INT_R_X25Y14/WL1END_N1_3 INT_R_X25Y15/EL1BEG0 INT_R_X25Y15/NN2END1 
pips: CLBLL_R_X25Y12/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X25Y13/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X25Y13/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLM_L_X24Y12/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X24Y12/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X24Y12/INT_L.LOGIC_OUTS_L1->>ER1BEG2 INT_L_X24Y12/INT_L.LOGIC_OUTS_L1->>IMUX_L3 INT_L_X24Y12/INT_L.LOGIC_OUTS_L1->>NE2BEG1 INT_L_X26Y14/INT_L.SL1END0->>WL1BEG_N3 INT_L_X26Y15/INT_L.EL1END0->>SL1BEG0 INT_R_X25Y12/INT_R.ER1END2->>IMUX6 INT_R_X25Y13/INT_R.NE2END1->>IMUX3 INT_R_X25Y13/INT_R.NE2END1->>NN2BEG1 INT_R_X25Y13/INT_R.WL1END3->>IMUX15 INT_R_X25Y15/INT_R.NN2END1->>EL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

r_reg[iforce][3]__0[11] - 
wires: CLBLL_R_X25Y11/CLBLL_IMUX19 CLBLL_R_X25Y11/CLBLL_IMUX39 CLBLL_R_X25Y11/CLBLL_LOGIC_OUTS1 CLBLL_R_X25Y11/CLBLL_L_B2 CLBLL_R_X25Y11/CLBLL_L_BQ CLBLL_R_X25Y11/CLBLL_L_D3 CLBLL_R_X25Y12/CLBLL_EE2BEG1 CLBLL_R_X25Y12/CLBLL_IMUX10 CLBLL_R_X25Y12/CLBLL_L_A4 CLBLL_R_X25Y12/CLBLL_NE2A1 CLBLL_R_X25Y13/CLBLL_IMUX10 CLBLL_R_X25Y13/CLBLL_IMUX18 CLBLL_R_X25Y13/CLBLL_LL_B2 CLBLL_R_X25Y13/CLBLL_L_A4 CLBLL_R_X25Y13/CLBLL_NW2A1 CLBLL_R_X27Y12/CLBLL_IMUX43 CLBLL_R_X27Y12/CLBLL_LL_D6 CLBLM_L_X26Y12/CLBLM_EE2BEG1 CLBLM_L_X26Y12/CLBLM_NE2A1 CLBLM_L_X26Y13/CLBLM_NW2A1 INT_L_X26Y12/EE2A1 INT_L_X26Y12/NE2END1 INT_L_X26Y12/NW2BEG1 INT_L_X26Y13/NW2A1 INT_R_X25Y11/BYP_ALT5 INT_R_X25Y11/BYP_BOUNCE5 INT_R_X25Y11/IMUX19 INT_R_X25Y11/IMUX39 INT_R_X25Y11/LOGIC_OUTS1 INT_R_X25Y11/NE2BEG1 INT_R_X25Y11/NR1BEG1 INT_R_X25Y12/EE2BEG1 INT_R_X25Y12/IMUX10 INT_R_X25Y12/NE2A1 INT_R_X25Y12/NR1END1 INT_R_X25Y13/IMUX10 INT_R_X25Y13/IMUX18 INT_R_X25Y13/NW2END1 INT_R_X27Y12/EE2END1 INT_R_X27Y12/IMUX43 
pips: CLBLL_R_X25Y11/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X25Y11/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_R_X25Y11/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLL_R_X25Y12/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X25Y13/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X25Y13/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X27Y12/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 INT_L_X26Y12/INT_L.NE2END1->>NW2BEG1 INT_R_X25Y11/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X25Y11/INT_R.BYP_BOUNCE5->>IMUX39 INT_R_X25Y11/INT_R.LOGIC_OUTS1->>BYP_ALT5 INT_R_X25Y11/INT_R.LOGIC_OUTS1->>IMUX19 INT_R_X25Y11/INT_R.LOGIC_OUTS1->>NE2BEG1 INT_R_X25Y11/INT_R.LOGIC_OUTS1->>NR1BEG1 INT_R_X25Y12/INT_R.NR1END1->>EE2BEG1 INT_R_X25Y12/INT_R.NR1END1->>IMUX10 INT_R_X25Y13/INT_R.NW2END1->>IMUX10 INT_R_X25Y13/INT_R.NW2END1->>IMUX18 INT_R_X27Y12/INT_R.EE2END1->>IMUX43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

r_reg[iforce][1]__0[11] - 
wires: CLBLL_R_X25Y10/CLBLL_IMUX25 CLBLL_R_X25Y10/CLBLL_L_B5 CLBLL_R_X25Y12/CLBLL_EE2BEG0 CLBLL_R_X25Y12/CLBLL_IMUX1 CLBLL_R_X25Y12/CLBLL_LL_A3 CLBLL_R_X25Y12/CLBLL_LL_AQ CLBLL_R_X25Y12/CLBLL_LOGIC_OUTS4 CLBLL_R_X27Y12/CLBLL_IMUX45 CLBLL_R_X27Y12/CLBLL_LL_D2 CLBLM_L_X24Y11/CLBLM_IMUX7 CLBLM_L_X24Y11/CLBLM_M_A1 CLBLM_L_X24Y12/CLBLM_IMUX8 CLBLM_L_X24Y12/CLBLM_M_A5 CLBLM_L_X26Y12/CLBLM_EE2BEG0 INT_L_X24Y11/IMUX_L7 INT_L_X24Y11/WL1END3 INT_L_X24Y12/IMUX_L8 INT_L_X24Y12/WL1END_N1_3 INT_L_X26Y12/EE2A0 INT_R_X25Y10/IMUX25 INT_R_X25Y10/SS2END0 INT_R_X25Y11/SS2A0 INT_R_X25Y11/WL1BEG3 INT_R_X25Y12/EE2BEG0 INT_R_X25Y12/IMUX1 INT_R_X25Y12/LOGIC_OUTS4 INT_R_X25Y12/SS2BEG0 INT_R_X25Y12/WL1BEG_N3 INT_R_X27Y12/BYP_ALT0 INT_R_X27Y12/BYP_ALT5 INT_R_X27Y12/BYP_BOUNCE0 INT_R_X27Y12/BYP_BOUNCE5 INT_R_X27Y12/EE2END0 INT_R_X27Y12/IMUX45 
pips: CLBLL_R_X25Y10/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X25Y12/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X25Y12/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_R_X27Y12/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 CLBLM_L_X24Y11/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X24Y12/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X24Y11/INT_L.WL1END3->>IMUX_L7 INT_L_X24Y12/INT_L.WL1END_N1_3->>IMUX_L8 INT_R_X25Y10/INT_R.SS2END0->>IMUX25 INT_R_X25Y12/INT_R.LOGIC_OUTS4->>EE2BEG0 INT_R_X25Y12/INT_R.LOGIC_OUTS4->>IMUX1 INT_R_X25Y12/INT_R.LOGIC_OUTS4->>SS2BEG0 INT_R_X25Y12/INT_R.LOGIC_OUTS4->>WL1BEG_N3 INT_R_X27Y12/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X27Y12/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X27Y12/INT_R.BYP_BOUNCE0->>BYP_ALT5 INT_R_X27Y12/INT_R.BYP_BOUNCE5->>IMUX45 INT_R_X27Y12/INT_R.EE2END0->>BYP_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

apbo[prdata][12]_INST_0_i_6_n_0 - 
wires: CLBLL_R_X27Y12/CLBLL_IMUX40 CLBLL_R_X27Y12/CLBLL_LL_A CLBLL_R_X27Y12/CLBLL_LL_D1 CLBLL_R_X27Y12/CLBLL_LOGIC_OUTS12 INT_R_X27Y12/IMUX40 INT_R_X27Y12/LOGIC_OUTS12 
pips: CLBLL_R_X27Y12/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_R_X27Y12/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 INT_R_X27Y12/INT_R.LOGIC_OUTS12->>IMUX40 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_6_in[12] - 
wires: CLBLL_R_X23Y10/CLBLL_SW2A0 CLBLL_R_X23Y11/CLBLL_IMUX0 CLBLL_R_X23Y11/CLBLL_IMUX16 CLBLL_R_X23Y11/CLBLL_L_A3 CLBLL_R_X23Y11/CLBLL_L_B3 CLBLL_R_X25Y12/CLBLL_IMUX0 CLBLL_R_X25Y12/CLBLL_L_A3 CLBLL_R_X25Y13/CLBLL_IMUX0 CLBLL_R_X25Y13/CLBLL_IMUX32 CLBLL_R_X25Y13/CLBLL_IMUX8 CLBLL_R_X25Y13/CLBLL_LL_A5 CLBLL_R_X25Y13/CLBLL_LL_C1 CLBLL_R_X25Y13/CLBLL_L_A3 CLBLL_R_X25Y14/CLBLL_IMUX32 CLBLL_R_X25Y14/CLBLL_IMUX40 CLBLL_R_X25Y14/CLBLL_LL_C1 CLBLL_R_X25Y14/CLBLL_LL_D1 CLBLM_L_X24Y10/CLBLM_SW2A0 CLBLM_L_X24Y11/CLBLM_IMUX32 CLBLM_L_X24Y11/CLBLM_IMUX8 CLBLM_L_X24Y11/CLBLM_LOGIC_OUTS0 CLBLM_L_X24Y11/CLBLM_L_AQ CLBLM_L_X24Y11/CLBLM_M_A5 CLBLM_L_X24Y11/CLBLM_M_C1 CLBLM_L_X24Y12/CLBLM_IMUX2 CLBLM_L_X24Y12/CLBLM_IMUX33 CLBLM_L_X24Y12/CLBLM_L_C1 CLBLM_L_X24Y12/CLBLM_M_A2 INT_L_X24Y10/SW2A0 INT_L_X24Y11/IMUX_L32 INT_L_X24Y11/IMUX_L8 INT_L_X24Y11/LOGIC_OUTS_L0 INT_L_X24Y11/NE2BEG0 INT_L_X24Y11/SW2BEG0 INT_L_X24Y12/IMUX_L2 INT_L_X24Y12/IMUX_L33 INT_L_X24Y12/NE2A0 INT_L_X24Y12/WR1END1 INT_R_X23Y10/NL1BEG0 INT_R_X23Y10/NL1END_S3_0 INT_R_X23Y10/SW2END0 INT_R_X23Y11/IMUX0 INT_R_X23Y11/IMUX16 INT_R_X23Y11/NL1END0 INT_R_X25Y11/NE2END_S3_0 INT_R_X25Y12/IMUX0 INT_R_X25Y12/NE2END0 INT_R_X25Y12/NR1BEG0 INT_R_X25Y12/WR1BEG1 INT_R_X25Y13/IMUX0 INT_R_X25Y13/IMUX32 INT_R_X25Y13/IMUX8 INT_R_X25Y13/NR1BEG0 INT_R_X25Y13/NR1END0 INT_R_X25Y14/IMUX32 INT_R_X25Y14/IMUX40 INT_R_X25Y14/NR1END0 VBRK_X60Y11/VBRK_SW2A0 
pips: CLBLL_R_X23Y11/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X23Y11/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X25Y12/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X25Y13/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X25Y13/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X25Y13/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X25Y14/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X25Y14/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLM_L_X24Y11/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X24Y11/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X24Y11/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X24Y12/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X24Y12/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 INT_L_X24Y11/INT_L.LOGIC_OUTS_L0->>IMUX_L32 INT_L_X24Y11/INT_L.LOGIC_OUTS_L0->>IMUX_L8 INT_L_X24Y11/INT_L.LOGIC_OUTS_L0->>NE2BEG0 INT_L_X24Y11/INT_L.LOGIC_OUTS_L0->>SW2BEG0 INT_L_X24Y12/INT_L.WR1END1->>IMUX_L2 INT_L_X24Y12/INT_L.WR1END1->>IMUX_L33 INT_R_X23Y10/INT_R.SW2END0->>NL1BEG0 INT_R_X23Y11/INT_R.NL1END0->>IMUX0 INT_R_X23Y11/INT_R.NL1END0->>IMUX16 INT_R_X25Y12/INT_R.NE2END0->>IMUX0 INT_R_X25Y12/INT_R.NE2END0->>NR1BEG0 INT_R_X25Y12/INT_R.NE2END0->>WR1BEG1 INT_R_X25Y13/INT_R.NR1END0->>IMUX0 INT_R_X25Y13/INT_R.NR1END0->>IMUX32 INT_R_X25Y13/INT_R.NR1END0->>IMUX8 INT_R_X25Y13/INT_R.NR1END0->>NR1BEG0 INT_R_X25Y14/INT_R.NR1END0->>IMUX32 INT_R_X25Y14/INT_R.NR1END0->>IMUX40 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 19, 

p_5_in[12] - 
wires: CLBLL_R_X23Y11/CLBLL_IMUX14 CLBLL_R_X23Y11/CLBLL_IMUX3 CLBLL_R_X23Y11/CLBLL_L_A2 CLBLL_R_X23Y11/CLBLL_L_B1 CLBLL_R_X23Y11/CLBLL_SW2A1 CLBLL_R_X25Y10/CLBLL_IMUX37 CLBLL_R_X25Y10/CLBLL_LOGIC_OUTS1 CLBLL_R_X25Y10/CLBLL_L_BQ CLBLL_R_X25Y10/CLBLL_L_D4 CLBLL_R_X25Y12/CLBLL_IMUX3 CLBLL_R_X25Y12/CLBLL_L_A2 CLBLL_R_X25Y13/CLBLL_IMUX2 CLBLL_R_X25Y13/CLBLL_IMUX27 CLBLL_R_X25Y13/CLBLL_IMUX6 CLBLL_R_X25Y13/CLBLL_LL_A2 CLBLL_R_X25Y13/CLBLL_LL_B4 CLBLL_R_X25Y13/CLBLL_L_A1 CLBLM_L_X24Y11/CLBLM_IMUX2 CLBLM_L_X24Y11/CLBLM_M_A2 CLBLM_L_X24Y11/CLBLM_SW2A1 CLBLM_L_X24Y12/CLBLM_IMUX11 CLBLM_L_X24Y12/CLBLM_IMUX20 CLBLM_L_X24Y12/CLBLM_L_C2 CLBLM_L_X24Y12/CLBLM_M_A4 INT_L_X24Y11/IMUX_L2 INT_L_X24Y11/NE2BEG1 INT_L_X24Y11/NW2END1 INT_L_X24Y11/SW2A1 INT_L_X24Y12/IMUX_L11 INT_L_X24Y12/IMUX_L20 INT_L_X24Y12/NE2A1 INT_L_X24Y12/SR1END1 INT_L_X24Y12/SW2BEG1 INT_L_X24Y13/NW2END1 INT_L_X24Y13/SR1BEG1 INT_R_X23Y11/BYP_ALT4 INT_R_X23Y11/BYP_BOUNCE4 INT_R_X23Y11/IMUX14 INT_R_X23Y11/IMUX3 INT_R_X23Y11/SW2END1 INT_R_X25Y10/BYP_ALT5 INT_R_X25Y10/BYP_BOUNCE5 INT_R_X25Y10/IMUX37 INT_R_X25Y10/LOGIC_OUTS1 INT_R_X25Y10/NW2BEG1 INT_R_X25Y11/NW2A1 INT_R_X25Y12/IMUX3 INT_R_X25Y12/NE2END1 INT_R_X25Y12/NR1BEG1 INT_R_X25Y12/NW2BEG1 INT_R_X25Y13/GFAN1 INT_R_X25Y13/IMUX2 INT_R_X25Y13/IMUX27 INT_R_X25Y13/IMUX6 INT_R_X25Y13/NR1END1 INT_R_X25Y13/NW2A1 VBRK_X60Y12/VBRK_SW2A1 
pips: CLBLL_R_X23Y11/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X23Y11/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X25Y10/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_R_X25Y10/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLL_R_X25Y12/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X25Y13/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X25Y13/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X25Y13/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLM_L_X24Y11/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X24Y12/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X24Y12/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 INT_L_X24Y11/INT_L.NW2END1->>IMUX_L2 INT_L_X24Y11/INT_L.NW2END1->>NE2BEG1 INT_L_X24Y12/INT_L.SR1END1->>IMUX_L11 INT_L_X24Y12/INT_L.SR1END1->>IMUX_L20 INT_L_X24Y12/INT_L.SR1END1->>SW2BEG1 INT_L_X24Y13/INT_L.NW2END1->>SR1BEG1 INT_R_X23Y11/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X23Y11/INT_R.BYP_BOUNCE4->>IMUX14 INT_R_X23Y11/INT_R.SW2END1->>BYP_ALT4 INT_R_X23Y11/INT_R.SW2END1->>IMUX3 INT_R_X25Y10/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X25Y10/INT_R.BYP_BOUNCE5->>IMUX37 INT_R_X25Y10/INT_R.LOGIC_OUTS1->>BYP_ALT5 INT_R_X25Y10/INT_R.LOGIC_OUTS1->>NW2BEG1 INT_R_X25Y12/INT_R.NE2END1->>IMUX3 INT_R_X25Y12/INT_R.NE2END1->>NR1BEG1 INT_R_X25Y12/INT_R.NE2END1->>NW2BEG1 INT_R_X25Y13/INT_R.GFAN1->>IMUX6 INT_R_X25Y13/INT_R.NR1END1->>GFAN1 INT_R_X25Y13/INT_R.NR1END1->>IMUX2 INT_R_X25Y13/INT_R.NR1END1->>IMUX27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 19, 

r_reg[iforce][0]__0[11] - 
wires: CLBLL_R_X23Y11/CLBLL_IMUX26 CLBLL_R_X23Y11/CLBLL_IMUX9 CLBLL_R_X23Y11/CLBLL_L_A5 CLBLL_R_X23Y11/CLBLL_L_B4 CLBLL_R_X23Y11/CLBLL_NW2A1 CLBLL_R_X25Y10/CLBLL_IMUX13 CLBLL_R_X25Y10/CLBLL_IMUX30 CLBLL_R_X25Y10/CLBLL_LOGIC_OUTS0 CLBLL_R_X25Y10/CLBLL_L_AQ CLBLL_R_X25Y10/CLBLL_L_B6 CLBLL_R_X25Y10/CLBLL_L_C5 CLBLL_R_X25Y11/CLBLL_NE2A0 CLBLL_R_X27Y12/CLBLL_IMUX1 CLBLL_R_X27Y12/CLBLL_LL_A3 CLBLM_L_X24Y11/CLBLM_NW2A1 CLBLM_L_X24Y12/CLBLM_IMUX34 CLBLM_L_X24Y12/CLBLM_L_C6 CLBLM_L_X26Y11/CLBLM_NE2A0 INT_L_X24Y10/NN2BEG1 INT_L_X24Y10/NW2BEG1 INT_L_X24Y10/WR1END1 INT_L_X24Y11/NN2A1 INT_L_X24Y11/NW2A1 INT_L_X24Y12/IMUX_L34 INT_L_X24Y12/NN2END1 INT_L_X26Y10/NE2END_S3_0 INT_L_X26Y11/NE2BEG0 INT_L_X26Y11/NE2END0 INT_L_X26Y12/NE2A0 INT_R_X23Y11/IMUX26 INT_R_X23Y11/IMUX9 INT_R_X23Y11/NW2END1 INT_R_X25Y10/IMUX13 INT_R_X25Y10/IMUX30 INT_R_X25Y10/LOGIC_OUTS0 INT_R_X25Y10/NE2BEG0 INT_R_X25Y10/NL1BEG_N3 INT_R_X25Y10/WR1BEG1 INT_R_X25Y11/NE2A0 INT_R_X27Y11/NE2END_S3_0 INT_R_X27Y12/IMUX1 INT_R_X27Y12/NE2END0 VBRK_X60Y12/VBRK_NW2A1 
pips: CLBLL_R_X23Y11/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X23Y11/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X25Y10/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X25Y10/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X25Y10/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_R_X27Y12/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLM_L_X24Y12/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 INT_L_X24Y10/INT_L.WR1END1->>NN2BEG1 INT_L_X24Y10/INT_L.WR1END1->>NW2BEG1 INT_L_X24Y12/INT_L.NN2END1->>IMUX_L34 INT_L_X26Y11/INT_L.NE2END0->>NE2BEG0 INT_R_X23Y11/INT_R.NW2END1->>IMUX26 INT_R_X23Y11/INT_R.NW2END1->>IMUX9 INT_R_X25Y10/INT_R.LOGIC_OUTS0->>NE2BEG0 INT_R_X25Y10/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X25Y10/INT_R.LOGIC_OUTS0->>WR1BEG1 INT_R_X25Y10/INT_R.NL1BEG_N3->>IMUX13 INT_R_X25Y10/INT_R.NL1BEG_N3->>IMUX30 INT_R_X27Y12/INT_R.NE2END0->>IMUX1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

r_reg[imask][0]__0[11] - 
wires: CLBLL_R_X23Y11/CLBLL_IMUX10 CLBLL_R_X23Y11/CLBLL_IMUX25 CLBLL_R_X23Y11/CLBLL_L_A4 CLBLL_R_X23Y11/CLBLL_L_B5 CLBLL_R_X23Y11/CLBLL_WR1END1 CLBLM_L_X24Y11/CLBLM_LOGIC_OUTS4 CLBLM_L_X24Y11/CLBLM_M_AQ CLBLM_L_X24Y11/CLBLM_WR1END1 CLBLM_L_X24Y12/CLBLM_IMUX41 CLBLM_L_X24Y12/CLBLM_L_D1 INT_L_X24Y11/LOGIC_OUTS_L4 INT_L_X24Y11/NR1BEG0 INT_L_X24Y11/WR1BEG1 INT_L_X24Y12/IMUX_L41 INT_L_X24Y12/NR1END0 INT_R_X23Y11/IMUX10 INT_R_X23Y11/IMUX25 INT_R_X23Y11/WR1END1 VBRK_X60Y12/VBRK_WR1END1 
pips: CLBLL_R_X23Y11/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X23Y11/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLM_L_X24Y11/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_L_X24Y12/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 INT_L_X24Y11/INT_L.LOGIC_OUTS_L4->>NR1BEG0 INT_L_X24Y11/INT_L.LOGIC_OUTS_L4->>WR1BEG1 INT_L_X24Y12/INT_L.NR1END0->>IMUX_L41 INT_R_X23Y11/INT_R.WR1END1->>IMUX10 INT_R_X23Y11/INT_R.WR1END1->>IMUX25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

r_reg[imask][2]__0[11] - 
wires: CLBLL_R_X25Y13/CLBLL_IMUX1 CLBLL_R_X25Y13/CLBLL_IMUX17 CLBLL_R_X25Y13/CLBLL_LL_A3 CLBLL_R_X25Y13/CLBLL_LL_AQ CLBLL_R_X25Y13/CLBLL_LL_B3 CLBLL_R_X25Y13/CLBLL_LOGIC_OUTS4 CLBLM_L_X24Y12/CLBLM_IMUX46 CLBLM_L_X24Y12/CLBLM_L_D5 INT_L_X24Y12/IMUX_L46 INT_L_X24Y12/WL1END3 INT_L_X24Y13/WL1END_N1_3 INT_R_X25Y12/WL1BEG3 INT_R_X25Y13/IMUX1 INT_R_X25Y13/IMUX17 INT_R_X25Y13/LOGIC_OUTS4 INT_R_X25Y13/WL1BEG_N3 
pips: CLBLL_R_X25Y13/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X25Y13/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X25Y13/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_L_X24Y12/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 INT_L_X24Y12/INT_L.WL1END3->>IMUX_L46 INT_R_X25Y13/INT_R.LOGIC_OUTS4->>IMUX1 INT_R_X25Y13/INT_R.LOGIC_OUTS4->>IMUX17 INT_R_X25Y13/INT_R.LOGIC_OUTS4->>WL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_reg[iforce][2]__0[11] - 
wires: CLBLL_R_X25Y11/CLBLL_IMUX10 CLBLL_R_X25Y11/CLBLL_IMUX42 CLBLL_R_X25Y11/CLBLL_LOGIC_OUTS0 CLBLL_R_X25Y11/CLBLL_L_A4 CLBLL_R_X25Y11/CLBLL_L_AQ CLBLL_R_X25Y11/CLBLL_L_D6 CLBLL_R_X25Y13/CLBLL_EE2BEG0 CLBLL_R_X25Y13/CLBLL_IMUX11 CLBLL_R_X25Y13/CLBLL_IMUX24 CLBLL_R_X25Y13/CLBLL_LL_A4 CLBLL_R_X25Y13/CLBLL_LL_B5 CLBLL_R_X27Y12/CLBLL_IMUX8 CLBLL_R_X27Y12/CLBLL_LL_A5 CLBLM_L_X26Y13/CLBLM_EE2BEG0 INT_L_X26Y13/EE2A0 INT_R_X25Y11/BYP_ALT0 INT_R_X25Y11/BYP_BOUNCE0 INT_R_X25Y11/IMUX10 INT_R_X25Y11/IMUX42 INT_R_X25Y11/LOGIC_OUTS0 INT_R_X25Y11/NN2BEG0 INT_R_X25Y12/BYP_ALT7 INT_R_X25Y12/BYP_BOUNCE7 INT_R_X25Y12/NN2A0 INT_R_X25Y12/NN2END_S2_0 INT_R_X25Y13/BYP_BOUNCE_N3_7 INT_R_X25Y13/EE2BEG0 INT_R_X25Y13/IMUX11 INT_R_X25Y13/IMUX24 INT_R_X25Y13/NN2END0 INT_R_X27Y12/IMUX8 INT_R_X27Y12/SL1END0 INT_R_X27Y13/EE2END0 INT_R_X27Y13/SL1BEG0 
pips: CLBLL_R_X25Y11/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X25Y11/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_R_X25Y11/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_R_X25Y13/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X25Y13/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X27Y12/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 INT_R_X25Y11/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X25Y11/INT_R.BYP_BOUNCE0->>IMUX10 INT_R_X25Y11/INT_R.BYP_BOUNCE0->>IMUX42 INT_R_X25Y11/INT_R.LOGIC_OUTS0->>BYP_ALT0 INT_R_X25Y11/INT_R.LOGIC_OUTS0->>NN2BEG0 INT_R_X25Y12/INT_R.BYP_ALT7->>BYP_BOUNCE7 INT_R_X25Y12/INT_R.NN2END_S2_0->>BYP_ALT7 INT_R_X25Y13/INT_R.BYP_BOUNCE_N3_7->>IMUX11 INT_R_X25Y13/INT_R.NN2END0->>EE2BEG0 INT_R_X25Y13/INT_R.NN2END0->>IMUX24 INT_R_X27Y12/INT_R.SL1END0->>IMUX8 INT_R_X27Y13/INT_R.EE2END0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

apbo[prdata][13]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbo[prdata][13]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbo[prdata][13]_INST_0_i_3_n_0 - 
wires: CLBLM_L_X26Y12/CLBLM_IMUX15 CLBLM_L_X26Y12/CLBLM_LOGIC_OUTS15 CLBLM_L_X26Y12/CLBLM_M_B1 CLBLM_L_X26Y12/CLBLM_M_D INT_L_X26Y12/IMUX_L15 INT_L_X26Y12/LOGIC_OUTS_L15 
pips: CLBLM_L_X26Y12/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X26Y12/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X26Y12/INT_L.LOGIC_OUTS_L15->>IMUX_L15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in8_in - 
wires: CLBLL_R_X27Y11/CLBLL_IMUX11 CLBLL_R_X27Y11/CLBLL_IMUX27 CLBLL_R_X27Y11/CLBLL_LL_A4 CLBLL_R_X27Y11/CLBLL_LL_B4 CLBLM_L_X26Y12/CLBLM_IMUX27 CLBLM_L_X26Y12/CLBLM_M_B4 CLBLM_L_X26Y13/CLBLM_LOGIC_OUTS5 CLBLM_L_X26Y13/CLBLM_M_BQ INT_L_X26Y11/SE2A1 INT_L_X26Y12/IMUX_L27 INT_L_X26Y12/SE2BEG1 INT_L_X26Y12/SL1END1 INT_L_X26Y13/LOGIC_OUTS_L5 INT_L_X26Y13/SL1BEG1 INT_R_X27Y11/IMUX11 INT_R_X27Y11/IMUX27 INT_R_X27Y11/SE2END1 
pips: CLBLL_R_X27Y11/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X27Y11/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLM_L_X26Y12/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X26Y13/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X26Y12/INT_L.SL1END1->>IMUX_L27 INT_L_X26Y12/INT_L.SL1END1->>SE2BEG1 INT_L_X26Y13/INT_L.LOGIC_OUTS_L5->>SL1BEG1 INT_R_X27Y11/INT_R.SE2END1->>IMUX11 INT_R_X27Y11/INT_R.SE2END1->>IMUX27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

apbo[prdata][13]_INST_0_i_4_n_0 - 
wires: CLBLM_L_X26Y12/CLBLM_IMUX17 CLBLM_L_X26Y12/CLBLM_M_B3 CLBLM_L_X26Y13/CLBLM_LOGIC_OUTS9 CLBLM_L_X26Y13/CLBLM_L_B INT_L_X26Y12/FAN_ALT5 INT_L_X26Y12/FAN_BOUNCE5 INT_L_X26Y12/IMUX_L17 INT_L_X26Y12/SR1END2 INT_L_X26Y13/LOGIC_OUTS_L9 INT_L_X26Y13/SR1BEG2 
pips: CLBLM_L_X26Y12/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X26Y13/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X26Y12/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X26Y12/INT_L.FAN_BOUNCE5->>IMUX_L17 INT_L_X26Y12/INT_L.SR1END2->>FAN_ALT5 INT_L_X26Y13/INT_L.LOGIC_OUTS_L9->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbo[prdata][13]_INST_0_i_5_n_0 - 
wires: CLBLL_R_X27Y11/CLBLL_LOGIC_OUTS10 CLBLL_R_X27Y11/CLBLL_L_C CLBLM_L_X26Y12/CLBLM_IMUX4 CLBLM_L_X26Y12/CLBLM_M_A6 INT_L_X26Y12/IMUX_L4 INT_L_X26Y12/NW2END2 INT_R_X27Y11/LOGIC_OUTS10 INT_R_X27Y11/NW2BEG2 INT_R_X27Y12/NW2A2 
pips: CLBLL_R_X27Y11/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLM_L_X26Y12/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X26Y12/INT_L.NW2END2->>IMUX_L4 INT_R_X27Y11/INT_R.LOGIC_OUTS10->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[imask][1]__0[12] - 
wires: CLBLL_R_X25Y12/CLBLL_LOGIC_OUTS0 CLBLL_R_X25Y12/CLBLL_L_AQ CLBLL_R_X25Y12/CLBLL_WW2A0 CLBLL_R_X25Y13/CLBLL_NE2A0 CLBLM_L_X24Y12/CLBLM_IMUX17 CLBLM_L_X24Y12/CLBLM_M_B3 CLBLM_L_X26Y12/CLBLM_IMUX31 CLBLM_L_X26Y12/CLBLM_IMUX8 CLBLM_L_X26Y12/CLBLM_M_A5 CLBLM_L_X26Y12/CLBLM_M_C5 CLBLM_L_X26Y12/CLBLM_WW2A0 CLBLM_L_X26Y13/CLBLM_NE2A0 INT_L_X24Y12/IMUX_L17 INT_L_X24Y12/WW2END0 INT_L_X26Y12/IMUX_L31 INT_L_X26Y12/IMUX_L8 INT_L_X26Y12/NE2END_S3_0 INT_L_X26Y12/SL1END0 INT_L_X26Y12/WW2BEG0 INT_L_X26Y13/NE2END0 INT_L_X26Y13/SL1BEG0 INT_R_X25Y12/LOGIC_OUTS0 INT_R_X25Y12/NE2BEG0 INT_R_X25Y12/WW2A0 INT_R_X25Y13/NE2A0 
pips: CLBLL_R_X25Y12/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_L_X24Y12/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X26Y12/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X26Y12/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X24Y12/INT_L.WW2END0->>IMUX_L17 INT_L_X26Y12/INT_L.NE2END_S3_0->>IMUX_L31 INT_L_X26Y12/INT_L.SL1END0->>IMUX_L8 INT_L_X26Y12/INT_L.SL1END0->>WW2BEG0 INT_L_X26Y13/INT_L.NE2END0->>SL1BEG0 INT_R_X25Y12/INT_R.LOGIC_OUTS0->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_reg[imask][3]__0[12] - 
wires: CLBLL_R_X25Y12/CLBLL_IMUX33 CLBLL_R_X25Y12/CLBLL_L_C1 CLBLL_R_X25Y12/CLBLL_WL1END0 CLBLM_L_X26Y12/CLBLM_IMUX2 CLBLM_L_X26Y12/CLBLM_LOGIC_OUTS5 CLBLM_L_X26Y12/CLBLM_M_A2 CLBLM_L_X26Y12/CLBLM_M_BQ CLBLM_L_X26Y12/CLBLM_WL1END0 INT_L_X26Y12/IMUX_L2 INT_L_X26Y12/LOGIC_OUTS_L5 INT_L_X26Y12/WL1BEG0 INT_R_X25Y12/IMUX33 INT_R_X25Y12/WL1END0 
pips: CLBLL_R_X25Y12/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLM_L_X26Y12/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X26Y12/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X26Y12/INT_L.LOGIC_OUTS_L5->>IMUX_L2 INT_L_X26Y12/INT_L.LOGIC_OUTS_L5->>WL1BEG0 INT_R_X25Y12/INT_R.WL1END0->>IMUX33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r_reg[iforce][3]__0[12] - 
wires: CLBLL_R_X25Y11/CLBLL_IMUX15 CLBLL_R_X25Y11/CLBLL_LL_B1 CLBLL_R_X25Y12/CLBLL_ER1BEG3 CLBLL_R_X25Y12/CLBLL_IMUX21 CLBLL_R_X25Y12/CLBLL_IMUX29 CLBLL_R_X25Y12/CLBLL_LL_C2 CLBLL_R_X25Y12/CLBLL_LL_CQ CLBLL_R_X25Y12/CLBLL_LOGIC_OUTS6 CLBLL_R_X25Y12/CLBLL_L_C4 CLBLM_L_X26Y12/CLBLM_ER1BEG3 CLBLM_L_X26Y12/CLBLM_IMUX47 CLBLM_L_X26Y12/CLBLM_M_D5 INT_L_X26Y12/ER1END3 INT_L_X26Y12/IMUX_L47 INT_L_X26Y13/ER1END_N3_3 INT_R_X25Y11/IMUX15 INT_R_X25Y11/SR1END3 INT_R_X25Y12/ER1BEG3 INT_R_X25Y12/IMUX21 INT_R_X25Y12/IMUX29 INT_R_X25Y12/LOGIC_OUTS6 INT_R_X25Y12/SR1BEG3 INT_R_X25Y12/SR1END_N3_3 
pips: CLBLL_R_X25Y11/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X25Y12/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X25Y12/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X25Y12/CLBLL_R.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLM_L_X26Y12/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 INT_L_X26Y12/INT_L.ER1END3->>IMUX_L47 INT_R_X25Y11/INT_R.SR1END3->>IMUX15 INT_R_X25Y12/INT_R.LOGIC_OUTS6->>ER1BEG3 INT_R_X25Y12/INT_R.LOGIC_OUTS6->>IMUX21 INT_R_X25Y12/INT_R.LOGIC_OUTS6->>IMUX29 INT_R_X25Y12/INT_R.LOGIC_OUTS6->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

r_reg[iforce][1]__0[12] - 
wires: CLBLL_R_X25Y11/CLBLL_IMUX21 CLBLL_R_X25Y11/CLBLL_L_C4 CLBLL_R_X25Y12/CLBLL_ER1BEG2 CLBLL_R_X25Y12/CLBLL_IMUX18 CLBLL_R_X25Y12/CLBLL_LL_B2 CLBLL_R_X25Y12/CLBLL_LL_BQ CLBLL_R_X25Y12/CLBLL_LOGIC_OUTS5 CLBLM_L_X24Y12/CLBLM_IMUX24 CLBLM_L_X24Y12/CLBLM_M_B5 CLBLM_L_X26Y12/CLBLM_ER1BEG2 CLBLM_L_X26Y12/CLBLM_IMUX22 CLBLM_L_X26Y12/CLBLM_IMUX44 CLBLM_L_X26Y12/CLBLM_M_C3 CLBLM_L_X26Y12/CLBLM_M_D4 INT_L_X24Y12/IMUX_L24 INT_L_X24Y12/WL1END0 INT_L_X26Y12/ER1END2 INT_L_X26Y12/IMUX_L22 INT_L_X26Y12/IMUX_L44 INT_R_X25Y11/IMUX21 INT_R_X25Y11/SR1END2 INT_R_X25Y12/ER1BEG2 INT_R_X25Y12/IMUX18 INT_R_X25Y12/LOGIC_OUTS5 INT_R_X25Y12/SR1BEG2 INT_R_X25Y12/WL1BEG0 
pips: CLBLL_R_X25Y11/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X25Y12/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X25Y12/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_L_X24Y12/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X26Y12/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X26Y12/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X24Y12/INT_L.WL1END0->>IMUX_L24 INT_L_X26Y12/INT_L.ER1END2->>IMUX_L22 INT_L_X26Y12/INT_L.ER1END2->>IMUX_L44 INT_R_X25Y11/INT_R.SR1END2->>IMUX21 INT_R_X25Y12/INT_R.LOGIC_OUTS5->>ER1BEG2 INT_R_X25Y12/INT_R.LOGIC_OUTS5->>IMUX18 INT_R_X25Y12/INT_R.LOGIC_OUTS5->>SR1BEG2 INT_R_X25Y12/INT_R.LOGIC_OUTS5->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

apbo[prdata][13]_INST_0_i_6_n_0 - 
wires: CLBLM_L_X26Y12/CLBLM_IMUX38 CLBLM_L_X26Y12/CLBLM_LOGIC_OUTS11 CLBLM_L_X26Y12/CLBLM_L_D CLBLM_L_X26Y12/CLBLM_M_D3 INT_L_X26Y12/IMUX_L38 INT_L_X26Y12/LOGIC_OUTS_L11 
pips: CLBLM_L_X26Y12/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X26Y12/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X26Y12/INT_L.LOGIC_OUTS_L11->>IMUX_L38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_6_in[13] - 
wires: CLBLL_R_X25Y11/CLBLL_EL1BEG0 CLBLL_R_X25Y11/CLBLL_LL_BQ CLBLL_R_X25Y11/CLBLL_LOGIC_OUTS5 CLBLL_R_X25Y12/CLBLL_IMUX23 CLBLL_R_X25Y12/CLBLL_L_C3 CLBLL_R_X25Y13/CLBLL_EL1BEG0 CLBLL_R_X25Y13/CLBLL_NE2A3 CLBLM_L_X24Y12/CLBLM_IMUX18 CLBLM_L_X24Y12/CLBLM_M_B2 CLBLM_L_X24Y13/CLBLM_IMUX20 CLBLM_L_X24Y13/CLBLM_IMUX40 CLBLM_L_X24Y13/CLBLM_L_C2 CLBLM_L_X24Y13/CLBLM_M_D1 CLBLM_L_X26Y11/CLBLM_EL1BEG0 CLBLM_L_X26Y11/CLBLM_IMUX17 CLBLM_L_X26Y11/CLBLM_M_B3 CLBLM_L_X26Y13/CLBLM_EL1BEG0 CLBLM_L_X26Y13/CLBLM_IMUX16 CLBLM_L_X26Y13/CLBLM_IMUX6 CLBLM_L_X26Y13/CLBLM_L_A1 CLBLM_L_X26Y13/CLBLM_L_B3 CLBLM_L_X26Y13/CLBLM_NE2A3 INT_L_X24Y12/EL1BEG3 INT_L_X24Y12/IMUX_L18 INT_L_X24Y12/NL1BEG0 INT_L_X24Y12/NL1END_S3_0 INT_L_X24Y12/NW2END1 INT_L_X24Y13/EL1BEG_N3 INT_L_X24Y13/IMUX_L20 INT_L_X24Y13/IMUX_L40 INT_L_X24Y13/NL1END0 INT_L_X24Y13/WR1END2 INT_L_X26Y10/EL1END_S3_0 INT_L_X26Y11/EL1END0 INT_L_X26Y11/IMUX_L17 INT_L_X26Y12/EL1END_S3_0 INT_L_X26Y13/EL1END0 INT_L_X26Y13/IMUX_L16 INT_L_X26Y13/IMUX_L6 INT_L_X26Y13/NE2END3 INT_R_X25Y11/EL1BEG0 INT_R_X25Y11/LOGIC_OUTS5 INT_R_X25Y11/NN2BEG1 INT_R_X25Y11/NW2BEG1 INT_R_X25Y12/EL1END3 INT_R_X25Y12/IMUX23 INT_R_X25Y12/NE2BEG3 INT_R_X25Y12/NN2A1 INT_R_X25Y12/NW2A1 INT_R_X25Y13/EL1BEG0 INT_R_X25Y13/NE2A3 INT_R_X25Y13/NN2END1 INT_R_X25Y13/WR1BEG2 
pips: CLBLL_R_X25Y11/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLL_R_X25Y12/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLM_L_X24Y12/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X24Y13/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X24Y13/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X26Y11/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X26Y13/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X26Y13/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X24Y12/INT_L.NW2END1->>IMUX_L18 INT_L_X24Y12/INT_L.NW2END1->>NL1BEG0 INT_L_X24Y13/INT_L.NL1END0->>EL1BEG_N3 INT_L_X24Y13/INT_L.NL1END0->>IMUX_L40 INT_L_X24Y13/INT_L.WR1END2->>IMUX_L20 INT_L_X26Y11/INT_L.EL1END0->>IMUX_L17 INT_L_X26Y13/INT_L.EL1END0->>IMUX_L16 INT_L_X26Y13/INT_L.NE2END3->>IMUX_L6 INT_R_X25Y11/INT_R.LOGIC_OUTS5->>EL1BEG0 INT_R_X25Y11/INT_R.LOGIC_OUTS5->>NN2BEG1 INT_R_X25Y11/INT_R.LOGIC_OUTS5->>NW2BEG1 INT_R_X25Y12/INT_R.EL1END3->>IMUX23 INT_R_X25Y12/INT_R.EL1END3->>NE2BEG3 INT_R_X25Y13/INT_R.NN2END1->>EL1BEG0 INT_R_X25Y13/INT_R.NN2END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 12, 

p_5_in[13] - 
wires: CLBLL_R_X25Y11/CLBLL_ER1BEG3 CLBLL_R_X25Y11/CLBLL_LOGIC_OUTS2 CLBLL_R_X25Y11/CLBLL_L_CQ CLBLL_R_X25Y12/CLBLL_IMUX30 CLBLL_R_X25Y12/CLBLL_L_C5 CLBLL_R_X25Y12/CLBLL_NE2A2 CLBLL_R_X27Y11/CLBLL_IMUX4 CLBLL_R_X27Y11/CLBLL_LL_A6 CLBLM_L_X24Y12/CLBLM_IMUX27 CLBLM_L_X24Y12/CLBLM_M_B4 CLBLM_L_X26Y11/CLBLM_ER1BEG3 CLBLM_L_X26Y11/CLBLM_IMUX15 CLBLM_L_X26Y11/CLBLM_M_B1 CLBLM_L_X26Y12/CLBLM_IMUX28 CLBLM_L_X26Y12/CLBLM_M_C4 CLBLM_L_X26Y12/CLBLM_NE2A2 CLBLM_L_X26Y13/CLBLM_IMUX10 CLBLM_L_X26Y13/CLBLM_IMUX25 CLBLM_L_X26Y13/CLBLM_L_A4 CLBLM_L_X26Y13/CLBLM_L_B5 INT_L_X24Y12/IMUX_L27 INT_L_X24Y12/NW2END2 INT_L_X26Y11/EL1BEG2 INT_L_X26Y11/ER1END3 INT_L_X26Y11/IMUX_L15 INT_L_X26Y12/ER1END_N3_3 INT_L_X26Y12/IMUX_L28 INT_L_X26Y12/NE2END2 INT_L_X26Y12/NL1BEG1 INT_L_X26Y13/IMUX_L10 INT_L_X26Y13/IMUX_L25 INT_L_X26Y13/NL1END1 INT_R_X25Y11/ER1BEG3 INT_R_X25Y11/LOGIC_OUTS2 INT_R_X25Y11/NE2BEG2 INT_R_X25Y11/NL1BEG1 INT_R_X25Y11/NW2BEG2 INT_R_X25Y12/BYP_ALT4 INT_R_X25Y12/BYP_BOUNCE4 INT_R_X25Y12/IMUX30 INT_R_X25Y12/NE2A2 INT_R_X25Y12/NL1END1 INT_R_X25Y12/NW2A2 INT_R_X27Y11/EL1END2 INT_R_X27Y11/IMUX4 
pips: CLBLL_R_X25Y11/CLBLL_R.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLL_R_X25Y12/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X27Y11/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLM_L_X24Y12/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X26Y11/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X26Y12/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X26Y13/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X26Y13/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 INT_L_X24Y12/INT_L.NW2END2->>IMUX_L27 INT_L_X26Y11/INT_L.ER1END3->>EL1BEG2 INT_L_X26Y11/INT_L.ER1END3->>IMUX_L15 INT_L_X26Y12/INT_L.NE2END2->>IMUX_L28 INT_L_X26Y12/INT_L.NE2END2->>NL1BEG1 INT_L_X26Y13/INT_L.NL1END1->>IMUX_L10 INT_L_X26Y13/INT_L.NL1END1->>IMUX_L25 INT_R_X25Y11/INT_R.LOGIC_OUTS2->>ER1BEG3 INT_R_X25Y11/INT_R.LOGIC_OUTS2->>NE2BEG2 INT_R_X25Y11/INT_R.LOGIC_OUTS2->>NL1BEG1 INT_R_X25Y11/INT_R.LOGIC_OUTS2->>NW2BEG2 INT_R_X25Y12/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X25Y12/INT_R.BYP_BOUNCE4->>IMUX30 INT_R_X25Y12/INT_R.NL1END1->>BYP_ALT4 INT_R_X27Y11/INT_R.EL1END2->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 13, 

r_reg[iforce][0]__0[12] - 
wires: CLBLL_R_X25Y11/CLBLL_IMUX30 CLBLL_R_X25Y11/CLBLL_L_C5 CLBLL_R_X25Y12/CLBLL_NE2A3 CLBLL_R_X25Y9/CLBLL_IMUX21 CLBLL_R_X25Y9/CLBLL_LOGIC_OUTS0 CLBLL_R_X25Y9/CLBLL_L_AQ CLBLL_R_X25Y9/CLBLL_L_C4 CLBLM_L_X26Y11/CLBLM_IMUX18 CLBLM_L_X26Y11/CLBLM_M_B2 CLBLM_L_X26Y12/CLBLM_IMUX37 CLBLM_L_X26Y12/CLBLM_L_D4 CLBLM_L_X26Y12/CLBLM_NE2A3 CLBLM_L_X26Y13/CLBLM_IMUX19 CLBLM_L_X26Y13/CLBLM_L_B2 INT_L_X26Y11/FAN_ALT1 INT_L_X26Y11/FAN_BOUNCE1 INT_L_X26Y11/IMUX_L18 INT_L_X26Y11/SL1END3 INT_L_X26Y12/IMUX_L37 INT_L_X26Y12/NE2END3 INT_L_X26Y12/NL1BEG2 INT_L_X26Y12/SL1BEG3 INT_L_X26Y13/IMUX_L19 INT_L_X26Y13/NL1END2 INT_R_X25Y10/NN2A3 INT_R_X25Y11/IMUX30 INT_R_X25Y11/NE2BEG3 INT_R_X25Y11/NN2END3 INT_R_X25Y12/NE2A3 INT_R_X25Y9/IMUX21 INT_R_X25Y9/LOGIC_OUTS0 INT_R_X25Y9/NL1BEG_N3 INT_R_X25Y9/NN2BEG3 
pips: CLBLL_R_X25Y11/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X25Y9/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X25Y9/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_L_X26Y11/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X26Y12/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X26Y13/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 INT_L_X26Y11/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X26Y11/INT_L.FAN_BOUNCE1->>IMUX_L18 INT_L_X26Y11/INT_L.SL1END3->>FAN_ALT1 INT_L_X26Y12/INT_L.NE2END3->>IMUX_L37 INT_L_X26Y12/INT_L.NE2END3->>NL1BEG2 INT_L_X26Y12/INT_L.NE2END3->>SL1BEG3 INT_L_X26Y13/INT_L.NL1END2->>IMUX_L19 INT_R_X25Y11/INT_R.NN2END3->>IMUX30 INT_R_X25Y11/INT_R.NN2END3->>NE2BEG3 INT_R_X25Y9/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X25Y9/INT_R.NL1BEG_N3->>IMUX21 INT_R_X25Y9/INT_R.NL1BEG_N3->>NN2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

r_reg[imask][0]__0[12] - 
wires: CLBLL_R_X27Y11/CLBLL_IMUX21 CLBLL_R_X27Y11/CLBLL_L_C4 CLBLM_L_X26Y11/CLBLM_IMUX27 CLBLM_L_X26Y11/CLBLM_LOGIC_OUTS1 CLBLM_L_X26Y11/CLBLM_L_BQ CLBLM_L_X26Y11/CLBLM_M_B4 INT_L_X26Y11/ER1BEG2 INT_L_X26Y11/IMUX_L27 INT_L_X26Y11/LOGIC_OUTS_L1 INT_R_X27Y11/ER1END2 INT_R_X27Y11/IMUX21 
pips: CLBLL_R_X27Y11/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLM_L_X26Y11/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X26Y11/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X26Y11/INT_L.LOGIC_OUTS_L1->>ER1BEG2 INT_L_X26Y11/INT_L.LOGIC_OUTS_L1->>IMUX_L27 INT_R_X27Y11/INT_R.ER1END2->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r_reg[imask][2]__0[12] - 
wires: CLBLL_R_X27Y11/CLBLL_IMUX20 CLBLL_R_X27Y11/CLBLL_L_C2 CLBLL_R_X27Y12/CLBLL_LL_AQ CLBLL_R_X27Y12/CLBLL_LOGIC_OUTS4 CLBLM_L_X26Y12/CLBLM_IMUX29 CLBLM_L_X26Y12/CLBLM_M_C2 CLBLM_L_X26Y13/CLBLM_IMUX0 CLBLM_L_X26Y13/CLBLM_L_A3 INT_L_X26Y12/FAN_ALT3 INT_L_X26Y12/FAN_BOUNCE3 INT_L_X26Y12/IMUX_L29 INT_L_X26Y12/NW2END_S0_0 INT_L_X26Y13/IMUX_L0 INT_L_X26Y13/NW2END0 INT_R_X27Y11/IMUX20 INT_R_X27Y11/SR1END1 INT_R_X27Y12/LOGIC_OUTS4 INT_R_X27Y12/NW2BEG0 INT_R_X27Y12/SR1BEG1 INT_R_X27Y13/NW2A0 
pips: CLBLL_R_X27Y11/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X27Y12/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_L_X26Y12/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X26Y13/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 INT_L_X26Y12/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X26Y12/INT_L.FAN_BOUNCE3->>IMUX_L29 INT_L_X26Y12/INT_L.NW2END_S0_0->>FAN_ALT3 INT_L_X26Y13/INT_L.NW2END0->>IMUX_L0 INT_R_X27Y11/INT_R.SR1END1->>IMUX20 INT_R_X27Y12/INT_R.LOGIC_OUTS4->>NW2BEG0 INT_R_X27Y12/INT_R.LOGIC_OUTS4->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_reg[iforce][2]__0[12] - 
wires: CLBLL_R_X25Y10/CLBLL_IMUX1 CLBLL_R_X25Y10/CLBLL_LL_A3 CLBLL_R_X25Y10/CLBLL_LL_AQ CLBLL_R_X25Y10/CLBLL_LOGIC_OUTS4 CLBLL_R_X25Y10/CLBLL_NE4BEG0 CLBLL_R_X25Y11/CLBLL_IMUX24 CLBLL_R_X25Y11/CLBLL_LL_B5 CLBLL_R_X25Y11/CLBLL_SW2A0 CLBLL_R_X25Y13/CLBLL_ER1BEG1 CLBLL_R_X25Y13/CLBLL_WW2END0 CLBLM_L_X26Y10/CLBLM_NE4BEG0 CLBLM_L_X26Y11/CLBLM_SW2A0 CLBLM_L_X26Y12/CLBLM_IMUX32 CLBLM_L_X26Y12/CLBLM_IMUX41 CLBLM_L_X26Y12/CLBLM_L_D1 CLBLM_L_X26Y12/CLBLM_M_C1 CLBLM_L_X26Y13/CLBLM_ER1BEG1 CLBLM_L_X26Y13/CLBLM_IMUX3 CLBLM_L_X26Y13/CLBLM_L_A2 CLBLM_L_X26Y13/CLBLM_WW2END0 INT_L_X26Y10/NE6A0 INT_L_X26Y11/NE6B0 INT_L_X26Y11/SW2A0 INT_L_X26Y12/IMUX_L32 INT_L_X26Y12/IMUX_L41 INT_L_X26Y12/NE6C0 INT_L_X26Y12/SW2BEG0 INT_L_X26Y12/SW2END0 INT_L_X26Y13/ER1END1 INT_L_X26Y13/IMUX_L3 INT_L_X26Y13/NE6D0 INT_L_X26Y13/WW2A0 INT_L_X26Y14/NE6E0 INT_R_X25Y10/IMUX1 INT_R_X25Y10/LOGIC_OUTS4 INT_R_X25Y10/NE6BEG0 INT_R_X25Y11/IMUX24 INT_R_X25Y11/SW2END0 INT_R_X25Y13/ER1BEG1 INT_R_X25Y13/WW2END0 INT_R_X27Y12/SW2A0 INT_R_X27Y13/SL1END0 INT_R_X27Y13/SW2BEG0 INT_R_X27Y13/WW2BEG0 INT_R_X27Y14/NE6END0 INT_R_X27Y14/SL1BEG0 
pips: CLBLL_R_X25Y10/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X25Y10/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_R_X25Y11/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLM_L_X26Y12/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X26Y12/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X26Y13/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 INT_L_X26Y12/INT_L.SW2END0->>IMUX_L32 INT_L_X26Y12/INT_L.SW2END0->>IMUX_L41 INT_L_X26Y12/INT_L.SW2END0->>SW2BEG0 INT_L_X26Y13/INT_L.ER1END1->>IMUX_L3 INT_R_X25Y10/INT_R.LOGIC_OUTS4->>IMUX1 INT_R_X25Y10/INT_R.LOGIC_OUTS4->>NE6BEG0 INT_R_X25Y11/INT_R.SW2END0->>IMUX24 INT_R_X25Y13/INT_R.WW2END0->>ER1BEG1 INT_R_X27Y13/INT_R.SL1END0->>SW2BEG0 INT_R_X27Y13/INT_R.SL1END0->>WW2BEG0 INT_R_X27Y14/INT_R.NE6END0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

apbo[prdata][14]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbo[prdata][14]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbo[prdata][14]_INST_0_i_3_n_0 - 
wires: CLBLL_R_X27Y10/CLBLL_LL_B CLBLL_R_X27Y10/CLBLL_LOGIC_OUTS13 CLBLM_L_X26Y12/CLBLM_IMUX16 CLBLM_L_X26Y12/CLBLM_L_B3 INT_L_X26Y11/NL1BEG0 INT_L_X26Y11/NL1END_S3_0 INT_L_X26Y11/NW2END1 INT_L_X26Y12/IMUX_L16 INT_L_X26Y12/NL1END0 INT_R_X27Y10/LOGIC_OUTS13 INT_R_X27Y10/NW2BEG1 INT_R_X27Y11/NW2A1 
pips: CLBLL_R_X27Y10/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLM_L_X26Y12/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 INT_L_X26Y11/INT_L.NW2END1->>NL1BEG0 INT_L_X26Y12/INT_L.NL1END0->>IMUX_L16 INT_R_X27Y10/INT_R.LOGIC_OUTS13->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in6_in - 
wires: CLBLL_R_X27Y10/CLBLL_IMUX40 CLBLL_R_X27Y10/CLBLL_LL_D1 CLBLL_R_X27Y10/CLBLL_LOGIC_OUTS0 CLBLL_R_X27Y10/CLBLL_L_AQ CLBLL_R_X27Y11/CLBLL_IMUX39 CLBLL_R_X27Y11/CLBLL_L_D3 CLBLM_L_X26Y12/CLBLM_IMUX26 CLBLM_L_X26Y12/CLBLM_L_B4 INT_L_X26Y12/IMUX_L26 INT_L_X26Y12/WR1END1 INT_R_X27Y10/IMUX40 INT_R_X27Y10/LOGIC_OUTS0 INT_R_X27Y10/NN2BEG0 INT_R_X27Y11/IMUX39 INT_R_X27Y11/NN2A0 INT_R_X27Y11/NN2END_S2_0 INT_R_X27Y12/NN2END0 INT_R_X27Y12/WR1BEG1 
pips: CLBLL_R_X27Y10/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_R_X27Y10/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_R_X27Y11/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLM_L_X26Y12/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 INT_L_X26Y12/INT_L.WR1END1->>IMUX_L26 INT_R_X27Y10/INT_R.LOGIC_OUTS0->>IMUX40 INT_R_X27Y10/INT_R.LOGIC_OUTS0->>NN2BEG0 INT_R_X27Y11/INT_R.NN2END_S2_0->>IMUX39 INT_R_X27Y12/INT_R.NN2END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

apbo[prdata][14]_INST_0_i_4_n_0 - 
wires: CLBLL_R_X27Y12/CLBLL_LL_B CLBLL_R_X27Y12/CLBLL_LOGIC_OUTS13 CLBLM_L_X26Y12/CLBLM_IMUX25 CLBLM_L_X26Y12/CLBLM_L_B5 INT_L_X26Y12/IMUX_L25 INT_L_X26Y12/WL1END0 INT_R_X27Y12/LOGIC_OUTS13 INT_R_X27Y12/WL1BEG0 
pips: CLBLL_R_X27Y12/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLM_L_X26Y12/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 INT_L_X26Y12/INT_L.WL1END0->>IMUX_L25 INT_R_X27Y12/INT_R.LOGIC_OUTS13->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbo[prdata][14]_INST_0_i_5_n_0 - 
wires: CLBLL_R_X27Y12/CLBLL_LL_C CLBLL_R_X27Y12/CLBLL_LOGIC_OUTS14 CLBLM_L_X26Y12/CLBLM_IMUX6 CLBLM_L_X26Y12/CLBLM_L_A1 INT_L_X26Y12/IMUX_L6 INT_L_X26Y12/WR1END3 INT_R_X27Y12/LOGIC_OUTS14 INT_R_X27Y12/WR1BEG3 
pips: CLBLL_R_X27Y12/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLM_L_X26Y12/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X26Y12/INT_L.WR1END3->>IMUX_L6 INT_R_X27Y12/INT_R.LOGIC_OUTS14->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[imask][1]__0[13] - 
wires: CLBLL_R_X25Y11/CLBLL_IMUX35 CLBLL_R_X25Y11/CLBLL_LL_C6 CLBLL_R_X25Y12/CLBLL_EL1BEG0 CLBLL_R_X25Y12/CLBLL_LOGIC_OUTS1 CLBLL_R_X25Y12/CLBLL_L_BQ CLBLM_L_X24Y11/CLBLM_IMUX33 CLBLM_L_X24Y11/CLBLM_L_C1 CLBLM_L_X26Y12/CLBLM_EL1BEG0 CLBLM_L_X26Y12/CLBLM_IMUX0 CLBLM_L_X26Y12/CLBLM_L_A3 INT_L_X24Y11/IMUX_L33 INT_L_X24Y11/WL1END0 INT_L_X26Y11/EL1END_S3_0 INT_L_X26Y12/EL1END0 INT_L_X26Y12/IMUX_L0 INT_R_X25Y11/IMUX35 INT_R_X25Y11/SL1END1 INT_R_X25Y11/WL1BEG0 INT_R_X25Y12/EL1BEG0 INT_R_X25Y12/LOGIC_OUTS1 INT_R_X25Y12/SL1BEG1 
pips: CLBLL_R_X25Y11/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X25Y12/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLM_L_X24Y11/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X26Y12/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 INT_L_X24Y11/INT_L.WL1END0->>IMUX_L33 INT_L_X26Y12/INT_L.EL1END0->>IMUX_L0 INT_R_X25Y11/INT_R.SL1END1->>IMUX35 INT_R_X25Y11/INT_R.SL1END1->>WL1BEG0 INT_R_X25Y12/INT_R.LOGIC_OUTS1->>EL1BEG0 INT_R_X25Y12/INT_R.LOGIC_OUTS1->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_reg[imask][3]__0[13] - 
wires: CLBLM_L_X26Y12/CLBLM_IMUX21 CLBLM_L_X26Y12/CLBLM_IMUX5 CLBLM_L_X26Y12/CLBLM_LOGIC_OUTS6 CLBLM_L_X26Y12/CLBLM_L_A6 CLBLM_L_X26Y12/CLBLM_L_C4 CLBLM_L_X26Y12/CLBLM_M_CQ INT_L_X26Y12/IMUX_L21 INT_L_X26Y12/IMUX_L5 INT_L_X26Y12/LOGIC_OUTS_L6 
pips: CLBLM_L_X26Y12/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X26Y12/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X26Y12/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X26Y12/INT_L.LOGIC_OUTS_L6->>IMUX_L21 INT_L_X26Y12/INT_L.LOGIC_OUTS_L6->>IMUX_L5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r_reg[iforce][3]__0[13] - 
wires: CLBLL_R_X27Y10/CLBLL_IMUX24 CLBLL_R_X27Y10/CLBLL_LL_B5 CLBLM_L_X26Y10/CLBLM_IMUX19 CLBLM_L_X26Y10/CLBLM_LOGIC_OUTS1 CLBLM_L_X26Y10/CLBLM_L_B2 CLBLM_L_X26Y10/CLBLM_L_BQ CLBLM_L_X26Y11/CLBLM_IMUX30 CLBLM_L_X26Y11/CLBLM_L_C5 CLBLM_L_X26Y12/CLBLM_IMUX33 CLBLM_L_X26Y12/CLBLM_L_C1 INT_L_X26Y10/EL1BEG0 INT_L_X26Y10/IMUX_L19 INT_L_X26Y10/LOGIC_OUTS_L1 INT_L_X26Y10/NN2BEG1 INT_L_X26Y11/FAN_BOUNCE_S3_2 INT_L_X26Y11/IMUX_L30 INT_L_X26Y11/NN2A1 INT_L_X26Y12/FAN_ALT2 INT_L_X26Y12/FAN_BOUNCE2 INT_L_X26Y12/IMUX_L33 INT_L_X26Y12/NN2END1 INT_R_X27Y10/EL1END0 INT_R_X27Y10/IMUX24 INT_R_X27Y9/EL1END_S3_0 
pips: CLBLL_R_X27Y10/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLM_L_X26Y10/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X26Y10/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_L_X26Y11/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X26Y12/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 INT_L_X26Y10/INT_L.LOGIC_OUTS_L1->>EL1BEG0 INT_L_X26Y10/INT_L.LOGIC_OUTS_L1->>IMUX_L19 INT_L_X26Y10/INT_L.LOGIC_OUTS_L1->>NN2BEG1 INT_L_X26Y11/INT_L.FAN_BOUNCE_S3_2->>IMUX_L30 INT_L_X26Y12/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X26Y12/INT_L.NN2END1->>FAN_ALT2 INT_L_X26Y12/INT_L.NN2END1->>IMUX_L33 INT_R_X27Y10/INT_R.EL1END0->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

r_reg[iforce][1]__0[13] - 
wires: CLBLL_R_X25Y10/CLBLL_WW2END0 CLBLL_R_X25Y11/CLBLL_IMUX32 CLBLL_R_X25Y11/CLBLL_LL_C1 CLBLL_R_X27Y10/CLBLL_IMUX1 CLBLL_R_X27Y10/CLBLL_IMUX27 CLBLL_R_X27Y10/CLBLL_LL_A3 CLBLL_R_X27Y10/CLBLL_LL_AQ CLBLL_R_X27Y10/CLBLL_LL_B4 CLBLL_R_X27Y10/CLBLL_LOGIC_OUTS4 CLBLL_R_X27Y11/CLBLL_IMUX9 CLBLL_R_X27Y11/CLBLL_L_A5 CLBLM_L_X24Y11/CLBLM_IMUX30 CLBLM_L_X24Y11/CLBLM_L_C5 CLBLM_L_X26Y10/CLBLM_WW2END0 INT_L_X24Y11/BYP_ALT4 INT_L_X24Y11/BYP_BOUNCE4 INT_L_X24Y11/IMUX_L30 INT_L_X24Y11/WR1END1 INT_L_X26Y10/WW2A0 INT_R_X25Y10/NL1BEG0 INT_R_X25Y10/NL1END_S3_0 INT_R_X25Y10/WW2END0 INT_R_X25Y11/IMUX32 INT_R_X25Y11/NL1END0 INT_R_X25Y11/WR1BEG1 INT_R_X27Y10/BYP_ALT1 INT_R_X27Y10/BYP_BOUNCE1 INT_R_X27Y10/IMUX1 INT_R_X27Y10/IMUX27 INT_R_X27Y10/LOGIC_OUTS4 INT_R_X27Y10/NR1BEG0 INT_R_X27Y10/WW2BEG0 INT_R_X27Y11/IMUX9 INT_R_X27Y11/NR1END0 
pips: CLBLL_R_X25Y11/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X27Y10/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X27Y10/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X27Y10/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_R_X27Y11/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLM_L_X24Y11/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 INT_L_X24Y11/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X24Y11/INT_L.BYP_BOUNCE4->>IMUX_L30 INT_L_X24Y11/INT_L.WR1END1->>BYP_ALT4 INT_R_X25Y10/INT_R.WW2END0->>NL1BEG0 INT_R_X25Y11/INT_R.NL1END0->>IMUX32 INT_R_X25Y11/INT_R.NL1END0->>WR1BEG1 INT_R_X27Y10/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X27Y10/INT_R.BYP_BOUNCE1->>IMUX27 INT_R_X27Y10/INT_R.LOGIC_OUTS4->>BYP_ALT1 INT_R_X27Y10/INT_R.LOGIC_OUTS4->>IMUX1 INT_R_X27Y10/INT_R.LOGIC_OUTS4->>NR1BEG0 INT_R_X27Y10/INT_R.LOGIC_OUTS4->>WW2BEG0 INT_R_X27Y11/INT_R.NR1END0->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

apbo[prdata][14]_INST_0_i_6_n_0 - 
wires: CLBLL_R_X27Y10/CLBLL_IMUX17 CLBLL_R_X27Y10/CLBLL_LL_B3 CLBLL_R_X27Y10/CLBLL_LOGIC_OUTS8 CLBLL_R_X27Y10/CLBLL_L_A INT_R_X27Y10/IMUX17 INT_R_X27Y10/LOGIC_OUTS8 
pips: CLBLL_R_X27Y10/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X27Y10/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 INT_R_X27Y10/INT_R.LOGIC_OUTS8->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_6_in[14] - 
wires: CLBLL_R_X25Y11/CLBLL_IMUX31 CLBLL_R_X25Y11/CLBLL_IMUX40 CLBLL_R_X25Y11/CLBLL_IMUX8 CLBLL_R_X25Y11/CLBLL_LL_A5 CLBLL_R_X25Y11/CLBLL_LL_C5 CLBLL_R_X25Y11/CLBLL_LL_D1 CLBLL_R_X25Y11/CLBLL_WL1END3 CLBLL_R_X25Y12/CLBLL_SE2A0 CLBLL_R_X25Y13/CLBLL_WW4C1 CLBLL_R_X25Y14/CLBLL_NE2A0 CLBLL_R_X27Y12/CLBLL_IMUX27 CLBLL_R_X27Y12/CLBLL_LL_B4 CLBLL_R_X27Y13/CLBLL_NE2A1 CLBLL_R_X27Y13/CLBLL_WW4A1 CLBLM_L_X24Y11/CLBLM_IMUX10 CLBLM_L_X24Y11/CLBLM_IMUX23 CLBLM_L_X24Y11/CLBLM_IMUX39 CLBLM_L_X24Y11/CLBLM_LOGIC_OUTS1 CLBLM_L_X24Y11/CLBLM_L_A4 CLBLM_L_X24Y11/CLBLM_L_BQ CLBLM_L_X24Y11/CLBLM_L_C3 CLBLM_L_X24Y11/CLBLM_L_D3 CLBLM_L_X26Y11/CLBLM_WL1END3 CLBLM_L_X26Y12/CLBLM_IMUX23 CLBLM_L_X26Y12/CLBLM_L_C3 CLBLM_L_X26Y12/CLBLM_SE2A0 CLBLM_L_X26Y13/CLBLM_WW4C1 CLBLM_L_X26Y14/CLBLM_NE2A0 CLBLM_L_X28Y13/CLBLM_NE2A1 CLBLM_L_X28Y13/CLBLM_WW4A1 INT_L_X24Y11/EL1BEG0 INT_L_X24Y11/IMUX_L10 INT_L_X24Y11/IMUX_L23 INT_L_X24Y11/IMUX_L39 INT_L_X24Y11/LOGIC_OUTS_L1 INT_L_X24Y11/NL1BEG0 INT_L_X24Y11/NL1END_S3_0 INT_L_X24Y11/SS2END0 INT_L_X24Y12/NE2BEG0 INT_L_X24Y12/NL1END0 INT_L_X24Y12/SS2A0 INT_L_X24Y13/NE2A0 INT_L_X24Y13/SS2BEG0 INT_L_X24Y13/WW4END1 INT_L_X26Y11/WL1BEG3 INT_L_X26Y12/ER1BEG1 INT_L_X26Y12/IMUX_L23 INT_L_X26Y12/SE2END0 INT_L_X26Y12/WL1BEG_N3 INT_L_X26Y12/WL1END3 INT_L_X26Y13/NE2END_S3_0 INT_L_X26Y13/SE2A0 INT_L_X26Y13/WL1END_N1_3 INT_L_X26Y13/WW4B1 INT_L_X26Y14/NE2END0 INT_L_X26Y14/SE2BEG0 INT_L_X28Y13/NE2END1 INT_L_X28Y13/WW4BEG1 INT_R_X25Y10/EL1END_S3_0 INT_R_X25Y11/EL1END0 INT_R_X25Y11/IMUX31 INT_R_X25Y11/IMUX40 INT_R_X25Y11/IMUX8 INT_R_X25Y11/WL1END3 INT_R_X25Y12/NE2END_S3_0 INT_R_X25Y12/SE2A0 INT_R_X25Y12/WL1END_N1_3 INT_R_X25Y13/NE2BEG0 INT_R_X25Y13/NE2END0 INT_R_X25Y13/SE2BEG0 INT_R_X25Y13/WW4C1 INT_R_X25Y14/NE2A0 INT_R_X27Y12/ER1END1 INT_R_X27Y12/IMUX27 INT_R_X27Y12/NE2BEG1 INT_R_X27Y12/WL1BEG3 INT_R_X27Y13/NE2A1 INT_R_X27Y13/SE2END0 INT_R_X27Y13/WL1BEG_N3 INT_R_X27Y13/WW4A1 
pips: CLBLL_R_X25Y11/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X25Y11/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_R_X25Y11/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X27Y12/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLM_L_X24Y11/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X24Y11/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X24Y11/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X24Y11/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_L_X26Y12/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 INT_L_X24Y11/INT_L.LOGIC_OUTS_L1->>EL1BEG0 INT_L_X24Y11/INT_L.LOGIC_OUTS_L1->>NL1BEG0 INT_L_X24Y11/INT_L.NL1END_S3_0->>IMUX_L23 INT_L_X24Y11/INT_L.NL1END_S3_0->>IMUX_L39 INT_L_X24Y11/INT_L.SS2END0->>IMUX_L10 INT_L_X24Y12/INT_L.NL1END0->>NE2BEG0 INT_L_X24Y13/INT_L.WW4END1->>SS2BEG0 INT_L_X26Y12/INT_L.SE2END0->>ER1BEG1 INT_L_X26Y12/INT_L.SE2END0->>WL1BEG_N3 INT_L_X26Y12/INT_L.WL1END3->>IMUX_L23 INT_L_X26Y14/INT_L.NE2END0->>SE2BEG0 INT_L_X28Y13/INT_L.NE2END1->>WW4BEG1 INT_R_X25Y11/INT_R.EL1END0->>IMUX40 INT_R_X25Y11/INT_R.EL1END0->>IMUX8 INT_R_X25Y11/INT_R.WL1END3->>IMUX31 INT_R_X25Y13/INT_R.NE2END0->>NE2BEG0 INT_R_X25Y13/INT_R.NE2END0->>SE2BEG0 INT_R_X27Y12/INT_R.ER1END1->>IMUX27 INT_R_X27Y12/INT_R.ER1END1->>NE2BEG1 INT_R_X27Y13/INT_R.SE2END0->>WL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 13, 

p_5_in[14] - 
wires: CLBLL_R_X25Y11/CLBLL_IMUX22 CLBLL_R_X25Y11/CLBLL_IMUX44 CLBLL_R_X25Y11/CLBLL_IMUX7 CLBLL_R_X25Y11/CLBLL_LL_A1 CLBLL_R_X25Y11/CLBLL_LL_C3 CLBLL_R_X25Y11/CLBLL_LL_D4 CLBLL_R_X25Y11/CLBLL_WL1END2 CLBLL_R_X27Y11/CLBLL_IMUX36 CLBLL_R_X27Y11/CLBLL_LOGIC_OUTS0 CLBLL_R_X27Y11/CLBLL_L_AQ CLBLL_R_X27Y11/CLBLL_L_D2 CLBLL_R_X27Y12/CLBLL_IMUX18 CLBLL_R_X27Y12/CLBLL_LL_B2 CLBLL_R_X27Y12/CLBLL_NE2A0 CLBLL_R_X27Y12/CLBLL_WR1END1 CLBLM_L_X24Y11/CLBLM_IMUX20 CLBLM_L_X24Y11/CLBLM_IMUX3 CLBLM_L_X24Y11/CLBLM_IMUX42 CLBLM_L_X24Y11/CLBLM_L_A2 CLBLM_L_X24Y11/CLBLM_L_C2 CLBLM_L_X24Y11/CLBLM_L_D6 CLBLM_L_X26Y11/CLBLM_WL1END2 CLBLM_L_X26Y12/CLBLM_IMUX20 CLBLM_L_X26Y12/CLBLM_L_C2 CLBLM_L_X28Y12/CLBLM_NE2A0 CLBLM_L_X28Y12/CLBLM_WR1END1 INT_L_X24Y11/IMUX_L20 INT_L_X24Y11/IMUX_L3 INT_L_X24Y11/IMUX_L42 INT_L_X24Y11/WL1END1 INT_L_X26Y11/NW2END_S0_0 INT_L_X26Y11/WL1BEG2 INT_L_X26Y12/IMUX_L20 INT_L_X26Y12/NW2END0 INT_L_X26Y12/WR1END2 INT_L_X28Y11/NE2END_S3_0 INT_L_X28Y12/NE2END0 INT_L_X28Y12/WR1BEG1 INT_R_X25Y11/BYP_ALT3 INT_R_X25Y11/BYP_BOUNCE3 INT_R_X25Y11/IMUX22 INT_R_X25Y11/IMUX44 INT_R_X25Y11/IMUX7 INT_R_X25Y11/WL1BEG1 INT_R_X25Y11/WL1END2 INT_R_X25Y12/BYP_BOUNCE_N3_3 INT_R_X27Y11/BYP_ALT0 INT_R_X27Y11/BYP_BOUNCE0 INT_R_X27Y11/IMUX36 INT_R_X27Y11/LOGIC_OUTS0 INT_R_X27Y11/NE2BEG0 INT_R_X27Y11/NW2BEG0 INT_R_X27Y12/IMUX18 INT_R_X27Y12/NE2A0 INT_R_X27Y12/NW2A0 INT_R_X27Y12/WR1BEG2 INT_R_X27Y12/WR1END1 
pips: CLBLL_R_X25Y11/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X25Y11/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_R_X25Y11/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X27Y11/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_R_X27Y11/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_R_X27Y12/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLM_L_X24Y11/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X24Y11/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X24Y11/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X26Y12/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 INT_L_X24Y11/INT_L.WL1END1->>IMUX_L20 INT_L_X24Y11/INT_L.WL1END1->>IMUX_L3 INT_L_X24Y11/INT_L.WL1END1->>IMUX_L42 INT_L_X26Y11/INT_L.NW2END_S0_0->>WL1BEG2 INT_L_X26Y12/INT_L.WR1END2->>IMUX_L20 INT_L_X28Y12/INT_L.NE2END0->>WR1BEG1 INT_R_X25Y11/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X25Y11/INT_R.BYP_BOUNCE3->>IMUX7 INT_R_X25Y11/INT_R.WL1END2->>BYP_ALT3 INT_R_X25Y11/INT_R.WL1END2->>IMUX22 INT_R_X25Y11/INT_R.WL1END2->>IMUX44 INT_R_X25Y11/INT_R.WL1END2->>WL1BEG1 INT_R_X27Y11/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X27Y11/INT_R.BYP_BOUNCE0->>IMUX36 INT_R_X27Y11/INT_R.LOGIC_OUTS0->>BYP_ALT0 INT_R_X27Y11/INT_R.LOGIC_OUTS0->>NE2BEG0 INT_R_X27Y11/INT_R.LOGIC_OUTS0->>NW2BEG0 INT_R_X27Y12/INT_R.WR1END1->>IMUX18 INT_R_X27Y12/INT_R.WR1END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 14, 

r_reg[iforce][0]__0[13] - 
wires: CLBLL_R_X25Y10/CLBLL_EL1BEG2 CLBLL_R_X27Y10/CLBLL_IMUX10 CLBLL_R_X27Y10/CLBLL_L_A4 CLBLL_R_X27Y11/CLBLL_IMUX5 CLBLL_R_X27Y11/CLBLL_L_A6 CLBLL_R_X27Y11/CLBLL_NE2A1 CLBLL_R_X27Y12/CLBLL_IMUX17 CLBLL_R_X27Y12/CLBLL_LL_B3 CLBLL_R_X27Y12/CLBLL_NW2A1 CLBLM_L_X24Y10/CLBLM_IMUX9 CLBLM_L_X24Y10/CLBLM_L_A5 CLBLM_L_X24Y11/CLBLM_IMUX41 CLBLM_L_X24Y11/CLBLM_IMUX9 CLBLM_L_X24Y11/CLBLM_L_A5 CLBLM_L_X24Y11/CLBLM_L_D1 CLBLM_L_X24Y9/CLBLM_LOGIC_OUTS0 CLBLM_L_X24Y9/CLBLM_L_AQ CLBLM_L_X26Y10/CLBLM_EL1BEG2 CLBLM_L_X28Y11/CLBLM_NE2A1 CLBLM_L_X28Y12/CLBLM_NW2A1 INT_L_X24Y10/EL1BEG3 INT_L_X24Y10/IMUX_L9 INT_L_X24Y10/NR1BEG0 INT_L_X24Y10/NR1END0 INT_L_X24Y11/EL1BEG_N3 INT_L_X24Y11/IMUX_L41 INT_L_X24Y11/IMUX_L9 INT_L_X24Y11/NR1END0 INT_L_X24Y9/LOGIC_OUTS_L0 INT_L_X24Y9/NR1BEG0 INT_L_X26Y10/EL1BEG1 INT_L_X26Y10/EL1END2 INT_L_X26Y10/NE2BEG2 INT_L_X26Y11/NE2A2 INT_L_X28Y11/NE2END1 INT_L_X28Y11/NW2BEG1 INT_L_X28Y12/NW2A1 INT_R_X25Y10/EL1BEG2 INT_R_X25Y10/EL1END3 INT_R_X27Y10/EL1END1 INT_R_X27Y10/IMUX10 INT_R_X27Y10/NE2BEG1 INT_R_X27Y11/IMUX5 INT_R_X27Y11/NE2A1 INT_R_X27Y11/NE2END2 INT_R_X27Y12/IMUX17 INT_R_X27Y12/NW2END1 
pips: CLBLL_R_X27Y10/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X27Y11/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X27Y12/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLM_L_X24Y10/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X24Y11/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X24Y11/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X24Y9/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X24Y10/INT_L.NR1END0->>IMUX_L9 INT_L_X24Y10/INT_L.NR1END0->>NR1BEG0 INT_L_X24Y11/INT_L.NR1END0->>EL1BEG_N3 INT_L_X24Y11/INT_L.NR1END0->>IMUX_L41 INT_L_X24Y11/INT_L.NR1END0->>IMUX_L9 INT_L_X24Y9/INT_L.LOGIC_OUTS_L0->>NR1BEG0 INT_L_X26Y10/INT_L.EL1END2->>EL1BEG1 INT_L_X26Y10/INT_L.EL1END2->>NE2BEG2 INT_L_X28Y11/INT_L.NE2END1->>NW2BEG1 INT_R_X25Y10/INT_R.EL1END3->>EL1BEG2 INT_R_X27Y10/INT_R.EL1END1->>IMUX10 INT_R_X27Y10/INT_R.EL1END1->>NE2BEG1 INT_R_X27Y11/INT_R.NE2END2->>IMUX5 INT_R_X27Y12/INT_R.NW2END1->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

r_reg[imask][0]__0[13] - 
wires: CLBLL_R_X25Y10/CLBLL_WW2A3 CLBLL_R_X25Y11/CLBLL_WW2A2 CLBLL_R_X27Y12/CLBLL_IMUX28 CLBLL_R_X27Y12/CLBLL_LL_C4 CLBLM_L_X24Y11/CLBLM_IMUX0 CLBLM_L_X24Y11/CLBLM_IMUX37 CLBLM_L_X24Y11/CLBLM_L_A3 CLBLM_L_X24Y11/CLBLM_L_D4 CLBLM_L_X26Y10/CLBLM_WW2A3 CLBLM_L_X26Y11/CLBLM_LOGIC_OUTS2 CLBLM_L_X26Y11/CLBLM_L_CQ CLBLM_L_X26Y11/CLBLM_WW2A2 INT_L_X24Y10/WW2END3 INT_L_X24Y11/IMUX_L0 INT_L_X24Y11/IMUX_L37 INT_L_X24Y11/WW2END2 INT_L_X24Y11/WW2END_N0_3 INT_L_X26Y10/SR1END3 INT_L_X26Y10/WW2BEG3 INT_L_X26Y11/LOGIC_OUTS_L2 INT_L_X26Y11/NE2BEG2 INT_L_X26Y11/SR1BEG3 INT_L_X26Y11/SR1END_N3_3 INT_L_X26Y11/WW2BEG2 INT_L_X26Y12/NE2A2 INT_R_X25Y10/WW2A3 INT_R_X25Y11/WW2A2 INT_R_X27Y12/IMUX28 INT_R_X27Y12/NE2END2 
pips: CLBLL_R_X27Y12/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLM_L_X24Y11/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X24Y11/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X26Y11/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X24Y11/INT_L.WW2END2->>IMUX_L37 INT_L_X24Y11/INT_L.WW2END_N0_3->>IMUX_L0 INT_L_X26Y10/INT_L.SR1END3->>WW2BEG3 INT_L_X26Y11/INT_L.LOGIC_OUTS_L2->>NE2BEG2 INT_L_X26Y11/INT_L.LOGIC_OUTS_L2->>SR1BEG3 INT_L_X26Y11/INT_L.LOGIC_OUTS_L2->>WW2BEG2 INT_R_X27Y12/INT_R.NE2END2->>IMUX28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_reg[imask][2]__0[13] - 
wires: CLBLL_R_X25Y11/CLBLL_IMUX11 CLBLL_R_X25Y11/CLBLL_IMUX43 CLBLL_R_X25Y11/CLBLL_LL_A4 CLBLL_R_X25Y11/CLBLL_LL_D6 CLBLL_R_X25Y11/CLBLL_WW2END1 CLBLL_R_X27Y11/CLBLL_LL_BQ CLBLL_R_X27Y11/CLBLL_LOGIC_OUTS5 CLBLL_R_X27Y12/CLBLL_IMUX35 CLBLL_R_X27Y12/CLBLL_LL_C6 CLBLM_L_X26Y11/CLBLM_WW2END1 INT_L_X26Y11/WW2A1 INT_R_X25Y11/IMUX11 INT_R_X25Y11/IMUX43 INT_R_X25Y11/WW2END1 INT_R_X27Y11/LOGIC_OUTS5 INT_R_X27Y11/NR1BEG1 INT_R_X27Y11/WW2BEG1 INT_R_X27Y12/IMUX35 INT_R_X27Y12/NR1END1 
pips: CLBLL_R_X25Y11/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X25Y11/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_R_X27Y11/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLL_R_X27Y12/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 INT_R_X25Y11/INT_R.WW2END1->>IMUX11 INT_R_X25Y11/INT_R.WW2END1->>IMUX43 INT_R_X27Y11/INT_R.LOGIC_OUTS5->>NR1BEG1 INT_R_X27Y11/INT_R.LOGIC_OUTS5->>WW2BEG1 INT_R_X27Y12/INT_R.NR1END1->>IMUX35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_reg[iforce][2]__0[13] - 
wires: CLBLL_R_X25Y10/CLBLL_EE2BEG1 CLBLL_R_X25Y10/CLBLL_IMUX18 CLBLL_R_X25Y10/CLBLL_LL_B2 CLBLL_R_X25Y10/CLBLL_LL_BQ CLBLL_R_X25Y10/CLBLL_LOGIC_OUTS5 CLBLL_R_X25Y11/CLBLL_IMUX2 CLBLL_R_X25Y11/CLBLL_IMUX38 CLBLL_R_X25Y11/CLBLL_LL_A2 CLBLL_R_X25Y11/CLBLL_LL_D3 CLBLL_R_X25Y11/CLBLL_NE2A1 CLBLL_R_X27Y10/CLBLL_IMUX3 CLBLL_R_X27Y10/CLBLL_L_A2 CLBLM_L_X26Y10/CLBLM_EE2BEG1 CLBLM_L_X26Y11/CLBLM_IMUX33 CLBLM_L_X26Y11/CLBLM_L_C1 CLBLM_L_X26Y11/CLBLM_NE2A1 INT_L_X26Y10/EE2A1 INT_L_X26Y11/IMUX_L33 INT_L_X26Y11/NE2END1 INT_R_X25Y10/EE2BEG1 INT_R_X25Y10/IMUX18 INT_R_X25Y10/LOGIC_OUTS5 INT_R_X25Y10/NE2BEG1 INT_R_X25Y10/NR1BEG1 INT_R_X25Y11/GFAN1 INT_R_X25Y11/IMUX2 INT_R_X25Y11/IMUX38 INT_R_X25Y11/NE2A1 INT_R_X25Y11/NR1END1 INT_R_X27Y10/EE2END1 INT_R_X27Y10/IMUX3 
pips: CLBLL_R_X25Y10/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X25Y10/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLL_R_X25Y11/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X25Y11/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_R_X27Y10/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLM_L_X26Y11/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 INT_L_X26Y11/INT_L.NE2END1->>IMUX_L33 INT_R_X25Y10/INT_R.LOGIC_OUTS5->>EE2BEG1 INT_R_X25Y10/INT_R.LOGIC_OUTS5->>IMUX18 INT_R_X25Y10/INT_R.LOGIC_OUTS5->>NE2BEG1 INT_R_X25Y10/INT_R.LOGIC_OUTS5->>NR1BEG1 INT_R_X25Y11/INT_R.GFAN1->>IMUX38 INT_R_X25Y11/INT_R.NR1END1->>GFAN1 INT_R_X25Y11/INT_R.NR1END1->>IMUX2 INT_R_X27Y10/INT_R.EE2END1->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

apbo[prdata][15]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbo[prdata][15]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbo[prdata][15]_INST_0_i_3_n_0 - 
wires: CLBLM_L_X26Y13/CLBLM_IMUX27 CLBLM_L_X26Y13/CLBLM_LOGIC_OUTS23 CLBLM_L_X26Y13/CLBLM_M_B4 CLBLM_L_X26Y13/CLBLM_M_D CLBLM_L_X26Y13/CLBLM_M_DMUX INT_L_X26Y13/IMUX_L27 INT_L_X26Y13/LOGIC_OUTS_L23 
pips: CLBLM_L_X26Y13/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X26Y13/CLBLM_L.CLBLM_M_D->>CLBLM_M_DMUX CLBLM_L_X26Y13/CLBLM_L.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_L_X26Y13/INT_L.LOGIC_OUTS_L23->>IMUX_L27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in4_in - 
wires: CLBLL_R_X27Y10/CLBLL_IMUX35 CLBLL_R_X27Y10/CLBLL_LL_C6 CLBLL_R_X27Y10/CLBLL_LOGIC_OUTS1 CLBLL_R_X27Y10/CLBLL_L_BQ CLBLM_L_X26Y10/CLBLM_IMUX18 CLBLM_L_X26Y10/CLBLM_IMUX9 CLBLM_L_X26Y10/CLBLM_L_A5 CLBLM_L_X26Y10/CLBLM_M_B2 CLBLM_L_X26Y11/CLBLM_IMUX40 CLBLM_L_X26Y11/CLBLM_M_D1 CLBLM_L_X26Y13/CLBLM_IMUX17 CLBLM_L_X26Y13/CLBLM_M_B3 INT_L_X26Y10/IMUX_L18 INT_L_X26Y10/IMUX_L9 INT_L_X26Y10/NL1BEG0 INT_L_X26Y10/NL1END_S3_0 INT_L_X26Y10/WL1END0 INT_L_X26Y11/IMUX_L40 INT_L_X26Y11/NL1END0 INT_L_X26Y13/IMUX_L17 INT_L_X26Y13/NW2END1 INT_R_X27Y10/IMUX35 INT_R_X27Y10/LOGIC_OUTS1 INT_R_X27Y10/NN2BEG1 INT_R_X27Y10/WL1BEG0 INT_R_X27Y11/NN2A1 INT_R_X27Y12/NN2END1 INT_R_X27Y12/NW2BEG1 INT_R_X27Y13/NW2A1 
pips: CLBLL_R_X27Y10/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X27Y10/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLM_L_X26Y10/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X26Y10/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X26Y11/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X26Y13/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 INT_L_X26Y10/INT_L.WL1END0->>IMUX_L18 INT_L_X26Y10/INT_L.WL1END0->>IMUX_L9 INT_L_X26Y10/INT_L.WL1END0->>NL1BEG0 INT_L_X26Y11/INT_L.NL1END0->>IMUX_L40 INT_L_X26Y13/INT_L.NW2END1->>IMUX_L17 INT_R_X27Y10/INT_R.LOGIC_OUTS1->>IMUX35 INT_R_X27Y10/INT_R.LOGIC_OUTS1->>NN2BEG1 INT_R_X27Y10/INT_R.LOGIC_OUTS1->>WL1BEG0 INT_R_X27Y12/INT_R.NN2END1->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

apbo[prdata][15]_INST_0_i_5_n_0 - 
wires: CLBLL_R_X25Y14/CLBLL_ER1BEG1 CLBLL_R_X25Y14/CLBLL_LOGIC_OUTS8 CLBLL_R_X25Y14/CLBLL_L_A CLBLM_L_X26Y13/CLBLM_IMUX18 CLBLM_L_X26Y13/CLBLM_M_B2 CLBLM_L_X26Y14/CLBLM_ER1BEG1 INT_L_X26Y13/IMUX_L18 INT_L_X26Y13/SL1END1 INT_L_X26Y14/ER1END1 INT_L_X26Y14/SL1BEG1 INT_R_X25Y14/ER1BEG1 INT_R_X25Y14/LOGIC_OUTS8 
pips: CLBLL_R_X25Y14/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLM_L_X26Y13/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 INT_L_X26Y13/INT_L.SL1END1->>IMUX_L18 INT_L_X26Y14/INT_L.ER1END1->>SL1BEG1 INT_R_X25Y14/INT_R.LOGIC_OUTS8->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbo[prdata][15]_INST_0_i_6_n_0 - 
wires: CLBLM_L_X26Y13/CLBLM_IMUX1 CLBLM_L_X26Y13/CLBLM_LOGIC_OUTS18 CLBLM_L_X26Y13/CLBLM_L_C CLBLM_L_X26Y13/CLBLM_L_CMUX CLBLM_L_X26Y13/CLBLM_M_A3 INT_L_X26Y13/IMUX_L1 INT_L_X26Y13/LOGIC_OUTS_L18 
pips: CLBLM_L_X26Y13/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X26Y13/CLBLM_L.CLBLM_L_C->>CLBLM_L_CMUX CLBLM_L_X26Y13/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X26Y13/INT_L.LOGIC_OUTS_L18->>IMUX_L1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[imask][1]__0[14] - 
wires: CLBLL_R_X25Y13/CLBLL_WW2A1 CLBLM_L_X24Y13/CLBLM_IMUX10 CLBLM_L_X24Y13/CLBLM_IMUX42 CLBLM_L_X24Y13/CLBLM_L_A4 CLBLM_L_X24Y13/CLBLM_L_D6 CLBLM_L_X26Y13/CLBLM_IMUX11 CLBLM_L_X26Y13/CLBLM_M_A4 CLBLM_L_X26Y13/CLBLM_WW2A1 CLBLM_L_X26Y14/CLBLM_LOGIC_OUTS4 CLBLM_L_X26Y14/CLBLM_M_AQ INT_L_X24Y13/FAN_ALT7 INT_L_X24Y13/FAN_BOUNCE7 INT_L_X24Y13/IMUX_L10 INT_L_X24Y13/IMUX_L42 INT_L_X24Y13/WW2END1 INT_L_X26Y13/IMUX_L11 INT_L_X26Y13/SR1END1 INT_L_X26Y13/WW2BEG1 INT_L_X26Y14/LOGIC_OUTS_L4 INT_L_X26Y14/SR1BEG1 INT_R_X25Y13/WW2A1 
pips: CLBLM_L_X24Y13/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X24Y13/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X26Y13/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X26Y14/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X24Y13/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X24Y13/INT_L.FAN_BOUNCE7->>IMUX_L10 INT_L_X24Y13/INT_L.FAN_BOUNCE7->>IMUX_L42 INT_L_X24Y13/INT_L.WW2END1->>FAN_ALT7 INT_L_X26Y13/INT_L.SR1END1->>IMUX_L11 INT_L_X26Y13/INT_L.SR1END1->>WW2BEG1 INT_L_X26Y14/INT_L.LOGIC_OUTS_L4->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_reg[imask][3]__0[14] - 
wires: CLBLL_R_X25Y12/CLBLL_IMUX25 CLBLL_R_X25Y12/CLBLL_L_B5 CLBLL_R_X25Y13/CLBLL_ER1BEG0 CLBLL_R_X25Y13/CLBLL_IMUX14 CLBLL_R_X25Y13/CLBLL_IMUX23 CLBLL_R_X25Y13/CLBLL_LOGIC_OUTS0 CLBLL_R_X25Y13/CLBLL_L_AQ CLBLL_R_X25Y13/CLBLL_L_B1 CLBLL_R_X25Y13/CLBLL_L_C3 CLBLM_L_X26Y13/CLBLM_ER1BEG0 CLBLM_L_X26Y13/CLBLM_IMUX2 CLBLM_L_X26Y13/CLBLM_M_A2 INT_L_X24Y13/EL1BEG3 INT_L_X24Y13/NW2END_S0_0 INT_L_X24Y14/EL1BEG_N3 INT_L_X24Y14/NW2END0 INT_L_X26Y13/ER1END0 INT_L_X26Y13/IMUX_L2 INT_R_X25Y12/ER1BEG_S0 INT_R_X25Y12/IMUX25 INT_R_X25Y12/SL1END0 INT_R_X25Y12/SL1END3 INT_R_X25Y13/EL1END3 INT_R_X25Y13/ER1BEG0 INT_R_X25Y13/IMUX14 INT_R_X25Y13/IMUX23 INT_R_X25Y13/LOGIC_OUTS0 INT_R_X25Y13/NW2BEG0 INT_R_X25Y13/SL1BEG0 INT_R_X25Y13/SL1BEG3 INT_R_X25Y14/NW2A0 
pips: CLBLL_R_X25Y12/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X25Y13/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X25Y13/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X25Y13/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_L_X26Y13/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X24Y14/INT_L.NW2END0->>EL1BEG_N3 INT_L_X26Y13/INT_L.ER1END0->>IMUX_L2 INT_R_X25Y12/INT_R.SL1END0->>IMUX25 INT_R_X25Y12/INT_R.SL1END3->>ER1BEG_S0 INT_R_X25Y13/INT_R.EL1END3->>IMUX14 INT_R_X25Y13/INT_R.EL1END3->>IMUX23 INT_R_X25Y13/INT_R.EL1END3->>SL1BEG3 INT_R_X25Y13/INT_R.LOGIC_OUTS0->>NW2BEG0 INT_R_X25Y13/INT_R.LOGIC_OUTS0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

r_reg[iforce][3]__0[14] - 
wires: CLBLL_R_X25Y12/CLBLL_IMUX19 CLBLL_R_X25Y12/CLBLL_L_B2 CLBLL_R_X25Y12/CLBLL_SW2A1 CLBLL_R_X25Y13/CLBLL_IMUX25 CLBLL_R_X25Y13/CLBLL_IMUX33 CLBLL_R_X25Y13/CLBLL_L_B5 CLBLL_R_X25Y13/CLBLL_L_C1 CLBLL_R_X25Y13/CLBLL_WL1END0 CLBLL_R_X27Y14/CLBLL_NE4C1 CLBLL_R_X27Y14/CLBLL_WR1END2 CLBLM_L_X26Y10/CLBLM_IMUX22 CLBLM_L_X26Y10/CLBLM_IMUX38 CLBLM_L_X26Y10/CLBLM_LOGIC_OUTS5 CLBLM_L_X26Y10/CLBLM_M_BQ CLBLM_L_X26Y10/CLBLM_M_C3 CLBLM_L_X26Y10/CLBLM_M_D3 CLBLM_L_X26Y12/CLBLM_SW2A1 CLBLM_L_X26Y13/CLBLM_IMUX43 CLBLM_L_X26Y13/CLBLM_M_D6 CLBLM_L_X26Y13/CLBLM_WL1END0 CLBLM_L_X28Y14/CLBLM_NE4C1 CLBLM_L_X28Y14/CLBLM_WR1END2 INT_L_X26Y10/BYP_ALT4 INT_L_X26Y10/BYP_BOUNCE4 INT_L_X26Y10/IMUX_L22 INT_L_X26Y10/IMUX_L38 INT_L_X26Y10/LOGIC_OUTS_L5 INT_L_X26Y10/NE6BEG1 INT_L_X26Y12/SW2A1 INT_L_X26Y13/IMUX_L43 INT_L_X26Y13/SW2BEG1 INT_L_X26Y13/SW2END1 INT_L_X26Y13/WL1BEG0 INT_L_X28Y14/NE6END1 INT_L_X28Y14/WR1BEG2 INT_R_X25Y12/IMUX19 INT_R_X25Y12/SW2END1 INT_R_X25Y13/IMUX25 INT_R_X25Y13/IMUX33 INT_R_X25Y13/WL1END0 INT_R_X27Y10/NE6A1 INT_R_X27Y11/NE6B1 INT_R_X27Y12/NE6C1 INT_R_X27Y13/NE6D1 INT_R_X27Y13/SW2A1 INT_R_X27Y14/NE6E1 INT_R_X27Y14/SW2BEG1 INT_R_X27Y14/WR1END2 
pips: CLBLL_R_X25Y12/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X25Y13/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X25Y13/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLM_L_X26Y10/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X26Y10/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X26Y10/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_L_X26Y13/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X26Y10/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X26Y10/INT_L.BYP_BOUNCE4->>IMUX_L22 INT_L_X26Y10/INT_L.BYP_BOUNCE4->>IMUX_L38 INT_L_X26Y10/INT_L.LOGIC_OUTS_L5->>BYP_ALT4 INT_L_X26Y10/INT_L.LOGIC_OUTS_L5->>NE6BEG1 INT_L_X26Y13/INT_L.SW2END1->>IMUX_L43 INT_L_X26Y13/INT_L.SW2END1->>SW2BEG1 INT_L_X26Y13/INT_L.SW2END1->>WL1BEG0 INT_L_X28Y14/INT_L.NE6END1->>WR1BEG2 INT_R_X25Y12/INT_R.SW2END1->>IMUX19 INT_R_X25Y13/INT_R.WL1END0->>IMUX25 INT_R_X25Y13/INT_R.WL1END0->>IMUX33 INT_R_X27Y14/INT_R.WR1END2->>SW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

r_reg[iforce][1]__0[14] - 
wires: CLBLL_R_X25Y14/CLBLL_WW2END0 CLBLL_R_X27Y14/CLBLL_NE4C0 CLBLL_R_X27Y14/CLBLL_WR1END1 CLBLM_L_X24Y13/CLBLM_IMUX3 CLBLM_L_X24Y13/CLBLM_IMUX39 CLBLM_L_X24Y13/CLBLM_L_A2 CLBLM_L_X24Y13/CLBLM_L_D3 CLBLM_L_X26Y10/CLBLM_IMUX1 CLBLM_L_X26Y10/CLBLM_LOGIC_OUTS4 CLBLM_L_X26Y10/CLBLM_M_A3 CLBLM_L_X26Y10/CLBLM_M_AQ CLBLM_L_X26Y11/CLBLM_IMUX1 CLBLM_L_X26Y11/CLBLM_M_A3 CLBLM_L_X26Y13/CLBLM_IMUX38 CLBLM_L_X26Y13/CLBLM_M_D3 CLBLM_L_X26Y14/CLBLM_WW2END0 CLBLM_L_X28Y14/CLBLM_NE4C0 CLBLM_L_X28Y14/CLBLM_WR1END1 INT_L_X24Y13/FAN_ALT3 INT_L_X24Y13/FAN_BOUNCE3 INT_L_X24Y13/IMUX_L3 INT_L_X24Y13/IMUX_L39 INT_L_X24Y13/WL1END3 INT_L_X24Y14/WL1END_N1_3 INT_L_X26Y10/IMUX_L1 INT_L_X26Y10/LOGIC_OUTS_L4 INT_L_X26Y10/NE6BEG0 INT_L_X26Y10/NR1BEG0 INT_L_X26Y11/IMUX_L1 INT_L_X26Y11/NR1END0 INT_L_X26Y13/IMUX_L38 INT_L_X26Y13/WL1END3 INT_L_X26Y14/WL1END_N1_3 INT_L_X26Y14/WW2A0 INT_L_X28Y14/NE6END0 INT_L_X28Y14/WR1BEG1 INT_R_X25Y13/WL1BEG3 INT_R_X25Y14/WL1BEG_N3 INT_R_X25Y14/WW2END0 INT_R_X27Y10/NE6A0 INT_R_X27Y11/NE6B0 INT_R_X27Y12/NE6C0 INT_R_X27Y13/NE6D0 INT_R_X27Y13/WL1BEG3 INT_R_X27Y14/NE6E0 INT_R_X27Y14/WL1BEG_N3 INT_R_X27Y14/WR1END1 INT_R_X27Y14/WW2BEG0 
pips: CLBLM_L_X24Y13/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X24Y13/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X26Y10/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X26Y10/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_L_X26Y11/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X26Y13/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X24Y13/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X24Y13/INT_L.FAN_BOUNCE3->>IMUX_L3 INT_L_X24Y13/INT_L.WL1END3->>FAN_ALT3 INT_L_X24Y13/INT_L.WL1END3->>IMUX_L39 INT_L_X26Y10/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X26Y10/INT_L.LOGIC_OUTS_L4->>NE6BEG0 INT_L_X26Y10/INT_L.LOGIC_OUTS_L4->>NR1BEG0 INT_L_X26Y11/INT_L.NR1END0->>IMUX_L1 INT_L_X26Y13/INT_L.WL1END3->>IMUX_L38 INT_L_X28Y14/INT_L.NE6END0->>WR1BEG1 INT_R_X25Y14/INT_R.WW2END0->>WL1BEG_N3 INT_R_X27Y14/INT_R.WR1END1->>WL1BEG_N3 INT_R_X27Y14/INT_R.WR1END1->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

apbo[prdata][15]_INST_0_i_8_n_0 - 
wires: CLBLM_L_X26Y13/CLBLM_IMUX44 CLBLM_L_X26Y13/CLBLM_LOGIC_OUTS14 CLBLM_L_X26Y13/CLBLM_M_C CLBLM_L_X26Y13/CLBLM_M_D4 INT_L_X26Y13/IMUX_L44 INT_L_X26Y13/LOGIC_OUTS_L14 
pips: CLBLM_L_X26Y13/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X26Y13/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X26Y13/INT_L.LOGIC_OUTS_L14->>IMUX_L44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_6_in[15] - 
wires: CLBLL_R_X25Y12/CLBLL_IMUX16 CLBLL_R_X25Y12/CLBLL_L_B3 CLBLL_R_X25Y13/CLBLL_IMUX26 CLBLL_R_X25Y13/CLBLL_IMUX34 CLBLL_R_X25Y13/CLBLL_IMUX47 CLBLL_R_X25Y13/CLBLL_LL_D5 CLBLL_R_X25Y13/CLBLL_L_B4 CLBLL_R_X25Y13/CLBLL_L_C6 CLBLL_R_X25Y14/CLBLL_IMUX0 CLBLL_R_X25Y14/CLBLL_IMUX17 CLBLL_R_X25Y14/CLBLL_IMUX8 CLBLL_R_X25Y14/CLBLL_LL_A5 CLBLL_R_X25Y14/CLBLL_LL_B3 CLBLL_R_X25Y14/CLBLL_L_A3 CLBLM_L_X24Y11/CLBLM_IMUX16 CLBLM_L_X24Y11/CLBLM_LOGIC_OUTS2 CLBLM_L_X24Y11/CLBLM_L_B3 CLBLM_L_X24Y11/CLBLM_L_CQ CLBLM_L_X24Y13/CLBLM_IMUX36 CLBLM_L_X24Y13/CLBLM_IMUX6 CLBLM_L_X24Y13/CLBLM_L_A1 CLBLM_L_X24Y13/CLBLM_L_D2 CLBLM_L_X24Y14/CLBLM_IMUX9 CLBLM_L_X24Y14/CLBLM_L_A5 INT_L_X24Y10/SR1END3 INT_L_X24Y11/ER1BEG3 INT_L_X24Y11/IMUX_L16 INT_L_X24Y11/LOGIC_OUTS_L2 INT_L_X24Y11/NN2BEG2 INT_L_X24Y11/SR1BEG3 INT_L_X24Y11/SR1END_N3_3 INT_L_X24Y12/NN2A2 INT_L_X24Y13/BYP_ALT2 INT_L_X24Y13/BYP_BOUNCE2 INT_L_X24Y13/EL1BEG1 INT_L_X24Y13/IMUX_L36 INT_L_X24Y13/IMUX_L6 INT_L_X24Y13/NL1BEG1 INT_L_X24Y13/NN2END2 INT_L_X24Y14/BYP_BOUNCE_N3_2 INT_L_X24Y14/EL1BEG0 INT_L_X24Y14/IMUX_L9 INT_L_X24Y14/NL1END1 INT_R_X25Y11/ER1END3 INT_R_X25Y12/ER1END_N3_3 INT_R_X25Y12/IMUX16 INT_R_X25Y13/EL1END1 INT_R_X25Y13/EL1END_S3_0 INT_R_X25Y13/IMUX26 INT_R_X25Y13/IMUX34 INT_R_X25Y13/IMUX47 INT_R_X25Y14/EL1END0 INT_R_X25Y14/IMUX0 INT_R_X25Y14/IMUX17 INT_R_X25Y14/IMUX8 
pips: CLBLL_R_X25Y12/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X25Y13/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X25Y13/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X25Y13/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_R_X25Y14/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X25Y14/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X25Y14/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLM_L_X24Y11/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X24Y11/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 CLBLM_L_X24Y13/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X24Y13/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X24Y14/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X24Y11/INT_L.LOGIC_OUTS_L2->>ER1BEG3 INT_L_X24Y11/INT_L.LOGIC_OUTS_L2->>NN2BEG2 INT_L_X24Y11/INT_L.LOGIC_OUTS_L2->>SR1BEG3 INT_L_X24Y11/INT_L.SR1END_N3_3->>IMUX_L16 INT_L_X24Y13/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X24Y13/INT_L.BYP_BOUNCE2->>IMUX_L6 INT_L_X24Y13/INT_L.NN2END2->>BYP_ALT2 INT_L_X24Y13/INT_L.NN2END2->>EL1BEG1 INT_L_X24Y13/INT_L.NN2END2->>IMUX_L36 INT_L_X24Y13/INT_L.NN2END2->>NL1BEG1 INT_L_X24Y14/INT_L.NL1END1->>EL1BEG0 INT_L_X24Y14/INT_L.NL1END1->>IMUX_L9 INT_R_X25Y12/INT_R.ER1END_N3_3->>IMUX16 INT_R_X25Y13/INT_R.EL1END1->>IMUX26 INT_R_X25Y13/INT_R.EL1END1->>IMUX34 INT_R_X25Y13/INT_R.EL1END_S3_0->>IMUX47 INT_R_X25Y14/INT_R.EL1END0->>IMUX0 INT_R_X25Y14/INT_R.EL1END0->>IMUX17 INT_R_X25Y14/INT_R.EL1END0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 17, 

p_5_in[15] - 
wires: CLBLL_R_X25Y11/CLBLL_WW2A0 CLBLL_R_X25Y12/CLBLL_IMUX14 CLBLL_R_X25Y12/CLBLL_L_B1 CLBLL_R_X25Y12/CLBLL_NW2A3 CLBLL_R_X25Y13/CLBLL_IMUX19 CLBLL_R_X25Y13/CLBLL_IMUX21 CLBLL_R_X25Y13/CLBLL_IMUX43 CLBLL_R_X25Y13/CLBLL_LL_D6 CLBLL_R_X25Y13/CLBLL_L_B2 CLBLL_R_X25Y13/CLBLL_L_C4 CLBLL_R_X25Y14/CLBLL_IMUX15 CLBLL_R_X25Y14/CLBLL_IMUX6 CLBLL_R_X25Y14/CLBLL_IMUX7 CLBLL_R_X25Y14/CLBLL_LL_A1 CLBLL_R_X25Y14/CLBLL_LL_B1 CLBLL_R_X25Y14/CLBLL_L_A1 CLBLM_L_X24Y11/CLBLM_IMUX26 CLBLM_L_X24Y11/CLBLM_L_B4 CLBLM_L_X24Y13/CLBLM_IMUX0 CLBLM_L_X24Y13/CLBLM_IMUX37 CLBLM_L_X24Y13/CLBLM_L_A3 CLBLM_L_X24Y13/CLBLM_L_D4 CLBLM_L_X24Y14/CLBLM_IMUX0 CLBLM_L_X24Y14/CLBLM_L_A3 CLBLM_L_X26Y11/CLBLM_IMUX38 CLBLM_L_X26Y11/CLBLM_LOGIC_OUTS4 CLBLM_L_X26Y11/CLBLM_M_AQ CLBLM_L_X26Y11/CLBLM_M_D3 CLBLM_L_X26Y11/CLBLM_WW2A0 CLBLM_L_X26Y12/CLBLM_NW2A3 INT_L_X24Y11/IMUX_L26 INT_L_X24Y11/WW2END0 INT_L_X24Y12/WR1END_S1_0 INT_L_X24Y13/BYP_ALT6 INT_L_X24Y13/BYP_BOUNCE6 INT_L_X24Y13/EL1BEG2 INT_L_X24Y13/IMUX_L0 INT_L_X24Y13/IMUX_L37 INT_L_X24Y13/NW2END3 INT_L_X24Y13/WR1END0 INT_L_X24Y14/BYP_BOUNCE_N3_6 INT_L_X24Y14/IMUX_L0 INT_L_X26Y11/IMUX_L38 INT_L_X26Y11/LOGIC_OUTS_L4 INT_L_X26Y11/NL1BEG_N3 INT_L_X26Y11/NW2BEG3 INT_L_X26Y11/WW2BEG0 INT_L_X26Y12/NW2A3 INT_R_X25Y11/WW2A0 INT_R_X25Y12/IMUX14 INT_R_X25Y12/NN2BEG3 INT_R_X25Y12/NW2BEG3 INT_R_X25Y12/NW2END3 INT_R_X25Y12/WR1BEG_S0 INT_R_X25Y13/EL1END2 INT_R_X25Y13/FAN_ALT5 INT_R_X25Y13/FAN_BOUNCE5 INT_R_X25Y13/IMUX19 INT_R_X25Y13/IMUX21 INT_R_X25Y13/IMUX43 INT_R_X25Y13/NN2A3 INT_R_X25Y13/NW2A3 INT_R_X25Y13/WR1BEG0 INT_R_X25Y14/IMUX15 INT_R_X25Y14/IMUX6 INT_R_X25Y14/IMUX7 INT_R_X25Y14/NN2END3 
pips: CLBLL_R_X25Y12/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X25Y13/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X25Y13/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X25Y13/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_R_X25Y14/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X25Y14/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X25Y14/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_L_X24Y11/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X24Y13/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X24Y13/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X24Y14/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X26Y11/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X26Y11/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X24Y11/INT_L.WW2END0->>IMUX_L26 INT_L_X24Y13/INT_L.BYP_ALT6->>BYP_BOUNCE6 INT_L_X24Y13/INT_L.NW2END3->>BYP_ALT6 INT_L_X24Y13/INT_L.NW2END3->>EL1BEG2 INT_L_X24Y13/INT_L.NW2END3->>IMUX_L37 INT_L_X24Y13/INT_L.WR1END0->>IMUX_L0 INT_L_X24Y14/INT_L.BYP_BOUNCE_N3_6->>IMUX_L0 INT_L_X26Y11/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X26Y11/INT_L.LOGIC_OUTS_L4->>WW2BEG0 INT_L_X26Y11/INT_L.NL1BEG_N3->>IMUX_L38 INT_L_X26Y11/INT_L.NL1BEG_N3->>NW2BEG3 INT_R_X25Y12/INT_R.NW2END3->>IMUX14 INT_R_X25Y12/INT_R.NW2END3->>NN2BEG3 INT_R_X25Y12/INT_R.NW2END3->>NW2BEG3 INT_R_X25Y12/INT_R.NW2END3->>WR1BEG_S0 INT_R_X25Y13/INT_R.EL1END2->>FAN_ALT5 INT_R_X25Y13/INT_R.EL1END2->>IMUX21 INT_R_X25Y13/INT_R.EL1END2->>IMUX43 INT_R_X25Y13/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X25Y13/INT_R.FAN_BOUNCE5->>IMUX19 INT_R_X25Y14/INT_R.NN2END3->>IMUX15 INT_R_X25Y14/INT_R.NN2END3->>IMUX6 INT_R_X25Y14/INT_R.NN2END3->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 18, 

r_reg[iforce][0]__0[14] - 
wires: CLBLL_R_X25Y14/CLBLL_EL1BEG3 CLBLL_R_X25Y14/CLBLL_IMUX10 CLBLL_R_X25Y14/CLBLL_L_A4 CLBLL_R_X25Y9/CLBLL_IMUX47 CLBLL_R_X25Y9/CLBLL_LL_AQ CLBLL_R_X25Y9/CLBLL_LL_D5 CLBLL_R_X25Y9/CLBLL_LOGIC_OUTS4 CLBLL_R_X25Y9/CLBLL_WL1END3 CLBLM_L_X24Y11/CLBLM_IMUX19 CLBLM_L_X24Y11/CLBLM_L_B2 CLBLM_L_X24Y14/CLBLM_IMUX3 CLBLM_L_X24Y14/CLBLM_L_A2 CLBLM_L_X26Y10/CLBLM_IMUX47 CLBLM_L_X26Y10/CLBLM_M_D5 CLBLM_L_X26Y13/CLBLM_IMUX31 CLBLM_L_X26Y13/CLBLM_M_C5 CLBLM_L_X26Y14/CLBLM_EL1BEG3 CLBLM_L_X26Y9/CLBLM_WL1END3 INT_L_X24Y11/IMUX_L19 INT_L_X24Y11/SS2END1 INT_L_X24Y12/SS2A1 INT_L_X24Y13/SL1END1 INT_L_X24Y13/SS2BEG1 INT_L_X24Y14/IMUX_L3 INT_L_X24Y14/SL1BEG1 INT_L_X24Y14/SR1END1 INT_L_X24Y15/SR1BEG1 INT_L_X24Y15/WR1END1 INT_L_X26Y10/IMUX_L47 INT_L_X26Y10/SL1END3 INT_L_X26Y10/SR1BEG_S0 INT_L_X26Y10/WL1BEG_N3 INT_L_X26Y11/SL1BEG3 INT_L_X26Y11/SS2END3 INT_L_X26Y12/SS2A3 INT_L_X26Y12/SS2END_N0_3 INT_L_X26Y13/IMUX_L31 INT_L_X26Y13/SL1END3 INT_L_X26Y13/SS2BEG3 INT_L_X26Y14/EL1END3 INT_L_X26Y14/SL1BEG3 INT_L_X26Y9/WL1BEG3 INT_R_X25Y10/NN6A0 INT_R_X25Y10/WL1END_N1_3 INT_R_X25Y11/NN6B0 INT_R_X25Y12/NN6C0 INT_R_X25Y13/NN6D0 INT_R_X25Y14/EL1BEG3 INT_R_X25Y14/IMUX10 INT_R_X25Y14/NN6E0 INT_R_X25Y14/NN6END_S1_0 INT_R_X25Y14/SR1BEG_S0 INT_R_X25Y15/EL1BEG_N3 INT_R_X25Y15/NN6END0 INT_R_X25Y15/WR1BEG1 INT_R_X25Y9/IMUX47 INT_R_X25Y9/LOGIC_OUTS4 INT_R_X25Y9/NN6BEG0 INT_R_X25Y9/WL1END3 
pips: CLBLL_R_X25Y14/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X25Y9/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_R_X25Y9/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_L_X24Y11/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X24Y14/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X26Y10/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X26Y13/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 INT_L_X24Y11/INT_L.SS2END1->>IMUX_L19 INT_L_X24Y13/INT_L.SL1END1->>SS2BEG1 INT_L_X24Y14/INT_L.SR1END1->>IMUX_L3 INT_L_X24Y14/INT_L.SR1END1->>SL1BEG1 INT_L_X24Y15/INT_L.WR1END1->>SR1BEG1 INT_L_X26Y10/INT_L.SL1END3->>IMUX_L47 INT_L_X26Y10/INT_L.SL1END3->>SR1BEG_S0 INT_L_X26Y10/INT_L.SR1BEG_S0->>WL1BEG_N3 INT_L_X26Y11/INT_L.SS2END3->>SL1BEG3 INT_L_X26Y13/INT_L.SL1END3->>IMUX_L31 INT_L_X26Y13/INT_L.SL1END3->>SS2BEG3 INT_L_X26Y14/INT_L.EL1END3->>SL1BEG3 INT_R_X25Y14/INT_R.NN6END_S1_0->>SR1BEG_S0 INT_R_X25Y14/INT_R.SR1BEG_S0->>IMUX10 INT_R_X25Y15/INT_R.NN6END0->>EL1BEG_N3 INT_R_X25Y15/INT_R.NN6END0->>WR1BEG1 INT_R_X25Y9/INT_R.LOGIC_OUTS4->>NN6BEG0 INT_R_X25Y9/INT_R.WL1END3->>IMUX47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

r_reg[imask][0]__0[14] - 
wires: CLBLL_R_X23Y11/CLBLL_SE2A3 CLBLL_R_X23Y12/CLBLL_SW2A3 CLBLL_R_X25Y15/CLBLL_WR1END0 CLBLM_L_X24Y11/CLBLM_IMUX14 CLBLM_L_X24Y11/CLBLM_L_B1 CLBLM_L_X24Y11/CLBLM_SE2A3 CLBLM_L_X24Y12/CLBLM_SW2A3 CLBLM_L_X24Y14/CLBLM_IMUX5 CLBLM_L_X24Y14/CLBLM_L_A6 CLBLM_L_X26Y11/CLBLM_LOGIC_OUTS3 CLBLM_L_X26Y11/CLBLM_L_DQ CLBLM_L_X26Y13/CLBLM_IMUX23 CLBLM_L_X26Y13/CLBLM_L_C3 CLBLM_L_X26Y15/CLBLM_WR1END0 INT_L_X24Y11/IMUX_L14 INT_L_X24Y11/SE2END3 INT_L_X24Y12/SW2A3 INT_L_X24Y13/SR1END3 INT_L_X24Y13/SW2BEG3 INT_L_X24Y14/IMUX_L5 INT_L_X24Y14/SR1BEG3 INT_L_X24Y14/SR1END_N3_3 INT_L_X24Y14/WL1END2 INT_L_X26Y11/LOGIC_OUTS_L3 INT_L_X26Y11/NN2BEG3 INT_L_X26Y12/NN2A3 INT_L_X26Y13/IMUX_L23 INT_L_X26Y13/NN2END3 INT_L_X26Y13/NR1BEG3 INT_L_X26Y14/NR1END3 INT_L_X26Y14/WR1BEG_S0 INT_L_X26Y15/WR1BEG0 INT_R_X23Y11/SE2A3 INT_R_X23Y12/SE2BEG3 INT_R_X23Y12/SW2END3 INT_R_X23Y13/SW2END_N0_3 INT_R_X25Y14/WL1BEG2 INT_R_X25Y14/WR1END_S1_0 INT_R_X25Y15/WR1END0 VBRK_X60Y12/VBRK_SE2A3 VBRK_X60Y13/VBRK_SW2A3 
pips: CLBLM_L_X24Y11/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X24Y14/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X26Y11/CLBLM_L.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 CLBLM_L_X26Y13/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 INT_L_X24Y11/INT_L.SE2END3->>IMUX_L14 INT_L_X24Y13/INT_L.SR1END3->>SW2BEG3 INT_L_X24Y14/INT_L.WL1END2->>IMUX_L5 INT_L_X24Y14/INT_L.WL1END2->>SR1BEG3 INT_L_X26Y11/INT_L.LOGIC_OUTS_L3->>NN2BEG3 INT_L_X26Y13/INT_L.NN2END3->>IMUX_L23 INT_L_X26Y13/INT_L.NN2END3->>NR1BEG3 INT_L_X26Y14/INT_L.NR1END3->>WR1BEG_S0 INT_R_X23Y12/INT_R.SW2END3->>SE2BEG3 INT_R_X25Y14/INT_R.WR1END_S1_0->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_reg[imask][2]__0[14] - 
wires: CLBLL_R_X25Y13/CLBLL_IMUX44 CLBLL_R_X25Y13/CLBLL_LL_D4 CLBLL_R_X25Y13/CLBLL_SE2A0 CLBLL_R_X25Y14/CLBLL_IMUX1 CLBLL_R_X25Y14/CLBLL_IMUX24 CLBLL_R_X25Y14/CLBLL_LL_A3 CLBLL_R_X25Y14/CLBLL_LL_AQ CLBLL_R_X25Y14/CLBLL_LL_B5 CLBLL_R_X25Y14/CLBLL_LOGIC_OUTS4 CLBLM_L_X26Y13/CLBLM_IMUX33 CLBLM_L_X26Y13/CLBLM_L_C1 CLBLM_L_X26Y13/CLBLM_SE2A0 INT_L_X26Y13/IMUX_L33 INT_L_X26Y13/SE2END0 INT_R_X25Y13/BYP_ALT2 INT_R_X25Y13/BYP_BOUNCE2 INT_R_X25Y13/IMUX44 INT_R_X25Y13/SE2A0 INT_R_X25Y13/SR1END1 INT_R_X25Y14/BYP_BOUNCE_N3_2 INT_R_X25Y14/IMUX1 INT_R_X25Y14/IMUX24 INT_R_X25Y14/LOGIC_OUTS4 INT_R_X25Y14/SE2BEG0 INT_R_X25Y14/SR1BEG1 
pips: CLBLL_R_X25Y13/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_R_X25Y14/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X25Y14/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X25Y14/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_L_X26Y13/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 INT_L_X26Y13/INT_L.SE2END0->>IMUX_L33 INT_R_X25Y13/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X25Y13/INT_R.SR1END1->>BYP_ALT2 INT_R_X25Y13/INT_R.SR1END1->>IMUX44 INT_R_X25Y14/INT_R.BYP_BOUNCE_N3_2->>IMUX24 INT_R_X25Y14/INT_R.LOGIC_OUTS4->>IMUX1 INT_R_X25Y14/INT_R.LOGIC_OUTS4->>SE2BEG0 INT_R_X25Y14/INT_R.LOGIC_OUTS4->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

r_reg[iforce][2]__0[14] - 
wires: CLBLL_R_X25Y13/CLBLL_IMUX38 CLBLL_R_X25Y13/CLBLL_LL_D3 CLBLL_R_X25Y13/CLBLL_NW2A3 CLBLL_R_X25Y14/CLBLL_IMUX18 CLBLL_R_X25Y14/CLBLL_IMUX2 CLBLL_R_X25Y14/CLBLL_LL_A2 CLBLL_R_X25Y14/CLBLL_LL_B2 CLBLM_L_X26Y10/CLBLM_IMUX30 CLBLM_L_X26Y10/CLBLM_LOGIC_OUTS0 CLBLM_L_X26Y10/CLBLM_L_AQ CLBLM_L_X26Y10/CLBLM_L_C5 CLBLM_L_X26Y11/CLBLM_IMUX8 CLBLM_L_X26Y11/CLBLM_M_A5 CLBLM_L_X26Y13/CLBLM_IMUX29 CLBLM_L_X26Y13/CLBLM_M_C2 CLBLM_L_X26Y13/CLBLM_NW2A3 INT_L_X26Y10/BYP_ALT6 INT_L_X26Y10/BYP_BOUNCE6 INT_L_X26Y10/IMUX_L30 INT_L_X26Y10/LOGIC_OUTS_L0 INT_L_X26Y10/NL1BEG_N3 INT_L_X26Y10/NN2BEG3 INT_L_X26Y10/NR1BEG3 INT_L_X26Y11/BYP_BOUNCE_N3_6 INT_L_X26Y11/IMUX_L8 INT_L_X26Y11/NE2BEG3 INT_L_X26Y11/NN2A3 INT_L_X26Y11/NR1END3 INT_L_X26Y12/NE2A3 INT_L_X26Y12/NN2END3 INT_L_X26Y12/NW2BEG3 INT_L_X26Y13/IMUX_L29 INT_L_X26Y13/NW2A3 INT_L_X26Y13/NW2END3 INT_R_X25Y13/BYP_ALT3 INT_R_X25Y13/BYP_BOUNCE3 INT_R_X25Y13/IMUX38 INT_R_X25Y13/NW2END3 INT_R_X25Y14/BYP_ALT0 INT_R_X25Y14/BYP_BOUNCE0 INT_R_X25Y14/BYP_BOUNCE_N3_3 INT_R_X25Y14/IMUX18 INT_R_X25Y14/IMUX2 INT_R_X27Y12/NE2END3 INT_R_X27Y12/NW2BEG3 INT_R_X27Y13/NW2A3 
pips: CLBLL_R_X25Y13/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_R_X25Y14/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X25Y14/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLM_L_X26Y10/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X26Y10/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X26Y11/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X26Y13/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X26Y10/INT_L.BYP_ALT6->>BYP_BOUNCE6 INT_L_X26Y10/INT_L.LOGIC_OUTS_L0->>NL1BEG_N3 INT_L_X26Y10/INT_L.NL1BEG_N3->>BYP_ALT6 INT_L_X26Y10/INT_L.NL1BEG_N3->>IMUX_L30 INT_L_X26Y10/INT_L.NL1BEG_N3->>NN2BEG3 INT_L_X26Y10/INT_L.NL1BEG_N3->>NR1BEG3 INT_L_X26Y11/INT_L.BYP_BOUNCE_N3_6->>IMUX_L8 INT_L_X26Y11/INT_L.NR1END3->>NE2BEG3 INT_L_X26Y12/INT_L.NN2END3->>NW2BEG3 INT_L_X26Y13/INT_L.NW2END3->>IMUX_L29 INT_R_X25Y13/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X25Y13/INT_R.NW2END3->>BYP_ALT3 INT_R_X25Y13/INT_R.NW2END3->>IMUX38 INT_R_X25Y14/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X25Y14/INT_R.BYP_BOUNCE0->>IMUX18 INT_R_X25Y14/INT_R.BYP_BOUNCE0->>IMUX2 INT_R_X25Y14/INT_R.BYP_BOUNCE_N3_3->>BYP_ALT0 INT_R_X27Y12/INT_R.NE2END3->>NW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

apbo[prdata][1]_INST_0_i_1_n_0 - 
wires: CLBLL_R_X21Y3/CLBLL_IMUX10 CLBLL_R_X21Y3/CLBLL_L_A4 CLBLL_R_X21Y5/CLBLL_LOGIC_OUTS8 CLBLL_R_X21Y5/CLBLL_L_A INT_R_X21Y3/IMUX10 INT_R_X21Y3/SS2END0 INT_R_X21Y4/SS2A0 INT_R_X21Y5/LOGIC_OUTS8 INT_R_X21Y5/SS2BEG0 
pips: CLBLL_R_X21Y3/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X21Y5/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 INT_R_X21Y3/INT_R.SS2END0->>IMUX10 INT_R_X21Y5/INT_R.LOGIC_OUTS8->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbo[prdata][1]_INST_0_i_2_n_0 - 
wires: CLBLL_R_X21Y3/CLBLL_IMUX3 CLBLL_R_X21Y3/CLBLL_L_A2 CLBLL_R_X21Y4/CLBLL_LOGIC_OUTS9 CLBLL_R_X21Y4/CLBLL_L_B INT_R_X21Y3/IMUX3 INT_R_X21Y3/SL1END1 INT_R_X21Y4/LOGIC_OUTS9 INT_R_X21Y4/SL1BEG1 
pips: CLBLL_R_X21Y3/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X21Y4/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 INT_R_X21Y3/INT_R.SL1END1->>IMUX3 INT_R_X21Y4/INT_R.LOGIC_OUTS9->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbo[prdata][1]_INST_0_i_3_n_0 - 
wires: CLBLL_R_X21Y3/CLBLL_IMUX5 CLBLL_R_X21Y3/CLBLL_L_A6 CLBLL_R_X21Y3/CLBLL_WW2END2 CLBLL_R_X23Y4/CLBLL_LL_B CLBLL_R_X23Y4/CLBLL_LOGIC_OUTS13 CLBLM_L_X22Y3/CLBLM_WW2END2 INT_L_X22Y3/WW2A2 INT_R_X21Y3/IMUX5 INT_R_X21Y3/WW2END2 INT_R_X23Y3/SR1END2 INT_R_X23Y3/WW2BEG2 INT_R_X23Y4/LOGIC_OUTS13 INT_R_X23Y4/SR1BEG2 
pips: CLBLL_R_X21Y3/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X23Y4/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_R_X21Y3/INT_R.WW2END2->>IMUX5 INT_R_X23Y3/INT_R.SR1END2->>WW2BEG2 INT_R_X23Y4/INT_R.LOGIC_OUTS13->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbo[prdata][1]_INST_0_i_4_n_0 - 
wires: CLBLL_R_X21Y5/CLBLL_IMUX10 CLBLL_R_X21Y5/CLBLL_LOGIC_OUTS9 CLBLL_R_X21Y5/CLBLL_L_A4 CLBLL_R_X21Y5/CLBLL_L_B INT_R_X21Y5/IMUX10 INT_R_X21Y5/LOGIC_OUTS9 
pips: CLBLL_R_X21Y5/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X21Y5/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 INT_R_X21Y5/INT_R.LOGIC_OUTS9->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[imask][1]__0[0] - 
wires: CLBLL_R_X21Y5/CLBLL_IMUX3 CLBLL_R_X21Y5/CLBLL_L_A2 CLBLL_R_X21Y6/CLBLL_IMUX10 CLBLL_R_X21Y6/CLBLL_L_A4 CLBLL_R_X21Y6/CLBLL_WR1END1 CLBLM_L_X22Y6/CLBLM_LOGIC_OUTS4 CLBLM_L_X22Y6/CLBLM_M_AQ CLBLM_L_X22Y6/CLBLM_WR1END1 INT_L_X22Y6/LOGIC_OUTS_L4 INT_L_X22Y6/WR1BEG1 INT_R_X21Y5/IMUX3 INT_R_X21Y5/SR1END1 INT_R_X21Y6/IMUX10 INT_R_X21Y6/SR1BEG1 INT_R_X21Y6/WR1END1 
pips: CLBLL_R_X21Y5/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X21Y6/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLM_L_X22Y6/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X22Y6/INT_L.LOGIC_OUTS_L4->>WR1BEG1 INT_R_X21Y5/INT_R.SR1END1->>IMUX3 INT_R_X21Y6/INT_R.WR1END1->>IMUX10 INT_R_X21Y6/INT_R.WR1END1->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r_reg[imask][3]__0[0] - 
wires: CLBLL_R_X21Y5/CLBLL_IMUX6 CLBLL_R_X21Y5/CLBLL_L_A1 CLBLM_L_X20Y6/CLBLM_LOGIC_OUTS4 CLBLM_L_X20Y6/CLBLM_M_AQ CLBLM_L_X20Y7/CLBLM_IMUX25 CLBLM_L_X20Y7/CLBLM_L_B5 INT_L_X20Y5/EL1BEG3 INT_L_X20Y6/EL1BEG_N3 INT_L_X20Y6/LOGIC_OUTS_L4 INT_L_X20Y6/NR1BEG0 INT_L_X20Y7/IMUX_L25 INT_L_X20Y7/NR1END0 INT_R_X21Y5/EL1END3 INT_R_X21Y5/IMUX6 
pips: CLBLL_R_X21Y5/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLM_L_X20Y6/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_L_X20Y7/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 INT_L_X20Y6/INT_L.LOGIC_OUTS_L4->>EL1BEG_N3 INT_L_X20Y6/INT_L.LOGIC_OUTS_L4->>NR1BEG0 INT_L_X20Y7/INT_L.NR1END0->>IMUX_L25 INT_R_X21Y5/INT_R.EL1END3->>IMUX6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r_reg[iforce][3]__0[0] - 
wires: CLBLL_R_X21Y4/CLBLL_IMUX13 CLBLL_R_X21Y4/CLBLL_L_B6 CLBLL_R_X21Y6/CLBLL_IMUX29 CLBLL_R_X21Y6/CLBLL_LL_C2 CLBLL_R_X21Y6/CLBLL_LL_CQ CLBLL_R_X21Y6/CLBLL_LOGIC_OUTS6 CLBLL_R_X21Y7/CLBLL_IMUX33 CLBLL_R_X21Y7/CLBLL_L_C1 CLBLM_L_X20Y7/CLBLM_IMUX19 CLBLM_L_X20Y7/CLBLM_L_B2 INT_L_X20Y6/NL1BEG2 INT_L_X20Y6/WR1END3 INT_L_X20Y7/EL1BEG1 INT_L_X20Y7/IMUX_L19 INT_L_X20Y7/NL1END2 INT_R_X21Y4/IMUX13 INT_R_X21Y4/SS2END2 INT_R_X21Y5/SS2A2 INT_R_X21Y6/IMUX29 INT_R_X21Y6/LOGIC_OUTS6 INT_R_X21Y6/SS2BEG2 INT_R_X21Y6/WR1BEG3 INT_R_X21Y7/EL1END1 INT_R_X21Y7/IMUX33 
pips: CLBLL_R_X21Y4/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X21Y6/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X21Y6/CLBLL_R.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLL_R_X21Y7/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLM_L_X20Y7/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 INT_L_X20Y6/INT_L.WR1END3->>NL1BEG2 INT_L_X20Y7/INT_L.NL1END2->>EL1BEG1 INT_L_X20Y7/INT_L.NL1END2->>IMUX_L19 INT_R_X21Y4/INT_R.SS2END2->>IMUX13 INT_R_X21Y6/INT_R.LOGIC_OUTS6->>IMUX29 INT_R_X21Y6/INT_R.LOGIC_OUTS6->>SS2BEG2 INT_R_X21Y6/INT_R.LOGIC_OUTS6->>WR1BEG3 INT_R_X21Y7/INT_R.EL1END1->>IMUX33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

r_reg[iforce][1]__0[0] - 
wires: CLBLL_R_X21Y4/CLBLL_IMUX1 CLBLL_R_X21Y4/CLBLL_IMUX19 CLBLL_R_X21Y4/CLBLL_LL_A3 CLBLL_R_X21Y4/CLBLL_L_B2 CLBLL_R_X21Y6/CLBLL_IMUX1 CLBLL_R_X21Y6/CLBLL_IMUX9 CLBLL_R_X21Y6/CLBLL_LL_A3 CLBLL_R_X21Y6/CLBLL_LL_AQ CLBLL_R_X21Y6/CLBLL_LOGIC_OUTS4 CLBLL_R_X21Y6/CLBLL_L_A5 INT_R_X21Y4/BYP_ALT1 INT_R_X21Y4/BYP_BOUNCE1 INT_R_X21Y4/IMUX1 INT_R_X21Y4/IMUX19 INT_R_X21Y4/SS2END0 INT_R_X21Y5/SS2A0 INT_R_X21Y6/IMUX1 INT_R_X21Y6/IMUX9 INT_R_X21Y6/LOGIC_OUTS4 INT_R_X21Y6/SS2BEG0 
pips: CLBLL_R_X21Y4/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X21Y4/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X21Y6/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X21Y6/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X21Y6/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_R_X21Y4/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X21Y4/INT_R.BYP_BOUNCE1->>IMUX19 INT_R_X21Y4/INT_R.SS2END0->>BYP_ALT1 INT_R_X21Y4/INT_R.SS2END0->>IMUX1 INT_R_X21Y6/INT_R.LOGIC_OUTS4->>IMUX1 INT_R_X21Y6/INT_R.LOGIC_OUTS4->>IMUX9 INT_R_X21Y6/INT_R.LOGIC_OUTS4->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

apbo[prdata][1]_INST_0_i_5_n_0 - 
wires: CLBLL_R_X21Y4/CLBLL_IMUX25 CLBLL_R_X21Y4/CLBLL_LOGIC_OUTS8 CLBLL_R_X21Y4/CLBLL_L_A CLBLL_R_X21Y4/CLBLL_L_B5 INT_R_X21Y4/IMUX25 INT_R_X21Y4/LOGIC_OUTS8 
pips: CLBLL_R_X21Y4/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X21Y4/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 INT_R_X21Y4/INT_R.LOGIC_OUTS8->>IMUX25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbo[prdata][1]_INST_0_i_6_n_0 - 
wires: CLBLL_R_X23Y4/CLBLL_IMUX12 CLBLL_R_X23Y4/CLBLL_LL_B6 CLBLL_R_X23Y4/CLBLL_LL_C CLBLL_R_X23Y4/CLBLL_LOGIC_OUTS14 INT_R_X23Y4/IMUX12 INT_R_X23Y4/LOGIC_OUTS14 
pips: CLBLL_R_X23Y4/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X23Y4/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_R_X23Y4/INT_R.LOGIC_OUTS14->>IMUX12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbo[prdata][1]_INST_0_i_7_n_0 - 
wires: CLBLL_R_X21Y4/CLBLL_EL1BEG1 CLBLL_R_X21Y4/CLBLL_LOGIC_OUTS10 CLBLL_R_X21Y4/CLBLL_L_C CLBLL_R_X23Y4/CLBLL_IMUX24 CLBLL_R_X23Y4/CLBLL_LL_B5 CLBLM_L_X22Y4/CLBLM_EL1BEG1 INT_L_X22Y4/EL1BEG0 INT_L_X22Y4/EL1END1 INT_R_X21Y4/EL1BEG1 INT_R_X21Y4/LOGIC_OUTS10 INT_R_X23Y3/EL1END_S3_0 INT_R_X23Y4/EL1END0 INT_R_X23Y4/IMUX24 
pips: CLBLL_R_X21Y4/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLL_R_X23Y4/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 INT_L_X22Y4/INT_L.EL1END1->>EL1BEG0 INT_R_X21Y4/INT_R.LOGIC_OUTS10->>EL1BEG1 INT_R_X23Y4/INT_R.EL1END0->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[imask][0]__0[0] - 
wires: CLBLL_R_X21Y5/CLBLL_IMUX16 CLBLL_R_X21Y5/CLBLL_LOGIC_OUTS0 CLBLL_R_X21Y5/CLBLL_L_AQ CLBLL_R_X21Y5/CLBLL_L_B3 CLBLL_R_X21Y7/CLBLL_IMUX16 CLBLL_R_X21Y7/CLBLL_L_B3 INT_R_X21Y5/IMUX16 INT_R_X21Y5/LOGIC_OUTS0 INT_R_X21Y5/NN2BEG0 INT_R_X21Y6/NN2A0 INT_R_X21Y6/NN2END_S2_0 INT_R_X21Y7/IMUX16 INT_R_X21Y7/NN2END0 
pips: CLBLL_R_X21Y5/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X21Y5/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_R_X21Y7/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 INT_R_X21Y5/INT_R.LOGIC_OUTS0->>IMUX16 INT_R_X21Y5/INT_R.LOGIC_OUTS0->>NN2BEG0 INT_R_X21Y7/INT_R.NN2END0->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r_reg[imask][2]__0[0] - 
wires: CLBLL_R_X21Y5/CLBLL_IMUX14 CLBLL_R_X21Y5/CLBLL_L_B1 CLBLL_R_X21Y6/CLBLL_IMUX21 CLBLL_R_X21Y6/CLBLL_LOGIC_OUTS0 CLBLL_R_X21Y6/CLBLL_L_AQ CLBLL_R_X21Y6/CLBLL_L_C4 CLBLL_R_X21Y7/CLBLL_IMUX41 CLBLL_R_X21Y7/CLBLL_L_D1 INT_R_X21Y5/FAN_BOUNCE_S3_0 INT_R_X21Y5/IMUX14 INT_R_X21Y6/FAN_ALT0 INT_R_X21Y6/FAN_BOUNCE0 INT_R_X21Y6/IMUX21 INT_R_X21Y6/LOGIC_OUTS0 INT_R_X21Y6/NL1BEG_N3 INT_R_X21Y6/NR1BEG0 INT_R_X21Y7/IMUX41 INT_R_X21Y7/NR1END0 
pips: CLBLL_R_X21Y5/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X21Y6/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X21Y6/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_R_X21Y7/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 INT_R_X21Y5/INT_R.FAN_BOUNCE_S3_0->>IMUX14 INT_R_X21Y6/INT_R.FAN_ALT0->>FAN_BOUNCE0 INT_R_X21Y6/INT_R.LOGIC_OUTS0->>FAN_ALT0 INT_R_X21Y6/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X21Y6/INT_R.LOGIC_OUTS0->>NR1BEG0 INT_R_X21Y6/INT_R.NL1BEG_N3->>IMUX21 INT_R_X21Y7/INT_R.NR1END0->>IMUX41 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r_reg[iforce][2]__0[0] - 
wires: CLBLL_R_X21Y4/CLBLL_IMUX10 CLBLL_R_X21Y4/CLBLL_L_A4 CLBLL_R_X21Y6/CLBLL_IMUX18 CLBLL_R_X21Y6/CLBLL_IMUX34 CLBLL_R_X21Y6/CLBLL_LL_B2 CLBLL_R_X21Y6/CLBLL_LL_BQ CLBLL_R_X21Y6/CLBLL_LOGIC_OUTS5 CLBLL_R_X21Y6/CLBLL_L_C6 CLBLL_R_X21Y7/CLBLL_IMUX30 CLBLL_R_X21Y7/CLBLL_IMUX42 CLBLL_R_X21Y7/CLBLL_L_C5 CLBLL_R_X21Y7/CLBLL_L_D6 INT_L_X20Y4/SE2A1 INT_L_X20Y5/SE2BEG1 INT_L_X20Y5/SW2END1 INT_R_X21Y4/IMUX10 INT_R_X21Y4/SE2END1 INT_R_X21Y5/SW2A1 INT_R_X21Y6/IMUX18 INT_R_X21Y6/IMUX34 INT_R_X21Y6/LOGIC_OUTS5 INT_R_X21Y6/NR1BEG1 INT_R_X21Y6/SW2BEG1 INT_R_X21Y7/GFAN1 INT_R_X21Y7/IMUX30 INT_R_X21Y7/IMUX42 INT_R_X21Y7/NR1END1 
pips: CLBLL_R_X21Y4/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X21Y6/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X21Y6/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X21Y6/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLL_R_X21Y7/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X21Y7/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 INT_L_X20Y5/INT_L.SW2END1->>SE2BEG1 INT_R_X21Y4/INT_R.SE2END1->>IMUX10 INT_R_X21Y6/INT_R.LOGIC_OUTS5->>IMUX18 INT_R_X21Y6/INT_R.LOGIC_OUTS5->>IMUX34 INT_R_X21Y6/INT_R.LOGIC_OUTS5->>NR1BEG1 INT_R_X21Y6/INT_R.LOGIC_OUTS5->>SW2BEG1 INT_R_X21Y7/INT_R.GFAN1->>IMUX30 INT_R_X21Y7/INT_R.NR1END1->>GFAN1 INT_R_X21Y7/INT_R.NR1END1->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

r_reg[iforce][0]__0[0] - 
wires: CLBLL_R_X21Y4/CLBLL_IMUX2 CLBLL_R_X21Y4/CLBLL_IMUX33 CLBLL_R_X21Y4/CLBLL_IMUX9 CLBLL_R_X21Y4/CLBLL_LL_A2 CLBLL_R_X21Y4/CLBLL_L_A5 CLBLL_R_X21Y4/CLBLL_L_C1 CLBLL_R_X21Y4/CLBLL_SW2A0 CLBLL_R_X21Y5/CLBLL_IMUX32 CLBLL_R_X21Y5/CLBLL_LL_C1 CLBLL_R_X21Y7/CLBLL_IMUX19 CLBLL_R_X21Y7/CLBLL_L_B2 CLBLL_R_X21Y7/CLBLL_WR1END1 CLBLM_L_X22Y4/CLBLM_SW2A0 CLBLM_L_X22Y7/CLBLM_LOGIC_OUTS4 CLBLM_L_X22Y7/CLBLM_M_AQ CLBLM_L_X22Y7/CLBLM_WR1END1 INT_L_X22Y4/SW2A0 INT_L_X22Y5/SL1END0 INT_L_X22Y5/SW2BEG0 INT_L_X22Y6/SL1BEG0 INT_L_X22Y6/SL1END0 INT_L_X22Y7/LOGIC_OUTS_L4 INT_L_X22Y7/SL1BEG0 INT_L_X22Y7/WR1BEG1 INT_R_X21Y4/IMUX2 INT_R_X21Y4/IMUX33 INT_R_X21Y4/IMUX9 INT_R_X21Y4/NL1BEG0 INT_R_X21Y4/NL1END_S3_0 INT_R_X21Y4/SW2END0 INT_R_X21Y5/IMUX32 INT_R_X21Y5/NL1END0 INT_R_X21Y7/IMUX19 INT_R_X21Y7/WR1END1 
pips: CLBLL_R_X21Y4/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X21Y4/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X21Y4/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X21Y5/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X21Y7/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLM_L_X22Y7/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X22Y5/INT_L.SL1END0->>SW2BEG0 INT_L_X22Y6/INT_L.SL1END0->>SL1BEG0 INT_L_X22Y7/INT_L.LOGIC_OUTS_L4->>SL1BEG0 INT_L_X22Y7/INT_L.LOGIC_OUTS_L4->>WR1BEG1 INT_R_X21Y4/INT_R.SW2END0->>IMUX2 INT_R_X21Y4/INT_R.SW2END0->>IMUX33 INT_R_X21Y4/INT_R.SW2END0->>IMUX9 INT_R_X21Y4/INT_R.SW2END0->>NL1BEG0 INT_R_X21Y5/INT_R.NL1END0->>IMUX32 INT_R_X21Y7/INT_R.WR1END1->>IMUX19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

r_reg[ibroadcast_n_0_][1] - 
wires: CLBLL_R_X21Y4/CLBLL_EE2BEG1 CLBLL_R_X23Y4/CLBLL_IMUX35 CLBLL_R_X23Y4/CLBLL_LL_C6 CLBLM_L_X20Y4/CLBLM_IMUX0 CLBLM_L_X20Y4/CLBLM_IMUX16 CLBLM_L_X20Y4/CLBLM_LOGIC_OUTS0 CLBLM_L_X20Y4/CLBLM_L_A3 CLBLM_L_X20Y4/CLBLM_L_AQ CLBLM_L_X20Y4/CLBLM_L_B3 CLBLM_L_X22Y4/CLBLM_EE2BEG1 INT_L_X20Y4/ER1BEG1 INT_L_X20Y4/IMUX_L0 INT_L_X20Y4/IMUX_L16 INT_L_X20Y4/LOGIC_OUTS_L0 INT_L_X22Y4/EE2A1 INT_R_X21Y4/EE2BEG1 INT_R_X21Y4/ER1END1 INT_R_X23Y4/EE2END1 INT_R_X23Y4/IMUX35 
pips: CLBLL_R_X23Y4/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLM_L_X20Y4/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X20Y4/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X20Y4/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X20Y4/INT_L.LOGIC_OUTS_L0->>ER1BEG1 INT_L_X20Y4/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X20Y4/INT_L.LOGIC_OUTS_L0->>IMUX_L16 INT_R_X21Y4/INT_R.ER1END1->>EE2BEG1 INT_R_X23Y4/INT_R.EE2END1->>IMUX35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

p_5_in[1] - 
wires: CLBLL_R_X21Y4/CLBLL_IMUX21 CLBLL_R_X21Y4/CLBLL_LL_AQ CLBLL_R_X21Y4/CLBLL_LOGIC_OUTS4 CLBLL_R_X21Y4/CLBLL_L_C4 CLBLL_R_X21Y6/CLBLL_IMUX23 CLBLL_R_X21Y6/CLBLL_IMUX6 CLBLL_R_X21Y6/CLBLL_L_A1 CLBLL_R_X21Y6/CLBLL_L_C3 CLBLL_R_X21Y7/CLBLL_IMUX25 CLBLL_R_X21Y7/CLBLL_IMUX39 CLBLL_R_X21Y7/CLBLL_L_B5 CLBLL_R_X21Y7/CLBLL_L_D3 CLBLM_L_X20Y4/CLBLM_IMUX10 CLBLM_L_X20Y4/CLBLM_L_A4 CLBLM_L_X20Y7/CLBLM_IMUX26 CLBLM_L_X20Y7/CLBLM_L_B4 INT_L_X20Y4/IMUX_L10 INT_L_X20Y4/WR1END1 INT_L_X20Y6/EL1BEG3 INT_L_X20Y6/NW2END_S0_0 INT_L_X20Y7/BYP_ALT0 INT_L_X20Y7/BYP_BOUNCE0 INT_L_X20Y7/EL1BEG_N3 INT_L_X20Y7/IMUX_L26 INT_L_X20Y7/NE2BEG0 INT_L_X20Y7/NW2END0 INT_L_X20Y8/NE2A0 INT_R_X21Y4/IMUX21 INT_R_X21Y4/LOGIC_OUTS4 INT_R_X21Y4/NL1BEG_N3 INT_R_X21Y4/NN2BEG0 INT_R_X21Y4/WR1BEG1 INT_R_X21Y5/NN2A0 INT_R_X21Y5/NN2END_S2_0 INT_R_X21Y6/EL1END3 INT_R_X21Y6/IMUX23 INT_R_X21Y6/IMUX6 INT_R_X21Y6/NN2BEG0 INT_R_X21Y6/NN2END0 INT_R_X21Y6/NW2BEG0 INT_R_X21Y7/IMUX25 INT_R_X21Y7/IMUX39 INT_R_X21Y7/NE2END_S3_0 INT_R_X21Y7/NN2A0 INT_R_X21Y7/NN2END_S2_0 INT_R_X21Y7/NW2A0 INT_R_X21Y7/SL1END0 INT_R_X21Y8/NE2END0 INT_R_X21Y8/NN2END0 INT_R_X21Y8/SL1BEG0 
pips: CLBLL_R_X21Y4/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X21Y4/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_R_X21Y6/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X21Y6/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X21Y7/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X21Y7/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLM_L_X20Y4/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X20Y7/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 INT_L_X20Y4/INT_L.WR1END1->>IMUX_L10 INT_L_X20Y7/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X20Y7/INT_L.BYP_BOUNCE0->>IMUX_L26 INT_L_X20Y7/INT_L.NW2END0->>BYP_ALT0 INT_L_X20Y7/INT_L.NW2END0->>EL1BEG_N3 INT_L_X20Y7/INT_L.NW2END0->>NE2BEG0 INT_R_X21Y4/INT_R.LOGIC_OUTS4->>NL1BEG_N3 INT_R_X21Y4/INT_R.LOGIC_OUTS4->>NN2BEG0 INT_R_X21Y4/INT_R.LOGIC_OUTS4->>WR1BEG1 INT_R_X21Y4/INT_R.NL1BEG_N3->>IMUX21 INT_R_X21Y6/INT_R.EL1END3->>IMUX23 INT_R_X21Y6/INT_R.EL1END3->>IMUX6 INT_R_X21Y6/INT_R.NN2END0->>NN2BEG0 INT_R_X21Y6/INT_R.NN2END0->>NW2BEG0 INT_R_X21Y7/INT_R.NN2END_S2_0->>IMUX39 INT_R_X21Y7/INT_R.SL1END0->>IMUX25 INT_R_X21Y8/INT_R.NE2END0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 11, 

p_6_in[1] - 
wires: CLBLL_R_X21Y4/CLBLL_IMUX23 CLBLL_R_X21Y4/CLBLL_L_C3 CLBLL_R_X21Y5/CLBLL_NE2A3 CLBLL_R_X21Y6/CLBLL_IMUX20 CLBLL_R_X21Y6/CLBLL_IMUX3 CLBLL_R_X21Y6/CLBLL_L_A2 CLBLL_R_X21Y6/CLBLL_L_C2 CLBLL_R_X21Y7/CLBLL_IMUX14 CLBLL_R_X21Y7/CLBLL_IMUX37 CLBLL_R_X21Y7/CLBLL_L_B1 CLBLL_R_X21Y7/CLBLL_L_D4 CLBLM_L_X20Y5/CLBLM_LOGIC_OUTS0 CLBLM_L_X20Y5/CLBLM_L_AQ CLBLM_L_X20Y7/CLBLM_IMUX16 CLBLM_L_X20Y7/CLBLM_IMUX3 CLBLM_L_X20Y7/CLBLM_L_A2 CLBLM_L_X20Y7/CLBLM_L_B3 CLBLM_L_X22Y5/CLBLM_NE2A3 CLBLM_L_X22Y7/CLBLM_IMUX38 CLBLM_L_X22Y7/CLBLM_M_D3 INT_L_X20Y4/EL1BEG3 INT_L_X20Y5/EL1BEG_N3 INT_L_X20Y5/LOGIC_OUTS_L0 INT_L_X20Y5/NN2BEG0 INT_L_X20Y6/BYP_ALT7 INT_L_X20Y6/BYP_BOUNCE7 INT_L_X20Y6/NN2A0 INT_L_X20Y6/NN2END_S2_0 INT_L_X20Y7/BYP_BOUNCE_N3_7 INT_L_X20Y7/IMUX_L16 INT_L_X20Y7/IMUX_L3 INT_L_X20Y7/NN2END0 INT_L_X22Y5/NE2END3 INT_L_X22Y5/NN2BEG3 INT_L_X22Y6/NN2A3 INT_L_X22Y7/IMUX_L38 INT_L_X22Y7/NN2END3 INT_R_X21Y4/EL1END3 INT_R_X21Y4/IMUX23 INT_R_X21Y4/NE2BEG3 INT_R_X21Y4/NR1BEG3 INT_R_X21Y5/NE2A3 INT_R_X21Y5/NL1BEG2 INT_R_X21Y5/NN2BEG3 INT_R_X21Y5/NR1END3 INT_R_X21Y6/IMUX20 INT_R_X21Y6/IMUX3 INT_R_X21Y6/NL1END2 INT_R_X21Y6/NN2A3 INT_R_X21Y7/IMUX14 INT_R_X21Y7/IMUX37 INT_R_X21Y7/NN2END3 
pips: CLBLL_R_X21Y4/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X21Y6/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X21Y6/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X21Y7/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X21Y7/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 CLBLM_L_X20Y5/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X20Y7/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X20Y7/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X22Y7/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X20Y5/INT_L.LOGIC_OUTS_L0->>EL1BEG_N3 INT_L_X20Y5/INT_L.LOGIC_OUTS_L0->>NN2BEG0 INT_L_X20Y6/INT_L.BYP_ALT7->>BYP_BOUNCE7 INT_L_X20Y6/INT_L.NN2END_S2_0->>BYP_ALT7 INT_L_X20Y7/INT_L.BYP_BOUNCE_N3_7->>IMUX_L3 INT_L_X20Y7/INT_L.NN2END0->>IMUX_L16 INT_L_X22Y5/INT_L.NE2END3->>NN2BEG3 INT_L_X22Y7/INT_L.NN2END3->>IMUX_L38 INT_R_X21Y4/INT_R.EL1END3->>IMUX23 INT_R_X21Y4/INT_R.EL1END3->>NE2BEG3 INT_R_X21Y4/INT_R.EL1END3->>NR1BEG3 INT_R_X21Y5/INT_R.NR1END3->>NL1BEG2 INT_R_X21Y5/INT_R.NR1END3->>NN2BEG3 INT_R_X21Y6/INT_R.NL1END2->>IMUX20 INT_R_X21Y6/INT_R.NL1END2->>IMUX3 INT_R_X21Y7/INT_R.NN2END3->>IMUX14 INT_R_X21Y7/INT_R.NN2END3->>IMUX37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 10, 

apbo[prdata][2]_INST_0_i_1_n_0 - 
wires: CLBLL_R_X21Y4/CLBLL_SE2A0 CLBLL_R_X21Y5/CLBLL_LL_A CLBLL_R_X21Y5/CLBLL_LOGIC_OUTS12 CLBLL_R_X23Y4/CLBLL_ER1BEG2 CLBLM_L_X22Y4/CLBLM_SE2A0 CLBLM_L_X24Y4/CLBLM_ER1BEG2 CLBLM_L_X24Y4/CLBLM_IMUX13 CLBLM_L_X24Y4/CLBLM_L_B6 INT_L_X22Y4/ER1BEG1 INT_L_X22Y4/SE2END0 INT_L_X24Y4/ER1END2 INT_L_X24Y4/IMUX_L13 INT_R_X21Y4/SE2A0 INT_R_X21Y5/LOGIC_OUTS12 INT_R_X21Y5/SE2BEG0 INT_R_X23Y4/ER1BEG2 INT_R_X23Y4/ER1END1 VBRK_X60Y5/VBRK_ER1BEG2 
pips: CLBLL_R_X21Y5/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLM_L_X24Y4/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 INT_L_X22Y4/INT_L.SE2END0->>ER1BEG1 INT_L_X24Y4/INT_L.ER1END2->>IMUX_L13 INT_R_X21Y5/INT_R.LOGIC_OUTS12->>SE2BEG0 INT_R_X23Y4/INT_R.ER1END1->>ER1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbo[prdata][2]_INST_0_i_2_n_0 - 
wires: CLBLL_R_X23Y6/CLBLL_EL1BEG0 CLBLL_R_X23Y6/CLBLL_LOGIC_OUTS9 CLBLL_R_X23Y6/CLBLL_L_B CLBLM_L_X24Y4/CLBLM_IMUX25 CLBLM_L_X24Y4/CLBLM_L_B5 CLBLM_L_X24Y6/CLBLM_EL1BEG0 INT_L_X24Y4/IMUX_L25 INT_L_X24Y4/SS2END0 INT_L_X24Y5/EL1END_S3_0 INT_L_X24Y5/SS2A0 INT_L_X24Y6/EL1END0 INT_L_X24Y6/SS2BEG0 INT_R_X23Y6/EL1BEG0 INT_R_X23Y6/LOGIC_OUTS9 VBRK_X60Y7/VBRK_EL1BEG0 
pips: CLBLL_R_X23Y6/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLM_L_X24Y4/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 INT_L_X24Y4/INT_L.SS2END0->>IMUX_L25 INT_L_X24Y6/INT_L.EL1END0->>SS2BEG0 INT_R_X23Y6/INT_R.LOGIC_OUTS9->>EL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbo[prdata][2]_INST_0_i_3_n_0 - 
wires: CLBLL_R_X25Y4/CLBLL_LL_C CLBLL_R_X25Y4/CLBLL_LOGIC_OUTS14 CLBLM_L_X24Y4/CLBLM_IMUX14 CLBLM_L_X24Y4/CLBLM_L_B1 INT_L_X24Y4/IMUX_L14 INT_L_X24Y4/WR1END3 INT_R_X25Y4/LOGIC_OUTS14 INT_R_X25Y4/WR1BEG3 
pips: CLBLL_R_X25Y4/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLM_L_X24Y4/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 INT_L_X24Y4/INT_L.WR1END3->>IMUX_L14 INT_R_X25Y4/INT_R.LOGIC_OUTS14->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbo[prdata][2]_INST_0_i_4_n_0 - 
wires: CLBLL_R_X21Y5/CLBLL_IMUX11 CLBLL_R_X21Y5/CLBLL_LL_A4 CLBLL_R_X21Y5/CLBLL_LL_B CLBLL_R_X21Y5/CLBLL_LOGIC_OUTS13 INT_R_X21Y5/IMUX11 INT_R_X21Y5/LOGIC_OUTS13 
pips: CLBLL_R_X21Y5/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X21Y5/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_R_X21Y5/INT_R.LOGIC_OUTS13->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[imask][1]__0[1] - 
wires: CLBLL_R_X21Y5/CLBLL_IMUX7 CLBLL_R_X21Y5/CLBLL_LL_A1 CLBLL_R_X21Y5/CLBLL_WL1END3 CLBLL_R_X21Y6/CLBLL_SE2A0 CLBLL_R_X21Y7/CLBLL_ER1BEG1 CLBLL_R_X21Y7/CLBLL_LL_AQ CLBLL_R_X21Y7/CLBLL_LOGIC_OUTS4 CLBLM_L_X22Y5/CLBLM_WL1END3 CLBLM_L_X22Y6/CLBLM_SE2A0 CLBLM_L_X22Y7/CLBLM_ER1BEG1 CLBLM_L_X22Y7/CLBLM_IMUX19 CLBLM_L_X22Y7/CLBLM_IMUX37 CLBLM_L_X22Y7/CLBLM_L_B2 CLBLM_L_X22Y7/CLBLM_L_D4 INT_L_X22Y5/WL1BEG3 INT_L_X22Y6/SE2END0 INT_L_X22Y6/WL1BEG_N3 INT_L_X22Y7/BYP_ALT5 INT_L_X22Y7/BYP_BOUNCE5 INT_L_X22Y7/ER1END1 INT_L_X22Y7/IMUX_L19 INT_L_X22Y7/IMUX_L37 INT_R_X21Y5/IMUX7 INT_R_X21Y5/WL1END3 INT_R_X21Y6/SE2A0 INT_R_X21Y6/WL1END_N1_3 INT_R_X21Y7/ER1BEG1 INT_R_X21Y7/LOGIC_OUTS4 INT_R_X21Y7/SE2BEG0 
pips: CLBLL_R_X21Y5/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X21Y7/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_L_X22Y7/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X22Y7/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 INT_L_X22Y6/INT_L.SE2END0->>WL1BEG_N3 INT_L_X22Y7/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X22Y7/INT_L.BYP_BOUNCE5->>IMUX_L37 INT_L_X22Y7/INT_L.ER1END1->>BYP_ALT5 INT_L_X22Y7/INT_L.ER1END1->>IMUX_L19 INT_R_X21Y5/INT_R.WL1END3->>IMUX7 INT_R_X21Y7/INT_R.LOGIC_OUTS4->>ER1BEG1 INT_R_X21Y7/INT_R.LOGIC_OUTS4->>SE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_reg[imask][3]__0[1] - 
wires: CLBLL_R_X21Y5/CLBLL_IMUX2 CLBLL_R_X21Y5/CLBLL_LL_A2 CLBLM_L_X20Y6/CLBLM_LOGIC_OUTS5 CLBLM_L_X20Y6/CLBLM_M_BQ CLBLM_L_X20Y8/CLBLM_IMUX22 CLBLM_L_X20Y8/CLBLM_IMUX40 CLBLM_L_X20Y8/CLBLM_M_C3 CLBLM_L_X20Y8/CLBLM_M_D1 INT_L_X20Y5/SE2A1 INT_L_X20Y6/LOGIC_OUTS_L5 INT_L_X20Y6/NN2BEG1 INT_L_X20Y6/NR1BEG1 INT_L_X20Y6/SE2BEG1 INT_L_X20Y7/NL1BEG0 INT_L_X20Y7/NL1END_S3_0 INT_L_X20Y7/NN2A1 INT_L_X20Y7/NR1END1 INT_L_X20Y8/BYP_ALT4 INT_L_X20Y8/BYP_BOUNCE4 INT_L_X20Y8/IMUX_L22 INT_L_X20Y8/IMUX_L40 INT_L_X20Y8/NL1END0 INT_L_X20Y8/NN2END1 INT_R_X21Y5/IMUX2 INT_R_X21Y5/SE2END1 
pips: CLBLL_R_X21Y5/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLM_L_X20Y6/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_L_X20Y8/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X20Y8/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 INT_L_X20Y6/INT_L.LOGIC_OUTS_L5->>NN2BEG1 INT_L_X20Y6/INT_L.LOGIC_OUTS_L5->>NR1BEG1 INT_L_X20Y6/INT_L.LOGIC_OUTS_L5->>SE2BEG1 INT_L_X20Y7/INT_L.NR1END1->>NL1BEG0 INT_L_X20Y8/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X20Y8/INT_L.BYP_BOUNCE4->>IMUX_L22 INT_L_X20Y8/INT_L.NL1END0->>IMUX_L40 INT_L_X20Y8/INT_L.NN2END1->>BYP_ALT4 INT_R_X21Y5/INT_R.SE2END1->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r_reg[iforce][3]__0[1] - 
wires: CLBLL_R_X21Y8/CLBLL_NW4END2 CLBLL_R_X23Y6/CLBLL_IMUX19 CLBLL_R_X23Y6/CLBLL_L_B2 CLBLL_R_X23Y7/CLBLL_IMUX18 CLBLL_R_X23Y7/CLBLL_IMUX34 CLBLL_R_X23Y7/CLBLL_LL_B2 CLBLL_R_X23Y7/CLBLL_LL_BQ CLBLL_R_X23Y7/CLBLL_LOGIC_OUTS5 CLBLL_R_X23Y7/CLBLL_L_C6 CLBLM_L_X20Y8/CLBLM_IMUX29 CLBLM_L_X20Y8/CLBLM_IMUX38 CLBLM_L_X20Y8/CLBLM_M_C2 CLBLM_L_X20Y8/CLBLM_M_D3 CLBLM_L_X22Y8/CLBLM_NW4END2 INT_L_X20Y8/IMUX_L29 INT_L_X20Y8/IMUX_L38 INT_L_X20Y8/WR1END3 INT_L_X22Y4/NW6A2 INT_L_X22Y5/NW6B2 INT_L_X22Y6/NW6C2 INT_L_X22Y7/NW6D2 INT_L_X22Y8/NW6E2 INT_R_X21Y8/NW6END2 INT_R_X21Y8/WR1BEG3 INT_R_X23Y4/NW6BEG2 INT_R_X23Y4/SS2END1 INT_R_X23Y5/SS2A1 INT_R_X23Y6/IMUX19 INT_R_X23Y6/SL1END1 INT_R_X23Y6/SS2BEG1 INT_R_X23Y7/IMUX18 INT_R_X23Y7/IMUX34 INT_R_X23Y7/LOGIC_OUTS5 INT_R_X23Y7/SL1BEG1 
pips: CLBLL_R_X23Y6/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X23Y7/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X23Y7/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X23Y7/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_L_X20Y8/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X20Y8/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X20Y8/INT_L.WR1END3->>IMUX_L29 INT_L_X20Y8/INT_L.WR1END3->>IMUX_L38 INT_R_X21Y8/INT_R.NW6END2->>WR1BEG3 INT_R_X23Y4/INT_R.SS2END1->>NW6BEG2 INT_R_X23Y6/INT_R.SL1END1->>IMUX19 INT_R_X23Y6/INT_R.SL1END1->>SS2BEG1 INT_R_X23Y7/INT_R.LOGIC_OUTS5->>IMUX18 INT_R_X23Y7/INT_R.LOGIC_OUTS5->>IMUX34 INT_R_X23Y7/INT_R.LOGIC_OUTS5->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

r_reg[iforce][1]__0[1] - 
wires: CLBLL_R_X23Y6/CLBLL_IMUX25 CLBLL_R_X23Y6/CLBLL_L_B5 CLBLL_R_X23Y6/CLBLL_WW2END0 CLBLL_R_X25Y6/CLBLL_IMUX0 CLBLL_R_X25Y6/CLBLL_IMUX16 CLBLL_R_X25Y6/CLBLL_LOGIC_OUTS0 CLBLL_R_X25Y6/CLBLL_L_A3 CLBLL_R_X25Y6/CLBLL_L_AQ CLBLL_R_X25Y6/CLBLL_L_B3 CLBLM_L_X22Y7/CLBLM_IMUX25 CLBLM_L_X22Y7/CLBLM_IMUX41 CLBLM_L_X22Y7/CLBLM_L_B5 CLBLM_L_X22Y7/CLBLM_L_D1 CLBLM_L_X24Y6/CLBLM_WW2END0 INT_L_X22Y7/IMUX_L25 INT_L_X22Y7/IMUX_L41 INT_L_X22Y7/NW2END1 INT_L_X24Y6/WW2A0 INT_R_X23Y6/IMUX25 INT_R_X23Y6/NW2BEG1 INT_R_X23Y6/WW2END0 INT_R_X23Y7/NW2A1 INT_R_X25Y6/IMUX0 INT_R_X25Y6/IMUX16 INT_R_X25Y6/LOGIC_OUTS0 INT_R_X25Y6/WW2BEG0 VBRK_X60Y7/VBRK_WW2END0 
pips: CLBLL_R_X23Y6/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X25Y6/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X25Y6/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X25Y6/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_L_X22Y7/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X22Y7/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 INT_L_X22Y7/INT_L.NW2END1->>IMUX_L25 INT_L_X22Y7/INT_L.NW2END1->>IMUX_L41 INT_R_X23Y6/INT_R.WW2END0->>IMUX25 INT_R_X23Y6/INT_R.WW2END0->>NW2BEG1 INT_R_X25Y6/INT_R.LOGIC_OUTS0->>IMUX0 INT_R_X25Y6/INT_R.LOGIC_OUTS0->>IMUX16 INT_R_X25Y6/INT_R.LOGIC_OUTS0->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

apbo[prdata][2]_INST_0_i_5_n_0 - 
wires: CLBLL_R_X23Y6/CLBLL_IMUX13 CLBLL_R_X23Y6/CLBLL_LOGIC_OUTS16 CLBLL_R_X23Y6/CLBLL_L_A CLBLL_R_X23Y6/CLBLL_L_AMUX CLBLL_R_X23Y6/CLBLL_L_B6 INT_R_X23Y6/IMUX13 INT_R_X23Y6/LOGIC_OUTS16 
pips: CLBLL_R_X23Y6/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X23Y6/CLBLL_R.CLBLL_L_A->>CLBLL_L_AMUX CLBLL_R_X23Y6/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_R_X23Y6/INT_R.LOGIC_OUTS16->>IMUX13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbo[prdata][2]_INST_0_i_6_n_0 - 
wires: CLBLL_R_X25Y4/CLBLL_IMUX31 CLBLL_R_X25Y4/CLBLL_LL_C5 CLBLL_R_X25Y5/CLBLL_NW2A0 CLBLM_L_X26Y4/CLBLM_LOGIC_OUTS12 CLBLM_L_X26Y4/CLBLM_M_A CLBLM_L_X26Y5/CLBLM_NW2A0 INT_L_X26Y4/LOGIC_OUTS_L12 INT_L_X26Y4/NW2BEG0 INT_L_X26Y5/NW2A0 INT_R_X25Y4/IMUX31 INT_R_X25Y4/NW2END_S0_0 INT_R_X25Y5/NW2END0 
pips: CLBLL_R_X25Y4/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLM_L_X26Y4/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X26Y4/INT_L.LOGIC_OUTS_L12->>NW2BEG0 INT_R_X25Y4/INT_R.NW2END_S0_0->>IMUX31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbo[prdata][2]_INST_0_i_7_n_0 - 
wires: CLBLL_R_X25Y4/CLBLL_IMUX35 CLBLL_R_X25Y4/CLBLL_LL_C6 CLBLM_L_X24Y5/CLBLM_LOGIC_OUTS13 CLBLM_L_X24Y5/CLBLM_M_B INT_L_X24Y4/SE2A1 INT_L_X24Y5/LOGIC_OUTS_L13 INT_L_X24Y5/SE2BEG1 INT_R_X25Y4/IMUX35 INT_R_X25Y4/SE2END1 
pips: CLBLL_R_X25Y4/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLM_L_X24Y5/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X24Y5/INT_L.LOGIC_OUTS_L13->>SE2BEG1 INT_R_X25Y4/INT_R.SE2END1->>IMUX35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[imask][0]__0[1] - 
wires: CLBLL_R_X21Y5/CLBLL_IMUX17 CLBLL_R_X21Y5/CLBLL_LL_AQ CLBLL_R_X21Y5/CLBLL_LL_B3 CLBLL_R_X21Y5/CLBLL_LOGIC_OUTS4 CLBLL_R_X21Y7/CLBLL_IMUX1 CLBLL_R_X21Y7/CLBLL_IMUX44 CLBLL_R_X21Y7/CLBLL_LL_A3 CLBLL_R_X21Y7/CLBLL_LL_D4 INT_L_X20Y5/NW2END_S0_0 INT_L_X20Y6/NE2BEG0 INT_L_X20Y6/NW2END0 INT_L_X20Y7/NE2A0 INT_R_X21Y5/IMUX17 INT_R_X21Y5/LOGIC_OUTS4 INT_R_X21Y5/NW2BEG0 INT_R_X21Y6/NE2END_S3_0 INT_R_X21Y6/NW2A0 INT_R_X21Y7/BYP_ALT0 INT_R_X21Y7/BYP_BOUNCE0 INT_R_X21Y7/IMUX1 INT_R_X21Y7/IMUX44 INT_R_X21Y7/NE2END0 
pips: CLBLL_R_X21Y5/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X21Y5/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_R_X21Y7/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X21Y7/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 INT_L_X20Y6/INT_L.NW2END0->>NE2BEG0 INT_R_X21Y5/INT_R.LOGIC_OUTS4->>IMUX17 INT_R_X21Y5/INT_R.LOGIC_OUTS4->>NW2BEG0 INT_R_X21Y7/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X21Y7/INT_R.BYP_BOUNCE0->>IMUX44 INT_R_X21Y7/INT_R.NE2END0->>BYP_ALT0 INT_R_X21Y7/INT_R.NE2END0->>IMUX1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_reg[imask][2]__0[1] - 
wires: CLBLL_R_X21Y5/CLBLL_IMUX27 CLBLL_R_X21Y5/CLBLL_LL_B4 CLBLL_R_X21Y6/CLBLL_IMUX19 CLBLL_R_X21Y6/CLBLL_LOGIC_OUTS1 CLBLL_R_X21Y6/CLBLL_L_B2 CLBLL_R_X21Y6/CLBLL_L_BQ INT_R_X21Y5/IMUX27 INT_R_X21Y5/SL1END1 INT_R_X21Y6/IMUX19 INT_R_X21Y6/LOGIC_OUTS1 INT_R_X21Y6/SL1BEG1 
pips: CLBLL_R_X21Y5/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X21Y6/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X21Y6/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_R_X21Y5/INT_R.SL1END1->>IMUX27 INT_R_X21Y6/INT_R.LOGIC_OUTS1->>IMUX19 INT_R_X21Y6/INT_R.LOGIC_OUTS1->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r_reg[iforce][2]__0[1] - 
wires: CLBLL_R_X21Y6/CLBLL_IMUX26 CLBLL_R_X21Y6/CLBLL_L_B4 CLBLL_R_X21Y6/CLBLL_WW2END0 CLBLL_R_X23Y6/CLBLL_IMUX0 CLBLL_R_X23Y6/CLBLL_L_A3 CLBLL_R_X23Y7/CLBLL_IMUX1 CLBLL_R_X23Y7/CLBLL_IMUX33 CLBLL_R_X23Y7/CLBLL_LL_A3 CLBLL_R_X23Y7/CLBLL_LL_AQ CLBLL_R_X23Y7/CLBLL_LOGIC_OUTS4 CLBLL_R_X23Y7/CLBLL_L_C1 CLBLM_L_X22Y6/CLBLM_WW2END0 INT_L_X22Y6/WW2A0 INT_R_X21Y6/IMUX26 INT_R_X21Y6/WW2END0 INT_R_X23Y6/IMUX0 INT_R_X23Y6/SL1END0 INT_R_X23Y6/WW2BEG0 INT_R_X23Y7/IMUX1 INT_R_X23Y7/IMUX33 INT_R_X23Y7/LOGIC_OUTS4 INT_R_X23Y7/SL1BEG0 
pips: CLBLL_R_X21Y6/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X23Y6/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X23Y7/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X23Y7/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X23Y7/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_R_X21Y6/INT_R.WW2END0->>IMUX26 INT_R_X23Y6/INT_R.SL1END0->>IMUX0 INT_R_X23Y6/INT_R.SL1END0->>WW2BEG0 INT_R_X23Y7/INT_R.LOGIC_OUTS4->>IMUX1 INT_R_X23Y7/INT_R.LOGIC_OUTS4->>IMUX33 INT_R_X23Y7/INT_R.LOGIC_OUTS4->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

r_reg[iforce][0]__0[1] - 
wires: CLBLL_R_X21Y7/CLBLL_IMUX38 CLBLL_R_X21Y7/CLBLL_IMUX7 CLBLL_R_X21Y7/CLBLL_LL_A1 CLBLL_R_X21Y7/CLBLL_LL_D3 CLBLL_R_X21Y7/CLBLL_WR1END3 CLBLL_R_X23Y6/CLBLL_IMUX5 CLBLL_R_X23Y6/CLBLL_L_A6 CLBLL_R_X23Y6/CLBLL_WR1END2 CLBLL_R_X25Y6/CLBLL_IMUX14 CLBLL_R_X25Y6/CLBLL_L_B1 CLBLL_R_X25Y7/CLBLL_IMUX33 CLBLL_R_X25Y7/CLBLL_L_C1 CLBLL_R_X25Y7/CLBLL_WR1END1 CLBLM_L_X22Y7/CLBLM_WR1END3 CLBLM_L_X24Y5/CLBLM_IMUX12 CLBLM_L_X24Y5/CLBLM_M_B6 CLBLM_L_X24Y6/CLBLM_WR1END2 CLBLM_L_X26Y7/CLBLM_LOGIC_OUTS0 CLBLM_L_X26Y7/CLBLM_L_AQ CLBLM_L_X26Y7/CLBLM_WR1END1 INT_L_X22Y7/NW2END2 INT_L_X22Y7/WR1BEG3 INT_L_X24Y5/IMUX_L12 INT_L_X24Y5/SR1END1 INT_L_X24Y6/SR1BEG1 INT_L_X24Y6/WL1END0 INT_L_X24Y6/WR1BEG2 INT_L_X26Y7/LOGIC_OUTS_L0 INT_L_X26Y7/WR1BEG1 INT_R_X21Y7/IMUX38 INT_R_X21Y7/IMUX7 INT_R_X21Y7/WR1END3 INT_R_X23Y6/IMUX5 INT_R_X23Y6/NW2BEG2 INT_R_X23Y6/WR1END2 INT_R_X23Y7/NW2A2 INT_R_X25Y6/BYP_ALT2 INT_R_X25Y6/BYP_BOUNCE2 INT_R_X25Y6/IMUX14 INT_R_X25Y6/SR1END1 INT_R_X25Y6/WL1BEG0 INT_R_X25Y7/BYP_BOUNCE_N3_2 INT_R_X25Y7/IMUX33 INT_R_X25Y7/SR1BEG1 INT_R_X25Y7/WR1END1 VBRK_X60Y7/VBRK_WR1END2 
pips: CLBLL_R_X21Y7/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_R_X21Y7/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X23Y6/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X25Y6/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X25Y7/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLM_L_X24Y5/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X26Y7/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X22Y7/INT_L.NW2END2->>WR1BEG3 INT_L_X24Y5/INT_L.SR1END1->>IMUX_L12 INT_L_X24Y6/INT_L.WL1END0->>SR1BEG1 INT_L_X24Y6/INT_L.WL1END0->>WR1BEG2 INT_L_X26Y7/INT_L.LOGIC_OUTS_L0->>WR1BEG1 INT_R_X21Y7/INT_R.WR1END3->>IMUX38 INT_R_X21Y7/INT_R.WR1END3->>IMUX7 INT_R_X23Y6/INT_R.WR1END2->>IMUX5 INT_R_X23Y6/INT_R.WR1END2->>NW2BEG2 INT_R_X25Y6/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X25Y6/INT_R.BYP_BOUNCE2->>IMUX14 INT_R_X25Y6/INT_R.SR1END1->>BYP_ALT2 INT_R_X25Y6/INT_R.SR1END1->>WL1BEG0 INT_R_X25Y7/INT_R.WR1END1->>IMUX33 INT_R_X25Y7/INT_R.WR1END1->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

p_0_in30_in - 
wires: CLBLL_R_X25Y4/CLBLL_SE2A0 CLBLL_R_X25Y5/CLBLL_IMUX21 CLBLL_R_X25Y5/CLBLL_IMUX5 CLBLL_R_X25Y5/CLBLL_LOGIC_OUTS0 CLBLL_R_X25Y5/CLBLL_L_A6 CLBLL_R_X25Y5/CLBLL_L_AQ CLBLL_R_X25Y5/CLBLL_L_C4 CLBLM_L_X26Y4/CLBLM_IMUX8 CLBLM_L_X26Y4/CLBLM_M_A5 CLBLM_L_X26Y4/CLBLM_SE2A0 INT_L_X26Y4/IMUX_L8 INT_L_X26Y4/SE2END0 INT_R_X25Y4/SE2A0 INT_R_X25Y5/IMUX21 INT_R_X25Y5/IMUX5 INT_R_X25Y5/LOGIC_OUTS0 INT_R_X25Y5/NL1BEG_N3 INT_R_X25Y5/SE2BEG0 
pips: CLBLL_R_X25Y5/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X25Y5/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X25Y5/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_L_X26Y4/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X26Y4/INT_L.SE2END0->>IMUX_L8 INT_R_X25Y5/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X25Y5/INT_R.LOGIC_OUTS0->>SE2BEG0 INT_R_X25Y5/INT_R.NL1BEG_N3->>IMUX21 INT_R_X25Y5/INT_R.NL1BEG_N3->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

p_5_in[2] - 
wires: CLBLL_R_X21Y6/CLBLL_IMUX16 CLBLL_R_X21Y6/CLBLL_L_B3 CLBLL_R_X21Y6/CLBLL_WW2END1 CLBLL_R_X21Y7/CLBLL_IMUX40 CLBLL_R_X21Y7/CLBLL_IMUX8 CLBLL_R_X21Y7/CLBLL_LL_A5 CLBLL_R_X21Y7/CLBLL_LL_D1 CLBLL_R_X21Y8/CLBLL_WW2A3 CLBLL_R_X23Y6/CLBLL_WW2END1 CLBLL_R_X25Y5/CLBLL_IMUX6 CLBLL_R_X25Y5/CLBLL_L_A1 CLBLL_R_X25Y6/CLBLL_LOGIC_OUTS1 CLBLL_R_X25Y6/CLBLL_L_BQ CLBLM_L_X20Y8/CLBLM_IMUX31 CLBLM_L_X20Y8/CLBLM_IMUX47 CLBLM_L_X20Y8/CLBLM_M_C5 CLBLM_L_X20Y8/CLBLM_M_D5 CLBLM_L_X22Y6/CLBLM_WW2END1 CLBLM_L_X22Y7/CLBLM_IMUX14 CLBLM_L_X22Y7/CLBLM_IMUX46 CLBLM_L_X22Y7/CLBLM_L_B1 CLBLM_L_X22Y7/CLBLM_L_D5 CLBLM_L_X22Y8/CLBLM_WW2A3 CLBLM_L_X24Y5/CLBLM_IMUX27 CLBLM_L_X24Y5/CLBLM_M_B4 CLBLM_L_X24Y6/CLBLM_WW2END1 INT_L_X20Y8/IMUX_L31 INT_L_X20Y8/IMUX_L47 INT_L_X20Y8/WW2END3 INT_L_X20Y9/WW2END_N0_3 INT_L_X22Y6/NL1BEG0 INT_L_X22Y6/NL1END_S3_0 INT_L_X22Y6/WL1END0 INT_L_X22Y6/WW2A1 INT_L_X22Y7/IMUX_L14 INT_L_X22Y7/IMUX_L46 INT_L_X22Y7/NL1BEG_N3 INT_L_X22Y7/NL1END0 INT_L_X22Y7/NN2BEG0 INT_L_X22Y8/NN2A0 INT_L_X22Y8/NN2END_S2_0 INT_L_X22Y8/WW2BEG3 INT_L_X22Y9/NN2END0 INT_L_X24Y5/IMUX_L27 INT_L_X24Y5/WL1END1 INT_L_X24Y6/WW2A1 INT_R_X21Y6/BYP_ALT2 INT_R_X21Y6/BYP_BOUNCE2 INT_R_X21Y6/FAN_ALT7 INT_R_X21Y6/FAN_BOUNCE7 INT_R_X21Y6/IMUX16 INT_R_X21Y6/WW2END1 INT_R_X21Y7/BYP_BOUNCE_N3_2 INT_R_X21Y7/IMUX40 INT_R_X21Y7/IMUX8 INT_R_X21Y8/WW2A3 INT_R_X23Y6/WL1BEG0 INT_R_X23Y6/WW2BEG1 INT_R_X23Y6/WW2END1 INT_R_X25Y5/IMUX6 INT_R_X25Y5/SR1END2 INT_R_X25Y5/WL1BEG1 INT_R_X25Y6/LOGIC_OUTS1 INT_R_X25Y6/SR1BEG2 INT_R_X25Y6/WW2BEG1 VBRK_X60Y7/VBRK_WW2END1 
pips: CLBLL_R_X21Y6/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X21Y7/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_R_X21Y7/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X25Y5/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X25Y6/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLM_L_X20Y8/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X20Y8/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X22Y7/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X22Y7/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X24Y5/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 INT_L_X20Y8/INT_L.WW2END3->>IMUX_L31 INT_L_X20Y8/INT_L.WW2END3->>IMUX_L47 INT_L_X22Y6/INT_L.WL1END0->>NL1BEG0 INT_L_X22Y7/INT_L.NL1BEG_N3->>IMUX_L14 INT_L_X22Y7/INT_L.NL1BEG_N3->>IMUX_L46 INT_L_X22Y7/INT_L.NL1END0->>NL1BEG_N3 INT_L_X22Y7/INT_L.NL1END0->>NN2BEG0 INT_L_X22Y8/INT_L.NN2END_S2_0->>WW2BEG3 INT_L_X24Y5/INT_L.WL1END1->>IMUX_L27 INT_R_X21Y6/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X21Y6/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X21Y6/INT_R.FAN_BOUNCE7->>IMUX16 INT_R_X21Y6/INT_R.WW2END1->>BYP_ALT2 INT_R_X21Y6/INT_R.WW2END1->>FAN_ALT7 INT_R_X21Y7/INT_R.BYP_BOUNCE_N3_2->>IMUX40 INT_R_X21Y7/INT_R.BYP_BOUNCE_N3_2->>IMUX8 INT_R_X23Y6/INT_R.WW2END1->>WL1BEG0 INT_R_X23Y6/INT_R.WW2END1->>WW2BEG1 INT_R_X25Y5/INT_R.SR1END2->>IMUX6 INT_R_X25Y5/INT_R.SR1END2->>WL1BEG1 INT_R_X25Y6/INT_R.LOGIC_OUTS1->>SR1BEG2 INT_R_X25Y6/INT_R.LOGIC_OUTS1->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 13, 

p_6_in[2] - 
wires: CLBLL_R_X21Y6/CLBLL_IMUX25 CLBLL_R_X21Y6/CLBLL_L_B5 CLBLL_R_X21Y6/CLBLL_WL1END2 CLBLL_R_X21Y7/CLBLL_EL1BEG1 CLBLL_R_X21Y7/CLBLL_IMUX11 CLBLL_R_X21Y7/CLBLL_IMUX28 CLBLL_R_X21Y7/CLBLL_LL_A4 CLBLL_R_X21Y7/CLBLL_LL_C4 CLBLL_R_X23Y6/CLBLL_NW2A0 CLBLM_L_X20Y8/CLBLM_IMUX35 CLBLM_L_X20Y8/CLBLM_IMUX43 CLBLM_L_X20Y8/CLBLM_M_C6 CLBLM_L_X20Y8/CLBLM_M_D6 CLBLM_L_X22Y6/CLBLM_WL1END2 CLBLM_L_X22Y7/CLBLM_EL1BEG1 CLBLM_L_X22Y7/CLBLM_IMUX26 CLBLM_L_X22Y7/CLBLM_IMUX36 CLBLM_L_X22Y7/CLBLM_L_B4 CLBLM_L_X22Y7/CLBLM_L_D2 CLBLM_L_X24Y5/CLBLM_IMUX17 CLBLM_L_X24Y5/CLBLM_LOGIC_OUTS4 CLBLM_L_X24Y5/CLBLM_M_AQ CLBLM_L_X24Y5/CLBLM_M_B3 CLBLM_L_X24Y6/CLBLM_NW2A0 INT_L_X20Y8/IMUX_L35 INT_L_X20Y8/IMUX_L43 INT_L_X20Y8/NW2END2 INT_L_X22Y6/NW2END_S0_0 INT_L_X22Y6/WL1BEG2 INT_L_X22Y7/BYP_ALT4 INT_L_X22Y7/BYP_BOUNCE4 INT_L_X22Y7/EL1END1 INT_L_X22Y7/IMUX_L26 INT_L_X22Y7/IMUX_L36 INT_L_X22Y7/NW2END0 INT_L_X24Y5/IMUX_L17 INT_L_X24Y5/LOGIC_OUTS_L4 INT_L_X24Y5/NW2BEG0 INT_L_X24Y6/NW2A0 INT_R_X21Y6/FAN_ALT5 INT_R_X21Y6/FAN_BOUNCE5 INT_R_X21Y6/IMUX25 INT_R_X21Y6/NL1BEG2 INT_R_X21Y6/WL1END2 INT_R_X21Y7/EL1BEG1 INT_R_X21Y7/IMUX11 INT_R_X21Y7/IMUX28 INT_R_X21Y7/NL1END2 INT_R_X21Y7/NW2BEG2 INT_R_X21Y8/NW2A2 INT_R_X23Y5/NW2END_S0_0 INT_R_X23Y6/NW2BEG0 INT_R_X23Y6/NW2END0 INT_R_X23Y7/NW2A0 VBRK_X60Y7/VBRK_NW2A0 
pips: CLBLL_R_X21Y6/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X21Y7/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X21Y7/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLM_L_X20Y8/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X20Y8/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X22Y7/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X22Y7/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X24Y5/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X24Y5/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X20Y8/INT_L.NW2END2->>IMUX_L35 INT_L_X20Y8/INT_L.NW2END2->>IMUX_L43 INT_L_X22Y6/INT_L.NW2END_S0_0->>WL1BEG2 INT_L_X22Y7/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X22Y7/INT_L.BYP_BOUNCE4->>IMUX_L36 INT_L_X22Y7/INT_L.EL1END1->>BYP_ALT4 INT_L_X22Y7/INT_L.EL1END1->>IMUX_L26 INT_L_X24Y5/INT_L.LOGIC_OUTS_L4->>IMUX_L17 INT_L_X24Y5/INT_L.LOGIC_OUTS_L4->>NW2BEG0 INT_R_X21Y6/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X21Y6/INT_R.FAN_BOUNCE5->>IMUX25 INT_R_X21Y6/INT_R.WL1END2->>FAN_ALT5 INT_R_X21Y6/INT_R.WL1END2->>NL1BEG2 INT_R_X21Y7/INT_R.NL1END2->>EL1BEG1 INT_R_X21Y7/INT_R.NL1END2->>IMUX11 INT_R_X21Y7/INT_R.NL1END2->>IMUX28 INT_R_X21Y7/INT_R.NL1END2->>NW2BEG2 INT_R_X23Y6/INT_R.NW2END0->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 12, 

apbo[prdata][3]_INST_0_i_1_n_0 - 
wires: CLBLL_R_X25Y5/CLBLL_IMUX35 CLBLL_R_X25Y5/CLBLL_LL_C6 CLBLL_R_X25Y7/CLBLL_LOGIC_OUTS9 CLBLL_R_X25Y7/CLBLL_L_B INT_R_X25Y5/IMUX35 INT_R_X25Y5/SS2END1 INT_R_X25Y6/SS2A1 INT_R_X25Y7/LOGIC_OUTS9 INT_R_X25Y7/SS2BEG1 
pips: CLBLL_R_X25Y5/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X25Y7/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 INT_R_X25Y5/INT_R.SS2END1->>IMUX35 INT_R_X25Y7/INT_R.LOGIC_OUTS9->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbo[prdata][3]_INST_0_i_2_n_0 - 
wires: CLBLL_R_X25Y5/CLBLL_IMUX22 CLBLL_R_X25Y5/CLBLL_LL_C3 CLBLL_R_X25Y5/CLBLL_SE2A3 CLBLL_R_X25Y5/CLBLL_WL1END2 CLBLL_R_X25Y6/CLBLL_LL_D CLBLL_R_X25Y6/CLBLL_LOGIC_OUTS15 CLBLM_L_X26Y5/CLBLM_SE2A3 CLBLM_L_X26Y5/CLBLM_WL1END2 INT_L_X26Y5/SE2END3 INT_L_X26Y5/WL1BEG2 INT_R_X25Y5/IMUX22 INT_R_X25Y5/SE2A3 INT_R_X25Y5/WL1END2 INT_R_X25Y6/LOGIC_OUTS15 INT_R_X25Y6/SE2BEG3 
pips: CLBLL_R_X25Y5/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X25Y6/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_L_X26Y5/INT_L.SE2END3->>WL1BEG2 INT_R_X25Y5/INT_R.WL1END2->>IMUX22 INT_R_X25Y6/INT_R.LOGIC_OUTS15->>SE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbo[prdata][3]_INST_0_i_3_n_0 - 
wires: CLBLL_R_X25Y5/CLBLL_IMUX31 CLBLL_R_X25Y5/CLBLL_LL_B CLBLL_R_X25Y5/CLBLL_LL_BMUX CLBLL_R_X25Y5/CLBLL_LL_C5 CLBLL_R_X25Y5/CLBLL_LOGIC_OUTS21 INT_R_X25Y5/IMUX31 INT_R_X25Y5/LOGIC_OUTS21 
pips: CLBLL_R_X25Y5/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X25Y5/CLBLL_R.CLBLL_LL_B->>CLBLL_LL_BMUX CLBLL_R_X25Y5/CLBLL_R.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 INT_R_X25Y5/INT_R.LOGIC_OUTS21->>IMUX31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbo[prdata][3]_INST_0_i_4_n_0 - 
wires: CLBLL_R_X23Y7/CLBLL_SE2A2 CLBLL_R_X23Y8/CLBLL_LL_C CLBLL_R_X23Y8/CLBLL_LOGIC_OUTS14 CLBLL_R_X25Y7/CLBLL_IMUX25 CLBLL_R_X25Y7/CLBLL_L_B5 CLBLM_L_X24Y7/CLBLM_SE2A2 INT_L_X24Y7/EL1BEG1 INT_L_X24Y7/SE2END2 INT_R_X23Y7/SE2A2 INT_R_X23Y8/LOGIC_OUTS14 INT_R_X23Y8/SE2BEG2 INT_R_X25Y7/EL1END1 INT_R_X25Y7/IMUX25 VBRK_X60Y8/VBRK_SE2A2 
pips: CLBLL_R_X23Y8/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLL_R_X25Y7/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 INT_L_X24Y7/INT_L.SE2END2->>EL1BEG1 INT_R_X23Y8/INT_R.LOGIC_OUTS14->>SE2BEG2 INT_R_X25Y7/INT_R.EL1END1->>IMUX25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[imask][1]__0[2] - 
wires: CLBLL_R_X23Y7/CLBLL_WW2END2 CLBLL_R_X25Y7/CLBLL_IMUX13 CLBLL_R_X25Y7/CLBLL_L_B6 CLBLL_R_X25Y7/CLBLL_WL1END2 CLBLM_L_X22Y7/CLBLM_IMUX20 CLBLM_L_X22Y7/CLBLM_L_C2 CLBLM_L_X22Y8/CLBLM_IMUX25 CLBLM_L_X22Y8/CLBLM_L_B5 CLBLM_L_X22Y9/CLBLM_IMUX26 CLBLM_L_X22Y9/CLBLM_L_B4 CLBLM_L_X24Y7/CLBLM_WW2END2 CLBLM_L_X26Y7/CLBLM_WL1END2 CLBLM_L_X26Y9/CLBLM_LOGIC_OUTS6 CLBLM_L_X26Y9/CLBLM_M_CQ INT_L_X22Y7/IMUX_L20 INT_L_X22Y7/NL1BEG1 INT_L_X22Y7/WL1END1 INT_L_X22Y8/IMUX_L25 INT_L_X22Y8/NL1END1 INT_L_X22Y8/NR1BEG1 INT_L_X22Y9/IMUX_L26 INT_L_X22Y9/NR1END1 INT_L_X24Y7/WW2A2 INT_L_X26Y7/SR1END3 INT_L_X26Y7/WL1BEG2 INT_L_X26Y8/SL1END2 INT_L_X26Y8/SR1BEG3 INT_L_X26Y8/SR1END_N3_3 INT_L_X26Y9/LOGIC_OUTS_L6 INT_L_X26Y9/SL1BEG2 INT_R_X23Y7/WL1BEG1 INT_R_X23Y7/WW2END2 INT_R_X25Y7/IMUX13 INT_R_X25Y7/WL1END2 INT_R_X25Y7/WW2BEG2 VBRK_X60Y8/VBRK_WW2END2 
pips: CLBLL_R_X25Y7/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLM_L_X22Y7/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X22Y8/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X22Y9/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X26Y9/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X22Y7/INT_L.WL1END1->>IMUX_L20 INT_L_X22Y7/INT_L.WL1END1->>NL1BEG1 INT_L_X22Y8/INT_L.NL1END1->>IMUX_L25 INT_L_X22Y8/INT_L.NL1END1->>NR1BEG1 INT_L_X22Y9/INT_L.NR1END1->>IMUX_L26 INT_L_X26Y7/INT_L.SR1END3->>WL1BEG2 INT_L_X26Y8/INT_L.SL1END2->>SR1BEG3 INT_L_X26Y9/INT_L.LOGIC_OUTS_L6->>SL1BEG2 INT_R_X23Y7/INT_R.WW2END2->>WL1BEG1 INT_R_X25Y7/INT_R.WL1END2->>IMUX13 INT_R_X25Y7/INT_R.WL1END2->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

r_reg[imask][3]__0[2] - 
wires: CLBLL_R_X23Y7/CLBLL_IMUX22 CLBLL_R_X23Y7/CLBLL_LL_C3 CLBLL_R_X23Y7/CLBLL_WW2END0 CLBLL_R_X25Y7/CLBLL_IMUX16 CLBLL_R_X25Y7/CLBLL_LOGIC_OUTS0 CLBLL_R_X25Y7/CLBLL_L_AQ CLBLL_R_X25Y7/CLBLL_L_B3 CLBLM_L_X24Y7/CLBLM_WW2END0 INT_L_X24Y7/WW2A0 INT_R_X23Y7/BYP_ALT4 INT_R_X23Y7/BYP_BOUNCE4 INT_R_X23Y7/IMUX22 INT_R_X23Y7/WW2END0 INT_R_X25Y7/IMUX16 INT_R_X25Y7/LOGIC_OUTS0 INT_R_X25Y7/WW2BEG0 VBRK_X60Y8/VBRK_WW2END0 
pips: CLBLL_R_X23Y7/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X25Y7/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X25Y7/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_R_X23Y7/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X23Y7/INT_R.BYP_BOUNCE4->>IMUX22 INT_R_X23Y7/INT_R.WW2END0->>BYP_ALT4 INT_R_X25Y7/INT_R.LOGIC_OUTS0->>IMUX16 INT_R_X25Y7/INT_R.LOGIC_OUTS0->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r_reg[iforce][3]__0[2] - 
wires: CLBLL_R_X23Y7/CLBLL_IMUX28 CLBLL_R_X23Y7/CLBLL_LL_C4 CLBLL_R_X23Y7/CLBLL_NW2A2 CLBLL_R_X25Y6/CLBLL_IMUX38 CLBLL_R_X25Y6/CLBLL_LL_D3 CLBLM_L_X24Y6/CLBLM_IMUX20 CLBLM_L_X24Y6/CLBLM_LOGIC_OUTS2 CLBLM_L_X24Y6/CLBLM_L_C2 CLBLM_L_X24Y6/CLBLM_L_CQ CLBLM_L_X24Y7/CLBLM_IMUX33 CLBLM_L_X24Y7/CLBLM_L_C1 CLBLM_L_X24Y7/CLBLM_NW2A2 INT_L_X24Y6/ER1BEG3 INT_L_X24Y6/IMUX_L20 INT_L_X24Y6/LOGIC_OUTS_L2 INT_L_X24Y6/NL1BEG1 INT_L_X24Y6/NW2BEG2 INT_L_X24Y7/IMUX_L33 INT_L_X24Y7/NL1END1 INT_L_X24Y7/NW2A2 INT_R_X23Y7/IMUX28 INT_R_X23Y7/NW2END2 INT_R_X25Y6/ER1END3 INT_R_X25Y6/IMUX38 INT_R_X25Y7/ER1END_N3_3 VBRK_X60Y8/VBRK_NW2A2 
pips: CLBLL_R_X23Y7/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X25Y6/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLM_L_X24Y6/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X24Y6/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 CLBLM_L_X24Y7/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 INT_L_X24Y6/INT_L.LOGIC_OUTS_L2->>ER1BEG3 INT_L_X24Y6/INT_L.LOGIC_OUTS_L2->>IMUX_L20 INT_L_X24Y6/INT_L.LOGIC_OUTS_L2->>NL1BEG1 INT_L_X24Y6/INT_L.LOGIC_OUTS_L2->>NW2BEG2 INT_L_X24Y7/INT_L.NL1END1->>IMUX_L33 INT_R_X23Y7/INT_R.NW2END2->>IMUX28 INT_R_X25Y6/INT_R.ER1END3->>IMUX38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

r_reg[iforce][1]__0[2] - 
wires: CLBLL_R_X21Y7/CLBLL_ER1BEG3 CLBLL_R_X21Y7/CLBLL_WW4END3 CLBLL_R_X23Y7/CLBLL_WW4B3 CLBLL_R_X23Y8/CLBLL_WW2A2 CLBLL_R_X25Y6/CLBLL_IMUX44 CLBLL_R_X25Y6/CLBLL_LL_D4 CLBLL_R_X25Y8/CLBLL_IMUX19 CLBLL_R_X25Y8/CLBLL_L_B2 CLBLM_L_X22Y7/CLBLM_ER1BEG3 CLBLM_L_X22Y7/CLBLM_IMUX30 CLBLM_L_X22Y7/CLBLM_L_C5 CLBLM_L_X22Y7/CLBLM_WW4END3 CLBLM_L_X22Y8/CLBLM_IMUX26 CLBLM_L_X22Y8/CLBLM_L_B4 CLBLM_L_X22Y9/CLBLM_IMUX25 CLBLM_L_X22Y9/CLBLM_L_B5 CLBLM_L_X24Y6/CLBLM_IMUX0 CLBLM_L_X24Y6/CLBLM_LOGIC_OUTS0 CLBLM_L_X24Y6/CLBLM_L_A3 CLBLM_L_X24Y6/CLBLM_L_AQ CLBLM_L_X24Y7/CLBLM_WW4B3 CLBLM_L_X24Y8/CLBLM_WW2A2 INT_L_X22Y7/BYP_ALT6 INT_L_X22Y7/BYP_BOUNCE6 INT_L_X22Y7/ER1END3 INT_L_X22Y7/IMUX_L30 INT_L_X22Y7/WW4C3 INT_L_X22Y8/BYP_ALT3 INT_L_X22Y8/BYP_BOUNCE3 INT_L_X22Y8/BYP_BOUNCE_N3_6 INT_L_X22Y8/ER1END_N3_3 INT_L_X22Y8/IMUX_L26 INT_L_X22Y8/WW2END2 INT_L_X22Y9/BYP_BOUNCE_N3_3 INT_L_X22Y9/IMUX_L25 INT_L_X24Y6/EL1BEG2 INT_L_X24Y6/IMUX_L0 INT_L_X24Y6/LOGIC_OUTS_L0 INT_L_X24Y6/NE2BEG3 INT_L_X24Y6/NL1BEG_N3 INT_L_X24Y7/NE2A3 INT_L_X24Y7/WW4A3 INT_L_X24Y8/WR1END3 INT_L_X24Y8/WW2BEG2 INT_R_X21Y7/ER1BEG3 INT_R_X21Y7/WW4END3 INT_R_X23Y7/WW4B3 INT_R_X23Y8/WW2A2 INT_R_X25Y6/EL1END2 INT_R_X25Y6/IMUX44 INT_R_X25Y7/NE2END3 INT_R_X25Y7/NL1BEG2 INT_R_X25Y7/WW4BEG3 INT_R_X25Y8/IMUX19 INT_R_X25Y8/NL1END2 INT_R_X25Y8/WR1BEG3 VBRK_X60Y8/VBRK_WW4B3 VBRK_X60Y9/VBRK_WW2A2 
pips: CLBLL_R_X25Y6/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_R_X25Y8/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLM_L_X22Y7/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X22Y8/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X22Y9/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X24Y6/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X24Y6/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X22Y7/INT_L.BYP_ALT6->>BYP_BOUNCE6 INT_L_X22Y7/INT_L.ER1END3->>BYP_ALT6 INT_L_X22Y7/INT_L.ER1END3->>IMUX_L30 INT_L_X22Y8/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X22Y8/INT_L.BYP_BOUNCE_N3_6->>IMUX_L26 INT_L_X22Y8/INT_L.WW2END2->>BYP_ALT3 INT_L_X22Y9/INT_L.BYP_BOUNCE_N3_3->>IMUX_L25 INT_L_X24Y6/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X24Y6/INT_L.LOGIC_OUTS_L0->>NL1BEG_N3 INT_L_X24Y6/INT_L.NL1BEG_N3->>EL1BEG2 INT_L_X24Y6/INT_L.NL1BEG_N3->>NE2BEG3 INT_L_X24Y8/INT_L.WR1END3->>WW2BEG2 INT_R_X21Y7/INT_R.WW4END3->>ER1BEG3 INT_R_X25Y6/INT_R.EL1END2->>IMUX44 INT_R_X25Y7/INT_R.NE2END3->>NL1BEG2 INT_R_X25Y7/INT_R.NE2END3->>WW4BEG3 INT_R_X25Y8/INT_R.NL1END2->>IMUX19 INT_R_X25Y8/INT_R.NL1END2->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

apbo[prdata][3]_INST_0_i_5_n_0 - 
wires: CLBLL_R_X25Y6/CLBLL_IMUX40 CLBLL_R_X25Y6/CLBLL_LL_A CLBLL_R_X25Y6/CLBLL_LL_D1 CLBLL_R_X25Y6/CLBLL_LOGIC_OUTS12 INT_R_X25Y6/IMUX40 INT_R_X25Y6/LOGIC_OUTS12 
pips: CLBLL_R_X25Y6/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_R_X25Y6/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 INT_R_X25Y6/INT_R.LOGIC_OUTS12->>IMUX40 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbo[prdata][3]_INST_0_i_6_n_0 - 
wires: CLBLL_R_X25Y5/CLBLL_IMUX18 CLBLL_R_X25Y5/CLBLL_LL_B2 CLBLL_R_X25Y5/CLBLL_WR1END1 CLBLM_L_X26Y5/CLBLM_LOGIC_OUTS12 CLBLM_L_X26Y5/CLBLM_M_A CLBLM_L_X26Y5/CLBLM_WR1END1 INT_L_X26Y5/LOGIC_OUTS_L12 INT_L_X26Y5/WR1BEG1 INT_R_X25Y5/IMUX18 INT_R_X25Y5/WR1END1 
pips: CLBLL_R_X25Y5/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLM_L_X26Y5/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X26Y5/INT_L.LOGIC_OUTS_L12->>WR1BEG1 INT_R_X25Y5/INT_R.WR1END1->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbo[prdata][3]_INST_0_i_7_n_0 - 
wires: CLBLL_R_X25Y5/CLBLL_IMUX27 CLBLL_R_X25Y5/CLBLL_LL_B4 CLBLL_R_X25Y5/CLBLL_LL_D CLBLL_R_X25Y5/CLBLL_LL_DMUX CLBLL_R_X25Y5/CLBLL_LOGIC_OUTS23 INT_R_X25Y5/IMUX27 INT_R_X25Y5/LOGIC_OUTS23 
pips: CLBLL_R_X25Y5/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X25Y5/CLBLL_R.CLBLL_LL_D->>CLBLL_LL_DMUX CLBLL_R_X25Y5/CLBLL_R.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 INT_R_X25Y5/INT_R.LOGIC_OUTS23->>IMUX27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[imask][0]__0[2] - 
wires: CLBLL_R_X23Y8/CLBLL_IMUX35 CLBLL_R_X23Y8/CLBLL_LL_C6 CLBLM_L_X22Y8/CLBLM_IMUX0 CLBLM_L_X22Y8/CLBLM_IMUX16 CLBLM_L_X22Y8/CLBLM_LOGIC_OUTS0 CLBLM_L_X22Y8/CLBLM_L_A3 CLBLM_L_X22Y8/CLBLM_L_AQ CLBLM_L_X22Y8/CLBLM_L_B3 INT_L_X22Y8/ER1BEG1 INT_L_X22Y8/IMUX_L0 INT_L_X22Y8/IMUX_L16 INT_L_X22Y8/LOGIC_OUTS_L0 INT_R_X23Y8/ER1END1 INT_R_X23Y8/IMUX35 
pips: CLBLL_R_X23Y8/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLM_L_X22Y8/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X22Y8/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X22Y8/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X22Y8/INT_L.LOGIC_OUTS_L0->>ER1BEG1 INT_L_X22Y8/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X22Y8/INT_L.LOGIC_OUTS_L0->>IMUX_L16 INT_R_X23Y8/INT_R.ER1END1->>IMUX35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_reg[imask][2]__0[2] - 
wires: CLBLL_R_X23Y8/CLBLL_IMUX29 CLBLL_R_X23Y8/CLBLL_LL_C2 CLBLL_R_X23Y9/CLBLL_IMUX29 CLBLL_R_X23Y9/CLBLL_IMUX45 CLBLL_R_X23Y9/CLBLL_LL_AQ CLBLL_R_X23Y9/CLBLL_LL_C2 CLBLL_R_X23Y9/CLBLL_LL_D2 CLBLL_R_X23Y9/CLBLL_LOGIC_OUTS4 INT_R_X23Y8/FAN_BOUNCE_S3_4 INT_R_X23Y8/IMUX29 INT_R_X23Y9/FAN_ALT4 INT_R_X23Y9/FAN_BOUNCE4 INT_R_X23Y9/IMUX29 INT_R_X23Y9/IMUX45 INT_R_X23Y9/LOGIC_OUTS4 INT_R_X23Y9/NL1BEG_N3 
pips: CLBLL_R_X23Y8/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X23Y9/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X23Y9/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_R_X23Y9/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_R_X23Y8/INT_R.FAN_BOUNCE_S3_4->>IMUX29 INT_R_X23Y9/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X23Y9/INT_R.LOGIC_OUTS4->>FAN_ALT4 INT_R_X23Y9/INT_R.LOGIC_OUTS4->>NL1BEG_N3 INT_R_X23Y9/INT_R.NL1BEG_N3->>IMUX29 INT_R_X23Y9/INT_R.NL1BEG_N3->>IMUX45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_reg[iforce][2]__0[2] - 
wires: CLBLL_R_X23Y6/CLBLL_WL1END0 CLBLL_R_X23Y9/CLBLL_IMUX22 CLBLL_R_X23Y9/CLBLL_IMUX47 CLBLL_R_X23Y9/CLBLL_LL_C3 CLBLL_R_X23Y9/CLBLL_LL_D5 CLBLL_R_X25Y6/CLBLL_IMUX8 CLBLL_R_X25Y6/CLBLL_LL_A5 CLBLM_L_X24Y6/CLBLM_IMUX19 CLBLM_L_X24Y6/CLBLM_LOGIC_OUTS1 CLBLM_L_X24Y6/CLBLM_L_B2 CLBLM_L_X24Y6/CLBLM_L_BQ CLBLM_L_X24Y6/CLBLM_WL1END0 CLBLM_L_X24Y7/CLBLM_IMUX30 CLBLM_L_X24Y7/CLBLM_L_C5 INT_L_X24Y6/EL1BEG0 INT_L_X24Y6/IMUX_L19 INT_L_X24Y6/LOGIC_OUTS_L1 INT_L_X24Y6/NR1BEG1 INT_L_X24Y6/WL1BEG0 INT_L_X24Y7/GFAN1 INT_L_X24Y7/IMUX_L30 INT_L_X24Y7/NR1END1 INT_R_X23Y6/NN2BEG1 INT_R_X23Y6/WL1END0 INT_R_X23Y7/NN2A1 INT_R_X23Y8/NN2END1 INT_R_X23Y8/NR1BEG1 INT_R_X23Y9/GFAN1 INT_R_X23Y9/IMUX22 INT_R_X23Y9/IMUX47 INT_R_X23Y9/NR1END1 INT_R_X25Y5/EL1END_S3_0 INT_R_X25Y6/EL1END0 INT_R_X25Y6/IMUX8 VBRK_X60Y7/VBRK_WL1END0 
pips: CLBLL_R_X23Y9/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X23Y9/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_R_X25Y6/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLM_L_X24Y6/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X24Y6/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_L_X24Y7/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 INT_L_X24Y6/INT_L.LOGIC_OUTS_L1->>EL1BEG0 INT_L_X24Y6/INT_L.LOGIC_OUTS_L1->>IMUX_L19 INT_L_X24Y6/INT_L.LOGIC_OUTS_L1->>NR1BEG1 INT_L_X24Y6/INT_L.LOGIC_OUTS_L1->>WL1BEG0 INT_L_X24Y7/INT_L.GFAN1->>IMUX_L30 INT_L_X24Y7/INT_L.NR1END1->>GFAN1 INT_R_X23Y6/INT_R.WL1END0->>NN2BEG1 INT_R_X23Y8/INT_R.NN2END1->>NR1BEG1 INT_R_X23Y9/INT_R.GFAN1->>IMUX22 INT_R_X23Y9/INT_R.GFAN1->>IMUX47 INT_R_X23Y9/INT_R.NR1END1->>GFAN1 INT_R_X25Y6/INT_R.EL1END0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

r_reg[iforce][0]__0[2] - 
wires: CLBLL_R_X23Y7/CLBLL_WW4C3 CLBLL_R_X25Y5/CLBLL_IMUX47 CLBLL_R_X25Y5/CLBLL_LL_D5 CLBLL_R_X25Y6/CLBLL_IMUX27 CLBLL_R_X25Y6/CLBLL_IMUX7 CLBLL_R_X25Y6/CLBLL_LL_A1 CLBLL_R_X25Y6/CLBLL_LL_B4 CLBLL_R_X25Y7/CLBLL_NE2A3 CLBLL_R_X25Y7/CLBLL_WW4A3 CLBLL_R_X25Y8/CLBLL_IMUX14 CLBLL_R_X25Y8/CLBLL_L_B1 CLBLL_R_X25Y8/CLBLL_NW2A3 CLBLM_L_X22Y8/CLBLM_IMUX19 CLBLM_L_X22Y8/CLBLM_IMUX3 CLBLM_L_X22Y8/CLBLM_L_A2 CLBLM_L_X22Y8/CLBLM_L_B2 CLBLM_L_X24Y7/CLBLM_LOGIC_OUTS0 CLBLM_L_X24Y7/CLBLM_L_AQ CLBLM_L_X24Y7/CLBLM_WW4C3 CLBLM_L_X26Y7/CLBLM_NE2A3 CLBLM_L_X26Y7/CLBLM_WW4A3 CLBLM_L_X26Y8/CLBLM_NW2A3 INT_L_X22Y7/NL1BEG2 INT_L_X22Y7/WW4END3 INT_L_X22Y8/IMUX_L19 INT_L_X22Y8/IMUX_L3 INT_L_X22Y8/NL1END2 INT_L_X24Y6/EL1BEG3 INT_L_X24Y7/EL1BEG_N3 INT_L_X24Y7/LOGIC_OUTS_L0 INT_L_X24Y7/WW4B3 INT_L_X26Y7/NE2END3 INT_L_X26Y7/NW2BEG3 INT_L_X26Y7/WW4BEG3 INT_L_X26Y8/NW2A3 INT_R_X23Y7/WW4C3 INT_R_X25Y5/IMUX47 INT_R_X25Y5/SL1END3 INT_R_X25Y6/EL1END3 INT_R_X25Y6/FAN_ALT3 INT_R_X25Y6/FAN_BOUNCE3 INT_R_X25Y6/IMUX27 INT_R_X25Y6/IMUX7 INT_R_X25Y6/NE2BEG3 INT_R_X25Y6/SL1BEG3 INT_R_X25Y7/NE2A3 INT_R_X25Y7/WW4A3 INT_R_X25Y8/IMUX14 INT_R_X25Y8/NW2END3 VBRK_X60Y8/VBRK_WW4C3 
pips: CLBLL_R_X25Y5/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_R_X25Y6/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X25Y6/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X25Y8/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLM_L_X22Y8/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X22Y8/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X24Y7/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X22Y7/INT_L.WW4END3->>NL1BEG2 INT_L_X22Y8/INT_L.NL1END2->>IMUX_L19 INT_L_X22Y8/INT_L.NL1END2->>IMUX_L3 INT_L_X24Y7/INT_L.LOGIC_OUTS_L0->>EL1BEG_N3 INT_L_X26Y7/INT_L.NE2END3->>NW2BEG3 INT_L_X26Y7/INT_L.NE2END3->>WW4BEG3 INT_R_X25Y5/INT_R.SL1END3->>IMUX47 INT_R_X25Y6/INT_R.EL1END3->>FAN_ALT3 INT_R_X25Y6/INT_R.EL1END3->>IMUX7 INT_R_X25Y6/INT_R.EL1END3->>NE2BEG3 INT_R_X25Y6/INT_R.EL1END3->>SL1BEG3 INT_R_X25Y6/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X25Y6/INT_R.FAN_BOUNCE3->>IMUX27 INT_R_X25Y8/INT_R.NW2END3->>IMUX14 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

p_0_in28_in - 
wires: CLBLL_R_X25Y5/CLBLL_EL1BEG0 CLBLL_R_X25Y5/CLBLL_IMUX19 CLBLL_R_X25Y5/CLBLL_IMUX39 CLBLL_R_X25Y5/CLBLL_LOGIC_OUTS1 CLBLL_R_X25Y5/CLBLL_L_B2 CLBLL_R_X25Y5/CLBLL_L_BQ CLBLL_R_X25Y5/CLBLL_L_D3 CLBLM_L_X26Y5/CLBLM_EL1BEG0 CLBLM_L_X26Y5/CLBLM_IMUX1 CLBLM_L_X26Y5/CLBLM_M_A3 INT_L_X26Y4/EL1END_S3_0 INT_L_X26Y5/EL1END0 INT_L_X26Y5/IMUX_L1 INT_R_X25Y5/EL1BEG0 INT_R_X25Y5/IMUX19 INT_R_X25Y5/IMUX39 INT_R_X25Y5/LOGIC_OUTS1 INT_R_X25Y5/NL1BEG0 INT_R_X25Y5/NL1END_S3_0 INT_R_X25Y6/NL1END0 
pips: CLBLL_R_X25Y5/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X25Y5/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_R_X25Y5/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLM_L_X26Y5/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 INT_L_X26Y5/INT_L.EL1END0->>IMUX_L1 INT_R_X25Y5/INT_R.LOGIC_OUTS1->>EL1BEG0 INT_R_X25Y5/INT_R.LOGIC_OUTS1->>IMUX19 INT_R_X25Y5/INT_R.LOGIC_OUTS1->>NL1BEG0 INT_R_X25Y5/INT_R.NL1END_S3_0->>IMUX39 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

p_5_in[3] - 
wires: CLBLL_R_X23Y6/CLBLL_SE2A2 CLBLL_R_X23Y7/CLBLL_IMUX29 CLBLL_R_X23Y7/CLBLL_LL_C2 CLBLL_R_X23Y8/CLBLL_WW2END1 CLBLL_R_X23Y9/CLBLL_IMUX28 CLBLL_R_X23Y9/CLBLL_IMUX44 CLBLL_R_X23Y9/CLBLL_LL_C4 CLBLL_R_X23Y9/CLBLL_LL_D4 CLBLL_R_X23Y9/CLBLL_NW2A2 CLBLL_R_X25Y5/CLBLL_IMUX14 CLBLL_R_X25Y5/CLBLL_IMUX44 CLBLL_R_X25Y5/CLBLL_LL_D4 CLBLL_R_X25Y5/CLBLL_L_B1 CLBLL_R_X25Y8/CLBLL_LOGIC_OUTS1 CLBLL_R_X25Y8/CLBLL_L_BQ CLBLM_L_X22Y7/CLBLM_IMUX23 CLBLM_L_X22Y7/CLBLM_L_C3 CLBLM_L_X22Y8/CLBLM_IMUX14 CLBLM_L_X22Y8/CLBLM_IMUX6 CLBLM_L_X22Y8/CLBLM_L_A1 CLBLM_L_X22Y8/CLBLM_L_B1 CLBLM_L_X22Y9/CLBLM_IMUX19 CLBLM_L_X22Y9/CLBLM_L_B2 CLBLM_L_X24Y6/CLBLM_SE2A2 CLBLM_L_X24Y8/CLBLM_WW2END1 CLBLM_L_X24Y9/CLBLM_NW2A2 INT_L_X22Y7/IMUX_L23 INT_L_X22Y7/SR1END3 INT_L_X22Y8/IMUX_L14 INT_L_X22Y8/IMUX_L6 INT_L_X22Y8/NL1BEG2 INT_L_X22Y8/SR1BEG3 INT_L_X22Y8/SR1END_N3_3 INT_L_X22Y8/WR1END3 INT_L_X22Y9/IMUX_L19 INT_L_X22Y9/NL1END2 INT_L_X24Y5/SE2A2 INT_L_X24Y6/SE2BEG2 INT_L_X24Y6/SE2END2 INT_L_X24Y8/NW2BEG2 INT_L_X24Y8/WR1END2 INT_L_X24Y8/WW2A1 INT_L_X24Y9/NW2A2 INT_R_X23Y6/SE2A2 INT_R_X23Y7/IMUX29 INT_R_X23Y7/SE2BEG2 INT_R_X23Y7/SR1END2 INT_R_X23Y8/SR1BEG2 INT_R_X23Y8/WR1BEG3 INT_R_X23Y8/WW2END1 INT_R_X23Y9/IMUX28 INT_R_X23Y9/IMUX44 INT_R_X23Y9/NW2END2 INT_R_X25Y5/BYP_ALT2 INT_R_X25Y5/BYP_BOUNCE2 INT_R_X25Y5/IMUX14 INT_R_X25Y5/IMUX44 INT_R_X25Y5/SE2END2 INT_R_X25Y6/BYP_BOUNCE_N3_2 INT_R_X25Y8/LOGIC_OUTS1 INT_R_X25Y8/WR1BEG2 INT_R_X25Y8/WW2BEG1 VBRK_X60Y10/VBRK_NW2A2 VBRK_X60Y7/VBRK_SE2A2 VBRK_X60Y9/VBRK_WW2END1 
pips: CLBLL_R_X23Y7/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X23Y9/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X23Y9/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_R_X25Y5/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X25Y5/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_R_X25Y8/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLM_L_X22Y7/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X22Y8/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X22Y8/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X22Y9/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 INT_L_X22Y7/INT_L.SR1END3->>IMUX_L23 INT_L_X22Y8/INT_L.WR1END3->>IMUX_L14 INT_L_X22Y8/INT_L.WR1END3->>IMUX_L6 INT_L_X22Y8/INT_L.WR1END3->>NL1BEG2 INT_L_X22Y8/INT_L.WR1END3->>SR1BEG3 INT_L_X22Y9/INT_L.NL1END2->>IMUX_L19 INT_L_X24Y6/INT_L.SE2END2->>SE2BEG2 INT_L_X24Y8/INT_L.WR1END2->>NW2BEG2 INT_R_X23Y7/INT_R.SR1END2->>IMUX29 INT_R_X23Y7/INT_R.SR1END2->>SE2BEG2 INT_R_X23Y8/INT_R.WW2END1->>SR1BEG2 INT_R_X23Y8/INT_R.WW2END1->>WR1BEG3 INT_R_X23Y9/INT_R.NW2END2->>IMUX28 INT_R_X23Y9/INT_R.NW2END2->>IMUX44 INT_R_X25Y5/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X25Y5/INT_R.BYP_BOUNCE2->>IMUX14 INT_R_X25Y5/INT_R.SE2END2->>BYP_ALT2 INT_R_X25Y5/INT_R.SE2END2->>IMUX44 INT_R_X25Y8/INT_R.LOGIC_OUTS1->>WR1BEG2 INT_R_X25Y8/INT_R.LOGIC_OUTS1->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 15, 

p_6_in[3] - 
wires: CLBLL_R_X21Y7/CLBLL_WW2A0 CLBLL_R_X21Y8/CLBLL_EL1BEG0 CLBLL_R_X21Y8/CLBLL_IMUX18 CLBLL_R_X21Y8/CLBLL_IMUX22 CLBLL_R_X21Y8/CLBLL_IMUX30 CLBLL_R_X21Y8/CLBLL_LL_B2 CLBLL_R_X21Y8/CLBLL_LL_C3 CLBLL_R_X21Y8/CLBLL_L_C5 CLBLL_R_X21Y8/CLBLL_NW2A1 CLBLL_R_X23Y7/CLBLL_IMUX32 CLBLL_R_X23Y7/CLBLL_LL_C1 CLBLL_R_X23Y7/CLBLL_NW2A0 CLBLL_R_X23Y9/CLBLL_IMUX32 CLBLL_R_X23Y9/CLBLL_IMUX40 CLBLL_R_X23Y9/CLBLL_LL_C1 CLBLL_R_X23Y9/CLBLL_LL_D1 CLBLL_R_X25Y5/CLBLL_IMUX45 CLBLL_R_X25Y5/CLBLL_LL_D2 CLBLM_L_X20Y7/CLBLM_IMUX33 CLBLM_L_X20Y7/CLBLM_IMUX41 CLBLM_L_X20Y7/CLBLM_L_C1 CLBLM_L_X20Y7/CLBLM_L_D1 CLBLM_L_X20Y8/CLBLM_IMUX21 CLBLM_L_X20Y8/CLBLM_L_C4 CLBLM_L_X22Y7/CLBLM_IMUX33 CLBLM_L_X22Y7/CLBLM_L_C1 CLBLM_L_X22Y7/CLBLM_WW2A0 CLBLM_L_X22Y8/CLBLM_EL1BEG0 CLBLM_L_X22Y8/CLBLM_IMUX23 CLBLM_L_X22Y8/CLBLM_IMUX29 CLBLM_L_X22Y8/CLBLM_IMUX9 CLBLM_L_X22Y8/CLBLM_L_A5 CLBLM_L_X22Y8/CLBLM_L_C3 CLBLM_L_X22Y8/CLBLM_M_C2 CLBLM_L_X22Y8/CLBLM_NW2A1 CLBLM_L_X22Y9/CLBLM_IMUX16 CLBLM_L_X22Y9/CLBLM_L_B3 CLBLM_L_X24Y5/CLBLM_LOGIC_OUTS5 CLBLM_L_X24Y5/CLBLM_M_BQ CLBLM_L_X24Y7/CLBLM_NW2A0 INT_L_X20Y7/IMUX_L33 INT_L_X20Y7/IMUX_L41 INT_L_X20Y7/WW2END0 INT_L_X20Y8/IMUX_L21 INT_L_X20Y8/WR1END2 INT_L_X22Y7/EL1END_S3_0 INT_L_X22Y7/IMUX_L33 INT_L_X22Y7/NW2BEG1 INT_L_X22Y7/WR1END1 INT_L_X22Y7/WW2BEG0 INT_L_X22Y8/EL1END0 INT_L_X22Y8/FAN_BOUNCE_S3_4 INT_L_X22Y8/IMUX_L23 INT_L_X22Y8/IMUX_L29 INT_L_X22Y8/IMUX_L9 INT_L_X22Y8/NE2BEG0 INT_L_X22Y8/NR1BEG0 INT_L_X22Y8/NW2A1 INT_L_X22Y9/FAN_ALT4 INT_L_X22Y9/FAN_BOUNCE4 INT_L_X22Y9/IMUX_L16 INT_L_X22Y9/NE2A0 INT_L_X22Y9/NR1END0 INT_L_X24Y5/EL1BEG3 INT_L_X24Y5/LOGIC_OUTS_L5 INT_L_X24Y5/NL1BEG0 INT_L_X24Y5/NL1END_S3_0 INT_L_X24Y6/EL1BEG_N3 INT_L_X24Y6/NL1END0 INT_L_X24Y6/NW2BEG0 INT_L_X24Y7/NW2A0 INT_R_X21Y7/WW2A0 INT_R_X21Y8/BYP_ALT4 INT_R_X21Y8/BYP_BOUNCE4 INT_R_X21Y8/EL1BEG0 INT_R_X21Y8/IMUX18 INT_R_X21Y8/IMUX22 INT_R_X21Y8/IMUX30 INT_R_X21Y8/NW2END1 INT_R_X21Y8/WR1BEG2 INT_R_X23Y6/NW2END_S0_0 INT_R_X23Y7/IMUX32 INT_R_X23Y7/NW2END0 INT_R_X23Y7/WR1BEG1 INT_R_X23Y8/NE2END_S3_0 INT_R_X23Y9/IMUX32 INT_R_X23Y9/IMUX40 INT_R_X23Y9/NE2END0 INT_R_X25Y5/EL1END3 INT_R_X25Y5/IMUX45 VBRK_X60Y8/VBRK_NW2A0 
pips: CLBLL_R_X21Y8/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X21Y8/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X21Y8/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X23Y7/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X23Y9/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X23Y9/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_R_X25Y5/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 CLBLM_L_X20Y7/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X20Y7/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X20Y8/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X22Y7/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X22Y8/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X22Y8/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X22Y8/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X22Y9/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X24Y5/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X20Y7/INT_L.WW2END0->>IMUX_L33 INT_L_X20Y7/INT_L.WW2END0->>IMUX_L41 INT_L_X20Y8/INT_L.WR1END2->>IMUX_L21 INT_L_X22Y7/INT_L.WR1END1->>IMUX_L33 INT_L_X22Y7/INT_L.WR1END1->>NW2BEG1 INT_L_X22Y7/INT_L.WR1END1->>WW2BEG0 INT_L_X22Y8/INT_L.EL1END0->>IMUX_L9 INT_L_X22Y8/INT_L.EL1END0->>NE2BEG0 INT_L_X22Y8/INT_L.EL1END0->>NR1BEG0 INT_L_X22Y8/INT_L.FAN_BOUNCE_S3_4->>IMUX_L23 INT_L_X22Y8/INT_L.FAN_BOUNCE_S3_4->>IMUX_L29 INT_L_X22Y9/INT_L.FAN_ALT4->>FAN_BOUNCE4 INT_L_X22Y9/INT_L.NR1END0->>FAN_ALT4 INT_L_X22Y9/INT_L.NR1END0->>IMUX_L16 INT_L_X24Y5/INT_L.LOGIC_OUTS_L5->>NL1BEG0 INT_L_X24Y6/INT_L.NL1END0->>EL1BEG_N3 INT_L_X24Y6/INT_L.NL1END0->>NW2BEG0 INT_R_X21Y8/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X21Y8/INT_R.BYP_BOUNCE4->>IMUX22 INT_R_X21Y8/INT_R.BYP_BOUNCE4->>IMUX30 INT_R_X21Y8/INT_R.NW2END1->>BYP_ALT4 INT_R_X21Y8/INT_R.NW2END1->>EL1BEG0 INT_R_X21Y8/INT_R.NW2END1->>IMUX18 INT_R_X21Y8/INT_R.NW2END1->>WR1BEG2 INT_R_X23Y7/INT_R.NW2END0->>IMUX32 INT_R_X23Y7/INT_R.NW2END0->>WR1BEG1 INT_R_X23Y9/INT_R.NE2END0->>IMUX32 INT_R_X23Y9/INT_R.NE2END0->>IMUX40 INT_R_X25Y5/INT_R.EL1END3->>IMUX45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 19, 

apbo[prdata][4]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbo[prdata][4]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbo[prdata][4]_INST_0_i_3_n_0 - 
wires: CLBLM_L_X24Y7/CLBLM_IMUX15 CLBLM_L_X24Y7/CLBLM_LOGIC_OUTS15 CLBLM_L_X24Y7/CLBLM_M_B1 CLBLM_L_X24Y7/CLBLM_M_D INT_L_X24Y7/IMUX_L15 INT_L_X24Y7/LOGIC_OUTS_L15 
pips: CLBLM_L_X24Y7/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X24Y7/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X24Y7/INT_L.LOGIC_OUTS_L15->>IMUX_L15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in26_in - 
wires: CLBLL_R_X23Y5/CLBLL_ER1BEG1 CLBLL_R_X23Y5/CLBLL_LOGIC_OUTS0 CLBLL_R_X23Y5/CLBLL_L_AQ CLBLL_R_X23Y7/CLBLL_NE2A0 CLBLM_L_X24Y5/CLBLM_ER1BEG1 CLBLM_L_X24Y5/CLBLM_IMUX11 CLBLM_L_X24Y5/CLBLM_IMUX35 CLBLM_L_X24Y5/CLBLM_M_A4 CLBLM_L_X24Y5/CLBLM_M_C6 CLBLM_L_X24Y7/CLBLM_IMUX17 CLBLM_L_X24Y7/CLBLM_M_B3 CLBLM_L_X24Y7/CLBLM_NE2A0 INT_L_X24Y5/ER1END1 INT_L_X24Y5/IMUX_L11 INT_L_X24Y5/IMUX_L35 INT_L_X24Y6/NE2END_S3_0 INT_L_X24Y7/IMUX_L17 INT_L_X24Y7/NE2END0 INT_R_X23Y5/ER1BEG1 INT_R_X23Y5/LOGIC_OUTS0 INT_R_X23Y5/NR1BEG0 INT_R_X23Y6/NE2BEG0 INT_R_X23Y6/NR1END0 INT_R_X23Y7/NE2A0 VBRK_X60Y6/VBRK_ER1BEG1 VBRK_X60Y8/VBRK_NE2A0 
pips: CLBLL_R_X23Y5/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_L_X24Y5/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X24Y5/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X24Y7/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 INT_L_X24Y5/INT_L.ER1END1->>IMUX_L11 INT_L_X24Y5/INT_L.ER1END1->>IMUX_L35 INT_L_X24Y7/INT_L.NE2END0->>IMUX_L17 INT_R_X23Y5/INT_R.LOGIC_OUTS0->>ER1BEG1 INT_R_X23Y5/INT_R.LOGIC_OUTS0->>NR1BEG0 INT_R_X23Y6/INT_R.NR1END0->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

apbo[prdata][4]_INST_0_i_4_n_0 - 
wires: CLBLL_R_X23Y7/CLBLL_ER1BEG1 CLBLL_R_X23Y7/CLBLL_LOGIC_OUTS8 CLBLL_R_X23Y7/CLBLL_L_A CLBLM_L_X24Y7/CLBLM_ER1BEG1 CLBLM_L_X24Y7/CLBLM_IMUX27 CLBLM_L_X24Y7/CLBLM_M_B4 INT_L_X24Y7/ER1END1 INT_L_X24Y7/IMUX_L27 INT_R_X23Y7/ER1BEG1 INT_R_X23Y7/LOGIC_OUTS8 VBRK_X60Y8/VBRK_ER1BEG1 
pips: CLBLL_R_X23Y7/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLM_L_X24Y7/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 INT_L_X24Y7/INT_L.ER1END1->>IMUX_L27 INT_R_X23Y7/INT_R.LOGIC_OUTS8->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbo[prdata][4]_INST_0_i_5_n_0 - 
wires: CLBLL_R_X23Y7/CLBLL_LOGIC_OUTS9 CLBLL_R_X23Y7/CLBLL_L_B CLBLL_R_X23Y8/CLBLL_NE2A1 CLBLM_L_X24Y7/CLBLM_IMUX11 CLBLM_L_X24Y7/CLBLM_M_A4 CLBLM_L_X24Y8/CLBLM_NE2A1 INT_L_X24Y7/IMUX_L11 INT_L_X24Y7/SL1END1 INT_L_X24Y8/NE2END1 INT_L_X24Y8/SL1BEG1 INT_R_X23Y7/LOGIC_OUTS9 INT_R_X23Y7/NE2BEG1 INT_R_X23Y8/NE2A1 VBRK_X60Y9/VBRK_NE2A1 
pips: CLBLL_R_X23Y7/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLM_L_X24Y7/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 INT_L_X24Y7/INT_L.SL1END1->>IMUX_L11 INT_L_X24Y8/INT_L.NE2END1->>SL1BEG1 INT_R_X23Y7/INT_R.LOGIC_OUTS9->>NE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[imask][1]__0[3] - 
wires: CLBLM_L_X24Y7/CLBLM_IMUX2 CLBLM_L_X24Y7/CLBLM_LOGIC_OUTS5 CLBLM_L_X24Y7/CLBLM_M_A2 CLBLM_L_X24Y7/CLBLM_M_BQ CLBLM_L_X24Y8/CLBLM_IMUX18 CLBLM_L_X24Y8/CLBLM_M_B2 INT_L_X24Y7/IMUX_L2 INT_L_X24Y7/LOGIC_OUTS_L5 INT_L_X24Y7/NR1BEG1 INT_L_X24Y8/IMUX_L18 INT_L_X24Y8/NR1END1 
pips: CLBLM_L_X24Y7/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X24Y7/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_L_X24Y8/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 INT_L_X24Y7/INT_L.LOGIC_OUTS_L5->>IMUX_L2 INT_L_X24Y7/INT_L.LOGIC_OUTS_L5->>NR1BEG1 INT_L_X24Y8/INT_L.NR1END1->>IMUX_L18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r_reg[imask][3]__0[3] - 
wires: CLBLL_R_X23Y7/CLBLL_EL1BEG2 CLBLM_L_X22Y8/CLBLM_IMUX1 CLBLM_L_X22Y8/CLBLM_IMUX45 CLBLM_L_X22Y8/CLBLM_LOGIC_OUTS4 CLBLM_L_X22Y8/CLBLM_M_A3 CLBLM_L_X22Y8/CLBLM_M_AQ CLBLM_L_X22Y8/CLBLM_M_D2 CLBLM_L_X24Y7/CLBLM_EL1BEG2 CLBLM_L_X24Y7/CLBLM_IMUX4 CLBLM_L_X24Y7/CLBLM_M_A6 INT_L_X22Y7/EL1BEG3 INT_L_X22Y8/EL1BEG_N3 INT_L_X22Y8/IMUX_L1 INT_L_X22Y8/IMUX_L45 INT_L_X22Y8/LOGIC_OUTS_L4 INT_L_X22Y8/NL1BEG_N3 INT_L_X24Y7/EL1END2 INT_L_X24Y7/IMUX_L4 INT_R_X23Y7/EL1BEG2 INT_R_X23Y7/EL1END3 VBRK_X60Y8/VBRK_EL1BEG2 
pips: CLBLM_L_X22Y8/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X22Y8/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X22Y8/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_L_X24Y7/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X22Y8/INT_L.LOGIC_OUTS_L4->>EL1BEG_N3 INT_L_X22Y8/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X22Y8/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X22Y8/INT_L.NL1BEG_N3->>IMUX_L45 INT_L_X24Y7/INT_L.EL1END2->>IMUX_L4 INT_R_X23Y7/INT_R.EL1END3->>EL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_reg[iforce][3]__0[3] - 
wires: CLBLL_R_X23Y6/CLBLL_WW2A2 CLBLL_R_X23Y8/CLBLL_EE2A3 CLBLM_L_X22Y8/CLBLM_IMUX38 CLBLM_L_X22Y8/CLBLM_IMUX7 CLBLM_L_X22Y8/CLBLM_M_A1 CLBLM_L_X22Y8/CLBLM_M_D3 CLBLM_L_X24Y6/CLBLM_IMUX29 CLBLM_L_X24Y6/CLBLM_LOGIC_OUTS6 CLBLM_L_X24Y6/CLBLM_M_C2 CLBLM_L_X24Y6/CLBLM_M_CQ CLBLM_L_X24Y6/CLBLM_WW2A2 CLBLM_L_X24Y7/CLBLM_IMUX38 CLBLM_L_X24Y7/CLBLM_M_D3 CLBLM_L_X24Y8/CLBLM_EE2A3 CLBLM_L_X24Y8/CLBLM_IMUX31 CLBLM_L_X24Y8/CLBLM_M_C5 INT_L_X22Y6/NN2BEG3 INT_L_X22Y6/WW2END2 INT_L_X22Y7/NN2A3 INT_L_X22Y8/EE2BEG3 INT_L_X22Y8/IMUX_L38 INT_L_X22Y8/IMUX_L7 INT_L_X22Y8/NN2END3 INT_L_X24Y6/IMUX_L29 INT_L_X24Y6/LOGIC_OUTS_L6 INT_L_X24Y6/WW2BEG2 INT_L_X24Y7/IMUX_L38 INT_L_X24Y7/SL1END3 INT_L_X24Y8/EE2END3 INT_L_X24Y8/IMUX_L31 INT_L_X24Y8/SL1BEG3 INT_R_X23Y6/WW2A2 INT_R_X23Y8/EE2A3 VBRK_X60Y7/VBRK_WW2A2 VBRK_X60Y9/VBRK_EE2A3 
pips: CLBLM_L_X22Y8/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X22Y8/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X24Y6/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X24Y6/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 CLBLM_L_X24Y7/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X24Y8/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 INT_L_X22Y6/INT_L.WW2END2->>NN2BEG3 INT_L_X22Y8/INT_L.NN2END3->>EE2BEG3 INT_L_X22Y8/INT_L.NN2END3->>IMUX_L38 INT_L_X22Y8/INT_L.NN2END3->>IMUX_L7 INT_L_X24Y6/INT_L.LOGIC_OUTS_L6->>IMUX_L29 INT_L_X24Y6/INT_L.LOGIC_OUTS_L6->>WW2BEG2 INT_L_X24Y7/INT_L.SL1END3->>IMUX_L38 INT_L_X24Y8/INT_L.EE2END3->>IMUX_L31 INT_L_X24Y8/INT_L.EE2END3->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

r_reg[iforce][1]__0[3] - 
wires: CLBLM_L_X24Y6/CLBLM_IMUX1 CLBLM_L_X24Y6/CLBLM_LOGIC_OUTS4 CLBLM_L_X24Y6/CLBLM_M_A3 CLBLM_L_X24Y6/CLBLM_M_AQ CLBLM_L_X24Y7/CLBLM_IMUX47 CLBLM_L_X24Y7/CLBLM_M_D5 CLBLM_L_X24Y8/CLBLM_IMUX24 CLBLM_L_X24Y8/CLBLM_IMUX8 CLBLM_L_X24Y8/CLBLM_M_A5 CLBLM_L_X24Y8/CLBLM_M_B5 INT_L_X24Y6/IMUX_L1 INT_L_X24Y6/LOGIC_OUTS_L4 INT_L_X24Y6/NE2BEG0 INT_L_X24Y7/IMUX_L47 INT_L_X24Y7/NE2A0 INT_L_X24Y7/NW2END_S0_0 INT_L_X24Y8/IMUX_L24 INT_L_X24Y8/IMUX_L8 INT_L_X24Y8/NW2END0 INT_R_X25Y6/NE2END_S3_0 INT_R_X25Y7/NE2END0 INT_R_X25Y7/NW2BEG0 INT_R_X25Y8/NW2A0 
pips: CLBLM_L_X24Y6/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X24Y6/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_L_X24Y7/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X24Y8/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X24Y8/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X24Y6/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X24Y6/INT_L.LOGIC_OUTS_L4->>NE2BEG0 INT_L_X24Y7/INT_L.NW2END_S0_0->>IMUX_L47 INT_L_X24Y8/INT_L.NW2END0->>IMUX_L24 INT_L_X24Y8/INT_L.NW2END0->>IMUX_L8 INT_R_X25Y7/INT_R.NE2END0->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

apbo[prdata][4]_INST_0_i_6_n_0 - 
wires: CLBLM_L_X24Y7/CLBLM_IMUX44 CLBLM_L_X24Y7/CLBLM_LOGIC_OUTS14 CLBLM_L_X24Y7/CLBLM_M_C CLBLM_L_X24Y7/CLBLM_M_D4 INT_L_X24Y7/IMUX_L44 INT_L_X24Y7/LOGIC_OUTS_L14 
pips: CLBLM_L_X24Y7/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X24Y7/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X24Y7/INT_L.LOGIC_OUTS_L14->>IMUX_L44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_6_in[4] - 
wires: CLBLL_R_X21Y9/CLBLL_WW2A0 CLBLL_R_X23Y7/CLBLL_IMUX3 CLBLL_R_X23Y7/CLBLL_IMUX43 CLBLL_R_X23Y7/CLBLL_LL_D6 CLBLL_R_X23Y7/CLBLL_L_A2 CLBLL_R_X23Y8/CLBLL_IMUX15 CLBLL_R_X23Y8/CLBLL_IMUX46 CLBLL_R_X23Y8/CLBLL_LL_B1 CLBLL_R_X23Y8/CLBLL_L_D5 CLBLL_R_X23Y8/CLBLL_WL1END3 CLBLL_R_X23Y9/CLBLL_WW2A0 CLBLM_L_X20Y9/CLBLM_IMUX33 CLBLM_L_X20Y9/CLBLM_L_C1 CLBLM_L_X22Y8/CLBLM_IMUX8 CLBLM_L_X22Y8/CLBLM_M_A5 CLBLM_L_X22Y9/CLBLM_IMUX32 CLBLM_L_X22Y9/CLBLM_M_C1 CLBLM_L_X22Y9/CLBLM_WW2A0 CLBLM_L_X24Y8/CLBLM_IMUX15 CLBLM_L_X24Y8/CLBLM_M_B1 CLBLM_L_X24Y8/CLBLM_WL1END3 CLBLM_L_X24Y9/CLBLM_LOGIC_OUTS4 CLBLM_L_X24Y9/CLBLM_M_AQ CLBLM_L_X24Y9/CLBLM_WW2A0 INT_L_X20Y9/IMUX_L33 INT_L_X20Y9/WW2END0 INT_L_X22Y7/ER1BEG1 INT_L_X22Y7/NR1BEG0 INT_L_X22Y7/SS2END0 INT_L_X22Y8/FAN_BOUNCE_S3_2 INT_L_X22Y8/IMUX_L8 INT_L_X22Y8/NR1END0 INT_L_X22Y8/SS2A0 INT_L_X22Y9/FAN_ALT2 INT_L_X22Y9/FAN_BOUNCE2 INT_L_X22Y9/IMUX_L32 INT_L_X22Y9/SS2BEG0 INT_L_X22Y9/WW2BEG0 INT_L_X22Y9/WW2END0 INT_L_X24Y8/FAN_BOUNCE_S3_4 INT_L_X24Y8/IMUX_L15 INT_L_X24Y8/WL1BEG3 INT_L_X24Y9/FAN_ALT4 INT_L_X24Y9/FAN_BOUNCE4 INT_L_X24Y9/LOGIC_OUTS_L4 INT_L_X24Y9/WL1BEG_N3 INT_L_X24Y9/WW2BEG0 INT_R_X21Y9/WW2A0 INT_R_X23Y7/ER1END1 INT_R_X23Y7/IMUX3 INT_R_X23Y7/IMUX43 INT_R_X23Y8/IMUX15 INT_R_X23Y8/IMUX46 INT_R_X23Y8/WL1END3 INT_R_X23Y9/WL1END_N1_3 INT_R_X23Y9/WW2A0 VBRK_X60Y10/VBRK_WW2A0 VBRK_X60Y9/VBRK_WL1END3 
pips: CLBLL_R_X23Y7/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X23Y7/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_R_X23Y8/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X23Y8/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 CLBLM_L_X20Y9/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X22Y8/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X22Y9/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X24Y8/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X24Y9/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X20Y9/INT_L.WW2END0->>IMUX_L33 INT_L_X22Y7/INT_L.SS2END0->>ER1BEG1 INT_L_X22Y7/INT_L.SS2END0->>NR1BEG0 INT_L_X22Y8/INT_L.NR1END0->>IMUX_L8 INT_L_X22Y9/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X22Y9/INT_L.FAN_BOUNCE2->>IMUX_L32 INT_L_X22Y9/INT_L.WW2END0->>FAN_ALT2 INT_L_X22Y9/INT_L.WW2END0->>SS2BEG0 INT_L_X22Y9/INT_L.WW2END0->>WW2BEG0 INT_L_X24Y8/INT_L.FAN_BOUNCE_S3_4->>IMUX_L15 INT_L_X24Y9/INT_L.FAN_ALT4->>FAN_BOUNCE4 INT_L_X24Y9/INT_L.LOGIC_OUTS_L4->>FAN_ALT4 INT_L_X24Y9/INT_L.LOGIC_OUTS_L4->>WL1BEG_N3 INT_L_X24Y9/INT_L.LOGIC_OUTS_L4->>WW2BEG0 INT_R_X23Y7/INT_R.ER1END1->>IMUX3 INT_R_X23Y7/INT_R.ER1END1->>IMUX43 INT_R_X23Y8/INT_R.WL1END3->>IMUX15 INT_R_X23Y8/INT_R.WL1END3->>IMUX46 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 12, 

p_5_in[4] - 
wires: CLBLL_R_X23Y6/CLBLL_SE2A0 CLBLL_R_X23Y7/CLBLL_IMUX38 CLBLL_R_X23Y7/CLBLL_IMUX9 CLBLL_R_X23Y7/CLBLL_LL_D3 CLBLL_R_X23Y7/CLBLL_L_A5 CLBLL_R_X23Y7/CLBLL_WL1END3 CLBLL_R_X23Y8/CLBLL_IMUX18 CLBLL_R_X23Y8/CLBLL_IMUX37 CLBLL_R_X23Y8/CLBLL_LL_B2 CLBLL_R_X23Y8/CLBLL_L_D4 CLBLL_R_X23Y8/CLBLL_WR1END1 CLBLM_L_X22Y8/CLBLM_IMUX2 CLBLM_L_X22Y8/CLBLM_IMUX47 CLBLM_L_X22Y8/CLBLM_M_A2 CLBLM_L_X22Y8/CLBLM_M_D5 CLBLM_L_X24Y5/CLBLM_IMUX8 CLBLM_L_X24Y5/CLBLM_M_A5 CLBLM_L_X24Y6/CLBLM_SE2A0 CLBLM_L_X24Y7/CLBLM_WL1END3 CLBLM_L_X24Y8/CLBLM_IMUX17 CLBLM_L_X24Y8/CLBLM_LOGIC_OUTS4 CLBLM_L_X24Y8/CLBLM_M_AQ CLBLM_L_X24Y8/CLBLM_M_B3 CLBLM_L_X24Y8/CLBLM_WR1END1 INT_L_X22Y8/IMUX_L2 INT_L_X22Y8/IMUX_L47 INT_L_X22Y8/SR1BEG_S0 INT_L_X22Y8/WR1END_S1_0 INT_L_X22Y9/WR1END0 INT_L_X24Y5/IMUX_L8 INT_L_X24Y5/SL1END0 INT_L_X24Y6/SE2END0 INT_L_X24Y6/SL1BEG0 INT_L_X24Y7/WL1BEG3 INT_L_X24Y8/IMUX_L17 INT_L_X24Y8/LOGIC_OUTS_L4 INT_L_X24Y8/WL1BEG_N3 INT_L_X24Y8/WR1BEG1 INT_R_X23Y6/SE2A0 INT_R_X23Y7/IMUX38 INT_R_X23Y7/IMUX9 INT_R_X23Y7/SE2BEG0 INT_R_X23Y7/SR1BEG_S0 INT_R_X23Y7/WL1END3 INT_R_X23Y8/IMUX18 INT_R_X23Y8/IMUX37 INT_R_X23Y8/NL1BEG_N3 INT_R_X23Y8/WL1END_N1_3 INT_R_X23Y8/WR1BEG_S0 INT_R_X23Y8/WR1END1 INT_R_X23Y9/WR1BEG0 VBRK_X60Y7/VBRK_SE2A0 VBRK_X60Y8/VBRK_WL1END3 VBRK_X60Y9/VBRK_WR1END1 
pips: CLBLL_R_X23Y7/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_R_X23Y7/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X23Y8/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X23Y8/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 CLBLM_L_X22Y8/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X22Y8/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X24Y5/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X24Y8/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X24Y8/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X22Y8/INT_L.SR1BEG_S0->>IMUX_L2 INT_L_X22Y8/INT_L.WR1END_S1_0->>IMUX_L47 INT_L_X22Y8/INT_L.WR1END_S1_0->>SR1BEG_S0 INT_L_X24Y5/INT_L.SL1END0->>IMUX_L8 INT_L_X24Y6/INT_L.SE2END0->>SL1BEG0 INT_L_X24Y8/INT_L.LOGIC_OUTS_L4->>IMUX_L17 INT_L_X24Y8/INT_L.LOGIC_OUTS_L4->>WL1BEG_N3 INT_L_X24Y8/INT_L.LOGIC_OUTS_L4->>WR1BEG1 INT_R_X23Y7/INT_R.SR1BEG_S0->>IMUX9 INT_R_X23Y7/INT_R.SR1BEG_S0->>SE2BEG0 INT_R_X23Y7/INT_R.WL1END3->>IMUX38 INT_R_X23Y7/INT_R.WL1END3->>SR1BEG_S0 INT_R_X23Y8/INT_R.NL1BEG_N3->>IMUX37 INT_R_X23Y8/INT_R.NL1BEG_N3->>WR1BEG_S0 INT_R_X23Y8/INT_R.WL1END_N1_3->>NL1BEG_N3 INT_R_X23Y8/INT_R.WR1END1->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 13, 

r_reg[iforce][0]__0[3] - 
wires: CLBLL_R_X23Y7/CLBLL_IMUX5 CLBLL_R_X23Y7/CLBLL_L_A6 CLBLL_R_X23Y7/CLBLL_WR1END2 CLBLL_R_X23Y8/CLBLL_EL1BEG0 CLBLL_R_X23Y8/CLBLL_IMUX41 CLBLL_R_X23Y8/CLBLL_L_D1 CLBLL_R_X23Y8/CLBLL_NW2A1 CLBLM_L_X24Y6/CLBLM_IMUX42 CLBLM_L_X24Y6/CLBLM_L_D6 CLBLM_L_X24Y7/CLBLM_IMUX35 CLBLM_L_X24Y7/CLBLM_LOGIC_OUTS1 CLBLM_L_X24Y7/CLBLM_L_BQ CLBLM_L_X24Y7/CLBLM_M_C6 CLBLM_L_X24Y7/CLBLM_WR1END2 CLBLM_L_X24Y8/CLBLM_EL1BEG0 CLBLM_L_X24Y8/CLBLM_IMUX32 CLBLM_L_X24Y8/CLBLM_M_C1 CLBLM_L_X24Y8/CLBLM_NW2A1 INT_L_X24Y6/IMUX_L42 INT_L_X24Y6/SL1END1 INT_L_X24Y7/EL1END_S3_0 INT_L_X24Y7/IMUX_L35 INT_L_X24Y7/LOGIC_OUTS_L1 INT_L_X24Y7/NW2BEG1 INT_L_X24Y7/SL1BEG1 INT_L_X24Y7/WR1BEG2 INT_L_X24Y8/EL1END0 INT_L_X24Y8/IMUX_L32 INT_L_X24Y8/NW2A1 INT_R_X23Y7/IMUX5 INT_R_X23Y7/WR1END2 INT_R_X23Y8/EL1BEG0 INT_R_X23Y8/IMUX41 INT_R_X23Y8/NW2END1 VBRK_X60Y8/VBRK_WR1END2 VBRK_X60Y9/VBRK_EL1BEG0 VBRK_X60Y9/VBRK_NW2A1 
pips: CLBLL_R_X23Y7/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X23Y8/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 CLBLM_L_X24Y6/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X24Y7/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X24Y7/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_L_X24Y8/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 INT_L_X24Y6/INT_L.SL1END1->>IMUX_L42 INT_L_X24Y7/INT_L.LOGIC_OUTS_L1->>IMUX_L35 INT_L_X24Y7/INT_L.LOGIC_OUTS_L1->>NW2BEG1 INT_L_X24Y7/INT_L.LOGIC_OUTS_L1->>SL1BEG1 INT_L_X24Y7/INT_L.LOGIC_OUTS_L1->>WR1BEG2 INT_L_X24Y8/INT_L.EL1END0->>IMUX_L32 INT_R_X23Y7/INT_R.WR1END2->>IMUX5 INT_R_X23Y8/INT_R.NW2END1->>EL1BEG0 INT_R_X23Y8/INT_R.NW2END1->>IMUX41 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

r_reg[imask][0]__0[3] - 
wires: CLBLL_R_X23Y7/CLBLL_IMUX13 CLBLL_R_X23Y7/CLBLL_LOGIC_OUTS0 CLBLL_R_X23Y7/CLBLL_L_AQ CLBLL_R_X23Y7/CLBLL_L_B6 CLBLL_R_X23Y8/CLBLL_IMUX39 CLBLL_R_X23Y8/CLBLL_L_D3 INT_R_X23Y7/IMUX13 INT_R_X23Y7/LOGIC_OUTS0 INT_R_X23Y7/NL1BEG_N3 INT_R_X23Y7/NR1BEG3 INT_R_X23Y8/IMUX39 INT_R_X23Y8/NR1END3 
pips: CLBLL_R_X23Y7/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X23Y7/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_R_X23Y8/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 INT_R_X23Y7/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X23Y7/INT_R.NL1BEG_N3->>IMUX13 INT_R_X23Y7/INT_R.NL1BEG_N3->>NR1BEG3 INT_R_X23Y8/INT_R.NR1END3->>IMUX39 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r_reg[imask][2]__0[3] - 
wires: CLBLL_R_X23Y7/CLBLL_IMUX19 CLBLL_R_X23Y7/CLBLL_IMUX44 CLBLL_R_X23Y7/CLBLL_LL_D4 CLBLL_R_X23Y7/CLBLL_L_B2 CLBLL_R_X23Y8/CLBLL_IMUX24 CLBLL_R_X23Y8/CLBLL_LL_B5 CLBLL_R_X23Y8/CLBLL_LOGIC_OUTS0 CLBLL_R_X23Y8/CLBLL_L_AQ INT_R_X23Y7/IMUX19 INT_R_X23Y7/IMUX44 INT_R_X23Y7/SR1END1 INT_R_X23Y8/IMUX24 INT_R_X23Y8/LOGIC_OUTS0 INT_R_X23Y8/SR1BEG1 
pips: CLBLL_R_X23Y7/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X23Y7/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_R_X23Y8/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X23Y8/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_R_X23Y7/INT_R.SR1END1->>IMUX19 INT_R_X23Y7/INT_R.SR1END1->>IMUX44 INT_R_X23Y8/INT_R.LOGIC_OUTS0->>IMUX24 INT_R_X23Y8/INT_R.LOGIC_OUTS0->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_reg[iforce][2]__0[3] - 
wires: CLBLL_R_X23Y7/CLBLL_IMUX47 CLBLL_R_X23Y7/CLBLL_LL_D5 CLBLL_R_X23Y8/CLBLL_IMUX17 CLBLL_R_X23Y8/CLBLL_LL_B3 CLBLL_R_X23Y8/CLBLL_WR1END0 CLBLM_L_X24Y6/CLBLM_IMUX18 CLBLM_L_X24Y6/CLBLM_LOGIC_OUTS5 CLBLM_L_X24Y6/CLBLM_M_B2 CLBLM_L_X24Y6/CLBLM_M_BQ CLBLM_L_X24Y7/CLBLM_IMUX29 CLBLM_L_X24Y7/CLBLM_M_C2 CLBLM_L_X24Y8/CLBLM_IMUX7 CLBLM_L_X24Y8/CLBLM_M_A1 CLBLM_L_X24Y8/CLBLM_WR1END0 INT_L_X24Y6/IMUX_L18 INT_L_X24Y6/LOGIC_OUTS_L5 INT_L_X24Y6/NL1BEG0 INT_L_X24Y6/NL1END_S3_0 INT_L_X24Y7/IMUX_L29 INT_L_X24Y7/NL1BEG_N3 INT_L_X24Y7/NL1END0 INT_L_X24Y7/NR1BEG3 INT_L_X24Y7/WR1BEG_S0 INT_L_X24Y8/IMUX_L7 INT_L_X24Y8/NR1END3 INT_L_X24Y8/WR1BEG0 INT_R_X23Y7/IMUX47 INT_R_X23Y7/WR1END_S1_0 INT_R_X23Y8/IMUX17 INT_R_X23Y8/WR1END0 VBRK_X60Y9/VBRK_WR1END0 
pips: CLBLL_R_X23Y7/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_R_X23Y8/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLM_L_X24Y6/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X24Y6/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_L_X24Y7/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X24Y8/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X24Y6/INT_L.LOGIC_OUTS_L5->>IMUX_L18 INT_L_X24Y6/INT_L.LOGIC_OUTS_L5->>NL1BEG0 INT_L_X24Y7/INT_L.NL1BEG_N3->>IMUX_L29 INT_L_X24Y7/INT_L.NL1BEG_N3->>NR1BEG3 INT_L_X24Y7/INT_L.NL1BEG_N3->>WR1BEG_S0 INT_L_X24Y7/INT_L.NL1END0->>NL1BEG_N3 INT_L_X24Y8/INT_L.NR1END3->>IMUX_L7 INT_R_X23Y7/INT_R.WR1END_S1_0->>IMUX47 INT_R_X23Y8/INT_R.WR1END0->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

apbo[prdata][5]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbo[prdata][5]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbo[prdata][5]_INST_0_i_3_n_0 - 
wires: CLBLL_R_X19Y7/CLBLL_LOGIC_OUTS9 CLBLL_R_X19Y7/CLBLL_L_B CLBLL_R_X19Y8/CLBLL_IMUX18 CLBLL_R_X19Y8/CLBLL_LL_B2 INT_R_X19Y7/LOGIC_OUTS9 INT_R_X19Y7/NR1BEG1 INT_R_X19Y8/IMUX18 INT_R_X19Y8/NR1END1 
pips: CLBLL_R_X19Y7/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLL_R_X19Y8/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 INT_R_X19Y7/INT_R.LOGIC_OUTS9->>NR1BEG1 INT_R_X19Y8/INT_R.NR1END1->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in24_in - 
wires: CLBLL_R_X17Y7/CLBLL_EL1BEG3 CLBLL_R_X17Y7/CLBLL_IMUX0 CLBLL_R_X17Y7/CLBLL_IMUX16 CLBLL_R_X17Y7/CLBLL_LOGIC_OUTS0 CLBLL_R_X17Y7/CLBLL_L_A3 CLBLL_R_X17Y7/CLBLL_L_AQ CLBLL_R_X17Y7/CLBLL_L_B3 CLBLL_R_X19Y8/CLBLL_IMUX15 CLBLL_R_X19Y8/CLBLL_LL_B1 INT_INTERFACE_L_X18Y7/INT_INTERFACE_EL1BEG3 INT_L_X18Y7/EL1END3 INT_L_X18Y7/NE2BEG3 INT_L_X18Y8/NE2A3 INT_R_X17Y7/EL1BEG3 INT_R_X17Y7/IMUX0 INT_R_X17Y7/IMUX16 INT_R_X17Y7/LOGIC_OUTS0 INT_R_X17Y7/NR1BEG0 INT_R_X17Y8/EL1BEG_N3 INT_R_X17Y8/NR1END0 INT_R_X19Y8/IMUX15 INT_R_X19Y8/NE2END3 VFRAME_X47Y8/VFRAME_EL1BEG3 
pips: CLBLL_R_X17Y7/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X17Y7/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X17Y7/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_R_X19Y8/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 INT_L_X18Y7/INT_L.EL1END3->>NE2BEG3 INT_R_X17Y7/INT_R.LOGIC_OUTS0->>IMUX0 INT_R_X17Y7/INT_R.LOGIC_OUTS0->>IMUX16 INT_R_X17Y7/INT_R.LOGIC_OUTS0->>NR1BEG0 INT_R_X17Y8/INT_R.NR1END0->>EL1BEG_N3 INT_R_X19Y8/INT_R.NE2END3->>IMUX15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

apbo[prdata][5]_INST_0_i_4_n_0 - 
wires: CLBLL_R_X17Y8/CLBLL_ER1BEG1 CLBLL_R_X17Y8/CLBLL_LOGIC_OUTS8 CLBLL_R_X17Y8/CLBLL_L_A CLBLL_R_X19Y8/CLBLL_IMUX24 CLBLL_R_X19Y8/CLBLL_LL_B5 INT_INTERFACE_L_X18Y8/INT_INTERFACE_ER1BEG1 INT_L_X18Y8/EL1BEG0 INT_L_X18Y8/ER1END1 INT_R_X17Y8/ER1BEG1 INT_R_X17Y8/LOGIC_OUTS8 INT_R_X19Y7/EL1END_S3_0 INT_R_X19Y8/EL1END0 INT_R_X19Y8/IMUX24 VFRAME_X47Y9/VFRAME_ER1BEG1 
pips: CLBLL_R_X17Y8/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLL_R_X19Y8/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 INT_L_X18Y8/INT_L.ER1END1->>EL1BEG0 INT_R_X17Y8/INT_R.LOGIC_OUTS8->>ER1BEG1 INT_R_X19Y8/INT_R.EL1END0->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbo[prdata][5]_INST_0_i_5_n_0 - 
wires: CLBLL_R_X19Y8/CLBLL_IMUX4 CLBLL_R_X19Y8/CLBLL_LL_A6 CLBLL_R_X19Y8/CLBLL_LL_C CLBLL_R_X19Y8/CLBLL_LOGIC_OUTS14 INT_R_X19Y8/IMUX4 INT_R_X19Y8/LOGIC_OUTS14 
pips: CLBLL_R_X19Y8/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_R_X19Y8/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_R_X19Y8/INT_R.LOGIC_OUTS14->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[imask][1]__0[4] - 
wires: CLBLL_R_X19Y7/CLBLL_LL_AQ CLBLL_R_X19Y7/CLBLL_LOGIC_OUTS4 CLBLL_R_X19Y8/CLBLL_IMUX1 CLBLL_R_X19Y8/CLBLL_IMUX26 CLBLL_R_X19Y8/CLBLL_LL_A3 CLBLL_R_X19Y8/CLBLL_L_B4 INT_R_X19Y7/LOGIC_OUTS4 INT_R_X19Y7/NN2BEG0 INT_R_X19Y8/IMUX1 INT_R_X19Y8/IMUX26 INT_R_X19Y8/NN2A0 INT_R_X19Y8/NN2END_S2_0 INT_R_X19Y8/SR1BEG_S0 INT_R_X19Y9/NN2END0 
pips: CLBLL_R_X19Y7/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_R_X19Y8/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X19Y8/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 INT_R_X19Y7/INT_R.LOGIC_OUTS4->>NN2BEG0 INT_R_X19Y8/INT_R.NN2END_S2_0->>SR1BEG_S0 INT_R_X19Y8/INT_R.SR1BEG_S0->>IMUX1 INT_R_X19Y8/INT_R.SR1BEG_S0->>IMUX26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r_reg[imask][3]__0[4] - 
wires: CLBLL_R_X19Y8/CLBLL_IMUX2 CLBLL_R_X19Y8/CLBLL_LL_A2 CLBLL_R_X19Y8/CLBLL_LL_BQ CLBLL_R_X19Y8/CLBLL_LOGIC_OUTS5 CLBLL_R_X19Y9/CLBLL_EL1BEG0 CLBLL_R_X19Y9/CLBLL_IMUX19 CLBLL_R_X19Y9/CLBLL_L_B2 CLBLM_L_X20Y9/CLBLM_EL1BEG0 CLBLM_L_X20Y9/CLBLM_IMUX28 CLBLM_L_X20Y9/CLBLM_M_C4 INT_L_X20Y8/EL1END_S3_0 INT_L_X20Y9/BYP_ALT0 INT_L_X20Y9/BYP_BOUNCE0 INT_L_X20Y9/EL1END0 INT_L_X20Y9/IMUX_L28 INT_R_X19Y8/IMUX2 INT_R_X19Y8/LOGIC_OUTS5 INT_R_X19Y8/NR1BEG1 INT_R_X19Y9/EL1BEG0 INT_R_X19Y9/IMUX19 INT_R_X19Y9/NR1END1 
pips: CLBLL_R_X19Y8/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X19Y8/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLL_R_X19Y9/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLM_L_X20Y9/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 INT_L_X20Y9/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X20Y9/INT_L.BYP_BOUNCE0->>IMUX_L28 INT_L_X20Y9/INT_L.EL1END0->>BYP_ALT0 INT_R_X19Y8/INT_R.LOGIC_OUTS5->>IMUX2 INT_R_X19Y8/INT_R.LOGIC_OUTS5->>NR1BEG1 INT_R_X19Y9/INT_R.NR1END1->>EL1BEG0 INT_R_X19Y9/INT_R.NR1END1->>IMUX19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_reg[iforce][3]__0[4] - 
wires: CLBLL_R_X19Y7/CLBLL_IMUX19 CLBLL_R_X19Y7/CLBLL_L_B2 CLBLL_R_X19Y8/CLBLL_IMUX9 CLBLL_R_X19Y8/CLBLL_L_A5 CLBLL_R_X19Y8/CLBLL_NW2A1 CLBLL_R_X19Y9/CLBLL_IMUX26 CLBLL_R_X19Y9/CLBLL_L_B4 CLBLL_R_X19Y9/CLBLL_NW2A1 CLBLM_L_X20Y7/CLBLM_IMUX18 CLBLM_L_X20Y7/CLBLM_LOGIC_OUTS5 CLBLM_L_X20Y7/CLBLM_M_B2 CLBLM_L_X20Y7/CLBLM_M_BQ CLBLM_L_X20Y8/CLBLM_NW2A1 CLBLM_L_X20Y9/CLBLM_IMUX22 CLBLM_L_X20Y9/CLBLM_M_C3 CLBLM_L_X20Y9/CLBLM_NW2A1 INT_L_X20Y7/IMUX_L18 INT_L_X20Y7/LOGIC_OUTS_L5 INT_L_X20Y7/NR1BEG1 INT_L_X20Y7/NW2BEG1 INT_L_X20Y8/NR1BEG1 INT_L_X20Y8/NR1END1 INT_L_X20Y8/NW2A1 INT_L_X20Y8/NW2BEG1 INT_L_X20Y9/GFAN1 INT_L_X20Y9/IMUX_L22 INT_L_X20Y9/NR1END1 INT_L_X20Y9/NW2A1 INT_R_X19Y7/IMUX19 INT_R_X19Y7/SR1END1 INT_R_X19Y8/IMUX9 INT_R_X19Y8/NW2END1 INT_R_X19Y8/SR1BEG1 INT_R_X19Y9/IMUX26 INT_R_X19Y9/NW2END1 
pips: CLBLL_R_X19Y7/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X19Y8/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X19Y9/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLM_L_X20Y7/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X20Y7/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_L_X20Y9/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X20Y7/INT_L.LOGIC_OUTS_L5->>IMUX_L18 INT_L_X20Y7/INT_L.LOGIC_OUTS_L5->>NR1BEG1 INT_L_X20Y7/INT_L.LOGIC_OUTS_L5->>NW2BEG1 INT_L_X20Y8/INT_L.NR1END1->>NR1BEG1 INT_L_X20Y8/INT_L.NR1END1->>NW2BEG1 INT_L_X20Y9/INT_L.GFAN1->>IMUX_L22 INT_L_X20Y9/INT_L.NR1END1->>GFAN1 INT_R_X19Y7/INT_R.SR1END1->>IMUX19 INT_R_X19Y8/INT_R.NW2END1->>IMUX9 INT_R_X19Y8/INT_R.NW2END1->>SR1BEG1 INT_R_X19Y9/INT_R.NW2END1->>IMUX26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

r_reg[iforce][1]__0[4] - 
wires: CLBLL_R_X19Y7/CLBLL_IMUX0 CLBLL_R_X19Y7/CLBLL_IMUX16 CLBLL_R_X19Y7/CLBLL_LOGIC_OUTS0 CLBLL_R_X19Y7/CLBLL_L_A3 CLBLL_R_X19Y7/CLBLL_L_AQ CLBLL_R_X19Y7/CLBLL_L_B3 CLBLL_R_X19Y8/CLBLL_IMUX0 CLBLL_R_X19Y8/CLBLL_IMUX25 CLBLL_R_X19Y8/CLBLL_L_A3 CLBLL_R_X19Y8/CLBLL_L_B5 INT_R_X19Y7/IMUX0 INT_R_X19Y7/IMUX16 INT_R_X19Y7/LOGIC_OUTS0 INT_R_X19Y7/NR1BEG0 INT_R_X19Y8/IMUX0 INT_R_X19Y8/IMUX25 INT_R_X19Y8/NR1END0 
pips: CLBLL_R_X19Y7/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X19Y7/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X19Y7/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_R_X19Y8/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X19Y8/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 INT_R_X19Y7/INT_R.LOGIC_OUTS0->>IMUX0 INT_R_X19Y7/INT_R.LOGIC_OUTS0->>IMUX16 INT_R_X19Y7/INT_R.LOGIC_OUTS0->>NR1BEG0 INT_R_X19Y8/INT_R.NR1END0->>IMUX0 INT_R_X19Y8/INT_R.NR1END0->>IMUX25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

apbo[prdata][5]_INST_0_i_6_n_0 - 
wires: CLBLL_R_X19Y7/CLBLL_IMUX26 CLBLL_R_X19Y7/CLBLL_LL_A CLBLL_R_X19Y7/CLBLL_LOGIC_OUTS12 CLBLL_R_X19Y7/CLBLL_L_B4 INT_R_X19Y7/BYP_ALT0 INT_R_X19Y7/BYP_BOUNCE0 INT_R_X19Y7/IMUX26 INT_R_X19Y7/LOGIC_OUTS12 
pips: CLBLL_R_X19Y7/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X19Y7/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 INT_R_X19Y7/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X19Y7/INT_R.BYP_BOUNCE0->>IMUX26 INT_R_X19Y7/INT_R.LOGIC_OUTS12->>BYP_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_6_in[5] - 
wires: CLBLL_R_X17Y8/CLBLL_IMUX14 CLBLL_R_X17Y8/CLBLL_IMUX6 CLBLL_R_X17Y8/CLBLL_L_A1 CLBLL_R_X17Y8/CLBLL_L_B1 CLBLL_R_X17Y8/CLBLL_WR1END3 CLBLL_R_X19Y10/CLBLL_NE2A0 CLBLL_R_X19Y8/CLBLL_IMUX19 CLBLL_R_X19Y8/CLBLL_L_B2 CLBLL_R_X19Y8/CLBLL_WR1END1 CLBLL_R_X19Y9/CLBLL_IMUX16 CLBLL_R_X19Y9/CLBLL_IMUX8 CLBLL_R_X19Y9/CLBLL_LL_A5 CLBLL_R_X19Y9/CLBLL_L_B3 CLBLL_R_X19Y9/CLBLL_NW2A0 CLBLM_L_X20Y10/CLBLM_NE2A0 CLBLM_L_X20Y8/CLBLM_IMUX1 CLBLM_L_X20Y8/CLBLM_IMUX17 CLBLM_L_X20Y8/CLBLM_IMUX25 CLBLM_L_X20Y8/CLBLM_IMUX9 CLBLM_L_X20Y8/CLBLM_LOGIC_OUTS4 CLBLM_L_X20Y8/CLBLM_L_A5 CLBLM_L_X20Y8/CLBLM_L_B5 CLBLM_L_X20Y8/CLBLM_M_A3 CLBLM_L_X20Y8/CLBLM_M_AQ CLBLM_L_X20Y8/CLBLM_M_B3 CLBLM_L_X20Y8/CLBLM_WR1END1 CLBLM_L_X20Y9/CLBLM_IMUX31 CLBLM_L_X20Y9/CLBLM_M_C5 CLBLM_L_X20Y9/CLBLM_NW2A0 INT_INTERFACE_L_X18Y8/INT_INTERFACE_WR1END3 INT_L_X18Y8/WR1BEG3 INT_L_X18Y8/WR1END2 INT_L_X20Y10/NE2END0 INT_L_X20Y8/IMUX_L1 INT_L_X20Y8/IMUX_L17 INT_L_X20Y8/IMUX_L25 INT_L_X20Y8/IMUX_L9 INT_L_X20Y8/LOGIC_OUTS_L4 INT_L_X20Y8/NW2BEG0 INT_L_X20Y8/WR1BEG1 INT_L_X20Y9/IMUX_L31 INT_L_X20Y9/NE2END_S3_0 INT_L_X20Y9/NW2A0 INT_R_X17Y8/IMUX14 INT_R_X17Y8/IMUX6 INT_R_X17Y8/WR1END3 INT_R_X19Y10/NE2A0 INT_R_X19Y8/IMUX19 INT_R_X19Y8/NW2END_S0_0 INT_R_X19Y8/WR1BEG2 INT_R_X19Y8/WR1END1 INT_R_X19Y9/IMUX16 INT_R_X19Y9/IMUX8 INT_R_X19Y9/NE2BEG0 INT_R_X19Y9/NW2END0 VFRAME_X47Y9/VFRAME_WR1END3 
pips: CLBLL_R_X17Y8/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X17Y8/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X19Y8/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X19Y9/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X19Y9/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLM_L_X20Y8/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X20Y8/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X20Y8/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X20Y8/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X20Y8/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_L_X20Y9/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 INT_L_X18Y8/INT_L.WR1END2->>WR1BEG3 INT_L_X20Y8/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X20Y8/INT_L.LOGIC_OUTS_L4->>IMUX_L17 INT_L_X20Y8/INT_L.LOGIC_OUTS_L4->>IMUX_L25 INT_L_X20Y8/INT_L.LOGIC_OUTS_L4->>IMUX_L9 INT_L_X20Y8/INT_L.LOGIC_OUTS_L4->>NW2BEG0 INT_L_X20Y8/INT_L.LOGIC_OUTS_L4->>WR1BEG1 INT_L_X20Y9/INT_L.NE2END_S3_0->>IMUX_L31 INT_R_X17Y8/INT_R.WR1END3->>IMUX14 INT_R_X17Y8/INT_R.WR1END3->>IMUX6 INT_R_X19Y8/INT_R.WR1END1->>IMUX19 INT_R_X19Y8/INT_R.WR1END1->>WR1BEG2 INT_R_X19Y9/INT_R.NW2END0->>IMUX16 INT_R_X19Y9/INT_R.NW2END0->>IMUX8 INT_R_X19Y9/INT_R.NW2END0->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 15, 

p_5_in[5] - 
wires: CLBLL_R_X17Y7/CLBLL_IMUX3 CLBLL_R_X17Y7/CLBLL_L_A2 CLBLL_R_X17Y8/CLBLL_IMUX10 CLBLL_R_X17Y8/CLBLL_IMUX26 CLBLL_R_X17Y8/CLBLL_L_A4 CLBLL_R_X17Y8/CLBLL_L_B4 CLBLL_R_X17Y8/CLBLL_WR1END1 CLBLL_R_X19Y8/CLBLL_EL1BEG2 CLBLL_R_X19Y8/CLBLL_IMUX16 CLBLL_R_X19Y8/CLBLL_IMUX45 CLBLL_R_X19Y8/CLBLL_LL_D2 CLBLL_R_X19Y8/CLBLL_LOGIC_OUTS0 CLBLL_R_X19Y8/CLBLL_L_AQ CLBLL_R_X19Y8/CLBLL_L_B3 CLBLL_R_X19Y9/CLBLL_IMUX25 CLBLL_R_X19Y9/CLBLL_L_B5 CLBLL_R_X19Y9/CLBLL_NE2A3 CLBLM_L_X20Y8/CLBLM_EL1BEG2 CLBLM_L_X20Y8/CLBLM_IMUX0 CLBLM_L_X20Y8/CLBLM_IMUX11 CLBLM_L_X20Y8/CLBLM_IMUX19 CLBLM_L_X20Y8/CLBLM_IMUX27 CLBLM_L_X20Y8/CLBLM_L_A3 CLBLM_L_X20Y8/CLBLM_L_B2 CLBLM_L_X20Y8/CLBLM_M_A4 CLBLM_L_X20Y8/CLBLM_M_B4 CLBLM_L_X20Y9/CLBLM_IMUX29 CLBLM_L_X20Y9/CLBLM_M_C2 CLBLM_L_X20Y9/CLBLM_NE2A3 INT_INTERFACE_L_X18Y8/INT_INTERFACE_WR1END1 INT_L_X18Y7/WL1END3 INT_L_X18Y8/WL1END_N1_3 INT_L_X18Y8/WR1BEG1 INT_L_X20Y7/FAN_BOUNCE_S3_2 INT_L_X20Y8/EL1END2 INT_L_X20Y8/FAN_ALT2 INT_L_X20Y8/FAN_ALT5 INT_L_X20Y8/FAN_BOUNCE2 INT_L_X20Y8/FAN_BOUNCE5 INT_L_X20Y8/IMUX_L0 INT_L_X20Y8/IMUX_L11 INT_L_X20Y8/IMUX_L19 INT_L_X20Y8/IMUX_L27 INT_L_X20Y9/IMUX_L29 INT_L_X20Y9/NE2END3 INT_R_X17Y7/IMUX3 INT_R_X17Y7/SR1END1 INT_R_X17Y8/IMUX10 INT_R_X17Y8/IMUX26 INT_R_X17Y8/SR1BEG1 INT_R_X17Y8/WR1END1 INT_R_X19Y7/WL1BEG3 INT_R_X19Y8/EL1BEG2 INT_R_X19Y8/IMUX16 INT_R_X19Y8/IMUX45 INT_R_X19Y8/LOGIC_OUTS0 INT_R_X19Y8/NE2BEG3 INT_R_X19Y8/NL1BEG_N3 INT_R_X19Y8/NR1BEG0 INT_R_X19Y8/WL1BEG_N3 INT_R_X19Y9/IMUX25 INT_R_X19Y9/NE2A3 INT_R_X19Y9/NR1END0 VFRAME_X47Y9/VFRAME_WR1END1 
pips: CLBLL_R_X17Y7/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X17Y8/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X17Y8/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X19Y8/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X19Y8/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_R_X19Y8/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_R_X19Y9/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLM_L_X20Y8/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X20Y8/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X20Y8/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X20Y8/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X20Y9/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X18Y8/INT_L.WL1END_N1_3->>WR1BEG1 INT_L_X20Y8/INT_L.EL1END2->>FAN_ALT5 INT_L_X20Y8/INT_L.EL1END2->>IMUX_L27 INT_L_X20Y8/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X20Y8/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X20Y8/INT_L.FAN_BOUNCE2->>IMUX_L0 INT_L_X20Y8/INT_L.FAN_BOUNCE5->>FAN_ALT2 INT_L_X20Y8/INT_L.FAN_BOUNCE5->>IMUX_L11 INT_L_X20Y8/INT_L.FAN_BOUNCE5->>IMUX_L19 INT_L_X20Y9/INT_L.NE2END3->>IMUX_L29 INT_R_X17Y7/INT_R.SR1END1->>IMUX3 INT_R_X17Y8/INT_R.WR1END1->>IMUX10 INT_R_X17Y8/INT_R.WR1END1->>IMUX26 INT_R_X17Y8/INT_R.WR1END1->>SR1BEG1 INT_R_X19Y8/INT_R.LOGIC_OUTS0->>IMUX16 INT_R_X19Y8/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X19Y8/INT_R.LOGIC_OUTS0->>NR1BEG0 INT_R_X19Y8/INT_R.LOGIC_OUTS0->>WL1BEG_N3 INT_R_X19Y8/INT_R.NL1BEG_N3->>EL1BEG2 INT_R_X19Y8/INT_R.NL1BEG_N3->>IMUX45 INT_R_X19Y8/INT_R.NL1BEG_N3->>NE2BEG3 INT_R_X19Y9/INT_R.NR1END0->>IMUX25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 16, 

r_reg[iforce][0]__0[4] - 
wires: CLBLL_R_X17Y8/CLBLL_IMUX19 CLBLL_R_X17Y8/CLBLL_IMUX3 CLBLL_R_X17Y8/CLBLL_L_A2 CLBLL_R_X17Y8/CLBLL_L_B2 CLBLL_R_X17Y8/CLBLL_NW2A2 CLBLL_R_X19Y7/CLBLL_IMUX1 CLBLL_R_X19Y7/CLBLL_LL_A3 CLBLL_R_X19Y7/CLBLL_WL1END0 CLBLL_R_X21Y7/CLBLL_WW2A1 CLBLM_L_X20Y7/CLBLM_IMUX35 CLBLM_L_X20Y7/CLBLM_M_C6 CLBLM_L_X20Y7/CLBLM_WL1END0 CLBLM_L_X20Y8/CLBLM_IMUX16 CLBLM_L_X20Y8/CLBLM_IMUX6 CLBLM_L_X20Y8/CLBLM_L_A1 CLBLM_L_X20Y8/CLBLM_L_B3 CLBLM_L_X22Y7/CLBLM_LOGIC_OUTS5 CLBLM_L_X22Y7/CLBLM_M_BQ CLBLM_L_X22Y7/CLBLM_WW2A1 CLBLM_L_X22Y8/CLBLM_IMUX24 CLBLM_L_X22Y8/CLBLM_M_B5 INT_INTERFACE_L_X18Y8/INT_INTERFACE_NW2A2 INT_L_X18Y7/NW2BEG2 INT_L_X18Y7/WR1END2 INT_L_X18Y8/NW2A2 INT_L_X20Y7/BYP_ALT2 INT_L_X20Y7/BYP_BOUNCE2 INT_L_X20Y7/IMUX_L35 INT_L_X20Y7/NN2BEG2 INT_L_X20Y7/WL1BEG0 INT_L_X20Y7/WW2END1 INT_L_X20Y8/BYP_BOUNCE_N3_2 INT_L_X20Y8/IMUX_L16 INT_L_X20Y8/IMUX_L6 INT_L_X20Y8/NN2A2 INT_L_X20Y8/SR1END2 INT_L_X20Y9/NN2END2 INT_L_X20Y9/SR1BEG2 INT_L_X22Y7/LOGIC_OUTS_L5 INT_L_X22Y7/NL1BEG0 INT_L_X22Y7/NL1END_S3_0 INT_L_X22Y7/WW2BEG1 INT_L_X22Y8/IMUX_L24 INT_L_X22Y8/NL1END0 INT_R_X17Y8/IMUX19 INT_R_X17Y8/IMUX3 INT_R_X17Y8/NW2END2 INT_R_X19Y7/IMUX1 INT_R_X19Y7/WL1END0 INT_R_X19Y7/WR1BEG2 INT_R_X21Y7/WW2A1 VFRAME_X47Y9/VFRAME_NW2A2 
pips: CLBLL_R_X17Y8/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X17Y8/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X19Y7/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLM_L_X20Y7/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X20Y8/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X20Y8/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X22Y7/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_L_X22Y8/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 INT_L_X18Y7/INT_L.WR1END2->>NW2BEG2 INT_L_X20Y7/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X20Y7/INT_L.WW2END1->>BYP_ALT2 INT_L_X20Y7/INT_L.WW2END1->>IMUX_L35 INT_L_X20Y7/INT_L.WW2END1->>NN2BEG2 INT_L_X20Y7/INT_L.WW2END1->>WL1BEG0 INT_L_X20Y8/INT_L.BYP_BOUNCE_N3_2->>IMUX_L16 INT_L_X20Y8/INT_L.SR1END2->>IMUX_L6 INT_L_X20Y9/INT_L.NN2END2->>SR1BEG2 INT_L_X22Y7/INT_L.LOGIC_OUTS_L5->>NL1BEG0 INT_L_X22Y7/INT_L.LOGIC_OUTS_L5->>WW2BEG1 INT_L_X22Y8/INT_L.NL1END0->>IMUX_L24 INT_R_X17Y8/INT_R.NW2END2->>IMUX19 INT_R_X17Y8/INT_R.NW2END2->>IMUX3 INT_R_X19Y7/INT_R.WL1END0->>IMUX1 INT_R_X19Y7/INT_R.WL1END0->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

r_reg[imask][0]__0[4] - 
wires: CLBLL_R_X17Y8/CLBLL_EE2BEG0 CLBLL_R_X17Y8/CLBLL_IMUX25 CLBLL_R_X17Y8/CLBLL_LL_AQ CLBLL_R_X17Y8/CLBLL_LOGIC_OUTS4 CLBLL_R_X17Y8/CLBLL_L_B5 CLBLL_R_X19Y8/CLBLL_ER1BEG1 CLBLL_R_X19Y8/CLBLL_IMUX32 CLBLL_R_X19Y8/CLBLL_LL_C1 CLBLM_L_X20Y8/CLBLM_ER1BEG1 CLBLM_L_X20Y8/CLBLM_IMUX26 CLBLM_L_X20Y8/CLBLM_IMUX3 CLBLM_L_X20Y8/CLBLM_L_A2 CLBLM_L_X20Y8/CLBLM_L_B4 INT_INTERFACE_L_X18Y8/INT_INTERFACE_EE2BEG0 INT_L_X18Y8/EE2A0 INT_L_X20Y8/ER1END1 INT_L_X20Y8/IMUX_L26 INT_L_X20Y8/IMUX_L3 INT_R_X17Y8/EE2BEG0 INT_R_X17Y8/IMUX25 INT_R_X17Y8/LOGIC_OUTS4 INT_R_X19Y8/EE2END0 INT_R_X19Y8/ER1BEG1 INT_R_X19Y8/IMUX32 VFRAME_X47Y9/VFRAME_EE2BEG0 
pips: CLBLL_R_X17Y8/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X17Y8/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_R_X19Y8/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLM_L_X20Y8/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X20Y8/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 INT_L_X20Y8/INT_L.ER1END1->>IMUX_L26 INT_L_X20Y8/INT_L.ER1END1->>IMUX_L3 INT_R_X17Y8/INT_R.LOGIC_OUTS4->>EE2BEG0 INT_R_X17Y8/INT_R.LOGIC_OUTS4->>IMUX25 INT_R_X19Y8/INT_R.EE2END0->>ER1BEG1 INT_R_X19Y8/INT_R.EE2END0->>IMUX32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

r_reg[imask][2]__0[4] - 
wires: CLBLL_R_X17Y8/CLBLL_EE2BEG3 CLBLL_R_X17Y8/CLBLL_LOGIC_OUTS0 CLBLL_R_X17Y8/CLBLL_L_AQ CLBLL_R_X19Y8/CLBLL_ER1BEG0 CLBLL_R_X19Y8/CLBLL_IMUX22 CLBLL_R_X19Y8/CLBLL_IMUX38 CLBLL_R_X19Y8/CLBLL_LL_C3 CLBLL_R_X19Y8/CLBLL_LL_D3 CLBLM_L_X20Y8/CLBLM_ER1BEG0 CLBLM_L_X20Y8/CLBLM_IMUX18 CLBLM_L_X20Y8/CLBLM_IMUX2 CLBLM_L_X20Y8/CLBLM_M_A2 CLBLM_L_X20Y8/CLBLM_M_B2 INT_INTERFACE_L_X18Y8/INT_INTERFACE_EE2BEG3 INT_L_X18Y8/EE2A3 INT_L_X20Y8/ER1END0 INT_L_X20Y8/IMUX_L18 INT_L_X20Y8/IMUX_L2 INT_R_X17Y8/EE2BEG3 INT_R_X17Y8/LOGIC_OUTS0 INT_R_X17Y8/NL1BEG_N3 INT_R_X19Y7/ER1BEG_S0 INT_R_X19Y7/SL1END3 INT_R_X19Y8/EE2END3 INT_R_X19Y8/ER1BEG0 INT_R_X19Y8/IMUX22 INT_R_X19Y8/IMUX38 INT_R_X19Y8/SL1BEG3 VFRAME_X47Y9/VFRAME_EE2BEG3 
pips: CLBLL_R_X17Y8/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_R_X19Y8/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X19Y8/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLM_L_X20Y8/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X20Y8/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X20Y8/INT_L.ER1END0->>IMUX_L18 INT_L_X20Y8/INT_L.ER1END0->>IMUX_L2 INT_R_X17Y8/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X17Y8/INT_R.NL1BEG_N3->>EE2BEG3 INT_R_X19Y7/INT_R.SL1END3->>ER1BEG_S0 INT_R_X19Y8/INT_R.EE2END3->>IMUX22 INT_R_X19Y8/INT_R.EE2END3->>IMUX38 INT_R_X19Y8/INT_R.EE2END3->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

r_reg[iforce][2]__0[4] - 
wires: CLBLL_R_X19Y6/CLBLL_WL1END3 CLBLL_R_X19Y7/CLBLL_IMUX11 CLBLL_R_X19Y7/CLBLL_LL_A4 CLBLL_R_X19Y7/CLBLL_WR1END1 CLBLL_R_X19Y8/CLBLL_IMUX43 CLBLL_R_X19Y8/CLBLL_LL_D6 CLBLL_R_X19Y8/CLBLL_NE2A3 CLBLL_R_X21Y8/CLBLL_EE2A3 CLBLM_L_X20Y6/CLBLM_WL1END3 CLBLM_L_X20Y7/CLBLM_IMUX1 CLBLM_L_X20Y7/CLBLM_LOGIC_OUTS4 CLBLM_L_X20Y7/CLBLM_M_A3 CLBLM_L_X20Y7/CLBLM_M_AQ CLBLM_L_X20Y7/CLBLM_WR1END1 CLBLM_L_X20Y8/CLBLM_IMUX15 CLBLM_L_X20Y8/CLBLM_IMUX7 CLBLM_L_X20Y8/CLBLM_M_A1 CLBLM_L_X20Y8/CLBLM_M_B1 CLBLM_L_X20Y8/CLBLM_NE2A3 CLBLM_L_X22Y8/CLBLM_EE2A3 CLBLM_L_X22Y8/CLBLM_IMUX12 CLBLM_L_X22Y8/CLBLM_M_B6 INT_L_X20Y6/WL1BEG3 INT_L_X20Y7/IMUX_L1 INT_L_X20Y7/LOGIC_OUTS_L4 INT_L_X20Y7/WL1BEG_N3 INT_L_X20Y7/WR1BEG1 INT_L_X20Y8/EE2BEG3 INT_L_X20Y8/IMUX_L15 INT_L_X20Y8/IMUX_L7 INT_L_X20Y8/NE2END3 INT_L_X22Y8/EE2END3 INT_L_X22Y8/FAN_ALT1 INT_L_X22Y8/FAN_BOUNCE1 INT_L_X22Y8/IMUX_L12 INT_R_X19Y6/WL1END3 INT_R_X19Y7/IMUX11 INT_R_X19Y7/NE2BEG3 INT_R_X19Y7/NL1BEG_N3 INT_R_X19Y7/NN2BEG1 INT_R_X19Y7/WL1END_N1_3 INT_R_X19Y7/WR1END1 INT_R_X19Y8/IMUX43 INT_R_X19Y8/NE2A3 INT_R_X19Y8/NN2A1 INT_R_X19Y8/SR1END1 INT_R_X19Y9/NN2END1 INT_R_X19Y9/SR1BEG1 INT_R_X21Y8/EE2A3 
pips: CLBLL_R_X19Y7/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X19Y8/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLM_L_X20Y7/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X20Y7/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_L_X20Y8/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X20Y8/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X22Y8/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 INT_L_X20Y7/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X20Y7/INT_L.LOGIC_OUTS_L4->>WL1BEG_N3 INT_L_X20Y7/INT_L.LOGIC_OUTS_L4->>WR1BEG1 INT_L_X20Y8/INT_L.NE2END3->>EE2BEG3 INT_L_X20Y8/INT_L.NE2END3->>IMUX_L15 INT_L_X20Y8/INT_L.NE2END3->>IMUX_L7 INT_L_X22Y8/INT_L.EE2END3->>FAN_ALT1 INT_L_X22Y8/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X22Y8/INT_L.FAN_BOUNCE1->>IMUX_L12 INT_R_X19Y7/INT_R.NL1BEG_N3->>NE2BEG3 INT_R_X19Y7/INT_R.WL1END_N1_3->>NL1BEG_N3 INT_R_X19Y7/INT_R.WR1END1->>IMUX11 INT_R_X19Y7/INT_R.WR1END1->>NN2BEG1 INT_R_X19Y8/INT_R.SR1END1->>IMUX43 INT_R_X19Y9/INT_R.NN2END1->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

apbo[prdata][6]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbo[prdata][6]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbo[prdata][6]_INST_0_i_3_n_0 - 
wires: CLBLM_L_X20Y13/CLBLM_IMUX18 CLBLM_L_X20Y13/CLBLM_LOGIC_OUTS19 CLBLM_L_X20Y13/CLBLM_L_D CLBLM_L_X20Y13/CLBLM_L_DMUX CLBLM_L_X20Y13/CLBLM_M_B2 INT_L_X20Y13/IMUX_L18 INT_L_X20Y13/LOGIC_OUTS_L19 
pips: CLBLM_L_X20Y13/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X20Y13/CLBLM_L.CLBLM_L_D->>CLBLM_L_DMUX CLBLM_L_X20Y13/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X20Y13/INT_L.LOGIC_OUTS_L19->>IMUX_L18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in22_in - 
wires: CLBLL_R_X17Y11/CLBLL_IMUX0 CLBLL_R_X17Y11/CLBLL_IMUX16 CLBLL_R_X17Y11/CLBLL_LOGIC_OUTS0 CLBLL_R_X17Y11/CLBLL_L_A3 CLBLL_R_X17Y11/CLBLL_L_AQ CLBLL_R_X17Y11/CLBLL_L_B3 CLBLL_R_X17Y12/CLBLL_NE2A0 CLBLL_R_X19Y13/CLBLL_EE2A0 CLBLM_L_X20Y13/CLBLM_EE2A0 CLBLM_L_X20Y13/CLBLM_IMUX17 CLBLM_L_X20Y13/CLBLM_M_B3 INT_INTERFACE_L_X18Y12/INT_INTERFACE_NE2A0 INT_L_X18Y11/NE2END_S3_0 INT_L_X18Y12/NE2END0 INT_L_X18Y12/NR1BEG0 INT_L_X18Y13/EE2BEG0 INT_L_X18Y13/NR1END0 INT_L_X20Y13/EE2END0 INT_L_X20Y13/IMUX_L17 INT_R_X17Y11/IMUX0 INT_R_X17Y11/IMUX16 INT_R_X17Y11/LOGIC_OUTS0 INT_R_X17Y11/NE2BEG0 INT_R_X17Y12/NE2A0 INT_R_X19Y13/EE2A0 VFRAME_X47Y13/VFRAME_NE2A0 
pips: CLBLL_R_X17Y11/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X17Y11/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X17Y11/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_L_X20Y13/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 INT_L_X18Y12/INT_L.NE2END0->>NR1BEG0 INT_L_X18Y13/INT_L.NR1END0->>EE2BEG0 INT_L_X20Y13/INT_L.EE2END0->>IMUX_L17 INT_R_X17Y11/INT_R.LOGIC_OUTS0->>IMUX0 INT_R_X17Y11/INT_R.LOGIC_OUTS0->>IMUX16 INT_R_X17Y11/INT_R.LOGIC_OUTS0->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

apbo[prdata][6]_INST_0_i_4_n_0 - 
wires: CLBLM_L_X20Y13/CLBLM_IMUX12 CLBLM_L_X20Y13/CLBLM_LOGIC_OUTS14 CLBLM_L_X20Y13/CLBLM_M_B6 CLBLM_L_X20Y13/CLBLM_M_C INT_L_X20Y13/IMUX_L12 INT_L_X20Y13/LOGIC_OUTS_L14 
pips: CLBLM_L_X20Y13/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X20Y13/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X20Y13/INT_L.LOGIC_OUTS_L14->>IMUX_L12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbo[prdata][6]_INST_0_i_5_n_0 - 
wires: CLBLM_L_X20Y13/CLBLM_IMUX7 CLBLM_L_X20Y13/CLBLM_LOGIC_OUTS15 CLBLM_L_X20Y13/CLBLM_M_A1 CLBLM_L_X20Y13/CLBLM_M_D INT_L_X20Y13/IMUX_L7 INT_L_X20Y13/LOGIC_OUTS_L15 
pips: CLBLM_L_X20Y13/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X20Y13/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X20Y13/INT_L.LOGIC_OUTS_L15->>IMUX_L7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[imask][1]__0[5] - 
wires: CLBLM_L_X20Y13/CLBLM_IMUX0 CLBLM_L_X20Y13/CLBLM_IMUX8 CLBLM_L_X20Y13/CLBLM_LOGIC_OUTS0 CLBLM_L_X20Y13/CLBLM_L_A3 CLBLM_L_X20Y13/CLBLM_L_AQ CLBLM_L_X20Y13/CLBLM_M_A5 INT_L_X20Y13/IMUX_L0 INT_L_X20Y13/IMUX_L8 INT_L_X20Y13/LOGIC_OUTS_L0 
pips: CLBLM_L_X20Y13/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X20Y13/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X20Y13/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X20Y13/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X20Y13/INT_L.LOGIC_OUTS_L0->>IMUX_L8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r_reg[imask][3]__0[5] - 
wires: CLBLL_R_X19Y12/CLBLL_EE2A3 CLBLL_R_X19Y12/CLBLL_IMUX16 CLBLL_R_X19Y12/CLBLL_LOGIC_OUTS0 CLBLL_R_X19Y12/CLBLL_L_AQ CLBLL_R_X19Y12/CLBLL_L_B3 CLBLL_R_X19Y13/CLBLL_NE2A0 CLBLM_L_X20Y12/CLBLM_EE2A3 CLBLM_L_X20Y12/CLBLM_IMUX30 CLBLM_L_X20Y12/CLBLM_L_C5 CLBLM_L_X20Y13/CLBLM_IMUX1 CLBLM_L_X20Y13/CLBLM_M_A3 CLBLM_L_X20Y13/CLBLM_NE2A0 INT_L_X18Y11/WL1END3 INT_L_X18Y12/EE2BEG3 INT_L_X18Y12/NL1BEG_N3 INT_L_X18Y12/WL1END_N1_3 INT_L_X20Y12/EE2END3 INT_L_X20Y12/IMUX_L30 INT_L_X20Y12/NE2END_S3_0 INT_L_X20Y13/IMUX_L1 INT_L_X20Y13/NE2END0 INT_R_X19Y11/WL1BEG3 INT_R_X19Y12/EE2A3 INT_R_X19Y12/IMUX16 INT_R_X19Y12/LOGIC_OUTS0 INT_R_X19Y12/NE2BEG0 INT_R_X19Y12/WL1BEG_N3 INT_R_X19Y13/NE2A0 
pips: CLBLL_R_X19Y12/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X19Y12/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_L_X20Y12/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X20Y13/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 INT_L_X18Y12/INT_L.NL1BEG_N3->>EE2BEG3 INT_L_X18Y12/INT_L.WL1END_N1_3->>NL1BEG_N3 INT_L_X20Y12/INT_L.EE2END3->>IMUX_L30 INT_L_X20Y13/INT_L.NE2END0->>IMUX_L1 INT_R_X19Y12/INT_R.LOGIC_OUTS0->>IMUX16 INT_R_X19Y12/INT_R.LOGIC_OUTS0->>NE2BEG0 INT_R_X19Y12/INT_R.LOGIC_OUTS0->>WL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_reg[iforce][3]__0[5] - 
wires: CLBLL_R_X19Y12/CLBLL_IMUX14 CLBLL_R_X19Y12/CLBLL_L_B1 CLBLL_R_X19Y12/CLBLL_WR1END3 CLBLL_R_X21Y11/CLBLL_IMUX23 CLBLL_R_X21Y11/CLBLL_IMUX29 CLBLL_R_X21Y11/CLBLL_LL_C2 CLBLL_R_X21Y11/CLBLL_LL_CQ CLBLL_R_X21Y11/CLBLL_LOGIC_OUTS6 CLBLL_R_X21Y11/CLBLL_L_C3 CLBLM_L_X20Y12/CLBLM_IMUX23 CLBLM_L_X20Y12/CLBLM_L_C3 CLBLM_L_X20Y12/CLBLM_WR1END3 CLBLM_L_X20Y13/CLBLM_IMUX42 CLBLM_L_X20Y13/CLBLM_L_D6 INT_L_X20Y12/BYP_ALT5 INT_L_X20Y12/BYP_BOUNCE5 INT_L_X20Y12/IMUX_L23 INT_L_X20Y12/NL1BEG1 INT_L_X20Y12/NW2END2 INT_L_X20Y12/WR1BEG3 INT_L_X20Y13/IMUX_L42 INT_L_X20Y13/NL1END1 INT_R_X19Y12/IMUX14 INT_R_X19Y12/WR1END3 INT_R_X21Y11/BYP_ALT3 INT_R_X21Y11/BYP_BOUNCE3 INT_R_X21Y11/IMUX23 INT_R_X21Y11/IMUX29 INT_R_X21Y11/LOGIC_OUTS6 INT_R_X21Y11/NW2BEG2 INT_R_X21Y12/BYP_BOUNCE_N3_3 INT_R_X21Y12/NW2A2 
pips: CLBLL_R_X19Y12/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X21Y11/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X21Y11/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X21Y11/CLBLL_R.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLM_L_X20Y12/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X20Y13/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 INT_L_X20Y12/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X20Y12/INT_L.BYP_BOUNCE5->>IMUX_L23 INT_L_X20Y12/INT_L.NW2END2->>BYP_ALT5 INT_L_X20Y12/INT_L.NW2END2->>NL1BEG1 INT_L_X20Y12/INT_L.NW2END2->>WR1BEG3 INT_L_X20Y13/INT_L.NL1END1->>IMUX_L42 INT_R_X19Y12/INT_R.WR1END3->>IMUX14 INT_R_X21Y11/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X21Y11/INT_R.BYP_BOUNCE3->>IMUX23 INT_R_X21Y11/INT_R.LOGIC_OUTS6->>BYP_ALT3 INT_R_X21Y11/INT_R.LOGIC_OUTS6->>IMUX29 INT_R_X21Y11/INT_R.LOGIC_OUTS6->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

r_reg[iforce][1]__0[5] - 
wires: CLBLL_R_X21Y12/CLBLL_IMUX1 CLBLL_R_X21Y12/CLBLL_IMUX17 CLBLL_R_X21Y12/CLBLL_LL_A3 CLBLL_R_X21Y12/CLBLL_LL_AQ CLBLL_R_X21Y12/CLBLL_LL_B3 CLBLL_R_X21Y12/CLBLL_LOGIC_OUTS4 CLBLM_L_X20Y13/CLBLM_IMUX46 CLBLM_L_X20Y13/CLBLM_IMUX6 CLBLM_L_X20Y13/CLBLM_L_A1 CLBLM_L_X20Y13/CLBLM_L_D5 INT_L_X20Y12/NW2END_S0_0 INT_L_X20Y13/IMUX_L46 INT_L_X20Y13/IMUX_L6 INT_L_X20Y13/NL1BEG_N3 INT_L_X20Y13/NW2END0 INT_R_X21Y12/IMUX1 INT_R_X21Y12/IMUX17 INT_R_X21Y12/LOGIC_OUTS4 INT_R_X21Y12/NW2BEG0 INT_R_X21Y13/NW2A0 
pips: CLBLL_R_X21Y12/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X21Y12/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X21Y12/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_L_X20Y13/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X20Y13/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X20Y13/INT_L.NL1BEG_N3->>IMUX_L46 INT_L_X20Y13/INT_L.NL1BEG_N3->>IMUX_L6 INT_L_X20Y13/INT_L.NW2END0->>NL1BEG_N3 INT_R_X21Y12/INT_R.LOGIC_OUTS4->>IMUX1 INT_R_X21Y12/INT_R.LOGIC_OUTS4->>IMUX17 INT_R_X21Y12/INT_R.LOGIC_OUTS4->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

apbo[prdata][6]_INST_0_i_6_n_0 - 
wires: CLBLM_L_X20Y13/CLBLM_IMUX41 CLBLM_L_X20Y13/CLBLM_L_D1 CLBLM_L_X20Y14/CLBLM_LOGIC_OUTS8 CLBLM_L_X20Y14/CLBLM_L_A INT_L_X20Y13/IMUX_L41 INT_L_X20Y13/SL1END0 INT_L_X20Y14/LOGIC_OUTS_L8 INT_L_X20Y14/SL1BEG0 
pips: CLBLM_L_X20Y13/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X20Y14/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X20Y13/INT_L.SL1END0->>IMUX_L41 INT_L_X20Y14/INT_L.LOGIC_OUTS_L8->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_6_in[6] - 
wires: CLBLL_R_X19Y11/CLBLL_IMUX15 CLBLL_R_X19Y11/CLBLL_LL_B1 CLBLL_R_X19Y12/CLBLL_NW2A0 CLBLM_L_X20Y11/CLBLM_LOGIC_OUTS0 CLBLM_L_X20Y11/CLBLM_L_AQ CLBLM_L_X20Y12/CLBLM_IMUX33 CLBLM_L_X20Y12/CLBLM_IMUX9 CLBLM_L_X20Y12/CLBLM_L_A5 CLBLM_L_X20Y12/CLBLM_L_C1 CLBLM_L_X20Y12/CLBLM_NW2A0 CLBLM_L_X20Y13/CLBLM_IMUX16 CLBLM_L_X20Y13/CLBLM_IMUX32 CLBLM_L_X20Y13/CLBLM_IMUX9 CLBLM_L_X20Y13/CLBLM_L_A5 CLBLM_L_X20Y13/CLBLM_L_B3 CLBLM_L_X20Y13/CLBLM_M_C1 INT_L_X20Y11/LOGIC_OUTS_L0 INT_L_X20Y11/NR1BEG0 INT_L_X20Y11/NW2BEG0 INT_L_X20Y12/IMUX_L33 INT_L_X20Y12/IMUX_L9 INT_L_X20Y12/NR1BEG0 INT_L_X20Y12/NR1END0 INT_L_X20Y12/NW2A0 INT_L_X20Y13/IMUX_L16 INT_L_X20Y13/IMUX_L32 INT_L_X20Y13/IMUX_L9 INT_L_X20Y13/NR1END0 INT_R_X19Y11/IMUX15 INT_R_X19Y11/NW2END_S0_0 INT_R_X19Y12/NW2END0 
pips: CLBLL_R_X19Y11/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLM_L_X20Y11/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X20Y12/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X20Y12/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X20Y13/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X20Y13/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X20Y13/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X20Y11/INT_L.LOGIC_OUTS_L0->>NR1BEG0 INT_L_X20Y11/INT_L.LOGIC_OUTS_L0->>NW2BEG0 INT_L_X20Y12/INT_L.NR1END0->>IMUX_L33 INT_L_X20Y12/INT_L.NR1END0->>IMUX_L9 INT_L_X20Y12/INT_L.NR1END0->>NR1BEG0 INT_L_X20Y13/INT_L.NR1END0->>IMUX_L16 INT_L_X20Y13/INT_L.NR1END0->>IMUX_L32 INT_L_X20Y13/INT_L.NR1END0->>IMUX_L9 INT_R_X19Y11/INT_R.NW2END_S0_0->>IMUX15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 11, 

p_5_in[6] - 
wires: CLBLL_R_X17Y11/CLBLL_IMUX10 CLBLL_R_X17Y11/CLBLL_L_A4 CLBLL_R_X17Y11/CLBLL_SW2A0 CLBLL_R_X19Y12/CLBLL_IMUX19 CLBLL_R_X19Y12/CLBLL_L_B2 CLBLL_R_X19Y12/CLBLL_WW2END1 CLBLL_R_X21Y12/CLBLL_LL_BQ CLBLL_R_X21Y12/CLBLL_LOGIC_OUTS5 CLBLM_L_X20Y12/CLBLM_IMUX21 CLBLM_L_X20Y12/CLBLM_IMUX6 CLBLM_L_X20Y12/CLBLM_L_A1 CLBLM_L_X20Y12/CLBLM_L_C4 CLBLM_L_X20Y12/CLBLM_WW2END1 CLBLM_L_X20Y13/CLBLM_IMUX10 CLBLM_L_X20Y13/CLBLM_IMUX25 CLBLM_L_X20Y13/CLBLM_IMUX35 CLBLM_L_X20Y13/CLBLM_L_A4 CLBLM_L_X20Y13/CLBLM_L_B5 CLBLM_L_X20Y13/CLBLM_M_C6 INT_INTERFACE_L_X18Y11/INT_INTERFACE_SW2A0 INT_L_X18Y11/SW2A0 INT_L_X18Y12/SW2BEG0 INT_L_X18Y12/WL1END0 INT_L_X20Y12/BYP_ALT7 INT_L_X20Y12/BYP_BOUNCE7 INT_L_X20Y12/FAN_BOUNCE_S3_0 INT_L_X20Y12/FAN_BOUNCE_S3_4 INT_L_X20Y12/IMUX_L21 INT_L_X20Y12/IMUX_L6 INT_L_X20Y12/WW2A1 INT_L_X20Y13/BYP_BOUNCE_N3_7 INT_L_X20Y13/FAN_ALT0 INT_L_X20Y13/FAN_ALT4 INT_L_X20Y13/FAN_BOUNCE0 INT_L_X20Y13/FAN_BOUNCE4 INT_L_X20Y13/IMUX_L10 INT_L_X20Y13/IMUX_L25 INT_L_X20Y13/IMUX_L35 INT_L_X20Y13/NW2END1 INT_R_X17Y11/IMUX10 INT_R_X17Y11/SW2END0 INT_R_X19Y12/IMUX19 INT_R_X19Y12/WL1BEG0 INT_R_X19Y12/WW2END1 INT_R_X21Y12/LOGIC_OUTS5 INT_R_X21Y12/NW2BEG1 INT_R_X21Y12/WW2BEG1 INT_R_X21Y13/NW2A1 VFRAME_X47Y12/VFRAME_SW2A0 
pips: CLBLL_R_X17Y11/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X19Y12/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X21Y12/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_L_X20Y12/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X20Y12/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X20Y13/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X20Y13/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X20Y13/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 INT_L_X18Y12/INT_L.WL1END0->>SW2BEG0 INT_L_X20Y12/INT_L.BYP_ALT7->>BYP_BOUNCE7 INT_L_X20Y12/INT_L.FAN_BOUNCE_S3_0->>IMUX_L6 INT_L_X20Y12/INT_L.FAN_BOUNCE_S3_4->>BYP_ALT7 INT_L_X20Y12/INT_L.FAN_BOUNCE_S3_4->>IMUX_L21 INT_L_X20Y13/INT_L.BYP_BOUNCE_N3_7->>IMUX_L35 INT_L_X20Y13/INT_L.FAN_ALT0->>FAN_BOUNCE0 INT_L_X20Y13/INT_L.FAN_ALT4->>FAN_BOUNCE4 INT_L_X20Y13/INT_L.FAN_BOUNCE4->>FAN_ALT0 INT_L_X20Y13/INT_L.NW2END1->>FAN_ALT4 INT_L_X20Y13/INT_L.NW2END1->>IMUX_L10 INT_L_X20Y13/INT_L.NW2END1->>IMUX_L25 INT_R_X17Y11/INT_R.SW2END0->>IMUX10 INT_R_X19Y12/INT_R.WW2END1->>IMUX19 INT_R_X19Y12/INT_R.WW2END1->>WL1BEG0 INT_R_X21Y12/INT_R.LOGIC_OUTS5->>NW2BEG1 INT_R_X21Y12/INT_R.LOGIC_OUTS5->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 12, 

r_reg[iforce][0]__0[5] - 
wires: CLBLL_R_X19Y12/CLBLL_ER1BEG1 CLBLL_R_X19Y12/CLBLL_WW2END0 CLBLL_R_X19Y14/CLBLL_EL1BEG0 CLBLL_R_X21Y10/CLBLL_IMUX26 CLBLL_R_X21Y10/CLBLL_L_B4 CLBLL_R_X21Y10/CLBLL_WR1END1 CLBLL_R_X21Y12/CLBLL_IMUX18 CLBLL_R_X21Y12/CLBLL_LL_B2 CLBLM_L_X20Y12/CLBLM_ER1BEG1 CLBLM_L_X20Y12/CLBLM_IMUX3 CLBLM_L_X20Y12/CLBLM_L_A2 CLBLM_L_X20Y12/CLBLM_WW2END0 CLBLM_L_X20Y13/CLBLM_IMUX31 CLBLM_L_X20Y13/CLBLM_M_C5 CLBLM_L_X20Y14/CLBLM_EL1BEG0 CLBLM_L_X20Y14/CLBLM_IMUX0 CLBLM_L_X20Y14/CLBLM_L_A3 CLBLM_L_X22Y10/CLBLM_LOGIC_OUTS4 CLBLM_L_X22Y10/CLBLM_M_AQ CLBLM_L_X22Y10/CLBLM_WR1END1 INT_L_X20Y12/ER1END1 INT_L_X20Y12/IMUX_L3 INT_L_X20Y12/WW2A0 INT_L_X20Y13/EL1END_S3_0 INT_L_X20Y13/IMUX_L31 INT_L_X20Y14/EL1END0 INT_L_X20Y14/IMUX_L0 INT_L_X22Y10/LOGIC_OUTS_L4 INT_L_X22Y10/WR1BEG1 INT_R_X19Y12/ER1BEG1 INT_R_X19Y12/NN2BEG1 INT_R_X19Y12/WW2END0 INT_R_X19Y13/NN2A1 INT_R_X19Y14/EL1BEG0 INT_R_X19Y14/NN2END1 INT_R_X21Y10/IMUX26 INT_R_X21Y10/NN2BEG1 INT_R_X21Y10/WR1END1 INT_R_X21Y11/NN2A1 INT_R_X21Y12/IMUX18 INT_R_X21Y12/NN2END1 INT_R_X21Y12/WW2BEG0 
pips: CLBLL_R_X21Y10/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X21Y12/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLM_L_X20Y12/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X20Y13/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X20Y14/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X22Y10/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X20Y12/INT_L.ER1END1->>IMUX_L3 INT_L_X20Y13/INT_L.EL1END_S3_0->>IMUX_L31 INT_L_X20Y14/INT_L.EL1END0->>IMUX_L0 INT_L_X22Y10/INT_L.LOGIC_OUTS_L4->>WR1BEG1 INT_R_X19Y12/INT_R.WW2END0->>ER1BEG1 INT_R_X19Y12/INT_R.WW2END0->>NN2BEG1 INT_R_X19Y14/INT_R.NN2END1->>EL1BEG0 INT_R_X21Y10/INT_R.WR1END1->>IMUX26 INT_R_X21Y10/INT_R.WR1END1->>NN2BEG1 INT_R_X21Y12/INT_R.NN2END1->>IMUX18 INT_R_X21Y12/INT_R.NN2END1->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

r_reg[imask][0]__0[5] - 
wires: CLBLM_L_X20Y12/CLBLM_IMUX10 CLBLM_L_X20Y12/CLBLM_LOGIC_OUTS5 CLBLM_L_X20Y12/CLBLM_L_A4 CLBLM_L_X20Y12/CLBLM_M_BQ CLBLM_L_X20Y13/CLBLM_IMUX40 CLBLM_L_X20Y13/CLBLM_M_D1 INT_L_X20Y12/IMUX_L10 INT_L_X20Y12/LOGIC_OUTS_L5 INT_L_X20Y12/NL1BEG0 INT_L_X20Y12/NL1END_S3_0 INT_L_X20Y13/IMUX_L40 INT_L_X20Y13/NL1END0 
pips: CLBLM_L_X20Y12/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X20Y12/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_L_X20Y13/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 INT_L_X20Y12/INT_L.LOGIC_OUTS_L5->>IMUX_L10 INT_L_X20Y12/INT_L.LOGIC_OUTS_L5->>NL1BEG0 INT_L_X20Y13/INT_L.NL1END0->>IMUX_L40 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r_reg[imask][2]__0[5] - 
wires: CLBLM_L_X20Y13/CLBLM_IMUX26 CLBLM_L_X20Y13/CLBLM_IMUX47 CLBLM_L_X20Y13/CLBLM_LOGIC_OUTS5 CLBLM_L_X20Y13/CLBLM_L_B4 CLBLM_L_X20Y13/CLBLM_M_BQ CLBLM_L_X20Y13/CLBLM_M_D5 INT_L_X20Y13/IMUX_L26 INT_L_X20Y13/IMUX_L47 INT_L_X20Y13/LOGIC_OUTS_L5 INT_L_X20Y13/NL1BEG0 INT_L_X20Y13/NL1END_S3_0 INT_L_X20Y14/NL1END0 
pips: CLBLM_L_X20Y13/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X20Y13/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X20Y13/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X20Y13/INT_L.LOGIC_OUTS_L5->>IMUX_L26 INT_L_X20Y13/INT_L.LOGIC_OUTS_L5->>NL1BEG0 INT_L_X20Y13/INT_L.NL1END_S3_0->>IMUX_L47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r_reg[iforce][2]__0[5] - 
wires: CLBLL_R_X21Y11/CLBLL_IMUX1 CLBLL_R_X21Y11/CLBLL_IMUX33 CLBLL_R_X21Y11/CLBLL_LL_A3 CLBLL_R_X21Y11/CLBLL_LL_AQ CLBLL_R_X21Y11/CLBLL_LOGIC_OUTS4 CLBLL_R_X21Y11/CLBLL_L_C1 CLBLM_L_X20Y13/CLBLM_IMUX19 CLBLM_L_X20Y13/CLBLM_L_B2 CLBLM_L_X20Y14/CLBLM_IMUX10 CLBLM_L_X20Y14/CLBLM_L_A4 INT_L_X20Y11/NN2BEG1 INT_L_X20Y11/WR1END1 INT_L_X20Y12/NN2A1 INT_L_X20Y13/IMUX_L19 INT_L_X20Y13/NN2END1 INT_L_X20Y13/NR1BEG1 INT_L_X20Y14/IMUX_L10 INT_L_X20Y14/NR1END1 INT_R_X21Y11/IMUX1 INT_R_X21Y11/IMUX33 INT_R_X21Y11/LOGIC_OUTS4 INT_R_X21Y11/WR1BEG1 
pips: CLBLL_R_X21Y11/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X21Y11/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X21Y11/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_L_X20Y13/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X20Y14/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 INT_L_X20Y11/INT_L.WR1END1->>NN2BEG1 INT_L_X20Y13/INT_L.NN2END1->>IMUX_L19 INT_L_X20Y13/INT_L.NN2END1->>NR1BEG1 INT_L_X20Y14/INT_L.NR1END1->>IMUX_L10 INT_R_X21Y11/INT_R.LOGIC_OUTS4->>IMUX1 INT_R_X21Y11/INT_R.LOGIC_OUTS4->>IMUX33 INT_R_X21Y11/INT_R.LOGIC_OUTS4->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

apbo[prdata][7]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbo[prdata][7]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbo[prdata][7]_INST_0_i_3_n_0 - 
wires: CLBLL_R_X21Y14/CLBLL_IMUX18 CLBLL_R_X21Y14/CLBLL_LL_B2 CLBLL_R_X21Y14/CLBLL_LOGIC_OUTS9 CLBLL_R_X21Y14/CLBLL_L_B INT_R_X21Y14/IMUX18 INT_R_X21Y14/LOGIC_OUTS9 
pips: CLBLL_R_X21Y14/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X21Y14/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 INT_R_X21Y14/INT_R.LOGIC_OUTS9->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in20_in - 
wires: CLBLL_R_X21Y14/CLBLL_ER1BEG1 CLBLL_R_X21Y14/CLBLL_IMUX24 CLBLL_R_X21Y14/CLBLL_LL_B5 CLBLL_R_X21Y14/CLBLL_LOGIC_OUTS0 CLBLL_R_X21Y14/CLBLL_L_AQ CLBLM_L_X22Y14/CLBLM_ER1BEG1 CLBLM_L_X22Y14/CLBLM_IMUX35 CLBLM_L_X22Y14/CLBLM_IMUX43 CLBLM_L_X22Y14/CLBLM_M_C6 CLBLM_L_X22Y14/CLBLM_M_D6 INT_L_X22Y14/ER1END1 INT_L_X22Y14/IMUX_L35 INT_L_X22Y14/IMUX_L43 INT_R_X21Y14/ER1BEG1 INT_R_X21Y14/IMUX24 INT_R_X21Y14/LOGIC_OUTS0 
pips: CLBLL_R_X21Y14/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X21Y14/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_L_X22Y14/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X22Y14/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X22Y14/INT_L.ER1END1->>IMUX_L35 INT_L_X22Y14/INT_L.ER1END1->>IMUX_L43 INT_R_X21Y14/INT_R.LOGIC_OUTS0->>ER1BEG1 INT_R_X21Y14/INT_R.LOGIC_OUTS0->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

apbo[prdata][7]_INST_0_i_4_n_0 - 
wires: CLBLL_R_X21Y14/CLBLL_IMUX12 CLBLL_R_X21Y14/CLBLL_LL_B6 CLBLL_R_X21Y14/CLBLL_LL_C CLBLL_R_X21Y14/CLBLL_LOGIC_OUTS14 INT_R_X21Y14/IMUX12 INT_R_X21Y14/LOGIC_OUTS14 
pips: CLBLL_R_X21Y14/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X21Y14/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_R_X21Y14/INT_R.LOGIC_OUTS14->>IMUX12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbo[prdata][7]_INST_0_i_5_n_0 - 
wires: CLBLL_R_X21Y14/CLBLL_IMUX7 CLBLL_R_X21Y14/CLBLL_LL_A1 CLBLL_R_X21Y14/CLBLL_LL_D CLBLL_R_X21Y14/CLBLL_LOGIC_OUTS15 INT_R_X21Y14/IMUX7 INT_R_X21Y14/LOGIC_OUTS15 
pips: CLBLL_R_X21Y14/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X21Y14/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_R_X21Y14/INT_R.LOGIC_OUTS15->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[imask][1]__0[6] - 
wires: CLBLL_R_X21Y12/CLBLL_IMUX6 CLBLL_R_X21Y12/CLBLL_LOGIC_OUTS0 CLBLL_R_X21Y12/CLBLL_L_A1 CLBLL_R_X21Y12/CLBLL_L_AQ CLBLL_R_X21Y13/CLBLL_IMUX6 CLBLL_R_X21Y13/CLBLL_L_A1 CLBLL_R_X21Y14/CLBLL_IMUX1 CLBLL_R_X21Y14/CLBLL_LL_A3 INT_R_X21Y12/IMUX6 INT_R_X21Y12/LOGIC_OUTS0 INT_R_X21Y12/NL1BEG_N3 INT_R_X21Y12/NN2BEG0 INT_R_X21Y13/FAN_BOUNCE_S3_0 INT_R_X21Y13/IMUX6 INT_R_X21Y13/NN2A0 INT_R_X21Y13/NN2END_S2_0 INT_R_X21Y14/FAN_ALT0 INT_R_X21Y14/FAN_BOUNCE0 INT_R_X21Y14/IMUX1 INT_R_X21Y14/NN2END0 
pips: CLBLL_R_X21Y12/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X21Y12/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_R_X21Y13/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X21Y14/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 INT_R_X21Y12/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X21Y12/INT_R.LOGIC_OUTS0->>NN2BEG0 INT_R_X21Y12/INT_R.NL1BEG_N3->>IMUX6 INT_R_X21Y13/INT_R.FAN_BOUNCE_S3_0->>IMUX6 INT_R_X21Y14/INT_R.FAN_ALT0->>FAN_BOUNCE0 INT_R_X21Y14/INT_R.NN2END0->>FAN_ALT0 INT_R_X21Y14/INT_R.NN2END0->>IMUX1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

r_reg[imask][3]__0[6] - 
wires: CLBLL_R_X19Y11/CLBLL_SE2A1 CLBLL_R_X19Y12/CLBLL_LOGIC_OUTS1 CLBLL_R_X19Y12/CLBLL_L_BQ CLBLL_R_X19Y13/CLBLL_NE2A1 CLBLL_R_X19Y14/CLBLL_NE2A0 CLBLL_R_X21Y14/CLBLL_IMUX2 CLBLL_R_X21Y14/CLBLL_LL_A2 CLBLM_L_X20Y11/CLBLM_IMUX3 CLBLM_L_X20Y11/CLBLM_L_A2 CLBLM_L_X20Y11/CLBLM_SE2A1 CLBLM_L_X20Y13/CLBLM_NE2A1 CLBLM_L_X20Y14/CLBLM_IMUX16 CLBLM_L_X20Y14/CLBLM_L_B3 CLBLM_L_X20Y14/CLBLM_NE2A0 INT_L_X20Y11/IMUX_L3 INT_L_X20Y11/SE2END1 INT_L_X20Y13/NE2BEG1 INT_L_X20Y13/NE2END1 INT_L_X20Y13/NE2END_S3_0 INT_L_X20Y14/IMUX_L16 INT_L_X20Y14/NE2A1 INT_L_X20Y14/NE2END0 INT_R_X19Y11/SE2A1 INT_R_X19Y12/LOGIC_OUTS1 INT_R_X19Y12/NE2BEG1 INT_R_X19Y12/NL1BEG0 INT_R_X19Y12/NL1END_S3_0 INT_R_X19Y12/SE2BEG1 INT_R_X19Y13/NE2A1 INT_R_X19Y13/NE2BEG0 INT_R_X19Y13/NL1END0 INT_R_X19Y14/NE2A0 INT_R_X21Y14/IMUX2 INT_R_X21Y14/NE2END1 
pips: CLBLL_R_X19Y12/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLL_R_X21Y14/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLM_L_X20Y11/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X20Y14/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 INT_L_X20Y11/INT_L.SE2END1->>IMUX_L3 INT_L_X20Y13/INT_L.NE2END1->>NE2BEG1 INT_L_X20Y14/INT_L.NE2END0->>IMUX_L16 INT_R_X19Y12/INT_R.LOGIC_OUTS1->>NE2BEG1 INT_R_X19Y12/INT_R.LOGIC_OUTS1->>NL1BEG0 INT_R_X19Y12/INT_R.LOGIC_OUTS1->>SE2BEG1 INT_R_X19Y13/INT_R.NL1END0->>NE2BEG0 INT_R_X21Y14/INT_R.NE2END1->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_reg[iforce][3]__0[6] - 
wires: CLBLL_R_X21Y11/CLBLL_WW2A0 CLBLL_R_X21Y14/CLBLL_IMUX14 CLBLL_R_X21Y14/CLBLL_L_B1 CLBLL_R_X21Y14/CLBLL_NW2A0 CLBLL_R_X23Y10/CLBLL_IMUX41 CLBLL_R_X23Y10/CLBLL_L_D1 CLBLM_L_X20Y11/CLBLM_IMUX9 CLBLM_L_X20Y11/CLBLM_L_A5 CLBLM_L_X20Y14/CLBLM_IMUX26 CLBLM_L_X20Y14/CLBLM_L_B4 CLBLM_L_X22Y11/CLBLM_WW2A0 CLBLM_L_X22Y13/CLBLM_IMUX1 CLBLM_L_X22Y13/CLBLM_LOGIC_OUTS4 CLBLM_L_X22Y13/CLBLM_M_A3 CLBLM_L_X22Y13/CLBLM_M_AQ CLBLM_L_X22Y14/CLBLM_NW2A0 INT_L_X20Y11/IMUX_L9 INT_L_X20Y11/WW2END0 INT_L_X20Y14/IMUX_L26 INT_L_X20Y14/NW2END_S0_0 INT_L_X20Y14/SR1BEG_S0 INT_L_X20Y15/NW2END0 INT_L_X22Y10/SE2A0 INT_L_X22Y11/SE2BEG0 INT_L_X22Y11/SS2END0 INT_L_X22Y11/WW2BEG0 INT_L_X22Y12/SS2A0 INT_L_X22Y13/IMUX_L1 INT_L_X22Y13/LOGIC_OUTS_L4 INT_L_X22Y13/NW2BEG0 INT_L_X22Y13/SS2BEG0 INT_L_X22Y14/NW2A0 INT_R_X21Y11/WW2A0 INT_R_X21Y13/NW2END_S0_0 INT_R_X21Y14/IMUX14 INT_R_X21Y14/NL1BEG_N3 INT_R_X21Y14/NW2BEG0 INT_R_X21Y14/NW2END0 INT_R_X21Y15/NW2A0 INT_R_X23Y10/IMUX41 INT_R_X23Y10/SE2END0 
pips: CLBLL_R_X21Y14/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X23Y10/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 CLBLM_L_X20Y11/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X20Y14/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X22Y13/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X22Y13/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X20Y11/INT_L.WW2END0->>IMUX_L9 INT_L_X20Y14/INT_L.NW2END_S0_0->>SR1BEG_S0 INT_L_X20Y14/INT_L.SR1BEG_S0->>IMUX_L26 INT_L_X22Y11/INT_L.SS2END0->>SE2BEG0 INT_L_X22Y11/INT_L.SS2END0->>WW2BEG0 INT_L_X22Y13/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X22Y13/INT_L.LOGIC_OUTS_L4->>NW2BEG0 INT_L_X22Y13/INT_L.LOGIC_OUTS_L4->>SS2BEG0 INT_R_X21Y14/INT_R.NL1BEG_N3->>IMUX14 INT_R_X21Y14/INT_R.NW2END0->>NL1BEG_N3 INT_R_X21Y14/INT_R.NW2END0->>NW2BEG0 INT_R_X23Y10/INT_R.SE2END0->>IMUX41 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

r_reg[iforce][1]__0[6] - 
wires: CLBLL_R_X21Y12/CLBLL_IMUX0 CLBLL_R_X21Y12/CLBLL_L_A3 CLBLL_R_X21Y13/CLBLL_IMUX9 CLBLL_R_X21Y13/CLBLL_L_A5 CLBLL_R_X21Y13/CLBLL_SW2A0 CLBLL_R_X21Y14/CLBLL_IMUX19 CLBLL_R_X21Y14/CLBLL_L_B2 CLBLL_R_X21Y14/CLBLL_WR1END1 CLBLM_L_X22Y13/CLBLM_SW2A0 CLBLM_L_X22Y14/CLBLM_IMUX1 CLBLM_L_X22Y14/CLBLM_IMUX17 CLBLM_L_X22Y14/CLBLM_LOGIC_OUTS4 CLBLM_L_X22Y14/CLBLM_M_A3 CLBLM_L_X22Y14/CLBLM_M_AQ CLBLM_L_X22Y14/CLBLM_M_B3 CLBLM_L_X22Y14/CLBLM_WR1END1 INT_L_X22Y13/SW2A0 INT_L_X22Y14/IMUX_L1 INT_L_X22Y14/IMUX_L17 INT_L_X22Y14/LOGIC_OUTS_L4 INT_L_X22Y14/SW2BEG0 INT_L_X22Y14/WR1BEG1 INT_R_X21Y12/IMUX0 INT_R_X21Y12/SL1END0 INT_R_X21Y13/IMUX9 INT_R_X21Y13/SL1BEG0 INT_R_X21Y13/SW2END0 INT_R_X21Y14/IMUX19 INT_R_X21Y14/WR1END1 
pips: CLBLL_R_X21Y12/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X21Y13/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X21Y14/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLM_L_X22Y14/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X22Y14/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X22Y14/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X22Y14/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X22Y14/INT_L.LOGIC_OUTS_L4->>IMUX_L17 INT_L_X22Y14/INT_L.LOGIC_OUTS_L4->>SW2BEG0 INT_L_X22Y14/INT_L.LOGIC_OUTS_L4->>WR1BEG1 INT_R_X21Y12/INT_R.SL1END0->>IMUX0 INT_R_X21Y13/INT_R.SW2END0->>IMUX9 INT_R_X21Y13/INT_R.SW2END0->>SL1BEG0 INT_R_X21Y14/INT_R.WR1END1->>IMUX19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

apbo[prdata][7]_INST_0_i_6_n_0 - 
wires: CLBLL_R_X21Y14/CLBLL_IMUX25 CLBLL_R_X21Y14/CLBLL_LOGIC_OUTS8 CLBLL_R_X21Y14/CLBLL_L_A CLBLL_R_X21Y14/CLBLL_L_B5 INT_R_X21Y14/IMUX25 INT_R_X21Y14/LOGIC_OUTS8 
pips: CLBLL_R_X21Y14/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X21Y14/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 INT_R_X21Y14/INT_R.LOGIC_OUTS8->>IMUX25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_6_in[7] - 
wires: CLBLL_R_X21Y10/CLBLL_IMUX1 CLBLL_R_X21Y10/CLBLL_IMUX41 CLBLL_R_X21Y10/CLBLL_LL_A3 CLBLL_R_X21Y10/CLBLL_L_D1 CLBLL_R_X21Y11/CLBLL_IMUX0 CLBLL_R_X21Y11/CLBLL_LOGIC_OUTS0 CLBLL_R_X21Y11/CLBLL_L_A3 CLBLL_R_X21Y11/CLBLL_L_AQ CLBLL_R_X21Y12/CLBLL_IMUX9 CLBLL_R_X21Y12/CLBLL_L_A5 CLBLL_R_X21Y13/CLBLL_IMUX0 CLBLL_R_X21Y13/CLBLL_IMUX23 CLBLL_R_X21Y13/CLBLL_L_A3 CLBLL_R_X21Y13/CLBLL_L_C3 CLBLL_R_X21Y14/CLBLL_IMUX30 CLBLL_R_X21Y14/CLBLL_IMUX31 CLBLL_R_X21Y14/CLBLL_LL_C5 CLBLL_R_X21Y14/CLBLL_L_C5 CLBLL_R_X21Y9/CLBLL_IMUX40 CLBLL_R_X21Y9/CLBLL_IMUX41 CLBLL_R_X21Y9/CLBLL_LL_D1 CLBLL_R_X21Y9/CLBLL_L_D1 CLBLM_L_X20Y10/CLBLM_IMUX16 CLBLM_L_X20Y10/CLBLM_IMUX46 CLBLM_L_X20Y10/CLBLM_L_B3 CLBLM_L_X20Y10/CLBLM_L_D5 CLBLM_L_X20Y11/CLBLM_IMUX6 CLBLM_L_X20Y11/CLBLM_L_A1 INT_L_X20Y10/IMUX_L16 INT_L_X20Y10/IMUX_L46 INT_L_X20Y10/NL1BEG_N3 INT_L_X20Y10/NN2BEG0 INT_L_X20Y10/NR1BEG3 INT_L_X20Y10/WL1END_N1_3 INT_L_X20Y11/IMUX_L6 INT_L_X20Y11/NN2A0 INT_L_X20Y11/NN2END_S2_0 INT_L_X20Y11/NR1END3 INT_L_X20Y12/NE2BEG0 INT_L_X20Y12/NN2END0 INT_L_X20Y13/EL1BEG3 INT_L_X20Y13/NE2A0 INT_L_X20Y13/NW2END_S0_0 INT_L_X20Y14/EL1BEG_N3 INT_L_X20Y14/NW2END0 INT_L_X20Y9/WL1END3 INT_R_X21Y10/IMUX1 INT_R_X21Y10/IMUX41 INT_R_X21Y10/SL1BEG0 INT_R_X21Y10/SL1END0 INT_R_X21Y10/WL1BEG_N3 INT_R_X21Y11/IMUX0 INT_R_X21Y11/LOGIC_OUTS0 INT_R_X21Y11/NR1BEG0 INT_R_X21Y11/SL1BEG0 INT_R_X21Y12/IMUX9 INT_R_X21Y12/NE2END_S3_0 INT_R_X21Y12/NR1END0 INT_R_X21Y13/EL1END3 INT_R_X21Y13/IMUX0 INT_R_X21Y13/IMUX23 INT_R_X21Y13/NE2END0 INT_R_X21Y13/NR1BEG3 INT_R_X21Y13/NW2BEG0 INT_R_X21Y14/IMUX30 INT_R_X21Y14/IMUX31 INT_R_X21Y14/NR1END3 INT_R_X21Y14/NW2A0 INT_R_X21Y9/IMUX40 INT_R_X21Y9/IMUX41 INT_R_X21Y9/SL1END0 INT_R_X21Y9/WL1BEG3 
pips: CLBLL_R_X21Y10/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X21Y10/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_R_X21Y11/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X21Y11/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_R_X21Y12/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X21Y13/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X21Y13/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X21Y14/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X21Y14/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X21Y9/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_R_X21Y9/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 CLBLM_L_X20Y10/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X20Y10/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X20Y11/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X20Y10/INT_L.NL1BEG_N3->>IMUX_L46 INT_L_X20Y10/INT_L.NL1BEG_N3->>NR1BEG3 INT_L_X20Y10/INT_L.WL1END_N1_3->>IMUX_L16 INT_L_X20Y10/INT_L.WL1END_N1_3->>NL1BEG_N3 INT_L_X20Y10/INT_L.WL1END_N1_3->>NN2BEG0 INT_L_X20Y11/INT_L.NR1END3->>IMUX_L6 INT_L_X20Y12/INT_L.NN2END0->>NE2BEG0 INT_L_X20Y14/INT_L.NW2END0->>EL1BEG_N3 INT_R_X21Y10/INT_R.SL1END0->>IMUX1 INT_R_X21Y10/INT_R.SL1END0->>IMUX41 INT_R_X21Y10/INT_R.SL1END0->>SL1BEG0 INT_R_X21Y10/INT_R.SL1END0->>WL1BEG_N3 INT_R_X21Y11/INT_R.LOGIC_OUTS0->>IMUX0 INT_R_X21Y11/INT_R.LOGIC_OUTS0->>NR1BEG0 INT_R_X21Y11/INT_R.LOGIC_OUTS0->>SL1BEG0 INT_R_X21Y12/INT_R.NR1END0->>IMUX9 INT_R_X21Y13/INT_R.EL1END3->>IMUX23 INT_R_X21Y13/INT_R.EL1END3->>NR1BEG3 INT_R_X21Y13/INT_R.NE2END0->>IMUX0 INT_R_X21Y13/INT_R.NE2END0->>NW2BEG0 INT_R_X21Y14/INT_R.NR1END3->>IMUX30 INT_R_X21Y14/INT_R.NR1END3->>IMUX31 INT_R_X21Y9/INT_R.SL1END0->>IMUX40 INT_R_X21Y9/INT_R.SL1END0->>IMUX41 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 18, 

p_5_in[7] - 
wires: CLBLL_R_X21Y10/CLBLL_IMUX8 CLBLL_R_X21Y10/CLBLL_LL_A5 CLBLL_R_X21Y11/CLBLL_IMUX3 CLBLL_R_X21Y11/CLBLL_L_A2 CLBLL_R_X21Y11/CLBLL_SW2A1 CLBLL_R_X21Y12/CLBLL_IMUX10 CLBLL_R_X21Y12/CLBLL_L_A4 CLBLL_R_X21Y13/CLBLL_IMUX20 CLBLL_R_X21Y13/CLBLL_IMUX3 CLBLL_R_X21Y13/CLBLL_L_A2 CLBLL_R_X21Y13/CLBLL_L_C2 CLBLL_R_X21Y13/CLBLL_SW2A1 CLBLL_R_X21Y14/CLBLL_IMUX28 CLBLL_R_X21Y14/CLBLL_IMUX33 CLBLL_R_X21Y14/CLBLL_LL_C4 CLBLL_R_X21Y14/CLBLL_L_C1 CLBLL_R_X21Y14/CLBLL_WL1END0 CLBLL_R_X21Y14/CLBLL_WR1END2 CLBLL_R_X21Y15/CLBLL_NW2A1 CLBLM_L_X20Y11/CLBLM_IMUX10 CLBLM_L_X20Y11/CLBLM_L_A4 CLBLM_L_X20Y14/CLBLM_IMUX13 CLBLM_L_X20Y14/CLBLM_L_B6 CLBLM_L_X22Y11/CLBLM_SW2A1 CLBLM_L_X22Y13/CLBLM_SW2A1 CLBLM_L_X22Y14/CLBLM_IMUX22 CLBLM_L_X22Y14/CLBLM_LOGIC_OUTS5 CLBLM_L_X22Y14/CLBLM_M_BQ CLBLM_L_X22Y14/CLBLM_M_C3 CLBLM_L_X22Y14/CLBLM_WL1END0 CLBLM_L_X22Y14/CLBLM_WR1END2 CLBLM_L_X22Y15/CLBLM_NW2A1 INT_L_X20Y11/IMUX_L10 INT_L_X20Y11/WL1END0 INT_L_X20Y14/IMUX_L13 INT_L_X20Y14/WR1END2 INT_L_X22Y11/SW2A1 INT_L_X22Y12/SS2END1 INT_L_X22Y12/SW2BEG1 INT_L_X22Y13/SS2A1 INT_L_X22Y13/SW2A1 INT_L_X22Y14/BYP_ALT4 INT_L_X22Y14/BYP_BOUNCE4 INT_L_X22Y14/IMUX_L22 INT_L_X22Y14/LOGIC_OUTS_L5 INT_L_X22Y14/NW2BEG1 INT_L_X22Y14/SS2BEG1 INT_L_X22Y14/SW2BEG1 INT_L_X22Y14/WL1BEG0 INT_L_X22Y14/WR1BEG2 INT_L_X22Y15/NW2A1 INT_R_X21Y10/IMUX8 INT_R_X21Y10/NR1END0 INT_R_X21Y10/SS6E0 INT_R_X21Y11/IMUX3 INT_R_X21Y11/SS6D0 INT_R_X21Y11/SW2END1 INT_R_X21Y11/WL1BEG0 INT_R_X21Y12/IMUX10 INT_R_X21Y12/SL1END1 INT_R_X21Y12/SS6C0 INT_R_X21Y13/IMUX20 INT_R_X21Y13/IMUX3 INT_R_X21Y13/SL1BEG1 INT_R_X21Y13/SS6B0 INT_R_X21Y13/SW2END1 INT_R_X21Y14/IMUX28 INT_R_X21Y14/IMUX33 INT_R_X21Y14/SS6A0 INT_R_X21Y14/WL1END0 INT_R_X21Y14/WR1BEG2 INT_R_X21Y14/WR1END2 INT_R_X21Y15/NW2END1 INT_R_X21Y15/SS6BEG0 INT_R_X21Y9/NR1BEG0 INT_R_X21Y9/SS6END0 
pips: CLBLL_R_X21Y10/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X21Y11/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X21Y12/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X21Y13/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X21Y13/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X21Y14/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X21Y14/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLM_L_X20Y11/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X20Y14/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X22Y14/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X22Y14/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X20Y11/INT_L.WL1END0->>IMUX_L10 INT_L_X20Y14/INT_L.WR1END2->>IMUX_L13 INT_L_X22Y12/INT_L.SS2END1->>SW2BEG1 INT_L_X22Y14/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X22Y14/INT_L.BYP_BOUNCE4->>IMUX_L22 INT_L_X22Y14/INT_L.LOGIC_OUTS_L5->>BYP_ALT4 INT_L_X22Y14/INT_L.LOGIC_OUTS_L5->>NW2BEG1 INT_L_X22Y14/INT_L.LOGIC_OUTS_L5->>SS2BEG1 INT_L_X22Y14/INT_L.LOGIC_OUTS_L5->>SW2BEG1 INT_L_X22Y14/INT_L.LOGIC_OUTS_L5->>WL1BEG0 INT_L_X22Y14/INT_L.LOGIC_OUTS_L5->>WR1BEG2 INT_R_X21Y10/INT_R.NR1END0->>IMUX8 INT_R_X21Y11/INT_R.SW2END1->>IMUX3 INT_R_X21Y11/INT_R.SW2END1->>WL1BEG0 INT_R_X21Y12/INT_R.SL1END1->>IMUX10 INT_R_X21Y13/INT_R.SW2END1->>IMUX20 INT_R_X21Y13/INT_R.SW2END1->>IMUX3 INT_R_X21Y13/INT_R.SW2END1->>SL1BEG1 INT_R_X21Y14/INT_R.WL1END0->>IMUX33 INT_R_X21Y14/INT_R.WL1END0->>WR1BEG2 INT_R_X21Y14/INT_R.WR1END2->>IMUX28 INT_R_X21Y15/INT_R.NW2END1->>SS6BEG0 INT_R_X21Y9/INT_R.SS6END0->>NR1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 17, 

r_reg[iforce][0]__0[6] - 
wires: CLBLL_R_X21Y10/CLBLL_IMUX21 CLBLL_R_X21Y10/CLBLL_IMUX7 CLBLL_R_X21Y10/CLBLL_LL_A1 CLBLL_R_X21Y10/CLBLL_L_C4 CLBLL_R_X21Y10/CLBLL_NW4A1 CLBLL_R_X21Y10/CLBLL_WR1END2 CLBLL_R_X21Y11/CLBLL_IMUX10 CLBLL_R_X21Y11/CLBLL_L_A4 CLBLL_R_X21Y11/CLBLL_SW2A0 CLBLL_R_X21Y14/CLBLL_IMUX0 CLBLL_R_X21Y14/CLBLL_IMUX32 CLBLL_R_X21Y14/CLBLL_LL_C1 CLBLL_R_X21Y14/CLBLL_L_A3 CLBLL_R_X21Y15/CLBLL_NE2A0 CLBLL_R_X21Y16/CLBLL_NW2A0 CLBLM_L_X22Y10/CLBLM_LOGIC_OUTS5 CLBLM_L_X22Y10/CLBLM_M_BQ CLBLM_L_X22Y10/CLBLM_NW4A1 CLBLM_L_X22Y10/CLBLM_WR1END2 CLBLM_L_X22Y11/CLBLM_SW2A0 CLBLM_L_X22Y14/CLBLM_IMUX24 CLBLM_L_X22Y14/CLBLM_M_B5 CLBLM_L_X22Y15/CLBLM_NE2A0 CLBLM_L_X22Y16/CLBLM_NW2A0 INT_L_X20Y14/EL1BEG0 INT_L_X20Y14/NW6END1 INT_L_X22Y10/LOGIC_OUTS_L5 INT_L_X22Y10/NW6BEG1 INT_L_X22Y10/WR1BEG2 INT_L_X22Y11/SW2A0 INT_L_X22Y12/SS2END0 INT_L_X22Y12/SW2BEG0 INT_L_X22Y13/SS2A0 INT_L_X22Y14/IMUX_L24 INT_L_X22Y14/NE2END_S3_0 INT_L_X22Y14/SL1END0 INT_L_X22Y14/SS2BEG0 INT_L_X22Y15/NE2END0 INT_L_X22Y15/NW2BEG0 INT_L_X22Y15/SL1BEG0 INT_L_X22Y16/NW2A0 INT_R_X21Y10/IMUX21 INT_R_X21Y10/IMUX7 INT_R_X21Y10/NR1END3 INT_R_X21Y10/NW6A1 INT_R_X21Y10/SS6E3 INT_R_X21Y10/SS6END_N0_3 INT_R_X21Y10/WR1END2 INT_R_X21Y11/IMUX10 INT_R_X21Y11/NW6B1 INT_R_X21Y11/SS6D3 INT_R_X21Y11/SW2END0 INT_R_X21Y12/NW6C1 INT_R_X21Y12/SS6C3 INT_R_X21Y13/EL1END_S3_0 INT_R_X21Y13/NW6D1 INT_R_X21Y13/SS6B3 INT_R_X21Y14/EL1END0 INT_R_X21Y14/IMUX0 INT_R_X21Y14/IMUX32 INT_R_X21Y14/NE2BEG0 INT_R_X21Y14/NW6E1 INT_R_X21Y14/SS6A3 INT_R_X21Y15/NE2A0 INT_R_X21Y15/NW2END_S0_0 INT_R_X21Y15/SS6BEG3 INT_R_X21Y16/NW2END0 INT_R_X21Y9/NR1BEG3 INT_R_X21Y9/SS6END3 
pips: CLBLL_R_X21Y10/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X21Y10/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X21Y11/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X21Y14/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X21Y14/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLM_L_X22Y10/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_L_X22Y14/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 INT_L_X20Y14/INT_L.NW6END1->>EL1BEG0 INT_L_X22Y10/INT_L.LOGIC_OUTS_L5->>NW6BEG1 INT_L_X22Y10/INT_L.LOGIC_OUTS_L5->>WR1BEG2 INT_L_X22Y12/INT_L.SS2END0->>SW2BEG0 INT_L_X22Y14/INT_L.SL1END0->>IMUX_L24 INT_L_X22Y14/INT_L.SL1END0->>SS2BEG0 INT_L_X22Y15/INT_L.NE2END0->>NW2BEG0 INT_L_X22Y15/INT_L.NE2END0->>SL1BEG0 INT_R_X21Y10/INT_R.NR1END3->>IMUX7 INT_R_X21Y10/INT_R.WR1END2->>IMUX21 INT_R_X21Y11/INT_R.SW2END0->>IMUX10 INT_R_X21Y14/INT_R.EL1END0->>IMUX0 INT_R_X21Y14/INT_R.EL1END0->>IMUX32 INT_R_X21Y14/INT_R.EL1END0->>NE2BEG0 INT_R_X21Y15/INT_R.NW2END_S0_0->>SS6BEG3 INT_R_X21Y9/INT_R.SS6END3->>NR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

r_reg[imask][0]__0[6] - 
wires: CLBLL_R_X21Y10/CLBLL_IMUX11 CLBLL_R_X21Y10/CLBLL_LL_A4 CLBLL_R_X21Y11/CLBLL_IMUX6 CLBLL_R_X21Y11/CLBLL_L_A1 CLBLL_R_X21Y14/CLBLL_IMUX47 CLBLL_R_X21Y14/CLBLL_LL_BQ CLBLL_R_X21Y14/CLBLL_LL_D5 CLBLL_R_X21Y14/CLBLL_LOGIC_OUTS5 INT_R_X21Y10/IMUX11 INT_R_X21Y10/SS2END1 INT_R_X21Y11/IMUX6 INT_R_X21Y11/SR1END2 INT_R_X21Y11/SS2A1 INT_R_X21Y12/SR1BEG2 INT_R_X21Y12/SS2BEG1 INT_R_X21Y12/SS2END1 INT_R_X21Y13/SS2A1 INT_R_X21Y14/IMUX47 INT_R_X21Y14/LOGIC_OUTS5 INT_R_X21Y14/NL1BEG0 INT_R_X21Y14/NL1END_S3_0 INT_R_X21Y14/SS2BEG1 INT_R_X21Y15/NL1END0 
pips: CLBLL_R_X21Y10/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X21Y11/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X21Y14/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_R_X21Y14/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_R_X21Y10/INT_R.SS2END1->>IMUX11 INT_R_X21Y11/INT_R.SR1END2->>IMUX6 INT_R_X21Y12/INT_R.SS2END1->>SR1BEG2 INT_R_X21Y12/INT_R.SS2END1->>SS2BEG1 INT_R_X21Y14/INT_R.LOGIC_OUTS5->>NL1BEG0 INT_R_X21Y14/INT_R.LOGIC_OUTS5->>SS2BEG1 INT_R_X21Y14/INT_R.NL1END_S3_0->>IMUX47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

r_reg[imask][2]__0[6] - 
wires: CLBLL_R_X21Y13/CLBLL_IMUX30 CLBLL_R_X21Y13/CLBLL_LOGIC_OUTS0 CLBLL_R_X21Y13/CLBLL_L_AQ CLBLL_R_X21Y13/CLBLL_L_C5 CLBLL_R_X21Y14/CLBLL_IMUX20 CLBLL_R_X21Y14/CLBLL_IMUX44 CLBLL_R_X21Y14/CLBLL_LL_D4 CLBLL_R_X21Y14/CLBLL_L_C2 INT_R_X21Y13/IMUX30 INT_R_X21Y13/LOGIC_OUTS0 INT_R_X21Y13/NL1BEG2 INT_R_X21Y13/NL1BEG_N3 INT_R_X21Y14/IMUX20 INT_R_X21Y14/IMUX44 INT_R_X21Y14/NL1END2 
pips: CLBLL_R_X21Y13/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X21Y13/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_R_X21Y14/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X21Y14/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 INT_R_X21Y13/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X21Y13/INT_R.NL1BEG_N3->>IMUX30 INT_R_X21Y13/INT_R.NL1BEG_N3->>NL1BEG2 INT_R_X21Y14/INT_R.NL1END2->>IMUX20 INT_R_X21Y14/INT_R.NL1END2->>IMUX44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_reg[iforce][2]__0[6] - 
wires: CLBLL_R_X21Y12/CLBLL_SE2A0 CLBLL_R_X21Y13/CLBLL_IMUX33 CLBLL_R_X21Y13/CLBLL_L_C1 CLBLL_R_X21Y14/CLBLL_IMUX10 CLBLL_R_X21Y14/CLBLL_IMUX23 CLBLL_R_X21Y14/CLBLL_L_A4 CLBLL_R_X21Y14/CLBLL_L_C3 CLBLL_R_X21Y15/CLBLL_NW2A0 CLBLL_R_X23Y10/CLBLL_IMUX42 CLBLL_R_X23Y10/CLBLL_L_D6 CLBLM_L_X22Y12/CLBLM_IMUX8 CLBLM_L_X22Y12/CLBLM_LOGIC_OUTS4 CLBLM_L_X22Y12/CLBLM_M_A5 CLBLM_L_X22Y12/CLBLM_M_AQ CLBLM_L_X22Y12/CLBLM_SE2A0 CLBLM_L_X22Y15/CLBLM_NW2A0 INT_L_X22Y11/SE2A0 INT_L_X22Y12/IMUX_L8 INT_L_X22Y12/LOGIC_OUTS_L4 INT_L_X22Y12/NN2BEG0 INT_L_X22Y12/SE2BEG0 INT_L_X22Y12/SE2END0 INT_L_X22Y13/NN2A0 INT_L_X22Y13/NN2END_S2_0 INT_L_X22Y14/NN2END0 INT_L_X22Y14/NW2BEG0 INT_L_X22Y15/NW2A0 INT_R_X21Y12/SE2A0 INT_R_X21Y13/IMUX33 INT_R_X21Y13/SE2BEG0 INT_R_X21Y13/SL1END0 INT_R_X21Y14/IMUX10 INT_R_X21Y14/IMUX23 INT_R_X21Y14/NW2END_S0_0 INT_R_X21Y14/SL1BEG0 INT_R_X21Y14/SR1BEG_S0 INT_R_X21Y15/NW2END0 INT_R_X23Y10/FAN_ALT1 INT_R_X23Y10/FAN_BOUNCE1 INT_R_X23Y10/FAN_BOUNCE_S3_4 INT_R_X23Y10/IMUX42 INT_R_X23Y11/FAN_ALT4 INT_R_X23Y11/FAN_BOUNCE4 INT_R_X23Y11/SE2END0 
pips: CLBLL_R_X21Y13/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X21Y14/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X21Y14/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X23Y10/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLM_L_X22Y12/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X22Y12/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X22Y12/INT_L.LOGIC_OUTS_L4->>NN2BEG0 INT_L_X22Y12/INT_L.SE2END0->>IMUX_L8 INT_L_X22Y12/INT_L.SE2END0->>SE2BEG0 INT_L_X22Y14/INT_L.NN2END0->>NW2BEG0 INT_R_X21Y13/INT_R.SL1END0->>IMUX33 INT_R_X21Y13/INT_R.SL1END0->>SE2BEG0 INT_R_X21Y14/INT_R.NW2END_S0_0->>IMUX23 INT_R_X21Y14/INT_R.NW2END_S0_0->>SR1BEG_S0 INT_R_X21Y14/INT_R.SR1BEG_S0->>IMUX10 INT_R_X21Y14/INT_R.SR1BEG_S0->>SL1BEG0 INT_R_X23Y10/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X23Y10/INT_R.FAN_BOUNCE1->>IMUX42 INT_R_X23Y10/INT_R.FAN_BOUNCE_S3_4->>FAN_ALT1 INT_R_X23Y11/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X23Y11/INT_R.SE2END0->>FAN_ALT4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

apbo[prdata][8]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbo[prdata][8]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbo[prdata][8]_INST_0_i_3_n_0 - 
wires: CLBLL_R_X21Y12/CLBLL_WW2END2 CLBLL_R_X23Y12/CLBLL_LL_C CLBLL_R_X23Y12/CLBLL_LOGIC_OUTS14 CLBLM_L_X20Y12/CLBLM_IMUX27 CLBLM_L_X20Y12/CLBLM_M_B4 CLBLM_L_X22Y12/CLBLM_WW2END2 INT_L_X20Y12/IMUX_L27 INT_L_X20Y12/WL1END1 INT_L_X22Y12/WW2A2 INT_R_X21Y12/WL1BEG1 INT_R_X21Y12/WW2END2 INT_R_X23Y12/LOGIC_OUTS14 INT_R_X23Y12/WW2BEG2 
pips: CLBLL_R_X23Y12/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLM_L_X20Y12/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 INT_L_X20Y12/INT_L.WL1END1->>IMUX_L27 INT_R_X21Y12/INT_R.WW2END2->>WL1BEG1 INT_R_X23Y12/INT_R.LOGIC_OUTS14->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in18_in - 
wires: CLBLM_L_X20Y12/CLBLM_IMUX18 CLBLM_L_X20Y12/CLBLM_IMUX29 CLBLM_L_X20Y12/CLBLM_IMUX45 CLBLM_L_X20Y12/CLBLM_LOGIC_OUTS0 CLBLM_L_X20Y12/CLBLM_L_AQ CLBLM_L_X20Y12/CLBLM_M_B2 CLBLM_L_X20Y12/CLBLM_M_C2 CLBLM_L_X20Y12/CLBLM_M_D2 INT_L_X20Y12/FAN_ALT1 INT_L_X20Y12/FAN_BOUNCE1 INT_L_X20Y12/IMUX_L18 INT_L_X20Y12/IMUX_L29 INT_L_X20Y12/IMUX_L45 INT_L_X20Y12/LOGIC_OUTS_L0 INT_L_X20Y12/NL1BEG_N3 
pips: CLBLM_L_X20Y12/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X20Y12/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X20Y12/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X20Y12/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X20Y12/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X20Y12/INT_L.FAN_BOUNCE1->>IMUX_L18 INT_L_X20Y12/INT_L.LOGIC_OUTS_L0->>NL1BEG_N3 INT_L_X20Y12/INT_L.NL1BEG_N3->>FAN_ALT1 INT_L_X20Y12/INT_L.NL1BEG_N3->>IMUX_L29 INT_L_X20Y12/INT_L.NL1BEG_N3->>IMUX_L45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

apbo[prdata][8]_INST_0_i_4_n_0 - 
wires: CLBLM_L_X20Y12/CLBLM_IMUX15 CLBLM_L_X20Y12/CLBLM_M_B1 CLBLM_L_X20Y13/CLBLM_LOGIC_OUTS10 CLBLM_L_X20Y13/CLBLM_L_C INT_L_X20Y12/IMUX_L15 INT_L_X20Y12/SR1END3 INT_L_X20Y13/LOGIC_OUTS_L10 INT_L_X20Y13/SR1BEG3 INT_L_X20Y13/SR1END_N3_3 
pips: CLBLM_L_X20Y12/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X20Y13/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X20Y12/INT_L.SR1END3->>IMUX_L15 INT_L_X20Y13/INT_L.LOGIC_OUTS_L10->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbo[prdata][8]_INST_0_i_5_n_0 - 
wires: CLBLL_R_X19Y13/CLBLL_ER1BEG2 CLBLL_R_X19Y13/CLBLL_SW2A1 CLBLM_L_X20Y12/CLBLM_IMUX4 CLBLM_L_X20Y12/CLBLM_M_A6 CLBLM_L_X20Y13/CLBLM_ER1BEG2 CLBLM_L_X20Y13/CLBLM_SW2A1 CLBLM_L_X20Y14/CLBLM_LOGIC_OUTS13 CLBLM_L_X20Y14/CLBLM_M_B INT_L_X20Y12/IMUX_L4 INT_L_X20Y12/SL1END2 INT_L_X20Y13/ER1END2 INT_L_X20Y13/SL1BEG2 INT_L_X20Y13/SW2A1 INT_L_X20Y14/LOGIC_OUTS_L13 INT_L_X20Y14/SW2BEG1 INT_R_X19Y13/ER1BEG2 INT_R_X19Y13/SW2END1 
pips: CLBLM_L_X20Y12/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X20Y14/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X20Y12/INT_L.SL1END2->>IMUX_L4 INT_L_X20Y13/INT_L.ER1END2->>SL1BEG2 INT_L_X20Y14/INT_L.LOGIC_OUTS_L13->>SW2BEG1 INT_R_X19Y13/INT_R.SW2END1->>ER1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[imask][1]__0[7] - 
wires: CLBLL_R_X21Y11/CLBLL_IMUX14 CLBLL_R_X21Y11/CLBLL_L_B1 CLBLL_R_X21Y12/CLBLL_IMUX42 CLBLL_R_X21Y12/CLBLL_L_D6 CLBLM_L_X20Y12/CLBLM_IMUX2 CLBLM_L_X20Y12/CLBLM_M_A2 CLBLM_L_X20Y13/CLBLM_LOGIC_OUTS1 CLBLM_L_X20Y13/CLBLM_L_BQ INT_L_X20Y12/IMUX_L2 INT_L_X20Y12/SE2A1 INT_L_X20Y12/WL1END0 INT_L_X20Y13/LOGIC_OUTS_L1 INT_L_X20Y13/SE2BEG1 INT_R_X21Y11/FAN_BOUNCE_S3_2 INT_R_X21Y11/IMUX14 INT_R_X21Y12/FAN_ALT2 INT_R_X21Y12/FAN_BOUNCE2 INT_R_X21Y12/IMUX42 INT_R_X21Y12/SE2END1 INT_R_X21Y12/WL1BEG0 
pips: CLBLL_R_X21Y11/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X21Y12/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLM_L_X20Y12/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X20Y13/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X20Y12/INT_L.WL1END0->>IMUX_L2 INT_L_X20Y13/INT_L.LOGIC_OUTS_L1->>SE2BEG1 INT_R_X21Y11/INT_R.FAN_BOUNCE_S3_2->>IMUX14 INT_R_X21Y12/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X21Y12/INT_R.SE2END1->>FAN_ALT2 INT_R_X21Y12/INT_R.SE2END1->>IMUX42 INT_R_X21Y12/INT_R.SE2END1->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_reg[imask][3]__0[7] - 
wires: CLBLL_R_X19Y11/CLBLL_SE2A2 CLBLL_R_X19Y12/CLBLL_EL1BEG1 CLBLL_R_X19Y12/CLBLL_LOGIC_OUTS2 CLBLL_R_X19Y12/CLBLL_L_CQ CLBLL_R_X21Y10/CLBLL_IMUX15 CLBLL_R_X21Y10/CLBLL_IMUX44 CLBLL_R_X21Y10/CLBLL_LL_B1 CLBLL_R_X21Y10/CLBLL_LL_D4 CLBLM_L_X20Y11/CLBLM_SE2A2 CLBLM_L_X20Y12/CLBLM_EL1BEG1 CLBLM_L_X20Y12/CLBLM_IMUX11 CLBLM_L_X20Y12/CLBLM_M_A4 INT_L_X20Y10/SE2A2 INT_L_X20Y11/SE2BEG2 INT_L_X20Y11/SE2END2 INT_L_X20Y12/EL1END1 INT_L_X20Y12/IMUX_L11 INT_R_X19Y11/SE2A2 INT_R_X19Y12/EL1BEG1 INT_R_X19Y12/LOGIC_OUTS2 INT_R_X19Y12/SE2BEG2 INT_R_X21Y10/BYP_ALT3 INT_R_X21Y10/BYP_BOUNCE3 INT_R_X21Y10/IMUX15 INT_R_X21Y10/IMUX44 INT_R_X21Y10/SE2END2 INT_R_X21Y11/BYP_BOUNCE_N3_3 
pips: CLBLL_R_X19Y12/CLBLL_R.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLL_R_X21Y10/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X21Y10/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLM_L_X20Y12/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 INT_L_X20Y11/INT_L.SE2END2->>SE2BEG2 INT_L_X20Y12/INT_L.EL1END1->>IMUX_L11 INT_R_X19Y12/INT_R.LOGIC_OUTS2->>EL1BEG1 INT_R_X19Y12/INT_R.LOGIC_OUTS2->>SE2BEG2 INT_R_X21Y10/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X21Y10/INT_R.BYP_BOUNCE3->>IMUX15 INT_R_X21Y10/INT_R.SE2END2->>BYP_ALT3 INT_R_X21Y10/INT_R.SE2END2->>IMUX44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_reg[iforce][3]__0[7] - 
wires: CLBLL_R_X21Y10/CLBLL_IMUX17 CLBLL_R_X21Y10/CLBLL_IMUX40 CLBLL_R_X21Y10/CLBLL_LL_B3 CLBLL_R_X21Y10/CLBLL_LL_D1 CLBLL_R_X21Y10/CLBLL_WL1END0 CLBLL_R_X23Y12/CLBLL_IMUX32 CLBLL_R_X23Y12/CLBLL_LL_C1 CLBLM_L_X22Y10/CLBLM_IMUX19 CLBLM_L_X22Y10/CLBLM_LOGIC_OUTS1 CLBLM_L_X22Y10/CLBLM_L_B2 CLBLM_L_X22Y10/CLBLM_L_BQ CLBLM_L_X22Y10/CLBLM_WL1END0 CLBLM_L_X22Y12/CLBLM_IMUX25 CLBLM_L_X22Y12/CLBLM_L_B5 INT_L_X22Y10/IMUX_L19 INT_L_X22Y10/LOGIC_OUTS_L1 INT_L_X22Y10/NN2BEG1 INT_L_X22Y10/WL1BEG0 INT_L_X22Y11/NN2A1 INT_L_X22Y12/EL1BEG0 INT_L_X22Y12/IMUX_L25 INT_L_X22Y12/NN2END1 INT_R_X21Y10/IMUX17 INT_R_X21Y10/IMUX40 INT_R_X21Y10/WL1END0 INT_R_X23Y11/EL1END_S3_0 INT_R_X23Y12/EL1END0 INT_R_X23Y12/IMUX32 
pips: CLBLL_R_X21Y10/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X21Y10/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_R_X23Y12/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLM_L_X22Y10/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X22Y10/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_L_X22Y12/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 INT_L_X22Y10/INT_L.LOGIC_OUTS_L1->>IMUX_L19 INT_L_X22Y10/INT_L.LOGIC_OUTS_L1->>NN2BEG1 INT_L_X22Y10/INT_L.LOGIC_OUTS_L1->>WL1BEG0 INT_L_X22Y12/INT_L.NN2END1->>EL1BEG0 INT_L_X22Y12/INT_L.NN2END1->>IMUX_L25 INT_R_X21Y10/INT_R.WL1END0->>IMUX17 INT_R_X21Y10/INT_R.WL1END0->>IMUX40 INT_R_X23Y12/INT_R.EL1END0->>IMUX32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

r_reg[iforce][1]__0[7] - 
wires: CLBLL_R_X21Y11/CLBLL_IMUX26 CLBLL_R_X21Y11/CLBLL_L_B4 CLBLL_R_X21Y12/CLBLL_IMUX39 CLBLL_R_X21Y12/CLBLL_L_D3 CLBLL_R_X21Y13/CLBLL_NW2A0 CLBLL_R_X21Y6/CLBLL_NW4A1 CLBLL_R_X23Y12/CLBLL_IMUX31 CLBLL_R_X23Y12/CLBLL_LL_C5 CLBLM_L_X22Y12/CLBLM_IMUX0 CLBLM_L_X22Y12/CLBLM_IMUX16 CLBLM_L_X22Y12/CLBLM_LOGIC_OUTS0 CLBLM_L_X22Y12/CLBLM_L_A3 CLBLM_L_X22Y12/CLBLM_L_AQ CLBLM_L_X22Y12/CLBLM_L_B3 CLBLM_L_X22Y13/CLBLM_NW2A0 CLBLM_L_X22Y6/CLBLM_NW4A1 INT_L_X20Y10/NE2BEG1 INT_L_X20Y10/NW6END1 INT_L_X20Y11/NE2A1 INT_L_X22Y10/SS6B0 INT_L_X22Y11/SS6A0 INT_L_X22Y12/IMUX_L0 INT_L_X22Y12/IMUX_L16 INT_L_X22Y12/LOGIC_OUTS_L0 INT_L_X22Y12/NE2BEG0 INT_L_X22Y12/NW2BEG0 INT_L_X22Y12/SS6BEG0 INT_L_X22Y13/NE2A0 INT_L_X22Y13/NW2A0 INT_L_X22Y6/NW6BEG1 INT_L_X22Y6/SS6END0 INT_L_X22Y7/SS6E0 INT_L_X22Y8/SS6D0 INT_L_X22Y9/SS6C0 INT_R_X21Y10/NW6E1 INT_R_X21Y11/IMUX26 INT_R_X21Y11/NE2END1 INT_R_X21Y12/IMUX39 INT_R_X21Y12/NW2END_S0_0 INT_R_X21Y13/NW2END0 INT_R_X21Y6/NW6A1 INT_R_X21Y7/NW6B1 INT_R_X21Y8/NW6C1 INT_R_X21Y9/NW6D1 INT_R_X23Y12/IMUX31 INT_R_X23Y12/NE2END_S3_0 INT_R_X23Y13/NE2END0 
pips: CLBLL_R_X21Y11/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X21Y12/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_R_X23Y12/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLM_L_X22Y12/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X22Y12/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X22Y12/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X20Y10/INT_L.NW6END1->>NE2BEG1 INT_L_X22Y12/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X22Y12/INT_L.LOGIC_OUTS_L0->>IMUX_L16 INT_L_X22Y12/INT_L.LOGIC_OUTS_L0->>NE2BEG0 INT_L_X22Y12/INT_L.LOGIC_OUTS_L0->>NW2BEG0 INT_L_X22Y12/INT_L.LOGIC_OUTS_L0->>SS6BEG0 INT_L_X22Y6/INT_L.SS6END0->>NW6BEG1 INT_R_X21Y11/INT_R.NE2END1->>IMUX26 INT_R_X21Y12/INT_R.NW2END_S0_0->>IMUX39 INT_R_X23Y12/INT_R.NE2END_S3_0->>IMUX31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

apbo[prdata][8]_INST_0_i_6_n_0 - 
wires: CLBLL_R_X21Y13/CLBLL_EL1BEG2 CLBLL_R_X21Y13/CLBLL_LOGIC_OUTS11 CLBLL_R_X21Y13/CLBLL_L_D CLBLL_R_X23Y12/CLBLL_IMUX29 CLBLL_R_X23Y12/CLBLL_LL_C2 CLBLM_L_X22Y13/CLBLM_EL1BEG2 INT_L_X22Y12/SE2A2 INT_L_X22Y13/EL1END2 INT_L_X22Y13/SE2BEG2 INT_R_X21Y13/EL1BEG2 INT_R_X21Y13/LOGIC_OUTS11 INT_R_X23Y12/IMUX29 INT_R_X23Y12/SE2END2 
pips: CLBLL_R_X21Y13/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLL_R_X23Y12/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 INT_L_X22Y13/INT_L.EL1END2->>SE2BEG2 INT_R_X21Y13/INT_R.LOGIC_OUTS11->>EL1BEG2 INT_R_X23Y12/INT_R.SE2END2->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_6_in[8] - 
wires: CLBLL_R_X19Y10/CLBLL_EE2BEG1 CLBLL_R_X19Y12/CLBLL_ER1BEG2 CLBLL_R_X19Y12/CLBLL_SW2A1 CLBLL_R_X21Y10/CLBLL_IMUX27 CLBLL_R_X21Y10/CLBLL_IMUX43 CLBLL_R_X21Y10/CLBLL_LL_B4 CLBLL_R_X21Y10/CLBLL_LL_D6 CLBLL_R_X21Y11/CLBLL_IMUX16 CLBLL_R_X21Y11/CLBLL_LOGIC_OUTS1 CLBLL_R_X21Y11/CLBLL_L_B3 CLBLL_R_X21Y11/CLBLL_L_BQ CLBLL_R_X21Y12/CLBLL_IMUX36 CLBLL_R_X21Y12/CLBLL_L_D2 CLBLL_R_X21Y12/CLBLL_NE2A1 CLBLL_R_X21Y12/CLBLL_WR1END2 CLBLL_R_X21Y13/CLBLL_IMUX25 CLBLL_R_X21Y13/CLBLL_L_B5 CLBLM_L_X20Y10/CLBLM_EE2BEG1 CLBLM_L_X20Y12/CLBLM_ER1BEG2 CLBLM_L_X20Y12/CLBLM_IMUX14 CLBLM_L_X20Y12/CLBLM_L_B1 CLBLM_L_X20Y12/CLBLM_SW2A1 CLBLM_L_X20Y13/CLBLM_IMUX20 CLBLM_L_X20Y13/CLBLM_L_C2 CLBLM_L_X22Y12/CLBLM_NE2A1 CLBLM_L_X22Y12/CLBLM_WR1END2 CLBLM_L_X22Y13/CLBLM_IMUX29 CLBLM_L_X22Y13/CLBLM_M_C2 INT_L_X20Y10/EE2A1 INT_L_X20Y12/ER1END2 INT_L_X20Y12/IMUX_L14 INT_L_X20Y12/SW2A1 INT_L_X20Y13/IMUX_L20 INT_L_X20Y13/NW2END2 INT_L_X20Y13/SW2BEG1 INT_L_X22Y12/NE2END1 INT_L_X22Y12/NL1BEG0 INT_L_X22Y12/NL1END_S3_0 INT_L_X22Y12/WR1BEG2 INT_L_X22Y13/IMUX_L29 INT_L_X22Y13/NL1BEG_N3 INT_L_X22Y13/NL1END0 INT_R_X19Y10/EE2BEG1 INT_R_X19Y10/SS2END1 INT_R_X19Y11/SS2A1 INT_R_X19Y12/ER1BEG2 INT_R_X19Y12/SS2BEG1 INT_R_X19Y12/SW2END1 INT_R_X21Y10/EE2END1 INT_R_X21Y10/IMUX27 INT_R_X21Y10/IMUX43 INT_R_X21Y10/NR1BEG1 INT_R_X21Y11/GFAN0 INT_R_X21Y11/IMUX16 INT_R_X21Y11/LOGIC_OUTS1 INT_R_X21Y11/NE2BEG1 INT_R_X21Y11/NR1END1 INT_R_X21Y12/IMUX36 INT_R_X21Y12/NE2A1 INT_R_X21Y12/NL1BEG1 INT_R_X21Y12/NW2BEG2 INT_R_X21Y12/WR1END2 INT_R_X21Y13/IMUX25 INT_R_X21Y13/NL1END1 INT_R_X21Y13/NW2A2 
pips: CLBLL_R_X21Y10/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X21Y10/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_R_X21Y11/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X21Y11/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLL_R_X21Y12/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_R_X21Y13/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLM_L_X20Y12/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X20Y13/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X22Y13/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X20Y12/INT_L.ER1END2->>IMUX_L14 INT_L_X20Y13/INT_L.NW2END2->>IMUX_L20 INT_L_X20Y13/INT_L.NW2END2->>SW2BEG1 INT_L_X22Y12/INT_L.NE2END1->>NL1BEG0 INT_L_X22Y12/INT_L.NE2END1->>WR1BEG2 INT_L_X22Y13/INT_L.NL1BEG_N3->>IMUX_L29 INT_L_X22Y13/INT_L.NL1END0->>NL1BEG_N3 INT_R_X19Y10/INT_R.SS2END1->>EE2BEG1 INT_R_X19Y12/INT_R.SW2END1->>ER1BEG2 INT_R_X19Y12/INT_R.SW2END1->>SS2BEG1 INT_R_X21Y10/INT_R.EE2END1->>IMUX27 INT_R_X21Y10/INT_R.EE2END1->>IMUX43 INT_R_X21Y10/INT_R.EE2END1->>NR1BEG1 INT_R_X21Y11/INT_R.GFAN0->>IMUX16 INT_R_X21Y11/INT_R.LOGIC_OUTS1->>NE2BEG1 INT_R_X21Y11/INT_R.NR1END1->>GFAN0 INT_R_X21Y12/INT_R.WR1END2->>IMUX36 INT_R_X21Y12/INT_R.WR1END2->>NL1BEG1 INT_R_X21Y12/INT_R.WR1END2->>NW2BEG2 INT_R_X21Y13/INT_R.NL1END1->>IMUX25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 13, 

p_5_in[8] - 
wires: CLBLL_R_X21Y10/CLBLL_IMUX18 CLBLL_R_X21Y10/CLBLL_IMUX38 CLBLL_R_X21Y10/CLBLL_LL_B2 CLBLL_R_X21Y10/CLBLL_LL_D3 CLBLL_R_X21Y11/CLBLL_IMUX19 CLBLL_R_X21Y11/CLBLL_L_B2 CLBLL_R_X21Y12/CLBLL_IMUX41 CLBLL_R_X21Y12/CLBLL_L_D1 CLBLL_R_X21Y12/CLBLL_WL1END0 CLBLL_R_X21Y12/CLBLL_WW2A1 CLBLL_R_X21Y13/CLBLL_IMUX16 CLBLL_R_X21Y13/CLBLL_L_B3 CLBLM_L_X20Y12/CLBLM_IMUX19 CLBLM_L_X20Y12/CLBLM_IMUX35 CLBLM_L_X20Y12/CLBLM_L_B2 CLBLM_L_X20Y12/CLBLM_M_C6 CLBLM_L_X20Y13/CLBLM_IMUX34 CLBLM_L_X20Y13/CLBLM_L_C6 CLBLM_L_X22Y12/CLBLM_LOGIC_OUTS1 CLBLM_L_X22Y12/CLBLM_L_BQ CLBLM_L_X22Y12/CLBLM_WL1END0 CLBLM_L_X22Y12/CLBLM_WW2A1 CLBLM_L_X22Y13/CLBLM_IMUX35 CLBLM_L_X22Y13/CLBLM_M_C6 INT_L_X20Y12/IMUX_L19 INT_L_X20Y12/IMUX_L35 INT_L_X20Y12/WR1END2 INT_L_X20Y12/WW2END1 INT_L_X20Y13/IMUX_L34 INT_L_X20Y13/WR1END1 INT_L_X22Y12/LOGIC_OUTS_L1 INT_L_X22Y12/NR1BEG1 INT_L_X22Y12/WL1BEG0 INT_L_X22Y12/WW2BEG1 INT_L_X22Y13/IMUX_L35 INT_L_X22Y13/NR1END1 INT_R_X21Y10/IMUX18 INT_R_X21Y10/IMUX38 INT_R_X21Y10/SL1END1 INT_R_X21Y10/SR1END2 INT_R_X21Y11/IMUX19 INT_R_X21Y11/SL1BEG1 INT_R_X21Y11/SR1BEG2 INT_R_X21Y11/SR1END1 INT_R_X21Y12/IMUX41 INT_R_X21Y12/NL1BEG0 INT_R_X21Y12/NL1END_S3_0 INT_R_X21Y12/SR1BEG1 INT_R_X21Y12/WL1END0 INT_R_X21Y12/WR1BEG2 INT_R_X21Y12/WW2A1 INT_R_X21Y13/IMUX16 INT_R_X21Y13/NL1END0 INT_R_X21Y13/WR1BEG1 
pips: CLBLL_R_X21Y10/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X21Y10/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_R_X21Y11/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X21Y12/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_R_X21Y13/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLM_L_X20Y12/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X20Y12/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X20Y13/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X22Y12/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_L_X22Y13/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 INT_L_X20Y12/INT_L.WR1END2->>IMUX_L35 INT_L_X20Y12/INT_L.WW2END1->>IMUX_L19 INT_L_X20Y13/INT_L.WR1END1->>IMUX_L34 INT_L_X22Y12/INT_L.LOGIC_OUTS_L1->>NR1BEG1 INT_L_X22Y12/INT_L.LOGIC_OUTS_L1->>WL1BEG0 INT_L_X22Y12/INT_L.LOGIC_OUTS_L1->>WW2BEG1 INT_L_X22Y13/INT_L.NR1END1->>IMUX_L35 INT_R_X21Y10/INT_R.SL1END1->>IMUX18 INT_R_X21Y10/INT_R.SR1END2->>IMUX38 INT_R_X21Y11/INT_R.SR1END1->>IMUX19 INT_R_X21Y11/INT_R.SR1END1->>SL1BEG1 INT_R_X21Y11/INT_R.SR1END1->>SR1BEG2 INT_R_X21Y12/INT_R.WL1END0->>IMUX41 INT_R_X21Y12/INT_R.WL1END0->>NL1BEG0 INT_R_X21Y12/INT_R.WL1END0->>SR1BEG1 INT_R_X21Y12/INT_R.WL1END0->>WR1BEG2 INT_R_X21Y13/INT_R.NL1END0->>IMUX16 INT_R_X21Y13/INT_R.NL1END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 14, 

r_reg[iforce][0]__0[7] - 
wires: CLBLL_R_X21Y13/CLBLL_IMUX42 CLBLL_R_X21Y13/CLBLL_L_D6 CLBLL_R_X21Y13/CLBLL_NW2A2 CLBLM_L_X20Y12/CLBLM_IMUX26 CLBLM_L_X20Y12/CLBLM_L_B4 CLBLM_L_X20Y13/CLBLM_IMUX33 CLBLM_L_X20Y13/CLBLM_L_C1 CLBLM_L_X22Y10/CLBLM_LOGIC_OUTS6 CLBLM_L_X22Y10/CLBLM_M_CQ CLBLM_L_X22Y11/CLBLM_IMUX26 CLBLM_L_X22Y11/CLBLM_L_B4 CLBLM_L_X22Y12/CLBLM_IMUX35 CLBLM_L_X22Y12/CLBLM_M_C6 CLBLM_L_X22Y13/CLBLM_NW2A2 INT_L_X20Y12/IMUX_L26 INT_L_X20Y12/SW2END1 INT_L_X20Y13/IMUX_L33 INT_L_X20Y13/WL1END0 INT_L_X22Y10/LOGIC_OUTS_L6 INT_L_X22Y10/NL1BEG1 INT_L_X22Y10/NN2BEG2 INT_L_X22Y11/IMUX_L26 INT_L_X22Y11/NL1END1 INT_L_X22Y11/NN2A2 INT_L_X22Y12/IMUX_L35 INT_L_X22Y12/NN2END2 INT_L_X22Y12/NW2BEG2 INT_L_X22Y13/NW2A2 INT_R_X21Y12/SW2A1 INT_R_X21Y13/FAN_ALT7 INT_R_X21Y13/FAN_BOUNCE7 INT_R_X21Y13/IMUX42 INT_R_X21Y13/NW2END2 INT_R_X21Y13/SW2BEG1 INT_R_X21Y13/WL1BEG0 
pips: CLBLL_R_X21Y13/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLM_L_X20Y12/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X20Y13/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X22Y10/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 CLBLM_L_X22Y11/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X22Y12/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 INT_L_X20Y12/INT_L.SW2END1->>IMUX_L26 INT_L_X20Y13/INT_L.WL1END0->>IMUX_L33 INT_L_X22Y10/INT_L.LOGIC_OUTS_L6->>NL1BEG1 INT_L_X22Y10/INT_L.LOGIC_OUTS_L6->>NN2BEG2 INT_L_X22Y11/INT_L.NL1END1->>IMUX_L26 INT_L_X22Y12/INT_L.NN2END2->>IMUX_L35 INT_L_X22Y12/INT_L.NN2END2->>NW2BEG2 INT_R_X21Y13/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X21Y13/INT_R.FAN_BOUNCE7->>IMUX42 INT_R_X21Y13/INT_R.NW2END2->>FAN_ALT7 INT_R_X21Y13/INT_R.NW2END2->>SW2BEG1 INT_R_X21Y13/INT_R.NW2END2->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

r_reg[imask][0]__0[7] - 
wires: CLBLM_L_X20Y12/CLBLM_IMUX25 CLBLM_L_X20Y12/CLBLM_LOGIC_OUTS6 CLBLM_L_X20Y12/CLBLM_L_B5 CLBLM_L_X20Y12/CLBLM_M_CQ CLBLM_L_X20Y14/CLBLM_IMUX12 CLBLM_L_X20Y14/CLBLM_M_B6 INT_L_X20Y12/FAN_ALT5 INT_L_X20Y12/FAN_BOUNCE5 INT_L_X20Y12/IMUX_L25 INT_L_X20Y12/LOGIC_OUTS_L6 INT_L_X20Y12/NN2BEG2 INT_L_X20Y13/NN2A2 INT_L_X20Y14/IMUX_L12 INT_L_X20Y14/NN2END2 
pips: CLBLM_L_X20Y12/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X20Y12/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 CLBLM_L_X20Y14/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 INT_L_X20Y12/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X20Y12/INT_L.FAN_BOUNCE5->>IMUX_L25 INT_L_X20Y12/INT_L.LOGIC_OUTS_L6->>FAN_ALT5 INT_L_X20Y12/INT_L.LOGIC_OUTS_L6->>NN2BEG2 INT_L_X20Y14/INT_L.NN2END2->>IMUX_L12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r_reg[imask][2]__0[7] - 
wires: CLBLL_R_X21Y13/CLBLL_ER1BEG2 CLBLL_R_X21Y13/CLBLL_IMUX19 CLBLL_R_X21Y13/CLBLL_LOGIC_OUTS1 CLBLL_R_X21Y13/CLBLL_L_B2 CLBLL_R_X21Y13/CLBLL_L_BQ CLBLM_L_X20Y14/CLBLM_IMUX17 CLBLM_L_X20Y14/CLBLM_M_B3 CLBLM_L_X22Y13/CLBLM_ER1BEG2 CLBLM_L_X22Y13/CLBLM_IMUX22 CLBLM_L_X22Y13/CLBLM_M_C3 INT_L_X20Y14/IMUX_L17 INT_L_X20Y14/NW2END1 INT_L_X22Y13/ER1END2 INT_L_X22Y13/IMUX_L22 INT_R_X21Y13/ER1BEG2 INT_R_X21Y13/IMUX19 INT_R_X21Y13/LOGIC_OUTS1 INT_R_X21Y13/NW2BEG1 INT_R_X21Y14/NW2A1 
pips: CLBLL_R_X21Y13/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X21Y13/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLM_L_X20Y14/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X22Y13/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X20Y14/INT_L.NW2END1->>IMUX_L17 INT_L_X22Y13/INT_L.ER1END2->>IMUX_L22 INT_R_X21Y13/INT_R.LOGIC_OUTS1->>ER1BEG2 INT_R_X21Y13/INT_R.LOGIC_OUTS1->>IMUX19 INT_R_X21Y13/INT_R.LOGIC_OUTS1->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_reg[iforce][2]__0[7] - 
wires: CLBLL_R_X21Y13/CLBLL_IMUX26 CLBLL_R_X21Y13/CLBLL_IMUX41 CLBLL_R_X21Y13/CLBLL_L_B4 CLBLL_R_X21Y13/CLBLL_L_D1 CLBLL_R_X21Y13/CLBLL_WR1END1 CLBLM_L_X22Y11/CLBLM_IMUX0 CLBLM_L_X22Y11/CLBLM_IMUX16 CLBLM_L_X22Y11/CLBLM_LOGIC_OUTS0 CLBLM_L_X22Y11/CLBLM_L_A3 CLBLM_L_X22Y11/CLBLM_L_AQ CLBLM_L_X22Y11/CLBLM_L_B3 CLBLM_L_X22Y13/CLBLM_IMUX32 CLBLM_L_X22Y13/CLBLM_M_C1 CLBLM_L_X22Y13/CLBLM_WR1END1 INT_L_X22Y11/IMUX_L0 INT_L_X22Y11/IMUX_L16 INT_L_X22Y11/LOGIC_OUTS_L0 INT_L_X22Y11/NN2BEG0 INT_L_X22Y12/NN2A0 INT_L_X22Y12/NN2END_S2_0 INT_L_X22Y13/IMUX_L32 INT_L_X22Y13/NN2END0 INT_L_X22Y13/WR1BEG1 INT_R_X21Y13/IMUX26 INT_R_X21Y13/IMUX41 INT_R_X21Y13/WR1END1 
pips: CLBLL_R_X21Y13/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X21Y13/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 CLBLM_L_X22Y11/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X22Y11/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X22Y11/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X22Y13/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 INT_L_X22Y11/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X22Y11/INT_L.LOGIC_OUTS_L0->>IMUX_L16 INT_L_X22Y11/INT_L.LOGIC_OUTS_L0->>NN2BEG0 INT_L_X22Y13/INT_L.NN2END0->>IMUX_L32 INT_L_X22Y13/INT_L.NN2END0->>WR1BEG1 INT_R_X21Y13/INT_R.WR1END1->>IMUX26 INT_R_X21Y13/INT_R.WR1END1->>IMUX41 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

apbo[prdata][9]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbo[prdata][9]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbo[prdata][9]_INST_0_i_3_n_0 - 
wires: CLBLL_R_X17Y12/CLBLL_ER1BEG1 CLBLL_R_X17Y12/CLBLL_LOGIC_OUTS8 CLBLL_R_X17Y12/CLBLL_L_A CLBLL_R_X19Y12/CLBLL_IMUX24 CLBLL_R_X19Y12/CLBLL_LL_B5 INT_INTERFACE_L_X18Y12/INT_INTERFACE_ER1BEG1 INT_L_X18Y12/EL1BEG0 INT_L_X18Y12/ER1END1 INT_R_X17Y12/ER1BEG1 INT_R_X17Y12/LOGIC_OUTS8 INT_R_X19Y11/EL1END_S3_0 INT_R_X19Y12/EL1END0 INT_R_X19Y12/IMUX24 VFRAME_X47Y13/VFRAME_ER1BEG1 
pips: CLBLL_R_X17Y12/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLL_R_X19Y12/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 INT_L_X18Y12/INT_L.ER1END1->>EL1BEG0 INT_R_X17Y12/INT_R.LOGIC_OUTS8->>ER1BEG1 INT_R_X19Y12/INT_R.EL1END0->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in16_in - 
wires: CLBLL_R_X17Y10/CLBLL_IMUX10 CLBLL_R_X17Y10/CLBLL_IMUX25 CLBLL_R_X17Y10/CLBLL_L_A4 CLBLL_R_X17Y10/CLBLL_L_B5 CLBLL_R_X17Y12/CLBLL_LL_AQ CLBLL_R_X17Y12/CLBLL_LOGIC_OUTS4 CLBLL_R_X17Y13/CLBLL_NE2A0 CLBLL_R_X19Y12/CLBLL_IMUX17 CLBLL_R_X19Y12/CLBLL_LL_B3 INT_INTERFACE_L_X18Y13/INT_INTERFACE_NE2A0 INT_L_X18Y12/NE2END_S3_0 INT_L_X18Y12/SE2A0 INT_L_X18Y13/NE2END0 INT_L_X18Y13/SE2BEG0 INT_R_X17Y10/IMUX10 INT_R_X17Y10/IMUX25 INT_R_X17Y10/SS2END0 INT_R_X17Y11/SS2A0 INT_R_X17Y12/LOGIC_OUTS4 INT_R_X17Y12/NE2BEG0 INT_R_X17Y12/SS2BEG0 INT_R_X17Y13/NE2A0 INT_R_X19Y12/IMUX17 INT_R_X19Y12/SE2END0 VFRAME_X47Y14/VFRAME_NE2A0 
pips: CLBLL_R_X17Y10/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X17Y10/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X17Y12/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_R_X19Y12/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 INT_L_X18Y13/INT_L.NE2END0->>SE2BEG0 INT_R_X17Y10/INT_R.SS2END0->>IMUX10 INT_R_X17Y10/INT_R.SS2END0->>IMUX25 INT_R_X17Y12/INT_R.LOGIC_OUTS4->>NE2BEG0 INT_R_X17Y12/INT_R.LOGIC_OUTS4->>SS2BEG0 INT_R_X19Y12/INT_R.SE2END0->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

apbo[prdata][9]_INST_0_i_4_n_0 - 
wires: CLBLL_R_X19Y12/CLBLL_IMUX12 CLBLL_R_X19Y12/CLBLL_LL_B6 CLBLL_R_X19Y12/CLBLL_LL_C CLBLL_R_X19Y12/CLBLL_LOGIC_OUTS14 INT_R_X19Y12/IMUX12 INT_R_X19Y12/LOGIC_OUTS14 
pips: CLBLL_R_X19Y12/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X19Y12/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_R_X19Y12/INT_R.LOGIC_OUTS14->>IMUX12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbo[prdata][9]_INST_0_i_5_n_0 - 
wires: CLBLL_R_X19Y12/CLBLL_IMUX1 CLBLL_R_X19Y12/CLBLL_LL_A3 CLBLL_R_X19Y13/CLBLL_LOGIC_OUTS8 CLBLL_R_X19Y13/CLBLL_L_A INT_R_X19Y12/IMUX1 INT_R_X19Y12/SL1END0 INT_R_X19Y13/LOGIC_OUTS8 INT_R_X19Y13/SL1BEG0 
pips: CLBLL_R_X19Y12/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X19Y13/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 INT_R_X19Y12/INT_R.SL1END0->>IMUX1 INT_R_X19Y13/INT_R.LOGIC_OUTS8->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[imask][1]__0[8] - 
wires: CLBLL_R_X17Y12/CLBLL_EE2BEG0 CLBLL_R_X17Y12/CLBLL_LOGIC_OUTS0 CLBLL_R_X17Y12/CLBLL_L_AQ CLBLL_R_X19Y11/CLBLL_EL1BEG3 CLBLL_R_X19Y12/CLBLL_IMUX8 CLBLL_R_X19Y12/CLBLL_LL_A5 CLBLL_R_X21Y11/CLBLL_EE2A3 CLBLL_R_X21Y12/CLBLL_IMUX45 CLBLL_R_X21Y12/CLBLL_LL_D2 CLBLM_L_X20Y11/CLBLM_EL1BEG3 CLBLM_L_X22Y11/CLBLM_EE2A3 CLBLM_L_X22Y11/CLBLM_IMUX2 CLBLM_L_X22Y11/CLBLM_IMUX22 CLBLM_L_X22Y11/CLBLM_IMUX44 CLBLM_L_X22Y11/CLBLM_M_A2 CLBLM_L_X22Y11/CLBLM_M_C3 CLBLM_L_X22Y11/CLBLM_M_D4 INT_INTERFACE_L_X18Y12/INT_INTERFACE_EE2BEG0 INT_L_X18Y12/EE2A0 INT_L_X20Y11/EE2BEG3 INT_L_X20Y11/EL1END3 INT_L_X20Y11/NE2BEG3 INT_L_X20Y12/NE2A3 INT_L_X22Y11/EE2END3 INT_L_X22Y11/FAN_ALT1 INT_L_X22Y11/FAN_BOUNCE1 INT_L_X22Y11/IMUX_L2 INT_L_X22Y11/IMUX_L22 INT_L_X22Y11/IMUX_L44 INT_R_X17Y12/EE2BEG0 INT_R_X17Y12/LOGIC_OUTS0 INT_R_X19Y11/EL1BEG3 INT_R_X19Y12/EE2END0 INT_R_X19Y12/EL1BEG_N3 INT_R_X19Y12/IMUX8 INT_R_X21Y11/EE2A3 INT_R_X21Y12/IMUX45 INT_R_X21Y12/NE2END3 VFRAME_X47Y13/VFRAME_EE2BEG0 
pips: CLBLL_R_X17Y12/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_R_X19Y12/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X21Y12/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 CLBLM_L_X22Y11/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X22Y11/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X22Y11/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X20Y11/INT_L.EL1END3->>EE2BEG3 INT_L_X20Y11/INT_L.EL1END3->>NE2BEG3 INT_L_X22Y11/INT_L.EE2END3->>FAN_ALT1 INT_L_X22Y11/INT_L.EE2END3->>IMUX_L22 INT_L_X22Y11/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X22Y11/INT_L.FAN_BOUNCE1->>IMUX_L2 INT_L_X22Y11/INT_L.FAN_BOUNCE1->>IMUX_L44 INT_R_X17Y12/INT_R.LOGIC_OUTS0->>EE2BEG0 INT_R_X19Y12/INT_R.EE2END0->>EL1BEG_N3 INT_R_X19Y12/INT_R.EE2END0->>IMUX8 INT_R_X21Y12/INT_R.NE2END3->>IMUX45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

r_reg[imask][3]__0[8] - 
wires: CLBLL_R_X19Y10/CLBLL_ER1BEG1 CLBLL_R_X19Y10/CLBLL_IMUX1 CLBLL_R_X19Y10/CLBLL_IMUX10 CLBLL_R_X19Y10/CLBLL_LL_A3 CLBLL_R_X19Y10/CLBLL_L_A4 CLBLL_R_X19Y12/CLBLL_IMUX10 CLBLL_R_X19Y12/CLBLL_IMUX2 CLBLL_R_X19Y12/CLBLL_LL_A2 CLBLL_R_X19Y12/CLBLL_LOGIC_OUTS3 CLBLL_R_X19Y12/CLBLL_L_A4 CLBLL_R_X19Y12/CLBLL_L_DQ CLBLM_L_X20Y10/CLBLM_ER1BEG1 CLBLM_L_X20Y10/CLBLM_IMUX27 CLBLM_L_X20Y10/CLBLM_M_B4 INT_L_X20Y10/ER1END1 INT_L_X20Y10/IMUX_L27 INT_R_X19Y10/ER1BEG1 INT_R_X19Y10/IMUX1 INT_R_X19Y10/IMUX10 INT_R_X19Y10/SS2END0 INT_R_X19Y11/SS2A0 INT_R_X19Y12/IMUX10 INT_R_X19Y12/IMUX2 INT_R_X19Y12/LOGIC_OUTS3 INT_R_X19Y12/SR1BEG_S0 INT_R_X19Y12/SS2BEG0 
pips: CLBLL_R_X19Y10/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X19Y10/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X19Y12/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X19Y12/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X19Y12/CLBLL_R.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 CLBLM_L_X20Y10/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 INT_L_X20Y10/INT_L.ER1END1->>IMUX_L27 INT_R_X19Y10/INT_R.SS2END0->>ER1BEG1 INT_R_X19Y10/INT_R.SS2END0->>IMUX1 INT_R_X19Y10/INT_R.SS2END0->>IMUX10 INT_R_X19Y12/INT_R.LOGIC_OUTS3->>SR1BEG_S0 INT_R_X19Y12/INT_R.SR1BEG_S0->>IMUX10 INT_R_X19Y12/INT_R.SR1BEG_S0->>IMUX2 INT_R_X19Y12/INT_R.SR1BEG_S0->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

r_reg[iforce][3]__0[8] - 
wires: CLBLL_R_X17Y12/CLBLL_IMUX10 CLBLL_R_X17Y12/CLBLL_L_A4 CLBLL_R_X17Y12/CLBLL_WR1END1 CLBLL_R_X19Y10/CLBLL_IMUX0 CLBLL_R_X19Y10/CLBLL_IMUX7 CLBLL_R_X19Y10/CLBLL_LL_A1 CLBLL_R_X19Y10/CLBLL_L_A3 CLBLL_R_X19Y10/CLBLL_WL1END3 CLBLL_R_X19Y12/CLBLL_IMUX3 CLBLL_R_X19Y12/CLBLL_L_A2 CLBLM_L_X20Y10/CLBLM_IMUX24 CLBLM_L_X20Y10/CLBLM_M_B5 CLBLM_L_X20Y10/CLBLM_WL1END3 CLBLM_L_X20Y11/CLBLM_IMUX1 CLBLM_L_X20Y11/CLBLM_IMUX17 CLBLM_L_X20Y11/CLBLM_LOGIC_OUTS4 CLBLM_L_X20Y11/CLBLM_M_A3 CLBLM_L_X20Y11/CLBLM_M_AQ CLBLM_L_X20Y11/CLBLM_M_B3 INT_INTERFACE_L_X18Y12/INT_INTERFACE_WR1END1 INT_L_X18Y11/NW2END_S0_0 INT_L_X18Y12/NW2END0 INT_L_X18Y12/WR1BEG1 INT_L_X20Y10/IMUX_L24 INT_L_X20Y10/NR1END0 INT_L_X20Y10/SS2A0 INT_L_X20Y10/WL1BEG3 INT_L_X20Y11/IMUX_L1 INT_L_X20Y11/IMUX_L17 INT_L_X20Y11/LOGIC_OUTS_L4 INT_L_X20Y11/SS2BEG0 INT_L_X20Y11/WL1BEG_N3 INT_L_X20Y9/NR1BEG0 INT_L_X20Y9/SS2END0 INT_R_X17Y12/IMUX10 INT_R_X17Y12/WR1END1 INT_R_X19Y10/FAN_ALT2 INT_R_X19Y10/FAN_BOUNCE2 INT_R_X19Y10/IMUX0 INT_R_X19Y10/IMUX7 INT_R_X19Y10/SR1BEG_S0 INT_R_X19Y10/WL1END3 INT_R_X19Y11/NL1BEG2 INT_R_X19Y11/NL1BEG_N3 INT_R_X19Y11/NW2BEG0 INT_R_X19Y11/WL1END_N1_3 INT_R_X19Y12/IMUX3 INT_R_X19Y12/NL1END2 INT_R_X19Y12/NW2A0 INT_R_X19Y9/FAN_BOUNCE_S3_2 VFRAME_X47Y13/VFRAME_WR1END1 
pips: CLBLL_R_X17Y12/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X19Y10/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X19Y10/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X19Y12/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLM_L_X20Y10/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X20Y11/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X20Y11/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X20Y11/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X18Y12/INT_L.NW2END0->>WR1BEG1 INT_L_X20Y10/INT_L.NR1END0->>IMUX_L24 INT_L_X20Y11/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X20Y11/INT_L.LOGIC_OUTS_L4->>IMUX_L17 INT_L_X20Y11/INT_L.LOGIC_OUTS_L4->>SS2BEG0 INT_L_X20Y11/INT_L.LOGIC_OUTS_L4->>WL1BEG_N3 INT_L_X20Y9/INT_L.SS2END0->>NR1BEG0 INT_R_X17Y12/INT_R.WR1END1->>IMUX10 INT_R_X19Y10/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X19Y10/INT_R.FAN_BOUNCE2->>IMUX0 INT_R_X19Y10/INT_R.SR1BEG_S0->>FAN_ALT2 INT_R_X19Y10/INT_R.WL1END3->>IMUX7 INT_R_X19Y10/INT_R.WL1END3->>SR1BEG_S0 INT_R_X19Y11/INT_R.NL1BEG_N3->>NL1BEG2 INT_R_X19Y11/INT_R.WL1END_N1_3->>NL1BEG_N3 INT_R_X19Y11/INT_R.WL1END_N1_3->>NW2BEG0 INT_R_X19Y12/INT_R.NL1END2->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 10, 

r_reg[iforce][1]__0[8] - 
wires: CLBLL_R_X17Y12/CLBLL_IMUX3 CLBLL_R_X17Y12/CLBLL_L_A2 CLBLL_R_X17Y12/CLBLL_NW2A2 CLBLL_R_X19Y11/CLBLL_WW2A1 CLBLL_R_X21Y12/CLBLL_IMUX43 CLBLL_R_X21Y12/CLBLL_LL_D6 CLBLL_R_X21Y12/CLBLL_SW2A1 CLBLL_R_X21Y13/CLBLL_SE2A1 CLBLM_L_X20Y11/CLBLM_IMUX27 CLBLM_L_X20Y11/CLBLM_M_B4 CLBLM_L_X20Y11/CLBLM_WW2A1 CLBLM_L_X20Y14/CLBLM_IMUX1 CLBLM_L_X20Y14/CLBLM_LOGIC_OUTS4 CLBLM_L_X20Y14/CLBLM_M_A3 CLBLM_L_X20Y14/CLBLM_M_AQ CLBLM_L_X22Y11/CLBLM_IMUX11 CLBLM_L_X22Y11/CLBLM_IMUX29 CLBLM_L_X22Y11/CLBLM_IMUX45 CLBLM_L_X22Y11/CLBLM_M_A4 CLBLM_L_X22Y11/CLBLM_M_C2 CLBLM_L_X22Y11/CLBLM_M_D2 CLBLM_L_X22Y12/CLBLM_SW2A1 CLBLM_L_X22Y13/CLBLM_SE2A1 INT_INTERFACE_L_X18Y12/INT_INTERFACE_NW2A2 INT_L_X18Y11/NW2BEG2 INT_L_X18Y11/WW2END1 INT_L_X18Y12/NW2A2 INT_L_X20Y11/IMUX_L27 INT_L_X20Y11/SW2END1 INT_L_X20Y11/WW2BEG1 INT_L_X20Y14/ER1BEG1 INT_L_X20Y14/IMUX_L1 INT_L_X20Y14/LOGIC_OUTS_L4 INT_L_X22Y11/IMUX_L11 INT_L_X22Y11/IMUX_L29 INT_L_X22Y11/IMUX_L45 INT_L_X22Y11/SL1END1 INT_L_X22Y11/SR1END2 INT_L_X22Y12/SL1BEG1 INT_L_X22Y12/SL1END1 INT_L_X22Y12/SR1BEG2 INT_L_X22Y12/SW2A1 INT_L_X22Y13/SE2END1 INT_L_X22Y13/SL1BEG1 INT_L_X22Y13/SW2BEG1 INT_R_X17Y12/IMUX3 INT_R_X17Y12/NW2END2 INT_R_X19Y11/WW2A1 INT_R_X21Y11/SW2A1 INT_R_X21Y12/IMUX43 INT_R_X21Y12/SW2BEG1 INT_R_X21Y12/SW2END1 INT_R_X21Y13/SE2A1 INT_R_X21Y14/ER1END1 INT_R_X21Y14/SE2BEG1 VFRAME_X47Y13/VFRAME_NW2A2 
pips: CLBLL_R_X17Y12/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X21Y12/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLM_L_X20Y11/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X20Y14/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X20Y14/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_L_X22Y11/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X22Y11/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X22Y11/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 INT_L_X18Y11/INT_L.WW2END1->>NW2BEG2 INT_L_X20Y11/INT_L.SW2END1->>IMUX_L27 INT_L_X20Y11/INT_L.SW2END1->>WW2BEG1 INT_L_X20Y14/INT_L.LOGIC_OUTS_L4->>ER1BEG1 INT_L_X20Y14/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X22Y11/INT_L.SL1END1->>IMUX_L11 INT_L_X22Y11/INT_L.SR1END2->>IMUX_L29 INT_L_X22Y11/INT_L.SR1END2->>IMUX_L45 INT_L_X22Y12/INT_L.SL1END1->>SL1BEG1 INT_L_X22Y12/INT_L.SL1END1->>SR1BEG2 INT_L_X22Y13/INT_L.SE2END1->>SL1BEG1 INT_L_X22Y13/INT_L.SE2END1->>SW2BEG1 INT_R_X17Y12/INT_R.NW2END2->>IMUX3 INT_R_X21Y12/INT_R.SW2END1->>IMUX43 INT_R_X21Y12/INT_R.SW2END1->>SW2BEG1 INT_R_X21Y14/INT_R.ER1END1->>SE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

apbo[prdata][9]_INST_0_i_6_n_0 - 
wires: CLBLL_R_X17Y12/CLBLL_IMUX5 CLBLL_R_X17Y12/CLBLL_L_A6 CLBLL_R_X17Y12/CLBLL_WL1END2 CLBLL_R_X19Y12/CLBLL_LL_D CLBLL_R_X19Y12/CLBLL_LOGIC_OUTS15 INT_INTERFACE_L_X18Y12/INT_INTERFACE_WL1END2 INT_L_X18Y12/WL1BEG2 INT_L_X18Y12/WR1END_S1_0 INT_L_X18Y13/WR1END0 INT_R_X17Y12/IMUX5 INT_R_X17Y12/WL1END2 INT_R_X19Y12/LOGIC_OUTS15 INT_R_X19Y12/WR1BEG_S0 INT_R_X19Y13/WR1BEG0 VFRAME_X47Y13/VFRAME_WL1END2 
pips: CLBLL_R_X17Y12/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X19Y12/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_L_X18Y12/INT_L.WR1END_S1_0->>WL1BEG2 INT_R_X17Y12/INT_R.WL1END2->>IMUX5 INT_R_X19Y12/INT_R.LOGIC_OUTS15->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_6_in[9] - 
wires: CLBLL_R_X19Y10/CLBLL_IMUX11 CLBLL_R_X19Y10/CLBLL_IMUX3 CLBLL_R_X19Y10/CLBLL_LL_A4 CLBLL_R_X19Y10/CLBLL_L_A2 CLBLL_R_X19Y10/CLBLL_WL1END1 CLBLL_R_X19Y10/CLBLL_WW2A2 CLBLL_R_X19Y11/CLBLL_IMUX17 CLBLL_R_X19Y11/CLBLL_IMUX8 CLBLL_R_X19Y11/CLBLL_LL_A5 CLBLL_R_X19Y11/CLBLL_LL_B3 CLBLL_R_X19Y12/CLBLL_ER1BEG3 CLBLL_R_X19Y12/CLBLL_IMUX29 CLBLL_R_X19Y12/CLBLL_IMUX6 CLBLL_R_X19Y12/CLBLL_LL_C2 CLBLL_R_X19Y12/CLBLL_L_A1 CLBLL_R_X19Y12/CLBLL_WW2END2 CLBLL_R_X21Y11/CLBLL_ER1BEG0 CLBLL_R_X21Y11/CLBLL_ER1BEG3 CLBLL_R_X21Y11/CLBLL_IMUX36 CLBLL_R_X21Y11/CLBLL_LOGIC_OUTS2 CLBLL_R_X21Y11/CLBLL_L_CQ CLBLL_R_X21Y11/CLBLL_L_D2 CLBLL_R_X21Y12/CLBLL_IMUX38 CLBLL_R_X21Y12/CLBLL_LL_D3 CLBLL_R_X21Y13/CLBLL_IMUX11 CLBLL_R_X21Y13/CLBLL_IMUX44 CLBLL_R_X21Y13/CLBLL_LL_A4 CLBLL_R_X21Y13/CLBLL_LL_D4 CLBLM_L_X20Y10/CLBLM_IMUX15 CLBLM_L_X20Y10/CLBLM_IMUX19 CLBLM_L_X20Y10/CLBLM_L_B2 CLBLM_L_X20Y10/CLBLM_M_B1 CLBLM_L_X20Y10/CLBLM_WL1END1 CLBLM_L_X20Y10/CLBLM_WW2A2 CLBLM_L_X20Y11/CLBLM_IMUX41 CLBLM_L_X20Y11/CLBLM_L_D1 CLBLM_L_X20Y12/CLBLM_ER1BEG3 CLBLM_L_X20Y12/CLBLM_IMUX39 CLBLM_L_X20Y12/CLBLM_L_D3 CLBLM_L_X20Y12/CLBLM_WW2END2 CLBLM_L_X20Y9/CLBLM_IMUX12 CLBLM_L_X20Y9/CLBLM_M_B6 CLBLM_L_X22Y11/CLBLM_ER1BEG0 CLBLM_L_X22Y11/CLBLM_ER1BEG3 CLBLM_L_X22Y11/CLBLM_IMUX1 CLBLM_L_X22Y11/CLBLM_IMUX31 CLBLM_L_X22Y11/CLBLM_IMUX43 CLBLM_L_X22Y11/CLBLM_M_A3 CLBLM_L_X22Y11/CLBLM_M_C5 CLBLM_L_X22Y11/CLBLM_M_D6 INT_L_X18Y10/ER1BEG3 INT_L_X18Y10/WW2END2 INT_L_X20Y10/BYP_ALT3 INT_L_X20Y10/BYP_BOUNCE3 INT_L_X20Y10/FAN_ALT3 INT_L_X20Y10/FAN_BOUNCE3 INT_L_X20Y10/IMUX_L15 INT_L_X20Y10/IMUX_L19 INT_L_X20Y10/SL1BEG2 INT_L_X20Y10/SR1END2 INT_L_X20Y10/WL1BEG1 INT_L_X20Y10/WW2BEG2 INT_L_X20Y11/BYP_BOUNCE_N3_3 INT_L_X20Y11/IMUX_L41 INT_L_X20Y11/SR1BEG2 INT_L_X20Y11/WL1END1 INT_L_X20Y12/ER1END3 INT_L_X20Y12/IMUX_L39 INT_L_X20Y12/WW2A2 INT_L_X20Y13/ER1END_N3_3 INT_L_X20Y9/IMUX_L12 INT_L_X20Y9/SL1END2 INT_L_X22Y11/ER1END0 INT_L_X22Y11/ER1END3 INT_L_X22Y11/FAN_ALT3 INT_L_X22Y11/FAN_BOUNCE3 INT_L_X22Y11/IMUX_L1 INT_L_X22Y11/IMUX_L31 INT_L_X22Y11/IMUX_L43 INT_L_X22Y12/ER1END_N3_3 INT_R_X19Y10/BYP_ALT7 INT_R_X19Y10/BYP_BOUNCE7 INT_R_X19Y10/ER1END3 INT_R_X19Y10/IMUX11 INT_R_X19Y10/IMUX3 INT_R_X19Y10/WL1END1 INT_R_X19Y10/WW2A2 INT_R_X19Y11/BYP_BOUNCE_N3_7 INT_R_X19Y11/ER1END_N3_3 INT_R_X19Y11/IMUX17 INT_R_X19Y11/IMUX8 INT_R_X19Y12/ER1BEG3 INT_R_X19Y12/IMUX29 INT_R_X19Y12/IMUX6 INT_R_X19Y12/WW2END2 INT_R_X21Y10/ER1BEG_S0 INT_R_X21Y10/SR1END3 INT_R_X21Y11/ER1BEG0 INT_R_X21Y11/ER1BEG3 INT_R_X21Y11/IMUX36 INT_R_X21Y11/LOGIC_OUTS2 INT_R_X21Y11/NN2BEG2 INT_R_X21Y11/SR1BEG3 INT_R_X21Y11/SR1END_N3_3 INT_R_X21Y11/WL1BEG1 INT_R_X21Y12/IMUX38 INT_R_X21Y12/NN2A2 INT_R_X21Y12/SR1END2 INT_R_X21Y12/WW2BEG2 INT_R_X21Y13/FAN_ALT5 INT_R_X21Y13/FAN_BOUNCE5 INT_R_X21Y13/IMUX11 INT_R_X21Y13/IMUX44 INT_R_X21Y13/NN2END2 INT_R_X21Y13/SR1BEG2 
pips: CLBLL_R_X19Y10/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X19Y10/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X19Y11/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X19Y11/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X19Y12/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X19Y12/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X21Y11/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_R_X21Y11/CLBLL_R.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLL_R_X21Y12/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_R_X21Y13/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X21Y13/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLM_L_X20Y10/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X20Y10/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X20Y11/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X20Y12/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X20Y9/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X22Y11/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X22Y11/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X22Y11/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X18Y10/INT_L.WW2END2->>ER1BEG3 INT_L_X20Y10/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X20Y10/INT_L.BYP_BOUNCE3->>FAN_ALT3 INT_L_X20Y10/INT_L.BYP_BOUNCE3->>IMUX_L15 INT_L_X20Y10/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X20Y10/INT_L.FAN_BOUNCE3->>IMUX_L19 INT_L_X20Y10/INT_L.SR1END2->>BYP_ALT3 INT_L_X20Y10/INT_L.SR1END2->>SL1BEG2 INT_L_X20Y10/INT_L.SR1END2->>WL1BEG1 INT_L_X20Y10/INT_L.SR1END2->>WW2BEG2 INT_L_X20Y11/INT_L.BYP_BOUNCE_N3_3->>IMUX_L41 INT_L_X20Y11/INT_L.WL1END1->>SR1BEG2 INT_L_X20Y12/INT_L.ER1END3->>IMUX_L39 INT_L_X20Y9/INT_L.SL1END2->>IMUX_L12 INT_L_X22Y11/INT_L.ER1END0->>IMUX_L1 INT_L_X22Y11/INT_L.ER1END3->>FAN_ALT3 INT_L_X22Y11/INT_L.ER1END3->>IMUX_L31 INT_L_X22Y11/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X22Y11/INT_L.FAN_BOUNCE3->>IMUX_L43 INT_R_X19Y10/INT_R.BYP_ALT7->>BYP_BOUNCE7 INT_R_X19Y10/INT_R.ER1END3->>BYP_ALT7 INT_R_X19Y10/INT_R.WL1END1->>IMUX11 INT_R_X19Y10/INT_R.WL1END1->>IMUX3 INT_R_X19Y11/INT_R.BYP_BOUNCE_N3_7->>IMUX17 INT_R_X19Y11/INT_R.ER1END_N3_3->>IMUX8 INT_R_X19Y12/INT_R.WW2END2->>ER1BEG3 INT_R_X19Y12/INT_R.WW2END2->>IMUX29 INT_R_X19Y12/INT_R.WW2END2->>IMUX6 INT_R_X21Y10/INT_R.SR1END3->>ER1BEG_S0 INT_R_X21Y11/INT_R.LOGIC_OUTS2->>ER1BEG3 INT_R_X21Y11/INT_R.LOGIC_OUTS2->>IMUX36 INT_R_X21Y11/INT_R.LOGIC_OUTS2->>NN2BEG2 INT_R_X21Y11/INT_R.LOGIC_OUTS2->>SR1BEG3 INT_R_X21Y11/INT_R.LOGIC_OUTS2->>WL1BEG1 INT_R_X21Y12/INT_R.SR1END2->>IMUX38 INT_R_X21Y12/INT_R.SR1END2->>WW2BEG2 INT_R_X21Y13/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X21Y13/INT_R.FAN_BOUNCE5->>IMUX11 INT_R_X21Y13/INT_R.NN2END2->>FAN_ALT5 INT_R_X21Y13/INT_R.NN2END2->>IMUX44 INT_R_X21Y13/INT_R.NN2END2->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 23, 

p_5_in[9] - 
wires: CLBLL_R_X17Y10/CLBLL_IMUX3 CLBLL_R_X17Y10/CLBLL_L_A2 CLBLL_R_X17Y10/CLBLL_WW2END1 CLBLL_R_X19Y10/CLBLL_IMUX2 CLBLL_R_X19Y10/CLBLL_IMUX9 CLBLL_R_X19Y10/CLBLL_LL_A2 CLBLL_R_X19Y10/CLBLL_L_A5 CLBLL_R_X19Y10/CLBLL_WL1END0 CLBLL_R_X19Y11/CLBLL_IMUX1 CLBLL_R_X19Y11/CLBLL_LL_A3 CLBLL_R_X19Y11/CLBLL_WL1END0 CLBLL_R_X19Y12/CLBLL_EE2BEG0 CLBLL_R_X19Y12/CLBLL_IMUX0 CLBLL_R_X19Y12/CLBLL_IMUX28 CLBLL_R_X19Y12/CLBLL_LL_C4 CLBLL_R_X19Y12/CLBLL_L_A3 CLBLL_R_X19Y12/CLBLL_WR1END2 CLBLL_R_X19Y13/CLBLL_EE2BEG0 CLBLL_R_X21Y11/CLBLL_EL1BEG1 CLBLL_R_X21Y11/CLBLL_IMUX37 CLBLL_R_X21Y11/CLBLL_L_D4 CLBLL_R_X21Y12/CLBLL_IMUX28 CLBLL_R_X21Y12/CLBLL_IMUX40 CLBLL_R_X21Y12/CLBLL_LL_C4 CLBLL_R_X21Y12/CLBLL_LL_D1 CLBLL_R_X21Y13/CLBLL_IMUX8 CLBLL_R_X21Y13/CLBLL_LL_A5 CLBLM_L_X20Y10/CLBLM_IMUX18 CLBLM_L_X20Y10/CLBLM_M_B2 CLBLM_L_X20Y10/CLBLM_WL1END0 CLBLM_L_X20Y11/CLBLM_IMUX42 CLBLM_L_X20Y11/CLBLM_LOGIC_OUTS5 CLBLM_L_X20Y11/CLBLM_L_D6 CLBLM_L_X20Y11/CLBLM_M_BQ CLBLM_L_X20Y11/CLBLM_WL1END0 CLBLM_L_X20Y12/CLBLM_EE2BEG0 CLBLM_L_X20Y12/CLBLM_WR1END2 CLBLM_L_X20Y13/CLBLM_EE2BEG0 CLBLM_L_X22Y11/CLBLM_EL1BEG1 CLBLM_L_X22Y11/CLBLM_IMUX32 CLBLM_L_X22Y11/CLBLM_IMUX40 CLBLM_L_X22Y11/CLBLM_IMUX8 CLBLM_L_X22Y11/CLBLM_M_A5 CLBLM_L_X22Y11/CLBLM_M_C1 CLBLM_L_X22Y11/CLBLM_M_D1 INT_INTERFACE_L_X18Y10/INT_INTERFACE_WW2END1 INT_L_X18Y10/WW2A1 INT_L_X20Y10/IMUX_L18 INT_L_X20Y10/SL1END1 INT_L_X20Y10/WL1BEG0 INT_L_X20Y11/ER1BEG2 INT_L_X20Y11/IMUX_L42 INT_L_X20Y11/LOGIC_OUTS_L5 INT_L_X20Y11/SL1BEG1 INT_L_X20Y11/WL1BEG0 INT_L_X20Y12/EE2A0 INT_L_X20Y12/WR1BEG2 INT_L_X20Y12/WR1END1 INT_L_X20Y13/EE2A0 INT_L_X22Y10/FAN_BOUNCE_S3_2 INT_L_X22Y11/EL1END1 INT_L_X22Y11/FAN_ALT2 INT_L_X22Y11/FAN_BOUNCE2 INT_L_X22Y11/IMUX_L32 INT_L_X22Y11/IMUX_L40 INT_L_X22Y11/IMUX_L8 INT_R_X17Y10/IMUX3 INT_R_X17Y10/WW2END1 INT_R_X19Y10/IMUX2 INT_R_X19Y10/IMUX9 INT_R_X19Y10/SR1END1 INT_R_X19Y10/WL1END0 INT_R_X19Y10/WW2BEG1 INT_R_X19Y11/IMUX1 INT_R_X19Y11/NL1BEG0 INT_R_X19Y11/NL1END_S3_0 INT_R_X19Y11/SR1BEG1 INT_R_X19Y11/WL1END0 INT_R_X19Y12/EE2BEG0 INT_R_X19Y12/IMUX0 INT_R_X19Y12/IMUX28 INT_R_X19Y12/NL1END0 INT_R_X19Y12/NR1BEG0 INT_R_X19Y12/WR1END2 INT_R_X19Y13/EE2BEG0 INT_R_X19Y13/NR1END0 INT_R_X21Y11/EL1BEG1 INT_R_X21Y11/ER1END2 INT_R_X21Y11/IMUX37 INT_R_X21Y12/BYP_ALT1 INT_R_X21Y12/BYP_BOUNCE1 INT_R_X21Y12/EE2END0 INT_R_X21Y12/GFAN1 INT_R_X21Y12/IMUX28 INT_R_X21Y12/IMUX40 INT_R_X21Y12/WR1BEG1 INT_R_X21Y13/EE2END0 INT_R_X21Y13/IMUX8 VFRAME_X47Y11/VFRAME_WW2END1 
pips: CLBLL_R_X17Y10/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X19Y10/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X19Y10/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X19Y11/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X19Y12/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X19Y12/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X21Y11/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_R_X21Y12/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X21Y12/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_R_X21Y13/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLM_L_X20Y10/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X20Y11/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X20Y11/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_L_X22Y11/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X22Y11/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X22Y11/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X20Y10/INT_L.SL1END1->>IMUX_L18 INT_L_X20Y10/INT_L.SL1END1->>WL1BEG0 INT_L_X20Y11/INT_L.LOGIC_OUTS_L5->>ER1BEG2 INT_L_X20Y11/INT_L.LOGIC_OUTS_L5->>IMUX_L42 INT_L_X20Y11/INT_L.LOGIC_OUTS_L5->>SL1BEG1 INT_L_X20Y11/INT_L.LOGIC_OUTS_L5->>WL1BEG0 INT_L_X20Y12/INT_L.WR1END1->>WR1BEG2 INT_L_X22Y11/INT_L.EL1END1->>FAN_ALT2 INT_L_X22Y11/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X22Y11/INT_L.FAN_BOUNCE2->>IMUX_L32 INT_L_X22Y11/INT_L.FAN_BOUNCE2->>IMUX_L40 INT_L_X22Y11/INT_L.FAN_BOUNCE2->>IMUX_L8 INT_R_X17Y10/INT_R.WW2END1->>IMUX3 INT_R_X19Y10/INT_R.SR1END1->>WW2BEG1 INT_R_X19Y10/INT_R.WL1END0->>IMUX2 INT_R_X19Y10/INT_R.WL1END0->>IMUX9 INT_R_X19Y11/INT_R.WL1END0->>IMUX1 INT_R_X19Y11/INT_R.WL1END0->>NL1BEG0 INT_R_X19Y11/INT_R.WL1END0->>SR1BEG1 INT_R_X19Y12/INT_R.NL1END0->>EE2BEG0 INT_R_X19Y12/INT_R.NL1END0->>IMUX0 INT_R_X19Y12/INT_R.NL1END0->>NR1BEG0 INT_R_X19Y12/INT_R.WR1END2->>IMUX28 INT_R_X19Y13/INT_R.NR1END0->>EE2BEG0 INT_R_X21Y11/INT_R.ER1END2->>EL1BEG1 INT_R_X21Y11/INT_R.ER1END2->>IMUX37 INT_R_X21Y12/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X21Y12/INT_R.BYP_BOUNCE1->>GFAN1 INT_R_X21Y12/INT_R.EE2END0->>BYP_ALT1 INT_R_X21Y12/INT_R.EE2END0->>IMUX40 INT_R_X21Y12/INT_R.EE2END0->>WR1BEG1 INT_R_X21Y12/INT_R.GFAN1->>IMUX28 INT_R_X21Y13/INT_R.EE2END0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 22, 

r_reg[iforce][0]__0[8] - 
wires: CLBLL_R_X19Y11/CLBLL_IMUX7 CLBLL_R_X19Y11/CLBLL_LL_A1 CLBLL_R_X19Y11/CLBLL_WW2END3 CLBLL_R_X19Y12/CLBLL_IMUX32 CLBLL_R_X19Y12/CLBLL_IMUX40 CLBLL_R_X19Y12/CLBLL_LL_C1 CLBLL_R_X19Y12/CLBLL_LL_D1 CLBLL_R_X21Y11/CLBLL_IMUX39 CLBLL_R_X21Y11/CLBLL_L_D3 CLBLL_R_X21Y12/CLBLL_IMUX29 CLBLL_R_X21Y12/CLBLL_LL_C2 CLBLL_R_X21Y12/CLBLL_NW2A3 CLBLM_L_X20Y11/CLBLM_IMUX28 CLBLM_L_X20Y11/CLBLM_IMUX36 CLBLM_L_X20Y11/CLBLM_L_D2 CLBLM_L_X20Y11/CLBLM_M_C4 CLBLM_L_X20Y11/CLBLM_WW2END3 CLBLM_L_X22Y10/CLBLM_LOGIC_OUTS7 CLBLM_L_X22Y10/CLBLM_M_DQ CLBLM_L_X22Y11/CLBLM_IMUX24 CLBLM_L_X22Y11/CLBLM_M_B5 CLBLM_L_X22Y12/CLBLM_NW2A3 INT_L_X20Y11/IMUX_L28 INT_L_X20Y11/IMUX_L36 INT_L_X20Y11/WL1END2 INT_L_X20Y11/WW2A3 INT_L_X22Y10/BYP_ALT6 INT_L_X22Y10/BYP_BOUNCE6 INT_L_X22Y10/LOGIC_OUTS_L7 INT_L_X22Y10/NR1BEG3 INT_L_X22Y11/BYP_BOUNCE_N3_6 INT_L_X22Y11/IMUX_L24 INT_L_X22Y11/NR1END3 INT_L_X22Y11/NW2BEG3 INT_L_X22Y12/NW2A3 INT_R_X19Y11/IMUX7 INT_R_X19Y11/WW2END3 INT_R_X19Y12/IMUX32 INT_R_X19Y12/IMUX40 INT_R_X19Y12/WW2END_N0_3 INT_R_X21Y11/IMUX39 INT_R_X21Y11/SR1END3 INT_R_X21Y11/WL1BEG2 INT_R_X21Y11/WW2BEG3 INT_R_X21Y12/IMUX29 INT_R_X21Y12/NW2END3 INT_R_X21Y12/SR1BEG3 INT_R_X21Y12/SR1END_N3_3 
pips: CLBLL_R_X19Y11/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X19Y12/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X19Y12/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_R_X21Y11/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_R_X21Y12/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLM_L_X20Y11/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X20Y11/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X22Y10/CLBLM_L.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 CLBLM_L_X22Y11/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 INT_L_X20Y11/INT_L.WL1END2->>IMUX_L28 INT_L_X20Y11/INT_L.WL1END2->>IMUX_L36 INT_L_X22Y10/INT_L.BYP_ALT6->>BYP_BOUNCE6 INT_L_X22Y10/INT_L.LOGIC_OUTS_L7->>BYP_ALT6 INT_L_X22Y10/INT_L.LOGIC_OUTS_L7->>NR1BEG3 INT_L_X22Y11/INT_L.BYP_BOUNCE_N3_6->>IMUX_L24 INT_L_X22Y11/INT_L.NR1END3->>NW2BEG3 INT_R_X19Y11/INT_R.WW2END3->>IMUX7 INT_R_X19Y12/INT_R.WW2END_N0_3->>IMUX32 INT_R_X19Y12/INT_R.WW2END_N0_3->>IMUX40 INT_R_X21Y11/INT_R.SR1END3->>IMUX39 INT_R_X21Y11/INT_R.SR1END3->>WL1BEG2 INT_R_X21Y11/INT_R.SR1END3->>WW2BEG3 INT_R_X21Y12/INT_R.NW2END3->>IMUX29 INT_R_X21Y12/INT_R.NW2END3->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 10, 

r_reg[imask][0]__0[8] - 
wires: CLBLL_R_X19Y11/CLBLL_EE2A3 CLBLL_R_X19Y11/CLBLL_EE2BEG0 CLBLL_R_X19Y11/CLBLL_IMUX2 CLBLL_R_X19Y11/CLBLL_LL_A2 CLBLL_R_X19Y11/CLBLL_SW2A3 CLBLL_R_X19Y13/CLBLL_IMUX0 CLBLL_R_X19Y13/CLBLL_L_A3 CLBLL_R_X19Y13/CLBLL_WR1END0 CLBLL_R_X21Y11/CLBLL_IMUX41 CLBLL_R_X21Y11/CLBLL_L_D1 CLBLL_R_X21Y12/CLBLL_IMUX31 CLBLL_R_X21Y12/CLBLL_LL_C5 CLBLM_L_X20Y11/CLBLM_EE2A3 CLBLM_L_X20Y11/CLBLM_EE2BEG0 CLBLM_L_X20Y11/CLBLM_IMUX39 CLBLM_L_X20Y11/CLBLM_L_D3 CLBLM_L_X20Y11/CLBLM_SW2A3 CLBLM_L_X20Y12/CLBLM_LOGIC_OUTS7 CLBLM_L_X20Y12/CLBLM_M_DQ CLBLM_L_X20Y13/CLBLM_WR1END0 INT_L_X18Y10/ER1BEG_S0 INT_L_X18Y10/SW2END3 INT_L_X18Y11/EE2BEG3 INT_L_X18Y11/ER1BEG0 INT_L_X18Y11/NL1BEG_N3 INT_L_X18Y11/SW2END_N0_3 INT_L_X20Y11/EE2A0 INT_L_X20Y11/EE2END3 INT_L_X20Y11/IMUX_L39 INT_L_X20Y11/SW2A3 INT_L_X20Y12/LOGIC_OUTS_L7 INT_L_X20Y12/SW2BEG3 INT_L_X20Y12/WR1BEG_S0 INT_L_X20Y13/WR1BEG0 INT_R_X19Y10/SW2A3 INT_R_X19Y11/EE2A3 INT_R_X19Y11/EE2BEG0 INT_R_X19Y11/ER1END0 INT_R_X19Y11/IMUX2 INT_R_X19Y11/SW2BEG3 INT_R_X19Y11/SW2END3 INT_R_X19Y12/SW2END_N0_3 INT_R_X19Y12/WR1END_S1_0 INT_R_X19Y13/IMUX0 INT_R_X19Y13/WR1END0 INT_R_X21Y11/EE2END0 INT_R_X21Y11/IMUX41 INT_R_X21Y11/NN2BEG0 INT_R_X21Y12/IMUX31 INT_R_X21Y12/NN2A0 INT_R_X21Y12/NN2END_S2_0 INT_R_X21Y13/NN2END0 
pips: CLBLL_R_X19Y11/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X19Y13/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X21Y11/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_R_X21Y12/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLM_L_X20Y11/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X20Y12/CLBLM_L.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 INT_L_X18Y10/INT_L.SW2END3->>ER1BEG_S0 INT_L_X18Y11/INT_L.NL1BEG_N3->>EE2BEG3 INT_L_X18Y11/INT_L.SW2END_N0_3->>NL1BEG_N3 INT_L_X20Y11/INT_L.EE2END3->>IMUX_L39 INT_L_X20Y12/INT_L.LOGIC_OUTS_L7->>SW2BEG3 INT_L_X20Y12/INT_L.LOGIC_OUTS_L7->>WR1BEG_S0 INT_R_X19Y11/INT_R.ER1END0->>EE2BEG0 INT_R_X19Y11/INT_R.ER1END0->>IMUX2 INT_R_X19Y11/INT_R.SW2END3->>SW2BEG3 INT_R_X19Y13/INT_R.WR1END0->>IMUX0 INT_R_X21Y11/INT_R.EE2END0->>IMUX41 INT_R_X21Y11/INT_R.EE2END0->>NN2BEG0 INT_R_X21Y12/INT_R.NN2END_S2_0->>IMUX31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

r_reg[imask][2]__0[8] - 
wires: CLBLL_R_X19Y12/CLBLL_LL_BQ CLBLL_R_X19Y12/CLBLL_LOGIC_OUTS5 CLBLL_R_X19Y13/CLBLL_EE2BEG1 CLBLL_R_X19Y13/CLBLL_IMUX10 CLBLL_R_X19Y13/CLBLL_L_A4 CLBLL_R_X21Y12/CLBLL_IMUX22 CLBLL_R_X21Y12/CLBLL_LL_C3 CLBLL_R_X21Y13/CLBLL_IMUX2 CLBLL_R_X21Y13/CLBLL_LL_A2 CLBLM_L_X20Y13/CLBLM_EE2BEG1 INT_L_X20Y13/EE2A1 INT_R_X19Y12/LOGIC_OUTS5 INT_R_X19Y12/NR1BEG1 INT_R_X19Y13/EE2BEG1 INT_R_X19Y13/IMUX10 INT_R_X19Y13/NR1END1 INT_R_X21Y12/FAN_BOUNCE_S3_2 INT_R_X21Y12/IMUX22 INT_R_X21Y13/EE2END1 INT_R_X21Y13/FAN_ALT2 INT_R_X21Y13/FAN_BOUNCE2 INT_R_X21Y13/IMUX2 
pips: CLBLL_R_X19Y12/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLL_R_X19Y13/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X21Y12/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X21Y13/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 INT_R_X19Y12/INT_R.LOGIC_OUTS5->>NR1BEG1 INT_R_X19Y13/INT_R.NR1END1->>EE2BEG1 INT_R_X19Y13/INT_R.NR1END1->>IMUX10 INT_R_X21Y12/INT_R.FAN_BOUNCE_S3_2->>IMUX22 INT_R_X21Y13/INT_R.EE2END1->>FAN_ALT2 INT_R_X21Y13/INT_R.EE2END1->>IMUX2 INT_R_X21Y13/INT_R.FAN_ALT2->>FAN_BOUNCE2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_reg[iforce][2]__0[8] - 
wires: CLBLL_R_X19Y11/CLBLL_WL1END3 CLBLL_R_X19Y12/CLBLL_IMUX38 CLBLL_R_X19Y12/CLBLL_LL_D3 CLBLL_R_X21Y11/CLBLL_EE2BEG1 CLBLL_R_X21Y11/CLBLL_EL1BEG0 CLBLL_R_X21Y11/CLBLL_IMUX18 CLBLL_R_X21Y11/CLBLL_LL_B2 CLBLL_R_X21Y11/CLBLL_LL_BQ CLBLL_R_X21Y11/CLBLL_LOGIC_OUTS5 CLBLL_R_X21Y12/CLBLL_IMUX32 CLBLL_R_X21Y12/CLBLL_LL_C1 CLBLL_R_X21Y13/CLBLL_IMUX1 CLBLL_R_X21Y13/CLBLL_LL_A3 CLBLL_R_X21Y13/CLBLL_WW2END0 CLBLM_L_X20Y11/CLBLM_WL1END3 CLBLM_L_X22Y11/CLBLM_EE2BEG1 CLBLM_L_X22Y11/CLBLM_EL1BEG0 CLBLM_L_X22Y11/CLBLM_IMUX17 CLBLM_L_X22Y11/CLBLM_M_B3 CLBLM_L_X22Y13/CLBLM_WW2END0 INT_L_X20Y11/WL1BEG3 INT_L_X20Y12/NW2END1 INT_L_X20Y12/WL1BEG_N3 INT_L_X22Y10/EL1END_S3_0 INT_L_X22Y11/EE2A1 INT_L_X22Y11/EL1END0 INT_L_X22Y11/IMUX_L17 INT_L_X22Y13/WW2A0 INT_R_X19Y11/WL1END3 INT_R_X19Y12/IMUX38 INT_R_X19Y12/NL1BEG_N3 INT_R_X19Y12/WL1END_N1_3 INT_R_X21Y11/EE2BEG1 INT_R_X21Y11/EL1BEG0 INT_R_X21Y11/IMUX18 INT_R_X21Y11/LOGIC_OUTS5 INT_R_X21Y11/NL1BEG0 INT_R_X21Y11/NL1END_S3_0 INT_R_X21Y11/NW2BEG1 INT_R_X21Y12/IMUX32 INT_R_X21Y12/NL1END0 INT_R_X21Y12/NW2A1 INT_R_X21Y13/IMUX1 INT_R_X21Y13/WW2END0 INT_R_X23Y11/EE2END1 INT_R_X23Y11/NN2BEG1 INT_R_X23Y12/NN2A1 INT_R_X23Y13/NN2END1 INT_R_X23Y13/WW2BEG0 
pips: CLBLL_R_X19Y12/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_R_X21Y11/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X21Y11/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLL_R_X21Y12/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X21Y13/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLM_L_X22Y11/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 INT_L_X20Y12/INT_L.NW2END1->>WL1BEG_N3 INT_L_X22Y11/INT_L.EL1END0->>IMUX_L17 INT_R_X19Y12/INT_R.NL1BEG_N3->>IMUX38 INT_R_X19Y12/INT_R.WL1END_N1_3->>NL1BEG_N3 INT_R_X21Y11/INT_R.LOGIC_OUTS5->>EE2BEG1 INT_R_X21Y11/INT_R.LOGIC_OUTS5->>EL1BEG0 INT_R_X21Y11/INT_R.LOGIC_OUTS5->>IMUX18 INT_R_X21Y11/INT_R.LOGIC_OUTS5->>NL1BEG0 INT_R_X21Y11/INT_R.LOGIC_OUTS5->>NW2BEG1 INT_R_X21Y12/INT_R.NL1END0->>IMUX32 INT_R_X21Y13/INT_R.WW2END0->>IMUX1 INT_R_X23Y11/INT_R.EE2END1->>NN2BEG1 INT_R_X23Y13/INT_R.NN2END1->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

r[clkcount][0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[clkcount_n_0_][2] - 
wires: CLBLM_L_X22Y4/CLBLM_IMUX18 CLBLM_L_X22Y4/CLBLM_IMUX2 CLBLM_L_X22Y4/CLBLM_IMUX28 CLBLM_L_X22Y4/CLBLM_IMUX44 CLBLM_L_X22Y4/CLBLM_LOGIC_OUTS20 CLBLM_L_X22Y4/CLBLM_M_A2 CLBLM_L_X22Y4/CLBLM_M_AMUX CLBLM_L_X22Y4/CLBLM_M_B2 CLBLM_L_X22Y4/CLBLM_M_C4 CLBLM_L_X22Y4/CLBLM_M_D4 INT_L_X22Y4/FAN_ALT7 INT_L_X22Y4/FAN_BOUNCE7 INT_L_X22Y4/IMUX_L18 INT_L_X22Y4/IMUX_L2 INT_L_X22Y4/IMUX_L28 INT_L_X22Y4/IMUX_L44 INT_L_X22Y4/LOGIC_OUTS_L20 
pips: CLBLM_L_X22Y4/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X22Y4/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X22Y4/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X22Y4/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X22Y4/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X22Y4/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X22Y4/INT_L.FAN_BOUNCE7->>IMUX_L18 INT_L_X22Y4/INT_L.FAN_BOUNCE7->>IMUX_L2 INT_L_X22Y4/INT_L.LOGIC_OUTS_L20->>FAN_ALT7 INT_L_X22Y4/INT_L.LOGIC_OUTS_L20->>IMUX_L28 INT_L_X22Y4/INT_L.LOGIC_OUTS_L20->>IMUX_L44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

r_reg[clkcount_n_0_][1] - 
wires: CLBLM_L_X22Y4/CLBLM_IMUX11 CLBLM_L_X22Y4/CLBLM_IMUX22 CLBLM_L_X22Y4/CLBLM_IMUX27 CLBLM_L_X22Y4/CLBLM_IMUX38 CLBLM_L_X22Y4/CLBLM_LOGIC_OUTS7 CLBLM_L_X22Y4/CLBLM_M_A4 CLBLM_L_X22Y4/CLBLM_M_B4 CLBLM_L_X22Y4/CLBLM_M_C3 CLBLM_L_X22Y4/CLBLM_M_D3 CLBLM_L_X22Y4/CLBLM_M_DQ INT_L_X22Y4/BYP_ALT1 INT_L_X22Y4/BYP_BOUNCE1 INT_L_X22Y4/IMUX_L11 INT_L_X22Y4/IMUX_L22 INT_L_X22Y4/IMUX_L27 INT_L_X22Y4/IMUX_L38 INT_L_X22Y4/LOGIC_OUTS_L7 INT_L_X22Y4/SR1BEG_S0 
pips: CLBLM_L_X22Y4/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X22Y4/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X22Y4/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X22Y4/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X22Y4/CLBLM_L.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 INT_L_X22Y4/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X22Y4/INT_L.BYP_BOUNCE1->>IMUX_L11 INT_L_X22Y4/INT_L.BYP_BOUNCE1->>IMUX_L27 INT_L_X22Y4/INT_L.LOGIC_OUTS_L7->>IMUX_L22 INT_L_X22Y4/INT_L.LOGIC_OUTS_L7->>IMUX_L38 INT_L_X22Y4/INT_L.LOGIC_OUTS_L7->>SR1BEG_S0 INT_L_X22Y4/INT_L.SR1BEG_S0->>BYP_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

r_reg[clkcount_n_0_][0] - 
wires: CLBLM_L_X22Y4/CLBLM_IMUX1 CLBLM_L_X22Y4/CLBLM_IMUX17 CLBLM_L_X22Y4/CLBLM_IMUX29 CLBLM_L_X22Y4/CLBLM_IMUX45 CLBLM_L_X22Y4/CLBLM_LOGIC_OUTS4 CLBLM_L_X22Y4/CLBLM_M_A3 CLBLM_L_X22Y4/CLBLM_M_AQ CLBLM_L_X22Y4/CLBLM_M_B3 CLBLM_L_X22Y4/CLBLM_M_C2 CLBLM_L_X22Y4/CLBLM_M_D2 INT_L_X22Y4/IMUX_L1 INT_L_X22Y4/IMUX_L17 INT_L_X22Y4/IMUX_L29 INT_L_X22Y4/IMUX_L45 INT_L_X22Y4/LOGIC_OUTS_L4 INT_L_X22Y4/NL1BEG_N3 
pips: CLBLM_L_X22Y4/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X22Y4/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X22Y4/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X22Y4/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X22Y4/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X22Y4/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X22Y4/INT_L.LOGIC_OUTS_L4->>IMUX_L17 INT_L_X22Y4/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X22Y4/INT_L.NL1BEG_N3->>IMUX_L29 INT_L_X22Y4/INT_L.NL1BEG_N3->>IMUX_L45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

r[clkcount][2]_i_2_n_0 - 
wires: CLBLL_R_X23Y6/CLBLL_LL_A CLBLL_R_X23Y6/CLBLL_LL_AMUX CLBLL_R_X23Y6/CLBLL_LOGIC_OUTS20 CLBLM_L_X22Y4/CLBLM_IMUX47 CLBLM_L_X22Y4/CLBLM_IMUX7 CLBLM_L_X22Y4/CLBLM_M_A1 CLBLM_L_X22Y4/CLBLM_M_D5 INT_L_X22Y4/IMUX_L47 INT_L_X22Y4/IMUX_L7 INT_L_X22Y4/SR1END3 INT_L_X22Y5/SR1BEG3 INT_L_X22Y5/SR1END_N3_3 INT_L_X22Y5/SW2END2 INT_R_X23Y5/SW2A2 INT_R_X23Y6/LOGIC_OUTS20 INT_R_X23Y6/SW2BEG2 
pips: CLBLL_R_X23Y6/CLBLL_R.CLBLL_LL_A->>CLBLL_LL_AMUX CLBLL_R_X23Y6/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLM_L_X22Y4/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X22Y4/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X22Y4/INT_L.SR1END3->>IMUX_L47 INT_L_X22Y4/INT_L.SR1END3->>IMUX_L7 INT_L_X22Y5/INT_L.SW2END2->>SR1BEG3 INT_R_X23Y6/INT_R.LOGIC_OUTS20->>SW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

v[clkcount] - 
wires: CLBLL_R_X19Y10/CLBLL_FAN6 CLBLL_R_X19Y10/CLBLL_L_CE CLBLL_R_X19Y5/CLBLL_FAN6 CLBLL_R_X19Y5/CLBLL_L_CE CLBLL_R_X19Y5/CLBLL_NE4BEG2 CLBLL_R_X19Y5/CLBLL_NW2A2 CLBLL_R_X19Y8/CLBLL_SE4BEG1 CLBLL_R_X21Y10/CLBLL_FAN6 CLBLL_R_X21Y10/CLBLL_FAN7 CLBLL_R_X21Y10/CLBLL_LL_CE CLBLL_R_X21Y10/CLBLL_L_CE CLBLL_R_X21Y11/CLBLL_EE2A2 CLBLL_R_X21Y4/CLBLL_EL1BEG0 CLBLL_R_X21Y4/CLBLL_WW2A1 CLBLL_R_X21Y5/CLBLL_NE2A1 CLBLL_R_X21Y9/CLBLL_EL1BEG1 CLBLL_R_X23Y10/CLBLL_FAN6 CLBLL_R_X23Y10/CLBLL_L_CE CLBLL_R_X23Y11/CLBLL_EL1BEG1 CLBLL_R_X23Y11/CLBLL_FAN6 CLBLL_R_X23Y11/CLBLL_L_CE CLBLL_R_X23Y11/CLBLL_NW4END2 CLBLL_R_X23Y4/CLBLL_ER1BEG1 CLBLL_R_X23Y4/CLBLL_FAN6 CLBLL_R_X23Y4/CLBLL_L_CE CLBLL_R_X23Y5/CLBLL_IMUX24 CLBLL_R_X23Y5/CLBLL_IMUX32 CLBLL_R_X23Y5/CLBLL_IMUX8 CLBLL_R_X23Y5/CLBLL_LL_A5 CLBLL_R_X23Y5/CLBLL_LL_B5 CLBLL_R_X23Y5/CLBLL_LL_C1 CLBLL_R_X23Y8/CLBLL_SW4A1 CLBLL_R_X25Y6/CLBLL_FAN7 CLBLL_R_X25Y6/CLBLL_LL_CE CLBLL_R_X25Y6/CLBLL_WL1END1 CLBLL_R_X25Y7/CLBLL_FAN7 CLBLL_R_X25Y7/CLBLL_LL_CE CLBLL_R_X25Y7/CLBLL_NW2A2 CLBLM_L_X20Y4/CLBLM_FAN7 CLBLM_L_X20Y4/CLBLM_M_CE CLBLM_L_X20Y5/CLBLM_NE4BEG2 CLBLM_L_X20Y5/CLBLM_NW2A2 CLBLM_L_X20Y8/CLBLM_SE4BEG1 CLBLM_L_X22Y11/CLBLM_EE2A2 CLBLM_L_X22Y11/CLBLM_FAN7 CLBLM_L_X22Y11/CLBLM_M_CE CLBLM_L_X22Y4/CLBLM_EL1BEG0 CLBLM_L_X22Y4/CLBLM_IMUX0 CLBLM_L_X22Y4/CLBLM_IMUX32 CLBLM_L_X22Y4/CLBLM_IMUX40 CLBLM_L_X22Y4/CLBLM_IMUX8 CLBLM_L_X22Y4/CLBLM_L_A3 CLBLM_L_X22Y4/CLBLM_M_A5 CLBLM_L_X22Y4/CLBLM_M_C1 CLBLM_L_X22Y4/CLBLM_M_D1 CLBLM_L_X22Y4/CLBLM_WW2A1 CLBLM_L_X22Y5/CLBLM_IMUX11 CLBLM_L_X22Y5/CLBLM_M_A4 CLBLM_L_X22Y5/CLBLM_NE2A1 CLBLM_L_X22Y6/CLBLM_FAN6 CLBLM_L_X22Y6/CLBLM_L_CE CLBLM_L_X22Y9/CLBLM_EL1BEG1 CLBLM_L_X24Y10/CLBLM_FAN6 CLBLM_L_X24Y10/CLBLM_L_CE CLBLM_L_X24Y11/CLBLM_EL1BEG1 CLBLM_L_X24Y11/CLBLM_NW4END2 CLBLM_L_X24Y4/CLBLM_ER1BEG1 CLBLM_L_X24Y4/CLBLM_FAN6 CLBLM_L_X24Y4/CLBLM_L_CE CLBLM_L_X24Y8/CLBLM_FAN6 CLBLM_L_X24Y8/CLBLM_L_CE CLBLM_L_X24Y8/CLBLM_SW4A1 CLBLM_L_X26Y6/CLBLM_LOGIC_OUTS14 CLBLM_L_X26Y6/CLBLM_M_C CLBLM_L_X26Y6/CLBLM_WL1END1 CLBLM_L_X26Y7/CLBLM_NW2A2 INT_L_X20Y10/NN6END2 INT_L_X20Y10/NR1BEG2 INT_L_X20Y11/EE2BEG2 INT_L_X20Y11/NR1END2 INT_L_X20Y4/FAN_ALT7 INT_L_X20Y4/FAN_L7 INT_L_X20Y4/NN6BEG2 INT_L_X20Y4/NW2BEG2 INT_L_X20Y4/SE6E1 INT_L_X20Y4/WW2END1 INT_L_X20Y5/NE6A2 INT_L_X20Y5/NN6A2 INT_L_X20Y5/NW2A2 INT_L_X20Y5/SE6D1 INT_L_X20Y6/NE6B2 INT_L_X20Y6/NN6B2 INT_L_X20Y6/SE6C1 INT_L_X20Y7/NE6C2 INT_L_X20Y7/NN6C2 INT_L_X20Y7/SE6B1 INT_L_X20Y8/NE6D2 INT_L_X20Y8/NN6D2 INT_L_X20Y8/SE6A1 INT_L_X20Y9/NE6E2 INT_L_X20Y9/NN6E2 INT_L_X22Y10/NE2A1 INT_L_X22Y11/EE2END2 INT_L_X22Y11/FAN_ALT7 INT_L_X22Y11/FAN_L7 INT_L_X22Y3/EL1END_S3_0 INT_L_X22Y3/WL1END3 INT_L_X22Y4/EL1END0 INT_L_X22Y4/IMUX_L0 INT_L_X22Y4/IMUX_L32 INT_L_X22Y4/IMUX_L40 INT_L_X22Y4/IMUX_L8 INT_L_X22Y4/NL1BEG1 INT_L_X22Y4/SW6END1 INT_L_X22Y4/WL1END_N1_3 INT_L_X22Y4/WW2BEG1 INT_L_X22Y5/EL1BEG0 INT_L_X22Y5/IMUX_L11 INT_L_X22Y5/NE2END1 INT_L_X22Y5/NL1END1 INT_L_X22Y5/NR1BEG1 INT_L_X22Y6/FAN_ALT6 INT_L_X22Y6/FAN_L6 INT_L_X22Y6/NR1END1 INT_L_X22Y9/EL1END1 INT_L_X22Y9/NE2BEG1 INT_L_X24Y10/FAN_ALT6 INT_L_X24Y10/FAN_L6 INT_L_X24Y10/NW6D2 INT_L_X24Y10/SL1END1 INT_L_X24Y11/EL1END1 INT_L_X24Y11/NW6E2 INT_L_X24Y11/SL1BEG1 INT_L_X24Y4/ER1END1 INT_L_X24Y4/FAN_ALT6 INT_L_X24Y4/FAN_L6 INT_L_X24Y7/NW6A2 INT_L_X24Y8/FAN_ALT6 INT_L_X24Y8/FAN_L6 INT_L_X24Y8/NW2END2 INT_L_X24Y8/NW6B2 INT_L_X24Y8/SW6BEG1 INT_L_X24Y9/NW6C2 INT_L_X26Y6/LOGIC_OUTS_L14 INT_L_X26Y6/NW2BEG2 INT_L_X26Y6/WL1BEG1 INT_L_X26Y7/NW2A2 INT_R_X19Y10/FAN6 INT_R_X19Y10/FAN_ALT6 INT_R_X19Y10/NN2END1 INT_R_X19Y5/FAN6 INT_R_X19Y5/FAN_ALT6 INT_R_X19Y5/NE6BEG2 INT_R_X19Y5/NL1BEG1 INT_R_X19Y5/NW2END2 INT_R_X19Y6/NL1END1 INT_R_X19Y6/NN2BEG1 INT_R_X19Y7/NN2A1 INT_R_X19Y8/NN2BEG1 INT_R_X19Y8/NN2END1 INT_R_X19Y8/SE6BEG1 INT_R_X19Y9/NN2A1 INT_R_X21Y10/FAN6 INT_R_X21Y10/FAN7 INT_R_X21Y10/FAN_ALT6 INT_R_X21Y10/FAN_ALT7 INT_R_X21Y10/FAN_BOUNCE7 INT_R_X21Y10/NR1END2 INT_R_X21Y11/EE2A2 INT_R_X21Y4/EL1BEG0 INT_R_X21Y4/NE2BEG1 INT_R_X21Y4/SE6END1 INT_R_X21Y4/WW2A1 INT_R_X21Y5/NE2A1 INT_R_X21Y9/EL1BEG1 INT_R_X21Y9/NE6END2 INT_R_X21Y9/NR1BEG2 INT_R_X23Y10/FAN6 INT_R_X23Y10/FAN_ALT6 INT_R_X23Y10/NE2END1 INT_R_X23Y10/NR1BEG1 INT_R_X23Y11/EL1BEG1 INT_R_X23Y11/FAN6 INT_R_X23Y11/FAN_ALT6 INT_R_X23Y11/NR1END1 INT_R_X23Y11/NW6END2 INT_R_X23Y3/WL1BEG3 INT_R_X23Y4/BYP_ALT1 INT_R_X23Y4/BYP_BOUNCE1 INT_R_X23Y4/EL1END_S3_0 INT_R_X23Y4/ER1BEG1 INT_R_X23Y4/FAN6 INT_R_X23Y4/FAN_ALT6 INT_R_X23Y4/SL1END0 INT_R_X23Y4/SW6E1 INT_R_X23Y4/WL1BEG_N3 INT_R_X23Y5/EL1END0 INT_R_X23Y5/IMUX24 INT_R_X23Y5/IMUX32 INT_R_X23Y5/IMUX8 INT_R_X23Y5/SL1BEG0 INT_R_X23Y5/SW6D1 INT_R_X23Y6/SW6C1 INT_R_X23Y7/SW6B1 INT_R_X23Y8/SW6A1 INT_R_X25Y6/FAN7 INT_R_X25Y6/FAN_ALT7 INT_R_X25Y6/WL1END1 INT_R_X25Y7/FAN7 INT_R_X25Y7/FAN_ALT7 INT_R_X25Y7/NW2BEG2 INT_R_X25Y7/NW2END2 INT_R_X25Y7/NW6BEG2 INT_R_X25Y8/NW2A2 VBRK_X60Y12/VBRK_EL1BEG1 VBRK_X60Y12/VBRK_NW4END2 VBRK_X60Y5/VBRK_ER1BEG1 VBRK_X60Y9/VBRK_SW4A1 
pips: CLBLL_R_X19Y10/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X19Y5/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X21Y10/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X21Y10/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X23Y10/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X23Y11/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X23Y4/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X23Y5/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X23Y5/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X23Y5/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X25Y6/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X25Y7/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLM_L_X20Y4/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X22Y11/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X22Y4/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X22Y4/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X22Y4/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X22Y4/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X22Y5/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X22Y6/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X24Y10/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X24Y4/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X24Y8/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X26Y6/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X20Y10/INT_L.NN6END2->>NR1BEG2 INT_L_X20Y11/INT_L.NR1END2->>EE2BEG2 INT_L_X20Y4/INT_L.FAN_ALT7->>FAN_L7 INT_L_X20Y4/INT_L.WW2END1->>FAN_ALT7 INT_L_X20Y4/INT_L.WW2END1->>NN6BEG2 INT_L_X20Y4/INT_L.WW2END1->>NW2BEG2 INT_L_X22Y11/INT_L.EE2END2->>FAN_ALT7 INT_L_X22Y11/INT_L.FAN_ALT7->>FAN_L7 INT_L_X22Y4/INT_L.EL1END0->>IMUX_L32 INT_L_X22Y4/INT_L.EL1END0->>IMUX_L40 INT_L_X22Y4/INT_L.SW6END1->>NL1BEG1 INT_L_X22Y4/INT_L.SW6END1->>WW2BEG1 INT_L_X22Y4/INT_L.WL1END_N1_3->>IMUX_L0 INT_L_X22Y4/INT_L.WL1END_N1_3->>IMUX_L8 INT_L_X22Y5/INT_L.NE2END1->>IMUX_L11 INT_L_X22Y5/INT_L.NL1END1->>EL1BEG0 INT_L_X22Y5/INT_L.NL1END1->>NR1BEG1 INT_L_X22Y6/INT_L.FAN_ALT6->>FAN_L6 INT_L_X22Y6/INT_L.NR1END1->>FAN_ALT6 INT_L_X22Y9/INT_L.EL1END1->>NE2BEG1 INT_L_X24Y10/INT_L.FAN_ALT6->>FAN_L6 INT_L_X24Y10/INT_L.SL1END1->>FAN_ALT6 INT_L_X24Y11/INT_L.EL1END1->>SL1BEG1 INT_L_X24Y4/INT_L.ER1END1->>FAN_ALT6 INT_L_X24Y4/INT_L.FAN_ALT6->>FAN_L6 INT_L_X24Y8/INT_L.FAN_ALT6->>FAN_L6 INT_L_X24Y8/INT_L.NW2END2->>FAN_ALT6 INT_L_X24Y8/INT_L.NW2END2->>SW6BEG1 INT_L_X26Y6/INT_L.LOGIC_OUTS_L14->>NW2BEG2 INT_L_X26Y6/INT_L.LOGIC_OUTS_L14->>WL1BEG1 INT_R_X19Y10/INT_R.FAN_ALT6->>FAN6 INT_R_X19Y10/INT_R.NN2END1->>FAN_ALT6 INT_R_X19Y5/INT_R.FAN_ALT6->>FAN6 INT_R_X19Y5/INT_R.NW2END2->>FAN_ALT6 INT_R_X19Y5/INT_R.NW2END2->>NE6BEG2 INT_R_X19Y5/INT_R.NW2END2->>NL1BEG1 INT_R_X19Y6/INT_R.NL1END1->>NN2BEG1 INT_R_X19Y8/INT_R.NN2END1->>NN2BEG1 INT_R_X19Y8/INT_R.NN2END1->>SE6BEG1 INT_R_X21Y10/INT_R.FAN_ALT6->>FAN6 INT_R_X21Y10/INT_R.FAN_ALT7->>FAN7 INT_R_X21Y10/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X21Y10/INT_R.FAN_BOUNCE7->>FAN_ALT6 INT_R_X21Y10/INT_R.NR1END2->>FAN_ALT7 INT_R_X21Y4/INT_R.SE6END1->>EL1BEG0 INT_R_X21Y4/INT_R.SE6END1->>NE2BEG1 INT_R_X21Y9/INT_R.NE6END2->>EL1BEG1 INT_R_X21Y9/INT_R.NE6END2->>NR1BEG2 INT_R_X23Y10/INT_R.FAN_ALT6->>FAN6 INT_R_X23Y10/INT_R.NE2END1->>FAN_ALT6 INT_R_X23Y10/INT_R.NE2END1->>NR1BEG1 INT_R_X23Y11/INT_R.FAN_ALT6->>FAN6 INT_R_X23Y11/INT_R.NR1END1->>FAN_ALT6 INT_R_X23Y11/INT_R.NW6END2->>EL1BEG1 INT_R_X23Y4/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X23Y4/INT_R.BYP_BOUNCE1->>FAN_ALT6 INT_R_X23Y4/INT_R.FAN_ALT6->>FAN6 INT_R_X23Y4/INT_R.SL1END0->>BYP_ALT1 INT_R_X23Y4/INT_R.SL1END0->>ER1BEG1 INT_R_X23Y4/INT_R.SL1END0->>WL1BEG_N3 INT_R_X23Y5/INT_R.EL1END0->>IMUX24 INT_R_X23Y5/INT_R.EL1END0->>IMUX32 INT_R_X23Y5/INT_R.EL1END0->>IMUX8 INT_R_X23Y5/INT_R.EL1END0->>SL1BEG0 INT_R_X25Y6/INT_R.FAN_ALT7->>FAN7 INT_R_X25Y6/INT_R.WL1END1->>FAN_ALT7 INT_R_X25Y7/INT_R.FAN_ALT7->>FAN7 INT_R_X25Y7/INT_R.NW2END2->>FAN_ALT7 INT_R_X25Y7/INT_R.NW2END2->>NW2BEG2 INT_R_X25Y7/INT_R.NW2END2->>NW6BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 39, 

r[clkcount][1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[clkcount][2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[cpurst][0]_i_3_n_0 - 
wires: CLBLL_R_X23Y4/CLBLL_WW2A2 CLBLL_R_X23Y6/CLBLL_IMUX4 CLBLL_R_X23Y6/CLBLL_LL_A6 CLBLL_R_X25Y4/CLBLL_IMUX23 CLBLL_R_X25Y4/CLBLL_IMUX26 CLBLL_R_X25Y4/CLBLL_IMUX39 CLBLL_R_X25Y4/CLBLL_L_B4 CLBLL_R_X25Y4/CLBLL_L_C3 CLBLL_R_X25Y4/CLBLL_L_D3 CLBLL_R_X25Y4/CLBLL_WL1END3 CLBLL_R_X25Y8/CLBLL_IMUX11 CLBLL_R_X25Y8/CLBLL_LL_A4 CLBLL_R_X25Y8/CLBLL_WR1END1 CLBLM_L_X22Y4/CLBLM_IMUX13 CLBLM_L_X22Y4/CLBLM_L_B6 CLBLM_L_X22Y5/CLBLM_IMUX19 CLBLM_L_X22Y5/CLBLM_IMUX3 CLBLM_L_X22Y5/CLBLM_IMUX30 CLBLM_L_X22Y5/CLBLM_L_A2 CLBLM_L_X22Y5/CLBLM_L_B2 CLBLM_L_X22Y5/CLBLM_L_C5 CLBLM_L_X24Y4/CLBLM_IMUX5 CLBLM_L_X24Y4/CLBLM_IMUX8 CLBLM_L_X24Y4/CLBLM_L_A6 CLBLM_L_X24Y4/CLBLM_M_A5 CLBLM_L_X24Y4/CLBLM_WW2A2 CLBLM_L_X26Y4/CLBLM_WL1END3 CLBLM_L_X26Y6/CLBLM_LOGIC_OUTS12 CLBLM_L_X26Y6/CLBLM_M_A CLBLM_L_X26Y8/CLBLM_IMUX24 CLBLM_L_X26Y8/CLBLM_IMUX32 CLBLM_L_X26Y8/CLBLM_M_B5 CLBLM_L_X26Y8/CLBLM_M_C1 CLBLM_L_X26Y8/CLBLM_WR1END1 INT_L_X22Y4/IMUX_L13 INT_L_X22Y4/NL1BEG2 INT_L_X22Y4/WW2END2 INT_L_X22Y5/BYP_ALT2 INT_L_X22Y5/BYP_BOUNCE2 INT_L_X22Y5/IMUX_L19 INT_L_X22Y5/IMUX_L3 INT_L_X22Y5/IMUX_L30 INT_L_X22Y5/NE2BEG2 INT_L_X22Y5/NL1END2 INT_L_X22Y6/BYP_BOUNCE_N3_2 INT_L_X22Y6/NE2A2 INT_L_X24Y3/SR1END3 INT_L_X24Y4/IMUX_L5 INT_L_X24Y4/IMUX_L8 INT_L_X24Y4/SR1BEG3 INT_L_X24Y4/SR1END_N3_3 INT_L_X24Y4/WL1END2 INT_L_X24Y4/WW2BEG2 INT_L_X26Y4/WL1BEG3 INT_L_X26Y5/SL1END0 INT_L_X26Y5/WL1BEG_N3 INT_L_X26Y6/LOGIC_OUTS_L12 INT_L_X26Y6/NN2BEG0 INT_L_X26Y6/SL1BEG0 INT_L_X26Y7/NN2A0 INT_L_X26Y7/NN2END_S2_0 INT_L_X26Y8/IMUX_L24 INT_L_X26Y8/IMUX_L32 INT_L_X26Y8/NN2END0 INT_L_X26Y8/WR1BEG1 INT_R_X23Y4/WW2A2 INT_R_X23Y6/IMUX4 INT_R_X23Y6/NE2END2 INT_R_X25Y4/IMUX23 INT_R_X25Y4/IMUX26 INT_R_X25Y4/IMUX39 INT_R_X25Y4/SR1BEG_S0 INT_R_X25Y4/WL1BEG2 INT_R_X25Y4/WL1END3 INT_R_X25Y5/WL1END_N1_3 INT_R_X25Y8/IMUX11 INT_R_X25Y8/WR1END1 VBRK_X60Y5/VBRK_WW2A2 
pips: CLBLL_R_X23Y6/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_R_X25Y4/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X25Y4/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X25Y4/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_R_X25Y8/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLM_L_X22Y4/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X22Y5/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X22Y5/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X22Y5/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X24Y4/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X24Y4/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X26Y6/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_L_X26Y8/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X26Y8/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 INT_L_X22Y4/INT_L.WW2END2->>IMUX_L13 INT_L_X22Y4/INT_L.WW2END2->>NL1BEG2 INT_L_X22Y5/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X22Y5/INT_L.BYP_BOUNCE2->>IMUX_L30 INT_L_X22Y5/INT_L.NL1END2->>BYP_ALT2 INT_L_X22Y5/INT_L.NL1END2->>IMUX_L19 INT_L_X22Y5/INT_L.NL1END2->>IMUX_L3 INT_L_X22Y5/INT_L.NL1END2->>NE2BEG2 INT_L_X24Y4/INT_L.SR1END_N3_3->>IMUX_L8 INT_L_X24Y4/INT_L.WL1END2->>IMUX_L5 INT_L_X24Y4/INT_L.WL1END2->>SR1BEG3 INT_L_X24Y4/INT_L.WL1END2->>WW2BEG2 INT_L_X26Y5/INT_L.SL1END0->>WL1BEG_N3 INT_L_X26Y6/INT_L.LOGIC_OUTS_L12->>NN2BEG0 INT_L_X26Y6/INT_L.LOGIC_OUTS_L12->>SL1BEG0 INT_L_X26Y8/INT_L.NN2END0->>IMUX_L24 INT_L_X26Y8/INT_L.NN2END0->>IMUX_L32 INT_L_X26Y8/INT_L.NN2END0->>WR1BEG1 INT_R_X23Y6/INT_R.NE2END2->>IMUX4 INT_R_X25Y4/INT_R.SR1BEG_S0->>IMUX26 INT_R_X25Y4/INT_R.WL1END3->>IMUX23 INT_R_X25Y4/INT_R.WL1END3->>IMUX39 INT_R_X25Y4/INT_R.WL1END3->>SR1BEG_S0 INT_R_X25Y4/INT_R.WL1END3->>WL1BEG2 INT_R_X25Y8/INT_R.WR1END1->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 14, 

v[cpurst]1_out[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[cpurst][0]_i_2_n_0 - 
wires: CLBLM_L_X22Y4/CLBLM_IMUX14 CLBLM_L_X22Y4/CLBLM_LOGIC_OUTS13 CLBLM_L_X22Y4/CLBLM_L_B1 CLBLM_L_X22Y4/CLBLM_M_B CLBLM_L_X22Y5/CLBLM_IMUX13 CLBLM_L_X22Y5/CLBLM_IMUX23 CLBLM_L_X22Y5/CLBLM_IMUX6 CLBLM_L_X22Y5/CLBLM_L_A1 CLBLM_L_X22Y5/CLBLM_L_B6 CLBLM_L_X22Y5/CLBLM_L_C3 INT_L_X22Y4/FAN_BOUNCE_S3_2 INT_L_X22Y4/IMUX_L14 INT_L_X22Y4/LOGIC_OUTS_L13 INT_L_X22Y4/NR1BEG1 INT_L_X22Y5/FAN_ALT2 INT_L_X22Y5/FAN_BOUNCE2 INT_L_X22Y5/GFAN1 INT_L_X22Y5/IMUX_L13 INT_L_X22Y5/IMUX_L23 INT_L_X22Y5/IMUX_L6 INT_L_X22Y5/NR1END1 
pips: CLBLM_L_X22Y4/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X22Y4/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_L_X22Y5/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X22Y5/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X22Y5/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X22Y4/INT_L.FAN_BOUNCE_S3_2->>IMUX_L14 INT_L_X22Y4/INT_L.LOGIC_OUTS_L13->>NR1BEG1 INT_L_X22Y5/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X22Y5/INT_L.GFAN1->>IMUX_L13 INT_L_X22Y5/INT_L.GFAN1->>IMUX_L23 INT_L_X22Y5/INT_L.GFAN1->>IMUX_L6 INT_L_X22Y5/INT_L.NR1END1->>FAN_ALT2 INT_L_X22Y5/INT_L.NR1END1->>GFAN1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_reg[setaddrboot_n_0_] - 
wires: CLBLM_L_X22Y4/CLBLM_IMUX10 CLBLM_L_X22Y4/CLBLM_IMUX15 CLBLM_L_X22Y4/CLBLM_LOGIC_OUTS0 CLBLM_L_X22Y4/CLBLM_L_A4 CLBLM_L_X22Y4/CLBLM_L_AQ CLBLM_L_X22Y4/CLBLM_M_B1 INT_L_X22Y4/BYP_ALT0 INT_L_X22Y4/BYP_ALT5 INT_L_X22Y4/BYP_BOUNCE0 INT_L_X22Y4/BYP_BOUNCE5 INT_L_X22Y4/IMUX_L10 INT_L_X22Y4/IMUX_L15 INT_L_X22Y4/LOGIC_OUTS_L0 
pips: CLBLM_L_X22Y4/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X22Y4/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X22Y4/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X22Y4/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X22Y4/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X22Y4/INT_L.BYP_BOUNCE0->>BYP_ALT5 INT_L_X22Y4/INT_L.BYP_BOUNCE0->>IMUX_L10 INT_L_X22Y4/INT_L.BYP_BOUNCE5->>IMUX_L15 INT_L_X22Y4/INT_L.LOGIC_OUTS_L0->>BYP_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

v[cpurst]1_out[1] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v[cpurst]1_out[2] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v[cpurst]1_out[3] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[forceerr][0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[forceerr][0]_i_2_n_0 - 
wires: CLBLL_R_X23Y4/CLBLL_EE2BEG2 CLBLL_R_X23Y4/CLBLL_IMUX4 CLBLL_R_X23Y4/CLBLL_LL_A6 CLBLL_R_X25Y4/CLBLL_IMUX12 CLBLL_R_X25Y4/CLBLL_IMUX4 CLBLL_R_X25Y4/CLBLL_LL_A6 CLBLL_R_X25Y4/CLBLL_LL_B6 CLBLL_R_X25Y5/CLBLL_IMUX4 CLBLL_R_X25Y5/CLBLL_LL_A6 CLBLM_L_X22Y3/CLBLM_IMUX8 CLBLM_L_X22Y3/CLBLM_M_A5 CLBLM_L_X22Y4/CLBLM_LOGIC_OUTS21 CLBLM_L_X22Y4/CLBLM_M_BMUX CLBLM_L_X24Y4/CLBLM_EE2BEG2 INT_L_X22Y2/SS2END3 INT_L_X22Y3/IMUX_L8 INT_L_X22Y3/SS2A3 INT_L_X22Y3/SS2END_N0_3 INT_L_X22Y4/EL1BEG2 INT_L_X22Y4/LOGIC_OUTS_L21 INT_L_X22Y4/SS2BEG3 INT_L_X24Y4/EE2A2 INT_R_X23Y4/EE2BEG2 INT_R_X23Y4/EL1END2 INT_R_X23Y4/IMUX4 INT_R_X25Y4/EE2END2 INT_R_X25Y4/IMUX12 INT_R_X25Y4/IMUX4 INT_R_X25Y4/NR1BEG2 INT_R_X25Y5/IMUX4 INT_R_X25Y5/NR1END2 VBRK_X60Y5/VBRK_EE2BEG2 
pips: CLBLL_R_X23Y4/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_R_X25Y4/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X25Y4/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_R_X25Y5/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLM_L_X22Y3/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X22Y4/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X22Y3/INT_L.SS2END_N0_3->>IMUX_L8 INT_L_X22Y4/INT_L.LOGIC_OUTS_L21->>EL1BEG2 INT_L_X22Y4/INT_L.LOGIC_OUTS_L21->>SS2BEG3 INT_R_X23Y4/INT_R.EL1END2->>EE2BEG2 INT_R_X23Y4/INT_R.EL1END2->>IMUX4 INT_R_X25Y4/INT_R.EE2END2->>IMUX12 INT_R_X25Y4/INT_R.EE2END2->>IMUX4 INT_R_X25Y4/INT_R.EE2END2->>NR1BEG2 INT_R_X25Y5/INT_R.NR1END2->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

r[forceerr][0]_i_3_n_0 - 
wires: CLBLL_R_X23Y4/CLBLL_IMUX2 CLBLL_R_X23Y4/CLBLL_LL_A2 CLBLL_R_X23Y4/CLBLL_WW2END0 CLBLL_R_X25Y4/CLBLL_IMUX24 CLBLL_R_X25Y4/CLBLL_IMUX8 CLBLL_R_X25Y4/CLBLL_LL_A5 CLBLL_R_X25Y4/CLBLL_LL_B5 CLBLL_R_X25Y5/CLBLL_IMUX2 CLBLL_R_X25Y5/CLBLL_LL_A2 CLBLL_R_X25Y5/CLBLL_SW2A3 CLBLL_R_X25Y6/CLBLL_IMUX37 CLBLL_R_X25Y6/CLBLL_L_D4 CLBLL_R_X25Y6/CLBLL_WL1END2 CLBLM_L_X24Y4/CLBLM_WW2END0 CLBLM_L_X26Y5/CLBLM_SW2A3 CLBLM_L_X26Y6/CLBLM_LOGIC_OUTS15 CLBLM_L_X26Y6/CLBLM_M_D CLBLM_L_X26Y6/CLBLM_WL1END2 INT_L_X24Y4/WW2A0 INT_L_X26Y5/SW2A3 INT_L_X26Y6/LOGIC_OUTS_L15 INT_L_X26Y6/SW2BEG3 INT_L_X26Y6/WL1BEG2 INT_R_X23Y4/IMUX2 INT_R_X23Y4/WW2END0 INT_R_X25Y4/IMUX24 INT_R_X25Y4/IMUX8 INT_R_X25Y4/SL1END0 INT_R_X25Y4/WW2BEG0 INT_R_X25Y5/IMUX2 INT_R_X25Y5/SL1BEG0 INT_R_X25Y5/SR1BEG_S0 INT_R_X25Y5/SW2END3 INT_R_X25Y6/IMUX37 INT_R_X25Y6/SW2END_N0_3 INT_R_X25Y6/WL1END2 VBRK_X60Y5/VBRK_WW2END0 
pips: CLBLL_R_X23Y4/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X25Y4/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X25Y4/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X25Y5/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X25Y6/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 CLBLM_L_X26Y6/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X26Y6/INT_L.LOGIC_OUTS_L15->>SW2BEG3 INT_L_X26Y6/INT_L.LOGIC_OUTS_L15->>WL1BEG2 INT_R_X23Y4/INT_R.WW2END0->>IMUX2 INT_R_X25Y4/INT_R.SL1END0->>IMUX24 INT_R_X25Y4/INT_R.SL1END0->>IMUX8 INT_R_X25Y4/INT_R.SL1END0->>WW2BEG0 INT_R_X25Y5/INT_R.SR1BEG_S0->>IMUX2 INT_R_X25Y5/INT_R.SR1BEG_S0->>SL1BEG0 INT_R_X25Y5/INT_R.SW2END3->>SR1BEG_S0 INT_R_X25Y6/INT_R.WL1END2->>IMUX37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

r[forceerr][1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[forceerr][2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[forceerr][3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v[ibroadcast] - 
wires: CLBLL_R_X17Y11/CLBLL_FAN6 CLBLL_R_X17Y11/CLBLL_L_CE CLBLL_R_X17Y12/CLBLL_FAN7 CLBLL_R_X17Y12/CLBLL_LL_CE CLBLL_R_X17Y12/CLBLL_NE2A1 CLBLL_R_X17Y7/CLBLL_FAN6 CLBLL_R_X17Y7/CLBLL_L_CE CLBLL_R_X17Y7/CLBLL_NW2A2 CLBLL_R_X19Y12/CLBLL_EE2A1 CLBLL_R_X19Y6/CLBLL_NW2A1 CLBLL_R_X21Y13/CLBLL_EE4BEG1 CLBLL_R_X21Y14/CLBLL_FAN6 CLBLL_R_X21Y14/CLBLL_L_CE CLBLL_R_X21Y5/CLBLL_WW2END1 CLBLL_R_X23Y13/CLBLL_EE4B1 CLBLL_R_X23Y5/CLBLL_FAN6 CLBLL_R_X23Y5/CLBLL_L_CE CLBLL_R_X23Y5/CLBLL_WW2END1 CLBLL_R_X25Y12/CLBLL_SE2A1 CLBLL_R_X25Y5/CLBLL_FAN6 CLBLL_R_X25Y5/CLBLL_L_CE CLBLL_R_X25Y5/CLBLL_WL1END1 CLBLL_R_X25Y8/CLBLL_ER1BEG1 CLBLL_R_X25Y8/CLBLL_FAN7 CLBLL_R_X25Y8/CLBLL_LL_A CLBLL_R_X25Y8/CLBLL_LL_AMUX CLBLL_R_X25Y8/CLBLL_LL_CE CLBLL_R_X25Y8/CLBLL_LOGIC_OUTS12 CLBLL_R_X25Y8/CLBLL_LOGIC_OUTS20 CLBLL_R_X27Y10/CLBLL_FAN6 CLBLL_R_X27Y10/CLBLL_L_CE CLBLM_L_X20Y12/CLBLM_EE2A1 CLBLM_L_X20Y12/CLBLM_FAN6 CLBLM_L_X20Y12/CLBLM_L_CE CLBLM_L_X20Y4/CLBLM_FAN6 CLBLM_L_X20Y4/CLBLM_L_CE CLBLM_L_X20Y6/CLBLM_NW2A1 CLBLM_L_X22Y13/CLBLM_EE4BEG1 CLBLM_L_X22Y5/CLBLM_WW2END1 CLBLM_L_X24Y13/CLBLM_EE4B1 CLBLM_L_X24Y5/CLBLM_WW2END1 CLBLM_L_X26Y12/CLBLM_FAN6 CLBLM_L_X26Y12/CLBLM_L_CE CLBLM_L_X26Y12/CLBLM_SE2A1 CLBLM_L_X26Y13/CLBLM_FAN7 CLBLM_L_X26Y13/CLBLM_M_CE CLBLM_L_X26Y5/CLBLM_WL1END1 CLBLM_L_X26Y8/CLBLM_ER1BEG1 CLBLM_L_X26Y8/CLBLM_FAN7 CLBLM_L_X26Y8/CLBLM_M_CE INT_INTERFACE_L_X18Y12/INT_INTERFACE_NE2A1 INT_INTERFACE_L_X18Y7/INT_INTERFACE_NW2A2 INT_L_X18Y12/EE2BEG1 INT_L_X18Y12/NE2END1 INT_L_X18Y6/NW2BEG2 INT_L_X18Y6/WR1END2 INT_L_X18Y7/NW2A2 INT_L_X20Y12/EE2END1 INT_L_X20Y12/FAN_ALT6 INT_L_X20Y12/FAN_L6 INT_L_X20Y12/NE2BEG1 INT_L_X20Y13/NE2A1 INT_L_X20Y4/FAN_ALT6 INT_L_X20Y4/FAN_L6 INT_L_X20Y4/SR1END1 INT_L_X20Y5/NW2BEG1 INT_L_X20Y5/SR1BEG1 INT_L_X20Y5/WL1END0 INT_L_X20Y6/NW2A1 INT_L_X22Y13/EE4A1 INT_L_X22Y5/WW2A1 INT_L_X24Y13/EE4C1 INT_L_X24Y5/WW2A1 INT_L_X26Y12/FAN_ALT6 INT_L_X26Y12/FAN_L6 INT_L_X26Y12/NR1BEG1 INT_L_X26Y12/SE2END1 INT_L_X26Y13/FAN_ALT7 INT_L_X26Y13/FAN_L7 INT_L_X26Y13/GFAN1 INT_L_X26Y13/NR1END1 INT_L_X26Y5/SR1END2 INT_L_X26Y5/WL1BEG1 INT_L_X26Y6/SR1BEG2 INT_L_X26Y6/SS2END1 INT_L_X26Y7/SS2A1 INT_L_X26Y8/ER1END1 INT_L_X26Y8/FAN_ALT7 INT_L_X26Y8/FAN_L7 INT_L_X26Y8/NE2BEG1 INT_L_X26Y8/SS2BEG1 INT_L_X26Y9/NE2A1 INT_R_X17Y10/NL1END1 INT_R_X17Y10/NR1BEG1 INT_R_X17Y11/FAN6 INT_R_X17Y11/FAN_ALT6 INT_R_X17Y11/NE2BEG1 INT_R_X17Y11/NR1BEG1 INT_R_X17Y11/NR1END1 INT_R_X17Y12/FAN7 INT_R_X17Y12/FAN_ALT7 INT_R_X17Y12/GFAN1 INT_R_X17Y12/NE2A1 INT_R_X17Y12/NR1END1 INT_R_X17Y7/FAN6 INT_R_X17Y7/FAN_ALT6 INT_R_X17Y7/NN2BEG2 INT_R_X17Y7/NW2END2 INT_R_X17Y8/NN2A2 INT_R_X17Y9/NL1BEG1 INT_R_X17Y9/NN2END2 INT_R_X19Y12/EE2A1 INT_R_X19Y6/NW2END1 INT_R_X19Y6/WR1BEG2 INT_R_X21Y13/EE4BEG1 INT_R_X21Y13/NE2END1 INT_R_X21Y13/NR1BEG1 INT_R_X21Y14/FAN6 INT_R_X21Y14/FAN_ALT6 INT_R_X21Y14/NR1END1 INT_R_X21Y5/WL1BEG0 INT_R_X21Y5/WW2END1 INT_R_X23Y13/EE4B1 INT_R_X23Y5/FAN6 INT_R_X23Y5/FAN_ALT6 INT_R_X23Y5/WW2BEG1 INT_R_X23Y5/WW2END1 INT_R_X25Y12/SE2A1 INT_R_X25Y13/EE4END1 INT_R_X25Y13/SE2BEG1 INT_R_X25Y5/FAN6 INT_R_X25Y5/FAN_ALT6 INT_R_X25Y5/WL1END1 INT_R_X25Y5/WW2BEG1 INT_R_X25Y8/ER1BEG1 INT_R_X25Y8/FAN7 INT_R_X25Y8/FAN_ALT7 INT_R_X25Y8/LOGIC_OUTS12 INT_R_X25Y8/LOGIC_OUTS20 INT_R_X27Y10/FAN6 INT_R_X27Y10/FAN_ALT6 INT_R_X27Y10/NR1END1 INT_R_X27Y9/NE2END1 INT_R_X27Y9/NR1BEG1 VBRK_X60Y14/VBRK_EE4B1 VBRK_X60Y6/VBRK_WW2END1 VFRAME_X47Y13/VFRAME_NE2A1 VFRAME_X47Y8/VFRAME_NW2A2 
pips: CLBLL_R_X17Y11/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X17Y12/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X17Y7/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X21Y14/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X23Y5/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X25Y5/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X25Y8/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X25Y8/CLBLL_R.CLBLL_LL_A->>CLBLL_LL_AMUX CLBLL_R_X25Y8/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLL_R_X25Y8/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLL_R_X27Y10/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLM_L_X20Y12/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X20Y4/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X26Y12/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X26Y13/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X26Y8/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE INT_L_X18Y12/INT_L.NE2END1->>EE2BEG1 INT_L_X18Y6/INT_L.WR1END2->>NW2BEG2 INT_L_X20Y12/INT_L.EE2END1->>FAN_ALT6 INT_L_X20Y12/INT_L.EE2END1->>NE2BEG1 INT_L_X20Y12/INT_L.FAN_ALT6->>FAN_L6 INT_L_X20Y4/INT_L.FAN_ALT6->>FAN_L6 INT_L_X20Y4/INT_L.SR1END1->>FAN_ALT6 INT_L_X20Y5/INT_L.WL1END0->>NW2BEG1 INT_L_X20Y5/INT_L.WL1END0->>SR1BEG1 INT_L_X26Y12/INT_L.FAN_ALT6->>FAN_L6 INT_L_X26Y12/INT_L.SE2END1->>FAN_ALT6 INT_L_X26Y12/INT_L.SE2END1->>NR1BEG1 INT_L_X26Y13/INT_L.FAN_ALT7->>FAN_L7 INT_L_X26Y13/INT_L.GFAN1->>FAN_ALT7 INT_L_X26Y13/INT_L.NR1END1->>GFAN1 INT_L_X26Y5/INT_L.SR1END2->>WL1BEG1 INT_L_X26Y6/INT_L.SS2END1->>SR1BEG2 INT_L_X26Y8/INT_L.ER1END1->>FAN_ALT7 INT_L_X26Y8/INT_L.ER1END1->>NE2BEG1 INT_L_X26Y8/INT_L.ER1END1->>SS2BEG1 INT_L_X26Y8/INT_L.FAN_ALT7->>FAN_L7 INT_R_X17Y10/INT_R.NL1END1->>NR1BEG1 INT_R_X17Y11/INT_R.FAN_ALT6->>FAN6 INT_R_X17Y11/INT_R.NR1END1->>FAN_ALT6 INT_R_X17Y11/INT_R.NR1END1->>NE2BEG1 INT_R_X17Y11/INT_R.NR1END1->>NR1BEG1 INT_R_X17Y12/INT_R.FAN_ALT7->>FAN7 INT_R_X17Y12/INT_R.GFAN1->>FAN_ALT7 INT_R_X17Y12/INT_R.NR1END1->>GFAN1 INT_R_X17Y7/INT_R.FAN_ALT6->>FAN6 INT_R_X17Y7/INT_R.NW2END2->>FAN_ALT6 INT_R_X17Y7/INT_R.NW2END2->>NN2BEG2 INT_R_X17Y9/INT_R.NN2END2->>NL1BEG1 INT_R_X19Y6/INT_R.NW2END1->>WR1BEG2 INT_R_X21Y13/INT_R.NE2END1->>EE4BEG1 INT_R_X21Y13/INT_R.NE2END1->>NR1BEG1 INT_R_X21Y14/INT_R.FAN_ALT6->>FAN6 INT_R_X21Y14/INT_R.NR1END1->>FAN_ALT6 INT_R_X21Y5/INT_R.WW2END1->>WL1BEG0 INT_R_X23Y5/INT_R.FAN_ALT6->>FAN6 INT_R_X23Y5/INT_R.WW2END1->>FAN_ALT6 INT_R_X23Y5/INT_R.WW2END1->>WW2BEG1 INT_R_X25Y13/INT_R.EE4END1->>SE2BEG1 INT_R_X25Y5/INT_R.FAN_ALT6->>FAN6 INT_R_X25Y5/INT_R.WL1END1->>FAN_ALT6 INT_R_X25Y5/INT_R.WL1END1->>WW2BEG1 INT_R_X25Y8/INT_R.FAN_ALT7->>FAN7 INT_R_X25Y8/INT_R.LOGIC_OUTS12->>ER1BEG1 INT_R_X25Y8/INT_R.LOGIC_OUTS20->>FAN_ALT7 INT_R_X27Y10/INT_R.FAN_ALT6->>FAN6 INT_R_X27Y10/INT_R.NR1END1->>FAN_ALT6 INT_R_X27Y9/INT_R.NE2END1->>NR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 16, 

r[iforce][0][10]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][0][10]_i_2_n_0 - 
wires: CLBLL_R_X25Y8/CLBLL_IMUX5 CLBLL_R_X25Y8/CLBLL_LOGIC_OUTS10 CLBLL_R_X25Y8/CLBLL_L_A6 CLBLL_R_X25Y8/CLBLL_L_C INT_R_X25Y8/IMUX5 INT_R_X25Y8/LOGIC_OUTS10 
pips: CLBLL_R_X25Y8/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X25Y8/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 INT_R_X25Y8/INT_R.LOGIC_OUTS10->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][0][15]_i_3_n_0 - 
wires: CLBLL_R_X21Y10/CLBLL_IMUX25 CLBLL_R_X21Y10/CLBLL_IMUX31 CLBLL_R_X21Y10/CLBLL_IMUX33 CLBLL_R_X21Y10/CLBLL_LL_C5 CLBLL_R_X21Y10/CLBLL_L_B5 CLBLL_R_X21Y10/CLBLL_L_C1 CLBLL_R_X21Y10/CLBLL_WW2END0 CLBLL_R_X21Y12/CLBLL_WW2END0 CLBLL_R_X21Y5/CLBLL_IMUX35 CLBLL_R_X21Y5/CLBLL_IMUX43 CLBLL_R_X21Y5/CLBLL_LL_C6 CLBLL_R_X21Y5/CLBLL_LL_D6 CLBLL_R_X21Y5/CLBLL_SW2A1 CLBLL_R_X21Y6/CLBLL_WR1END3 CLBLL_R_X23Y10/CLBLL_IMUX30 CLBLL_R_X23Y10/CLBLL_L_C5 CLBLL_R_X23Y12/CLBLL_ER1BEG1 CLBLL_R_X23Y12/CLBLL_IMUX37 CLBLL_R_X23Y12/CLBLL_L_D4 CLBLL_R_X23Y12/CLBLL_WW2END0 CLBLL_R_X23Y6/CLBLL_WW2A1 CLBLL_R_X25Y10/CLBLL_IMUX21 CLBLL_R_X25Y10/CLBLL_IMUX43 CLBLL_R_X25Y10/CLBLL_LL_D6 CLBLL_R_X25Y10/CLBLL_L_C4 CLBLL_R_X25Y12/CLBLL_IMUX42 CLBLL_R_X25Y12/CLBLL_L_D6 CLBLL_R_X25Y4/CLBLL_LOGIC_OUTS9 CLBLL_R_X25Y4/CLBLL_L_B CLBLL_R_X25Y6/CLBLL_IMUX18 CLBLL_R_X25Y6/CLBLL_IMUX28 CLBLL_R_X25Y6/CLBLL_IMUX30 CLBLL_R_X25Y6/CLBLL_LL_B2 CLBLL_R_X25Y6/CLBLL_LL_C4 CLBLL_R_X25Y6/CLBLL_L_C5 CLBLL_R_X25Y7/CLBLL_IMUX20 CLBLL_R_X25Y7/CLBLL_L_C2 CLBLL_R_X25Y7/CLBLL_NE2A1 CLBLL_R_X25Y7/CLBLL_WR1END2 CLBLL_R_X25Y8/CLBLL_IMUX33 CLBLL_R_X25Y8/CLBLL_IMUX41 CLBLL_R_X25Y8/CLBLL_L_C1 CLBLL_R_X25Y8/CLBLL_L_D1 CLBLL_R_X25Y9/CLBLL_IMUX30 CLBLL_R_X25Y9/CLBLL_IMUX39 CLBLL_R_X25Y9/CLBLL_IMUX40 CLBLL_R_X25Y9/CLBLL_LL_D1 CLBLL_R_X25Y9/CLBLL_L_C5 CLBLL_R_X25Y9/CLBLL_L_D3 CLBLM_L_X20Y11/CLBLM_IMUX32 CLBLM_L_X20Y11/CLBLM_IMUX38 CLBLM_L_X20Y11/CLBLM_M_C1 CLBLM_L_X20Y11/CLBLM_M_D3 CLBLM_L_X20Y7/CLBLM_IMUX22 CLBLM_L_X20Y7/CLBLM_IMUX45 CLBLM_L_X20Y7/CLBLM_M_C3 CLBLM_L_X20Y7/CLBLM_M_D2 CLBLM_L_X22Y10/CLBLM_WW2END0 CLBLM_L_X22Y12/CLBLM_IMUX27 CLBLM_L_X22Y12/CLBLM_IMUX28 CLBLM_L_X22Y12/CLBLM_IMUX44 CLBLM_L_X22Y12/CLBLM_M_B4 CLBLM_L_X22Y12/CLBLM_M_C4 CLBLM_L_X22Y12/CLBLM_M_D4 CLBLM_L_X22Y12/CLBLM_WW2END0 CLBLM_L_X22Y5/CLBLM_SW2A1 CLBLM_L_X22Y6/CLBLM_WR1END3 CLBLM_L_X24Y10/CLBLM_IMUX26 CLBLM_L_X24Y10/CLBLM_IMUX6 CLBLM_L_X24Y10/CLBLM_L_A1 CLBLM_L_X24Y10/CLBLM_L_B4 CLBLM_L_X24Y12/CLBLM_ER1BEG1 CLBLM_L_X24Y12/CLBLM_WW2END0 CLBLM_L_X24Y6/CLBLM_IMUX36 CLBLM_L_X24Y6/CLBLM_IMUX43 CLBLM_L_X24Y6/CLBLM_L_D2 CLBLM_L_X24Y6/CLBLM_M_D6 CLBLM_L_X24Y6/CLBLM_WW2A1 CLBLM_L_X26Y7/CLBLM_NE2A1 CLBLM_L_X26Y7/CLBLM_WR1END2 INT_L_X20Y11/IMUX_L32 INT_L_X20Y11/IMUX_L38 INT_L_X20Y11/SW2END0 INT_L_X20Y11/WL1END3 INT_L_X20Y12/WL1END_N1_3 INT_L_X20Y7/IMUX_L22 INT_L_X20Y7/IMUX_L45 INT_L_X20Y7/NW2END3 INT_L_X22Y10/WW2A0 INT_L_X22Y12/IMUX_L27 INT_L_X22Y12/IMUX_L28 INT_L_X22Y12/IMUX_L44 INT_L_X22Y12/WR1END2 INT_L_X22Y12/WW2A0 INT_L_X22Y5/SW2A1 INT_L_X22Y6/SW2BEG1 INT_L_X22Y6/WR1BEG3 INT_L_X22Y6/WW2END1 INT_L_X24Y10/BYP_ALT4 INT_L_X24Y10/BYP_BOUNCE4 INT_L_X24Y10/IMUX_L26 INT_L_X24Y10/IMUX_L6 INT_L_X24Y10/SR1BEG2 INT_L_X24Y10/SS2END1 INT_L_X24Y11/SS2A1 INT_L_X24Y12/ER1END1 INT_L_X24Y12/SS2BEG1 INT_L_X24Y12/WW2A0 INT_L_X24Y6/IMUX_L36 INT_L_X24Y6/IMUX_L43 INT_L_X24Y6/WR1END2 INT_L_X24Y6/WW2BEG1 INT_L_X24Y9/ER1BEG3 INT_L_X24Y9/SR1END2 INT_L_X26Y7/NE2END1 INT_L_X26Y7/WR1BEG2 INT_R_X21Y10/IMUX25 INT_R_X21Y10/IMUX31 INT_R_X21Y10/IMUX33 INT_R_X21Y10/NL1BEG0 INT_R_X21Y10/NL1END_S3_0 INT_R_X21Y10/WW2END0 INT_R_X21Y11/NL1END0 INT_R_X21Y11/SW2A0 INT_R_X21Y11/WL1BEG3 INT_R_X21Y12/SW2BEG0 INT_R_X21Y12/WL1BEG_N3 INT_R_X21Y12/WW2END0 INT_R_X21Y5/IMUX35 INT_R_X21Y5/IMUX43 INT_R_X21Y5/SW2END1 INT_R_X21Y6/NW2BEG3 INT_R_X21Y6/WR1END3 INT_R_X21Y7/NW2A3 INT_R_X23Y10/IMUX30 INT_R_X23Y10/SR1END2 INT_R_X23Y10/SS2END0 INT_R_X23Y10/WW2BEG0 INT_R_X23Y11/SR1BEG2 INT_R_X23Y11/SR1END1 INT_R_X23Y11/SS2A0 INT_R_X23Y12/BYP_ALT1 INT_R_X23Y12/BYP_BOUNCE1 INT_R_X23Y12/ER1BEG1 INT_R_X23Y12/IMUX37 INT_R_X23Y12/SR1BEG1 INT_R_X23Y12/SS2BEG0 INT_R_X23Y12/WR1BEG2 INT_R_X23Y12/WW2BEG0 INT_R_X23Y12/WW2END0 INT_R_X23Y6/WW2A1 INT_R_X25Y10/BYP_ALT1 INT_R_X25Y10/BYP_BOUNCE1 INT_R_X25Y10/ER1END_N3_3 INT_R_X25Y10/FAN_ALT6 INT_R_X25Y10/FAN_BOUNCE6 INT_R_X25Y10/IMUX21 INT_R_X25Y10/IMUX43 INT_R_X25Y10/NN2BEG1 INT_R_X25Y10/NN2END1 INT_R_X25Y11/NN2A1 INT_R_X25Y12/IMUX42 INT_R_X25Y12/NN2END1 INT_R_X25Y12/WW2BEG0 INT_R_X25Y4/LOGIC_OUTS9 INT_R_X25Y4/NN2BEG1 INT_R_X25Y5/NN2A1 INT_R_X25Y6/BYP_ALT4 INT_R_X25Y6/BYP_BOUNCE4 INT_R_X25Y6/IMUX18 INT_R_X25Y6/IMUX28 INT_R_X25Y6/IMUX30 INT_R_X25Y6/NE2BEG1 INT_R_X25Y6/NN2BEG1 INT_R_X25Y6/NN2END1 INT_R_X25Y6/WR1BEG2 INT_R_X25Y7/IMUX20 INT_R_X25Y7/NE2A1 INT_R_X25Y7/NN2A1 INT_R_X25Y7/WR1END2 INT_R_X25Y8/IMUX33 INT_R_X25Y8/IMUX41 INT_R_X25Y8/NL1BEG0 INT_R_X25Y8/NL1END_S3_0 INT_R_X25Y8/NN2BEG1 INT_R_X25Y8/NN2END1 INT_R_X25Y9/ER1END3 INT_R_X25Y9/FAN_BOUNCE_S3_6 INT_R_X25Y9/IMUX30 INT_R_X25Y9/IMUX39 INT_R_X25Y9/IMUX40 INT_R_X25Y9/NL1END0 INT_R_X25Y9/NN2A1 VBRK_X60Y13/VBRK_ER1BEG1 VBRK_X60Y13/VBRK_WW2END0 VBRK_X60Y7/VBRK_WW2A1 
pips: CLBLL_R_X21Y10/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X21Y10/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X21Y10/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X21Y5/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X21Y5/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_R_X23Y10/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X23Y12/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_R_X25Y10/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X25Y10/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_R_X25Y12/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_R_X25Y4/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLL_R_X25Y6/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X25Y6/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X25Y6/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X25Y7/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X25Y8/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X25Y8/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_R_X25Y9/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X25Y9/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_R_X25Y9/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLM_L_X20Y11/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X20Y11/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X20Y7/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X20Y7/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X22Y12/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X22Y12/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X22Y12/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X24Y10/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X24Y10/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X24Y6/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X24Y6/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X20Y11/INT_L.SW2END0->>IMUX_L32 INT_L_X20Y11/INT_L.WL1END3->>IMUX_L38 INT_L_X20Y7/INT_L.NW2END3->>IMUX_L22 INT_L_X20Y7/INT_L.NW2END3->>IMUX_L45 INT_L_X22Y12/INT_L.WR1END2->>IMUX_L27 INT_L_X22Y12/INT_L.WR1END2->>IMUX_L28 INT_L_X22Y12/INT_L.WR1END2->>IMUX_L44 INT_L_X22Y6/INT_L.WW2END1->>SW2BEG1 INT_L_X22Y6/INT_L.WW2END1->>WR1BEG3 INT_L_X24Y10/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X24Y10/INT_L.BYP_BOUNCE4->>IMUX_L6 INT_L_X24Y10/INT_L.SS2END1->>BYP_ALT4 INT_L_X24Y10/INT_L.SS2END1->>IMUX_L26 INT_L_X24Y10/INT_L.SS2END1->>SR1BEG2 INT_L_X24Y12/INT_L.ER1END1->>SS2BEG1 INT_L_X24Y6/INT_L.WR1END2->>IMUX_L36 INT_L_X24Y6/INT_L.WR1END2->>IMUX_L43 INT_L_X24Y6/INT_L.WR1END2->>WW2BEG1 INT_L_X24Y9/INT_L.SR1END2->>ER1BEG3 INT_L_X26Y7/INT_L.NE2END1->>WR1BEG2 INT_R_X21Y10/INT_R.NL1END_S3_0->>IMUX31 INT_R_X21Y10/INT_R.WW2END0->>IMUX25 INT_R_X21Y10/INT_R.WW2END0->>IMUX33 INT_R_X21Y10/INT_R.WW2END0->>NL1BEG0 INT_R_X21Y12/INT_R.WW2END0->>SW2BEG0 INT_R_X21Y12/INT_R.WW2END0->>WL1BEG_N3 INT_R_X21Y5/INT_R.SW2END1->>IMUX35 INT_R_X21Y5/INT_R.SW2END1->>IMUX43 INT_R_X21Y6/INT_R.WR1END3->>NW2BEG3 INT_R_X23Y10/INT_R.SR1END2->>IMUX30 INT_R_X23Y10/INT_R.SS2END0->>WW2BEG0 INT_R_X23Y11/INT_R.SR1END1->>SR1BEG2 INT_R_X23Y12/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X23Y12/INT_R.BYP_BOUNCE1->>IMUX37 INT_R_X23Y12/INT_R.WW2END0->>BYP_ALT1 INT_R_X23Y12/INT_R.WW2END0->>ER1BEG1 INT_R_X23Y12/INT_R.WW2END0->>SR1BEG1 INT_R_X23Y12/INT_R.WW2END0->>SS2BEG0 INT_R_X23Y12/INT_R.WW2END0->>WR1BEG2 INT_R_X23Y12/INT_R.WW2END0->>WW2BEG0 INT_R_X25Y10/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X25Y10/INT_R.BYP_BOUNCE1->>IMUX21 INT_R_X25Y10/INT_R.BYP_BOUNCE1->>IMUX43 INT_R_X25Y10/INT_R.FAN_ALT6->>FAN_BOUNCE6 INT_R_X25Y10/INT_R.FAN_BOUNCE6->>BYP_ALT1 INT_R_X25Y10/INT_R.NN2END1->>FAN_ALT6 INT_R_X25Y10/INT_R.NN2END1->>NN2BEG1 INT_R_X25Y12/INT_R.NN2END1->>IMUX42 INT_R_X25Y12/INT_R.NN2END1->>WW2BEG0 INT_R_X25Y4/INT_R.LOGIC_OUTS9->>NN2BEG1 INT_R_X25Y6/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X25Y6/INT_R.BYP_BOUNCE4->>IMUX28 INT_R_X25Y6/INT_R.BYP_BOUNCE4->>IMUX30 INT_R_X25Y6/INT_R.NN2END1->>BYP_ALT4 INT_R_X25Y6/INT_R.NN2END1->>IMUX18 INT_R_X25Y6/INT_R.NN2END1->>NE2BEG1 INT_R_X25Y6/INT_R.NN2END1->>NN2BEG1 INT_R_X25Y6/INT_R.NN2END1->>WR1BEG2 INT_R_X25Y7/INT_R.WR1END2->>IMUX20 INT_R_X25Y8/INT_R.NN2END1->>IMUX33 INT_R_X25Y8/INT_R.NN2END1->>IMUX41 INT_R_X25Y8/INT_R.NN2END1->>NL1BEG0 INT_R_X25Y8/INT_R.NN2END1->>NN2BEG1 INT_R_X25Y9/INT_R.ER1END3->>IMUX30 INT_R_X25Y9/INT_R.FAN_BOUNCE_S3_6->>IMUX39 INT_R_X25Y9/INT_R.NL1END0->>IMUX40 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 31, 

r[iforce][0][15]_i_4_n_0 - 
wires: CLBLL_R_X21Y10/CLBLL_IMUX14 CLBLL_R_X21Y10/CLBLL_IMUX22 CLBLL_R_X21Y10/CLBLL_IMUX30 CLBLL_R_X21Y10/CLBLL_LL_C3 CLBLL_R_X21Y10/CLBLL_L_B1 CLBLL_R_X21Y10/CLBLL_L_C5 CLBLL_R_X21Y10/CLBLL_WR1END3 CLBLL_R_X21Y11/CLBLL_NE4C3 CLBLL_R_X21Y5/CLBLL_IMUX28 CLBLL_R_X21Y5/CLBLL_IMUX47 CLBLL_R_X21Y5/CLBLL_LL_C4 CLBLL_R_X21Y5/CLBLL_LL_D5 CLBLL_R_X21Y5/CLBLL_WW2END3 CLBLL_R_X23Y10/CLBLL_IMUX33 CLBLL_R_X23Y10/CLBLL_L_C1 CLBLL_R_X23Y10/CLBLL_WL1END0 CLBLL_R_X23Y12/CLBLL_EE2BEG3 CLBLL_R_X23Y12/CLBLL_IMUX46 CLBLL_R_X23Y12/CLBLL_L_D5 CLBLL_R_X23Y5/CLBLL_WL1END3 CLBLL_R_X25Y10/CLBLL_IMUX20 CLBLL_R_X25Y10/CLBLL_IMUX44 CLBLL_R_X25Y10/CLBLL_LL_D4 CLBLL_R_X25Y10/CLBLL_L_C2 CLBLL_R_X25Y12/CLBLL_IMUX46 CLBLL_R_X25Y12/CLBLL_L_D5 CLBLL_R_X25Y6/CLBLL_IMUX20 CLBLL_R_X25Y6/CLBLL_IMUX24 CLBLL_R_X25Y6/CLBLL_IMUX29 CLBLL_R_X25Y6/CLBLL_LL_B5 CLBLL_R_X25Y6/CLBLL_LL_C2 CLBLL_R_X25Y6/CLBLL_L_C2 CLBLL_R_X25Y6/CLBLL_NW2A0 CLBLL_R_X25Y7/CLBLL_IMUX30 CLBLL_R_X25Y7/CLBLL_L_C5 CLBLL_R_X25Y8/CLBLL_IMUX23 CLBLL_R_X25Y8/CLBLL_IMUX46 CLBLL_R_X25Y8/CLBLL_L_C3 CLBLL_R_X25Y8/CLBLL_L_D5 CLBLL_R_X25Y9/CLBLL_IMUX33 CLBLL_R_X25Y9/CLBLL_IMUX43 CLBLL_R_X25Y9/CLBLL_IMUX46 CLBLL_R_X25Y9/CLBLL_LL_D6 CLBLL_R_X25Y9/CLBLL_L_C1 CLBLL_R_X25Y9/CLBLL_L_D5 CLBLM_L_X20Y11/CLBLM_IMUX22 CLBLM_L_X20Y11/CLBLM_IMUX45 CLBLM_L_X20Y11/CLBLM_M_C3 CLBLM_L_X20Y11/CLBLM_M_D2 CLBLM_L_X20Y7/CLBLM_IMUX29 CLBLM_L_X20Y7/CLBLM_IMUX43 CLBLM_L_X20Y7/CLBLM_M_C2 CLBLM_L_X20Y7/CLBLM_M_D6 CLBLM_L_X22Y10/CLBLM_WR1END3 CLBLM_L_X22Y11/CLBLM_NE4C3 CLBLM_L_X22Y12/CLBLM_IMUX18 CLBLM_L_X22Y12/CLBLM_IMUX22 CLBLM_L_X22Y12/CLBLM_IMUX47 CLBLM_L_X22Y12/CLBLM_M_B2 CLBLM_L_X22Y12/CLBLM_M_C3 CLBLM_L_X22Y12/CLBLM_M_D5 CLBLM_L_X22Y5/CLBLM_WW2END3 CLBLM_L_X24Y10/CLBLM_IMUX19 CLBLM_L_X24Y10/CLBLM_IMUX3 CLBLM_L_X24Y10/CLBLM_L_A2 CLBLM_L_X24Y10/CLBLM_L_B2 CLBLM_L_X24Y10/CLBLM_WL1END0 CLBLM_L_X24Y12/CLBLM_EE2BEG3 CLBLM_L_X24Y5/CLBLM_WL1END3 CLBLM_L_X24Y6/CLBLM_IMUX41 CLBLM_L_X24Y6/CLBLM_IMUX45 CLBLM_L_X24Y6/CLBLM_L_D1 CLBLM_L_X24Y6/CLBLM_M_D2 CLBLM_L_X26Y4/CLBLM_LOGIC_OUTS13 CLBLM_L_X26Y4/CLBLM_M_B CLBLM_L_X26Y6/CLBLM_NW2A0 INT_L_X20Y11/IMUX_L22 INT_L_X20Y11/IMUX_L45 INT_L_X20Y11/NW2END3 INT_L_X20Y5/NN2BEG3 INT_L_X20Y5/WL1END2 INT_L_X20Y6/NN2A3 INT_L_X20Y7/FAN_ALT3 INT_L_X20Y7/FAN_BOUNCE3 INT_L_X20Y7/IMUX_L29 INT_L_X20Y7/IMUX_L43 INT_L_X20Y7/NE6BEG3 INT_L_X20Y7/NN2END3 INT_L_X22Y10/WR1BEG3 INT_L_X22Y10/WR1END2 INT_L_X22Y11/NE2BEG3 INT_L_X22Y11/NE6END3 INT_L_X22Y11/NR1BEG3 INT_L_X22Y12/FAN_ALT1 INT_L_X22Y12/FAN_BOUNCE1 INT_L_X22Y12/IMUX_L18 INT_L_X22Y12/IMUX_L22 INT_L_X22Y12/IMUX_L47 INT_L_X22Y12/NE2A3 INT_L_X22Y12/NR1END3 INT_L_X22Y5/WW2A3 INT_L_X24Y10/IMUX_L19 INT_L_X24Y10/IMUX_L3 INT_L_X24Y10/NW2END2 INT_L_X24Y10/WL1BEG0 INT_L_X24Y12/EE2A3 INT_L_X24Y5/WL1BEG3 INT_L_X24Y6/BYP_ALT1 INT_L_X24Y6/BYP_BOUNCE1 INT_L_X24Y6/IMUX_L41 INT_L_X24Y6/IMUX_L45 INT_L_X24Y6/WL1BEG_N3 INT_L_X24Y6/WR1END1 INT_L_X26Y4/LOGIC_OUTS_L13 INT_L_X26Y4/NL1BEG0 INT_L_X26Y4/NL1END_S3_0 INT_L_X26Y5/NL1END0 INT_L_X26Y5/NW2BEG0 INT_L_X26Y6/NW2A0 INT_R_X21Y10/IMUX14 INT_R_X21Y10/IMUX22 INT_R_X21Y10/IMUX30 INT_R_X21Y10/NE6D3 INT_R_X21Y10/NW2BEG3 INT_R_X21Y10/WR1END3 INT_R_X21Y11/NE6E3 INT_R_X21Y11/NW2A3 INT_R_X21Y5/BYP_ALT4 INT_R_X21Y5/BYP_BOUNCE4 INT_R_X21Y5/IMUX28 INT_R_X21Y5/IMUX47 INT_R_X21Y5/SR1BEG_S0 INT_R_X21Y5/WL1BEG2 INT_R_X21Y5/WW2END3 INT_R_X21Y6/WW2END_N0_3 INT_R_X21Y7/NE6A3 INT_R_X21Y8/NE6B3 INT_R_X21Y9/NE6C3 INT_R_X23Y10/IMUX33 INT_R_X23Y10/WL1END0 INT_R_X23Y10/WR1BEG2 INT_R_X23Y12/EE2BEG3 INT_R_X23Y12/IMUX46 INT_R_X23Y12/NE2END3 INT_R_X23Y5/WL1END3 INT_R_X23Y5/WW2BEG3 INT_R_X23Y6/WL1END_N1_3 INT_R_X25Y10/IMUX20 INT_R_X25Y10/IMUX44 INT_R_X25Y10/NL1END2 INT_R_X25Y10/NW2A2 INT_R_X25Y12/EE2END3 INT_R_X25Y12/IMUX46 INT_R_X25Y5/NW2END_S0_0 INT_R_X25Y6/BYP_ALT0 INT_R_X25Y6/BYP_BOUNCE0 INT_R_X25Y6/IMUX20 INT_R_X25Y6/IMUX24 INT_R_X25Y6/IMUX29 INT_R_X25Y6/NL1BEG_N3 INT_R_X25Y6/NR1BEG3 INT_R_X25Y6/NW2END0 INT_R_X25Y6/WR1BEG1 INT_R_X25Y7/IMUX30 INT_R_X25Y7/NN2BEG3 INT_R_X25Y7/NR1BEG3 INT_R_X25Y7/NR1END3 INT_R_X25Y8/FAN_BOUNCE_S3_6 INT_R_X25Y8/IMUX23 INT_R_X25Y8/IMUX46 INT_R_X25Y8/NL1BEG2 INT_R_X25Y8/NN2A3 INT_R_X25Y8/NR1END3 INT_R_X25Y9/FAN_ALT6 INT_R_X25Y9/FAN_BOUNCE6 INT_R_X25Y9/IMUX33 INT_R_X25Y9/IMUX43 INT_R_X25Y9/IMUX46 INT_R_X25Y9/NL1BEG2 INT_R_X25Y9/NL1END2 INT_R_X25Y9/NN2END3 INT_R_X25Y9/NW2BEG2 VBRK_X60Y11/VBRK_WL1END0 VBRK_X60Y13/VBRK_EE2BEG3 VBRK_X60Y6/VBRK_WL1END3 
pips: CLBLL_R_X21Y10/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X21Y10/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X21Y10/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X21Y5/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X21Y5/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_R_X23Y10/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X23Y12/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_R_X25Y10/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X25Y10/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_R_X25Y12/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_R_X25Y6/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X25Y6/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X25Y6/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X25Y7/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X25Y8/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X25Y8/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_R_X25Y9/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X25Y9/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_R_X25Y9/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 CLBLM_L_X20Y11/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X20Y11/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X20Y7/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X20Y7/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X22Y12/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X22Y12/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X22Y12/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X24Y10/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X24Y10/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X24Y6/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X24Y6/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X26Y4/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X20Y11/INT_L.NW2END3->>IMUX_L22 INT_L_X20Y11/INT_L.NW2END3->>IMUX_L45 INT_L_X20Y5/INT_L.WL1END2->>NN2BEG3 INT_L_X20Y7/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X20Y7/INT_L.FAN_BOUNCE3->>IMUX_L43 INT_L_X20Y7/INT_L.NN2END3->>FAN_ALT3 INT_L_X20Y7/INT_L.NN2END3->>IMUX_L29 INT_L_X20Y7/INT_L.NN2END3->>NE6BEG3 INT_L_X22Y10/INT_L.WR1END2->>WR1BEG3 INT_L_X22Y11/INT_L.NE6END3->>NE2BEG3 INT_L_X22Y11/INT_L.NE6END3->>NR1BEG3 INT_L_X22Y12/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X22Y12/INT_L.FAN_BOUNCE1->>IMUX_L18 INT_L_X22Y12/INT_L.NR1END3->>FAN_ALT1 INT_L_X22Y12/INT_L.NR1END3->>IMUX_L22 INT_L_X22Y12/INT_L.NR1END3->>IMUX_L47 INT_L_X24Y10/INT_L.NW2END2->>IMUX_L19 INT_L_X24Y10/INT_L.NW2END2->>IMUX_L3 INT_L_X24Y10/INT_L.NW2END2->>WL1BEG0 INT_L_X24Y6/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X24Y6/INT_L.BYP_BOUNCE1->>IMUX_L45 INT_L_X24Y6/INT_L.WR1END1->>BYP_ALT1 INT_L_X24Y6/INT_L.WR1END1->>IMUX_L41 INT_L_X24Y6/INT_L.WR1END1->>WL1BEG_N3 INT_L_X26Y4/INT_L.LOGIC_OUTS_L13->>NL1BEG0 INT_L_X26Y5/INT_L.NL1END0->>NW2BEG0 INT_R_X21Y10/INT_R.WR1END3->>IMUX14 INT_R_X21Y10/INT_R.WR1END3->>IMUX22 INT_R_X21Y10/INT_R.WR1END3->>IMUX30 INT_R_X21Y10/INT_R.WR1END3->>NW2BEG3 INT_R_X21Y5/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X21Y5/INT_R.BYP_BOUNCE4->>IMUX28 INT_R_X21Y5/INT_R.SR1BEG_S0->>BYP_ALT4 INT_R_X21Y5/INT_R.WW2END3->>IMUX47 INT_R_X21Y5/INT_R.WW2END3->>SR1BEG_S0 INT_R_X21Y5/INT_R.WW2END3->>WL1BEG2 INT_R_X23Y10/INT_R.WL1END0->>IMUX33 INT_R_X23Y10/INT_R.WL1END0->>WR1BEG2 INT_R_X23Y12/INT_R.NE2END3->>EE2BEG3 INT_R_X23Y12/INT_R.NE2END3->>IMUX46 INT_R_X23Y5/INT_R.WL1END3->>WW2BEG3 INT_R_X25Y10/INT_R.NL1END2->>IMUX20 INT_R_X25Y10/INT_R.NL1END2->>IMUX44 INT_R_X25Y12/INT_R.EE2END3->>IMUX46 INT_R_X25Y6/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X25Y6/INT_R.BYP_BOUNCE0->>IMUX20 INT_R_X25Y6/INT_R.NL1BEG_N3->>IMUX29 INT_R_X25Y6/INT_R.NL1BEG_N3->>NR1BEG3 INT_R_X25Y6/INT_R.NW2END0->>BYP_ALT0 INT_R_X25Y6/INT_R.NW2END0->>IMUX24 INT_R_X25Y6/INT_R.NW2END0->>NL1BEG_N3 INT_R_X25Y6/INT_R.NW2END0->>WR1BEG1 INT_R_X25Y7/INT_R.NR1END3->>IMUX30 INT_R_X25Y7/INT_R.NR1END3->>NN2BEG3 INT_R_X25Y7/INT_R.NR1END3->>NR1BEG3 INT_R_X25Y8/INT_R.NR1END3->>IMUX23 INT_R_X25Y8/INT_R.NR1END3->>IMUX46 INT_R_X25Y8/INT_R.NR1END3->>NL1BEG2 INT_R_X25Y9/INT_R.FAN_ALT6->>FAN_BOUNCE6 INT_R_X25Y9/INT_R.FAN_BOUNCE6->>IMUX33 INT_R_X25Y9/INT_R.NL1END2->>FAN_ALT6 INT_R_X25Y9/INT_R.NL1END2->>IMUX43 INT_R_X25Y9/INT_R.NL1END2->>NW2BEG2 INT_R_X25Y9/INT_R.NN2END3->>IMUX46 INT_R_X25Y9/INT_R.NN2END3->>NL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 31, 

r[iforce][0][10]_i_3_n_0 - 
wires: CLBLL_R_X25Y8/CLBLL_IMUX30 CLBLL_R_X25Y8/CLBLL_LOGIC_OUTS11 CLBLL_R_X25Y8/CLBLL_L_C5 CLBLL_R_X25Y8/CLBLL_L_D INT_R_X25Y8/IMUX30 INT_R_X25Y8/LOGIC_OUTS11 
pips: CLBLL_R_X25Y8/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X25Y8/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 INT_R_X25Y8/INT_R.LOGIC_OUTS11->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][3][10]_i_2_n_0 - 
wires: CLBLL_R_X25Y8/CLBLL_IMUX39 CLBLL_R_X25Y8/CLBLL_L_D3 CLBLL_R_X25Y8/CLBLL_SW2A3 CLBLL_R_X25Y9/CLBLL_IMUX24 CLBLL_R_X25Y9/CLBLL_LL_B5 CLBLL_R_X25Y9/CLBLL_WL1END0 CLBLL_R_X27Y9/CLBLL_IMUX4 CLBLL_R_X27Y9/CLBLL_IMUX5 CLBLL_R_X27Y9/CLBLL_LL_A6 CLBLL_R_X27Y9/CLBLL_L_A6 CLBLM_L_X26Y8/CLBLM_SW2A3 CLBLM_L_X26Y9/CLBLM_LOGIC_OUTS11 CLBLM_L_X26Y9/CLBLM_LOGIC_OUTS19 CLBLM_L_X26Y9/CLBLM_L_D CLBLM_L_X26Y9/CLBLM_L_DMUX CLBLM_L_X26Y9/CLBLM_WL1END0 INT_L_X26Y8/SW2A3 INT_L_X26Y9/EL1BEG2 INT_L_X26Y9/LOGIC_OUTS_L11 INT_L_X26Y9/LOGIC_OUTS_L19 INT_L_X26Y9/SW2BEG3 INT_L_X26Y9/WL1BEG0 INT_R_X25Y8/IMUX39 INT_R_X25Y8/SW2END3 INT_R_X25Y9/IMUX24 INT_R_X25Y9/SW2END_N0_3 INT_R_X25Y9/WL1END0 INT_R_X27Y9/EL1END2 INT_R_X27Y9/IMUX4 INT_R_X27Y9/IMUX5 
pips: CLBLL_R_X25Y8/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_R_X25Y9/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X27Y9/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_R_X27Y9/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLM_L_X26Y9/CLBLM_L.CLBLM_L_D->>CLBLM_L_DMUX CLBLM_L_X26Y9/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 CLBLM_L_X26Y9/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X26Y9/INT_L.LOGIC_OUTS_L11->>EL1BEG2 INT_L_X26Y9/INT_L.LOGIC_OUTS_L11->>SW2BEG3 INT_L_X26Y9/INT_L.LOGIC_OUTS_L19->>WL1BEG0 INT_R_X25Y8/INT_R.SW2END3->>IMUX39 INT_R_X25Y9/INT_R.WL1END0->>IMUX24 INT_R_X27Y9/INT_R.EL1END2->>IMUX4 INT_R_X27Y9/INT_R.EL1END2->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r[iforce][0][11]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][0][11]_i_2_n_0 - 
wires: CLBLL_R_X23Y10/CLBLL_ER1BEG3 CLBLL_R_X23Y10/CLBLL_LOGIC_OUTS10 CLBLL_R_X23Y10/CLBLL_L_C CLBLM_L_X24Y10/CLBLM_ER1BEG3 CLBLM_L_X24Y10/CLBLM_IMUX7 CLBLM_L_X24Y10/CLBLM_M_A1 INT_L_X24Y10/ER1END3 INT_L_X24Y10/IMUX_L7 INT_L_X24Y11/ER1END_N3_3 INT_R_X23Y10/ER1BEG3 INT_R_X23Y10/LOGIC_OUTS10 VBRK_X60Y11/VBRK_ER1BEG3 
pips: CLBLL_R_X23Y10/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLM_L_X24Y10/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X24Y10/INT_L.ER1END3->>IMUX_L7 INT_R_X23Y10/INT_R.LOGIC_OUTS10->>ER1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][0][11]_i_3_n_0 - 
wires: CLBLL_R_X23Y10/CLBLL_IMUX23 CLBLL_R_X23Y10/CLBLL_L_C3 CLBLL_R_X23Y12/CLBLL_LOGIC_OUTS11 CLBLL_R_X23Y12/CLBLL_L_D INT_R_X23Y10/IMUX23 INT_R_X23Y10/SL1END3 INT_R_X23Y11/SL1BEG3 INT_R_X23Y11/SL1END3 INT_R_X23Y12/LOGIC_OUTS11 INT_R_X23Y12/SL1BEG3 
pips: CLBLL_R_X23Y10/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X23Y12/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 INT_R_X23Y10/INT_R.SL1END3->>IMUX23 INT_R_X23Y11/INT_R.SL1END3->>SL1BEG3 INT_R_X23Y12/INT_R.LOGIC_OUTS11->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][3][11]_i_2_n_0 - 
wires: CLBLL_R_X23Y12/CLBLL_IMUX23 CLBLL_R_X23Y12/CLBLL_IMUX25 CLBLL_R_X23Y12/CLBLL_IMUX41 CLBLL_R_X23Y12/CLBLL_IMUX9 CLBLL_R_X23Y12/CLBLL_LL_D CLBLL_R_X23Y12/CLBLL_LOGIC_OUTS15 CLBLL_R_X23Y12/CLBLL_L_A5 CLBLL_R_X23Y12/CLBLL_L_B5 CLBLL_R_X23Y12/CLBLL_L_C3 CLBLL_R_X23Y12/CLBLL_L_D1 INT_R_X23Y12/IMUX23 INT_R_X23Y12/IMUX25 INT_R_X23Y12/IMUX41 INT_R_X23Y12/IMUX9 INT_R_X23Y12/LOGIC_OUTS15 INT_R_X23Y12/SR1BEG_S0 
pips: CLBLL_R_X23Y12/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X23Y12/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X23Y12/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_R_X23Y12/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X23Y12/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_R_X23Y12/INT_R.LOGIC_OUTS15->>IMUX23 INT_R_X23Y12/INT_R.LOGIC_OUTS15->>SR1BEG_S0 INT_R_X23Y12/INT_R.SR1BEG_S0->>IMUX25 INT_R_X23Y12/INT_R.SR1BEG_S0->>IMUX41 INT_R_X23Y12/INT_R.SR1BEG_S0->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r[iforce][0][12]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][0][12]_i_2_n_0 - 
wires: CLBLL_R_X25Y10/CLBLL_IMUX5 CLBLL_R_X25Y10/CLBLL_LOGIC_OUTS10 CLBLL_R_X25Y10/CLBLL_L_A6 CLBLL_R_X25Y10/CLBLL_L_C INT_R_X25Y10/IMUX5 INT_R_X25Y10/LOGIC_OUTS10 
pips: CLBLL_R_X25Y10/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X25Y10/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 INT_R_X25Y10/INT_R.LOGIC_OUTS10->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][0][12]_i_3_n_0 - 
wires: CLBLL_R_X25Y10/CLBLL_IMUX34 CLBLL_R_X25Y10/CLBLL_L_C6 CLBLL_R_X25Y12/CLBLL_LOGIC_OUTS19 CLBLL_R_X25Y12/CLBLL_L_D CLBLL_R_X25Y12/CLBLL_L_DMUX INT_R_X25Y10/IMUX34 INT_R_X25Y10/SS2END1 INT_R_X25Y11/SS2A1 INT_R_X25Y12/LOGIC_OUTS19 INT_R_X25Y12/SS2BEG1 
pips: CLBLL_R_X25Y10/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X25Y12/CLBLL_R.CLBLL_L_D->>CLBLL_L_DMUX CLBLL_R_X25Y12/CLBLL_R.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 INT_R_X25Y10/INT_R.SS2END1->>IMUX34 INT_R_X25Y12/INT_R.LOGIC_OUTS19->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][3][12]_i_2_n_0 - 
wires: CLBLL_R_X25Y11/CLBLL_IMUX14 CLBLL_R_X25Y11/CLBLL_IMUX6 CLBLL_R_X25Y11/CLBLL_L_A1 CLBLL_R_X25Y11/CLBLL_L_B1 CLBLL_R_X25Y12/CLBLL_IMUX39 CLBLL_R_X25Y12/CLBLL_IMUX7 CLBLL_R_X25Y12/CLBLL_LL_A1 CLBLL_R_X25Y12/CLBLL_L_D3 CLBLL_R_X25Y7/CLBLL_LOGIC_OUTS11 CLBLL_R_X25Y7/CLBLL_L_D INT_R_X25Y10/NN6C3 INT_R_X25Y11/IMUX14 INT_R_X25Y11/IMUX6 INT_R_X25Y11/NN6D3 INT_R_X25Y11/SL1END3 INT_R_X25Y12/IMUX39 INT_R_X25Y12/IMUX7 INT_R_X25Y12/NN6E3 INT_R_X25Y12/SL1BEG3 INT_R_X25Y12/SR1END3 INT_R_X25Y13/NN6END3 INT_R_X25Y13/SR1BEG3 INT_R_X25Y13/SR1END_N3_3 INT_R_X25Y7/LOGIC_OUTS11 INT_R_X25Y7/NN6BEG3 INT_R_X25Y8/NN6A3 INT_R_X25Y9/NN6B3 
pips: CLBLL_R_X25Y11/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X25Y11/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X25Y12/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_R_X25Y12/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X25Y7/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 INT_R_X25Y11/INT_R.SL1END3->>IMUX14 INT_R_X25Y11/INT_R.SL1END3->>IMUX6 INT_R_X25Y12/INT_R.SR1END3->>IMUX39 INT_R_X25Y12/INT_R.SR1END3->>IMUX7 INT_R_X25Y12/INT_R.SR1END3->>SL1BEG3 INT_R_X25Y13/INT_R.NN6END3->>SR1BEG3 INT_R_X25Y7/INT_R.LOGIC_OUTS11->>NN6BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r[iforce][0][13]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][0][13]_i_2_n_0 - 
wires: CLBLL_R_X25Y9/CLBLL_IMUX5 CLBLL_R_X25Y9/CLBLL_LOGIC_OUTS10 CLBLL_R_X25Y9/CLBLL_L_A6 CLBLL_R_X25Y9/CLBLL_L_C INT_R_X25Y9/IMUX5 INT_R_X25Y9/LOGIC_OUTS10 
pips: CLBLL_R_X25Y9/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X25Y9/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 INT_R_X25Y9/INT_R.LOGIC_OUTS10->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][0][13]_i_3_n_0 - 
wires: CLBLL_R_X25Y9/CLBLL_IMUX34 CLBLL_R_X25Y9/CLBLL_LOGIC_OUTS11 CLBLL_R_X25Y9/CLBLL_L_C6 CLBLL_R_X25Y9/CLBLL_L_D INT_R_X25Y9/IMUX34 INT_R_X25Y9/LOGIC_OUTS11 INT_R_X25Y9/SR1BEG_S0 
pips: CLBLL_R_X25Y9/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X25Y9/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 INT_R_X25Y9/INT_R.LOGIC_OUTS11->>SR1BEG_S0 INT_R_X25Y9/INT_R.SR1BEG_S0->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][3][13]_i_2_n_0 - 
wires: CLBLL_R_X25Y10/CLBLL_IMUX2 CLBLL_R_X25Y10/CLBLL_LL_A2 CLBLL_R_X25Y10/CLBLL_SW2A0 CLBLL_R_X25Y12/CLBLL_IMUX17 CLBLL_R_X25Y12/CLBLL_IMUX22 CLBLL_R_X25Y12/CLBLL_LL_B3 CLBLL_R_X25Y12/CLBLL_LL_C3 CLBLL_R_X25Y12/CLBLL_NW2A1 CLBLL_R_X25Y9/CLBLL_IMUX41 CLBLL_R_X25Y9/CLBLL_L_D1 CLBLL_R_X27Y11/CLBLL_LL_B CLBLL_R_X27Y11/CLBLL_LOGIC_OUTS13 CLBLM_L_X26Y10/CLBLM_SW2A0 CLBLM_L_X26Y12/CLBLM_NW2A1 INT_L_X26Y10/SW2A0 INT_L_X26Y11/NW2BEG1 INT_L_X26Y11/SW2BEG0 INT_L_X26Y11/WL1END0 INT_L_X26Y12/NW2A1 INT_R_X25Y10/IMUX2 INT_R_X25Y10/SL1BEG0 INT_R_X25Y10/SW2END0 INT_R_X25Y12/BYP_ALT1 INT_R_X25Y12/BYP_BOUNCE1 INT_R_X25Y12/GFAN1 INT_R_X25Y12/IMUX17 INT_R_X25Y12/IMUX22 INT_R_X25Y12/NW2END1 INT_R_X25Y9/IMUX41 INT_R_X25Y9/SL1END0 INT_R_X27Y11/LOGIC_OUTS13 INT_R_X27Y11/WL1BEG0 
pips: CLBLL_R_X25Y10/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X25Y12/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X25Y12/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X25Y9/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_R_X27Y11/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_L_X26Y11/INT_L.WL1END0->>NW2BEG1 INT_L_X26Y11/INT_L.WL1END0->>SW2BEG0 INT_R_X25Y10/INT_R.SW2END0->>IMUX2 INT_R_X25Y10/INT_R.SW2END0->>SL1BEG0 INT_R_X25Y12/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X25Y12/INT_R.BYP_BOUNCE1->>GFAN1 INT_R_X25Y12/INT_R.GFAN1->>IMUX22 INT_R_X25Y12/INT_R.NW2END1->>BYP_ALT1 INT_R_X25Y12/INT_R.NW2END1->>IMUX17 INT_R_X25Y9/INT_R.SL1END0->>IMUX41 INT_R_X27Y11/INT_R.LOGIC_OUTS13->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r[iforce][0][14]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][0][14]_i_2_n_0 - 
wires: CLBLM_L_X24Y10/CLBLM_LOGIC_OUTS8 CLBLM_L_X24Y10/CLBLM_L_A CLBLM_L_X24Y9/CLBLM_IMUX3 CLBLM_L_X24Y9/CLBLM_L_A2 INT_L_X24Y10/LOGIC_OUTS_L8 INT_L_X24Y10/SR1BEG1 INT_L_X24Y9/IMUX_L3 INT_L_X24Y9/SR1END1 
pips: CLBLM_L_X24Y10/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_L_X24Y9/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 INT_L_X24Y10/INT_L.LOGIC_OUTS_L8->>SR1BEG1 INT_L_X24Y9/INT_L.SR1END1->>IMUX_L3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][0][14]_i_3_n_0 - 
wires: CLBLM_L_X24Y10/CLBLM_IMUX10 CLBLM_L_X24Y10/CLBLM_LOGIC_OUTS9 CLBLM_L_X24Y10/CLBLM_L_A4 CLBLM_L_X24Y10/CLBLM_L_B INT_L_X24Y10/IMUX_L10 INT_L_X24Y10/LOGIC_OUTS_L9 
pips: CLBLM_L_X24Y10/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X24Y10/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X24Y10/INT_L.LOGIC_OUTS_L9->>IMUX_L10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][3][14]_i_3_n_0 - 
wires: CLBLL_R_X25Y10/CLBLL_IMUX12 CLBLL_R_X25Y10/CLBLL_LL_B6 CLBLL_R_X25Y10/CLBLL_WL1END1 CLBLL_R_X27Y10/CLBLL_IMUX7 CLBLL_R_X27Y10/CLBLL_LL_A1 CLBLL_R_X27Y10/CLBLL_LL_D CLBLL_R_X27Y10/CLBLL_LOGIC_OUTS15 CLBLM_L_X24Y10/CLBLM_IMUX25 CLBLM_L_X24Y10/CLBLM_L_B5 CLBLM_L_X26Y10/CLBLM_IMUX13 CLBLM_L_X26Y10/CLBLM_L_B6 CLBLM_L_X26Y10/CLBLM_WL1END1 INT_L_X24Y10/IMUX_L25 INT_L_X24Y10/WL1END0 INT_L_X26Y10/IMUX_L13 INT_L_X26Y10/WL1BEG1 INT_L_X26Y10/WL1END2 INT_R_X25Y10/IMUX12 INT_R_X25Y10/WL1BEG0 INT_R_X25Y10/WL1END1 INT_R_X27Y10/IMUX7 INT_R_X27Y10/LOGIC_OUTS15 INT_R_X27Y10/WL1BEG2 
pips: CLBLL_R_X25Y10/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X27Y10/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X27Y10/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 CLBLM_L_X24Y10/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X26Y10/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 INT_L_X24Y10/INT_L.WL1END0->>IMUX_L25 INT_L_X26Y10/INT_L.WL1END2->>IMUX_L13 INT_L_X26Y10/INT_L.WL1END2->>WL1BEG1 INT_R_X25Y10/INT_R.WL1END1->>IMUX12 INT_R_X25Y10/INT_R.WL1END1->>WL1BEG0 INT_R_X27Y10/INT_R.LOGIC_OUTS15->>IMUX7 INT_R_X27Y10/INT_R.LOGIC_OUTS15->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r[iforce][0][15]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][0][15]_i_2_n_0 - 
wires: CLBLL_R_X25Y9/CLBLL_IMUX7 CLBLL_R_X25Y9/CLBLL_LL_A1 CLBLL_R_X25Y9/CLBLL_LL_D CLBLL_R_X25Y9/CLBLL_LOGIC_OUTS15 INT_R_X25Y9/IMUX7 INT_R_X25Y9/LOGIC_OUTS15 
pips: CLBLL_R_X25Y9/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X25Y9/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_R_X25Y9/INT_R.LOGIC_OUTS15->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][0][15]_i_5_n_0 - 
wires: CLBLL_R_X25Y10/CLBLL_LL_D CLBLL_R_X25Y10/CLBLL_LOGIC_OUTS15 CLBLL_R_X25Y9/CLBLL_IMUX38 CLBLL_R_X25Y9/CLBLL_LL_D3 INT_R_X25Y10/LOGIC_OUTS15 INT_R_X25Y10/SL1BEG3 INT_R_X25Y9/IMUX38 INT_R_X25Y9/SL1END3 
pips: CLBLL_R_X25Y10/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 CLBLL_R_X25Y9/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 INT_R_X25Y10/INT_R.LOGIC_OUTS15->>SL1BEG3 INT_R_X25Y9/INT_R.SL1END3->>IMUX38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][1][15]_i_3_n_0 - 
wires: CLBLL_R_X25Y10/CLBLL_IMUX38 CLBLL_R_X25Y10/CLBLL_LL_D3 CLBLL_R_X25Y10/CLBLL_WW2END2 CLBLL_R_X27Y10/CLBLL_LL_C CLBLL_R_X27Y10/CLBLL_LOGIC_OUTS14 CLBLM_L_X26Y10/CLBLM_IMUX11 CLBLM_L_X26Y10/CLBLM_M_A4 CLBLM_L_X26Y10/CLBLM_WW2END2 INT_L_X26Y10/IMUX_L11 INT_L_X26Y10/WL1END1 INT_L_X26Y10/WW2A2 INT_R_X25Y10/IMUX38 INT_R_X25Y10/WW2END2 INT_R_X27Y10/LOGIC_OUTS14 INT_R_X27Y10/WL1BEG1 INT_R_X27Y10/WW2BEG2 
pips: CLBLL_R_X25Y10/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_R_X27Y10/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLM_L_X26Y10/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 INT_L_X26Y10/INT_L.WL1END1->>IMUX_L11 INT_R_X25Y10/INT_R.WW2END2->>IMUX38 INT_R_X27Y10/INT_R.LOGIC_OUTS14->>WL1BEG1 INT_R_X27Y10/INT_R.LOGIC_OUTS14->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[iforce][0][1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][0][1]_i_2_n_0 - 
wires: CLBLL_R_X21Y5/CLBLL_LL_C CLBLL_R_X21Y5/CLBLL_LOGIC_OUTS14 CLBLL_R_X21Y6/CLBLL_NE2A2 CLBLM_L_X22Y6/CLBLM_NE2A2 CLBLM_L_X22Y7/CLBLM_IMUX4 CLBLM_L_X22Y7/CLBLM_M_A6 INT_L_X22Y6/NE2END2 INT_L_X22Y6/NR1BEG2 INT_L_X22Y7/IMUX_L4 INT_L_X22Y7/NR1END2 INT_R_X21Y5/LOGIC_OUTS14 INT_R_X21Y5/NE2BEG2 INT_R_X21Y6/NE2A2 
pips: CLBLL_R_X21Y5/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLM_L_X22Y7/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X22Y6/INT_L.NE2END2->>NR1BEG2 INT_L_X22Y7/INT_L.NR1END2->>IMUX_L4 INT_R_X21Y5/INT_R.LOGIC_OUTS14->>NE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][0][1]_i_3_n_0 - 
wires: CLBLL_R_X21Y5/CLBLL_IMUX31 CLBLL_R_X21Y5/CLBLL_LL_C5 CLBLL_R_X21Y5/CLBLL_LL_D CLBLL_R_X21Y5/CLBLL_LOGIC_OUTS15 INT_R_X21Y5/IMUX31 INT_R_X21Y5/LOGIC_OUTS15 
pips: CLBLL_R_X21Y5/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X21Y5/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_R_X21Y5/INT_R.LOGIC_OUTS15->>IMUX31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][3][1]_i_2_n_0 - 
wires: CLBLL_R_X21Y5/CLBLL_IMUX44 CLBLL_R_X21Y5/CLBLL_LL_D4 CLBLL_R_X21Y6/CLBLL_IMUX12 CLBLL_R_X21Y6/CLBLL_IMUX28 CLBLL_R_X21Y6/CLBLL_IMUX4 CLBLL_R_X21Y6/CLBLL_LL_A6 CLBLL_R_X21Y6/CLBLL_LL_B6 CLBLL_R_X21Y6/CLBLL_LL_C4 CLBLM_L_X20Y4/CLBLM_LOGIC_OUTS9 CLBLM_L_X20Y4/CLBLM_L_B INT_L_X20Y4/ER1BEG2 INT_L_X20Y4/LOGIC_OUTS_L9 INT_R_X21Y4/ER1END2 INT_R_X21Y4/NR1BEG2 INT_R_X21Y5/IMUX44 INT_R_X21Y5/NR1BEG2 INT_R_X21Y5/NR1END2 INT_R_X21Y6/IMUX12 INT_R_X21Y6/IMUX28 INT_R_X21Y6/IMUX4 INT_R_X21Y6/NR1END2 
pips: CLBLL_R_X21Y5/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_R_X21Y6/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X21Y6/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X21Y6/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLM_L_X20Y4/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X20Y4/INT_L.LOGIC_OUTS_L9->>ER1BEG2 INT_R_X21Y4/INT_R.ER1END2->>NR1BEG2 INT_R_X21Y5/INT_R.NR1END2->>IMUX44 INT_R_X21Y5/INT_R.NR1END2->>NR1BEG2 INT_R_X21Y6/INT_R.NR1END2->>IMUX12 INT_R_X21Y6/INT_R.NR1END2->>IMUX28 INT_R_X21Y6/INT_R.NR1END2->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r[iforce][0][2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][0][2]_i_2_n_0 - 
wires: CLBLL_R_X25Y7/CLBLL_ER1BEG1 CLBLL_R_X25Y7/CLBLL_LOGIC_OUTS18 CLBLL_R_X25Y7/CLBLL_L_C CLBLL_R_X25Y7/CLBLL_L_CMUX CLBLM_L_X26Y7/CLBLM_ER1BEG1 CLBLM_L_X26Y7/CLBLM_IMUX3 CLBLM_L_X26Y7/CLBLM_L_A2 INT_L_X26Y7/ER1END1 INT_L_X26Y7/IMUX_L3 INT_R_X25Y7/ER1BEG1 INT_R_X25Y7/LOGIC_OUTS18 
pips: CLBLL_R_X25Y7/CLBLL_R.CLBLL_L_C->>CLBLL_L_CMUX CLBLL_R_X25Y7/CLBLL_R.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 CLBLM_L_X26Y7/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 INT_L_X26Y7/INT_L.ER1END1->>IMUX_L3 INT_R_X25Y7/INT_R.LOGIC_OUTS18->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][0][2]_i_3_n_0 - 
wires: CLBLL_R_X25Y6/CLBLL_LOGIC_OUTS10 CLBLL_R_X25Y6/CLBLL_L_C CLBLL_R_X25Y7/CLBLL_IMUX34 CLBLL_R_X25Y7/CLBLL_L_C6 INT_R_X25Y6/LOGIC_OUTS10 INT_R_X25Y6/NL1BEG1 INT_R_X25Y7/IMUX34 INT_R_X25Y7/NL1END1 
pips: CLBLL_R_X25Y6/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLL_R_X25Y7/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 INT_R_X25Y6/INT_R.LOGIC_OUTS10->>NL1BEG1 INT_R_X25Y7/INT_R.NL1END1->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][3][2]_i_2_n_0 - 
wires: CLBLL_R_X23Y5/CLBLL_WW2END2 CLBLL_R_X23Y7/CLBLL_IMUX15 CLBLL_R_X23Y7/CLBLL_IMUX7 CLBLL_R_X23Y7/CLBLL_LL_A1 CLBLL_R_X23Y7/CLBLL_LL_B1 CLBLL_R_X25Y5/CLBLL_LOGIC_OUTS10 CLBLL_R_X25Y5/CLBLL_L_C CLBLL_R_X25Y6/CLBLL_IMUX10 CLBLL_R_X25Y6/CLBLL_IMUX34 CLBLL_R_X25Y6/CLBLL_L_A4 CLBLL_R_X25Y6/CLBLL_L_C6 CLBLM_L_X24Y5/CLBLM_WW2END2 INT_L_X24Y5/WW2A2 INT_R_X23Y5/NN2BEG3 INT_R_X23Y5/WW2END2 INT_R_X23Y6/NN2A3 INT_R_X23Y7/IMUX15 INT_R_X23Y7/IMUX7 INT_R_X23Y7/NN2END3 INT_R_X25Y5/LOGIC_OUTS10 INT_R_X25Y5/NL1BEG1 INT_R_X25Y5/WW2BEG2 INT_R_X25Y6/IMUX10 INT_R_X25Y6/IMUX34 INT_R_X25Y6/NL1END1 VBRK_X60Y6/VBRK_WW2END2 
pips: CLBLL_R_X23Y7/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X23Y7/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X25Y5/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLL_R_X25Y6/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X25Y6/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 INT_R_X23Y5/INT_R.WW2END2->>NN2BEG3 INT_R_X23Y7/INT_R.NN2END3->>IMUX15 INT_R_X23Y7/INT_R.NN2END3->>IMUX7 INT_R_X25Y5/INT_R.LOGIC_OUTS10->>NL1BEG1 INT_R_X25Y5/INT_R.LOGIC_OUTS10->>WW2BEG2 INT_R_X25Y6/INT_R.NL1END1->>IMUX10 INT_R_X25Y6/INT_R.NL1END1->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r[iforce][0][3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][0][3]_i_2_n_0 - 
wires: CLBLL_R_X25Y6/CLBLL_LL_B CLBLL_R_X25Y6/CLBLL_LOGIC_OUTS13 CLBLM_L_X24Y7/CLBLM_IMUX9 CLBLM_L_X24Y7/CLBLM_L_A5 INT_L_X24Y7/IMUX_L9 INT_L_X24Y7/NW2END1 INT_R_X25Y6/LOGIC_OUTS13 INT_R_X25Y6/NW2BEG1 INT_R_X25Y7/NW2A1 
pips: CLBLL_R_X25Y6/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLM_L_X24Y7/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X24Y7/INT_L.NW2END1->>IMUX_L9 INT_R_X25Y6/INT_R.LOGIC_OUTS13->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][0][3]_i_3_n_0 - 
wires: CLBLL_R_X25Y6/CLBLL_IMUX12 CLBLL_R_X25Y6/CLBLL_LL_B6 CLBLL_R_X25Y6/CLBLL_LL_C CLBLL_R_X25Y6/CLBLL_LOGIC_OUTS14 INT_R_X25Y6/IMUX12 INT_R_X25Y6/LOGIC_OUTS14 
pips: CLBLL_R_X25Y6/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X25Y6/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_R_X25Y6/INT_R.LOGIC_OUTS14->>IMUX12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][3][3]_i_2_n_0 - 
wires: CLBLL_R_X25Y5/CLBLL_LOGIC_OUTS11 CLBLL_R_X25Y5/CLBLL_L_D CLBLL_R_X25Y6/CLBLL_IMUX35 CLBLL_R_X25Y6/CLBLL_LL_C6 CLBLM_L_X24Y6/CLBLM_IMUX14 CLBLM_L_X24Y6/CLBLM_IMUX21 CLBLM_L_X24Y6/CLBLM_IMUX5 CLBLM_L_X24Y6/CLBLM_L_A6 CLBLM_L_X24Y6/CLBLM_L_B1 CLBLM_L_X24Y6/CLBLM_L_C4 INT_L_X24Y6/IMUX_L14 INT_L_X24Y6/IMUX_L21 INT_L_X24Y6/IMUX_L5 INT_L_X24Y6/NW2END3 INT_R_X25Y5/LOGIC_OUTS11 INT_R_X25Y5/NL1BEG2 INT_R_X25Y5/NW2BEG3 INT_R_X25Y6/IMUX35 INT_R_X25Y6/NL1END2 INT_R_X25Y6/NW2A3 
pips: CLBLL_R_X25Y5/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLL_R_X25Y6/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLM_L_X24Y6/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X24Y6/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X24Y6/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X24Y6/INT_L.NW2END3->>IMUX_L14 INT_L_X24Y6/INT_L.NW2END3->>IMUX_L21 INT_L_X24Y6/INT_L.NW2END3->>IMUX_L5 INT_R_X25Y5/INT_R.LOGIC_OUTS11->>NL1BEG2 INT_R_X25Y5/INT_R.LOGIC_OUTS11->>NW2BEG3 INT_R_X25Y6/INT_R.NL1END2->>IMUX35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r[iforce][0][4]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][0][4]_i_2_n_0 - 
wires: CLBLM_L_X24Y6/CLBLM_LOGIC_OUTS11 CLBLM_L_X24Y6/CLBLM_L_D CLBLM_L_X24Y7/CLBLM_IMUX19 CLBLM_L_X24Y7/CLBLM_L_B2 INT_L_X24Y6/LOGIC_OUTS_L11 INT_L_X24Y6/NL1BEG2 INT_L_X24Y7/IMUX_L19 INT_L_X24Y7/NL1END2 
pips: CLBLM_L_X24Y6/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 CLBLM_L_X24Y7/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 INT_L_X24Y6/INT_L.LOGIC_OUTS_L11->>NL1BEG2 INT_L_X24Y7/INT_L.NL1END2->>IMUX_L19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][0][4]_i_3_n_0 - 
wires: CLBLM_L_X24Y6/CLBLM_IMUX39 CLBLM_L_X24Y6/CLBLM_LOGIC_OUTS15 CLBLM_L_X24Y6/CLBLM_L_D3 CLBLM_L_X24Y6/CLBLM_M_D INT_L_X24Y6/IMUX_L39 INT_L_X24Y6/LOGIC_OUTS_L15 
pips: CLBLM_L_X24Y6/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X24Y6/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X24Y6/INT_L.LOGIC_OUTS_L15->>IMUX_L39 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][3][4]_i_2_n_0 - 
wires: CLBLM_L_X24Y5/CLBLM_LOGIC_OUTS14 CLBLM_L_X24Y5/CLBLM_M_C CLBLM_L_X24Y6/CLBLM_IMUX12 CLBLM_L_X24Y6/CLBLM_IMUX28 CLBLM_L_X24Y6/CLBLM_IMUX4 CLBLM_L_X24Y6/CLBLM_IMUX44 CLBLM_L_X24Y6/CLBLM_M_A6 CLBLM_L_X24Y6/CLBLM_M_B6 CLBLM_L_X24Y6/CLBLM_M_C4 CLBLM_L_X24Y6/CLBLM_M_D4 INT_L_X24Y5/LOGIC_OUTS_L14 INT_L_X24Y5/NR1BEG2 INT_L_X24Y6/IMUX_L12 INT_L_X24Y6/IMUX_L28 INT_L_X24Y6/IMUX_L4 INT_L_X24Y6/IMUX_L44 INT_L_X24Y6/NR1END2 
pips: CLBLM_L_X24Y5/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_L_X24Y6/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X24Y6/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X24Y6/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X24Y6/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X24Y5/INT_L.LOGIC_OUTS_L14->>NR1BEG2 INT_L_X24Y6/INT_L.NR1END2->>IMUX_L12 INT_L_X24Y6/INT_L.NR1END2->>IMUX_L28 INT_L_X24Y6/INT_L.NR1END2->>IMUX_L4 INT_L_X24Y6/INT_L.NR1END2->>IMUX_L44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r[iforce][0][5]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][0][5]_i_2_n_0 - 
wires: CLBLL_R_X21Y7/CLBLL_EE2A2 CLBLM_L_X20Y7/CLBLM_LOGIC_OUTS14 CLBLM_L_X20Y7/CLBLM_M_C CLBLM_L_X22Y7/CLBLM_EE2A2 CLBLM_L_X22Y7/CLBLM_IMUX27 CLBLM_L_X22Y7/CLBLM_M_B4 INT_L_X20Y7/EE2BEG2 INT_L_X20Y7/LOGIC_OUTS_L14 INT_L_X22Y7/EE2END2 INT_L_X22Y7/FAN_ALT5 INT_L_X22Y7/FAN_BOUNCE5 INT_L_X22Y7/IMUX_L27 INT_R_X21Y7/EE2A2 
pips: CLBLM_L_X20Y7/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_L_X22Y7/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 INT_L_X20Y7/INT_L.LOGIC_OUTS_L14->>EE2BEG2 INT_L_X22Y7/INT_L.EE2END2->>FAN_ALT5 INT_L_X22Y7/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X22Y7/INT_L.FAN_BOUNCE5->>IMUX_L27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][0][5]_i_3_n_0 - 
wires: CLBLM_L_X20Y7/CLBLM_IMUX31 CLBLM_L_X20Y7/CLBLM_LOGIC_OUTS15 CLBLM_L_X20Y7/CLBLM_M_C5 CLBLM_L_X20Y7/CLBLM_M_D INT_L_X20Y7/IMUX_L31 INT_L_X20Y7/LOGIC_OUTS_L15 
pips: CLBLM_L_X20Y7/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X20Y7/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X20Y7/INT_L.LOGIC_OUTS_L15->>IMUX_L31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][3][5]_i_2_n_0 - 
wires: CLBLL_R_X17Y7/CLBLL_EE2BEG1 CLBLL_R_X17Y7/CLBLL_LOGIC_OUTS9 CLBLL_R_X17Y7/CLBLL_L_B CLBLL_R_X19Y7/CLBLL_EL1BEG0 CLBLL_R_X19Y7/CLBLL_ER1BEG2 CLBLL_R_X19Y7/CLBLL_IMUX9 CLBLL_R_X19Y7/CLBLL_L_A5 CLBLM_L_X20Y7/CLBLM_EL1BEG0 CLBLM_L_X20Y7/CLBLM_ER1BEG2 CLBLM_L_X20Y7/CLBLM_IMUX24 CLBLM_L_X20Y7/CLBLM_IMUX44 CLBLM_L_X20Y7/CLBLM_IMUX8 CLBLM_L_X20Y7/CLBLM_M_A5 CLBLM_L_X20Y7/CLBLM_M_B5 CLBLM_L_X20Y7/CLBLM_M_D4 INT_INTERFACE_L_X18Y7/INT_INTERFACE_EE2BEG1 INT_L_X18Y7/EE2A1 INT_L_X20Y6/EL1END_S3_0 INT_L_X20Y7/EL1END0 INT_L_X20Y7/ER1END2 INT_L_X20Y7/IMUX_L24 INT_L_X20Y7/IMUX_L44 INT_L_X20Y7/IMUX_L8 INT_R_X17Y7/EE2BEG1 INT_R_X17Y7/LOGIC_OUTS9 INT_R_X19Y6/FAN_BOUNCE_S3_6 INT_R_X19Y7/EE2END1 INT_R_X19Y7/EL1BEG0 INT_R_X19Y7/ER1BEG2 INT_R_X19Y7/FAN_ALT6 INT_R_X19Y7/FAN_BOUNCE6 INT_R_X19Y7/IMUX9 VFRAME_X47Y8/VFRAME_EE2BEG1 
pips: CLBLL_R_X17Y7/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLL_R_X19Y7/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLM_L_X20Y7/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X20Y7/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X20Y7/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X20Y7/INT_L.EL1END0->>IMUX_L24 INT_L_X20Y7/INT_L.EL1END0->>IMUX_L8 INT_L_X20Y7/INT_L.ER1END2->>IMUX_L44 INT_R_X17Y7/INT_R.LOGIC_OUTS9->>EE2BEG1 INT_R_X19Y7/INT_R.EE2END1->>EL1BEG0 INT_R_X19Y7/INT_R.EE2END1->>ER1BEG2 INT_R_X19Y7/INT_R.EE2END1->>FAN_ALT6 INT_R_X19Y7/INT_R.FAN_ALT6->>FAN_BOUNCE6 INT_R_X19Y7/INT_R.FAN_BOUNCE6->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r[iforce][0][6]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][0][6]_i_2_n_0 - 
wires: CLBLL_R_X21Y10/CLBLL_ER1BEG2 CLBLL_R_X21Y10/CLBLL_LOGIC_OUTS9 CLBLL_R_X21Y10/CLBLL_L_B CLBLM_L_X22Y10/CLBLM_ER1BEG2 CLBLM_L_X22Y10/CLBLM_IMUX11 CLBLM_L_X22Y10/CLBLM_M_A4 INT_L_X22Y10/ER1END2 INT_L_X22Y10/FAN_ALT5 INT_L_X22Y10/FAN_BOUNCE5 INT_L_X22Y10/IMUX_L11 INT_R_X21Y10/ER1BEG2 INT_R_X21Y10/LOGIC_OUTS9 
pips: CLBLL_R_X21Y10/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLM_L_X22Y10/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 INT_L_X22Y10/INT_L.ER1END2->>FAN_ALT5 INT_L_X22Y10/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X22Y10/INT_L.FAN_BOUNCE5->>IMUX_L11 INT_R_X21Y10/INT_R.LOGIC_OUTS9->>ER1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][0][6]_i_3_n_0 - 
wires: CLBLL_R_X21Y10/CLBLL_IMUX16 CLBLL_R_X21Y10/CLBLL_LL_C CLBLL_R_X21Y10/CLBLL_LL_CMUX CLBLL_R_X21Y10/CLBLL_LOGIC_OUTS22 CLBLL_R_X21Y10/CLBLL_L_B3 INT_R_X21Y10/IMUX16 INT_R_X21Y10/LOGIC_OUTS22 
pips: CLBLL_R_X21Y10/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X21Y10/CLBLL_R.CLBLL_LL_C->>CLBLL_LL_CMUX CLBLL_R_X21Y10/CLBLL_R.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 INT_R_X21Y10/INT_R.LOGIC_OUTS22->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][3][6]_i_2_n_0 - 
wires: CLBLL_R_X17Y11/CLBLL_EE2BEG1 CLBLL_R_X17Y11/CLBLL_LOGIC_OUTS9 CLBLL_R_X17Y11/CLBLL_L_B CLBLL_R_X19Y11/CLBLL_EL1BEG0 CLBLL_R_X21Y10/CLBLL_IMUX29 CLBLL_R_X21Y10/CLBLL_LL_C2 CLBLL_R_X21Y11/CLBLL_IMUX31 CLBLL_R_X21Y11/CLBLL_IMUX7 CLBLL_R_X21Y11/CLBLL_LL_A1 CLBLL_R_X21Y11/CLBLL_LL_C5 CLBLL_R_X21Y12/CLBLL_IMUX8 CLBLL_R_X21Y12/CLBLL_LL_A5 CLBLM_L_X20Y11/CLBLM_EL1BEG0 INT_INTERFACE_L_X18Y11/INT_INTERFACE_EE2BEG1 INT_L_X18Y11/EE2A1 INT_L_X20Y10/EL1BEG3 INT_L_X20Y10/EL1END_S3_0 INT_L_X20Y11/EL1BEG_N3 INT_L_X20Y11/EL1END0 INT_L_X20Y11/NE2BEG0 INT_L_X20Y12/NE2A0 INT_R_X17Y11/EE2BEG1 INT_R_X17Y11/LOGIC_OUTS9 INT_R_X19Y11/EE2END1 INT_R_X19Y11/EL1BEG0 INT_R_X21Y10/EL1END3 INT_R_X21Y10/IMUX29 INT_R_X21Y10/NR1BEG3 INT_R_X21Y11/IMUX31 INT_R_X21Y11/IMUX7 INT_R_X21Y11/NE2END_S3_0 INT_R_X21Y11/NR1END3 INT_R_X21Y12/IMUX8 INT_R_X21Y12/NE2END0 VFRAME_X47Y12/VFRAME_EE2BEG1 
pips: CLBLL_R_X17Y11/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLL_R_X21Y10/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X21Y11/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X21Y11/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X21Y12/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 INT_L_X20Y11/INT_L.EL1END0->>EL1BEG_N3 INT_L_X20Y11/INT_L.EL1END0->>NE2BEG0 INT_R_X17Y11/INT_R.LOGIC_OUTS9->>EE2BEG1 INT_R_X19Y11/INT_R.EE2END1->>EL1BEG0 INT_R_X21Y10/INT_R.EL1END3->>IMUX29 INT_R_X21Y10/INT_R.EL1END3->>NR1BEG3 INT_R_X21Y11/INT_R.NE2END_S3_0->>IMUX31 INT_R_X21Y11/INT_R.NR1END3->>IMUX7 INT_R_X21Y12/INT_R.NE2END0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r[iforce][0][7]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][0][7]_i_2_n_0 - 
wires: CLBLL_R_X21Y10/CLBLL_ER1BEG3 CLBLL_R_X21Y10/CLBLL_LOGIC_OUTS10 CLBLL_R_X21Y10/CLBLL_L_C CLBLM_L_X22Y10/CLBLM_ER1BEG3 CLBLM_L_X22Y10/CLBLM_IMUX15 CLBLM_L_X22Y10/CLBLM_M_B1 INT_L_X22Y10/ER1END3 INT_L_X22Y10/IMUX_L15 INT_L_X22Y11/ER1END_N3_3 INT_R_X21Y10/ER1BEG3 INT_R_X21Y10/LOGIC_OUTS10 
pips: CLBLL_R_X21Y10/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLM_L_X22Y10/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 INT_L_X22Y10/INT_L.ER1END3->>IMUX_L15 INT_R_X21Y10/INT_R.LOGIC_OUTS10->>ER1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][0][7]_i_3_n_0 - 
wires: CLBLL_R_X21Y10/CLBLL_IMUX23 CLBLL_R_X21Y10/CLBLL_L_C3 CLBLL_R_X21Y12/CLBLL_NW4A3 CLBLM_L_X22Y12/CLBLM_LOGIC_OUTS21 CLBLM_L_X22Y12/CLBLM_M_B CLBLM_L_X22Y12/CLBLM_M_BMUX CLBLM_L_X22Y12/CLBLM_NW4A3 INT_L_X20Y10/ER1BEG3 INT_L_X20Y10/SS6END2 INT_L_X20Y11/SS6E2 INT_L_X20Y12/SS6D2 INT_L_X20Y13/SS6C2 INT_L_X20Y14/SS6B2 INT_L_X20Y15/SS6A2 INT_L_X20Y16/NW6END3 INT_L_X20Y16/SS6BEG2 INT_L_X22Y12/LOGIC_OUTS_L21 INT_L_X22Y12/NW6BEG3 INT_R_X21Y10/ER1END3 INT_R_X21Y10/IMUX23 INT_R_X21Y11/ER1END_N3_3 INT_R_X21Y12/NW6A3 INT_R_X21Y13/NW6B3 INT_R_X21Y14/NW6C3 INT_R_X21Y15/NW6D3 INT_R_X21Y16/NW6E3 
pips: CLBLL_R_X21Y10/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLM_L_X22Y12/CLBLM_L.CLBLM_M_B->>CLBLM_M_BMUX CLBLM_L_X22Y12/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X20Y10/INT_L.SS6END2->>ER1BEG3 INT_L_X20Y16/INT_L.NW6END3->>SS6BEG2 INT_L_X22Y12/INT_L.LOGIC_OUTS_L21->>NW6BEG3 INT_R_X21Y10/INT_R.ER1END3->>IMUX23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][3][7]_i_2_n_0 - 
wires: CLBLM_L_X22Y12/CLBLM_IMUX15 CLBLM_L_X22Y12/CLBLM_IMUX7 CLBLM_L_X22Y12/CLBLM_M_A1 CLBLM_L_X22Y12/CLBLM_M_B1 CLBLM_L_X22Y13/CLBLM_IMUX8 CLBLM_L_X22Y13/CLBLM_M_A5 CLBLM_L_X22Y14/CLBLM_IMUX7 CLBLM_L_X22Y14/CLBLM_LOGIC_OUTS15 CLBLM_L_X22Y14/CLBLM_M_A1 CLBLM_L_X22Y14/CLBLM_M_D INT_L_X22Y12/IMUX_L15 INT_L_X22Y12/IMUX_L7 INT_L_X22Y12/SS2END3 INT_L_X22Y13/IMUX_L8 INT_L_X22Y13/SS2A3 INT_L_X22Y13/SS2END_N0_3 INT_L_X22Y14/IMUX_L7 INT_L_X22Y14/LOGIC_OUTS_L15 INT_L_X22Y14/SS2BEG3 
pips: CLBLM_L_X22Y12/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X22Y12/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X22Y13/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X22Y14/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X22Y14/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X22Y12/INT_L.SS2END3->>IMUX_L15 INT_L_X22Y12/INT_L.SS2END3->>IMUX_L7 INT_L_X22Y13/INT_L.SS2END_N0_3->>IMUX_L8 INT_L_X22Y14/INT_L.LOGIC_OUTS_L15->>IMUX_L7 INT_L_X22Y14/INT_L.LOGIC_OUTS_L15->>SS2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r[iforce][0][8]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][0][8]_i_2_n_0 - 
wires: CLBLL_R_X21Y10/CLBLL_SE2A2 CLBLL_R_X21Y11/CLBLL_SW2A2 CLBLM_L_X22Y10/CLBLM_IMUX28 CLBLM_L_X22Y10/CLBLM_M_C4 CLBLM_L_X22Y10/CLBLM_SE2A2 CLBLM_L_X22Y11/CLBLM_SW2A2 CLBLM_L_X22Y12/CLBLM_LOGIC_OUTS14 CLBLM_L_X22Y12/CLBLM_M_C INT_L_X22Y10/IMUX_L28 INT_L_X22Y10/SE2END2 INT_L_X22Y11/SW2A2 INT_L_X22Y12/LOGIC_OUTS_L14 INT_L_X22Y12/SW2BEG2 INT_R_X21Y10/SE2A2 INT_R_X21Y11/SE2BEG2 INT_R_X21Y11/SW2END2 
pips: CLBLM_L_X22Y10/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X22Y12/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X22Y10/INT_L.SE2END2->>IMUX_L28 INT_L_X22Y12/INT_L.LOGIC_OUTS_L14->>SW2BEG2 INT_R_X21Y11/INT_R.SW2END2->>SE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][0][8]_i_3_n_0 - 
wires: CLBLM_L_X22Y12/CLBLM_IMUX31 CLBLM_L_X22Y12/CLBLM_LOGIC_OUTS15 CLBLM_L_X22Y12/CLBLM_M_C5 CLBLM_L_X22Y12/CLBLM_M_D INT_L_X22Y12/IMUX_L31 INT_L_X22Y12/LOGIC_OUTS_L15 
pips: CLBLM_L_X22Y12/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X22Y12/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X22Y12/INT_L.LOGIC_OUTS_L15->>IMUX_L31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][3][8]_i_2_n_0 - 
wires: CLBLL_R_X21Y12/CLBLL_EL1BEG3 CLBLM_L_X20Y12/CLBLM_LOGIC_OUTS15 CLBLM_L_X20Y12/CLBLM_M_D CLBLM_L_X22Y10/CLBLM_IMUX14 CLBLM_L_X22Y10/CLBLM_L_B1 CLBLM_L_X22Y11/CLBLM_IMUX6 CLBLM_L_X22Y11/CLBLM_L_A1 CLBLM_L_X22Y12/CLBLM_EL1BEG3 CLBLM_L_X22Y12/CLBLM_IMUX45 CLBLM_L_X22Y12/CLBLM_IMUX6 CLBLM_L_X22Y12/CLBLM_L_A1 CLBLM_L_X22Y12/CLBLM_M_D2 INT_L_X20Y12/ER1BEG_S0 INT_L_X20Y12/LOGIC_OUTS_L15 INT_L_X20Y13/ER1BEG0 INT_L_X22Y10/IMUX_L14 INT_L_X22Y10/SL1END3 INT_L_X22Y11/IMUX_L6 INT_L_X22Y11/SL1BEG3 INT_L_X22Y11/SL1END3 INT_L_X22Y12/EL1END3 INT_L_X22Y12/IMUX_L45 INT_L_X22Y12/IMUX_L6 INT_L_X22Y12/SL1BEG3 INT_R_X21Y12/EL1BEG3 INT_R_X21Y13/EL1BEG_N3 INT_R_X21Y13/ER1END0 
pips: CLBLM_L_X20Y12/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 CLBLM_L_X22Y10/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X22Y11/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X22Y12/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X22Y12/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X20Y12/INT_L.LOGIC_OUTS_L15->>ER1BEG_S0 INT_L_X22Y10/INT_L.SL1END3->>IMUX_L14 INT_L_X22Y11/INT_L.SL1END3->>IMUX_L6 INT_L_X22Y11/INT_L.SL1END3->>SL1BEG3 INT_L_X22Y12/INT_L.EL1END3->>IMUX_L45 INT_L_X22Y12/INT_L.EL1END3->>IMUX_L6 INT_L_X22Y12/INT_L.EL1END3->>SL1BEG3 INT_R_X21Y13/INT_R.ER1END0->>EL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r[iforce][0][9]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][0][9]_i_2_n_0 - 
wires: CLBLL_R_X21Y11/CLBLL_EE4A2 CLBLL_R_X23Y10/CLBLL_WW2A2 CLBLL_R_X23Y11/CLBLL_EE4C2 CLBLM_L_X20Y11/CLBLM_LOGIC_OUTS14 CLBLM_L_X20Y11/CLBLM_M_C CLBLM_L_X22Y10/CLBLM_IMUX38 CLBLM_L_X22Y10/CLBLM_M_D3 CLBLM_L_X22Y11/CLBLM_EE4A2 CLBLM_L_X24Y10/CLBLM_WW2A2 CLBLM_L_X24Y11/CLBLM_EE4C2 INT_L_X20Y11/EE4BEG2 INT_L_X20Y11/LOGIC_OUTS_L14 INT_L_X22Y10/IMUX_L38 INT_L_X22Y10/WW2END2 INT_L_X22Y11/EE4B2 INT_L_X24Y10/SL1END2 INT_L_X24Y10/WW2BEG2 INT_L_X24Y11/EE4END2 INT_L_X24Y11/SL1BEG2 INT_R_X21Y11/EE4A2 INT_R_X23Y10/WW2A2 INT_R_X23Y11/EE4C2 VBRK_X60Y11/VBRK_WW2A2 VBRK_X60Y12/VBRK_EE4C2 
pips: CLBLM_L_X20Y11/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_L_X22Y10/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X20Y11/INT_L.LOGIC_OUTS_L14->>EE4BEG2 INT_L_X22Y10/INT_L.WW2END2->>IMUX_L38 INT_L_X24Y10/INT_L.SL1END2->>WW2BEG2 INT_L_X24Y11/INT_L.EE4END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][0][9]_i_3_n_0 - 
wires: CLBLM_L_X20Y11/CLBLM_IMUX35 CLBLM_L_X20Y11/CLBLM_LOGIC_OUTS23 CLBLM_L_X20Y11/CLBLM_M_C6 CLBLM_L_X20Y11/CLBLM_M_D CLBLM_L_X20Y11/CLBLM_M_DMUX INT_L_X20Y11/IMUX_L35 INT_L_X20Y11/LOGIC_OUTS_L23 
pips: CLBLM_L_X20Y11/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X20Y11/CLBLM_L.CLBLM_M_D->>CLBLM_M_DMUX CLBLM_L_X20Y11/CLBLM_L.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_L_X20Y11/INT_L.LOGIC_OUTS_L23->>IMUX_L35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][3][9]_i_2_n_0 - 
wires: CLBLL_R_X17Y10/CLBLL_LOGIC_OUTS9 CLBLL_R_X17Y10/CLBLL_L_B CLBLL_R_X17Y11/CLBLL_NE2A1 CLBLL_R_X19Y11/CLBLL_EE2A1 CLBLL_R_X21Y11/CLBLL_IMUX24 CLBLL_R_X21Y11/CLBLL_LL_B5 CLBLM_L_X20Y11/CLBLM_EE2A1 CLBLM_L_X20Y11/CLBLM_IMUX4 CLBLM_L_X20Y11/CLBLM_IMUX44 CLBLM_L_X20Y11/CLBLM_M_A6 CLBLM_L_X20Y11/CLBLM_M_D4 CLBLM_L_X20Y14/CLBLM_IMUX2 CLBLM_L_X20Y14/CLBLM_M_A2 INT_INTERFACE_L_X18Y11/INT_INTERFACE_NE2A1 INT_L_X18Y11/EE2BEG1 INT_L_X18Y11/NE2END1 INT_L_X20Y11/BYP_ALT4 INT_L_X20Y11/BYP_BOUNCE4 INT_L_X20Y11/EE2END1 INT_L_X20Y11/EL1BEG0 INT_L_X20Y11/IMUX_L4 INT_L_X20Y11/IMUX_L44 INT_L_X20Y11/NR1BEG1 INT_L_X20Y12/NN2BEG1 INT_L_X20Y12/NR1END1 INT_L_X20Y13/NN2A1 INT_L_X20Y14/IMUX_L2 INT_L_X20Y14/NN2END1 INT_R_X17Y10/LOGIC_OUTS9 INT_R_X17Y10/NE2BEG1 INT_R_X17Y11/NE2A1 INT_R_X19Y11/EE2A1 INT_R_X21Y10/EL1END_S3_0 INT_R_X21Y11/EL1END0 INT_R_X21Y11/IMUX24 VFRAME_X47Y12/VFRAME_NE2A1 
pips: CLBLL_R_X17Y10/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLL_R_X21Y11/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLM_L_X20Y11/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X20Y11/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X20Y14/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X18Y11/INT_L.NE2END1->>EE2BEG1 INT_L_X20Y11/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X20Y11/INT_L.BYP_BOUNCE4->>IMUX_L4 INT_L_X20Y11/INT_L.BYP_BOUNCE4->>IMUX_L44 INT_L_X20Y11/INT_L.EE2END1->>BYP_ALT4 INT_L_X20Y11/INT_L.EE2END1->>EL1BEG0 INT_L_X20Y11/INT_L.EE2END1->>NR1BEG1 INT_L_X20Y12/INT_L.NR1END1->>NN2BEG1 INT_L_X20Y14/INT_L.NN2END1->>IMUX_L2 INT_R_X17Y10/INT_R.LOGIC_OUTS9->>NE2BEG1 INT_R_X21Y11/INT_R.EL1END0->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r[iforce][1][10]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][1][15]_i_2_n_0 - 
wires: CLBLL_R_X19Y14/CLBLL_NE2A2 CLBLL_R_X19Y7/CLBLL_IMUX3 CLBLL_R_X19Y7/CLBLL_L_A2 CLBLL_R_X19Y7/CLBLL_NW2A2 CLBLL_R_X21Y12/CLBLL_IMUX11 CLBLL_R_X21Y12/CLBLL_LL_A4 CLBLL_R_X21Y12/CLBLL_WL1END1 CLBLL_R_X21Y14/CLBLL_EE2A2 CLBLL_R_X21Y6/CLBLL_IMUX2 CLBLL_R_X21Y6/CLBLL_LL_A2 CLBLL_R_X21Y6/CLBLL_WL1END0 CLBLL_R_X23Y12/CLBLL_IMUX10 CLBLL_R_X23Y12/CLBLL_L_A4 CLBLL_R_X23Y13/CLBLL_NE2A0 CLBLL_R_X23Y6/CLBLL_WR1END3 CLBLL_R_X25Y12/CLBLL_IMUX24 CLBLL_R_X25Y12/CLBLL_IMUX8 CLBLL_R_X25Y12/CLBLL_LL_A5 CLBLL_R_X25Y12/CLBLL_LL_B5 CLBLL_R_X25Y6/CLBLL_IMUX6 CLBLL_R_X25Y6/CLBLL_L_A1 CLBLL_R_X25Y6/CLBLL_SW2A2 CLBLL_R_X27Y10/CLBLL_IMUX8 CLBLL_R_X27Y10/CLBLL_LL_A5 CLBLL_R_X27Y10/CLBLL_WR1END0 CLBLL_R_X27Y9/CLBLL_IMUX6 CLBLL_R_X27Y9/CLBLL_L_A1 CLBLL_R_X27Y9/CLBLL_NE2A3 CLBLM_L_X20Y14/CLBLM_IMUX4 CLBLM_L_X20Y14/CLBLM_M_A6 CLBLM_L_X20Y14/CLBLM_NE2A2 CLBLM_L_X20Y7/CLBLM_NW2A2 CLBLM_L_X22Y12/CLBLM_IMUX5 CLBLM_L_X22Y12/CLBLM_L_A6 CLBLM_L_X22Y12/CLBLM_WL1END1 CLBLM_L_X22Y14/CLBLM_EE2A2 CLBLM_L_X22Y14/CLBLM_IMUX8 CLBLM_L_X22Y14/CLBLM_M_A5 CLBLM_L_X22Y6/CLBLM_WL1END0 CLBLM_L_X24Y13/CLBLM_NE2A0 CLBLM_L_X24Y6/CLBLM_IMUX11 CLBLM_L_X24Y6/CLBLM_IMUX3 CLBLM_L_X24Y6/CLBLM_L_A2 CLBLM_L_X24Y6/CLBLM_M_A4 CLBLM_L_X24Y6/CLBLM_WR1END3 CLBLM_L_X26Y10/CLBLM_IMUX8 CLBLM_L_X26Y10/CLBLM_M_A5 CLBLM_L_X26Y6/CLBLM_SW2A2 CLBLM_L_X26Y8/CLBLM_LOGIC_OUTS20 CLBLM_L_X26Y8/CLBLM_M_AMUX CLBLM_L_X28Y10/CLBLM_WR1END0 CLBLM_L_X28Y9/CLBLM_NE2A3 INT_L_X20Y14/EE2BEG2 INT_L_X20Y14/IMUX_L4 INT_L_X20Y14/NE2END2 INT_L_X20Y6/NW2BEG2 INT_L_X20Y6/WR1END2 INT_L_X20Y7/NW2A2 INT_L_X22Y11/ER1BEG_S0 INT_L_X22Y11/SR1END3 INT_L_X22Y12/ER1BEG0 INT_L_X22Y12/IMUX_L5 INT_L_X22Y12/SR1BEG3 INT_L_X22Y12/SR1END_N3_3 INT_L_X22Y12/SS2END2 INT_L_X22Y12/WL1BEG1 INT_L_X22Y13/SS2A2 INT_L_X22Y14/EE2END2 INT_L_X22Y14/FAN_ALT7 INT_L_X22Y14/FAN_BOUNCE7 INT_L_X22Y14/IMUX_L8 INT_L_X22Y14/SS2BEG2 INT_L_X22Y6/WL1BEG0 INT_L_X22Y6/WL1END1 INT_L_X24Y12/NE2END_S3_0 INT_L_X24Y12/SE2A0 INT_L_X24Y13/NE2END0 INT_L_X24Y13/SE2BEG0 INT_L_X24Y6/IMUX_L11 INT_L_X24Y6/IMUX_L3 INT_L_X24Y6/WL1END1 INT_L_X24Y6/WR1BEG3 INT_L_X26Y10/IMUX_L8 INT_L_X26Y10/WR1END0 INT_L_X26Y6/SW2A2 INT_L_X26Y7/SL1END2 INT_L_X26Y7/SW2BEG2 INT_L_X26Y8/ER1BEG3 INT_L_X26Y8/LOGIC_OUTS_L20 INT_L_X26Y8/SL1BEG2 INT_L_X26Y9/WR1END_S1_0 INT_L_X28Y10/WR1BEG0 INT_L_X28Y9/NE2END3 INT_L_X28Y9/WR1BEG_S0 INT_R_X19Y10/NN6C2 INT_R_X19Y11/NN6D2 INT_R_X19Y12/NN6E2 INT_R_X19Y13/NE2BEG2 INT_R_X19Y13/NN6END2 INT_R_X19Y14/NE2A2 INT_R_X19Y7/IMUX3 INT_R_X19Y7/NN6BEG2 INT_R_X19Y7/NW2END2 INT_R_X19Y8/NN6A2 INT_R_X19Y9/NN6B2 INT_R_X21Y12/IMUX11 INT_R_X21Y12/WL1END1 INT_R_X21Y14/EE2A2 INT_R_X21Y6/IMUX2 INT_R_X21Y6/WL1END0 INT_R_X21Y6/WR1BEG2 INT_R_X23Y12/ER1END0 INT_R_X23Y12/IMUX10 INT_R_X23Y12/NE2BEG0 INT_R_X23Y13/NE2A0 INT_R_X23Y6/WL1BEG1 INT_R_X23Y6/WR1END3 INT_R_X25Y12/IMUX24 INT_R_X25Y12/IMUX8 INT_R_X25Y12/SE2END0 INT_R_X25Y6/IMUX6 INT_R_X25Y6/SW2END2 INT_R_X25Y6/WL1BEG1 INT_R_X27Y10/IMUX8 INT_R_X27Y10/WR1BEG0 INT_R_X27Y10/WR1END0 INT_R_X27Y8/ER1END3 INT_R_X27Y8/NE2BEG3 INT_R_X27Y8/NR1BEG3 INT_R_X27Y9/ER1END_N3_3 INT_R_X27Y9/IMUX6 INT_R_X27Y9/NE2A3 INT_R_X27Y9/NR1END3 INT_R_X27Y9/WR1BEG_S0 INT_R_X27Y9/WR1END_S1_0 VBRK_X60Y14/VBRK_NE2A0 VBRK_X60Y7/VBRK_WR1END3 
pips: CLBLL_R_X19Y7/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X21Y12/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X21Y6/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X23Y12/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X25Y12/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X25Y12/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X25Y6/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X27Y10/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X27Y9/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLM_L_X20Y14/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X22Y12/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X22Y14/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X24Y6/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X24Y6/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X26Y10/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X26Y8/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X20Y14/INT_L.NE2END2->>EE2BEG2 INT_L_X20Y14/INT_L.NE2END2->>IMUX_L4 INT_L_X20Y6/INT_L.WR1END2->>NW2BEG2 INT_L_X22Y11/INT_L.SR1END3->>ER1BEG_S0 INT_L_X22Y12/INT_L.SS2END2->>IMUX_L5 INT_L_X22Y12/INT_L.SS2END2->>SR1BEG3 INT_L_X22Y12/INT_L.SS2END2->>WL1BEG1 INT_L_X22Y14/INT_L.EE2END2->>FAN_ALT7 INT_L_X22Y14/INT_L.EE2END2->>SS2BEG2 INT_L_X22Y14/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X22Y14/INT_L.FAN_BOUNCE7->>IMUX_L8 INT_L_X22Y6/INT_L.WL1END1->>WL1BEG0 INT_L_X24Y13/INT_L.NE2END0->>SE2BEG0 INT_L_X24Y6/INT_L.WL1END1->>IMUX_L11 INT_L_X24Y6/INT_L.WL1END1->>IMUX_L3 INT_L_X24Y6/INT_L.WL1END1->>WR1BEG3 INT_L_X26Y10/INT_L.WR1END0->>IMUX_L8 INT_L_X26Y7/INT_L.SL1END2->>SW2BEG2 INT_L_X26Y8/INT_L.LOGIC_OUTS_L20->>ER1BEG3 INT_L_X26Y8/INT_L.LOGIC_OUTS_L20->>SL1BEG2 INT_L_X28Y9/INT_L.NE2END3->>WR1BEG_S0 INT_R_X19Y13/INT_R.NN6END2->>NE2BEG2 INT_R_X19Y7/INT_R.NW2END2->>IMUX3 INT_R_X19Y7/INT_R.NW2END2->>NN6BEG2 INT_R_X21Y12/INT_R.WL1END1->>IMUX11 INT_R_X21Y6/INT_R.WL1END0->>IMUX2 INT_R_X21Y6/INT_R.WL1END0->>WR1BEG2 INT_R_X23Y12/INT_R.ER1END0->>IMUX10 INT_R_X23Y12/INT_R.ER1END0->>NE2BEG0 INT_R_X23Y6/INT_R.WR1END3->>WL1BEG1 INT_R_X25Y12/INT_R.SE2END0->>IMUX24 INT_R_X25Y12/INT_R.SE2END0->>IMUX8 INT_R_X25Y6/INT_R.SW2END2->>IMUX6 INT_R_X25Y6/INT_R.SW2END2->>WL1BEG1 INT_R_X27Y10/INT_R.WR1END0->>IMUX8 INT_R_X27Y8/INT_R.ER1END3->>NE2BEG3 INT_R_X27Y8/INT_R.ER1END3->>NR1BEG3 INT_R_X27Y9/INT_R.NR1END3->>IMUX6 INT_R_X27Y9/INT_R.NR1END3->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 16, 

r[iforce][1][10]_i_2_n_0 - 
wires: CLBLL_R_X25Y16/CLBLL_LL_AMUX CLBLL_R_X25Y16/CLBLL_LOGIC_OUTS20 CLBLL_R_X25Y8/CLBLL_ER1BEG3 CLBLL_R_X27Y9/CLBLL_IMUX3 CLBLL_R_X27Y9/CLBLL_L_A2 CLBLM_L_X26Y8/CLBLM_ER1BEG3 CLBLM_L_X26Y9/CLBLM_IMUX6 CLBLM_L_X26Y9/CLBLM_L_A1 INT_L_X26Y8/ER1BEG_S0 INT_L_X26Y8/ER1END3 INT_L_X26Y8/NR1BEG3 INT_L_X26Y9/ER1BEG0 INT_L_X26Y9/ER1END_N3_3 INT_L_X26Y9/IMUX_L6 INT_L_X26Y9/NR1END3 INT_R_X25Y10/SS6D2 INT_R_X25Y11/SS6C2 INT_R_X25Y12/SS6B2 INT_R_X25Y13/SS6A2 INT_R_X25Y14/SS2END2 INT_R_X25Y14/SS6BEG2 INT_R_X25Y15/SS2A2 INT_R_X25Y16/LOGIC_OUTS20 INT_R_X25Y16/SS2BEG2 INT_R_X25Y8/ER1BEG3 INT_R_X25Y8/SS6END2 INT_R_X25Y9/SS6E2 INT_R_X27Y9/BYP_ALT1 INT_R_X27Y9/BYP_BOUNCE1 INT_R_X27Y9/ER1END0 INT_R_X27Y9/IMUX3 
pips: CLBLL_R_X25Y16/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLL_R_X27Y9/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLM_L_X26Y9/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X26Y8/INT_L.ER1END3->>ER1BEG_S0 INT_L_X26Y8/INT_L.ER1END3->>NR1BEG3 INT_L_X26Y9/INT_L.NR1END3->>IMUX_L6 INT_R_X25Y14/INT_R.SS2END2->>SS6BEG2 INT_R_X25Y16/INT_R.LOGIC_OUTS20->>SS2BEG2 INT_R_X25Y8/INT_R.SS6END2->>ER1BEG3 INT_R_X27Y9/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X27Y9/INT_R.BYP_BOUNCE1->>IMUX3 INT_R_X27Y9/INT_R.ER1END0->>BYP_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[iforce][1][11]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][1][11]_i_2_n_0 - 
wires: CLBLL_R_X23Y12/CLBLL_IMUX5 CLBLL_R_X23Y12/CLBLL_IMUX7 CLBLL_R_X23Y12/CLBLL_LL_A1 CLBLL_R_X23Y12/CLBLL_L_A6 CLBLL_R_X23Y13/CLBLL_SW4END2 CLBLL_R_X25Y17/CLBLL_LL_AMUX CLBLL_R_X25Y17/CLBLL_LOGIC_OUTS20 CLBLM_L_X24Y13/CLBLM_SW4END2 INT_L_X24Y13/SW6E2 INT_L_X24Y14/SW6D2 INT_L_X24Y15/SW6C2 INT_L_X24Y16/SW6B2 INT_L_X24Y17/SW6A2 INT_R_X23Y12/IMUX5 INT_R_X23Y12/IMUX7 INT_R_X23Y12/SL1END2 INT_R_X23Y12/SR1END3 INT_R_X23Y13/SL1BEG2 INT_R_X23Y13/SR1BEG3 INT_R_X23Y13/SR1END_N3_3 INT_R_X23Y13/SW6END2 INT_R_X25Y17/LOGIC_OUTS20 INT_R_X25Y17/SW6BEG2 VBRK_X60Y14/VBRK_SW4END2 
pips: CLBLL_R_X23Y12/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X23Y12/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X25Y17/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_R_X23Y12/INT_R.SL1END2->>IMUX5 INT_R_X23Y12/INT_R.SR1END3->>IMUX7 INT_R_X23Y13/INT_R.SW6END2->>SL1BEG2 INT_R_X23Y13/INT_R.SW6END2->>SR1BEG3 INT_R_X25Y17/INT_R.LOGIC_OUTS20->>SW6BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[iforce][1][12]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][1][12]_i_2_n_0 - 
wires: CLBLL_R_X25Y10/CLBLL_IMUX19 CLBLL_R_X25Y10/CLBLL_L_B2 CLBLL_R_X25Y12/CLBLL_IMUX4 CLBLL_R_X25Y12/CLBLL_LL_A6 CLBLL_R_X25Y17/CLBLL_LL_A CLBLL_R_X25Y17/CLBLL_LOGIC_OUTS12 INT_R_X25Y10/IMUX19 INT_R_X25Y10/SR1END1 INT_R_X25Y11/SR1BEG1 INT_R_X25Y11/SS6END0 INT_R_X25Y12/IMUX4 INT_R_X25Y12/SS2END1 INT_R_X25Y12/SS6E0 INT_R_X25Y13/SS2A1 INT_R_X25Y13/SS6D0 INT_R_X25Y14/SR1END1 INT_R_X25Y14/SS2BEG1 INT_R_X25Y14/SS6C0 INT_R_X25Y15/SR1BEG1 INT_R_X25Y15/SS2END0 INT_R_X25Y15/SS6B0 INT_R_X25Y16/SS2A0 INT_R_X25Y16/SS6A0 INT_R_X25Y17/LOGIC_OUTS12 INT_R_X25Y17/SS2BEG0 INT_R_X25Y17/SS6BEG0 
pips: CLBLL_R_X25Y10/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X25Y12/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_R_X25Y17/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 INT_R_X25Y10/INT_R.SR1END1->>IMUX19 INT_R_X25Y11/INT_R.SS6END0->>SR1BEG1 INT_R_X25Y12/INT_R.SS2END1->>IMUX4 INT_R_X25Y14/INT_R.SR1END1->>SS2BEG1 INT_R_X25Y15/INT_R.SS2END0->>SR1BEG1 INT_R_X25Y17/INT_R.LOGIC_OUTS12->>SS2BEG0 INT_R_X25Y17/INT_R.LOGIC_OUTS12->>SS6BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[iforce][1][13]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][1][13]_i_2_n_0 - 
wires: CLBLL_R_X25Y11/CLBLL_IMUX33 CLBLL_R_X25Y11/CLBLL_L_C1 CLBLL_R_X25Y12/CLBLL_IMUX15 CLBLL_R_X25Y12/CLBLL_LL_B1 CLBLL_R_X25Y17/CLBLL_LL_BMUX CLBLL_R_X25Y17/CLBLL_LOGIC_OUTS21 INT_R_X25Y11/IMUX33 INT_R_X25Y11/NR1BEG3 INT_R_X25Y11/SR1BEG_S0 INT_R_X25Y11/SS6END3 INT_R_X25Y12/IMUX15 INT_R_X25Y12/NR1END3 INT_R_X25Y12/SS6E3 INT_R_X25Y12/SS6END_N0_3 INT_R_X25Y13/SS6D3 INT_R_X25Y14/SS6C3 INT_R_X25Y15/SS6B3 INT_R_X25Y16/SS6A3 INT_R_X25Y17/LOGIC_OUTS21 INT_R_X25Y17/SS6BEG3 
pips: CLBLL_R_X25Y11/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X25Y12/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X25Y17/CLBLL_R.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 INT_R_X25Y11/INT_R.SR1BEG_S0->>IMUX33 INT_R_X25Y11/INT_R.SS6END3->>NR1BEG3 INT_R_X25Y11/INT_R.SS6END3->>SR1BEG_S0 INT_R_X25Y12/INT_R.NR1END3->>IMUX15 INT_R_X25Y17/INT_R.LOGIC_OUTS21->>SS6BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[iforce][1][14]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][1][14]_i_2_n_0 - 
wires: CLBLL_R_X25Y16/CLBLL_LL_A CLBLL_R_X25Y16/CLBLL_LOGIC_OUTS12 CLBLL_R_X25Y16/CLBLL_SE4BEG0 CLBLL_R_X27Y10/CLBLL_IMUX2 CLBLL_R_X27Y10/CLBLL_LL_A2 CLBLL_R_X27Y11/CLBLL_IMUX0 CLBLL_R_X27Y11/CLBLL_L_A3 CLBLM_L_X26Y16/CLBLM_SE4BEG0 INT_L_X26Y12/SE6E0 INT_L_X26Y13/SE6D0 INT_L_X26Y14/SE6C0 INT_L_X26Y15/SE6B0 INT_L_X26Y16/SE6A0 INT_R_X25Y16/LOGIC_OUTS12 INT_R_X25Y16/SE6BEG0 INT_R_X27Y10/IMUX2 INT_R_X27Y10/SS2END0 INT_R_X27Y11/IMUX0 INT_R_X27Y11/SL1END0 INT_R_X27Y11/SS2A0 INT_R_X27Y12/SE6END0 INT_R_X27Y12/SL1BEG0 INT_R_X27Y12/SS2BEG0 
pips: CLBLL_R_X25Y16/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLL_R_X27Y10/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X27Y11/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 INT_R_X25Y16/INT_R.LOGIC_OUTS12->>SE6BEG0 INT_R_X27Y10/INT_R.SS2END0->>IMUX2 INT_R_X27Y11/INT_R.SL1END0->>IMUX0 INT_R_X27Y12/INT_R.SE6END0->>SL1BEG0 INT_R_X27Y12/INT_R.SE6END0->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[iforce][1][15]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][1][15]_i_4_n_0 - 
wires: CLBLL_R_X25Y10/CLBLL_SE2A1 CLBLL_R_X25Y17/CLBLL_LL_B CLBLL_R_X25Y17/CLBLL_LOGIC_OUTS13 CLBLM_L_X26Y10/CLBLM_IMUX2 CLBLM_L_X26Y10/CLBLM_M_A2 CLBLM_L_X26Y10/CLBLM_SE2A1 CLBLM_L_X26Y11/CLBLM_IMUX2 CLBLM_L_X26Y11/CLBLM_M_A2 INT_L_X26Y10/IMUX_L2 INT_L_X26Y10/NR1BEG1 INT_L_X26Y10/SE2END1 INT_L_X26Y11/IMUX_L2 INT_L_X26Y11/NR1END1 INT_R_X25Y10/SE2A1 INT_R_X25Y11/SE2BEG1 INT_R_X25Y11/SS6END1 INT_R_X25Y12/SS6E1 INT_R_X25Y13/SS6D1 INT_R_X25Y14/SS6C1 INT_R_X25Y15/SS6B1 INT_R_X25Y16/SS6A1 INT_R_X25Y17/LOGIC_OUTS13 INT_R_X25Y17/SS6BEG1 
pips: CLBLL_R_X25Y17/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLM_L_X26Y10/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X26Y11/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X26Y10/INT_L.SE2END1->>IMUX_L2 INT_L_X26Y10/INT_L.SE2END1->>NR1BEG1 INT_L_X26Y11/INT_L.NR1END1->>IMUX_L2 INT_R_X25Y11/INT_R.SS6END1->>SE2BEG1 INT_R_X25Y17/INT_R.LOGIC_OUTS13->>SS6BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[iforce][3][15]_i_4_n_0 - 
wires: CLBLL_R_X27Y9/CLBLL_IMUX19 CLBLL_R_X27Y9/CLBLL_L_B2 CLBLM_L_X26Y10/CLBLM_IMUX35 CLBLM_L_X26Y10/CLBLM_M_C6 CLBLM_L_X26Y8/CLBLM_IMUX8 CLBLM_L_X26Y8/CLBLM_LOGIC_OUTS14 CLBLM_L_X26Y8/CLBLM_LOGIC_OUTS22 CLBLM_L_X26Y8/CLBLM_M_A5 CLBLM_L_X26Y8/CLBLM_M_C CLBLM_L_X26Y8/CLBLM_M_CMUX INT_L_X26Y10/IMUX_L35 INT_L_X26Y10/NN2END2 INT_L_X26Y8/ER1BEG1 INT_L_X26Y8/IMUX_L8 INT_L_X26Y8/LOGIC_OUTS_L14 INT_L_X26Y8/LOGIC_OUTS_L22 INT_L_X26Y8/NN2BEG2 INT_L_X26Y9/NN2A2 INT_R_X27Y8/ER1END1 INT_R_X27Y8/NR1BEG1 INT_R_X27Y9/IMUX19 INT_R_X27Y9/NR1END1 
pips: CLBLL_R_X27Y9/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLM_L_X26Y10/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X26Y8/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X26Y8/CLBLM_L.CLBLM_M_C->>CLBLM_M_CMUX CLBLM_L_X26Y8/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_L_X26Y8/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X26Y10/INT_L.NN2END2->>IMUX_L35 INT_L_X26Y8/INT_L.LOGIC_OUTS_L14->>NN2BEG2 INT_L_X26Y8/INT_L.LOGIC_OUTS_L22->>ER1BEG1 INT_L_X26Y8/INT_L.LOGIC_OUTS_L22->>IMUX_L8 INT_R_X27Y8/INT_R.ER1END1->>NR1BEG1 INT_R_X27Y9/INT_R.NR1END1->>IMUX19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[iforce][1][1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][1][1]_i_2_n_0 - 
wires: CLBLL_R_X21Y4/CLBLL_IMUX11 CLBLL_R_X21Y4/CLBLL_LL_A4 CLBLL_R_X21Y4/CLBLL_SW2A1 CLBLL_R_X21Y5/CLBLL_SE2A1 CLBLL_R_X21Y6/CLBLL_IMUX11 CLBLL_R_X21Y6/CLBLL_LL_A4 CLBLL_R_X21Y8/CLBLL_SW4END1 CLBLL_R_X23Y12/CLBLL_SW4END1 CLBLL_R_X25Y16/CLBLL_LL_B CLBLL_R_X25Y16/CLBLL_LOGIC_OUTS13 CLBLM_L_X22Y4/CLBLM_SW2A1 CLBLM_L_X22Y5/CLBLM_SE2A1 CLBLM_L_X22Y8/CLBLM_SW4END1 CLBLM_L_X24Y12/CLBLM_SW4END1 INT_L_X22Y10/SW6C1 INT_L_X22Y11/SW6B1 INT_L_X22Y12/SW6A1 INT_L_X22Y4/SW2A1 INT_L_X22Y5/SE2END1 INT_L_X22Y5/SW2BEG1 INT_L_X22Y8/SW6E1 INT_L_X22Y9/SW6D1 INT_L_X24Y12/SW6E1 INT_L_X24Y13/SW6D1 INT_L_X24Y14/SW6C1 INT_L_X24Y15/SW6B1 INT_L_X24Y16/SW6A1 INT_R_X21Y4/IMUX11 INT_R_X21Y4/SW2END1 INT_R_X21Y5/SE2A1 INT_R_X21Y6/IMUX11 INT_R_X21Y6/SE2BEG1 INT_R_X21Y6/SS2END1 INT_R_X21Y7/SS2A1 INT_R_X21Y8/SS2BEG1 INT_R_X21Y8/SW6END1 INT_R_X23Y12/SW6BEG1 INT_R_X23Y12/SW6END1 INT_R_X25Y16/LOGIC_OUTS13 INT_R_X25Y16/SW6BEG1 VBRK_X60Y13/VBRK_SW4END1 
pips: CLBLL_R_X21Y4/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X21Y6/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X25Y16/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_L_X22Y5/INT_L.SE2END1->>SW2BEG1 INT_R_X21Y4/INT_R.SW2END1->>IMUX11 INT_R_X21Y6/INT_R.SS2END1->>IMUX11 INT_R_X21Y6/INT_R.SS2END1->>SE2BEG1 INT_R_X21Y8/INT_R.SW6END1->>SS2BEG1 INT_R_X23Y12/INT_R.SW6END1->>SW6BEG1 INT_R_X25Y16/INT_R.LOGIC_OUTS13->>SW6BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[iforce][1][2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][1][2]_i_2_n_0 - 
wires: CLBLL_R_X25Y15/CLBLL_LL_A CLBLL_R_X25Y15/CLBLL_LOGIC_OUTS12 CLBLL_R_X25Y6/CLBLL_IMUX25 CLBLL_R_X25Y6/CLBLL_IMUX9 CLBLL_R_X25Y6/CLBLL_L_A5 CLBLL_R_X25Y6/CLBLL_L_B5 INT_R_X25Y10/SS6E0 INT_R_X25Y11/SS6D0 INT_R_X25Y12/SS6C0 INT_R_X25Y13/SS6B0 INT_R_X25Y14/SS6A0 INT_R_X25Y15/LOGIC_OUTS12 INT_R_X25Y15/SS6BEG0 INT_R_X25Y6/IMUX25 INT_R_X25Y6/IMUX9 INT_R_X25Y6/SL1END0 INT_R_X25Y7/SL1BEG0 INT_R_X25Y7/SS2END0 INT_R_X25Y8/SS2A0 INT_R_X25Y9/SS2BEG0 INT_R_X25Y9/SS6END0 
pips: CLBLL_R_X25Y15/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLL_R_X25Y6/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X25Y6/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 INT_R_X25Y15/INT_R.LOGIC_OUTS12->>SS6BEG0 INT_R_X25Y6/INT_R.SL1END0->>IMUX25 INT_R_X25Y6/INT_R.SL1END0->>IMUX9 INT_R_X25Y7/INT_R.SS2END0->>SL1BEG0 INT_R_X25Y9/INT_R.SS6END0->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[iforce][1][3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][1][3]_i_2_n_0 - 
wires: CLBLL_R_X23Y5/CLBLL_SW4END3 CLBLL_R_X23Y6/CLBLL_ER1BEG0 CLBLL_R_X25Y15/CLBLL_LL_BMUX CLBLL_R_X25Y15/CLBLL_LOGIC_OUTS21 CLBLL_R_X25Y8/CLBLL_IMUX26 CLBLL_R_X25Y8/CLBLL_L_B4 CLBLM_L_X24Y5/CLBLM_SW4END3 CLBLM_L_X24Y6/CLBLM_ER1BEG0 CLBLM_L_X24Y6/CLBLM_IMUX9 CLBLM_L_X24Y6/CLBLM_L_A5 INT_L_X24Y5/SW6E3 INT_L_X24Y6/ER1END0 INT_L_X24Y6/IMUX_L9 INT_L_X24Y6/SW6D3 INT_L_X24Y7/SW6C3 INT_L_X24Y8/SW6B3 INT_L_X24Y9/SW6A3 INT_R_X23Y5/ER1BEG_S0 INT_R_X23Y5/SW6END3 INT_R_X23Y6/ER1BEG0 INT_R_X23Y6/SW6END_N0_3 INT_R_X25Y10/SS6E3 INT_R_X25Y10/SS6END_N0_3 INT_R_X25Y11/SS6D3 INT_R_X25Y12/SS6C3 INT_R_X25Y13/SS6B3 INT_R_X25Y14/SS6A3 INT_R_X25Y15/LOGIC_OUTS21 INT_R_X25Y15/SS6BEG3 INT_R_X25Y8/FAN_ALT1 INT_R_X25Y8/FAN_BOUNCE1 INT_R_X25Y8/IMUX26 INT_R_X25Y8/SL1END3 INT_R_X25Y9/SL1BEG3 INT_R_X25Y9/SS6END3 INT_R_X25Y9/SW6BEG3 VBRK_X60Y6/VBRK_SW4END3 VBRK_X60Y7/VBRK_ER1BEG0 
pips: CLBLL_R_X25Y15/CLBLL_R.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLL_R_X25Y8/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLM_L_X24Y6/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X24Y6/INT_L.ER1END0->>IMUX_L9 INT_R_X23Y5/INT_R.SW6END3->>ER1BEG_S0 INT_R_X25Y15/INT_R.LOGIC_OUTS21->>SS6BEG3 INT_R_X25Y8/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X25Y8/INT_R.FAN_BOUNCE1->>IMUX26 INT_R_X25Y8/INT_R.SL1END3->>FAN_ALT1 INT_R_X25Y9/INT_R.SS6END3->>SL1BEG3 INT_R_X25Y9/INT_R.SS6END3->>SW6BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[iforce][1][4]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][1][4]_i_2_n_0 - 
wires: CLBLL_R_X25Y15/CLBLL_LL_D CLBLL_R_X25Y15/CLBLL_LOGIC_OUTS15 CLBLM_L_X24Y6/CLBLM_IMUX7 CLBLM_L_X24Y6/CLBLM_M_A1 CLBLM_L_X24Y8/CLBLM_IMUX2 CLBLM_L_X24Y8/CLBLM_M_A2 INT_L_X24Y10/SS6D3 INT_L_X24Y11/SS6C3 INT_L_X24Y12/SS6B3 INT_L_X24Y13/SS6A3 INT_L_X24Y14/SS6BEG3 INT_L_X24Y14/SW2END3 INT_L_X24Y15/SW2END_N0_3 INT_L_X24Y6/IMUX_L7 INT_L_X24Y6/SS2END3 INT_L_X24Y7/SS2A3 INT_L_X24Y7/SS2END_N0_3 INT_L_X24Y8/IMUX_L2 INT_L_X24Y8/SR1BEG_S0 INT_L_X24Y8/SS2BEG3 INT_L_X24Y8/SS6END3 INT_L_X24Y9/SS6E3 INT_L_X24Y9/SS6END_N0_3 INT_R_X25Y14/SW2A3 INT_R_X25Y15/LOGIC_OUTS15 INT_R_X25Y15/SW2BEG3 
pips: CLBLL_R_X25Y15/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 CLBLM_L_X24Y6/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X24Y8/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X24Y14/INT_L.SW2END3->>SS6BEG3 INT_L_X24Y6/INT_L.SS2END3->>IMUX_L7 INT_L_X24Y8/INT_L.SR1BEG_S0->>IMUX_L2 INT_L_X24Y8/INT_L.SS6END3->>SR1BEG_S0 INT_L_X24Y8/INT_L.SS6END3->>SS2BEG3 INT_R_X25Y15/INT_R.LOGIC_OUTS15->>SW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[iforce][1][5]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][1][5]_i_2_n_0 - 
wires: CLBLL_R_X19Y7/CLBLL_IMUX6 CLBLL_R_X19Y7/CLBLL_L_A1 CLBLL_R_X19Y7/CLBLL_WL1END2 CLBLL_R_X19Y8/CLBLL_IMUX3 CLBLL_R_X19Y8/CLBLL_L_A2 CLBLL_R_X21Y8/CLBLL_SW4END3 CLBLL_R_X23Y12/CLBLL_SW4END3 CLBLL_R_X25Y16/CLBLL_LL_BMUX CLBLL_R_X25Y16/CLBLL_LOGIC_OUTS21 CLBLM_L_X20Y7/CLBLM_WL1END2 CLBLM_L_X22Y8/CLBLM_SW4END3 CLBLM_L_X24Y12/CLBLM_SW4END3 INT_L_X20Y7/SW2END3 INT_L_X20Y7/WL1BEG2 INT_L_X20Y8/SW2END_N0_3 INT_L_X22Y10/SW6C3 INT_L_X22Y11/SW6B3 INT_L_X22Y12/SW6A3 INT_L_X22Y8/SW6E3 INT_L_X22Y9/SW6D3 INT_L_X24Y12/SW6E3 INT_L_X24Y13/SW6D3 INT_L_X24Y14/SW6C3 INT_L_X24Y15/SW6B3 INT_L_X24Y16/SW6A3 INT_R_X19Y7/IMUX6 INT_R_X19Y7/NL1BEG2 INT_R_X19Y7/WL1END2 INT_R_X19Y8/IMUX3 INT_R_X19Y8/NL1END2 INT_R_X21Y7/SW2A3 INT_R_X21Y8/SW2BEG3 INT_R_X21Y8/SW6END3 INT_R_X21Y9/SW6END_N0_3 INT_R_X23Y12/SW6BEG3 INT_R_X23Y12/SW6END3 INT_R_X23Y13/SW6END_N0_3 INT_R_X25Y16/LOGIC_OUTS21 INT_R_X25Y16/SW6BEG3 VBRK_X60Y13/VBRK_SW4END3 
pips: CLBLL_R_X19Y7/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X19Y8/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X25Y16/CLBLL_R.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 INT_L_X20Y7/INT_L.SW2END3->>WL1BEG2 INT_R_X19Y7/INT_R.WL1END2->>IMUX6 INT_R_X19Y7/INT_R.WL1END2->>NL1BEG2 INT_R_X19Y8/INT_R.NL1END2->>IMUX3 INT_R_X21Y8/INT_R.SW6END3->>SW2BEG3 INT_R_X23Y12/INT_R.SW6END3->>SW6BEG3 INT_R_X25Y16/INT_R.LOGIC_OUTS21->>SW6BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[iforce][1][6]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][1][6]_i_2_n_0 - 
wires: CLBLL_R_X21Y11/CLBLL_SW4END2 CLBLL_R_X21Y12/CLBLL_IMUX24 CLBLL_R_X21Y12/CLBLL_IMUX4 CLBLL_R_X21Y12/CLBLL_LL_A6 CLBLL_R_X21Y12/CLBLL_LL_B5 CLBLL_R_X23Y15/CLBLL_WW2END2 CLBLL_R_X25Y15/CLBLL_LL_AMUX CLBLL_R_X25Y15/CLBLL_LOGIC_OUTS20 CLBLM_L_X22Y11/CLBLM_SW4END2 CLBLM_L_X24Y15/CLBLM_WW2END2 INT_L_X22Y11/SW6E2 INT_L_X22Y12/SW6D2 INT_L_X22Y13/SW6C2 INT_L_X22Y14/SW6B2 INT_L_X22Y15/SW6A2 INT_L_X24Y15/WW2A2 INT_R_X21Y11/NL1BEG2 INT_R_X21Y11/SW6END2 INT_R_X21Y12/FAN_ALT7 INT_R_X21Y12/FAN_BOUNCE7 INT_R_X21Y12/IMUX24 INT_R_X21Y12/IMUX4 INT_R_X21Y12/NL1END2 INT_R_X23Y15/SW6BEG2 INT_R_X23Y15/WW2END2 INT_R_X25Y15/LOGIC_OUTS20 INT_R_X25Y15/WW2BEG2 VBRK_X60Y16/VBRK_WW2END2 
pips: CLBLL_R_X21Y12/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X21Y12/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_R_X25Y15/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_R_X21Y11/INT_R.SW6END2->>NL1BEG2 INT_R_X21Y12/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X21Y12/INT_R.FAN_BOUNCE7->>IMUX24 INT_R_X21Y12/INT_R.NL1END2->>FAN_ALT7 INT_R_X21Y12/INT_R.NL1END2->>IMUX4 INT_R_X23Y15/INT_R.WW2END2->>SW6BEG2 INT_R_X25Y15/INT_R.LOGIC_OUTS20->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[iforce][1][7]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][1][7]_i_2_n_0 - 
wires: CLBLL_R_X23Y14/CLBLL_WW2A3 CLBLL_R_X25Y15/CLBLL_LL_CMUX CLBLL_R_X25Y15/CLBLL_LOGIC_OUTS22 CLBLM_L_X22Y14/CLBLM_IMUX15 CLBLM_L_X22Y14/CLBLM_IMUX2 CLBLM_L_X22Y14/CLBLM_M_A2 CLBLM_L_X22Y14/CLBLM_M_B1 CLBLM_L_X24Y14/CLBLM_WW2A3 INT_L_X22Y14/IMUX_L15 INT_L_X22Y14/IMUX_L2 INT_L_X22Y14/SR1BEG_S0 INT_L_X22Y14/WW2END3 INT_L_X22Y15/WW2END_N0_3 INT_L_X24Y14/WL1END3 INT_L_X24Y14/WW2BEG3 INT_L_X24Y15/WL1END_N1_3 INT_R_X23Y14/WW2A3 INT_R_X25Y14/WL1BEG3 INT_R_X25Y15/LOGIC_OUTS22 INT_R_X25Y15/WL1BEG_N3 VBRK_X60Y15/VBRK_WW2A3 
pips: CLBLL_R_X25Y15/CLBLL_R.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 CLBLM_L_X22Y14/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X22Y14/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X22Y14/INT_L.SR1BEG_S0->>IMUX_L2 INT_L_X22Y14/INT_L.WW2END3->>IMUX_L15 INT_L_X22Y14/INT_L.WW2END3->>SR1BEG_S0 INT_L_X24Y14/INT_L.WL1END3->>WW2BEG3 INT_R_X25Y15/INT_R.LOGIC_OUTS22->>WL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[iforce][1][8]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][1][8]_i_2_n_0 - 
wires: CLBLL_R_X23Y15/CLBLL_WW2END1 CLBLL_R_X25Y15/CLBLL_LL_B CLBLL_R_X25Y15/CLBLL_LOGIC_OUTS13 CLBLM_L_X22Y12/CLBLM_IMUX19 CLBLM_L_X22Y12/CLBLM_IMUX3 CLBLM_L_X22Y12/CLBLM_L_A2 CLBLM_L_X22Y12/CLBLM_L_B2 CLBLM_L_X24Y15/CLBLM_WW2END1 INT_L_X22Y12/IMUX_L19 INT_L_X22Y12/IMUX_L3 INT_L_X22Y12/SW2END1 INT_L_X24Y15/WW2A1 INT_R_X23Y12/SW2A1 INT_R_X23Y13/SS2END1 INT_R_X23Y13/SW2BEG1 INT_R_X23Y14/SS2A1 INT_R_X23Y15/SS2BEG1 INT_R_X23Y15/WW2END1 INT_R_X25Y15/LOGIC_OUTS13 INT_R_X25Y15/WW2BEG1 VBRK_X60Y16/VBRK_WW2END1 
pips: CLBLL_R_X25Y15/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLM_L_X22Y12/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X22Y12/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 INT_L_X22Y12/INT_L.SW2END1->>IMUX_L19 INT_L_X22Y12/INT_L.SW2END1->>IMUX_L3 INT_R_X23Y13/INT_R.SS2END1->>SW2BEG1 INT_R_X23Y15/INT_R.WW2END1->>SS2BEG1 INT_R_X25Y15/INT_R.LOGIC_OUTS13->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[iforce][1][9]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][1][9]_i_2_n_0 - 
wires: CLBLL_R_X21Y15/CLBLL_WW4END2 CLBLL_R_X23Y15/CLBLL_WW4B2 CLBLL_R_X25Y15/CLBLL_LL_C CLBLL_R_X25Y15/CLBLL_LOGIC_OUTS14 CLBLM_L_X20Y11/CLBLM_IMUX18 CLBLM_L_X20Y11/CLBLM_M_B2 CLBLM_L_X20Y14/CLBLM_IMUX11 CLBLM_L_X20Y14/CLBLM_M_A4 CLBLM_L_X22Y15/CLBLM_WW4END2 CLBLM_L_X24Y15/CLBLM_WW4B2 INT_L_X20Y11/IMUX_L18 INT_L_X20Y11/SL1END1 INT_L_X20Y12/SL1BEG1 INT_L_X20Y12/SS2END1 INT_L_X20Y13/SS2A1 INT_L_X20Y14/IMUX_L11 INT_L_X20Y14/SS2BEG1 INT_L_X20Y14/SW2END1 INT_L_X22Y15/WW4C2 INT_L_X24Y15/WW4A2 INT_R_X21Y14/SW2A1 INT_R_X21Y15/SW2BEG1 INT_R_X21Y15/WW4END2 INT_R_X23Y15/WW4B2 INT_R_X25Y15/LOGIC_OUTS14 INT_R_X25Y15/WW4BEG2 VBRK_X60Y16/VBRK_WW4B2 
pips: CLBLL_R_X25Y15/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLM_L_X20Y11/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X20Y14/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 INT_L_X20Y11/INT_L.SL1END1->>IMUX_L18 INT_L_X20Y12/INT_L.SS2END1->>SL1BEG1 INT_L_X20Y14/INT_L.SW2END1->>IMUX_L11 INT_L_X20Y14/INT_L.SW2END1->>SS2BEG1 INT_R_X21Y15/INT_R.WW4END2->>SW2BEG1 INT_R_X25Y15/INT_R.LOGIC_OUTS14->>WW4BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[iforce][2][10]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][2][14]_i_2_n_0 - 
wires: CLBLL_R_X21Y11/CLBLL_IMUX2 CLBLL_R_X21Y11/CLBLL_IMUX27 CLBLL_R_X21Y11/CLBLL_LL_A2 CLBLL_R_X21Y11/CLBLL_LL_B4 CLBLL_R_X21Y11/CLBLL_WR1END1 CLBLL_R_X21Y6/CLBLL_IMUX27 CLBLL_R_X21Y6/CLBLL_LL_B4 CLBLL_R_X21Y6/CLBLL_WR1END2 CLBLL_R_X23Y12/CLBLL_EE2BEG0 CLBLL_R_X23Y12/CLBLL_IMUX16 CLBLL_R_X23Y12/CLBLL_L_B3 CLBLL_R_X23Y6/CLBLL_WW2A0 CLBLL_R_X23Y7/CLBLL_IMUX2 CLBLL_R_X23Y7/CLBLL_LL_A2 CLBLL_R_X23Y7/CLBLL_NW4A0 CLBLL_R_X23Y7/CLBLL_SW2A0 CLBLL_R_X25Y10/CLBLL_IMUX17 CLBLL_R_X25Y10/CLBLL_IMUX4 CLBLL_R_X25Y10/CLBLL_LL_A6 CLBLL_R_X25Y10/CLBLL_LL_B3 CLBLL_R_X25Y11/CLBLL_IMUX0 CLBLL_R_X25Y11/CLBLL_L_A3 CLBLL_R_X25Y7/CLBLL_WL1END3 CLBLL_R_X27Y9/CLBLL_IMUX8 CLBLL_R_X27Y9/CLBLL_LL_A5 CLBLM_L_X20Y7/CLBLM_IMUX4 CLBLM_L_X20Y7/CLBLM_M_A6 CLBLM_L_X22Y11/CLBLM_IMUX5 CLBLM_L_X22Y11/CLBLM_L_A6 CLBLM_L_X22Y11/CLBLM_WR1END1 CLBLM_L_X22Y12/CLBLM_IMUX2 CLBLM_L_X22Y12/CLBLM_M_A2 CLBLM_L_X22Y6/CLBLM_WR1END2 CLBLM_L_X24Y12/CLBLM_EE2BEG0 CLBLM_L_X24Y6/CLBLM_IMUX17 CLBLM_L_X24Y6/CLBLM_IMUX25 CLBLM_L_X24Y6/CLBLM_L_B5 CLBLM_L_X24Y6/CLBLM_M_B3 CLBLM_L_X24Y6/CLBLM_WW2A0 CLBLM_L_X24Y7/CLBLM_NW4A0 CLBLM_L_X24Y7/CLBLM_SW2A0 CLBLM_L_X26Y7/CLBLM_WL1END3 CLBLM_L_X26Y8/CLBLM_LOGIC_OUTS12 CLBLM_L_X26Y8/CLBLM_M_A INT_L_X20Y7/IMUX_L4 INT_L_X20Y7/NW2END2 INT_L_X22Y10/NW6END_S0_0 INT_L_X22Y11/IMUX_L5 INT_L_X22Y11/NE2BEG0 INT_L_X22Y11/NL1BEG_N3 INT_L_X22Y11/NW6END0 INT_L_X22Y11/WR1BEG1 INT_L_X22Y12/IMUX_L2 INT_L_X22Y12/NE2A0 INT_L_X22Y12/WR1END1 INT_L_X22Y6/WR1BEG2 INT_L_X22Y6/WW2END0 INT_L_X24Y12/EE2A0 INT_L_X24Y6/IMUX_L17 INT_L_X24Y6/IMUX_L25 INT_L_X24Y6/SR1BEG_S0 INT_L_X24Y6/SW2END3 INT_L_X24Y6/WW2BEG0 INT_L_X24Y7/NW6BEG0 INT_L_X24Y7/SW2A0 INT_L_X24Y7/SW2END_N0_3 INT_L_X24Y8/SW2BEG0 INT_L_X24Y8/WR1END1 INT_L_X26Y7/WL1BEG3 INT_L_X26Y8/LOGIC_OUTS_L12 INT_L_X26Y8/NE2BEG0 INT_L_X26Y8/WL1BEG_N3 INT_L_X26Y9/NE2A0 INT_R_X21Y11/BYP_ALT1 INT_R_X21Y11/BYP_BOUNCE1 INT_R_X21Y11/IMUX2 INT_R_X21Y11/IMUX27 INT_R_X21Y11/WR1END1 INT_R_X21Y6/IMUX27 INT_R_X21Y6/NW2BEG2 INT_R_X21Y6/WR1END2 INT_R_X21Y7/NW2A2 INT_R_X23Y10/NW6D0 INT_R_X23Y11/NE2END_S3_0 INT_R_X23Y11/NW6E0 INT_R_X23Y12/EE2BEG0 INT_R_X23Y12/IMUX16 INT_R_X23Y12/NE2END0 INT_R_X23Y12/WR1BEG1 INT_R_X23Y6/WW2A0 INT_R_X23Y7/IMUX2 INT_R_X23Y7/NW6A0 INT_R_X23Y7/SW2END0 INT_R_X23Y8/NW6B0 INT_R_X23Y9/NW6C0 INT_R_X25Y10/BYP_ALT0 INT_R_X25Y10/BYP_BOUNCE0 INT_R_X25Y10/IMUX17 INT_R_X25Y10/IMUX4 INT_R_X25Y10/NN2END0 INT_R_X25Y11/IMUX0 INT_R_X25Y11/SL1END0 INT_R_X25Y12/EE2END0 INT_R_X25Y12/SL1BEG0 INT_R_X25Y6/SW2A3 INT_R_X25Y7/SW2BEG3 INT_R_X25Y7/WL1END3 INT_R_X25Y8/NN2BEG0 INT_R_X25Y8/WL1END_N1_3 INT_R_X25Y8/WR1BEG1 INT_R_X25Y9/NN2A0 INT_R_X25Y9/NN2END_S2_0 INT_R_X27Y8/NE2END_S3_0 INT_R_X27Y9/IMUX8 INT_R_X27Y9/NE2END0 VBRK_X60Y13/VBRK_EE2BEG0 VBRK_X60Y7/VBRK_WW2A0 VBRK_X60Y8/VBRK_NW4A0 VBRK_X60Y8/VBRK_SW2A0 
pips: CLBLL_R_X21Y11/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X21Y11/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X21Y6/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X23Y12/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X23Y7/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X25Y10/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X25Y10/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_R_X25Y11/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X27Y9/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLM_L_X20Y7/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X22Y11/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X22Y12/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X24Y6/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X24Y6/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X26Y8/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X20Y7/INT_L.NW2END2->>IMUX_L4 INT_L_X22Y11/INT_L.NL1BEG_N3->>IMUX_L5 INT_L_X22Y11/INT_L.NW6END0->>NE2BEG0 INT_L_X22Y11/INT_L.NW6END0->>NL1BEG_N3 INT_L_X22Y11/INT_L.NW6END0->>WR1BEG1 INT_L_X22Y12/INT_L.WR1END1->>IMUX_L2 INT_L_X22Y6/INT_L.WW2END0->>WR1BEG2 INT_L_X24Y6/INT_L.SR1BEG_S0->>IMUX_L17 INT_L_X24Y6/INT_L.SR1BEG_S0->>IMUX_L25 INT_L_X24Y6/INT_L.SR1BEG_S0->>WW2BEG0 INT_L_X24Y6/INT_L.SW2END3->>SR1BEG_S0 INT_L_X24Y7/INT_L.SW2END_N0_3->>NW6BEG0 INT_L_X24Y8/INT_L.WR1END1->>SW2BEG0 INT_L_X26Y8/INT_L.LOGIC_OUTS_L12->>NE2BEG0 INT_L_X26Y8/INT_L.LOGIC_OUTS_L12->>WL1BEG_N3 INT_R_X21Y11/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X21Y11/INT_R.BYP_BOUNCE1->>IMUX27 INT_R_X21Y11/INT_R.WR1END1->>BYP_ALT1 INT_R_X21Y11/INT_R.WR1END1->>IMUX2 INT_R_X21Y6/INT_R.WR1END2->>IMUX27 INT_R_X21Y6/INT_R.WR1END2->>NW2BEG2 INT_R_X23Y12/INT_R.NE2END0->>EE2BEG0 INT_R_X23Y12/INT_R.NE2END0->>IMUX16 INT_R_X23Y12/INT_R.NE2END0->>WR1BEG1 INT_R_X23Y7/INT_R.SW2END0->>IMUX2 INT_R_X25Y10/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X25Y10/INT_R.BYP_BOUNCE0->>IMUX4 INT_R_X25Y10/INT_R.NN2END0->>BYP_ALT0 INT_R_X25Y10/INT_R.NN2END0->>IMUX17 INT_R_X25Y11/INT_R.SL1END0->>IMUX0 INT_R_X25Y12/INT_R.EE2END0->>SL1BEG0 INT_R_X25Y7/INT_R.WL1END3->>SW2BEG3 INT_R_X25Y8/INT_R.WL1END_N1_3->>NN2BEG0 INT_R_X25Y8/INT_R.WL1END_N1_3->>WR1BEG1 INT_R_X27Y9/INT_R.NE2END0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 15, 

r[iforce][2][10]_i_2_n_0 - 
wires: CLBLL_R_X23Y9/CLBLL_EE2BEG3 CLBLL_R_X23Y9/CLBLL_LOGIC_OUTS17 CLBLL_R_X23Y9/CLBLL_L_BMUX CLBLL_R_X25Y9/CLBLL_EL1BEG2 CLBLL_R_X27Y9/CLBLL_IMUX2 CLBLL_R_X27Y9/CLBLL_LL_A2 CLBLM_L_X24Y9/CLBLM_EE2BEG3 CLBLM_L_X26Y9/CLBLM_EL1BEG2 CLBLM_L_X26Y9/CLBLM_IMUX43 CLBLM_L_X26Y9/CLBLM_M_D6 INT_L_X24Y9/EE2A3 INT_L_X26Y9/EL1BEG1 INT_L_X26Y9/EL1END2 INT_L_X26Y9/IMUX_L43 INT_R_X23Y9/EE2BEG3 INT_R_X23Y9/LOGIC_OUTS17 INT_R_X25Y9/EE2END3 INT_R_X25Y9/EL1BEG2 INT_R_X27Y9/EL1END1 INT_R_X27Y9/IMUX2 VBRK_X60Y10/VBRK_EE2BEG3 
pips: CLBLL_R_X23Y9/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLL_R_X27Y9/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLM_L_X26Y9/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X26Y9/INT_L.EL1END2->>EL1BEG1 INT_L_X26Y9/INT_L.EL1END2->>IMUX_L43 INT_R_X23Y9/INT_R.LOGIC_OUTS17->>EE2BEG3 INT_R_X25Y9/INT_R.EE2END3->>EL1BEG2 INT_R_X27Y9/INT_R.EL1END1->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[iforce][2][11]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][2][11]_i_2_n_0 - 
wires: CLBLL_R_X23Y12/CLBLL_IMUX13 CLBLL_R_X23Y12/CLBLL_L_B6 CLBLL_R_X23Y12/CLBLL_NW2A3 CLBLM_L_X24Y10/CLBLM_LOGIC_OUTS21 CLBLM_L_X24Y10/CLBLM_M_BMUX CLBLM_L_X24Y12/CLBLM_NW2A3 INT_L_X24Y10/LOGIC_OUTS_L21 INT_L_X24Y10/NR1BEG3 INT_L_X24Y11/NR1END3 INT_L_X24Y11/NW2BEG3 INT_L_X24Y12/NW2A3 INT_R_X23Y12/IMUX13 INT_R_X23Y12/NW2END3 VBRK_X60Y13/VBRK_NW2A3 
pips: CLBLL_R_X23Y12/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLM_L_X24Y10/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X24Y10/INT_L.LOGIC_OUTS_L21->>NR1BEG3 INT_L_X24Y11/INT_L.NR1END3->>NW2BEG3 INT_R_X23Y12/INT_R.NW2END3->>IMUX13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][2][12]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][2][12]_i_2_n_0 - 
wires: CLBLL_R_X23Y9/CLBLL_EE2BEG0 CLBLL_R_X23Y9/CLBLL_LOGIC_OUTS8 CLBLL_R_X23Y9/CLBLL_L_A CLBLL_R_X25Y11/CLBLL_IMUX9 CLBLL_R_X25Y11/CLBLL_L_A5 CLBLM_L_X24Y9/CLBLM_EE2BEG0 INT_L_X24Y9/EE2A0 INT_R_X23Y9/EE2BEG0 INT_R_X23Y9/LOGIC_OUTS8 INT_R_X25Y10/NN2A0 INT_R_X25Y10/NN2END_S2_0 INT_R_X25Y11/IMUX9 INT_R_X25Y11/NN2END0 INT_R_X25Y9/EE2END0 INT_R_X25Y9/NN2BEG0 VBRK_X60Y10/VBRK_EE2BEG0 
pips: CLBLL_R_X23Y9/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLL_R_X25Y11/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 INT_R_X23Y9/INT_R.LOGIC_OUTS8->>EE2BEG0 INT_R_X25Y11/INT_R.NN2END0->>IMUX9 INT_R_X25Y9/INT_R.EE2END0->>NN2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][2][13]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][2][13]_i_2_n_0 - 
wires: CLBLL_R_X25Y10/CLBLL_IMUX8 CLBLL_R_X25Y10/CLBLL_LL_A5 CLBLM_L_X24Y10/CLBLM_LOGIC_OUTS13 CLBLM_L_X24Y10/CLBLM_M_B INT_L_X24Y10/EL1BEG0 INT_L_X24Y10/LOGIC_OUTS_L13 INT_R_X25Y10/EL1END0 INT_R_X25Y10/IMUX8 INT_R_X25Y9/EL1END_S3_0 
pips: CLBLL_R_X25Y10/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLM_L_X24Y10/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X24Y10/INT_L.LOGIC_OUTS_L13->>EL1BEG0 INT_R_X25Y10/INT_R.EL1END0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][2][14]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][2][14]_i_3_n_0 - 
wires: CLBLL_R_X25Y10/CLBLL_IMUX24 CLBLL_R_X25Y10/CLBLL_LL_B5 CLBLM_L_X24Y9/CLBLM_LOGIC_OUTS12 CLBLM_L_X24Y9/CLBLM_M_A INT_L_X24Y10/NE2A0 INT_L_X24Y9/LOGIC_OUTS_L12 INT_L_X24Y9/NE2BEG0 INT_R_X25Y10/IMUX24 INT_R_X25Y10/NE2END0 INT_R_X25Y9/NE2END_S3_0 
pips: CLBLL_R_X25Y10/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLM_L_X24Y9/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X24Y9/INT_L.LOGIC_OUTS_L12->>NE2BEG0 INT_R_X25Y10/INT_R.NE2END0->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][2][14]_i_4_n_0 - 
wires: CLBLM_L_X26Y6/CLBLM_LOGIC_OUTS13 CLBLM_L_X26Y6/CLBLM_M_B CLBLM_L_X26Y8/CLBLM_IMUX2 CLBLM_L_X26Y8/CLBLM_M_A2 INT_L_X26Y6/LOGIC_OUTS_L13 INT_L_X26Y6/NN2BEG1 INT_L_X26Y7/NN2A1 INT_L_X26Y8/IMUX_L2 INT_L_X26Y8/NN2END1 
pips: CLBLM_L_X26Y6/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_L_X26Y8/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X26Y6/INT_L.LOGIC_OUTS_L13->>NN2BEG1 INT_L_X26Y8/INT_L.NN2END1->>IMUX_L2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][2][15]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][2][15]_i_2_n_0 - 
wires: CLBLM_L_X26Y10/CLBLM_IMUX5 CLBLM_L_X26Y10/CLBLM_LOGIC_OUTS10 CLBLM_L_X26Y10/CLBLM_L_A6 CLBLM_L_X26Y10/CLBLM_L_C INT_L_X26Y10/IMUX_L5 INT_L_X26Y10/LOGIC_OUTS_L10 
pips: CLBLM_L_X26Y10/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X26Y10/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X26Y10/INT_L.LOGIC_OUTS_L10->>IMUX_L5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][2][15]_i_3_n_0 - 
wires: CLBLL_R_X25Y11/CLBLL_EL1BEG3 CLBLL_R_X25Y11/CLBLL_IMUX18 CLBLL_R_X25Y11/CLBLL_IMUX41 CLBLL_R_X25Y11/CLBLL_LL_B2 CLBLL_R_X25Y11/CLBLL_L_D1 CLBLM_L_X24Y10/CLBLM_LOGIC_OUTS23 CLBLM_L_X24Y10/CLBLM_M_DMUX CLBLM_L_X26Y10/CLBLM_IMUX0 CLBLM_L_X26Y10/CLBLM_L_A3 CLBLM_L_X26Y11/CLBLM_EL1BEG3 CLBLM_L_X26Y11/CLBLM_IMUX23 CLBLM_L_X26Y11/CLBLM_L_C3 INT_L_X24Y10/LOGIC_OUTS_L23 INT_L_X24Y10/NE2BEG1 INT_L_X24Y11/NE2A1 INT_L_X26Y10/IMUX_L0 INT_L_X26Y10/SS2A3 INT_L_X26Y10/SS2END_N0_3 INT_L_X26Y11/EL1END3 INT_L_X26Y11/IMUX_L23 INT_L_X26Y11/SS2BEG3 INT_L_X26Y9/SS2END3 INT_R_X25Y11/EL1BEG3 INT_R_X25Y11/IMUX18 INT_R_X25Y11/IMUX41 INT_R_X25Y11/NE2END1 INT_R_X25Y11/NL1BEG0 INT_R_X25Y11/NL1END_S3_0 INT_R_X25Y12/EL1BEG_N3 INT_R_X25Y12/NL1END0 
pips: CLBLL_R_X25Y11/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X25Y11/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 CLBLM_L_X24Y10/CLBLM_L.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 CLBLM_L_X26Y10/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X26Y11/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 INT_L_X24Y10/INT_L.LOGIC_OUTS_L23->>NE2BEG1 INT_L_X26Y10/INT_L.SS2END_N0_3->>IMUX_L0 INT_L_X26Y11/INT_L.EL1END3->>IMUX_L23 INT_L_X26Y11/INT_L.EL1END3->>SS2BEG3 INT_R_X25Y11/INT_R.NE2END1->>IMUX18 INT_R_X25Y11/INT_R.NE2END1->>IMUX41 INT_R_X25Y11/INT_R.NE2END1->>NL1BEG0 INT_R_X25Y12/INT_R.NL1END0->>EL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r[iforce][2][15]_i_4_n_0 - 
wires: CLBLM_L_X26Y10/CLBLM_IMUX34 CLBLM_L_X26Y10/CLBLM_L_C6 CLBLM_L_X26Y8/CLBLM_LOGIC_OUTS13 CLBLM_L_X26Y8/CLBLM_M_B INT_L_X26Y10/IMUX_L34 INT_L_X26Y10/NN2END1 INT_L_X26Y8/LOGIC_OUTS_L13 INT_L_X26Y8/NN2BEG1 INT_L_X26Y9/NN2A1 
pips: CLBLM_L_X26Y10/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X26Y8/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X26Y10/INT_L.NN2END1->>IMUX_L34 INT_L_X26Y8/INT_L.LOGIC_OUTS_L13->>NN2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][2][1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][2][1]_i_2_n_0 - 
wires: CLBLL_R_X21Y6/CLBLL_IMUX24 CLBLL_R_X21Y6/CLBLL_LL_B5 CLBLL_R_X21Y6/CLBLL_SW2A2 CLBLL_R_X23Y8/CLBLL_LL_AMUX CLBLL_R_X23Y8/CLBLL_LOGIC_OUTS20 CLBLM_L_X22Y6/CLBLM_SW2A2 INT_L_X22Y6/SW2A2 INT_L_X22Y7/SW2BEG2 INT_L_X22Y7/SW2END2 INT_R_X21Y5/SR1END3 INT_R_X21Y6/IMUX24 INT_R_X21Y6/SR1BEG3 INT_R_X21Y6/SR1END_N3_3 INT_R_X21Y6/SW2END2 INT_R_X23Y7/SW2A2 INT_R_X23Y8/LOGIC_OUTS20 INT_R_X23Y8/SW2BEG2 
pips: CLBLL_R_X21Y6/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X23Y8/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_L_X22Y7/INT_L.SW2END2->>SW2BEG2 INT_R_X21Y6/INT_R.SR1END_N3_3->>IMUX24 INT_R_X21Y6/INT_R.SW2END2->>SR1BEG3 INT_R_X23Y8/INT_R.LOGIC_OUTS20->>SW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][2][2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][2][2]_i_2_n_0 - 
wires: CLBLL_R_X23Y7/CLBLL_IMUX4 CLBLL_R_X23Y7/CLBLL_LL_A6 CLBLL_R_X23Y8/CLBLL_LL_A CLBLL_R_X23Y8/CLBLL_LOGIC_OUTS12 INT_R_X23Y7/FAN_BOUNCE_S3_0 INT_R_X23Y7/IMUX4 INT_R_X23Y8/FAN_ALT0 INT_R_X23Y8/FAN_BOUNCE0 INT_R_X23Y8/LOGIC_OUTS12 
pips: CLBLL_R_X23Y7/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_R_X23Y8/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 INT_R_X23Y7/INT_R.FAN_BOUNCE_S3_0->>IMUX4 INT_R_X23Y8/INT_R.FAN_ALT0->>FAN_BOUNCE0 INT_R_X23Y8/INT_R.LOGIC_OUTS12->>FAN_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][2][3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][2][3]_i_2_n_0 - 
wires: CLBLM_L_X24Y6/CLBLM_IMUX13 CLBLM_L_X24Y6/CLBLM_L_B6 CLBLM_L_X24Y9/CLBLM_LOGIC_OUTS20 CLBLM_L_X24Y9/CLBLM_M_AMUX INT_L_X24Y6/IMUX_L13 INT_L_X24Y6/SS2END2 INT_L_X24Y7/SS2A2 INT_L_X24Y8/SL1END2 INT_L_X24Y8/SS2BEG2 INT_L_X24Y9/LOGIC_OUTS_L20 INT_L_X24Y9/SL1BEG2 
pips: CLBLM_L_X24Y6/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X24Y9/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X24Y6/INT_L.SS2END2->>IMUX_L13 INT_L_X24Y8/INT_L.SL1END2->>SS2BEG2 INT_L_X24Y9/INT_L.LOGIC_OUTS_L20->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][2][4]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][2][4]_i_2_n_0 - 
wires: CLBLL_R_X23Y9/CLBLL_EL1BEG1 CLBLL_R_X23Y9/CLBLL_LL_AMUX CLBLL_R_X23Y9/CLBLL_LOGIC_OUTS20 CLBLM_L_X24Y6/CLBLM_IMUX27 CLBLM_L_X24Y6/CLBLM_M_B4 CLBLM_L_X24Y8/CLBLM_IMUX11 CLBLM_L_X24Y8/CLBLM_M_A4 CLBLM_L_X24Y9/CLBLM_EL1BEG1 INT_L_X24Y6/IMUX_L27 INT_L_X24Y6/SS2END1 INT_L_X24Y7/SS2A1 INT_L_X24Y8/IMUX_L11 INT_L_X24Y8/SL1END1 INT_L_X24Y8/SS2BEG1 INT_L_X24Y9/EL1END1 INT_L_X24Y9/SL1BEG1 INT_R_X23Y9/EL1BEG1 INT_R_X23Y9/LOGIC_OUTS20 VBRK_X60Y10/VBRK_EL1BEG1 
pips: CLBLL_R_X23Y9/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLM_L_X24Y6/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X24Y8/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 INT_L_X24Y6/INT_L.SS2END1->>IMUX_L27 INT_L_X24Y8/INT_L.SL1END1->>IMUX_L11 INT_L_X24Y8/INT_L.SL1END1->>SS2BEG1 INT_L_X24Y9/INT_L.EL1END1->>SL1BEG1 INT_R_X23Y9/INT_R.LOGIC_OUTS20->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[iforce][2][5]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][2][5]_i_2_n_0 - 
wires: CLBLL_R_X21Y7/CLBLL_WW2END2 CLBLL_R_X23Y9/CLBLL_LOGIC_OUTS16 CLBLL_R_X23Y9/CLBLL_L_AMUX CLBLM_L_X20Y7/CLBLM_IMUX11 CLBLM_L_X20Y7/CLBLM_M_A4 CLBLM_L_X22Y7/CLBLM_WW2END2 INT_L_X20Y7/IMUX_L11 INT_L_X20Y7/WL1END1 INT_L_X22Y7/WW2A2 INT_R_X21Y7/WL1BEG1 INT_R_X21Y7/WW2END2 INT_R_X23Y7/SS2END2 INT_R_X23Y7/WW2BEG2 INT_R_X23Y8/SS2A2 INT_R_X23Y9/LOGIC_OUTS16 INT_R_X23Y9/SS2BEG2 
pips: CLBLL_R_X23Y9/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLM_L_X20Y7/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 INT_L_X20Y7/INT_L.WL1END1->>IMUX_L11 INT_R_X21Y7/INT_R.WW2END2->>WL1BEG1 INT_R_X23Y7/INT_R.SS2END2->>WW2BEG2 INT_R_X23Y9/INT_R.LOGIC_OUTS16->>SS2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][2][6]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][2][6]_i_2_n_0 - 
wires: CLBLL_R_X21Y11/CLBLL_IMUX8 CLBLL_R_X21Y11/CLBLL_LL_A5 CLBLL_R_X21Y11/CLBLL_NW2A0 CLBLM_L_X22Y10/CLBLM_LOGIC_OUTS8 CLBLM_L_X22Y10/CLBLM_L_A CLBLM_L_X22Y11/CLBLM_NW2A0 INT_L_X22Y10/LOGIC_OUTS_L8 INT_L_X22Y10/NW2BEG0 INT_L_X22Y11/NW2A0 INT_R_X21Y10/NW2END_S0_0 INT_R_X21Y11/IMUX8 INT_R_X21Y11/NW2END0 
pips: CLBLL_R_X21Y11/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLM_L_X22Y10/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X22Y10/INT_L.LOGIC_OUTS_L8->>NW2BEG0 INT_R_X21Y11/INT_R.NW2END0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][2][7]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][2][7]_i_2_n_0 - 
wires: CLBLL_R_X23Y10/CLBLL_IMUX37 CLBLL_R_X23Y10/CLBLL_L_D4 CLBLL_R_X23Y9/CLBLL_WL1END3 CLBLM_L_X22Y12/CLBLM_IMUX4 CLBLM_L_X22Y12/CLBLM_M_A6 CLBLM_L_X24Y10/CLBLM_LOGIC_OUTS22 CLBLM_L_X24Y10/CLBLM_M_CMUX CLBLM_L_X24Y9/CLBLM_WL1END3 INT_L_X22Y12/IMUX_L4 INT_L_X22Y12/NW2END2 INT_L_X24Y10/LOGIC_OUTS_L22 INT_L_X24Y10/WL1BEG_N3 INT_L_X24Y9/WL1BEG3 INT_R_X23Y10/IMUX37 INT_R_X23Y10/NL1BEG2 INT_R_X23Y10/NL1BEG_N3 INT_R_X23Y10/WL1END_N1_3 INT_R_X23Y11/NL1END2 INT_R_X23Y11/NW2BEG2 INT_R_X23Y12/NW2A2 INT_R_X23Y9/WL1END3 VBRK_X60Y10/VBRK_WL1END3 
pips: CLBLL_R_X23Y10/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 CLBLM_L_X22Y12/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X24Y10/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X22Y12/INT_L.NW2END2->>IMUX_L4 INT_L_X24Y10/INT_L.LOGIC_OUTS_L22->>WL1BEG_N3 INT_R_X23Y10/INT_R.NL1BEG_N3->>IMUX37 INT_R_X23Y10/INT_R.NL1BEG_N3->>NL1BEG2 INT_R_X23Y10/INT_R.WL1END_N1_3->>NL1BEG_N3 INT_R_X23Y11/INT_R.NL1END2->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[iforce][2][8]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][2][8]_i_2_n_0 - 
wires: CLBLL_R_X23Y9/CLBLL_LL_A CLBLL_R_X23Y9/CLBLL_LOGIC_OUTS12 CLBLM_L_X22Y11/CLBLM_IMUX10 CLBLM_L_X22Y11/CLBLM_L_A4 INT_L_X22Y10/NE2BEG0 INT_L_X22Y10/NW2END0 INT_L_X22Y11/IMUX_L10 INT_L_X22Y11/NE2A0 INT_L_X22Y11/WR1END1 INT_L_X22Y9/NW2END_S0_0 INT_R_X23Y10/NE2END_S3_0 INT_R_X23Y10/NW2A0 INT_R_X23Y11/NE2END0 INT_R_X23Y11/WR1BEG1 INT_R_X23Y9/LOGIC_OUTS12 INT_R_X23Y9/NW2BEG0 
pips: CLBLL_R_X23Y9/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLM_L_X22Y11/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 INT_L_X22Y10/INT_L.NW2END0->>NE2BEG0 INT_L_X22Y11/INT_L.WR1END1->>IMUX_L10 INT_R_X23Y11/INT_R.NE2END0->>WR1BEG1 INT_R_X23Y9/INT_R.LOGIC_OUTS12->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][2][9]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][2][9]_i_2_n_0 - 
wires: CLBLL_R_X21Y11/CLBLL_IMUX17 CLBLL_R_X21Y11/CLBLL_LL_B3 CLBLL_R_X21Y11/CLBLL_WW2END0 CLBLL_R_X23Y9/CLBLL_LOGIC_OUTS9 CLBLL_R_X23Y9/CLBLL_L_B CLBLM_L_X22Y11/CLBLM_WW2END0 INT_L_X22Y11/WW2A0 INT_R_X21Y11/IMUX17 INT_R_X21Y11/WW2END0 INT_R_X23Y10/NN2A1 INT_R_X23Y11/NN2END1 INT_R_X23Y11/WW2BEG0 INT_R_X23Y9/LOGIC_OUTS9 INT_R_X23Y9/NN2BEG1 
pips: CLBLL_R_X21Y11/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X23Y9/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 INT_R_X21Y11/INT_R.WW2END0->>IMUX17 INT_R_X23Y11/INT_R.NN2END1->>WW2BEG0 INT_R_X23Y9/INT_R.LOGIC_OUTS9->>NN2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][3][10]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][3][14]_i_2_n_0 - 
wires: CLBLL_R_X21Y11/CLBLL_IMUX35 CLBLL_R_X21Y11/CLBLL_LL_C6 CLBLL_R_X21Y11/CLBLL_NW2A2 CLBLL_R_X21Y13/CLBLL_NE2A1 CLBLL_R_X21Y6/CLBLL_IMUX22 CLBLL_R_X21Y6/CLBLL_LL_C3 CLBLL_R_X23Y12/CLBLL_IMUX30 CLBLL_R_X23Y12/CLBLL_L_C5 CLBLL_R_X23Y13/CLBLL_NW4END2 CLBLL_R_X23Y6/CLBLL_SE2A1 CLBLL_R_X23Y7/CLBLL_IMUX12 CLBLL_R_X23Y7/CLBLL_LL_B6 CLBLL_R_X23Y9/CLBLL_WW2END1 CLBLL_R_X25Y11/CLBLL_IMUX25 CLBLL_R_X25Y11/CLBLL_L_B5 CLBLL_R_X25Y11/CLBLL_NW2A1 CLBLL_R_X25Y12/CLBLL_IMUX28 CLBLL_R_X25Y12/CLBLL_LL_C4 CLBLL_R_X25Y9/CLBLL_IMUX12 CLBLL_R_X25Y9/CLBLL_LL_B6 CLBLL_R_X25Y9/CLBLL_WW2END1 CLBLL_R_X27Y9/CLBLL_LOGIC_OUTS9 CLBLL_R_X27Y9/CLBLL_L_B CLBLM_L_X20Y11/CLBLM_IMUX2 CLBLM_L_X20Y11/CLBLM_M_A2 CLBLM_L_X20Y7/CLBLM_IMUX17 CLBLM_L_X20Y7/CLBLM_M_B3 CLBLM_L_X22Y10/CLBLM_IMUX16 CLBLM_L_X22Y10/CLBLM_L_B3 CLBLM_L_X22Y11/CLBLM_NW2A2 CLBLM_L_X22Y13/CLBLM_IMUX2 CLBLM_L_X22Y13/CLBLM_M_A2 CLBLM_L_X22Y13/CLBLM_NE2A1 CLBLM_L_X24Y13/CLBLM_NW4END2 CLBLM_L_X24Y6/CLBLM_IMUX31 CLBLM_L_X24Y6/CLBLM_IMUX33 CLBLM_L_X24Y6/CLBLM_L_C1 CLBLM_L_X24Y6/CLBLM_M_C5 CLBLM_L_X24Y6/CLBLM_SE2A1 CLBLM_L_X24Y9/CLBLM_WW2END1 CLBLM_L_X26Y10/CLBLM_IMUX26 CLBLM_L_X26Y10/CLBLM_L_B4 CLBLM_L_X26Y11/CLBLM_NW2A1 CLBLM_L_X26Y9/CLBLM_WW2END1 INT_L_X20Y11/IMUX_L2 INT_L_X20Y11/NE2BEG1 INT_L_X20Y11/NW2END1 INT_L_X20Y12/NE2A1 INT_L_X20Y7/IMUX_L17 INT_L_X20Y7/NE2BEG1 INT_L_X20Y7/NW2END1 INT_L_X20Y8/NE2A1 INT_L_X22Y10/FAN_ALT7 INT_L_X22Y10/FAN_BOUNCE7 INT_L_X22Y10/IMUX_L16 INT_L_X22Y10/NW2BEG2 INT_L_X22Y10/NW2END2 INT_L_X22Y11/NW2A2 INT_L_X22Y13/IMUX_L2 INT_L_X22Y13/NE2END1 INT_L_X24Y10/NW6B2 INT_L_X24Y11/NW6C2 INT_L_X24Y12/NW6D2 INT_L_X24Y13/NW6E2 INT_L_X24Y6/BYP_ALT5 INT_L_X24Y6/BYP_BOUNCE5 INT_L_X24Y6/FAN_ALT5 INT_L_X24Y6/FAN_BOUNCE5 INT_L_X24Y6/IMUX_L31 INT_L_X24Y6/IMUX_L33 INT_L_X24Y6/SE2END1 INT_L_X24Y9/NW6A2 INT_L_X24Y9/WW2A1 INT_L_X26Y10/IMUX_L26 INT_L_X26Y10/NW2BEG1 INT_L_X26Y10/NW2END1 INT_L_X26Y11/NW2A1 INT_L_X26Y9/WW2A1 INT_R_X21Y10/NN2END1 INT_R_X21Y10/NW2BEG1 INT_R_X21Y10/SS6A1 INT_R_X21Y11/IMUX35 INT_R_X21Y11/NW2A1 INT_R_X21Y11/NW2END2 INT_R_X21Y11/SS6BEG1 INT_R_X21Y12/NE2BEG1 INT_R_X21Y12/NE2END1 INT_R_X21Y13/NE2A1 INT_R_X21Y5/NR1BEG1 INT_R_X21Y5/SS6END1 INT_R_X21Y6/GFAN1 INT_R_X21Y6/IMUX22 INT_R_X21Y6/NR1END1 INT_R_X21Y6/NW2BEG1 INT_R_X21Y6/SS6E1 INT_R_X21Y7/NW2A1 INT_R_X21Y7/SS6D1 INT_R_X21Y8/NE2END1 INT_R_X21Y8/NN2BEG1 INT_R_X21Y8/SS6C1 INT_R_X21Y9/NN2A1 INT_R_X21Y9/SS6B1 INT_R_X23Y10/NW2A2 INT_R_X23Y12/IMUX30 INT_R_X23Y12/SR1END2 INT_R_X23Y13/NW6END2 INT_R_X23Y13/SR1BEG2 INT_R_X23Y6/SE2A1 INT_R_X23Y7/IMUX12 INT_R_X23Y7/SE2BEG1 INT_R_X23Y7/SS2END1 INT_R_X23Y8/SS2A1 INT_R_X23Y9/NW2BEG2 INT_R_X23Y9/SS2BEG1 INT_R_X23Y9/WW2END1 INT_R_X25Y10/NN2A2 INT_R_X25Y11/IMUX25 INT_R_X25Y11/NN2END2 INT_R_X25Y11/NR1BEG2 INT_R_X25Y11/NW2END1 INT_R_X25Y12/IMUX28 INT_R_X25Y12/NR1END2 INT_R_X25Y9/IMUX12 INT_R_X25Y9/NN2BEG2 INT_R_X25Y9/NW6BEG2 INT_R_X25Y9/WW2BEG1 INT_R_X25Y9/WW2END1 INT_R_X27Y10/NW2A1 INT_R_X27Y9/LOGIC_OUTS9 INT_R_X27Y9/NW2BEG1 INT_R_X27Y9/WW2BEG1 VBRK_X60Y10/VBRK_WW2END1 VBRK_X60Y14/VBRK_NW4END2 VBRK_X60Y7/VBRK_SE2A1 
pips: CLBLL_R_X21Y11/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X21Y6/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X23Y12/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X23Y7/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X25Y11/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X25Y12/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X25Y9/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X27Y9/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLM_L_X20Y11/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X20Y7/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X22Y10/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X22Y13/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X24Y6/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X24Y6/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X26Y10/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 INT_L_X20Y11/INT_L.NW2END1->>IMUX_L2 INT_L_X20Y11/INT_L.NW2END1->>NE2BEG1 INT_L_X20Y7/INT_L.NW2END1->>IMUX_L17 INT_L_X20Y7/INT_L.NW2END1->>NE2BEG1 INT_L_X22Y10/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X22Y10/INT_L.FAN_BOUNCE7->>IMUX_L16 INT_L_X22Y10/INT_L.NW2END2->>FAN_ALT7 INT_L_X22Y10/INT_L.NW2END2->>NW2BEG2 INT_L_X22Y13/INT_L.NE2END1->>IMUX_L2 INT_L_X24Y6/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X24Y6/INT_L.BYP_BOUNCE5->>FAN_ALT5 INT_L_X24Y6/INT_L.BYP_BOUNCE5->>IMUX_L31 INT_L_X24Y6/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X24Y6/INT_L.FAN_BOUNCE5->>IMUX_L33 INT_L_X24Y6/INT_L.SE2END1->>BYP_ALT5 INT_L_X26Y10/INT_L.NW2END1->>IMUX_L26 INT_L_X26Y10/INT_L.NW2END1->>NW2BEG1 INT_R_X21Y10/INT_R.NN2END1->>NW2BEG1 INT_R_X21Y11/INT_R.NW2END2->>IMUX35 INT_R_X21Y11/INT_R.NW2END2->>SS6BEG1 INT_R_X21Y12/INT_R.NE2END1->>NE2BEG1 INT_R_X21Y5/INT_R.SS6END1->>NR1BEG1 INT_R_X21Y6/INT_R.GFAN1->>IMUX22 INT_R_X21Y6/INT_R.NR1END1->>GFAN1 INT_R_X21Y6/INT_R.NR1END1->>NW2BEG1 INT_R_X21Y8/INT_R.NE2END1->>NN2BEG1 INT_R_X23Y12/INT_R.SR1END2->>IMUX30 INT_R_X23Y13/INT_R.NW6END2->>SR1BEG2 INT_R_X23Y7/INT_R.SS2END1->>IMUX12 INT_R_X23Y7/INT_R.SS2END1->>SE2BEG1 INT_R_X23Y9/INT_R.WW2END1->>NW2BEG2 INT_R_X23Y9/INT_R.WW2END1->>SS2BEG1 INT_R_X25Y11/INT_R.NN2END2->>NR1BEG2 INT_R_X25Y11/INT_R.NW2END1->>IMUX25 INT_R_X25Y12/INT_R.NR1END2->>IMUX28 INT_R_X25Y9/INT_R.WW2END1->>IMUX12 INT_R_X25Y9/INT_R.WW2END1->>NN2BEG2 INT_R_X25Y9/INT_R.WW2END1->>NW6BEG2 INT_R_X25Y9/INT_R.WW2END1->>WW2BEG1 INT_R_X27Y9/INT_R.LOGIC_OUTS9->>NW2BEG1 INT_R_X27Y9/INT_R.LOGIC_OUTS9->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 15, 

r[iforce][3][10]_i_3_n_0 - 
wires: CLBLL_R_X23Y8/CLBLL_EE2BEG0 CLBLL_R_X23Y8/CLBLL_LOGIC_OUTS8 CLBLL_R_X23Y8/CLBLL_L_A CLBLL_R_X25Y9/CLBLL_IMUX17 CLBLL_R_X25Y9/CLBLL_LL_B3 CLBLM_L_X24Y8/CLBLM_EE2BEG0 INT_L_X24Y8/EE2A0 INT_R_X23Y8/EE2BEG0 INT_R_X23Y8/LOGIC_OUTS8 INT_R_X25Y8/EE2END0 INT_R_X25Y8/NR1BEG0 INT_R_X25Y9/IMUX17 INT_R_X25Y9/NR1END0 VBRK_X60Y9/VBRK_EE2BEG0 
pips: CLBLL_R_X23Y8/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLL_R_X25Y9/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 INT_R_X23Y8/INT_R.LOGIC_OUTS8->>EE2BEG0 INT_R_X25Y8/INT_R.EE2END0->>NR1BEG0 INT_R_X25Y9/INT_R.NR1END0->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][3][11]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][3][11]_i_3_n_0 - 
wires: CLBLL_R_X23Y10/CLBLL_LOGIC_OUTS8 CLBLL_R_X23Y10/CLBLL_L_A CLBLL_R_X23Y11/CLBLL_IMUX33 CLBLL_R_X23Y11/CLBLL_L_C1 CLBLL_R_X23Y12/CLBLL_IMUX33 CLBLL_R_X23Y12/CLBLL_L_C1 INT_R_X23Y10/LOGIC_OUTS8 INT_R_X23Y10/NR1BEG0 INT_R_X23Y11/IMUX33 INT_R_X23Y11/NR1BEG0 INT_R_X23Y11/NR1END0 INT_R_X23Y12/IMUX33 INT_R_X23Y12/NR1END0 
pips: CLBLL_R_X23Y10/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLL_R_X23Y11/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X23Y12/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 INT_R_X23Y10/INT_R.LOGIC_OUTS8->>NR1BEG0 INT_R_X23Y11/INT_R.NR1END0->>IMUX33 INT_R_X23Y11/INT_R.NR1END0->>NR1BEG0 INT_R_X23Y12/INT_R.NR1END0->>IMUX33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[iforce][3][12]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][3][12]_i_3_n_0 - 
wires: CLBLL_R_X23Y10/CLBLL_EL1BEG0 CLBLL_R_X23Y10/CLBLL_LOGIC_OUTS9 CLBLL_R_X23Y10/CLBLL_L_B CLBLL_R_X25Y11/CLBLL_IMUX16 CLBLL_R_X25Y11/CLBLL_IMUX46 CLBLL_R_X25Y11/CLBLL_L_B3 CLBLL_R_X25Y11/CLBLL_L_D5 CLBLM_L_X24Y10/CLBLM_EL1BEG0 INT_L_X24Y10/EL1END0 INT_L_X24Y10/NE2BEG0 INT_L_X24Y11/NE2A0 INT_L_X24Y9/EL1END_S3_0 INT_R_X23Y10/EL1BEG0 INT_R_X23Y10/LOGIC_OUTS9 INT_R_X25Y10/NE2END_S3_0 INT_R_X25Y11/IMUX16 INT_R_X25Y11/IMUX46 INT_R_X25Y11/NE2END0 INT_R_X25Y11/NL1BEG_N3 VBRK_X60Y11/VBRK_EL1BEG0 
pips: CLBLL_R_X23Y10/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLL_R_X25Y11/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X25Y11/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 INT_L_X24Y10/INT_L.EL1END0->>NE2BEG0 INT_R_X23Y10/INT_R.LOGIC_OUTS9->>EL1BEG0 INT_R_X25Y11/INT_R.NE2END0->>IMUX16 INT_R_X25Y11/INT_R.NE2END0->>NL1BEG_N3 INT_R_X25Y11/INT_R.NL1BEG_N3->>IMUX46 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[iforce][3][13]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][3][13]_i_3_n_0 - 
wires: CLBLL_R_X25Y10/CLBLL_LL_CMUX CLBLL_R_X25Y10/CLBLL_LOGIC_OUTS22 CLBLL_R_X25Y11/CLBLL_IMUX12 CLBLL_R_X25Y11/CLBLL_LL_B6 CLBLL_R_X25Y12/CLBLL_IMUX32 CLBLL_R_X25Y12/CLBLL_LL_C1 INT_R_X25Y10/LOGIC_OUTS22 INT_R_X25Y10/NN2BEG0 INT_R_X25Y11/FAN_BOUNCE_S3_0 INT_R_X25Y11/IMUX12 INT_R_X25Y11/NN2A0 INT_R_X25Y11/NN2END_S2_0 INT_R_X25Y12/FAN_ALT0 INT_R_X25Y12/FAN_BOUNCE0 INT_R_X25Y12/IMUX32 INT_R_X25Y12/NN2END0 
pips: CLBLL_R_X25Y10/CLBLL_R.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 CLBLL_R_X25Y11/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X25Y12/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 INT_R_X25Y10/INT_R.LOGIC_OUTS22->>NN2BEG0 INT_R_X25Y11/INT_R.FAN_BOUNCE_S3_0->>IMUX12 INT_R_X25Y12/INT_R.FAN_ALT0->>FAN_BOUNCE0 INT_R_X25Y12/INT_R.NN2END0->>FAN_ALT0 INT_R_X25Y12/INT_R.NN2END0->>IMUX32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[iforce][3][14]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][3][14]_i_4_n_0 - 
wires: CLBLL_R_X25Y10/CLBLL_ER1BEG0 CLBLL_R_X25Y10/CLBLL_LL_C CLBLL_R_X25Y10/CLBLL_LOGIC_OUTS14 CLBLL_R_X25Y11/CLBLL_NE2A2 CLBLM_L_X26Y10/CLBLM_ER1BEG0 CLBLM_L_X26Y10/CLBLM_IMUX25 CLBLM_L_X26Y10/CLBLM_L_B5 CLBLM_L_X26Y11/CLBLM_IMUX20 CLBLM_L_X26Y11/CLBLM_L_C2 CLBLM_L_X26Y11/CLBLM_NE2A2 INT_L_X26Y10/ER1END0 INT_L_X26Y10/IMUX_L25 INT_L_X26Y11/IMUX_L20 INT_L_X26Y11/NE2END2 INT_R_X25Y10/ER1BEG0 INT_R_X25Y10/LOGIC_OUTS14 INT_R_X25Y10/NE2BEG2 INT_R_X25Y10/SR1BEG3 INT_R_X25Y10/SR1END_N3_3 INT_R_X25Y11/NE2A2 INT_R_X25Y9/ER1BEG_S0 INT_R_X25Y9/SR1END3 
pips: CLBLL_R_X25Y10/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLM_L_X26Y10/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X26Y11/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 INT_L_X26Y10/INT_L.ER1END0->>IMUX_L25 INT_L_X26Y11/INT_L.NE2END2->>IMUX_L20 INT_R_X25Y10/INT_R.LOGIC_OUTS14->>NE2BEG2 INT_R_X25Y10/INT_R.LOGIC_OUTS14->>SR1BEG3 INT_R_X25Y9/INT_R.SR1END3->>ER1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[iforce][3][15]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][3][15]_i_2_n_0 - 
wires: CLBLM_L_X26Y10/CLBLM_IMUX12 CLBLM_L_X26Y10/CLBLM_LOGIC_OUTS14 CLBLM_L_X26Y10/CLBLM_M_B6 CLBLM_L_X26Y10/CLBLM_M_C INT_L_X26Y10/IMUX_L12 INT_L_X26Y10/LOGIC_OUTS_L14 
pips: CLBLM_L_X26Y10/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X26Y10/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X26Y10/INT_L.LOGIC_OUTS_L14->>IMUX_L12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][3][15]_i_3_n_0 - 
wires: CLBLL_R_X25Y7/CLBLL_LL_A CLBLL_R_X25Y7/CLBLL_LOGIC_OUTS12 CLBLL_R_X25Y8/CLBLL_NE2A0 CLBLM_L_X26Y10/CLBLM_IMUX17 CLBLM_L_X26Y10/CLBLM_IMUX40 CLBLM_L_X26Y10/CLBLM_M_B3 CLBLM_L_X26Y10/CLBLM_M_D1 CLBLM_L_X26Y8/CLBLM_NE2A0 INT_L_X26Y10/IMUX_L17 INT_L_X26Y10/IMUX_L40 INT_L_X26Y10/NN2END0 INT_L_X26Y7/NE2END_S3_0 INT_L_X26Y8/NE2END0 INT_L_X26Y8/NN2BEG0 INT_L_X26Y9/NN2A0 INT_L_X26Y9/NN2END_S2_0 INT_R_X25Y7/LOGIC_OUTS12 INT_R_X25Y7/NE2BEG0 INT_R_X25Y8/NE2A0 
pips: CLBLL_R_X25Y7/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLM_L_X26Y10/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X26Y10/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 INT_L_X26Y10/INT_L.NN2END0->>IMUX_L17 INT_L_X26Y10/INT_L.NN2END0->>IMUX_L40 INT_L_X26Y8/INT_L.NE2END0->>NN2BEG0 INT_R_X25Y7/INT_R.LOGIC_OUTS12->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[iforce][3][1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][3][1]_i_3_n_0 - 
wires: CLBLL_R_X21Y6/CLBLL_IMUX35 CLBLL_R_X21Y6/CLBLL_LL_C6 CLBLL_R_X21Y7/CLBLL_IMUX34 CLBLL_R_X21Y7/CLBLL_L_C6 CLBLL_R_X21Y7/CLBLL_SW2A1 CLBLL_R_X23Y8/CLBLL_LOGIC_OUTS16 CLBLL_R_X23Y8/CLBLL_L_AMUX CLBLM_L_X22Y7/CLBLM_SW2A1 INT_L_X22Y7/SW2A1 INT_L_X22Y8/SW2BEG1 INT_L_X22Y8/WL1END1 INT_R_X21Y6/IMUX35 INT_R_X21Y6/SL1END1 INT_R_X21Y7/IMUX34 INT_R_X21Y7/SL1BEG1 INT_R_X21Y7/SW2END1 INT_R_X23Y8/LOGIC_OUTS16 INT_R_X23Y8/WL1BEG1 
pips: CLBLL_R_X21Y6/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X21Y7/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X23Y8/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_L_X22Y8/INT_L.WL1END1->>SW2BEG1 INT_R_X21Y6/INT_R.SL1END1->>IMUX35 INT_R_X21Y7/INT_R.SW2END1->>IMUX34 INT_R_X21Y7/INT_R.SW2END1->>SL1BEG1 INT_R_X23Y8/INT_R.LOGIC_OUTS16->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[iforce][3][2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][3][2]_i_3_n_0 - 
wires: CLBLL_R_X23Y7/CLBLL_IMUX17 CLBLL_R_X23Y7/CLBLL_IMUX23 CLBLL_R_X23Y7/CLBLL_LL_B3 CLBLL_R_X23Y7/CLBLL_L_C3 CLBLL_R_X23Y8/CLBLL_LOGIC_OUTS9 CLBLL_R_X23Y8/CLBLL_L_B INT_R_X23Y7/BYP_ALT5 INT_R_X23Y7/BYP_BOUNCE5 INT_R_X23Y7/FAN_ALT5 INT_R_X23Y7/FAN_BOUNCE5 INT_R_X23Y7/IMUX17 INT_R_X23Y7/IMUX23 INT_R_X23Y7/SL1END1 INT_R_X23Y8/LOGIC_OUTS9 INT_R_X23Y8/SL1BEG1 
pips: CLBLL_R_X23Y7/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X23Y7/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X23Y8/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 INT_R_X23Y7/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X23Y7/INT_R.BYP_BOUNCE5->>FAN_ALT5 INT_R_X23Y7/INT_R.BYP_BOUNCE5->>IMUX23 INT_R_X23Y7/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X23Y7/INT_R.FAN_BOUNCE5->>IMUX17 INT_R_X23Y7/INT_R.SL1END1->>BYP_ALT5 INT_R_X23Y8/INT_R.LOGIC_OUTS9->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[iforce][3][3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][3][3]_i_3_n_0 - 
wires: CLBLL_R_X23Y9/CLBLL_ER1BEG1 CLBLL_R_X23Y9/CLBLL_LOGIC_OUTS18 CLBLL_R_X23Y9/CLBLL_L_CMUX CLBLM_L_X24Y6/CLBLM_IMUX23 CLBLM_L_X24Y6/CLBLM_L_C3 CLBLM_L_X24Y7/CLBLM_IMUX20 CLBLM_L_X24Y7/CLBLM_L_C2 CLBLM_L_X24Y9/CLBLM_ER1BEG1 INT_L_X24Y6/FAN_BOUNCE_S3_6 INT_L_X24Y6/IMUX_L23 INT_L_X24Y7/FAN_ALT6 INT_L_X24Y7/FAN_BOUNCE6 INT_L_X24Y7/IMUX_L20 INT_L_X24Y7/SS2END1 INT_L_X24Y8/SS2A1 INT_L_X24Y9/ER1END1 INT_L_X24Y9/SS2BEG1 INT_R_X23Y9/ER1BEG1 INT_R_X23Y9/LOGIC_OUTS18 VBRK_X60Y10/VBRK_ER1BEG1 
pips: CLBLL_R_X23Y9/CLBLL_R.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 CLBLM_L_X24Y6/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X24Y7/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 INT_L_X24Y6/INT_L.FAN_BOUNCE_S3_6->>IMUX_L23 INT_L_X24Y7/INT_L.FAN_ALT6->>FAN_BOUNCE6 INT_L_X24Y7/INT_L.SS2END1->>FAN_ALT6 INT_L_X24Y7/INT_L.SS2END1->>IMUX_L20 INT_L_X24Y9/INT_L.ER1END1->>SS2BEG1 INT_R_X23Y9/INT_R.LOGIC_OUTS18->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[iforce][3][4]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][3][4]_i_3_n_0 - 
wires: CLBLL_R_X23Y6/CLBLL_ER1BEG1 CLBLL_R_X23Y8/CLBLL_LOGIC_OUTS18 CLBLL_R_X23Y8/CLBLL_L_CMUX CLBLM_L_X24Y6/CLBLM_ER1BEG1 CLBLM_L_X24Y6/CLBLM_IMUX35 CLBLM_L_X24Y6/CLBLM_M_C6 INT_L_X24Y6/ER1END1 INT_L_X24Y6/IMUX_L35 INT_R_X23Y6/ER1BEG1 INT_R_X23Y6/SS2END0 INT_R_X23Y7/SS2A0 INT_R_X23Y8/LOGIC_OUTS18 INT_R_X23Y8/SS2BEG0 VBRK_X60Y7/VBRK_ER1BEG1 
pips: CLBLL_R_X23Y8/CLBLL_R.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 CLBLM_L_X24Y6/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 INT_L_X24Y6/INT_L.ER1END1->>IMUX_L35 INT_R_X23Y6/INT_R.SS2END0->>ER1BEG1 INT_R_X23Y8/INT_R.LOGIC_OUTS18->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][3][5]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][3][5]_i_3_n_0 - 
wires: CLBLL_R_X19Y8/CLBLL_IMUX5 CLBLL_R_X19Y8/CLBLL_L_A6 CLBLL_R_X19Y8/CLBLL_NW2A3 CLBLL_R_X21Y8/CLBLL_WW2END2 CLBLL_R_X23Y8/CLBLL_LOGIC_OUTS10 CLBLL_R_X23Y8/CLBLL_L_C CLBLM_L_X20Y7/CLBLM_IMUX27 CLBLM_L_X20Y7/CLBLM_M_B4 CLBLM_L_X20Y8/CLBLM_NW2A3 CLBLM_L_X22Y8/CLBLM_WW2END2 INT_L_X20Y7/FAN_ALT5 INT_L_X20Y7/FAN_BOUNCE5 INT_L_X20Y7/IMUX_L27 INT_L_X20Y7/NW2BEG3 INT_L_X20Y7/SW2END2 INT_L_X20Y8/NW2A3 INT_L_X22Y8/WW2A2 INT_R_X19Y8/IMUX5 INT_R_X19Y8/NW2END3 INT_R_X21Y7/SW2A2 INT_R_X21Y8/SW2BEG2 INT_R_X21Y8/WW2END2 INT_R_X23Y8/LOGIC_OUTS10 INT_R_X23Y8/WW2BEG2 
pips: CLBLL_R_X19Y8/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X23Y8/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLM_L_X20Y7/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 INT_L_X20Y7/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X20Y7/INT_L.FAN_BOUNCE5->>IMUX_L27 INT_L_X20Y7/INT_L.SW2END2->>FAN_ALT5 INT_L_X20Y7/INT_L.SW2END2->>NW2BEG3 INT_R_X19Y8/INT_R.NW2END3->>IMUX5 INT_R_X21Y8/INT_R.WW2END2->>SW2BEG2 INT_R_X23Y8/INT_R.LOGIC_OUTS10->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[iforce][3][6]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][3][6]_i_3_n_0 - 
wires: CLBLL_R_X21Y11/CLBLL_IMUX22 CLBLL_R_X21Y11/CLBLL_IMUX30 CLBLL_R_X21Y11/CLBLL_LL_C3 CLBLL_R_X21Y11/CLBLL_L_C5 CLBLL_R_X21Y8/CLBLL_NW4A0 CLBLL_R_X23Y8/CLBLL_LOGIC_OUTS17 CLBLL_R_X23Y8/CLBLL_L_BMUX CLBLM_L_X22Y8/CLBLM_NW4A0 INT_L_X20Y11/EL1BEG3 INT_L_X20Y11/NW6END_S0_0 INT_L_X20Y12/EL1BEG_N3 INT_L_X20Y12/NW6END0 INT_L_X22Y7/SW2END3 INT_L_X22Y8/NW6BEG0 INT_L_X22Y8/SW2END_N0_3 INT_R_X21Y10/NW6C0 INT_R_X21Y11/EL1END3 INT_R_X21Y11/IMUX22 INT_R_X21Y11/IMUX30 INT_R_X21Y11/NW6D0 INT_R_X21Y12/NW6E0 INT_R_X21Y8/NW6A0 INT_R_X21Y9/NW6B0 INT_R_X23Y7/SW2A3 INT_R_X23Y8/LOGIC_OUTS17 INT_R_X23Y8/SW2BEG3 
pips: CLBLL_R_X21Y11/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X21Y11/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X23Y8/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 INT_L_X20Y12/INT_L.NW6END0->>EL1BEG_N3 INT_L_X22Y8/INT_L.SW2END_N0_3->>NW6BEG0 INT_R_X21Y11/INT_R.EL1END3->>IMUX22 INT_R_X21Y11/INT_R.EL1END3->>IMUX30 INT_R_X23Y8/INT_R.LOGIC_OUTS17->>SW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[iforce][3][7]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][3][7]_i_3_n_0 - 
wires: CLBLL_R_X23Y10/CLBLL_LOGIC_OUTS16 CLBLL_R_X23Y10/CLBLL_L_AMUX CLBLM_L_X22Y13/CLBLM_IMUX11 CLBLM_L_X22Y13/CLBLM_M_A4 INT_L_X22Y13/IMUX_L11 INT_L_X22Y13/NW2END2 INT_R_X23Y10/LOGIC_OUTS16 INT_R_X23Y10/NN2BEG2 INT_R_X23Y11/NN2A2 INT_R_X23Y12/NN2END2 INT_R_X23Y12/NW2BEG2 INT_R_X23Y13/NW2A2 
pips: CLBLL_R_X23Y10/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLM_L_X22Y13/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 INT_L_X22Y13/INT_L.NW2END2->>IMUX_L11 INT_R_X23Y10/INT_R.LOGIC_OUTS16->>NN2BEG2 INT_R_X23Y12/INT_R.NN2END2->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][3][8]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][3][8]_i_3_n_0 - 
wires: CLBLL_R_X23Y10/CLBLL_LOGIC_OUTS17 CLBLL_R_X23Y10/CLBLL_L_BMUX CLBLM_L_X22Y10/CLBLM_IMUX13 CLBLM_L_X22Y10/CLBLM_L_B6 CLBLM_L_X22Y12/CLBLM_IMUX14 CLBLM_L_X22Y12/CLBLM_L_B1 INT_L_X22Y10/IMUX_L13 INT_L_X22Y10/NN2BEG3 INT_L_X22Y10/WL1END2 INT_L_X22Y11/NN2A3 INT_L_X22Y12/IMUX_L14 INT_L_X22Y12/NN2END3 INT_R_X23Y10/LOGIC_OUTS17 INT_R_X23Y10/WL1BEG2 
pips: CLBLL_R_X23Y10/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLM_L_X22Y10/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X22Y12/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 INT_L_X22Y10/INT_L.WL1END2->>IMUX_L13 INT_L_X22Y10/INT_L.WL1END2->>NN2BEG3 INT_L_X22Y12/INT_L.NN2END3->>IMUX_L14 INT_R_X23Y10/INT_R.LOGIC_OUTS17->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[iforce][3][9]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iforce][3][9]_i_3_n_0 - 
wires: CLBLL_R_X21Y9/CLBLL_WW2A2 CLBLL_R_X23Y9/CLBLL_LOGIC_OUTS10 CLBLL_R_X23Y9/CLBLL_L_C CLBLM_L_X20Y11/CLBLM_IMUX15 CLBLM_L_X20Y11/CLBLM_IMUX7 CLBLM_L_X20Y11/CLBLM_M_A1 CLBLM_L_X20Y11/CLBLM_M_B1 CLBLM_L_X22Y9/CLBLM_WW2A2 INT_L_X20Y10/NN2A3 INT_L_X20Y11/IMUX_L15 INT_L_X20Y11/IMUX_L7 INT_L_X20Y11/NN2END3 INT_L_X20Y9/NN2BEG3 INT_L_X20Y9/WW2END2 INT_L_X22Y9/WR1END3 INT_L_X22Y9/WW2BEG2 INT_R_X21Y9/WW2A2 INT_R_X23Y9/LOGIC_OUTS10 INT_R_X23Y9/WR1BEG3 
pips: CLBLL_R_X23Y9/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLM_L_X20Y11/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X20Y11/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X20Y11/INT_L.NN2END3->>IMUX_L15 INT_L_X20Y11/INT_L.NN2END3->>IMUX_L7 INT_L_X20Y9/INT_L.WW2END2->>NN2BEG3 INT_L_X22Y9/INT_L.WR1END3->>WW2BEG2 INT_R_X23Y9/INT_R.LOGIC_OUTS10->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

v[ilevel] - 
wires: CLBLL_R_X19Y11/CLBLL_EL1BEG1 CLBLL_R_X19Y11/CLBLL_NW2A2 CLBLL_R_X21Y11/CLBLL_FAN6 CLBLL_R_X21Y11/CLBLL_L_CE CLBLL_R_X21Y11/CLBLL_WW2END1 CLBLL_R_X23Y11/CLBLL_FAN7 CLBLL_R_X23Y11/CLBLL_LL_CE CLBLL_R_X23Y11/CLBLL_NW2A2 CLBLL_R_X25Y11/CLBLL_FAN7 CLBLL_R_X25Y11/CLBLL_LL_CE CLBLM_L_X20Y11/CLBLM_EL1BEG1 CLBLM_L_X20Y11/CLBLM_FAN6 CLBLM_L_X20Y11/CLBLM_L_CE CLBLM_L_X20Y11/CLBLM_NW2A2 CLBLM_L_X20Y5/CLBLM_FAN6 CLBLM_L_X20Y5/CLBLM_L_CE CLBLM_L_X20Y8/CLBLM_FAN7 CLBLM_L_X20Y8/CLBLM_M_CE CLBLM_L_X22Y11/CLBLM_WW2END1 CLBLM_L_X24Y11/CLBLM_FAN6 CLBLM_L_X24Y11/CLBLM_L_CE CLBLM_L_X24Y11/CLBLM_NW2A2 CLBLM_L_X24Y4/CLBLM_LOGIC_OUTS8 CLBLM_L_X24Y4/CLBLM_L_A CLBLM_L_X24Y5/CLBLM_FAN7 CLBLM_L_X24Y5/CLBLM_M_CE CLBLM_L_X24Y9/CLBLM_FAN7 CLBLM_L_X24Y9/CLBLM_M_CE INT_L_X20Y10/NW2BEG2 INT_L_X20Y10/SS2BEG1 INT_L_X20Y10/SW2END1 INT_L_X20Y11/EL1END1 INT_L_X20Y11/FAN_ALT6 INT_L_X20Y11/FAN_L6 INT_L_X20Y11/NW2A2 INT_L_X20Y5/FAN_ALT6 INT_L_X20Y5/FAN_L6 INT_L_X20Y5/SS2END1 INT_L_X20Y6/SS2A1 INT_L_X20Y7/SL1END1 INT_L_X20Y7/SS2BEG1 INT_L_X20Y8/FAN_ALT7 INT_L_X20Y8/FAN_L7 INT_L_X20Y8/SL1BEG1 INT_L_X20Y8/SS2END1 INT_L_X20Y9/SS2A1 INT_L_X22Y11/WW2A1 INT_L_X24Y10/NE2A2 INT_L_X24Y10/NE2BEG2 INT_L_X24Y10/NR1END2 INT_L_X24Y10/NW2BEG2 INT_L_X24Y11/FAN_ALT6 INT_L_X24Y11/FAN_L6 INT_L_X24Y11/NE2A2 INT_L_X24Y11/NW2A2 INT_L_X24Y11/NW2END2 INT_L_X24Y4/LOGIC_OUTS_L8 INT_L_X24Y4/NL1BEG2 INT_L_X24Y4/NL1BEG_N3 INT_L_X24Y5/FAN_ALT7 INT_L_X24Y5/FAN_L7 INT_L_X24Y5/NL1END2 INT_L_X24Y5/NN2BEG2 INT_L_X24Y6/NN2A2 INT_L_X24Y7/NN2BEG2 INT_L_X24Y7/NN2END2 INT_L_X24Y8/NN2A2 INT_L_X24Y9/FAN_ALT7 INT_L_X24Y9/FAN_L7 INT_L_X24Y9/NE2BEG2 INT_L_X24Y9/NN2END2 INT_L_X24Y9/NR1BEG2 INT_R_X19Y11/EL1BEG1 INT_R_X19Y11/NW2END2 INT_R_X21Y10/SW2A1 INT_R_X21Y11/FAN6 INT_R_X21Y11/FAN_ALT6 INT_R_X21Y11/SW2BEG1 INT_R_X21Y11/WW2END1 INT_R_X23Y11/FAN7 INT_R_X23Y11/FAN_ALT7 INT_R_X23Y11/NW2END2 INT_R_X23Y11/WW2BEG1 INT_R_X25Y10/NE2END2 INT_R_X25Y10/NW2BEG2 INT_R_X25Y11/FAN7 INT_R_X25Y11/FAN_ALT7 INT_R_X25Y11/NE2END2 INT_R_X25Y11/NW2A2 VBRK_X60Y12/VBRK_NW2A2 
pips: CLBLL_R_X21Y11/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X23Y11/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X25Y11/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLM_L_X20Y11/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X20Y5/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X20Y8/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X24Y11/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X24Y4/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_L_X24Y5/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X24Y9/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE INT_L_X20Y10/INT_L.SW2END1->>NW2BEG2 INT_L_X20Y10/INT_L.SW2END1->>SS2BEG1 INT_L_X20Y11/INT_L.EL1END1->>FAN_ALT6 INT_L_X20Y11/INT_L.FAN_ALT6->>FAN_L6 INT_L_X20Y5/INT_L.FAN_ALT6->>FAN_L6 INT_L_X20Y5/INT_L.SS2END1->>FAN_ALT6 INT_L_X20Y7/INT_L.SL1END1->>SS2BEG1 INT_L_X20Y8/INT_L.FAN_ALT7->>FAN_L7 INT_L_X20Y8/INT_L.SS2END1->>FAN_ALT7 INT_L_X20Y8/INT_L.SS2END1->>SL1BEG1 INT_L_X24Y10/INT_L.NR1END2->>NE2BEG2 INT_L_X24Y10/INT_L.NR1END2->>NW2BEG2 INT_L_X24Y11/INT_L.FAN_ALT6->>FAN_L6 INT_L_X24Y11/INT_L.NW2END2->>FAN_ALT6 INT_L_X24Y4/INT_L.LOGIC_OUTS_L8->>NL1BEG_N3 INT_L_X24Y4/INT_L.NL1BEG_N3->>NL1BEG2 INT_L_X24Y5/INT_L.FAN_ALT7->>FAN_L7 INT_L_X24Y5/INT_L.NL1END2->>FAN_ALT7 INT_L_X24Y5/INT_L.NL1END2->>NN2BEG2 INT_L_X24Y7/INT_L.NN2END2->>NN2BEG2 INT_L_X24Y9/INT_L.FAN_ALT7->>FAN_L7 INT_L_X24Y9/INT_L.NN2END2->>FAN_ALT7 INT_L_X24Y9/INT_L.NN2END2->>NE2BEG2 INT_L_X24Y9/INT_L.NN2END2->>NR1BEG2 INT_R_X19Y11/INT_R.NW2END2->>EL1BEG1 INT_R_X21Y11/INT_R.FAN_ALT6->>FAN6 INT_R_X21Y11/INT_R.WW2END1->>FAN_ALT6 INT_R_X21Y11/INT_R.WW2END1->>SW2BEG1 INT_R_X23Y11/INT_R.FAN_ALT7->>FAN7 INT_R_X23Y11/INT_R.NW2END2->>FAN_ALT7 INT_R_X23Y11/INT_R.NW2END2->>WW2BEG1 INT_R_X25Y10/INT_R.NE2END2->>NW2BEG2 INT_R_X25Y11/INT_R.FAN_ALT7->>FAN7 INT_R_X25Y11/INT_R.NE2END2->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 16, 

v[imask][0] - 
wires: CLBLL_R_X17Y8/CLBLL_FAN7 CLBLL_R_X17Y8/CLBLL_LL_CE CLBLL_R_X17Y9/CLBLL_WR1END1 CLBLL_R_X19Y5/CLBLL_WW2END3 CLBLL_R_X19Y8/CLBLL_EE2BEG0 CLBLL_R_X21Y14/CLBLL_FAN7 CLBLL_R_X21Y14/CLBLL_LL_CE CLBLL_R_X21Y14/CLBLL_NE4C2 CLBLL_R_X21Y14/CLBLL_WR1END3 CLBLL_R_X21Y5/CLBLL_FAN6 CLBLL_R_X21Y5/CLBLL_FAN7 CLBLL_R_X21Y5/CLBLL_LL_CE CLBLL_R_X21Y5/CLBLL_L_CE CLBLL_R_X21Y5/CLBLL_SW2A3 CLBLL_R_X21Y6/CLBLL_NW4A2 CLBLL_R_X21Y8/CLBLL_ER1BEG1 CLBLL_R_X23Y14/CLBLL_FAN6 CLBLL_R_X23Y14/CLBLL_L_CE CLBLL_R_X23Y7/CLBLL_FAN6 CLBLL_R_X23Y7/CLBLL_L_CE CLBLL_R_X23Y7/CLBLL_NE4BEG1 CLBLL_R_X23Y7/CLBLL_WW4C0 CLBLL_R_X25Y11/CLBLL_EE4BEG1 CLBLL_R_X25Y7/CLBLL_WW4A0 CLBLL_R_X27Y11/CLBLL_EE4B1 CLBLL_R_X27Y11/CLBLL_WW2A1 CLBLM_L_X20Y12/CLBLM_FAN7 CLBLM_L_X20Y12/CLBLM_M_CE CLBLM_L_X20Y5/CLBLM_WW2END3 CLBLM_L_X20Y8/CLBLM_EE2BEG0 CLBLM_L_X22Y14/CLBLM_NE4C2 CLBLM_L_X22Y14/CLBLM_WR1END3 CLBLM_L_X22Y5/CLBLM_SW2A3 CLBLM_L_X22Y6/CLBLM_NW4A2 CLBLM_L_X22Y8/CLBLM_ER1BEG1 CLBLM_L_X22Y8/CLBLM_FAN6 CLBLM_L_X22Y8/CLBLM_L_CE CLBLM_L_X24Y11/CLBLM_FAN7 CLBLM_L_X24Y11/CLBLM_M_CE CLBLM_L_X24Y7/CLBLM_NE4BEG1 CLBLM_L_X24Y7/CLBLM_WW4C0 CLBLM_L_X26Y11/CLBLM_EE4BEG1 CLBLM_L_X26Y11/CLBLM_FAN6 CLBLM_L_X26Y11/CLBLM_L_CE CLBLM_L_X26Y7/CLBLM_LOGIC_OUTS12 CLBLM_L_X26Y7/CLBLM_M_A CLBLM_L_X26Y7/CLBLM_WW4A0 CLBLM_L_X28Y11/CLBLM_EE4B1 CLBLM_L_X28Y11/CLBLM_WW2A1 INT_INTERFACE_L_X18Y9/INT_INTERFACE_WR1END1 INT_L_X18Y8/NW2END_S0_0 INT_L_X18Y9/NW2END0 INT_L_X18Y9/WR1BEG1 INT_L_X20Y10/NE6BEG2 INT_L_X20Y10/NN2BEG2 INT_L_X20Y10/NW6END2 INT_L_X20Y11/NN2A2 INT_L_X20Y12/FAN_ALT7 INT_L_X20Y12/FAN_L7 INT_L_X20Y12/NN2END2 INT_L_X20Y5/WW2A3 INT_L_X20Y8/EE2A0 INT_L_X22Y14/EL1BEG1 INT_L_X22Y14/NE6END2 INT_L_X22Y14/WR1BEG3 INT_L_X22Y5/SW2A3 INT_L_X22Y6/ER1BEG_S0 INT_L_X22Y6/NW6BEG2 INT_L_X22Y6/SS2END1 INT_L_X22Y6/SW2BEG3 INT_L_X22Y6/WW4END_S0_0 INT_L_X22Y7/ER1BEG0 INT_L_X22Y7/SE2A1 INT_L_X22Y7/SS2A1 INT_L_X22Y7/WW4END0 INT_L_X22Y8/ER1END1 INT_L_X22Y8/FAN_ALT6 INT_L_X22Y8/FAN_L6 INT_L_X22Y8/SE2BEG1 INT_L_X22Y8/SS2BEG1 INT_L_X24Y10/NE6D1 INT_L_X24Y11/FAN_ALT7 INT_L_X24Y11/FAN_L7 INT_L_X24Y11/NE6E1 INT_L_X24Y11/WR1END2 INT_L_X24Y7/NE6A1 INT_L_X24Y7/WW4B0 INT_L_X24Y8/NE6B1 INT_L_X24Y9/NE6C1 INT_L_X26Y11/EE4A1 INT_L_X26Y11/FAN_ALT6 INT_L_X26Y11/FAN_L6 INT_L_X26Y11/WW2END1 INT_L_X26Y7/LOGIC_OUTS_L12 INT_L_X26Y7/WW4BEG0 INT_L_X28Y11/EE4C1 INT_L_X28Y11/WR1END2 INT_L_X28Y11/WW2BEG1 INT_R_X17Y8/FAN7 INT_R_X17Y8/FAN_ALT7 INT_R_X17Y8/SR1END1 INT_R_X17Y9/SR1BEG1 INT_R_X17Y9/WR1END1 INT_R_X19Y5/WW2END3 INT_R_X19Y6/NN2BEG0 INT_R_X19Y6/WW2END_N0_3 INT_R_X19Y7/NN2A0 INT_R_X19Y7/NN2END_S2_0 INT_R_X19Y8/EE2BEG0 INT_R_X19Y8/NN2END0 INT_R_X19Y8/NW2BEG0 INT_R_X19Y9/NW2A0 INT_R_X21Y10/NE6A2 INT_R_X21Y10/NW6E2 INT_R_X21Y11/NE6B2 INT_R_X21Y12/NE6C2 INT_R_X21Y13/NE6D2 INT_R_X21Y14/FAN7 INT_R_X21Y14/FAN_ALT3 INT_R_X21Y14/FAN_ALT7 INT_R_X21Y14/FAN_BOUNCE3 INT_R_X21Y14/NE6E2 INT_R_X21Y14/WR1END3 INT_R_X21Y5/FAN6 INT_R_X21Y5/FAN7 INT_R_X21Y5/FAN_ALT3 INT_R_X21Y5/FAN_ALT6 INT_R_X21Y5/FAN_ALT7 INT_R_X21Y5/FAN_BOUNCE3 INT_R_X21Y5/FAN_BOUNCE7 INT_R_X21Y5/SW2END3 INT_R_X21Y5/WW2BEG3 INT_R_X21Y6/NW6A2 INT_R_X21Y6/SW2END_N0_3 INT_R_X21Y7/NW6B2 INT_R_X21Y8/EE2END0 INT_R_X21Y8/ER1BEG1 INT_R_X21Y8/NW6C2 INT_R_X21Y9/NW6D2 INT_R_X23Y14/EL1END1 INT_R_X23Y14/FAN6 INT_R_X23Y14/FAN_ALT6 INT_R_X23Y7/BYP_ALT1 INT_R_X23Y7/BYP_BOUNCE1 INT_R_X23Y7/ER1END0 INT_R_X23Y7/FAN6 INT_R_X23Y7/FAN_ALT6 INT_R_X23Y7/NE6BEG1 INT_R_X23Y7/SE2END1 INT_R_X23Y7/WW4C0 INT_R_X25Y11/EE4BEG1 INT_R_X25Y11/NE6END1 INT_R_X25Y11/WR1BEG2 INT_R_X25Y7/WW4A0 INT_R_X27Y11/EE4B1 INT_R_X27Y11/WW2A1 INT_R_X29Y11/EE4END1 INT_R_X29Y11/WR1BEG2 VBRK_X60Y8/VBRK_NE4BEG1 VBRK_X60Y8/VBRK_WW4C0 VFRAME_X47Y10/VFRAME_WR1END1 
pips: CLBLL_R_X17Y8/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X21Y14/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X21Y5/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X21Y5/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X23Y14/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X23Y7/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLM_L_X20Y12/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X22Y8/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X24Y11/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X26Y11/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X26Y7/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X18Y9/INT_L.NW2END0->>WR1BEG1 INT_L_X20Y10/INT_L.NW6END2->>NE6BEG2 INT_L_X20Y10/INT_L.NW6END2->>NN2BEG2 INT_L_X20Y12/INT_L.FAN_ALT7->>FAN_L7 INT_L_X20Y12/INT_L.NN2END2->>FAN_ALT7 INT_L_X22Y14/INT_L.NE6END2->>EL1BEG1 INT_L_X22Y14/INT_L.NE6END2->>WR1BEG3 INT_L_X22Y6/INT_L.SS2END1->>NW6BEG2 INT_L_X22Y6/INT_L.WW4END_S0_0->>ER1BEG_S0 INT_L_X22Y6/INT_L.WW4END_S0_0->>SW2BEG3 INT_L_X22Y8/INT_L.ER1END1->>FAN_ALT6 INT_L_X22Y8/INT_L.ER1END1->>SE2BEG1 INT_L_X22Y8/INT_L.ER1END1->>SS2BEG1 INT_L_X22Y8/INT_L.FAN_ALT6->>FAN_L6 INT_L_X24Y11/INT_L.FAN_ALT7->>FAN_L7 INT_L_X24Y11/INT_L.WR1END2->>FAN_ALT7 INT_L_X26Y11/INT_L.FAN_ALT6->>FAN_L6 INT_L_X26Y11/INT_L.WW2END1->>FAN_ALT6 INT_L_X26Y7/INT_L.LOGIC_OUTS_L12->>WW4BEG0 INT_L_X28Y11/INT_L.WR1END2->>WW2BEG1 INT_R_X17Y8/INT_R.FAN_ALT7->>FAN7 INT_R_X17Y8/INT_R.SR1END1->>FAN_ALT7 INT_R_X17Y9/INT_R.WR1END1->>SR1BEG1 INT_R_X19Y6/INT_R.WW2END_N0_3->>NN2BEG0 INT_R_X19Y8/INT_R.NN2END0->>EE2BEG0 INT_R_X19Y8/INT_R.NN2END0->>NW2BEG0 INT_R_X21Y14/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X21Y14/INT_R.FAN_ALT7->>FAN7 INT_R_X21Y14/INT_R.FAN_BOUNCE3->>FAN_ALT7 INT_R_X21Y14/INT_R.WR1END3->>FAN_ALT3 INT_R_X21Y5/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X21Y5/INT_R.FAN_ALT6->>FAN6 INT_R_X21Y5/INT_R.FAN_ALT7->>FAN7 INT_R_X21Y5/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X21Y5/INT_R.FAN_BOUNCE3->>FAN_ALT7 INT_R_X21Y5/INT_R.FAN_BOUNCE7->>FAN_ALT6 INT_R_X21Y5/INT_R.SW2END3->>FAN_ALT3 INT_R_X21Y5/INT_R.SW2END3->>WW2BEG3 INT_R_X21Y8/INT_R.EE2END0->>ER1BEG1 INT_R_X23Y14/INT_R.EL1END1->>FAN_ALT6 INT_R_X23Y14/INT_R.FAN_ALT6->>FAN6 INT_R_X23Y7/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X23Y7/INT_R.BYP_BOUNCE1->>FAN_ALT6 INT_R_X23Y7/INT_R.ER1END0->>BYP_ALT1 INT_R_X23Y7/INT_R.FAN_ALT6->>FAN6 INT_R_X23Y7/INT_R.SE2END1->>NE6BEG1 INT_R_X25Y11/INT_R.NE6END1->>EE4BEG1 INT_R_X25Y11/INT_R.NE6END1->>WR1BEG2 INT_R_X29Y11/INT_R.EE4END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 16, 

r[imask][0][15]_i_2_n_0 - 
wires: CLBLM_L_X26Y6/CLBLM_LOGIC_OUTS20 CLBLM_L_X26Y6/CLBLM_M_AMUX CLBLM_L_X26Y7/CLBLM_IMUX1 CLBLM_L_X26Y7/CLBLM_M_A3 INT_L_X26Y6/LOGIC_OUTS_L20 INT_L_X26Y6/NL1BEG1 INT_L_X26Y7/IMUX_L1 INT_L_X26Y7/NL1END1 
pips: CLBLM_L_X26Y6/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_L_X26Y7/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 INT_L_X26Y6/INT_L.LOGIC_OUTS_L20->>NL1BEG1 INT_L_X26Y7/INT_L.NL1END1->>IMUX_L1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v[imask][1] - 
wires: CLBLL_R_X17Y12/CLBLL_FAN6 CLBLL_R_X17Y12/CLBLL_L_CE CLBLL_R_X17Y12/CLBLL_SW2A1 CLBLL_R_X19Y13/CLBLL_WW2A1 CLBLL_R_X19Y7/CLBLL_FAN7 CLBLL_R_X19Y7/CLBLL_LL_CE CLBLL_R_X19Y7/CLBLL_WW2END1 CLBLL_R_X21Y12/CLBLL_FAN6 CLBLL_R_X21Y12/CLBLL_L_CE CLBLL_R_X21Y13/CLBLL_WL1END0 CLBLL_R_X21Y13/CLBLL_WW2A1 CLBLL_R_X21Y7/CLBLL_FAN7 CLBLL_R_X21Y7/CLBLL_LL_CE CLBLL_R_X21Y7/CLBLL_NW2A2 CLBLL_R_X23Y10/CLBLL_NE4C2 CLBLL_R_X23Y14/CLBLL_FAN7 CLBLL_R_X23Y14/CLBLL_LL_CE CLBLL_R_X23Y14/CLBLL_WW2END1 CLBLL_R_X23Y4/CLBLL_WW2END2 CLBLL_R_X23Y6/CLBLL_EE2A2 CLBLL_R_X25Y10/CLBLL_NE4C2 CLBLL_R_X25Y12/CLBLL_FAN6 CLBLL_R_X25Y12/CLBLL_L_CE CLBLL_R_X25Y13/CLBLL_NE2A1 CLBLL_R_X25Y14/CLBLL_WR1END2 CLBLL_R_X25Y4/CLBLL_LOGIC_OUTS10 CLBLL_R_X25Y4/CLBLL_L_C CLBLM_L_X20Y13/CLBLM_FAN6 CLBLM_L_X20Y13/CLBLM_L_CE CLBLM_L_X20Y13/CLBLM_WW2A1 CLBLM_L_X20Y7/CLBLM_WW2END1 CLBLM_L_X22Y13/CLBLM_WL1END0 CLBLM_L_X22Y13/CLBLM_WW2A1 CLBLM_L_X22Y6/CLBLM_FAN7 CLBLM_L_X22Y6/CLBLM_M_CE CLBLM_L_X22Y7/CLBLM_NW2A2 CLBLM_L_X24Y10/CLBLM_NE4C2 CLBLM_L_X24Y12/CLBLM_FAN7 CLBLM_L_X24Y12/CLBLM_M_CE CLBLM_L_X24Y14/CLBLM_WW2END1 CLBLM_L_X24Y4/CLBLM_WW2END2 CLBLM_L_X24Y6/CLBLM_EE2A2 CLBLM_L_X24Y7/CLBLM_FAN7 CLBLM_L_X24Y7/CLBLM_M_CE CLBLM_L_X26Y10/CLBLM_NE4C2 CLBLM_L_X26Y13/CLBLM_NE2A1 CLBLM_L_X26Y14/CLBLM_FAN7 CLBLM_L_X26Y14/CLBLM_M_CE CLBLM_L_X26Y14/CLBLM_WR1END2 CLBLM_L_X26Y9/CLBLM_FAN7 CLBLM_L_X26Y9/CLBLM_M_CE INT_INTERFACE_L_X18Y12/INT_INTERFACE_SW2A1 INT_L_X18Y12/SW2A1 INT_L_X18Y13/SW2BEG1 INT_L_X18Y13/WW2END1 INT_L_X20Y12/ER1BEG1 INT_L_X20Y12/SW2END0 INT_L_X20Y13/FAN_ALT6 INT_L_X20Y13/FAN_L6 INT_L_X20Y13/WW2BEG1 INT_L_X20Y13/WW2END1 INT_L_X20Y7/WW2A1 INT_L_X22Y13/SR1END1 INT_L_X22Y13/WL1BEG0 INT_L_X22Y13/WW2BEG1 INT_L_X22Y14/SR1BEG1 INT_L_X22Y14/WL1END0 INT_L_X22Y4/NN2BEG2 INT_L_X22Y4/WL1END1 INT_L_X22Y5/NN2A2 INT_L_X22Y6/EE2BEG2 INT_L_X22Y6/FAN_ALT7 INT_L_X22Y6/FAN_L7 INT_L_X22Y6/NE6BEG2 INT_L_X22Y6/NN2END2 INT_L_X22Y6/NW2BEG2 INT_L_X22Y7/NW2A2 INT_L_X24Y10/NE6END2 INT_L_X24Y10/NN2BEG2 INT_L_X24Y11/NN2A2 INT_L_X24Y12/EL1BEG1 INT_L_X24Y12/FAN_ALT7 INT_L_X24Y12/FAN_L7 INT_L_X24Y12/NN2END2 INT_L_X24Y14/WW2A1 INT_L_X24Y4/WW2A2 INT_L_X24Y6/EE2END2 INT_L_X24Y6/NE6BEG2 INT_L_X24Y6/NR1BEG2 INT_L_X24Y7/FAN_ALT7 INT_L_X24Y7/FAN_L7 INT_L_X24Y7/NR1END2 INT_L_X26Y10/NE6END2 INT_L_X26Y10/SL1BEG2 INT_L_X26Y13/NE2END1 INT_L_X26Y13/NR1BEG1 INT_L_X26Y14/FAN_ALT7 INT_L_X26Y14/FAN_L7 INT_L_X26Y14/GFAN1 INT_L_X26Y14/NR1END1 INT_L_X26Y14/WR1BEG2 INT_L_X26Y9/FAN_ALT7 INT_L_X26Y9/FAN_L7 INT_L_X26Y9/SL1END2 INT_R_X17Y12/FAN6 INT_R_X17Y12/FAN_ALT6 INT_R_X17Y12/SW2END1 INT_R_X19Y13/WW2A1 INT_R_X19Y7/FAN7 INT_R_X19Y7/FAN_ALT7 INT_R_X19Y7/WW2END1 INT_R_X21Y12/ER1END1 INT_R_X21Y12/FAN6 INT_R_X21Y12/FAN_ALT6 INT_R_X21Y12/SW2A0 INT_R_X21Y13/SW2BEG0 INT_R_X21Y13/WL1END0 INT_R_X21Y13/WW2A1 INT_R_X21Y7/FAN7 INT_R_X21Y7/FAN_ALT7 INT_R_X21Y7/NW2END2 INT_R_X21Y7/WW2BEG1 INT_R_X23Y10/NE6E2 INT_R_X23Y14/FAN7 INT_R_X23Y14/FAN_ALT7 INT_R_X23Y14/WL1BEG0 INT_R_X23Y14/WW2END1 INT_R_X23Y4/WL1BEG1 INT_R_X23Y4/WW2END2 INT_R_X23Y6/EE2A2 INT_R_X23Y6/NE6A2 INT_R_X23Y7/NE6B2 INT_R_X23Y8/NE6C2 INT_R_X23Y9/NE6D2 INT_R_X25Y10/NE6E2 INT_R_X25Y12/EL1END1 INT_R_X25Y12/FAN6 INT_R_X25Y12/FAN_ALT6 INT_R_X25Y12/NE2BEG1 INT_R_X25Y13/NE2A1 INT_R_X25Y14/WR1END2 INT_R_X25Y14/WW2BEG1 INT_R_X25Y4/LOGIC_OUTS10 INT_R_X25Y4/WW2BEG2 INT_R_X25Y6/NE6A2 INT_R_X25Y7/NE6B2 INT_R_X25Y8/NE6C2 INT_R_X25Y9/NE6D2 VBRK_X60Y11/VBRK_NE4C2 VBRK_X60Y15/VBRK_WW2END1 VBRK_X60Y5/VBRK_WW2END2 VBRK_X60Y7/VBRK_EE2A2 VFRAME_X47Y13/VFRAME_SW2A1 
pips: CLBLL_R_X17Y12/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X19Y7/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X21Y12/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X21Y7/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X23Y14/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X25Y12/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X25Y4/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLM_L_X20Y13/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X22Y6/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X24Y12/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X24Y7/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X26Y14/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X26Y9/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE INT_L_X18Y13/INT_L.WW2END1->>SW2BEG1 INT_L_X20Y12/INT_L.SW2END0->>ER1BEG1 INT_L_X20Y13/INT_L.FAN_ALT6->>FAN_L6 INT_L_X20Y13/INT_L.WW2END1->>FAN_ALT6 INT_L_X20Y13/INT_L.WW2END1->>WW2BEG1 INT_L_X22Y13/INT_L.SR1END1->>WL1BEG0 INT_L_X22Y13/INT_L.SR1END1->>WW2BEG1 INT_L_X22Y14/INT_L.WL1END0->>SR1BEG1 INT_L_X22Y4/INT_L.WL1END1->>NN2BEG2 INT_L_X22Y6/INT_L.FAN_ALT7->>FAN_L7 INT_L_X22Y6/INT_L.NN2END2->>EE2BEG2 INT_L_X22Y6/INT_L.NN2END2->>FAN_ALT7 INT_L_X22Y6/INT_L.NN2END2->>NE6BEG2 INT_L_X22Y6/INT_L.NN2END2->>NW2BEG2 INT_L_X24Y10/INT_L.NE6END2->>NN2BEG2 INT_L_X24Y12/INT_L.FAN_ALT7->>FAN_L7 INT_L_X24Y12/INT_L.NN2END2->>EL1BEG1 INT_L_X24Y12/INT_L.NN2END2->>FAN_ALT7 INT_L_X24Y6/INT_L.EE2END2->>NE6BEG2 INT_L_X24Y6/INT_L.EE2END2->>NR1BEG2 INT_L_X24Y7/INT_L.FAN_ALT7->>FAN_L7 INT_L_X24Y7/INT_L.NR1END2->>FAN_ALT7 INT_L_X26Y10/INT_L.NE6END2->>SL1BEG2 INT_L_X26Y13/INT_L.NE2END1->>NR1BEG1 INT_L_X26Y14/INT_L.FAN_ALT7->>FAN_L7 INT_L_X26Y14/INT_L.GFAN1->>FAN_ALT7 INT_L_X26Y14/INT_L.NR1END1->>GFAN1 INT_L_X26Y14/INT_L.NR1END1->>WR1BEG2 INT_L_X26Y9/INT_L.FAN_ALT7->>FAN_L7 INT_L_X26Y9/INT_L.SL1END2->>FAN_ALT7 INT_R_X17Y12/INT_R.FAN_ALT6->>FAN6 INT_R_X17Y12/INT_R.SW2END1->>FAN_ALT6 INT_R_X19Y7/INT_R.FAN_ALT7->>FAN7 INT_R_X19Y7/INT_R.WW2END1->>FAN_ALT7 INT_R_X21Y12/INT_R.ER1END1->>FAN_ALT6 INT_R_X21Y12/INT_R.FAN_ALT6->>FAN6 INT_R_X21Y13/INT_R.WL1END0->>SW2BEG0 INT_R_X21Y7/INT_R.FAN_ALT7->>FAN7 INT_R_X21Y7/INT_R.NW2END2->>FAN_ALT7 INT_R_X21Y7/INT_R.NW2END2->>WW2BEG1 INT_R_X23Y14/INT_R.FAN_ALT7->>FAN7 INT_R_X23Y14/INT_R.WW2END1->>FAN_ALT7 INT_R_X23Y14/INT_R.WW2END1->>WL1BEG0 INT_R_X23Y4/INT_R.WW2END2->>WL1BEG1 INT_R_X25Y12/INT_R.EL1END1->>FAN_ALT6 INT_R_X25Y12/INT_R.EL1END1->>NE2BEG1 INT_R_X25Y12/INT_R.FAN_ALT6->>FAN6 INT_R_X25Y14/INT_R.WR1END2->>WW2BEG1 INT_R_X25Y4/INT_R.LOGIC_OUTS10->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 16, 

r[imask][1][15]_i_2_n_0 - 
wires: CLBLL_R_X25Y4/CLBLL_IMUX21 CLBLL_R_X25Y4/CLBLL_LOGIC_OUTS16 CLBLL_R_X25Y4/CLBLL_L_AMUX CLBLL_R_X25Y4/CLBLL_L_C4 INT_R_X25Y4/IMUX21 INT_R_X25Y4/LOGIC_OUTS16 
pips: CLBLL_R_X25Y4/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X25Y4/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_R_X25Y4/INT_R.LOGIC_OUTS16->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v[imask][2] - 
wires: CLBLL_R_X17Y12/CLBLL_ER1BEG3 CLBLL_R_X17Y12/CLBLL_WW4END3 CLBLL_R_X17Y8/CLBLL_FAN6 CLBLL_R_X17Y8/CLBLL_L_CE CLBLL_R_X17Y8/CLBLL_WL1END1 CLBLL_R_X19Y12/CLBLL_FAN7 CLBLL_R_X19Y12/CLBLL_LL_CE CLBLL_R_X19Y12/CLBLL_WW4B3 CLBLL_R_X19Y13/CLBLL_EL1BEG2 CLBLL_R_X19Y8/CLBLL_EE4A2 CLBLL_R_X21Y12/CLBLL_EE2BEG3 CLBLL_R_X21Y13/CLBLL_FAN6 CLBLL_R_X21Y13/CLBLL_L_CE CLBLL_R_X21Y4/CLBLL_WW4END3 CLBLL_R_X21Y6/CLBLL_FAN6 CLBLL_R_X21Y6/CLBLL_L_CE CLBLL_R_X21Y8/CLBLL_EE4C2 CLBLL_R_X23Y13/CLBLL_EE2BEG3 CLBLL_R_X23Y13/CLBLL_FAN6 CLBLL_R_X23Y13/CLBLL_L_CE CLBLL_R_X23Y14/CLBLL_EE2BEG2 CLBLL_R_X23Y4/CLBLL_WW4B3 CLBLL_R_X23Y8/CLBLL_FAN6 CLBLL_R_X23Y8/CLBLL_L_CE CLBLL_R_X23Y9/CLBLL_FAN7 CLBLL_R_X23Y9/CLBLL_LL_CE CLBLL_R_X23Y9/CLBLL_NE2A1 CLBLL_R_X23Y9/CLBLL_WR1END2 CLBLL_R_X25Y13/CLBLL_EL1BEG2 CLBLL_R_X25Y13/CLBLL_FAN7 CLBLL_R_X25Y13/CLBLL_LL_CE CLBLL_R_X25Y14/CLBLL_FAN7 CLBLL_R_X25Y14/CLBLL_LL_CE CLBLL_R_X25Y4/CLBLL_LOGIC_OUTS11 CLBLL_R_X25Y4/CLBLL_L_D CLBLL_R_X27Y11/CLBLL_FAN7 CLBLL_R_X27Y11/CLBLL_LL_CE CLBLL_R_X27Y12/CLBLL_FAN7 CLBLL_R_X27Y12/CLBLL_LL_CE CLBLM_L_X20Y12/CLBLM_WW4B3 CLBLM_L_X20Y13/CLBLM_EL1BEG2 CLBLM_L_X20Y13/CLBLM_FAN7 CLBLM_L_X20Y13/CLBLM_M_CE CLBLM_L_X20Y8/CLBLM_EE4A2 CLBLM_L_X22Y12/CLBLM_EE2BEG3 CLBLM_L_X22Y4/CLBLM_WW4END3 CLBLM_L_X22Y8/CLBLM_EE4C2 CLBLM_L_X24Y13/CLBLM_EE2BEG3 CLBLM_L_X24Y14/CLBLM_EE2BEG2 CLBLM_L_X24Y4/CLBLM_WW4B3 CLBLM_L_X24Y9/CLBLM_NE2A1 CLBLM_L_X24Y9/CLBLM_WR1END2 CLBLM_L_X26Y13/CLBLM_EL1BEG2 INT_INTERFACE_L_X18Y12/INT_INTERFACE_ER1BEG3 INT_INTERFACE_L_X18Y12/INT_INTERFACE_WW4END3 INT_INTERFACE_L_X18Y8/INT_INTERFACE_WL1END1 INT_L_X18Y10/SS6D2 INT_L_X18Y11/SS6C2 INT_L_X18Y12/EL1BEG2 INT_L_X18Y12/ER1END3 INT_L_X18Y12/NE2BEG3 INT_L_X18Y12/SS6B2 INT_L_X18Y12/WW4C3 INT_L_X18Y13/ER1END_N3_3 INT_L_X18Y13/NE2A3 INT_L_X18Y13/SS6A2 INT_L_X18Y14/NW2END3 INT_L_X18Y14/SS6BEG2 INT_L_X18Y8/EE4BEG2 INT_L_X18Y8/SS6END2 INT_L_X18Y8/WL1BEG1 INT_L_X18Y9/SS6E2 INT_L_X20Y12/WW4A3 INT_L_X20Y13/EL1END2 INT_L_X20Y13/FAN_ALT7 INT_L_X20Y13/FAN_L7 INT_L_X20Y8/EE4B2 INT_L_X22Y12/EE2A3 INT_L_X22Y4/WW4C3 INT_L_X22Y8/EE4END2 INT_L_X22Y8/EL1BEG1 INT_L_X24Y13/EE2A3 INT_L_X24Y14/EE2A2 INT_L_X24Y4/WW4A3 INT_L_X24Y9/NE2END1 INT_L_X24Y9/WR1BEG2 INT_L_X26Y12/SE2A2 INT_L_X26Y13/EL1END2 INT_L_X26Y13/SE2BEG2 INT_R_X17Y12/ER1BEG3 INT_R_X17Y12/WW4END3 INT_R_X17Y8/FAN6 INT_R_X17Y8/FAN_ALT6 INT_R_X17Y8/WL1END1 INT_R_X19Y12/EL1END2 INT_R_X19Y12/FAN7 INT_R_X19Y12/FAN_ALT7 INT_R_X19Y12/WW4B3 INT_R_X19Y13/EL1BEG2 INT_R_X19Y13/NE2END3 INT_R_X19Y13/NW2BEG3 INT_R_X19Y14/NW2A3 INT_R_X19Y8/EE4A2 INT_R_X21Y10/NN6D3 INT_R_X21Y11/NN6E3 INT_R_X21Y12/EE2BEG3 INT_R_X21Y12/NL1BEG2 INT_R_X21Y12/NN6END3 INT_R_X21Y12/WW4BEG3 INT_R_X21Y13/FAN6 INT_R_X21Y13/FAN_ALT6 INT_R_X21Y13/NL1END2 INT_R_X21Y4/NN2BEG3 INT_R_X21Y4/WW4END3 INT_R_X21Y5/NN2A3 INT_R_X21Y6/FAN6 INT_R_X21Y6/FAN_ALT1 INT_R_X21Y6/FAN_ALT6 INT_R_X21Y6/FAN_BOUNCE1 INT_R_X21Y6/NN2END3 INT_R_X21Y6/NN6BEG3 INT_R_X21Y7/NN6A3 INT_R_X21Y8/EE4C2 INT_R_X21Y8/NN6B3 INT_R_X21Y9/NN6C3 INT_R_X23Y12/EE2END3 INT_R_X23Y12/NR1BEG3 INT_R_X23Y13/EE2BEG3 INT_R_X23Y13/FAN6 INT_R_X23Y13/FAN_ALT1 INT_R_X23Y13/FAN_ALT6 INT_R_X23Y13/FAN_BOUNCE1 INT_R_X23Y13/NL1BEG2 INT_R_X23Y13/NR1END3 INT_R_X23Y14/EE2BEG2 INT_R_X23Y14/NL1END2 INT_R_X23Y4/WW4B3 INT_R_X23Y8/EL1END1 INT_R_X23Y8/FAN6 INT_R_X23Y8/FAN_ALT6 INT_R_X23Y8/NE2BEG1 INT_R_X23Y9/FAN7 INT_R_X23Y9/FAN_ALT7 INT_R_X23Y9/NE2A1 INT_R_X23Y9/WR1END2 INT_R_X25Y13/EE2END3 INT_R_X25Y13/EL1BEG2 INT_R_X25Y13/FAN7 INT_R_X25Y13/FAN_ALT3 INT_R_X25Y13/FAN_ALT7 INT_R_X25Y13/FAN_BOUNCE3 INT_R_X25Y14/EE2END2 INT_R_X25Y14/FAN7 INT_R_X25Y14/FAN_ALT7 INT_R_X25Y4/LOGIC_OUTS11 INT_R_X25Y4/WW4BEG3 INT_R_X27Y11/FAN7 INT_R_X27Y11/FAN_ALT7 INT_R_X27Y11/SL1END2 INT_R_X27Y12/FAN7 INT_R_X27Y12/FAN_ALT7 INT_R_X27Y12/SE2END2 INT_R_X27Y12/SL1BEG2 VBRK_X60Y10/VBRK_NE2A1 VBRK_X60Y10/VBRK_WR1END2 VBRK_X60Y14/VBRK_EE2BEG3 VBRK_X60Y15/VBRK_EE2BEG2 VBRK_X60Y5/VBRK_WW4B3 VFRAME_X47Y13/VFRAME_ER1BEG3 VFRAME_X47Y13/VFRAME_WW4END3 VFRAME_X47Y9/VFRAME_WL1END1 
pips: CLBLL_R_X17Y8/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X19Y12/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X21Y13/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X21Y6/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X23Y13/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X23Y8/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X23Y9/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X25Y13/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X25Y14/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X25Y4/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLL_R_X27Y11/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X27Y12/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLM_L_X20Y13/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE INT_L_X18Y12/INT_L.ER1END3->>EL1BEG2 INT_L_X18Y12/INT_L.ER1END3->>NE2BEG3 INT_L_X18Y14/INT_L.NW2END3->>SS6BEG2 INT_L_X18Y8/INT_L.SS6END2->>EE4BEG2 INT_L_X18Y8/INT_L.SS6END2->>WL1BEG1 INT_L_X20Y13/INT_L.EL1END2->>FAN_ALT7 INT_L_X20Y13/INT_L.FAN_ALT7->>FAN_L7 INT_L_X22Y8/INT_L.EE4END2->>EL1BEG1 INT_L_X24Y9/INT_L.NE2END1->>WR1BEG2 INT_L_X26Y13/INT_L.EL1END2->>SE2BEG2 INT_R_X17Y12/INT_R.WW4END3->>ER1BEG3 INT_R_X17Y8/INT_R.FAN_ALT6->>FAN6 INT_R_X17Y8/INT_R.WL1END1->>FAN_ALT6 INT_R_X19Y12/INT_R.EL1END2->>FAN_ALT7 INT_R_X19Y12/INT_R.FAN_ALT7->>FAN7 INT_R_X19Y13/INT_R.NE2END3->>EL1BEG2 INT_R_X19Y13/INT_R.NE2END3->>NW2BEG3 INT_R_X21Y12/INT_R.NN6END3->>EE2BEG3 INT_R_X21Y12/INT_R.NN6END3->>NL1BEG2 INT_R_X21Y12/INT_R.NN6END3->>WW4BEG3 INT_R_X21Y13/INT_R.FAN_ALT6->>FAN6 INT_R_X21Y13/INT_R.NL1END2->>FAN_ALT6 INT_R_X21Y4/INT_R.WW4END3->>NN2BEG3 INT_R_X21Y6/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X21Y6/INT_R.FAN_ALT6->>FAN6 INT_R_X21Y6/INT_R.FAN_BOUNCE1->>FAN_ALT6 INT_R_X21Y6/INT_R.NN2END3->>FAN_ALT1 INT_R_X21Y6/INT_R.NN2END3->>NN6BEG3 INT_R_X23Y12/INT_R.EE2END3->>NR1BEG3 INT_R_X23Y13/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X23Y13/INT_R.FAN_ALT6->>FAN6 INT_R_X23Y13/INT_R.FAN_BOUNCE1->>FAN_ALT6 INT_R_X23Y13/INT_R.NR1END3->>EE2BEG3 INT_R_X23Y13/INT_R.NR1END3->>FAN_ALT1 INT_R_X23Y13/INT_R.NR1END3->>NL1BEG2 INT_R_X23Y14/INT_R.NL1END2->>EE2BEG2 INT_R_X23Y8/INT_R.EL1END1->>FAN_ALT6 INT_R_X23Y8/INT_R.EL1END1->>NE2BEG1 INT_R_X23Y8/INT_R.FAN_ALT6->>FAN6 INT_R_X23Y9/INT_R.FAN_ALT7->>FAN7 INT_R_X23Y9/INT_R.WR1END2->>FAN_ALT7 INT_R_X25Y13/INT_R.EE2END3->>EL1BEG2 INT_R_X25Y13/INT_R.EE2END3->>FAN_ALT3 INT_R_X25Y13/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X25Y13/INT_R.FAN_ALT7->>FAN7 INT_R_X25Y13/INT_R.FAN_BOUNCE3->>FAN_ALT7 INT_R_X25Y14/INT_R.EE2END2->>FAN_ALT7 INT_R_X25Y14/INT_R.FAN_ALT7->>FAN7 INT_R_X25Y4/INT_R.LOGIC_OUTS11->>WW4BEG3 INT_R_X27Y11/INT_R.FAN_ALT7->>FAN7 INT_R_X27Y11/INT_R.SL1END2->>FAN_ALT7 INT_R_X27Y12/INT_R.FAN_ALT7->>FAN7 INT_R_X27Y12/INT_R.SE2END2->>FAN_ALT7 INT_R_X27Y12/INT_R.SE2END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 16, 

r[imask][2][15]_i_2_n_0 - 
wires: CLBLL_R_X25Y4/CLBLL_IMUX41 CLBLL_R_X25Y4/CLBLL_LOGIC_OUTS8 CLBLL_R_X25Y4/CLBLL_L_A CLBLL_R_X25Y4/CLBLL_L_D1 INT_R_X25Y4/IMUX41 INT_R_X25Y4/LOGIC_OUTS8 
pips: CLBLL_R_X25Y4/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_R_X25Y4/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 INT_R_X25Y4/INT_R.LOGIC_OUTS8->>IMUX41 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v[imask][3] - 
wires: CLBLL_R_X19Y12/CLBLL_FAN6 CLBLL_R_X19Y12/CLBLL_L_CE CLBLL_R_X19Y13/CLBLL_EE2BEG2 CLBLL_R_X19Y6/CLBLL_WR1END3 CLBLL_R_X19Y8/CLBLL_FAN7 CLBLL_R_X19Y8/CLBLL_LL_CE CLBLL_R_X19Y8/CLBLL_NW4A2 CLBLL_R_X21Y13/CLBLL_EE2BEG2 CLBLL_R_X21Y6/CLBLL_WW4END3 CLBLL_R_X21Y8/CLBLL_EE2A2 CLBLL_R_X23Y13/CLBLL_EL1BEG1 CLBLL_R_X23Y13/CLBLL_FAN7 CLBLL_R_X23Y13/CLBLL_LL_CE CLBLL_R_X23Y6/CLBLL_WW4B3 CLBLL_R_X25Y12/CLBLL_EL1BEG2 CLBLL_R_X25Y13/CLBLL_FAN6 CLBLL_R_X25Y13/CLBLL_L_CE CLBLL_R_X25Y6/CLBLL_LOGIC_OUTS11 CLBLL_R_X25Y6/CLBLL_L_D CLBLL_R_X25Y7/CLBLL_ER1BEG0 CLBLL_R_X25Y7/CLBLL_FAN6 CLBLL_R_X25Y7/CLBLL_L_CE CLBLM_L_X20Y13/CLBLM_EE2BEG2 CLBLM_L_X20Y6/CLBLM_FAN7 CLBLM_L_X20Y6/CLBLM_M_CE CLBLM_L_X20Y6/CLBLM_WR1END3 CLBLM_L_X20Y8/CLBLM_NW4A2 CLBLM_L_X22Y13/CLBLM_EE2BEG2 CLBLM_L_X22Y6/CLBLM_WW4END3 CLBLM_L_X22Y8/CLBLM_EE2A2 CLBLM_L_X22Y8/CLBLM_FAN7 CLBLM_L_X22Y8/CLBLM_M_CE CLBLM_L_X24Y12/CLBLM_FAN6 CLBLM_L_X24Y12/CLBLM_L_CE CLBLM_L_X24Y13/CLBLM_EL1BEG1 CLBLM_L_X24Y6/CLBLM_WW4B3 CLBLM_L_X26Y12/CLBLM_EL1BEG2 CLBLM_L_X26Y12/CLBLM_FAN7 CLBLM_L_X26Y12/CLBLM_M_CE CLBLM_L_X26Y7/CLBLM_ER1BEG0 CLBLM_L_X26Y7/CLBLM_FAN7 CLBLM_L_X26Y7/CLBLM_M_CE INT_L_X18Y12/EL1BEG1 INT_L_X18Y12/NE2BEG2 INT_L_X18Y12/NW6END2 INT_L_X18Y13/NE2A2 INT_L_X20Y13/EE2A2 INT_L_X20Y6/FAN_ALT7 INT_L_X20Y6/FAN_L7 INT_L_X20Y6/NN2BEG2 INT_L_X20Y6/WL1END1 INT_L_X20Y6/WR1BEG3 INT_L_X20Y7/NN2A2 INT_L_X20Y8/EE2BEG2 INT_L_X20Y8/NN2END2 INT_L_X20Y8/NW6BEG2 INT_L_X22Y13/EE2A2 INT_L_X22Y6/WW4C3 INT_L_X22Y8/EE2END2 INT_L_X22Y8/FAN_ALT7 INT_L_X22Y8/FAN_L7 INT_L_X24Y12/FAN_ALT6 INT_L_X24Y12/FAN_L6 INT_L_X24Y12/SL1END1 INT_L_X24Y13/EL1END1 INT_L_X24Y13/NE2BEG1 INT_L_X24Y13/SL1BEG1 INT_L_X24Y14/NE2A1 INT_L_X24Y6/WW4A3 INT_L_X26Y12/EL1END2 INT_L_X26Y12/FAN_ALT7 INT_L_X26Y12/FAN_L7 INT_L_X26Y7/BYP_ALT0 INT_L_X26Y7/BYP_BOUNCE0 INT_L_X26Y7/ER1END0 INT_L_X26Y7/FAN_ALT7 INT_L_X26Y7/FAN_L7 INT_R_X19Y10/NW6C2 INT_R_X19Y11/NW6D2 INT_R_X19Y12/EL1END1 INT_R_X19Y12/FAN6 INT_R_X19Y12/FAN_ALT6 INT_R_X19Y12/NW6E2 INT_R_X19Y13/EE2BEG2 INT_R_X19Y13/NE2END2 INT_R_X19Y6/NL1BEG2 INT_R_X19Y6/WR1END3 INT_R_X19Y7/NL1END2 INT_R_X19Y7/NR1BEG2 INT_R_X19Y8/FAN7 INT_R_X19Y8/FAN_ALT7 INT_R_X19Y8/NR1END2 INT_R_X19Y8/NW6A2 INT_R_X19Y9/NW6B2 INT_R_X21Y13/EE2BEG2 INT_R_X21Y13/EE2END2 INT_R_X21Y6/WL1BEG1 INT_R_X21Y6/WW4END3 INT_R_X21Y8/EE2A2 INT_R_X23Y13/EE2END2 INT_R_X23Y13/EL1BEG1 INT_R_X23Y13/FAN7 INT_R_X23Y13/FAN_ALT7 INT_R_X23Y6/WW4B3 INT_R_X25Y10/NN6D3 INT_R_X25Y11/NN6E3 INT_R_X25Y12/EL1BEG2 INT_R_X25Y12/NN6END3 INT_R_X25Y13/FAN6 INT_R_X25Y13/FAN_ALT6 INT_R_X25Y13/SL1END1 INT_R_X25Y14/NE2END1 INT_R_X25Y14/SL1BEG1 INT_R_X25Y6/ER1BEG_S0 INT_R_X25Y6/LOGIC_OUTS11 INT_R_X25Y6/NL1BEG2 INT_R_X25Y6/NN6BEG3 INT_R_X25Y6/WW4BEG3 INT_R_X25Y7/ER1BEG0 INT_R_X25Y7/FAN6 INT_R_X25Y7/FAN_ALT6 INT_R_X25Y7/NL1END2 INT_R_X25Y7/NN6A3 INT_R_X25Y8/NN6B3 INT_R_X25Y9/NN6C3 VBRK_X60Y14/VBRK_EL1BEG1 VBRK_X60Y7/VBRK_WW4B3 
pips: CLBLL_R_X19Y12/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X19Y8/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X23Y13/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X25Y13/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X25Y6/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLL_R_X25Y7/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLM_L_X20Y6/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X22Y8/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X24Y12/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X26Y12/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X26Y7/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE INT_L_X18Y12/INT_L.NW6END2->>EL1BEG1 INT_L_X18Y12/INT_L.NW6END2->>NE2BEG2 INT_L_X20Y6/INT_L.FAN_ALT7->>FAN_L7 INT_L_X20Y6/INT_L.WL1END1->>FAN_ALT7 INT_L_X20Y6/INT_L.WL1END1->>NN2BEG2 INT_L_X20Y6/INT_L.WL1END1->>WR1BEG3 INT_L_X20Y8/INT_L.NN2END2->>EE2BEG2 INT_L_X20Y8/INT_L.NN2END2->>NW6BEG2 INT_L_X22Y8/INT_L.EE2END2->>FAN_ALT7 INT_L_X22Y8/INT_L.FAN_ALT7->>FAN_L7 INT_L_X24Y12/INT_L.FAN_ALT6->>FAN_L6 INT_L_X24Y12/INT_L.SL1END1->>FAN_ALT6 INT_L_X24Y13/INT_L.EL1END1->>NE2BEG1 INT_L_X24Y13/INT_L.EL1END1->>SL1BEG1 INT_L_X26Y12/INT_L.EL1END2->>FAN_ALT7 INT_L_X26Y12/INT_L.FAN_ALT7->>FAN_L7 INT_L_X26Y7/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X26Y7/INT_L.BYP_BOUNCE0->>FAN_ALT7 INT_L_X26Y7/INT_L.ER1END0->>BYP_ALT0 INT_L_X26Y7/INT_L.FAN_ALT7->>FAN_L7 INT_R_X19Y12/INT_R.EL1END1->>FAN_ALT6 INT_R_X19Y12/INT_R.FAN_ALT6->>FAN6 INT_R_X19Y13/INT_R.NE2END2->>EE2BEG2 INT_R_X19Y6/INT_R.WR1END3->>NL1BEG2 INT_R_X19Y7/INT_R.NL1END2->>NR1BEG2 INT_R_X19Y8/INT_R.FAN_ALT7->>FAN7 INT_R_X19Y8/INT_R.NR1END2->>FAN_ALT7 INT_R_X21Y13/INT_R.EE2END2->>EE2BEG2 INT_R_X21Y6/INT_R.WW4END3->>WL1BEG1 INT_R_X23Y13/INT_R.EE2END2->>EL1BEG1 INT_R_X23Y13/INT_R.EE2END2->>FAN_ALT7 INT_R_X23Y13/INT_R.FAN_ALT7->>FAN7 INT_R_X25Y12/INT_R.NN6END3->>EL1BEG2 INT_R_X25Y13/INT_R.FAN_ALT6->>FAN6 INT_R_X25Y13/INT_R.SL1END1->>FAN_ALT6 INT_R_X25Y14/INT_R.NE2END1->>SL1BEG1 INT_R_X25Y6/INT_R.LOGIC_OUTS11->>ER1BEG_S0 INT_R_X25Y6/INT_R.LOGIC_OUTS11->>NL1BEG2 INT_R_X25Y6/INT_R.LOGIC_OUTS11->>NN6BEG3 INT_R_X25Y6/INT_R.LOGIC_OUTS11->>WW4BEG3 INT_R_X25Y7/INT_R.FAN_ALT6->>FAN6 INT_R_X25Y7/INT_R.NL1END2->>FAN_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 16, 

r[ipend][10]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ipend][10]_i_2_n_0 - 
wires: CLBLM_L_X26Y9/CLBLM_IMUX5 CLBLM_L_X26Y9/CLBLM_LOGIC_OUTS10 CLBLM_L_X26Y9/CLBLM_L_A6 CLBLM_L_X26Y9/CLBLM_L_C INT_L_X26Y9/IMUX_L5 INT_L_X26Y9/LOGIC_OUTS_L10 
pips: CLBLM_L_X26Y9/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X26Y9/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X26Y9/INT_L.LOGIC_OUTS_L10->>IMUX_L5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ipend][10]_i_3_n_0 - 
wires: CLBLM_L_X26Y9/CLBLM_IMUX9 CLBLM_L_X26Y9/CLBLM_LOGIC_OUTS15 CLBLM_L_X26Y9/CLBLM_L_A5 CLBLM_L_X26Y9/CLBLM_M_D INT_L_X26Y9/IMUX_L9 INT_L_X26Y9/LOGIC_OUTS_L15 INT_L_X26Y9/SR1BEG_S0 
pips: CLBLM_L_X26Y9/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X26Y9/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X26Y9/INT_L.LOGIC_OUTS_L15->>SR1BEG_S0 INT_L_X26Y9/INT_L.SR1BEG_S0->>IMUX_L9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ipend][10]_i_4_n_0 - 
wires: CLBLL_R_X23Y10/CLBLL_EE2BEG1 CLBLL_R_X23Y9/CLBLL_LL_B CLBLL_R_X23Y9/CLBLL_LOGIC_OUTS13 CLBLL_R_X25Y9/CLBLL_SE2A1 CLBLM_L_X24Y10/CLBLM_EE2BEG1 CLBLM_L_X26Y9/CLBLM_IMUX3 CLBLM_L_X26Y9/CLBLM_L_A2 CLBLM_L_X26Y9/CLBLM_SE2A1 INT_L_X24Y10/EE2A1 INT_L_X26Y9/IMUX_L3 INT_L_X26Y9/SE2END1 INT_R_X23Y10/EE2BEG1 INT_R_X23Y10/NR1END1 INT_R_X23Y9/LOGIC_OUTS13 INT_R_X23Y9/NR1BEG1 INT_R_X25Y10/EE2END1 INT_R_X25Y10/SE2BEG1 INT_R_X25Y9/SE2A1 VBRK_X60Y11/VBRK_EE2BEG1 
pips: CLBLL_R_X23Y9/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLM_L_X26Y9/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 INT_L_X26Y9/INT_L.SE2END1->>IMUX_L3 INT_R_X23Y10/INT_R.NR1END1->>EE2BEG1 INT_R_X23Y9/INT_R.LOGIC_OUTS13->>NR1BEG1 INT_R_X25Y10/INT_R.EE2END1->>SE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ipend][15]_i_5_n_0 - 
wires: CLBLL_R_X17Y10/CLBLL_IMUX9 CLBLL_R_X17Y10/CLBLL_L_A5 CLBLL_R_X17Y11/CLBLL_IMUX6 CLBLL_R_X17Y11/CLBLL_L_A1 CLBLL_R_X17Y11/CLBLL_WW2END2 CLBLL_R_X17Y7/CLBLL_IMUX10 CLBLL_R_X17Y7/CLBLL_L_A4 CLBLL_R_X19Y11/CLBLL_SW2A2 CLBLL_R_X21Y11/CLBLL_EE4BEG3 CLBLL_R_X21Y12/CLBLL_NE2A3 CLBLL_R_X21Y4/CLBLL_WW2A2 CLBLL_R_X23Y11/CLBLL_EE4B3 CLBLL_R_X23Y11/CLBLL_SE2A2 CLBLL_R_X23Y12/CLBLL_IMUX12 CLBLL_R_X23Y12/CLBLL_LL_B6 CLBLL_R_X23Y4/CLBLL_WL1END1 CLBLL_R_X25Y10/CLBLL_IMUX36 CLBLL_R_X25Y10/CLBLL_L_D2 CLBLL_R_X25Y11/CLBLL_EE2BEG3 CLBLL_R_X25Y11/CLBLL_ER1BEG2 CLBLL_R_X25Y5/CLBLL_IMUX10 CLBLL_R_X25Y5/CLBLL_IMUX25 CLBLL_R_X25Y5/CLBLL_L_A4 CLBLL_R_X25Y5/CLBLL_L_B5 CLBLL_R_X27Y11/CLBLL_IMUX46 CLBLL_R_X27Y11/CLBLL_IMUX7 CLBLL_R_X27Y11/CLBLL_LL_A1 CLBLL_R_X27Y11/CLBLL_L_D5 CLBLM_L_X20Y11/CLBLM_SW2A2 CLBLM_L_X20Y12/CLBLM_IMUX22 CLBLM_L_X20Y12/CLBLM_M_C3 CLBLM_L_X20Y4/CLBLM_IMUX5 CLBLM_L_X20Y4/CLBLM_L_A6 CLBLM_L_X22Y11/CLBLM_EE4BEG3 CLBLM_L_X22Y12/CLBLM_NE2A3 CLBLM_L_X22Y14/CLBLM_IMUX29 CLBLM_L_X22Y14/CLBLM_M_C2 CLBLM_L_X22Y4/CLBLM_WW2A2 CLBLM_L_X24Y11/CLBLM_EE4B3 CLBLM_L_X24Y11/CLBLM_SE2A2 CLBLM_L_X24Y4/CLBLM_LOGIC_OUTS20 CLBLM_L_X24Y4/CLBLM_M_AMUX CLBLM_L_X24Y4/CLBLM_WL1END1 CLBLM_L_X24Y5/CLBLM_IMUX1 CLBLM_L_X24Y5/CLBLM_M_A3 CLBLM_L_X26Y11/CLBLM_EE2BEG3 CLBLM_L_X26Y11/CLBLM_ER1BEG2 CLBLM_L_X26Y11/CLBLM_IMUX44 CLBLM_L_X26Y11/CLBLM_M_D4 CLBLM_L_X26Y9/CLBLM_IMUX23 CLBLM_L_X26Y9/CLBLM_L_C3 INT_INTERFACE_L_X18Y11/INT_INTERFACE_WW2END2 INT_L_X18Y11/WW2A2 INT_L_X20Y10/NE2BEG3 INT_L_X20Y10/NN6END3 INT_L_X20Y11/NE2A3 INT_L_X20Y11/SW2A2 INT_L_X20Y12/IMUX_L22 INT_L_X20Y12/NW2END3 INT_L_X20Y12/SW2BEG2 INT_L_X20Y4/IMUX_L5 INT_L_X20Y4/NN6BEG3 INT_L_X20Y4/WW2END2 INT_L_X20Y5/NN6A3 INT_L_X20Y6/NN6B3 INT_L_X20Y7/NN6C3 INT_L_X20Y8/NN6D3 INT_L_X20Y9/NN6E3 INT_L_X22Y11/EE4A3 INT_L_X22Y12/EL1BEG2 INT_L_X22Y12/NE2END3 INT_L_X22Y12/NN2BEG3 INT_L_X22Y13/NN2A3 INT_L_X22Y14/IMUX_L29 INT_L_X22Y14/NN2END3 INT_L_X22Y4/WR1END3 INT_L_X22Y4/WW2BEG2 INT_L_X24Y10/SE2A2 INT_L_X24Y11/EE4C3 INT_L_X24Y11/EL1BEG1 INT_L_X24Y11/SE2BEG2 INT_L_X24Y11/SE2END2 INT_L_X24Y4/LOGIC_OUTS_L20 INT_L_X24Y4/NR1BEG2 INT_L_X24Y4/WL1BEG1 INT_L_X24Y5/EL1BEG1 INT_L_X24Y5/FAN_ALT5 INT_L_X24Y5/FAN_BOUNCE5 INT_L_X24Y5/IMUX_L1 INT_L_X24Y5/NR1END2 INT_L_X26Y10/SL1END2 INT_L_X26Y10/SR1BEG3 INT_L_X26Y10/SR1END_N3_3 INT_L_X26Y11/EE2A3 INT_L_X26Y11/ER1END2 INT_L_X26Y11/IMUX_L44 INT_L_X26Y11/SL1BEG2 INT_L_X26Y9/IMUX_L23 INT_L_X26Y9/SR1END3 INT_R_X17Y10/IMUX9 INT_R_X17Y10/SL1BEG0 INT_R_X17Y10/SR1BEG_S0 INT_R_X17Y10/SR1END3 INT_R_X17Y11/IMUX6 INT_R_X17Y11/SR1BEG3 INT_R_X17Y11/SR1END_N3_3 INT_R_X17Y11/WW2END2 INT_R_X17Y7/IMUX10 INT_R_X17Y7/SS2END0 INT_R_X17Y8/SS2A0 INT_R_X17Y9/SL1END0 INT_R_X17Y9/SS2BEG0 INT_R_X19Y11/SW2END2 INT_R_X19Y11/WW2BEG2 INT_R_X21Y11/EE4BEG3 INT_R_X21Y11/NE2BEG3 INT_R_X21Y11/NE2END3 INT_R_X21Y11/NW2BEG3 INT_R_X21Y12/NE2A3 INT_R_X21Y12/NW2A3 INT_R_X21Y4/WW2A2 INT_R_X23Y11/EE4B3 INT_R_X23Y11/SE2A2 INT_R_X23Y12/EL1END2 INT_R_X23Y12/IMUX12 INT_R_X23Y12/SE2BEG2 INT_R_X23Y4/WL1END1 INT_R_X23Y4/WR1BEG3 INT_R_X25Y10/IMUX36 INT_R_X25Y10/SE2END2 INT_R_X25Y11/EE2BEG3 INT_R_X25Y11/EE4END3 INT_R_X25Y11/EL1END1 INT_R_X25Y11/ER1BEG2 INT_R_X25Y5/EL1END1 INT_R_X25Y5/IMUX10 INT_R_X25Y5/IMUX25 INT_R_X27Y11/EE2END3 INT_R_X27Y11/IMUX46 INT_R_X27Y11/IMUX7 VBRK_X60Y12/VBRK_EE4B3 VBRK_X60Y12/VBRK_SE2A2 VBRK_X60Y5/VBRK_WL1END1 VFRAME_X47Y12/VFRAME_WW2END2 
pips: CLBLL_R_X17Y10/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X17Y11/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X17Y7/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X23Y12/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X25Y10/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_R_X25Y5/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X25Y5/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X27Y11/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_R_X27Y11/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_L_X20Y12/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X20Y4/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X22Y14/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X24Y4/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_L_X24Y5/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X26Y11/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X26Y9/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 INT_L_X20Y10/INT_L.NN6END3->>NE2BEG3 INT_L_X20Y12/INT_L.NW2END3->>IMUX_L22 INT_L_X20Y12/INT_L.NW2END3->>SW2BEG2 INT_L_X20Y4/INT_L.WW2END2->>IMUX_L5 INT_L_X20Y4/INT_L.WW2END2->>NN6BEG3 INT_L_X22Y12/INT_L.NE2END3->>EL1BEG2 INT_L_X22Y12/INT_L.NE2END3->>NN2BEG3 INT_L_X22Y14/INT_L.NN2END3->>IMUX_L29 INT_L_X22Y4/INT_L.WR1END3->>WW2BEG2 INT_L_X24Y11/INT_L.SE2END2->>EL1BEG1 INT_L_X24Y11/INT_L.SE2END2->>SE2BEG2 INT_L_X24Y4/INT_L.LOGIC_OUTS_L20->>NR1BEG2 INT_L_X24Y4/INT_L.LOGIC_OUTS_L20->>WL1BEG1 INT_L_X24Y5/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X24Y5/INT_L.FAN_BOUNCE5->>IMUX_L1 INT_L_X24Y5/INT_L.NR1END2->>EL1BEG1 INT_L_X24Y5/INT_L.NR1END2->>FAN_ALT5 INT_L_X26Y10/INT_L.SL1END2->>SR1BEG3 INT_L_X26Y11/INT_L.ER1END2->>IMUX_L44 INT_L_X26Y11/INT_L.ER1END2->>SL1BEG2 INT_L_X26Y9/INT_L.SR1END3->>IMUX_L23 INT_R_X17Y10/INT_R.SR1BEG_S0->>IMUX9 INT_R_X17Y10/INT_R.SR1BEG_S0->>SL1BEG0 INT_R_X17Y10/INT_R.SR1END3->>SR1BEG_S0 INT_R_X17Y11/INT_R.WW2END2->>IMUX6 INT_R_X17Y11/INT_R.WW2END2->>SR1BEG3 INT_R_X17Y7/INT_R.SS2END0->>IMUX10 INT_R_X17Y9/INT_R.SL1END0->>SS2BEG0 INT_R_X19Y11/INT_R.SW2END2->>WW2BEG2 INT_R_X21Y11/INT_R.NE2END3->>EE4BEG3 INT_R_X21Y11/INT_R.NE2END3->>NE2BEG3 INT_R_X21Y11/INT_R.NE2END3->>NW2BEG3 INT_R_X23Y12/INT_R.EL1END2->>IMUX12 INT_R_X23Y12/INT_R.EL1END2->>SE2BEG2 INT_R_X23Y4/INT_R.WL1END1->>WR1BEG3 INT_R_X25Y10/INT_R.SE2END2->>IMUX36 INT_R_X25Y11/INT_R.EE4END3->>EE2BEG3 INT_R_X25Y11/INT_R.EL1END1->>ER1BEG2 INT_R_X25Y5/INT_R.EL1END1->>IMUX10 INT_R_X25Y5/INT_R.EL1END1->>IMUX25 INT_R_X27Y11/INT_R.EE2END3->>IMUX46 INT_R_X27Y11/INT_R.EE2END3->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 16, 

r[ipend][10]_i_5_n_0 - 
wires: CLBLL_R_X25Y9/CLBLL_ER1BEG2 CLBLL_R_X25Y9/CLBLL_LOGIC_OUTS9 CLBLL_R_X25Y9/CLBLL_L_B CLBLM_L_X26Y9/CLBLM_ER1BEG2 CLBLM_L_X26Y9/CLBLM_IMUX44 CLBLM_L_X26Y9/CLBLM_M_D4 INT_L_X26Y9/ER1END2 INT_L_X26Y9/IMUX_L44 INT_R_X25Y9/ER1BEG2 INT_R_X25Y9/LOGIC_OUTS9 
pips: CLBLL_R_X25Y9/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLM_L_X26Y9/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X26Y9/INT_L.ER1END2->>IMUX_L44 INT_R_X25Y9/INT_R.LOGIC_OUTS9->>ER1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ipend][11]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ipend][11]_i_2_n_0 - 
wires: CLBLL_R_X23Y12/CLBLL_IMUX11 CLBLL_R_X23Y12/CLBLL_LL_A4 CLBLL_R_X23Y12/CLBLL_LL_B CLBLL_R_X23Y12/CLBLL_LOGIC_OUTS13 INT_R_X23Y12/IMUX11 INT_R_X23Y12/LOGIC_OUTS13 
pips: CLBLL_R_X23Y12/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X23Y12/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_R_X23Y12/INT_R.LOGIC_OUTS13->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ipend][11]_i_3_n_0 - 
wires: CLBLL_R_X23Y11/CLBLL_LOGIC_OUTS10 CLBLL_R_X23Y11/CLBLL_L_C CLBLL_R_X23Y12/CLBLL_IMUX2 CLBLL_R_X23Y12/CLBLL_LL_A2 INT_R_X23Y11/LOGIC_OUTS10 INT_R_X23Y11/NL1BEG1 INT_R_X23Y12/IMUX2 INT_R_X23Y12/NL1END1 
pips: CLBLL_R_X23Y11/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLL_R_X23Y12/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 INT_R_X23Y11/INT_R.LOGIC_OUTS10->>NL1BEG1 INT_R_X23Y12/INT_R.NL1END1->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ipend][11]_i_4_n_0 - 
wires: CLBLL_R_X23Y10/CLBLL_LL_A CLBLL_R_X23Y10/CLBLL_LOGIC_OUTS12 CLBLL_R_X23Y12/CLBLL_IMUX1 CLBLL_R_X23Y12/CLBLL_LL_A3 INT_R_X23Y10/LOGIC_OUTS12 INT_R_X23Y10/NN2BEG0 INT_R_X23Y11/NN2A0 INT_R_X23Y11/NN2END_S2_0 INT_R_X23Y12/IMUX1 INT_R_X23Y12/NN2END0 
pips: CLBLL_R_X23Y10/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLL_R_X23Y12/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 INT_R_X23Y10/INT_R.LOGIC_OUTS12->>NN2BEG0 INT_R_X23Y12/INT_R.NN2END0->>IMUX1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ipend][11]_i_5_n_0 - 
wires: CLBLL_R_X23Y11/CLBLL_IMUX21 CLBLL_R_X23Y11/CLBLL_L_C4 CLBLM_L_X22Y10/CLBLM_LOGIC_OUTS16 CLBLM_L_X22Y10/CLBLM_L_AMUX CLBLM_L_X22Y11/CLBLM_IMUX12 CLBLM_L_X22Y11/CLBLM_IMUX13 CLBLM_L_X22Y11/CLBLM_L_B6 CLBLM_L_X22Y11/CLBLM_M_B6 INT_L_X22Y10/LOGIC_OUTS_L16 INT_L_X22Y10/NE2BEG2 INT_L_X22Y10/NR1BEG2 INT_L_X22Y11/IMUX_L12 INT_L_X22Y11/IMUX_L13 INT_L_X22Y11/NE2A2 INT_L_X22Y11/NR1END2 INT_R_X23Y11/IMUX21 INT_R_X23Y11/NE2END2 
pips: CLBLL_R_X23Y11/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLM_L_X22Y10/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_L_X22Y11/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X22Y11/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 INT_L_X22Y10/INT_L.LOGIC_OUTS_L16->>NE2BEG2 INT_L_X22Y10/INT_L.LOGIC_OUTS_L16->>NR1BEG2 INT_L_X22Y11/INT_L.NR1END2->>IMUX_L12 INT_L_X22Y11/INT_L.NR1END2->>IMUX_L13 INT_R_X23Y11/INT_R.NE2END2->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[ipend][12]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ipend][12]_i_2_n_0 - 
wires: CLBLL_R_X25Y10/CLBLL_IMUX26 CLBLL_R_X25Y10/CLBLL_LOGIC_OUTS19 CLBLL_R_X25Y10/CLBLL_L_B4 CLBLL_R_X25Y10/CLBLL_L_D CLBLL_R_X25Y10/CLBLL_L_DMUX INT_R_X25Y10/IMUX26 INT_R_X25Y10/LOGIC_OUTS19 
pips: CLBLL_R_X25Y10/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X25Y10/CLBLL_R.CLBLL_L_D->>CLBLL_L_DMUX CLBLL_R_X25Y10/CLBLL_R.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 INT_R_X25Y10/INT_R.LOGIC_OUTS19->>IMUX26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ipend][12]_i_3_n_0 - 
wires: CLBLL_R_X25Y10/CLBLL_IMUX14 CLBLL_R_X25Y10/CLBLL_L_B1 CLBLL_R_X25Y11/CLBLL_LOGIC_OUTS11 CLBLL_R_X25Y11/CLBLL_L_D INT_R_X25Y10/IMUX14 INT_R_X25Y10/SL1END3 INT_R_X25Y11/LOGIC_OUTS11 INT_R_X25Y11/SL1BEG3 
pips: CLBLL_R_X25Y10/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X25Y11/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 INT_R_X25Y10/INT_R.SL1END3->>IMUX14 INT_R_X25Y11/INT_R.LOGIC_OUTS11->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ipend][12]_i_4_n_0 - 
wires: CLBLL_R_X25Y10/CLBLL_IMUX16 CLBLL_R_X25Y10/CLBLL_L_B3 CLBLL_R_X25Y9/CLBLL_LL_CMUX CLBLL_R_X25Y9/CLBLL_LOGIC_OUTS22 INT_R_X25Y10/IMUX16 INT_R_X25Y10/NR1END0 INT_R_X25Y9/LOGIC_OUTS22 INT_R_X25Y9/NR1BEG0 
pips: CLBLL_R_X25Y10/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X25Y9/CLBLL_R.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 INT_R_X25Y10/INT_R.NR1END0->>IMUX16 INT_R_X25Y9/INT_R.LOGIC_OUTS22->>NR1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ipend][13]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ipend][13]_i_2_n_0 - 
wires: CLBLL_R_X25Y11/CLBLL_IMUX34 CLBLL_R_X25Y11/CLBLL_L_C6 CLBLL_R_X25Y11/CLBLL_WW2END0 CLBLL_R_X27Y11/CLBLL_LL_A CLBLL_R_X27Y11/CLBLL_LOGIC_OUTS12 CLBLM_L_X26Y11/CLBLM_WW2END0 INT_L_X26Y11/WW2A0 INT_R_X25Y11/IMUX34 INT_R_X25Y11/WW2END0 INT_R_X27Y11/LOGIC_OUTS12 INT_R_X27Y11/WW2BEG0 
pips: CLBLL_R_X25Y11/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X27Y11/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 INT_R_X25Y11/INT_R.WW2END0->>IMUX34 INT_R_X27Y11/INT_R.LOGIC_OUTS12->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ipend][13]_i_3_n_0 - 
wires: CLBLL_R_X25Y11/CLBLL_IMUX23 CLBLL_R_X25Y11/CLBLL_LL_B CLBLL_R_X25Y11/CLBLL_LL_BMUX CLBLL_R_X25Y11/CLBLL_LOGIC_OUTS21 CLBLL_R_X25Y11/CLBLL_L_C3 INT_R_X25Y11/IMUX23 INT_R_X25Y11/LOGIC_OUTS21 
pips: CLBLL_R_X25Y11/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X25Y11/CLBLL_R.CLBLL_LL_B->>CLBLL_LL_BMUX CLBLL_R_X25Y11/CLBLL_R.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 INT_R_X25Y11/INT_R.LOGIC_OUTS21->>IMUX23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ipend][13]_i_4_n_0 - 
wires: CLBLL_R_X25Y11/CLBLL_IMUX20 CLBLL_R_X25Y11/CLBLL_L_C2 CLBLL_R_X25Y7/CLBLL_LOGIC_OUTS8 CLBLL_R_X25Y7/CLBLL_L_A INT_R_X25Y10/NN6C0 INT_R_X25Y11/IMUX20 INT_R_X25Y11/NN6D0 INT_R_X25Y11/SR1END1 INT_R_X25Y12/NN6E0 INT_R_X25Y12/NN6END_S1_0 INT_R_X25Y12/SR1BEG1 INT_R_X25Y12/SR1BEG_S0 INT_R_X25Y13/NN6END0 INT_R_X25Y7/LOGIC_OUTS8 INT_R_X25Y7/NN6BEG0 INT_R_X25Y8/NN6A0 INT_R_X25Y9/NN6B0 
pips: CLBLL_R_X25Y11/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X25Y7/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 INT_R_X25Y11/INT_R.SR1END1->>IMUX20 INT_R_X25Y12/INT_R.NN6END_S1_0->>SR1BEG_S0 INT_R_X25Y12/INT_R.SR1BEG_S0->>SR1BEG1 INT_R_X25Y7/INT_R.LOGIC_OUTS8->>NN6BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ipend][14]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ipend][14]_i_2_n_0 - 
wires: CLBLL_R_X27Y11/CLBLL_IMUX6 CLBLL_R_X27Y11/CLBLL_LOGIC_OUTS11 CLBLL_R_X27Y11/CLBLL_L_A1 CLBLL_R_X27Y11/CLBLL_L_D INT_R_X27Y11/IMUX6 INT_R_X27Y11/LOGIC_OUTS11 
pips: CLBLL_R_X27Y11/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X27Y11/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 INT_R_X27Y11/INT_R.LOGIC_OUTS11->>IMUX6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ipend][14]_i_3_n_0 - 
wires: CLBLL_R_X27Y11/CLBLL_IMUX10 CLBLL_R_X27Y11/CLBLL_L_A4 CLBLM_L_X26Y11/CLBLM_LOGIC_OUTS10 CLBLM_L_X26Y11/CLBLM_L_C INT_L_X26Y11/EL1BEG1 INT_L_X26Y11/LOGIC_OUTS_L10 INT_R_X27Y11/EL1END1 INT_R_X27Y11/IMUX10 
pips: CLBLL_R_X27Y11/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLM_L_X26Y11/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X26Y11/INT_L.LOGIC_OUTS_L10->>EL1BEG1 INT_R_X27Y11/INT_R.EL1END1->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ipend][14]_i_4_n_0 - 
wires: CLBLL_R_X23Y10/CLBLL_EE4BEG1 CLBLL_R_X23Y10/CLBLL_LL_B CLBLL_R_X23Y10/CLBLL_LOGIC_OUTS13 CLBLL_R_X25Y10/CLBLL_EE4B1 CLBLL_R_X27Y11/CLBLL_IMUX3 CLBLL_R_X27Y11/CLBLL_L_A2 CLBLM_L_X24Y10/CLBLM_EE4BEG1 CLBLM_L_X26Y10/CLBLM_EE4B1 INT_L_X24Y10/EE4A1 INT_L_X26Y10/EE4C1 INT_R_X23Y10/EE4BEG1 INT_R_X23Y10/LOGIC_OUTS13 INT_R_X25Y10/EE4B1 INT_R_X27Y10/EE4END1 INT_R_X27Y10/NR1BEG1 INT_R_X27Y11/IMUX3 INT_R_X27Y11/NR1END1 VBRK_X60Y11/VBRK_EE4BEG1 
pips: CLBLL_R_X23Y10/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLL_R_X27Y11/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 INT_R_X23Y10/INT_R.LOGIC_OUTS13->>EE4BEG1 INT_R_X27Y10/INT_R.EE4END1->>NR1BEG1 INT_R_X27Y11/INT_R.NR1END1->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ipend][15]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ipend][15]_i_2_n_0 - 
wires: CLBLM_L_X26Y11/CLBLM_IMUX7 CLBLM_L_X26Y11/CLBLM_LOGIC_OUTS15 CLBLM_L_X26Y11/CLBLM_M_A1 CLBLM_L_X26Y11/CLBLM_M_D INT_L_X26Y11/IMUX_L7 INT_L_X26Y11/LOGIC_OUTS_L15 
pips: CLBLM_L_X26Y11/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X26Y11/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X26Y11/INT_L.LOGIC_OUTS_L15->>IMUX_L7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ipend][15]_i_3_n_0 - 
wires: CLBLL_R_X27Y11/CLBLL_NE2A2 CLBLL_R_X27Y12/CLBLL_NW2A2 CLBLM_L_X26Y10/CLBLM_LOGIC_OUTS15 CLBLM_L_X26Y10/CLBLM_M_D CLBLM_L_X26Y11/CLBLM_IMUX4 CLBLM_L_X26Y11/CLBLM_M_A6 CLBLM_L_X28Y11/CLBLM_NE2A2 CLBLM_L_X28Y12/CLBLM_NW2A2 INT_L_X26Y10/EL1BEG2 INT_L_X26Y10/LOGIC_OUTS_L15 INT_L_X26Y11/IMUX_L4 INT_L_X26Y11/SW2END1 INT_L_X28Y11/NE2END2 INT_L_X28Y11/NW2BEG2 INT_L_X28Y12/NW2A2 INT_R_X27Y10/EL1END2 INT_R_X27Y10/NE2BEG2 INT_R_X27Y11/NE2A2 INT_R_X27Y11/SW2A1 INT_R_X27Y12/NW2END2 INT_R_X27Y12/SW2BEG1 
pips: CLBLM_L_X26Y10/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 CLBLM_L_X26Y11/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X26Y10/INT_L.LOGIC_OUTS_L15->>EL1BEG2 INT_L_X26Y11/INT_L.SW2END1->>IMUX_L4 INT_L_X28Y11/INT_L.NE2END2->>NW2BEG2 INT_R_X27Y10/INT_R.EL1END2->>NE2BEG2 INT_R_X27Y12/INT_R.NW2END2->>SW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ipend][15]_i_4_n_0 - 
wires: CLBLL_R_X25Y11/CLBLL_NE2A3 CLBLM_L_X24Y10/CLBLM_LOGIC_OUTS14 CLBLM_L_X24Y10/CLBLM_M_C CLBLM_L_X26Y11/CLBLM_IMUX11 CLBLM_L_X26Y11/CLBLM_M_A4 CLBLM_L_X26Y11/CLBLM_NE2A3 INT_L_X24Y10/ER1BEG3 INT_L_X24Y10/LOGIC_OUTS_L14 INT_L_X26Y11/FAN_ALT3 INT_L_X26Y11/FAN_BOUNCE3 INT_L_X26Y11/IMUX_L11 INT_L_X26Y11/NE2END3 INT_R_X25Y10/ER1END3 INT_R_X25Y10/NE2BEG3 INT_R_X25Y11/ER1END_N3_3 INT_R_X25Y11/NE2A3 
pips: CLBLM_L_X24Y10/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_L_X26Y11/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 INT_L_X24Y10/INT_L.LOGIC_OUTS_L14->>ER1BEG3 INT_L_X26Y11/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X26Y11/INT_L.FAN_BOUNCE3->>IMUX_L11 INT_L_X26Y11/INT_L.NE2END3->>FAN_ALT3 INT_R_X25Y10/INT_R.ER1END3->>NE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ipend][15]_i_6_n_0 - 
wires: CLBLL_R_X23Y10/CLBLL_EE2BEG0 CLBLL_R_X23Y10/CLBLL_LL_CMUX CLBLL_R_X23Y10/CLBLL_LOGIC_OUTS22 CLBLL_R_X25Y10/CLBLL_ER1BEG1 CLBLM_L_X24Y10/CLBLM_EE2BEG0 CLBLM_L_X26Y10/CLBLM_ER1BEG1 CLBLM_L_X26Y10/CLBLM_IMUX43 CLBLM_L_X26Y10/CLBLM_M_D6 INT_L_X24Y10/EE2A0 INT_L_X26Y10/ER1END1 INT_L_X26Y10/IMUX_L43 INT_R_X23Y10/EE2BEG0 INT_R_X23Y10/LOGIC_OUTS22 INT_R_X25Y10/EE2END0 INT_R_X25Y10/ER1BEG1 VBRK_X60Y11/VBRK_EE2BEG0 
pips: CLBLL_R_X23Y10/CLBLL_R.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 CLBLM_L_X26Y10/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X26Y10/INT_L.ER1END1->>IMUX_L43 INT_R_X23Y10/INT_R.LOGIC_OUTS22->>EE2BEG0 INT_R_X25Y10/INT_R.EE2END0->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ipend][1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ipend][1]_i_2_n_0 - 
wires: CLBLL_R_X21Y4/CLBLL_IMUX8 CLBLL_R_X21Y4/CLBLL_LL_A5 CLBLM_L_X20Y4/CLBLM_LOGIC_OUTS8 CLBLM_L_X20Y4/CLBLM_L_A INT_L_X20Y3/SE2A0 INT_L_X20Y4/LOGIC_OUTS_L8 INT_L_X20Y4/SE2BEG0 INT_R_X21Y3/NR1BEG0 INT_R_X21Y3/SE2END0 INT_R_X21Y4/IMUX8 INT_R_X21Y4/NR1END0 
pips: CLBLL_R_X21Y4/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLM_L_X20Y4/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X20Y4/INT_L.LOGIC_OUTS_L8->>SE2BEG0 INT_R_X21Y3/INT_R.SE2END0->>NR1BEG0 INT_R_X21Y4/INT_R.NR1END0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ipend][1]_i_3_n_0 - 
wires: CLBLL_R_X21Y4/CLBLL_IMUX4 CLBLL_R_X21Y4/CLBLL_LL_A6 CLBLL_R_X21Y7/CLBLL_LOGIC_OUTS10 CLBLL_R_X21Y7/CLBLL_L_C INT_R_X21Y4/IMUX4 INT_R_X21Y4/SL1END2 INT_R_X21Y5/SL1BEG2 INT_R_X21Y5/SL1END2 INT_R_X21Y6/SL1BEG2 INT_R_X21Y6/SL1END2 INT_R_X21Y7/LOGIC_OUTS10 INT_R_X21Y7/SL1BEG2 
pips: CLBLL_R_X21Y4/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_R_X21Y7/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 INT_R_X21Y4/INT_R.SL1END2->>IMUX4 INT_R_X21Y5/INT_R.SL1END2->>SL1BEG2 INT_R_X21Y6/INT_R.SL1END2->>SL1BEG2 INT_R_X21Y7/INT_R.LOGIC_OUTS10->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ipend][1]_i_4_n_0 - 
wires: CLBLL_R_X21Y4/CLBLL_IMUX7 CLBLL_R_X21Y4/CLBLL_LL_A1 CLBLL_R_X21Y4/CLBLL_WL1END3 CLBLM_L_X22Y4/CLBLM_WL1END3 CLBLM_L_X22Y7/CLBLM_LOGIC_OUTS22 CLBLM_L_X22Y7/CLBLM_M_CMUX INT_L_X22Y4/WL1BEG3 INT_L_X22Y5/SS2END0 INT_L_X22Y5/WL1BEG_N3 INT_L_X22Y6/SS2A0 INT_L_X22Y7/LOGIC_OUTS_L22 INT_L_X22Y7/SS2BEG0 INT_R_X21Y4/IMUX7 INT_R_X21Y4/WL1END3 INT_R_X21Y5/WL1END_N1_3 
pips: CLBLL_R_X21Y4/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_L_X22Y7/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X22Y5/INT_L.SS2END0->>WL1BEG_N3 INT_L_X22Y7/INT_L.LOGIC_OUTS_L22->>SS2BEG0 INT_R_X21Y4/INT_R.WL1END3->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ipend][3]_i_5_n_0 - 
wires: CLBLL_R_X21Y7/CLBLL_IMUX23 CLBLL_R_X21Y7/CLBLL_L_C3 CLBLL_R_X21Y7/CLBLL_WW2END3 CLBLL_R_X23Y6/CLBLL_SE2A3 CLBLL_R_X23Y7/CLBLL_IMUX30 CLBLL_R_X23Y7/CLBLL_L_C5 CLBLL_R_X23Y7/CLBLL_SW2A3 CLBLM_L_X22Y7/CLBLM_WW2END3 CLBLM_L_X24Y10/CLBLM_LOGIC_OUTS15 CLBLM_L_X24Y10/CLBLM_M_D CLBLM_L_X24Y6/CLBLM_SE2A3 CLBLM_L_X24Y7/CLBLM_IMUX34 CLBLM_L_X24Y7/CLBLM_L_C6 CLBLM_L_X24Y7/CLBLM_SW2A3 INT_L_X22Y7/WW2A3 INT_L_X24Y10/LOGIC_OUTS_L15 INT_L_X24Y10/SS2BEG3 INT_L_X24Y6/BYP_ALT6 INT_L_X24Y6/BYP_BOUNCE6 INT_L_X24Y6/SE2END3 INT_L_X24Y7/BYP_BOUNCE_N3_6 INT_L_X24Y7/IMUX_L34 INT_L_X24Y7/SW2A3 INT_L_X24Y8/SS2END3 INT_L_X24Y8/SW2BEG3 INT_L_X24Y9/SS2A3 INT_L_X24Y9/SS2END_N0_3 INT_R_X21Y7/IMUX23 INT_R_X21Y7/WW2END3 INT_R_X21Y8/WW2END_N0_3 INT_R_X23Y6/SE2A3 INT_R_X23Y7/IMUX30 INT_R_X23Y7/SE2BEG3 INT_R_X23Y7/SW2END3 INT_R_X23Y7/WW2BEG3 INT_R_X23Y8/SW2END_N0_3 VBRK_X60Y7/VBRK_SE2A3 VBRK_X60Y8/VBRK_SW2A3 
pips: CLBLL_R_X21Y7/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X23Y7/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLM_L_X24Y10/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 CLBLM_L_X24Y7/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 INT_L_X24Y10/INT_L.LOGIC_OUTS_L15->>SS2BEG3 INT_L_X24Y6/INT_L.BYP_ALT6->>BYP_BOUNCE6 INT_L_X24Y6/INT_L.SE2END3->>BYP_ALT6 INT_L_X24Y7/INT_L.BYP_BOUNCE_N3_6->>IMUX_L34 INT_L_X24Y8/INT_L.SS2END3->>SW2BEG3 INT_R_X21Y7/INT_R.WW2END3->>IMUX23 INT_R_X23Y7/INT_R.SW2END3->>IMUX30 INT_R_X23Y7/INT_R.SW2END3->>SE2BEG3 INT_R_X23Y7/INT_R.SW2END3->>WW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[ipend][2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ipend][2]_i_2_n_0 - 
wires: CLBLL_R_X25Y5/CLBLL_LOGIC_OUTS8 CLBLL_R_X25Y5/CLBLL_L_A CLBLL_R_X25Y6/CLBLL_IMUX26 CLBLL_R_X25Y6/CLBLL_L_B4 INT_R_X25Y5/LOGIC_OUTS8 INT_R_X25Y5/NN2BEG0 INT_R_X25Y6/IMUX26 INT_R_X25Y6/NN2A0 INT_R_X25Y6/NN2END_S2_0 INT_R_X25Y6/SR1BEG_S0 INT_R_X25Y7/NN2END0 
pips: CLBLL_R_X25Y5/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLL_R_X25Y6/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 INT_R_X25Y5/INT_R.LOGIC_OUTS8->>NN2BEG0 INT_R_X25Y6/INT_R.NN2END_S2_0->>SR1BEG_S0 INT_R_X25Y6/INT_R.SR1BEG_S0->>IMUX26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ipend][2]_i_3_n_0 - 
wires: CLBLL_R_X23Y7/CLBLL_EL1BEG1 CLBLL_R_X23Y7/CLBLL_LOGIC_OUTS10 CLBLL_R_X23Y7/CLBLL_L_C CLBLL_R_X25Y6/CLBLL_IMUX19 CLBLL_R_X25Y6/CLBLL_L_B2 CLBLM_L_X24Y7/CLBLM_EL1BEG1 INT_L_X24Y6/SE2A1 INT_L_X24Y7/EL1END1 INT_L_X24Y7/SE2BEG1 INT_R_X23Y7/EL1BEG1 INT_R_X23Y7/LOGIC_OUTS10 INT_R_X25Y6/IMUX19 INT_R_X25Y6/SE2END1 VBRK_X60Y8/VBRK_EL1BEG1 
pips: CLBLL_R_X23Y7/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLL_R_X25Y6/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 INT_L_X24Y7/INT_L.EL1END1->>SE2BEG1 INT_R_X23Y7/INT_R.LOGIC_OUTS10->>EL1BEG1 INT_R_X25Y6/INT_R.SE2END1->>IMUX19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ipend][2]_i_4_n_0 - 
wires: CLBLL_R_X25Y6/CLBLL_IMUX13 CLBLL_R_X25Y6/CLBLL_L_B6 CLBLL_R_X25Y7/CLBLL_LOGIC_OUTS16 CLBLL_R_X25Y7/CLBLL_L_AMUX INT_R_X25Y6/IMUX13 INT_R_X25Y6/SL1END2 INT_R_X25Y7/LOGIC_OUTS16 INT_R_X25Y7/SL1BEG2 
pips: CLBLL_R_X25Y6/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X25Y7/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_R_X25Y6/INT_R.SL1END2->>IMUX13 INT_R_X25Y7/INT_R.LOGIC_OUTS16->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ipend][3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ipend][3]_i_2_n_0 - 
wires: CLBLL_R_X25Y5/CLBLL_LOGIC_OUTS9 CLBLL_R_X25Y5/CLBLL_L_B CLBLL_R_X25Y8/CLBLL_IMUX16 CLBLL_R_X25Y8/CLBLL_L_B3 INT_R_X25Y5/LOGIC_OUTS9 INT_R_X25Y5/NN2BEG1 INT_R_X25Y6/NN2A1 INT_R_X25Y7/NL1BEG0 INT_R_X25Y7/NL1END_S3_0 INT_R_X25Y7/NN2END1 INT_R_X25Y8/IMUX16 INT_R_X25Y8/NL1END0 
pips: CLBLL_R_X25Y5/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLL_R_X25Y8/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 INT_R_X25Y5/INT_R.LOGIC_OUTS9->>NN2BEG1 INT_R_X25Y7/INT_R.NN2END1->>NL1BEG0 INT_R_X25Y8/INT_R.NL1END0->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ipend][3]_i_3_n_0 - 
wires: CLBLL_R_X25Y8/CLBLL_IMUX25 CLBLL_R_X25Y8/CLBLL_L_B5 CLBLM_L_X24Y7/CLBLM_LOGIC_OUTS10 CLBLM_L_X24Y7/CLBLM_L_C INT_L_X24Y7/LOGIC_OUTS_L10 INT_L_X24Y7/NR1BEG2 INT_L_X24Y8/EL1BEG1 INT_L_X24Y8/NR1END2 INT_R_X25Y8/EL1END1 INT_R_X25Y8/IMUX25 
pips: CLBLL_R_X25Y8/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLM_L_X24Y7/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X24Y7/INT_L.LOGIC_OUTS_L10->>NR1BEG2 INT_L_X24Y8/INT_L.NR1END2->>EL1BEG1 INT_R_X25Y8/INT_R.EL1END1->>IMUX25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ipend][3]_i_4_n_0 - 
wires: CLBLL_R_X25Y8/CLBLL_IMUX13 CLBLL_R_X25Y8/CLBLL_L_B6 CLBLL_R_X25Y9/CLBLL_LL_C CLBLL_R_X25Y9/CLBLL_LOGIC_OUTS14 INT_R_X25Y8/IMUX13 INT_R_X25Y8/SL1END2 INT_R_X25Y9/LOGIC_OUTS14 INT_R_X25Y9/SL1BEG2 
pips: CLBLL_R_X25Y8/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X25Y9/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_R_X25Y8/INT_R.SL1END2->>IMUX13 INT_R_X25Y9/INT_R.LOGIC_OUTS14->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ipend][4]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ipend][4]_i_2_n_0 - 
wires: CLBLM_L_X24Y5/CLBLM_LOGIC_OUTS12 CLBLM_L_X24Y5/CLBLM_M_A CLBLM_L_X24Y8/CLBLM_IMUX1 CLBLM_L_X24Y8/CLBLM_M_A3 INT_L_X24Y5/LOGIC_OUTS_L12 INT_L_X24Y5/NR1BEG0 INT_L_X24Y6/NN2BEG0 INT_L_X24Y6/NR1END0 INT_L_X24Y7/NN2A0 INT_L_X24Y7/NN2END_S2_0 INT_L_X24Y8/IMUX_L1 INT_L_X24Y8/NN2END0 
pips: CLBLM_L_X24Y5/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_L_X24Y8/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 INT_L_X24Y5/INT_L.LOGIC_OUTS_L12->>NR1BEG0 INT_L_X24Y6/INT_L.NR1END0->>NN2BEG0 INT_L_X24Y8/INT_L.NN2END0->>IMUX_L1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ipend][4]_i_3_n_0 - 
wires: CLBLM_L_X24Y8/CLBLM_IMUX4 CLBLM_L_X24Y8/CLBLM_LOGIC_OUTS14 CLBLM_L_X24Y8/CLBLM_M_A6 CLBLM_L_X24Y8/CLBLM_M_C INT_L_X24Y8/IMUX_L4 INT_L_X24Y8/LOGIC_OUTS_L14 
pips: CLBLM_L_X24Y8/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X24Y8/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X24Y8/INT_L.LOGIC_OUTS_L14->>IMUX_L4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ipend][7]_i_5_n_0 - 
wires: CLBLL_R_X23Y10/CLBLL_IMUX39 CLBLL_R_X23Y10/CLBLL_L_D3 CLBLL_R_X23Y10/CLBLL_WW4C3 CLBLL_R_X23Y8/CLBLL_EE2A2 CLBLL_R_X25Y10/CLBLL_NE2A3 CLBLL_R_X25Y10/CLBLL_WW4A3 CLBLL_R_X25Y9/CLBLL_LOGIC_OUTS17 CLBLL_R_X25Y9/CLBLL_L_BMUX CLBLM_L_X24Y10/CLBLM_WW4C3 CLBLM_L_X24Y8/CLBLM_EE2A2 CLBLM_L_X24Y8/CLBLM_IMUX28 CLBLM_L_X24Y8/CLBLM_M_C4 CLBLM_L_X26Y10/CLBLM_NE2A3 CLBLM_L_X26Y10/CLBLM_WW4A3 INT_L_X22Y10/ER1BEG3 INT_L_X22Y10/SS2BEG2 INT_L_X22Y10/WW4END3 INT_L_X22Y8/EE2BEG2 INT_L_X22Y8/SS2END2 INT_L_X22Y9/SS2A2 INT_L_X24Y10/WW4B3 INT_L_X24Y8/EE2END2 INT_L_X24Y8/IMUX_L28 INT_L_X26Y10/NE2END3 INT_L_X26Y10/WW4BEG3 INT_R_X23Y10/ER1END3 INT_R_X23Y10/IMUX39 INT_R_X23Y10/WW4C3 INT_R_X23Y11/ER1END_N3_3 INT_R_X23Y8/EE2A2 INT_R_X25Y10/NE2A3 INT_R_X25Y10/WW4A3 INT_R_X25Y9/LOGIC_OUTS17 INT_R_X25Y9/NE2BEG3 VBRK_X60Y11/VBRK_WW4C3 VBRK_X60Y9/VBRK_EE2A2 
pips: CLBLL_R_X23Y10/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_R_X25Y9/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLM_L_X24Y8/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 INT_L_X22Y10/INT_L.WW4END3->>ER1BEG3 INT_L_X22Y10/INT_L.WW4END3->>SS2BEG2 INT_L_X22Y8/INT_L.SS2END2->>EE2BEG2 INT_L_X24Y8/INT_L.EE2END2->>IMUX_L28 INT_L_X26Y10/INT_L.NE2END3->>WW4BEG3 INT_R_X23Y10/INT_R.ER1END3->>IMUX39 INT_R_X25Y9/INT_R.LOGIC_OUTS17->>NE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[ipend][4]_i_4_n_0 - 
wires: CLBLM_L_X24Y8/CLBLM_IMUX35 CLBLM_L_X24Y8/CLBLM_LOGIC_OUTS23 CLBLM_L_X24Y8/CLBLM_M_C6 CLBLM_L_X24Y8/CLBLM_M_D CLBLM_L_X24Y8/CLBLM_M_DMUX INT_L_X24Y8/IMUX_L35 INT_L_X24Y8/LOGIC_OUTS_L23 
pips: CLBLM_L_X24Y8/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X24Y8/CLBLM_L.CLBLM_M_D->>CLBLM_M_DMUX CLBLM_L_X24Y8/CLBLM_L.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_L_X24Y8/INT_L.LOGIC_OUTS_L23->>IMUX_L35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ipend][5]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ipend][5]_i_2_n_0 - 
wires: CLBLL_R_X17Y7/CLBLL_ER1BEG1 CLBLL_R_X17Y7/CLBLL_LOGIC_OUTS8 CLBLL_R_X17Y7/CLBLL_L_A CLBLL_R_X19Y8/CLBLL_IMUX10 CLBLL_R_X19Y8/CLBLL_L_A4 INT_INTERFACE_L_X18Y7/INT_INTERFACE_ER1BEG1 INT_L_X18Y7/ER1END1 INT_L_X18Y7/NE2BEG1 INT_L_X18Y8/NE2A1 INT_R_X17Y7/ER1BEG1 INT_R_X17Y7/LOGIC_OUTS8 INT_R_X19Y8/IMUX10 INT_R_X19Y8/NE2END1 VFRAME_X47Y8/VFRAME_ER1BEG1 
pips: CLBLL_R_X17Y7/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLL_R_X19Y8/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 INT_L_X18Y7/INT_L.ER1END1->>NE2BEG1 INT_R_X17Y7/INT_R.LOGIC_OUTS8->>ER1BEG1 INT_R_X19Y8/INT_R.NE2END1->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ipend][5]_i_3_n_0 - 
wires: CLBLL_R_X19Y8/CLBLL_IMUX6 CLBLL_R_X19Y8/CLBLL_L_A1 CLBLL_R_X19Y8/CLBLL_WR1END3 CLBLL_R_X21Y8/CLBLL_WW2A1 CLBLM_L_X20Y8/CLBLM_WR1END3 CLBLM_L_X22Y8/CLBLM_LOGIC_OUTS13 CLBLM_L_X22Y8/CLBLM_M_B CLBLM_L_X22Y8/CLBLM_WW2A1 INT_L_X20Y8/WR1BEG3 INT_L_X20Y8/WW2END1 INT_L_X22Y8/LOGIC_OUTS_L13 INT_L_X22Y8/WW2BEG1 INT_R_X19Y8/IMUX6 INT_R_X19Y8/WR1END3 INT_R_X21Y8/WW2A1 
pips: CLBLL_R_X19Y8/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLM_L_X22Y8/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X20Y8/INT_L.WW2END1->>WR1BEG3 INT_L_X22Y8/INT_L.LOGIC_OUTS_L13->>WW2BEG1 INT_R_X19Y8/INT_R.WR1END3->>IMUX6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ipend][6]_i_5_n_0 - 
wires: CLBLL_R_X21Y11/CLBLL_IMUX34 CLBLL_R_X21Y11/CLBLL_L_C6 CLBLL_R_X21Y11/CLBLL_NW2A1 CLBLM_L_X22Y11/CLBLM_NW2A1 CLBLM_L_X22Y8/CLBLM_IMUX18 CLBLM_L_X22Y8/CLBLM_LOGIC_OUTS19 CLBLM_L_X22Y8/CLBLM_L_D CLBLM_L_X22Y8/CLBLM_L_DMUX CLBLM_L_X22Y8/CLBLM_M_B2 INT_L_X22Y10/NN2END1 INT_L_X22Y10/NW2BEG1 INT_L_X22Y11/NW2A1 INT_L_X22Y8/IMUX_L18 INT_L_X22Y8/LOGIC_OUTS_L19 INT_L_X22Y8/NN2BEG1 INT_L_X22Y9/NN2A1 INT_R_X21Y11/IMUX34 INT_R_X21Y11/NW2END1 
pips: CLBLL_R_X21Y11/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLM_L_X22Y8/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X22Y8/CLBLM_L.CLBLM_L_D->>CLBLM_L_DMUX CLBLM_L_X22Y8/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X22Y10/INT_L.NN2END1->>NW2BEG1 INT_L_X22Y8/INT_L.LOGIC_OUTS_L19->>IMUX_L18 INT_L_X22Y8/INT_L.LOGIC_OUTS_L19->>NN2BEG1 INT_R_X21Y11/INT_R.NW2END1->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[ipend][5]_i_4_n_0 - 
wires: CLBLL_R_X23Y10/CLBLL_LL_BMUX CLBLL_R_X23Y10/CLBLL_LOGIC_OUTS21 CLBLM_L_X22Y8/CLBLM_IMUX15 CLBLM_L_X22Y8/CLBLM_M_B1 INT_L_X22Y8/IMUX_L15 INT_L_X22Y8/SW2END3 INT_L_X22Y9/SW2END_N0_3 INT_R_X23Y10/LOGIC_OUTS21 INT_R_X23Y10/SL1BEG3 INT_R_X23Y8/SW2A3 INT_R_X23Y9/SL1END3 INT_R_X23Y9/SW2BEG3 
pips: CLBLL_R_X23Y10/CLBLL_R.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLM_L_X22Y8/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 INT_L_X22Y8/INT_L.SW2END3->>IMUX_L15 INT_R_X23Y10/INT_R.LOGIC_OUTS21->>SL1BEG3 INT_R_X23Y9/INT_R.SL1END3->>SW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ipend][6]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ipend][6]_i_2_n_0 - 
wires: CLBLL_R_X17Y11/CLBLL_ER1BEG1 CLBLL_R_X17Y11/CLBLL_LOGIC_OUTS8 CLBLL_R_X17Y11/CLBLL_L_A CLBLL_R_X19Y12/CLBLL_EE2BEG1 CLBLL_R_X21Y12/CLBLL_IMUX27 CLBLL_R_X21Y12/CLBLL_LL_B4 CLBLM_L_X20Y12/CLBLM_EE2BEG1 INT_INTERFACE_L_X18Y11/INT_INTERFACE_ER1BEG1 INT_L_X18Y11/ER1END1 INT_L_X18Y11/NE2BEG1 INT_L_X18Y12/NE2A1 INT_L_X20Y12/EE2A1 INT_R_X17Y11/ER1BEG1 INT_R_X17Y11/LOGIC_OUTS8 INT_R_X19Y12/EE2BEG1 INT_R_X19Y12/NE2END1 INT_R_X21Y12/EE2END1 INT_R_X21Y12/IMUX27 VFRAME_X47Y12/VFRAME_ER1BEG1 
pips: CLBLL_R_X17Y11/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLL_R_X21Y12/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 INT_L_X18Y11/INT_L.ER1END1->>NE2BEG1 INT_R_X17Y11/INT_R.LOGIC_OUTS8->>ER1BEG1 INT_R_X19Y12/INT_R.NE2END1->>EE2BEG1 INT_R_X21Y12/INT_R.EE2END1->>IMUX27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ipend][6]_i_3_n_0 - 
wires: CLBLL_R_X21Y11/CLBLL_LOGIC_OUTS10 CLBLL_R_X21Y11/CLBLL_L_C CLBLL_R_X21Y12/CLBLL_IMUX12 CLBLL_R_X21Y12/CLBLL_LL_B6 INT_R_X21Y11/LOGIC_OUTS10 INT_R_X21Y11/NR1BEG2 INT_R_X21Y12/IMUX12 INT_R_X21Y12/NR1END2 
pips: CLBLL_R_X21Y11/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLL_R_X21Y12/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 INT_R_X21Y11/INT_R.LOGIC_OUTS10->>NR1BEG2 INT_R_X21Y12/INT_R.NR1END2->>IMUX12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ipend][6]_i_4_n_0 - 
wires: CLBLL_R_X21Y12/CLBLL_IMUX15 CLBLL_R_X21Y12/CLBLL_LL_B1 CLBLL_R_X21Y13/CLBLL_NW4END3 CLBLL_R_X23Y9/CLBLL_LL_BMUX CLBLL_R_X23Y9/CLBLL_LOGIC_OUTS21 CLBLM_L_X22Y13/CLBLM_NW4END3 INT_L_X22Y10/NW6B3 INT_L_X22Y11/NW6C3 INT_L_X22Y12/NW6D3 INT_L_X22Y13/NW6E3 INT_L_X22Y9/NW6A3 INT_R_X21Y12/IMUX15 INT_R_X21Y12/SR1END3 INT_R_X21Y13/NW6END3 INT_R_X21Y13/SR1BEG3 INT_R_X21Y13/SR1END_N3_3 INT_R_X23Y9/LOGIC_OUTS21 INT_R_X23Y9/NW6BEG3 
pips: CLBLL_R_X21Y12/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X23Y9/CLBLL_R.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 INT_R_X21Y12/INT_R.SR1END3->>IMUX15 INT_R_X21Y13/INT_R.NW6END3->>SR1BEG3 INT_R_X23Y9/INT_R.LOGIC_OUTS21->>NW6BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ipend][7]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ipend][7]_i_2_n_0 - 
wires: CLBLM_L_X22Y14/CLBLM_IMUX12 CLBLM_L_X22Y14/CLBLM_LOGIC_OUTS14 CLBLM_L_X22Y14/CLBLM_M_B6 CLBLM_L_X22Y14/CLBLM_M_C INT_L_X22Y14/IMUX_L12 INT_L_X22Y14/LOGIC_OUTS_L14 
pips: CLBLM_L_X22Y14/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X22Y14/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X22Y14/INT_L.LOGIC_OUTS_L14->>IMUX_L12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ipend][7]_i_3_n_0 - 
wires: CLBLL_R_X21Y14/CLBLL_EL1BEG2 CLBLL_R_X21Y14/CLBLL_NW4END3 CLBLL_R_X23Y10/CLBLL_LOGIC_OUTS11 CLBLL_R_X23Y10/CLBLL_L_D CLBLM_L_X22Y14/CLBLM_EL1BEG2 CLBLM_L_X22Y14/CLBLM_IMUX27 CLBLM_L_X22Y14/CLBLM_M_B4 CLBLM_L_X22Y14/CLBLM_NW4END3 INT_L_X22Y10/NW6A3 INT_L_X22Y11/NW6B3 INT_L_X22Y12/NW6C3 INT_L_X22Y13/NW6D3 INT_L_X22Y14/EL1END2 INT_L_X22Y14/IMUX_L27 INT_L_X22Y14/NW6E3 INT_R_X21Y14/EL1BEG2 INT_R_X21Y14/NW6END3 INT_R_X23Y10/LOGIC_OUTS11 INT_R_X23Y10/NW6BEG3 
pips: CLBLL_R_X23Y10/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLM_L_X22Y14/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 INT_L_X22Y14/INT_L.EL1END2->>IMUX_L27 INT_R_X21Y14/INT_R.NW6END3->>EL1BEG2 INT_R_X23Y10/INT_R.LOGIC_OUTS11->>NW6BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ipend][7]_i_4_n_0 - 
wires: CLBLL_R_X21Y14/CLBLL_EL1BEG1 CLBLL_R_X21Y14/CLBLL_NW4END2 CLBLL_R_X23Y10/CLBLL_LL_AMUX CLBLL_R_X23Y10/CLBLL_LOGIC_OUTS20 CLBLM_L_X22Y14/CLBLM_EL1BEG1 CLBLM_L_X22Y14/CLBLM_IMUX18 CLBLM_L_X22Y14/CLBLM_M_B2 CLBLM_L_X22Y14/CLBLM_NW4END2 INT_L_X22Y10/NW6A2 INT_L_X22Y11/NW6B2 INT_L_X22Y12/NW6C2 INT_L_X22Y13/NW6D2 INT_L_X22Y14/EL1END1 INT_L_X22Y14/IMUX_L18 INT_L_X22Y14/NW6E2 INT_R_X21Y14/EL1BEG1 INT_R_X21Y14/NW6END2 INT_R_X23Y10/LOGIC_OUTS20 INT_R_X23Y10/NW6BEG2 
pips: CLBLL_R_X23Y10/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLM_L_X22Y14/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 INT_L_X22Y14/INT_L.EL1END1->>IMUX_L18 INT_R_X21Y14/INT_R.NW6END2->>EL1BEG1 INT_R_X23Y10/INT_R.LOGIC_OUTS20->>NW6BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ipend][8]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ipend][8]_i_2_n_0 - 
wires: CLBLL_R_X21Y12/CLBLL_EL1BEG2 CLBLM_L_X20Y12/CLBLM_LOGIC_OUTS14 CLBLM_L_X20Y12/CLBLM_M_C CLBLM_L_X22Y12/CLBLM_EL1BEG2 CLBLM_L_X22Y12/CLBLM_IMUX13 CLBLM_L_X22Y12/CLBLM_L_B6 INT_L_X20Y12/ER1BEG3 INT_L_X20Y12/LOGIC_OUTS_L14 INT_L_X22Y12/EL1END2 INT_L_X22Y12/IMUX_L13 INT_R_X21Y12/EL1BEG2 INT_R_X21Y12/ER1END3 INT_R_X21Y13/ER1END_N3_3 
pips: CLBLM_L_X20Y12/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_L_X22Y12/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 INT_L_X20Y12/INT_L.LOGIC_OUTS_L14->>ER1BEG3 INT_L_X22Y12/INT_L.EL1END2->>IMUX_L13 INT_R_X21Y12/INT_R.ER1END3->>EL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ipend][8]_i_3_n_0 - 
wires: CLBLM_L_X22Y11/CLBLM_LOGIC_OUTS9 CLBLM_L_X22Y11/CLBLM_L_B CLBLM_L_X22Y12/CLBLM_IMUX26 CLBLM_L_X22Y12/CLBLM_L_B4 INT_L_X22Y11/LOGIC_OUTS_L9 INT_L_X22Y11/NR1BEG1 INT_L_X22Y12/IMUX_L26 INT_L_X22Y12/NR1END1 
pips: CLBLM_L_X22Y11/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_L_X22Y12/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 INT_L_X22Y11/INT_L.LOGIC_OUTS_L9->>NR1BEG1 INT_L_X22Y12/INT_L.NR1END1->>IMUX_L26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ipend][8]_i_4_n_0 - 
wires: CLBLL_R_X23Y10/CLBLL_LL_C CLBLL_R_X23Y10/CLBLL_LOGIC_OUTS14 CLBLM_L_X22Y11/CLBLM_IMUX19 CLBLM_L_X22Y11/CLBLM_L_B2 INT_L_X22Y11/IMUX_L19 INT_L_X22Y11/NW2END2 INT_R_X23Y10/LOGIC_OUTS14 INT_R_X23Y10/NW2BEG2 INT_R_X23Y11/NW2A2 
pips: CLBLL_R_X23Y10/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLM_L_X22Y11/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 INT_L_X22Y11/INT_L.NW2END2->>IMUX_L19 INT_R_X23Y10/INT_R.LOGIC_OUTS14->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ipend][9]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ipend][9]_i_2_n_0 - 
wires: CLBLL_R_X17Y10/CLBLL_EE2BEG0 CLBLL_R_X17Y10/CLBLL_LOGIC_OUTS8 CLBLL_R_X17Y10/CLBLL_L_A CLBLL_R_X19Y11/CLBLL_NE2A0 CLBLM_L_X20Y11/CLBLM_IMUX24 CLBLM_L_X20Y11/CLBLM_M_B5 CLBLM_L_X20Y11/CLBLM_NE2A0 INT_INTERFACE_L_X18Y10/INT_INTERFACE_EE2BEG0 INT_L_X18Y10/EE2A0 INT_L_X20Y10/NE2END_S3_0 INT_L_X20Y11/IMUX_L24 INT_L_X20Y11/NE2END0 INT_R_X17Y10/EE2BEG0 INT_R_X17Y10/LOGIC_OUTS8 INT_R_X19Y10/EE2END0 INT_R_X19Y10/NE2BEG0 INT_R_X19Y11/NE2A0 VFRAME_X47Y11/VFRAME_EE2BEG0 
pips: CLBLL_R_X17Y10/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLM_L_X20Y11/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 INT_L_X20Y11/INT_L.NE2END0->>IMUX_L24 INT_R_X17Y10/INT_R.LOGIC_OUTS8->>EE2BEG0 INT_R_X19Y10/INT_R.EE2END0->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ipend][9]_i_3_n_0 - 
wires: CLBLL_R_X21Y11/CLBLL_WW2A1 CLBLM_L_X20Y11/CLBLM_IMUX12 CLBLM_L_X20Y11/CLBLM_M_B6 CLBLM_L_X22Y11/CLBLM_LOGIC_OUTS13 CLBLM_L_X22Y11/CLBLM_M_B CLBLM_L_X22Y11/CLBLM_WW2A1 INT_L_X20Y11/IMUX_L12 INT_L_X20Y11/WW2END1 INT_L_X22Y11/LOGIC_OUTS_L13 INT_L_X22Y11/WW2BEG1 INT_R_X21Y11/WW2A1 
pips: CLBLM_L_X20Y11/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X22Y11/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X20Y11/INT_L.WW2END1->>IMUX_L12 INT_L_X22Y11/INT_L.LOGIC_OUTS_L13->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ipend][9]_i_4_n_0 - 
wires: CLBLM_L_X22Y11/CLBLM_IMUX27 CLBLM_L_X22Y11/CLBLM_M_B4 CLBLM_L_X22Y7/CLBLM_LOGIC_OUTS14 CLBLM_L_X22Y7/CLBLM_M_C INT_L_X22Y10/NN2A2 INT_L_X22Y11/IMUX_L27 INT_L_X22Y11/NN2END2 INT_L_X22Y7/LOGIC_OUTS_L14 INT_L_X22Y7/NN2BEG2 INT_L_X22Y8/NN2A2 INT_L_X22Y9/NN2BEG2 INT_L_X22Y9/NN2END2 
pips: CLBLM_L_X22Y11/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X22Y7/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X22Y11/INT_L.NN2END2->>IMUX_L27 INT_L_X22Y7/INT_L.LOGIC_OUTS_L14->>NN2BEG2 INT_L_X22Y9/INT_L.NN2END2->>NN2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][0][0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][0][0]_i_2_n_0 - 
wires: CLBLL_R_X21Y7/CLBLL_IMUX5 CLBLL_R_X21Y7/CLBLL_L_A6 CLBLL_R_X21Y8/CLBLL_LL_B CLBLL_R_X21Y8/CLBLL_LOGIC_OUTS13 INT_R_X21Y7/IMUX5 INT_R_X21Y7/SR1END2 INT_R_X21Y8/LOGIC_OUTS13 INT_R_X21Y8/SR1BEG2 
pips: CLBLL_R_X21Y7/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X21Y8/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_R_X21Y7/INT_R.SR1END2->>IMUX5 INT_R_X21Y8/INT_R.LOGIC_OUTS13->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][0][0]_i_3_n_0 - 
wires: CLBLL_R_X21Y7/CLBLL_IMUX6 CLBLL_R_X21Y7/CLBLL_LOGIC_OUTS17 CLBLL_R_X21Y7/CLBLL_L_A1 CLBLL_R_X21Y7/CLBLL_L_BMUX INT_R_X21Y7/IMUX6 INT_R_X21Y7/LOGIC_OUTS17 
pips: CLBLL_R_X21Y7/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X21Y7/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 INT_R_X21Y7/INT_R.LOGIC_OUTS17->>IMUX6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][0][2]_i_6_n_0 - 
wires: CLBLL_R_X21Y7/CLBLL_IMUX3 CLBLL_R_X21Y7/CLBLL_L_A2 CLBLL_R_X21Y7/CLBLL_SE2A2 CLBLL_R_X21Y7/CLBLL_WL1END1 CLBLL_R_X21Y8/CLBLL_IMUX5 CLBLL_R_X21Y8/CLBLL_LOGIC_OUTS10 CLBLL_R_X21Y8/CLBLL_L_A6 CLBLL_R_X21Y8/CLBLL_L_C CLBLM_L_X22Y7/CLBLM_SE2A2 CLBLM_L_X22Y7/CLBLM_WL1END1 INT_L_X22Y7/SE2END2 INT_L_X22Y7/WL1BEG1 INT_R_X21Y7/IMUX3 INT_R_X21Y7/SE2A2 INT_R_X21Y7/WL1END1 INT_R_X21Y8/IMUX5 INT_R_X21Y8/LOGIC_OUTS10 INT_R_X21Y8/SE2BEG2 
pips: CLBLL_R_X21Y7/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X21Y8/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X21Y8/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 INT_L_X22Y7/INT_L.SE2END2->>WL1BEG1 INT_R_X21Y7/INT_R.WL1END1->>IMUX3 INT_R_X21Y8/INT_R.LOGIC_OUTS10->>IMUX5 INT_R_X21Y8/INT_R.LOGIC_OUTS10->>SE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[irl][0][0]_i_4_n_0 - 
wires: CLBLL_R_X21Y7/CLBLL_IMUX0 CLBLL_R_X21Y7/CLBLL_LL_C CLBLL_R_X21Y7/CLBLL_LL_CMUX CLBLL_R_X21Y7/CLBLL_LOGIC_OUTS22 CLBLL_R_X21Y7/CLBLL_L_A3 INT_R_X21Y7/IMUX0 INT_R_X21Y7/LOGIC_OUTS22 
pips: CLBLL_R_X21Y7/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X21Y7/CLBLL_R.CLBLL_LL_C->>CLBLL_LL_CMUX CLBLL_R_X21Y7/CLBLL_R.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 INT_R_X21Y7/INT_R.LOGIC_OUTS22->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][0][3]_i_4_n_0 - 
wires: CLBLL_R_X21Y11/CLBLL_EE2BEG3 CLBLL_R_X21Y11/CLBLL_LOGIC_OUTS11 CLBLL_R_X21Y11/CLBLL_L_D CLBLL_R_X21Y7/CLBLL_IMUX10 CLBLL_R_X21Y7/CLBLL_IMUX12 CLBLL_R_X21Y7/CLBLL_LL_B6 CLBLL_R_X21Y7/CLBLL_L_A4 CLBLL_R_X21Y7/CLBLL_SW4END3 CLBLL_R_X21Y8/CLBLL_IMUX14 CLBLL_R_X21Y8/CLBLL_IMUX38 CLBLL_R_X21Y8/CLBLL_LL_D3 CLBLL_R_X21Y8/CLBLL_L_B1 CLBLL_R_X23Y11/CLBLL_IMUX38 CLBLL_R_X23Y11/CLBLL_LL_D3 CLBLM_L_X22Y11/CLBLM_EE2BEG3 CLBLM_L_X22Y7/CLBLM_SW4END3 INT_L_X22Y10/SW6B3 INT_L_X22Y11/EE2A3 INT_L_X22Y11/SW6A3 INT_L_X22Y7/SW6E3 INT_L_X22Y8/SW6D3 INT_L_X22Y9/SW6C3 INT_R_X21Y11/EE2BEG3 INT_R_X21Y11/LOGIC_OUTS11 INT_R_X21Y7/BYP_ALT4 INT_R_X21Y7/BYP_BOUNCE4 INT_R_X21Y7/IMUX10 INT_R_X21Y7/IMUX12 INT_R_X21Y7/SR1BEG_S0 INT_R_X21Y7/SW6END3 INT_R_X21Y8/IMUX14 INT_R_X21Y8/IMUX38 INT_R_X21Y8/NL1BEG_N3 INT_R_X21Y8/SW6END_N0_3 INT_R_X23Y11/EE2END3 INT_R_X23Y11/IMUX38 INT_R_X23Y11/SW6BEG3 
pips: CLBLL_R_X21Y11/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLL_R_X21Y7/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X21Y7/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X21Y8/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X21Y8/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_R_X23Y11/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 INT_R_X21Y11/INT_R.LOGIC_OUTS11->>EE2BEG3 INT_R_X21Y7/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X21Y7/INT_R.BYP_BOUNCE4->>IMUX12 INT_R_X21Y7/INT_R.SR1BEG_S0->>BYP_ALT4 INT_R_X21Y7/INT_R.SR1BEG_S0->>IMUX10 INT_R_X21Y7/INT_R.SW6END3->>SR1BEG_S0 INT_R_X21Y8/INT_R.NL1BEG_N3->>IMUX14 INT_R_X21Y8/INT_R.NL1BEG_N3->>IMUX38 INT_R_X21Y8/INT_R.SW6END_N0_3->>NL1BEG_N3 INT_R_X23Y11/INT_R.EE2END3->>IMUX38 INT_R_X23Y11/INT_R.EE2END3->>SW6BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

r[irl][0][0]_i_5_n_0 - 
wires: CLBLL_R_X21Y7/CLBLL_IMUX9 CLBLL_R_X21Y7/CLBLL_LL_B CLBLL_R_X21Y7/CLBLL_LOGIC_OUTS13 CLBLL_R_X21Y7/CLBLL_L_A5 INT_R_X21Y6/FAN_BOUNCE_S3_6 INT_R_X21Y7/FAN_ALT6 INT_R_X21Y7/FAN_BOUNCE6 INT_R_X21Y7/IMUX9 INT_R_X21Y7/LOGIC_OUTS13 
pips: CLBLL_R_X21Y7/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X21Y7/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_R_X21Y7/INT_R.FAN_ALT6->>FAN_BOUNCE6 INT_R_X21Y7/INT_R.FAN_BOUNCE6->>IMUX9 INT_R_X21Y7/INT_R.LOGIC_OUTS13->>FAN_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][0][0]_i_10_n_0 - 
wires: CLBLL_R_X21Y14/CLBLL_SW4A0 CLBLL_R_X23Y14/CLBLL_WW2A0 CLBLM_L_X20Y11/CLBLM_IMUX16 CLBLM_L_X20Y11/CLBLM_L_B3 CLBLM_L_X22Y14/CLBLM_SW4A0 CLBLM_L_X24Y14/CLBLM_LOGIC_OUTS12 CLBLM_L_X24Y14/CLBLM_M_A CLBLM_L_X24Y14/CLBLM_WW2A0 INT_L_X20Y10/NL1BEG0 INT_L_X20Y10/NL1END_S3_0 INT_L_X20Y10/SW6END0 INT_L_X20Y11/IMUX_L16 INT_L_X20Y11/NL1END0 INT_L_X22Y14/SW6BEG0 INT_L_X22Y14/WW2END0 INT_L_X24Y14/LOGIC_OUTS_L12 INT_L_X24Y14/WW2BEG0 INT_R_X21Y10/SW6E0 INT_R_X21Y11/SW6D0 INT_R_X21Y12/SW6C0 INT_R_X21Y13/SW6B0 INT_R_X21Y14/SW6A0 INT_R_X23Y14/WW2A0 VBRK_X60Y15/VBRK_WW2A0 
pips: CLBLM_L_X20Y11/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X24Y14/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X20Y10/INT_L.SW6END0->>NL1BEG0 INT_L_X20Y11/INT_L.NL1END0->>IMUX_L16 INT_L_X22Y14/INT_L.WW2END0->>SW6BEG0 INT_L_X24Y14/INT_L.LOGIC_OUTS_L12->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][0][3]_i_15_n_0 - 
wires: CLBLL_R_X23Y11/CLBLL_IMUX39 CLBLL_R_X23Y11/CLBLL_L_D3 CLBLL_R_X23Y11/CLBLL_WL1END3 CLBLL_R_X23Y11/CLBLL_WW4C0 CLBLL_R_X23Y15/CLBLL_NE4C0 CLBLL_R_X25Y11/CLBLL_WW4A0 CLBLM_L_X24Y11/CLBLM_WL1END3 CLBLM_L_X24Y11/CLBLM_WW4C0 CLBLM_L_X24Y14/CLBLM_IMUX2 CLBLM_L_X24Y14/CLBLM_IMUX24 CLBLM_L_X24Y14/CLBLM_M_A2 CLBLM_L_X24Y14/CLBLM_M_B5 CLBLM_L_X24Y15/CLBLM_NE4C0 CLBLM_L_X26Y11/CLBLM_LOGIC_OUTS8 CLBLM_L_X26Y11/CLBLM_L_A CLBLM_L_X26Y11/CLBLM_WW4A0 INT_L_X22Y10/WW4END_S0_0 INT_L_X22Y11/NE6BEG0 INT_L_X22Y11/WW4END0 INT_L_X24Y11/WL1BEG3 INT_L_X24Y11/WW4B0 INT_L_X24Y12/SL1END0 INT_L_X24Y12/WL1BEG_N3 INT_L_X24Y13/SL1BEG0 INT_L_X24Y13/SL1END0 INT_L_X24Y14/BYP_ALT0 INT_L_X24Y14/BYP_BOUNCE0 INT_L_X24Y14/IMUX_L2 INT_L_X24Y14/IMUX_L24 INT_L_X24Y14/SL1BEG0 INT_L_X24Y14/SL1END0 INT_L_X24Y15/NE6END0 INT_L_X24Y15/SL1BEG0 INT_L_X26Y11/LOGIC_OUTS_L8 INT_L_X26Y11/WW4BEG0 INT_R_X23Y11/IMUX39 INT_R_X23Y11/NE6A0 INT_R_X23Y11/WL1END3 INT_R_X23Y11/WW4C0 INT_R_X23Y12/NE6B0 INT_R_X23Y12/WL1END_N1_3 INT_R_X23Y13/NE6C0 INT_R_X23Y14/NE6D0 INT_R_X23Y15/NE6E0 INT_R_X25Y11/WW4A0 VBRK_X60Y12/VBRK_WL1END3 VBRK_X60Y12/VBRK_WW4C0 VBRK_X60Y16/VBRK_NE4C0 
pips: CLBLL_R_X23Y11/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLM_L_X24Y14/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X24Y14/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X26Y11/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X22Y11/INT_L.WW4END0->>NE6BEG0 INT_L_X24Y12/INT_L.SL1END0->>WL1BEG_N3 INT_L_X24Y13/INT_L.SL1END0->>SL1BEG0 INT_L_X24Y14/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X24Y14/INT_L.BYP_BOUNCE0->>IMUX_L2 INT_L_X24Y14/INT_L.SL1END0->>BYP_ALT0 INT_L_X24Y14/INT_L.SL1END0->>IMUX_L24 INT_L_X24Y14/INT_L.SL1END0->>SL1BEG0 INT_L_X24Y15/INT_L.NE6END0->>SL1BEG0 INT_L_X26Y11/INT_L.LOGIC_OUTS_L8->>WW4BEG0 INT_R_X23Y11/INT_R.WL1END3->>IMUX39 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[irl][0][2]_i_10_n_0 - 
wires: CLBLL_R_X23Y11/CLBLL_LOGIC_OUTS17 CLBLL_R_X23Y11/CLBLL_L_BMUX CLBLL_R_X23Y12/CLBLL_NE2A3 CLBLM_L_X24Y12/CLBLM_NE2A3 CLBLM_L_X24Y14/CLBLM_IMUX12 CLBLM_L_X24Y14/CLBLM_IMUX29 CLBLM_L_X24Y14/CLBLM_IMUX4 CLBLM_L_X24Y14/CLBLM_M_A6 CLBLM_L_X24Y14/CLBLM_M_B6 CLBLM_L_X24Y14/CLBLM_M_C2 INT_L_X24Y12/NE2END3 INT_L_X24Y12/NN2BEG3 INT_L_X24Y13/NN2A3 INT_L_X24Y14/FAN_ALT1 INT_L_X24Y14/FAN_BOUNCE1 INT_L_X24Y14/IMUX_L12 INT_L_X24Y14/IMUX_L29 INT_L_X24Y14/IMUX_L4 INT_L_X24Y14/NN2END3 INT_R_X23Y11/LOGIC_OUTS17 INT_R_X23Y11/NE2BEG3 INT_R_X23Y12/NE2A3 VBRK_X60Y13/VBRK_NE2A3 
pips: CLBLL_R_X23Y11/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLM_L_X24Y14/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X24Y14/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X24Y14/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X24Y12/INT_L.NE2END3->>NN2BEG3 INT_L_X24Y14/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X24Y14/INT_L.FAN_BOUNCE1->>IMUX_L12 INT_L_X24Y14/INT_L.FAN_BOUNCE1->>IMUX_L4 INT_L_X24Y14/INT_L.NN2END3->>FAN_ALT1 INT_L_X24Y14/INT_L.NN2END3->>IMUX_L29 INT_R_X23Y11/INT_R.LOGIC_OUTS17->>NE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[irl][0][2]_i_9_n_0 - 
wires: CLBLL_R_X23Y11/CLBLL_IMUX6 CLBLL_R_X23Y11/CLBLL_L_A1 CLBLL_R_X23Y11/CLBLL_WR1END3 CLBLL_R_X23Y14/CLBLL_NE2A3 CLBLL_R_X25Y11/CLBLL_WW2A1 CLBLM_L_X24Y11/CLBLM_WR1END3 CLBLM_L_X24Y14/CLBLM_IMUX15 CLBLM_L_X24Y14/CLBLM_IMUX22 CLBLM_L_X24Y14/CLBLM_IMUX7 CLBLM_L_X24Y14/CLBLM_M_A1 CLBLM_L_X24Y14/CLBLM_M_B1 CLBLM_L_X24Y14/CLBLM_M_C3 CLBLM_L_X24Y14/CLBLM_NE2A3 CLBLM_L_X26Y11/CLBLM_LOGIC_OUTS13 CLBLM_L_X26Y11/CLBLM_M_B CLBLM_L_X26Y11/CLBLM_WW2A1 INT_L_X24Y11/WR1BEG3 INT_L_X24Y11/WW2END1 INT_L_X24Y14/IMUX_L15 INT_L_X24Y14/IMUX_L22 INT_L_X24Y14/IMUX_L7 INT_L_X24Y14/NE2END3 INT_L_X26Y11/LOGIC_OUTS_L13 INT_L_X26Y11/WW2BEG1 INT_R_X23Y11/IMUX6 INT_R_X23Y11/NN2BEG3 INT_R_X23Y11/WR1END3 INT_R_X23Y12/NN2A3 INT_R_X23Y13/NE2BEG3 INT_R_X23Y13/NN2END3 INT_R_X23Y14/NE2A3 INT_R_X25Y11/WW2A1 VBRK_X60Y12/VBRK_WR1END3 VBRK_X60Y15/VBRK_NE2A3 
pips: CLBLL_R_X23Y11/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLM_L_X24Y14/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X24Y14/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X24Y14/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X26Y11/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X24Y11/INT_L.WW2END1->>WR1BEG3 INT_L_X24Y14/INT_L.NE2END3->>IMUX_L15 INT_L_X24Y14/INT_L.NE2END3->>IMUX_L22 INT_L_X24Y14/INT_L.NE2END3->>IMUX_L7 INT_L_X26Y11/INT_L.LOGIC_OUTS_L13->>WW2BEG1 INT_R_X23Y11/INT_R.WR1END3->>IMUX6 INT_R_X23Y11/INT_R.WR1END3->>NN2BEG3 INT_R_X23Y13/INT_R.NN2END3->>NE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r[irl][0][2]_i_8_n_0 - 
wires: CLBLM_L_X24Y14/CLBLM_IMUX1 CLBLM_L_X24Y14/CLBLM_IMUX27 CLBLM_L_X24Y14/CLBLM_IMUX35 CLBLM_L_X24Y14/CLBLM_LOGIC_OUTS8 CLBLM_L_X24Y14/CLBLM_L_A CLBLM_L_X24Y14/CLBLM_M_A3 CLBLM_L_X24Y14/CLBLM_M_B4 CLBLM_L_X24Y14/CLBLM_M_C6 INT_L_X24Y14/BYP_ALT1 INT_L_X24Y14/BYP_BOUNCE1 INT_L_X24Y14/IMUX_L1 INT_L_X24Y14/IMUX_L27 INT_L_X24Y14/IMUX_L35 INT_L_X24Y14/LOGIC_OUTS_L8 
pips: CLBLM_L_X24Y14/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X24Y14/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X24Y14/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X24Y14/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X24Y14/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X24Y14/INT_L.BYP_BOUNCE1->>IMUX_L27 INT_L_X24Y14/INT_L.BYP_BOUNCE1->>IMUX_L35 INT_L_X24Y14/INT_L.LOGIC_OUTS_L8->>BYP_ALT1 INT_L_X24Y14/INT_L.LOGIC_OUTS_L8->>IMUX_L1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[irl][0][2]_i_7_n_0 - 
wires: CLBLM_L_X24Y11/CLBLM_IMUX25 CLBLM_L_X24Y11/CLBLM_LOGIC_OUTS16 CLBLM_L_X24Y11/CLBLM_L_AMUX CLBLM_L_X24Y11/CLBLM_L_B5 CLBLM_L_X24Y14/CLBLM_IMUX11 CLBLM_L_X24Y14/CLBLM_IMUX18 CLBLM_L_X24Y14/CLBLM_IMUX32 CLBLM_L_X24Y14/CLBLM_M_A4 CLBLM_L_X24Y14/CLBLM_M_B2 CLBLM_L_X24Y14/CLBLM_M_C1 INT_L_X24Y11/FAN_ALT5 INT_L_X24Y11/FAN_BOUNCE5 INT_L_X24Y11/IMUX_L25 INT_L_X24Y11/LOGIC_OUTS_L16 INT_L_X24Y11/NL1BEG1 INT_L_X24Y12/NL1END1 INT_L_X24Y12/NN2BEG1 INT_L_X24Y13/FAN_BOUNCE_S3_2 INT_L_X24Y13/NN2A1 INT_L_X24Y14/FAN_ALT2 INT_L_X24Y14/FAN_BOUNCE2 INT_L_X24Y14/IMUX_L11 INT_L_X24Y14/IMUX_L18 INT_L_X24Y14/IMUX_L32 INT_L_X24Y14/NN2END1 
pips: CLBLM_L_X24Y11/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X24Y11/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_L_X24Y14/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X24Y14/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X24Y14/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 INT_L_X24Y11/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X24Y11/INT_L.FAN_BOUNCE5->>IMUX_L25 INT_L_X24Y11/INT_L.LOGIC_OUTS_L16->>FAN_ALT5 INT_L_X24Y11/INT_L.LOGIC_OUTS_L16->>NL1BEG1 INT_L_X24Y12/INT_L.NL1END1->>NN2BEG1 INT_L_X24Y14/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X24Y14/INT_L.FAN_BOUNCE2->>IMUX_L32 INT_L_X24Y14/INT_L.NN2END1->>FAN_ALT2 INT_L_X24Y14/INT_L.NN2END1->>IMUX_L11 INT_L_X24Y14/INT_L.NN2END1->>IMUX_L18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r[irl][0][3]_i_16_n_0 - 
wires: CLBLL_R_X23Y14/CLBLL_EL1BEG0 CLBLL_R_X23Y14/CLBLL_LOGIC_OUTS9 CLBLL_R_X23Y14/CLBLL_L_B CLBLM_L_X24Y14/CLBLM_EL1BEG0 CLBLM_L_X24Y14/CLBLM_IMUX17 CLBLM_L_X24Y14/CLBLM_IMUX8 CLBLM_L_X24Y14/CLBLM_M_A5 CLBLM_L_X24Y14/CLBLM_M_B3 INT_L_X24Y13/EL1END_S3_0 INT_L_X24Y14/EL1END0 INT_L_X24Y14/IMUX_L17 INT_L_X24Y14/IMUX_L8 INT_R_X23Y14/EL1BEG0 INT_R_X23Y14/LOGIC_OUTS9 VBRK_X60Y15/VBRK_EL1BEG0 
pips: CLBLL_R_X23Y14/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLM_L_X24Y14/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X24Y14/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X24Y14/INT_L.EL1END0->>IMUX_L17 INT_L_X24Y14/INT_L.EL1END0->>IMUX_L8 INT_R_X23Y14/INT_R.LOGIC_OUTS9->>EL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[irl][0][0]_i_11_n_0 - 
wires: CLBLL_R_X21Y9/CLBLL_EE2BEG0 CLBLL_R_X21Y9/CLBLL_LL_A CLBLL_R_X21Y9/CLBLL_LOGIC_OUTS12 CLBLL_R_X23Y11/CLBLL_IMUX8 CLBLL_R_X23Y11/CLBLL_LL_A5 CLBLM_L_X22Y9/CLBLM_EE2BEG0 INT_L_X22Y9/EE2A0 INT_R_X21Y9/EE2BEG0 INT_R_X21Y9/LOGIC_OUTS12 INT_R_X23Y10/NN2A0 INT_R_X23Y10/NN2END_S2_0 INT_R_X23Y11/IMUX8 INT_R_X23Y11/NN2END0 INT_R_X23Y9/EE2END0 INT_R_X23Y9/NN2BEG0 
pips: CLBLL_R_X21Y9/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLL_R_X23Y11/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 INT_R_X21Y9/INT_R.LOGIC_OUTS12->>EE2BEG0 INT_R_X23Y11/INT_R.NN2END0->>IMUX8 INT_R_X23Y9/INT_R.EE2END0->>NN2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][0][3]_i_13_n_0 - 
wires: CLBLL_R_X21Y11/CLBLL_IMUX43 CLBLL_R_X21Y11/CLBLL_IMUX46 CLBLL_R_X21Y11/CLBLL_LL_D6 CLBLL_R_X21Y11/CLBLL_L_D5 CLBLL_R_X21Y9/CLBLL_IMUX11 CLBLL_R_X21Y9/CLBLL_IMUX12 CLBLL_R_X21Y9/CLBLL_LL_A4 CLBLL_R_X21Y9/CLBLL_LL_B6 CLBLM_L_X20Y12/CLBLM_LOGIC_OUTS17 CLBLM_L_X20Y12/CLBLM_L_BMUX INT_L_X20Y11/ER1BEG1 INT_L_X20Y11/SL1END0 INT_L_X20Y12/LOGIC_OUTS_L17 INT_L_X20Y12/SL1BEG0 INT_L_X20Y12/SR1BEG_S0 INT_R_X21Y10/SS2A1 INT_R_X21Y11/BYP_ALT4 INT_R_X21Y11/BYP_BOUNCE4 INT_R_X21Y11/ER1END1 INT_R_X21Y11/IMUX43 INT_R_X21Y11/IMUX46 INT_R_X21Y11/SS2BEG1 INT_R_X21Y9/IMUX11 INT_R_X21Y9/IMUX12 INT_R_X21Y9/SS2END1 
pips: CLBLL_R_X21Y11/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_R_X21Y11/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_R_X21Y9/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X21Y9/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLM_L_X20Y12/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X20Y11/INT_L.SL1END0->>ER1BEG1 INT_L_X20Y12/INT_L.LOGIC_OUTS_L17->>SR1BEG_S0 INT_L_X20Y12/INT_L.SR1BEG_S0->>SL1BEG0 INT_R_X21Y11/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X21Y11/INT_R.BYP_BOUNCE4->>IMUX46 INT_R_X21Y11/INT_R.ER1END1->>BYP_ALT4 INT_R_X21Y11/INT_R.ER1END1->>IMUX43 INT_R_X21Y11/INT_R.ER1END1->>SS2BEG1 INT_R_X21Y9/INT_R.SS2END1->>IMUX11 INT_R_X21Y9/INT_R.SS2END1->>IMUX12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r[irl][0][2]_i_21_n_0 - 
wires: CLBLL_R_X21Y10/CLBLL_LL_AMUX CLBLL_R_X21Y10/CLBLL_LOGIC_OUTS20 CLBLL_R_X21Y9/CLBLL_IMUX7 CLBLL_R_X21Y9/CLBLL_LL_A1 CLBLM_L_X20Y8/CLBLM_IMUX10 CLBLM_L_X20Y8/CLBLM_L_A4 INT_L_X20Y8/IMUX_L10 INT_L_X20Y8/SR1BEG_S0 INT_L_X20Y8/SW2END3 INT_L_X20Y9/SW2END_N0_3 INT_R_X21Y10/LOGIC_OUTS20 INT_R_X21Y10/SR1BEG3 INT_R_X21Y10/SR1END_N3_3 INT_R_X21Y8/SW2A3 INT_R_X21Y9/IMUX7 INT_R_X21Y9/SR1END3 INT_R_X21Y9/SW2BEG3 
pips: CLBLL_R_X21Y10/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLL_R_X21Y9/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_L_X20Y8/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 INT_L_X20Y8/INT_L.SR1BEG_S0->>IMUX_L10 INT_L_X20Y8/INT_L.SW2END3->>SR1BEG_S0 INT_R_X21Y10/INT_R.LOGIC_OUTS20->>SR1BEG3 INT_R_X21Y9/INT_R.SR1END3->>IMUX7 INT_R_X21Y9/INT_R.SR1END3->>SW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[irl][0][2]_i_17_n_0 - 
wires: CLBLL_R_X21Y10/CLBLL_SE2A0 CLBLL_R_X21Y11/CLBLL_IMUX9 CLBLL_R_X21Y11/CLBLL_L_A5 CLBLL_R_X21Y7/CLBLL_IMUX18 CLBLL_R_X21Y7/CLBLL_IMUX2 CLBLL_R_X21Y7/CLBLL_IMUX29 CLBLL_R_X21Y7/CLBLL_LL_A2 CLBLL_R_X21Y7/CLBLL_LL_B2 CLBLL_R_X21Y7/CLBLL_LL_C2 CLBLL_R_X21Y8/CLBLL_IMUX40 CLBLL_R_X21Y8/CLBLL_LL_D1 CLBLL_R_X21Y9/CLBLL_IMUX1 CLBLL_R_X21Y9/CLBLL_LL_A3 CLBLL_R_X21Y9/CLBLL_SW2A0 CLBLM_L_X20Y12/CLBLM_LOGIC_OUTS8 CLBLM_L_X20Y12/CLBLM_L_A CLBLM_L_X22Y10/CLBLM_SE2A0 CLBLM_L_X22Y9/CLBLM_SW2A0 INT_L_X20Y11/SE2A0 INT_L_X20Y12/LOGIC_OUTS_L8 INT_L_X20Y12/SE2BEG0 INT_L_X22Y10/SE2END0 INT_L_X22Y10/SW2BEG0 INT_L_X22Y9/SW2A0 INT_R_X21Y10/SE2A0 INT_R_X21Y11/IMUX9 INT_R_X21Y11/SE2BEG0 INT_R_X21Y11/SE2END0 INT_R_X21Y7/FAN_BOUNCE_S3_4 INT_R_X21Y7/IMUX18 INT_R_X21Y7/IMUX2 INT_R_X21Y7/IMUX29 INT_R_X21Y7/NR1BEG0 INT_R_X21Y7/SS2END0 INT_R_X21Y8/FAN_ALT4 INT_R_X21Y8/FAN_BOUNCE4 INT_R_X21Y8/IMUX40 INT_R_X21Y8/NR1END0 INT_R_X21Y8/SS2A0 INT_R_X21Y9/IMUX1 INT_R_X21Y9/SS2BEG0 INT_R_X21Y9/SW2END0 
pips: CLBLL_R_X21Y11/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X21Y7/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X21Y7/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X21Y7/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X21Y8/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_R_X21Y9/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLM_L_X20Y12/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X20Y12/INT_L.LOGIC_OUTS_L8->>SE2BEG0 INT_L_X22Y10/INT_L.SE2END0->>SW2BEG0 INT_R_X21Y11/INT_R.SE2END0->>IMUX9 INT_R_X21Y11/INT_R.SE2END0->>SE2BEG0 INT_R_X21Y7/INT_R.FAN_BOUNCE_S3_4->>IMUX29 INT_R_X21Y7/INT_R.SS2END0->>IMUX18 INT_R_X21Y7/INT_R.SS2END0->>IMUX2 INT_R_X21Y7/INT_R.SS2END0->>NR1BEG0 INT_R_X21Y8/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X21Y8/INT_R.NR1END0->>FAN_ALT4 INT_R_X21Y8/INT_R.NR1END0->>IMUX40 INT_R_X21Y9/INT_R.SW2END0->>IMUX1 INT_R_X21Y9/INT_R.SW2END0->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

r[irl][0][0]_i_12_n_0 - 
wires: CLBLL_R_X17Y8/CLBLL_EE4BEG1 CLBLL_R_X17Y8/CLBLL_LOGIC_OUTS9 CLBLL_R_X17Y8/CLBLL_L_B CLBLL_R_X19Y8/CLBLL_EE4B1 CLBLL_R_X21Y9/CLBLL_IMUX2 CLBLL_R_X21Y9/CLBLL_LL_A2 CLBLM_L_X20Y8/CLBLM_EE4B1 INT_INTERFACE_L_X18Y8/INT_INTERFACE_EE4BEG1 INT_L_X18Y8/EE4A1 INT_L_X20Y8/EE4C1 INT_R_X17Y8/EE4BEG1 INT_R_X17Y8/LOGIC_OUTS9 INT_R_X19Y8/EE4B1 INT_R_X21Y8/EE4END1 INT_R_X21Y8/NR1BEG1 INT_R_X21Y9/IMUX2 INT_R_X21Y9/NR1END1 VFRAME_X47Y9/VFRAME_EE4BEG1 
pips: CLBLL_R_X17Y8/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLL_R_X21Y9/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 INT_R_X17Y8/INT_R.LOGIC_OUTS9->>EE4BEG1 INT_R_X21Y8/INT_R.EE4END1->>NR1BEG1 INT_R_X21Y9/INT_R.NR1END1->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][0][1]_i_11_n_0 - 
wires: CLBLL_R_X19Y10/CLBLL_SE2A2 CLBLL_R_X19Y11/CLBLL_EE2BEG2 CLBLL_R_X19Y11/CLBLL_LL_AMUX CLBLL_R_X19Y11/CLBLL_LOGIC_OUTS20 CLBLL_R_X21Y11/CLBLL_IMUX44 CLBLL_R_X21Y11/CLBLL_LL_D4 CLBLL_R_X21Y9/CLBLL_IMUX15 CLBLL_R_X21Y9/CLBLL_IMUX4 CLBLL_R_X21Y9/CLBLL_LL_A6 CLBLL_R_X21Y9/CLBLL_LL_B1 CLBLM_L_X20Y10/CLBLM_SE2A2 CLBLM_L_X20Y11/CLBLM_EE2BEG2 INT_L_X20Y10/SE2BEG2 INT_L_X20Y10/SE2END2 INT_L_X20Y11/EE2A2 INT_L_X20Y9/SE2A2 INT_R_X19Y10/SE2A2 INT_R_X19Y11/EE2BEG2 INT_R_X19Y11/LOGIC_OUTS20 INT_R_X19Y11/SE2BEG2 INT_R_X21Y10/BYP_BOUNCE_N3_3 INT_R_X21Y11/EE2END2 INT_R_X21Y11/IMUX44 INT_R_X21Y9/BYP_ALT3 INT_R_X21Y9/BYP_BOUNCE3 INT_R_X21Y9/IMUX15 INT_R_X21Y9/IMUX4 INT_R_X21Y9/SE2END2 
pips: CLBLL_R_X19Y11/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLL_R_X21Y11/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_R_X21Y9/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X21Y9/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 INT_L_X20Y10/INT_L.SE2END2->>SE2BEG2 INT_R_X19Y11/INT_R.LOGIC_OUTS20->>EE2BEG2 INT_R_X19Y11/INT_R.LOGIC_OUTS20->>SE2BEG2 INT_R_X21Y11/INT_R.EE2END2->>IMUX44 INT_R_X21Y9/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X21Y9/INT_R.BYP_BOUNCE3->>IMUX15 INT_R_X21Y9/INT_R.SE2END2->>BYP_ALT3 INT_R_X21Y9/INT_R.SE2END2->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[irl][0][3]_i_21_n_0 - 
wires: CLBLL_R_X21Y11/CLBLL_WL1END0 CLBLL_R_X21Y9/CLBLL_IMUX8 CLBLL_R_X21Y9/CLBLL_LL_A5 CLBLL_R_X21Y9/CLBLL_NE4BEG0 CLBLL_R_X23Y11/CLBLL_IMUX17 CLBLL_R_X23Y11/CLBLL_LL_B3 CLBLL_R_X23Y11/CLBLL_WW4C2 CLBLL_R_X25Y11/CLBLL_WW4A2 CLBLM_L_X22Y11/CLBLM_WL1END0 CLBLM_L_X22Y9/CLBLM_NE4BEG0 CLBLM_L_X24Y11/CLBLM_WW4C2 CLBLM_L_X26Y11/CLBLM_LOGIC_OUTS16 CLBLM_L_X26Y11/CLBLM_L_AMUX CLBLM_L_X26Y11/CLBLM_WW4A2 INT_L_X20Y10/SE2BEG0 INT_L_X20Y10/SW2END0 INT_L_X20Y9/SE2A0 INT_L_X22Y10/NE6B0 INT_L_X22Y11/NE6C0 INT_L_X22Y11/WL1BEG0 INT_L_X22Y11/WW4END2 INT_L_X22Y12/NE6D0 INT_L_X22Y13/NE6E0 INT_L_X22Y9/NE6A0 INT_L_X24Y11/WW4B2 INT_L_X26Y11/LOGIC_OUTS_L16 INT_L_X26Y11/WW4BEG2 INT_R_X21Y10/SW2A0 INT_R_X21Y11/SW2BEG0 INT_R_X21Y11/WL1END0 INT_R_X21Y9/IMUX8 INT_R_X21Y9/NE6BEG0 INT_R_X21Y9/SE2END0 INT_R_X23Y11/IMUX17 INT_R_X23Y11/SL1END0 INT_R_X23Y11/WW4C2 INT_R_X23Y12/SL1BEG0 INT_R_X23Y12/SL1END0 INT_R_X23Y13/NE6END0 INT_R_X23Y13/SL1BEG0 INT_R_X25Y11/WW4A2 VBRK_X60Y12/VBRK_WW4C2 
pips: CLBLL_R_X21Y9/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X23Y11/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLM_L_X26Y11/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X20Y10/INT_L.SW2END0->>SE2BEG0 INT_L_X22Y11/INT_L.WW4END2->>WL1BEG0 INT_L_X26Y11/INT_L.LOGIC_OUTS_L16->>WW4BEG2 INT_R_X21Y11/INT_R.WL1END0->>SW2BEG0 INT_R_X21Y9/INT_R.SE2END0->>IMUX8 INT_R_X21Y9/INT_R.SE2END0->>NE6BEG0 INT_R_X23Y11/INT_R.SL1END0->>IMUX17 INT_R_X23Y12/INT_R.SL1END0->>SL1BEG0 INT_R_X23Y13/INT_R.NE6END0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[irl][0][2]_i_19_n_0 - 
wires: CLBLL_R_X21Y8/CLBLL_IMUX24 CLBLL_R_X21Y8/CLBLL_IMUX32 CLBLL_R_X21Y8/CLBLL_IMUX33 CLBLL_R_X21Y8/CLBLL_LL_B5 CLBLL_R_X21Y8/CLBLL_LL_C1 CLBLL_R_X21Y8/CLBLL_L_C1 CLBLL_R_X21Y8/CLBLL_WL1END0 CLBLM_L_X22Y8/CLBLM_LOGIC_OUTS9 CLBLM_L_X22Y8/CLBLM_L_B CLBLM_L_X22Y8/CLBLM_WL1END0 INT_L_X22Y8/LOGIC_OUTS_L9 INT_L_X22Y8/WL1BEG0 INT_R_X21Y8/IMUX24 INT_R_X21Y8/IMUX32 INT_R_X21Y8/IMUX33 INT_R_X21Y8/WL1END0 
pips: CLBLL_R_X21Y8/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X21Y8/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X21Y8/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLM_L_X22Y8/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X22Y8/INT_L.LOGIC_OUTS_L9->>WL1BEG0 INT_R_X21Y8/INT_R.WL1END0->>IMUX24 INT_R_X21Y8/INT_R.WL1END0->>IMUX32 INT_R_X21Y8/INT_R.WL1END0->>IMUX33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[irl][0][3]_i_11_n_0 - 
wires: CLBLL_R_X21Y7/CLBLL_LL_AMUX CLBLL_R_X21Y7/CLBLL_LOGIC_OUTS20 CLBLL_R_X21Y8/CLBLL_IMUX17 CLBLL_R_X21Y8/CLBLL_IMUX20 CLBLL_R_X21Y8/CLBLL_IMUX29 CLBLL_R_X21Y8/CLBLL_IMUX41 CLBLL_R_X21Y8/CLBLL_LL_B3 CLBLL_R_X21Y8/CLBLL_LL_C2 CLBLL_R_X21Y8/CLBLL_L_C2 CLBLL_R_X21Y8/CLBLL_L_D1 INT_R_X21Y7/LOGIC_OUTS20 INT_R_X21Y7/NL1BEG1 INT_R_X21Y7/NR1BEG2 INT_R_X21Y8/IMUX17 INT_R_X21Y8/IMUX20 INT_R_X21Y8/IMUX29 INT_R_X21Y8/IMUX41 INT_R_X21Y8/NL1END1 INT_R_X21Y8/NR1END2 
pips: CLBLL_R_X21Y7/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLL_R_X21Y8/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X21Y8/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X21Y8/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X21Y8/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 INT_R_X21Y7/INT_R.LOGIC_OUTS20->>NL1BEG1 INT_R_X21Y7/INT_R.LOGIC_OUTS20->>NR1BEG2 INT_R_X21Y8/INT_R.NL1END1->>IMUX17 INT_R_X21Y8/INT_R.NL1END1->>IMUX41 INT_R_X21Y8/INT_R.NR1END2->>IMUX20 INT_R_X21Y8/INT_R.NR1END2->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r[irl][0][0]_i_6_n_0 - 
wires: CLBLL_R_X21Y8/CLBLL_IMUX27 CLBLL_R_X21Y8/CLBLL_LL_B4 CLBLM_L_X20Y11/CLBLM_LOGIC_OUTS9 CLBLM_L_X20Y11/CLBLM_L_B INT_L_X20Y10/SE2A1 INT_L_X20Y11/LOGIC_OUTS_L9 INT_L_X20Y11/SE2BEG1 INT_R_X21Y10/SE2END1 INT_R_X21Y10/SS2BEG1 INT_R_X21Y8/IMUX27 INT_R_X21Y8/SS2END1 INT_R_X21Y9/SS2A1 
pips: CLBLL_R_X21Y8/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLM_L_X20Y11/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X20Y11/INT_L.LOGIC_OUTS_L9->>SE2BEG1 INT_R_X21Y10/INT_R.SE2END1->>SS2BEG1 INT_R_X21Y8/INT_R.SS2END1->>IMUX27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][0][3]_i_10_n_0 - 
wires: CLBLL_R_X21Y8/CLBLL_IMUX12 CLBLL_R_X21Y8/CLBLL_IMUX21 CLBLL_R_X21Y8/CLBLL_IMUX28 CLBLL_R_X21Y8/CLBLL_IMUX37 CLBLL_R_X21Y8/CLBLL_LL_B6 CLBLL_R_X21Y8/CLBLL_LL_C4 CLBLL_R_X21Y8/CLBLL_L_C4 CLBLL_R_X21Y8/CLBLL_L_D4 CLBLM_L_X20Y11/CLBLM_LOGIC_OUTS10 CLBLM_L_X20Y11/CLBLM_L_C INT_L_X20Y10/SS2A2 INT_L_X20Y11/LOGIC_OUTS_L10 INT_L_X20Y11/SS2BEG2 INT_L_X20Y8/SE2A2 INT_L_X20Y9/SE2BEG2 INT_L_X20Y9/SS2END2 INT_R_X21Y8/IMUX12 INT_R_X21Y8/IMUX21 INT_R_X21Y8/IMUX28 INT_R_X21Y8/IMUX37 INT_R_X21Y8/SE2END2 
pips: CLBLL_R_X21Y8/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X21Y8/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X21Y8/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X21Y8/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 CLBLM_L_X20Y11/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X20Y11/INT_L.LOGIC_OUTS_L10->>SS2BEG2 INT_L_X20Y9/INT_L.SS2END2->>SE2BEG2 INT_R_X21Y8/INT_R.SE2END2->>IMUX12 INT_R_X21Y8/INT_R.SE2END2->>IMUX21 INT_R_X21Y8/INT_R.SE2END2->>IMUX28 INT_R_X21Y8/INT_R.SE2END2->>IMUX37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r[irl][0][3]_i_9_n_0 - 
wires: CLBLL_R_X21Y8/CLBLL_IMUX15 CLBLL_R_X21Y8/CLBLL_IMUX23 CLBLL_R_X21Y8/CLBLL_IMUX31 CLBLL_R_X21Y8/CLBLL_IMUX39 CLBLL_R_X21Y8/CLBLL_LL_B1 CLBLL_R_X21Y8/CLBLL_LL_C5 CLBLL_R_X21Y8/CLBLL_L_C3 CLBLL_R_X21Y8/CLBLL_L_D3 CLBLL_R_X21Y8/CLBLL_WW2END3 CLBLL_R_X23Y8/CLBLL_LOGIC_OUTS11 CLBLL_R_X23Y8/CLBLL_L_D CLBLM_L_X20Y8/CLBLM_IMUX14 CLBLM_L_X20Y8/CLBLM_L_B1 CLBLM_L_X22Y8/CLBLM_WW2END3 INT_L_X20Y8/IMUX_L14 INT_L_X20Y8/WL1END2 INT_L_X22Y8/WW2A3 INT_R_X21Y8/IMUX15 INT_R_X21Y8/IMUX23 INT_R_X21Y8/IMUX31 INT_R_X21Y8/IMUX39 INT_R_X21Y8/WL1BEG2 INT_R_X21Y8/WW2END3 INT_R_X21Y9/WW2END_N0_3 INT_R_X23Y8/LOGIC_OUTS11 INT_R_X23Y8/WW2BEG3 
pips: CLBLL_R_X21Y8/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X21Y8/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X21Y8/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X21Y8/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_R_X23Y8/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLM_L_X20Y8/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 INT_L_X20Y8/INT_L.WL1END2->>IMUX_L14 INT_R_X21Y8/INT_R.WW2END3->>IMUX15 INT_R_X21Y8/INT_R.WW2END3->>IMUX23 INT_R_X21Y8/INT_R.WW2END3->>IMUX31 INT_R_X21Y8/INT_R.WW2END3->>IMUX39 INT_R_X21Y8/INT_R.WW2END3->>WL1BEG2 INT_R_X23Y8/INT_R.LOGIC_OUTS11->>WW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

r[irl][0][0]_i_7_n_0 - 
wires: CLBLL_R_X21Y7/CLBLL_IMUX24 CLBLL_R_X21Y7/CLBLL_IMUX32 CLBLL_R_X21Y7/CLBLL_LL_B5 CLBLL_R_X21Y7/CLBLL_LL_C1 CLBLL_R_X21Y7/CLBLL_SW2A0 CLBLL_R_X21Y9/CLBLL_IMUX24 CLBLL_R_X21Y9/CLBLL_LL_B5 CLBLL_R_X21Y9/CLBLL_NW2A0 CLBLM_L_X22Y7/CLBLM_SW2A0 CLBLM_L_X22Y8/CLBLM_LOGIC_OUTS8 CLBLM_L_X22Y8/CLBLM_L_A CLBLM_L_X22Y9/CLBLM_NW2A0 INT_L_X22Y7/SW2A0 INT_L_X22Y8/LOGIC_OUTS_L8 INT_L_X22Y8/NW2BEG0 INT_L_X22Y8/SW2BEG0 INT_L_X22Y9/NW2A0 INT_R_X21Y7/IMUX24 INT_R_X21Y7/IMUX32 INT_R_X21Y7/SW2END0 INT_R_X21Y8/NW2END_S0_0 INT_R_X21Y9/IMUX24 INT_R_X21Y9/NW2END0 
pips: CLBLL_R_X21Y7/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X21Y7/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X21Y9/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLM_L_X22Y8/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X22Y8/INT_L.LOGIC_OUTS_L8->>NW2BEG0 INT_L_X22Y8/INT_L.LOGIC_OUTS_L8->>SW2BEG0 INT_R_X21Y7/INT_R.SW2END0->>IMUX24 INT_R_X21Y7/INT_R.SW2END0->>IMUX32 INT_R_X21Y9/INT_R.NW2END0->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[irl][0][2]_i_18_n_0 - 
wires: CLBLL_R_X21Y7/CLBLL_IMUX27 CLBLL_R_X21Y7/CLBLL_IMUX35 CLBLL_R_X21Y7/CLBLL_LL_B4 CLBLL_R_X21Y7/CLBLL_LL_C6 CLBLL_R_X21Y8/CLBLL_IMUX43 CLBLL_R_X21Y8/CLBLL_LL_D6 CLBLL_R_X21Y9/CLBLL_IMUX17 CLBLL_R_X21Y9/CLBLL_LL_B3 CLBLM_L_X20Y8/CLBLM_LOGIC_OUTS8 CLBLM_L_X20Y8/CLBLM_L_A INT_L_X20Y8/ER1BEG1 INT_L_X20Y8/LOGIC_OUTS_L8 INT_L_X20Y8/NE2BEG0 INT_L_X20Y9/NE2A0 INT_R_X21Y7/IMUX27 INT_R_X21Y7/IMUX35 INT_R_X21Y7/SL1END1 INT_R_X21Y8/ER1END1 INT_R_X21Y8/IMUX43 INT_R_X21Y8/NE2END_S3_0 INT_R_X21Y8/SL1BEG1 INT_R_X21Y9/IMUX17 INT_R_X21Y9/NE2END0 
pips: CLBLL_R_X21Y7/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X21Y7/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X21Y8/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_R_X21Y9/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLM_L_X20Y8/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X20Y8/INT_L.LOGIC_OUTS_L8->>ER1BEG1 INT_L_X20Y8/INT_L.LOGIC_OUTS_L8->>NE2BEG0 INT_R_X21Y7/INT_R.SL1END1->>IMUX27 INT_R_X21Y7/INT_R.SL1END1->>IMUX35 INT_R_X21Y8/INT_R.ER1END1->>IMUX43 INT_R_X21Y8/INT_R.ER1END1->>SL1BEG1 INT_R_X21Y9/INT_R.NE2END0->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r[irl][0][0]_i_8_n_0 - 
wires: CLBLL_R_X21Y7/CLBLL_IMUX31 CLBLL_R_X21Y7/CLBLL_LL_C5 CLBLL_R_X21Y7/CLBLL_LL_D CLBLL_R_X21Y7/CLBLL_LOGIC_OUTS15 INT_R_X21Y7/IMUX31 INT_R_X21Y7/LOGIC_OUTS15 
pips: CLBLL_R_X21Y7/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X21Y7/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_R_X21Y7/INT_R.LOGIC_OUTS15->>IMUX31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][0][0]_i_9_n_0 - 
wires: CLBLL_R_X21Y7/CLBLL_IMUX17 CLBLL_R_X21Y7/CLBLL_LL_B3 CLBLL_R_X21Y7/CLBLL_WW2END0 CLBLL_R_X23Y11/CLBLL_LL_A CLBLL_R_X23Y11/CLBLL_LOGIC_OUTS12 CLBLM_L_X22Y7/CLBLM_WW2END0 INT_L_X22Y7/WW2A0 INT_R_X21Y7/IMUX17 INT_R_X21Y7/WW2END0 INT_R_X23Y10/SS2A0 INT_R_X23Y11/LOGIC_OUTS12 INT_R_X23Y11/SS2BEG0 INT_R_X23Y7/SS2END0 INT_R_X23Y7/WW2BEG0 INT_R_X23Y8/SS2A0 INT_R_X23Y9/SS2BEG0 INT_R_X23Y9/SS2END0 
pips: CLBLL_R_X21Y7/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X23Y11/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 INT_R_X21Y7/INT_R.WW2END0->>IMUX17 INT_R_X23Y11/INT_R.LOGIC_OUTS12->>SS2BEG0 INT_R_X23Y7/INT_R.SS2END0->>WW2BEG0 INT_R_X23Y9/INT_R.SS2END0->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][0][2]_i_16_n_0 - 
wires: CLBLL_R_X21Y7/CLBLL_IMUX15 CLBLL_R_X21Y7/CLBLL_LL_B1 CLBLL_R_X21Y7/CLBLL_WL1END3 CLBLL_R_X21Y8/CLBLL_IMUX44 CLBLL_R_X21Y8/CLBLL_LL_D4 CLBLL_R_X21Y8/CLBLL_WR1END2 CLBLL_R_X23Y8/CLBLL_LOGIC_OUTS19 CLBLL_R_X23Y8/CLBLL_L_DMUX CLBLM_L_X22Y7/CLBLM_WL1END3 CLBLM_L_X22Y8/CLBLM_IMUX10 CLBLM_L_X22Y8/CLBLM_L_A4 CLBLM_L_X22Y8/CLBLM_WR1END2 INT_L_X22Y7/WL1BEG3 INT_L_X22Y8/IMUX_L10 INT_L_X22Y8/WL1BEG_N3 INT_L_X22Y8/WL1END0 INT_L_X22Y8/WR1BEG2 INT_R_X21Y7/IMUX15 INT_R_X21Y7/WL1END3 INT_R_X21Y8/IMUX44 INT_R_X21Y8/WL1END_N1_3 INT_R_X21Y8/WR1END2 INT_R_X23Y8/LOGIC_OUTS19 INT_R_X23Y8/WL1BEG0 
pips: CLBLL_R_X21Y7/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X21Y8/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_R_X23Y8/CLBLL_R.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 CLBLM_L_X22Y8/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 INT_L_X22Y8/INT_L.WL1END0->>IMUX_L10 INT_L_X22Y8/INT_L.WL1END0->>WL1BEG_N3 INT_L_X22Y8/INT_L.WL1END0->>WR1BEG2 INT_R_X21Y7/INT_R.WL1END3->>IMUX15 INT_R_X21Y8/INT_R.WR1END2->>IMUX44 INT_R_X23Y8/INT_R.LOGIC_OUTS19->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[irl][0][1]_i_6_n_0 - 
wires: CLBLL_R_X21Y9/CLBLL_IMUX38 CLBLL_R_X21Y9/CLBLL_LL_D3 CLBLM_L_X20Y11/CLBLM_IMUX20 CLBLM_L_X20Y11/CLBLM_IMUX25 CLBLM_L_X20Y11/CLBLM_L_B5 CLBLM_L_X20Y11/CLBLM_L_C2 CLBLM_L_X20Y12/CLBLM_IMUX37 CLBLM_L_X20Y12/CLBLM_LOGIC_OUTS16 CLBLM_L_X20Y12/CLBLM_L_AMUX CLBLM_L_X20Y12/CLBLM_L_D4 INT_L_X20Y11/ER1BEG3 INT_L_X20Y11/FAN_ALT5 INT_L_X20Y11/FAN_BOUNCE5 INT_L_X20Y11/IMUX_L20 INT_L_X20Y11/IMUX_L25 INT_L_X20Y11/SL1END2 INT_L_X20Y12/IMUX_L37 INT_L_X20Y12/LOGIC_OUTS_L16 INT_L_X20Y12/SL1BEG2 INT_R_X21Y10/SS2A3 INT_R_X21Y10/SS2END_N0_3 INT_R_X21Y11/ER1END3 INT_R_X21Y11/SS2BEG3 INT_R_X21Y12/ER1END_N3_3 INT_R_X21Y9/IMUX38 INT_R_X21Y9/SS2END3 
pips: CLBLL_R_X21Y9/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLM_L_X20Y11/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X20Y11/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X20Y12/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X20Y12/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X20Y11/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X20Y11/INT_L.FAN_BOUNCE5->>IMUX_L25 INT_L_X20Y11/INT_L.SL1END2->>ER1BEG3 INT_L_X20Y11/INT_L.SL1END2->>FAN_ALT5 INT_L_X20Y11/INT_L.SL1END2->>IMUX_L20 INT_L_X20Y12/INT_L.LOGIC_OUTS_L16->>IMUX_L37 INT_L_X20Y12/INT_L.LOGIC_OUTS_L16->>SL1BEG2 INT_R_X21Y11/INT_R.ER1END3->>SS2BEG3 INT_R_X21Y9/INT_R.SS2END3->>IMUX38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r[irl][0][3]_i_18_n_0 - 
wires: CLBLL_R_X21Y11/CLBLL_LOGIC_OUTS16 CLBLL_R_X21Y11/CLBLL_L_AMUX CLBLM_L_X20Y11/CLBLM_IMUX23 CLBLM_L_X20Y11/CLBLM_IMUX26 CLBLM_L_X20Y11/CLBLM_L_B4 CLBLM_L_X20Y11/CLBLM_L_C3 CLBLM_L_X20Y12/CLBLM_IMUX36 CLBLM_L_X20Y12/CLBLM_L_D2 INT_L_X20Y11/FAN_ALT1 INT_L_X20Y11/FAN_BOUNCE1 INT_L_X20Y11/IMUX_L23 INT_L_X20Y11/IMUX_L26 INT_L_X20Y11/NL1BEG2 INT_L_X20Y11/WR1END3 INT_L_X20Y12/IMUX_L36 INT_L_X20Y12/NL1END2 INT_R_X21Y11/LOGIC_OUTS16 INT_R_X21Y11/WR1BEG3 
pips: CLBLL_R_X21Y11/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLM_L_X20Y11/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X20Y11/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X20Y12/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 INT_L_X20Y11/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X20Y11/INT_L.FAN_BOUNCE1->>IMUX_L26 INT_L_X20Y11/INT_L.WR1END3->>FAN_ALT1 INT_L_X20Y11/INT_L.WR1END3->>IMUX_L23 INT_L_X20Y11/INT_L.WR1END3->>NL1BEG2 INT_L_X20Y12/INT_L.NL1END2->>IMUX_L36 INT_R_X21Y11/INT_R.LOGIC_OUTS16->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[irl][0][3]_i_17_n_0 - 
wires: CLBLL_R_X19Y11/CLBLL_ER1BEG1 CLBLL_R_X19Y11/CLBLL_LL_A CLBLL_R_X19Y11/CLBLL_LOGIC_OUTS12 CLBLM_L_X20Y11/CLBLM_ER1BEG1 CLBLM_L_X20Y11/CLBLM_IMUX19 CLBLM_L_X20Y11/CLBLM_IMUX34 CLBLM_L_X20Y11/CLBLM_L_B2 CLBLM_L_X20Y11/CLBLM_L_C6 INT_L_X20Y11/ER1END1 INT_L_X20Y11/IMUX_L19 INT_L_X20Y11/IMUX_L34 INT_R_X19Y11/ER1BEG1 INT_R_X19Y11/LOGIC_OUTS12 
pips: CLBLL_R_X19Y11/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLM_L_X20Y11/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X20Y11/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 INT_L_X20Y11/INT_L.ER1END1->>IMUX_L19 INT_L_X20Y11/INT_L.ER1END1->>IMUX_L34 INT_R_X19Y11/INT_R.LOGIC_OUTS12->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[irl][0][3]_i_6_n_0 - 
wires: CLBLL_R_X21Y14/CLBLL_WW4C1 CLBLL_R_X23Y14/CLBLL_WW4A1 CLBLM_L_X20Y11/CLBLM_IMUX13 CLBLM_L_X20Y11/CLBLM_IMUX30 CLBLM_L_X20Y11/CLBLM_IMUX46 CLBLM_L_X20Y11/CLBLM_L_B6 CLBLM_L_X20Y11/CLBLM_L_C5 CLBLM_L_X20Y11/CLBLM_L_D5 CLBLM_L_X20Y12/CLBLM_IMUX41 CLBLM_L_X20Y12/CLBLM_L_D1 CLBLM_L_X22Y14/CLBLM_WW4C1 CLBLM_L_X24Y14/CLBLM_LOGIC_OUTS13 CLBLM_L_X24Y14/CLBLM_M_B CLBLM_L_X24Y14/CLBLM_WW4A1 INT_L_X20Y11/FAN_BOUNCE_S3_2 INT_L_X20Y11/FAN_BOUNCE_S3_4 INT_L_X20Y11/IMUX_L13 INT_L_X20Y11/IMUX_L30 INT_L_X20Y11/IMUX_L46 INT_L_X20Y12/FAN_ALT2 INT_L_X20Y12/FAN_ALT4 INT_L_X20Y12/FAN_BOUNCE2 INT_L_X20Y12/FAN_BOUNCE4 INT_L_X20Y12/IMUX_L41 INT_L_X20Y12/SS2END0 INT_L_X20Y13/SS2A0 INT_L_X20Y14/SS2BEG0 INT_L_X20Y14/WW4END1 INT_L_X22Y14/WW4B1 INT_L_X24Y14/LOGIC_OUTS_L13 INT_L_X24Y14/WW4BEG1 INT_R_X21Y14/WW4C1 INT_R_X23Y14/WW4A1 VBRK_X60Y15/VBRK_WW4A1 
pips: CLBLM_L_X20Y11/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X20Y11/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X20Y11/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X20Y12/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X24Y14/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X20Y11/INT_L.FAN_BOUNCE_S3_2->>IMUX_L30 INT_L_X20Y11/INT_L.FAN_BOUNCE_S3_2->>IMUX_L46 INT_L_X20Y11/INT_L.FAN_BOUNCE_S3_4->>IMUX_L13 INT_L_X20Y12/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X20Y12/INT_L.FAN_ALT4->>FAN_BOUNCE4 INT_L_X20Y12/INT_L.SS2END0->>FAN_ALT2 INT_L_X20Y12/INT_L.SS2END0->>FAN_ALT4 INT_L_X20Y12/INT_L.SS2END0->>IMUX_L41 INT_L_X20Y14/INT_L.WW4END1->>SS2BEG0 INT_L_X24Y14/INT_L.LOGIC_OUTS_L13->>WW4BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r[irl][0][3]_i_5_n_0 - 
wires: CLBLM_L_X20Y11/CLBLM_IMUX14 CLBLM_L_X20Y11/CLBLM_IMUX21 CLBLM_L_X20Y11/CLBLM_IMUX37 CLBLM_L_X20Y11/CLBLM_L_B1 CLBLM_L_X20Y11/CLBLM_L_C4 CLBLM_L_X20Y11/CLBLM_L_D4 CLBLM_L_X20Y12/CLBLM_IMUX42 CLBLM_L_X20Y12/CLBLM_LOGIC_OUTS9 CLBLM_L_X20Y12/CLBLM_L_B CLBLM_L_X20Y12/CLBLM_L_D6 INT_L_X20Y11/IMUX_L14 INT_L_X20Y11/IMUX_L21 INT_L_X20Y11/IMUX_L37 INT_L_X20Y11/SR1END2 INT_L_X20Y12/IMUX_L42 INT_L_X20Y12/LOGIC_OUTS_L9 INT_L_X20Y12/SR1BEG2 
pips: CLBLM_L_X20Y11/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X20Y11/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X20Y11/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X20Y12/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X20Y12/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X20Y11/INT_L.SR1END2->>IMUX_L14 INT_L_X20Y11/INT_L.SR1END2->>IMUX_L21 INT_L_X20Y11/INT_L.SR1END2->>IMUX_L37 INT_L_X20Y12/INT_L.LOGIC_OUTS_L9->>IMUX_L42 INT_L_X20Y12/INT_L.LOGIC_OUTS_L9->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r[irl][0][3]_i_22_n_0 - 
wires: CLBLL_R_X23Y11/CLBLL_IMUX1 CLBLL_R_X23Y11/CLBLL_IMUX24 CLBLL_R_X23Y11/CLBLL_LL_A3 CLBLL_R_X23Y11/CLBLL_LL_B5 CLBLL_R_X23Y14/CLBLL_LOGIC_OUTS17 CLBLL_R_X23Y14/CLBLL_L_BMUX INT_L_X22Y13/ER1BEG_S0 INT_L_X22Y13/SW2END3 INT_L_X22Y14/ER1BEG0 INT_L_X22Y14/SW2END_N0_3 INT_R_X23Y11/IMUX1 INT_R_X23Y11/IMUX24 INT_R_X23Y11/SS2END0 INT_R_X23Y12/SS2A0 INT_R_X23Y13/SL1END0 INT_R_X23Y13/SS2BEG0 INT_R_X23Y13/SW2A3 INT_R_X23Y14/ER1END0 INT_R_X23Y14/LOGIC_OUTS17 INT_R_X23Y14/SL1BEG0 INT_R_X23Y14/SW2BEG3 
pips: CLBLL_R_X23Y11/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X23Y11/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X23Y14/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 INT_L_X22Y13/INT_L.SW2END3->>ER1BEG_S0 INT_R_X23Y11/INT_R.SS2END0->>IMUX1 INT_R_X23Y11/INT_R.SS2END0->>IMUX24 INT_R_X23Y13/INT_R.SL1END0->>SS2BEG0 INT_R_X23Y14/INT_R.ER1END0->>SL1BEG0 INT_R_X23Y14/INT_R.LOGIC_OUTS17->>SW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[irl][0][2]_i_12_n_0 - 
wires: CLBLL_R_X23Y11/CLBLL_IMUX18 CLBLL_R_X23Y11/CLBLL_IMUX2 CLBLL_R_X23Y11/CLBLL_IMUX44 CLBLL_R_X23Y11/CLBLL_LL_A2 CLBLL_R_X23Y11/CLBLL_LL_B2 CLBLL_R_X23Y11/CLBLL_LL_D4 CLBLL_R_X23Y11/CLBLL_WL1END2 CLBLM_L_X24Y11/CLBLM_IMUX6 CLBLM_L_X24Y11/CLBLM_LOGIC_OUTS17 CLBLM_L_X24Y11/CLBLM_L_A1 CLBLM_L_X24Y11/CLBLM_L_BMUX CLBLM_L_X24Y11/CLBLM_WL1END2 INT_L_X24Y11/IMUX_L6 INT_L_X24Y11/LOGIC_OUTS_L17 INT_L_X24Y11/WL1BEG2 INT_R_X23Y11/FAN_ALT1 INT_R_X23Y11/FAN_BOUNCE1 INT_R_X23Y11/IMUX18 INT_R_X23Y11/IMUX2 INT_R_X23Y11/IMUX44 INT_R_X23Y11/WL1END2 VBRK_X60Y12/VBRK_WL1END2 
pips: CLBLL_R_X23Y11/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X23Y11/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X23Y11/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLM_L_X24Y11/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X24Y11/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X24Y11/INT_L.LOGIC_OUTS_L17->>IMUX_L6 INT_L_X24Y11/INT_L.LOGIC_OUTS_L17->>WL1BEG2 INT_R_X23Y11/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X23Y11/INT_R.FAN_BOUNCE1->>IMUX18 INT_R_X23Y11/INT_R.FAN_BOUNCE1->>IMUX2 INT_R_X23Y11/INT_R.FAN_BOUNCE1->>IMUX44 INT_R_X23Y11/INT_R.WL1END2->>FAN_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r[irl][0][2]_i_13_n_0 - 
wires: CLBLL_R_X23Y11/CLBLL_IMUX12 CLBLL_R_X23Y11/CLBLL_IMUX4 CLBLL_R_X23Y11/CLBLL_IMUX43 CLBLL_R_X23Y11/CLBLL_LL_A6 CLBLL_R_X23Y11/CLBLL_LL_B6 CLBLL_R_X23Y11/CLBLL_LL_D6 CLBLL_R_X23Y11/CLBLL_WR1END2 CLBLM_L_X24Y11/CLBLM_LOGIC_OUTS19 CLBLM_L_X24Y11/CLBLM_L_D CLBLM_L_X24Y11/CLBLM_L_DMUX CLBLM_L_X24Y11/CLBLM_WR1END2 INT_L_X24Y11/LOGIC_OUTS_L19 INT_L_X24Y11/WR1BEG2 INT_R_X23Y11/IMUX12 INT_R_X23Y11/IMUX4 INT_R_X23Y11/IMUX43 INT_R_X23Y11/WR1END2 VBRK_X60Y12/VBRK_WR1END2 
pips: CLBLL_R_X23Y11/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X23Y11/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_R_X23Y11/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLM_L_X24Y11/CLBLM_L.CLBLM_L_D->>CLBLM_L_DMUX CLBLM_L_X24Y11/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X24Y11/INT_L.LOGIC_OUTS_L19->>WR1BEG2 INT_R_X23Y11/INT_R.WR1END2->>IMUX12 INT_R_X23Y11/INT_R.WR1END2->>IMUX4 INT_R_X23Y11/INT_R.WR1END2->>IMUX43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[irl][0][2]_i_14_n_0 - 
wires: CLBLL_R_X23Y11/CLBLL_IMUX15 CLBLL_R_X23Y11/CLBLL_IMUX19 CLBLL_R_X23Y11/CLBLL_IMUX47 CLBLL_R_X23Y11/CLBLL_IMUX7 CLBLL_R_X23Y11/CLBLL_LL_A1 CLBLL_R_X23Y11/CLBLL_LL_B1 CLBLL_R_X23Y11/CLBLL_LL_D5 CLBLL_R_X23Y11/CLBLL_L_B2 CLBLL_R_X23Y11/CLBLL_WW2END3 CLBLL_R_X25Y12/CLBLL_WR1END0 CLBLM_L_X24Y11/CLBLM_WW2END3 CLBLM_L_X26Y11/CLBLM_LOGIC_OUTS21 CLBLM_L_X26Y11/CLBLM_M_BMUX CLBLM_L_X26Y12/CLBLM_WR1END0 INT_L_X24Y11/WW2A3 INT_L_X26Y11/LOGIC_OUTS_L21 INT_L_X26Y11/WR1BEG_S0 INT_L_X26Y12/WR1BEG0 INT_R_X23Y11/FAN_ALT3 INT_R_X23Y11/FAN_BOUNCE3 INT_R_X23Y11/IMUX15 INT_R_X23Y11/IMUX19 INT_R_X23Y11/IMUX47 INT_R_X23Y11/IMUX7 INT_R_X23Y11/WW2END3 INT_R_X23Y12/WW2END_N0_3 INT_R_X25Y11/WR1END_S1_0 INT_R_X25Y11/WW2BEG3 INT_R_X25Y12/WR1END0 VBRK_X60Y12/VBRK_WW2END3 
pips: CLBLL_R_X23Y11/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X23Y11/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X23Y11/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_R_X23Y11/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_L_X26Y11/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X26Y11/INT_L.LOGIC_OUTS_L21->>WR1BEG_S0 INT_R_X23Y11/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X23Y11/INT_R.FAN_BOUNCE3->>IMUX19 INT_R_X23Y11/INT_R.WW2END3->>FAN_ALT3 INT_R_X23Y11/INT_R.WW2END3->>IMUX15 INT_R_X23Y11/INT_R.WW2END3->>IMUX47 INT_R_X23Y11/INT_R.WW2END3->>IMUX7 INT_R_X25Y11/INT_R.WR1END_S1_0->>WW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r[irl][0][2]_i_15_n_0 - 
wires: CLBLL_R_X23Y11/CLBLL_IMUX11 CLBLL_R_X23Y11/CLBLL_IMUX27 CLBLL_R_X23Y11/CLBLL_IMUX45 CLBLL_R_X23Y11/CLBLL_LL_A4 CLBLL_R_X23Y11/CLBLL_LL_B4 CLBLL_R_X23Y11/CLBLL_LL_D2 CLBLL_R_X23Y11/CLBLL_LOGIC_OUTS16 CLBLL_R_X23Y11/CLBLL_L_AMUX INT_R_X23Y11/FAN_ALT5 INT_R_X23Y11/FAN_BOUNCE5 INT_R_X23Y11/IMUX11 INT_R_X23Y11/IMUX27 INT_R_X23Y11/IMUX45 INT_R_X23Y11/LOGIC_OUTS16 
pips: CLBLL_R_X23Y11/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X23Y11/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X23Y11/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_R_X23Y11/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_R_X23Y11/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X23Y11/INT_R.FAN_BOUNCE5->>IMUX11 INT_R_X23Y11/INT_R.FAN_BOUNCE5->>IMUX27 INT_R_X23Y11/INT_R.LOGIC_OUTS16->>FAN_ALT5 INT_R_X23Y11/INT_R.LOGIC_OUTS16->>IMUX45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[irl][0][1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][0][2]_i_3_n_0 - 
wires: CLBLL_R_X21Y8/CLBLL_IMUX0 CLBLL_R_X21Y8/CLBLL_IMUX8 CLBLL_R_X21Y8/CLBLL_LL_A5 CLBLL_R_X21Y8/CLBLL_L_A3 CLBLM_L_X20Y8/CLBLM_LOGIC_OUTS9 CLBLM_L_X20Y8/CLBLM_L_B INT_L_X20Y8/EL1BEG0 INT_L_X20Y8/LOGIC_OUTS_L9 INT_R_X21Y7/EL1END_S3_0 INT_R_X21Y8/EL1END0 INT_R_X21Y8/IMUX0 INT_R_X21Y8/IMUX8 
pips: CLBLL_R_X21Y8/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X21Y8/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLM_L_X20Y8/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X20Y8/INT_L.LOGIC_OUTS_L9->>EL1BEG0 INT_R_X21Y8/INT_R.EL1END0->>IMUX0 INT_R_X21Y8/INT_R.EL1END0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[irl][0][1]_i_2_n_0 - 
wires: CLBLL_R_X21Y8/CLBLL_IMUX7 CLBLL_R_X21Y8/CLBLL_LL_A1 CLBLL_R_X21Y9/CLBLL_LL_D CLBLL_R_X21Y9/CLBLL_LOGIC_OUTS15 INT_R_X21Y8/IMUX7 INT_R_X21Y8/SL1END3 INT_R_X21Y9/LOGIC_OUTS15 INT_R_X21Y9/SL1BEG3 
pips: CLBLL_R_X21Y8/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X21Y9/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_R_X21Y8/INT_R.SL1END3->>IMUX7 INT_R_X21Y9/INT_R.LOGIC_OUTS15->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][0][1]_i_3_n_0 - 
wires: CLBLL_R_X21Y8/CLBLL_IMUX4 CLBLL_R_X21Y8/CLBLL_LL_A6 CLBLL_R_X21Y8/CLBLL_LL_C CLBLL_R_X21Y8/CLBLL_LOGIC_OUTS14 INT_R_X21Y8/IMUX4 INT_R_X21Y8/LOGIC_OUTS14 
pips: CLBLL_R_X21Y8/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_R_X21Y8/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_R_X21Y8/INT_R.LOGIC_OUTS14->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][0][3]_i_3_n_0 - 
wires: CLBLL_R_X21Y8/CLBLL_IMUX1 CLBLL_R_X21Y8/CLBLL_IMUX25 CLBLL_R_X21Y8/CLBLL_LL_A3 CLBLL_R_X21Y8/CLBLL_LOGIC_OUTS11 CLBLL_R_X21Y8/CLBLL_L_B5 CLBLL_R_X21Y8/CLBLL_L_D INT_R_X21Y8/IMUX1 INT_R_X21Y8/IMUX25 INT_R_X21Y8/LOGIC_OUTS11 INT_R_X21Y8/SR1BEG_S0 
pips: CLBLL_R_X21Y8/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X21Y8/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X21Y8/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 INT_R_X21Y8/INT_R.LOGIC_OUTS11->>SR1BEG_S0 INT_R_X21Y8/INT_R.SR1BEG_S0->>IMUX1 INT_R_X21Y8/INT_R.SR1BEG_S0->>IMUX25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[irl][0][1]_i_4_n_0 - 
wires: CLBLL_R_X19Y7/CLBLL_SW4END1 CLBLL_R_X19Y8/CLBLL_EE2BEG1 CLBLL_R_X21Y11/CLBLL_LL_D CLBLL_R_X21Y11/CLBLL_LL_DMUX CLBLL_R_X21Y11/CLBLL_LOGIC_OUTS23 CLBLL_R_X21Y8/CLBLL_IMUX2 CLBLL_R_X21Y8/CLBLL_LL_A2 CLBLM_L_X20Y7/CLBLM_SW4END1 CLBLM_L_X20Y8/CLBLM_EE2BEG1 INT_L_X20Y10/SW6B1 INT_L_X20Y11/SW6A1 INT_L_X20Y7/SW6E1 INT_L_X20Y8/EE2A1 INT_L_X20Y8/SW6D1 INT_L_X20Y9/SW6C1 INT_R_X19Y7/NL1BEG1 INT_R_X19Y7/SW6END1 INT_R_X19Y8/EE2BEG1 INT_R_X19Y8/NL1END1 INT_R_X21Y11/LOGIC_OUTS23 INT_R_X21Y11/SW6BEG1 INT_R_X21Y8/EE2END1 INT_R_X21Y8/IMUX2 
pips: CLBLL_R_X21Y11/CLBLL_R.CLBLL_LL_D->>CLBLL_LL_DMUX CLBLL_R_X21Y11/CLBLL_R.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 CLBLL_R_X21Y8/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 INT_R_X19Y7/INT_R.SW6END1->>NL1BEG1 INT_R_X19Y8/INT_R.NL1END1->>EE2BEG1 INT_R_X21Y11/INT_R.LOGIC_OUTS23->>SW6BEG1 INT_R_X21Y8/INT_R.EE2END1->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][0][2]_i_5_n_0 - 
wires: CLBLL_R_X21Y8/CLBLL_IMUX11 CLBLL_R_X21Y8/CLBLL_IMUX3 CLBLL_R_X21Y8/CLBLL_LL_A4 CLBLL_R_X21Y8/CLBLL_LL_D CLBLL_R_X21Y8/CLBLL_LOGIC_OUTS15 CLBLL_R_X21Y8/CLBLL_L_A2 INT_R_X21Y8/FAN_ALT3 INT_R_X21Y8/FAN_BOUNCE3 INT_R_X21Y8/IMUX11 INT_R_X21Y8/IMUX3 INT_R_X21Y8/LOGIC_OUTS15 
pips: CLBLL_R_X21Y8/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X21Y8/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X21Y8/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_R_X21Y8/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X21Y8/INT_R.FAN_BOUNCE3->>IMUX11 INT_R_X21Y8/INT_R.FAN_BOUNCE3->>IMUX3 INT_R_X21Y8/INT_R.LOGIC_OUTS15->>FAN_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[irl][0][1]_i_10_n_0 - 
wires: CLBLL_R_X21Y11/CLBLL_IMUX47 CLBLL_R_X21Y11/CLBLL_LL_D5 CLBLL_R_X21Y11/CLBLL_WW2END3 CLBLL_R_X23Y12/CLBLL_NW2A0 CLBLM_L_X22Y11/CLBLM_WW2END3 CLBLM_L_X24Y11/CLBLM_LOGIC_OUTS8 CLBLM_L_X24Y11/CLBLM_L_A CLBLM_L_X24Y12/CLBLM_NW2A0 INT_L_X22Y11/WW2A3 INT_L_X24Y11/LOGIC_OUTS_L8 INT_L_X24Y11/NW2BEG0 INT_L_X24Y12/NW2A0 INT_R_X21Y11/IMUX47 INT_R_X21Y11/WW2END3 INT_R_X21Y12/WW2END_N0_3 INT_R_X23Y11/NW2END_S0_0 INT_R_X23Y11/WW2BEG3 INT_R_X23Y12/NW2END0 VBRK_X60Y13/VBRK_NW2A0 
pips: CLBLL_R_X21Y11/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLM_L_X24Y11/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X24Y11/INT_L.LOGIC_OUTS_L8->>NW2BEG0 INT_R_X21Y11/INT_R.WW2END3->>IMUX47 INT_R_X23Y11/INT_R.NW2END_S0_0->>WW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][0][1]_i_12_n_0 - 
wires: CLBLL_R_X23Y11/CLBLL_IMUX37 CLBLL_R_X23Y11/CLBLL_L_D4 CLBLL_R_X23Y14/CLBLL_LOGIC_OUTS8 CLBLL_R_X23Y14/CLBLL_L_A INT_R_X23Y11/IMUX37 INT_R_X23Y11/SR1END2 INT_R_X23Y12/SL1END1 INT_R_X23Y12/SR1BEG2 INT_R_X23Y13/SL1BEG1 INT_R_X23Y13/SR1END1 INT_R_X23Y14/LOGIC_OUTS8 INT_R_X23Y14/SR1BEG1 
pips: CLBLL_R_X23Y11/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_R_X23Y14/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 INT_R_X23Y11/INT_R.SR1END2->>IMUX37 INT_R_X23Y12/INT_R.SL1END1->>SR1BEG2 INT_R_X23Y13/INT_R.SR1END1->>SL1BEG1 INT_R_X23Y14/INT_R.LOGIC_OUTS8->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][0][1]_i_13_n_0 - 
wires: CLBLL_R_X23Y11/CLBLL_IMUX46 CLBLL_R_X23Y11/CLBLL_LOGIC_OUTS8 CLBLL_R_X23Y11/CLBLL_L_A CLBLL_R_X23Y11/CLBLL_L_D5 INT_R_X23Y11/IMUX46 INT_R_X23Y11/LOGIC_OUTS8 INT_R_X23Y11/NL1BEG_N3 
pips: CLBLL_R_X23Y11/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_R_X23Y11/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 INT_R_X23Y11/INT_R.LOGIC_OUTS8->>NL1BEG_N3 INT_R_X23Y11/INT_R.NL1BEG_N3->>IMUX46 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][0][1]_i_14_n_0 - 
wires: CLBLL_R_X23Y10/CLBLL_SW2A1 CLBLL_R_X23Y11/CLBLL_IMUX42 CLBLL_R_X23Y11/CLBLL_L_D6 CLBLM_L_X24Y10/CLBLM_SW2A1 CLBLM_L_X24Y11/CLBLM_LOGIC_OUTS9 CLBLM_L_X24Y11/CLBLM_L_B INT_L_X24Y10/SW2A1 INT_L_X24Y11/LOGIC_OUTS_L9 INT_L_X24Y11/SW2BEG1 INT_R_X23Y10/NL1BEG1 INT_R_X23Y10/SW2END1 INT_R_X23Y11/IMUX42 INT_R_X23Y11/NL1END1 VBRK_X60Y11/VBRK_SW2A1 
pips: CLBLL_R_X23Y11/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLM_L_X24Y11/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X24Y11/INT_L.LOGIC_OUTS_L9->>SW2BEG1 INT_R_X23Y10/INT_R.SW2END1->>NL1BEG1 INT_R_X23Y11/INT_R.NL1END1->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][0][1]_i_5_n_0 - 
wires: CLBLL_R_X21Y10/CLBLL_LL_A CLBLL_R_X21Y10/CLBLL_LOGIC_OUTS12 CLBLL_R_X21Y9/CLBLL_IMUX44 CLBLL_R_X21Y9/CLBLL_LL_D4 INT_R_X21Y10/FAN_ALT0 INT_R_X21Y10/FAN_BOUNCE0 INT_R_X21Y10/LOGIC_OUTS12 INT_R_X21Y9/FAN_BOUNCE_S3_0 INT_R_X21Y9/IMUX44 
pips: CLBLL_R_X21Y10/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLL_R_X21Y9/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 INT_R_X21Y10/INT_R.FAN_ALT0->>FAN_BOUNCE0 INT_R_X21Y10/INT_R.LOGIC_OUTS12->>FAN_ALT0 INT_R_X21Y9/INT_R.FAN_BOUNCE_S3_0->>IMUX44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][0][1]_i_7_n_0 - 
wires: CLBLL_R_X21Y13/CLBLL_SW4A2 CLBLL_R_X21Y9/CLBLL_IMUX47 CLBLL_R_X21Y9/CLBLL_LL_D5 CLBLL_R_X23Y11/CLBLL_LOGIC_OUTS11 CLBLL_R_X23Y11/CLBLL_L_D CLBLM_L_X22Y13/CLBLM_SW4A2 INT_L_X20Y9/ER1BEG3 INT_L_X20Y9/SW6END2 INT_L_X22Y13/NW2END3 INT_L_X22Y13/SW6BEG2 INT_R_X21Y10/ER1END_N3_3 INT_R_X21Y10/SW6D2 INT_R_X21Y11/SW6C2 INT_R_X21Y12/SW6B2 INT_R_X21Y13/SW6A2 INT_R_X21Y9/ER1END3 INT_R_X21Y9/IMUX47 INT_R_X21Y9/SW6E2 INT_R_X23Y11/LOGIC_OUTS11 INT_R_X23Y11/NR1BEG3 INT_R_X23Y12/NR1END3 INT_R_X23Y12/NW2BEG3 INT_R_X23Y13/NW2A3 
pips: CLBLL_R_X21Y9/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_R_X23Y11/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 INT_L_X20Y9/INT_L.SW6END2->>ER1BEG3 INT_L_X22Y13/INT_L.NW2END3->>SW6BEG2 INT_R_X21Y9/INT_R.ER1END3->>IMUX47 INT_R_X23Y11/INT_R.LOGIC_OUTS11->>NR1BEG3 INT_R_X23Y12/INT_R.NR1END3->>NW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][0][3]_i_2_n_0 - 
wires: CLBLL_R_X21Y8/CLBLL_IMUX16 CLBLL_R_X21Y8/CLBLL_IMUX9 CLBLL_R_X21Y8/CLBLL_L_A5 CLBLL_R_X21Y8/CLBLL_L_B3 CLBLL_R_X21Y9/CLBLL_IMUX43 CLBLL_R_X21Y9/CLBLL_LL_D6 CLBLM_L_X20Y11/CLBLM_LOGIC_OUTS11 CLBLM_L_X20Y11/CLBLM_L_D INT_L_X20Y10/SS2A3 INT_L_X20Y10/SS2END_N0_3 INT_L_X20Y11/LOGIC_OUTS_L11 INT_L_X20Y11/SS2BEG3 INT_L_X20Y8/SE2A0 INT_L_X20Y9/ER1BEG1 INT_L_X20Y9/SE2BEG0 INT_L_X20Y9/SR1BEG_S0 INT_L_X20Y9/SS2END3 INT_R_X21Y8/IMUX16 INT_R_X21Y8/IMUX9 INT_R_X21Y8/SE2END0 INT_R_X21Y9/ER1END1 INT_R_X21Y9/IMUX43 
pips: CLBLL_R_X21Y8/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X21Y8/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X21Y9/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLM_L_X20Y11/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X20Y11/INT_L.LOGIC_OUTS_L11->>SS2BEG3 INT_L_X20Y9/INT_L.SR1BEG_S0->>ER1BEG1 INT_L_X20Y9/INT_L.SR1BEG_S0->>SE2BEG0 INT_L_X20Y9/INT_L.SS2END3->>SR1BEG_S0 INT_R_X21Y8/INT_R.SE2END0->>IMUX16 INT_R_X21Y8/INT_R.SE2END0->>IMUX9 INT_R_X21Y9/INT_R.ER1END1->>IMUX43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[irl][0][1]_i_8_n_0 - 
wires: CLBLL_R_X21Y11/CLBLL_IMUX45 CLBLL_R_X21Y11/CLBLL_LL_D2 CLBLL_R_X21Y11/CLBLL_LOGIC_OUTS8 CLBLL_R_X21Y11/CLBLL_L_A INT_R_X21Y11/IMUX45 INT_R_X21Y11/LOGIC_OUTS8 INT_R_X21Y11/NL1BEG_N3 
pips: CLBLL_R_X21Y11/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_R_X21Y11/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 INT_R_X21Y11/INT_R.LOGIC_OUTS8->>NL1BEG_N3 INT_R_X21Y11/INT_R.NL1BEG_N3->>IMUX45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][0][3]_i_14_n_0 - 
wires: CLBLL_R_X21Y11/CLBLL_IMUX40 CLBLL_R_X21Y11/CLBLL_IMUX42 CLBLL_R_X21Y11/CLBLL_LL_D1 CLBLL_R_X21Y11/CLBLL_L_D6 CLBLL_R_X21Y11/CLBLL_WR1END2 CLBLL_R_X21Y9/CLBLL_IMUX27 CLBLL_R_X21Y9/CLBLL_LL_B4 CLBLL_R_X21Y9/CLBLL_SW2A1 CLBLL_R_X23Y11/CLBLL_LL_B CLBLL_R_X23Y11/CLBLL_LOGIC_OUTS13 CLBLM_L_X22Y11/CLBLM_WR1END2 CLBLM_L_X22Y9/CLBLM_SW2A1 INT_L_X22Y10/SR1END1 INT_L_X22Y10/SW2BEG1 INT_L_X22Y11/SR1BEG1 INT_L_X22Y11/WL1END0 INT_L_X22Y11/WR1BEG2 INT_L_X22Y9/SW2A1 INT_R_X21Y11/FAN_ALT7 INT_R_X21Y11/FAN_BOUNCE7 INT_R_X21Y11/IMUX40 INT_R_X21Y11/IMUX42 INT_R_X21Y11/WR1END2 INT_R_X21Y9/IMUX27 INT_R_X21Y9/SW2END1 INT_R_X23Y11/LOGIC_OUTS13 INT_R_X23Y11/WL1BEG0 
pips: CLBLL_R_X21Y11/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_R_X21Y11/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_R_X21Y9/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X23Y11/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_L_X22Y10/INT_L.SR1END1->>SW2BEG1 INT_L_X22Y11/INT_L.WL1END0->>SR1BEG1 INT_L_X22Y11/INT_L.WL1END0->>WR1BEG2 INT_R_X21Y11/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X21Y11/INT_R.FAN_BOUNCE7->>IMUX40 INT_R_X21Y11/INT_R.FAN_BOUNCE7->>IMUX42 INT_R_X21Y11/INT_R.WR1END2->>FAN_ALT7 INT_R_X21Y9/INT_R.SW2END1->>IMUX27 INT_R_X23Y11/INT_R.LOGIC_OUTS13->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[irl][0][1]_i_9_n_0 - 
wires: CLBLL_R_X21Y11/CLBLL_IMUX38 CLBLL_R_X21Y11/CLBLL_LL_D3 CLBLL_R_X21Y11/CLBLL_WL1END3 CLBLL_R_X23Y11/CLBLL_LOGIC_OUTS9 CLBLL_R_X23Y11/CLBLL_L_B CLBLM_L_X22Y11/CLBLM_WL1END3 INT_L_X22Y11/WL1BEG3 INT_L_X22Y12/NW2END1 INT_L_X22Y12/WL1BEG_N3 INT_R_X21Y11/IMUX38 INT_R_X21Y11/WL1END3 INT_R_X21Y12/WL1END_N1_3 INT_R_X23Y11/LOGIC_OUTS9 INT_R_X23Y11/NW2BEG1 INT_R_X23Y12/NW2A1 
pips: CLBLL_R_X21Y11/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_R_X23Y11/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 INT_L_X22Y12/INT_L.NW2END1->>WL1BEG_N3 INT_R_X21Y11/INT_R.WL1END3->>IMUX38 INT_R_X23Y11/INT_R.LOGIC_OUTS9->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][0][2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][0][2]_i_2_n_0 - 
wires: CLBLL_R_X21Y14/CLBLL_WW4C2 CLBLL_R_X21Y8/CLBLL_IMUX6 CLBLL_R_X21Y8/CLBLL_L_A1 CLBLL_R_X23Y14/CLBLL_WW4A2 CLBLM_L_X22Y14/CLBLM_WW4C2 CLBLM_L_X24Y14/CLBLM_LOGIC_OUTS14 CLBLM_L_X24Y14/CLBLM_M_C CLBLM_L_X24Y14/CLBLM_WW4A2 INT_L_X20Y10/SS6D1 INT_L_X20Y11/SS6C1 INT_L_X20Y12/SS6B1 INT_L_X20Y13/SS6A1 INT_L_X20Y14/SS6BEG1 INT_L_X20Y14/WW4END2 INT_L_X20Y8/ER1BEG2 INT_L_X20Y8/SS6END1 INT_L_X20Y9/SS6E1 INT_L_X22Y14/WW4B2 INT_L_X24Y14/LOGIC_OUTS_L14 INT_L_X24Y14/WW4BEG2 INT_R_X21Y14/WW4C2 INT_R_X21Y8/ER1END2 INT_R_X21Y8/IMUX6 INT_R_X23Y14/WW4A2 VBRK_X60Y15/VBRK_WW4A2 
pips: CLBLL_R_X21Y8/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLM_L_X24Y14/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X20Y14/INT_L.WW4END2->>SS6BEG1 INT_L_X20Y8/INT_L.SS6END1->>ER1BEG2 INT_L_X24Y14/INT_L.LOGIC_OUTS_L14->>WW4BEG2 INT_R_X21Y8/INT_R.ER1END2->>IMUX6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][0][2]_i_4_n_0 - 
wires: CLBLL_R_X21Y12/CLBLL_SW4A2 CLBLL_R_X21Y8/CLBLL_IMUX10 CLBLL_R_X21Y8/CLBLL_L_A4 CLBLL_R_X23Y11/CLBLL_LL_D CLBLL_R_X23Y11/CLBLL_LOGIC_OUTS15 CLBLM_L_X22Y12/CLBLM_SW4A2 INT_L_X20Y7/ER1BEG_S0 INT_L_X20Y7/SR1END3 INT_L_X20Y8/ER1BEG0 INT_L_X20Y8/SR1BEG3 INT_L_X20Y8/SR1END_N3_3 INT_L_X20Y8/SW6END2 INT_L_X22Y12/NW2END3 INT_L_X22Y12/SW6BEG2 INT_R_X21Y10/SW6C2 INT_R_X21Y11/SW6B2 INT_R_X21Y12/SW6A2 INT_R_X21Y8/ER1END0 INT_R_X21Y8/IMUX10 INT_R_X21Y8/SW6E2 INT_R_X21Y9/SW6D2 INT_R_X23Y11/LOGIC_OUTS15 INT_R_X23Y11/NW2BEG3 INT_R_X23Y12/NW2A3 
pips: CLBLL_R_X21Y8/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X23Y11/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_L_X20Y7/INT_L.SR1END3->>ER1BEG_S0 INT_L_X20Y8/INT_L.SW6END2->>SR1BEG3 INT_L_X22Y12/INT_L.NW2END3->>SW6BEG2 INT_R_X21Y8/INT_R.ER1END0->>IMUX10 INT_R_X23Y11/INT_R.LOGIC_OUTS15->>NW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][0][2]_i_11_n_0 - 
wires: CLBLM_L_X20Y12/CLBLM_LOGIC_OUTS11 CLBLM_L_X20Y12/CLBLM_L_D CLBLM_L_X20Y8/CLBLM_IMUX13 CLBLM_L_X20Y8/CLBLM_L_B6 INT_L_X20Y10/SS2BEG3 INT_L_X20Y10/SS2END3 INT_L_X20Y11/SS2A3 INT_L_X20Y11/SS2END_N0_3 INT_L_X20Y12/LOGIC_OUTS_L11 INT_L_X20Y12/SS2BEG3 INT_L_X20Y8/FAN_ALT3 INT_L_X20Y8/FAN_BOUNCE3 INT_L_X20Y8/IMUX_L13 INT_L_X20Y8/SS2END3 INT_L_X20Y9/SS2A3 INT_L_X20Y9/SS2END_N0_3 
pips: CLBLM_L_X20Y12/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 CLBLM_L_X20Y8/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 INT_L_X20Y10/INT_L.SS2END3->>SS2BEG3 INT_L_X20Y12/INT_L.LOGIC_OUTS_L11->>SS2BEG3 INT_L_X20Y8/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X20Y8/INT_L.FAN_BOUNCE3->>IMUX_L13 INT_L_X20Y8/INT_L.SS2END3->>FAN_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][0][2]_i_20_n_0 - 
wires: CLBLL_R_X21Y12/CLBLL_LL_C CLBLL_R_X21Y12/CLBLL_LOGIC_OUTS14 CLBLM_L_X20Y12/CLBLM_IMUX46 CLBLM_L_X20Y12/CLBLM_L_D5 INT_L_X20Y12/IMUX_L46 INT_L_X20Y12/WR1END3 INT_R_X21Y12/LOGIC_OUTS14 INT_R_X21Y12/WR1BEG3 
pips: CLBLL_R_X21Y12/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLM_L_X20Y12/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 INT_L_X20Y12/INT_L.WR1END3->>IMUX_L46 INT_R_X21Y12/INT_R.LOGIC_OUTS14->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][0][3]_i_7_n_0 - 
wires: CLBLL_R_X21Y7/CLBLL_LOGIC_OUTS9 CLBLL_R_X21Y7/CLBLL_L_B CLBLL_R_X21Y8/CLBLL_IMUX34 CLBLL_R_X21Y8/CLBLL_IMUX36 CLBLL_R_X21Y8/CLBLL_L_C6 CLBLL_R_X21Y8/CLBLL_L_D2 INT_R_X21Y7/LOGIC_OUTS9 INT_R_X21Y7/NR1BEG1 INT_R_X21Y8/GFAN1 INT_R_X21Y8/IMUX34 INT_R_X21Y8/IMUX36 INT_R_X21Y8/NR1END1 
pips: CLBLL_R_X21Y7/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLL_R_X21Y8/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X21Y8/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 INT_R_X21Y7/INT_R.LOGIC_OUTS9->>NR1BEG1 INT_R_X21Y8/INT_R.GFAN1->>IMUX36 INT_R_X21Y8/INT_R.NR1END1->>GFAN1 INT_R_X21Y8/INT_R.NR1END1->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[irl][0][3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][0][3]_i_19_n_0 - 
wires: CLBLL_R_X19Y10/CLBLL_NE2A2 CLBLL_R_X19Y9/CLBLL_NW2A2 CLBLM_L_X20Y10/CLBLM_NE2A2 CLBLM_L_X20Y11/CLBLM_IMUX33 CLBLM_L_X20Y11/CLBLM_L_C1 CLBLM_L_X20Y8/CLBLM_LOGIC_OUTS16 CLBLM_L_X20Y8/CLBLM_L_AMUX CLBLM_L_X20Y9/CLBLM_NW2A2 INT_L_X20Y10/NE2END2 INT_L_X20Y10/NL1BEG1 INT_L_X20Y11/IMUX_L33 INT_L_X20Y11/NL1END1 INT_L_X20Y8/LOGIC_OUTS_L16 INT_L_X20Y8/NW2BEG2 INT_L_X20Y9/NW2A2 INT_R_X19Y10/NE2A2 INT_R_X19Y9/NE2BEG2 INT_R_X19Y9/NW2END2 
pips: CLBLM_L_X20Y11/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X20Y8/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X20Y10/INT_L.NE2END2->>NL1BEG1 INT_L_X20Y11/INT_L.NL1END1->>IMUX_L33 INT_L_X20Y8/INT_L.LOGIC_OUTS_L16->>NW2BEG2 INT_R_X19Y9/INT_R.NW2END2->>NE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][0][3]_i_12_n_0 - 
wires: CLBLL_R_X21Y8/CLBLL_IMUX42 CLBLL_R_X21Y8/CLBLL_L_D6 CLBLL_R_X21Y9/CLBLL_LL_B CLBLL_R_X21Y9/CLBLL_LOGIC_OUTS13 INT_R_X21Y8/IMUX42 INT_R_X21Y8/SL1END1 INT_R_X21Y9/LOGIC_OUTS13 INT_R_X21Y9/SL1BEG1 
pips: CLBLL_R_X21Y8/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_R_X21Y9/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_R_X21Y8/INT_R.SL1END1->>IMUX42 INT_R_X21Y9/INT_R.LOGIC_OUTS13->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][0][3]_i_20_n_0 - 
wires: CLBLL_R_X21Y7/CLBLL_LL_A CLBLL_R_X21Y7/CLBLL_LOGIC_OUTS12 CLBLL_R_X21Y9/CLBLL_IMUX18 CLBLL_R_X21Y9/CLBLL_LL_B2 INT_R_X21Y7/LOGIC_OUTS12 INT_R_X21Y7/NN2BEG0 INT_R_X21Y8/NN2A0 INT_R_X21Y8/NN2END_S2_0 INT_R_X21Y9/BYP_ALT0 INT_R_X21Y9/BYP_BOUNCE0 INT_R_X21Y9/IMUX18 INT_R_X21Y9/NN2END0 
pips: CLBLL_R_X21Y7/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLL_R_X21Y9/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 INT_R_X21Y7/INT_R.LOGIC_OUTS12->>NN2BEG0 INT_R_X21Y9/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X21Y9/INT_R.BYP_BOUNCE0->>IMUX18 INT_R_X21Y9/INT_R.NN2END0->>BYP_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][0][3]_i_8_n_0 - 
wires: CLBLL_R_X21Y8/CLBLL_IMUX46 CLBLL_R_X21Y8/CLBLL_L_D5 CLBLL_R_X21Y8/CLBLL_WR1END3 CLBLM_L_X22Y8/CLBLM_LOGIC_OUTS16 CLBLM_L_X22Y8/CLBLM_L_AMUX CLBLM_L_X22Y8/CLBLM_WR1END3 INT_L_X22Y8/LOGIC_OUTS_L16 INT_L_X22Y8/WR1BEG3 INT_R_X21Y8/IMUX46 INT_R_X21Y8/WR1END3 
pips: CLBLL_R_X21Y8/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 CLBLM_L_X22Y8/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X22Y8/INT_L.LOGIC_OUTS_L16->>WR1BEG3 INT_R_X21Y8/INT_R.WR1END3->>IMUX46 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][1][0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][1][0]_i_2_n_0 - 
wires: CLBLM_L_X22Y7/CLBLM_IMUX0 CLBLM_L_X22Y7/CLBLM_L_A3 CLBLM_L_X22Y8/CLBLM_LOGIC_OUTS22 CLBLM_L_X22Y8/CLBLM_M_C CLBLM_L_X22Y8/CLBLM_M_CMUX INT_L_X22Y7/IMUX_L0 INT_L_X22Y7/SL1END0 INT_L_X22Y8/LOGIC_OUTS_L22 INT_L_X22Y8/SL1BEG0 
pips: CLBLM_L_X22Y7/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X22Y8/CLBLM_L.CLBLM_M_C->>CLBLM_M_CMUX CLBLM_L_X22Y8/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X22Y7/INT_L.SL1END0->>IMUX_L0 INT_L_X22Y8/INT_L.LOGIC_OUTS_L22->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][1][0]_i_3_n_0 - 
wires: CLBLM_L_X22Y7/CLBLM_IMUX3 CLBLM_L_X22Y7/CLBLM_LOGIC_OUTS23 CLBLM_L_X22Y7/CLBLM_L_A2 CLBLM_L_X22Y7/CLBLM_M_D CLBLM_L_X22Y7/CLBLM_M_DMUX INT_L_X22Y7/IMUX_L3 INT_L_X22Y7/LOGIC_OUTS_L23 
pips: CLBLM_L_X22Y7/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X22Y7/CLBLM_L.CLBLM_M_D->>CLBLM_M_DMUX CLBLM_L_X22Y7/CLBLM_L.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_L_X22Y7/INT_L.LOGIC_OUTS_L23->>IMUX_L3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][1][0]_i_4_n_0 - 
wires: CLBLM_L_X22Y7/CLBLM_IMUX9 CLBLM_L_X22Y7/CLBLM_LOGIC_OUTS18 CLBLM_L_X22Y7/CLBLM_L_A5 CLBLM_L_X22Y7/CLBLM_L_C CLBLM_L_X22Y7/CLBLM_L_CMUX INT_L_X22Y7/IMUX_L9 INT_L_X22Y7/LOGIC_OUTS_L18 
pips: CLBLM_L_X22Y7/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X22Y7/CLBLM_L.CLBLM_L_C->>CLBLM_L_CMUX CLBLM_L_X22Y7/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X22Y7/INT_L.LOGIC_OUTS_L18->>IMUX_L9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][1][3]_i_3_n_0 - 
wires: CLBLM_L_X22Y7/CLBLM_IMUX5 CLBLM_L_X22Y7/CLBLM_L_A6 CLBLM_L_X22Y8/CLBLM_LOGIC_OUTS10 CLBLM_L_X22Y8/CLBLM_L_C CLBLM_L_X22Y9/CLBLM_IMUX34 CLBLM_L_X22Y9/CLBLM_IMUX37 CLBLM_L_X22Y9/CLBLM_L_C6 CLBLM_L_X22Y9/CLBLM_L_D4 INT_L_X22Y7/IMUX_L5 INT_L_X22Y7/SL1END2 INT_L_X22Y8/LOGIC_OUTS_L10 INT_L_X22Y8/NL1BEG1 INT_L_X22Y8/NR1BEG2 INT_L_X22Y8/SL1BEG2 INT_L_X22Y9/IMUX_L34 INT_L_X22Y9/IMUX_L37 INT_L_X22Y9/NL1END1 INT_L_X22Y9/NR1END2 
pips: CLBLM_L_X22Y7/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X22Y8/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_L_X22Y9/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X22Y9/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 INT_L_X22Y7/INT_L.SL1END2->>IMUX_L5 INT_L_X22Y8/INT_L.LOGIC_OUTS_L10->>NL1BEG1 INT_L_X22Y8/INT_L.LOGIC_OUTS_L10->>NR1BEG2 INT_L_X22Y8/INT_L.LOGIC_OUTS_L10->>SL1BEG2 INT_L_X22Y9/INT_L.NL1END1->>IMUX_L34 INT_L_X22Y9/INT_L.NR1END2->>IMUX_L37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[irl][1][3]_i_4_n_0 - 
wires: CLBLM_L_X22Y7/CLBLM_IMUX6 CLBLM_L_X22Y7/CLBLM_LOGIC_OUTS11 CLBLM_L_X22Y7/CLBLM_L_A1 CLBLM_L_X22Y7/CLBLM_L_D CLBLM_L_X22Y9/CLBLM_IMUX46 CLBLM_L_X22Y9/CLBLM_L_D5 INT_L_X22Y7/IMUX_L6 INT_L_X22Y7/LOGIC_OUTS_L11 INT_L_X22Y7/NN2BEG3 INT_L_X22Y8/NN2A3 INT_L_X22Y9/IMUX_L46 INT_L_X22Y9/NN2END3 
pips: CLBLM_L_X22Y7/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X22Y7/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 CLBLM_L_X22Y9/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 INT_L_X22Y7/INT_L.LOGIC_OUTS_L11->>IMUX_L6 INT_L_X22Y7/INT_L.LOGIC_OUTS_L11->>NN2BEG3 INT_L_X22Y9/INT_L.NN2END3->>IMUX_L46 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[irl][1][1]_i_4_n_0 - 
wires: CLBLM_L_X22Y7/CLBLM_LOGIC_OUTS9 CLBLM_L_X22Y7/CLBLM_L_B CLBLM_L_X22Y8/CLBLM_IMUX21 CLBLM_L_X22Y8/CLBLM_IMUX35 CLBLM_L_X22Y8/CLBLM_L_C4 CLBLM_L_X22Y8/CLBLM_M_C6 CLBLM_L_X22Y9/CLBLM_IMUX3 CLBLM_L_X22Y9/CLBLM_L_A2 INT_L_X22Y7/LOGIC_OUTS_L9 INT_L_X22Y7/NN2BEG1 INT_L_X22Y7/NR1BEG1 INT_L_X22Y8/GFAN1 INT_L_X22Y8/IMUX_L21 INT_L_X22Y8/IMUX_L35 INT_L_X22Y8/NN2A1 INT_L_X22Y8/NR1END1 INT_L_X22Y9/IMUX_L3 INT_L_X22Y9/NN2END1 
pips: CLBLM_L_X22Y7/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_L_X22Y8/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X22Y8/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X22Y9/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 INT_L_X22Y7/INT_L.LOGIC_OUTS_L9->>NN2BEG1 INT_L_X22Y7/INT_L.LOGIC_OUTS_L9->>NR1BEG1 INT_L_X22Y8/INT_L.GFAN1->>IMUX_L21 INT_L_X22Y8/INT_L.NR1END1->>GFAN1 INT_L_X22Y8/INT_L.NR1END1->>IMUX_L35 INT_L_X22Y9/INT_L.NN2END1->>IMUX_L3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[irl][1][3]_i_10_n_0 - 
wires: CLBLM_L_X22Y8/CLBLM_IMUX22 CLBLM_L_X22Y8/CLBLM_IMUX30 CLBLM_L_X22Y8/CLBLM_LOGIC_OUTS17 CLBLM_L_X22Y8/CLBLM_L_BMUX CLBLM_L_X22Y8/CLBLM_L_C5 CLBLM_L_X22Y8/CLBLM_M_C3 INT_L_X22Y8/IMUX_L22 INT_L_X22Y8/IMUX_L30 INT_L_X22Y8/LOGIC_OUTS_L17 
pips: CLBLM_L_X22Y8/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X22Y8/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X22Y8/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X22Y8/INT_L.LOGIC_OUTS_L17->>IMUX_L22 INT_L_X22Y8/INT_L.LOGIC_OUTS_L17->>IMUX_L30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[irl][1][0]_i_5_n_0 - 
wires: CLBLL_R_X19Y11/CLBLL_LOGIC_OUTS8 CLBLL_R_X19Y11/CLBLL_L_A CLBLL_R_X19Y11/CLBLL_SE4BEG0 CLBLL_R_X21Y8/CLBLL_NE2A0 CLBLM_L_X20Y11/CLBLM_SE4BEG0 CLBLM_L_X22Y8/CLBLM_IMUX32 CLBLM_L_X22Y8/CLBLM_M_C1 CLBLM_L_X22Y8/CLBLM_NE2A0 INT_L_X20Y10/SE6B0 INT_L_X20Y11/SE6A0 INT_L_X20Y7/SE6E0 INT_L_X20Y8/SE6D0 INT_L_X20Y9/SE6C0 INT_L_X22Y7/NE2END_S3_0 INT_L_X22Y8/IMUX_L32 INT_L_X22Y8/NE2END0 INT_R_X19Y11/LOGIC_OUTS8 INT_R_X19Y11/SE6BEG0 INT_R_X21Y7/NE2BEG0 INT_R_X21Y7/SE6END0 INT_R_X21Y8/NE2A0 
pips: CLBLL_R_X19Y11/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLM_L_X22Y8/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 INT_L_X22Y8/INT_L.NE2END0->>IMUX_L32 INT_R_X19Y11/INT_R.LOGIC_OUTS8->>SE6BEG0 INT_R_X21Y7/INT_R.SE6END0->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][1][3]_i_8_n_0 - 
wires: CLBLL_R_X19Y11/CLBLL_LOGIC_OUTS9 CLBLL_R_X19Y11/CLBLL_L_B CLBLL_R_X19Y11/CLBLL_SE4BEG1 CLBLL_R_X21Y8/CLBLL_NE2A1 CLBLM_L_X20Y11/CLBLM_SE4BEG1 CLBLM_L_X22Y8/CLBLM_IMUX31 CLBLM_L_X22Y8/CLBLM_IMUX34 CLBLM_L_X22Y8/CLBLM_L_C6 CLBLM_L_X22Y8/CLBLM_M_C5 CLBLM_L_X22Y8/CLBLM_NE2A1 INT_L_X20Y10/SE6B1 INT_L_X20Y11/SE6A1 INT_L_X20Y7/SE6E1 INT_L_X20Y8/SE6D1 INT_L_X20Y9/SE6C1 INT_L_X22Y8/IMUX_L31 INT_L_X22Y8/IMUX_L34 INT_L_X22Y8/NE2END1 INT_L_X22Y8/NL1BEG0 INT_L_X22Y8/NL1END_S3_0 INT_L_X22Y9/NL1END0 INT_R_X19Y11/LOGIC_OUTS9 INT_R_X19Y11/SE6BEG1 INT_R_X21Y7/NE2BEG1 INT_R_X21Y7/SE6END1 INT_R_X21Y8/NE2A1 
pips: CLBLL_R_X19Y11/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLM_L_X22Y8/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X22Y8/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 INT_L_X22Y8/INT_L.NE2END1->>IMUX_L34 INT_L_X22Y8/INT_L.NE2END1->>NL1BEG0 INT_L_X22Y8/INT_L.NL1END_S3_0->>IMUX_L31 INT_R_X19Y11/INT_R.LOGIC_OUTS9->>SE6BEG1 INT_R_X21Y7/INT_R.SE6END1->>NE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[irl][1][3]_i_9_n_0 - 
wires: CLBLL_R_X21Y9/CLBLL_IMUX36 CLBLL_R_X21Y9/CLBLL_L_D2 CLBLL_R_X21Y9/CLBLL_NW2A2 CLBLL_R_X23Y8/CLBLL_WW2A1 CLBLM_L_X22Y8/CLBLM_IMUX20 CLBLM_L_X22Y8/CLBLM_IMUX28 CLBLM_L_X22Y8/CLBLM_L_C2 CLBLM_L_X22Y8/CLBLM_M_C4 CLBLM_L_X22Y9/CLBLM_NW2A2 CLBLM_L_X24Y8/CLBLM_LOGIC_OUTS13 CLBLM_L_X24Y8/CLBLM_M_B CLBLM_L_X24Y8/CLBLM_WW2A1 INT_L_X22Y8/IMUX_L20 INT_L_X22Y8/IMUX_L28 INT_L_X22Y8/NW2BEG2 INT_L_X22Y8/WW2END1 INT_L_X22Y9/NW2A2 INT_L_X24Y8/LOGIC_OUTS_L13 INT_L_X24Y8/WW2BEG1 INT_R_X21Y9/IMUX36 INT_R_X21Y9/NW2END2 INT_R_X23Y8/WW2A1 VBRK_X60Y9/VBRK_WW2A1 
pips: CLBLL_R_X21Y9/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 CLBLM_L_X22Y8/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X22Y8/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X24Y8/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X22Y8/INT_L.WW2END1->>IMUX_L20 INT_L_X22Y8/INT_L.WW2END1->>IMUX_L28 INT_L_X22Y8/INT_L.WW2END1->>NW2BEG2 INT_L_X24Y8/INT_L.LOGIC_OUTS_L13->>WW2BEG1 INT_R_X21Y9/INT_R.NW2END2->>IMUX36 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[irl][1][3]_i_5_n_0 - 
wires: CLBLL_R_X23Y11/CLBLL_ER1BEG3 CLBLM_L_X22Y11/CLBLM_LOGIC_OUTS15 CLBLM_L_X22Y11/CLBLM_M_D CLBLM_L_X22Y7/CLBLM_IMUX47 CLBLM_L_X22Y7/CLBLM_M_D5 CLBLM_L_X22Y9/CLBLM_IMUX41 CLBLM_L_X22Y9/CLBLM_L_D1 CLBLM_L_X24Y11/CLBLM_ER1BEG3 CLBLM_L_X24Y11/CLBLM_IMUX31 CLBLM_L_X24Y11/CLBLM_M_C5 INT_L_X22Y10/SS2A3 INT_L_X22Y10/SS2END_N0_3 INT_L_X22Y11/EL1BEG2 INT_L_X22Y11/LOGIC_OUTS_L15 INT_L_X22Y11/SS2BEG3 INT_L_X22Y7/IMUX_L47 INT_L_X22Y7/SS2END3 INT_L_X22Y8/SS2A3 INT_L_X22Y8/SS2END_N0_3 INT_L_X22Y9/IMUX_L41 INT_L_X22Y9/SR1BEG_S0 INT_L_X22Y9/SS2BEG3 INT_L_X22Y9/SS2END3 INT_L_X24Y11/ER1END3 INT_L_X24Y11/IMUX_L31 INT_L_X24Y12/ER1END_N3_3 INT_R_X23Y11/EL1END2 INT_R_X23Y11/ER1BEG3 VBRK_X60Y12/VBRK_ER1BEG3 
pips: CLBLM_L_X22Y11/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 CLBLM_L_X22Y7/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X22Y9/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X24Y11/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 INT_L_X22Y11/INT_L.LOGIC_OUTS_L15->>EL1BEG2 INT_L_X22Y11/INT_L.LOGIC_OUTS_L15->>SS2BEG3 INT_L_X22Y7/INT_L.SS2END3->>IMUX_L47 INT_L_X22Y9/INT_L.SR1BEG_S0->>IMUX_L41 INT_L_X22Y9/INT_L.SS2END3->>SR1BEG_S0 INT_L_X22Y9/INT_L.SS2END3->>SS2BEG3 INT_L_X24Y11/INT_L.ER1END3->>IMUX_L31 INT_R_X23Y11/INT_R.EL1END2->>ER1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[irl][1][1]_i_8_n_0 - 
wires: CLBLL_R_X21Y6/CLBLL_SW2A3 CLBLL_R_X21Y7/CLBLL_ER1BEG0 CLBLM_L_X22Y6/CLBLM_SW2A3 CLBLM_L_X22Y7/CLBLM_ER1BEG0 CLBLM_L_X22Y7/CLBLM_IMUX40 CLBLM_L_X22Y7/CLBLM_LOGIC_OUTS17 CLBLM_L_X22Y7/CLBLM_L_BMUX CLBLM_L_X22Y7/CLBLM_M_D1 CLBLM_L_X22Y9/CLBLM_IMUX7 CLBLM_L_X22Y9/CLBLM_M_A1 INT_L_X22Y6/SW2A3 INT_L_X22Y7/ER1END0 INT_L_X22Y7/IMUX_L40 INT_L_X22Y7/LOGIC_OUTS_L17 INT_L_X22Y7/NR1BEG3 INT_L_X22Y7/SW2BEG3 INT_L_X22Y8/NR1BEG3 INT_L_X22Y8/NR1END3 INT_L_X22Y9/IMUX_L7 INT_L_X22Y9/NR1END3 INT_R_X21Y6/ER1BEG_S0 INT_R_X21Y6/SW2END3 INT_R_X21Y7/ER1BEG0 INT_R_X21Y7/SW2END_N0_3 
pips: CLBLM_L_X22Y7/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X22Y7/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_L_X22Y9/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X22Y7/INT_L.ER1END0->>IMUX_L40 INT_L_X22Y7/INT_L.LOGIC_OUTS_L17->>NR1BEG3 INT_L_X22Y7/INT_L.LOGIC_OUTS_L17->>SW2BEG3 INT_L_X22Y8/INT_L.NR1END3->>NR1BEG3 INT_L_X22Y9/INT_L.NR1END3->>IMUX_L7 INT_R_X21Y6/INT_R.SW2END3->>ER1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[irl][1][0]_i_6_n_0 - 
wires: CLBLL_R_X21Y6/CLBLL_LOGIC_OUTS16 CLBLL_R_X21Y6/CLBLL_L_AMUX CLBLL_R_X21Y7/CLBLL_NE2A2 CLBLM_L_X22Y7/CLBLM_IMUX43 CLBLM_L_X22Y7/CLBLM_M_D6 CLBLM_L_X22Y7/CLBLM_NE2A2 INT_L_X22Y7/IMUX_L43 INT_L_X22Y7/NE2END2 INT_R_X21Y6/LOGIC_OUTS16 INT_R_X21Y6/NE2BEG2 INT_R_X21Y7/NE2A2 
pips: CLBLL_R_X21Y6/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLM_L_X22Y7/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X22Y7/INT_L.NE2END2->>IMUX_L43 INT_R_X21Y6/INT_R.LOGIC_OUTS16->>NE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][1][3]_i_11_n_0 - 
wires: CLBLM_L_X22Y7/CLBLM_IMUX39 CLBLM_L_X22Y7/CLBLM_IMUX45 CLBLM_L_X22Y7/CLBLM_L_D3 CLBLM_L_X22Y7/CLBLM_M_D2 CLBLM_L_X22Y9/CLBLM_IMUX2 CLBLM_L_X22Y9/CLBLM_LOGIC_OUTS17 CLBLM_L_X22Y9/CLBLM_L_BMUX CLBLM_L_X22Y9/CLBLM_M_A2 INT_L_X22Y7/FAN_ALT3 INT_L_X22Y7/FAN_BOUNCE3 INT_L_X22Y7/IMUX_L39 INT_L_X22Y7/IMUX_L45 INT_L_X22Y7/SL1END3 INT_L_X22Y8/SL1BEG3 INT_L_X22Y8/SL1END3 INT_L_X22Y9/FAN_ALT1 INT_L_X22Y9/FAN_BOUNCE1 INT_L_X22Y9/IMUX_L2 INT_L_X22Y9/LOGIC_OUTS_L17 INT_L_X22Y9/SL1BEG3 
pips: CLBLM_L_X22Y7/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X22Y7/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X22Y9/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X22Y9/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X22Y7/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X22Y7/INT_L.FAN_BOUNCE3->>IMUX_L45 INT_L_X22Y7/INT_L.SL1END3->>FAN_ALT3 INT_L_X22Y7/INT_L.SL1END3->>IMUX_L39 INT_L_X22Y8/INT_L.SL1END3->>SL1BEG3 INT_L_X22Y9/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X22Y9/INT_L.FAN_BOUNCE1->>IMUX_L2 INT_L_X22Y9/INT_L.LOGIC_OUTS_L17->>FAN_ALT1 INT_L_X22Y9/INT_L.LOGIC_OUTS_L17->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[irl][1][2]_i_18_n_0 - 
wires: CLBLM_L_X22Y11/CLBLM_IMUX42 CLBLM_L_X22Y11/CLBLM_L_D6 CLBLM_L_X22Y7/CLBLM_IMUX44 CLBLM_L_X22Y7/CLBLM_M_D4 CLBLM_L_X22Y9/CLBLM_LOGIC_OUTS14 CLBLM_L_X22Y9/CLBLM_M_C INT_L_X22Y10/NL1END1 INT_L_X22Y10/NR1BEG1 INT_L_X22Y11/IMUX_L42 INT_L_X22Y11/NR1END1 INT_L_X22Y7/IMUX_L44 INT_L_X22Y7/SS2END2 INT_L_X22Y8/SS2A2 INT_L_X22Y9/LOGIC_OUTS_L14 INT_L_X22Y9/NL1BEG1 INT_L_X22Y9/SS2BEG2 
pips: CLBLM_L_X22Y11/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X22Y7/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X22Y9/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X22Y10/INT_L.NL1END1->>NR1BEG1 INT_L_X22Y11/INT_L.NR1END1->>IMUX_L42 INT_L_X22Y7/INT_L.SS2END2->>IMUX_L44 INT_L_X22Y9/INT_L.LOGIC_OUTS_L14->>NL1BEG1 INT_L_X22Y9/INT_L.LOGIC_OUTS_L14->>SS2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[irl][1][2]_i_5_n_0 - 
wires: CLBLM_L_X22Y11/CLBLM_LOGIC_OUTS19 CLBLM_L_X22Y11/CLBLM_L_D CLBLM_L_X22Y11/CLBLM_L_DMUX CLBLM_L_X22Y7/CLBLM_IMUX34 CLBLM_L_X22Y7/CLBLM_IMUX42 CLBLM_L_X22Y7/CLBLM_L_C6 CLBLM_L_X22Y7/CLBLM_L_D6 CLBLM_L_X22Y9/CLBLM_IMUX21 CLBLM_L_X22Y9/CLBLM_IMUX4 CLBLM_L_X22Y9/CLBLM_L_C4 CLBLM_L_X22Y9/CLBLM_M_A6 INT_L_X22Y10/SS2A1 INT_L_X22Y11/LOGIC_OUTS_L19 INT_L_X22Y11/SS2BEG1 INT_L_X22Y7/IMUX_L34 INT_L_X22Y7/IMUX_L42 INT_L_X22Y7/SS2END1 INT_L_X22Y8/SS2A1 INT_L_X22Y9/BYP_ALT5 INT_L_X22Y9/BYP_BOUNCE5 INT_L_X22Y9/IMUX_L21 INT_L_X22Y9/IMUX_L4 INT_L_X22Y9/SS2BEG1 INT_L_X22Y9/SS2END1 
pips: CLBLM_L_X22Y11/CLBLM_L.CLBLM_L_D->>CLBLM_L_DMUX CLBLM_L_X22Y11/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 CLBLM_L_X22Y7/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X22Y7/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X22Y9/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X22Y9/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X22Y11/INT_L.LOGIC_OUTS_L19->>SS2BEG1 INT_L_X22Y7/INT_L.SS2END1->>IMUX_L34 INT_L_X22Y7/INT_L.SS2END1->>IMUX_L42 INT_L_X22Y9/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X22Y9/INT_L.BYP_BOUNCE5->>IMUX_L21 INT_L_X22Y9/INT_L.SS2END1->>BYP_ALT5 INT_L_X22Y9/INT_L.SS2END1->>IMUX_L4 INT_L_X22Y9/INT_L.SS2END1->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r[irl][1][0]_i_7_n_0 - 
wires: CLBLL_R_X21Y7/CLBLL_ER1BEG2 CLBLL_R_X21Y8/CLBLL_SW4END0 CLBLL_R_X23Y12/CLBLL_NW2A1 CLBLM_L_X22Y7/CLBLM_ER1BEG2 CLBLM_L_X22Y7/CLBLM_IMUX21 CLBLM_L_X22Y7/CLBLM_L_C4 CLBLM_L_X22Y8/CLBLM_SW4END0 CLBLM_L_X24Y11/CLBLM_LOGIC_OUTS13 CLBLM_L_X24Y11/CLBLM_M_B CLBLM_L_X24Y12/CLBLM_NW2A1 INT_L_X22Y10/SW6C0 INT_L_X22Y11/SW6B0 INT_L_X22Y12/SW6A0 INT_L_X22Y7/ER1END2 INT_L_X22Y7/IMUX_L21 INT_L_X22Y8/SW6E0 INT_L_X22Y9/SW6D0 INT_L_X24Y11/LOGIC_OUTS_L13 INT_L_X24Y11/NW2BEG1 INT_L_X24Y12/NW2A1 INT_R_X21Y7/ER1BEG2 INT_R_X21Y7/SR1END1 INT_R_X21Y8/SR1BEG1 INT_R_X21Y8/SW6END0 INT_R_X23Y12/NW2END1 INT_R_X23Y12/SW6BEG0 VBRK_X60Y13/VBRK_NW2A1 
pips: CLBLM_L_X22Y7/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X24Y11/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X22Y7/INT_L.ER1END2->>IMUX_L21 INT_L_X24Y11/INT_L.LOGIC_OUTS_L13->>NW2BEG1 INT_R_X21Y7/INT_R.SR1END1->>ER1BEG2 INT_R_X21Y8/INT_R.SW6END0->>SR1BEG1 INT_R_X23Y12/INT_R.NW2END1->>SW6BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][1][2]_i_11_n_0 - 
wires: CLBLL_R_X19Y11/CLBLL_IMUX0 CLBLL_R_X19Y11/CLBLL_IMUX25 CLBLL_R_X19Y11/CLBLL_L_A3 CLBLL_R_X19Y11/CLBLL_L_B5 CLBLL_R_X19Y14/CLBLL_NW2A0 CLBLL_R_X21Y10/CLBLL_IMUX42 CLBLL_R_X21Y10/CLBLL_L_D6 CLBLL_R_X21Y9/CLBLL_IMUX42 CLBLL_R_X21Y9/CLBLL_L_D6 CLBLM_L_X20Y13/CLBLM_LOGIC_OUTS8 CLBLM_L_X20Y13/CLBLM_L_A CLBLM_L_X20Y14/CLBLM_NW2A0 INT_L_X20Y10/SE2BEG1 INT_L_X20Y10/SS2END1 INT_L_X20Y11/SS2A1 INT_L_X20Y12/SR1END1 INT_L_X20Y12/SS2BEG1 INT_L_X20Y13/LOGIC_OUTS_L8 INT_L_X20Y13/NW2BEG0 INT_L_X20Y13/SR1BEG1 INT_L_X20Y14/NW2A0 INT_L_X20Y9/SE2A1 INT_R_X19Y10/FAN_BOUNCE_S3_2 INT_R_X19Y11/FAN_ALT2 INT_R_X19Y11/FAN_BOUNCE2 INT_R_X19Y11/IMUX0 INT_R_X19Y11/IMUX25 INT_R_X19Y11/SS2END0 INT_R_X19Y12/SS2A0 INT_R_X19Y13/NW2END_S0_0 INT_R_X19Y13/SR1BEG_S0 INT_R_X19Y13/SS2BEG0 INT_R_X19Y14/NW2END0 INT_R_X21Y10/IMUX42 INT_R_X21Y10/NR1END1 INT_R_X21Y9/IMUX42 INT_R_X21Y9/NR1BEG1 INT_R_X21Y9/SE2END1 
pips: CLBLL_R_X19Y11/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X19Y11/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X21Y10/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_R_X21Y9/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLM_L_X20Y13/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X20Y10/INT_L.SS2END1->>SE2BEG1 INT_L_X20Y12/INT_L.SR1END1->>SS2BEG1 INT_L_X20Y13/INT_L.LOGIC_OUTS_L8->>NW2BEG0 INT_L_X20Y13/INT_L.LOGIC_OUTS_L8->>SR1BEG1 INT_R_X19Y11/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X19Y11/INT_R.FAN_BOUNCE2->>IMUX0 INT_R_X19Y11/INT_R.SS2END0->>FAN_ALT2 INT_R_X19Y11/INT_R.SS2END0->>IMUX25 INT_R_X19Y13/INT_R.NW2END_S0_0->>SR1BEG_S0 INT_R_X19Y13/INT_R.SR1BEG_S0->>SS2BEG0 INT_R_X21Y10/INT_R.NR1END1->>IMUX42 INT_R_X21Y9/INT_R.SE2END1->>IMUX42 INT_R_X21Y9/INT_R.SE2END1->>NR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r[irl][1][3]_i_18_n_0 - 
wires: CLBLL_R_X19Y11/CLBLL_IMUX14 CLBLL_R_X19Y11/CLBLL_IMUX6 CLBLL_R_X19Y11/CLBLL_L_A1 CLBLL_R_X19Y11/CLBLL_L_B1 CLBLL_R_X19Y11/CLBLL_WW2END2 CLBLL_R_X21Y13/CLBLL_LOGIC_OUTS16 CLBLL_R_X21Y13/CLBLL_L_AMUX CLBLM_L_X20Y11/CLBLM_WW2END2 INT_L_X20Y11/WW2A2 INT_R_X19Y11/IMUX14 INT_R_X19Y11/IMUX6 INT_R_X19Y11/WW2END2 INT_R_X21Y11/SS2END2 INT_R_X21Y11/WW2BEG2 INT_R_X21Y12/SS2A2 INT_R_X21Y13/LOGIC_OUTS16 INT_R_X21Y13/SS2BEG2 
pips: CLBLL_R_X19Y11/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X19Y11/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X21Y13/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_R_X19Y11/INT_R.WW2END2->>IMUX14 INT_R_X19Y11/INT_R.WW2END2->>IMUX6 INT_R_X21Y11/INT_R.SS2END2->>WW2BEG2 INT_R_X21Y13/INT_R.LOGIC_OUTS16->>SS2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[irl][1][0]_i_8_n_0 - 
wires: CLBLL_R_X19Y11/CLBLL_IMUX9 CLBLL_R_X19Y11/CLBLL_L_A5 CLBLL_R_X19Y11/CLBLL_SW2A0 CLBLL_R_X21Y12/CLBLL_WW2A0 CLBLL_R_X23Y13/CLBLL_WR1END1 CLBLM_L_X20Y11/CLBLM_SW2A0 CLBLM_L_X22Y12/CLBLM_WW2A0 CLBLM_L_X24Y13/CLBLM_LOGIC_OUTS12 CLBLM_L_X24Y13/CLBLM_M_A CLBLM_L_X24Y13/CLBLM_WR1END1 INT_L_X20Y11/SW2A0 INT_L_X20Y12/SW2BEG0 INT_L_X20Y12/WW2END0 INT_L_X22Y12/SW2END0 INT_L_X22Y12/WW2BEG0 INT_L_X24Y13/LOGIC_OUTS_L12 INT_L_X24Y13/WR1BEG1 INT_R_X19Y11/IMUX9 INT_R_X19Y11/SW2END0 INT_R_X21Y12/WW2A0 INT_R_X23Y12/SW2A0 INT_R_X23Y13/SW2BEG0 INT_R_X23Y13/WR1END1 VBRK_X60Y14/VBRK_WR1END1 
pips: CLBLL_R_X19Y11/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLM_L_X24Y13/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X20Y12/INT_L.WW2END0->>SW2BEG0 INT_L_X22Y12/INT_L.SW2END0->>WW2BEG0 INT_L_X24Y13/INT_L.LOGIC_OUTS_L12->>WR1BEG1 INT_R_X19Y11/INT_R.SW2END0->>IMUX9 INT_R_X23Y13/INT_R.WR1END1->>SW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][1][3]_i_17_n_0 - 
wires: CLBLL_R_X19Y10/CLBLL_SW2A2 CLBLL_R_X19Y11/CLBLL_IMUX19 CLBLL_R_X19Y11/CLBLL_IMUX3 CLBLL_R_X19Y11/CLBLL_L_A2 CLBLL_R_X19Y11/CLBLL_L_B2 CLBLL_R_X21Y11/CLBLL_WW2A2 CLBLM_L_X20Y10/CLBLM_SW2A2 CLBLM_L_X22Y11/CLBLM_LOGIC_OUTS20 CLBLM_L_X22Y11/CLBLM_M_AMUX CLBLM_L_X22Y11/CLBLM_WW2A2 INT_L_X20Y10/SW2A2 INT_L_X20Y11/SW2BEG2 INT_L_X20Y11/WW2END2 INT_L_X22Y11/LOGIC_OUTS_L20 INT_L_X22Y11/WW2BEG2 INT_R_X19Y10/NL1BEG2 INT_R_X19Y10/SW2END2 INT_R_X19Y11/IMUX19 INT_R_X19Y11/IMUX3 INT_R_X19Y11/NL1END2 INT_R_X21Y11/WW2A2 
pips: CLBLL_R_X19Y11/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X19Y11/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLM_L_X22Y11/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X20Y11/INT_L.WW2END2->>SW2BEG2 INT_L_X22Y11/INT_L.LOGIC_OUTS_L20->>WW2BEG2 INT_R_X19Y10/INT_R.SW2END2->>NL1BEG2 INT_R_X19Y11/INT_R.NL1END2->>IMUX19 INT_R_X19Y11/INT_R.NL1END2->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[irl][1][3]_i_7_n_0 - 
wires: CLBLL_R_X19Y11/CLBLL_IMUX13 CLBLL_R_X19Y11/CLBLL_IMUX5 CLBLL_R_X19Y11/CLBLL_L_A6 CLBLL_R_X19Y11/CLBLL_L_B6 CLBLL_R_X19Y11/CLBLL_WW4C2 CLBLL_R_X21Y11/CLBLL_WW4A2 CLBLL_R_X23Y13/CLBLL_WW2A1 CLBLM_L_X20Y11/CLBLM_WW4C2 CLBLM_L_X22Y11/CLBLM_IMUX35 CLBLM_L_X22Y11/CLBLM_M_C6 CLBLM_L_X22Y11/CLBLM_WW4A2 CLBLM_L_X24Y13/CLBLM_LOGIC_OUTS13 CLBLM_L_X24Y13/CLBLM_M_B CLBLM_L_X24Y13/CLBLM_WW2A1 INT_L_X18Y11/ER1BEG2 INT_L_X18Y11/WW4END2 INT_L_X20Y11/WW4B2 INT_L_X22Y11/IMUX_L35 INT_L_X22Y11/SS2END1 INT_L_X22Y11/WW4BEG2 INT_L_X22Y12/SS2A1 INT_L_X22Y13/SS2BEG1 INT_L_X22Y13/WW2END1 INT_L_X24Y13/LOGIC_OUTS_L13 INT_L_X24Y13/WW2BEG1 INT_R_X19Y11/ER1END2 INT_R_X19Y11/IMUX13 INT_R_X19Y11/IMUX5 INT_R_X19Y11/WW4C2 INT_R_X21Y11/WW4A2 INT_R_X23Y13/WW2A1 VBRK_X60Y14/VBRK_WW2A1 
pips: CLBLL_R_X19Y11/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X19Y11/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLM_L_X22Y11/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X24Y13/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X18Y11/INT_L.WW4END2->>ER1BEG2 INT_L_X22Y11/INT_L.SS2END1->>IMUX_L35 INT_L_X22Y11/INT_L.SS2END1->>WW4BEG2 INT_L_X22Y13/INT_L.WW2END1->>SS2BEG1 INT_L_X24Y13/INT_L.LOGIC_OUTS_L13->>WW2BEG1 INT_R_X19Y11/INT_R.ER1END2->>IMUX13 INT_R_X19Y11/INT_R.ER1END2->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[irl][1][3]_i_6_n_0 - 
wires: CLBLL_R_X19Y11/CLBLL_IMUX10 CLBLL_R_X19Y11/CLBLL_IMUX26 CLBLL_R_X19Y11/CLBLL_L_A4 CLBLL_R_X19Y11/CLBLL_L_B4 CLBLL_R_X19Y11/CLBLL_WW2END0 CLBLL_R_X21Y11/CLBLL_EL1BEG2 CLBLL_R_X21Y11/CLBLL_LOGIC_OUTS17 CLBLL_R_X21Y11/CLBLL_L_BMUX CLBLM_L_X20Y11/CLBLM_WW2END0 CLBLM_L_X22Y11/CLBLM_EL1BEG2 CLBLM_L_X22Y11/CLBLM_IMUX28 CLBLM_L_X22Y11/CLBLM_M_C4 INT_L_X20Y11/WW2A0 INT_L_X22Y11/EL1END2 INT_L_X22Y11/IMUX_L28 INT_R_X19Y11/IMUX10 INT_R_X19Y11/IMUX26 INT_R_X19Y11/WW2END0 INT_R_X21Y11/EL1BEG2 INT_R_X21Y11/LOGIC_OUTS17 INT_R_X21Y11/SR1BEG_S0 INT_R_X21Y11/WW2BEG0 
pips: CLBLL_R_X19Y11/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X19Y11/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X21Y11/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLM_L_X22Y11/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 INT_L_X22Y11/INT_L.EL1END2->>IMUX_L28 INT_R_X19Y11/INT_R.WW2END0->>IMUX10 INT_R_X19Y11/INT_R.WW2END0->>IMUX26 INT_R_X21Y11/INT_R.LOGIC_OUTS17->>EL1BEG2 INT_R_X21Y11/INT_R.LOGIC_OUTS17->>SR1BEG_S0 INT_R_X21Y11/INT_R.SR1BEG_S0->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[irl][1][0]_i_9_n_0 - 
wires: CLBLL_R_X21Y11/CLBLL_ER1BEG2 CLBLL_R_X21Y12/CLBLL_LOGIC_OUTS9 CLBLL_R_X21Y12/CLBLL_L_B CLBLL_R_X23Y11/CLBLL_EL1BEG0 CLBLM_L_X22Y11/CLBLM_ER1BEG2 CLBLM_L_X24Y11/CLBLM_EL1BEG0 CLBLM_L_X24Y11/CLBLM_IMUX24 CLBLM_L_X24Y11/CLBLM_M_B5 INT_L_X22Y11/EL1BEG1 INT_L_X22Y11/ER1END2 INT_L_X24Y10/EL1END_S3_0 INT_L_X24Y11/EL1END0 INT_L_X24Y11/IMUX_L24 INT_R_X21Y11/ER1BEG2 INT_R_X21Y11/SL1END1 INT_R_X21Y12/LOGIC_OUTS9 INT_R_X21Y12/SL1BEG1 INT_R_X23Y11/EL1BEG0 INT_R_X23Y11/EL1END1 VBRK_X60Y12/VBRK_EL1BEG0 
pips: CLBLL_R_X21Y12/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLM_L_X24Y11/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 INT_L_X22Y11/INT_L.ER1END2->>EL1BEG1 INT_L_X24Y11/INT_L.EL1END0->>IMUX_L24 INT_R_X21Y11/INT_R.SL1END1->>ER1BEG2 INT_R_X21Y12/INT_R.LOGIC_OUTS9->>SL1BEG1 INT_R_X23Y11/INT_R.EL1END1->>EL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][1][3]_i_20_n_0 - 
wires: CLBLL_R_X23Y10/CLBLL_EL1BEG1 CLBLL_R_X23Y11/CLBLL_NE2A2 CLBLM_L_X22Y11/CLBLM_IMUX21 CLBLM_L_X22Y11/CLBLM_L_C4 CLBLM_L_X22Y13/CLBLM_LOGIC_OUTS16 CLBLM_L_X22Y13/CLBLM_L_AMUX CLBLM_L_X24Y10/CLBLM_EL1BEG1 CLBLM_L_X24Y11/CLBLM_IMUX17 CLBLM_L_X24Y11/CLBLM_IMUX43 CLBLM_L_X24Y11/CLBLM_M_B3 CLBLM_L_X24Y11/CLBLM_M_D6 CLBLM_L_X24Y11/CLBLM_NE2A2 INT_L_X22Y10/SE2A2 INT_L_X22Y11/IMUX_L21 INT_L_X22Y11/SE2BEG2 INT_L_X22Y11/SS2END2 INT_L_X22Y12/SS2A2 INT_L_X22Y13/LOGIC_OUTS_L16 INT_L_X22Y13/SS2BEG2 INT_L_X24Y10/EL1END1 INT_L_X24Y10/NR1BEG1 INT_L_X24Y11/GFAN0 INT_L_X24Y11/IMUX_L17 INT_L_X24Y11/IMUX_L43 INT_L_X24Y11/NE2END2 INT_L_X24Y11/NR1END1 INT_R_X23Y10/EL1BEG1 INT_R_X23Y10/NE2BEG2 INT_R_X23Y10/SE2END2 INT_R_X23Y11/NE2A2 VBRK_X60Y11/VBRK_EL1BEG1 VBRK_X60Y12/VBRK_NE2A2 
pips: CLBLM_L_X22Y11/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X22Y13/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_L_X24Y11/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X24Y11/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X22Y11/INT_L.SS2END2->>IMUX_L21 INT_L_X22Y11/INT_L.SS2END2->>SE2BEG2 INT_L_X22Y13/INT_L.LOGIC_OUTS_L16->>SS2BEG2 INT_L_X24Y10/INT_L.EL1END1->>NR1BEG1 INT_L_X24Y11/INT_L.GFAN0->>IMUX_L17 INT_L_X24Y11/INT_L.NE2END2->>IMUX_L43 INT_L_X24Y11/INT_L.NR1END1->>GFAN0 INT_R_X23Y10/INT_R.SE2END2->>EL1BEG1 INT_R_X23Y10/INT_R.SE2END2->>NE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[irl][1][2]_i_13_n_0 - 
wires: CLBLM_L_X24Y11/CLBLM_IMUX18 CLBLM_L_X24Y11/CLBLM_IMUX21 CLBLM_L_X24Y11/CLBLM_IMUX28 CLBLM_L_X24Y11/CLBLM_IMUX45 CLBLM_L_X24Y11/CLBLM_L_C4 CLBLM_L_X24Y11/CLBLM_M_B2 CLBLM_L_X24Y11/CLBLM_M_C4 CLBLM_L_X24Y11/CLBLM_M_D2 CLBLM_L_X24Y13/CLBLM_LOGIC_OUTS16 CLBLM_L_X24Y13/CLBLM_L_AMUX INT_L_X24Y11/FAN_ALT1 INT_L_X24Y11/FAN_BOUNCE1 INT_L_X24Y11/IMUX_L18 INT_L_X24Y11/IMUX_L21 INT_L_X24Y11/IMUX_L28 INT_L_X24Y11/IMUX_L45 INT_L_X24Y11/SS2END2 INT_L_X24Y12/SS2A2 INT_L_X24Y13/LOGIC_OUTS_L16 INT_L_X24Y13/SS2BEG2 
pips: CLBLM_L_X24Y11/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X24Y11/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X24Y11/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X24Y11/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X24Y13/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X24Y11/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X24Y11/INT_L.FAN_BOUNCE1->>IMUX_L18 INT_L_X24Y11/INT_L.FAN_BOUNCE1->>IMUX_L28 INT_L_X24Y11/INT_L.SS2END2->>FAN_ALT1 INT_L_X24Y11/INT_L.SS2END2->>IMUX_L21 INT_L_X24Y11/INT_L.SS2END2->>IMUX_L45 INT_L_X24Y13/INT_L.LOGIC_OUTS_L16->>SS2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r[irl][1][2]_i_15_n_0 - 
wires: CLBLM_L_X24Y11/CLBLM_IMUX15 CLBLM_L_X24Y11/CLBLM_IMUX22 CLBLM_L_X24Y11/CLBLM_IMUX47 CLBLM_L_X24Y11/CLBLM_M_B1 CLBLM_L_X24Y11/CLBLM_M_C3 CLBLM_L_X24Y11/CLBLM_M_D5 CLBLM_L_X24Y12/CLBLM_IMUX7 CLBLM_L_X24Y12/CLBLM_LOGIC_OUTS21 CLBLM_L_X24Y12/CLBLM_M_A1 CLBLM_L_X24Y12/CLBLM_M_BMUX INT_L_X24Y11/IMUX_L15 INT_L_X24Y11/IMUX_L22 INT_L_X24Y11/IMUX_L47 INT_L_X24Y11/SL1END3 INT_L_X24Y12/IMUX_L7 INT_L_X24Y12/LOGIC_OUTS_L21 INT_L_X24Y12/SL1BEG3 
pips: CLBLM_L_X24Y11/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X24Y11/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X24Y11/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X24Y12/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X24Y12/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X24Y11/INT_L.SL1END3->>IMUX_L15 INT_L_X24Y11/INT_L.SL1END3->>IMUX_L22 INT_L_X24Y11/INT_L.SL1END3->>IMUX_L47 INT_L_X24Y12/INT_L.LOGIC_OUTS_L21->>IMUX_L7 INT_L_X24Y12/INT_L.LOGIC_OUTS_L21->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r[irl][1][2]_i_14_n_0 - 
wires: CLBLL_R_X25Y11/CLBLL_LL_C CLBLL_R_X25Y11/CLBLL_LOGIC_OUTS14 CLBLM_L_X24Y11/CLBLM_IMUX27 CLBLM_L_X24Y11/CLBLM_IMUX35 CLBLM_L_X24Y11/CLBLM_IMUX38 CLBLM_L_X24Y11/CLBLM_M_B4 CLBLM_L_X24Y11/CLBLM_M_C6 CLBLM_L_X24Y11/CLBLM_M_D3 INT_L_X24Y11/FAN_ALT3 INT_L_X24Y11/FAN_BOUNCE3 INT_L_X24Y11/IMUX_L27 INT_L_X24Y11/IMUX_L35 INT_L_X24Y11/IMUX_L38 INT_L_X24Y11/WR1END3 INT_R_X25Y11/LOGIC_OUTS14 INT_R_X25Y11/WR1BEG3 
pips: CLBLL_R_X25Y11/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLM_L_X24Y11/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X24Y11/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X24Y11/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X24Y11/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X24Y11/INT_L.FAN_BOUNCE3->>IMUX_L27 INT_L_X24Y11/INT_L.FAN_BOUNCE3->>IMUX_L35 INT_L_X24Y11/INT_L.WR1END3->>FAN_ALT3 INT_L_X24Y11/INT_L.WR1END3->>IMUX_L38 INT_R_X25Y11/INT_R.LOGIC_OUTS14->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[irl][1][1]_i_16_n_0 - 
wires: CLBLL_R_X23Y11/CLBLL_WW2A1 CLBLM_L_X22Y11/CLBLM_IMUX20 CLBLM_L_X22Y11/CLBLM_L_C2 CLBLM_L_X24Y11/CLBLM_IMUX12 CLBLM_L_X24Y11/CLBLM_M_B6 CLBLM_L_X24Y11/CLBLM_WW2A1 CLBLM_L_X24Y12/CLBLM_LOGIC_OUTS12 CLBLM_L_X24Y12/CLBLM_M_A INT_L_X22Y11/IMUX_L20 INT_L_X22Y11/WW2END1 INT_L_X24Y11/IMUX_L12 INT_L_X24Y11/SR1END1 INT_L_X24Y11/WW2BEG1 INT_L_X24Y12/LOGIC_OUTS_L12 INT_L_X24Y12/SR1BEG1 INT_R_X23Y11/WW2A1 VBRK_X60Y12/VBRK_WW2A1 
pips: CLBLM_L_X22Y11/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X24Y11/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X24Y12/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X22Y11/INT_L.WW2END1->>IMUX_L20 INT_L_X24Y11/INT_L.SR1END1->>IMUX_L12 INT_L_X24Y11/INT_L.SR1END1->>WW2BEG1 INT_L_X24Y12/INT_L.LOGIC_OUTS_L12->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[irl][1][3]_i_14_n_0 - 
wires: CLBLL_R_X23Y13/CLBLL_EL1BEG3 CLBLL_R_X23Y13/CLBLL_IMUX31 CLBLL_R_X23Y13/CLBLL_LL_C5 CLBLL_R_X23Y13/CLBLL_WL1END0 CLBLL_R_X25Y9/CLBLL_NW4A2 CLBLM_L_X24Y13/CLBLM_EL1BEG3 CLBLM_L_X24Y13/CLBLM_IMUX15 CLBLM_L_X24Y13/CLBLM_IMUX7 CLBLM_L_X24Y13/CLBLM_M_A1 CLBLM_L_X24Y13/CLBLM_M_B1 CLBLM_L_X24Y13/CLBLM_WL1END0 CLBLM_L_X26Y9/CLBLM_LOGIC_OUTS14 CLBLM_L_X26Y9/CLBLM_M_C CLBLM_L_X26Y9/CLBLM_NW4A2 INT_L_X24Y13/EL1END3 INT_L_X24Y13/IMUX_L15 INT_L_X24Y13/IMUX_L7 INT_L_X24Y13/NW6END2 INT_L_X24Y13/WL1BEG0 INT_L_X26Y9/LOGIC_OUTS_L14 INT_L_X26Y9/NW6BEG2 INT_R_X23Y13/EL1BEG3 INT_R_X23Y13/IMUX31 INT_R_X23Y13/NL1BEG0 INT_R_X23Y13/NL1END_S3_0 INT_R_X23Y13/WL1END0 INT_R_X23Y14/EL1BEG_N3 INT_R_X23Y14/NL1END0 INT_R_X25Y10/NW6B2 INT_R_X25Y11/NW6C2 INT_R_X25Y12/NW6D2 INT_R_X25Y13/NW6E2 INT_R_X25Y9/NW6A2 VBRK_X60Y14/VBRK_EL1BEG3 VBRK_X60Y14/VBRK_WL1END0 
pips: CLBLL_R_X23Y13/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLM_L_X24Y13/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X24Y13/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X26Y9/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X24Y13/INT_L.EL1END3->>IMUX_L15 INT_L_X24Y13/INT_L.EL1END3->>IMUX_L7 INT_L_X24Y13/INT_L.NW6END2->>WL1BEG0 INT_L_X26Y9/INT_L.LOGIC_OUTS_L14->>NW6BEG2 INT_R_X23Y13/INT_R.NL1END_S3_0->>IMUX31 INT_R_X23Y13/INT_R.WL1END0->>NL1BEG0 INT_R_X23Y14/INT_R.NL1END0->>EL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[irl][1][2]_i_9_n_0 - 
wires: CLBLM_L_X24Y12/CLBLM_LOGIC_OUTS20 CLBLM_L_X24Y12/CLBLM_M_AMUX CLBLM_L_X24Y13/CLBLM_IMUX12 CLBLM_L_X24Y13/CLBLM_IMUX34 CLBLM_L_X24Y13/CLBLM_IMUX4 CLBLM_L_X24Y13/CLBLM_L_C6 CLBLM_L_X24Y13/CLBLM_M_A6 CLBLM_L_X24Y13/CLBLM_M_B6 INT_L_X24Y12/LOGIC_OUTS_L20 INT_L_X24Y12/NL1BEG1 INT_L_X24Y12/NR1BEG2 INT_L_X24Y13/IMUX_L12 INT_L_X24Y13/IMUX_L34 INT_L_X24Y13/IMUX_L4 INT_L_X24Y13/NL1END1 INT_L_X24Y13/NR1END2 
pips: CLBLM_L_X24Y12/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_L_X24Y13/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X24Y13/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X24Y13/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X24Y12/INT_L.LOGIC_OUTS_L20->>NL1BEG1 INT_L_X24Y12/INT_L.LOGIC_OUTS_L20->>NR1BEG2 INT_L_X24Y13/INT_L.NL1END1->>IMUX_L34 INT_L_X24Y13/INT_L.NR1END2->>IMUX_L12 INT_L_X24Y13/INT_L.NR1END2->>IMUX_L4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[irl][1][2]_i_8_n_0 - 
wires: CLBLM_L_X24Y11/CLBLM_LOGIC_OUTS18 CLBLM_L_X24Y11/CLBLM_L_CMUX CLBLM_L_X24Y13/CLBLM_IMUX24 CLBLM_L_X24Y13/CLBLM_IMUX30 CLBLM_L_X24Y13/CLBLM_IMUX8 CLBLM_L_X24Y13/CLBLM_IMUX9 CLBLM_L_X24Y13/CLBLM_L_A5 CLBLM_L_X24Y13/CLBLM_L_C5 CLBLM_L_X24Y13/CLBLM_M_A5 CLBLM_L_X24Y13/CLBLM_M_B5 INT_L_X24Y11/LOGIC_OUTS_L18 INT_L_X24Y11/NN2BEG0 INT_L_X24Y12/NN2A0 INT_L_X24Y12/NN2END_S2_0 INT_L_X24Y13/IMUX_L24 INT_L_X24Y13/IMUX_L30 INT_L_X24Y13/IMUX_L8 INT_L_X24Y13/IMUX_L9 INT_L_X24Y13/NL1BEG_N3 INT_L_X24Y13/NN2END0 
pips: CLBLM_L_X24Y11/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 CLBLM_L_X24Y13/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X24Y13/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X24Y13/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X24Y13/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X24Y11/INT_L.LOGIC_OUTS_L18->>NN2BEG0 INT_L_X24Y13/INT_L.NL1BEG_N3->>IMUX_L30 INT_L_X24Y13/INT_L.NN2END0->>IMUX_L24 INT_L_X24Y13/INT_L.NN2END0->>IMUX_L8 INT_L_X24Y13/INT_L.NN2END0->>IMUX_L9 INT_L_X24Y13/INT_L.NN2END0->>NL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r[irl][1][2]_i_7_n_0 - 
wires: CLBLM_L_X24Y13/CLBLM_IMUX18 CLBLM_L_X24Y13/CLBLM_IMUX2 CLBLM_L_X24Y13/CLBLM_IMUX33 CLBLM_L_X24Y13/CLBLM_LOGIC_OUTS11 CLBLM_L_X24Y13/CLBLM_L_C1 CLBLM_L_X24Y13/CLBLM_L_D CLBLM_L_X24Y13/CLBLM_M_A2 CLBLM_L_X24Y13/CLBLM_M_B2 INT_L_X24Y13/IMUX_L18 INT_L_X24Y13/IMUX_L2 INT_L_X24Y13/IMUX_L33 INT_L_X24Y13/LOGIC_OUTS_L11 INT_L_X24Y13/SR1BEG_S0 
pips: CLBLM_L_X24Y13/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X24Y13/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X24Y13/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X24Y13/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X24Y13/INT_L.LOGIC_OUTS_L11->>SR1BEG_S0 INT_L_X24Y13/INT_L.SR1BEG_S0->>IMUX_L18 INT_L_X24Y13/INT_L.SR1BEG_S0->>IMUX_L2 INT_L_X24Y13/INT_L.SR1BEG_S0->>IMUX_L33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[irl][1][3]_i_16_n_0 - 
wires: CLBLM_L_X24Y12/CLBLM_LOGIC_OUTS13 CLBLM_L_X24Y12/CLBLM_M_B CLBLM_L_X24Y13/CLBLM_IMUX11 CLBLM_L_X24Y13/CLBLM_IMUX27 CLBLM_L_X24Y13/CLBLM_M_A4 CLBLM_L_X24Y13/CLBLM_M_B4 INT_L_X24Y12/LOGIC_OUTS_L13 INT_L_X24Y12/NR1BEG1 INT_L_X24Y13/IMUX_L11 INT_L_X24Y13/IMUX_L27 INT_L_X24Y13/NR1END1 
pips: CLBLM_L_X24Y12/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_L_X24Y13/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X24Y13/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 INT_L_X24Y12/INT_L.LOGIC_OUTS_L13->>NR1BEG1 INT_L_X24Y13/INT_L.NR1END1->>IMUX_L11 INT_L_X24Y13/INT_L.NR1END1->>IMUX_L27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[irl][1][3]_i_15_n_0 - 
wires: CLBLL_R_X23Y13/CLBLL_EE2A0 CLBLM_L_X22Y13/CLBLM_LOGIC_OUTS8 CLBLM_L_X22Y13/CLBLM_L_A CLBLM_L_X24Y13/CLBLM_EE2A0 CLBLM_L_X24Y13/CLBLM_IMUX1 CLBLM_L_X24Y13/CLBLM_IMUX17 CLBLM_L_X24Y13/CLBLM_M_A3 CLBLM_L_X24Y13/CLBLM_M_B3 INT_L_X22Y13/EE2BEG0 INT_L_X22Y13/LOGIC_OUTS_L8 INT_L_X24Y13/EE2END0 INT_L_X24Y13/IMUX_L1 INT_L_X24Y13/IMUX_L17 INT_R_X23Y13/EE2A0 VBRK_X60Y14/VBRK_EE2A0 
pips: CLBLM_L_X22Y13/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_L_X24Y13/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X24Y13/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 INT_L_X22Y13/INT_L.LOGIC_OUTS_L8->>EE2BEG0 INT_L_X24Y13/INT_L.EE2END0->>IMUX_L1 INT_L_X24Y13/INT_L.EE2END0->>IMUX_L17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[irl][1][3]_i_19_n_0 - 
wires: CLBLL_R_X21Y12/CLBLL_IMUX25 CLBLL_R_X21Y12/CLBLL_L_B5 CLBLL_R_X21Y12/CLBLL_SW2A0 CLBLL_R_X23Y11/CLBLL_WW2A0 CLBLL_R_X23Y9/CLBLL_NW4A1 CLBLL_R_X25Y10/CLBLL_NW2A0 CLBLL_R_X25Y9/CLBLL_WW2A0 CLBLM_L_X22Y11/CLBLM_IMUX33 CLBLM_L_X22Y11/CLBLM_L_C1 CLBLM_L_X22Y12/CLBLM_SW2A0 CLBLM_L_X24Y11/CLBLM_IMUX40 CLBLM_L_X24Y11/CLBLM_M_D1 CLBLM_L_X24Y11/CLBLM_WW2A0 CLBLM_L_X24Y9/CLBLM_NW4A1 CLBLM_L_X26Y10/CLBLM_NW2A0 CLBLM_L_X26Y9/CLBLM_LOGIC_OUTS22 CLBLM_L_X26Y9/CLBLM_M_CMUX CLBLM_L_X26Y9/CLBLM_WW2A0 INT_L_X22Y11/IMUX_L33 INT_L_X22Y11/WW2END0 INT_L_X22Y12/SW2A0 INT_L_X22Y13/NW6END1 INT_L_X22Y13/SW2BEG0 INT_L_X24Y10/NN2A1 INT_L_X24Y10/NW2END_S0_0 INT_L_X24Y11/IMUX_L40 INT_L_X24Y11/NN2END1 INT_L_X24Y11/NW2END0 INT_L_X24Y11/WW2BEG0 INT_L_X24Y9/NN2BEG1 INT_L_X24Y9/NW6BEG1 INT_L_X24Y9/WW2END0 INT_L_X26Y10/NW2A0 INT_L_X26Y9/LOGIC_OUTS_L22 INT_L_X26Y9/NW2BEG0 INT_L_X26Y9/WW2BEG0 INT_R_X21Y12/IMUX25 INT_R_X21Y12/SW2END0 INT_R_X23Y10/NW6B1 INT_R_X23Y11/NW6C1 INT_R_X23Y11/WW2A0 INT_R_X23Y12/NW6D1 INT_R_X23Y13/NW6E1 INT_R_X23Y9/NW6A1 INT_R_X25Y10/NW2BEG0 INT_R_X25Y10/NW2END0 INT_R_X25Y11/NW2A0 INT_R_X25Y9/NW2END_S0_0 INT_R_X25Y9/WW2A0 VBRK_X60Y10/VBRK_NW4A1 VBRK_X60Y12/VBRK_WW2A0 
pips: CLBLL_R_X21Y12/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLM_L_X22Y11/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X24Y11/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X26Y9/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X22Y11/INT_L.WW2END0->>IMUX_L33 INT_L_X22Y13/INT_L.NW6END1->>SW2BEG0 INT_L_X24Y11/INT_L.NN2END1->>WW2BEG0 INT_L_X24Y11/INT_L.NW2END0->>IMUX_L40 INT_L_X24Y9/INT_L.WW2END0->>NN2BEG1 INT_L_X24Y9/INT_L.WW2END0->>NW6BEG1 INT_L_X26Y9/INT_L.LOGIC_OUTS_L22->>NW2BEG0 INT_L_X26Y9/INT_L.LOGIC_OUTS_L22->>WW2BEG0 INT_R_X21Y12/INT_R.SW2END0->>IMUX25 INT_R_X25Y10/INT_R.NW2END0->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[irl][1][2]_i_17_n_0 - 
wires: CLBLL_R_X21Y11/CLBLL_SE2A1 CLBLL_R_X21Y12/CLBLL_IMUX19 CLBLL_R_X21Y12/CLBLL_LL_D CLBLL_R_X21Y12/CLBLL_LL_DMUX CLBLL_R_X21Y12/CLBLL_LOGIC_OUTS23 CLBLL_R_X21Y12/CLBLL_L_B2 CLBLM_L_X22Y11/CLBLM_IMUX34 CLBLM_L_X22Y11/CLBLM_IMUX37 CLBLM_L_X22Y11/CLBLM_L_C6 CLBLM_L_X22Y11/CLBLM_L_D4 CLBLM_L_X22Y11/CLBLM_SE2A1 INT_L_X22Y11/BYP_ALT5 INT_L_X22Y11/BYP_BOUNCE5 INT_L_X22Y11/IMUX_L34 INT_L_X22Y11/IMUX_L37 INT_L_X22Y11/SE2END1 INT_R_X21Y11/SE2A1 INT_R_X21Y12/IMUX19 INT_R_X21Y12/LOGIC_OUTS23 INT_R_X21Y12/SE2BEG1 
pips: CLBLL_R_X21Y12/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X21Y12/CLBLL_R.CLBLL_LL_D->>CLBLL_LL_DMUX CLBLL_R_X21Y12/CLBLL_R.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 CLBLM_L_X22Y11/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X22Y11/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 INT_L_X22Y11/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X22Y11/INT_L.BYP_BOUNCE5->>IMUX_L37 INT_L_X22Y11/INT_L.SE2END1->>BYP_ALT5 INT_L_X22Y11/INT_L.SE2END1->>IMUX_L34 INT_R_X21Y12/INT_R.LOGIC_OUTS23->>IMUX19 INT_R_X21Y12/INT_R.LOGIC_OUTS23->>SE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[irl][1][3]_i_12_n_0 - 
wires: CLBLL_R_X21Y11/CLBLL_SE2A3 CLBLL_R_X21Y12/CLBLL_IMUX14 CLBLL_R_X21Y12/CLBLL_LOGIC_OUTS11 CLBLL_R_X21Y12/CLBLL_L_B1 CLBLL_R_X21Y12/CLBLL_L_D CLBLM_L_X22Y11/CLBLM_IMUX23 CLBLM_L_X22Y11/CLBLM_IMUX38 CLBLM_L_X22Y11/CLBLM_IMUX46 CLBLM_L_X22Y11/CLBLM_L_C3 CLBLM_L_X22Y11/CLBLM_L_D5 CLBLM_L_X22Y11/CLBLM_M_D3 CLBLM_L_X22Y11/CLBLM_SE2A3 INT_L_X22Y11/IMUX_L23 INT_L_X22Y11/IMUX_L38 INT_L_X22Y11/IMUX_L46 INT_L_X22Y11/SE2END3 INT_R_X21Y11/SE2A3 INT_R_X21Y12/IMUX14 INT_R_X21Y12/LOGIC_OUTS11 INT_R_X21Y12/SE2BEG3 
pips: CLBLL_R_X21Y12/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X21Y12/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLM_L_X22Y11/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X22Y11/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X22Y11/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 INT_L_X22Y11/INT_L.SE2END3->>IMUX_L23 INT_L_X22Y11/INT_L.SE2END3->>IMUX_L38 INT_L_X22Y11/INT_L.SE2END3->>IMUX_L46 INT_R_X21Y12/INT_R.LOGIC_OUTS11->>IMUX14 INT_R_X21Y12/INT_R.LOGIC_OUTS11->>SE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r[irl][1][2]_i_20_n_0 - 
wires: CLBLL_R_X19Y8/CLBLL_EE2BEG3 CLBLL_R_X19Y8/CLBLL_LOGIC_OUTS17 CLBLL_R_X19Y8/CLBLL_L_BMUX CLBLL_R_X21Y12/CLBLL_IMUX16 CLBLL_R_X21Y12/CLBLL_L_B3 CLBLL_R_X21Y12/CLBLL_WR1END0 CLBLL_R_X21Y9/CLBLL_NE2A3 CLBLM_L_X20Y8/CLBLM_EE2BEG3 CLBLM_L_X22Y12/CLBLM_WR1END0 CLBLM_L_X22Y9/CLBLM_IMUX22 CLBLM_L_X22Y9/CLBLM_M_C3 CLBLM_L_X22Y9/CLBLM_NE2A3 INT_L_X20Y8/EE2A3 INT_L_X22Y10/NN2A3 INT_L_X22Y11/NN2END3 INT_L_X22Y11/WR1BEG_S0 INT_L_X22Y12/WR1BEG0 INT_L_X22Y9/IMUX_L22 INT_L_X22Y9/NE2END3 INT_L_X22Y9/NN2BEG3 INT_R_X19Y8/EE2BEG3 INT_R_X19Y8/LOGIC_OUTS17 INT_R_X21Y11/WR1END_S1_0 INT_R_X21Y12/IMUX16 INT_R_X21Y12/WR1END0 INT_R_X21Y8/EE2END3 INT_R_X21Y8/NE2BEG3 INT_R_X21Y9/NE2A3 
pips: CLBLL_R_X19Y8/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLL_R_X21Y12/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLM_L_X22Y9/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X22Y11/INT_L.NN2END3->>WR1BEG_S0 INT_L_X22Y9/INT_L.NE2END3->>IMUX_L22 INT_L_X22Y9/INT_L.NE2END3->>NN2BEG3 INT_R_X19Y8/INT_R.LOGIC_OUTS17->>EE2BEG3 INT_R_X21Y12/INT_R.WR1END0->>IMUX16 INT_R_X21Y8/INT_R.EE2END3->>NE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[irl][1][2]_i_21_n_0 - 
wires: CLBLL_R_X19Y11/CLBLL_WW2END1 CLBLL_R_X19Y13/CLBLL_SE4BEG2 CLBLL_R_X21Y12/CLBLL_IMUX26 CLBLL_R_X21Y12/CLBLL_L_B4 CLBLL_R_X21Y13/CLBLL_IMUX10 CLBLL_R_X21Y13/CLBLL_L_A4 CLBLL_R_X21Y9/CLBLL_ER1BEG3 CLBLM_L_X20Y11/CLBLM_WW2END1 CLBLM_L_X20Y13/CLBLM_LOGIC_OUTS16 CLBLM_L_X20Y13/CLBLM_L_AMUX CLBLM_L_X20Y13/CLBLM_SE4BEG2 CLBLM_L_X22Y9/CLBLM_ER1BEG3 CLBLM_L_X22Y9/CLBLM_IMUX31 CLBLM_L_X22Y9/CLBLM_M_C5 INT_L_X20Y10/SE6D2 INT_L_X20Y11/SE6C2 INT_L_X20Y11/WW2A1 INT_L_X20Y12/SE6B2 INT_L_X20Y13/EL1BEG1 INT_L_X20Y13/LOGIC_OUTS_L16 INT_L_X20Y13/SE6A2 INT_L_X20Y9/SE6E2 INT_L_X22Y10/ER1END_N3_3 INT_L_X22Y9/ER1END3 INT_L_X22Y9/IMUX_L31 INT_R_X19Y11/NN2BEG2 INT_R_X19Y11/WW2END1 INT_R_X19Y12/NN2A2 INT_R_X19Y13/NN2END2 INT_R_X19Y13/SE6BEG2 INT_R_X21Y11/NR1BEG1 INT_R_X21Y11/SS2END1 INT_R_X21Y11/WW2BEG1 INT_R_X21Y12/IMUX26 INT_R_X21Y12/NR1END1 INT_R_X21Y12/SS2A1 INT_R_X21Y13/EL1END1 INT_R_X21Y13/IMUX10 INT_R_X21Y13/SS2BEG1 INT_R_X21Y9/ER1BEG3 INT_R_X21Y9/SE6END2 
pips: CLBLL_R_X21Y12/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X21Y13/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLM_L_X20Y13/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_L_X22Y9/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 INT_L_X20Y13/INT_L.LOGIC_OUTS_L16->>EL1BEG1 INT_L_X22Y9/INT_L.ER1END3->>IMUX_L31 INT_R_X19Y11/INT_R.WW2END1->>NN2BEG2 INT_R_X19Y13/INT_R.NN2END2->>SE6BEG2 INT_R_X21Y11/INT_R.SS2END1->>NR1BEG1 INT_R_X21Y11/INT_R.SS2END1->>WW2BEG1 INT_R_X21Y12/INT_R.NR1END1->>IMUX26 INT_R_X21Y13/INT_R.EL1END1->>IMUX10 INT_R_X21Y13/INT_R.EL1END1->>SS2BEG1 INT_R_X21Y9/INT_R.SE6END2->>ER1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[irl][1][2]_i_22_n_0 - 
wires: CLBLL_R_X21Y11/CLBLL_SE2A2 CLBLL_R_X21Y12/CLBLL_IMUX13 CLBLL_R_X21Y12/CLBLL_LOGIC_OUTS16 CLBLL_R_X21Y12/CLBLL_L_AMUX CLBLL_R_X21Y12/CLBLL_L_B6 CLBLM_L_X22Y11/CLBLM_SE2A2 CLBLM_L_X22Y9/CLBLM_IMUX28 CLBLM_L_X22Y9/CLBLM_M_C4 INT_L_X22Y10/SS2A2 INT_L_X22Y11/SE2END2 INT_L_X22Y11/SS2BEG2 INT_L_X22Y9/IMUX_L28 INT_L_X22Y9/SS2END2 INT_R_X21Y11/SE2A2 INT_R_X21Y12/IMUX13 INT_R_X21Y12/LOGIC_OUTS16 INT_R_X21Y12/SE2BEG2 
pips: CLBLL_R_X21Y12/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X21Y12/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLM_L_X22Y9/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 INT_L_X22Y11/INT_L.SE2END2->>SS2BEG2 INT_L_X22Y9/INT_L.SS2END2->>IMUX_L28 INT_R_X21Y12/INT_R.LOGIC_OUTS16->>IMUX13 INT_R_X21Y12/INT_R.LOGIC_OUTS16->>SE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[irl][1][1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][1][1]_i_2_n_0 - 
wires: CLBLL_R_X21Y10/CLBLL_LOGIC_OUTS11 CLBLL_R_X21Y10/CLBLL_L_D CLBLL_R_X21Y9/CLBLL_SE2A3 CLBLM_L_X22Y9/CLBLM_IMUX6 CLBLM_L_X22Y9/CLBLM_L_A1 CLBLM_L_X22Y9/CLBLM_SE2A3 INT_L_X22Y9/IMUX_L6 INT_L_X22Y9/SE2END3 INT_R_X21Y10/LOGIC_OUTS11 INT_R_X21Y10/SE2BEG3 INT_R_X21Y9/SE2A3 
pips: CLBLL_R_X21Y10/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLM_L_X22Y9/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X22Y9/INT_L.SE2END3->>IMUX_L6 INT_R_X21Y10/INT_R.LOGIC_OUTS11->>SE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][1][1]_i_3_n_0 - 
wires: CLBLM_L_X22Y9/CLBLM_IMUX0 CLBLM_L_X22Y9/CLBLM_LOGIC_OUTS12 CLBLM_L_X22Y9/CLBLM_L_A3 CLBLM_L_X22Y9/CLBLM_M_A INT_L_X22Y9/IMUX_L0 INT_L_X22Y9/LOGIC_OUTS_L12 
pips: CLBLM_L_X22Y9/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X22Y9/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X22Y9/INT_L.LOGIC_OUTS_L12->>IMUX_L0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][1][2]_i_3_n_0 - 
wires: CLBLL_R_X21Y9/CLBLL_EL1BEG2 CLBLL_R_X21Y9/CLBLL_LOGIC_OUTS11 CLBLL_R_X21Y9/CLBLL_L_D CLBLM_L_X22Y9/CLBLM_EL1BEG2 CLBLM_L_X22Y9/CLBLM_IMUX20 CLBLM_L_X22Y9/CLBLM_IMUX5 CLBLM_L_X22Y9/CLBLM_L_A6 CLBLM_L_X22Y9/CLBLM_L_C2 INT_L_X22Y9/EL1END2 INT_L_X22Y9/IMUX_L20 INT_L_X22Y9/IMUX_L5 INT_R_X21Y9/EL1BEG2 INT_R_X21Y9/LOGIC_OUTS11 
pips: CLBLL_R_X21Y9/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLM_L_X22Y9/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X22Y9/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X22Y9/INT_L.EL1END2->>IMUX_L20 INT_L_X22Y9/INT_L.EL1END2->>IMUX_L5 INT_R_X21Y9/INT_R.LOGIC_OUTS11->>EL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[irl][1][1]_i_5_n_0 - 
wires: CLBLM_L_X22Y9/CLBLM_IMUX10 CLBLM_L_X22Y9/CLBLM_LOGIC_OUTS9 CLBLM_L_X22Y9/CLBLM_L_A4 CLBLM_L_X22Y9/CLBLM_L_B INT_L_X22Y9/IMUX_L10 INT_L_X22Y9/LOGIC_OUTS_L9 
pips: CLBLM_L_X22Y9/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X22Y9/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X22Y9/INT_L.LOGIC_OUTS_L9->>IMUX_L10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][1][1]_i_6_n_0 - 
wires: CLBLL_R_X21Y6/CLBLL_EE2BEG0 CLBLL_R_X21Y6/CLBLL_LOGIC_OUTS8 CLBLL_R_X21Y6/CLBLL_L_A CLBLL_R_X21Y9/CLBLL_EL1BEG0 CLBLL_R_X21Y9/CLBLL_NW2A1 CLBLM_L_X22Y6/CLBLM_EE2BEG0 CLBLM_L_X22Y8/CLBLM_IMUX33 CLBLM_L_X22Y8/CLBLM_L_C1 CLBLM_L_X22Y9/CLBLM_EL1BEG0 CLBLM_L_X22Y9/CLBLM_IMUX9 CLBLM_L_X22Y9/CLBLM_L_A5 CLBLM_L_X22Y9/CLBLM_NW2A1 INT_L_X22Y6/EE2A0 INT_L_X22Y6/NN2BEG1 INT_L_X22Y6/WR1END1 INT_L_X22Y7/NN2A1 INT_L_X22Y8/EL1END_S3_0 INT_L_X22Y8/IMUX_L33 INT_L_X22Y8/NN2END1 INT_L_X22Y8/NW2BEG1 INT_L_X22Y9/EL1END0 INT_L_X22Y9/IMUX_L9 INT_L_X22Y9/NW2A1 INT_R_X21Y6/EE2BEG0 INT_R_X21Y6/LOGIC_OUTS8 INT_R_X21Y9/EL1BEG0 INT_R_X21Y9/NW2END1 INT_R_X23Y6/EE2END0 INT_R_X23Y6/WR1BEG1 
pips: CLBLL_R_X21Y6/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLM_L_X22Y8/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X22Y9/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X22Y6/INT_L.WR1END1->>NN2BEG1 INT_L_X22Y8/INT_L.NN2END1->>IMUX_L33 INT_L_X22Y8/INT_L.NN2END1->>NW2BEG1 INT_L_X22Y9/INT_L.EL1END0->>IMUX_L9 INT_R_X21Y6/INT_R.LOGIC_OUTS8->>EE2BEG0 INT_R_X21Y9/INT_R.NW2END1->>EL1BEG0 INT_R_X23Y6/INT_R.EE2END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[irl][1][1]_i_10_n_0 - 
wires: CLBLM_L_X22Y11/CLBLM_LOGIC_OUTS12 CLBLM_L_X22Y11/CLBLM_M_A CLBLM_L_X22Y9/CLBLM_IMUX1 CLBLM_L_X22Y9/CLBLM_M_A3 INT_L_X22Y10/SS2A0 INT_L_X22Y11/LOGIC_OUTS_L12 INT_L_X22Y11/SS2BEG0 INT_L_X22Y9/IMUX_L1 INT_L_X22Y9/SS2END0 
pips: CLBLM_L_X22Y11/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_L_X22Y9/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 INT_L_X22Y11/INT_L.LOGIC_OUTS_L12->>SS2BEG0 INT_L_X22Y9/INT_L.SS2END0->>IMUX_L1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][1][3]_i_13_n_0 - 
wires: CLBLL_R_X23Y11/CLBLL_WW2A3 CLBLM_L_X22Y11/CLBLM_IMUX39 CLBLM_L_X22Y11/CLBLM_IMUX47 CLBLM_L_X22Y11/CLBLM_IMUX7 CLBLM_L_X22Y11/CLBLM_L_D3 CLBLM_L_X22Y11/CLBLM_M_A1 CLBLM_L_X22Y11/CLBLM_M_D5 CLBLM_L_X24Y11/CLBLM_LOGIC_OUTS15 CLBLM_L_X24Y11/CLBLM_M_D CLBLM_L_X24Y11/CLBLM_WW2A3 INT_L_X22Y11/IMUX_L39 INT_L_X22Y11/IMUX_L47 INT_L_X22Y11/IMUX_L7 INT_L_X22Y11/WW2END3 INT_L_X22Y12/WW2END_N0_3 INT_L_X24Y11/LOGIC_OUTS_L15 INT_L_X24Y11/WW2BEG3 INT_R_X23Y11/WW2A3 VBRK_X60Y12/VBRK_WW2A3 
pips: CLBLM_L_X22Y11/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X22Y11/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X22Y11/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X24Y11/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X22Y11/INT_L.WW2END3->>IMUX_L39 INT_L_X22Y11/INT_L.WW2END3->>IMUX_L47 INT_L_X22Y11/INT_L.WW2END3->>IMUX_L7 INT_L_X24Y11/INT_L.LOGIC_OUTS_L15->>WW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[irl][1][1]_i_11_n_0 - 
wires: CLBLM_L_X22Y11/CLBLM_LOGIC_OUTS10 CLBLM_L_X22Y11/CLBLM_L_C CLBLM_L_X22Y9/CLBLM_IMUX8 CLBLM_L_X22Y9/CLBLM_M_A5 INT_L_X22Y10/SL1BEG2 INT_L_X22Y10/SL1END2 INT_L_X22Y11/LOGIC_OUTS_L10 INT_L_X22Y11/SL1BEG2 INT_L_X22Y9/FAN_ALT7 INT_L_X22Y9/FAN_BOUNCE7 INT_L_X22Y9/IMUX_L8 INT_L_X22Y9/SL1END2 
pips: CLBLM_L_X22Y11/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_L_X22Y9/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X22Y10/INT_L.SL1END2->>SL1BEG2 INT_L_X22Y11/INT_L.LOGIC_OUTS_L10->>SL1BEG2 INT_L_X22Y9/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X22Y9/INT_L.FAN_BOUNCE7->>IMUX_L8 INT_L_X22Y9/INT_L.SL1END2->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][1][1]_i_15_n_0 - 
wires: CLBLL_R_X23Y11/CLBLL_WW2A2 CLBLM_L_X22Y11/CLBLM_IMUX30 CLBLM_L_X22Y11/CLBLM_L_C5 CLBLM_L_X24Y11/CLBLM_LOGIC_OUTS10 CLBLM_L_X24Y11/CLBLM_L_C CLBLM_L_X24Y11/CLBLM_WW2A2 INT_L_X22Y11/IMUX_L30 INT_L_X22Y11/WW2END2 INT_L_X24Y11/LOGIC_OUTS_L10 INT_L_X24Y11/WW2BEG2 INT_R_X23Y11/WW2A2 VBRK_X60Y12/VBRK_WW2A2 
pips: CLBLM_L_X22Y11/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X24Y11/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X22Y11/INT_L.WW2END2->>IMUX_L30 INT_L_X24Y11/INT_L.LOGIC_OUTS_L10->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][1][1]_i_12_n_0 - 
wires: CLBLL_R_X23Y13/CLBLL_IMUX29 CLBLL_R_X23Y13/CLBLL_LL_A CLBLL_R_X23Y13/CLBLL_LL_C2 CLBLL_R_X23Y13/CLBLL_LOGIC_OUTS12 INT_L_X22Y13/EL1BEG3 INT_L_X22Y13/NW2END_S0_0 INT_L_X22Y14/EL1BEG_N3 INT_L_X22Y14/NW2END0 INT_R_X23Y13/EL1END3 INT_R_X23Y13/IMUX29 INT_R_X23Y13/LOGIC_OUTS12 INT_R_X23Y13/NW2BEG0 INT_R_X23Y14/NW2A0 
pips: CLBLL_R_X23Y13/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X23Y13/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 INT_L_X22Y14/INT_L.NW2END0->>EL1BEG_N3 INT_R_X23Y13/INT_R.EL1END3->>IMUX29 INT_R_X23Y13/INT_R.LOGIC_OUTS12->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][1][1]_i_13_n_0 - 
wires: CLBLL_R_X23Y13/CLBLL_IMUX35 CLBLL_R_X23Y13/CLBLL_LL_C6 CLBLL_R_X23Y13/CLBLL_WW2A0 CLBLM_L_X24Y13/CLBLM_LOGIC_OUTS8 CLBLM_L_X24Y13/CLBLM_L_A CLBLM_L_X24Y13/CLBLM_WW2A0 INT_L_X22Y13/ER1BEG1 INT_L_X22Y13/WW2END0 INT_L_X24Y13/LOGIC_OUTS_L8 INT_L_X24Y13/WW2BEG0 INT_R_X23Y13/ER1END1 INT_R_X23Y13/IMUX35 INT_R_X23Y13/WW2A0 VBRK_X60Y14/VBRK_WW2A0 
pips: CLBLL_R_X23Y13/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLM_L_X24Y13/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X22Y13/INT_L.WW2END0->>ER1BEG1 INT_L_X24Y13/INT_L.LOGIC_OUTS_L8->>WW2BEG0 INT_R_X23Y13/INT_R.ER1END1->>IMUX35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][1][1]_i_14_n_0 - 
wires: CLBLL_R_X21Y11/CLBLL_IMUX25 CLBLL_R_X21Y11/CLBLL_L_B5 CLBLL_R_X21Y13/CLBLL_LOGIC_OUTS8 CLBLL_R_X21Y13/CLBLL_L_A INT_R_X21Y11/IMUX25 INT_R_X21Y11/SS2END0 INT_R_X21Y12/SS2A0 INT_R_X21Y13/LOGIC_OUTS8 INT_R_X21Y13/SS2BEG0 
pips: CLBLL_R_X21Y11/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X21Y13/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 INT_R_X21Y11/INT_R.SS2END0->>IMUX25 INT_R_X21Y13/INT_R.LOGIC_OUTS8->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][1][2]_i_12_n_0 - 
wires: CLBLL_R_X21Y10/CLBLL_IMUX39 CLBLL_R_X21Y10/CLBLL_L_D3 CLBLL_R_X21Y10/CLBLL_WL1END3 CLBLL_R_X21Y11/CLBLL_SE2A0 CLBLL_R_X21Y12/CLBLL_LOGIC_OUTS8 CLBLL_R_X21Y12/CLBLL_L_A CLBLL_R_X21Y9/CLBLL_IMUX39 CLBLL_R_X21Y9/CLBLL_L_D3 CLBLL_R_X21Y9/CLBLL_WL1END3 CLBLM_L_X22Y10/CLBLM_WL1END3 CLBLM_L_X22Y11/CLBLM_SE2A0 CLBLM_L_X22Y9/CLBLM_WL1END3 INT_L_X22Y10/SL1END0 INT_L_X22Y10/WL1BEG3 INT_L_X22Y10/WL1BEG_N3 INT_L_X22Y11/SE2END0 INT_L_X22Y11/SL1BEG0 INT_L_X22Y11/WL1BEG_N3 INT_L_X22Y9/WL1BEG3 INT_R_X21Y10/IMUX39 INT_R_X21Y10/WL1END3 INT_R_X21Y10/WL1END_N1_3 INT_R_X21Y11/SE2A0 INT_R_X21Y11/WL1END_N1_3 INT_R_X21Y12/LOGIC_OUTS8 INT_R_X21Y12/SE2BEG0 INT_R_X21Y9/IMUX39 INT_R_X21Y9/WL1END3 
pips: CLBLL_R_X21Y10/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_R_X21Y12/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLL_R_X21Y9/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 INT_L_X22Y10/INT_L.SL1END0->>WL1BEG_N3 INT_L_X22Y11/INT_L.SE2END0->>SL1BEG0 INT_L_X22Y11/INT_L.SE2END0->>WL1BEG_N3 INT_R_X21Y10/INT_R.WL1END3->>IMUX39 INT_R_X21Y12/INT_R.LOGIC_OUTS8->>SE2BEG0 INT_R_X21Y9/INT_R.WL1END3->>IMUX39 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[irl][1][1]_i_7_n_0 - 
wires: CLBLL_R_X21Y10/CLBLL_IMUX36 CLBLL_R_X21Y10/CLBLL_L_D2 CLBLL_R_X21Y9/CLBLL_SW4END2 CLBLL_R_X23Y13/CLBLL_LL_C CLBLL_R_X23Y13/CLBLL_LOGIC_OUTS14 CLBLM_L_X22Y9/CLBLM_SW4END2 INT_L_X22Y10/SW6D2 INT_L_X22Y11/SW6C2 INT_L_X22Y12/SW6B2 INT_L_X22Y13/SW6A2 INT_L_X22Y9/SW6E2 INT_R_X21Y10/IMUX36 INT_R_X21Y10/NL1END2 INT_R_X21Y9/NL1BEG2 INT_R_X21Y9/SW6END2 INT_R_X23Y13/LOGIC_OUTS14 INT_R_X23Y13/SW6BEG2 
pips: CLBLL_R_X21Y10/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_R_X23Y13/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_R_X21Y10/INT_R.NL1END2->>IMUX36 INT_R_X21Y9/INT_R.SW6END2->>NL1BEG2 INT_R_X23Y13/INT_R.LOGIC_OUTS14->>SW6BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][1][3]_i_2_n_0 - 
wires: CLBLL_R_X21Y10/CLBLL_IMUX37 CLBLL_R_X21Y10/CLBLL_L_D4 CLBLL_R_X21Y10/CLBLL_SW2A2 CLBLL_R_X21Y9/CLBLL_IMUX46 CLBLL_R_X21Y9/CLBLL_L_D5 CLBLL_R_X21Y9/CLBLL_SW2A3 CLBLM_L_X22Y10/CLBLM_SW2A2 CLBLM_L_X22Y11/CLBLM_LOGIC_OUTS14 CLBLM_L_X22Y11/CLBLM_M_C CLBLM_L_X22Y9/CLBLM_IMUX23 CLBLM_L_X22Y9/CLBLM_IMUX39 CLBLM_L_X22Y9/CLBLM_L_C3 CLBLM_L_X22Y9/CLBLM_L_D3 CLBLM_L_X22Y9/CLBLM_SW2A3 INT_L_X22Y10/SL1BEG3 INT_L_X22Y10/SR1END3 INT_L_X22Y10/SW2A2 INT_L_X22Y10/SW2BEG3 INT_L_X22Y11/LOGIC_OUTS_L14 INT_L_X22Y11/SR1BEG3 INT_L_X22Y11/SR1END_N3_3 INT_L_X22Y11/SW2BEG2 INT_L_X22Y9/IMUX_L23 INT_L_X22Y9/IMUX_L39 INT_L_X22Y9/SL1END3 INT_L_X22Y9/SW2A3 INT_R_X21Y10/IMUX37 INT_R_X21Y10/SW2END2 INT_R_X21Y10/SW2END_N0_3 INT_R_X21Y9/IMUX46 INT_R_X21Y9/SW2END3 
pips: CLBLL_R_X21Y10/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_R_X21Y9/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 CLBLM_L_X22Y11/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_L_X22Y9/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X22Y9/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 INT_L_X22Y10/INT_L.SR1END3->>SL1BEG3 INT_L_X22Y10/INT_L.SR1END3->>SW2BEG3 INT_L_X22Y11/INT_L.LOGIC_OUTS_L14->>SR1BEG3 INT_L_X22Y11/INT_L.LOGIC_OUTS_L14->>SW2BEG2 INT_L_X22Y9/INT_L.SL1END3->>IMUX_L23 INT_L_X22Y9/INT_L.SL1END3->>IMUX_L39 INT_R_X21Y10/INT_R.SW2END2->>IMUX37 INT_R_X21Y9/INT_R.SW2END3->>IMUX46 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r[irl][1][1]_i_9_n_0 - 
wires: CLBLL_R_X21Y10/CLBLL_SE2A1 CLBLL_R_X21Y11/CLBLL_LOGIC_OUTS9 CLBLL_R_X21Y11/CLBLL_L_B CLBLM_L_X22Y10/CLBLM_SE2A1 CLBLM_L_X22Y9/CLBLM_IMUX11 CLBLM_L_X22Y9/CLBLM_M_A4 INT_L_X22Y10/SE2END1 INT_L_X22Y10/SL1BEG1 INT_L_X22Y9/IMUX_L11 INT_L_X22Y9/SL1END1 INT_R_X21Y10/SE2A1 INT_R_X21Y11/LOGIC_OUTS9 INT_R_X21Y11/SE2BEG1 
pips: CLBLL_R_X21Y11/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLM_L_X22Y9/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 INT_L_X22Y10/INT_L.SE2END1->>SL1BEG1 INT_L_X22Y9/INT_L.SL1END1->>IMUX_L11 INT_R_X21Y11/INT_R.LOGIC_OUTS9->>SE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][1][2]_i_2_n_0 - 
wires: CLBLL_R_X23Y13/CLBLL_IMUX22 CLBLL_R_X23Y13/CLBLL_LL_C3 CLBLL_R_X23Y13/CLBLL_SW4A2 CLBLL_R_X23Y13/CLBLL_WR1END3 CLBLM_L_X22Y9/CLBLM_IMUX33 CLBLM_L_X22Y9/CLBLM_L_C1 CLBLM_L_X24Y13/CLBLM_LOGIC_OUTS10 CLBLM_L_X24Y13/CLBLM_L_C CLBLM_L_X24Y13/CLBLM_SW4A2 CLBLM_L_X24Y13/CLBLM_WR1END3 INT_L_X22Y8/BYP_ALT7 INT_L_X22Y8/BYP_BOUNCE7 INT_L_X22Y8/SR1END3 INT_L_X22Y9/BYP_BOUNCE_N3_7 INT_L_X22Y9/IMUX_L33 INT_L_X22Y9/SR1BEG3 INT_L_X22Y9/SR1END_N3_3 INT_L_X22Y9/SW6END2 INT_L_X24Y13/LOGIC_OUTS_L10 INT_L_X24Y13/SW6BEG2 INT_L_X24Y13/WR1BEG3 INT_R_X23Y10/SW6D2 INT_R_X23Y11/SW6C2 INT_R_X23Y12/SW6B2 INT_R_X23Y13/IMUX22 INT_R_X23Y13/SW6A2 INT_R_X23Y13/WR1END3 INT_R_X23Y9/SW6E2 VBRK_X60Y14/VBRK_SW4A2 VBRK_X60Y14/VBRK_WR1END3 
pips: CLBLL_R_X23Y13/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLM_L_X22Y9/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X24Y13/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X22Y8/INT_L.BYP_ALT7->>BYP_BOUNCE7 INT_L_X22Y8/INT_L.SR1END3->>BYP_ALT7 INT_L_X22Y9/INT_L.BYP_BOUNCE_N3_7->>IMUX_L33 INT_L_X22Y9/INT_L.SW6END2->>SR1BEG3 INT_L_X24Y13/INT_L.LOGIC_OUTS_L10->>SW6BEG2 INT_L_X24Y13/INT_L.LOGIC_OUTS_L10->>WR1BEG3 INT_R_X23Y13/INT_R.WR1END3->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[irl][1][2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][1][2]_i_4_n_0 - 
wires: CLBLL_R_X23Y9/CLBLL_WW2A2 CLBLM_L_X22Y9/CLBLM_IMUX30 CLBLM_L_X22Y9/CLBLM_L_C5 CLBLM_L_X24Y11/CLBLM_LOGIC_OUTS14 CLBLM_L_X24Y11/CLBLM_M_C CLBLM_L_X24Y9/CLBLM_WW2A2 INT_L_X22Y9/IMUX_L30 INT_L_X22Y9/WW2END2 INT_L_X24Y10/SS2A2 INT_L_X24Y11/LOGIC_OUTS_L14 INT_L_X24Y11/SS2BEG2 INT_L_X24Y9/SS2END2 INT_L_X24Y9/WW2BEG2 INT_R_X23Y9/WW2A2 VBRK_X60Y10/VBRK_WW2A2 
pips: CLBLM_L_X22Y9/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X24Y11/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X22Y9/INT_L.WW2END2->>IMUX_L30 INT_L_X24Y11/INT_L.LOGIC_OUTS_L14->>SS2BEG2 INT_L_X24Y9/INT_L.SS2END2->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][1][2]_i_10_n_0 - 
wires: CLBLL_R_X19Y11/CLBLL_IMUX16 CLBLL_R_X19Y11/CLBLL_L_B3 CLBLL_R_X19Y11/CLBLL_NW2A0 CLBLL_R_X19Y8/CLBLL_LOGIC_OUTS9 CLBLL_R_X19Y8/CLBLL_L_B CLBLL_R_X19Y9/CLBLL_NE2A1 CLBLL_R_X21Y9/CLBLL_IMUX37 CLBLL_R_X21Y9/CLBLL_L_D4 CLBLM_L_X20Y11/CLBLM_NW2A0 CLBLM_L_X20Y9/CLBLM_NE2A1 INT_L_X20Y10/EL1BEG_N3 INT_L_X20Y10/NL1END0 INT_L_X20Y10/NW2BEG0 INT_L_X20Y11/NW2A0 INT_L_X20Y9/EL1BEG3 INT_L_X20Y9/NE2END1 INT_L_X20Y9/NL1BEG0 INT_L_X20Y9/NL1END_S3_0 INT_R_X19Y10/NW2END_S0_0 INT_R_X19Y11/IMUX16 INT_R_X19Y11/NW2END0 INT_R_X19Y8/LOGIC_OUTS9 INT_R_X19Y8/NE2BEG1 INT_R_X19Y9/NE2A1 INT_R_X21Y9/EL1END3 INT_R_X21Y9/IMUX37 
pips: CLBLL_R_X19Y11/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X19Y8/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLL_R_X21Y9/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 INT_L_X20Y10/INT_L.NL1END0->>EL1BEG_N3 INT_L_X20Y10/INT_L.NL1END0->>NW2BEG0 INT_L_X20Y9/INT_L.NE2END1->>NL1BEG0 INT_R_X19Y11/INT_R.NW2END0->>IMUX16 INT_R_X19Y8/INT_R.LOGIC_OUTS9->>NE2BEG1 INT_R_X21Y9/INT_R.EL1END3->>IMUX37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[irl][1][2]_i_16_n_0 - 
wires: CLBLM_L_X24Y11/CLBLM_IMUX29 CLBLM_L_X24Y11/CLBLM_LOGIC_OUTS12 CLBLM_L_X24Y11/CLBLM_M_A CLBLM_L_X24Y11/CLBLM_M_C2 INT_L_X24Y11/IMUX_L29 INT_L_X24Y11/LOGIC_OUTS_L12 INT_L_X24Y11/NL1BEG_N3 
pips: CLBLM_L_X24Y11/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X24Y11/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X24Y11/INT_L.LOGIC_OUTS_L12->>NL1BEG_N3 INT_L_X24Y11/INT_L.NL1BEG_N3->>IMUX_L29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][1][2]_i_19_n_0 - 
wires: CLBLL_R_X23Y9/CLBLL_NW2A3 CLBLM_L_X22Y9/CLBLM_IMUX35 CLBLM_L_X22Y9/CLBLM_M_C6 CLBLM_L_X24Y8/CLBLM_LOGIC_OUTS21 CLBLM_L_X24Y8/CLBLM_M_BMUX CLBLM_L_X24Y9/CLBLM_NW2A3 INT_L_X22Y9/IMUX_L35 INT_L_X22Y9/WL1END1 INT_L_X24Y8/LOGIC_OUTS_L21 INT_L_X24Y8/NW2BEG3 INT_L_X24Y9/NW2A3 INT_R_X23Y9/NW2END3 INT_R_X23Y9/WL1BEG1 VBRK_X60Y10/VBRK_NW2A3 
pips: CLBLM_L_X22Y9/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X24Y8/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X22Y9/INT_L.WL1END1->>IMUX_L35 INT_L_X24Y8/INT_L.LOGIC_OUTS_L21->>NW2BEG3 INT_R_X23Y9/INT_R.NW2END3->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][1][2]_i_6_n_0 - 
wires: CLBLL_R_X25Y12/CLBLL_NW4A2 CLBLM_L_X24Y13/CLBLM_IMUX21 CLBLM_L_X24Y13/CLBLM_L_C4 CLBLM_L_X26Y12/CLBLM_LOGIC_OUTS14 CLBLM_L_X26Y12/CLBLM_M_C CLBLM_L_X26Y12/CLBLM_NW4A2 INT_L_X24Y13/IMUX_L21 INT_L_X24Y13/SS2END2 INT_L_X24Y14/SS2A2 INT_L_X24Y15/SR1END2 INT_L_X24Y15/SS2BEG2 INT_L_X24Y16/NW6END2 INT_L_X24Y16/SR1BEG2 INT_L_X26Y12/LOGIC_OUTS_L14 INT_L_X26Y12/NW6BEG2 INT_R_X25Y12/NW6A2 INT_R_X25Y13/NW6B2 INT_R_X25Y14/NW6C2 INT_R_X25Y15/NW6D2 INT_R_X25Y16/NW6E2 
pips: CLBLM_L_X24Y13/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X26Y12/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X24Y13/INT_L.SS2END2->>IMUX_L21 INT_L_X24Y15/INT_L.SR1END2->>SS2BEG2 INT_L_X24Y16/INT_L.NW6END2->>SR1BEG2 INT_L_X26Y12/INT_L.LOGIC_OUTS_L14->>NW6BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][1][3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][1][3]_i_21_n_0 - 
wires: CLBLM_L_X24Y11/CLBLM_IMUX44 CLBLM_L_X24Y11/CLBLM_LOGIC_OUTS20 CLBLM_L_X24Y11/CLBLM_M_AMUX CLBLM_L_X24Y11/CLBLM_M_D4 INT_L_X24Y11/IMUX_L44 INT_L_X24Y11/LOGIC_OUTS_L20 
pips: CLBLM_L_X24Y11/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X24Y11/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X24Y11/INT_L.LOGIC_OUTS_L20->>IMUX_L44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][2][0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][2][1]_i_6_n_0 - 
wires: CLBLL_R_X21Y9/CLBLL_IMUX25 CLBLL_R_X21Y9/CLBLL_IMUX9 CLBLL_R_X21Y9/CLBLL_L_A5 CLBLL_R_X21Y9/CLBLL_L_B5 CLBLL_R_X21Y9/CLBLL_WW2END3 CLBLL_R_X23Y9/CLBLL_LL_D CLBLL_R_X23Y9/CLBLL_LOGIC_OUTS15 CLBLM_L_X22Y9/CLBLM_WW2END3 INT_L_X22Y9/WW2A3 INT_R_X21Y10/WW2END_N0_3 INT_R_X21Y9/IMUX25 INT_R_X21Y9/IMUX9 INT_R_X21Y9/SR1BEG_S0 INT_R_X21Y9/WW2END3 INT_R_X23Y9/LOGIC_OUTS15 INT_R_X23Y9/WW2BEG3 
pips: CLBLL_R_X21Y9/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X21Y9/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X23Y9/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_R_X21Y9/INT_R.SR1BEG_S0->>IMUX25 INT_R_X21Y9/INT_R.SR1BEG_S0->>IMUX9 INT_R_X21Y9/INT_R.WW2END3->>SR1BEG_S0 INT_R_X23Y9/INT_R.LOGIC_OUTS15->>WW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[irl][2][1]_i_7_n_0 - 
wires: CLBLL_R_X21Y6/CLBLL_LOGIC_OUTS17 CLBLL_R_X21Y6/CLBLL_L_BMUX CLBLL_R_X21Y7/CLBLL_IMUX46 CLBLL_R_X21Y7/CLBLL_L_D5 CLBLL_R_X21Y9/CLBLL_IMUX14 CLBLL_R_X21Y9/CLBLL_IMUX6 CLBLL_R_X21Y9/CLBLL_L_A1 CLBLL_R_X21Y9/CLBLL_L_B1 INT_R_X21Y6/LOGIC_OUTS17 INT_R_X21Y6/NR1BEG3 INT_R_X21Y7/IMUX46 INT_R_X21Y7/NN2BEG3 INT_R_X21Y7/NR1END3 INT_R_X21Y8/NN2A3 INT_R_X21Y9/IMUX14 INT_R_X21Y9/IMUX6 INT_R_X21Y9/NN2END3 
pips: CLBLL_R_X21Y6/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLL_R_X21Y7/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_R_X21Y9/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X21Y9/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 INT_R_X21Y6/INT_R.LOGIC_OUTS17->>NR1BEG3 INT_R_X21Y7/INT_R.NR1END3->>IMUX46 INT_R_X21Y7/INT_R.NR1END3->>NN2BEG3 INT_R_X21Y9/INT_R.NN2END3->>IMUX14 INT_R_X21Y9/INT_R.NN2END3->>IMUX6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[irl][2][0]_i_2_n_0 - 
wires: CLBLL_R_X21Y13/CLBLL_SW4A1 CLBLL_R_X21Y9/CLBLL_IMUX3 CLBLL_R_X21Y9/CLBLL_L_A2 CLBLM_L_X22Y13/CLBLM_LOGIC_OUTS13 CLBLM_L_X22Y13/CLBLM_M_B CLBLM_L_X22Y13/CLBLM_SW4A1 INT_L_X20Y9/ER1BEG2 INT_L_X20Y9/SW6END1 INT_L_X22Y13/LOGIC_OUTS_L13 INT_L_X22Y13/SW6BEG1 INT_R_X21Y10/SW6D1 INT_R_X21Y11/SW6C1 INT_R_X21Y12/SW6B1 INT_R_X21Y13/SW6A1 INT_R_X21Y9/ER1END2 INT_R_X21Y9/FAN_ALT5 INT_R_X21Y9/FAN_BOUNCE5 INT_R_X21Y9/IMUX3 INT_R_X21Y9/SW6E1 
pips: CLBLL_R_X21Y9/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLM_L_X22Y13/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X20Y9/INT_L.SW6END1->>ER1BEG2 INT_L_X22Y13/INT_L.LOGIC_OUTS_L13->>SW6BEG1 INT_R_X21Y9/INT_R.ER1END2->>FAN_ALT5 INT_R_X21Y9/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X21Y9/INT_R.FAN_BOUNCE5->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][2][0]_i_3_n_0 - 
wires: CLBLL_R_X21Y9/CLBLL_IMUX0 CLBLL_R_X21Y9/CLBLL_LL_C CLBLL_R_X21Y9/CLBLL_LL_CMUX CLBLL_R_X21Y9/CLBLL_LOGIC_OUTS22 CLBLL_R_X21Y9/CLBLL_L_A3 INT_R_X21Y9/IMUX0 INT_R_X21Y9/LOGIC_OUTS22 
pips: CLBLL_R_X21Y9/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X21Y9/CLBLL_R.CLBLL_LL_C->>CLBLL_LL_CMUX CLBLL_R_X21Y9/CLBLL_R.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 INT_R_X21Y9/INT_R.LOGIC_OUTS22->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][2][3]_i_4_n_0 - 
wires: CLBLL_R_X21Y10/CLBLL_IMUX0 CLBLL_R_X21Y10/CLBLL_L_A3 CLBLL_R_X21Y9/CLBLL_IMUX10 CLBLL_R_X21Y9/CLBLL_IMUX34 CLBLL_R_X21Y9/CLBLL_L_A4 CLBLL_R_X21Y9/CLBLL_L_C6 CLBLM_L_X20Y9/CLBLM_LOGIC_OUTS16 CLBLM_L_X20Y9/CLBLM_LOGIC_OUTS8 CLBLM_L_X20Y9/CLBLM_L_A CLBLM_L_X20Y9/CLBLM_L_AMUX INT_L_X20Y10/NE2A0 INT_L_X20Y9/EL1BEG1 INT_L_X20Y9/LOGIC_OUTS_L16 INT_L_X20Y9/LOGIC_OUTS_L8 INT_L_X20Y9/NE2BEG0 INT_R_X21Y10/IMUX0 INT_R_X21Y10/NE2END0 INT_R_X21Y9/EL1END1 INT_R_X21Y9/IMUX10 INT_R_X21Y9/IMUX34 INT_R_X21Y9/NE2END_S3_0 
pips: CLBLL_R_X21Y10/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X21Y9/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X21Y9/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLM_L_X20Y9/CLBLM_L.CLBLM_L_A->>CLBLM_L_AMUX CLBLM_L_X20Y9/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_L_X20Y9/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X20Y9/INT_L.LOGIC_OUTS_L16->>EL1BEG1 INT_L_X20Y9/INT_L.LOGIC_OUTS_L8->>NE2BEG0 INT_R_X21Y10/INT_R.NE2END0->>IMUX0 INT_R_X21Y9/INT_R.EL1END1->>IMUX10 INT_R_X21Y9/INT_R.EL1END1->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[irl][2][0]_i_4_n_0 - 
wires: CLBLL_R_X21Y10/CLBLL_WR1END0 CLBLL_R_X21Y9/CLBLL_IMUX5 CLBLL_R_X21Y9/CLBLL_L_A6 CLBLM_L_X22Y10/CLBLM_WR1END0 CLBLM_L_X22Y9/CLBLM_LOGIC_OUTS15 CLBLM_L_X22Y9/CLBLM_M_D INT_L_X22Y10/WR1BEG0 INT_L_X22Y9/LOGIC_OUTS_L15 INT_L_X22Y9/WR1BEG_S0 INT_R_X21Y10/FAN_ALT4 INT_R_X21Y10/FAN_BOUNCE4 INT_R_X21Y10/WR1END0 INT_R_X21Y9/FAN_BOUNCE_S3_4 INT_R_X21Y9/IMUX5 INT_R_X21Y9/WR1END_S1_0 
pips: CLBLL_R_X21Y9/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLM_L_X22Y9/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X22Y9/INT_L.LOGIC_OUTS_L15->>WR1BEG_S0 INT_R_X21Y10/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X21Y10/INT_R.WR1END0->>FAN_ALT4 INT_R_X21Y9/INT_R.FAN_BOUNCE_S3_4->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][2][0]_i_10_n_0 - 
wires: CLBLL_R_X23Y13/CLBLL_IMUX12 CLBLL_R_X23Y13/CLBLL_LL_AMUX CLBLL_R_X23Y13/CLBLL_LL_B6 CLBLL_R_X23Y13/CLBLL_LOGIC_OUTS20 INT_R_X23Y13/IMUX12 INT_R_X23Y13/LOGIC_OUTS20 
pips: CLBLL_R_X23Y13/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X23Y13/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_R_X23Y13/INT_R.LOGIC_OUTS20->>IMUX12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][2][0]_i_11_n_0 - 
wires: CLBLL_R_X21Y13/CLBLL_IMUX27 CLBLL_R_X21Y13/CLBLL_LL_B4 CLBLL_R_X21Y13/CLBLL_WW4C1 CLBLL_R_X23Y13/CLBLL_WW4A1 CLBLM_L_X22Y13/CLBLM_WW4C1 CLBLM_L_X24Y13/CLBLM_LOGIC_OUTS9 CLBLM_L_X24Y13/CLBLM_L_B CLBLM_L_X24Y13/CLBLM_WW4A1 INT_L_X20Y13/ER1BEG1 INT_L_X20Y13/WW4END1 INT_L_X22Y13/WW4B1 INT_L_X24Y13/LOGIC_OUTS_L9 INT_L_X24Y13/WW4BEG1 INT_R_X21Y13/ER1END1 INT_R_X21Y13/IMUX27 INT_R_X21Y13/WW4C1 INT_R_X23Y13/WW4A1 VBRK_X60Y14/VBRK_WW4A1 
pips: CLBLL_R_X21Y13/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLM_L_X24Y13/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X20Y13/INT_L.WW4END1->>ER1BEG1 INT_L_X24Y13/INT_L.LOGIC_OUTS_L9->>WW4BEG1 INT_R_X21Y13/INT_R.ER1END1->>IMUX27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][2][2]_i_9_n_0 - 
wires: CLBLL_R_X25Y13/CLBLL_LL_AMUX CLBLL_R_X25Y13/CLBLL_LOGIC_OUTS20 CLBLM_L_X24Y13/CLBLM_IMUX19 CLBLM_L_X24Y13/CLBLM_IMUX35 CLBLM_L_X24Y13/CLBLM_IMUX43 CLBLM_L_X24Y13/CLBLM_L_B2 CLBLM_L_X24Y13/CLBLM_M_C6 CLBLM_L_X24Y13/CLBLM_M_D6 INT_L_X24Y13/IMUX_L19 INT_L_X24Y13/IMUX_L35 INT_L_X24Y13/IMUX_L43 INT_L_X24Y13/WL1END1 INT_R_X25Y13/LOGIC_OUTS20 INT_R_X25Y13/WL1BEG1 
pips: CLBLL_R_X25Y13/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLM_L_X24Y13/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X24Y13/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X24Y13/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X24Y13/INT_L.WL1END1->>IMUX_L19 INT_L_X24Y13/INT_L.WL1END1->>IMUX_L35 INT_L_X24Y13/INT_L.WL1END1->>IMUX_L43 INT_R_X25Y13/INT_R.LOGIC_OUTS20->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[irl][2][3]_i_17_n_0 - 
wires: CLBLL_R_X23Y13/CLBLL_ER1BEG1 CLBLL_R_X23Y13/CLBLL_LOGIC_OUTS8 CLBLL_R_X23Y13/CLBLL_L_A CLBLL_R_X23Y14/CLBLL_NE2A0 CLBLL_R_X25Y11/CLBLL_SE2A1 CLBLM_L_X24Y13/CLBLM_ER1BEG1 CLBLM_L_X24Y13/CLBLM_IMUX26 CLBLM_L_X24Y13/CLBLM_IMUX31 CLBLM_L_X24Y13/CLBLM_L_B4 CLBLM_L_X24Y13/CLBLM_M_C5 CLBLM_L_X24Y14/CLBLM_NE2A0 CLBLM_L_X26Y11/CLBLM_IMUX26 CLBLM_L_X26Y11/CLBLM_L_B4 CLBLM_L_X26Y11/CLBLM_SE2A1 INT_L_X24Y12/SE2A1 INT_L_X24Y13/ER1END1 INT_L_X24Y13/IMUX_L26 INT_L_X24Y13/IMUX_L31 INT_L_X24Y13/NE2END_S3_0 INT_L_X24Y13/SE2BEG1 INT_L_X24Y14/NE2END0 INT_L_X26Y11/IMUX_L26 INT_L_X26Y11/SE2END1 INT_R_X23Y13/ER1BEG1 INT_R_X23Y13/LOGIC_OUTS8 INT_R_X23Y13/NE2BEG0 INT_R_X23Y14/NE2A0 INT_R_X25Y11/SE2A1 INT_R_X25Y12/SE2BEG1 INT_R_X25Y12/SE2END1 VBRK_X60Y14/VBRK_ER1BEG1 VBRK_X60Y15/VBRK_NE2A0 
pips: CLBLL_R_X23Y13/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLM_L_X24Y13/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X24Y13/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X26Y11/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 INT_L_X24Y13/INT_L.ER1END1->>IMUX_L26 INT_L_X24Y13/INT_L.ER1END1->>SE2BEG1 INT_L_X24Y13/INT_L.NE2END_S3_0->>IMUX_L31 INT_L_X26Y11/INT_L.SE2END1->>IMUX_L26 INT_R_X23Y13/INT_R.LOGIC_OUTS8->>ER1BEG1 INT_R_X23Y13/INT_R.LOGIC_OUTS8->>NE2BEG0 INT_R_X25Y12/INT_R.SE2END1->>SE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[irl][2][0]_i_13_n_0 - 
wires: CLBLL_R_X23Y13/CLBLL_SE2A2 CLBLL_R_X23Y14/CLBLL_SW2A2 CLBLL_R_X25Y11/CLBLL_NW4A3 CLBLM_L_X24Y13/CLBLM_IMUX13 CLBLM_L_X24Y13/CLBLM_IMUX28 CLBLM_L_X24Y13/CLBLM_L_B6 CLBLM_L_X24Y13/CLBLM_M_C4 CLBLM_L_X24Y13/CLBLM_SE2A2 CLBLM_L_X24Y14/CLBLM_SW2A2 CLBLM_L_X26Y11/CLBLM_LOGIC_OUTS17 CLBLM_L_X26Y11/CLBLM_L_BMUX CLBLM_L_X26Y11/CLBLM_NW4A3 INT_L_X24Y13/IMUX_L13 INT_L_X24Y13/IMUX_L28 INT_L_X24Y13/SE2END2 INT_L_X24Y14/SW2A2 INT_L_X24Y15/NW6END3 INT_L_X24Y15/SW2BEG2 INT_L_X26Y11/LOGIC_OUTS_L17 INT_L_X26Y11/NW6BEG3 INT_R_X23Y13/SE2A2 INT_R_X23Y14/SE2BEG2 INT_R_X23Y14/SW2END2 INT_R_X25Y11/NW6A3 INT_R_X25Y12/NW6B3 INT_R_X25Y13/NW6C3 INT_R_X25Y14/NW6D3 INT_R_X25Y15/NW6E3 VBRK_X60Y14/VBRK_SE2A2 VBRK_X60Y15/VBRK_SW2A2 
pips: CLBLM_L_X24Y13/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X24Y13/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X26Y11/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X24Y13/INT_L.SE2END2->>IMUX_L13 INT_L_X24Y13/INT_L.SE2END2->>IMUX_L28 INT_L_X24Y15/INT_L.NW6END3->>SW2BEG2 INT_L_X26Y11/INT_L.LOGIC_OUTS_L17->>NW6BEG3 INT_R_X23Y14/INT_R.SW2END2->>SE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[irl][2][2]_i_8_n_0 - 
wires: CLBLL_R_X23Y13/CLBLL_EL1BEG0 CLBLL_R_X23Y13/CLBLL_NW4END1 CLBLL_R_X25Y11/CLBLL_IMUX1 CLBLL_R_X25Y11/CLBLL_LL_A3 CLBLL_R_X25Y13/CLBLL_LL_D CLBLL_R_X25Y13/CLBLL_LOGIC_OUTS15 CLBLM_L_X24Y13/CLBLM_EL1BEG0 CLBLM_L_X24Y13/CLBLM_IMUX16 CLBLM_L_X24Y13/CLBLM_IMUX29 CLBLM_L_X24Y13/CLBLM_IMUX44 CLBLM_L_X24Y13/CLBLM_L_B3 CLBLM_L_X24Y13/CLBLM_M_C2 CLBLM_L_X24Y13/CLBLM_M_D4 CLBLM_L_X24Y13/CLBLM_NW4END1 INT_L_X24Y10/NW6B1 INT_L_X24Y11/NW6C1 INT_L_X24Y12/EL1END_S3_0 INT_L_X24Y12/NW6D1 INT_L_X24Y13/EL1END0 INT_L_X24Y13/IMUX_L16 INT_L_X24Y13/IMUX_L29 INT_L_X24Y13/IMUX_L44 INT_L_X24Y13/NW6E1 INT_L_X24Y13/WL1END2 INT_L_X24Y9/NW6A1 INT_R_X23Y13/EL1BEG0 INT_R_X23Y13/NW6END1 INT_R_X25Y10/SS2A0 INT_R_X25Y11/IMUX1 INT_R_X25Y11/SS2BEG0 INT_R_X25Y11/SS2END0 INT_R_X25Y12/SS2A0 INT_R_X25Y13/LOGIC_OUTS15 INT_R_X25Y13/SR1BEG_S0 INT_R_X25Y13/SS2BEG0 INT_R_X25Y13/WL1BEG2 INT_R_X25Y9/NW6BEG1 INT_R_X25Y9/SS2END0 VBRK_X60Y14/VBRK_EL1BEG0 VBRK_X60Y14/VBRK_NW4END1 
pips: CLBLL_R_X25Y11/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X25Y13/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 CLBLM_L_X24Y13/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X24Y13/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X24Y13/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X24Y13/INT_L.EL1END0->>IMUX_L16 INT_L_X24Y13/INT_L.WL1END2->>IMUX_L29 INT_L_X24Y13/INT_L.WL1END2->>IMUX_L44 INT_R_X23Y13/INT_R.NW6END1->>EL1BEG0 INT_R_X25Y11/INT_R.SS2END0->>IMUX1 INT_R_X25Y11/INT_R.SS2END0->>SS2BEG0 INT_R_X25Y13/INT_R.LOGIC_OUTS15->>SR1BEG_S0 INT_R_X25Y13/INT_R.LOGIC_OUTS15->>WL1BEG2 INT_R_X25Y13/INT_R.SR1BEG_S0->>SS2BEG0 INT_R_X25Y9/INT_R.SS2END0->>NW6BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r[irl][2][2]_i_7_n_0 - 
wires: CLBLL_R_X25Y11/CLBLL_LL_AMUX CLBLL_R_X25Y11/CLBLL_LOGIC_OUTS20 CLBLM_L_X24Y13/CLBLM_IMUX14 CLBLM_L_X24Y13/CLBLM_IMUX22 CLBLM_L_X24Y13/CLBLM_IMUX38 CLBLM_L_X24Y13/CLBLM_L_B1 CLBLM_L_X24Y13/CLBLM_M_C3 CLBLM_L_X24Y13/CLBLM_M_D3 INT_L_X24Y13/IMUX_L14 INT_L_X24Y13/IMUX_L22 INT_L_X24Y13/IMUX_L38 INT_L_X24Y13/WR1END3 INT_R_X25Y11/LOGIC_OUTS20 INT_R_X25Y11/NN2BEG2 INT_R_X25Y12/NN2A2 INT_R_X25Y13/NN2END2 INT_R_X25Y13/WR1BEG3 
pips: CLBLL_R_X25Y11/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLM_L_X24Y13/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X24Y13/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X24Y13/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X24Y13/INT_L.WR1END3->>IMUX_L14 INT_L_X24Y13/INT_L.WR1END3->>IMUX_L22 INT_L_X24Y13/INT_L.WR1END3->>IMUX_L38 INT_R_X25Y11/INT_R.LOGIC_OUTS20->>NN2BEG2 INT_R_X25Y13/INT_R.NN2END2->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[irl][2][0]_i_14_n_0 - 
wires: CLBLL_R_X25Y13/CLBLL_WW2A0 CLBLM_L_X24Y13/CLBLM_IMUX25 CLBLM_L_X24Y13/CLBLM_IMUX32 CLBLM_L_X24Y13/CLBLM_L_B5 CLBLM_L_X24Y13/CLBLM_M_C1 CLBLM_L_X26Y13/CLBLM_LOGIC_OUTS8 CLBLM_L_X26Y13/CLBLM_L_A CLBLM_L_X26Y13/CLBLM_WW2A0 INT_L_X24Y12/FAN_BOUNCE_S3_2 INT_L_X24Y13/FAN_ALT2 INT_L_X24Y13/FAN_BOUNCE2 INT_L_X24Y13/IMUX_L25 INT_L_X24Y13/IMUX_L32 INT_L_X24Y13/WW2END0 INT_L_X26Y13/LOGIC_OUTS_L8 INT_L_X26Y13/WW2BEG0 INT_R_X25Y13/WW2A0 
pips: CLBLM_L_X24Y13/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X24Y13/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X26Y13/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X24Y13/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X24Y13/INT_L.FAN_BOUNCE2->>IMUX_L32 INT_L_X24Y13/INT_L.WW2END0->>FAN_ALT2 INT_L_X24Y13/INT_L.WW2END0->>IMUX_L25 INT_L_X26Y13/INT_L.LOGIC_OUTS_L8->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[irl][2][0]_i_12_n_0 - 
wires: CLBLL_R_X21Y13/CLBLL_IMUX12 CLBLL_R_X21Y13/CLBLL_LL_B6 CLBLL_R_X21Y13/CLBLL_WL1END1 CLBLL_R_X23Y13/CLBLL_WW2A2 CLBLM_L_X22Y13/CLBLM_WL1END1 CLBLM_L_X24Y13/CLBLM_LOGIC_OUTS14 CLBLM_L_X24Y13/CLBLM_M_C CLBLM_L_X24Y13/CLBLM_WW2A2 INT_L_X22Y13/WL1BEG1 INT_L_X22Y13/WW2END2 INT_L_X24Y13/LOGIC_OUTS_L14 INT_L_X24Y13/WW2BEG2 INT_R_X21Y13/IMUX12 INT_R_X21Y13/WL1END1 INT_R_X23Y13/WW2A2 VBRK_X60Y14/VBRK_WW2A2 
pips: CLBLL_R_X21Y13/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLM_L_X24Y13/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X22Y13/INT_L.WW2END2->>WL1BEG1 INT_L_X24Y13/INT_L.LOGIC_OUTS_L14->>WW2BEG2 INT_R_X21Y13/INT_R.WL1END1->>IMUX12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][2][1]_i_15_n_0 - 
wires: CLBLL_R_X21Y7/CLBLL_IMUX36 CLBLL_R_X21Y7/CLBLL_L_D2 CLBLL_R_X21Y7/CLBLL_SW2A2 CLBLL_R_X23Y7/CLBLL_LL_D CLBLL_R_X23Y7/CLBLL_LOGIC_OUTS15 CLBLL_R_X23Y9/CLBLL_IMUX38 CLBLL_R_X23Y9/CLBLL_LL_D3 CLBLM_L_X22Y13/CLBLM_IMUX17 CLBLM_L_X22Y13/CLBLM_M_B3 CLBLM_L_X22Y7/CLBLM_SW2A2 CLBLM_L_X22Y9/CLBLM_IMUX24 CLBLM_L_X22Y9/CLBLM_M_B5 INT_L_X22Y13/IMUX_L17 INT_L_X22Y13/SR1BEG_S0 INT_L_X22Y13/WR1END_S1_0 INT_L_X22Y14/WR1END0 INT_L_X22Y7/SW2A2 INT_L_X22Y8/BYP_ALT6 INT_L_X22Y8/BYP_BOUNCE6 INT_L_X22Y8/NW2END3 INT_L_X22Y8/SW2BEG2 INT_L_X22Y9/BYP_BOUNCE_N3_6 INT_L_X22Y9/IMUX_L24 INT_R_X21Y7/IMUX36 INT_R_X21Y7/SW2END2 INT_R_X23Y10/NN6C3 INT_R_X23Y11/NN6D3 INT_R_X23Y12/NN6E3 INT_R_X23Y13/NN6END3 INT_R_X23Y13/WR1BEG_S0 INT_R_X23Y14/WR1BEG0 INT_R_X23Y7/LOGIC_OUTS15 INT_R_X23Y7/NN2BEG3 INT_R_X23Y7/NN6BEG3 INT_R_X23Y7/NW2BEG3 INT_R_X23Y8/NN2A3 INT_R_X23Y8/NN6A3 INT_R_X23Y8/NW2A3 INT_R_X23Y9/IMUX38 INT_R_X23Y9/NN2END3 INT_R_X23Y9/NN6B3 
pips: CLBLL_R_X21Y7/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_R_X23Y7/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 CLBLL_R_X23Y9/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLM_L_X22Y13/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X22Y9/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 INT_L_X22Y13/INT_L.SR1BEG_S0->>IMUX_L17 INT_L_X22Y13/INT_L.WR1END_S1_0->>SR1BEG_S0 INT_L_X22Y8/INT_L.BYP_ALT6->>BYP_BOUNCE6 INT_L_X22Y8/INT_L.NW2END3->>BYP_ALT6 INT_L_X22Y8/INT_L.NW2END3->>SW2BEG2 INT_L_X22Y9/INT_L.BYP_BOUNCE_N3_6->>IMUX_L24 INT_R_X21Y7/INT_R.SW2END2->>IMUX36 INT_R_X23Y13/INT_R.NN6END3->>WR1BEG_S0 INT_R_X23Y7/INT_R.LOGIC_OUTS15->>NN2BEG3 INT_R_X23Y7/INT_R.LOGIC_OUTS15->>NN6BEG3 INT_R_X23Y7/INT_R.LOGIC_OUTS15->>NW2BEG3 INT_R_X23Y9/INT_R.NN2END3->>IMUX38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r[irl][2][2]_i_11_n_0 - 
wires: CLBLL_R_X23Y8/CLBLL_IMUX27 CLBLL_R_X23Y8/CLBLL_LL_B4 CLBLL_R_X23Y8/CLBLL_SE4C3 CLBLL_R_X23Y8/CLBLL_WL1END2 CLBLL_R_X23Y9/CLBLL_IMUX43 CLBLL_R_X23Y9/CLBLL_LL_D6 CLBLM_L_X22Y12/CLBLM_LOGIC_OUTS11 CLBLM_L_X22Y12/CLBLM_L_D CLBLM_L_X22Y13/CLBLM_IMUX27 CLBLM_L_X22Y13/CLBLM_M_B4 CLBLM_L_X24Y8/CLBLM_SE4C3 CLBLM_L_X24Y8/CLBLM_WL1END2 INT_L_X22Y12/LOGIC_OUTS_L11 INT_L_X22Y12/NL1BEG2 INT_L_X22Y12/SE6BEG3 INT_L_X22Y13/IMUX_L27 INT_L_X22Y13/NL1END2 INT_L_X24Y8/SE6END3 INT_L_X24Y8/WL1BEG2 INT_R_X23Y10/SE6C3 INT_R_X23Y11/SE6B3 INT_R_X23Y12/SE6A3 INT_R_X23Y8/FAN_ALT5 INT_R_X23Y8/FAN_BOUNCE5 INT_R_X23Y8/IMUX27 INT_R_X23Y8/NL1BEG2 INT_R_X23Y8/SE6E3 INT_R_X23Y8/WL1END2 INT_R_X23Y9/IMUX43 INT_R_X23Y9/NL1END2 INT_R_X23Y9/SE6D3 VBRK_X60Y9/VBRK_SE4C3 VBRK_X60Y9/VBRK_WL1END2 
pips: CLBLL_R_X23Y8/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X23Y9/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLM_L_X22Y12/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 CLBLM_L_X22Y13/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 INT_L_X22Y12/INT_L.LOGIC_OUTS_L11->>NL1BEG2 INT_L_X22Y12/INT_L.LOGIC_OUTS_L11->>SE6BEG3 INT_L_X22Y13/INT_L.NL1END2->>IMUX_L27 INT_L_X24Y8/INT_L.SE6END3->>WL1BEG2 INT_R_X23Y8/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X23Y8/INT_R.FAN_BOUNCE5->>IMUX27 INT_R_X23Y8/INT_R.WL1END2->>FAN_ALT5 INT_R_X23Y8/INT_R.WL1END2->>NL1BEG2 INT_R_X23Y9/INT_R.NL1END2->>IMUX43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[irl][2][0]_i_5_n_0 - 
wires: CLBLL_R_X23Y13/CLBLL_LL_B CLBLL_R_X23Y13/CLBLL_LOGIC_OUTS13 CLBLM_L_X22Y13/CLBLM_IMUX12 CLBLM_L_X22Y13/CLBLM_M_B6 INT_L_X22Y13/IMUX_L12 INT_L_X22Y13/WR1END2 INT_R_X23Y13/LOGIC_OUTS13 INT_R_X23Y13/WR1BEG2 
pips: CLBLL_R_X23Y13/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLM_L_X22Y13/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 INT_L_X22Y13/INT_L.WR1END2->>IMUX_L12 INT_R_X23Y13/INT_R.LOGIC_OUTS13->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][2][0]_i_6_n_0 - 
wires: CLBLL_R_X21Y13/CLBLL_EL1BEG1 CLBLL_R_X21Y13/CLBLL_IMUX21 CLBLL_R_X21Y13/CLBLL_L_C4 CLBLM_L_X20Y13/CLBLM_LOGIC_OUTS17 CLBLM_L_X20Y13/CLBLM_L_BMUX CLBLM_L_X22Y13/CLBLM_EL1BEG1 CLBLM_L_X22Y13/CLBLM_IMUX18 CLBLM_L_X22Y13/CLBLM_M_B2 INT_L_X20Y13/EL1BEG2 INT_L_X20Y13/LOGIC_OUTS_L17 INT_L_X22Y13/EL1END1 INT_L_X22Y13/IMUX_L18 INT_R_X21Y13/EL1BEG1 INT_R_X21Y13/EL1END2 INT_R_X21Y13/IMUX21 
pips: CLBLL_R_X21Y13/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLM_L_X20Y13/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_L_X22Y13/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 INT_L_X20Y13/INT_L.LOGIC_OUTS_L17->>EL1BEG2 INT_L_X22Y13/INT_L.EL1END1->>IMUX_L18 INT_R_X21Y13/INT_R.EL1END2->>EL1BEG1 INT_R_X21Y13/INT_R.EL1END2->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[irl][2][0]_i_7_n_0 - 
wires: CLBLL_R_X21Y13/CLBLL_EL1BEG3 CLBLL_R_X21Y14/CLBLL_LOGIC_OUTS18 CLBLL_R_X21Y14/CLBLL_L_C CLBLL_R_X21Y14/CLBLL_L_CMUX CLBLM_L_X22Y13/CLBLM_EL1BEG3 CLBLM_L_X22Y13/CLBLM_IMUX15 CLBLM_L_X22Y13/CLBLM_M_B1 INT_L_X22Y13/EL1END3 INT_L_X22Y13/IMUX_L15 INT_R_X21Y13/EL1BEG3 INT_R_X21Y14/EL1BEG_N3 INT_R_X21Y14/LOGIC_OUTS18 
pips: CLBLL_R_X21Y14/CLBLL_R.CLBLL_L_C->>CLBLL_L_CMUX CLBLL_R_X21Y14/CLBLL_R.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 CLBLM_L_X22Y13/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 INT_L_X22Y13/INT_L.EL1END3->>IMUX_L15 INT_R_X21Y14/INT_R.LOGIC_OUTS18->>EL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][2][3]_i_3_n_0 - 
wires: CLBLL_R_X21Y10/CLBLL_IMUX10 CLBLL_R_X21Y10/CLBLL_L_A4 CLBLL_R_X21Y10/CLBLL_SW2A0 CLBLM_L_X22Y10/CLBLM_SW2A0 CLBLM_L_X22Y12/CLBLM_LOGIC_OUTS18 CLBLM_L_X22Y12/CLBLM_L_CMUX CLBLM_L_X22Y13/CLBLM_IMUX24 CLBLM_L_X22Y13/CLBLM_M_B5 INT_L_X22Y10/SW2A0 INT_L_X22Y11/SL1END0 INT_L_X22Y11/SW2BEG0 INT_L_X22Y12/LOGIC_OUTS_L18 INT_L_X22Y12/NR1BEG0 INT_L_X22Y12/SL1BEG0 INT_L_X22Y13/IMUX_L24 INT_L_X22Y13/NR1END0 INT_R_X21Y10/IMUX10 INT_R_X21Y10/SW2END0 
pips: CLBLL_R_X21Y10/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLM_L_X22Y12/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 CLBLM_L_X22Y13/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 INT_L_X22Y11/INT_L.SL1END0->>SW2BEG0 INT_L_X22Y12/INT_L.LOGIC_OUTS_L18->>NR1BEG0 INT_L_X22Y12/INT_L.LOGIC_OUTS_L18->>SL1BEG0 INT_L_X22Y13/INT_L.NR1END0->>IMUX_L24 INT_R_X21Y10/INT_R.SW2END0->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[irl][2][3]_i_16_n_0 - 
wires: CLBLL_R_X19Y9/CLBLL_IMUX2 CLBLL_R_X19Y9/CLBLL_LL_A2 CLBLL_R_X19Y9/CLBLL_WL1END0 CLBLL_R_X21Y9/CLBLL_IMUX22 CLBLL_R_X21Y9/CLBLL_LL_C3 CLBLL_R_X21Y9/CLBLL_WW2END2 CLBLL_R_X23Y9/CLBLL_LL_C CLBLL_R_X23Y9/CLBLL_LOGIC_OUTS14 CLBLM_L_X20Y9/CLBLM_IMUX3 CLBLM_L_X20Y9/CLBLM_L_A2 CLBLM_L_X20Y9/CLBLM_WL1END0 CLBLM_L_X22Y9/CLBLM_WW2END2 INT_L_X20Y9/IMUX_L3 INT_L_X20Y9/WL1BEG0 INT_L_X20Y9/WL1END1 INT_L_X22Y9/WW2A2 INT_R_X19Y9/IMUX2 INT_R_X19Y9/WL1END0 INT_R_X21Y9/IMUX22 INT_R_X21Y9/WL1BEG1 INT_R_X21Y9/WW2END2 INT_R_X23Y9/LOGIC_OUTS14 INT_R_X23Y9/WW2BEG2 
pips: CLBLL_R_X19Y9/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X21Y9/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X23Y9/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLM_L_X20Y9/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 INT_L_X20Y9/INT_L.WL1END1->>IMUX_L3 INT_L_X20Y9/INT_L.WL1END1->>WL1BEG0 INT_R_X19Y9/INT_R.WL1END0->>IMUX2 INT_R_X21Y9/INT_R.WW2END2->>IMUX22 INT_R_X21Y9/INT_R.WW2END2->>WL1BEG1 INT_R_X23Y9/INT_R.LOGIC_OUTS14->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[irl][2][3]_i_12_n_0 - 
wires: CLBLL_R_X19Y9/CLBLL_IMUX4 CLBLL_R_X19Y9/CLBLL_LL_A6 CLBLL_R_X19Y9/CLBLL_WR1END2 CLBLL_R_X21Y6/CLBLL_LOGIC_OUTS9 CLBLL_R_X21Y6/CLBLL_L_B CLBLL_R_X21Y9/CLBLL_IMUX32 CLBLL_R_X21Y9/CLBLL_LL_C1 CLBLM_L_X20Y9/CLBLM_IMUX9 CLBLM_L_X20Y9/CLBLM_L_A5 CLBLM_L_X20Y9/CLBLM_WR1END2 INT_L_X20Y9/IMUX_L9 INT_L_X20Y9/NW2END1 INT_L_X20Y9/WR1BEG2 INT_R_X19Y9/IMUX4 INT_R_X19Y9/WR1END2 INT_R_X21Y6/LOGIC_OUTS9 INT_R_X21Y6/NN2BEG1 INT_R_X21Y7/NN2A1 INT_R_X21Y8/NL1BEG0 INT_R_X21Y8/NL1END_S3_0 INT_R_X21Y8/NN2END1 INT_R_X21Y8/NW2BEG1 INT_R_X21Y9/IMUX32 INT_R_X21Y9/NL1END0 INT_R_X21Y9/NW2A1 
pips: CLBLL_R_X19Y9/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_R_X21Y6/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLL_R_X21Y9/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLM_L_X20Y9/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X20Y9/INT_L.NW2END1->>IMUX_L9 INT_L_X20Y9/INT_L.NW2END1->>WR1BEG2 INT_R_X19Y9/INT_R.WR1END2->>IMUX4 INT_R_X21Y6/INT_R.LOGIC_OUTS9->>NN2BEG1 INT_R_X21Y8/INT_R.NN2END1->>NL1BEG0 INT_R_X21Y8/INT_R.NN2END1->>NW2BEG1 INT_R_X21Y9/INT_R.NL1END0->>IMUX32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[irl][2][0]_i_8_n_0 - 
wires: CLBLL_R_X21Y13/CLBLL_LL_B CLBLL_R_X21Y13/CLBLL_LOGIC_OUTS13 CLBLL_R_X21Y13/CLBLL_SE4BEG1 CLBLL_R_X21Y9/CLBLL_IMUX35 CLBLL_R_X21Y9/CLBLL_LL_C6 CLBLL_R_X21Y9/CLBLL_WR1END2 CLBLM_L_X22Y13/CLBLM_SE4BEG1 CLBLM_L_X22Y9/CLBLM_WR1END2 INT_L_X22Y10/SE6D1 INT_L_X22Y11/SE6C1 INT_L_X22Y12/SE6B1 INT_L_X22Y13/SE6A1 INT_L_X22Y9/SE6E1 INT_L_X22Y9/WL1END0 INT_L_X22Y9/WR1BEG2 INT_R_X21Y13/LOGIC_OUTS13 INT_R_X21Y13/SE6BEG1 INT_R_X21Y9/IMUX35 INT_R_X21Y9/WR1END2 INT_R_X23Y9/SE6END1 INT_R_X23Y9/WL1BEG0 
pips: CLBLL_R_X21Y13/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLL_R_X21Y9/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 INT_L_X22Y9/INT_L.WL1END0->>WR1BEG2 INT_R_X21Y13/INT_R.LOGIC_OUTS13->>SE6BEG1 INT_R_X21Y9/INT_R.WR1END2->>IMUX35 INT_R_X23Y9/INT_R.SE6END1->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][2][3]_i_14_n_0 - 
wires: CLBLL_R_X21Y12/CLBLL_IMUX33 CLBLL_R_X21Y12/CLBLL_L_C1 CLBLL_R_X21Y9/CLBLL_IMUX31 CLBLL_R_X21Y9/CLBLL_LL_C5 CLBLM_L_X20Y8/CLBLM_LOGIC_OUTS12 CLBLM_L_X20Y8/CLBLM_M_A CLBLM_L_X20Y9/CLBLM_IMUX0 CLBLM_L_X20Y9/CLBLM_L_A3 INT_L_X20Y10/NE2A3 INT_L_X20Y8/LOGIC_OUTS_L12 INT_L_X20Y8/NR1BEG0 INT_L_X20Y9/IMUX_L0 INT_L_X20Y9/NE2BEG3 INT_L_X20Y9/NL1BEG_N3 INT_L_X20Y9/NR1END0 INT_R_X21Y10/NE2END3 INT_R_X21Y10/NL1BEG2 INT_R_X21Y10/SL1BEG3 INT_R_X21Y11/NL1BEG1 INT_R_X21Y11/NL1END2 INT_R_X21Y12/IMUX33 INT_R_X21Y12/NL1END1 INT_R_X21Y9/IMUX31 INT_R_X21Y9/SL1END3 
pips: CLBLL_R_X21Y12/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X21Y9/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLM_L_X20Y8/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_L_X20Y9/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 INT_L_X20Y8/INT_L.LOGIC_OUTS_L12->>NR1BEG0 INT_L_X20Y9/INT_L.NL1BEG_N3->>NE2BEG3 INT_L_X20Y9/INT_L.NR1END0->>IMUX_L0 INT_L_X20Y9/INT_L.NR1END0->>NL1BEG_N3 INT_R_X21Y10/INT_R.NE2END3->>NL1BEG2 INT_R_X21Y10/INT_R.NE2END3->>SL1BEG3 INT_R_X21Y11/INT_R.NL1END2->>NL1BEG1 INT_R_X21Y12/INT_R.NL1END1->>IMUX33 INT_R_X21Y9/INT_R.SL1END3->>IMUX31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[irl][2][3]_i_13_n_0 - 
wires: CLBLL_R_X19Y8/CLBLL_SE2A2 CLBLL_R_X19Y8/CLBLL_WL1END1 CLBLL_R_X19Y9/CLBLL_ER1BEG3 CLBLL_R_X19Y9/CLBLL_IMUX1 CLBLL_R_X19Y9/CLBLL_LL_A3 CLBLL_R_X19Y9/CLBLL_SW4END2 CLBLL_R_X21Y13/CLBLL_LL_C CLBLL_R_X21Y13/CLBLL_LOGIC_OUTS14 CLBLL_R_X21Y9/CLBLL_IMUX28 CLBLL_R_X21Y9/CLBLL_LL_C4 CLBLM_L_X20Y8/CLBLM_IMUX12 CLBLM_L_X20Y8/CLBLM_M_B6 CLBLM_L_X20Y8/CLBLM_SE2A2 CLBLM_L_X20Y8/CLBLM_WL1END1 CLBLM_L_X20Y9/CLBLM_ER1BEG3 CLBLM_L_X20Y9/CLBLM_IMUX5 CLBLM_L_X20Y9/CLBLM_L_A6 CLBLM_L_X20Y9/CLBLM_SW4END2 INT_L_X20Y10/ER1END_N3_3 INT_L_X20Y10/SW6D2 INT_L_X20Y11/SW6C2 INT_L_X20Y12/SW6B2 INT_L_X20Y13/SW6A2 INT_L_X20Y8/IMUX_L12 INT_L_X20Y8/NE2BEG2 INT_L_X20Y8/SE2END2 INT_L_X20Y8/WL1BEG1 INT_L_X20Y9/ER1END3 INT_L_X20Y9/FAN_ALT3 INT_L_X20Y9/FAN_BOUNCE3 INT_L_X20Y9/IMUX_L5 INT_L_X20Y9/NE2A2 INT_L_X20Y9/SW6E2 INT_R_X19Y8/NL1BEG1 INT_R_X19Y8/SE2A2 INT_R_X19Y8/WL1END1 INT_R_X19Y9/ER1BEG3 INT_R_X19Y9/IMUX1 INT_R_X19Y9/NL1END1 INT_R_X19Y9/SE2BEG2 INT_R_X19Y9/SW6END2 INT_R_X21Y13/LOGIC_OUTS14 INT_R_X21Y13/SW6BEG2 INT_R_X21Y9/IMUX28 INT_R_X21Y9/NE2END2 
pips: CLBLL_R_X19Y9/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X21Y13/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLL_R_X21Y9/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLM_L_X20Y8/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X20Y9/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X20Y8/INT_L.SE2END2->>IMUX_L12 INT_L_X20Y8/INT_L.SE2END2->>NE2BEG2 INT_L_X20Y8/INT_L.SE2END2->>WL1BEG1 INT_L_X20Y9/INT_L.ER1END3->>FAN_ALT3 INT_L_X20Y9/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X20Y9/INT_L.FAN_BOUNCE3->>IMUX_L5 INT_R_X19Y8/INT_R.WL1END1->>NL1BEG1 INT_R_X19Y9/INT_R.NL1END1->>IMUX1 INT_R_X19Y9/INT_R.SW6END2->>ER1BEG3 INT_R_X19Y9/INT_R.SW6END2->>SE2BEG2 INT_R_X21Y13/INT_R.LOGIC_OUTS14->>SW6BEG2 INT_R_X21Y9/INT_R.NE2END2->>IMUX28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r[irl][2][3]_i_15_n_0 - 
wires: CLBLL_R_X19Y9/CLBLL_IMUX7 CLBLL_R_X19Y9/CLBLL_LL_A1 CLBLL_R_X19Y9/CLBLL_WW2A0 CLBLL_R_X21Y12/CLBLL_IMUX30 CLBLL_R_X21Y12/CLBLL_L_C5 CLBLL_R_X21Y8/CLBLL_WL1END1 CLBLL_R_X21Y9/CLBLL_IMUX29 CLBLL_R_X21Y9/CLBLL_LL_C2 CLBLL_R_X21Y9/CLBLL_NW2A3 CLBLL_R_X21Y9/CLBLL_WR1END0 CLBLL_R_X23Y8/CLBLL_LL_BMUX CLBLL_R_X23Y8/CLBLL_LOGIC_OUTS21 CLBLM_L_X20Y8/CLBLM_IMUX24 CLBLM_L_X20Y8/CLBLM_M_B5 CLBLM_L_X20Y9/CLBLM_IMUX10 CLBLM_L_X20Y9/CLBLM_L_A4 CLBLM_L_X20Y9/CLBLM_WW2A0 CLBLM_L_X22Y8/CLBLM_WL1END1 CLBLM_L_X22Y9/CLBLM_NW2A3 CLBLM_L_X22Y9/CLBLM_WR1END0 INT_L_X18Y10/EL1BEG_N3 INT_L_X18Y10/NL1END0 INT_L_X18Y9/EL1BEG3 INT_L_X18Y9/NL1BEG0 INT_L_X18Y9/NL1END_S3_0 INT_L_X18Y9/WW2END0 INT_L_X20Y8/IMUX_L24 INT_L_X20Y8/WL1END0 INT_L_X20Y9/IMUX_L10 INT_L_X20Y9/WR1END1 INT_L_X20Y9/WW2BEG0 INT_L_X22Y8/NW2BEG3 INT_L_X22Y8/WL1BEG1 INT_L_X22Y8/WL1END2 INT_L_X22Y8/WR1BEG_S0 INT_L_X22Y9/NW2A3 INT_L_X22Y9/WR1BEG0 INT_R_X19Y9/EL1END3 INT_R_X19Y9/IMUX7 INT_R_X19Y9/WW2A0 INT_R_X21Y10/NN2A3 INT_R_X21Y11/NN2END3 INT_R_X21Y11/NR1BEG3 INT_R_X21Y12/IMUX30 INT_R_X21Y12/NR1END3 INT_R_X21Y8/WL1BEG0 INT_R_X21Y8/WL1END1 INT_R_X21Y8/WR1END_S1_0 INT_R_X21Y9/IMUX29 INT_R_X21Y9/NN2BEG3 INT_R_X21Y9/NW2END3 INT_R_X21Y9/WR1BEG1 INT_R_X21Y9/WR1END0 INT_R_X23Y8/LOGIC_OUTS21 INT_R_X23Y8/WL1BEG2 
pips: CLBLL_R_X19Y9/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X21Y12/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X21Y9/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X23Y8/CLBLL_R.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLM_L_X20Y8/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X20Y9/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 INT_L_X18Y10/INT_L.NL1END0->>EL1BEG_N3 INT_L_X18Y9/INT_L.WW2END0->>NL1BEG0 INT_L_X20Y8/INT_L.WL1END0->>IMUX_L24 INT_L_X20Y9/INT_L.WR1END1->>IMUX_L10 INT_L_X20Y9/INT_L.WR1END1->>WW2BEG0 INT_L_X22Y8/INT_L.WL1END2->>NW2BEG3 INT_L_X22Y8/INT_L.WL1END2->>WL1BEG1 INT_L_X22Y8/INT_L.WL1END2->>WR1BEG_S0 INT_R_X19Y9/INT_R.EL1END3->>IMUX7 INT_R_X21Y11/INT_R.NN2END3->>NR1BEG3 INT_R_X21Y12/INT_R.NR1END3->>IMUX30 INT_R_X21Y8/INT_R.WL1END1->>WL1BEG0 INT_R_X21Y9/INT_R.NW2END3->>IMUX29 INT_R_X21Y9/INT_R.NW2END3->>NN2BEG3 INT_R_X21Y9/INT_R.WR1END0->>WR1BEG1 INT_R_X23Y8/INT_R.LOGIC_OUTS21->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

r[irl][2][1]_i_14_n_0 - 
wires: CLBLM_L_X22Y12/CLBLM_LOGIC_OUTS10 CLBLM_L_X22Y12/CLBLM_L_C CLBLM_L_X22Y9/CLBLM_IMUX15 CLBLM_L_X22Y9/CLBLM_IMUX47 CLBLM_L_X22Y9/CLBLM_M_B1 CLBLM_L_X22Y9/CLBLM_M_D5 INT_L_X22Y10/SR1BEG3 INT_L_X22Y10/SR1END_N3_3 INT_L_X22Y10/SS2END2 INT_L_X22Y11/SS2A2 INT_L_X22Y12/LOGIC_OUTS_L10 INT_L_X22Y12/SS2BEG2 INT_L_X22Y9/IMUX_L15 INT_L_X22Y9/IMUX_L47 INT_L_X22Y9/SR1END3 
pips: CLBLM_L_X22Y12/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_L_X22Y9/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X22Y9/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 INT_L_X22Y10/INT_L.SS2END2->>SR1BEG3 INT_L_X22Y12/INT_L.LOGIC_OUTS_L10->>SS2BEG2 INT_L_X22Y9/INT_L.SR1END3->>IMUX_L15 INT_L_X22Y9/INT_L.SR1END3->>IMUX_L47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[irl][2][1]_i_12_n_0 - 
wires: CLBLL_R_X21Y7/CLBLL_LOGIC_OUTS11 CLBLL_R_X21Y7/CLBLL_L_D CLBLL_R_X21Y9/CLBLL_NE2A2 CLBLM_L_X22Y9/CLBLM_IMUX27 CLBLM_L_X22Y9/CLBLM_IMUX43 CLBLM_L_X22Y9/CLBLM_M_B4 CLBLM_L_X22Y9/CLBLM_M_D6 CLBLM_L_X22Y9/CLBLM_NE2A2 INT_L_X22Y9/IMUX_L27 INT_L_X22Y9/IMUX_L43 INT_L_X22Y9/NE2END2 INT_R_X21Y7/LOGIC_OUTS11 INT_R_X21Y7/NL1BEG2 INT_R_X21Y8/NE2BEG2 INT_R_X21Y8/NL1END2 INT_R_X21Y9/NE2A2 
pips: CLBLL_R_X21Y7/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLM_L_X22Y9/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X22Y9/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X22Y9/INT_L.NE2END2->>IMUX_L27 INT_L_X22Y9/INT_L.NE2END2->>IMUX_L43 INT_R_X21Y7/INT_R.LOGIC_OUTS11->>NL1BEG2 INT_R_X21Y8/INT_R.NL1END2->>NE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[irl][2][1]_i_13_n_0 - 
wires: CLBLL_R_X21Y11/CLBLL_NE2A2 CLBLL_R_X21Y9/CLBLL_EE2A2 CLBLM_L_X20Y8/CLBLM_LOGIC_OUTS20 CLBLM_L_X20Y8/CLBLM_M_AMUX CLBLM_L_X22Y11/CLBLM_NE2A2 CLBLM_L_X22Y12/CLBLM_IMUX42 CLBLM_L_X22Y12/CLBLM_L_D6 CLBLM_L_X22Y9/CLBLM_EE2A2 CLBLM_L_X22Y9/CLBLM_IMUX17 CLBLM_L_X22Y9/CLBLM_IMUX44 CLBLM_L_X22Y9/CLBLM_M_B3 CLBLM_L_X22Y9/CLBLM_M_D4 INT_L_X20Y10/NE2A2 INT_L_X20Y8/LOGIC_OUTS_L20 INT_L_X20Y8/NR1BEG2 INT_L_X20Y9/EE2BEG2 INT_L_X20Y9/NE2BEG2 INT_L_X20Y9/NR1END2 INT_L_X22Y11/NE2END2 INT_L_X22Y11/NL1BEG1 INT_L_X22Y12/IMUX_L42 INT_L_X22Y12/NL1END1 INT_L_X22Y9/EE2END2 INT_L_X22Y9/FAN_ALT5 INT_L_X22Y9/FAN_BOUNCE5 INT_L_X22Y9/IMUX_L17 INT_L_X22Y9/IMUX_L44 INT_R_X21Y10/NE2BEG2 INT_R_X21Y10/NE2END2 INT_R_X21Y11/NE2A2 INT_R_X21Y9/EE2A2 
pips: CLBLM_L_X20Y8/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_L_X22Y12/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X22Y9/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X22Y9/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X20Y8/INT_L.LOGIC_OUTS_L20->>NR1BEG2 INT_L_X20Y9/INT_L.NR1END2->>EE2BEG2 INT_L_X20Y9/INT_L.NR1END2->>NE2BEG2 INT_L_X22Y11/INT_L.NE2END2->>NL1BEG1 INT_L_X22Y12/INT_L.NL1END1->>IMUX_L42 INT_L_X22Y9/INT_L.EE2END2->>FAN_ALT5 INT_L_X22Y9/INT_L.EE2END2->>IMUX_L44 INT_L_X22Y9/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X22Y9/INT_L.FAN_BOUNCE5->>IMUX_L17 INT_R_X21Y10/INT_R.NE2END2->>NE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[irl][2][1]_i_11_n_0 - 
wires: CLBLL_R_X23Y9/CLBLL_LL_CMUX CLBLL_R_X23Y9/CLBLL_LOGIC_OUTS22 CLBLM_L_X22Y9/CLBLM_IMUX18 CLBLM_L_X22Y9/CLBLM_IMUX38 CLBLM_L_X22Y9/CLBLM_M_B2 CLBLM_L_X22Y9/CLBLM_M_D3 INT_L_X22Y9/BYP_ALT4 INT_L_X22Y9/BYP_BOUNCE4 INT_L_X22Y9/IMUX_L18 INT_L_X22Y9/IMUX_L38 INT_L_X22Y9/WR1END1 INT_R_X23Y9/LOGIC_OUTS22 INT_R_X23Y9/WR1BEG1 
pips: CLBLL_R_X23Y9/CLBLL_R.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 CLBLM_L_X22Y9/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X22Y9/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X22Y9/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X22Y9/INT_L.BYP_BOUNCE4->>IMUX_L38 INT_L_X22Y9/INT_L.WR1END1->>BYP_ALT4 INT_L_X22Y9/INT_L.WR1END1->>IMUX_L18 INT_R_X23Y9/INT_R.LOGIC_OUTS22->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[irl][2][0]_i_9_n_0 - 
wires: CLBLL_R_X23Y13/CLBLL_IMUX24 CLBLL_R_X23Y13/CLBLL_LL_B5 CLBLL_R_X23Y13/CLBLL_SW2A0 CLBLL_R_X25Y14/CLBLL_LL_B CLBLL_R_X25Y14/CLBLL_LOGIC_OUTS13 CLBLM_L_X24Y13/CLBLM_SW2A0 INT_L_X24Y13/SW2A0 INT_L_X24Y14/SW2BEG0 INT_L_X24Y14/WL1END0 INT_R_X23Y13/IMUX24 INT_R_X23Y13/SW2END0 INT_R_X25Y14/LOGIC_OUTS13 INT_R_X25Y14/WL1BEG0 VBRK_X60Y14/VBRK_SW2A0 
pips: CLBLL_R_X23Y13/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X25Y14/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_L_X24Y14/INT_L.WL1END0->>SW2BEG0 INT_R_X23Y13/INT_R.SW2END0->>IMUX24 INT_R_X25Y14/INT_R.LOGIC_OUTS13->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][2][2]_i_10_n_0 - 
wires: CLBLL_R_X21Y10/CLBLL_IMUX6 CLBLL_R_X21Y10/CLBLL_L_A1 CLBLL_R_X21Y9/CLBLL_SW4END3 CLBLL_R_X23Y13/CLBLL_IMUX15 CLBLL_R_X23Y13/CLBLL_LL_B1 CLBLL_R_X23Y13/CLBLL_WW2END3 CLBLL_R_X25Y14/CLBLL_LL_D CLBLL_R_X25Y14/CLBLL_LOGIC_OUTS15 CLBLM_L_X22Y9/CLBLM_SW4END3 CLBLM_L_X24Y13/CLBLM_WW2END3 INT_L_X22Y10/SW6D3 INT_L_X22Y11/SW6C3 INT_L_X22Y12/SW6B3 INT_L_X22Y13/SW6A3 INT_L_X22Y9/SW6E3 INT_L_X24Y13/WW2A3 INT_R_X21Y10/IMUX6 INT_R_X21Y10/NL1BEG_N3 INT_R_X21Y10/SW6END_N0_3 INT_R_X21Y9/SW6END3 INT_R_X23Y13/IMUX15 INT_R_X23Y13/SW6BEG3 INT_R_X23Y13/WW2END3 INT_R_X23Y14/WW2END_N0_3 INT_R_X25Y13/SL1END3 INT_R_X25Y13/WW2BEG3 INT_R_X25Y14/LOGIC_OUTS15 INT_R_X25Y14/SL1BEG3 VBRK_X60Y14/VBRK_WW2END3 
pips: CLBLL_R_X21Y10/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X23Y13/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X25Y14/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_R_X21Y10/INT_R.NL1BEG_N3->>IMUX6 INT_R_X21Y10/INT_R.SW6END_N0_3->>NL1BEG_N3 INT_R_X23Y13/INT_R.WW2END3->>IMUX15 INT_R_X23Y13/INT_R.WW2END3->>SW6BEG3 INT_R_X25Y13/INT_R.SL1END3->>WW2BEG3 INT_R_X25Y14/INT_R.LOGIC_OUTS15->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[irl][2][3]_i_9_n_0 - 
wires: CLBLL_R_X23Y11/CLBLL_WW4C3 CLBLL_R_X23Y13/CLBLL_IMUX20 CLBLL_R_X23Y13/CLBLL_IMUX27 CLBLL_R_X23Y13/CLBLL_LL_B4 CLBLL_R_X23Y13/CLBLL_L_C2 CLBLL_R_X25Y11/CLBLL_WW4A3 CLBLM_L_X22Y12/CLBLM_IMUX20 CLBLM_L_X22Y12/CLBLM_IMUX36 CLBLM_L_X22Y12/CLBLM_L_C2 CLBLM_L_X22Y12/CLBLM_L_D2 CLBLM_L_X24Y11/CLBLM_WW4C3 CLBLM_L_X26Y11/CLBLM_LOGIC_OUTS11 CLBLM_L_X26Y11/CLBLM_L_D CLBLM_L_X26Y11/CLBLM_WW4A3 INT_L_X22Y11/NL1BEG2 INT_L_X22Y11/WW4END3 INT_L_X22Y12/IMUX_L20 INT_L_X22Y12/IMUX_L36 INT_L_X22Y12/NE2BEG2 INT_L_X22Y12/NL1END2 INT_L_X22Y13/NE2A2 INT_L_X24Y11/WW4B3 INT_L_X26Y11/LOGIC_OUTS_L11 INT_L_X26Y11/WW4BEG3 INT_R_X23Y11/WW4C3 INT_R_X23Y13/IMUX20 INT_R_X23Y13/IMUX27 INT_R_X23Y13/NE2END2 INT_R_X25Y11/WW4A3 VBRK_X60Y12/VBRK_WW4C3 
pips: CLBLL_R_X23Y13/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X23Y13/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLM_L_X22Y12/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X22Y12/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X26Y11/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X22Y11/INT_L.WW4END3->>NL1BEG2 INT_L_X22Y12/INT_L.NL1END2->>IMUX_L20 INT_L_X22Y12/INT_L.NL1END2->>IMUX_L36 INT_L_X22Y12/INT_L.NL1END2->>NE2BEG2 INT_L_X26Y11/INT_L.LOGIC_OUTS_L11->>WW4BEG3 INT_R_X23Y13/INT_R.NE2END2->>IMUX20 INT_R_X23Y13/INT_R.NE2END2->>IMUX27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

r[irl][2][3]_i_10_n_0 - 
wires: CLBLL_R_X21Y12/CLBLL_SE2A2 CLBLL_R_X21Y13/CLBLL_IMUX14 CLBLL_R_X21Y13/CLBLL_LL_AMUX CLBLL_R_X21Y13/CLBLL_LOGIC_OUTS20 CLBLL_R_X21Y13/CLBLL_L_B1 CLBLL_R_X23Y13/CLBLL_IMUX18 CLBLL_R_X23Y13/CLBLL_LL_B2 CLBLM_L_X22Y12/CLBLM_IMUX21 CLBLM_L_X22Y12/CLBLM_IMUX37 CLBLM_L_X22Y12/CLBLM_L_C4 CLBLM_L_X22Y12/CLBLM_L_D4 CLBLM_L_X22Y12/CLBLM_SE2A2 INT_L_X22Y12/IMUX_L21 INT_L_X22Y12/IMUX_L37 INT_L_X22Y12/NR1BEG2 INT_L_X22Y12/SE2END2 INT_L_X22Y13/EL1BEG1 INT_L_X22Y13/NR1END2 INT_R_X21Y12/SE2A2 INT_R_X21Y13/BYP_ALT2 INT_R_X21Y13/BYP_BOUNCE2 INT_R_X21Y13/IMUX14 INT_R_X21Y13/LOGIC_OUTS20 INT_R_X21Y13/SE2BEG2 INT_R_X21Y14/BYP_BOUNCE_N3_2 INT_R_X23Y13/EL1END1 INT_R_X23Y13/IMUX18 
pips: CLBLL_R_X21Y13/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X21Y13/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLL_R_X23Y13/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLM_L_X22Y12/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X22Y12/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 INT_L_X22Y12/INT_L.SE2END2->>IMUX_L21 INT_L_X22Y12/INT_L.SE2END2->>IMUX_L37 INT_L_X22Y12/INT_L.SE2END2->>NR1BEG2 INT_L_X22Y13/INT_L.NR1END2->>EL1BEG1 INT_R_X21Y13/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X21Y13/INT_R.BYP_BOUNCE2->>IMUX14 INT_R_X21Y13/INT_R.LOGIC_OUTS20->>BYP_ALT2 INT_R_X21Y13/INT_R.LOGIC_OUTS20->>SE2BEG2 INT_R_X23Y13/INT_R.EL1END1->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

r[irl][2][1]_i_9_n_0 - 
wires: CLBLL_R_X21Y12/CLBLL_IMUX21 CLBLL_R_X21Y12/CLBLL_L_C4 CLBLL_R_X21Y13/CLBLL_IMUX15 CLBLL_R_X21Y13/CLBLL_IMUX28 CLBLL_R_X21Y13/CLBLL_LL_B1 CLBLL_R_X21Y13/CLBLL_LL_C4 CLBLM_L_X20Y13/CLBLM_LOGIC_OUTS9 CLBLM_L_X20Y13/CLBLM_L_B INT_L_X20Y13/ER1BEG2 INT_L_X20Y13/LOGIC_OUTS_L9 INT_R_X21Y12/IMUX21 INT_R_X21Y12/SL1END2 INT_R_X21Y13/BYP_ALT3 INT_R_X21Y13/BYP_BOUNCE3 INT_R_X21Y13/ER1END2 INT_R_X21Y13/IMUX15 INT_R_X21Y13/IMUX28 INT_R_X21Y13/SL1BEG2 INT_R_X21Y14/BYP_BOUNCE_N3_3 
pips: CLBLL_R_X21Y12/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X21Y13/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X21Y13/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLM_L_X20Y13/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X20Y13/INT_L.LOGIC_OUTS_L9->>ER1BEG2 INT_R_X21Y12/INT_R.SL1END2->>IMUX21 INT_R_X21Y13/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X21Y13/INT_R.BYP_BOUNCE3->>IMUX15 INT_R_X21Y13/INT_R.ER1END2->>BYP_ALT3 INT_R_X21Y13/INT_R.ER1END2->>IMUX28 INT_R_X21Y13/INT_R.ER1END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[irl][2][1]_i_10_n_0 - 
wires: CLBLL_R_X21Y12/CLBLL_IMUX20 CLBLL_R_X21Y12/CLBLL_L_C2 CLBLL_R_X21Y13/CLBLL_IMUX17 CLBLL_R_X21Y13/CLBLL_IMUX29 CLBLL_R_X21Y13/CLBLL_LL_B3 CLBLL_R_X21Y13/CLBLL_LL_C2 CLBLL_R_X21Y13/CLBLL_LOGIC_OUTS18 CLBLL_R_X21Y13/CLBLL_L_CMUX INT_R_X21Y12/IMUX20 INT_R_X21Y12/SR1END1 INT_R_X21Y13/BYP_ALT1 INT_R_X21Y13/BYP_BOUNCE1 INT_R_X21Y13/IMUX17 INT_R_X21Y13/IMUX29 INT_R_X21Y13/LOGIC_OUTS18 INT_R_X21Y13/SR1BEG1 
pips: CLBLL_R_X21Y12/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X21Y13/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X21Y13/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X21Y13/CLBLL_R.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 INT_R_X21Y12/INT_R.SR1END1->>IMUX20 INT_R_X21Y13/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X21Y13/INT_R.BYP_BOUNCE1->>IMUX29 INT_R_X21Y13/INT_R.LOGIC_OUTS18->>BYP_ALT1 INT_R_X21Y13/INT_R.LOGIC_OUTS18->>IMUX17 INT_R_X21Y13/INT_R.LOGIC_OUTS18->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[irl][2][3]_i_23_n_0 - 
wires: CLBLL_R_X21Y13/CLBLL_IMUX24 CLBLL_R_X21Y13/CLBLL_IMUX32 CLBLL_R_X21Y13/CLBLL_LL_A CLBLL_R_X21Y13/CLBLL_LL_B5 CLBLL_R_X21Y13/CLBLL_LL_C1 CLBLL_R_X21Y13/CLBLL_LOGIC_OUTS12 INT_R_X21Y13/IMUX24 INT_R_X21Y13/IMUX32 INT_R_X21Y13/LOGIC_OUTS12 
pips: CLBLL_R_X21Y13/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X21Y13/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X21Y13/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 INT_R_X21Y13/INT_R.LOGIC_OUTS12->>IMUX24 INT_R_X21Y13/INT_R.LOGIC_OUTS12->>IMUX32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[irl][2][3]_i_5_n_0 - 
wires: CLBLL_R_X21Y13/CLBLL_IMUX18 CLBLL_R_X21Y13/CLBLL_IMUX22 CLBLL_R_X21Y13/CLBLL_IMUX38 CLBLL_R_X21Y13/CLBLL_LL_B2 CLBLL_R_X21Y13/CLBLL_LL_C3 CLBLL_R_X21Y13/CLBLL_LL_D3 CLBLL_R_X21Y13/CLBLL_LOGIC_OUTS17 CLBLL_R_X21Y13/CLBLL_L_BMUX INT_R_X21Y13/FAN_ALT1 INT_R_X21Y13/FAN_BOUNCE1 INT_R_X21Y13/IMUX18 INT_R_X21Y13/IMUX22 INT_R_X21Y13/IMUX38 INT_R_X21Y13/LOGIC_OUTS17 
pips: CLBLL_R_X21Y13/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X21Y13/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X21Y13/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_R_X21Y13/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 INT_R_X21Y13/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X21Y13/INT_R.FAN_BOUNCE1->>IMUX18 INT_R_X21Y13/INT_R.LOGIC_OUTS17->>FAN_ALT1 INT_R_X21Y13/INT_R.LOGIC_OUTS17->>IMUX22 INT_R_X21Y13/INT_R.LOGIC_OUTS17->>IMUX38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[irl][2][3]_i_19_n_0 - 
wires: CLBLL_R_X25Y13/CLBLL_IMUX7 CLBLL_R_X25Y13/CLBLL_LL_A1 CLBLL_R_X25Y13/CLBLL_WW2A2 CLBLL_R_X25Y14/CLBLL_IMUX12 CLBLL_R_X25Y14/CLBLL_IMUX22 CLBLL_R_X25Y14/CLBLL_IMUX38 CLBLL_R_X25Y14/CLBLL_LL_B6 CLBLL_R_X25Y14/CLBLL_LL_C3 CLBLL_R_X25Y14/CLBLL_LL_D3 CLBLL_R_X25Y14/CLBLL_NW2A2 CLBLM_L_X26Y13/CLBLM_LOGIC_OUTS16 CLBLM_L_X26Y13/CLBLM_L_AMUX CLBLM_L_X26Y13/CLBLM_WW2A2 CLBLM_L_X26Y14/CLBLM_NW2A2 INT_L_X24Y13/ER1BEG3 INT_L_X24Y13/WW2END2 INT_L_X26Y13/LOGIC_OUTS_L16 INT_L_X26Y13/NW2BEG2 INT_L_X26Y13/WW2BEG2 INT_L_X26Y14/NW2A2 INT_R_X25Y13/ER1END3 INT_R_X25Y13/IMUX7 INT_R_X25Y13/WW2A2 INT_R_X25Y14/BYP_ALT2 INT_R_X25Y14/BYP_BOUNCE2 INT_R_X25Y14/ER1END_N3_3 INT_R_X25Y14/IMUX12 INT_R_X25Y14/IMUX22 INT_R_X25Y14/IMUX38 INT_R_X25Y14/NW2END2 INT_R_X25Y15/BYP_BOUNCE_N3_2 
pips: CLBLL_R_X25Y13/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X25Y14/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X25Y14/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X25Y14/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLM_L_X26Y13/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X24Y13/INT_L.WW2END2->>ER1BEG3 INT_L_X26Y13/INT_L.LOGIC_OUTS_L16->>NW2BEG2 INT_L_X26Y13/INT_L.LOGIC_OUTS_L16->>WW2BEG2 INT_R_X25Y13/INT_R.ER1END3->>IMUX7 INT_R_X25Y14/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X25Y14/INT_R.BYP_BOUNCE2->>IMUX22 INT_R_X25Y14/INT_R.BYP_BOUNCE2->>IMUX38 INT_R_X25Y14/INT_R.NW2END2->>BYP_ALT2 INT_R_X25Y14/INT_R.NW2END2->>IMUX12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r[irl][2][3]_i_21_n_0 - 
wires: CLBLL_R_X25Y11/CLBLL_LL_D CLBLL_R_X25Y11/CLBLL_LOGIC_OUTS15 CLBLL_R_X25Y14/CLBLL_IMUX11 CLBLL_R_X25Y14/CLBLL_IMUX27 CLBLL_R_X25Y14/CLBLL_IMUX31 CLBLL_R_X25Y14/CLBLL_IMUX47 CLBLL_R_X25Y14/CLBLL_LL_A4 CLBLL_R_X25Y14/CLBLL_LL_B4 CLBLL_R_X25Y14/CLBLL_LL_C5 CLBLL_R_X25Y14/CLBLL_LL_D5 INT_R_X25Y11/LOGIC_OUTS15 INT_R_X25Y11/NN6BEG3 INT_R_X25Y12/NN6A3 INT_R_X25Y13/NN6B3 INT_R_X25Y14/FAN_ALT3 INT_R_X25Y14/FAN_BOUNCE3 INT_R_X25Y14/IMUX11 INT_R_X25Y14/IMUX27 INT_R_X25Y14/IMUX31 INT_R_X25Y14/IMUX47 INT_R_X25Y14/NN6C3 INT_R_X25Y14/SS2END3 INT_R_X25Y15/NN6D3 INT_R_X25Y15/SS2A3 INT_R_X25Y15/SS2END_N0_3 INT_R_X25Y16/NN6E3 INT_R_X25Y16/SR1END3 INT_R_X25Y16/SS2BEG3 INT_R_X25Y17/NN6END3 INT_R_X25Y17/SR1BEG3 INT_R_X25Y17/SR1END_N3_3 
pips: CLBLL_R_X25Y11/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 CLBLL_R_X25Y14/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X25Y14/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X25Y14/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X25Y14/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 INT_R_X25Y11/INT_R.LOGIC_OUTS15->>NN6BEG3 INT_R_X25Y14/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X25Y14/INT_R.FAN_BOUNCE3->>IMUX11 INT_R_X25Y14/INT_R.FAN_BOUNCE3->>IMUX27 INT_R_X25Y14/INT_R.SS2END3->>FAN_ALT3 INT_R_X25Y14/INT_R.SS2END3->>IMUX31 INT_R_X25Y14/INT_R.SS2END3->>IMUX47 INT_R_X25Y16/INT_R.SR1END3->>SS2BEG3 INT_R_X25Y17/INT_R.NN6END3->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r[irl][2][1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][2][1]_i_2_n_0 - 
wires: CLBLL_R_X21Y12/CLBLL_EE2BEG2 CLBLL_R_X21Y12/CLBLL_LOGIC_OUTS10 CLBLL_R_X21Y12/CLBLL_L_C CLBLL_R_X21Y8/CLBLL_SW4END2 CLBLL_R_X21Y9/CLBLL_IMUX19 CLBLL_R_X21Y9/CLBLL_L_B2 CLBLM_L_X22Y12/CLBLM_EE2BEG2 CLBLM_L_X22Y8/CLBLM_SW4END2 INT_L_X22Y10/SW6C2 INT_L_X22Y11/SW6B2 INT_L_X22Y12/EE2A2 INT_L_X22Y12/SW6A2 INT_L_X22Y8/SW6E2 INT_L_X22Y9/SW6D2 INT_R_X21Y12/EE2BEG2 INT_R_X21Y12/LOGIC_OUTS10 INT_R_X21Y8/NL1BEG2 INT_R_X21Y8/SW6END2 INT_R_X21Y9/IMUX19 INT_R_X21Y9/NL1END2 INT_R_X23Y12/EE2END2 INT_R_X23Y12/SW6BEG2 
pips: CLBLL_R_X21Y12/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLL_R_X21Y9/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 INT_R_X21Y12/INT_R.LOGIC_OUTS10->>EE2BEG2 INT_R_X21Y8/INT_R.SW6END2->>NL1BEG2 INT_R_X21Y9/INT_R.NL1END2->>IMUX19 INT_R_X23Y12/INT_R.EE2END2->>SW6BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][2][1]_i_3_n_0 - 
wires: CLBLL_R_X19Y9/CLBLL_EE2BEG1 CLBLL_R_X19Y9/CLBLL_WW4C1 CLBLL_R_X21Y9/CLBLL_IMUX26 CLBLL_R_X21Y9/CLBLL_L_B4 CLBLL_R_X21Y9/CLBLL_WW4A1 CLBLM_L_X20Y9/CLBLM_EE2BEG1 CLBLM_L_X20Y9/CLBLM_WW4C1 CLBLM_L_X22Y9/CLBLM_LOGIC_OUTS13 CLBLM_L_X22Y9/CLBLM_M_B CLBLM_L_X22Y9/CLBLM_WW4A1 INT_L_X18Y9/ER1BEG1 INT_L_X18Y9/WW4END1 INT_L_X20Y9/EE2A1 INT_L_X20Y9/WW4B1 INT_L_X22Y9/LOGIC_OUTS_L13 INT_L_X22Y9/WW4BEG1 INT_R_X19Y9/EE2BEG1 INT_R_X19Y9/ER1END1 INT_R_X19Y9/WW4C1 INT_R_X21Y9/EE2END1 INT_R_X21Y9/IMUX26 INT_R_X21Y9/WW4A1 
pips: CLBLL_R_X21Y9/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLM_L_X22Y9/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X18Y9/INT_L.WW4END1->>ER1BEG1 INT_L_X22Y9/INT_L.LOGIC_OUTS_L13->>WW4BEG1 INT_R_X19Y9/INT_R.ER1END1->>EE2BEG1 INT_R_X21Y9/INT_R.EE2END1->>IMUX26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][2][1]_i_4_n_0 - 
wires: CLBLL_R_X21Y6/CLBLL_LOGIC_OUTS10 CLBLL_R_X21Y6/CLBLL_L_C CLBLL_R_X21Y9/CLBLL_IMUX13 CLBLL_R_X21Y9/CLBLL_L_B6 CLBLM_L_X20Y9/CLBLM_IMUX6 CLBLM_L_X20Y9/CLBLM_L_A1 INT_L_X20Y9/IMUX_L6 INT_L_X20Y9/WR1END3 INT_R_X21Y6/LOGIC_OUTS10 INT_R_X21Y6/NN2BEG2 INT_R_X21Y7/NN2A2 INT_R_X21Y8/NN2END2 INT_R_X21Y8/NR1BEG2 INT_R_X21Y9/IMUX13 INT_R_X21Y9/NR1END2 INT_R_X21Y9/WR1BEG3 
pips: CLBLL_R_X21Y6/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLL_R_X21Y9/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLM_L_X20Y9/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X20Y9/INT_L.WR1END3->>IMUX_L6 INT_R_X21Y6/INT_R.LOGIC_OUTS10->>NN2BEG2 INT_R_X21Y8/INT_R.NN2END2->>NR1BEG2 INT_R_X21Y9/INT_R.NR1END2->>IMUX13 INT_R_X21Y9/INT_R.NR1END2->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[irl][2][1]_i_5_n_0 - 
wires: CLBLL_R_X19Y9/CLBLL_EE2BEG0 CLBLL_R_X19Y9/CLBLL_LL_A CLBLL_R_X19Y9/CLBLL_LOGIC_OUTS12 CLBLL_R_X21Y9/CLBLL_IMUX16 CLBLL_R_X21Y9/CLBLL_L_B3 CLBLM_L_X20Y9/CLBLM_EE2BEG0 INT_L_X20Y9/EE2A0 INT_R_X19Y9/EE2BEG0 INT_R_X19Y9/LOGIC_OUTS12 INT_R_X21Y9/EE2END0 INT_R_X21Y9/IMUX16 
pips: CLBLL_R_X19Y9/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLL_R_X21Y9/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 INT_R_X19Y9/INT_R.LOGIC_OUTS12->>EE2BEG0 INT_R_X21Y9/INT_R.EE2END0->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][2][3]_i_11_n_0 - 
wires: CLBLM_L_X22Y12/CLBLM_IMUX33 CLBLM_L_X22Y12/CLBLM_IMUX41 CLBLM_L_X22Y12/CLBLM_L_C1 CLBLM_L_X22Y12/CLBLM_L_D1 CLBLM_L_X22Y13/CLBLM_LOGIC_OUTS22 CLBLM_L_X22Y13/CLBLM_M_C CLBLM_L_X22Y13/CLBLM_M_CMUX INT_L_X22Y12/IMUX_L33 INT_L_X22Y12/IMUX_L41 INT_L_X22Y12/SL1END0 INT_L_X22Y13/LOGIC_OUTS_L22 INT_L_X22Y13/SL1BEG0 
pips: CLBLM_L_X22Y12/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X22Y12/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X22Y13/CLBLM_L.CLBLM_M_C->>CLBLM_M_CMUX CLBLM_L_X22Y13/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X22Y12/INT_L.SL1END0->>IMUX_L33 INT_L_X22Y12/INT_L.SL1END0->>IMUX_L41 INT_L_X22Y13/INT_L.LOGIC_OUTS_L22->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[irl][2][2]_i_12_n_0 - 
wires: CLBLL_R_X21Y13/CLBLL_ER1BEG3 CLBLL_R_X21Y13/CLBLL_LOGIC_OUTS10 CLBLL_R_X21Y13/CLBLL_L_C CLBLL_R_X23Y13/CLBLL_IMUX33 CLBLL_R_X23Y13/CLBLL_L_C1 CLBLM_L_X22Y12/CLBLM_IMUX30 CLBLM_L_X22Y12/CLBLM_IMUX46 CLBLM_L_X22Y12/CLBLM_L_C5 CLBLM_L_X22Y12/CLBLM_L_D5 CLBLM_L_X22Y13/CLBLM_ER1BEG3 INT_L_X22Y12/ER1BEG_S0 INT_L_X22Y12/IMUX_L30 INT_L_X22Y12/IMUX_L46 INT_L_X22Y12/SL1END3 INT_L_X22Y13/ER1BEG0 INT_L_X22Y13/ER1END3 INT_L_X22Y13/SL1BEG3 INT_L_X22Y14/ER1END_N3_3 INT_R_X21Y13/ER1BEG3 INT_R_X21Y13/LOGIC_OUTS10 INT_R_X23Y13/ER1END0 INT_R_X23Y13/IMUX33 
pips: CLBLL_R_X21Y13/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLL_R_X23Y13/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLM_L_X22Y12/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X22Y12/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 INT_L_X22Y12/INT_L.SL1END3->>ER1BEG_S0 INT_L_X22Y12/INT_L.SL1END3->>IMUX_L30 INT_L_X22Y12/INT_L.SL1END3->>IMUX_L46 INT_L_X22Y13/INT_L.ER1END3->>SL1BEG3 INT_R_X21Y13/INT_R.LOGIC_OUTS10->>ER1BEG3 INT_R_X23Y13/INT_R.ER1END0->>IMUX33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[irl][2][3]_i_8_n_0 - 
wires: CLBLL_R_X23Y12/CLBLL_WW2A3 CLBLL_R_X25Y14/CLBLL_LL_C CLBLL_R_X25Y14/CLBLL_LOGIC_OUTS14 CLBLM_L_X22Y12/CLBLM_IMUX23 CLBLM_L_X22Y12/CLBLM_IMUX39 CLBLM_L_X22Y12/CLBLM_L_C3 CLBLM_L_X22Y12/CLBLM_L_D3 CLBLM_L_X24Y12/CLBLM_WW2A3 INT_L_X22Y12/IMUX_L23 INT_L_X22Y12/IMUX_L39 INT_L_X22Y12/WW2END3 INT_L_X22Y13/WW2END_N0_3 INT_L_X24Y12/SR1END3 INT_L_X24Y12/WW2BEG3 INT_L_X24Y13/SR1BEG3 INT_L_X24Y13/SR1END_N3_3 INT_L_X24Y13/SW2END2 INT_R_X23Y12/WW2A3 INT_R_X25Y13/SW2A2 INT_R_X25Y14/LOGIC_OUTS14 INT_R_X25Y14/SW2BEG2 VBRK_X60Y13/VBRK_WW2A3 
pips: CLBLL_R_X25Y14/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLM_L_X22Y12/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X22Y12/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 INT_L_X22Y12/INT_L.WW2END3->>IMUX_L23 INT_L_X22Y12/INT_L.WW2END3->>IMUX_L39 INT_L_X24Y12/INT_L.SR1END3->>WW2BEG3 INT_L_X24Y13/INT_L.SW2END2->>SR1BEG3 INT_R_X25Y14/INT_R.LOGIC_OUTS14->>SW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[irl][2][1]_i_16_n_0 - 
wires: CLBLL_R_X23Y13/CLBLL_LOGIC_OUTS10 CLBLL_R_X23Y13/CLBLL_L_C CLBLM_L_X22Y9/CLBLM_IMUX12 CLBLM_L_X22Y9/CLBLM_M_B6 INT_L_X22Y9/IMUX_L12 INT_L_X22Y9/NW2END2 INT_R_X23Y10/SS6C2 INT_R_X23Y11/SS6B2 INT_R_X23Y12/SS6A2 INT_R_X23Y13/LOGIC_OUTS10 INT_R_X23Y13/SS6BEG2 INT_R_X23Y7/NR1BEG2 INT_R_X23Y7/SS6END2 INT_R_X23Y8/NR1END2 INT_R_X23Y8/NW2BEG2 INT_R_X23Y8/SS6E2 INT_R_X23Y9/NW2A2 INT_R_X23Y9/SS6D2 
pips: CLBLL_R_X23Y13/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLM_L_X22Y9/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 INT_L_X22Y9/INT_L.NW2END2->>IMUX_L12 INT_R_X23Y13/INT_R.LOGIC_OUTS10->>SS6BEG2 INT_R_X23Y7/INT_R.SS6END2->>NR1BEG2 INT_R_X23Y8/INT_R.NR1END2->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][2][1]_i_19_n_0 - 
wires: CLBLL_R_X23Y13/CLBLL_IMUX30 CLBLL_R_X23Y13/CLBLL_L_C5 CLBLL_R_X23Y13/CLBLL_WW2END0 CLBLL_R_X25Y13/CLBLL_LL_A CLBLL_R_X25Y13/CLBLL_LOGIC_OUTS12 CLBLM_L_X24Y13/CLBLM_WW2END0 INT_L_X24Y13/WW2A0 INT_R_X23Y13/BYP_ALT4 INT_R_X23Y13/BYP_BOUNCE4 INT_R_X23Y13/IMUX30 INT_R_X23Y13/WW2END0 INT_R_X25Y13/LOGIC_OUTS12 INT_R_X25Y13/WW2BEG0 VBRK_X60Y14/VBRK_WW2END0 
pips: CLBLL_R_X23Y13/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X25Y13/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 INT_R_X23Y13/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X23Y13/INT_R.BYP_BOUNCE4->>IMUX30 INT_R_X23Y13/INT_R.WW2END0->>BYP_ALT4 INT_R_X25Y13/INT_R.LOGIC_OUTS12->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][2][1]_i_20_n_0 - 
wires: CLBLL_R_X23Y13/CLBLL_IMUX23 CLBLL_R_X23Y13/CLBLL_L_C3 CLBLL_R_X23Y13/CLBLL_WL1END3 CLBLL_R_X25Y14/CLBLL_LL_A CLBLL_R_X25Y14/CLBLL_LOGIC_OUTS12 CLBLM_L_X24Y13/CLBLM_WL1END3 INT_L_X24Y13/WL1BEG3 INT_L_X24Y14/WL1BEG_N3 INT_L_X24Y14/WR1END1 INT_R_X23Y13/IMUX23 INT_R_X23Y13/WL1END3 INT_R_X23Y14/WL1END_N1_3 INT_R_X25Y14/LOGIC_OUTS12 INT_R_X25Y14/WR1BEG1 VBRK_X60Y14/VBRK_WL1END3 
pips: CLBLL_R_X23Y13/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X25Y14/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 INT_L_X24Y14/INT_L.WR1END1->>WL1BEG_N3 INT_R_X23Y13/INT_R.WL1END3->>IMUX23 INT_R_X25Y14/INT_R.LOGIC_OUTS12->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][2][3]_i_22_n_0 - 
wires: CLBLL_R_X23Y13/CLBLL_IMUX21 CLBLL_R_X23Y13/CLBLL_LOGIC_OUTS16 CLBLL_R_X23Y13/CLBLL_L_AMUX CLBLL_R_X23Y13/CLBLL_L_C4 CLBLL_R_X23Y14/CLBLL_EE2BEG1 CLBLL_R_X25Y14/CLBLL_IMUX35 CLBLL_R_X25Y14/CLBLL_LL_C6 CLBLM_L_X24Y14/CLBLM_EE2BEG1 INT_L_X24Y14/EE2A1 INT_R_X23Y13/IMUX21 INT_R_X23Y13/LOGIC_OUTS16 INT_R_X23Y13/NL1BEG1 INT_R_X23Y14/EE2BEG1 INT_R_X23Y14/NL1END1 INT_R_X25Y14/EE2END1 INT_R_X25Y14/IMUX35 VBRK_X60Y15/VBRK_EE2BEG1 
pips: CLBLL_R_X23Y13/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X23Y13/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLL_R_X25Y14/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 INT_R_X23Y13/INT_R.LOGIC_OUTS16->>IMUX21 INT_R_X23Y13/INT_R.LOGIC_OUTS16->>NL1BEG1 INT_R_X23Y14/INT_R.NL1END1->>EE2BEG1 INT_R_X25Y14/INT_R.EE2END1->>IMUX35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[irl][2][1]_i_21_n_0 - 
wires: CLBLL_R_X21Y13/CLBLL_EE2BEG1 CLBLL_R_X21Y13/CLBLL_LOGIC_OUTS9 CLBLL_R_X21Y13/CLBLL_L_B CLBLL_R_X23Y13/CLBLL_IMUX34 CLBLL_R_X23Y13/CLBLL_L_C6 CLBLM_L_X22Y13/CLBLM_EE2BEG1 INT_L_X22Y13/EE2A1 INT_R_X21Y13/EE2BEG1 INT_R_X21Y13/LOGIC_OUTS9 INT_R_X23Y13/EE2END1 INT_R_X23Y13/IMUX34 
pips: CLBLL_R_X21Y13/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLL_R_X23Y13/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 INT_R_X21Y13/INT_R.LOGIC_OUTS9->>EE2BEG1 INT_R_X23Y13/INT_R.EE2END1->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][2][1]_i_17_n_0 - 
wires: CLBLL_R_X19Y8/CLBLL_LL_D CLBLL_R_X19Y8/CLBLL_LOGIC_OUTS15 CLBLL_R_X19Y9/CLBLL_IMUX11 CLBLL_R_X19Y9/CLBLL_LL_A4 INT_R_X19Y8/LOGIC_OUTS15 INT_R_X19Y8/NL1BEG2 INT_R_X19Y9/IMUX11 INT_R_X19Y9/NL1END2 
pips: CLBLL_R_X19Y8/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 CLBLL_R_X19Y9/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 INT_R_X19Y8/INT_R.LOGIC_OUTS15->>NL1BEG2 INT_R_X19Y9/INT_R.NL1END2->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][2][1]_i_18_n_0 - 
wires: CLBLL_R_X23Y13/CLBLL_IMUX40 CLBLL_R_X23Y13/CLBLL_LL_D1 CLBLL_R_X23Y13/CLBLL_NW2A0 CLBLL_R_X25Y11/CLBLL_LL_A CLBLL_R_X25Y11/CLBLL_LOGIC_OUTS12 CLBLM_L_X24Y13/CLBLM_NW2A0 INT_L_X24Y11/NW2END_S0_0 INT_L_X24Y12/NW2BEG0 INT_L_X24Y12/NW2END0 INT_L_X24Y13/NW2A0 INT_R_X23Y12/NW2END_S0_0 INT_R_X23Y13/IMUX40 INT_R_X23Y13/NW2END0 INT_R_X25Y11/LOGIC_OUTS12 INT_R_X25Y11/NW2BEG0 INT_R_X25Y12/NW2A0 VBRK_X60Y14/VBRK_NW2A0 
pips: CLBLL_R_X23Y13/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_R_X25Y11/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 INT_L_X24Y12/INT_L.NW2END0->>NW2BEG0 INT_R_X23Y13/INT_R.NW2END0->>IMUX40 INT_R_X25Y11/INT_R.LOGIC_OUTS12->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][2][3]_i_2_n_0 - 
wires: CLBLL_R_X21Y10/CLBLL_IMUX9 CLBLL_R_X21Y10/CLBLL_L_A5 CLBLL_R_X21Y12/CLBLL_IMUX34 CLBLL_R_X21Y12/CLBLL_L_C6 CLBLL_R_X21Y13/CLBLL_LL_D CLBLL_R_X21Y13/CLBLL_LOGIC_OUTS15 CLBLL_R_X21Y9/CLBLL_IMUX20 CLBLL_R_X21Y9/CLBLL_L_C2 INT_R_X21Y10/IMUX9 INT_R_X21Y10/SR1BEG1 INT_R_X21Y10/SS2END0 INT_R_X21Y11/SS2A0 INT_R_X21Y12/IMUX34 INT_R_X21Y12/SL1END3 INT_R_X21Y12/SR1BEG_S0 INT_R_X21Y12/SS2BEG0 INT_R_X21Y13/LOGIC_OUTS15 INT_R_X21Y13/SL1BEG3 INT_R_X21Y9/IMUX20 INT_R_X21Y9/SR1END1 
pips: CLBLL_R_X21Y10/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X21Y12/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X21Y13/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 CLBLL_R_X21Y9/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 INT_R_X21Y10/INT_R.SS2END0->>IMUX9 INT_R_X21Y10/INT_R.SS2END0->>SR1BEG1 INT_R_X21Y12/INT_R.SL1END3->>SR1BEG_S0 INT_R_X21Y12/INT_R.SR1BEG_S0->>IMUX34 INT_R_X21Y12/INT_R.SR1BEG_S0->>SS2BEG0 INT_R_X21Y13/INT_R.LOGIC_OUTS15->>SL1BEG3 INT_R_X21Y9/INT_R.SR1END1->>IMUX20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[irl][2][1]_i_8_n_0 - 
wires: CLBLL_R_X21Y12/CLBLL_IMUX23 CLBLL_R_X21Y12/CLBLL_L_C3 CLBLL_R_X21Y12/CLBLL_WW2END3 CLBLL_R_X23Y13/CLBLL_LL_D CLBLL_R_X23Y13/CLBLL_LOGIC_OUTS15 CLBLM_L_X22Y12/CLBLM_WW2END3 INT_L_X22Y12/WW2A3 INT_R_X21Y12/IMUX23 INT_R_X21Y12/WW2END3 INT_R_X21Y13/WW2END_N0_3 INT_R_X23Y12/SL1END3 INT_R_X23Y12/WW2BEG3 INT_R_X23Y13/LOGIC_OUTS15 INT_R_X23Y13/SL1BEG3 
pips: CLBLL_R_X21Y12/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X23Y13/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_R_X21Y12/INT_R.WW2END3->>IMUX23 INT_R_X23Y12/INT_R.SL1END3->>WW2BEG3 INT_R_X23Y13/INT_R.LOGIC_OUTS15->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][2][3]_i_7_n_0 - 
wires: CLBLL_R_X21Y13/CLBLL_IMUX35 CLBLL_R_X21Y13/CLBLL_IMUX43 CLBLL_R_X21Y13/CLBLL_LL_C6 CLBLL_R_X21Y13/CLBLL_LL_D6 CLBLL_R_X21Y13/CLBLL_WW2END1 CLBLL_R_X23Y13/CLBLL_IMUX44 CLBLL_R_X23Y13/CLBLL_LL_D4 CLBLL_R_X23Y13/CLBLL_WW2END1 CLBLL_R_X25Y13/CLBLL_WR1END2 CLBLM_L_X22Y13/CLBLM_WW2END1 CLBLM_L_X24Y13/CLBLM_WW2END1 CLBLM_L_X26Y11/CLBLM_LOGIC_OUTS9 CLBLM_L_X26Y11/CLBLM_L_B CLBLM_L_X26Y13/CLBLM_WR1END2 INT_L_X22Y13/WW2A1 INT_L_X24Y13/WW2A1 INT_L_X26Y11/LOGIC_OUTS_L9 INT_L_X26Y11/NN2BEG1 INT_L_X26Y12/NN2A1 INT_L_X26Y13/NN2END1 INT_L_X26Y13/WR1BEG2 INT_R_X21Y13/IMUX35 INT_R_X21Y13/IMUX43 INT_R_X21Y13/WW2END1 INT_R_X23Y13/IMUX44 INT_R_X23Y13/WW2BEG1 INT_R_X23Y13/WW2END1 INT_R_X25Y13/WR1END2 INT_R_X25Y13/WW2BEG1 VBRK_X60Y14/VBRK_WW2END1 
pips: CLBLL_R_X21Y13/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X21Y13/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_R_X23Y13/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLM_L_X26Y11/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X26Y11/INT_L.LOGIC_OUTS_L9->>NN2BEG1 INT_L_X26Y13/INT_L.NN2END1->>WR1BEG2 INT_R_X21Y13/INT_R.WW2END1->>IMUX35 INT_R_X21Y13/INT_R.WW2END1->>IMUX43 INT_R_X23Y13/INT_R.WW2END1->>IMUX44 INT_R_X23Y13/INT_R.WW2END1->>WW2BEG1 INT_R_X25Y13/INT_R.WR1END2->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[irl][2][2]_i_2_n_0 - 
wires: CLBLL_R_X21Y13/CLBLL_IMUX31 CLBLL_R_X21Y13/CLBLL_IMUX47 CLBLL_R_X21Y13/CLBLL_LL_C5 CLBLL_R_X21Y13/CLBLL_LL_D5 CLBLL_R_X21Y13/CLBLL_WL1END3 CLBLL_R_X21Y13/CLBLL_WW2END3 CLBLL_R_X21Y9/CLBLL_IMUX23 CLBLL_R_X21Y9/CLBLL_L_C3 CLBLL_R_X23Y13/CLBLL_IMUX47 CLBLL_R_X23Y13/CLBLL_LL_D5 CLBLL_R_X23Y14/CLBLL_WR1END0 CLBLM_L_X22Y13/CLBLM_WL1END3 CLBLM_L_X22Y13/CLBLM_WW2END3 CLBLM_L_X24Y13/CLBLM_LOGIC_OUTS15 CLBLM_L_X24Y13/CLBLM_M_D CLBLM_L_X24Y14/CLBLM_WR1END0 INT_L_X22Y13/WL1BEG3 INT_L_X22Y13/WW2A3 INT_L_X22Y14/WL1BEG_N3 INT_L_X22Y14/WR1END1 INT_L_X24Y13/LOGIC_OUTS_L15 INT_L_X24Y13/WR1BEG_S0 INT_L_X24Y14/WR1BEG0 INT_R_X21Y10/SS6C3 INT_R_X21Y11/SS6B3 INT_R_X21Y12/SS6A3 INT_R_X21Y13/IMUX31 INT_R_X21Y13/IMUX47 INT_R_X21Y13/SS6BEG3 INT_R_X21Y13/WL1END3 INT_R_X21Y13/WW2END3 INT_R_X21Y14/WL1END_N1_3 INT_R_X21Y14/WW2END_N0_3 INT_R_X21Y7/NR1BEG3 INT_R_X21Y7/SS6END3 INT_R_X21Y8/NR1BEG3 INT_R_X21Y8/NR1END3 INT_R_X21Y8/SS6E3 INT_R_X21Y8/SS6END_N0_3 INT_R_X21Y9/IMUX23 INT_R_X21Y9/NR1END3 INT_R_X21Y9/SS6D3 INT_R_X23Y13/IMUX47 INT_R_X23Y13/WR1END_S1_0 INT_R_X23Y13/WW2BEG3 INT_R_X23Y14/WR1BEG1 INT_R_X23Y14/WR1END0 VBRK_X60Y15/VBRK_WR1END0 
pips: CLBLL_R_X21Y13/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X21Y13/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_R_X21Y9/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X23Y13/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLM_L_X24Y13/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X22Y14/INT_L.WR1END1->>WL1BEG_N3 INT_L_X24Y13/INT_L.LOGIC_OUTS_L15->>WR1BEG_S0 INT_R_X21Y13/INT_R.WL1END3->>IMUX31 INT_R_X21Y13/INT_R.WL1END3->>IMUX47 INT_R_X21Y13/INT_R.WW2END3->>SS6BEG3 INT_R_X21Y7/INT_R.SS6END3->>NR1BEG3 INT_R_X21Y8/INT_R.NR1END3->>NR1BEG3 INT_R_X21Y9/INT_R.NR1END3->>IMUX23 INT_R_X23Y13/INT_R.WR1END_S1_0->>IMUX47 INT_R_X23Y13/INT_R.WR1END_S1_0->>WW2BEG3 INT_R_X23Y14/INT_R.WR1END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r[irl][2][2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][2][2]_i_3_n_0 - 
wires: CLBLL_R_X21Y9/CLBLL_IMUX33 CLBLL_R_X21Y9/CLBLL_L_C1 CLBLM_L_X20Y8/CLBLM_LOGIC_OUTS13 CLBLM_L_X20Y8/CLBLM_M_B INT_L_X20Y8/LOGIC_OUTS_L13 INT_L_X20Y8/NE2BEG1 INT_L_X20Y9/NE2A1 INT_R_X21Y9/IMUX33 INT_R_X21Y9/NE2END1 
pips: CLBLL_R_X21Y9/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLM_L_X20Y8/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X20Y8/INT_L.LOGIC_OUTS_L13->>NE2BEG1 INT_R_X21Y9/INT_R.NE2END1->>IMUX33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][2][2]_i_4_n_0 - 
wires: CLBLL_R_X21Y10/CLBLL_LOGIC_OUTS16 CLBLL_R_X21Y10/CLBLL_L_AMUX CLBLL_R_X21Y9/CLBLL_IMUX21 CLBLL_R_X21Y9/CLBLL_L_C4 INT_R_X21Y10/LOGIC_OUTS16 INT_R_X21Y10/SL1BEG2 INT_R_X21Y9/IMUX21 INT_R_X21Y9/SL1END2 
pips: CLBLL_R_X21Y10/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLL_R_X21Y9/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 INT_R_X21Y10/INT_R.LOGIC_OUTS16->>SL1BEG2 INT_R_X21Y9/INT_R.SL1END2->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][2][2]_i_5_n_0 - 
wires: CLBLL_R_X21Y8/CLBLL_WL1END3 CLBLL_R_X21Y9/CLBLL_IMUX30 CLBLL_R_X21Y9/CLBLL_L_C5 CLBLL_R_X23Y8/CLBLL_LL_B CLBLL_R_X23Y8/CLBLL_LOGIC_OUTS13 CLBLM_L_X22Y8/CLBLM_WL1END3 INT_L_X22Y8/WL1BEG3 INT_L_X22Y9/NW2END1 INT_L_X22Y9/WL1BEG_N3 INT_R_X21Y8/WL1END3 INT_R_X21Y9/IMUX30 INT_R_X21Y9/NL1BEG_N3 INT_R_X21Y9/WL1END_N1_3 INT_R_X23Y8/LOGIC_OUTS13 INT_R_X23Y8/NW2BEG1 INT_R_X23Y9/NW2A1 
pips: CLBLL_R_X21Y9/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X23Y8/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_L_X22Y9/INT_L.NW2END1->>WL1BEG_N3 INT_R_X21Y9/INT_R.NL1BEG_N3->>IMUX30 INT_R_X21Y9/INT_R.WL1END_N1_3->>NL1BEG_N3 INT_R_X23Y8/INT_R.LOGIC_OUTS13->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][2][3]_i_20_n_0 - 
wires: CLBLL_R_X25Y14/CLBLL_IMUX28 CLBLL_R_X25Y14/CLBLL_IMUX44 CLBLL_R_X25Y14/CLBLL_LL_AMUX CLBLL_R_X25Y14/CLBLL_LL_C4 CLBLL_R_X25Y14/CLBLL_LL_D4 CLBLL_R_X25Y14/CLBLL_LOGIC_OUTS20 INT_R_X25Y14/IMUX28 INT_R_X25Y14/IMUX44 INT_R_X25Y14/LOGIC_OUTS20 
pips: CLBLL_R_X25Y14/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X25Y14/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_R_X25Y14/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_R_X25Y14/INT_R.LOGIC_OUTS20->>IMUX28 INT_R_X25Y14/INT_R.LOGIC_OUTS20->>IMUX44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[irl][2][3]_i_18_n_0 - 
wires: CLBLL_R_X25Y13/CLBLL_LL_B CLBLL_R_X25Y13/CLBLL_LOGIC_OUTS13 CLBLL_R_X25Y14/CLBLL_IMUX29 CLBLL_R_X25Y14/CLBLL_IMUX43 CLBLL_R_X25Y14/CLBLL_LL_C2 CLBLL_R_X25Y14/CLBLL_LL_D6 INT_R_X25Y13/LOGIC_OUTS13 INT_R_X25Y13/NR1BEG1 INT_R_X25Y14/GFAN1 INT_R_X25Y14/IMUX29 INT_R_X25Y14/IMUX43 INT_R_X25Y14/NR1END1 
pips: CLBLL_R_X25Y13/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLL_R_X25Y14/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X25Y14/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 INT_R_X25Y13/INT_R.LOGIC_OUTS13->>NR1BEG1 INT_R_X25Y14/INT_R.GFAN1->>IMUX29 INT_R_X25Y14/INT_R.NR1END1->>GFAN1 INT_R_X25Y14/INT_R.NR1END1->>IMUX43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[irl][2][2]_i_6_n_0 - 
wires: CLBLL_R_X25Y13/CLBLL_WW2A3 CLBLM_L_X24Y13/CLBLM_IMUX47 CLBLM_L_X24Y13/CLBLM_M_D5 CLBLM_L_X26Y12/CLBLM_LOGIC_OUTS22 CLBLM_L_X26Y12/CLBLM_M_CMUX CLBLM_L_X26Y13/CLBLM_WW2A3 INT_L_X24Y13/IMUX_L47 INT_L_X24Y13/WW2END3 INT_L_X24Y14/WW2END_N0_3 INT_L_X26Y12/LOGIC_OUTS_L22 INT_L_X26Y12/NN2BEG0 INT_L_X26Y13/NN2A0 INT_L_X26Y13/NN2END_S2_0 INT_L_X26Y13/WW2BEG3 INT_L_X26Y14/NN2END0 INT_R_X25Y13/WW2A3 
pips: CLBLM_L_X24Y13/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X26Y12/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X24Y13/INT_L.WW2END3->>IMUX_L47 INT_L_X26Y12/INT_L.LOGIC_OUTS_L22->>NN2BEG0 INT_L_X26Y13/INT_L.NN2END_S2_0->>WW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][2][3]_i_1_n_0 - 
wires: CLBLL_R_X21Y10/CLBLL_LOGIC_OUTS8 CLBLL_R_X21Y10/CLBLL_L_A CLBLL_R_X21Y8/CLBLL_BYP0 CLBLL_R_X21Y8/CLBLL_L_AX INT_R_X21Y10/LOGIC_OUTS8 INT_R_X21Y10/SS2BEG0 INT_R_X21Y8/BYP0 INT_R_X21Y8/BYP_ALT0 INT_R_X21Y8/SS2END0 INT_R_X21Y9/SS2A0 
pips: CLBLL_R_X21Y10/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLL_R_X21Y8/CLBLL_R.CLBLL_BYP0->CLBLL_L_AX INT_R_X21Y10/INT_R.LOGIC_OUTS8->>SS2BEG0 INT_R_X21Y8/INT_R.BYP_ALT0->>BYP0 INT_R_X21Y8/INT_R.SS2END0->>BYP_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][2][3]_i_6_n_0 - 
wires: CLBLL_R_X21Y12/CLBLL_LL_CMUX CLBLL_R_X21Y12/CLBLL_LOGIC_OUTS22 CLBLL_R_X21Y13/CLBLL_IMUX40 CLBLL_R_X21Y13/CLBLL_LL_D1 INT_R_X21Y12/LOGIC_OUTS22 INT_R_X21Y12/NR1BEG0 INT_R_X21Y13/IMUX40 INT_R_X21Y13/NR1END0 
pips: CLBLL_R_X21Y12/CLBLL_R.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 CLBLL_R_X21Y13/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 INT_R_X21Y12/INT_R.LOGIC_OUTS22->>NR1BEG0 INT_R_X21Y13/INT_R.NR1END0->>IMUX40 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][3][0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][3][0]_i_2_n_0 - 
wires: CLBLM_L_X20Y7/CLBLM_IMUX9 CLBLM_L_X20Y7/CLBLM_LOGIC_OUTS18 CLBLM_L_X20Y7/CLBLM_L_A5 CLBLM_L_X20Y7/CLBLM_L_C CLBLM_L_X20Y7/CLBLM_L_CMUX INT_L_X20Y7/IMUX_L9 INT_L_X20Y7/LOGIC_OUTS_L18 
pips: CLBLM_L_X20Y7/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X20Y7/CLBLM_L.CLBLM_L_C->>CLBLM_L_CMUX CLBLM_L_X20Y7/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X20Y7/INT_L.LOGIC_OUTS_L18->>IMUX_L9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][3][0]_i_3_n_0 - 
wires: CLBLM_L_X20Y7/CLBLM_IMUX6 CLBLM_L_X20Y7/CLBLM_LOGIC_OUTS17 CLBLM_L_X20Y7/CLBLM_L_A1 CLBLM_L_X20Y7/CLBLM_L_BMUX INT_L_X20Y7/IMUX_L6 INT_L_X20Y7/LOGIC_OUTS_L17 
pips: CLBLM_L_X20Y7/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X20Y7/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X20Y7/INT_L.LOGIC_OUTS_L17->>IMUX_L6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][3][0]_i_4_n_0 - 
wires: CLBLM_L_X20Y10/CLBLM_LOGIC_OUTS8 CLBLM_L_X20Y10/CLBLM_L_A CLBLM_L_X20Y7/CLBLM_IMUX0 CLBLM_L_X20Y7/CLBLM_L_A3 INT_L_X20Y10/LOGIC_OUTS_L8 INT_L_X20Y10/SS2BEG0 INT_L_X20Y7/IMUX_L0 INT_L_X20Y7/SL1END0 INT_L_X20Y8/SL1BEG0 INT_L_X20Y8/SS2END0 INT_L_X20Y9/SS2A0 
pips: CLBLM_L_X20Y10/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_L_X20Y7/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 INT_L_X20Y10/INT_L.LOGIC_OUTS_L8->>SS2BEG0 INT_L_X20Y7/INT_L.SL1END0->>IMUX_L0 INT_L_X20Y8/INT_L.SS2END0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][3][3]_i_3_n_0 - 
wires: CLBLL_R_X19Y9/CLBLL_IMUX5 CLBLL_R_X19Y9/CLBLL_L_A6 CLBLL_R_X19Y9/CLBLL_NW2A3 CLBLM_L_X20Y10/CLBLM_IMUX4 CLBLM_L_X20Y10/CLBLM_M_A6 CLBLM_L_X20Y7/CLBLM_IMUX10 CLBLM_L_X20Y7/CLBLM_LOGIC_OUTS11 CLBLM_L_X20Y7/CLBLM_L_A4 CLBLM_L_X20Y7/CLBLM_L_D CLBLM_L_X20Y9/CLBLM_NW2A3 INT_L_X20Y10/IMUX_L4 INT_L_X20Y10/NL1END2 INT_L_X20Y7/IMUX_L10 INT_L_X20Y7/LOGIC_OUTS_L11 INT_L_X20Y7/NN2BEG3 INT_L_X20Y7/NR1BEG3 INT_L_X20Y7/SR1BEG_S0 INT_L_X20Y8/NN2A3 INT_L_X20Y8/NR1END3 INT_L_X20Y8/NW2BEG3 INT_L_X20Y9/NL1BEG2 INT_L_X20Y9/NN2END3 INT_L_X20Y9/NW2A3 INT_R_X19Y9/IMUX5 INT_R_X19Y9/NW2END3 
pips: CLBLL_R_X19Y9/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLM_L_X20Y10/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X20Y7/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X20Y7/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X20Y10/INT_L.NL1END2->>IMUX_L4 INT_L_X20Y7/INT_L.LOGIC_OUTS_L11->>NN2BEG3 INT_L_X20Y7/INT_L.LOGIC_OUTS_L11->>NR1BEG3 INT_L_X20Y7/INT_L.LOGIC_OUTS_L11->>SR1BEG_S0 INT_L_X20Y7/INT_L.SR1BEG_S0->>IMUX_L10 INT_L_X20Y8/INT_L.NR1END3->>NW2BEG3 INT_L_X20Y9/INT_L.NN2END3->>NL1BEG2 INT_R_X19Y9/INT_R.NW2END3->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[irl][3][1]_i_6_n_0 - 
wires: CLBLM_L_X20Y7/CLBLM_IMUX5 CLBLM_L_X20Y7/CLBLM_L_A6 CLBLM_L_X20Y8/CLBLM_LOGIC_OUTS14 CLBLM_L_X20Y8/CLBLM_M_C CLBLM_L_X20Y9/CLBLM_IMUX8 CLBLM_L_X20Y9/CLBLM_M_A5 INT_L_X20Y7/IMUX_L5 INT_L_X20Y7/SL1END2 INT_L_X20Y8/BYP_ALT2 INT_L_X20Y8/BYP_BOUNCE2 INT_L_X20Y8/LOGIC_OUTS_L14 INT_L_X20Y8/SL1BEG2 INT_L_X20Y9/BYP_BOUNCE_N3_2 INT_L_X20Y9/IMUX_L8 
pips: CLBLM_L_X20Y7/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X20Y8/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_L_X20Y9/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X20Y7/INT_L.SL1END2->>IMUX_L5 INT_L_X20Y8/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X20Y8/INT_L.LOGIC_OUTS_L14->>BYP_ALT2 INT_L_X20Y8/INT_L.LOGIC_OUTS_L14->>SL1BEG2 INT_L_X20Y9/INT_L.BYP_BOUNCE_N3_2->>IMUX_L8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[irl][3][3]_i_10_n_0 - 
wires: CLBLL_R_X21Y7/CLBLL_WW2A2 CLBLL_R_X21Y8/CLBLL_WR1END0 CLBLL_R_X23Y7/CLBLL_LL_C CLBLL_R_X23Y7/CLBLL_LOGIC_OUTS14 CLBLM_L_X20Y7/CLBLM_IMUX21 CLBLM_L_X20Y7/CLBLM_IMUX37 CLBLM_L_X20Y7/CLBLM_L_C4 CLBLM_L_X20Y7/CLBLM_L_D4 CLBLM_L_X20Y8/CLBLM_IMUX34 CLBLM_L_X20Y8/CLBLM_L_C6 CLBLM_L_X22Y7/CLBLM_WW2A2 CLBLM_L_X22Y8/CLBLM_WR1END0 INT_L_X20Y7/IMUX_L21 INT_L_X20Y7/IMUX_L37 INT_L_X20Y7/WW2END2 INT_L_X20Y8/IMUX_L34 INT_L_X20Y8/WR1END1 INT_L_X22Y7/WR1BEG_S0 INT_L_X22Y7/WR1END3 INT_L_X22Y7/WW2BEG2 INT_L_X22Y8/WR1BEG0 INT_R_X21Y7/WR1END_S1_0 INT_R_X21Y7/WW2A2 INT_R_X21Y8/WR1BEG1 INT_R_X21Y8/WR1END0 INT_R_X23Y7/LOGIC_OUTS14 INT_R_X23Y7/WR1BEG3 
pips: CLBLL_R_X23Y7/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLM_L_X20Y7/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X20Y7/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X20Y8/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 INT_L_X20Y7/INT_L.WW2END2->>IMUX_L21 INT_L_X20Y7/INT_L.WW2END2->>IMUX_L37 INT_L_X20Y8/INT_L.WR1END1->>IMUX_L34 INT_L_X22Y7/INT_L.WR1END3->>WR1BEG_S0 INT_L_X22Y7/INT_L.WR1END3->>WW2BEG2 INT_R_X21Y8/INT_R.WR1END0->>WR1BEG1 INT_R_X23Y7/INT_R.LOGIC_OUTS14->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[irl][3][3]_i_7_n_0 - 
wires: CLBLM_L_X20Y7/CLBLM_IMUX23 CLBLM_L_X20Y7/CLBLM_IMUX39 CLBLM_L_X20Y7/CLBLM_L_C3 CLBLM_L_X20Y7/CLBLM_L_D3 CLBLM_L_X20Y8/CLBLM_IMUX23 CLBLM_L_X20Y8/CLBLM_LOGIC_OUTS15 CLBLM_L_X20Y8/CLBLM_L_C3 CLBLM_L_X20Y8/CLBLM_M_D INT_L_X20Y7/IMUX_L23 INT_L_X20Y7/IMUX_L39 INT_L_X20Y7/SL1END3 INT_L_X20Y8/IMUX_L23 INT_L_X20Y8/LOGIC_OUTS_L15 INT_L_X20Y8/SL1BEG3 
pips: CLBLM_L_X20Y7/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X20Y7/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X20Y8/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X20Y8/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X20Y7/INT_L.SL1END3->>IMUX_L23 INT_L_X20Y7/INT_L.SL1END3->>IMUX_L39 INT_L_X20Y8/INT_L.LOGIC_OUTS_L15->>IMUX_L23 INT_L_X20Y8/INT_L.LOGIC_OUTS_L15->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[irl][3][0]_i_5_n_0 - 
wires: CLBLM_L_X20Y7/CLBLM_IMUX34 CLBLM_L_X20Y7/CLBLM_L_C6 CLBLM_L_X20Y9/CLBLM_LOGIC_OUTS9 CLBLM_L_X20Y9/CLBLM_L_B INT_L_X20Y7/IMUX_L34 INT_L_X20Y7/SS2END1 INT_L_X20Y8/SS2A1 INT_L_X20Y9/LOGIC_OUTS_L9 INT_L_X20Y9/SS2BEG1 
pips: CLBLM_L_X20Y7/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X20Y9/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X20Y7/INT_L.SS2END1->>IMUX_L34 INT_L_X20Y9/INT_L.LOGIC_OUTS_L9->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][3][3]_i_8_n_0 - 
wires: CLBLM_L_X20Y7/CLBLM_IMUX30 CLBLM_L_X20Y7/CLBLM_IMUX46 CLBLM_L_X20Y7/CLBLM_L_C5 CLBLM_L_X20Y7/CLBLM_L_D5 CLBLM_L_X20Y8/CLBLM_IMUX30 CLBLM_L_X20Y8/CLBLM_L_C5 CLBLM_L_X20Y9/CLBLM_LOGIC_OUTS11 CLBLM_L_X20Y9/CLBLM_L_D INT_L_X20Y7/IMUX_L30 INT_L_X20Y7/IMUX_L46 INT_L_X20Y7/SS2END3 INT_L_X20Y8/IMUX_L30 INT_L_X20Y8/SL1END3 INT_L_X20Y8/SS2A3 INT_L_X20Y8/SS2END_N0_3 INT_L_X20Y9/LOGIC_OUTS_L11 INT_L_X20Y9/SL1BEG3 INT_L_X20Y9/SS2BEG3 
pips: CLBLM_L_X20Y7/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X20Y7/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X20Y8/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X20Y9/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X20Y7/INT_L.SS2END3->>IMUX_L30 INT_L_X20Y7/INT_L.SS2END3->>IMUX_L46 INT_L_X20Y8/INT_L.SL1END3->>IMUX_L30 INT_L_X20Y9/INT_L.LOGIC_OUTS_L11->>SL1BEG3 INT_L_X20Y9/INT_L.LOGIC_OUTS_L11->>SS2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[irl][3][3]_i_9_n_0 - 
wires: CLBLL_R_X21Y8/CLBLL_WW2A0 CLBLM_L_X20Y7/CLBLM_IMUX20 CLBLM_L_X20Y7/CLBLM_IMUX36 CLBLM_L_X20Y7/CLBLM_L_C2 CLBLM_L_X20Y7/CLBLM_L_D2 CLBLM_L_X20Y8/CLBLM_IMUX33 CLBLM_L_X20Y8/CLBLM_L_C1 CLBLM_L_X20Y9/CLBLM_IMUX32 CLBLM_L_X20Y9/CLBLM_M_C1 CLBLM_L_X22Y8/CLBLM_LOGIC_OUTS12 CLBLM_L_X22Y8/CLBLM_M_A CLBLM_L_X22Y8/CLBLM_WW2A0 INT_L_X20Y7/IMUX_L20 INT_L_X20Y7/IMUX_L36 INT_L_X20Y7/SR1END1 INT_L_X20Y8/IMUX_L33 INT_L_X20Y8/NL1BEG0 INT_L_X20Y8/NL1END_S3_0 INT_L_X20Y8/SR1BEG1 INT_L_X20Y8/WW2END0 INT_L_X20Y9/IMUX_L32 INT_L_X20Y9/NL1END0 INT_L_X22Y8/LOGIC_OUTS_L12 INT_L_X22Y8/WW2BEG0 INT_R_X21Y8/WW2A0 
pips: CLBLM_L_X20Y7/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X20Y7/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X20Y8/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X20Y9/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X22Y8/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X20Y7/INT_L.SR1END1->>IMUX_L20 INT_L_X20Y7/INT_L.SR1END1->>IMUX_L36 INT_L_X20Y8/INT_L.WW2END0->>IMUX_L33 INT_L_X20Y8/INT_L.WW2END0->>NL1BEG0 INT_L_X20Y8/INT_L.WW2END0->>SR1BEG1 INT_L_X20Y9/INT_L.NL1END0->>IMUX_L32 INT_L_X22Y8/INT_L.LOGIC_OUTS_L12->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r[irl][3][1]_i_13_n_0 - 
wires: CLBLL_R_X21Y7/CLBLL_WW2A3 CLBLL_R_X23Y7/CLBLL_LL_CMUX CLBLL_R_X23Y7/CLBLL_LOGIC_OUTS22 CLBLM_L_X20Y10/CLBLM_IMUX0 CLBLM_L_X20Y10/CLBLM_L_A3 CLBLM_L_X20Y8/CLBLM_IMUX32 CLBLM_L_X20Y8/CLBLM_M_C1 CLBLM_L_X22Y7/CLBLM_WW2A3 INT_L_X20Y10/IMUX_L0 INT_L_X20Y10/NN2END0 INT_L_X20Y7/WW2END3 INT_L_X20Y8/IMUX_L32 INT_L_X20Y8/NN2BEG0 INT_L_X20Y8/WW2END_N0_3 INT_L_X20Y9/NN2A0 INT_L_X20Y9/NN2END_S2_0 INT_L_X22Y7/NW2END_S0_0 INT_L_X22Y7/WW2BEG3 INT_L_X22Y8/NW2END0 INT_R_X21Y7/WW2A3 INT_R_X23Y7/LOGIC_OUTS22 INT_R_X23Y7/NW2BEG0 INT_R_X23Y8/NW2A0 
pips: CLBLL_R_X23Y7/CLBLL_R.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 CLBLM_L_X20Y10/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X20Y8/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 INT_L_X20Y10/INT_L.NN2END0->>IMUX_L0 INT_L_X20Y8/INT_L.WW2END_N0_3->>IMUX_L32 INT_L_X20Y8/INT_L.WW2END_N0_3->>NN2BEG0 INT_L_X22Y7/INT_L.NW2END_S0_0->>WW2BEG3 INT_R_X23Y7/INT_R.LOGIC_OUTS22->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[irl][3][2]_i_13_n_0 - 
wires: CLBLL_R_X19Y10/CLBLL_NE2A3 CLBLL_R_X19Y8/CLBLL_SE2A3 CLBLL_R_X19Y9/CLBLL_LOGIC_OUTS17 CLBLL_R_X19Y9/CLBLL_L_BMUX CLBLM_L_X20Y10/CLBLM_IMUX23 CLBLM_L_X20Y10/CLBLM_IMUX6 CLBLM_L_X20Y10/CLBLM_L_A1 CLBLM_L_X20Y10/CLBLM_L_C3 CLBLM_L_X20Y10/CLBLM_NE2A3 CLBLM_L_X20Y8/CLBLM_SE2A3 CLBLM_L_X20Y9/CLBLM_IMUX30 CLBLM_L_X20Y9/CLBLM_L_C5 INT_L_X20Y10/IMUX_L23 INT_L_X20Y10/IMUX_L6 INT_L_X20Y10/NE2END3 INT_L_X20Y8/NR1BEG3 INT_L_X20Y8/SE2END3 INT_L_X20Y9/IMUX_L30 INT_L_X20Y9/NR1END3 INT_R_X19Y10/NE2A3 INT_R_X19Y8/SE2A3 INT_R_X19Y9/LOGIC_OUTS17 INT_R_X19Y9/NE2BEG3 INT_R_X19Y9/SE2BEG3 
pips: CLBLL_R_X19Y9/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLM_L_X20Y10/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X20Y10/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X20Y9/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 INT_L_X20Y10/INT_L.NE2END3->>IMUX_L23 INT_L_X20Y10/INT_L.NE2END3->>IMUX_L6 INT_L_X20Y8/INT_L.SE2END3->>NR1BEG3 INT_L_X20Y9/INT_L.NR1END3->>IMUX_L30 INT_R_X19Y9/INT_R.LOGIC_OUTS17->>NE2BEG3 INT_R_X19Y9/INT_R.LOGIC_OUTS17->>SE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[irl][3][0]_i_6_n_0 - 
wires: CLBLM_L_X20Y10/CLBLM_IMUX10 CLBLM_L_X20Y10/CLBLM_LOGIC_OUTS9 CLBLM_L_X20Y10/CLBLM_L_A4 CLBLM_L_X20Y10/CLBLM_L_B INT_L_X20Y10/IMUX_L10 INT_L_X20Y10/LOGIC_OUTS_L9 
pips: CLBLM_L_X20Y10/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X20Y10/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X20Y10/INT_L.LOGIC_OUTS_L9->>IMUX_L10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][3][2]_i_16_n_0 - 
wires: CLBLM_L_X20Y10/CLBLM_IMUX34 CLBLM_L_X20Y10/CLBLM_IMUX9 CLBLM_L_X20Y10/CLBLM_L_A5 CLBLM_L_X20Y10/CLBLM_L_C6 CLBLM_L_X20Y12/CLBLM_LOGIC_OUTS18 CLBLM_L_X20Y12/CLBLM_L_CMUX INT_L_X20Y10/BYP_ALT0 INT_L_X20Y10/BYP_BOUNCE0 INT_L_X20Y10/IMUX_L34 INT_L_X20Y10/IMUX_L9 INT_L_X20Y10/SS2END0 INT_L_X20Y11/SS2A0 INT_L_X20Y12/LOGIC_OUTS_L18 INT_L_X20Y12/SS2BEG0 
pips: CLBLM_L_X20Y10/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X20Y10/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X20Y12/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X20Y10/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X20Y10/INT_L.BYP_BOUNCE0->>IMUX_L34 INT_L_X20Y10/INT_L.SS2END0->>BYP_ALT0 INT_L_X20Y10/INT_L.SS2END0->>IMUX_L9 INT_L_X20Y12/INT_L.LOGIC_OUTS_L18->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[irl][3][2]_i_17_n_0 - 
wires: CLBLL_R_X21Y10/CLBLL_WW2A1 CLBLM_L_X20Y10/CLBLM_IMUX20 CLBLM_L_X20Y10/CLBLM_IMUX3 CLBLM_L_X20Y10/CLBLM_L_A2 CLBLM_L_X20Y10/CLBLM_L_C2 CLBLM_L_X22Y10/CLBLM_WW2A1 CLBLM_L_X22Y8/CLBLM_LOGIC_OUTS20 CLBLM_L_X22Y8/CLBLM_M_AMUX INT_L_X20Y10/IMUX_L20 INT_L_X20Y10/IMUX_L3 INT_L_X20Y10/WW2END1 INT_L_X22Y10/NN2END2 INT_L_X22Y10/WW2BEG1 INT_L_X22Y8/LOGIC_OUTS_L20 INT_L_X22Y8/NN2BEG2 INT_L_X22Y9/NN2A2 INT_R_X21Y10/WW2A1 
pips: CLBLM_L_X20Y10/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X20Y10/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X22Y8/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X20Y10/INT_L.WW2END1->>IMUX_L20 INT_L_X20Y10/INT_L.WW2END1->>IMUX_L3 INT_L_X22Y10/INT_L.NN2END2->>WW2BEG1 INT_L_X22Y8/INT_L.LOGIC_OUTS_L20->>NN2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[irl][3][0]_i_7_n_0 - 
wires: CLBLL_R_X21Y11/CLBLL_WW2END2 CLBLL_R_X23Y11/CLBLL_LL_C CLBLL_R_X23Y11/CLBLL_LOGIC_OUTS14 CLBLM_L_X20Y10/CLBLM_IMUX5 CLBLM_L_X20Y10/CLBLM_L_A6 CLBLM_L_X22Y11/CLBLM_WW2END2 INT_L_X20Y10/IMUX_L5 INT_L_X20Y10/SW2END2 INT_L_X22Y11/WW2A2 INT_R_X21Y10/SW2A2 INT_R_X21Y11/SW2BEG2 INT_R_X21Y11/WW2END2 INT_R_X23Y11/LOGIC_OUTS14 INT_R_X23Y11/WW2BEG2 
pips: CLBLL_R_X23Y11/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLM_L_X20Y10/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X20Y10/INT_L.SW2END2->>IMUX_L5 INT_R_X21Y11/INT_R.WW2END2->>SW2BEG2 INT_R_X23Y11/INT_R.LOGIC_OUTS14->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][3][1]_i_8_n_0 - 
wires: CLBLM_L_X20Y10/CLBLM_IMUX36 CLBLM_L_X20Y10/CLBLM_L_D2 CLBLM_L_X20Y12/CLBLM_LOGIC_OUTS10 CLBLM_L_X20Y12/CLBLM_L_C CLBLM_L_X20Y9/CLBLM_IMUX14 CLBLM_L_X20Y9/CLBLM_IMUX15 CLBLM_L_X20Y9/CLBLM_IMUX39 CLBLM_L_X20Y9/CLBLM_L_B1 CLBLM_L_X20Y9/CLBLM_L_D3 CLBLM_L_X20Y9/CLBLM_M_B1 INT_L_X20Y10/FAN_ALT0 INT_L_X20Y10/FAN_BOUNCE0 INT_L_X20Y10/IMUX_L36 INT_L_X20Y10/SR1BEG3 INT_L_X20Y10/SR1END_N3_3 INT_L_X20Y10/SS2END2 INT_L_X20Y11/SS2A2 INT_L_X20Y12/LOGIC_OUTS_L10 INT_L_X20Y12/SS2BEG2 INT_L_X20Y9/FAN_BOUNCE_S3_0 INT_L_X20Y9/IMUX_L14 INT_L_X20Y9/IMUX_L15 INT_L_X20Y9/IMUX_L39 INT_L_X20Y9/SR1END3 
pips: CLBLM_L_X20Y10/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X20Y12/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_L_X20Y9/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X20Y9/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X20Y9/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 INT_L_X20Y10/INT_L.FAN_ALT0->>FAN_BOUNCE0 INT_L_X20Y10/INT_L.SR1END_N3_3->>FAN_ALT0 INT_L_X20Y10/INT_L.SS2END2->>IMUX_L36 INT_L_X20Y10/INT_L.SS2END2->>SR1BEG3 INT_L_X20Y12/INT_L.LOGIC_OUTS_L10->>SS2BEG2 INT_L_X20Y9/INT_L.FAN_BOUNCE_S3_0->>IMUX_L14 INT_L_X20Y9/INT_L.SR1END3->>IMUX_L15 INT_L_X20Y9/INT_L.SR1END3->>IMUX_L39 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r[irl][3][3]_i_16_n_0 - 
wires: CLBLL_R_X19Y11/CLBLL_NW4A2 CLBLL_R_X19Y9/CLBLL_EE2A1 CLBLM_L_X20Y11/CLBLM_LOGIC_OUTS16 CLBLM_L_X20Y11/CLBLM_L_AMUX CLBLM_L_X20Y11/CLBLM_NW4A2 CLBLM_L_X20Y9/CLBLM_EE2A1 CLBLM_L_X20Y9/CLBLM_IMUX18 CLBLM_L_X20Y9/CLBLM_IMUX26 CLBLM_L_X20Y9/CLBLM_IMUX42 CLBLM_L_X20Y9/CLBLM_L_B4 CLBLM_L_X20Y9/CLBLM_L_D6 CLBLM_L_X20Y9/CLBLM_M_B2 INT_L_X18Y10/SS6E1 INT_L_X18Y11/SS6D1 INT_L_X18Y12/SS6C1 INT_L_X18Y13/SS6B1 INT_L_X18Y14/SS6A1 INT_L_X18Y15/NW6END2 INT_L_X18Y15/SS6BEG1 INT_L_X18Y9/EE2BEG1 INT_L_X18Y9/SS6END1 INT_L_X20Y11/LOGIC_OUTS_L16 INT_L_X20Y11/NW6BEG2 INT_L_X20Y9/EE2END1 INT_L_X20Y9/IMUX_L18 INT_L_X20Y9/IMUX_L26 INT_L_X20Y9/IMUX_L42 INT_R_X19Y11/NW6A2 INT_R_X19Y12/NW6B2 INT_R_X19Y13/NW6C2 INT_R_X19Y14/NW6D2 INT_R_X19Y15/NW6E2 INT_R_X19Y9/EE2A1 
pips: CLBLM_L_X20Y11/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_L_X20Y9/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X20Y9/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X20Y9/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 INT_L_X18Y15/INT_L.NW6END2->>SS6BEG1 INT_L_X18Y9/INT_L.SS6END1->>EE2BEG1 INT_L_X20Y11/INT_L.LOGIC_OUTS_L16->>NW6BEG2 INT_L_X20Y9/INT_L.EE2END1->>IMUX_L18 INT_L_X20Y9/INT_L.EE2END1->>IMUX_L26 INT_L_X20Y9/INT_L.EE2END1->>IMUX_L42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[irl][3][0]_i_8_n_0 - 
wires: CLBLL_R_X19Y10/CLBLL_SW4END0 CLBLL_R_X19Y9/CLBLL_SE2A0 CLBLL_R_X21Y14/CLBLL_WW4END1 CLBLL_R_X23Y14/CLBLL_WW4B1 CLBLL_R_X25Y14/CLBLL_LOGIC_OUTS9 CLBLL_R_X25Y14/CLBLL_L_B CLBLM_L_X20Y10/CLBLM_SW4END0 CLBLM_L_X20Y9/CLBLM_IMUX25 CLBLM_L_X20Y9/CLBLM_L_B5 CLBLM_L_X20Y9/CLBLM_SE2A0 CLBLM_L_X22Y14/CLBLM_WW4END1 CLBLM_L_X24Y14/CLBLM_WW4B1 INT_L_X20Y10/SW6E0 INT_L_X20Y11/SW6D0 INT_L_X20Y12/SW6C0 INT_L_X20Y13/SW6B0 INT_L_X20Y14/SW6A0 INT_L_X20Y9/IMUX_L25 INT_L_X20Y9/SE2END0 INT_L_X22Y14/WW4C1 INT_L_X24Y14/WW4A1 INT_R_X19Y10/SE2BEG0 INT_R_X19Y10/SW6END0 INT_R_X19Y9/SE2A0 INT_R_X21Y14/SW6BEG0 INT_R_X21Y14/WW4END1 INT_R_X23Y14/WW4B1 INT_R_X25Y14/LOGIC_OUTS9 INT_R_X25Y14/WW4BEG1 VBRK_X60Y15/VBRK_WW4B1 
pips: CLBLL_R_X25Y14/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLM_L_X20Y9/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 INT_L_X20Y9/INT_L.SE2END0->>IMUX_L25 INT_R_X19Y10/INT_R.SW6END0->>SE2BEG0 INT_R_X21Y14/INT_R.WW4END1->>SW6BEG0 INT_R_X25Y14/INT_R.LOGIC_OUTS9->>WW4BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][3][3]_i_15_n_0 - 
wires: CLBLL_R_X19Y10/CLBLL_LL_AMUX CLBLL_R_X19Y10/CLBLL_LOGIC_OUTS20 CLBLL_R_X19Y9/CLBLL_SE2A2 CLBLM_L_X20Y9/CLBLM_IMUX16 CLBLM_L_X20Y9/CLBLM_IMUX36 CLBLM_L_X20Y9/CLBLM_L_B3 CLBLM_L_X20Y9/CLBLM_L_D2 CLBLM_L_X20Y9/CLBLM_SE2A2 INT_L_X20Y9/FAN_ALT7 INT_L_X20Y9/FAN_BOUNCE7 INT_L_X20Y9/IMUX_L16 INT_L_X20Y9/IMUX_L36 INT_L_X20Y9/SE2END2 INT_R_X19Y10/LOGIC_OUTS20 INT_R_X19Y10/SE2BEG2 INT_R_X19Y9/SE2A2 
pips: CLBLL_R_X19Y10/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLM_L_X20Y9/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X20Y9/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 INT_L_X20Y9/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X20Y9/INT_L.FAN_BOUNCE7->>IMUX_L16 INT_L_X20Y9/INT_L.SE2END2->>FAN_ALT7 INT_L_X20Y9/INT_L.SE2END2->>IMUX_L36 INT_R_X19Y10/INT_R.LOGIC_OUTS20->>SE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[irl][3][3]_i_6_n_0 - 
wires: CLBLL_R_X21Y10/CLBLL_SW4END2 CLBLL_R_X23Y14/CLBLL_WW2END2 CLBLL_R_X25Y14/CLBLL_LOGIC_OUTS10 CLBLL_R_X25Y14/CLBLL_L_C CLBLM_L_X20Y10/CLBLM_IMUX12 CLBLM_L_X20Y10/CLBLM_M_B6 CLBLM_L_X20Y9/CLBLM_IMUX13 CLBLM_L_X20Y9/CLBLM_IMUX24 CLBLM_L_X20Y9/CLBLM_IMUX46 CLBLM_L_X20Y9/CLBLM_L_B6 CLBLM_L_X20Y9/CLBLM_L_D5 CLBLM_L_X20Y9/CLBLM_M_B5 CLBLM_L_X22Y10/CLBLM_SW4END2 CLBLM_L_X24Y14/CLBLM_WW2END2 INT_L_X20Y10/IMUX_L12 INT_L_X20Y10/SR1BEG2 INT_L_X20Y10/WL1END1 INT_L_X20Y8/SR1END3 INT_L_X20Y9/IMUX_L13 INT_L_X20Y9/IMUX_L24 INT_L_X20Y9/IMUX_L46 INT_L_X20Y9/SR1BEG3 INT_L_X20Y9/SR1END2 INT_L_X20Y9/SR1END_N3_3 INT_L_X22Y10/SW6E2 INT_L_X22Y11/SW6D2 INT_L_X22Y12/SW6C2 INT_L_X22Y13/SW6B2 INT_L_X22Y14/SW6A2 INT_L_X24Y14/WW2A2 INT_R_X21Y10/SW6END2 INT_R_X21Y10/WL1BEG1 INT_R_X23Y14/SW6BEG2 INT_R_X23Y14/WW2END2 INT_R_X25Y14/LOGIC_OUTS10 INT_R_X25Y14/WW2BEG2 VBRK_X60Y15/VBRK_WW2END2 
pips: CLBLL_R_X25Y14/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLM_L_X20Y10/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X20Y9/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X20Y9/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X20Y9/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 INT_L_X20Y10/INT_L.WL1END1->>IMUX_L12 INT_L_X20Y10/INT_L.WL1END1->>SR1BEG2 INT_L_X20Y9/INT_L.SR1END2->>IMUX_L13 INT_L_X20Y9/INT_L.SR1END2->>IMUX_L46 INT_L_X20Y9/INT_L.SR1END2->>SR1BEG3 INT_L_X20Y9/INT_L.SR1END_N3_3->>IMUX_L24 INT_R_X21Y10/INT_R.SW6END2->>WL1BEG1 INT_R_X23Y14/INT_R.WW2END2->>SW6BEG2 INT_R_X25Y14/INT_R.LOGIC_OUTS10->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r[irl][3][3]_i_5_n_0 - 
wires: CLBLL_R_X21Y10/CLBLL_LL_B CLBLL_R_X21Y10/CLBLL_LOGIC_OUTS13 CLBLM_L_X20Y10/CLBLM_IMUX17 CLBLM_L_X20Y10/CLBLM_M_B3 CLBLM_L_X20Y9/CLBLM_IMUX19 CLBLM_L_X20Y9/CLBLM_IMUX27 CLBLM_L_X20Y9/CLBLM_IMUX41 CLBLM_L_X20Y9/CLBLM_L_B2 CLBLM_L_X20Y9/CLBLM_L_D1 CLBLM_L_X20Y9/CLBLM_M_B4 INT_L_X20Y10/IMUX_L17 INT_L_X20Y10/SR1BEG1 INT_L_X20Y10/WL1END0 INT_L_X20Y8/FAN_BOUNCE_S3_6 INT_L_X20Y9/FAN_ALT6 INT_L_X20Y9/FAN_BOUNCE6 INT_L_X20Y9/IMUX_L19 INT_L_X20Y9/IMUX_L27 INT_L_X20Y9/IMUX_L41 INT_L_X20Y9/SR1END1 INT_R_X21Y10/LOGIC_OUTS13 INT_R_X21Y10/WL1BEG0 
pips: CLBLL_R_X21Y10/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLM_L_X20Y10/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X20Y9/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X20Y9/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X20Y9/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 INT_L_X20Y10/INT_L.WL1END0->>IMUX_L17 INT_L_X20Y10/INT_L.WL1END0->>SR1BEG1 INT_L_X20Y9/INT_L.FAN_ALT6->>FAN_BOUNCE6 INT_L_X20Y9/INT_L.FAN_BOUNCE6->>IMUX_L41 INT_L_X20Y9/INT_L.SR1END1->>FAN_ALT6 INT_L_X20Y9/INT_L.SR1END1->>IMUX_L19 INT_L_X20Y9/INT_L.SR1END1->>IMUX_L27 INT_R_X21Y10/INT_R.LOGIC_OUTS13->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r[irl][3][1]_i_7_n_0 - 
wires: CLBLL_R_X19Y10/CLBLL_NE2A1 CLBLL_R_X19Y14/CLBLL_SW4A1 CLBLM_L_X20Y10/CLBLM_IMUX26 CLBLM_L_X20Y10/CLBLM_IMUX41 CLBLM_L_X20Y10/CLBLM_L_B4 CLBLM_L_X20Y10/CLBLM_L_D1 CLBLM_L_X20Y10/CLBLM_NE2A1 CLBLM_L_X20Y14/CLBLM_LOGIC_OUTS9 CLBLM_L_X20Y14/CLBLM_L_B CLBLM_L_X20Y14/CLBLM_SW4A1 INT_L_X18Y10/SE2BEG1 INT_L_X18Y10/SW6END1 INT_L_X18Y9/SE2A1 INT_L_X20Y10/IMUX_L26 INT_L_X20Y10/IMUX_L41 INT_L_X20Y10/NE2END1 INT_L_X20Y14/LOGIC_OUTS_L9 INT_L_X20Y14/SW6BEG1 INT_R_X19Y10/NE2A1 INT_R_X19Y10/SW6E1 INT_R_X19Y11/SW6D1 INT_R_X19Y12/SW6C1 INT_R_X19Y13/SW6B1 INT_R_X19Y14/SW6A1 INT_R_X19Y9/NE2BEG1 INT_R_X19Y9/SE2END1 
pips: CLBLM_L_X20Y10/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X20Y10/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X20Y14/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X18Y10/INT_L.SW6END1->>SE2BEG1 INT_L_X20Y10/INT_L.NE2END1->>IMUX_L26 INT_L_X20Y10/INT_L.NE2END1->>IMUX_L41 INT_L_X20Y14/INT_L.LOGIC_OUTS_L9->>SW6BEG1 INT_R_X19Y9/INT_R.SE2END1->>NE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[irl][3][3]_i_11_n_0 - 
wires: CLBLL_R_X19Y10/CLBLL_IMUX6 CLBLL_R_X19Y10/CLBLL_L_A1 CLBLL_R_X19Y10/CLBLL_WL1END2 CLBLL_R_X21Y10/CLBLL_EE2BEG3 CLBLL_R_X21Y10/CLBLL_LL_BMUX CLBLL_R_X21Y10/CLBLL_LOGIC_OUTS21 CLBLL_R_X23Y11/CLBLL_IMUX22 CLBLL_R_X23Y11/CLBLL_LL_C3 CLBLM_L_X20Y10/CLBLM_IMUX14 CLBLM_L_X20Y10/CLBLM_L_B1 CLBLM_L_X20Y10/CLBLM_WL1END2 CLBLM_L_X20Y11/CLBLM_IMUX0 CLBLM_L_X20Y11/CLBLM_L_A3 CLBLM_L_X22Y10/CLBLM_EE2BEG3 INT_L_X20Y10/IMUX_L14 INT_L_X20Y10/WL1BEG2 INT_L_X20Y10/WL1END2 INT_L_X20Y10/WR1END_S1_0 INT_L_X20Y11/IMUX_L0 INT_L_X20Y11/WR1END0 INT_L_X22Y10/EE2A3 INT_R_X19Y10/IMUX6 INT_R_X19Y10/WL1END2 INT_R_X21Y10/EE2BEG3 INT_R_X21Y10/LOGIC_OUTS21 INT_R_X21Y10/WL1BEG2 INT_R_X21Y10/WR1BEG_S0 INT_R_X21Y11/WR1BEG0 INT_R_X23Y10/EE2END3 INT_R_X23Y10/NR1BEG3 INT_R_X23Y11/IMUX22 INT_R_X23Y11/NR1END3 
pips: CLBLL_R_X19Y10/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X21Y10/CLBLL_R.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLL_R_X23Y11/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLM_L_X20Y10/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X20Y11/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 INT_L_X20Y10/INT_L.WL1END2->>IMUX_L14 INT_L_X20Y10/INT_L.WR1END_S1_0->>WL1BEG2 INT_L_X20Y11/INT_L.WR1END0->>IMUX_L0 INT_R_X19Y10/INT_R.WL1END2->>IMUX6 INT_R_X21Y10/INT_R.LOGIC_OUTS21->>EE2BEG3 INT_R_X21Y10/INT_R.LOGIC_OUTS21->>WL1BEG2 INT_R_X21Y10/INT_R.LOGIC_OUTS21->>WR1BEG_S0 INT_R_X23Y10/INT_R.EE2END3->>NR1BEG3 INT_R_X23Y11/INT_R.NR1END3->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r[irl][3][3]_i_12_n_0 - 
wires: CLBLL_R_X19Y10/CLBLL_IMUX5 CLBLL_R_X19Y10/CLBLL_IMUX8 CLBLL_R_X19Y10/CLBLL_LL_A5 CLBLL_R_X19Y10/CLBLL_L_A6 CLBLL_R_X19Y11/CLBLL_IMUX12 CLBLL_R_X19Y11/CLBLL_LL_B6 CLBLL_R_X19Y11/CLBLL_WL1END1 CLBLL_R_X21Y12/CLBLL_WW4END3 CLBLL_R_X23Y12/CLBLL_WW4B3 CLBLL_R_X25Y12/CLBLL_LL_D CLBLL_R_X25Y12/CLBLL_LOGIC_OUTS15 CLBLM_L_X20Y10/CLBLM_IMUX13 CLBLM_L_X20Y10/CLBLM_IMUX21 CLBLM_L_X20Y10/CLBLM_L_B6 CLBLM_L_X20Y10/CLBLM_L_C4 CLBLM_L_X20Y11/CLBLM_WL1END1 CLBLM_L_X22Y12/CLBLM_WW4END3 CLBLM_L_X24Y12/CLBLM_WW4B3 INT_L_X20Y10/IMUX_L13 INT_L_X20Y10/IMUX_L21 INT_L_X20Y10/SL1END2 INT_L_X20Y11/SL1BEG2 INT_L_X20Y11/SW2END2 INT_L_X20Y11/WL1BEG1 INT_L_X22Y12/WW4C3 INT_L_X24Y12/WW4A3 INT_R_X19Y10/IMUX5 INT_R_X19Y10/IMUX8 INT_R_X19Y10/SR1BEG3 INT_R_X19Y10/SR1END2 INT_R_X19Y10/SR1END_N3_3 INT_R_X19Y11/IMUX12 INT_R_X19Y11/SR1BEG2 INT_R_X19Y11/WL1END1 INT_R_X19Y9/SR1END3 INT_R_X21Y11/SW2A2 INT_R_X21Y12/SW2BEG2 INT_R_X21Y12/WW4END3 INT_R_X23Y12/WW4B3 INT_R_X25Y12/LOGIC_OUTS15 INT_R_X25Y12/WW4BEG3 VBRK_X60Y13/VBRK_WW4B3 
pips: CLBLL_R_X19Y10/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X19Y10/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X19Y11/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X25Y12/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 CLBLM_L_X20Y10/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X20Y10/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 INT_L_X20Y10/INT_L.SL1END2->>IMUX_L13 INT_L_X20Y10/INT_L.SL1END2->>IMUX_L21 INT_L_X20Y11/INT_L.SW2END2->>SL1BEG2 INT_L_X20Y11/INT_L.SW2END2->>WL1BEG1 INT_R_X19Y10/INT_R.SR1END2->>IMUX5 INT_R_X19Y10/INT_R.SR1END2->>SR1BEG3 INT_R_X19Y10/INT_R.SR1END_N3_3->>IMUX8 INT_R_X19Y11/INT_R.WL1END1->>IMUX12 INT_R_X19Y11/INT_R.WL1END1->>SR1BEG2 INT_R_X21Y12/INT_R.WW4END3->>SW2BEG2 INT_R_X25Y12/INT_R.LOGIC_OUTS15->>WW4BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

r[irl][3][2]_i_18_n_0 - 
wires: CLBLL_R_X19Y10/CLBLL_SE2A0 CLBLL_R_X19Y11/CLBLL_IMUX24 CLBLL_R_X19Y11/CLBLL_LL_B5 CLBLL_R_X19Y12/CLBLL_LOGIC_OUTS8 CLBLL_R_X19Y12/CLBLL_L_A CLBLM_L_X20Y10/CLBLM_IMUX25 CLBLM_L_X20Y10/CLBLM_L_B5 CLBLM_L_X20Y10/CLBLM_SE2A0 CLBLM_L_X20Y9/CLBLM_IMUX17 CLBLM_L_X20Y9/CLBLM_M_B3 INT_L_X20Y10/IMUX_L25 INT_L_X20Y10/SE2END0 INT_L_X20Y10/SL1BEG0 INT_L_X20Y9/IMUX_L17 INT_L_X20Y9/SL1END0 INT_R_X19Y10/SE2A0 INT_R_X19Y11/IMUX24 INT_R_X19Y11/SE2BEG0 INT_R_X19Y11/SL1END0 INT_R_X19Y12/LOGIC_OUTS8 INT_R_X19Y12/SL1BEG0 
pips: CLBLL_R_X19Y11/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X19Y12/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLM_L_X20Y10/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X20Y9/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 INT_L_X20Y10/INT_L.SE2END0->>IMUX_L25 INT_L_X20Y10/INT_L.SE2END0->>SL1BEG0 INT_L_X20Y9/INT_L.SL1END0->>IMUX_L17 INT_R_X19Y11/INT_R.SL1END0->>IMUX24 INT_R_X19Y11/INT_R.SL1END0->>SE2BEG0 INT_R_X19Y12/INT_R.LOGIC_OUTS8->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[irl][3][2]_i_14_n_0 - 
wires: CLBLL_R_X19Y11/CLBLL_ER1BEG3 CLBLL_R_X19Y12/CLBLL_LOGIC_OUTS16 CLBLL_R_X19Y12/CLBLL_L_AMUX CLBLL_R_X21Y11/CLBLL_EE2BEG0 CLBLL_R_X23Y11/CLBLL_IMUX32 CLBLL_R_X23Y11/CLBLL_LL_C1 CLBLM_L_X20Y10/CLBLM_IMUX30 CLBLM_L_X20Y10/CLBLM_L_C5 CLBLM_L_X20Y11/CLBLM_ER1BEG3 CLBLM_L_X22Y11/CLBLM_EE2BEG0 INT_L_X20Y10/ER1BEG_S0 INT_L_X20Y10/IMUX_L30 INT_L_X20Y10/SL1END3 INT_L_X20Y11/ER1BEG0 INT_L_X20Y11/ER1END3 INT_L_X20Y11/SL1BEG3 INT_L_X20Y12/ER1END_N3_3 INT_L_X22Y11/EE2A0 INT_R_X19Y11/ER1BEG3 INT_R_X19Y11/SL1END2 INT_R_X19Y12/LOGIC_OUTS16 INT_R_X19Y12/SL1BEG2 INT_R_X21Y11/EE2BEG0 INT_R_X21Y11/ER1END0 INT_R_X23Y11/EE2END0 INT_R_X23Y11/IMUX32 
pips: CLBLL_R_X19Y12/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLL_R_X23Y11/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLM_L_X20Y10/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 INT_L_X20Y10/INT_L.SL1END3->>ER1BEG_S0 INT_L_X20Y10/INT_L.SL1END3->>IMUX_L30 INT_L_X20Y11/INT_L.ER1END3->>SL1BEG3 INT_R_X19Y11/INT_R.SL1END2->>ER1BEG3 INT_R_X19Y12/INT_R.LOGIC_OUTS16->>SL1BEG2 INT_R_X21Y11/INT_R.ER1END0->>EE2BEG0 INT_R_X23Y11/INT_R.EE2END0->>IMUX32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[irl][3][3]_i_18_n_0 - 
wires: CLBLL_R_X23Y11/CLBLL_IMUX35 CLBLL_R_X23Y11/CLBLL_LL_C6 CLBLL_R_X23Y11/CLBLL_WL1END1 CLBLL_R_X25Y12/CLBLL_IMUX40 CLBLL_R_X25Y12/CLBLL_LL_D1 CLBLL_R_X25Y12/CLBLL_NW2A0 CLBLM_L_X24Y11/CLBLM_WL1END1 CLBLM_L_X24Y12/CLBLM_IMUX28 CLBLM_L_X24Y12/CLBLM_M_C4 CLBLM_L_X26Y11/CLBLM_LOGIC_OUTS22 CLBLM_L_X26Y11/CLBLM_M_CMUX CLBLM_L_X26Y12/CLBLM_NW2A0 INT_L_X24Y11/NL1BEG2 INT_L_X24Y11/WL1BEG1 INT_L_X24Y11/WL1END2 INT_L_X24Y12/IMUX_L28 INT_L_X24Y12/NL1END2 INT_L_X26Y11/LOGIC_OUTS_L22 INT_L_X26Y11/NW2BEG0 INT_L_X26Y12/NW2A0 INT_R_X23Y11/IMUX35 INT_R_X23Y11/WL1END1 INT_R_X25Y11/NW2END_S0_0 INT_R_X25Y11/WL1BEG2 INT_R_X25Y12/IMUX40 INT_R_X25Y12/NW2END0 VBRK_X60Y12/VBRK_WL1END1 
pips: CLBLL_R_X23Y11/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X25Y12/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLM_L_X24Y12/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X26Y11/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X24Y11/INT_L.WL1END2->>NL1BEG2 INT_L_X24Y11/INT_L.WL1END2->>WL1BEG1 INT_L_X24Y12/INT_L.NL1END2->>IMUX_L28 INT_L_X26Y11/INT_L.LOGIC_OUTS_L22->>NW2BEG0 INT_R_X23Y11/INT_R.WL1END1->>IMUX35 INT_R_X25Y11/INT_R.NW2END_S0_0->>WL1BEG2 INT_R_X25Y12/INT_R.NW2END0->>IMUX40 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[irl][3][3]_i_19_n_0 - 
wires: CLBLL_R_X23Y11/CLBLL_IMUX31 CLBLL_R_X23Y11/CLBLL_LL_C5 CLBLL_R_X23Y13/CLBLL_EL1BEG2 CLBLL_R_X23Y13/CLBLL_LOGIC_OUTS17 CLBLL_R_X23Y13/CLBLL_L_BMUX CLBLL_R_X25Y12/CLBLL_IMUX44 CLBLL_R_X25Y12/CLBLL_LL_D4 CLBLM_L_X24Y13/CLBLM_EL1BEG2 INT_L_X24Y12/SE2A2 INT_L_X24Y13/EL1END2 INT_L_X24Y13/SE2BEG2 INT_R_X23Y11/IMUX31 INT_R_X23Y11/SS2END3 INT_R_X23Y12/SS2A3 INT_R_X23Y12/SS2END_N0_3 INT_R_X23Y13/EL1BEG2 INT_R_X23Y13/LOGIC_OUTS17 INT_R_X23Y13/SS2BEG3 INT_R_X25Y12/IMUX44 INT_R_X25Y12/SE2END2 VBRK_X60Y14/VBRK_EL1BEG2 
pips: CLBLL_R_X23Y11/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X23Y13/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLL_R_X25Y12/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 INT_L_X24Y13/INT_L.EL1END2->>SE2BEG2 INT_R_X23Y11/INT_R.SS2END3->>IMUX31 INT_R_X23Y13/INT_R.LOGIC_OUTS17->>EL1BEG2 INT_R_X23Y13/INT_R.LOGIC_OUTS17->>SS2BEG3 INT_R_X25Y12/INT_R.SE2END2->>IMUX44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[irl][3][2]_i_12_n_0 - 
wires: CLBLL_R_X21Y10/CLBLL_IMUX45 CLBLL_R_X21Y10/CLBLL_LL_D2 CLBLL_R_X21Y10/CLBLL_WW2END2 CLBLL_R_X23Y11/CLBLL_IMUX29 CLBLL_R_X23Y11/CLBLL_LL_C2 CLBLL_R_X23Y13/CLBLL_WW2END2 CLBLL_R_X25Y13/CLBLL_LL_C CLBLL_R_X25Y13/CLBLL_LOGIC_OUTS14 CLBLM_L_X22Y10/CLBLM_WW2END2 CLBLM_L_X24Y13/CLBLM_WW2END2 INT_L_X22Y10/WW2A2 INT_L_X24Y13/WW2A2 INT_R_X21Y10/IMUX45 INT_R_X21Y10/WW2END2 INT_R_X23Y10/SL1END2 INT_R_X23Y10/WW2BEG2 INT_R_X23Y11/IMUX29 INT_R_X23Y11/SL1BEG2 INT_R_X23Y11/SS2END2 INT_R_X23Y12/SS2A2 INT_R_X23Y13/SS2BEG2 INT_R_X23Y13/WW2END2 INT_R_X25Y13/LOGIC_OUTS14 INT_R_X25Y13/WW2BEG2 VBRK_X60Y14/VBRK_WW2END2 
pips: CLBLL_R_X21Y10/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_R_X23Y11/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X25Y13/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_R_X21Y10/INT_R.WW2END2->>IMUX45 INT_R_X23Y10/INT_R.SL1END2->>WW2BEG2 INT_R_X23Y11/INT_R.SS2END2->>IMUX29 INT_R_X23Y11/INT_R.SS2END2->>SL1BEG2 INT_R_X23Y13/INT_R.WW2END2->>SS2BEG2 INT_R_X25Y13/INT_R.LOGIC_OUTS14->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[irl][3][0]_i_9_n_0 - 
wires: CLBLL_R_X23Y11/CLBLL_IMUX28 CLBLL_R_X23Y11/CLBLL_LL_C4 CLBLL_R_X23Y9/CLBLL_SW4END2 CLBLL_R_X25Y13/CLBLL_LOGIC_OUTS10 CLBLL_R_X25Y13/CLBLL_L_C CLBLM_L_X24Y9/CLBLM_SW4END2 INT_L_X24Y10/SW6D2 INT_L_X24Y11/SW6C2 INT_L_X24Y12/SW6B2 INT_L_X24Y13/SW6A2 INT_L_X24Y9/SW6E2 INT_R_X23Y10/NL1END2 INT_R_X23Y10/NR1BEG2 INT_R_X23Y11/IMUX28 INT_R_X23Y11/NR1END2 INT_R_X23Y9/NL1BEG2 INT_R_X23Y9/SW6END2 INT_R_X25Y13/LOGIC_OUTS10 INT_R_X25Y13/SW6BEG2 VBRK_X60Y10/VBRK_SW4END2 
pips: CLBLL_R_X23Y11/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X25Y13/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 INT_R_X23Y10/INT_R.NL1END2->>NR1BEG2 INT_R_X23Y11/INT_R.NR1END2->>IMUX28 INT_R_X23Y9/INT_R.SW6END2->>NL1BEG2 INT_R_X25Y13/INT_R.LOGIC_OUTS10->>SW6BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][3][3]_i_13_n_0 - 
wires: CLBLL_R_X25Y11/CLBLL_WR1END3 CLBLL_R_X25Y13/CLBLL_IMUX37 CLBLL_R_X25Y13/CLBLL_L_D4 CLBLL_R_X25Y14/CLBLL_IMUX14 CLBLL_R_X25Y14/CLBLL_IMUX23 CLBLL_R_X25Y14/CLBLL_L_B1 CLBLL_R_X25Y14/CLBLL_L_C3 CLBLM_L_X26Y11/CLBLM_LOGIC_OUTS14 CLBLM_L_X26Y11/CLBLM_M_C CLBLM_L_X26Y11/CLBLM_WR1END3 INT_L_X26Y11/LOGIC_OUTS_L14 INT_L_X26Y11/WR1BEG3 INT_R_X25Y11/NN2BEG3 INT_R_X25Y11/WR1END3 INT_R_X25Y12/NN2A3 INT_R_X25Y13/IMUX37 INT_R_X25Y13/NN2BEG3 INT_R_X25Y13/NN2END3 INT_R_X25Y14/FAN_BOUNCE_S3_0 INT_R_X25Y14/IMUX14 INT_R_X25Y14/IMUX23 INT_R_X25Y14/NN2A3 INT_R_X25Y14/SR1END3 INT_R_X25Y15/FAN_ALT0 INT_R_X25Y15/FAN_BOUNCE0 INT_R_X25Y15/NN2END3 INT_R_X25Y15/SR1BEG3 INT_R_X25Y15/SR1END_N3_3 
pips: CLBLL_R_X25Y13/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_R_X25Y14/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X25Y14/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLM_L_X26Y11/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X26Y11/INT_L.LOGIC_OUTS_L14->>WR1BEG3 INT_R_X25Y11/INT_R.WR1END3->>NN2BEG3 INT_R_X25Y13/INT_R.NN2END3->>IMUX37 INT_R_X25Y13/INT_R.NN2END3->>NN2BEG3 INT_R_X25Y14/INT_R.FAN_BOUNCE_S3_0->>IMUX14 INT_R_X25Y14/INT_R.SR1END3->>IMUX23 INT_R_X25Y15/INT_R.FAN_ALT0->>FAN_BOUNCE0 INT_R_X25Y15/INT_R.NN2END3->>SR1BEG3 INT_R_X25Y15/INT_R.SR1END_N3_3->>FAN_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[irl][3][2]_i_9_n_0 - 
wires: CLBLL_R_X25Y13/CLBLL_LOGIC_OUTS16 CLBLL_R_X25Y13/CLBLL_L_AMUX CLBLL_R_X25Y14/CLBLL_IMUX25 CLBLL_R_X25Y14/CLBLL_IMUX34 CLBLL_R_X25Y14/CLBLL_IMUX42 CLBLL_R_X25Y14/CLBLL_L_B5 CLBLL_R_X25Y14/CLBLL_L_C6 CLBLL_R_X25Y14/CLBLL_L_D6 INT_R_X25Y13/LOGIC_OUTS16 INT_R_X25Y13/NL1BEG1 INT_R_X25Y14/IMUX25 INT_R_X25Y14/IMUX34 INT_R_X25Y14/IMUX42 INT_R_X25Y14/NL1END1 
pips: CLBLL_R_X25Y13/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLL_R_X25Y14/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X25Y14/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X25Y14/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 INT_R_X25Y13/INT_R.LOGIC_OUTS16->>NL1BEG1 INT_R_X25Y14/INT_R.NL1END1->>IMUX25 INT_R_X25Y14/INT_R.NL1END1->>IMUX34 INT_R_X25Y14/INT_R.NL1END1->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[irl][3][2]_i_8_n_0 - 
wires: CLBLL_R_X25Y12/CLBLL_LOGIC_OUTS10 CLBLL_R_X25Y12/CLBLL_L_C CLBLL_R_X25Y13/CLBLL_IMUX9 CLBLL_R_X25Y13/CLBLL_L_A5 CLBLL_R_X25Y14/CLBLL_IMUX16 CLBLL_R_X25Y14/CLBLL_IMUX30 CLBLL_R_X25Y14/CLBLL_IMUX46 CLBLL_R_X25Y14/CLBLL_L_B3 CLBLL_R_X25Y14/CLBLL_L_C5 CLBLL_R_X25Y14/CLBLL_L_D5 INT_R_X25Y12/LOGIC_OUTS10 INT_R_X25Y12/NL1BEG1 INT_R_X25Y13/IMUX9 INT_R_X25Y13/NL1BEG0 INT_R_X25Y13/NL1END1 INT_R_X25Y13/NL1END_S3_0 INT_R_X25Y14/IMUX16 INT_R_X25Y14/IMUX30 INT_R_X25Y14/IMUX46 INT_R_X25Y14/NL1BEG_N3 INT_R_X25Y14/NL1END0 
pips: CLBLL_R_X25Y12/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLL_R_X25Y13/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X25Y14/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X25Y14/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X25Y14/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 INT_R_X25Y12/INT_R.LOGIC_OUTS10->>NL1BEG1 INT_R_X25Y13/INT_R.NL1END1->>IMUX9 INT_R_X25Y13/INT_R.NL1END1->>NL1BEG0 INT_R_X25Y14/INT_R.NL1BEG_N3->>IMUX30 INT_R_X25Y14/INT_R.NL1BEG_N3->>IMUX46 INT_R_X25Y14/INT_R.NL1END0->>IMUX16 INT_R_X25Y14/INT_R.NL1END0->>NL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r[irl][3][2]_i_7_n_0 - 
wires: CLBLL_R_X25Y13/CLBLL_LOGIC_OUTS17 CLBLL_R_X25Y13/CLBLL_L_BMUX CLBLL_R_X25Y14/CLBLL_IMUX19 CLBLL_R_X25Y14/CLBLL_IMUX20 CLBLL_R_X25Y14/CLBLL_IMUX36 CLBLL_R_X25Y14/CLBLL_L_B2 CLBLL_R_X25Y14/CLBLL_L_C2 CLBLL_R_X25Y14/CLBLL_L_D2 INT_R_X25Y13/LOGIC_OUTS17 INT_R_X25Y13/NL1BEG2 INT_R_X25Y14/IMUX19 INT_R_X25Y14/IMUX20 INT_R_X25Y14/IMUX36 INT_R_X25Y14/NL1END2 
pips: CLBLL_R_X25Y13/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLL_R_X25Y14/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X25Y14/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X25Y14/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 INT_R_X25Y13/INT_R.LOGIC_OUTS17->>NL1BEG2 INT_R_X25Y14/INT_R.NL1END2->>IMUX19 INT_R_X25Y14/INT_R.NL1END2->>IMUX20 INT_R_X25Y14/INT_R.NL1END2->>IMUX36 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[irl][3][2]_i_6_n_0 - 
wires: CLBLL_R_X25Y12/CLBLL_WR1END1 CLBLL_R_X25Y13/CLBLL_IMUX16 CLBLL_R_X25Y13/CLBLL_L_B3 CLBLL_R_X25Y14/CLBLL_IMUX26 CLBLL_R_X25Y14/CLBLL_IMUX33 CLBLL_R_X25Y14/CLBLL_IMUX41 CLBLL_R_X25Y14/CLBLL_L_B4 CLBLL_R_X25Y14/CLBLL_L_C1 CLBLL_R_X25Y14/CLBLL_L_D1 CLBLM_L_X26Y12/CLBLM_LOGIC_OUTS18 CLBLM_L_X26Y12/CLBLM_L_CMUX CLBLM_L_X26Y12/CLBLM_WR1END1 INT_L_X26Y12/LOGIC_OUTS_L18 INT_L_X26Y12/WR1BEG1 INT_R_X25Y12/NL1BEG0 INT_R_X25Y12/NL1END_S3_0 INT_R_X25Y12/NN2BEG1 INT_R_X25Y12/WR1END1 INT_R_X25Y13/IMUX16 INT_R_X25Y13/NL1END0 INT_R_X25Y13/NN2A1 INT_R_X25Y14/IMUX26 INT_R_X25Y14/IMUX33 INT_R_X25Y14/IMUX41 INT_R_X25Y14/NN2END1 
pips: CLBLL_R_X25Y13/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X25Y14/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X25Y14/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X25Y14/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 CLBLM_L_X26Y12/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X26Y12/INT_L.LOGIC_OUTS_L18->>WR1BEG1 INT_R_X25Y12/INT_R.WR1END1->>NL1BEG0 INT_R_X25Y12/INT_R.WR1END1->>NN2BEG1 INT_R_X25Y13/INT_R.NL1END0->>IMUX16 INT_R_X25Y14/INT_R.NN2END1->>IMUX26 INT_R_X25Y14/INT_R.NN2END1->>IMUX33 INT_R_X25Y14/INT_R.NN2END1->>IMUX41 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r[irl][3][3]_i_14_n_0 - 
wires: CLBLL_R_X23Y13/CLBLL_ER1BEG2 CLBLL_R_X23Y13/CLBLL_LOGIC_OUTS9 CLBLL_R_X23Y13/CLBLL_L_B CLBLL_R_X25Y14/CLBLL_IMUX13 CLBLL_R_X25Y14/CLBLL_IMUX21 CLBLL_R_X25Y14/CLBLL_L_B6 CLBLL_R_X25Y14/CLBLL_L_C4 CLBLM_L_X24Y13/CLBLM_ER1BEG2 INT_L_X24Y13/ER1END2 INT_L_X24Y13/NE2BEG2 INT_L_X24Y14/NE2A2 INT_R_X23Y13/ER1BEG2 INT_R_X23Y13/LOGIC_OUTS9 INT_R_X25Y14/IMUX13 INT_R_X25Y14/IMUX21 INT_R_X25Y14/NE2END2 VBRK_X60Y14/VBRK_ER1BEG2 
pips: CLBLL_R_X23Y13/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLL_R_X25Y14/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X25Y14/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 INT_L_X24Y13/INT_L.ER1END2->>NE2BEG2 INT_R_X23Y13/INT_R.LOGIC_OUTS9->>ER1BEG2 INT_R_X25Y14/INT_R.NE2END2->>IMUX13 INT_R_X25Y14/INT_R.NE2END2->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[irl][3][3]_i_22_n_0 - 
wires: CLBLL_R_X25Y12/CLBLL_IMUX45 CLBLL_R_X25Y12/CLBLL_IMUX9 CLBLL_R_X25Y12/CLBLL_LL_D2 CLBLL_R_X25Y12/CLBLL_LOGIC_OUTS18 CLBLL_R_X25Y12/CLBLL_L_A5 CLBLL_R_X25Y12/CLBLL_L_CMUX CLBLL_R_X25Y13/CLBLL_IMUX22 CLBLL_R_X25Y13/CLBLL_IMUX30 CLBLL_R_X25Y13/CLBLL_LL_C3 CLBLL_R_X25Y13/CLBLL_L_C5 INT_R_X25Y12/IMUX45 INT_R_X25Y12/IMUX9 INT_R_X25Y12/LOGIC_OUTS18 INT_R_X25Y12/NL1BEG_N3 INT_R_X25Y12/NR1BEG3 INT_R_X25Y13/IMUX22 INT_R_X25Y13/IMUX30 INT_R_X25Y13/NR1END3 
pips: CLBLL_R_X25Y12/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_R_X25Y12/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X25Y12/CLBLL_R.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 CLBLL_R_X25Y13/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X25Y13/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 INT_R_X25Y12/INT_R.LOGIC_OUTS18->>IMUX9 INT_R_X25Y12/INT_R.LOGIC_OUTS18->>NL1BEG_N3 INT_R_X25Y12/INT_R.NL1BEG_N3->>IMUX45 INT_R_X25Y12/INT_R.NL1BEG_N3->>NR1BEG3 INT_R_X25Y13/INT_R.NR1END3->>IMUX22 INT_R_X25Y13/INT_R.NR1END3->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r[irl][3][3]_i_20_n_0 - 
wires: CLBLL_R_X25Y12/CLBLL_IMUX26 CLBLL_R_X25Y12/CLBLL_IMUX43 CLBLL_R_X25Y12/CLBLL_LL_D6 CLBLL_R_X25Y12/CLBLL_L_B4 CLBLL_R_X25Y12/CLBLL_WL1END1 CLBLL_R_X25Y13/CLBLL_IMUX20 CLBLL_R_X25Y13/CLBLL_IMUX28 CLBLL_R_X25Y13/CLBLL_LL_C4 CLBLL_R_X25Y13/CLBLL_L_C2 CLBLL_R_X25Y13/CLBLL_NW2A2 CLBLM_L_X26Y12/CLBLM_LOGIC_OUTS10 CLBLM_L_X26Y12/CLBLM_L_C CLBLM_L_X26Y12/CLBLM_WL1END1 CLBLM_L_X26Y13/CLBLM_NW2A2 INT_L_X26Y12/LOGIC_OUTS_L10 INT_L_X26Y12/NW2BEG2 INT_L_X26Y12/WL1BEG1 INT_L_X26Y13/NW2A2 INT_R_X25Y12/IMUX26 INT_R_X25Y12/IMUX43 INT_R_X25Y12/WL1END1 INT_R_X25Y13/IMUX20 INT_R_X25Y13/IMUX28 INT_R_X25Y13/NW2END2 
pips: CLBLL_R_X25Y12/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X25Y12/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_R_X25Y13/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X25Y13/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLM_L_X26Y12/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X26Y12/INT_L.LOGIC_OUTS_L10->>NW2BEG2 INT_L_X26Y12/INT_L.LOGIC_OUTS_L10->>WL1BEG1 INT_R_X25Y12/INT_R.WL1END1->>IMUX26 INT_R_X25Y12/INT_R.WL1END1->>IMUX43 INT_R_X25Y13/INT_R.NW2END2->>IMUX20 INT_R_X25Y13/INT_R.NW2END2->>IMUX28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r[irl][3][1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][3][2]_i_3_n_0 - 
wires: CLBLL_R_X19Y10/CLBLL_EL1BEG1 CLBLL_R_X19Y10/CLBLL_NW2A2 CLBLM_L_X20Y10/CLBLM_EL1BEG1 CLBLM_L_X20Y10/CLBLM_IMUX11 CLBLM_L_X20Y10/CLBLM_M_A4 CLBLM_L_X20Y10/CLBLM_NW2A2 CLBLM_L_X20Y9/CLBLM_IMUX4 CLBLM_L_X20Y9/CLBLM_LOGIC_OUTS14 CLBLM_L_X20Y9/CLBLM_M_A6 CLBLM_L_X20Y9/CLBLM_M_C INT_L_X20Y10/EL1END1 INT_L_X20Y10/IMUX_L11 INT_L_X20Y10/NW2A2 INT_L_X20Y9/IMUX_L4 INT_L_X20Y9/LOGIC_OUTS_L14 INT_L_X20Y9/NW2BEG2 INT_R_X19Y10/EL1BEG1 INT_R_X19Y10/NW2END2 
pips: CLBLM_L_X20Y10/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X20Y9/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X20Y9/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X20Y10/INT_L.EL1END1->>IMUX_L11 INT_L_X20Y9/INT_L.LOGIC_OUTS_L14->>IMUX_L4 INT_L_X20Y9/INT_L.LOGIC_OUTS_L14->>NW2BEG2 INT_R_X19Y10/INT_R.NW2END2->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[irl][3][1]_i_2_n_0 - 
wires: CLBLM_L_X20Y10/CLBLM_LOGIC_OUTS11 CLBLM_L_X20Y10/CLBLM_L_D CLBLM_L_X20Y9/CLBLM_IMUX7 CLBLM_L_X20Y9/CLBLM_M_A1 INT_L_X20Y10/LOGIC_OUTS_L11 INT_L_X20Y10/SL1BEG3 INT_L_X20Y9/IMUX_L7 INT_L_X20Y9/SL1END3 
pips: CLBLM_L_X20Y10/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 CLBLM_L_X20Y9/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X20Y10/INT_L.LOGIC_OUTS_L11->>SL1BEG3 INT_L_X20Y9/INT_L.SL1END3->>IMUX_L7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][3][1]_i_3_n_0 - 
wires: CLBLM_L_X20Y9/CLBLM_IMUX11 CLBLM_L_X20Y9/CLBLM_LOGIC_OUTS10 CLBLM_L_X20Y9/CLBLM_L_C CLBLM_L_X20Y9/CLBLM_M_A4 INT_L_X20Y9/FAN_ALT5 INT_L_X20Y9/FAN_BOUNCE5 INT_L_X20Y9/IMUX_L11 INT_L_X20Y9/LOGIC_OUTS_L10 
pips: CLBLM_L_X20Y9/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X20Y9/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X20Y9/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X20Y9/INT_L.FAN_BOUNCE5->>IMUX_L11 INT_L_X20Y9/INT_L.LOGIC_OUTS_L10->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][3][1]_i_4_n_0 - 
wires: CLBLM_L_X20Y7/CLBLM_IMUX42 CLBLM_L_X20Y7/CLBLM_LOGIC_OUTS9 CLBLM_L_X20Y7/CLBLM_L_B CLBLM_L_X20Y7/CLBLM_L_D6 CLBLM_L_X20Y9/CLBLM_IMUX2 CLBLM_L_X20Y9/CLBLM_M_A2 INT_L_X20Y7/IMUX_L42 INT_L_X20Y7/LOGIC_OUTS_L9 INT_L_X20Y7/NN2BEG1 INT_L_X20Y8/NN2A1 INT_L_X20Y9/IMUX_L2 INT_L_X20Y9/NN2END1 
pips: CLBLM_L_X20Y7/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X20Y7/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_L_X20Y9/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X20Y7/INT_L.LOGIC_OUTS_L9->>IMUX_L42 INT_L_X20Y7/INT_L.LOGIC_OUTS_L9->>NN2BEG1 INT_L_X20Y9/INT_L.NN2END1->>IMUX_L2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[irl][3][1]_i_5_n_0 - 
wires: CLBLM_L_X20Y8/CLBLM_LOGIC_OUTS10 CLBLM_L_X20Y8/CLBLM_L_C CLBLM_L_X20Y9/CLBLM_IMUX1 CLBLM_L_X20Y9/CLBLM_M_A3 INT_L_X20Y8/LOGIC_OUTS_L10 INT_L_X20Y8/NL1BEG1 INT_L_X20Y9/IMUX_L1 INT_L_X20Y9/NL1END1 
pips: CLBLM_L_X20Y8/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_L_X20Y9/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 INT_L_X20Y8/INT_L.LOGIC_OUTS_L10->>NL1BEG1 INT_L_X20Y9/INT_L.NL1END1->>IMUX_L1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][3][1]_i_10_n_0 - 
wires: CLBLL_R_X21Y9/CLBLL_WW2A3 CLBLL_R_X23Y11/CLBLL_SW2A2 CLBLM_L_X20Y9/CLBLM_IMUX23 CLBLM_L_X20Y9/CLBLM_L_C3 CLBLM_L_X22Y9/CLBLM_WW2A3 CLBLM_L_X24Y11/CLBLM_SW2A2 CLBLM_L_X24Y12/CLBLM_LOGIC_OUTS14 CLBLM_L_X24Y12/CLBLM_M_C INT_L_X20Y10/WW2END_N0_3 INT_L_X20Y9/IMUX_L23 INT_L_X20Y9/WW2END3 INT_L_X22Y10/SW2END_N0_3 INT_L_X22Y9/SW2END3 INT_L_X22Y9/WW2BEG3 INT_L_X24Y11/SW2A2 INT_L_X24Y12/LOGIC_OUTS_L14 INT_L_X24Y12/SW2BEG2 INT_R_X21Y9/WW2A3 INT_R_X23Y10/SR1END3 INT_R_X23Y10/SW2BEG3 INT_R_X23Y11/SR1BEG3 INT_R_X23Y11/SR1END_N3_3 INT_R_X23Y11/SW2END2 INT_R_X23Y9/SW2A3 VBRK_X60Y12/VBRK_SW2A2 
pips: CLBLM_L_X20Y9/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X24Y12/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X20Y9/INT_L.WW2END3->>IMUX_L23 INT_L_X22Y9/INT_L.SW2END3->>WW2BEG3 INT_L_X24Y12/INT_L.LOGIC_OUTS_L14->>SW2BEG2 INT_R_X23Y10/INT_R.SR1END3->>SW2BEG3 INT_R_X23Y11/INT_R.SW2END2->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][3][1]_i_14_n_0 - 
wires: CLBLL_R_X23Y12/CLBLL_SE2A2 CLBLL_R_X23Y14/CLBLL_LOGIC_OUTS16 CLBLL_R_X23Y14/CLBLL_L_AMUX CLBLL_R_X25Y13/CLBLL_IMUX36 CLBLL_R_X25Y13/CLBLL_L_D2 CLBLM_L_X24Y12/CLBLM_IMUX29 CLBLM_L_X24Y12/CLBLM_M_C2 CLBLM_L_X24Y12/CLBLM_SE2A2 INT_L_X24Y12/IMUX_L29 INT_L_X24Y12/NE2BEG2 INT_L_X24Y12/SE2END2 INT_L_X24Y13/NE2A2 INT_R_X23Y12/SE2A2 INT_R_X23Y13/SE2BEG2 INT_R_X23Y13/SL1END2 INT_R_X23Y14/LOGIC_OUTS16 INT_R_X23Y14/SL1BEG2 INT_R_X25Y13/IMUX36 INT_R_X25Y13/NE2END2 VBRK_X60Y13/VBRK_SE2A2 
pips: CLBLL_R_X23Y14/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLL_R_X25Y13/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 CLBLM_L_X24Y12/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X24Y12/INT_L.SE2END2->>IMUX_L29 INT_L_X24Y12/INT_L.SE2END2->>NE2BEG2 INT_R_X23Y13/INT_R.SL1END2->>SE2BEG2 INT_R_X23Y14/INT_R.LOGIC_OUTS16->>SL1BEG2 INT_R_X25Y13/INT_R.NE2END2->>IMUX36 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[irl][3][1]_i_17_n_0 - 
wires: CLBLL_R_X25Y12/CLBLL_LOGIC_OUTS8 CLBLL_R_X25Y12/CLBLL_L_A CLBLM_L_X24Y12/CLBLM_IMUX31 CLBLM_L_X24Y12/CLBLM_M_C5 INT_L_X24Y12/IMUX_L31 INT_L_X24Y12/NW2END_S0_0 INT_L_X24Y13/NW2END0 INT_R_X25Y12/LOGIC_OUTS8 INT_R_X25Y12/NW2BEG0 INT_R_X25Y13/NW2A0 
pips: CLBLL_R_X25Y12/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLM_L_X24Y12/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 INT_L_X24Y12/INT_L.NW2END_S0_0->>IMUX_L31 INT_R_X25Y12/INT_R.LOGIC_OUTS8->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][3][1]_i_18_n_0 - 
wires: CLBLL_R_X25Y12/CLBLL_LOGIC_OUTS9 CLBLL_R_X25Y12/CLBLL_L_B CLBLM_L_X24Y12/CLBLM_IMUX35 CLBLM_L_X24Y12/CLBLM_M_C6 INT_L_X24Y12/IMUX_L35 INT_L_X24Y12/WR1END2 INT_R_X25Y12/LOGIC_OUTS9 INT_R_X25Y12/WR1BEG2 
pips: CLBLL_R_X25Y12/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLM_L_X24Y12/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 INT_L_X24Y12/INT_L.WR1END2->>IMUX_L35 INT_R_X25Y12/INT_R.LOGIC_OUTS9->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][3][1]_i_11_n_0 - 
wires: CLBLL_R_X21Y8/CLBLL_WL1END2 CLBLM_L_X20Y9/CLBLM_IMUX21 CLBLM_L_X20Y9/CLBLM_L_C4 CLBLM_L_X22Y8/CLBLM_LOGIC_OUTS15 CLBLM_L_X22Y8/CLBLM_M_D CLBLM_L_X22Y8/CLBLM_WL1END2 INT_L_X20Y9/IMUX_L21 INT_L_X20Y9/NW2END3 INT_L_X22Y8/LOGIC_OUTS_L15 INT_L_X22Y8/WL1BEG2 INT_R_X21Y8/NW2BEG3 INT_R_X21Y8/WL1END2 INT_R_X21Y9/NW2A3 
pips: CLBLM_L_X20Y9/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X22Y8/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X20Y9/INT_L.NW2END3->>IMUX_L21 INT_L_X22Y8/INT_L.LOGIC_OUTS_L15->>WL1BEG2 INT_R_X21Y8/INT_R.WL1END2->>NW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][3][1]_i_12_n_0 - 
wires: CLBLL_R_X19Y11/CLBLL_LL_B CLBLL_R_X19Y11/CLBLL_LOGIC_OUTS13 CLBLL_R_X19Y9/CLBLL_SE2A1 CLBLM_L_X20Y9/CLBLM_IMUX34 CLBLM_L_X20Y9/CLBLM_L_C6 CLBLM_L_X20Y9/CLBLM_SE2A1 INT_L_X20Y9/IMUX_L34 INT_L_X20Y9/SE2END1 INT_R_X19Y10/SE2BEG1 INT_R_X19Y10/SL1END1 INT_R_X19Y11/LOGIC_OUTS13 INT_R_X19Y11/SL1BEG1 INT_R_X19Y9/SE2A1 
pips: CLBLL_R_X19Y11/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLM_L_X20Y9/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 INT_L_X20Y9/INT_L.SE2END1->>IMUX_L34 INT_R_X19Y10/INT_R.SL1END1->>SE2BEG1 INT_R_X19Y11/INT_R.LOGIC_OUTS13->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][3][2]_i_15_n_0 - 
wires: CLBLL_R_X19Y11/CLBLL_IMUX18 CLBLL_R_X19Y11/CLBLL_LL_B2 CLBLL_R_X19Y11/CLBLL_WR1END1 CLBLM_L_X20Y10/CLBLM_IMUX33 CLBLM_L_X20Y10/CLBLM_L_C1 CLBLM_L_X20Y11/CLBLM_LOGIC_OUTS8 CLBLM_L_X20Y11/CLBLM_L_A CLBLM_L_X20Y11/CLBLM_WR1END1 INT_L_X20Y10/IMUX_L33 INT_L_X20Y10/SL1END0 INT_L_X20Y11/LOGIC_OUTS_L8 INT_L_X20Y11/SL1BEG0 INT_L_X20Y11/WR1BEG1 INT_R_X19Y11/IMUX18 INT_R_X19Y11/WR1END1 
pips: CLBLL_R_X19Y11/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLM_L_X20Y10/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X20Y11/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X20Y10/INT_L.SL1END0->>IMUX_L33 INT_L_X20Y11/INT_L.LOGIC_OUTS_L8->>SL1BEG0 INT_L_X20Y11/INT_L.LOGIC_OUTS_L8->>WR1BEG1 INT_R_X19Y11/INT_R.WR1END1->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[irl][3][1]_i_19_n_0 - 
wires: CLBLL_R_X19Y11/CLBLL_IMUX27 CLBLL_R_X19Y11/CLBLL_LL_B4 CLBLL_R_X19Y12/CLBLL_LOGIC_OUTS9 CLBLL_R_X19Y12/CLBLL_L_B INT_R_X19Y11/IMUX27 INT_R_X19Y11/SL1END1 INT_R_X19Y12/LOGIC_OUTS9 INT_R_X19Y12/SL1BEG1 
pips: CLBLL_R_X19Y11/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X19Y12/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 INT_R_X19Y11/INT_R.SL1END1->>IMUX27 INT_R_X19Y12/INT_R.LOGIC_OUTS9->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][3][1]_i_15_n_0 - 
wires: CLBLL_R_X25Y13/CLBLL_IMUX46 CLBLL_R_X25Y13/CLBLL_LOGIC_OUTS8 CLBLL_R_X25Y13/CLBLL_L_A CLBLL_R_X25Y13/CLBLL_L_D5 INT_R_X25Y13/IMUX46 INT_R_X25Y13/LOGIC_OUTS8 INT_R_X25Y13/NL1BEG_N3 
pips: CLBLL_R_X25Y13/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_R_X25Y13/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 INT_R_X25Y13/INT_R.LOGIC_OUTS8->>NL1BEG_N3 INT_R_X25Y13/INT_R.NL1BEG_N3->>IMUX46 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][3][1]_i_16_n_0 - 
wires: CLBLL_R_X25Y13/CLBLL_IMUX42 CLBLL_R_X25Y13/CLBLL_LOGIC_OUTS9 CLBLL_R_X25Y13/CLBLL_L_B CLBLL_R_X25Y13/CLBLL_L_D6 INT_R_X25Y13/IMUX42 INT_R_X25Y13/LOGIC_OUTS9 
pips: CLBLL_R_X25Y13/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_R_X25Y13/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 INT_R_X25Y13/INT_R.LOGIC_OUTS9->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][3][1]_i_9_n_0 - 
wires: CLBLL_R_X21Y10/CLBLL_WW2A2 CLBLL_R_X23Y14/CLBLL_SW4A2 CLBLL_R_X25Y13/CLBLL_LOGIC_OUTS11 CLBLL_R_X25Y13/CLBLL_L_D CLBLM_L_X20Y10/CLBLM_IMUX37 CLBLM_L_X20Y10/CLBLM_L_D4 CLBLM_L_X22Y10/CLBLM_WW2A2 CLBLM_L_X24Y14/CLBLM_SW4A2 INT_L_X20Y10/IMUX_L37 INT_L_X20Y10/WW2END2 INT_L_X22Y10/SW6END2 INT_L_X22Y10/WW2BEG2 INT_L_X24Y14/NW2END3 INT_L_X24Y14/SW6BEG2 INT_R_X21Y10/WW2A2 INT_R_X23Y10/SW6E2 INT_R_X23Y11/SW6D2 INT_R_X23Y12/SW6C2 INT_R_X23Y13/SW6B2 INT_R_X23Y14/SW6A2 INT_R_X25Y13/LOGIC_OUTS11 INT_R_X25Y13/NW2BEG3 INT_R_X25Y14/NW2A3 VBRK_X60Y15/VBRK_SW4A2 
pips: CLBLL_R_X25Y13/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLM_L_X20Y10/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 INT_L_X20Y10/INT_L.WW2END2->>IMUX_L37 INT_L_X22Y10/INT_L.SW6END2->>WW2BEG2 INT_L_X24Y14/INT_L.NW2END3->>SW6BEG2 INT_R_X25Y13/INT_R.LOGIC_OUTS11->>NW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][3][3]_i_2_n_0 - 
wires: CLBLL_R_X19Y9/CLBLL_IMUX3 CLBLL_R_X19Y9/CLBLL_L_A2 CLBLL_R_X19Y9/CLBLL_SW2A1 CLBLM_L_X20Y10/CLBLM_IMUX2 CLBLM_L_X20Y10/CLBLM_IMUX42 CLBLM_L_X20Y10/CLBLM_LOGIC_OUTS13 CLBLM_L_X20Y10/CLBLM_LOGIC_OUTS21 CLBLM_L_X20Y10/CLBLM_L_D6 CLBLM_L_X20Y10/CLBLM_M_A2 CLBLM_L_X20Y10/CLBLM_M_B CLBLM_L_X20Y10/CLBLM_M_BMUX CLBLM_L_X20Y9/CLBLM_SW2A1 INT_L_X20Y10/IMUX_L2 INT_L_X20Y10/IMUX_L42 INT_L_X20Y10/LOGIC_OUTS_L13 INT_L_X20Y10/LOGIC_OUTS_L21 INT_L_X20Y10/SR1BEG_S0 INT_L_X20Y10/SW2BEG1 INT_L_X20Y9/SW2A1 INT_R_X19Y9/IMUX3 INT_R_X19Y9/SW2END1 
pips: CLBLL_R_X19Y9/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLM_L_X20Y10/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X20Y10/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X20Y10/CLBLM_L.CLBLM_M_B->>CLBLM_M_BMUX CLBLM_L_X20Y10/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_L_X20Y10/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X20Y10/INT_L.LOGIC_OUTS_L13->>SW2BEG1 INT_L_X20Y10/INT_L.LOGIC_OUTS_L21->>SR1BEG_S0 INT_L_X20Y10/INT_L.SR1BEG_S0->>IMUX_L2 INT_L_X20Y10/INT_L.SR1BEG_S0->>IMUX_L42 INT_R_X19Y9/INT_R.SW2END1->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[irl][3][3]_i_4_n_0 - 
wires: CLBLL_R_X19Y10/CLBLL_LOGIC_OUTS8 CLBLL_R_X19Y10/CLBLL_L_A CLBLL_R_X19Y9/CLBLL_ER1BEG1 CLBLL_R_X19Y9/CLBLL_IMUX9 CLBLL_R_X19Y9/CLBLL_L_A5 CLBLM_L_X20Y9/CLBLM_ER1BEG1 CLBLM_L_X20Y9/CLBLM_IMUX20 CLBLM_L_X20Y9/CLBLM_L_C2 INT_L_X20Y9/ER1END1 INT_L_X20Y9/IMUX_L20 INT_R_X19Y10/LOGIC_OUTS8 INT_R_X19Y10/SL1BEG0 INT_R_X19Y9/ER1BEG1 INT_R_X19Y9/IMUX9 INT_R_X19Y9/SL1END0 
pips: CLBLL_R_X19Y10/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLL_R_X19Y9/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLM_L_X20Y9/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 INT_L_X20Y9/INT_L.ER1END1->>IMUX_L20 INT_R_X19Y10/INT_R.LOGIC_OUTS8->>SL1BEG0 INT_R_X19Y9/INT_R.SL1END0->>ER1BEG1 INT_R_X19Y9/INT_R.SL1END0->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[irl][3][2]_i_5_n_0 - 
wires: CLBLM_L_X20Y10/CLBLM_IMUX1 CLBLM_L_X20Y10/CLBLM_LOGIC_OUTS10 CLBLM_L_X20Y10/CLBLM_LOGIC_OUTS18 CLBLM_L_X20Y10/CLBLM_L_C CLBLM_L_X20Y10/CLBLM_L_CMUX CLBLM_L_X20Y10/CLBLM_M_A3 CLBLM_L_X20Y8/CLBLM_IMUX28 CLBLM_L_X20Y8/CLBLM_M_C4 INT_L_X20Y10/IMUX_L1 INT_L_X20Y10/LOGIC_OUTS_L10 INT_L_X20Y10/LOGIC_OUTS_L18 INT_L_X20Y10/SS2BEG2 INT_L_X20Y8/IMUX_L28 INT_L_X20Y8/SS2END2 INT_L_X20Y9/SS2A2 
pips: CLBLM_L_X20Y10/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X20Y10/CLBLM_L.CLBLM_L_C->>CLBLM_L_CMUX CLBLM_L_X20Y10/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_L_X20Y10/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 CLBLM_L_X20Y8/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 INT_L_X20Y10/INT_L.LOGIC_OUTS_L10->>SS2BEG2 INT_L_X20Y10/INT_L.LOGIC_OUTS_L18->>IMUX_L1 INT_L_X20Y8/INT_L.SS2END2->>IMUX_L28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[irl][3][2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][3][2]_i_2_n_0 - 
wires: CLBLL_R_X19Y10/CLBLL_ER1BEG3 CLBLL_R_X19Y10/CLBLL_SW4END2 CLBLL_R_X21Y14/CLBLL_WW4END3 CLBLL_R_X23Y14/CLBLL_WW4B3 CLBLL_R_X25Y14/CLBLL_LOGIC_OUTS11 CLBLL_R_X25Y14/CLBLL_L_D CLBLM_L_X20Y10/CLBLM_ER1BEG3 CLBLM_L_X20Y10/CLBLM_IMUX7 CLBLM_L_X20Y10/CLBLM_M_A1 CLBLM_L_X20Y10/CLBLM_SW4END2 CLBLM_L_X22Y14/CLBLM_WW4END3 CLBLM_L_X24Y14/CLBLM_WW4B3 INT_L_X20Y10/ER1END3 INT_L_X20Y10/IMUX_L7 INT_L_X20Y10/SW6E2 INT_L_X20Y11/ER1END_N3_3 INT_L_X20Y11/SW6D2 INT_L_X20Y12/SW6C2 INT_L_X20Y13/SW6B2 INT_L_X20Y14/SW6A2 INT_L_X22Y14/WW4C3 INT_L_X24Y14/WW4A3 INT_R_X19Y10/ER1BEG3 INT_R_X19Y10/SW6END2 INT_R_X21Y14/SW6BEG2 INT_R_X21Y14/WW4END3 INT_R_X23Y14/WW4B3 INT_R_X25Y14/LOGIC_OUTS11 INT_R_X25Y14/WW4BEG3 VBRK_X60Y15/VBRK_WW4B3 
pips: CLBLL_R_X25Y14/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLM_L_X20Y10/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X20Y10/INT_L.ER1END3->>IMUX_L7 INT_R_X19Y10/INT_R.SW6END2->>ER1BEG3 INT_R_X21Y14/INT_R.WW4END3->>SW6BEG2 INT_R_X25Y14/INT_R.LOGIC_OUTS11->>WW4BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][3][2]_i_4_n_0 - 
wires: CLBLL_R_X21Y10/CLBLL_LL_D CLBLL_R_X21Y10/CLBLL_LOGIC_OUTS15 CLBLM_L_X20Y10/CLBLM_IMUX8 CLBLM_L_X20Y10/CLBLM_M_A5 INT_L_X20Y10/IMUX_L8 INT_L_X20Y10/SW2END_N0_3 INT_L_X20Y9/SW2END3 INT_R_X21Y10/LOGIC_OUTS15 INT_R_X21Y10/SW2BEG3 INT_R_X21Y9/SW2A3 
pips: CLBLL_R_X21Y10/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 CLBLM_L_X20Y10/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X20Y10/INT_L.SW2END_N0_3->>IMUX_L8 INT_R_X21Y10/INT_R.LOGIC_OUTS15->>SW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][3][2]_i_10_n_0 - 
wires: CLBLM_L_X20Y9/CLBLM_IMUX35 CLBLM_L_X20Y9/CLBLM_LOGIC_OUTS13 CLBLM_L_X20Y9/CLBLM_M_B CLBLM_L_X20Y9/CLBLM_M_C6 INT_L_X20Y9/IMUX_L35 INT_L_X20Y9/LOGIC_OUTS_L13 
pips: CLBLM_L_X20Y9/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X20Y9/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X20Y9/INT_L.LOGIC_OUTS_L13->>IMUX_L35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][3][2]_i_11_n_0 - 
wires: CLBLL_R_X19Y10/CLBLL_EE2BEG3 CLBLL_R_X19Y10/CLBLL_LL_A CLBLL_R_X19Y10/CLBLL_LOGIC_OUTS12 CLBLL_R_X21Y10/CLBLL_IMUX47 CLBLL_R_X21Y10/CLBLL_LL_D5 CLBLM_L_X20Y10/CLBLM_EE2BEG3 INT_L_X20Y10/EE2A3 INT_R_X19Y10/EE2BEG3 INT_R_X19Y10/LOGIC_OUTS12 INT_R_X19Y10/NL1BEG_N3 INT_R_X21Y10/EE2END3 INT_R_X21Y10/IMUX47 
pips: CLBLL_R_X19Y10/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLL_R_X21Y10/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 INT_R_X19Y10/INT_R.LOGIC_OUTS12->>NL1BEG_N3 INT_R_X19Y10/INT_R.NL1BEG_N3->>EE2BEG3 INT_R_X21Y10/INT_R.EE2END3->>IMUX47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][3][3]_i_21_n_0 - 
wires: CLBLL_R_X25Y12/CLBLL_IMUX38 CLBLL_R_X25Y12/CLBLL_LL_D3 CLBLL_R_X25Y12/CLBLL_LOGIC_OUTS17 CLBLL_R_X25Y12/CLBLL_L_BMUX CLBLL_R_X25Y13/CLBLL_IMUX35 CLBLL_R_X25Y13/CLBLL_LL_C6 INT_R_X25Y12/IMUX38 INT_R_X25Y12/LOGIC_OUTS17 INT_R_X25Y12/NL1BEG2 INT_R_X25Y13/IMUX35 INT_R_X25Y13/NL1END2 
pips: CLBLL_R_X25Y12/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_R_X25Y12/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLL_R_X25Y13/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 INT_R_X25Y12/INT_R.LOGIC_OUTS17->>IMUX38 INT_R_X25Y12/INT_R.LOGIC_OUTS17->>NL1BEG2 INT_R_X25Y13/INT_R.NL1END2->>IMUX35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[irl][3][2]_i_19_n_0 - 
wires: CLBLL_R_X25Y13/CLBLL_IMUX31 CLBLL_R_X25Y13/CLBLL_LL_BMUX CLBLL_R_X25Y13/CLBLL_LL_C5 CLBLL_R_X25Y13/CLBLL_LOGIC_OUTS21 INT_R_X25Y13/IMUX31 INT_R_X25Y13/LOGIC_OUTS21 
pips: CLBLL_R_X25Y13/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X25Y13/CLBLL_R.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 INT_R_X25Y13/INT_R.LOGIC_OUTS21->>IMUX31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][3][3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][3][3]_i_23_n_0 - 
wires: CLBLL_R_X25Y12/CLBLL_IMUX47 CLBLL_R_X25Y12/CLBLL_LL_D5 CLBLL_R_X25Y12/CLBLL_LOGIC_OUTS16 CLBLL_R_X25Y12/CLBLL_L_AMUX INT_R_X25Y12/BYP_ALT3 INT_R_X25Y12/BYP_BOUNCE3 INT_R_X25Y12/IMUX47 INT_R_X25Y12/LOGIC_OUTS16 INT_R_X25Y13/BYP_BOUNCE_N3_3 
pips: CLBLL_R_X25Y12/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_R_X25Y12/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_R_X25Y12/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X25Y12/INT_R.BYP_BOUNCE3->>IMUX47 INT_R_X25Y12/INT_R.LOGIC_OUTS16->>BYP_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[irl][3][3]_i_17_n_0 - 
wires: CLBLL_R_X19Y9/CLBLL_ER1BEG2 CLBLL_R_X19Y9/CLBLL_LOGIC_OUTS9 CLBLL_R_X19Y9/CLBLL_L_B CLBLM_L_X20Y9/CLBLM_ER1BEG2 CLBLM_L_X20Y9/CLBLM_IMUX37 CLBLM_L_X20Y9/CLBLM_L_D4 INT_L_X20Y9/ER1END2 INT_L_X20Y9/IMUX_L37 INT_R_X19Y9/ER1BEG2 INT_R_X19Y9/LOGIC_OUTS9 
pips: CLBLL_R_X19Y9/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLM_L_X20Y9/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 INT_L_X20Y9/INT_L.ER1END2->>IMUX_L37 INT_R_X19Y9/INT_R.LOGIC_OUTS9->>ER1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[newaddr][2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[newaddr][2]_i_2_n_0 - 
wires: CLBLM_L_X22Y4/CLBLM_IMUX35 CLBLM_L_X22Y4/CLBLM_M_C6 CLBLM_L_X22Y5/CLBLM_LOGIC_OUTS13 CLBLM_L_X22Y5/CLBLM_M_B INT_L_X22Y4/IMUX_L35 INT_L_X22Y4/SL1END1 INT_L_X22Y5/LOGIC_OUTS_L13 INT_L_X22Y5/SL1BEG1 
pips: CLBLM_L_X22Y4/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X22Y5/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X22Y4/INT_L.SL1END1->>IMUX_L35 INT_L_X22Y5/INT_L.LOGIC_OUTS_L13->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in - 
wires: CLBLL_R_X17Y11/CLBLL_CTRL0 CLBLL_R_X17Y11/CLBLL_L_SR CLBLL_R_X17Y12/CLBLL_CTRL0 CLBLL_R_X17Y12/CLBLL_CTRL1 CLBLL_R_X17Y12/CLBLL_EL1BEG1 CLBLL_R_X17Y12/CLBLL_LL_SR CLBLL_R_X17Y12/CLBLL_L_SR CLBLL_R_X17Y7/CLBLL_CTRL0 CLBLL_R_X17Y7/CLBLL_L_SR CLBLL_R_X17Y8/CLBLL_CTRL0 CLBLL_R_X17Y8/CLBLL_CTRL1 CLBLL_R_X17Y8/CLBLL_LL_SR CLBLL_R_X17Y8/CLBLL_L_SR CLBLL_R_X17Y8/CLBLL_WR1END2 CLBLL_R_X19Y11/CLBLL_ER1BEG2 CLBLL_R_X19Y12/CLBLL_CTRL0 CLBLL_R_X19Y12/CLBLL_CTRL1 CLBLL_R_X19Y12/CLBLL_LL_SR CLBLL_R_X19Y12/CLBLL_L_SR CLBLL_R_X19Y7/CLBLL_CTRL0 CLBLL_R_X19Y7/CLBLL_CTRL1 CLBLL_R_X19Y7/CLBLL_LL_SR CLBLL_R_X19Y7/CLBLL_L_SR CLBLL_R_X19Y7/CLBLL_WR1END2 CLBLL_R_X19Y8/CLBLL_CTRL0 CLBLL_R_X19Y8/CLBLL_CTRL1 CLBLL_R_X19Y8/CLBLL_LL_SR CLBLL_R_X19Y8/CLBLL_L_SR CLBLL_R_X19Y8/CLBLL_WR1END2 CLBLL_R_X21Y11/CLBLL_CTRL1 CLBLL_R_X21Y11/CLBLL_LL_SR CLBLL_R_X21Y11/CLBLL_WR1END3 CLBLL_R_X21Y12/CLBLL_CTRL0 CLBLL_R_X21Y12/CLBLL_CTRL1 CLBLL_R_X21Y12/CLBLL_ER1BEG2 CLBLL_R_X21Y12/CLBLL_LL_SR CLBLL_R_X21Y12/CLBLL_L_SR CLBLL_R_X21Y13/CLBLL_CTRL0 CLBLL_R_X21Y13/CLBLL_L_SR CLBLL_R_X21Y14/CLBLL_CTRL0 CLBLL_R_X21Y14/CLBLL_CTRL1 CLBLL_R_X21Y14/CLBLL_LL_SR CLBLL_R_X21Y14/CLBLL_L_SR CLBLL_R_X21Y14/CLBLL_WW2A1 CLBLL_R_X21Y4/CLBLL_CTRL1 CLBLL_R_X21Y4/CLBLL_LL_SR CLBLL_R_X21Y5/CLBLL_CTRL0 CLBLL_R_X21Y5/CLBLL_CTRL1 CLBLL_R_X21Y5/CLBLL_LL_SR CLBLL_R_X21Y5/CLBLL_L_SR CLBLL_R_X21Y6/CLBLL_CTRL0 CLBLL_R_X21Y6/CLBLL_CTRL1 CLBLL_R_X21Y6/CLBLL_LL_SR CLBLL_R_X21Y6/CLBLL_L_SR CLBLL_R_X21Y7/CLBLL_CTRL1 CLBLL_R_X21Y7/CLBLL_LL_SR CLBLL_R_X21Y7/CLBLL_WL1END0 CLBLL_R_X21Y7/CLBLL_WR1END2 CLBLL_R_X23Y11/CLBLL_SE4BEG2 CLBLL_R_X23Y11/CLBLL_WL1END0 CLBLL_R_X23Y12/CLBLL_CTRL0 CLBLL_R_X23Y12/CLBLL_CTRL1 CLBLL_R_X23Y12/CLBLL_LL_SR CLBLL_R_X23Y12/CLBLL_L_SR CLBLL_R_X23Y13/CLBLL_CTRL0 CLBLL_R_X23Y13/CLBLL_CTRL1 CLBLL_R_X23Y13/CLBLL_LL_SR CLBLL_R_X23Y13/CLBLL_L_SR CLBLL_R_X23Y14/CLBLL_CTRL0 CLBLL_R_X23Y14/CLBLL_CTRL1 CLBLL_R_X23Y14/CLBLL_LL_SR CLBLL_R_X23Y14/CLBLL_L_SR CLBLL_R_X23Y14/CLBLL_WW4C2 CLBLL_R_X23Y15/CLBLL_NW2A2 CLBLL_R_X23Y4/CLBLL_CTRL1 CLBLL_R_X23Y4/CLBLL_LL_SR CLBLL_R_X23Y4/CLBLL_SW2A1 CLBLL_R_X23Y5/CLBLL_CTRL0 CLBLL_R_X23Y5/CLBLL_CTRL1 CLBLL_R_X23Y5/CLBLL_LL_SR CLBLL_R_X23Y5/CLBLL_L_SR CLBLL_R_X23Y6/CLBLL_EL1BEG1 CLBLL_R_X23Y7/CLBLL_CTRL0 CLBLL_R_X23Y7/CLBLL_CTRL1 CLBLL_R_X23Y7/CLBLL_LL_SR CLBLL_R_X23Y7/CLBLL_L_SR CLBLL_R_X23Y7/CLBLL_SW2A1 CLBLL_R_X23Y8/CLBLL_CTRL0 CLBLL_R_X23Y8/CLBLL_L_SR CLBLL_R_X23Y8/CLBLL_WL1END0 CLBLL_R_X23Y9/CLBLL_CTRL1 CLBLL_R_X23Y9/CLBLL_ER1BEG2 CLBLL_R_X23Y9/CLBLL_LL_SR CLBLL_R_X23Y9/CLBLL_SW4END1 CLBLL_R_X25Y10/CLBLL_CTRL0 CLBLL_R_X25Y10/CLBLL_CTRL1 CLBLL_R_X25Y10/CLBLL_LL_SR CLBLL_R_X25Y10/CLBLL_L_SR CLBLL_R_X25Y11/CLBLL_CTRL0 CLBLL_R_X25Y11/CLBLL_L_SR CLBLL_R_X25Y12/CLBLL_CTRL0 CLBLL_R_X25Y12/CLBLL_CTRL1 CLBLL_R_X25Y12/CLBLL_LL_SR CLBLL_R_X25Y12/CLBLL_L_SR CLBLL_R_X25Y13/CLBLL_CTRL0 CLBLL_R_X25Y13/CLBLL_CTRL1 CLBLL_R_X25Y13/CLBLL_LL_SR CLBLL_R_X25Y13/CLBLL_L_SR CLBLL_R_X25Y13/CLBLL_SW2A1 CLBLL_R_X25Y14/CLBLL_CTRL1 CLBLL_R_X25Y14/CLBLL_LL_SR CLBLL_R_X25Y14/CLBLL_SW4A1 CLBLL_R_X25Y14/CLBLL_WW2A1 CLBLL_R_X25Y14/CLBLL_WW4A2 CLBLL_R_X25Y4/CLBLL_CTRL1 CLBLL_R_X25Y4/CLBLL_LL_SR CLBLL_R_X25Y5/CLBLL_CTRL0 CLBLL_R_X25Y5/CLBLL_CTRL1 CLBLL_R_X25Y5/CLBLL_LL_SR CLBLL_R_X25Y5/CLBLL_L_SR CLBLL_R_X25Y6/CLBLL_CTRL0 CLBLL_R_X25Y6/CLBLL_L_SR CLBLL_R_X25Y7/CLBLL_CTRL0 CLBLL_R_X25Y7/CLBLL_ER1BEG2 CLBLL_R_X25Y7/CLBLL_L_SR CLBLL_R_X25Y8/CLBLL_CTRL0 CLBLL_R_X25Y8/CLBLL_CTRL1 CLBLL_R_X25Y8/CLBLL_EL1BEG1 CLBLL_R_X25Y8/CLBLL_LL_SR CLBLL_R_X25Y8/CLBLL_L_SR CLBLL_R_X25Y8/CLBLL_NE2A2 CLBLL_R_X25Y9/CLBLL_CTRL0 CLBLL_R_X25Y9/CLBLL_CTRL1 CLBLL_R_X25Y9/CLBLL_EL1BEG1 CLBLL_R_X25Y9/CLBLL_LL_SR CLBLL_R_X25Y9/CLBLL_L_SR CLBLL_R_X27Y10/CLBLL_CTRL0 CLBLL_R_X27Y10/CLBLL_CTRL1 CLBLL_R_X27Y10/CLBLL_LL_SR CLBLL_R_X27Y10/CLBLL_L_SR CLBLL_R_X27Y11/CLBLL_CTRL0 CLBLL_R_X27Y11/CLBLL_CTRL1 CLBLL_R_X27Y11/CLBLL_LL_SR CLBLL_R_X27Y11/CLBLL_L_SR CLBLL_R_X27Y12/CLBLL_CTRL1 CLBLL_R_X27Y12/CLBLL_LL_SR CLBLL_R_X27Y12/CLBLL_LOGIC_OUTS8 CLBLL_R_X27Y12/CLBLL_L_A CLBLL_R_X27Y9/CLBLL_CTRL0 CLBLL_R_X27Y9/CLBLL_CTRL1 CLBLL_R_X27Y9/CLBLL_LL_SR CLBLL_R_X27Y9/CLBLL_L_SR CLBLM_L_X20Y11/CLBLM_CTRL1 CLBLM_L_X20Y11/CLBLM_ER1BEG2 CLBLM_L_X20Y11/CLBLM_M_SR CLBLM_L_X20Y12/CLBLM_CTRL0 CLBLM_L_X20Y12/CLBLM_CTRL1 CLBLM_L_X20Y12/CLBLM_L_SR CLBLM_L_X20Y12/CLBLM_M_SR CLBLM_L_X20Y13/CLBLM_CTRL0 CLBLM_L_X20Y13/CLBLM_CTRL1 CLBLM_L_X20Y13/CLBLM_L_SR CLBLM_L_X20Y13/CLBLM_M_SR CLBLM_L_X20Y14/CLBLM_CTRL1 CLBLM_L_X20Y14/CLBLM_M_SR CLBLM_L_X20Y4/CLBLM_CTRL0 CLBLM_L_X20Y4/CLBLM_L_SR CLBLM_L_X20Y6/CLBLM_CTRL1 CLBLM_L_X20Y6/CLBLM_M_SR CLBLM_L_X20Y7/CLBLM_CTRL1 CLBLM_L_X20Y7/CLBLM_M_SR CLBLM_L_X20Y7/CLBLM_WR1END2 CLBLM_L_X20Y8/CLBLM_WR1END2 CLBLM_L_X22Y10/CLBLM_CTRL0 CLBLM_L_X22Y10/CLBLM_CTRL1 CLBLM_L_X22Y10/CLBLM_L_SR CLBLM_L_X22Y10/CLBLM_M_SR CLBLM_L_X22Y11/CLBLM_CTRL0 CLBLM_L_X22Y11/CLBLM_L_SR CLBLM_L_X22Y11/CLBLM_WR1END3 CLBLM_L_X22Y12/CLBLM_CTRL0 CLBLM_L_X22Y12/CLBLM_CTRL1 CLBLM_L_X22Y12/CLBLM_ER1BEG2 CLBLM_L_X22Y12/CLBLM_L_SR CLBLM_L_X22Y12/CLBLM_M_SR CLBLM_L_X22Y13/CLBLM_CTRL1 CLBLM_L_X22Y13/CLBLM_M_SR CLBLM_L_X22Y14/CLBLM_CTRL1 CLBLM_L_X22Y14/CLBLM_M_SR CLBLM_L_X22Y14/CLBLM_WW2A1 CLBLM_L_X22Y5/CLBLM_CTRL1 CLBLM_L_X22Y5/CLBLM_M_SR CLBLM_L_X22Y6/CLBLM_CTRL1 CLBLM_L_X22Y6/CLBLM_M_SR CLBLM_L_X22Y7/CLBLM_CTRL1 CLBLM_L_X22Y7/CLBLM_M_SR CLBLM_L_X22Y7/CLBLM_WL1END0 CLBLM_L_X22Y7/CLBLM_WR1END2 CLBLM_L_X22Y8/CLBLM_CTRL0 CLBLM_L_X22Y8/CLBLM_CTRL1 CLBLM_L_X22Y8/CLBLM_L_SR CLBLM_L_X22Y8/CLBLM_M_SR CLBLM_L_X24Y10/CLBLM_CTRL1 CLBLM_L_X24Y10/CLBLM_M_SR CLBLM_L_X24Y11/CLBLM_CTRL1 CLBLM_L_X24Y11/CLBLM_M_SR CLBLM_L_X24Y11/CLBLM_SE4BEG2 CLBLM_L_X24Y11/CLBLM_WL1END0 CLBLM_L_X24Y12/CLBLM_CTRL0 CLBLM_L_X24Y12/CLBLM_CTRL1 CLBLM_L_X24Y12/CLBLM_L_SR CLBLM_L_X24Y12/CLBLM_M_SR CLBLM_L_X24Y14/CLBLM_WW4C2 CLBLM_L_X24Y15/CLBLM_NW2A2 CLBLM_L_X24Y4/CLBLM_SW2A1 CLBLM_L_X24Y6/CLBLM_CTRL0 CLBLM_L_X24Y6/CLBLM_CTRL1 CLBLM_L_X24Y6/CLBLM_EL1BEG1 CLBLM_L_X24Y6/CLBLM_L_SR CLBLM_L_X24Y6/CLBLM_M_SR CLBLM_L_X24Y7/CLBLM_CTRL0 CLBLM_L_X24Y7/CLBLM_CTRL1 CLBLM_L_X24Y7/CLBLM_L_SR CLBLM_L_X24Y7/CLBLM_M_SR CLBLM_L_X24Y7/CLBLM_SW2A1 CLBLM_L_X24Y8/CLBLM_CTRL1 CLBLM_L_X24Y8/CLBLM_M_SR CLBLM_L_X24Y8/CLBLM_WL1END0 CLBLM_L_X24Y9/CLBLM_CTRL0 CLBLM_L_X24Y9/CLBLM_ER1BEG2 CLBLM_L_X24Y9/CLBLM_L_SR CLBLM_L_X24Y9/CLBLM_SW4END1 CLBLM_L_X26Y10/CLBLM_CTRL0 CLBLM_L_X26Y10/CLBLM_CTRL1 CLBLM_L_X26Y10/CLBLM_L_SR CLBLM_L_X26Y10/CLBLM_M_SR CLBLM_L_X26Y11/CLBLM_CTRL0 CLBLM_L_X26Y11/CLBLM_CTRL1 CLBLM_L_X26Y11/CLBLM_L_SR CLBLM_L_X26Y11/CLBLM_M_SR CLBLM_L_X26Y12/CLBLM_CTRL0 CLBLM_L_X26Y12/CLBLM_CTRL1 CLBLM_L_X26Y12/CLBLM_L_SR CLBLM_L_X26Y12/CLBLM_M_SR CLBLM_L_X26Y13/CLBLM_CTRL1 CLBLM_L_X26Y13/CLBLM_M_SR CLBLM_L_X26Y13/CLBLM_SW2A1 CLBLM_L_X26Y14/CLBLM_CTRL1 CLBLM_L_X26Y14/CLBLM_M_SR CLBLM_L_X26Y14/CLBLM_SW4A1 CLBLM_L_X26Y14/CLBLM_WW2A1 CLBLM_L_X26Y14/CLBLM_WW4A2 CLBLM_L_X26Y7/CLBLM_CTRL0 CLBLM_L_X26Y7/CLBLM_CTRL1 CLBLM_L_X26Y7/CLBLM_ER1BEG2 CLBLM_L_X26Y7/CLBLM_L_SR CLBLM_L_X26Y7/CLBLM_M_SR CLBLM_L_X26Y8/CLBLM_CTRL1 CLBLM_L_X26Y8/CLBLM_EL1BEG1 CLBLM_L_X26Y8/CLBLM_M_SR CLBLM_L_X26Y8/CLBLM_NE2A2 CLBLM_L_X26Y9/CLBLM_CTRL0 CLBLM_L_X26Y9/CLBLM_CTRL1 CLBLM_L_X26Y9/CLBLM_EL1BEG1 CLBLM_L_X26Y9/CLBLM_L_SR CLBLM_L_X26Y9/CLBLM_M_SR INT_INTERFACE_L_X18Y12/INT_INTERFACE_EL1BEG1 INT_INTERFACE_L_X18Y8/INT_INTERFACE_WR1END2 INT_L_X18Y11/SE2A1 INT_L_X18Y12/EL1END1 INT_L_X18Y12/ER1BEG2 INT_L_X18Y12/SE2BEG1 INT_L_X18Y8/WL1END0 INT_L_X18Y8/WR1BEG2 INT_L_X20Y11/CTRL_L1 INT_L_X20Y11/ER1END2 INT_L_X20Y11/NR1BEG2 INT_L_X20Y11/SS2END2 INT_L_X20Y12/CTRL_L0 INT_L_X20Y12/CTRL_L1 INT_L_X20Y12/EL1BEG1 INT_L_X20Y12/NR1END2 INT_L_X20Y12/SS2A2 INT_L_X20Y13/CTRL_L0 INT_L_X20Y13/CTRL_L1 INT_L_X20Y13/SR1END2 INT_L_X20Y13/SS2BEG2 INT_L_X20Y14/BYP_ALT2 INT_L_X20Y14/BYP_BOUNCE2 INT_L_X20Y14/CTRL_L1 INT_L_X20Y14/ER1BEG2 INT_L_X20Y14/FAN_ALT1 INT_L_X20Y14/FAN_BOUNCE1 INT_L_X20Y14/SR1BEG2 INT_L_X20Y14/WW2END1 INT_L_X20Y15/BYP_BOUNCE_N3_2 INT_L_X20Y3/SE2A2 INT_L_X20Y4/CTRL_L0 INT_L_X20Y4/FAN_ALT1 INT_L_X20Y4/FAN_BOUNCE1 INT_L_X20Y4/SE2BEG2 INT_L_X20Y4/SS2END2 INT_L_X20Y4/SW2END2 INT_L_X20Y5/SS2A2 INT_L_X20Y6/CTRL_L1 INT_L_X20Y6/SR1END2 INT_L_X20Y6/SS2BEG2 INT_L_X20Y7/CTRL_L1 INT_L_X20Y7/NL1BEG1 INT_L_X20Y7/SR1BEG2 INT_L_X20Y7/WL1END0 INT_L_X20Y7/WR1BEG2 INT_L_X20Y7/WR1END2 INT_L_X20Y8/NL1END1 INT_L_X20Y8/WR1BEG2 INT_L_X22Y10/CTRL_L0 INT_L_X22Y10/CTRL_L1 INT_L_X22Y10/SR1END2 INT_L_X22Y11/CTRL_L0 INT_L_X22Y11/SE2A2 INT_L_X22Y11/SR1BEG2 INT_L_X22Y11/WR1BEG3 INT_L_X22Y11/WR1END2 INT_L_X22Y12/CTRL_L0 INT_L_X22Y12/CTRL_L1 INT_L_X22Y12/ER1END2 INT_L_X22Y12/SE2BEG2 INT_L_X22Y13/CTRL_L1 INT_L_X22Y13/SR1END2 INT_L_X22Y14/CTRL_L1 INT_L_X22Y14/SR1BEG2 INT_L_X22Y14/WW2BEG1 INT_L_X22Y14/WW4END2 INT_L_X22Y5/CTRL_L1 INT_L_X22Y5/SR1END2 INT_L_X22Y6/CTRL_L1 INT_L_X22Y6/FAN_ALT1 INT_L_X22Y6/FAN_BOUNCE1 INT_L_X22Y6/SR1BEG2 INT_L_X22Y6/SR1END1 INT_L_X22Y6/WR1END3 INT_L_X22Y7/CTRL_L1 INT_L_X22Y7/SR1BEG1 INT_L_X22Y7/SR1END2 INT_L_X22Y7/WL1BEG0 INT_L_X22Y7/WL1END0 INT_L_X22Y7/WR1BEG2 INT_L_X22Y7/WR1END2 INT_L_X22Y8/CTRL_L0 INT_L_X22Y8/CTRL_L1 INT_L_X22Y8/SR1BEG2 INT_L_X22Y8/WR1END2 INT_L_X24Y10/CTRL_L1 INT_L_X24Y10/ER1BEG2 INT_L_X24Y10/SE6B2 INT_L_X24Y10/SL1BEG1 INT_L_X24Y10/SS6D1 INT_L_X24Y10/SW6D1 INT_L_X24Y10/SW6END1 INT_L_X24Y11/CTRL_L1 INT_L_X24Y11/ER1BEG2 INT_L_X24Y11/SE6A2 INT_L_X24Y11/SL1END1 INT_L_X24Y11/SR1END2 INT_L_X24Y11/SS6C1 INT_L_X24Y11/SW6C1 INT_L_X24Y11/WL1BEG0 INT_L_X24Y12/BYP_ALT4 INT_L_X24Y12/BYP_BOUNCE4 INT_L_X24Y12/CTRL_L0 INT_L_X24Y12/CTRL_L1 INT_L_X24Y12/SL1BEG1 INT_L_X24Y12/SR1BEG2 INT_L_X24Y12/SS2END1 INT_L_X24Y12/SS6B1 INT_L_X24Y12/SW6B1 INT_L_X24Y13/SS2A1 INT_L_X24Y13/SS6A1 INT_L_X24Y13/SW6A1 INT_L_X24Y14/ER1BEG2 INT_L_X24Y14/NW2BEG2 INT_L_X24Y14/SS2BEG1 INT_L_X24Y14/SS6BEG1 INT_L_X24Y14/WW2END1 INT_L_X24Y14/WW4B2 INT_L_X24Y15/NW2A2 INT_L_X24Y4/ER1BEG2 INT_L_X24Y4/SL1END1 INT_L_X24Y4/SW2A1 INT_L_X24Y5/ER1BEG2 INT_L_X24Y5/SL1BEG1 INT_L_X24Y5/SL1END1 INT_L_X24Y5/SW2BEG1 INT_L_X24Y6/BYP_ALT4 INT_L_X24Y6/BYP_BOUNCE4 INT_L_X24Y6/CTRL_L0 INT_L_X24Y6/CTRL_L1 INT_L_X24Y6/EL1END1 INT_L_X24Y6/ER1BEG2 INT_L_X24Y6/SL1BEG1 INT_L_X24Y7/CTRL_L0 INT_L_X24Y7/CTRL_L1 INT_L_X24Y7/SE6E2 INT_L_X24Y7/SR1END2 INT_L_X24Y7/SW2A1 INT_L_X24Y8/CTRL_L1 INT_L_X24Y8/ER1BEG2 INT_L_X24Y8/SE6D2 INT_L_X24Y8/SR1BEG2 INT_L_X24Y8/SR1END2 INT_L_X24Y8/SS6END1 INT_L_X24Y8/SW2BEG1 INT_L_X24Y8/WL1BEG0 INT_L_X24Y9/CTRL_L0 INT_L_X24Y9/ER1END2 INT_L_X24Y9/SE6C2 INT_L_X24Y9/SL1END1 INT_L_X24Y9/SR1BEG2 INT_L_X24Y9/SS6E1 INT_L_X24Y9/SW6E1 INT_L_X26Y10/CTRL_L0 INT_L_X26Y10/CTRL_L1 INT_L_X26Y10/FAN_ALT1 INT_L_X26Y10/FAN_BOUNCE1 INT_L_X26Y10/FAN_BOUNCE_S3_4 INT_L_X26Y11/BYP_ALT4 INT_L_X26Y11/BYP_BOUNCE4 INT_L_X26Y11/CTRL_L0 INT_L_X26Y11/CTRL_L1 INT_L_X26Y11/FAN_ALT4 INT_L_X26Y11/FAN_BOUNCE4 INT_L_X26Y11/SR1BEG_S0 INT_L_X26Y11/WL1END3 INT_L_X26Y12/CTRL_L0 INT_L_X26Y12/CTRL_L1 INT_L_X26Y12/FAN_ALT1 INT_L_X26Y12/FAN_BOUNCE1 INT_L_X26Y12/NL1BEG_N3 INT_L_X26Y12/WL1END_N1_3 INT_L_X26Y13/CTRL_L1 INT_L_X26Y13/SR1END2 INT_L_X26Y13/SW2A1 INT_L_X26Y14/CTRL_L1 INT_L_X26Y14/NW2END2 INT_L_X26Y14/SR1BEG2 INT_L_X26Y14/SW2BEG1 INT_L_X26Y14/SW6BEG1 INT_L_X26Y14/WR1END2 INT_L_X26Y14/WW2BEG1 INT_L_X26Y14/WW4BEG2 INT_L_X26Y7/CTRL_L0 INT_L_X26Y7/CTRL_L1 INT_L_X26Y7/ER1END2 INT_L_X26Y8/BYP_ALT4 INT_L_X26Y8/BYP_BOUNCE4 INT_L_X26Y8/CTRL_L1 INT_L_X26Y8/EL1END1 INT_L_X26Y8/NE2END2 INT_L_X26Y8/NR1BEG2 INT_L_X26Y9/CTRL_L0 INT_L_X26Y9/CTRL_L1 INT_L_X26Y9/EL1END1 INT_L_X26Y9/ER1BEG2 INT_L_X26Y9/NR1END2 INT_R_X17Y10/NN2END2 INT_R_X17Y10/NR1BEG2 INT_R_X17Y11/CTRL0 INT_R_X17Y11/NR1BEG2 INT_R_X17Y11/NR1END2 INT_R_X17Y12/CTRL0 INT_R_X17Y12/CTRL1 INT_R_X17Y12/EL1BEG1 INT_R_X17Y12/NR1END2 INT_R_X17Y7/CTRL0 INT_R_X17Y7/SR1END2 INT_R_X17Y8/CTRL0 INT_R_X17Y8/CTRL1 INT_R_X17Y8/NN2BEG2 INT_R_X17Y8/SR1BEG2 INT_R_X17Y8/WR1END2 INT_R_X17Y9/NN2A2 INT_R_X19Y11/ER1BEG2 INT_R_X19Y11/SE2END1 INT_R_X19Y12/CTRL0 INT_R_X19Y12/CTRL1 INT_R_X19Y12/ER1END2 INT_R_X19Y7/CTRL0 INT_R_X19Y7/CTRL1 INT_R_X19Y7/WR1END2 INT_R_X19Y8/CTRL0 INT_R_X19Y8/CTRL1 INT_R_X19Y8/WL1BEG0 INT_R_X19Y8/WR1END2 INT_R_X21Y11/CTRL1 INT_R_X21Y11/FAN_ALT1 INT_R_X21Y11/FAN_BOUNCE1 INT_R_X21Y11/WR1END3 INT_R_X21Y12/BYP_ALT4 INT_R_X21Y12/BYP_BOUNCE4 INT_R_X21Y12/CTRL0 INT_R_X21Y12/CTRL1 INT_R_X21Y12/EL1END1 INT_R_X21Y12/ER1BEG2 INT_R_X21Y12/NR1BEG1 INT_R_X21Y13/CTRL0 INT_R_X21Y13/GFAN0 INT_R_X21Y13/NR1END1 INT_R_X21Y14/CTRL0 INT_R_X21Y14/CTRL1 INT_R_X21Y14/ER1END2 INT_R_X21Y14/WW2A1 INT_R_X21Y3/NR1BEG2 INT_R_X21Y3/SE2END2 INT_R_X21Y4/CTRL1 INT_R_X21Y4/NR1END2 INT_R_X21Y4/SW2A2 INT_R_X21Y5/CTRL0 INT_R_X21Y5/CTRL1 INT_R_X21Y5/SR1END2 INT_R_X21Y5/SW2BEG2 INT_R_X21Y6/CTRL0 INT_R_X21Y6/CTRL1 INT_R_X21Y6/SR1BEG2 INT_R_X21Y6/SR1END1 INT_R_X21Y6/SR1END2 INT_R_X21Y7/CTRL1 INT_R_X21Y7/SR1BEG1 INT_R_X21Y7/SR1BEG2 INT_R_X21Y7/WL1BEG0 INT_R_X21Y7/WL1END0 INT_R_X21Y7/WR1BEG2 INT_R_X21Y7/WR1END2 INT_R_X23Y10/SS6A2 INT_R_X23Y10/SS6E1 INT_R_X23Y11/NR1BEG2 INT_R_X23Y11/SE2END2 INT_R_X23Y11/SE6BEG2 INT_R_X23Y11/SS6BEG2 INT_R_X23Y11/SS6D1 INT_R_X23Y11/WL1END0 INT_R_X23Y11/WR1BEG2 INT_R_X23Y12/CTRL0 INT_R_X23Y12/CTRL1 INT_R_X23Y12/NR1BEG2 INT_R_X23Y12/NR1END2 INT_R_X23Y12/SS6C1 INT_R_X23Y13/CTRL0 INT_R_X23Y13/CTRL1 INT_R_X23Y13/NR1END2 INT_R_X23Y13/SS6B1 INT_R_X23Y14/CTRL0 INT_R_X23Y14/CTRL1 INT_R_X23Y14/SR1END2 INT_R_X23Y14/SS6A1 INT_R_X23Y14/WW4C2 INT_R_X23Y15/NW2END2 INT_R_X23Y15/SR1BEG2 INT_R_X23Y15/SS6BEG1 INT_R_X23Y4/BYP_ALT4 INT_R_X23Y4/BYP_BOUNCE4 INT_R_X23Y4/CTRL1 INT_R_X23Y4/SW2END1 INT_R_X23Y5/CTRL0 INT_R_X23Y5/CTRL1 INT_R_X23Y5/NR1BEG2 INT_R_X23Y5/SS6END2 INT_R_X23Y6/EL1BEG1 INT_R_X23Y6/NL1BEG1 INT_R_X23Y6/NR1BEG2 INT_R_X23Y6/NR1END2 INT_R_X23Y6/SS6E2 INT_R_X23Y6/WR1BEG3 INT_R_X23Y7/CTRL0 INT_R_X23Y7/CTRL1 INT_R_X23Y7/NL1END1 INT_R_X23Y7/NR1END2 INT_R_X23Y7/SS6D2 INT_R_X23Y7/SW2END1 INT_R_X23Y7/WL1BEG0 INT_R_X23Y7/WR1BEG2 INT_R_X23Y8/CTRL0 INT_R_X23Y8/SR1END2 INT_R_X23Y8/SS6C2 INT_R_X23Y8/WL1END0 INT_R_X23Y8/WR1BEG2 INT_R_X23Y9/CTRL1 INT_R_X23Y9/ER1BEG2 INT_R_X23Y9/SR1BEG2 INT_R_X23Y9/SS6B2 INT_R_X23Y9/SS6END1 INT_R_X23Y9/SW6END1 INT_R_X25Y10/CTRL0 INT_R_X25Y10/CTRL1 INT_R_X25Y10/ER1END2 INT_R_X25Y10/SS6C1 INT_R_X25Y10/SW6E1 INT_R_X25Y11/CTRL0 INT_R_X25Y11/ER1END2 INT_R_X25Y11/SS6B1 INT_R_X25Y11/SW6D1 INT_R_X25Y12/CTRL0 INT_R_X25Y12/CTRL1 INT_R_X25Y12/SR1END2 INT_R_X25Y12/SS6A1 INT_R_X25Y12/SW6C1 INT_R_X25Y13/BYP_ALT4 INT_R_X25Y13/BYP_BOUNCE4 INT_R_X25Y13/CTRL0 INT_R_X25Y13/CTRL1 INT_R_X25Y13/SR1BEG2 INT_R_X25Y13/SS6BEG1 INT_R_X25Y13/SW2END1 INT_R_X25Y13/SW6B1 INT_R_X25Y13/SW6BEG1 INT_R_X25Y14/CTRL1 INT_R_X25Y14/ER1END2 INT_R_X25Y14/SW6A1 INT_R_X25Y14/WW2A1 INT_R_X25Y14/WW4A2 INT_R_X25Y4/CTRL1 INT_R_X25Y4/ER1END2 INT_R_X25Y5/CTRL0 INT_R_X25Y5/CTRL1 INT_R_X25Y5/ER1END2 INT_R_X25Y6/CTRL0 INT_R_X25Y6/ER1END2 INT_R_X25Y7/CTRL0 INT_R_X25Y7/ER1BEG2 INT_R_X25Y7/NE2BEG2 INT_R_X25Y7/SE6END2 INT_R_X25Y7/SS6END1 INT_R_X25Y8/CTRL0 INT_R_X25Y8/CTRL1 INT_R_X25Y8/EL1BEG1 INT_R_X25Y8/ER1END2 INT_R_X25Y8/NE2A2 INT_R_X25Y8/NR1BEG2 INT_R_X25Y8/SS6E1 INT_R_X25Y9/CTRL0 INT_R_X25Y9/CTRL1 INT_R_X25Y9/EL1BEG1 INT_R_X25Y9/NR1END2 INT_R_X25Y9/SS6D1 INT_R_X27Y10/CTRL0 INT_R_X27Y10/CTRL1 INT_R_X27Y10/NR1END2 INT_R_X27Y11/CTRL0 INT_R_X27Y11/CTRL1 INT_R_X27Y11/FAN_ALT1 INT_R_X27Y11/FAN_BOUNCE1 INT_R_X27Y11/FAN_BOUNCE_S3_4 INT_R_X27Y11/WL1BEG3 INT_R_X27Y12/CTRL1 INT_R_X27Y12/FAN_ALT1 INT_R_X27Y12/FAN_ALT4 INT_R_X27Y12/FAN_BOUNCE1 INT_R_X27Y12/FAN_BOUNCE4 INT_R_X27Y12/LOGIC_OUTS8 INT_R_X27Y12/NL1BEG2 INT_R_X27Y12/NL1BEG_N3 INT_R_X27Y12/WL1BEG_N3 INT_R_X27Y13/NL1BEG1 INT_R_X27Y13/NL1END2 INT_R_X27Y13/NW2BEG2 INT_R_X27Y14/NL1END1 INT_R_X27Y14/NW2A2 INT_R_X27Y14/WR1BEG2 INT_R_X27Y9/CTRL0 INT_R_X27Y9/CTRL1 INT_R_X27Y9/ER1END2 INT_R_X27Y9/NR1BEG2 VBRK_X60Y10/VBRK_ER1BEG2 VBRK_X60Y10/VBRK_SW4END1 VBRK_X60Y12/VBRK_SE4BEG2 VBRK_X60Y12/VBRK_WL1END0 VBRK_X60Y15/VBRK_WW4C2 VBRK_X60Y16/VBRK_NW2A2 VBRK_X60Y5/VBRK_SW2A1 VBRK_X60Y7/VBRK_EL1BEG1 VBRK_X60Y8/VBRK_SW2A1 VBRK_X60Y9/VBRK_WL1END0 VFRAME_X47Y13/VFRAME_EL1BEG1 VFRAME_X47Y9/VFRAME_WR1END2 
pips: CLBLL_R_X17Y11/CLBLL_R.CLBLL_CTRL0->CLBLL_L_SR CLBLL_R_X17Y12/CLBLL_R.CLBLL_CTRL0->CLBLL_L_SR CLBLL_R_X17Y12/CLBLL_R.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_R_X17Y7/CLBLL_R.CLBLL_CTRL0->CLBLL_L_SR CLBLL_R_X17Y8/CLBLL_R.CLBLL_CTRL0->CLBLL_L_SR CLBLL_R_X17Y8/CLBLL_R.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_R_X19Y12/CLBLL_R.CLBLL_CTRL0->CLBLL_L_SR CLBLL_R_X19Y12/CLBLL_R.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_R_X19Y7/CLBLL_R.CLBLL_CTRL0->CLBLL_L_SR CLBLL_R_X19Y7/CLBLL_R.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_R_X19Y8/CLBLL_R.CLBLL_CTRL0->CLBLL_L_SR CLBLL_R_X19Y8/CLBLL_R.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_R_X21Y11/CLBLL_R.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_R_X21Y12/CLBLL_R.CLBLL_CTRL0->CLBLL_L_SR CLBLL_R_X21Y12/CLBLL_R.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_R_X21Y13/CLBLL_R.CLBLL_CTRL0->CLBLL_L_SR CLBLL_R_X21Y14/CLBLL_R.CLBLL_CTRL0->CLBLL_L_SR CLBLL_R_X21Y14/CLBLL_R.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_R_X21Y4/CLBLL_R.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_R_X21Y5/CLBLL_R.CLBLL_CTRL0->CLBLL_L_SR CLBLL_R_X21Y5/CLBLL_R.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_R_X21Y6/CLBLL_R.CLBLL_CTRL0->CLBLL_L_SR CLBLL_R_X21Y6/CLBLL_R.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_R_X21Y7/CLBLL_R.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_R_X23Y12/CLBLL_R.CLBLL_CTRL0->CLBLL_L_SR CLBLL_R_X23Y12/CLBLL_R.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_R_X23Y13/CLBLL_R.CLBLL_CTRL0->CLBLL_L_SR CLBLL_R_X23Y13/CLBLL_R.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_R_X23Y14/CLBLL_R.CLBLL_CTRL0->CLBLL_L_SR CLBLL_R_X23Y14/CLBLL_R.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_R_X23Y4/CLBLL_R.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_R_X23Y5/CLBLL_R.CLBLL_CTRL0->CLBLL_L_SR CLBLL_R_X23Y5/CLBLL_R.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_R_X23Y7/CLBLL_R.CLBLL_CTRL0->CLBLL_L_SR CLBLL_R_X23Y7/CLBLL_R.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_R_X23Y8/CLBLL_R.CLBLL_CTRL0->CLBLL_L_SR CLBLL_R_X23Y9/CLBLL_R.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_R_X25Y10/CLBLL_R.CLBLL_CTRL0->CLBLL_L_SR CLBLL_R_X25Y10/CLBLL_R.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_R_X25Y11/CLBLL_R.CLBLL_CTRL0->CLBLL_L_SR CLBLL_R_X25Y12/CLBLL_R.CLBLL_CTRL0->CLBLL_L_SR CLBLL_R_X25Y12/CLBLL_R.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_R_X25Y13/CLBLL_R.CLBLL_CTRL0->CLBLL_L_SR CLBLL_R_X25Y13/CLBLL_R.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_R_X25Y14/CLBLL_R.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_R_X25Y4/CLBLL_R.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_R_X25Y5/CLBLL_R.CLBLL_CTRL0->CLBLL_L_SR CLBLL_R_X25Y5/CLBLL_R.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_R_X25Y6/CLBLL_R.CLBLL_CTRL0->CLBLL_L_SR CLBLL_R_X25Y7/CLBLL_R.CLBLL_CTRL0->CLBLL_L_SR CLBLL_R_X25Y8/CLBLL_R.CLBLL_CTRL0->CLBLL_L_SR CLBLL_R_X25Y8/CLBLL_R.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_R_X25Y9/CLBLL_R.CLBLL_CTRL0->CLBLL_L_SR CLBLL_R_X25Y9/CLBLL_R.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_R_X27Y10/CLBLL_R.CLBLL_CTRL0->CLBLL_L_SR CLBLL_R_X27Y10/CLBLL_R.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_R_X27Y11/CLBLL_R.CLBLL_CTRL0->CLBLL_L_SR CLBLL_R_X27Y11/CLBLL_R.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_R_X27Y12/CLBLL_R.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_R_X27Y12/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLL_R_X27Y9/CLBLL_R.CLBLL_CTRL0->CLBLL_L_SR CLBLL_R_X27Y9/CLBLL_R.CLBLL_CTRL1->CLBLL_LL_SR CLBLM_L_X20Y11/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR CLBLM_L_X20Y12/CLBLM_L.CLBLM_CTRL0->CLBLM_L_SR CLBLM_L_X20Y12/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR CLBLM_L_X20Y13/CLBLM_L.CLBLM_CTRL0->CLBLM_L_SR CLBLM_L_X20Y13/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR CLBLM_L_X20Y14/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR CLBLM_L_X20Y4/CLBLM_L.CLBLM_CTRL0->CLBLM_L_SR CLBLM_L_X20Y6/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR CLBLM_L_X20Y7/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR CLBLM_L_X22Y10/CLBLM_L.CLBLM_CTRL0->CLBLM_L_SR CLBLM_L_X22Y10/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR CLBLM_L_X22Y11/CLBLM_L.CLBLM_CTRL0->CLBLM_L_SR CLBLM_L_X22Y12/CLBLM_L.CLBLM_CTRL0->CLBLM_L_SR CLBLM_L_X22Y12/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR CLBLM_L_X22Y13/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR CLBLM_L_X22Y14/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR CLBLM_L_X22Y5/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR CLBLM_L_X22Y6/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR CLBLM_L_X22Y7/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR CLBLM_L_X22Y8/CLBLM_L.CLBLM_CTRL0->CLBLM_L_SR CLBLM_L_X22Y8/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR CLBLM_L_X24Y10/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR CLBLM_L_X24Y11/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR CLBLM_L_X24Y12/CLBLM_L.CLBLM_CTRL0->CLBLM_L_SR CLBLM_L_X24Y12/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR CLBLM_L_X24Y6/CLBLM_L.CLBLM_CTRL0->CLBLM_L_SR CLBLM_L_X24Y6/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR CLBLM_L_X24Y7/CLBLM_L.CLBLM_CTRL0->CLBLM_L_SR CLBLM_L_X24Y7/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR CLBLM_L_X24Y8/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR CLBLM_L_X24Y9/CLBLM_L.CLBLM_CTRL0->CLBLM_L_SR CLBLM_L_X26Y10/CLBLM_L.CLBLM_CTRL0->CLBLM_L_SR CLBLM_L_X26Y10/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR CLBLM_L_X26Y11/CLBLM_L.CLBLM_CTRL0->CLBLM_L_SR CLBLM_L_X26Y11/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR CLBLM_L_X26Y12/CLBLM_L.CLBLM_CTRL0->CLBLM_L_SR CLBLM_L_X26Y12/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR CLBLM_L_X26Y13/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR CLBLM_L_X26Y14/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR CLBLM_L_X26Y7/CLBLM_L.CLBLM_CTRL0->CLBLM_L_SR CLBLM_L_X26Y7/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR CLBLM_L_X26Y8/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR CLBLM_L_X26Y9/CLBLM_L.CLBLM_CTRL0->CLBLM_L_SR CLBLM_L_X26Y9/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR INT_L_X18Y12/INT_L.EL1END1->>ER1BEG2 INT_L_X18Y12/INT_L.EL1END1->>SE2BEG1 INT_L_X18Y8/INT_L.WL1END0->>WR1BEG2 INT_L_X20Y11/INT_L.ER1END2->>CTRL_L1 INT_L_X20Y11/INT_L.SS2END2->>NR1BEG2 INT_L_X20Y12/INT_L.NR1END2->>CTRL_L0 INT_L_X20Y12/INT_L.NR1END2->>CTRL_L1 INT_L_X20Y12/INT_L.NR1END2->>EL1BEG1 INT_L_X20Y13/INT_L.SR1END2->>CTRL_L0 INT_L_X20Y13/INT_L.SR1END2->>CTRL_L1 INT_L_X20Y13/INT_L.SR1END2->>SS2BEG2 INT_L_X20Y14/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X20Y14/INT_L.BYP_BOUNCE2->>FAN_ALT1 INT_L_X20Y14/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X20Y14/INT_L.FAN_BOUNCE1->>CTRL_L1 INT_L_X20Y14/INT_L.WW2END1->>BYP_ALT2 INT_L_X20Y14/INT_L.WW2END1->>ER1BEG2 INT_L_X20Y14/INT_L.WW2END1->>SR1BEG2 INT_L_X20Y4/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X20Y4/INT_L.FAN_BOUNCE1->>CTRL_L0 INT_L_X20Y4/INT_L.SS2END2->>FAN_ALT1 INT_L_X20Y4/INT_L.SW2END2->>SE2BEG2 INT_L_X20Y6/INT_L.SR1END2->>CTRL_L1 INT_L_X20Y6/INT_L.SR1END2->>SS2BEG2 INT_L_X20Y7/INT_L.WL1END0->>WR1BEG2 INT_L_X20Y7/INT_L.WR1END2->>CTRL_L1 INT_L_X20Y7/INT_L.WR1END2->>NL1BEG1 INT_L_X20Y7/INT_L.WR1END2->>SR1BEG2 INT_L_X20Y8/INT_L.NL1END1->>WR1BEG2 INT_L_X22Y10/INT_L.SR1END2->>CTRL_L0 INT_L_X22Y10/INT_L.SR1END2->>CTRL_L1 INT_L_X22Y11/INT_L.WR1END2->>CTRL_L0 INT_L_X22Y11/INT_L.WR1END2->>SR1BEG2 INT_L_X22Y11/INT_L.WR1END2->>WR1BEG3 INT_L_X22Y12/INT_L.ER1END2->>CTRL_L0 INT_L_X22Y12/INT_L.ER1END2->>CTRL_L1 INT_L_X22Y12/INT_L.ER1END2->>SE2BEG2 INT_L_X22Y13/INT_L.SR1END2->>CTRL_L1 INT_L_X22Y14/INT_L.WW4END2->>CTRL_L1 INT_L_X22Y14/INT_L.WW4END2->>SR1BEG2 INT_L_X22Y14/INT_L.WW4END2->>WW2BEG1 INT_L_X22Y5/INT_L.SR1END2->>CTRL_L1 INT_L_X22Y6/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X22Y6/INT_L.FAN_BOUNCE1->>CTRL_L1 INT_L_X22Y6/INT_L.SR1END1->>SR1BEG2 INT_L_X22Y6/INT_L.WR1END3->>FAN_ALT1 INT_L_X22Y7/INT_L.SR1END2->>CTRL_L1 INT_L_X22Y7/INT_L.WL1END0->>SR1BEG1 INT_L_X22Y7/INT_L.WL1END0->>WR1BEG2 INT_L_X22Y7/INT_L.WR1END2->>WL1BEG0 INT_L_X22Y8/INT_L.WR1END2->>CTRL_L0 INT_L_X22Y8/INT_L.WR1END2->>CTRL_L1 INT_L_X22Y8/INT_L.WR1END2->>SR1BEG2 INT_L_X24Y10/INT_L.SW6END1->>CTRL_L1 INT_L_X24Y10/INT_L.SW6END1->>ER1BEG2 INT_L_X24Y10/INT_L.SW6END1->>SL1BEG1 INT_L_X24Y11/INT_L.SL1END1->>ER1BEG2 INT_L_X24Y11/INT_L.SL1END1->>WL1BEG0 INT_L_X24Y11/INT_L.SR1END2->>CTRL_L1 INT_L_X24Y12/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X24Y12/INT_L.BYP_BOUNCE4->>CTRL_L0 INT_L_X24Y12/INT_L.BYP_BOUNCE4->>CTRL_L1 INT_L_X24Y12/INT_L.SS2END1->>BYP_ALT4 INT_L_X24Y12/INT_L.SS2END1->>SL1BEG1 INT_L_X24Y12/INT_L.SS2END1->>SR1BEG2 INT_L_X24Y14/INT_L.WW2END1->>ER1BEG2 INT_L_X24Y14/INT_L.WW2END1->>NW2BEG2 INT_L_X24Y14/INT_L.WW2END1->>SS2BEG1 INT_L_X24Y14/INT_L.WW2END1->>SS6BEG1 INT_L_X24Y4/INT_L.SL1END1->>ER1BEG2 INT_L_X24Y5/INT_L.SL1END1->>ER1BEG2 INT_L_X24Y5/INT_L.SL1END1->>SL1BEG1 INT_L_X24Y5/INT_L.SL1END1->>SW2BEG1 INT_L_X24Y6/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X24Y6/INT_L.BYP_BOUNCE4->>CTRL_L0 INT_L_X24Y6/INT_L.BYP_BOUNCE4->>CTRL_L1 INT_L_X24Y6/INT_L.EL1END1->>BYP_ALT4 INT_L_X24Y6/INT_L.EL1END1->>ER1BEG2 INT_L_X24Y6/INT_L.EL1END1->>SL1BEG1 INT_L_X24Y7/INT_L.SR1END2->>CTRL_L0 INT_L_X24Y7/INT_L.SR1END2->>CTRL_L1 INT_L_X24Y8/INT_L.SR1END2->>CTRL_L1 INT_L_X24Y8/INT_L.SS6END1->>ER1BEG2 INT_L_X24Y8/INT_L.SS6END1->>SR1BEG2 INT_L_X24Y8/INT_L.SS6END1->>SW2BEG1 INT_L_X24Y8/INT_L.SS6END1->>WL1BEG0 INT_L_X24Y9/INT_L.ER1END2->>CTRL_L0 INT_L_X24Y9/INT_L.SL1END1->>SR1BEG2 INT_L_X26Y10/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X26Y10/INT_L.FAN_BOUNCE1->>CTRL_L0 INT_L_X26Y10/INT_L.FAN_BOUNCE1->>CTRL_L1 INT_L_X26Y10/INT_L.FAN_BOUNCE_S3_4->>FAN_ALT1 INT_L_X26Y11/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X26Y11/INT_L.BYP_BOUNCE4->>CTRL_L0 INT_L_X26Y11/INT_L.BYP_BOUNCE4->>CTRL_L1 INT_L_X26Y11/INT_L.FAN_ALT4->>FAN_BOUNCE4 INT_L_X26Y11/INT_L.SR1BEG_S0->>BYP_ALT4 INT_L_X26Y11/INT_L.SR1BEG_S0->>FAN_ALT4 INT_L_X26Y11/INT_L.WL1END3->>SR1BEG_S0 INT_L_X26Y12/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X26Y12/INT_L.FAN_BOUNCE1->>CTRL_L0 INT_L_X26Y12/INT_L.FAN_BOUNCE1->>CTRL_L1 INT_L_X26Y12/INT_L.NL1BEG_N3->>FAN_ALT1 INT_L_X26Y12/INT_L.WL1END_N1_3->>NL1BEG_N3 INT_L_X26Y13/INT_L.SR1END2->>CTRL_L1 INT_L_X26Y14/INT_L.NW2END2->>SR1BEG2 INT_L_X26Y14/INT_L.NW2END2->>SW2BEG1 INT_L_X26Y14/INT_L.NW2END2->>SW6BEG1 INT_L_X26Y14/INT_L.NW2END2->>WW4BEG2 INT_L_X26Y14/INT_L.WR1END2->>CTRL_L1 INT_L_X26Y14/INT_L.WR1END2->>WW2BEG1 INT_L_X26Y7/INT_L.ER1END2->>CTRL_L0 INT_L_X26Y7/INT_L.ER1END2->>CTRL_L1 INT_L_X26Y8/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X26Y8/INT_L.BYP_BOUNCE4->>CTRL_L1 INT_L_X26Y8/INT_L.EL1END1->>BYP_ALT4 INT_L_X26Y8/INT_L.NE2END2->>NR1BEG2 INT_L_X26Y9/INT_L.EL1END1->>ER1BEG2 INT_L_X26Y9/INT_L.NR1END2->>CTRL_L0 INT_L_X26Y9/INT_L.NR1END2->>CTRL_L1 INT_R_X17Y10/INT_R.NN2END2->>NR1BEG2 INT_R_X17Y11/INT_R.NR1END2->>CTRL0 INT_R_X17Y11/INT_R.NR1END2->>NR1BEG2 INT_R_X17Y12/INT_R.NR1END2->>CTRL0 INT_R_X17Y12/INT_R.NR1END2->>CTRL1 INT_R_X17Y12/INT_R.NR1END2->>EL1BEG1 INT_R_X17Y7/INT_R.SR1END2->>CTRL0 INT_R_X17Y8/INT_R.WR1END2->>CTRL0 INT_R_X17Y8/INT_R.WR1END2->>CTRL1 INT_R_X17Y8/INT_R.WR1END2->>NN2BEG2 INT_R_X17Y8/INT_R.WR1END2->>SR1BEG2 INT_R_X19Y11/INT_R.SE2END1->>ER1BEG2 INT_R_X19Y12/INT_R.ER1END2->>CTRL0 INT_R_X19Y12/INT_R.ER1END2->>CTRL1 INT_R_X19Y7/INT_R.WR1END2->>CTRL0 INT_R_X19Y7/INT_R.WR1END2->>CTRL1 INT_R_X19Y8/INT_R.WR1END2->>CTRL0 INT_R_X19Y8/INT_R.WR1END2->>CTRL1 INT_R_X19Y8/INT_R.WR1END2->>WL1BEG0 INT_R_X21Y11/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X21Y11/INT_R.FAN_BOUNCE1->>CTRL1 INT_R_X21Y11/INT_R.WR1END3->>FAN_ALT1 INT_R_X21Y12/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X21Y12/INT_R.BYP_BOUNCE4->>CTRL0 INT_R_X21Y12/INT_R.BYP_BOUNCE4->>CTRL1 INT_R_X21Y12/INT_R.EL1END1->>BYP_ALT4 INT_R_X21Y12/INT_R.EL1END1->>ER1BEG2 INT_R_X21Y12/INT_R.EL1END1->>NR1BEG1 INT_R_X21Y13/INT_R.GFAN0->>CTRL0 INT_R_X21Y13/INT_R.NR1END1->>GFAN0 INT_R_X21Y14/INT_R.ER1END2->>CTRL0 INT_R_X21Y14/INT_R.ER1END2->>CTRL1 INT_R_X21Y3/INT_R.SE2END2->>NR1BEG2 INT_R_X21Y4/INT_R.NR1END2->>CTRL1 INT_R_X21Y5/INT_R.SR1END2->>CTRL0 INT_R_X21Y5/INT_R.SR1END2->>CTRL1 INT_R_X21Y5/INT_R.SR1END2->>SW2BEG2 INT_R_X21Y6/INT_R.SR1END1->>SR1BEG2 INT_R_X21Y6/INT_R.SR1END2->>CTRL0 INT_R_X21Y6/INT_R.SR1END2->>CTRL1 INT_R_X21Y7/INT_R.WL1END0->>SR1BEG1 INT_R_X21Y7/INT_R.WL1END0->>WR1BEG2 INT_R_X21Y7/INT_R.WR1END2->>CTRL1 INT_R_X21Y7/INT_R.WR1END2->>SR1BEG2 INT_R_X21Y7/INT_R.WR1END2->>WL1BEG0 INT_R_X23Y11/INT_R.SE2END2->>NR1BEG2 INT_R_X23Y11/INT_R.SE2END2->>SE6BEG2 INT_R_X23Y11/INT_R.SE2END2->>SS6BEG2 INT_R_X23Y11/INT_R.WL1END0->>WR1BEG2 INT_R_X23Y12/INT_R.NR1END2->>CTRL0 INT_R_X23Y12/INT_R.NR1END2->>CTRL1 INT_R_X23Y12/INT_R.NR1END2->>NR1BEG2 INT_R_X23Y13/INT_R.NR1END2->>CTRL0 INT_R_X23Y13/INT_R.NR1END2->>CTRL1 INT_R_X23Y14/INT_R.SR1END2->>CTRL0 INT_R_X23Y14/INT_R.SR1END2->>CTRL1 INT_R_X23Y15/INT_R.NW2END2->>SR1BEG2 INT_R_X23Y15/INT_R.NW2END2->>SS6BEG1 INT_R_X23Y4/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X23Y4/INT_R.BYP_BOUNCE4->>CTRL1 INT_R_X23Y4/INT_R.SW2END1->>BYP_ALT4 INT_R_X23Y5/INT_R.SS6END2->>CTRL0 INT_R_X23Y5/INT_R.SS6END2->>CTRL1 INT_R_X23Y5/INT_R.SS6END2->>NR1BEG2 INT_R_X23Y6/INT_R.NR1END2->>EL1BEG1 INT_R_X23Y6/INT_R.NR1END2->>NL1BEG1 INT_R_X23Y6/INT_R.NR1END2->>NR1BEG2 INT_R_X23Y6/INT_R.NR1END2->>WR1BEG3 INT_R_X23Y7/INT_R.NL1END1->>WR1BEG2 INT_R_X23Y7/INT_R.NR1END2->>CTRL0 INT_R_X23Y7/INT_R.NR1END2->>CTRL1 INT_R_X23Y7/INT_R.SW2END1->>WL1BEG0 INT_R_X23Y8/INT_R.SR1END2->>CTRL0 INT_R_X23Y8/INT_R.WL1END0->>WR1BEG2 INT_R_X23Y9/INT_R.SS6END1->>ER1BEG2 INT_R_X23Y9/INT_R.SS6END1->>SR1BEG2 INT_R_X23Y9/INT_R.SW6END1->>CTRL1 INT_R_X25Y10/INT_R.ER1END2->>CTRL0 INT_R_X25Y10/INT_R.ER1END2->>CTRL1 INT_R_X25Y11/INT_R.ER1END2->>CTRL0 INT_R_X25Y12/INT_R.SR1END2->>CTRL0 INT_R_X25Y12/INT_R.SR1END2->>CTRL1 INT_R_X25Y13/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X25Y13/INT_R.BYP_BOUNCE4->>CTRL0 INT_R_X25Y13/INT_R.BYP_BOUNCE4->>CTRL1 INT_R_X25Y13/INT_R.SW2END1->>BYP_ALT4 INT_R_X25Y13/INT_R.SW2END1->>SR1BEG2 INT_R_X25Y13/INT_R.SW2END1->>SS6BEG1 INT_R_X25Y13/INT_R.SW2END1->>SW6BEG1 INT_R_X25Y14/INT_R.ER1END2->>CTRL1 INT_R_X25Y4/INT_R.ER1END2->>CTRL1 INT_R_X25Y5/INT_R.ER1END2->>CTRL0 INT_R_X25Y5/INT_R.ER1END2->>CTRL1 INT_R_X25Y6/INT_R.ER1END2->>CTRL0 INT_R_X25Y7/INT_R.SE6END2->>CTRL0 INT_R_X25Y7/INT_R.SE6END2->>NE2BEG2 INT_R_X25Y7/INT_R.SS6END1->>ER1BEG2 INT_R_X25Y8/INT_R.ER1END2->>CTRL0 INT_R_X25Y8/INT_R.ER1END2->>CTRL1 INT_R_X25Y8/INT_R.ER1END2->>EL1BEG1 INT_R_X25Y8/INT_R.ER1END2->>NR1BEG2 INT_R_X25Y9/INT_R.NR1END2->>CTRL0 INT_R_X25Y9/INT_R.NR1END2->>CTRL1 INT_R_X25Y9/INT_R.NR1END2->>EL1BEG1 INT_R_X27Y10/INT_R.NR1END2->>CTRL0 INT_R_X27Y10/INT_R.NR1END2->>CTRL1 INT_R_X27Y11/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X27Y11/INT_R.FAN_BOUNCE1->>CTRL0 INT_R_X27Y11/INT_R.FAN_BOUNCE1->>CTRL1 INT_R_X27Y11/INT_R.FAN_BOUNCE_S3_4->>FAN_ALT1 INT_R_X27Y12/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X27Y12/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X27Y12/INT_R.FAN_BOUNCE1->>CTRL1 INT_R_X27Y12/INT_R.LOGIC_OUTS8->>FAN_ALT4 INT_R_X27Y12/INT_R.LOGIC_OUTS8->>NL1BEG_N3 INT_R_X27Y12/INT_R.LOGIC_OUTS8->>WL1BEG_N3 INT_R_X27Y12/INT_R.NL1BEG_N3->>FAN_ALT1 INT_R_X27Y12/INT_R.NL1BEG_N3->>NL1BEG2 INT_R_X27Y13/INT_R.NL1END2->>NL1BEG1 INT_R_X27Y13/INT_R.NL1END2->>NW2BEG2 INT_R_X27Y14/INT_R.NL1END1->>WR1BEG2 INT_R_X27Y9/INT_R.ER1END2->>CTRL0 INT_R_X27Y9/INT_R.ER1END2->>CTRL1 INT_R_X27Y9/INT_R.ER1END2->>NR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 159, 

r[setaddr][0]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[setaddr][0]_i_3_n_0 - 
wires: CLBLL_R_X23Y5/CLBLL_IMUX15 CLBLL_R_X23Y5/CLBLL_IMUX22 CLBLL_R_X23Y5/CLBLL_IMUX7 CLBLL_R_X23Y5/CLBLL_LL_A1 CLBLL_R_X23Y5/CLBLL_LL_B1 CLBLL_R_X23Y5/CLBLL_LL_C3 CLBLM_L_X22Y3/CLBLM_LOGIC_OUTS12 CLBLM_L_X22Y3/CLBLM_M_A CLBLM_L_X22Y5/CLBLM_IMUX1 CLBLM_L_X22Y5/CLBLM_M_A3 INT_L_X22Y3/LOGIC_OUTS_L12 INT_L_X22Y3/NN2BEG0 INT_L_X22Y4/EL1BEG3 INT_L_X22Y4/NN2A0 INT_L_X22Y4/NN2END_S2_0 INT_L_X22Y5/EL1BEG_N3 INT_L_X22Y5/IMUX_L1 INT_L_X22Y5/NN2END0 INT_R_X23Y4/EL1END3 INT_R_X23Y4/NR1BEG3 INT_R_X23Y5/IMUX15 INT_R_X23Y5/IMUX22 INT_R_X23Y5/IMUX7 INT_R_X23Y5/NR1END3 
pips: CLBLL_R_X23Y5/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X23Y5/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X23Y5/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_L_X22Y3/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_L_X22Y5/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 INT_L_X22Y3/INT_L.LOGIC_OUTS_L12->>NN2BEG0 INT_L_X22Y5/INT_L.NN2END0->>EL1BEG_N3 INT_L_X22Y5/INT_L.NN2END0->>IMUX_L1 INT_R_X23Y4/INT_R.EL1END3->>NR1BEG3 INT_R_X23Y5/INT_R.NR1END3->>IMUX15 INT_R_X23Y5/INT_R.NR1END3->>IMUX22 INT_R_X23Y5/INT_R.NR1END3->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r[setaddr][1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[setaddr][2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[setaddr][3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[setaddrboot]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 


####################################################
# Bels
SLICE_X40Y4/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*A2*(~A5))+(A6*(~A4)*(~A5))+((~A6)*A4*A2*(~A5)) , 
NAME: SLICE_X40Y4/D6LUT, 
TYPE: LUT6, 

SLICE_X38Y4/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1)+((~A1)*A3*A4)+((~A1)*A3*(~A4)*A2)+((~A1)*(~A3))) , 
NAME: SLICE_X38Y4/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X42Y9/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X42Y9/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X42Y9/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1)+(A6*(~A1)*A3*A4)+(A6*(~A1)*A3*(~A4)*A2)+(A6*(~A1)*(~A3)*A2)+((~A6)*(~A1)*A3*A4)+((~A6)*(~A1)*A3*(~A4)*A2)+((~A6)*(~A1)*(~A3)*A2) , 
NAME: SLICE_X42Y9/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X42Y9/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*A2*A5*A3*(~A1))+(A6*A4*A2*(~A5)*(~A1))+(A6*A4*(~A2)*A5*A3*(~A1))+(A6*(~A4)*(~A1))+((~A6)*A4*A2*A5*A3*(~A1))+((~A6)*A4*A2*(~A5)*(~A1))+((~A6)*A4*(~A2)*A5*A3*(~A1)) , 
NAME: SLICE_X42Y9/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X44Y9/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*A1)+(A5*A3*(~A1)*A6)+(A5*(~A3)*A2*A1)+(A5*(~A3)*A2*(~A1)*A6)+(A5*(~A3)*(~A2)*(~A1)*A6)+((~A5)*A3*(~A1)*A6)+((~A5)*(~A3)*A2*A1)+((~A5)*(~A3)*A2*(~A1)*A6)+((~A5)*(~A3)*(~A2)*(~A1)*A6) , 
NAME: SLICE_X44Y9/C6LUT, 
TYPE: LUT6, 

SLICE_X43Y9/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A4*A5*(~A3)*(~A2))+(A1*A6*A4*(~A5)*(~A2))+(A1*A6*(~A4)*(~A3)*(~A2))+(A1*(~A6)*A4*(~A5)*(~A2))+(A1*(~A6)*(~A4)*(~A5)*(~A3)*(~A2))+((~A1)*A6*A4*A5*(~A3)*(~A2))+((~A1)*A6*A4*(~A5)*A3*(~A2))+((~A1)*A6*(~A4)*A5*(~A3)*(~A2))+((~A1)*(~A6)*A4*(~A5)*A3*(~A2)) , 
NAME: SLICE_X43Y9/B6LUT, 
TYPE: LUT6, 

SLICE_X45Y11/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A6)*A3*(~A1)*A5)+((~A2)*A4*(~A6)*A3*(~A1)*A5)+((~A2)*A4*(~A6)*(~A3)*(~A1))+((~A2)*(~A4)*(~A6)*A3*(~A1)*A5) , 
NAME: SLICE_X45Y11/B6LUT, 
TYPE: LUT6, 

SLICE_X44Y9/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A6*A1*(~A5)*(~A4))+(A3*A2*(~A6)*(~A5)*(~A4))+(A3*(~A2)*A1*(~A5)*(~A4))+((~A3)*A2*(~A6)*(~A1)*(~A5)*(~A4)) , 
NAME: SLICE_X44Y9/B6LUT, 
TYPE: LUT6, 

SLICE_X36Y14/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X36Y14/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X36Y14/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4)+(A2*(~A4)*A6*A3)+(A2*(~A4)*A6*(~A3)*A5)+(A2*(~A4)*(~A6)*A5)+((~A2)*(~A4)*A6*A3)+((~A2)*(~A4)*A6*(~A3)*A5)+((~A2)*(~A4)*(~A6)*A5) , 
NAME: SLICE_X36Y14/B6LUT, 
TYPE: LUT6, 

SLICE_X36Y14/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A2*A5*A3*(~A6))+(A1*A4*A2*(~A5)*(~A6))+(A1*A4*(~A2)*A5*A3*(~A6))+(A1*(~A4)*(~A6))+((~A1)*A4*A2*A5*A3*(~A6))+((~A1)*A4*A2*(~A5)*(~A6))+((~A1)*A4*(~A2)*A5*A3*(~A6)) , 
NAME: SLICE_X36Y14/A6LUT, 
TYPE: LUT6, 

SLICE_X37Y14/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A1)+(A2*A4*(~A1)*A3)+(A2*(~A4)*A5*A1)+(A2*(~A4)*A5*(~A1)*A3)+(A2*(~A4)*(~A5)*(~A1)*A3)+((~A2)*A4*(~A1)*A3)+((~A2)*(~A4)*A5*A1)+((~A2)*(~A4)*A5*(~A1)*A3)+((~A2)*(~A4)*(~A5)*(~A1)*A3) , 
NAME: SLICE_X37Y14/D6LUT, 
TYPE: LUT6, 

SLICE_X36Y14/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A2*A6*(~A4)*(~A3))+(A5*A1*A2*(~A6)*(~A3))+(A5*A1*(~A2)*(~A4)*(~A3))+(A5*(~A1)*A2*(~A6)*(~A3))+(A5*(~A1)*(~A2)*(~A6)*(~A4)*(~A3))+((~A5)*A1*A2*A6*(~A4)*(~A3))+((~A5)*A1*A2*(~A6)*A4*(~A3))+((~A5)*A1*(~A2)*A6*(~A4)*(~A3))+((~A5)*(~A1)*A2*(~A6)*A4*(~A3)) , 
NAME: SLICE_X36Y14/C6LUT, 
TYPE: LUT6, 

SLICE_X36Y14/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A2)*A4*(~A5)*A3)+((~A6)*A1*(~A2)*A4*(~A5)*A3)+((~A6)*A1*(~A2)*(~A4)*(~A5))+((~A6)*(~A1)*(~A2)*A4*(~A5)*A3) , 
NAME: SLICE_X36Y14/D6LUT, 
TYPE: LUT6, 

SLICE_X37Y14/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A2*A4*(~A5)*(~A3))+(A6*A1*(~A2)*(~A5)*(~A3))+(A6*(~A1)*A4*(~A5)*(~A3))+((~A6)*A1*(~A2)*(~A4)*(~A5)*(~A3)) , 
NAME: SLICE_X37Y14/C6LUT, 
TYPE: LUT6, 

SLICE_X39Y12/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X39Y12/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X39Y12/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2)+(A1*(~A2)*A4*A3)+(A1*(~A2)*A4*(~A3)*A6)+(A1*(~A2)*(~A4)*A6)+((~A1)*(~A2)*A4*A3)+((~A1)*(~A2)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A4)*A6) , 
NAME: SLICE_X39Y12/B6LUT, 
TYPE: LUT6, 

SLICE_X39Y12/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A5*A4*A2*(~A6))+(A1*A3*A5*(~A4)*(~A6))+(A1*A3*(~A5)*A4*A2*(~A6))+(A1*(~A3)*(~A6))+((~A1)*A3*A5*A4*A2*(~A6))+((~A1)*A3*A5*(~A4)*(~A6))+((~A1)*A3*(~A5)*A4*A2*(~A6)) , 
NAME: SLICE_X39Y12/A6LUT, 
TYPE: LUT6, 

SLICE_X44Y12/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*A3)+(A6*A4*(~A3)*A1)+(A6*(~A4)*A2*A3)+(A6*(~A4)*A2*(~A3)*A1)+(A6*(~A4)*(~A2)*(~A3)*A1)+((~A6)*A4*(~A3)*A1)+((~A6)*(~A4)*A2*A3)+((~A6)*(~A4)*A2*(~A3)*A1)+((~A6)*(~A4)*(~A2)*(~A3)*A1) , 
NAME: SLICE_X44Y12/D6LUT, 
TYPE: LUT6, 

SLICE_X39Y12/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A6*A4*(~A3)*(~A5))+(A1*A2*A6*(~A4)*(~A5))+(A1*A2*(~A6)*(~A3)*(~A5))+(A1*(~A2)*A6*(~A4)*(~A5))+(A1*(~A2)*(~A6)*(~A4)*(~A3)*(~A5))+((~A1)*A2*A6*A4*(~A3)*(~A5))+((~A1)*A2*A6*(~A4)*A3*(~A5))+((~A1)*A2*(~A6)*A4*(~A3)*(~A5))+((~A1)*(~A2)*A6*(~A4)*A3*(~A5)) , 
NAME: SLICE_X39Y12/C6LUT, 
TYPE: LUT6, 

SLICE_X39Y12/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A3)*A6*(~A2)*A5)+((~A4)*A1*(~A3)*A6*(~A2)*A5)+((~A4)*A1*(~A3)*(~A6)*(~A2))+((~A4)*(~A1)*(~A3)*A6*(~A2)*A5) , 
NAME: SLICE_X39Y12/D6LUT, 
TYPE: LUT6, 

SLICE_X44Y12/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*A2*A4*(~A6)*(~A1))+(A5*A3*(~A2)*(~A6)*(~A1))+(A5*(~A3)*A4*(~A6)*(~A1))+((~A5)*A3*(~A2)*(~A4)*(~A6)*(~A1)) , 
NAME: SLICE_X44Y12/A6LUT, 
TYPE: LUT6, 

SLICE_X42Y12/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X42Y12/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X42Y12/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2)+(A1*(~A2)*A6*A4)+(A1*(~A2)*A6*(~A4)*A3)+(A1*(~A2)*(~A6)*A3)+((~A1)*(~A2)*A6*A4)+((~A1)*(~A2)*A6*(~A4)*A3)+((~A1)*(~A2)*(~A6)*A3) , 
NAME: SLICE_X42Y12/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X42Y12/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A5*A1*A2*(~A4))+(A6*A3*A5*(~A1)*(~A4))+(A6*A3*(~A5)*A1*A2*(~A4))+(A6*(~A3)*(~A4))+((~A6)*A3*A5*A1*A2*(~A4))+((~A6)*A3*A5*(~A1)*(~A4))+((~A6)*A3*(~A5)*A1*A2*(~A4)) , 
NAME: SLICE_X42Y12/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X42Y12/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6*A1)+(A5*A6*(~A1)*A3)+(A5*(~A6)*A4*A1)+(A5*(~A6)*A4*(~A1)*A3)+(A5*(~A6)*(~A4)*(~A1)*A3)+((~A5)*A6*(~A1)*A3)+((~A5)*(~A6)*A4*A1)+((~A5)*(~A6)*A4*(~A1)*A3)+((~A5)*(~A6)*(~A4)*(~A1)*A3) , 
NAME: SLICE_X42Y12/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X43Y13/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*A2*A4*(~A1)*(~A6))+(A3*A5*A2*(~A4)*(~A6))+(A3*A5*(~A2)*(~A1)*(~A6))+(A3*(~A5)*A2*(~A4)*(~A6))+(A3*(~A5)*(~A2)*(~A4)*(~A1)*(~A6))+((~A3)*A5*A2*A4*(~A1)*(~A6))+((~A3)*A5*A2*(~A4)*A1*(~A6))+((~A3)*A5*(~A2)*A4*(~A1)*(~A6))+((~A3)*(~A5)*A2*(~A4)*A1*(~A6)) , 
NAME: SLICE_X43Y13/B6LUT, 
TYPE: LUT6, 

SLICE_X45Y11/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A6)*A1*(~A3)*A2)+((~A5)*A4*(~A6)*A1*(~A3)*A2)+((~A5)*A4*(~A6)*(~A1)*(~A3))+((~A5)*(~A4)*(~A6)*A1*(~A3)*A2) , 
NAME: SLICE_X45Y11/C6LUT, 
TYPE: LUT6, 

SLICE_X43Y12/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A2*A3*(~A6)*(~A5))+(A1*A4*(~A2)*(~A6)*(~A5))+(A1*(~A4)*A3*(~A6)*(~A5))+((~A1)*A4*(~A2)*(~A3)*(~A6)*(~A5)) , 
NAME: SLICE_X43Y12/D6LUT, 
TYPE: LUT6, 

SLICE_X43Y12/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X43Y12/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X43Y12/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2)+(A3*(~A2)*A6*A4)+(A3*(~A2)*A6*(~A4)*A5)+(A3*(~A2)*(~A6)*A5)+((~A3)*(~A2)*A6*A4)+((~A3)*(~A2)*A6*(~A4)*A5)+((~A3)*(~A2)*(~A6)*A5) , 
NAME: SLICE_X43Y12/B6LUT, 
TYPE: LUT6, 

SLICE_X43Y12/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*A3*A2*A6*(~A4))+(A1*A5*A3*(~A2)*(~A4))+(A1*A5*(~A3)*A2*A6*(~A4))+(A1*(~A5)*(~A4))+((~A1)*A5*A3*A2*A6*(~A4))+((~A1)*A5*A3*(~A2)*(~A4))+((~A1)*A5*(~A3)*A2*A6*(~A4)) , 
NAME: SLICE_X43Y12/A6LUT, 
TYPE: LUT6, 

SLICE_X44Y10/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A2)+(A5*A1*(~A2)*A3)+(A5*(~A1)*A4*A2)+(A5*(~A1)*A4*(~A2)*A3)+(A5*(~A1)*(~A4)*(~A2)*A3)+((~A5)*A1*(~A2)*A3)+((~A5)*(~A1)*A4*A2)+((~A5)*(~A1)*A4*(~A2)*A3)+((~A5)*(~A1)*(~A4)*(~A2)*A3) , 
NAME: SLICE_X44Y10/B6LUT, 
TYPE: LUT6, 

SLICE_X44Y12/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A3*A6*(~A5)*(~A1))+(A4*A2*A3*(~A6)*(~A1))+(A4*A2*(~A3)*(~A5)*(~A1))+(A4*(~A2)*A3*(~A6)*(~A1))+(A4*(~A2)*(~A3)*(~A6)*(~A5)*(~A1))+((~A4)*A2*A3*A6*(~A5)*(~A1))+((~A4)*A2*A3*(~A6)*A5*(~A1))+((~A4)*A2*(~A3)*A6*(~A5)*(~A1))+((~A4)*(~A2)*A3*(~A6)*A5*(~A1)) , 
NAME: SLICE_X44Y12/B6LUT, 
TYPE: LUT6, 

SLICE_X44Y12/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A2)*A1*(~A5)*A6)+((~A3)*A4*(~A2)*A1*(~A5)*A6)+((~A3)*A4*(~A2)*(~A1)*(~A5))+((~A3)*(~A4)*(~A2)*A1*(~A5)*A6) , 
NAME: SLICE_X44Y12/C6LUT, 
TYPE: LUT6, 

SLICE_X45Y10/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A5*A1*(~A3)*(~A6))+(A2*A4*(~A5)*(~A3)*(~A6))+(A2*(~A4)*A1*(~A3)*(~A6))+((~A2)*A4*(~A5)*(~A1)*(~A3)*(~A6)) , 
NAME: SLICE_X45Y10/A6LUT, 
TYPE: LUT6, 

SLICE_X42Y13/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X42Y13/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X42Y13/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6)+(A4*(~A6)*A5*A3)+(A4*(~A6)*A5*(~A3)*A2)+(A4*(~A6)*(~A5)*A2)+((~A4)*(~A6)*A5*A3)+((~A4)*(~A6)*A5*(~A3)*A2)+((~A4)*(~A6)*(~A5)*A2) , 
NAME: SLICE_X42Y13/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X42Y13/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*A4*A1*A2*(~A6))+(A3*A5*A4*(~A1)*(~A6))+(A3*A5*(~A4)*A1*A2*(~A6))+(A3*(~A5)*(~A6))+((~A3)*A5*A4*A1*A2*(~A6))+((~A3)*A5*A4*(~A1)*(~A6))+((~A3)*A5*(~A4)*A1*A2*(~A6)) , 
NAME: SLICE_X42Y13/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X42Y13/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A1)+(A6*A2*(~A1)*A4)+(A6*(~A2)*A3*A1)+(A6*(~A2)*A3*(~A1)*A4)+(A6*(~A2)*(~A3)*(~A1)*A4)+((~A6)*A2*(~A1)*A4)+((~A6)*(~A2)*A3*A1)+((~A6)*(~A2)*A3*(~A1)*A4)+((~A6)*(~A2)*(~A3)*(~A1)*A4) , 
NAME: SLICE_X42Y13/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X42Y5/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A1)*A4*A2) , 
NAME: SLICE_X42Y5/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X41Y14/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A4*A2*(~A6)*(~A5))+(A3*A1*A4*(~A2)*(~A5))+(A3*A1*(~A4)*(~A6)*(~A5))+(A3*(~A1)*A4*(~A2)*(~A5))+(A3*(~A1)*(~A4)*(~A2)*(~A6)*(~A5))+((~A3)*A1*A4*A2*(~A6)*(~A5))+((~A3)*A1*A4*(~A2)*A6*(~A5))+((~A3)*A1*(~A4)*A2*(~A6)*(~A5))+((~A3)*(~A1)*A4*(~A2)*A6*(~A5)) , 
NAME: SLICE_X41Y14/A6LUT, 
TYPE: LUT6, 

SLICE_X43Y13/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A2)*A5*(~A4)*A1)+((~A6)*A3*(~A2)*A5*(~A4)*A1)+((~A6)*A3*(~A2)*(~A5)*(~A4))+((~A6)*(~A3)*(~A2)*A5*(~A4)*A1) , 
NAME: SLICE_X43Y13/C6LUT, 
TYPE: LUT6, 

SLICE_X40Y8/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A5)*(~A2)) , 
NAME: SLICE_X40Y8/B6LUT, 
TYPE: LUT6, 

SLICE_X42Y13/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A4*A3*(~A1)*(~A6))+(A2*A5*(~A4)*(~A1)*(~A6))+(A2*(~A5)*A3*(~A1)*(~A6))+((~A2)*A5*(~A4)*(~A3)*(~A1)*(~A6)) , 
NAME: SLICE_X42Y13/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X33Y3/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5)+(A4*(~A5)*A2*A1)+(A4*(~A5)*A2*(~A1)*A6)+(A4*(~A5)*(~A2)*(~A1)*A6)+((~A4)*(~A5)*A2*A1)+((~A4)*(~A5)*A2*(~A1)*A6)+((~A4)*(~A5)*(~A2)*(~A1)*A6) , 
NAME: SLICE_X33Y3/A6LUT, 
TYPE: LUT6, 

SLICE_X33Y5/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A2*A6*A1*(~A3))+(A4*A5*A2*(~A6)*(~A3))+(A4*A5*(~A2)*A6*A1*(~A3))+(A4*(~A5)*(~A3))+((~A4)*A5*A2*A6*A1*(~A3))+((~A4)*A5*A2*(~A6)*(~A3))+((~A4)*A5*(~A2)*A6*A1*(~A3)) , 
NAME: SLICE_X33Y5/A6LUT, 
TYPE: LUT6, 

SLICE_X33Y4/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A3)+(A6*A1*(~A3)*A5)+(A6*(~A1)*A2*A3)+(A6*(~A1)*A2*(~A3)*A5)+(A6*(~A1)*(~A2)*(~A3)*A5)+((~A6)*A1*(~A3)*A5)+((~A6)*(~A1)*A2*A3)+((~A6)*(~A1)*A2*(~A3)*A5)+((~A6)*(~A1)*(~A2)*(~A3)*A5) , 
NAME: SLICE_X33Y4/B6LUT, 
TYPE: LUT6, 

SLICE_X36Y4/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A3*(~A1))+(A2*A4*(~A3)*A6)+(A2*(~A4)*A5)+((~A2)*A4*(~A3)*A6)+((~A2)*(~A4)*A5) , 
NAME: SLICE_X36Y4/B6LUT, 
TYPE: LUT6, 

SLICE_X33Y5/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A2)*A6*(~A5)*A1)+((~A4)*A3*(~A2)*A6*(~A5)*A1)+((~A4)*A3*(~A2)*(~A6)*(~A5))+((~A4)*(~A3)*(~A2)*A6*(~A5)*A1) , 
NAME: SLICE_X33Y5/B6LUT, 
TYPE: LUT6, 

SLICE_X33Y4/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A3*A6*(~A2)*(~A1))+(A4*A5*(~A3)*(~A2)*(~A1))+(A4*(~A5)*A6*(~A2)*(~A1))+((~A4)*A5*(~A3)*(~A6)*(~A2)*(~A1)) , 
NAME: SLICE_X33Y4/A6LUT, 
TYPE: LUT6, 

SLICE_X36Y4/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A2)+(A6*(~A1)*A3*A4)+(A6*(~A1)*A3*(~A4)*A2)+(A6*(~A1)*(~A3)*A2)+((~A6)*A1*A2)+((~A6)*(~A1)*A3*(~A4)*A2)+((~A6)*(~A1)*(~A3)*A2) , 
NAME: SLICE_X36Y4/C6LUT, 
TYPE: LUT6, 

SLICE_X33Y4/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*(~A2))+(A1*(~A5)*A4*A2)+(A1*(~A5)*A4*(~A2)*A3)+(A1*(~A5)*(~A4)*(~A2)*A3)+((~A1)*(~A5)*A4*A2)+((~A1)*(~A5)*A4*(~A2)*A3)+((~A1)*(~A5)*(~A4)*(~A2)*A3) , 
NAME: SLICE_X33Y4/C6LUT, 
TYPE: LUT6, 

SLICE_X43Y4/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*A4*(~A5)*(~A2)) , 
NAME: SLICE_X43Y4/B6LUT, 
TYPE: LUT6, 

SLICE_X43Y4/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)*(~A4)*A5*(~A1)*(~A6)) , 
NAME: SLICE_X43Y4/A6LUT, 
TYPE: LUT6, 

SLICE_X39Y4/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2)+(A6*(~A2)*A5*A4)+(A6*(~A2)*A5*(~A4)*A1)+(A6*(~A2)*(~A5)*(~A4)*A1)+((~A6)*(~A2)*A5*A4)+((~A6)*(~A2)*A5*(~A4)*A1)+((~A6)*(~A2)*(~A5)*(~A4)*A1) , 
NAME: SLICE_X39Y4/B6LUT, 
TYPE: LUT6, 

SLICE_X32Y5/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A1*A6*A2*(~A5))+(A4*A3*A1*(~A6)*(~A5))+(A4*A3*(~A1)*A6*A2*(~A5))+(A4*(~A3)*(~A5))+((~A4)*A3*A1*A6*A2*(~A5))+((~A4)*A3*A1*(~A6)*(~A5))+((~A4)*A3*(~A1)*A6*A2*(~A5)) , 
NAME: SLICE_X32Y5/A6LUT, 
TYPE: LUT6, 

SLICE_X37Y6/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A3)+(A2*A4*(~A3)*A6)+(A2*(~A4)*A5*A3)+(A2*(~A4)*A5*(~A3)*A6)+(A2*(~A4)*(~A5)*(~A3)*A6)+((~A2)*A4*(~A3)*A6)+((~A2)*(~A4)*A5*A3)+((~A2)*(~A4)*A5*(~A3)*A6)+((~A2)*(~A4)*(~A5)*(~A3)*A6) , 
NAME: SLICE_X37Y6/B6LUT, 
TYPE: LUT6, 

SLICE_X40Y4/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A2*(~A3))+(A4*A1*(~A2)*A5)+(A4*(~A1)*A6)+((~A4)*A1*(~A2)*A5)+((~A4)*(~A1)*A6) , 
NAME: SLICE_X40Y4/C6LUT, 
TYPE: LUT6, 

SLICE_X32Y5/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A1)*A6*(~A2)*A4)+((~A5)*A3*(~A1)*A6*(~A2)*A4)+((~A5)*A3*(~A1)*(~A6)*(~A2))+((~A5)*(~A3)*(~A1)*A6*(~A2)*A4) , 
NAME: SLICE_X32Y5/B6LUT, 
TYPE: LUT6, 

SLICE_X37Y6/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A1*A5*(~A4)*(~A2))+(A3*A6*(~A1)*(~A4)*(~A2))+(A3*(~A6)*A5*(~A4)*(~A2))+((~A3)*A6*(~A1)*(~A5)*(~A4)*(~A2)) , 
NAME: SLICE_X37Y6/A6LUT, 
TYPE: LUT6, 

SLICE_X42Y4/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A3)+(A5*(~A1)*A4*A2)+(A5*(~A1)*A4*(~A2)*A3)+(A5*(~A1)*(~A4)*A3)+((~A5)*A1*A3)+((~A5)*(~A1)*A4*(~A2)*A3)+((~A5)*(~A1)*(~A4)*A3) , 
NAME: SLICE_X42Y4/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X38Y5/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*(~A5))+(A6*(~A2)*A4*A5)+(A6*(~A2)*A4*(~A5)*A3)+(A6*(~A2)*(~A4)*(~A5)*A3)+((~A6)*(~A2)*A4*A5)+((~A6)*(~A2)*A4*(~A5)*A3)+((~A6)*(~A2)*(~A4)*(~A5)*A3) , 
NAME: SLICE_X38Y5/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X40Y5/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4)+(A6*(~A4)*A3*A1)+(A6*(~A4)*A3*(~A1)*A5)+(A6*(~A4)*(~A3)*(~A1)*A5)+((~A6)*(~A4)*A3*A1)+((~A6)*(~A4)*A3*(~A1)*A5)+((~A6)*(~A4)*(~A3)*(~A1)*A5) , 
NAME: SLICE_X40Y5/C6LUT, 
TYPE: LUT6, 

SLICE_X41Y7/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*A6*A2*A3*(~A1))+(A5*A4*A6*(~A2)*(~A1))+(A5*A4*(~A6)*A2*A3*(~A1))+(A5*(~A4)*(~A1))+((~A5)*A4*A6*A2*A3*(~A1))+((~A5)*A4*A6*(~A2)*(~A1))+((~A5)*A4*(~A6)*A2*A3*(~A1)) , 
NAME: SLICE_X41Y7/B6LUT, 
TYPE: LUT6, 

SLICE_X40Y6/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A2)+(A3*A6*(~A2)*A1)+(A3*(~A6)*A4*A2)+(A3*(~A6)*A4*(~A2)*A1)+(A3*(~A6)*(~A4)*(~A2)*A1)+((~A3)*A6*(~A2)*A1)+((~A3)*(~A6)*A4*A2)+((~A3)*(~A6)*A4*(~A2)*A1)+((~A3)*(~A6)*(~A4)*(~A2)*A1) , 
NAME: SLICE_X40Y6/D6LUT, 
TYPE: LUT6, 

SLICE_X40Y5/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A3*(~A5))+(A1*A6*(~A3)*A2)+(A1*(~A6)*A4)+((~A1)*A6*(~A3)*A2)+((~A1)*(~A6)*A4) , 
NAME: SLICE_X40Y5/B6LUT, 
TYPE: LUT6, 

SLICE_X36Y8/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A4)*A1*(~A5)*A2)+((~A3)*A6*(~A4)*A1*(~A5)*A2)+((~A3)*A6*(~A4)*(~A1)*(~A5))+((~A3)*(~A6)*(~A4)*A1*(~A5)*A2) , 
NAME: SLICE_X36Y8/C6LUT, 
TYPE: LUT6, 

SLICE_X40Y6/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A2*A4*(~A3)*(~A6))+(A5*A1*(~A2)*(~A3)*(~A6))+(A5*(~A1)*A4*(~A3)*(~A6))+((~A5)*A1*(~A2)*(~A4)*(~A3)*(~A6)) , 
NAME: SLICE_X40Y6/A6LUT, 
TYPE: LUT6, 

SLICE_X42Y5/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A1*A5)+(A3*(~A1)*A4*A2)+(A3*(~A1)*A4*(~A2)*A5)+(A3*(~A1)*(~A4)*A5)+((~A3)*A1*A5)+((~A3)*(~A1)*A4*(~A2)*A5)+((~A3)*(~A1)*(~A4)*A5)) , 
NAME: SLICE_X42Y5/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X40Y5/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*(~A3))+(A5*(~A1)*A4*A3)+(A5*(~A1)*A4*(~A3)*A2)+(A5*(~A1)*(~A4)*(~A3)*A2)+((~A5)*(~A1)*A4*A3)+((~A5)*(~A1)*A4*(~A3)*A2)+((~A5)*(~A1)*(~A4)*(~A3)*A2) , 
NAME: SLICE_X40Y5/D6LUT, 
TYPE: LUT6, 

SLICE_X38Y7/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X38Y7/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X38Y7/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2)+(A1*(~A2)*A6*A3)+(A1*(~A2)*A6*(~A3)*A4)+(A1*(~A2)*(~A6)*A4)+((~A1)*(~A2)*A6*A3)+((~A1)*(~A2)*A6*(~A3)*A4)+((~A1)*(~A2)*(~A6)*A4) , 
NAME: SLICE_X38Y7/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X38Y7/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A2*A5*A6*(~A1))+(A4*A3*A2*(~A5)*(~A1))+(A4*A3*(~A2)*A5*A6*(~A1))+(A4*(~A3)*(~A1))+((~A4)*A3*A2*A5*A6*(~A1))+((~A4)*A3*A2*(~A5)*(~A1))+((~A4)*A3*(~A2)*A5*A6*(~A1)) , 
NAME: SLICE_X38Y7/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X38Y7/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A1)+(A3*A6*(~A1)*A4)+(A3*(~A6)*A5*A1)+(A3*(~A6)*A5*(~A1)*A4)+(A3*(~A6)*(~A5)*(~A1)*A4)+((~A3)*A6*(~A1)*A4)+((~A3)*(~A6)*A5*A1)+((~A3)*(~A6)*A5*(~A1)*A4)+((~A3)*(~A6)*(~A5)*(~A1)*A4) , 
NAME: SLICE_X38Y7/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X37Y7/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A6*A1*(~A4)*(~A3))+(A2*A5*A6*(~A1)*(~A3))+(A2*A5*(~A6)*(~A4)*(~A3))+(A2*(~A5)*A6*(~A1)*(~A3))+(A2*(~A5)*(~A6)*(~A1)*(~A4)*(~A3))+((~A2)*A5*A6*A1*(~A4)*(~A3))+((~A2)*A5*A6*(~A1)*A4*(~A3))+((~A2)*A5*(~A6)*A1*(~A4)*(~A3))+((~A2)*(~A5)*A6*(~A1)*A4*(~A3)) , 
NAME: SLICE_X37Y7/A6LUT, 
TYPE: LUT6, 

SLICE_X37Y7/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A1)*A4*(~A3)*A2)+((~A5)*A6*(~A1)*A4*(~A3)*A2)+((~A5)*A6*(~A1)*(~A4)*(~A3))+((~A5)*(~A6)*(~A1)*A4*(~A3)*A2) , 
NAME: SLICE_X37Y7/B6LUT, 
TYPE: LUT6, 

SLICE_X38Y7/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A5*A1*(~A3)*(~A4))+(A2*A6*(~A5)*(~A3)*(~A4))+(A2*(~A6)*A1*(~A3)*(~A4))+((~A2)*A6*(~A5)*(~A1)*(~A3)*(~A4)) , 
NAME: SLICE_X38Y7/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X28Y8/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X28Y8/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X28Y8/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4)+(A2*(~A4)*A6*A1)+(A2*(~A4)*A6*(~A1)*A5)+(A2*(~A4)*(~A6)*A5)+((~A2)*(~A4)*A6*A1)+((~A2)*(~A4)*A6*(~A1)*A5)+((~A2)*(~A4)*(~A6)*A5) , 
NAME: SLICE_X28Y8/B6LUT, 
TYPE: LUT6, 

SLICE_X28Y8/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5*A3*A1*A2*(~A4))+(A6*A5*A3*(~A1)*(~A4))+(A6*A5*(~A3)*A1*A2*(~A4))+(A6*(~A5)*(~A4))+((~A6)*A5*A3*A1*A2*(~A4))+((~A6)*A5*A3*(~A1)*(~A4))+((~A6)*A5*(~A3)*A1*A2*(~A4)) , 
NAME: SLICE_X28Y8/A6LUT, 
TYPE: LUT6, 

SLICE_X29Y7/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A5)+(A2*A6*(~A5)*A4)+(A2*(~A6)*A3*A5)+(A2*(~A6)*A3*(~A5)*A4)+(A2*(~A6)*(~A3)*(~A5)*A4)+((~A2)*A6*(~A5)*A4)+((~A2)*(~A6)*A3*A5)+((~A2)*(~A6)*A3*(~A5)*A4)+((~A2)*(~A6)*(~A3)*(~A5)*A4) , 
NAME: SLICE_X29Y7/B6LUT, 
TYPE: LUT6, 

SLICE_X27Y8/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A2*A5*(~A6)*(~A3))+(A1*A4*A2*(~A5)*(~A3))+(A1*A4*(~A2)*(~A6)*(~A3))+(A1*(~A4)*A2*(~A5)*(~A3))+(A1*(~A4)*(~A2)*(~A5)*(~A6)*(~A3))+((~A1)*A4*A2*A5*(~A6)*(~A3))+((~A1)*A4*A2*(~A5)*A6*(~A3))+((~A1)*A4*(~A2)*A5*(~A6)*(~A3))+((~A1)*(~A4)*A2*(~A5)*A6*(~A3)) , 
NAME: SLICE_X27Y8/A6LUT, 
TYPE: LUT6, 

SLICE_X28Y8/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A6)*A4*(~A2)*A3)+((~A5)*A1*(~A6)*A4*(~A2)*A3)+((~A5)*A1*(~A6)*(~A4)*(~A2))+((~A5)*(~A1)*(~A6)*A4*(~A2)*A3) , 
NAME: SLICE_X28Y8/C6LUT, 
TYPE: LUT6, 

SLICE_X28Y7/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A5*A6*(~A2)*(~A1))+(A4*A3*(~A5)*(~A2)*(~A1))+(A4*(~A3)*A6*(~A2)*(~A1))+((~A4)*A3*(~A5)*(~A6)*(~A2)*(~A1)) , 
NAME: SLICE_X28Y7/A6LUT, 
TYPE: LUT6, 

SLICE_X30Y13/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X30Y13/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X30Y13/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4)+(A2*(~A4)*A1*A3)+(A2*(~A4)*A1*(~A3)*A6)+(A2*(~A4)*(~A1)*A6)+((~A2)*(~A4)*A1*A3)+((~A2)*(~A4)*A1*(~A3)*A6)+((~A2)*(~A4)*(~A1)*A6) , 
NAME: SLICE_X30Y13/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X30Y13/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A5*A2*A3*(~A6))+(A1*A4*A5*(~A2)*(~A6))+(A1*A4*(~A5)*A2*A3*(~A6))+(A1*(~A4)*(~A6))+((~A1)*A4*A5*A2*A3*(~A6))+((~A1)*A4*A5*(~A2)*(~A6))+((~A1)*A4*(~A5)*A2*A3*(~A6)) , 
NAME: SLICE_X30Y13/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X31Y13/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A3)+(A6*A2*(~A3)*A1)+(A6*(~A2)*A5*A3)+(A6*(~A2)*A5*(~A3)*A1)+(A6*(~A2)*(~A5)*(~A3)*A1)+((~A6)*A2*(~A3)*A1)+((~A6)*(~A2)*A5*A3)+((~A6)*(~A2)*A5*(~A3)*A1)+((~A6)*(~A2)*(~A5)*(~A3)*A1) , 
NAME: SLICE_X31Y13/D6LUT, 
TYPE: LUT6, 

SLICE_X30Y13/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A5*A4*(~A3)*(~A2))+(A1*A6*A5*(~A4)*(~A2))+(A1*A6*(~A5)*(~A3)*(~A2))+(A1*(~A6)*A5*(~A4)*(~A2))+(A1*(~A6)*(~A5)*(~A4)*(~A3)*(~A2))+((~A1)*A6*A5*A4*(~A3)*(~A2))+((~A1)*A6*A5*(~A4)*A3*(~A2))+((~A1)*A6*(~A5)*A4*(~A3)*(~A2))+((~A1)*(~A6)*A5*(~A4)*A3*(~A2)) , 
NAME: SLICE_X30Y13/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X30Y13/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A3)*A4*(~A2)*A5)+((~A6)*A1*(~A3)*A4*(~A2)*A5)+((~A6)*A1*(~A3)*(~A4)*(~A2))+((~A6)*(~A1)*(~A3)*A4*(~A2)*A5) , 
NAME: SLICE_X30Y13/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X31Y14/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A5*A2*(~A6)*(~A1))+(A4*A3*(~A5)*(~A6)*(~A1))+(A4*(~A3)*A2*(~A6)*(~A1))+((~A4)*A3*(~A5)*(~A2)*(~A6)*(~A1)) , 
NAME: SLICE_X31Y14/A6LUT, 
TYPE: LUT6, 

SLICE_X32Y14/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X32Y14/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X32Y14/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4)+(A2*(~A4)*A3*A5)+(A2*(~A4)*A3*(~A5)*A6)+(A2*(~A4)*(~A3)*A6)+((~A2)*(~A4)*A3*A5)+((~A2)*(~A4)*A3*(~A5)*A6)+((~A2)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X32Y14/B6LUT, 
TYPE: LUT6, 

SLICE_X32Y14/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*A3*A4*A2*(~A6))+(A1*A5*A3*(~A4)*(~A6))+(A1*A5*(~A3)*A4*A2*(~A6))+(A1*(~A5)*(~A6))+((~A1)*A5*A3*A4*A2*(~A6))+((~A1)*A5*A3*(~A4)*(~A6))+((~A1)*A5*(~A3)*A4*A2*(~A6)) , 
NAME: SLICE_X32Y14/A6LUT, 
TYPE: LUT6, 

SLICE_X33Y14/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A3)+(A1*A6*(~A3)*A5)+(A1*(~A6)*A2*A3)+(A1*(~A6)*A2*(~A3)*A5)+(A1*(~A6)*(~A2)*(~A3)*A5)+((~A1)*A6*(~A3)*A5)+((~A1)*(~A6)*A2*A3)+((~A1)*(~A6)*A2*(~A3)*A5)+((~A1)*(~A6)*(~A2)*(~A3)*A5) , 
NAME: SLICE_X33Y14/B6LUT, 
TYPE: LUT6, 

SLICE_X32Y14/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*A1*A6*(~A2)*(~A3))+(A5*A4*A1*(~A6)*(~A3))+(A5*A4*(~A1)*(~A2)*(~A3))+(A5*(~A4)*A1*(~A6)*(~A3))+(A5*(~A4)*(~A1)*(~A6)*(~A2)*(~A3))+((~A5)*A4*A1*A6*(~A2)*(~A3))+((~A5)*A4*A1*(~A6)*A2*(~A3))+((~A5)*A4*(~A1)*A6*(~A2)*(~A3))+((~A5)*(~A4)*A1*(~A6)*A2*(~A3)) , 
NAME: SLICE_X32Y14/C6LUT, 
TYPE: LUT6, 

SLICE_X32Y14/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A3)*A2*(~A1)*A4)+((~A6)*A5*(~A3)*A2*(~A1)*A4)+((~A6)*A5*(~A3)*(~A2)*(~A1))+((~A6)*(~A5)*(~A3)*A2*(~A1)*A4) , 
NAME: SLICE_X32Y14/D6LUT, 
TYPE: LUT6, 

SLICE_X33Y14/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A2*A6*(~A5)*(~A1))+(A4*A3*(~A2)*(~A5)*(~A1))+(A4*(~A3)*A6*(~A5)*(~A1))+((~A4)*A3*(~A2)*(~A6)*(~A5)*(~A1)) , 
NAME: SLICE_X33Y14/A6LUT, 
TYPE: LUT6, 

SLICE_X30Y12/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X30Y12/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X30Y12/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5)+(A4*(~A5)*A3*A2)+(A4*(~A5)*A3*(~A2)*A1)+(A4*(~A5)*(~A3)*A1)+((~A4)*(~A5)*A3*A2)+((~A4)*(~A5)*A3*(~A2)*A1)+((~A4)*(~A5)*(~A3)*A1) , 
NAME: SLICE_X30Y12/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X30Y12/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A2*A1*A4*(~A5))+(A6*A3*A2*(~A1)*(~A5))+(A6*A3*(~A2)*A1*A4*(~A5))+(A6*(~A3)*(~A5))+((~A6)*A3*A2*A1*A4*(~A5))+((~A6)*A3*A2*(~A1)*(~A5))+((~A6)*A3*(~A2)*A1*A4*(~A5)) , 
NAME: SLICE_X30Y12/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X36Y12/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A3)+(A1*A6*(~A3)*A2)+(A1*(~A6)*A5*A3)+(A1*(~A6)*A5*(~A3)*A2)+(A1*(~A6)*(~A5)*(~A3)*A2)+((~A1)*A6*(~A3)*A2)+((~A1)*(~A6)*A5*A3)+((~A1)*(~A6)*A5*(~A3)*A2)+((~A1)*(~A6)*(~A5)*(~A3)*A2) , 
NAME: SLICE_X36Y12/C6LUT, 
TYPE: LUT6, 

SLICE_X31Y13/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A1*A5*(~A4)*(~A3))+(A2*A6*A1*(~A5)*(~A3))+(A2*A6*(~A1)*(~A4)*(~A3))+(A2*(~A6)*A1*(~A5)*(~A3))+(A2*(~A6)*(~A1)*(~A5)*(~A4)*(~A3))+((~A2)*A6*A1*A5*(~A4)*(~A3))+((~A2)*A6*A1*(~A5)*A4*(~A3))+((~A2)*A6*(~A1)*A5*(~A4)*(~A3))+((~A2)*(~A6)*A1*(~A5)*A4*(~A3)) , 
NAME: SLICE_X31Y13/C6LUT, 
TYPE: LUT6, 

SLICE_X30Y14/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A5)*A1*(~A4)*A3)+((~A2)*A6*(~A5)*A1*(~A4)*A3)+((~A2)*A6*(~A5)*(~A1)*(~A4))+((~A2)*(~A6)*(~A5)*A1*(~A4)*A3) , 
NAME: SLICE_X30Y14/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X33Y13/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A2*A3*(~A4)*(~A5))+(A1*A6*(~A2)*(~A4)*(~A5))+(A1*(~A6)*A3*(~A4)*(~A5))+((~A1)*A6*(~A2)*(~A3)*(~A4)*(~A5)) , 
NAME: SLICE_X33Y13/D6LUT, 
TYPE: LUT6, 

SLICE_X28Y12/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X28Y12/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X28Y12/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4)+(A5*(~A4)*A2*A3)+(A5*(~A4)*A2*(~A3)*A6)+(A5*(~A4)*(~A2)*A6)+((~A5)*(~A4)*A2*A3)+((~A5)*(~A4)*A2*(~A3)*A6)+((~A5)*(~A4)*(~A2)*A6) , 
NAME: SLICE_X28Y12/B6LUT, 
TYPE: LUT6, 

SLICE_X28Y12/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A1*A2*(~A6))+(A3*A4*A5*(~A1)*(~A6))+(A3*A4*(~A5)*A1*A2*(~A6))+(A3*(~A4)*(~A6))+((~A3)*A4*A5*A1*A2*(~A6))+((~A3)*A4*A5*(~A1)*(~A6))+((~A3)*A4*(~A5)*A1*A2*(~A6)) , 
NAME: SLICE_X28Y12/A6LUT, 
TYPE: LUT6, 

SLICE_X27Y12/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A3)+(A4*A1*(~A3)*A6)+(A4*(~A1)*A2*A3)+(A4*(~A1)*A2*(~A3)*A6)+(A4*(~A1)*(~A2)*(~A3)*A6)+((~A4)*A1*(~A3)*A6)+((~A4)*(~A1)*A2*A3)+((~A4)*(~A1)*A2*(~A3)*A6)+((~A4)*(~A1)*(~A2)*(~A3)*A6) , 
NAME: SLICE_X27Y12/A6LUT, 
TYPE: LUT6, 

SLICE_X28Y12/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A1*A6*(~A5)*(~A3))+(A2*A4*A1*(~A6)*(~A3))+(A2*A4*(~A1)*(~A5)*(~A3))+(A2*(~A4)*A1*(~A6)*(~A3))+(A2*(~A4)*(~A1)*(~A6)*(~A5)*(~A3))+((~A2)*A4*A1*A6*(~A5)*(~A3))+((~A2)*A4*A1*(~A6)*A5*(~A3))+((~A2)*A4*(~A1)*A6*(~A5)*(~A3))+((~A2)*(~A4)*A1*(~A6)*A5*(~A3)) , 
NAME: SLICE_X28Y12/C6LUT, 
TYPE: LUT6, 

SLICE_X29Y13/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A6)*A2*(~A1)*A4)+((~A5)*A3*(~A6)*A2*(~A1)*A4)+((~A5)*A3*(~A6)*(~A2)*(~A1))+((~A5)*(~A3)*(~A6)*A2*(~A1)*A4) , 
NAME: SLICE_X29Y13/A6LUT, 
TYPE: LUT6, 

SLICE_X28Y12/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A6*A5*(~A2)*(~A4))+(A3*A1*(~A6)*(~A2)*(~A4))+(A3*(~A1)*A5*(~A2)*(~A4))+((~A3)*A1*(~A6)*(~A5)*(~A2)*(~A4)) , 
NAME: SLICE_X28Y12/D6LUT, 
TYPE: LUT6, 

SLICE_X34Y4/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A3*A1)+(A2*A3*(~A1)*A5)+(A2*(~A3))+((~A2)*A4*A3*A1)+((~A2)*A4*A3*(~A1)*A5)+((~A2)*A4*(~A3))+((~A2)*(~A4)*A1)+((~A2)*(~A4)*(~A1)*A5)) , 
NAME: SLICE_X34Y4/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X34Y4/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A2)+(A4*A3*(~A2)*A5)+(A4*A3*(~A2)*(~A5)*A1)+(A4*(~A3)*A2*A5)+(A4*(~A3)*A2*(~A5)*A1)+(A4*(~A3)*(~A2))+((~A4)*A3*A2)+((~A4)*A3*(~A2)*A5)+((~A4)*A3*(~A2)*(~A5)*A1)+((~A4)*(~A3)*A5)+((~A4)*(~A3)*(~A5)*A1) , 
NAME: SLICE_X34Y4/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X34Y4/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A4)+(A2*(~A4)*A3)+(A2*(~A4)*(~A3)*A1)+(A2*(~A4)*(~A3)*(~A1)*A5)+((~A2)*A1)+((~A2)*(~A1)*A5) , 
NAME: SLICE_X34Y4/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X36Y6/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*(~A6)*(~A1)*(~A4)*(~A5)) , 
NAME: SLICE_X36Y6/A6LUT, 
TYPE: LUT6, 

SLICE_X35Y4/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A4)*A2*(~A5)*(~A6))+((~A1)*A3)+((~A1)*(~A3)*(~A4)*A2*(~A5)*(~A6)) , 
NAME: SLICE_X35Y4/B6LUT, 
TYPE: LUT6, 

SLICE_X34Y4/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A2)+(A5*(~A2)*A4)+(A5*(~A2)*(~A4)*A3)+(A5*(~A2)*(~A4)*(~A3)*(~A1))+((~A5))) , 
NAME: SLICE_X34Y4/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X42Y6/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A3*(~A5))+(A2*(~A3))+((~A2))) , 
NAME: SLICE_X42Y6/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X35Y5/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A1)*A6)+((~A4)*A3*A5*(~A1)*A6)+((~A4)*A3*(~A5)*A2*(~A1)*A6)+((~A4)*A3*(~A5)*(~A2))+((~A4)*(~A3)*(~A1)*A6) , 
NAME: SLICE_X35Y5/A6LUT, 
TYPE: LUT6, 

SLICE_X35Y5/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A6)*A1)+((~A4)*A3*A5*(~A6)*A1)+((~A4)*A3*(~A5)*A2*(~A6)*A1)+((~A4)*A3*(~A5)*(~A2))+((~A4)*(~A3)*(~A6)*A1) , 
NAME: SLICE_X35Y5/B6LUT, 
TYPE: LUT6, 

SLICE_X35Y5/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A3)*A4)+((~A1)*A5*(~A3)*A4)+((~A1)*(~A5)*A2*A6*(~A3)*A4)+((~A1)*(~A5)*A2*(~A6))+((~A1)*(~A5)*(~A2)*(~A3)*A4) , 
NAME: SLICE_X35Y5/C6LUT, 
TYPE: LUT6, 

SLICE_X40Y4/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A2)+(A4*A6*(~A2)*A3*(~A1)*A5)+((~A4)*A2)+((~A4)*(~A2)*A3*(~A1)*A5) , 
NAME: SLICE_X40Y4/B6LUT, 
TYPE: LUT6, 

SLICE_X34Y4/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2)+((~A2)*A4)+((~A2)*(~A4)*A3) , 
NAME: SLICE_X34Y4/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X42Y6/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A3*A4) , 
NAME: SLICE_X42Y6/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X36Y4/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6*A3)+(A5*A6*(~A3)*A1*(~A4)*A2)+((~A5)*A3)+((~A5)*(~A3)*A1*(~A4)*A2) , 
NAME: SLICE_X36Y4/A6LUT, 
TYPE: LUT6, 

SLICE_X40Y4/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A3)+(A4*A6*(~A3)*A2*(~A1)*A5)+((~A4)*A3)+((~A4)*(~A3)*A2*(~A1)*A5) , 
NAME: SLICE_X40Y4/A6LUT, 
TYPE: LUT6, 

SLICE_X40Y5/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A3)+(A1*A6*(~A3)*A2*(~A5)*A4)+((~A1)*A3)+((~A1)*(~A3)*A2*(~A5)*A4) , 
NAME: SLICE_X40Y5/A6LUT, 
TYPE: LUT6, 

SLICE_X40Y8/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A6)*A2*(~A5)*(~A4)*A3) , 
NAME: SLICE_X40Y8/A6LUT, 
TYPE: LUT6, 

SLICE_X41Y8/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A6))+((~A5)*A1*A3*A2*(~A6))+((~A5)*A1*A3*(~A2)*(~A4)*(~A6))+((~A5)*A1*(~A3)*(~A6))+((~A5)*(~A1)*(~A6)) , 
NAME: SLICE_X41Y8/A6LUT, 
TYPE: LUT6, 

SLICE_X41Y8/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A6*A3*(~A4)*(~A5))+(A2*A1*A6*(~A3)*(~A5))+(A2*A1*(~A6)*(~A4)*(~A5))+((~A2)*(~A5)) , 
NAME: SLICE_X41Y8/C6LUT, 
TYPE: LUT6, 

SLICE_X41Y8/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3)+((~A3)*A2*A1*A5*(~A4))+((~A3)*A2*A1*(~A5)*A6*(~A4))+((~A3)*A2*A1*(~A5)*(~A6)) , 
NAME: SLICE_X41Y8/D6LUT, 
TYPE: LUT6, 

SLICE_X38Y10/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A1))+((~A5)*A2*A4*A6*(~A3)*(~A1))+((~A5)*A2*A4*(~A6)*(~A1))+((~A5)*A2*(~A4)*(~A1))+((~A5)*(~A2)*(~A1)) , 
NAME: SLICE_X38Y10/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X37Y10/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5*A2*A1*(~A4)*(~A3))+(A6*A5*A2*(~A1)*(~A3))+(A6*A5*(~A2)*(~A4)*(~A3))+((~A6)*(~A3)) , 
NAME: SLICE_X37Y10/C6LUT, 
TYPE: LUT6, 

SLICE_X37Y12/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2*A4*A5*(~A3))+((~A1)*A2*A4*(~A5)*A6*(~A3))+((~A1)*A2*A4*(~A5)*(~A6)) , 
NAME: SLICE_X37Y12/D6LUT, 
TYPE: LUT6, 

SLICE_X41Y10/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A6))+((~A4)*A1*(~A6))+((~A4)*(~A1)*A2*A3*(~A5)*(~A6))+((~A4)*(~A1)*A2*(~A3)*(~A6))+((~A4)*(~A1)*(~A2)*(~A6)) , 
NAME: SLICE_X41Y10/A6LUT, 
TYPE: LUT6, 

SLICE_X41Y10/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*A3*A2*(~A1)*(~A6))+(A5*A4*A3*(~A2)*(~A6))+(A5*A4*(~A3)*(~A1)*(~A6))+((~A5)*(~A6)) , 
NAME: SLICE_X41Y10/C6LUT, 
TYPE: LUT6, 

SLICE_X41Y12/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3)+((~A3)*A1*A6*A5*(~A2))+((~A3)*A1*A6*(~A5)*A4*(~A2))+((~A3)*A1*A6*(~A5)*(~A4)) , 
NAME: SLICE_X41Y12/D6LUT, 
TYPE: LUT6, 

SLICE_X41Y9/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A6))+((~A4)*A3*A2*A5*(~A1)*(~A6))+((~A4)*A3*A2*(~A5)*(~A6))+((~A4)*A3*(~A2)*(~A6))+((~A4)*(~A3)*(~A6)) , 
NAME: SLICE_X41Y9/A6LUT, 
TYPE: LUT6, 

SLICE_X41Y9/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A2*A1*(~A3)*(~A6))+(A4*A5*A2*(~A1)*(~A6))+(A4*A5*(~A2)*(~A3)*(~A6))+((~A4)*(~A6)) , 
NAME: SLICE_X41Y9/C6LUT, 
TYPE: LUT6, 

SLICE_X41Y9/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A6*A3*A5*(~A4))+((~A1)*A6*A3*(~A5)*A2*(~A4))+((~A1)*A6*A3*(~A5)*(~A2)) , 
NAME: SLICE_X41Y9/D6LUT, 
TYPE: LUT6, 

SLICE_X39Y9/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A2))+((~A4)*A6*A3*A1*(~A5)*(~A2))+((~A4)*A6*A3*(~A1)*(~A2))+((~A4)*A6*(~A3)*(~A2))+((~A4)*(~A6)*(~A2)) , 
NAME: SLICE_X39Y9/A6LUT, 
TYPE: LUT6, 

SLICE_X39Y10/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A3*A2*(~A6)*(~A4))+(A5*A1*A3*(~A2)*(~A4))+(A5*A1*(~A3)*(~A6)*(~A4))+((~A5)*(~A4)) , 
NAME: SLICE_X39Y10/A6LUT, 
TYPE: LUT6, 

SLICE_X39Y10/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A2*A6*A5)+(A1*A4*A2*(~A6))+(A1*A4*(~A2)*A3*A6*A5)+(A1*A4*(~A2)*A3*(~A6))+(A1*A4*(~A2)*(~A3))+(A1*(~A4)*A5)+((~A1)*A5) , 
NAME: SLICE_X39Y10/B6LUT, 
TYPE: LUT6, 

SLICE_X40Y9/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A5*A6*(~A2)*(~A1))+(A4*A3*A5*(~A6)*(~A1))+(A4*A3*(~A5)*(~A1))+(A4*(~A3)*(~A1))+((~A4)*(~A1)) , 
NAME: SLICE_X40Y9/A6LUT, 
TYPE: LUT6, 

SLICE_X40Y9/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A4*A6*(~A2)*(~A3))+(A5*A1*A4*(~A6)*(~A3))+(A5*A1*(~A4)*(~A2)*(~A3))+((~A5)*(~A3)) , 
NAME: SLICE_X40Y9/D6LUT, 
TYPE: LUT6, 

SLICE_X41Y4/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)*(~A3)*A1*A5)+((~A4)*(~A3)*(~A1)*A6*A2*A5)+((~A4)*(~A3)*(~A1)*A6*(~A2))+((~A4)*(~A3)*(~A1)*(~A6)*A5) , 
NAME: SLICE_X41Y4/B6LUT, 
TYPE: LUT6, 

SLICE_X42Y4/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4)+((~A4)*A3)+((~A4)*(~A3)*A2)+((~A4)*(~A3)*(~A2)*A1) , 
NAME: SLICE_X42Y4/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X40Y10/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6*A4*A1*A3)+(A5*A6*A4*(~A1))+(A5*A6*(~A4)*A2*A1*A3)+(A5*A6*(~A4)*A2*(~A1))+(A5*A6*(~A4)*(~A2))+(A5*(~A6)*A3)+((~A5)*A3) , 
NAME: SLICE_X40Y10/D6LUT, 
TYPE: LUT6, 

SLICE_X34Y7/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A6))+((~A3)*A1*A2*(~A6))+((~A3)*A1*(~A2)*A5*(~A6))+((~A3)*A1*(~A2)*(~A5)*(~A4)*(~A6))+((~A3)*(~A1)*(~A6)) , 
NAME: SLICE_X34Y7/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X32Y5/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A2*A4*(~A3)*(~A5))+(A1*A6*A2*(~A4)*(~A5))+(A1*A6*(~A2)*(~A3)*(~A5))+((~A1)*(~A5)) , 
NAME: SLICE_X32Y5/C6LUT, 
TYPE: LUT6, 

SLICE_X32Y5/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4)+((~A4)*A1*A6*A5*(~A2))+((~A4)*A1*A6*(~A5)*A3*(~A2))+((~A4)*A1*A6*(~A5)*(~A3)) , 
NAME: SLICE_X32Y5/D6LUT, 
TYPE: LUT6, 

SLICE_X43Y7/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A2))+((~A5)*A1*A6*(~A2))+((~A5)*A1*(~A6)*A4*(~A2))+((~A5)*A1*(~A6)*(~A4)*(~A3)*(~A2))+((~A5)*(~A1)*(~A2)) , 
NAME: SLICE_X43Y7/A6LUT, 
TYPE: LUT6, 

SLICE_X41Y7/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A4*A5*(~A3)*(~A6))+(A1*A2*A4*(~A5)*(~A6))+(A1*A2*(~A4)*(~A3)*(~A6))+((~A1)*(~A6)) , 
NAME: SLICE_X41Y7/C6LUT, 
TYPE: LUT6, 

SLICE_X41Y6/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A4*A5*A2*(~A1))+((~A6)*A4*A5*(~A2)*A3*(~A1))+((~A6)*A4*A5*(~A2)*(~A3)) , 
NAME: SLICE_X41Y6/C6LUT, 
TYPE: LUT6, 

SLICE_X39Y7/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A5))+((~A4)*A6*A1*(~A5))+((~A4)*A6*(~A1)*A2*(~A3)*(~A5))+((~A4)*A6*(~A1)*(~A2)*(~A5))+((~A4)*(~A6)*(~A5)) , 
NAME: SLICE_X39Y7/A6LUT, 
TYPE: LUT6, 

SLICE_X40Y6/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A1*A5*(~A3)*(~A6))+(A4*A2*A1*(~A5)*(~A6))+(A4*A2*(~A1)*(~A3)*(~A6))+((~A4)*(~A6)) , 
NAME: SLICE_X40Y6/B6LUT, 
TYPE: LUT6, 

SLICE_X40Y6/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A5*A4*A2*(~A1))+((~A6)*A5*A4*(~A2)*A3*(~A1))+((~A6)*A5*A4*(~A2)*(~A3)) , 
NAME: SLICE_X40Y6/C6LUT, 
TYPE: LUT6, 

SLICE_X39Y7/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A2))+((~A6)*A3*(~A2))+((~A6)*(~A3)*A4*A1*(~A2))+((~A6)*(~A3)*A4*(~A1)*(~A5)*(~A2))+((~A6)*(~A3)*(~A4)*(~A2)) , 
NAME: SLICE_X39Y7/B6LUT, 
TYPE: LUT6, 

SLICE_X39Y6/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A4*A1*(~A5)*(~A3))+(A6*A2*A4*(~A1)*(~A3))+(A6*A2*(~A4)*(~A5)*(~A3))+((~A6)*(~A3)) , 
NAME: SLICE_X39Y6/D6LUT, 
TYPE: LUT6, 

SLICE_X38Y6/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4)+((~A4)*A1*A6*A2*(~A5))+((~A4)*A1*A6*(~A2)*A3*(~A5))+((~A4)*A1*A6*(~A2)*(~A3)) , 
NAME: SLICE_X38Y6/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X34Y7/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*(~A4))+(A1*(~A2)*A3*A5*(~A4))+(A1*(~A2)*A3*(~A5)*(~A6)*(~A4))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*(~A4)) , 
NAME: SLICE_X34Y7/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X30Y7/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A4*A2*(~A1)*(~A5))+(A6*A3*A4*(~A2)*(~A5))+(A6*A3*(~A4)*(~A1)*(~A5))+((~A6)*(~A5)) , 
NAME: SLICE_X30Y7/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X30Y7/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4)+((~A4)*A5*A2*A6*(~A1))+((~A4)*A5*A2*(~A6)*A3*(~A1))+((~A4)*A5*A2*(~A6)*(~A3)) , 
NAME: SLICE_X30Y7/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X34Y10/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*(~A4))+(A1*(~A2)*A3*A6*(~A4))+(A1*(~A2)*A3*(~A6)*(~A5)*(~A4))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*(~A4)) , 
NAME: SLICE_X34Y10/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X33Y10/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A6*A1*(~A2)*(~A3))+(A4*A5*A6*(~A1)*(~A3))+(A4*A5*(~A6)*(~A2)*(~A3))+((~A4)*(~A3)) , 
NAME: SLICE_X33Y10/B6LUT, 
TYPE: LUT6, 

SLICE_X32Y10/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2)+((~A2)*A1*A5*A3*(~A6))+((~A2)*A1*A5*(~A3)*A4*(~A6))+((~A2)*A1*A5*(~A3)*(~A4)) , 
NAME: SLICE_X32Y10/C6LUT, 
TYPE: LUT6, 

SLICE_X34Y10/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*(~A1))+(A4*(~A2)*A5*A6*(~A3)*(~A1))+(A4*(~A2)*A5*(~A6)*(~A1))+(A4*(~A2)*(~A5)*(~A1))+((~A4)*(~A1)) , 
NAME: SLICE_X34Y10/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X33Y10/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A6*A5*(~A2)*(~A3))+(A4*A1*A6*(~A5)*(~A3))+(A4*A1*(~A6)*(~A2)*(~A3))+((~A4)*(~A3)) , 
NAME: SLICE_X33Y10/C6LUT, 
TYPE: LUT6, 

SLICE_X34Y12/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A5*A4*A2*(~A6))+((~A1)*A5*A4*(~A2)*A3*(~A6))+((~A1)*A5*A4*(~A2)*(~A3)) , 
NAME: SLICE_X34Y12/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X34Y10/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1)+(A4*(~A1)*A5*A3*A6)+(A4*(~A1)*A5*A3*(~A6)*A2)+(A4*(~A1)*A5*(~A3))+(A4*(~A1)*(~A5)) , 
NAME: SLICE_X34Y10/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X34Y12/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A3*A2*A6)+(A4*A1*A3*A2*(~A6)*A5)+(A4*A1*A3*(~A2)*A5)+(A4*A1*(~A3)*A5)+(A4*(~A1)*A2*A6)+(A4*(~A1)*A2*(~A6)*A5)+(A4*(~A1)*(~A2)*A5)+((~A4)*A6)+((~A4)*(~A6)*A5) , 
NAME: SLICE_X34Y12/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X34Y12/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2)+((~A2)*A6*A4*A5*(~A3))+((~A2)*A6*A4*(~A5)*A1*(~A3))+((~A2)*A6*A4*(~A5)*(~A1)) , 
NAME: SLICE_X34Y12/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X34Y10/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A3))+((~A1)*A5*A4*A2*(~A3))+((~A1)*A5*A4*(~A2)*(~A6)*(~A3))+((~A1)*A5*(~A4)*(~A3))+((~A1)*(~A5)*(~A3)) , 
NAME: SLICE_X34Y10/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X30Y11/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A2*A3*(~A5)*(~A6))+(A4*A1*A2*(~A3)*(~A6))+(A4*A1*(~A2)*(~A5)*(~A6))+((~A4)*(~A6)) , 
NAME: SLICE_X30Y11/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X30Y11/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4)+((~A4)*A1*A3*A2*(~A6))+((~A4)*A1*A3*(~A2)*A5*(~A6))+((~A4)*A1*A3*(~A2)*(~A5)) , 
NAME: SLICE_X30Y11/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X45Y9/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*A1*(~A2))+(A5*A3*(~A1)*A4*A6*(~A2))+(A5*A3*(~A1)*(~A4)*(~A2))+(A5*(~A3)*A1*A6*(~A2))+(A5*(~A3)*(~A1)*A4*A6*(~A2))+(A5*(~A3)*(~A1)*(~A4)*(~A2))+((~A5)*A3*A1*(~A2))+((~A5)*A3*(~A1)*A4*A6*(~A2))+((~A5)*A3*(~A1)*(~A4)*(~A2))+((~A5)*(~A3)*A6*(~A2)) , 
NAME: SLICE_X45Y9/A6LUT, 
TYPE: LUT6, 

SLICE_X40Y16/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*(~A1)*A4*A3*(~A5)) , 
NAME: SLICE_X40Y16/A5LUT, 
TYPE: LUT5, 

SLICE_X37Y12/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A4*(~A6))+(A1*A3*(~A4)*A2*A5*(~A6))+(A1*A3*(~A4)*(~A2)*(~A6))+(A1*(~A3)*A4*A5*(~A6))+(A1*(~A3)*(~A4)*A2*A5*(~A6))+(A1*(~A3)*(~A4)*(~A2)*(~A6))+((~A1)*A3*A4*(~A6))+((~A1)*A3*(~A4)*A2*A5*(~A6))+((~A1)*A3*(~A4)*(~A2)*(~A6))+((~A1)*(~A3)*A5*(~A6)) , 
NAME: SLICE_X37Y12/A6LUT, 
TYPE: LUT6, 

SLICE_X40Y17/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A1*A5*A2*(~A3)) , 
NAME: SLICE_X40Y17/A5LUT, 
TYPE: LUT5, 

SLICE_X40Y12/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A5*(~A6))+(A2*A3*(~A5)*A4*A1*(~A6))+(A2*A3*(~A5)*(~A4)*(~A6))+(A2*(~A3)*A5*A1*(~A6))+(A2*(~A3)*(~A5)*A4*A1*(~A6))+(A2*(~A3)*(~A5)*(~A4)*(~A6))+((~A2)*A3*A5*(~A6))+((~A2)*A3*(~A5)*A4*A1*(~A6))+((~A2)*A3*(~A5)*(~A4)*(~A6))+((~A2)*(~A3)*A1*(~A6)) , 
NAME: SLICE_X40Y12/A6LUT, 
TYPE: LUT6, 

SLICE_X40Y17/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A5*A2*(~A4)*(~A1))) , 
NAME: SLICE_X40Y17/A6LUT, 
TYPE: LUT6, 

SLICE_X40Y12/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A5*(~A1))+(A6*A2*(~A5)*A4*A3*(~A1))+(A6*A2*(~A5)*(~A4)*(~A1))+(A6*(~A2)*A5*A3*(~A1))+(A6*(~A2)*(~A5)*A4*A3*(~A1))+(A6*(~A2)*(~A5)*(~A4)*(~A1))+((~A6)*A2*A5*(~A1))+((~A6)*A2*(~A5)*A4*A3*(~A1))+((~A6)*A2*(~A5)*(~A4)*(~A1))+((~A6)*(~A2)*A3*(~A1)) , 
NAME: SLICE_X40Y12/B6LUT, 
TYPE: LUT6, 

SLICE_X40Y17/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A5*A4*A1*(~A2)) , 
NAME: SLICE_X40Y17/B5LUT, 
TYPE: LUT5, 

SLICE_X44Y10/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A5*(~A2))+(A6*A3*(~A5)*A4*A1*(~A2))+(A6*A3*(~A5)*(~A4)*(~A2))+(A6*(~A3)*A5*A1*(~A2))+(A6*(~A3)*(~A5)*A4*A1*(~A2))+(A6*(~A3)*(~A5)*(~A4)*(~A2))+((~A6)*A3*A5*(~A2))+((~A6)*A3*(~A5)*A4*A1*(~A2))+((~A6)*A3*(~A5)*(~A4)*(~A2))+((~A6)*(~A3)*A1*(~A2)) , 
NAME: SLICE_X44Y10/A6LUT, 
TYPE: LUT6, 

SLICE_X40Y16/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A4*A3*A2*(~A1))) , 
NAME: SLICE_X40Y16/A6LUT, 
TYPE: LUT6, 

SLICE_X42Y10/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A5*(~A2))+(A1*A3*(~A5)*A6*A4*(~A2))+(A1*A3*(~A5)*(~A6)*(~A2))+(A1*(~A3)*A5*A4*(~A2))+(A1*(~A3)*(~A5)*A6*A4*(~A2))+(A1*(~A3)*(~A5)*(~A6)*(~A2))+((~A1)*A3*A5*(~A2))+((~A1)*A3*(~A5)*A6*A4*(~A2))+((~A1)*A3*(~A5)*(~A6)*(~A2))+((~A1)*(~A3)*A4*(~A2)) , 
NAME: SLICE_X42Y10/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X42Y8/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4)+((~A4)*A3)+((~A4)*(~A3)*(~A5)) , 
NAME: SLICE_X42Y8/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X44Y10/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6) , 
NAME: SLICE_X44Y10/C6LUT, 
TYPE: LUT6, 

SLICE_X40Y17/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A1*A3*A5*A4)) , 
NAME: SLICE_X40Y17/B6LUT, 
TYPE: LUT6, 

SLICE_X32Y6/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*A2*(~A4))+(A5*A3*(~A2)*A1*A6*(~A4))+(A5*A3*(~A2)*(~A1)*(~A4))+(A5*(~A3)*A2*A6*(~A4))+(A5*(~A3)*(~A2)*A1*A6*(~A4))+(A5*(~A3)*(~A2)*(~A1)*(~A4))+((~A5)*A3*A2*(~A4))+((~A5)*A3*(~A2)*A1*A6*(~A4))+((~A5)*A3*(~A2)*(~A1)*(~A4))+((~A5)*(~A3)*A6*(~A4)) , 
NAME: SLICE_X32Y6/A6LUT, 
TYPE: LUT6, 

SLICE_X40Y16/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*(~A2)*(~A4)*A3*(~A5))) , 
NAME: SLICE_X40Y16/B6LUT, 
TYPE: LUT6, 

SLICE_X41Y6/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A1*(~A5))+(A6*A3*(~A1)*A2*A4*(~A5))+(A6*A3*(~A1)*(~A2)*(~A5))+(A6*(~A3)*A1*A4*(~A5))+(A6*(~A3)*(~A1)*A2*A4*(~A5))+(A6*(~A3)*(~A1)*(~A2)*(~A5))+((~A6)*A3*A1*(~A5))+((~A6)*A3*(~A1)*A2*A4*(~A5))+((~A6)*A3*(~A1)*(~A2)*(~A5))+((~A6)*(~A3)*A4*(~A5)) , 
NAME: SLICE_X41Y6/A6LUT, 
TYPE: LUT6, 

SLICE_X40Y15/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*(~A1)*(~A4)*A5*(~A2))) , 
NAME: SLICE_X40Y15/A6LUT, 
TYPE: LUT6, 

SLICE_X39Y6/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A2*(~A5))+(A4*A3*(~A2)*A1*A6*(~A5))+(A4*A3*(~A2)*(~A1)*(~A5))+(A4*(~A3)*A2*A6*(~A5))+(A4*(~A3)*(~A2)*A1*A6*(~A5))+(A4*(~A3)*(~A2)*(~A1)*(~A5))+((~A4)*A3*A2*(~A5))+((~A4)*A3*(~A2)*A1*A6*(~A5))+((~A4)*A3*(~A2)*(~A1)*(~A5))+((~A4)*(~A3)*A6*(~A5)) , 
NAME: SLICE_X39Y6/A6LUT, 
TYPE: LUT6, 

SLICE_X40Y15/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A1*(~A4)*A5*(~A2)) , 
NAME: SLICE_X40Y15/B5LUT, 
TYPE: LUT5, 

SLICE_X38Y6/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*A4*(~A1))+(A5*A3*(~A4)*A2*A6*(~A1))+(A5*A3*(~A4)*(~A2)*(~A1))+(A5*(~A3)*A4*A6*(~A1))+(A5*(~A3)*(~A4)*A2*A6*(~A1))+(A5*(~A3)*(~A4)*(~A2)*(~A1))+((~A5)*A3*A4*(~A1))+((~A5)*A3*(~A4)*A2*A6*(~A1))+((~A5)*A3*(~A4)*(~A2)*(~A1))+((~A5)*(~A3)*A6*(~A1)) , 
NAME: SLICE_X38Y6/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X40Y15/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)*(~A3)*A2*(~A6)*A1) , 
NAME: SLICE_X40Y15/D6LUT, 
TYPE: LUT6, 

SLICE_X29Y7/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A2*(~A1))+(A6*A3*(~A2)*A4*A5*(~A1))+(A6*A3*(~A2)*(~A4)*(~A1))+(A6*(~A3)*A2*A5*(~A1))+(A6*(~A3)*(~A2)*A4*A5*(~A1))+(A6*(~A3)*(~A2)*(~A4)*(~A1))+((~A6)*A3*A2*(~A1))+((~A6)*A3*(~A2)*A4*A5*(~A1))+((~A6)*A3*(~A2)*(~A4)*(~A1))+((~A6)*(~A3)*A5*(~A1)) , 
NAME: SLICE_X29Y7/A6LUT, 
TYPE: LUT6, 

SLICE_X40Y16/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*(~A2)*A5*(~A4)*A3) , 
NAME: SLICE_X40Y16/B5LUT, 
TYPE: LUT5, 

SLICE_X32Y12/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A4*(~A6))+(A1*A3*(~A4)*A2*A5*(~A6))+(A1*A3*(~A4)*(~A2)*(~A6))+(A1*(~A3)*A4*A5*(~A6))+(A1*(~A3)*(~A4)*A2*A5*(~A6))+(A1*(~A3)*(~A4)*(~A2)*(~A6))+((~A1)*A3*A4*(~A6))+((~A1)*A3*(~A4)*A2*A5*(~A6))+((~A1)*A3*(~A4)*(~A2)*(~A6))+((~A1)*(~A3)*A5*(~A6)) , 
NAME: SLICE_X32Y12/A6LUT, 
TYPE: LUT6, 

SLICE_X40Y15/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*(~A1)*A2*(~A4)*A5) , 
NAME: SLICE_X40Y15/A5LUT, 
TYPE: LUT5, 

SLICE_X34Y14/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A5*(~A2))+(A4*A3*(~A5)*A6*A1*(~A2))+(A4*A3*(~A5)*(~A6)*(~A2))+(A4*(~A3)*A5*A1*(~A2))+(A4*(~A3)*(~A5)*A6*A1*(~A2))+(A4*(~A3)*(~A5)*(~A6)*(~A2))+((~A4)*A3*A5*(~A2))+((~A4)*A3*(~A5)*A6*A1*(~A2))+((~A4)*A3*(~A5)*(~A6)*(~A2))+((~A4)*(~A3)*A1*(~A2)) , 
NAME: SLICE_X34Y14/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X40Y15/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A5*A3*(~A2)*A1) , 
NAME: SLICE_X40Y15/C5LUT, 
TYPE: LUT5, 

SLICE_X35Y12/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A6*(~A2))+(A4*A3*(~A6)*A5*A1*(~A2))+(A4*A3*(~A6)*(~A5)*(~A2))+(A4*(~A3)*A6*A1*(~A2))+(A4*(~A3)*(~A6)*A5*A1*(~A2))+(A4*(~A3)*(~A6)*(~A5)*(~A2))+((~A4)*A3*A6*(~A2))+((~A4)*A3*(~A6)*A5*A1*(~A2))+((~A4)*A3*(~A6)*(~A5)*(~A2))+((~A4)*(~A3)*A1*(~A2)) , 
NAME: SLICE_X35Y12/A6LUT, 
TYPE: LUT6, 

SLICE_X40Y15/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A3)*(~A1)*A4*A5*(~A2))) , 
NAME: SLICE_X40Y15/B6LUT, 
TYPE: LUT6, 

SLICE_X30Y14/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*A6*(~A4))+(A5*A3*(~A6)*A1*A2*(~A4))+(A5*A3*(~A6)*(~A1)*(~A4))+(A5*(~A3)*A6*A2*(~A4))+(A5*(~A3)*(~A6)*A1*A2*(~A4))+(A5*(~A3)*(~A6)*(~A1)*(~A4))+((~A5)*A3*A6*(~A4))+((~A5)*A3*(~A6)*A1*A2*(~A4))+((~A5)*A3*(~A6)*(~A1)*(~A4))+((~A5)*(~A3)*A2*(~A4)) , 
NAME: SLICE_X30Y14/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X40Y15/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*(~A4)*A2*A1*(~A3))) , 
NAME: SLICE_X40Y15/C6LUT, 
TYPE: LUT6, 

SLICE_X44Y9/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A5*(~A2))+(A1*A3*(~A5)*A4*A6*(~A2))+(A1*A3*(~A5)*(~A4)*(~A2))+(A1*(~A3)*A5*A6*(~A2))+(A1*(~A3)*(~A5)*A4*A6*(~A2))+(A1*(~A3)*(~A5)*(~A4)*(~A2))+((~A1)*A3*A5*(~A2))+((~A1)*A3*(~A5)*A4*A6*(~A2))+((~A1)*A3*(~A5)*(~A4)*(~A2))+((~A1)*(~A3)*A6*(~A2)) , 
NAME: SLICE_X44Y9/A6LUT, 
TYPE: LUT6, 

SLICE_X37Y9/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*(~A1)*A3*A5*(~A4)) , 
NAME: SLICE_X37Y9/B5LUT, 
TYPE: LUT5, 

SLICE_X37Y12/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*(~A6))+(A1*A2*(~A3)*A4*A5*(~A6))+(A1*A2*(~A3)*(~A4)*(~A6))+(A1*(~A2)*A3*A5*(~A6))+(A1*(~A2)*(~A3)*A4*A5*(~A6))+(A1*(~A2)*(~A3)*(~A4)*(~A6))+((~A1)*A2*A3*(~A6))+((~A1)*A2*(~A3)*A4*A5*(~A6))+((~A1)*A2*(~A3)*(~A4)*(~A6))+((~A1)*(~A2)*A5*(~A6)) , 
NAME: SLICE_X37Y12/B6LUT, 
TYPE: LUT6, 

SLICE_X38Y10/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A1*A3*A5*(~A2)) , 
NAME: SLICE_X38Y10/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X41Y11/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A3*(~A5))+(A2*A4*(~A3)*A6*A1*(~A5))+(A2*A4*(~A3)*(~A6)*(~A5))+(A2*(~A4)*A3*A1*(~A5))+(A2*(~A4)*(~A3)*A6*A1*(~A5))+(A2*(~A4)*(~A3)*(~A6)*(~A5))+((~A2)*A4*A3*(~A5))+((~A2)*A4*(~A3)*A6*A1*(~A5))+((~A2)*A4*(~A3)*(~A6)*(~A5))+((~A2)*(~A4)*A1*(~A5)) , 
NAME: SLICE_X41Y11/A6LUT, 
TYPE: LUT6, 

SLICE_X37Y9/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A5*A4*(~A3)*(~A1))) , 
NAME: SLICE_X37Y9/A6LUT, 
TYPE: LUT6, 

SLICE_X40Y10/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A6*(~A5))+(A1*A3*(~A6)*A4*A2*(~A5))+(A1*A3*(~A6)*(~A4)*(~A5))+(A1*(~A3)*A6*A2*(~A5))+(A1*(~A3)*(~A6)*A4*A2*(~A5))+(A1*(~A3)*(~A6)*(~A4)*(~A5))+((~A1)*A3*A6*(~A5))+((~A1)*A3*(~A6)*A4*A2*(~A5))+((~A1)*A3*(~A6)*(~A4)*(~A5))+((~A1)*(~A3)*A2*(~A5)) , 
NAME: SLICE_X40Y10/A6LUT, 
TYPE: LUT6, 

SLICE_X38Y10/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A3*A5*A1*(~A4))) , 
NAME: SLICE_X38Y10/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X40Y10/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A3*(~A5))+(A4*A2*(~A3)*A1*A6*(~A5))+(A4*A2*(~A3)*(~A1)*(~A5))+(A4*(~A2)*A3*A6*(~A5))+(A4*(~A2)*(~A3)*A1*A6*(~A5))+(A4*(~A2)*(~A3)*(~A1)*(~A5))+((~A4)*A2*A3*(~A5))+((~A4)*A2*(~A3)*A1*A6*(~A5))+((~A4)*A2*(~A3)*(~A1)*(~A5))+((~A4)*(~A2)*A6*(~A5)) , 
NAME: SLICE_X40Y10/B6LUT, 
TYPE: LUT6, 

SLICE_X42Y8/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2)+((~A2)*A3)+((~A2)*(~A3)*A4*A1)+((~A2)*(~A3)*(~A4))) , 
NAME: SLICE_X42Y8/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X38Y9/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A5*A3*A2*(~A1))) , 
NAME: SLICE_X38Y9/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X42Y6/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2)+((~A2)*A1*A4)+((~A2)*A1*(~A4)*A5*A3*(~A6))+((~A2)*A1*(~A4)*A5*(~A3))+((~A2)*A1*(~A4)*(~A5))+((~A2)*(~A1)) , 
NAME: SLICE_X42Y6/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X43Y10/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3)+(A6*(~A3)*A1*(~A4))+(A6*(~A3)*(~A1))+((~A6)*A2*A5*A3)+((~A6)*A2*A5*(~A3)*A1*(~A4))+((~A6)*A2*A5*(~A3)*(~A1)) , 
NAME: SLICE_X43Y10/A6LUT, 
TYPE: LUT6, 

SLICE_X43Y10/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*A6)+(A3*A5*(~A6)*A4*A1*A2)+(A3*A5*(~A6)*A4*(~A1))+(A3*A5*(~A6)*(~A4))+(A3*(~A5)*(~A6)*(~A4)*A1*(~A2))+((~A3)*A5*A6)+((~A3)*A5*(~A6)*A4*A1*A2)+((~A3)*A5*(~A6)*A4*(~A1))+((~A3)*A5*(~A6)*(~A4)) , 
NAME: SLICE_X43Y10/C6LUT, 
TYPE: LUT6, 

SLICE_X38Y10/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A1*(~A4))+(A2*(~A1))+((~A2)) , 
NAME: SLICE_X38Y10/D5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X42Y8/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3)+(A2*(~A3)*A5)+(A2*(~A3)*(~A5)*A6)+(A2*(~A3)*(~A5)*(~A6)*A1*A4)+(A2*(~A3)*(~A5)*(~A6)*(~A1))+((~A2)*A5)+((~A2)*(~A5)*A6)+((~A2)*(~A5)*(~A6)*A1*A4)+((~A2)*(~A5)*(~A6)*(~A1)) , 
NAME: SLICE_X42Y8/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X32Y6/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A4*(~A5))+(A3*A2*(~A4)*A1*A6*(~A5))+(A3*A2*(~A4)*(~A1)*(~A5))+(A3*(~A2)*A4*A6*(~A5))+(A3*(~A2)*(~A4)*A1*A6*(~A5))+(A3*(~A2)*(~A4)*(~A1)*(~A5))+((~A3)*A2*A4*(~A5))+((~A3)*A2*(~A4)*A1*A6*(~A5))+((~A3)*A2*(~A4)*(~A1)*(~A5))+((~A3)*(~A2)*A6*(~A5)) , 
NAME: SLICE_X32Y6/B6LUT, 
TYPE: LUT6, 

SLICE_X36Y8/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*(~A3)*(~A5)*A2*(~A4)) , 
NAME: SLICE_X36Y8/A5LUT, 
TYPE: LUT5, 

SLICE_X36Y7/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A2*(~A6))+(A4*A3*(~A2)*A5*A1*(~A6))+(A4*A3*(~A2)*(~A5)*(~A6))+(A4*(~A3)*A2*A1*(~A6))+(A4*(~A3)*(~A2)*A5*A1*(~A6))+(A4*(~A3)*(~A2)*(~A5)*(~A6))+((~A4)*A3*A2*(~A6))+((~A4)*A3*(~A2)*A5*A1*(~A6))+((~A4)*A3*(~A2)*(~A5)*(~A6))+((~A4)*(~A3)*A1*(~A6)) , 
NAME: SLICE_X36Y7/A6LUT, 
TYPE: LUT6, 

SLICE_X36Y8/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*(~A1)*(~A5)*A2*(~A4))) , 
NAME: SLICE_X36Y8/A6LUT, 
TYPE: LUT6, 

SLICE_X39Y6/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A5*(~A6))+(A4*A2*(~A5)*A3*A1*(~A6))+(A4*A2*(~A5)*(~A3)*(~A6))+(A4*(~A2)*A5*A1*(~A6))+(A4*(~A2)*(~A5)*A3*A1*(~A6))+(A4*(~A2)*(~A5)*(~A3)*(~A6))+((~A4)*A2*A5*(~A6))+((~A4)*A2*(~A5)*A3*A1*(~A6))+((~A4)*A2*(~A5)*(~A3)*(~A6))+((~A4)*(~A2)*A1*(~A6)) , 
NAME: SLICE_X39Y6/B6LUT, 
TYPE: LUT6, 

SLICE_X38Y9/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A1*(~A5)*A3*(~A4)) , 
NAME: SLICE_X38Y9/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X38Y6/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A3*(~A4))+(A5*A2*(~A3)*A1*A6*(~A4))+(A5*A2*(~A3)*(~A1)*(~A4))+(A5*(~A2)*A3*A6*(~A4))+(A5*(~A2)*(~A3)*A1*A6*(~A4))+(A5*(~A2)*(~A3)*(~A1)*(~A4))+((~A5)*A2*A3*(~A4))+((~A5)*A2*(~A3)*A1*A6*(~A4))+((~A5)*A2*(~A3)*(~A1)*(~A4))+((~A5)*(~A2)*A6*(~A4)) , 
NAME: SLICE_X38Y6/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X36Y9/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A5)*(~A4)*A1*(~A2)*A3) , 
NAME: SLICE_X36Y9/A5LUT, 
TYPE: LUT5, 

SLICE_X30Y7/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A6*(~A4))+(A1*A3*(~A6)*A2*A5*(~A4))+(A1*A3*(~A6)*(~A2)*(~A4))+(A1*(~A3)*A6*A5*(~A4))+(A1*(~A3)*(~A6)*A2*A5*(~A4))+(A1*(~A3)*(~A6)*(~A2)*(~A4))+((~A1)*A3*A6*(~A4))+((~A1)*A3*(~A6)*A2*A5*(~A4))+((~A1)*A3*(~A6)*(~A2)*(~A4))+((~A1)*(~A3)*A5*(~A4)) , 
NAME: SLICE_X30Y7/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X37Y9/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*(~A3)*A2*(~A5)*A4) , 
NAME: SLICE_X37Y9/A5LUT, 
TYPE: LUT5, 

SLICE_X32Y11/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A2*(~A5))+(A4*A3*(~A2)*A6*A1*(~A5))+(A4*A3*(~A2)*(~A6)*(~A5))+(A4*(~A3)*A2*A1*(~A5))+(A4*(~A3)*(~A2)*A6*A1*(~A5))+(A4*(~A3)*(~A2)*(~A6)*(~A5))+((~A4)*A3*A2*(~A5))+((~A4)*A3*(~A2)*A6*A1*(~A5))+((~A4)*A3*(~A2)*(~A6)*(~A5))+((~A4)*(~A3)*A1*(~A5)) , 
NAME: SLICE_X32Y11/A6LUT, 
TYPE: LUT6, 

SLICE_X35Y10/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*(~A3)*A4*(~A1)*A5)) , 
NAME: SLICE_X35Y10/A6LUT, 
TYPE: LUT6, 

SLICE_X34Y12/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A2*(~A6))+(A4*A5*(~A2)*A3*A1*(~A6))+(A4*A5*(~A2)*(~A3)*(~A6))+(A4*(~A5)*A2*A1*(~A6))+(A4*(~A5)*(~A2)*A3*A1*(~A6))+(A4*(~A5)*(~A2)*(~A3)*(~A6))+((~A4)*A5*A2*(~A6))+((~A4)*A5*(~A2)*A3*A1*(~A6))+((~A4)*A5*(~A2)*(~A3)*(~A6))+((~A4)*(~A5)*A1*(~A6)) , 
NAME: SLICE_X34Y12/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X38Y10/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A5*A3*(~A1)*A2) , 
NAME: SLICE_X38Y10/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X35Y11/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A6*(~A4))+(A2*A3*(~A6)*A5*A1*(~A4))+(A2*A3*(~A6)*(~A5)*(~A4))+(A2*(~A3)*A6*A1*(~A4))+(A2*(~A3)*(~A6)*A5*A1*(~A4))+(A2*(~A3)*(~A6)*(~A5)*(~A4))+((~A2)*A3*A6*(~A4))+((~A2)*A3*(~A6)*A5*A1*(~A4))+((~A2)*A3*(~A6)*(~A5)*(~A4))+((~A2)*(~A3)*A1*(~A4)) , 
NAME: SLICE_X35Y11/A6LUT, 
TYPE: LUT6, 

SLICE_X36Y9/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A5)*(~A4)*A2*A3*(~A1))) , 
NAME: SLICE_X36Y9/A6LUT, 
TYPE: LUT6, 

SLICE_X32Y11/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A4*(~A3))+(A6*A2*(~A4)*A1*A5*(~A3))+(A6*A2*(~A4)*(~A1)*(~A3))+(A6*(~A2)*A4*A5*(~A3))+(A6*(~A2)*(~A4)*A1*A5*(~A3))+(A6*(~A2)*(~A4)*(~A1)*(~A3))+((~A6)*A2*A4*(~A3))+((~A6)*A2*(~A4)*A1*A5*(~A3))+((~A6)*A2*(~A4)*(~A1)*(~A3))+((~A6)*(~A2)*A5*(~A3)) , 
NAME: SLICE_X32Y11/B6LUT, 
TYPE: LUT6, 

SLICE_X37Y9/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*(~A2)*A3*A5*(~A4))) , 
NAME: SLICE_X37Y9/B6LUT, 
TYPE: LUT6, 

SLICE_X40Y9/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A6*(~A3))+(A1*A2*(~A6)*A4*A5*(~A3))+(A1*A2*(~A6)*(~A4)*(~A3))+(A1*(~A2)*A6*A5*(~A3))+(A1*(~A2)*(~A6)*A4*A5*(~A3))+(A1*(~A2)*(~A6)*(~A4)*(~A3))+((~A1)*A2*A6*(~A3))+((~A1)*A2*(~A6)*A4*A5*(~A3))+((~A1)*A2*(~A6)*(~A4)*(~A3))+((~A1)*(~A2)*A5*(~A3)) , 
NAME: SLICE_X40Y9/B6LUT, 
TYPE: LUT6, 

SLICE_X43Y9/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2) , 
NAME: SLICE_X43Y9/D6LUT, 
TYPE: LUT6, 

SLICE_X37Y8/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*(~A3)*A1*A2*(~A5))) , 
NAME: SLICE_X37Y8/A6LUT, 
TYPE: LUT6, 

SLICE_X37Y12/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A5*(~A1))+(A4*A2*(~A5)*A6*A3*(~A1))+(A4*A2*(~A5)*(~A6)*(~A1))+(A4*(~A2)*A5*A3*(~A1))+(A4*(~A2)*(~A5)*A6*A3*(~A1))+(A4*(~A2)*(~A5)*(~A6)*(~A1))+((~A4)*A2*A5*(~A1))+((~A4)*A2*(~A5)*A6*A3*(~A1))+((~A4)*A2*(~A5)*(~A6)*(~A1))+((~A4)*(~A2)*A3*(~A1)) , 
NAME: SLICE_X37Y12/C6LUT, 
TYPE: LUT6, 

SLICE_X36Y12/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1) , 
NAME: SLICE_X36Y12/D6LUT, 
TYPE: LUT6, 

SLICE_X37Y10/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A2*A4*A3*(~A5))) , 
NAME: SLICE_X37Y10/A6LUT, 
TYPE: LUT6, 

SLICE_X41Y11/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A5*(~A3))+(A4*A2*(~A5)*A6*A1*(~A3))+(A4*A2*(~A5)*(~A6)*(~A3))+(A4*(~A2)*A5*A1*(~A3))+(A4*(~A2)*(~A5)*A6*A1*(~A3))+(A4*(~A2)*(~A5)*(~A6)*(~A3))+((~A4)*A2*A5*(~A3))+((~A4)*A2*(~A5)*A6*A1*(~A3))+((~A4)*A2*(~A5)*(~A6)*(~A3))+((~A4)*(~A2)*A1*(~A3)) , 
NAME: SLICE_X41Y11/B6LUT, 
TYPE: LUT6, 

SLICE_X41Y7/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2) , 
NAME: SLICE_X41Y7/D6LUT, 
TYPE: LUT6, 

SLICE_X37Y10/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A4*A3*(~A1)*(~A2))) , 
NAME: SLICE_X37Y10/B6LUT, 
TYPE: LUT6, 

SLICE_X40Y12/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A4*(~A1))+(A5*A2*(~A4)*A6*A3*(~A1))+(A5*A2*(~A4)*(~A6)*(~A1))+(A5*(~A2)*A4*A3*(~A1))+(A5*(~A2)*(~A4)*A6*A3*(~A1))+(A5*(~A2)*(~A4)*(~A6)*(~A1))+((~A5)*A2*A4*(~A1))+((~A5)*A2*(~A4)*A6*A3*(~A1))+((~A5)*A2*(~A4)*(~A6)*(~A1))+((~A5)*(~A2)*A3*(~A1)) , 
NAME: SLICE_X40Y12/C6LUT, 
TYPE: LUT6, 

SLICE_X44Y11/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4) , 
NAME: SLICE_X44Y11/B6LUT, 
TYPE: LUT6, 

SLICE_X40Y10/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A2*A1*A4*(~A3)) , 
NAME: SLICE_X40Y10/C5LUT, 
TYPE: LUT5, 

SLICE_X43Y10/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A4*(~A5))+(A1*A2*(~A4)*A3*A6*(~A5))+(A1*A2*(~A4)*(~A3)*(~A5))+(A1*(~A2)*A4*A6*(~A5))+(A1*(~A2)*(~A4)*A3*A6*(~A5))+(A1*(~A2)*(~A4)*(~A3)*(~A5))+((~A1)*A2*A4*(~A5))+((~A1)*A2*(~A4)*A3*A6*(~A5))+((~A1)*A2*(~A4)*(~A3)*(~A5))+((~A1)*(~A2)*A6*(~A5)) , 
NAME: SLICE_X43Y10/B6LUT, 
TYPE: LUT6, 

SLICE_X45Y9/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3)+(A1*(~A3)*(~A2))+((~A1)) , 
NAME: SLICE_X45Y9/B6LUT, 
TYPE: LUT6, 

SLICE_X44Y10/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1) , 
NAME: SLICE_X44Y10/D6LUT, 
TYPE: LUT6, 

SLICE_X40Y10/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A2*A1*A3*(~A4))) , 
NAME: SLICE_X40Y10/C6LUT, 
TYPE: LUT6, 

SLICE_X42Y10/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3)+(A6*(~A3)*A1*(~A5))+(A6*(~A3)*(~A1))+((~A6)*A4*A2*A3)+((~A6)*A4*A2*(~A3)*A1*(~A5))+((~A6)*A4*A2*(~A3)*(~A1)) , 
NAME: SLICE_X42Y10/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X42Y10/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*A4*A1*A2)+(A5*A3*A4*A1*(~A2)*(~A6))+(A5*A3*A4*(~A1))+(A5*A3*(~A4))+(A5*(~A3)*(~A4)*A1*(~A2)*A6)+((~A5)*A3*A4*A1*A2)+((~A5)*A3*A4*A1*(~A2)*(~A6))+((~A5)*A3*A4*(~A1))+((~A5)*A3*(~A4)) , 
NAME: SLICE_X42Y10/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X40Y7/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*(~A1))+(A2*(~A3))+((~A2)) , 
NAME: SLICE_X40Y7/A6LUT, 
TYPE: LUT6, 

SLICE_X42Y8/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A1)*(~A4)*A3*(~A6)) , 
NAME: SLICE_X42Y8/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X32Y6/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*(~A6))+(A1*A2*(~A3)*A5*A4*(~A6))+(A1*A2*(~A3)*(~A5)*(~A6))+(A1*(~A2)*A3*A4*(~A6))+(A1*(~A2)*(~A3)*A5*A4*(~A6))+(A1*(~A2)*(~A3)*(~A5)*(~A6))+((~A1)*A2*A3*(~A6))+((~A1)*A2*(~A3)*A5*A4*(~A6))+((~A1)*A2*(~A3)*(~A5)*(~A6))+((~A1)*(~A2)*A4*(~A6)) , 
NAME: SLICE_X32Y6/C6LUT, 
TYPE: LUT6, 

SLICE_X31Y4/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3) , 
NAME: SLICE_X31Y4/B6LUT, 
TYPE: LUT6, 

SLICE_X37Y8/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*(~A4)*(~A1)*A2*(~A5)) , 
NAME: SLICE_X37Y8/A5LUT, 
TYPE: LUT5, 

SLICE_X36Y7/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A6*(~A3))+(A4*A2*(~A6)*A5*A1*(~A3))+(A4*A2*(~A6)*(~A5)*(~A3))+(A4*(~A2)*A6*A1*(~A3))+(A4*(~A2)*(~A6)*A5*A1*(~A3))+(A4*(~A2)*(~A6)*(~A5)*(~A3))+((~A4)*A2*A6*(~A3))+((~A4)*A2*(~A6)*A5*A1*(~A3))+((~A4)*A2*(~A6)*(~A5)*(~A3))+((~A4)*(~A2)*A1*(~A3)) , 
NAME: SLICE_X36Y7/B6LUT, 
TYPE: LUT6, 

SLICE_X41Y5/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4) , 
NAME: SLICE_X41Y5/C6LUT, 
TYPE: LUT6, 

SLICE_X37Y8/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*(~A3)*(~A1)*A2*(~A5))) , 
NAME: SLICE_X37Y8/B6LUT, 
TYPE: LUT6, 

SLICE_X39Y6/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A1*(~A3))+(A6*A2*(~A1)*A5*A4*(~A3))+(A6*A2*(~A1)*(~A5)*(~A3))+(A6*(~A2)*A1*A4*(~A3))+(A6*(~A2)*(~A1)*A5*A4*(~A3))+(A6*(~A2)*(~A1)*(~A5)*(~A3))+((~A6)*A2*A1*(~A3))+((~A6)*A2*(~A1)*A5*A4*(~A3))+((~A6)*A2*(~A1)*(~A5)*(~A3))+((~A6)*(~A2)*A4*(~A3)) , 
NAME: SLICE_X39Y6/C6LUT, 
TYPE: LUT6, 

SLICE_X41Y5/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3) , 
NAME: SLICE_X41Y5/D6LUT, 
TYPE: LUT6, 

SLICE_X37Y9/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A4*(~A5)*A1*(~A2)) , 
NAME: SLICE_X37Y9/C5LUT, 
TYPE: LUT5, 

SLICE_X38Y6/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5*(~A6))+(A1*A2*(~A5)*A3*A4*(~A6))+(A1*A2*(~A5)*(~A3)*(~A6))+(A1*(~A2)*A5*A4*(~A6))+(A1*(~A2)*(~A5)*A3*A4*(~A6))+(A1*(~A2)*(~A5)*(~A3)*(~A6))+((~A1)*A2*A5*(~A6))+((~A1)*A2*(~A5)*A3*A4*(~A6))+((~A1)*A2*(~A5)*(~A3)*(~A6))+((~A1)*(~A2)*A4*(~A6)) , 
NAME: SLICE_X38Y6/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X38Y5/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6) , 
NAME: SLICE_X38Y5/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X37Y8/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A5)*(~A4)*A1*(~A3)*A2) , 
NAME: SLICE_X37Y8/C5LUT, 
TYPE: LUT5, 

SLICE_X30Y7/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*(~A4))+(A1*A2*(~A3)*A6*A5*(~A4))+(A1*A2*(~A3)*(~A6)*(~A4))+(A1*(~A2)*A3*A5*(~A4))+(A1*(~A2)*(~A3)*A6*A5*(~A4))+(A1*(~A2)*(~A3)*(~A6)*(~A4))+((~A1)*A2*A3*(~A4))+((~A1)*A2*(~A3)*A6*A5*(~A4))+((~A1)*A2*(~A3)*(~A6)*(~A4))+((~A1)*(~A2)*A5*(~A4)) , 
NAME: SLICE_X30Y7/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X27Y7/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3) , 
NAME: SLICE_X27Y7/B6LUT, 
TYPE: LUT6, 

SLICE_X37Y8/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*(~A5)*A1*(~A3)*A2)) , 
NAME: SLICE_X37Y8/C6LUT, 
TYPE: LUT6, 

SLICE_X32Y11/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A6*(~A3))+(A1*A2*(~A6)*A4*A5*(~A3))+(A1*A2*(~A6)*(~A4)*(~A3))+(A1*(~A2)*A6*A5*(~A3))+(A1*(~A2)*(~A6)*A4*A5*(~A3))+(A1*(~A2)*(~A6)*(~A4)*(~A3))+((~A1)*A2*A6*(~A3))+((~A1)*A2*(~A6)*A4*A5*(~A3))+((~A1)*A2*(~A6)*(~A4)*(~A3))+((~A1)*(~A2)*A5*(~A3)) , 
NAME: SLICE_X32Y11/C6LUT, 
TYPE: LUT6, 

SLICE_X27Y11/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3) , 
NAME: SLICE_X27Y11/B6LUT, 
TYPE: LUT6, 

SLICE_X37Y8/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*(~A3)*A5*(~A1)*A2) , 
NAME: SLICE_X37Y8/B5LUT, 
TYPE: LUT5, 

SLICE_X34Y13/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A2*(~A4))+(A6*A3*(~A2)*A1*A5*(~A4))+(A6*A3*(~A2)*(~A1)*(~A4))+(A6*(~A3)*A2*A5*(~A4))+(A6*(~A3)*(~A2)*A1*A5*(~A4))+(A6*(~A3)*(~A2)*(~A1)*(~A4))+((~A6)*A3*A2*(~A4))+((~A6)*A3*(~A2)*A1*A5*(~A4))+((~A6)*A3*(~A2)*(~A1)*(~A4))+((~A6)*(~A3)*A5*(~A4)) , 
NAME: SLICE_X34Y13/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X34Y14/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6) , 
NAME: SLICE_X34Y14/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X37Y10/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A2*A5*(~A4)*A3) , 
NAME: SLICE_X37Y10/A5LUT, 
TYPE: LUT5, 

SLICE_X35Y10/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A3*(~A6))+(A4*A2*(~A3)*A5*A1*(~A6))+(A4*A2*(~A3)*(~A5)*(~A6))+(A4*(~A2)*A3*A1*(~A6))+(A4*(~A2)*(~A3)*A5*A1*(~A6))+(A4*(~A2)*(~A3)*(~A5)*(~A6))+((~A4)*A2*A3*(~A6))+((~A4)*A2*(~A3)*A5*A1*(~A6))+((~A4)*A2*(~A3)*(~A5)*(~A6))+((~A4)*(~A2)*A1*(~A6)) , 
NAME: SLICE_X35Y10/B6LUT, 
TYPE: LUT6, 

SLICE_X30Y12/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2) , 
NAME: SLICE_X30Y12/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X37Y10/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A1)*(~A2)*A4*A3*(~A5)) , 
NAME: SLICE_X37Y10/B5LUT, 
TYPE: LUT5, 

SLICE_X30Y11/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*A2*(~A1))+(A5*A3*(~A2)*A4*A6*(~A1))+(A5*A3*(~A2)*(~A4)*(~A1))+(A5*(~A3)*A2*A6*(~A1))+(A5*(~A3)*(~A2)*A4*A6*(~A1))+(A5*(~A3)*(~A2)*(~A4)*(~A1))+((~A5)*A3*A2*(~A1))+((~A5)*A3*(~A2)*A4*A6*(~A1))+((~A5)*A3*(~A2)*(~A4)*(~A1))+((~A5)*(~A3)*A6*(~A1)) , 
NAME: SLICE_X30Y11/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X27Y10/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5) , 
NAME: SLICE_X27Y10/B6LUT, 
TYPE: LUT6, 

SLICE_X37Y9/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*(~A3)*A5*A1*(~A2))) , 
NAME: SLICE_X37Y9/C6LUT, 
TYPE: LUT6, 

SLICE_X39Y4/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)*(~A4)*(~A6)*(~A5)*(~A1)*(~A3)) , 
NAME: SLICE_X39Y4/A6LUT, 
TYPE: LUT6, 

SLICE_X42Y7/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)*(~A4)*A6*(~A1)*(~A3)) , 
NAME: SLICE_X42Y7/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X42Y6/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A3*A2*A1)+(A5*A3*A2*(~A1)*A4)+(A5*A3*(~A2))+(A5*(~A3))+((~A5)) , 
NAME: SLICE_X42Y6/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X41Y4/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)*A2*A4*(~A1)*A5) , 
NAME: SLICE_X41Y4/C6LUT, 
TYPE: LUT6, 

SLICE_X41Y4/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A1)*(~A2)*(~A3)) , 
NAME: SLICE_X41Y4/A5LUT, 
TYPE: LUT5, 

SLICE_X41Y4/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)*(~A2)*(~A3)*A5*(~A1)) , 
NAME: SLICE_X41Y4/D6LUT, 
TYPE: LUT6, 

SLICE_X41Y4/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3)+((~A3)*A1*A2)+((~A3)*(~A1))) , 
NAME: SLICE_X41Y4/A6LUT, 
TYPE: LUT6, 

SLICE_X41Y6/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*(~A2)*(~A1)*(~A6)*A3) , 
NAME: SLICE_X41Y6/D6LUT, 
TYPE: LUT6, 

SLICE_X43Y9/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A5)*A3*A2)+(A6*(~A5)*A3*(~A2)*A4)+(A6*(~A5)*(~A3)*(~A1)*A2)+(A6*(~A5)*(~A3)*(~A1)*(~A2)*A4) , 
NAME: SLICE_X43Y9/A6LUT, 
TYPE: LUT6, 

SLICE_X43Y9/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A6*A5*A3)+(A2*A4*(~A6)*A5)+(A2*A4*(~A6)*(~A5)*(~A3))+(A2*(~A4)*A6*A5)+(A2*(~A4)*(~A6)*A5*A3)+((~A2)*A1)+((~A2)*(~A1)*A4*A6*A5*A3)+((~A2)*(~A1)*A4*(~A6)*A5)+((~A2)*(~A1)*A4*(~A6)*(~A5)*(~A3))+((~A2)*(~A1)*(~A4)*A6*A5)+((~A2)*(~A1)*(~A4)*(~A6)*A5*A3) , 
NAME: SLICE_X43Y9/C6LUT, 
TYPE: LUT6, 

SLICE_X42Y9/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A5)*A6)+((~A1)*A2*A3*(~A5)*A6)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4))+((~A1)*(~A2)*(~A5)*A6) , 
NAME: SLICE_X42Y9/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X36Y9/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A4)+(A1*(~A4)*A3*A2*A5)+(A1*(~A4)*A3*(~A2))+(A1*(~A4)*(~A3))+((~A1))) , 
NAME: SLICE_X36Y9/B6LUT, 
TYPE: LUT6, 

SLICE_X41Y9/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3)+((~A3)*A5*(~A2))+((~A3)*(~A5))) , 
NAME: SLICE_X41Y9/B6LUT, 
TYPE: LUT6, 

SLICE_X36Y12/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A2)*A5*A3)+(A4*(~A2)*A5*(~A3)*A6)+(A4*(~A2)*(~A5)*(~A1)*A3)+(A4*(~A2)*(~A5)*(~A1)*(~A3)*A6) , 
NAME: SLICE_X36Y12/A6LUT, 
TYPE: LUT6, 

SLICE_X36Y12/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*A4*A1*A6)+(A3*A5*(~A4)*A1)+(A3*A5*(~A4)*(~A1)*(~A6))+(A3*(~A5)*A4*A1)+(A3*(~A5)*(~A4)*A1*A6)+((~A3)*A2)+((~A3)*(~A2)*A5*A4*A1*A6)+((~A3)*(~A2)*A5*(~A4)*A1)+((~A3)*(~A2)*A5*(~A4)*(~A1)*(~A6))+((~A3)*(~A2)*(~A5)*A4*A1)+((~A3)*(~A2)*(~A5)*(~A4)*A1*A6) , 
NAME: SLICE_X36Y12/B6LUT, 
TYPE: LUT6, 

SLICE_X37Y11/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A2)*A1)+((~A6)*A3*A5*A4*(~A2)*A1)+((~A6)*A3*A5*(~A4))+((~A6)*A3*(~A5)*(~A2)*A1)+((~A6)*(~A3)*(~A2)*A1) , 
NAME: SLICE_X37Y11/C6LUT, 
TYPE: LUT6, 

SLICE_X36Y10/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A2*A3*A5*A4)+(A1*A2*A3*(~A5))+(A1*A2*(~A3))+(A1*(~A2))+((~A1))) , 
NAME: SLICE_X36Y10/A6LUT, 
TYPE: LUT6, 

SLICE_X35Y10/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4)+((~A4)*A5*(~A1))+((~A4)*(~A5)) , 
NAME: SLICE_X35Y10/A5LUT, 
TYPE: LUT5, 

SLICE_X41Y10/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A1)*A3*A5)+(A4*(~A1)*A3*(~A5)*(~A2))+(A4*(~A1)*(~A3)*A6*A5)+(A4*(~A1)*(~A3)*A6*(~A5)*(~A2)) , 
NAME: SLICE_X41Y10/B6LUT, 
TYPE: LUT6, 

SLICE_X41Y10/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A3*A4*A2)+(A5*A1*(~A3)*A4)+(A5*A1*(~A3)*(~A4)*(~A2))+(A5*(~A1)*A3*A4)+(A5*(~A1)*(~A3)*A4*A2)+((~A5)*A6)+((~A5)*(~A6)*A1*A3*A4*A2)+((~A5)*(~A6)*A1*(~A3)*A4)+((~A5)*(~A6)*A1*(~A3)*(~A4)*(~A2))+((~A5)*(~A6)*(~A1)*A3*A4)+((~A5)*(~A6)*(~A1)*(~A3)*A4*A2) , 
NAME: SLICE_X41Y10/D6LUT, 
TYPE: LUT6, 

SLICE_X41Y11/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A3)*A5)+((~A6)*A1*(~A3)*A5)+((~A6)*(~A1)*A2*(~A3)*A5)+((~A6)*(~A1)*(~A2)*A4*(~A3)*A5)+((~A6)*(~A1)*(~A2)*(~A4)) , 
NAME: SLICE_X41Y11/D6LUT, 
TYPE: LUT6, 

SLICE_X40Y9/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A4*A1*A3)+(A5*A4*A1*(~A3)*A2)+(A5*A4*(~A1))+(A5*(~A4))+((~A5)) , 
NAME: SLICE_X40Y9/C5LUT, 
TYPE: LUT5, 

SLICE_X41Y11/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A3)*A2*A4)+(A6*(~A3)*A2*(~A4)*(~A1))+(A6*(~A3)*(~A2)*A5*A4)+(A6*(~A3)*(~A2)*A5*(~A4)*(~A1)) , 
NAME: SLICE_X41Y11/C6LUT, 
TYPE: LUT6, 

SLICE_X44Y11/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A3*A6*A1)+(A4*A5*(~A3)*A6)+(A4*A5*(~A3)*(~A6)*(~A1))+(A4*(~A5)*A3*A6)+(A4*(~A5)*(~A3)*A6*A1)+((~A4)*A2)+((~A4)*(~A2)*A5*A3*A6*A1)+((~A4)*(~A2)*A5*(~A3)*A6)+((~A4)*(~A2)*A5*(~A3)*(~A6)*(~A1))+((~A4)*(~A2)*(~A5)*A3*A6)+((~A4)*(~A2)*(~A5)*(~A3)*A6*A1) , 
NAME: SLICE_X44Y11/A6LUT, 
TYPE: LUT6, 

SLICE_X40Y11/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A1)*A6)+((~A5)*A2*(~A1)*A6)+((~A5)*(~A2)*A4*A3*(~A1)*A6)+((~A5)*(~A2)*A4*(~A3))+((~A5)*(~A2)*(~A4)*(~A1)*A6) , 
NAME: SLICE_X40Y11/B6LUT, 
TYPE: LUT6, 

SLICE_X41Y7/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A2*A4*A1*A5)+(A3*A2*A4*(~A1))+(A3*A2*(~A4))+(A3*(~A2))+((~A3))) , 
NAME: SLICE_X41Y7/A6LUT, 
TYPE: LUT6, 

SLICE_X45Y11/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A4)*A5*A2)+(A1*(~A4)*A5*(~A2)*A6)+(A1*(~A4)*(~A5)*(~A3)*A2)+(A1*(~A4)*(~A5)*(~A3)*(~A2)*A6) , 
NAME: SLICE_X45Y11/A6LUT, 
TYPE: LUT6, 

SLICE_X45Y11/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A4*A2*A5)+(A3*A6*(~A4)*A2)+(A3*A6*(~A4)*(~A2)*(~A5))+(A3*(~A6)*A4*A2)+(A3*(~A6)*(~A4)*A2*A5)+((~A3)*A1)+((~A3)*(~A1)*A6*A4*A2*A5)+((~A3)*(~A1)*A6*(~A4)*A2)+((~A3)*(~A1)*A6*(~A4)*(~A2)*(~A5))+((~A3)*(~A1)*(~A6)*A4*A2)+((~A3)*(~A1)*(~A6)*(~A4)*A2*A5) , 
NAME: SLICE_X45Y11/D6LUT, 
TYPE: LUT6, 

SLICE_X43Y11/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A5)*A2)+((~A1)*A3*(~A5)*A2)+((~A1)*(~A3)*A6*A4*(~A5)*A2)+((~A1)*(~A3)*A6*(~A4))+((~A1)*(~A3)*(~A6)*(~A5)*A2) , 
NAME: SLICE_X43Y11/C6LUT, 
TYPE: LUT6, 

SLICE_X36Y10/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A5*A3*A1*A2)+(A4*A5*A3*(~A1))+(A4*A5*(~A3))+(A4*(~A5))+((~A4))) , 
NAME: SLICE_X36Y10/B6LUT, 
TYPE: LUT6, 

SLICE_X42Y11/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A6)*A5*A3)+(A1*(~A6)*A5*(~A3)*(~A2))+(A1*(~A6)*(~A5)*(~A4)*A3)+(A1*(~A6)*(~A5)*(~A4)*(~A3)*(~A2)) , 
NAME: SLICE_X42Y11/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X42Y11/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A2*A3*A4)+(A1*A6*(~A2)*A3)+(A1*A6*(~A2)*(~A3)*(~A4))+(A1*(~A6)*A2*A3)+(A1*(~A6)*(~A2)*A3*A4)+((~A1)*A5)+((~A1)*(~A5)*A6*A2*A3*A4)+((~A1)*(~A5)*A6*(~A2)*A3)+((~A1)*(~A5)*A6*(~A2)*(~A3)*(~A4))+((~A1)*(~A5)*(~A6)*A2*A3)+((~A1)*(~A5)*(~A6)*(~A2)*A3*A4) , 
NAME: SLICE_X42Y11/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X42Y10/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A6)*(~A5))+((~A3)*A4*A2*A1*(~A6)*(~A5))+((~A3)*A4*A2*(~A1))+((~A3)*A4*(~A2)*(~A6)*(~A5))+((~A3)*(~A4)*(~A6)*(~A5)) , 
NAME: SLICE_X42Y10/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X38Y10/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A5*A3*A1*A2)) , 
NAME: SLICE_X38Y10/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X38Y4/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A3)+(A1*(~A3)*A2)+(A1*(~A3)*(~A2)*A5)+(A1*(~A3)*(~A2)*(~A5)*A4)+((~A1)) , 
NAME: SLICE_X38Y4/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X36Y10/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A3*A5*A2*(~A1))+(A4*A3*A5*(~A2))+(A4*A3*(~A5))+(A4*(~A3))+((~A4)) , 
NAME: SLICE_X36Y10/C5LUT, 
TYPE: LUT5, 

SLICE_X32Y4/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A6)*A1*A3)+(A5*(~A6)*A1*(~A3)*(~A4))+(A5*(~A6)*(~A1)*A2*A3)+(A5*(~A6)*(~A1)*A2*(~A3)*(~A4)) , 
NAME: SLICE_X32Y4/A6LUT, 
TYPE: LUT6, 

SLICE_X31Y4/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*A2*A4*A6)+(A3*A5*(~A2)*A4)+(A3*A5*(~A2)*(~A4)*(~A6))+(A3*(~A5)*A2*A4)+(A3*(~A5)*(~A2)*A4*A6)+((~A3)*A1)+((~A3)*(~A1)*A5*A2*A4*A6)+((~A3)*(~A1)*A5*(~A2)*A4)+((~A3)*(~A1)*A5*(~A2)*(~A4)*(~A6))+((~A3)*(~A1)*(~A5)*A2*A4)+((~A3)*(~A1)*(~A5)*(~A2)*A4*A6) , 
NAME: SLICE_X31Y4/A6LUT, 
TYPE: LUT6, 

SLICE_X33Y7/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A1)*A6)+((~A5)*A4*A2*(~A1)*A6)+((~A5)*A4*(~A2)*A3*(~A1)*A6)+((~A5)*A4*(~A2)*(~A3))+((~A5)*(~A4)*(~A1)*A6) , 
NAME: SLICE_X33Y7/C6LUT, 
TYPE: LUT6, 

SLICE_X34Y7/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A1)+(A4*(~A1)*A2)+(A4*(~A1)*(~A2)*A3*A5)+(A4*(~A1)*(~A2)*(~A3))+((~A4)) , 
NAME: SLICE_X34Y7/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X41Y6/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A2)*A3*A6)+(A4*(~A2)*A3*(~A6)*A1)+(A4*(~A2)*(~A3)*(~A5)*A6)+(A4*(~A2)*(~A3)*(~A5)*(~A6)*A1) , 
NAME: SLICE_X41Y6/B6LUT, 
TYPE: LUT6, 

SLICE_X41Y5/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5*A3*A1*A4)+(A6*A5*(~A3)*A1)+(A6*A5*(~A3)*(~A1)*(~A4))+(A6*(~A5)*A3*A1)+(A6*(~A5)*(~A3)*A1*A4)+((~A6)*A2)+((~A6)*(~A2)*A5*A3*A1*A4)+((~A6)*(~A2)*A5*(~A3)*A1)+((~A6)*(~A2)*A5*(~A3)*(~A1)*(~A4))+((~A6)*(~A2)*(~A5)*A3*A1)+((~A6)*(~A2)*(~A5)*(~A3)*A1*A4) , 
NAME: SLICE_X41Y5/A6LUT, 
TYPE: LUT6, 

SLICE_X37Y7/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A6)*A3)+((~A1)*A2*A4*(~A6)*A3)+((~A1)*A2*(~A4)*A5*(~A6)*A3)+((~A1)*A2*(~A4)*(~A5))+((~A1)*(~A2)*(~A6)*A3) , 
NAME: SLICE_X37Y7/C6LUT, 
TYPE: LUT6, 

SLICE_X41Y7/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A1)+(A5*(~A1)*A2)+(A5*(~A1)*(~A2)*A4*A3)+(A5*(~A1)*(~A2)*(~A4))+((~A5)) , 
NAME: SLICE_X41Y7/A5LUT, 
TYPE: LUT5, 

SLICE_X41Y8/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A5)*A2*A6)+(A3*(~A5)*A2*(~A6)*A1)+(A3*(~A5)*(~A2)*(~A4)*A6)+(A3*(~A5)*(~A2)*(~A4)*(~A6)*A1) , 
NAME: SLICE_X41Y8/B6LUT, 
TYPE: LUT6, 

SLICE_X41Y5/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A3*A1*A5)+(A2*A4*(~A3)*A1)+(A2*A4*(~A3)*(~A1)*(~A5))+(A2*(~A4)*A3*A1)+(A2*(~A4)*(~A3)*A1*A5)+((~A2)*A6)+((~A2)*(~A6)*A4*A3*A1*A5)+((~A2)*(~A6)*A4*(~A3)*A1)+((~A2)*(~A6)*A4*(~A3)*(~A1)*(~A5))+((~A2)*(~A6)*(~A4)*A3*A1)+((~A2)*(~A6)*(~A4)*(~A3)*A1*A5) , 
NAME: SLICE_X41Y5/B6LUT, 
TYPE: LUT6, 

SLICE_X39Y7/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A1)*A2)+((~A5)*A4*A3*A6*(~A1)*A2)+((~A5)*A4*A3*(~A6))+((~A5)*A4*(~A3)*(~A1)*A2)+((~A5)*(~A4)*(~A1)*A2) , 
NAME: SLICE_X39Y7/C6LUT, 
TYPE: LUT6, 

SLICE_X40Y9/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A2*A4)+(A3*A2*(~A4)*A1*A5)+(A3*A2*(~A4)*(~A1))+(A3*(~A2))+((~A3))) , 
NAME: SLICE_X40Y9/C6LUT, 
TYPE: LUT6, 

SLICE_X38Y10/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4)+((~A4)*A2*A1)+((~A4)*(~A2))) , 
NAME: SLICE_X38Y10/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X38Y8/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A6)*A1*A5)+(A3*(~A6)*A1*(~A5)*(~A2))+(A3*(~A6)*(~A1)*(~A4)*A5)+(A3*(~A6)*(~A1)*(~A4)*(~A5)*(~A2)) , 
NAME: SLICE_X38Y8/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X38Y5/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A2*A5*A3)+(A4*A1*(~A2)*A5)+(A4*A1*(~A2)*(~A5)*(~A3))+(A4*(~A1)*A2*A5)+(A4*(~A1)*(~A2)*A5*A3)+((~A4)*A6)+((~A4)*(~A6)*A1*A2*A5*A3)+((~A4)*(~A6)*A1*(~A2)*A5)+((~A4)*(~A6)*A1*(~A2)*(~A5)*(~A3))+((~A4)*(~A6)*(~A1)*A2*A5)+((~A4)*(~A6)*(~A1)*(~A2)*A5*A3) , 
NAME: SLICE_X38Y5/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X38Y8/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A6)*(~A1))+((~A5)*A3*(~A6)*(~A1))+((~A5)*(~A3)*A2*(~A6)*(~A1))+((~A5)*(~A3)*(~A2)*A4*(~A6)*(~A1))+((~A5)*(~A3)*(~A2)*(~A4)) , 
NAME: SLICE_X38Y8/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X38Y8/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2)+(A6*(~A2)*A5*A4)+(A6*(~A2)*A5*(~A4)*A1)+(A6*(~A2)*(~A5))+((~A6)) , 
NAME: SLICE_X38Y8/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X29Y8/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A1)*A5*A3)+(A4*(~A1)*A5*(~A3)*(~A2))+(A4*(~A1)*(~A5)*(~A6)*A3)+(A4*(~A1)*(~A5)*(~A6)*(~A3)*(~A2)) , 
NAME: SLICE_X29Y8/A6LUT, 
TYPE: LUT6, 

SLICE_X27Y7/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A6*A2*A4)+(A3*A1*(~A6)*A2)+(A3*A1*(~A6)*(~A2)*(~A4))+(A3*(~A1)*A6*A2)+(A3*(~A1)*(~A6)*A2*A4)+((~A3)*A5)+((~A3)*(~A5)*A1*A6*A2*A4)+((~A3)*(~A5)*A1*(~A6)*A2)+((~A3)*(~A5)*A1*(~A6)*(~A2)*(~A4))+((~A3)*(~A5)*(~A1)*A6*A2)+((~A3)*(~A5)*(~A1)*(~A6)*A2*A4) , 
NAME: SLICE_X27Y7/A6LUT, 
TYPE: LUT6, 

SLICE_X34Y8/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A1)*(~A5))+((~A6)*A3*A4*(~A1)*(~A5))+((~A6)*A3*(~A4)*A2*(~A1)*(~A5))+((~A6)*A3*(~A4)*(~A2))+((~A6)*(~A3)*(~A1)*(~A5)) , 
NAME: SLICE_X34Y8/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X36Y10/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A1)+(A2*(~A1)*A4*A5)+(A2*(~A1)*A4*(~A5)*(~A3))+(A2*(~A1)*(~A4))+((~A2)) , 
NAME: SLICE_X36Y10/B5LUT, 
TYPE: LUT5, 

SLICE_X32Y12/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A6)*A1*A3)+(A4*(~A6)*A1*(~A3)*(~A5))+(A4*(~A6)*(~A1)*A2*A3)+(A4*(~A6)*(~A1)*A2*(~A3)*(~A5)) , 
NAME: SLICE_X32Y12/B6LUT, 
TYPE: LUT6, 

SLICE_X27Y11/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*A2*A4*A1)+(A3*A5*(~A2)*A4)+(A3*A5*(~A2)*(~A4)*(~A1))+(A3*(~A5)*A2*A4)+(A3*(~A5)*(~A2)*A4*A1)+((~A3)*A6)+((~A3)*(~A6)*A5*A2*A4*A1)+((~A3)*(~A6)*A5*(~A2)*A4)+((~A3)*(~A6)*A5*(~A2)*(~A4)*(~A1))+((~A3)*(~A6)*(~A5)*A2*A4)+((~A3)*(~A6)*(~A5)*(~A2)*A4*A1) , 
NAME: SLICE_X27Y11/A6LUT, 
TYPE: LUT6, 

SLICE_X33Y11/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A3)*A5)+((~A1)*A2*A4*(~A3)*A5)+((~A1)*A2*(~A4)*A6*(~A3)*A5)+((~A1)*A2*(~A4)*(~A6))+((~A1)*(~A2)*(~A3)*A5) , 
NAME: SLICE_X33Y11/C6LUT, 
TYPE: LUT6, 

SLICE_X36Y9/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A4)+(A1*(~A4)*A5*A3)+(A1*(~A4)*A5*(~A3)*(~A2))+(A1*(~A4)*(~A5))+((~A1)) , 
NAME: SLICE_X36Y9/B5LUT, 
TYPE: LUT5, 

SLICE_X35Y8/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3)+(A1*(~A3)*(~A5))+((~A1)) , 
NAME: SLICE_X35Y8/D6LUT, 
TYPE: LUT6, 

SLICE_X34Y14/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A4)*A2*A3)+(A6*(~A4)*A2*(~A3)*(~A1))+(A6*(~A4)*(~A2)*A5*A3)+(A6*(~A4)*(~A2)*A5*(~A3)*(~A1)) , 
NAME: SLICE_X34Y14/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X34Y14/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*A5*A3*A2)+(A6*A4*(~A5)*A3)+(A6*A4*(~A5)*(~A3)*(~A2))+(A6*(~A4)*A5*A3)+(A6*(~A4)*(~A5)*A3*A2)+((~A6)*A1)+((~A6)*(~A1)*A4*A5*A3*A2)+((~A6)*(~A1)*A4*(~A5)*A3)+((~A6)*(~A1)*A4*(~A5)*(~A3)*(~A2))+((~A6)*(~A1)*(~A4)*A5*A3)+((~A6)*(~A1)*(~A4)*(~A5)*A3*A2) , 
NAME: SLICE_X34Y14/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X37Y10/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A6)*A4)+((~A1)*A5*A2*A3*(~A6)*A4)+((~A1)*A5*A2*(~A3))+((~A1)*A5*(~A2)*(~A6)*A4)+((~A1)*(~A5)*(~A6)*A4) , 
NAME: SLICE_X37Y10/D6LUT, 
TYPE: LUT6, 

SLICE_X36Y10/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A2*A4*A3)+(A1*A2*A4*(~A3)*(~A5))+(A1*A2*(~A4))+(A1*(~A2))+((~A1)) , 
NAME: SLICE_X36Y10/A5LUT, 
TYPE: LUT5, 

SLICE_X41Y9/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A2)+(A5*(~A2)*(~A3))+((~A5)) , 
NAME: SLICE_X41Y9/B5LUT, 
TYPE: LUT5, 

SLICE_X35Y12/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A4)*A5*A3)+(A6*(~A4)*A5*(~A3)*(~A2))+(A6*(~A4)*(~A5)*(~A1)*A3)+(A6*(~A4)*(~A5)*(~A1)*(~A3)*(~A2)) , 
NAME: SLICE_X35Y12/B6LUT, 
TYPE: LUT6, 

SLICE_X30Y12/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A5*A6*A3)+(A2*A4*(~A5)*A6)+(A2*A4*(~A5)*(~A6)*(~A3))+(A2*(~A4)*A5*A6)+(A2*(~A4)*(~A5)*A6*A3)+((~A2)*A1)+((~A2)*(~A1)*A4*A5*A6*A3)+((~A2)*(~A1)*A4*(~A5)*A6)+((~A2)*(~A1)*A4*(~A5)*(~A6)*(~A3))+((~A2)*(~A1)*(~A4)*A5*A6)+((~A2)*(~A1)*(~A4)*(~A5)*A6*A3) , 
NAME: SLICE_X30Y12/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X35Y11/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A4)*A2)+((~A3)*A1*(~A4)*A2)+((~A3)*(~A1)*A5*(~A4)*A2)+((~A3)*(~A1)*(~A5)*A6*(~A4)*A2)+((~A3)*(~A1)*(~A5)*(~A6)) , 
NAME: SLICE_X35Y11/B6LUT, 
TYPE: LUT6, 

SLICE_X36Y10/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A4)*(~A3)*A2*A1*(~A5))) , 
NAME: SLICE_X36Y10/C6LUT, 
TYPE: LUT6, 

SLICE_X30Y11/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A6)*A3*A4)+(A5*(~A6)*A3*(~A4)*(~A2))+(A5*(~A6)*(~A3)*(~A1)*A4)+(A5*(~A6)*(~A3)*(~A1)*(~A4)*(~A2)) , 
NAME: SLICE_X30Y11/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X27Y10/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A1*A2*A5)+(A4*A6*(~A1)*A2)+(A4*A6*(~A1)*(~A2)*(~A5))+(A4*(~A6)*A1*A2)+(A4*(~A6)*(~A1)*A2*A5)+((~A4)*A3)+((~A4)*(~A3)*A6*A1*A2*A5)+((~A4)*(~A3)*A6*(~A1)*A2)+((~A4)*(~A3)*A6*(~A1)*(~A2)*(~A5))+((~A4)*(~A3)*(~A6)*A1*A2)+((~A4)*(~A3)*(~A6)*(~A1)*A2*A5) , 
NAME: SLICE_X27Y10/A6LUT, 
TYPE: LUT6, 

SLICE_X34Y11/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A4)*(~A5))+((~A3)*A2*A1*(~A4)*(~A5))+((~A3)*A2*(~A1)*A6*(~A4)*(~A5))+((~A3)*A2*(~A1)*(~A6))+((~A3)*(~A2)*(~A4)*(~A5)) , 
NAME: SLICE_X34Y11/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X34Y7/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A1)+(A4*(~A1)*A2*A3*A5)+(A4*(~A1)*A2*(~A3))+(A4*(~A1)*(~A2))+((~A4))) , 
NAME: SLICE_X34Y7/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X33Y7/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A2)+(A6*A1*(~A2)*A3*A5)+(A6*A1*(~A2)*(~A3)*A4*A5)+(A6*A1*(~A2)*(~A3)*(~A4))+(A6*(~A1)*A2)+(A6*(~A1)*(~A2)*A3*A5)+(A6*(~A1)*(~A2)*(~A3)*A4*A5)+((~A6)*A1*(~A2)*A3*A5)+((~A6)*A1*(~A2)*(~A3)*A4*A5)+((~A6)*A1*(~A2)*(~A3)*(~A4))+((~A6)*(~A1)*(~A2)*A3*A5)+((~A6)*(~A1)*(~A2)*(~A3)*A4*A5) , 
NAME: SLICE_X33Y7/A6LUT, 
TYPE: LUT6, 

SLICE_X38Y14/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A1*A3*A4)+(A2*A6*(~A1)*A3)+(A2*(~A6)*A1*A3*A4)+(A2*(~A6)*(~A1)*A3*A4)+(A2*(~A6)*(~A1)*A3*(~A4)*(~A5))+((~A2)*A6*A1*A3*A4)+((~A2)*A6*(~A1)*A3)+((~A2)*(~A6)*A3*A4) , 
NAME: SLICE_X38Y14/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X32Y9/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*(~A5))+((~A4)*A1*(~A5))+((~A4)*(~A1)*A3*A6*(~A5))+((~A4)*(~A1)*(~A3)*A2*(~A5))+((~A4)*(~A1)*(~A3)*(~A2)*A6*(~A5)) , 
NAME: SLICE_X32Y9/A6LUT, 
TYPE: LUT6, 

SLICE_X27Y8/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*A2*A5)+((~A1)*(~A2)*A4*A5) , 
NAME: SLICE_X27Y8/B6LUT, 
TYPE: LUT6, 

SLICE_X32Y8/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*(~A4)*(~A6))+(A5*(~A3)*(~A4)*A6*(~A1))+(A5*(~A3)*(~A4)*(~A6))+((~A5)*A2*(~A4)*A6*(~A1))+((~A5)*A2*(~A4)*(~A6))+((~A5)*(~A2)*A3*(~A4)*(~A6))+((~A5)*(~A2)*(~A3)*(~A4)*A6*(~A1))+((~A5)*(~A2)*(~A3)*(~A4)*(~A6)) , 
NAME: SLICE_X32Y8/B6LUT, 
TYPE: LUT6, 

SLICE_X33Y7/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A1)*A2*A3)+((~A1)*(~A2)*A5*A3) , 
NAME: SLICE_X33Y7/B5LUT, 
TYPE: LUT5, 

SLICE_X32Y7/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A6)+((~A1)*(~A6)*A2)+((~A1)*(~A6)*(~A2)*(~A5)*(~A4)) , 
NAME: SLICE_X32Y7/C6LUT, 
TYPE: LUT6, 

SLICE_X32Y7/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3)+(A5*(~A3)*(~A1)*(~A2)*(~A4)*(~A6))+((~A5)*A3*A2)+((~A5)*A3*(~A2)*A4)+((~A5)*A3*(~A2)*(~A4)*A6) , 
NAME: SLICE_X32Y7/B6LUT, 
TYPE: LUT6, 

SLICE_X31Y11/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*A3)+(A5*A4*(~A3)*(~A2)*(~A6)*A1)+(A5*(~A4)*A3)+(A5*(~A4)*(~A3)*(~A2)*(~A6))+((~A5)*A3)+((~A5)*(~A3)*(~A2)*(~A6)*A1) , 
NAME: SLICE_X31Y11/B6LUT, 
TYPE: LUT6, 

SLICE_X35Y8/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A1*A5*A4)+(A3*A1*(~A5))+(A3*(~A1)*A2*A5*A4)+(A3*(~A1)*A2*(~A5))+(A3*(~A1)*(~A2)*A4)+((~A3)*A4)) , 
NAME: SLICE_X35Y8/A6LUT, 
TYPE: LUT6, 

SLICE_X32Y7/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A1)*(~A3))+((~A4)) , 
NAME: SLICE_X32Y7/D6LUT, 
TYPE: LUT6, 

SLICE_X36Y11/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2)+(A5*(~A2)*(~A6)*A1)+(A5*(~A2)*(~A6)*(~A1)*(~A4))+((~A5)*A3*A2)+((~A5)*A3*(~A2)*(~A6)*A1)+((~A5)*A3*(~A2)*(~A6)*(~A1)*(~A4))+((~A5)*(~A3)*A2)+((~A5)*(~A3)*(~A2)*(~A6)*A1) , 
NAME: SLICE_X36Y11/A6LUT, 
TYPE: LUT6, 

SLICE_X32Y8/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A6)+(A5*A1*(~A6)*(~A3)*A2)+(A5*A1*(~A6)*(~A3)*(~A2)*(~A4))+(A5*(~A1)*(~A3)*A2)+(A5*(~A1)*(~A3)*(~A2)*(~A4))+((~A5)*A6)+((~A5)*(~A6)*(~A3)*A2)+((~A5)*(~A6)*(~A3)*(~A2)*(~A4)) , 
NAME: SLICE_X32Y8/A6LUT, 
TYPE: LUT6, 

SLICE_X39Y11/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A2*A4*(~A1))+(A3*(~A2)*A5*A4*(~A1))+(A3*(~A2)*(~A5)*(~A1))+((~A3)*(~A1))) , 
NAME: SLICE_X39Y11/A6LUT, 
TYPE: LUT6, 

SLICE_X28Y11/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A5)*A1*A2)+((~A5)*(~A1)*A3*A2) , 
NAME: SLICE_X28Y11/A5LUT, 
TYPE: LUT5, 

SLICE_X37Y14/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*(~A1)*(~A4))+((~A3))) , 
NAME: SLICE_X37Y14/A6LUT, 
TYPE: LUT6, 

SLICE_X37Y11/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A2*A3)+(A4*A2*(~A3)*A1)+(A4*(~A2)*A5*A3)+(A4*(~A2)*A5*(~A3)*A1)+(A4*(~A2)*(~A5)*A1)+((~A4)*A1)) , 
NAME: SLICE_X37Y11/A6LUT, 
TYPE: LUT6, 

SLICE_X39Y11/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A1*(~A4)*(~A2)*(~A5))+(A3*(~A1)*(~A5))+((~A3)*(~A5))) , 
NAME: SLICE_X39Y11/B6LUT, 
TYPE: LUT6, 

SLICE_X32Y9/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A5)+(A4*A3*(~A5)*(~A6))+(A4*(~A3)*A5*A6)+((~A4)*A1*A5)+((~A4)*A1*(~A5)*(~A6))+((~A4)*(~A1)*A3*A5)+((~A4)*(~A1)*A3*(~A5)*(~A6))+((~A4)*(~A1)*(~A3)*A5*A6) , 
NAME: SLICE_X32Y9/D6LUT, 
TYPE: LUT6, 

SLICE_X32Y8/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A5)+(A3*A1*(~A5)*A4*A2)+(A3*A1*(~A5)*(~A4))+(A3*(~A1))+((~A3)*A5)+((~A3)*(~A5)*A4*A2)+((~A3)*(~A5)*(~A4)) , 
NAME: SLICE_X32Y8/C6LUT, 
TYPE: LUT6, 

SLICE_X32Y11/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A3)+(A2*A1*(~A3)*(~A5))+((~A2)*A1*A3)+((~A2)*A1*(~A3)*(~A5))+((~A2)*(~A1)*(~A6)*(~A4)) , 
NAME: SLICE_X32Y11/D6LUT, 
TYPE: LUT6, 

SLICE_X32Y10/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*(~A5)*(~A1))+((~A4))) , 
NAME: SLICE_X32Y10/A6LUT, 
TYPE: LUT6, 

SLICE_X31Y12/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A2*A4)+(A5*(~A2)*A1*A4) , 
NAME: SLICE_X31Y12/A5LUT, 
TYPE: LUT5, 

SLICE_X37Y11/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A5*(~A6))+(A4*A3*(~A5))+(A4*(~A3)*(~A6))+((~A4)*A1*A5*(~A6))+((~A4)*A1*(~A5))+((~A4)*(~A1)*A3*A5*(~A6))+((~A4)*(~A1)*A3*(~A5))+((~A4)*(~A1)*(~A3)*(~A6)) , 
NAME: SLICE_X37Y11/D6LUT, 
TYPE: LUT6, 

SLICE_X33Y11/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A5)*A1*A2*A3)+((~A5)*A1*(~A2)*A4*A3)+((~A5)*A1*(~A2)*(~A4))+((~A5)*(~A1))) , 
NAME: SLICE_X33Y11/A6LUT, 
TYPE: LUT6, 

SLICE_X37Y11/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A1*A3*(~A2))+(A5*(~A1)*A4*A3*(~A2))+(A5*(~A1)*(~A4)*(~A2))+((~A5)*(~A2))) , 
NAME: SLICE_X37Y11/B6LUT, 
TYPE: LUT6, 

SLICE_X33Y8/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*(~A4)*A2*(~A6))+(A1*(~A5)*A3)+(A1*(~A5)*(~A3)*(~A4)*A2*(~A6))+((~A1)*A3)+((~A1)*(~A3)*(~A4)*A2*(~A6)) , 
NAME: SLICE_X33Y8/A6LUT, 
TYPE: LUT6, 

SLICE_X37Y11/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A4*A5)+(A3*(~A4)*A1*A5) , 
NAME: SLICE_X37Y11/B5LUT, 
TYPE: LUT5, 

SLICE_X31Y12/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4)+((~A4)*A2)+((~A4)*(~A2)*A6)+((~A4)*(~A2)*(~A6)*A3*A5*A1)+((~A4)*(~A2)*(~A6)*A3*(~A5))+((~A4)*(~A2)*(~A6)*(~A3)*A1) , 
NAME: SLICE_X31Y12/D6LUT, 
TYPE: LUT6, 

SLICE_X39Y11/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A3)*A2*A1)+((~A3)*(~A2)*A4*A1) , 
NAME: SLICE_X39Y11/B5LUT, 
TYPE: LUT5, 

SLICE_X39Y11/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)*A1*A4)+((~A3)*(~A1)*A6*A4) , 
NAME: SLICE_X39Y11/D6LUT, 
TYPE: LUT6, 

SLICE_X42Y11/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A3)*A2*A4)+((~A3)*(~A2)*A1*A4) , 
NAME: SLICE_X42Y11/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X37Y11/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A3)*A5*A4)+((~A3)*(~A5)*A2*A4) , 
NAME: SLICE_X37Y11/A5LUT, 
TYPE: LUT5, 

SLICE_X37Y8/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A5)*A1*A3)+((~A5)*(~A1)*A4*A3) , 
NAME: SLICE_X37Y8/D5LUT, 
TYPE: LUT5, 

SLICE_X31Y12/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A5)*A2*A4)+((~A5)*(~A2)*A1*A4)) , 
NAME: SLICE_X31Y12/A6LUT, 
TYPE: LUT6, 

SLICE_X31Y8/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4)+((~A4)*A2*A3*(~A5))+((~A4)*A2*(~A3)*A1*(~A5))) , 
NAME: SLICE_X31Y8/A6LUT, 
TYPE: LUT6, 

SLICE_X35Y8/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*(~A1)*(~A2))+((~A3))) , 
NAME: SLICE_X35Y8/B6LUT, 
TYPE: LUT6, 

SLICE_X38Y14/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*A6*(~A3)*(~A2)) , 
NAME: SLICE_X38Y14/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X32Y12/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*(~A4)*(~A2))+((~A5))) , 
NAME: SLICE_X32Y12/C6LUT, 
TYPE: LUT6, 

SLICE_X32Y10/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A3)*A1*A4)+((~A3)*(~A1)*A5*A4) , 
NAME: SLICE_X32Y10/A5LUT, 
TYPE: LUT5, 

SLICE_X31Y8/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A5*A3*A4)+((~A1)*A5*A3*(~A4)*A6)+((~A1)*A5*(~A3)*A2*A4)+((~A1)*A5*(~A3)*A2*(~A4)*A6)+((~A1)*A5*(~A3)*(~A2)*A6)+((~A1)*(~A5)*A6) , 
NAME: SLICE_X31Y8/B6LUT, 
TYPE: LUT6, 

SLICE_X36Y11/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)*(~A6)*(~A5)*(~A2)*A3) , 
NAME: SLICE_X36Y11/D6LUT, 
TYPE: LUT6, 

SLICE_X32Y8/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4)+((~A4)*A1)+((~A4)*(~A1)*A6)+((~A4)*(~A1)*(~A6)*A3) , 
NAME: SLICE_X32Y8/D6LUT, 
TYPE: LUT6, 

SLICE_X33Y8/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2)+((~A2)*A4*A3)+((~A2)*A4*(~A3)*A1*A6)+((~A2)*A4*(~A3)*(~A1)*A5)+((~A2)*A4*(~A3)*(~A1)*(~A5)*A6)+((~A2)*(~A4)) , 
NAME: SLICE_X33Y8/C6LUT, 
TYPE: LUT6, 

SLICE_X39Y11/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A5*A3)+(A4*(~A5)*A2*A3) , 
NAME: SLICE_X39Y11/A5LUT, 
TYPE: LUT5, 

SLICE_X39Y14/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*(~A5))+(A2*(~A6))+((~A2)*A3*A6*(~A5))+((~A2)*A3*(~A6))+((~A2)*(~A3)) , 
NAME: SLICE_X39Y14/A6LUT, 
TYPE: LUT6, 

SLICE_X42Y11/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A2*A4)+(A3*(~A2)*A1*A4)) , 
NAME: SLICE_X42Y11/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X33Y8/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3)+((~A3)*(~A5)*A1) , 
NAME: SLICE_X33Y8/B6LUT, 
TYPE: LUT6, 

SLICE_X31Y11/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A5)*(~A6)*(~A4)*(~A3)*(~A2)*(~A1)) , 
NAME: SLICE_X31Y11/C6LUT, 
TYPE: LUT6, 

SLICE_X32Y7/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A1*A3)+(A4*(~A1)*A5*A3) , 
NAME: SLICE_X32Y7/A5LUT, 
TYPE: LUT5, 

SLICE_X32Y9/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A4)*(~A6)*(~A2)*(~A3)*(~A5)) , 
NAME: SLICE_X32Y9/B6LUT, 
TYPE: LUT6, 

SLICE_X31Y12/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A1)*A4*A5)+((~A1)*(~A4)*A2*A5) , 
NAME: SLICE_X31Y12/B5LUT, 
TYPE: LUT5, 

SLICE_X36Y11/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3)+((~A3)*A5)+((~A3)*(~A5)*A2)+((~A3)*(~A5)*(~A2)*A6)+((~A3)*(~A5)*(~A2)*(~A6)*A1)+((~A3)*(~A5)*(~A2)*(~A6)*(~A1)*A4) , 
NAME: SLICE_X36Y11/B6LUT, 
TYPE: LUT6, 

SLICE_X43Y11/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A4*A3)+(A2*(~A4)*A1*A3)) , 
NAME: SLICE_X43Y11/A6LUT, 
TYPE: LUT6, 

SLICE_X37Y14/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A2*A3)+(A4*(~A2)*A1*A3)) , 
NAME: SLICE_X37Y14/B6LUT, 
TYPE: LUT6, 

SLICE_X28Y11/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A1*A2)+(A5*(~A1)*A3*A2)) , 
NAME: SLICE_X28Y11/A6LUT, 
TYPE: LUT6, 

SLICE_X33Y11/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A4*A1)+(A3*(~A4)*A2*A1) , 
NAME: SLICE_X33Y11/A5LUT, 
TYPE: LUT5, 

SLICE_X31Y8/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A1*A2)+(A5*(~A1)*A3*A2) , 
NAME: SLICE_X31Y8/A5LUT, 
TYPE: LUT5, 

SLICE_X31Y11/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4)+((~A4)*A1*A2*A3)+((~A4)*A1*A2*(~A3)*A5)+((~A4)*A1*(~A2)*A6*A3)+((~A4)*A1*(~A2)*A6*(~A3)*A5)+((~A4)*A1*(~A2)*(~A6)*A5)+((~A4)*(~A1)*A5) , 
NAME: SLICE_X31Y11/D6LUT, 
TYPE: LUT6, 

SLICE_X32Y7/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2)+((~A2)*A3*A5*(~A4))+((~A2)*A3*(~A5)*A1*(~A4))) , 
NAME: SLICE_X32Y7/A6LUT, 
TYPE: LUT6, 

SLICE_X43Y11/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A2)*A4*A3)+((~A2)*(~A4)*A1*A3) , 
NAME: SLICE_X43Y11/A5LUT, 
TYPE: LUT5, 

SLICE_X37Y14/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A4)*A2*A3)+((~A4)*(~A2)*A1*A3) , 
NAME: SLICE_X37Y14/B5LUT, 
TYPE: LUT5, 

SLICE_X33Y8/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2)+((~A2)*A5)+((~A2)*(~A5)*A3)+((~A2)*(~A5)*(~A3)*A4*A1)+((~A2)*(~A5)*(~A3)*A4*(~A1)*A6)+((~A2)*(~A5)*(~A3)*(~A4)) , 
NAME: SLICE_X33Y8/D6LUT, 
TYPE: LUT6, 

SLICE_X33Y11/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5)+((~A5)*A6)+((~A5)*(~A6)*(~A2)*A3*A1)+((~A5)*(~A6)*(~A2)*(~A3)*A4*A1) , 
NAME: SLICE_X33Y11/D6LUT, 
TYPE: LUT6, 

SLICE_X31Y12/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A4*A5)+(A1*(~A4)*A2*A5)) , 
NAME: SLICE_X31Y12/B6LUT, 
TYPE: LUT6, 

SLICE_X38Y14/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5)+((~A5)*A3)+((~A5)*(~A3)*A2)+((~A5)*(~A3)*(~A2)*A4*A1)+((~A5)*(~A3)*(~A2)*A4*(~A1)*A6)+((~A5)*(~A3)*(~A2)*(~A4)) , 
NAME: SLICE_X38Y14/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X33Y7/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A2*A3)+(A1*(~A2)*A5*A3)) , 
NAME: SLICE_X33Y7/B6LUT, 
TYPE: LUT6, 

SLICE_X35Y8/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A2*A3)+(A5*(~A2)*A1*A3) , 
NAME: SLICE_X35Y8/A5LUT, 
TYPE: LUT5, 

SLICE_X37Y8/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A1*A3)+(A5*(~A1)*A4*A3)) , 
NAME: SLICE_X37Y8/D6LUT, 
TYPE: LUT6, 

SLICE_X35Y7/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A5)+(A3*A2*(~A5)*A6*A1)+(A3*A2*(~A5)*(~A6))+(A3*(~A2)*(~A6))+((~A3)*A2*A5*A6)+((~A3)*A2*(~A5)*A6*A1) , 
NAME: SLICE_X35Y7/A6LUT, 
TYPE: LUT6, 

SLICE_X34Y8/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*(~A1)*(~A5))+(A6*(~A3)*A2*(~A1)*A5*(~A4))+(A6*(~A3)*A2*(~A1)*(~A5))+(A6*(~A3)*(~A2)*(~A1)*(~A5))+((~A6)*(~A1)*A5*(~A4))+((~A6)*(~A1)*(~A5)) , 
NAME: SLICE_X34Y8/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X34Y7/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5)+((~A5)*A1)+((~A5)*(~A1)*A3*A2)+((~A5)*(~A1)*A3*(~A2)*A4)+((~A5)*(~A1)*(~A3)*A6*A2)+((~A5)*(~A1)*(~A3)*A6*(~A2)*A4)+((~A5)*(~A1)*(~A3)*(~A6)) , 
NAME: SLICE_X34Y7/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X35Y7/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A6)*A4)+((~A1)*A5*A2*A6)+((~A1)*A5*A2*(~A6)*A4)+((~A1)*A5*(~A2)*(~A6)*A4)+((~A1)*(~A5)*A3*A2*A6)+((~A1)*(~A5)*A3*A2*(~A6)*A4)+((~A1)*(~A5)*A3*(~A2)*(~A6)*A4)+((~A1)*(~A5)*(~A3)*(~A6)*A4) , 
NAME: SLICE_X35Y7/C6LUT, 
TYPE: LUT6, 

SLICE_X29Y11/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A5)+(A3*A1*(~A5)*(~A2)*(~A6)*A4)+(A3*(~A1)*A5)+(A3*(~A1)*(~A5)*(~A2)*(~A6))+((~A3)*A5)+((~A3)*(~A5)*(~A2)*(~A6)*A4) , 
NAME: SLICE_X29Y11/A6LUT, 
TYPE: LUT6, 

SLICE_X33Y6/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*(~A1)*(~A5))+((~A4)) , 
NAME: SLICE_X33Y6/A5LUT, 
TYPE: LUT5, 

SLICE_X38Y11/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2)+(A5*(~A2)*A1*A4)+(A5*(~A2)*(~A1)*A4*A6)+((~A5)*A3*A2)+((~A5)*A3*(~A2)*A1*A4)+((~A5)*A3*(~A2)*(~A1)*A4*A6)+((~A5)*(~A3)*A2)+((~A5)*(~A3)*(~A2)*A1*A4*(~A6)) , 
NAME: SLICE_X38Y11/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X38Y13/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A5*A2)+(A1*A6*(~A5)*A2*(~A4))+(A1*(~A6)*A5*A2)+(A1*(~A6)*(~A5)*A2*(~A4)*(~A3))+((~A1)*A6*A5*A2)+((~A1)*A6*(~A5)*A2*(~A4))+((~A1)*(~A6)*A5*A2) , 
NAME: SLICE_X38Y13/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X33Y12/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2)+(A5*(~A2)*(~A1)*A3*A4*(~A6))+(A5*(~A2)*(~A1)*A3*(~A4))+(A5*(~A2)*(~A1)*(~A3)*(~A6)) , 
NAME: SLICE_X33Y12/B6LUT, 
TYPE: LUT6, 

SLICE_X35Y9/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A2)+(A1*A3*(~A2)*A6)+(A1*A3*(~A2)*(~A6)*A4)+(A1*(~A3)*A2)+(A1*(~A3)*(~A2)*A6)+(A1*(~A3)*(~A2)*(~A6)*A4)+(A1*(~A3)*(~A2)*(~A6)*(~A4)*(~A5))+((~A1)*A3*A2*(~A6))+((~A1)*A3*(~A2)*(~A6)*A4)+((~A1)*(~A3)*A2*(~A6))+((~A1)*(~A3)*(~A2)*(~A6)*A4)+((~A1)*(~A3)*(~A2)*(~A6)*(~A4)*(~A5)) , 
NAME: SLICE_X35Y9/A6LUT, 
TYPE: LUT6, 

SLICE_X34Y11/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A5*A3*(~A1))+(A2*A5*(~A3))+(A2*(~A5)*A4*A3*(~A1))+(A2*(~A5)*A4*(~A3))+(A2*(~A5)*(~A4)*(~A1))+((~A2)*(~A1))) , 
NAME: SLICE_X34Y11/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X35Y11/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5*A2*A1*(~A4))+(A6*A5*(~A2))+((~A6)*A3*A5*A2*A1*(~A4))+((~A6)*A3*A5*(~A2))+((~A6)*(~A3)*A5*(~A2)) , 
NAME: SLICE_X35Y11/C6LUT, 
TYPE: LUT6, 

SLICE_X36Y13/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*(~A3)*(~A4))+((~A2))) , 
NAME: SLICE_X36Y13/A6LUT, 
TYPE: LUT6, 

SLICE_X39Y13/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A4*(~A3)*(~A2)*(~A5))+(A1*(~A4)*(~A5))+((~A1)*(~A5))) , 
NAME: SLICE_X39Y13/A6LUT, 
TYPE: LUT6, 

SLICE_X33Y13/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A2*A3*(~A4))+(A1*(~A2)*A5*A3*(~A4))+(A1*(~A2)*(~A5)*(~A4))+((~A1)*(~A4))) , 
NAME: SLICE_X33Y13/A6LUT, 
TYPE: LUT6, 

SLICE_X39Y11/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A2*A3*(~A4))+(A1*(~A2)*A5*A3*(~A4))+(A1*(~A2)*(~A5)*(~A4))+((~A1)*(~A4))) , 
NAME: SLICE_X39Y11/C6LUT, 
TYPE: LUT6, 

SLICE_X38Y12/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A4*A2*(~A1))+(A3*(~A4)*A5*A2*(~A1))+(A3*(~A4)*(~A5)*(~A1))+((~A3)*(~A1))) , 
NAME: SLICE_X38Y12/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X33Y10/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A2)+(A3*A6*(~A2)*(~A4))+(A3*(~A6)*A2*A4)+((~A3)*A1*A2)+((~A3)*A1*(~A2)*(~A4))+((~A3)*(~A1)*A6*A2)+((~A3)*(~A1)*A6*(~A2)*(~A4))+((~A3)*(~A1)*(~A6)*A2*A4) , 
NAME: SLICE_X33Y10/D6LUT, 
TYPE: LUT6, 

SLICE_X34Y9/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A5)+(A1*(~A4)*A3*A5)+(A1*(~A4)*(~A3)*A6*A5)+(A1*(~A4)*(~A3)*(~A6))+((~A1)*A2*A4*A5)+((~A1)*A2*(~A4)*A3*A5)+((~A1)*A2*(~A4)*(~A3)*A6*A5)+((~A1)*A2*(~A4)*(~A3)*(~A6))+((~A1)*(~A2)*A4*A6)+((~A1)*(~A2)*A4*(~A6)*A5)+((~A1)*(~A2)*(~A4)*A3*A6)+((~A1)*(~A2)*(~A4)*A3*(~A6)*A5)+((~A1)*(~A2)*(~A4)*(~A3)) , 
NAME: SLICE_X34Y9/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X35Y7/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A5*A2)+(A4*(~A5)*A1*A2)) , 
NAME: SLICE_X35Y7/B6LUT, 
TYPE: LUT6, 

SLICE_X35Y9/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A5*A4)+(A3*(~A5)*A2*A4)) , 
NAME: SLICE_X35Y9/B6LUT, 
TYPE: LUT6, 

SLICE_X33Y6/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A5*A4)+(A2*(~A5)*A1*A4)) , 
NAME: SLICE_X33Y6/A6LUT, 
TYPE: LUT6, 

SLICE_X36Y13/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A3)+(A2*A5*(~A3)*(~A6))+(A2*(~A5)*(~A3)*(~A6))+((~A2)*A1*A3)+((~A2)*A1*(~A3)*(~A6))+((~A2)*(~A1)*A5*A3)+((~A2)*(~A1)*A5*(~A3)*(~A6))+((~A2)*(~A1)*(~A5)*(~A3)*(~A6)) , 
NAME: SLICE_X36Y13/C6LUT, 
TYPE: LUT6, 

SLICE_X35Y7/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A4)*A5*A2)+((~A4)*(~A5)*A1*A2) , 
NAME: SLICE_X35Y7/B5LUT, 
TYPE: LUT5, 

SLICE_X33Y11/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A2*A3*(~A5))+(A1*(~A2)*A4*A3*(~A5))+(A1*(~A2)*(~A4)*(~A5))+((~A1)*(~A5))) , 
NAME: SLICE_X33Y11/B6LUT, 
TYPE: LUT6, 

SLICE_X35Y9/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*(~A5)*A6*(~A4))+(A1*(~A3)*A2)+(A1*(~A3)*(~A2)*(~A5)*A6*(~A4))+((~A1)*A2)+((~A1)*(~A2)*(~A5)*A6*(~A4)) , 
NAME: SLICE_X35Y9/C6LUT, 
TYPE: LUT6, 

SLICE_X29Y8/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A5*A4)+(A2*(~A5)*A3*A4)) , 
NAME: SLICE_X29Y8/B6LUT, 
TYPE: LUT6, 

SLICE_X31Y13/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A1*A3)+(A5*(~A1)*A4*A3)) , 
NAME: SLICE_X31Y13/A6LUT, 
TYPE: LUT6, 

SLICE_X33Y12/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*(~A4)*(~A3))+((~A1))) , 
NAME: SLICE_X33Y12/A6LUT, 
TYPE: LUT6, 

SLICE_X39Y13/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A1)*A2*A4)+((~A1)*(~A2)*A3*A4) , 
NAME: SLICE_X39Y13/A5LUT, 
TYPE: LUT5, 

SLICE_X40Y11/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5)+((~A5)*A1*(~A6))+((~A5)*(~A1)*A3*(~A6))+((~A5)*(~A1)*(~A3)) , 
NAME: SLICE_X40Y11/C6LUT, 
TYPE: LUT6, 

SLICE_X38Y12/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A2)*A5*A3)+((~A2)*(~A5)*A4*A3) , 
NAME: SLICE_X38Y12/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X38Y11/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*(~A2)*(~A1))+((~A3))) , 
NAME: SLICE_X38Y11/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X32Y12/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)*A6*A2)+((~A3)*(~A6)*A1*A2) , 
NAME: SLICE_X32Y12/D6LUT, 
TYPE: LUT6, 

SLICE_X34Y9/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3)+(A1*(~A3)*A5)+(A1*(~A3)*(~A5)*(~A4))+((~A1)*A6*A3)+((~A1)*A6*(~A3)*A5)+((~A1)*A6*(~A3)*(~A5)*(~A4))+((~A1)*(~A6)) , 
NAME: SLICE_X34Y9/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X38Y8/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*(~A3)*(~A5))+((~A2)) , 
NAME: SLICE_X38Y8/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X39Y13/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A1*(~A5)*(~A6))+((~A2)*A1*(~A5)*(~A6)) , 
NAME: SLICE_X39Y13/C6LUT, 
TYPE: LUT6, 

SLICE_X29Y8/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A2)*A5*A4)+((~A2)*(~A5)*A3*A4) , 
NAME: SLICE_X29Y8/B5LUT, 
TYPE: LUT5, 

SLICE_X31Y13/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A5)*A1*A3)+((~A5)*(~A1)*A4*A3) , 
NAME: SLICE_X31Y13/A5LUT, 
TYPE: LUT5, 

SLICE_X33Y12/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5)+((~A5)*A3*(~A1))+((~A5)*(~A3)*A4*(~A1))+((~A5)*(~A3)*(~A4)) , 
NAME: SLICE_X33Y12/A5LUT, 
TYPE: LUT5, 

SLICE_X33Y9/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2)+((~A2)*A4)+((~A2)*(~A4)*A6)+((~A2)*(~A4)*(~A6)*A1*A3*A5)+((~A2)*(~A4)*(~A6)*A1*(~A3))+((~A2)*(~A4)*(~A6)*(~A1)*A5) , 
NAME: SLICE_X33Y9/D6LUT, 
TYPE: LUT6, 

SLICE_X38Y11/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)*A6*(~A3)*A1*A5)+((~A4)*A6*(~A3)*(~A1)*A2*A5) , 
NAME: SLICE_X38Y11/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X35Y11/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)*A3*(~A5)*(~A6)) , 
NAME: SLICE_X35Y11/D6LUT, 
TYPE: LUT6, 

SLICE_X42Y12/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*(~A4)*(~A3))+((~A5))) , 
NAME: SLICE_X42Y12/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X39Y13/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*(~A2))+(A3*(~A6))+((~A3)*A4*A6*(~A2))+((~A3)*A4*(~A6))+((~A3)*(~A4)) , 
NAME: SLICE_X39Y13/D6LUT, 
TYPE: LUT6, 

SLICE_X39Y11/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A5*A1)+(A3*(~A5)*A2*A1) , 
NAME: SLICE_X39Y11/C5LUT, 
TYPE: LUT5, 

SLICE_X38Y12/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A5*A3)+(A2*(~A5)*A4*A3) , 
NAME: SLICE_X38Y12/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X35Y9/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3)+((~A3)*A4*(~A5)*A1) , 
NAME: SLICE_X35Y9/D6LUT, 
TYPE: LUT6, 

SLICE_X35Y8/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*(~A1)*(~A4))+((~A5)) , 
NAME: SLICE_X35Y8/B5LUT, 
TYPE: LUT5, 

SLICE_X35Y9/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A3)*A5*A4)+((~A3)*(~A5)*A2*A4) , 
NAME: SLICE_X35Y9/B5LUT, 
TYPE: LUT5, 

SLICE_X33Y12/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)*A3*A6)+((~A2)*(~A3)*A1*A6) , 
NAME: SLICE_X33Y12/D6LUT, 
TYPE: LUT6, 

SLICE_X38Y11/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A6)*(~A2)*A3*(~A5)*(~A4)) , 
NAME: SLICE_X38Y11/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X42Y9/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A1*A5)+(A3*(~A1)*A2*A5)) , 
NAME: SLICE_X42Y9/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X35Y13/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A1*A5)+(A2*(~A1)*A4*A5)) , 
NAME: SLICE_X35Y13/A6LUT, 
TYPE: LUT6, 

SLICE_X38Y12/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A5*A3)+(A2*(~A5)*A4*A3)) , 
NAME: SLICE_X38Y12/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X34Y11/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A4*A2)+(A3*(~A4)*A5*A2) , 
NAME: SLICE_X34Y11/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X33Y13/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A5*A1)+(A3*(~A5)*A2*A1) , 
NAME: SLICE_X33Y13/A5LUT, 
TYPE: LUT5, 

SLICE_X42Y9/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3)+((~A3)*A1*(~A5))+((~A3)*(~A1)*A2*(~A5))+((~A3)*(~A1)*(~A2)) , 
NAME: SLICE_X42Y9/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X34Y11/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4)+((~A4)*A5*A2*A3)+((~A4)*A5*A2*(~A3)*A6)+((~A4)*A5*(~A2)*A1*A3)+((~A4)*A5*(~A2)*A1*(~A3)*A6)+((~A4)*A5*(~A2)*(~A1)*A6)+((~A4)*(~A5)*A6) , 
NAME: SLICE_X34Y11/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X35Y13/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A2)*A1*A5)+((~A2)*(~A1)*A4*A5) , 
NAME: SLICE_X35Y13/A5LUT, 
TYPE: LUT5, 

SLICE_X38Y11/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A5)*A1*A3)+((~A5)*(~A1)*A2*A3) , 
NAME: SLICE_X38Y11/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X35Y8/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)*A6*(~A2)*A5*(~A1))+((~A4)*A6*(~A2)*(~A5)*(~A3)*(~A1)) , 
NAME: SLICE_X35Y8/C6LUT, 
TYPE: LUT6, 

SLICE_X35Y7/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)*A6*A4*A5*A2)+((~A3)*A6*A4*(~A5)*A1*A2)+((~A3)*A6*A4*(~A5)*(~A1))+((~A3)*A6*(~A4)) , 
NAME: SLICE_X35Y7/D6LUT, 
TYPE: LUT6, 

SLICE_X34Y11/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3)+((~A3)*A5*(~A6)*A2*A4)+((~A3)*A5*(~A6)*(~A2)*A1*A4)+((~A3)*(~A5)) , 
NAME: SLICE_X34Y11/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X33Y11/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A4*A1)+(A3*(~A4)*A2*A1) , 
NAME: SLICE_X33Y11/B5LUT, 
TYPE: LUT5, 

SLICE_X38Y13/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A3)+((~A1)*(~A3)*A4)+((~A1)*(~A3)*(~A4)*A2*A5)+((~A1)*(~A3)*(~A4)*A2*(~A5)*A6)+((~A1)*(~A3)*(~A4)*(~A2)) , 
NAME: SLICE_X38Y13/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X29Y11/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)*(~A2)*(~A4)*(~A1)*(~A5)*(~A3)) , 
NAME: SLICE_X29Y11/B6LUT, 
TYPE: LUT6, 

SLICE_X38Y8/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A5*A2)+(A1*(~A5)*A3*A2)) , 
NAME: SLICE_X38Y8/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X33Y9/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*(~A3)*(~A4))+(A5*(~A2)*A3*A4*(~A6))+(A5*(~A2)*(~A3)*A4*(~A6))+(A5*(~A2)*(~A3)*(~A4))+((~A5)*A1*(~A3)*(~A4))+((~A5)*(~A1)*A3*A4*(~A6))+((~A5)*(~A1)*(~A3)*A4*(~A6))+((~A5)*(~A1)*(~A3)*(~A4)) , 
NAME: SLICE_X33Y9/A6LUT, 
TYPE: LUT6, 

SLICE_X36Y13/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*(~A3)*(~A1))+((~A5)) , 
NAME: SLICE_X36Y13/A5LUT, 
TYPE: LUT5, 

SLICE_X39Y13/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A1)+(A2*A3*(~A1)*(~A5))+((~A2)*A4*A3*A1)+((~A2)*(~A4)*A6*A3*A1)+((~A2)*(~A4)*A6*A3*(~A1)*(~A5))+((~A2)*(~A4)*(~A6)*A3*A1) , 
NAME: SLICE_X39Y13/B6LUT, 
TYPE: LUT6, 

SLICE_X38Y13/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)*A2*(~A3)*(~A1)*(~A5)*(~A4)) , 
NAME: SLICE_X38Y13/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X43Y11/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A1*A5)+(A2*(~A1)*A3*A5) , 
NAME: SLICE_X43Y11/B5LUT, 
TYPE: LUT5, 

SLICE_X43Y13/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A2*A3)+(A1*(~A2)*A4*A3)) , 
NAME: SLICE_X43Y13/A6LUT, 
TYPE: LUT6, 

SLICE_X34Y13/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4)+(A3*(~A4)*A6*A2*A1*(~A5))+(A3*(~A4)*A6*A2*(~A1))+(A3*(~A4)*A6*(~A2)*(~A5))+((~A3)*(~A4)*A6*A2*A1*(~A5))+((~A3)*(~A4)*A6*A2*(~A1))+((~A3)*(~A4)*A6*(~A2)*(~A5)) , 
NAME: SLICE_X34Y13/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X32Y9/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6)+(A3*(~A6)*(~A5)*(~A4)*A2)+((~A3)*A1*A6)+((~A3)*A1*(~A6)*(~A5)*(~A4))+((~A3)*(~A1)*A6)+((~A3)*(~A1)*(~A6)*(~A5)*(~A4)*A2) , 
NAME: SLICE_X32Y9/C6LUT, 
TYPE: LUT6, 

SLICE_X34Y9/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A6)*(~A4)*(~A3)) , 
NAME: SLICE_X34Y9/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X36Y13/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A1)*A6*A4)+(A5*(~A1)*A6*(~A4)*(~A2))+(A5*(~A1)*(~A6)*A3*A4)+(A5*(~A1)*(~A6)*A3*(~A4)*(~A2))+((~A5)*A1)+((~A5)*(~A1)*A6*A4)+((~A5)*(~A1)*A6*(~A4)*(~A2))+((~A5)*(~A1)*(~A6)*A3*A4)+((~A5)*(~A1)*(~A6)*A3*(~A4)*(~A2)) , 
NAME: SLICE_X36Y13/B6LUT, 
TYPE: LUT6, 

SLICE_X31Y13/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A3)*A2*A4)+((~A3)*(~A2)*A5*A4) , 
NAME: SLICE_X31Y13/B5LUT, 
TYPE: LUT5, 

SLICE_X33Y14/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A5)*A3*A2)+((~A5)*(~A3)*A1*A2) , 
NAME: SLICE_X33Y14/C6LUT, 
TYPE: LUT6, 

SLICE_X32Y13/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A4)+(A1*A3*(~A4)*(~A5)*A6*A2)+(A1*(~A3)*A4)+(A1*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A4)+((~A1)*(~A4)*(~A5)*A6*A2) , 
NAME: SLICE_X32Y13/B6LUT, 
TYPE: LUT6, 

SLICE_X40Y14/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A3*A6*A4)+(A5*A1*(~A3))+(A5*(~A1)*A2*A3*A6*A4)+(A5*(~A1)*A2*(~A3))+(A5*(~A1)*(~A2)*A6*A4)+((~A5)*A6*A4) , 
NAME: SLICE_X40Y14/B6LUT, 
TYPE: LUT6, 

SLICE_X33Y9/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A4)*(~A6)*(~A3)*A5)+(A2*(~A4)*(~A6)*(~A3)*(~A5)*A1)+((~A2)*A4*A3)+((~A2)*(~A4)*A6*A3)+((~A2)*(~A4)*(~A6)*A3)+((~A2)*(~A4)*(~A6)*(~A3)*A5)+((~A2)*(~A4)*(~A6)*(~A3)*(~A5)*A1) , 
NAME: SLICE_X33Y9/B6LUT, 
TYPE: LUT6, 

SLICE_X33Y13/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A1*A5)+(A3*(~A1)*A2*A5) , 
NAME: SLICE_X33Y13/C5LUT, 
TYPE: LUT5, 

SLICE_X36Y9/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A1)*A3*A2)+((~A1)*(~A3)*A4*A2) , 
NAME: SLICE_X36Y9/C5LUT, 
TYPE: LUT5, 

SLICE_X33Y7/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5)+((~A5)*A2)+((~A5)*(~A2)*A1*A3*(~A4))+((~A5)*(~A2)*A1*(~A3)*A6*(~A4)) , 
NAME: SLICE_X33Y7/D6LUT, 
TYPE: LUT6, 

SLICE_X30Y8/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A3)*A1*A2)+((~A3)*(~A1)*A4*A2) , 
NAME: SLICE_X30Y8/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X35Y12/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A1)*(~A4)*(~A2)*A5*(~A3))) , 
NAME: SLICE_X35Y12/C6LUT, 
TYPE: LUT6, 

SLICE_X36Y7/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)*A5*A4)+((~A6)*(~A5)*A3*A4) , 
NAME: SLICE_X36Y7/D6LUT, 
TYPE: LUT6, 

SLICE_X37Y13/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*(~A3)*(~A4)*(~A2))+(A1*(~A5)*(~A3))+((~A1)*A5*(~A3)*(~A4)*(~A2)*A6)+((~A1)*(~A5)*(~A3)) , 
NAME: SLICE_X37Y13/C6LUT, 
TYPE: LUT6, 

SLICE_X28Y8/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A2)*(~A6))+((~A3)) , 
NAME: SLICE_X28Y8/D6LUT, 
TYPE: LUT6, 

SLICE_X40Y11/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A1*A5)+(A4*A1*(~A5)*(~A3))+(A4*(~A1)*A2*A5)+(A4*(~A1)*A2*(~A5)*(~A3))+(A4*(~A1)*(~A2)*(~A3))+((~A4)*(~A3))) , 
NAME: SLICE_X40Y11/A6LUT, 
TYPE: LUT6, 

SLICE_X40Y13/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A2*A5*(~A1))+(A3*(~A2)*A4*A5*(~A1))+(A3*(~A2)*(~A4)*(~A1))+((~A3)*(~A1))) , 
NAME: SLICE_X40Y13/A6LUT, 
TYPE: LUT6, 

SLICE_X33Y12/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*(~A3))+(A1*(~A6)*(~A4)*(~A2))+((~A1)*A5*A6*(~A3))+((~A1)*A5*(~A6)*(~A4)*(~A2))+((~A1)*(~A5)*A6*(~A3)) , 
NAME: SLICE_X33Y12/C6LUT, 
TYPE: LUT6, 

SLICE_X40Y14/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A1*A5*(~A4))+(A3*A1*(~A5))+(A3*(~A1)*A2*A5*(~A4))+(A3*(~A1)*A2*(~A5))+(A3*(~A1)*(~A2)*(~A4))+((~A3)*(~A4))) , 
NAME: SLICE_X40Y14/A6LUT, 
TYPE: LUT6, 

SLICE_X33Y13/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A3*A5*A1)+(A2*A3*(~A5))+(A2*(~A3)*A4*A5*A1)+(A2*(~A3)*A4*(~A5))+(A2*(~A3)*(~A4)*A1)+((~A2)*A1)) , 
NAME: SLICE_X33Y13/B6LUT, 
TYPE: LUT6, 

SLICE_X34Y9/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A6)+(A2*(~A3)*A1*A5*A6)+(A2*(~A3)*(~A1)*A6)+((~A2)*A4*A3*A6)+((~A2)*A4*(~A3)*A1*A5*A6)+((~A2)*A4*(~A3)*(~A1)*A6)+((~A2)*(~A4)*A3*A6)+((~A2)*(~A4)*(~A3)*A1)+((~A2)*(~A4)*(~A3)*(~A1)*A6) , 
NAME: SLICE_X34Y9/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X33Y6/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A4)+(A2*(~A6)*A3*A4) , 
NAME: SLICE_X33Y6/C6LUT, 
TYPE: LUT6, 

SLICE_X28Y9/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2)+((~A2)*A1)+((~A2)*(~A1)*A5*A4*A3)+((~A2)*(~A1)*A5*A4*(~A3)*A6)+((~A2)*(~A1)*A5*(~A4))+((~A2)*(~A1)*(~A5)*A3)+((~A2)*(~A1)*(~A5)*(~A3)*A6) , 
NAME: SLICE_X28Y9/A6LUT, 
TYPE: LUT6, 

SLICE_X36Y9/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A1*A3)+(A2*A4*A1*(~A3)*(~A6))+(A2*A4*(~A1))+(A2*(~A4)*A5*A1*A3)+(A2*(~A4)*A5*A1*(~A3)*(~A6))+(A2*(~A4)*A5*(~A1))+(A2*(~A4)*(~A5)*A3)+(A2*(~A4)*(~A5)*(~A3)*(~A6))+((~A2)*A3)+((~A2)*(~A3)*(~A6)) , 
NAME: SLICE_X36Y9/D6LUT, 
TYPE: LUT6, 

SLICE_X33Y6/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A5)*A4*A2)+((~A5)*(~A4)*A3*A2) , 
NAME: SLICE_X33Y6/B5LUT, 
TYPE: LUT5, 

SLICE_X36Y13/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5)+(A4*(~A5)*A1)+((~A4)*(~A5)*A1) , 
NAME: SLICE_X36Y13/D6LUT, 
TYPE: LUT6, 

SLICE_X31Y13/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A2*A4)+(A3*(~A2)*A5*A4)) , 
NAME: SLICE_X31Y13/B6LUT, 
TYPE: LUT6, 

SLICE_X33Y9/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*(~A4)*A6*(~A5))+(A3*(~A2)*A1)+(A3*(~A2)*(~A1)*(~A4)*A6*(~A5))+((~A3)*A1)+((~A3)*(~A1)*(~A4)*A6*(~A5)) , 
NAME: SLICE_X33Y9/C6LUT, 
TYPE: LUT6, 

SLICE_X40Y14/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4)+(A5*(~A4)*A3)+(A5*(~A4)*(~A3)*(~A1)*(~A6))+((~A5)) , 
NAME: SLICE_X40Y14/D6LUT, 
TYPE: LUT6, 

SLICE_X35Y12/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)*A5*(~A2)*(~A4)*(~A1)*(~A6)) , 
NAME: SLICE_X35Y12/D6LUT, 
TYPE: LUT6, 

SLICE_X33Y13/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A2*A3*(~A4))+(A5*(~A2)*A1*A3*(~A4))+(A5*(~A2)*(~A1)*(~A4))+((~A5)*(~A4))) , 
NAME: SLICE_X33Y13/C6LUT, 
TYPE: LUT6, 

SLICE_X38Y13/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*(~A3)*A4*(~A6))+((~A1)*(~A3)*A4*(~A6)) , 
NAME: SLICE_X38Y13/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X30Y8/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5)+((~A5)*A3*A1*A2)+((~A5)*A3*A1*(~A2)*A6)+((~A5)*A3*(~A1)*A4*A2)+((~A5)*A3*(~A1)*A4*(~A2)*A6)+((~A5)*A3*(~A1)*(~A4)*A6)+((~A5)*(~A3)*A6) , 
NAME: SLICE_X30Y8/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X33Y10/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A1)*(~A4)) , 
NAME: SLICE_X33Y10/A5LUT, 
TYPE: LUT5, 

SLICE_X36Y8/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A5*A2*A1)+(A4*A5*(~A2)*A3*A1)+(A4*A5*(~A2)*(~A3))+(A4*(~A5))) , 
NAME: SLICE_X36Y8/B6LUT, 
TYPE: LUT6, 

SLICE_X42Y12/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*(~A4)*(~A1))+((~A2)) , 
NAME: SLICE_X42Y12/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X40Y11/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A2*A4)+(A5*(~A2)*A1*A4) , 
NAME: SLICE_X40Y11/A5LUT, 
TYPE: LUT5, 

SLICE_X40Y13/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*(~A5))+(A3*(~A4))+((~A3)*A6*A4*(~A5))+((~A3)*A6*(~A4))+((~A3)*(~A6)) , 
NAME: SLICE_X40Y13/D6LUT, 
TYPE: LUT6, 

SLICE_X40Y13/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A4*A3)+(A5*(~A4)*A2*A3) , 
NAME: SLICE_X40Y13/A5LUT, 
TYPE: LUT5, 

SLICE_X33Y10/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5)+((~A5)*(~A4)*A3)) , 
NAME: SLICE_X33Y10/A6LUT, 
TYPE: LUT6, 

SLICE_X32Y13/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A4)*A3*A2)+((~A4)*(~A3)*A5*A2) , 
NAME: SLICE_X32Y13/A5LUT, 
TYPE: LUT5, 

SLICE_X34Y13/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)*A1*A3)+((~A2)*(~A1)*A6*A3) , 
NAME: SLICE_X34Y13/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X33Y6/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A4*A2)+(A5*(~A4)*A3*A2)) , 
NAME: SLICE_X33Y6/B6LUT, 
TYPE: LUT6, 

SLICE_X32Y13/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4)+((~A4)*A2)+((~A4)*(~A2)*A3)+((~A4)*(~A2)*(~A3)*A1)+((~A4)*(~A2)*(~A3)*(~A1)*A5*A6)+((~A4)*(~A2)*(~A3)*(~A1)*(~A5)) , 
NAME: SLICE_X32Y13/C6LUT, 
TYPE: LUT6, 

SLICE_X30Y8/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A1*A2)+(A3*(~A1)*A4*A2)) , 
NAME: SLICE_X30Y8/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X36Y8/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A3*A5)+(A1*(~A3)*A2*A5) , 
NAME: SLICE_X36Y8/B5LUT, 
TYPE: LUT5, 

SLICE_X36Y9/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A3*A2)+(A1*(~A3)*A4*A2)) , 
NAME: SLICE_X36Y9/C6LUT, 
TYPE: LUT6, 

SLICE_X37Y13/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A4*A1)+(A2*(~A4)*A5*A1)) , 
NAME: SLICE_X37Y13/A6LUT, 
TYPE: LUT6, 

SLICE_X40Y13/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*(~A4)*(~A5))+((~A3))) , 
NAME: SLICE_X40Y13/B6LUT, 
TYPE: LUT6, 

SLICE_X43Y13/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A1)*A2*A3)+((~A1)*(~A2)*A4*A3) , 
NAME: SLICE_X43Y13/A5LUT, 
TYPE: LUT5, 

SLICE_X32Y13/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3)+((~A3)*A4*A1*A5*A6)+((~A3)*A4*A1*(~A5))+((~A3)*A4*(~A1))+((~A3)*(~A4)*A5*A6)+((~A3)*(~A4)*(~A5)) , 
NAME: SLICE_X32Y13/D6LUT, 
TYPE: LUT6, 

SLICE_X40Y14/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A5)*A2*A3)+((~A5)*(~A2)*A1*A3) , 
NAME: SLICE_X40Y14/A5LUT, 
TYPE: LUT5, 

SLICE_X40Y11/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A3*(~A6))+((~A1)*(~A3)*A4*(~A6))+((~A1)*(~A3)*(~A4)) , 
NAME: SLICE_X40Y11/D6LUT, 
TYPE: LUT6, 

SLICE_X37Y13/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A2)*A4*A1)+((~A2)*(~A4)*A5*A1) , 
NAME: SLICE_X37Y13/A5LUT, 
TYPE: LUT5, 

SLICE_X32Y13/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A3*A2)+(A4*(~A3)*A5*A2)) , 
NAME: SLICE_X32Y13/A6LUT, 
TYPE: LUT6, 

SLICE_X35Y12/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A3)*(~A2)*(~A4)*(~A1)) , 
NAME: SLICE_X35Y12/C5LUT, 
TYPE: LUT5, 

SLICE_X31Y9/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A5)*(~A6)*(~A3)*(~A4)*(~A2)*(~A1)) , 
NAME: SLICE_X31Y9/A6LUT, 
TYPE: LUT6, 

SLICE_X33Y13/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A4*A2)+(A5*(~A4)*A3*A2) , 
NAME: SLICE_X33Y13/B5LUT, 
TYPE: LUT5, 

SLICE_X32Y12/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*(~A4)*(~A1))+((~A3)) , 
NAME: SLICE_X32Y12/C5LUT, 
TYPE: LUT5, 

SLICE_X43Y11/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A3*A2)+(A5*A3*(~A2)*A4)+(A5*(~A3)*A1*A2)+(A5*(~A3)*A1*(~A2)*A4)+(A5*(~A3)*(~A1)*A4)+((~A5)*A4)) , 
NAME: SLICE_X43Y11/B6LUT, 
TYPE: LUT6, 

SLICE_X40Y14/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3)+(A2*(~A3)*A4)+(A2*(~A3)*(~A4)*A5*A6)+(A2*(~A3)*(~A4)*(~A5))+((~A2)*A1*A3)+((~A2)*A1*(~A3)*A4)+((~A2)*A1*(~A3)*(~A4)*A5*A6)+((~A2)*A1*(~A3)*(~A4)*(~A5))+((~A2)*(~A1)) , 
NAME: SLICE_X40Y14/C6LUT, 
TYPE: LUT6, 

SLICE_X43Y11/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)*A3*A1)+((~A6)*(~A3)*A5*A1) , 
NAME: SLICE_X43Y11/D6LUT, 
TYPE: LUT6, 

SLICE_X31Y7/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A3*A4*(~A6))+(A5*A2*A3*(~A4))+(A5*A2*(~A3)*(~A4))+(A5*(~A2)*A1*A3*A4*(~A6))+(A5*(~A2)*A1*A3*(~A4))+(A5*(~A2)*A1*(~A3)*(~A4))+(A5*(~A2)*(~A1)*A3)+(A5*(~A2)*(~A1)*(~A3)*A4*A6)+(A5*(~A2)*(~A1)*(~A3)*(~A4))+((~A5)*A2*A3*A4*(~A6))+((~A5)*(~A2)*A1*A3*A4*(~A6))+((~A5)*(~A2)*(~A1)*A3*A4)+((~A5)*(~A2)*(~A1)*(~A3)*A4*A6) , 
NAME: SLICE_X31Y7/A6LUT, 
TYPE: LUT6, 

SLICE_X31Y7/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*(~A6)*(~A5))+(A4*(~A3)*(~A6)*A5*(~A2))+(A4*(~A3)*(~A6)*(~A5))+((~A4)*A1*(~A6)*A5*(~A2))+((~A4)*A1*(~A6)*(~A5))+((~A4)*(~A1)*A3*(~A6)*(~A5))+((~A4)*(~A1)*(~A3)*(~A6)*A5*(~A2))+((~A4)*(~A1)*(~A3)*(~A6)*(~A5)) , 
NAME: SLICE_X31Y7/C6LUT, 
TYPE: LUT6, 

SLICE_X31Y7/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*(~A4)*(~A2))+((~A5)) , 
NAME: SLICE_X31Y7/B5LUT, 
TYPE: LUT5, 

SLICE_X31Y10/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A4*(~A5))+(A3*A1*(~A4)*(~A6))+(A3*(~A1)*A4*(~A5)*(~A2))+(A3*(~A1)*(~A4)*(~A6))+((~A3)*A1*A4*(~A5))+((~A3)*A1*(~A4)*(~A6))+((~A3)*(~A1)*(~A4)*(~A6)) , 
NAME: SLICE_X31Y10/A6LUT, 
TYPE: LUT6, 

SLICE_X31Y9/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A5)+(A1*A4*(~A5)*(~A3)*(~A6)*A2)+(A1*(~A4)*A5)+(A1*(~A4)*(~A5)*(~A3)*(~A6))+((~A1)*A5)+((~A1)*(~A5)*(~A3)*(~A6)*A2) , 
NAME: SLICE_X31Y9/B6LUT, 
TYPE: LUT6, 

SLICE_X31Y10/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A1)*(~A6)*A2)+(A3*(~A1)*(~A6)*(~A2)*A5)+((~A3)*A4*(~A1)*(~A6)*A2)+((~A3)*A4*(~A1)*(~A6)*(~A2)*A5) , 
NAME: SLICE_X31Y10/B6LUT, 
TYPE: LUT6, 

SLICE_X36Y11/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A5*A2*(~A4))+(A1*A6*(~A5)*A2*(~A4))+(A1*A6*(~A5)*(~A2))+(A1*(~A6)*A2*(~A4))+((~A1)*A3*A5*A2*(~A4))+((~A1)*A3*(~A5)*A2*(~A4))+((~A1)*A3*(~A5)*(~A2))+((~A1)*(~A3)*A6*A5*A2*(~A4))+((~A1)*(~A3)*A6*(~A5)*A2*(~A4))+((~A1)*(~A3)*A6*(~A5)*(~A2))+((~A1)*(~A3)*(~A6)*A2*(~A4)) , 
NAME: SLICE_X36Y11/C6LUT, 
TYPE: LUT6, 

SLICE_X41Y14/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*A3*A2*A4)+(A1*A5*(~A3)*A2)+(A1*(~A5)*A3*A2*A4)+(A1*(~A5)*(~A3)*A2*A4)+(A1*(~A5)*(~A3)*A2*(~A4)*(~A6))+((~A1)*A5*A3*A2*A4)+((~A1)*A5*(~A3)*A2)+((~A1)*(~A5)*A2*A4) , 
NAME: SLICE_X41Y14/B6LUT, 
TYPE: LUT6, 

SLICE_X41Y13/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A5*A2)+(A3*A4*(~A6))+(A3*(~A4)*A1*A6*A5*A2)+(A3*(~A4)*A1*(~A6))+(A3*(~A4)*(~A1)*A5*A2)+((~A3)*A5*A2) , 
NAME: SLICE_X41Y13/C6LUT, 
TYPE: LUT6, 

SLICE_X30Y9/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A4*A3)+(A6*A1*(~A4)*A2*A3)+(A6*A1*(~A4)*(~A2)*A3)+(A6*A1*(~A4)*(~A2)*(~A3)*(~A5))+(A6*(~A1)*(~A4)*(~A2)*(~A3)*(~A5))+((~A6)*A4*A3)+((~A6)*(~A4)*A2*A3)+((~A6)*(~A4)*(~A2)*A3)+((~A6)*(~A4)*(~A2)*(~A3)*(~A5)) , 
NAME: SLICE_X30Y9/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X38Y12/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A5)+(A2*A4*(~A5)*A6)+(A2*(~A4)*A6)+((~A2)*A3*A4*A5)+((~A2)*A3*A4*(~A5)*A6)+((~A2)*A3*(~A4)*A6)+((~A2)*(~A3)*A5)+((~A2)*(~A3)*(~A5)*A6) , 
NAME: SLICE_X38Y12/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X34Y8/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A5)*(~A3))+((~A2)) , 
NAME: SLICE_X34Y8/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X28Y11/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A6)*A2*A4)+(A5*(~A6)*A2*(~A4)*A1)+((~A5)*A3*(~A6)*A2*A4)+((~A5)*A3*(~A6)*A2*(~A4)*A1) , 
NAME: SLICE_X28Y11/B6LUT, 
TYPE: LUT6, 

SLICE_X36Y7/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A1)*A4*A3)+((~A1)*(~A4)*A2*A3) , 
NAME: SLICE_X36Y7/C5LUT, 
TYPE: LUT5, 

SLICE_X37Y14/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*(~A1)*(~A2))+((~A5)) , 
NAME: SLICE_X37Y14/A5LUT, 
TYPE: LUT5, 

SLICE_X41Y13/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A1*A3)+(A2*A1*(~A3)*A5)+(A2*(~A1)*A4*A3)+(A2*(~A1)*A4*(~A3)*A5)+(A2*(~A1)*(~A4)*A5)+((~A2)*A5)) , 
NAME: SLICE_X41Y13/A6LUT, 
TYPE: LUT6, 

SLICE_X41Y13/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A1*(~A2)*(~A5)*(~A3))+(A4*(~A1)*(~A3))+((~A4)*(~A3))) , 
NAME: SLICE_X41Y13/B6LUT, 
TYPE: LUT6, 

SLICE_X41Y12/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A2*A3*(~A5))+(A1*(~A2)*A4*A3*(~A5))+(A1*(~A2)*(~A4)*(~A5))+((~A1)*(~A5))) , 
NAME: SLICE_X41Y12/A6LUT, 
TYPE: LUT6, 

SLICE_X41Y12/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A1*A3*(~A4))+(A5*A1*(~A3))+(A5*(~A1)*A2*A3*(~A4))+(A5*(~A1)*A2*(~A3))+(A5*(~A1)*(~A2)*(~A4))+((~A5)*(~A4))) , 
NAME: SLICE_X41Y12/B6LUT, 
TYPE: LUT6, 

SLICE_X29Y12/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A2)*(~A1))+((~A3)) , 
NAME: SLICE_X29Y12/B6LUT, 
TYPE: LUT6, 

SLICE_X31Y10/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A4)+(A1*A2*(~A4)*(~A6))+(A1*(~A2)*A4*A6)+((~A1)*A5*A4)+((~A1)*A5*(~A4)*(~A6))+((~A1)*(~A5)*A2*A4)+((~A1)*(~A5)*A2*(~A4)*(~A6))+((~A1)*(~A5)*(~A2)*A4*A6) , 
NAME: SLICE_X31Y10/D6LUT, 
TYPE: LUT6, 

SLICE_X31Y9/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A1*A6*A5)+(A2*A3*(~A1)*A4*A6*A5)+(A2*A3*(~A1)*(~A4)*A6)+(A2*(~A3)*A1*A6*A5)+(A2*(~A3)*A1*(~A6))+(A2*(~A3)*(~A1)*A4*A6*A5)+(A2*(~A3)*(~A1)*A4*(~A6))+(A2*(~A3)*(~A1)*(~A4))+((~A2)*A1*A6*A5)+((~A2)*(~A1)*A4*A6*A5)+((~A2)*(~A1)*(~A4)*A6) , 
NAME: SLICE_X31Y9/C6LUT, 
TYPE: LUT6, 

SLICE_X31Y7/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A2*A5)+(A3*(~A2)*A4*A5)) , 
NAME: SLICE_X31Y7/B6LUT, 
TYPE: LUT6, 

SLICE_X31Y8/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A1)+(A4*A6*(~A1)*A5*A3)+(A4*A6*(~A1)*(~A5))+(A4*(~A6))+((~A4)*A1)+((~A4)*(~A1)*A5*A3)+((~A4)*(~A1)*(~A5)) , 
NAME: SLICE_X31Y8/C6LUT, 
TYPE: LUT6, 

SLICE_X30Y8/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*A6*A4*(~A1))+(A3*(~A5)*A2*A6*A4*(~A1))+(A3*(~A5)*(~A2)*A4*(~A1))+((~A3)*A4*(~A1)) , 
NAME: SLICE_X30Y8/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X31Y14/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A6)*(~A4))+((~A3)) , 
NAME: SLICE_X31Y14/B6LUT, 
TYPE: LUT6, 

SLICE_X31Y12/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A3*A5)+(A1*(~A3)*A4*A5)) , 
NAME: SLICE_X31Y12/C6LUT, 
TYPE: LUT6, 

SLICE_X41Y13/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A5*(~A6))+(A2*A4*(~A5))+(A2*(~A4)*(~A6))+((~A2)*A1*A5*(~A6))+((~A2)*A1*(~A5))+((~A2)*(~A1)*A4*A5*(~A6))+((~A2)*(~A1)*A4*(~A5))+((~A2)*(~A1)*(~A4)*(~A6)) , 
NAME: SLICE_X41Y13/D6LUT, 
TYPE: LUT6, 

SLICE_X30Y10/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*(~A5)*A6*(~A3))+(A1*(~A2)*A4)+(A1*(~A2)*(~A4)*(~A5)*A6*(~A3))+((~A1)*A4)+((~A1)*(~A4)*(~A5)*A6*(~A3)) , 
NAME: SLICE_X30Y10/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X30Y9/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A4)+((~A1)*(~A2)*(~A4)*A6*A3*A5)+((~A1)*(~A2)*(~A4)*A6*(~A3))+((~A1)*(~A2)*(~A4)*(~A6)*A5) , 
NAME: SLICE_X30Y9/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X28Y10/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A2*A4*A5)+(A3*A2*(~A4))+(A3*(~A2)*A1*A4*A5)+(A3*(~A2)*A1*(~A4))+(A3*(~A2)*(~A1)*A5)+((~A3)*A5)) , 
NAME: SLICE_X28Y10/A6LUT, 
TYPE: LUT6, 

SLICE_X40Y13/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6)+(A4*(~A6)*A3)+(A4*(~A6)*(~A3)*(~A1)*(~A5))+((~A4)) , 
NAME: SLICE_X40Y13/C6LUT, 
TYPE: LUT6, 

SLICE_X29Y9/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A3)*A4*A2)+((~A3)*(~A4)*A5*A2) , 
NAME: SLICE_X29Y9/B5LUT, 
TYPE: LUT5, 

SLICE_X29Y12/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A1)*A2*A4)+((~A1)*(~A2)*A3*A4) , 
NAME: SLICE_X29Y12/A5LUT, 
TYPE: LUT5, 

SLICE_X31Y11/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A3)*A2*A4*A1)+((~A3)*A2*(~A4)*A5*A1)+((~A3)*A2*(~A4)*(~A5))+((~A3)*(~A2))) , 
NAME: SLICE_X31Y11/A6LUT, 
TYPE: LUT6, 

SLICE_X31Y12/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A1)*A3*A5)+((~A1)*(~A3)*A4*A5) , 
NAME: SLICE_X31Y12/C5LUT, 
TYPE: LUT5, 

SLICE_X34Y8/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A5)*A1*A3)+((~A5)*(~A1)*A2*A3) , 
NAME: SLICE_X34Y8/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X29Y12/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*(~A3)*(~A2))+((~A4))) , 
NAME: SLICE_X29Y12/A6LUT, 
TYPE: LUT6, 

SLICE_X40Y13/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*(~A4)*(~A2))+((~A1)) , 
NAME: SLICE_X40Y13/B5LUT, 
TYPE: LUT5, 

SLICE_X41Y14/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*A2*(~A5)*(~A6)) , 
NAME: SLICE_X41Y14/D6LUT, 
TYPE: LUT6, 

SLICE_X30Y9/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A5*A3*A4)+((~A1)*A5*A3*(~A4)*A6)+((~A1)*A5*(~A3)*A2*A4)+((~A1)*A5*(~A3)*A2*(~A4)*A6)+((~A1)*A5*(~A3)*(~A2)*A6)+((~A1)*(~A5)*A6) , 
NAME: SLICE_X30Y9/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X32Y10/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A2))+((~A5)*(~A6)*A1*A4*(~A2))+((~A5)*(~A6)*(~A1)*A3*A4*(~A2)) , 
NAME: SLICE_X32Y10/D6LUT, 
TYPE: LUT6, 

SLICE_X31Y10/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)*(~A5)*(~A4)*A1*(~A6)*(~A2)) , 
NAME: SLICE_X31Y10/C6LUT, 
TYPE: LUT6, 

SLICE_X43Y12/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A1*A4)+(A3*(~A1)*A2*A4) , 
NAME: SLICE_X43Y12/C5LUT, 
TYPE: LUT5, 

SLICE_X41Y13/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A1*(~A4))+(A5*(~A1))+((~A5)*A2*A1*(~A4))+((~A5)*A2*(~A1))+((~A5)*(~A2)) , 
NAME: SLICE_X41Y13/B5LUT, 
TYPE: LUT5, 

SLICE_X41Y12/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A4*A1)+(A3*(~A4)*A5*A1)) , 
NAME: SLICE_X41Y12/C6LUT, 
TYPE: LUT6, 

SLICE_X41Y13/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A4*A2)+(A3*(~A4)*A1*A2) , 
NAME: SLICE_X41Y13/A5LUT, 
TYPE: LUT5, 

SLICE_X29Y9/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2)+((~A2)*A6*A5) , 
NAME: SLICE_X29Y9/A6LUT, 
TYPE: LUT6, 

SLICE_X36Y7/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*(~A2)*(~A4))+((~A3))) , 
NAME: SLICE_X36Y7/C6LUT, 
TYPE: LUT6, 

SLICE_X32Y10/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A4)*A3*A1)+((~A4)*(~A3)*A2*A1) , 
NAME: SLICE_X32Y10/B5LUT, 
TYPE: LUT5, 

SLICE_X40Y12/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A4)+((~A1)*(~A4)*A6*A3)+((~A1)*(~A4)*A6*(~A3)*A2)+((~A1)*(~A4)*A6*(~A3)*(~A2)*A5)+((~A1)*(~A4)*(~A6)) , 
NAME: SLICE_X40Y12/D6LUT, 
TYPE: LUT6, 

SLICE_X42Y11/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A2*A4)+(A1*(~A2)*A3*A4)) , 
NAME: SLICE_X42Y11/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X37Y13/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A4*A5)+(A2*(~A4)*A3*A5)) , 
NAME: SLICE_X37Y13/B6LUT, 
TYPE: LUT6, 

SLICE_X28Y10/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A1*A3)+(A4*(~A1)*A2*A3) , 
NAME: SLICE_X28Y10/A5LUT, 
TYPE: LUT5, 

SLICE_X31Y11/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A5*A2)+(A1*(~A5)*A4*A2) , 
NAME: SLICE_X31Y11/A5LUT, 
TYPE: LUT5, 

SLICE_X29Y9/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A4*A2)+(A3*(~A4)*A5*A2)) , 
NAME: SLICE_X29Y9/B6LUT, 
TYPE: LUT6, 

SLICE_X42Y11/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A1)*A2*A4)+((~A1)*(~A2)*A3*A4) , 
NAME: SLICE_X42Y11/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X37Y13/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A2)*A4*A5)+((~A2)*(~A4)*A3*A5) , 
NAME: SLICE_X37Y13/B5LUT, 
TYPE: LUT5, 

SLICE_X30Y10/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3)+((~A3)*A1*A5*A4)+((~A3)*A1*A5*(~A4)*A6)+((~A3)*A1*(~A5)*A2*A4)+((~A3)*A1*(~A5)*A2*(~A4)*A6)+((~A3)*A1*(~A5)*(~A2)*A6)+((~A3)*(~A1)*A6) , 
NAME: SLICE_X30Y10/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X43Y12/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3)+((~A3)*A1*(~A4))+((~A3)*(~A1)*A2*(~A4))+((~A3)*(~A1)*(~A2))) , 
NAME: SLICE_X43Y12/C6LUT, 
TYPE: LUT6, 

SLICE_X41Y12/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A3)*A2*A5)+((~A3)*(~A2)*A1*A5) , 
NAME: SLICE_X41Y12/B5LUT, 
TYPE: LUT5, 

SLICE_X41Y12/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A3)*A4*A1)+((~A3)*(~A4)*A5*A1) , 
NAME: SLICE_X41Y12/C5LUT, 
TYPE: LUT5, 

SLICE_X41Y12/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A3)*A4*A1)+((~A3)*(~A4)*A2*A1) , 
NAME: SLICE_X41Y12/A5LUT, 
TYPE: LUT5, 

SLICE_X31Y7/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)*A5*(~A2)*A4*(~A6))+((~A3)*A5*(~A2)*(~A4)*(~A1)*(~A6)) , 
NAME: SLICE_X31Y7/D6LUT, 
TYPE: LUT6, 

SLICE_X29Y10/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A6)+((~A1)*(~A6)*(~A2)*A3*A4)+((~A1)*(~A6)*(~A2)*(~A3)*A5*A4) , 
NAME: SLICE_X29Y10/A6LUT, 
TYPE: LUT6, 

SLICE_X32Y10/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A3*A1)+(A4*(~A3)*A2*A1)) , 
NAME: SLICE_X32Y10/B6LUT, 
TYPE: LUT6, 

SLICE_X41Y14/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3)+((~A3)*A4)+((~A3)*(~A4)*A1)+((~A3)*(~A4)*(~A1)*A2*A5)+((~A3)*(~A4)*(~A1)*A2*(~A5)*A6)+((~A3)*(~A4)*(~A1)*(~A2)) , 
NAME: SLICE_X41Y14/C6LUT, 
TYPE: LUT6, 

SLICE_X30Y8/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A1)+(A6*(~A3)*A5*A1) , 
NAME: SLICE_X30Y8/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X31Y9/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A5)*(~A2)*(~A1)*(~A6)*(~A3)*(~A4)) , 
NAME: SLICE_X31Y9/D6LUT, 
TYPE: LUT6, 

SLICE_X34Y8/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A1*A3)+(A5*(~A1)*A2*A3)) , 
NAME: SLICE_X34Y8/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X34Y4/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*A5)+((~A1)*(~A5)*(~A2)*(~A3)*(~A4)*(~A6)) , 
NAME: SLICE_X34Y4/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X34Y5/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)*(~A2)*(~A3)*(~A4)) , 
NAME: SLICE_X34Y5/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X42Y6/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A4*A3*(~A5)*A6) , 
NAME: SLICE_X42Y6/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X45Y12/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)) , 
NAME: SLICE_X45Y12/A6LUT, 
TYPE: LUT6, 

SLICE_X36Y5/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*(~A2)*(~A4)*(~A6))+((~A1)*A5*A2*A3)+((~A1)*A5*(~A2)*A4*A3)+((~A1)*A5*(~A2)*(~A4)*A6*A3)+((~A1)*A5*(~A2)*(~A4)*(~A6))+((~A1)*(~A5)*A3) , 
NAME: SLICE_X36Y5/A6LUT, 
TYPE: LUT6, 

SLICE_X34Y3/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*(~A5))+((~A3)*A2*A6*(~A5))+((~A3)*(~A2)*A4*A6*(~A5))+((~A3)*(~A2)*(~A4)*A1*A6*(~A5)) , 
NAME: SLICE_X34Y3/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X36Y5/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*(~A3)*A6*(~A4))+((~A1)*A5*A3*A2)+((~A1)*A5*(~A3)*A6*A4*A2)+((~A1)*A5*(~A3)*A6*(~A4))+((~A1)*A5*(~A3)*(~A6)*A2)+((~A1)*(~A5)*A2) , 
NAME: SLICE_X36Y5/B6LUT, 
TYPE: LUT6, 

SLICE_X34Y5/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A6)*A2*(~A5)*A4)+((~A3)*A6*A1)+((~A3)*(~A6)*A2*A5*A1)+((~A3)*(~A6)*A2*(~A5)*A4)+((~A3)*(~A6)*A2*(~A5)*(~A4)*A1)+((~A3)*(~A6)*(~A2)*A1) , 
NAME: SLICE_X34Y5/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X36Y5/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*(~A6)*A5*A4)+((~A3)*A1*A6*A2)+((~A3)*A1*(~A6)*A5*A4)+((~A3)*A1*(~A6)*A5*(~A4)*A2)+((~A3)*A1*(~A6)*(~A5)*A2)+((~A3)*(~A1)*A2) , 
NAME: SLICE_X36Y5/C6LUT, 
TYPE: LUT6, 

SLICE_X35Y4/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A5*A4)+(A2*A3*(~A5))+(A2*(~A3)*A4)+((~A2)*A3*A5*A4)+((~A2)*(~A3)*A4) , 
NAME: SLICE_X35Y4/A6LUT, 
TYPE: LUT6, 

SLICE_X34Y4/AFF - 
CLASS: bel, 
NAME: SLICE_X34Y4/AFF, 
TYPE: REG_INIT, 

SLICE_X34Y4/DFF - 
CLASS: bel, 
NAME: SLICE_X34Y4/DFF, 
TYPE: REG_INIT, 

SLICE_X34Y4/A5FF - 
CLASS: bel, 
NAME: SLICE_X34Y4/A5FF, 
TYPE: FF_INIT, 

SLICE_X35Y4/BFF - 
CLASS: bel, 
NAME: SLICE_X35Y4/BFF, 
TYPE: REG_INIT, 

SLICE_X35Y5/AFF - 
CLASS: bel, 
NAME: SLICE_X35Y5/AFF, 
TYPE: REG_INIT, 

SLICE_X35Y5/BFF - 
CLASS: bel, 
NAME: SLICE_X35Y5/BFF, 
TYPE: REG_INIT, 

SLICE_X35Y5/CFF - 
CLASS: bel, 
NAME: SLICE_X35Y5/CFF, 
TYPE: REG_INIT, 

SLICE_X40Y4/BFF - 
CLASS: bel, 
NAME: SLICE_X40Y4/BFF, 
TYPE: REG_INIT, 

SLICE_X36Y4/AFF - 
CLASS: bel, 
NAME: SLICE_X36Y4/AFF, 
TYPE: REG_INIT, 

SLICE_X40Y4/AFF - 
CLASS: bel, 
NAME: SLICE_X40Y4/AFF, 
TYPE: REG_INIT, 

SLICE_X40Y5/AFF - 
CLASS: bel, 
NAME: SLICE_X40Y5/AFF, 
TYPE: REG_INIT, 

SLICE_X42Y8/AFF - 
CLASS: bel, 
NAME: SLICE_X42Y8/AFF, 
TYPE: REG_INIT, 

SLICE_X43Y12/BFF - 
CLASS: bel, 
NAME: SLICE_X43Y12/BFF, 
TYPE: REG_INIT, 

SLICE_X40Y8/AFF - 
CLASS: bel, 
NAME: SLICE_X40Y8/AFF, 
TYPE: REG_INIT, 

SLICE_X42Y13/BFF - 
CLASS: bel, 
NAME: SLICE_X42Y13/BFF, 
TYPE: REG_INIT, 

SLICE_X45Y10/AFF - 
CLASS: bel, 
NAME: SLICE_X45Y10/AFF, 
TYPE: REG_INIT, 

SLICE_X45Y10/BFF - 
CLASS: bel, 
NAME: SLICE_X45Y10/BFF, 
TYPE: REG_INIT, 

SLICE_X31Y4/AFF - 
CLASS: bel, 
NAME: SLICE_X31Y4/AFF, 
TYPE: REG_INIT, 

SLICE_X41Y5/AFF - 
CLASS: bel, 
NAME: SLICE_X41Y5/AFF, 
TYPE: REG_INIT, 

SLICE_X41Y5/BFF - 
CLASS: bel, 
NAME: SLICE_X41Y5/BFF, 
TYPE: REG_INIT, 

SLICE_X37Y5/AFF - 
CLASS: bel, 
NAME: SLICE_X37Y5/AFF, 
TYPE: REG_INIT, 

SLICE_X27Y7/AFF - 
CLASS: bel, 
NAME: SLICE_X27Y7/AFF, 
TYPE: REG_INIT, 

SLICE_X27Y11/AFF - 
CLASS: bel, 
NAME: SLICE_X27Y11/AFF, 
TYPE: REG_INIT, 

SLICE_X33Y14/AFF - 
CLASS: bel, 
NAME: SLICE_X33Y14/AFF, 
TYPE: REG_INIT, 

SLICE_X31Y12/AFF - 
CLASS: bel, 
NAME: SLICE_X31Y12/AFF, 
TYPE: REG_INIT, 

SLICE_X26Y12/AFF - 
CLASS: bel, 
NAME: SLICE_X26Y12/AFF, 
TYPE: REG_INIT, 

SLICE_X41Y8/AFF - 
CLASS: bel, 
NAME: SLICE_X41Y8/AFF, 
TYPE: REG_INIT, 

SLICE_X38Y10/AFF - 
CLASS: bel, 
NAME: SLICE_X38Y10/AFF, 
TYPE: REG_INIT, 

SLICE_X41Y10/AFF - 
CLASS: bel, 
NAME: SLICE_X41Y10/AFF, 
TYPE: REG_INIT, 

SLICE_X41Y9/AFF - 
CLASS: bel, 
NAME: SLICE_X41Y9/AFF, 
TYPE: REG_INIT, 

SLICE_X39Y9/AFF - 
CLASS: bel, 
NAME: SLICE_X39Y9/AFF, 
TYPE: REG_INIT, 

SLICE_X40Y9/AFF - 
CLASS: bel, 
NAME: SLICE_X40Y9/AFF, 
TYPE: REG_INIT, 

SLICE_X34Y7/AFF - 
CLASS: bel, 
NAME: SLICE_X34Y7/AFF, 
TYPE: REG_INIT, 

SLICE_X43Y7/AFF - 
CLASS: bel, 
NAME: SLICE_X43Y7/AFF, 
TYPE: REG_INIT, 

SLICE_X39Y7/AFF - 
CLASS: bel, 
NAME: SLICE_X39Y7/AFF, 
TYPE: REG_INIT, 

SLICE_X39Y7/BFF - 
CLASS: bel, 
NAME: SLICE_X39Y7/BFF, 
TYPE: REG_INIT, 

SLICE_X34Y7/BFF - 
CLASS: bel, 
NAME: SLICE_X34Y7/BFF, 
TYPE: REG_INIT, 

SLICE_X34Y10/AFF - 
CLASS: bel, 
NAME: SLICE_X34Y10/AFF, 
TYPE: REG_INIT, 

SLICE_X34Y10/BFF - 
CLASS: bel, 
NAME: SLICE_X34Y10/BFF, 
TYPE: REG_INIT, 

SLICE_X34Y10/CFF - 
CLASS: bel, 
NAME: SLICE_X34Y10/CFF, 
TYPE: REG_INIT, 

SLICE_X34Y10/DFF - 
CLASS: bel, 
NAME: SLICE_X34Y10/DFF, 
TYPE: REG_INIT, 

SLICE_X45Y9/AFF - 
CLASS: bel, 
NAME: SLICE_X45Y9/AFF, 
TYPE: REG_INIT, 

SLICE_X37Y12/AFF - 
CLASS: bel, 
NAME: SLICE_X37Y12/AFF, 
TYPE: REG_INIT, 

SLICE_X40Y12/AFF - 
CLASS: bel, 
NAME: SLICE_X40Y12/AFF, 
TYPE: REG_INIT, 

SLICE_X40Y12/BFF - 
CLASS: bel, 
NAME: SLICE_X40Y12/BFF, 
TYPE: REG_INIT, 

SLICE_X44Y10/AFF - 
CLASS: bel, 
NAME: SLICE_X44Y10/AFF, 
TYPE: REG_INIT, 

SLICE_X42Y10/AFF - 
CLASS: bel, 
NAME: SLICE_X42Y10/AFF, 
TYPE: REG_INIT, 

SLICE_X32Y6/AFF - 
CLASS: bel, 
NAME: SLICE_X32Y6/AFF, 
TYPE: REG_INIT, 

SLICE_X41Y6/AFF - 
CLASS: bel, 
NAME: SLICE_X41Y6/AFF, 
TYPE: REG_INIT, 

SLICE_X39Y6/AFF - 
CLASS: bel, 
NAME: SLICE_X39Y6/AFF, 
TYPE: REG_INIT, 

SLICE_X38Y6/AFF - 
CLASS: bel, 
NAME: SLICE_X38Y6/AFF, 
TYPE: REG_INIT, 

SLICE_X29Y7/AFF - 
CLASS: bel, 
NAME: SLICE_X29Y7/AFF, 
TYPE: REG_INIT, 

SLICE_X32Y12/AFF - 
CLASS: bel, 
NAME: SLICE_X32Y12/AFF, 
TYPE: REG_INIT, 

SLICE_X34Y14/AFF - 
CLASS: bel, 
NAME: SLICE_X34Y14/AFF, 
TYPE: REG_INIT, 

SLICE_X35Y12/AFF - 
CLASS: bel, 
NAME: SLICE_X35Y12/AFF, 
TYPE: REG_INIT, 

SLICE_X30Y14/AFF - 
CLASS: bel, 
NAME: SLICE_X30Y14/AFF, 
TYPE: REG_INIT, 

SLICE_X44Y9/AFF - 
CLASS: bel, 
NAME: SLICE_X44Y9/AFF, 
TYPE: REG_INIT, 

SLICE_X37Y12/BFF - 
CLASS: bel, 
NAME: SLICE_X37Y12/BFF, 
TYPE: REG_INIT, 

SLICE_X41Y11/AFF - 
CLASS: bel, 
NAME: SLICE_X41Y11/AFF, 
TYPE: REG_INIT, 

SLICE_X40Y10/AFF - 
CLASS: bel, 
NAME: SLICE_X40Y10/AFF, 
TYPE: REG_INIT, 

SLICE_X40Y10/BFF - 
CLASS: bel, 
NAME: SLICE_X40Y10/BFF, 
TYPE: REG_INIT, 

SLICE_X43Y10/AFF - 
CLASS: bel, 
NAME: SLICE_X43Y10/AFF, 
TYPE: REG_INIT, 

SLICE_X32Y6/BFF - 
CLASS: bel, 
NAME: SLICE_X32Y6/BFF, 
TYPE: REG_INIT, 

SLICE_X36Y7/AFF - 
CLASS: bel, 
NAME: SLICE_X36Y7/AFF, 
TYPE: REG_INIT, 

SLICE_X39Y6/BFF - 
CLASS: bel, 
NAME: SLICE_X39Y6/BFF, 
TYPE: REG_INIT, 

SLICE_X38Y6/BFF - 
CLASS: bel, 
NAME: SLICE_X38Y6/BFF, 
TYPE: REG_INIT, 

SLICE_X30Y7/AFF - 
CLASS: bel, 
NAME: SLICE_X30Y7/AFF, 
TYPE: REG_INIT, 

SLICE_X32Y11/AFF - 
CLASS: bel, 
NAME: SLICE_X32Y11/AFF, 
TYPE: REG_INIT, 

SLICE_X34Y12/AFF - 
CLASS: bel, 
NAME: SLICE_X34Y12/AFF, 
TYPE: REG_INIT, 

SLICE_X35Y11/AFF - 
CLASS: bel, 
NAME: SLICE_X35Y11/AFF, 
TYPE: REG_INIT, 

SLICE_X32Y11/BFF - 
CLASS: bel, 
NAME: SLICE_X32Y11/BFF, 
TYPE: REG_INIT, 

SLICE_X40Y9/BFF - 
CLASS: bel, 
NAME: SLICE_X40Y9/BFF, 
TYPE: REG_INIT, 

SLICE_X37Y12/CFF - 
CLASS: bel, 
NAME: SLICE_X37Y12/CFF, 
TYPE: REG_INIT, 

SLICE_X41Y11/BFF - 
CLASS: bel, 
NAME: SLICE_X41Y11/BFF, 
TYPE: REG_INIT, 

SLICE_X40Y12/CFF - 
CLASS: bel, 
NAME: SLICE_X40Y12/CFF, 
TYPE: REG_INIT, 

SLICE_X43Y10/BFF - 
CLASS: bel, 
NAME: SLICE_X43Y10/BFF, 
TYPE: REG_INIT, 

SLICE_X42Y10/BFF - 
CLASS: bel, 
NAME: SLICE_X42Y10/BFF, 
TYPE: REG_INIT, 

SLICE_X32Y6/CFF - 
CLASS: bel, 
NAME: SLICE_X32Y6/CFF, 
TYPE: REG_INIT, 

SLICE_X36Y7/BFF - 
CLASS: bel, 
NAME: SLICE_X36Y7/BFF, 
TYPE: REG_INIT, 

SLICE_X39Y6/CFF - 
CLASS: bel, 
NAME: SLICE_X39Y6/CFF, 
TYPE: REG_INIT, 

SLICE_X38Y6/CFF - 
CLASS: bel, 
NAME: SLICE_X38Y6/CFF, 
TYPE: REG_INIT, 

SLICE_X30Y7/BFF - 
CLASS: bel, 
NAME: SLICE_X30Y7/BFF, 
TYPE: REG_INIT, 

SLICE_X32Y11/CFF - 
CLASS: bel, 
NAME: SLICE_X32Y11/CFF, 
TYPE: REG_INIT, 

SLICE_X34Y13/AFF - 
CLASS: bel, 
NAME: SLICE_X34Y13/AFF, 
TYPE: REG_INIT, 

SLICE_X35Y10/BFF - 
CLASS: bel, 
NAME: SLICE_X35Y10/BFF, 
TYPE: REG_INIT, 

SLICE_X30Y11/AFF - 
CLASS: bel, 
NAME: SLICE_X30Y11/AFF, 
TYPE: REG_INIT, 

SLICE_X40Y11/AFF - 
CLASS: bel, 
NAME: SLICE_X40Y11/AFF, 
TYPE: REG_INIT, 

SLICE_X36Y11/AFF - 
CLASS: bel, 
NAME: SLICE_X36Y11/AFF, 
TYPE: REG_INIT, 

SLICE_X39Y11/AFF - 
CLASS: bel, 
NAME: SLICE_X39Y11/AFF, 
TYPE: REG_INIT, 

SLICE_X40Y11/BFF - 
CLASS: bel, 
NAME: SLICE_X40Y11/BFF, 
TYPE: REG_INIT, 

SLICE_X39Y11/BFF - 
CLASS: bel, 
NAME: SLICE_X39Y11/BFF, 
TYPE: REG_INIT, 

SLICE_X39Y11/CFF - 
CLASS: bel, 
NAME: SLICE_X39Y11/CFF, 
TYPE: REG_INIT, 

SLICE_X31Y5/AFF - 
CLASS: bel, 
NAME: SLICE_X31Y5/AFF, 
TYPE: REG_INIT, 

SLICE_X38Y5/AFF - 
CLASS: bel, 
NAME: SLICE_X38Y5/AFF, 
TYPE: REG_INIT, 

SLICE_X38Y5/BFF - 
CLASS: bel, 
NAME: SLICE_X38Y5/BFF, 
TYPE: REG_INIT, 

SLICE_X38Y9/AFF - 
CLASS: bel, 
NAME: SLICE_X38Y9/AFF, 
TYPE: REG_INIT, 

SLICE_X30Y8/AFF - 
CLASS: bel, 
NAME: SLICE_X30Y8/AFF, 
TYPE: REG_INIT, 

SLICE_X31Y11/AFF - 
CLASS: bel, 
NAME: SLICE_X31Y11/AFF, 
TYPE: REG_INIT, 

SLICE_X33Y11/AFF - 
CLASS: bel, 
NAME: SLICE_X33Y11/AFF, 
TYPE: REG_INIT, 

SLICE_X33Y11/BFF - 
CLASS: bel, 
NAME: SLICE_X33Y11/BFF, 
TYPE: REG_INIT, 

SLICE_X33Y11/CFF - 
CLASS: bel, 
NAME: SLICE_X33Y11/CFF, 
TYPE: REG_INIT, 

SLICE_X43Y11/AFF - 
CLASS: bel, 
NAME: SLICE_X43Y11/AFF, 
TYPE: REG_INIT, 

SLICE_X37Y14/AFF - 
CLASS: bel, 
NAME: SLICE_X37Y14/AFF, 
TYPE: REG_INIT, 

SLICE_X38Y11/AFF - 
CLASS: bel, 
NAME: SLICE_X38Y11/AFF, 
TYPE: REG_INIT, 

SLICE_X43Y11/BFF - 
CLASS: bel, 
NAME: SLICE_X43Y11/BFF, 
TYPE: REG_INIT, 

SLICE_X43Y11/CFF - 
CLASS: bel, 
NAME: SLICE_X43Y11/CFF, 
TYPE: REG_INIT, 

SLICE_X43Y11/DFF - 
CLASS: bel, 
NAME: SLICE_X43Y11/DFF, 
TYPE: REG_INIT, 

SLICE_X33Y5/AFF - 
CLASS: bel, 
NAME: SLICE_X33Y5/AFF, 
TYPE: REG_INIT, 

SLICE_X32Y5/AFF - 
CLASS: bel, 
NAME: SLICE_X32Y5/AFF, 
TYPE: REG_INIT, 

SLICE_X35Y8/AFF - 
CLASS: bel, 
NAME: SLICE_X35Y8/AFF, 
TYPE: REG_INIT, 

SLICE_X37Y7/AFF - 
CLASS: bel, 
NAME: SLICE_X37Y7/AFF, 
TYPE: REG_INIT, 

SLICE_X26Y8/AFF - 
CLASS: bel, 
NAME: SLICE_X26Y8/AFF, 
TYPE: REG_INIT, 

SLICE_X30Y12/BFF - 
CLASS: bel, 
NAME: SLICE_X30Y12/BFF, 
TYPE: REG_INIT, 

SLICE_X32Y14/BFF - 
CLASS: bel, 
NAME: SLICE_X32Y14/BFF, 
TYPE: REG_INIT, 

SLICE_X30Y12/CFF - 
CLASS: bel, 
NAME: SLICE_X30Y12/CFF, 
TYPE: REG_INIT, 

SLICE_X30Y12/DFF - 
CLASS: bel, 
NAME: SLICE_X30Y12/DFF, 
TYPE: REG_INIT, 

SLICE_X42Y9/BFF - 
CLASS: bel, 
NAME: SLICE_X42Y9/BFF, 
TYPE: REG_INIT, 

SLICE_X36Y14/BFF - 
CLASS: bel, 
NAME: SLICE_X36Y14/BFF, 
TYPE: REG_INIT, 

SLICE_X38Y12/AFF - 
CLASS: bel, 
NAME: SLICE_X38Y12/AFF, 
TYPE: REG_INIT, 

SLICE_X41Y12/AFF - 
CLASS: bel, 
NAME: SLICE_X41Y12/AFF, 
TYPE: REG_INIT, 

SLICE_X41Y12/BFF - 
CLASS: bel, 
NAME: SLICE_X41Y12/BFF, 
TYPE: REG_INIT, 

SLICE_X42Y14/AFF - 
CLASS: bel, 
NAME: SLICE_X42Y14/AFF, 
TYPE: REG_INIT, 

SLICE_X34Y6/AFF - 
CLASS: bel, 
NAME: SLICE_X34Y6/AFF, 
TYPE: REG_INIT, 

SLICE_X32Y7/AFF - 
CLASS: bel, 
NAME: SLICE_X32Y7/AFF, 
TYPE: REG_INIT, 

SLICE_X42Y9/CFF - 
CLASS: bel, 
NAME: SLICE_X42Y9/CFF, 
TYPE: REG_INIT, 

SLICE_X38Y7/BFF - 
CLASS: bel, 
NAME: SLICE_X38Y7/BFF, 
TYPE: REG_INIT, 

SLICE_X28Y7/AFF - 
CLASS: bel, 
NAME: SLICE_X28Y7/AFF, 
TYPE: REG_INIT, 

SLICE_X31Y13/AFF - 
CLASS: bel, 
NAME: SLICE_X31Y13/AFF, 
TYPE: REG_INIT, 

SLICE_X33Y12/AFF - 
CLASS: bel, 
NAME: SLICE_X33Y12/AFF, 
TYPE: REG_INIT, 

SLICE_X31Y13/BFF - 
CLASS: bel, 
NAME: SLICE_X31Y13/BFF, 
TYPE: REG_INIT, 

SLICE_X27Y12/AFF - 
CLASS: bel, 
NAME: SLICE_X27Y12/AFF, 
TYPE: REG_INIT, 

SLICE_X44Y11/AFF - 
CLASS: bel, 
NAME: SLICE_X44Y11/AFF, 
TYPE: REG_INIT, 

SLICE_X37Y13/AFF - 
CLASS: bel, 
NAME: SLICE_X37Y13/AFF, 
TYPE: REG_INIT, 

SLICE_X40Y13/AFF - 
CLASS: bel, 
NAME: SLICE_X40Y13/AFF, 
TYPE: REG_INIT, 

SLICE_X44Y12/AFF - 
CLASS: bel, 
NAME: SLICE_X44Y12/AFF, 
TYPE: REG_INIT, 

SLICE_X44Y11/BFF - 
CLASS: bel, 
NAME: SLICE_X44Y11/BFF, 
TYPE: REG_INIT, 

SLICE_X40Y14/AFF - 
CLASS: bel, 
NAME: SLICE_X40Y14/AFF, 
TYPE: REG_INIT, 

SLICE_X33Y6/AFF - 
CLASS: bel, 
NAME: SLICE_X33Y6/AFF, 
TYPE: REG_INIT, 

SLICE_X33Y6/BFF - 
CLASS: bel, 
NAME: SLICE_X33Y6/BFF, 
TYPE: REG_INIT, 

SLICE_X36Y9/AFF - 
CLASS: bel, 
NAME: SLICE_X36Y9/AFF, 
TYPE: REG_INIT, 

SLICE_X37Y8/AFF - 
CLASS: bel, 
NAME: SLICE_X37Y8/AFF, 
TYPE: REG_INIT, 

SLICE_X27Y8/AFF - 
CLASS: bel, 
NAME: SLICE_X27Y8/AFF, 
TYPE: REG_INIT, 

SLICE_X30Y13/BFF - 
CLASS: bel, 
NAME: SLICE_X30Y13/BFF, 
TYPE: REG_INIT, 

SLICE_X33Y13/AFF - 
CLASS: bel, 
NAME: SLICE_X33Y13/AFF, 
TYPE: REG_INIT, 

SLICE_X33Y13/BFF - 
CLASS: bel, 
NAME: SLICE_X33Y13/BFF, 
TYPE: REG_INIT, 

SLICE_X28Y12/BFF - 
CLASS: bel, 
NAME: SLICE_X28Y12/BFF, 
TYPE: REG_INIT, 

SLICE_X42Y7/AFF - 
CLASS: bel, 
NAME: SLICE_X42Y7/AFF, 
TYPE: REG_INIT, 

SLICE_X36Y13/AFF - 
CLASS: bel, 
NAME: SLICE_X36Y13/AFF, 
TYPE: REG_INIT, 

SLICE_X39Y12/BFF - 
CLASS: bel, 
NAME: SLICE_X39Y12/BFF, 
TYPE: REG_INIT, 

SLICE_X42Y12/BFF - 
CLASS: bel, 
NAME: SLICE_X42Y12/BFF, 
TYPE: REG_INIT, 

SLICE_X42Y12/CFF - 
CLASS: bel, 
NAME: SLICE_X42Y12/CFF, 
TYPE: REG_INIT, 

SLICE_X41Y13/AFF - 
CLASS: bel, 
NAME: SLICE_X41Y13/AFF, 
TYPE: REG_INIT, 

SLICE_X30Y6/AFF - 
CLASS: bel, 
NAME: SLICE_X30Y6/AFF, 
TYPE: REG_INIT, 

SLICE_X30Y6/BFF - 
CLASS: bel, 
NAME: SLICE_X30Y6/BFF, 
TYPE: REG_INIT, 

SLICE_X41Y7/AFF - 
CLASS: bel, 
NAME: SLICE_X41Y7/AFF, 
TYPE: REG_INIT, 

SLICE_X34Y8/AFF - 
CLASS: bel, 
NAME: SLICE_X34Y8/AFF, 
TYPE: REG_INIT, 

SLICE_X28Y8/BFF - 
CLASS: bel, 
NAME: SLICE_X28Y8/BFF, 
TYPE: REG_INIT, 

SLICE_X29Y12/AFF - 
CLASS: bel, 
NAME: SLICE_X29Y12/AFF, 
TYPE: REG_INIT, 

SLICE_X29Y12/BFF - 
CLASS: bel, 
NAME: SLICE_X29Y12/BFF, 
TYPE: REG_INIT, 

SLICE_X29Y12/CFF - 
CLASS: bel, 
NAME: SLICE_X29Y12/CFF, 
TYPE: REG_INIT, 

SLICE_X29Y12/DFF - 
CLASS: bel, 
NAME: SLICE_X29Y12/DFF, 
TYPE: REG_INIT, 

SLICE_X43Y9/AFF - 
CLASS: bel, 
NAME: SLICE_X43Y9/AFF, 
TYPE: REG_INIT, 

SLICE_X36Y12/AFF - 
CLASS: bel, 
NAME: SLICE_X36Y12/AFF, 
TYPE: REG_INIT, 

SLICE_X41Y10/BFF - 
CLASS: bel, 
NAME: SLICE_X41Y10/BFF, 
TYPE: REG_INIT, 

SLICE_X41Y11/CFF - 
CLASS: bel, 
NAME: SLICE_X41Y11/CFF, 
TYPE: REG_INIT, 

SLICE_X45Y11/AFF - 
CLASS: bel, 
NAME: SLICE_X45Y11/AFF, 
TYPE: REG_INIT, 

SLICE_X42Y11/AFF - 
CLASS: bel, 
NAME: SLICE_X42Y11/AFF, 
TYPE: REG_INIT, 

SLICE_X32Y4/AFF - 
CLASS: bel, 
NAME: SLICE_X32Y4/AFF, 
TYPE: REG_INIT, 

SLICE_X41Y6/BFF - 
CLASS: bel, 
NAME: SLICE_X41Y6/BFF, 
TYPE: REG_INIT, 

SLICE_X41Y8/BFF - 
CLASS: bel, 
NAME: SLICE_X41Y8/BFF, 
TYPE: REG_INIT, 

SLICE_X38Y8/AFF - 
CLASS: bel, 
NAME: SLICE_X38Y8/AFF, 
TYPE: REG_INIT, 

SLICE_X29Y8/AFF - 
CLASS: bel, 
NAME: SLICE_X29Y8/AFF, 
TYPE: REG_INIT, 

SLICE_X32Y12/BFF - 
CLASS: bel, 
NAME: SLICE_X32Y12/BFF, 
TYPE: REG_INIT, 

SLICE_X34Y14/BFF - 
CLASS: bel, 
NAME: SLICE_X34Y14/BFF, 
TYPE: REG_INIT, 

SLICE_X35Y12/BFF - 
CLASS: bel, 
NAME: SLICE_X35Y12/BFF, 
TYPE: REG_INIT, 

SLICE_X30Y11/BFF - 
CLASS: bel, 
NAME: SLICE_X30Y11/BFF, 
TYPE: REG_INIT, 

SLICE_X33Y7/AFF - 
CLASS: bel, 
NAME: SLICE_X33Y7/AFF, 
TYPE: REG_INIT, 

SLICE_X32Y8/AFF - 
CLASS: bel, 
NAME: SLICE_X32Y8/AFF, 
TYPE: REG_INIT, 

SLICE_X33Y8/AFF - 
CLASS: bel, 
NAME: SLICE_X33Y8/AFF, 
TYPE: REG_INIT, 

SLICE_X33Y8/BFF - 
CLASS: bel, 
NAME: SLICE_X33Y8/BFF, 
TYPE: REG_INIT, 

SLICE_X35Y7/AFF - 
CLASS: bel, 
NAME: SLICE_X35Y7/AFF, 
TYPE: REG_INIT, 

SLICE_X35Y9/AFF - 
CLASS: bel, 
NAME: SLICE_X35Y9/AFF, 
TYPE: REG_INIT, 

SLICE_X35Y9/CFF - 
CLASS: bel, 
NAME: SLICE_X35Y9/CFF, 
TYPE: REG_INIT, 

SLICE_X35Y9/DFF - 
CLASS: bel, 
NAME: SLICE_X35Y9/DFF, 
TYPE: REG_INIT, 

SLICE_X33Y9/AFF - 
CLASS: bel, 
NAME: SLICE_X33Y9/AFF, 
TYPE: REG_INIT, 

SLICE_X33Y9/BFF - 
CLASS: bel, 
NAME: SLICE_X33Y9/BFF, 
TYPE: REG_INIT, 

SLICE_X33Y9/CFF - 
CLASS: bel, 
NAME: SLICE_X33Y9/CFF, 
TYPE: REG_INIT, 

SLICE_X33Y8/A5FF - 
CLASS: bel, 
NAME: SLICE_X33Y8/A5FF, 
TYPE: FF_INIT, 

SLICE_X31Y7/AFF - 
CLASS: bel, 
NAME: SLICE_X31Y7/AFF, 
TYPE: REG_INIT, 

SLICE_X30Y9/AFF - 
CLASS: bel, 
NAME: SLICE_X30Y9/AFF, 
TYPE: REG_INIT, 

SLICE_X30Y10/AFF - 
CLASS: bel, 
NAME: SLICE_X30Y10/AFF, 
TYPE: REG_INIT, 

SLICE_X29Y9/AFF - 
CLASS: bel, 
NAME: SLICE_X29Y9/AFF, 
TYPE: REG_INIT, 

SLICE_X39Y8/AFF - 
CLASS: bel, 
NAME: SLICE_X39Y8/AFF, 
TYPE: REG_INIT, 

SLICE_X34Y11/AFF - 
CLASS: bel, 
NAME: SLICE_X34Y11/AFF, 
TYPE: REG_INIT, 

SLICE_X39Y8/BFF - 
CLASS: bel, 
NAME: SLICE_X39Y8/BFF, 
TYPE: REG_INIT, 

SLICE_X40Y7/AFF - 
CLASS: bel, 
NAME: SLICE_X40Y7/AFF, 
TYPE: REG_INIT, 

SLICE_X39Y10/AFF - 
CLASS: bel, 
NAME: SLICE_X39Y10/AFF, 
TYPE: REG_INIT, 

SLICE_X37Y11/AFF - 
CLASS: bel, 
NAME: SLICE_X37Y11/AFF, 
TYPE: REG_INIT, 

SLICE_X29Y5/AFF - 
CLASS: bel, 
NAME: SLICE_X29Y5/AFF, 
TYPE: REG_INIT, 

SLICE_X30Y4/AFF - 
CLASS: bel, 
NAME: SLICE_X30Y4/AFF, 
TYPE: REG_INIT, 

SLICE_X37Y4/AFF - 
CLASS: bel, 
NAME: SLICE_X37Y4/AFF, 
TYPE: REG_INIT, 

SLICE_X39Y4/AFF - 
CLASS: bel, 
NAME: SLICE_X39Y4/AFF, 
TYPE: REG_INIT, 

SLICE_X40Y6/AFF - 
CLASS: bel, 
NAME: SLICE_X40Y6/AFF, 
TYPE: REG_INIT, 

SLICE_X30Y4/BFF - 
CLASS: bel, 
NAME: SLICE_X30Y4/BFF, 
TYPE: REG_INIT, 

SLICE_X32Y10/AFF - 
CLASS: bel, 
NAME: SLICE_X32Y10/AFF, 
TYPE: REG_INIT, 

SLICE_X33Y10/AFF - 
CLASS: bel, 
NAME: SLICE_X33Y10/AFF, 
TYPE: REG_INIT, 

SLICE_X33Y10/BFF - 
CLASS: bel, 
NAME: SLICE_X33Y10/BFF, 
TYPE: REG_INIT, 

SLICE_X32Y10/BFF - 
CLASS: bel, 
NAME: SLICE_X32Y10/BFF, 
TYPE: REG_INIT, 

SLICE_X40Y7/BFF - 
CLASS: bel, 
NAME: SLICE_X40Y7/BFF, 
TYPE: REG_INIT, 

SLICE_X37Y10/AFF - 
CLASS: bel, 
NAME: SLICE_X37Y10/AFF, 
TYPE: REG_INIT, 

SLICE_X39Y10/BFF - 
CLASS: bel, 
NAME: SLICE_X39Y10/BFF, 
TYPE: REG_INIT, 

SLICE_X39Y10/CFF - 
CLASS: bel, 
NAME: SLICE_X39Y10/CFF, 
TYPE: REG_INIT, 

SLICE_X34Y4/CFF - 
CLASS: bel, 
NAME: SLICE_X34Y4/CFF, 
TYPE: REG_INIT, 

SLICE_X39Y10/DFF - 
CLASS: bel, 
NAME: SLICE_X39Y10/DFF, 
TYPE: REG_INIT, 

SLICE_X40Y7/CFF - 
CLASS: bel, 
NAME: SLICE_X40Y7/CFF, 
TYPE: REG_INIT, 

SLICE_X37Y4/BFF - 
CLASS: bel, 
NAME: SLICE_X37Y4/BFF, 
TYPE: REG_INIT, 

SLICE_X35Y6/AFF - 
CLASS: bel, 
NAME: SLICE_X35Y6/AFF, 
TYPE: REG_INIT, 

SLICE_X30Y4/CFF - 
CLASS: bel, 
NAME: SLICE_X30Y4/CFF, 
TYPE: REG_INIT, 

SLICE_X29Y10/AFF - 
CLASS: bel, 
NAME: SLICE_X29Y10/AFF, 
TYPE: REG_INIT, 

SLICE_X34Y11/BFF - 
CLASS: bel, 
NAME: SLICE_X34Y11/BFF, 
TYPE: REG_INIT, 

SLICE_X29Y10/BFF - 
CLASS: bel, 
NAME: SLICE_X29Y10/BFF, 
TYPE: REG_INIT, 

SLICE_X33Y10/CFF - 
CLASS: bel, 
NAME: SLICE_X33Y10/CFF, 
TYPE: REG_INIT, 

SLICE_X36Y5/AFF - 
CLASS: bel, 
NAME: SLICE_X36Y5/AFF, 
TYPE: REG_INIT, 

SLICE_X36Y5/BFF - 
CLASS: bel, 
NAME: SLICE_X36Y5/BFF, 
TYPE: REG_INIT, 

SLICE_X34Y5/AFF - 
CLASS: bel, 
NAME: SLICE_X34Y5/AFF, 
TYPE: REG_INIT, 

SLICE_X36Y5/CFF - 
CLASS: bel, 
NAME: SLICE_X36Y5/CFF, 
TYPE: REG_INIT, 

SLICE_X35Y4/AFF - 
CLASS: bel, 
NAME: SLICE_X35Y4/AFF, 
TYPE: REG_INIT, 

