
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.088481                       # Number of seconds simulated
sim_ticks                                 88480701890                       # Number of ticks simulated
final_tick                                88480701890                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 258771                       # Simulator instruction rate (inst/s)
host_op_rate                                   306820                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              292182236                       # Simulator tick rate (ticks/s)
host_mem_usage                                1196272                       # Number of bytes of host memory used
host_seconds                                   302.83                       # Real time elapsed on the host
sim_insts                                    78363009                       # Number of instructions simulated
sim_ops                                      92913278                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  88480701890                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst        16684800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         4950144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           21634944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst     16684800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      16684800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1645440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1645440                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst           260700                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            77346                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              338046                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         25710                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              25710                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          188569933                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           55946030                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             244515963                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     188569933                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        188569933                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        18596598                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             18596598                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        18596598                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         188569933                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          55946030                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            263112560                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      338047                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     330116                       # Number of write requests accepted
system.mem_ctrls.readBursts                    676094                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   660232                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               14447776                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 7187200                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                19369504                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                21635008                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             21127424                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                 224600                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 54904                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            102725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             32371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             63844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             34888                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             36321                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             96589                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             80483                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            156277                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             62088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             86197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             45215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             37755                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4820                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            108068                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            104877                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   88480693560                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                676094                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5               660232                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  168845                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  168193                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   54947                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   50262                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    4416                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4114                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     342                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     306                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  27857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  34082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  38112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  40162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  40508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  38900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  38832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  39530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  39285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  37534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  36252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  35924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  35734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  35571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  35487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  15103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       163282                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    207.108291                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   157.099606                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   151.002632                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-63          4136      2.53%      2.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127        46989     28.78%     31.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191        30433     18.64%     49.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255        29010     17.77%     67.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319        12331      7.55%     75.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383         9308      5.70%     80.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447         6861      4.20%     85.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511         5110      3.13%     88.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575        19104     11.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       163282                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        35426                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      12.744481                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     12.055736                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      3.991547                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3              75      0.21%      0.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7            3118      8.80%      9.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11           9445     26.66%     35.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15         12768     36.04%     71.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19          8238     23.25%     94.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23          1616      4.56%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27           155      0.44%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            10      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::92-95             1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         35426                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        35426                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.086236                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.985807                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.973169                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            24839     70.12%     70.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              926      2.61%     72.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2599      7.34%     80.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2397      6.77%     86.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1799      5.08%     91.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1041      2.94%     94.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              854      2.41%     97.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              457      1.29%     98.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              305      0.86%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25              130      0.37%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               50      0.14%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               24      0.07%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         35426                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  20366248849                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             29396108849                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 2257465000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     45108.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4999.99                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                65108.53                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       163.29                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       218.91                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    244.52                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    238.78                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       6400.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.97                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.55                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.42                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.13                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.10                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   359555                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  533951                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.64                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.21                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     132423.82                       # Average gap between requests
system.mem_ctrls.pageHitRate                    84.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                291460155                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy             153614764.799999                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               530954592                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              566557992                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy            496173600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         685593664.500000                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         48126415.200004                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    248546129.699999                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy    85910746.500000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     249789552.675000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           3356727612.375304                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower             37.937398                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          71564828287                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    899270833                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    2715600000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  31889990769                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  23864134704                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   13301002770                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  15810702814                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  88480701890                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                14844051                       # Number of BP lookups
system.cpu.branchPred.condPredicted           8566861                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            131623                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8484725                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8369574                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.642843                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 2157324                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              45507                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           36260                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              31605                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             4655                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          876                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       833                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  88480701890                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  88480701890                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  88480701890                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  88480701890                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                  6409                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     88480701890                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        106219331                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            7749707                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       79866778                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    14844051                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           10558503                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      84252919                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  276926                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                 7140                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          2534                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles        79419                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  80004294                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 44160                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           92230182                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.026902                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.449106                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  8094008      8.78%      8.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 73560951     79.76%     88.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 10575223     11.47%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             92230182                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.139749                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.751904                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 12109398                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              14476963                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  59417333                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               6090078                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 136410                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved              8295211                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  2124                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               93817459                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                353257                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 136410                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 16531263                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  482202                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        1449782                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  61069499                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              12561026                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               93483508                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                163937                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                119384                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   5112                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents               12132084                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 287416                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents                6                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands            96396575                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             427597144                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        107830426                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              95864124                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   532450                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              35536                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          35540                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   6258000                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             18388800                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            14534407                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              5274                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              286                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   93253226                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               64525                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  93228824                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             71228                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          404472                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       624617                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            130                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      92230182                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.010828                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.831004                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            31351701     33.99%     33.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            28528138     30.93%     64.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            32350343     35.08%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        92230182                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                2060948     88.85%     88.85% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                258712     11.15%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                6      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               278      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              60169603     64.54%     64.54% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               211205      0.23%     64.77% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     64.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     64.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     64.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     64.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     64.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     64.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     64.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     64.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     64.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     64.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     64.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     64.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     64.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     64.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     64.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     64.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     64.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     64.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     64.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     64.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     64.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     64.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     64.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     64.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     64.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     64.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     64.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     64.77% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             18384376     19.72%     84.49% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            14463346     15.51%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               93228824                       # Type of FU issued
system.cpu.iq.rate                           0.877701                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     2319666                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.024881                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          281078686                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          93722367                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     93046308                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  38                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               95548190                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      22                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             3453                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        17326                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           32                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          160                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        78768                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            7                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 136410                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   36216                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                341225                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            93317751                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              18388800                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             14534407                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              35530                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                332322                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            160                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         124801                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         5126                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               129927                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              93055209                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              18374831                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            173615                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     32831227                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 14550985                       # Number of branches executed
system.cpu.iew.exec_stores                   14456396                       # Number of stores executed
system.cpu.iew.exec_rate                     0.876067                       # Inst execution rate
system.cpu.iew.wb_sent                       93053878                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      93046324                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  40607562                       # num instructions producing a value
system.cpu.iew.wb_consumers                  57606821                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.875983                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.704909                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          245267                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           64395                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            129841                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     92070789                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.009150                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.889379                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     35996361     39.10%     39.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     19235578     20.89%     59.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     36838850     40.01%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     92070789                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             78363009                       # Number of instructions committed
system.cpu.commit.committedOps               92913278                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       32827113                       # Number of memory references committed
system.cpu.commit.loads                      18371474                       # Number of loads committed
system.cpu.commit.membars                       28995                       # Number of memory barriers committed
system.cpu.commit.branches                   14532044                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  82500858                       # Number of committed integer instructions.
system.cpu.commit.function_calls              2043765                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         59881360     64.45%     64.45% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          204805      0.22%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        18371474     19.77%     84.44% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       14455623     15.56%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          92913278                       # Class of committed instruction
system.cpu.commit.bw_lim_events              36838850                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    148307180                       # The number of ROB reads
system.cpu.rob.rob_writes                   186476490                       # The number of ROB writes
system.cpu.timesIdled                          225730                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                        13989149                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    78363009                       # Number of Instructions Simulated
system.cpu.committedOps                      92913278                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.355478                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.355478                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.737747                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.737747                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                106992493                       # number of integer regfile reads
system.cpu.int_regfile_writes                55980853                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                 334371568                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 38006729                       # number of cc regfile writes
system.cpu.misc_regfile_reads                33069018                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 115965                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  88480701890                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements             77330                       # number of replacements
system.cpu.dcache.tags.tagsinuse            15.999884                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            32702435                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             77346                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            422.807062                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            218000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    15.999884                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999993                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999993                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         131350130                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        131350130                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  88480701890                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     18266114                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        18266114                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     14378575                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14378575                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        28755                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        28755                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        28991                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        28991                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      32644689                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         32644689                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     32644689                       # number of overall hits
system.cpu.dcache.overall_hits::total        32644689                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        70341                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         70341                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        45125                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        45125                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data          295                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          295                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data       115466                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         115466                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       115466                       # number of overall misses
system.cpu.dcache.overall_misses::total        115466                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   5475251948                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   5475251948                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1946714365                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1946714365                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data     30787374                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     30787374                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   7421966313                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7421966313                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   7421966313                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7421966313                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     18336455                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     18336455                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     14423700                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14423700                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        29050                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        29050                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        28991                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        28991                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     32760155                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     32760155                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     32760155                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     32760155                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.003836                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003836                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.003129                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003129                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.010155                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.010155                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.003525                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003525                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.003525                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003525                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 77838.699308                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77838.699308                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 43140.484543                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 43140.484543                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 104363.979661                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 104363.979661                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 64278.370369                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64278.370369                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 64278.370369                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64278.370369                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        77330                       # number of writebacks
system.cpu.dcache.writebacks::total             77330                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         9884                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9884                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data        28236                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        28236                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          295                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          295                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        38120                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        38120                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        38120                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        38120                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        60457                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        60457                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        16889                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        16889                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        77346                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        77346                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        77346                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        77346                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   4695026895                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4695026895                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    940889331                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    940889331                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   5635916226                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   5635916226                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   5635916226                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   5635916226                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.003297                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003297                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.001171                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001171                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.002361                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002361                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.002361                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002361                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 77658.945945                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77658.945945                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 55710.185979                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 55710.185979                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 72866.292064                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72866.292064                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 72866.292064                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72866.292064                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  88480701890                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  88480701890                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  88480701890                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements            260684                       # number of replacements
system.cpu.icache.tags.tagsinuse            15.999852                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            79735423                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            260700                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            305.851258                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    15.999852                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999991                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999991                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         160269276                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        160269276                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  88480701890                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     79735423                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        79735423                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      79735423                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         79735423                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     79735423                       # number of overall hits
system.cpu.icache.overall_hits::total        79735423                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       268865                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        268865                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       268865                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         268865                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       268865                       # number of overall misses
system.cpu.icache.overall_misses::total        268865                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  20601202083                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  20601202083                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  20601202083                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  20601202083                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  20601202083                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  20601202083                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     80004288                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     80004288                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     80004288                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     80004288                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     80004288                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     80004288                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.003361                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003361                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.003361                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003361                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.003361                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003361                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 76622.848206                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76622.848206                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 76622.848206                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76622.848206                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 76622.848206                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76622.848206                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs      2371224                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          156                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs             37340                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    63.503589                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           78                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks       260684                       # number of writebacks
system.cpu.icache.writebacks::total            260684                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         8164                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         8164                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         8164                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         8164                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         8164                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         8164                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       260701                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       260701                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       260701                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       260701                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       260701                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       260701                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  19686387364                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  19686387364                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  19686387364                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  19686387364                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  19686387364                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  19686387364                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.003259                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003259                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.003259                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003259                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.003259                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003259                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 75513.279059                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75513.279059                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 75513.279059                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75513.279059                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 75513.279059                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75513.279059                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  88480701890                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  88480701890                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.membus.snoop_filter.tot_requests        676061                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       338015                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests         7898                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  88480701890                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             321156                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        25710                       # Transaction distribution
system.membus.trans_dist::WritebackClean       312304                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16890                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16890                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         260701                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         60456                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       782085                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       232022                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1014107                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     33368576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      9899264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                43267840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            338047                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.023367                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.151065                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  330148     97.66%     97.66% # Request fanout histogram
system.membus.snoop_fanout::1                    7899      2.34%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              338047                       # Request fanout histogram
system.membus.reqLayer0.occupancy          2349117327                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1386092184                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.6                       # Layer utilization (%)
system.membus.respLayer2.occupancy          411929460                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
