$date
	Tue Dec  2 15:57:43 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module sub_tb $end
$var wire 5 ! diff [4:0] $end
$var reg 4 " a [3:0] $end
$var reg 4 # b [3:0] $end
$scope module dut $end
$var wire 4 $ a [3:0] $end
$var wire 4 % b [3:0] $end
$var wire 5 & diff [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b101 &
b101 %
b1010 $
b101 #
b1010 "
b101 !
$end
#10
b100 !
b100 &
b1001 "
b1001 $
#20
b11 !
b11 &
b1000 "
b1000 $
#30
b10 !
b10 &
b111 "
b111 $
#40
b1 !
b1 &
b110 "
b110 $
#50
b0 !
b0 &
b101 "
b101 $
#60
b11111 !
b11111 &
b100 "
b100 $
#70
b11110 !
b11110 &
b11 "
b11 $
#80
b11101 !
b11101 &
b10 "
b10 $
#90
b11100 !
b11100 &
b1 "
b1 $
#100
b11011 !
b11011 &
b0 "
b0 $
#110
