
Huffman.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003564  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e4  08003734  08003734  00013734  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003818  08003818  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08003818  08003818  00013818  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003820  08003820  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003820  08003820  00013820  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003824  08003824  00013824  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003828  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000080  20000070  08003898  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000f0  08003898  000200f0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000aa12  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001bfb  00000000  00000000  0002aab2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007e0  00000000  00000000  0002c6b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000728  00000000  00000000  0002ce90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00021d0a  00000000  00000000  0002d5b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a7e3  00000000  00000000  0004f2c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c9da1  00000000  00000000  00059aa5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00123846  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000026a0  00000000  00000000  0012389c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000070 	.word	0x20000070
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800371c 	.word	0x0800371c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000074 	.word	0x20000074
 800020c:	0800371c 	.word	0x0800371c

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b96e 	b.w	80005a4 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	4604      	mov	r4, r0
 80002e8:	468c      	mov	ip, r1
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	f040 8083 	bne.w	80003f6 <__udivmoddi4+0x116>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4617      	mov	r7, r2
 80002f4:	d947      	bls.n	8000386 <__udivmoddi4+0xa6>
 80002f6:	fab2 f282 	clz	r2, r2
 80002fa:	b142      	cbz	r2, 800030e <__udivmoddi4+0x2e>
 80002fc:	f1c2 0020 	rsb	r0, r2, #32
 8000300:	fa24 f000 	lsr.w	r0, r4, r0
 8000304:	4091      	lsls	r1, r2
 8000306:	4097      	lsls	r7, r2
 8000308:	ea40 0c01 	orr.w	ip, r0, r1
 800030c:	4094      	lsls	r4, r2
 800030e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000312:	0c23      	lsrs	r3, r4, #16
 8000314:	fbbc f6f8 	udiv	r6, ip, r8
 8000318:	fa1f fe87 	uxth.w	lr, r7
 800031c:	fb08 c116 	mls	r1, r8, r6, ip
 8000320:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000324:	fb06 f10e 	mul.w	r1, r6, lr
 8000328:	4299      	cmp	r1, r3
 800032a:	d909      	bls.n	8000340 <__udivmoddi4+0x60>
 800032c:	18fb      	adds	r3, r7, r3
 800032e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000332:	f080 8119 	bcs.w	8000568 <__udivmoddi4+0x288>
 8000336:	4299      	cmp	r1, r3
 8000338:	f240 8116 	bls.w	8000568 <__udivmoddi4+0x288>
 800033c:	3e02      	subs	r6, #2
 800033e:	443b      	add	r3, r7
 8000340:	1a5b      	subs	r3, r3, r1
 8000342:	b2a4      	uxth	r4, r4
 8000344:	fbb3 f0f8 	udiv	r0, r3, r8
 8000348:	fb08 3310 	mls	r3, r8, r0, r3
 800034c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000350:	fb00 fe0e 	mul.w	lr, r0, lr
 8000354:	45a6      	cmp	lr, r4
 8000356:	d909      	bls.n	800036c <__udivmoddi4+0x8c>
 8000358:	193c      	adds	r4, r7, r4
 800035a:	f100 33ff 	add.w	r3, r0, #4294967295
 800035e:	f080 8105 	bcs.w	800056c <__udivmoddi4+0x28c>
 8000362:	45a6      	cmp	lr, r4
 8000364:	f240 8102 	bls.w	800056c <__udivmoddi4+0x28c>
 8000368:	3802      	subs	r0, #2
 800036a:	443c      	add	r4, r7
 800036c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000370:	eba4 040e 	sub.w	r4, r4, lr
 8000374:	2600      	movs	r6, #0
 8000376:	b11d      	cbz	r5, 8000380 <__udivmoddi4+0xa0>
 8000378:	40d4      	lsrs	r4, r2
 800037a:	2300      	movs	r3, #0
 800037c:	e9c5 4300 	strd	r4, r3, [r5]
 8000380:	4631      	mov	r1, r6
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	b902      	cbnz	r2, 800038a <__udivmoddi4+0xaa>
 8000388:	deff      	udf	#255	; 0xff
 800038a:	fab2 f282 	clz	r2, r2
 800038e:	2a00      	cmp	r2, #0
 8000390:	d150      	bne.n	8000434 <__udivmoddi4+0x154>
 8000392:	1bcb      	subs	r3, r1, r7
 8000394:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000398:	fa1f f887 	uxth.w	r8, r7
 800039c:	2601      	movs	r6, #1
 800039e:	fbb3 fcfe 	udiv	ip, r3, lr
 80003a2:	0c21      	lsrs	r1, r4, #16
 80003a4:	fb0e 331c 	mls	r3, lr, ip, r3
 80003a8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003ac:	fb08 f30c 	mul.w	r3, r8, ip
 80003b0:	428b      	cmp	r3, r1
 80003b2:	d907      	bls.n	80003c4 <__udivmoddi4+0xe4>
 80003b4:	1879      	adds	r1, r7, r1
 80003b6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0xe2>
 80003bc:	428b      	cmp	r3, r1
 80003be:	f200 80e9 	bhi.w	8000594 <__udivmoddi4+0x2b4>
 80003c2:	4684      	mov	ip, r0
 80003c4:	1ac9      	subs	r1, r1, r3
 80003c6:	b2a3      	uxth	r3, r4
 80003c8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003cc:	fb0e 1110 	mls	r1, lr, r0, r1
 80003d0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003d4:	fb08 f800 	mul.w	r8, r8, r0
 80003d8:	45a0      	cmp	r8, r4
 80003da:	d907      	bls.n	80003ec <__udivmoddi4+0x10c>
 80003dc:	193c      	adds	r4, r7, r4
 80003de:	f100 33ff 	add.w	r3, r0, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x10a>
 80003e4:	45a0      	cmp	r8, r4
 80003e6:	f200 80d9 	bhi.w	800059c <__udivmoddi4+0x2bc>
 80003ea:	4618      	mov	r0, r3
 80003ec:	eba4 0408 	sub.w	r4, r4, r8
 80003f0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003f4:	e7bf      	b.n	8000376 <__udivmoddi4+0x96>
 80003f6:	428b      	cmp	r3, r1
 80003f8:	d909      	bls.n	800040e <__udivmoddi4+0x12e>
 80003fa:	2d00      	cmp	r5, #0
 80003fc:	f000 80b1 	beq.w	8000562 <__udivmoddi4+0x282>
 8000400:	2600      	movs	r6, #0
 8000402:	e9c5 0100 	strd	r0, r1, [r5]
 8000406:	4630      	mov	r0, r6
 8000408:	4631      	mov	r1, r6
 800040a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800040e:	fab3 f683 	clz	r6, r3
 8000412:	2e00      	cmp	r6, #0
 8000414:	d14a      	bne.n	80004ac <__udivmoddi4+0x1cc>
 8000416:	428b      	cmp	r3, r1
 8000418:	d302      	bcc.n	8000420 <__udivmoddi4+0x140>
 800041a:	4282      	cmp	r2, r0
 800041c:	f200 80b8 	bhi.w	8000590 <__udivmoddi4+0x2b0>
 8000420:	1a84      	subs	r4, r0, r2
 8000422:	eb61 0103 	sbc.w	r1, r1, r3
 8000426:	2001      	movs	r0, #1
 8000428:	468c      	mov	ip, r1
 800042a:	2d00      	cmp	r5, #0
 800042c:	d0a8      	beq.n	8000380 <__udivmoddi4+0xa0>
 800042e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000432:	e7a5      	b.n	8000380 <__udivmoddi4+0xa0>
 8000434:	f1c2 0320 	rsb	r3, r2, #32
 8000438:	fa20 f603 	lsr.w	r6, r0, r3
 800043c:	4097      	lsls	r7, r2
 800043e:	fa01 f002 	lsl.w	r0, r1, r2
 8000442:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000446:	40d9      	lsrs	r1, r3
 8000448:	4330      	orrs	r0, r6
 800044a:	0c03      	lsrs	r3, r0, #16
 800044c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000450:	fa1f f887 	uxth.w	r8, r7
 8000454:	fb0e 1116 	mls	r1, lr, r6, r1
 8000458:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800045c:	fb06 f108 	mul.w	r1, r6, r8
 8000460:	4299      	cmp	r1, r3
 8000462:	fa04 f402 	lsl.w	r4, r4, r2
 8000466:	d909      	bls.n	800047c <__udivmoddi4+0x19c>
 8000468:	18fb      	adds	r3, r7, r3
 800046a:	f106 3cff 	add.w	ip, r6, #4294967295
 800046e:	f080 808d 	bcs.w	800058c <__udivmoddi4+0x2ac>
 8000472:	4299      	cmp	r1, r3
 8000474:	f240 808a 	bls.w	800058c <__udivmoddi4+0x2ac>
 8000478:	3e02      	subs	r6, #2
 800047a:	443b      	add	r3, r7
 800047c:	1a5b      	subs	r3, r3, r1
 800047e:	b281      	uxth	r1, r0
 8000480:	fbb3 f0fe 	udiv	r0, r3, lr
 8000484:	fb0e 3310 	mls	r3, lr, r0, r3
 8000488:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800048c:	fb00 f308 	mul.w	r3, r0, r8
 8000490:	428b      	cmp	r3, r1
 8000492:	d907      	bls.n	80004a4 <__udivmoddi4+0x1c4>
 8000494:	1879      	adds	r1, r7, r1
 8000496:	f100 3cff 	add.w	ip, r0, #4294967295
 800049a:	d273      	bcs.n	8000584 <__udivmoddi4+0x2a4>
 800049c:	428b      	cmp	r3, r1
 800049e:	d971      	bls.n	8000584 <__udivmoddi4+0x2a4>
 80004a0:	3802      	subs	r0, #2
 80004a2:	4439      	add	r1, r7
 80004a4:	1acb      	subs	r3, r1, r3
 80004a6:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80004aa:	e778      	b.n	800039e <__udivmoddi4+0xbe>
 80004ac:	f1c6 0c20 	rsb	ip, r6, #32
 80004b0:	fa03 f406 	lsl.w	r4, r3, r6
 80004b4:	fa22 f30c 	lsr.w	r3, r2, ip
 80004b8:	431c      	orrs	r4, r3
 80004ba:	fa20 f70c 	lsr.w	r7, r0, ip
 80004be:	fa01 f306 	lsl.w	r3, r1, r6
 80004c2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80004c6:	fa21 f10c 	lsr.w	r1, r1, ip
 80004ca:	431f      	orrs	r7, r3
 80004cc:	0c3b      	lsrs	r3, r7, #16
 80004ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80004d2:	fa1f f884 	uxth.w	r8, r4
 80004d6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004da:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004de:	fb09 fa08 	mul.w	sl, r9, r8
 80004e2:	458a      	cmp	sl, r1
 80004e4:	fa02 f206 	lsl.w	r2, r2, r6
 80004e8:	fa00 f306 	lsl.w	r3, r0, r6
 80004ec:	d908      	bls.n	8000500 <__udivmoddi4+0x220>
 80004ee:	1861      	adds	r1, r4, r1
 80004f0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004f4:	d248      	bcs.n	8000588 <__udivmoddi4+0x2a8>
 80004f6:	458a      	cmp	sl, r1
 80004f8:	d946      	bls.n	8000588 <__udivmoddi4+0x2a8>
 80004fa:	f1a9 0902 	sub.w	r9, r9, #2
 80004fe:	4421      	add	r1, r4
 8000500:	eba1 010a 	sub.w	r1, r1, sl
 8000504:	b2bf      	uxth	r7, r7
 8000506:	fbb1 f0fe 	udiv	r0, r1, lr
 800050a:	fb0e 1110 	mls	r1, lr, r0, r1
 800050e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000512:	fb00 f808 	mul.w	r8, r0, r8
 8000516:	45b8      	cmp	r8, r7
 8000518:	d907      	bls.n	800052a <__udivmoddi4+0x24a>
 800051a:	19e7      	adds	r7, r4, r7
 800051c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000520:	d22e      	bcs.n	8000580 <__udivmoddi4+0x2a0>
 8000522:	45b8      	cmp	r8, r7
 8000524:	d92c      	bls.n	8000580 <__udivmoddi4+0x2a0>
 8000526:	3802      	subs	r0, #2
 8000528:	4427      	add	r7, r4
 800052a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800052e:	eba7 0708 	sub.w	r7, r7, r8
 8000532:	fba0 8902 	umull	r8, r9, r0, r2
 8000536:	454f      	cmp	r7, r9
 8000538:	46c6      	mov	lr, r8
 800053a:	4649      	mov	r1, r9
 800053c:	d31a      	bcc.n	8000574 <__udivmoddi4+0x294>
 800053e:	d017      	beq.n	8000570 <__udivmoddi4+0x290>
 8000540:	b15d      	cbz	r5, 800055a <__udivmoddi4+0x27a>
 8000542:	ebb3 020e 	subs.w	r2, r3, lr
 8000546:	eb67 0701 	sbc.w	r7, r7, r1
 800054a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800054e:	40f2      	lsrs	r2, r6
 8000550:	ea4c 0202 	orr.w	r2, ip, r2
 8000554:	40f7      	lsrs	r7, r6
 8000556:	e9c5 2700 	strd	r2, r7, [r5]
 800055a:	2600      	movs	r6, #0
 800055c:	4631      	mov	r1, r6
 800055e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000562:	462e      	mov	r6, r5
 8000564:	4628      	mov	r0, r5
 8000566:	e70b      	b.n	8000380 <__udivmoddi4+0xa0>
 8000568:	4606      	mov	r6, r0
 800056a:	e6e9      	b.n	8000340 <__udivmoddi4+0x60>
 800056c:	4618      	mov	r0, r3
 800056e:	e6fd      	b.n	800036c <__udivmoddi4+0x8c>
 8000570:	4543      	cmp	r3, r8
 8000572:	d2e5      	bcs.n	8000540 <__udivmoddi4+0x260>
 8000574:	ebb8 0e02 	subs.w	lr, r8, r2
 8000578:	eb69 0104 	sbc.w	r1, r9, r4
 800057c:	3801      	subs	r0, #1
 800057e:	e7df      	b.n	8000540 <__udivmoddi4+0x260>
 8000580:	4608      	mov	r0, r1
 8000582:	e7d2      	b.n	800052a <__udivmoddi4+0x24a>
 8000584:	4660      	mov	r0, ip
 8000586:	e78d      	b.n	80004a4 <__udivmoddi4+0x1c4>
 8000588:	4681      	mov	r9, r0
 800058a:	e7b9      	b.n	8000500 <__udivmoddi4+0x220>
 800058c:	4666      	mov	r6, ip
 800058e:	e775      	b.n	800047c <__udivmoddi4+0x19c>
 8000590:	4630      	mov	r0, r6
 8000592:	e74a      	b.n	800042a <__udivmoddi4+0x14a>
 8000594:	f1ac 0c02 	sub.w	ip, ip, #2
 8000598:	4439      	add	r1, r7
 800059a:	e713      	b.n	80003c4 <__udivmoddi4+0xe4>
 800059c:	3802      	subs	r0, #2
 800059e:	443c      	add	r4, r7
 80005a0:	e724      	b.n	80003ec <__udivmoddi4+0x10c>
 80005a2:	bf00      	nop

080005a4 <__aeabi_idiv0>:
 80005a4:	4770      	bx	lr
 80005a6:	bf00      	nop

080005a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005a8:	b580      	push	{r7, lr}
 80005aa:	b0c6      	sub	sp, #280	; 0x118
 80005ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

    // Variable declaration
	uint8_t      text[]     = "aaaabbbccd";   // Text to compress Une banane   aaaabbbccd
 80005ae:	4a27      	ldr	r2, [pc, #156]	; (800064c <main+0xa4>)
 80005b0:	f507 7380 	add.w	r3, r7, #256	; 0x100
 80005b4:	ca07      	ldmia	r2, {r0, r1, r2}
 80005b6:	c303      	stmia	r3!, {r0, r1}
 80005b8:	801a      	strh	r2, [r3, #0]
 80005ba:	3302      	adds	r3, #2
 80005bc:	0c12      	lsrs	r2, r2, #16
 80005be:	701a      	strb	r2, [r3, #0]
	uint8_t      init_index = 0U;             // loop index used o initialize array
 80005c0:	2300      	movs	r3, #0
 80005c2:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
	uint16_t     code       = 0U;
 80005c6:	2300      	movs	r3, #0
 80005c8:	f8a7 3114 	strh.w	r3, [r7, #276]	; 0x114
	uint8_t      code_size  = 0U;
 80005cc:	2300      	movs	r3, #0
 80005ce:	f887 3113 	strb.w	r3, [r7, #275]	; 0x113
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005d2:	f000 fd17 	bl	8001004 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005d6:	f000 f83f 	bl	8000658 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */

  // Initialize text_compresss
  for (init_index =0; init_index < ARRAY_SIZE; init_index++)
 80005da:	2300      	movs	r3, #0
 80005dc:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
 80005e0:	e009      	b.n	80005f6 <main+0x4e>
  {
	  text_compress[init_index] = 0;
 80005e2:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 80005e6:	463a      	mov	r2, r7
 80005e8:	2100      	movs	r1, #0
 80005ea:	54d1      	strb	r1, [r2, r3]
  for (init_index =0; init_index < ARRAY_SIZE; init_index++)
 80005ec:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 80005f0:	3301      	adds	r3, #1
 80005f2:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
 80005f6:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 80005fa:	2bff      	cmp	r3, #255	; 0xff
 80005fc:	d1f1      	bne.n	80005e2 <main+0x3a>
  }

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005fe:	f000 f8c3 	bl	8000788 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000602:	f000 f897 	bl	8000734 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

	printf("\r \n");
 8000606:	4812      	ldr	r0, [pc, #72]	; (8000650 <main+0xa8>)
 8000608:	f002 f9ec 	bl	80029e4 <puts>
	printf("--- Program start ---");
 800060c:	4811      	ldr	r0, [pc, #68]	; (8000654 <main+0xac>)
 800060e:	f002 f963 	bl	80028d8 <iprintf>
	printf("\r \n");
 8000612:	480f      	ldr	r0, [pc, #60]	; (8000650 <main+0xa8>)
 8000614:	f002 f9e6 	bl	80029e4 <puts>

	// Initiate Huffman tree
	p_root = initialize_huffman_tree(text);
 8000618:	f507 7380 	add.w	r3, r7, #256	; 0x100
 800061c:	4618      	mov	r0, r3
 800061e:	f000 fab2 	bl	8000b86 <initialize_huffman_tree>
 8000622:	f8c7 010c 	str.w	r0, [r7, #268]	; 0x10c

	// Create code
	create_code(p_root, code, code_size);
 8000626:	f8b7 3114 	ldrh.w	r3, [r7, #276]	; 0x114
 800062a:	f897 2113 	ldrb.w	r2, [r7, #275]	; 0x113
 800062e:	4619      	mov	r1, r3
 8000630:	f8d7 010c 	ldr.w	r0, [r7, #268]	; 0x10c
 8000634:	f000 faf1 	bl	8000c1a <create_code>

	// Compress text
	compress_text(p_root, text, text_compress);
 8000638:	463a      	mov	r2, r7
 800063a:	f507 7380 	add.w	r3, r7, #256	; 0x100
 800063e:	4619      	mov	r1, r3
 8000640:	f8d7 010c 	ldr.w	r0, [r7, #268]	; 0x10c
 8000644:	f000 fb16 	bl	8000c74 <compress_text>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000648:	e7fe      	b.n	8000648 <main+0xa0>
 800064a:	bf00      	nop
 800064c:	08003750 	.word	0x08003750
 8000650:	08003734 	.word	0x08003734
 8000654:	08003738 	.word	0x08003738

08000658 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b094      	sub	sp, #80	; 0x50
 800065c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800065e:	f107 031c 	add.w	r3, r7, #28
 8000662:	2234      	movs	r2, #52	; 0x34
 8000664:	2100      	movs	r1, #0
 8000666:	4618      	mov	r0, r3
 8000668:	f002 f884 	bl	8002774 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800066c:	f107 0308 	add.w	r3, r7, #8
 8000670:	2200      	movs	r2, #0
 8000672:	601a      	str	r2, [r3, #0]
 8000674:	605a      	str	r2, [r3, #4]
 8000676:	609a      	str	r2, [r3, #8]
 8000678:	60da      	str	r2, [r3, #12]
 800067a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800067c:	2300      	movs	r3, #0
 800067e:	607b      	str	r3, [r7, #4]
 8000680:	4b2a      	ldr	r3, [pc, #168]	; (800072c <SystemClock_Config+0xd4>)
 8000682:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000684:	4a29      	ldr	r2, [pc, #164]	; (800072c <SystemClock_Config+0xd4>)
 8000686:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800068a:	6413      	str	r3, [r2, #64]	; 0x40
 800068c:	4b27      	ldr	r3, [pc, #156]	; (800072c <SystemClock_Config+0xd4>)
 800068e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000690:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000694:	607b      	str	r3, [r7, #4]
 8000696:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000698:	2300      	movs	r3, #0
 800069a:	603b      	str	r3, [r7, #0]
 800069c:	4b24      	ldr	r3, [pc, #144]	; (8000730 <SystemClock_Config+0xd8>)
 800069e:	681b      	ldr	r3, [r3, #0]
 80006a0:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80006a4:	4a22      	ldr	r2, [pc, #136]	; (8000730 <SystemClock_Config+0xd8>)
 80006a6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80006aa:	6013      	str	r3, [r2, #0]
 80006ac:	4b20      	ldr	r3, [pc, #128]	; (8000730 <SystemClock_Config+0xd8>)
 80006ae:	681b      	ldr	r3, [r3, #0]
 80006b0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80006b4:	603b      	str	r3, [r7, #0]
 80006b6:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006b8:	2302      	movs	r3, #2
 80006ba:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006bc:	2301      	movs	r3, #1
 80006be:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006c0:	2310      	movs	r3, #16
 80006c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006c4:	2302      	movs	r3, #2
 80006c6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006c8:	2300      	movs	r3, #0
 80006ca:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 80006cc:	2310      	movs	r3, #16
 80006ce:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 80006d0:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80006d4:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80006d6:	2304      	movs	r3, #4
 80006d8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80006da:	2302      	movs	r3, #2
 80006dc:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80006de:	2302      	movs	r3, #2
 80006e0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006e2:	f107 031c 	add.w	r3, r7, #28
 80006e6:	4618      	mov	r0, r3
 80006e8:	f001 fa5e 	bl	8001ba8 <HAL_RCC_OscConfig>
 80006ec:	4603      	mov	r3, r0
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	d001      	beq.n	80006f6 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80006f2:	f000 f8c9 	bl	8000888 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006f6:	230f      	movs	r3, #15
 80006f8:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006fa:	2302      	movs	r3, #2
 80006fc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006fe:	2300      	movs	r3, #0
 8000700:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000702:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000706:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000708:	2300      	movs	r3, #0
 800070a:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800070c:	f107 0308 	add.w	r3, r7, #8
 8000710:	2102      	movs	r1, #2
 8000712:	4618      	mov	r0, r3
 8000714:	f000 ff7c 	bl	8001610 <HAL_RCC_ClockConfig>
 8000718:	4603      	mov	r3, r0
 800071a:	2b00      	cmp	r3, #0
 800071c:	d001      	beq.n	8000722 <SystemClock_Config+0xca>
  {
    Error_Handler();
 800071e:	f000 f8b3 	bl	8000888 <Error_Handler>
  }
}
 8000722:	bf00      	nop
 8000724:	3750      	adds	r7, #80	; 0x50
 8000726:	46bd      	mov	sp, r7
 8000728:	bd80      	pop	{r7, pc}
 800072a:	bf00      	nop
 800072c:	40023800 	.word	0x40023800
 8000730:	40007000 	.word	0x40007000

08000734 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000738:	4b11      	ldr	r3, [pc, #68]	; (8000780 <MX_USART2_UART_Init+0x4c>)
 800073a:	4a12      	ldr	r2, [pc, #72]	; (8000784 <MX_USART2_UART_Init+0x50>)
 800073c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800073e:	4b10      	ldr	r3, [pc, #64]	; (8000780 <MX_USART2_UART_Init+0x4c>)
 8000740:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000744:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000746:	4b0e      	ldr	r3, [pc, #56]	; (8000780 <MX_USART2_UART_Init+0x4c>)
 8000748:	2200      	movs	r2, #0
 800074a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800074c:	4b0c      	ldr	r3, [pc, #48]	; (8000780 <MX_USART2_UART_Init+0x4c>)
 800074e:	2200      	movs	r2, #0
 8000750:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000752:	4b0b      	ldr	r3, [pc, #44]	; (8000780 <MX_USART2_UART_Init+0x4c>)
 8000754:	2200      	movs	r2, #0
 8000756:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000758:	4b09      	ldr	r3, [pc, #36]	; (8000780 <MX_USART2_UART_Init+0x4c>)
 800075a:	220c      	movs	r2, #12
 800075c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800075e:	4b08      	ldr	r3, [pc, #32]	; (8000780 <MX_USART2_UART_Init+0x4c>)
 8000760:	2200      	movs	r2, #0
 8000762:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000764:	4b06      	ldr	r3, [pc, #24]	; (8000780 <MX_USART2_UART_Init+0x4c>)
 8000766:	2200      	movs	r2, #0
 8000768:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800076a:	4805      	ldr	r0, [pc, #20]	; (8000780 <MX_USART2_UART_Init+0x4c>)
 800076c:	f001 fcba 	bl	80020e4 <HAL_UART_Init>
 8000770:	4603      	mov	r3, r0
 8000772:	2b00      	cmp	r3, #0
 8000774:	d001      	beq.n	800077a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000776:	f000 f887 	bl	8000888 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800077a:	bf00      	nop
 800077c:	bd80      	pop	{r7, pc}
 800077e:	bf00      	nop
 8000780:	20000098 	.word	0x20000098
 8000784:	40004400 	.word	0x40004400

08000788 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	b08a      	sub	sp, #40	; 0x28
 800078c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800078e:	f107 0314 	add.w	r3, r7, #20
 8000792:	2200      	movs	r2, #0
 8000794:	601a      	str	r2, [r3, #0]
 8000796:	605a      	str	r2, [r3, #4]
 8000798:	609a      	str	r2, [r3, #8]
 800079a:	60da      	str	r2, [r3, #12]
 800079c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800079e:	2300      	movs	r3, #0
 80007a0:	613b      	str	r3, [r7, #16]
 80007a2:	4b2d      	ldr	r3, [pc, #180]	; (8000858 <MX_GPIO_Init+0xd0>)
 80007a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007a6:	4a2c      	ldr	r2, [pc, #176]	; (8000858 <MX_GPIO_Init+0xd0>)
 80007a8:	f043 0304 	orr.w	r3, r3, #4
 80007ac:	6313      	str	r3, [r2, #48]	; 0x30
 80007ae:	4b2a      	ldr	r3, [pc, #168]	; (8000858 <MX_GPIO_Init+0xd0>)
 80007b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007b2:	f003 0304 	and.w	r3, r3, #4
 80007b6:	613b      	str	r3, [r7, #16]
 80007b8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80007ba:	2300      	movs	r3, #0
 80007bc:	60fb      	str	r3, [r7, #12]
 80007be:	4b26      	ldr	r3, [pc, #152]	; (8000858 <MX_GPIO_Init+0xd0>)
 80007c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007c2:	4a25      	ldr	r2, [pc, #148]	; (8000858 <MX_GPIO_Init+0xd0>)
 80007c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80007c8:	6313      	str	r3, [r2, #48]	; 0x30
 80007ca:	4b23      	ldr	r3, [pc, #140]	; (8000858 <MX_GPIO_Init+0xd0>)
 80007cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80007d2:	60fb      	str	r3, [r7, #12]
 80007d4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007d6:	2300      	movs	r3, #0
 80007d8:	60bb      	str	r3, [r7, #8]
 80007da:	4b1f      	ldr	r3, [pc, #124]	; (8000858 <MX_GPIO_Init+0xd0>)
 80007dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007de:	4a1e      	ldr	r2, [pc, #120]	; (8000858 <MX_GPIO_Init+0xd0>)
 80007e0:	f043 0301 	orr.w	r3, r3, #1
 80007e4:	6313      	str	r3, [r2, #48]	; 0x30
 80007e6:	4b1c      	ldr	r3, [pc, #112]	; (8000858 <MX_GPIO_Init+0xd0>)
 80007e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ea:	f003 0301 	and.w	r3, r3, #1
 80007ee:	60bb      	str	r3, [r7, #8]
 80007f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007f2:	2300      	movs	r3, #0
 80007f4:	607b      	str	r3, [r7, #4]
 80007f6:	4b18      	ldr	r3, [pc, #96]	; (8000858 <MX_GPIO_Init+0xd0>)
 80007f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007fa:	4a17      	ldr	r2, [pc, #92]	; (8000858 <MX_GPIO_Init+0xd0>)
 80007fc:	f043 0302 	orr.w	r3, r3, #2
 8000800:	6313      	str	r3, [r2, #48]	; 0x30
 8000802:	4b15      	ldr	r3, [pc, #84]	; (8000858 <MX_GPIO_Init+0xd0>)
 8000804:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000806:	f003 0302 	and.w	r3, r3, #2
 800080a:	607b      	str	r3, [r7, #4]
 800080c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800080e:	2200      	movs	r2, #0
 8000810:	2120      	movs	r1, #32
 8000812:	4812      	ldr	r0, [pc, #72]	; (800085c <MX_GPIO_Init+0xd4>)
 8000814:	f000 fee2 	bl	80015dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000818:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800081c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800081e:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000822:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000824:	2300      	movs	r3, #0
 8000826:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000828:	f107 0314 	add.w	r3, r7, #20
 800082c:	4619      	mov	r1, r3
 800082e:	480c      	ldr	r0, [pc, #48]	; (8000860 <MX_GPIO_Init+0xd8>)
 8000830:	f000 fd40 	bl	80012b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000834:	2320      	movs	r3, #32
 8000836:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000838:	2301      	movs	r3, #1
 800083a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800083c:	2300      	movs	r3, #0
 800083e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000840:	2300      	movs	r3, #0
 8000842:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000844:	f107 0314 	add.w	r3, r7, #20
 8000848:	4619      	mov	r1, r3
 800084a:	4804      	ldr	r0, [pc, #16]	; (800085c <MX_GPIO_Init+0xd4>)
 800084c:	f000 fd32 	bl	80012b4 <HAL_GPIO_Init>

}
 8000850:	bf00      	nop
 8000852:	3728      	adds	r7, #40	; 0x28
 8000854:	46bd      	mov	sp, r7
 8000856:	bd80      	pop	{r7, pc}
 8000858:	40023800 	.word	0x40023800
 800085c:	40020000 	.word	0x40020000
 8000860:	40020800 	.word	0x40020800

08000864 <__io_putchar>:

/* USER CODE BEGIN 4 */
int __io_putchar(int ch)
{
 8000864:	b580      	push	{r7, lr}
 8000866:	b082      	sub	sp, #8
 8000868:	af00      	add	r7, sp, #0
 800086a:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, &ch, 1, 1000);
 800086c:	1d39      	adds	r1, r7, #4
 800086e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000872:	2201      	movs	r2, #1
 8000874:	4803      	ldr	r0, [pc, #12]	; (8000884 <__io_putchar+0x20>)
 8000876:	f001 fc82 	bl	800217e <HAL_UART_Transmit>
}
 800087a:	bf00      	nop
 800087c:	4618      	mov	r0, r3
 800087e:	3708      	adds	r7, #8
 8000880:	46bd      	mov	sp, r7
 8000882:	bd80      	pop	{r7, pc}
 8000884:	20000098 	.word	0x20000098

08000888 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000888:	b480      	push	{r7}
 800088a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800088c:	b672      	cpsid	i
}
 800088e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000890:	e7fe      	b.n	8000890 <Error_Handler+0x8>
	...

08000894 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	b082      	sub	sp, #8
 8000898:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800089a:	2300      	movs	r3, #0
 800089c:	607b      	str	r3, [r7, #4]
 800089e:	4b10      	ldr	r3, [pc, #64]	; (80008e0 <HAL_MspInit+0x4c>)
 80008a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008a2:	4a0f      	ldr	r2, [pc, #60]	; (80008e0 <HAL_MspInit+0x4c>)
 80008a4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80008a8:	6453      	str	r3, [r2, #68]	; 0x44
 80008aa:	4b0d      	ldr	r3, [pc, #52]	; (80008e0 <HAL_MspInit+0x4c>)
 80008ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008ae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80008b2:	607b      	str	r3, [r7, #4]
 80008b4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008b6:	2300      	movs	r3, #0
 80008b8:	603b      	str	r3, [r7, #0]
 80008ba:	4b09      	ldr	r3, [pc, #36]	; (80008e0 <HAL_MspInit+0x4c>)
 80008bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008be:	4a08      	ldr	r2, [pc, #32]	; (80008e0 <HAL_MspInit+0x4c>)
 80008c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008c4:	6413      	str	r3, [r2, #64]	; 0x40
 80008c6:	4b06      	ldr	r3, [pc, #24]	; (80008e0 <HAL_MspInit+0x4c>)
 80008c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008ce:	603b      	str	r3, [r7, #0]
 80008d0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80008d2:	2007      	movs	r0, #7
 80008d4:	f000 fcba 	bl	800124c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008d8:	bf00      	nop
 80008da:	3708      	adds	r7, #8
 80008dc:	46bd      	mov	sp, r7
 80008de:	bd80      	pop	{r7, pc}
 80008e0:	40023800 	.word	0x40023800

080008e4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	b08a      	sub	sp, #40	; 0x28
 80008e8:	af00      	add	r7, sp, #0
 80008ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008ec:	f107 0314 	add.w	r3, r7, #20
 80008f0:	2200      	movs	r2, #0
 80008f2:	601a      	str	r2, [r3, #0]
 80008f4:	605a      	str	r2, [r3, #4]
 80008f6:	609a      	str	r2, [r3, #8]
 80008f8:	60da      	str	r2, [r3, #12]
 80008fa:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	4a19      	ldr	r2, [pc, #100]	; (8000968 <HAL_UART_MspInit+0x84>)
 8000902:	4293      	cmp	r3, r2
 8000904:	d12b      	bne.n	800095e <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000906:	2300      	movs	r3, #0
 8000908:	613b      	str	r3, [r7, #16]
 800090a:	4b18      	ldr	r3, [pc, #96]	; (800096c <HAL_UART_MspInit+0x88>)
 800090c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800090e:	4a17      	ldr	r2, [pc, #92]	; (800096c <HAL_UART_MspInit+0x88>)
 8000910:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000914:	6413      	str	r3, [r2, #64]	; 0x40
 8000916:	4b15      	ldr	r3, [pc, #84]	; (800096c <HAL_UART_MspInit+0x88>)
 8000918:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800091a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800091e:	613b      	str	r3, [r7, #16]
 8000920:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000922:	2300      	movs	r3, #0
 8000924:	60fb      	str	r3, [r7, #12]
 8000926:	4b11      	ldr	r3, [pc, #68]	; (800096c <HAL_UART_MspInit+0x88>)
 8000928:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800092a:	4a10      	ldr	r2, [pc, #64]	; (800096c <HAL_UART_MspInit+0x88>)
 800092c:	f043 0301 	orr.w	r3, r3, #1
 8000930:	6313      	str	r3, [r2, #48]	; 0x30
 8000932:	4b0e      	ldr	r3, [pc, #56]	; (800096c <HAL_UART_MspInit+0x88>)
 8000934:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000936:	f003 0301 	and.w	r3, r3, #1
 800093a:	60fb      	str	r3, [r7, #12]
 800093c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800093e:	230c      	movs	r3, #12
 8000940:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000942:	2302      	movs	r3, #2
 8000944:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000946:	2300      	movs	r3, #0
 8000948:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800094a:	2303      	movs	r3, #3
 800094c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800094e:	2307      	movs	r3, #7
 8000950:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000952:	f107 0314 	add.w	r3, r7, #20
 8000956:	4619      	mov	r1, r3
 8000958:	4805      	ldr	r0, [pc, #20]	; (8000970 <HAL_UART_MspInit+0x8c>)
 800095a:	f000 fcab 	bl	80012b4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800095e:	bf00      	nop
 8000960:	3728      	adds	r7, #40	; 0x28
 8000962:	46bd      	mov	sp, r7
 8000964:	bd80      	pop	{r7, pc}
 8000966:	bf00      	nop
 8000968:	40004400 	.word	0x40004400
 800096c:	40023800 	.word	0x40023800
 8000970:	40020000 	.word	0x40020000

08000974 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000974:	b480      	push	{r7}
 8000976:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000978:	e7fe      	b.n	8000978 <NMI_Handler+0x4>

0800097a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800097a:	b480      	push	{r7}
 800097c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800097e:	e7fe      	b.n	800097e <HardFault_Handler+0x4>

08000980 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000980:	b480      	push	{r7}
 8000982:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000984:	e7fe      	b.n	8000984 <MemManage_Handler+0x4>

08000986 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000986:	b480      	push	{r7}
 8000988:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800098a:	e7fe      	b.n	800098a <BusFault_Handler+0x4>

0800098c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800098c:	b480      	push	{r7}
 800098e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000990:	e7fe      	b.n	8000990 <UsageFault_Handler+0x4>

08000992 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000992:	b480      	push	{r7}
 8000994:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000996:	bf00      	nop
 8000998:	46bd      	mov	sp, r7
 800099a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800099e:	4770      	bx	lr

080009a0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80009a0:	b480      	push	{r7}
 80009a2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80009a4:	bf00      	nop
 80009a6:	46bd      	mov	sp, r7
 80009a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ac:	4770      	bx	lr

080009ae <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80009ae:	b480      	push	{r7}
 80009b0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80009b2:	bf00      	nop
 80009b4:	46bd      	mov	sp, r7
 80009b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ba:	4770      	bx	lr

080009bc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80009c0:	f000 fb72 	bl	80010a8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80009c4:	bf00      	nop
 80009c6:	bd80      	pop	{r7, pc}

080009c8 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	b086      	sub	sp, #24
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	60f8      	str	r0, [r7, #12]
 80009d0:	60b9      	str	r1, [r7, #8]
 80009d2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009d4:	2300      	movs	r3, #0
 80009d6:	617b      	str	r3, [r7, #20]
 80009d8:	e00a      	b.n	80009f0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80009da:	f3af 8000 	nop.w
 80009de:	4601      	mov	r1, r0
 80009e0:	68bb      	ldr	r3, [r7, #8]
 80009e2:	1c5a      	adds	r2, r3, #1
 80009e4:	60ba      	str	r2, [r7, #8]
 80009e6:	b2ca      	uxtb	r2, r1
 80009e8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009ea:	697b      	ldr	r3, [r7, #20]
 80009ec:	3301      	adds	r3, #1
 80009ee:	617b      	str	r3, [r7, #20]
 80009f0:	697a      	ldr	r2, [r7, #20]
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	429a      	cmp	r2, r3
 80009f6:	dbf0      	blt.n	80009da <_read+0x12>
	}

return len;
 80009f8:	687b      	ldr	r3, [r7, #4]
}
 80009fa:	4618      	mov	r0, r3
 80009fc:	3718      	adds	r7, #24
 80009fe:	46bd      	mov	sp, r7
 8000a00:	bd80      	pop	{r7, pc}

08000a02 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000a02:	b580      	push	{r7, lr}
 8000a04:	b086      	sub	sp, #24
 8000a06:	af00      	add	r7, sp, #0
 8000a08:	60f8      	str	r0, [r7, #12]
 8000a0a:	60b9      	str	r1, [r7, #8]
 8000a0c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a0e:	2300      	movs	r3, #0
 8000a10:	617b      	str	r3, [r7, #20]
 8000a12:	e009      	b.n	8000a28 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000a14:	68bb      	ldr	r3, [r7, #8]
 8000a16:	1c5a      	adds	r2, r3, #1
 8000a18:	60ba      	str	r2, [r7, #8]
 8000a1a:	781b      	ldrb	r3, [r3, #0]
 8000a1c:	4618      	mov	r0, r3
 8000a1e:	f7ff ff21 	bl	8000864 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a22:	697b      	ldr	r3, [r7, #20]
 8000a24:	3301      	adds	r3, #1
 8000a26:	617b      	str	r3, [r7, #20]
 8000a28:	697a      	ldr	r2, [r7, #20]
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	429a      	cmp	r2, r3
 8000a2e:	dbf1      	blt.n	8000a14 <_write+0x12>
	}
	return len;
 8000a30:	687b      	ldr	r3, [r7, #4]
}
 8000a32:	4618      	mov	r0, r3
 8000a34:	3718      	adds	r7, #24
 8000a36:	46bd      	mov	sp, r7
 8000a38:	bd80      	pop	{r7, pc}

08000a3a <_close>:

int _close(int file)
{
 8000a3a:	b480      	push	{r7}
 8000a3c:	b083      	sub	sp, #12
 8000a3e:	af00      	add	r7, sp, #0
 8000a40:	6078      	str	r0, [r7, #4]
	return -1;
 8000a42:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000a46:	4618      	mov	r0, r3
 8000a48:	370c      	adds	r7, #12
 8000a4a:	46bd      	mov	sp, r7
 8000a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a50:	4770      	bx	lr

08000a52 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000a52:	b480      	push	{r7}
 8000a54:	b083      	sub	sp, #12
 8000a56:	af00      	add	r7, sp, #0
 8000a58:	6078      	str	r0, [r7, #4]
 8000a5a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000a5c:	683b      	ldr	r3, [r7, #0]
 8000a5e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000a62:	605a      	str	r2, [r3, #4]
	return 0;
 8000a64:	2300      	movs	r3, #0
}
 8000a66:	4618      	mov	r0, r3
 8000a68:	370c      	adds	r7, #12
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a70:	4770      	bx	lr

08000a72 <_isatty>:

int _isatty(int file)
{
 8000a72:	b480      	push	{r7}
 8000a74:	b083      	sub	sp, #12
 8000a76:	af00      	add	r7, sp, #0
 8000a78:	6078      	str	r0, [r7, #4]
	return 1;
 8000a7a:	2301      	movs	r3, #1
}
 8000a7c:	4618      	mov	r0, r3
 8000a7e:	370c      	adds	r7, #12
 8000a80:	46bd      	mov	sp, r7
 8000a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a86:	4770      	bx	lr

08000a88 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000a88:	b480      	push	{r7}
 8000a8a:	b085      	sub	sp, #20
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	60f8      	str	r0, [r7, #12]
 8000a90:	60b9      	str	r1, [r7, #8]
 8000a92:	607a      	str	r2, [r7, #4]
	return 0;
 8000a94:	2300      	movs	r3, #0
}
 8000a96:	4618      	mov	r0, r3
 8000a98:	3714      	adds	r7, #20
 8000a9a:	46bd      	mov	sp, r7
 8000a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa0:	4770      	bx	lr
	...

08000aa4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b086      	sub	sp, #24
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000aac:	4a14      	ldr	r2, [pc, #80]	; (8000b00 <_sbrk+0x5c>)
 8000aae:	4b15      	ldr	r3, [pc, #84]	; (8000b04 <_sbrk+0x60>)
 8000ab0:	1ad3      	subs	r3, r2, r3
 8000ab2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ab4:	697b      	ldr	r3, [r7, #20]
 8000ab6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ab8:	4b13      	ldr	r3, [pc, #76]	; (8000b08 <_sbrk+0x64>)
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	2b00      	cmp	r3, #0
 8000abe:	d102      	bne.n	8000ac6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ac0:	4b11      	ldr	r3, [pc, #68]	; (8000b08 <_sbrk+0x64>)
 8000ac2:	4a12      	ldr	r2, [pc, #72]	; (8000b0c <_sbrk+0x68>)
 8000ac4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ac6:	4b10      	ldr	r3, [pc, #64]	; (8000b08 <_sbrk+0x64>)
 8000ac8:	681a      	ldr	r2, [r3, #0]
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	4413      	add	r3, r2
 8000ace:	693a      	ldr	r2, [r7, #16]
 8000ad0:	429a      	cmp	r2, r3
 8000ad2:	d207      	bcs.n	8000ae4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ad4:	f001 fe1c 	bl	8002710 <__errno>
 8000ad8:	4603      	mov	r3, r0
 8000ada:	220c      	movs	r2, #12
 8000adc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000ade:	f04f 33ff 	mov.w	r3, #4294967295
 8000ae2:	e009      	b.n	8000af8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ae4:	4b08      	ldr	r3, [pc, #32]	; (8000b08 <_sbrk+0x64>)
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000aea:	4b07      	ldr	r3, [pc, #28]	; (8000b08 <_sbrk+0x64>)
 8000aec:	681a      	ldr	r2, [r3, #0]
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	4413      	add	r3, r2
 8000af2:	4a05      	ldr	r2, [pc, #20]	; (8000b08 <_sbrk+0x64>)
 8000af4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000af6:	68fb      	ldr	r3, [r7, #12]
}
 8000af8:	4618      	mov	r0, r3
 8000afa:	3718      	adds	r7, #24
 8000afc:	46bd      	mov	sp, r7
 8000afe:	bd80      	pop	{r7, pc}
 8000b00:	20020000 	.word	0x20020000
 8000b04:	00000400 	.word	0x00000400
 8000b08:	2000008c 	.word	0x2000008c
 8000b0c:	200000f0 	.word	0x200000f0

08000b10 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000b10:	b480      	push	{r7}
 8000b12:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000b14:	4b06      	ldr	r3, [pc, #24]	; (8000b30 <SystemInit+0x20>)
 8000b16:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000b1a:	4a05      	ldr	r2, [pc, #20]	; (8000b30 <SystemInit+0x20>)
 8000b1c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000b20:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b24:	bf00      	nop
 8000b26:	46bd      	mov	sp, r7
 8000b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b2c:	4770      	bx	lr
 8000b2e:	bf00      	nop
 8000b30:	e000ed00 	.word	0xe000ed00

08000b34 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000b34:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000b6c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000b38:	480d      	ldr	r0, [pc, #52]	; (8000b70 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000b3a:	490e      	ldr	r1, [pc, #56]	; (8000b74 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000b3c:	4a0e      	ldr	r2, [pc, #56]	; (8000b78 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000b3e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b40:	e002      	b.n	8000b48 <LoopCopyDataInit>

08000b42 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b42:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b44:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b46:	3304      	adds	r3, #4

08000b48 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b48:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b4a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b4c:	d3f9      	bcc.n	8000b42 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b4e:	4a0b      	ldr	r2, [pc, #44]	; (8000b7c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000b50:	4c0b      	ldr	r4, [pc, #44]	; (8000b80 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000b52:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b54:	e001      	b.n	8000b5a <LoopFillZerobss>

08000b56 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b56:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b58:	3204      	adds	r2, #4

08000b5a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b5a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b5c:	d3fb      	bcc.n	8000b56 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000b5e:	f7ff ffd7 	bl	8000b10 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000b62:	f001 fddb 	bl	800271c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000b66:	f7ff fd1f 	bl	80005a8 <main>
  bx  lr    
 8000b6a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000b6c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000b70:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b74:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000b78:	08003828 	.word	0x08003828
  ldr r2, =_sbss
 8000b7c:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000b80:	200000f0 	.word	0x200000f0

08000b84 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000b84:	e7fe      	b.n	8000b84 <ADC_IRQHandler>

08000b86 <initialize_huffman_tree>:

//=========================================================================================================//
//                                             Public Functions                                            //
//=========================================================================================================//
struct node* initialize_huffman_tree(uint8_t  i_text[])
{
 8000b86:	b580      	push	{r7, lr}
 8000b88:	f5ad 6d01 	sub.w	sp, sp, #2064	; 0x810
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	1d3b      	adds	r3, r7, #4
 8000b90:	6018      	str	r0, [r3, #0]
	uint32_t     occurence_character[NB_CHAR_MAX];  // Array which contain all character
	struct node* p_huffman_tree[NB_CHAR_MAX];  // TODO Dynamic allocation
	uint8_t      tree_size  = 0U;             // Size of the tree
 8000b92:	2300      	movs	r3, #0
 8000b94:	f887 380e 	strb.w	r3, [r7, #2062]	; 0x80e
	uint8_t      init_index = 0U;             // loop index used o initialize tab_caractere
 8000b98:	2300      	movs	r3, #0
 8000b9a:	f887 380f 	strb.w	r3, [r7, #2063]	; 0x80f

	// Initialize tab caractere
	for (init_index = 0; init_index < ARRAY_SIZE; init_index++)
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	f887 380f 	strb.w	r3, [r7, #2063]	; 0x80f
 8000ba4:	e00b      	b.n	8000bbe <initialize_huffman_tree+0x38>
	{
		occurence_character[init_index] = 0;
 8000ba6:	f897 280f 	ldrb.w	r2, [r7, #2063]	; 0x80f
 8000baa:	f207 430c 	addw	r3, r7, #1036	; 0x40c
 8000bae:	2100      	movs	r1, #0
 8000bb0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	for (init_index = 0; init_index < ARRAY_SIZE; init_index++)
 8000bb4:	f897 380f 	ldrb.w	r3, [r7, #2063]	; 0x80f
 8000bb8:	3301      	adds	r3, #1
 8000bba:	f887 380f 	strb.w	r3, [r7, #2063]	; 0x80f
 8000bbe:	f897 380f 	ldrb.w	r3, [r7, #2063]	; 0x80f
 8000bc2:	2bff      	cmp	r3, #255	; 0xff
 8000bc4:	d1ef      	bne.n	8000ba6 <initialize_huffman_tree+0x20>
	}

	// Compute occurence_character
	occurrence(i_text, occurence_character);
 8000bc6:	f207 420c 	addw	r2, r7, #1036	; 0x40c
 8000bca:	1d3b      	adds	r3, r7, #4
 8000bcc:	4611      	mov	r1, r2
 8000bce:	6818      	ldr	r0, [r3, #0]
 8000bd0:	f000 f8b6 	bl	8000d40 <occurrence>

	// Create leaf for all characters
	tree_size = creer_feuille(p_huffman_tree, occurence_character);
 8000bd4:	f207 420c 	addw	r2, r7, #1036	; 0x40c
 8000bd8:	f107 030c 	add.w	r3, r7, #12
 8000bdc:	4611      	mov	r1, r2
 8000bde:	4618      	mov	r0, r3
 8000be0:	f000 f8cf 	bl	8000d82 <creer_feuille>
 8000be4:	4603      	mov	r3, r0
 8000be6:	f887 380e 	strb.w	r3, [r7, #2062]	; 0x80e

	// Sort and reduce tree
	sort_tree(p_huffman_tree, tree_size);
 8000bea:	f897 280e 	ldrb.w	r2, [r7, #2062]	; 0x80e
 8000bee:	f107 030c 	add.w	r3, r7, #12
 8000bf2:	4611      	mov	r1, r2
 8000bf4:	4618      	mov	r0, r3
 8000bf6:	f000 f91d 	bl	8000e34 <sort_tree>
	reduce_tree(p_huffman_tree, tree_size);
 8000bfa:	f897 280e 	ldrb.w	r2, [r7, #2062]	; 0x80e
 8000bfe:	f107 030c 	add.w	r3, r7, #12
 8000c02:	4611      	mov	r1, r2
 8000c04:	4618      	mov	r0, r3
 8000c06:	f000 f95e 	bl	8000ec6 <reduce_tree>

	// return tree root
	return p_huffman_tree[0];
 8000c0a:	f107 030c 	add.w	r3, r7, #12
 8000c0e:	681b      	ldr	r3, [r3, #0]
}
 8000c10:	4618      	mov	r0, r3
 8000c12:	f507 6701 	add.w	r7, r7, #2064	; 0x810
 8000c16:	46bd      	mov	sp, r7
 8000c18:	bd80      	pop	{r7, pc}

08000c1a <create_code>:
void create_code(struct node* p_node, uint32_t i_code, uint32_t i_size)
{
 8000c1a:	b580      	push	{r7, lr}
 8000c1c:	b084      	sub	sp, #16
 8000c1e:	af00      	add	r7, sp, #0
 8000c20:	60f8      	str	r0, [r7, #12]
 8000c22:	60b9      	str	r1, [r7, #8]
 8000c24:	607a      	str	r2, [r7, #4]
	// Check right and left pointers
	if((p_node->droite == NULL) && (p_node->gauche == NULL))
 8000c26:	68fb      	ldr	r3, [r7, #12]
 8000c28:	695b      	ldr	r3, [r3, #20]
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	d10a      	bne.n	8000c44 <create_code+0x2a>
 8000c2e:	68fb      	ldr	r3, [r7, #12]
 8000c30:	691b      	ldr	r3, [r3, #16]
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d106      	bne.n	8000c44 <create_code+0x2a>
	{
		// Fill in node
		p_node->size_code = i_size;
 8000c36:	68fb      	ldr	r3, [r7, #12]
 8000c38:	687a      	ldr	r2, [r7, #4]
 8000c3a:	60da      	str	r2, [r3, #12]
		p_node->code      = i_code;
 8000c3c:	68fb      	ldr	r3, [r7, #12]
 8000c3e:	68ba      	ldr	r2, [r7, #8]
 8000c40:	609a      	str	r2, [r3, #8]
 8000c42:	e013      	b.n	8000c6c <create_code+0x52>
	else
	{
		// Continue to browse the tree
		//    Notice : When we go to right we put a 0 in the code
		//             When we go to left we put a 1 in the code
		create_code(p_node->droite, (i_code << 1),       i_size + 1);
 8000c44:	68fb      	ldr	r3, [r7, #12]
 8000c46:	6958      	ldr	r0, [r3, #20]
 8000c48:	68bb      	ldr	r3, [r7, #8]
 8000c4a:	0059      	lsls	r1, r3, #1
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	3301      	adds	r3, #1
 8000c50:	461a      	mov	r2, r3
 8000c52:	f7ff ffe2 	bl	8000c1a <create_code>
		create_code(p_node->gauche, ((i_code << 1) + 1), i_size + 1);
 8000c56:	68fb      	ldr	r3, [r7, #12]
 8000c58:	6918      	ldr	r0, [r3, #16]
 8000c5a:	68bb      	ldr	r3, [r7, #8]
 8000c5c:	005b      	lsls	r3, r3, #1
 8000c5e:	1c59      	adds	r1, r3, #1
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	3301      	adds	r3, #1
 8000c64:	461a      	mov	r2, r3
 8000c66:	f7ff ffd8 	bl	8000c1a <create_code>
	}
}
 8000c6a:	bf00      	nop
 8000c6c:	bf00      	nop
 8000c6e:	3710      	adds	r7, #16
 8000c70:	46bd      	mov	sp, r7
 8000c72:	bd80      	pop	{r7, pc}

08000c74 <compress_text>:

void compress_text(struct node* i_p_root, uint8_t  i_text[], uint8_t* o_compressed_text)
{
 8000c74:	b580      	push	{r7, lr}
 8000c76:	b08a      	sub	sp, #40	; 0x28
 8000c78:	af00      	add	r7, sp, #0
 8000c7a:	60f8      	str	r0, [r7, #12]
 8000c7c:	60b9      	str	r1, [r7, #8]
 8000c7e:	607a      	str	r2, [r7, #4]
	// Variable declaration
	struct node* p_leaf;
	uint32_t     index_bit_text = 0;
 8000c80:	2300      	movs	r3, #0
 8000c82:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t     index_text     = 0;
 8000c84:	2300      	movs	r3, #0
 8000c86:	623b      	str	r3, [r7, #32]
	uint32_t     index_code     = 0;
 8000c88:	2300      	movs	r3, #0
 8000c8a:	61fb      	str	r3, [r7, #28]

	// Write every character of the text
	do
	{
		// Get the character structure
		p_leaf = get_adress(i_p_root, i_text[index_text]);
 8000c8c:	68ba      	ldr	r2, [r7, #8]
 8000c8e:	6a3b      	ldr	r3, [r7, #32]
 8000c90:	4413      	add	r3, r2
 8000c92:	781b      	ldrb	r3, [r3, #0]
 8000c94:	4619      	mov	r1, r3
 8000c96:	68f8      	ldr	r0, [r7, #12]
 8000c98:	f000 f932 	bl	8000f00 <get_adress>
 8000c9c:	61b8      	str	r0, [r7, #24]

		// Write character code
		for (index_code = 0; index_code < p_leaf->size_code; index_code++)
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	61fb      	str	r3, [r7, #28]
 8000ca2:	e034      	b.n	8000d0e <compress_text+0x9a>
		{
			// Read bit value
			is_bit_set = MACRO_READ_BIT(p_leaf->code, index_code);
 8000ca4:	69bb      	ldr	r3, [r7, #24]
 8000ca6:	689b      	ldr	r3, [r3, #8]
 8000ca8:	b2da      	uxtb	r2, r3
 8000caa:	2101      	movs	r1, #1
 8000cac:	69fb      	ldr	r3, [r7, #28]
 8000cae:	fa01 f303 	lsl.w	r3, r1, r3
 8000cb2:	b2db      	uxtb	r3, r3
 8000cb4:	4013      	ands	r3, r2
 8000cb6:	75fb      	strb	r3, [r7, #23]

			//Check if bit is set
			if (is_bit_set)
 8000cb8:	7dfb      	ldrb	r3, [r7, #23]
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d01b      	beq.n	8000cf6 <compress_text+0x82>
			{
				// Set bit in compressed text variable
				o_compressed_text[index_bit_text / 8] =  o_compressed_text[index_bit_text / 8] | (1 << ((index_bit_text % 8)));
 8000cbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cc0:	08db      	lsrs	r3, r3, #3
 8000cc2:	687a      	ldr	r2, [r7, #4]
 8000cc4:	4413      	add	r3, r2
 8000cc6:	781b      	ldrb	r3, [r3, #0]
 8000cc8:	b25a      	sxtb	r2, r3
 8000cca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ccc:	f003 0307 	and.w	r3, r3, #7
 8000cd0:	2101      	movs	r1, #1
 8000cd2:	fa01 f303 	lsl.w	r3, r1, r3
 8000cd6:	b25b      	sxtb	r3, r3
 8000cd8:	4313      	orrs	r3, r2
 8000cda:	b259      	sxtb	r1, r3
 8000cdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cde:	08db      	lsrs	r3, r3, #3
 8000ce0:	687a      	ldr	r2, [r7, #4]
 8000ce2:	4413      	add	r3, r2
 8000ce4:	b2ca      	uxtb	r2, r1
 8000ce6:	701a      	strb	r2, [r3, #0]
				printf("\r \n");
 8000ce8:	4812      	ldr	r0, [pc, #72]	; (8000d34 <compress_text+0xc0>)
 8000cea:	f001 fe7b 	bl	80029e4 <puts>
				printf("1 ");
 8000cee:	4812      	ldr	r0, [pc, #72]	; (8000d38 <compress_text+0xc4>)
 8000cf0:	f001 fdf2 	bl	80028d8 <iprintf>
 8000cf4:	e005      	b.n	8000d02 <compress_text+0x8e>
			}
			else
			{
				printf("\r \n");
 8000cf6:	480f      	ldr	r0, [pc, #60]	; (8000d34 <compress_text+0xc0>)
 8000cf8:	f001 fe74 	bl	80029e4 <puts>
				printf("0 ");
 8000cfc:	480f      	ldr	r0, [pc, #60]	; (8000d3c <compress_text+0xc8>)
 8000cfe:	f001 fdeb 	bl	80028d8 <iprintf>
			}

			// Increment bit text index
			index_bit_text++;
 8000d02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d04:	3301      	adds	r3, #1
 8000d06:	627b      	str	r3, [r7, #36]	; 0x24
		for (index_code = 0; index_code < p_leaf->size_code; index_code++)
 8000d08:	69fb      	ldr	r3, [r7, #28]
 8000d0a:	3301      	adds	r3, #1
 8000d0c:	61fb      	str	r3, [r7, #28]
 8000d0e:	69bb      	ldr	r3, [r7, #24]
 8000d10:	68db      	ldr	r3, [r3, #12]
 8000d12:	69fa      	ldr	r2, [r7, #28]
 8000d14:	429a      	cmp	r2, r3
 8000d16:	d3c5      	bcc.n	8000ca4 <compress_text+0x30>
		}

		// Increment text index
		index_text++;
 8000d18:	6a3b      	ldr	r3, [r7, #32]
 8000d1a:	3301      	adds	r3, #1
 8000d1c:	623b      	str	r3, [r7, #32]

	// Until we reach the end of the chain
	}while(END_CHAR != i_text[index_text]);
 8000d1e:	68ba      	ldr	r2, [r7, #8]
 8000d20:	6a3b      	ldr	r3, [r7, #32]
 8000d22:	4413      	add	r3, r2
 8000d24:	781b      	ldrb	r3, [r3, #0]
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d1b0      	bne.n	8000c8c <compress_text+0x18>
}
 8000d2a:	bf00      	nop
 8000d2c:	bf00      	nop
 8000d2e:	3728      	adds	r7, #40	; 0x28
 8000d30:	46bd      	mov	sp, r7
 8000d32:	bd80      	pop	{r7, pc}
 8000d34:	0800375c 	.word	0x0800375c
 8000d38:	08003760 	.word	0x08003760
 8000d3c:	08003764 	.word	0x08003764

08000d40 <occurrence>:
//=========================================================================================================//
/**
 *  @brief Fill in occurrence array
 */
void occurrence(uint8_t* i_text, uint32_t* o_tab)
{
 8000d40:	b480      	push	{r7}
 8000d42:	b085      	sub	sp, #20
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	6078      	str	r0, [r7, #4]
 8000d48:	6039      	str	r1, [r7, #0]
	// Variable declaration
	uint16_t index = 0;
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	81fb      	strh	r3, [r7, #14]

	do
	{
		// Increment occurrence array
		o_tab[i_text[index]]++;
 8000d4e:	89fb      	ldrh	r3, [r7, #14]
 8000d50:	687a      	ldr	r2, [r7, #4]
 8000d52:	4413      	add	r3, r2
 8000d54:	781b      	ldrb	r3, [r3, #0]
 8000d56:	009b      	lsls	r3, r3, #2
 8000d58:	683a      	ldr	r2, [r7, #0]
 8000d5a:	4413      	add	r3, r2
 8000d5c:	681a      	ldr	r2, [r3, #0]
 8000d5e:	3201      	adds	r2, #1
 8000d60:	601a      	str	r2, [r3, #0]

		// Increment index
		index++;
 8000d62:	89fb      	ldrh	r3, [r7, #14]
 8000d64:	3301      	adds	r3, #1
 8000d66:	81fb      	strh	r3, [r7, #14]

	// Until we reach the end of the chain
	}while(END_CHAR != i_text[index]);
 8000d68:	89fb      	ldrh	r3, [r7, #14]
 8000d6a:	687a      	ldr	r2, [r7, #4]
 8000d6c:	4413      	add	r3, r2
 8000d6e:	781b      	ldrb	r3, [r3, #0]
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d1ec      	bne.n	8000d4e <occurrence+0xe>
}
 8000d74:	bf00      	nop
 8000d76:	bf00      	nop
 8000d78:	3714      	adds	r7, #20
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d80:	4770      	bx	lr

08000d82 <creer_feuille>:

/**
 *  @brief Create leaf
 */
uint16_t creer_feuille(struct node* o_tree[NB_CHAR_MAX], uint32_t i_array[NB_CHAR_MAX])
{
 8000d82:	b590      	push	{r4, r7, lr}
 8000d84:	b085      	sub	sp, #20
 8000d86:	af00      	add	r7, sp, #0
 8000d88:	6078      	str	r0, [r7, #4]
 8000d8a:	6039      	str	r1, [r7, #0]
	// Variable declaration
	uint16_t index_occ   = 0;
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	81fb      	strh	r3, [r7, #14]
	uint16_t r_tree_size = 0;
 8000d90:	2300      	movs	r3, #0
 8000d92:	81bb      	strh	r3, [r7, #12]

	// Check occurrence array
	for (index_occ = 0; index_occ < ARRAY_SIZE; index_occ++)
 8000d94:	2300      	movs	r3, #0
 8000d96:	81fb      	strh	r3, [r7, #14]
 8000d98:	e044      	b.n	8000e24 <creer_feuille+0xa2>
	{
		// If there is a char
		if (0 != i_array[index_occ])
 8000d9a:	89fb      	ldrh	r3, [r7, #14]
 8000d9c:	009b      	lsls	r3, r3, #2
 8000d9e:	683a      	ldr	r2, [r7, #0]
 8000da0:	4413      	add	r3, r2
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d03a      	beq.n	8000e1e <creer_feuille+0x9c>
		{
			// Allocate memory to the new char
			o_tree[r_tree_size] = malloc(sizeof(struct node));
 8000da8:	89bb      	ldrh	r3, [r7, #12]
 8000daa:	009b      	lsls	r3, r3, #2
 8000dac:	687a      	ldr	r2, [r7, #4]
 8000dae:	18d4      	adds	r4, r2, r3
 8000db0:	2018      	movs	r0, #24
 8000db2:	f001 fcd7 	bl	8002764 <malloc>
 8000db6:	4603      	mov	r3, r0
 8000db8:	6023      	str	r3, [r4, #0]

			// Initialize feuille
			o_tree[r_tree_size]->character  = index_occ;
 8000dba:	89bb      	ldrh	r3, [r7, #12]
 8000dbc:	009b      	lsls	r3, r3, #2
 8000dbe:	687a      	ldr	r2, [r7, #4]
 8000dc0:	4413      	add	r3, r2
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	89fa      	ldrh	r2, [r7, #14]
 8000dc6:	b2d2      	uxtb	r2, r2
 8000dc8:	701a      	strb	r2, [r3, #0]
			o_tree[r_tree_size]->occurrence = i_array[index_occ];
 8000dca:	89fb      	ldrh	r3, [r7, #14]
 8000dcc:	009b      	lsls	r3, r3, #2
 8000dce:	683a      	ldr	r2, [r7, #0]
 8000dd0:	441a      	add	r2, r3
 8000dd2:	89bb      	ldrh	r3, [r7, #12]
 8000dd4:	009b      	lsls	r3, r3, #2
 8000dd6:	6879      	ldr	r1, [r7, #4]
 8000dd8:	440b      	add	r3, r1
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	6812      	ldr	r2, [r2, #0]
 8000dde:	605a      	str	r2, [r3, #4]
			o_tree[r_tree_size]->droite     = NULL;
 8000de0:	89bb      	ldrh	r3, [r7, #12]
 8000de2:	009b      	lsls	r3, r3, #2
 8000de4:	687a      	ldr	r2, [r7, #4]
 8000de6:	4413      	add	r3, r2
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	2200      	movs	r2, #0
 8000dec:	615a      	str	r2, [r3, #20]
			o_tree[r_tree_size]->gauche     = NULL;
 8000dee:	89bb      	ldrh	r3, [r7, #12]
 8000df0:	009b      	lsls	r3, r3, #2
 8000df2:	687a      	ldr	r2, [r7, #4]
 8000df4:	4413      	add	r3, r2
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	2200      	movs	r2, #0
 8000dfa:	611a      	str	r2, [r3, #16]
			o_tree[r_tree_size]->code       = 0;
 8000dfc:	89bb      	ldrh	r3, [r7, #12]
 8000dfe:	009b      	lsls	r3, r3, #2
 8000e00:	687a      	ldr	r2, [r7, #4]
 8000e02:	4413      	add	r3, r2
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	2200      	movs	r2, #0
 8000e08:	609a      	str	r2, [r3, #8]
			o_tree[r_tree_size]->size_code  = 0;
 8000e0a:	89bb      	ldrh	r3, [r7, #12]
 8000e0c:	009b      	lsls	r3, r3, #2
 8000e0e:	687a      	ldr	r2, [r7, #4]
 8000e10:	4413      	add	r3, r2
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	2200      	movs	r2, #0
 8000e16:	60da      	str	r2, [r3, #12]

			// Increment index
			r_tree_size++;
 8000e18:	89bb      	ldrh	r3, [r7, #12]
 8000e1a:	3301      	adds	r3, #1
 8000e1c:	81bb      	strh	r3, [r7, #12]
	for (index_occ = 0; index_occ < ARRAY_SIZE; index_occ++)
 8000e1e:	89fb      	ldrh	r3, [r7, #14]
 8000e20:	3301      	adds	r3, #1
 8000e22:	81fb      	strh	r3, [r7, #14]
 8000e24:	89fb      	ldrh	r3, [r7, #14]
 8000e26:	2bfe      	cmp	r3, #254	; 0xfe
 8000e28:	d9b7      	bls.n	8000d9a <creer_feuille+0x18>
		}
	}

	// Return tree size
	return r_tree_size;
 8000e2a:	89bb      	ldrh	r3, [r7, #12]
}
 8000e2c:	4618      	mov	r0, r3
 8000e2e:	3714      	adds	r7, #20
 8000e30:	46bd      	mov	sp, r7
 8000e32:	bd90      	pop	{r4, r7, pc}

08000e34 <sort_tree>:
	}
	printf("\r \n");
}

void sort_tree(struct node* io_tree[NB_CHAR_MAX], uint32_t i_size)
{
 8000e34:	b480      	push	{r7}
 8000e36:	b085      	sub	sp, #20
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	6078      	str	r0, [r7, #4]
 8000e3c:	6039      	str	r1, [r7, #0]
	uint16_t index_algo;
	uint16_t tree_index;
	struct node* p_temp_variable;

	// Repeat the sorted algorithm
	for (index_algo = 0; index_algo < i_size - 1; index_algo++)
 8000e3e:	2300      	movs	r3, #0
 8000e40:	81fb      	strh	r3, [r7, #14]
 8000e42:	e034      	b.n	8000eae <sort_tree+0x7a>
	{
		//Check the entire tree
		for (tree_index = 0; tree_index < i_size - 1; tree_index++)
 8000e44:	2300      	movs	r3, #0
 8000e46:	81bb      	strh	r3, [r7, #12]
 8000e48:	e029      	b.n	8000e9e <sort_tree+0x6a>
		{
			// Check if the next case of the array has more occurrence than the actual one
			if (io_tree[tree_index]->occurrence > io_tree[tree_index + 1]->occurrence)
 8000e4a:	89bb      	ldrh	r3, [r7, #12]
 8000e4c:	009b      	lsls	r3, r3, #2
 8000e4e:	687a      	ldr	r2, [r7, #4]
 8000e50:	4413      	add	r3, r2
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	685a      	ldr	r2, [r3, #4]
 8000e56:	89bb      	ldrh	r3, [r7, #12]
 8000e58:	3301      	adds	r3, #1
 8000e5a:	009b      	lsls	r3, r3, #2
 8000e5c:	6879      	ldr	r1, [r7, #4]
 8000e5e:	440b      	add	r3, r1
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	685b      	ldr	r3, [r3, #4]
 8000e64:	429a      	cmp	r2, r3
 8000e66:	d917      	bls.n	8000e98 <sort_tree+0x64>
			{
				// Invert two case of the array
				p_temp_variable         = io_tree[tree_index];
 8000e68:	89bb      	ldrh	r3, [r7, #12]
 8000e6a:	009b      	lsls	r3, r3, #2
 8000e6c:	687a      	ldr	r2, [r7, #4]
 8000e6e:	4413      	add	r3, r2
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	60bb      	str	r3, [r7, #8]
				io_tree[tree_index]     = io_tree[tree_index + 1];
 8000e74:	89bb      	ldrh	r3, [r7, #12]
 8000e76:	3301      	adds	r3, #1
 8000e78:	009b      	lsls	r3, r3, #2
 8000e7a:	687a      	ldr	r2, [r7, #4]
 8000e7c:	441a      	add	r2, r3
 8000e7e:	89bb      	ldrh	r3, [r7, #12]
 8000e80:	009b      	lsls	r3, r3, #2
 8000e82:	6879      	ldr	r1, [r7, #4]
 8000e84:	440b      	add	r3, r1
 8000e86:	6812      	ldr	r2, [r2, #0]
 8000e88:	601a      	str	r2, [r3, #0]
				io_tree[tree_index + 1] = p_temp_variable;
 8000e8a:	89bb      	ldrh	r3, [r7, #12]
 8000e8c:	3301      	adds	r3, #1
 8000e8e:	009b      	lsls	r3, r3, #2
 8000e90:	687a      	ldr	r2, [r7, #4]
 8000e92:	4413      	add	r3, r2
 8000e94:	68ba      	ldr	r2, [r7, #8]
 8000e96:	601a      	str	r2, [r3, #0]
		for (tree_index = 0; tree_index < i_size - 1; tree_index++)
 8000e98:	89bb      	ldrh	r3, [r7, #12]
 8000e9a:	3301      	adds	r3, #1
 8000e9c:	81bb      	strh	r3, [r7, #12]
 8000e9e:	89ba      	ldrh	r2, [r7, #12]
 8000ea0:	683b      	ldr	r3, [r7, #0]
 8000ea2:	3b01      	subs	r3, #1
 8000ea4:	429a      	cmp	r2, r3
 8000ea6:	d3d0      	bcc.n	8000e4a <sort_tree+0x16>
	for (index_algo = 0; index_algo < i_size - 1; index_algo++)
 8000ea8:	89fb      	ldrh	r3, [r7, #14]
 8000eaa:	3301      	adds	r3, #1
 8000eac:	81fb      	strh	r3, [r7, #14]
 8000eae:	89fa      	ldrh	r2, [r7, #14]
 8000eb0:	683b      	ldr	r3, [r7, #0]
 8000eb2:	3b01      	subs	r3, #1
 8000eb4:	429a      	cmp	r2, r3
 8000eb6:	d3c5      	bcc.n	8000e44 <sort_tree+0x10>
			}
		}
	}
}
 8000eb8:	bf00      	nop
 8000eba:	bf00      	nop
 8000ebc:	3714      	adds	r7, #20
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec4:	4770      	bx	lr

08000ec6 <reduce_tree>:

void reduce_tree(struct node* io_tree[NB_CHAR_MAX], uint32_t i_size)
{
 8000ec6:	b580      	push	{r7, lr}
 8000ec8:	b082      	sub	sp, #8
 8000eca:	af00      	add	r7, sp, #0
 8000ecc:	6078      	str	r0, [r7, #4]
 8000ece:	6039      	str	r1, [r7, #0]
	do
	{
		// Create a new node and stock its adress into tree_index case of io_tree array
		io_tree[0] = new_node(io_tree);
 8000ed0:	6878      	ldr	r0, [r7, #4]
 8000ed2:	f000 f846 	bl	8000f62 <new_node>
 8000ed6:	4602      	mov	r2, r0
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	601a      	str	r2, [r3, #0]

		//Shift tree array
		shift_tree(io_tree, &i_size);
 8000edc:	463b      	mov	r3, r7
 8000ede:	4619      	mov	r1, r3
 8000ee0:	6878      	ldr	r0, [r7, #4]
 8000ee2:	f000 f867 	bl	8000fb4 <shift_tree>

		// Sort tree
		sort_tree(io_tree, i_size);
 8000ee6:	683b      	ldr	r3, [r7, #0]
 8000ee8:	4619      	mov	r1, r3
 8000eea:	6878      	ldr	r0, [r7, #4]
 8000eec:	f7ff ffa2 	bl	8000e34 <sort_tree>

	// Until the tree size reach 0 (1 case)
	} while(i_size != 1);
 8000ef0:	683b      	ldr	r3, [r7, #0]
 8000ef2:	2b01      	cmp	r3, #1
 8000ef4:	d1ec      	bne.n	8000ed0 <reduce_tree+0xa>
}
 8000ef6:	bf00      	nop
 8000ef8:	bf00      	nop
 8000efa:	3708      	adds	r7, #8
 8000efc:	46bd      	mov	sp, r7
 8000efe:	bd80      	pop	{r7, pc}

08000f00 <get_adress>:
		tree_browse(p_node->gauche);
	}
}

struct node* get_adress(struct node* p_node, uint8_t i_char)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b084      	sub	sp, #16
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	6078      	str	r0, [r7, #4]
 8000f08:	460b      	mov	r3, r1
 8000f0a:	70fb      	strb	r3, [r7, #3]
	// Variable declaration
	struct node* r_p_node;

	// Check right and left pointers
	if((p_node->droite == NULL) && (p_node->gauche == NULL))
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	695b      	ldr	r3, [r3, #20]
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d10e      	bne.n	8000f32 <get_adress+0x32>
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	691b      	ldr	r3, [r3, #16]
 8000f18:	2b00      	cmp	r3, #0
 8000f1a:	d10a      	bne.n	8000f32 <get_adress+0x32>
	{
		if (i_char == p_node->character)
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	781b      	ldrb	r3, [r3, #0]
 8000f20:	78fa      	ldrb	r2, [r7, #3]
 8000f22:	429a      	cmp	r2, r3
 8000f24:	d103      	bne.n	8000f2e <get_adress+0x2e>
		{
			r_p_node = p_node;
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	60fb      	str	r3, [r7, #12]
			return r_p_node;
 8000f2a:	68fb      	ldr	r3, [r7, #12]
 8000f2c:	e015      	b.n	8000f5a <get_adress+0x5a>
		}
		else
		{
			return NULL;
 8000f2e:	2300      	movs	r3, #0
 8000f30:	e013      	b.n	8000f5a <get_adress+0x5a>
		}
	}
	else
	{
		// Continue to browse the tree
		r_p_node = get_adress(p_node->droite, i_char);
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	695b      	ldr	r3, [r3, #20]
 8000f36:	78fa      	ldrb	r2, [r7, #3]
 8000f38:	4611      	mov	r1, r2
 8000f3a:	4618      	mov	r0, r3
 8000f3c:	f7ff ffe0 	bl	8000f00 <get_adress>
 8000f40:	60f8      	str	r0, [r7, #12]

		// Check returned value
		if(r_p_node == NULL)
 8000f42:	68fb      	ldr	r3, [r7, #12]
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d108      	bne.n	8000f5a <get_adress+0x5a>
		{
			return get_adress(p_node->gauche, i_char);
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	691b      	ldr	r3, [r3, #16]
 8000f4c:	78fa      	ldrb	r2, [r7, #3]
 8000f4e:	4611      	mov	r1, r2
 8000f50:	4618      	mov	r0, r3
 8000f52:	f7ff ffd5 	bl	8000f00 <get_adress>
 8000f56:	4603      	mov	r3, r0
 8000f58:	e7ff      	b.n	8000f5a <get_adress+0x5a>
		}
	}
}
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	3710      	adds	r7, #16
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	bd80      	pop	{r7, pc}

08000f62 <new_node>:
//=========================================================================================================//
//                                            Private Functions                                            //
//=========================================================================================================//
static struct node* new_node(struct node* i_tree[NB_CHAR_MAX])
{
 8000f62:	b580      	push	{r7, lr}
 8000f64:	b084      	sub	sp, #16
 8000f66:	af00      	add	r7, sp, #0
 8000f68:	6078      	str	r0, [r7, #4]
	// Variable declaration
	struct node* r_p_temp_variable;

	// Allocate memory to the node
	r_p_temp_variable = malloc(sizeof(struct node));
 8000f6a:	2018      	movs	r0, #24
 8000f6c:	f001 fbfa 	bl	8002764 <malloc>
 8000f70:	4603      	mov	r3, r0
 8000f72:	60fb      	str	r3, [r7, #12]

	// Initialize node
	r_p_temp_variable->character  = '!';
 8000f74:	68fb      	ldr	r3, [r7, #12]
 8000f76:	2221      	movs	r2, #33	; 0x21
 8000f78:	701a      	strb	r2, [r3, #0]
	r_p_temp_variable->occurrence = i_tree[0]->occurrence + i_tree[1]->occurrence;
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	685a      	ldr	r2, [r3, #4]
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	3304      	adds	r3, #4
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	685b      	ldr	r3, [r3, #4]
 8000f88:	441a      	add	r2, r3
 8000f8a:	68fb      	ldr	r3, [r7, #12]
 8000f8c:	605a      	str	r2, [r3, #4]
	r_p_temp_variable->droite     = i_tree[0];
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	681a      	ldr	r2, [r3, #0]
 8000f92:	68fb      	ldr	r3, [r7, #12]
 8000f94:	615a      	str	r2, [r3, #20]
	r_p_temp_variable->gauche     = i_tree[1];
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	685a      	ldr	r2, [r3, #4]
 8000f9a:	68fb      	ldr	r3, [r7, #12]
 8000f9c:	611a      	str	r2, [r3, #16]
	r_p_temp_variable->code       = 0;
 8000f9e:	68fb      	ldr	r3, [r7, #12]
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	609a      	str	r2, [r3, #8]
	r_p_temp_variable->size_code  = 0;
 8000fa4:	68fb      	ldr	r3, [r7, #12]
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	60da      	str	r2, [r3, #12]
}
 8000faa:	bf00      	nop
 8000fac:	4618      	mov	r0, r3
 8000fae:	3710      	adds	r7, #16
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	bd80      	pop	{r7, pc}

08000fb4 <shift_tree>:

static void shift_tree(struct node* io_tree[NB_CHAR_MAX], uint32_t* io_size)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	b085      	sub	sp, #20
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]
 8000fbc:	6039      	str	r1, [r7, #0]
	// Variable declaration
	uint16_t index_algo;

	// Reduce tree size
	*io_size = *io_size - 1;
 8000fbe:	683b      	ldr	r3, [r7, #0]
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	1e5a      	subs	r2, r3, #1
 8000fc4:	683b      	ldr	r3, [r7, #0]
 8000fc6:	601a      	str	r2, [r3, #0]

	// Shift all leaf form start index to the end
	for (index_algo = 1; index_algo < *io_size; index_algo++)
 8000fc8:	2301      	movs	r3, #1
 8000fca:	81fb      	strh	r3, [r7, #14]
 8000fcc:	e00d      	b.n	8000fea <shift_tree+0x36>
	{
		io_tree[index_algo] = io_tree[index_algo + 1];
 8000fce:	89fb      	ldrh	r3, [r7, #14]
 8000fd0:	3301      	adds	r3, #1
 8000fd2:	009b      	lsls	r3, r3, #2
 8000fd4:	687a      	ldr	r2, [r7, #4]
 8000fd6:	441a      	add	r2, r3
 8000fd8:	89fb      	ldrh	r3, [r7, #14]
 8000fda:	009b      	lsls	r3, r3, #2
 8000fdc:	6879      	ldr	r1, [r7, #4]
 8000fde:	440b      	add	r3, r1
 8000fe0:	6812      	ldr	r2, [r2, #0]
 8000fe2:	601a      	str	r2, [r3, #0]
	for (index_algo = 1; index_algo < *io_size; index_algo++)
 8000fe4:	89fb      	ldrh	r3, [r7, #14]
 8000fe6:	3301      	adds	r3, #1
 8000fe8:	81fb      	strh	r3, [r7, #14]
 8000fea:	89fa      	ldrh	r2, [r7, #14]
 8000fec:	683b      	ldr	r3, [r7, #0]
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	429a      	cmp	r2, r3
 8000ff2:	d3ec      	bcc.n	8000fce <shift_tree+0x1a>
	}
}
 8000ff4:	bf00      	nop
 8000ff6:	bf00      	nop
 8000ff8:	3714      	adds	r7, #20
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001000:	4770      	bx	lr
	...

08001004 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001008:	4b0e      	ldr	r3, [pc, #56]	; (8001044 <HAL_Init+0x40>)
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	4a0d      	ldr	r2, [pc, #52]	; (8001044 <HAL_Init+0x40>)
 800100e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001012:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001014:	4b0b      	ldr	r3, [pc, #44]	; (8001044 <HAL_Init+0x40>)
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	4a0a      	ldr	r2, [pc, #40]	; (8001044 <HAL_Init+0x40>)
 800101a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800101e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001020:	4b08      	ldr	r3, [pc, #32]	; (8001044 <HAL_Init+0x40>)
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	4a07      	ldr	r2, [pc, #28]	; (8001044 <HAL_Init+0x40>)
 8001026:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800102a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800102c:	2003      	movs	r0, #3
 800102e:	f000 f90d 	bl	800124c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001032:	2000      	movs	r0, #0
 8001034:	f000 f808 	bl	8001048 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001038:	f7ff fc2c 	bl	8000894 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800103c:	2300      	movs	r3, #0
}
 800103e:	4618      	mov	r0, r3
 8001040:	bd80      	pop	{r7, pc}
 8001042:	bf00      	nop
 8001044:	40023c00 	.word	0x40023c00

08001048 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b082      	sub	sp, #8
 800104c:	af00      	add	r7, sp, #0
 800104e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001050:	4b12      	ldr	r3, [pc, #72]	; (800109c <HAL_InitTick+0x54>)
 8001052:	681a      	ldr	r2, [r3, #0]
 8001054:	4b12      	ldr	r3, [pc, #72]	; (80010a0 <HAL_InitTick+0x58>)
 8001056:	781b      	ldrb	r3, [r3, #0]
 8001058:	4619      	mov	r1, r3
 800105a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800105e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001062:	fbb2 f3f3 	udiv	r3, r2, r3
 8001066:	4618      	mov	r0, r3
 8001068:	f000 f917 	bl	800129a <HAL_SYSTICK_Config>
 800106c:	4603      	mov	r3, r0
 800106e:	2b00      	cmp	r3, #0
 8001070:	d001      	beq.n	8001076 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001072:	2301      	movs	r3, #1
 8001074:	e00e      	b.n	8001094 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	2b0f      	cmp	r3, #15
 800107a:	d80a      	bhi.n	8001092 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800107c:	2200      	movs	r2, #0
 800107e:	6879      	ldr	r1, [r7, #4]
 8001080:	f04f 30ff 	mov.w	r0, #4294967295
 8001084:	f000 f8ed 	bl	8001262 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001088:	4a06      	ldr	r2, [pc, #24]	; (80010a4 <HAL_InitTick+0x5c>)
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800108e:	2300      	movs	r3, #0
 8001090:	e000      	b.n	8001094 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001092:	2301      	movs	r3, #1
}
 8001094:	4618      	mov	r0, r3
 8001096:	3708      	adds	r7, #8
 8001098:	46bd      	mov	sp, r7
 800109a:	bd80      	pop	{r7, pc}
 800109c:	20000000 	.word	0x20000000
 80010a0:	20000008 	.word	0x20000008
 80010a4:	20000004 	.word	0x20000004

080010a8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80010a8:	b480      	push	{r7}
 80010aa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80010ac:	4b06      	ldr	r3, [pc, #24]	; (80010c8 <HAL_IncTick+0x20>)
 80010ae:	781b      	ldrb	r3, [r3, #0]
 80010b0:	461a      	mov	r2, r3
 80010b2:	4b06      	ldr	r3, [pc, #24]	; (80010cc <HAL_IncTick+0x24>)
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	4413      	add	r3, r2
 80010b8:	4a04      	ldr	r2, [pc, #16]	; (80010cc <HAL_IncTick+0x24>)
 80010ba:	6013      	str	r3, [r2, #0]
}
 80010bc:	bf00      	nop
 80010be:	46bd      	mov	sp, r7
 80010c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c4:	4770      	bx	lr
 80010c6:	bf00      	nop
 80010c8:	20000008 	.word	0x20000008
 80010cc:	200000dc 	.word	0x200000dc

080010d0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80010d0:	b480      	push	{r7}
 80010d2:	af00      	add	r7, sp, #0
  return uwTick;
 80010d4:	4b03      	ldr	r3, [pc, #12]	; (80010e4 <HAL_GetTick+0x14>)
 80010d6:	681b      	ldr	r3, [r3, #0]
}
 80010d8:	4618      	mov	r0, r3
 80010da:	46bd      	mov	sp, r7
 80010dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e0:	4770      	bx	lr
 80010e2:	bf00      	nop
 80010e4:	200000dc 	.word	0x200000dc

080010e8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010e8:	b480      	push	{r7}
 80010ea:	b085      	sub	sp, #20
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	f003 0307 	and.w	r3, r3, #7
 80010f6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80010f8:	4b0c      	ldr	r3, [pc, #48]	; (800112c <__NVIC_SetPriorityGrouping+0x44>)
 80010fa:	68db      	ldr	r3, [r3, #12]
 80010fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80010fe:	68ba      	ldr	r2, [r7, #8]
 8001100:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001104:	4013      	ands	r3, r2
 8001106:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001108:	68fb      	ldr	r3, [r7, #12]
 800110a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800110c:	68bb      	ldr	r3, [r7, #8]
 800110e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001110:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001114:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001118:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800111a:	4a04      	ldr	r2, [pc, #16]	; (800112c <__NVIC_SetPriorityGrouping+0x44>)
 800111c:	68bb      	ldr	r3, [r7, #8]
 800111e:	60d3      	str	r3, [r2, #12]
}
 8001120:	bf00      	nop
 8001122:	3714      	adds	r7, #20
 8001124:	46bd      	mov	sp, r7
 8001126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112a:	4770      	bx	lr
 800112c:	e000ed00 	.word	0xe000ed00

08001130 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001130:	b480      	push	{r7}
 8001132:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001134:	4b04      	ldr	r3, [pc, #16]	; (8001148 <__NVIC_GetPriorityGrouping+0x18>)
 8001136:	68db      	ldr	r3, [r3, #12]
 8001138:	0a1b      	lsrs	r3, r3, #8
 800113a:	f003 0307 	and.w	r3, r3, #7
}
 800113e:	4618      	mov	r0, r3
 8001140:	46bd      	mov	sp, r7
 8001142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001146:	4770      	bx	lr
 8001148:	e000ed00 	.word	0xe000ed00

0800114c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800114c:	b480      	push	{r7}
 800114e:	b083      	sub	sp, #12
 8001150:	af00      	add	r7, sp, #0
 8001152:	4603      	mov	r3, r0
 8001154:	6039      	str	r1, [r7, #0]
 8001156:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001158:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800115c:	2b00      	cmp	r3, #0
 800115e:	db0a      	blt.n	8001176 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001160:	683b      	ldr	r3, [r7, #0]
 8001162:	b2da      	uxtb	r2, r3
 8001164:	490c      	ldr	r1, [pc, #48]	; (8001198 <__NVIC_SetPriority+0x4c>)
 8001166:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800116a:	0112      	lsls	r2, r2, #4
 800116c:	b2d2      	uxtb	r2, r2
 800116e:	440b      	add	r3, r1
 8001170:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001174:	e00a      	b.n	800118c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001176:	683b      	ldr	r3, [r7, #0]
 8001178:	b2da      	uxtb	r2, r3
 800117a:	4908      	ldr	r1, [pc, #32]	; (800119c <__NVIC_SetPriority+0x50>)
 800117c:	79fb      	ldrb	r3, [r7, #7]
 800117e:	f003 030f 	and.w	r3, r3, #15
 8001182:	3b04      	subs	r3, #4
 8001184:	0112      	lsls	r2, r2, #4
 8001186:	b2d2      	uxtb	r2, r2
 8001188:	440b      	add	r3, r1
 800118a:	761a      	strb	r2, [r3, #24]
}
 800118c:	bf00      	nop
 800118e:	370c      	adds	r7, #12
 8001190:	46bd      	mov	sp, r7
 8001192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001196:	4770      	bx	lr
 8001198:	e000e100 	.word	0xe000e100
 800119c:	e000ed00 	.word	0xe000ed00

080011a0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80011a0:	b480      	push	{r7}
 80011a2:	b089      	sub	sp, #36	; 0x24
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	60f8      	str	r0, [r7, #12]
 80011a8:	60b9      	str	r1, [r7, #8]
 80011aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80011ac:	68fb      	ldr	r3, [r7, #12]
 80011ae:	f003 0307 	and.w	r3, r3, #7
 80011b2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80011b4:	69fb      	ldr	r3, [r7, #28]
 80011b6:	f1c3 0307 	rsb	r3, r3, #7
 80011ba:	2b04      	cmp	r3, #4
 80011bc:	bf28      	it	cs
 80011be:	2304      	movcs	r3, #4
 80011c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80011c2:	69fb      	ldr	r3, [r7, #28]
 80011c4:	3304      	adds	r3, #4
 80011c6:	2b06      	cmp	r3, #6
 80011c8:	d902      	bls.n	80011d0 <NVIC_EncodePriority+0x30>
 80011ca:	69fb      	ldr	r3, [r7, #28]
 80011cc:	3b03      	subs	r3, #3
 80011ce:	e000      	b.n	80011d2 <NVIC_EncodePriority+0x32>
 80011d0:	2300      	movs	r3, #0
 80011d2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011d4:	f04f 32ff 	mov.w	r2, #4294967295
 80011d8:	69bb      	ldr	r3, [r7, #24]
 80011da:	fa02 f303 	lsl.w	r3, r2, r3
 80011de:	43da      	mvns	r2, r3
 80011e0:	68bb      	ldr	r3, [r7, #8]
 80011e2:	401a      	ands	r2, r3
 80011e4:	697b      	ldr	r3, [r7, #20]
 80011e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80011e8:	f04f 31ff 	mov.w	r1, #4294967295
 80011ec:	697b      	ldr	r3, [r7, #20]
 80011ee:	fa01 f303 	lsl.w	r3, r1, r3
 80011f2:	43d9      	mvns	r1, r3
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011f8:	4313      	orrs	r3, r2
         );
}
 80011fa:	4618      	mov	r0, r3
 80011fc:	3724      	adds	r7, #36	; 0x24
 80011fe:	46bd      	mov	sp, r7
 8001200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001204:	4770      	bx	lr
	...

08001208 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	b082      	sub	sp, #8
 800120c:	af00      	add	r7, sp, #0
 800120e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	3b01      	subs	r3, #1
 8001214:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001218:	d301      	bcc.n	800121e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800121a:	2301      	movs	r3, #1
 800121c:	e00f      	b.n	800123e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800121e:	4a0a      	ldr	r2, [pc, #40]	; (8001248 <SysTick_Config+0x40>)
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	3b01      	subs	r3, #1
 8001224:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001226:	210f      	movs	r1, #15
 8001228:	f04f 30ff 	mov.w	r0, #4294967295
 800122c:	f7ff ff8e 	bl	800114c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001230:	4b05      	ldr	r3, [pc, #20]	; (8001248 <SysTick_Config+0x40>)
 8001232:	2200      	movs	r2, #0
 8001234:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001236:	4b04      	ldr	r3, [pc, #16]	; (8001248 <SysTick_Config+0x40>)
 8001238:	2207      	movs	r2, #7
 800123a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800123c:	2300      	movs	r3, #0
}
 800123e:	4618      	mov	r0, r3
 8001240:	3708      	adds	r7, #8
 8001242:	46bd      	mov	sp, r7
 8001244:	bd80      	pop	{r7, pc}
 8001246:	bf00      	nop
 8001248:	e000e010 	.word	0xe000e010

0800124c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	b082      	sub	sp, #8
 8001250:	af00      	add	r7, sp, #0
 8001252:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001254:	6878      	ldr	r0, [r7, #4]
 8001256:	f7ff ff47 	bl	80010e8 <__NVIC_SetPriorityGrouping>
}
 800125a:	bf00      	nop
 800125c:	3708      	adds	r7, #8
 800125e:	46bd      	mov	sp, r7
 8001260:	bd80      	pop	{r7, pc}

08001262 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001262:	b580      	push	{r7, lr}
 8001264:	b086      	sub	sp, #24
 8001266:	af00      	add	r7, sp, #0
 8001268:	4603      	mov	r3, r0
 800126a:	60b9      	str	r1, [r7, #8]
 800126c:	607a      	str	r2, [r7, #4]
 800126e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001270:	2300      	movs	r3, #0
 8001272:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001274:	f7ff ff5c 	bl	8001130 <__NVIC_GetPriorityGrouping>
 8001278:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800127a:	687a      	ldr	r2, [r7, #4]
 800127c:	68b9      	ldr	r1, [r7, #8]
 800127e:	6978      	ldr	r0, [r7, #20]
 8001280:	f7ff ff8e 	bl	80011a0 <NVIC_EncodePriority>
 8001284:	4602      	mov	r2, r0
 8001286:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800128a:	4611      	mov	r1, r2
 800128c:	4618      	mov	r0, r3
 800128e:	f7ff ff5d 	bl	800114c <__NVIC_SetPriority>
}
 8001292:	bf00      	nop
 8001294:	3718      	adds	r7, #24
 8001296:	46bd      	mov	sp, r7
 8001298:	bd80      	pop	{r7, pc}

0800129a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800129a:	b580      	push	{r7, lr}
 800129c:	b082      	sub	sp, #8
 800129e:	af00      	add	r7, sp, #0
 80012a0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80012a2:	6878      	ldr	r0, [r7, #4]
 80012a4:	f7ff ffb0 	bl	8001208 <SysTick_Config>
 80012a8:	4603      	mov	r3, r0
}
 80012aa:	4618      	mov	r0, r3
 80012ac:	3708      	adds	r7, #8
 80012ae:	46bd      	mov	sp, r7
 80012b0:	bd80      	pop	{r7, pc}
	...

080012b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80012b4:	b480      	push	{r7}
 80012b6:	b089      	sub	sp, #36	; 0x24
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
 80012bc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80012be:	2300      	movs	r3, #0
 80012c0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80012c2:	2300      	movs	r3, #0
 80012c4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80012c6:	2300      	movs	r3, #0
 80012c8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80012ca:	2300      	movs	r3, #0
 80012cc:	61fb      	str	r3, [r7, #28]
 80012ce:	e165      	b.n	800159c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80012d0:	2201      	movs	r2, #1
 80012d2:	69fb      	ldr	r3, [r7, #28]
 80012d4:	fa02 f303 	lsl.w	r3, r2, r3
 80012d8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80012da:	683b      	ldr	r3, [r7, #0]
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	697a      	ldr	r2, [r7, #20]
 80012e0:	4013      	ands	r3, r2
 80012e2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80012e4:	693a      	ldr	r2, [r7, #16]
 80012e6:	697b      	ldr	r3, [r7, #20]
 80012e8:	429a      	cmp	r2, r3
 80012ea:	f040 8154 	bne.w	8001596 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80012ee:	683b      	ldr	r3, [r7, #0]
 80012f0:	685b      	ldr	r3, [r3, #4]
 80012f2:	f003 0303 	and.w	r3, r3, #3
 80012f6:	2b01      	cmp	r3, #1
 80012f8:	d005      	beq.n	8001306 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80012fa:	683b      	ldr	r3, [r7, #0]
 80012fc:	685b      	ldr	r3, [r3, #4]
 80012fe:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001302:	2b02      	cmp	r3, #2
 8001304:	d130      	bne.n	8001368 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	689b      	ldr	r3, [r3, #8]
 800130a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800130c:	69fb      	ldr	r3, [r7, #28]
 800130e:	005b      	lsls	r3, r3, #1
 8001310:	2203      	movs	r2, #3
 8001312:	fa02 f303 	lsl.w	r3, r2, r3
 8001316:	43db      	mvns	r3, r3
 8001318:	69ba      	ldr	r2, [r7, #24]
 800131a:	4013      	ands	r3, r2
 800131c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800131e:	683b      	ldr	r3, [r7, #0]
 8001320:	68da      	ldr	r2, [r3, #12]
 8001322:	69fb      	ldr	r3, [r7, #28]
 8001324:	005b      	lsls	r3, r3, #1
 8001326:	fa02 f303 	lsl.w	r3, r2, r3
 800132a:	69ba      	ldr	r2, [r7, #24]
 800132c:	4313      	orrs	r3, r2
 800132e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	69ba      	ldr	r2, [r7, #24]
 8001334:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	685b      	ldr	r3, [r3, #4]
 800133a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800133c:	2201      	movs	r2, #1
 800133e:	69fb      	ldr	r3, [r7, #28]
 8001340:	fa02 f303 	lsl.w	r3, r2, r3
 8001344:	43db      	mvns	r3, r3
 8001346:	69ba      	ldr	r2, [r7, #24]
 8001348:	4013      	ands	r3, r2
 800134a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800134c:	683b      	ldr	r3, [r7, #0]
 800134e:	685b      	ldr	r3, [r3, #4]
 8001350:	091b      	lsrs	r3, r3, #4
 8001352:	f003 0201 	and.w	r2, r3, #1
 8001356:	69fb      	ldr	r3, [r7, #28]
 8001358:	fa02 f303 	lsl.w	r3, r2, r3
 800135c:	69ba      	ldr	r2, [r7, #24]
 800135e:	4313      	orrs	r3, r2
 8001360:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	69ba      	ldr	r2, [r7, #24]
 8001366:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001368:	683b      	ldr	r3, [r7, #0]
 800136a:	685b      	ldr	r3, [r3, #4]
 800136c:	f003 0303 	and.w	r3, r3, #3
 8001370:	2b03      	cmp	r3, #3
 8001372:	d017      	beq.n	80013a4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	68db      	ldr	r3, [r3, #12]
 8001378:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800137a:	69fb      	ldr	r3, [r7, #28]
 800137c:	005b      	lsls	r3, r3, #1
 800137e:	2203      	movs	r2, #3
 8001380:	fa02 f303 	lsl.w	r3, r2, r3
 8001384:	43db      	mvns	r3, r3
 8001386:	69ba      	ldr	r2, [r7, #24]
 8001388:	4013      	ands	r3, r2
 800138a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800138c:	683b      	ldr	r3, [r7, #0]
 800138e:	689a      	ldr	r2, [r3, #8]
 8001390:	69fb      	ldr	r3, [r7, #28]
 8001392:	005b      	lsls	r3, r3, #1
 8001394:	fa02 f303 	lsl.w	r3, r2, r3
 8001398:	69ba      	ldr	r2, [r7, #24]
 800139a:	4313      	orrs	r3, r2
 800139c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	69ba      	ldr	r2, [r7, #24]
 80013a2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80013a4:	683b      	ldr	r3, [r7, #0]
 80013a6:	685b      	ldr	r3, [r3, #4]
 80013a8:	f003 0303 	and.w	r3, r3, #3
 80013ac:	2b02      	cmp	r3, #2
 80013ae:	d123      	bne.n	80013f8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80013b0:	69fb      	ldr	r3, [r7, #28]
 80013b2:	08da      	lsrs	r2, r3, #3
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	3208      	adds	r2, #8
 80013b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80013bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80013be:	69fb      	ldr	r3, [r7, #28]
 80013c0:	f003 0307 	and.w	r3, r3, #7
 80013c4:	009b      	lsls	r3, r3, #2
 80013c6:	220f      	movs	r2, #15
 80013c8:	fa02 f303 	lsl.w	r3, r2, r3
 80013cc:	43db      	mvns	r3, r3
 80013ce:	69ba      	ldr	r2, [r7, #24]
 80013d0:	4013      	ands	r3, r2
 80013d2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80013d4:	683b      	ldr	r3, [r7, #0]
 80013d6:	691a      	ldr	r2, [r3, #16]
 80013d8:	69fb      	ldr	r3, [r7, #28]
 80013da:	f003 0307 	and.w	r3, r3, #7
 80013de:	009b      	lsls	r3, r3, #2
 80013e0:	fa02 f303 	lsl.w	r3, r2, r3
 80013e4:	69ba      	ldr	r2, [r7, #24]
 80013e6:	4313      	orrs	r3, r2
 80013e8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80013ea:	69fb      	ldr	r3, [r7, #28]
 80013ec:	08da      	lsrs	r2, r3, #3
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	3208      	adds	r2, #8
 80013f2:	69b9      	ldr	r1, [r7, #24]
 80013f4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80013fe:	69fb      	ldr	r3, [r7, #28]
 8001400:	005b      	lsls	r3, r3, #1
 8001402:	2203      	movs	r2, #3
 8001404:	fa02 f303 	lsl.w	r3, r2, r3
 8001408:	43db      	mvns	r3, r3
 800140a:	69ba      	ldr	r2, [r7, #24]
 800140c:	4013      	ands	r3, r2
 800140e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001410:	683b      	ldr	r3, [r7, #0]
 8001412:	685b      	ldr	r3, [r3, #4]
 8001414:	f003 0203 	and.w	r2, r3, #3
 8001418:	69fb      	ldr	r3, [r7, #28]
 800141a:	005b      	lsls	r3, r3, #1
 800141c:	fa02 f303 	lsl.w	r3, r2, r3
 8001420:	69ba      	ldr	r2, [r7, #24]
 8001422:	4313      	orrs	r3, r2
 8001424:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	69ba      	ldr	r2, [r7, #24]
 800142a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800142c:	683b      	ldr	r3, [r7, #0]
 800142e:	685b      	ldr	r3, [r3, #4]
 8001430:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001434:	2b00      	cmp	r3, #0
 8001436:	f000 80ae 	beq.w	8001596 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800143a:	2300      	movs	r3, #0
 800143c:	60fb      	str	r3, [r7, #12]
 800143e:	4b5d      	ldr	r3, [pc, #372]	; (80015b4 <HAL_GPIO_Init+0x300>)
 8001440:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001442:	4a5c      	ldr	r2, [pc, #368]	; (80015b4 <HAL_GPIO_Init+0x300>)
 8001444:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001448:	6453      	str	r3, [r2, #68]	; 0x44
 800144a:	4b5a      	ldr	r3, [pc, #360]	; (80015b4 <HAL_GPIO_Init+0x300>)
 800144c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800144e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001452:	60fb      	str	r3, [r7, #12]
 8001454:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001456:	4a58      	ldr	r2, [pc, #352]	; (80015b8 <HAL_GPIO_Init+0x304>)
 8001458:	69fb      	ldr	r3, [r7, #28]
 800145a:	089b      	lsrs	r3, r3, #2
 800145c:	3302      	adds	r3, #2
 800145e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001462:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001464:	69fb      	ldr	r3, [r7, #28]
 8001466:	f003 0303 	and.w	r3, r3, #3
 800146a:	009b      	lsls	r3, r3, #2
 800146c:	220f      	movs	r2, #15
 800146e:	fa02 f303 	lsl.w	r3, r2, r3
 8001472:	43db      	mvns	r3, r3
 8001474:	69ba      	ldr	r2, [r7, #24]
 8001476:	4013      	ands	r3, r2
 8001478:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	4a4f      	ldr	r2, [pc, #316]	; (80015bc <HAL_GPIO_Init+0x308>)
 800147e:	4293      	cmp	r3, r2
 8001480:	d025      	beq.n	80014ce <HAL_GPIO_Init+0x21a>
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	4a4e      	ldr	r2, [pc, #312]	; (80015c0 <HAL_GPIO_Init+0x30c>)
 8001486:	4293      	cmp	r3, r2
 8001488:	d01f      	beq.n	80014ca <HAL_GPIO_Init+0x216>
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	4a4d      	ldr	r2, [pc, #308]	; (80015c4 <HAL_GPIO_Init+0x310>)
 800148e:	4293      	cmp	r3, r2
 8001490:	d019      	beq.n	80014c6 <HAL_GPIO_Init+0x212>
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	4a4c      	ldr	r2, [pc, #304]	; (80015c8 <HAL_GPIO_Init+0x314>)
 8001496:	4293      	cmp	r3, r2
 8001498:	d013      	beq.n	80014c2 <HAL_GPIO_Init+0x20e>
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	4a4b      	ldr	r2, [pc, #300]	; (80015cc <HAL_GPIO_Init+0x318>)
 800149e:	4293      	cmp	r3, r2
 80014a0:	d00d      	beq.n	80014be <HAL_GPIO_Init+0x20a>
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	4a4a      	ldr	r2, [pc, #296]	; (80015d0 <HAL_GPIO_Init+0x31c>)
 80014a6:	4293      	cmp	r3, r2
 80014a8:	d007      	beq.n	80014ba <HAL_GPIO_Init+0x206>
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	4a49      	ldr	r2, [pc, #292]	; (80015d4 <HAL_GPIO_Init+0x320>)
 80014ae:	4293      	cmp	r3, r2
 80014b0:	d101      	bne.n	80014b6 <HAL_GPIO_Init+0x202>
 80014b2:	2306      	movs	r3, #6
 80014b4:	e00c      	b.n	80014d0 <HAL_GPIO_Init+0x21c>
 80014b6:	2307      	movs	r3, #7
 80014b8:	e00a      	b.n	80014d0 <HAL_GPIO_Init+0x21c>
 80014ba:	2305      	movs	r3, #5
 80014bc:	e008      	b.n	80014d0 <HAL_GPIO_Init+0x21c>
 80014be:	2304      	movs	r3, #4
 80014c0:	e006      	b.n	80014d0 <HAL_GPIO_Init+0x21c>
 80014c2:	2303      	movs	r3, #3
 80014c4:	e004      	b.n	80014d0 <HAL_GPIO_Init+0x21c>
 80014c6:	2302      	movs	r3, #2
 80014c8:	e002      	b.n	80014d0 <HAL_GPIO_Init+0x21c>
 80014ca:	2301      	movs	r3, #1
 80014cc:	e000      	b.n	80014d0 <HAL_GPIO_Init+0x21c>
 80014ce:	2300      	movs	r3, #0
 80014d0:	69fa      	ldr	r2, [r7, #28]
 80014d2:	f002 0203 	and.w	r2, r2, #3
 80014d6:	0092      	lsls	r2, r2, #2
 80014d8:	4093      	lsls	r3, r2
 80014da:	69ba      	ldr	r2, [r7, #24]
 80014dc:	4313      	orrs	r3, r2
 80014de:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80014e0:	4935      	ldr	r1, [pc, #212]	; (80015b8 <HAL_GPIO_Init+0x304>)
 80014e2:	69fb      	ldr	r3, [r7, #28]
 80014e4:	089b      	lsrs	r3, r3, #2
 80014e6:	3302      	adds	r3, #2
 80014e8:	69ba      	ldr	r2, [r7, #24]
 80014ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80014ee:	4b3a      	ldr	r3, [pc, #232]	; (80015d8 <HAL_GPIO_Init+0x324>)
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80014f4:	693b      	ldr	r3, [r7, #16]
 80014f6:	43db      	mvns	r3, r3
 80014f8:	69ba      	ldr	r2, [r7, #24]
 80014fa:	4013      	ands	r3, r2
 80014fc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80014fe:	683b      	ldr	r3, [r7, #0]
 8001500:	685b      	ldr	r3, [r3, #4]
 8001502:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001506:	2b00      	cmp	r3, #0
 8001508:	d003      	beq.n	8001512 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800150a:	69ba      	ldr	r2, [r7, #24]
 800150c:	693b      	ldr	r3, [r7, #16]
 800150e:	4313      	orrs	r3, r2
 8001510:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001512:	4a31      	ldr	r2, [pc, #196]	; (80015d8 <HAL_GPIO_Init+0x324>)
 8001514:	69bb      	ldr	r3, [r7, #24]
 8001516:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001518:	4b2f      	ldr	r3, [pc, #188]	; (80015d8 <HAL_GPIO_Init+0x324>)
 800151a:	685b      	ldr	r3, [r3, #4]
 800151c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800151e:	693b      	ldr	r3, [r7, #16]
 8001520:	43db      	mvns	r3, r3
 8001522:	69ba      	ldr	r2, [r7, #24]
 8001524:	4013      	ands	r3, r2
 8001526:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001528:	683b      	ldr	r3, [r7, #0]
 800152a:	685b      	ldr	r3, [r3, #4]
 800152c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001530:	2b00      	cmp	r3, #0
 8001532:	d003      	beq.n	800153c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001534:	69ba      	ldr	r2, [r7, #24]
 8001536:	693b      	ldr	r3, [r7, #16]
 8001538:	4313      	orrs	r3, r2
 800153a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800153c:	4a26      	ldr	r2, [pc, #152]	; (80015d8 <HAL_GPIO_Init+0x324>)
 800153e:	69bb      	ldr	r3, [r7, #24]
 8001540:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001542:	4b25      	ldr	r3, [pc, #148]	; (80015d8 <HAL_GPIO_Init+0x324>)
 8001544:	689b      	ldr	r3, [r3, #8]
 8001546:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001548:	693b      	ldr	r3, [r7, #16]
 800154a:	43db      	mvns	r3, r3
 800154c:	69ba      	ldr	r2, [r7, #24]
 800154e:	4013      	ands	r3, r2
 8001550:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001552:	683b      	ldr	r3, [r7, #0]
 8001554:	685b      	ldr	r3, [r3, #4]
 8001556:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800155a:	2b00      	cmp	r3, #0
 800155c:	d003      	beq.n	8001566 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800155e:	69ba      	ldr	r2, [r7, #24]
 8001560:	693b      	ldr	r3, [r7, #16]
 8001562:	4313      	orrs	r3, r2
 8001564:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001566:	4a1c      	ldr	r2, [pc, #112]	; (80015d8 <HAL_GPIO_Init+0x324>)
 8001568:	69bb      	ldr	r3, [r7, #24]
 800156a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800156c:	4b1a      	ldr	r3, [pc, #104]	; (80015d8 <HAL_GPIO_Init+0x324>)
 800156e:	68db      	ldr	r3, [r3, #12]
 8001570:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001572:	693b      	ldr	r3, [r7, #16]
 8001574:	43db      	mvns	r3, r3
 8001576:	69ba      	ldr	r2, [r7, #24]
 8001578:	4013      	ands	r3, r2
 800157a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800157c:	683b      	ldr	r3, [r7, #0]
 800157e:	685b      	ldr	r3, [r3, #4]
 8001580:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001584:	2b00      	cmp	r3, #0
 8001586:	d003      	beq.n	8001590 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001588:	69ba      	ldr	r2, [r7, #24]
 800158a:	693b      	ldr	r3, [r7, #16]
 800158c:	4313      	orrs	r3, r2
 800158e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001590:	4a11      	ldr	r2, [pc, #68]	; (80015d8 <HAL_GPIO_Init+0x324>)
 8001592:	69bb      	ldr	r3, [r7, #24]
 8001594:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001596:	69fb      	ldr	r3, [r7, #28]
 8001598:	3301      	adds	r3, #1
 800159a:	61fb      	str	r3, [r7, #28]
 800159c:	69fb      	ldr	r3, [r7, #28]
 800159e:	2b0f      	cmp	r3, #15
 80015a0:	f67f ae96 	bls.w	80012d0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80015a4:	bf00      	nop
 80015a6:	bf00      	nop
 80015a8:	3724      	adds	r7, #36	; 0x24
 80015aa:	46bd      	mov	sp, r7
 80015ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b0:	4770      	bx	lr
 80015b2:	bf00      	nop
 80015b4:	40023800 	.word	0x40023800
 80015b8:	40013800 	.word	0x40013800
 80015bc:	40020000 	.word	0x40020000
 80015c0:	40020400 	.word	0x40020400
 80015c4:	40020800 	.word	0x40020800
 80015c8:	40020c00 	.word	0x40020c00
 80015cc:	40021000 	.word	0x40021000
 80015d0:	40021400 	.word	0x40021400
 80015d4:	40021800 	.word	0x40021800
 80015d8:	40013c00 	.word	0x40013c00

080015dc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80015dc:	b480      	push	{r7}
 80015de:	b083      	sub	sp, #12
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
 80015e4:	460b      	mov	r3, r1
 80015e6:	807b      	strh	r3, [r7, #2]
 80015e8:	4613      	mov	r3, r2
 80015ea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80015ec:	787b      	ldrb	r3, [r7, #1]
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d003      	beq.n	80015fa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80015f2:	887a      	ldrh	r2, [r7, #2]
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80015f8:	e003      	b.n	8001602 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80015fa:	887b      	ldrh	r3, [r7, #2]
 80015fc:	041a      	lsls	r2, r3, #16
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	619a      	str	r2, [r3, #24]
}
 8001602:	bf00      	nop
 8001604:	370c      	adds	r7, #12
 8001606:	46bd      	mov	sp, r7
 8001608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160c:	4770      	bx	lr
	...

08001610 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b084      	sub	sp, #16
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]
 8001618:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	2b00      	cmp	r3, #0
 800161e:	d101      	bne.n	8001624 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001620:	2301      	movs	r3, #1
 8001622:	e0cc      	b.n	80017be <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001624:	4b68      	ldr	r3, [pc, #416]	; (80017c8 <HAL_RCC_ClockConfig+0x1b8>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	f003 030f 	and.w	r3, r3, #15
 800162c:	683a      	ldr	r2, [r7, #0]
 800162e:	429a      	cmp	r2, r3
 8001630:	d90c      	bls.n	800164c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001632:	4b65      	ldr	r3, [pc, #404]	; (80017c8 <HAL_RCC_ClockConfig+0x1b8>)
 8001634:	683a      	ldr	r2, [r7, #0]
 8001636:	b2d2      	uxtb	r2, r2
 8001638:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800163a:	4b63      	ldr	r3, [pc, #396]	; (80017c8 <HAL_RCC_ClockConfig+0x1b8>)
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	f003 030f 	and.w	r3, r3, #15
 8001642:	683a      	ldr	r2, [r7, #0]
 8001644:	429a      	cmp	r2, r3
 8001646:	d001      	beq.n	800164c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001648:	2301      	movs	r3, #1
 800164a:	e0b8      	b.n	80017be <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	f003 0302 	and.w	r3, r3, #2
 8001654:	2b00      	cmp	r3, #0
 8001656:	d020      	beq.n	800169a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	f003 0304 	and.w	r3, r3, #4
 8001660:	2b00      	cmp	r3, #0
 8001662:	d005      	beq.n	8001670 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001664:	4b59      	ldr	r3, [pc, #356]	; (80017cc <HAL_RCC_ClockConfig+0x1bc>)
 8001666:	689b      	ldr	r3, [r3, #8]
 8001668:	4a58      	ldr	r2, [pc, #352]	; (80017cc <HAL_RCC_ClockConfig+0x1bc>)
 800166a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800166e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	f003 0308 	and.w	r3, r3, #8
 8001678:	2b00      	cmp	r3, #0
 800167a:	d005      	beq.n	8001688 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800167c:	4b53      	ldr	r3, [pc, #332]	; (80017cc <HAL_RCC_ClockConfig+0x1bc>)
 800167e:	689b      	ldr	r3, [r3, #8]
 8001680:	4a52      	ldr	r2, [pc, #328]	; (80017cc <HAL_RCC_ClockConfig+0x1bc>)
 8001682:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001686:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001688:	4b50      	ldr	r3, [pc, #320]	; (80017cc <HAL_RCC_ClockConfig+0x1bc>)
 800168a:	689b      	ldr	r3, [r3, #8]
 800168c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	689b      	ldr	r3, [r3, #8]
 8001694:	494d      	ldr	r1, [pc, #308]	; (80017cc <HAL_RCC_ClockConfig+0x1bc>)
 8001696:	4313      	orrs	r3, r2
 8001698:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	f003 0301 	and.w	r3, r3, #1
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d044      	beq.n	8001730 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	685b      	ldr	r3, [r3, #4]
 80016aa:	2b01      	cmp	r3, #1
 80016ac:	d107      	bne.n	80016be <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016ae:	4b47      	ldr	r3, [pc, #284]	; (80017cc <HAL_RCC_ClockConfig+0x1bc>)
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d119      	bne.n	80016ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80016ba:	2301      	movs	r3, #1
 80016bc:	e07f      	b.n	80017be <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	685b      	ldr	r3, [r3, #4]
 80016c2:	2b02      	cmp	r3, #2
 80016c4:	d003      	beq.n	80016ce <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80016ca:	2b03      	cmp	r3, #3
 80016cc:	d107      	bne.n	80016de <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016ce:	4b3f      	ldr	r3, [pc, #252]	; (80017cc <HAL_RCC_ClockConfig+0x1bc>)
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d109      	bne.n	80016ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80016da:	2301      	movs	r3, #1
 80016dc:	e06f      	b.n	80017be <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016de:	4b3b      	ldr	r3, [pc, #236]	; (80017cc <HAL_RCC_ClockConfig+0x1bc>)
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	f003 0302 	and.w	r3, r3, #2
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d101      	bne.n	80016ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80016ea:	2301      	movs	r3, #1
 80016ec:	e067      	b.n	80017be <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80016ee:	4b37      	ldr	r3, [pc, #220]	; (80017cc <HAL_RCC_ClockConfig+0x1bc>)
 80016f0:	689b      	ldr	r3, [r3, #8]
 80016f2:	f023 0203 	bic.w	r2, r3, #3
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	685b      	ldr	r3, [r3, #4]
 80016fa:	4934      	ldr	r1, [pc, #208]	; (80017cc <HAL_RCC_ClockConfig+0x1bc>)
 80016fc:	4313      	orrs	r3, r2
 80016fe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001700:	f7ff fce6 	bl	80010d0 <HAL_GetTick>
 8001704:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001706:	e00a      	b.n	800171e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001708:	f7ff fce2 	bl	80010d0 <HAL_GetTick>
 800170c:	4602      	mov	r2, r0
 800170e:	68fb      	ldr	r3, [r7, #12]
 8001710:	1ad3      	subs	r3, r2, r3
 8001712:	f241 3288 	movw	r2, #5000	; 0x1388
 8001716:	4293      	cmp	r3, r2
 8001718:	d901      	bls.n	800171e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800171a:	2303      	movs	r3, #3
 800171c:	e04f      	b.n	80017be <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800171e:	4b2b      	ldr	r3, [pc, #172]	; (80017cc <HAL_RCC_ClockConfig+0x1bc>)
 8001720:	689b      	ldr	r3, [r3, #8]
 8001722:	f003 020c 	and.w	r2, r3, #12
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	685b      	ldr	r3, [r3, #4]
 800172a:	009b      	lsls	r3, r3, #2
 800172c:	429a      	cmp	r2, r3
 800172e:	d1eb      	bne.n	8001708 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001730:	4b25      	ldr	r3, [pc, #148]	; (80017c8 <HAL_RCC_ClockConfig+0x1b8>)
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	f003 030f 	and.w	r3, r3, #15
 8001738:	683a      	ldr	r2, [r7, #0]
 800173a:	429a      	cmp	r2, r3
 800173c:	d20c      	bcs.n	8001758 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800173e:	4b22      	ldr	r3, [pc, #136]	; (80017c8 <HAL_RCC_ClockConfig+0x1b8>)
 8001740:	683a      	ldr	r2, [r7, #0]
 8001742:	b2d2      	uxtb	r2, r2
 8001744:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001746:	4b20      	ldr	r3, [pc, #128]	; (80017c8 <HAL_RCC_ClockConfig+0x1b8>)
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	f003 030f 	and.w	r3, r3, #15
 800174e:	683a      	ldr	r2, [r7, #0]
 8001750:	429a      	cmp	r2, r3
 8001752:	d001      	beq.n	8001758 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001754:	2301      	movs	r3, #1
 8001756:	e032      	b.n	80017be <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	f003 0304 	and.w	r3, r3, #4
 8001760:	2b00      	cmp	r3, #0
 8001762:	d008      	beq.n	8001776 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001764:	4b19      	ldr	r3, [pc, #100]	; (80017cc <HAL_RCC_ClockConfig+0x1bc>)
 8001766:	689b      	ldr	r3, [r3, #8]
 8001768:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	68db      	ldr	r3, [r3, #12]
 8001770:	4916      	ldr	r1, [pc, #88]	; (80017cc <HAL_RCC_ClockConfig+0x1bc>)
 8001772:	4313      	orrs	r3, r2
 8001774:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	f003 0308 	and.w	r3, r3, #8
 800177e:	2b00      	cmp	r3, #0
 8001780:	d009      	beq.n	8001796 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001782:	4b12      	ldr	r3, [pc, #72]	; (80017cc <HAL_RCC_ClockConfig+0x1bc>)
 8001784:	689b      	ldr	r3, [r3, #8]
 8001786:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	691b      	ldr	r3, [r3, #16]
 800178e:	00db      	lsls	r3, r3, #3
 8001790:	490e      	ldr	r1, [pc, #56]	; (80017cc <HAL_RCC_ClockConfig+0x1bc>)
 8001792:	4313      	orrs	r3, r2
 8001794:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001796:	f000 f855 	bl	8001844 <HAL_RCC_GetSysClockFreq>
 800179a:	4602      	mov	r2, r0
 800179c:	4b0b      	ldr	r3, [pc, #44]	; (80017cc <HAL_RCC_ClockConfig+0x1bc>)
 800179e:	689b      	ldr	r3, [r3, #8]
 80017a0:	091b      	lsrs	r3, r3, #4
 80017a2:	f003 030f 	and.w	r3, r3, #15
 80017a6:	490a      	ldr	r1, [pc, #40]	; (80017d0 <HAL_RCC_ClockConfig+0x1c0>)
 80017a8:	5ccb      	ldrb	r3, [r1, r3]
 80017aa:	fa22 f303 	lsr.w	r3, r2, r3
 80017ae:	4a09      	ldr	r2, [pc, #36]	; (80017d4 <HAL_RCC_ClockConfig+0x1c4>)
 80017b0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80017b2:	4b09      	ldr	r3, [pc, #36]	; (80017d8 <HAL_RCC_ClockConfig+0x1c8>)
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	4618      	mov	r0, r3
 80017b8:	f7ff fc46 	bl	8001048 <HAL_InitTick>

  return HAL_OK;
 80017bc:	2300      	movs	r3, #0
}
 80017be:	4618      	mov	r0, r3
 80017c0:	3710      	adds	r7, #16
 80017c2:	46bd      	mov	sp, r7
 80017c4:	bd80      	pop	{r7, pc}
 80017c6:	bf00      	nop
 80017c8:	40023c00 	.word	0x40023c00
 80017cc:	40023800 	.word	0x40023800
 80017d0:	08003768 	.word	0x08003768
 80017d4:	20000000 	.word	0x20000000
 80017d8:	20000004 	.word	0x20000004

080017dc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80017dc:	b480      	push	{r7}
 80017de:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80017e0:	4b03      	ldr	r3, [pc, #12]	; (80017f0 <HAL_RCC_GetHCLKFreq+0x14>)
 80017e2:	681b      	ldr	r3, [r3, #0]
}
 80017e4:	4618      	mov	r0, r3
 80017e6:	46bd      	mov	sp, r7
 80017e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ec:	4770      	bx	lr
 80017ee:	bf00      	nop
 80017f0:	20000000 	.word	0x20000000

080017f4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80017f8:	f7ff fff0 	bl	80017dc <HAL_RCC_GetHCLKFreq>
 80017fc:	4602      	mov	r2, r0
 80017fe:	4b05      	ldr	r3, [pc, #20]	; (8001814 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001800:	689b      	ldr	r3, [r3, #8]
 8001802:	0a9b      	lsrs	r3, r3, #10
 8001804:	f003 0307 	and.w	r3, r3, #7
 8001808:	4903      	ldr	r1, [pc, #12]	; (8001818 <HAL_RCC_GetPCLK1Freq+0x24>)
 800180a:	5ccb      	ldrb	r3, [r1, r3]
 800180c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001810:	4618      	mov	r0, r3
 8001812:	bd80      	pop	{r7, pc}
 8001814:	40023800 	.word	0x40023800
 8001818:	08003778 	.word	0x08003778

0800181c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001820:	f7ff ffdc 	bl	80017dc <HAL_RCC_GetHCLKFreq>
 8001824:	4602      	mov	r2, r0
 8001826:	4b05      	ldr	r3, [pc, #20]	; (800183c <HAL_RCC_GetPCLK2Freq+0x20>)
 8001828:	689b      	ldr	r3, [r3, #8]
 800182a:	0b5b      	lsrs	r3, r3, #13
 800182c:	f003 0307 	and.w	r3, r3, #7
 8001830:	4903      	ldr	r1, [pc, #12]	; (8001840 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001832:	5ccb      	ldrb	r3, [r1, r3]
 8001834:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001838:	4618      	mov	r0, r3
 800183a:	bd80      	pop	{r7, pc}
 800183c:	40023800 	.word	0x40023800
 8001840:	08003778 	.word	0x08003778

08001844 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001844:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001848:	b088      	sub	sp, #32
 800184a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800184c:	2300      	movs	r3, #0
 800184e:	617b      	str	r3, [r7, #20]
  uint32_t pllvco = 0U;
 8001850:	2300      	movs	r3, #0
 8001852:	61fb      	str	r3, [r7, #28]
  uint32_t pllp = 0U;
 8001854:	2300      	movs	r3, #0
 8001856:	613b      	str	r3, [r7, #16]
  uint32_t pllr = 0U;
 8001858:	2300      	movs	r3, #0
 800185a:	60fb      	str	r3, [r7, #12]
  uint32_t sysclockfreq = 0U;
 800185c:	2300      	movs	r3, #0
 800185e:	61bb      	str	r3, [r7, #24]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001860:	4bce      	ldr	r3, [pc, #824]	; (8001b9c <HAL_RCC_GetSysClockFreq+0x358>)
 8001862:	689b      	ldr	r3, [r3, #8]
 8001864:	f003 030c 	and.w	r3, r3, #12
 8001868:	2b0c      	cmp	r3, #12
 800186a:	f200 818d 	bhi.w	8001b88 <HAL_RCC_GetSysClockFreq+0x344>
 800186e:	a201      	add	r2, pc, #4	; (adr r2, 8001874 <HAL_RCC_GetSysClockFreq+0x30>)
 8001870:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001874:	080018a9 	.word	0x080018a9
 8001878:	08001b89 	.word	0x08001b89
 800187c:	08001b89 	.word	0x08001b89
 8001880:	08001b89 	.word	0x08001b89
 8001884:	080018af 	.word	0x080018af
 8001888:	08001b89 	.word	0x08001b89
 800188c:	08001b89 	.word	0x08001b89
 8001890:	08001b89 	.word	0x08001b89
 8001894:	080018b5 	.word	0x080018b5
 8001898:	08001b89 	.word	0x08001b89
 800189c:	08001b89 	.word	0x08001b89
 80018a0:	08001b89 	.word	0x08001b89
 80018a4:	08001a29 	.word	0x08001a29
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80018a8:	4bbd      	ldr	r3, [pc, #756]	; (8001ba0 <HAL_RCC_GetSysClockFreq+0x35c>)
 80018aa:	61bb      	str	r3, [r7, #24]
       break;
 80018ac:	e16f      	b.n	8001b8e <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80018ae:	4bbd      	ldr	r3, [pc, #756]	; (8001ba4 <HAL_RCC_GetSysClockFreq+0x360>)
 80018b0:	61bb      	str	r3, [r7, #24]
      break;
 80018b2:	e16c      	b.n	8001b8e <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80018b4:	4bb9      	ldr	r3, [pc, #740]	; (8001b9c <HAL_RCC_GetSysClockFreq+0x358>)
 80018b6:	685b      	ldr	r3, [r3, #4]
 80018b8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80018bc:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80018be:	4bb7      	ldr	r3, [pc, #732]	; (8001b9c <HAL_RCC_GetSysClockFreq+0x358>)
 80018c0:	685b      	ldr	r3, [r3, #4]
 80018c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d053      	beq.n	8001972 <HAL_RCC_GetSysClockFreq+0x12e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80018ca:	4bb4      	ldr	r3, [pc, #720]	; (8001b9c <HAL_RCC_GetSysClockFreq+0x358>)
 80018cc:	685b      	ldr	r3, [r3, #4]
 80018ce:	099b      	lsrs	r3, r3, #6
 80018d0:	461a      	mov	r2, r3
 80018d2:	f04f 0300 	mov.w	r3, #0
 80018d6:	f240 10ff 	movw	r0, #511	; 0x1ff
 80018da:	f04f 0100 	mov.w	r1, #0
 80018de:	ea02 0400 	and.w	r4, r2, r0
 80018e2:	603c      	str	r4, [r7, #0]
 80018e4:	400b      	ands	r3, r1
 80018e6:	607b      	str	r3, [r7, #4]
 80018e8:	e9d7 4500 	ldrd	r4, r5, [r7]
 80018ec:	4620      	mov	r0, r4
 80018ee:	4629      	mov	r1, r5
 80018f0:	f04f 0200 	mov.w	r2, #0
 80018f4:	f04f 0300 	mov.w	r3, #0
 80018f8:	014b      	lsls	r3, r1, #5
 80018fa:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80018fe:	0142      	lsls	r2, r0, #5
 8001900:	4610      	mov	r0, r2
 8001902:	4619      	mov	r1, r3
 8001904:	4623      	mov	r3, r4
 8001906:	1ac0      	subs	r0, r0, r3
 8001908:	462b      	mov	r3, r5
 800190a:	eb61 0103 	sbc.w	r1, r1, r3
 800190e:	f04f 0200 	mov.w	r2, #0
 8001912:	f04f 0300 	mov.w	r3, #0
 8001916:	018b      	lsls	r3, r1, #6
 8001918:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800191c:	0182      	lsls	r2, r0, #6
 800191e:	1a12      	subs	r2, r2, r0
 8001920:	eb63 0301 	sbc.w	r3, r3, r1
 8001924:	f04f 0000 	mov.w	r0, #0
 8001928:	f04f 0100 	mov.w	r1, #0
 800192c:	00d9      	lsls	r1, r3, #3
 800192e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001932:	00d0      	lsls	r0, r2, #3
 8001934:	4602      	mov	r2, r0
 8001936:	460b      	mov	r3, r1
 8001938:	4621      	mov	r1, r4
 800193a:	1852      	adds	r2, r2, r1
 800193c:	4629      	mov	r1, r5
 800193e:	eb43 0101 	adc.w	r1, r3, r1
 8001942:	460b      	mov	r3, r1
 8001944:	f04f 0000 	mov.w	r0, #0
 8001948:	f04f 0100 	mov.w	r1, #0
 800194c:	0259      	lsls	r1, r3, #9
 800194e:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8001952:	0250      	lsls	r0, r2, #9
 8001954:	4602      	mov	r2, r0
 8001956:	460b      	mov	r3, r1
 8001958:	4610      	mov	r0, r2
 800195a:	4619      	mov	r1, r3
 800195c:	697b      	ldr	r3, [r7, #20]
 800195e:	461a      	mov	r2, r3
 8001960:	f04f 0300 	mov.w	r3, #0
 8001964:	f7fe fca4 	bl	80002b0 <__aeabi_uldivmod>
 8001968:	4602      	mov	r2, r0
 800196a:	460b      	mov	r3, r1
 800196c:	4613      	mov	r3, r2
 800196e:	61fb      	str	r3, [r7, #28]
 8001970:	e04c      	b.n	8001a0c <HAL_RCC_GetSysClockFreq+0x1c8>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001972:	4b8a      	ldr	r3, [pc, #552]	; (8001b9c <HAL_RCC_GetSysClockFreq+0x358>)
 8001974:	685b      	ldr	r3, [r3, #4]
 8001976:	099b      	lsrs	r3, r3, #6
 8001978:	461a      	mov	r2, r3
 800197a:	f04f 0300 	mov.w	r3, #0
 800197e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8001982:	f04f 0100 	mov.w	r1, #0
 8001986:	ea02 0a00 	and.w	sl, r2, r0
 800198a:	ea03 0b01 	and.w	fp, r3, r1
 800198e:	4650      	mov	r0, sl
 8001990:	4659      	mov	r1, fp
 8001992:	f04f 0200 	mov.w	r2, #0
 8001996:	f04f 0300 	mov.w	r3, #0
 800199a:	014b      	lsls	r3, r1, #5
 800199c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80019a0:	0142      	lsls	r2, r0, #5
 80019a2:	4610      	mov	r0, r2
 80019a4:	4619      	mov	r1, r3
 80019a6:	ebb0 000a 	subs.w	r0, r0, sl
 80019aa:	eb61 010b 	sbc.w	r1, r1, fp
 80019ae:	f04f 0200 	mov.w	r2, #0
 80019b2:	f04f 0300 	mov.w	r3, #0
 80019b6:	018b      	lsls	r3, r1, #6
 80019b8:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80019bc:	0182      	lsls	r2, r0, #6
 80019be:	1a12      	subs	r2, r2, r0
 80019c0:	eb63 0301 	sbc.w	r3, r3, r1
 80019c4:	f04f 0000 	mov.w	r0, #0
 80019c8:	f04f 0100 	mov.w	r1, #0
 80019cc:	00d9      	lsls	r1, r3, #3
 80019ce:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80019d2:	00d0      	lsls	r0, r2, #3
 80019d4:	4602      	mov	r2, r0
 80019d6:	460b      	mov	r3, r1
 80019d8:	eb12 020a 	adds.w	r2, r2, sl
 80019dc:	eb43 030b 	adc.w	r3, r3, fp
 80019e0:	f04f 0000 	mov.w	r0, #0
 80019e4:	f04f 0100 	mov.w	r1, #0
 80019e8:	0299      	lsls	r1, r3, #10
 80019ea:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80019ee:	0290      	lsls	r0, r2, #10
 80019f0:	4602      	mov	r2, r0
 80019f2:	460b      	mov	r3, r1
 80019f4:	4610      	mov	r0, r2
 80019f6:	4619      	mov	r1, r3
 80019f8:	697b      	ldr	r3, [r7, #20]
 80019fa:	461a      	mov	r2, r3
 80019fc:	f04f 0300 	mov.w	r3, #0
 8001a00:	f7fe fc56 	bl	80002b0 <__aeabi_uldivmod>
 8001a04:	4602      	mov	r2, r0
 8001a06:	460b      	mov	r3, r1
 8001a08:	4613      	mov	r3, r2
 8001a0a:	61fb      	str	r3, [r7, #28]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001a0c:	4b63      	ldr	r3, [pc, #396]	; (8001b9c <HAL_RCC_GetSysClockFreq+0x358>)
 8001a0e:	685b      	ldr	r3, [r3, #4]
 8001a10:	0c1b      	lsrs	r3, r3, #16
 8001a12:	f003 0303 	and.w	r3, r3, #3
 8001a16:	3301      	adds	r3, #1
 8001a18:	005b      	lsls	r3, r3, #1
 8001a1a:	613b      	str	r3, [r7, #16]

      sysclockfreq = pllvco/pllp;
 8001a1c:	69fa      	ldr	r2, [r7, #28]
 8001a1e:	693b      	ldr	r3, [r7, #16]
 8001a20:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a24:	61bb      	str	r3, [r7, #24]
      break;
 8001a26:	e0b2      	b.n	8001b8e <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001a28:	4b5c      	ldr	r3, [pc, #368]	; (8001b9c <HAL_RCC_GetSysClockFreq+0x358>)
 8001a2a:	685b      	ldr	r3, [r3, #4]
 8001a2c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001a30:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001a32:	4b5a      	ldr	r3, [pc, #360]	; (8001b9c <HAL_RCC_GetSysClockFreq+0x358>)
 8001a34:	685b      	ldr	r3, [r3, #4]
 8001a36:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d04d      	beq.n	8001ada <HAL_RCC_GetSysClockFreq+0x296>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a3e:	4b57      	ldr	r3, [pc, #348]	; (8001b9c <HAL_RCC_GetSysClockFreq+0x358>)
 8001a40:	685b      	ldr	r3, [r3, #4]
 8001a42:	099b      	lsrs	r3, r3, #6
 8001a44:	461a      	mov	r2, r3
 8001a46:	f04f 0300 	mov.w	r3, #0
 8001a4a:	f240 10ff 	movw	r0, #511	; 0x1ff
 8001a4e:	f04f 0100 	mov.w	r1, #0
 8001a52:	ea02 0800 	and.w	r8, r2, r0
 8001a56:	ea03 0901 	and.w	r9, r3, r1
 8001a5a:	4640      	mov	r0, r8
 8001a5c:	4649      	mov	r1, r9
 8001a5e:	f04f 0200 	mov.w	r2, #0
 8001a62:	f04f 0300 	mov.w	r3, #0
 8001a66:	014b      	lsls	r3, r1, #5
 8001a68:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001a6c:	0142      	lsls	r2, r0, #5
 8001a6e:	4610      	mov	r0, r2
 8001a70:	4619      	mov	r1, r3
 8001a72:	ebb0 0008 	subs.w	r0, r0, r8
 8001a76:	eb61 0109 	sbc.w	r1, r1, r9
 8001a7a:	f04f 0200 	mov.w	r2, #0
 8001a7e:	f04f 0300 	mov.w	r3, #0
 8001a82:	018b      	lsls	r3, r1, #6
 8001a84:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001a88:	0182      	lsls	r2, r0, #6
 8001a8a:	1a12      	subs	r2, r2, r0
 8001a8c:	eb63 0301 	sbc.w	r3, r3, r1
 8001a90:	f04f 0000 	mov.w	r0, #0
 8001a94:	f04f 0100 	mov.w	r1, #0
 8001a98:	00d9      	lsls	r1, r3, #3
 8001a9a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001a9e:	00d0      	lsls	r0, r2, #3
 8001aa0:	4602      	mov	r2, r0
 8001aa2:	460b      	mov	r3, r1
 8001aa4:	eb12 0208 	adds.w	r2, r2, r8
 8001aa8:	eb43 0309 	adc.w	r3, r3, r9
 8001aac:	f04f 0000 	mov.w	r0, #0
 8001ab0:	f04f 0100 	mov.w	r1, #0
 8001ab4:	0259      	lsls	r1, r3, #9
 8001ab6:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8001aba:	0250      	lsls	r0, r2, #9
 8001abc:	4602      	mov	r2, r0
 8001abe:	460b      	mov	r3, r1
 8001ac0:	4610      	mov	r0, r2
 8001ac2:	4619      	mov	r1, r3
 8001ac4:	697b      	ldr	r3, [r7, #20]
 8001ac6:	461a      	mov	r2, r3
 8001ac8:	f04f 0300 	mov.w	r3, #0
 8001acc:	f7fe fbf0 	bl	80002b0 <__aeabi_uldivmod>
 8001ad0:	4602      	mov	r2, r0
 8001ad2:	460b      	mov	r3, r1
 8001ad4:	4613      	mov	r3, r2
 8001ad6:	61fb      	str	r3, [r7, #28]
 8001ad8:	e04a      	b.n	8001b70 <HAL_RCC_GetSysClockFreq+0x32c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001ada:	4b30      	ldr	r3, [pc, #192]	; (8001b9c <HAL_RCC_GetSysClockFreq+0x358>)
 8001adc:	685b      	ldr	r3, [r3, #4]
 8001ade:	099b      	lsrs	r3, r3, #6
 8001ae0:	461a      	mov	r2, r3
 8001ae2:	f04f 0300 	mov.w	r3, #0
 8001ae6:	f240 10ff 	movw	r0, #511	; 0x1ff
 8001aea:	f04f 0100 	mov.w	r1, #0
 8001aee:	ea02 0400 	and.w	r4, r2, r0
 8001af2:	ea03 0501 	and.w	r5, r3, r1
 8001af6:	4620      	mov	r0, r4
 8001af8:	4629      	mov	r1, r5
 8001afa:	f04f 0200 	mov.w	r2, #0
 8001afe:	f04f 0300 	mov.w	r3, #0
 8001b02:	014b      	lsls	r3, r1, #5
 8001b04:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001b08:	0142      	lsls	r2, r0, #5
 8001b0a:	4610      	mov	r0, r2
 8001b0c:	4619      	mov	r1, r3
 8001b0e:	1b00      	subs	r0, r0, r4
 8001b10:	eb61 0105 	sbc.w	r1, r1, r5
 8001b14:	f04f 0200 	mov.w	r2, #0
 8001b18:	f04f 0300 	mov.w	r3, #0
 8001b1c:	018b      	lsls	r3, r1, #6
 8001b1e:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001b22:	0182      	lsls	r2, r0, #6
 8001b24:	1a12      	subs	r2, r2, r0
 8001b26:	eb63 0301 	sbc.w	r3, r3, r1
 8001b2a:	f04f 0000 	mov.w	r0, #0
 8001b2e:	f04f 0100 	mov.w	r1, #0
 8001b32:	00d9      	lsls	r1, r3, #3
 8001b34:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001b38:	00d0      	lsls	r0, r2, #3
 8001b3a:	4602      	mov	r2, r0
 8001b3c:	460b      	mov	r3, r1
 8001b3e:	1912      	adds	r2, r2, r4
 8001b40:	eb45 0303 	adc.w	r3, r5, r3
 8001b44:	f04f 0000 	mov.w	r0, #0
 8001b48:	f04f 0100 	mov.w	r1, #0
 8001b4c:	0299      	lsls	r1, r3, #10
 8001b4e:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8001b52:	0290      	lsls	r0, r2, #10
 8001b54:	4602      	mov	r2, r0
 8001b56:	460b      	mov	r3, r1
 8001b58:	4610      	mov	r0, r2
 8001b5a:	4619      	mov	r1, r3
 8001b5c:	697b      	ldr	r3, [r7, #20]
 8001b5e:	461a      	mov	r2, r3
 8001b60:	f04f 0300 	mov.w	r3, #0
 8001b64:	f7fe fba4 	bl	80002b0 <__aeabi_uldivmod>
 8001b68:	4602      	mov	r2, r0
 8001b6a:	460b      	mov	r3, r1
 8001b6c:	4613      	mov	r3, r2
 8001b6e:	61fb      	str	r3, [r7, #28]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8001b70:	4b0a      	ldr	r3, [pc, #40]	; (8001b9c <HAL_RCC_GetSysClockFreq+0x358>)
 8001b72:	685b      	ldr	r3, [r3, #4]
 8001b74:	0f1b      	lsrs	r3, r3, #28
 8001b76:	f003 0307 	and.w	r3, r3, #7
 8001b7a:	60fb      	str	r3, [r7, #12]

      sysclockfreq = pllvco/pllr;
 8001b7c:	69fa      	ldr	r2, [r7, #28]
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b84:	61bb      	str	r3, [r7, #24]
      break;
 8001b86:	e002      	b.n	8001b8e <HAL_RCC_GetSysClockFreq+0x34a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001b88:	4b05      	ldr	r3, [pc, #20]	; (8001ba0 <HAL_RCC_GetSysClockFreq+0x35c>)
 8001b8a:	61bb      	str	r3, [r7, #24]
      break;
 8001b8c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001b8e:	69bb      	ldr	r3, [r7, #24]
}
 8001b90:	4618      	mov	r0, r3
 8001b92:	3720      	adds	r7, #32
 8001b94:	46bd      	mov	sp, r7
 8001b96:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001b9a:	bf00      	nop
 8001b9c:	40023800 	.word	0x40023800
 8001ba0:	00f42400 	.word	0x00f42400
 8001ba4:	007a1200 	.word	0x007a1200

08001ba8 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b086      	sub	sp, #24
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d101      	bne.n	8001bba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001bb6:	2301      	movs	r3, #1
 8001bb8:	e28d      	b.n	80020d6 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	f003 0301 	and.w	r3, r3, #1
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	f000 8083 	beq.w	8001cce <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001bc8:	4b94      	ldr	r3, [pc, #592]	; (8001e1c <HAL_RCC_OscConfig+0x274>)
 8001bca:	689b      	ldr	r3, [r3, #8]
 8001bcc:	f003 030c 	and.w	r3, r3, #12
 8001bd0:	2b04      	cmp	r3, #4
 8001bd2:	d019      	beq.n	8001c08 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001bd4:	4b91      	ldr	r3, [pc, #580]	; (8001e1c <HAL_RCC_OscConfig+0x274>)
 8001bd6:	689b      	ldr	r3, [r3, #8]
 8001bd8:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001bdc:	2b08      	cmp	r3, #8
 8001bde:	d106      	bne.n	8001bee <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001be0:	4b8e      	ldr	r3, [pc, #568]	; (8001e1c <HAL_RCC_OscConfig+0x274>)
 8001be2:	685b      	ldr	r3, [r3, #4]
 8001be4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001be8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001bec:	d00c      	beq.n	8001c08 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001bee:	4b8b      	ldr	r3, [pc, #556]	; (8001e1c <HAL_RCC_OscConfig+0x274>)
 8001bf0:	689b      	ldr	r3, [r3, #8]
 8001bf2:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001bf6:	2b0c      	cmp	r3, #12
 8001bf8:	d112      	bne.n	8001c20 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001bfa:	4b88      	ldr	r3, [pc, #544]	; (8001e1c <HAL_RCC_OscConfig+0x274>)
 8001bfc:	685b      	ldr	r3, [r3, #4]
 8001bfe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001c02:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001c06:	d10b      	bne.n	8001c20 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c08:	4b84      	ldr	r3, [pc, #528]	; (8001e1c <HAL_RCC_OscConfig+0x274>)
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d05b      	beq.n	8001ccc <HAL_RCC_OscConfig+0x124>
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	685b      	ldr	r3, [r3, #4]
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d157      	bne.n	8001ccc <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8001c1c:	2301      	movs	r3, #1
 8001c1e:	e25a      	b.n	80020d6 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	685b      	ldr	r3, [r3, #4]
 8001c24:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001c28:	d106      	bne.n	8001c38 <HAL_RCC_OscConfig+0x90>
 8001c2a:	4b7c      	ldr	r3, [pc, #496]	; (8001e1c <HAL_RCC_OscConfig+0x274>)
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	4a7b      	ldr	r2, [pc, #492]	; (8001e1c <HAL_RCC_OscConfig+0x274>)
 8001c30:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c34:	6013      	str	r3, [r2, #0]
 8001c36:	e01d      	b.n	8001c74 <HAL_RCC_OscConfig+0xcc>
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	685b      	ldr	r3, [r3, #4]
 8001c3c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001c40:	d10c      	bne.n	8001c5c <HAL_RCC_OscConfig+0xb4>
 8001c42:	4b76      	ldr	r3, [pc, #472]	; (8001e1c <HAL_RCC_OscConfig+0x274>)
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	4a75      	ldr	r2, [pc, #468]	; (8001e1c <HAL_RCC_OscConfig+0x274>)
 8001c48:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001c4c:	6013      	str	r3, [r2, #0]
 8001c4e:	4b73      	ldr	r3, [pc, #460]	; (8001e1c <HAL_RCC_OscConfig+0x274>)
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	4a72      	ldr	r2, [pc, #456]	; (8001e1c <HAL_RCC_OscConfig+0x274>)
 8001c54:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c58:	6013      	str	r3, [r2, #0]
 8001c5a:	e00b      	b.n	8001c74 <HAL_RCC_OscConfig+0xcc>
 8001c5c:	4b6f      	ldr	r3, [pc, #444]	; (8001e1c <HAL_RCC_OscConfig+0x274>)
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	4a6e      	ldr	r2, [pc, #440]	; (8001e1c <HAL_RCC_OscConfig+0x274>)
 8001c62:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001c66:	6013      	str	r3, [r2, #0]
 8001c68:	4b6c      	ldr	r3, [pc, #432]	; (8001e1c <HAL_RCC_OscConfig+0x274>)
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	4a6b      	ldr	r2, [pc, #428]	; (8001e1c <HAL_RCC_OscConfig+0x274>)
 8001c6e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001c72:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	685b      	ldr	r3, [r3, #4]
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d013      	beq.n	8001ca4 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c7c:	f7ff fa28 	bl	80010d0 <HAL_GetTick>
 8001c80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c82:	e008      	b.n	8001c96 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001c84:	f7ff fa24 	bl	80010d0 <HAL_GetTick>
 8001c88:	4602      	mov	r2, r0
 8001c8a:	693b      	ldr	r3, [r7, #16]
 8001c8c:	1ad3      	subs	r3, r2, r3
 8001c8e:	2b64      	cmp	r3, #100	; 0x64
 8001c90:	d901      	bls.n	8001c96 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8001c92:	2303      	movs	r3, #3
 8001c94:	e21f      	b.n	80020d6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c96:	4b61      	ldr	r3, [pc, #388]	; (8001e1c <HAL_RCC_OscConfig+0x274>)
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d0f0      	beq.n	8001c84 <HAL_RCC_OscConfig+0xdc>
 8001ca2:	e014      	b.n	8001cce <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ca4:	f7ff fa14 	bl	80010d0 <HAL_GetTick>
 8001ca8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001caa:	e008      	b.n	8001cbe <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001cac:	f7ff fa10 	bl	80010d0 <HAL_GetTick>
 8001cb0:	4602      	mov	r2, r0
 8001cb2:	693b      	ldr	r3, [r7, #16]
 8001cb4:	1ad3      	subs	r3, r2, r3
 8001cb6:	2b64      	cmp	r3, #100	; 0x64
 8001cb8:	d901      	bls.n	8001cbe <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8001cba:	2303      	movs	r3, #3
 8001cbc:	e20b      	b.n	80020d6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001cbe:	4b57      	ldr	r3, [pc, #348]	; (8001e1c <HAL_RCC_OscConfig+0x274>)
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d1f0      	bne.n	8001cac <HAL_RCC_OscConfig+0x104>
 8001cca:	e000      	b.n	8001cce <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ccc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	f003 0302 	and.w	r3, r3, #2
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d06f      	beq.n	8001dba <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001cda:	4b50      	ldr	r3, [pc, #320]	; (8001e1c <HAL_RCC_OscConfig+0x274>)
 8001cdc:	689b      	ldr	r3, [r3, #8]
 8001cde:	f003 030c 	and.w	r3, r3, #12
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d017      	beq.n	8001d16 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001ce6:	4b4d      	ldr	r3, [pc, #308]	; (8001e1c <HAL_RCC_OscConfig+0x274>)
 8001ce8:	689b      	ldr	r3, [r3, #8]
 8001cea:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001cee:	2b08      	cmp	r3, #8
 8001cf0:	d105      	bne.n	8001cfe <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001cf2:	4b4a      	ldr	r3, [pc, #296]	; (8001e1c <HAL_RCC_OscConfig+0x274>)
 8001cf4:	685b      	ldr	r3, [r3, #4]
 8001cf6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d00b      	beq.n	8001d16 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001cfe:	4b47      	ldr	r3, [pc, #284]	; (8001e1c <HAL_RCC_OscConfig+0x274>)
 8001d00:	689b      	ldr	r3, [r3, #8]
 8001d02:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001d06:	2b0c      	cmp	r3, #12
 8001d08:	d11c      	bne.n	8001d44 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001d0a:	4b44      	ldr	r3, [pc, #272]	; (8001e1c <HAL_RCC_OscConfig+0x274>)
 8001d0c:	685b      	ldr	r3, [r3, #4]
 8001d0e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d116      	bne.n	8001d44 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d16:	4b41      	ldr	r3, [pc, #260]	; (8001e1c <HAL_RCC_OscConfig+0x274>)
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	f003 0302 	and.w	r3, r3, #2
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d005      	beq.n	8001d2e <HAL_RCC_OscConfig+0x186>
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	68db      	ldr	r3, [r3, #12]
 8001d26:	2b01      	cmp	r3, #1
 8001d28:	d001      	beq.n	8001d2e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8001d2a:	2301      	movs	r3, #1
 8001d2c:	e1d3      	b.n	80020d6 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d2e:	4b3b      	ldr	r3, [pc, #236]	; (8001e1c <HAL_RCC_OscConfig+0x274>)
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	691b      	ldr	r3, [r3, #16]
 8001d3a:	00db      	lsls	r3, r3, #3
 8001d3c:	4937      	ldr	r1, [pc, #220]	; (8001e1c <HAL_RCC_OscConfig+0x274>)
 8001d3e:	4313      	orrs	r3, r2
 8001d40:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d42:	e03a      	b.n	8001dba <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	68db      	ldr	r3, [r3, #12]
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d020      	beq.n	8001d8e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001d4c:	4b34      	ldr	r3, [pc, #208]	; (8001e20 <HAL_RCC_OscConfig+0x278>)
 8001d4e:	2201      	movs	r2, #1
 8001d50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d52:	f7ff f9bd 	bl	80010d0 <HAL_GetTick>
 8001d56:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d58:	e008      	b.n	8001d6c <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001d5a:	f7ff f9b9 	bl	80010d0 <HAL_GetTick>
 8001d5e:	4602      	mov	r2, r0
 8001d60:	693b      	ldr	r3, [r7, #16]
 8001d62:	1ad3      	subs	r3, r2, r3
 8001d64:	2b02      	cmp	r3, #2
 8001d66:	d901      	bls.n	8001d6c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8001d68:	2303      	movs	r3, #3
 8001d6a:	e1b4      	b.n	80020d6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d6c:	4b2b      	ldr	r3, [pc, #172]	; (8001e1c <HAL_RCC_OscConfig+0x274>)
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	f003 0302 	and.w	r3, r3, #2
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d0f0      	beq.n	8001d5a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d78:	4b28      	ldr	r3, [pc, #160]	; (8001e1c <HAL_RCC_OscConfig+0x274>)
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	691b      	ldr	r3, [r3, #16]
 8001d84:	00db      	lsls	r3, r3, #3
 8001d86:	4925      	ldr	r1, [pc, #148]	; (8001e1c <HAL_RCC_OscConfig+0x274>)
 8001d88:	4313      	orrs	r3, r2
 8001d8a:	600b      	str	r3, [r1, #0]
 8001d8c:	e015      	b.n	8001dba <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001d8e:	4b24      	ldr	r3, [pc, #144]	; (8001e20 <HAL_RCC_OscConfig+0x278>)
 8001d90:	2200      	movs	r2, #0
 8001d92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d94:	f7ff f99c 	bl	80010d0 <HAL_GetTick>
 8001d98:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d9a:	e008      	b.n	8001dae <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001d9c:	f7ff f998 	bl	80010d0 <HAL_GetTick>
 8001da0:	4602      	mov	r2, r0
 8001da2:	693b      	ldr	r3, [r7, #16]
 8001da4:	1ad3      	subs	r3, r2, r3
 8001da6:	2b02      	cmp	r3, #2
 8001da8:	d901      	bls.n	8001dae <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001daa:	2303      	movs	r3, #3
 8001dac:	e193      	b.n	80020d6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001dae:	4b1b      	ldr	r3, [pc, #108]	; (8001e1c <HAL_RCC_OscConfig+0x274>)
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	f003 0302 	and.w	r3, r3, #2
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d1f0      	bne.n	8001d9c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	f003 0308 	and.w	r3, r3, #8
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d036      	beq.n	8001e34 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	695b      	ldr	r3, [r3, #20]
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d016      	beq.n	8001dfc <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001dce:	4b15      	ldr	r3, [pc, #84]	; (8001e24 <HAL_RCC_OscConfig+0x27c>)
 8001dd0:	2201      	movs	r2, #1
 8001dd2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001dd4:	f7ff f97c 	bl	80010d0 <HAL_GetTick>
 8001dd8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001dda:	e008      	b.n	8001dee <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001ddc:	f7ff f978 	bl	80010d0 <HAL_GetTick>
 8001de0:	4602      	mov	r2, r0
 8001de2:	693b      	ldr	r3, [r7, #16]
 8001de4:	1ad3      	subs	r3, r2, r3
 8001de6:	2b02      	cmp	r3, #2
 8001de8:	d901      	bls.n	8001dee <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8001dea:	2303      	movs	r3, #3
 8001dec:	e173      	b.n	80020d6 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001dee:	4b0b      	ldr	r3, [pc, #44]	; (8001e1c <HAL_RCC_OscConfig+0x274>)
 8001df0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001df2:	f003 0302 	and.w	r3, r3, #2
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d0f0      	beq.n	8001ddc <HAL_RCC_OscConfig+0x234>
 8001dfa:	e01b      	b.n	8001e34 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001dfc:	4b09      	ldr	r3, [pc, #36]	; (8001e24 <HAL_RCC_OscConfig+0x27c>)
 8001dfe:	2200      	movs	r2, #0
 8001e00:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e02:	f7ff f965 	bl	80010d0 <HAL_GetTick>
 8001e06:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e08:	e00e      	b.n	8001e28 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001e0a:	f7ff f961 	bl	80010d0 <HAL_GetTick>
 8001e0e:	4602      	mov	r2, r0
 8001e10:	693b      	ldr	r3, [r7, #16]
 8001e12:	1ad3      	subs	r3, r2, r3
 8001e14:	2b02      	cmp	r3, #2
 8001e16:	d907      	bls.n	8001e28 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8001e18:	2303      	movs	r3, #3
 8001e1a:	e15c      	b.n	80020d6 <HAL_RCC_OscConfig+0x52e>
 8001e1c:	40023800 	.word	0x40023800
 8001e20:	42470000 	.word	0x42470000
 8001e24:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e28:	4b8a      	ldr	r3, [pc, #552]	; (8002054 <HAL_RCC_OscConfig+0x4ac>)
 8001e2a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001e2c:	f003 0302 	and.w	r3, r3, #2
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d1ea      	bne.n	8001e0a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	f003 0304 	and.w	r3, r3, #4
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	f000 8097 	beq.w	8001f70 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001e42:	2300      	movs	r3, #0
 8001e44:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001e46:	4b83      	ldr	r3, [pc, #524]	; (8002054 <HAL_RCC_OscConfig+0x4ac>)
 8001e48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d10f      	bne.n	8001e72 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001e52:	2300      	movs	r3, #0
 8001e54:	60bb      	str	r3, [r7, #8]
 8001e56:	4b7f      	ldr	r3, [pc, #508]	; (8002054 <HAL_RCC_OscConfig+0x4ac>)
 8001e58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e5a:	4a7e      	ldr	r2, [pc, #504]	; (8002054 <HAL_RCC_OscConfig+0x4ac>)
 8001e5c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e60:	6413      	str	r3, [r2, #64]	; 0x40
 8001e62:	4b7c      	ldr	r3, [pc, #496]	; (8002054 <HAL_RCC_OscConfig+0x4ac>)
 8001e64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e6a:	60bb      	str	r3, [r7, #8]
 8001e6c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001e6e:	2301      	movs	r3, #1
 8001e70:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e72:	4b79      	ldr	r3, [pc, #484]	; (8002058 <HAL_RCC_OscConfig+0x4b0>)
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d118      	bne.n	8001eb0 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001e7e:	4b76      	ldr	r3, [pc, #472]	; (8002058 <HAL_RCC_OscConfig+0x4b0>)
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	4a75      	ldr	r2, [pc, #468]	; (8002058 <HAL_RCC_OscConfig+0x4b0>)
 8001e84:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e88:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001e8a:	f7ff f921 	bl	80010d0 <HAL_GetTick>
 8001e8e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e90:	e008      	b.n	8001ea4 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e92:	f7ff f91d 	bl	80010d0 <HAL_GetTick>
 8001e96:	4602      	mov	r2, r0
 8001e98:	693b      	ldr	r3, [r7, #16]
 8001e9a:	1ad3      	subs	r3, r2, r3
 8001e9c:	2b02      	cmp	r3, #2
 8001e9e:	d901      	bls.n	8001ea4 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8001ea0:	2303      	movs	r3, #3
 8001ea2:	e118      	b.n	80020d6 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ea4:	4b6c      	ldr	r3, [pc, #432]	; (8002058 <HAL_RCC_OscConfig+0x4b0>)
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d0f0      	beq.n	8001e92 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	689b      	ldr	r3, [r3, #8]
 8001eb4:	2b01      	cmp	r3, #1
 8001eb6:	d106      	bne.n	8001ec6 <HAL_RCC_OscConfig+0x31e>
 8001eb8:	4b66      	ldr	r3, [pc, #408]	; (8002054 <HAL_RCC_OscConfig+0x4ac>)
 8001eba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ebc:	4a65      	ldr	r2, [pc, #404]	; (8002054 <HAL_RCC_OscConfig+0x4ac>)
 8001ebe:	f043 0301 	orr.w	r3, r3, #1
 8001ec2:	6713      	str	r3, [r2, #112]	; 0x70
 8001ec4:	e01c      	b.n	8001f00 <HAL_RCC_OscConfig+0x358>
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	689b      	ldr	r3, [r3, #8]
 8001eca:	2b05      	cmp	r3, #5
 8001ecc:	d10c      	bne.n	8001ee8 <HAL_RCC_OscConfig+0x340>
 8001ece:	4b61      	ldr	r3, [pc, #388]	; (8002054 <HAL_RCC_OscConfig+0x4ac>)
 8001ed0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ed2:	4a60      	ldr	r2, [pc, #384]	; (8002054 <HAL_RCC_OscConfig+0x4ac>)
 8001ed4:	f043 0304 	orr.w	r3, r3, #4
 8001ed8:	6713      	str	r3, [r2, #112]	; 0x70
 8001eda:	4b5e      	ldr	r3, [pc, #376]	; (8002054 <HAL_RCC_OscConfig+0x4ac>)
 8001edc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ede:	4a5d      	ldr	r2, [pc, #372]	; (8002054 <HAL_RCC_OscConfig+0x4ac>)
 8001ee0:	f043 0301 	orr.w	r3, r3, #1
 8001ee4:	6713      	str	r3, [r2, #112]	; 0x70
 8001ee6:	e00b      	b.n	8001f00 <HAL_RCC_OscConfig+0x358>
 8001ee8:	4b5a      	ldr	r3, [pc, #360]	; (8002054 <HAL_RCC_OscConfig+0x4ac>)
 8001eea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001eec:	4a59      	ldr	r2, [pc, #356]	; (8002054 <HAL_RCC_OscConfig+0x4ac>)
 8001eee:	f023 0301 	bic.w	r3, r3, #1
 8001ef2:	6713      	str	r3, [r2, #112]	; 0x70
 8001ef4:	4b57      	ldr	r3, [pc, #348]	; (8002054 <HAL_RCC_OscConfig+0x4ac>)
 8001ef6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ef8:	4a56      	ldr	r2, [pc, #344]	; (8002054 <HAL_RCC_OscConfig+0x4ac>)
 8001efa:	f023 0304 	bic.w	r3, r3, #4
 8001efe:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	689b      	ldr	r3, [r3, #8]
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d015      	beq.n	8001f34 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f08:	f7ff f8e2 	bl	80010d0 <HAL_GetTick>
 8001f0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f0e:	e00a      	b.n	8001f26 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001f10:	f7ff f8de 	bl	80010d0 <HAL_GetTick>
 8001f14:	4602      	mov	r2, r0
 8001f16:	693b      	ldr	r3, [r7, #16]
 8001f18:	1ad3      	subs	r3, r2, r3
 8001f1a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f1e:	4293      	cmp	r3, r2
 8001f20:	d901      	bls.n	8001f26 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8001f22:	2303      	movs	r3, #3
 8001f24:	e0d7      	b.n	80020d6 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f26:	4b4b      	ldr	r3, [pc, #300]	; (8002054 <HAL_RCC_OscConfig+0x4ac>)
 8001f28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f2a:	f003 0302 	and.w	r3, r3, #2
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d0ee      	beq.n	8001f10 <HAL_RCC_OscConfig+0x368>
 8001f32:	e014      	b.n	8001f5e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f34:	f7ff f8cc 	bl	80010d0 <HAL_GetTick>
 8001f38:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f3a:	e00a      	b.n	8001f52 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001f3c:	f7ff f8c8 	bl	80010d0 <HAL_GetTick>
 8001f40:	4602      	mov	r2, r0
 8001f42:	693b      	ldr	r3, [r7, #16]
 8001f44:	1ad3      	subs	r3, r2, r3
 8001f46:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f4a:	4293      	cmp	r3, r2
 8001f4c:	d901      	bls.n	8001f52 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8001f4e:	2303      	movs	r3, #3
 8001f50:	e0c1      	b.n	80020d6 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f52:	4b40      	ldr	r3, [pc, #256]	; (8002054 <HAL_RCC_OscConfig+0x4ac>)
 8001f54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f56:	f003 0302 	and.w	r3, r3, #2
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d1ee      	bne.n	8001f3c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001f5e:	7dfb      	ldrb	r3, [r7, #23]
 8001f60:	2b01      	cmp	r3, #1
 8001f62:	d105      	bne.n	8001f70 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f64:	4b3b      	ldr	r3, [pc, #236]	; (8002054 <HAL_RCC_OscConfig+0x4ac>)
 8001f66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f68:	4a3a      	ldr	r2, [pc, #232]	; (8002054 <HAL_RCC_OscConfig+0x4ac>)
 8001f6a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001f6e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	699b      	ldr	r3, [r3, #24]
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	f000 80ad 	beq.w	80020d4 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001f7a:	4b36      	ldr	r3, [pc, #216]	; (8002054 <HAL_RCC_OscConfig+0x4ac>)
 8001f7c:	689b      	ldr	r3, [r3, #8]
 8001f7e:	f003 030c 	and.w	r3, r3, #12
 8001f82:	2b08      	cmp	r3, #8
 8001f84:	d060      	beq.n	8002048 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	699b      	ldr	r3, [r3, #24]
 8001f8a:	2b02      	cmp	r3, #2
 8001f8c:	d145      	bne.n	800201a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f8e:	4b33      	ldr	r3, [pc, #204]	; (800205c <HAL_RCC_OscConfig+0x4b4>)
 8001f90:	2200      	movs	r2, #0
 8001f92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f94:	f7ff f89c 	bl	80010d0 <HAL_GetTick>
 8001f98:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f9a:	e008      	b.n	8001fae <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f9c:	f7ff f898 	bl	80010d0 <HAL_GetTick>
 8001fa0:	4602      	mov	r2, r0
 8001fa2:	693b      	ldr	r3, [r7, #16]
 8001fa4:	1ad3      	subs	r3, r2, r3
 8001fa6:	2b02      	cmp	r3, #2
 8001fa8:	d901      	bls.n	8001fae <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8001faa:	2303      	movs	r3, #3
 8001fac:	e093      	b.n	80020d6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001fae:	4b29      	ldr	r3, [pc, #164]	; (8002054 <HAL_RCC_OscConfig+0x4ac>)
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d1f0      	bne.n	8001f9c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	69da      	ldr	r2, [r3, #28]
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	6a1b      	ldr	r3, [r3, #32]
 8001fc2:	431a      	orrs	r2, r3
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fc8:	019b      	lsls	r3, r3, #6
 8001fca:	431a      	orrs	r2, r3
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fd0:	085b      	lsrs	r3, r3, #1
 8001fd2:	3b01      	subs	r3, #1
 8001fd4:	041b      	lsls	r3, r3, #16
 8001fd6:	431a      	orrs	r2, r3
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fdc:	061b      	lsls	r3, r3, #24
 8001fde:	431a      	orrs	r2, r3
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fe4:	071b      	lsls	r3, r3, #28
 8001fe6:	491b      	ldr	r1, [pc, #108]	; (8002054 <HAL_RCC_OscConfig+0x4ac>)
 8001fe8:	4313      	orrs	r3, r2
 8001fea:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001fec:	4b1b      	ldr	r3, [pc, #108]	; (800205c <HAL_RCC_OscConfig+0x4b4>)
 8001fee:	2201      	movs	r2, #1
 8001ff0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ff2:	f7ff f86d 	bl	80010d0 <HAL_GetTick>
 8001ff6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001ff8:	e008      	b.n	800200c <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001ffa:	f7ff f869 	bl	80010d0 <HAL_GetTick>
 8001ffe:	4602      	mov	r2, r0
 8002000:	693b      	ldr	r3, [r7, #16]
 8002002:	1ad3      	subs	r3, r2, r3
 8002004:	2b02      	cmp	r3, #2
 8002006:	d901      	bls.n	800200c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8002008:	2303      	movs	r3, #3
 800200a:	e064      	b.n	80020d6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800200c:	4b11      	ldr	r3, [pc, #68]	; (8002054 <HAL_RCC_OscConfig+0x4ac>)
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002014:	2b00      	cmp	r3, #0
 8002016:	d0f0      	beq.n	8001ffa <HAL_RCC_OscConfig+0x452>
 8002018:	e05c      	b.n	80020d4 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800201a:	4b10      	ldr	r3, [pc, #64]	; (800205c <HAL_RCC_OscConfig+0x4b4>)
 800201c:	2200      	movs	r2, #0
 800201e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002020:	f7ff f856 	bl	80010d0 <HAL_GetTick>
 8002024:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002026:	e008      	b.n	800203a <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002028:	f7ff f852 	bl	80010d0 <HAL_GetTick>
 800202c:	4602      	mov	r2, r0
 800202e:	693b      	ldr	r3, [r7, #16]
 8002030:	1ad3      	subs	r3, r2, r3
 8002032:	2b02      	cmp	r3, #2
 8002034:	d901      	bls.n	800203a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8002036:	2303      	movs	r3, #3
 8002038:	e04d      	b.n	80020d6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800203a:	4b06      	ldr	r3, [pc, #24]	; (8002054 <HAL_RCC_OscConfig+0x4ac>)
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002042:	2b00      	cmp	r3, #0
 8002044:	d1f0      	bne.n	8002028 <HAL_RCC_OscConfig+0x480>
 8002046:	e045      	b.n	80020d4 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	699b      	ldr	r3, [r3, #24]
 800204c:	2b01      	cmp	r3, #1
 800204e:	d107      	bne.n	8002060 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8002050:	2301      	movs	r3, #1
 8002052:	e040      	b.n	80020d6 <HAL_RCC_OscConfig+0x52e>
 8002054:	40023800 	.word	0x40023800
 8002058:	40007000 	.word	0x40007000
 800205c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002060:	4b1f      	ldr	r3, [pc, #124]	; (80020e0 <HAL_RCC_OscConfig+0x538>)
 8002062:	685b      	ldr	r3, [r3, #4]
 8002064:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	699b      	ldr	r3, [r3, #24]
 800206a:	2b01      	cmp	r3, #1
 800206c:	d030      	beq.n	80020d0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002078:	429a      	cmp	r2, r3
 800207a:	d129      	bne.n	80020d0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002086:	429a      	cmp	r2, r3
 8002088:	d122      	bne.n	80020d0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800208a:	68fa      	ldr	r2, [r7, #12]
 800208c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002090:	4013      	ands	r3, r2
 8002092:	687a      	ldr	r2, [r7, #4]
 8002094:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002096:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002098:	4293      	cmp	r3, r2
 800209a:	d119      	bne.n	80020d0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020a6:	085b      	lsrs	r3, r3, #1
 80020a8:	3b01      	subs	r3, #1
 80020aa:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80020ac:	429a      	cmp	r2, r3
 80020ae:	d10f      	bne.n	80020d0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020ba:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80020bc:	429a      	cmp	r2, r3
 80020be:	d107      	bne.n	80020d0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020ca:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80020cc:	429a      	cmp	r2, r3
 80020ce:	d001      	beq.n	80020d4 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 80020d0:	2301      	movs	r3, #1
 80020d2:	e000      	b.n	80020d6 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80020d4:	2300      	movs	r3, #0
}
 80020d6:	4618      	mov	r0, r3
 80020d8:	3718      	adds	r7, #24
 80020da:	46bd      	mov	sp, r7
 80020dc:	bd80      	pop	{r7, pc}
 80020de:	bf00      	nop
 80020e0:	40023800 	.word	0x40023800

080020e4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80020e4:	b580      	push	{r7, lr}
 80020e6:	b082      	sub	sp, #8
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d101      	bne.n	80020f6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80020f2:	2301      	movs	r3, #1
 80020f4:	e03f      	b.n	8002176 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80020fc:	b2db      	uxtb	r3, r3
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d106      	bne.n	8002110 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	2200      	movs	r2, #0
 8002106:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800210a:	6878      	ldr	r0, [r7, #4]
 800210c:	f7fe fbea 	bl	80008e4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	2224      	movs	r2, #36	; 0x24
 8002114:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	68da      	ldr	r2, [r3, #12]
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002126:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002128:	6878      	ldr	r0, [r7, #4]
 800212a:	f000 f929 	bl	8002380 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	691a      	ldr	r2, [r3, #16]
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800213c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	695a      	ldr	r2, [r3, #20]
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800214c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	68da      	ldr	r2, [r3, #12]
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800215c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	2200      	movs	r2, #0
 8002162:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	2220      	movs	r2, #32
 8002168:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	2220      	movs	r2, #32
 8002170:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002174:	2300      	movs	r3, #0
}
 8002176:	4618      	mov	r0, r3
 8002178:	3708      	adds	r7, #8
 800217a:	46bd      	mov	sp, r7
 800217c:	bd80      	pop	{r7, pc}

0800217e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800217e:	b580      	push	{r7, lr}
 8002180:	b08a      	sub	sp, #40	; 0x28
 8002182:	af02      	add	r7, sp, #8
 8002184:	60f8      	str	r0, [r7, #12]
 8002186:	60b9      	str	r1, [r7, #8]
 8002188:	603b      	str	r3, [r7, #0]
 800218a:	4613      	mov	r3, r2
 800218c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800218e:	2300      	movs	r3, #0
 8002190:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002198:	b2db      	uxtb	r3, r3
 800219a:	2b20      	cmp	r3, #32
 800219c:	d17c      	bne.n	8002298 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800219e:	68bb      	ldr	r3, [r7, #8]
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d002      	beq.n	80021aa <HAL_UART_Transmit+0x2c>
 80021a4:	88fb      	ldrh	r3, [r7, #6]
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d101      	bne.n	80021ae <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80021aa:	2301      	movs	r3, #1
 80021ac:	e075      	b.n	800229a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80021b4:	2b01      	cmp	r3, #1
 80021b6:	d101      	bne.n	80021bc <HAL_UART_Transmit+0x3e>
 80021b8:	2302      	movs	r3, #2
 80021ba:	e06e      	b.n	800229a <HAL_UART_Transmit+0x11c>
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	2201      	movs	r2, #1
 80021c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	2200      	movs	r2, #0
 80021c8:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	2221      	movs	r2, #33	; 0x21
 80021ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80021d2:	f7fe ff7d 	bl	80010d0 <HAL_GetTick>
 80021d6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	88fa      	ldrh	r2, [r7, #6]
 80021dc:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	88fa      	ldrh	r2, [r7, #6]
 80021e2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	689b      	ldr	r3, [r3, #8]
 80021e8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80021ec:	d108      	bne.n	8002200 <HAL_UART_Transmit+0x82>
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	691b      	ldr	r3, [r3, #16]
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d104      	bne.n	8002200 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80021f6:	2300      	movs	r3, #0
 80021f8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80021fa:	68bb      	ldr	r3, [r7, #8]
 80021fc:	61bb      	str	r3, [r7, #24]
 80021fe:	e003      	b.n	8002208 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002200:	68bb      	ldr	r3, [r7, #8]
 8002202:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002204:	2300      	movs	r3, #0
 8002206:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	2200      	movs	r2, #0
 800220c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8002210:	e02a      	b.n	8002268 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002212:	683b      	ldr	r3, [r7, #0]
 8002214:	9300      	str	r3, [sp, #0]
 8002216:	697b      	ldr	r3, [r7, #20]
 8002218:	2200      	movs	r2, #0
 800221a:	2180      	movs	r1, #128	; 0x80
 800221c:	68f8      	ldr	r0, [r7, #12]
 800221e:	f000 f840 	bl	80022a2 <UART_WaitOnFlagUntilTimeout>
 8002222:	4603      	mov	r3, r0
 8002224:	2b00      	cmp	r3, #0
 8002226:	d001      	beq.n	800222c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8002228:	2303      	movs	r3, #3
 800222a:	e036      	b.n	800229a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800222c:	69fb      	ldr	r3, [r7, #28]
 800222e:	2b00      	cmp	r3, #0
 8002230:	d10b      	bne.n	800224a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002232:	69bb      	ldr	r3, [r7, #24]
 8002234:	881b      	ldrh	r3, [r3, #0]
 8002236:	461a      	mov	r2, r3
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002240:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002242:	69bb      	ldr	r3, [r7, #24]
 8002244:	3302      	adds	r3, #2
 8002246:	61bb      	str	r3, [r7, #24]
 8002248:	e007      	b.n	800225a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800224a:	69fb      	ldr	r3, [r7, #28]
 800224c:	781a      	ldrb	r2, [r3, #0]
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002254:	69fb      	ldr	r3, [r7, #28]
 8002256:	3301      	adds	r3, #1
 8002258:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800225e:	b29b      	uxth	r3, r3
 8002260:	3b01      	subs	r3, #1
 8002262:	b29a      	uxth	r2, r3
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800226c:	b29b      	uxth	r3, r3
 800226e:	2b00      	cmp	r3, #0
 8002270:	d1cf      	bne.n	8002212 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002272:	683b      	ldr	r3, [r7, #0]
 8002274:	9300      	str	r3, [sp, #0]
 8002276:	697b      	ldr	r3, [r7, #20]
 8002278:	2200      	movs	r2, #0
 800227a:	2140      	movs	r1, #64	; 0x40
 800227c:	68f8      	ldr	r0, [r7, #12]
 800227e:	f000 f810 	bl	80022a2 <UART_WaitOnFlagUntilTimeout>
 8002282:	4603      	mov	r3, r0
 8002284:	2b00      	cmp	r3, #0
 8002286:	d001      	beq.n	800228c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8002288:	2303      	movs	r3, #3
 800228a:	e006      	b.n	800229a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	2220      	movs	r2, #32
 8002290:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8002294:	2300      	movs	r3, #0
 8002296:	e000      	b.n	800229a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8002298:	2302      	movs	r3, #2
  }
}
 800229a:	4618      	mov	r0, r3
 800229c:	3720      	adds	r7, #32
 800229e:	46bd      	mov	sp, r7
 80022a0:	bd80      	pop	{r7, pc}

080022a2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80022a2:	b580      	push	{r7, lr}
 80022a4:	b090      	sub	sp, #64	; 0x40
 80022a6:	af00      	add	r7, sp, #0
 80022a8:	60f8      	str	r0, [r7, #12]
 80022aa:	60b9      	str	r1, [r7, #8]
 80022ac:	603b      	str	r3, [r7, #0]
 80022ae:	4613      	mov	r3, r2
 80022b0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80022b2:	e050      	b.n	8002356 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80022b4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80022b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022ba:	d04c      	beq.n	8002356 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80022bc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d007      	beq.n	80022d2 <UART_WaitOnFlagUntilTimeout+0x30>
 80022c2:	f7fe ff05 	bl	80010d0 <HAL_GetTick>
 80022c6:	4602      	mov	r2, r0
 80022c8:	683b      	ldr	r3, [r7, #0]
 80022ca:	1ad3      	subs	r3, r2, r3
 80022cc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80022ce:	429a      	cmp	r2, r3
 80022d0:	d241      	bcs.n	8002356 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	330c      	adds	r3, #12
 80022d8:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80022da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80022dc:	e853 3f00 	ldrex	r3, [r3]
 80022e0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80022e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022e4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80022e8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	330c      	adds	r3, #12
 80022f0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80022f2:	637a      	str	r2, [r7, #52]	; 0x34
 80022f4:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80022f6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80022f8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80022fa:	e841 2300 	strex	r3, r2, [r1]
 80022fe:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002300:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002302:	2b00      	cmp	r3, #0
 8002304:	d1e5      	bne.n	80022d2 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	3314      	adds	r3, #20
 800230c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800230e:	697b      	ldr	r3, [r7, #20]
 8002310:	e853 3f00 	ldrex	r3, [r3]
 8002314:	613b      	str	r3, [r7, #16]
   return(result);
 8002316:	693b      	ldr	r3, [r7, #16]
 8002318:	f023 0301 	bic.w	r3, r3, #1
 800231c:	63bb      	str	r3, [r7, #56]	; 0x38
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	3314      	adds	r3, #20
 8002324:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002326:	623a      	str	r2, [r7, #32]
 8002328:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800232a:	69f9      	ldr	r1, [r7, #28]
 800232c:	6a3a      	ldr	r2, [r7, #32]
 800232e:	e841 2300 	strex	r3, r2, [r1]
 8002332:	61bb      	str	r3, [r7, #24]
   return(result);
 8002334:	69bb      	ldr	r3, [r7, #24]
 8002336:	2b00      	cmp	r3, #0
 8002338:	d1e5      	bne.n	8002306 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	2220      	movs	r2, #32
 800233e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	2220      	movs	r2, #32
 8002346:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	2200      	movs	r2, #0
 800234e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8002352:	2303      	movs	r3, #3
 8002354:	e00f      	b.n	8002376 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	681a      	ldr	r2, [r3, #0]
 800235c:	68bb      	ldr	r3, [r7, #8]
 800235e:	4013      	ands	r3, r2
 8002360:	68ba      	ldr	r2, [r7, #8]
 8002362:	429a      	cmp	r2, r3
 8002364:	bf0c      	ite	eq
 8002366:	2301      	moveq	r3, #1
 8002368:	2300      	movne	r3, #0
 800236a:	b2db      	uxtb	r3, r3
 800236c:	461a      	mov	r2, r3
 800236e:	79fb      	ldrb	r3, [r7, #7]
 8002370:	429a      	cmp	r2, r3
 8002372:	d09f      	beq.n	80022b4 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002374:	2300      	movs	r3, #0
}
 8002376:	4618      	mov	r0, r3
 8002378:	3740      	adds	r7, #64	; 0x40
 800237a:	46bd      	mov	sp, r7
 800237c:	bd80      	pop	{r7, pc}
	...

08002380 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002380:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002384:	b09f      	sub	sp, #124	; 0x7c
 8002386:	af00      	add	r7, sp, #0
 8002388:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800238a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	691b      	ldr	r3, [r3, #16]
 8002390:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8002394:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002396:	68d9      	ldr	r1, [r3, #12]
 8002398:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800239a:	681a      	ldr	r2, [r3, #0]
 800239c:	ea40 0301 	orr.w	r3, r0, r1
 80023a0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80023a2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80023a4:	689a      	ldr	r2, [r3, #8]
 80023a6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80023a8:	691b      	ldr	r3, [r3, #16]
 80023aa:	431a      	orrs	r2, r3
 80023ac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80023ae:	695b      	ldr	r3, [r3, #20]
 80023b0:	431a      	orrs	r2, r3
 80023b2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80023b4:	69db      	ldr	r3, [r3, #28]
 80023b6:	4313      	orrs	r3, r2
 80023b8:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 80023ba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	68db      	ldr	r3, [r3, #12]
 80023c0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80023c4:	f021 010c 	bic.w	r1, r1, #12
 80023c8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80023ca:	681a      	ldr	r2, [r3, #0]
 80023cc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80023ce:	430b      	orrs	r3, r1
 80023d0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80023d2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	695b      	ldr	r3, [r3, #20]
 80023d8:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80023dc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80023de:	6999      	ldr	r1, [r3, #24]
 80023e0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80023e2:	681a      	ldr	r2, [r3, #0]
 80023e4:	ea40 0301 	orr.w	r3, r0, r1
 80023e8:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80023ea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80023ec:	681a      	ldr	r2, [r3, #0]
 80023ee:	4bc5      	ldr	r3, [pc, #788]	; (8002704 <UART_SetConfig+0x384>)
 80023f0:	429a      	cmp	r2, r3
 80023f2:	d004      	beq.n	80023fe <UART_SetConfig+0x7e>
 80023f4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80023f6:	681a      	ldr	r2, [r3, #0]
 80023f8:	4bc3      	ldr	r3, [pc, #780]	; (8002708 <UART_SetConfig+0x388>)
 80023fa:	429a      	cmp	r2, r3
 80023fc:	d103      	bne.n	8002406 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80023fe:	f7ff fa0d 	bl	800181c <HAL_RCC_GetPCLK2Freq>
 8002402:	6778      	str	r0, [r7, #116]	; 0x74
 8002404:	e002      	b.n	800240c <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002406:	f7ff f9f5 	bl	80017f4 <HAL_RCC_GetPCLK1Freq>
 800240a:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800240c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800240e:	69db      	ldr	r3, [r3, #28]
 8002410:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002414:	f040 80b6 	bne.w	8002584 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002418:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800241a:	461c      	mov	r4, r3
 800241c:	f04f 0500 	mov.w	r5, #0
 8002420:	4622      	mov	r2, r4
 8002422:	462b      	mov	r3, r5
 8002424:	1891      	adds	r1, r2, r2
 8002426:	6439      	str	r1, [r7, #64]	; 0x40
 8002428:	415b      	adcs	r3, r3
 800242a:	647b      	str	r3, [r7, #68]	; 0x44
 800242c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002430:	1912      	adds	r2, r2, r4
 8002432:	eb45 0303 	adc.w	r3, r5, r3
 8002436:	f04f 0000 	mov.w	r0, #0
 800243a:	f04f 0100 	mov.w	r1, #0
 800243e:	00d9      	lsls	r1, r3, #3
 8002440:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002444:	00d0      	lsls	r0, r2, #3
 8002446:	4602      	mov	r2, r0
 8002448:	460b      	mov	r3, r1
 800244a:	1911      	adds	r1, r2, r4
 800244c:	6639      	str	r1, [r7, #96]	; 0x60
 800244e:	416b      	adcs	r3, r5
 8002450:	667b      	str	r3, [r7, #100]	; 0x64
 8002452:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002454:	685b      	ldr	r3, [r3, #4]
 8002456:	461a      	mov	r2, r3
 8002458:	f04f 0300 	mov.w	r3, #0
 800245c:	1891      	adds	r1, r2, r2
 800245e:	63b9      	str	r1, [r7, #56]	; 0x38
 8002460:	415b      	adcs	r3, r3
 8002462:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002464:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002468:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 800246c:	f7fd ff20 	bl	80002b0 <__aeabi_uldivmod>
 8002470:	4602      	mov	r2, r0
 8002472:	460b      	mov	r3, r1
 8002474:	4ba5      	ldr	r3, [pc, #660]	; (800270c <UART_SetConfig+0x38c>)
 8002476:	fba3 2302 	umull	r2, r3, r3, r2
 800247a:	095b      	lsrs	r3, r3, #5
 800247c:	011e      	lsls	r6, r3, #4
 800247e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002480:	461c      	mov	r4, r3
 8002482:	f04f 0500 	mov.w	r5, #0
 8002486:	4622      	mov	r2, r4
 8002488:	462b      	mov	r3, r5
 800248a:	1891      	adds	r1, r2, r2
 800248c:	6339      	str	r1, [r7, #48]	; 0x30
 800248e:	415b      	adcs	r3, r3
 8002490:	637b      	str	r3, [r7, #52]	; 0x34
 8002492:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002496:	1912      	adds	r2, r2, r4
 8002498:	eb45 0303 	adc.w	r3, r5, r3
 800249c:	f04f 0000 	mov.w	r0, #0
 80024a0:	f04f 0100 	mov.w	r1, #0
 80024a4:	00d9      	lsls	r1, r3, #3
 80024a6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80024aa:	00d0      	lsls	r0, r2, #3
 80024ac:	4602      	mov	r2, r0
 80024ae:	460b      	mov	r3, r1
 80024b0:	1911      	adds	r1, r2, r4
 80024b2:	65b9      	str	r1, [r7, #88]	; 0x58
 80024b4:	416b      	adcs	r3, r5
 80024b6:	65fb      	str	r3, [r7, #92]	; 0x5c
 80024b8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80024ba:	685b      	ldr	r3, [r3, #4]
 80024bc:	461a      	mov	r2, r3
 80024be:	f04f 0300 	mov.w	r3, #0
 80024c2:	1891      	adds	r1, r2, r2
 80024c4:	62b9      	str	r1, [r7, #40]	; 0x28
 80024c6:	415b      	adcs	r3, r3
 80024c8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80024ca:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80024ce:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 80024d2:	f7fd feed 	bl	80002b0 <__aeabi_uldivmod>
 80024d6:	4602      	mov	r2, r0
 80024d8:	460b      	mov	r3, r1
 80024da:	4b8c      	ldr	r3, [pc, #560]	; (800270c <UART_SetConfig+0x38c>)
 80024dc:	fba3 1302 	umull	r1, r3, r3, r2
 80024e0:	095b      	lsrs	r3, r3, #5
 80024e2:	2164      	movs	r1, #100	; 0x64
 80024e4:	fb01 f303 	mul.w	r3, r1, r3
 80024e8:	1ad3      	subs	r3, r2, r3
 80024ea:	00db      	lsls	r3, r3, #3
 80024ec:	3332      	adds	r3, #50	; 0x32
 80024ee:	4a87      	ldr	r2, [pc, #540]	; (800270c <UART_SetConfig+0x38c>)
 80024f0:	fba2 2303 	umull	r2, r3, r2, r3
 80024f4:	095b      	lsrs	r3, r3, #5
 80024f6:	005b      	lsls	r3, r3, #1
 80024f8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80024fc:	441e      	add	r6, r3
 80024fe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002500:	4618      	mov	r0, r3
 8002502:	f04f 0100 	mov.w	r1, #0
 8002506:	4602      	mov	r2, r0
 8002508:	460b      	mov	r3, r1
 800250a:	1894      	adds	r4, r2, r2
 800250c:	623c      	str	r4, [r7, #32]
 800250e:	415b      	adcs	r3, r3
 8002510:	627b      	str	r3, [r7, #36]	; 0x24
 8002512:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002516:	1812      	adds	r2, r2, r0
 8002518:	eb41 0303 	adc.w	r3, r1, r3
 800251c:	f04f 0400 	mov.w	r4, #0
 8002520:	f04f 0500 	mov.w	r5, #0
 8002524:	00dd      	lsls	r5, r3, #3
 8002526:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800252a:	00d4      	lsls	r4, r2, #3
 800252c:	4622      	mov	r2, r4
 800252e:	462b      	mov	r3, r5
 8002530:	1814      	adds	r4, r2, r0
 8002532:	653c      	str	r4, [r7, #80]	; 0x50
 8002534:	414b      	adcs	r3, r1
 8002536:	657b      	str	r3, [r7, #84]	; 0x54
 8002538:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800253a:	685b      	ldr	r3, [r3, #4]
 800253c:	461a      	mov	r2, r3
 800253e:	f04f 0300 	mov.w	r3, #0
 8002542:	1891      	adds	r1, r2, r2
 8002544:	61b9      	str	r1, [r7, #24]
 8002546:	415b      	adcs	r3, r3
 8002548:	61fb      	str	r3, [r7, #28]
 800254a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800254e:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8002552:	f7fd fead 	bl	80002b0 <__aeabi_uldivmod>
 8002556:	4602      	mov	r2, r0
 8002558:	460b      	mov	r3, r1
 800255a:	4b6c      	ldr	r3, [pc, #432]	; (800270c <UART_SetConfig+0x38c>)
 800255c:	fba3 1302 	umull	r1, r3, r3, r2
 8002560:	095b      	lsrs	r3, r3, #5
 8002562:	2164      	movs	r1, #100	; 0x64
 8002564:	fb01 f303 	mul.w	r3, r1, r3
 8002568:	1ad3      	subs	r3, r2, r3
 800256a:	00db      	lsls	r3, r3, #3
 800256c:	3332      	adds	r3, #50	; 0x32
 800256e:	4a67      	ldr	r2, [pc, #412]	; (800270c <UART_SetConfig+0x38c>)
 8002570:	fba2 2303 	umull	r2, r3, r2, r3
 8002574:	095b      	lsrs	r3, r3, #5
 8002576:	f003 0207 	and.w	r2, r3, #7
 800257a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	4432      	add	r2, r6
 8002580:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002582:	e0b9      	b.n	80026f8 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002584:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002586:	461c      	mov	r4, r3
 8002588:	f04f 0500 	mov.w	r5, #0
 800258c:	4622      	mov	r2, r4
 800258e:	462b      	mov	r3, r5
 8002590:	1891      	adds	r1, r2, r2
 8002592:	6139      	str	r1, [r7, #16]
 8002594:	415b      	adcs	r3, r3
 8002596:	617b      	str	r3, [r7, #20]
 8002598:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800259c:	1912      	adds	r2, r2, r4
 800259e:	eb45 0303 	adc.w	r3, r5, r3
 80025a2:	f04f 0000 	mov.w	r0, #0
 80025a6:	f04f 0100 	mov.w	r1, #0
 80025aa:	00d9      	lsls	r1, r3, #3
 80025ac:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80025b0:	00d0      	lsls	r0, r2, #3
 80025b2:	4602      	mov	r2, r0
 80025b4:	460b      	mov	r3, r1
 80025b6:	eb12 0804 	adds.w	r8, r2, r4
 80025ba:	eb43 0905 	adc.w	r9, r3, r5
 80025be:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80025c0:	685b      	ldr	r3, [r3, #4]
 80025c2:	4618      	mov	r0, r3
 80025c4:	f04f 0100 	mov.w	r1, #0
 80025c8:	f04f 0200 	mov.w	r2, #0
 80025cc:	f04f 0300 	mov.w	r3, #0
 80025d0:	008b      	lsls	r3, r1, #2
 80025d2:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80025d6:	0082      	lsls	r2, r0, #2
 80025d8:	4640      	mov	r0, r8
 80025da:	4649      	mov	r1, r9
 80025dc:	f7fd fe68 	bl	80002b0 <__aeabi_uldivmod>
 80025e0:	4602      	mov	r2, r0
 80025e2:	460b      	mov	r3, r1
 80025e4:	4b49      	ldr	r3, [pc, #292]	; (800270c <UART_SetConfig+0x38c>)
 80025e6:	fba3 2302 	umull	r2, r3, r3, r2
 80025ea:	095b      	lsrs	r3, r3, #5
 80025ec:	011e      	lsls	r6, r3, #4
 80025ee:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80025f0:	4618      	mov	r0, r3
 80025f2:	f04f 0100 	mov.w	r1, #0
 80025f6:	4602      	mov	r2, r0
 80025f8:	460b      	mov	r3, r1
 80025fa:	1894      	adds	r4, r2, r2
 80025fc:	60bc      	str	r4, [r7, #8]
 80025fe:	415b      	adcs	r3, r3
 8002600:	60fb      	str	r3, [r7, #12]
 8002602:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002606:	1812      	adds	r2, r2, r0
 8002608:	eb41 0303 	adc.w	r3, r1, r3
 800260c:	f04f 0400 	mov.w	r4, #0
 8002610:	f04f 0500 	mov.w	r5, #0
 8002614:	00dd      	lsls	r5, r3, #3
 8002616:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800261a:	00d4      	lsls	r4, r2, #3
 800261c:	4622      	mov	r2, r4
 800261e:	462b      	mov	r3, r5
 8002620:	1814      	adds	r4, r2, r0
 8002622:	64bc      	str	r4, [r7, #72]	; 0x48
 8002624:	414b      	adcs	r3, r1
 8002626:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002628:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800262a:	685b      	ldr	r3, [r3, #4]
 800262c:	4618      	mov	r0, r3
 800262e:	f04f 0100 	mov.w	r1, #0
 8002632:	f04f 0200 	mov.w	r2, #0
 8002636:	f04f 0300 	mov.w	r3, #0
 800263a:	008b      	lsls	r3, r1, #2
 800263c:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8002640:	0082      	lsls	r2, r0, #2
 8002642:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8002646:	f7fd fe33 	bl	80002b0 <__aeabi_uldivmod>
 800264a:	4602      	mov	r2, r0
 800264c:	460b      	mov	r3, r1
 800264e:	4b2f      	ldr	r3, [pc, #188]	; (800270c <UART_SetConfig+0x38c>)
 8002650:	fba3 1302 	umull	r1, r3, r3, r2
 8002654:	095b      	lsrs	r3, r3, #5
 8002656:	2164      	movs	r1, #100	; 0x64
 8002658:	fb01 f303 	mul.w	r3, r1, r3
 800265c:	1ad3      	subs	r3, r2, r3
 800265e:	011b      	lsls	r3, r3, #4
 8002660:	3332      	adds	r3, #50	; 0x32
 8002662:	4a2a      	ldr	r2, [pc, #168]	; (800270c <UART_SetConfig+0x38c>)
 8002664:	fba2 2303 	umull	r2, r3, r2, r3
 8002668:	095b      	lsrs	r3, r3, #5
 800266a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800266e:	441e      	add	r6, r3
 8002670:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002672:	4618      	mov	r0, r3
 8002674:	f04f 0100 	mov.w	r1, #0
 8002678:	4602      	mov	r2, r0
 800267a:	460b      	mov	r3, r1
 800267c:	1894      	adds	r4, r2, r2
 800267e:	603c      	str	r4, [r7, #0]
 8002680:	415b      	adcs	r3, r3
 8002682:	607b      	str	r3, [r7, #4]
 8002684:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002688:	1812      	adds	r2, r2, r0
 800268a:	eb41 0303 	adc.w	r3, r1, r3
 800268e:	f04f 0400 	mov.w	r4, #0
 8002692:	f04f 0500 	mov.w	r5, #0
 8002696:	00dd      	lsls	r5, r3, #3
 8002698:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800269c:	00d4      	lsls	r4, r2, #3
 800269e:	4622      	mov	r2, r4
 80026a0:	462b      	mov	r3, r5
 80026a2:	eb12 0a00 	adds.w	sl, r2, r0
 80026a6:	eb43 0b01 	adc.w	fp, r3, r1
 80026aa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80026ac:	685b      	ldr	r3, [r3, #4]
 80026ae:	4618      	mov	r0, r3
 80026b0:	f04f 0100 	mov.w	r1, #0
 80026b4:	f04f 0200 	mov.w	r2, #0
 80026b8:	f04f 0300 	mov.w	r3, #0
 80026bc:	008b      	lsls	r3, r1, #2
 80026be:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80026c2:	0082      	lsls	r2, r0, #2
 80026c4:	4650      	mov	r0, sl
 80026c6:	4659      	mov	r1, fp
 80026c8:	f7fd fdf2 	bl	80002b0 <__aeabi_uldivmod>
 80026cc:	4602      	mov	r2, r0
 80026ce:	460b      	mov	r3, r1
 80026d0:	4b0e      	ldr	r3, [pc, #56]	; (800270c <UART_SetConfig+0x38c>)
 80026d2:	fba3 1302 	umull	r1, r3, r3, r2
 80026d6:	095b      	lsrs	r3, r3, #5
 80026d8:	2164      	movs	r1, #100	; 0x64
 80026da:	fb01 f303 	mul.w	r3, r1, r3
 80026de:	1ad3      	subs	r3, r2, r3
 80026e0:	011b      	lsls	r3, r3, #4
 80026e2:	3332      	adds	r3, #50	; 0x32
 80026e4:	4a09      	ldr	r2, [pc, #36]	; (800270c <UART_SetConfig+0x38c>)
 80026e6:	fba2 2303 	umull	r2, r3, r2, r3
 80026ea:	095b      	lsrs	r3, r3, #5
 80026ec:	f003 020f 	and.w	r2, r3, #15
 80026f0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	4432      	add	r2, r6
 80026f6:	609a      	str	r2, [r3, #8]
}
 80026f8:	bf00      	nop
 80026fa:	377c      	adds	r7, #124	; 0x7c
 80026fc:	46bd      	mov	sp, r7
 80026fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002702:	bf00      	nop
 8002704:	40011000 	.word	0x40011000
 8002708:	40011400 	.word	0x40011400
 800270c:	51eb851f 	.word	0x51eb851f

08002710 <__errno>:
 8002710:	4b01      	ldr	r3, [pc, #4]	; (8002718 <__errno+0x8>)
 8002712:	6818      	ldr	r0, [r3, #0]
 8002714:	4770      	bx	lr
 8002716:	bf00      	nop
 8002718:	2000000c 	.word	0x2000000c

0800271c <__libc_init_array>:
 800271c:	b570      	push	{r4, r5, r6, lr}
 800271e:	4d0d      	ldr	r5, [pc, #52]	; (8002754 <__libc_init_array+0x38>)
 8002720:	4c0d      	ldr	r4, [pc, #52]	; (8002758 <__libc_init_array+0x3c>)
 8002722:	1b64      	subs	r4, r4, r5
 8002724:	10a4      	asrs	r4, r4, #2
 8002726:	2600      	movs	r6, #0
 8002728:	42a6      	cmp	r6, r4
 800272a:	d109      	bne.n	8002740 <__libc_init_array+0x24>
 800272c:	4d0b      	ldr	r5, [pc, #44]	; (800275c <__libc_init_array+0x40>)
 800272e:	4c0c      	ldr	r4, [pc, #48]	; (8002760 <__libc_init_array+0x44>)
 8002730:	f000 fff4 	bl	800371c <_init>
 8002734:	1b64      	subs	r4, r4, r5
 8002736:	10a4      	asrs	r4, r4, #2
 8002738:	2600      	movs	r6, #0
 800273a:	42a6      	cmp	r6, r4
 800273c:	d105      	bne.n	800274a <__libc_init_array+0x2e>
 800273e:	bd70      	pop	{r4, r5, r6, pc}
 8002740:	f855 3b04 	ldr.w	r3, [r5], #4
 8002744:	4798      	blx	r3
 8002746:	3601      	adds	r6, #1
 8002748:	e7ee      	b.n	8002728 <__libc_init_array+0xc>
 800274a:	f855 3b04 	ldr.w	r3, [r5], #4
 800274e:	4798      	blx	r3
 8002750:	3601      	adds	r6, #1
 8002752:	e7f2      	b.n	800273a <__libc_init_array+0x1e>
 8002754:	08003820 	.word	0x08003820
 8002758:	08003820 	.word	0x08003820
 800275c:	08003820 	.word	0x08003820
 8002760:	08003824 	.word	0x08003824

08002764 <malloc>:
 8002764:	4b02      	ldr	r3, [pc, #8]	; (8002770 <malloc+0xc>)
 8002766:	4601      	mov	r1, r0
 8002768:	6818      	ldr	r0, [r3, #0]
 800276a:	f000 b85b 	b.w	8002824 <_malloc_r>
 800276e:	bf00      	nop
 8002770:	2000000c 	.word	0x2000000c

08002774 <memset>:
 8002774:	4402      	add	r2, r0
 8002776:	4603      	mov	r3, r0
 8002778:	4293      	cmp	r3, r2
 800277a:	d100      	bne.n	800277e <memset+0xa>
 800277c:	4770      	bx	lr
 800277e:	f803 1b01 	strb.w	r1, [r3], #1
 8002782:	e7f9      	b.n	8002778 <memset+0x4>

08002784 <_free_r>:
 8002784:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8002786:	2900      	cmp	r1, #0
 8002788:	d048      	beq.n	800281c <_free_r+0x98>
 800278a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800278e:	9001      	str	r0, [sp, #4]
 8002790:	2b00      	cmp	r3, #0
 8002792:	f1a1 0404 	sub.w	r4, r1, #4
 8002796:	bfb8      	it	lt
 8002798:	18e4      	addlt	r4, r4, r3
 800279a:	f000 fc19 	bl	8002fd0 <__malloc_lock>
 800279e:	4a20      	ldr	r2, [pc, #128]	; (8002820 <_free_r+0x9c>)
 80027a0:	9801      	ldr	r0, [sp, #4]
 80027a2:	6813      	ldr	r3, [r2, #0]
 80027a4:	4615      	mov	r5, r2
 80027a6:	b933      	cbnz	r3, 80027b6 <_free_r+0x32>
 80027a8:	6063      	str	r3, [r4, #4]
 80027aa:	6014      	str	r4, [r2, #0]
 80027ac:	b003      	add	sp, #12
 80027ae:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80027b2:	f000 bc13 	b.w	8002fdc <__malloc_unlock>
 80027b6:	42a3      	cmp	r3, r4
 80027b8:	d90b      	bls.n	80027d2 <_free_r+0x4e>
 80027ba:	6821      	ldr	r1, [r4, #0]
 80027bc:	1862      	adds	r2, r4, r1
 80027be:	4293      	cmp	r3, r2
 80027c0:	bf04      	itt	eq
 80027c2:	681a      	ldreq	r2, [r3, #0]
 80027c4:	685b      	ldreq	r3, [r3, #4]
 80027c6:	6063      	str	r3, [r4, #4]
 80027c8:	bf04      	itt	eq
 80027ca:	1852      	addeq	r2, r2, r1
 80027cc:	6022      	streq	r2, [r4, #0]
 80027ce:	602c      	str	r4, [r5, #0]
 80027d0:	e7ec      	b.n	80027ac <_free_r+0x28>
 80027d2:	461a      	mov	r2, r3
 80027d4:	685b      	ldr	r3, [r3, #4]
 80027d6:	b10b      	cbz	r3, 80027dc <_free_r+0x58>
 80027d8:	42a3      	cmp	r3, r4
 80027da:	d9fa      	bls.n	80027d2 <_free_r+0x4e>
 80027dc:	6811      	ldr	r1, [r2, #0]
 80027de:	1855      	adds	r5, r2, r1
 80027e0:	42a5      	cmp	r5, r4
 80027e2:	d10b      	bne.n	80027fc <_free_r+0x78>
 80027e4:	6824      	ldr	r4, [r4, #0]
 80027e6:	4421      	add	r1, r4
 80027e8:	1854      	adds	r4, r2, r1
 80027ea:	42a3      	cmp	r3, r4
 80027ec:	6011      	str	r1, [r2, #0]
 80027ee:	d1dd      	bne.n	80027ac <_free_r+0x28>
 80027f0:	681c      	ldr	r4, [r3, #0]
 80027f2:	685b      	ldr	r3, [r3, #4]
 80027f4:	6053      	str	r3, [r2, #4]
 80027f6:	4421      	add	r1, r4
 80027f8:	6011      	str	r1, [r2, #0]
 80027fa:	e7d7      	b.n	80027ac <_free_r+0x28>
 80027fc:	d902      	bls.n	8002804 <_free_r+0x80>
 80027fe:	230c      	movs	r3, #12
 8002800:	6003      	str	r3, [r0, #0]
 8002802:	e7d3      	b.n	80027ac <_free_r+0x28>
 8002804:	6825      	ldr	r5, [r4, #0]
 8002806:	1961      	adds	r1, r4, r5
 8002808:	428b      	cmp	r3, r1
 800280a:	bf04      	itt	eq
 800280c:	6819      	ldreq	r1, [r3, #0]
 800280e:	685b      	ldreq	r3, [r3, #4]
 8002810:	6063      	str	r3, [r4, #4]
 8002812:	bf04      	itt	eq
 8002814:	1949      	addeq	r1, r1, r5
 8002816:	6021      	streq	r1, [r4, #0]
 8002818:	6054      	str	r4, [r2, #4]
 800281a:	e7c7      	b.n	80027ac <_free_r+0x28>
 800281c:	b003      	add	sp, #12
 800281e:	bd30      	pop	{r4, r5, pc}
 8002820:	20000090 	.word	0x20000090

08002824 <_malloc_r>:
 8002824:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002826:	1ccd      	adds	r5, r1, #3
 8002828:	f025 0503 	bic.w	r5, r5, #3
 800282c:	3508      	adds	r5, #8
 800282e:	2d0c      	cmp	r5, #12
 8002830:	bf38      	it	cc
 8002832:	250c      	movcc	r5, #12
 8002834:	2d00      	cmp	r5, #0
 8002836:	4606      	mov	r6, r0
 8002838:	db01      	blt.n	800283e <_malloc_r+0x1a>
 800283a:	42a9      	cmp	r1, r5
 800283c:	d903      	bls.n	8002846 <_malloc_r+0x22>
 800283e:	230c      	movs	r3, #12
 8002840:	6033      	str	r3, [r6, #0]
 8002842:	2000      	movs	r0, #0
 8002844:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002846:	f000 fbc3 	bl	8002fd0 <__malloc_lock>
 800284a:	4921      	ldr	r1, [pc, #132]	; (80028d0 <_malloc_r+0xac>)
 800284c:	680a      	ldr	r2, [r1, #0]
 800284e:	4614      	mov	r4, r2
 8002850:	b99c      	cbnz	r4, 800287a <_malloc_r+0x56>
 8002852:	4f20      	ldr	r7, [pc, #128]	; (80028d4 <_malloc_r+0xb0>)
 8002854:	683b      	ldr	r3, [r7, #0]
 8002856:	b923      	cbnz	r3, 8002862 <_malloc_r+0x3e>
 8002858:	4621      	mov	r1, r4
 800285a:	4630      	mov	r0, r6
 800285c:	f000 f8ca 	bl	80029f4 <_sbrk_r>
 8002860:	6038      	str	r0, [r7, #0]
 8002862:	4629      	mov	r1, r5
 8002864:	4630      	mov	r0, r6
 8002866:	f000 f8c5 	bl	80029f4 <_sbrk_r>
 800286a:	1c43      	adds	r3, r0, #1
 800286c:	d123      	bne.n	80028b6 <_malloc_r+0x92>
 800286e:	230c      	movs	r3, #12
 8002870:	6033      	str	r3, [r6, #0]
 8002872:	4630      	mov	r0, r6
 8002874:	f000 fbb2 	bl	8002fdc <__malloc_unlock>
 8002878:	e7e3      	b.n	8002842 <_malloc_r+0x1e>
 800287a:	6823      	ldr	r3, [r4, #0]
 800287c:	1b5b      	subs	r3, r3, r5
 800287e:	d417      	bmi.n	80028b0 <_malloc_r+0x8c>
 8002880:	2b0b      	cmp	r3, #11
 8002882:	d903      	bls.n	800288c <_malloc_r+0x68>
 8002884:	6023      	str	r3, [r4, #0]
 8002886:	441c      	add	r4, r3
 8002888:	6025      	str	r5, [r4, #0]
 800288a:	e004      	b.n	8002896 <_malloc_r+0x72>
 800288c:	6863      	ldr	r3, [r4, #4]
 800288e:	42a2      	cmp	r2, r4
 8002890:	bf0c      	ite	eq
 8002892:	600b      	streq	r3, [r1, #0]
 8002894:	6053      	strne	r3, [r2, #4]
 8002896:	4630      	mov	r0, r6
 8002898:	f000 fba0 	bl	8002fdc <__malloc_unlock>
 800289c:	f104 000b 	add.w	r0, r4, #11
 80028a0:	1d23      	adds	r3, r4, #4
 80028a2:	f020 0007 	bic.w	r0, r0, #7
 80028a6:	1ac2      	subs	r2, r0, r3
 80028a8:	d0cc      	beq.n	8002844 <_malloc_r+0x20>
 80028aa:	1a1b      	subs	r3, r3, r0
 80028ac:	50a3      	str	r3, [r4, r2]
 80028ae:	e7c9      	b.n	8002844 <_malloc_r+0x20>
 80028b0:	4622      	mov	r2, r4
 80028b2:	6864      	ldr	r4, [r4, #4]
 80028b4:	e7cc      	b.n	8002850 <_malloc_r+0x2c>
 80028b6:	1cc4      	adds	r4, r0, #3
 80028b8:	f024 0403 	bic.w	r4, r4, #3
 80028bc:	42a0      	cmp	r0, r4
 80028be:	d0e3      	beq.n	8002888 <_malloc_r+0x64>
 80028c0:	1a21      	subs	r1, r4, r0
 80028c2:	4630      	mov	r0, r6
 80028c4:	f000 f896 	bl	80029f4 <_sbrk_r>
 80028c8:	3001      	adds	r0, #1
 80028ca:	d1dd      	bne.n	8002888 <_malloc_r+0x64>
 80028cc:	e7cf      	b.n	800286e <_malloc_r+0x4a>
 80028ce:	bf00      	nop
 80028d0:	20000090 	.word	0x20000090
 80028d4:	20000094 	.word	0x20000094

080028d8 <iprintf>:
 80028d8:	b40f      	push	{r0, r1, r2, r3}
 80028da:	4b0a      	ldr	r3, [pc, #40]	; (8002904 <iprintf+0x2c>)
 80028dc:	b513      	push	{r0, r1, r4, lr}
 80028de:	681c      	ldr	r4, [r3, #0]
 80028e0:	b124      	cbz	r4, 80028ec <iprintf+0x14>
 80028e2:	69a3      	ldr	r3, [r4, #24]
 80028e4:	b913      	cbnz	r3, 80028ec <iprintf+0x14>
 80028e6:	4620      	mov	r0, r4
 80028e8:	f000 fa6e 	bl	8002dc8 <__sinit>
 80028ec:	ab05      	add	r3, sp, #20
 80028ee:	9a04      	ldr	r2, [sp, #16]
 80028f0:	68a1      	ldr	r1, [r4, #8]
 80028f2:	9301      	str	r3, [sp, #4]
 80028f4:	4620      	mov	r0, r4
 80028f6:	f000 fba1 	bl	800303c <_vfiprintf_r>
 80028fa:	b002      	add	sp, #8
 80028fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002900:	b004      	add	sp, #16
 8002902:	4770      	bx	lr
 8002904:	2000000c 	.word	0x2000000c

08002908 <_puts_r>:
 8002908:	b570      	push	{r4, r5, r6, lr}
 800290a:	460e      	mov	r6, r1
 800290c:	4605      	mov	r5, r0
 800290e:	b118      	cbz	r0, 8002918 <_puts_r+0x10>
 8002910:	6983      	ldr	r3, [r0, #24]
 8002912:	b90b      	cbnz	r3, 8002918 <_puts_r+0x10>
 8002914:	f000 fa58 	bl	8002dc8 <__sinit>
 8002918:	69ab      	ldr	r3, [r5, #24]
 800291a:	68ac      	ldr	r4, [r5, #8]
 800291c:	b913      	cbnz	r3, 8002924 <_puts_r+0x1c>
 800291e:	4628      	mov	r0, r5
 8002920:	f000 fa52 	bl	8002dc8 <__sinit>
 8002924:	4b2c      	ldr	r3, [pc, #176]	; (80029d8 <_puts_r+0xd0>)
 8002926:	429c      	cmp	r4, r3
 8002928:	d120      	bne.n	800296c <_puts_r+0x64>
 800292a:	686c      	ldr	r4, [r5, #4]
 800292c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800292e:	07db      	lsls	r3, r3, #31
 8002930:	d405      	bmi.n	800293e <_puts_r+0x36>
 8002932:	89a3      	ldrh	r3, [r4, #12]
 8002934:	0598      	lsls	r0, r3, #22
 8002936:	d402      	bmi.n	800293e <_puts_r+0x36>
 8002938:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800293a:	f000 fae3 	bl	8002f04 <__retarget_lock_acquire_recursive>
 800293e:	89a3      	ldrh	r3, [r4, #12]
 8002940:	0719      	lsls	r1, r3, #28
 8002942:	d51d      	bpl.n	8002980 <_puts_r+0x78>
 8002944:	6923      	ldr	r3, [r4, #16]
 8002946:	b1db      	cbz	r3, 8002980 <_puts_r+0x78>
 8002948:	3e01      	subs	r6, #1
 800294a:	68a3      	ldr	r3, [r4, #8]
 800294c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8002950:	3b01      	subs	r3, #1
 8002952:	60a3      	str	r3, [r4, #8]
 8002954:	bb39      	cbnz	r1, 80029a6 <_puts_r+0x9e>
 8002956:	2b00      	cmp	r3, #0
 8002958:	da38      	bge.n	80029cc <_puts_r+0xc4>
 800295a:	4622      	mov	r2, r4
 800295c:	210a      	movs	r1, #10
 800295e:	4628      	mov	r0, r5
 8002960:	f000 f858 	bl	8002a14 <__swbuf_r>
 8002964:	3001      	adds	r0, #1
 8002966:	d011      	beq.n	800298c <_puts_r+0x84>
 8002968:	250a      	movs	r5, #10
 800296a:	e011      	b.n	8002990 <_puts_r+0x88>
 800296c:	4b1b      	ldr	r3, [pc, #108]	; (80029dc <_puts_r+0xd4>)
 800296e:	429c      	cmp	r4, r3
 8002970:	d101      	bne.n	8002976 <_puts_r+0x6e>
 8002972:	68ac      	ldr	r4, [r5, #8]
 8002974:	e7da      	b.n	800292c <_puts_r+0x24>
 8002976:	4b1a      	ldr	r3, [pc, #104]	; (80029e0 <_puts_r+0xd8>)
 8002978:	429c      	cmp	r4, r3
 800297a:	bf08      	it	eq
 800297c:	68ec      	ldreq	r4, [r5, #12]
 800297e:	e7d5      	b.n	800292c <_puts_r+0x24>
 8002980:	4621      	mov	r1, r4
 8002982:	4628      	mov	r0, r5
 8002984:	f000 f898 	bl	8002ab8 <__swsetup_r>
 8002988:	2800      	cmp	r0, #0
 800298a:	d0dd      	beq.n	8002948 <_puts_r+0x40>
 800298c:	f04f 35ff 	mov.w	r5, #4294967295
 8002990:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002992:	07da      	lsls	r2, r3, #31
 8002994:	d405      	bmi.n	80029a2 <_puts_r+0x9a>
 8002996:	89a3      	ldrh	r3, [r4, #12]
 8002998:	059b      	lsls	r3, r3, #22
 800299a:	d402      	bmi.n	80029a2 <_puts_r+0x9a>
 800299c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800299e:	f000 fab2 	bl	8002f06 <__retarget_lock_release_recursive>
 80029a2:	4628      	mov	r0, r5
 80029a4:	bd70      	pop	{r4, r5, r6, pc}
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	da04      	bge.n	80029b4 <_puts_r+0xac>
 80029aa:	69a2      	ldr	r2, [r4, #24]
 80029ac:	429a      	cmp	r2, r3
 80029ae:	dc06      	bgt.n	80029be <_puts_r+0xb6>
 80029b0:	290a      	cmp	r1, #10
 80029b2:	d004      	beq.n	80029be <_puts_r+0xb6>
 80029b4:	6823      	ldr	r3, [r4, #0]
 80029b6:	1c5a      	adds	r2, r3, #1
 80029b8:	6022      	str	r2, [r4, #0]
 80029ba:	7019      	strb	r1, [r3, #0]
 80029bc:	e7c5      	b.n	800294a <_puts_r+0x42>
 80029be:	4622      	mov	r2, r4
 80029c0:	4628      	mov	r0, r5
 80029c2:	f000 f827 	bl	8002a14 <__swbuf_r>
 80029c6:	3001      	adds	r0, #1
 80029c8:	d1bf      	bne.n	800294a <_puts_r+0x42>
 80029ca:	e7df      	b.n	800298c <_puts_r+0x84>
 80029cc:	6823      	ldr	r3, [r4, #0]
 80029ce:	250a      	movs	r5, #10
 80029d0:	1c5a      	adds	r2, r3, #1
 80029d2:	6022      	str	r2, [r4, #0]
 80029d4:	701d      	strb	r5, [r3, #0]
 80029d6:	e7db      	b.n	8002990 <_puts_r+0x88>
 80029d8:	080037a4 	.word	0x080037a4
 80029dc:	080037c4 	.word	0x080037c4
 80029e0:	08003784 	.word	0x08003784

080029e4 <puts>:
 80029e4:	4b02      	ldr	r3, [pc, #8]	; (80029f0 <puts+0xc>)
 80029e6:	4601      	mov	r1, r0
 80029e8:	6818      	ldr	r0, [r3, #0]
 80029ea:	f7ff bf8d 	b.w	8002908 <_puts_r>
 80029ee:	bf00      	nop
 80029f0:	2000000c 	.word	0x2000000c

080029f4 <_sbrk_r>:
 80029f4:	b538      	push	{r3, r4, r5, lr}
 80029f6:	4d06      	ldr	r5, [pc, #24]	; (8002a10 <_sbrk_r+0x1c>)
 80029f8:	2300      	movs	r3, #0
 80029fa:	4604      	mov	r4, r0
 80029fc:	4608      	mov	r0, r1
 80029fe:	602b      	str	r3, [r5, #0]
 8002a00:	f7fe f850 	bl	8000aa4 <_sbrk>
 8002a04:	1c43      	adds	r3, r0, #1
 8002a06:	d102      	bne.n	8002a0e <_sbrk_r+0x1a>
 8002a08:	682b      	ldr	r3, [r5, #0]
 8002a0a:	b103      	cbz	r3, 8002a0e <_sbrk_r+0x1a>
 8002a0c:	6023      	str	r3, [r4, #0]
 8002a0e:	bd38      	pop	{r3, r4, r5, pc}
 8002a10:	200000ec 	.word	0x200000ec

08002a14 <__swbuf_r>:
 8002a14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a16:	460e      	mov	r6, r1
 8002a18:	4614      	mov	r4, r2
 8002a1a:	4605      	mov	r5, r0
 8002a1c:	b118      	cbz	r0, 8002a26 <__swbuf_r+0x12>
 8002a1e:	6983      	ldr	r3, [r0, #24]
 8002a20:	b90b      	cbnz	r3, 8002a26 <__swbuf_r+0x12>
 8002a22:	f000 f9d1 	bl	8002dc8 <__sinit>
 8002a26:	4b21      	ldr	r3, [pc, #132]	; (8002aac <__swbuf_r+0x98>)
 8002a28:	429c      	cmp	r4, r3
 8002a2a:	d12b      	bne.n	8002a84 <__swbuf_r+0x70>
 8002a2c:	686c      	ldr	r4, [r5, #4]
 8002a2e:	69a3      	ldr	r3, [r4, #24]
 8002a30:	60a3      	str	r3, [r4, #8]
 8002a32:	89a3      	ldrh	r3, [r4, #12]
 8002a34:	071a      	lsls	r2, r3, #28
 8002a36:	d52f      	bpl.n	8002a98 <__swbuf_r+0x84>
 8002a38:	6923      	ldr	r3, [r4, #16]
 8002a3a:	b36b      	cbz	r3, 8002a98 <__swbuf_r+0x84>
 8002a3c:	6923      	ldr	r3, [r4, #16]
 8002a3e:	6820      	ldr	r0, [r4, #0]
 8002a40:	1ac0      	subs	r0, r0, r3
 8002a42:	6963      	ldr	r3, [r4, #20]
 8002a44:	b2f6      	uxtb	r6, r6
 8002a46:	4283      	cmp	r3, r0
 8002a48:	4637      	mov	r7, r6
 8002a4a:	dc04      	bgt.n	8002a56 <__swbuf_r+0x42>
 8002a4c:	4621      	mov	r1, r4
 8002a4e:	4628      	mov	r0, r5
 8002a50:	f000 f926 	bl	8002ca0 <_fflush_r>
 8002a54:	bb30      	cbnz	r0, 8002aa4 <__swbuf_r+0x90>
 8002a56:	68a3      	ldr	r3, [r4, #8]
 8002a58:	3b01      	subs	r3, #1
 8002a5a:	60a3      	str	r3, [r4, #8]
 8002a5c:	6823      	ldr	r3, [r4, #0]
 8002a5e:	1c5a      	adds	r2, r3, #1
 8002a60:	6022      	str	r2, [r4, #0]
 8002a62:	701e      	strb	r6, [r3, #0]
 8002a64:	6963      	ldr	r3, [r4, #20]
 8002a66:	3001      	adds	r0, #1
 8002a68:	4283      	cmp	r3, r0
 8002a6a:	d004      	beq.n	8002a76 <__swbuf_r+0x62>
 8002a6c:	89a3      	ldrh	r3, [r4, #12]
 8002a6e:	07db      	lsls	r3, r3, #31
 8002a70:	d506      	bpl.n	8002a80 <__swbuf_r+0x6c>
 8002a72:	2e0a      	cmp	r6, #10
 8002a74:	d104      	bne.n	8002a80 <__swbuf_r+0x6c>
 8002a76:	4621      	mov	r1, r4
 8002a78:	4628      	mov	r0, r5
 8002a7a:	f000 f911 	bl	8002ca0 <_fflush_r>
 8002a7e:	b988      	cbnz	r0, 8002aa4 <__swbuf_r+0x90>
 8002a80:	4638      	mov	r0, r7
 8002a82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002a84:	4b0a      	ldr	r3, [pc, #40]	; (8002ab0 <__swbuf_r+0x9c>)
 8002a86:	429c      	cmp	r4, r3
 8002a88:	d101      	bne.n	8002a8e <__swbuf_r+0x7a>
 8002a8a:	68ac      	ldr	r4, [r5, #8]
 8002a8c:	e7cf      	b.n	8002a2e <__swbuf_r+0x1a>
 8002a8e:	4b09      	ldr	r3, [pc, #36]	; (8002ab4 <__swbuf_r+0xa0>)
 8002a90:	429c      	cmp	r4, r3
 8002a92:	bf08      	it	eq
 8002a94:	68ec      	ldreq	r4, [r5, #12]
 8002a96:	e7ca      	b.n	8002a2e <__swbuf_r+0x1a>
 8002a98:	4621      	mov	r1, r4
 8002a9a:	4628      	mov	r0, r5
 8002a9c:	f000 f80c 	bl	8002ab8 <__swsetup_r>
 8002aa0:	2800      	cmp	r0, #0
 8002aa2:	d0cb      	beq.n	8002a3c <__swbuf_r+0x28>
 8002aa4:	f04f 37ff 	mov.w	r7, #4294967295
 8002aa8:	e7ea      	b.n	8002a80 <__swbuf_r+0x6c>
 8002aaa:	bf00      	nop
 8002aac:	080037a4 	.word	0x080037a4
 8002ab0:	080037c4 	.word	0x080037c4
 8002ab4:	08003784 	.word	0x08003784

08002ab8 <__swsetup_r>:
 8002ab8:	4b32      	ldr	r3, [pc, #200]	; (8002b84 <__swsetup_r+0xcc>)
 8002aba:	b570      	push	{r4, r5, r6, lr}
 8002abc:	681d      	ldr	r5, [r3, #0]
 8002abe:	4606      	mov	r6, r0
 8002ac0:	460c      	mov	r4, r1
 8002ac2:	b125      	cbz	r5, 8002ace <__swsetup_r+0x16>
 8002ac4:	69ab      	ldr	r3, [r5, #24]
 8002ac6:	b913      	cbnz	r3, 8002ace <__swsetup_r+0x16>
 8002ac8:	4628      	mov	r0, r5
 8002aca:	f000 f97d 	bl	8002dc8 <__sinit>
 8002ace:	4b2e      	ldr	r3, [pc, #184]	; (8002b88 <__swsetup_r+0xd0>)
 8002ad0:	429c      	cmp	r4, r3
 8002ad2:	d10f      	bne.n	8002af4 <__swsetup_r+0x3c>
 8002ad4:	686c      	ldr	r4, [r5, #4]
 8002ad6:	89a3      	ldrh	r3, [r4, #12]
 8002ad8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002adc:	0719      	lsls	r1, r3, #28
 8002ade:	d42c      	bmi.n	8002b3a <__swsetup_r+0x82>
 8002ae0:	06dd      	lsls	r5, r3, #27
 8002ae2:	d411      	bmi.n	8002b08 <__swsetup_r+0x50>
 8002ae4:	2309      	movs	r3, #9
 8002ae6:	6033      	str	r3, [r6, #0]
 8002ae8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8002aec:	81a3      	strh	r3, [r4, #12]
 8002aee:	f04f 30ff 	mov.w	r0, #4294967295
 8002af2:	e03e      	b.n	8002b72 <__swsetup_r+0xba>
 8002af4:	4b25      	ldr	r3, [pc, #148]	; (8002b8c <__swsetup_r+0xd4>)
 8002af6:	429c      	cmp	r4, r3
 8002af8:	d101      	bne.n	8002afe <__swsetup_r+0x46>
 8002afa:	68ac      	ldr	r4, [r5, #8]
 8002afc:	e7eb      	b.n	8002ad6 <__swsetup_r+0x1e>
 8002afe:	4b24      	ldr	r3, [pc, #144]	; (8002b90 <__swsetup_r+0xd8>)
 8002b00:	429c      	cmp	r4, r3
 8002b02:	bf08      	it	eq
 8002b04:	68ec      	ldreq	r4, [r5, #12]
 8002b06:	e7e6      	b.n	8002ad6 <__swsetup_r+0x1e>
 8002b08:	0758      	lsls	r0, r3, #29
 8002b0a:	d512      	bpl.n	8002b32 <__swsetup_r+0x7a>
 8002b0c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002b0e:	b141      	cbz	r1, 8002b22 <__swsetup_r+0x6a>
 8002b10:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002b14:	4299      	cmp	r1, r3
 8002b16:	d002      	beq.n	8002b1e <__swsetup_r+0x66>
 8002b18:	4630      	mov	r0, r6
 8002b1a:	f7ff fe33 	bl	8002784 <_free_r>
 8002b1e:	2300      	movs	r3, #0
 8002b20:	6363      	str	r3, [r4, #52]	; 0x34
 8002b22:	89a3      	ldrh	r3, [r4, #12]
 8002b24:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8002b28:	81a3      	strh	r3, [r4, #12]
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	6063      	str	r3, [r4, #4]
 8002b2e:	6923      	ldr	r3, [r4, #16]
 8002b30:	6023      	str	r3, [r4, #0]
 8002b32:	89a3      	ldrh	r3, [r4, #12]
 8002b34:	f043 0308 	orr.w	r3, r3, #8
 8002b38:	81a3      	strh	r3, [r4, #12]
 8002b3a:	6923      	ldr	r3, [r4, #16]
 8002b3c:	b94b      	cbnz	r3, 8002b52 <__swsetup_r+0x9a>
 8002b3e:	89a3      	ldrh	r3, [r4, #12]
 8002b40:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8002b44:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002b48:	d003      	beq.n	8002b52 <__swsetup_r+0x9a>
 8002b4a:	4621      	mov	r1, r4
 8002b4c:	4630      	mov	r0, r6
 8002b4e:	f000 f9ff 	bl	8002f50 <__smakebuf_r>
 8002b52:	89a0      	ldrh	r0, [r4, #12]
 8002b54:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002b58:	f010 0301 	ands.w	r3, r0, #1
 8002b5c:	d00a      	beq.n	8002b74 <__swsetup_r+0xbc>
 8002b5e:	2300      	movs	r3, #0
 8002b60:	60a3      	str	r3, [r4, #8]
 8002b62:	6963      	ldr	r3, [r4, #20]
 8002b64:	425b      	negs	r3, r3
 8002b66:	61a3      	str	r3, [r4, #24]
 8002b68:	6923      	ldr	r3, [r4, #16]
 8002b6a:	b943      	cbnz	r3, 8002b7e <__swsetup_r+0xc6>
 8002b6c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8002b70:	d1ba      	bne.n	8002ae8 <__swsetup_r+0x30>
 8002b72:	bd70      	pop	{r4, r5, r6, pc}
 8002b74:	0781      	lsls	r1, r0, #30
 8002b76:	bf58      	it	pl
 8002b78:	6963      	ldrpl	r3, [r4, #20]
 8002b7a:	60a3      	str	r3, [r4, #8]
 8002b7c:	e7f4      	b.n	8002b68 <__swsetup_r+0xb0>
 8002b7e:	2000      	movs	r0, #0
 8002b80:	e7f7      	b.n	8002b72 <__swsetup_r+0xba>
 8002b82:	bf00      	nop
 8002b84:	2000000c 	.word	0x2000000c
 8002b88:	080037a4 	.word	0x080037a4
 8002b8c:	080037c4 	.word	0x080037c4
 8002b90:	08003784 	.word	0x08003784

08002b94 <__sflush_r>:
 8002b94:	898a      	ldrh	r2, [r1, #12]
 8002b96:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002b9a:	4605      	mov	r5, r0
 8002b9c:	0710      	lsls	r0, r2, #28
 8002b9e:	460c      	mov	r4, r1
 8002ba0:	d458      	bmi.n	8002c54 <__sflush_r+0xc0>
 8002ba2:	684b      	ldr	r3, [r1, #4]
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	dc05      	bgt.n	8002bb4 <__sflush_r+0x20>
 8002ba8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	dc02      	bgt.n	8002bb4 <__sflush_r+0x20>
 8002bae:	2000      	movs	r0, #0
 8002bb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002bb4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002bb6:	2e00      	cmp	r6, #0
 8002bb8:	d0f9      	beq.n	8002bae <__sflush_r+0x1a>
 8002bba:	2300      	movs	r3, #0
 8002bbc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8002bc0:	682f      	ldr	r7, [r5, #0]
 8002bc2:	602b      	str	r3, [r5, #0]
 8002bc4:	d032      	beq.n	8002c2c <__sflush_r+0x98>
 8002bc6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002bc8:	89a3      	ldrh	r3, [r4, #12]
 8002bca:	075a      	lsls	r2, r3, #29
 8002bcc:	d505      	bpl.n	8002bda <__sflush_r+0x46>
 8002bce:	6863      	ldr	r3, [r4, #4]
 8002bd0:	1ac0      	subs	r0, r0, r3
 8002bd2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002bd4:	b10b      	cbz	r3, 8002bda <__sflush_r+0x46>
 8002bd6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002bd8:	1ac0      	subs	r0, r0, r3
 8002bda:	2300      	movs	r3, #0
 8002bdc:	4602      	mov	r2, r0
 8002bde:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002be0:	6a21      	ldr	r1, [r4, #32]
 8002be2:	4628      	mov	r0, r5
 8002be4:	47b0      	blx	r6
 8002be6:	1c43      	adds	r3, r0, #1
 8002be8:	89a3      	ldrh	r3, [r4, #12]
 8002bea:	d106      	bne.n	8002bfa <__sflush_r+0x66>
 8002bec:	6829      	ldr	r1, [r5, #0]
 8002bee:	291d      	cmp	r1, #29
 8002bf0:	d82c      	bhi.n	8002c4c <__sflush_r+0xb8>
 8002bf2:	4a2a      	ldr	r2, [pc, #168]	; (8002c9c <__sflush_r+0x108>)
 8002bf4:	40ca      	lsrs	r2, r1
 8002bf6:	07d6      	lsls	r6, r2, #31
 8002bf8:	d528      	bpl.n	8002c4c <__sflush_r+0xb8>
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	6062      	str	r2, [r4, #4]
 8002bfe:	04d9      	lsls	r1, r3, #19
 8002c00:	6922      	ldr	r2, [r4, #16]
 8002c02:	6022      	str	r2, [r4, #0]
 8002c04:	d504      	bpl.n	8002c10 <__sflush_r+0x7c>
 8002c06:	1c42      	adds	r2, r0, #1
 8002c08:	d101      	bne.n	8002c0e <__sflush_r+0x7a>
 8002c0a:	682b      	ldr	r3, [r5, #0]
 8002c0c:	b903      	cbnz	r3, 8002c10 <__sflush_r+0x7c>
 8002c0e:	6560      	str	r0, [r4, #84]	; 0x54
 8002c10:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002c12:	602f      	str	r7, [r5, #0]
 8002c14:	2900      	cmp	r1, #0
 8002c16:	d0ca      	beq.n	8002bae <__sflush_r+0x1a>
 8002c18:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002c1c:	4299      	cmp	r1, r3
 8002c1e:	d002      	beq.n	8002c26 <__sflush_r+0x92>
 8002c20:	4628      	mov	r0, r5
 8002c22:	f7ff fdaf 	bl	8002784 <_free_r>
 8002c26:	2000      	movs	r0, #0
 8002c28:	6360      	str	r0, [r4, #52]	; 0x34
 8002c2a:	e7c1      	b.n	8002bb0 <__sflush_r+0x1c>
 8002c2c:	6a21      	ldr	r1, [r4, #32]
 8002c2e:	2301      	movs	r3, #1
 8002c30:	4628      	mov	r0, r5
 8002c32:	47b0      	blx	r6
 8002c34:	1c41      	adds	r1, r0, #1
 8002c36:	d1c7      	bne.n	8002bc8 <__sflush_r+0x34>
 8002c38:	682b      	ldr	r3, [r5, #0]
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d0c4      	beq.n	8002bc8 <__sflush_r+0x34>
 8002c3e:	2b1d      	cmp	r3, #29
 8002c40:	d001      	beq.n	8002c46 <__sflush_r+0xb2>
 8002c42:	2b16      	cmp	r3, #22
 8002c44:	d101      	bne.n	8002c4a <__sflush_r+0xb6>
 8002c46:	602f      	str	r7, [r5, #0]
 8002c48:	e7b1      	b.n	8002bae <__sflush_r+0x1a>
 8002c4a:	89a3      	ldrh	r3, [r4, #12]
 8002c4c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002c50:	81a3      	strh	r3, [r4, #12]
 8002c52:	e7ad      	b.n	8002bb0 <__sflush_r+0x1c>
 8002c54:	690f      	ldr	r7, [r1, #16]
 8002c56:	2f00      	cmp	r7, #0
 8002c58:	d0a9      	beq.n	8002bae <__sflush_r+0x1a>
 8002c5a:	0793      	lsls	r3, r2, #30
 8002c5c:	680e      	ldr	r6, [r1, #0]
 8002c5e:	bf08      	it	eq
 8002c60:	694b      	ldreq	r3, [r1, #20]
 8002c62:	600f      	str	r7, [r1, #0]
 8002c64:	bf18      	it	ne
 8002c66:	2300      	movne	r3, #0
 8002c68:	eba6 0807 	sub.w	r8, r6, r7
 8002c6c:	608b      	str	r3, [r1, #8]
 8002c6e:	f1b8 0f00 	cmp.w	r8, #0
 8002c72:	dd9c      	ble.n	8002bae <__sflush_r+0x1a>
 8002c74:	6a21      	ldr	r1, [r4, #32]
 8002c76:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8002c78:	4643      	mov	r3, r8
 8002c7a:	463a      	mov	r2, r7
 8002c7c:	4628      	mov	r0, r5
 8002c7e:	47b0      	blx	r6
 8002c80:	2800      	cmp	r0, #0
 8002c82:	dc06      	bgt.n	8002c92 <__sflush_r+0xfe>
 8002c84:	89a3      	ldrh	r3, [r4, #12]
 8002c86:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002c8a:	81a3      	strh	r3, [r4, #12]
 8002c8c:	f04f 30ff 	mov.w	r0, #4294967295
 8002c90:	e78e      	b.n	8002bb0 <__sflush_r+0x1c>
 8002c92:	4407      	add	r7, r0
 8002c94:	eba8 0800 	sub.w	r8, r8, r0
 8002c98:	e7e9      	b.n	8002c6e <__sflush_r+0xda>
 8002c9a:	bf00      	nop
 8002c9c:	20400001 	.word	0x20400001

08002ca0 <_fflush_r>:
 8002ca0:	b538      	push	{r3, r4, r5, lr}
 8002ca2:	690b      	ldr	r3, [r1, #16]
 8002ca4:	4605      	mov	r5, r0
 8002ca6:	460c      	mov	r4, r1
 8002ca8:	b913      	cbnz	r3, 8002cb0 <_fflush_r+0x10>
 8002caa:	2500      	movs	r5, #0
 8002cac:	4628      	mov	r0, r5
 8002cae:	bd38      	pop	{r3, r4, r5, pc}
 8002cb0:	b118      	cbz	r0, 8002cba <_fflush_r+0x1a>
 8002cb2:	6983      	ldr	r3, [r0, #24]
 8002cb4:	b90b      	cbnz	r3, 8002cba <_fflush_r+0x1a>
 8002cb6:	f000 f887 	bl	8002dc8 <__sinit>
 8002cba:	4b14      	ldr	r3, [pc, #80]	; (8002d0c <_fflush_r+0x6c>)
 8002cbc:	429c      	cmp	r4, r3
 8002cbe:	d11b      	bne.n	8002cf8 <_fflush_r+0x58>
 8002cc0:	686c      	ldr	r4, [r5, #4]
 8002cc2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d0ef      	beq.n	8002caa <_fflush_r+0xa>
 8002cca:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8002ccc:	07d0      	lsls	r0, r2, #31
 8002cce:	d404      	bmi.n	8002cda <_fflush_r+0x3a>
 8002cd0:	0599      	lsls	r1, r3, #22
 8002cd2:	d402      	bmi.n	8002cda <_fflush_r+0x3a>
 8002cd4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002cd6:	f000 f915 	bl	8002f04 <__retarget_lock_acquire_recursive>
 8002cda:	4628      	mov	r0, r5
 8002cdc:	4621      	mov	r1, r4
 8002cde:	f7ff ff59 	bl	8002b94 <__sflush_r>
 8002ce2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002ce4:	07da      	lsls	r2, r3, #31
 8002ce6:	4605      	mov	r5, r0
 8002ce8:	d4e0      	bmi.n	8002cac <_fflush_r+0xc>
 8002cea:	89a3      	ldrh	r3, [r4, #12]
 8002cec:	059b      	lsls	r3, r3, #22
 8002cee:	d4dd      	bmi.n	8002cac <_fflush_r+0xc>
 8002cf0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002cf2:	f000 f908 	bl	8002f06 <__retarget_lock_release_recursive>
 8002cf6:	e7d9      	b.n	8002cac <_fflush_r+0xc>
 8002cf8:	4b05      	ldr	r3, [pc, #20]	; (8002d10 <_fflush_r+0x70>)
 8002cfa:	429c      	cmp	r4, r3
 8002cfc:	d101      	bne.n	8002d02 <_fflush_r+0x62>
 8002cfe:	68ac      	ldr	r4, [r5, #8]
 8002d00:	e7df      	b.n	8002cc2 <_fflush_r+0x22>
 8002d02:	4b04      	ldr	r3, [pc, #16]	; (8002d14 <_fflush_r+0x74>)
 8002d04:	429c      	cmp	r4, r3
 8002d06:	bf08      	it	eq
 8002d08:	68ec      	ldreq	r4, [r5, #12]
 8002d0a:	e7da      	b.n	8002cc2 <_fflush_r+0x22>
 8002d0c:	080037a4 	.word	0x080037a4
 8002d10:	080037c4 	.word	0x080037c4
 8002d14:	08003784 	.word	0x08003784

08002d18 <std>:
 8002d18:	2300      	movs	r3, #0
 8002d1a:	b510      	push	{r4, lr}
 8002d1c:	4604      	mov	r4, r0
 8002d1e:	e9c0 3300 	strd	r3, r3, [r0]
 8002d22:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002d26:	6083      	str	r3, [r0, #8]
 8002d28:	8181      	strh	r1, [r0, #12]
 8002d2a:	6643      	str	r3, [r0, #100]	; 0x64
 8002d2c:	81c2      	strh	r2, [r0, #14]
 8002d2e:	6183      	str	r3, [r0, #24]
 8002d30:	4619      	mov	r1, r3
 8002d32:	2208      	movs	r2, #8
 8002d34:	305c      	adds	r0, #92	; 0x5c
 8002d36:	f7ff fd1d 	bl	8002774 <memset>
 8002d3a:	4b05      	ldr	r3, [pc, #20]	; (8002d50 <std+0x38>)
 8002d3c:	6263      	str	r3, [r4, #36]	; 0x24
 8002d3e:	4b05      	ldr	r3, [pc, #20]	; (8002d54 <std+0x3c>)
 8002d40:	62a3      	str	r3, [r4, #40]	; 0x28
 8002d42:	4b05      	ldr	r3, [pc, #20]	; (8002d58 <std+0x40>)
 8002d44:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002d46:	4b05      	ldr	r3, [pc, #20]	; (8002d5c <std+0x44>)
 8002d48:	6224      	str	r4, [r4, #32]
 8002d4a:	6323      	str	r3, [r4, #48]	; 0x30
 8002d4c:	bd10      	pop	{r4, pc}
 8002d4e:	bf00      	nop
 8002d50:	080035c5 	.word	0x080035c5
 8002d54:	080035e7 	.word	0x080035e7
 8002d58:	0800361f 	.word	0x0800361f
 8002d5c:	08003643 	.word	0x08003643

08002d60 <_cleanup_r>:
 8002d60:	4901      	ldr	r1, [pc, #4]	; (8002d68 <_cleanup_r+0x8>)
 8002d62:	f000 b8af 	b.w	8002ec4 <_fwalk_reent>
 8002d66:	bf00      	nop
 8002d68:	08002ca1 	.word	0x08002ca1

08002d6c <__sfmoreglue>:
 8002d6c:	b570      	push	{r4, r5, r6, lr}
 8002d6e:	1e4a      	subs	r2, r1, #1
 8002d70:	2568      	movs	r5, #104	; 0x68
 8002d72:	4355      	muls	r5, r2
 8002d74:	460e      	mov	r6, r1
 8002d76:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8002d7a:	f7ff fd53 	bl	8002824 <_malloc_r>
 8002d7e:	4604      	mov	r4, r0
 8002d80:	b140      	cbz	r0, 8002d94 <__sfmoreglue+0x28>
 8002d82:	2100      	movs	r1, #0
 8002d84:	e9c0 1600 	strd	r1, r6, [r0]
 8002d88:	300c      	adds	r0, #12
 8002d8a:	60a0      	str	r0, [r4, #8]
 8002d8c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8002d90:	f7ff fcf0 	bl	8002774 <memset>
 8002d94:	4620      	mov	r0, r4
 8002d96:	bd70      	pop	{r4, r5, r6, pc}

08002d98 <__sfp_lock_acquire>:
 8002d98:	4801      	ldr	r0, [pc, #4]	; (8002da0 <__sfp_lock_acquire+0x8>)
 8002d9a:	f000 b8b3 	b.w	8002f04 <__retarget_lock_acquire_recursive>
 8002d9e:	bf00      	nop
 8002da0:	200000e8 	.word	0x200000e8

08002da4 <__sfp_lock_release>:
 8002da4:	4801      	ldr	r0, [pc, #4]	; (8002dac <__sfp_lock_release+0x8>)
 8002da6:	f000 b8ae 	b.w	8002f06 <__retarget_lock_release_recursive>
 8002daa:	bf00      	nop
 8002dac:	200000e8 	.word	0x200000e8

08002db0 <__sinit_lock_acquire>:
 8002db0:	4801      	ldr	r0, [pc, #4]	; (8002db8 <__sinit_lock_acquire+0x8>)
 8002db2:	f000 b8a7 	b.w	8002f04 <__retarget_lock_acquire_recursive>
 8002db6:	bf00      	nop
 8002db8:	200000e3 	.word	0x200000e3

08002dbc <__sinit_lock_release>:
 8002dbc:	4801      	ldr	r0, [pc, #4]	; (8002dc4 <__sinit_lock_release+0x8>)
 8002dbe:	f000 b8a2 	b.w	8002f06 <__retarget_lock_release_recursive>
 8002dc2:	bf00      	nop
 8002dc4:	200000e3 	.word	0x200000e3

08002dc8 <__sinit>:
 8002dc8:	b510      	push	{r4, lr}
 8002dca:	4604      	mov	r4, r0
 8002dcc:	f7ff fff0 	bl	8002db0 <__sinit_lock_acquire>
 8002dd0:	69a3      	ldr	r3, [r4, #24]
 8002dd2:	b11b      	cbz	r3, 8002ddc <__sinit+0x14>
 8002dd4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002dd8:	f7ff bff0 	b.w	8002dbc <__sinit_lock_release>
 8002ddc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8002de0:	6523      	str	r3, [r4, #80]	; 0x50
 8002de2:	4b13      	ldr	r3, [pc, #76]	; (8002e30 <__sinit+0x68>)
 8002de4:	4a13      	ldr	r2, [pc, #76]	; (8002e34 <__sinit+0x6c>)
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	62a2      	str	r2, [r4, #40]	; 0x28
 8002dea:	42a3      	cmp	r3, r4
 8002dec:	bf04      	itt	eq
 8002dee:	2301      	moveq	r3, #1
 8002df0:	61a3      	streq	r3, [r4, #24]
 8002df2:	4620      	mov	r0, r4
 8002df4:	f000 f820 	bl	8002e38 <__sfp>
 8002df8:	6060      	str	r0, [r4, #4]
 8002dfa:	4620      	mov	r0, r4
 8002dfc:	f000 f81c 	bl	8002e38 <__sfp>
 8002e00:	60a0      	str	r0, [r4, #8]
 8002e02:	4620      	mov	r0, r4
 8002e04:	f000 f818 	bl	8002e38 <__sfp>
 8002e08:	2200      	movs	r2, #0
 8002e0a:	60e0      	str	r0, [r4, #12]
 8002e0c:	2104      	movs	r1, #4
 8002e0e:	6860      	ldr	r0, [r4, #4]
 8002e10:	f7ff ff82 	bl	8002d18 <std>
 8002e14:	68a0      	ldr	r0, [r4, #8]
 8002e16:	2201      	movs	r2, #1
 8002e18:	2109      	movs	r1, #9
 8002e1a:	f7ff ff7d 	bl	8002d18 <std>
 8002e1e:	68e0      	ldr	r0, [r4, #12]
 8002e20:	2202      	movs	r2, #2
 8002e22:	2112      	movs	r1, #18
 8002e24:	f7ff ff78 	bl	8002d18 <std>
 8002e28:	2301      	movs	r3, #1
 8002e2a:	61a3      	str	r3, [r4, #24]
 8002e2c:	e7d2      	b.n	8002dd4 <__sinit+0xc>
 8002e2e:	bf00      	nop
 8002e30:	08003780 	.word	0x08003780
 8002e34:	08002d61 	.word	0x08002d61

08002e38 <__sfp>:
 8002e38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e3a:	4607      	mov	r7, r0
 8002e3c:	f7ff ffac 	bl	8002d98 <__sfp_lock_acquire>
 8002e40:	4b1e      	ldr	r3, [pc, #120]	; (8002ebc <__sfp+0x84>)
 8002e42:	681e      	ldr	r6, [r3, #0]
 8002e44:	69b3      	ldr	r3, [r6, #24]
 8002e46:	b913      	cbnz	r3, 8002e4e <__sfp+0x16>
 8002e48:	4630      	mov	r0, r6
 8002e4a:	f7ff ffbd 	bl	8002dc8 <__sinit>
 8002e4e:	3648      	adds	r6, #72	; 0x48
 8002e50:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8002e54:	3b01      	subs	r3, #1
 8002e56:	d503      	bpl.n	8002e60 <__sfp+0x28>
 8002e58:	6833      	ldr	r3, [r6, #0]
 8002e5a:	b30b      	cbz	r3, 8002ea0 <__sfp+0x68>
 8002e5c:	6836      	ldr	r6, [r6, #0]
 8002e5e:	e7f7      	b.n	8002e50 <__sfp+0x18>
 8002e60:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8002e64:	b9d5      	cbnz	r5, 8002e9c <__sfp+0x64>
 8002e66:	4b16      	ldr	r3, [pc, #88]	; (8002ec0 <__sfp+0x88>)
 8002e68:	60e3      	str	r3, [r4, #12]
 8002e6a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8002e6e:	6665      	str	r5, [r4, #100]	; 0x64
 8002e70:	f000 f847 	bl	8002f02 <__retarget_lock_init_recursive>
 8002e74:	f7ff ff96 	bl	8002da4 <__sfp_lock_release>
 8002e78:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8002e7c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8002e80:	6025      	str	r5, [r4, #0]
 8002e82:	61a5      	str	r5, [r4, #24]
 8002e84:	2208      	movs	r2, #8
 8002e86:	4629      	mov	r1, r5
 8002e88:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8002e8c:	f7ff fc72 	bl	8002774 <memset>
 8002e90:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8002e94:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8002e98:	4620      	mov	r0, r4
 8002e9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002e9c:	3468      	adds	r4, #104	; 0x68
 8002e9e:	e7d9      	b.n	8002e54 <__sfp+0x1c>
 8002ea0:	2104      	movs	r1, #4
 8002ea2:	4638      	mov	r0, r7
 8002ea4:	f7ff ff62 	bl	8002d6c <__sfmoreglue>
 8002ea8:	4604      	mov	r4, r0
 8002eaa:	6030      	str	r0, [r6, #0]
 8002eac:	2800      	cmp	r0, #0
 8002eae:	d1d5      	bne.n	8002e5c <__sfp+0x24>
 8002eb0:	f7ff ff78 	bl	8002da4 <__sfp_lock_release>
 8002eb4:	230c      	movs	r3, #12
 8002eb6:	603b      	str	r3, [r7, #0]
 8002eb8:	e7ee      	b.n	8002e98 <__sfp+0x60>
 8002eba:	bf00      	nop
 8002ebc:	08003780 	.word	0x08003780
 8002ec0:	ffff0001 	.word	0xffff0001

08002ec4 <_fwalk_reent>:
 8002ec4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002ec8:	4606      	mov	r6, r0
 8002eca:	4688      	mov	r8, r1
 8002ecc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8002ed0:	2700      	movs	r7, #0
 8002ed2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002ed6:	f1b9 0901 	subs.w	r9, r9, #1
 8002eda:	d505      	bpl.n	8002ee8 <_fwalk_reent+0x24>
 8002edc:	6824      	ldr	r4, [r4, #0]
 8002ede:	2c00      	cmp	r4, #0
 8002ee0:	d1f7      	bne.n	8002ed2 <_fwalk_reent+0xe>
 8002ee2:	4638      	mov	r0, r7
 8002ee4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002ee8:	89ab      	ldrh	r3, [r5, #12]
 8002eea:	2b01      	cmp	r3, #1
 8002eec:	d907      	bls.n	8002efe <_fwalk_reent+0x3a>
 8002eee:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002ef2:	3301      	adds	r3, #1
 8002ef4:	d003      	beq.n	8002efe <_fwalk_reent+0x3a>
 8002ef6:	4629      	mov	r1, r5
 8002ef8:	4630      	mov	r0, r6
 8002efa:	47c0      	blx	r8
 8002efc:	4307      	orrs	r7, r0
 8002efe:	3568      	adds	r5, #104	; 0x68
 8002f00:	e7e9      	b.n	8002ed6 <_fwalk_reent+0x12>

08002f02 <__retarget_lock_init_recursive>:
 8002f02:	4770      	bx	lr

08002f04 <__retarget_lock_acquire_recursive>:
 8002f04:	4770      	bx	lr

08002f06 <__retarget_lock_release_recursive>:
 8002f06:	4770      	bx	lr

08002f08 <__swhatbuf_r>:
 8002f08:	b570      	push	{r4, r5, r6, lr}
 8002f0a:	460e      	mov	r6, r1
 8002f0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002f10:	2900      	cmp	r1, #0
 8002f12:	b096      	sub	sp, #88	; 0x58
 8002f14:	4614      	mov	r4, r2
 8002f16:	461d      	mov	r5, r3
 8002f18:	da07      	bge.n	8002f2a <__swhatbuf_r+0x22>
 8002f1a:	2300      	movs	r3, #0
 8002f1c:	602b      	str	r3, [r5, #0]
 8002f1e:	89b3      	ldrh	r3, [r6, #12]
 8002f20:	061a      	lsls	r2, r3, #24
 8002f22:	d410      	bmi.n	8002f46 <__swhatbuf_r+0x3e>
 8002f24:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002f28:	e00e      	b.n	8002f48 <__swhatbuf_r+0x40>
 8002f2a:	466a      	mov	r2, sp
 8002f2c:	f000 fbb0 	bl	8003690 <_fstat_r>
 8002f30:	2800      	cmp	r0, #0
 8002f32:	dbf2      	blt.n	8002f1a <__swhatbuf_r+0x12>
 8002f34:	9a01      	ldr	r2, [sp, #4]
 8002f36:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8002f3a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8002f3e:	425a      	negs	r2, r3
 8002f40:	415a      	adcs	r2, r3
 8002f42:	602a      	str	r2, [r5, #0]
 8002f44:	e7ee      	b.n	8002f24 <__swhatbuf_r+0x1c>
 8002f46:	2340      	movs	r3, #64	; 0x40
 8002f48:	2000      	movs	r0, #0
 8002f4a:	6023      	str	r3, [r4, #0]
 8002f4c:	b016      	add	sp, #88	; 0x58
 8002f4e:	bd70      	pop	{r4, r5, r6, pc}

08002f50 <__smakebuf_r>:
 8002f50:	898b      	ldrh	r3, [r1, #12]
 8002f52:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8002f54:	079d      	lsls	r5, r3, #30
 8002f56:	4606      	mov	r6, r0
 8002f58:	460c      	mov	r4, r1
 8002f5a:	d507      	bpl.n	8002f6c <__smakebuf_r+0x1c>
 8002f5c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8002f60:	6023      	str	r3, [r4, #0]
 8002f62:	6123      	str	r3, [r4, #16]
 8002f64:	2301      	movs	r3, #1
 8002f66:	6163      	str	r3, [r4, #20]
 8002f68:	b002      	add	sp, #8
 8002f6a:	bd70      	pop	{r4, r5, r6, pc}
 8002f6c:	ab01      	add	r3, sp, #4
 8002f6e:	466a      	mov	r2, sp
 8002f70:	f7ff ffca 	bl	8002f08 <__swhatbuf_r>
 8002f74:	9900      	ldr	r1, [sp, #0]
 8002f76:	4605      	mov	r5, r0
 8002f78:	4630      	mov	r0, r6
 8002f7a:	f7ff fc53 	bl	8002824 <_malloc_r>
 8002f7e:	b948      	cbnz	r0, 8002f94 <__smakebuf_r+0x44>
 8002f80:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002f84:	059a      	lsls	r2, r3, #22
 8002f86:	d4ef      	bmi.n	8002f68 <__smakebuf_r+0x18>
 8002f88:	f023 0303 	bic.w	r3, r3, #3
 8002f8c:	f043 0302 	orr.w	r3, r3, #2
 8002f90:	81a3      	strh	r3, [r4, #12]
 8002f92:	e7e3      	b.n	8002f5c <__smakebuf_r+0xc>
 8002f94:	4b0d      	ldr	r3, [pc, #52]	; (8002fcc <__smakebuf_r+0x7c>)
 8002f96:	62b3      	str	r3, [r6, #40]	; 0x28
 8002f98:	89a3      	ldrh	r3, [r4, #12]
 8002f9a:	6020      	str	r0, [r4, #0]
 8002f9c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002fa0:	81a3      	strh	r3, [r4, #12]
 8002fa2:	9b00      	ldr	r3, [sp, #0]
 8002fa4:	6163      	str	r3, [r4, #20]
 8002fa6:	9b01      	ldr	r3, [sp, #4]
 8002fa8:	6120      	str	r0, [r4, #16]
 8002faa:	b15b      	cbz	r3, 8002fc4 <__smakebuf_r+0x74>
 8002fac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002fb0:	4630      	mov	r0, r6
 8002fb2:	f000 fb7f 	bl	80036b4 <_isatty_r>
 8002fb6:	b128      	cbz	r0, 8002fc4 <__smakebuf_r+0x74>
 8002fb8:	89a3      	ldrh	r3, [r4, #12]
 8002fba:	f023 0303 	bic.w	r3, r3, #3
 8002fbe:	f043 0301 	orr.w	r3, r3, #1
 8002fc2:	81a3      	strh	r3, [r4, #12]
 8002fc4:	89a0      	ldrh	r0, [r4, #12]
 8002fc6:	4305      	orrs	r5, r0
 8002fc8:	81a5      	strh	r5, [r4, #12]
 8002fca:	e7cd      	b.n	8002f68 <__smakebuf_r+0x18>
 8002fcc:	08002d61 	.word	0x08002d61

08002fd0 <__malloc_lock>:
 8002fd0:	4801      	ldr	r0, [pc, #4]	; (8002fd8 <__malloc_lock+0x8>)
 8002fd2:	f7ff bf97 	b.w	8002f04 <__retarget_lock_acquire_recursive>
 8002fd6:	bf00      	nop
 8002fd8:	200000e4 	.word	0x200000e4

08002fdc <__malloc_unlock>:
 8002fdc:	4801      	ldr	r0, [pc, #4]	; (8002fe4 <__malloc_unlock+0x8>)
 8002fde:	f7ff bf92 	b.w	8002f06 <__retarget_lock_release_recursive>
 8002fe2:	bf00      	nop
 8002fe4:	200000e4 	.word	0x200000e4

08002fe8 <__sfputc_r>:
 8002fe8:	6893      	ldr	r3, [r2, #8]
 8002fea:	3b01      	subs	r3, #1
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	b410      	push	{r4}
 8002ff0:	6093      	str	r3, [r2, #8]
 8002ff2:	da08      	bge.n	8003006 <__sfputc_r+0x1e>
 8002ff4:	6994      	ldr	r4, [r2, #24]
 8002ff6:	42a3      	cmp	r3, r4
 8002ff8:	db01      	blt.n	8002ffe <__sfputc_r+0x16>
 8002ffa:	290a      	cmp	r1, #10
 8002ffc:	d103      	bne.n	8003006 <__sfputc_r+0x1e>
 8002ffe:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003002:	f7ff bd07 	b.w	8002a14 <__swbuf_r>
 8003006:	6813      	ldr	r3, [r2, #0]
 8003008:	1c58      	adds	r0, r3, #1
 800300a:	6010      	str	r0, [r2, #0]
 800300c:	7019      	strb	r1, [r3, #0]
 800300e:	4608      	mov	r0, r1
 8003010:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003014:	4770      	bx	lr

08003016 <__sfputs_r>:
 8003016:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003018:	4606      	mov	r6, r0
 800301a:	460f      	mov	r7, r1
 800301c:	4614      	mov	r4, r2
 800301e:	18d5      	adds	r5, r2, r3
 8003020:	42ac      	cmp	r4, r5
 8003022:	d101      	bne.n	8003028 <__sfputs_r+0x12>
 8003024:	2000      	movs	r0, #0
 8003026:	e007      	b.n	8003038 <__sfputs_r+0x22>
 8003028:	f814 1b01 	ldrb.w	r1, [r4], #1
 800302c:	463a      	mov	r2, r7
 800302e:	4630      	mov	r0, r6
 8003030:	f7ff ffda 	bl	8002fe8 <__sfputc_r>
 8003034:	1c43      	adds	r3, r0, #1
 8003036:	d1f3      	bne.n	8003020 <__sfputs_r+0xa>
 8003038:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800303c <_vfiprintf_r>:
 800303c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003040:	460d      	mov	r5, r1
 8003042:	b09d      	sub	sp, #116	; 0x74
 8003044:	4614      	mov	r4, r2
 8003046:	4698      	mov	r8, r3
 8003048:	4606      	mov	r6, r0
 800304a:	b118      	cbz	r0, 8003054 <_vfiprintf_r+0x18>
 800304c:	6983      	ldr	r3, [r0, #24]
 800304e:	b90b      	cbnz	r3, 8003054 <_vfiprintf_r+0x18>
 8003050:	f7ff feba 	bl	8002dc8 <__sinit>
 8003054:	4b89      	ldr	r3, [pc, #548]	; (800327c <_vfiprintf_r+0x240>)
 8003056:	429d      	cmp	r5, r3
 8003058:	d11b      	bne.n	8003092 <_vfiprintf_r+0x56>
 800305a:	6875      	ldr	r5, [r6, #4]
 800305c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800305e:	07d9      	lsls	r1, r3, #31
 8003060:	d405      	bmi.n	800306e <_vfiprintf_r+0x32>
 8003062:	89ab      	ldrh	r3, [r5, #12]
 8003064:	059a      	lsls	r2, r3, #22
 8003066:	d402      	bmi.n	800306e <_vfiprintf_r+0x32>
 8003068:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800306a:	f7ff ff4b 	bl	8002f04 <__retarget_lock_acquire_recursive>
 800306e:	89ab      	ldrh	r3, [r5, #12]
 8003070:	071b      	lsls	r3, r3, #28
 8003072:	d501      	bpl.n	8003078 <_vfiprintf_r+0x3c>
 8003074:	692b      	ldr	r3, [r5, #16]
 8003076:	b9eb      	cbnz	r3, 80030b4 <_vfiprintf_r+0x78>
 8003078:	4629      	mov	r1, r5
 800307a:	4630      	mov	r0, r6
 800307c:	f7ff fd1c 	bl	8002ab8 <__swsetup_r>
 8003080:	b1c0      	cbz	r0, 80030b4 <_vfiprintf_r+0x78>
 8003082:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003084:	07dc      	lsls	r4, r3, #31
 8003086:	d50e      	bpl.n	80030a6 <_vfiprintf_r+0x6a>
 8003088:	f04f 30ff 	mov.w	r0, #4294967295
 800308c:	b01d      	add	sp, #116	; 0x74
 800308e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003092:	4b7b      	ldr	r3, [pc, #492]	; (8003280 <_vfiprintf_r+0x244>)
 8003094:	429d      	cmp	r5, r3
 8003096:	d101      	bne.n	800309c <_vfiprintf_r+0x60>
 8003098:	68b5      	ldr	r5, [r6, #8]
 800309a:	e7df      	b.n	800305c <_vfiprintf_r+0x20>
 800309c:	4b79      	ldr	r3, [pc, #484]	; (8003284 <_vfiprintf_r+0x248>)
 800309e:	429d      	cmp	r5, r3
 80030a0:	bf08      	it	eq
 80030a2:	68f5      	ldreq	r5, [r6, #12]
 80030a4:	e7da      	b.n	800305c <_vfiprintf_r+0x20>
 80030a6:	89ab      	ldrh	r3, [r5, #12]
 80030a8:	0598      	lsls	r0, r3, #22
 80030aa:	d4ed      	bmi.n	8003088 <_vfiprintf_r+0x4c>
 80030ac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80030ae:	f7ff ff2a 	bl	8002f06 <__retarget_lock_release_recursive>
 80030b2:	e7e9      	b.n	8003088 <_vfiprintf_r+0x4c>
 80030b4:	2300      	movs	r3, #0
 80030b6:	9309      	str	r3, [sp, #36]	; 0x24
 80030b8:	2320      	movs	r3, #32
 80030ba:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80030be:	f8cd 800c 	str.w	r8, [sp, #12]
 80030c2:	2330      	movs	r3, #48	; 0x30
 80030c4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8003288 <_vfiprintf_r+0x24c>
 80030c8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80030cc:	f04f 0901 	mov.w	r9, #1
 80030d0:	4623      	mov	r3, r4
 80030d2:	469a      	mov	sl, r3
 80030d4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80030d8:	b10a      	cbz	r2, 80030de <_vfiprintf_r+0xa2>
 80030da:	2a25      	cmp	r2, #37	; 0x25
 80030dc:	d1f9      	bne.n	80030d2 <_vfiprintf_r+0x96>
 80030de:	ebba 0b04 	subs.w	fp, sl, r4
 80030e2:	d00b      	beq.n	80030fc <_vfiprintf_r+0xc0>
 80030e4:	465b      	mov	r3, fp
 80030e6:	4622      	mov	r2, r4
 80030e8:	4629      	mov	r1, r5
 80030ea:	4630      	mov	r0, r6
 80030ec:	f7ff ff93 	bl	8003016 <__sfputs_r>
 80030f0:	3001      	adds	r0, #1
 80030f2:	f000 80aa 	beq.w	800324a <_vfiprintf_r+0x20e>
 80030f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80030f8:	445a      	add	r2, fp
 80030fa:	9209      	str	r2, [sp, #36]	; 0x24
 80030fc:	f89a 3000 	ldrb.w	r3, [sl]
 8003100:	2b00      	cmp	r3, #0
 8003102:	f000 80a2 	beq.w	800324a <_vfiprintf_r+0x20e>
 8003106:	2300      	movs	r3, #0
 8003108:	f04f 32ff 	mov.w	r2, #4294967295
 800310c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003110:	f10a 0a01 	add.w	sl, sl, #1
 8003114:	9304      	str	r3, [sp, #16]
 8003116:	9307      	str	r3, [sp, #28]
 8003118:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800311c:	931a      	str	r3, [sp, #104]	; 0x68
 800311e:	4654      	mov	r4, sl
 8003120:	2205      	movs	r2, #5
 8003122:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003126:	4858      	ldr	r0, [pc, #352]	; (8003288 <_vfiprintf_r+0x24c>)
 8003128:	f7fd f872 	bl	8000210 <memchr>
 800312c:	9a04      	ldr	r2, [sp, #16]
 800312e:	b9d8      	cbnz	r0, 8003168 <_vfiprintf_r+0x12c>
 8003130:	06d1      	lsls	r1, r2, #27
 8003132:	bf44      	itt	mi
 8003134:	2320      	movmi	r3, #32
 8003136:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800313a:	0713      	lsls	r3, r2, #28
 800313c:	bf44      	itt	mi
 800313e:	232b      	movmi	r3, #43	; 0x2b
 8003140:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003144:	f89a 3000 	ldrb.w	r3, [sl]
 8003148:	2b2a      	cmp	r3, #42	; 0x2a
 800314a:	d015      	beq.n	8003178 <_vfiprintf_r+0x13c>
 800314c:	9a07      	ldr	r2, [sp, #28]
 800314e:	4654      	mov	r4, sl
 8003150:	2000      	movs	r0, #0
 8003152:	f04f 0c0a 	mov.w	ip, #10
 8003156:	4621      	mov	r1, r4
 8003158:	f811 3b01 	ldrb.w	r3, [r1], #1
 800315c:	3b30      	subs	r3, #48	; 0x30
 800315e:	2b09      	cmp	r3, #9
 8003160:	d94e      	bls.n	8003200 <_vfiprintf_r+0x1c4>
 8003162:	b1b0      	cbz	r0, 8003192 <_vfiprintf_r+0x156>
 8003164:	9207      	str	r2, [sp, #28]
 8003166:	e014      	b.n	8003192 <_vfiprintf_r+0x156>
 8003168:	eba0 0308 	sub.w	r3, r0, r8
 800316c:	fa09 f303 	lsl.w	r3, r9, r3
 8003170:	4313      	orrs	r3, r2
 8003172:	9304      	str	r3, [sp, #16]
 8003174:	46a2      	mov	sl, r4
 8003176:	e7d2      	b.n	800311e <_vfiprintf_r+0xe2>
 8003178:	9b03      	ldr	r3, [sp, #12]
 800317a:	1d19      	adds	r1, r3, #4
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	9103      	str	r1, [sp, #12]
 8003180:	2b00      	cmp	r3, #0
 8003182:	bfbb      	ittet	lt
 8003184:	425b      	neglt	r3, r3
 8003186:	f042 0202 	orrlt.w	r2, r2, #2
 800318a:	9307      	strge	r3, [sp, #28]
 800318c:	9307      	strlt	r3, [sp, #28]
 800318e:	bfb8      	it	lt
 8003190:	9204      	strlt	r2, [sp, #16]
 8003192:	7823      	ldrb	r3, [r4, #0]
 8003194:	2b2e      	cmp	r3, #46	; 0x2e
 8003196:	d10c      	bne.n	80031b2 <_vfiprintf_r+0x176>
 8003198:	7863      	ldrb	r3, [r4, #1]
 800319a:	2b2a      	cmp	r3, #42	; 0x2a
 800319c:	d135      	bne.n	800320a <_vfiprintf_r+0x1ce>
 800319e:	9b03      	ldr	r3, [sp, #12]
 80031a0:	1d1a      	adds	r2, r3, #4
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	9203      	str	r2, [sp, #12]
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	bfb8      	it	lt
 80031aa:	f04f 33ff 	movlt.w	r3, #4294967295
 80031ae:	3402      	adds	r4, #2
 80031b0:	9305      	str	r3, [sp, #20]
 80031b2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8003298 <_vfiprintf_r+0x25c>
 80031b6:	7821      	ldrb	r1, [r4, #0]
 80031b8:	2203      	movs	r2, #3
 80031ba:	4650      	mov	r0, sl
 80031bc:	f7fd f828 	bl	8000210 <memchr>
 80031c0:	b140      	cbz	r0, 80031d4 <_vfiprintf_r+0x198>
 80031c2:	2340      	movs	r3, #64	; 0x40
 80031c4:	eba0 000a 	sub.w	r0, r0, sl
 80031c8:	fa03 f000 	lsl.w	r0, r3, r0
 80031cc:	9b04      	ldr	r3, [sp, #16]
 80031ce:	4303      	orrs	r3, r0
 80031d0:	3401      	adds	r4, #1
 80031d2:	9304      	str	r3, [sp, #16]
 80031d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80031d8:	482c      	ldr	r0, [pc, #176]	; (800328c <_vfiprintf_r+0x250>)
 80031da:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80031de:	2206      	movs	r2, #6
 80031e0:	f7fd f816 	bl	8000210 <memchr>
 80031e4:	2800      	cmp	r0, #0
 80031e6:	d03f      	beq.n	8003268 <_vfiprintf_r+0x22c>
 80031e8:	4b29      	ldr	r3, [pc, #164]	; (8003290 <_vfiprintf_r+0x254>)
 80031ea:	bb1b      	cbnz	r3, 8003234 <_vfiprintf_r+0x1f8>
 80031ec:	9b03      	ldr	r3, [sp, #12]
 80031ee:	3307      	adds	r3, #7
 80031f0:	f023 0307 	bic.w	r3, r3, #7
 80031f4:	3308      	adds	r3, #8
 80031f6:	9303      	str	r3, [sp, #12]
 80031f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80031fa:	443b      	add	r3, r7
 80031fc:	9309      	str	r3, [sp, #36]	; 0x24
 80031fe:	e767      	b.n	80030d0 <_vfiprintf_r+0x94>
 8003200:	fb0c 3202 	mla	r2, ip, r2, r3
 8003204:	460c      	mov	r4, r1
 8003206:	2001      	movs	r0, #1
 8003208:	e7a5      	b.n	8003156 <_vfiprintf_r+0x11a>
 800320a:	2300      	movs	r3, #0
 800320c:	3401      	adds	r4, #1
 800320e:	9305      	str	r3, [sp, #20]
 8003210:	4619      	mov	r1, r3
 8003212:	f04f 0c0a 	mov.w	ip, #10
 8003216:	4620      	mov	r0, r4
 8003218:	f810 2b01 	ldrb.w	r2, [r0], #1
 800321c:	3a30      	subs	r2, #48	; 0x30
 800321e:	2a09      	cmp	r2, #9
 8003220:	d903      	bls.n	800322a <_vfiprintf_r+0x1ee>
 8003222:	2b00      	cmp	r3, #0
 8003224:	d0c5      	beq.n	80031b2 <_vfiprintf_r+0x176>
 8003226:	9105      	str	r1, [sp, #20]
 8003228:	e7c3      	b.n	80031b2 <_vfiprintf_r+0x176>
 800322a:	fb0c 2101 	mla	r1, ip, r1, r2
 800322e:	4604      	mov	r4, r0
 8003230:	2301      	movs	r3, #1
 8003232:	e7f0      	b.n	8003216 <_vfiprintf_r+0x1da>
 8003234:	ab03      	add	r3, sp, #12
 8003236:	9300      	str	r3, [sp, #0]
 8003238:	462a      	mov	r2, r5
 800323a:	4b16      	ldr	r3, [pc, #88]	; (8003294 <_vfiprintf_r+0x258>)
 800323c:	a904      	add	r1, sp, #16
 800323e:	4630      	mov	r0, r6
 8003240:	f3af 8000 	nop.w
 8003244:	4607      	mov	r7, r0
 8003246:	1c78      	adds	r0, r7, #1
 8003248:	d1d6      	bne.n	80031f8 <_vfiprintf_r+0x1bc>
 800324a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800324c:	07d9      	lsls	r1, r3, #31
 800324e:	d405      	bmi.n	800325c <_vfiprintf_r+0x220>
 8003250:	89ab      	ldrh	r3, [r5, #12]
 8003252:	059a      	lsls	r2, r3, #22
 8003254:	d402      	bmi.n	800325c <_vfiprintf_r+0x220>
 8003256:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003258:	f7ff fe55 	bl	8002f06 <__retarget_lock_release_recursive>
 800325c:	89ab      	ldrh	r3, [r5, #12]
 800325e:	065b      	lsls	r3, r3, #25
 8003260:	f53f af12 	bmi.w	8003088 <_vfiprintf_r+0x4c>
 8003264:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003266:	e711      	b.n	800308c <_vfiprintf_r+0x50>
 8003268:	ab03      	add	r3, sp, #12
 800326a:	9300      	str	r3, [sp, #0]
 800326c:	462a      	mov	r2, r5
 800326e:	4b09      	ldr	r3, [pc, #36]	; (8003294 <_vfiprintf_r+0x258>)
 8003270:	a904      	add	r1, sp, #16
 8003272:	4630      	mov	r0, r6
 8003274:	f000 f880 	bl	8003378 <_printf_i>
 8003278:	e7e4      	b.n	8003244 <_vfiprintf_r+0x208>
 800327a:	bf00      	nop
 800327c:	080037a4 	.word	0x080037a4
 8003280:	080037c4 	.word	0x080037c4
 8003284:	08003784 	.word	0x08003784
 8003288:	080037e4 	.word	0x080037e4
 800328c:	080037ee 	.word	0x080037ee
 8003290:	00000000 	.word	0x00000000
 8003294:	08003017 	.word	0x08003017
 8003298:	080037ea 	.word	0x080037ea

0800329c <_printf_common>:
 800329c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80032a0:	4616      	mov	r6, r2
 80032a2:	4699      	mov	r9, r3
 80032a4:	688a      	ldr	r2, [r1, #8]
 80032a6:	690b      	ldr	r3, [r1, #16]
 80032a8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80032ac:	4293      	cmp	r3, r2
 80032ae:	bfb8      	it	lt
 80032b0:	4613      	movlt	r3, r2
 80032b2:	6033      	str	r3, [r6, #0]
 80032b4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80032b8:	4607      	mov	r7, r0
 80032ba:	460c      	mov	r4, r1
 80032bc:	b10a      	cbz	r2, 80032c2 <_printf_common+0x26>
 80032be:	3301      	adds	r3, #1
 80032c0:	6033      	str	r3, [r6, #0]
 80032c2:	6823      	ldr	r3, [r4, #0]
 80032c4:	0699      	lsls	r1, r3, #26
 80032c6:	bf42      	ittt	mi
 80032c8:	6833      	ldrmi	r3, [r6, #0]
 80032ca:	3302      	addmi	r3, #2
 80032cc:	6033      	strmi	r3, [r6, #0]
 80032ce:	6825      	ldr	r5, [r4, #0]
 80032d0:	f015 0506 	ands.w	r5, r5, #6
 80032d4:	d106      	bne.n	80032e4 <_printf_common+0x48>
 80032d6:	f104 0a19 	add.w	sl, r4, #25
 80032da:	68e3      	ldr	r3, [r4, #12]
 80032dc:	6832      	ldr	r2, [r6, #0]
 80032de:	1a9b      	subs	r3, r3, r2
 80032e0:	42ab      	cmp	r3, r5
 80032e2:	dc26      	bgt.n	8003332 <_printf_common+0x96>
 80032e4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80032e8:	1e13      	subs	r3, r2, #0
 80032ea:	6822      	ldr	r2, [r4, #0]
 80032ec:	bf18      	it	ne
 80032ee:	2301      	movne	r3, #1
 80032f0:	0692      	lsls	r2, r2, #26
 80032f2:	d42b      	bmi.n	800334c <_printf_common+0xb0>
 80032f4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80032f8:	4649      	mov	r1, r9
 80032fa:	4638      	mov	r0, r7
 80032fc:	47c0      	blx	r8
 80032fe:	3001      	adds	r0, #1
 8003300:	d01e      	beq.n	8003340 <_printf_common+0xa4>
 8003302:	6823      	ldr	r3, [r4, #0]
 8003304:	68e5      	ldr	r5, [r4, #12]
 8003306:	6832      	ldr	r2, [r6, #0]
 8003308:	f003 0306 	and.w	r3, r3, #6
 800330c:	2b04      	cmp	r3, #4
 800330e:	bf08      	it	eq
 8003310:	1aad      	subeq	r5, r5, r2
 8003312:	68a3      	ldr	r3, [r4, #8]
 8003314:	6922      	ldr	r2, [r4, #16]
 8003316:	bf0c      	ite	eq
 8003318:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800331c:	2500      	movne	r5, #0
 800331e:	4293      	cmp	r3, r2
 8003320:	bfc4      	itt	gt
 8003322:	1a9b      	subgt	r3, r3, r2
 8003324:	18ed      	addgt	r5, r5, r3
 8003326:	2600      	movs	r6, #0
 8003328:	341a      	adds	r4, #26
 800332a:	42b5      	cmp	r5, r6
 800332c:	d11a      	bne.n	8003364 <_printf_common+0xc8>
 800332e:	2000      	movs	r0, #0
 8003330:	e008      	b.n	8003344 <_printf_common+0xa8>
 8003332:	2301      	movs	r3, #1
 8003334:	4652      	mov	r2, sl
 8003336:	4649      	mov	r1, r9
 8003338:	4638      	mov	r0, r7
 800333a:	47c0      	blx	r8
 800333c:	3001      	adds	r0, #1
 800333e:	d103      	bne.n	8003348 <_printf_common+0xac>
 8003340:	f04f 30ff 	mov.w	r0, #4294967295
 8003344:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003348:	3501      	adds	r5, #1
 800334a:	e7c6      	b.n	80032da <_printf_common+0x3e>
 800334c:	18e1      	adds	r1, r4, r3
 800334e:	1c5a      	adds	r2, r3, #1
 8003350:	2030      	movs	r0, #48	; 0x30
 8003352:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003356:	4422      	add	r2, r4
 8003358:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800335c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003360:	3302      	adds	r3, #2
 8003362:	e7c7      	b.n	80032f4 <_printf_common+0x58>
 8003364:	2301      	movs	r3, #1
 8003366:	4622      	mov	r2, r4
 8003368:	4649      	mov	r1, r9
 800336a:	4638      	mov	r0, r7
 800336c:	47c0      	blx	r8
 800336e:	3001      	adds	r0, #1
 8003370:	d0e6      	beq.n	8003340 <_printf_common+0xa4>
 8003372:	3601      	adds	r6, #1
 8003374:	e7d9      	b.n	800332a <_printf_common+0x8e>
	...

08003378 <_printf_i>:
 8003378:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800337c:	460c      	mov	r4, r1
 800337e:	4691      	mov	r9, r2
 8003380:	7e27      	ldrb	r7, [r4, #24]
 8003382:	990c      	ldr	r1, [sp, #48]	; 0x30
 8003384:	2f78      	cmp	r7, #120	; 0x78
 8003386:	4680      	mov	r8, r0
 8003388:	469a      	mov	sl, r3
 800338a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800338e:	d807      	bhi.n	80033a0 <_printf_i+0x28>
 8003390:	2f62      	cmp	r7, #98	; 0x62
 8003392:	d80a      	bhi.n	80033aa <_printf_i+0x32>
 8003394:	2f00      	cmp	r7, #0
 8003396:	f000 80d8 	beq.w	800354a <_printf_i+0x1d2>
 800339a:	2f58      	cmp	r7, #88	; 0x58
 800339c:	f000 80a3 	beq.w	80034e6 <_printf_i+0x16e>
 80033a0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80033a4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80033a8:	e03a      	b.n	8003420 <_printf_i+0xa8>
 80033aa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80033ae:	2b15      	cmp	r3, #21
 80033b0:	d8f6      	bhi.n	80033a0 <_printf_i+0x28>
 80033b2:	a001      	add	r0, pc, #4	; (adr r0, 80033b8 <_printf_i+0x40>)
 80033b4:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80033b8:	08003411 	.word	0x08003411
 80033bc:	08003425 	.word	0x08003425
 80033c0:	080033a1 	.word	0x080033a1
 80033c4:	080033a1 	.word	0x080033a1
 80033c8:	080033a1 	.word	0x080033a1
 80033cc:	080033a1 	.word	0x080033a1
 80033d0:	08003425 	.word	0x08003425
 80033d4:	080033a1 	.word	0x080033a1
 80033d8:	080033a1 	.word	0x080033a1
 80033dc:	080033a1 	.word	0x080033a1
 80033e0:	080033a1 	.word	0x080033a1
 80033e4:	08003531 	.word	0x08003531
 80033e8:	08003455 	.word	0x08003455
 80033ec:	08003513 	.word	0x08003513
 80033f0:	080033a1 	.word	0x080033a1
 80033f4:	080033a1 	.word	0x080033a1
 80033f8:	08003553 	.word	0x08003553
 80033fc:	080033a1 	.word	0x080033a1
 8003400:	08003455 	.word	0x08003455
 8003404:	080033a1 	.word	0x080033a1
 8003408:	080033a1 	.word	0x080033a1
 800340c:	0800351b 	.word	0x0800351b
 8003410:	680b      	ldr	r3, [r1, #0]
 8003412:	1d1a      	adds	r2, r3, #4
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	600a      	str	r2, [r1, #0]
 8003418:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800341c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003420:	2301      	movs	r3, #1
 8003422:	e0a3      	b.n	800356c <_printf_i+0x1f4>
 8003424:	6825      	ldr	r5, [r4, #0]
 8003426:	6808      	ldr	r0, [r1, #0]
 8003428:	062e      	lsls	r6, r5, #24
 800342a:	f100 0304 	add.w	r3, r0, #4
 800342e:	d50a      	bpl.n	8003446 <_printf_i+0xce>
 8003430:	6805      	ldr	r5, [r0, #0]
 8003432:	600b      	str	r3, [r1, #0]
 8003434:	2d00      	cmp	r5, #0
 8003436:	da03      	bge.n	8003440 <_printf_i+0xc8>
 8003438:	232d      	movs	r3, #45	; 0x2d
 800343a:	426d      	negs	r5, r5
 800343c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003440:	485e      	ldr	r0, [pc, #376]	; (80035bc <_printf_i+0x244>)
 8003442:	230a      	movs	r3, #10
 8003444:	e019      	b.n	800347a <_printf_i+0x102>
 8003446:	f015 0f40 	tst.w	r5, #64	; 0x40
 800344a:	6805      	ldr	r5, [r0, #0]
 800344c:	600b      	str	r3, [r1, #0]
 800344e:	bf18      	it	ne
 8003450:	b22d      	sxthne	r5, r5
 8003452:	e7ef      	b.n	8003434 <_printf_i+0xbc>
 8003454:	680b      	ldr	r3, [r1, #0]
 8003456:	6825      	ldr	r5, [r4, #0]
 8003458:	1d18      	adds	r0, r3, #4
 800345a:	6008      	str	r0, [r1, #0]
 800345c:	0628      	lsls	r0, r5, #24
 800345e:	d501      	bpl.n	8003464 <_printf_i+0xec>
 8003460:	681d      	ldr	r5, [r3, #0]
 8003462:	e002      	b.n	800346a <_printf_i+0xf2>
 8003464:	0669      	lsls	r1, r5, #25
 8003466:	d5fb      	bpl.n	8003460 <_printf_i+0xe8>
 8003468:	881d      	ldrh	r5, [r3, #0]
 800346a:	4854      	ldr	r0, [pc, #336]	; (80035bc <_printf_i+0x244>)
 800346c:	2f6f      	cmp	r7, #111	; 0x6f
 800346e:	bf0c      	ite	eq
 8003470:	2308      	moveq	r3, #8
 8003472:	230a      	movne	r3, #10
 8003474:	2100      	movs	r1, #0
 8003476:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800347a:	6866      	ldr	r6, [r4, #4]
 800347c:	60a6      	str	r6, [r4, #8]
 800347e:	2e00      	cmp	r6, #0
 8003480:	bfa2      	ittt	ge
 8003482:	6821      	ldrge	r1, [r4, #0]
 8003484:	f021 0104 	bicge.w	r1, r1, #4
 8003488:	6021      	strge	r1, [r4, #0]
 800348a:	b90d      	cbnz	r5, 8003490 <_printf_i+0x118>
 800348c:	2e00      	cmp	r6, #0
 800348e:	d04d      	beq.n	800352c <_printf_i+0x1b4>
 8003490:	4616      	mov	r6, r2
 8003492:	fbb5 f1f3 	udiv	r1, r5, r3
 8003496:	fb03 5711 	mls	r7, r3, r1, r5
 800349a:	5dc7      	ldrb	r7, [r0, r7]
 800349c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80034a0:	462f      	mov	r7, r5
 80034a2:	42bb      	cmp	r3, r7
 80034a4:	460d      	mov	r5, r1
 80034a6:	d9f4      	bls.n	8003492 <_printf_i+0x11a>
 80034a8:	2b08      	cmp	r3, #8
 80034aa:	d10b      	bne.n	80034c4 <_printf_i+0x14c>
 80034ac:	6823      	ldr	r3, [r4, #0]
 80034ae:	07df      	lsls	r7, r3, #31
 80034b0:	d508      	bpl.n	80034c4 <_printf_i+0x14c>
 80034b2:	6923      	ldr	r3, [r4, #16]
 80034b4:	6861      	ldr	r1, [r4, #4]
 80034b6:	4299      	cmp	r1, r3
 80034b8:	bfde      	ittt	le
 80034ba:	2330      	movle	r3, #48	; 0x30
 80034bc:	f806 3c01 	strble.w	r3, [r6, #-1]
 80034c0:	f106 36ff 	addle.w	r6, r6, #4294967295
 80034c4:	1b92      	subs	r2, r2, r6
 80034c6:	6122      	str	r2, [r4, #16]
 80034c8:	f8cd a000 	str.w	sl, [sp]
 80034cc:	464b      	mov	r3, r9
 80034ce:	aa03      	add	r2, sp, #12
 80034d0:	4621      	mov	r1, r4
 80034d2:	4640      	mov	r0, r8
 80034d4:	f7ff fee2 	bl	800329c <_printf_common>
 80034d8:	3001      	adds	r0, #1
 80034da:	d14c      	bne.n	8003576 <_printf_i+0x1fe>
 80034dc:	f04f 30ff 	mov.w	r0, #4294967295
 80034e0:	b004      	add	sp, #16
 80034e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80034e6:	4835      	ldr	r0, [pc, #212]	; (80035bc <_printf_i+0x244>)
 80034e8:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80034ec:	6823      	ldr	r3, [r4, #0]
 80034ee:	680e      	ldr	r6, [r1, #0]
 80034f0:	061f      	lsls	r7, r3, #24
 80034f2:	f856 5b04 	ldr.w	r5, [r6], #4
 80034f6:	600e      	str	r6, [r1, #0]
 80034f8:	d514      	bpl.n	8003524 <_printf_i+0x1ac>
 80034fa:	07d9      	lsls	r1, r3, #31
 80034fc:	bf44      	itt	mi
 80034fe:	f043 0320 	orrmi.w	r3, r3, #32
 8003502:	6023      	strmi	r3, [r4, #0]
 8003504:	b91d      	cbnz	r5, 800350e <_printf_i+0x196>
 8003506:	6823      	ldr	r3, [r4, #0]
 8003508:	f023 0320 	bic.w	r3, r3, #32
 800350c:	6023      	str	r3, [r4, #0]
 800350e:	2310      	movs	r3, #16
 8003510:	e7b0      	b.n	8003474 <_printf_i+0xfc>
 8003512:	6823      	ldr	r3, [r4, #0]
 8003514:	f043 0320 	orr.w	r3, r3, #32
 8003518:	6023      	str	r3, [r4, #0]
 800351a:	2378      	movs	r3, #120	; 0x78
 800351c:	4828      	ldr	r0, [pc, #160]	; (80035c0 <_printf_i+0x248>)
 800351e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003522:	e7e3      	b.n	80034ec <_printf_i+0x174>
 8003524:	065e      	lsls	r6, r3, #25
 8003526:	bf48      	it	mi
 8003528:	b2ad      	uxthmi	r5, r5
 800352a:	e7e6      	b.n	80034fa <_printf_i+0x182>
 800352c:	4616      	mov	r6, r2
 800352e:	e7bb      	b.n	80034a8 <_printf_i+0x130>
 8003530:	680b      	ldr	r3, [r1, #0]
 8003532:	6826      	ldr	r6, [r4, #0]
 8003534:	6960      	ldr	r0, [r4, #20]
 8003536:	1d1d      	adds	r5, r3, #4
 8003538:	600d      	str	r5, [r1, #0]
 800353a:	0635      	lsls	r5, r6, #24
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	d501      	bpl.n	8003544 <_printf_i+0x1cc>
 8003540:	6018      	str	r0, [r3, #0]
 8003542:	e002      	b.n	800354a <_printf_i+0x1d2>
 8003544:	0671      	lsls	r1, r6, #25
 8003546:	d5fb      	bpl.n	8003540 <_printf_i+0x1c8>
 8003548:	8018      	strh	r0, [r3, #0]
 800354a:	2300      	movs	r3, #0
 800354c:	6123      	str	r3, [r4, #16]
 800354e:	4616      	mov	r6, r2
 8003550:	e7ba      	b.n	80034c8 <_printf_i+0x150>
 8003552:	680b      	ldr	r3, [r1, #0]
 8003554:	1d1a      	adds	r2, r3, #4
 8003556:	600a      	str	r2, [r1, #0]
 8003558:	681e      	ldr	r6, [r3, #0]
 800355a:	6862      	ldr	r2, [r4, #4]
 800355c:	2100      	movs	r1, #0
 800355e:	4630      	mov	r0, r6
 8003560:	f7fc fe56 	bl	8000210 <memchr>
 8003564:	b108      	cbz	r0, 800356a <_printf_i+0x1f2>
 8003566:	1b80      	subs	r0, r0, r6
 8003568:	6060      	str	r0, [r4, #4]
 800356a:	6863      	ldr	r3, [r4, #4]
 800356c:	6123      	str	r3, [r4, #16]
 800356e:	2300      	movs	r3, #0
 8003570:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003574:	e7a8      	b.n	80034c8 <_printf_i+0x150>
 8003576:	6923      	ldr	r3, [r4, #16]
 8003578:	4632      	mov	r2, r6
 800357a:	4649      	mov	r1, r9
 800357c:	4640      	mov	r0, r8
 800357e:	47d0      	blx	sl
 8003580:	3001      	adds	r0, #1
 8003582:	d0ab      	beq.n	80034dc <_printf_i+0x164>
 8003584:	6823      	ldr	r3, [r4, #0]
 8003586:	079b      	lsls	r3, r3, #30
 8003588:	d413      	bmi.n	80035b2 <_printf_i+0x23a>
 800358a:	68e0      	ldr	r0, [r4, #12]
 800358c:	9b03      	ldr	r3, [sp, #12]
 800358e:	4298      	cmp	r0, r3
 8003590:	bfb8      	it	lt
 8003592:	4618      	movlt	r0, r3
 8003594:	e7a4      	b.n	80034e0 <_printf_i+0x168>
 8003596:	2301      	movs	r3, #1
 8003598:	4632      	mov	r2, r6
 800359a:	4649      	mov	r1, r9
 800359c:	4640      	mov	r0, r8
 800359e:	47d0      	blx	sl
 80035a0:	3001      	adds	r0, #1
 80035a2:	d09b      	beq.n	80034dc <_printf_i+0x164>
 80035a4:	3501      	adds	r5, #1
 80035a6:	68e3      	ldr	r3, [r4, #12]
 80035a8:	9903      	ldr	r1, [sp, #12]
 80035aa:	1a5b      	subs	r3, r3, r1
 80035ac:	42ab      	cmp	r3, r5
 80035ae:	dcf2      	bgt.n	8003596 <_printf_i+0x21e>
 80035b0:	e7eb      	b.n	800358a <_printf_i+0x212>
 80035b2:	2500      	movs	r5, #0
 80035b4:	f104 0619 	add.w	r6, r4, #25
 80035b8:	e7f5      	b.n	80035a6 <_printf_i+0x22e>
 80035ba:	bf00      	nop
 80035bc:	080037f5 	.word	0x080037f5
 80035c0:	08003806 	.word	0x08003806

080035c4 <__sread>:
 80035c4:	b510      	push	{r4, lr}
 80035c6:	460c      	mov	r4, r1
 80035c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80035cc:	f000 f894 	bl	80036f8 <_read_r>
 80035d0:	2800      	cmp	r0, #0
 80035d2:	bfab      	itete	ge
 80035d4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80035d6:	89a3      	ldrhlt	r3, [r4, #12]
 80035d8:	181b      	addge	r3, r3, r0
 80035da:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80035de:	bfac      	ite	ge
 80035e0:	6563      	strge	r3, [r4, #84]	; 0x54
 80035e2:	81a3      	strhlt	r3, [r4, #12]
 80035e4:	bd10      	pop	{r4, pc}

080035e6 <__swrite>:
 80035e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80035ea:	461f      	mov	r7, r3
 80035ec:	898b      	ldrh	r3, [r1, #12]
 80035ee:	05db      	lsls	r3, r3, #23
 80035f0:	4605      	mov	r5, r0
 80035f2:	460c      	mov	r4, r1
 80035f4:	4616      	mov	r6, r2
 80035f6:	d505      	bpl.n	8003604 <__swrite+0x1e>
 80035f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80035fc:	2302      	movs	r3, #2
 80035fe:	2200      	movs	r2, #0
 8003600:	f000 f868 	bl	80036d4 <_lseek_r>
 8003604:	89a3      	ldrh	r3, [r4, #12]
 8003606:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800360a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800360e:	81a3      	strh	r3, [r4, #12]
 8003610:	4632      	mov	r2, r6
 8003612:	463b      	mov	r3, r7
 8003614:	4628      	mov	r0, r5
 8003616:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800361a:	f000 b817 	b.w	800364c <_write_r>

0800361e <__sseek>:
 800361e:	b510      	push	{r4, lr}
 8003620:	460c      	mov	r4, r1
 8003622:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003626:	f000 f855 	bl	80036d4 <_lseek_r>
 800362a:	1c43      	adds	r3, r0, #1
 800362c:	89a3      	ldrh	r3, [r4, #12]
 800362e:	bf15      	itete	ne
 8003630:	6560      	strne	r0, [r4, #84]	; 0x54
 8003632:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8003636:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800363a:	81a3      	strheq	r3, [r4, #12]
 800363c:	bf18      	it	ne
 800363e:	81a3      	strhne	r3, [r4, #12]
 8003640:	bd10      	pop	{r4, pc}

08003642 <__sclose>:
 8003642:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003646:	f000 b813 	b.w	8003670 <_close_r>
	...

0800364c <_write_r>:
 800364c:	b538      	push	{r3, r4, r5, lr}
 800364e:	4d07      	ldr	r5, [pc, #28]	; (800366c <_write_r+0x20>)
 8003650:	4604      	mov	r4, r0
 8003652:	4608      	mov	r0, r1
 8003654:	4611      	mov	r1, r2
 8003656:	2200      	movs	r2, #0
 8003658:	602a      	str	r2, [r5, #0]
 800365a:	461a      	mov	r2, r3
 800365c:	f7fd f9d1 	bl	8000a02 <_write>
 8003660:	1c43      	adds	r3, r0, #1
 8003662:	d102      	bne.n	800366a <_write_r+0x1e>
 8003664:	682b      	ldr	r3, [r5, #0]
 8003666:	b103      	cbz	r3, 800366a <_write_r+0x1e>
 8003668:	6023      	str	r3, [r4, #0]
 800366a:	bd38      	pop	{r3, r4, r5, pc}
 800366c:	200000ec 	.word	0x200000ec

08003670 <_close_r>:
 8003670:	b538      	push	{r3, r4, r5, lr}
 8003672:	4d06      	ldr	r5, [pc, #24]	; (800368c <_close_r+0x1c>)
 8003674:	2300      	movs	r3, #0
 8003676:	4604      	mov	r4, r0
 8003678:	4608      	mov	r0, r1
 800367a:	602b      	str	r3, [r5, #0]
 800367c:	f7fd f9dd 	bl	8000a3a <_close>
 8003680:	1c43      	adds	r3, r0, #1
 8003682:	d102      	bne.n	800368a <_close_r+0x1a>
 8003684:	682b      	ldr	r3, [r5, #0]
 8003686:	b103      	cbz	r3, 800368a <_close_r+0x1a>
 8003688:	6023      	str	r3, [r4, #0]
 800368a:	bd38      	pop	{r3, r4, r5, pc}
 800368c:	200000ec 	.word	0x200000ec

08003690 <_fstat_r>:
 8003690:	b538      	push	{r3, r4, r5, lr}
 8003692:	4d07      	ldr	r5, [pc, #28]	; (80036b0 <_fstat_r+0x20>)
 8003694:	2300      	movs	r3, #0
 8003696:	4604      	mov	r4, r0
 8003698:	4608      	mov	r0, r1
 800369a:	4611      	mov	r1, r2
 800369c:	602b      	str	r3, [r5, #0]
 800369e:	f7fd f9d8 	bl	8000a52 <_fstat>
 80036a2:	1c43      	adds	r3, r0, #1
 80036a4:	d102      	bne.n	80036ac <_fstat_r+0x1c>
 80036a6:	682b      	ldr	r3, [r5, #0]
 80036a8:	b103      	cbz	r3, 80036ac <_fstat_r+0x1c>
 80036aa:	6023      	str	r3, [r4, #0]
 80036ac:	bd38      	pop	{r3, r4, r5, pc}
 80036ae:	bf00      	nop
 80036b0:	200000ec 	.word	0x200000ec

080036b4 <_isatty_r>:
 80036b4:	b538      	push	{r3, r4, r5, lr}
 80036b6:	4d06      	ldr	r5, [pc, #24]	; (80036d0 <_isatty_r+0x1c>)
 80036b8:	2300      	movs	r3, #0
 80036ba:	4604      	mov	r4, r0
 80036bc:	4608      	mov	r0, r1
 80036be:	602b      	str	r3, [r5, #0]
 80036c0:	f7fd f9d7 	bl	8000a72 <_isatty>
 80036c4:	1c43      	adds	r3, r0, #1
 80036c6:	d102      	bne.n	80036ce <_isatty_r+0x1a>
 80036c8:	682b      	ldr	r3, [r5, #0]
 80036ca:	b103      	cbz	r3, 80036ce <_isatty_r+0x1a>
 80036cc:	6023      	str	r3, [r4, #0]
 80036ce:	bd38      	pop	{r3, r4, r5, pc}
 80036d0:	200000ec 	.word	0x200000ec

080036d4 <_lseek_r>:
 80036d4:	b538      	push	{r3, r4, r5, lr}
 80036d6:	4d07      	ldr	r5, [pc, #28]	; (80036f4 <_lseek_r+0x20>)
 80036d8:	4604      	mov	r4, r0
 80036da:	4608      	mov	r0, r1
 80036dc:	4611      	mov	r1, r2
 80036de:	2200      	movs	r2, #0
 80036e0:	602a      	str	r2, [r5, #0]
 80036e2:	461a      	mov	r2, r3
 80036e4:	f7fd f9d0 	bl	8000a88 <_lseek>
 80036e8:	1c43      	adds	r3, r0, #1
 80036ea:	d102      	bne.n	80036f2 <_lseek_r+0x1e>
 80036ec:	682b      	ldr	r3, [r5, #0]
 80036ee:	b103      	cbz	r3, 80036f2 <_lseek_r+0x1e>
 80036f0:	6023      	str	r3, [r4, #0]
 80036f2:	bd38      	pop	{r3, r4, r5, pc}
 80036f4:	200000ec 	.word	0x200000ec

080036f8 <_read_r>:
 80036f8:	b538      	push	{r3, r4, r5, lr}
 80036fa:	4d07      	ldr	r5, [pc, #28]	; (8003718 <_read_r+0x20>)
 80036fc:	4604      	mov	r4, r0
 80036fe:	4608      	mov	r0, r1
 8003700:	4611      	mov	r1, r2
 8003702:	2200      	movs	r2, #0
 8003704:	602a      	str	r2, [r5, #0]
 8003706:	461a      	mov	r2, r3
 8003708:	f7fd f95e 	bl	80009c8 <_read>
 800370c:	1c43      	adds	r3, r0, #1
 800370e:	d102      	bne.n	8003716 <_read_r+0x1e>
 8003710:	682b      	ldr	r3, [r5, #0]
 8003712:	b103      	cbz	r3, 8003716 <_read_r+0x1e>
 8003714:	6023      	str	r3, [r4, #0]
 8003716:	bd38      	pop	{r3, r4, r5, pc}
 8003718:	200000ec 	.word	0x200000ec

0800371c <_init>:
 800371c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800371e:	bf00      	nop
 8003720:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003722:	bc08      	pop	{r3}
 8003724:	469e      	mov	lr, r3
 8003726:	4770      	bx	lr

08003728 <_fini>:
 8003728:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800372a:	bf00      	nop
 800372c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800372e:	bc08      	pop	{r3}
 8003730:	469e      	mov	lr, r3
 8003732:	4770      	bx	lr
