# 0 "arch/arm64/boot/dts/freescale/imx8qxp-colibri-eval-v3.dts"
# 0 "<built-in>"
# 0 "<command-line>"
# 1 "arch/arm64/boot/dts/freescale/imx8qxp-colibri-eval-v3.dts"





/dts-v1/;

# 1 "arch/arm64/boot/dts/freescale/imx8qxp-colibri.dtsi" 1





# 1 "arch/arm64/boot/dts/freescale/imx8qxp.dtsi" 1







# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/imx8-clock.h" 1
# 9 "arch/arm64/boot/dts/freescale/imx8qxp.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/firmware/imx/rsrc.h" 1
# 10 "arch/arm64/boot/dts/freescale/imx8qxp.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 11 "arch/arm64/boot/dts/freescale/imx8qxp.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 1
# 13 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 14 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 2
# 12 "arch/arm64/boot/dts/freescale/imx8qxp.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 13 "arch/arm64/boot/dts/freescale/imx8qxp.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/pads-imx8qxp.h" 1
# 14 "arch/arm64/boot/dts/freescale/imx8qxp.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/thermal/thermal.h" 1
# 15 "arch/arm64/boot/dts/freescale/imx8qxp.dtsi" 2

/ {
 interrupt-parent = <&gic>;
 #address-cells = <2>;
 #size-cells = <2>;

 aliases {
  ethernet0 = &fec1;
  ethernet1 = &fec2;
  gpio0 = &lsio_gpio0;
  gpio1 = &lsio_gpio1;
  gpio2 = &lsio_gpio2;
  gpio3 = &lsio_gpio3;
  gpio4 = &lsio_gpio4;
  gpio5 = &lsio_gpio5;
  gpio6 = &lsio_gpio6;
  gpio7 = &lsio_gpio7;
  i2c0 = &adma_i2c0;
  i2c1 = &adma_i2c1;
  i2c2 = &adma_i2c2;
  i2c3 = &adma_i2c3;
  mmc0 = &usdhc1;
  mmc1 = &usdhc2;
  mmc2 = &usdhc3;
  mu0 = &lsio_mu0;
  mu1 = &lsio_mu1;
  mu2 = &lsio_mu2;
  mu3 = &lsio_mu3;
  mu4 = &lsio_mu4;
  serial0 = &adma_lpuart0;
  serial1 = &adma_lpuart1;
  serial2 = &adma_lpuart2;
  serial3 = &adma_lpuart3;
 };

 cpus {
  #address-cells = <2>;
  #size-cells = <0>;


  A35_0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a35";
   reg = <0x0 0x0>;
   enable-method = "psci";
   next-level-cache = <&A35_L2>;
   clocks = <&clk 1>;
   operating-points-v2 = <&a35_opp_table>;
   #cooling-cells = <2>;
  };

  A35_1: cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a35";
   reg = <0x0 0x1>;
   enable-method = "psci";
   next-level-cache = <&A35_L2>;
   clocks = <&clk 1>;
   operating-points-v2 = <&a35_opp_table>;
   #cooling-cells = <2>;
  };

  A35_2: cpu@2 {
   device_type = "cpu";
   compatible = "arm,cortex-a35";
   reg = <0x0 0x2>;
   enable-method = "psci";
   next-level-cache = <&A35_L2>;
   clocks = <&clk 1>;
   operating-points-v2 = <&a35_opp_table>;
   #cooling-cells = <2>;
  };

  A35_3: cpu@3 {
   device_type = "cpu";
   compatible = "arm,cortex-a35";
   reg = <0x0 0x3>;
   enable-method = "psci";
   next-level-cache = <&A35_L2>;
   clocks = <&clk 1>;
   operating-points-v2 = <&a35_opp_table>;
   #cooling-cells = <2>;
  };

  A35_L2: l2-cache0 {
   compatible = "cache";
  };
 };

 a35_opp_table: opp-table {
  compatible = "operating-points-v2";
  opp-shared;

  opp-900000000 {
   opp-hz = /bits/ 64 <900000000>;
   opp-microvolt = <1000000>;
   clock-latency-ns = <150000>;
  };

  opp-1200000000 {
   opp-hz = /bits/ 64 <1200000000>;
   opp-microvolt = <1100000>;
   clock-latency-ns = <150000>;
   opp-suspend;
  };
 };

 gic: interrupt-controller@51a00000 {
  compatible = "arm,gic-v3";
  reg = <0x0 0x51a00000 0 0x10000>,
        <0x0 0x51b00000 0 0xc0000>;
  #interrupt-cells = <3>;
  interrupt-controller;
  interrupts = <1 9 4>;
 };

 reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  dsp_reserved: dsp@92400000 {
   reg = <0 0x92400000 0 0x2000000>;
   no-map;
  };
 };

 pmu {
  compatible = "arm,armv8-pmuv3";
  interrupts = <1 7 4>;
 };

 psci {
  compatible = "arm,psci-1.0";
  method = "smc";
 };

 scu {
  compatible = "fsl,imx-scu";
  mbox-names = "tx0",
        "rx0",
        "gip3";
  mboxes = <&lsio_mu1 0 0
     &lsio_mu1 1 0
     &lsio_mu1 3 3>;

  clk: clock-controller {
   compatible = "fsl,imx8qxp-clk";
   #clock-cells = <1>;
   clocks = <&xtal32k &xtal24m>;
   clock-names = "xtal_32KHz", "xtal_24Mhz";
  };

  iomuxc: pinctrl {
   compatible = "fsl,imx8qxp-iomuxc";
  };

  ocotp: imx8qx-ocotp {
   compatible = "fsl,imx8qxp-scu-ocotp";
   #address-cells = <1>;
   #size-cells = <1>;
  };

  pd: imx8qx-pd {
   compatible = "fsl,imx8qxp-scu-pd";
   #power-domain-cells = <1>;
  };

  scu_key: scu-key {
   compatible = "fsl,imx8qxp-sc-key", "fsl,imx-sc-key";
   linux,keycodes = <116>;
   status = "disabled";
  };

  rtc: rtc {
   compatible = "fsl,imx8qxp-sc-rtc";
  };

  watchdog {
   compatible = "fsl,imx8qxp-sc-wdt", "fsl,imx-sc-wdt";
   timeout-sec = <60>;
  };

  tsens: thermal-sensor {
   compatible = "fsl,imx8qxp-sc-thermal", "fsl,imx-sc-thermal";
   #thermal-sensor-cells = <1>;
  };
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 13 8>,
        <1 14 8>,
        <1 11 8>,
        <1 10 8>;
 };

 xtal32k: clock-xtal32k {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <32768>;
  clock-output-names = "xtal_32KHz";
 };

 xtal24m: clock-xtal24m {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <24000000>;
  clock-output-names = "xtal_24MHz";
 };

 adma_subsys: bus@59000000 {
  compatible = "simple-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x59000000 0x0 0x59000000 0x2000000>;

  adma_lpcg: clock-controller@59000000 {
   compatible = "fsl,imx8qxp-lpcg-adma";
   reg = <0x59000000 0x2000000>;
   #clock-cells = <1>;
  };

  adma_dsp: dsp@596e8000 {
   compatible = "fsl,imx8qxp-dsp";
   reg = <0x596e8000 0x88000>;
   clocks = <&adma_lpcg 42>,
    <&adma_lpcg 44>,
    <&adma_lpcg 43>;
   clock-names = "ipg", "ocram", "core";
   power-domains = <&pd 226>,
    <&pd 235>,
    <&pd 512>,
    <&pd 513>;
   mbox-names = "txdb0", "txdb1",
    "rxdb0", "rxdb1";
   mboxes = <&lsio_mu13 2 0>,
    <&lsio_mu13 2 1>,
    <&lsio_mu13 3 0>,
    <&lsio_mu13 3 1>;
   memory-region = <&dsp_reserved>;
   status = "disabled";
  };

  adma_lpuart0: serial@5a060000 {
   compatible = "fsl,imx8qxp-lpuart", "fsl,imx7ulp-lpuart";
   reg = <0x5a060000 0x1000>;
   interrupts = <0 225 4>;
   clocks = <&adma_lpcg 0>,
     <&adma_lpcg 1>;
   clock-names = "ipg", "baud";
   power-domains = <&pd 57>;
   status = "disabled";
  };

  adma_lpuart1: serial@5a070000 {
   compatible = "fsl,imx8qxp-lpuart", "fsl,imx7ulp-lpuart";
   reg = <0x5a070000 0x1000>;
   interrupts = <0 226 4>;
   clocks = <&adma_lpcg 2>,
     <&adma_lpcg 3>;
   clock-names = "ipg", "baud";
   power-domains = <&pd 58>;
   status = "disabled";
  };

  adma_lpuart2: serial@5a080000 {
   compatible = "fsl,imx8qxp-lpuart", "fsl,imx7ulp-lpuart";
   reg = <0x5a080000 0x1000>;
   interrupts = <0 227 4>;
   clocks = <&adma_lpcg 4>,
     <&adma_lpcg 5>;
   clock-names = "ipg", "baud";
   power-domains = <&pd 59>;
   status = "disabled";
  };

  adma_lpuart3: serial@5a090000 {
   compatible = "fsl,imx8qxp-lpuart", "fsl,imx7ulp-lpuart";
   reg = <0x5a090000 0x1000>;
   interrupts = <0 228 4>;
   clocks = <&adma_lpcg 6>,
     <&adma_lpcg 7>;
   clock-names = "ipg", "baud";
   power-domains = <&pd 60>;
   status = "disabled";
  };

  adma_i2c0: i2c@5a800000 {
   compatible = "fsl,imx8qxp-lpi2c", "fsl,imx7ulp-lpi2c";
   reg = <0x5a800000 0x4000>;
   interrupts = <0 220 4>;
   clocks = <&adma_lpcg 25>;
   clock-names = "per";
   assigned-clocks = <&clk 181>;
   assigned-clock-rates = <24000000>;
   power-domains = <&pd 96>;
   status = "disabled";
  };

  adma_i2c1: i2c@5a810000 {
   compatible = "fsl,imx8qxp-lpi2c", "fsl,imx7ulp-lpi2c";
   reg = <0x5a810000 0x4000>;
   interrupts = <0 221 4>;
   clocks = <&adma_lpcg 26>;
   clock-names = "per";
   assigned-clocks = <&clk 182>;
   assigned-clock-rates = <24000000>;
   power-domains = <&pd 97>;
   status = "disabled";
  };

  adma_i2c2: i2c@5a820000 {
   compatible = "fsl,imx8qxp-lpi2c", "fsl,imx7ulp-lpi2c";
   reg = <0x5a820000 0x4000>;
   interrupts = <0 222 4>;
   clocks = <&adma_lpcg 27>;
   clock-names = "per";
   assigned-clocks = <&clk 183>;
   assigned-clock-rates = <24000000>;
   power-domains = <&pd 98>;
   status = "disabled";
  };

  adma_i2c3: i2c@5a830000 {
   compatible = "fsl,imx8qxp-lpi2c", "fsl,imx7ulp-lpi2c";
   reg = <0x5a830000 0x4000>;
   interrupts = <0 223 4>;
   clocks = <&adma_lpcg 28>;
   clock-names = "per";
   assigned-clocks = <&clk 184>;
   assigned-clock-rates = <24000000>;
   power-domains = <&pd 99>;
   status = "disabled";
  };
 };

 conn_subsys: bus@5b000000 {
  compatible = "simple-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x5b000000 0x0 0x5b000000 0x1000000>;

  conn_lpcg: clock-controller@5b200000 {
   compatible = "fsl,imx8qxp-lpcg-conn";
   reg = <0x5b200000 0xb0000>;
   #clock-cells = <1>;
  };

  usdhc1: mmc@5b010000 {
   compatible = "fsl,imx8qxp-usdhc", "fsl,imx7d-usdhc";
   interrupts = <0 232 4>;
   reg = <0x5b010000 0x10000>;
   clocks = <&conn_lpcg 0>,
     <&conn_lpcg 1>,
     <&conn_lpcg 2>;
   clock-names = "ipg", "per", "ahb";
   power-domains = <&pd 248>;
   status = "disabled";
  };

  usdhc2: mmc@5b020000 {
   compatible = "fsl,imx8qxp-usdhc", "fsl,imx7d-usdhc";
   interrupts = <0 233 4>;
   reg = <0x5b020000 0x10000>;
   clocks = <&conn_lpcg 3>,
     <&conn_lpcg 4>,
     <&conn_lpcg 5>;
   clock-names = "ipg", "per", "ahb";
   power-domains = <&pd 249>;
   fsl,tuning-start-tap = <20>;
   fsl,tuning-step= <2>;
   status = "disabled";
  };

  usdhc3: mmc@5b030000 {
   compatible = "fsl,imx8qxp-usdhc", "fsl,imx7d-usdhc";
   interrupts = <0 234 4>;
   reg = <0x5b030000 0x10000>;
   clocks = <&conn_lpcg 6>,
     <&conn_lpcg 7>,
     <&conn_lpcg 8>;
   clock-names = "ipg", "per", "ahb";
   power-domains = <&pd 250>;
   status = "disabled";
  };

  fec1: ethernet@5b040000 {
   compatible = "fsl,imx8qxp-fec", "fsl,imx6sx-fec";
   reg = <0x5b040000 0x10000>;
   interrupts = <0 258 4>,
         <0 256 4>,
         <0 257 4>,
         <0 259 4>;
   clocks = <&conn_lpcg 18>,
     <&conn_lpcg 16>,
     <&conn_lpcg 15>,
     <&conn_lpcg 14>;
   clock-names = "ipg", "ahb", "enet_clk_ref", "ptp";
   fsl,num-tx-queues=<3>;
   fsl,num-rx-queues=<3>;
   power-domains = <&pd 251>;
   status = "disabled";
  };

  fec2: ethernet@5b050000 {
   compatible = "fsl,imx8qxp-fec", "fsl,imx6sx-fec";
   reg = <0x5b050000 0x10000>;
   interrupts = <0 262 4>,
     <0 260 4>,
     <0 261 4>,
     <0 263 4>;
   clocks = <&conn_lpcg 23>,
     <&conn_lpcg 21>,
     <&conn_lpcg 20>,
     <&conn_lpcg 19>;
   clock-names = "ipg", "ahb", "enet_clk_ref", "ptp";
   fsl,num-tx-queues=<3>;
   fsl,num-rx-queues=<3>;
   power-domains = <&pd 252>;
   status = "disabled";
  };
 };

 ddr_subsyss: bus@5c000000 {
  compatible = "simple-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x5c000000 0x0 0x5c000000 0x1000000>;

  ddr-pmu@5c020000 {
   compatible = "fsl,imx8-ddr-pmu";
   reg = <0x5c020000 0x10000>;
   interrupts = <0 131 4>;
  };
 };

 lsio_subsys: bus@5d000000 {
  compatible = "simple-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x5d000000 0x0 0x5d000000 0x1000000>;

  lsio_gpio0: gpio@5d080000 {
   compatible = "fsl,imx8qxp-gpio", "fsl,imx35-gpio";
   reg = <0x5d080000 0x10000>;
   interrupts = <0 136 4>;
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
   power-domains = <&pd 199>;
  };

  lsio_gpio1: gpio@5d090000 {
   compatible = "fsl,imx8qxp-gpio", "fsl,imx35-gpio";
   reg = <0x5d090000 0x10000>;
   interrupts = <0 137 4>;
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
   power-domains = <&pd 200>;
  };

  lsio_gpio2: gpio@5d0a0000 {
   compatible = "fsl,imx8qxp-gpio", "fsl,imx35-gpio";
   reg = <0x5d0a0000 0x10000>;
   interrupts = <0 138 4>;
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
   power-domains = <&pd 201>;
  };

  lsio_gpio3: gpio@5d0b0000 {
   compatible = "fsl,imx8qxp-gpio", "fsl,imx35-gpio";
   reg = <0x5d0b0000 0x10000>;
   interrupts = <0 139 4>;
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
   power-domains = <&pd 202>;
  };

  lsio_gpio4: gpio@5d0c0000 {
   compatible = "fsl,imx8qxp-gpio", "fsl,imx35-gpio";
   reg = <0x5d0c0000 0x10000>;
   interrupts = <0 140 4>;
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
   power-domains = <&pd 203>;
  };

  lsio_gpio5: gpio@5d0d0000 {
   compatible = "fsl,imx8qxp-gpio", "fsl,imx35-gpio";
   reg = <0x5d0d0000 0x10000>;
   interrupts = <0 141 4>;
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
   power-domains = <&pd 204>;
  };

  lsio_gpio6: gpio@5d0e0000 {
   compatible = "fsl,imx8qxp-gpio", "fsl,imx35-gpio";
   reg = <0x5d0e0000 0x10000>;
   interrupts = <0 142 4>;
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
   power-domains = <&pd 205>;
  };

  lsio_gpio7: gpio@5d0f0000 {
   compatible = "fsl,imx8qxp-gpio", "fsl,imx35-gpio";
   reg = <0x5d0f0000 0x10000>;
   interrupts = <0 143 4>;
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
   power-domains = <&pd 206>;
  };

  lsio_mu0: mailbox@5d1b0000 {
   compatible = "fsl,imx8qxp-mu", "fsl,imx6sx-mu";
   reg = <0x5d1b0000 0x10000>;
   interrupts = <0 176 4>;
   #mbox-cells = <2>;
   status = "disabled";
  };

  lsio_mu1: mailbox@5d1c0000 {
   compatible = "fsl,imx8-mu-scu", "fsl,imx8qxp-mu", "fsl,imx6sx-mu";
   reg = <0x5d1c0000 0x10000>;
   interrupts = <0 177 4>;
   #mbox-cells = <2>;
  };

  lsio_mu2: mailbox@5d1d0000 {
   compatible = "fsl,imx8-mu-scu", "fsl,imx8qxp-mu", "fsl,imx6sx-mu";
   reg = <0x5d1d0000 0x10000>;
   interrupts = <0 178 4>;
   #mbox-cells = <2>;
   status = "disabled";
  };

  lsio_mu3: mailbox@5d1e0000 {
   compatible = "fsl,imx8-mu-scu", "fsl,imx8qxp-mu", "fsl,imx6sx-mu";
   reg = <0x5d1e0000 0x10000>;
   interrupts = <0 179 4>;
   #mbox-cells = <2>;
   status = "disabled";
  };

  lsio_mu4: mailbox@5d1f0000 {
   compatible = "fsl,imx8-mu-scu", "fsl,imx8qxp-mu", "fsl,imx6sx-mu";
   reg = <0x5d1f0000 0x10000>;
   interrupts = <0 180 4>;
   #mbox-cells = <2>;
   status = "disabled";
  };

  lsio_mu13: mailbox@5d280000 {
   compatible = "fsl,imx8qxp-mu", "fsl,imx6sx-mu";
   reg = <0x5d280000 0x10000>;
   interrupts = <0 192 4>;
   #mbox-cells = <2>;
   power-domains = <&pd 226>;
  };

  lsio_lpcg: clock-controller@5d400000 {
   compatible = "fsl,imx8qxp-lpcg-lsio";
   reg = <0x5d400000 0x400000>;
   #clock-cells = <1>;
  };
 };

 thermal_zones: thermal-zones {
  cpu-thermal0 {
   polling-delay-passive = <250>;
   polling-delay = <2000>;
   thermal-sensors = <&tsens 355>;

   trips {
    cpu_alert0: trip0 {
     temperature = <107000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu_crit0: trip1 {
     temperature = <127000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu_alert0>;
     cooling-device =
      <&A35_0 (~0) (~0)>,
      <&A35_1 (~0) (~0)>,
      <&A35_2 (~0) (~0)>,
      <&A35_3 (~0) (~0)>;
    };
   };
  };
 };
};
# 7 "arch/arm64/boot/dts/freescale/imx8qxp-colibri.dtsi" 2

/ {
 model = "Toradex Colibri iMX8QXP/DX Module";
 compatible = "toradex,colibri-imx8x", "fsl,imx8qxp";

 chosen {
  stdout-path = &adma_lpuart3;
 };

 reg_module_3v3: regulator-module-3v3 {
  compatible = "regulator-fixed";
  regulator-name = "+V3.3";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
 };
};


&adma_i2c0 {
 #address-cells = <1>;
 #size-cells = <0>;
 clock-frequency = <100000>;
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_i2c0>, <&pinctrl_sgtl5000_usb_clk>;
 status = "okay";


 touchscreen@2c {
  compatible = "adi,ad7879-1";
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_ad7879_int>;
  reg = <0x2c>;
  interrupt-parent = <&lsio_gpio3>;
  interrupts = <5 2>;
  touchscreen-max-pressure = <4096>;
  adi,resistance-plate-x = <120>;
  adi,first-conversion-delay = /bits/ 8 <3>;
  adi,acquisition-time = /bits/ 8 <1>;
  adi,median-filter-size = /bits/ 8 <2>;
  adi,averaging = /bits/ 8 <1>;
  adi,conversion-interval = /bits/ 8 <255>;
 };
};


&adma_i2c1 {
 #address-cells = <1>;
 #size-cells = <0>;
 clock-frequency = <100000>;
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_i2c1>;
};


&adma_lpuart0 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_lpuart0>;
};


&adma_lpuart2 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_lpuart2>;
};


&adma_lpuart3 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_lpuart3>, <&pinctrl_lpuart3_ctrl>;
};


&fec1 {
 pinctrl-names = "default", "sleep";
 pinctrl-0 = <&pinctrl_fec1>;
 pinctrl-1 = <&pinctrl_fec1_sleep>;
 phy-mode = "rmii";
 phy-handle = <&ethphy0>;
 fsl,magic-packet;

 mdio {
  #address-cells = <1>;
  #size-cells = <0>;

  ethphy0: ethernet-phy@2 {
   compatible = "ethernet-phy-ieee802.3-c22";
   max-speed = <100>;
   reg = <2>;
  };
 };
};


&usdhc1 {
 bus-width = <8>;
 non-removable;
 no-sd;
 no-sdio;
 pinctrl-names = "default", "state_100mhz", "state_200mhz";
 pinctrl-0 = <&pinctrl_usdhc1>;
 pinctrl-1 = <&pinctrl_usdhc1_100mhz>;
 pinctrl-2 = <&pinctrl_usdhc1_200mhz>;
 status = "okay";
};


&usdhc2 {
 bus-width = <4>;
 cd-gpios = <&lsio_gpio3 9 1>;
 vmmc-supply = <&reg_module_3v3>;
 pinctrl-names = "default", "state_100mhz", "state_200mhz", "sleep";
 pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
 pinctrl-1 = <&pinctrl_usdhc2_100mhz>, <&pinctrl_usdhc2_gpio>;
 pinctrl-2 = <&pinctrl_usdhc2_200mhz>, <&pinctrl_usdhc2_gpio>;
 pinctrl-3 = <&pinctrl_usdhc2_sleep>, <&pinctrl_usdhc2_gpio_sleep>;
 disable-wp;
};

&iomuxc {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_ext_io0>, <&pinctrl_hog0>, <&pinctrl_hog1>;


 pinctrl_ad7879_int: ad7879intgrp {
  fsl,pins = <
   152 4 0x21
  >;
 };


 pinctrl_adc0: adc0grp {
  fsl,pins = <
   100 0 0x60
   99 0 0x60
   104 0 0x60
   103 0 0x60
  >;
 };

 pinctrl_can_int: canintgrp {
  fsl,pins = <
   160 4 0x40
  >;
 };

 pinctrl_csi_ctl: csictlgrp {
  fsl,pins = <
   161 4 0x20
   162 4 0x20
  >;
 };

 pinctrl_ext_io0: extio0grp {
  fsl,pins = <
   49 4 0x06000040
  >;
 };


 pinctrl_fec1: fec1grp {
  fsl,pins = <
   53 0 0x06000020
   52 0 0x06000020
   38 0 0x61
   37 1 0x06000061
   39 0 0x61
   40 0 0x61
   45 0 0x61
   46 0 0x61
   47 0 0x61
   48 1 0x61
  >;
 };

 pinctrl_fec1_sleep: fec1slpgrp {
  fsl,pins = <
   53 4 0x06000041
   52 4 0x06000041
   38 4 0x41
   37 4 0x41
   39 4 0x41
   40 4 0x41
   45 4 0x41
   46 4 0x41
   47 4 0x41
   48 4 0x41
  >;
 };


 pinctrl_flexcan1: flexcan0grp {
  fsl,pins = <
   106 0 0x21
   105 0 0x21
  >;
 };


 pinctrl_flexcan2: flexcan1grp {
  fsl,pins = <
   108 0 0x21
   107 0 0x21
  >;
 };


 pinctrl_flexcan3: flexcan2grp {
  fsl,pins = <
   110 0 0x21
   109 0 0x21
  >;
 };


 pinctrl_gpio_bl_on: gpioblongrp {
  fsl,pins = <
   159 4 0x60
  >;
 };

 pinctrl_gpiokeys: gpiokeysgrp {
  fsl,pins = <
   157 4 0x06700041
  >;
 };

 pinctrl_hog0: hog0grp {
  fsl,pins = <
   42 4 0x06000020
   143 0 0x61
   158 4 0x20
   83 4 0x20
   138 0 0x61
   44 4 0x06000020
   142 0 0x61
   165 4 0x20
   84 4 0x20
   139 0 0x61
   166 4 0x20
   85 4 0x20
   136 0 0x61
   82 4 0x20
   137 0 0x61
   167 4 0x20
   168 4 0x20
   6 4 0x20
   7 4 0x20
   5 4 0x20
   146 4 0x20
   169 4 0x20
   88 4 0x20
   170 4 0x20
   171 4 0x20
   172 4 0x20
  >;
 };

 pinctrl_hog1: hog1grp {
  fsl,pins = <
   147 4 0x20
   163 4 0x20
  >;
 };





 pinctrl_hog_scfw: hogscfwgrp {
  fsl,pins = <
   129 4 0x20
  >;
 };


 pinctrl_i2c0: i2c0grp {
  fsl,pins = <
   155 1 0x06000021
   154 1 0x06000021
  >;
 };


 pinctrl_i2c0_mipi_lvds0: i2c0mipilvds0grp {
  fsl,pins = <
   116 0 0xc6000020
   117 0 0xc6000020
  >;
 };


 pinctrl_i2c0_mipi_lvds1: i2c0mipilvds1grp {
  fsl,pins = <
   120 0 0xc6000020
   121 0 0xc6000020
  >;
 };


 pinctrl_i2c1: i2c1grp {
  fsl,pins = <
   118 1 0x06000021
   119 1 0x06000021
  >;
 };


 pinctrl_lcdif: lcdifgrp {
  fsl,pins = <
   76 2 0x60
   72 2 0x60
   75 2 0x60
   74 2 0x60
   23 4 0x60
   55 2 0x60
   26 4 0x60
   56 2 0x60
   57 2 0x60
   58 2 0x60
   59 2 0x60
   60 2 0x60
   61 2 0x60
   62 2 0x60
   63 2 0x60
   64 2 0x60
   65 2 0x60
   66 2 0x60
   67 2 0x60
   69 2 0x60
   70 2 0x60
   71 2 0x60
   73 4 0x60
   41 4 0x60
   80 2 0x60
  >;
 };


 pinctrl_lpspi2: lpspi2grp {
  fsl,pins = <
   89 4 0x21
   90 0 0x06000040
   91 0 0x06000040
   92 0 0x06000040
  >;
 };


 pinctrl_lpuart0: lpuart0grp {
  fsl,pins = <
   111 0 0x06000020
   112 0 0x06000020
   105 2 0x06000020
   106 2 0x06000020
  >;
 };


 pinctrl_lpuart2: lpuart2grp {
  fsl,pins = <
   114 0 0x06000020
   113 0 0x06000020
  >;
 };


 pinctrl_lpuart3: lpuart3grp {
  fsl,pins = <
   109 2 0x06000020
   110 2 0x06000020
  >;
 };


 pinctrl_lpuart3_ctrl: lpuart3ctrlgrp {
  fsl,pins = <
   123 4 0x20
   86 4 0x20
   87 4 0x20
   149 4 0x20
   27 4 0x20
   148 4 0x20
  >;
 };


 pinctrl_pcieb: pciebgrp {
  fsl,pins = <
   1 4 0x04000061
   2 4 0x04000061
   0 4 0x60
  >;
 };


 pinctrl_pwm_a: pwmagrp {

  fsl,pins = <
   141 0 0x61
   96 3 0x60
  >;
 };


 pinctrl_pwm_b: pwmbgrp {
  fsl,pins = <
   77 1 0x60
  >;
 };


 pinctrl_pwm_c: pwmcgrp {
  fsl,pins = <
   78 1 0x60
  >;
 };


 pinctrl_pwm_d: pwmdgrp {

  fsl,pins = <
   140 0 0x61
   79 1 0x60
  >;
 };


 pinctrl_sai0: sai0grp {
  fsl,pins = <
   94 1 0x06000040
   97 1 0x06000040
   93 1 0x06000040
   95 1 0x06000040
  >;
 };


 pinctrl_sgtl5000: sgtl5000grp {
  fsl,pins = <

   153 4 0x41
  >;
 };


 pinctrl_sgtl5000_usb_clk: sgtl5000usbclkgrp {
  fsl,pins = <
   101 3 0x21
  >;
 };


 pinctrl_usb3503a: usb3503agrp {
  fsl,pins = <
   151 4 0x61
  >;
 };


 pinctrl_usbc_det: usbcdetgrp {
  fsl,pins = <
   51 4 0x06000040
  >;
 };


 pinctrl_usbh1_reg: usbh1reggrp {
  fsl,pins = <
   4 4 0x06000040
  >;
 };


 pinctrl_usdhc1: usdhc1grp {
  fsl,pins = <
   9 0 0x06000041
   10 0 0x21
   11 0 0x21
   12 0 0x21
   13 0 0x21
   14 0 0x21
   16 0 0x21
   17 0 0x21
   18 0 0x21
   19 0 0x21
   20 0 0x41
   21 0 0x21
  >;
 };

 pinctrl_usdhc1_100mhz: usdhc1-100mhzgrp {
  fsl,pins = <
   9 0 0x06000041
   10 0 0x21
   11 0 0x21
   12 0 0x21
   13 0 0x21
   14 0 0x21
   16 0 0x21
   17 0 0x21
   18 0 0x21
   19 0 0x21
   20 0 0x41
   21 0 0x21
  >;
 };

 pinctrl_usdhc1_200mhz: usdhc1-200mhzgrp {
  fsl,pins = <
   9 0 0x06000041
   10 0 0x21
   11 0 0x21
   12 0 0x21
   13 0 0x21
   14 0 0x21
   16 0 0x21
   17 0 0x21
   18 0 0x21
   19 0 0x21
   20 0 0x41
   21 0 0x21
  >;
 };


 pinctrl_usdhc2_gpio: usdhc2gpiogrp {
  fsl,pins = <
   156 4 0x06000021
  >;
 };

 pinctrl_usdhc2_gpio_sleep: usdhc2gpioslpgrp {
  fsl,pins = <
   156 4 0x60
  >;
 };


 pinctrl_usdhc2: usdhc2grp {
  fsl,pins = <
   30 0 0x06000041
   31 0 0x21
   32 0 0x21
   33 0 0x21
   34 0 0x21
   35 0 0x21
   24 0 0x21
  >;
 };

 pinctrl_usdhc2_100mhz: usdhc2-100mhzgrp {
  fsl,pins = <
   30 0 0x06000041
   31 0 0x21
   32 0 0x21
   33 0 0x21
   34 0 0x21
   35 0 0x21
   24 0 0x21
  >;
 };

 pinctrl_usdhc2_200mhz: usdhc2-200mhzgrp {
  fsl,pins = <
   30 0 0x06000041
   31 0 0x21
   32 0 0x21
   33 0 0x21
   34 0 0x21
   35 0 0x21
   24 0 0x21
  >;
 };

 pinctrl_usdhc2_sleep: usdhc2slpgrp {
  fsl,pins = <
   30 4 0x60
   31 4 0x60
   32 4 0x60
   33 4 0x60
   34 4 0x60
   35 4 0x60
   24 0 0x21
  >;
 };

 pinctrl_wifi: wifigrp {
  fsl,pins = <
   135 3 0x20
  >;
 };
};
# 9 "arch/arm64/boot/dts/freescale/imx8qxp-colibri-eval-v3.dts" 2
# 1 "arch/arm64/boot/dts/freescale/imx8qxp-colibri-eval-v3.dtsi" 1





# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 7 "arch/arm64/boot/dts/freescale/imx8qxp-colibri-eval-v3.dtsi" 2

/ {
 aliases {
  rtc0 = &rtc_i2c;
  rtc1 = &rtc;
 };

 gpio-keys {
  compatible = "gpio-keys";
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_gpiokeys>;

  wakeup {
   label = "Wake-Up";
   gpios = <&lsio_gpio3 10 0>;
   linux,code = <143>;
   debounce-interval = <10>;
   wakeup-source;
  };
 };
};

&adma_i2c1 {
 status = "okay";


 rtc_i2c: rtc@68 {
  compatible = "st,m41t0";
  reg = <0x68>;
 };
};


&adma_lpuart0 {
 status= "okay";
};


&adma_lpuart2 {
 status= "okay";
};


&adma_lpuart3 {
 status= "okay";
};


&fec1 {
 status = "okay";
};


&usdhc2 {
 status = "okay";
};
# 10 "arch/arm64/boot/dts/freescale/imx8qxp-colibri-eval-v3.dts" 2

/ {
 model = "Toradex Colibri iMX8QXP/DX on Colibri Evaluation Board V3";
 compatible = "toradex,colibri-imx8x-eval-v3",
       "toradex,colibri-imx8x", "fsl,imx8qxp";
};
