Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date             : Sun Aug  3 00:28:11 2025
| Host             : James running 64-bit major release  (build 9200)
| Command          : report_power -file MicroBlaze_wrapper_power_routed.rpt -pb MicroBlaze_wrapper_power_summary_routed.pb -rpx MicroBlaze_wrapper_power_routed.rpx
| Design           : MicroBlaze_wrapper
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.266        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 2.101        |
| Device Static (W)        | 0.166        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 58.9         |
| Junction Temperature (C) | 51.1         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.050 |        6 |       --- |             --- |
| Slice Logic             |     0.045 |    14565 |       --- |             --- |
|   LUT as Logic          |     0.040 |     8072 |     53200 |           15.17 |
|   CARRY4                |     0.004 |     1332 |     13300 |           10.02 |
|   Register              |     0.001 |     3867 |    106400 |            3.63 |
|   BUFG                  |    <0.001 |        1 |        32 |            3.13 |
|   Others                |     0.000 |      453 |       --- |             --- |
|   LUT as Shift Register |     0.000 |        2 |     17400 |            0.01 |
| Signals                 |     0.098 |    14628 |       --- |             --- |
| Block RAM               |     0.226 |       55 |       140 |           39.29 |
| MMCM                    |     0.123 |        1 |         4 |           25.00 |
| DSPs                    |     0.056 |       32 |       220 |           14.55 |
| PS7                     |     1.502 |        1 |       --- |             --- |
| Static Power            |     0.166 |          |           |                 |
| Total                   |     2.266 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.480 |       0.457 |      0.023 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.086 |       0.068 |      0.018 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.025 |       0.019 |      0.006 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.726 |       0.688 |      0.038 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.062 |       0.051 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.018 |       0.015 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                             |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | High       | User specified more than 95% of inputs                |                                                                                                                    |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                          |                                                                                                                    |
|                             |            |                                                       |                                                                                                                    |
| Overall confidence level    | Medium     |                                                       |                                                                                                                    |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+---------------------------------+---------------------------------------------------------------+-----------------+
| Clock                           | Domain                                                        | Constraint (ns) |
+---------------------------------+---------------------------------------------------------------+-----------------+
| clk_fpga_0                      | MicroBlaze_i/processing_system7_0/inst/FCLK_CLK0              |             5.0 |
| clk_fpga_0                      | MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |             5.0 |
| clk_out1_MicroBlaze_clk_wiz_0_0 | MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0   |            62.5 |
| clkfbout_MicroBlaze_clk_wiz_0_0 | MicroBlaze_i/clk_wiz_0/inst/clkfbout_MicroBlaze_clk_wiz_0_0   |             5.0 |
+---------------------------------+---------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| MicroBlaze_wrapper       |     2.101 |
|   MicroBlaze_i           |     2.101 |
|     MaximumFinder_0      |     0.003 |
|       inst               |     0.003 |
|     SineWaveGen_0        |     0.002 |
|       inst               |     0.002 |
|     SineWaveGen_1        |     0.002 |
|       inst               |     0.002 |
|     SineWaveGen_2        |     0.002 |
|       inst               |     0.002 |
|     WaveCaptureUnit_0    |     0.011 |
|       inst               |     0.011 |
|     Wrapper_XCorr_0      |     0.409 |
|       inst               |     0.409 |
|     axi_gpio_0           |     0.006 |
|       U0                 |     0.006 |
|     axi_gpio_1           |     0.006 |
|       U0                 |     0.006 |
|     axi_gpio_2           |     0.004 |
|       U0                 |     0.004 |
|     axi_gpio_3           |     0.006 |
|       U0                 |     0.006 |
|     axi_smc              |     0.020 |
|       inst               |     0.020 |
|     clk_wiz_0            |     0.124 |
|       inst               |     0.124 |
|     processing_system7_0 |     1.503 |
|       inst               |     1.503 |
+--------------------------+-----------+


