<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Analog USB1 480MHz PLL Control Register"><title>imxrt_ral::ccm_analog::PLL_USB1_CLR - Rust</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../../static.files/rustdoc-1a91846b.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="imxrt_ral" data-themes="" data-resource-suffix="" data-rustdoc-version="1.88.0 (6b00bc388 2025-06-23)" data-channel="1.88.0" data-search-js="search-f7877310.js" data-settings-js="settings-5514c975.js" ><script src="../../../static.files/storage-4e99c027.js"></script><script defer src="../sidebar-items.js"></script><script defer src="../../../static.files/main-7ef8a74a.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-893ab5e7.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-6580c154.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-044be391.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle" title="show sidebar"></button></nav><nav class="sidebar"><div class="sidebar-crate"><h2><a href="../../../imxrt_ral/index.html">imxrt_<wbr>ral</a><span class="version">0.6.0</span></h2></div><div class="sidebar-elems"><section id="rustdoc-toc"><h2 class="location"><a href="#">Module PLL_<wbr>USB1_<wbr>CLR</a></h2><h3><a href="#modules">Module Items</a></h3><ul class="block"><li><a href="#modules" title="Modules">Modules</a></li></ul></section><div id="rustdoc-modnav"><h2><a href="../index.html">In imxrt_<wbr>ral::<wbr>ccm_<wbr>analog</a></h2></div></div></nav><div class="sidebar-resizer"></div><main><div class="width-limiter"><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="main-heading"><div class="rustdoc-breadcrumbs"><a href="../../index.html">imxrt_ral</a>::<wbr><a href="../index.html">ccm_analog</a></div><h1>Module <span>PLL_USB1_CLR</span><button id="copy-path" title="Copy item path to clipboard">Copy item path</button></h1><rustdoc-toolbar></rustdoc-toolbar><span class="sub-heading"><a class="src" href="../../../src/imxrt_ral/blocks/imxrt1061/ccm_analog.rs.html#486">Source</a> </span></div><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>Analog USB1 480MHz PLL Control Register</p>
</div></details><h2 id="modules" class="section-header">Modules<a href="#modules" class="anchor">ยง</a></h2><dl class="item-table"><dt><a class="mod" href="BYPASS/index.html" title="mod imxrt_ral::ccm_analog::PLL_USB1_CLR::BYPASS">BYPASS</a></dt><dd>Bypass the PLL.</dd><dt><a class="mod" href="BYPASS_CLK_SRC/index.html" title="mod imxrt_ral::ccm_analog::PLL_USB1_CLR::BYPASS_CLK_SRC">BYPASS_<wbr>CLK_<wbr>SRC</a></dt><dd>Determines the bypass source.</dd><dt><a class="mod" href="DIV_SELECT/index.html" title="mod imxrt_ral::ccm_analog::PLL_USB1_CLR::DIV_SELECT">DIV_<wbr>SELECT</a></dt><dd>This field controls the PLL loop divider. 0 - Fout=Fref<em>20; 1 - Fout=Fref</em>22.</dd><dt><a class="mod" href="ENABLE/index.html" title="mod imxrt_ral::ccm_analog::PLL_USB1_CLR::ENABLE">ENABLE</a></dt><dd>Enable the PLL clock output.</dd><dt><a class="mod" href="EN_USB_CLKS/index.html" title="mod imxrt_ral::ccm_analog::PLL_USB1_CLR::EN_USB_CLKS">EN_<wbr>USB_<wbr>CLKS</a></dt><dd>Powers the 9-phase PLL outputs for USBPHYn</dd><dt><a class="mod" href="LOCK/index.html" title="mod imxrt_ral::ccm_analog::PLL_USB1_CLR::LOCK">LOCK</a></dt><dd>1 - PLL is currently locked. 0 - PLL is not currently locked.</dd><dt><a class="mod" href="POWER/index.html" title="mod imxrt_ral::ccm_analog::PLL_USB1_CLR::POWER">POWER</a></dt><dd>Powers up the PLL. This bit will be set automatically when USBPHY0 remote wakeup event happens.</dd></dl></section></div></main></body></html>