Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=D:/TH_SOC/LAB3/lab3_part1/ --output-directory=D:/TH_SOC/LAB3/lab3_part1/lab3part1/ --report-file=bsf:D:/TH_SOC/LAB3/lab3_part1/lab3part1.bsf --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE115F29C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=D:/TH_SOC/LAB3/lab3_part1/lab3part1.qsys
Progress: Loading lab3_part1/lab3part1.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_0
Progress: Adding led [led 1.0]
Progress: Parameterizing module led
Progress: Adding switch [switch 1.0]
Progress: Parameterizing module switch
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: lab3part1.led: led.conduit_end must be exported, or connected to a matching conduit.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=D:/TH_SOC/LAB3/lab3_part1/ --output-directory=D:/TH_SOC/LAB3/lab3_part1/lab3part1/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:D:/TH_SOC/LAB3/lab3_part1/lab3part1.sopcinfo --report-file=html:D:/TH_SOC/LAB3/lab3_part1/lab3part1.html --report-file=qip:D:/TH_SOC/LAB3/lab3_part1/lab3part1/synthesis/lab3part1.qip --report-file=cmp:D:/TH_SOC/LAB3/lab3_part1/lab3part1.cmp --report-file=svd --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE115F29C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=D:/TH_SOC/LAB3/lab3_part1/lab3part1.qsys --language=VERILOG
Progress: Loading lab3_part1/lab3part1.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_0
Progress: Adding led [led 1.0]
Progress: Parameterizing module led
Progress: Adding switch [switch 1.0]
Progress: Parameterizing module switch
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: lab3part1.led: led.conduit_end must be exported, or connected to a matching conduit.
Info: lab3part1: Generating lab3part1 "lab3part1" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 6 modules, 24 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 13 modules, 50 connections
Info: merlin_domain_transform: After transform: 26 modules, 127 connections
Info: merlin_router_transform: After transform: 33 modules, 153 connections
Info: reset_adaptation_transform: After transform: 35 modules, 132 connections
Info: merlin_network_to_switch_transform: After transform: 48 modules, 166 connections
Info: merlin_mm_transform: After transform: 48 modules, 166 connections
Info: merlin_interrupt_mapper_transform: After transform: 49 modules, 169 connections
Warning: lab3part1: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: lab3part1: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: lab3part1: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: lab3part1: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: lab3part1: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: lab3part1: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: lab3part1: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: lab3part1: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: lab3part1: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: lab3part1: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: lab3part1: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: lab3part1: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: lab3part1: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Info: nios2_qsys_0: Starting RTL generation for module 'lab3part1_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=lab3part1_nios2_qsys_0 --dir=C:/Users/thinh/AppData/Local/Temp/alt0100_273941025632923206.dir/0003_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/thinh/AppData/Local/Temp/alt0100_273941025632923206.dir/0003_nios2_qsys_0_gen//lab3part1_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: nios2_qsys_0: # 2025.01.12 07:21:43 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2025.01.12 07:21:43 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2025.01.12 07:21:44 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus
Info: nios2_qsys_0: # 2025.01.12 07:21:44 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2025.01.12 07:21:44 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_qsys_0: # 2025.01.12 07:21:44 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2025.01.12 07:21:44 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_qsys_0: # 2025.01.12 07:21:44 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2025.01.12 07:21:44 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2025.01.12 07:21:45 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2025.01.12 07:21:45 (*)   Creating plain-text RTL
Info: nios2_qsys_0: # 2025.01.12 07:21:46 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'lab3part1_nios2_qsys_0'
Info: nios2_qsys_0: "lab3part1" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: onchip_memory2_0: Starting RTL generation for module 'lab3part1_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=lab3part1_onchip_memory2_0 --dir=C:/Users/thinh/AppData/Local/Temp/alt0100_273941025632923206.dir/0004_onchip_memory2_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/thinh/AppData/Local/Temp/alt0100_273941025632923206.dir/0004_onchip_memory2_0_gen//lab3part1_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'lab3part1_onchip_memory2_0'
Info: onchip_memory2_0: "lab3part1" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: jtag_uart_0: Starting RTL generation for module 'lab3part1_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=lab3part1_jtag_uart_0 --dir=C:/Users/thinh/AppData/Local/Temp/alt0100_273941025632923206.dir/0005_jtag_uart_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/thinh/AppData/Local/Temp/alt0100_273941025632923206.dir/0005_jtag_uart_0_gen//lab3part1_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'lab3part1_jtag_uart_0'
Info: jtag_uart_0: "lab3part1" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: led: "lab3part1" instantiated led "led"
Info: switch: "lab3part1" instantiated switch "switch"
Info: nios2_qsys_0_instruction_master_translator: "lab3part1" instantiated altera_merlin_master_translator "nios2_qsys_0_instruction_master_translator"
Info: nios2_qsys_0_jtag_debug_module_translator: "lab3part1" instantiated altera_merlin_slave_translator "nios2_qsys_0_jtag_debug_module_translator"
Info: nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: "lab3part1" instantiated altera_merlin_master_agent "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: "lab3part1" instantiated altera_merlin_slave_agent "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "lab3part1" instantiated altera_avalon_sc_fifo "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "lab3part1" instantiated altera_merlin_router "addr_router"
Info: id_router: "lab3part1" instantiated altera_merlin_router "id_router"
Info: rst_controller: "lab3part1" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "lab3part1" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_mux: "lab3part1" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "lab3part1" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_mux: "lab3part1" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file D:/TH_SOC/LAB3/lab3_part1/lab3part1/synthesis/submodules/altera_merlin_arbitrator.sv
Info: irq_mapper: "lab3part1" instantiated altera_irq_mapper "irq_mapper"
Info: lab3part1: Done lab3part1" with 19 modules, 74 files, 3418125 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
