Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : mitchell_multiplier
Version: T-2022.03-SP5
Date   : Wed Jun  5 16:01:40 2024
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              11.00
  Critical Path Length:          0.50
  Critical Path Slack:          -0.50
  Critical Path Clk Period:      0.00
  Total Negative Slack:         -6.51
  No. of Violating Paths:       14.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                161
  Buf/Inv Cell Count:              43
  Buf Cell Count:                  11
  Inv Cell Count:                  32
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       161
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      158.004000
  Noncombinational Area:     0.000000
  Buf/Inv Area:             26.334000
  Total Buffer Area:             9.31
  Total Inverter Area:          17.02
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:               158.004000
  Design Area:             158.004000


  Design Rules
  -----------------------------------
  Total Number of Nets:           173
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: kamino.ceid.upatras.gr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.10
  Logic Optimization:                  1.58
  Mapping Optimization:                3.74
  -----------------------------------------
  Overall Compile Time:                7.24
  Overall Compile Wall Clock Time:     7.72

  --------------------------------------------------------------------

  Design  WNS: 0.50  TNS: 6.51  Number of Violating Paths: 14


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
