(---------------------------------------------------------------------)
(                                                                     )
(    Allegro Netrev Import Logic                                      )
(                                                                     )
(    Drawing          : XS6-9.brd                                     )
(    Software Version : 17.4S017                                      )
(    Date/Time        : Mon Jun 26 11:28:07 2023                      )
(                                                                     )
(---------------------------------------------------------------------)


------ Directives ------------

Ripup etch:                  No
Ripup delete first segment:  No
Ripup retain bondwire:       No
Ripup symbols:               Always
Missing symbol has error:    No
DRC update:                  Yes
Schematic directory:         'D:/Work/GitHub/PhotonDetector/Module_Design/2-FPGA/SCH/netlist'
Design Directory:            'D:/Work/GitHub/PhotonDetector/Module_Design/2-FPGA/PCB'
Old design name:             'D:/Work/GitHub/PhotonDetector/Module_Design/2-FPGA/PCB/XS6-9.brd'
New design name:             'D:/Work/GitHub/PhotonDetector/Module_Design/2-FPGA/PCB/XS6-9.brd'

CmdLine: netrev -$ -i D:/Work/GitHub/PhotonDetector/Module_Design/2-FPGA/SCH/netlist -y 1 -h -z -q netrev_constraint_report.xml D:/Work/GitHub/PhotonDetector/Module_Design/2-FPGA/PCB/#Taaaaak10988.tmp

------ Preparing to read pst files ------

Starting to read D:/Work/GitHub/PhotonDetector/Module_Design/2-FPGA/SCH/netlist/pstchip.dat 
   Finished reading D:/Work/GitHub/PhotonDetector/Module_Design/2-FPGA/SCH/netlist/pstchip.dat (00:00:00.03)
Starting to read D:/Work/GitHub/PhotonDetector/Module_Design/2-FPGA/SCH/netlist/pstxprt.dat 
   Finished reading D:/Work/GitHub/PhotonDetector/Module_Design/2-FPGA/SCH/netlist/pstxprt.dat (00:00:00.00)
Starting to read D:/Work/GitHub/PhotonDetector/Module_Design/2-FPGA/SCH/netlist/pstxnet.dat 
   Finished reading D:/Work/GitHub/PhotonDetector/Module_Design/2-FPGA/SCH/netlist/pstxnet.dat (00:00:00.00)

------ Oversights/Warnings/Errors ------


------ Library Paths ------
MODULEPATH =  . 
           C:/Cadence/Cadence_SPB_17.4-2019/share/local/pcb/modules 

PSMPATH =  . 
           symbols 
           .. 
           ../symbols 
           C:/Cadence/Cadence_SPB_17.4-2019/share/local/pcb/symbols 
           C:/Cadence/Cadence_SPB_17.4-2019/share/pcb/pcb_lib/symbols 
           C:/Cadence/Cadence_SPB_17.4-2019/share/pcb/allegrolib/symbols 
           D:/Privacy/FootprintLib/psm 
           D:/Privacy/FootprintLib/mechanical 
           D:/Privacy/FootprintLib/pad 
           D:/Work/GitHub/AllegroPCB/psm 
           D:/Privacy/FootprintLib/psm 

PADPATH =  . 
           symbols 
           .. 
           ../symbols 
           C:/Cadence/Cadence_SPB_17.4-2019/share/local/pcb/padstacks 
           C:/Cadence/Cadence_SPB_17.4-2019/share/pcb/pcb_lib/symbols 
           C:/Cadence/Cadence_SPB_17.4-2019/share/pcb/allegrolib/symbols 
           D:/Privacy/FootprintLib/pad 
           D:/Privacy/FootprintLib/via 
           D:/Privacy/FootprintLib/mechanical 
           D:/Work/GitHub/AllegroPCB/pad 
           D:/Privacy/FootprintLib/psm 


------ Summary Statistics ------


netrev run on Jun 26 11:28:07 2023
   DESIGN NAME : 'XS6'
   PACKAGING ON Apr 19 2021 16:22:31

   COMPILE 'logic'
   CHECK_PIN_NAMES OFF
   CROSS_REFERENCE OFF
   FEEDBACK OFF
   INCREMENTAL OFF
   INTERFACE_TYPE PHYSICAL
   MAX_ERRORS 500
   MERGE_MINIMUM 5
   NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'
   NET_NAME_LENGTH 24
   OVERSIGHTS ON
   REPLACE_CHECK OFF
   SINGLE_NODE_NETS ON
   SPLIT_MINIMUM 0
   SUPPRESS   20
   WARNINGS ON

 No error detected
 No oversight detected
 No warning detected

cpu time      0:01:04
elapsed time  0:00:00

