#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Nov 29 16:41:16 2024
# Process ID: 4632
# Current directory: C:/Users/air/Desktop/gitFPGA/FPGAproject/project/2_counter
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15340 C:\Users\air\Desktop\gitFPGA\FPGAproject\project\2_counter\2_counter.xpr
# Log file: C:/Users/air/Desktop/gitFPGA/FPGAproject/project/2_counter/vivado.log
# Journal file: C:/Users/air/Desktop/gitFPGA/FPGAproject/project/2_counter\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/air/Desktop/gitFPGA/FPGAproject/project/2_counter/2_counter.xpr
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top m_counter_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
launch_simulation
source m_counter_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
close_sim
launch_simulation
source m_counter_tb.tcl
close_sim
