Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Jun 28 15:34:27 2021
| Host         : LAPTOP-S28JR86F running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file IO_control_sets_placed.rpt
| Design       : IO
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    19 |
|    Minimum number of control sets                        |    19 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    10 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    19 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     6 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |    10 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              13 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |            1217 |          413 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             512 |          128 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+------------------------------------------------------------+--------------------------------------------------------+------------------+----------------+--------------+
|   Clock Signal  |                        Enable Signal                       |                    Set/Reset Signal                    | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------+------------------------------------------------------------+--------------------------------------------------------+------------------+----------------+--------------+
|  GCLK_IBUF_BUFG | sha256d/sha1/message_block_counter/the_count[6]_i_1_n_0    |                                                        |                3 |              7 |         2.33 |
|  GCLK_IBUF_BUFG | sha256d/sha1/hash_round_counter/the_count[6]_i_1__0_n_0    |                                                        |                4 |              7 |         1.75 |
|  GCLK_IBUF_BUFG | sha256d/sha1/w_counter/the_count[6]_i_1__1_n_0             |                                                        |                4 |              7 |         1.75 |
|  GCLK_IBUF_BUFG | sha256d/sha1/message_block[510]_i_1_n_0                    |                                                        |                3 |              7 |         2.33 |
|  GCLK_IBUF_BUFG | sha256d/sha2/hash_round_counter/the_count[6]_i_1__3_n_0    |                                                        |                3 |              7 |         2.33 |
|  GCLK_IBUF_BUFG | sha256d/sha2/w_counter/the_count[6]_i_1__4_n_0             |                                                        |                6 |              7 |         1.17 |
|  GCLK_IBUF_BUFG | sha256d/sha2/done2                                         |                                                        |                2 |              8 |         4.00 |
|  GCLK_IBUF_BUFG |                                                            |                                                        |                8 |             13 |         1.62 |
|  GCLK_IBUF_BUFG | sha256d/sha2/message_block_counter/the_count[6]_i_1__2_n_0 |                                                        |                5 |             15 |         3.00 |
|  GCLK_IBUF_BUFG | sha256d/sha2/T2[31]_i_1__0_n_0                             |                                                        |               16 |             64 |         4.00 |
|  GCLK_IBUF_BUFG | sha256d/sha1/T2[31]_i_1_n_0                                |                                                        |               16 |             64 |         4.00 |
|  GCLK_IBUF_BUFG | sha256d/sha1/hash_round_counter/currentstate_reg[0]_rep__0 |                                                        |               55 |            220 |         4.00 |
|  GCLK_IBUF_BUFG | sha256d/sha2/hash_round_counter/currentstate_reg[0]        |                                                        |               55 |            220 |         4.00 |
|  GCLK_IBUF_BUFG | sha256d/sha1/E[0]                                          |                                                        |               69 |            256 |         3.71 |
|  GCLK_IBUF_BUFG | sha256d/sha1/words[1][31]_i_1_n_0                          |                                                        |               59 |            256 |         4.34 |
|  GCLK_IBUF_BUFG | sha256d/sha2/hv[1][0]_i_2__0_n_0                           | sha256d/sha2/message_block_counter/currentstate_reg[1] |               64 |            256 |         4.00 |
|  GCLK_IBUF_BUFG | sha256d/sha2/message_block[511]_i_1_n_0                    |                                                        |              163 |            256 |         1.57 |
|  GCLK_IBUF_BUFG | sha256d/sha2/words[1][31]_i_1__0_n_0                       |                                                        |               60 |            256 |         4.27 |
|  GCLK_IBUF_BUFG | sha256d/sha1/hv[1][0]_i_2_n_0                              | sha256d/sha1/message_block_counter/currentstate_reg[1] |               64 |            256 |         4.00 |
+-----------------+------------------------------------------------------------+--------------------------------------------------------+------------------+----------------+--------------+


