FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-or-later */
/*
 * altera-exprt.h
 *
 * altera FPGA driver
 *
 * Copyright (C) Altera Corporation 1998-2001
/* bench 3007.0.0 57dd61190e6b */
/* bench 3007.0.1 583d244a28eb */
/* bench 3007.0.2 f6d959563bc9 */
/* bench 3007.0.3 b8643fcea09b */
/* bench 3007.0.4 e68f3aa46f11 */
/* bench 11389.3.0 c7793dad170c */
/* bench 11389.3.1 c811666cea96 */
/* bench 11389.3.2 26c592dc5619 */
/* bench 11389.3.3 5a482358d9a2 */
/* bench 11389.3.4 7b7e5dfb0f68 */
/* bench 11389.3.5 1f479ab2aac2 */
/* bench 11389.3.6 7f8b3d7fd4d1 */
/* bench 11389.3.7 612b89c5ac95 */
/* bench 11389.3.8 0147ae0e0d3b */
/* bench 11389.3.9 956bdc632f70 */
/* bench 11389.3.10 e0554ed80c72 */
/* bench 11389.3.11 852219d662c6 */
/* bench 11389.3.12 d06fd99b7b84 */
/* bench 11389.3.13 0ff86a1fdb92 */
/* bench 11389.3.14 e594add7ffca */
/* bench 3007.0.5 fd5d9758a6e0 */
/* bench 3007.0.6 d42f29b779bf */
/* bench 3007.0.7 42bc22f1fc09 */
/* bench 6009.1.0 a1c228ed43a4 */
/* bench 6009.1.1 b8a408dee3ca */
/* bench 6009.1.2 f353c598eb1b */
/* bench 6009.1.3 38ac39251271 */
/* bench 6009.1.4 beed3930a952 */
/* bench 6009.1.5 a6e070fa7f44 */
/* bench 6009.1.6 f47b6e000d1c */
/* bench 6009.1.7 32e2f15c6bdb */
/* bench 6009.1.8 746aaef602bf */

#ifndef ALTERA_EXPRT_H
#define ALTERA_EXPRT_H


u32 altera_shrink(u8 *in, u32 in_length, u8 *out, u32 out_length, s32 version);
int netup_jtag_io_lpt(void *device, int tms, int tdi, int read_tdo);

#endif /* ALTERA_EXPRT_H */
