// Seed: 2587852960
module module_0 (
    input tri0 id_0,
    output tri1 id_1,
    input tri id_2,
    input uwire id_3,
    input tri1 id_4,
    output tri0 id_5,
    input wire id_6,
    input wire id_7
    , id_15,
    output tri0 id_8,
    output supply1 id_9,
    input tri0 id_10,
    input supply0 id_11,
    input supply1 id_12,
    output wor id_13
);
  assign id_1 = id_10;
endmodule
module module_0 (
    output supply0 id_0,
    output tri0 id_1,
    output wire id_2,
    output tri1 id_3,
    output wand id_4,
    output uwire id_5,
    input tri0 id_6,
    input wor id_7,
    input wire id_8,
    output wire module_1,
    input wire id_10,
    output tri0 id_11,
    output wor id_12,
    input tri0 id_13,
    input supply1 id_14,
    output wor id_15,
    input supply1 id_16,
    input wand id_17,
    output supply1 id_18,
    input wire id_19,
    input wor id_20,
    input supply0 id_21,
    input supply0 id_22,
    output supply1 id_23,
    output supply1 id_24,
    input wire id_25
    , id_27
);
  uwire id_28;
  assign id_18 = id_28;
  assign id_3  = id_27;
  wire id_29;
  module_0 modCall_1 (
      id_7,
      id_28,
      id_16,
      id_13,
      id_8,
      id_18,
      id_13,
      id_20,
      id_4,
      id_27,
      id_16,
      id_6,
      id_25,
      id_11
  );
  assign modCall_1.id_4 = 0;
endmodule
