#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 6;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_00000136eb006500 .scope package, "$unit" "$unit" 2 1;
 .timescale -6 -6;
S_00000136eb006690 .scope module, "ALU" "ALU" 3 1;
 .timescale -6 -6;
    .port_info 0 /INPUT 32 "inp_src0";
    .port_info 1 /INPUT 32 "inp_src1";
    .port_info 2 /INPUT 4 "operation_select";
    .port_info 3 /INPUT 1 "inp_carry";
    .port_info 4 /OUTPUT 32 "out_alu";
    .port_info 5 /OUTPUT 1 "carry_out_flag";
    .port_info 6 /OUTPUT 1 "overflow_flag";
    .port_info 7 /OUTPUT 1 "negative_flag";
    .port_info 8 /OUTPUT 1 "zero_flag";
P_00000136eb1cda70 .param/l "W" 0 3 1, +C4<00000000000000000000000000100000>;
v00000136eb1d4aa0_0 .var "carry_out_flag", 0 0;
o00000136eb1eb078 .functor BUFZ 1, C4<z>; HiZ drive
v00000136eb1d4b40_0 .net "inp_carry", 0 0, o00000136eb1eb078;  0 drivers
o00000136eb1eb0a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000136eb1d4be0_0 .net "inp_src0", 31 0, o00000136eb1eb0a8;  0 drivers
v00000136eb1d4c80_0 .var "inp_src0_1complement", 31 0;
v00000136eb1d4d20_0 .var "inp_src0_2complement", 31 0;
o00000136eb1eb138 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000136eb1d4dc0_0 .net "inp_src1", 31 0, o00000136eb1eb138;  0 drivers
v00000136eb1d4e60_0 .var "inp_src1_1complement", 31 0;
v00000136eb1d4f00_0 .var "inp_src1_2complement", 31 0;
v00000136eb1d4fa0_0 .var "negative_flag", 0 0;
o00000136eb1eb1f8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v00000136eb1d5040_0 .net "operation_select", 3 0, o00000136eb1eb1f8;  0 drivers
v00000136eb23b450_0 .var "out_alu", 31 0;
v00000136eb23b090_0 .var "overflow_flag", 0 0;
v00000136eb23b950_0 .var "zero_flag", 0 0;
E_00000136eb1cdd30/0 .event anyedge, v00000136eb1d4be0_0, v00000136eb1d4dc0_0, v00000136eb1d5040_0, v00000136eb23b450_0;
E_00000136eb1cdd30/1 .event anyedge, v00000136eb1d4f00_0, v00000136eb1d4d20_0, v00000136eb1d4b40_0;
E_00000136eb1cdd30 .event/or E_00000136eb1cdd30/0, E_00000136eb1cdd30/1;
S_00000136eb1d2610 .scope function.vec4.s1, "out_alu_is_negative" "out_alu_is_negative" 3 26, 3 26 0, S_00000136eb006690;
 .timescale -6 -6;
v00000136eb006df0_0 .var "alu_result", 31 0;
; Variable out_alu_is_negative is vec4 return value of scope S_00000136eb1d2610
TD_ALU.out_alu_is_negative ;
    %load/vec4 v00000136eb006df0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %ret/vec4 0, 0, 1;  Assign to out_alu_is_negative (store_vec4_to_lval)
    %end;
S_00000136eb1d47d0 .scope function.vec4.s1, "out_alu_is_zero" "out_alu_is_zero" 3 21, 3 21 0, S_00000136eb006690;
 .timescale -6 -6;
v00000136eb1d4960_0 .var "alu_result", 31 0;
; Variable out_alu_is_zero is vec4 return value of scope S_00000136eb1d47d0
TD_ALU.out_alu_is_zero ;
    %load/vec4 v00000136eb1d4960_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %ret/vec4 0, 0, 1;  Assign to out_alu_is_zero (store_vec4_to_lval)
    %end;
    .scope S_00000136eb006690;
T_2 ;
    %wait E_00000136eb1cdd30;
    %load/vec4 v00000136eb1d4be0_0;
    %inv;
    %store/vec4 v00000136eb1d4c80_0, 0, 32;
    %load/vec4 v00000136eb1d4dc0_0;
    %inv;
    %store/vec4 v00000136eb1d4e60_0, 0, 32;
    %load/vec4 v00000136eb1d4be0_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v00000136eb1d4d20_0, 0, 32;
    %load/vec4 v00000136eb1d4dc0_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v00000136eb1d4f00_0, 0, 32;
    %load/vec4 v00000136eb1d5040_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %jmp T_2.12;
T_2.0 ;
    %load/vec4 v00000136eb1d4be0_0;
    %load/vec4 v00000136eb1d4dc0_0;
    %and;
    %store/vec4 v00000136eb23b450_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000136eb1d4aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000136eb23b090_0, 0, 1;
    %load/vec4 v00000136eb23b450_0;
    %store/vec4 v00000136eb1d4960_0, 0, 32;
    %callf/vec4 TD_ALU.out_alu_is_zero, S_00000136eb1d47d0;
    %store/vec4 v00000136eb23b950_0, 0, 1;
    %load/vec4 v00000136eb23b450_0;
    %store/vec4 v00000136eb006df0_0, 0, 32;
    %callf/vec4 TD_ALU.out_alu_is_negative, S_00000136eb1d2610;
    %store/vec4 v00000136eb1d4fa0_0, 0, 1;
    %jmp T_2.12;
T_2.1 ;
    %load/vec4 v00000136eb1d4be0_0;
    %load/vec4 v00000136eb1d4dc0_0;
    %xor;
    %store/vec4 v00000136eb23b450_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000136eb1d4aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000136eb23b090_0, 0, 1;
    %load/vec4 v00000136eb23b450_0;
    %store/vec4 v00000136eb1d4960_0, 0, 32;
    %callf/vec4 TD_ALU.out_alu_is_zero, S_00000136eb1d47d0;
    %store/vec4 v00000136eb23b950_0, 0, 1;
    %load/vec4 v00000136eb23b450_0;
    %store/vec4 v00000136eb006df0_0, 0, 32;
    %callf/vec4 TD_ALU.out_alu_is_negative, S_00000136eb1d2610;
    %store/vec4 v00000136eb1d4fa0_0, 0, 1;
    %jmp T_2.12;
T_2.2 ;
    %load/vec4 v00000136eb1d4be0_0;
    %pad/u 33;
    %load/vec4 v00000136eb1d4f00_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v00000136eb23b450_0, 0, 32;
    %store/vec4 v00000136eb1d4aa0_0, 0, 1;
    %load/vec4 v00000136eb1d4dc0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000136eb1d4be0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %jmp/0 T_2.13, 4;
    %load/vec4 v00000136eb1d4be0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000136eb23b450_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.13;
    %store/vec4 v00000136eb23b090_0, 0, 1;
    %load/vec4 v00000136eb23b450_0;
    %store/vec4 v00000136eb1d4960_0, 0, 32;
    %callf/vec4 TD_ALU.out_alu_is_zero, S_00000136eb1d47d0;
    %store/vec4 v00000136eb23b950_0, 0, 1;
    %load/vec4 v00000136eb23b450_0;
    %store/vec4 v00000136eb006df0_0, 0, 32;
    %callf/vec4 TD_ALU.out_alu_is_negative, S_00000136eb1d2610;
    %store/vec4 v00000136eb1d4fa0_0, 0, 1;
    %jmp T_2.12;
T_2.3 ;
    %load/vec4 v00000136eb1d4d20_0;
    %pad/u 33;
    %load/vec4 v00000136eb1d4dc0_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v00000136eb23b450_0, 0, 32;
    %store/vec4 v00000136eb1d4aa0_0, 0, 1;
    %load/vec4 v00000136eb1d4dc0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000136eb1d4be0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %jmp/0 T_2.14, 4;
    %load/vec4 v00000136eb1d4dc0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000136eb23b450_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.14;
    %store/vec4 v00000136eb23b090_0, 0, 1;
    %load/vec4 v00000136eb23b450_0;
    %store/vec4 v00000136eb1d4960_0, 0, 32;
    %callf/vec4 TD_ALU.out_alu_is_zero, S_00000136eb1d47d0;
    %store/vec4 v00000136eb23b950_0, 0, 1;
    %load/vec4 v00000136eb23b450_0;
    %store/vec4 v00000136eb006df0_0, 0, 32;
    %callf/vec4 TD_ALU.out_alu_is_negative, S_00000136eb1d2610;
    %store/vec4 v00000136eb1d4fa0_0, 0, 1;
    %jmp T_2.12;
T_2.4 ;
    %load/vec4 v00000136eb1d4be0_0;
    %pad/u 33;
    %load/vec4 v00000136eb1d4dc0_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v00000136eb23b450_0, 0, 32;
    %store/vec4 v00000136eb1d4aa0_0, 0, 1;
    %load/vec4 v00000136eb1d4dc0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000136eb1d4be0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_2.15, 4;
    %load/vec4 v00000136eb1d4be0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000136eb23b450_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.15;
    %store/vec4 v00000136eb23b090_0, 0, 1;
    %load/vec4 v00000136eb23b450_0;
    %store/vec4 v00000136eb1d4960_0, 0, 32;
    %callf/vec4 TD_ALU.out_alu_is_zero, S_00000136eb1d47d0;
    %store/vec4 v00000136eb23b950_0, 0, 1;
    %load/vec4 v00000136eb23b450_0;
    %store/vec4 v00000136eb006df0_0, 0, 32;
    %callf/vec4 TD_ALU.out_alu_is_negative, S_00000136eb1d2610;
    %store/vec4 v00000136eb1d4fa0_0, 0, 1;
    %jmp T_2.12;
T_2.5 ;
    %load/vec4 v00000136eb1d4be0_0;
    %pad/u 33;
    %load/vec4 v00000136eb1d4dc0_0;
    %pad/u 33;
    %add;
    %load/vec4 v00000136eb1d4b40_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v00000136eb23b450_0, 0, 32;
    %store/vec4 v00000136eb1d4aa0_0, 0, 1;
    %load/vec4 v00000136eb1d4dc0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000136eb1d4be0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_2.16, 4;
    %load/vec4 v00000136eb1d4be0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000136eb23b450_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.16;
    %store/vec4 v00000136eb23b090_0, 0, 1;
    %load/vec4 v00000136eb23b450_0;
    %store/vec4 v00000136eb1d4960_0, 0, 32;
    %callf/vec4 TD_ALU.out_alu_is_zero, S_00000136eb1d47d0;
    %store/vec4 v00000136eb23b950_0, 0, 1;
    %load/vec4 v00000136eb23b450_0;
    %store/vec4 v00000136eb006df0_0, 0, 32;
    %callf/vec4 TD_ALU.out_alu_is_negative, S_00000136eb1d2610;
    %store/vec4 v00000136eb1d4fa0_0, 0, 1;
    %jmp T_2.12;
T_2.6 ;
    %load/vec4 v00000136eb1d4be0_0;
    %pad/u 33;
    %load/vec4 v00000136eb1d4f00_0;
    %pad/u 33;
    %add;
    %load/vec4 v00000136eb1d4b40_0;
    %pad/u 33;
    %add;
    %subi 1, 0, 33;
    %split/vec4 32;
    %store/vec4 v00000136eb23b450_0, 0, 32;
    %store/vec4 v00000136eb1d4aa0_0, 0, 1;
    %load/vec4 v00000136eb1d4dc0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000136eb1d4be0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %jmp/0 T_2.17, 4;
    %load/vec4 v00000136eb1d4be0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000136eb23b450_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.17;
    %store/vec4 v00000136eb23b090_0, 0, 1;
    %load/vec4 v00000136eb23b450_0;
    %store/vec4 v00000136eb1d4960_0, 0, 32;
    %callf/vec4 TD_ALU.out_alu_is_zero, S_00000136eb1d47d0;
    %store/vec4 v00000136eb23b950_0, 0, 1;
    %load/vec4 v00000136eb23b450_0;
    %store/vec4 v00000136eb006df0_0, 0, 32;
    %callf/vec4 TD_ALU.out_alu_is_negative, S_00000136eb1d2610;
    %store/vec4 v00000136eb1d4fa0_0, 0, 1;
    %jmp T_2.12;
T_2.7 ;
    %load/vec4 v00000136eb1d4d20_0;
    %pad/u 33;
    %load/vec4 v00000136eb1d4dc0_0;
    %pad/u 33;
    %add;
    %load/vec4 v00000136eb1d4b40_0;
    %pad/u 33;
    %add;
    %subi 1, 0, 33;
    %split/vec4 32;
    %store/vec4 v00000136eb23b450_0, 0, 32;
    %store/vec4 v00000136eb1d4aa0_0, 0, 1;
    %load/vec4 v00000136eb1d4dc0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000136eb1d4be0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %jmp/0 T_2.18, 4;
    %load/vec4 v00000136eb1d4dc0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000136eb23b450_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.18;
    %store/vec4 v00000136eb23b090_0, 0, 1;
    %load/vec4 v00000136eb23b450_0;
    %store/vec4 v00000136eb1d4960_0, 0, 32;
    %callf/vec4 TD_ALU.out_alu_is_zero, S_00000136eb1d47d0;
    %store/vec4 v00000136eb23b950_0, 0, 1;
    %load/vec4 v00000136eb23b450_0;
    %store/vec4 v00000136eb006df0_0, 0, 32;
    %callf/vec4 TD_ALU.out_alu_is_negative, S_00000136eb1d2610;
    %store/vec4 v00000136eb1d4fa0_0, 0, 1;
    %jmp T_2.12;
T_2.8 ;
    %load/vec4 v00000136eb1d4be0_0;
    %load/vec4 v00000136eb1d4dc0_0;
    %or;
    %store/vec4 v00000136eb23b450_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000136eb1d4aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000136eb23b090_0, 0, 1;
    %load/vec4 v00000136eb23b450_0;
    %store/vec4 v00000136eb1d4960_0, 0, 32;
    %callf/vec4 TD_ALU.out_alu_is_zero, S_00000136eb1d47d0;
    %store/vec4 v00000136eb23b950_0, 0, 1;
    %load/vec4 v00000136eb23b450_0;
    %store/vec4 v00000136eb006df0_0, 0, 32;
    %callf/vec4 TD_ALU.out_alu_is_negative, S_00000136eb1d2610;
    %store/vec4 v00000136eb1d4fa0_0, 0, 1;
    %jmp T_2.12;
T_2.9 ;
    %load/vec4 v00000136eb1d4dc0_0;
    %store/vec4 v00000136eb23b450_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000136eb1d4aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000136eb23b090_0, 0, 1;
    %load/vec4 v00000136eb23b450_0;
    %store/vec4 v00000136eb1d4960_0, 0, 32;
    %callf/vec4 TD_ALU.out_alu_is_zero, S_00000136eb1d47d0;
    %store/vec4 v00000136eb23b950_0, 0, 1;
    %load/vec4 v00000136eb23b450_0;
    %store/vec4 v00000136eb006df0_0, 0, 32;
    %callf/vec4 TD_ALU.out_alu_is_negative, S_00000136eb1d2610;
    %store/vec4 v00000136eb1d4fa0_0, 0, 1;
    %jmp T_2.12;
T_2.10 ;
    %load/vec4 v00000136eb1d4be0_0;
    %load/vec4 v00000136eb1d4dc0_0;
    %inv;
    %and;
    %store/vec4 v00000136eb23b450_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000136eb1d4aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000136eb23b090_0, 0, 1;
    %load/vec4 v00000136eb23b450_0;
    %store/vec4 v00000136eb1d4960_0, 0, 32;
    %callf/vec4 TD_ALU.out_alu_is_zero, S_00000136eb1d47d0;
    %store/vec4 v00000136eb23b950_0, 0, 1;
    %load/vec4 v00000136eb23b450_0;
    %store/vec4 v00000136eb006df0_0, 0, 32;
    %callf/vec4 TD_ALU.out_alu_is_negative, S_00000136eb1d2610;
    %store/vec4 v00000136eb1d4fa0_0, 0, 1;
    %jmp T_2.12;
T_2.11 ;
    %load/vec4 v00000136eb1d4dc0_0;
    %inv;
    %store/vec4 v00000136eb23b450_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000136eb1d4aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000136eb23b090_0, 0, 1;
    %load/vec4 v00000136eb23b450_0;
    %store/vec4 v00000136eb1d4960_0, 0, 32;
    %callf/vec4 TD_ALU.out_alu_is_zero, S_00000136eb1d47d0;
    %store/vec4 v00000136eb23b950_0, 0, 1;
    %load/vec4 v00000136eb23b450_0;
    %store/vec4 v00000136eb006df0_0, 0, 32;
    %callf/vec4 TD_ALU.out_alu_is_negative, S_00000136eb1d2610;
    %store/vec4 v00000136eb1d4fa0_0, 0, 1;
    %jmp T_2.12;
T_2.12 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "-";
    "C:/Users/Legion/Desktop/Quartus/EE446-LABORATORY/Computer-Architecture-Verilog/Laboratory_Work_1_Warming_Up_for_Computer_Design/AluTest/tests/../hdl/ALU.v";
