0.6
2019.2
Nov  6 2019
21:57:16
F:/vivado_project/lab/lab2/regfile/regfile.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
F:/vivado_project/lab/lab2/source_code/regfile.v,1740236526,verilog,,F:/vivado_project/lab/lab2/source_code/rf_tb.v,,regfile,,,,,,,,
F:/vivado_project/lab/lab2/source_code/rf_tb.v,1740236527,verilog,,,,tb_top,,,,,,,,
