

================================================================
== Vitis HLS Report for 'fp2mul503_mont_64_65_Pipeline_VITIS_LOOP_169_1160'
================================================================
* Date:           Tue May 20 14:35:22 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.774 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       19|       19|  0.190 us|  0.190 us|   17|   17|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_169_1  |       17|       17|         3|          1|          1|    16|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    568|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     45|    -|
|Register         |        -|    -|     213|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     213|    613|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln169_fu_98_p2       |         +|   0|  0|  13|           5|           1|
    |sub_ln170_fu_192_p2      |         -|   0|  0|  71|          64|          64|
    |sub_ln95_fu_152_p2       |         -|   0|  0|  71|           1|          64|
    |tempReg_fu_119_p2        |         -|   0|  0|  71|          64|          64|
    |and_ln170_fu_176_p2      |       and|   0|  0|   2|           1|           1|
    |icmp_ln169_fu_92_p2      |      icmp|   0|  0|  14|           5|           6|
    |borrowReg_fu_182_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln105_18_fu_133_p2    |        or|   0|  0|  64|          64|          64|
    |or_ln95_fu_157_p2        |        or|   0|  0|  64|          64|          64|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln105_154_fu_125_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_155_fu_129_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_156_fu_139_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln170_fu_170_p2      |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 568|         463|         525|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    5|         10|
    |borrow_reg_72            |   9|          2|    1|          2|
    |i_200_fu_38              |   9|          2|    5|         10|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   13|         26|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |borrow_reg_72                     |   1|   0|    1|          0|
    |i_200_fu_38                       |   5|   0|    5|          0|
    |icmp_ln169_reg_205                |   1|   0|    1|          0|
    |icmp_ln169_reg_205_pp0_iter1_reg  |   1|   0|    1|          0|
    |tempReg_reg_232                   |  64|   0|   64|          0|
    |tt1_load_reg_226                  |  64|   0|   64|          0|
    |tt2_addr_reg_209                  |   4|   0|    4|          0|
    |tt2_addr_reg_209_pp0_iter1_reg    |   4|   0|    4|          0|
    |tt2_load_reg_220                  |  64|   0|   64|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 213|   0|  213|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+---------------------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |                   Source Object                   |    C Type    |
+--------------+-----+-----+------------+---------------------------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  fp2mul503_mont.64.65_Pipeline_VITIS_LOOP_169_1160|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  fp2mul503_mont.64.65_Pipeline_VITIS_LOOP_169_1160|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  fp2mul503_mont.64.65_Pipeline_VITIS_LOOP_169_1160|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  fp2mul503_mont.64.65_Pipeline_VITIS_LOOP_169_1160|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  fp2mul503_mont.64.65_Pipeline_VITIS_LOOP_169_1160|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  fp2mul503_mont.64.65_Pipeline_VITIS_LOOP_169_1160|  return value|
|tt2_address0  |  out|    4|   ap_memory|                                                tt2|         array|
|tt2_ce0       |  out|    1|   ap_memory|                                                tt2|         array|
|tt2_we0       |  out|    1|   ap_memory|                                                tt2|         array|
|tt2_d0        |  out|   64|   ap_memory|                                                tt2|         array|
|tt2_address1  |  out|    4|   ap_memory|                                                tt2|         array|
|tt2_ce1       |  out|    1|   ap_memory|                                                tt2|         array|
|tt2_q1        |   in|   64|   ap_memory|                                                tt2|         array|
|tt1_address0  |  out|    4|   ap_memory|                                                tt1|         array|
|tt1_ce0       |  out|    1|   ap_memory|                                                tt1|         array|
|tt1_q0        |   in|   64|   ap_memory|                                                tt1|         array|
+--------------+-----+-----+------------+---------------------------------------------------+--------------+

