CoT/modules/adder3.v:9: error: Unknown module type: full_adder
CoT/modules/adder3.v:10: error: Unknown module type: full_adder
CoT/modules/adder3.v:11: error: Unknown module type: full_adder
4 error(s) during elaboration.
*** These modules were missing:
        full_adder referenced 3 times.
***
Module file path: CoT/modules/adder3.v
Testbench file path: hdlbits_testbenches/Adder3_0_tb.v
Error during compilation: Command '['iverilog', '-o', 'CoT/simulations/adder3_sim', 'CoT/modules/adder3.v', 'hdlbits_testbenches/Adder3_0_tb.v']' returned non-zero exit status 4.
