
MCU_Assignment.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005124  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a8  08005230  08005230  00015230  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080052d8  080052d8  000200b4  2**0
                  CONTENTS
  4 .ARM          00000000  080052d8  080052d8  000200b4  2**0
                  CONTENTS
  5 .preinit_array 00000000  080052d8  080052d8  000200b4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080052d8  080052d8  000152d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080052dc  080052dc  000152dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000b4  20000000  080052e0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000026c  200000b4  08005394  000200b4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000320  08005394  00020320  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200b4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017e40  00000000  00000000  000200dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002f2f  00000000  00000000  00037f1d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000da0  00000000  00000000  0003ae50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000c60  00000000  00000000  0003bbf0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000198fb  00000000  00000000  0003c850  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001274c  00000000  00000000  0005614b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008b49e  00000000  00000000  00068897  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000f3d35  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003a28  00000000  00000000  000f3d88  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200000b4 	.word	0x200000b4
 8000128:	00000000 	.word	0x00000000
 800012c:	08005218 	.word	0x08005218

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200000b8 	.word	0x200000b8
 8000148:	08005218 	.word	0x08005218

0800014c <fsm_automatic_run>:
 *      Author: olkmphy
 */

#include "fsm_automatic.h"

void fsm_automatic_run(){
 800014c:	b580      	push	{r7, lr}
 800014e:	b08e      	sub	sp, #56	; 0x38
 8000150:	af00      	add	r7, sp, #0
	char str[50];
	switch(status){
 8000152:	4b91      	ldr	r3, [pc, #580]	; (8000398 <fsm_automatic_run+0x24c>)
 8000154:	681b      	ldr	r3, [r3, #0]
 8000156:	3b01      	subs	r3, #1
 8000158:	2b17      	cmp	r3, #23
 800015a:	f200 81fb 	bhi.w	8000554 <fsm_automatic_run+0x408>
 800015e:	a201      	add	r2, pc, #4	; (adr r2, 8000164 <fsm_automatic_run+0x18>)
 8000160:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000164:	080001c5 	.word	0x080001c5
 8000168:	08000555 	.word	0x08000555
 800016c:	08000555 	.word	0x08000555
 8000170:	08000555 	.word	0x08000555
 8000174:	08000555 	.word	0x08000555
 8000178:	08000555 	.word	0x08000555
 800017c:	08000555 	.word	0x08000555
 8000180:	08000555 	.word	0x08000555
 8000184:	08000555 	.word	0x08000555
 8000188:	08000555 	.word	0x08000555
 800018c:	08000555 	.word	0x08000555
 8000190:	08000555 	.word	0x08000555
 8000194:	08000555 	.word	0x08000555
 8000198:	08000555 	.word	0x08000555
 800019c:	08000555 	.word	0x08000555
 80001a0:	08000555 	.word	0x08000555
 80001a4:	08000555 	.word	0x08000555
 80001a8:	08000555 	.word	0x08000555
 80001ac:	08000555 	.word	0x08000555
 80001b0:	08000555 	.word	0x08000555
 80001b4:	08000209 	.word	0x08000209
 80001b8:	080002c3 	.word	0x080002c3
 80001bc:	080003c9 	.word	0x080003c9
 80001c0:	08000481 	.word	0x08000481
	case INIT:
		//TODO
		timerTraffic1 = durationRED / 1000;
 80001c4:	4b75      	ldr	r3, [pc, #468]	; (800039c <fsm_automatic_run+0x250>)
 80001c6:	681b      	ldr	r3, [r3, #0]
 80001c8:	4a75      	ldr	r2, [pc, #468]	; (80003a0 <fsm_automatic_run+0x254>)
 80001ca:	fb82 1203 	smull	r1, r2, r2, r3
 80001ce:	1192      	asrs	r2, r2, #6
 80001d0:	17db      	asrs	r3, r3, #31
 80001d2:	1ad3      	subs	r3, r2, r3
 80001d4:	4a73      	ldr	r2, [pc, #460]	; (80003a4 <fsm_automatic_run+0x258>)
 80001d6:	6013      	str	r3, [r2, #0]
		timerTraffic2 = durationGREEN / 1000;
 80001d8:	4b73      	ldr	r3, [pc, #460]	; (80003a8 <fsm_automatic_run+0x25c>)
 80001da:	681b      	ldr	r3, [r3, #0]
 80001dc:	4a70      	ldr	r2, [pc, #448]	; (80003a0 <fsm_automatic_run+0x254>)
 80001de:	fb82 1203 	smull	r1, r2, r2, r3
 80001e2:	1192      	asrs	r2, r2, #6
 80001e4:	17db      	asrs	r3, r3, #31
 80001e6:	1ad3      	subs	r3, r2, r3
 80001e8:	4a70      	ldr	r2, [pc, #448]	; (80003ac <fsm_automatic_run+0x260>)
 80001ea:	6013      	str	r3, [r2, #0]
		status = RED_GREEN;
 80001ec:	4b6a      	ldr	r3, [pc, #424]	; (8000398 <fsm_automatic_run+0x24c>)
 80001ee:	2215      	movs	r2, #21
 80001f0:	601a      	str	r2, [r3, #0]
		setTimer(0, durationGREEN);
 80001f2:	4b6d      	ldr	r3, [pc, #436]	; (80003a8 <fsm_automatic_run+0x25c>)
 80001f4:	681b      	ldr	r3, [r3, #0]
 80001f6:	4619      	mov	r1, r3
 80001f8:	2000      	movs	r0, #0
 80001fa:	f001 fc1b 	bl	8001a34 <setTimer>
		setTimerSecond(1000);
 80001fe:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000202:	f001 fbfb 	bl	80019fc <setTimerSecond>
		break;
 8000206:	e1ae      	b.n	8000566 <fsm_automatic_run+0x41a>
	case RED_GREEN:
		//TODO
		Traffic_setColor(1, OFF_LED);
 8000208:	2105      	movs	r1, #5
 800020a:	2001      	movs	r0, #1
 800020c:	f000 fe50 	bl	8000eb0 <Traffic_setColor>
		Traffic_setColor(2, OFF_LED);
 8000210:	2105      	movs	r1, #5
 8000212:	2002      	movs	r0, #2
 8000214:	f000 fe4c 	bl	8000eb0 <Traffic_setColor>
		Traffic_setColor(1, AUTO_RED);
 8000218:	2102      	movs	r1, #2
 800021a:	2001      	movs	r0, #1
 800021c:	f000 fe48 	bl	8000eb0 <Traffic_setColor>
		Traffic_setColor(2, AUTO_GREEN);
 8000220:	2103      	movs	r1, #3
 8000222:	2002      	movs	r0, #2
 8000224:	f000 fe44 	bl	8000eb0 <Traffic_setColor>
		if (timerSecond == 1){
 8000228:	4b61      	ldr	r3, [pc, #388]	; (80003b0 <fsm_automatic_run+0x264>)
 800022a:	681b      	ldr	r3, [r3, #0]
 800022c:	2b01      	cmp	r3, #1
 800022e:	d139      	bne.n	80002a4 <fsm_automatic_run+0x158>
			HAL_UART_Transmit(&huart2, (void *)str, sprintf(str, "\r\n!7SEG1: %d#\r\n",timerTraffic1), 500);
 8000230:	4b5c      	ldr	r3, [pc, #368]	; (80003a4 <fsm_automatic_run+0x258>)
 8000232:	681a      	ldr	r2, [r3, #0]
 8000234:	1d3b      	adds	r3, r7, #4
 8000236:	495f      	ldr	r1, [pc, #380]	; (80003b4 <fsm_automatic_run+0x268>)
 8000238:	4618      	mov	r0, r3
 800023a:	f004 fbb3 	bl	80049a4 <siprintf>
 800023e:	4603      	mov	r3, r0
 8000240:	b29a      	uxth	r2, r3
 8000242:	1d39      	adds	r1, r7, #4
 8000244:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000248:	485b      	ldr	r0, [pc, #364]	; (80003b8 <fsm_automatic_run+0x26c>)
 800024a:	f003 fda5 	bl	8003d98 <HAL_UART_Transmit>
			HAL_UART_Transmit(&huart2, (void *)str, sprintf(str, "\r\n!7SEG2: %d#\r\n\n\n",timerTraffic2), 500);
 800024e:	4b57      	ldr	r3, [pc, #348]	; (80003ac <fsm_automatic_run+0x260>)
 8000250:	681a      	ldr	r2, [r3, #0]
 8000252:	1d3b      	adds	r3, r7, #4
 8000254:	4959      	ldr	r1, [pc, #356]	; (80003bc <fsm_automatic_run+0x270>)
 8000256:	4618      	mov	r0, r3
 8000258:	f004 fba4 	bl	80049a4 <siprintf>
 800025c:	4603      	mov	r3, r0
 800025e:	b29a      	uxth	r2, r3
 8000260:	1d39      	adds	r1, r7, #4
 8000262:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000266:	4854      	ldr	r0, [pc, #336]	; (80003b8 <fsm_automatic_run+0x26c>)
 8000268:	f003 fd96 	bl	8003d98 <HAL_UART_Transmit>
			setTimerSecond(1000);
 800026c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000270:	f001 fbc4 	bl	80019fc <setTimerSecond>
			timerTraffic1--;
 8000274:	4b4b      	ldr	r3, [pc, #300]	; (80003a4 <fsm_automatic_run+0x258>)
 8000276:	681b      	ldr	r3, [r3, #0]
 8000278:	3b01      	subs	r3, #1
 800027a:	4a4a      	ldr	r2, [pc, #296]	; (80003a4 <fsm_automatic_run+0x258>)
 800027c:	6013      	str	r3, [r2, #0]
			timerTraffic2--;
 800027e:	4b4b      	ldr	r3, [pc, #300]	; (80003ac <fsm_automatic_run+0x260>)
 8000280:	681b      	ldr	r3, [r3, #0]
 8000282:	3b01      	subs	r3, #1
 8000284:	4a49      	ldr	r2, [pc, #292]	; (80003ac <fsm_automatic_run+0x260>)
 8000286:	6013      	str	r3, [r2, #0]
			if (timerTraffic2 <= 0) timerTraffic2 = durationYELLOW / 1000;
 8000288:	4b48      	ldr	r3, [pc, #288]	; (80003ac <fsm_automatic_run+0x260>)
 800028a:	681b      	ldr	r3, [r3, #0]
 800028c:	2b00      	cmp	r3, #0
 800028e:	dc09      	bgt.n	80002a4 <fsm_automatic_run+0x158>
 8000290:	4b4b      	ldr	r3, [pc, #300]	; (80003c0 <fsm_automatic_run+0x274>)
 8000292:	681b      	ldr	r3, [r3, #0]
 8000294:	4a42      	ldr	r2, [pc, #264]	; (80003a0 <fsm_automatic_run+0x254>)
 8000296:	fb82 1203 	smull	r1, r2, r2, r3
 800029a:	1192      	asrs	r2, r2, #6
 800029c:	17db      	asrs	r3, r3, #31
 800029e:	1ad3      	subs	r3, r2, r3
 80002a0:	4a42      	ldr	r2, [pc, #264]	; (80003ac <fsm_automatic_run+0x260>)
 80002a2:	6013      	str	r3, [r2, #0]
		}
		// State update
		if (timerFlag[0] == 1){
 80002a4:	4b47      	ldr	r3, [pc, #284]	; (80003c4 <fsm_automatic_run+0x278>)
 80002a6:	681b      	ldr	r3, [r3, #0]
 80002a8:	2b01      	cmp	r3, #1
 80002aa:	f040 8155 	bne.w	8000558 <fsm_automatic_run+0x40c>
			setTimer(0, durationYELLOW);
 80002ae:	4b44      	ldr	r3, [pc, #272]	; (80003c0 <fsm_automatic_run+0x274>)
 80002b0:	681b      	ldr	r3, [r3, #0]
 80002b2:	4619      	mov	r1, r3
 80002b4:	2000      	movs	r0, #0
 80002b6:	f001 fbbd 	bl	8001a34 <setTimer>
			status = RED_YELLOW;
 80002ba:	4b37      	ldr	r3, [pc, #220]	; (8000398 <fsm_automatic_run+0x24c>)
 80002bc:	2216      	movs	r2, #22
 80002be:	601a      	str	r2, [r3, #0]
		}
		break;
 80002c0:	e14a      	b.n	8000558 <fsm_automatic_run+0x40c>
	case RED_YELLOW:
		//TODO
		Traffic_setColor(1, OFF_LED);
 80002c2:	2105      	movs	r1, #5
 80002c4:	2001      	movs	r0, #1
 80002c6:	f000 fdf3 	bl	8000eb0 <Traffic_setColor>
		Traffic_setColor(2, OFF_LED);
 80002ca:	2105      	movs	r1, #5
 80002cc:	2002      	movs	r0, #2
 80002ce:	f000 fdef 	bl	8000eb0 <Traffic_setColor>
		Traffic_setColor(1, AUTO_RED);
 80002d2:	2102      	movs	r1, #2
 80002d4:	2001      	movs	r0, #1
 80002d6:	f000 fdeb 	bl	8000eb0 <Traffic_setColor>
		Traffic_setColor(2, AUTO_YELLOW);
 80002da:	2104      	movs	r1, #4
 80002dc:	2002      	movs	r0, #2
 80002de:	f000 fde7 	bl	8000eb0 <Traffic_setColor>
		if (timerSecond == 1){
 80002e2:	4b33      	ldr	r3, [pc, #204]	; (80003b0 <fsm_automatic_run+0x264>)
 80002e4:	681b      	ldr	r3, [r3, #0]
 80002e6:	2b01      	cmp	r3, #1
 80002e8:	d147      	bne.n	800037a <fsm_automatic_run+0x22e>
			HAL_UART_Transmit(&huart2, (void *)str, sprintf(str, "\r\n!7SEG1: %d#\r\n",timerTraffic1), 500);
 80002ea:	4b2e      	ldr	r3, [pc, #184]	; (80003a4 <fsm_automatic_run+0x258>)
 80002ec:	681a      	ldr	r2, [r3, #0]
 80002ee:	1d3b      	adds	r3, r7, #4
 80002f0:	4930      	ldr	r1, [pc, #192]	; (80003b4 <fsm_automatic_run+0x268>)
 80002f2:	4618      	mov	r0, r3
 80002f4:	f004 fb56 	bl	80049a4 <siprintf>
 80002f8:	4603      	mov	r3, r0
 80002fa:	b29a      	uxth	r2, r3
 80002fc:	1d39      	adds	r1, r7, #4
 80002fe:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000302:	482d      	ldr	r0, [pc, #180]	; (80003b8 <fsm_automatic_run+0x26c>)
 8000304:	f003 fd48 	bl	8003d98 <HAL_UART_Transmit>
			HAL_UART_Transmit(&huart2, (void *)str, sprintf(str, "\r\n!7SEG2: %d#\r\n\n\n",timerTraffic2), 500);
 8000308:	4b28      	ldr	r3, [pc, #160]	; (80003ac <fsm_automatic_run+0x260>)
 800030a:	681a      	ldr	r2, [r3, #0]
 800030c:	1d3b      	adds	r3, r7, #4
 800030e:	492b      	ldr	r1, [pc, #172]	; (80003bc <fsm_automatic_run+0x270>)
 8000310:	4618      	mov	r0, r3
 8000312:	f004 fb47 	bl	80049a4 <siprintf>
 8000316:	4603      	mov	r3, r0
 8000318:	b29a      	uxth	r2, r3
 800031a:	1d39      	adds	r1, r7, #4
 800031c:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000320:	4825      	ldr	r0, [pc, #148]	; (80003b8 <fsm_automatic_run+0x26c>)
 8000322:	f003 fd39 	bl	8003d98 <HAL_UART_Transmit>
			setTimerSecond(1000);
 8000326:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800032a:	f001 fb67 	bl	80019fc <setTimerSecond>
			timerTraffic1--;
 800032e:	4b1d      	ldr	r3, [pc, #116]	; (80003a4 <fsm_automatic_run+0x258>)
 8000330:	681b      	ldr	r3, [r3, #0]
 8000332:	3b01      	subs	r3, #1
 8000334:	4a1b      	ldr	r2, [pc, #108]	; (80003a4 <fsm_automatic_run+0x258>)
 8000336:	6013      	str	r3, [r2, #0]
			if (timerTraffic1 <= 0) timerTraffic1 = durationGREEN / 1000;
 8000338:	4b1a      	ldr	r3, [pc, #104]	; (80003a4 <fsm_automatic_run+0x258>)
 800033a:	681b      	ldr	r3, [r3, #0]
 800033c:	2b00      	cmp	r3, #0
 800033e:	dc09      	bgt.n	8000354 <fsm_automatic_run+0x208>
 8000340:	4b19      	ldr	r3, [pc, #100]	; (80003a8 <fsm_automatic_run+0x25c>)
 8000342:	681b      	ldr	r3, [r3, #0]
 8000344:	4a16      	ldr	r2, [pc, #88]	; (80003a0 <fsm_automatic_run+0x254>)
 8000346:	fb82 1203 	smull	r1, r2, r2, r3
 800034a:	1192      	asrs	r2, r2, #6
 800034c:	17db      	asrs	r3, r3, #31
 800034e:	1ad3      	subs	r3, r2, r3
 8000350:	4a14      	ldr	r2, [pc, #80]	; (80003a4 <fsm_automatic_run+0x258>)
 8000352:	6013      	str	r3, [r2, #0]
			timerTraffic2--;
 8000354:	4b15      	ldr	r3, [pc, #84]	; (80003ac <fsm_automatic_run+0x260>)
 8000356:	681b      	ldr	r3, [r3, #0]
 8000358:	3b01      	subs	r3, #1
 800035a:	4a14      	ldr	r2, [pc, #80]	; (80003ac <fsm_automatic_run+0x260>)
 800035c:	6013      	str	r3, [r2, #0]
			if (timerTraffic2 <= 0) timerTraffic2 = durationRED / 1000;
 800035e:	4b13      	ldr	r3, [pc, #76]	; (80003ac <fsm_automatic_run+0x260>)
 8000360:	681b      	ldr	r3, [r3, #0]
 8000362:	2b00      	cmp	r3, #0
 8000364:	dc09      	bgt.n	800037a <fsm_automatic_run+0x22e>
 8000366:	4b0d      	ldr	r3, [pc, #52]	; (800039c <fsm_automatic_run+0x250>)
 8000368:	681b      	ldr	r3, [r3, #0]
 800036a:	4a0d      	ldr	r2, [pc, #52]	; (80003a0 <fsm_automatic_run+0x254>)
 800036c:	fb82 1203 	smull	r1, r2, r2, r3
 8000370:	1192      	asrs	r2, r2, #6
 8000372:	17db      	asrs	r3, r3, #31
 8000374:	1ad3      	subs	r3, r2, r3
 8000376:	4a0d      	ldr	r2, [pc, #52]	; (80003ac <fsm_automatic_run+0x260>)
 8000378:	6013      	str	r3, [r2, #0]
		}
		// State update
		if(timerFlag[0] == 1){
 800037a:	4b12      	ldr	r3, [pc, #72]	; (80003c4 <fsm_automatic_run+0x278>)
 800037c:	681b      	ldr	r3, [r3, #0]
 800037e:	2b01      	cmp	r3, #1
 8000380:	f040 80ec 	bne.w	800055c <fsm_automatic_run+0x410>
			setTimer(0, durationGREEN);
 8000384:	4b08      	ldr	r3, [pc, #32]	; (80003a8 <fsm_automatic_run+0x25c>)
 8000386:	681b      	ldr	r3, [r3, #0]
 8000388:	4619      	mov	r1, r3
 800038a:	2000      	movs	r0, #0
 800038c:	f001 fb52 	bl	8001a34 <setTimer>
			status = GREEN_RED;
 8000390:	4b01      	ldr	r3, [pc, #4]	; (8000398 <fsm_automatic_run+0x24c>)
 8000392:	2217      	movs	r2, #23
 8000394:	601a      	str	r2, [r3, #0]
		}
		break;
 8000396:	e0e1      	b.n	800055c <fsm_automatic_run+0x410>
 8000398:	20000018 	.word	0x20000018
 800039c:	2000001c 	.word	0x2000001c
 80003a0:	10624dd3 	.word	0x10624dd3
 80003a4:	200000d8 	.word	0x200000d8
 80003a8:	20000024 	.word	0x20000024
 80003ac:	200000dc 	.word	0x200000dc
 80003b0:	200001e4 	.word	0x200001e4
 80003b4:	08005230 	.word	0x08005230
 80003b8:	200002c4 	.word	0x200002c4
 80003bc:	08005240 	.word	0x08005240
 80003c0:	20000020 	.word	0x20000020
 80003c4:	200001ec 	.word	0x200001ec
	case GREEN_RED:
		Traffic_setColor(1, OFF_LED);
 80003c8:	2105      	movs	r1, #5
 80003ca:	2001      	movs	r0, #1
 80003cc:	f000 fd70 	bl	8000eb0 <Traffic_setColor>
		Traffic_setColor(2, OFF_LED);
 80003d0:	2105      	movs	r1, #5
 80003d2:	2002      	movs	r0, #2
 80003d4:	f000 fd6c 	bl	8000eb0 <Traffic_setColor>
		Traffic_setColor(1, AUTO_GREEN);
 80003d8:	2103      	movs	r1, #3
 80003da:	2001      	movs	r0, #1
 80003dc:	f000 fd68 	bl	8000eb0 <Traffic_setColor>
		Traffic_setColor(2, AUTO_RED);
 80003e0:	2102      	movs	r1, #2
 80003e2:	2002      	movs	r0, #2
 80003e4:	f000 fd64 	bl	8000eb0 <Traffic_setColor>
		if (timerSecond == 1){
 80003e8:	4b98      	ldr	r3, [pc, #608]	; (800064c <fsm_automatic_run+0x500>)
 80003ea:	681b      	ldr	r3, [r3, #0]
 80003ec:	2b01      	cmp	r3, #1
 80003ee:	d139      	bne.n	8000464 <fsm_automatic_run+0x318>
			HAL_UART_Transmit(&huart2, (void *)str, sprintf(str, "\r\n!7SEG1: %d#\r\n",timerTraffic1), 500);
 80003f0:	4b97      	ldr	r3, [pc, #604]	; (8000650 <fsm_automatic_run+0x504>)
 80003f2:	681a      	ldr	r2, [r3, #0]
 80003f4:	1d3b      	adds	r3, r7, #4
 80003f6:	4997      	ldr	r1, [pc, #604]	; (8000654 <fsm_automatic_run+0x508>)
 80003f8:	4618      	mov	r0, r3
 80003fa:	f004 fad3 	bl	80049a4 <siprintf>
 80003fe:	4603      	mov	r3, r0
 8000400:	b29a      	uxth	r2, r3
 8000402:	1d39      	adds	r1, r7, #4
 8000404:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000408:	4893      	ldr	r0, [pc, #588]	; (8000658 <fsm_automatic_run+0x50c>)
 800040a:	f003 fcc5 	bl	8003d98 <HAL_UART_Transmit>
			HAL_UART_Transmit(&huart2, (void *)str, sprintf(str, "\r\n!7SEG2: %d#\r\n\n\n",timerTraffic2), 500);
 800040e:	4b93      	ldr	r3, [pc, #588]	; (800065c <fsm_automatic_run+0x510>)
 8000410:	681a      	ldr	r2, [r3, #0]
 8000412:	1d3b      	adds	r3, r7, #4
 8000414:	4992      	ldr	r1, [pc, #584]	; (8000660 <fsm_automatic_run+0x514>)
 8000416:	4618      	mov	r0, r3
 8000418:	f004 fac4 	bl	80049a4 <siprintf>
 800041c:	4603      	mov	r3, r0
 800041e:	b29a      	uxth	r2, r3
 8000420:	1d39      	adds	r1, r7, #4
 8000422:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000426:	488c      	ldr	r0, [pc, #560]	; (8000658 <fsm_automatic_run+0x50c>)
 8000428:	f003 fcb6 	bl	8003d98 <HAL_UART_Transmit>
			setTimerSecond(1000);
 800042c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000430:	f001 fae4 	bl	80019fc <setTimerSecond>
			timerTraffic1--;
 8000434:	4b86      	ldr	r3, [pc, #536]	; (8000650 <fsm_automatic_run+0x504>)
 8000436:	681b      	ldr	r3, [r3, #0]
 8000438:	3b01      	subs	r3, #1
 800043a:	4a85      	ldr	r2, [pc, #532]	; (8000650 <fsm_automatic_run+0x504>)
 800043c:	6013      	str	r3, [r2, #0]
			if (timerTraffic1 <= 0) timerTraffic1 = durationYELLOW / 1000;
 800043e:	4b84      	ldr	r3, [pc, #528]	; (8000650 <fsm_automatic_run+0x504>)
 8000440:	681b      	ldr	r3, [r3, #0]
 8000442:	2b00      	cmp	r3, #0
 8000444:	dc09      	bgt.n	800045a <fsm_automatic_run+0x30e>
 8000446:	4b87      	ldr	r3, [pc, #540]	; (8000664 <fsm_automatic_run+0x518>)
 8000448:	681b      	ldr	r3, [r3, #0]
 800044a:	4a87      	ldr	r2, [pc, #540]	; (8000668 <fsm_automatic_run+0x51c>)
 800044c:	fb82 1203 	smull	r1, r2, r2, r3
 8000450:	1192      	asrs	r2, r2, #6
 8000452:	17db      	asrs	r3, r3, #31
 8000454:	1ad3      	subs	r3, r2, r3
 8000456:	4a7e      	ldr	r2, [pc, #504]	; (8000650 <fsm_automatic_run+0x504>)
 8000458:	6013      	str	r3, [r2, #0]
			timerTraffic2--;
 800045a:	4b80      	ldr	r3, [pc, #512]	; (800065c <fsm_automatic_run+0x510>)
 800045c:	681b      	ldr	r3, [r3, #0]
 800045e:	3b01      	subs	r3, #1
 8000460:	4a7e      	ldr	r2, [pc, #504]	; (800065c <fsm_automatic_run+0x510>)
 8000462:	6013      	str	r3, [r2, #0]
		}
		// State update
		if(timerFlag[0] == 1){
 8000464:	4b81      	ldr	r3, [pc, #516]	; (800066c <fsm_automatic_run+0x520>)
 8000466:	681b      	ldr	r3, [r3, #0]
 8000468:	2b01      	cmp	r3, #1
 800046a:	d179      	bne.n	8000560 <fsm_automatic_run+0x414>
			setTimer(0, durationYELLOW);
 800046c:	4b7d      	ldr	r3, [pc, #500]	; (8000664 <fsm_automatic_run+0x518>)
 800046e:	681b      	ldr	r3, [r3, #0]
 8000470:	4619      	mov	r1, r3
 8000472:	2000      	movs	r0, #0
 8000474:	f001 fade 	bl	8001a34 <setTimer>
			status = YELLOW_RED;
 8000478:	4b7d      	ldr	r3, [pc, #500]	; (8000670 <fsm_automatic_run+0x524>)
 800047a:	2218      	movs	r2, #24
 800047c:	601a      	str	r2, [r3, #0]
		}
		break;
 800047e:	e06f      	b.n	8000560 <fsm_automatic_run+0x414>
	case YELLOW_RED:
		Traffic_setColor(1, OFF_LED);
 8000480:	2105      	movs	r1, #5
 8000482:	2001      	movs	r0, #1
 8000484:	f000 fd14 	bl	8000eb0 <Traffic_setColor>
		Traffic_setColor(2, OFF_LED);
 8000488:	2105      	movs	r1, #5
 800048a:	2002      	movs	r0, #2
 800048c:	f000 fd10 	bl	8000eb0 <Traffic_setColor>
		Traffic_setColor(1, AUTO_YELLOW);
 8000490:	2104      	movs	r1, #4
 8000492:	2001      	movs	r0, #1
 8000494:	f000 fd0c 	bl	8000eb0 <Traffic_setColor>
		Traffic_setColor(2, AUTO_RED);
 8000498:	2102      	movs	r1, #2
 800049a:	2002      	movs	r0, #2
 800049c:	f000 fd08 	bl	8000eb0 <Traffic_setColor>
		if (timerSecond == 1){
 80004a0:	4b6a      	ldr	r3, [pc, #424]	; (800064c <fsm_automatic_run+0x500>)
 80004a2:	681b      	ldr	r3, [r3, #0]
 80004a4:	2b01      	cmp	r3, #1
 80004a6:	d147      	bne.n	8000538 <fsm_automatic_run+0x3ec>
			HAL_UART_Transmit(&huart2, (void *)str, sprintf(str, "\r\n!7SEG1: %d#\r\n",timerTraffic1), 500);
 80004a8:	4b69      	ldr	r3, [pc, #420]	; (8000650 <fsm_automatic_run+0x504>)
 80004aa:	681a      	ldr	r2, [r3, #0]
 80004ac:	1d3b      	adds	r3, r7, #4
 80004ae:	4969      	ldr	r1, [pc, #420]	; (8000654 <fsm_automatic_run+0x508>)
 80004b0:	4618      	mov	r0, r3
 80004b2:	f004 fa77 	bl	80049a4 <siprintf>
 80004b6:	4603      	mov	r3, r0
 80004b8:	b29a      	uxth	r2, r3
 80004ba:	1d39      	adds	r1, r7, #4
 80004bc:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80004c0:	4865      	ldr	r0, [pc, #404]	; (8000658 <fsm_automatic_run+0x50c>)
 80004c2:	f003 fc69 	bl	8003d98 <HAL_UART_Transmit>
			HAL_UART_Transmit(&huart2, (void *)str, sprintf(str, "\r\n!7SEG2: %d#\r\n\n\n",timerTraffic2), 500);
 80004c6:	4b65      	ldr	r3, [pc, #404]	; (800065c <fsm_automatic_run+0x510>)
 80004c8:	681a      	ldr	r2, [r3, #0]
 80004ca:	1d3b      	adds	r3, r7, #4
 80004cc:	4964      	ldr	r1, [pc, #400]	; (8000660 <fsm_automatic_run+0x514>)
 80004ce:	4618      	mov	r0, r3
 80004d0:	f004 fa68 	bl	80049a4 <siprintf>
 80004d4:	4603      	mov	r3, r0
 80004d6:	b29a      	uxth	r2, r3
 80004d8:	1d39      	adds	r1, r7, #4
 80004da:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80004de:	485e      	ldr	r0, [pc, #376]	; (8000658 <fsm_automatic_run+0x50c>)
 80004e0:	f003 fc5a 	bl	8003d98 <HAL_UART_Transmit>
			setTimerSecond(1000);
 80004e4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80004e8:	f001 fa88 	bl	80019fc <setTimerSecond>
			timerTraffic1--;
 80004ec:	4b58      	ldr	r3, [pc, #352]	; (8000650 <fsm_automatic_run+0x504>)
 80004ee:	681b      	ldr	r3, [r3, #0]
 80004f0:	3b01      	subs	r3, #1
 80004f2:	4a57      	ldr	r2, [pc, #348]	; (8000650 <fsm_automatic_run+0x504>)
 80004f4:	6013      	str	r3, [r2, #0]
			if (timerTraffic1 <= 0) timerTraffic1 = durationRED / 1000;
 80004f6:	4b56      	ldr	r3, [pc, #344]	; (8000650 <fsm_automatic_run+0x504>)
 80004f8:	681b      	ldr	r3, [r3, #0]
 80004fa:	2b00      	cmp	r3, #0
 80004fc:	dc09      	bgt.n	8000512 <fsm_automatic_run+0x3c6>
 80004fe:	4b5d      	ldr	r3, [pc, #372]	; (8000674 <fsm_automatic_run+0x528>)
 8000500:	681b      	ldr	r3, [r3, #0]
 8000502:	4a59      	ldr	r2, [pc, #356]	; (8000668 <fsm_automatic_run+0x51c>)
 8000504:	fb82 1203 	smull	r1, r2, r2, r3
 8000508:	1192      	asrs	r2, r2, #6
 800050a:	17db      	asrs	r3, r3, #31
 800050c:	1ad3      	subs	r3, r2, r3
 800050e:	4a50      	ldr	r2, [pc, #320]	; (8000650 <fsm_automatic_run+0x504>)
 8000510:	6013      	str	r3, [r2, #0]
			timerTraffic2--;
 8000512:	4b52      	ldr	r3, [pc, #328]	; (800065c <fsm_automatic_run+0x510>)
 8000514:	681b      	ldr	r3, [r3, #0]
 8000516:	3b01      	subs	r3, #1
 8000518:	4a50      	ldr	r2, [pc, #320]	; (800065c <fsm_automatic_run+0x510>)
 800051a:	6013      	str	r3, [r2, #0]
			if (timerTraffic2 <= 0) timerTraffic2 = durationGREEN / 1000;
 800051c:	4b4f      	ldr	r3, [pc, #316]	; (800065c <fsm_automatic_run+0x510>)
 800051e:	681b      	ldr	r3, [r3, #0]
 8000520:	2b00      	cmp	r3, #0
 8000522:	dc09      	bgt.n	8000538 <fsm_automatic_run+0x3ec>
 8000524:	4b54      	ldr	r3, [pc, #336]	; (8000678 <fsm_automatic_run+0x52c>)
 8000526:	681b      	ldr	r3, [r3, #0]
 8000528:	4a4f      	ldr	r2, [pc, #316]	; (8000668 <fsm_automatic_run+0x51c>)
 800052a:	fb82 1203 	smull	r1, r2, r2, r3
 800052e:	1192      	asrs	r2, r2, #6
 8000530:	17db      	asrs	r3, r3, #31
 8000532:	1ad3      	subs	r3, r2, r3
 8000534:	4a49      	ldr	r2, [pc, #292]	; (800065c <fsm_automatic_run+0x510>)
 8000536:	6013      	str	r3, [r2, #0]
		}
		// State update
		if (timerFlag[0] == 1){
 8000538:	4b4c      	ldr	r3, [pc, #304]	; (800066c <fsm_automatic_run+0x520>)
 800053a:	681b      	ldr	r3, [r3, #0]
 800053c:	2b01      	cmp	r3, #1
 800053e:	d111      	bne.n	8000564 <fsm_automatic_run+0x418>
			setTimer(0, durationGREEN);
 8000540:	4b4d      	ldr	r3, [pc, #308]	; (8000678 <fsm_automatic_run+0x52c>)
 8000542:	681b      	ldr	r3, [r3, #0]
 8000544:	4619      	mov	r1, r3
 8000546:	2000      	movs	r0, #0
 8000548:	f001 fa74 	bl	8001a34 <setTimer>
			status = RED_GREEN;
 800054c:	4b48      	ldr	r3, [pc, #288]	; (8000670 <fsm_automatic_run+0x524>)
 800054e:	2215      	movs	r2, #21
 8000550:	601a      	str	r2, [r3, #0]
		}
		break;
 8000552:	e007      	b.n	8000564 <fsm_automatic_run+0x418>
	default:
		break;
 8000554:	bf00      	nop
 8000556:	e006      	b.n	8000566 <fsm_automatic_run+0x41a>
		break;
 8000558:	bf00      	nop
 800055a:	e004      	b.n	8000566 <fsm_automatic_run+0x41a>
		break;
 800055c:	bf00      	nop
 800055e:	e002      	b.n	8000566 <fsm_automatic_run+0x41a>
		break;
 8000560:	bf00      	nop
 8000562:	e000      	b.n	8000566 <fsm_automatic_run+0x41a>
		break;
 8000564:	bf00      	nop
	}
	// MODE BUTTON
	if(isButtonPressed(1) == 1){
 8000566:	2001      	movs	r0, #1
 8000568:	f000 fe0a 	bl	8001180 <isButtonPressed>
 800056c:	4603      	mov	r3, r0
 800056e:	2b01      	cmp	r3, #1
 8000570:	d151      	bne.n	8000616 <fsm_automatic_run+0x4ca>
		if(status == RED_GREEN || status == RED_YELLOW || status == GREEN_RED || status == YELLOW_RED){
 8000572:	4b3f      	ldr	r3, [pc, #252]	; (8000670 <fsm_automatic_run+0x524>)
 8000574:	681b      	ldr	r3, [r3, #0]
 8000576:	2b15      	cmp	r3, #21
 8000578:	d00b      	beq.n	8000592 <fsm_automatic_run+0x446>
 800057a:	4b3d      	ldr	r3, [pc, #244]	; (8000670 <fsm_automatic_run+0x524>)
 800057c:	681b      	ldr	r3, [r3, #0]
 800057e:	2b16      	cmp	r3, #22
 8000580:	d007      	beq.n	8000592 <fsm_automatic_run+0x446>
 8000582:	4b3b      	ldr	r3, [pc, #236]	; (8000670 <fsm_automatic_run+0x524>)
 8000584:	681b      	ldr	r3, [r3, #0]
 8000586:	2b17      	cmp	r3, #23
 8000588:	d003      	beq.n	8000592 <fsm_automatic_run+0x446>
 800058a:	4b39      	ldr	r3, [pc, #228]	; (8000670 <fsm_automatic_run+0x524>)
 800058c:	681b      	ldr	r3, [r3, #0]
 800058e:	2b18      	cmp	r3, #24
 8000590:	d13d      	bne.n	800060e <fsm_automatic_run+0x4c2>
			status = MOD_RED;
 8000592:	4b37      	ldr	r3, [pc, #220]	; (8000670 <fsm_automatic_run+0x524>)
 8000594:	220b      	movs	r2, #11
 8000596:	601a      	str	r2, [r3, #0]
			setTimer(1, 10); // timer for blinky
 8000598:	210a      	movs	r1, #10
 800059a:	2001      	movs	r0, #1
 800059c:	f001 fa4a 	bl	8001a34 <setTimer>
			setTimer(5, 5000);
 80005a0:	f241 3188 	movw	r1, #5000	; 0x1388
 80005a4:	2005      	movs	r0, #5
 80005a6:	f001 fa45 	bl	8001a34 <setTimer>
			setTimerSecond(1000);
 80005aa:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80005ae:	f001 fa25 	bl	80019fc <setTimerSecond>
			Traffic_setColor(1, AUTO_RED);
 80005b2:	2102      	movs	r1, #2
 80005b4:	2001      	movs	r0, #1
 80005b6:	f000 fc7b 	bl	8000eb0 <Traffic_setColor>
			Traffic_setColor(2, AUTO_RED);
 80005ba:	2102      	movs	r1, #2
 80005bc:	2002      	movs	r0, #2
 80005be:	f000 fc77 	bl	8000eb0 <Traffic_setColor>
			RED_sec = durationRED / 1000;
 80005c2:	4b2c      	ldr	r3, [pc, #176]	; (8000674 <fsm_automatic_run+0x528>)
 80005c4:	681b      	ldr	r3, [r3, #0]
 80005c6:	4a28      	ldr	r2, [pc, #160]	; (8000668 <fsm_automatic_run+0x51c>)
 80005c8:	fb82 1203 	smull	r1, r2, r2, r3
 80005cc:	1192      	asrs	r2, r2, #6
 80005ce:	17db      	asrs	r3, r3, #31
 80005d0:	1ad3      	subs	r3, r2, r3
 80005d2:	4a2a      	ldr	r2, [pc, #168]	; (800067c <fsm_automatic_run+0x530>)
 80005d4:	6013      	str	r3, [r2, #0]
			YELLOW_sec = durationYELLOW / 1000;
 80005d6:	4b23      	ldr	r3, [pc, #140]	; (8000664 <fsm_automatic_run+0x518>)
 80005d8:	681b      	ldr	r3, [r3, #0]
 80005da:	4a23      	ldr	r2, [pc, #140]	; (8000668 <fsm_automatic_run+0x51c>)
 80005dc:	fb82 1203 	smull	r1, r2, r2, r3
 80005e0:	1192      	asrs	r2, r2, #6
 80005e2:	17db      	asrs	r3, r3, #31
 80005e4:	1ad3      	subs	r3, r2, r3
 80005e6:	4a26      	ldr	r2, [pc, #152]	; (8000680 <fsm_automatic_run+0x534>)
 80005e8:	6013      	str	r3, [r2, #0]
			GREEN_sec = durationGREEN / 1000;
 80005ea:	4b23      	ldr	r3, [pc, #140]	; (8000678 <fsm_automatic_run+0x52c>)
 80005ec:	681b      	ldr	r3, [r3, #0]
 80005ee:	4a1e      	ldr	r2, [pc, #120]	; (8000668 <fsm_automatic_run+0x51c>)
 80005f0:	fb82 1203 	smull	r1, r2, r2, r3
 80005f4:	1192      	asrs	r2, r2, #6
 80005f6:	17db      	asrs	r3, r3, #31
 80005f8:	1ad3      	subs	r3, r2, r3
 80005fa:	4a22      	ldr	r2, [pc, #136]	; (8000684 <fsm_automatic_run+0x538>)
 80005fc:	6013      	str	r3, [r2, #0]
			timerTraffic1 = RED_sec;
 80005fe:	4b1f      	ldr	r3, [pc, #124]	; (800067c <fsm_automatic_run+0x530>)
 8000600:	681b      	ldr	r3, [r3, #0]
 8000602:	4a13      	ldr	r2, [pc, #76]	; (8000650 <fsm_automatic_run+0x504>)
 8000604:	6013      	str	r3, [r2, #0]
			timerTraffic2 = 2;
 8000606:	4b15      	ldr	r3, [pc, #84]	; (800065c <fsm_automatic_run+0x510>)
 8000608:	2202      	movs	r2, #2
 800060a:	601a      	str	r2, [r3, #0]
		setTimer(2, 10000); // 10 secs
		setTimer(3, 100);
		setTimer(4, 100);
	}

}
 800060c:	e019      	b.n	8000642 <fsm_automatic_run+0x4f6>
		else setBackButtonFlag(1);
 800060e:	2001      	movs	r0, #1
 8000610:	f000 fdd8 	bl	80011c4 <setBackButtonFlag>
}
 8000614:	e015      	b.n	8000642 <fsm_automatic_run+0x4f6>
	else if(isButtonPressed(0) == 1){
 8000616:	2000      	movs	r0, #0
 8000618:	f000 fdb2 	bl	8001180 <isButtonPressed>
 800061c:	4603      	mov	r3, r0
 800061e:	2b01      	cmp	r3, #1
 8000620:	d10f      	bne.n	8000642 <fsm_automatic_run+0x4f6>
		pedestrianFlag = 1;
 8000622:	4b19      	ldr	r3, [pc, #100]	; (8000688 <fsm_automatic_run+0x53c>)
 8000624:	2201      	movs	r2, #1
 8000626:	601a      	str	r2, [r3, #0]
		setTimer(2, 10000); // 10 secs
 8000628:	f242 7110 	movw	r1, #10000	; 0x2710
 800062c:	2002      	movs	r0, #2
 800062e:	f001 fa01 	bl	8001a34 <setTimer>
		setTimer(3, 100);
 8000632:	2164      	movs	r1, #100	; 0x64
 8000634:	2003      	movs	r0, #3
 8000636:	f001 f9fd 	bl	8001a34 <setTimer>
		setTimer(4, 100);
 800063a:	2164      	movs	r1, #100	; 0x64
 800063c:	2004      	movs	r0, #4
 800063e:	f001 f9f9 	bl	8001a34 <setTimer>
}
 8000642:	bf00      	nop
 8000644:	3738      	adds	r7, #56	; 0x38
 8000646:	46bd      	mov	sp, r7
 8000648:	bd80      	pop	{r7, pc}
 800064a:	bf00      	nop
 800064c:	200001e4 	.word	0x200001e4
 8000650:	200000d8 	.word	0x200000d8
 8000654:	08005230 	.word	0x08005230
 8000658:	200002c4 	.word	0x200002c4
 800065c:	200000dc 	.word	0x200000dc
 8000660:	08005240 	.word	0x08005240
 8000664:	20000020 	.word	0x20000020
 8000668:	10624dd3 	.word	0x10624dd3
 800066c:	200001ec 	.word	0x200001ec
 8000670:	20000018 	.word	0x20000018
 8000674:	2000001c 	.word	0x2000001c
 8000678:	20000024 	.word	0x20000024
 800067c:	20000230 	.word	0x20000230
 8000680:	2000022c 	.word	0x2000022c
 8000684:	20000228 	.word	0x20000228
 8000688:	200000d0 	.word	0x200000d0

0800068c <returnAutomatic>:
 *      Author: olkmphy
 */
#include "fsm_manual.h"

// Return to Automatic
void returnAutomatic(){
 800068c:	b580      	push	{r7, lr}
 800068e:	af00      	add	r7, sp, #0
	durationGREEN = durationRED - durationYELLOW;
 8000690:	4b14      	ldr	r3, [pc, #80]	; (80006e4 <returnAutomatic+0x58>)
 8000692:	681a      	ldr	r2, [r3, #0]
 8000694:	4b14      	ldr	r3, [pc, #80]	; (80006e8 <returnAutomatic+0x5c>)
 8000696:	681b      	ldr	r3, [r3, #0]
 8000698:	1ad3      	subs	r3, r2, r3
 800069a:	4a14      	ldr	r2, [pc, #80]	; (80006ec <returnAutomatic+0x60>)
 800069c:	6013      	str	r3, [r2, #0]
	timerTraffic1 = durationRED / 1000;
 800069e:	4b11      	ldr	r3, [pc, #68]	; (80006e4 <returnAutomatic+0x58>)
 80006a0:	681b      	ldr	r3, [r3, #0]
 80006a2:	4a13      	ldr	r2, [pc, #76]	; (80006f0 <returnAutomatic+0x64>)
 80006a4:	fb82 1203 	smull	r1, r2, r2, r3
 80006a8:	1192      	asrs	r2, r2, #6
 80006aa:	17db      	asrs	r3, r3, #31
 80006ac:	1ad3      	subs	r3, r2, r3
 80006ae:	4a11      	ldr	r2, [pc, #68]	; (80006f4 <returnAutomatic+0x68>)
 80006b0:	6013      	str	r3, [r2, #0]
	timerTraffic2 = durationGREEN / 1000;
 80006b2:	4b0e      	ldr	r3, [pc, #56]	; (80006ec <returnAutomatic+0x60>)
 80006b4:	681b      	ldr	r3, [r3, #0]
 80006b6:	4a0e      	ldr	r2, [pc, #56]	; (80006f0 <returnAutomatic+0x64>)
 80006b8:	fb82 1203 	smull	r1, r2, r2, r3
 80006bc:	1192      	asrs	r2, r2, #6
 80006be:	17db      	asrs	r3, r3, #31
 80006c0:	1ad3      	subs	r3, r2, r3
 80006c2:	4a0d      	ldr	r2, [pc, #52]	; (80006f8 <returnAutomatic+0x6c>)
 80006c4:	6013      	str	r3, [r2, #0]
	setTimer(0, durationGREEN);
 80006c6:	4b09      	ldr	r3, [pc, #36]	; (80006ec <returnAutomatic+0x60>)
 80006c8:	681b      	ldr	r3, [r3, #0]
 80006ca:	4619      	mov	r1, r3
 80006cc:	2000      	movs	r0, #0
 80006ce:	f001 f9b1 	bl	8001a34 <setTimer>
	setTimerSecond(1000);
 80006d2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80006d6:	f001 f991 	bl	80019fc <setTimerSecond>
	status = RED_GREEN;
 80006da:	4b08      	ldr	r3, [pc, #32]	; (80006fc <returnAutomatic+0x70>)
 80006dc:	2215      	movs	r2, #21
 80006de:	601a      	str	r2, [r3, #0]
}
 80006e0:	bf00      	nop
 80006e2:	bd80      	pop	{r7, pc}
 80006e4:	2000001c 	.word	0x2000001c
 80006e8:	20000020 	.word	0x20000020
 80006ec:	20000024 	.word	0x20000024
 80006f0:	10624dd3 	.word	0x10624dd3
 80006f4:	200000d8 	.word	0x200000d8
 80006f8:	200000dc 	.word	0x200000dc
 80006fc:	20000018 	.word	0x20000018

08000700 <fsm_manual_run>:

void fsm_manual_run(){
 8000700:	b580      	push	{r7, lr}
 8000702:	b08e      	sub	sp, #56	; 0x38
 8000704:	af00      	add	r7, sp, #0
	char str[50];
	switch(status){
 8000706:	4bac      	ldr	r3, [pc, #688]	; (80009b8 <fsm_manual_run+0x2b8>)
 8000708:	681b      	ldr	r3, [r3, #0]
 800070a:	2b0d      	cmp	r3, #13
 800070c:	f000 8129 	beq.w	8000962 <fsm_manual_run+0x262>
 8000710:	2b0d      	cmp	r3, #13
 8000712:	f300 81c3 	bgt.w	8000a9c <fsm_manual_run+0x39c>
 8000716:	2b0b      	cmp	r3, #11
 8000718:	d003      	beq.n	8000722 <fsm_manual_run+0x22>
 800071a:	2b0c      	cmp	r3, #12
 800071c:	f000 808b 	beq.w	8000836 <fsm_manual_run+0x136>
				HAL_UART_Transmit(&huart2, (void *)str, sprintf(str, "\r\n!7SEG1: %d#\r\n",timerTraffic1), 500);
				HAL_UART_Transmit(&huart2, (void *)str, sprintf(str, "\r\n!7SEG2: %d#\r\n\n\n",timerTraffic2), 500);
			}
			break;
		default:
			break;
 8000720:	e1bc      	b.n	8000a9c <fsm_manual_run+0x39c>
			if(timerFlag[1] == 1){
 8000722:	4ba6      	ldr	r3, [pc, #664]	; (80009bc <fsm_manual_run+0x2bc>)
 8000724:	685b      	ldr	r3, [r3, #4]
 8000726:	2b01      	cmp	r3, #1
 8000728:	d10b      	bne.n	8000742 <fsm_manual_run+0x42>
				setTimer(1, 250); // blink every 0.25s
 800072a:	21fa      	movs	r1, #250	; 0xfa
 800072c:	2001      	movs	r0, #1
 800072e:	f001 f981 	bl	8001a34 <setTimer>
				blinkLEDs(TRAFFIC_1, AUTO_RED);
 8000732:	2102      	movs	r1, #2
 8000734:	2007      	movs	r0, #7
 8000736:	f000 fb29 	bl	8000d8c <blinkLEDs>
				blinkLEDs(TRAFFIC_2, AUTO_RED);
 800073a:	2102      	movs	r1, #2
 800073c:	2008      	movs	r0, #8
 800073e:	f000 fb25 	bl	8000d8c <blinkLEDs>
			if(isButtonPressed(2) == 1){
 8000742:	2002      	movs	r0, #2
 8000744:	f000 fd1c 	bl	8001180 <isButtonPressed>
 8000748:	4603      	mov	r3, r0
 800074a:	2b01      	cmp	r3, #1
 800074c:	d119      	bne.n	8000782 <fsm_manual_run+0x82>
				setTimer(5, 5000);
 800074e:	f241 3188 	movw	r1, #5000	; 0x1388
 8000752:	2005      	movs	r0, #5
 8000754:	f001 f96e 	bl	8001a34 <setTimer>
				RED_sec++;
 8000758:	4b99      	ldr	r3, [pc, #612]	; (80009c0 <fsm_manual_run+0x2c0>)
 800075a:	681b      	ldr	r3, [r3, #0]
 800075c:	3301      	adds	r3, #1
 800075e:	4a98      	ldr	r2, [pc, #608]	; (80009c0 <fsm_manual_run+0x2c0>)
 8000760:	6013      	str	r3, [r2, #0]
				if(RED_sec >= 100) {
 8000762:	4b97      	ldr	r3, [pc, #604]	; (80009c0 <fsm_manual_run+0x2c0>)
 8000764:	681b      	ldr	r3, [r3, #0]
 8000766:	2b63      	cmp	r3, #99	; 0x63
 8000768:	dd06      	ble.n	8000778 <fsm_manual_run+0x78>
					RED_sec = 1;
 800076a:	4b95      	ldr	r3, [pc, #596]	; (80009c0 <fsm_manual_run+0x2c0>)
 800076c:	2201      	movs	r2, #1
 800076e:	601a      	str	r2, [r3, #0]
					timerTraffic1 = 1;
 8000770:	4b94      	ldr	r3, [pc, #592]	; (80009c4 <fsm_manual_run+0x2c4>)
 8000772:	2201      	movs	r2, #1
 8000774:	601a      	str	r2, [r3, #0]
 8000776:	e004      	b.n	8000782 <fsm_manual_run+0x82>
				else timerTraffic1++;
 8000778:	4b92      	ldr	r3, [pc, #584]	; (80009c4 <fsm_manual_run+0x2c4>)
 800077a:	681b      	ldr	r3, [r3, #0]
 800077c:	3301      	adds	r3, #1
 800077e:	4a91      	ldr	r2, [pc, #580]	; (80009c4 <fsm_manual_run+0x2c4>)
 8000780:	6013      	str	r3, [r2, #0]
			if(isButtonPressed(3) == 1){
 8000782:	2003      	movs	r0, #3
 8000784:	f000 fcfc 	bl	8001180 <isButtonPressed>
 8000788:	4603      	mov	r3, r0
 800078a:	2b01      	cmp	r3, #1
 800078c:	d10c      	bne.n	80007a8 <fsm_manual_run+0xa8>
				setTimer(5, 5000);
 800078e:	f241 3188 	movw	r1, #5000	; 0x1388
 8000792:	2005      	movs	r0, #5
 8000794:	f001 f94e 	bl	8001a34 <setTimer>
				durationRED = RED_sec * 1000;
 8000798:	4b89      	ldr	r3, [pc, #548]	; (80009c0 <fsm_manual_run+0x2c0>)
 800079a:	681b      	ldr	r3, [r3, #0]
 800079c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80007a0:	fb02 f303 	mul.w	r3, r2, r3
 80007a4:	4a88      	ldr	r2, [pc, #544]	; (80009c8 <fsm_manual_run+0x2c8>)
 80007a6:	6013      	str	r3, [r2, #0]
			if(isButtonPressed(1) == 1){
 80007a8:	2001      	movs	r0, #1
 80007aa:	f000 fce9 	bl	8001180 <isButtonPressed>
 80007ae:	4603      	mov	r3, r0
 80007b0:	2b01      	cmp	r3, #1
 80007b2:	d118      	bne.n	80007e6 <fsm_manual_run+0xe6>
				setTimer(5, 5000);
 80007b4:	f241 3188 	movw	r1, #5000	; 0x1388
 80007b8:	2005      	movs	r0, #5
 80007ba:	f001 f93b 	bl	8001a34 <setTimer>
				setTimer(1, 10);
 80007be:	210a      	movs	r1, #10
 80007c0:	2001      	movs	r0, #1
 80007c2:	f001 f937 	bl	8001a34 <setTimer>
				status = MOD_YELLOW;
 80007c6:	4b7c      	ldr	r3, [pc, #496]	; (80009b8 <fsm_manual_run+0x2b8>)
 80007c8:	220c      	movs	r2, #12
 80007ca:	601a      	str	r2, [r3, #0]
				timerTraffic1 = durationYELLOW / 1000;
 80007cc:	4b7f      	ldr	r3, [pc, #508]	; (80009cc <fsm_manual_run+0x2cc>)
 80007ce:	681b      	ldr	r3, [r3, #0]
 80007d0:	4a7f      	ldr	r2, [pc, #508]	; (80009d0 <fsm_manual_run+0x2d0>)
 80007d2:	fb82 1203 	smull	r1, r2, r2, r3
 80007d6:	1192      	asrs	r2, r2, #6
 80007d8:	17db      	asrs	r3, r3, #31
 80007da:	1ad3      	subs	r3, r2, r3
 80007dc:	4a79      	ldr	r2, [pc, #484]	; (80009c4 <fsm_manual_run+0x2c4>)
 80007de:	6013      	str	r3, [r2, #0]
				timerTraffic2 = 3;
 80007e0:	4b7c      	ldr	r3, [pc, #496]	; (80009d4 <fsm_manual_run+0x2d4>)
 80007e2:	2203      	movs	r2, #3
 80007e4:	601a      	str	r2, [r3, #0]
			if(timerSecond == 1){
 80007e6:	4b7c      	ldr	r3, [pc, #496]	; (80009d8 <fsm_manual_run+0x2d8>)
 80007e8:	681b      	ldr	r3, [r3, #0]
 80007ea:	2b01      	cmp	r3, #1
 80007ec:	f040 8158 	bne.w	8000aa0 <fsm_manual_run+0x3a0>
				setTimerSecond(1000);
 80007f0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80007f4:	f001 f902 	bl	80019fc <setTimerSecond>
				HAL_UART_Transmit(&huart2, (void *)str, sprintf(str, "\r\n!7SEG1: %d#\r\n",timerTraffic1), 500);
 80007f8:	4b72      	ldr	r3, [pc, #456]	; (80009c4 <fsm_manual_run+0x2c4>)
 80007fa:	681a      	ldr	r2, [r3, #0]
 80007fc:	463b      	mov	r3, r7
 80007fe:	4977      	ldr	r1, [pc, #476]	; (80009dc <fsm_manual_run+0x2dc>)
 8000800:	4618      	mov	r0, r3
 8000802:	f004 f8cf 	bl	80049a4 <siprintf>
 8000806:	4603      	mov	r3, r0
 8000808:	b29a      	uxth	r2, r3
 800080a:	4639      	mov	r1, r7
 800080c:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000810:	4873      	ldr	r0, [pc, #460]	; (80009e0 <fsm_manual_run+0x2e0>)
 8000812:	f003 fac1 	bl	8003d98 <HAL_UART_Transmit>
				HAL_UART_Transmit(&huart2, (void *)str, sprintf(str, "\r\n!7SEG2: %d#\r\n\n\n",timerTraffic2), 500);
 8000816:	4b6f      	ldr	r3, [pc, #444]	; (80009d4 <fsm_manual_run+0x2d4>)
 8000818:	681a      	ldr	r2, [r3, #0]
 800081a:	463b      	mov	r3, r7
 800081c:	4971      	ldr	r1, [pc, #452]	; (80009e4 <fsm_manual_run+0x2e4>)
 800081e:	4618      	mov	r0, r3
 8000820:	f004 f8c0 	bl	80049a4 <siprintf>
 8000824:	4603      	mov	r3, r0
 8000826:	b29a      	uxth	r2, r3
 8000828:	4639      	mov	r1, r7
 800082a:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800082e:	486c      	ldr	r0, [pc, #432]	; (80009e0 <fsm_manual_run+0x2e0>)
 8000830:	f003 fab2 	bl	8003d98 <HAL_UART_Transmit>
			break;
 8000834:	e134      	b.n	8000aa0 <fsm_manual_run+0x3a0>
			if(timerFlag[1] == 1){
 8000836:	4b61      	ldr	r3, [pc, #388]	; (80009bc <fsm_manual_run+0x2bc>)
 8000838:	685b      	ldr	r3, [r3, #4]
 800083a:	2b01      	cmp	r3, #1
 800083c:	d10b      	bne.n	8000856 <fsm_manual_run+0x156>
				setTimer(1, 250); // blink every 0.25s
 800083e:	21fa      	movs	r1, #250	; 0xfa
 8000840:	2001      	movs	r0, #1
 8000842:	f001 f8f7 	bl	8001a34 <setTimer>
				blinkLEDs(TRAFFIC_1, AUTO_YELLOW);
 8000846:	2104      	movs	r1, #4
 8000848:	2007      	movs	r0, #7
 800084a:	f000 fa9f 	bl	8000d8c <blinkLEDs>
				blinkLEDs(TRAFFIC_2, AUTO_YELLOW);
 800084e:	2104      	movs	r1, #4
 8000850:	2008      	movs	r0, #8
 8000852:	f000 fa9b 	bl	8000d8c <blinkLEDs>
			if(isButtonPressed(2) == 1){
 8000856:	2002      	movs	r0, #2
 8000858:	f000 fc92 	bl	8001180 <isButtonPressed>
 800085c:	4603      	mov	r3, r0
 800085e:	2b01      	cmp	r3, #1
 8000860:	d119      	bne.n	8000896 <fsm_manual_run+0x196>
				setTimer(5, 5000);
 8000862:	f241 3188 	movw	r1, #5000	; 0x1388
 8000866:	2005      	movs	r0, #5
 8000868:	f001 f8e4 	bl	8001a34 <setTimer>
				YELLOW_sec++;
 800086c:	4b5e      	ldr	r3, [pc, #376]	; (80009e8 <fsm_manual_run+0x2e8>)
 800086e:	681b      	ldr	r3, [r3, #0]
 8000870:	3301      	adds	r3, #1
 8000872:	4a5d      	ldr	r2, [pc, #372]	; (80009e8 <fsm_manual_run+0x2e8>)
 8000874:	6013      	str	r3, [r2, #0]
				if(YELLOW_sec >= 100) {
 8000876:	4b5c      	ldr	r3, [pc, #368]	; (80009e8 <fsm_manual_run+0x2e8>)
 8000878:	681b      	ldr	r3, [r3, #0]
 800087a:	2b63      	cmp	r3, #99	; 0x63
 800087c:	dd06      	ble.n	800088c <fsm_manual_run+0x18c>
					YELLOW_sec = 1;
 800087e:	4b5a      	ldr	r3, [pc, #360]	; (80009e8 <fsm_manual_run+0x2e8>)
 8000880:	2201      	movs	r2, #1
 8000882:	601a      	str	r2, [r3, #0]
					timerTraffic1 = 1;
 8000884:	4b4f      	ldr	r3, [pc, #316]	; (80009c4 <fsm_manual_run+0x2c4>)
 8000886:	2201      	movs	r2, #1
 8000888:	601a      	str	r2, [r3, #0]
 800088a:	e004      	b.n	8000896 <fsm_manual_run+0x196>
				else timerTraffic1++;
 800088c:	4b4d      	ldr	r3, [pc, #308]	; (80009c4 <fsm_manual_run+0x2c4>)
 800088e:	681b      	ldr	r3, [r3, #0]
 8000890:	3301      	adds	r3, #1
 8000892:	4a4c      	ldr	r2, [pc, #304]	; (80009c4 <fsm_manual_run+0x2c4>)
 8000894:	6013      	str	r3, [r2, #0]
			if(isButtonPressed(3) == 1){
 8000896:	2003      	movs	r0, #3
 8000898:	f000 fc72 	bl	8001180 <isButtonPressed>
 800089c:	4603      	mov	r3, r0
 800089e:	2b01      	cmp	r3, #1
 80008a0:	d118      	bne.n	80008d4 <fsm_manual_run+0x1d4>
				setTimer(5, 5000);
 80008a2:	f241 3188 	movw	r1, #5000	; 0x1388
 80008a6:	2005      	movs	r0, #5
 80008a8:	f001 f8c4 	bl	8001a34 <setTimer>
				int prevDurationYELLOW = durationYELLOW;
 80008ac:	4b47      	ldr	r3, [pc, #284]	; (80009cc <fsm_manual_run+0x2cc>)
 80008ae:	681b      	ldr	r3, [r3, #0]
 80008b0:	637b      	str	r3, [r7, #52]	; 0x34
				durationYELLOW = YELLOW_sec * 1000;
 80008b2:	4b4d      	ldr	r3, [pc, #308]	; (80009e8 <fsm_manual_run+0x2e8>)
 80008b4:	681b      	ldr	r3, [r3, #0]
 80008b6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80008ba:	fb02 f303 	mul.w	r3, r2, r3
 80008be:	4a43      	ldr	r2, [pc, #268]	; (80009cc <fsm_manual_run+0x2cc>)
 80008c0:	6013      	str	r3, [r2, #0]
				if(durationYELLOW >= durationRED) durationYELLOW = prevDurationYELLOW; // Check the logic
 80008c2:	4b42      	ldr	r3, [pc, #264]	; (80009cc <fsm_manual_run+0x2cc>)
 80008c4:	681a      	ldr	r2, [r3, #0]
 80008c6:	4b40      	ldr	r3, [pc, #256]	; (80009c8 <fsm_manual_run+0x2c8>)
 80008c8:	681b      	ldr	r3, [r3, #0]
 80008ca:	429a      	cmp	r2, r3
 80008cc:	db02      	blt.n	80008d4 <fsm_manual_run+0x1d4>
 80008ce:	4a3f      	ldr	r2, [pc, #252]	; (80009cc <fsm_manual_run+0x2cc>)
 80008d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80008d2:	6013      	str	r3, [r2, #0]
			if(isButtonPressed(1) == 1){
 80008d4:	2001      	movs	r0, #1
 80008d6:	f000 fc53 	bl	8001180 <isButtonPressed>
 80008da:	4603      	mov	r3, r0
 80008dc:	2b01      	cmp	r3, #1
 80008de:	d118      	bne.n	8000912 <fsm_manual_run+0x212>
				setTimer(1, 10);
 80008e0:	210a      	movs	r1, #10
 80008e2:	2001      	movs	r0, #1
 80008e4:	f001 f8a6 	bl	8001a34 <setTimer>
				status = MOD_GREEN;
 80008e8:	4b33      	ldr	r3, [pc, #204]	; (80009b8 <fsm_manual_run+0x2b8>)
 80008ea:	220d      	movs	r2, #13
 80008ec:	601a      	str	r2, [r3, #0]
				timerTraffic1 = durationGREEN / 1000;
 80008ee:	4b3f      	ldr	r3, [pc, #252]	; (80009ec <fsm_manual_run+0x2ec>)
 80008f0:	681b      	ldr	r3, [r3, #0]
 80008f2:	4a37      	ldr	r2, [pc, #220]	; (80009d0 <fsm_manual_run+0x2d0>)
 80008f4:	fb82 1203 	smull	r1, r2, r2, r3
 80008f8:	1192      	asrs	r2, r2, #6
 80008fa:	17db      	asrs	r3, r3, #31
 80008fc:	1ad3      	subs	r3, r2, r3
 80008fe:	4a31      	ldr	r2, [pc, #196]	; (80009c4 <fsm_manual_run+0x2c4>)
 8000900:	6013      	str	r3, [r2, #0]
				timerTraffic2 = 4;
 8000902:	4b34      	ldr	r3, [pc, #208]	; (80009d4 <fsm_manual_run+0x2d4>)
 8000904:	2204      	movs	r2, #4
 8000906:	601a      	str	r2, [r3, #0]
				setTimer(5, 5000);
 8000908:	f241 3188 	movw	r1, #5000	; 0x1388
 800090c:	2005      	movs	r0, #5
 800090e:	f001 f891 	bl	8001a34 <setTimer>
			if(timerSecond == 1){
 8000912:	4b31      	ldr	r3, [pc, #196]	; (80009d8 <fsm_manual_run+0x2d8>)
 8000914:	681b      	ldr	r3, [r3, #0]
 8000916:	2b01      	cmp	r3, #1
 8000918:	f040 80c4 	bne.w	8000aa4 <fsm_manual_run+0x3a4>
				setTimerSecond(1000);
 800091c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000920:	f001 f86c 	bl	80019fc <setTimerSecond>
				HAL_UART_Transmit(&huart2, (void *)str, sprintf(str, "\r\n!7SEG1: %d#\r\n",timerTraffic1), 500);
 8000924:	4b27      	ldr	r3, [pc, #156]	; (80009c4 <fsm_manual_run+0x2c4>)
 8000926:	681a      	ldr	r2, [r3, #0]
 8000928:	463b      	mov	r3, r7
 800092a:	492c      	ldr	r1, [pc, #176]	; (80009dc <fsm_manual_run+0x2dc>)
 800092c:	4618      	mov	r0, r3
 800092e:	f004 f839 	bl	80049a4 <siprintf>
 8000932:	4603      	mov	r3, r0
 8000934:	b29a      	uxth	r2, r3
 8000936:	4639      	mov	r1, r7
 8000938:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800093c:	4828      	ldr	r0, [pc, #160]	; (80009e0 <fsm_manual_run+0x2e0>)
 800093e:	f003 fa2b 	bl	8003d98 <HAL_UART_Transmit>
				HAL_UART_Transmit(&huart2, (void *)str, sprintf(str, "\r\n!7SEG2: %d#\r\n\n\n",timerTraffic2), 500);
 8000942:	4b24      	ldr	r3, [pc, #144]	; (80009d4 <fsm_manual_run+0x2d4>)
 8000944:	681a      	ldr	r2, [r3, #0]
 8000946:	463b      	mov	r3, r7
 8000948:	4926      	ldr	r1, [pc, #152]	; (80009e4 <fsm_manual_run+0x2e4>)
 800094a:	4618      	mov	r0, r3
 800094c:	f004 f82a 	bl	80049a4 <siprintf>
 8000950:	4603      	mov	r3, r0
 8000952:	b29a      	uxth	r2, r3
 8000954:	4639      	mov	r1, r7
 8000956:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800095a:	4821      	ldr	r0, [pc, #132]	; (80009e0 <fsm_manual_run+0x2e0>)
 800095c:	f003 fa1c 	bl	8003d98 <HAL_UART_Transmit>
			break;
 8000960:	e0a0      	b.n	8000aa4 <fsm_manual_run+0x3a4>
			if(timerFlag[1] == 1){
 8000962:	4b16      	ldr	r3, [pc, #88]	; (80009bc <fsm_manual_run+0x2bc>)
 8000964:	685b      	ldr	r3, [r3, #4]
 8000966:	2b01      	cmp	r3, #1
 8000968:	d10b      	bne.n	8000982 <fsm_manual_run+0x282>
				setTimer(1, 250); // blink every 0.25s
 800096a:	21fa      	movs	r1, #250	; 0xfa
 800096c:	2001      	movs	r0, #1
 800096e:	f001 f861 	bl	8001a34 <setTimer>
				blinkLEDs(TRAFFIC_1, AUTO_GREEN);
 8000972:	2103      	movs	r1, #3
 8000974:	2007      	movs	r0, #7
 8000976:	f000 fa09 	bl	8000d8c <blinkLEDs>
				blinkLEDs(TRAFFIC_2, AUTO_GREEN);
 800097a:	2103      	movs	r1, #3
 800097c:	2008      	movs	r0, #8
 800097e:	f000 fa05 	bl	8000d8c <blinkLEDs>
			if(isButtonPressed(2) == 1){
 8000982:	2002      	movs	r0, #2
 8000984:	f000 fbfc 	bl	8001180 <isButtonPressed>
 8000988:	4603      	mov	r3, r0
 800098a:	2b01      	cmp	r3, #1
 800098c:	d137      	bne.n	80009fe <fsm_manual_run+0x2fe>
				setTimer(5, 5000);
 800098e:	f241 3188 	movw	r1, #5000	; 0x1388
 8000992:	2005      	movs	r0, #5
 8000994:	f001 f84e 	bl	8001a34 <setTimer>
				GREEN_sec++;
 8000998:	4b15      	ldr	r3, [pc, #84]	; (80009f0 <fsm_manual_run+0x2f0>)
 800099a:	681b      	ldr	r3, [r3, #0]
 800099c:	3301      	adds	r3, #1
 800099e:	4a14      	ldr	r2, [pc, #80]	; (80009f0 <fsm_manual_run+0x2f0>)
 80009a0:	6013      	str	r3, [r2, #0]
				if(GREEN_sec >= 100){
 80009a2:	4b13      	ldr	r3, [pc, #76]	; (80009f0 <fsm_manual_run+0x2f0>)
 80009a4:	681b      	ldr	r3, [r3, #0]
 80009a6:	2b63      	cmp	r3, #99	; 0x63
 80009a8:	dd24      	ble.n	80009f4 <fsm_manual_run+0x2f4>
					GREEN_sec = 1;
 80009aa:	4b11      	ldr	r3, [pc, #68]	; (80009f0 <fsm_manual_run+0x2f0>)
 80009ac:	2201      	movs	r2, #1
 80009ae:	601a      	str	r2, [r3, #0]
					timerTraffic1 = 1;
 80009b0:	4b04      	ldr	r3, [pc, #16]	; (80009c4 <fsm_manual_run+0x2c4>)
 80009b2:	2201      	movs	r2, #1
 80009b4:	601a      	str	r2, [r3, #0]
 80009b6:	e022      	b.n	80009fe <fsm_manual_run+0x2fe>
 80009b8:	20000018 	.word	0x20000018
 80009bc:	200001ec 	.word	0x200001ec
 80009c0:	20000230 	.word	0x20000230
 80009c4:	200000d8 	.word	0x200000d8
 80009c8:	2000001c 	.word	0x2000001c
 80009cc:	20000020 	.word	0x20000020
 80009d0:	10624dd3 	.word	0x10624dd3
 80009d4:	200000dc 	.word	0x200000dc
 80009d8:	200001e4 	.word	0x200001e4
 80009dc:	08005254 	.word	0x08005254
 80009e0:	200002c4 	.word	0x200002c4
 80009e4:	08005264 	.word	0x08005264
 80009e8:	2000022c 	.word	0x2000022c
 80009ec:	20000024 	.word	0x20000024
 80009f0:	20000228 	.word	0x20000228
				else timerTraffic1++;
 80009f4:	4b38      	ldr	r3, [pc, #224]	; (8000ad8 <fsm_manual_run+0x3d8>)
 80009f6:	681b      	ldr	r3, [r3, #0]
 80009f8:	3301      	adds	r3, #1
 80009fa:	4a37      	ldr	r2, [pc, #220]	; (8000ad8 <fsm_manual_run+0x3d8>)
 80009fc:	6013      	str	r3, [r2, #0]
			if(isButtonPressed(3) == 1){
 80009fe:	2003      	movs	r0, #3
 8000a00:	f000 fbbe 	bl	8001180 <isButtonPressed>
 8000a04:	4603      	mov	r3, r0
 8000a06:	2b01      	cmp	r3, #1
 8000a08:	d119      	bne.n	8000a3e <fsm_manual_run+0x33e>
				setTimer(5, 5000);
 8000a0a:	f241 3188 	movw	r1, #5000	; 0x1388
 8000a0e:	2005      	movs	r0, #5
 8000a10:	f001 f810 	bl	8001a34 <setTimer>
				durationGREEN = GREEN_sec * 1000;
 8000a14:	4b31      	ldr	r3, [pc, #196]	; (8000adc <fsm_manual_run+0x3dc>)
 8000a16:	681b      	ldr	r3, [r3, #0]
 8000a18:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000a1c:	fb02 f303 	mul.w	r3, r2, r3
 8000a20:	4a2f      	ldr	r2, [pc, #188]	; (8000ae0 <fsm_manual_run+0x3e0>)
 8000a22:	6013      	str	r3, [r2, #0]
				if(durationGREEN < durationRED) durationYELLOW = durationRED - durationGREEN;
 8000a24:	4b2e      	ldr	r3, [pc, #184]	; (8000ae0 <fsm_manual_run+0x3e0>)
 8000a26:	681a      	ldr	r2, [r3, #0]
 8000a28:	4b2e      	ldr	r3, [pc, #184]	; (8000ae4 <fsm_manual_run+0x3e4>)
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	429a      	cmp	r2, r3
 8000a2e:	da06      	bge.n	8000a3e <fsm_manual_run+0x33e>
 8000a30:	4b2c      	ldr	r3, [pc, #176]	; (8000ae4 <fsm_manual_run+0x3e4>)
 8000a32:	681a      	ldr	r2, [r3, #0]
 8000a34:	4b2a      	ldr	r3, [pc, #168]	; (8000ae0 <fsm_manual_run+0x3e0>)
 8000a36:	681b      	ldr	r3, [r3, #0]
 8000a38:	1ad3      	subs	r3, r2, r3
 8000a3a:	4a2b      	ldr	r2, [pc, #172]	; (8000ae8 <fsm_manual_run+0x3e8>)
 8000a3c:	6013      	str	r3, [r2, #0]
			if(isButtonPressed(1) == 1) returnAutomatic();
 8000a3e:	2001      	movs	r0, #1
 8000a40:	f000 fb9e 	bl	8001180 <isButtonPressed>
 8000a44:	4603      	mov	r3, r0
 8000a46:	2b01      	cmp	r3, #1
 8000a48:	d101      	bne.n	8000a4e <fsm_manual_run+0x34e>
 8000a4a:	f7ff fe1f 	bl	800068c <returnAutomatic>
			if(timerSecond == 1){
 8000a4e:	4b27      	ldr	r3, [pc, #156]	; (8000aec <fsm_manual_run+0x3ec>)
 8000a50:	681b      	ldr	r3, [r3, #0]
 8000a52:	2b01      	cmp	r3, #1
 8000a54:	d128      	bne.n	8000aa8 <fsm_manual_run+0x3a8>
				setTimerSecond(1000);
 8000a56:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000a5a:	f000 ffcf 	bl	80019fc <setTimerSecond>
				HAL_UART_Transmit(&huart2, (void *)str, sprintf(str, "\r\n!7SEG1: %d#\r\n",timerTraffic1), 500);
 8000a5e:	4b1e      	ldr	r3, [pc, #120]	; (8000ad8 <fsm_manual_run+0x3d8>)
 8000a60:	681a      	ldr	r2, [r3, #0]
 8000a62:	463b      	mov	r3, r7
 8000a64:	4922      	ldr	r1, [pc, #136]	; (8000af0 <fsm_manual_run+0x3f0>)
 8000a66:	4618      	mov	r0, r3
 8000a68:	f003 ff9c 	bl	80049a4 <siprintf>
 8000a6c:	4603      	mov	r3, r0
 8000a6e:	b29a      	uxth	r2, r3
 8000a70:	4639      	mov	r1, r7
 8000a72:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000a76:	481f      	ldr	r0, [pc, #124]	; (8000af4 <fsm_manual_run+0x3f4>)
 8000a78:	f003 f98e 	bl	8003d98 <HAL_UART_Transmit>
				HAL_UART_Transmit(&huart2, (void *)str, sprintf(str, "\r\n!7SEG2: %d#\r\n\n\n",timerTraffic2), 500);
 8000a7c:	4b1e      	ldr	r3, [pc, #120]	; (8000af8 <fsm_manual_run+0x3f8>)
 8000a7e:	681a      	ldr	r2, [r3, #0]
 8000a80:	463b      	mov	r3, r7
 8000a82:	491e      	ldr	r1, [pc, #120]	; (8000afc <fsm_manual_run+0x3fc>)
 8000a84:	4618      	mov	r0, r3
 8000a86:	f003 ff8d 	bl	80049a4 <siprintf>
 8000a8a:	4603      	mov	r3, r0
 8000a8c:	b29a      	uxth	r2, r3
 8000a8e:	4639      	mov	r1, r7
 8000a90:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000a94:	4817      	ldr	r0, [pc, #92]	; (8000af4 <fsm_manual_run+0x3f4>)
 8000a96:	f003 f97f 	bl	8003d98 <HAL_UART_Transmit>
			break;
 8000a9a:	e005      	b.n	8000aa8 <fsm_manual_run+0x3a8>
			break;
 8000a9c:	bf00      	nop
 8000a9e:	e004      	b.n	8000aaa <fsm_manual_run+0x3aa>
			break;
 8000aa0:	bf00      	nop
 8000aa2:	e002      	b.n	8000aaa <fsm_manual_run+0x3aa>
			break;
 8000aa4:	bf00      	nop
 8000aa6:	e000      	b.n	8000aaa <fsm_manual_run+0x3aa>
			break;
 8000aa8:	bf00      	nop
	}
	// Check time out
	if(status == MOD_RED || status == MOD_YELLOW || status == MOD_GREEN){
 8000aaa:	4b15      	ldr	r3, [pc, #84]	; (8000b00 <fsm_manual_run+0x400>)
 8000aac:	681b      	ldr	r3, [r3, #0]
 8000aae:	2b0b      	cmp	r3, #11
 8000ab0:	d007      	beq.n	8000ac2 <fsm_manual_run+0x3c2>
 8000ab2:	4b13      	ldr	r3, [pc, #76]	; (8000b00 <fsm_manual_run+0x400>)
 8000ab4:	681b      	ldr	r3, [r3, #0]
 8000ab6:	2b0c      	cmp	r3, #12
 8000ab8:	d003      	beq.n	8000ac2 <fsm_manual_run+0x3c2>
 8000aba:	4b11      	ldr	r3, [pc, #68]	; (8000b00 <fsm_manual_run+0x400>)
 8000abc:	681b      	ldr	r3, [r3, #0]
 8000abe:	2b0d      	cmp	r3, #13
 8000ac0:	d105      	bne.n	8000ace <fsm_manual_run+0x3ce>
		// Go back to automatic...
		if(timerFlag[5] == 1) returnAutomatic();
 8000ac2:	4b10      	ldr	r3, [pc, #64]	; (8000b04 <fsm_manual_run+0x404>)
 8000ac4:	695b      	ldr	r3, [r3, #20]
 8000ac6:	2b01      	cmp	r3, #1
 8000ac8:	d101      	bne.n	8000ace <fsm_manual_run+0x3ce>
 8000aca:	f7ff fddf 	bl	800068c <returnAutomatic>
	}
}
 8000ace:	bf00      	nop
 8000ad0:	3738      	adds	r7, #56	; 0x38
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	bd80      	pop	{r7, pc}
 8000ad6:	bf00      	nop
 8000ad8:	200000d8 	.word	0x200000d8
 8000adc:	20000228 	.word	0x20000228
 8000ae0:	20000024 	.word	0x20000024
 8000ae4:	2000001c 	.word	0x2000001c
 8000ae8:	20000020 	.word	0x20000020
 8000aec:	200001e4 	.word	0x200001e4
 8000af0:	08005254 	.word	0x08005254
 8000af4:	200002c4 	.word	0x200002c4
 8000af8:	200000dc 	.word	0x200000dc
 8000afc:	08005264 	.word	0x08005264
 8000b00:	20000018 	.word	0x20000018
 8000b04:	200001ec 	.word	0x200001ec

08000b08 <buzzerProcess>:
int pedestrianStatus = INIT;
int speed[5] = {400, 300, 200, 100, 50};
int indexForSpeed = 0;

// Function to handle the buzzer process
void buzzerProcess(int value) {
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	b082      	sub	sp, #8
 8000b0c:	af00      	add	r7, sp, #0
 8000b0e:	6078      	str	r0, [r7, #4]
    buzzer_value = value;
 8000b10:	4a04      	ldr	r2, [pc, #16]	; (8000b24 <buzzerProcess+0x1c>)
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	6013      	str	r3, [r2, #0]
    buzzer();
 8000b16:	f001 f96f 	bl	8001df8 <buzzer>
}
 8000b1a:	bf00      	nop
 8000b1c:	3708      	adds	r7, #8
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	bd80      	pop	{r7, pc}
 8000b22:	bf00      	nop
 8000b24:	200000e0 	.word	0x200000e0

08000b28 <fsm_pedestrian_run>:

void fsm_pedestrian_run() {
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b082      	sub	sp, #8
 8000b2c:	af00      	add	r7, sp, #0
    int needMore = 5 - (durationYELLOW / 1000);
 8000b2e:	4b8e      	ldr	r3, [pc, #568]	; (8000d68 <fsm_pedestrian_run+0x240>)
 8000b30:	681b      	ldr	r3, [r3, #0]
 8000b32:	4a8e      	ldr	r2, [pc, #568]	; (8000d6c <fsm_pedestrian_run+0x244>)
 8000b34:	fb82 1203 	smull	r1, r2, r2, r3
 8000b38:	1192      	asrs	r2, r2, #6
 8000b3a:	17db      	asrs	r3, r3, #31
 8000b3c:	1a9b      	subs	r3, r3, r2
 8000b3e:	3305      	adds	r3, #5
 8000b40:	607b      	str	r3, [r7, #4]
    switch (pedestrianStatus) {
 8000b42:	4b8b      	ldr	r3, [pc, #556]	; (8000d70 <fsm_pedestrian_run+0x248>)
 8000b44:	681b      	ldr	r3, [r3, #0]
 8000b46:	2b03      	cmp	r3, #3
 8000b48:	d039      	beq.n	8000bbe <fsm_pedestrian_run+0x96>
 8000b4a:	2b03      	cmp	r3, #3
 8000b4c:	f300 8100 	bgt.w	8000d50 <fsm_pedestrian_run+0x228>
 8000b50:	2b01      	cmp	r3, #1
 8000b52:	d003      	beq.n	8000b5c <fsm_pedestrian_run+0x34>
 8000b54:	2b02      	cmp	r3, #2
 8000b56:	f000 80d6 	beq.w	8000d06 <fsm_pedestrian_run+0x1de>
                pedestrianStatus = AUTO_GREEN;
            }
            break;

        default:
            break;
 8000b5a:	e0f9      	b.n	8000d50 <fsm_pedestrian_run+0x228>
            buzzerProcess(0);
 8000b5c:	2000      	movs	r0, #0
 8000b5e:	f7ff ffd3 	bl	8000b08 <buzzerProcess>
            indexForSpeed = 0;
 8000b62:	4b84      	ldr	r3, [pc, #528]	; (8000d74 <fsm_pedestrian_run+0x24c>)
 8000b64:	2200      	movs	r2, #0
 8000b66:	601a      	str	r2, [r3, #0]
            setTimer(3, 10);
 8000b68:	210a      	movs	r1, #10
 8000b6a:	2003      	movs	r0, #3
 8000b6c:	f000 ff62 	bl	8001a34 <setTimer>
            setTimer(4, 10);
 8000b70:	210a      	movs	r1, #10
 8000b72:	2004      	movs	r0, #4
 8000b74:	f000 ff5e 	bl	8001a34 <setTimer>
            Pedestrian_setColor(OFF_LED);
 8000b78:	2005      	movs	r0, #5
 8000b7a:	f000 fa2d 	bl	8000fd8 <Pedestrian_setColor>
            if (pedestrianFlag == 1) {
 8000b7e:	4b7e      	ldr	r3, [pc, #504]	; (8000d78 <fsm_pedestrian_run+0x250>)
 8000b80:	681b      	ldr	r3, [r3, #0]
 8000b82:	2b01      	cmp	r3, #1
 8000b84:	f040 80e6 	bne.w	8000d54 <fsm_pedestrian_run+0x22c>
                if (status == RED_GREEN || status == RED_YELLOW) {
 8000b88:	4b7c      	ldr	r3, [pc, #496]	; (8000d7c <fsm_pedestrian_run+0x254>)
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	2b15      	cmp	r3, #21
 8000b8e:	d003      	beq.n	8000b98 <fsm_pedestrian_run+0x70>
 8000b90:	4b7a      	ldr	r3, [pc, #488]	; (8000d7c <fsm_pedestrian_run+0x254>)
 8000b92:	681b      	ldr	r3, [r3, #0]
 8000b94:	2b16      	cmp	r3, #22
 8000b96:	d103      	bne.n	8000ba0 <fsm_pedestrian_run+0x78>
                    pedestrianStatus = AUTO_GREEN;
 8000b98:	4b75      	ldr	r3, [pc, #468]	; (8000d70 <fsm_pedestrian_run+0x248>)
 8000b9a:	2203      	movs	r2, #3
 8000b9c:	601a      	str	r2, [r3, #0]
 8000b9e:	e00a      	b.n	8000bb6 <fsm_pedestrian_run+0x8e>
                } else if (status == YELLOW_RED || status == GREEN_RED) {
 8000ba0:	4b76      	ldr	r3, [pc, #472]	; (8000d7c <fsm_pedestrian_run+0x254>)
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	2b18      	cmp	r3, #24
 8000ba6:	d003      	beq.n	8000bb0 <fsm_pedestrian_run+0x88>
 8000ba8:	4b74      	ldr	r3, [pc, #464]	; (8000d7c <fsm_pedestrian_run+0x254>)
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	2b17      	cmp	r3, #23
 8000bae:	d102      	bne.n	8000bb6 <fsm_pedestrian_run+0x8e>
                    pedestrianStatus = AUTO_RED;
 8000bb0:	4b6f      	ldr	r3, [pc, #444]	; (8000d70 <fsm_pedestrian_run+0x248>)
 8000bb2:	2202      	movs	r2, #2
 8000bb4:	601a      	str	r2, [r3, #0]
                pedestrianFlag = 0; // Make sure to restart the flag
 8000bb6:	4b70      	ldr	r3, [pc, #448]	; (8000d78 <fsm_pedestrian_run+0x250>)
 8000bb8:	2200      	movs	r2, #0
 8000bba:	601a      	str	r2, [r3, #0]
            break;
 8000bbc:	e0ca      	b.n	8000d54 <fsm_pedestrian_run+0x22c>
            Pedestrian_setColor(AUTO_GREEN);
 8000bbe:	2003      	movs	r0, #3
 8000bc0:	f000 fa0a 	bl	8000fd8 <Pedestrian_setColor>
            if (timerFlag[2] == 1) pedestrianStatus = INIT;
 8000bc4:	4b6e      	ldr	r3, [pc, #440]	; (8000d80 <fsm_pedestrian_run+0x258>)
 8000bc6:	689b      	ldr	r3, [r3, #8]
 8000bc8:	2b01      	cmp	r3, #1
 8000bca:	d103      	bne.n	8000bd4 <fsm_pedestrian_run+0xac>
 8000bcc:	4b68      	ldr	r3, [pc, #416]	; (8000d70 <fsm_pedestrian_run+0x248>)
 8000bce:	2201      	movs	r2, #1
 8000bd0:	601a      	str	r2, [r3, #0]
 8000bd2:	e00a      	b.n	8000bea <fsm_pedestrian_run+0xc2>
            else if (status == YELLOW_RED || status == GREEN_RED) pedestrianStatus = AUTO_RED;
 8000bd4:	4b69      	ldr	r3, [pc, #420]	; (8000d7c <fsm_pedestrian_run+0x254>)
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	2b18      	cmp	r3, #24
 8000bda:	d003      	beq.n	8000be4 <fsm_pedestrian_run+0xbc>
 8000bdc:	4b67      	ldr	r3, [pc, #412]	; (8000d7c <fsm_pedestrian_run+0x254>)
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	2b17      	cmp	r3, #23
 8000be2:	d102      	bne.n	8000bea <fsm_pedestrian_run+0xc2>
 8000be4:	4b62      	ldr	r3, [pc, #392]	; (8000d70 <fsm_pedestrian_run+0x248>)
 8000be6:	2202      	movs	r2, #2
 8000be8:	601a      	str	r2, [r3, #0]
            if (durationYELLOW < 5000) {
 8000bea:	4b5f      	ldr	r3, [pc, #380]	; (8000d68 <fsm_pedestrian_run+0x240>)
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	f241 3287 	movw	r2, #4999	; 0x1387
 8000bf2:	4293      	cmp	r3, r2
 8000bf4:	dc55      	bgt.n	8000ca2 <fsm_pedestrian_run+0x17a>
                if (status == RED_GREEN && timerTraffic2 <= needMore) {
 8000bf6:	4b61      	ldr	r3, [pc, #388]	; (8000d7c <fsm_pedestrian_run+0x254>)
 8000bf8:	681b      	ldr	r3, [r3, #0]
 8000bfa:	2b15      	cmp	r3, #21
 8000bfc:	d12a      	bne.n	8000c54 <fsm_pedestrian_run+0x12c>
 8000bfe:	4b61      	ldr	r3, [pc, #388]	; (8000d84 <fsm_pedestrian_run+0x25c>)
 8000c00:	681b      	ldr	r3, [r3, #0]
 8000c02:	687a      	ldr	r2, [r7, #4]
 8000c04:	429a      	cmp	r2, r3
 8000c06:	db25      	blt.n	8000c54 <fsm_pedestrian_run+0x12c>
                    indexForSpeed = needMore - timerTraffic2;
 8000c08:	4b5e      	ldr	r3, [pc, #376]	; (8000d84 <fsm_pedestrian_run+0x25c>)
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	687a      	ldr	r2, [r7, #4]
 8000c0e:	1ad3      	subs	r3, r2, r3
 8000c10:	4a58      	ldr	r2, [pc, #352]	; (8000d74 <fsm_pedestrian_run+0x24c>)
 8000c12:	6013      	str	r3, [r2, #0]
                    if (timerFlag[3] == 1) {
 8000c14:	4b5a      	ldr	r3, [pc, #360]	; (8000d80 <fsm_pedestrian_run+0x258>)
 8000c16:	68db      	ldr	r3, [r3, #12]
 8000c18:	2b01      	cmp	r3, #1
 8000c1a:	d113      	bne.n	8000c44 <fsm_pedestrian_run+0x11c>
                        buzzerProcess(512 * (1 + indexForSpeed));
 8000c1c:	4b55      	ldr	r3, [pc, #340]	; (8000d74 <fsm_pedestrian_run+0x24c>)
 8000c1e:	681b      	ldr	r3, [r3, #0]
 8000c20:	3301      	adds	r3, #1
 8000c22:	025b      	lsls	r3, r3, #9
 8000c24:	4618      	mov	r0, r3
 8000c26:	f7ff ff6f 	bl	8000b08 <buzzerProcess>
                        setTimer(3, speed[indexForSpeed]); // Set the speed through array
 8000c2a:	4b52      	ldr	r3, [pc, #328]	; (8000d74 <fsm_pedestrian_run+0x24c>)
 8000c2c:	681b      	ldr	r3, [r3, #0]
 8000c2e:	4a56      	ldr	r2, [pc, #344]	; (8000d88 <fsm_pedestrian_run+0x260>)
 8000c30:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c34:	4619      	mov	r1, r3
 8000c36:	2003      	movs	r0, #3
 8000c38:	f000 fefc 	bl	8001a34 <setTimer>
                        setTimer(4, 20); // Set delay for turn off buzzer
 8000c3c:	2114      	movs	r1, #20
 8000c3e:	2004      	movs	r0, #4
 8000c40:	f000 fef8 	bl	8001a34 <setTimer>
                    if (timerFlag[4]==1){
 8000c44:	4b4e      	ldr	r3, [pc, #312]	; (8000d80 <fsm_pedestrian_run+0x258>)
 8000c46:	691b      	ldr	r3, [r3, #16]
 8000c48:	2b01      	cmp	r3, #1
 8000c4a:	d15b      	bne.n	8000d04 <fsm_pedestrian_run+0x1dc>
                    	buzzerProcess(0);
 8000c4c:	2000      	movs	r0, #0
 8000c4e:	f7ff ff5b 	bl	8000b08 <buzzerProcess>
                    if (timerFlag[4]==1){
 8000c52:	e057      	b.n	8000d04 <fsm_pedestrian_run+0x1dc>
                } else if (status == RED_YELLOW) {
 8000c54:	4b49      	ldr	r3, [pc, #292]	; (8000d7c <fsm_pedestrian_run+0x254>)
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	2b16      	cmp	r3, #22
 8000c5a:	d17d      	bne.n	8000d58 <fsm_pedestrian_run+0x230>
                    if (timerFlag[3] == 1) {
 8000c5c:	4b48      	ldr	r3, [pc, #288]	; (8000d80 <fsm_pedestrian_run+0x258>)
 8000c5e:	68db      	ldr	r3, [r3, #12]
 8000c60:	2b01      	cmp	r3, #1
 8000c62:	d116      	bne.n	8000c92 <fsm_pedestrian_run+0x16a>
                        buzzerProcess(512 * (5 - timerTraffic2 + 1));
 8000c64:	4b47      	ldr	r3, [pc, #284]	; (8000d84 <fsm_pedestrian_run+0x25c>)
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	f1c3 0306 	rsb	r3, r3, #6
 8000c6c:	025b      	lsls	r3, r3, #9
 8000c6e:	4618      	mov	r0, r3
 8000c70:	f7ff ff4a 	bl	8000b08 <buzzerProcess>
                        setTimer(3, speed[5 - timerTraffic2]);
 8000c74:	4b43      	ldr	r3, [pc, #268]	; (8000d84 <fsm_pedestrian_run+0x25c>)
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	f1c3 0305 	rsb	r3, r3, #5
 8000c7c:	4a42      	ldr	r2, [pc, #264]	; (8000d88 <fsm_pedestrian_run+0x260>)
 8000c7e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c82:	4619      	mov	r1, r3
 8000c84:	2003      	movs	r0, #3
 8000c86:	f000 fed5 	bl	8001a34 <setTimer>
                        setTimer(4, 20);
 8000c8a:	2114      	movs	r1, #20
 8000c8c:	2004      	movs	r0, #4
 8000c8e:	f000 fed1 	bl	8001a34 <setTimer>
                    if (timerFlag[4] == 1) {
 8000c92:	4b3b      	ldr	r3, [pc, #236]	; (8000d80 <fsm_pedestrian_run+0x258>)
 8000c94:	691b      	ldr	r3, [r3, #16]
 8000c96:	2b01      	cmp	r3, #1
 8000c98:	d15e      	bne.n	8000d58 <fsm_pedestrian_run+0x230>
                        buzzerProcess(0);
 8000c9a:	2000      	movs	r0, #0
 8000c9c:	f7ff ff34 	bl	8000b08 <buzzerProcess>
            break;
 8000ca0:	e05a      	b.n	8000d58 <fsm_pedestrian_run+0x230>
            } else if (durationYELLOW >= 5000 && status == RED_YELLOW && timerTraffic2 <= 5) {
 8000ca2:	4b31      	ldr	r3, [pc, #196]	; (8000d68 <fsm_pedestrian_run+0x240>)
 8000ca4:	681b      	ldr	r3, [r3, #0]
 8000ca6:	f241 3287 	movw	r2, #4999	; 0x1387
 8000caa:	4293      	cmp	r3, r2
 8000cac:	dd54      	ble.n	8000d58 <fsm_pedestrian_run+0x230>
 8000cae:	4b33      	ldr	r3, [pc, #204]	; (8000d7c <fsm_pedestrian_run+0x254>)
 8000cb0:	681b      	ldr	r3, [r3, #0]
 8000cb2:	2b16      	cmp	r3, #22
 8000cb4:	d150      	bne.n	8000d58 <fsm_pedestrian_run+0x230>
 8000cb6:	4b33      	ldr	r3, [pc, #204]	; (8000d84 <fsm_pedestrian_run+0x25c>)
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	2b05      	cmp	r3, #5
 8000cbc:	dc4c      	bgt.n	8000d58 <fsm_pedestrian_run+0x230>
                if (timerFlag[3] == 1) {
 8000cbe:	4b30      	ldr	r3, [pc, #192]	; (8000d80 <fsm_pedestrian_run+0x258>)
 8000cc0:	68db      	ldr	r3, [r3, #12]
 8000cc2:	2b01      	cmp	r3, #1
 8000cc4:	d116      	bne.n	8000cf4 <fsm_pedestrian_run+0x1cc>
                    buzzerProcess(512 * (5 - timerTraffic2 + 1));
 8000cc6:	4b2f      	ldr	r3, [pc, #188]	; (8000d84 <fsm_pedestrian_run+0x25c>)
 8000cc8:	681b      	ldr	r3, [r3, #0]
 8000cca:	f1c3 0306 	rsb	r3, r3, #6
 8000cce:	025b      	lsls	r3, r3, #9
 8000cd0:	4618      	mov	r0, r3
 8000cd2:	f7ff ff19 	bl	8000b08 <buzzerProcess>
                    setTimer(3, speed[5 - timerTraffic2]);
 8000cd6:	4b2b      	ldr	r3, [pc, #172]	; (8000d84 <fsm_pedestrian_run+0x25c>)
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	f1c3 0305 	rsb	r3, r3, #5
 8000cde:	4a2a      	ldr	r2, [pc, #168]	; (8000d88 <fsm_pedestrian_run+0x260>)
 8000ce0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ce4:	4619      	mov	r1, r3
 8000ce6:	2003      	movs	r0, #3
 8000ce8:	f000 fea4 	bl	8001a34 <setTimer>
                    setTimer(4, 20);
 8000cec:	2114      	movs	r1, #20
 8000cee:	2004      	movs	r0, #4
 8000cf0:	f000 fea0 	bl	8001a34 <setTimer>
                if (timerFlag[4] == 1) {
 8000cf4:	4b22      	ldr	r3, [pc, #136]	; (8000d80 <fsm_pedestrian_run+0x258>)
 8000cf6:	691b      	ldr	r3, [r3, #16]
 8000cf8:	2b01      	cmp	r3, #1
 8000cfa:	d12d      	bne.n	8000d58 <fsm_pedestrian_run+0x230>
                    buzzerProcess(0);
 8000cfc:	2000      	movs	r0, #0
 8000cfe:	f7ff ff03 	bl	8000b08 <buzzerProcess>
            break;
 8000d02:	e029      	b.n	8000d58 <fsm_pedestrian_run+0x230>
 8000d04:	e028      	b.n	8000d58 <fsm_pedestrian_run+0x230>
            buzzerProcess(0);
 8000d06:	2000      	movs	r0, #0
 8000d08:	f7ff fefe 	bl	8000b08 <buzzerProcess>
            indexForSpeed = 0;
 8000d0c:	4b19      	ldr	r3, [pc, #100]	; (8000d74 <fsm_pedestrian_run+0x24c>)
 8000d0e:	2200      	movs	r2, #0
 8000d10:	601a      	str	r2, [r3, #0]
            setTimer(3, 10);
 8000d12:	210a      	movs	r1, #10
 8000d14:	2003      	movs	r0, #3
 8000d16:	f000 fe8d 	bl	8001a34 <setTimer>
            setTimer(4, 10);
 8000d1a:	210a      	movs	r1, #10
 8000d1c:	2004      	movs	r0, #4
 8000d1e:	f000 fe89 	bl	8001a34 <setTimer>
            Pedestrian_setColor(AUTO_RED);
 8000d22:	2002      	movs	r0, #2
 8000d24:	f000 f958 	bl	8000fd8 <Pedestrian_setColor>
            if (timerFlag[2] == 1) {
 8000d28:	4b15      	ldr	r3, [pc, #84]	; (8000d80 <fsm_pedestrian_run+0x258>)
 8000d2a:	689b      	ldr	r3, [r3, #8]
 8000d2c:	2b01      	cmp	r3, #1
 8000d2e:	d103      	bne.n	8000d38 <fsm_pedestrian_run+0x210>
                pedestrianStatus = INIT;
 8000d30:	4b0f      	ldr	r3, [pc, #60]	; (8000d70 <fsm_pedestrian_run+0x248>)
 8000d32:	2201      	movs	r2, #1
 8000d34:	601a      	str	r2, [r3, #0]
            break;
 8000d36:	e011      	b.n	8000d5c <fsm_pedestrian_run+0x234>
            } else if (status == RED_GREEN || status == RED_YELLOW) {
 8000d38:	4b10      	ldr	r3, [pc, #64]	; (8000d7c <fsm_pedestrian_run+0x254>)
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	2b15      	cmp	r3, #21
 8000d3e:	d003      	beq.n	8000d48 <fsm_pedestrian_run+0x220>
 8000d40:	4b0e      	ldr	r3, [pc, #56]	; (8000d7c <fsm_pedestrian_run+0x254>)
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	2b16      	cmp	r3, #22
 8000d46:	d109      	bne.n	8000d5c <fsm_pedestrian_run+0x234>
                pedestrianStatus = AUTO_GREEN;
 8000d48:	4b09      	ldr	r3, [pc, #36]	; (8000d70 <fsm_pedestrian_run+0x248>)
 8000d4a:	2203      	movs	r2, #3
 8000d4c:	601a      	str	r2, [r3, #0]
            break;
 8000d4e:	e005      	b.n	8000d5c <fsm_pedestrian_run+0x234>
            break;
 8000d50:	bf00      	nop
 8000d52:	e004      	b.n	8000d5e <fsm_pedestrian_run+0x236>
            break;
 8000d54:	bf00      	nop
 8000d56:	e002      	b.n	8000d5e <fsm_pedestrian_run+0x236>
            break;
 8000d58:	bf00      	nop
 8000d5a:	e000      	b.n	8000d5e <fsm_pedestrian_run+0x236>
            break;
 8000d5c:	bf00      	nop
    }
}
 8000d5e:	bf00      	nop
 8000d60:	3708      	adds	r7, #8
 8000d62:	46bd      	mov	sp, r7
 8000d64:	bd80      	pop	{r7, pc}
 8000d66:	bf00      	nop
 8000d68:	20000020 	.word	0x20000020
 8000d6c:	10624dd3 	.word	0x10624dd3
 8000d70:	20000000 	.word	0x20000000
 8000d74:	200000d4 	.word	0x200000d4
 8000d78:	200000d0 	.word	0x200000d0
 8000d7c:	20000018 	.word	0x20000018
 8000d80:	200001ec 	.word	0x200001ec
 8000d84:	200000dc 	.word	0x200000dc
 8000d88:	20000004 	.word	0x20000004

08000d8c <blinkLEDs>:
 */
#include "handle_leds.h"
int blinkFlag1 = 0;
int blinkFlag2 = 0;

void blinkLEDs(int traffic, int color){
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b082      	sub	sp, #8
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	6078      	str	r0, [r7, #4]
 8000d94:	6039      	str	r1, [r7, #0]
	// set flag for blinking
	if(traffic == TRAFFIC_1){
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	2b07      	cmp	r3, #7
 8000d9a:	d13c      	bne.n	8000e16 <blinkLEDs+0x8a>
		blinkFlag1 = 1 - blinkFlag1;
 8000d9c:	4b42      	ldr	r3, [pc, #264]	; (8000ea8 <blinkLEDs+0x11c>)
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	f1c3 0301 	rsb	r3, r3, #1
 8000da4:	4a40      	ldr	r2, [pc, #256]	; (8000ea8 <blinkLEDs+0x11c>)
 8000da6:	6013      	str	r3, [r2, #0]
		switch(color){
 8000da8:	683b      	ldr	r3, [r7, #0]
 8000daa:	2b04      	cmp	r3, #4
 8000dac:	d017      	beq.n	8000dde <blinkLEDs+0x52>
 8000dae:	683b      	ldr	r3, [r7, #0]
 8000db0:	2b04      	cmp	r3, #4
 8000db2:	dc70      	bgt.n	8000e96 <blinkLEDs+0x10a>
 8000db4:	683b      	ldr	r3, [r7, #0]
 8000db6:	2b02      	cmp	r3, #2
 8000db8:	d003      	beq.n	8000dc2 <blinkLEDs+0x36>
 8000dba:	683b      	ldr	r3, [r7, #0]
 8000dbc:	2b03      	cmp	r3, #3
 8000dbe:	d01c      	beq.n	8000dfa <blinkLEDs+0x6e>
			case AUTO_GREEN:
				if(blinkFlag1) Traffic_setColor(1, AUTO_GREEN);
				else Traffic_setColor(1, OFF_LED);
				break;
			default:
				break;
 8000dc0:	e069      	b.n	8000e96 <blinkLEDs+0x10a>
				if(blinkFlag1) Traffic_setColor(1, AUTO_RED);
 8000dc2:	4b39      	ldr	r3, [pc, #228]	; (8000ea8 <blinkLEDs+0x11c>)
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d004      	beq.n	8000dd4 <blinkLEDs+0x48>
 8000dca:	2102      	movs	r1, #2
 8000dcc:	2001      	movs	r0, #1
 8000dce:	f000 f86f 	bl	8000eb0 <Traffic_setColor>
				break;
 8000dd2:	e065      	b.n	8000ea0 <blinkLEDs+0x114>
				else Traffic_setColor(1, OFF_LED);
 8000dd4:	2105      	movs	r1, #5
 8000dd6:	2001      	movs	r0, #1
 8000dd8:	f000 f86a 	bl	8000eb0 <Traffic_setColor>
				break;
 8000ddc:	e060      	b.n	8000ea0 <blinkLEDs+0x114>
				if(blinkFlag1) Traffic_setColor(1, AUTO_YELLOW);
 8000dde:	4b32      	ldr	r3, [pc, #200]	; (8000ea8 <blinkLEDs+0x11c>)
 8000de0:	681b      	ldr	r3, [r3, #0]
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d004      	beq.n	8000df0 <blinkLEDs+0x64>
 8000de6:	2104      	movs	r1, #4
 8000de8:	2001      	movs	r0, #1
 8000dea:	f000 f861 	bl	8000eb0 <Traffic_setColor>
				break;
 8000dee:	e057      	b.n	8000ea0 <blinkLEDs+0x114>
				else Traffic_setColor(1, OFF_LED);
 8000df0:	2105      	movs	r1, #5
 8000df2:	2001      	movs	r0, #1
 8000df4:	f000 f85c 	bl	8000eb0 <Traffic_setColor>
				break;
 8000df8:	e052      	b.n	8000ea0 <blinkLEDs+0x114>
				if(blinkFlag1) Traffic_setColor(1, AUTO_GREEN);
 8000dfa:	4b2b      	ldr	r3, [pc, #172]	; (8000ea8 <blinkLEDs+0x11c>)
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d004      	beq.n	8000e0c <blinkLEDs+0x80>
 8000e02:	2103      	movs	r1, #3
 8000e04:	2001      	movs	r0, #1
 8000e06:	f000 f853 	bl	8000eb0 <Traffic_setColor>
				break;
 8000e0a:	e049      	b.n	8000ea0 <blinkLEDs+0x114>
				else Traffic_setColor(1, OFF_LED);
 8000e0c:	2105      	movs	r1, #5
 8000e0e:	2001      	movs	r0, #1
 8000e10:	f000 f84e 	bl	8000eb0 <Traffic_setColor>
				break;
 8000e14:	e044      	b.n	8000ea0 <blinkLEDs+0x114>
		}
	}

	else if(traffic == TRAFFIC_2){
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	2b08      	cmp	r3, #8
 8000e1a:	d13e      	bne.n	8000e9a <blinkLEDs+0x10e>
		blinkFlag2 = 1 - blinkFlag2;
 8000e1c:	4b23      	ldr	r3, [pc, #140]	; (8000eac <blinkLEDs+0x120>)
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	f1c3 0301 	rsb	r3, r3, #1
 8000e24:	4a21      	ldr	r2, [pc, #132]	; (8000eac <blinkLEDs+0x120>)
 8000e26:	6013      	str	r3, [r2, #0]
		switch(color){
 8000e28:	683b      	ldr	r3, [r7, #0]
 8000e2a:	2b04      	cmp	r3, #4
 8000e2c:	d017      	beq.n	8000e5e <blinkLEDs+0xd2>
 8000e2e:	683b      	ldr	r3, [r7, #0]
 8000e30:	2b04      	cmp	r3, #4
 8000e32:	dc34      	bgt.n	8000e9e <blinkLEDs+0x112>
 8000e34:	683b      	ldr	r3, [r7, #0]
 8000e36:	2b02      	cmp	r3, #2
 8000e38:	d003      	beq.n	8000e42 <blinkLEDs+0xb6>
 8000e3a:	683b      	ldr	r3, [r7, #0]
 8000e3c:	2b03      	cmp	r3, #3
 8000e3e:	d01c      	beq.n	8000e7a <blinkLEDs+0xee>
			case AUTO_GREEN:
				if(blinkFlag2) Traffic_setColor(2, AUTO_GREEN);
				else Traffic_setColor(2, OFF_LED);
				break;
			default:
				break;
 8000e40:	e02d      	b.n	8000e9e <blinkLEDs+0x112>
				if(blinkFlag2) Traffic_setColor(2, AUTO_RED);
 8000e42:	4b1a      	ldr	r3, [pc, #104]	; (8000eac <blinkLEDs+0x120>)
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d004      	beq.n	8000e54 <blinkLEDs+0xc8>
 8000e4a:	2102      	movs	r1, #2
 8000e4c:	2002      	movs	r0, #2
 8000e4e:	f000 f82f 	bl	8000eb0 <Traffic_setColor>
				break;
 8000e52:	e025      	b.n	8000ea0 <blinkLEDs+0x114>
				else Traffic_setColor(2, OFF_LED);
 8000e54:	2105      	movs	r1, #5
 8000e56:	2002      	movs	r0, #2
 8000e58:	f000 f82a 	bl	8000eb0 <Traffic_setColor>
				break;
 8000e5c:	e020      	b.n	8000ea0 <blinkLEDs+0x114>
				if(blinkFlag2) Traffic_setColor(2, AUTO_YELLOW);
 8000e5e:	4b13      	ldr	r3, [pc, #76]	; (8000eac <blinkLEDs+0x120>)
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	d004      	beq.n	8000e70 <blinkLEDs+0xe4>
 8000e66:	2104      	movs	r1, #4
 8000e68:	2002      	movs	r0, #2
 8000e6a:	f000 f821 	bl	8000eb0 <Traffic_setColor>
				break;
 8000e6e:	e017      	b.n	8000ea0 <blinkLEDs+0x114>
				else Traffic_setColor(2, OFF_LED);
 8000e70:	2105      	movs	r1, #5
 8000e72:	2002      	movs	r0, #2
 8000e74:	f000 f81c 	bl	8000eb0 <Traffic_setColor>
				break;
 8000e78:	e012      	b.n	8000ea0 <blinkLEDs+0x114>
				if(blinkFlag2) Traffic_setColor(2, AUTO_GREEN);
 8000e7a:	4b0c      	ldr	r3, [pc, #48]	; (8000eac <blinkLEDs+0x120>)
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d004      	beq.n	8000e8c <blinkLEDs+0x100>
 8000e82:	2103      	movs	r1, #3
 8000e84:	2002      	movs	r0, #2
 8000e86:	f000 f813 	bl	8000eb0 <Traffic_setColor>
				break;
 8000e8a:	e009      	b.n	8000ea0 <blinkLEDs+0x114>
				else Traffic_setColor(2, OFF_LED);
 8000e8c:	2105      	movs	r1, #5
 8000e8e:	2002      	movs	r0, #2
 8000e90:	f000 f80e 	bl	8000eb0 <Traffic_setColor>
				break;
 8000e94:	e004      	b.n	8000ea0 <blinkLEDs+0x114>
				break;
 8000e96:	bf00      	nop
 8000e98:	e002      	b.n	8000ea0 <blinkLEDs+0x114>
		}
	}
 8000e9a:	bf00      	nop
 8000e9c:	e000      	b.n	8000ea0 <blinkLEDs+0x114>
				break;
 8000e9e:	bf00      	nop
}
 8000ea0:	bf00      	nop
 8000ea2:	3708      	adds	r7, #8
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	bd80      	pop	{r7, pc}
 8000ea8:	200000e4 	.word	0x200000e4
 8000eac:	200000e8 	.word	0x200000e8

08000eb0 <Traffic_setColor>:

void Traffic_setColor(int option, int color){
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	b082      	sub	sp, #8
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	6078      	str	r0, [r7, #4]
 8000eb8:	6039      	str	r1, [r7, #0]
	if(option == 1){
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	2b01      	cmp	r3, #1
 8000ebe:	d13f      	bne.n	8000f40 <Traffic_setColor+0x90>
 8000ec0:	683b      	ldr	r3, [r7, #0]
 8000ec2:	3b02      	subs	r3, #2
 8000ec4:	2b03      	cmp	r3, #3
 8000ec6:	d879      	bhi.n	8000fbc <Traffic_setColor+0x10c>
 8000ec8:	a201      	add	r2, pc, #4	; (adr r2, 8000ed0 <Traffic_setColor+0x20>)
 8000eca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ece:	bf00      	nop
 8000ed0:	08000ee1 	.word	0x08000ee1
 8000ed4:	08000f11 	.word	0x08000f11
 8000ed8:	08000ef9 	.word	0x08000ef9
 8000edc:	08000f29 	.word	0x08000f29
		switch(color){
			case AUTO_RED:
				HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, SET);
 8000ee0:	2210      	movs	r2, #16
 8000ee2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000ee6:	483a      	ldr	r0, [pc, #232]	; (8000fd0 <Traffic_setColor+0x120>)
 8000ee8:	f001 fb79 	bl	80025de <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, RESET);
 8000eec:	2200      	movs	r2, #0
 8000eee:	2108      	movs	r1, #8
 8000ef0:	4838      	ldr	r0, [pc, #224]	; (8000fd4 <Traffic_setColor+0x124>)
 8000ef2:	f001 fb74 	bl	80025de <HAL_GPIO_WritePin>
				break;
 8000ef6:	e066      	b.n	8000fc6 <Traffic_setColor+0x116>
			case AUTO_YELLOW:
				HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, SET);
 8000ef8:	2210      	movs	r2, #16
 8000efa:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000efe:	4834      	ldr	r0, [pc, #208]	; (8000fd0 <Traffic_setColor+0x120>)
 8000f00:	f001 fb6d 	bl	80025de <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, SET);
 8000f04:	2210      	movs	r2, #16
 8000f06:	2108      	movs	r1, #8
 8000f08:	4832      	ldr	r0, [pc, #200]	; (8000fd4 <Traffic_setColor+0x124>)
 8000f0a:	f001 fb68 	bl	80025de <HAL_GPIO_WritePin>
				break;
 8000f0e:	e05a      	b.n	8000fc6 <Traffic_setColor+0x116>
			case AUTO_GREEN:
				HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, RESET);
 8000f10:	2200      	movs	r2, #0
 8000f12:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f16:	482e      	ldr	r0, [pc, #184]	; (8000fd0 <Traffic_setColor+0x120>)
 8000f18:	f001 fb61 	bl	80025de <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, SET);
 8000f1c:	2210      	movs	r2, #16
 8000f1e:	2108      	movs	r1, #8
 8000f20:	482c      	ldr	r0, [pc, #176]	; (8000fd4 <Traffic_setColor+0x124>)
 8000f22:	f001 fb5c 	bl	80025de <HAL_GPIO_WritePin>
				break;
 8000f26:	e04e      	b.n	8000fc6 <Traffic_setColor+0x116>
			case OFF_LED:
				HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, RESET);
 8000f28:	2200      	movs	r2, #0
 8000f2a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f2e:	4828      	ldr	r0, [pc, #160]	; (8000fd0 <Traffic_setColor+0x120>)
 8000f30:	f001 fb55 	bl	80025de <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, RESET);
 8000f34:	2200      	movs	r2, #0
 8000f36:	2108      	movs	r1, #8
 8000f38:	4826      	ldr	r0, [pc, #152]	; (8000fd4 <Traffic_setColor+0x124>)
 8000f3a:	f001 fb50 	bl	80025de <HAL_GPIO_WritePin>
				break;
 8000f3e:	e042      	b.n	8000fc6 <Traffic_setColor+0x116>
			default:
				break;
		}
	}
	else if(option == 2){
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	2b02      	cmp	r3, #2
 8000f44:	d13c      	bne.n	8000fc0 <Traffic_setColor+0x110>
 8000f46:	683b      	ldr	r3, [r7, #0]
 8000f48:	3b02      	subs	r3, #2
 8000f4a:	2b03      	cmp	r3, #3
 8000f4c:	d83a      	bhi.n	8000fc4 <Traffic_setColor+0x114>
 8000f4e:	a201      	add	r2, pc, #4	; (adr r2, 8000f54 <Traffic_setColor+0xa4>)
 8000f50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f54:	08000f65 	.word	0x08000f65
 8000f58:	08000f91 	.word	0x08000f91
 8000f5c:	08000f7b 	.word	0x08000f7b
 8000f60:	08000fa7 	.word	0x08000fa7
		switch(color){
			case AUTO_RED:
				HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, SET);
 8000f64:	2210      	movs	r2, #16
 8000f66:	2120      	movs	r1, #32
 8000f68:	481a      	ldr	r0, [pc, #104]	; (8000fd4 <Traffic_setColor+0x124>)
 8000f6a:	f001 fb38 	bl	80025de <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, RESET);
 8000f6e:	2200      	movs	r2, #0
 8000f70:	2110      	movs	r1, #16
 8000f72:	4818      	ldr	r0, [pc, #96]	; (8000fd4 <Traffic_setColor+0x124>)
 8000f74:	f001 fb33 	bl	80025de <HAL_GPIO_WritePin>
				break;
 8000f78:	e025      	b.n	8000fc6 <Traffic_setColor+0x116>
			case AUTO_YELLOW:
				HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, SET);
 8000f7a:	2210      	movs	r2, #16
 8000f7c:	2120      	movs	r1, #32
 8000f7e:	4815      	ldr	r0, [pc, #84]	; (8000fd4 <Traffic_setColor+0x124>)
 8000f80:	f001 fb2d 	bl	80025de <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, SET);
 8000f84:	2210      	movs	r2, #16
 8000f86:	2110      	movs	r1, #16
 8000f88:	4812      	ldr	r0, [pc, #72]	; (8000fd4 <Traffic_setColor+0x124>)
 8000f8a:	f001 fb28 	bl	80025de <HAL_GPIO_WritePin>
				break;
 8000f8e:	e01a      	b.n	8000fc6 <Traffic_setColor+0x116>
			case AUTO_GREEN:
				HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, RESET);
 8000f90:	2200      	movs	r2, #0
 8000f92:	2120      	movs	r1, #32
 8000f94:	480f      	ldr	r0, [pc, #60]	; (8000fd4 <Traffic_setColor+0x124>)
 8000f96:	f001 fb22 	bl	80025de <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, SET);
 8000f9a:	2210      	movs	r2, #16
 8000f9c:	2110      	movs	r1, #16
 8000f9e:	480d      	ldr	r0, [pc, #52]	; (8000fd4 <Traffic_setColor+0x124>)
 8000fa0:	f001 fb1d 	bl	80025de <HAL_GPIO_WritePin>
				break;
 8000fa4:	e00f      	b.n	8000fc6 <Traffic_setColor+0x116>
			case OFF_LED:
				HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, RESET);
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	2120      	movs	r1, #32
 8000faa:	480a      	ldr	r0, [pc, #40]	; (8000fd4 <Traffic_setColor+0x124>)
 8000fac:	f001 fb17 	bl	80025de <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, RESET);
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	2110      	movs	r1, #16
 8000fb4:	4807      	ldr	r0, [pc, #28]	; (8000fd4 <Traffic_setColor+0x124>)
 8000fb6:	f001 fb12 	bl	80025de <HAL_GPIO_WritePin>
				break;
 8000fba:	e004      	b.n	8000fc6 <Traffic_setColor+0x116>
				break;
 8000fbc:	bf00      	nop
 8000fbe:	e002      	b.n	8000fc6 <Traffic_setColor+0x116>
			default:
				break;
		}
	}
 8000fc0:	bf00      	nop
 8000fc2:	e000      	b.n	8000fc6 <Traffic_setColor+0x116>
				break;
 8000fc4:	bf00      	nop
}
 8000fc6:	bf00      	nop
 8000fc8:	3708      	adds	r7, #8
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	bd80      	pop	{r7, pc}
 8000fce:	bf00      	nop
 8000fd0:	40010800 	.word	0x40010800
 8000fd4:	40010c00 	.word	0x40010c00

08000fd8 <Pedestrian_setColor>:

void Pedestrian_setColor(int color){
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b082      	sub	sp, #8
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]
	if(color == AUTO_RED){
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	2b02      	cmp	r3, #2
 8000fe4:	d10c      	bne.n	8001000 <Pedestrian_setColor+0x28>
		// RED LED
		HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, SET);
 8000fe6:	2210      	movs	r2, #16
 8000fe8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000fec:	4816      	ldr	r0, [pc, #88]	; (8001048 <Pedestrian_setColor+0x70>)
 8000fee:	f001 faf6 	bl	80025de <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D7_GPIO_Port, D7_Pin, RESET);
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ff8:	4814      	ldr	r0, [pc, #80]	; (800104c <Pedestrian_setColor+0x74>)
 8000ffa:	f001 faf0 	bl	80025de <HAL_GPIO_WritePin>
	else if(color == OFF_LED){
		// OFF LED
		HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, RESET);
		HAL_GPIO_WritePin(D7_GPIO_Port, D7_Pin, RESET);
	}
}
 8000ffe:	e01e      	b.n	800103e <Pedestrian_setColor+0x66>
	else if(color == AUTO_GREEN){
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	2b03      	cmp	r3, #3
 8001004:	d10c      	bne.n	8001020 <Pedestrian_setColor+0x48>
		HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, RESET);
 8001006:	2200      	movs	r2, #0
 8001008:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800100c:	480e      	ldr	r0, [pc, #56]	; (8001048 <Pedestrian_setColor+0x70>)
 800100e:	f001 fae6 	bl	80025de <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D7_GPIO_Port, D7_Pin, SET);
 8001012:	2210      	movs	r2, #16
 8001014:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001018:	480c      	ldr	r0, [pc, #48]	; (800104c <Pedestrian_setColor+0x74>)
 800101a:	f001 fae0 	bl	80025de <HAL_GPIO_WritePin>
}
 800101e:	e00e      	b.n	800103e <Pedestrian_setColor+0x66>
	else if(color == OFF_LED){
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	2b05      	cmp	r3, #5
 8001024:	d10b      	bne.n	800103e <Pedestrian_setColor+0x66>
		HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, RESET);
 8001026:	2200      	movs	r2, #0
 8001028:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800102c:	4806      	ldr	r0, [pc, #24]	; (8001048 <Pedestrian_setColor+0x70>)
 800102e:	f001 fad6 	bl	80025de <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D7_GPIO_Port, D7_Pin, RESET);
 8001032:	2200      	movs	r2, #0
 8001034:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001038:	4804      	ldr	r0, [pc, #16]	; (800104c <Pedestrian_setColor+0x74>)
 800103a:	f001 fad0 	bl	80025de <HAL_GPIO_WritePin>
}
 800103e:	bf00      	nop
 8001040:	3708      	adds	r7, #8
 8001042:	46bd      	mov	sp, r7
 8001044:	bd80      	pop	{r7, pc}
 8001046:	bf00      	nop
 8001048:	40010c00 	.word	0x40010c00
 800104c:	40010800 	.word	0x40010800

08001050 <button_reading>:
int buttonTimeOut[NO_OF_BUTTONS] = {0};

uint16_t pins[NO_OF_BUTTONS] = {A0_Pin, A1_Pin, A2_Pin, A3_Pin};
GPIO_TypeDef* ports[NO_OF_BUTTONS] = {A0_GPIO_Port, A1_GPIO_Port, A2_GPIO_Port, A3_GPIO_Port};

void button_reading(){
 8001050:	b580      	push	{r7, lr}
 8001052:	b082      	sub	sp, #8
 8001054:	af00      	add	r7, sp, #0
	for(int i = 0; i < NO_OF_BUTTONS; i++){
 8001056:	2300      	movs	r3, #0
 8001058:	607b      	str	r3, [r7, #4]
 800105a:	e078      	b.n	800114e <button_reading+0xfe>
		debounceButtonBuffer3[i] = debounceButtonBuffer2[i];
 800105c:	4a40      	ldr	r2, [pc, #256]	; (8001160 <button_reading+0x110>)
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	4413      	add	r3, r2
 8001062:	7819      	ldrb	r1, [r3, #0]
 8001064:	4a3f      	ldr	r2, [pc, #252]	; (8001164 <button_reading+0x114>)
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	4413      	add	r3, r2
 800106a:	460a      	mov	r2, r1
 800106c:	701a      	strb	r2, [r3, #0]
		debounceButtonBuffer2[i] = debounceButtonBuffer1[i];
 800106e:	4a3e      	ldr	r2, [pc, #248]	; (8001168 <button_reading+0x118>)
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	4413      	add	r3, r2
 8001074:	7819      	ldrb	r1, [r3, #0]
 8001076:	4a3a      	ldr	r2, [pc, #232]	; (8001160 <button_reading+0x110>)
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	4413      	add	r3, r2
 800107c:	460a      	mov	r2, r1
 800107e:	701a      	strb	r2, [r3, #0]
		debounceButtonBuffer1[i] = HAL_GPIO_ReadPin(ports[i], pins[i]);
 8001080:	4a3a      	ldr	r2, [pc, #232]	; (800116c <button_reading+0x11c>)
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001088:	4939      	ldr	r1, [pc, #228]	; (8001170 <button_reading+0x120>)
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001090:	4619      	mov	r1, r3
 8001092:	4610      	mov	r0, r2
 8001094:	f001 fa8c 	bl	80025b0 <HAL_GPIO_ReadPin>
 8001098:	4603      	mov	r3, r0
 800109a:	4619      	mov	r1, r3
 800109c:	4a32      	ldr	r2, [pc, #200]	; (8001168 <button_reading+0x118>)
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	4413      	add	r3, r2
 80010a2:	460a      	mov	r2, r1
 80010a4:	701a      	strb	r2, [r3, #0]
		if((debounceButtonBuffer3[i] == debounceButtonBuffer2[i]) && (debounceButtonBuffer2[i] == debounceButtonBuffer1[i])){
 80010a6:	4a2f      	ldr	r2, [pc, #188]	; (8001164 <button_reading+0x114>)
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	4413      	add	r3, r2
 80010ac:	781a      	ldrb	r2, [r3, #0]
 80010ae:	492c      	ldr	r1, [pc, #176]	; (8001160 <button_reading+0x110>)
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	440b      	add	r3, r1
 80010b4:	781b      	ldrb	r3, [r3, #0]
 80010b6:	429a      	cmp	r2, r3
 80010b8:	d146      	bne.n	8001148 <button_reading+0xf8>
 80010ba:	4a29      	ldr	r2, [pc, #164]	; (8001160 <button_reading+0x110>)
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	4413      	add	r3, r2
 80010c0:	781a      	ldrb	r2, [r3, #0]
 80010c2:	4929      	ldr	r1, [pc, #164]	; (8001168 <button_reading+0x118>)
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	440b      	add	r3, r1
 80010c8:	781b      	ldrb	r3, [r3, #0]
 80010ca:	429a      	cmp	r2, r3
 80010cc:	d13c      	bne.n	8001148 <button_reading+0xf8>
			if(debounceButtonBuffer1[i] != buttonBuffer[i]){
 80010ce:	4a26      	ldr	r2, [pc, #152]	; (8001168 <button_reading+0x118>)
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	4413      	add	r3, r2
 80010d4:	781a      	ldrb	r2, [r3, #0]
 80010d6:	4927      	ldr	r1, [pc, #156]	; (8001174 <button_reading+0x124>)
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	440b      	add	r3, r1
 80010dc:	781b      	ldrb	r3, [r3, #0]
 80010de:	429a      	cmp	r2, r3
 80010e0:	d019      	beq.n	8001116 <button_reading+0xc6>
				buttonBuffer[i] = debounceButtonBuffer1[i];
 80010e2:	4a21      	ldr	r2, [pc, #132]	; (8001168 <button_reading+0x118>)
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	4413      	add	r3, r2
 80010e8:	7819      	ldrb	r1, [r3, #0]
 80010ea:	4a22      	ldr	r2, [pc, #136]	; (8001174 <button_reading+0x124>)
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	4413      	add	r3, r2
 80010f0:	460a      	mov	r2, r1
 80010f2:	701a      	strb	r2, [r3, #0]
				if(buttonBuffer[i] == BUTTON_IS_PRESSED){
 80010f4:	4a1f      	ldr	r2, [pc, #124]	; (8001174 <button_reading+0x124>)
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	4413      	add	r3, r2
 80010fa:	781b      	ldrb	r3, [r3, #0]
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d123      	bne.n	8001148 <button_reading+0xf8>
					buttonFlag[i] = 1;
 8001100:	4a1d      	ldr	r2, [pc, #116]	; (8001178 <button_reading+0x128>)
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	2101      	movs	r1, #1
 8001106:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					buttonTimeOut[i] = 100;
 800110a:	4a1c      	ldr	r2, [pc, #112]	; (800117c <button_reading+0x12c>)
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	2164      	movs	r1, #100	; 0x64
 8001110:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8001114:	e018      	b.n	8001148 <button_reading+0xf8>
				}
			}
			else{
				buttonTimeOut[i]--;
 8001116:	4a19      	ldr	r2, [pc, #100]	; (800117c <button_reading+0x12c>)
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800111e:	1e5a      	subs	r2, r3, #1
 8001120:	4916      	ldr	r1, [pc, #88]	; (800117c <button_reading+0x12c>)
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				if(buttonTimeOut[i] <= 0){
 8001128:	4a14      	ldr	r2, [pc, #80]	; (800117c <button_reading+0x12c>)
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001130:	2b00      	cmp	r3, #0
 8001132:	dc09      	bgt.n	8001148 <button_reading+0xf8>
					buttonTimeOut[i] = 0;
 8001134:	4a11      	ldr	r2, [pc, #68]	; (800117c <button_reading+0x12c>)
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	2100      	movs	r1, #0
 800113a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					buttonBuffer[i] = BUTTON_IS_RELEASED;
 800113e:	4a0d      	ldr	r2, [pc, #52]	; (8001174 <button_reading+0x124>)
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	4413      	add	r3, r2
 8001144:	2201      	movs	r2, #1
 8001146:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < NO_OF_BUTTONS; i++){
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	3301      	adds	r3, #1
 800114c:	607b      	str	r3, [r7, #4]
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	2b03      	cmp	r3, #3
 8001152:	dd83      	ble.n	800105c <button_reading+0xc>
				}
			}
		}
	}
}
 8001154:	bf00      	nop
 8001156:	bf00      	nop
 8001158:	3708      	adds	r7, #8
 800115a:	46bd      	mov	sp, r7
 800115c:	bd80      	pop	{r7, pc}
 800115e:	bf00      	nop
 8001160:	200000f0 	.word	0x200000f0
 8001164:	200000f4 	.word	0x200000f4
 8001168:	200000ec 	.word	0x200000ec
 800116c:	20000034 	.word	0x20000034
 8001170:	2000002c 	.word	0x2000002c
 8001174:	20000028 	.word	0x20000028
 8001178:	200000f8 	.word	0x200000f8
 800117c:	20000108 	.word	0x20000108

08001180 <isButtonPressed>:

int isButtonPressed(int button_index){
 8001180:	b480      	push	{r7}
 8001182:	b083      	sub	sp, #12
 8001184:	af00      	add	r7, sp, #0
 8001186:	6078      	str	r0, [r7, #4]
	if(button_index >= NO_OF_BUTTONS || button_index < 0) return 0;
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	2b03      	cmp	r3, #3
 800118c:	dc02      	bgt.n	8001194 <isButtonPressed+0x14>
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	2b00      	cmp	r3, #0
 8001192:	da01      	bge.n	8001198 <isButtonPressed+0x18>
 8001194:	2300      	movs	r3, #0
 8001196:	e00d      	b.n	80011b4 <isButtonPressed+0x34>
	if(buttonFlag[button_index] == 1){
 8001198:	4a09      	ldr	r2, [pc, #36]	; (80011c0 <isButtonPressed+0x40>)
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011a0:	2b01      	cmp	r3, #1
 80011a2:	d106      	bne.n	80011b2 <isButtonPressed+0x32>
		buttonFlag[button_index] = 0;
 80011a4:	4a06      	ldr	r2, [pc, #24]	; (80011c0 <isButtonPressed+0x40>)
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	2100      	movs	r1, #0
 80011aa:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		return 1;
 80011ae:	2301      	movs	r3, #1
 80011b0:	e000      	b.n	80011b4 <isButtonPressed+0x34>
	}
	return 0;
 80011b2:	2300      	movs	r3, #0
}
 80011b4:	4618      	mov	r0, r3
 80011b6:	370c      	adds	r7, #12
 80011b8:	46bd      	mov	sp, r7
 80011ba:	bc80      	pop	{r7}
 80011bc:	4770      	bx	lr
 80011be:	bf00      	nop
 80011c0:	200000f8 	.word	0x200000f8

080011c4 <setBackButtonFlag>:

void setBackButtonFlag(int index){
 80011c4:	b480      	push	{r7}
 80011c6:	b083      	sub	sp, #12
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	6078      	str	r0, [r7, #4]
	buttonFlag[index] = 1;
 80011cc:	4a04      	ldr	r2, [pc, #16]	; (80011e0 <setBackButtonFlag+0x1c>)
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	2101      	movs	r1, #1
 80011d2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 80011d6:	bf00      	nop
 80011d8:	370c      	adds	r7, #12
 80011da:	46bd      	mov	sp, r7
 80011dc:	bc80      	pop	{r7}
 80011de:	4770      	bx	lr
 80011e0:	200000f8 	.word	0x200000f8

080011e4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011e8:	f000 fe3c 	bl	8001e64 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011ec:	f000 f852 	bl	8001294 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011f0:	f000 f97e 	bl	80014f0 <MX_GPIO_Init>
  MX_TIM2_Init();
 80011f4:	f000 f890 	bl	8001318 <MX_TIM2_Init>
  MX_TIM3_Init();
 80011f8:	f000 f8da 	bl	80013b0 <MX_TIM3_Init>
  MX_USART2_UART_Init();
 80011fc:	f000 f94e 	bl	800149c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8001200:	481c      	ldr	r0, [pc, #112]	; (8001274 <main+0x90>)
 8001202:	f001 fe63 	bl	8002ecc <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8001206:	2100      	movs	r1, #0
 8001208:	481b      	ldr	r0, [pc, #108]	; (8001278 <main+0x94>)
 800120a:	f001 ff09 	bl	8003020 <HAL_TIM_PWM_Start>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  setTimer(0, 10);
 800120e:	210a      	movs	r1, #10
 8001210:	2000      	movs	r0, #0
 8001212:	f000 fc0f 	bl	8001a34 <setTimer>
  setTimer(1, 10);
 8001216:	210a      	movs	r1, #10
 8001218:	2001      	movs	r0, #1
 800121a:	f000 fc0b 	bl	8001a34 <setTimer>
  setTimer(2, 10);
 800121e:	210a      	movs	r1, #10
 8001220:	2002      	movs	r0, #2
 8001222:	f000 fc07 	bl	8001a34 <setTimer>
  setTimer(3, 10);
 8001226:	210a      	movs	r1, #10
 8001228:	2003      	movs	r0, #3
 800122a:	f000 fc03 	bl	8001a34 <setTimer>
   SCH_Init();
 800122e:	f000 f9dd 	bl	80015ec <SCH_Init>
   //blinkLEDs(TRAFFIC_1, AUTO_RED);
   SCH_Add_Task(timerRun, 0, 1);
 8001232:	2201      	movs	r2, #1
 8001234:	2100      	movs	r1, #0
 8001236:	4811      	ldr	r0, [pc, #68]	; (800127c <main+0x98>)
 8001238:	f000 fa3e 	bl	80016b8 <SCH_Add_Task>
   SCH_Add_Task(timerRunSecond, 0, 1);
 800123c:	2201      	movs	r2, #1
 800123e:	2100      	movs	r1, #0
 8001240:	480f      	ldr	r0, [pc, #60]	; (8001280 <main+0x9c>)
 8001242:	f000 fa39 	bl	80016b8 <SCH_Add_Task>
   //SCH_Add_Task(timerRun7SEG, 0, 1);
   SCH_Add_Task(button_reading, 0, 1);
 8001246:	2201      	movs	r2, #1
 8001248:	2100      	movs	r1, #0
 800124a:	480e      	ldr	r0, [pc, #56]	; (8001284 <main+0xa0>)
 800124c:	f000 fa34 	bl	80016b8 <SCH_Add_Task>
   //SCH_Add_Task(update7SEG, 1, 25);
   //SCH_Add_Task(updateBuffer, 1,10);
   SCH_Add_Task(fsm_pedestrian_run, 0, 1);
 8001250:	2201      	movs	r2, #1
 8001252:	2100      	movs	r1, #0
 8001254:	480c      	ldr	r0, [pc, #48]	; (8001288 <main+0xa4>)
 8001256:	f000 fa2f 	bl	80016b8 <SCH_Add_Task>
   SCH_Add_Task(fsm_automatic_run, 0, 1);
 800125a:	2201      	movs	r2, #1
 800125c:	2100      	movs	r1, #0
 800125e:	480b      	ldr	r0, [pc, #44]	; (800128c <main+0xa8>)
 8001260:	f000 fa2a 	bl	80016b8 <SCH_Add_Task>
   SCH_Add_Task(fsm_manual_run, 0, 1);
 8001264:	2201      	movs	r2, #1
 8001266:	2100      	movs	r1, #0
 8001268:	4809      	ldr	r0, [pc, #36]	; (8001290 <main+0xac>)
 800126a:	f000 fa25 	bl	80016b8 <SCH_Add_Task>
   while (1)
   {
    /* USER CODE END WHILE */
	   SCH_Dispatch_Tasks();
 800126e:	f000 fb8d 	bl	800198c <SCH_Dispatch_Tasks>
 8001272:	e7fc      	b.n	800126e <main+0x8a>
 8001274:	2000027c 	.word	0x2000027c
 8001278:	20000234 	.word	0x20000234
 800127c:	08001a75 	.word	0x08001a75
 8001280:	08001ad5 	.word	0x08001ad5
 8001284:	08001051 	.word	0x08001051
 8001288:	08000b29 	.word	0x08000b29
 800128c:	0800014d 	.word	0x0800014d
 8001290:	08000701 	.word	0x08000701

08001294 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	b090      	sub	sp, #64	; 0x40
 8001298:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800129a:	f107 0318 	add.w	r3, r7, #24
 800129e:	2228      	movs	r2, #40	; 0x28
 80012a0:	2100      	movs	r1, #0
 80012a2:	4618      	mov	r0, r3
 80012a4:	f003 fb76 	bl	8004994 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012a8:	1d3b      	adds	r3, r7, #4
 80012aa:	2200      	movs	r2, #0
 80012ac:	601a      	str	r2, [r3, #0]
 80012ae:	605a      	str	r2, [r3, #4]
 80012b0:	609a      	str	r2, [r3, #8]
 80012b2:	60da      	str	r2, [r3, #12]
 80012b4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80012b6:	2302      	movs	r3, #2
 80012b8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80012ba:	2301      	movs	r3, #1
 80012bc:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80012be:	2310      	movs	r3, #16
 80012c0:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012c2:	2302      	movs	r3, #2
 80012c4:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 80012c6:	2300      	movs	r3, #0
 80012c8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 80012ca:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 80012ce:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012d0:	f107 0318 	add.w	r3, r7, #24
 80012d4:	4618      	mov	r0, r3
 80012d6:	f001 f99b 	bl	8002610 <HAL_RCC_OscConfig>
 80012da:	4603      	mov	r3, r0
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d001      	beq.n	80012e4 <SystemClock_Config+0x50>
  {
    Error_Handler();
 80012e0:	f000 f97e 	bl	80015e0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012e4:	230f      	movs	r3, #15
 80012e6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012e8:	2302      	movs	r3, #2
 80012ea:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012ec:	2300      	movs	r3, #0
 80012ee:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80012f0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80012f4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80012f6:	2300      	movs	r3, #0
 80012f8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80012fa:	1d3b      	adds	r3, r7, #4
 80012fc:	2102      	movs	r1, #2
 80012fe:	4618      	mov	r0, r3
 8001300:	f001 fc06 	bl	8002b10 <HAL_RCC_ClockConfig>
 8001304:	4603      	mov	r3, r0
 8001306:	2b00      	cmp	r3, #0
 8001308:	d001      	beq.n	800130e <SystemClock_Config+0x7a>
  {
    Error_Handler();
 800130a:	f000 f969 	bl	80015e0 <Error_Handler>
  }
}
 800130e:	bf00      	nop
 8001310:	3740      	adds	r7, #64	; 0x40
 8001312:	46bd      	mov	sp, r7
 8001314:	bd80      	pop	{r7, pc}
	...

08001318 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b086      	sub	sp, #24
 800131c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800131e:	f107 0308 	add.w	r3, r7, #8
 8001322:	2200      	movs	r2, #0
 8001324:	601a      	str	r2, [r3, #0]
 8001326:	605a      	str	r2, [r3, #4]
 8001328:	609a      	str	r2, [r3, #8]
 800132a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800132c:	463b      	mov	r3, r7
 800132e:	2200      	movs	r2, #0
 8001330:	601a      	str	r2, [r3, #0]
 8001332:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001334:	4b1d      	ldr	r3, [pc, #116]	; (80013ac <MX_TIM2_Init+0x94>)
 8001336:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800133a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 6399;
 800133c:	4b1b      	ldr	r3, [pc, #108]	; (80013ac <MX_TIM2_Init+0x94>)
 800133e:	f641 02ff 	movw	r2, #6399	; 0x18ff
 8001342:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001344:	4b19      	ldr	r3, [pc, #100]	; (80013ac <MX_TIM2_Init+0x94>)
 8001346:	2200      	movs	r2, #0
 8001348:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 99;
 800134a:	4b18      	ldr	r3, [pc, #96]	; (80013ac <MX_TIM2_Init+0x94>)
 800134c:	2263      	movs	r2, #99	; 0x63
 800134e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001350:	4b16      	ldr	r3, [pc, #88]	; (80013ac <MX_TIM2_Init+0x94>)
 8001352:	2200      	movs	r2, #0
 8001354:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001356:	4b15      	ldr	r3, [pc, #84]	; (80013ac <MX_TIM2_Init+0x94>)
 8001358:	2200      	movs	r2, #0
 800135a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800135c:	4813      	ldr	r0, [pc, #76]	; (80013ac <MX_TIM2_Init+0x94>)
 800135e:	f001 fd65 	bl	8002e2c <HAL_TIM_Base_Init>
 8001362:	4603      	mov	r3, r0
 8001364:	2b00      	cmp	r3, #0
 8001366:	d001      	beq.n	800136c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001368:	f000 f93a 	bl	80015e0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800136c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001370:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001372:	f107 0308 	add.w	r3, r7, #8
 8001376:	4619      	mov	r1, r3
 8001378:	480c      	ldr	r0, [pc, #48]	; (80013ac <MX_TIM2_Init+0x94>)
 800137a:	f002 f8bd 	bl	80034f8 <HAL_TIM_ConfigClockSource>
 800137e:	4603      	mov	r3, r0
 8001380:	2b00      	cmp	r3, #0
 8001382:	d001      	beq.n	8001388 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001384:	f000 f92c 	bl	80015e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001388:	2300      	movs	r3, #0
 800138a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800138c:	2300      	movs	r3, #0
 800138e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001390:	463b      	mov	r3, r7
 8001392:	4619      	mov	r1, r3
 8001394:	4805      	ldr	r0, [pc, #20]	; (80013ac <MX_TIM2_Init+0x94>)
 8001396:	f002 fc3f 	bl	8003c18 <HAL_TIMEx_MasterConfigSynchronization>
 800139a:	4603      	mov	r3, r0
 800139c:	2b00      	cmp	r3, #0
 800139e:	d001      	beq.n	80013a4 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80013a0:	f000 f91e 	bl	80015e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80013a4:	bf00      	nop
 80013a6:	3718      	adds	r7, #24
 80013a8:	46bd      	mov	sp, r7
 80013aa:	bd80      	pop	{r7, pc}
 80013ac:	2000027c 	.word	0x2000027c

080013b0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b08e      	sub	sp, #56	; 0x38
 80013b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013b6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80013ba:	2200      	movs	r2, #0
 80013bc:	601a      	str	r2, [r3, #0]
 80013be:	605a      	str	r2, [r3, #4]
 80013c0:	609a      	str	r2, [r3, #8]
 80013c2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013c4:	f107 0320 	add.w	r3, r7, #32
 80013c8:	2200      	movs	r2, #0
 80013ca:	601a      	str	r2, [r3, #0]
 80013cc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80013ce:	1d3b      	adds	r3, r7, #4
 80013d0:	2200      	movs	r2, #0
 80013d2:	601a      	str	r2, [r3, #0]
 80013d4:	605a      	str	r2, [r3, #4]
 80013d6:	609a      	str	r2, [r3, #8]
 80013d8:	60da      	str	r2, [r3, #12]
 80013da:	611a      	str	r2, [r3, #16]
 80013dc:	615a      	str	r2, [r3, #20]
 80013de:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80013e0:	4b2c      	ldr	r3, [pc, #176]	; (8001494 <MX_TIM3_Init+0xe4>)
 80013e2:	4a2d      	ldr	r2, [pc, #180]	; (8001498 <MX_TIM3_Init+0xe8>)
 80013e4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 63;
 80013e6:	4b2b      	ldr	r3, [pc, #172]	; (8001494 <MX_TIM3_Init+0xe4>)
 80013e8:	223f      	movs	r2, #63	; 0x3f
 80013ea:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013ec:	4b29      	ldr	r3, [pc, #164]	; (8001494 <MX_TIM3_Init+0xe4>)
 80013ee:	2200      	movs	r2, #0
 80013f0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 80013f2:	4b28      	ldr	r3, [pc, #160]	; (8001494 <MX_TIM3_Init+0xe4>)
 80013f4:	f240 32e7 	movw	r2, #999	; 0x3e7
 80013f8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013fa:	4b26      	ldr	r3, [pc, #152]	; (8001494 <MX_TIM3_Init+0xe4>)
 80013fc:	2200      	movs	r2, #0
 80013fe:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001400:	4b24      	ldr	r3, [pc, #144]	; (8001494 <MX_TIM3_Init+0xe4>)
 8001402:	2200      	movs	r2, #0
 8001404:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001406:	4823      	ldr	r0, [pc, #140]	; (8001494 <MX_TIM3_Init+0xe4>)
 8001408:	f001 fd10 	bl	8002e2c <HAL_TIM_Base_Init>
 800140c:	4603      	mov	r3, r0
 800140e:	2b00      	cmp	r3, #0
 8001410:	d001      	beq.n	8001416 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8001412:	f000 f8e5 	bl	80015e0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001416:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800141a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800141c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001420:	4619      	mov	r1, r3
 8001422:	481c      	ldr	r0, [pc, #112]	; (8001494 <MX_TIM3_Init+0xe4>)
 8001424:	f002 f868 	bl	80034f8 <HAL_TIM_ConfigClockSource>
 8001428:	4603      	mov	r3, r0
 800142a:	2b00      	cmp	r3, #0
 800142c:	d001      	beq.n	8001432 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 800142e:	f000 f8d7 	bl	80015e0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001432:	4818      	ldr	r0, [pc, #96]	; (8001494 <MX_TIM3_Init+0xe4>)
 8001434:	f001 fd9c 	bl	8002f70 <HAL_TIM_PWM_Init>
 8001438:	4603      	mov	r3, r0
 800143a:	2b00      	cmp	r3, #0
 800143c:	d001      	beq.n	8001442 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 800143e:	f000 f8cf 	bl	80015e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001442:	2300      	movs	r3, #0
 8001444:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001446:	2300      	movs	r3, #0
 8001448:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800144a:	f107 0320 	add.w	r3, r7, #32
 800144e:	4619      	mov	r1, r3
 8001450:	4810      	ldr	r0, [pc, #64]	; (8001494 <MX_TIM3_Init+0xe4>)
 8001452:	f002 fbe1 	bl	8003c18 <HAL_TIMEx_MasterConfigSynchronization>
 8001456:	4603      	mov	r3, r0
 8001458:	2b00      	cmp	r3, #0
 800145a:	d001      	beq.n	8001460 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 800145c:	f000 f8c0 	bl	80015e0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001460:	2360      	movs	r3, #96	; 0x60
 8001462:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001464:	2300      	movs	r3, #0
 8001466:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001468:	2300      	movs	r3, #0
 800146a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800146c:	2300      	movs	r3, #0
 800146e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001470:	1d3b      	adds	r3, r7, #4
 8001472:	2200      	movs	r2, #0
 8001474:	4619      	mov	r1, r3
 8001476:	4807      	ldr	r0, [pc, #28]	; (8001494 <MX_TIM3_Init+0xe4>)
 8001478:	f001 ff7c 	bl	8003374 <HAL_TIM_PWM_ConfigChannel>
 800147c:	4603      	mov	r3, r0
 800147e:	2b00      	cmp	r3, #0
 8001480:	d001      	beq.n	8001486 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8001482:	f000 f8ad 	bl	80015e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001486:	4803      	ldr	r0, [pc, #12]	; (8001494 <MX_TIM3_Init+0xe4>)
 8001488:	f000 fbb0 	bl	8001bec <HAL_TIM_MspPostInit>

}
 800148c:	bf00      	nop
 800148e:	3738      	adds	r7, #56	; 0x38
 8001490:	46bd      	mov	sp, r7
 8001492:	bd80      	pop	{r7, pc}
 8001494:	20000234 	.word	0x20000234
 8001498:	40000400 	.word	0x40000400

0800149c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80014a0:	4b11      	ldr	r3, [pc, #68]	; (80014e8 <MX_USART2_UART_Init+0x4c>)
 80014a2:	4a12      	ldr	r2, [pc, #72]	; (80014ec <MX_USART2_UART_Init+0x50>)
 80014a4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80014a6:	4b10      	ldr	r3, [pc, #64]	; (80014e8 <MX_USART2_UART_Init+0x4c>)
 80014a8:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80014ac:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80014ae:	4b0e      	ldr	r3, [pc, #56]	; (80014e8 <MX_USART2_UART_Init+0x4c>)
 80014b0:	2200      	movs	r2, #0
 80014b2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80014b4:	4b0c      	ldr	r3, [pc, #48]	; (80014e8 <MX_USART2_UART_Init+0x4c>)
 80014b6:	2200      	movs	r2, #0
 80014b8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80014ba:	4b0b      	ldr	r3, [pc, #44]	; (80014e8 <MX_USART2_UART_Init+0x4c>)
 80014bc:	2200      	movs	r2, #0
 80014be:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80014c0:	4b09      	ldr	r3, [pc, #36]	; (80014e8 <MX_USART2_UART_Init+0x4c>)
 80014c2:	220c      	movs	r2, #12
 80014c4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014c6:	4b08      	ldr	r3, [pc, #32]	; (80014e8 <MX_USART2_UART_Init+0x4c>)
 80014c8:	2200      	movs	r2, #0
 80014ca:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80014cc:	4b06      	ldr	r3, [pc, #24]	; (80014e8 <MX_USART2_UART_Init+0x4c>)
 80014ce:	2200      	movs	r2, #0
 80014d0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80014d2:	4805      	ldr	r0, [pc, #20]	; (80014e8 <MX_USART2_UART_Init+0x4c>)
 80014d4:	f002 fc10 	bl	8003cf8 <HAL_UART_Init>
 80014d8:	4603      	mov	r3, r0
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d001      	beq.n	80014e2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80014de:	f000 f87f 	bl	80015e0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80014e2:	bf00      	nop
 80014e4:	bd80      	pop	{r7, pc}
 80014e6:	bf00      	nop
 80014e8:	200002c4 	.word	0x200002c4
 80014ec:	40004400 	.word	0x40004400

080014f0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b086      	sub	sp, #24
 80014f4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014f6:	f107 0308 	add.w	r3, r7, #8
 80014fa:	2200      	movs	r2, #0
 80014fc:	601a      	str	r2, [r3, #0]
 80014fe:	605a      	str	r2, [r3, #4]
 8001500:	609a      	str	r2, [r3, #8]
 8001502:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001504:	4b2e      	ldr	r3, [pc, #184]	; (80015c0 <MX_GPIO_Init+0xd0>)
 8001506:	699b      	ldr	r3, [r3, #24]
 8001508:	4a2d      	ldr	r2, [pc, #180]	; (80015c0 <MX_GPIO_Init+0xd0>)
 800150a:	f043 0304 	orr.w	r3, r3, #4
 800150e:	6193      	str	r3, [r2, #24]
 8001510:	4b2b      	ldr	r3, [pc, #172]	; (80015c0 <MX_GPIO_Init+0xd0>)
 8001512:	699b      	ldr	r3, [r3, #24]
 8001514:	f003 0304 	and.w	r3, r3, #4
 8001518:	607b      	str	r3, [r7, #4]
 800151a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800151c:	4b28      	ldr	r3, [pc, #160]	; (80015c0 <MX_GPIO_Init+0xd0>)
 800151e:	699b      	ldr	r3, [r3, #24]
 8001520:	4a27      	ldr	r2, [pc, #156]	; (80015c0 <MX_GPIO_Init+0xd0>)
 8001522:	f043 0308 	orr.w	r3, r3, #8
 8001526:	6193      	str	r3, [r2, #24]
 8001528:	4b25      	ldr	r3, [pc, #148]	; (80015c0 <MX_GPIO_Init+0xd0>)
 800152a:	699b      	ldr	r3, [r3, #24]
 800152c:	f003 0308 	and.w	r3, r3, #8
 8001530:	603b      	str	r3, [r7, #0]
 8001532:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, D6_Pin|D3_Pin|D5_Pin|D4_Pin, GPIO_PIN_RESET);
 8001534:	2200      	movs	r2, #0
 8001536:	f44f 6187 	mov.w	r1, #1080	; 0x438
 800153a:	4822      	ldr	r0, [pc, #136]	; (80015c4 <MX_GPIO_Init+0xd4>)
 800153c:	f001 f84f 	bl	80025de <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, D7_Pin|D2_Pin, GPIO_PIN_RESET);
 8001540:	2200      	movs	r2, #0
 8001542:	f44f 61a0 	mov.w	r1, #1280	; 0x500
 8001546:	4820      	ldr	r0, [pc, #128]	; (80015c8 <MX_GPIO_Init+0xd8>)
 8001548:	f001 f849 	bl	80025de <HAL_GPIO_WritePin>

  /*Configure GPIO pins : A0_Pin A1_Pin A2_Pin */
  GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin;
 800154c:	2313      	movs	r3, #19
 800154e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001550:	2300      	movs	r3, #0
 8001552:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001554:	2301      	movs	r3, #1
 8001556:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001558:	f107 0308 	add.w	r3, r7, #8
 800155c:	4619      	mov	r1, r3
 800155e:	481a      	ldr	r0, [pc, #104]	; (80015c8 <MX_GPIO_Init+0xd8>)
 8001560:	f000 fea2 	bl	80022a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : A3_Pin */
  GPIO_InitStruct.Pin = A3_Pin;
 8001564:	2301      	movs	r3, #1
 8001566:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001568:	2300      	movs	r3, #0
 800156a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800156c:	2301      	movs	r3, #1
 800156e:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(A3_GPIO_Port, &GPIO_InitStruct);
 8001570:	f107 0308 	add.w	r3, r7, #8
 8001574:	4619      	mov	r1, r3
 8001576:	4813      	ldr	r0, [pc, #76]	; (80015c4 <MX_GPIO_Init+0xd4>)
 8001578:	f000 fe96 	bl	80022a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : D6_Pin D3_Pin D5_Pin D4_Pin */
  GPIO_InitStruct.Pin = D6_Pin|D3_Pin|D5_Pin|D4_Pin;
 800157c:	f44f 6387 	mov.w	r3, #1080	; 0x438
 8001580:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001582:	2301      	movs	r3, #1
 8001584:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001586:	2300      	movs	r3, #0
 8001588:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800158a:	2302      	movs	r3, #2
 800158c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800158e:	f107 0308 	add.w	r3, r7, #8
 8001592:	4619      	mov	r1, r3
 8001594:	480b      	ldr	r0, [pc, #44]	; (80015c4 <MX_GPIO_Init+0xd4>)
 8001596:	f000 fe87 	bl	80022a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : D7_Pin D2_Pin */
  GPIO_InitStruct.Pin = D7_Pin|D2_Pin;
 800159a:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 800159e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015a0:	2301      	movs	r3, #1
 80015a2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015a4:	2300      	movs	r3, #0
 80015a6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015a8:	2302      	movs	r3, #2
 80015aa:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015ac:	f107 0308 	add.w	r3, r7, #8
 80015b0:	4619      	mov	r1, r3
 80015b2:	4805      	ldr	r0, [pc, #20]	; (80015c8 <MX_GPIO_Init+0xd8>)
 80015b4:	f000 fe78 	bl	80022a8 <HAL_GPIO_Init>

}
 80015b8:	bf00      	nop
 80015ba:	3718      	adds	r7, #24
 80015bc:	46bd      	mov	sp, r7
 80015be:	bd80      	pop	{r7, pc}
 80015c0:	40021000 	.word	0x40021000
 80015c4:	40010c00 	.word	0x40010c00
 80015c8:	40010800 	.word	0x40010800

080015cc <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b082      	sub	sp, #8
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	6078      	str	r0, [r7, #4]
//	timerRun();
//	timerRun7SEG();
//	timerRunSecond();
//	button_reading();
	SCH_Update();
 80015d4:	f000 f850 	bl	8001678 <SCH_Update>
}
 80015d8:	bf00      	nop
 80015da:	3708      	adds	r7, #8
 80015dc:	46bd      	mov	sp, r7
 80015de:	bd80      	pop	{r7, pc}

080015e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80015e0:	b480      	push	{r7}
 80015e2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80015e4:	b672      	cpsid	i
}
 80015e6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80015e8:	e7fe      	b.n	80015e8 <Error_Handler+0x8>
	...

080015ec <SCH_Init>:
 80015ec:	b480      	push	{r7}
 80015ee:	b083      	sub	sp, #12
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	2300      	movs	r3, #0
 80015f4:	607b      	str	r3, [r7, #4]
 80015f6:	e034      	b.n	8001662 <SCH_Init+0x76>
 80015f8:	491e      	ldr	r1, [pc, #120]	; (8001674 <SCH_Init+0x88>)
 80015fa:	687a      	ldr	r2, [r7, #4]
 80015fc:	4613      	mov	r3, r2
 80015fe:	009b      	lsls	r3, r3, #2
 8001600:	4413      	add	r3, r2
 8001602:	009b      	lsls	r3, r3, #2
 8001604:	440b      	add	r3, r1
 8001606:	2200      	movs	r2, #0
 8001608:	601a      	str	r2, [r3, #0]
 800160a:	491a      	ldr	r1, [pc, #104]	; (8001674 <SCH_Init+0x88>)
 800160c:	687a      	ldr	r2, [r7, #4]
 800160e:	4613      	mov	r3, r2
 8001610:	009b      	lsls	r3, r3, #2
 8001612:	4413      	add	r3, r2
 8001614:	009b      	lsls	r3, r3, #2
 8001616:	440b      	add	r3, r1
 8001618:	3304      	adds	r3, #4
 800161a:	2200      	movs	r2, #0
 800161c:	601a      	str	r2, [r3, #0]
 800161e:	4915      	ldr	r1, [pc, #84]	; (8001674 <SCH_Init+0x88>)
 8001620:	687a      	ldr	r2, [r7, #4]
 8001622:	4613      	mov	r3, r2
 8001624:	009b      	lsls	r3, r3, #2
 8001626:	4413      	add	r3, r2
 8001628:	009b      	lsls	r3, r3, #2
 800162a:	440b      	add	r3, r1
 800162c:	3308      	adds	r3, #8
 800162e:	2200      	movs	r2, #0
 8001630:	601a      	str	r2, [r3, #0]
 8001632:	4910      	ldr	r1, [pc, #64]	; (8001674 <SCH_Init+0x88>)
 8001634:	687a      	ldr	r2, [r7, #4]
 8001636:	4613      	mov	r3, r2
 8001638:	009b      	lsls	r3, r3, #2
 800163a:	4413      	add	r3, r2
 800163c:	009b      	lsls	r3, r3, #2
 800163e:	440b      	add	r3, r1
 8001640:	330c      	adds	r3, #12
 8001642:	2200      	movs	r2, #0
 8001644:	701a      	strb	r2, [r3, #0]
 8001646:	490b      	ldr	r1, [pc, #44]	; (8001674 <SCH_Init+0x88>)
 8001648:	687a      	ldr	r2, [r7, #4]
 800164a:	4613      	mov	r3, r2
 800164c:	009b      	lsls	r3, r3, #2
 800164e:	4413      	add	r3, r2
 8001650:	009b      	lsls	r3, r3, #2
 8001652:	440b      	add	r3, r1
 8001654:	3310      	adds	r3, #16
 8001656:	f04f 32ff 	mov.w	r2, #4294967295
 800165a:	601a      	str	r2, [r3, #0]
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	3301      	adds	r3, #1
 8001660:	607b      	str	r3, [r7, #4]
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	2b09      	cmp	r3, #9
 8001666:	ddc7      	ble.n	80015f8 <SCH_Init+0xc>
 8001668:	bf00      	nop
 800166a:	bf00      	nop
 800166c:	370c      	adds	r7, #12
 800166e:	46bd      	mov	sp, r7
 8001670:	bc80      	pop	{r7}
 8001672:	4770      	bx	lr
 8001674:	20000118 	.word	0x20000118

08001678 <SCH_Update>:
 8001678:	b480      	push	{r7}
 800167a:	af00      	add	r7, sp, #0
 800167c:	4b0d      	ldr	r3, [pc, #52]	; (80016b4 <SCH_Update+0x3c>)
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	2b00      	cmp	r3, #0
 8001682:	d013      	beq.n	80016ac <SCH_Update+0x34>
 8001684:	4b0b      	ldr	r3, [pc, #44]	; (80016b4 <SCH_Update+0x3c>)
 8001686:	7b1b      	ldrb	r3, [r3, #12]
 8001688:	2b00      	cmp	r3, #0
 800168a:	d10f      	bne.n	80016ac <SCH_Update+0x34>
 800168c:	4b09      	ldr	r3, [pc, #36]	; (80016b4 <SCH_Update+0x3c>)
 800168e:	685b      	ldr	r3, [r3, #4]
 8001690:	2b00      	cmp	r3, #0
 8001692:	d004      	beq.n	800169e <SCH_Update+0x26>
 8001694:	4b07      	ldr	r3, [pc, #28]	; (80016b4 <SCH_Update+0x3c>)
 8001696:	685b      	ldr	r3, [r3, #4]
 8001698:	3b01      	subs	r3, #1
 800169a:	4a06      	ldr	r2, [pc, #24]	; (80016b4 <SCH_Update+0x3c>)
 800169c:	6053      	str	r3, [r2, #4]
 800169e:	4b05      	ldr	r3, [pc, #20]	; (80016b4 <SCH_Update+0x3c>)
 80016a0:	685b      	ldr	r3, [r3, #4]
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d102      	bne.n	80016ac <SCH_Update+0x34>
 80016a6:	4b03      	ldr	r3, [pc, #12]	; (80016b4 <SCH_Update+0x3c>)
 80016a8:	2201      	movs	r2, #1
 80016aa:	731a      	strb	r2, [r3, #12]
 80016ac:	bf00      	nop
 80016ae:	46bd      	mov	sp, r7
 80016b0:	bc80      	pop	{r7}
 80016b2:	4770      	bx	lr
 80016b4:	20000118 	.word	0x20000118

080016b8 <SCH_Add_Task>:
 80016b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80016ba:	b093      	sub	sp, #76	; 0x4c
 80016bc:	af00      	add	r7, sp, #0
 80016be:	60f8      	str	r0, [r7, #12]
 80016c0:	60b9      	str	r1, [r7, #8]
 80016c2:	607a      	str	r2, [r7, #4]
 80016c4:	2300      	movs	r3, #0
 80016c6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 80016ca:	2300      	movs	r3, #0
 80016cc:	643b      	str	r3, [r7, #64]	; 0x40
 80016ce:	2300      	movs	r3, #0
 80016d0:	63bb      	str	r3, [r7, #56]	; 0x38
 80016d2:	2300      	movs	r3, #0
 80016d4:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 80016d8:	e0d5      	b.n	8001886 <SCH_Add_Task+0x1ce>
 80016da:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 80016de:	496e      	ldr	r1, [pc, #440]	; (8001898 <SCH_Add_Task+0x1e0>)
 80016e0:	4613      	mov	r3, r2
 80016e2:	009b      	lsls	r3, r3, #2
 80016e4:	4413      	add	r3, r2
 80016e6:	009b      	lsls	r3, r3, #2
 80016e8:	440b      	add	r3, r1
 80016ea:	3304      	adds	r3, #4
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80016f0:	4413      	add	r3, r2
 80016f2:	643b      	str	r3, [r7, #64]	; 0x40
 80016f4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80016f6:	68bb      	ldr	r3, [r7, #8]
 80016f8:	429a      	cmp	r2, r3
 80016fa:	d979      	bls.n	80017f0 <SCH_Add_Task+0x138>
 80016fc:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 8001700:	4965      	ldr	r1, [pc, #404]	; (8001898 <SCH_Add_Task+0x1e0>)
 8001702:	4613      	mov	r3, r2
 8001704:	009b      	lsls	r3, r3, #2
 8001706:	4413      	add	r3, r2
 8001708:	009b      	lsls	r3, r3, #2
 800170a:	440b      	add	r3, r1
 800170c:	3304      	adds	r3, #4
 800170e:	681a      	ldr	r2, [r3, #0]
 8001710:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001712:	1ad3      	subs	r3, r2, r3
 8001714:	68ba      	ldr	r2, [r7, #8]
 8001716:	4413      	add	r3, r2
 8001718:	63bb      	str	r3, [r7, #56]	; 0x38
 800171a:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 800171e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8001720:	68bb      	ldr	r3, [r7, #8]
 8001722:	1ac9      	subs	r1, r1, r3
 8001724:	485c      	ldr	r0, [pc, #368]	; (8001898 <SCH_Add_Task+0x1e0>)
 8001726:	4613      	mov	r3, r2
 8001728:	009b      	lsls	r3, r3, #2
 800172a:	4413      	add	r3, r2
 800172c:	009b      	lsls	r3, r3, #2
 800172e:	4403      	add	r3, r0
 8001730:	3304      	adds	r3, #4
 8001732:	6019      	str	r1, [r3, #0]
 8001734:	2309      	movs	r3, #9
 8001736:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 800173a:	e01b      	b.n	8001774 <SCH_Add_Task+0xbc>
 800173c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001740:	1e5a      	subs	r2, r3, #1
 8001742:	f897 103f 	ldrb.w	r1, [r7, #63]	; 0x3f
 8001746:	4854      	ldr	r0, [pc, #336]	; (8001898 <SCH_Add_Task+0x1e0>)
 8001748:	460b      	mov	r3, r1
 800174a:	009b      	lsls	r3, r3, #2
 800174c:	440b      	add	r3, r1
 800174e:	009b      	lsls	r3, r3, #2
 8001750:	4418      	add	r0, r3
 8001752:	4951      	ldr	r1, [pc, #324]	; (8001898 <SCH_Add_Task+0x1e0>)
 8001754:	4613      	mov	r3, r2
 8001756:	009b      	lsls	r3, r3, #2
 8001758:	4413      	add	r3, r2
 800175a:	009b      	lsls	r3, r3, #2
 800175c:	440b      	add	r3, r1
 800175e:	4604      	mov	r4, r0
 8001760:	461d      	mov	r5, r3
 8001762:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001764:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001766:	682b      	ldr	r3, [r5, #0]
 8001768:	6023      	str	r3, [r4, #0]
 800176a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800176e:	3b01      	subs	r3, #1
 8001770:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8001774:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 8001778:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800177c:	429a      	cmp	r2, r3
 800177e:	d8dd      	bhi.n	800173c <SCH_Add_Task+0x84>
 8001780:	f897 4047 	ldrb.w	r4, [r7, #71]	; 0x47
 8001784:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001786:	2b00      	cmp	r3, #0
 8001788:	bf0c      	ite	eq
 800178a:	2301      	moveq	r3, #1
 800178c:	2300      	movne	r3, #0
 800178e:	b2db      	uxtb	r3, r3
 8001790:	461d      	mov	r5, r3
 8001792:	f000 f923 	bl	80019dc <Get_New_Task_ID>
 8001796:	4601      	mov	r1, r0
 8001798:	4a3f      	ldr	r2, [pc, #252]	; (8001898 <SCH_Add_Task+0x1e0>)
 800179a:	4623      	mov	r3, r4
 800179c:	009b      	lsls	r3, r3, #2
 800179e:	4423      	add	r3, r4
 80017a0:	009b      	lsls	r3, r3, #2
 80017a2:	4413      	add	r3, r2
 80017a4:	68fa      	ldr	r2, [r7, #12]
 80017a6:	601a      	str	r2, [r3, #0]
 80017a8:	4a3b      	ldr	r2, [pc, #236]	; (8001898 <SCH_Add_Task+0x1e0>)
 80017aa:	4623      	mov	r3, r4
 80017ac:	009b      	lsls	r3, r3, #2
 80017ae:	4423      	add	r3, r4
 80017b0:	009b      	lsls	r3, r3, #2
 80017b2:	4413      	add	r3, r2
 80017b4:	3304      	adds	r3, #4
 80017b6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80017b8:	601a      	str	r2, [r3, #0]
 80017ba:	4a37      	ldr	r2, [pc, #220]	; (8001898 <SCH_Add_Task+0x1e0>)
 80017bc:	4623      	mov	r3, r4
 80017be:	009b      	lsls	r3, r3, #2
 80017c0:	4423      	add	r3, r4
 80017c2:	009b      	lsls	r3, r3, #2
 80017c4:	4413      	add	r3, r2
 80017c6:	3308      	adds	r3, #8
 80017c8:	687a      	ldr	r2, [r7, #4]
 80017ca:	601a      	str	r2, [r3, #0]
 80017cc:	4a32      	ldr	r2, [pc, #200]	; (8001898 <SCH_Add_Task+0x1e0>)
 80017ce:	4623      	mov	r3, r4
 80017d0:	009b      	lsls	r3, r3, #2
 80017d2:	4423      	add	r3, r4
 80017d4:	009b      	lsls	r3, r3, #2
 80017d6:	4413      	add	r3, r2
 80017d8:	330c      	adds	r3, #12
 80017da:	462a      	mov	r2, r5
 80017dc:	701a      	strb	r2, [r3, #0]
 80017de:	4a2e      	ldr	r2, [pc, #184]	; (8001898 <SCH_Add_Task+0x1e0>)
 80017e0:	4623      	mov	r3, r4
 80017e2:	009b      	lsls	r3, r3, #2
 80017e4:	4423      	add	r3, r4
 80017e6:	009b      	lsls	r3, r3, #2
 80017e8:	4413      	add	r3, r2
 80017ea:	3310      	adds	r3, #16
 80017ec:	6019      	str	r1, [r3, #0]
 80017ee:	e04f      	b.n	8001890 <SCH_Add_Task+0x1d8>
 80017f0:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 80017f4:	4928      	ldr	r1, [pc, #160]	; (8001898 <SCH_Add_Task+0x1e0>)
 80017f6:	4613      	mov	r3, r2
 80017f8:	009b      	lsls	r3, r3, #2
 80017fa:	4413      	add	r3, r2
 80017fc:	009b      	lsls	r3, r3, #2
 80017fe:	440b      	add	r3, r1
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	2b00      	cmp	r3, #0
 8001804:	d13a      	bne.n	800187c <SCH_Add_Task+0x1c4>
 8001806:	f897 4047 	ldrb.w	r4, [r7, #71]	; 0x47
 800180a:	68ba      	ldr	r2, [r7, #8]
 800180c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800180e:	1ad5      	subs	r5, r2, r3
 8001810:	68ba      	ldr	r2, [r7, #8]
 8001812:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001814:	429a      	cmp	r2, r3
 8001816:	bf0c      	ite	eq
 8001818:	2301      	moveq	r3, #1
 800181a:	2300      	movne	r3, #0
 800181c:	b2db      	uxtb	r3, r3
 800181e:	461e      	mov	r6, r3
 8001820:	f000 f8dc 	bl	80019dc <Get_New_Task_ID>
 8001824:	4601      	mov	r1, r0
 8001826:	4a1c      	ldr	r2, [pc, #112]	; (8001898 <SCH_Add_Task+0x1e0>)
 8001828:	4623      	mov	r3, r4
 800182a:	009b      	lsls	r3, r3, #2
 800182c:	4423      	add	r3, r4
 800182e:	009b      	lsls	r3, r3, #2
 8001830:	4413      	add	r3, r2
 8001832:	68fa      	ldr	r2, [r7, #12]
 8001834:	601a      	str	r2, [r3, #0]
 8001836:	4a18      	ldr	r2, [pc, #96]	; (8001898 <SCH_Add_Task+0x1e0>)
 8001838:	4623      	mov	r3, r4
 800183a:	009b      	lsls	r3, r3, #2
 800183c:	4423      	add	r3, r4
 800183e:	009b      	lsls	r3, r3, #2
 8001840:	4413      	add	r3, r2
 8001842:	3304      	adds	r3, #4
 8001844:	601d      	str	r5, [r3, #0]
 8001846:	4a14      	ldr	r2, [pc, #80]	; (8001898 <SCH_Add_Task+0x1e0>)
 8001848:	4623      	mov	r3, r4
 800184a:	009b      	lsls	r3, r3, #2
 800184c:	4423      	add	r3, r4
 800184e:	009b      	lsls	r3, r3, #2
 8001850:	4413      	add	r3, r2
 8001852:	3308      	adds	r3, #8
 8001854:	687a      	ldr	r2, [r7, #4]
 8001856:	601a      	str	r2, [r3, #0]
 8001858:	4a0f      	ldr	r2, [pc, #60]	; (8001898 <SCH_Add_Task+0x1e0>)
 800185a:	4623      	mov	r3, r4
 800185c:	009b      	lsls	r3, r3, #2
 800185e:	4423      	add	r3, r4
 8001860:	009b      	lsls	r3, r3, #2
 8001862:	4413      	add	r3, r2
 8001864:	330c      	adds	r3, #12
 8001866:	4632      	mov	r2, r6
 8001868:	701a      	strb	r2, [r3, #0]
 800186a:	4a0b      	ldr	r2, [pc, #44]	; (8001898 <SCH_Add_Task+0x1e0>)
 800186c:	4623      	mov	r3, r4
 800186e:	009b      	lsls	r3, r3, #2
 8001870:	4423      	add	r3, r4
 8001872:	009b      	lsls	r3, r3, #2
 8001874:	4413      	add	r3, r2
 8001876:	3310      	adds	r3, #16
 8001878:	6019      	str	r1, [r3, #0]
 800187a:	e009      	b.n	8001890 <SCH_Add_Task+0x1d8>
 800187c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8001880:	3301      	adds	r3, #1
 8001882:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8001886:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800188a:	2b09      	cmp	r3, #9
 800188c:	f67f af25 	bls.w	80016da <SCH_Add_Task+0x22>
 8001890:	374c      	adds	r7, #76	; 0x4c
 8001892:	46bd      	mov	sp, r7
 8001894:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001896:	bf00      	nop
 8001898:	20000118 	.word	0x20000118

0800189c <SCH_Delete_Task>:
 800189c:	b4b0      	push	{r4, r5, r7}
 800189e:	b089      	sub	sp, #36	; 0x24
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d068      	beq.n	800197c <SCH_Delete_Task+0xe0>
 80018aa:	2300      	movs	r3, #0
 80018ac:	77fb      	strb	r3, [r7, #31]
 80018ae:	e061      	b.n	8001974 <SCH_Delete_Task+0xd8>
 80018b0:	7ffa      	ldrb	r2, [r7, #31]
 80018b2:	4935      	ldr	r1, [pc, #212]	; (8001988 <SCH_Delete_Task+0xec>)
 80018b4:	4613      	mov	r3, r2
 80018b6:	009b      	lsls	r3, r3, #2
 80018b8:	4413      	add	r3, r2
 80018ba:	009b      	lsls	r3, r3, #2
 80018bc:	440b      	add	r3, r1
 80018be:	3310      	adds	r3, #16
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	687a      	ldr	r2, [r7, #4]
 80018c4:	429a      	cmp	r2, r3
 80018c6:	d152      	bne.n	800196e <SCH_Delete_Task+0xd2>
 80018c8:	7ffb      	ldrb	r3, [r7, #31]
 80018ca:	2b08      	cmp	r3, #8
 80018cc:	d828      	bhi.n	8001920 <SCH_Delete_Task+0x84>
 80018ce:	7ffb      	ldrb	r3, [r7, #31]
 80018d0:	1c5a      	adds	r2, r3, #1
 80018d2:	492d      	ldr	r1, [pc, #180]	; (8001988 <SCH_Delete_Task+0xec>)
 80018d4:	4613      	mov	r3, r2
 80018d6:	009b      	lsls	r3, r3, #2
 80018d8:	4413      	add	r3, r2
 80018da:	009b      	lsls	r3, r3, #2
 80018dc:	440b      	add	r3, r1
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d01d      	beq.n	8001920 <SCH_Delete_Task+0x84>
 80018e4:	7ffb      	ldrb	r3, [r7, #31]
 80018e6:	1c5a      	adds	r2, r3, #1
 80018e8:	4927      	ldr	r1, [pc, #156]	; (8001988 <SCH_Delete_Task+0xec>)
 80018ea:	4613      	mov	r3, r2
 80018ec:	009b      	lsls	r3, r3, #2
 80018ee:	4413      	add	r3, r2
 80018f0:	009b      	lsls	r3, r3, #2
 80018f2:	440b      	add	r3, r1
 80018f4:	3304      	adds	r3, #4
 80018f6:	6819      	ldr	r1, [r3, #0]
 80018f8:	7ffa      	ldrb	r2, [r7, #31]
 80018fa:	4823      	ldr	r0, [pc, #140]	; (8001988 <SCH_Delete_Task+0xec>)
 80018fc:	4613      	mov	r3, r2
 80018fe:	009b      	lsls	r3, r3, #2
 8001900:	4413      	add	r3, r2
 8001902:	009b      	lsls	r3, r3, #2
 8001904:	4403      	add	r3, r0
 8001906:	3304      	adds	r3, #4
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	7ffa      	ldrb	r2, [r7, #31]
 800190c:	3201      	adds	r2, #1
 800190e:	4419      	add	r1, r3
 8001910:	481d      	ldr	r0, [pc, #116]	; (8001988 <SCH_Delete_Task+0xec>)
 8001912:	4613      	mov	r3, r2
 8001914:	009b      	lsls	r3, r3, #2
 8001916:	4413      	add	r3, r2
 8001918:	009b      	lsls	r3, r3, #2
 800191a:	4403      	add	r3, r0
 800191c:	3304      	adds	r3, #4
 800191e:	6019      	str	r1, [r3, #0]
 8001920:	7ffb      	ldrb	r3, [r7, #31]
 8001922:	77bb      	strb	r3, [r7, #30]
 8001924:	e017      	b.n	8001956 <SCH_Delete_Task+0xba>
 8001926:	7fbb      	ldrb	r3, [r7, #30]
 8001928:	1c5a      	adds	r2, r3, #1
 800192a:	7fb9      	ldrb	r1, [r7, #30]
 800192c:	4816      	ldr	r0, [pc, #88]	; (8001988 <SCH_Delete_Task+0xec>)
 800192e:	460b      	mov	r3, r1
 8001930:	009b      	lsls	r3, r3, #2
 8001932:	440b      	add	r3, r1
 8001934:	009b      	lsls	r3, r3, #2
 8001936:	4418      	add	r0, r3
 8001938:	4913      	ldr	r1, [pc, #76]	; (8001988 <SCH_Delete_Task+0xec>)
 800193a:	4613      	mov	r3, r2
 800193c:	009b      	lsls	r3, r3, #2
 800193e:	4413      	add	r3, r2
 8001940:	009b      	lsls	r3, r3, #2
 8001942:	440b      	add	r3, r1
 8001944:	4604      	mov	r4, r0
 8001946:	461d      	mov	r5, r3
 8001948:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800194a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800194c:	682b      	ldr	r3, [r5, #0]
 800194e:	6023      	str	r3, [r4, #0]
 8001950:	7fbb      	ldrb	r3, [r7, #30]
 8001952:	3301      	adds	r3, #1
 8001954:	77bb      	strb	r3, [r7, #30]
 8001956:	7fbb      	ldrb	r3, [r7, #30]
 8001958:	2b08      	cmp	r3, #8
 800195a:	d9e4      	bls.n	8001926 <SCH_Delete_Task+0x8a>
 800195c:	4b0a      	ldr	r3, [pc, #40]	; (8001988 <SCH_Delete_Task+0xec>)
 800195e:	33b4      	adds	r3, #180	; 0xb4
 8001960:	2200      	movs	r2, #0
 8001962:	601a      	str	r2, [r3, #0]
 8001964:	605a      	str	r2, [r3, #4]
 8001966:	609a      	str	r2, [r3, #8]
 8001968:	60da      	str	r2, [r3, #12]
 800196a:	611a      	str	r2, [r3, #16]
 800196c:	e007      	b.n	800197e <SCH_Delete_Task+0xe2>
 800196e:	7ffb      	ldrb	r3, [r7, #31]
 8001970:	3301      	adds	r3, #1
 8001972:	77fb      	strb	r3, [r7, #31]
 8001974:	7ffb      	ldrb	r3, [r7, #31]
 8001976:	2b09      	cmp	r3, #9
 8001978:	d99a      	bls.n	80018b0 <SCH_Delete_Task+0x14>
 800197a:	e000      	b.n	800197e <SCH_Delete_Task+0xe2>
 800197c:	bf00      	nop
 800197e:	3724      	adds	r7, #36	; 0x24
 8001980:	46bd      	mov	sp, r7
 8001982:	bcb0      	pop	{r4, r5, r7}
 8001984:	4770      	bx	lr
 8001986:	bf00      	nop
 8001988:	20000118 	.word	0x20000118

0800198c <SCH_Dispatch_Tasks>:
 800198c:	b5b0      	push	{r4, r5, r7, lr}
 800198e:	b086      	sub	sp, #24
 8001990:	af00      	add	r7, sp, #0
 8001992:	4b11      	ldr	r3, [pc, #68]	; (80019d8 <SCH_Dispatch_Tasks+0x4c>)
 8001994:	7b1b      	ldrb	r3, [r3, #12]
 8001996:	2b00      	cmp	r3, #0
 8001998:	d019      	beq.n	80019ce <SCH_Dispatch_Tasks+0x42>
 800199a:	4b0f      	ldr	r3, [pc, #60]	; (80019d8 <SCH_Dispatch_Tasks+0x4c>)
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	4798      	blx	r3
 80019a0:	4b0d      	ldr	r3, [pc, #52]	; (80019d8 <SCH_Dispatch_Tasks+0x4c>)
 80019a2:	2200      	movs	r2, #0
 80019a4:	731a      	strb	r2, [r3, #12]
 80019a6:	4b0c      	ldr	r3, [pc, #48]	; (80019d8 <SCH_Dispatch_Tasks+0x4c>)
 80019a8:	1d3c      	adds	r4, r7, #4
 80019aa:	461d      	mov	r5, r3
 80019ac:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80019ae:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80019b0:	682b      	ldr	r3, [r5, #0]
 80019b2:	6023      	str	r3, [r4, #0]
 80019b4:	697b      	ldr	r3, [r7, #20]
 80019b6:	4618      	mov	r0, r3
 80019b8:	f7ff ff70 	bl	800189c <SCH_Delete_Task>
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d005      	beq.n	80019ce <SCH_Dispatch_Tasks+0x42>
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	68f9      	ldr	r1, [r7, #12]
 80019c6:	68fa      	ldr	r2, [r7, #12]
 80019c8:	4618      	mov	r0, r3
 80019ca:	f7ff fe75 	bl	80016b8 <SCH_Add_Task>
 80019ce:	bf00      	nop
 80019d0:	3718      	adds	r7, #24
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bdb0      	pop	{r4, r5, r7, pc}
 80019d6:	bf00      	nop
 80019d8:	20000118 	.word	0x20000118

080019dc <Get_New_Task_ID>:
 80019dc:	b480      	push	{r7}
 80019de:	af00      	add	r7, sp, #0
 80019e0:	4b05      	ldr	r3, [pc, #20]	; (80019f8 <Get_New_Task_ID+0x1c>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	3301      	adds	r3, #1
 80019e6:	4a04      	ldr	r2, [pc, #16]	; (80019f8 <Get_New_Task_ID+0x1c>)
 80019e8:	6013      	str	r3, [r2, #0]
 80019ea:	4b03      	ldr	r3, [pc, #12]	; (80019f8 <Get_New_Task_ID+0x1c>)
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	4618      	mov	r0, r3
 80019f0:	46bd      	mov	sp, r7
 80019f2:	bc80      	pop	{r7}
 80019f4:	4770      	bx	lr
 80019f6:	bf00      	nop
 80019f8:	200001e0 	.word	0x200001e0

080019fc <setTimerSecond>:
//void setTimer7SEG(int duration){
//	counter7SEG = duration/PERIOD;
//	timer7SEG=0;
//}

void setTimerSecond(int duration){
 80019fc:	b480      	push	{r7}
 80019fe:	b083      	sub	sp, #12
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]
	counterSecond = duration/PERIOD;
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	4a08      	ldr	r2, [pc, #32]	; (8001a28 <setTimerSecond+0x2c>)
 8001a08:	fb82 1203 	smull	r1, r2, r2, r3
 8001a0c:	1092      	asrs	r2, r2, #2
 8001a0e:	17db      	asrs	r3, r3, #31
 8001a10:	1ad3      	subs	r3, r2, r3
 8001a12:	4a06      	ldr	r2, [pc, #24]	; (8001a2c <setTimerSecond+0x30>)
 8001a14:	6013      	str	r3, [r2, #0]
	timerSecond = 0;
 8001a16:	4b06      	ldr	r3, [pc, #24]	; (8001a30 <setTimerSecond+0x34>)
 8001a18:	2200      	movs	r2, #0
 8001a1a:	601a      	str	r2, [r3, #0]
}
 8001a1c:	bf00      	nop
 8001a1e:	370c      	adds	r7, #12
 8001a20:	46bd      	mov	sp, r7
 8001a22:	bc80      	pop	{r7}
 8001a24:	4770      	bx	lr
 8001a26:	bf00      	nop
 8001a28:	66666667 	.word	0x66666667
 8001a2c:	200001e8 	.word	0x200001e8
 8001a30:	200001e4 	.word	0x200001e4

08001a34 <setTimer>:

void setTimer(int index, int duration){
 8001a34:	b480      	push	{r7}
 8001a36:	b083      	sub	sp, #12
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	6078      	str	r0, [r7, #4]
 8001a3c:	6039      	str	r1, [r7, #0]
	counter[index] = duration/PERIOD;
 8001a3e:	683b      	ldr	r3, [r7, #0]
 8001a40:	4a09      	ldr	r2, [pc, #36]	; (8001a68 <setTimer+0x34>)
 8001a42:	fb82 1203 	smull	r1, r2, r2, r3
 8001a46:	1092      	asrs	r2, r2, #2
 8001a48:	17db      	asrs	r3, r3, #31
 8001a4a:	1ad2      	subs	r2, r2, r3
 8001a4c:	4907      	ldr	r1, [pc, #28]	; (8001a6c <setTimer+0x38>)
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	timerFlag[index] = 0;
 8001a54:	4a06      	ldr	r2, [pc, #24]	; (8001a70 <setTimer+0x3c>)
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	2100      	movs	r1, #0
 8001a5a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8001a5e:	bf00      	nop
 8001a60:	370c      	adds	r7, #12
 8001a62:	46bd      	mov	sp, r7
 8001a64:	bc80      	pop	{r7}
 8001a66:	4770      	bx	lr
 8001a68:	66666667 	.word	0x66666667
 8001a6c:	20000204 	.word	0x20000204
 8001a70:	200001ec 	.word	0x200001ec

08001a74 <timerRun>:

void timerRun(){
 8001a74:	b480      	push	{r7}
 8001a76:	b083      	sub	sp, #12
 8001a78:	af00      	add	r7, sp, #0
	for (int i = 0; i < NO_OF_COUNTERS; i++){
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	607b      	str	r3, [r7, #4]
 8001a7e:	e01c      	b.n	8001aba <timerRun+0x46>
		if (counter[i] > 0){
 8001a80:	4a12      	ldr	r2, [pc, #72]	; (8001acc <timerRun+0x58>)
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	dd13      	ble.n	8001ab4 <timerRun+0x40>
			counter[i]--;
 8001a8c:	4a0f      	ldr	r2, [pc, #60]	; (8001acc <timerRun+0x58>)
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a94:	1e5a      	subs	r2, r3, #1
 8001a96:	490d      	ldr	r1, [pc, #52]	; (8001acc <timerRun+0x58>)
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			if (counter[i] <= 0){
 8001a9e:	4a0b      	ldr	r2, [pc, #44]	; (8001acc <timerRun+0x58>)
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	dc04      	bgt.n	8001ab4 <timerRun+0x40>
				timerFlag[i] = 1;
 8001aaa:	4a09      	ldr	r2, [pc, #36]	; (8001ad0 <timerRun+0x5c>)
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	2101      	movs	r1, #1
 8001ab0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 0; i < NO_OF_COUNTERS; i++){
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	3301      	adds	r3, #1
 8001ab8:	607b      	str	r3, [r7, #4]
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	2b05      	cmp	r3, #5
 8001abe:	dddf      	ble.n	8001a80 <timerRun+0xc>
			}
		}
	}
}
 8001ac0:	bf00      	nop
 8001ac2:	bf00      	nop
 8001ac4:	370c      	adds	r7, #12
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	bc80      	pop	{r7}
 8001aca:	4770      	bx	lr
 8001acc:	20000204 	.word	0x20000204
 8001ad0:	200001ec 	.word	0x200001ec

08001ad4 <timerRunSecond>:

void timerRunSecond(){
 8001ad4:	b480      	push	{r7}
 8001ad6:	af00      	add	r7, sp, #0
	if (counterSecond > 0){
 8001ad8:	4b09      	ldr	r3, [pc, #36]	; (8001b00 <timerRunSecond+0x2c>)
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	dd0b      	ble.n	8001af8 <timerRunSecond+0x24>
		counterSecond--;
 8001ae0:	4b07      	ldr	r3, [pc, #28]	; (8001b00 <timerRunSecond+0x2c>)
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	3b01      	subs	r3, #1
 8001ae6:	4a06      	ldr	r2, [pc, #24]	; (8001b00 <timerRunSecond+0x2c>)
 8001ae8:	6013      	str	r3, [r2, #0]
		if (counterSecond <= 0){
 8001aea:	4b05      	ldr	r3, [pc, #20]	; (8001b00 <timerRunSecond+0x2c>)
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	dc02      	bgt.n	8001af8 <timerRunSecond+0x24>
			timerSecond = 1;
 8001af2:	4b04      	ldr	r3, [pc, #16]	; (8001b04 <timerRunSecond+0x30>)
 8001af4:	2201      	movs	r2, #1
 8001af6:	601a      	str	r2, [r3, #0]
		}
	}
}
 8001af8:	bf00      	nop
 8001afa:	46bd      	mov	sp, r7
 8001afc:	bc80      	pop	{r7}
 8001afe:	4770      	bx	lr
 8001b00:	200001e8 	.word	0x200001e8
 8001b04:	200001e4 	.word	0x200001e4

08001b08 <HAL_MspInit>:
 8001b08:	b480      	push	{r7}
 8001b0a:	b085      	sub	sp, #20
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	4b15      	ldr	r3, [pc, #84]	; (8001b64 <HAL_MspInit+0x5c>)
 8001b10:	699b      	ldr	r3, [r3, #24]
 8001b12:	4a14      	ldr	r2, [pc, #80]	; (8001b64 <HAL_MspInit+0x5c>)
 8001b14:	f043 0301 	orr.w	r3, r3, #1
 8001b18:	6193      	str	r3, [r2, #24]
 8001b1a:	4b12      	ldr	r3, [pc, #72]	; (8001b64 <HAL_MspInit+0x5c>)
 8001b1c:	699b      	ldr	r3, [r3, #24]
 8001b1e:	f003 0301 	and.w	r3, r3, #1
 8001b22:	60bb      	str	r3, [r7, #8]
 8001b24:	68bb      	ldr	r3, [r7, #8]
 8001b26:	4b0f      	ldr	r3, [pc, #60]	; (8001b64 <HAL_MspInit+0x5c>)
 8001b28:	69db      	ldr	r3, [r3, #28]
 8001b2a:	4a0e      	ldr	r2, [pc, #56]	; (8001b64 <HAL_MspInit+0x5c>)
 8001b2c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b30:	61d3      	str	r3, [r2, #28]
 8001b32:	4b0c      	ldr	r3, [pc, #48]	; (8001b64 <HAL_MspInit+0x5c>)
 8001b34:	69db      	ldr	r3, [r3, #28]
 8001b36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b3a:	607b      	str	r3, [r7, #4]
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	4b0a      	ldr	r3, [pc, #40]	; (8001b68 <HAL_MspInit+0x60>)
 8001b40:	685b      	ldr	r3, [r3, #4]
 8001b42:	60fb      	str	r3, [r7, #12]
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001b4a:	60fb      	str	r3, [r7, #12]
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001b52:	60fb      	str	r3, [r7, #12]
 8001b54:	4a04      	ldr	r2, [pc, #16]	; (8001b68 <HAL_MspInit+0x60>)
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	6053      	str	r3, [r2, #4]
 8001b5a:	bf00      	nop
 8001b5c:	3714      	adds	r7, #20
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	bc80      	pop	{r7}
 8001b62:	4770      	bx	lr
 8001b64:	40021000 	.word	0x40021000
 8001b68:	40010000 	.word	0x40010000

08001b6c <HAL_TIM_Base_MspInit>:
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	b084      	sub	sp, #16
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	6078      	str	r0, [r7, #4]
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001b7c:	d114      	bne.n	8001ba8 <HAL_TIM_Base_MspInit+0x3c>
 8001b7e:	4b19      	ldr	r3, [pc, #100]	; (8001be4 <HAL_TIM_Base_MspInit+0x78>)
 8001b80:	69db      	ldr	r3, [r3, #28]
 8001b82:	4a18      	ldr	r2, [pc, #96]	; (8001be4 <HAL_TIM_Base_MspInit+0x78>)
 8001b84:	f043 0301 	orr.w	r3, r3, #1
 8001b88:	61d3      	str	r3, [r2, #28]
 8001b8a:	4b16      	ldr	r3, [pc, #88]	; (8001be4 <HAL_TIM_Base_MspInit+0x78>)
 8001b8c:	69db      	ldr	r3, [r3, #28]
 8001b8e:	f003 0301 	and.w	r3, r3, #1
 8001b92:	60fb      	str	r3, [r7, #12]
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	2200      	movs	r2, #0
 8001b98:	2100      	movs	r1, #0
 8001b9a:	201c      	movs	r0, #28
 8001b9c:	f000 fa9b 	bl	80020d6 <HAL_NVIC_SetPriority>
 8001ba0:	201c      	movs	r0, #28
 8001ba2:	f000 fab4 	bl	800210e <HAL_NVIC_EnableIRQ>
 8001ba6:	e018      	b.n	8001bda <HAL_TIM_Base_MspInit+0x6e>
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	4a0e      	ldr	r2, [pc, #56]	; (8001be8 <HAL_TIM_Base_MspInit+0x7c>)
 8001bae:	4293      	cmp	r3, r2
 8001bb0:	d113      	bne.n	8001bda <HAL_TIM_Base_MspInit+0x6e>
 8001bb2:	4b0c      	ldr	r3, [pc, #48]	; (8001be4 <HAL_TIM_Base_MspInit+0x78>)
 8001bb4:	69db      	ldr	r3, [r3, #28]
 8001bb6:	4a0b      	ldr	r2, [pc, #44]	; (8001be4 <HAL_TIM_Base_MspInit+0x78>)
 8001bb8:	f043 0302 	orr.w	r3, r3, #2
 8001bbc:	61d3      	str	r3, [r2, #28]
 8001bbe:	4b09      	ldr	r3, [pc, #36]	; (8001be4 <HAL_TIM_Base_MspInit+0x78>)
 8001bc0:	69db      	ldr	r3, [r3, #28]
 8001bc2:	f003 0302 	and.w	r3, r3, #2
 8001bc6:	60bb      	str	r3, [r7, #8]
 8001bc8:	68bb      	ldr	r3, [r7, #8]
 8001bca:	2200      	movs	r2, #0
 8001bcc:	2100      	movs	r1, #0
 8001bce:	201d      	movs	r0, #29
 8001bd0:	f000 fa81 	bl	80020d6 <HAL_NVIC_SetPriority>
 8001bd4:	201d      	movs	r0, #29
 8001bd6:	f000 fa9a 	bl	800210e <HAL_NVIC_EnableIRQ>
 8001bda:	bf00      	nop
 8001bdc:	3710      	adds	r7, #16
 8001bde:	46bd      	mov	sp, r7
 8001be0:	bd80      	pop	{r7, pc}
 8001be2:	bf00      	nop
 8001be4:	40021000 	.word	0x40021000
 8001be8:	40000400 	.word	0x40000400

08001bec <HAL_TIM_MspPostInit>:
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b088      	sub	sp, #32
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
 8001bf4:	f107 0310 	add.w	r3, r7, #16
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	601a      	str	r2, [r3, #0]
 8001bfc:	605a      	str	r2, [r3, #4]
 8001bfe:	609a      	str	r2, [r3, #8]
 8001c00:	60da      	str	r2, [r3, #12]
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	4a0f      	ldr	r2, [pc, #60]	; (8001c44 <HAL_TIM_MspPostInit+0x58>)
 8001c08:	4293      	cmp	r3, r2
 8001c0a:	d117      	bne.n	8001c3c <HAL_TIM_MspPostInit+0x50>
 8001c0c:	4b0e      	ldr	r3, [pc, #56]	; (8001c48 <HAL_TIM_MspPostInit+0x5c>)
 8001c0e:	699b      	ldr	r3, [r3, #24]
 8001c10:	4a0d      	ldr	r2, [pc, #52]	; (8001c48 <HAL_TIM_MspPostInit+0x5c>)
 8001c12:	f043 0304 	orr.w	r3, r3, #4
 8001c16:	6193      	str	r3, [r2, #24]
 8001c18:	4b0b      	ldr	r3, [pc, #44]	; (8001c48 <HAL_TIM_MspPostInit+0x5c>)
 8001c1a:	699b      	ldr	r3, [r3, #24]
 8001c1c:	f003 0304 	and.w	r3, r3, #4
 8001c20:	60fb      	str	r3, [r7, #12]
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	2340      	movs	r3, #64	; 0x40
 8001c26:	613b      	str	r3, [r7, #16]
 8001c28:	2302      	movs	r3, #2
 8001c2a:	617b      	str	r3, [r7, #20]
 8001c2c:	2302      	movs	r3, #2
 8001c2e:	61fb      	str	r3, [r7, #28]
 8001c30:	f107 0310 	add.w	r3, r7, #16
 8001c34:	4619      	mov	r1, r3
 8001c36:	4805      	ldr	r0, [pc, #20]	; (8001c4c <HAL_TIM_MspPostInit+0x60>)
 8001c38:	f000 fb36 	bl	80022a8 <HAL_GPIO_Init>
 8001c3c:	bf00      	nop
 8001c3e:	3720      	adds	r7, #32
 8001c40:	46bd      	mov	sp, r7
 8001c42:	bd80      	pop	{r7, pc}
 8001c44:	40000400 	.word	0x40000400
 8001c48:	40021000 	.word	0x40021000
 8001c4c:	40010800 	.word	0x40010800

08001c50 <HAL_UART_MspInit>:
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b088      	sub	sp, #32
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
 8001c58:	f107 0310 	add.w	r3, r7, #16
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	601a      	str	r2, [r3, #0]
 8001c60:	605a      	str	r2, [r3, #4]
 8001c62:	609a      	str	r2, [r3, #8]
 8001c64:	60da      	str	r2, [r3, #12]
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	4a1f      	ldr	r2, [pc, #124]	; (8001ce8 <HAL_UART_MspInit+0x98>)
 8001c6c:	4293      	cmp	r3, r2
 8001c6e:	d137      	bne.n	8001ce0 <HAL_UART_MspInit+0x90>
 8001c70:	4b1e      	ldr	r3, [pc, #120]	; (8001cec <HAL_UART_MspInit+0x9c>)
 8001c72:	69db      	ldr	r3, [r3, #28]
 8001c74:	4a1d      	ldr	r2, [pc, #116]	; (8001cec <HAL_UART_MspInit+0x9c>)
 8001c76:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c7a:	61d3      	str	r3, [r2, #28]
 8001c7c:	4b1b      	ldr	r3, [pc, #108]	; (8001cec <HAL_UART_MspInit+0x9c>)
 8001c7e:	69db      	ldr	r3, [r3, #28]
 8001c80:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c84:	60fb      	str	r3, [r7, #12]
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	4b18      	ldr	r3, [pc, #96]	; (8001cec <HAL_UART_MspInit+0x9c>)
 8001c8a:	699b      	ldr	r3, [r3, #24]
 8001c8c:	4a17      	ldr	r2, [pc, #92]	; (8001cec <HAL_UART_MspInit+0x9c>)
 8001c8e:	f043 0304 	orr.w	r3, r3, #4
 8001c92:	6193      	str	r3, [r2, #24]
 8001c94:	4b15      	ldr	r3, [pc, #84]	; (8001cec <HAL_UART_MspInit+0x9c>)
 8001c96:	699b      	ldr	r3, [r3, #24]
 8001c98:	f003 0304 	and.w	r3, r3, #4
 8001c9c:	60bb      	str	r3, [r7, #8]
 8001c9e:	68bb      	ldr	r3, [r7, #8]
 8001ca0:	2304      	movs	r3, #4
 8001ca2:	613b      	str	r3, [r7, #16]
 8001ca4:	2302      	movs	r3, #2
 8001ca6:	617b      	str	r3, [r7, #20]
 8001ca8:	2303      	movs	r3, #3
 8001caa:	61fb      	str	r3, [r7, #28]
 8001cac:	f107 0310 	add.w	r3, r7, #16
 8001cb0:	4619      	mov	r1, r3
 8001cb2:	480f      	ldr	r0, [pc, #60]	; (8001cf0 <HAL_UART_MspInit+0xa0>)
 8001cb4:	f000 faf8 	bl	80022a8 <HAL_GPIO_Init>
 8001cb8:	2308      	movs	r3, #8
 8001cba:	613b      	str	r3, [r7, #16]
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	617b      	str	r3, [r7, #20]
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	61bb      	str	r3, [r7, #24]
 8001cc4:	f107 0310 	add.w	r3, r7, #16
 8001cc8:	4619      	mov	r1, r3
 8001cca:	4809      	ldr	r0, [pc, #36]	; (8001cf0 <HAL_UART_MspInit+0xa0>)
 8001ccc:	f000 faec 	bl	80022a8 <HAL_GPIO_Init>
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	2100      	movs	r1, #0
 8001cd4:	2026      	movs	r0, #38	; 0x26
 8001cd6:	f000 f9fe 	bl	80020d6 <HAL_NVIC_SetPriority>
 8001cda:	2026      	movs	r0, #38	; 0x26
 8001cdc:	f000 fa17 	bl	800210e <HAL_NVIC_EnableIRQ>
 8001ce0:	bf00      	nop
 8001ce2:	3720      	adds	r7, #32
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	bd80      	pop	{r7, pc}
 8001ce8:	40004400 	.word	0x40004400
 8001cec:	40021000 	.word	0x40021000
 8001cf0:	40010800 	.word	0x40010800

08001cf4 <NMI_Handler>:
 8001cf4:	b480      	push	{r7}
 8001cf6:	af00      	add	r7, sp, #0
 8001cf8:	e7fe      	b.n	8001cf8 <NMI_Handler+0x4>

08001cfa <HardFault_Handler>:
 8001cfa:	b480      	push	{r7}
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	e7fe      	b.n	8001cfe <HardFault_Handler+0x4>

08001d00 <MemManage_Handler>:
 8001d00:	b480      	push	{r7}
 8001d02:	af00      	add	r7, sp, #0
 8001d04:	e7fe      	b.n	8001d04 <MemManage_Handler+0x4>

08001d06 <BusFault_Handler>:
 8001d06:	b480      	push	{r7}
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	e7fe      	b.n	8001d0a <BusFault_Handler+0x4>

08001d0c <UsageFault_Handler>:
 8001d0c:	b480      	push	{r7}
 8001d0e:	af00      	add	r7, sp, #0
 8001d10:	e7fe      	b.n	8001d10 <UsageFault_Handler+0x4>

08001d12 <SVC_Handler>:
 8001d12:	b480      	push	{r7}
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	bf00      	nop
 8001d18:	46bd      	mov	sp, r7
 8001d1a:	bc80      	pop	{r7}
 8001d1c:	4770      	bx	lr

08001d1e <DebugMon_Handler>:
 8001d1e:	b480      	push	{r7}
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	bf00      	nop
 8001d24:	46bd      	mov	sp, r7
 8001d26:	bc80      	pop	{r7}
 8001d28:	4770      	bx	lr

08001d2a <PendSV_Handler>:
 8001d2a:	b480      	push	{r7}
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	bf00      	nop
 8001d30:	46bd      	mov	sp, r7
 8001d32:	bc80      	pop	{r7}
 8001d34:	4770      	bx	lr

08001d36 <SysTick_Handler>:
 8001d36:	b580      	push	{r7, lr}
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	f000 f8d9 	bl	8001ef0 <HAL_IncTick>
 8001d3e:	bf00      	nop
 8001d40:	bd80      	pop	{r7, pc}
	...

08001d44 <TIM2_IRQHandler>:
 8001d44:	b580      	push	{r7, lr}
 8001d46:	af00      	add	r7, sp, #0
 8001d48:	4802      	ldr	r0, [pc, #8]	; (8001d54 <TIM2_IRQHandler+0x10>)
 8001d4a:	f001 fa0b 	bl	8003164 <HAL_TIM_IRQHandler>
 8001d4e:	bf00      	nop
 8001d50:	bd80      	pop	{r7, pc}
 8001d52:	bf00      	nop
 8001d54:	2000027c 	.word	0x2000027c

08001d58 <TIM3_IRQHandler>:
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	af00      	add	r7, sp, #0
 8001d5c:	4802      	ldr	r0, [pc, #8]	; (8001d68 <TIM3_IRQHandler+0x10>)
 8001d5e:	f001 fa01 	bl	8003164 <HAL_TIM_IRQHandler>
 8001d62:	bf00      	nop
 8001d64:	bd80      	pop	{r7, pc}
 8001d66:	bf00      	nop
 8001d68:	20000234 	.word	0x20000234

08001d6c <USART2_IRQHandler>:
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	af00      	add	r7, sp, #0
 8001d70:	4802      	ldr	r0, [pc, #8]	; (8001d7c <USART2_IRQHandler+0x10>)
 8001d72:	f002 f895 	bl	8003ea0 <HAL_UART_IRQHandler>
 8001d76:	bf00      	nop
 8001d78:	bd80      	pop	{r7, pc}
 8001d7a:	bf00      	nop
 8001d7c:	200002c4 	.word	0x200002c4

08001d80 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b086      	sub	sp, #24
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d88:	4a14      	ldr	r2, [pc, #80]	; (8001ddc <_sbrk+0x5c>)
 8001d8a:	4b15      	ldr	r3, [pc, #84]	; (8001de0 <_sbrk+0x60>)
 8001d8c:	1ad3      	subs	r3, r2, r3
 8001d8e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d90:	697b      	ldr	r3, [r7, #20]
 8001d92:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d94:	4b13      	ldr	r3, [pc, #76]	; (8001de4 <_sbrk+0x64>)
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d102      	bne.n	8001da2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001d9c:	4b11      	ldr	r3, [pc, #68]	; (8001de4 <_sbrk+0x64>)
 8001d9e:	4a12      	ldr	r2, [pc, #72]	; (8001de8 <_sbrk+0x68>)
 8001da0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001da2:	4b10      	ldr	r3, [pc, #64]	; (8001de4 <_sbrk+0x64>)
 8001da4:	681a      	ldr	r2, [r3, #0]
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	4413      	add	r3, r2
 8001daa:	693a      	ldr	r2, [r7, #16]
 8001dac:	429a      	cmp	r2, r3
 8001dae:	d207      	bcs.n	8001dc0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001db0:	f002 fdc6 	bl	8004940 <__errno>
 8001db4:	4603      	mov	r3, r0
 8001db6:	220c      	movs	r2, #12
 8001db8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001dba:	f04f 33ff 	mov.w	r3, #4294967295
 8001dbe:	e009      	b.n	8001dd4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001dc0:	4b08      	ldr	r3, [pc, #32]	; (8001de4 <_sbrk+0x64>)
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001dc6:	4b07      	ldr	r3, [pc, #28]	; (8001de4 <_sbrk+0x64>)
 8001dc8:	681a      	ldr	r2, [r3, #0]
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	4413      	add	r3, r2
 8001dce:	4a05      	ldr	r2, [pc, #20]	; (8001de4 <_sbrk+0x64>)
 8001dd0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001dd2:	68fb      	ldr	r3, [r7, #12]
}
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	3718      	adds	r7, #24
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	bd80      	pop	{r7, pc}
 8001ddc:	20005000 	.word	0x20005000
 8001de0:	00000400 	.word	0x00000400
 8001de4:	2000021c 	.word	0x2000021c
 8001de8:	20000320 	.word	0x20000320

08001dec <SystemInit>:
 8001dec:	b480      	push	{r7}
 8001dee:	af00      	add	r7, sp, #0
 8001df0:	bf00      	nop
 8001df2:	46bd      	mov	sp, r7
 8001df4:	bc80      	pop	{r7}
 8001df6:	4770      	bx	lr

08001df8 <buzzer>:
 *  Created on: Nov 29, 2023
 *      Author: olkmphy
 */
#include "uart_buzzer.h"

void buzzer(){
 8001df8:	b480      	push	{r7}
 8001dfa:	af00      	add	r7, sp, #0
	// Implement buzzer here...
	__HAL_TIM_SetCompare(&htim3, TIM_CHANNEL_1, buzzer_value);
 8001dfc:	4b04      	ldr	r3, [pc, #16]	; (8001e10 <buzzer+0x18>)
 8001dfe:	681a      	ldr	r2, [r3, #0]
 8001e00:	4b04      	ldr	r3, [pc, #16]	; (8001e14 <buzzer+0x1c>)
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001e06:	bf00      	nop
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	bc80      	pop	{r7}
 8001e0c:	4770      	bx	lr
 8001e0e:	bf00      	nop
 8001e10:	200000e0 	.word	0x200000e0
 8001e14:	20000234 	.word	0x20000234

08001e18 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001e18:	f7ff ffe8 	bl	8001dec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001e1c:	480b      	ldr	r0, [pc, #44]	; (8001e4c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001e1e:	490c      	ldr	r1, [pc, #48]	; (8001e50 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001e20:	4a0c      	ldr	r2, [pc, #48]	; (8001e54 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001e22:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e24:	e002      	b.n	8001e2c <LoopCopyDataInit>

08001e26 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e26:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e28:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e2a:	3304      	adds	r3, #4

08001e2c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e2c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e2e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e30:	d3f9      	bcc.n	8001e26 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e32:	4a09      	ldr	r2, [pc, #36]	; (8001e58 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001e34:	4c09      	ldr	r4, [pc, #36]	; (8001e5c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001e36:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e38:	e001      	b.n	8001e3e <LoopFillZerobss>

08001e3a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e3a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e3c:	3204      	adds	r2, #4

08001e3e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e3e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e40:	d3fb      	bcc.n	8001e3a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001e42:	f002 fd83 	bl	800494c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001e46:	f7ff f9cd 	bl	80011e4 <main>
  bx lr
 8001e4a:	4770      	bx	lr
  ldr r0, =_sdata
 8001e4c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e50:	200000b4 	.word	0x200000b4
  ldr r2, =_sidata
 8001e54:	080052e0 	.word	0x080052e0
  ldr r2, =_sbss
 8001e58:	200000b4 	.word	0x200000b4
  ldr r4, =_ebss
 8001e5c:	20000320 	.word	0x20000320

08001e60 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001e60:	e7fe      	b.n	8001e60 <ADC1_2_IRQHandler>
	...

08001e64 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001e68:	4b08      	ldr	r3, [pc, #32]	; (8001e8c <HAL_Init+0x28>)
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	4a07      	ldr	r2, [pc, #28]	; (8001e8c <HAL_Init+0x28>)
 8001e6e:	f043 0310 	orr.w	r3, r3, #16
 8001e72:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e74:	2003      	movs	r0, #3
 8001e76:	f000 f923 	bl	80020c0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001e7a:	200f      	movs	r0, #15
 8001e7c:	f000 f808 	bl	8001e90 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001e80:	f7ff fe42 	bl	8001b08 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001e84:	2300      	movs	r3, #0
}
 8001e86:	4618      	mov	r0, r3
 8001e88:	bd80      	pop	{r7, pc}
 8001e8a:	bf00      	nop
 8001e8c:	40022000 	.word	0x40022000

08001e90 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	b082      	sub	sp, #8
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001e98:	4b12      	ldr	r3, [pc, #72]	; (8001ee4 <HAL_InitTick+0x54>)
 8001e9a:	681a      	ldr	r2, [r3, #0]
 8001e9c:	4b12      	ldr	r3, [pc, #72]	; (8001ee8 <HAL_InitTick+0x58>)
 8001e9e:	781b      	ldrb	r3, [r3, #0]
 8001ea0:	4619      	mov	r1, r3
 8001ea2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001ea6:	fbb3 f3f1 	udiv	r3, r3, r1
 8001eaa:	fbb2 f3f3 	udiv	r3, r2, r3
 8001eae:	4618      	mov	r0, r3
 8001eb0:	f000 f93b 	bl	800212a <HAL_SYSTICK_Config>
 8001eb4:	4603      	mov	r3, r0
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d001      	beq.n	8001ebe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001eba:	2301      	movs	r3, #1
 8001ebc:	e00e      	b.n	8001edc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	2b0f      	cmp	r3, #15
 8001ec2:	d80a      	bhi.n	8001eda <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	6879      	ldr	r1, [r7, #4]
 8001ec8:	f04f 30ff 	mov.w	r0, #4294967295
 8001ecc:	f000 f903 	bl	80020d6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ed0:	4a06      	ldr	r2, [pc, #24]	; (8001eec <HAL_InitTick+0x5c>)
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	e000      	b.n	8001edc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001eda:	2301      	movs	r3, #1
}
 8001edc:	4618      	mov	r0, r3
 8001ede:	3708      	adds	r7, #8
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	bd80      	pop	{r7, pc}
 8001ee4:	20000044 	.word	0x20000044
 8001ee8:	2000004c 	.word	0x2000004c
 8001eec:	20000048 	.word	0x20000048

08001ef0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ef4:	4b05      	ldr	r3, [pc, #20]	; (8001f0c <HAL_IncTick+0x1c>)
 8001ef6:	781b      	ldrb	r3, [r3, #0]
 8001ef8:	461a      	mov	r2, r3
 8001efa:	4b05      	ldr	r3, [pc, #20]	; (8001f10 <HAL_IncTick+0x20>)
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	4413      	add	r3, r2
 8001f00:	4a03      	ldr	r2, [pc, #12]	; (8001f10 <HAL_IncTick+0x20>)
 8001f02:	6013      	str	r3, [r2, #0]
}
 8001f04:	bf00      	nop
 8001f06:	46bd      	mov	sp, r7
 8001f08:	bc80      	pop	{r7}
 8001f0a:	4770      	bx	lr
 8001f0c:	2000004c 	.word	0x2000004c
 8001f10:	2000030c 	.word	0x2000030c

08001f14 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f14:	b480      	push	{r7}
 8001f16:	af00      	add	r7, sp, #0
  return uwTick;
 8001f18:	4b02      	ldr	r3, [pc, #8]	; (8001f24 <HAL_GetTick+0x10>)
 8001f1a:	681b      	ldr	r3, [r3, #0]
}
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	bc80      	pop	{r7}
 8001f22:	4770      	bx	lr
 8001f24:	2000030c 	.word	0x2000030c

08001f28 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f28:	b480      	push	{r7}
 8001f2a:	b085      	sub	sp, #20
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	f003 0307 	and.w	r3, r3, #7
 8001f36:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f38:	4b0c      	ldr	r3, [pc, #48]	; (8001f6c <__NVIC_SetPriorityGrouping+0x44>)
 8001f3a:	68db      	ldr	r3, [r3, #12]
 8001f3c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f3e:	68ba      	ldr	r2, [r7, #8]
 8001f40:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001f44:	4013      	ands	r3, r2
 8001f46:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f4c:	68bb      	ldr	r3, [r7, #8]
 8001f4e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001f50:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001f54:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001f58:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001f5a:	4a04      	ldr	r2, [pc, #16]	; (8001f6c <__NVIC_SetPriorityGrouping+0x44>)
 8001f5c:	68bb      	ldr	r3, [r7, #8]
 8001f5e:	60d3      	str	r3, [r2, #12]
}
 8001f60:	bf00      	nop
 8001f62:	3714      	adds	r7, #20
 8001f64:	46bd      	mov	sp, r7
 8001f66:	bc80      	pop	{r7}
 8001f68:	4770      	bx	lr
 8001f6a:	bf00      	nop
 8001f6c:	e000ed00 	.word	0xe000ed00

08001f70 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001f70:	b480      	push	{r7}
 8001f72:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f74:	4b04      	ldr	r3, [pc, #16]	; (8001f88 <__NVIC_GetPriorityGrouping+0x18>)
 8001f76:	68db      	ldr	r3, [r3, #12]
 8001f78:	0a1b      	lsrs	r3, r3, #8
 8001f7a:	f003 0307 	and.w	r3, r3, #7
}
 8001f7e:	4618      	mov	r0, r3
 8001f80:	46bd      	mov	sp, r7
 8001f82:	bc80      	pop	{r7}
 8001f84:	4770      	bx	lr
 8001f86:	bf00      	nop
 8001f88:	e000ed00 	.word	0xe000ed00

08001f8c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	b083      	sub	sp, #12
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	4603      	mov	r3, r0
 8001f94:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	db0b      	blt.n	8001fb6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f9e:	79fb      	ldrb	r3, [r7, #7]
 8001fa0:	f003 021f 	and.w	r2, r3, #31
 8001fa4:	4906      	ldr	r1, [pc, #24]	; (8001fc0 <__NVIC_EnableIRQ+0x34>)
 8001fa6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001faa:	095b      	lsrs	r3, r3, #5
 8001fac:	2001      	movs	r0, #1
 8001fae:	fa00 f202 	lsl.w	r2, r0, r2
 8001fb2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001fb6:	bf00      	nop
 8001fb8:	370c      	adds	r7, #12
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bc80      	pop	{r7}
 8001fbe:	4770      	bx	lr
 8001fc0:	e000e100 	.word	0xe000e100

08001fc4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001fc4:	b480      	push	{r7}
 8001fc6:	b083      	sub	sp, #12
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	4603      	mov	r3, r0
 8001fcc:	6039      	str	r1, [r7, #0]
 8001fce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001fd0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	db0a      	blt.n	8001fee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fd8:	683b      	ldr	r3, [r7, #0]
 8001fda:	b2da      	uxtb	r2, r3
 8001fdc:	490c      	ldr	r1, [pc, #48]	; (8002010 <__NVIC_SetPriority+0x4c>)
 8001fde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fe2:	0112      	lsls	r2, r2, #4
 8001fe4:	b2d2      	uxtb	r2, r2
 8001fe6:	440b      	add	r3, r1
 8001fe8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001fec:	e00a      	b.n	8002004 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fee:	683b      	ldr	r3, [r7, #0]
 8001ff0:	b2da      	uxtb	r2, r3
 8001ff2:	4908      	ldr	r1, [pc, #32]	; (8002014 <__NVIC_SetPriority+0x50>)
 8001ff4:	79fb      	ldrb	r3, [r7, #7]
 8001ff6:	f003 030f 	and.w	r3, r3, #15
 8001ffa:	3b04      	subs	r3, #4
 8001ffc:	0112      	lsls	r2, r2, #4
 8001ffe:	b2d2      	uxtb	r2, r2
 8002000:	440b      	add	r3, r1
 8002002:	761a      	strb	r2, [r3, #24]
}
 8002004:	bf00      	nop
 8002006:	370c      	adds	r7, #12
 8002008:	46bd      	mov	sp, r7
 800200a:	bc80      	pop	{r7}
 800200c:	4770      	bx	lr
 800200e:	bf00      	nop
 8002010:	e000e100 	.word	0xe000e100
 8002014:	e000ed00 	.word	0xe000ed00

08002018 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002018:	b480      	push	{r7}
 800201a:	b089      	sub	sp, #36	; 0x24
 800201c:	af00      	add	r7, sp, #0
 800201e:	60f8      	str	r0, [r7, #12]
 8002020:	60b9      	str	r1, [r7, #8]
 8002022:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	f003 0307 	and.w	r3, r3, #7
 800202a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800202c:	69fb      	ldr	r3, [r7, #28]
 800202e:	f1c3 0307 	rsb	r3, r3, #7
 8002032:	2b04      	cmp	r3, #4
 8002034:	bf28      	it	cs
 8002036:	2304      	movcs	r3, #4
 8002038:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800203a:	69fb      	ldr	r3, [r7, #28]
 800203c:	3304      	adds	r3, #4
 800203e:	2b06      	cmp	r3, #6
 8002040:	d902      	bls.n	8002048 <NVIC_EncodePriority+0x30>
 8002042:	69fb      	ldr	r3, [r7, #28]
 8002044:	3b03      	subs	r3, #3
 8002046:	e000      	b.n	800204a <NVIC_EncodePriority+0x32>
 8002048:	2300      	movs	r3, #0
 800204a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800204c:	f04f 32ff 	mov.w	r2, #4294967295
 8002050:	69bb      	ldr	r3, [r7, #24]
 8002052:	fa02 f303 	lsl.w	r3, r2, r3
 8002056:	43da      	mvns	r2, r3
 8002058:	68bb      	ldr	r3, [r7, #8]
 800205a:	401a      	ands	r2, r3
 800205c:	697b      	ldr	r3, [r7, #20]
 800205e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002060:	f04f 31ff 	mov.w	r1, #4294967295
 8002064:	697b      	ldr	r3, [r7, #20]
 8002066:	fa01 f303 	lsl.w	r3, r1, r3
 800206a:	43d9      	mvns	r1, r3
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002070:	4313      	orrs	r3, r2
         );
}
 8002072:	4618      	mov	r0, r3
 8002074:	3724      	adds	r7, #36	; 0x24
 8002076:	46bd      	mov	sp, r7
 8002078:	bc80      	pop	{r7}
 800207a:	4770      	bx	lr

0800207c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	b082      	sub	sp, #8
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	3b01      	subs	r3, #1
 8002088:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800208c:	d301      	bcc.n	8002092 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800208e:	2301      	movs	r3, #1
 8002090:	e00f      	b.n	80020b2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002092:	4a0a      	ldr	r2, [pc, #40]	; (80020bc <SysTick_Config+0x40>)
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	3b01      	subs	r3, #1
 8002098:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800209a:	210f      	movs	r1, #15
 800209c:	f04f 30ff 	mov.w	r0, #4294967295
 80020a0:	f7ff ff90 	bl	8001fc4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80020a4:	4b05      	ldr	r3, [pc, #20]	; (80020bc <SysTick_Config+0x40>)
 80020a6:	2200      	movs	r2, #0
 80020a8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80020aa:	4b04      	ldr	r3, [pc, #16]	; (80020bc <SysTick_Config+0x40>)
 80020ac:	2207      	movs	r2, #7
 80020ae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80020b0:	2300      	movs	r3, #0
}
 80020b2:	4618      	mov	r0, r3
 80020b4:	3708      	adds	r7, #8
 80020b6:	46bd      	mov	sp, r7
 80020b8:	bd80      	pop	{r7, pc}
 80020ba:	bf00      	nop
 80020bc:	e000e010 	.word	0xe000e010

080020c0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b082      	sub	sp, #8
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80020c8:	6878      	ldr	r0, [r7, #4]
 80020ca:	f7ff ff2d 	bl	8001f28 <__NVIC_SetPriorityGrouping>
}
 80020ce:	bf00      	nop
 80020d0:	3708      	adds	r7, #8
 80020d2:	46bd      	mov	sp, r7
 80020d4:	bd80      	pop	{r7, pc}

080020d6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80020d6:	b580      	push	{r7, lr}
 80020d8:	b086      	sub	sp, #24
 80020da:	af00      	add	r7, sp, #0
 80020dc:	4603      	mov	r3, r0
 80020de:	60b9      	str	r1, [r7, #8]
 80020e0:	607a      	str	r2, [r7, #4]
 80020e2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80020e4:	2300      	movs	r3, #0
 80020e6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80020e8:	f7ff ff42 	bl	8001f70 <__NVIC_GetPriorityGrouping>
 80020ec:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80020ee:	687a      	ldr	r2, [r7, #4]
 80020f0:	68b9      	ldr	r1, [r7, #8]
 80020f2:	6978      	ldr	r0, [r7, #20]
 80020f4:	f7ff ff90 	bl	8002018 <NVIC_EncodePriority>
 80020f8:	4602      	mov	r2, r0
 80020fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80020fe:	4611      	mov	r1, r2
 8002100:	4618      	mov	r0, r3
 8002102:	f7ff ff5f 	bl	8001fc4 <__NVIC_SetPriority>
}
 8002106:	bf00      	nop
 8002108:	3718      	adds	r7, #24
 800210a:	46bd      	mov	sp, r7
 800210c:	bd80      	pop	{r7, pc}

0800210e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800210e:	b580      	push	{r7, lr}
 8002110:	b082      	sub	sp, #8
 8002112:	af00      	add	r7, sp, #0
 8002114:	4603      	mov	r3, r0
 8002116:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002118:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800211c:	4618      	mov	r0, r3
 800211e:	f7ff ff35 	bl	8001f8c <__NVIC_EnableIRQ>
}
 8002122:	bf00      	nop
 8002124:	3708      	adds	r7, #8
 8002126:	46bd      	mov	sp, r7
 8002128:	bd80      	pop	{r7, pc}

0800212a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800212a:	b580      	push	{r7, lr}
 800212c:	b082      	sub	sp, #8
 800212e:	af00      	add	r7, sp, #0
 8002130:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002132:	6878      	ldr	r0, [r7, #4]
 8002134:	f7ff ffa2 	bl	800207c <SysTick_Config>
 8002138:	4603      	mov	r3, r0
}
 800213a:	4618      	mov	r0, r3
 800213c:	3708      	adds	r7, #8
 800213e:	46bd      	mov	sp, r7
 8002140:	bd80      	pop	{r7, pc}

08002142 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002142:	b480      	push	{r7}
 8002144:	b085      	sub	sp, #20
 8002146:	af00      	add	r7, sp, #0
 8002148:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800214a:	2300      	movs	r3, #0
 800214c:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002154:	b2db      	uxtb	r3, r3
 8002156:	2b02      	cmp	r3, #2
 8002158:	d008      	beq.n	800216c <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	2204      	movs	r2, #4
 800215e:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	2200      	movs	r2, #0
 8002164:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002168:	2301      	movs	r3, #1
 800216a:	e020      	b.n	80021ae <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	681a      	ldr	r2, [r3, #0]
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f022 020e 	bic.w	r2, r2, #14
 800217a:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	681a      	ldr	r2, [r3, #0]
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f022 0201 	bic.w	r2, r2, #1
 800218a:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002194:	2101      	movs	r1, #1
 8002196:	fa01 f202 	lsl.w	r2, r1, r2
 800219a:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	2201      	movs	r2, #1
 80021a0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	2200      	movs	r2, #0
 80021a8:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80021ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80021ae:	4618      	mov	r0, r3
 80021b0:	3714      	adds	r7, #20
 80021b2:	46bd      	mov	sp, r7
 80021b4:	bc80      	pop	{r7}
 80021b6:	4770      	bx	lr

080021b8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b084      	sub	sp, #16
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80021c0:	2300      	movs	r3, #0
 80021c2:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80021ca:	b2db      	uxtb	r3, r3
 80021cc:	2b02      	cmp	r3, #2
 80021ce:	d005      	beq.n	80021dc <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	2204      	movs	r2, #4
 80021d4:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80021d6:	2301      	movs	r3, #1
 80021d8:	73fb      	strb	r3, [r7, #15]
 80021da:	e051      	b.n	8002280 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	681a      	ldr	r2, [r3, #0]
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	f022 020e 	bic.w	r2, r2, #14
 80021ea:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	681a      	ldr	r2, [r3, #0]
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	f022 0201 	bic.w	r2, r2, #1
 80021fa:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	4a22      	ldr	r2, [pc, #136]	; (800228c <HAL_DMA_Abort_IT+0xd4>)
 8002202:	4293      	cmp	r3, r2
 8002204:	d029      	beq.n	800225a <HAL_DMA_Abort_IT+0xa2>
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	4a21      	ldr	r2, [pc, #132]	; (8002290 <HAL_DMA_Abort_IT+0xd8>)
 800220c:	4293      	cmp	r3, r2
 800220e:	d022      	beq.n	8002256 <HAL_DMA_Abort_IT+0x9e>
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	4a1f      	ldr	r2, [pc, #124]	; (8002294 <HAL_DMA_Abort_IT+0xdc>)
 8002216:	4293      	cmp	r3, r2
 8002218:	d01a      	beq.n	8002250 <HAL_DMA_Abort_IT+0x98>
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	4a1e      	ldr	r2, [pc, #120]	; (8002298 <HAL_DMA_Abort_IT+0xe0>)
 8002220:	4293      	cmp	r3, r2
 8002222:	d012      	beq.n	800224a <HAL_DMA_Abort_IT+0x92>
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	4a1c      	ldr	r2, [pc, #112]	; (800229c <HAL_DMA_Abort_IT+0xe4>)
 800222a:	4293      	cmp	r3, r2
 800222c:	d00a      	beq.n	8002244 <HAL_DMA_Abort_IT+0x8c>
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	4a1b      	ldr	r2, [pc, #108]	; (80022a0 <HAL_DMA_Abort_IT+0xe8>)
 8002234:	4293      	cmp	r3, r2
 8002236:	d102      	bne.n	800223e <HAL_DMA_Abort_IT+0x86>
 8002238:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800223c:	e00e      	b.n	800225c <HAL_DMA_Abort_IT+0xa4>
 800223e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002242:	e00b      	b.n	800225c <HAL_DMA_Abort_IT+0xa4>
 8002244:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002248:	e008      	b.n	800225c <HAL_DMA_Abort_IT+0xa4>
 800224a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800224e:	e005      	b.n	800225c <HAL_DMA_Abort_IT+0xa4>
 8002250:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002254:	e002      	b.n	800225c <HAL_DMA_Abort_IT+0xa4>
 8002256:	2310      	movs	r3, #16
 8002258:	e000      	b.n	800225c <HAL_DMA_Abort_IT+0xa4>
 800225a:	2301      	movs	r3, #1
 800225c:	4a11      	ldr	r2, [pc, #68]	; (80022a4 <HAL_DMA_Abort_IT+0xec>)
 800225e:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	2201      	movs	r2, #1
 8002264:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	2200      	movs	r2, #0
 800226c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002274:	2b00      	cmp	r3, #0
 8002276:	d003      	beq.n	8002280 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800227c:	6878      	ldr	r0, [r7, #4]
 800227e:	4798      	blx	r3
    } 
  }
  return status;
 8002280:	7bfb      	ldrb	r3, [r7, #15]
}
 8002282:	4618      	mov	r0, r3
 8002284:	3710      	adds	r7, #16
 8002286:	46bd      	mov	sp, r7
 8002288:	bd80      	pop	{r7, pc}
 800228a:	bf00      	nop
 800228c:	40020008 	.word	0x40020008
 8002290:	4002001c 	.word	0x4002001c
 8002294:	40020030 	.word	0x40020030
 8002298:	40020044 	.word	0x40020044
 800229c:	40020058 	.word	0x40020058
 80022a0:	4002006c 	.word	0x4002006c
 80022a4:	40020000 	.word	0x40020000

080022a8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80022a8:	b480      	push	{r7}
 80022aa:	b08b      	sub	sp, #44	; 0x2c
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	6078      	str	r0, [r7, #4]
 80022b0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80022b2:	2300      	movs	r3, #0
 80022b4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80022b6:	2300      	movs	r3, #0
 80022b8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80022ba:	e169      	b.n	8002590 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80022bc:	2201      	movs	r2, #1
 80022be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022c0:	fa02 f303 	lsl.w	r3, r2, r3
 80022c4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80022c6:	683b      	ldr	r3, [r7, #0]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	69fa      	ldr	r2, [r7, #28]
 80022cc:	4013      	ands	r3, r2
 80022ce:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80022d0:	69ba      	ldr	r2, [r7, #24]
 80022d2:	69fb      	ldr	r3, [r7, #28]
 80022d4:	429a      	cmp	r2, r3
 80022d6:	f040 8158 	bne.w	800258a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80022da:	683b      	ldr	r3, [r7, #0]
 80022dc:	685b      	ldr	r3, [r3, #4]
 80022de:	4a9a      	ldr	r2, [pc, #616]	; (8002548 <HAL_GPIO_Init+0x2a0>)
 80022e0:	4293      	cmp	r3, r2
 80022e2:	d05e      	beq.n	80023a2 <HAL_GPIO_Init+0xfa>
 80022e4:	4a98      	ldr	r2, [pc, #608]	; (8002548 <HAL_GPIO_Init+0x2a0>)
 80022e6:	4293      	cmp	r3, r2
 80022e8:	d875      	bhi.n	80023d6 <HAL_GPIO_Init+0x12e>
 80022ea:	4a98      	ldr	r2, [pc, #608]	; (800254c <HAL_GPIO_Init+0x2a4>)
 80022ec:	4293      	cmp	r3, r2
 80022ee:	d058      	beq.n	80023a2 <HAL_GPIO_Init+0xfa>
 80022f0:	4a96      	ldr	r2, [pc, #600]	; (800254c <HAL_GPIO_Init+0x2a4>)
 80022f2:	4293      	cmp	r3, r2
 80022f4:	d86f      	bhi.n	80023d6 <HAL_GPIO_Init+0x12e>
 80022f6:	4a96      	ldr	r2, [pc, #600]	; (8002550 <HAL_GPIO_Init+0x2a8>)
 80022f8:	4293      	cmp	r3, r2
 80022fa:	d052      	beq.n	80023a2 <HAL_GPIO_Init+0xfa>
 80022fc:	4a94      	ldr	r2, [pc, #592]	; (8002550 <HAL_GPIO_Init+0x2a8>)
 80022fe:	4293      	cmp	r3, r2
 8002300:	d869      	bhi.n	80023d6 <HAL_GPIO_Init+0x12e>
 8002302:	4a94      	ldr	r2, [pc, #592]	; (8002554 <HAL_GPIO_Init+0x2ac>)
 8002304:	4293      	cmp	r3, r2
 8002306:	d04c      	beq.n	80023a2 <HAL_GPIO_Init+0xfa>
 8002308:	4a92      	ldr	r2, [pc, #584]	; (8002554 <HAL_GPIO_Init+0x2ac>)
 800230a:	4293      	cmp	r3, r2
 800230c:	d863      	bhi.n	80023d6 <HAL_GPIO_Init+0x12e>
 800230e:	4a92      	ldr	r2, [pc, #584]	; (8002558 <HAL_GPIO_Init+0x2b0>)
 8002310:	4293      	cmp	r3, r2
 8002312:	d046      	beq.n	80023a2 <HAL_GPIO_Init+0xfa>
 8002314:	4a90      	ldr	r2, [pc, #576]	; (8002558 <HAL_GPIO_Init+0x2b0>)
 8002316:	4293      	cmp	r3, r2
 8002318:	d85d      	bhi.n	80023d6 <HAL_GPIO_Init+0x12e>
 800231a:	2b12      	cmp	r3, #18
 800231c:	d82a      	bhi.n	8002374 <HAL_GPIO_Init+0xcc>
 800231e:	2b12      	cmp	r3, #18
 8002320:	d859      	bhi.n	80023d6 <HAL_GPIO_Init+0x12e>
 8002322:	a201      	add	r2, pc, #4	; (adr r2, 8002328 <HAL_GPIO_Init+0x80>)
 8002324:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002328:	080023a3 	.word	0x080023a3
 800232c:	0800237d 	.word	0x0800237d
 8002330:	0800238f 	.word	0x0800238f
 8002334:	080023d1 	.word	0x080023d1
 8002338:	080023d7 	.word	0x080023d7
 800233c:	080023d7 	.word	0x080023d7
 8002340:	080023d7 	.word	0x080023d7
 8002344:	080023d7 	.word	0x080023d7
 8002348:	080023d7 	.word	0x080023d7
 800234c:	080023d7 	.word	0x080023d7
 8002350:	080023d7 	.word	0x080023d7
 8002354:	080023d7 	.word	0x080023d7
 8002358:	080023d7 	.word	0x080023d7
 800235c:	080023d7 	.word	0x080023d7
 8002360:	080023d7 	.word	0x080023d7
 8002364:	080023d7 	.word	0x080023d7
 8002368:	080023d7 	.word	0x080023d7
 800236c:	08002385 	.word	0x08002385
 8002370:	08002399 	.word	0x08002399
 8002374:	4a79      	ldr	r2, [pc, #484]	; (800255c <HAL_GPIO_Init+0x2b4>)
 8002376:	4293      	cmp	r3, r2
 8002378:	d013      	beq.n	80023a2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800237a:	e02c      	b.n	80023d6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800237c:	683b      	ldr	r3, [r7, #0]
 800237e:	68db      	ldr	r3, [r3, #12]
 8002380:	623b      	str	r3, [r7, #32]
          break;
 8002382:	e029      	b.n	80023d8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002384:	683b      	ldr	r3, [r7, #0]
 8002386:	68db      	ldr	r3, [r3, #12]
 8002388:	3304      	adds	r3, #4
 800238a:	623b      	str	r3, [r7, #32]
          break;
 800238c:	e024      	b.n	80023d8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800238e:	683b      	ldr	r3, [r7, #0]
 8002390:	68db      	ldr	r3, [r3, #12]
 8002392:	3308      	adds	r3, #8
 8002394:	623b      	str	r3, [r7, #32]
          break;
 8002396:	e01f      	b.n	80023d8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002398:	683b      	ldr	r3, [r7, #0]
 800239a:	68db      	ldr	r3, [r3, #12]
 800239c:	330c      	adds	r3, #12
 800239e:	623b      	str	r3, [r7, #32]
          break;
 80023a0:	e01a      	b.n	80023d8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80023a2:	683b      	ldr	r3, [r7, #0]
 80023a4:	689b      	ldr	r3, [r3, #8]
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d102      	bne.n	80023b0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80023aa:	2304      	movs	r3, #4
 80023ac:	623b      	str	r3, [r7, #32]
          break;
 80023ae:	e013      	b.n	80023d8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80023b0:	683b      	ldr	r3, [r7, #0]
 80023b2:	689b      	ldr	r3, [r3, #8]
 80023b4:	2b01      	cmp	r3, #1
 80023b6:	d105      	bne.n	80023c4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80023b8:	2308      	movs	r3, #8
 80023ba:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	69fa      	ldr	r2, [r7, #28]
 80023c0:	611a      	str	r2, [r3, #16]
          break;
 80023c2:	e009      	b.n	80023d8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80023c4:	2308      	movs	r3, #8
 80023c6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	69fa      	ldr	r2, [r7, #28]
 80023cc:	615a      	str	r2, [r3, #20]
          break;
 80023ce:	e003      	b.n	80023d8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80023d0:	2300      	movs	r3, #0
 80023d2:	623b      	str	r3, [r7, #32]
          break;
 80023d4:	e000      	b.n	80023d8 <HAL_GPIO_Init+0x130>
          break;
 80023d6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80023d8:	69bb      	ldr	r3, [r7, #24]
 80023da:	2bff      	cmp	r3, #255	; 0xff
 80023dc:	d801      	bhi.n	80023e2 <HAL_GPIO_Init+0x13a>
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	e001      	b.n	80023e6 <HAL_GPIO_Init+0x13e>
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	3304      	adds	r3, #4
 80023e6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80023e8:	69bb      	ldr	r3, [r7, #24]
 80023ea:	2bff      	cmp	r3, #255	; 0xff
 80023ec:	d802      	bhi.n	80023f4 <HAL_GPIO_Init+0x14c>
 80023ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023f0:	009b      	lsls	r3, r3, #2
 80023f2:	e002      	b.n	80023fa <HAL_GPIO_Init+0x152>
 80023f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023f6:	3b08      	subs	r3, #8
 80023f8:	009b      	lsls	r3, r3, #2
 80023fa:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80023fc:	697b      	ldr	r3, [r7, #20]
 80023fe:	681a      	ldr	r2, [r3, #0]
 8002400:	210f      	movs	r1, #15
 8002402:	693b      	ldr	r3, [r7, #16]
 8002404:	fa01 f303 	lsl.w	r3, r1, r3
 8002408:	43db      	mvns	r3, r3
 800240a:	401a      	ands	r2, r3
 800240c:	6a39      	ldr	r1, [r7, #32]
 800240e:	693b      	ldr	r3, [r7, #16]
 8002410:	fa01 f303 	lsl.w	r3, r1, r3
 8002414:	431a      	orrs	r2, r3
 8002416:	697b      	ldr	r3, [r7, #20]
 8002418:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800241a:	683b      	ldr	r3, [r7, #0]
 800241c:	685b      	ldr	r3, [r3, #4]
 800241e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002422:	2b00      	cmp	r3, #0
 8002424:	f000 80b1 	beq.w	800258a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002428:	4b4d      	ldr	r3, [pc, #308]	; (8002560 <HAL_GPIO_Init+0x2b8>)
 800242a:	699b      	ldr	r3, [r3, #24]
 800242c:	4a4c      	ldr	r2, [pc, #304]	; (8002560 <HAL_GPIO_Init+0x2b8>)
 800242e:	f043 0301 	orr.w	r3, r3, #1
 8002432:	6193      	str	r3, [r2, #24]
 8002434:	4b4a      	ldr	r3, [pc, #296]	; (8002560 <HAL_GPIO_Init+0x2b8>)
 8002436:	699b      	ldr	r3, [r3, #24]
 8002438:	f003 0301 	and.w	r3, r3, #1
 800243c:	60bb      	str	r3, [r7, #8]
 800243e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002440:	4a48      	ldr	r2, [pc, #288]	; (8002564 <HAL_GPIO_Init+0x2bc>)
 8002442:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002444:	089b      	lsrs	r3, r3, #2
 8002446:	3302      	adds	r3, #2
 8002448:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800244c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800244e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002450:	f003 0303 	and.w	r3, r3, #3
 8002454:	009b      	lsls	r3, r3, #2
 8002456:	220f      	movs	r2, #15
 8002458:	fa02 f303 	lsl.w	r3, r2, r3
 800245c:	43db      	mvns	r3, r3
 800245e:	68fa      	ldr	r2, [r7, #12]
 8002460:	4013      	ands	r3, r2
 8002462:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	4a40      	ldr	r2, [pc, #256]	; (8002568 <HAL_GPIO_Init+0x2c0>)
 8002468:	4293      	cmp	r3, r2
 800246a:	d013      	beq.n	8002494 <HAL_GPIO_Init+0x1ec>
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	4a3f      	ldr	r2, [pc, #252]	; (800256c <HAL_GPIO_Init+0x2c4>)
 8002470:	4293      	cmp	r3, r2
 8002472:	d00d      	beq.n	8002490 <HAL_GPIO_Init+0x1e8>
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	4a3e      	ldr	r2, [pc, #248]	; (8002570 <HAL_GPIO_Init+0x2c8>)
 8002478:	4293      	cmp	r3, r2
 800247a:	d007      	beq.n	800248c <HAL_GPIO_Init+0x1e4>
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	4a3d      	ldr	r2, [pc, #244]	; (8002574 <HAL_GPIO_Init+0x2cc>)
 8002480:	4293      	cmp	r3, r2
 8002482:	d101      	bne.n	8002488 <HAL_GPIO_Init+0x1e0>
 8002484:	2303      	movs	r3, #3
 8002486:	e006      	b.n	8002496 <HAL_GPIO_Init+0x1ee>
 8002488:	2304      	movs	r3, #4
 800248a:	e004      	b.n	8002496 <HAL_GPIO_Init+0x1ee>
 800248c:	2302      	movs	r3, #2
 800248e:	e002      	b.n	8002496 <HAL_GPIO_Init+0x1ee>
 8002490:	2301      	movs	r3, #1
 8002492:	e000      	b.n	8002496 <HAL_GPIO_Init+0x1ee>
 8002494:	2300      	movs	r3, #0
 8002496:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002498:	f002 0203 	and.w	r2, r2, #3
 800249c:	0092      	lsls	r2, r2, #2
 800249e:	4093      	lsls	r3, r2
 80024a0:	68fa      	ldr	r2, [r7, #12]
 80024a2:	4313      	orrs	r3, r2
 80024a4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80024a6:	492f      	ldr	r1, [pc, #188]	; (8002564 <HAL_GPIO_Init+0x2bc>)
 80024a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024aa:	089b      	lsrs	r3, r3, #2
 80024ac:	3302      	adds	r3, #2
 80024ae:	68fa      	ldr	r2, [r7, #12]
 80024b0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80024b4:	683b      	ldr	r3, [r7, #0]
 80024b6:	685b      	ldr	r3, [r3, #4]
 80024b8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d006      	beq.n	80024ce <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80024c0:	4b2d      	ldr	r3, [pc, #180]	; (8002578 <HAL_GPIO_Init+0x2d0>)
 80024c2:	689a      	ldr	r2, [r3, #8]
 80024c4:	492c      	ldr	r1, [pc, #176]	; (8002578 <HAL_GPIO_Init+0x2d0>)
 80024c6:	69bb      	ldr	r3, [r7, #24]
 80024c8:	4313      	orrs	r3, r2
 80024ca:	608b      	str	r3, [r1, #8]
 80024cc:	e006      	b.n	80024dc <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80024ce:	4b2a      	ldr	r3, [pc, #168]	; (8002578 <HAL_GPIO_Init+0x2d0>)
 80024d0:	689a      	ldr	r2, [r3, #8]
 80024d2:	69bb      	ldr	r3, [r7, #24]
 80024d4:	43db      	mvns	r3, r3
 80024d6:	4928      	ldr	r1, [pc, #160]	; (8002578 <HAL_GPIO_Init+0x2d0>)
 80024d8:	4013      	ands	r3, r2
 80024da:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80024dc:	683b      	ldr	r3, [r7, #0]
 80024de:	685b      	ldr	r3, [r3, #4]
 80024e0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d006      	beq.n	80024f6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80024e8:	4b23      	ldr	r3, [pc, #140]	; (8002578 <HAL_GPIO_Init+0x2d0>)
 80024ea:	68da      	ldr	r2, [r3, #12]
 80024ec:	4922      	ldr	r1, [pc, #136]	; (8002578 <HAL_GPIO_Init+0x2d0>)
 80024ee:	69bb      	ldr	r3, [r7, #24]
 80024f0:	4313      	orrs	r3, r2
 80024f2:	60cb      	str	r3, [r1, #12]
 80024f4:	e006      	b.n	8002504 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80024f6:	4b20      	ldr	r3, [pc, #128]	; (8002578 <HAL_GPIO_Init+0x2d0>)
 80024f8:	68da      	ldr	r2, [r3, #12]
 80024fa:	69bb      	ldr	r3, [r7, #24]
 80024fc:	43db      	mvns	r3, r3
 80024fe:	491e      	ldr	r1, [pc, #120]	; (8002578 <HAL_GPIO_Init+0x2d0>)
 8002500:	4013      	ands	r3, r2
 8002502:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002504:	683b      	ldr	r3, [r7, #0]
 8002506:	685b      	ldr	r3, [r3, #4]
 8002508:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800250c:	2b00      	cmp	r3, #0
 800250e:	d006      	beq.n	800251e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002510:	4b19      	ldr	r3, [pc, #100]	; (8002578 <HAL_GPIO_Init+0x2d0>)
 8002512:	685a      	ldr	r2, [r3, #4]
 8002514:	4918      	ldr	r1, [pc, #96]	; (8002578 <HAL_GPIO_Init+0x2d0>)
 8002516:	69bb      	ldr	r3, [r7, #24]
 8002518:	4313      	orrs	r3, r2
 800251a:	604b      	str	r3, [r1, #4]
 800251c:	e006      	b.n	800252c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800251e:	4b16      	ldr	r3, [pc, #88]	; (8002578 <HAL_GPIO_Init+0x2d0>)
 8002520:	685a      	ldr	r2, [r3, #4]
 8002522:	69bb      	ldr	r3, [r7, #24]
 8002524:	43db      	mvns	r3, r3
 8002526:	4914      	ldr	r1, [pc, #80]	; (8002578 <HAL_GPIO_Init+0x2d0>)
 8002528:	4013      	ands	r3, r2
 800252a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800252c:	683b      	ldr	r3, [r7, #0]
 800252e:	685b      	ldr	r3, [r3, #4]
 8002530:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002534:	2b00      	cmp	r3, #0
 8002536:	d021      	beq.n	800257c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002538:	4b0f      	ldr	r3, [pc, #60]	; (8002578 <HAL_GPIO_Init+0x2d0>)
 800253a:	681a      	ldr	r2, [r3, #0]
 800253c:	490e      	ldr	r1, [pc, #56]	; (8002578 <HAL_GPIO_Init+0x2d0>)
 800253e:	69bb      	ldr	r3, [r7, #24]
 8002540:	4313      	orrs	r3, r2
 8002542:	600b      	str	r3, [r1, #0]
 8002544:	e021      	b.n	800258a <HAL_GPIO_Init+0x2e2>
 8002546:	bf00      	nop
 8002548:	10320000 	.word	0x10320000
 800254c:	10310000 	.word	0x10310000
 8002550:	10220000 	.word	0x10220000
 8002554:	10210000 	.word	0x10210000
 8002558:	10120000 	.word	0x10120000
 800255c:	10110000 	.word	0x10110000
 8002560:	40021000 	.word	0x40021000
 8002564:	40010000 	.word	0x40010000
 8002568:	40010800 	.word	0x40010800
 800256c:	40010c00 	.word	0x40010c00
 8002570:	40011000 	.word	0x40011000
 8002574:	40011400 	.word	0x40011400
 8002578:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800257c:	4b0b      	ldr	r3, [pc, #44]	; (80025ac <HAL_GPIO_Init+0x304>)
 800257e:	681a      	ldr	r2, [r3, #0]
 8002580:	69bb      	ldr	r3, [r7, #24]
 8002582:	43db      	mvns	r3, r3
 8002584:	4909      	ldr	r1, [pc, #36]	; (80025ac <HAL_GPIO_Init+0x304>)
 8002586:	4013      	ands	r3, r2
 8002588:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800258a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800258c:	3301      	adds	r3, #1
 800258e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002590:	683b      	ldr	r3, [r7, #0]
 8002592:	681a      	ldr	r2, [r3, #0]
 8002594:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002596:	fa22 f303 	lsr.w	r3, r2, r3
 800259a:	2b00      	cmp	r3, #0
 800259c:	f47f ae8e 	bne.w	80022bc <HAL_GPIO_Init+0x14>
  }
}
 80025a0:	bf00      	nop
 80025a2:	bf00      	nop
 80025a4:	372c      	adds	r7, #44	; 0x2c
 80025a6:	46bd      	mov	sp, r7
 80025a8:	bc80      	pop	{r7}
 80025aa:	4770      	bx	lr
 80025ac:	40010400 	.word	0x40010400

080025b0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80025b0:	b480      	push	{r7}
 80025b2:	b085      	sub	sp, #20
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	6078      	str	r0, [r7, #4]
 80025b8:	460b      	mov	r3, r1
 80025ba:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	689a      	ldr	r2, [r3, #8]
 80025c0:	887b      	ldrh	r3, [r7, #2]
 80025c2:	4013      	ands	r3, r2
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d002      	beq.n	80025ce <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80025c8:	2301      	movs	r3, #1
 80025ca:	73fb      	strb	r3, [r7, #15]
 80025cc:	e001      	b.n	80025d2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80025ce:	2300      	movs	r3, #0
 80025d0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80025d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80025d4:	4618      	mov	r0, r3
 80025d6:	3714      	adds	r7, #20
 80025d8:	46bd      	mov	sp, r7
 80025da:	bc80      	pop	{r7}
 80025dc:	4770      	bx	lr

080025de <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80025de:	b480      	push	{r7}
 80025e0:	b083      	sub	sp, #12
 80025e2:	af00      	add	r7, sp, #0
 80025e4:	6078      	str	r0, [r7, #4]
 80025e6:	460b      	mov	r3, r1
 80025e8:	807b      	strh	r3, [r7, #2]
 80025ea:	4613      	mov	r3, r2
 80025ec:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80025ee:	787b      	ldrb	r3, [r7, #1]
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d003      	beq.n	80025fc <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80025f4:	887a      	ldrh	r2, [r7, #2]
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80025fa:	e003      	b.n	8002604 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80025fc:	887b      	ldrh	r3, [r7, #2]
 80025fe:	041a      	lsls	r2, r3, #16
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	611a      	str	r2, [r3, #16]
}
 8002604:	bf00      	nop
 8002606:	370c      	adds	r7, #12
 8002608:	46bd      	mov	sp, r7
 800260a:	bc80      	pop	{r7}
 800260c:	4770      	bx	lr
	...

08002610 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002610:	b580      	push	{r7, lr}
 8002612:	b086      	sub	sp, #24
 8002614:	af00      	add	r7, sp, #0
 8002616:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	2b00      	cmp	r3, #0
 800261c:	d101      	bne.n	8002622 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800261e:	2301      	movs	r3, #1
 8002620:	e26c      	b.n	8002afc <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	f003 0301 	and.w	r3, r3, #1
 800262a:	2b00      	cmp	r3, #0
 800262c:	f000 8087 	beq.w	800273e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002630:	4b92      	ldr	r3, [pc, #584]	; (800287c <HAL_RCC_OscConfig+0x26c>)
 8002632:	685b      	ldr	r3, [r3, #4]
 8002634:	f003 030c 	and.w	r3, r3, #12
 8002638:	2b04      	cmp	r3, #4
 800263a:	d00c      	beq.n	8002656 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800263c:	4b8f      	ldr	r3, [pc, #572]	; (800287c <HAL_RCC_OscConfig+0x26c>)
 800263e:	685b      	ldr	r3, [r3, #4]
 8002640:	f003 030c 	and.w	r3, r3, #12
 8002644:	2b08      	cmp	r3, #8
 8002646:	d112      	bne.n	800266e <HAL_RCC_OscConfig+0x5e>
 8002648:	4b8c      	ldr	r3, [pc, #560]	; (800287c <HAL_RCC_OscConfig+0x26c>)
 800264a:	685b      	ldr	r3, [r3, #4]
 800264c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002650:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002654:	d10b      	bne.n	800266e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002656:	4b89      	ldr	r3, [pc, #548]	; (800287c <HAL_RCC_OscConfig+0x26c>)
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800265e:	2b00      	cmp	r3, #0
 8002660:	d06c      	beq.n	800273c <HAL_RCC_OscConfig+0x12c>
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	685b      	ldr	r3, [r3, #4]
 8002666:	2b00      	cmp	r3, #0
 8002668:	d168      	bne.n	800273c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800266a:	2301      	movs	r3, #1
 800266c:	e246      	b.n	8002afc <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	685b      	ldr	r3, [r3, #4]
 8002672:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002676:	d106      	bne.n	8002686 <HAL_RCC_OscConfig+0x76>
 8002678:	4b80      	ldr	r3, [pc, #512]	; (800287c <HAL_RCC_OscConfig+0x26c>)
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	4a7f      	ldr	r2, [pc, #508]	; (800287c <HAL_RCC_OscConfig+0x26c>)
 800267e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002682:	6013      	str	r3, [r2, #0]
 8002684:	e02e      	b.n	80026e4 <HAL_RCC_OscConfig+0xd4>
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	685b      	ldr	r3, [r3, #4]
 800268a:	2b00      	cmp	r3, #0
 800268c:	d10c      	bne.n	80026a8 <HAL_RCC_OscConfig+0x98>
 800268e:	4b7b      	ldr	r3, [pc, #492]	; (800287c <HAL_RCC_OscConfig+0x26c>)
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	4a7a      	ldr	r2, [pc, #488]	; (800287c <HAL_RCC_OscConfig+0x26c>)
 8002694:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002698:	6013      	str	r3, [r2, #0]
 800269a:	4b78      	ldr	r3, [pc, #480]	; (800287c <HAL_RCC_OscConfig+0x26c>)
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	4a77      	ldr	r2, [pc, #476]	; (800287c <HAL_RCC_OscConfig+0x26c>)
 80026a0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80026a4:	6013      	str	r3, [r2, #0]
 80026a6:	e01d      	b.n	80026e4 <HAL_RCC_OscConfig+0xd4>
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	685b      	ldr	r3, [r3, #4]
 80026ac:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80026b0:	d10c      	bne.n	80026cc <HAL_RCC_OscConfig+0xbc>
 80026b2:	4b72      	ldr	r3, [pc, #456]	; (800287c <HAL_RCC_OscConfig+0x26c>)
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	4a71      	ldr	r2, [pc, #452]	; (800287c <HAL_RCC_OscConfig+0x26c>)
 80026b8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80026bc:	6013      	str	r3, [r2, #0]
 80026be:	4b6f      	ldr	r3, [pc, #444]	; (800287c <HAL_RCC_OscConfig+0x26c>)
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	4a6e      	ldr	r2, [pc, #440]	; (800287c <HAL_RCC_OscConfig+0x26c>)
 80026c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80026c8:	6013      	str	r3, [r2, #0]
 80026ca:	e00b      	b.n	80026e4 <HAL_RCC_OscConfig+0xd4>
 80026cc:	4b6b      	ldr	r3, [pc, #428]	; (800287c <HAL_RCC_OscConfig+0x26c>)
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	4a6a      	ldr	r2, [pc, #424]	; (800287c <HAL_RCC_OscConfig+0x26c>)
 80026d2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80026d6:	6013      	str	r3, [r2, #0]
 80026d8:	4b68      	ldr	r3, [pc, #416]	; (800287c <HAL_RCC_OscConfig+0x26c>)
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	4a67      	ldr	r2, [pc, #412]	; (800287c <HAL_RCC_OscConfig+0x26c>)
 80026de:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80026e2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	685b      	ldr	r3, [r3, #4]
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d013      	beq.n	8002714 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026ec:	f7ff fc12 	bl	8001f14 <HAL_GetTick>
 80026f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026f2:	e008      	b.n	8002706 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80026f4:	f7ff fc0e 	bl	8001f14 <HAL_GetTick>
 80026f8:	4602      	mov	r2, r0
 80026fa:	693b      	ldr	r3, [r7, #16]
 80026fc:	1ad3      	subs	r3, r2, r3
 80026fe:	2b64      	cmp	r3, #100	; 0x64
 8002700:	d901      	bls.n	8002706 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002702:	2303      	movs	r3, #3
 8002704:	e1fa      	b.n	8002afc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002706:	4b5d      	ldr	r3, [pc, #372]	; (800287c <HAL_RCC_OscConfig+0x26c>)
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800270e:	2b00      	cmp	r3, #0
 8002710:	d0f0      	beq.n	80026f4 <HAL_RCC_OscConfig+0xe4>
 8002712:	e014      	b.n	800273e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002714:	f7ff fbfe 	bl	8001f14 <HAL_GetTick>
 8002718:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800271a:	e008      	b.n	800272e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800271c:	f7ff fbfa 	bl	8001f14 <HAL_GetTick>
 8002720:	4602      	mov	r2, r0
 8002722:	693b      	ldr	r3, [r7, #16]
 8002724:	1ad3      	subs	r3, r2, r3
 8002726:	2b64      	cmp	r3, #100	; 0x64
 8002728:	d901      	bls.n	800272e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800272a:	2303      	movs	r3, #3
 800272c:	e1e6      	b.n	8002afc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800272e:	4b53      	ldr	r3, [pc, #332]	; (800287c <HAL_RCC_OscConfig+0x26c>)
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002736:	2b00      	cmp	r3, #0
 8002738:	d1f0      	bne.n	800271c <HAL_RCC_OscConfig+0x10c>
 800273a:	e000      	b.n	800273e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800273c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f003 0302 	and.w	r3, r3, #2
 8002746:	2b00      	cmp	r3, #0
 8002748:	d063      	beq.n	8002812 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800274a:	4b4c      	ldr	r3, [pc, #304]	; (800287c <HAL_RCC_OscConfig+0x26c>)
 800274c:	685b      	ldr	r3, [r3, #4]
 800274e:	f003 030c 	and.w	r3, r3, #12
 8002752:	2b00      	cmp	r3, #0
 8002754:	d00b      	beq.n	800276e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002756:	4b49      	ldr	r3, [pc, #292]	; (800287c <HAL_RCC_OscConfig+0x26c>)
 8002758:	685b      	ldr	r3, [r3, #4]
 800275a:	f003 030c 	and.w	r3, r3, #12
 800275e:	2b08      	cmp	r3, #8
 8002760:	d11c      	bne.n	800279c <HAL_RCC_OscConfig+0x18c>
 8002762:	4b46      	ldr	r3, [pc, #280]	; (800287c <HAL_RCC_OscConfig+0x26c>)
 8002764:	685b      	ldr	r3, [r3, #4]
 8002766:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800276a:	2b00      	cmp	r3, #0
 800276c:	d116      	bne.n	800279c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800276e:	4b43      	ldr	r3, [pc, #268]	; (800287c <HAL_RCC_OscConfig+0x26c>)
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	f003 0302 	and.w	r3, r3, #2
 8002776:	2b00      	cmp	r3, #0
 8002778:	d005      	beq.n	8002786 <HAL_RCC_OscConfig+0x176>
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	691b      	ldr	r3, [r3, #16]
 800277e:	2b01      	cmp	r3, #1
 8002780:	d001      	beq.n	8002786 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002782:	2301      	movs	r3, #1
 8002784:	e1ba      	b.n	8002afc <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002786:	4b3d      	ldr	r3, [pc, #244]	; (800287c <HAL_RCC_OscConfig+0x26c>)
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	695b      	ldr	r3, [r3, #20]
 8002792:	00db      	lsls	r3, r3, #3
 8002794:	4939      	ldr	r1, [pc, #228]	; (800287c <HAL_RCC_OscConfig+0x26c>)
 8002796:	4313      	orrs	r3, r2
 8002798:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800279a:	e03a      	b.n	8002812 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	691b      	ldr	r3, [r3, #16]
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d020      	beq.n	80027e6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80027a4:	4b36      	ldr	r3, [pc, #216]	; (8002880 <HAL_RCC_OscConfig+0x270>)
 80027a6:	2201      	movs	r2, #1
 80027a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027aa:	f7ff fbb3 	bl	8001f14 <HAL_GetTick>
 80027ae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027b0:	e008      	b.n	80027c4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80027b2:	f7ff fbaf 	bl	8001f14 <HAL_GetTick>
 80027b6:	4602      	mov	r2, r0
 80027b8:	693b      	ldr	r3, [r7, #16]
 80027ba:	1ad3      	subs	r3, r2, r3
 80027bc:	2b02      	cmp	r3, #2
 80027be:	d901      	bls.n	80027c4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80027c0:	2303      	movs	r3, #3
 80027c2:	e19b      	b.n	8002afc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027c4:	4b2d      	ldr	r3, [pc, #180]	; (800287c <HAL_RCC_OscConfig+0x26c>)
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	f003 0302 	and.w	r3, r3, #2
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d0f0      	beq.n	80027b2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027d0:	4b2a      	ldr	r3, [pc, #168]	; (800287c <HAL_RCC_OscConfig+0x26c>)
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	695b      	ldr	r3, [r3, #20]
 80027dc:	00db      	lsls	r3, r3, #3
 80027de:	4927      	ldr	r1, [pc, #156]	; (800287c <HAL_RCC_OscConfig+0x26c>)
 80027e0:	4313      	orrs	r3, r2
 80027e2:	600b      	str	r3, [r1, #0]
 80027e4:	e015      	b.n	8002812 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80027e6:	4b26      	ldr	r3, [pc, #152]	; (8002880 <HAL_RCC_OscConfig+0x270>)
 80027e8:	2200      	movs	r2, #0
 80027ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027ec:	f7ff fb92 	bl	8001f14 <HAL_GetTick>
 80027f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80027f2:	e008      	b.n	8002806 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80027f4:	f7ff fb8e 	bl	8001f14 <HAL_GetTick>
 80027f8:	4602      	mov	r2, r0
 80027fa:	693b      	ldr	r3, [r7, #16]
 80027fc:	1ad3      	subs	r3, r2, r3
 80027fe:	2b02      	cmp	r3, #2
 8002800:	d901      	bls.n	8002806 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002802:	2303      	movs	r3, #3
 8002804:	e17a      	b.n	8002afc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002806:	4b1d      	ldr	r3, [pc, #116]	; (800287c <HAL_RCC_OscConfig+0x26c>)
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	f003 0302 	and.w	r3, r3, #2
 800280e:	2b00      	cmp	r3, #0
 8002810:	d1f0      	bne.n	80027f4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	f003 0308 	and.w	r3, r3, #8
 800281a:	2b00      	cmp	r3, #0
 800281c:	d03a      	beq.n	8002894 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	699b      	ldr	r3, [r3, #24]
 8002822:	2b00      	cmp	r3, #0
 8002824:	d019      	beq.n	800285a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002826:	4b17      	ldr	r3, [pc, #92]	; (8002884 <HAL_RCC_OscConfig+0x274>)
 8002828:	2201      	movs	r2, #1
 800282a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800282c:	f7ff fb72 	bl	8001f14 <HAL_GetTick>
 8002830:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002832:	e008      	b.n	8002846 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002834:	f7ff fb6e 	bl	8001f14 <HAL_GetTick>
 8002838:	4602      	mov	r2, r0
 800283a:	693b      	ldr	r3, [r7, #16]
 800283c:	1ad3      	subs	r3, r2, r3
 800283e:	2b02      	cmp	r3, #2
 8002840:	d901      	bls.n	8002846 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002842:	2303      	movs	r3, #3
 8002844:	e15a      	b.n	8002afc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002846:	4b0d      	ldr	r3, [pc, #52]	; (800287c <HAL_RCC_OscConfig+0x26c>)
 8002848:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800284a:	f003 0302 	and.w	r3, r3, #2
 800284e:	2b00      	cmp	r3, #0
 8002850:	d0f0      	beq.n	8002834 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002852:	2001      	movs	r0, #1
 8002854:	f000 facc 	bl	8002df0 <RCC_Delay>
 8002858:	e01c      	b.n	8002894 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800285a:	4b0a      	ldr	r3, [pc, #40]	; (8002884 <HAL_RCC_OscConfig+0x274>)
 800285c:	2200      	movs	r2, #0
 800285e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002860:	f7ff fb58 	bl	8001f14 <HAL_GetTick>
 8002864:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002866:	e00f      	b.n	8002888 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002868:	f7ff fb54 	bl	8001f14 <HAL_GetTick>
 800286c:	4602      	mov	r2, r0
 800286e:	693b      	ldr	r3, [r7, #16]
 8002870:	1ad3      	subs	r3, r2, r3
 8002872:	2b02      	cmp	r3, #2
 8002874:	d908      	bls.n	8002888 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002876:	2303      	movs	r3, #3
 8002878:	e140      	b.n	8002afc <HAL_RCC_OscConfig+0x4ec>
 800287a:	bf00      	nop
 800287c:	40021000 	.word	0x40021000
 8002880:	42420000 	.word	0x42420000
 8002884:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002888:	4b9e      	ldr	r3, [pc, #632]	; (8002b04 <HAL_RCC_OscConfig+0x4f4>)
 800288a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800288c:	f003 0302 	and.w	r3, r3, #2
 8002890:	2b00      	cmp	r3, #0
 8002892:	d1e9      	bne.n	8002868 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	f003 0304 	and.w	r3, r3, #4
 800289c:	2b00      	cmp	r3, #0
 800289e:	f000 80a6 	beq.w	80029ee <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80028a2:	2300      	movs	r3, #0
 80028a4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80028a6:	4b97      	ldr	r3, [pc, #604]	; (8002b04 <HAL_RCC_OscConfig+0x4f4>)
 80028a8:	69db      	ldr	r3, [r3, #28]
 80028aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d10d      	bne.n	80028ce <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80028b2:	4b94      	ldr	r3, [pc, #592]	; (8002b04 <HAL_RCC_OscConfig+0x4f4>)
 80028b4:	69db      	ldr	r3, [r3, #28]
 80028b6:	4a93      	ldr	r2, [pc, #588]	; (8002b04 <HAL_RCC_OscConfig+0x4f4>)
 80028b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80028bc:	61d3      	str	r3, [r2, #28]
 80028be:	4b91      	ldr	r3, [pc, #580]	; (8002b04 <HAL_RCC_OscConfig+0x4f4>)
 80028c0:	69db      	ldr	r3, [r3, #28]
 80028c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028c6:	60bb      	str	r3, [r7, #8]
 80028c8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80028ca:	2301      	movs	r3, #1
 80028cc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028ce:	4b8e      	ldr	r3, [pc, #568]	; (8002b08 <HAL_RCC_OscConfig+0x4f8>)
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d118      	bne.n	800290c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80028da:	4b8b      	ldr	r3, [pc, #556]	; (8002b08 <HAL_RCC_OscConfig+0x4f8>)
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	4a8a      	ldr	r2, [pc, #552]	; (8002b08 <HAL_RCC_OscConfig+0x4f8>)
 80028e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80028e4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80028e6:	f7ff fb15 	bl	8001f14 <HAL_GetTick>
 80028ea:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028ec:	e008      	b.n	8002900 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80028ee:	f7ff fb11 	bl	8001f14 <HAL_GetTick>
 80028f2:	4602      	mov	r2, r0
 80028f4:	693b      	ldr	r3, [r7, #16]
 80028f6:	1ad3      	subs	r3, r2, r3
 80028f8:	2b64      	cmp	r3, #100	; 0x64
 80028fa:	d901      	bls.n	8002900 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80028fc:	2303      	movs	r3, #3
 80028fe:	e0fd      	b.n	8002afc <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002900:	4b81      	ldr	r3, [pc, #516]	; (8002b08 <HAL_RCC_OscConfig+0x4f8>)
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002908:	2b00      	cmp	r3, #0
 800290a:	d0f0      	beq.n	80028ee <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	68db      	ldr	r3, [r3, #12]
 8002910:	2b01      	cmp	r3, #1
 8002912:	d106      	bne.n	8002922 <HAL_RCC_OscConfig+0x312>
 8002914:	4b7b      	ldr	r3, [pc, #492]	; (8002b04 <HAL_RCC_OscConfig+0x4f4>)
 8002916:	6a1b      	ldr	r3, [r3, #32]
 8002918:	4a7a      	ldr	r2, [pc, #488]	; (8002b04 <HAL_RCC_OscConfig+0x4f4>)
 800291a:	f043 0301 	orr.w	r3, r3, #1
 800291e:	6213      	str	r3, [r2, #32]
 8002920:	e02d      	b.n	800297e <HAL_RCC_OscConfig+0x36e>
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	68db      	ldr	r3, [r3, #12]
 8002926:	2b00      	cmp	r3, #0
 8002928:	d10c      	bne.n	8002944 <HAL_RCC_OscConfig+0x334>
 800292a:	4b76      	ldr	r3, [pc, #472]	; (8002b04 <HAL_RCC_OscConfig+0x4f4>)
 800292c:	6a1b      	ldr	r3, [r3, #32]
 800292e:	4a75      	ldr	r2, [pc, #468]	; (8002b04 <HAL_RCC_OscConfig+0x4f4>)
 8002930:	f023 0301 	bic.w	r3, r3, #1
 8002934:	6213      	str	r3, [r2, #32]
 8002936:	4b73      	ldr	r3, [pc, #460]	; (8002b04 <HAL_RCC_OscConfig+0x4f4>)
 8002938:	6a1b      	ldr	r3, [r3, #32]
 800293a:	4a72      	ldr	r2, [pc, #456]	; (8002b04 <HAL_RCC_OscConfig+0x4f4>)
 800293c:	f023 0304 	bic.w	r3, r3, #4
 8002940:	6213      	str	r3, [r2, #32]
 8002942:	e01c      	b.n	800297e <HAL_RCC_OscConfig+0x36e>
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	68db      	ldr	r3, [r3, #12]
 8002948:	2b05      	cmp	r3, #5
 800294a:	d10c      	bne.n	8002966 <HAL_RCC_OscConfig+0x356>
 800294c:	4b6d      	ldr	r3, [pc, #436]	; (8002b04 <HAL_RCC_OscConfig+0x4f4>)
 800294e:	6a1b      	ldr	r3, [r3, #32]
 8002950:	4a6c      	ldr	r2, [pc, #432]	; (8002b04 <HAL_RCC_OscConfig+0x4f4>)
 8002952:	f043 0304 	orr.w	r3, r3, #4
 8002956:	6213      	str	r3, [r2, #32]
 8002958:	4b6a      	ldr	r3, [pc, #424]	; (8002b04 <HAL_RCC_OscConfig+0x4f4>)
 800295a:	6a1b      	ldr	r3, [r3, #32]
 800295c:	4a69      	ldr	r2, [pc, #420]	; (8002b04 <HAL_RCC_OscConfig+0x4f4>)
 800295e:	f043 0301 	orr.w	r3, r3, #1
 8002962:	6213      	str	r3, [r2, #32]
 8002964:	e00b      	b.n	800297e <HAL_RCC_OscConfig+0x36e>
 8002966:	4b67      	ldr	r3, [pc, #412]	; (8002b04 <HAL_RCC_OscConfig+0x4f4>)
 8002968:	6a1b      	ldr	r3, [r3, #32]
 800296a:	4a66      	ldr	r2, [pc, #408]	; (8002b04 <HAL_RCC_OscConfig+0x4f4>)
 800296c:	f023 0301 	bic.w	r3, r3, #1
 8002970:	6213      	str	r3, [r2, #32]
 8002972:	4b64      	ldr	r3, [pc, #400]	; (8002b04 <HAL_RCC_OscConfig+0x4f4>)
 8002974:	6a1b      	ldr	r3, [r3, #32]
 8002976:	4a63      	ldr	r2, [pc, #396]	; (8002b04 <HAL_RCC_OscConfig+0x4f4>)
 8002978:	f023 0304 	bic.w	r3, r3, #4
 800297c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	68db      	ldr	r3, [r3, #12]
 8002982:	2b00      	cmp	r3, #0
 8002984:	d015      	beq.n	80029b2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002986:	f7ff fac5 	bl	8001f14 <HAL_GetTick>
 800298a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800298c:	e00a      	b.n	80029a4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800298e:	f7ff fac1 	bl	8001f14 <HAL_GetTick>
 8002992:	4602      	mov	r2, r0
 8002994:	693b      	ldr	r3, [r7, #16]
 8002996:	1ad3      	subs	r3, r2, r3
 8002998:	f241 3288 	movw	r2, #5000	; 0x1388
 800299c:	4293      	cmp	r3, r2
 800299e:	d901      	bls.n	80029a4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80029a0:	2303      	movs	r3, #3
 80029a2:	e0ab      	b.n	8002afc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80029a4:	4b57      	ldr	r3, [pc, #348]	; (8002b04 <HAL_RCC_OscConfig+0x4f4>)
 80029a6:	6a1b      	ldr	r3, [r3, #32]
 80029a8:	f003 0302 	and.w	r3, r3, #2
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d0ee      	beq.n	800298e <HAL_RCC_OscConfig+0x37e>
 80029b0:	e014      	b.n	80029dc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029b2:	f7ff faaf 	bl	8001f14 <HAL_GetTick>
 80029b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80029b8:	e00a      	b.n	80029d0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80029ba:	f7ff faab 	bl	8001f14 <HAL_GetTick>
 80029be:	4602      	mov	r2, r0
 80029c0:	693b      	ldr	r3, [r7, #16]
 80029c2:	1ad3      	subs	r3, r2, r3
 80029c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80029c8:	4293      	cmp	r3, r2
 80029ca:	d901      	bls.n	80029d0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80029cc:	2303      	movs	r3, #3
 80029ce:	e095      	b.n	8002afc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80029d0:	4b4c      	ldr	r3, [pc, #304]	; (8002b04 <HAL_RCC_OscConfig+0x4f4>)
 80029d2:	6a1b      	ldr	r3, [r3, #32]
 80029d4:	f003 0302 	and.w	r3, r3, #2
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d1ee      	bne.n	80029ba <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80029dc:	7dfb      	ldrb	r3, [r7, #23]
 80029de:	2b01      	cmp	r3, #1
 80029e0:	d105      	bne.n	80029ee <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80029e2:	4b48      	ldr	r3, [pc, #288]	; (8002b04 <HAL_RCC_OscConfig+0x4f4>)
 80029e4:	69db      	ldr	r3, [r3, #28]
 80029e6:	4a47      	ldr	r2, [pc, #284]	; (8002b04 <HAL_RCC_OscConfig+0x4f4>)
 80029e8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80029ec:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	69db      	ldr	r3, [r3, #28]
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	f000 8081 	beq.w	8002afa <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80029f8:	4b42      	ldr	r3, [pc, #264]	; (8002b04 <HAL_RCC_OscConfig+0x4f4>)
 80029fa:	685b      	ldr	r3, [r3, #4]
 80029fc:	f003 030c 	and.w	r3, r3, #12
 8002a00:	2b08      	cmp	r3, #8
 8002a02:	d061      	beq.n	8002ac8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	69db      	ldr	r3, [r3, #28]
 8002a08:	2b02      	cmp	r3, #2
 8002a0a:	d146      	bne.n	8002a9a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a0c:	4b3f      	ldr	r3, [pc, #252]	; (8002b0c <HAL_RCC_OscConfig+0x4fc>)
 8002a0e:	2200      	movs	r2, #0
 8002a10:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a12:	f7ff fa7f 	bl	8001f14 <HAL_GetTick>
 8002a16:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a18:	e008      	b.n	8002a2c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a1a:	f7ff fa7b 	bl	8001f14 <HAL_GetTick>
 8002a1e:	4602      	mov	r2, r0
 8002a20:	693b      	ldr	r3, [r7, #16]
 8002a22:	1ad3      	subs	r3, r2, r3
 8002a24:	2b02      	cmp	r3, #2
 8002a26:	d901      	bls.n	8002a2c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002a28:	2303      	movs	r3, #3
 8002a2a:	e067      	b.n	8002afc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a2c:	4b35      	ldr	r3, [pc, #212]	; (8002b04 <HAL_RCC_OscConfig+0x4f4>)
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d1f0      	bne.n	8002a1a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	6a1b      	ldr	r3, [r3, #32]
 8002a3c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a40:	d108      	bne.n	8002a54 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002a42:	4b30      	ldr	r3, [pc, #192]	; (8002b04 <HAL_RCC_OscConfig+0x4f4>)
 8002a44:	685b      	ldr	r3, [r3, #4]
 8002a46:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	689b      	ldr	r3, [r3, #8]
 8002a4e:	492d      	ldr	r1, [pc, #180]	; (8002b04 <HAL_RCC_OscConfig+0x4f4>)
 8002a50:	4313      	orrs	r3, r2
 8002a52:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002a54:	4b2b      	ldr	r3, [pc, #172]	; (8002b04 <HAL_RCC_OscConfig+0x4f4>)
 8002a56:	685b      	ldr	r3, [r3, #4]
 8002a58:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	6a19      	ldr	r1, [r3, #32]
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a64:	430b      	orrs	r3, r1
 8002a66:	4927      	ldr	r1, [pc, #156]	; (8002b04 <HAL_RCC_OscConfig+0x4f4>)
 8002a68:	4313      	orrs	r3, r2
 8002a6a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002a6c:	4b27      	ldr	r3, [pc, #156]	; (8002b0c <HAL_RCC_OscConfig+0x4fc>)
 8002a6e:	2201      	movs	r2, #1
 8002a70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a72:	f7ff fa4f 	bl	8001f14 <HAL_GetTick>
 8002a76:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002a78:	e008      	b.n	8002a8c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a7a:	f7ff fa4b 	bl	8001f14 <HAL_GetTick>
 8002a7e:	4602      	mov	r2, r0
 8002a80:	693b      	ldr	r3, [r7, #16]
 8002a82:	1ad3      	subs	r3, r2, r3
 8002a84:	2b02      	cmp	r3, #2
 8002a86:	d901      	bls.n	8002a8c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002a88:	2303      	movs	r3, #3
 8002a8a:	e037      	b.n	8002afc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002a8c:	4b1d      	ldr	r3, [pc, #116]	; (8002b04 <HAL_RCC_OscConfig+0x4f4>)
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d0f0      	beq.n	8002a7a <HAL_RCC_OscConfig+0x46a>
 8002a98:	e02f      	b.n	8002afa <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a9a:	4b1c      	ldr	r3, [pc, #112]	; (8002b0c <HAL_RCC_OscConfig+0x4fc>)
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002aa0:	f7ff fa38 	bl	8001f14 <HAL_GetTick>
 8002aa4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002aa6:	e008      	b.n	8002aba <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002aa8:	f7ff fa34 	bl	8001f14 <HAL_GetTick>
 8002aac:	4602      	mov	r2, r0
 8002aae:	693b      	ldr	r3, [r7, #16]
 8002ab0:	1ad3      	subs	r3, r2, r3
 8002ab2:	2b02      	cmp	r3, #2
 8002ab4:	d901      	bls.n	8002aba <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002ab6:	2303      	movs	r3, #3
 8002ab8:	e020      	b.n	8002afc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002aba:	4b12      	ldr	r3, [pc, #72]	; (8002b04 <HAL_RCC_OscConfig+0x4f4>)
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d1f0      	bne.n	8002aa8 <HAL_RCC_OscConfig+0x498>
 8002ac6:	e018      	b.n	8002afa <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	69db      	ldr	r3, [r3, #28]
 8002acc:	2b01      	cmp	r3, #1
 8002ace:	d101      	bne.n	8002ad4 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002ad0:	2301      	movs	r3, #1
 8002ad2:	e013      	b.n	8002afc <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002ad4:	4b0b      	ldr	r3, [pc, #44]	; (8002b04 <HAL_RCC_OscConfig+0x4f4>)
 8002ad6:	685b      	ldr	r3, [r3, #4]
 8002ad8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	6a1b      	ldr	r3, [r3, #32]
 8002ae4:	429a      	cmp	r2, r3
 8002ae6:	d106      	bne.n	8002af6 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002af2:	429a      	cmp	r2, r3
 8002af4:	d001      	beq.n	8002afa <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002af6:	2301      	movs	r3, #1
 8002af8:	e000      	b.n	8002afc <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002afa:	2300      	movs	r3, #0
}
 8002afc:	4618      	mov	r0, r3
 8002afe:	3718      	adds	r7, #24
 8002b00:	46bd      	mov	sp, r7
 8002b02:	bd80      	pop	{r7, pc}
 8002b04:	40021000 	.word	0x40021000
 8002b08:	40007000 	.word	0x40007000
 8002b0c:	42420060 	.word	0x42420060

08002b10 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b10:	b580      	push	{r7, lr}
 8002b12:	b084      	sub	sp, #16
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]
 8002b18:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d101      	bne.n	8002b24 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002b20:	2301      	movs	r3, #1
 8002b22:	e0d0      	b.n	8002cc6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002b24:	4b6a      	ldr	r3, [pc, #424]	; (8002cd0 <HAL_RCC_ClockConfig+0x1c0>)
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f003 0307 	and.w	r3, r3, #7
 8002b2c:	683a      	ldr	r2, [r7, #0]
 8002b2e:	429a      	cmp	r2, r3
 8002b30:	d910      	bls.n	8002b54 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b32:	4b67      	ldr	r3, [pc, #412]	; (8002cd0 <HAL_RCC_ClockConfig+0x1c0>)
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f023 0207 	bic.w	r2, r3, #7
 8002b3a:	4965      	ldr	r1, [pc, #404]	; (8002cd0 <HAL_RCC_ClockConfig+0x1c0>)
 8002b3c:	683b      	ldr	r3, [r7, #0]
 8002b3e:	4313      	orrs	r3, r2
 8002b40:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b42:	4b63      	ldr	r3, [pc, #396]	; (8002cd0 <HAL_RCC_ClockConfig+0x1c0>)
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	f003 0307 	and.w	r3, r3, #7
 8002b4a:	683a      	ldr	r2, [r7, #0]
 8002b4c:	429a      	cmp	r2, r3
 8002b4e:	d001      	beq.n	8002b54 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002b50:	2301      	movs	r3, #1
 8002b52:	e0b8      	b.n	8002cc6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	f003 0302 	and.w	r3, r3, #2
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d020      	beq.n	8002ba2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f003 0304 	and.w	r3, r3, #4
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d005      	beq.n	8002b78 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002b6c:	4b59      	ldr	r3, [pc, #356]	; (8002cd4 <HAL_RCC_ClockConfig+0x1c4>)
 8002b6e:	685b      	ldr	r3, [r3, #4]
 8002b70:	4a58      	ldr	r2, [pc, #352]	; (8002cd4 <HAL_RCC_ClockConfig+0x1c4>)
 8002b72:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002b76:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	f003 0308 	and.w	r3, r3, #8
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d005      	beq.n	8002b90 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002b84:	4b53      	ldr	r3, [pc, #332]	; (8002cd4 <HAL_RCC_ClockConfig+0x1c4>)
 8002b86:	685b      	ldr	r3, [r3, #4]
 8002b88:	4a52      	ldr	r2, [pc, #328]	; (8002cd4 <HAL_RCC_ClockConfig+0x1c4>)
 8002b8a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002b8e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b90:	4b50      	ldr	r3, [pc, #320]	; (8002cd4 <HAL_RCC_ClockConfig+0x1c4>)
 8002b92:	685b      	ldr	r3, [r3, #4]
 8002b94:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	689b      	ldr	r3, [r3, #8]
 8002b9c:	494d      	ldr	r1, [pc, #308]	; (8002cd4 <HAL_RCC_ClockConfig+0x1c4>)
 8002b9e:	4313      	orrs	r3, r2
 8002ba0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f003 0301 	and.w	r3, r3, #1
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d040      	beq.n	8002c30 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	685b      	ldr	r3, [r3, #4]
 8002bb2:	2b01      	cmp	r3, #1
 8002bb4:	d107      	bne.n	8002bc6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002bb6:	4b47      	ldr	r3, [pc, #284]	; (8002cd4 <HAL_RCC_ClockConfig+0x1c4>)
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d115      	bne.n	8002bee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002bc2:	2301      	movs	r3, #1
 8002bc4:	e07f      	b.n	8002cc6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	685b      	ldr	r3, [r3, #4]
 8002bca:	2b02      	cmp	r3, #2
 8002bcc:	d107      	bne.n	8002bde <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002bce:	4b41      	ldr	r3, [pc, #260]	; (8002cd4 <HAL_RCC_ClockConfig+0x1c4>)
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d109      	bne.n	8002bee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002bda:	2301      	movs	r3, #1
 8002bdc:	e073      	b.n	8002cc6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002bde:	4b3d      	ldr	r3, [pc, #244]	; (8002cd4 <HAL_RCC_ClockConfig+0x1c4>)
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f003 0302 	and.w	r3, r3, #2
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d101      	bne.n	8002bee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002bea:	2301      	movs	r3, #1
 8002bec:	e06b      	b.n	8002cc6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002bee:	4b39      	ldr	r3, [pc, #228]	; (8002cd4 <HAL_RCC_ClockConfig+0x1c4>)
 8002bf0:	685b      	ldr	r3, [r3, #4]
 8002bf2:	f023 0203 	bic.w	r2, r3, #3
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	685b      	ldr	r3, [r3, #4]
 8002bfa:	4936      	ldr	r1, [pc, #216]	; (8002cd4 <HAL_RCC_ClockConfig+0x1c4>)
 8002bfc:	4313      	orrs	r3, r2
 8002bfe:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002c00:	f7ff f988 	bl	8001f14 <HAL_GetTick>
 8002c04:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c06:	e00a      	b.n	8002c1e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c08:	f7ff f984 	bl	8001f14 <HAL_GetTick>
 8002c0c:	4602      	mov	r2, r0
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	1ad3      	subs	r3, r2, r3
 8002c12:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c16:	4293      	cmp	r3, r2
 8002c18:	d901      	bls.n	8002c1e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002c1a:	2303      	movs	r3, #3
 8002c1c:	e053      	b.n	8002cc6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c1e:	4b2d      	ldr	r3, [pc, #180]	; (8002cd4 <HAL_RCC_ClockConfig+0x1c4>)
 8002c20:	685b      	ldr	r3, [r3, #4]
 8002c22:	f003 020c 	and.w	r2, r3, #12
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	685b      	ldr	r3, [r3, #4]
 8002c2a:	009b      	lsls	r3, r3, #2
 8002c2c:	429a      	cmp	r2, r3
 8002c2e:	d1eb      	bne.n	8002c08 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002c30:	4b27      	ldr	r3, [pc, #156]	; (8002cd0 <HAL_RCC_ClockConfig+0x1c0>)
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	f003 0307 	and.w	r3, r3, #7
 8002c38:	683a      	ldr	r2, [r7, #0]
 8002c3a:	429a      	cmp	r2, r3
 8002c3c:	d210      	bcs.n	8002c60 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c3e:	4b24      	ldr	r3, [pc, #144]	; (8002cd0 <HAL_RCC_ClockConfig+0x1c0>)
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	f023 0207 	bic.w	r2, r3, #7
 8002c46:	4922      	ldr	r1, [pc, #136]	; (8002cd0 <HAL_RCC_ClockConfig+0x1c0>)
 8002c48:	683b      	ldr	r3, [r7, #0]
 8002c4a:	4313      	orrs	r3, r2
 8002c4c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c4e:	4b20      	ldr	r3, [pc, #128]	; (8002cd0 <HAL_RCC_ClockConfig+0x1c0>)
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	f003 0307 	and.w	r3, r3, #7
 8002c56:	683a      	ldr	r2, [r7, #0]
 8002c58:	429a      	cmp	r2, r3
 8002c5a:	d001      	beq.n	8002c60 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002c5c:	2301      	movs	r3, #1
 8002c5e:	e032      	b.n	8002cc6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	f003 0304 	and.w	r3, r3, #4
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d008      	beq.n	8002c7e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002c6c:	4b19      	ldr	r3, [pc, #100]	; (8002cd4 <HAL_RCC_ClockConfig+0x1c4>)
 8002c6e:	685b      	ldr	r3, [r3, #4]
 8002c70:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	68db      	ldr	r3, [r3, #12]
 8002c78:	4916      	ldr	r1, [pc, #88]	; (8002cd4 <HAL_RCC_ClockConfig+0x1c4>)
 8002c7a:	4313      	orrs	r3, r2
 8002c7c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f003 0308 	and.w	r3, r3, #8
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d009      	beq.n	8002c9e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002c8a:	4b12      	ldr	r3, [pc, #72]	; (8002cd4 <HAL_RCC_ClockConfig+0x1c4>)
 8002c8c:	685b      	ldr	r3, [r3, #4]
 8002c8e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	691b      	ldr	r3, [r3, #16]
 8002c96:	00db      	lsls	r3, r3, #3
 8002c98:	490e      	ldr	r1, [pc, #56]	; (8002cd4 <HAL_RCC_ClockConfig+0x1c4>)
 8002c9a:	4313      	orrs	r3, r2
 8002c9c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002c9e:	f000 f821 	bl	8002ce4 <HAL_RCC_GetSysClockFreq>
 8002ca2:	4602      	mov	r2, r0
 8002ca4:	4b0b      	ldr	r3, [pc, #44]	; (8002cd4 <HAL_RCC_ClockConfig+0x1c4>)
 8002ca6:	685b      	ldr	r3, [r3, #4]
 8002ca8:	091b      	lsrs	r3, r3, #4
 8002caa:	f003 030f 	and.w	r3, r3, #15
 8002cae:	490a      	ldr	r1, [pc, #40]	; (8002cd8 <HAL_RCC_ClockConfig+0x1c8>)
 8002cb0:	5ccb      	ldrb	r3, [r1, r3]
 8002cb2:	fa22 f303 	lsr.w	r3, r2, r3
 8002cb6:	4a09      	ldr	r2, [pc, #36]	; (8002cdc <HAL_RCC_ClockConfig+0x1cc>)
 8002cb8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002cba:	4b09      	ldr	r3, [pc, #36]	; (8002ce0 <HAL_RCC_ClockConfig+0x1d0>)
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	4618      	mov	r0, r3
 8002cc0:	f7ff f8e6 	bl	8001e90 <HAL_InitTick>

  return HAL_OK;
 8002cc4:	2300      	movs	r3, #0
}
 8002cc6:	4618      	mov	r0, r3
 8002cc8:	3710      	adds	r7, #16
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	bd80      	pop	{r7, pc}
 8002cce:	bf00      	nop
 8002cd0:	40022000 	.word	0x40022000
 8002cd4:	40021000 	.word	0x40021000
 8002cd8:	08005278 	.word	0x08005278
 8002cdc:	20000044 	.word	0x20000044
 8002ce0:	20000048 	.word	0x20000048

08002ce4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ce4:	b480      	push	{r7}
 8002ce6:	b087      	sub	sp, #28
 8002ce8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002cea:	2300      	movs	r3, #0
 8002cec:	60fb      	str	r3, [r7, #12]
 8002cee:	2300      	movs	r3, #0
 8002cf0:	60bb      	str	r3, [r7, #8]
 8002cf2:	2300      	movs	r3, #0
 8002cf4:	617b      	str	r3, [r7, #20]
 8002cf6:	2300      	movs	r3, #0
 8002cf8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002cfa:	2300      	movs	r3, #0
 8002cfc:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002cfe:	4b1e      	ldr	r3, [pc, #120]	; (8002d78 <HAL_RCC_GetSysClockFreq+0x94>)
 8002d00:	685b      	ldr	r3, [r3, #4]
 8002d02:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	f003 030c 	and.w	r3, r3, #12
 8002d0a:	2b04      	cmp	r3, #4
 8002d0c:	d002      	beq.n	8002d14 <HAL_RCC_GetSysClockFreq+0x30>
 8002d0e:	2b08      	cmp	r3, #8
 8002d10:	d003      	beq.n	8002d1a <HAL_RCC_GetSysClockFreq+0x36>
 8002d12:	e027      	b.n	8002d64 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002d14:	4b19      	ldr	r3, [pc, #100]	; (8002d7c <HAL_RCC_GetSysClockFreq+0x98>)
 8002d16:	613b      	str	r3, [r7, #16]
      break;
 8002d18:	e027      	b.n	8002d6a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	0c9b      	lsrs	r3, r3, #18
 8002d1e:	f003 030f 	and.w	r3, r3, #15
 8002d22:	4a17      	ldr	r2, [pc, #92]	; (8002d80 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002d24:	5cd3      	ldrb	r3, [r2, r3]
 8002d26:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d010      	beq.n	8002d54 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002d32:	4b11      	ldr	r3, [pc, #68]	; (8002d78 <HAL_RCC_GetSysClockFreq+0x94>)
 8002d34:	685b      	ldr	r3, [r3, #4]
 8002d36:	0c5b      	lsrs	r3, r3, #17
 8002d38:	f003 0301 	and.w	r3, r3, #1
 8002d3c:	4a11      	ldr	r2, [pc, #68]	; (8002d84 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002d3e:	5cd3      	ldrb	r3, [r2, r3]
 8002d40:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	4a0d      	ldr	r2, [pc, #52]	; (8002d7c <HAL_RCC_GetSysClockFreq+0x98>)
 8002d46:	fb02 f203 	mul.w	r2, r2, r3
 8002d4a:	68bb      	ldr	r3, [r7, #8]
 8002d4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d50:	617b      	str	r3, [r7, #20]
 8002d52:	e004      	b.n	8002d5e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	4a0c      	ldr	r2, [pc, #48]	; (8002d88 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002d58:	fb02 f303 	mul.w	r3, r2, r3
 8002d5c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002d5e:	697b      	ldr	r3, [r7, #20]
 8002d60:	613b      	str	r3, [r7, #16]
      break;
 8002d62:	e002      	b.n	8002d6a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002d64:	4b05      	ldr	r3, [pc, #20]	; (8002d7c <HAL_RCC_GetSysClockFreq+0x98>)
 8002d66:	613b      	str	r3, [r7, #16]
      break;
 8002d68:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002d6a:	693b      	ldr	r3, [r7, #16]
}
 8002d6c:	4618      	mov	r0, r3
 8002d6e:	371c      	adds	r7, #28
 8002d70:	46bd      	mov	sp, r7
 8002d72:	bc80      	pop	{r7}
 8002d74:	4770      	bx	lr
 8002d76:	bf00      	nop
 8002d78:	40021000 	.word	0x40021000
 8002d7c:	007a1200 	.word	0x007a1200
 8002d80:	08005290 	.word	0x08005290
 8002d84:	080052a0 	.word	0x080052a0
 8002d88:	003d0900 	.word	0x003d0900

08002d8c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002d8c:	b480      	push	{r7}
 8002d8e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002d90:	4b02      	ldr	r3, [pc, #8]	; (8002d9c <HAL_RCC_GetHCLKFreq+0x10>)
 8002d92:	681b      	ldr	r3, [r3, #0]
}
 8002d94:	4618      	mov	r0, r3
 8002d96:	46bd      	mov	sp, r7
 8002d98:	bc80      	pop	{r7}
 8002d9a:	4770      	bx	lr
 8002d9c:	20000044 	.word	0x20000044

08002da0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002da0:	b580      	push	{r7, lr}
 8002da2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002da4:	f7ff fff2 	bl	8002d8c <HAL_RCC_GetHCLKFreq>
 8002da8:	4602      	mov	r2, r0
 8002daa:	4b05      	ldr	r3, [pc, #20]	; (8002dc0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002dac:	685b      	ldr	r3, [r3, #4]
 8002dae:	0a1b      	lsrs	r3, r3, #8
 8002db0:	f003 0307 	and.w	r3, r3, #7
 8002db4:	4903      	ldr	r1, [pc, #12]	; (8002dc4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002db6:	5ccb      	ldrb	r3, [r1, r3]
 8002db8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002dbc:	4618      	mov	r0, r3
 8002dbe:	bd80      	pop	{r7, pc}
 8002dc0:	40021000 	.word	0x40021000
 8002dc4:	08005288 	.word	0x08005288

08002dc8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002dc8:	b580      	push	{r7, lr}
 8002dca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002dcc:	f7ff ffde 	bl	8002d8c <HAL_RCC_GetHCLKFreq>
 8002dd0:	4602      	mov	r2, r0
 8002dd2:	4b05      	ldr	r3, [pc, #20]	; (8002de8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002dd4:	685b      	ldr	r3, [r3, #4]
 8002dd6:	0adb      	lsrs	r3, r3, #11
 8002dd8:	f003 0307 	and.w	r3, r3, #7
 8002ddc:	4903      	ldr	r1, [pc, #12]	; (8002dec <HAL_RCC_GetPCLK2Freq+0x24>)
 8002dde:	5ccb      	ldrb	r3, [r1, r3]
 8002de0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002de4:	4618      	mov	r0, r3
 8002de6:	bd80      	pop	{r7, pc}
 8002de8:	40021000 	.word	0x40021000
 8002dec:	08005288 	.word	0x08005288

08002df0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002df0:	b480      	push	{r7}
 8002df2:	b085      	sub	sp, #20
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002df8:	4b0a      	ldr	r3, [pc, #40]	; (8002e24 <RCC_Delay+0x34>)
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	4a0a      	ldr	r2, [pc, #40]	; (8002e28 <RCC_Delay+0x38>)
 8002dfe:	fba2 2303 	umull	r2, r3, r2, r3
 8002e02:	0a5b      	lsrs	r3, r3, #9
 8002e04:	687a      	ldr	r2, [r7, #4]
 8002e06:	fb02 f303 	mul.w	r3, r2, r3
 8002e0a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002e0c:	bf00      	nop
  }
  while (Delay --);
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	1e5a      	subs	r2, r3, #1
 8002e12:	60fa      	str	r2, [r7, #12]
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d1f9      	bne.n	8002e0c <RCC_Delay+0x1c>
}
 8002e18:	bf00      	nop
 8002e1a:	bf00      	nop
 8002e1c:	3714      	adds	r7, #20
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	bc80      	pop	{r7}
 8002e22:	4770      	bx	lr
 8002e24:	20000044 	.word	0x20000044
 8002e28:	10624dd3 	.word	0x10624dd3

08002e2c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	b082      	sub	sp, #8
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d101      	bne.n	8002e3e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002e3a:	2301      	movs	r3, #1
 8002e3c:	e041      	b.n	8002ec2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e44:	b2db      	uxtb	r3, r3
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d106      	bne.n	8002e58 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002e52:	6878      	ldr	r0, [r7, #4]
 8002e54:	f7fe fe8a 	bl	8001b6c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	2202      	movs	r2, #2
 8002e5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681a      	ldr	r2, [r3, #0]
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	3304      	adds	r3, #4
 8002e68:	4619      	mov	r1, r3
 8002e6a:	4610      	mov	r0, r2
 8002e6c:	f000 fc30 	bl	80036d0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	2201      	movs	r2, #1
 8002e74:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	2201      	movs	r2, #1
 8002e7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	2201      	movs	r2, #1
 8002e84:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	2201      	movs	r2, #1
 8002e8c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	2201      	movs	r2, #1
 8002e94:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	2201      	movs	r2, #1
 8002e9c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	2201      	movs	r2, #1
 8002ea4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	2201      	movs	r2, #1
 8002eac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	2201      	movs	r2, #1
 8002eb4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	2201      	movs	r2, #1
 8002ebc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002ec0:	2300      	movs	r3, #0
}
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	3708      	adds	r7, #8
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	bd80      	pop	{r7, pc}
	...

08002ecc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002ecc:	b480      	push	{r7}
 8002ece:	b085      	sub	sp, #20
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002eda:	b2db      	uxtb	r3, r3
 8002edc:	2b01      	cmp	r3, #1
 8002ede:	d001      	beq.n	8002ee4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002ee0:	2301      	movs	r3, #1
 8002ee2:	e03a      	b.n	8002f5a <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	2202      	movs	r2, #2
 8002ee8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	68da      	ldr	r2, [r3, #12]
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f042 0201 	orr.w	r2, r2, #1
 8002efa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	4a18      	ldr	r2, [pc, #96]	; (8002f64 <HAL_TIM_Base_Start_IT+0x98>)
 8002f02:	4293      	cmp	r3, r2
 8002f04:	d00e      	beq.n	8002f24 <HAL_TIM_Base_Start_IT+0x58>
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f0e:	d009      	beq.n	8002f24 <HAL_TIM_Base_Start_IT+0x58>
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	4a14      	ldr	r2, [pc, #80]	; (8002f68 <HAL_TIM_Base_Start_IT+0x9c>)
 8002f16:	4293      	cmp	r3, r2
 8002f18:	d004      	beq.n	8002f24 <HAL_TIM_Base_Start_IT+0x58>
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	4a13      	ldr	r2, [pc, #76]	; (8002f6c <HAL_TIM_Base_Start_IT+0xa0>)
 8002f20:	4293      	cmp	r3, r2
 8002f22:	d111      	bne.n	8002f48 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	689b      	ldr	r3, [r3, #8]
 8002f2a:	f003 0307 	and.w	r3, r3, #7
 8002f2e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	2b06      	cmp	r3, #6
 8002f34:	d010      	beq.n	8002f58 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	681a      	ldr	r2, [r3, #0]
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	f042 0201 	orr.w	r2, r2, #1
 8002f44:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f46:	e007      	b.n	8002f58 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	681a      	ldr	r2, [r3, #0]
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	f042 0201 	orr.w	r2, r2, #1
 8002f56:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002f58:	2300      	movs	r3, #0
}
 8002f5a:	4618      	mov	r0, r3
 8002f5c:	3714      	adds	r7, #20
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	bc80      	pop	{r7}
 8002f62:	4770      	bx	lr
 8002f64:	40012c00 	.word	0x40012c00
 8002f68:	40000400 	.word	0x40000400
 8002f6c:	40000800 	.word	0x40000800

08002f70 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002f70:	b580      	push	{r7, lr}
 8002f72:	b082      	sub	sp, #8
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d101      	bne.n	8002f82 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002f7e:	2301      	movs	r3, #1
 8002f80:	e041      	b.n	8003006 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002f88:	b2db      	uxtb	r3, r3
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d106      	bne.n	8002f9c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	2200      	movs	r2, #0
 8002f92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002f96:	6878      	ldr	r0, [r7, #4]
 8002f98:	f000 f839 	bl	800300e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	2202      	movs	r2, #2
 8002fa0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681a      	ldr	r2, [r3, #0]
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	3304      	adds	r3, #4
 8002fac:	4619      	mov	r1, r3
 8002fae:	4610      	mov	r0, r2
 8002fb0:	f000 fb8e 	bl	80036d0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	2201      	movs	r2, #1
 8002fb8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	2201      	movs	r2, #1
 8002fc0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	2201      	movs	r2, #1
 8002fc8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	2201      	movs	r2, #1
 8002fd0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	2201      	movs	r2, #1
 8002fd8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	2201      	movs	r2, #1
 8002fe0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	2201      	movs	r2, #1
 8002fe8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	2201      	movs	r2, #1
 8002ff0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	2201      	movs	r2, #1
 8002ff8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	2201      	movs	r2, #1
 8003000:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003004:	2300      	movs	r3, #0
}
 8003006:	4618      	mov	r0, r3
 8003008:	3708      	adds	r7, #8
 800300a:	46bd      	mov	sp, r7
 800300c:	bd80      	pop	{r7, pc}

0800300e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800300e:	b480      	push	{r7}
 8003010:	b083      	sub	sp, #12
 8003012:	af00      	add	r7, sp, #0
 8003014:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003016:	bf00      	nop
 8003018:	370c      	adds	r7, #12
 800301a:	46bd      	mov	sp, r7
 800301c:	bc80      	pop	{r7}
 800301e:	4770      	bx	lr

08003020 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003020:	b580      	push	{r7, lr}
 8003022:	b084      	sub	sp, #16
 8003024:	af00      	add	r7, sp, #0
 8003026:	6078      	str	r0, [r7, #4]
 8003028:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800302a:	683b      	ldr	r3, [r7, #0]
 800302c:	2b00      	cmp	r3, #0
 800302e:	d109      	bne.n	8003044 <HAL_TIM_PWM_Start+0x24>
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003036:	b2db      	uxtb	r3, r3
 8003038:	2b01      	cmp	r3, #1
 800303a:	bf14      	ite	ne
 800303c:	2301      	movne	r3, #1
 800303e:	2300      	moveq	r3, #0
 8003040:	b2db      	uxtb	r3, r3
 8003042:	e022      	b.n	800308a <HAL_TIM_PWM_Start+0x6a>
 8003044:	683b      	ldr	r3, [r7, #0]
 8003046:	2b04      	cmp	r3, #4
 8003048:	d109      	bne.n	800305e <HAL_TIM_PWM_Start+0x3e>
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003050:	b2db      	uxtb	r3, r3
 8003052:	2b01      	cmp	r3, #1
 8003054:	bf14      	ite	ne
 8003056:	2301      	movne	r3, #1
 8003058:	2300      	moveq	r3, #0
 800305a:	b2db      	uxtb	r3, r3
 800305c:	e015      	b.n	800308a <HAL_TIM_PWM_Start+0x6a>
 800305e:	683b      	ldr	r3, [r7, #0]
 8003060:	2b08      	cmp	r3, #8
 8003062:	d109      	bne.n	8003078 <HAL_TIM_PWM_Start+0x58>
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800306a:	b2db      	uxtb	r3, r3
 800306c:	2b01      	cmp	r3, #1
 800306e:	bf14      	ite	ne
 8003070:	2301      	movne	r3, #1
 8003072:	2300      	moveq	r3, #0
 8003074:	b2db      	uxtb	r3, r3
 8003076:	e008      	b.n	800308a <HAL_TIM_PWM_Start+0x6a>
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800307e:	b2db      	uxtb	r3, r3
 8003080:	2b01      	cmp	r3, #1
 8003082:	bf14      	ite	ne
 8003084:	2301      	movne	r3, #1
 8003086:	2300      	moveq	r3, #0
 8003088:	b2db      	uxtb	r3, r3
 800308a:	2b00      	cmp	r3, #0
 800308c:	d001      	beq.n	8003092 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800308e:	2301      	movs	r3, #1
 8003090:	e05e      	b.n	8003150 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003092:	683b      	ldr	r3, [r7, #0]
 8003094:	2b00      	cmp	r3, #0
 8003096:	d104      	bne.n	80030a2 <HAL_TIM_PWM_Start+0x82>
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	2202      	movs	r2, #2
 800309c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80030a0:	e013      	b.n	80030ca <HAL_TIM_PWM_Start+0xaa>
 80030a2:	683b      	ldr	r3, [r7, #0]
 80030a4:	2b04      	cmp	r3, #4
 80030a6:	d104      	bne.n	80030b2 <HAL_TIM_PWM_Start+0x92>
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	2202      	movs	r2, #2
 80030ac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80030b0:	e00b      	b.n	80030ca <HAL_TIM_PWM_Start+0xaa>
 80030b2:	683b      	ldr	r3, [r7, #0]
 80030b4:	2b08      	cmp	r3, #8
 80030b6:	d104      	bne.n	80030c2 <HAL_TIM_PWM_Start+0xa2>
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	2202      	movs	r2, #2
 80030bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80030c0:	e003      	b.n	80030ca <HAL_TIM_PWM_Start+0xaa>
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	2202      	movs	r2, #2
 80030c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	2201      	movs	r2, #1
 80030d0:	6839      	ldr	r1, [r7, #0]
 80030d2:	4618      	mov	r0, r3
 80030d4:	f000 fd7c 	bl	8003bd0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	4a1e      	ldr	r2, [pc, #120]	; (8003158 <HAL_TIM_PWM_Start+0x138>)
 80030de:	4293      	cmp	r3, r2
 80030e0:	d107      	bne.n	80030f2 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80030f0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	4a18      	ldr	r2, [pc, #96]	; (8003158 <HAL_TIM_PWM_Start+0x138>)
 80030f8:	4293      	cmp	r3, r2
 80030fa:	d00e      	beq.n	800311a <HAL_TIM_PWM_Start+0xfa>
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003104:	d009      	beq.n	800311a <HAL_TIM_PWM_Start+0xfa>
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	4a14      	ldr	r2, [pc, #80]	; (800315c <HAL_TIM_PWM_Start+0x13c>)
 800310c:	4293      	cmp	r3, r2
 800310e:	d004      	beq.n	800311a <HAL_TIM_PWM_Start+0xfa>
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	4a12      	ldr	r2, [pc, #72]	; (8003160 <HAL_TIM_PWM_Start+0x140>)
 8003116:	4293      	cmp	r3, r2
 8003118:	d111      	bne.n	800313e <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	689b      	ldr	r3, [r3, #8]
 8003120:	f003 0307 	and.w	r3, r3, #7
 8003124:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	2b06      	cmp	r3, #6
 800312a:	d010      	beq.n	800314e <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	681a      	ldr	r2, [r3, #0]
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f042 0201 	orr.w	r2, r2, #1
 800313a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800313c:	e007      	b.n	800314e <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	681a      	ldr	r2, [r3, #0]
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f042 0201 	orr.w	r2, r2, #1
 800314c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800314e:	2300      	movs	r3, #0
}
 8003150:	4618      	mov	r0, r3
 8003152:	3710      	adds	r7, #16
 8003154:	46bd      	mov	sp, r7
 8003156:	bd80      	pop	{r7, pc}
 8003158:	40012c00 	.word	0x40012c00
 800315c:	40000400 	.word	0x40000400
 8003160:	40000800 	.word	0x40000800

08003164 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003164:	b580      	push	{r7, lr}
 8003166:	b082      	sub	sp, #8
 8003168:	af00      	add	r7, sp, #0
 800316a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	691b      	ldr	r3, [r3, #16]
 8003172:	f003 0302 	and.w	r3, r3, #2
 8003176:	2b02      	cmp	r3, #2
 8003178:	d122      	bne.n	80031c0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	68db      	ldr	r3, [r3, #12]
 8003180:	f003 0302 	and.w	r3, r3, #2
 8003184:	2b02      	cmp	r3, #2
 8003186:	d11b      	bne.n	80031c0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	f06f 0202 	mvn.w	r2, #2
 8003190:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	2201      	movs	r2, #1
 8003196:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	699b      	ldr	r3, [r3, #24]
 800319e:	f003 0303 	and.w	r3, r3, #3
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d003      	beq.n	80031ae <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80031a6:	6878      	ldr	r0, [r7, #4]
 80031a8:	f000 fa76 	bl	8003698 <HAL_TIM_IC_CaptureCallback>
 80031ac:	e005      	b.n	80031ba <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80031ae:	6878      	ldr	r0, [r7, #4]
 80031b0:	f000 fa69 	bl	8003686 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80031b4:	6878      	ldr	r0, [r7, #4]
 80031b6:	f000 fa78 	bl	80036aa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	2200      	movs	r2, #0
 80031be:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	691b      	ldr	r3, [r3, #16]
 80031c6:	f003 0304 	and.w	r3, r3, #4
 80031ca:	2b04      	cmp	r3, #4
 80031cc:	d122      	bne.n	8003214 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	68db      	ldr	r3, [r3, #12]
 80031d4:	f003 0304 	and.w	r3, r3, #4
 80031d8:	2b04      	cmp	r3, #4
 80031da:	d11b      	bne.n	8003214 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	f06f 0204 	mvn.w	r2, #4
 80031e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	2202      	movs	r2, #2
 80031ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	699b      	ldr	r3, [r3, #24]
 80031f2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d003      	beq.n	8003202 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80031fa:	6878      	ldr	r0, [r7, #4]
 80031fc:	f000 fa4c 	bl	8003698 <HAL_TIM_IC_CaptureCallback>
 8003200:	e005      	b.n	800320e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003202:	6878      	ldr	r0, [r7, #4]
 8003204:	f000 fa3f 	bl	8003686 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003208:	6878      	ldr	r0, [r7, #4]
 800320a:	f000 fa4e 	bl	80036aa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	2200      	movs	r2, #0
 8003212:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	691b      	ldr	r3, [r3, #16]
 800321a:	f003 0308 	and.w	r3, r3, #8
 800321e:	2b08      	cmp	r3, #8
 8003220:	d122      	bne.n	8003268 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	68db      	ldr	r3, [r3, #12]
 8003228:	f003 0308 	and.w	r3, r3, #8
 800322c:	2b08      	cmp	r3, #8
 800322e:	d11b      	bne.n	8003268 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f06f 0208 	mvn.w	r2, #8
 8003238:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	2204      	movs	r2, #4
 800323e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	69db      	ldr	r3, [r3, #28]
 8003246:	f003 0303 	and.w	r3, r3, #3
 800324a:	2b00      	cmp	r3, #0
 800324c:	d003      	beq.n	8003256 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800324e:	6878      	ldr	r0, [r7, #4]
 8003250:	f000 fa22 	bl	8003698 <HAL_TIM_IC_CaptureCallback>
 8003254:	e005      	b.n	8003262 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003256:	6878      	ldr	r0, [r7, #4]
 8003258:	f000 fa15 	bl	8003686 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800325c:	6878      	ldr	r0, [r7, #4]
 800325e:	f000 fa24 	bl	80036aa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	2200      	movs	r2, #0
 8003266:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	691b      	ldr	r3, [r3, #16]
 800326e:	f003 0310 	and.w	r3, r3, #16
 8003272:	2b10      	cmp	r3, #16
 8003274:	d122      	bne.n	80032bc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	68db      	ldr	r3, [r3, #12]
 800327c:	f003 0310 	and.w	r3, r3, #16
 8003280:	2b10      	cmp	r3, #16
 8003282:	d11b      	bne.n	80032bc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f06f 0210 	mvn.w	r2, #16
 800328c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	2208      	movs	r2, #8
 8003292:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	69db      	ldr	r3, [r3, #28]
 800329a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d003      	beq.n	80032aa <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80032a2:	6878      	ldr	r0, [r7, #4]
 80032a4:	f000 f9f8 	bl	8003698 <HAL_TIM_IC_CaptureCallback>
 80032a8:	e005      	b.n	80032b6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80032aa:	6878      	ldr	r0, [r7, #4]
 80032ac:	f000 f9eb 	bl	8003686 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80032b0:	6878      	ldr	r0, [r7, #4]
 80032b2:	f000 f9fa 	bl	80036aa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	2200      	movs	r2, #0
 80032ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	691b      	ldr	r3, [r3, #16]
 80032c2:	f003 0301 	and.w	r3, r3, #1
 80032c6:	2b01      	cmp	r3, #1
 80032c8:	d10e      	bne.n	80032e8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	68db      	ldr	r3, [r3, #12]
 80032d0:	f003 0301 	and.w	r3, r3, #1
 80032d4:	2b01      	cmp	r3, #1
 80032d6:	d107      	bne.n	80032e8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f06f 0201 	mvn.w	r2, #1
 80032e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80032e2:	6878      	ldr	r0, [r7, #4]
 80032e4:	f7fe f972 	bl	80015cc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	691b      	ldr	r3, [r3, #16]
 80032ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80032f2:	2b80      	cmp	r3, #128	; 0x80
 80032f4:	d10e      	bne.n	8003314 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	68db      	ldr	r3, [r3, #12]
 80032fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003300:	2b80      	cmp	r3, #128	; 0x80
 8003302:	d107      	bne.n	8003314 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800330c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800330e:	6878      	ldr	r0, [r7, #4]
 8003310:	f000 fce9 	bl	8003ce6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	691b      	ldr	r3, [r3, #16]
 800331a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800331e:	2b40      	cmp	r3, #64	; 0x40
 8003320:	d10e      	bne.n	8003340 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	68db      	ldr	r3, [r3, #12]
 8003328:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800332c:	2b40      	cmp	r3, #64	; 0x40
 800332e:	d107      	bne.n	8003340 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003338:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800333a:	6878      	ldr	r0, [r7, #4]
 800333c:	f000 f9be 	bl	80036bc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	691b      	ldr	r3, [r3, #16]
 8003346:	f003 0320 	and.w	r3, r3, #32
 800334a:	2b20      	cmp	r3, #32
 800334c:	d10e      	bne.n	800336c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	68db      	ldr	r3, [r3, #12]
 8003354:	f003 0320 	and.w	r3, r3, #32
 8003358:	2b20      	cmp	r3, #32
 800335a:	d107      	bne.n	800336c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	f06f 0220 	mvn.w	r2, #32
 8003364:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003366:	6878      	ldr	r0, [r7, #4]
 8003368:	f000 fcb4 	bl	8003cd4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800336c:	bf00      	nop
 800336e:	3708      	adds	r7, #8
 8003370:	46bd      	mov	sp, r7
 8003372:	bd80      	pop	{r7, pc}

08003374 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003374:	b580      	push	{r7, lr}
 8003376:	b086      	sub	sp, #24
 8003378:	af00      	add	r7, sp, #0
 800337a:	60f8      	str	r0, [r7, #12]
 800337c:	60b9      	str	r1, [r7, #8]
 800337e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003380:	2300      	movs	r3, #0
 8003382:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800338a:	2b01      	cmp	r3, #1
 800338c:	d101      	bne.n	8003392 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800338e:	2302      	movs	r3, #2
 8003390:	e0ae      	b.n	80034f0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	2201      	movs	r2, #1
 8003396:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	2b0c      	cmp	r3, #12
 800339e:	f200 809f 	bhi.w	80034e0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80033a2:	a201      	add	r2, pc, #4	; (adr r2, 80033a8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80033a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033a8:	080033dd 	.word	0x080033dd
 80033ac:	080034e1 	.word	0x080034e1
 80033b0:	080034e1 	.word	0x080034e1
 80033b4:	080034e1 	.word	0x080034e1
 80033b8:	0800341d 	.word	0x0800341d
 80033bc:	080034e1 	.word	0x080034e1
 80033c0:	080034e1 	.word	0x080034e1
 80033c4:	080034e1 	.word	0x080034e1
 80033c8:	0800345f 	.word	0x0800345f
 80033cc:	080034e1 	.word	0x080034e1
 80033d0:	080034e1 	.word	0x080034e1
 80033d4:	080034e1 	.word	0x080034e1
 80033d8:	0800349f 	.word	0x0800349f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	68b9      	ldr	r1, [r7, #8]
 80033e2:	4618      	mov	r0, r3
 80033e4:	f000 f9d6 	bl	8003794 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	699a      	ldr	r2, [r3, #24]
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f042 0208 	orr.w	r2, r2, #8
 80033f6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	699a      	ldr	r2, [r3, #24]
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f022 0204 	bic.w	r2, r2, #4
 8003406:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	6999      	ldr	r1, [r3, #24]
 800340e:	68bb      	ldr	r3, [r7, #8]
 8003410:	691a      	ldr	r2, [r3, #16]
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	430a      	orrs	r2, r1
 8003418:	619a      	str	r2, [r3, #24]
      break;
 800341a:	e064      	b.n	80034e6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	68b9      	ldr	r1, [r7, #8]
 8003422:	4618      	mov	r0, r3
 8003424:	f000 fa1c 	bl	8003860 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	699a      	ldr	r2, [r3, #24]
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003436:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	699a      	ldr	r2, [r3, #24]
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003446:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	6999      	ldr	r1, [r3, #24]
 800344e:	68bb      	ldr	r3, [r7, #8]
 8003450:	691b      	ldr	r3, [r3, #16]
 8003452:	021a      	lsls	r2, r3, #8
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	430a      	orrs	r2, r1
 800345a:	619a      	str	r2, [r3, #24]
      break;
 800345c:	e043      	b.n	80034e6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	68b9      	ldr	r1, [r7, #8]
 8003464:	4618      	mov	r0, r3
 8003466:	f000 fa65 	bl	8003934 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	69da      	ldr	r2, [r3, #28]
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	f042 0208 	orr.w	r2, r2, #8
 8003478:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	69da      	ldr	r2, [r3, #28]
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f022 0204 	bic.w	r2, r2, #4
 8003488:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	69d9      	ldr	r1, [r3, #28]
 8003490:	68bb      	ldr	r3, [r7, #8]
 8003492:	691a      	ldr	r2, [r3, #16]
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	430a      	orrs	r2, r1
 800349a:	61da      	str	r2, [r3, #28]
      break;
 800349c:	e023      	b.n	80034e6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	68b9      	ldr	r1, [r7, #8]
 80034a4:	4618      	mov	r0, r3
 80034a6:	f000 faaf 	bl	8003a08 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	69da      	ldr	r2, [r3, #28]
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80034b8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	69da      	ldr	r2, [r3, #28]
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80034c8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	69d9      	ldr	r1, [r3, #28]
 80034d0:	68bb      	ldr	r3, [r7, #8]
 80034d2:	691b      	ldr	r3, [r3, #16]
 80034d4:	021a      	lsls	r2, r3, #8
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	430a      	orrs	r2, r1
 80034dc:	61da      	str	r2, [r3, #28]
      break;
 80034de:	e002      	b.n	80034e6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80034e0:	2301      	movs	r3, #1
 80034e2:	75fb      	strb	r3, [r7, #23]
      break;
 80034e4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	2200      	movs	r2, #0
 80034ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80034ee:	7dfb      	ldrb	r3, [r7, #23]
}
 80034f0:	4618      	mov	r0, r3
 80034f2:	3718      	adds	r7, #24
 80034f4:	46bd      	mov	sp, r7
 80034f6:	bd80      	pop	{r7, pc}

080034f8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80034f8:	b580      	push	{r7, lr}
 80034fa:	b084      	sub	sp, #16
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	6078      	str	r0, [r7, #4]
 8003500:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003502:	2300      	movs	r3, #0
 8003504:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800350c:	2b01      	cmp	r3, #1
 800350e:	d101      	bne.n	8003514 <HAL_TIM_ConfigClockSource+0x1c>
 8003510:	2302      	movs	r3, #2
 8003512:	e0b4      	b.n	800367e <HAL_TIM_ConfigClockSource+0x186>
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	2201      	movs	r2, #1
 8003518:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	2202      	movs	r2, #2
 8003520:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	689b      	ldr	r3, [r3, #8]
 800352a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800352c:	68bb      	ldr	r3, [r7, #8]
 800352e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003532:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003534:	68bb      	ldr	r3, [r7, #8]
 8003536:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800353a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	68ba      	ldr	r2, [r7, #8]
 8003542:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003544:	683b      	ldr	r3, [r7, #0]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800354c:	d03e      	beq.n	80035cc <HAL_TIM_ConfigClockSource+0xd4>
 800354e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003552:	f200 8087 	bhi.w	8003664 <HAL_TIM_ConfigClockSource+0x16c>
 8003556:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800355a:	f000 8086 	beq.w	800366a <HAL_TIM_ConfigClockSource+0x172>
 800355e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003562:	d87f      	bhi.n	8003664 <HAL_TIM_ConfigClockSource+0x16c>
 8003564:	2b70      	cmp	r3, #112	; 0x70
 8003566:	d01a      	beq.n	800359e <HAL_TIM_ConfigClockSource+0xa6>
 8003568:	2b70      	cmp	r3, #112	; 0x70
 800356a:	d87b      	bhi.n	8003664 <HAL_TIM_ConfigClockSource+0x16c>
 800356c:	2b60      	cmp	r3, #96	; 0x60
 800356e:	d050      	beq.n	8003612 <HAL_TIM_ConfigClockSource+0x11a>
 8003570:	2b60      	cmp	r3, #96	; 0x60
 8003572:	d877      	bhi.n	8003664 <HAL_TIM_ConfigClockSource+0x16c>
 8003574:	2b50      	cmp	r3, #80	; 0x50
 8003576:	d03c      	beq.n	80035f2 <HAL_TIM_ConfigClockSource+0xfa>
 8003578:	2b50      	cmp	r3, #80	; 0x50
 800357a:	d873      	bhi.n	8003664 <HAL_TIM_ConfigClockSource+0x16c>
 800357c:	2b40      	cmp	r3, #64	; 0x40
 800357e:	d058      	beq.n	8003632 <HAL_TIM_ConfigClockSource+0x13a>
 8003580:	2b40      	cmp	r3, #64	; 0x40
 8003582:	d86f      	bhi.n	8003664 <HAL_TIM_ConfigClockSource+0x16c>
 8003584:	2b30      	cmp	r3, #48	; 0x30
 8003586:	d064      	beq.n	8003652 <HAL_TIM_ConfigClockSource+0x15a>
 8003588:	2b30      	cmp	r3, #48	; 0x30
 800358a:	d86b      	bhi.n	8003664 <HAL_TIM_ConfigClockSource+0x16c>
 800358c:	2b20      	cmp	r3, #32
 800358e:	d060      	beq.n	8003652 <HAL_TIM_ConfigClockSource+0x15a>
 8003590:	2b20      	cmp	r3, #32
 8003592:	d867      	bhi.n	8003664 <HAL_TIM_ConfigClockSource+0x16c>
 8003594:	2b00      	cmp	r3, #0
 8003596:	d05c      	beq.n	8003652 <HAL_TIM_ConfigClockSource+0x15a>
 8003598:	2b10      	cmp	r3, #16
 800359a:	d05a      	beq.n	8003652 <HAL_TIM_ConfigClockSource+0x15a>
 800359c:	e062      	b.n	8003664 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	6818      	ldr	r0, [r3, #0]
 80035a2:	683b      	ldr	r3, [r7, #0]
 80035a4:	6899      	ldr	r1, [r3, #8]
 80035a6:	683b      	ldr	r3, [r7, #0]
 80035a8:	685a      	ldr	r2, [r3, #4]
 80035aa:	683b      	ldr	r3, [r7, #0]
 80035ac:	68db      	ldr	r3, [r3, #12]
 80035ae:	f000 faf0 	bl	8003b92 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	689b      	ldr	r3, [r3, #8]
 80035b8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80035ba:	68bb      	ldr	r3, [r7, #8]
 80035bc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80035c0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	68ba      	ldr	r2, [r7, #8]
 80035c8:	609a      	str	r2, [r3, #8]
      break;
 80035ca:	e04f      	b.n	800366c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	6818      	ldr	r0, [r3, #0]
 80035d0:	683b      	ldr	r3, [r7, #0]
 80035d2:	6899      	ldr	r1, [r3, #8]
 80035d4:	683b      	ldr	r3, [r7, #0]
 80035d6:	685a      	ldr	r2, [r3, #4]
 80035d8:	683b      	ldr	r3, [r7, #0]
 80035da:	68db      	ldr	r3, [r3, #12]
 80035dc:	f000 fad9 	bl	8003b92 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	689a      	ldr	r2, [r3, #8]
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80035ee:	609a      	str	r2, [r3, #8]
      break;
 80035f0:	e03c      	b.n	800366c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	6818      	ldr	r0, [r3, #0]
 80035f6:	683b      	ldr	r3, [r7, #0]
 80035f8:	6859      	ldr	r1, [r3, #4]
 80035fa:	683b      	ldr	r3, [r7, #0]
 80035fc:	68db      	ldr	r3, [r3, #12]
 80035fe:	461a      	mov	r2, r3
 8003600:	f000 fa50 	bl	8003aa4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	2150      	movs	r1, #80	; 0x50
 800360a:	4618      	mov	r0, r3
 800360c:	f000 faa7 	bl	8003b5e <TIM_ITRx_SetConfig>
      break;
 8003610:	e02c      	b.n	800366c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	6818      	ldr	r0, [r3, #0]
 8003616:	683b      	ldr	r3, [r7, #0]
 8003618:	6859      	ldr	r1, [r3, #4]
 800361a:	683b      	ldr	r3, [r7, #0]
 800361c:	68db      	ldr	r3, [r3, #12]
 800361e:	461a      	mov	r2, r3
 8003620:	f000 fa6e 	bl	8003b00 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	2160      	movs	r1, #96	; 0x60
 800362a:	4618      	mov	r0, r3
 800362c:	f000 fa97 	bl	8003b5e <TIM_ITRx_SetConfig>
      break;
 8003630:	e01c      	b.n	800366c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	6818      	ldr	r0, [r3, #0]
 8003636:	683b      	ldr	r3, [r7, #0]
 8003638:	6859      	ldr	r1, [r3, #4]
 800363a:	683b      	ldr	r3, [r7, #0]
 800363c:	68db      	ldr	r3, [r3, #12]
 800363e:	461a      	mov	r2, r3
 8003640:	f000 fa30 	bl	8003aa4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	2140      	movs	r1, #64	; 0x40
 800364a:	4618      	mov	r0, r3
 800364c:	f000 fa87 	bl	8003b5e <TIM_ITRx_SetConfig>
      break;
 8003650:	e00c      	b.n	800366c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681a      	ldr	r2, [r3, #0]
 8003656:	683b      	ldr	r3, [r7, #0]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	4619      	mov	r1, r3
 800365c:	4610      	mov	r0, r2
 800365e:	f000 fa7e 	bl	8003b5e <TIM_ITRx_SetConfig>
      break;
 8003662:	e003      	b.n	800366c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003664:	2301      	movs	r3, #1
 8003666:	73fb      	strb	r3, [r7, #15]
      break;
 8003668:	e000      	b.n	800366c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800366a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	2201      	movs	r2, #1
 8003670:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	2200      	movs	r2, #0
 8003678:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800367c:	7bfb      	ldrb	r3, [r7, #15]
}
 800367e:	4618      	mov	r0, r3
 8003680:	3710      	adds	r7, #16
 8003682:	46bd      	mov	sp, r7
 8003684:	bd80      	pop	{r7, pc}

08003686 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003686:	b480      	push	{r7}
 8003688:	b083      	sub	sp, #12
 800368a:	af00      	add	r7, sp, #0
 800368c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800368e:	bf00      	nop
 8003690:	370c      	adds	r7, #12
 8003692:	46bd      	mov	sp, r7
 8003694:	bc80      	pop	{r7}
 8003696:	4770      	bx	lr

08003698 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003698:	b480      	push	{r7}
 800369a:	b083      	sub	sp, #12
 800369c:	af00      	add	r7, sp, #0
 800369e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80036a0:	bf00      	nop
 80036a2:	370c      	adds	r7, #12
 80036a4:	46bd      	mov	sp, r7
 80036a6:	bc80      	pop	{r7}
 80036a8:	4770      	bx	lr

080036aa <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80036aa:	b480      	push	{r7}
 80036ac:	b083      	sub	sp, #12
 80036ae:	af00      	add	r7, sp, #0
 80036b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80036b2:	bf00      	nop
 80036b4:	370c      	adds	r7, #12
 80036b6:	46bd      	mov	sp, r7
 80036b8:	bc80      	pop	{r7}
 80036ba:	4770      	bx	lr

080036bc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80036bc:	b480      	push	{r7}
 80036be:	b083      	sub	sp, #12
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80036c4:	bf00      	nop
 80036c6:	370c      	adds	r7, #12
 80036c8:	46bd      	mov	sp, r7
 80036ca:	bc80      	pop	{r7}
 80036cc:	4770      	bx	lr
	...

080036d0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80036d0:	b480      	push	{r7}
 80036d2:	b085      	sub	sp, #20
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	6078      	str	r0, [r7, #4]
 80036d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	4a29      	ldr	r2, [pc, #164]	; (8003788 <TIM_Base_SetConfig+0xb8>)
 80036e4:	4293      	cmp	r3, r2
 80036e6:	d00b      	beq.n	8003700 <TIM_Base_SetConfig+0x30>
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80036ee:	d007      	beq.n	8003700 <TIM_Base_SetConfig+0x30>
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	4a26      	ldr	r2, [pc, #152]	; (800378c <TIM_Base_SetConfig+0xbc>)
 80036f4:	4293      	cmp	r3, r2
 80036f6:	d003      	beq.n	8003700 <TIM_Base_SetConfig+0x30>
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	4a25      	ldr	r2, [pc, #148]	; (8003790 <TIM_Base_SetConfig+0xc0>)
 80036fc:	4293      	cmp	r3, r2
 80036fe:	d108      	bne.n	8003712 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003706:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003708:	683b      	ldr	r3, [r7, #0]
 800370a:	685b      	ldr	r3, [r3, #4]
 800370c:	68fa      	ldr	r2, [r7, #12]
 800370e:	4313      	orrs	r3, r2
 8003710:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	4a1c      	ldr	r2, [pc, #112]	; (8003788 <TIM_Base_SetConfig+0xb8>)
 8003716:	4293      	cmp	r3, r2
 8003718:	d00b      	beq.n	8003732 <TIM_Base_SetConfig+0x62>
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003720:	d007      	beq.n	8003732 <TIM_Base_SetConfig+0x62>
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	4a19      	ldr	r2, [pc, #100]	; (800378c <TIM_Base_SetConfig+0xbc>)
 8003726:	4293      	cmp	r3, r2
 8003728:	d003      	beq.n	8003732 <TIM_Base_SetConfig+0x62>
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	4a18      	ldr	r2, [pc, #96]	; (8003790 <TIM_Base_SetConfig+0xc0>)
 800372e:	4293      	cmp	r3, r2
 8003730:	d108      	bne.n	8003744 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003738:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800373a:	683b      	ldr	r3, [r7, #0]
 800373c:	68db      	ldr	r3, [r3, #12]
 800373e:	68fa      	ldr	r2, [r7, #12]
 8003740:	4313      	orrs	r3, r2
 8003742:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800374a:	683b      	ldr	r3, [r7, #0]
 800374c:	695b      	ldr	r3, [r3, #20]
 800374e:	4313      	orrs	r3, r2
 8003750:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	68fa      	ldr	r2, [r7, #12]
 8003756:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003758:	683b      	ldr	r3, [r7, #0]
 800375a:	689a      	ldr	r2, [r3, #8]
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003760:	683b      	ldr	r3, [r7, #0]
 8003762:	681a      	ldr	r2, [r3, #0]
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	4a07      	ldr	r2, [pc, #28]	; (8003788 <TIM_Base_SetConfig+0xb8>)
 800376c:	4293      	cmp	r3, r2
 800376e:	d103      	bne.n	8003778 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003770:	683b      	ldr	r3, [r7, #0]
 8003772:	691a      	ldr	r2, [r3, #16]
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	2201      	movs	r2, #1
 800377c:	615a      	str	r2, [r3, #20]
}
 800377e:	bf00      	nop
 8003780:	3714      	adds	r7, #20
 8003782:	46bd      	mov	sp, r7
 8003784:	bc80      	pop	{r7}
 8003786:	4770      	bx	lr
 8003788:	40012c00 	.word	0x40012c00
 800378c:	40000400 	.word	0x40000400
 8003790:	40000800 	.word	0x40000800

08003794 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003794:	b480      	push	{r7}
 8003796:	b087      	sub	sp, #28
 8003798:	af00      	add	r7, sp, #0
 800379a:	6078      	str	r0, [r7, #4]
 800379c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	6a1b      	ldr	r3, [r3, #32]
 80037a2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	6a1b      	ldr	r3, [r3, #32]
 80037a8:	f023 0201 	bic.w	r2, r3, #1
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	685b      	ldr	r3, [r3, #4]
 80037b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	699b      	ldr	r3, [r3, #24]
 80037ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80037c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	f023 0303 	bic.w	r3, r3, #3
 80037ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80037cc:	683b      	ldr	r3, [r7, #0]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	68fa      	ldr	r2, [r7, #12]
 80037d2:	4313      	orrs	r3, r2
 80037d4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80037d6:	697b      	ldr	r3, [r7, #20]
 80037d8:	f023 0302 	bic.w	r3, r3, #2
 80037dc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80037de:	683b      	ldr	r3, [r7, #0]
 80037e0:	689b      	ldr	r3, [r3, #8]
 80037e2:	697a      	ldr	r2, [r7, #20]
 80037e4:	4313      	orrs	r3, r2
 80037e6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	4a1c      	ldr	r2, [pc, #112]	; (800385c <TIM_OC1_SetConfig+0xc8>)
 80037ec:	4293      	cmp	r3, r2
 80037ee:	d10c      	bne.n	800380a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80037f0:	697b      	ldr	r3, [r7, #20]
 80037f2:	f023 0308 	bic.w	r3, r3, #8
 80037f6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80037f8:	683b      	ldr	r3, [r7, #0]
 80037fa:	68db      	ldr	r3, [r3, #12]
 80037fc:	697a      	ldr	r2, [r7, #20]
 80037fe:	4313      	orrs	r3, r2
 8003800:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003802:	697b      	ldr	r3, [r7, #20]
 8003804:	f023 0304 	bic.w	r3, r3, #4
 8003808:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	4a13      	ldr	r2, [pc, #76]	; (800385c <TIM_OC1_SetConfig+0xc8>)
 800380e:	4293      	cmp	r3, r2
 8003810:	d111      	bne.n	8003836 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003812:	693b      	ldr	r3, [r7, #16]
 8003814:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003818:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800381a:	693b      	ldr	r3, [r7, #16]
 800381c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003820:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003822:	683b      	ldr	r3, [r7, #0]
 8003824:	695b      	ldr	r3, [r3, #20]
 8003826:	693a      	ldr	r2, [r7, #16]
 8003828:	4313      	orrs	r3, r2
 800382a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800382c:	683b      	ldr	r3, [r7, #0]
 800382e:	699b      	ldr	r3, [r3, #24]
 8003830:	693a      	ldr	r2, [r7, #16]
 8003832:	4313      	orrs	r3, r2
 8003834:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	693a      	ldr	r2, [r7, #16]
 800383a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	68fa      	ldr	r2, [r7, #12]
 8003840:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003842:	683b      	ldr	r3, [r7, #0]
 8003844:	685a      	ldr	r2, [r3, #4]
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	697a      	ldr	r2, [r7, #20]
 800384e:	621a      	str	r2, [r3, #32]
}
 8003850:	bf00      	nop
 8003852:	371c      	adds	r7, #28
 8003854:	46bd      	mov	sp, r7
 8003856:	bc80      	pop	{r7}
 8003858:	4770      	bx	lr
 800385a:	bf00      	nop
 800385c:	40012c00 	.word	0x40012c00

08003860 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003860:	b480      	push	{r7}
 8003862:	b087      	sub	sp, #28
 8003864:	af00      	add	r7, sp, #0
 8003866:	6078      	str	r0, [r7, #4]
 8003868:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	6a1b      	ldr	r3, [r3, #32]
 800386e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	6a1b      	ldr	r3, [r3, #32]
 8003874:	f023 0210 	bic.w	r2, r3, #16
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	685b      	ldr	r3, [r3, #4]
 8003880:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	699b      	ldr	r3, [r3, #24]
 8003886:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800388e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003896:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003898:	683b      	ldr	r3, [r7, #0]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	021b      	lsls	r3, r3, #8
 800389e:	68fa      	ldr	r2, [r7, #12]
 80038a0:	4313      	orrs	r3, r2
 80038a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80038a4:	697b      	ldr	r3, [r7, #20]
 80038a6:	f023 0320 	bic.w	r3, r3, #32
 80038aa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80038ac:	683b      	ldr	r3, [r7, #0]
 80038ae:	689b      	ldr	r3, [r3, #8]
 80038b0:	011b      	lsls	r3, r3, #4
 80038b2:	697a      	ldr	r2, [r7, #20]
 80038b4:	4313      	orrs	r3, r2
 80038b6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	4a1d      	ldr	r2, [pc, #116]	; (8003930 <TIM_OC2_SetConfig+0xd0>)
 80038bc:	4293      	cmp	r3, r2
 80038be:	d10d      	bne.n	80038dc <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80038c0:	697b      	ldr	r3, [r7, #20]
 80038c2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80038c6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80038c8:	683b      	ldr	r3, [r7, #0]
 80038ca:	68db      	ldr	r3, [r3, #12]
 80038cc:	011b      	lsls	r3, r3, #4
 80038ce:	697a      	ldr	r2, [r7, #20]
 80038d0:	4313      	orrs	r3, r2
 80038d2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80038d4:	697b      	ldr	r3, [r7, #20]
 80038d6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80038da:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	4a14      	ldr	r2, [pc, #80]	; (8003930 <TIM_OC2_SetConfig+0xd0>)
 80038e0:	4293      	cmp	r3, r2
 80038e2:	d113      	bne.n	800390c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80038e4:	693b      	ldr	r3, [r7, #16]
 80038e6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80038ea:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80038ec:	693b      	ldr	r3, [r7, #16]
 80038ee:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80038f2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80038f4:	683b      	ldr	r3, [r7, #0]
 80038f6:	695b      	ldr	r3, [r3, #20]
 80038f8:	009b      	lsls	r3, r3, #2
 80038fa:	693a      	ldr	r2, [r7, #16]
 80038fc:	4313      	orrs	r3, r2
 80038fe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003900:	683b      	ldr	r3, [r7, #0]
 8003902:	699b      	ldr	r3, [r3, #24]
 8003904:	009b      	lsls	r3, r3, #2
 8003906:	693a      	ldr	r2, [r7, #16]
 8003908:	4313      	orrs	r3, r2
 800390a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	693a      	ldr	r2, [r7, #16]
 8003910:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	68fa      	ldr	r2, [r7, #12]
 8003916:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003918:	683b      	ldr	r3, [r7, #0]
 800391a:	685a      	ldr	r2, [r3, #4]
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	697a      	ldr	r2, [r7, #20]
 8003924:	621a      	str	r2, [r3, #32]
}
 8003926:	bf00      	nop
 8003928:	371c      	adds	r7, #28
 800392a:	46bd      	mov	sp, r7
 800392c:	bc80      	pop	{r7}
 800392e:	4770      	bx	lr
 8003930:	40012c00 	.word	0x40012c00

08003934 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003934:	b480      	push	{r7}
 8003936:	b087      	sub	sp, #28
 8003938:	af00      	add	r7, sp, #0
 800393a:	6078      	str	r0, [r7, #4]
 800393c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	6a1b      	ldr	r3, [r3, #32]
 8003942:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	6a1b      	ldr	r3, [r3, #32]
 8003948:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	685b      	ldr	r3, [r3, #4]
 8003954:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	69db      	ldr	r3, [r3, #28]
 800395a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003962:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	f023 0303 	bic.w	r3, r3, #3
 800396a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800396c:	683b      	ldr	r3, [r7, #0]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	68fa      	ldr	r2, [r7, #12]
 8003972:	4313      	orrs	r3, r2
 8003974:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003976:	697b      	ldr	r3, [r7, #20]
 8003978:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800397c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800397e:	683b      	ldr	r3, [r7, #0]
 8003980:	689b      	ldr	r3, [r3, #8]
 8003982:	021b      	lsls	r3, r3, #8
 8003984:	697a      	ldr	r2, [r7, #20]
 8003986:	4313      	orrs	r3, r2
 8003988:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	4a1d      	ldr	r2, [pc, #116]	; (8003a04 <TIM_OC3_SetConfig+0xd0>)
 800398e:	4293      	cmp	r3, r2
 8003990:	d10d      	bne.n	80039ae <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003992:	697b      	ldr	r3, [r7, #20]
 8003994:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003998:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800399a:	683b      	ldr	r3, [r7, #0]
 800399c:	68db      	ldr	r3, [r3, #12]
 800399e:	021b      	lsls	r3, r3, #8
 80039a0:	697a      	ldr	r2, [r7, #20]
 80039a2:	4313      	orrs	r3, r2
 80039a4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80039a6:	697b      	ldr	r3, [r7, #20]
 80039a8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80039ac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	4a14      	ldr	r2, [pc, #80]	; (8003a04 <TIM_OC3_SetConfig+0xd0>)
 80039b2:	4293      	cmp	r3, r2
 80039b4:	d113      	bne.n	80039de <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80039b6:	693b      	ldr	r3, [r7, #16]
 80039b8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80039bc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80039be:	693b      	ldr	r3, [r7, #16]
 80039c0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80039c4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80039c6:	683b      	ldr	r3, [r7, #0]
 80039c8:	695b      	ldr	r3, [r3, #20]
 80039ca:	011b      	lsls	r3, r3, #4
 80039cc:	693a      	ldr	r2, [r7, #16]
 80039ce:	4313      	orrs	r3, r2
 80039d0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80039d2:	683b      	ldr	r3, [r7, #0]
 80039d4:	699b      	ldr	r3, [r3, #24]
 80039d6:	011b      	lsls	r3, r3, #4
 80039d8:	693a      	ldr	r2, [r7, #16]
 80039da:	4313      	orrs	r3, r2
 80039dc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	693a      	ldr	r2, [r7, #16]
 80039e2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	68fa      	ldr	r2, [r7, #12]
 80039e8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80039ea:	683b      	ldr	r3, [r7, #0]
 80039ec:	685a      	ldr	r2, [r3, #4]
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	697a      	ldr	r2, [r7, #20]
 80039f6:	621a      	str	r2, [r3, #32]
}
 80039f8:	bf00      	nop
 80039fa:	371c      	adds	r7, #28
 80039fc:	46bd      	mov	sp, r7
 80039fe:	bc80      	pop	{r7}
 8003a00:	4770      	bx	lr
 8003a02:	bf00      	nop
 8003a04:	40012c00 	.word	0x40012c00

08003a08 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003a08:	b480      	push	{r7}
 8003a0a:	b087      	sub	sp, #28
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	6078      	str	r0, [r7, #4]
 8003a10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	6a1b      	ldr	r3, [r3, #32]
 8003a16:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	6a1b      	ldr	r3, [r3, #32]
 8003a1c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	685b      	ldr	r3, [r3, #4]
 8003a28:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	69db      	ldr	r3, [r3, #28]
 8003a2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003a36:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003a3e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003a40:	683b      	ldr	r3, [r7, #0]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	021b      	lsls	r3, r3, #8
 8003a46:	68fa      	ldr	r2, [r7, #12]
 8003a48:	4313      	orrs	r3, r2
 8003a4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003a4c:	693b      	ldr	r3, [r7, #16]
 8003a4e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003a52:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003a54:	683b      	ldr	r3, [r7, #0]
 8003a56:	689b      	ldr	r3, [r3, #8]
 8003a58:	031b      	lsls	r3, r3, #12
 8003a5a:	693a      	ldr	r2, [r7, #16]
 8003a5c:	4313      	orrs	r3, r2
 8003a5e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	4a0f      	ldr	r2, [pc, #60]	; (8003aa0 <TIM_OC4_SetConfig+0x98>)
 8003a64:	4293      	cmp	r3, r2
 8003a66:	d109      	bne.n	8003a7c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003a68:	697b      	ldr	r3, [r7, #20]
 8003a6a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003a6e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003a70:	683b      	ldr	r3, [r7, #0]
 8003a72:	695b      	ldr	r3, [r3, #20]
 8003a74:	019b      	lsls	r3, r3, #6
 8003a76:	697a      	ldr	r2, [r7, #20]
 8003a78:	4313      	orrs	r3, r2
 8003a7a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	697a      	ldr	r2, [r7, #20]
 8003a80:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	68fa      	ldr	r2, [r7, #12]
 8003a86:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003a88:	683b      	ldr	r3, [r7, #0]
 8003a8a:	685a      	ldr	r2, [r3, #4]
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	693a      	ldr	r2, [r7, #16]
 8003a94:	621a      	str	r2, [r3, #32]
}
 8003a96:	bf00      	nop
 8003a98:	371c      	adds	r7, #28
 8003a9a:	46bd      	mov	sp, r7
 8003a9c:	bc80      	pop	{r7}
 8003a9e:	4770      	bx	lr
 8003aa0:	40012c00 	.word	0x40012c00

08003aa4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003aa4:	b480      	push	{r7}
 8003aa6:	b087      	sub	sp, #28
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	60f8      	str	r0, [r7, #12]
 8003aac:	60b9      	str	r1, [r7, #8]
 8003aae:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	6a1b      	ldr	r3, [r3, #32]
 8003ab4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	6a1b      	ldr	r3, [r3, #32]
 8003aba:	f023 0201 	bic.w	r2, r3, #1
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	699b      	ldr	r3, [r3, #24]
 8003ac6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003ac8:	693b      	ldr	r3, [r7, #16]
 8003aca:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003ace:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	011b      	lsls	r3, r3, #4
 8003ad4:	693a      	ldr	r2, [r7, #16]
 8003ad6:	4313      	orrs	r3, r2
 8003ad8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003ada:	697b      	ldr	r3, [r7, #20]
 8003adc:	f023 030a 	bic.w	r3, r3, #10
 8003ae0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003ae2:	697a      	ldr	r2, [r7, #20]
 8003ae4:	68bb      	ldr	r3, [r7, #8]
 8003ae6:	4313      	orrs	r3, r2
 8003ae8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	693a      	ldr	r2, [r7, #16]
 8003aee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	697a      	ldr	r2, [r7, #20]
 8003af4:	621a      	str	r2, [r3, #32]
}
 8003af6:	bf00      	nop
 8003af8:	371c      	adds	r7, #28
 8003afa:	46bd      	mov	sp, r7
 8003afc:	bc80      	pop	{r7}
 8003afe:	4770      	bx	lr

08003b00 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003b00:	b480      	push	{r7}
 8003b02:	b087      	sub	sp, #28
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	60f8      	str	r0, [r7, #12]
 8003b08:	60b9      	str	r1, [r7, #8]
 8003b0a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	6a1b      	ldr	r3, [r3, #32]
 8003b10:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	6a1b      	ldr	r3, [r3, #32]
 8003b16:	f023 0210 	bic.w	r2, r3, #16
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	699b      	ldr	r3, [r3, #24]
 8003b22:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003b24:	693b      	ldr	r3, [r7, #16]
 8003b26:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003b2a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	031b      	lsls	r3, r3, #12
 8003b30:	693a      	ldr	r2, [r7, #16]
 8003b32:	4313      	orrs	r3, r2
 8003b34:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003b36:	697b      	ldr	r3, [r7, #20]
 8003b38:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003b3c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003b3e:	68bb      	ldr	r3, [r7, #8]
 8003b40:	011b      	lsls	r3, r3, #4
 8003b42:	697a      	ldr	r2, [r7, #20]
 8003b44:	4313      	orrs	r3, r2
 8003b46:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	693a      	ldr	r2, [r7, #16]
 8003b4c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	697a      	ldr	r2, [r7, #20]
 8003b52:	621a      	str	r2, [r3, #32]
}
 8003b54:	bf00      	nop
 8003b56:	371c      	adds	r7, #28
 8003b58:	46bd      	mov	sp, r7
 8003b5a:	bc80      	pop	{r7}
 8003b5c:	4770      	bx	lr

08003b5e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003b5e:	b480      	push	{r7}
 8003b60:	b085      	sub	sp, #20
 8003b62:	af00      	add	r7, sp, #0
 8003b64:	6078      	str	r0, [r7, #4]
 8003b66:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	689b      	ldr	r3, [r3, #8]
 8003b6c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003b74:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003b76:	683a      	ldr	r2, [r7, #0]
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	4313      	orrs	r3, r2
 8003b7c:	f043 0307 	orr.w	r3, r3, #7
 8003b80:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	68fa      	ldr	r2, [r7, #12]
 8003b86:	609a      	str	r2, [r3, #8]
}
 8003b88:	bf00      	nop
 8003b8a:	3714      	adds	r7, #20
 8003b8c:	46bd      	mov	sp, r7
 8003b8e:	bc80      	pop	{r7}
 8003b90:	4770      	bx	lr

08003b92 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003b92:	b480      	push	{r7}
 8003b94:	b087      	sub	sp, #28
 8003b96:	af00      	add	r7, sp, #0
 8003b98:	60f8      	str	r0, [r7, #12]
 8003b9a:	60b9      	str	r1, [r7, #8]
 8003b9c:	607a      	str	r2, [r7, #4]
 8003b9e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	689b      	ldr	r3, [r3, #8]
 8003ba4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003ba6:	697b      	ldr	r3, [r7, #20]
 8003ba8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003bac:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003bae:	683b      	ldr	r3, [r7, #0]
 8003bb0:	021a      	lsls	r2, r3, #8
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	431a      	orrs	r2, r3
 8003bb6:	68bb      	ldr	r3, [r7, #8]
 8003bb8:	4313      	orrs	r3, r2
 8003bba:	697a      	ldr	r2, [r7, #20]
 8003bbc:	4313      	orrs	r3, r2
 8003bbe:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	697a      	ldr	r2, [r7, #20]
 8003bc4:	609a      	str	r2, [r3, #8]
}
 8003bc6:	bf00      	nop
 8003bc8:	371c      	adds	r7, #28
 8003bca:	46bd      	mov	sp, r7
 8003bcc:	bc80      	pop	{r7}
 8003bce:	4770      	bx	lr

08003bd0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003bd0:	b480      	push	{r7}
 8003bd2:	b087      	sub	sp, #28
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	60f8      	str	r0, [r7, #12]
 8003bd8:	60b9      	str	r1, [r7, #8]
 8003bda:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003bdc:	68bb      	ldr	r3, [r7, #8]
 8003bde:	f003 031f 	and.w	r3, r3, #31
 8003be2:	2201      	movs	r2, #1
 8003be4:	fa02 f303 	lsl.w	r3, r2, r3
 8003be8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	6a1a      	ldr	r2, [r3, #32]
 8003bee:	697b      	ldr	r3, [r7, #20]
 8003bf0:	43db      	mvns	r3, r3
 8003bf2:	401a      	ands	r2, r3
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	6a1a      	ldr	r2, [r3, #32]
 8003bfc:	68bb      	ldr	r3, [r7, #8]
 8003bfe:	f003 031f 	and.w	r3, r3, #31
 8003c02:	6879      	ldr	r1, [r7, #4]
 8003c04:	fa01 f303 	lsl.w	r3, r1, r3
 8003c08:	431a      	orrs	r2, r3
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	621a      	str	r2, [r3, #32]
}
 8003c0e:	bf00      	nop
 8003c10:	371c      	adds	r7, #28
 8003c12:	46bd      	mov	sp, r7
 8003c14:	bc80      	pop	{r7}
 8003c16:	4770      	bx	lr

08003c18 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003c18:	b480      	push	{r7}
 8003c1a:	b085      	sub	sp, #20
 8003c1c:	af00      	add	r7, sp, #0
 8003c1e:	6078      	str	r0, [r7, #4]
 8003c20:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003c28:	2b01      	cmp	r3, #1
 8003c2a:	d101      	bne.n	8003c30 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003c2c:	2302      	movs	r3, #2
 8003c2e:	e046      	b.n	8003cbe <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	2201      	movs	r2, #1
 8003c34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	2202      	movs	r2, #2
 8003c3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	685b      	ldr	r3, [r3, #4]
 8003c46:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	689b      	ldr	r3, [r3, #8]
 8003c4e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003c56:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003c58:	683b      	ldr	r3, [r7, #0]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	68fa      	ldr	r2, [r7, #12]
 8003c5e:	4313      	orrs	r3, r2
 8003c60:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	68fa      	ldr	r2, [r7, #12]
 8003c68:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	4a16      	ldr	r2, [pc, #88]	; (8003cc8 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003c70:	4293      	cmp	r3, r2
 8003c72:	d00e      	beq.n	8003c92 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003c7c:	d009      	beq.n	8003c92 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	4a12      	ldr	r2, [pc, #72]	; (8003ccc <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003c84:	4293      	cmp	r3, r2
 8003c86:	d004      	beq.n	8003c92 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	4a10      	ldr	r2, [pc, #64]	; (8003cd0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003c8e:	4293      	cmp	r3, r2
 8003c90:	d10c      	bne.n	8003cac <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003c92:	68bb      	ldr	r3, [r7, #8]
 8003c94:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003c98:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003c9a:	683b      	ldr	r3, [r7, #0]
 8003c9c:	685b      	ldr	r3, [r3, #4]
 8003c9e:	68ba      	ldr	r2, [r7, #8]
 8003ca0:	4313      	orrs	r3, r2
 8003ca2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	68ba      	ldr	r2, [r7, #8]
 8003caa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	2201      	movs	r2, #1
 8003cb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	2200      	movs	r2, #0
 8003cb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003cbc:	2300      	movs	r3, #0
}
 8003cbe:	4618      	mov	r0, r3
 8003cc0:	3714      	adds	r7, #20
 8003cc2:	46bd      	mov	sp, r7
 8003cc4:	bc80      	pop	{r7}
 8003cc6:	4770      	bx	lr
 8003cc8:	40012c00 	.word	0x40012c00
 8003ccc:	40000400 	.word	0x40000400
 8003cd0:	40000800 	.word	0x40000800

08003cd4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003cd4:	b480      	push	{r7}
 8003cd6:	b083      	sub	sp, #12
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003cdc:	bf00      	nop
 8003cde:	370c      	adds	r7, #12
 8003ce0:	46bd      	mov	sp, r7
 8003ce2:	bc80      	pop	{r7}
 8003ce4:	4770      	bx	lr

08003ce6 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003ce6:	b480      	push	{r7}
 8003ce8:	b083      	sub	sp, #12
 8003cea:	af00      	add	r7, sp, #0
 8003cec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003cee:	bf00      	nop
 8003cf0:	370c      	adds	r7, #12
 8003cf2:	46bd      	mov	sp, r7
 8003cf4:	bc80      	pop	{r7}
 8003cf6:	4770      	bx	lr

08003cf8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003cf8:	b580      	push	{r7, lr}
 8003cfa:	b082      	sub	sp, #8
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d101      	bne.n	8003d0a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003d06:	2301      	movs	r3, #1
 8003d08:	e042      	b.n	8003d90 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003d10:	b2db      	uxtb	r3, r3
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d106      	bne.n	8003d24 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	2200      	movs	r2, #0
 8003d1a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003d1e:	6878      	ldr	r0, [r7, #4]
 8003d20:	f7fd ff96 	bl	8001c50 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	2224      	movs	r2, #36	; 0x24
 8003d28:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	68da      	ldr	r2, [r3, #12]
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003d3a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003d3c:	6878      	ldr	r0, [r7, #4]
 8003d3e:	f000 fd71 	bl	8004824 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	691a      	ldr	r2, [r3, #16]
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003d50:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	695a      	ldr	r2, [r3, #20]
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003d60:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	68da      	ldr	r2, [r3, #12]
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003d70:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	2200      	movs	r2, #0
 8003d76:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	2220      	movs	r2, #32
 8003d7c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	2220      	movs	r2, #32
 8003d84:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	2200      	movs	r2, #0
 8003d8c:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8003d8e:	2300      	movs	r3, #0
}
 8003d90:	4618      	mov	r0, r3
 8003d92:	3708      	adds	r7, #8
 8003d94:	46bd      	mov	sp, r7
 8003d96:	bd80      	pop	{r7, pc}

08003d98 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003d98:	b580      	push	{r7, lr}
 8003d9a:	b08a      	sub	sp, #40	; 0x28
 8003d9c:	af02      	add	r7, sp, #8
 8003d9e:	60f8      	str	r0, [r7, #12]
 8003da0:	60b9      	str	r1, [r7, #8]
 8003da2:	603b      	str	r3, [r7, #0]
 8003da4:	4613      	mov	r3, r2
 8003da6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003da8:	2300      	movs	r3, #0
 8003daa:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003db2:	b2db      	uxtb	r3, r3
 8003db4:	2b20      	cmp	r3, #32
 8003db6:	d16d      	bne.n	8003e94 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8003db8:	68bb      	ldr	r3, [r7, #8]
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d002      	beq.n	8003dc4 <HAL_UART_Transmit+0x2c>
 8003dbe:	88fb      	ldrh	r3, [r7, #6]
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d101      	bne.n	8003dc8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003dc4:	2301      	movs	r3, #1
 8003dc6:	e066      	b.n	8003e96 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	2200      	movs	r2, #0
 8003dcc:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	2221      	movs	r2, #33	; 0x21
 8003dd2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003dd6:	f7fe f89d 	bl	8001f14 <HAL_GetTick>
 8003dda:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	88fa      	ldrh	r2, [r7, #6]
 8003de0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	88fa      	ldrh	r2, [r7, #6]
 8003de6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	689b      	ldr	r3, [r3, #8]
 8003dec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003df0:	d108      	bne.n	8003e04 <HAL_UART_Transmit+0x6c>
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	691b      	ldr	r3, [r3, #16]
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d104      	bne.n	8003e04 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003dfa:	2300      	movs	r3, #0
 8003dfc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003dfe:	68bb      	ldr	r3, [r7, #8]
 8003e00:	61bb      	str	r3, [r7, #24]
 8003e02:	e003      	b.n	8003e0c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003e04:	68bb      	ldr	r3, [r7, #8]
 8003e06:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003e08:	2300      	movs	r3, #0
 8003e0a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003e0c:	e02a      	b.n	8003e64 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003e0e:	683b      	ldr	r3, [r7, #0]
 8003e10:	9300      	str	r3, [sp, #0]
 8003e12:	697b      	ldr	r3, [r7, #20]
 8003e14:	2200      	movs	r2, #0
 8003e16:	2180      	movs	r1, #128	; 0x80
 8003e18:	68f8      	ldr	r0, [r7, #12]
 8003e1a:	f000 faf9 	bl	8004410 <UART_WaitOnFlagUntilTimeout>
 8003e1e:	4603      	mov	r3, r0
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d001      	beq.n	8003e28 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8003e24:	2303      	movs	r3, #3
 8003e26:	e036      	b.n	8003e96 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8003e28:	69fb      	ldr	r3, [r7, #28]
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d10b      	bne.n	8003e46 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003e2e:	69bb      	ldr	r3, [r7, #24]
 8003e30:	881b      	ldrh	r3, [r3, #0]
 8003e32:	461a      	mov	r2, r3
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003e3c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003e3e:	69bb      	ldr	r3, [r7, #24]
 8003e40:	3302      	adds	r3, #2
 8003e42:	61bb      	str	r3, [r7, #24]
 8003e44:	e007      	b.n	8003e56 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003e46:	69fb      	ldr	r3, [r7, #28]
 8003e48:	781a      	ldrb	r2, [r3, #0]
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003e50:	69fb      	ldr	r3, [r7, #28]
 8003e52:	3301      	adds	r3, #1
 8003e54:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003e5a:	b29b      	uxth	r3, r3
 8003e5c:	3b01      	subs	r3, #1
 8003e5e:	b29a      	uxth	r2, r3
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003e68:	b29b      	uxth	r3, r3
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d1cf      	bne.n	8003e0e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003e6e:	683b      	ldr	r3, [r7, #0]
 8003e70:	9300      	str	r3, [sp, #0]
 8003e72:	697b      	ldr	r3, [r7, #20]
 8003e74:	2200      	movs	r2, #0
 8003e76:	2140      	movs	r1, #64	; 0x40
 8003e78:	68f8      	ldr	r0, [r7, #12]
 8003e7a:	f000 fac9 	bl	8004410 <UART_WaitOnFlagUntilTimeout>
 8003e7e:	4603      	mov	r3, r0
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d001      	beq.n	8003e88 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8003e84:	2303      	movs	r3, #3
 8003e86:	e006      	b.n	8003e96 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	2220      	movs	r2, #32
 8003e8c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8003e90:	2300      	movs	r3, #0
 8003e92:	e000      	b.n	8003e96 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8003e94:	2302      	movs	r3, #2
  }
}
 8003e96:	4618      	mov	r0, r3
 8003e98:	3720      	adds	r7, #32
 8003e9a:	46bd      	mov	sp, r7
 8003e9c:	bd80      	pop	{r7, pc}
	...

08003ea0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003ea0:	b580      	push	{r7, lr}
 8003ea2:	b0ba      	sub	sp, #232	; 0xe8
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	68db      	ldr	r3, [r3, #12]
 8003eb8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	695b      	ldr	r3, [r3, #20]
 8003ec2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8003ec6:	2300      	movs	r3, #0
 8003ec8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8003ecc:	2300      	movs	r3, #0
 8003ece:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003ed2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003ed6:	f003 030f 	and.w	r3, r3, #15
 8003eda:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8003ede:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d10f      	bne.n	8003f06 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003ee6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003eea:	f003 0320 	and.w	r3, r3, #32
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d009      	beq.n	8003f06 <HAL_UART_IRQHandler+0x66>
 8003ef2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003ef6:	f003 0320 	and.w	r3, r3, #32
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d003      	beq.n	8003f06 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003efe:	6878      	ldr	r0, [r7, #4]
 8003f00:	f000 fbd1 	bl	80046a6 <UART_Receive_IT>
      return;
 8003f04:	e25b      	b.n	80043be <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003f06:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	f000 80de 	beq.w	80040cc <HAL_UART_IRQHandler+0x22c>
 8003f10:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003f14:	f003 0301 	and.w	r3, r3, #1
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d106      	bne.n	8003f2a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003f1c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003f20:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	f000 80d1 	beq.w	80040cc <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003f2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003f2e:	f003 0301 	and.w	r3, r3, #1
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d00b      	beq.n	8003f4e <HAL_UART_IRQHandler+0xae>
 8003f36:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003f3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d005      	beq.n	8003f4e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f46:	f043 0201 	orr.w	r2, r3, #1
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003f4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003f52:	f003 0304 	and.w	r3, r3, #4
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d00b      	beq.n	8003f72 <HAL_UART_IRQHandler+0xd2>
 8003f5a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003f5e:	f003 0301 	and.w	r3, r3, #1
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d005      	beq.n	8003f72 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f6a:	f043 0202 	orr.w	r2, r3, #2
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003f72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003f76:	f003 0302 	and.w	r3, r3, #2
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d00b      	beq.n	8003f96 <HAL_UART_IRQHandler+0xf6>
 8003f7e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003f82:	f003 0301 	and.w	r3, r3, #1
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d005      	beq.n	8003f96 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f8e:	f043 0204 	orr.w	r2, r3, #4
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003f96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003f9a:	f003 0308 	and.w	r3, r3, #8
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d011      	beq.n	8003fc6 <HAL_UART_IRQHandler+0x126>
 8003fa2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003fa6:	f003 0320 	and.w	r3, r3, #32
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d105      	bne.n	8003fba <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003fae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003fb2:	f003 0301 	and.w	r3, r3, #1
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d005      	beq.n	8003fc6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fbe:	f043 0208 	orr.w	r2, r3, #8
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	f000 81f2 	beq.w	80043b4 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003fd0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003fd4:	f003 0320 	and.w	r3, r3, #32
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d008      	beq.n	8003fee <HAL_UART_IRQHandler+0x14e>
 8003fdc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003fe0:	f003 0320 	and.w	r3, r3, #32
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d002      	beq.n	8003fee <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003fe8:	6878      	ldr	r0, [r7, #4]
 8003fea:	f000 fb5c 	bl	80046a6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	695b      	ldr	r3, [r3, #20]
 8003ff4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	bf14      	ite	ne
 8003ffc:	2301      	movne	r3, #1
 8003ffe:	2300      	moveq	r3, #0
 8004000:	b2db      	uxtb	r3, r3
 8004002:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800400a:	f003 0308 	and.w	r3, r3, #8
 800400e:	2b00      	cmp	r3, #0
 8004010:	d103      	bne.n	800401a <HAL_UART_IRQHandler+0x17a>
 8004012:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004016:	2b00      	cmp	r3, #0
 8004018:	d04f      	beq.n	80040ba <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800401a:	6878      	ldr	r0, [r7, #4]
 800401c:	f000 fa66 	bl	80044ec <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	695b      	ldr	r3, [r3, #20]
 8004026:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800402a:	2b00      	cmp	r3, #0
 800402c:	d041      	beq.n	80040b2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	3314      	adds	r3, #20
 8004034:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004038:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800403c:	e853 3f00 	ldrex	r3, [r3]
 8004040:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8004044:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004048:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800404c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	3314      	adds	r3, #20
 8004056:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800405a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800405e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004062:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8004066:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800406a:	e841 2300 	strex	r3, r2, [r1]
 800406e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8004072:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004076:	2b00      	cmp	r3, #0
 8004078:	d1d9      	bne.n	800402e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800407e:	2b00      	cmp	r3, #0
 8004080:	d013      	beq.n	80040aa <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004086:	4a7e      	ldr	r2, [pc, #504]	; (8004280 <HAL_UART_IRQHandler+0x3e0>)
 8004088:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800408e:	4618      	mov	r0, r3
 8004090:	f7fe f892 	bl	80021b8 <HAL_DMA_Abort_IT>
 8004094:	4603      	mov	r3, r0
 8004096:	2b00      	cmp	r3, #0
 8004098:	d016      	beq.n	80040c8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800409e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80040a0:	687a      	ldr	r2, [r7, #4]
 80040a2:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80040a4:	4610      	mov	r0, r2
 80040a6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80040a8:	e00e      	b.n	80040c8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80040aa:	6878      	ldr	r0, [r7, #4]
 80040ac:	f000 f99c 	bl	80043e8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80040b0:	e00a      	b.n	80040c8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80040b2:	6878      	ldr	r0, [r7, #4]
 80040b4:	f000 f998 	bl	80043e8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80040b8:	e006      	b.n	80040c8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80040ba:	6878      	ldr	r0, [r7, #4]
 80040bc:	f000 f994 	bl	80043e8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	2200      	movs	r2, #0
 80040c4:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 80040c6:	e175      	b.n	80043b4 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80040c8:	bf00      	nop
    return;
 80040ca:	e173      	b.n	80043b4 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040d0:	2b01      	cmp	r3, #1
 80040d2:	f040 814f 	bne.w	8004374 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80040d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80040da:	f003 0310 	and.w	r3, r3, #16
 80040de:	2b00      	cmp	r3, #0
 80040e0:	f000 8148 	beq.w	8004374 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80040e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80040e8:	f003 0310 	and.w	r3, r3, #16
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	f000 8141 	beq.w	8004374 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80040f2:	2300      	movs	r3, #0
 80040f4:	60bb      	str	r3, [r7, #8]
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	60bb      	str	r3, [r7, #8]
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	685b      	ldr	r3, [r3, #4]
 8004104:	60bb      	str	r3, [r7, #8]
 8004106:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	695b      	ldr	r3, [r3, #20]
 800410e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004112:	2b00      	cmp	r3, #0
 8004114:	f000 80b6 	beq.w	8004284 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	685b      	ldr	r3, [r3, #4]
 8004120:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004124:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8004128:	2b00      	cmp	r3, #0
 800412a:	f000 8145 	beq.w	80043b8 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004132:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004136:	429a      	cmp	r2, r3
 8004138:	f080 813e 	bcs.w	80043b8 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004142:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004148:	699b      	ldr	r3, [r3, #24]
 800414a:	2b20      	cmp	r3, #32
 800414c:	f000 8088 	beq.w	8004260 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	330c      	adds	r3, #12
 8004156:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800415a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800415e:	e853 3f00 	ldrex	r3, [r3]
 8004162:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8004166:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800416a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800416e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	330c      	adds	r3, #12
 8004178:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800417c:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004180:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004184:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8004188:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800418c:	e841 2300 	strex	r3, r2, [r1]
 8004190:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8004194:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004198:	2b00      	cmp	r3, #0
 800419a:	d1d9      	bne.n	8004150 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	3314      	adds	r3, #20
 80041a2:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041a4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80041a6:	e853 3f00 	ldrex	r3, [r3]
 80041aa:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80041ac:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80041ae:	f023 0301 	bic.w	r3, r3, #1
 80041b2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	3314      	adds	r3, #20
 80041bc:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80041c0:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80041c4:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041c6:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80041c8:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80041cc:	e841 2300 	strex	r3, r2, [r1]
 80041d0:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80041d2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d1e1      	bne.n	800419c <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	3314      	adds	r3, #20
 80041de:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041e0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80041e2:	e853 3f00 	ldrex	r3, [r3]
 80041e6:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80041e8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80041ea:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80041ee:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	3314      	adds	r3, #20
 80041f8:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80041fc:	66fa      	str	r2, [r7, #108]	; 0x6c
 80041fe:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004200:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8004202:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004204:	e841 2300 	strex	r3, r2, [r1]
 8004208:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800420a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800420c:	2b00      	cmp	r3, #0
 800420e:	d1e3      	bne.n	80041d8 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	2220      	movs	r2, #32
 8004214:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	2200      	movs	r2, #0
 800421c:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	330c      	adds	r3, #12
 8004224:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004226:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004228:	e853 3f00 	ldrex	r3, [r3]
 800422c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800422e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004230:	f023 0310 	bic.w	r3, r3, #16
 8004234:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	330c      	adds	r3, #12
 800423e:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8004242:	65ba      	str	r2, [r7, #88]	; 0x58
 8004244:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004246:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004248:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800424a:	e841 2300 	strex	r3, r2, [r1]
 800424e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004250:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004252:	2b00      	cmp	r3, #0
 8004254:	d1e3      	bne.n	800421e <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800425a:	4618      	mov	r0, r3
 800425c:	f7fd ff71 	bl	8002142 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	2202      	movs	r2, #2
 8004264:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800426e:	b29b      	uxth	r3, r3
 8004270:	1ad3      	subs	r3, r2, r3
 8004272:	b29b      	uxth	r3, r3
 8004274:	4619      	mov	r1, r3
 8004276:	6878      	ldr	r0, [r7, #4]
 8004278:	f000 f8bf 	bl	80043fa <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800427c:	e09c      	b.n	80043b8 <HAL_UART_IRQHandler+0x518>
 800427e:	bf00      	nop
 8004280:	080045b1 	.word	0x080045b1
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800428c:	b29b      	uxth	r3, r3
 800428e:	1ad3      	subs	r3, r2, r3
 8004290:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004298:	b29b      	uxth	r3, r3
 800429a:	2b00      	cmp	r3, #0
 800429c:	f000 808e 	beq.w	80043bc <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80042a0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	f000 8089 	beq.w	80043bc <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	330c      	adds	r3, #12
 80042b0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80042b4:	e853 3f00 	ldrex	r3, [r3]
 80042b8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80042ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80042bc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80042c0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	330c      	adds	r3, #12
 80042ca:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80042ce:	647a      	str	r2, [r7, #68]	; 0x44
 80042d0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042d2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80042d4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80042d6:	e841 2300 	strex	r3, r2, [r1]
 80042da:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80042dc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d1e3      	bne.n	80042aa <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	3314      	adds	r3, #20
 80042e8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042ec:	e853 3f00 	ldrex	r3, [r3]
 80042f0:	623b      	str	r3, [r7, #32]
   return(result);
 80042f2:	6a3b      	ldr	r3, [r7, #32]
 80042f4:	f023 0301 	bic.w	r3, r3, #1
 80042f8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	3314      	adds	r3, #20
 8004302:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8004306:	633a      	str	r2, [r7, #48]	; 0x30
 8004308:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800430a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800430c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800430e:	e841 2300 	strex	r3, r2, [r1]
 8004312:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004314:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004316:	2b00      	cmp	r3, #0
 8004318:	d1e3      	bne.n	80042e2 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	2220      	movs	r2, #32
 800431e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	2200      	movs	r2, #0
 8004326:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	330c      	adds	r3, #12
 800432e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004330:	693b      	ldr	r3, [r7, #16]
 8004332:	e853 3f00 	ldrex	r3, [r3]
 8004336:	60fb      	str	r3, [r7, #12]
   return(result);
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	f023 0310 	bic.w	r3, r3, #16
 800433e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	330c      	adds	r3, #12
 8004348:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800434c:	61fa      	str	r2, [r7, #28]
 800434e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004350:	69b9      	ldr	r1, [r7, #24]
 8004352:	69fa      	ldr	r2, [r7, #28]
 8004354:	e841 2300 	strex	r3, r2, [r1]
 8004358:	617b      	str	r3, [r7, #20]
   return(result);
 800435a:	697b      	ldr	r3, [r7, #20]
 800435c:	2b00      	cmp	r3, #0
 800435e:	d1e3      	bne.n	8004328 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	2202      	movs	r2, #2
 8004364:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004366:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800436a:	4619      	mov	r1, r3
 800436c:	6878      	ldr	r0, [r7, #4]
 800436e:	f000 f844 	bl	80043fa <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004372:	e023      	b.n	80043bc <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004374:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004378:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800437c:	2b00      	cmp	r3, #0
 800437e:	d009      	beq.n	8004394 <HAL_UART_IRQHandler+0x4f4>
 8004380:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004384:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004388:	2b00      	cmp	r3, #0
 800438a:	d003      	beq.n	8004394 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800438c:	6878      	ldr	r0, [r7, #4]
 800438e:	f000 f923 	bl	80045d8 <UART_Transmit_IT>
    return;
 8004392:	e014      	b.n	80043be <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004394:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004398:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800439c:	2b00      	cmp	r3, #0
 800439e:	d00e      	beq.n	80043be <HAL_UART_IRQHandler+0x51e>
 80043a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80043a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d008      	beq.n	80043be <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80043ac:	6878      	ldr	r0, [r7, #4]
 80043ae:	f000 f962 	bl	8004676 <UART_EndTransmit_IT>
    return;
 80043b2:	e004      	b.n	80043be <HAL_UART_IRQHandler+0x51e>
    return;
 80043b4:	bf00      	nop
 80043b6:	e002      	b.n	80043be <HAL_UART_IRQHandler+0x51e>
      return;
 80043b8:	bf00      	nop
 80043ba:	e000      	b.n	80043be <HAL_UART_IRQHandler+0x51e>
      return;
 80043bc:	bf00      	nop
  }
}
 80043be:	37e8      	adds	r7, #232	; 0xe8
 80043c0:	46bd      	mov	sp, r7
 80043c2:	bd80      	pop	{r7, pc}

080043c4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80043c4:	b480      	push	{r7}
 80043c6:	b083      	sub	sp, #12
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80043cc:	bf00      	nop
 80043ce:	370c      	adds	r7, #12
 80043d0:	46bd      	mov	sp, r7
 80043d2:	bc80      	pop	{r7}
 80043d4:	4770      	bx	lr

080043d6 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80043d6:	b480      	push	{r7}
 80043d8:	b083      	sub	sp, #12
 80043da:	af00      	add	r7, sp, #0
 80043dc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80043de:	bf00      	nop
 80043e0:	370c      	adds	r7, #12
 80043e2:	46bd      	mov	sp, r7
 80043e4:	bc80      	pop	{r7}
 80043e6:	4770      	bx	lr

080043e8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80043e8:	b480      	push	{r7}
 80043ea:	b083      	sub	sp, #12
 80043ec:	af00      	add	r7, sp, #0
 80043ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80043f0:	bf00      	nop
 80043f2:	370c      	adds	r7, #12
 80043f4:	46bd      	mov	sp, r7
 80043f6:	bc80      	pop	{r7}
 80043f8:	4770      	bx	lr

080043fa <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80043fa:	b480      	push	{r7}
 80043fc:	b083      	sub	sp, #12
 80043fe:	af00      	add	r7, sp, #0
 8004400:	6078      	str	r0, [r7, #4]
 8004402:	460b      	mov	r3, r1
 8004404:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004406:	bf00      	nop
 8004408:	370c      	adds	r7, #12
 800440a:	46bd      	mov	sp, r7
 800440c:	bc80      	pop	{r7}
 800440e:	4770      	bx	lr

08004410 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004410:	b580      	push	{r7, lr}
 8004412:	b090      	sub	sp, #64	; 0x40
 8004414:	af00      	add	r7, sp, #0
 8004416:	60f8      	str	r0, [r7, #12]
 8004418:	60b9      	str	r1, [r7, #8]
 800441a:	603b      	str	r3, [r7, #0]
 800441c:	4613      	mov	r3, r2
 800441e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004420:	e050      	b.n	80044c4 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004422:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004424:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004428:	d04c      	beq.n	80044c4 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800442a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800442c:	2b00      	cmp	r3, #0
 800442e:	d007      	beq.n	8004440 <UART_WaitOnFlagUntilTimeout+0x30>
 8004430:	f7fd fd70 	bl	8001f14 <HAL_GetTick>
 8004434:	4602      	mov	r2, r0
 8004436:	683b      	ldr	r3, [r7, #0]
 8004438:	1ad3      	subs	r3, r2, r3
 800443a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800443c:	429a      	cmp	r2, r3
 800443e:	d241      	bcs.n	80044c4 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	330c      	adds	r3, #12
 8004446:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004448:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800444a:	e853 3f00 	ldrex	r3, [r3]
 800444e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004450:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004452:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004456:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	330c      	adds	r3, #12
 800445e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004460:	637a      	str	r2, [r7, #52]	; 0x34
 8004462:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004464:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004466:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004468:	e841 2300 	strex	r3, r2, [r1]
 800446c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800446e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004470:	2b00      	cmp	r3, #0
 8004472:	d1e5      	bne.n	8004440 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	3314      	adds	r3, #20
 800447a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800447c:	697b      	ldr	r3, [r7, #20]
 800447e:	e853 3f00 	ldrex	r3, [r3]
 8004482:	613b      	str	r3, [r7, #16]
   return(result);
 8004484:	693b      	ldr	r3, [r7, #16]
 8004486:	f023 0301 	bic.w	r3, r3, #1
 800448a:	63bb      	str	r3, [r7, #56]	; 0x38
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	3314      	adds	r3, #20
 8004492:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004494:	623a      	str	r2, [r7, #32]
 8004496:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004498:	69f9      	ldr	r1, [r7, #28]
 800449a:	6a3a      	ldr	r2, [r7, #32]
 800449c:	e841 2300 	strex	r3, r2, [r1]
 80044a0:	61bb      	str	r3, [r7, #24]
   return(result);
 80044a2:	69bb      	ldr	r3, [r7, #24]
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d1e5      	bne.n	8004474 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	2220      	movs	r2, #32
 80044ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	2220      	movs	r2, #32
 80044b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	2200      	movs	r2, #0
 80044bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 80044c0:	2303      	movs	r3, #3
 80044c2:	e00f      	b.n	80044e4 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	681a      	ldr	r2, [r3, #0]
 80044ca:	68bb      	ldr	r3, [r7, #8]
 80044cc:	4013      	ands	r3, r2
 80044ce:	68ba      	ldr	r2, [r7, #8]
 80044d0:	429a      	cmp	r2, r3
 80044d2:	bf0c      	ite	eq
 80044d4:	2301      	moveq	r3, #1
 80044d6:	2300      	movne	r3, #0
 80044d8:	b2db      	uxtb	r3, r3
 80044da:	461a      	mov	r2, r3
 80044dc:	79fb      	ldrb	r3, [r7, #7]
 80044de:	429a      	cmp	r2, r3
 80044e0:	d09f      	beq.n	8004422 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80044e2:	2300      	movs	r3, #0
}
 80044e4:	4618      	mov	r0, r3
 80044e6:	3740      	adds	r7, #64	; 0x40
 80044e8:	46bd      	mov	sp, r7
 80044ea:	bd80      	pop	{r7, pc}

080044ec <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80044ec:	b480      	push	{r7}
 80044ee:	b095      	sub	sp, #84	; 0x54
 80044f0:	af00      	add	r7, sp, #0
 80044f2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	330c      	adds	r3, #12
 80044fa:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80044fe:	e853 3f00 	ldrex	r3, [r3]
 8004502:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004504:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004506:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800450a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	330c      	adds	r3, #12
 8004512:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004514:	643a      	str	r2, [r7, #64]	; 0x40
 8004516:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004518:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800451a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800451c:	e841 2300 	strex	r3, r2, [r1]
 8004520:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004522:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004524:	2b00      	cmp	r3, #0
 8004526:	d1e5      	bne.n	80044f4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	3314      	adds	r3, #20
 800452e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004530:	6a3b      	ldr	r3, [r7, #32]
 8004532:	e853 3f00 	ldrex	r3, [r3]
 8004536:	61fb      	str	r3, [r7, #28]
   return(result);
 8004538:	69fb      	ldr	r3, [r7, #28]
 800453a:	f023 0301 	bic.w	r3, r3, #1
 800453e:	64bb      	str	r3, [r7, #72]	; 0x48
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	3314      	adds	r3, #20
 8004546:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004548:	62fa      	str	r2, [r7, #44]	; 0x2c
 800454a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800454c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800454e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004550:	e841 2300 	strex	r3, r2, [r1]
 8004554:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004556:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004558:	2b00      	cmp	r3, #0
 800455a:	d1e5      	bne.n	8004528 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004560:	2b01      	cmp	r3, #1
 8004562:	d119      	bne.n	8004598 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	330c      	adds	r3, #12
 800456a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	e853 3f00 	ldrex	r3, [r3]
 8004572:	60bb      	str	r3, [r7, #8]
   return(result);
 8004574:	68bb      	ldr	r3, [r7, #8]
 8004576:	f023 0310 	bic.w	r3, r3, #16
 800457a:	647b      	str	r3, [r7, #68]	; 0x44
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	330c      	adds	r3, #12
 8004582:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004584:	61ba      	str	r2, [r7, #24]
 8004586:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004588:	6979      	ldr	r1, [r7, #20]
 800458a:	69ba      	ldr	r2, [r7, #24]
 800458c:	e841 2300 	strex	r3, r2, [r1]
 8004590:	613b      	str	r3, [r7, #16]
   return(result);
 8004592:	693b      	ldr	r3, [r7, #16]
 8004594:	2b00      	cmp	r3, #0
 8004596:	d1e5      	bne.n	8004564 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	2220      	movs	r2, #32
 800459c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	2200      	movs	r2, #0
 80045a4:	631a      	str	r2, [r3, #48]	; 0x30
}
 80045a6:	bf00      	nop
 80045a8:	3754      	adds	r7, #84	; 0x54
 80045aa:	46bd      	mov	sp, r7
 80045ac:	bc80      	pop	{r7}
 80045ae:	4770      	bx	lr

080045b0 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80045b0:	b580      	push	{r7, lr}
 80045b2:	b084      	sub	sp, #16
 80045b4:	af00      	add	r7, sp, #0
 80045b6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045bc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	2200      	movs	r2, #0
 80045c2:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	2200      	movs	r2, #0
 80045c8:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80045ca:	68f8      	ldr	r0, [r7, #12]
 80045cc:	f7ff ff0c 	bl	80043e8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80045d0:	bf00      	nop
 80045d2:	3710      	adds	r7, #16
 80045d4:	46bd      	mov	sp, r7
 80045d6:	bd80      	pop	{r7, pc}

080045d8 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80045d8:	b480      	push	{r7}
 80045da:	b085      	sub	sp, #20
 80045dc:	af00      	add	r7, sp, #0
 80045de:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80045e6:	b2db      	uxtb	r3, r3
 80045e8:	2b21      	cmp	r3, #33	; 0x21
 80045ea:	d13e      	bne.n	800466a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	689b      	ldr	r3, [r3, #8]
 80045f0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80045f4:	d114      	bne.n	8004620 <UART_Transmit_IT+0x48>
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	691b      	ldr	r3, [r3, #16]
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d110      	bne.n	8004620 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	6a1b      	ldr	r3, [r3, #32]
 8004602:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	881b      	ldrh	r3, [r3, #0]
 8004608:	461a      	mov	r2, r3
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004612:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	6a1b      	ldr	r3, [r3, #32]
 8004618:	1c9a      	adds	r2, r3, #2
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	621a      	str	r2, [r3, #32]
 800461e:	e008      	b.n	8004632 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	6a1b      	ldr	r3, [r3, #32]
 8004624:	1c59      	adds	r1, r3, #1
 8004626:	687a      	ldr	r2, [r7, #4]
 8004628:	6211      	str	r1, [r2, #32]
 800462a:	781a      	ldrb	r2, [r3, #0]
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004636:	b29b      	uxth	r3, r3
 8004638:	3b01      	subs	r3, #1
 800463a:	b29b      	uxth	r3, r3
 800463c:	687a      	ldr	r2, [r7, #4]
 800463e:	4619      	mov	r1, r3
 8004640:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004642:	2b00      	cmp	r3, #0
 8004644:	d10f      	bne.n	8004666 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	68da      	ldr	r2, [r3, #12]
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004654:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	68da      	ldr	r2, [r3, #12]
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004664:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004666:	2300      	movs	r3, #0
 8004668:	e000      	b.n	800466c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800466a:	2302      	movs	r3, #2
  }
}
 800466c:	4618      	mov	r0, r3
 800466e:	3714      	adds	r7, #20
 8004670:	46bd      	mov	sp, r7
 8004672:	bc80      	pop	{r7}
 8004674:	4770      	bx	lr

08004676 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004676:	b580      	push	{r7, lr}
 8004678:	b082      	sub	sp, #8
 800467a:	af00      	add	r7, sp, #0
 800467c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	68da      	ldr	r2, [r3, #12]
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800468c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	2220      	movs	r2, #32
 8004692:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004696:	6878      	ldr	r0, [r7, #4]
 8004698:	f7ff fe94 	bl	80043c4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800469c:	2300      	movs	r3, #0
}
 800469e:	4618      	mov	r0, r3
 80046a0:	3708      	adds	r7, #8
 80046a2:	46bd      	mov	sp, r7
 80046a4:	bd80      	pop	{r7, pc}

080046a6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80046a6:	b580      	push	{r7, lr}
 80046a8:	b08c      	sub	sp, #48	; 0x30
 80046aa:	af00      	add	r7, sp, #0
 80046ac:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80046b4:	b2db      	uxtb	r3, r3
 80046b6:	2b22      	cmp	r3, #34	; 0x22
 80046b8:	f040 80ae 	bne.w	8004818 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	689b      	ldr	r3, [r3, #8]
 80046c0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80046c4:	d117      	bne.n	80046f6 <UART_Receive_IT+0x50>
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	691b      	ldr	r3, [r3, #16]
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d113      	bne.n	80046f6 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80046ce:	2300      	movs	r3, #0
 80046d0:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046d6:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	685b      	ldr	r3, [r3, #4]
 80046de:	b29b      	uxth	r3, r3
 80046e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80046e4:	b29a      	uxth	r2, r3
 80046e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046e8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046ee:	1c9a      	adds	r2, r3, #2
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	629a      	str	r2, [r3, #40]	; 0x28
 80046f4:	e026      	b.n	8004744 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046fa:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80046fc:	2300      	movs	r3, #0
 80046fe:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	689b      	ldr	r3, [r3, #8]
 8004704:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004708:	d007      	beq.n	800471a <UART_Receive_IT+0x74>
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	689b      	ldr	r3, [r3, #8]
 800470e:	2b00      	cmp	r3, #0
 8004710:	d10a      	bne.n	8004728 <UART_Receive_IT+0x82>
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	691b      	ldr	r3, [r3, #16]
 8004716:	2b00      	cmp	r3, #0
 8004718:	d106      	bne.n	8004728 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	685b      	ldr	r3, [r3, #4]
 8004720:	b2da      	uxtb	r2, r3
 8004722:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004724:	701a      	strb	r2, [r3, #0]
 8004726:	e008      	b.n	800473a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	685b      	ldr	r3, [r3, #4]
 800472e:	b2db      	uxtb	r3, r3
 8004730:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004734:	b2da      	uxtb	r2, r3
 8004736:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004738:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800473e:	1c5a      	adds	r2, r3, #1
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004748:	b29b      	uxth	r3, r3
 800474a:	3b01      	subs	r3, #1
 800474c:	b29b      	uxth	r3, r3
 800474e:	687a      	ldr	r2, [r7, #4]
 8004750:	4619      	mov	r1, r3
 8004752:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004754:	2b00      	cmp	r3, #0
 8004756:	d15d      	bne.n	8004814 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	68da      	ldr	r2, [r3, #12]
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	f022 0220 	bic.w	r2, r2, #32
 8004766:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	68da      	ldr	r2, [r3, #12]
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004776:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	695a      	ldr	r2, [r3, #20]
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	f022 0201 	bic.w	r2, r2, #1
 8004786:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	2220      	movs	r2, #32
 800478c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	2200      	movs	r2, #0
 8004794:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800479a:	2b01      	cmp	r3, #1
 800479c:	d135      	bne.n	800480a <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	2200      	movs	r2, #0
 80047a2:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	330c      	adds	r3, #12
 80047aa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047ac:	697b      	ldr	r3, [r7, #20]
 80047ae:	e853 3f00 	ldrex	r3, [r3]
 80047b2:	613b      	str	r3, [r7, #16]
   return(result);
 80047b4:	693b      	ldr	r3, [r7, #16]
 80047b6:	f023 0310 	bic.w	r3, r3, #16
 80047ba:	627b      	str	r3, [r7, #36]	; 0x24
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	330c      	adds	r3, #12
 80047c2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80047c4:	623a      	str	r2, [r7, #32]
 80047c6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047c8:	69f9      	ldr	r1, [r7, #28]
 80047ca:	6a3a      	ldr	r2, [r7, #32]
 80047cc:	e841 2300 	strex	r3, r2, [r1]
 80047d0:	61bb      	str	r3, [r7, #24]
   return(result);
 80047d2:	69bb      	ldr	r3, [r7, #24]
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d1e5      	bne.n	80047a4 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	f003 0310 	and.w	r3, r3, #16
 80047e2:	2b10      	cmp	r3, #16
 80047e4:	d10a      	bne.n	80047fc <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80047e6:	2300      	movs	r3, #0
 80047e8:	60fb      	str	r3, [r7, #12]
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	60fb      	str	r3, [r7, #12]
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	685b      	ldr	r3, [r3, #4]
 80047f8:	60fb      	str	r3, [r7, #12]
 80047fa:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004800:	4619      	mov	r1, r3
 8004802:	6878      	ldr	r0, [r7, #4]
 8004804:	f7ff fdf9 	bl	80043fa <HAL_UARTEx_RxEventCallback>
 8004808:	e002      	b.n	8004810 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800480a:	6878      	ldr	r0, [r7, #4]
 800480c:	f7ff fde3 	bl	80043d6 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004810:	2300      	movs	r3, #0
 8004812:	e002      	b.n	800481a <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004814:	2300      	movs	r3, #0
 8004816:	e000      	b.n	800481a <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004818:	2302      	movs	r3, #2
  }
}
 800481a:	4618      	mov	r0, r3
 800481c:	3730      	adds	r7, #48	; 0x30
 800481e:	46bd      	mov	sp, r7
 8004820:	bd80      	pop	{r7, pc}
	...

08004824 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004824:	b580      	push	{r7, lr}
 8004826:	b084      	sub	sp, #16
 8004828:	af00      	add	r7, sp, #0
 800482a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	691b      	ldr	r3, [r3, #16]
 8004832:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	68da      	ldr	r2, [r3, #12]
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	430a      	orrs	r2, r1
 8004840:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	689a      	ldr	r2, [r3, #8]
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	691b      	ldr	r3, [r3, #16]
 800484a:	431a      	orrs	r2, r3
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	695b      	ldr	r3, [r3, #20]
 8004850:	4313      	orrs	r3, r2
 8004852:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	68db      	ldr	r3, [r3, #12]
 800485a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800485e:	f023 030c 	bic.w	r3, r3, #12
 8004862:	687a      	ldr	r2, [r7, #4]
 8004864:	6812      	ldr	r2, [r2, #0]
 8004866:	68b9      	ldr	r1, [r7, #8]
 8004868:	430b      	orrs	r3, r1
 800486a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	695b      	ldr	r3, [r3, #20]
 8004872:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	699a      	ldr	r2, [r3, #24]
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	430a      	orrs	r2, r1
 8004880:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	4a2c      	ldr	r2, [pc, #176]	; (8004938 <UART_SetConfig+0x114>)
 8004888:	4293      	cmp	r3, r2
 800488a:	d103      	bne.n	8004894 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800488c:	f7fe fa9c 	bl	8002dc8 <HAL_RCC_GetPCLK2Freq>
 8004890:	60f8      	str	r0, [r7, #12]
 8004892:	e002      	b.n	800489a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004894:	f7fe fa84 	bl	8002da0 <HAL_RCC_GetPCLK1Freq>
 8004898:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800489a:	68fa      	ldr	r2, [r7, #12]
 800489c:	4613      	mov	r3, r2
 800489e:	009b      	lsls	r3, r3, #2
 80048a0:	4413      	add	r3, r2
 80048a2:	009a      	lsls	r2, r3, #2
 80048a4:	441a      	add	r2, r3
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	685b      	ldr	r3, [r3, #4]
 80048aa:	009b      	lsls	r3, r3, #2
 80048ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80048b0:	4a22      	ldr	r2, [pc, #136]	; (800493c <UART_SetConfig+0x118>)
 80048b2:	fba2 2303 	umull	r2, r3, r2, r3
 80048b6:	095b      	lsrs	r3, r3, #5
 80048b8:	0119      	lsls	r1, r3, #4
 80048ba:	68fa      	ldr	r2, [r7, #12]
 80048bc:	4613      	mov	r3, r2
 80048be:	009b      	lsls	r3, r3, #2
 80048c0:	4413      	add	r3, r2
 80048c2:	009a      	lsls	r2, r3, #2
 80048c4:	441a      	add	r2, r3
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	685b      	ldr	r3, [r3, #4]
 80048ca:	009b      	lsls	r3, r3, #2
 80048cc:	fbb2 f2f3 	udiv	r2, r2, r3
 80048d0:	4b1a      	ldr	r3, [pc, #104]	; (800493c <UART_SetConfig+0x118>)
 80048d2:	fba3 0302 	umull	r0, r3, r3, r2
 80048d6:	095b      	lsrs	r3, r3, #5
 80048d8:	2064      	movs	r0, #100	; 0x64
 80048da:	fb00 f303 	mul.w	r3, r0, r3
 80048de:	1ad3      	subs	r3, r2, r3
 80048e0:	011b      	lsls	r3, r3, #4
 80048e2:	3332      	adds	r3, #50	; 0x32
 80048e4:	4a15      	ldr	r2, [pc, #84]	; (800493c <UART_SetConfig+0x118>)
 80048e6:	fba2 2303 	umull	r2, r3, r2, r3
 80048ea:	095b      	lsrs	r3, r3, #5
 80048ec:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80048f0:	4419      	add	r1, r3
 80048f2:	68fa      	ldr	r2, [r7, #12]
 80048f4:	4613      	mov	r3, r2
 80048f6:	009b      	lsls	r3, r3, #2
 80048f8:	4413      	add	r3, r2
 80048fa:	009a      	lsls	r2, r3, #2
 80048fc:	441a      	add	r2, r3
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	685b      	ldr	r3, [r3, #4]
 8004902:	009b      	lsls	r3, r3, #2
 8004904:	fbb2 f2f3 	udiv	r2, r2, r3
 8004908:	4b0c      	ldr	r3, [pc, #48]	; (800493c <UART_SetConfig+0x118>)
 800490a:	fba3 0302 	umull	r0, r3, r3, r2
 800490e:	095b      	lsrs	r3, r3, #5
 8004910:	2064      	movs	r0, #100	; 0x64
 8004912:	fb00 f303 	mul.w	r3, r0, r3
 8004916:	1ad3      	subs	r3, r2, r3
 8004918:	011b      	lsls	r3, r3, #4
 800491a:	3332      	adds	r3, #50	; 0x32
 800491c:	4a07      	ldr	r2, [pc, #28]	; (800493c <UART_SetConfig+0x118>)
 800491e:	fba2 2303 	umull	r2, r3, r2, r3
 8004922:	095b      	lsrs	r3, r3, #5
 8004924:	f003 020f 	and.w	r2, r3, #15
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	440a      	add	r2, r1
 800492e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004930:	bf00      	nop
 8004932:	3710      	adds	r7, #16
 8004934:	46bd      	mov	sp, r7
 8004936:	bd80      	pop	{r7, pc}
 8004938:	40013800 	.word	0x40013800
 800493c:	51eb851f 	.word	0x51eb851f

08004940 <__errno>:
 8004940:	4b01      	ldr	r3, [pc, #4]	; (8004948 <__errno+0x8>)
 8004942:	6818      	ldr	r0, [r3, #0]
 8004944:	4770      	bx	lr
 8004946:	bf00      	nop
 8004948:	20000050 	.word	0x20000050

0800494c <__libc_init_array>:
 800494c:	b570      	push	{r4, r5, r6, lr}
 800494e:	2600      	movs	r6, #0
 8004950:	4d0c      	ldr	r5, [pc, #48]	; (8004984 <__libc_init_array+0x38>)
 8004952:	4c0d      	ldr	r4, [pc, #52]	; (8004988 <__libc_init_array+0x3c>)
 8004954:	1b64      	subs	r4, r4, r5
 8004956:	10a4      	asrs	r4, r4, #2
 8004958:	42a6      	cmp	r6, r4
 800495a:	d109      	bne.n	8004970 <__libc_init_array+0x24>
 800495c:	f000 fc5c 	bl	8005218 <_init>
 8004960:	2600      	movs	r6, #0
 8004962:	4d0a      	ldr	r5, [pc, #40]	; (800498c <__libc_init_array+0x40>)
 8004964:	4c0a      	ldr	r4, [pc, #40]	; (8004990 <__libc_init_array+0x44>)
 8004966:	1b64      	subs	r4, r4, r5
 8004968:	10a4      	asrs	r4, r4, #2
 800496a:	42a6      	cmp	r6, r4
 800496c:	d105      	bne.n	800497a <__libc_init_array+0x2e>
 800496e:	bd70      	pop	{r4, r5, r6, pc}
 8004970:	f855 3b04 	ldr.w	r3, [r5], #4
 8004974:	4798      	blx	r3
 8004976:	3601      	adds	r6, #1
 8004978:	e7ee      	b.n	8004958 <__libc_init_array+0xc>
 800497a:	f855 3b04 	ldr.w	r3, [r5], #4
 800497e:	4798      	blx	r3
 8004980:	3601      	adds	r6, #1
 8004982:	e7f2      	b.n	800496a <__libc_init_array+0x1e>
 8004984:	080052d8 	.word	0x080052d8
 8004988:	080052d8 	.word	0x080052d8
 800498c:	080052d8 	.word	0x080052d8
 8004990:	080052dc 	.word	0x080052dc

08004994 <memset>:
 8004994:	4603      	mov	r3, r0
 8004996:	4402      	add	r2, r0
 8004998:	4293      	cmp	r3, r2
 800499a:	d100      	bne.n	800499e <memset+0xa>
 800499c:	4770      	bx	lr
 800499e:	f803 1b01 	strb.w	r1, [r3], #1
 80049a2:	e7f9      	b.n	8004998 <memset+0x4>

080049a4 <siprintf>:
 80049a4:	b40e      	push	{r1, r2, r3}
 80049a6:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80049aa:	b500      	push	{lr}
 80049ac:	b09c      	sub	sp, #112	; 0x70
 80049ae:	ab1d      	add	r3, sp, #116	; 0x74
 80049b0:	9002      	str	r0, [sp, #8]
 80049b2:	9006      	str	r0, [sp, #24]
 80049b4:	9107      	str	r1, [sp, #28]
 80049b6:	9104      	str	r1, [sp, #16]
 80049b8:	4808      	ldr	r0, [pc, #32]	; (80049dc <siprintf+0x38>)
 80049ba:	4909      	ldr	r1, [pc, #36]	; (80049e0 <siprintf+0x3c>)
 80049bc:	f853 2b04 	ldr.w	r2, [r3], #4
 80049c0:	9105      	str	r1, [sp, #20]
 80049c2:	6800      	ldr	r0, [r0, #0]
 80049c4:	a902      	add	r1, sp, #8
 80049c6:	9301      	str	r3, [sp, #4]
 80049c8:	f000 f868 	bl	8004a9c <_svfiprintf_r>
 80049cc:	2200      	movs	r2, #0
 80049ce:	9b02      	ldr	r3, [sp, #8]
 80049d0:	701a      	strb	r2, [r3, #0]
 80049d2:	b01c      	add	sp, #112	; 0x70
 80049d4:	f85d eb04 	ldr.w	lr, [sp], #4
 80049d8:	b003      	add	sp, #12
 80049da:	4770      	bx	lr
 80049dc:	20000050 	.word	0x20000050
 80049e0:	ffff0208 	.word	0xffff0208

080049e4 <__ssputs_r>:
 80049e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80049e8:	688e      	ldr	r6, [r1, #8]
 80049ea:	4682      	mov	sl, r0
 80049ec:	429e      	cmp	r6, r3
 80049ee:	460c      	mov	r4, r1
 80049f0:	4690      	mov	r8, r2
 80049f2:	461f      	mov	r7, r3
 80049f4:	d838      	bhi.n	8004a68 <__ssputs_r+0x84>
 80049f6:	898a      	ldrh	r2, [r1, #12]
 80049f8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80049fc:	d032      	beq.n	8004a64 <__ssputs_r+0x80>
 80049fe:	6825      	ldr	r5, [r4, #0]
 8004a00:	6909      	ldr	r1, [r1, #16]
 8004a02:	3301      	adds	r3, #1
 8004a04:	eba5 0901 	sub.w	r9, r5, r1
 8004a08:	6965      	ldr	r5, [r4, #20]
 8004a0a:	444b      	add	r3, r9
 8004a0c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004a10:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004a14:	106d      	asrs	r5, r5, #1
 8004a16:	429d      	cmp	r5, r3
 8004a18:	bf38      	it	cc
 8004a1a:	461d      	movcc	r5, r3
 8004a1c:	0553      	lsls	r3, r2, #21
 8004a1e:	d531      	bpl.n	8004a84 <__ssputs_r+0xa0>
 8004a20:	4629      	mov	r1, r5
 8004a22:	f000 fb53 	bl	80050cc <_malloc_r>
 8004a26:	4606      	mov	r6, r0
 8004a28:	b950      	cbnz	r0, 8004a40 <__ssputs_r+0x5c>
 8004a2a:	230c      	movs	r3, #12
 8004a2c:	f04f 30ff 	mov.w	r0, #4294967295
 8004a30:	f8ca 3000 	str.w	r3, [sl]
 8004a34:	89a3      	ldrh	r3, [r4, #12]
 8004a36:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004a3a:	81a3      	strh	r3, [r4, #12]
 8004a3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004a40:	464a      	mov	r2, r9
 8004a42:	6921      	ldr	r1, [r4, #16]
 8004a44:	f000 face 	bl	8004fe4 <memcpy>
 8004a48:	89a3      	ldrh	r3, [r4, #12]
 8004a4a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004a4e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004a52:	81a3      	strh	r3, [r4, #12]
 8004a54:	6126      	str	r6, [r4, #16]
 8004a56:	444e      	add	r6, r9
 8004a58:	6026      	str	r6, [r4, #0]
 8004a5a:	463e      	mov	r6, r7
 8004a5c:	6165      	str	r5, [r4, #20]
 8004a5e:	eba5 0509 	sub.w	r5, r5, r9
 8004a62:	60a5      	str	r5, [r4, #8]
 8004a64:	42be      	cmp	r6, r7
 8004a66:	d900      	bls.n	8004a6a <__ssputs_r+0x86>
 8004a68:	463e      	mov	r6, r7
 8004a6a:	4632      	mov	r2, r6
 8004a6c:	4641      	mov	r1, r8
 8004a6e:	6820      	ldr	r0, [r4, #0]
 8004a70:	f000 fac6 	bl	8005000 <memmove>
 8004a74:	68a3      	ldr	r3, [r4, #8]
 8004a76:	6822      	ldr	r2, [r4, #0]
 8004a78:	1b9b      	subs	r3, r3, r6
 8004a7a:	4432      	add	r2, r6
 8004a7c:	2000      	movs	r0, #0
 8004a7e:	60a3      	str	r3, [r4, #8]
 8004a80:	6022      	str	r2, [r4, #0]
 8004a82:	e7db      	b.n	8004a3c <__ssputs_r+0x58>
 8004a84:	462a      	mov	r2, r5
 8004a86:	f000 fb7b 	bl	8005180 <_realloc_r>
 8004a8a:	4606      	mov	r6, r0
 8004a8c:	2800      	cmp	r0, #0
 8004a8e:	d1e1      	bne.n	8004a54 <__ssputs_r+0x70>
 8004a90:	4650      	mov	r0, sl
 8004a92:	6921      	ldr	r1, [r4, #16]
 8004a94:	f000 face 	bl	8005034 <_free_r>
 8004a98:	e7c7      	b.n	8004a2a <__ssputs_r+0x46>
	...

08004a9c <_svfiprintf_r>:
 8004a9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004aa0:	4698      	mov	r8, r3
 8004aa2:	898b      	ldrh	r3, [r1, #12]
 8004aa4:	4607      	mov	r7, r0
 8004aa6:	061b      	lsls	r3, r3, #24
 8004aa8:	460d      	mov	r5, r1
 8004aaa:	4614      	mov	r4, r2
 8004aac:	b09d      	sub	sp, #116	; 0x74
 8004aae:	d50e      	bpl.n	8004ace <_svfiprintf_r+0x32>
 8004ab0:	690b      	ldr	r3, [r1, #16]
 8004ab2:	b963      	cbnz	r3, 8004ace <_svfiprintf_r+0x32>
 8004ab4:	2140      	movs	r1, #64	; 0x40
 8004ab6:	f000 fb09 	bl	80050cc <_malloc_r>
 8004aba:	6028      	str	r0, [r5, #0]
 8004abc:	6128      	str	r0, [r5, #16]
 8004abe:	b920      	cbnz	r0, 8004aca <_svfiprintf_r+0x2e>
 8004ac0:	230c      	movs	r3, #12
 8004ac2:	603b      	str	r3, [r7, #0]
 8004ac4:	f04f 30ff 	mov.w	r0, #4294967295
 8004ac8:	e0d1      	b.n	8004c6e <_svfiprintf_r+0x1d2>
 8004aca:	2340      	movs	r3, #64	; 0x40
 8004acc:	616b      	str	r3, [r5, #20]
 8004ace:	2300      	movs	r3, #0
 8004ad0:	9309      	str	r3, [sp, #36]	; 0x24
 8004ad2:	2320      	movs	r3, #32
 8004ad4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004ad8:	2330      	movs	r3, #48	; 0x30
 8004ada:	f04f 0901 	mov.w	r9, #1
 8004ade:	f8cd 800c 	str.w	r8, [sp, #12]
 8004ae2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8004c88 <_svfiprintf_r+0x1ec>
 8004ae6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004aea:	4623      	mov	r3, r4
 8004aec:	469a      	mov	sl, r3
 8004aee:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004af2:	b10a      	cbz	r2, 8004af8 <_svfiprintf_r+0x5c>
 8004af4:	2a25      	cmp	r2, #37	; 0x25
 8004af6:	d1f9      	bne.n	8004aec <_svfiprintf_r+0x50>
 8004af8:	ebba 0b04 	subs.w	fp, sl, r4
 8004afc:	d00b      	beq.n	8004b16 <_svfiprintf_r+0x7a>
 8004afe:	465b      	mov	r3, fp
 8004b00:	4622      	mov	r2, r4
 8004b02:	4629      	mov	r1, r5
 8004b04:	4638      	mov	r0, r7
 8004b06:	f7ff ff6d 	bl	80049e4 <__ssputs_r>
 8004b0a:	3001      	adds	r0, #1
 8004b0c:	f000 80aa 	beq.w	8004c64 <_svfiprintf_r+0x1c8>
 8004b10:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004b12:	445a      	add	r2, fp
 8004b14:	9209      	str	r2, [sp, #36]	; 0x24
 8004b16:	f89a 3000 	ldrb.w	r3, [sl]
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	f000 80a2 	beq.w	8004c64 <_svfiprintf_r+0x1c8>
 8004b20:	2300      	movs	r3, #0
 8004b22:	f04f 32ff 	mov.w	r2, #4294967295
 8004b26:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004b2a:	f10a 0a01 	add.w	sl, sl, #1
 8004b2e:	9304      	str	r3, [sp, #16]
 8004b30:	9307      	str	r3, [sp, #28]
 8004b32:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004b36:	931a      	str	r3, [sp, #104]	; 0x68
 8004b38:	4654      	mov	r4, sl
 8004b3a:	2205      	movs	r2, #5
 8004b3c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004b40:	4851      	ldr	r0, [pc, #324]	; (8004c88 <_svfiprintf_r+0x1ec>)
 8004b42:	f000 fa41 	bl	8004fc8 <memchr>
 8004b46:	9a04      	ldr	r2, [sp, #16]
 8004b48:	b9d8      	cbnz	r0, 8004b82 <_svfiprintf_r+0xe6>
 8004b4a:	06d0      	lsls	r0, r2, #27
 8004b4c:	bf44      	itt	mi
 8004b4e:	2320      	movmi	r3, #32
 8004b50:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004b54:	0711      	lsls	r1, r2, #28
 8004b56:	bf44      	itt	mi
 8004b58:	232b      	movmi	r3, #43	; 0x2b
 8004b5a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004b5e:	f89a 3000 	ldrb.w	r3, [sl]
 8004b62:	2b2a      	cmp	r3, #42	; 0x2a
 8004b64:	d015      	beq.n	8004b92 <_svfiprintf_r+0xf6>
 8004b66:	4654      	mov	r4, sl
 8004b68:	2000      	movs	r0, #0
 8004b6a:	f04f 0c0a 	mov.w	ip, #10
 8004b6e:	9a07      	ldr	r2, [sp, #28]
 8004b70:	4621      	mov	r1, r4
 8004b72:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004b76:	3b30      	subs	r3, #48	; 0x30
 8004b78:	2b09      	cmp	r3, #9
 8004b7a:	d94e      	bls.n	8004c1a <_svfiprintf_r+0x17e>
 8004b7c:	b1b0      	cbz	r0, 8004bac <_svfiprintf_r+0x110>
 8004b7e:	9207      	str	r2, [sp, #28]
 8004b80:	e014      	b.n	8004bac <_svfiprintf_r+0x110>
 8004b82:	eba0 0308 	sub.w	r3, r0, r8
 8004b86:	fa09 f303 	lsl.w	r3, r9, r3
 8004b8a:	4313      	orrs	r3, r2
 8004b8c:	46a2      	mov	sl, r4
 8004b8e:	9304      	str	r3, [sp, #16]
 8004b90:	e7d2      	b.n	8004b38 <_svfiprintf_r+0x9c>
 8004b92:	9b03      	ldr	r3, [sp, #12]
 8004b94:	1d19      	adds	r1, r3, #4
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	9103      	str	r1, [sp, #12]
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	bfbb      	ittet	lt
 8004b9e:	425b      	neglt	r3, r3
 8004ba0:	f042 0202 	orrlt.w	r2, r2, #2
 8004ba4:	9307      	strge	r3, [sp, #28]
 8004ba6:	9307      	strlt	r3, [sp, #28]
 8004ba8:	bfb8      	it	lt
 8004baa:	9204      	strlt	r2, [sp, #16]
 8004bac:	7823      	ldrb	r3, [r4, #0]
 8004bae:	2b2e      	cmp	r3, #46	; 0x2e
 8004bb0:	d10c      	bne.n	8004bcc <_svfiprintf_r+0x130>
 8004bb2:	7863      	ldrb	r3, [r4, #1]
 8004bb4:	2b2a      	cmp	r3, #42	; 0x2a
 8004bb6:	d135      	bne.n	8004c24 <_svfiprintf_r+0x188>
 8004bb8:	9b03      	ldr	r3, [sp, #12]
 8004bba:	3402      	adds	r4, #2
 8004bbc:	1d1a      	adds	r2, r3, #4
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	9203      	str	r2, [sp, #12]
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	bfb8      	it	lt
 8004bc6:	f04f 33ff 	movlt.w	r3, #4294967295
 8004bca:	9305      	str	r3, [sp, #20]
 8004bcc:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8004c98 <_svfiprintf_r+0x1fc>
 8004bd0:	2203      	movs	r2, #3
 8004bd2:	4650      	mov	r0, sl
 8004bd4:	7821      	ldrb	r1, [r4, #0]
 8004bd6:	f000 f9f7 	bl	8004fc8 <memchr>
 8004bda:	b140      	cbz	r0, 8004bee <_svfiprintf_r+0x152>
 8004bdc:	2340      	movs	r3, #64	; 0x40
 8004bde:	eba0 000a 	sub.w	r0, r0, sl
 8004be2:	fa03 f000 	lsl.w	r0, r3, r0
 8004be6:	9b04      	ldr	r3, [sp, #16]
 8004be8:	3401      	adds	r4, #1
 8004bea:	4303      	orrs	r3, r0
 8004bec:	9304      	str	r3, [sp, #16]
 8004bee:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004bf2:	2206      	movs	r2, #6
 8004bf4:	4825      	ldr	r0, [pc, #148]	; (8004c8c <_svfiprintf_r+0x1f0>)
 8004bf6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004bfa:	f000 f9e5 	bl	8004fc8 <memchr>
 8004bfe:	2800      	cmp	r0, #0
 8004c00:	d038      	beq.n	8004c74 <_svfiprintf_r+0x1d8>
 8004c02:	4b23      	ldr	r3, [pc, #140]	; (8004c90 <_svfiprintf_r+0x1f4>)
 8004c04:	bb1b      	cbnz	r3, 8004c4e <_svfiprintf_r+0x1b2>
 8004c06:	9b03      	ldr	r3, [sp, #12]
 8004c08:	3307      	adds	r3, #7
 8004c0a:	f023 0307 	bic.w	r3, r3, #7
 8004c0e:	3308      	adds	r3, #8
 8004c10:	9303      	str	r3, [sp, #12]
 8004c12:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004c14:	4433      	add	r3, r6
 8004c16:	9309      	str	r3, [sp, #36]	; 0x24
 8004c18:	e767      	b.n	8004aea <_svfiprintf_r+0x4e>
 8004c1a:	460c      	mov	r4, r1
 8004c1c:	2001      	movs	r0, #1
 8004c1e:	fb0c 3202 	mla	r2, ip, r2, r3
 8004c22:	e7a5      	b.n	8004b70 <_svfiprintf_r+0xd4>
 8004c24:	2300      	movs	r3, #0
 8004c26:	f04f 0c0a 	mov.w	ip, #10
 8004c2a:	4619      	mov	r1, r3
 8004c2c:	3401      	adds	r4, #1
 8004c2e:	9305      	str	r3, [sp, #20]
 8004c30:	4620      	mov	r0, r4
 8004c32:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004c36:	3a30      	subs	r2, #48	; 0x30
 8004c38:	2a09      	cmp	r2, #9
 8004c3a:	d903      	bls.n	8004c44 <_svfiprintf_r+0x1a8>
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d0c5      	beq.n	8004bcc <_svfiprintf_r+0x130>
 8004c40:	9105      	str	r1, [sp, #20]
 8004c42:	e7c3      	b.n	8004bcc <_svfiprintf_r+0x130>
 8004c44:	4604      	mov	r4, r0
 8004c46:	2301      	movs	r3, #1
 8004c48:	fb0c 2101 	mla	r1, ip, r1, r2
 8004c4c:	e7f0      	b.n	8004c30 <_svfiprintf_r+0x194>
 8004c4e:	ab03      	add	r3, sp, #12
 8004c50:	9300      	str	r3, [sp, #0]
 8004c52:	462a      	mov	r2, r5
 8004c54:	4638      	mov	r0, r7
 8004c56:	4b0f      	ldr	r3, [pc, #60]	; (8004c94 <_svfiprintf_r+0x1f8>)
 8004c58:	a904      	add	r1, sp, #16
 8004c5a:	f3af 8000 	nop.w
 8004c5e:	1c42      	adds	r2, r0, #1
 8004c60:	4606      	mov	r6, r0
 8004c62:	d1d6      	bne.n	8004c12 <_svfiprintf_r+0x176>
 8004c64:	89ab      	ldrh	r3, [r5, #12]
 8004c66:	065b      	lsls	r3, r3, #25
 8004c68:	f53f af2c 	bmi.w	8004ac4 <_svfiprintf_r+0x28>
 8004c6c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004c6e:	b01d      	add	sp, #116	; 0x74
 8004c70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004c74:	ab03      	add	r3, sp, #12
 8004c76:	9300      	str	r3, [sp, #0]
 8004c78:	462a      	mov	r2, r5
 8004c7a:	4638      	mov	r0, r7
 8004c7c:	4b05      	ldr	r3, [pc, #20]	; (8004c94 <_svfiprintf_r+0x1f8>)
 8004c7e:	a904      	add	r1, sp, #16
 8004c80:	f000 f87c 	bl	8004d7c <_printf_i>
 8004c84:	e7eb      	b.n	8004c5e <_svfiprintf_r+0x1c2>
 8004c86:	bf00      	nop
 8004c88:	080052a2 	.word	0x080052a2
 8004c8c:	080052ac 	.word	0x080052ac
 8004c90:	00000000 	.word	0x00000000
 8004c94:	080049e5 	.word	0x080049e5
 8004c98:	080052a8 	.word	0x080052a8

08004c9c <_printf_common>:
 8004c9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004ca0:	4616      	mov	r6, r2
 8004ca2:	4699      	mov	r9, r3
 8004ca4:	688a      	ldr	r2, [r1, #8]
 8004ca6:	690b      	ldr	r3, [r1, #16]
 8004ca8:	4607      	mov	r7, r0
 8004caa:	4293      	cmp	r3, r2
 8004cac:	bfb8      	it	lt
 8004cae:	4613      	movlt	r3, r2
 8004cb0:	6033      	str	r3, [r6, #0]
 8004cb2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004cb6:	460c      	mov	r4, r1
 8004cb8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004cbc:	b10a      	cbz	r2, 8004cc2 <_printf_common+0x26>
 8004cbe:	3301      	adds	r3, #1
 8004cc0:	6033      	str	r3, [r6, #0]
 8004cc2:	6823      	ldr	r3, [r4, #0]
 8004cc4:	0699      	lsls	r1, r3, #26
 8004cc6:	bf42      	ittt	mi
 8004cc8:	6833      	ldrmi	r3, [r6, #0]
 8004cca:	3302      	addmi	r3, #2
 8004ccc:	6033      	strmi	r3, [r6, #0]
 8004cce:	6825      	ldr	r5, [r4, #0]
 8004cd0:	f015 0506 	ands.w	r5, r5, #6
 8004cd4:	d106      	bne.n	8004ce4 <_printf_common+0x48>
 8004cd6:	f104 0a19 	add.w	sl, r4, #25
 8004cda:	68e3      	ldr	r3, [r4, #12]
 8004cdc:	6832      	ldr	r2, [r6, #0]
 8004cde:	1a9b      	subs	r3, r3, r2
 8004ce0:	42ab      	cmp	r3, r5
 8004ce2:	dc28      	bgt.n	8004d36 <_printf_common+0x9a>
 8004ce4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004ce8:	1e13      	subs	r3, r2, #0
 8004cea:	6822      	ldr	r2, [r4, #0]
 8004cec:	bf18      	it	ne
 8004cee:	2301      	movne	r3, #1
 8004cf0:	0692      	lsls	r2, r2, #26
 8004cf2:	d42d      	bmi.n	8004d50 <_printf_common+0xb4>
 8004cf4:	4649      	mov	r1, r9
 8004cf6:	4638      	mov	r0, r7
 8004cf8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004cfc:	47c0      	blx	r8
 8004cfe:	3001      	adds	r0, #1
 8004d00:	d020      	beq.n	8004d44 <_printf_common+0xa8>
 8004d02:	6823      	ldr	r3, [r4, #0]
 8004d04:	68e5      	ldr	r5, [r4, #12]
 8004d06:	f003 0306 	and.w	r3, r3, #6
 8004d0a:	2b04      	cmp	r3, #4
 8004d0c:	bf18      	it	ne
 8004d0e:	2500      	movne	r5, #0
 8004d10:	6832      	ldr	r2, [r6, #0]
 8004d12:	f04f 0600 	mov.w	r6, #0
 8004d16:	68a3      	ldr	r3, [r4, #8]
 8004d18:	bf08      	it	eq
 8004d1a:	1aad      	subeq	r5, r5, r2
 8004d1c:	6922      	ldr	r2, [r4, #16]
 8004d1e:	bf08      	it	eq
 8004d20:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004d24:	4293      	cmp	r3, r2
 8004d26:	bfc4      	itt	gt
 8004d28:	1a9b      	subgt	r3, r3, r2
 8004d2a:	18ed      	addgt	r5, r5, r3
 8004d2c:	341a      	adds	r4, #26
 8004d2e:	42b5      	cmp	r5, r6
 8004d30:	d11a      	bne.n	8004d68 <_printf_common+0xcc>
 8004d32:	2000      	movs	r0, #0
 8004d34:	e008      	b.n	8004d48 <_printf_common+0xac>
 8004d36:	2301      	movs	r3, #1
 8004d38:	4652      	mov	r2, sl
 8004d3a:	4649      	mov	r1, r9
 8004d3c:	4638      	mov	r0, r7
 8004d3e:	47c0      	blx	r8
 8004d40:	3001      	adds	r0, #1
 8004d42:	d103      	bne.n	8004d4c <_printf_common+0xb0>
 8004d44:	f04f 30ff 	mov.w	r0, #4294967295
 8004d48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004d4c:	3501      	adds	r5, #1
 8004d4e:	e7c4      	b.n	8004cda <_printf_common+0x3e>
 8004d50:	2030      	movs	r0, #48	; 0x30
 8004d52:	18e1      	adds	r1, r4, r3
 8004d54:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004d58:	1c5a      	adds	r2, r3, #1
 8004d5a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004d5e:	4422      	add	r2, r4
 8004d60:	3302      	adds	r3, #2
 8004d62:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004d66:	e7c5      	b.n	8004cf4 <_printf_common+0x58>
 8004d68:	2301      	movs	r3, #1
 8004d6a:	4622      	mov	r2, r4
 8004d6c:	4649      	mov	r1, r9
 8004d6e:	4638      	mov	r0, r7
 8004d70:	47c0      	blx	r8
 8004d72:	3001      	adds	r0, #1
 8004d74:	d0e6      	beq.n	8004d44 <_printf_common+0xa8>
 8004d76:	3601      	adds	r6, #1
 8004d78:	e7d9      	b.n	8004d2e <_printf_common+0x92>
	...

08004d7c <_printf_i>:
 8004d7c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004d80:	460c      	mov	r4, r1
 8004d82:	7e27      	ldrb	r7, [r4, #24]
 8004d84:	4691      	mov	r9, r2
 8004d86:	2f78      	cmp	r7, #120	; 0x78
 8004d88:	4680      	mov	r8, r0
 8004d8a:	469a      	mov	sl, r3
 8004d8c:	990c      	ldr	r1, [sp, #48]	; 0x30
 8004d8e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004d92:	d807      	bhi.n	8004da4 <_printf_i+0x28>
 8004d94:	2f62      	cmp	r7, #98	; 0x62
 8004d96:	d80a      	bhi.n	8004dae <_printf_i+0x32>
 8004d98:	2f00      	cmp	r7, #0
 8004d9a:	f000 80d9 	beq.w	8004f50 <_printf_i+0x1d4>
 8004d9e:	2f58      	cmp	r7, #88	; 0x58
 8004da0:	f000 80a4 	beq.w	8004eec <_printf_i+0x170>
 8004da4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004da8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004dac:	e03a      	b.n	8004e24 <_printf_i+0xa8>
 8004dae:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004db2:	2b15      	cmp	r3, #21
 8004db4:	d8f6      	bhi.n	8004da4 <_printf_i+0x28>
 8004db6:	a001      	add	r0, pc, #4	; (adr r0, 8004dbc <_printf_i+0x40>)
 8004db8:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8004dbc:	08004e15 	.word	0x08004e15
 8004dc0:	08004e29 	.word	0x08004e29
 8004dc4:	08004da5 	.word	0x08004da5
 8004dc8:	08004da5 	.word	0x08004da5
 8004dcc:	08004da5 	.word	0x08004da5
 8004dd0:	08004da5 	.word	0x08004da5
 8004dd4:	08004e29 	.word	0x08004e29
 8004dd8:	08004da5 	.word	0x08004da5
 8004ddc:	08004da5 	.word	0x08004da5
 8004de0:	08004da5 	.word	0x08004da5
 8004de4:	08004da5 	.word	0x08004da5
 8004de8:	08004f37 	.word	0x08004f37
 8004dec:	08004e59 	.word	0x08004e59
 8004df0:	08004f19 	.word	0x08004f19
 8004df4:	08004da5 	.word	0x08004da5
 8004df8:	08004da5 	.word	0x08004da5
 8004dfc:	08004f59 	.word	0x08004f59
 8004e00:	08004da5 	.word	0x08004da5
 8004e04:	08004e59 	.word	0x08004e59
 8004e08:	08004da5 	.word	0x08004da5
 8004e0c:	08004da5 	.word	0x08004da5
 8004e10:	08004f21 	.word	0x08004f21
 8004e14:	680b      	ldr	r3, [r1, #0]
 8004e16:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004e1a:	1d1a      	adds	r2, r3, #4
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	600a      	str	r2, [r1, #0]
 8004e20:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004e24:	2301      	movs	r3, #1
 8004e26:	e0a4      	b.n	8004f72 <_printf_i+0x1f6>
 8004e28:	6825      	ldr	r5, [r4, #0]
 8004e2a:	6808      	ldr	r0, [r1, #0]
 8004e2c:	062e      	lsls	r6, r5, #24
 8004e2e:	f100 0304 	add.w	r3, r0, #4
 8004e32:	d50a      	bpl.n	8004e4a <_printf_i+0xce>
 8004e34:	6805      	ldr	r5, [r0, #0]
 8004e36:	600b      	str	r3, [r1, #0]
 8004e38:	2d00      	cmp	r5, #0
 8004e3a:	da03      	bge.n	8004e44 <_printf_i+0xc8>
 8004e3c:	232d      	movs	r3, #45	; 0x2d
 8004e3e:	426d      	negs	r5, r5
 8004e40:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004e44:	230a      	movs	r3, #10
 8004e46:	485e      	ldr	r0, [pc, #376]	; (8004fc0 <_printf_i+0x244>)
 8004e48:	e019      	b.n	8004e7e <_printf_i+0x102>
 8004e4a:	f015 0f40 	tst.w	r5, #64	; 0x40
 8004e4e:	6805      	ldr	r5, [r0, #0]
 8004e50:	600b      	str	r3, [r1, #0]
 8004e52:	bf18      	it	ne
 8004e54:	b22d      	sxthne	r5, r5
 8004e56:	e7ef      	b.n	8004e38 <_printf_i+0xbc>
 8004e58:	680b      	ldr	r3, [r1, #0]
 8004e5a:	6825      	ldr	r5, [r4, #0]
 8004e5c:	1d18      	adds	r0, r3, #4
 8004e5e:	6008      	str	r0, [r1, #0]
 8004e60:	0628      	lsls	r0, r5, #24
 8004e62:	d501      	bpl.n	8004e68 <_printf_i+0xec>
 8004e64:	681d      	ldr	r5, [r3, #0]
 8004e66:	e002      	b.n	8004e6e <_printf_i+0xf2>
 8004e68:	0669      	lsls	r1, r5, #25
 8004e6a:	d5fb      	bpl.n	8004e64 <_printf_i+0xe8>
 8004e6c:	881d      	ldrh	r5, [r3, #0]
 8004e6e:	2f6f      	cmp	r7, #111	; 0x6f
 8004e70:	bf0c      	ite	eq
 8004e72:	2308      	moveq	r3, #8
 8004e74:	230a      	movne	r3, #10
 8004e76:	4852      	ldr	r0, [pc, #328]	; (8004fc0 <_printf_i+0x244>)
 8004e78:	2100      	movs	r1, #0
 8004e7a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004e7e:	6866      	ldr	r6, [r4, #4]
 8004e80:	2e00      	cmp	r6, #0
 8004e82:	bfa8      	it	ge
 8004e84:	6821      	ldrge	r1, [r4, #0]
 8004e86:	60a6      	str	r6, [r4, #8]
 8004e88:	bfa4      	itt	ge
 8004e8a:	f021 0104 	bicge.w	r1, r1, #4
 8004e8e:	6021      	strge	r1, [r4, #0]
 8004e90:	b90d      	cbnz	r5, 8004e96 <_printf_i+0x11a>
 8004e92:	2e00      	cmp	r6, #0
 8004e94:	d04d      	beq.n	8004f32 <_printf_i+0x1b6>
 8004e96:	4616      	mov	r6, r2
 8004e98:	fbb5 f1f3 	udiv	r1, r5, r3
 8004e9c:	fb03 5711 	mls	r7, r3, r1, r5
 8004ea0:	5dc7      	ldrb	r7, [r0, r7]
 8004ea2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004ea6:	462f      	mov	r7, r5
 8004ea8:	42bb      	cmp	r3, r7
 8004eaa:	460d      	mov	r5, r1
 8004eac:	d9f4      	bls.n	8004e98 <_printf_i+0x11c>
 8004eae:	2b08      	cmp	r3, #8
 8004eb0:	d10b      	bne.n	8004eca <_printf_i+0x14e>
 8004eb2:	6823      	ldr	r3, [r4, #0]
 8004eb4:	07df      	lsls	r7, r3, #31
 8004eb6:	d508      	bpl.n	8004eca <_printf_i+0x14e>
 8004eb8:	6923      	ldr	r3, [r4, #16]
 8004eba:	6861      	ldr	r1, [r4, #4]
 8004ebc:	4299      	cmp	r1, r3
 8004ebe:	bfde      	ittt	le
 8004ec0:	2330      	movle	r3, #48	; 0x30
 8004ec2:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004ec6:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004eca:	1b92      	subs	r2, r2, r6
 8004ecc:	6122      	str	r2, [r4, #16]
 8004ece:	464b      	mov	r3, r9
 8004ed0:	4621      	mov	r1, r4
 8004ed2:	4640      	mov	r0, r8
 8004ed4:	f8cd a000 	str.w	sl, [sp]
 8004ed8:	aa03      	add	r2, sp, #12
 8004eda:	f7ff fedf 	bl	8004c9c <_printf_common>
 8004ede:	3001      	adds	r0, #1
 8004ee0:	d14c      	bne.n	8004f7c <_printf_i+0x200>
 8004ee2:	f04f 30ff 	mov.w	r0, #4294967295
 8004ee6:	b004      	add	sp, #16
 8004ee8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004eec:	4834      	ldr	r0, [pc, #208]	; (8004fc0 <_printf_i+0x244>)
 8004eee:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004ef2:	680e      	ldr	r6, [r1, #0]
 8004ef4:	6823      	ldr	r3, [r4, #0]
 8004ef6:	f856 5b04 	ldr.w	r5, [r6], #4
 8004efa:	061f      	lsls	r7, r3, #24
 8004efc:	600e      	str	r6, [r1, #0]
 8004efe:	d514      	bpl.n	8004f2a <_printf_i+0x1ae>
 8004f00:	07d9      	lsls	r1, r3, #31
 8004f02:	bf44      	itt	mi
 8004f04:	f043 0320 	orrmi.w	r3, r3, #32
 8004f08:	6023      	strmi	r3, [r4, #0]
 8004f0a:	b91d      	cbnz	r5, 8004f14 <_printf_i+0x198>
 8004f0c:	6823      	ldr	r3, [r4, #0]
 8004f0e:	f023 0320 	bic.w	r3, r3, #32
 8004f12:	6023      	str	r3, [r4, #0]
 8004f14:	2310      	movs	r3, #16
 8004f16:	e7af      	b.n	8004e78 <_printf_i+0xfc>
 8004f18:	6823      	ldr	r3, [r4, #0]
 8004f1a:	f043 0320 	orr.w	r3, r3, #32
 8004f1e:	6023      	str	r3, [r4, #0]
 8004f20:	2378      	movs	r3, #120	; 0x78
 8004f22:	4828      	ldr	r0, [pc, #160]	; (8004fc4 <_printf_i+0x248>)
 8004f24:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004f28:	e7e3      	b.n	8004ef2 <_printf_i+0x176>
 8004f2a:	065e      	lsls	r6, r3, #25
 8004f2c:	bf48      	it	mi
 8004f2e:	b2ad      	uxthmi	r5, r5
 8004f30:	e7e6      	b.n	8004f00 <_printf_i+0x184>
 8004f32:	4616      	mov	r6, r2
 8004f34:	e7bb      	b.n	8004eae <_printf_i+0x132>
 8004f36:	680b      	ldr	r3, [r1, #0]
 8004f38:	6826      	ldr	r6, [r4, #0]
 8004f3a:	1d1d      	adds	r5, r3, #4
 8004f3c:	6960      	ldr	r0, [r4, #20]
 8004f3e:	600d      	str	r5, [r1, #0]
 8004f40:	0635      	lsls	r5, r6, #24
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	d501      	bpl.n	8004f4a <_printf_i+0x1ce>
 8004f46:	6018      	str	r0, [r3, #0]
 8004f48:	e002      	b.n	8004f50 <_printf_i+0x1d4>
 8004f4a:	0671      	lsls	r1, r6, #25
 8004f4c:	d5fb      	bpl.n	8004f46 <_printf_i+0x1ca>
 8004f4e:	8018      	strh	r0, [r3, #0]
 8004f50:	2300      	movs	r3, #0
 8004f52:	4616      	mov	r6, r2
 8004f54:	6123      	str	r3, [r4, #16]
 8004f56:	e7ba      	b.n	8004ece <_printf_i+0x152>
 8004f58:	680b      	ldr	r3, [r1, #0]
 8004f5a:	1d1a      	adds	r2, r3, #4
 8004f5c:	600a      	str	r2, [r1, #0]
 8004f5e:	681e      	ldr	r6, [r3, #0]
 8004f60:	2100      	movs	r1, #0
 8004f62:	4630      	mov	r0, r6
 8004f64:	6862      	ldr	r2, [r4, #4]
 8004f66:	f000 f82f 	bl	8004fc8 <memchr>
 8004f6a:	b108      	cbz	r0, 8004f70 <_printf_i+0x1f4>
 8004f6c:	1b80      	subs	r0, r0, r6
 8004f6e:	6060      	str	r0, [r4, #4]
 8004f70:	6863      	ldr	r3, [r4, #4]
 8004f72:	6123      	str	r3, [r4, #16]
 8004f74:	2300      	movs	r3, #0
 8004f76:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004f7a:	e7a8      	b.n	8004ece <_printf_i+0x152>
 8004f7c:	4632      	mov	r2, r6
 8004f7e:	4649      	mov	r1, r9
 8004f80:	4640      	mov	r0, r8
 8004f82:	6923      	ldr	r3, [r4, #16]
 8004f84:	47d0      	blx	sl
 8004f86:	3001      	adds	r0, #1
 8004f88:	d0ab      	beq.n	8004ee2 <_printf_i+0x166>
 8004f8a:	6823      	ldr	r3, [r4, #0]
 8004f8c:	079b      	lsls	r3, r3, #30
 8004f8e:	d413      	bmi.n	8004fb8 <_printf_i+0x23c>
 8004f90:	68e0      	ldr	r0, [r4, #12]
 8004f92:	9b03      	ldr	r3, [sp, #12]
 8004f94:	4298      	cmp	r0, r3
 8004f96:	bfb8      	it	lt
 8004f98:	4618      	movlt	r0, r3
 8004f9a:	e7a4      	b.n	8004ee6 <_printf_i+0x16a>
 8004f9c:	2301      	movs	r3, #1
 8004f9e:	4632      	mov	r2, r6
 8004fa0:	4649      	mov	r1, r9
 8004fa2:	4640      	mov	r0, r8
 8004fa4:	47d0      	blx	sl
 8004fa6:	3001      	adds	r0, #1
 8004fa8:	d09b      	beq.n	8004ee2 <_printf_i+0x166>
 8004faa:	3501      	adds	r5, #1
 8004fac:	68e3      	ldr	r3, [r4, #12]
 8004fae:	9903      	ldr	r1, [sp, #12]
 8004fb0:	1a5b      	subs	r3, r3, r1
 8004fb2:	42ab      	cmp	r3, r5
 8004fb4:	dcf2      	bgt.n	8004f9c <_printf_i+0x220>
 8004fb6:	e7eb      	b.n	8004f90 <_printf_i+0x214>
 8004fb8:	2500      	movs	r5, #0
 8004fba:	f104 0619 	add.w	r6, r4, #25
 8004fbe:	e7f5      	b.n	8004fac <_printf_i+0x230>
 8004fc0:	080052b3 	.word	0x080052b3
 8004fc4:	080052c4 	.word	0x080052c4

08004fc8 <memchr>:
 8004fc8:	4603      	mov	r3, r0
 8004fca:	b510      	push	{r4, lr}
 8004fcc:	b2c9      	uxtb	r1, r1
 8004fce:	4402      	add	r2, r0
 8004fd0:	4293      	cmp	r3, r2
 8004fd2:	4618      	mov	r0, r3
 8004fd4:	d101      	bne.n	8004fda <memchr+0x12>
 8004fd6:	2000      	movs	r0, #0
 8004fd8:	e003      	b.n	8004fe2 <memchr+0x1a>
 8004fda:	7804      	ldrb	r4, [r0, #0]
 8004fdc:	3301      	adds	r3, #1
 8004fde:	428c      	cmp	r4, r1
 8004fe0:	d1f6      	bne.n	8004fd0 <memchr+0x8>
 8004fe2:	bd10      	pop	{r4, pc}

08004fe4 <memcpy>:
 8004fe4:	440a      	add	r2, r1
 8004fe6:	4291      	cmp	r1, r2
 8004fe8:	f100 33ff 	add.w	r3, r0, #4294967295
 8004fec:	d100      	bne.n	8004ff0 <memcpy+0xc>
 8004fee:	4770      	bx	lr
 8004ff0:	b510      	push	{r4, lr}
 8004ff2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004ff6:	4291      	cmp	r1, r2
 8004ff8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004ffc:	d1f9      	bne.n	8004ff2 <memcpy+0xe>
 8004ffe:	bd10      	pop	{r4, pc}

08005000 <memmove>:
 8005000:	4288      	cmp	r0, r1
 8005002:	b510      	push	{r4, lr}
 8005004:	eb01 0402 	add.w	r4, r1, r2
 8005008:	d902      	bls.n	8005010 <memmove+0x10>
 800500a:	4284      	cmp	r4, r0
 800500c:	4623      	mov	r3, r4
 800500e:	d807      	bhi.n	8005020 <memmove+0x20>
 8005010:	1e43      	subs	r3, r0, #1
 8005012:	42a1      	cmp	r1, r4
 8005014:	d008      	beq.n	8005028 <memmove+0x28>
 8005016:	f811 2b01 	ldrb.w	r2, [r1], #1
 800501a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800501e:	e7f8      	b.n	8005012 <memmove+0x12>
 8005020:	4601      	mov	r1, r0
 8005022:	4402      	add	r2, r0
 8005024:	428a      	cmp	r2, r1
 8005026:	d100      	bne.n	800502a <memmove+0x2a>
 8005028:	bd10      	pop	{r4, pc}
 800502a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800502e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005032:	e7f7      	b.n	8005024 <memmove+0x24>

08005034 <_free_r>:
 8005034:	b538      	push	{r3, r4, r5, lr}
 8005036:	4605      	mov	r5, r0
 8005038:	2900      	cmp	r1, #0
 800503a:	d043      	beq.n	80050c4 <_free_r+0x90>
 800503c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005040:	1f0c      	subs	r4, r1, #4
 8005042:	2b00      	cmp	r3, #0
 8005044:	bfb8      	it	lt
 8005046:	18e4      	addlt	r4, r4, r3
 8005048:	f000 f8d0 	bl	80051ec <__malloc_lock>
 800504c:	4a1e      	ldr	r2, [pc, #120]	; (80050c8 <_free_r+0x94>)
 800504e:	6813      	ldr	r3, [r2, #0]
 8005050:	4610      	mov	r0, r2
 8005052:	b933      	cbnz	r3, 8005062 <_free_r+0x2e>
 8005054:	6063      	str	r3, [r4, #4]
 8005056:	6014      	str	r4, [r2, #0]
 8005058:	4628      	mov	r0, r5
 800505a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800505e:	f000 b8cb 	b.w	80051f8 <__malloc_unlock>
 8005062:	42a3      	cmp	r3, r4
 8005064:	d90a      	bls.n	800507c <_free_r+0x48>
 8005066:	6821      	ldr	r1, [r4, #0]
 8005068:	1862      	adds	r2, r4, r1
 800506a:	4293      	cmp	r3, r2
 800506c:	bf01      	itttt	eq
 800506e:	681a      	ldreq	r2, [r3, #0]
 8005070:	685b      	ldreq	r3, [r3, #4]
 8005072:	1852      	addeq	r2, r2, r1
 8005074:	6022      	streq	r2, [r4, #0]
 8005076:	6063      	str	r3, [r4, #4]
 8005078:	6004      	str	r4, [r0, #0]
 800507a:	e7ed      	b.n	8005058 <_free_r+0x24>
 800507c:	461a      	mov	r2, r3
 800507e:	685b      	ldr	r3, [r3, #4]
 8005080:	b10b      	cbz	r3, 8005086 <_free_r+0x52>
 8005082:	42a3      	cmp	r3, r4
 8005084:	d9fa      	bls.n	800507c <_free_r+0x48>
 8005086:	6811      	ldr	r1, [r2, #0]
 8005088:	1850      	adds	r0, r2, r1
 800508a:	42a0      	cmp	r0, r4
 800508c:	d10b      	bne.n	80050a6 <_free_r+0x72>
 800508e:	6820      	ldr	r0, [r4, #0]
 8005090:	4401      	add	r1, r0
 8005092:	1850      	adds	r0, r2, r1
 8005094:	4283      	cmp	r3, r0
 8005096:	6011      	str	r1, [r2, #0]
 8005098:	d1de      	bne.n	8005058 <_free_r+0x24>
 800509a:	6818      	ldr	r0, [r3, #0]
 800509c:	685b      	ldr	r3, [r3, #4]
 800509e:	4401      	add	r1, r0
 80050a0:	6011      	str	r1, [r2, #0]
 80050a2:	6053      	str	r3, [r2, #4]
 80050a4:	e7d8      	b.n	8005058 <_free_r+0x24>
 80050a6:	d902      	bls.n	80050ae <_free_r+0x7a>
 80050a8:	230c      	movs	r3, #12
 80050aa:	602b      	str	r3, [r5, #0]
 80050ac:	e7d4      	b.n	8005058 <_free_r+0x24>
 80050ae:	6820      	ldr	r0, [r4, #0]
 80050b0:	1821      	adds	r1, r4, r0
 80050b2:	428b      	cmp	r3, r1
 80050b4:	bf01      	itttt	eq
 80050b6:	6819      	ldreq	r1, [r3, #0]
 80050b8:	685b      	ldreq	r3, [r3, #4]
 80050ba:	1809      	addeq	r1, r1, r0
 80050bc:	6021      	streq	r1, [r4, #0]
 80050be:	6063      	str	r3, [r4, #4]
 80050c0:	6054      	str	r4, [r2, #4]
 80050c2:	e7c9      	b.n	8005058 <_free_r+0x24>
 80050c4:	bd38      	pop	{r3, r4, r5, pc}
 80050c6:	bf00      	nop
 80050c8:	20000220 	.word	0x20000220

080050cc <_malloc_r>:
 80050cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80050ce:	1ccd      	adds	r5, r1, #3
 80050d0:	f025 0503 	bic.w	r5, r5, #3
 80050d4:	3508      	adds	r5, #8
 80050d6:	2d0c      	cmp	r5, #12
 80050d8:	bf38      	it	cc
 80050da:	250c      	movcc	r5, #12
 80050dc:	2d00      	cmp	r5, #0
 80050de:	4606      	mov	r6, r0
 80050e0:	db01      	blt.n	80050e6 <_malloc_r+0x1a>
 80050e2:	42a9      	cmp	r1, r5
 80050e4:	d903      	bls.n	80050ee <_malloc_r+0x22>
 80050e6:	230c      	movs	r3, #12
 80050e8:	6033      	str	r3, [r6, #0]
 80050ea:	2000      	movs	r0, #0
 80050ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80050ee:	f000 f87d 	bl	80051ec <__malloc_lock>
 80050f2:	4921      	ldr	r1, [pc, #132]	; (8005178 <_malloc_r+0xac>)
 80050f4:	680a      	ldr	r2, [r1, #0]
 80050f6:	4614      	mov	r4, r2
 80050f8:	b99c      	cbnz	r4, 8005122 <_malloc_r+0x56>
 80050fa:	4f20      	ldr	r7, [pc, #128]	; (800517c <_malloc_r+0xb0>)
 80050fc:	683b      	ldr	r3, [r7, #0]
 80050fe:	b923      	cbnz	r3, 800510a <_malloc_r+0x3e>
 8005100:	4621      	mov	r1, r4
 8005102:	4630      	mov	r0, r6
 8005104:	f000 f862 	bl	80051cc <_sbrk_r>
 8005108:	6038      	str	r0, [r7, #0]
 800510a:	4629      	mov	r1, r5
 800510c:	4630      	mov	r0, r6
 800510e:	f000 f85d 	bl	80051cc <_sbrk_r>
 8005112:	1c43      	adds	r3, r0, #1
 8005114:	d123      	bne.n	800515e <_malloc_r+0x92>
 8005116:	230c      	movs	r3, #12
 8005118:	4630      	mov	r0, r6
 800511a:	6033      	str	r3, [r6, #0]
 800511c:	f000 f86c 	bl	80051f8 <__malloc_unlock>
 8005120:	e7e3      	b.n	80050ea <_malloc_r+0x1e>
 8005122:	6823      	ldr	r3, [r4, #0]
 8005124:	1b5b      	subs	r3, r3, r5
 8005126:	d417      	bmi.n	8005158 <_malloc_r+0x8c>
 8005128:	2b0b      	cmp	r3, #11
 800512a:	d903      	bls.n	8005134 <_malloc_r+0x68>
 800512c:	6023      	str	r3, [r4, #0]
 800512e:	441c      	add	r4, r3
 8005130:	6025      	str	r5, [r4, #0]
 8005132:	e004      	b.n	800513e <_malloc_r+0x72>
 8005134:	6863      	ldr	r3, [r4, #4]
 8005136:	42a2      	cmp	r2, r4
 8005138:	bf0c      	ite	eq
 800513a:	600b      	streq	r3, [r1, #0]
 800513c:	6053      	strne	r3, [r2, #4]
 800513e:	4630      	mov	r0, r6
 8005140:	f000 f85a 	bl	80051f8 <__malloc_unlock>
 8005144:	f104 000b 	add.w	r0, r4, #11
 8005148:	1d23      	adds	r3, r4, #4
 800514a:	f020 0007 	bic.w	r0, r0, #7
 800514e:	1ac2      	subs	r2, r0, r3
 8005150:	d0cc      	beq.n	80050ec <_malloc_r+0x20>
 8005152:	1a1b      	subs	r3, r3, r0
 8005154:	50a3      	str	r3, [r4, r2]
 8005156:	e7c9      	b.n	80050ec <_malloc_r+0x20>
 8005158:	4622      	mov	r2, r4
 800515a:	6864      	ldr	r4, [r4, #4]
 800515c:	e7cc      	b.n	80050f8 <_malloc_r+0x2c>
 800515e:	1cc4      	adds	r4, r0, #3
 8005160:	f024 0403 	bic.w	r4, r4, #3
 8005164:	42a0      	cmp	r0, r4
 8005166:	d0e3      	beq.n	8005130 <_malloc_r+0x64>
 8005168:	1a21      	subs	r1, r4, r0
 800516a:	4630      	mov	r0, r6
 800516c:	f000 f82e 	bl	80051cc <_sbrk_r>
 8005170:	3001      	adds	r0, #1
 8005172:	d1dd      	bne.n	8005130 <_malloc_r+0x64>
 8005174:	e7cf      	b.n	8005116 <_malloc_r+0x4a>
 8005176:	bf00      	nop
 8005178:	20000220 	.word	0x20000220
 800517c:	20000224 	.word	0x20000224

08005180 <_realloc_r>:
 8005180:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005182:	4607      	mov	r7, r0
 8005184:	4614      	mov	r4, r2
 8005186:	460e      	mov	r6, r1
 8005188:	b921      	cbnz	r1, 8005194 <_realloc_r+0x14>
 800518a:	4611      	mov	r1, r2
 800518c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8005190:	f7ff bf9c 	b.w	80050cc <_malloc_r>
 8005194:	b922      	cbnz	r2, 80051a0 <_realloc_r+0x20>
 8005196:	f7ff ff4d 	bl	8005034 <_free_r>
 800519a:	4625      	mov	r5, r4
 800519c:	4628      	mov	r0, r5
 800519e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80051a0:	f000 f830 	bl	8005204 <_malloc_usable_size_r>
 80051a4:	42a0      	cmp	r0, r4
 80051a6:	d20f      	bcs.n	80051c8 <_realloc_r+0x48>
 80051a8:	4621      	mov	r1, r4
 80051aa:	4638      	mov	r0, r7
 80051ac:	f7ff ff8e 	bl	80050cc <_malloc_r>
 80051b0:	4605      	mov	r5, r0
 80051b2:	2800      	cmp	r0, #0
 80051b4:	d0f2      	beq.n	800519c <_realloc_r+0x1c>
 80051b6:	4631      	mov	r1, r6
 80051b8:	4622      	mov	r2, r4
 80051ba:	f7ff ff13 	bl	8004fe4 <memcpy>
 80051be:	4631      	mov	r1, r6
 80051c0:	4638      	mov	r0, r7
 80051c2:	f7ff ff37 	bl	8005034 <_free_r>
 80051c6:	e7e9      	b.n	800519c <_realloc_r+0x1c>
 80051c8:	4635      	mov	r5, r6
 80051ca:	e7e7      	b.n	800519c <_realloc_r+0x1c>

080051cc <_sbrk_r>:
 80051cc:	b538      	push	{r3, r4, r5, lr}
 80051ce:	2300      	movs	r3, #0
 80051d0:	4d05      	ldr	r5, [pc, #20]	; (80051e8 <_sbrk_r+0x1c>)
 80051d2:	4604      	mov	r4, r0
 80051d4:	4608      	mov	r0, r1
 80051d6:	602b      	str	r3, [r5, #0]
 80051d8:	f7fc fdd2 	bl	8001d80 <_sbrk>
 80051dc:	1c43      	adds	r3, r0, #1
 80051de:	d102      	bne.n	80051e6 <_sbrk_r+0x1a>
 80051e0:	682b      	ldr	r3, [r5, #0]
 80051e2:	b103      	cbz	r3, 80051e6 <_sbrk_r+0x1a>
 80051e4:	6023      	str	r3, [r4, #0]
 80051e6:	bd38      	pop	{r3, r4, r5, pc}
 80051e8:	20000310 	.word	0x20000310

080051ec <__malloc_lock>:
 80051ec:	4801      	ldr	r0, [pc, #4]	; (80051f4 <__malloc_lock+0x8>)
 80051ee:	f000 b811 	b.w	8005214 <__retarget_lock_acquire_recursive>
 80051f2:	bf00      	nop
 80051f4:	20000318 	.word	0x20000318

080051f8 <__malloc_unlock>:
 80051f8:	4801      	ldr	r0, [pc, #4]	; (8005200 <__malloc_unlock+0x8>)
 80051fa:	f000 b80c 	b.w	8005216 <__retarget_lock_release_recursive>
 80051fe:	bf00      	nop
 8005200:	20000318 	.word	0x20000318

08005204 <_malloc_usable_size_r>:
 8005204:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005208:	1f18      	subs	r0, r3, #4
 800520a:	2b00      	cmp	r3, #0
 800520c:	bfbc      	itt	lt
 800520e:	580b      	ldrlt	r3, [r1, r0]
 8005210:	18c0      	addlt	r0, r0, r3
 8005212:	4770      	bx	lr

08005214 <__retarget_lock_acquire_recursive>:
 8005214:	4770      	bx	lr

08005216 <__retarget_lock_release_recursive>:
 8005216:	4770      	bx	lr

08005218 <_init>:
 8005218:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800521a:	bf00      	nop
 800521c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800521e:	bc08      	pop	{r3}
 8005220:	469e      	mov	lr, r3
 8005222:	4770      	bx	lr

08005224 <_fini>:
 8005224:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005226:	bf00      	nop
 8005228:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800522a:	bc08      	pop	{r3}
 800522c:	469e      	mov	lr, r3
 800522e:	4770      	bx	lr
