
VCU-APP.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08020000  08020000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0002342c  080201e0  080201e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00013138  08043610  08043610  00033610  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08056748  08056748  00050498  2**0
                  CONTENTS
  4 .ARM          00000008  08056748  08056748  00046748  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08056750  08056750  00050498  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08056750  08056750  00046750  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08056754  08056754  00046754  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000498  20000000  08056758  00050000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00008c54  20000498  08056bf0  00050498  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200090ec  08056bf0  000590ec  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00050498  2**0
                  CONTENTS, READONLY
 12 .debug_info   00052e72  00000000  00000000  000504c8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00009d6c  00000000  00000000  000a333a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000030e0  00000000  00000000  000ad0a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_macro  00033bda  00000000  00000000  000b0188  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   0003bded  00000000  00000000  000e3d62  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    000f54e7  00000000  00000000  0011fb4f  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007b  00000000  00000000  00215036  2**0
                  CONTENTS, READONLY
 19 .debug_ranges 00002cc8  00000000  00000000  002150b8  2**3
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_frame  0000d658  00000000  00000000  00217d80  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080201e0 <__do_global_dtors_aux>:
 80201e0:	b510      	push	{r4, lr}
 80201e2:	4c05      	ldr	r4, [pc, #20]	; (80201f8 <__do_global_dtors_aux+0x18>)
 80201e4:	7823      	ldrb	r3, [r4, #0]
 80201e6:	b933      	cbnz	r3, 80201f6 <__do_global_dtors_aux+0x16>
 80201e8:	4b04      	ldr	r3, [pc, #16]	; (80201fc <__do_global_dtors_aux+0x1c>)
 80201ea:	b113      	cbz	r3, 80201f2 <__do_global_dtors_aux+0x12>
 80201ec:	4804      	ldr	r0, [pc, #16]	; (8020200 <__do_global_dtors_aux+0x20>)
 80201ee:	f3af 8000 	nop.w
 80201f2:	2301      	movs	r3, #1
 80201f4:	7023      	strb	r3, [r4, #0]
 80201f6:	bd10      	pop	{r4, pc}
 80201f8:	20000498 	.word	0x20000498
 80201fc:	00000000 	.word	0x00000000
 8020200:	080435f4 	.word	0x080435f4

08020204 <frame_dummy>:
 8020204:	b508      	push	{r3, lr}
 8020206:	4b03      	ldr	r3, [pc, #12]	; (8020214 <frame_dummy+0x10>)
 8020208:	b11b      	cbz	r3, 8020212 <frame_dummy+0xe>
 802020a:	4903      	ldr	r1, [pc, #12]	; (8020218 <frame_dummy+0x14>)
 802020c:	4803      	ldr	r0, [pc, #12]	; (802021c <frame_dummy+0x18>)
 802020e:	f3af 8000 	nop.w
 8020212:	bd08      	pop	{r3, pc}
 8020214:	00000000 	.word	0x00000000
 8020218:	2000049c 	.word	0x2000049c
 802021c:	080435f4 	.word	0x080435f4

08020220 <strcmp>:
 8020220:	f810 2b01 	ldrb.w	r2, [r0], #1
 8020224:	f811 3b01 	ldrb.w	r3, [r1], #1
 8020228:	2a01      	cmp	r2, #1
 802022a:	bf28      	it	cs
 802022c:	429a      	cmpcs	r2, r3
 802022e:	d0f7      	beq.n	8020220 <strcmp>
 8020230:	1ad0      	subs	r0, r2, r3
 8020232:	4770      	bx	lr

08020234 <strlen>:
 8020234:	4603      	mov	r3, r0
 8020236:	f813 2b01 	ldrb.w	r2, [r3], #1
 802023a:	2a00      	cmp	r2, #0
 802023c:	d1fb      	bne.n	8020236 <strlen+0x2>
 802023e:	1a18      	subs	r0, r3, r0
 8020240:	3801      	subs	r0, #1
 8020242:	4770      	bx	lr
	...

08020250 <memchr>:
 8020250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8020254:	2a10      	cmp	r2, #16
 8020256:	db2b      	blt.n	80202b0 <memchr+0x60>
 8020258:	f010 0f07 	tst.w	r0, #7
 802025c:	d008      	beq.n	8020270 <memchr+0x20>
 802025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8020262:	3a01      	subs	r2, #1
 8020264:	428b      	cmp	r3, r1
 8020266:	d02d      	beq.n	80202c4 <memchr+0x74>
 8020268:	f010 0f07 	tst.w	r0, #7
 802026c:	b342      	cbz	r2, 80202c0 <memchr+0x70>
 802026e:	d1f6      	bne.n	802025e <memchr+0xe>
 8020270:	b4f0      	push	{r4, r5, r6, r7}
 8020272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8020276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 802027a:	f022 0407 	bic.w	r4, r2, #7
 802027e:	f07f 0700 	mvns.w	r7, #0
 8020282:	2300      	movs	r3, #0
 8020284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8020288:	3c08      	subs	r4, #8
 802028a:	ea85 0501 	eor.w	r5, r5, r1
 802028e:	ea86 0601 	eor.w	r6, r6, r1
 8020292:	fa85 f547 	uadd8	r5, r5, r7
 8020296:	faa3 f587 	sel	r5, r3, r7
 802029a:	fa86 f647 	uadd8	r6, r6, r7
 802029e:	faa5 f687 	sel	r6, r5, r7
 80202a2:	b98e      	cbnz	r6, 80202c8 <memchr+0x78>
 80202a4:	d1ee      	bne.n	8020284 <memchr+0x34>
 80202a6:	bcf0      	pop	{r4, r5, r6, r7}
 80202a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80202ac:	f002 0207 	and.w	r2, r2, #7
 80202b0:	b132      	cbz	r2, 80202c0 <memchr+0x70>
 80202b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80202b6:	3a01      	subs	r2, #1
 80202b8:	ea83 0301 	eor.w	r3, r3, r1
 80202bc:	b113      	cbz	r3, 80202c4 <memchr+0x74>
 80202be:	d1f8      	bne.n	80202b2 <memchr+0x62>
 80202c0:	2000      	movs	r0, #0
 80202c2:	4770      	bx	lr
 80202c4:	3801      	subs	r0, #1
 80202c6:	4770      	bx	lr
 80202c8:	2d00      	cmp	r5, #0
 80202ca:	bf06      	itte	eq
 80202cc:	4635      	moveq	r5, r6
 80202ce:	3803      	subeq	r0, #3
 80202d0:	3807      	subne	r0, #7
 80202d2:	f015 0f01 	tst.w	r5, #1
 80202d6:	d107      	bne.n	80202e8 <memchr+0x98>
 80202d8:	3001      	adds	r0, #1
 80202da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80202de:	bf02      	ittt	eq
 80202e0:	3001      	addeq	r0, #1
 80202e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80202e6:	3001      	addeq	r0, #1
 80202e8:	bcf0      	pop	{r4, r5, r6, r7}
 80202ea:	3801      	subs	r0, #1
 80202ec:	4770      	bx	lr
 80202ee:	bf00      	nop

080202f0 <__aeabi_drsub>:
 80202f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80202f4:	e002      	b.n	80202fc <__adddf3>
 80202f6:	bf00      	nop

080202f8 <__aeabi_dsub>:
 80202f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080202fc <__adddf3>:
 80202fc:	b530      	push	{r4, r5, lr}
 80202fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8020302:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8020306:	ea94 0f05 	teq	r4, r5
 802030a:	bf08      	it	eq
 802030c:	ea90 0f02 	teqeq	r0, r2
 8020310:	bf1f      	itttt	ne
 8020312:	ea54 0c00 	orrsne.w	ip, r4, r0
 8020316:	ea55 0c02 	orrsne.w	ip, r5, r2
 802031a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 802031e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8020322:	f000 80e2 	beq.w	80204ea <__adddf3+0x1ee>
 8020326:	ea4f 5454 	mov.w	r4, r4, lsr #21
 802032a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 802032e:	bfb8      	it	lt
 8020330:	426d      	neglt	r5, r5
 8020332:	dd0c      	ble.n	802034e <__adddf3+0x52>
 8020334:	442c      	add	r4, r5
 8020336:	ea80 0202 	eor.w	r2, r0, r2
 802033a:	ea81 0303 	eor.w	r3, r1, r3
 802033e:	ea82 0000 	eor.w	r0, r2, r0
 8020342:	ea83 0101 	eor.w	r1, r3, r1
 8020346:	ea80 0202 	eor.w	r2, r0, r2
 802034a:	ea81 0303 	eor.w	r3, r1, r3
 802034e:	2d36      	cmp	r5, #54	; 0x36
 8020350:	bf88      	it	hi
 8020352:	bd30      	pophi	{r4, r5, pc}
 8020354:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8020358:	ea4f 3101 	mov.w	r1, r1, lsl #12
 802035c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8020360:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8020364:	d002      	beq.n	802036c <__adddf3+0x70>
 8020366:	4240      	negs	r0, r0
 8020368:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 802036c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8020370:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8020374:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8020378:	d002      	beq.n	8020380 <__adddf3+0x84>
 802037a:	4252      	negs	r2, r2
 802037c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8020380:	ea94 0f05 	teq	r4, r5
 8020384:	f000 80a7 	beq.w	80204d6 <__adddf3+0x1da>
 8020388:	f1a4 0401 	sub.w	r4, r4, #1
 802038c:	f1d5 0e20 	rsbs	lr, r5, #32
 8020390:	db0d      	blt.n	80203ae <__adddf3+0xb2>
 8020392:	fa02 fc0e 	lsl.w	ip, r2, lr
 8020396:	fa22 f205 	lsr.w	r2, r2, r5
 802039a:	1880      	adds	r0, r0, r2
 802039c:	f141 0100 	adc.w	r1, r1, #0
 80203a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80203a4:	1880      	adds	r0, r0, r2
 80203a6:	fa43 f305 	asr.w	r3, r3, r5
 80203aa:	4159      	adcs	r1, r3
 80203ac:	e00e      	b.n	80203cc <__adddf3+0xd0>
 80203ae:	f1a5 0520 	sub.w	r5, r5, #32
 80203b2:	f10e 0e20 	add.w	lr, lr, #32
 80203b6:	2a01      	cmp	r2, #1
 80203b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80203bc:	bf28      	it	cs
 80203be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80203c2:	fa43 f305 	asr.w	r3, r3, r5
 80203c6:	18c0      	adds	r0, r0, r3
 80203c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80203cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80203d0:	d507      	bpl.n	80203e2 <__adddf3+0xe6>
 80203d2:	f04f 0e00 	mov.w	lr, #0
 80203d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80203da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80203de:	eb6e 0101 	sbc.w	r1, lr, r1
 80203e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80203e6:	d31b      	bcc.n	8020420 <__adddf3+0x124>
 80203e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80203ec:	d30c      	bcc.n	8020408 <__adddf3+0x10c>
 80203ee:	0849      	lsrs	r1, r1, #1
 80203f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80203f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80203f8:	f104 0401 	add.w	r4, r4, #1
 80203fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8020400:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8020404:	f080 809a 	bcs.w	802053c <__adddf3+0x240>
 8020408:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 802040c:	bf08      	it	eq
 802040e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8020412:	f150 0000 	adcs.w	r0, r0, #0
 8020416:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 802041a:	ea41 0105 	orr.w	r1, r1, r5
 802041e:	bd30      	pop	{r4, r5, pc}
 8020420:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8020424:	4140      	adcs	r0, r0
 8020426:	eb41 0101 	adc.w	r1, r1, r1
 802042a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 802042e:	f1a4 0401 	sub.w	r4, r4, #1
 8020432:	d1e9      	bne.n	8020408 <__adddf3+0x10c>
 8020434:	f091 0f00 	teq	r1, #0
 8020438:	bf04      	itt	eq
 802043a:	4601      	moveq	r1, r0
 802043c:	2000      	moveq	r0, #0
 802043e:	fab1 f381 	clz	r3, r1
 8020442:	bf08      	it	eq
 8020444:	3320      	addeq	r3, #32
 8020446:	f1a3 030b 	sub.w	r3, r3, #11
 802044a:	f1b3 0220 	subs.w	r2, r3, #32
 802044e:	da0c      	bge.n	802046a <__adddf3+0x16e>
 8020450:	320c      	adds	r2, #12
 8020452:	dd08      	ble.n	8020466 <__adddf3+0x16a>
 8020454:	f102 0c14 	add.w	ip, r2, #20
 8020458:	f1c2 020c 	rsb	r2, r2, #12
 802045c:	fa01 f00c 	lsl.w	r0, r1, ip
 8020460:	fa21 f102 	lsr.w	r1, r1, r2
 8020464:	e00c      	b.n	8020480 <__adddf3+0x184>
 8020466:	f102 0214 	add.w	r2, r2, #20
 802046a:	bfd8      	it	le
 802046c:	f1c2 0c20 	rsble	ip, r2, #32
 8020470:	fa01 f102 	lsl.w	r1, r1, r2
 8020474:	fa20 fc0c 	lsr.w	ip, r0, ip
 8020478:	bfdc      	itt	le
 802047a:	ea41 010c 	orrle.w	r1, r1, ip
 802047e:	4090      	lslle	r0, r2
 8020480:	1ae4      	subs	r4, r4, r3
 8020482:	bfa2      	ittt	ge
 8020484:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8020488:	4329      	orrge	r1, r5
 802048a:	bd30      	popge	{r4, r5, pc}
 802048c:	ea6f 0404 	mvn.w	r4, r4
 8020490:	3c1f      	subs	r4, #31
 8020492:	da1c      	bge.n	80204ce <__adddf3+0x1d2>
 8020494:	340c      	adds	r4, #12
 8020496:	dc0e      	bgt.n	80204b6 <__adddf3+0x1ba>
 8020498:	f104 0414 	add.w	r4, r4, #20
 802049c:	f1c4 0220 	rsb	r2, r4, #32
 80204a0:	fa20 f004 	lsr.w	r0, r0, r4
 80204a4:	fa01 f302 	lsl.w	r3, r1, r2
 80204a8:	ea40 0003 	orr.w	r0, r0, r3
 80204ac:	fa21 f304 	lsr.w	r3, r1, r4
 80204b0:	ea45 0103 	orr.w	r1, r5, r3
 80204b4:	bd30      	pop	{r4, r5, pc}
 80204b6:	f1c4 040c 	rsb	r4, r4, #12
 80204ba:	f1c4 0220 	rsb	r2, r4, #32
 80204be:	fa20 f002 	lsr.w	r0, r0, r2
 80204c2:	fa01 f304 	lsl.w	r3, r1, r4
 80204c6:	ea40 0003 	orr.w	r0, r0, r3
 80204ca:	4629      	mov	r1, r5
 80204cc:	bd30      	pop	{r4, r5, pc}
 80204ce:	fa21 f004 	lsr.w	r0, r1, r4
 80204d2:	4629      	mov	r1, r5
 80204d4:	bd30      	pop	{r4, r5, pc}
 80204d6:	f094 0f00 	teq	r4, #0
 80204da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80204de:	bf06      	itte	eq
 80204e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80204e4:	3401      	addeq	r4, #1
 80204e6:	3d01      	subne	r5, #1
 80204e8:	e74e      	b.n	8020388 <__adddf3+0x8c>
 80204ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80204ee:	bf18      	it	ne
 80204f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80204f4:	d029      	beq.n	802054a <__adddf3+0x24e>
 80204f6:	ea94 0f05 	teq	r4, r5
 80204fa:	bf08      	it	eq
 80204fc:	ea90 0f02 	teqeq	r0, r2
 8020500:	d005      	beq.n	802050e <__adddf3+0x212>
 8020502:	ea54 0c00 	orrs.w	ip, r4, r0
 8020506:	bf04      	itt	eq
 8020508:	4619      	moveq	r1, r3
 802050a:	4610      	moveq	r0, r2
 802050c:	bd30      	pop	{r4, r5, pc}
 802050e:	ea91 0f03 	teq	r1, r3
 8020512:	bf1e      	ittt	ne
 8020514:	2100      	movne	r1, #0
 8020516:	2000      	movne	r0, #0
 8020518:	bd30      	popne	{r4, r5, pc}
 802051a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 802051e:	d105      	bne.n	802052c <__adddf3+0x230>
 8020520:	0040      	lsls	r0, r0, #1
 8020522:	4149      	adcs	r1, r1
 8020524:	bf28      	it	cs
 8020526:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 802052a:	bd30      	pop	{r4, r5, pc}
 802052c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8020530:	bf3c      	itt	cc
 8020532:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8020536:	bd30      	popcc	{r4, r5, pc}
 8020538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 802053c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8020540:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8020544:	f04f 0000 	mov.w	r0, #0
 8020548:	bd30      	pop	{r4, r5, pc}
 802054a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 802054e:	bf1a      	itte	ne
 8020550:	4619      	movne	r1, r3
 8020552:	4610      	movne	r0, r2
 8020554:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8020558:	bf1c      	itt	ne
 802055a:	460b      	movne	r3, r1
 802055c:	4602      	movne	r2, r0
 802055e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8020562:	bf06      	itte	eq
 8020564:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8020568:	ea91 0f03 	teqeq	r1, r3
 802056c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8020570:	bd30      	pop	{r4, r5, pc}
 8020572:	bf00      	nop

08020574 <__aeabi_ui2d>:
 8020574:	f090 0f00 	teq	r0, #0
 8020578:	bf04      	itt	eq
 802057a:	2100      	moveq	r1, #0
 802057c:	4770      	bxeq	lr
 802057e:	b530      	push	{r4, r5, lr}
 8020580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8020584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8020588:	f04f 0500 	mov.w	r5, #0
 802058c:	f04f 0100 	mov.w	r1, #0
 8020590:	e750      	b.n	8020434 <__adddf3+0x138>
 8020592:	bf00      	nop

08020594 <__aeabi_i2d>:
 8020594:	f090 0f00 	teq	r0, #0
 8020598:	bf04      	itt	eq
 802059a:	2100      	moveq	r1, #0
 802059c:	4770      	bxeq	lr
 802059e:	b530      	push	{r4, r5, lr}
 80205a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80205a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80205a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80205ac:	bf48      	it	mi
 80205ae:	4240      	negmi	r0, r0
 80205b0:	f04f 0100 	mov.w	r1, #0
 80205b4:	e73e      	b.n	8020434 <__adddf3+0x138>
 80205b6:	bf00      	nop

080205b8 <__aeabi_f2d>:
 80205b8:	0042      	lsls	r2, r0, #1
 80205ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80205be:	ea4f 0131 	mov.w	r1, r1, rrx
 80205c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80205c6:	bf1f      	itttt	ne
 80205c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80205cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80205d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80205d4:	4770      	bxne	lr
 80205d6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80205da:	bf08      	it	eq
 80205dc:	4770      	bxeq	lr
 80205de:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80205e2:	bf04      	itt	eq
 80205e4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80205e8:	4770      	bxeq	lr
 80205ea:	b530      	push	{r4, r5, lr}
 80205ec:	f44f 7460 	mov.w	r4, #896	; 0x380
 80205f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80205f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80205f8:	e71c      	b.n	8020434 <__adddf3+0x138>
 80205fa:	bf00      	nop

080205fc <__aeabi_ul2d>:
 80205fc:	ea50 0201 	orrs.w	r2, r0, r1
 8020600:	bf08      	it	eq
 8020602:	4770      	bxeq	lr
 8020604:	b530      	push	{r4, r5, lr}
 8020606:	f04f 0500 	mov.w	r5, #0
 802060a:	e00a      	b.n	8020622 <__aeabi_l2d+0x16>

0802060c <__aeabi_l2d>:
 802060c:	ea50 0201 	orrs.w	r2, r0, r1
 8020610:	bf08      	it	eq
 8020612:	4770      	bxeq	lr
 8020614:	b530      	push	{r4, r5, lr}
 8020616:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 802061a:	d502      	bpl.n	8020622 <__aeabi_l2d+0x16>
 802061c:	4240      	negs	r0, r0
 802061e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8020622:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8020626:	f104 0432 	add.w	r4, r4, #50	; 0x32
 802062a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 802062e:	f43f aed8 	beq.w	80203e2 <__adddf3+0xe6>
 8020632:	f04f 0203 	mov.w	r2, #3
 8020636:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 802063a:	bf18      	it	ne
 802063c:	3203      	addne	r2, #3
 802063e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8020642:	bf18      	it	ne
 8020644:	3203      	addne	r2, #3
 8020646:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 802064a:	f1c2 0320 	rsb	r3, r2, #32
 802064e:	fa00 fc03 	lsl.w	ip, r0, r3
 8020652:	fa20 f002 	lsr.w	r0, r0, r2
 8020656:	fa01 fe03 	lsl.w	lr, r1, r3
 802065a:	ea40 000e 	orr.w	r0, r0, lr
 802065e:	fa21 f102 	lsr.w	r1, r1, r2
 8020662:	4414      	add	r4, r2
 8020664:	e6bd      	b.n	80203e2 <__adddf3+0xe6>
 8020666:	bf00      	nop

08020668 <__aeabi_dmul>:
 8020668:	b570      	push	{r4, r5, r6, lr}
 802066a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 802066e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8020672:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8020676:	bf1d      	ittte	ne
 8020678:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 802067c:	ea94 0f0c 	teqne	r4, ip
 8020680:	ea95 0f0c 	teqne	r5, ip
 8020684:	f000 f8de 	bleq	8020844 <__aeabi_dmul+0x1dc>
 8020688:	442c      	add	r4, r5
 802068a:	ea81 0603 	eor.w	r6, r1, r3
 802068e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8020692:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8020696:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 802069a:	bf18      	it	ne
 802069c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80206a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80206a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80206a8:	d038      	beq.n	802071c <__aeabi_dmul+0xb4>
 80206aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80206ae:	f04f 0500 	mov.w	r5, #0
 80206b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80206b6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80206ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80206be:	f04f 0600 	mov.w	r6, #0
 80206c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80206c6:	f09c 0f00 	teq	ip, #0
 80206ca:	bf18      	it	ne
 80206cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80206d0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80206d4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80206d8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80206dc:	d204      	bcs.n	80206e8 <__aeabi_dmul+0x80>
 80206de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80206e2:	416d      	adcs	r5, r5
 80206e4:	eb46 0606 	adc.w	r6, r6, r6
 80206e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80206ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80206f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80206f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80206f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80206fc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8020700:	bf88      	it	hi
 8020702:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8020706:	d81e      	bhi.n	8020746 <__aeabi_dmul+0xde>
 8020708:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 802070c:	bf08      	it	eq
 802070e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8020712:	f150 0000 	adcs.w	r0, r0, #0
 8020716:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 802071a:	bd70      	pop	{r4, r5, r6, pc}
 802071c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8020720:	ea46 0101 	orr.w	r1, r6, r1
 8020724:	ea40 0002 	orr.w	r0, r0, r2
 8020728:	ea81 0103 	eor.w	r1, r1, r3
 802072c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8020730:	bfc2      	ittt	gt
 8020732:	ebd4 050c 	rsbsgt	r5, r4, ip
 8020736:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 802073a:	bd70      	popgt	{r4, r5, r6, pc}
 802073c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8020740:	f04f 0e00 	mov.w	lr, #0
 8020744:	3c01      	subs	r4, #1
 8020746:	f300 80ab 	bgt.w	80208a0 <__aeabi_dmul+0x238>
 802074a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 802074e:	bfde      	ittt	le
 8020750:	2000      	movle	r0, #0
 8020752:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8020756:	bd70      	pople	{r4, r5, r6, pc}
 8020758:	f1c4 0400 	rsb	r4, r4, #0
 802075c:	3c20      	subs	r4, #32
 802075e:	da35      	bge.n	80207cc <__aeabi_dmul+0x164>
 8020760:	340c      	adds	r4, #12
 8020762:	dc1b      	bgt.n	802079c <__aeabi_dmul+0x134>
 8020764:	f104 0414 	add.w	r4, r4, #20
 8020768:	f1c4 0520 	rsb	r5, r4, #32
 802076c:	fa00 f305 	lsl.w	r3, r0, r5
 8020770:	fa20 f004 	lsr.w	r0, r0, r4
 8020774:	fa01 f205 	lsl.w	r2, r1, r5
 8020778:	ea40 0002 	orr.w	r0, r0, r2
 802077c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8020780:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8020784:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8020788:	fa21 f604 	lsr.w	r6, r1, r4
 802078c:	eb42 0106 	adc.w	r1, r2, r6
 8020790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8020794:	bf08      	it	eq
 8020796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 802079a:	bd70      	pop	{r4, r5, r6, pc}
 802079c:	f1c4 040c 	rsb	r4, r4, #12
 80207a0:	f1c4 0520 	rsb	r5, r4, #32
 80207a4:	fa00 f304 	lsl.w	r3, r0, r4
 80207a8:	fa20 f005 	lsr.w	r0, r0, r5
 80207ac:	fa01 f204 	lsl.w	r2, r1, r4
 80207b0:	ea40 0002 	orr.w	r0, r0, r2
 80207b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80207b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80207bc:	f141 0100 	adc.w	r1, r1, #0
 80207c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80207c4:	bf08      	it	eq
 80207c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80207ca:	bd70      	pop	{r4, r5, r6, pc}
 80207cc:	f1c4 0520 	rsb	r5, r4, #32
 80207d0:	fa00 f205 	lsl.w	r2, r0, r5
 80207d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80207d8:	fa20 f304 	lsr.w	r3, r0, r4
 80207dc:	fa01 f205 	lsl.w	r2, r1, r5
 80207e0:	ea43 0302 	orr.w	r3, r3, r2
 80207e4:	fa21 f004 	lsr.w	r0, r1, r4
 80207e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80207ec:	fa21 f204 	lsr.w	r2, r1, r4
 80207f0:	ea20 0002 	bic.w	r0, r0, r2
 80207f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80207f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80207fc:	bf08      	it	eq
 80207fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8020802:	bd70      	pop	{r4, r5, r6, pc}
 8020804:	f094 0f00 	teq	r4, #0
 8020808:	d10f      	bne.n	802082a <__aeabi_dmul+0x1c2>
 802080a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 802080e:	0040      	lsls	r0, r0, #1
 8020810:	eb41 0101 	adc.w	r1, r1, r1
 8020814:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8020818:	bf08      	it	eq
 802081a:	3c01      	subeq	r4, #1
 802081c:	d0f7      	beq.n	802080e <__aeabi_dmul+0x1a6>
 802081e:	ea41 0106 	orr.w	r1, r1, r6
 8020822:	f095 0f00 	teq	r5, #0
 8020826:	bf18      	it	ne
 8020828:	4770      	bxne	lr
 802082a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 802082e:	0052      	lsls	r2, r2, #1
 8020830:	eb43 0303 	adc.w	r3, r3, r3
 8020834:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8020838:	bf08      	it	eq
 802083a:	3d01      	subeq	r5, #1
 802083c:	d0f7      	beq.n	802082e <__aeabi_dmul+0x1c6>
 802083e:	ea43 0306 	orr.w	r3, r3, r6
 8020842:	4770      	bx	lr
 8020844:	ea94 0f0c 	teq	r4, ip
 8020848:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 802084c:	bf18      	it	ne
 802084e:	ea95 0f0c 	teqne	r5, ip
 8020852:	d00c      	beq.n	802086e <__aeabi_dmul+0x206>
 8020854:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8020858:	bf18      	it	ne
 802085a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 802085e:	d1d1      	bne.n	8020804 <__aeabi_dmul+0x19c>
 8020860:	ea81 0103 	eor.w	r1, r1, r3
 8020864:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8020868:	f04f 0000 	mov.w	r0, #0
 802086c:	bd70      	pop	{r4, r5, r6, pc}
 802086e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8020872:	bf06      	itte	eq
 8020874:	4610      	moveq	r0, r2
 8020876:	4619      	moveq	r1, r3
 8020878:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 802087c:	d019      	beq.n	80208b2 <__aeabi_dmul+0x24a>
 802087e:	ea94 0f0c 	teq	r4, ip
 8020882:	d102      	bne.n	802088a <__aeabi_dmul+0x222>
 8020884:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8020888:	d113      	bne.n	80208b2 <__aeabi_dmul+0x24a>
 802088a:	ea95 0f0c 	teq	r5, ip
 802088e:	d105      	bne.n	802089c <__aeabi_dmul+0x234>
 8020890:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8020894:	bf1c      	itt	ne
 8020896:	4610      	movne	r0, r2
 8020898:	4619      	movne	r1, r3
 802089a:	d10a      	bne.n	80208b2 <__aeabi_dmul+0x24a>
 802089c:	ea81 0103 	eor.w	r1, r1, r3
 80208a0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80208a4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80208a8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80208ac:	f04f 0000 	mov.w	r0, #0
 80208b0:	bd70      	pop	{r4, r5, r6, pc}
 80208b2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80208b6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80208ba:	bd70      	pop	{r4, r5, r6, pc}

080208bc <__aeabi_ddiv>:
 80208bc:	b570      	push	{r4, r5, r6, lr}
 80208be:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80208c2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80208c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80208ca:	bf1d      	ittte	ne
 80208cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80208d0:	ea94 0f0c 	teqne	r4, ip
 80208d4:	ea95 0f0c 	teqne	r5, ip
 80208d8:	f000 f8a7 	bleq	8020a2a <__aeabi_ddiv+0x16e>
 80208dc:	eba4 0405 	sub.w	r4, r4, r5
 80208e0:	ea81 0e03 	eor.w	lr, r1, r3
 80208e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80208e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80208ec:	f000 8088 	beq.w	8020a00 <__aeabi_ddiv+0x144>
 80208f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80208f4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80208f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80208fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8020900:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8020904:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8020908:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 802090c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8020910:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8020914:	429d      	cmp	r5, r3
 8020916:	bf08      	it	eq
 8020918:	4296      	cmpeq	r6, r2
 802091a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 802091e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8020922:	d202      	bcs.n	802092a <__aeabi_ddiv+0x6e>
 8020924:	085b      	lsrs	r3, r3, #1
 8020926:	ea4f 0232 	mov.w	r2, r2, rrx
 802092a:	1ab6      	subs	r6, r6, r2
 802092c:	eb65 0503 	sbc.w	r5, r5, r3
 8020930:	085b      	lsrs	r3, r3, #1
 8020932:	ea4f 0232 	mov.w	r2, r2, rrx
 8020936:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 802093a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 802093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8020942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8020946:	bf22      	ittt	cs
 8020948:	1ab6      	subcs	r6, r6, r2
 802094a:	4675      	movcs	r5, lr
 802094c:	ea40 000c 	orrcs.w	r0, r0, ip
 8020950:	085b      	lsrs	r3, r3, #1
 8020952:	ea4f 0232 	mov.w	r2, r2, rrx
 8020956:	ebb6 0e02 	subs.w	lr, r6, r2
 802095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 802095e:	bf22      	ittt	cs
 8020960:	1ab6      	subcs	r6, r6, r2
 8020962:	4675      	movcs	r5, lr
 8020964:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8020968:	085b      	lsrs	r3, r3, #1
 802096a:	ea4f 0232 	mov.w	r2, r2, rrx
 802096e:	ebb6 0e02 	subs.w	lr, r6, r2
 8020972:	eb75 0e03 	sbcs.w	lr, r5, r3
 8020976:	bf22      	ittt	cs
 8020978:	1ab6      	subcs	r6, r6, r2
 802097a:	4675      	movcs	r5, lr
 802097c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8020980:	085b      	lsrs	r3, r3, #1
 8020982:	ea4f 0232 	mov.w	r2, r2, rrx
 8020986:	ebb6 0e02 	subs.w	lr, r6, r2
 802098a:	eb75 0e03 	sbcs.w	lr, r5, r3
 802098e:	bf22      	ittt	cs
 8020990:	1ab6      	subcs	r6, r6, r2
 8020992:	4675      	movcs	r5, lr
 8020994:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8020998:	ea55 0e06 	orrs.w	lr, r5, r6
 802099c:	d018      	beq.n	80209d0 <__aeabi_ddiv+0x114>
 802099e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80209a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80209a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80209aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80209ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80209b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80209b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80209ba:	d1c0      	bne.n	802093e <__aeabi_ddiv+0x82>
 80209bc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80209c0:	d10b      	bne.n	80209da <__aeabi_ddiv+0x11e>
 80209c2:	ea41 0100 	orr.w	r1, r1, r0
 80209c6:	f04f 0000 	mov.w	r0, #0
 80209ca:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80209ce:	e7b6      	b.n	802093e <__aeabi_ddiv+0x82>
 80209d0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80209d4:	bf04      	itt	eq
 80209d6:	4301      	orreq	r1, r0
 80209d8:	2000      	moveq	r0, #0
 80209da:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80209de:	bf88      	it	hi
 80209e0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80209e4:	f63f aeaf 	bhi.w	8020746 <__aeabi_dmul+0xde>
 80209e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80209ec:	bf04      	itt	eq
 80209ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80209f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80209f6:	f150 0000 	adcs.w	r0, r0, #0
 80209fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80209fe:	bd70      	pop	{r4, r5, r6, pc}
 8020a00:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8020a04:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8020a08:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8020a0c:	bfc2      	ittt	gt
 8020a0e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8020a12:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8020a16:	bd70      	popgt	{r4, r5, r6, pc}
 8020a18:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8020a1c:	f04f 0e00 	mov.w	lr, #0
 8020a20:	3c01      	subs	r4, #1
 8020a22:	e690      	b.n	8020746 <__aeabi_dmul+0xde>
 8020a24:	ea45 0e06 	orr.w	lr, r5, r6
 8020a28:	e68d      	b.n	8020746 <__aeabi_dmul+0xde>
 8020a2a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8020a2e:	ea94 0f0c 	teq	r4, ip
 8020a32:	bf08      	it	eq
 8020a34:	ea95 0f0c 	teqeq	r5, ip
 8020a38:	f43f af3b 	beq.w	80208b2 <__aeabi_dmul+0x24a>
 8020a3c:	ea94 0f0c 	teq	r4, ip
 8020a40:	d10a      	bne.n	8020a58 <__aeabi_ddiv+0x19c>
 8020a42:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8020a46:	f47f af34 	bne.w	80208b2 <__aeabi_dmul+0x24a>
 8020a4a:	ea95 0f0c 	teq	r5, ip
 8020a4e:	f47f af25 	bne.w	802089c <__aeabi_dmul+0x234>
 8020a52:	4610      	mov	r0, r2
 8020a54:	4619      	mov	r1, r3
 8020a56:	e72c      	b.n	80208b2 <__aeabi_dmul+0x24a>
 8020a58:	ea95 0f0c 	teq	r5, ip
 8020a5c:	d106      	bne.n	8020a6c <__aeabi_ddiv+0x1b0>
 8020a5e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8020a62:	f43f aefd 	beq.w	8020860 <__aeabi_dmul+0x1f8>
 8020a66:	4610      	mov	r0, r2
 8020a68:	4619      	mov	r1, r3
 8020a6a:	e722      	b.n	80208b2 <__aeabi_dmul+0x24a>
 8020a6c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8020a70:	bf18      	it	ne
 8020a72:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8020a76:	f47f aec5 	bne.w	8020804 <__aeabi_dmul+0x19c>
 8020a7a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8020a7e:	f47f af0d 	bne.w	802089c <__aeabi_dmul+0x234>
 8020a82:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8020a86:	f47f aeeb 	bne.w	8020860 <__aeabi_dmul+0x1f8>
 8020a8a:	e712      	b.n	80208b2 <__aeabi_dmul+0x24a>

08020a8c <__gedf2>:
 8020a8c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8020a90:	e006      	b.n	8020aa0 <__cmpdf2+0x4>
 8020a92:	bf00      	nop

08020a94 <__ledf2>:
 8020a94:	f04f 0c01 	mov.w	ip, #1
 8020a98:	e002      	b.n	8020aa0 <__cmpdf2+0x4>
 8020a9a:	bf00      	nop

08020a9c <__cmpdf2>:
 8020a9c:	f04f 0c01 	mov.w	ip, #1
 8020aa0:	f84d cd04 	str.w	ip, [sp, #-4]!
 8020aa4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8020aa8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8020aac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8020ab0:	bf18      	it	ne
 8020ab2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8020ab6:	d01b      	beq.n	8020af0 <__cmpdf2+0x54>
 8020ab8:	b001      	add	sp, #4
 8020aba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8020abe:	bf0c      	ite	eq
 8020ac0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8020ac4:	ea91 0f03 	teqne	r1, r3
 8020ac8:	bf02      	ittt	eq
 8020aca:	ea90 0f02 	teqeq	r0, r2
 8020ace:	2000      	moveq	r0, #0
 8020ad0:	4770      	bxeq	lr
 8020ad2:	f110 0f00 	cmn.w	r0, #0
 8020ad6:	ea91 0f03 	teq	r1, r3
 8020ada:	bf58      	it	pl
 8020adc:	4299      	cmppl	r1, r3
 8020ade:	bf08      	it	eq
 8020ae0:	4290      	cmpeq	r0, r2
 8020ae2:	bf2c      	ite	cs
 8020ae4:	17d8      	asrcs	r0, r3, #31
 8020ae6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8020aea:	f040 0001 	orr.w	r0, r0, #1
 8020aee:	4770      	bx	lr
 8020af0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8020af4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8020af8:	d102      	bne.n	8020b00 <__cmpdf2+0x64>
 8020afa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8020afe:	d107      	bne.n	8020b10 <__cmpdf2+0x74>
 8020b00:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8020b04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8020b08:	d1d6      	bne.n	8020ab8 <__cmpdf2+0x1c>
 8020b0a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8020b0e:	d0d3      	beq.n	8020ab8 <__cmpdf2+0x1c>
 8020b10:	f85d 0b04 	ldr.w	r0, [sp], #4
 8020b14:	4770      	bx	lr
 8020b16:	bf00      	nop

08020b18 <__aeabi_cdrcmple>:
 8020b18:	4684      	mov	ip, r0
 8020b1a:	4610      	mov	r0, r2
 8020b1c:	4662      	mov	r2, ip
 8020b1e:	468c      	mov	ip, r1
 8020b20:	4619      	mov	r1, r3
 8020b22:	4663      	mov	r3, ip
 8020b24:	e000      	b.n	8020b28 <__aeabi_cdcmpeq>
 8020b26:	bf00      	nop

08020b28 <__aeabi_cdcmpeq>:
 8020b28:	b501      	push	{r0, lr}
 8020b2a:	f7ff ffb7 	bl	8020a9c <__cmpdf2>
 8020b2e:	2800      	cmp	r0, #0
 8020b30:	bf48      	it	mi
 8020b32:	f110 0f00 	cmnmi.w	r0, #0
 8020b36:	bd01      	pop	{r0, pc}

08020b38 <__aeabi_dcmpeq>:
 8020b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8020b3c:	f7ff fff4 	bl	8020b28 <__aeabi_cdcmpeq>
 8020b40:	bf0c      	ite	eq
 8020b42:	2001      	moveq	r0, #1
 8020b44:	2000      	movne	r0, #0
 8020b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8020b4a:	bf00      	nop

08020b4c <__aeabi_dcmplt>:
 8020b4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8020b50:	f7ff ffea 	bl	8020b28 <__aeabi_cdcmpeq>
 8020b54:	bf34      	ite	cc
 8020b56:	2001      	movcc	r0, #1
 8020b58:	2000      	movcs	r0, #0
 8020b5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8020b5e:	bf00      	nop

08020b60 <__aeabi_dcmple>:
 8020b60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8020b64:	f7ff ffe0 	bl	8020b28 <__aeabi_cdcmpeq>
 8020b68:	bf94      	ite	ls
 8020b6a:	2001      	movls	r0, #1
 8020b6c:	2000      	movhi	r0, #0
 8020b6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8020b72:	bf00      	nop

08020b74 <__aeabi_dcmpge>:
 8020b74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8020b78:	f7ff ffce 	bl	8020b18 <__aeabi_cdrcmple>
 8020b7c:	bf94      	ite	ls
 8020b7e:	2001      	movls	r0, #1
 8020b80:	2000      	movhi	r0, #0
 8020b82:	f85d fb08 	ldr.w	pc, [sp], #8
 8020b86:	bf00      	nop

08020b88 <__aeabi_dcmpgt>:
 8020b88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8020b8c:	f7ff ffc4 	bl	8020b18 <__aeabi_cdrcmple>
 8020b90:	bf34      	ite	cc
 8020b92:	2001      	movcc	r0, #1
 8020b94:	2000      	movcs	r0, #0
 8020b96:	f85d fb08 	ldr.w	pc, [sp], #8
 8020b9a:	bf00      	nop

08020b9c <__aeabi_dcmpun>:
 8020b9c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8020ba0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8020ba4:	d102      	bne.n	8020bac <__aeabi_dcmpun+0x10>
 8020ba6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8020baa:	d10a      	bne.n	8020bc2 <__aeabi_dcmpun+0x26>
 8020bac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8020bb0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8020bb4:	d102      	bne.n	8020bbc <__aeabi_dcmpun+0x20>
 8020bb6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8020bba:	d102      	bne.n	8020bc2 <__aeabi_dcmpun+0x26>
 8020bbc:	f04f 0000 	mov.w	r0, #0
 8020bc0:	4770      	bx	lr
 8020bc2:	f04f 0001 	mov.w	r0, #1
 8020bc6:	4770      	bx	lr

08020bc8 <__aeabi_d2iz>:
 8020bc8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8020bcc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8020bd0:	d215      	bcs.n	8020bfe <__aeabi_d2iz+0x36>
 8020bd2:	d511      	bpl.n	8020bf8 <__aeabi_d2iz+0x30>
 8020bd4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8020bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8020bdc:	d912      	bls.n	8020c04 <__aeabi_d2iz+0x3c>
 8020bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8020be2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8020be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8020bea:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8020bee:	fa23 f002 	lsr.w	r0, r3, r2
 8020bf2:	bf18      	it	ne
 8020bf4:	4240      	negne	r0, r0
 8020bf6:	4770      	bx	lr
 8020bf8:	f04f 0000 	mov.w	r0, #0
 8020bfc:	4770      	bx	lr
 8020bfe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8020c02:	d105      	bne.n	8020c10 <__aeabi_d2iz+0x48>
 8020c04:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8020c08:	bf08      	it	eq
 8020c0a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8020c0e:	4770      	bx	lr
 8020c10:	f04f 0000 	mov.w	r0, #0
 8020c14:	4770      	bx	lr
 8020c16:	bf00      	nop

08020c18 <__aeabi_d2uiz>:
 8020c18:	004a      	lsls	r2, r1, #1
 8020c1a:	d211      	bcs.n	8020c40 <__aeabi_d2uiz+0x28>
 8020c1c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8020c20:	d211      	bcs.n	8020c46 <__aeabi_d2uiz+0x2e>
 8020c22:	d50d      	bpl.n	8020c40 <__aeabi_d2uiz+0x28>
 8020c24:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8020c28:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8020c2c:	d40e      	bmi.n	8020c4c <__aeabi_d2uiz+0x34>
 8020c2e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8020c32:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8020c36:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8020c3a:	fa23 f002 	lsr.w	r0, r3, r2
 8020c3e:	4770      	bx	lr
 8020c40:	f04f 0000 	mov.w	r0, #0
 8020c44:	4770      	bx	lr
 8020c46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8020c4a:	d102      	bne.n	8020c52 <__aeabi_d2uiz+0x3a>
 8020c4c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8020c50:	4770      	bx	lr
 8020c52:	f04f 0000 	mov.w	r0, #0
 8020c56:	4770      	bx	lr

08020c58 <__aeabi_d2f>:
 8020c58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8020c5c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8020c60:	bf24      	itt	cs
 8020c62:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8020c66:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8020c6a:	d90d      	bls.n	8020c88 <__aeabi_d2f+0x30>
 8020c6c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8020c70:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8020c74:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8020c78:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8020c7c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8020c80:	bf08      	it	eq
 8020c82:	f020 0001 	biceq.w	r0, r0, #1
 8020c86:	4770      	bx	lr
 8020c88:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8020c8c:	d121      	bne.n	8020cd2 <__aeabi_d2f+0x7a>
 8020c8e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8020c92:	bfbc      	itt	lt
 8020c94:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8020c98:	4770      	bxlt	lr
 8020c9a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8020c9e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8020ca2:	f1c2 0218 	rsb	r2, r2, #24
 8020ca6:	f1c2 0c20 	rsb	ip, r2, #32
 8020caa:	fa10 f30c 	lsls.w	r3, r0, ip
 8020cae:	fa20 f002 	lsr.w	r0, r0, r2
 8020cb2:	bf18      	it	ne
 8020cb4:	f040 0001 	orrne.w	r0, r0, #1
 8020cb8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8020cbc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8020cc0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8020cc4:	ea40 000c 	orr.w	r0, r0, ip
 8020cc8:	fa23 f302 	lsr.w	r3, r3, r2
 8020ccc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8020cd0:	e7cc      	b.n	8020c6c <__aeabi_d2f+0x14>
 8020cd2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8020cd6:	d107      	bne.n	8020ce8 <__aeabi_d2f+0x90>
 8020cd8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8020cdc:	bf1e      	ittt	ne
 8020cde:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8020ce2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8020ce6:	4770      	bxne	lr
 8020ce8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8020cec:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8020cf0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8020cf4:	4770      	bx	lr
 8020cf6:	bf00      	nop

08020cf8 <__aeabi_uldivmod>:
 8020cf8:	b953      	cbnz	r3, 8020d10 <__aeabi_uldivmod+0x18>
 8020cfa:	b94a      	cbnz	r2, 8020d10 <__aeabi_uldivmod+0x18>
 8020cfc:	2900      	cmp	r1, #0
 8020cfe:	bf08      	it	eq
 8020d00:	2800      	cmpeq	r0, #0
 8020d02:	bf1c      	itt	ne
 8020d04:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8020d08:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8020d0c:	f000 b994 	b.w	8021038 <__aeabi_idiv0>
 8020d10:	f1ad 0c08 	sub.w	ip, sp, #8
 8020d14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8020d18:	f000 f828 	bl	8020d6c <__udivmoddi4>
 8020d1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8020d20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8020d24:	b004      	add	sp, #16
 8020d26:	4770      	bx	lr

08020d28 <__aeabi_d2ulz>:
 8020d28:	b5d0      	push	{r4, r6, r7, lr}
 8020d2a:	2200      	movs	r2, #0
 8020d2c:	4b0d      	ldr	r3, [pc, #52]	; (8020d64 <__aeabi_d2ulz+0x3c>)
 8020d2e:	4606      	mov	r6, r0
 8020d30:	460f      	mov	r7, r1
 8020d32:	f7ff fc99 	bl	8020668 <__aeabi_dmul>
 8020d36:	f7ff ff6f 	bl	8020c18 <__aeabi_d2uiz>
 8020d3a:	4604      	mov	r4, r0
 8020d3c:	f7ff fc1a 	bl	8020574 <__aeabi_ui2d>
 8020d40:	2200      	movs	r2, #0
 8020d42:	4b09      	ldr	r3, [pc, #36]	; (8020d68 <__aeabi_d2ulz+0x40>)
 8020d44:	f7ff fc90 	bl	8020668 <__aeabi_dmul>
 8020d48:	4602      	mov	r2, r0
 8020d4a:	460b      	mov	r3, r1
 8020d4c:	4630      	mov	r0, r6
 8020d4e:	4639      	mov	r1, r7
 8020d50:	f7ff fad2 	bl	80202f8 <__aeabi_dsub>
 8020d54:	f7ff ff60 	bl	8020c18 <__aeabi_d2uiz>
 8020d58:	2200      	movs	r2, #0
 8020d5a:	4623      	mov	r3, r4
 8020d5c:	4310      	orrs	r0, r2
 8020d5e:	4619      	mov	r1, r3
 8020d60:	bdd0      	pop	{r4, r6, r7, pc}
 8020d62:	bf00      	nop
 8020d64:	3df00000 	.word	0x3df00000
 8020d68:	41f00000 	.word	0x41f00000

08020d6c <__udivmoddi4>:
 8020d6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8020d70:	9e08      	ldr	r6, [sp, #32]
 8020d72:	4604      	mov	r4, r0
 8020d74:	4688      	mov	r8, r1
 8020d76:	2b00      	cmp	r3, #0
 8020d78:	d14b      	bne.n	8020e12 <__udivmoddi4+0xa6>
 8020d7a:	428a      	cmp	r2, r1
 8020d7c:	4615      	mov	r5, r2
 8020d7e:	d967      	bls.n	8020e50 <__udivmoddi4+0xe4>
 8020d80:	fab2 f282 	clz	r2, r2
 8020d84:	b14a      	cbz	r2, 8020d9a <__udivmoddi4+0x2e>
 8020d86:	f1c2 0720 	rsb	r7, r2, #32
 8020d8a:	fa01 f302 	lsl.w	r3, r1, r2
 8020d8e:	fa20 f707 	lsr.w	r7, r0, r7
 8020d92:	4095      	lsls	r5, r2
 8020d94:	ea47 0803 	orr.w	r8, r7, r3
 8020d98:	4094      	lsls	r4, r2
 8020d9a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8020d9e:	0c23      	lsrs	r3, r4, #16
 8020da0:	fbb8 f7fe 	udiv	r7, r8, lr
 8020da4:	fa1f fc85 	uxth.w	ip, r5
 8020da8:	fb0e 8817 	mls	r8, lr, r7, r8
 8020dac:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8020db0:	fb07 f10c 	mul.w	r1, r7, ip
 8020db4:	4299      	cmp	r1, r3
 8020db6:	d909      	bls.n	8020dcc <__udivmoddi4+0x60>
 8020db8:	18eb      	adds	r3, r5, r3
 8020dba:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8020dbe:	f080 811b 	bcs.w	8020ff8 <__udivmoddi4+0x28c>
 8020dc2:	4299      	cmp	r1, r3
 8020dc4:	f240 8118 	bls.w	8020ff8 <__udivmoddi4+0x28c>
 8020dc8:	3f02      	subs	r7, #2
 8020dca:	442b      	add	r3, r5
 8020dcc:	1a5b      	subs	r3, r3, r1
 8020dce:	b2a4      	uxth	r4, r4
 8020dd0:	fbb3 f0fe 	udiv	r0, r3, lr
 8020dd4:	fb0e 3310 	mls	r3, lr, r0, r3
 8020dd8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8020ddc:	fb00 fc0c 	mul.w	ip, r0, ip
 8020de0:	45a4      	cmp	ip, r4
 8020de2:	d909      	bls.n	8020df8 <__udivmoddi4+0x8c>
 8020de4:	192c      	adds	r4, r5, r4
 8020de6:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8020dea:	f080 8107 	bcs.w	8020ffc <__udivmoddi4+0x290>
 8020dee:	45a4      	cmp	ip, r4
 8020df0:	f240 8104 	bls.w	8020ffc <__udivmoddi4+0x290>
 8020df4:	3802      	subs	r0, #2
 8020df6:	442c      	add	r4, r5
 8020df8:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8020dfc:	eba4 040c 	sub.w	r4, r4, ip
 8020e00:	2700      	movs	r7, #0
 8020e02:	b11e      	cbz	r6, 8020e0c <__udivmoddi4+0xa0>
 8020e04:	40d4      	lsrs	r4, r2
 8020e06:	2300      	movs	r3, #0
 8020e08:	e9c6 4300 	strd	r4, r3, [r6]
 8020e0c:	4639      	mov	r1, r7
 8020e0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8020e12:	428b      	cmp	r3, r1
 8020e14:	d909      	bls.n	8020e2a <__udivmoddi4+0xbe>
 8020e16:	2e00      	cmp	r6, #0
 8020e18:	f000 80eb 	beq.w	8020ff2 <__udivmoddi4+0x286>
 8020e1c:	2700      	movs	r7, #0
 8020e1e:	e9c6 0100 	strd	r0, r1, [r6]
 8020e22:	4638      	mov	r0, r7
 8020e24:	4639      	mov	r1, r7
 8020e26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8020e2a:	fab3 f783 	clz	r7, r3
 8020e2e:	2f00      	cmp	r7, #0
 8020e30:	d147      	bne.n	8020ec2 <__udivmoddi4+0x156>
 8020e32:	428b      	cmp	r3, r1
 8020e34:	d302      	bcc.n	8020e3c <__udivmoddi4+0xd0>
 8020e36:	4282      	cmp	r2, r0
 8020e38:	f200 80fa 	bhi.w	8021030 <__udivmoddi4+0x2c4>
 8020e3c:	1a84      	subs	r4, r0, r2
 8020e3e:	eb61 0303 	sbc.w	r3, r1, r3
 8020e42:	2001      	movs	r0, #1
 8020e44:	4698      	mov	r8, r3
 8020e46:	2e00      	cmp	r6, #0
 8020e48:	d0e0      	beq.n	8020e0c <__udivmoddi4+0xa0>
 8020e4a:	e9c6 4800 	strd	r4, r8, [r6]
 8020e4e:	e7dd      	b.n	8020e0c <__udivmoddi4+0xa0>
 8020e50:	b902      	cbnz	r2, 8020e54 <__udivmoddi4+0xe8>
 8020e52:	deff      	udf	#255	; 0xff
 8020e54:	fab2 f282 	clz	r2, r2
 8020e58:	2a00      	cmp	r2, #0
 8020e5a:	f040 808f 	bne.w	8020f7c <__udivmoddi4+0x210>
 8020e5e:	1b49      	subs	r1, r1, r5
 8020e60:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8020e64:	fa1f f885 	uxth.w	r8, r5
 8020e68:	2701      	movs	r7, #1
 8020e6a:	fbb1 fcfe 	udiv	ip, r1, lr
 8020e6e:	0c23      	lsrs	r3, r4, #16
 8020e70:	fb0e 111c 	mls	r1, lr, ip, r1
 8020e74:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8020e78:	fb08 f10c 	mul.w	r1, r8, ip
 8020e7c:	4299      	cmp	r1, r3
 8020e7e:	d907      	bls.n	8020e90 <__udivmoddi4+0x124>
 8020e80:	18eb      	adds	r3, r5, r3
 8020e82:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8020e86:	d202      	bcs.n	8020e8e <__udivmoddi4+0x122>
 8020e88:	4299      	cmp	r1, r3
 8020e8a:	f200 80cd 	bhi.w	8021028 <__udivmoddi4+0x2bc>
 8020e8e:	4684      	mov	ip, r0
 8020e90:	1a59      	subs	r1, r3, r1
 8020e92:	b2a3      	uxth	r3, r4
 8020e94:	fbb1 f0fe 	udiv	r0, r1, lr
 8020e98:	fb0e 1410 	mls	r4, lr, r0, r1
 8020e9c:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8020ea0:	fb08 f800 	mul.w	r8, r8, r0
 8020ea4:	45a0      	cmp	r8, r4
 8020ea6:	d907      	bls.n	8020eb8 <__udivmoddi4+0x14c>
 8020ea8:	192c      	adds	r4, r5, r4
 8020eaa:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8020eae:	d202      	bcs.n	8020eb6 <__udivmoddi4+0x14a>
 8020eb0:	45a0      	cmp	r8, r4
 8020eb2:	f200 80b6 	bhi.w	8021022 <__udivmoddi4+0x2b6>
 8020eb6:	4618      	mov	r0, r3
 8020eb8:	eba4 0408 	sub.w	r4, r4, r8
 8020ebc:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8020ec0:	e79f      	b.n	8020e02 <__udivmoddi4+0x96>
 8020ec2:	f1c7 0c20 	rsb	ip, r7, #32
 8020ec6:	40bb      	lsls	r3, r7
 8020ec8:	fa22 fe0c 	lsr.w	lr, r2, ip
 8020ecc:	ea4e 0e03 	orr.w	lr, lr, r3
 8020ed0:	fa01 f407 	lsl.w	r4, r1, r7
 8020ed4:	fa20 f50c 	lsr.w	r5, r0, ip
 8020ed8:	fa21 f30c 	lsr.w	r3, r1, ip
 8020edc:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8020ee0:	4325      	orrs	r5, r4
 8020ee2:	fbb3 f9f8 	udiv	r9, r3, r8
 8020ee6:	0c2c      	lsrs	r4, r5, #16
 8020ee8:	fb08 3319 	mls	r3, r8, r9, r3
 8020eec:	fa1f fa8e 	uxth.w	sl, lr
 8020ef0:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8020ef4:	fb09 f40a 	mul.w	r4, r9, sl
 8020ef8:	429c      	cmp	r4, r3
 8020efa:	fa02 f207 	lsl.w	r2, r2, r7
 8020efe:	fa00 f107 	lsl.w	r1, r0, r7
 8020f02:	d90b      	bls.n	8020f1c <__udivmoddi4+0x1b0>
 8020f04:	eb1e 0303 	adds.w	r3, lr, r3
 8020f08:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8020f0c:	f080 8087 	bcs.w	802101e <__udivmoddi4+0x2b2>
 8020f10:	429c      	cmp	r4, r3
 8020f12:	f240 8084 	bls.w	802101e <__udivmoddi4+0x2b2>
 8020f16:	f1a9 0902 	sub.w	r9, r9, #2
 8020f1a:	4473      	add	r3, lr
 8020f1c:	1b1b      	subs	r3, r3, r4
 8020f1e:	b2ad      	uxth	r5, r5
 8020f20:	fbb3 f0f8 	udiv	r0, r3, r8
 8020f24:	fb08 3310 	mls	r3, r8, r0, r3
 8020f28:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8020f2c:	fb00 fa0a 	mul.w	sl, r0, sl
 8020f30:	45a2      	cmp	sl, r4
 8020f32:	d908      	bls.n	8020f46 <__udivmoddi4+0x1da>
 8020f34:	eb1e 0404 	adds.w	r4, lr, r4
 8020f38:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8020f3c:	d26b      	bcs.n	8021016 <__udivmoddi4+0x2aa>
 8020f3e:	45a2      	cmp	sl, r4
 8020f40:	d969      	bls.n	8021016 <__udivmoddi4+0x2aa>
 8020f42:	3802      	subs	r0, #2
 8020f44:	4474      	add	r4, lr
 8020f46:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8020f4a:	fba0 8902 	umull	r8, r9, r0, r2
 8020f4e:	eba4 040a 	sub.w	r4, r4, sl
 8020f52:	454c      	cmp	r4, r9
 8020f54:	46c2      	mov	sl, r8
 8020f56:	464b      	mov	r3, r9
 8020f58:	d354      	bcc.n	8021004 <__udivmoddi4+0x298>
 8020f5a:	d051      	beq.n	8021000 <__udivmoddi4+0x294>
 8020f5c:	2e00      	cmp	r6, #0
 8020f5e:	d069      	beq.n	8021034 <__udivmoddi4+0x2c8>
 8020f60:	ebb1 050a 	subs.w	r5, r1, sl
 8020f64:	eb64 0403 	sbc.w	r4, r4, r3
 8020f68:	fa04 fc0c 	lsl.w	ip, r4, ip
 8020f6c:	40fd      	lsrs	r5, r7
 8020f6e:	40fc      	lsrs	r4, r7
 8020f70:	ea4c 0505 	orr.w	r5, ip, r5
 8020f74:	e9c6 5400 	strd	r5, r4, [r6]
 8020f78:	2700      	movs	r7, #0
 8020f7a:	e747      	b.n	8020e0c <__udivmoddi4+0xa0>
 8020f7c:	f1c2 0320 	rsb	r3, r2, #32
 8020f80:	fa20 f703 	lsr.w	r7, r0, r3
 8020f84:	4095      	lsls	r5, r2
 8020f86:	fa01 f002 	lsl.w	r0, r1, r2
 8020f8a:	fa21 f303 	lsr.w	r3, r1, r3
 8020f8e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8020f92:	4338      	orrs	r0, r7
 8020f94:	0c01      	lsrs	r1, r0, #16
 8020f96:	fbb3 f7fe 	udiv	r7, r3, lr
 8020f9a:	fa1f f885 	uxth.w	r8, r5
 8020f9e:	fb0e 3317 	mls	r3, lr, r7, r3
 8020fa2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8020fa6:	fb07 f308 	mul.w	r3, r7, r8
 8020faa:	428b      	cmp	r3, r1
 8020fac:	fa04 f402 	lsl.w	r4, r4, r2
 8020fb0:	d907      	bls.n	8020fc2 <__udivmoddi4+0x256>
 8020fb2:	1869      	adds	r1, r5, r1
 8020fb4:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 8020fb8:	d22f      	bcs.n	802101a <__udivmoddi4+0x2ae>
 8020fba:	428b      	cmp	r3, r1
 8020fbc:	d92d      	bls.n	802101a <__udivmoddi4+0x2ae>
 8020fbe:	3f02      	subs	r7, #2
 8020fc0:	4429      	add	r1, r5
 8020fc2:	1acb      	subs	r3, r1, r3
 8020fc4:	b281      	uxth	r1, r0
 8020fc6:	fbb3 f0fe 	udiv	r0, r3, lr
 8020fca:	fb0e 3310 	mls	r3, lr, r0, r3
 8020fce:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8020fd2:	fb00 f308 	mul.w	r3, r0, r8
 8020fd6:	428b      	cmp	r3, r1
 8020fd8:	d907      	bls.n	8020fea <__udivmoddi4+0x27e>
 8020fda:	1869      	adds	r1, r5, r1
 8020fdc:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8020fe0:	d217      	bcs.n	8021012 <__udivmoddi4+0x2a6>
 8020fe2:	428b      	cmp	r3, r1
 8020fe4:	d915      	bls.n	8021012 <__udivmoddi4+0x2a6>
 8020fe6:	3802      	subs	r0, #2
 8020fe8:	4429      	add	r1, r5
 8020fea:	1ac9      	subs	r1, r1, r3
 8020fec:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8020ff0:	e73b      	b.n	8020e6a <__udivmoddi4+0xfe>
 8020ff2:	4637      	mov	r7, r6
 8020ff4:	4630      	mov	r0, r6
 8020ff6:	e709      	b.n	8020e0c <__udivmoddi4+0xa0>
 8020ff8:	4607      	mov	r7, r0
 8020ffa:	e6e7      	b.n	8020dcc <__udivmoddi4+0x60>
 8020ffc:	4618      	mov	r0, r3
 8020ffe:	e6fb      	b.n	8020df8 <__udivmoddi4+0x8c>
 8021000:	4541      	cmp	r1, r8
 8021002:	d2ab      	bcs.n	8020f5c <__udivmoddi4+0x1f0>
 8021004:	ebb8 0a02 	subs.w	sl, r8, r2
 8021008:	eb69 020e 	sbc.w	r2, r9, lr
 802100c:	3801      	subs	r0, #1
 802100e:	4613      	mov	r3, r2
 8021010:	e7a4      	b.n	8020f5c <__udivmoddi4+0x1f0>
 8021012:	4660      	mov	r0, ip
 8021014:	e7e9      	b.n	8020fea <__udivmoddi4+0x27e>
 8021016:	4618      	mov	r0, r3
 8021018:	e795      	b.n	8020f46 <__udivmoddi4+0x1da>
 802101a:	4667      	mov	r7, ip
 802101c:	e7d1      	b.n	8020fc2 <__udivmoddi4+0x256>
 802101e:	4681      	mov	r9, r0
 8021020:	e77c      	b.n	8020f1c <__udivmoddi4+0x1b0>
 8021022:	3802      	subs	r0, #2
 8021024:	442c      	add	r4, r5
 8021026:	e747      	b.n	8020eb8 <__udivmoddi4+0x14c>
 8021028:	f1ac 0c02 	sub.w	ip, ip, #2
 802102c:	442b      	add	r3, r5
 802102e:	e72f      	b.n	8020e90 <__udivmoddi4+0x124>
 8021030:	4638      	mov	r0, r7
 8021032:	e708      	b.n	8020e46 <__udivmoddi4+0xda>
 8021034:	4637      	mov	r7, r6
 8021036:	e6e9      	b.n	8020e0c <__udivmoddi4+0xa0>

08021038 <__aeabi_idiv0>:
 8021038:	4770      	bx	lr
 802103a:	bf00      	nop

0802103c <BAT_DMA_Init>:

/* Public functions declaration ------------------------------------------------*/
static uint16_t MovingAverage(uint16_t *pBuffer, uint16_t len, uint16_t value);

/* Public functions implementation ---------------------------------------------*/
void BAT_DMA_Init(void) {
 802103c:	b580      	push	{r7, lr}
 802103e:	af00      	add	r7, sp, #0
    HAL_ADC_Start_DMA(&hadc1, (uint32_t*) DMA_BUFFER, DMA_SZ);
 8021040:	2232      	movs	r2, #50	; 0x32
 8021042:	4903      	ldr	r1, [pc, #12]	; (8021050 <BAT_DMA_Init+0x14>)
 8021044:	4803      	ldr	r0, [pc, #12]	; (8021054 <BAT_DMA_Init+0x18>)
 8021046:	f00b f9ab 	bl	802c3a0 <HAL_ADC_Start_DMA>
}
 802104a:	bf00      	nop
 802104c:	bd80      	pop	{r7, pc}
 802104e:	bf00      	nop
 8021050:	200004b8 	.word	0x200004b8
 8021054:	200086b8 	.word	0x200086b8

08021058 <HAL_ADC_ConvHalfCpltCallback>:
    LOG_Str("Battery:Voltage = ");
    LOG_Int(BACKUP_VOLTAGE);
    LOG_StrLn(" mV");
}

void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc) {
 8021058:	b580      	push	{r7, lr}
 802105a:	b084      	sub	sp, #16
 802105c:	af00      	add	r7, sp, #0
 802105e:	6078      	str	r0, [r7, #4]
    uint16_t i;
    uint32_t temp = 0;
 8021060:	2300      	movs	r3, #0
 8021062:	60bb      	str	r3, [r7, #8]

    // sum all buffer sample
    for (i = 0; i < (DMA_SZ / 2); i++) {
 8021064:	2300      	movs	r3, #0
 8021066:	81fb      	strh	r3, [r7, #14]
 8021068:	e00a      	b.n	8021080 <HAL_ADC_ConvHalfCpltCallback+0x28>
        temp += DMA_BUFFER[i];
 802106a:	89fb      	ldrh	r3, [r7, #14]
 802106c:	4a0f      	ldr	r2, [pc, #60]	; (80210ac <HAL_ADC_ConvHalfCpltCallback+0x54>)
 802106e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8021072:	461a      	mov	r2, r3
 8021074:	68bb      	ldr	r3, [r7, #8]
 8021076:	4413      	add	r3, r2
 8021078:	60bb      	str	r3, [r7, #8]
    for (i = 0; i < (DMA_SZ / 2); i++) {
 802107a:	89fb      	ldrh	r3, [r7, #14]
 802107c:	3301      	adds	r3, #1
 802107e:	81fb      	strh	r3, [r7, #14]
 8021080:	89fb      	ldrh	r3, [r7, #14]
 8021082:	2b18      	cmp	r3, #24
 8021084:	d9f1      	bls.n	802106a <HAL_ADC_ConvHalfCpltCallback+0x12>
    }
    // calculate the average
    temp = temp / (DMA_SZ / 2);
 8021086:	68bb      	ldr	r3, [r7, #8]
 8021088:	4a09      	ldr	r2, [pc, #36]	; (80210b0 <HAL_ADC_ConvHalfCpltCallback+0x58>)
 802108a:	fba2 2303 	umull	r2, r3, r2, r3
 802108e:	08db      	lsrs	r3, r3, #3
 8021090:	60bb      	str	r3, [r7, #8]

    // calculate the moving average
    MovingAverage(AVERAGE_BUFFER, AVERAGE_SZ, temp);
 8021092:	68bb      	ldr	r3, [r7, #8]
 8021094:	b29b      	uxth	r3, r3
 8021096:	461a      	mov	r2, r3
 8021098:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 802109c:	4805      	ldr	r0, [pc, #20]	; (80210b4 <HAL_ADC_ConvHalfCpltCallback+0x5c>)
 802109e:	f000 f857 	bl	8021150 <MovingAverage>
}
 80210a2:	bf00      	nop
 80210a4:	3710      	adds	r7, #16
 80210a6:	46bd      	mov	sp, r7
 80210a8:	bd80      	pop	{r7, pc}
 80210aa:	bf00      	nop
 80210ac:	200004b8 	.word	0x200004b8
 80210b0:	51eb851f 	.word	0x51eb851f
 80210b4:	2000051c 	.word	0x2000051c

080210b8 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 80210b8:	b580      	push	{r7, lr}
 80210ba:	b084      	sub	sp, #16
 80210bc:	af00      	add	r7, sp, #0
 80210be:	6078      	str	r0, [r7, #4]
    uint16_t i;
    uint32_t temp = 0;
 80210c0:	2300      	movs	r3, #0
 80210c2:	60bb      	str	r3, [r7, #8]

    // sum all buffer sample
    for (i = ((DMA_SZ / 2) - 1); i < DMA_SZ; i++) {
 80210c4:	2318      	movs	r3, #24
 80210c6:	81fb      	strh	r3, [r7, #14]
 80210c8:	e00a      	b.n	80210e0 <HAL_ADC_ConvCpltCallback+0x28>
        temp += DMA_BUFFER[i];
 80210ca:	89fb      	ldrh	r3, [r7, #14]
 80210cc:	4a1a      	ldr	r2, [pc, #104]	; (8021138 <HAL_ADC_ConvCpltCallback+0x80>)
 80210ce:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80210d2:	461a      	mov	r2, r3
 80210d4:	68bb      	ldr	r3, [r7, #8]
 80210d6:	4413      	add	r3, r2
 80210d8:	60bb      	str	r3, [r7, #8]
    for (i = ((DMA_SZ / 2) - 1); i < DMA_SZ; i++) {
 80210da:	89fb      	ldrh	r3, [r7, #14]
 80210dc:	3301      	adds	r3, #1
 80210de:	81fb      	strh	r3, [r7, #14]
 80210e0:	89fb      	ldrh	r3, [r7, #14]
 80210e2:	2b31      	cmp	r3, #49	; 0x31
 80210e4:	d9f1      	bls.n	80210ca <HAL_ADC_ConvCpltCallback+0x12>
    }
    // calculate the average
    temp = temp / (DMA_SZ / 2);
 80210e6:	68bb      	ldr	r3, [r7, #8]
 80210e8:	4a14      	ldr	r2, [pc, #80]	; (802113c <HAL_ADC_ConvCpltCallback+0x84>)
 80210ea:	fba2 2303 	umull	r2, r3, r2, r3
 80210ee:	08db      	lsrs	r3, r3, #3
 80210f0:	60bb      	str	r3, [r7, #8]

    // calculate the moving average
    temp = MovingAverage(AVERAGE_BUFFER, AVERAGE_SZ, temp);
 80210f2:	68bb      	ldr	r3, [r7, #8]
 80210f4:	b29b      	uxth	r3, r3
 80210f6:	461a      	mov	r2, r3
 80210f8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80210fc:	4810      	ldr	r0, [pc, #64]	; (8021140 <HAL_ADC_ConvCpltCallback+0x88>)
 80210fe:	f000 f827 	bl	8021150 <MovingAverage>
 8021102:	4603      	mov	r3, r0
 8021104:	60bb      	str	r3, [r7, #8]
    // change to battery value
    BACKUP_VOLTAGE = (temp * BAT_MAX_VOLTAGE) / ADC_MAX_VALUE;
 8021106:	68bb      	ldr	r3, [r7, #8]
 8021108:	ee07 3a90 	vmov	s15, r3
 802110c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8021110:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 8021144 <HAL_ADC_ConvCpltCallback+0x8c>
 8021114:	ee27 7a87 	vmul.f32	s14, s15, s14
 8021118:	eddf 6a0b 	vldr	s13, [pc, #44]	; 8021148 <HAL_ADC_ConvCpltCallback+0x90>
 802111c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8021120:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8021124:	ee17 3a90 	vmov	r3, s15
 8021128:	b29a      	uxth	r2, r3
 802112a:	4b08      	ldr	r3, [pc, #32]	; (802114c <HAL_ADC_ConvCpltCallback+0x94>)
 802112c:	801a      	strh	r2, [r3, #0]
}
 802112e:	bf00      	nop
 8021130:	3710      	adds	r7, #16
 8021132:	46bd      	mov	sp, r7
 8021134:	bd80      	pop	{r7, pc}
 8021136:	bf00      	nop
 8021138:	200004b8 	.word	0x200004b8
 802113c:	51eb851f 	.word	0x51eb851f
 8021140:	2000051c 	.word	0x2000051c
 8021144:	45834000 	.word	0x45834000
 8021148:	457ff000 	.word	0x457ff000
 802114c:	200004b4 	.word	0x200004b4

08021150 <MovingAverage>:

/* Private functions implementation ---------------------------------------------*/
static uint16_t MovingAverage(uint16_t *pBuffer, uint16_t len, uint16_t value) {
 8021150:	b480      	push	{r7}
 8021152:	b083      	sub	sp, #12
 8021154:	af00      	add	r7, sp, #0
 8021156:	6078      	str	r0, [r7, #4]
 8021158:	460b      	mov	r3, r1
 802115a:	807b      	strh	r3, [r7, #2]
 802115c:	4613      	mov	r3, r2
 802115e:	803b      	strh	r3, [r7, #0]
    static uint32_t sum = 0, pos = 0;
    static uint16_t length = 0;

    //Subtract the oldest number from the prev sum, add the new number
    sum = sum - pBuffer[pos] + value;
 8021160:	4b1c      	ldr	r3, [pc, #112]	; (80211d4 <MovingAverage+0x84>)
 8021162:	681b      	ldr	r3, [r3, #0]
 8021164:	4a1c      	ldr	r2, [pc, #112]	; (80211d8 <MovingAverage+0x88>)
 8021166:	6812      	ldr	r2, [r2, #0]
 8021168:	0052      	lsls	r2, r2, #1
 802116a:	6879      	ldr	r1, [r7, #4]
 802116c:	440a      	add	r2, r1
 802116e:	8812      	ldrh	r2, [r2, #0]
 8021170:	1a9a      	subs	r2, r3, r2
 8021172:	883b      	ldrh	r3, [r7, #0]
 8021174:	4413      	add	r3, r2
 8021176:	4a17      	ldr	r2, [pc, #92]	; (80211d4 <MovingAverage+0x84>)
 8021178:	6013      	str	r3, [r2, #0]
    //Assign the nextNum to the position in the array
    pBuffer[pos] = value;
 802117a:	4b17      	ldr	r3, [pc, #92]	; (80211d8 <MovingAverage+0x88>)
 802117c:	681b      	ldr	r3, [r3, #0]
 802117e:	005b      	lsls	r3, r3, #1
 8021180:	687a      	ldr	r2, [r7, #4]
 8021182:	4413      	add	r3, r2
 8021184:	883a      	ldrh	r2, [r7, #0]
 8021186:	801a      	strh	r2, [r3, #0]
    //Increment position
    pos++;
 8021188:	4b13      	ldr	r3, [pc, #76]	; (80211d8 <MovingAverage+0x88>)
 802118a:	681b      	ldr	r3, [r3, #0]
 802118c:	3301      	adds	r3, #1
 802118e:	4a12      	ldr	r2, [pc, #72]	; (80211d8 <MovingAverage+0x88>)
 8021190:	6013      	str	r3, [r2, #0]
    if (pos >= len) {
 8021192:	887a      	ldrh	r2, [r7, #2]
 8021194:	4b10      	ldr	r3, [pc, #64]	; (80211d8 <MovingAverage+0x88>)
 8021196:	681b      	ldr	r3, [r3, #0]
 8021198:	429a      	cmp	r2, r3
 802119a:	d802      	bhi.n	80211a2 <MovingAverage+0x52>
        pos = 0;
 802119c:	4b0e      	ldr	r3, [pc, #56]	; (80211d8 <MovingAverage+0x88>)
 802119e:	2200      	movs	r2, #0
 80211a0:	601a      	str	r2, [r3, #0]
    }
    // calculate filled array
    if (length < len) {
 80211a2:	4b0e      	ldr	r3, [pc, #56]	; (80211dc <MovingAverage+0x8c>)
 80211a4:	881b      	ldrh	r3, [r3, #0]
 80211a6:	887a      	ldrh	r2, [r7, #2]
 80211a8:	429a      	cmp	r2, r3
 80211aa:	d905      	bls.n	80211b8 <MovingAverage+0x68>
        length++;
 80211ac:	4b0b      	ldr	r3, [pc, #44]	; (80211dc <MovingAverage+0x8c>)
 80211ae:	881b      	ldrh	r3, [r3, #0]
 80211b0:	3301      	adds	r3, #1
 80211b2:	b29a      	uxth	r2, r3
 80211b4:	4b09      	ldr	r3, [pc, #36]	; (80211dc <MovingAverage+0x8c>)
 80211b6:	801a      	strh	r2, [r3, #0]
    }
    //return the average
    return sum / length;
 80211b8:	4b06      	ldr	r3, [pc, #24]	; (80211d4 <MovingAverage+0x84>)
 80211ba:	681b      	ldr	r3, [r3, #0]
 80211bc:	4a07      	ldr	r2, [pc, #28]	; (80211dc <MovingAverage+0x8c>)
 80211be:	8812      	ldrh	r2, [r2, #0]
 80211c0:	fbb3 f3f2 	udiv	r3, r3, r2
 80211c4:	b29b      	uxth	r3, r3
}
 80211c6:	4618      	mov	r0, r3
 80211c8:	370c      	adds	r7, #12
 80211ca:	46bd      	mov	sp, r7
 80211cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80211d0:	4770      	bx	lr
 80211d2:	bf00      	nop
 80211d4:	20000cec 	.word	0x20000cec
 80211d8:	20000cf0 	.word	0x20000cf0
 80211dc:	20000cf4 	.word	0x20000cf4

080211e0 <FINGER_USART_IrqHandler>:
/* Private functions implementation -------------------------------------------*/
static void FINGER_Check_Buffer(void);
static void FINGER_Fill_Buffer(const void *data, size_t len);

/* Public functions implementation ---------------------------------------------*/
void FINGER_USART_IrqHandler(void) {
 80211e0:	b580      	push	{r7, lr}
 80211e2:	b082      	sub	sp, #8
 80211e4:	af00      	add	r7, sp, #0
    /* if Idle flag is set */
    if (__HAL_UART_GET_FLAG(&huart4, UART_FLAG_IDLE)) {
 80211e6:	4b0c      	ldr	r3, [pc, #48]	; (8021218 <FINGER_USART_IrqHandler+0x38>)
 80211e8:	681b      	ldr	r3, [r3, #0]
 80211ea:	681b      	ldr	r3, [r3, #0]
 80211ec:	f003 0310 	and.w	r3, r3, #16
 80211f0:	2b10      	cmp	r3, #16
 80211f2:	d10c      	bne.n	802120e <FINGER_USART_IrqHandler+0x2e>
        /* Clear idle flag */
        __HAL_UART_CLEAR_IDLEFLAG(&huart4);
 80211f4:	2300      	movs	r3, #0
 80211f6:	607b      	str	r3, [r7, #4]
 80211f8:	4b07      	ldr	r3, [pc, #28]	; (8021218 <FINGER_USART_IrqHandler+0x38>)
 80211fa:	681b      	ldr	r3, [r3, #0]
 80211fc:	681b      	ldr	r3, [r3, #0]
 80211fe:	607b      	str	r3, [r7, #4]
 8021200:	4b05      	ldr	r3, [pc, #20]	; (8021218 <FINGER_USART_IrqHandler+0x38>)
 8021202:	681b      	ldr	r3, [r3, #0]
 8021204:	685b      	ldr	r3, [r3, #4]
 8021206:	607b      	str	r3, [r7, #4]
 8021208:	687b      	ldr	r3, [r7, #4]

        FINGER_Check_Buffer();
 802120a:	f001 f923 	bl	8022454 <FINGER_Check_Buffer>
    }
}
 802120e:	bf00      	nop
 8021210:	3708      	adds	r7, #8
 8021212:	46bd      	mov	sp, r7
 8021214:	bd80      	pop	{r7, pc}
 8021216:	bf00      	nop
 8021218:	20008850 	.word	0x20008850

0802121c <FINGER_DMA_IrqHandler>:

void FINGER_DMA_IrqHandler(void) {
 802121c:	b580      	push	{r7, lr}
 802121e:	af00      	add	r7, sp, #0
    // if the source is HT
    if (__HAL_DMA_GET_IT_SOURCE(&hdma_uart4_rx, DMA_IT_HT)) {
 8021220:	4b9a      	ldr	r3, [pc, #616]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 8021222:	681b      	ldr	r3, [r3, #0]
 8021224:	681b      	ldr	r3, [r3, #0]
 8021226:	f003 0308 	and.w	r3, r3, #8
 802122a:	2b00      	cmp	r3, #0
 802122c:	f000 81bc 	beq.w	80215a8 <FINGER_DMA_IrqHandler+0x38c>
        /* Clear HT flag */
        __HAL_DMA_CLEAR_FLAG(&hdma_uart4_rx, __HAL_DMA_GET_HT_FLAG_INDEX(&hdma_uart4_rx));
 8021230:	4b96      	ldr	r3, [pc, #600]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 8021232:	681b      	ldr	r3, [r3, #0]
 8021234:	461a      	mov	r2, r3
 8021236:	4b96      	ldr	r3, [pc, #600]	; (8021490 <FINGER_DMA_IrqHandler+0x274>)
 8021238:	429a      	cmp	r2, r3
 802123a:	d960      	bls.n	80212fe <FINGER_DMA_IrqHandler+0xe2>
 802123c:	4b93      	ldr	r3, [pc, #588]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 802123e:	681b      	ldr	r3, [r3, #0]
 8021240:	4a94      	ldr	r2, [pc, #592]	; (8021494 <FINGER_DMA_IrqHandler+0x278>)
 8021242:	4293      	cmp	r3, r2
 8021244:	d057      	beq.n	80212f6 <FINGER_DMA_IrqHandler+0xda>
 8021246:	4b91      	ldr	r3, [pc, #580]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 8021248:	681b      	ldr	r3, [r3, #0]
 802124a:	4a93      	ldr	r2, [pc, #588]	; (8021498 <FINGER_DMA_IrqHandler+0x27c>)
 802124c:	4293      	cmp	r3, r2
 802124e:	d050      	beq.n	80212f2 <FINGER_DMA_IrqHandler+0xd6>
 8021250:	4b8e      	ldr	r3, [pc, #568]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 8021252:	681b      	ldr	r3, [r3, #0]
 8021254:	4a91      	ldr	r2, [pc, #580]	; (802149c <FINGER_DMA_IrqHandler+0x280>)
 8021256:	4293      	cmp	r3, r2
 8021258:	d049      	beq.n	80212ee <FINGER_DMA_IrqHandler+0xd2>
 802125a:	4b8c      	ldr	r3, [pc, #560]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 802125c:	681b      	ldr	r3, [r3, #0]
 802125e:	4a90      	ldr	r2, [pc, #576]	; (80214a0 <FINGER_DMA_IrqHandler+0x284>)
 8021260:	4293      	cmp	r3, r2
 8021262:	d042      	beq.n	80212ea <FINGER_DMA_IrqHandler+0xce>
 8021264:	4b89      	ldr	r3, [pc, #548]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 8021266:	681b      	ldr	r3, [r3, #0]
 8021268:	4a8e      	ldr	r2, [pc, #568]	; (80214a4 <FINGER_DMA_IrqHandler+0x288>)
 802126a:	4293      	cmp	r3, r2
 802126c:	d03a      	beq.n	80212e4 <FINGER_DMA_IrqHandler+0xc8>
 802126e:	4b87      	ldr	r3, [pc, #540]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 8021270:	681b      	ldr	r3, [r3, #0]
 8021272:	4a8d      	ldr	r2, [pc, #564]	; (80214a8 <FINGER_DMA_IrqHandler+0x28c>)
 8021274:	4293      	cmp	r3, r2
 8021276:	d032      	beq.n	80212de <FINGER_DMA_IrqHandler+0xc2>
 8021278:	4b84      	ldr	r3, [pc, #528]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 802127a:	681b      	ldr	r3, [r3, #0]
 802127c:	4a8b      	ldr	r2, [pc, #556]	; (80214ac <FINGER_DMA_IrqHandler+0x290>)
 802127e:	4293      	cmp	r3, r2
 8021280:	d02a      	beq.n	80212d8 <FINGER_DMA_IrqHandler+0xbc>
 8021282:	4b82      	ldr	r3, [pc, #520]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 8021284:	681b      	ldr	r3, [r3, #0]
 8021286:	4a8a      	ldr	r2, [pc, #552]	; (80214b0 <FINGER_DMA_IrqHandler+0x294>)
 8021288:	4293      	cmp	r3, r2
 802128a:	d022      	beq.n	80212d2 <FINGER_DMA_IrqHandler+0xb6>
 802128c:	4b7f      	ldr	r3, [pc, #508]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 802128e:	681b      	ldr	r3, [r3, #0]
 8021290:	4a88      	ldr	r2, [pc, #544]	; (80214b4 <FINGER_DMA_IrqHandler+0x298>)
 8021292:	4293      	cmp	r3, r2
 8021294:	d01a      	beq.n	80212cc <FINGER_DMA_IrqHandler+0xb0>
 8021296:	4b7d      	ldr	r3, [pc, #500]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 8021298:	681b      	ldr	r3, [r3, #0]
 802129a:	4a87      	ldr	r2, [pc, #540]	; (80214b8 <FINGER_DMA_IrqHandler+0x29c>)
 802129c:	4293      	cmp	r3, r2
 802129e:	d012      	beq.n	80212c6 <FINGER_DMA_IrqHandler+0xaa>
 80212a0:	4b7a      	ldr	r3, [pc, #488]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 80212a2:	681b      	ldr	r3, [r3, #0]
 80212a4:	4a85      	ldr	r2, [pc, #532]	; (80214bc <FINGER_DMA_IrqHandler+0x2a0>)
 80212a6:	4293      	cmp	r3, r2
 80212a8:	d00a      	beq.n	80212c0 <FINGER_DMA_IrqHandler+0xa4>
 80212aa:	4b78      	ldr	r3, [pc, #480]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 80212ac:	681b      	ldr	r3, [r3, #0]
 80212ae:	4a84      	ldr	r2, [pc, #528]	; (80214c0 <FINGER_DMA_IrqHandler+0x2a4>)
 80212b0:	4293      	cmp	r3, r2
 80212b2:	d102      	bne.n	80212ba <FINGER_DMA_IrqHandler+0x9e>
 80212b4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80212b8:	e01e      	b.n	80212f8 <FINGER_DMA_IrqHandler+0xdc>
 80212ba:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80212be:	e01b      	b.n	80212f8 <FINGER_DMA_IrqHandler+0xdc>
 80212c0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80212c4:	e018      	b.n	80212f8 <FINGER_DMA_IrqHandler+0xdc>
 80212c6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80212ca:	e015      	b.n	80212f8 <FINGER_DMA_IrqHandler+0xdc>
 80212cc:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80212d0:	e012      	b.n	80212f8 <FINGER_DMA_IrqHandler+0xdc>
 80212d2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80212d6:	e00f      	b.n	80212f8 <FINGER_DMA_IrqHandler+0xdc>
 80212d8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80212dc:	e00c      	b.n	80212f8 <FINGER_DMA_IrqHandler+0xdc>
 80212de:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80212e2:	e009      	b.n	80212f8 <FINGER_DMA_IrqHandler+0xdc>
 80212e4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80212e8:	e006      	b.n	80212f8 <FINGER_DMA_IrqHandler+0xdc>
 80212ea:	2310      	movs	r3, #16
 80212ec:	e004      	b.n	80212f8 <FINGER_DMA_IrqHandler+0xdc>
 80212ee:	2310      	movs	r3, #16
 80212f0:	e002      	b.n	80212f8 <FINGER_DMA_IrqHandler+0xdc>
 80212f2:	2310      	movs	r3, #16
 80212f4:	e000      	b.n	80212f8 <FINGER_DMA_IrqHandler+0xdc>
 80212f6:	2310      	movs	r3, #16
 80212f8:	4a72      	ldr	r2, [pc, #456]	; (80214c4 <FINGER_DMA_IrqHandler+0x2a8>)
 80212fa:	60d3      	str	r3, [r2, #12]
 80212fc:	e150      	b.n	80215a0 <FINGER_DMA_IrqHandler+0x384>
 80212fe:	4b63      	ldr	r3, [pc, #396]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 8021300:	681b      	ldr	r3, [r3, #0]
 8021302:	461a      	mov	r2, r3
 8021304:	4b70      	ldr	r3, [pc, #448]	; (80214c8 <FINGER_DMA_IrqHandler+0x2ac>)
 8021306:	429a      	cmp	r2, r3
 8021308:	d960      	bls.n	80213cc <FINGER_DMA_IrqHandler+0x1b0>
 802130a:	4b60      	ldr	r3, [pc, #384]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 802130c:	681b      	ldr	r3, [r3, #0]
 802130e:	4a61      	ldr	r2, [pc, #388]	; (8021494 <FINGER_DMA_IrqHandler+0x278>)
 8021310:	4293      	cmp	r3, r2
 8021312:	d057      	beq.n	80213c4 <FINGER_DMA_IrqHandler+0x1a8>
 8021314:	4b5d      	ldr	r3, [pc, #372]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 8021316:	681b      	ldr	r3, [r3, #0]
 8021318:	4a5f      	ldr	r2, [pc, #380]	; (8021498 <FINGER_DMA_IrqHandler+0x27c>)
 802131a:	4293      	cmp	r3, r2
 802131c:	d050      	beq.n	80213c0 <FINGER_DMA_IrqHandler+0x1a4>
 802131e:	4b5b      	ldr	r3, [pc, #364]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 8021320:	681b      	ldr	r3, [r3, #0]
 8021322:	4a5e      	ldr	r2, [pc, #376]	; (802149c <FINGER_DMA_IrqHandler+0x280>)
 8021324:	4293      	cmp	r3, r2
 8021326:	d049      	beq.n	80213bc <FINGER_DMA_IrqHandler+0x1a0>
 8021328:	4b58      	ldr	r3, [pc, #352]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 802132a:	681b      	ldr	r3, [r3, #0]
 802132c:	4a5c      	ldr	r2, [pc, #368]	; (80214a0 <FINGER_DMA_IrqHandler+0x284>)
 802132e:	4293      	cmp	r3, r2
 8021330:	d042      	beq.n	80213b8 <FINGER_DMA_IrqHandler+0x19c>
 8021332:	4b56      	ldr	r3, [pc, #344]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 8021334:	681b      	ldr	r3, [r3, #0]
 8021336:	4a5b      	ldr	r2, [pc, #364]	; (80214a4 <FINGER_DMA_IrqHandler+0x288>)
 8021338:	4293      	cmp	r3, r2
 802133a:	d03a      	beq.n	80213b2 <FINGER_DMA_IrqHandler+0x196>
 802133c:	4b53      	ldr	r3, [pc, #332]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 802133e:	681b      	ldr	r3, [r3, #0]
 8021340:	4a59      	ldr	r2, [pc, #356]	; (80214a8 <FINGER_DMA_IrqHandler+0x28c>)
 8021342:	4293      	cmp	r3, r2
 8021344:	d032      	beq.n	80213ac <FINGER_DMA_IrqHandler+0x190>
 8021346:	4b51      	ldr	r3, [pc, #324]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 8021348:	681b      	ldr	r3, [r3, #0]
 802134a:	4a58      	ldr	r2, [pc, #352]	; (80214ac <FINGER_DMA_IrqHandler+0x290>)
 802134c:	4293      	cmp	r3, r2
 802134e:	d02a      	beq.n	80213a6 <FINGER_DMA_IrqHandler+0x18a>
 8021350:	4b4e      	ldr	r3, [pc, #312]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 8021352:	681b      	ldr	r3, [r3, #0]
 8021354:	4a56      	ldr	r2, [pc, #344]	; (80214b0 <FINGER_DMA_IrqHandler+0x294>)
 8021356:	4293      	cmp	r3, r2
 8021358:	d022      	beq.n	80213a0 <FINGER_DMA_IrqHandler+0x184>
 802135a:	4b4c      	ldr	r3, [pc, #304]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 802135c:	681b      	ldr	r3, [r3, #0]
 802135e:	4a55      	ldr	r2, [pc, #340]	; (80214b4 <FINGER_DMA_IrqHandler+0x298>)
 8021360:	4293      	cmp	r3, r2
 8021362:	d01a      	beq.n	802139a <FINGER_DMA_IrqHandler+0x17e>
 8021364:	4b49      	ldr	r3, [pc, #292]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 8021366:	681b      	ldr	r3, [r3, #0]
 8021368:	4a53      	ldr	r2, [pc, #332]	; (80214b8 <FINGER_DMA_IrqHandler+0x29c>)
 802136a:	4293      	cmp	r3, r2
 802136c:	d012      	beq.n	8021394 <FINGER_DMA_IrqHandler+0x178>
 802136e:	4b47      	ldr	r3, [pc, #284]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 8021370:	681b      	ldr	r3, [r3, #0]
 8021372:	4a52      	ldr	r2, [pc, #328]	; (80214bc <FINGER_DMA_IrqHandler+0x2a0>)
 8021374:	4293      	cmp	r3, r2
 8021376:	d00a      	beq.n	802138e <FINGER_DMA_IrqHandler+0x172>
 8021378:	4b44      	ldr	r3, [pc, #272]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 802137a:	681b      	ldr	r3, [r3, #0]
 802137c:	4a50      	ldr	r2, [pc, #320]	; (80214c0 <FINGER_DMA_IrqHandler+0x2a4>)
 802137e:	4293      	cmp	r3, r2
 8021380:	d102      	bne.n	8021388 <FINGER_DMA_IrqHandler+0x16c>
 8021382:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8021386:	e01e      	b.n	80213c6 <FINGER_DMA_IrqHandler+0x1aa>
 8021388:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 802138c:	e01b      	b.n	80213c6 <FINGER_DMA_IrqHandler+0x1aa>
 802138e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8021392:	e018      	b.n	80213c6 <FINGER_DMA_IrqHandler+0x1aa>
 8021394:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8021398:	e015      	b.n	80213c6 <FINGER_DMA_IrqHandler+0x1aa>
 802139a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 802139e:	e012      	b.n	80213c6 <FINGER_DMA_IrqHandler+0x1aa>
 80213a0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80213a4:	e00f      	b.n	80213c6 <FINGER_DMA_IrqHandler+0x1aa>
 80213a6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80213aa:	e00c      	b.n	80213c6 <FINGER_DMA_IrqHandler+0x1aa>
 80213ac:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80213b0:	e009      	b.n	80213c6 <FINGER_DMA_IrqHandler+0x1aa>
 80213b2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80213b6:	e006      	b.n	80213c6 <FINGER_DMA_IrqHandler+0x1aa>
 80213b8:	2310      	movs	r3, #16
 80213ba:	e004      	b.n	80213c6 <FINGER_DMA_IrqHandler+0x1aa>
 80213bc:	2310      	movs	r3, #16
 80213be:	e002      	b.n	80213c6 <FINGER_DMA_IrqHandler+0x1aa>
 80213c0:	2310      	movs	r3, #16
 80213c2:	e000      	b.n	80213c6 <FINGER_DMA_IrqHandler+0x1aa>
 80213c4:	2310      	movs	r3, #16
 80213c6:	4a3f      	ldr	r2, [pc, #252]	; (80214c4 <FINGER_DMA_IrqHandler+0x2a8>)
 80213c8:	6093      	str	r3, [r2, #8]
 80213ca:	e0e9      	b.n	80215a0 <FINGER_DMA_IrqHandler+0x384>
 80213cc:	4b2f      	ldr	r3, [pc, #188]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 80213ce:	681b      	ldr	r3, [r3, #0]
 80213d0:	461a      	mov	r2, r3
 80213d2:	4b3e      	ldr	r3, [pc, #248]	; (80214cc <FINGER_DMA_IrqHandler+0x2b0>)
 80213d4:	429a      	cmp	r2, r3
 80213d6:	f240 8083 	bls.w	80214e0 <FINGER_DMA_IrqHandler+0x2c4>
 80213da:	4b2c      	ldr	r3, [pc, #176]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 80213dc:	681b      	ldr	r3, [r3, #0]
 80213de:	4a2d      	ldr	r2, [pc, #180]	; (8021494 <FINGER_DMA_IrqHandler+0x278>)
 80213e0:	4293      	cmp	r3, r2
 80213e2:	d079      	beq.n	80214d8 <FINGER_DMA_IrqHandler+0x2bc>
 80213e4:	4b29      	ldr	r3, [pc, #164]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 80213e6:	681b      	ldr	r3, [r3, #0]
 80213e8:	4a2b      	ldr	r2, [pc, #172]	; (8021498 <FINGER_DMA_IrqHandler+0x27c>)
 80213ea:	4293      	cmp	r3, r2
 80213ec:	d072      	beq.n	80214d4 <FINGER_DMA_IrqHandler+0x2b8>
 80213ee:	4b27      	ldr	r3, [pc, #156]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 80213f0:	681b      	ldr	r3, [r3, #0]
 80213f2:	4a2a      	ldr	r2, [pc, #168]	; (802149c <FINGER_DMA_IrqHandler+0x280>)
 80213f4:	4293      	cmp	r3, r2
 80213f6:	d06b      	beq.n	80214d0 <FINGER_DMA_IrqHandler+0x2b4>
 80213f8:	4b24      	ldr	r3, [pc, #144]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 80213fa:	681b      	ldr	r3, [r3, #0]
 80213fc:	4a28      	ldr	r2, [pc, #160]	; (80214a0 <FINGER_DMA_IrqHandler+0x284>)
 80213fe:	4293      	cmp	r3, r2
 8021400:	d042      	beq.n	8021488 <FINGER_DMA_IrqHandler+0x26c>
 8021402:	4b22      	ldr	r3, [pc, #136]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 8021404:	681b      	ldr	r3, [r3, #0]
 8021406:	4a27      	ldr	r2, [pc, #156]	; (80214a4 <FINGER_DMA_IrqHandler+0x288>)
 8021408:	4293      	cmp	r3, r2
 802140a:	d03a      	beq.n	8021482 <FINGER_DMA_IrqHandler+0x266>
 802140c:	4b1f      	ldr	r3, [pc, #124]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 802140e:	681b      	ldr	r3, [r3, #0]
 8021410:	4a25      	ldr	r2, [pc, #148]	; (80214a8 <FINGER_DMA_IrqHandler+0x28c>)
 8021412:	4293      	cmp	r3, r2
 8021414:	d032      	beq.n	802147c <FINGER_DMA_IrqHandler+0x260>
 8021416:	4b1d      	ldr	r3, [pc, #116]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 8021418:	681b      	ldr	r3, [r3, #0]
 802141a:	4a24      	ldr	r2, [pc, #144]	; (80214ac <FINGER_DMA_IrqHandler+0x290>)
 802141c:	4293      	cmp	r3, r2
 802141e:	d02a      	beq.n	8021476 <FINGER_DMA_IrqHandler+0x25a>
 8021420:	4b1a      	ldr	r3, [pc, #104]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 8021422:	681b      	ldr	r3, [r3, #0]
 8021424:	4a22      	ldr	r2, [pc, #136]	; (80214b0 <FINGER_DMA_IrqHandler+0x294>)
 8021426:	4293      	cmp	r3, r2
 8021428:	d022      	beq.n	8021470 <FINGER_DMA_IrqHandler+0x254>
 802142a:	4b18      	ldr	r3, [pc, #96]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 802142c:	681b      	ldr	r3, [r3, #0]
 802142e:	4a21      	ldr	r2, [pc, #132]	; (80214b4 <FINGER_DMA_IrqHandler+0x298>)
 8021430:	4293      	cmp	r3, r2
 8021432:	d01a      	beq.n	802146a <FINGER_DMA_IrqHandler+0x24e>
 8021434:	4b15      	ldr	r3, [pc, #84]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 8021436:	681b      	ldr	r3, [r3, #0]
 8021438:	4a1f      	ldr	r2, [pc, #124]	; (80214b8 <FINGER_DMA_IrqHandler+0x29c>)
 802143a:	4293      	cmp	r3, r2
 802143c:	d012      	beq.n	8021464 <FINGER_DMA_IrqHandler+0x248>
 802143e:	4b13      	ldr	r3, [pc, #76]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 8021440:	681b      	ldr	r3, [r3, #0]
 8021442:	4a1e      	ldr	r2, [pc, #120]	; (80214bc <FINGER_DMA_IrqHandler+0x2a0>)
 8021444:	4293      	cmp	r3, r2
 8021446:	d00a      	beq.n	802145e <FINGER_DMA_IrqHandler+0x242>
 8021448:	4b10      	ldr	r3, [pc, #64]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 802144a:	681b      	ldr	r3, [r3, #0]
 802144c:	4a1c      	ldr	r2, [pc, #112]	; (80214c0 <FINGER_DMA_IrqHandler+0x2a4>)
 802144e:	4293      	cmp	r3, r2
 8021450:	d102      	bne.n	8021458 <FINGER_DMA_IrqHandler+0x23c>
 8021452:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8021456:	e040      	b.n	80214da <FINGER_DMA_IrqHandler+0x2be>
 8021458:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 802145c:	e03d      	b.n	80214da <FINGER_DMA_IrqHandler+0x2be>
 802145e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8021462:	e03a      	b.n	80214da <FINGER_DMA_IrqHandler+0x2be>
 8021464:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8021468:	e037      	b.n	80214da <FINGER_DMA_IrqHandler+0x2be>
 802146a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 802146e:	e034      	b.n	80214da <FINGER_DMA_IrqHandler+0x2be>
 8021470:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8021474:	e031      	b.n	80214da <FINGER_DMA_IrqHandler+0x2be>
 8021476:	f44f 6380 	mov.w	r3, #1024	; 0x400
 802147a:	e02e      	b.n	80214da <FINGER_DMA_IrqHandler+0x2be>
 802147c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8021480:	e02b      	b.n	80214da <FINGER_DMA_IrqHandler+0x2be>
 8021482:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8021486:	e028      	b.n	80214da <FINGER_DMA_IrqHandler+0x2be>
 8021488:	2310      	movs	r3, #16
 802148a:	e026      	b.n	80214da <FINGER_DMA_IrqHandler+0x2be>
 802148c:	2000841c 	.word	0x2000841c
 8021490:	40026458 	.word	0x40026458
 8021494:	40026010 	.word	0x40026010
 8021498:	40026410 	.word	0x40026410
 802149c:	40026070 	.word	0x40026070
 80214a0:	40026470 	.word	0x40026470
 80214a4:	40026028 	.word	0x40026028
 80214a8:	40026428 	.word	0x40026428
 80214ac:	40026088 	.word	0x40026088
 80214b0:	40026488 	.word	0x40026488
 80214b4:	40026040 	.word	0x40026040
 80214b8:	40026440 	.word	0x40026440
 80214bc:	400260a0 	.word	0x400260a0
 80214c0:	400264a0 	.word	0x400264a0
 80214c4:	40026400 	.word	0x40026400
 80214c8:	400260b8 	.word	0x400260b8
 80214cc:	40026058 	.word	0x40026058
 80214d0:	2310      	movs	r3, #16
 80214d2:	e002      	b.n	80214da <FINGER_DMA_IrqHandler+0x2be>
 80214d4:	2310      	movs	r3, #16
 80214d6:	e000      	b.n	80214da <FINGER_DMA_IrqHandler+0x2be>
 80214d8:	2310      	movs	r3, #16
 80214da:	4a9b      	ldr	r2, [pc, #620]	; (8021748 <FINGER_DMA_IrqHandler+0x52c>)
 80214dc:	60d3      	str	r3, [r2, #12]
 80214de:	e05f      	b.n	80215a0 <FINGER_DMA_IrqHandler+0x384>
 80214e0:	4b9a      	ldr	r3, [pc, #616]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 80214e2:	681b      	ldr	r3, [r3, #0]
 80214e4:	4a9a      	ldr	r2, [pc, #616]	; (8021750 <FINGER_DMA_IrqHandler+0x534>)
 80214e6:	4293      	cmp	r3, r2
 80214e8:	d057      	beq.n	802159a <FINGER_DMA_IrqHandler+0x37e>
 80214ea:	4b98      	ldr	r3, [pc, #608]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 80214ec:	681b      	ldr	r3, [r3, #0]
 80214ee:	4a99      	ldr	r2, [pc, #612]	; (8021754 <FINGER_DMA_IrqHandler+0x538>)
 80214f0:	4293      	cmp	r3, r2
 80214f2:	d050      	beq.n	8021596 <FINGER_DMA_IrqHandler+0x37a>
 80214f4:	4b95      	ldr	r3, [pc, #596]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 80214f6:	681b      	ldr	r3, [r3, #0]
 80214f8:	4a97      	ldr	r2, [pc, #604]	; (8021758 <FINGER_DMA_IrqHandler+0x53c>)
 80214fa:	4293      	cmp	r3, r2
 80214fc:	d049      	beq.n	8021592 <FINGER_DMA_IrqHandler+0x376>
 80214fe:	4b93      	ldr	r3, [pc, #588]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 8021500:	681b      	ldr	r3, [r3, #0]
 8021502:	4a96      	ldr	r2, [pc, #600]	; (802175c <FINGER_DMA_IrqHandler+0x540>)
 8021504:	4293      	cmp	r3, r2
 8021506:	d042      	beq.n	802158e <FINGER_DMA_IrqHandler+0x372>
 8021508:	4b90      	ldr	r3, [pc, #576]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 802150a:	681b      	ldr	r3, [r3, #0]
 802150c:	4a94      	ldr	r2, [pc, #592]	; (8021760 <FINGER_DMA_IrqHandler+0x544>)
 802150e:	4293      	cmp	r3, r2
 8021510:	d03a      	beq.n	8021588 <FINGER_DMA_IrqHandler+0x36c>
 8021512:	4b8e      	ldr	r3, [pc, #568]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 8021514:	681b      	ldr	r3, [r3, #0]
 8021516:	4a93      	ldr	r2, [pc, #588]	; (8021764 <FINGER_DMA_IrqHandler+0x548>)
 8021518:	4293      	cmp	r3, r2
 802151a:	d032      	beq.n	8021582 <FINGER_DMA_IrqHandler+0x366>
 802151c:	4b8b      	ldr	r3, [pc, #556]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 802151e:	681b      	ldr	r3, [r3, #0]
 8021520:	4a91      	ldr	r2, [pc, #580]	; (8021768 <FINGER_DMA_IrqHandler+0x54c>)
 8021522:	4293      	cmp	r3, r2
 8021524:	d02a      	beq.n	802157c <FINGER_DMA_IrqHandler+0x360>
 8021526:	4b89      	ldr	r3, [pc, #548]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 8021528:	681b      	ldr	r3, [r3, #0]
 802152a:	4a90      	ldr	r2, [pc, #576]	; (802176c <FINGER_DMA_IrqHandler+0x550>)
 802152c:	4293      	cmp	r3, r2
 802152e:	d022      	beq.n	8021576 <FINGER_DMA_IrqHandler+0x35a>
 8021530:	4b86      	ldr	r3, [pc, #536]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 8021532:	681b      	ldr	r3, [r3, #0]
 8021534:	4a8e      	ldr	r2, [pc, #568]	; (8021770 <FINGER_DMA_IrqHandler+0x554>)
 8021536:	4293      	cmp	r3, r2
 8021538:	d01a      	beq.n	8021570 <FINGER_DMA_IrqHandler+0x354>
 802153a:	4b84      	ldr	r3, [pc, #528]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 802153c:	681b      	ldr	r3, [r3, #0]
 802153e:	4a8d      	ldr	r2, [pc, #564]	; (8021774 <FINGER_DMA_IrqHandler+0x558>)
 8021540:	4293      	cmp	r3, r2
 8021542:	d012      	beq.n	802156a <FINGER_DMA_IrqHandler+0x34e>
 8021544:	4b81      	ldr	r3, [pc, #516]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 8021546:	681b      	ldr	r3, [r3, #0]
 8021548:	4a8b      	ldr	r2, [pc, #556]	; (8021778 <FINGER_DMA_IrqHandler+0x55c>)
 802154a:	4293      	cmp	r3, r2
 802154c:	d00a      	beq.n	8021564 <FINGER_DMA_IrqHandler+0x348>
 802154e:	4b7f      	ldr	r3, [pc, #508]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 8021550:	681b      	ldr	r3, [r3, #0]
 8021552:	4a8a      	ldr	r2, [pc, #552]	; (802177c <FINGER_DMA_IrqHandler+0x560>)
 8021554:	4293      	cmp	r3, r2
 8021556:	d102      	bne.n	802155e <FINGER_DMA_IrqHandler+0x342>
 8021558:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 802155c:	e01e      	b.n	802159c <FINGER_DMA_IrqHandler+0x380>
 802155e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8021562:	e01b      	b.n	802159c <FINGER_DMA_IrqHandler+0x380>
 8021564:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8021568:	e018      	b.n	802159c <FINGER_DMA_IrqHandler+0x380>
 802156a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 802156e:	e015      	b.n	802159c <FINGER_DMA_IrqHandler+0x380>
 8021570:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8021574:	e012      	b.n	802159c <FINGER_DMA_IrqHandler+0x380>
 8021576:	f44f 6380 	mov.w	r3, #1024	; 0x400
 802157a:	e00f      	b.n	802159c <FINGER_DMA_IrqHandler+0x380>
 802157c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8021580:	e00c      	b.n	802159c <FINGER_DMA_IrqHandler+0x380>
 8021582:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8021586:	e009      	b.n	802159c <FINGER_DMA_IrqHandler+0x380>
 8021588:	f44f 6380 	mov.w	r3, #1024	; 0x400
 802158c:	e006      	b.n	802159c <FINGER_DMA_IrqHandler+0x380>
 802158e:	2310      	movs	r3, #16
 8021590:	e004      	b.n	802159c <FINGER_DMA_IrqHandler+0x380>
 8021592:	2310      	movs	r3, #16
 8021594:	e002      	b.n	802159c <FINGER_DMA_IrqHandler+0x380>
 8021596:	2310      	movs	r3, #16
 8021598:	e000      	b.n	802159c <FINGER_DMA_IrqHandler+0x380>
 802159a:	2310      	movs	r3, #16
 802159c:	4a6a      	ldr	r2, [pc, #424]	; (8021748 <FINGER_DMA_IrqHandler+0x52c>)
 802159e:	6093      	str	r3, [r2, #8]

        FINGER_Check_Buffer();
 80215a0:	f000 ff58 	bl	8022454 <FINGER_Check_Buffer>
        __HAL_DMA_CLEAR_FLAG(&hdma_uart4_rx, __HAL_DMA_GET_DME_FLAG_INDEX(&hdma_uart4_rx));

        /* Start DMA transfer */
        HAL_UART_Receive_DMA(&huart4, (uint8_t*) FINGER_DMA_RX, FINGER_DMA_RX_SZ);
    }
}
 80215a4:	f000 bf0a 	b.w	80223bc <FINGER_DMA_IrqHandler+0x11a0>
    else if (__HAL_DMA_GET_IT_SOURCE(&hdma_uart4_rx, DMA_IT_TC)) {
 80215a8:	4b68      	ldr	r3, [pc, #416]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 80215aa:	681b      	ldr	r3, [r3, #0]
 80215ac:	681b      	ldr	r3, [r3, #0]
 80215ae:	f003 0310 	and.w	r3, r3, #16
 80215b2:	2b00      	cmp	r3, #0
 80215b4:	f000 81bd 	beq.w	8021932 <FINGER_DMA_IrqHandler+0x716>
        __HAL_DMA_CLEAR_FLAG(&hdma_uart4_rx, __HAL_DMA_GET_TC_FLAG_INDEX(&hdma_uart4_rx));
 80215b8:	4b64      	ldr	r3, [pc, #400]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 80215ba:	681b      	ldr	r3, [r3, #0]
 80215bc:	461a      	mov	r2, r3
 80215be:	4b70      	ldr	r3, [pc, #448]	; (8021780 <FINGER_DMA_IrqHandler+0x564>)
 80215c0:	429a      	cmp	r2, r3
 80215c2:	d960      	bls.n	8021686 <FINGER_DMA_IrqHandler+0x46a>
 80215c4:	4b61      	ldr	r3, [pc, #388]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 80215c6:	681b      	ldr	r3, [r3, #0]
 80215c8:	4a61      	ldr	r2, [pc, #388]	; (8021750 <FINGER_DMA_IrqHandler+0x534>)
 80215ca:	4293      	cmp	r3, r2
 80215cc:	d057      	beq.n	802167e <FINGER_DMA_IrqHandler+0x462>
 80215ce:	4b5f      	ldr	r3, [pc, #380]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 80215d0:	681b      	ldr	r3, [r3, #0]
 80215d2:	4a60      	ldr	r2, [pc, #384]	; (8021754 <FINGER_DMA_IrqHandler+0x538>)
 80215d4:	4293      	cmp	r3, r2
 80215d6:	d050      	beq.n	802167a <FINGER_DMA_IrqHandler+0x45e>
 80215d8:	4b5c      	ldr	r3, [pc, #368]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 80215da:	681b      	ldr	r3, [r3, #0]
 80215dc:	4a5e      	ldr	r2, [pc, #376]	; (8021758 <FINGER_DMA_IrqHandler+0x53c>)
 80215de:	4293      	cmp	r3, r2
 80215e0:	d049      	beq.n	8021676 <FINGER_DMA_IrqHandler+0x45a>
 80215e2:	4b5a      	ldr	r3, [pc, #360]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 80215e4:	681b      	ldr	r3, [r3, #0]
 80215e6:	4a5d      	ldr	r2, [pc, #372]	; (802175c <FINGER_DMA_IrqHandler+0x540>)
 80215e8:	4293      	cmp	r3, r2
 80215ea:	d042      	beq.n	8021672 <FINGER_DMA_IrqHandler+0x456>
 80215ec:	4b57      	ldr	r3, [pc, #348]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 80215ee:	681b      	ldr	r3, [r3, #0]
 80215f0:	4a5b      	ldr	r2, [pc, #364]	; (8021760 <FINGER_DMA_IrqHandler+0x544>)
 80215f2:	4293      	cmp	r3, r2
 80215f4:	d03a      	beq.n	802166c <FINGER_DMA_IrqHandler+0x450>
 80215f6:	4b55      	ldr	r3, [pc, #340]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 80215f8:	681b      	ldr	r3, [r3, #0]
 80215fa:	4a5a      	ldr	r2, [pc, #360]	; (8021764 <FINGER_DMA_IrqHandler+0x548>)
 80215fc:	4293      	cmp	r3, r2
 80215fe:	d032      	beq.n	8021666 <FINGER_DMA_IrqHandler+0x44a>
 8021600:	4b52      	ldr	r3, [pc, #328]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 8021602:	681b      	ldr	r3, [r3, #0]
 8021604:	4a58      	ldr	r2, [pc, #352]	; (8021768 <FINGER_DMA_IrqHandler+0x54c>)
 8021606:	4293      	cmp	r3, r2
 8021608:	d02a      	beq.n	8021660 <FINGER_DMA_IrqHandler+0x444>
 802160a:	4b50      	ldr	r3, [pc, #320]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 802160c:	681b      	ldr	r3, [r3, #0]
 802160e:	4a57      	ldr	r2, [pc, #348]	; (802176c <FINGER_DMA_IrqHandler+0x550>)
 8021610:	4293      	cmp	r3, r2
 8021612:	d022      	beq.n	802165a <FINGER_DMA_IrqHandler+0x43e>
 8021614:	4b4d      	ldr	r3, [pc, #308]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 8021616:	681b      	ldr	r3, [r3, #0]
 8021618:	4a55      	ldr	r2, [pc, #340]	; (8021770 <FINGER_DMA_IrqHandler+0x554>)
 802161a:	4293      	cmp	r3, r2
 802161c:	d01a      	beq.n	8021654 <FINGER_DMA_IrqHandler+0x438>
 802161e:	4b4b      	ldr	r3, [pc, #300]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 8021620:	681b      	ldr	r3, [r3, #0]
 8021622:	4a54      	ldr	r2, [pc, #336]	; (8021774 <FINGER_DMA_IrqHandler+0x558>)
 8021624:	4293      	cmp	r3, r2
 8021626:	d012      	beq.n	802164e <FINGER_DMA_IrqHandler+0x432>
 8021628:	4b48      	ldr	r3, [pc, #288]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 802162a:	681b      	ldr	r3, [r3, #0]
 802162c:	4a52      	ldr	r2, [pc, #328]	; (8021778 <FINGER_DMA_IrqHandler+0x55c>)
 802162e:	4293      	cmp	r3, r2
 8021630:	d00a      	beq.n	8021648 <FINGER_DMA_IrqHandler+0x42c>
 8021632:	4b46      	ldr	r3, [pc, #280]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 8021634:	681b      	ldr	r3, [r3, #0]
 8021636:	4a51      	ldr	r2, [pc, #324]	; (802177c <FINGER_DMA_IrqHandler+0x560>)
 8021638:	4293      	cmp	r3, r2
 802163a:	d102      	bne.n	8021642 <FINGER_DMA_IrqHandler+0x426>
 802163c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8021640:	e01e      	b.n	8021680 <FINGER_DMA_IrqHandler+0x464>
 8021642:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8021646:	e01b      	b.n	8021680 <FINGER_DMA_IrqHandler+0x464>
 8021648:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 802164c:	e018      	b.n	8021680 <FINGER_DMA_IrqHandler+0x464>
 802164e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8021652:	e015      	b.n	8021680 <FINGER_DMA_IrqHandler+0x464>
 8021654:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8021658:	e012      	b.n	8021680 <FINGER_DMA_IrqHandler+0x464>
 802165a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 802165e:	e00f      	b.n	8021680 <FINGER_DMA_IrqHandler+0x464>
 8021660:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8021664:	e00c      	b.n	8021680 <FINGER_DMA_IrqHandler+0x464>
 8021666:	f44f 6300 	mov.w	r3, #2048	; 0x800
 802166a:	e009      	b.n	8021680 <FINGER_DMA_IrqHandler+0x464>
 802166c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8021670:	e006      	b.n	8021680 <FINGER_DMA_IrqHandler+0x464>
 8021672:	2320      	movs	r3, #32
 8021674:	e004      	b.n	8021680 <FINGER_DMA_IrqHandler+0x464>
 8021676:	2320      	movs	r3, #32
 8021678:	e002      	b.n	8021680 <FINGER_DMA_IrqHandler+0x464>
 802167a:	2320      	movs	r3, #32
 802167c:	e000      	b.n	8021680 <FINGER_DMA_IrqHandler+0x464>
 802167e:	2320      	movs	r3, #32
 8021680:	4a40      	ldr	r2, [pc, #256]	; (8021784 <FINGER_DMA_IrqHandler+0x568>)
 8021682:	60d3      	str	r3, [r2, #12]
 8021684:	e151      	b.n	802192a <FINGER_DMA_IrqHandler+0x70e>
 8021686:	4b31      	ldr	r3, [pc, #196]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 8021688:	681b      	ldr	r3, [r3, #0]
 802168a:	461a      	mov	r2, r3
 802168c:	4b3e      	ldr	r3, [pc, #248]	; (8021788 <FINGER_DMA_IrqHandler+0x56c>)
 802168e:	429a      	cmp	r2, r3
 8021690:	f240 8084 	bls.w	802179c <FINGER_DMA_IrqHandler+0x580>
 8021694:	4b2d      	ldr	r3, [pc, #180]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 8021696:	681b      	ldr	r3, [r3, #0]
 8021698:	4a2d      	ldr	r2, [pc, #180]	; (8021750 <FINGER_DMA_IrqHandler+0x534>)
 802169a:	4293      	cmp	r3, r2
 802169c:	d07a      	beq.n	8021794 <FINGER_DMA_IrqHandler+0x578>
 802169e:	4b2b      	ldr	r3, [pc, #172]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 80216a0:	681b      	ldr	r3, [r3, #0]
 80216a2:	4a2c      	ldr	r2, [pc, #176]	; (8021754 <FINGER_DMA_IrqHandler+0x538>)
 80216a4:	4293      	cmp	r3, r2
 80216a6:	d073      	beq.n	8021790 <FINGER_DMA_IrqHandler+0x574>
 80216a8:	4b28      	ldr	r3, [pc, #160]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 80216aa:	681b      	ldr	r3, [r3, #0]
 80216ac:	4a2a      	ldr	r2, [pc, #168]	; (8021758 <FINGER_DMA_IrqHandler+0x53c>)
 80216ae:	4293      	cmp	r3, r2
 80216b0:	d06c      	beq.n	802178c <FINGER_DMA_IrqHandler+0x570>
 80216b2:	4b26      	ldr	r3, [pc, #152]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 80216b4:	681b      	ldr	r3, [r3, #0]
 80216b6:	4a29      	ldr	r2, [pc, #164]	; (802175c <FINGER_DMA_IrqHandler+0x540>)
 80216b8:	4293      	cmp	r3, r2
 80216ba:	d042      	beq.n	8021742 <FINGER_DMA_IrqHandler+0x526>
 80216bc:	4b23      	ldr	r3, [pc, #140]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 80216be:	681b      	ldr	r3, [r3, #0]
 80216c0:	4a27      	ldr	r2, [pc, #156]	; (8021760 <FINGER_DMA_IrqHandler+0x544>)
 80216c2:	4293      	cmp	r3, r2
 80216c4:	d03a      	beq.n	802173c <FINGER_DMA_IrqHandler+0x520>
 80216c6:	4b21      	ldr	r3, [pc, #132]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 80216c8:	681b      	ldr	r3, [r3, #0]
 80216ca:	4a26      	ldr	r2, [pc, #152]	; (8021764 <FINGER_DMA_IrqHandler+0x548>)
 80216cc:	4293      	cmp	r3, r2
 80216ce:	d032      	beq.n	8021736 <FINGER_DMA_IrqHandler+0x51a>
 80216d0:	4b1e      	ldr	r3, [pc, #120]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 80216d2:	681b      	ldr	r3, [r3, #0]
 80216d4:	4a24      	ldr	r2, [pc, #144]	; (8021768 <FINGER_DMA_IrqHandler+0x54c>)
 80216d6:	4293      	cmp	r3, r2
 80216d8:	d02a      	beq.n	8021730 <FINGER_DMA_IrqHandler+0x514>
 80216da:	4b1c      	ldr	r3, [pc, #112]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 80216dc:	681b      	ldr	r3, [r3, #0]
 80216de:	4a23      	ldr	r2, [pc, #140]	; (802176c <FINGER_DMA_IrqHandler+0x550>)
 80216e0:	4293      	cmp	r3, r2
 80216e2:	d022      	beq.n	802172a <FINGER_DMA_IrqHandler+0x50e>
 80216e4:	4b19      	ldr	r3, [pc, #100]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 80216e6:	681b      	ldr	r3, [r3, #0]
 80216e8:	4a21      	ldr	r2, [pc, #132]	; (8021770 <FINGER_DMA_IrqHandler+0x554>)
 80216ea:	4293      	cmp	r3, r2
 80216ec:	d01a      	beq.n	8021724 <FINGER_DMA_IrqHandler+0x508>
 80216ee:	4b17      	ldr	r3, [pc, #92]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 80216f0:	681b      	ldr	r3, [r3, #0]
 80216f2:	4a20      	ldr	r2, [pc, #128]	; (8021774 <FINGER_DMA_IrqHandler+0x558>)
 80216f4:	4293      	cmp	r3, r2
 80216f6:	d012      	beq.n	802171e <FINGER_DMA_IrqHandler+0x502>
 80216f8:	4b14      	ldr	r3, [pc, #80]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 80216fa:	681b      	ldr	r3, [r3, #0]
 80216fc:	4a1e      	ldr	r2, [pc, #120]	; (8021778 <FINGER_DMA_IrqHandler+0x55c>)
 80216fe:	4293      	cmp	r3, r2
 8021700:	d00a      	beq.n	8021718 <FINGER_DMA_IrqHandler+0x4fc>
 8021702:	4b12      	ldr	r3, [pc, #72]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 8021704:	681b      	ldr	r3, [r3, #0]
 8021706:	4a1d      	ldr	r2, [pc, #116]	; (802177c <FINGER_DMA_IrqHandler+0x560>)
 8021708:	4293      	cmp	r3, r2
 802170a:	d102      	bne.n	8021712 <FINGER_DMA_IrqHandler+0x4f6>
 802170c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8021710:	e041      	b.n	8021796 <FINGER_DMA_IrqHandler+0x57a>
 8021712:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8021716:	e03e      	b.n	8021796 <FINGER_DMA_IrqHandler+0x57a>
 8021718:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 802171c:	e03b      	b.n	8021796 <FINGER_DMA_IrqHandler+0x57a>
 802171e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8021722:	e038      	b.n	8021796 <FINGER_DMA_IrqHandler+0x57a>
 8021724:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8021728:	e035      	b.n	8021796 <FINGER_DMA_IrqHandler+0x57a>
 802172a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 802172e:	e032      	b.n	8021796 <FINGER_DMA_IrqHandler+0x57a>
 8021730:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8021734:	e02f      	b.n	8021796 <FINGER_DMA_IrqHandler+0x57a>
 8021736:	f44f 6300 	mov.w	r3, #2048	; 0x800
 802173a:	e02c      	b.n	8021796 <FINGER_DMA_IrqHandler+0x57a>
 802173c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8021740:	e029      	b.n	8021796 <FINGER_DMA_IrqHandler+0x57a>
 8021742:	2320      	movs	r3, #32
 8021744:	e027      	b.n	8021796 <FINGER_DMA_IrqHandler+0x57a>
 8021746:	bf00      	nop
 8021748:	40026000 	.word	0x40026000
 802174c:	2000841c 	.word	0x2000841c
 8021750:	40026010 	.word	0x40026010
 8021754:	40026410 	.word	0x40026410
 8021758:	40026070 	.word	0x40026070
 802175c:	40026470 	.word	0x40026470
 8021760:	40026028 	.word	0x40026028
 8021764:	40026428 	.word	0x40026428
 8021768:	40026088 	.word	0x40026088
 802176c:	40026488 	.word	0x40026488
 8021770:	40026040 	.word	0x40026040
 8021774:	40026440 	.word	0x40026440
 8021778:	400260a0 	.word	0x400260a0
 802177c:	400264a0 	.word	0x400264a0
 8021780:	40026458 	.word	0x40026458
 8021784:	40026400 	.word	0x40026400
 8021788:	400260b8 	.word	0x400260b8
 802178c:	2320      	movs	r3, #32
 802178e:	e002      	b.n	8021796 <FINGER_DMA_IrqHandler+0x57a>
 8021790:	2320      	movs	r3, #32
 8021792:	e000      	b.n	8021796 <FINGER_DMA_IrqHandler+0x57a>
 8021794:	2320      	movs	r3, #32
 8021796:	4a9b      	ldr	r2, [pc, #620]	; (8021a04 <FINGER_DMA_IrqHandler+0x7e8>)
 8021798:	6093      	str	r3, [r2, #8]
 802179a:	e0c6      	b.n	802192a <FINGER_DMA_IrqHandler+0x70e>
 802179c:	4b9a      	ldr	r3, [pc, #616]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 802179e:	681b      	ldr	r3, [r3, #0]
 80217a0:	461a      	mov	r2, r3
 80217a2:	4b9a      	ldr	r3, [pc, #616]	; (8021a0c <FINGER_DMA_IrqHandler+0x7f0>)
 80217a4:	429a      	cmp	r2, r3
 80217a6:	d960      	bls.n	802186a <FINGER_DMA_IrqHandler+0x64e>
 80217a8:	4b97      	ldr	r3, [pc, #604]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 80217aa:	681b      	ldr	r3, [r3, #0]
 80217ac:	4a98      	ldr	r2, [pc, #608]	; (8021a10 <FINGER_DMA_IrqHandler+0x7f4>)
 80217ae:	4293      	cmp	r3, r2
 80217b0:	d057      	beq.n	8021862 <FINGER_DMA_IrqHandler+0x646>
 80217b2:	4b95      	ldr	r3, [pc, #596]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 80217b4:	681b      	ldr	r3, [r3, #0]
 80217b6:	4a97      	ldr	r2, [pc, #604]	; (8021a14 <FINGER_DMA_IrqHandler+0x7f8>)
 80217b8:	4293      	cmp	r3, r2
 80217ba:	d050      	beq.n	802185e <FINGER_DMA_IrqHandler+0x642>
 80217bc:	4b92      	ldr	r3, [pc, #584]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 80217be:	681b      	ldr	r3, [r3, #0]
 80217c0:	4a95      	ldr	r2, [pc, #596]	; (8021a18 <FINGER_DMA_IrqHandler+0x7fc>)
 80217c2:	4293      	cmp	r3, r2
 80217c4:	d049      	beq.n	802185a <FINGER_DMA_IrqHandler+0x63e>
 80217c6:	4b90      	ldr	r3, [pc, #576]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 80217c8:	681b      	ldr	r3, [r3, #0]
 80217ca:	4a94      	ldr	r2, [pc, #592]	; (8021a1c <FINGER_DMA_IrqHandler+0x800>)
 80217cc:	4293      	cmp	r3, r2
 80217ce:	d042      	beq.n	8021856 <FINGER_DMA_IrqHandler+0x63a>
 80217d0:	4b8d      	ldr	r3, [pc, #564]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 80217d2:	681b      	ldr	r3, [r3, #0]
 80217d4:	4a92      	ldr	r2, [pc, #584]	; (8021a20 <FINGER_DMA_IrqHandler+0x804>)
 80217d6:	4293      	cmp	r3, r2
 80217d8:	d03a      	beq.n	8021850 <FINGER_DMA_IrqHandler+0x634>
 80217da:	4b8b      	ldr	r3, [pc, #556]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 80217dc:	681b      	ldr	r3, [r3, #0]
 80217de:	4a91      	ldr	r2, [pc, #580]	; (8021a24 <FINGER_DMA_IrqHandler+0x808>)
 80217e0:	4293      	cmp	r3, r2
 80217e2:	d032      	beq.n	802184a <FINGER_DMA_IrqHandler+0x62e>
 80217e4:	4b88      	ldr	r3, [pc, #544]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 80217e6:	681b      	ldr	r3, [r3, #0]
 80217e8:	4a8f      	ldr	r2, [pc, #572]	; (8021a28 <FINGER_DMA_IrqHandler+0x80c>)
 80217ea:	4293      	cmp	r3, r2
 80217ec:	d02a      	beq.n	8021844 <FINGER_DMA_IrqHandler+0x628>
 80217ee:	4b86      	ldr	r3, [pc, #536]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 80217f0:	681b      	ldr	r3, [r3, #0]
 80217f2:	4a8e      	ldr	r2, [pc, #568]	; (8021a2c <FINGER_DMA_IrqHandler+0x810>)
 80217f4:	4293      	cmp	r3, r2
 80217f6:	d022      	beq.n	802183e <FINGER_DMA_IrqHandler+0x622>
 80217f8:	4b83      	ldr	r3, [pc, #524]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 80217fa:	681b      	ldr	r3, [r3, #0]
 80217fc:	4a8c      	ldr	r2, [pc, #560]	; (8021a30 <FINGER_DMA_IrqHandler+0x814>)
 80217fe:	4293      	cmp	r3, r2
 8021800:	d01a      	beq.n	8021838 <FINGER_DMA_IrqHandler+0x61c>
 8021802:	4b81      	ldr	r3, [pc, #516]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 8021804:	681b      	ldr	r3, [r3, #0]
 8021806:	4a8b      	ldr	r2, [pc, #556]	; (8021a34 <FINGER_DMA_IrqHandler+0x818>)
 8021808:	4293      	cmp	r3, r2
 802180a:	d012      	beq.n	8021832 <FINGER_DMA_IrqHandler+0x616>
 802180c:	4b7e      	ldr	r3, [pc, #504]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 802180e:	681b      	ldr	r3, [r3, #0]
 8021810:	4a89      	ldr	r2, [pc, #548]	; (8021a38 <FINGER_DMA_IrqHandler+0x81c>)
 8021812:	4293      	cmp	r3, r2
 8021814:	d00a      	beq.n	802182c <FINGER_DMA_IrqHandler+0x610>
 8021816:	4b7c      	ldr	r3, [pc, #496]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 8021818:	681b      	ldr	r3, [r3, #0]
 802181a:	4a88      	ldr	r2, [pc, #544]	; (8021a3c <FINGER_DMA_IrqHandler+0x820>)
 802181c:	4293      	cmp	r3, r2
 802181e:	d102      	bne.n	8021826 <FINGER_DMA_IrqHandler+0x60a>
 8021820:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8021824:	e01e      	b.n	8021864 <FINGER_DMA_IrqHandler+0x648>
 8021826:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 802182a:	e01b      	b.n	8021864 <FINGER_DMA_IrqHandler+0x648>
 802182c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8021830:	e018      	b.n	8021864 <FINGER_DMA_IrqHandler+0x648>
 8021832:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8021836:	e015      	b.n	8021864 <FINGER_DMA_IrqHandler+0x648>
 8021838:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 802183c:	e012      	b.n	8021864 <FINGER_DMA_IrqHandler+0x648>
 802183e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8021842:	e00f      	b.n	8021864 <FINGER_DMA_IrqHandler+0x648>
 8021844:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8021848:	e00c      	b.n	8021864 <FINGER_DMA_IrqHandler+0x648>
 802184a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 802184e:	e009      	b.n	8021864 <FINGER_DMA_IrqHandler+0x648>
 8021850:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8021854:	e006      	b.n	8021864 <FINGER_DMA_IrqHandler+0x648>
 8021856:	2320      	movs	r3, #32
 8021858:	e004      	b.n	8021864 <FINGER_DMA_IrqHandler+0x648>
 802185a:	2320      	movs	r3, #32
 802185c:	e002      	b.n	8021864 <FINGER_DMA_IrqHandler+0x648>
 802185e:	2320      	movs	r3, #32
 8021860:	e000      	b.n	8021864 <FINGER_DMA_IrqHandler+0x648>
 8021862:	2320      	movs	r3, #32
 8021864:	4a76      	ldr	r2, [pc, #472]	; (8021a40 <FINGER_DMA_IrqHandler+0x824>)
 8021866:	60d3      	str	r3, [r2, #12]
 8021868:	e05f      	b.n	802192a <FINGER_DMA_IrqHandler+0x70e>
 802186a:	4b67      	ldr	r3, [pc, #412]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 802186c:	681b      	ldr	r3, [r3, #0]
 802186e:	4a68      	ldr	r2, [pc, #416]	; (8021a10 <FINGER_DMA_IrqHandler+0x7f4>)
 8021870:	4293      	cmp	r3, r2
 8021872:	d057      	beq.n	8021924 <FINGER_DMA_IrqHandler+0x708>
 8021874:	4b64      	ldr	r3, [pc, #400]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 8021876:	681b      	ldr	r3, [r3, #0]
 8021878:	4a66      	ldr	r2, [pc, #408]	; (8021a14 <FINGER_DMA_IrqHandler+0x7f8>)
 802187a:	4293      	cmp	r3, r2
 802187c:	d050      	beq.n	8021920 <FINGER_DMA_IrqHandler+0x704>
 802187e:	4b62      	ldr	r3, [pc, #392]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 8021880:	681b      	ldr	r3, [r3, #0]
 8021882:	4a65      	ldr	r2, [pc, #404]	; (8021a18 <FINGER_DMA_IrqHandler+0x7fc>)
 8021884:	4293      	cmp	r3, r2
 8021886:	d049      	beq.n	802191c <FINGER_DMA_IrqHandler+0x700>
 8021888:	4b5f      	ldr	r3, [pc, #380]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 802188a:	681b      	ldr	r3, [r3, #0]
 802188c:	4a63      	ldr	r2, [pc, #396]	; (8021a1c <FINGER_DMA_IrqHandler+0x800>)
 802188e:	4293      	cmp	r3, r2
 8021890:	d042      	beq.n	8021918 <FINGER_DMA_IrqHandler+0x6fc>
 8021892:	4b5d      	ldr	r3, [pc, #372]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 8021894:	681b      	ldr	r3, [r3, #0]
 8021896:	4a62      	ldr	r2, [pc, #392]	; (8021a20 <FINGER_DMA_IrqHandler+0x804>)
 8021898:	4293      	cmp	r3, r2
 802189a:	d03a      	beq.n	8021912 <FINGER_DMA_IrqHandler+0x6f6>
 802189c:	4b5a      	ldr	r3, [pc, #360]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 802189e:	681b      	ldr	r3, [r3, #0]
 80218a0:	4a60      	ldr	r2, [pc, #384]	; (8021a24 <FINGER_DMA_IrqHandler+0x808>)
 80218a2:	4293      	cmp	r3, r2
 80218a4:	d032      	beq.n	802190c <FINGER_DMA_IrqHandler+0x6f0>
 80218a6:	4b58      	ldr	r3, [pc, #352]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 80218a8:	681b      	ldr	r3, [r3, #0]
 80218aa:	4a5f      	ldr	r2, [pc, #380]	; (8021a28 <FINGER_DMA_IrqHandler+0x80c>)
 80218ac:	4293      	cmp	r3, r2
 80218ae:	d02a      	beq.n	8021906 <FINGER_DMA_IrqHandler+0x6ea>
 80218b0:	4b55      	ldr	r3, [pc, #340]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 80218b2:	681b      	ldr	r3, [r3, #0]
 80218b4:	4a5d      	ldr	r2, [pc, #372]	; (8021a2c <FINGER_DMA_IrqHandler+0x810>)
 80218b6:	4293      	cmp	r3, r2
 80218b8:	d022      	beq.n	8021900 <FINGER_DMA_IrqHandler+0x6e4>
 80218ba:	4b53      	ldr	r3, [pc, #332]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 80218bc:	681b      	ldr	r3, [r3, #0]
 80218be:	4a5c      	ldr	r2, [pc, #368]	; (8021a30 <FINGER_DMA_IrqHandler+0x814>)
 80218c0:	4293      	cmp	r3, r2
 80218c2:	d01a      	beq.n	80218fa <FINGER_DMA_IrqHandler+0x6de>
 80218c4:	4b50      	ldr	r3, [pc, #320]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 80218c6:	681b      	ldr	r3, [r3, #0]
 80218c8:	4a5a      	ldr	r2, [pc, #360]	; (8021a34 <FINGER_DMA_IrqHandler+0x818>)
 80218ca:	4293      	cmp	r3, r2
 80218cc:	d012      	beq.n	80218f4 <FINGER_DMA_IrqHandler+0x6d8>
 80218ce:	4b4e      	ldr	r3, [pc, #312]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 80218d0:	681b      	ldr	r3, [r3, #0]
 80218d2:	4a59      	ldr	r2, [pc, #356]	; (8021a38 <FINGER_DMA_IrqHandler+0x81c>)
 80218d4:	4293      	cmp	r3, r2
 80218d6:	d00a      	beq.n	80218ee <FINGER_DMA_IrqHandler+0x6d2>
 80218d8:	4b4b      	ldr	r3, [pc, #300]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 80218da:	681b      	ldr	r3, [r3, #0]
 80218dc:	4a57      	ldr	r2, [pc, #348]	; (8021a3c <FINGER_DMA_IrqHandler+0x820>)
 80218de:	4293      	cmp	r3, r2
 80218e0:	d102      	bne.n	80218e8 <FINGER_DMA_IrqHandler+0x6cc>
 80218e2:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80218e6:	e01e      	b.n	8021926 <FINGER_DMA_IrqHandler+0x70a>
 80218e8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80218ec:	e01b      	b.n	8021926 <FINGER_DMA_IrqHandler+0x70a>
 80218ee:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80218f2:	e018      	b.n	8021926 <FINGER_DMA_IrqHandler+0x70a>
 80218f4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80218f8:	e015      	b.n	8021926 <FINGER_DMA_IrqHandler+0x70a>
 80218fa:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80218fe:	e012      	b.n	8021926 <FINGER_DMA_IrqHandler+0x70a>
 8021900:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8021904:	e00f      	b.n	8021926 <FINGER_DMA_IrqHandler+0x70a>
 8021906:	f44f 6300 	mov.w	r3, #2048	; 0x800
 802190a:	e00c      	b.n	8021926 <FINGER_DMA_IrqHandler+0x70a>
 802190c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8021910:	e009      	b.n	8021926 <FINGER_DMA_IrqHandler+0x70a>
 8021912:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8021916:	e006      	b.n	8021926 <FINGER_DMA_IrqHandler+0x70a>
 8021918:	2320      	movs	r3, #32
 802191a:	e004      	b.n	8021926 <FINGER_DMA_IrqHandler+0x70a>
 802191c:	2320      	movs	r3, #32
 802191e:	e002      	b.n	8021926 <FINGER_DMA_IrqHandler+0x70a>
 8021920:	2320      	movs	r3, #32
 8021922:	e000      	b.n	8021926 <FINGER_DMA_IrqHandler+0x70a>
 8021924:	2320      	movs	r3, #32
 8021926:	4a46      	ldr	r2, [pc, #280]	; (8021a40 <FINGER_DMA_IrqHandler+0x824>)
 8021928:	6093      	str	r3, [r2, #8]
        FINGER_Check_Buffer();
 802192a:	f000 fd93 	bl	8022454 <FINGER_Check_Buffer>
}
 802192e:	f000 bd45 	b.w	80223bc <FINGER_DMA_IrqHandler+0x11a0>
        __HAL_DMA_CLEAR_FLAG(&hdma_uart4_rx, __HAL_DMA_GET_TE_FLAG_INDEX(&hdma_uart4_rx));
 8021932:	4b35      	ldr	r3, [pc, #212]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 8021934:	681b      	ldr	r3, [r3, #0]
 8021936:	461a      	mov	r2, r3
 8021938:	4b42      	ldr	r3, [pc, #264]	; (8021a44 <FINGER_DMA_IrqHandler+0x828>)
 802193a:	429a      	cmp	r2, r3
 802193c:	f240 8084 	bls.w	8021a48 <FINGER_DMA_IrqHandler+0x82c>
 8021940:	4b31      	ldr	r3, [pc, #196]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 8021942:	681b      	ldr	r3, [r3, #0]
 8021944:	4a32      	ldr	r2, [pc, #200]	; (8021a10 <FINGER_DMA_IrqHandler+0x7f4>)
 8021946:	4293      	cmp	r3, r2
 8021948:	d057      	beq.n	80219fa <FINGER_DMA_IrqHandler+0x7de>
 802194a:	4b2f      	ldr	r3, [pc, #188]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 802194c:	681b      	ldr	r3, [r3, #0]
 802194e:	4a31      	ldr	r2, [pc, #196]	; (8021a14 <FINGER_DMA_IrqHandler+0x7f8>)
 8021950:	4293      	cmp	r3, r2
 8021952:	d050      	beq.n	80219f6 <FINGER_DMA_IrqHandler+0x7da>
 8021954:	4b2c      	ldr	r3, [pc, #176]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 8021956:	681b      	ldr	r3, [r3, #0]
 8021958:	4a2f      	ldr	r2, [pc, #188]	; (8021a18 <FINGER_DMA_IrqHandler+0x7fc>)
 802195a:	4293      	cmp	r3, r2
 802195c:	d049      	beq.n	80219f2 <FINGER_DMA_IrqHandler+0x7d6>
 802195e:	4b2a      	ldr	r3, [pc, #168]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 8021960:	681b      	ldr	r3, [r3, #0]
 8021962:	4a2e      	ldr	r2, [pc, #184]	; (8021a1c <FINGER_DMA_IrqHandler+0x800>)
 8021964:	4293      	cmp	r3, r2
 8021966:	d042      	beq.n	80219ee <FINGER_DMA_IrqHandler+0x7d2>
 8021968:	4b27      	ldr	r3, [pc, #156]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 802196a:	681b      	ldr	r3, [r3, #0]
 802196c:	4a2c      	ldr	r2, [pc, #176]	; (8021a20 <FINGER_DMA_IrqHandler+0x804>)
 802196e:	4293      	cmp	r3, r2
 8021970:	d03a      	beq.n	80219e8 <FINGER_DMA_IrqHandler+0x7cc>
 8021972:	4b25      	ldr	r3, [pc, #148]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 8021974:	681b      	ldr	r3, [r3, #0]
 8021976:	4a2b      	ldr	r2, [pc, #172]	; (8021a24 <FINGER_DMA_IrqHandler+0x808>)
 8021978:	4293      	cmp	r3, r2
 802197a:	d032      	beq.n	80219e2 <FINGER_DMA_IrqHandler+0x7c6>
 802197c:	4b22      	ldr	r3, [pc, #136]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 802197e:	681b      	ldr	r3, [r3, #0]
 8021980:	4a29      	ldr	r2, [pc, #164]	; (8021a28 <FINGER_DMA_IrqHandler+0x80c>)
 8021982:	4293      	cmp	r3, r2
 8021984:	d02a      	beq.n	80219dc <FINGER_DMA_IrqHandler+0x7c0>
 8021986:	4b20      	ldr	r3, [pc, #128]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 8021988:	681b      	ldr	r3, [r3, #0]
 802198a:	4a28      	ldr	r2, [pc, #160]	; (8021a2c <FINGER_DMA_IrqHandler+0x810>)
 802198c:	4293      	cmp	r3, r2
 802198e:	d022      	beq.n	80219d6 <FINGER_DMA_IrqHandler+0x7ba>
 8021990:	4b1d      	ldr	r3, [pc, #116]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 8021992:	681b      	ldr	r3, [r3, #0]
 8021994:	4a26      	ldr	r2, [pc, #152]	; (8021a30 <FINGER_DMA_IrqHandler+0x814>)
 8021996:	4293      	cmp	r3, r2
 8021998:	d01a      	beq.n	80219d0 <FINGER_DMA_IrqHandler+0x7b4>
 802199a:	4b1b      	ldr	r3, [pc, #108]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 802199c:	681b      	ldr	r3, [r3, #0]
 802199e:	4a25      	ldr	r2, [pc, #148]	; (8021a34 <FINGER_DMA_IrqHandler+0x818>)
 80219a0:	4293      	cmp	r3, r2
 80219a2:	d012      	beq.n	80219ca <FINGER_DMA_IrqHandler+0x7ae>
 80219a4:	4b18      	ldr	r3, [pc, #96]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 80219a6:	681b      	ldr	r3, [r3, #0]
 80219a8:	4a23      	ldr	r2, [pc, #140]	; (8021a38 <FINGER_DMA_IrqHandler+0x81c>)
 80219aa:	4293      	cmp	r3, r2
 80219ac:	d00a      	beq.n	80219c4 <FINGER_DMA_IrqHandler+0x7a8>
 80219ae:	4b16      	ldr	r3, [pc, #88]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 80219b0:	681b      	ldr	r3, [r3, #0]
 80219b2:	4a22      	ldr	r2, [pc, #136]	; (8021a3c <FINGER_DMA_IrqHandler+0x820>)
 80219b4:	4293      	cmp	r3, r2
 80219b6:	d102      	bne.n	80219be <FINGER_DMA_IrqHandler+0x7a2>
 80219b8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80219bc:	e01e      	b.n	80219fc <FINGER_DMA_IrqHandler+0x7e0>
 80219be:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80219c2:	e01b      	b.n	80219fc <FINGER_DMA_IrqHandler+0x7e0>
 80219c4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80219c8:	e018      	b.n	80219fc <FINGER_DMA_IrqHandler+0x7e0>
 80219ca:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80219ce:	e015      	b.n	80219fc <FINGER_DMA_IrqHandler+0x7e0>
 80219d0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80219d4:	e012      	b.n	80219fc <FINGER_DMA_IrqHandler+0x7e0>
 80219d6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80219da:	e00f      	b.n	80219fc <FINGER_DMA_IrqHandler+0x7e0>
 80219dc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80219e0:	e00c      	b.n	80219fc <FINGER_DMA_IrqHandler+0x7e0>
 80219e2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80219e6:	e009      	b.n	80219fc <FINGER_DMA_IrqHandler+0x7e0>
 80219e8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80219ec:	e006      	b.n	80219fc <FINGER_DMA_IrqHandler+0x7e0>
 80219ee:	2308      	movs	r3, #8
 80219f0:	e004      	b.n	80219fc <FINGER_DMA_IrqHandler+0x7e0>
 80219f2:	2308      	movs	r3, #8
 80219f4:	e002      	b.n	80219fc <FINGER_DMA_IrqHandler+0x7e0>
 80219f6:	2308      	movs	r3, #8
 80219f8:	e000      	b.n	80219fc <FINGER_DMA_IrqHandler+0x7e0>
 80219fa:	2308      	movs	r3, #8
 80219fc:	4a01      	ldr	r2, [pc, #4]	; (8021a04 <FINGER_DMA_IrqHandler+0x7e8>)
 80219fe:	60d3      	str	r3, [r2, #12]
 8021a00:	e173      	b.n	8021cea <FINGER_DMA_IrqHandler+0xace>
 8021a02:	bf00      	nop
 8021a04:	40026400 	.word	0x40026400
 8021a08:	2000841c 	.word	0x2000841c
 8021a0c:	40026058 	.word	0x40026058
 8021a10:	40026010 	.word	0x40026010
 8021a14:	40026410 	.word	0x40026410
 8021a18:	40026070 	.word	0x40026070
 8021a1c:	40026470 	.word	0x40026470
 8021a20:	40026028 	.word	0x40026028
 8021a24:	40026428 	.word	0x40026428
 8021a28:	40026088 	.word	0x40026088
 8021a2c:	40026488 	.word	0x40026488
 8021a30:	40026040 	.word	0x40026040
 8021a34:	40026440 	.word	0x40026440
 8021a38:	400260a0 	.word	0x400260a0
 8021a3c:	400264a0 	.word	0x400264a0
 8021a40:	40026000 	.word	0x40026000
 8021a44:	40026458 	.word	0x40026458
 8021a48:	4b95      	ldr	r3, [pc, #596]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021a4a:	681b      	ldr	r3, [r3, #0]
 8021a4c:	461a      	mov	r2, r3
 8021a4e:	4b95      	ldr	r3, [pc, #596]	; (8021ca4 <FINGER_DMA_IrqHandler+0xa88>)
 8021a50:	429a      	cmp	r2, r3
 8021a52:	d960      	bls.n	8021b16 <FINGER_DMA_IrqHandler+0x8fa>
 8021a54:	4b92      	ldr	r3, [pc, #584]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021a56:	681b      	ldr	r3, [r3, #0]
 8021a58:	4a93      	ldr	r2, [pc, #588]	; (8021ca8 <FINGER_DMA_IrqHandler+0xa8c>)
 8021a5a:	4293      	cmp	r3, r2
 8021a5c:	d057      	beq.n	8021b0e <FINGER_DMA_IrqHandler+0x8f2>
 8021a5e:	4b90      	ldr	r3, [pc, #576]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021a60:	681b      	ldr	r3, [r3, #0]
 8021a62:	4a92      	ldr	r2, [pc, #584]	; (8021cac <FINGER_DMA_IrqHandler+0xa90>)
 8021a64:	4293      	cmp	r3, r2
 8021a66:	d050      	beq.n	8021b0a <FINGER_DMA_IrqHandler+0x8ee>
 8021a68:	4b8d      	ldr	r3, [pc, #564]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021a6a:	681b      	ldr	r3, [r3, #0]
 8021a6c:	4a90      	ldr	r2, [pc, #576]	; (8021cb0 <FINGER_DMA_IrqHandler+0xa94>)
 8021a6e:	4293      	cmp	r3, r2
 8021a70:	d049      	beq.n	8021b06 <FINGER_DMA_IrqHandler+0x8ea>
 8021a72:	4b8b      	ldr	r3, [pc, #556]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021a74:	681b      	ldr	r3, [r3, #0]
 8021a76:	4a8f      	ldr	r2, [pc, #572]	; (8021cb4 <FINGER_DMA_IrqHandler+0xa98>)
 8021a78:	4293      	cmp	r3, r2
 8021a7a:	d042      	beq.n	8021b02 <FINGER_DMA_IrqHandler+0x8e6>
 8021a7c:	4b88      	ldr	r3, [pc, #544]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021a7e:	681b      	ldr	r3, [r3, #0]
 8021a80:	4a8d      	ldr	r2, [pc, #564]	; (8021cb8 <FINGER_DMA_IrqHandler+0xa9c>)
 8021a82:	4293      	cmp	r3, r2
 8021a84:	d03a      	beq.n	8021afc <FINGER_DMA_IrqHandler+0x8e0>
 8021a86:	4b86      	ldr	r3, [pc, #536]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021a88:	681b      	ldr	r3, [r3, #0]
 8021a8a:	4a8c      	ldr	r2, [pc, #560]	; (8021cbc <FINGER_DMA_IrqHandler+0xaa0>)
 8021a8c:	4293      	cmp	r3, r2
 8021a8e:	d032      	beq.n	8021af6 <FINGER_DMA_IrqHandler+0x8da>
 8021a90:	4b83      	ldr	r3, [pc, #524]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021a92:	681b      	ldr	r3, [r3, #0]
 8021a94:	4a8a      	ldr	r2, [pc, #552]	; (8021cc0 <FINGER_DMA_IrqHandler+0xaa4>)
 8021a96:	4293      	cmp	r3, r2
 8021a98:	d02a      	beq.n	8021af0 <FINGER_DMA_IrqHandler+0x8d4>
 8021a9a:	4b81      	ldr	r3, [pc, #516]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021a9c:	681b      	ldr	r3, [r3, #0]
 8021a9e:	4a89      	ldr	r2, [pc, #548]	; (8021cc4 <FINGER_DMA_IrqHandler+0xaa8>)
 8021aa0:	4293      	cmp	r3, r2
 8021aa2:	d022      	beq.n	8021aea <FINGER_DMA_IrqHandler+0x8ce>
 8021aa4:	4b7e      	ldr	r3, [pc, #504]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021aa6:	681b      	ldr	r3, [r3, #0]
 8021aa8:	4a87      	ldr	r2, [pc, #540]	; (8021cc8 <FINGER_DMA_IrqHandler+0xaac>)
 8021aaa:	4293      	cmp	r3, r2
 8021aac:	d01a      	beq.n	8021ae4 <FINGER_DMA_IrqHandler+0x8c8>
 8021aae:	4b7c      	ldr	r3, [pc, #496]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021ab0:	681b      	ldr	r3, [r3, #0]
 8021ab2:	4a86      	ldr	r2, [pc, #536]	; (8021ccc <FINGER_DMA_IrqHandler+0xab0>)
 8021ab4:	4293      	cmp	r3, r2
 8021ab6:	d012      	beq.n	8021ade <FINGER_DMA_IrqHandler+0x8c2>
 8021ab8:	4b79      	ldr	r3, [pc, #484]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021aba:	681b      	ldr	r3, [r3, #0]
 8021abc:	4a84      	ldr	r2, [pc, #528]	; (8021cd0 <FINGER_DMA_IrqHandler+0xab4>)
 8021abe:	4293      	cmp	r3, r2
 8021ac0:	d00a      	beq.n	8021ad8 <FINGER_DMA_IrqHandler+0x8bc>
 8021ac2:	4b77      	ldr	r3, [pc, #476]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021ac4:	681b      	ldr	r3, [r3, #0]
 8021ac6:	4a83      	ldr	r2, [pc, #524]	; (8021cd4 <FINGER_DMA_IrqHandler+0xab8>)
 8021ac8:	4293      	cmp	r3, r2
 8021aca:	d102      	bne.n	8021ad2 <FINGER_DMA_IrqHandler+0x8b6>
 8021acc:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8021ad0:	e01e      	b.n	8021b10 <FINGER_DMA_IrqHandler+0x8f4>
 8021ad2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8021ad6:	e01b      	b.n	8021b10 <FINGER_DMA_IrqHandler+0x8f4>
 8021ad8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8021adc:	e018      	b.n	8021b10 <FINGER_DMA_IrqHandler+0x8f4>
 8021ade:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8021ae2:	e015      	b.n	8021b10 <FINGER_DMA_IrqHandler+0x8f4>
 8021ae4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8021ae8:	e012      	b.n	8021b10 <FINGER_DMA_IrqHandler+0x8f4>
 8021aea:	f44f 7300 	mov.w	r3, #512	; 0x200
 8021aee:	e00f      	b.n	8021b10 <FINGER_DMA_IrqHandler+0x8f4>
 8021af0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8021af4:	e00c      	b.n	8021b10 <FINGER_DMA_IrqHandler+0x8f4>
 8021af6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8021afa:	e009      	b.n	8021b10 <FINGER_DMA_IrqHandler+0x8f4>
 8021afc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8021b00:	e006      	b.n	8021b10 <FINGER_DMA_IrqHandler+0x8f4>
 8021b02:	2308      	movs	r3, #8
 8021b04:	e004      	b.n	8021b10 <FINGER_DMA_IrqHandler+0x8f4>
 8021b06:	2308      	movs	r3, #8
 8021b08:	e002      	b.n	8021b10 <FINGER_DMA_IrqHandler+0x8f4>
 8021b0a:	2308      	movs	r3, #8
 8021b0c:	e000      	b.n	8021b10 <FINGER_DMA_IrqHandler+0x8f4>
 8021b0e:	2308      	movs	r3, #8
 8021b10:	4a71      	ldr	r2, [pc, #452]	; (8021cd8 <FINGER_DMA_IrqHandler+0xabc>)
 8021b12:	6093      	str	r3, [r2, #8]
 8021b14:	e0e9      	b.n	8021cea <FINGER_DMA_IrqHandler+0xace>
 8021b16:	4b62      	ldr	r3, [pc, #392]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021b18:	681b      	ldr	r3, [r3, #0]
 8021b1a:	461a      	mov	r2, r3
 8021b1c:	4b6f      	ldr	r3, [pc, #444]	; (8021cdc <FINGER_DMA_IrqHandler+0xac0>)
 8021b1e:	429a      	cmp	r2, r3
 8021b20:	d960      	bls.n	8021be4 <FINGER_DMA_IrqHandler+0x9c8>
 8021b22:	4b5f      	ldr	r3, [pc, #380]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021b24:	681b      	ldr	r3, [r3, #0]
 8021b26:	4a60      	ldr	r2, [pc, #384]	; (8021ca8 <FINGER_DMA_IrqHandler+0xa8c>)
 8021b28:	4293      	cmp	r3, r2
 8021b2a:	d057      	beq.n	8021bdc <FINGER_DMA_IrqHandler+0x9c0>
 8021b2c:	4b5c      	ldr	r3, [pc, #368]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021b2e:	681b      	ldr	r3, [r3, #0]
 8021b30:	4a5e      	ldr	r2, [pc, #376]	; (8021cac <FINGER_DMA_IrqHandler+0xa90>)
 8021b32:	4293      	cmp	r3, r2
 8021b34:	d050      	beq.n	8021bd8 <FINGER_DMA_IrqHandler+0x9bc>
 8021b36:	4b5a      	ldr	r3, [pc, #360]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021b38:	681b      	ldr	r3, [r3, #0]
 8021b3a:	4a5d      	ldr	r2, [pc, #372]	; (8021cb0 <FINGER_DMA_IrqHandler+0xa94>)
 8021b3c:	4293      	cmp	r3, r2
 8021b3e:	d049      	beq.n	8021bd4 <FINGER_DMA_IrqHandler+0x9b8>
 8021b40:	4b57      	ldr	r3, [pc, #348]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021b42:	681b      	ldr	r3, [r3, #0]
 8021b44:	4a5b      	ldr	r2, [pc, #364]	; (8021cb4 <FINGER_DMA_IrqHandler+0xa98>)
 8021b46:	4293      	cmp	r3, r2
 8021b48:	d042      	beq.n	8021bd0 <FINGER_DMA_IrqHandler+0x9b4>
 8021b4a:	4b55      	ldr	r3, [pc, #340]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021b4c:	681b      	ldr	r3, [r3, #0]
 8021b4e:	4a5a      	ldr	r2, [pc, #360]	; (8021cb8 <FINGER_DMA_IrqHandler+0xa9c>)
 8021b50:	4293      	cmp	r3, r2
 8021b52:	d03a      	beq.n	8021bca <FINGER_DMA_IrqHandler+0x9ae>
 8021b54:	4b52      	ldr	r3, [pc, #328]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021b56:	681b      	ldr	r3, [r3, #0]
 8021b58:	4a58      	ldr	r2, [pc, #352]	; (8021cbc <FINGER_DMA_IrqHandler+0xaa0>)
 8021b5a:	4293      	cmp	r3, r2
 8021b5c:	d032      	beq.n	8021bc4 <FINGER_DMA_IrqHandler+0x9a8>
 8021b5e:	4b50      	ldr	r3, [pc, #320]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021b60:	681b      	ldr	r3, [r3, #0]
 8021b62:	4a57      	ldr	r2, [pc, #348]	; (8021cc0 <FINGER_DMA_IrqHandler+0xaa4>)
 8021b64:	4293      	cmp	r3, r2
 8021b66:	d02a      	beq.n	8021bbe <FINGER_DMA_IrqHandler+0x9a2>
 8021b68:	4b4d      	ldr	r3, [pc, #308]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021b6a:	681b      	ldr	r3, [r3, #0]
 8021b6c:	4a55      	ldr	r2, [pc, #340]	; (8021cc4 <FINGER_DMA_IrqHandler+0xaa8>)
 8021b6e:	4293      	cmp	r3, r2
 8021b70:	d022      	beq.n	8021bb8 <FINGER_DMA_IrqHandler+0x99c>
 8021b72:	4b4b      	ldr	r3, [pc, #300]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021b74:	681b      	ldr	r3, [r3, #0]
 8021b76:	4a54      	ldr	r2, [pc, #336]	; (8021cc8 <FINGER_DMA_IrqHandler+0xaac>)
 8021b78:	4293      	cmp	r3, r2
 8021b7a:	d01a      	beq.n	8021bb2 <FINGER_DMA_IrqHandler+0x996>
 8021b7c:	4b48      	ldr	r3, [pc, #288]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021b7e:	681b      	ldr	r3, [r3, #0]
 8021b80:	4a52      	ldr	r2, [pc, #328]	; (8021ccc <FINGER_DMA_IrqHandler+0xab0>)
 8021b82:	4293      	cmp	r3, r2
 8021b84:	d012      	beq.n	8021bac <FINGER_DMA_IrqHandler+0x990>
 8021b86:	4b46      	ldr	r3, [pc, #280]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021b88:	681b      	ldr	r3, [r3, #0]
 8021b8a:	4a51      	ldr	r2, [pc, #324]	; (8021cd0 <FINGER_DMA_IrqHandler+0xab4>)
 8021b8c:	4293      	cmp	r3, r2
 8021b8e:	d00a      	beq.n	8021ba6 <FINGER_DMA_IrqHandler+0x98a>
 8021b90:	4b43      	ldr	r3, [pc, #268]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021b92:	681b      	ldr	r3, [r3, #0]
 8021b94:	4a4f      	ldr	r2, [pc, #316]	; (8021cd4 <FINGER_DMA_IrqHandler+0xab8>)
 8021b96:	4293      	cmp	r3, r2
 8021b98:	d102      	bne.n	8021ba0 <FINGER_DMA_IrqHandler+0x984>
 8021b9a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8021b9e:	e01e      	b.n	8021bde <FINGER_DMA_IrqHandler+0x9c2>
 8021ba0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8021ba4:	e01b      	b.n	8021bde <FINGER_DMA_IrqHandler+0x9c2>
 8021ba6:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8021baa:	e018      	b.n	8021bde <FINGER_DMA_IrqHandler+0x9c2>
 8021bac:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8021bb0:	e015      	b.n	8021bde <FINGER_DMA_IrqHandler+0x9c2>
 8021bb2:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8021bb6:	e012      	b.n	8021bde <FINGER_DMA_IrqHandler+0x9c2>
 8021bb8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8021bbc:	e00f      	b.n	8021bde <FINGER_DMA_IrqHandler+0x9c2>
 8021bbe:	f44f 7300 	mov.w	r3, #512	; 0x200
 8021bc2:	e00c      	b.n	8021bde <FINGER_DMA_IrqHandler+0x9c2>
 8021bc4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8021bc8:	e009      	b.n	8021bde <FINGER_DMA_IrqHandler+0x9c2>
 8021bca:	f44f 7300 	mov.w	r3, #512	; 0x200
 8021bce:	e006      	b.n	8021bde <FINGER_DMA_IrqHandler+0x9c2>
 8021bd0:	2308      	movs	r3, #8
 8021bd2:	e004      	b.n	8021bde <FINGER_DMA_IrqHandler+0x9c2>
 8021bd4:	2308      	movs	r3, #8
 8021bd6:	e002      	b.n	8021bde <FINGER_DMA_IrqHandler+0x9c2>
 8021bd8:	2308      	movs	r3, #8
 8021bda:	e000      	b.n	8021bde <FINGER_DMA_IrqHandler+0x9c2>
 8021bdc:	2308      	movs	r3, #8
 8021bde:	4a40      	ldr	r2, [pc, #256]	; (8021ce0 <FINGER_DMA_IrqHandler+0xac4>)
 8021be0:	60d3      	str	r3, [r2, #12]
 8021be2:	e082      	b.n	8021cea <FINGER_DMA_IrqHandler+0xace>
 8021be4:	4b2e      	ldr	r3, [pc, #184]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021be6:	681b      	ldr	r3, [r3, #0]
 8021be8:	4a2f      	ldr	r2, [pc, #188]	; (8021ca8 <FINGER_DMA_IrqHandler+0xa8c>)
 8021bea:	4293      	cmp	r3, r2
 8021bec:	d07a      	beq.n	8021ce4 <FINGER_DMA_IrqHandler+0xac8>
 8021bee:	4b2c      	ldr	r3, [pc, #176]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021bf0:	681b      	ldr	r3, [r3, #0]
 8021bf2:	4a2e      	ldr	r2, [pc, #184]	; (8021cac <FINGER_DMA_IrqHandler+0xa90>)
 8021bf4:	4293      	cmp	r3, r2
 8021bf6:	d050      	beq.n	8021c9a <FINGER_DMA_IrqHandler+0xa7e>
 8021bf8:	4b29      	ldr	r3, [pc, #164]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021bfa:	681b      	ldr	r3, [r3, #0]
 8021bfc:	4a2c      	ldr	r2, [pc, #176]	; (8021cb0 <FINGER_DMA_IrqHandler+0xa94>)
 8021bfe:	4293      	cmp	r3, r2
 8021c00:	d049      	beq.n	8021c96 <FINGER_DMA_IrqHandler+0xa7a>
 8021c02:	4b27      	ldr	r3, [pc, #156]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021c04:	681b      	ldr	r3, [r3, #0]
 8021c06:	4a2b      	ldr	r2, [pc, #172]	; (8021cb4 <FINGER_DMA_IrqHandler+0xa98>)
 8021c08:	4293      	cmp	r3, r2
 8021c0a:	d042      	beq.n	8021c92 <FINGER_DMA_IrqHandler+0xa76>
 8021c0c:	4b24      	ldr	r3, [pc, #144]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021c0e:	681b      	ldr	r3, [r3, #0]
 8021c10:	4a29      	ldr	r2, [pc, #164]	; (8021cb8 <FINGER_DMA_IrqHandler+0xa9c>)
 8021c12:	4293      	cmp	r3, r2
 8021c14:	d03a      	beq.n	8021c8c <FINGER_DMA_IrqHandler+0xa70>
 8021c16:	4b22      	ldr	r3, [pc, #136]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021c18:	681b      	ldr	r3, [r3, #0]
 8021c1a:	4a28      	ldr	r2, [pc, #160]	; (8021cbc <FINGER_DMA_IrqHandler+0xaa0>)
 8021c1c:	4293      	cmp	r3, r2
 8021c1e:	d032      	beq.n	8021c86 <FINGER_DMA_IrqHandler+0xa6a>
 8021c20:	4b1f      	ldr	r3, [pc, #124]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021c22:	681b      	ldr	r3, [r3, #0]
 8021c24:	4a26      	ldr	r2, [pc, #152]	; (8021cc0 <FINGER_DMA_IrqHandler+0xaa4>)
 8021c26:	4293      	cmp	r3, r2
 8021c28:	d02a      	beq.n	8021c80 <FINGER_DMA_IrqHandler+0xa64>
 8021c2a:	4b1d      	ldr	r3, [pc, #116]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021c2c:	681b      	ldr	r3, [r3, #0]
 8021c2e:	4a25      	ldr	r2, [pc, #148]	; (8021cc4 <FINGER_DMA_IrqHandler+0xaa8>)
 8021c30:	4293      	cmp	r3, r2
 8021c32:	d022      	beq.n	8021c7a <FINGER_DMA_IrqHandler+0xa5e>
 8021c34:	4b1a      	ldr	r3, [pc, #104]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021c36:	681b      	ldr	r3, [r3, #0]
 8021c38:	4a23      	ldr	r2, [pc, #140]	; (8021cc8 <FINGER_DMA_IrqHandler+0xaac>)
 8021c3a:	4293      	cmp	r3, r2
 8021c3c:	d01a      	beq.n	8021c74 <FINGER_DMA_IrqHandler+0xa58>
 8021c3e:	4b18      	ldr	r3, [pc, #96]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021c40:	681b      	ldr	r3, [r3, #0]
 8021c42:	4a22      	ldr	r2, [pc, #136]	; (8021ccc <FINGER_DMA_IrqHandler+0xab0>)
 8021c44:	4293      	cmp	r3, r2
 8021c46:	d012      	beq.n	8021c6e <FINGER_DMA_IrqHandler+0xa52>
 8021c48:	4b15      	ldr	r3, [pc, #84]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021c4a:	681b      	ldr	r3, [r3, #0]
 8021c4c:	4a20      	ldr	r2, [pc, #128]	; (8021cd0 <FINGER_DMA_IrqHandler+0xab4>)
 8021c4e:	4293      	cmp	r3, r2
 8021c50:	d00a      	beq.n	8021c68 <FINGER_DMA_IrqHandler+0xa4c>
 8021c52:	4b13      	ldr	r3, [pc, #76]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021c54:	681b      	ldr	r3, [r3, #0]
 8021c56:	4a1f      	ldr	r2, [pc, #124]	; (8021cd4 <FINGER_DMA_IrqHandler+0xab8>)
 8021c58:	4293      	cmp	r3, r2
 8021c5a:	d102      	bne.n	8021c62 <FINGER_DMA_IrqHandler+0xa46>
 8021c5c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8021c60:	e041      	b.n	8021ce6 <FINGER_DMA_IrqHandler+0xaca>
 8021c62:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8021c66:	e03e      	b.n	8021ce6 <FINGER_DMA_IrqHandler+0xaca>
 8021c68:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8021c6c:	e03b      	b.n	8021ce6 <FINGER_DMA_IrqHandler+0xaca>
 8021c6e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8021c72:	e038      	b.n	8021ce6 <FINGER_DMA_IrqHandler+0xaca>
 8021c74:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8021c78:	e035      	b.n	8021ce6 <FINGER_DMA_IrqHandler+0xaca>
 8021c7a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8021c7e:	e032      	b.n	8021ce6 <FINGER_DMA_IrqHandler+0xaca>
 8021c80:	f44f 7300 	mov.w	r3, #512	; 0x200
 8021c84:	e02f      	b.n	8021ce6 <FINGER_DMA_IrqHandler+0xaca>
 8021c86:	f44f 7300 	mov.w	r3, #512	; 0x200
 8021c8a:	e02c      	b.n	8021ce6 <FINGER_DMA_IrqHandler+0xaca>
 8021c8c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8021c90:	e029      	b.n	8021ce6 <FINGER_DMA_IrqHandler+0xaca>
 8021c92:	2308      	movs	r3, #8
 8021c94:	e027      	b.n	8021ce6 <FINGER_DMA_IrqHandler+0xaca>
 8021c96:	2308      	movs	r3, #8
 8021c98:	e025      	b.n	8021ce6 <FINGER_DMA_IrqHandler+0xaca>
 8021c9a:	2308      	movs	r3, #8
 8021c9c:	e023      	b.n	8021ce6 <FINGER_DMA_IrqHandler+0xaca>
 8021c9e:	bf00      	nop
 8021ca0:	2000841c 	.word	0x2000841c
 8021ca4:	400260b8 	.word	0x400260b8
 8021ca8:	40026010 	.word	0x40026010
 8021cac:	40026410 	.word	0x40026410
 8021cb0:	40026070 	.word	0x40026070
 8021cb4:	40026470 	.word	0x40026470
 8021cb8:	40026028 	.word	0x40026028
 8021cbc:	40026428 	.word	0x40026428
 8021cc0:	40026088 	.word	0x40026088
 8021cc4:	40026488 	.word	0x40026488
 8021cc8:	40026040 	.word	0x40026040
 8021ccc:	40026440 	.word	0x40026440
 8021cd0:	400260a0 	.word	0x400260a0
 8021cd4:	400264a0 	.word	0x400264a0
 8021cd8:	40026400 	.word	0x40026400
 8021cdc:	40026058 	.word	0x40026058
 8021ce0:	40026000 	.word	0x40026000
 8021ce4:	2308      	movs	r3, #8
 8021ce6:	4a96      	ldr	r2, [pc, #600]	; (8021f40 <FINGER_DMA_IrqHandler+0xd24>)
 8021ce8:	6093      	str	r3, [r2, #8]
        __HAL_DMA_CLEAR_FLAG(&hdma_uart4_rx, __HAL_DMA_GET_FE_FLAG_INDEX(&hdma_uart4_rx));
 8021cea:	4b96      	ldr	r3, [pc, #600]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021cec:	681b      	ldr	r3, [r3, #0]
 8021cee:	461a      	mov	r2, r3
 8021cf0:	4b95      	ldr	r3, [pc, #596]	; (8021f48 <FINGER_DMA_IrqHandler+0xd2c>)
 8021cf2:	429a      	cmp	r2, r3
 8021cf4:	d95c      	bls.n	8021db0 <FINGER_DMA_IrqHandler+0xb94>
 8021cf6:	4b93      	ldr	r3, [pc, #588]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021cf8:	681b      	ldr	r3, [r3, #0]
 8021cfa:	4a94      	ldr	r2, [pc, #592]	; (8021f4c <FINGER_DMA_IrqHandler+0xd30>)
 8021cfc:	4293      	cmp	r3, r2
 8021cfe:	d053      	beq.n	8021da8 <FINGER_DMA_IrqHandler+0xb8c>
 8021d00:	4b90      	ldr	r3, [pc, #576]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021d02:	681b      	ldr	r3, [r3, #0]
 8021d04:	4a92      	ldr	r2, [pc, #584]	; (8021f50 <FINGER_DMA_IrqHandler+0xd34>)
 8021d06:	4293      	cmp	r3, r2
 8021d08:	d04c      	beq.n	8021da4 <FINGER_DMA_IrqHandler+0xb88>
 8021d0a:	4b8e      	ldr	r3, [pc, #568]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021d0c:	681b      	ldr	r3, [r3, #0]
 8021d0e:	4a91      	ldr	r2, [pc, #580]	; (8021f54 <FINGER_DMA_IrqHandler+0xd38>)
 8021d10:	4293      	cmp	r3, r2
 8021d12:	d045      	beq.n	8021da0 <FINGER_DMA_IrqHandler+0xb84>
 8021d14:	4b8b      	ldr	r3, [pc, #556]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021d16:	681b      	ldr	r3, [r3, #0]
 8021d18:	4a8f      	ldr	r2, [pc, #572]	; (8021f58 <FINGER_DMA_IrqHandler+0xd3c>)
 8021d1a:	4293      	cmp	r3, r2
 8021d1c:	d03e      	beq.n	8021d9c <FINGER_DMA_IrqHandler+0xb80>
 8021d1e:	4b89      	ldr	r3, [pc, #548]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021d20:	681b      	ldr	r3, [r3, #0]
 8021d22:	4a8e      	ldr	r2, [pc, #568]	; (8021f5c <FINGER_DMA_IrqHandler+0xd40>)
 8021d24:	4293      	cmp	r3, r2
 8021d26:	d037      	beq.n	8021d98 <FINGER_DMA_IrqHandler+0xb7c>
 8021d28:	4b86      	ldr	r3, [pc, #536]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021d2a:	681b      	ldr	r3, [r3, #0]
 8021d2c:	4a8c      	ldr	r2, [pc, #560]	; (8021f60 <FINGER_DMA_IrqHandler+0xd44>)
 8021d2e:	4293      	cmp	r3, r2
 8021d30:	d030      	beq.n	8021d94 <FINGER_DMA_IrqHandler+0xb78>
 8021d32:	4b84      	ldr	r3, [pc, #528]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021d34:	681b      	ldr	r3, [r3, #0]
 8021d36:	4a8b      	ldr	r2, [pc, #556]	; (8021f64 <FINGER_DMA_IrqHandler+0xd48>)
 8021d38:	4293      	cmp	r3, r2
 8021d3a:	d029      	beq.n	8021d90 <FINGER_DMA_IrqHandler+0xb74>
 8021d3c:	4b81      	ldr	r3, [pc, #516]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021d3e:	681b      	ldr	r3, [r3, #0]
 8021d40:	4a89      	ldr	r2, [pc, #548]	; (8021f68 <FINGER_DMA_IrqHandler+0xd4c>)
 8021d42:	4293      	cmp	r3, r2
 8021d44:	d022      	beq.n	8021d8c <FINGER_DMA_IrqHandler+0xb70>
 8021d46:	4b7f      	ldr	r3, [pc, #508]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021d48:	681b      	ldr	r3, [r3, #0]
 8021d4a:	4a88      	ldr	r2, [pc, #544]	; (8021f6c <FINGER_DMA_IrqHandler+0xd50>)
 8021d4c:	4293      	cmp	r3, r2
 8021d4e:	d01a      	beq.n	8021d86 <FINGER_DMA_IrqHandler+0xb6a>
 8021d50:	4b7c      	ldr	r3, [pc, #496]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021d52:	681b      	ldr	r3, [r3, #0]
 8021d54:	4a86      	ldr	r2, [pc, #536]	; (8021f70 <FINGER_DMA_IrqHandler+0xd54>)
 8021d56:	4293      	cmp	r3, r2
 8021d58:	d012      	beq.n	8021d80 <FINGER_DMA_IrqHandler+0xb64>
 8021d5a:	4b7a      	ldr	r3, [pc, #488]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021d5c:	681b      	ldr	r3, [r3, #0]
 8021d5e:	4a85      	ldr	r2, [pc, #532]	; (8021f74 <FINGER_DMA_IrqHandler+0xd58>)
 8021d60:	4293      	cmp	r3, r2
 8021d62:	d00a      	beq.n	8021d7a <FINGER_DMA_IrqHandler+0xb5e>
 8021d64:	4b77      	ldr	r3, [pc, #476]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021d66:	681b      	ldr	r3, [r3, #0]
 8021d68:	4a83      	ldr	r2, [pc, #524]	; (8021f78 <FINGER_DMA_IrqHandler+0xd5c>)
 8021d6a:	4293      	cmp	r3, r2
 8021d6c:	d102      	bne.n	8021d74 <FINGER_DMA_IrqHandler+0xb58>
 8021d6e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8021d72:	e01a      	b.n	8021daa <FINGER_DMA_IrqHandler+0xb8e>
 8021d74:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8021d78:	e017      	b.n	8021daa <FINGER_DMA_IrqHandler+0xb8e>
 8021d7a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8021d7e:	e014      	b.n	8021daa <FINGER_DMA_IrqHandler+0xb8e>
 8021d80:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8021d84:	e011      	b.n	8021daa <FINGER_DMA_IrqHandler+0xb8e>
 8021d86:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8021d8a:	e00e      	b.n	8021daa <FINGER_DMA_IrqHandler+0xb8e>
 8021d8c:	2340      	movs	r3, #64	; 0x40
 8021d8e:	e00c      	b.n	8021daa <FINGER_DMA_IrqHandler+0xb8e>
 8021d90:	2340      	movs	r3, #64	; 0x40
 8021d92:	e00a      	b.n	8021daa <FINGER_DMA_IrqHandler+0xb8e>
 8021d94:	2340      	movs	r3, #64	; 0x40
 8021d96:	e008      	b.n	8021daa <FINGER_DMA_IrqHandler+0xb8e>
 8021d98:	2340      	movs	r3, #64	; 0x40
 8021d9a:	e006      	b.n	8021daa <FINGER_DMA_IrqHandler+0xb8e>
 8021d9c:	2301      	movs	r3, #1
 8021d9e:	e004      	b.n	8021daa <FINGER_DMA_IrqHandler+0xb8e>
 8021da0:	2301      	movs	r3, #1
 8021da2:	e002      	b.n	8021daa <FINGER_DMA_IrqHandler+0xb8e>
 8021da4:	2301      	movs	r3, #1
 8021da6:	e000      	b.n	8021daa <FINGER_DMA_IrqHandler+0xb8e>
 8021da8:	2301      	movs	r3, #1
 8021daa:	4a74      	ldr	r2, [pc, #464]	; (8021f7c <FINGER_DMA_IrqHandler+0xd60>)
 8021dac:	60d3      	str	r3, [r2, #12]
 8021dae:	e147      	b.n	8022040 <FINGER_DMA_IrqHandler+0xe24>
 8021db0:	4b64      	ldr	r3, [pc, #400]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021db2:	681b      	ldr	r3, [r3, #0]
 8021db4:	461a      	mov	r2, r3
 8021db6:	4b72      	ldr	r3, [pc, #456]	; (8021f80 <FINGER_DMA_IrqHandler+0xd64>)
 8021db8:	429a      	cmp	r2, r3
 8021dba:	d95c      	bls.n	8021e76 <FINGER_DMA_IrqHandler+0xc5a>
 8021dbc:	4b61      	ldr	r3, [pc, #388]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021dbe:	681b      	ldr	r3, [r3, #0]
 8021dc0:	4a62      	ldr	r2, [pc, #392]	; (8021f4c <FINGER_DMA_IrqHandler+0xd30>)
 8021dc2:	4293      	cmp	r3, r2
 8021dc4:	d053      	beq.n	8021e6e <FINGER_DMA_IrqHandler+0xc52>
 8021dc6:	4b5f      	ldr	r3, [pc, #380]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021dc8:	681b      	ldr	r3, [r3, #0]
 8021dca:	4a61      	ldr	r2, [pc, #388]	; (8021f50 <FINGER_DMA_IrqHandler+0xd34>)
 8021dcc:	4293      	cmp	r3, r2
 8021dce:	d04c      	beq.n	8021e6a <FINGER_DMA_IrqHandler+0xc4e>
 8021dd0:	4b5c      	ldr	r3, [pc, #368]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021dd2:	681b      	ldr	r3, [r3, #0]
 8021dd4:	4a5f      	ldr	r2, [pc, #380]	; (8021f54 <FINGER_DMA_IrqHandler+0xd38>)
 8021dd6:	4293      	cmp	r3, r2
 8021dd8:	d045      	beq.n	8021e66 <FINGER_DMA_IrqHandler+0xc4a>
 8021dda:	4b5a      	ldr	r3, [pc, #360]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021ddc:	681b      	ldr	r3, [r3, #0]
 8021dde:	4a5e      	ldr	r2, [pc, #376]	; (8021f58 <FINGER_DMA_IrqHandler+0xd3c>)
 8021de0:	4293      	cmp	r3, r2
 8021de2:	d03e      	beq.n	8021e62 <FINGER_DMA_IrqHandler+0xc46>
 8021de4:	4b57      	ldr	r3, [pc, #348]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021de6:	681b      	ldr	r3, [r3, #0]
 8021de8:	4a5c      	ldr	r2, [pc, #368]	; (8021f5c <FINGER_DMA_IrqHandler+0xd40>)
 8021dea:	4293      	cmp	r3, r2
 8021dec:	d037      	beq.n	8021e5e <FINGER_DMA_IrqHandler+0xc42>
 8021dee:	4b55      	ldr	r3, [pc, #340]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021df0:	681b      	ldr	r3, [r3, #0]
 8021df2:	4a5b      	ldr	r2, [pc, #364]	; (8021f60 <FINGER_DMA_IrqHandler+0xd44>)
 8021df4:	4293      	cmp	r3, r2
 8021df6:	d030      	beq.n	8021e5a <FINGER_DMA_IrqHandler+0xc3e>
 8021df8:	4b52      	ldr	r3, [pc, #328]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021dfa:	681b      	ldr	r3, [r3, #0]
 8021dfc:	4a59      	ldr	r2, [pc, #356]	; (8021f64 <FINGER_DMA_IrqHandler+0xd48>)
 8021dfe:	4293      	cmp	r3, r2
 8021e00:	d029      	beq.n	8021e56 <FINGER_DMA_IrqHandler+0xc3a>
 8021e02:	4b50      	ldr	r3, [pc, #320]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021e04:	681b      	ldr	r3, [r3, #0]
 8021e06:	4a58      	ldr	r2, [pc, #352]	; (8021f68 <FINGER_DMA_IrqHandler+0xd4c>)
 8021e08:	4293      	cmp	r3, r2
 8021e0a:	d022      	beq.n	8021e52 <FINGER_DMA_IrqHandler+0xc36>
 8021e0c:	4b4d      	ldr	r3, [pc, #308]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021e0e:	681b      	ldr	r3, [r3, #0]
 8021e10:	4a56      	ldr	r2, [pc, #344]	; (8021f6c <FINGER_DMA_IrqHandler+0xd50>)
 8021e12:	4293      	cmp	r3, r2
 8021e14:	d01a      	beq.n	8021e4c <FINGER_DMA_IrqHandler+0xc30>
 8021e16:	4b4b      	ldr	r3, [pc, #300]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021e18:	681b      	ldr	r3, [r3, #0]
 8021e1a:	4a55      	ldr	r2, [pc, #340]	; (8021f70 <FINGER_DMA_IrqHandler+0xd54>)
 8021e1c:	4293      	cmp	r3, r2
 8021e1e:	d012      	beq.n	8021e46 <FINGER_DMA_IrqHandler+0xc2a>
 8021e20:	4b48      	ldr	r3, [pc, #288]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021e22:	681b      	ldr	r3, [r3, #0]
 8021e24:	4a53      	ldr	r2, [pc, #332]	; (8021f74 <FINGER_DMA_IrqHandler+0xd58>)
 8021e26:	4293      	cmp	r3, r2
 8021e28:	d00a      	beq.n	8021e40 <FINGER_DMA_IrqHandler+0xc24>
 8021e2a:	4b46      	ldr	r3, [pc, #280]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021e2c:	681b      	ldr	r3, [r3, #0]
 8021e2e:	4a52      	ldr	r2, [pc, #328]	; (8021f78 <FINGER_DMA_IrqHandler+0xd5c>)
 8021e30:	4293      	cmp	r3, r2
 8021e32:	d102      	bne.n	8021e3a <FINGER_DMA_IrqHandler+0xc1e>
 8021e34:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8021e38:	e01a      	b.n	8021e70 <FINGER_DMA_IrqHandler+0xc54>
 8021e3a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8021e3e:	e017      	b.n	8021e70 <FINGER_DMA_IrqHandler+0xc54>
 8021e40:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8021e44:	e014      	b.n	8021e70 <FINGER_DMA_IrqHandler+0xc54>
 8021e46:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8021e4a:	e011      	b.n	8021e70 <FINGER_DMA_IrqHandler+0xc54>
 8021e4c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8021e50:	e00e      	b.n	8021e70 <FINGER_DMA_IrqHandler+0xc54>
 8021e52:	2340      	movs	r3, #64	; 0x40
 8021e54:	e00c      	b.n	8021e70 <FINGER_DMA_IrqHandler+0xc54>
 8021e56:	2340      	movs	r3, #64	; 0x40
 8021e58:	e00a      	b.n	8021e70 <FINGER_DMA_IrqHandler+0xc54>
 8021e5a:	2340      	movs	r3, #64	; 0x40
 8021e5c:	e008      	b.n	8021e70 <FINGER_DMA_IrqHandler+0xc54>
 8021e5e:	2340      	movs	r3, #64	; 0x40
 8021e60:	e006      	b.n	8021e70 <FINGER_DMA_IrqHandler+0xc54>
 8021e62:	2301      	movs	r3, #1
 8021e64:	e004      	b.n	8021e70 <FINGER_DMA_IrqHandler+0xc54>
 8021e66:	2301      	movs	r3, #1
 8021e68:	e002      	b.n	8021e70 <FINGER_DMA_IrqHandler+0xc54>
 8021e6a:	2301      	movs	r3, #1
 8021e6c:	e000      	b.n	8021e70 <FINGER_DMA_IrqHandler+0xc54>
 8021e6e:	2301      	movs	r3, #1
 8021e70:	4a42      	ldr	r2, [pc, #264]	; (8021f7c <FINGER_DMA_IrqHandler+0xd60>)
 8021e72:	6093      	str	r3, [r2, #8]
 8021e74:	e0e4      	b.n	8022040 <FINGER_DMA_IrqHandler+0xe24>
 8021e76:	4b33      	ldr	r3, [pc, #204]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021e78:	681b      	ldr	r3, [r3, #0]
 8021e7a:	461a      	mov	r2, r3
 8021e7c:	4b41      	ldr	r3, [pc, #260]	; (8021f84 <FINGER_DMA_IrqHandler+0xd68>)
 8021e7e:	429a      	cmp	r2, r3
 8021e80:	f240 8082 	bls.w	8021f88 <FINGER_DMA_IrqHandler+0xd6c>
 8021e84:	4b2f      	ldr	r3, [pc, #188]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021e86:	681b      	ldr	r3, [r3, #0]
 8021e88:	4a30      	ldr	r2, [pc, #192]	; (8021f4c <FINGER_DMA_IrqHandler+0xd30>)
 8021e8a:	4293      	cmp	r3, r2
 8021e8c:	d053      	beq.n	8021f36 <FINGER_DMA_IrqHandler+0xd1a>
 8021e8e:	4b2d      	ldr	r3, [pc, #180]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021e90:	681b      	ldr	r3, [r3, #0]
 8021e92:	4a2f      	ldr	r2, [pc, #188]	; (8021f50 <FINGER_DMA_IrqHandler+0xd34>)
 8021e94:	4293      	cmp	r3, r2
 8021e96:	d04c      	beq.n	8021f32 <FINGER_DMA_IrqHandler+0xd16>
 8021e98:	4b2a      	ldr	r3, [pc, #168]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021e9a:	681b      	ldr	r3, [r3, #0]
 8021e9c:	4a2d      	ldr	r2, [pc, #180]	; (8021f54 <FINGER_DMA_IrqHandler+0xd38>)
 8021e9e:	4293      	cmp	r3, r2
 8021ea0:	d045      	beq.n	8021f2e <FINGER_DMA_IrqHandler+0xd12>
 8021ea2:	4b28      	ldr	r3, [pc, #160]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021ea4:	681b      	ldr	r3, [r3, #0]
 8021ea6:	4a2c      	ldr	r2, [pc, #176]	; (8021f58 <FINGER_DMA_IrqHandler+0xd3c>)
 8021ea8:	4293      	cmp	r3, r2
 8021eaa:	d03e      	beq.n	8021f2a <FINGER_DMA_IrqHandler+0xd0e>
 8021eac:	4b25      	ldr	r3, [pc, #148]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021eae:	681b      	ldr	r3, [r3, #0]
 8021eb0:	4a2a      	ldr	r2, [pc, #168]	; (8021f5c <FINGER_DMA_IrqHandler+0xd40>)
 8021eb2:	4293      	cmp	r3, r2
 8021eb4:	d037      	beq.n	8021f26 <FINGER_DMA_IrqHandler+0xd0a>
 8021eb6:	4b23      	ldr	r3, [pc, #140]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021eb8:	681b      	ldr	r3, [r3, #0]
 8021eba:	4a29      	ldr	r2, [pc, #164]	; (8021f60 <FINGER_DMA_IrqHandler+0xd44>)
 8021ebc:	4293      	cmp	r3, r2
 8021ebe:	d030      	beq.n	8021f22 <FINGER_DMA_IrqHandler+0xd06>
 8021ec0:	4b20      	ldr	r3, [pc, #128]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021ec2:	681b      	ldr	r3, [r3, #0]
 8021ec4:	4a27      	ldr	r2, [pc, #156]	; (8021f64 <FINGER_DMA_IrqHandler+0xd48>)
 8021ec6:	4293      	cmp	r3, r2
 8021ec8:	d029      	beq.n	8021f1e <FINGER_DMA_IrqHandler+0xd02>
 8021eca:	4b1e      	ldr	r3, [pc, #120]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021ecc:	681b      	ldr	r3, [r3, #0]
 8021ece:	4a26      	ldr	r2, [pc, #152]	; (8021f68 <FINGER_DMA_IrqHandler+0xd4c>)
 8021ed0:	4293      	cmp	r3, r2
 8021ed2:	d022      	beq.n	8021f1a <FINGER_DMA_IrqHandler+0xcfe>
 8021ed4:	4b1b      	ldr	r3, [pc, #108]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021ed6:	681b      	ldr	r3, [r3, #0]
 8021ed8:	4a24      	ldr	r2, [pc, #144]	; (8021f6c <FINGER_DMA_IrqHandler+0xd50>)
 8021eda:	4293      	cmp	r3, r2
 8021edc:	d01a      	beq.n	8021f14 <FINGER_DMA_IrqHandler+0xcf8>
 8021ede:	4b19      	ldr	r3, [pc, #100]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021ee0:	681b      	ldr	r3, [r3, #0]
 8021ee2:	4a23      	ldr	r2, [pc, #140]	; (8021f70 <FINGER_DMA_IrqHandler+0xd54>)
 8021ee4:	4293      	cmp	r3, r2
 8021ee6:	d012      	beq.n	8021f0e <FINGER_DMA_IrqHandler+0xcf2>
 8021ee8:	4b16      	ldr	r3, [pc, #88]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021eea:	681b      	ldr	r3, [r3, #0]
 8021eec:	4a21      	ldr	r2, [pc, #132]	; (8021f74 <FINGER_DMA_IrqHandler+0xd58>)
 8021eee:	4293      	cmp	r3, r2
 8021ef0:	d00a      	beq.n	8021f08 <FINGER_DMA_IrqHandler+0xcec>
 8021ef2:	4b14      	ldr	r3, [pc, #80]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021ef4:	681b      	ldr	r3, [r3, #0]
 8021ef6:	4a20      	ldr	r2, [pc, #128]	; (8021f78 <FINGER_DMA_IrqHandler+0xd5c>)
 8021ef8:	4293      	cmp	r3, r2
 8021efa:	d102      	bne.n	8021f02 <FINGER_DMA_IrqHandler+0xce6>
 8021efc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8021f00:	e01a      	b.n	8021f38 <FINGER_DMA_IrqHandler+0xd1c>
 8021f02:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8021f06:	e017      	b.n	8021f38 <FINGER_DMA_IrqHandler+0xd1c>
 8021f08:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8021f0c:	e014      	b.n	8021f38 <FINGER_DMA_IrqHandler+0xd1c>
 8021f0e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8021f12:	e011      	b.n	8021f38 <FINGER_DMA_IrqHandler+0xd1c>
 8021f14:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8021f18:	e00e      	b.n	8021f38 <FINGER_DMA_IrqHandler+0xd1c>
 8021f1a:	2340      	movs	r3, #64	; 0x40
 8021f1c:	e00c      	b.n	8021f38 <FINGER_DMA_IrqHandler+0xd1c>
 8021f1e:	2340      	movs	r3, #64	; 0x40
 8021f20:	e00a      	b.n	8021f38 <FINGER_DMA_IrqHandler+0xd1c>
 8021f22:	2340      	movs	r3, #64	; 0x40
 8021f24:	e008      	b.n	8021f38 <FINGER_DMA_IrqHandler+0xd1c>
 8021f26:	2340      	movs	r3, #64	; 0x40
 8021f28:	e006      	b.n	8021f38 <FINGER_DMA_IrqHandler+0xd1c>
 8021f2a:	2301      	movs	r3, #1
 8021f2c:	e004      	b.n	8021f38 <FINGER_DMA_IrqHandler+0xd1c>
 8021f2e:	2301      	movs	r3, #1
 8021f30:	e002      	b.n	8021f38 <FINGER_DMA_IrqHandler+0xd1c>
 8021f32:	2301      	movs	r3, #1
 8021f34:	e000      	b.n	8021f38 <FINGER_DMA_IrqHandler+0xd1c>
 8021f36:	2301      	movs	r3, #1
 8021f38:	4a01      	ldr	r2, [pc, #4]	; (8021f40 <FINGER_DMA_IrqHandler+0xd24>)
 8021f3a:	60d3      	str	r3, [r2, #12]
 8021f3c:	e080      	b.n	8022040 <FINGER_DMA_IrqHandler+0xe24>
 8021f3e:	bf00      	nop
 8021f40:	40026000 	.word	0x40026000
 8021f44:	2000841c 	.word	0x2000841c
 8021f48:	40026458 	.word	0x40026458
 8021f4c:	40026010 	.word	0x40026010
 8021f50:	40026410 	.word	0x40026410
 8021f54:	40026070 	.word	0x40026070
 8021f58:	40026470 	.word	0x40026470
 8021f5c:	40026028 	.word	0x40026028
 8021f60:	40026428 	.word	0x40026428
 8021f64:	40026088 	.word	0x40026088
 8021f68:	40026488 	.word	0x40026488
 8021f6c:	40026040 	.word	0x40026040
 8021f70:	40026440 	.word	0x40026440
 8021f74:	400260a0 	.word	0x400260a0
 8021f78:	400264a0 	.word	0x400264a0
 8021f7c:	40026400 	.word	0x40026400
 8021f80:	400260b8 	.word	0x400260b8
 8021f84:	40026058 	.word	0x40026058
 8021f88:	4b95      	ldr	r3, [pc, #596]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 8021f8a:	681b      	ldr	r3, [r3, #0]
 8021f8c:	4a95      	ldr	r2, [pc, #596]	; (80221e4 <FINGER_DMA_IrqHandler+0xfc8>)
 8021f8e:	4293      	cmp	r3, r2
 8021f90:	d053      	beq.n	802203a <FINGER_DMA_IrqHandler+0xe1e>
 8021f92:	4b93      	ldr	r3, [pc, #588]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 8021f94:	681b      	ldr	r3, [r3, #0]
 8021f96:	4a94      	ldr	r2, [pc, #592]	; (80221e8 <FINGER_DMA_IrqHandler+0xfcc>)
 8021f98:	4293      	cmp	r3, r2
 8021f9a:	d04c      	beq.n	8022036 <FINGER_DMA_IrqHandler+0xe1a>
 8021f9c:	4b90      	ldr	r3, [pc, #576]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 8021f9e:	681b      	ldr	r3, [r3, #0]
 8021fa0:	4a92      	ldr	r2, [pc, #584]	; (80221ec <FINGER_DMA_IrqHandler+0xfd0>)
 8021fa2:	4293      	cmp	r3, r2
 8021fa4:	d045      	beq.n	8022032 <FINGER_DMA_IrqHandler+0xe16>
 8021fa6:	4b8e      	ldr	r3, [pc, #568]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 8021fa8:	681b      	ldr	r3, [r3, #0]
 8021faa:	4a91      	ldr	r2, [pc, #580]	; (80221f0 <FINGER_DMA_IrqHandler+0xfd4>)
 8021fac:	4293      	cmp	r3, r2
 8021fae:	d03e      	beq.n	802202e <FINGER_DMA_IrqHandler+0xe12>
 8021fb0:	4b8b      	ldr	r3, [pc, #556]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 8021fb2:	681b      	ldr	r3, [r3, #0]
 8021fb4:	4a8f      	ldr	r2, [pc, #572]	; (80221f4 <FINGER_DMA_IrqHandler+0xfd8>)
 8021fb6:	4293      	cmp	r3, r2
 8021fb8:	d037      	beq.n	802202a <FINGER_DMA_IrqHandler+0xe0e>
 8021fba:	4b89      	ldr	r3, [pc, #548]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 8021fbc:	681b      	ldr	r3, [r3, #0]
 8021fbe:	4a8e      	ldr	r2, [pc, #568]	; (80221f8 <FINGER_DMA_IrqHandler+0xfdc>)
 8021fc0:	4293      	cmp	r3, r2
 8021fc2:	d030      	beq.n	8022026 <FINGER_DMA_IrqHandler+0xe0a>
 8021fc4:	4b86      	ldr	r3, [pc, #536]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 8021fc6:	681b      	ldr	r3, [r3, #0]
 8021fc8:	4a8c      	ldr	r2, [pc, #560]	; (80221fc <FINGER_DMA_IrqHandler+0xfe0>)
 8021fca:	4293      	cmp	r3, r2
 8021fcc:	d029      	beq.n	8022022 <FINGER_DMA_IrqHandler+0xe06>
 8021fce:	4b84      	ldr	r3, [pc, #528]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 8021fd0:	681b      	ldr	r3, [r3, #0]
 8021fd2:	4a8b      	ldr	r2, [pc, #556]	; (8022200 <FINGER_DMA_IrqHandler+0xfe4>)
 8021fd4:	4293      	cmp	r3, r2
 8021fd6:	d022      	beq.n	802201e <FINGER_DMA_IrqHandler+0xe02>
 8021fd8:	4b81      	ldr	r3, [pc, #516]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 8021fda:	681b      	ldr	r3, [r3, #0]
 8021fdc:	4a89      	ldr	r2, [pc, #548]	; (8022204 <FINGER_DMA_IrqHandler+0xfe8>)
 8021fde:	4293      	cmp	r3, r2
 8021fe0:	d01a      	beq.n	8022018 <FINGER_DMA_IrqHandler+0xdfc>
 8021fe2:	4b7f      	ldr	r3, [pc, #508]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 8021fe4:	681b      	ldr	r3, [r3, #0]
 8021fe6:	4a88      	ldr	r2, [pc, #544]	; (8022208 <FINGER_DMA_IrqHandler+0xfec>)
 8021fe8:	4293      	cmp	r3, r2
 8021fea:	d012      	beq.n	8022012 <FINGER_DMA_IrqHandler+0xdf6>
 8021fec:	4b7c      	ldr	r3, [pc, #496]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 8021fee:	681b      	ldr	r3, [r3, #0]
 8021ff0:	4a86      	ldr	r2, [pc, #536]	; (802220c <FINGER_DMA_IrqHandler+0xff0>)
 8021ff2:	4293      	cmp	r3, r2
 8021ff4:	d00a      	beq.n	802200c <FINGER_DMA_IrqHandler+0xdf0>
 8021ff6:	4b7a      	ldr	r3, [pc, #488]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 8021ff8:	681b      	ldr	r3, [r3, #0]
 8021ffa:	4a85      	ldr	r2, [pc, #532]	; (8022210 <FINGER_DMA_IrqHandler+0xff4>)
 8021ffc:	4293      	cmp	r3, r2
 8021ffe:	d102      	bne.n	8022006 <FINGER_DMA_IrqHandler+0xdea>
 8022000:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8022004:	e01a      	b.n	802203c <FINGER_DMA_IrqHandler+0xe20>
 8022006:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 802200a:	e017      	b.n	802203c <FINGER_DMA_IrqHandler+0xe20>
 802200c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8022010:	e014      	b.n	802203c <FINGER_DMA_IrqHandler+0xe20>
 8022012:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8022016:	e011      	b.n	802203c <FINGER_DMA_IrqHandler+0xe20>
 8022018:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 802201c:	e00e      	b.n	802203c <FINGER_DMA_IrqHandler+0xe20>
 802201e:	2340      	movs	r3, #64	; 0x40
 8022020:	e00c      	b.n	802203c <FINGER_DMA_IrqHandler+0xe20>
 8022022:	2340      	movs	r3, #64	; 0x40
 8022024:	e00a      	b.n	802203c <FINGER_DMA_IrqHandler+0xe20>
 8022026:	2340      	movs	r3, #64	; 0x40
 8022028:	e008      	b.n	802203c <FINGER_DMA_IrqHandler+0xe20>
 802202a:	2340      	movs	r3, #64	; 0x40
 802202c:	e006      	b.n	802203c <FINGER_DMA_IrqHandler+0xe20>
 802202e:	2301      	movs	r3, #1
 8022030:	e004      	b.n	802203c <FINGER_DMA_IrqHandler+0xe20>
 8022032:	2301      	movs	r3, #1
 8022034:	e002      	b.n	802203c <FINGER_DMA_IrqHandler+0xe20>
 8022036:	2301      	movs	r3, #1
 8022038:	e000      	b.n	802203c <FINGER_DMA_IrqHandler+0xe20>
 802203a:	2301      	movs	r3, #1
 802203c:	4a75      	ldr	r2, [pc, #468]	; (8022214 <FINGER_DMA_IrqHandler+0xff8>)
 802203e:	6093      	str	r3, [r2, #8]
        __HAL_DMA_CLEAR_FLAG(&hdma_uart4_rx, __HAL_DMA_GET_DME_FLAG_INDEX(&hdma_uart4_rx));
 8022040:	4b67      	ldr	r3, [pc, #412]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 8022042:	681b      	ldr	r3, [r3, #0]
 8022044:	461a      	mov	r2, r3
 8022046:	4b74      	ldr	r3, [pc, #464]	; (8022218 <FINGER_DMA_IrqHandler+0xffc>)
 8022048:	429a      	cmp	r2, r3
 802204a:	d960      	bls.n	802210e <FINGER_DMA_IrqHandler+0xef2>
 802204c:	4b64      	ldr	r3, [pc, #400]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 802204e:	681b      	ldr	r3, [r3, #0]
 8022050:	4a64      	ldr	r2, [pc, #400]	; (80221e4 <FINGER_DMA_IrqHandler+0xfc8>)
 8022052:	4293      	cmp	r3, r2
 8022054:	d057      	beq.n	8022106 <FINGER_DMA_IrqHandler+0xeea>
 8022056:	4b62      	ldr	r3, [pc, #392]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 8022058:	681b      	ldr	r3, [r3, #0]
 802205a:	4a63      	ldr	r2, [pc, #396]	; (80221e8 <FINGER_DMA_IrqHandler+0xfcc>)
 802205c:	4293      	cmp	r3, r2
 802205e:	d050      	beq.n	8022102 <FINGER_DMA_IrqHandler+0xee6>
 8022060:	4b5f      	ldr	r3, [pc, #380]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 8022062:	681b      	ldr	r3, [r3, #0]
 8022064:	4a61      	ldr	r2, [pc, #388]	; (80221ec <FINGER_DMA_IrqHandler+0xfd0>)
 8022066:	4293      	cmp	r3, r2
 8022068:	d049      	beq.n	80220fe <FINGER_DMA_IrqHandler+0xee2>
 802206a:	4b5d      	ldr	r3, [pc, #372]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 802206c:	681b      	ldr	r3, [r3, #0]
 802206e:	4a60      	ldr	r2, [pc, #384]	; (80221f0 <FINGER_DMA_IrqHandler+0xfd4>)
 8022070:	4293      	cmp	r3, r2
 8022072:	d042      	beq.n	80220fa <FINGER_DMA_IrqHandler+0xede>
 8022074:	4b5a      	ldr	r3, [pc, #360]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 8022076:	681b      	ldr	r3, [r3, #0]
 8022078:	4a5e      	ldr	r2, [pc, #376]	; (80221f4 <FINGER_DMA_IrqHandler+0xfd8>)
 802207a:	4293      	cmp	r3, r2
 802207c:	d03a      	beq.n	80220f4 <FINGER_DMA_IrqHandler+0xed8>
 802207e:	4b58      	ldr	r3, [pc, #352]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 8022080:	681b      	ldr	r3, [r3, #0]
 8022082:	4a5d      	ldr	r2, [pc, #372]	; (80221f8 <FINGER_DMA_IrqHandler+0xfdc>)
 8022084:	4293      	cmp	r3, r2
 8022086:	d032      	beq.n	80220ee <FINGER_DMA_IrqHandler+0xed2>
 8022088:	4b55      	ldr	r3, [pc, #340]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 802208a:	681b      	ldr	r3, [r3, #0]
 802208c:	4a5b      	ldr	r2, [pc, #364]	; (80221fc <FINGER_DMA_IrqHandler+0xfe0>)
 802208e:	4293      	cmp	r3, r2
 8022090:	d02a      	beq.n	80220e8 <FINGER_DMA_IrqHandler+0xecc>
 8022092:	4b53      	ldr	r3, [pc, #332]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 8022094:	681b      	ldr	r3, [r3, #0]
 8022096:	4a5a      	ldr	r2, [pc, #360]	; (8022200 <FINGER_DMA_IrqHandler+0xfe4>)
 8022098:	4293      	cmp	r3, r2
 802209a:	d022      	beq.n	80220e2 <FINGER_DMA_IrqHandler+0xec6>
 802209c:	4b50      	ldr	r3, [pc, #320]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 802209e:	681b      	ldr	r3, [r3, #0]
 80220a0:	4a58      	ldr	r2, [pc, #352]	; (8022204 <FINGER_DMA_IrqHandler+0xfe8>)
 80220a2:	4293      	cmp	r3, r2
 80220a4:	d01a      	beq.n	80220dc <FINGER_DMA_IrqHandler+0xec0>
 80220a6:	4b4e      	ldr	r3, [pc, #312]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 80220a8:	681b      	ldr	r3, [r3, #0]
 80220aa:	4a57      	ldr	r2, [pc, #348]	; (8022208 <FINGER_DMA_IrqHandler+0xfec>)
 80220ac:	4293      	cmp	r3, r2
 80220ae:	d012      	beq.n	80220d6 <FINGER_DMA_IrqHandler+0xeba>
 80220b0:	4b4b      	ldr	r3, [pc, #300]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 80220b2:	681b      	ldr	r3, [r3, #0]
 80220b4:	4a55      	ldr	r2, [pc, #340]	; (802220c <FINGER_DMA_IrqHandler+0xff0>)
 80220b6:	4293      	cmp	r3, r2
 80220b8:	d00a      	beq.n	80220d0 <FINGER_DMA_IrqHandler+0xeb4>
 80220ba:	4b49      	ldr	r3, [pc, #292]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 80220bc:	681b      	ldr	r3, [r3, #0]
 80220be:	4a54      	ldr	r2, [pc, #336]	; (8022210 <FINGER_DMA_IrqHandler+0xff4>)
 80220c0:	4293      	cmp	r3, r2
 80220c2:	d102      	bne.n	80220ca <FINGER_DMA_IrqHandler+0xeae>
 80220c4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80220c8:	e01e      	b.n	8022108 <FINGER_DMA_IrqHandler+0xeec>
 80220ca:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80220ce:	e01b      	b.n	8022108 <FINGER_DMA_IrqHandler+0xeec>
 80220d0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80220d4:	e018      	b.n	8022108 <FINGER_DMA_IrqHandler+0xeec>
 80220d6:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80220da:	e015      	b.n	8022108 <FINGER_DMA_IrqHandler+0xeec>
 80220dc:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80220e0:	e012      	b.n	8022108 <FINGER_DMA_IrqHandler+0xeec>
 80220e2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80220e6:	e00f      	b.n	8022108 <FINGER_DMA_IrqHandler+0xeec>
 80220e8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80220ec:	e00c      	b.n	8022108 <FINGER_DMA_IrqHandler+0xeec>
 80220ee:	f44f 7380 	mov.w	r3, #256	; 0x100
 80220f2:	e009      	b.n	8022108 <FINGER_DMA_IrqHandler+0xeec>
 80220f4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80220f8:	e006      	b.n	8022108 <FINGER_DMA_IrqHandler+0xeec>
 80220fa:	2304      	movs	r3, #4
 80220fc:	e004      	b.n	8022108 <FINGER_DMA_IrqHandler+0xeec>
 80220fe:	2304      	movs	r3, #4
 8022100:	e002      	b.n	8022108 <FINGER_DMA_IrqHandler+0xeec>
 8022102:	2304      	movs	r3, #4
 8022104:	e000      	b.n	8022108 <FINGER_DMA_IrqHandler+0xeec>
 8022106:	2304      	movs	r3, #4
 8022108:	4a44      	ldr	r2, [pc, #272]	; (802221c <FINGER_DMA_IrqHandler+0x1000>)
 802210a:	60d3      	str	r3, [r2, #12]
 802210c:	e151      	b.n	80223b2 <FINGER_DMA_IrqHandler+0x1196>
 802210e:	4b34      	ldr	r3, [pc, #208]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 8022110:	681b      	ldr	r3, [r3, #0]
 8022112:	461a      	mov	r2, r3
 8022114:	4b42      	ldr	r3, [pc, #264]	; (8022220 <FINGER_DMA_IrqHandler+0x1004>)
 8022116:	429a      	cmp	r2, r3
 8022118:	f240 8084 	bls.w	8022224 <FINGER_DMA_IrqHandler+0x1008>
 802211c:	4b30      	ldr	r3, [pc, #192]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 802211e:	681b      	ldr	r3, [r3, #0]
 8022120:	4a30      	ldr	r2, [pc, #192]	; (80221e4 <FINGER_DMA_IrqHandler+0xfc8>)
 8022122:	4293      	cmp	r3, r2
 8022124:	d057      	beq.n	80221d6 <FINGER_DMA_IrqHandler+0xfba>
 8022126:	4b2e      	ldr	r3, [pc, #184]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 8022128:	681b      	ldr	r3, [r3, #0]
 802212a:	4a2f      	ldr	r2, [pc, #188]	; (80221e8 <FINGER_DMA_IrqHandler+0xfcc>)
 802212c:	4293      	cmp	r3, r2
 802212e:	d050      	beq.n	80221d2 <FINGER_DMA_IrqHandler+0xfb6>
 8022130:	4b2b      	ldr	r3, [pc, #172]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 8022132:	681b      	ldr	r3, [r3, #0]
 8022134:	4a2d      	ldr	r2, [pc, #180]	; (80221ec <FINGER_DMA_IrqHandler+0xfd0>)
 8022136:	4293      	cmp	r3, r2
 8022138:	d049      	beq.n	80221ce <FINGER_DMA_IrqHandler+0xfb2>
 802213a:	4b29      	ldr	r3, [pc, #164]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 802213c:	681b      	ldr	r3, [r3, #0]
 802213e:	4a2c      	ldr	r2, [pc, #176]	; (80221f0 <FINGER_DMA_IrqHandler+0xfd4>)
 8022140:	4293      	cmp	r3, r2
 8022142:	d042      	beq.n	80221ca <FINGER_DMA_IrqHandler+0xfae>
 8022144:	4b26      	ldr	r3, [pc, #152]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 8022146:	681b      	ldr	r3, [r3, #0]
 8022148:	4a2a      	ldr	r2, [pc, #168]	; (80221f4 <FINGER_DMA_IrqHandler+0xfd8>)
 802214a:	4293      	cmp	r3, r2
 802214c:	d03a      	beq.n	80221c4 <FINGER_DMA_IrqHandler+0xfa8>
 802214e:	4b24      	ldr	r3, [pc, #144]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 8022150:	681b      	ldr	r3, [r3, #0]
 8022152:	4a29      	ldr	r2, [pc, #164]	; (80221f8 <FINGER_DMA_IrqHandler+0xfdc>)
 8022154:	4293      	cmp	r3, r2
 8022156:	d032      	beq.n	80221be <FINGER_DMA_IrqHandler+0xfa2>
 8022158:	4b21      	ldr	r3, [pc, #132]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 802215a:	681b      	ldr	r3, [r3, #0]
 802215c:	4a27      	ldr	r2, [pc, #156]	; (80221fc <FINGER_DMA_IrqHandler+0xfe0>)
 802215e:	4293      	cmp	r3, r2
 8022160:	d02a      	beq.n	80221b8 <FINGER_DMA_IrqHandler+0xf9c>
 8022162:	4b1f      	ldr	r3, [pc, #124]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 8022164:	681b      	ldr	r3, [r3, #0]
 8022166:	4a26      	ldr	r2, [pc, #152]	; (8022200 <FINGER_DMA_IrqHandler+0xfe4>)
 8022168:	4293      	cmp	r3, r2
 802216a:	d022      	beq.n	80221b2 <FINGER_DMA_IrqHandler+0xf96>
 802216c:	4b1c      	ldr	r3, [pc, #112]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 802216e:	681b      	ldr	r3, [r3, #0]
 8022170:	4a24      	ldr	r2, [pc, #144]	; (8022204 <FINGER_DMA_IrqHandler+0xfe8>)
 8022172:	4293      	cmp	r3, r2
 8022174:	d01a      	beq.n	80221ac <FINGER_DMA_IrqHandler+0xf90>
 8022176:	4b1a      	ldr	r3, [pc, #104]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 8022178:	681b      	ldr	r3, [r3, #0]
 802217a:	4a23      	ldr	r2, [pc, #140]	; (8022208 <FINGER_DMA_IrqHandler+0xfec>)
 802217c:	4293      	cmp	r3, r2
 802217e:	d012      	beq.n	80221a6 <FINGER_DMA_IrqHandler+0xf8a>
 8022180:	4b17      	ldr	r3, [pc, #92]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 8022182:	681b      	ldr	r3, [r3, #0]
 8022184:	4a21      	ldr	r2, [pc, #132]	; (802220c <FINGER_DMA_IrqHandler+0xff0>)
 8022186:	4293      	cmp	r3, r2
 8022188:	d00a      	beq.n	80221a0 <FINGER_DMA_IrqHandler+0xf84>
 802218a:	4b15      	ldr	r3, [pc, #84]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 802218c:	681b      	ldr	r3, [r3, #0]
 802218e:	4a20      	ldr	r2, [pc, #128]	; (8022210 <FINGER_DMA_IrqHandler+0xff4>)
 8022190:	4293      	cmp	r3, r2
 8022192:	d102      	bne.n	802219a <FINGER_DMA_IrqHandler+0xf7e>
 8022194:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8022198:	e01e      	b.n	80221d8 <FINGER_DMA_IrqHandler+0xfbc>
 802219a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 802219e:	e01b      	b.n	80221d8 <FINGER_DMA_IrqHandler+0xfbc>
 80221a0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80221a4:	e018      	b.n	80221d8 <FINGER_DMA_IrqHandler+0xfbc>
 80221a6:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80221aa:	e015      	b.n	80221d8 <FINGER_DMA_IrqHandler+0xfbc>
 80221ac:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80221b0:	e012      	b.n	80221d8 <FINGER_DMA_IrqHandler+0xfbc>
 80221b2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80221b6:	e00f      	b.n	80221d8 <FINGER_DMA_IrqHandler+0xfbc>
 80221b8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80221bc:	e00c      	b.n	80221d8 <FINGER_DMA_IrqHandler+0xfbc>
 80221be:	f44f 7380 	mov.w	r3, #256	; 0x100
 80221c2:	e009      	b.n	80221d8 <FINGER_DMA_IrqHandler+0xfbc>
 80221c4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80221c8:	e006      	b.n	80221d8 <FINGER_DMA_IrqHandler+0xfbc>
 80221ca:	2304      	movs	r3, #4
 80221cc:	e004      	b.n	80221d8 <FINGER_DMA_IrqHandler+0xfbc>
 80221ce:	2304      	movs	r3, #4
 80221d0:	e002      	b.n	80221d8 <FINGER_DMA_IrqHandler+0xfbc>
 80221d2:	2304      	movs	r3, #4
 80221d4:	e000      	b.n	80221d8 <FINGER_DMA_IrqHandler+0xfbc>
 80221d6:	2304      	movs	r3, #4
 80221d8:	4a10      	ldr	r2, [pc, #64]	; (802221c <FINGER_DMA_IrqHandler+0x1000>)
 80221da:	6093      	str	r3, [r2, #8]
 80221dc:	e0e9      	b.n	80223b2 <FINGER_DMA_IrqHandler+0x1196>
 80221de:	bf00      	nop
 80221e0:	2000841c 	.word	0x2000841c
 80221e4:	40026010 	.word	0x40026010
 80221e8:	40026410 	.word	0x40026410
 80221ec:	40026070 	.word	0x40026070
 80221f0:	40026470 	.word	0x40026470
 80221f4:	40026028 	.word	0x40026028
 80221f8:	40026428 	.word	0x40026428
 80221fc:	40026088 	.word	0x40026088
 8022200:	40026488 	.word	0x40026488
 8022204:	40026040 	.word	0x40026040
 8022208:	40026440 	.word	0x40026440
 802220c:	400260a0 	.word	0x400260a0
 8022210:	400264a0 	.word	0x400264a0
 8022214:	40026000 	.word	0x40026000
 8022218:	40026458 	.word	0x40026458
 802221c:	40026400 	.word	0x40026400
 8022220:	400260b8 	.word	0x400260b8
 8022224:	4b66      	ldr	r3, [pc, #408]	; (80223c0 <FINGER_DMA_IrqHandler+0x11a4>)
 8022226:	681b      	ldr	r3, [r3, #0]
 8022228:	461a      	mov	r2, r3
 802222a:	4b66      	ldr	r3, [pc, #408]	; (80223c4 <FINGER_DMA_IrqHandler+0x11a8>)
 802222c:	429a      	cmp	r2, r3
 802222e:	d960      	bls.n	80222f2 <FINGER_DMA_IrqHandler+0x10d6>
 8022230:	4b63      	ldr	r3, [pc, #396]	; (80223c0 <FINGER_DMA_IrqHandler+0x11a4>)
 8022232:	681b      	ldr	r3, [r3, #0]
 8022234:	4a64      	ldr	r2, [pc, #400]	; (80223c8 <FINGER_DMA_IrqHandler+0x11ac>)
 8022236:	4293      	cmp	r3, r2
 8022238:	d057      	beq.n	80222ea <FINGER_DMA_IrqHandler+0x10ce>
 802223a:	4b61      	ldr	r3, [pc, #388]	; (80223c0 <FINGER_DMA_IrqHandler+0x11a4>)
 802223c:	681b      	ldr	r3, [r3, #0]
 802223e:	4a63      	ldr	r2, [pc, #396]	; (80223cc <FINGER_DMA_IrqHandler+0x11b0>)
 8022240:	4293      	cmp	r3, r2
 8022242:	d050      	beq.n	80222e6 <FINGER_DMA_IrqHandler+0x10ca>
 8022244:	4b5e      	ldr	r3, [pc, #376]	; (80223c0 <FINGER_DMA_IrqHandler+0x11a4>)
 8022246:	681b      	ldr	r3, [r3, #0]
 8022248:	4a61      	ldr	r2, [pc, #388]	; (80223d0 <FINGER_DMA_IrqHandler+0x11b4>)
 802224a:	4293      	cmp	r3, r2
 802224c:	d049      	beq.n	80222e2 <FINGER_DMA_IrqHandler+0x10c6>
 802224e:	4b5c      	ldr	r3, [pc, #368]	; (80223c0 <FINGER_DMA_IrqHandler+0x11a4>)
 8022250:	681b      	ldr	r3, [r3, #0]
 8022252:	4a60      	ldr	r2, [pc, #384]	; (80223d4 <FINGER_DMA_IrqHandler+0x11b8>)
 8022254:	4293      	cmp	r3, r2
 8022256:	d042      	beq.n	80222de <FINGER_DMA_IrqHandler+0x10c2>
 8022258:	4b59      	ldr	r3, [pc, #356]	; (80223c0 <FINGER_DMA_IrqHandler+0x11a4>)
 802225a:	681b      	ldr	r3, [r3, #0]
 802225c:	4a5e      	ldr	r2, [pc, #376]	; (80223d8 <FINGER_DMA_IrqHandler+0x11bc>)
 802225e:	4293      	cmp	r3, r2
 8022260:	d03a      	beq.n	80222d8 <FINGER_DMA_IrqHandler+0x10bc>
 8022262:	4b57      	ldr	r3, [pc, #348]	; (80223c0 <FINGER_DMA_IrqHandler+0x11a4>)
 8022264:	681b      	ldr	r3, [r3, #0]
 8022266:	4a5d      	ldr	r2, [pc, #372]	; (80223dc <FINGER_DMA_IrqHandler+0x11c0>)
 8022268:	4293      	cmp	r3, r2
 802226a:	d032      	beq.n	80222d2 <FINGER_DMA_IrqHandler+0x10b6>
 802226c:	4b54      	ldr	r3, [pc, #336]	; (80223c0 <FINGER_DMA_IrqHandler+0x11a4>)
 802226e:	681b      	ldr	r3, [r3, #0]
 8022270:	4a5b      	ldr	r2, [pc, #364]	; (80223e0 <FINGER_DMA_IrqHandler+0x11c4>)
 8022272:	4293      	cmp	r3, r2
 8022274:	d02a      	beq.n	80222cc <FINGER_DMA_IrqHandler+0x10b0>
 8022276:	4b52      	ldr	r3, [pc, #328]	; (80223c0 <FINGER_DMA_IrqHandler+0x11a4>)
 8022278:	681b      	ldr	r3, [r3, #0]
 802227a:	4a5a      	ldr	r2, [pc, #360]	; (80223e4 <FINGER_DMA_IrqHandler+0x11c8>)
 802227c:	4293      	cmp	r3, r2
 802227e:	d022      	beq.n	80222c6 <FINGER_DMA_IrqHandler+0x10aa>
 8022280:	4b4f      	ldr	r3, [pc, #316]	; (80223c0 <FINGER_DMA_IrqHandler+0x11a4>)
 8022282:	681b      	ldr	r3, [r3, #0]
 8022284:	4a58      	ldr	r2, [pc, #352]	; (80223e8 <FINGER_DMA_IrqHandler+0x11cc>)
 8022286:	4293      	cmp	r3, r2
 8022288:	d01a      	beq.n	80222c0 <FINGER_DMA_IrqHandler+0x10a4>
 802228a:	4b4d      	ldr	r3, [pc, #308]	; (80223c0 <FINGER_DMA_IrqHandler+0x11a4>)
 802228c:	681b      	ldr	r3, [r3, #0]
 802228e:	4a57      	ldr	r2, [pc, #348]	; (80223ec <FINGER_DMA_IrqHandler+0x11d0>)
 8022290:	4293      	cmp	r3, r2
 8022292:	d012      	beq.n	80222ba <FINGER_DMA_IrqHandler+0x109e>
 8022294:	4b4a      	ldr	r3, [pc, #296]	; (80223c0 <FINGER_DMA_IrqHandler+0x11a4>)
 8022296:	681b      	ldr	r3, [r3, #0]
 8022298:	4a55      	ldr	r2, [pc, #340]	; (80223f0 <FINGER_DMA_IrqHandler+0x11d4>)
 802229a:	4293      	cmp	r3, r2
 802229c:	d00a      	beq.n	80222b4 <FINGER_DMA_IrqHandler+0x1098>
 802229e:	4b48      	ldr	r3, [pc, #288]	; (80223c0 <FINGER_DMA_IrqHandler+0x11a4>)
 80222a0:	681b      	ldr	r3, [r3, #0]
 80222a2:	4a54      	ldr	r2, [pc, #336]	; (80223f4 <FINGER_DMA_IrqHandler+0x11d8>)
 80222a4:	4293      	cmp	r3, r2
 80222a6:	d102      	bne.n	80222ae <FINGER_DMA_IrqHandler+0x1092>
 80222a8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80222ac:	e01e      	b.n	80222ec <FINGER_DMA_IrqHandler+0x10d0>
 80222ae:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80222b2:	e01b      	b.n	80222ec <FINGER_DMA_IrqHandler+0x10d0>
 80222b4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80222b8:	e018      	b.n	80222ec <FINGER_DMA_IrqHandler+0x10d0>
 80222ba:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80222be:	e015      	b.n	80222ec <FINGER_DMA_IrqHandler+0x10d0>
 80222c0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80222c4:	e012      	b.n	80222ec <FINGER_DMA_IrqHandler+0x10d0>
 80222c6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80222ca:	e00f      	b.n	80222ec <FINGER_DMA_IrqHandler+0x10d0>
 80222cc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80222d0:	e00c      	b.n	80222ec <FINGER_DMA_IrqHandler+0x10d0>
 80222d2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80222d6:	e009      	b.n	80222ec <FINGER_DMA_IrqHandler+0x10d0>
 80222d8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80222dc:	e006      	b.n	80222ec <FINGER_DMA_IrqHandler+0x10d0>
 80222de:	2304      	movs	r3, #4
 80222e0:	e004      	b.n	80222ec <FINGER_DMA_IrqHandler+0x10d0>
 80222e2:	2304      	movs	r3, #4
 80222e4:	e002      	b.n	80222ec <FINGER_DMA_IrqHandler+0x10d0>
 80222e6:	2304      	movs	r3, #4
 80222e8:	e000      	b.n	80222ec <FINGER_DMA_IrqHandler+0x10d0>
 80222ea:	2304      	movs	r3, #4
 80222ec:	4a42      	ldr	r2, [pc, #264]	; (80223f8 <FINGER_DMA_IrqHandler+0x11dc>)
 80222ee:	60d3      	str	r3, [r2, #12]
 80222f0:	e05f      	b.n	80223b2 <FINGER_DMA_IrqHandler+0x1196>
 80222f2:	4b33      	ldr	r3, [pc, #204]	; (80223c0 <FINGER_DMA_IrqHandler+0x11a4>)
 80222f4:	681b      	ldr	r3, [r3, #0]
 80222f6:	4a34      	ldr	r2, [pc, #208]	; (80223c8 <FINGER_DMA_IrqHandler+0x11ac>)
 80222f8:	4293      	cmp	r3, r2
 80222fa:	d057      	beq.n	80223ac <FINGER_DMA_IrqHandler+0x1190>
 80222fc:	4b30      	ldr	r3, [pc, #192]	; (80223c0 <FINGER_DMA_IrqHandler+0x11a4>)
 80222fe:	681b      	ldr	r3, [r3, #0]
 8022300:	4a32      	ldr	r2, [pc, #200]	; (80223cc <FINGER_DMA_IrqHandler+0x11b0>)
 8022302:	4293      	cmp	r3, r2
 8022304:	d050      	beq.n	80223a8 <FINGER_DMA_IrqHandler+0x118c>
 8022306:	4b2e      	ldr	r3, [pc, #184]	; (80223c0 <FINGER_DMA_IrqHandler+0x11a4>)
 8022308:	681b      	ldr	r3, [r3, #0]
 802230a:	4a31      	ldr	r2, [pc, #196]	; (80223d0 <FINGER_DMA_IrqHandler+0x11b4>)
 802230c:	4293      	cmp	r3, r2
 802230e:	d049      	beq.n	80223a4 <FINGER_DMA_IrqHandler+0x1188>
 8022310:	4b2b      	ldr	r3, [pc, #172]	; (80223c0 <FINGER_DMA_IrqHandler+0x11a4>)
 8022312:	681b      	ldr	r3, [r3, #0]
 8022314:	4a2f      	ldr	r2, [pc, #188]	; (80223d4 <FINGER_DMA_IrqHandler+0x11b8>)
 8022316:	4293      	cmp	r3, r2
 8022318:	d042      	beq.n	80223a0 <FINGER_DMA_IrqHandler+0x1184>
 802231a:	4b29      	ldr	r3, [pc, #164]	; (80223c0 <FINGER_DMA_IrqHandler+0x11a4>)
 802231c:	681b      	ldr	r3, [r3, #0]
 802231e:	4a2e      	ldr	r2, [pc, #184]	; (80223d8 <FINGER_DMA_IrqHandler+0x11bc>)
 8022320:	4293      	cmp	r3, r2
 8022322:	d03a      	beq.n	802239a <FINGER_DMA_IrqHandler+0x117e>
 8022324:	4b26      	ldr	r3, [pc, #152]	; (80223c0 <FINGER_DMA_IrqHandler+0x11a4>)
 8022326:	681b      	ldr	r3, [r3, #0]
 8022328:	4a2c      	ldr	r2, [pc, #176]	; (80223dc <FINGER_DMA_IrqHandler+0x11c0>)
 802232a:	4293      	cmp	r3, r2
 802232c:	d032      	beq.n	8022394 <FINGER_DMA_IrqHandler+0x1178>
 802232e:	4b24      	ldr	r3, [pc, #144]	; (80223c0 <FINGER_DMA_IrqHandler+0x11a4>)
 8022330:	681b      	ldr	r3, [r3, #0]
 8022332:	4a2b      	ldr	r2, [pc, #172]	; (80223e0 <FINGER_DMA_IrqHandler+0x11c4>)
 8022334:	4293      	cmp	r3, r2
 8022336:	d02a      	beq.n	802238e <FINGER_DMA_IrqHandler+0x1172>
 8022338:	4b21      	ldr	r3, [pc, #132]	; (80223c0 <FINGER_DMA_IrqHandler+0x11a4>)
 802233a:	681b      	ldr	r3, [r3, #0]
 802233c:	4a29      	ldr	r2, [pc, #164]	; (80223e4 <FINGER_DMA_IrqHandler+0x11c8>)
 802233e:	4293      	cmp	r3, r2
 8022340:	d022      	beq.n	8022388 <FINGER_DMA_IrqHandler+0x116c>
 8022342:	4b1f      	ldr	r3, [pc, #124]	; (80223c0 <FINGER_DMA_IrqHandler+0x11a4>)
 8022344:	681b      	ldr	r3, [r3, #0]
 8022346:	4a28      	ldr	r2, [pc, #160]	; (80223e8 <FINGER_DMA_IrqHandler+0x11cc>)
 8022348:	4293      	cmp	r3, r2
 802234a:	d01a      	beq.n	8022382 <FINGER_DMA_IrqHandler+0x1166>
 802234c:	4b1c      	ldr	r3, [pc, #112]	; (80223c0 <FINGER_DMA_IrqHandler+0x11a4>)
 802234e:	681b      	ldr	r3, [r3, #0]
 8022350:	4a26      	ldr	r2, [pc, #152]	; (80223ec <FINGER_DMA_IrqHandler+0x11d0>)
 8022352:	4293      	cmp	r3, r2
 8022354:	d012      	beq.n	802237c <FINGER_DMA_IrqHandler+0x1160>
 8022356:	4b1a      	ldr	r3, [pc, #104]	; (80223c0 <FINGER_DMA_IrqHandler+0x11a4>)
 8022358:	681b      	ldr	r3, [r3, #0]
 802235a:	4a25      	ldr	r2, [pc, #148]	; (80223f0 <FINGER_DMA_IrqHandler+0x11d4>)
 802235c:	4293      	cmp	r3, r2
 802235e:	d00a      	beq.n	8022376 <FINGER_DMA_IrqHandler+0x115a>
 8022360:	4b17      	ldr	r3, [pc, #92]	; (80223c0 <FINGER_DMA_IrqHandler+0x11a4>)
 8022362:	681b      	ldr	r3, [r3, #0]
 8022364:	4a23      	ldr	r2, [pc, #140]	; (80223f4 <FINGER_DMA_IrqHandler+0x11d8>)
 8022366:	4293      	cmp	r3, r2
 8022368:	d102      	bne.n	8022370 <FINGER_DMA_IrqHandler+0x1154>
 802236a:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 802236e:	e01e      	b.n	80223ae <FINGER_DMA_IrqHandler+0x1192>
 8022370:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8022374:	e01b      	b.n	80223ae <FINGER_DMA_IrqHandler+0x1192>
 8022376:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 802237a:	e018      	b.n	80223ae <FINGER_DMA_IrqHandler+0x1192>
 802237c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8022380:	e015      	b.n	80223ae <FINGER_DMA_IrqHandler+0x1192>
 8022382:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8022386:	e012      	b.n	80223ae <FINGER_DMA_IrqHandler+0x1192>
 8022388:	f44f 7380 	mov.w	r3, #256	; 0x100
 802238c:	e00f      	b.n	80223ae <FINGER_DMA_IrqHandler+0x1192>
 802238e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8022392:	e00c      	b.n	80223ae <FINGER_DMA_IrqHandler+0x1192>
 8022394:	f44f 7380 	mov.w	r3, #256	; 0x100
 8022398:	e009      	b.n	80223ae <FINGER_DMA_IrqHandler+0x1192>
 802239a:	f44f 7380 	mov.w	r3, #256	; 0x100
 802239e:	e006      	b.n	80223ae <FINGER_DMA_IrqHandler+0x1192>
 80223a0:	2304      	movs	r3, #4
 80223a2:	e004      	b.n	80223ae <FINGER_DMA_IrqHandler+0x1192>
 80223a4:	2304      	movs	r3, #4
 80223a6:	e002      	b.n	80223ae <FINGER_DMA_IrqHandler+0x1192>
 80223a8:	2304      	movs	r3, #4
 80223aa:	e000      	b.n	80223ae <FINGER_DMA_IrqHandler+0x1192>
 80223ac:	2304      	movs	r3, #4
 80223ae:	4a12      	ldr	r2, [pc, #72]	; (80223f8 <FINGER_DMA_IrqHandler+0x11dc>)
 80223b0:	6093      	str	r3, [r2, #8]
        HAL_UART_Receive_DMA(&huart4, (uint8_t*) FINGER_DMA_RX, FINGER_DMA_RX_SZ);
 80223b2:	2280      	movs	r2, #128	; 0x80
 80223b4:	4911      	ldr	r1, [pc, #68]	; (80223fc <FINGER_DMA_IrqHandler+0x11e0>)
 80223b6:	4812      	ldr	r0, [pc, #72]	; (8022400 <FINGER_DMA_IrqHandler+0x11e4>)
 80223b8:	f014 f904 	bl	80365c4 <HAL_UART_Receive_DMA>
}
 80223bc:	bf00      	nop
 80223be:	bd80      	pop	{r7, pc}
 80223c0:	2000841c 	.word	0x2000841c
 80223c4:	40026058 	.word	0x40026058
 80223c8:	40026010 	.word	0x40026010
 80223cc:	40026410 	.word	0x40026410
 80223d0:	40026070 	.word	0x40026070
 80223d4:	40026470 	.word	0x40026470
 80223d8:	40026028 	.word	0x40026028
 80223dc:	40026428 	.word	0x40026428
 80223e0:	40026088 	.word	0x40026088
 80223e4:	40026488 	.word	0x40026488
 80223e8:	40026040 	.word	0x40026040
 80223ec:	40026440 	.word	0x40026440
 80223f0:	400260a0 	.word	0x400260a0
 80223f4:	400264a0 	.word	0x400264a0
 80223f8:	40026000 	.word	0x40026000
 80223fc:	20000cf8 	.word	0x20000cf8
 8022400:	20008850 	.word	0x20008850

08022404 <FINGER_DMA_Init>:

void FINGER_DMA_Init(void) {
 8022404:	b580      	push	{r7, lr}
 8022406:	af00      	add	r7, sp, #0
    __HAL_UART_ENABLE_IT(&huart4, UART_IT_IDLE);        // enable idle line interrupt
 8022408:	4b0f      	ldr	r3, [pc, #60]	; (8022448 <FINGER_DMA_Init+0x44>)
 802240a:	681b      	ldr	r3, [r3, #0]
 802240c:	68da      	ldr	r2, [r3, #12]
 802240e:	4b0e      	ldr	r3, [pc, #56]	; (8022448 <FINGER_DMA_Init+0x44>)
 8022410:	681b      	ldr	r3, [r3, #0]
 8022412:	f042 0210 	orr.w	r2, r2, #16
 8022416:	60da      	str	r2, [r3, #12]
    __HAL_DMA_ENABLE_IT(&hdma_uart4_rx, DMA_IT_TC);    // enable DMA Tx cplt interrupt
 8022418:	4b0c      	ldr	r3, [pc, #48]	; (802244c <FINGER_DMA_Init+0x48>)
 802241a:	681b      	ldr	r3, [r3, #0]
 802241c:	681a      	ldr	r2, [r3, #0]
 802241e:	4b0b      	ldr	r3, [pc, #44]	; (802244c <FINGER_DMA_Init+0x48>)
 8022420:	681b      	ldr	r3, [r3, #0]
 8022422:	f042 0210 	orr.w	r2, r2, #16
 8022426:	601a      	str	r2, [r3, #0]
    __HAL_DMA_ENABLE_IT(&hdma_uart4_rx, DMA_IT_HT);    // enable half complete interrupt
 8022428:	4b08      	ldr	r3, [pc, #32]	; (802244c <FINGER_DMA_Init+0x48>)
 802242a:	681b      	ldr	r3, [r3, #0]
 802242c:	681a      	ldr	r2, [r3, #0]
 802242e:	4b07      	ldr	r3, [pc, #28]	; (802244c <FINGER_DMA_Init+0x48>)
 8022430:	681b      	ldr	r3, [r3, #0]
 8022432:	f042 0208 	orr.w	r2, r2, #8
 8022436:	601a      	str	r2, [r3, #0]

    /* Start DMA transfer */
    HAL_UART_Receive_DMA(&huart4, (uint8_t*) FINGER_DMA_RX, FINGER_DMA_RX_SZ);
 8022438:	2280      	movs	r2, #128	; 0x80
 802243a:	4905      	ldr	r1, [pc, #20]	; (8022450 <FINGER_DMA_Init+0x4c>)
 802243c:	4802      	ldr	r0, [pc, #8]	; (8022448 <FINGER_DMA_Init+0x44>)
 802243e:	f014 f8c1 	bl	80365c4 <HAL_UART_Receive_DMA>
}
 8022442:	bf00      	nop
 8022444:	bd80      	pop	{r7, pc}
 8022446:	bf00      	nop
 8022448:	20008850 	.word	0x20008850
 802244c:	2000841c 	.word	0x2000841c
 8022450:	20000cf8 	.word	0x20000cf8

08022454 <FINGER_Check_Buffer>:

static void FINGER_Check_Buffer(void) {
 8022454:	b580      	push	{r7, lr}
 8022456:	b082      	sub	sp, #8
 8022458:	af00      	add	r7, sp, #0
    static size_t old_pos;
    size_t pos;

    /* Calculate current position in buffer */
    pos = FINGER_DMA_RX_SZ - __HAL_DMA_GET_COUNTER(&hdma_uart4_rx);
 802245a:	4b1e      	ldr	r3, [pc, #120]	; (80224d4 <FINGER_Check_Buffer+0x80>)
 802245c:	681b      	ldr	r3, [r3, #0]
 802245e:	685b      	ldr	r3, [r3, #4]
 8022460:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8022464:	607b      	str	r3, [r7, #4]
    if (pos != old_pos) { /* Check change in received data */
 8022466:	4b1c      	ldr	r3, [pc, #112]	; (80224d8 <FINGER_Check_Buffer+0x84>)
 8022468:	681b      	ldr	r3, [r3, #0]
 802246a:	687a      	ldr	r2, [r7, #4]
 802246c:	429a      	cmp	r2, r3
 802246e:	d023      	beq.n	80224b8 <FINGER_Check_Buffer+0x64>
        if (pos > old_pos) { /* Current position is over previous one */
 8022470:	4b19      	ldr	r3, [pc, #100]	; (80224d8 <FINGER_Check_Buffer+0x84>)
 8022472:	681b      	ldr	r3, [r3, #0]
 8022474:	687a      	ldr	r2, [r7, #4]
 8022476:	429a      	cmp	r2, r3
 8022478:	d90b      	bls.n	8022492 <FINGER_Check_Buffer+0x3e>
            /* We are in "linear" mode */
            /* Process data directly by subtracting "pointers" */
            FINGER_Fill_Buffer(&FINGER_DMA_RX[old_pos], pos - old_pos);
 802247a:	4b17      	ldr	r3, [pc, #92]	; (80224d8 <FINGER_Check_Buffer+0x84>)
 802247c:	681b      	ldr	r3, [r3, #0]
 802247e:	4a17      	ldr	r2, [pc, #92]	; (80224dc <FINGER_Check_Buffer+0x88>)
 8022480:	1898      	adds	r0, r3, r2
 8022482:	4b15      	ldr	r3, [pc, #84]	; (80224d8 <FINGER_Check_Buffer+0x84>)
 8022484:	681b      	ldr	r3, [r3, #0]
 8022486:	687a      	ldr	r2, [r7, #4]
 8022488:	1ad3      	subs	r3, r2, r3
 802248a:	4619      	mov	r1, r3
 802248c:	f000 f828 	bl	80224e0 <FINGER_Fill_Buffer>
 8022490:	e012      	b.n	80224b8 <FINGER_Check_Buffer+0x64>
        } else {
            /* We are in "overflow" mode */
            /* First process data to the end of buffer */
            FINGER_Fill_Buffer(&FINGER_DMA_RX[old_pos], FINGER_DMA_RX_SZ - old_pos);
 8022492:	4b11      	ldr	r3, [pc, #68]	; (80224d8 <FINGER_Check_Buffer+0x84>)
 8022494:	681b      	ldr	r3, [r3, #0]
 8022496:	4a11      	ldr	r2, [pc, #68]	; (80224dc <FINGER_Check_Buffer+0x88>)
 8022498:	441a      	add	r2, r3
 802249a:	4b0f      	ldr	r3, [pc, #60]	; (80224d8 <FINGER_Check_Buffer+0x84>)
 802249c:	681b      	ldr	r3, [r3, #0]
 802249e:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 80224a2:	4619      	mov	r1, r3
 80224a4:	4610      	mov	r0, r2
 80224a6:	f000 f81b 	bl	80224e0 <FINGER_Fill_Buffer>
            /* Check and continue with beginning of buffer */
            if (pos > 0) {
 80224aa:	687b      	ldr	r3, [r7, #4]
 80224ac:	2b00      	cmp	r3, #0
 80224ae:	d003      	beq.n	80224b8 <FINGER_Check_Buffer+0x64>
                FINGER_Fill_Buffer(&FINGER_DMA_RX[0], pos);
 80224b0:	6879      	ldr	r1, [r7, #4]
 80224b2:	480a      	ldr	r0, [pc, #40]	; (80224dc <FINGER_Check_Buffer+0x88>)
 80224b4:	f000 f814 	bl	80224e0 <FINGER_Fill_Buffer>
            }
        }
    }
    old_pos = pos; /* Save current position as old */
 80224b8:	4a07      	ldr	r2, [pc, #28]	; (80224d8 <FINGER_Check_Buffer+0x84>)
 80224ba:	687b      	ldr	r3, [r7, #4]
 80224bc:	6013      	str	r3, [r2, #0]

    /* Check and manually update if we reached end of buffer */
    if (old_pos == FINGER_DMA_RX_SZ) {
 80224be:	4b06      	ldr	r3, [pc, #24]	; (80224d8 <FINGER_Check_Buffer+0x84>)
 80224c0:	681b      	ldr	r3, [r3, #0]
 80224c2:	2b80      	cmp	r3, #128	; 0x80
 80224c4:	d102      	bne.n	80224cc <FINGER_Check_Buffer+0x78>
        old_pos = 0;
 80224c6:	4b04      	ldr	r3, [pc, #16]	; (80224d8 <FINGER_Check_Buffer+0x84>)
 80224c8:	2200      	movs	r2, #0
 80224ca:	601a      	str	r2, [r3, #0]
    }
}
 80224cc:	bf00      	nop
 80224ce:	3708      	adds	r7, #8
 80224d0:	46bd      	mov	sp, r7
 80224d2:	bd80      	pop	{r7, pc}
 80224d4:	2000841c 	.word	0x2000841c
 80224d8:	20000d7c 	.word	0x20000d7c
 80224dc:	20000cf8 	.word	0x20000cf8

080224e0 <FINGER_Fill_Buffer>:

static void FINGER_Fill_Buffer(const void *data, size_t len) {
 80224e0:	b580      	push	{r7, lr}
 80224e2:	b082      	sub	sp, #8
 80224e4:	af00      	add	r7, sp, #0
 80224e6:	6078      	str	r0, [r7, #4]
 80224e8:	6039      	str	r1, [r7, #0]
    /* Write data to buffer */
    memcpy(&FINGER_UART_RX[finger_write], data, len);
 80224ea:	4b09      	ldr	r3, [pc, #36]	; (8022510 <FINGER_Fill_Buffer+0x30>)
 80224ec:	681b      	ldr	r3, [r3, #0]
 80224ee:	4a09      	ldr	r2, [pc, #36]	; (8022514 <FINGER_Fill_Buffer+0x34>)
 80224f0:	4413      	add	r3, r2
 80224f2:	683a      	ldr	r2, [r7, #0]
 80224f4:	6879      	ldr	r1, [r7, #4]
 80224f6:	4618      	mov	r0, r3
 80224f8:	f01d fb07 	bl	803fb0a <memcpy>
    finger_write += len;
 80224fc:	4b04      	ldr	r3, [pc, #16]	; (8022510 <FINGER_Fill_Buffer+0x30>)
 80224fe:	681a      	ldr	r2, [r3, #0]
 8022500:	683b      	ldr	r3, [r7, #0]
 8022502:	4413      	add	r3, r2
 8022504:	4a02      	ldr	r2, [pc, #8]	; (8022510 <FINGER_Fill_Buffer+0x30>)
 8022506:	6013      	str	r3, [r2, #0]
}
 8022508:	bf00      	nop
 802250a:	3708      	adds	r7, #8
 802250c:	46bd      	mov	sp, r7
 802250e:	bd80      	pop	{r7, pc}
 8022510:	20000d78 	.word	0x20000d78
 8022514:	20008068 	.word	0x20008068

08022518 <FINGER_Reset_Buffer>:

void FINGER_Reset_Buffer(void) {
 8022518:	b580      	push	{r7, lr}
 802251a:	af00      	add	r7, sp, #0
    // clear rx buffer
    memset(FINGER_UART_RX, 0x00, finger_write);
 802251c:	4b05      	ldr	r3, [pc, #20]	; (8022534 <FINGER_Reset_Buffer+0x1c>)
 802251e:	681b      	ldr	r3, [r3, #0]
 8022520:	461a      	mov	r2, r3
 8022522:	2100      	movs	r1, #0
 8022524:	4804      	ldr	r0, [pc, #16]	; (8022538 <FINGER_Reset_Buffer+0x20>)
 8022526:	f01d fafb 	bl	803fb20 <memset>
    finger_write = 0;
 802252a:	4b02      	ldr	r3, [pc, #8]	; (8022534 <FINGER_Reset_Buffer+0x1c>)
 802252c:	2200      	movs	r2, #0
 802252e:	601a      	str	r2, [r3, #0]
}
 8022530:	bf00      	nop
 8022532:	bd80      	pop	{r7, pc}
 8022534:	20000d78 	.word	0x20000d78
 8022538:	20008068 	.word	0x20008068

0802253c <FINGER_Transmit8>:

uint8_t FINGER_Transmit8(uint8_t *pData) {
 802253c:	b580      	push	{r7, lr}
 802253e:	b082      	sub	sp, #8
 8022540:	af00      	add	r7, sp, #0
 8022542:	6078      	str	r0, [r7, #4]
    return (HAL_UART_Transmit(&huart4, pData, 1, HAL_MAX_DELAY) == HAL_OK);
 8022544:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8022548:	2201      	movs	r2, #1
 802254a:	6879      	ldr	r1, [r7, #4]
 802254c:	4806      	ldr	r0, [pc, #24]	; (8022568 <FINGER_Transmit8+0x2c>)
 802254e:	f013 ffa0 	bl	8036492 <HAL_UART_Transmit>
 8022552:	4603      	mov	r3, r0
 8022554:	2b00      	cmp	r3, #0
 8022556:	bf0c      	ite	eq
 8022558:	2301      	moveq	r3, #1
 802255a:	2300      	movne	r3, #0
 802255c:	b2db      	uxtb	r3, r3
}
 802255e:	4618      	mov	r0, r3
 8022560:	3708      	adds	r7, #8
 8022562:	46bd      	mov	sp, r7
 8022564:	bd80      	pop	{r7, pc}
 8022566:	bf00      	nop
 8022568:	20008850 	.word	0x20008850

0802256c <UBLOX_USART_IrqHandler>:
static void UBLOX_Check_Buffer(uint8_t idle);
static void UBLOX_Fill_Buffer(const void *data, size_t len);
static void UBLOX_Reset_Buffer(void);

/* Public functions implementation ---------------------------------------------*/
void UBLOX_USART_IrqHandler(void) {
 802256c:	b580      	push	{r7, lr}
 802256e:	b082      	sub	sp, #8
 8022570:	af00      	add	r7, sp, #0
    /* if Idle flag is set */
    if (__HAL_UART_GET_FLAG(&huart2, UART_FLAG_IDLE)) {
 8022572:	4b0c      	ldr	r3, [pc, #48]	; (80225a4 <UBLOX_USART_IrqHandler+0x38>)
 8022574:	681b      	ldr	r3, [r3, #0]
 8022576:	681b      	ldr	r3, [r3, #0]
 8022578:	f003 0310 	and.w	r3, r3, #16
 802257c:	2b10      	cmp	r3, #16
 802257e:	d10d      	bne.n	802259c <UBLOX_USART_IrqHandler+0x30>
        /* Clear idle flag */
        __HAL_UART_CLEAR_IDLEFLAG(&huart2);
 8022580:	2300      	movs	r3, #0
 8022582:	607b      	str	r3, [r7, #4]
 8022584:	4b07      	ldr	r3, [pc, #28]	; (80225a4 <UBLOX_USART_IrqHandler+0x38>)
 8022586:	681b      	ldr	r3, [r3, #0]
 8022588:	681b      	ldr	r3, [r3, #0]
 802258a:	607b      	str	r3, [r7, #4]
 802258c:	4b05      	ldr	r3, [pc, #20]	; (80225a4 <UBLOX_USART_IrqHandler+0x38>)
 802258e:	681b      	ldr	r3, [r3, #0]
 8022590:	685b      	ldr	r3, [r3, #4]
 8022592:	607b      	str	r3, [r7, #4]
 8022594:	687b      	ldr	r3, [r7, #4]

        UBLOX_Check_Buffer(1);
 8022596:	2001      	movs	r0, #1
 8022598:	f001 f922 	bl	80237e0 <UBLOX_Check_Buffer>
    }
}
 802259c:	bf00      	nop
 802259e:	3708      	adds	r7, #8
 80225a0:	46bd      	mov	sp, r7
 80225a2:	bd80      	pop	{r7, pc}
 80225a4:	200088f0 	.word	0x200088f0

080225a8 <UBLOX_DMA_IrqHandler>:

void UBLOX_DMA_IrqHandler(void) {
 80225a8:	b580      	push	{r7, lr}
 80225aa:	af00      	add	r7, sp, #0
    // if the source is HT
    if (__HAL_DMA_GET_IT_SOURCE(&hdma_usart2_rx, DMA_IT_HT)) {
 80225ac:	4b9a      	ldr	r3, [pc, #616]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 80225ae:	681b      	ldr	r3, [r3, #0]
 80225b0:	681b      	ldr	r3, [r3, #0]
 80225b2:	f003 0308 	and.w	r3, r3, #8
 80225b6:	2b00      	cmp	r3, #0
 80225b8:	f000 81bd 	beq.w	8022936 <UBLOX_DMA_IrqHandler+0x38e>
        /* Clear HT flag */
        __HAL_DMA_CLEAR_FLAG(&hdma_usart2_rx, __HAL_DMA_GET_HT_FLAG_INDEX(&hdma_usart2_rx));
 80225bc:	4b96      	ldr	r3, [pc, #600]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 80225be:	681b      	ldr	r3, [r3, #0]
 80225c0:	461a      	mov	r2, r3
 80225c2:	4b96      	ldr	r3, [pc, #600]	; (802281c <UBLOX_DMA_IrqHandler+0x274>)
 80225c4:	429a      	cmp	r2, r3
 80225c6:	d960      	bls.n	802268a <UBLOX_DMA_IrqHandler+0xe2>
 80225c8:	4b93      	ldr	r3, [pc, #588]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 80225ca:	681b      	ldr	r3, [r3, #0]
 80225cc:	4a94      	ldr	r2, [pc, #592]	; (8022820 <UBLOX_DMA_IrqHandler+0x278>)
 80225ce:	4293      	cmp	r3, r2
 80225d0:	d057      	beq.n	8022682 <UBLOX_DMA_IrqHandler+0xda>
 80225d2:	4b91      	ldr	r3, [pc, #580]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 80225d4:	681b      	ldr	r3, [r3, #0]
 80225d6:	4a93      	ldr	r2, [pc, #588]	; (8022824 <UBLOX_DMA_IrqHandler+0x27c>)
 80225d8:	4293      	cmp	r3, r2
 80225da:	d050      	beq.n	802267e <UBLOX_DMA_IrqHandler+0xd6>
 80225dc:	4b8e      	ldr	r3, [pc, #568]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 80225de:	681b      	ldr	r3, [r3, #0]
 80225e0:	4a91      	ldr	r2, [pc, #580]	; (8022828 <UBLOX_DMA_IrqHandler+0x280>)
 80225e2:	4293      	cmp	r3, r2
 80225e4:	d049      	beq.n	802267a <UBLOX_DMA_IrqHandler+0xd2>
 80225e6:	4b8c      	ldr	r3, [pc, #560]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 80225e8:	681b      	ldr	r3, [r3, #0]
 80225ea:	4a90      	ldr	r2, [pc, #576]	; (802282c <UBLOX_DMA_IrqHandler+0x284>)
 80225ec:	4293      	cmp	r3, r2
 80225ee:	d042      	beq.n	8022676 <UBLOX_DMA_IrqHandler+0xce>
 80225f0:	4b89      	ldr	r3, [pc, #548]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 80225f2:	681b      	ldr	r3, [r3, #0]
 80225f4:	4a8e      	ldr	r2, [pc, #568]	; (8022830 <UBLOX_DMA_IrqHandler+0x288>)
 80225f6:	4293      	cmp	r3, r2
 80225f8:	d03a      	beq.n	8022670 <UBLOX_DMA_IrqHandler+0xc8>
 80225fa:	4b87      	ldr	r3, [pc, #540]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 80225fc:	681b      	ldr	r3, [r3, #0]
 80225fe:	4a8d      	ldr	r2, [pc, #564]	; (8022834 <UBLOX_DMA_IrqHandler+0x28c>)
 8022600:	4293      	cmp	r3, r2
 8022602:	d032      	beq.n	802266a <UBLOX_DMA_IrqHandler+0xc2>
 8022604:	4b84      	ldr	r3, [pc, #528]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 8022606:	681b      	ldr	r3, [r3, #0]
 8022608:	4a8b      	ldr	r2, [pc, #556]	; (8022838 <UBLOX_DMA_IrqHandler+0x290>)
 802260a:	4293      	cmp	r3, r2
 802260c:	d02a      	beq.n	8022664 <UBLOX_DMA_IrqHandler+0xbc>
 802260e:	4b82      	ldr	r3, [pc, #520]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 8022610:	681b      	ldr	r3, [r3, #0]
 8022612:	4a8a      	ldr	r2, [pc, #552]	; (802283c <UBLOX_DMA_IrqHandler+0x294>)
 8022614:	4293      	cmp	r3, r2
 8022616:	d022      	beq.n	802265e <UBLOX_DMA_IrqHandler+0xb6>
 8022618:	4b7f      	ldr	r3, [pc, #508]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 802261a:	681b      	ldr	r3, [r3, #0]
 802261c:	4a88      	ldr	r2, [pc, #544]	; (8022840 <UBLOX_DMA_IrqHandler+0x298>)
 802261e:	4293      	cmp	r3, r2
 8022620:	d01a      	beq.n	8022658 <UBLOX_DMA_IrqHandler+0xb0>
 8022622:	4b7d      	ldr	r3, [pc, #500]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 8022624:	681b      	ldr	r3, [r3, #0]
 8022626:	4a87      	ldr	r2, [pc, #540]	; (8022844 <UBLOX_DMA_IrqHandler+0x29c>)
 8022628:	4293      	cmp	r3, r2
 802262a:	d012      	beq.n	8022652 <UBLOX_DMA_IrqHandler+0xaa>
 802262c:	4b7a      	ldr	r3, [pc, #488]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 802262e:	681b      	ldr	r3, [r3, #0]
 8022630:	4a85      	ldr	r2, [pc, #532]	; (8022848 <UBLOX_DMA_IrqHandler+0x2a0>)
 8022632:	4293      	cmp	r3, r2
 8022634:	d00a      	beq.n	802264c <UBLOX_DMA_IrqHandler+0xa4>
 8022636:	4b78      	ldr	r3, [pc, #480]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 8022638:	681b      	ldr	r3, [r3, #0]
 802263a:	4a84      	ldr	r2, [pc, #528]	; (802284c <UBLOX_DMA_IrqHandler+0x2a4>)
 802263c:	4293      	cmp	r3, r2
 802263e:	d102      	bne.n	8022646 <UBLOX_DMA_IrqHandler+0x9e>
 8022640:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8022644:	e01e      	b.n	8022684 <UBLOX_DMA_IrqHandler+0xdc>
 8022646:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 802264a:	e01b      	b.n	8022684 <UBLOX_DMA_IrqHandler+0xdc>
 802264c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8022650:	e018      	b.n	8022684 <UBLOX_DMA_IrqHandler+0xdc>
 8022652:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8022656:	e015      	b.n	8022684 <UBLOX_DMA_IrqHandler+0xdc>
 8022658:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 802265c:	e012      	b.n	8022684 <UBLOX_DMA_IrqHandler+0xdc>
 802265e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8022662:	e00f      	b.n	8022684 <UBLOX_DMA_IrqHandler+0xdc>
 8022664:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8022668:	e00c      	b.n	8022684 <UBLOX_DMA_IrqHandler+0xdc>
 802266a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 802266e:	e009      	b.n	8022684 <UBLOX_DMA_IrqHandler+0xdc>
 8022670:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8022674:	e006      	b.n	8022684 <UBLOX_DMA_IrqHandler+0xdc>
 8022676:	2310      	movs	r3, #16
 8022678:	e004      	b.n	8022684 <UBLOX_DMA_IrqHandler+0xdc>
 802267a:	2310      	movs	r3, #16
 802267c:	e002      	b.n	8022684 <UBLOX_DMA_IrqHandler+0xdc>
 802267e:	2310      	movs	r3, #16
 8022680:	e000      	b.n	8022684 <UBLOX_DMA_IrqHandler+0xdc>
 8022682:	2310      	movs	r3, #16
 8022684:	4a72      	ldr	r2, [pc, #456]	; (8022850 <UBLOX_DMA_IrqHandler+0x2a8>)
 8022686:	60d3      	str	r3, [r2, #12]
 8022688:	e150      	b.n	802292c <UBLOX_DMA_IrqHandler+0x384>
 802268a:	4b63      	ldr	r3, [pc, #396]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 802268c:	681b      	ldr	r3, [r3, #0]
 802268e:	461a      	mov	r2, r3
 8022690:	4b70      	ldr	r3, [pc, #448]	; (8022854 <UBLOX_DMA_IrqHandler+0x2ac>)
 8022692:	429a      	cmp	r2, r3
 8022694:	d960      	bls.n	8022758 <UBLOX_DMA_IrqHandler+0x1b0>
 8022696:	4b60      	ldr	r3, [pc, #384]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 8022698:	681b      	ldr	r3, [r3, #0]
 802269a:	4a61      	ldr	r2, [pc, #388]	; (8022820 <UBLOX_DMA_IrqHandler+0x278>)
 802269c:	4293      	cmp	r3, r2
 802269e:	d057      	beq.n	8022750 <UBLOX_DMA_IrqHandler+0x1a8>
 80226a0:	4b5d      	ldr	r3, [pc, #372]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 80226a2:	681b      	ldr	r3, [r3, #0]
 80226a4:	4a5f      	ldr	r2, [pc, #380]	; (8022824 <UBLOX_DMA_IrqHandler+0x27c>)
 80226a6:	4293      	cmp	r3, r2
 80226a8:	d050      	beq.n	802274c <UBLOX_DMA_IrqHandler+0x1a4>
 80226aa:	4b5b      	ldr	r3, [pc, #364]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 80226ac:	681b      	ldr	r3, [r3, #0]
 80226ae:	4a5e      	ldr	r2, [pc, #376]	; (8022828 <UBLOX_DMA_IrqHandler+0x280>)
 80226b0:	4293      	cmp	r3, r2
 80226b2:	d049      	beq.n	8022748 <UBLOX_DMA_IrqHandler+0x1a0>
 80226b4:	4b58      	ldr	r3, [pc, #352]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 80226b6:	681b      	ldr	r3, [r3, #0]
 80226b8:	4a5c      	ldr	r2, [pc, #368]	; (802282c <UBLOX_DMA_IrqHandler+0x284>)
 80226ba:	4293      	cmp	r3, r2
 80226bc:	d042      	beq.n	8022744 <UBLOX_DMA_IrqHandler+0x19c>
 80226be:	4b56      	ldr	r3, [pc, #344]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 80226c0:	681b      	ldr	r3, [r3, #0]
 80226c2:	4a5b      	ldr	r2, [pc, #364]	; (8022830 <UBLOX_DMA_IrqHandler+0x288>)
 80226c4:	4293      	cmp	r3, r2
 80226c6:	d03a      	beq.n	802273e <UBLOX_DMA_IrqHandler+0x196>
 80226c8:	4b53      	ldr	r3, [pc, #332]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 80226ca:	681b      	ldr	r3, [r3, #0]
 80226cc:	4a59      	ldr	r2, [pc, #356]	; (8022834 <UBLOX_DMA_IrqHandler+0x28c>)
 80226ce:	4293      	cmp	r3, r2
 80226d0:	d032      	beq.n	8022738 <UBLOX_DMA_IrqHandler+0x190>
 80226d2:	4b51      	ldr	r3, [pc, #324]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 80226d4:	681b      	ldr	r3, [r3, #0]
 80226d6:	4a58      	ldr	r2, [pc, #352]	; (8022838 <UBLOX_DMA_IrqHandler+0x290>)
 80226d8:	4293      	cmp	r3, r2
 80226da:	d02a      	beq.n	8022732 <UBLOX_DMA_IrqHandler+0x18a>
 80226dc:	4b4e      	ldr	r3, [pc, #312]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 80226de:	681b      	ldr	r3, [r3, #0]
 80226e0:	4a56      	ldr	r2, [pc, #344]	; (802283c <UBLOX_DMA_IrqHandler+0x294>)
 80226e2:	4293      	cmp	r3, r2
 80226e4:	d022      	beq.n	802272c <UBLOX_DMA_IrqHandler+0x184>
 80226e6:	4b4c      	ldr	r3, [pc, #304]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 80226e8:	681b      	ldr	r3, [r3, #0]
 80226ea:	4a55      	ldr	r2, [pc, #340]	; (8022840 <UBLOX_DMA_IrqHandler+0x298>)
 80226ec:	4293      	cmp	r3, r2
 80226ee:	d01a      	beq.n	8022726 <UBLOX_DMA_IrqHandler+0x17e>
 80226f0:	4b49      	ldr	r3, [pc, #292]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 80226f2:	681b      	ldr	r3, [r3, #0]
 80226f4:	4a53      	ldr	r2, [pc, #332]	; (8022844 <UBLOX_DMA_IrqHandler+0x29c>)
 80226f6:	4293      	cmp	r3, r2
 80226f8:	d012      	beq.n	8022720 <UBLOX_DMA_IrqHandler+0x178>
 80226fa:	4b47      	ldr	r3, [pc, #284]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 80226fc:	681b      	ldr	r3, [r3, #0]
 80226fe:	4a52      	ldr	r2, [pc, #328]	; (8022848 <UBLOX_DMA_IrqHandler+0x2a0>)
 8022700:	4293      	cmp	r3, r2
 8022702:	d00a      	beq.n	802271a <UBLOX_DMA_IrqHandler+0x172>
 8022704:	4b44      	ldr	r3, [pc, #272]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 8022706:	681b      	ldr	r3, [r3, #0]
 8022708:	4a50      	ldr	r2, [pc, #320]	; (802284c <UBLOX_DMA_IrqHandler+0x2a4>)
 802270a:	4293      	cmp	r3, r2
 802270c:	d102      	bne.n	8022714 <UBLOX_DMA_IrqHandler+0x16c>
 802270e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8022712:	e01e      	b.n	8022752 <UBLOX_DMA_IrqHandler+0x1aa>
 8022714:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8022718:	e01b      	b.n	8022752 <UBLOX_DMA_IrqHandler+0x1aa>
 802271a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 802271e:	e018      	b.n	8022752 <UBLOX_DMA_IrqHandler+0x1aa>
 8022720:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8022724:	e015      	b.n	8022752 <UBLOX_DMA_IrqHandler+0x1aa>
 8022726:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 802272a:	e012      	b.n	8022752 <UBLOX_DMA_IrqHandler+0x1aa>
 802272c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8022730:	e00f      	b.n	8022752 <UBLOX_DMA_IrqHandler+0x1aa>
 8022732:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8022736:	e00c      	b.n	8022752 <UBLOX_DMA_IrqHandler+0x1aa>
 8022738:	f44f 6380 	mov.w	r3, #1024	; 0x400
 802273c:	e009      	b.n	8022752 <UBLOX_DMA_IrqHandler+0x1aa>
 802273e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8022742:	e006      	b.n	8022752 <UBLOX_DMA_IrqHandler+0x1aa>
 8022744:	2310      	movs	r3, #16
 8022746:	e004      	b.n	8022752 <UBLOX_DMA_IrqHandler+0x1aa>
 8022748:	2310      	movs	r3, #16
 802274a:	e002      	b.n	8022752 <UBLOX_DMA_IrqHandler+0x1aa>
 802274c:	2310      	movs	r3, #16
 802274e:	e000      	b.n	8022752 <UBLOX_DMA_IrqHandler+0x1aa>
 8022750:	2310      	movs	r3, #16
 8022752:	4a3f      	ldr	r2, [pc, #252]	; (8022850 <UBLOX_DMA_IrqHandler+0x2a8>)
 8022754:	6093      	str	r3, [r2, #8]
 8022756:	e0e9      	b.n	802292c <UBLOX_DMA_IrqHandler+0x384>
 8022758:	4b2f      	ldr	r3, [pc, #188]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 802275a:	681b      	ldr	r3, [r3, #0]
 802275c:	461a      	mov	r2, r3
 802275e:	4b3e      	ldr	r3, [pc, #248]	; (8022858 <UBLOX_DMA_IrqHandler+0x2b0>)
 8022760:	429a      	cmp	r2, r3
 8022762:	f240 8083 	bls.w	802286c <UBLOX_DMA_IrqHandler+0x2c4>
 8022766:	4b2c      	ldr	r3, [pc, #176]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 8022768:	681b      	ldr	r3, [r3, #0]
 802276a:	4a2d      	ldr	r2, [pc, #180]	; (8022820 <UBLOX_DMA_IrqHandler+0x278>)
 802276c:	4293      	cmp	r3, r2
 802276e:	d079      	beq.n	8022864 <UBLOX_DMA_IrqHandler+0x2bc>
 8022770:	4b29      	ldr	r3, [pc, #164]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 8022772:	681b      	ldr	r3, [r3, #0]
 8022774:	4a2b      	ldr	r2, [pc, #172]	; (8022824 <UBLOX_DMA_IrqHandler+0x27c>)
 8022776:	4293      	cmp	r3, r2
 8022778:	d072      	beq.n	8022860 <UBLOX_DMA_IrqHandler+0x2b8>
 802277a:	4b27      	ldr	r3, [pc, #156]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 802277c:	681b      	ldr	r3, [r3, #0]
 802277e:	4a2a      	ldr	r2, [pc, #168]	; (8022828 <UBLOX_DMA_IrqHandler+0x280>)
 8022780:	4293      	cmp	r3, r2
 8022782:	d06b      	beq.n	802285c <UBLOX_DMA_IrqHandler+0x2b4>
 8022784:	4b24      	ldr	r3, [pc, #144]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 8022786:	681b      	ldr	r3, [r3, #0]
 8022788:	4a28      	ldr	r2, [pc, #160]	; (802282c <UBLOX_DMA_IrqHandler+0x284>)
 802278a:	4293      	cmp	r3, r2
 802278c:	d042      	beq.n	8022814 <UBLOX_DMA_IrqHandler+0x26c>
 802278e:	4b22      	ldr	r3, [pc, #136]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 8022790:	681b      	ldr	r3, [r3, #0]
 8022792:	4a27      	ldr	r2, [pc, #156]	; (8022830 <UBLOX_DMA_IrqHandler+0x288>)
 8022794:	4293      	cmp	r3, r2
 8022796:	d03a      	beq.n	802280e <UBLOX_DMA_IrqHandler+0x266>
 8022798:	4b1f      	ldr	r3, [pc, #124]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 802279a:	681b      	ldr	r3, [r3, #0]
 802279c:	4a25      	ldr	r2, [pc, #148]	; (8022834 <UBLOX_DMA_IrqHandler+0x28c>)
 802279e:	4293      	cmp	r3, r2
 80227a0:	d032      	beq.n	8022808 <UBLOX_DMA_IrqHandler+0x260>
 80227a2:	4b1d      	ldr	r3, [pc, #116]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 80227a4:	681b      	ldr	r3, [r3, #0]
 80227a6:	4a24      	ldr	r2, [pc, #144]	; (8022838 <UBLOX_DMA_IrqHandler+0x290>)
 80227a8:	4293      	cmp	r3, r2
 80227aa:	d02a      	beq.n	8022802 <UBLOX_DMA_IrqHandler+0x25a>
 80227ac:	4b1a      	ldr	r3, [pc, #104]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 80227ae:	681b      	ldr	r3, [r3, #0]
 80227b0:	4a22      	ldr	r2, [pc, #136]	; (802283c <UBLOX_DMA_IrqHandler+0x294>)
 80227b2:	4293      	cmp	r3, r2
 80227b4:	d022      	beq.n	80227fc <UBLOX_DMA_IrqHandler+0x254>
 80227b6:	4b18      	ldr	r3, [pc, #96]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 80227b8:	681b      	ldr	r3, [r3, #0]
 80227ba:	4a21      	ldr	r2, [pc, #132]	; (8022840 <UBLOX_DMA_IrqHandler+0x298>)
 80227bc:	4293      	cmp	r3, r2
 80227be:	d01a      	beq.n	80227f6 <UBLOX_DMA_IrqHandler+0x24e>
 80227c0:	4b15      	ldr	r3, [pc, #84]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 80227c2:	681b      	ldr	r3, [r3, #0]
 80227c4:	4a1f      	ldr	r2, [pc, #124]	; (8022844 <UBLOX_DMA_IrqHandler+0x29c>)
 80227c6:	4293      	cmp	r3, r2
 80227c8:	d012      	beq.n	80227f0 <UBLOX_DMA_IrqHandler+0x248>
 80227ca:	4b13      	ldr	r3, [pc, #76]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 80227cc:	681b      	ldr	r3, [r3, #0]
 80227ce:	4a1e      	ldr	r2, [pc, #120]	; (8022848 <UBLOX_DMA_IrqHandler+0x2a0>)
 80227d0:	4293      	cmp	r3, r2
 80227d2:	d00a      	beq.n	80227ea <UBLOX_DMA_IrqHandler+0x242>
 80227d4:	4b10      	ldr	r3, [pc, #64]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 80227d6:	681b      	ldr	r3, [r3, #0]
 80227d8:	4a1c      	ldr	r2, [pc, #112]	; (802284c <UBLOX_DMA_IrqHandler+0x2a4>)
 80227da:	4293      	cmp	r3, r2
 80227dc:	d102      	bne.n	80227e4 <UBLOX_DMA_IrqHandler+0x23c>
 80227de:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80227e2:	e040      	b.n	8022866 <UBLOX_DMA_IrqHandler+0x2be>
 80227e4:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80227e8:	e03d      	b.n	8022866 <UBLOX_DMA_IrqHandler+0x2be>
 80227ea:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80227ee:	e03a      	b.n	8022866 <UBLOX_DMA_IrqHandler+0x2be>
 80227f0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80227f4:	e037      	b.n	8022866 <UBLOX_DMA_IrqHandler+0x2be>
 80227f6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80227fa:	e034      	b.n	8022866 <UBLOX_DMA_IrqHandler+0x2be>
 80227fc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8022800:	e031      	b.n	8022866 <UBLOX_DMA_IrqHandler+0x2be>
 8022802:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8022806:	e02e      	b.n	8022866 <UBLOX_DMA_IrqHandler+0x2be>
 8022808:	f44f 6380 	mov.w	r3, #1024	; 0x400
 802280c:	e02b      	b.n	8022866 <UBLOX_DMA_IrqHandler+0x2be>
 802280e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8022812:	e028      	b.n	8022866 <UBLOX_DMA_IrqHandler+0x2be>
 8022814:	2310      	movs	r3, #16
 8022816:	e026      	b.n	8022866 <UBLOX_DMA_IrqHandler+0x2be>
 8022818:	2000847c 	.word	0x2000847c
 802281c:	40026458 	.word	0x40026458
 8022820:	40026010 	.word	0x40026010
 8022824:	40026410 	.word	0x40026410
 8022828:	40026070 	.word	0x40026070
 802282c:	40026470 	.word	0x40026470
 8022830:	40026028 	.word	0x40026028
 8022834:	40026428 	.word	0x40026428
 8022838:	40026088 	.word	0x40026088
 802283c:	40026488 	.word	0x40026488
 8022840:	40026040 	.word	0x40026040
 8022844:	40026440 	.word	0x40026440
 8022848:	400260a0 	.word	0x400260a0
 802284c:	400264a0 	.word	0x400264a0
 8022850:	40026400 	.word	0x40026400
 8022854:	400260b8 	.word	0x400260b8
 8022858:	40026058 	.word	0x40026058
 802285c:	2310      	movs	r3, #16
 802285e:	e002      	b.n	8022866 <UBLOX_DMA_IrqHandler+0x2be>
 8022860:	2310      	movs	r3, #16
 8022862:	e000      	b.n	8022866 <UBLOX_DMA_IrqHandler+0x2be>
 8022864:	2310      	movs	r3, #16
 8022866:	4a9b      	ldr	r2, [pc, #620]	; (8022ad4 <UBLOX_DMA_IrqHandler+0x52c>)
 8022868:	60d3      	str	r3, [r2, #12]
 802286a:	e05f      	b.n	802292c <UBLOX_DMA_IrqHandler+0x384>
 802286c:	4b9a      	ldr	r3, [pc, #616]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 802286e:	681b      	ldr	r3, [r3, #0]
 8022870:	4a9a      	ldr	r2, [pc, #616]	; (8022adc <UBLOX_DMA_IrqHandler+0x534>)
 8022872:	4293      	cmp	r3, r2
 8022874:	d057      	beq.n	8022926 <UBLOX_DMA_IrqHandler+0x37e>
 8022876:	4b98      	ldr	r3, [pc, #608]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 8022878:	681b      	ldr	r3, [r3, #0]
 802287a:	4a99      	ldr	r2, [pc, #612]	; (8022ae0 <UBLOX_DMA_IrqHandler+0x538>)
 802287c:	4293      	cmp	r3, r2
 802287e:	d050      	beq.n	8022922 <UBLOX_DMA_IrqHandler+0x37a>
 8022880:	4b95      	ldr	r3, [pc, #596]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 8022882:	681b      	ldr	r3, [r3, #0]
 8022884:	4a97      	ldr	r2, [pc, #604]	; (8022ae4 <UBLOX_DMA_IrqHandler+0x53c>)
 8022886:	4293      	cmp	r3, r2
 8022888:	d049      	beq.n	802291e <UBLOX_DMA_IrqHandler+0x376>
 802288a:	4b93      	ldr	r3, [pc, #588]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 802288c:	681b      	ldr	r3, [r3, #0]
 802288e:	4a96      	ldr	r2, [pc, #600]	; (8022ae8 <UBLOX_DMA_IrqHandler+0x540>)
 8022890:	4293      	cmp	r3, r2
 8022892:	d042      	beq.n	802291a <UBLOX_DMA_IrqHandler+0x372>
 8022894:	4b90      	ldr	r3, [pc, #576]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 8022896:	681b      	ldr	r3, [r3, #0]
 8022898:	4a94      	ldr	r2, [pc, #592]	; (8022aec <UBLOX_DMA_IrqHandler+0x544>)
 802289a:	4293      	cmp	r3, r2
 802289c:	d03a      	beq.n	8022914 <UBLOX_DMA_IrqHandler+0x36c>
 802289e:	4b8e      	ldr	r3, [pc, #568]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 80228a0:	681b      	ldr	r3, [r3, #0]
 80228a2:	4a93      	ldr	r2, [pc, #588]	; (8022af0 <UBLOX_DMA_IrqHandler+0x548>)
 80228a4:	4293      	cmp	r3, r2
 80228a6:	d032      	beq.n	802290e <UBLOX_DMA_IrqHandler+0x366>
 80228a8:	4b8b      	ldr	r3, [pc, #556]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 80228aa:	681b      	ldr	r3, [r3, #0]
 80228ac:	4a91      	ldr	r2, [pc, #580]	; (8022af4 <UBLOX_DMA_IrqHandler+0x54c>)
 80228ae:	4293      	cmp	r3, r2
 80228b0:	d02a      	beq.n	8022908 <UBLOX_DMA_IrqHandler+0x360>
 80228b2:	4b89      	ldr	r3, [pc, #548]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 80228b4:	681b      	ldr	r3, [r3, #0]
 80228b6:	4a90      	ldr	r2, [pc, #576]	; (8022af8 <UBLOX_DMA_IrqHandler+0x550>)
 80228b8:	4293      	cmp	r3, r2
 80228ba:	d022      	beq.n	8022902 <UBLOX_DMA_IrqHandler+0x35a>
 80228bc:	4b86      	ldr	r3, [pc, #536]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 80228be:	681b      	ldr	r3, [r3, #0]
 80228c0:	4a8e      	ldr	r2, [pc, #568]	; (8022afc <UBLOX_DMA_IrqHandler+0x554>)
 80228c2:	4293      	cmp	r3, r2
 80228c4:	d01a      	beq.n	80228fc <UBLOX_DMA_IrqHandler+0x354>
 80228c6:	4b84      	ldr	r3, [pc, #528]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 80228c8:	681b      	ldr	r3, [r3, #0]
 80228ca:	4a8d      	ldr	r2, [pc, #564]	; (8022b00 <UBLOX_DMA_IrqHandler+0x558>)
 80228cc:	4293      	cmp	r3, r2
 80228ce:	d012      	beq.n	80228f6 <UBLOX_DMA_IrqHandler+0x34e>
 80228d0:	4b81      	ldr	r3, [pc, #516]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 80228d2:	681b      	ldr	r3, [r3, #0]
 80228d4:	4a8b      	ldr	r2, [pc, #556]	; (8022b04 <UBLOX_DMA_IrqHandler+0x55c>)
 80228d6:	4293      	cmp	r3, r2
 80228d8:	d00a      	beq.n	80228f0 <UBLOX_DMA_IrqHandler+0x348>
 80228da:	4b7f      	ldr	r3, [pc, #508]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 80228dc:	681b      	ldr	r3, [r3, #0]
 80228de:	4a8a      	ldr	r2, [pc, #552]	; (8022b08 <UBLOX_DMA_IrqHandler+0x560>)
 80228e0:	4293      	cmp	r3, r2
 80228e2:	d102      	bne.n	80228ea <UBLOX_DMA_IrqHandler+0x342>
 80228e4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80228e8:	e01e      	b.n	8022928 <UBLOX_DMA_IrqHandler+0x380>
 80228ea:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80228ee:	e01b      	b.n	8022928 <UBLOX_DMA_IrqHandler+0x380>
 80228f0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80228f4:	e018      	b.n	8022928 <UBLOX_DMA_IrqHandler+0x380>
 80228f6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80228fa:	e015      	b.n	8022928 <UBLOX_DMA_IrqHandler+0x380>
 80228fc:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8022900:	e012      	b.n	8022928 <UBLOX_DMA_IrqHandler+0x380>
 8022902:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8022906:	e00f      	b.n	8022928 <UBLOX_DMA_IrqHandler+0x380>
 8022908:	f44f 6380 	mov.w	r3, #1024	; 0x400
 802290c:	e00c      	b.n	8022928 <UBLOX_DMA_IrqHandler+0x380>
 802290e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8022912:	e009      	b.n	8022928 <UBLOX_DMA_IrqHandler+0x380>
 8022914:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8022918:	e006      	b.n	8022928 <UBLOX_DMA_IrqHandler+0x380>
 802291a:	2310      	movs	r3, #16
 802291c:	e004      	b.n	8022928 <UBLOX_DMA_IrqHandler+0x380>
 802291e:	2310      	movs	r3, #16
 8022920:	e002      	b.n	8022928 <UBLOX_DMA_IrqHandler+0x380>
 8022922:	2310      	movs	r3, #16
 8022924:	e000      	b.n	8022928 <UBLOX_DMA_IrqHandler+0x380>
 8022926:	2310      	movs	r3, #16
 8022928:	4a6a      	ldr	r2, [pc, #424]	; (8022ad4 <UBLOX_DMA_IrqHandler+0x52c>)
 802292a:	6093      	str	r3, [r2, #8]

        UBLOX_Check_Buffer(0);
 802292c:	2000      	movs	r0, #0
 802292e:	f000 ff57 	bl	80237e0 <UBLOX_Check_Buffer>
        __HAL_DMA_CLEAR_FLAG(&hdma_usart2_rx, __HAL_DMA_GET_DME_FLAG_INDEX(&hdma_usart2_rx));

        /* Start DMA transfer */
        HAL_UART_Receive_DMA(&huart2, (uint8_t*) UBLOX_DMA_RX, UBLOX_DMA_RX_SZ);
    }
}
 8022932:	f000 bf09 	b.w	8023748 <UBLOX_DMA_IrqHandler+0x11a0>
    else if (__HAL_DMA_GET_IT_SOURCE(&hdma_usart2_rx, DMA_IT_TC)) {
 8022936:	4b68      	ldr	r3, [pc, #416]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 8022938:	681b      	ldr	r3, [r3, #0]
 802293a:	681b      	ldr	r3, [r3, #0]
 802293c:	f003 0310 	and.w	r3, r3, #16
 8022940:	2b00      	cmp	r3, #0
 8022942:	f000 81bd 	beq.w	8022cc0 <UBLOX_DMA_IrqHandler+0x718>
        __HAL_DMA_CLEAR_FLAG(&hdma_usart2_rx, __HAL_DMA_GET_TC_FLAG_INDEX(&hdma_usart2_rx));
 8022946:	4b64      	ldr	r3, [pc, #400]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 8022948:	681b      	ldr	r3, [r3, #0]
 802294a:	461a      	mov	r2, r3
 802294c:	4b6f      	ldr	r3, [pc, #444]	; (8022b0c <UBLOX_DMA_IrqHandler+0x564>)
 802294e:	429a      	cmp	r2, r3
 8022950:	d960      	bls.n	8022a14 <UBLOX_DMA_IrqHandler+0x46c>
 8022952:	4b61      	ldr	r3, [pc, #388]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 8022954:	681b      	ldr	r3, [r3, #0]
 8022956:	4a61      	ldr	r2, [pc, #388]	; (8022adc <UBLOX_DMA_IrqHandler+0x534>)
 8022958:	4293      	cmp	r3, r2
 802295a:	d057      	beq.n	8022a0c <UBLOX_DMA_IrqHandler+0x464>
 802295c:	4b5e      	ldr	r3, [pc, #376]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 802295e:	681b      	ldr	r3, [r3, #0]
 8022960:	4a5f      	ldr	r2, [pc, #380]	; (8022ae0 <UBLOX_DMA_IrqHandler+0x538>)
 8022962:	4293      	cmp	r3, r2
 8022964:	d050      	beq.n	8022a08 <UBLOX_DMA_IrqHandler+0x460>
 8022966:	4b5c      	ldr	r3, [pc, #368]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 8022968:	681b      	ldr	r3, [r3, #0]
 802296a:	4a5e      	ldr	r2, [pc, #376]	; (8022ae4 <UBLOX_DMA_IrqHandler+0x53c>)
 802296c:	4293      	cmp	r3, r2
 802296e:	d049      	beq.n	8022a04 <UBLOX_DMA_IrqHandler+0x45c>
 8022970:	4b59      	ldr	r3, [pc, #356]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 8022972:	681b      	ldr	r3, [r3, #0]
 8022974:	4a5c      	ldr	r2, [pc, #368]	; (8022ae8 <UBLOX_DMA_IrqHandler+0x540>)
 8022976:	4293      	cmp	r3, r2
 8022978:	d042      	beq.n	8022a00 <UBLOX_DMA_IrqHandler+0x458>
 802297a:	4b57      	ldr	r3, [pc, #348]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 802297c:	681b      	ldr	r3, [r3, #0]
 802297e:	4a5b      	ldr	r2, [pc, #364]	; (8022aec <UBLOX_DMA_IrqHandler+0x544>)
 8022980:	4293      	cmp	r3, r2
 8022982:	d03a      	beq.n	80229fa <UBLOX_DMA_IrqHandler+0x452>
 8022984:	4b54      	ldr	r3, [pc, #336]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 8022986:	681b      	ldr	r3, [r3, #0]
 8022988:	4a59      	ldr	r2, [pc, #356]	; (8022af0 <UBLOX_DMA_IrqHandler+0x548>)
 802298a:	4293      	cmp	r3, r2
 802298c:	d032      	beq.n	80229f4 <UBLOX_DMA_IrqHandler+0x44c>
 802298e:	4b52      	ldr	r3, [pc, #328]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 8022990:	681b      	ldr	r3, [r3, #0]
 8022992:	4a58      	ldr	r2, [pc, #352]	; (8022af4 <UBLOX_DMA_IrqHandler+0x54c>)
 8022994:	4293      	cmp	r3, r2
 8022996:	d02a      	beq.n	80229ee <UBLOX_DMA_IrqHandler+0x446>
 8022998:	4b4f      	ldr	r3, [pc, #316]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 802299a:	681b      	ldr	r3, [r3, #0]
 802299c:	4a56      	ldr	r2, [pc, #344]	; (8022af8 <UBLOX_DMA_IrqHandler+0x550>)
 802299e:	4293      	cmp	r3, r2
 80229a0:	d022      	beq.n	80229e8 <UBLOX_DMA_IrqHandler+0x440>
 80229a2:	4b4d      	ldr	r3, [pc, #308]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 80229a4:	681b      	ldr	r3, [r3, #0]
 80229a6:	4a55      	ldr	r2, [pc, #340]	; (8022afc <UBLOX_DMA_IrqHandler+0x554>)
 80229a8:	4293      	cmp	r3, r2
 80229aa:	d01a      	beq.n	80229e2 <UBLOX_DMA_IrqHandler+0x43a>
 80229ac:	4b4a      	ldr	r3, [pc, #296]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 80229ae:	681b      	ldr	r3, [r3, #0]
 80229b0:	4a53      	ldr	r2, [pc, #332]	; (8022b00 <UBLOX_DMA_IrqHandler+0x558>)
 80229b2:	4293      	cmp	r3, r2
 80229b4:	d012      	beq.n	80229dc <UBLOX_DMA_IrqHandler+0x434>
 80229b6:	4b48      	ldr	r3, [pc, #288]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 80229b8:	681b      	ldr	r3, [r3, #0]
 80229ba:	4a52      	ldr	r2, [pc, #328]	; (8022b04 <UBLOX_DMA_IrqHandler+0x55c>)
 80229bc:	4293      	cmp	r3, r2
 80229be:	d00a      	beq.n	80229d6 <UBLOX_DMA_IrqHandler+0x42e>
 80229c0:	4b45      	ldr	r3, [pc, #276]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 80229c2:	681b      	ldr	r3, [r3, #0]
 80229c4:	4a50      	ldr	r2, [pc, #320]	; (8022b08 <UBLOX_DMA_IrqHandler+0x560>)
 80229c6:	4293      	cmp	r3, r2
 80229c8:	d102      	bne.n	80229d0 <UBLOX_DMA_IrqHandler+0x428>
 80229ca:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80229ce:	e01e      	b.n	8022a0e <UBLOX_DMA_IrqHandler+0x466>
 80229d0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80229d4:	e01b      	b.n	8022a0e <UBLOX_DMA_IrqHandler+0x466>
 80229d6:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80229da:	e018      	b.n	8022a0e <UBLOX_DMA_IrqHandler+0x466>
 80229dc:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80229e0:	e015      	b.n	8022a0e <UBLOX_DMA_IrqHandler+0x466>
 80229e2:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80229e6:	e012      	b.n	8022a0e <UBLOX_DMA_IrqHandler+0x466>
 80229e8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80229ec:	e00f      	b.n	8022a0e <UBLOX_DMA_IrqHandler+0x466>
 80229ee:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80229f2:	e00c      	b.n	8022a0e <UBLOX_DMA_IrqHandler+0x466>
 80229f4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80229f8:	e009      	b.n	8022a0e <UBLOX_DMA_IrqHandler+0x466>
 80229fa:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80229fe:	e006      	b.n	8022a0e <UBLOX_DMA_IrqHandler+0x466>
 8022a00:	2320      	movs	r3, #32
 8022a02:	e004      	b.n	8022a0e <UBLOX_DMA_IrqHandler+0x466>
 8022a04:	2320      	movs	r3, #32
 8022a06:	e002      	b.n	8022a0e <UBLOX_DMA_IrqHandler+0x466>
 8022a08:	2320      	movs	r3, #32
 8022a0a:	e000      	b.n	8022a0e <UBLOX_DMA_IrqHandler+0x466>
 8022a0c:	2320      	movs	r3, #32
 8022a0e:	4a40      	ldr	r2, [pc, #256]	; (8022b10 <UBLOX_DMA_IrqHandler+0x568>)
 8022a10:	60d3      	str	r3, [r2, #12]
 8022a12:	e150      	b.n	8022cb6 <UBLOX_DMA_IrqHandler+0x70e>
 8022a14:	4b30      	ldr	r3, [pc, #192]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 8022a16:	681b      	ldr	r3, [r3, #0]
 8022a18:	461a      	mov	r2, r3
 8022a1a:	4b3e      	ldr	r3, [pc, #248]	; (8022b14 <UBLOX_DMA_IrqHandler+0x56c>)
 8022a1c:	429a      	cmp	r2, r3
 8022a1e:	f240 8083 	bls.w	8022b28 <UBLOX_DMA_IrqHandler+0x580>
 8022a22:	4b2d      	ldr	r3, [pc, #180]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 8022a24:	681b      	ldr	r3, [r3, #0]
 8022a26:	4a2d      	ldr	r2, [pc, #180]	; (8022adc <UBLOX_DMA_IrqHandler+0x534>)
 8022a28:	4293      	cmp	r3, r2
 8022a2a:	d079      	beq.n	8022b20 <UBLOX_DMA_IrqHandler+0x578>
 8022a2c:	4b2a      	ldr	r3, [pc, #168]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 8022a2e:	681b      	ldr	r3, [r3, #0]
 8022a30:	4a2b      	ldr	r2, [pc, #172]	; (8022ae0 <UBLOX_DMA_IrqHandler+0x538>)
 8022a32:	4293      	cmp	r3, r2
 8022a34:	d072      	beq.n	8022b1c <UBLOX_DMA_IrqHandler+0x574>
 8022a36:	4b28      	ldr	r3, [pc, #160]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 8022a38:	681b      	ldr	r3, [r3, #0]
 8022a3a:	4a2a      	ldr	r2, [pc, #168]	; (8022ae4 <UBLOX_DMA_IrqHandler+0x53c>)
 8022a3c:	4293      	cmp	r3, r2
 8022a3e:	d06b      	beq.n	8022b18 <UBLOX_DMA_IrqHandler+0x570>
 8022a40:	4b25      	ldr	r3, [pc, #148]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 8022a42:	681b      	ldr	r3, [r3, #0]
 8022a44:	4a28      	ldr	r2, [pc, #160]	; (8022ae8 <UBLOX_DMA_IrqHandler+0x540>)
 8022a46:	4293      	cmp	r3, r2
 8022a48:	d042      	beq.n	8022ad0 <UBLOX_DMA_IrqHandler+0x528>
 8022a4a:	4b23      	ldr	r3, [pc, #140]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 8022a4c:	681b      	ldr	r3, [r3, #0]
 8022a4e:	4a27      	ldr	r2, [pc, #156]	; (8022aec <UBLOX_DMA_IrqHandler+0x544>)
 8022a50:	4293      	cmp	r3, r2
 8022a52:	d03a      	beq.n	8022aca <UBLOX_DMA_IrqHandler+0x522>
 8022a54:	4b20      	ldr	r3, [pc, #128]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 8022a56:	681b      	ldr	r3, [r3, #0]
 8022a58:	4a25      	ldr	r2, [pc, #148]	; (8022af0 <UBLOX_DMA_IrqHandler+0x548>)
 8022a5a:	4293      	cmp	r3, r2
 8022a5c:	d032      	beq.n	8022ac4 <UBLOX_DMA_IrqHandler+0x51c>
 8022a5e:	4b1e      	ldr	r3, [pc, #120]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 8022a60:	681b      	ldr	r3, [r3, #0]
 8022a62:	4a24      	ldr	r2, [pc, #144]	; (8022af4 <UBLOX_DMA_IrqHandler+0x54c>)
 8022a64:	4293      	cmp	r3, r2
 8022a66:	d02a      	beq.n	8022abe <UBLOX_DMA_IrqHandler+0x516>
 8022a68:	4b1b      	ldr	r3, [pc, #108]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 8022a6a:	681b      	ldr	r3, [r3, #0]
 8022a6c:	4a22      	ldr	r2, [pc, #136]	; (8022af8 <UBLOX_DMA_IrqHandler+0x550>)
 8022a6e:	4293      	cmp	r3, r2
 8022a70:	d022      	beq.n	8022ab8 <UBLOX_DMA_IrqHandler+0x510>
 8022a72:	4b19      	ldr	r3, [pc, #100]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 8022a74:	681b      	ldr	r3, [r3, #0]
 8022a76:	4a21      	ldr	r2, [pc, #132]	; (8022afc <UBLOX_DMA_IrqHandler+0x554>)
 8022a78:	4293      	cmp	r3, r2
 8022a7a:	d01a      	beq.n	8022ab2 <UBLOX_DMA_IrqHandler+0x50a>
 8022a7c:	4b16      	ldr	r3, [pc, #88]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 8022a7e:	681b      	ldr	r3, [r3, #0]
 8022a80:	4a1f      	ldr	r2, [pc, #124]	; (8022b00 <UBLOX_DMA_IrqHandler+0x558>)
 8022a82:	4293      	cmp	r3, r2
 8022a84:	d012      	beq.n	8022aac <UBLOX_DMA_IrqHandler+0x504>
 8022a86:	4b14      	ldr	r3, [pc, #80]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 8022a88:	681b      	ldr	r3, [r3, #0]
 8022a8a:	4a1e      	ldr	r2, [pc, #120]	; (8022b04 <UBLOX_DMA_IrqHandler+0x55c>)
 8022a8c:	4293      	cmp	r3, r2
 8022a8e:	d00a      	beq.n	8022aa6 <UBLOX_DMA_IrqHandler+0x4fe>
 8022a90:	4b11      	ldr	r3, [pc, #68]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 8022a92:	681b      	ldr	r3, [r3, #0]
 8022a94:	4a1c      	ldr	r2, [pc, #112]	; (8022b08 <UBLOX_DMA_IrqHandler+0x560>)
 8022a96:	4293      	cmp	r3, r2
 8022a98:	d102      	bne.n	8022aa0 <UBLOX_DMA_IrqHandler+0x4f8>
 8022a9a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8022a9e:	e040      	b.n	8022b22 <UBLOX_DMA_IrqHandler+0x57a>
 8022aa0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8022aa4:	e03d      	b.n	8022b22 <UBLOX_DMA_IrqHandler+0x57a>
 8022aa6:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8022aaa:	e03a      	b.n	8022b22 <UBLOX_DMA_IrqHandler+0x57a>
 8022aac:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8022ab0:	e037      	b.n	8022b22 <UBLOX_DMA_IrqHandler+0x57a>
 8022ab2:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8022ab6:	e034      	b.n	8022b22 <UBLOX_DMA_IrqHandler+0x57a>
 8022ab8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8022abc:	e031      	b.n	8022b22 <UBLOX_DMA_IrqHandler+0x57a>
 8022abe:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8022ac2:	e02e      	b.n	8022b22 <UBLOX_DMA_IrqHandler+0x57a>
 8022ac4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8022ac8:	e02b      	b.n	8022b22 <UBLOX_DMA_IrqHandler+0x57a>
 8022aca:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8022ace:	e028      	b.n	8022b22 <UBLOX_DMA_IrqHandler+0x57a>
 8022ad0:	2320      	movs	r3, #32
 8022ad2:	e026      	b.n	8022b22 <UBLOX_DMA_IrqHandler+0x57a>
 8022ad4:	40026000 	.word	0x40026000
 8022ad8:	2000847c 	.word	0x2000847c
 8022adc:	40026010 	.word	0x40026010
 8022ae0:	40026410 	.word	0x40026410
 8022ae4:	40026070 	.word	0x40026070
 8022ae8:	40026470 	.word	0x40026470
 8022aec:	40026028 	.word	0x40026028
 8022af0:	40026428 	.word	0x40026428
 8022af4:	40026088 	.word	0x40026088
 8022af8:	40026488 	.word	0x40026488
 8022afc:	40026040 	.word	0x40026040
 8022b00:	40026440 	.word	0x40026440
 8022b04:	400260a0 	.word	0x400260a0
 8022b08:	400264a0 	.word	0x400264a0
 8022b0c:	40026458 	.word	0x40026458
 8022b10:	40026400 	.word	0x40026400
 8022b14:	400260b8 	.word	0x400260b8
 8022b18:	2320      	movs	r3, #32
 8022b1a:	e002      	b.n	8022b22 <UBLOX_DMA_IrqHandler+0x57a>
 8022b1c:	2320      	movs	r3, #32
 8022b1e:	e000      	b.n	8022b22 <UBLOX_DMA_IrqHandler+0x57a>
 8022b20:	2320      	movs	r3, #32
 8022b22:	4a99      	ldr	r2, [pc, #612]	; (8022d88 <UBLOX_DMA_IrqHandler+0x7e0>)
 8022b24:	6093      	str	r3, [r2, #8]
 8022b26:	e0c6      	b.n	8022cb6 <UBLOX_DMA_IrqHandler+0x70e>
 8022b28:	4b98      	ldr	r3, [pc, #608]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022b2a:	681b      	ldr	r3, [r3, #0]
 8022b2c:	461a      	mov	r2, r3
 8022b2e:	4b98      	ldr	r3, [pc, #608]	; (8022d90 <UBLOX_DMA_IrqHandler+0x7e8>)
 8022b30:	429a      	cmp	r2, r3
 8022b32:	d960      	bls.n	8022bf6 <UBLOX_DMA_IrqHandler+0x64e>
 8022b34:	4b95      	ldr	r3, [pc, #596]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022b36:	681b      	ldr	r3, [r3, #0]
 8022b38:	4a96      	ldr	r2, [pc, #600]	; (8022d94 <UBLOX_DMA_IrqHandler+0x7ec>)
 8022b3a:	4293      	cmp	r3, r2
 8022b3c:	d057      	beq.n	8022bee <UBLOX_DMA_IrqHandler+0x646>
 8022b3e:	4b93      	ldr	r3, [pc, #588]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022b40:	681b      	ldr	r3, [r3, #0]
 8022b42:	4a95      	ldr	r2, [pc, #596]	; (8022d98 <UBLOX_DMA_IrqHandler+0x7f0>)
 8022b44:	4293      	cmp	r3, r2
 8022b46:	d050      	beq.n	8022bea <UBLOX_DMA_IrqHandler+0x642>
 8022b48:	4b90      	ldr	r3, [pc, #576]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022b4a:	681b      	ldr	r3, [r3, #0]
 8022b4c:	4a93      	ldr	r2, [pc, #588]	; (8022d9c <UBLOX_DMA_IrqHandler+0x7f4>)
 8022b4e:	4293      	cmp	r3, r2
 8022b50:	d049      	beq.n	8022be6 <UBLOX_DMA_IrqHandler+0x63e>
 8022b52:	4b8e      	ldr	r3, [pc, #568]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022b54:	681b      	ldr	r3, [r3, #0]
 8022b56:	4a92      	ldr	r2, [pc, #584]	; (8022da0 <UBLOX_DMA_IrqHandler+0x7f8>)
 8022b58:	4293      	cmp	r3, r2
 8022b5a:	d042      	beq.n	8022be2 <UBLOX_DMA_IrqHandler+0x63a>
 8022b5c:	4b8b      	ldr	r3, [pc, #556]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022b5e:	681b      	ldr	r3, [r3, #0]
 8022b60:	4a90      	ldr	r2, [pc, #576]	; (8022da4 <UBLOX_DMA_IrqHandler+0x7fc>)
 8022b62:	4293      	cmp	r3, r2
 8022b64:	d03a      	beq.n	8022bdc <UBLOX_DMA_IrqHandler+0x634>
 8022b66:	4b89      	ldr	r3, [pc, #548]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022b68:	681b      	ldr	r3, [r3, #0]
 8022b6a:	4a8f      	ldr	r2, [pc, #572]	; (8022da8 <UBLOX_DMA_IrqHandler+0x800>)
 8022b6c:	4293      	cmp	r3, r2
 8022b6e:	d032      	beq.n	8022bd6 <UBLOX_DMA_IrqHandler+0x62e>
 8022b70:	4b86      	ldr	r3, [pc, #536]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022b72:	681b      	ldr	r3, [r3, #0]
 8022b74:	4a8d      	ldr	r2, [pc, #564]	; (8022dac <UBLOX_DMA_IrqHandler+0x804>)
 8022b76:	4293      	cmp	r3, r2
 8022b78:	d02a      	beq.n	8022bd0 <UBLOX_DMA_IrqHandler+0x628>
 8022b7a:	4b84      	ldr	r3, [pc, #528]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022b7c:	681b      	ldr	r3, [r3, #0]
 8022b7e:	4a8c      	ldr	r2, [pc, #560]	; (8022db0 <UBLOX_DMA_IrqHandler+0x808>)
 8022b80:	4293      	cmp	r3, r2
 8022b82:	d022      	beq.n	8022bca <UBLOX_DMA_IrqHandler+0x622>
 8022b84:	4b81      	ldr	r3, [pc, #516]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022b86:	681b      	ldr	r3, [r3, #0]
 8022b88:	4a8a      	ldr	r2, [pc, #552]	; (8022db4 <UBLOX_DMA_IrqHandler+0x80c>)
 8022b8a:	4293      	cmp	r3, r2
 8022b8c:	d01a      	beq.n	8022bc4 <UBLOX_DMA_IrqHandler+0x61c>
 8022b8e:	4b7f      	ldr	r3, [pc, #508]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022b90:	681b      	ldr	r3, [r3, #0]
 8022b92:	4a89      	ldr	r2, [pc, #548]	; (8022db8 <UBLOX_DMA_IrqHandler+0x810>)
 8022b94:	4293      	cmp	r3, r2
 8022b96:	d012      	beq.n	8022bbe <UBLOX_DMA_IrqHandler+0x616>
 8022b98:	4b7c      	ldr	r3, [pc, #496]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022b9a:	681b      	ldr	r3, [r3, #0]
 8022b9c:	4a87      	ldr	r2, [pc, #540]	; (8022dbc <UBLOX_DMA_IrqHandler+0x814>)
 8022b9e:	4293      	cmp	r3, r2
 8022ba0:	d00a      	beq.n	8022bb8 <UBLOX_DMA_IrqHandler+0x610>
 8022ba2:	4b7a      	ldr	r3, [pc, #488]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022ba4:	681b      	ldr	r3, [r3, #0]
 8022ba6:	4a86      	ldr	r2, [pc, #536]	; (8022dc0 <UBLOX_DMA_IrqHandler+0x818>)
 8022ba8:	4293      	cmp	r3, r2
 8022baa:	d102      	bne.n	8022bb2 <UBLOX_DMA_IrqHandler+0x60a>
 8022bac:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8022bb0:	e01e      	b.n	8022bf0 <UBLOX_DMA_IrqHandler+0x648>
 8022bb2:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8022bb6:	e01b      	b.n	8022bf0 <UBLOX_DMA_IrqHandler+0x648>
 8022bb8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8022bbc:	e018      	b.n	8022bf0 <UBLOX_DMA_IrqHandler+0x648>
 8022bbe:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8022bc2:	e015      	b.n	8022bf0 <UBLOX_DMA_IrqHandler+0x648>
 8022bc4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8022bc8:	e012      	b.n	8022bf0 <UBLOX_DMA_IrqHandler+0x648>
 8022bca:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8022bce:	e00f      	b.n	8022bf0 <UBLOX_DMA_IrqHandler+0x648>
 8022bd0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8022bd4:	e00c      	b.n	8022bf0 <UBLOX_DMA_IrqHandler+0x648>
 8022bd6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8022bda:	e009      	b.n	8022bf0 <UBLOX_DMA_IrqHandler+0x648>
 8022bdc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8022be0:	e006      	b.n	8022bf0 <UBLOX_DMA_IrqHandler+0x648>
 8022be2:	2320      	movs	r3, #32
 8022be4:	e004      	b.n	8022bf0 <UBLOX_DMA_IrqHandler+0x648>
 8022be6:	2320      	movs	r3, #32
 8022be8:	e002      	b.n	8022bf0 <UBLOX_DMA_IrqHandler+0x648>
 8022bea:	2320      	movs	r3, #32
 8022bec:	e000      	b.n	8022bf0 <UBLOX_DMA_IrqHandler+0x648>
 8022bee:	2320      	movs	r3, #32
 8022bf0:	4a74      	ldr	r2, [pc, #464]	; (8022dc4 <UBLOX_DMA_IrqHandler+0x81c>)
 8022bf2:	60d3      	str	r3, [r2, #12]
 8022bf4:	e05f      	b.n	8022cb6 <UBLOX_DMA_IrqHandler+0x70e>
 8022bf6:	4b65      	ldr	r3, [pc, #404]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022bf8:	681b      	ldr	r3, [r3, #0]
 8022bfa:	4a66      	ldr	r2, [pc, #408]	; (8022d94 <UBLOX_DMA_IrqHandler+0x7ec>)
 8022bfc:	4293      	cmp	r3, r2
 8022bfe:	d057      	beq.n	8022cb0 <UBLOX_DMA_IrqHandler+0x708>
 8022c00:	4b62      	ldr	r3, [pc, #392]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022c02:	681b      	ldr	r3, [r3, #0]
 8022c04:	4a64      	ldr	r2, [pc, #400]	; (8022d98 <UBLOX_DMA_IrqHandler+0x7f0>)
 8022c06:	4293      	cmp	r3, r2
 8022c08:	d050      	beq.n	8022cac <UBLOX_DMA_IrqHandler+0x704>
 8022c0a:	4b60      	ldr	r3, [pc, #384]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022c0c:	681b      	ldr	r3, [r3, #0]
 8022c0e:	4a63      	ldr	r2, [pc, #396]	; (8022d9c <UBLOX_DMA_IrqHandler+0x7f4>)
 8022c10:	4293      	cmp	r3, r2
 8022c12:	d049      	beq.n	8022ca8 <UBLOX_DMA_IrqHandler+0x700>
 8022c14:	4b5d      	ldr	r3, [pc, #372]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022c16:	681b      	ldr	r3, [r3, #0]
 8022c18:	4a61      	ldr	r2, [pc, #388]	; (8022da0 <UBLOX_DMA_IrqHandler+0x7f8>)
 8022c1a:	4293      	cmp	r3, r2
 8022c1c:	d042      	beq.n	8022ca4 <UBLOX_DMA_IrqHandler+0x6fc>
 8022c1e:	4b5b      	ldr	r3, [pc, #364]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022c20:	681b      	ldr	r3, [r3, #0]
 8022c22:	4a60      	ldr	r2, [pc, #384]	; (8022da4 <UBLOX_DMA_IrqHandler+0x7fc>)
 8022c24:	4293      	cmp	r3, r2
 8022c26:	d03a      	beq.n	8022c9e <UBLOX_DMA_IrqHandler+0x6f6>
 8022c28:	4b58      	ldr	r3, [pc, #352]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022c2a:	681b      	ldr	r3, [r3, #0]
 8022c2c:	4a5e      	ldr	r2, [pc, #376]	; (8022da8 <UBLOX_DMA_IrqHandler+0x800>)
 8022c2e:	4293      	cmp	r3, r2
 8022c30:	d032      	beq.n	8022c98 <UBLOX_DMA_IrqHandler+0x6f0>
 8022c32:	4b56      	ldr	r3, [pc, #344]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022c34:	681b      	ldr	r3, [r3, #0]
 8022c36:	4a5d      	ldr	r2, [pc, #372]	; (8022dac <UBLOX_DMA_IrqHandler+0x804>)
 8022c38:	4293      	cmp	r3, r2
 8022c3a:	d02a      	beq.n	8022c92 <UBLOX_DMA_IrqHandler+0x6ea>
 8022c3c:	4b53      	ldr	r3, [pc, #332]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022c3e:	681b      	ldr	r3, [r3, #0]
 8022c40:	4a5b      	ldr	r2, [pc, #364]	; (8022db0 <UBLOX_DMA_IrqHandler+0x808>)
 8022c42:	4293      	cmp	r3, r2
 8022c44:	d022      	beq.n	8022c8c <UBLOX_DMA_IrqHandler+0x6e4>
 8022c46:	4b51      	ldr	r3, [pc, #324]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022c48:	681b      	ldr	r3, [r3, #0]
 8022c4a:	4a5a      	ldr	r2, [pc, #360]	; (8022db4 <UBLOX_DMA_IrqHandler+0x80c>)
 8022c4c:	4293      	cmp	r3, r2
 8022c4e:	d01a      	beq.n	8022c86 <UBLOX_DMA_IrqHandler+0x6de>
 8022c50:	4b4e      	ldr	r3, [pc, #312]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022c52:	681b      	ldr	r3, [r3, #0]
 8022c54:	4a58      	ldr	r2, [pc, #352]	; (8022db8 <UBLOX_DMA_IrqHandler+0x810>)
 8022c56:	4293      	cmp	r3, r2
 8022c58:	d012      	beq.n	8022c80 <UBLOX_DMA_IrqHandler+0x6d8>
 8022c5a:	4b4c      	ldr	r3, [pc, #304]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022c5c:	681b      	ldr	r3, [r3, #0]
 8022c5e:	4a57      	ldr	r2, [pc, #348]	; (8022dbc <UBLOX_DMA_IrqHandler+0x814>)
 8022c60:	4293      	cmp	r3, r2
 8022c62:	d00a      	beq.n	8022c7a <UBLOX_DMA_IrqHandler+0x6d2>
 8022c64:	4b49      	ldr	r3, [pc, #292]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022c66:	681b      	ldr	r3, [r3, #0]
 8022c68:	4a55      	ldr	r2, [pc, #340]	; (8022dc0 <UBLOX_DMA_IrqHandler+0x818>)
 8022c6a:	4293      	cmp	r3, r2
 8022c6c:	d102      	bne.n	8022c74 <UBLOX_DMA_IrqHandler+0x6cc>
 8022c6e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8022c72:	e01e      	b.n	8022cb2 <UBLOX_DMA_IrqHandler+0x70a>
 8022c74:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8022c78:	e01b      	b.n	8022cb2 <UBLOX_DMA_IrqHandler+0x70a>
 8022c7a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8022c7e:	e018      	b.n	8022cb2 <UBLOX_DMA_IrqHandler+0x70a>
 8022c80:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8022c84:	e015      	b.n	8022cb2 <UBLOX_DMA_IrqHandler+0x70a>
 8022c86:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8022c8a:	e012      	b.n	8022cb2 <UBLOX_DMA_IrqHandler+0x70a>
 8022c8c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8022c90:	e00f      	b.n	8022cb2 <UBLOX_DMA_IrqHandler+0x70a>
 8022c92:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8022c96:	e00c      	b.n	8022cb2 <UBLOX_DMA_IrqHandler+0x70a>
 8022c98:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8022c9c:	e009      	b.n	8022cb2 <UBLOX_DMA_IrqHandler+0x70a>
 8022c9e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8022ca2:	e006      	b.n	8022cb2 <UBLOX_DMA_IrqHandler+0x70a>
 8022ca4:	2320      	movs	r3, #32
 8022ca6:	e004      	b.n	8022cb2 <UBLOX_DMA_IrqHandler+0x70a>
 8022ca8:	2320      	movs	r3, #32
 8022caa:	e002      	b.n	8022cb2 <UBLOX_DMA_IrqHandler+0x70a>
 8022cac:	2320      	movs	r3, #32
 8022cae:	e000      	b.n	8022cb2 <UBLOX_DMA_IrqHandler+0x70a>
 8022cb0:	2320      	movs	r3, #32
 8022cb2:	4a44      	ldr	r2, [pc, #272]	; (8022dc4 <UBLOX_DMA_IrqHandler+0x81c>)
 8022cb4:	6093      	str	r3, [r2, #8]
        UBLOX_Check_Buffer(0);
 8022cb6:	2000      	movs	r0, #0
 8022cb8:	f000 fd92 	bl	80237e0 <UBLOX_Check_Buffer>
}
 8022cbc:	f000 bd44 	b.w	8023748 <UBLOX_DMA_IrqHandler+0x11a0>
        __HAL_DMA_CLEAR_FLAG(&hdma_usart2_rx, __HAL_DMA_GET_TE_FLAG_INDEX(&hdma_usart2_rx));
 8022cc0:	4b32      	ldr	r3, [pc, #200]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022cc2:	681b      	ldr	r3, [r3, #0]
 8022cc4:	461a      	mov	r2, r3
 8022cc6:	4b40      	ldr	r3, [pc, #256]	; (8022dc8 <UBLOX_DMA_IrqHandler+0x820>)
 8022cc8:	429a      	cmp	r2, r3
 8022cca:	f240 8083 	bls.w	8022dd4 <UBLOX_DMA_IrqHandler+0x82c>
 8022cce:	4b2f      	ldr	r3, [pc, #188]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022cd0:	681b      	ldr	r3, [r3, #0]
 8022cd2:	4a30      	ldr	r2, [pc, #192]	; (8022d94 <UBLOX_DMA_IrqHandler+0x7ec>)
 8022cd4:	4293      	cmp	r3, r2
 8022cd6:	d079      	beq.n	8022dcc <UBLOX_DMA_IrqHandler+0x824>
 8022cd8:	4b2c      	ldr	r3, [pc, #176]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022cda:	681b      	ldr	r3, [r3, #0]
 8022cdc:	4a2e      	ldr	r2, [pc, #184]	; (8022d98 <UBLOX_DMA_IrqHandler+0x7f0>)
 8022cde:	4293      	cmp	r3, r2
 8022ce0:	d050      	beq.n	8022d84 <UBLOX_DMA_IrqHandler+0x7dc>
 8022ce2:	4b2a      	ldr	r3, [pc, #168]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022ce4:	681b      	ldr	r3, [r3, #0]
 8022ce6:	4a2d      	ldr	r2, [pc, #180]	; (8022d9c <UBLOX_DMA_IrqHandler+0x7f4>)
 8022ce8:	4293      	cmp	r3, r2
 8022cea:	d049      	beq.n	8022d80 <UBLOX_DMA_IrqHandler+0x7d8>
 8022cec:	4b27      	ldr	r3, [pc, #156]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022cee:	681b      	ldr	r3, [r3, #0]
 8022cf0:	4a2b      	ldr	r2, [pc, #172]	; (8022da0 <UBLOX_DMA_IrqHandler+0x7f8>)
 8022cf2:	4293      	cmp	r3, r2
 8022cf4:	d042      	beq.n	8022d7c <UBLOX_DMA_IrqHandler+0x7d4>
 8022cf6:	4b25      	ldr	r3, [pc, #148]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022cf8:	681b      	ldr	r3, [r3, #0]
 8022cfa:	4a2a      	ldr	r2, [pc, #168]	; (8022da4 <UBLOX_DMA_IrqHandler+0x7fc>)
 8022cfc:	4293      	cmp	r3, r2
 8022cfe:	d03a      	beq.n	8022d76 <UBLOX_DMA_IrqHandler+0x7ce>
 8022d00:	4b22      	ldr	r3, [pc, #136]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022d02:	681b      	ldr	r3, [r3, #0]
 8022d04:	4a28      	ldr	r2, [pc, #160]	; (8022da8 <UBLOX_DMA_IrqHandler+0x800>)
 8022d06:	4293      	cmp	r3, r2
 8022d08:	d032      	beq.n	8022d70 <UBLOX_DMA_IrqHandler+0x7c8>
 8022d0a:	4b20      	ldr	r3, [pc, #128]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022d0c:	681b      	ldr	r3, [r3, #0]
 8022d0e:	4a27      	ldr	r2, [pc, #156]	; (8022dac <UBLOX_DMA_IrqHandler+0x804>)
 8022d10:	4293      	cmp	r3, r2
 8022d12:	d02a      	beq.n	8022d6a <UBLOX_DMA_IrqHandler+0x7c2>
 8022d14:	4b1d      	ldr	r3, [pc, #116]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022d16:	681b      	ldr	r3, [r3, #0]
 8022d18:	4a25      	ldr	r2, [pc, #148]	; (8022db0 <UBLOX_DMA_IrqHandler+0x808>)
 8022d1a:	4293      	cmp	r3, r2
 8022d1c:	d022      	beq.n	8022d64 <UBLOX_DMA_IrqHandler+0x7bc>
 8022d1e:	4b1b      	ldr	r3, [pc, #108]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022d20:	681b      	ldr	r3, [r3, #0]
 8022d22:	4a24      	ldr	r2, [pc, #144]	; (8022db4 <UBLOX_DMA_IrqHandler+0x80c>)
 8022d24:	4293      	cmp	r3, r2
 8022d26:	d01a      	beq.n	8022d5e <UBLOX_DMA_IrqHandler+0x7b6>
 8022d28:	4b18      	ldr	r3, [pc, #96]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022d2a:	681b      	ldr	r3, [r3, #0]
 8022d2c:	4a22      	ldr	r2, [pc, #136]	; (8022db8 <UBLOX_DMA_IrqHandler+0x810>)
 8022d2e:	4293      	cmp	r3, r2
 8022d30:	d012      	beq.n	8022d58 <UBLOX_DMA_IrqHandler+0x7b0>
 8022d32:	4b16      	ldr	r3, [pc, #88]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022d34:	681b      	ldr	r3, [r3, #0]
 8022d36:	4a21      	ldr	r2, [pc, #132]	; (8022dbc <UBLOX_DMA_IrqHandler+0x814>)
 8022d38:	4293      	cmp	r3, r2
 8022d3a:	d00a      	beq.n	8022d52 <UBLOX_DMA_IrqHandler+0x7aa>
 8022d3c:	4b13      	ldr	r3, [pc, #76]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022d3e:	681b      	ldr	r3, [r3, #0]
 8022d40:	4a1f      	ldr	r2, [pc, #124]	; (8022dc0 <UBLOX_DMA_IrqHandler+0x818>)
 8022d42:	4293      	cmp	r3, r2
 8022d44:	d102      	bne.n	8022d4c <UBLOX_DMA_IrqHandler+0x7a4>
 8022d46:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8022d4a:	e040      	b.n	8022dce <UBLOX_DMA_IrqHandler+0x826>
 8022d4c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8022d50:	e03d      	b.n	8022dce <UBLOX_DMA_IrqHandler+0x826>
 8022d52:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8022d56:	e03a      	b.n	8022dce <UBLOX_DMA_IrqHandler+0x826>
 8022d58:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8022d5c:	e037      	b.n	8022dce <UBLOX_DMA_IrqHandler+0x826>
 8022d5e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8022d62:	e034      	b.n	8022dce <UBLOX_DMA_IrqHandler+0x826>
 8022d64:	f44f 7300 	mov.w	r3, #512	; 0x200
 8022d68:	e031      	b.n	8022dce <UBLOX_DMA_IrqHandler+0x826>
 8022d6a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8022d6e:	e02e      	b.n	8022dce <UBLOX_DMA_IrqHandler+0x826>
 8022d70:	f44f 7300 	mov.w	r3, #512	; 0x200
 8022d74:	e02b      	b.n	8022dce <UBLOX_DMA_IrqHandler+0x826>
 8022d76:	f44f 7300 	mov.w	r3, #512	; 0x200
 8022d7a:	e028      	b.n	8022dce <UBLOX_DMA_IrqHandler+0x826>
 8022d7c:	2308      	movs	r3, #8
 8022d7e:	e026      	b.n	8022dce <UBLOX_DMA_IrqHandler+0x826>
 8022d80:	2308      	movs	r3, #8
 8022d82:	e024      	b.n	8022dce <UBLOX_DMA_IrqHandler+0x826>
 8022d84:	2308      	movs	r3, #8
 8022d86:	e022      	b.n	8022dce <UBLOX_DMA_IrqHandler+0x826>
 8022d88:	40026400 	.word	0x40026400
 8022d8c:	2000847c 	.word	0x2000847c
 8022d90:	40026058 	.word	0x40026058
 8022d94:	40026010 	.word	0x40026010
 8022d98:	40026410 	.word	0x40026410
 8022d9c:	40026070 	.word	0x40026070
 8022da0:	40026470 	.word	0x40026470
 8022da4:	40026028 	.word	0x40026028
 8022da8:	40026428 	.word	0x40026428
 8022dac:	40026088 	.word	0x40026088
 8022db0:	40026488 	.word	0x40026488
 8022db4:	40026040 	.word	0x40026040
 8022db8:	40026440 	.word	0x40026440
 8022dbc:	400260a0 	.word	0x400260a0
 8022dc0:	400264a0 	.word	0x400264a0
 8022dc4:	40026000 	.word	0x40026000
 8022dc8:	40026458 	.word	0x40026458
 8022dcc:	2308      	movs	r3, #8
 8022dce:	4a97      	ldr	r2, [pc, #604]	; (802302c <UBLOX_DMA_IrqHandler+0xa84>)
 8022dd0:	60d3      	str	r3, [r2, #12]
 8022dd2:	e150      	b.n	8023076 <UBLOX_DMA_IrqHandler+0xace>
 8022dd4:	4b96      	ldr	r3, [pc, #600]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022dd6:	681b      	ldr	r3, [r3, #0]
 8022dd8:	461a      	mov	r2, r3
 8022dda:	4b96      	ldr	r3, [pc, #600]	; (8023034 <UBLOX_DMA_IrqHandler+0xa8c>)
 8022ddc:	429a      	cmp	r2, r3
 8022dde:	d960      	bls.n	8022ea2 <UBLOX_DMA_IrqHandler+0x8fa>
 8022de0:	4b93      	ldr	r3, [pc, #588]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022de2:	681b      	ldr	r3, [r3, #0]
 8022de4:	4a94      	ldr	r2, [pc, #592]	; (8023038 <UBLOX_DMA_IrqHandler+0xa90>)
 8022de6:	4293      	cmp	r3, r2
 8022de8:	d057      	beq.n	8022e9a <UBLOX_DMA_IrqHandler+0x8f2>
 8022dea:	4b91      	ldr	r3, [pc, #580]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022dec:	681b      	ldr	r3, [r3, #0]
 8022dee:	4a93      	ldr	r2, [pc, #588]	; (802303c <UBLOX_DMA_IrqHandler+0xa94>)
 8022df0:	4293      	cmp	r3, r2
 8022df2:	d050      	beq.n	8022e96 <UBLOX_DMA_IrqHandler+0x8ee>
 8022df4:	4b8e      	ldr	r3, [pc, #568]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022df6:	681b      	ldr	r3, [r3, #0]
 8022df8:	4a91      	ldr	r2, [pc, #580]	; (8023040 <UBLOX_DMA_IrqHandler+0xa98>)
 8022dfa:	4293      	cmp	r3, r2
 8022dfc:	d049      	beq.n	8022e92 <UBLOX_DMA_IrqHandler+0x8ea>
 8022dfe:	4b8c      	ldr	r3, [pc, #560]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022e00:	681b      	ldr	r3, [r3, #0]
 8022e02:	4a90      	ldr	r2, [pc, #576]	; (8023044 <UBLOX_DMA_IrqHandler+0xa9c>)
 8022e04:	4293      	cmp	r3, r2
 8022e06:	d042      	beq.n	8022e8e <UBLOX_DMA_IrqHandler+0x8e6>
 8022e08:	4b89      	ldr	r3, [pc, #548]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022e0a:	681b      	ldr	r3, [r3, #0]
 8022e0c:	4a8e      	ldr	r2, [pc, #568]	; (8023048 <UBLOX_DMA_IrqHandler+0xaa0>)
 8022e0e:	4293      	cmp	r3, r2
 8022e10:	d03a      	beq.n	8022e88 <UBLOX_DMA_IrqHandler+0x8e0>
 8022e12:	4b87      	ldr	r3, [pc, #540]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022e14:	681b      	ldr	r3, [r3, #0]
 8022e16:	4a8d      	ldr	r2, [pc, #564]	; (802304c <UBLOX_DMA_IrqHandler+0xaa4>)
 8022e18:	4293      	cmp	r3, r2
 8022e1a:	d032      	beq.n	8022e82 <UBLOX_DMA_IrqHandler+0x8da>
 8022e1c:	4b84      	ldr	r3, [pc, #528]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022e1e:	681b      	ldr	r3, [r3, #0]
 8022e20:	4a8b      	ldr	r2, [pc, #556]	; (8023050 <UBLOX_DMA_IrqHandler+0xaa8>)
 8022e22:	4293      	cmp	r3, r2
 8022e24:	d02a      	beq.n	8022e7c <UBLOX_DMA_IrqHandler+0x8d4>
 8022e26:	4b82      	ldr	r3, [pc, #520]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022e28:	681b      	ldr	r3, [r3, #0]
 8022e2a:	4a8a      	ldr	r2, [pc, #552]	; (8023054 <UBLOX_DMA_IrqHandler+0xaac>)
 8022e2c:	4293      	cmp	r3, r2
 8022e2e:	d022      	beq.n	8022e76 <UBLOX_DMA_IrqHandler+0x8ce>
 8022e30:	4b7f      	ldr	r3, [pc, #508]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022e32:	681b      	ldr	r3, [r3, #0]
 8022e34:	4a88      	ldr	r2, [pc, #544]	; (8023058 <UBLOX_DMA_IrqHandler+0xab0>)
 8022e36:	4293      	cmp	r3, r2
 8022e38:	d01a      	beq.n	8022e70 <UBLOX_DMA_IrqHandler+0x8c8>
 8022e3a:	4b7d      	ldr	r3, [pc, #500]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022e3c:	681b      	ldr	r3, [r3, #0]
 8022e3e:	4a87      	ldr	r2, [pc, #540]	; (802305c <UBLOX_DMA_IrqHandler+0xab4>)
 8022e40:	4293      	cmp	r3, r2
 8022e42:	d012      	beq.n	8022e6a <UBLOX_DMA_IrqHandler+0x8c2>
 8022e44:	4b7a      	ldr	r3, [pc, #488]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022e46:	681b      	ldr	r3, [r3, #0]
 8022e48:	4a85      	ldr	r2, [pc, #532]	; (8023060 <UBLOX_DMA_IrqHandler+0xab8>)
 8022e4a:	4293      	cmp	r3, r2
 8022e4c:	d00a      	beq.n	8022e64 <UBLOX_DMA_IrqHandler+0x8bc>
 8022e4e:	4b78      	ldr	r3, [pc, #480]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022e50:	681b      	ldr	r3, [r3, #0]
 8022e52:	4a84      	ldr	r2, [pc, #528]	; (8023064 <UBLOX_DMA_IrqHandler+0xabc>)
 8022e54:	4293      	cmp	r3, r2
 8022e56:	d102      	bne.n	8022e5e <UBLOX_DMA_IrqHandler+0x8b6>
 8022e58:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8022e5c:	e01e      	b.n	8022e9c <UBLOX_DMA_IrqHandler+0x8f4>
 8022e5e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8022e62:	e01b      	b.n	8022e9c <UBLOX_DMA_IrqHandler+0x8f4>
 8022e64:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8022e68:	e018      	b.n	8022e9c <UBLOX_DMA_IrqHandler+0x8f4>
 8022e6a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8022e6e:	e015      	b.n	8022e9c <UBLOX_DMA_IrqHandler+0x8f4>
 8022e70:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8022e74:	e012      	b.n	8022e9c <UBLOX_DMA_IrqHandler+0x8f4>
 8022e76:	f44f 7300 	mov.w	r3, #512	; 0x200
 8022e7a:	e00f      	b.n	8022e9c <UBLOX_DMA_IrqHandler+0x8f4>
 8022e7c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8022e80:	e00c      	b.n	8022e9c <UBLOX_DMA_IrqHandler+0x8f4>
 8022e82:	f44f 7300 	mov.w	r3, #512	; 0x200
 8022e86:	e009      	b.n	8022e9c <UBLOX_DMA_IrqHandler+0x8f4>
 8022e88:	f44f 7300 	mov.w	r3, #512	; 0x200
 8022e8c:	e006      	b.n	8022e9c <UBLOX_DMA_IrqHandler+0x8f4>
 8022e8e:	2308      	movs	r3, #8
 8022e90:	e004      	b.n	8022e9c <UBLOX_DMA_IrqHandler+0x8f4>
 8022e92:	2308      	movs	r3, #8
 8022e94:	e002      	b.n	8022e9c <UBLOX_DMA_IrqHandler+0x8f4>
 8022e96:	2308      	movs	r3, #8
 8022e98:	e000      	b.n	8022e9c <UBLOX_DMA_IrqHandler+0x8f4>
 8022e9a:	2308      	movs	r3, #8
 8022e9c:	4a63      	ldr	r2, [pc, #396]	; (802302c <UBLOX_DMA_IrqHandler+0xa84>)
 8022e9e:	6093      	str	r3, [r2, #8]
 8022ea0:	e0e9      	b.n	8023076 <UBLOX_DMA_IrqHandler+0xace>
 8022ea2:	4b63      	ldr	r3, [pc, #396]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022ea4:	681b      	ldr	r3, [r3, #0]
 8022ea6:	461a      	mov	r2, r3
 8022ea8:	4b6f      	ldr	r3, [pc, #444]	; (8023068 <UBLOX_DMA_IrqHandler+0xac0>)
 8022eaa:	429a      	cmp	r2, r3
 8022eac:	d960      	bls.n	8022f70 <UBLOX_DMA_IrqHandler+0x9c8>
 8022eae:	4b60      	ldr	r3, [pc, #384]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022eb0:	681b      	ldr	r3, [r3, #0]
 8022eb2:	4a61      	ldr	r2, [pc, #388]	; (8023038 <UBLOX_DMA_IrqHandler+0xa90>)
 8022eb4:	4293      	cmp	r3, r2
 8022eb6:	d057      	beq.n	8022f68 <UBLOX_DMA_IrqHandler+0x9c0>
 8022eb8:	4b5d      	ldr	r3, [pc, #372]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022eba:	681b      	ldr	r3, [r3, #0]
 8022ebc:	4a5f      	ldr	r2, [pc, #380]	; (802303c <UBLOX_DMA_IrqHandler+0xa94>)
 8022ebe:	4293      	cmp	r3, r2
 8022ec0:	d050      	beq.n	8022f64 <UBLOX_DMA_IrqHandler+0x9bc>
 8022ec2:	4b5b      	ldr	r3, [pc, #364]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022ec4:	681b      	ldr	r3, [r3, #0]
 8022ec6:	4a5e      	ldr	r2, [pc, #376]	; (8023040 <UBLOX_DMA_IrqHandler+0xa98>)
 8022ec8:	4293      	cmp	r3, r2
 8022eca:	d049      	beq.n	8022f60 <UBLOX_DMA_IrqHandler+0x9b8>
 8022ecc:	4b58      	ldr	r3, [pc, #352]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022ece:	681b      	ldr	r3, [r3, #0]
 8022ed0:	4a5c      	ldr	r2, [pc, #368]	; (8023044 <UBLOX_DMA_IrqHandler+0xa9c>)
 8022ed2:	4293      	cmp	r3, r2
 8022ed4:	d042      	beq.n	8022f5c <UBLOX_DMA_IrqHandler+0x9b4>
 8022ed6:	4b56      	ldr	r3, [pc, #344]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022ed8:	681b      	ldr	r3, [r3, #0]
 8022eda:	4a5b      	ldr	r2, [pc, #364]	; (8023048 <UBLOX_DMA_IrqHandler+0xaa0>)
 8022edc:	4293      	cmp	r3, r2
 8022ede:	d03a      	beq.n	8022f56 <UBLOX_DMA_IrqHandler+0x9ae>
 8022ee0:	4b53      	ldr	r3, [pc, #332]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022ee2:	681b      	ldr	r3, [r3, #0]
 8022ee4:	4a59      	ldr	r2, [pc, #356]	; (802304c <UBLOX_DMA_IrqHandler+0xaa4>)
 8022ee6:	4293      	cmp	r3, r2
 8022ee8:	d032      	beq.n	8022f50 <UBLOX_DMA_IrqHandler+0x9a8>
 8022eea:	4b51      	ldr	r3, [pc, #324]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022eec:	681b      	ldr	r3, [r3, #0]
 8022eee:	4a58      	ldr	r2, [pc, #352]	; (8023050 <UBLOX_DMA_IrqHandler+0xaa8>)
 8022ef0:	4293      	cmp	r3, r2
 8022ef2:	d02a      	beq.n	8022f4a <UBLOX_DMA_IrqHandler+0x9a2>
 8022ef4:	4b4e      	ldr	r3, [pc, #312]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022ef6:	681b      	ldr	r3, [r3, #0]
 8022ef8:	4a56      	ldr	r2, [pc, #344]	; (8023054 <UBLOX_DMA_IrqHandler+0xaac>)
 8022efa:	4293      	cmp	r3, r2
 8022efc:	d022      	beq.n	8022f44 <UBLOX_DMA_IrqHandler+0x99c>
 8022efe:	4b4c      	ldr	r3, [pc, #304]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022f00:	681b      	ldr	r3, [r3, #0]
 8022f02:	4a55      	ldr	r2, [pc, #340]	; (8023058 <UBLOX_DMA_IrqHandler+0xab0>)
 8022f04:	4293      	cmp	r3, r2
 8022f06:	d01a      	beq.n	8022f3e <UBLOX_DMA_IrqHandler+0x996>
 8022f08:	4b49      	ldr	r3, [pc, #292]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022f0a:	681b      	ldr	r3, [r3, #0]
 8022f0c:	4a53      	ldr	r2, [pc, #332]	; (802305c <UBLOX_DMA_IrqHandler+0xab4>)
 8022f0e:	4293      	cmp	r3, r2
 8022f10:	d012      	beq.n	8022f38 <UBLOX_DMA_IrqHandler+0x990>
 8022f12:	4b47      	ldr	r3, [pc, #284]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022f14:	681b      	ldr	r3, [r3, #0]
 8022f16:	4a52      	ldr	r2, [pc, #328]	; (8023060 <UBLOX_DMA_IrqHandler+0xab8>)
 8022f18:	4293      	cmp	r3, r2
 8022f1a:	d00a      	beq.n	8022f32 <UBLOX_DMA_IrqHandler+0x98a>
 8022f1c:	4b44      	ldr	r3, [pc, #272]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022f1e:	681b      	ldr	r3, [r3, #0]
 8022f20:	4a50      	ldr	r2, [pc, #320]	; (8023064 <UBLOX_DMA_IrqHandler+0xabc>)
 8022f22:	4293      	cmp	r3, r2
 8022f24:	d102      	bne.n	8022f2c <UBLOX_DMA_IrqHandler+0x984>
 8022f26:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8022f2a:	e01e      	b.n	8022f6a <UBLOX_DMA_IrqHandler+0x9c2>
 8022f2c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8022f30:	e01b      	b.n	8022f6a <UBLOX_DMA_IrqHandler+0x9c2>
 8022f32:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8022f36:	e018      	b.n	8022f6a <UBLOX_DMA_IrqHandler+0x9c2>
 8022f38:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8022f3c:	e015      	b.n	8022f6a <UBLOX_DMA_IrqHandler+0x9c2>
 8022f3e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8022f42:	e012      	b.n	8022f6a <UBLOX_DMA_IrqHandler+0x9c2>
 8022f44:	f44f 7300 	mov.w	r3, #512	; 0x200
 8022f48:	e00f      	b.n	8022f6a <UBLOX_DMA_IrqHandler+0x9c2>
 8022f4a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8022f4e:	e00c      	b.n	8022f6a <UBLOX_DMA_IrqHandler+0x9c2>
 8022f50:	f44f 7300 	mov.w	r3, #512	; 0x200
 8022f54:	e009      	b.n	8022f6a <UBLOX_DMA_IrqHandler+0x9c2>
 8022f56:	f44f 7300 	mov.w	r3, #512	; 0x200
 8022f5a:	e006      	b.n	8022f6a <UBLOX_DMA_IrqHandler+0x9c2>
 8022f5c:	2308      	movs	r3, #8
 8022f5e:	e004      	b.n	8022f6a <UBLOX_DMA_IrqHandler+0x9c2>
 8022f60:	2308      	movs	r3, #8
 8022f62:	e002      	b.n	8022f6a <UBLOX_DMA_IrqHandler+0x9c2>
 8022f64:	2308      	movs	r3, #8
 8022f66:	e000      	b.n	8022f6a <UBLOX_DMA_IrqHandler+0x9c2>
 8022f68:	2308      	movs	r3, #8
 8022f6a:	4a40      	ldr	r2, [pc, #256]	; (802306c <UBLOX_DMA_IrqHandler+0xac4>)
 8022f6c:	60d3      	str	r3, [r2, #12]
 8022f6e:	e082      	b.n	8023076 <UBLOX_DMA_IrqHandler+0xace>
 8022f70:	4b2f      	ldr	r3, [pc, #188]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022f72:	681b      	ldr	r3, [r3, #0]
 8022f74:	4a30      	ldr	r2, [pc, #192]	; (8023038 <UBLOX_DMA_IrqHandler+0xa90>)
 8022f76:	4293      	cmp	r3, r2
 8022f78:	d07a      	beq.n	8023070 <UBLOX_DMA_IrqHandler+0xac8>
 8022f7a:	4b2d      	ldr	r3, [pc, #180]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022f7c:	681b      	ldr	r3, [r3, #0]
 8022f7e:	4a2f      	ldr	r2, [pc, #188]	; (802303c <UBLOX_DMA_IrqHandler+0xa94>)
 8022f80:	4293      	cmp	r3, r2
 8022f82:	d050      	beq.n	8023026 <UBLOX_DMA_IrqHandler+0xa7e>
 8022f84:	4b2a      	ldr	r3, [pc, #168]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022f86:	681b      	ldr	r3, [r3, #0]
 8022f88:	4a2d      	ldr	r2, [pc, #180]	; (8023040 <UBLOX_DMA_IrqHandler+0xa98>)
 8022f8a:	4293      	cmp	r3, r2
 8022f8c:	d049      	beq.n	8023022 <UBLOX_DMA_IrqHandler+0xa7a>
 8022f8e:	4b28      	ldr	r3, [pc, #160]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022f90:	681b      	ldr	r3, [r3, #0]
 8022f92:	4a2c      	ldr	r2, [pc, #176]	; (8023044 <UBLOX_DMA_IrqHandler+0xa9c>)
 8022f94:	4293      	cmp	r3, r2
 8022f96:	d042      	beq.n	802301e <UBLOX_DMA_IrqHandler+0xa76>
 8022f98:	4b25      	ldr	r3, [pc, #148]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022f9a:	681b      	ldr	r3, [r3, #0]
 8022f9c:	4a2a      	ldr	r2, [pc, #168]	; (8023048 <UBLOX_DMA_IrqHandler+0xaa0>)
 8022f9e:	4293      	cmp	r3, r2
 8022fa0:	d03a      	beq.n	8023018 <UBLOX_DMA_IrqHandler+0xa70>
 8022fa2:	4b23      	ldr	r3, [pc, #140]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022fa4:	681b      	ldr	r3, [r3, #0]
 8022fa6:	4a29      	ldr	r2, [pc, #164]	; (802304c <UBLOX_DMA_IrqHandler+0xaa4>)
 8022fa8:	4293      	cmp	r3, r2
 8022faa:	d032      	beq.n	8023012 <UBLOX_DMA_IrqHandler+0xa6a>
 8022fac:	4b20      	ldr	r3, [pc, #128]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022fae:	681b      	ldr	r3, [r3, #0]
 8022fb0:	4a27      	ldr	r2, [pc, #156]	; (8023050 <UBLOX_DMA_IrqHandler+0xaa8>)
 8022fb2:	4293      	cmp	r3, r2
 8022fb4:	d02a      	beq.n	802300c <UBLOX_DMA_IrqHandler+0xa64>
 8022fb6:	4b1e      	ldr	r3, [pc, #120]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022fb8:	681b      	ldr	r3, [r3, #0]
 8022fba:	4a26      	ldr	r2, [pc, #152]	; (8023054 <UBLOX_DMA_IrqHandler+0xaac>)
 8022fbc:	4293      	cmp	r3, r2
 8022fbe:	d022      	beq.n	8023006 <UBLOX_DMA_IrqHandler+0xa5e>
 8022fc0:	4b1b      	ldr	r3, [pc, #108]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022fc2:	681b      	ldr	r3, [r3, #0]
 8022fc4:	4a24      	ldr	r2, [pc, #144]	; (8023058 <UBLOX_DMA_IrqHandler+0xab0>)
 8022fc6:	4293      	cmp	r3, r2
 8022fc8:	d01a      	beq.n	8023000 <UBLOX_DMA_IrqHandler+0xa58>
 8022fca:	4b19      	ldr	r3, [pc, #100]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022fcc:	681b      	ldr	r3, [r3, #0]
 8022fce:	4a23      	ldr	r2, [pc, #140]	; (802305c <UBLOX_DMA_IrqHandler+0xab4>)
 8022fd0:	4293      	cmp	r3, r2
 8022fd2:	d012      	beq.n	8022ffa <UBLOX_DMA_IrqHandler+0xa52>
 8022fd4:	4b16      	ldr	r3, [pc, #88]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022fd6:	681b      	ldr	r3, [r3, #0]
 8022fd8:	4a21      	ldr	r2, [pc, #132]	; (8023060 <UBLOX_DMA_IrqHandler+0xab8>)
 8022fda:	4293      	cmp	r3, r2
 8022fdc:	d00a      	beq.n	8022ff4 <UBLOX_DMA_IrqHandler+0xa4c>
 8022fde:	4b14      	ldr	r3, [pc, #80]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022fe0:	681b      	ldr	r3, [r3, #0]
 8022fe2:	4a20      	ldr	r2, [pc, #128]	; (8023064 <UBLOX_DMA_IrqHandler+0xabc>)
 8022fe4:	4293      	cmp	r3, r2
 8022fe6:	d102      	bne.n	8022fee <UBLOX_DMA_IrqHandler+0xa46>
 8022fe8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8022fec:	e041      	b.n	8023072 <UBLOX_DMA_IrqHandler+0xaca>
 8022fee:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8022ff2:	e03e      	b.n	8023072 <UBLOX_DMA_IrqHandler+0xaca>
 8022ff4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8022ff8:	e03b      	b.n	8023072 <UBLOX_DMA_IrqHandler+0xaca>
 8022ffa:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8022ffe:	e038      	b.n	8023072 <UBLOX_DMA_IrqHandler+0xaca>
 8023000:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8023004:	e035      	b.n	8023072 <UBLOX_DMA_IrqHandler+0xaca>
 8023006:	f44f 7300 	mov.w	r3, #512	; 0x200
 802300a:	e032      	b.n	8023072 <UBLOX_DMA_IrqHandler+0xaca>
 802300c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8023010:	e02f      	b.n	8023072 <UBLOX_DMA_IrqHandler+0xaca>
 8023012:	f44f 7300 	mov.w	r3, #512	; 0x200
 8023016:	e02c      	b.n	8023072 <UBLOX_DMA_IrqHandler+0xaca>
 8023018:	f44f 7300 	mov.w	r3, #512	; 0x200
 802301c:	e029      	b.n	8023072 <UBLOX_DMA_IrqHandler+0xaca>
 802301e:	2308      	movs	r3, #8
 8023020:	e027      	b.n	8023072 <UBLOX_DMA_IrqHandler+0xaca>
 8023022:	2308      	movs	r3, #8
 8023024:	e025      	b.n	8023072 <UBLOX_DMA_IrqHandler+0xaca>
 8023026:	2308      	movs	r3, #8
 8023028:	e023      	b.n	8023072 <UBLOX_DMA_IrqHandler+0xaca>
 802302a:	bf00      	nop
 802302c:	40026400 	.word	0x40026400
 8023030:	2000847c 	.word	0x2000847c
 8023034:	400260b8 	.word	0x400260b8
 8023038:	40026010 	.word	0x40026010
 802303c:	40026410 	.word	0x40026410
 8023040:	40026070 	.word	0x40026070
 8023044:	40026470 	.word	0x40026470
 8023048:	40026028 	.word	0x40026028
 802304c:	40026428 	.word	0x40026428
 8023050:	40026088 	.word	0x40026088
 8023054:	40026488 	.word	0x40026488
 8023058:	40026040 	.word	0x40026040
 802305c:	40026440 	.word	0x40026440
 8023060:	400260a0 	.word	0x400260a0
 8023064:	400264a0 	.word	0x400264a0
 8023068:	40026058 	.word	0x40026058
 802306c:	40026000 	.word	0x40026000
 8023070:	2308      	movs	r3, #8
 8023072:	4a96      	ldr	r2, [pc, #600]	; (80232cc <UBLOX_DMA_IrqHandler+0xd24>)
 8023074:	6093      	str	r3, [r2, #8]
        __HAL_DMA_CLEAR_FLAG(&hdma_usart2_rx, __HAL_DMA_GET_FE_FLAG_INDEX(&hdma_usart2_rx));
 8023076:	4b96      	ldr	r3, [pc, #600]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 8023078:	681b      	ldr	r3, [r3, #0]
 802307a:	461a      	mov	r2, r3
 802307c:	4b95      	ldr	r3, [pc, #596]	; (80232d4 <UBLOX_DMA_IrqHandler+0xd2c>)
 802307e:	429a      	cmp	r2, r3
 8023080:	d95c      	bls.n	802313c <UBLOX_DMA_IrqHandler+0xb94>
 8023082:	4b93      	ldr	r3, [pc, #588]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 8023084:	681b      	ldr	r3, [r3, #0]
 8023086:	4a94      	ldr	r2, [pc, #592]	; (80232d8 <UBLOX_DMA_IrqHandler+0xd30>)
 8023088:	4293      	cmp	r3, r2
 802308a:	d053      	beq.n	8023134 <UBLOX_DMA_IrqHandler+0xb8c>
 802308c:	4b90      	ldr	r3, [pc, #576]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 802308e:	681b      	ldr	r3, [r3, #0]
 8023090:	4a92      	ldr	r2, [pc, #584]	; (80232dc <UBLOX_DMA_IrqHandler+0xd34>)
 8023092:	4293      	cmp	r3, r2
 8023094:	d04c      	beq.n	8023130 <UBLOX_DMA_IrqHandler+0xb88>
 8023096:	4b8e      	ldr	r3, [pc, #568]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 8023098:	681b      	ldr	r3, [r3, #0]
 802309a:	4a91      	ldr	r2, [pc, #580]	; (80232e0 <UBLOX_DMA_IrqHandler+0xd38>)
 802309c:	4293      	cmp	r3, r2
 802309e:	d045      	beq.n	802312c <UBLOX_DMA_IrqHandler+0xb84>
 80230a0:	4b8b      	ldr	r3, [pc, #556]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 80230a2:	681b      	ldr	r3, [r3, #0]
 80230a4:	4a8f      	ldr	r2, [pc, #572]	; (80232e4 <UBLOX_DMA_IrqHandler+0xd3c>)
 80230a6:	4293      	cmp	r3, r2
 80230a8:	d03e      	beq.n	8023128 <UBLOX_DMA_IrqHandler+0xb80>
 80230aa:	4b89      	ldr	r3, [pc, #548]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 80230ac:	681b      	ldr	r3, [r3, #0]
 80230ae:	4a8e      	ldr	r2, [pc, #568]	; (80232e8 <UBLOX_DMA_IrqHandler+0xd40>)
 80230b0:	4293      	cmp	r3, r2
 80230b2:	d037      	beq.n	8023124 <UBLOX_DMA_IrqHandler+0xb7c>
 80230b4:	4b86      	ldr	r3, [pc, #536]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 80230b6:	681b      	ldr	r3, [r3, #0]
 80230b8:	4a8c      	ldr	r2, [pc, #560]	; (80232ec <UBLOX_DMA_IrqHandler+0xd44>)
 80230ba:	4293      	cmp	r3, r2
 80230bc:	d030      	beq.n	8023120 <UBLOX_DMA_IrqHandler+0xb78>
 80230be:	4b84      	ldr	r3, [pc, #528]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 80230c0:	681b      	ldr	r3, [r3, #0]
 80230c2:	4a8b      	ldr	r2, [pc, #556]	; (80232f0 <UBLOX_DMA_IrqHandler+0xd48>)
 80230c4:	4293      	cmp	r3, r2
 80230c6:	d029      	beq.n	802311c <UBLOX_DMA_IrqHandler+0xb74>
 80230c8:	4b81      	ldr	r3, [pc, #516]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 80230ca:	681b      	ldr	r3, [r3, #0]
 80230cc:	4a89      	ldr	r2, [pc, #548]	; (80232f4 <UBLOX_DMA_IrqHandler+0xd4c>)
 80230ce:	4293      	cmp	r3, r2
 80230d0:	d022      	beq.n	8023118 <UBLOX_DMA_IrqHandler+0xb70>
 80230d2:	4b7f      	ldr	r3, [pc, #508]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 80230d4:	681b      	ldr	r3, [r3, #0]
 80230d6:	4a88      	ldr	r2, [pc, #544]	; (80232f8 <UBLOX_DMA_IrqHandler+0xd50>)
 80230d8:	4293      	cmp	r3, r2
 80230da:	d01a      	beq.n	8023112 <UBLOX_DMA_IrqHandler+0xb6a>
 80230dc:	4b7c      	ldr	r3, [pc, #496]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 80230de:	681b      	ldr	r3, [r3, #0]
 80230e0:	4a86      	ldr	r2, [pc, #536]	; (80232fc <UBLOX_DMA_IrqHandler+0xd54>)
 80230e2:	4293      	cmp	r3, r2
 80230e4:	d012      	beq.n	802310c <UBLOX_DMA_IrqHandler+0xb64>
 80230e6:	4b7a      	ldr	r3, [pc, #488]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 80230e8:	681b      	ldr	r3, [r3, #0]
 80230ea:	4a85      	ldr	r2, [pc, #532]	; (8023300 <UBLOX_DMA_IrqHandler+0xd58>)
 80230ec:	4293      	cmp	r3, r2
 80230ee:	d00a      	beq.n	8023106 <UBLOX_DMA_IrqHandler+0xb5e>
 80230f0:	4b77      	ldr	r3, [pc, #476]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 80230f2:	681b      	ldr	r3, [r3, #0]
 80230f4:	4a83      	ldr	r2, [pc, #524]	; (8023304 <UBLOX_DMA_IrqHandler+0xd5c>)
 80230f6:	4293      	cmp	r3, r2
 80230f8:	d102      	bne.n	8023100 <UBLOX_DMA_IrqHandler+0xb58>
 80230fa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80230fe:	e01a      	b.n	8023136 <UBLOX_DMA_IrqHandler+0xb8e>
 8023100:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8023104:	e017      	b.n	8023136 <UBLOX_DMA_IrqHandler+0xb8e>
 8023106:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 802310a:	e014      	b.n	8023136 <UBLOX_DMA_IrqHandler+0xb8e>
 802310c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8023110:	e011      	b.n	8023136 <UBLOX_DMA_IrqHandler+0xb8e>
 8023112:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8023116:	e00e      	b.n	8023136 <UBLOX_DMA_IrqHandler+0xb8e>
 8023118:	2340      	movs	r3, #64	; 0x40
 802311a:	e00c      	b.n	8023136 <UBLOX_DMA_IrqHandler+0xb8e>
 802311c:	2340      	movs	r3, #64	; 0x40
 802311e:	e00a      	b.n	8023136 <UBLOX_DMA_IrqHandler+0xb8e>
 8023120:	2340      	movs	r3, #64	; 0x40
 8023122:	e008      	b.n	8023136 <UBLOX_DMA_IrqHandler+0xb8e>
 8023124:	2340      	movs	r3, #64	; 0x40
 8023126:	e006      	b.n	8023136 <UBLOX_DMA_IrqHandler+0xb8e>
 8023128:	2301      	movs	r3, #1
 802312a:	e004      	b.n	8023136 <UBLOX_DMA_IrqHandler+0xb8e>
 802312c:	2301      	movs	r3, #1
 802312e:	e002      	b.n	8023136 <UBLOX_DMA_IrqHandler+0xb8e>
 8023130:	2301      	movs	r3, #1
 8023132:	e000      	b.n	8023136 <UBLOX_DMA_IrqHandler+0xb8e>
 8023134:	2301      	movs	r3, #1
 8023136:	4a74      	ldr	r2, [pc, #464]	; (8023308 <UBLOX_DMA_IrqHandler+0xd60>)
 8023138:	60d3      	str	r3, [r2, #12]
 802313a:	e147      	b.n	80233cc <UBLOX_DMA_IrqHandler+0xe24>
 802313c:	4b64      	ldr	r3, [pc, #400]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 802313e:	681b      	ldr	r3, [r3, #0]
 8023140:	461a      	mov	r2, r3
 8023142:	4b72      	ldr	r3, [pc, #456]	; (802330c <UBLOX_DMA_IrqHandler+0xd64>)
 8023144:	429a      	cmp	r2, r3
 8023146:	d95c      	bls.n	8023202 <UBLOX_DMA_IrqHandler+0xc5a>
 8023148:	4b61      	ldr	r3, [pc, #388]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 802314a:	681b      	ldr	r3, [r3, #0]
 802314c:	4a62      	ldr	r2, [pc, #392]	; (80232d8 <UBLOX_DMA_IrqHandler+0xd30>)
 802314e:	4293      	cmp	r3, r2
 8023150:	d053      	beq.n	80231fa <UBLOX_DMA_IrqHandler+0xc52>
 8023152:	4b5f      	ldr	r3, [pc, #380]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 8023154:	681b      	ldr	r3, [r3, #0]
 8023156:	4a61      	ldr	r2, [pc, #388]	; (80232dc <UBLOX_DMA_IrqHandler+0xd34>)
 8023158:	4293      	cmp	r3, r2
 802315a:	d04c      	beq.n	80231f6 <UBLOX_DMA_IrqHandler+0xc4e>
 802315c:	4b5c      	ldr	r3, [pc, #368]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 802315e:	681b      	ldr	r3, [r3, #0]
 8023160:	4a5f      	ldr	r2, [pc, #380]	; (80232e0 <UBLOX_DMA_IrqHandler+0xd38>)
 8023162:	4293      	cmp	r3, r2
 8023164:	d045      	beq.n	80231f2 <UBLOX_DMA_IrqHandler+0xc4a>
 8023166:	4b5a      	ldr	r3, [pc, #360]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 8023168:	681b      	ldr	r3, [r3, #0]
 802316a:	4a5e      	ldr	r2, [pc, #376]	; (80232e4 <UBLOX_DMA_IrqHandler+0xd3c>)
 802316c:	4293      	cmp	r3, r2
 802316e:	d03e      	beq.n	80231ee <UBLOX_DMA_IrqHandler+0xc46>
 8023170:	4b57      	ldr	r3, [pc, #348]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 8023172:	681b      	ldr	r3, [r3, #0]
 8023174:	4a5c      	ldr	r2, [pc, #368]	; (80232e8 <UBLOX_DMA_IrqHandler+0xd40>)
 8023176:	4293      	cmp	r3, r2
 8023178:	d037      	beq.n	80231ea <UBLOX_DMA_IrqHandler+0xc42>
 802317a:	4b55      	ldr	r3, [pc, #340]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 802317c:	681b      	ldr	r3, [r3, #0]
 802317e:	4a5b      	ldr	r2, [pc, #364]	; (80232ec <UBLOX_DMA_IrqHandler+0xd44>)
 8023180:	4293      	cmp	r3, r2
 8023182:	d030      	beq.n	80231e6 <UBLOX_DMA_IrqHandler+0xc3e>
 8023184:	4b52      	ldr	r3, [pc, #328]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 8023186:	681b      	ldr	r3, [r3, #0]
 8023188:	4a59      	ldr	r2, [pc, #356]	; (80232f0 <UBLOX_DMA_IrqHandler+0xd48>)
 802318a:	4293      	cmp	r3, r2
 802318c:	d029      	beq.n	80231e2 <UBLOX_DMA_IrqHandler+0xc3a>
 802318e:	4b50      	ldr	r3, [pc, #320]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 8023190:	681b      	ldr	r3, [r3, #0]
 8023192:	4a58      	ldr	r2, [pc, #352]	; (80232f4 <UBLOX_DMA_IrqHandler+0xd4c>)
 8023194:	4293      	cmp	r3, r2
 8023196:	d022      	beq.n	80231de <UBLOX_DMA_IrqHandler+0xc36>
 8023198:	4b4d      	ldr	r3, [pc, #308]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 802319a:	681b      	ldr	r3, [r3, #0]
 802319c:	4a56      	ldr	r2, [pc, #344]	; (80232f8 <UBLOX_DMA_IrqHandler+0xd50>)
 802319e:	4293      	cmp	r3, r2
 80231a0:	d01a      	beq.n	80231d8 <UBLOX_DMA_IrqHandler+0xc30>
 80231a2:	4b4b      	ldr	r3, [pc, #300]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 80231a4:	681b      	ldr	r3, [r3, #0]
 80231a6:	4a55      	ldr	r2, [pc, #340]	; (80232fc <UBLOX_DMA_IrqHandler+0xd54>)
 80231a8:	4293      	cmp	r3, r2
 80231aa:	d012      	beq.n	80231d2 <UBLOX_DMA_IrqHandler+0xc2a>
 80231ac:	4b48      	ldr	r3, [pc, #288]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 80231ae:	681b      	ldr	r3, [r3, #0]
 80231b0:	4a53      	ldr	r2, [pc, #332]	; (8023300 <UBLOX_DMA_IrqHandler+0xd58>)
 80231b2:	4293      	cmp	r3, r2
 80231b4:	d00a      	beq.n	80231cc <UBLOX_DMA_IrqHandler+0xc24>
 80231b6:	4b46      	ldr	r3, [pc, #280]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 80231b8:	681b      	ldr	r3, [r3, #0]
 80231ba:	4a52      	ldr	r2, [pc, #328]	; (8023304 <UBLOX_DMA_IrqHandler+0xd5c>)
 80231bc:	4293      	cmp	r3, r2
 80231be:	d102      	bne.n	80231c6 <UBLOX_DMA_IrqHandler+0xc1e>
 80231c0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80231c4:	e01a      	b.n	80231fc <UBLOX_DMA_IrqHandler+0xc54>
 80231c6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80231ca:	e017      	b.n	80231fc <UBLOX_DMA_IrqHandler+0xc54>
 80231cc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80231d0:	e014      	b.n	80231fc <UBLOX_DMA_IrqHandler+0xc54>
 80231d2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80231d6:	e011      	b.n	80231fc <UBLOX_DMA_IrqHandler+0xc54>
 80231d8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80231dc:	e00e      	b.n	80231fc <UBLOX_DMA_IrqHandler+0xc54>
 80231de:	2340      	movs	r3, #64	; 0x40
 80231e0:	e00c      	b.n	80231fc <UBLOX_DMA_IrqHandler+0xc54>
 80231e2:	2340      	movs	r3, #64	; 0x40
 80231e4:	e00a      	b.n	80231fc <UBLOX_DMA_IrqHandler+0xc54>
 80231e6:	2340      	movs	r3, #64	; 0x40
 80231e8:	e008      	b.n	80231fc <UBLOX_DMA_IrqHandler+0xc54>
 80231ea:	2340      	movs	r3, #64	; 0x40
 80231ec:	e006      	b.n	80231fc <UBLOX_DMA_IrqHandler+0xc54>
 80231ee:	2301      	movs	r3, #1
 80231f0:	e004      	b.n	80231fc <UBLOX_DMA_IrqHandler+0xc54>
 80231f2:	2301      	movs	r3, #1
 80231f4:	e002      	b.n	80231fc <UBLOX_DMA_IrqHandler+0xc54>
 80231f6:	2301      	movs	r3, #1
 80231f8:	e000      	b.n	80231fc <UBLOX_DMA_IrqHandler+0xc54>
 80231fa:	2301      	movs	r3, #1
 80231fc:	4a42      	ldr	r2, [pc, #264]	; (8023308 <UBLOX_DMA_IrqHandler+0xd60>)
 80231fe:	6093      	str	r3, [r2, #8]
 8023200:	e0e4      	b.n	80233cc <UBLOX_DMA_IrqHandler+0xe24>
 8023202:	4b33      	ldr	r3, [pc, #204]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 8023204:	681b      	ldr	r3, [r3, #0]
 8023206:	461a      	mov	r2, r3
 8023208:	4b41      	ldr	r3, [pc, #260]	; (8023310 <UBLOX_DMA_IrqHandler+0xd68>)
 802320a:	429a      	cmp	r2, r3
 802320c:	f240 8082 	bls.w	8023314 <UBLOX_DMA_IrqHandler+0xd6c>
 8023210:	4b2f      	ldr	r3, [pc, #188]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 8023212:	681b      	ldr	r3, [r3, #0]
 8023214:	4a30      	ldr	r2, [pc, #192]	; (80232d8 <UBLOX_DMA_IrqHandler+0xd30>)
 8023216:	4293      	cmp	r3, r2
 8023218:	d053      	beq.n	80232c2 <UBLOX_DMA_IrqHandler+0xd1a>
 802321a:	4b2d      	ldr	r3, [pc, #180]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 802321c:	681b      	ldr	r3, [r3, #0]
 802321e:	4a2f      	ldr	r2, [pc, #188]	; (80232dc <UBLOX_DMA_IrqHandler+0xd34>)
 8023220:	4293      	cmp	r3, r2
 8023222:	d04c      	beq.n	80232be <UBLOX_DMA_IrqHandler+0xd16>
 8023224:	4b2a      	ldr	r3, [pc, #168]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 8023226:	681b      	ldr	r3, [r3, #0]
 8023228:	4a2d      	ldr	r2, [pc, #180]	; (80232e0 <UBLOX_DMA_IrqHandler+0xd38>)
 802322a:	4293      	cmp	r3, r2
 802322c:	d045      	beq.n	80232ba <UBLOX_DMA_IrqHandler+0xd12>
 802322e:	4b28      	ldr	r3, [pc, #160]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 8023230:	681b      	ldr	r3, [r3, #0]
 8023232:	4a2c      	ldr	r2, [pc, #176]	; (80232e4 <UBLOX_DMA_IrqHandler+0xd3c>)
 8023234:	4293      	cmp	r3, r2
 8023236:	d03e      	beq.n	80232b6 <UBLOX_DMA_IrqHandler+0xd0e>
 8023238:	4b25      	ldr	r3, [pc, #148]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 802323a:	681b      	ldr	r3, [r3, #0]
 802323c:	4a2a      	ldr	r2, [pc, #168]	; (80232e8 <UBLOX_DMA_IrqHandler+0xd40>)
 802323e:	4293      	cmp	r3, r2
 8023240:	d037      	beq.n	80232b2 <UBLOX_DMA_IrqHandler+0xd0a>
 8023242:	4b23      	ldr	r3, [pc, #140]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 8023244:	681b      	ldr	r3, [r3, #0]
 8023246:	4a29      	ldr	r2, [pc, #164]	; (80232ec <UBLOX_DMA_IrqHandler+0xd44>)
 8023248:	4293      	cmp	r3, r2
 802324a:	d030      	beq.n	80232ae <UBLOX_DMA_IrqHandler+0xd06>
 802324c:	4b20      	ldr	r3, [pc, #128]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 802324e:	681b      	ldr	r3, [r3, #0]
 8023250:	4a27      	ldr	r2, [pc, #156]	; (80232f0 <UBLOX_DMA_IrqHandler+0xd48>)
 8023252:	4293      	cmp	r3, r2
 8023254:	d029      	beq.n	80232aa <UBLOX_DMA_IrqHandler+0xd02>
 8023256:	4b1e      	ldr	r3, [pc, #120]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 8023258:	681b      	ldr	r3, [r3, #0]
 802325a:	4a26      	ldr	r2, [pc, #152]	; (80232f4 <UBLOX_DMA_IrqHandler+0xd4c>)
 802325c:	4293      	cmp	r3, r2
 802325e:	d022      	beq.n	80232a6 <UBLOX_DMA_IrqHandler+0xcfe>
 8023260:	4b1b      	ldr	r3, [pc, #108]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 8023262:	681b      	ldr	r3, [r3, #0]
 8023264:	4a24      	ldr	r2, [pc, #144]	; (80232f8 <UBLOX_DMA_IrqHandler+0xd50>)
 8023266:	4293      	cmp	r3, r2
 8023268:	d01a      	beq.n	80232a0 <UBLOX_DMA_IrqHandler+0xcf8>
 802326a:	4b19      	ldr	r3, [pc, #100]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 802326c:	681b      	ldr	r3, [r3, #0]
 802326e:	4a23      	ldr	r2, [pc, #140]	; (80232fc <UBLOX_DMA_IrqHandler+0xd54>)
 8023270:	4293      	cmp	r3, r2
 8023272:	d012      	beq.n	802329a <UBLOX_DMA_IrqHandler+0xcf2>
 8023274:	4b16      	ldr	r3, [pc, #88]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 8023276:	681b      	ldr	r3, [r3, #0]
 8023278:	4a21      	ldr	r2, [pc, #132]	; (8023300 <UBLOX_DMA_IrqHandler+0xd58>)
 802327a:	4293      	cmp	r3, r2
 802327c:	d00a      	beq.n	8023294 <UBLOX_DMA_IrqHandler+0xcec>
 802327e:	4b14      	ldr	r3, [pc, #80]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 8023280:	681b      	ldr	r3, [r3, #0]
 8023282:	4a20      	ldr	r2, [pc, #128]	; (8023304 <UBLOX_DMA_IrqHandler+0xd5c>)
 8023284:	4293      	cmp	r3, r2
 8023286:	d102      	bne.n	802328e <UBLOX_DMA_IrqHandler+0xce6>
 8023288:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 802328c:	e01a      	b.n	80232c4 <UBLOX_DMA_IrqHandler+0xd1c>
 802328e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8023292:	e017      	b.n	80232c4 <UBLOX_DMA_IrqHandler+0xd1c>
 8023294:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8023298:	e014      	b.n	80232c4 <UBLOX_DMA_IrqHandler+0xd1c>
 802329a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 802329e:	e011      	b.n	80232c4 <UBLOX_DMA_IrqHandler+0xd1c>
 80232a0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80232a4:	e00e      	b.n	80232c4 <UBLOX_DMA_IrqHandler+0xd1c>
 80232a6:	2340      	movs	r3, #64	; 0x40
 80232a8:	e00c      	b.n	80232c4 <UBLOX_DMA_IrqHandler+0xd1c>
 80232aa:	2340      	movs	r3, #64	; 0x40
 80232ac:	e00a      	b.n	80232c4 <UBLOX_DMA_IrqHandler+0xd1c>
 80232ae:	2340      	movs	r3, #64	; 0x40
 80232b0:	e008      	b.n	80232c4 <UBLOX_DMA_IrqHandler+0xd1c>
 80232b2:	2340      	movs	r3, #64	; 0x40
 80232b4:	e006      	b.n	80232c4 <UBLOX_DMA_IrqHandler+0xd1c>
 80232b6:	2301      	movs	r3, #1
 80232b8:	e004      	b.n	80232c4 <UBLOX_DMA_IrqHandler+0xd1c>
 80232ba:	2301      	movs	r3, #1
 80232bc:	e002      	b.n	80232c4 <UBLOX_DMA_IrqHandler+0xd1c>
 80232be:	2301      	movs	r3, #1
 80232c0:	e000      	b.n	80232c4 <UBLOX_DMA_IrqHandler+0xd1c>
 80232c2:	2301      	movs	r3, #1
 80232c4:	4a01      	ldr	r2, [pc, #4]	; (80232cc <UBLOX_DMA_IrqHandler+0xd24>)
 80232c6:	60d3      	str	r3, [r2, #12]
 80232c8:	e080      	b.n	80233cc <UBLOX_DMA_IrqHandler+0xe24>
 80232ca:	bf00      	nop
 80232cc:	40026000 	.word	0x40026000
 80232d0:	2000847c 	.word	0x2000847c
 80232d4:	40026458 	.word	0x40026458
 80232d8:	40026010 	.word	0x40026010
 80232dc:	40026410 	.word	0x40026410
 80232e0:	40026070 	.word	0x40026070
 80232e4:	40026470 	.word	0x40026470
 80232e8:	40026028 	.word	0x40026028
 80232ec:	40026428 	.word	0x40026428
 80232f0:	40026088 	.word	0x40026088
 80232f4:	40026488 	.word	0x40026488
 80232f8:	40026040 	.word	0x40026040
 80232fc:	40026440 	.word	0x40026440
 8023300:	400260a0 	.word	0x400260a0
 8023304:	400264a0 	.word	0x400264a0
 8023308:	40026400 	.word	0x40026400
 802330c:	400260b8 	.word	0x400260b8
 8023310:	40026058 	.word	0x40026058
 8023314:	4b95      	ldr	r3, [pc, #596]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 8023316:	681b      	ldr	r3, [r3, #0]
 8023318:	4a95      	ldr	r2, [pc, #596]	; (8023570 <UBLOX_DMA_IrqHandler+0xfc8>)
 802331a:	4293      	cmp	r3, r2
 802331c:	d053      	beq.n	80233c6 <UBLOX_DMA_IrqHandler+0xe1e>
 802331e:	4b93      	ldr	r3, [pc, #588]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 8023320:	681b      	ldr	r3, [r3, #0]
 8023322:	4a94      	ldr	r2, [pc, #592]	; (8023574 <UBLOX_DMA_IrqHandler+0xfcc>)
 8023324:	4293      	cmp	r3, r2
 8023326:	d04c      	beq.n	80233c2 <UBLOX_DMA_IrqHandler+0xe1a>
 8023328:	4b90      	ldr	r3, [pc, #576]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 802332a:	681b      	ldr	r3, [r3, #0]
 802332c:	4a92      	ldr	r2, [pc, #584]	; (8023578 <UBLOX_DMA_IrqHandler+0xfd0>)
 802332e:	4293      	cmp	r3, r2
 8023330:	d045      	beq.n	80233be <UBLOX_DMA_IrqHandler+0xe16>
 8023332:	4b8e      	ldr	r3, [pc, #568]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 8023334:	681b      	ldr	r3, [r3, #0]
 8023336:	4a91      	ldr	r2, [pc, #580]	; (802357c <UBLOX_DMA_IrqHandler+0xfd4>)
 8023338:	4293      	cmp	r3, r2
 802333a:	d03e      	beq.n	80233ba <UBLOX_DMA_IrqHandler+0xe12>
 802333c:	4b8b      	ldr	r3, [pc, #556]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 802333e:	681b      	ldr	r3, [r3, #0]
 8023340:	4a8f      	ldr	r2, [pc, #572]	; (8023580 <UBLOX_DMA_IrqHandler+0xfd8>)
 8023342:	4293      	cmp	r3, r2
 8023344:	d037      	beq.n	80233b6 <UBLOX_DMA_IrqHandler+0xe0e>
 8023346:	4b89      	ldr	r3, [pc, #548]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 8023348:	681b      	ldr	r3, [r3, #0]
 802334a:	4a8e      	ldr	r2, [pc, #568]	; (8023584 <UBLOX_DMA_IrqHandler+0xfdc>)
 802334c:	4293      	cmp	r3, r2
 802334e:	d030      	beq.n	80233b2 <UBLOX_DMA_IrqHandler+0xe0a>
 8023350:	4b86      	ldr	r3, [pc, #536]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 8023352:	681b      	ldr	r3, [r3, #0]
 8023354:	4a8c      	ldr	r2, [pc, #560]	; (8023588 <UBLOX_DMA_IrqHandler+0xfe0>)
 8023356:	4293      	cmp	r3, r2
 8023358:	d029      	beq.n	80233ae <UBLOX_DMA_IrqHandler+0xe06>
 802335a:	4b84      	ldr	r3, [pc, #528]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 802335c:	681b      	ldr	r3, [r3, #0]
 802335e:	4a8b      	ldr	r2, [pc, #556]	; (802358c <UBLOX_DMA_IrqHandler+0xfe4>)
 8023360:	4293      	cmp	r3, r2
 8023362:	d022      	beq.n	80233aa <UBLOX_DMA_IrqHandler+0xe02>
 8023364:	4b81      	ldr	r3, [pc, #516]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 8023366:	681b      	ldr	r3, [r3, #0]
 8023368:	4a89      	ldr	r2, [pc, #548]	; (8023590 <UBLOX_DMA_IrqHandler+0xfe8>)
 802336a:	4293      	cmp	r3, r2
 802336c:	d01a      	beq.n	80233a4 <UBLOX_DMA_IrqHandler+0xdfc>
 802336e:	4b7f      	ldr	r3, [pc, #508]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 8023370:	681b      	ldr	r3, [r3, #0]
 8023372:	4a88      	ldr	r2, [pc, #544]	; (8023594 <UBLOX_DMA_IrqHandler+0xfec>)
 8023374:	4293      	cmp	r3, r2
 8023376:	d012      	beq.n	802339e <UBLOX_DMA_IrqHandler+0xdf6>
 8023378:	4b7c      	ldr	r3, [pc, #496]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 802337a:	681b      	ldr	r3, [r3, #0]
 802337c:	4a86      	ldr	r2, [pc, #536]	; (8023598 <UBLOX_DMA_IrqHandler+0xff0>)
 802337e:	4293      	cmp	r3, r2
 8023380:	d00a      	beq.n	8023398 <UBLOX_DMA_IrqHandler+0xdf0>
 8023382:	4b7a      	ldr	r3, [pc, #488]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 8023384:	681b      	ldr	r3, [r3, #0]
 8023386:	4a85      	ldr	r2, [pc, #532]	; (802359c <UBLOX_DMA_IrqHandler+0xff4>)
 8023388:	4293      	cmp	r3, r2
 802338a:	d102      	bne.n	8023392 <UBLOX_DMA_IrqHandler+0xdea>
 802338c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8023390:	e01a      	b.n	80233c8 <UBLOX_DMA_IrqHandler+0xe20>
 8023392:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8023396:	e017      	b.n	80233c8 <UBLOX_DMA_IrqHandler+0xe20>
 8023398:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 802339c:	e014      	b.n	80233c8 <UBLOX_DMA_IrqHandler+0xe20>
 802339e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80233a2:	e011      	b.n	80233c8 <UBLOX_DMA_IrqHandler+0xe20>
 80233a4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80233a8:	e00e      	b.n	80233c8 <UBLOX_DMA_IrqHandler+0xe20>
 80233aa:	2340      	movs	r3, #64	; 0x40
 80233ac:	e00c      	b.n	80233c8 <UBLOX_DMA_IrqHandler+0xe20>
 80233ae:	2340      	movs	r3, #64	; 0x40
 80233b0:	e00a      	b.n	80233c8 <UBLOX_DMA_IrqHandler+0xe20>
 80233b2:	2340      	movs	r3, #64	; 0x40
 80233b4:	e008      	b.n	80233c8 <UBLOX_DMA_IrqHandler+0xe20>
 80233b6:	2340      	movs	r3, #64	; 0x40
 80233b8:	e006      	b.n	80233c8 <UBLOX_DMA_IrqHandler+0xe20>
 80233ba:	2301      	movs	r3, #1
 80233bc:	e004      	b.n	80233c8 <UBLOX_DMA_IrqHandler+0xe20>
 80233be:	2301      	movs	r3, #1
 80233c0:	e002      	b.n	80233c8 <UBLOX_DMA_IrqHandler+0xe20>
 80233c2:	2301      	movs	r3, #1
 80233c4:	e000      	b.n	80233c8 <UBLOX_DMA_IrqHandler+0xe20>
 80233c6:	2301      	movs	r3, #1
 80233c8:	4a75      	ldr	r2, [pc, #468]	; (80235a0 <UBLOX_DMA_IrqHandler+0xff8>)
 80233ca:	6093      	str	r3, [r2, #8]
        __HAL_DMA_CLEAR_FLAG(&hdma_usart2_rx, __HAL_DMA_GET_DME_FLAG_INDEX(&hdma_usart2_rx));
 80233cc:	4b67      	ldr	r3, [pc, #412]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 80233ce:	681b      	ldr	r3, [r3, #0]
 80233d0:	461a      	mov	r2, r3
 80233d2:	4b74      	ldr	r3, [pc, #464]	; (80235a4 <UBLOX_DMA_IrqHandler+0xffc>)
 80233d4:	429a      	cmp	r2, r3
 80233d6:	d960      	bls.n	802349a <UBLOX_DMA_IrqHandler+0xef2>
 80233d8:	4b64      	ldr	r3, [pc, #400]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 80233da:	681b      	ldr	r3, [r3, #0]
 80233dc:	4a64      	ldr	r2, [pc, #400]	; (8023570 <UBLOX_DMA_IrqHandler+0xfc8>)
 80233de:	4293      	cmp	r3, r2
 80233e0:	d057      	beq.n	8023492 <UBLOX_DMA_IrqHandler+0xeea>
 80233e2:	4b62      	ldr	r3, [pc, #392]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 80233e4:	681b      	ldr	r3, [r3, #0]
 80233e6:	4a63      	ldr	r2, [pc, #396]	; (8023574 <UBLOX_DMA_IrqHandler+0xfcc>)
 80233e8:	4293      	cmp	r3, r2
 80233ea:	d050      	beq.n	802348e <UBLOX_DMA_IrqHandler+0xee6>
 80233ec:	4b5f      	ldr	r3, [pc, #380]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 80233ee:	681b      	ldr	r3, [r3, #0]
 80233f0:	4a61      	ldr	r2, [pc, #388]	; (8023578 <UBLOX_DMA_IrqHandler+0xfd0>)
 80233f2:	4293      	cmp	r3, r2
 80233f4:	d049      	beq.n	802348a <UBLOX_DMA_IrqHandler+0xee2>
 80233f6:	4b5d      	ldr	r3, [pc, #372]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 80233f8:	681b      	ldr	r3, [r3, #0]
 80233fa:	4a60      	ldr	r2, [pc, #384]	; (802357c <UBLOX_DMA_IrqHandler+0xfd4>)
 80233fc:	4293      	cmp	r3, r2
 80233fe:	d042      	beq.n	8023486 <UBLOX_DMA_IrqHandler+0xede>
 8023400:	4b5a      	ldr	r3, [pc, #360]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 8023402:	681b      	ldr	r3, [r3, #0]
 8023404:	4a5e      	ldr	r2, [pc, #376]	; (8023580 <UBLOX_DMA_IrqHandler+0xfd8>)
 8023406:	4293      	cmp	r3, r2
 8023408:	d03a      	beq.n	8023480 <UBLOX_DMA_IrqHandler+0xed8>
 802340a:	4b58      	ldr	r3, [pc, #352]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 802340c:	681b      	ldr	r3, [r3, #0]
 802340e:	4a5d      	ldr	r2, [pc, #372]	; (8023584 <UBLOX_DMA_IrqHandler+0xfdc>)
 8023410:	4293      	cmp	r3, r2
 8023412:	d032      	beq.n	802347a <UBLOX_DMA_IrqHandler+0xed2>
 8023414:	4b55      	ldr	r3, [pc, #340]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 8023416:	681b      	ldr	r3, [r3, #0]
 8023418:	4a5b      	ldr	r2, [pc, #364]	; (8023588 <UBLOX_DMA_IrqHandler+0xfe0>)
 802341a:	4293      	cmp	r3, r2
 802341c:	d02a      	beq.n	8023474 <UBLOX_DMA_IrqHandler+0xecc>
 802341e:	4b53      	ldr	r3, [pc, #332]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 8023420:	681b      	ldr	r3, [r3, #0]
 8023422:	4a5a      	ldr	r2, [pc, #360]	; (802358c <UBLOX_DMA_IrqHandler+0xfe4>)
 8023424:	4293      	cmp	r3, r2
 8023426:	d022      	beq.n	802346e <UBLOX_DMA_IrqHandler+0xec6>
 8023428:	4b50      	ldr	r3, [pc, #320]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 802342a:	681b      	ldr	r3, [r3, #0]
 802342c:	4a58      	ldr	r2, [pc, #352]	; (8023590 <UBLOX_DMA_IrqHandler+0xfe8>)
 802342e:	4293      	cmp	r3, r2
 8023430:	d01a      	beq.n	8023468 <UBLOX_DMA_IrqHandler+0xec0>
 8023432:	4b4e      	ldr	r3, [pc, #312]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 8023434:	681b      	ldr	r3, [r3, #0]
 8023436:	4a57      	ldr	r2, [pc, #348]	; (8023594 <UBLOX_DMA_IrqHandler+0xfec>)
 8023438:	4293      	cmp	r3, r2
 802343a:	d012      	beq.n	8023462 <UBLOX_DMA_IrqHandler+0xeba>
 802343c:	4b4b      	ldr	r3, [pc, #300]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 802343e:	681b      	ldr	r3, [r3, #0]
 8023440:	4a55      	ldr	r2, [pc, #340]	; (8023598 <UBLOX_DMA_IrqHandler+0xff0>)
 8023442:	4293      	cmp	r3, r2
 8023444:	d00a      	beq.n	802345c <UBLOX_DMA_IrqHandler+0xeb4>
 8023446:	4b49      	ldr	r3, [pc, #292]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 8023448:	681b      	ldr	r3, [r3, #0]
 802344a:	4a54      	ldr	r2, [pc, #336]	; (802359c <UBLOX_DMA_IrqHandler+0xff4>)
 802344c:	4293      	cmp	r3, r2
 802344e:	d102      	bne.n	8023456 <UBLOX_DMA_IrqHandler+0xeae>
 8023450:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8023454:	e01e      	b.n	8023494 <UBLOX_DMA_IrqHandler+0xeec>
 8023456:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 802345a:	e01b      	b.n	8023494 <UBLOX_DMA_IrqHandler+0xeec>
 802345c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8023460:	e018      	b.n	8023494 <UBLOX_DMA_IrqHandler+0xeec>
 8023462:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8023466:	e015      	b.n	8023494 <UBLOX_DMA_IrqHandler+0xeec>
 8023468:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 802346c:	e012      	b.n	8023494 <UBLOX_DMA_IrqHandler+0xeec>
 802346e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8023472:	e00f      	b.n	8023494 <UBLOX_DMA_IrqHandler+0xeec>
 8023474:	f44f 7380 	mov.w	r3, #256	; 0x100
 8023478:	e00c      	b.n	8023494 <UBLOX_DMA_IrqHandler+0xeec>
 802347a:	f44f 7380 	mov.w	r3, #256	; 0x100
 802347e:	e009      	b.n	8023494 <UBLOX_DMA_IrqHandler+0xeec>
 8023480:	f44f 7380 	mov.w	r3, #256	; 0x100
 8023484:	e006      	b.n	8023494 <UBLOX_DMA_IrqHandler+0xeec>
 8023486:	2304      	movs	r3, #4
 8023488:	e004      	b.n	8023494 <UBLOX_DMA_IrqHandler+0xeec>
 802348a:	2304      	movs	r3, #4
 802348c:	e002      	b.n	8023494 <UBLOX_DMA_IrqHandler+0xeec>
 802348e:	2304      	movs	r3, #4
 8023490:	e000      	b.n	8023494 <UBLOX_DMA_IrqHandler+0xeec>
 8023492:	2304      	movs	r3, #4
 8023494:	4a44      	ldr	r2, [pc, #272]	; (80235a8 <UBLOX_DMA_IrqHandler+0x1000>)
 8023496:	60d3      	str	r3, [r2, #12]
 8023498:	e151      	b.n	802373e <UBLOX_DMA_IrqHandler+0x1196>
 802349a:	4b34      	ldr	r3, [pc, #208]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 802349c:	681b      	ldr	r3, [r3, #0]
 802349e:	461a      	mov	r2, r3
 80234a0:	4b42      	ldr	r3, [pc, #264]	; (80235ac <UBLOX_DMA_IrqHandler+0x1004>)
 80234a2:	429a      	cmp	r2, r3
 80234a4:	f240 8084 	bls.w	80235b0 <UBLOX_DMA_IrqHandler+0x1008>
 80234a8:	4b30      	ldr	r3, [pc, #192]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 80234aa:	681b      	ldr	r3, [r3, #0]
 80234ac:	4a30      	ldr	r2, [pc, #192]	; (8023570 <UBLOX_DMA_IrqHandler+0xfc8>)
 80234ae:	4293      	cmp	r3, r2
 80234b0:	d057      	beq.n	8023562 <UBLOX_DMA_IrqHandler+0xfba>
 80234b2:	4b2e      	ldr	r3, [pc, #184]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 80234b4:	681b      	ldr	r3, [r3, #0]
 80234b6:	4a2f      	ldr	r2, [pc, #188]	; (8023574 <UBLOX_DMA_IrqHandler+0xfcc>)
 80234b8:	4293      	cmp	r3, r2
 80234ba:	d050      	beq.n	802355e <UBLOX_DMA_IrqHandler+0xfb6>
 80234bc:	4b2b      	ldr	r3, [pc, #172]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 80234be:	681b      	ldr	r3, [r3, #0]
 80234c0:	4a2d      	ldr	r2, [pc, #180]	; (8023578 <UBLOX_DMA_IrqHandler+0xfd0>)
 80234c2:	4293      	cmp	r3, r2
 80234c4:	d049      	beq.n	802355a <UBLOX_DMA_IrqHandler+0xfb2>
 80234c6:	4b29      	ldr	r3, [pc, #164]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 80234c8:	681b      	ldr	r3, [r3, #0]
 80234ca:	4a2c      	ldr	r2, [pc, #176]	; (802357c <UBLOX_DMA_IrqHandler+0xfd4>)
 80234cc:	4293      	cmp	r3, r2
 80234ce:	d042      	beq.n	8023556 <UBLOX_DMA_IrqHandler+0xfae>
 80234d0:	4b26      	ldr	r3, [pc, #152]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 80234d2:	681b      	ldr	r3, [r3, #0]
 80234d4:	4a2a      	ldr	r2, [pc, #168]	; (8023580 <UBLOX_DMA_IrqHandler+0xfd8>)
 80234d6:	4293      	cmp	r3, r2
 80234d8:	d03a      	beq.n	8023550 <UBLOX_DMA_IrqHandler+0xfa8>
 80234da:	4b24      	ldr	r3, [pc, #144]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 80234dc:	681b      	ldr	r3, [r3, #0]
 80234de:	4a29      	ldr	r2, [pc, #164]	; (8023584 <UBLOX_DMA_IrqHandler+0xfdc>)
 80234e0:	4293      	cmp	r3, r2
 80234e2:	d032      	beq.n	802354a <UBLOX_DMA_IrqHandler+0xfa2>
 80234e4:	4b21      	ldr	r3, [pc, #132]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 80234e6:	681b      	ldr	r3, [r3, #0]
 80234e8:	4a27      	ldr	r2, [pc, #156]	; (8023588 <UBLOX_DMA_IrqHandler+0xfe0>)
 80234ea:	4293      	cmp	r3, r2
 80234ec:	d02a      	beq.n	8023544 <UBLOX_DMA_IrqHandler+0xf9c>
 80234ee:	4b1f      	ldr	r3, [pc, #124]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 80234f0:	681b      	ldr	r3, [r3, #0]
 80234f2:	4a26      	ldr	r2, [pc, #152]	; (802358c <UBLOX_DMA_IrqHandler+0xfe4>)
 80234f4:	4293      	cmp	r3, r2
 80234f6:	d022      	beq.n	802353e <UBLOX_DMA_IrqHandler+0xf96>
 80234f8:	4b1c      	ldr	r3, [pc, #112]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 80234fa:	681b      	ldr	r3, [r3, #0]
 80234fc:	4a24      	ldr	r2, [pc, #144]	; (8023590 <UBLOX_DMA_IrqHandler+0xfe8>)
 80234fe:	4293      	cmp	r3, r2
 8023500:	d01a      	beq.n	8023538 <UBLOX_DMA_IrqHandler+0xf90>
 8023502:	4b1a      	ldr	r3, [pc, #104]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 8023504:	681b      	ldr	r3, [r3, #0]
 8023506:	4a23      	ldr	r2, [pc, #140]	; (8023594 <UBLOX_DMA_IrqHandler+0xfec>)
 8023508:	4293      	cmp	r3, r2
 802350a:	d012      	beq.n	8023532 <UBLOX_DMA_IrqHandler+0xf8a>
 802350c:	4b17      	ldr	r3, [pc, #92]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 802350e:	681b      	ldr	r3, [r3, #0]
 8023510:	4a21      	ldr	r2, [pc, #132]	; (8023598 <UBLOX_DMA_IrqHandler+0xff0>)
 8023512:	4293      	cmp	r3, r2
 8023514:	d00a      	beq.n	802352c <UBLOX_DMA_IrqHandler+0xf84>
 8023516:	4b15      	ldr	r3, [pc, #84]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 8023518:	681b      	ldr	r3, [r3, #0]
 802351a:	4a20      	ldr	r2, [pc, #128]	; (802359c <UBLOX_DMA_IrqHandler+0xff4>)
 802351c:	4293      	cmp	r3, r2
 802351e:	d102      	bne.n	8023526 <UBLOX_DMA_IrqHandler+0xf7e>
 8023520:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8023524:	e01e      	b.n	8023564 <UBLOX_DMA_IrqHandler+0xfbc>
 8023526:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 802352a:	e01b      	b.n	8023564 <UBLOX_DMA_IrqHandler+0xfbc>
 802352c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8023530:	e018      	b.n	8023564 <UBLOX_DMA_IrqHandler+0xfbc>
 8023532:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8023536:	e015      	b.n	8023564 <UBLOX_DMA_IrqHandler+0xfbc>
 8023538:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 802353c:	e012      	b.n	8023564 <UBLOX_DMA_IrqHandler+0xfbc>
 802353e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8023542:	e00f      	b.n	8023564 <UBLOX_DMA_IrqHandler+0xfbc>
 8023544:	f44f 7380 	mov.w	r3, #256	; 0x100
 8023548:	e00c      	b.n	8023564 <UBLOX_DMA_IrqHandler+0xfbc>
 802354a:	f44f 7380 	mov.w	r3, #256	; 0x100
 802354e:	e009      	b.n	8023564 <UBLOX_DMA_IrqHandler+0xfbc>
 8023550:	f44f 7380 	mov.w	r3, #256	; 0x100
 8023554:	e006      	b.n	8023564 <UBLOX_DMA_IrqHandler+0xfbc>
 8023556:	2304      	movs	r3, #4
 8023558:	e004      	b.n	8023564 <UBLOX_DMA_IrqHandler+0xfbc>
 802355a:	2304      	movs	r3, #4
 802355c:	e002      	b.n	8023564 <UBLOX_DMA_IrqHandler+0xfbc>
 802355e:	2304      	movs	r3, #4
 8023560:	e000      	b.n	8023564 <UBLOX_DMA_IrqHandler+0xfbc>
 8023562:	2304      	movs	r3, #4
 8023564:	4a10      	ldr	r2, [pc, #64]	; (80235a8 <UBLOX_DMA_IrqHandler+0x1000>)
 8023566:	6093      	str	r3, [r2, #8]
 8023568:	e0e9      	b.n	802373e <UBLOX_DMA_IrqHandler+0x1196>
 802356a:	bf00      	nop
 802356c:	2000847c 	.word	0x2000847c
 8023570:	40026010 	.word	0x40026010
 8023574:	40026410 	.word	0x40026410
 8023578:	40026070 	.word	0x40026070
 802357c:	40026470 	.word	0x40026470
 8023580:	40026028 	.word	0x40026028
 8023584:	40026428 	.word	0x40026428
 8023588:	40026088 	.word	0x40026088
 802358c:	40026488 	.word	0x40026488
 8023590:	40026040 	.word	0x40026040
 8023594:	40026440 	.word	0x40026440
 8023598:	400260a0 	.word	0x400260a0
 802359c:	400264a0 	.word	0x400264a0
 80235a0:	40026000 	.word	0x40026000
 80235a4:	40026458 	.word	0x40026458
 80235a8:	40026400 	.word	0x40026400
 80235ac:	400260b8 	.word	0x400260b8
 80235b0:	4b66      	ldr	r3, [pc, #408]	; (802374c <UBLOX_DMA_IrqHandler+0x11a4>)
 80235b2:	681b      	ldr	r3, [r3, #0]
 80235b4:	461a      	mov	r2, r3
 80235b6:	4b66      	ldr	r3, [pc, #408]	; (8023750 <UBLOX_DMA_IrqHandler+0x11a8>)
 80235b8:	429a      	cmp	r2, r3
 80235ba:	d960      	bls.n	802367e <UBLOX_DMA_IrqHandler+0x10d6>
 80235bc:	4b63      	ldr	r3, [pc, #396]	; (802374c <UBLOX_DMA_IrqHandler+0x11a4>)
 80235be:	681b      	ldr	r3, [r3, #0]
 80235c0:	4a64      	ldr	r2, [pc, #400]	; (8023754 <UBLOX_DMA_IrqHandler+0x11ac>)
 80235c2:	4293      	cmp	r3, r2
 80235c4:	d057      	beq.n	8023676 <UBLOX_DMA_IrqHandler+0x10ce>
 80235c6:	4b61      	ldr	r3, [pc, #388]	; (802374c <UBLOX_DMA_IrqHandler+0x11a4>)
 80235c8:	681b      	ldr	r3, [r3, #0]
 80235ca:	4a63      	ldr	r2, [pc, #396]	; (8023758 <UBLOX_DMA_IrqHandler+0x11b0>)
 80235cc:	4293      	cmp	r3, r2
 80235ce:	d050      	beq.n	8023672 <UBLOX_DMA_IrqHandler+0x10ca>
 80235d0:	4b5e      	ldr	r3, [pc, #376]	; (802374c <UBLOX_DMA_IrqHandler+0x11a4>)
 80235d2:	681b      	ldr	r3, [r3, #0]
 80235d4:	4a61      	ldr	r2, [pc, #388]	; (802375c <UBLOX_DMA_IrqHandler+0x11b4>)
 80235d6:	4293      	cmp	r3, r2
 80235d8:	d049      	beq.n	802366e <UBLOX_DMA_IrqHandler+0x10c6>
 80235da:	4b5c      	ldr	r3, [pc, #368]	; (802374c <UBLOX_DMA_IrqHandler+0x11a4>)
 80235dc:	681b      	ldr	r3, [r3, #0]
 80235de:	4a60      	ldr	r2, [pc, #384]	; (8023760 <UBLOX_DMA_IrqHandler+0x11b8>)
 80235e0:	4293      	cmp	r3, r2
 80235e2:	d042      	beq.n	802366a <UBLOX_DMA_IrqHandler+0x10c2>
 80235e4:	4b59      	ldr	r3, [pc, #356]	; (802374c <UBLOX_DMA_IrqHandler+0x11a4>)
 80235e6:	681b      	ldr	r3, [r3, #0]
 80235e8:	4a5e      	ldr	r2, [pc, #376]	; (8023764 <UBLOX_DMA_IrqHandler+0x11bc>)
 80235ea:	4293      	cmp	r3, r2
 80235ec:	d03a      	beq.n	8023664 <UBLOX_DMA_IrqHandler+0x10bc>
 80235ee:	4b57      	ldr	r3, [pc, #348]	; (802374c <UBLOX_DMA_IrqHandler+0x11a4>)
 80235f0:	681b      	ldr	r3, [r3, #0]
 80235f2:	4a5d      	ldr	r2, [pc, #372]	; (8023768 <UBLOX_DMA_IrqHandler+0x11c0>)
 80235f4:	4293      	cmp	r3, r2
 80235f6:	d032      	beq.n	802365e <UBLOX_DMA_IrqHandler+0x10b6>
 80235f8:	4b54      	ldr	r3, [pc, #336]	; (802374c <UBLOX_DMA_IrqHandler+0x11a4>)
 80235fa:	681b      	ldr	r3, [r3, #0]
 80235fc:	4a5b      	ldr	r2, [pc, #364]	; (802376c <UBLOX_DMA_IrqHandler+0x11c4>)
 80235fe:	4293      	cmp	r3, r2
 8023600:	d02a      	beq.n	8023658 <UBLOX_DMA_IrqHandler+0x10b0>
 8023602:	4b52      	ldr	r3, [pc, #328]	; (802374c <UBLOX_DMA_IrqHandler+0x11a4>)
 8023604:	681b      	ldr	r3, [r3, #0]
 8023606:	4a5a      	ldr	r2, [pc, #360]	; (8023770 <UBLOX_DMA_IrqHandler+0x11c8>)
 8023608:	4293      	cmp	r3, r2
 802360a:	d022      	beq.n	8023652 <UBLOX_DMA_IrqHandler+0x10aa>
 802360c:	4b4f      	ldr	r3, [pc, #316]	; (802374c <UBLOX_DMA_IrqHandler+0x11a4>)
 802360e:	681b      	ldr	r3, [r3, #0]
 8023610:	4a58      	ldr	r2, [pc, #352]	; (8023774 <UBLOX_DMA_IrqHandler+0x11cc>)
 8023612:	4293      	cmp	r3, r2
 8023614:	d01a      	beq.n	802364c <UBLOX_DMA_IrqHandler+0x10a4>
 8023616:	4b4d      	ldr	r3, [pc, #308]	; (802374c <UBLOX_DMA_IrqHandler+0x11a4>)
 8023618:	681b      	ldr	r3, [r3, #0]
 802361a:	4a57      	ldr	r2, [pc, #348]	; (8023778 <UBLOX_DMA_IrqHandler+0x11d0>)
 802361c:	4293      	cmp	r3, r2
 802361e:	d012      	beq.n	8023646 <UBLOX_DMA_IrqHandler+0x109e>
 8023620:	4b4a      	ldr	r3, [pc, #296]	; (802374c <UBLOX_DMA_IrqHandler+0x11a4>)
 8023622:	681b      	ldr	r3, [r3, #0]
 8023624:	4a55      	ldr	r2, [pc, #340]	; (802377c <UBLOX_DMA_IrqHandler+0x11d4>)
 8023626:	4293      	cmp	r3, r2
 8023628:	d00a      	beq.n	8023640 <UBLOX_DMA_IrqHandler+0x1098>
 802362a:	4b48      	ldr	r3, [pc, #288]	; (802374c <UBLOX_DMA_IrqHandler+0x11a4>)
 802362c:	681b      	ldr	r3, [r3, #0]
 802362e:	4a54      	ldr	r2, [pc, #336]	; (8023780 <UBLOX_DMA_IrqHandler+0x11d8>)
 8023630:	4293      	cmp	r3, r2
 8023632:	d102      	bne.n	802363a <UBLOX_DMA_IrqHandler+0x1092>
 8023634:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8023638:	e01e      	b.n	8023678 <UBLOX_DMA_IrqHandler+0x10d0>
 802363a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 802363e:	e01b      	b.n	8023678 <UBLOX_DMA_IrqHandler+0x10d0>
 8023640:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8023644:	e018      	b.n	8023678 <UBLOX_DMA_IrqHandler+0x10d0>
 8023646:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 802364a:	e015      	b.n	8023678 <UBLOX_DMA_IrqHandler+0x10d0>
 802364c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8023650:	e012      	b.n	8023678 <UBLOX_DMA_IrqHandler+0x10d0>
 8023652:	f44f 7380 	mov.w	r3, #256	; 0x100
 8023656:	e00f      	b.n	8023678 <UBLOX_DMA_IrqHandler+0x10d0>
 8023658:	f44f 7380 	mov.w	r3, #256	; 0x100
 802365c:	e00c      	b.n	8023678 <UBLOX_DMA_IrqHandler+0x10d0>
 802365e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8023662:	e009      	b.n	8023678 <UBLOX_DMA_IrqHandler+0x10d0>
 8023664:	f44f 7380 	mov.w	r3, #256	; 0x100
 8023668:	e006      	b.n	8023678 <UBLOX_DMA_IrqHandler+0x10d0>
 802366a:	2304      	movs	r3, #4
 802366c:	e004      	b.n	8023678 <UBLOX_DMA_IrqHandler+0x10d0>
 802366e:	2304      	movs	r3, #4
 8023670:	e002      	b.n	8023678 <UBLOX_DMA_IrqHandler+0x10d0>
 8023672:	2304      	movs	r3, #4
 8023674:	e000      	b.n	8023678 <UBLOX_DMA_IrqHandler+0x10d0>
 8023676:	2304      	movs	r3, #4
 8023678:	4a42      	ldr	r2, [pc, #264]	; (8023784 <UBLOX_DMA_IrqHandler+0x11dc>)
 802367a:	60d3      	str	r3, [r2, #12]
 802367c:	e05f      	b.n	802373e <UBLOX_DMA_IrqHandler+0x1196>
 802367e:	4b33      	ldr	r3, [pc, #204]	; (802374c <UBLOX_DMA_IrqHandler+0x11a4>)
 8023680:	681b      	ldr	r3, [r3, #0]
 8023682:	4a34      	ldr	r2, [pc, #208]	; (8023754 <UBLOX_DMA_IrqHandler+0x11ac>)
 8023684:	4293      	cmp	r3, r2
 8023686:	d057      	beq.n	8023738 <UBLOX_DMA_IrqHandler+0x1190>
 8023688:	4b30      	ldr	r3, [pc, #192]	; (802374c <UBLOX_DMA_IrqHandler+0x11a4>)
 802368a:	681b      	ldr	r3, [r3, #0]
 802368c:	4a32      	ldr	r2, [pc, #200]	; (8023758 <UBLOX_DMA_IrqHandler+0x11b0>)
 802368e:	4293      	cmp	r3, r2
 8023690:	d050      	beq.n	8023734 <UBLOX_DMA_IrqHandler+0x118c>
 8023692:	4b2e      	ldr	r3, [pc, #184]	; (802374c <UBLOX_DMA_IrqHandler+0x11a4>)
 8023694:	681b      	ldr	r3, [r3, #0]
 8023696:	4a31      	ldr	r2, [pc, #196]	; (802375c <UBLOX_DMA_IrqHandler+0x11b4>)
 8023698:	4293      	cmp	r3, r2
 802369a:	d049      	beq.n	8023730 <UBLOX_DMA_IrqHandler+0x1188>
 802369c:	4b2b      	ldr	r3, [pc, #172]	; (802374c <UBLOX_DMA_IrqHandler+0x11a4>)
 802369e:	681b      	ldr	r3, [r3, #0]
 80236a0:	4a2f      	ldr	r2, [pc, #188]	; (8023760 <UBLOX_DMA_IrqHandler+0x11b8>)
 80236a2:	4293      	cmp	r3, r2
 80236a4:	d042      	beq.n	802372c <UBLOX_DMA_IrqHandler+0x1184>
 80236a6:	4b29      	ldr	r3, [pc, #164]	; (802374c <UBLOX_DMA_IrqHandler+0x11a4>)
 80236a8:	681b      	ldr	r3, [r3, #0]
 80236aa:	4a2e      	ldr	r2, [pc, #184]	; (8023764 <UBLOX_DMA_IrqHandler+0x11bc>)
 80236ac:	4293      	cmp	r3, r2
 80236ae:	d03a      	beq.n	8023726 <UBLOX_DMA_IrqHandler+0x117e>
 80236b0:	4b26      	ldr	r3, [pc, #152]	; (802374c <UBLOX_DMA_IrqHandler+0x11a4>)
 80236b2:	681b      	ldr	r3, [r3, #0]
 80236b4:	4a2c      	ldr	r2, [pc, #176]	; (8023768 <UBLOX_DMA_IrqHandler+0x11c0>)
 80236b6:	4293      	cmp	r3, r2
 80236b8:	d032      	beq.n	8023720 <UBLOX_DMA_IrqHandler+0x1178>
 80236ba:	4b24      	ldr	r3, [pc, #144]	; (802374c <UBLOX_DMA_IrqHandler+0x11a4>)
 80236bc:	681b      	ldr	r3, [r3, #0]
 80236be:	4a2b      	ldr	r2, [pc, #172]	; (802376c <UBLOX_DMA_IrqHandler+0x11c4>)
 80236c0:	4293      	cmp	r3, r2
 80236c2:	d02a      	beq.n	802371a <UBLOX_DMA_IrqHandler+0x1172>
 80236c4:	4b21      	ldr	r3, [pc, #132]	; (802374c <UBLOX_DMA_IrqHandler+0x11a4>)
 80236c6:	681b      	ldr	r3, [r3, #0]
 80236c8:	4a29      	ldr	r2, [pc, #164]	; (8023770 <UBLOX_DMA_IrqHandler+0x11c8>)
 80236ca:	4293      	cmp	r3, r2
 80236cc:	d022      	beq.n	8023714 <UBLOX_DMA_IrqHandler+0x116c>
 80236ce:	4b1f      	ldr	r3, [pc, #124]	; (802374c <UBLOX_DMA_IrqHandler+0x11a4>)
 80236d0:	681b      	ldr	r3, [r3, #0]
 80236d2:	4a28      	ldr	r2, [pc, #160]	; (8023774 <UBLOX_DMA_IrqHandler+0x11cc>)
 80236d4:	4293      	cmp	r3, r2
 80236d6:	d01a      	beq.n	802370e <UBLOX_DMA_IrqHandler+0x1166>
 80236d8:	4b1c      	ldr	r3, [pc, #112]	; (802374c <UBLOX_DMA_IrqHandler+0x11a4>)
 80236da:	681b      	ldr	r3, [r3, #0]
 80236dc:	4a26      	ldr	r2, [pc, #152]	; (8023778 <UBLOX_DMA_IrqHandler+0x11d0>)
 80236de:	4293      	cmp	r3, r2
 80236e0:	d012      	beq.n	8023708 <UBLOX_DMA_IrqHandler+0x1160>
 80236e2:	4b1a      	ldr	r3, [pc, #104]	; (802374c <UBLOX_DMA_IrqHandler+0x11a4>)
 80236e4:	681b      	ldr	r3, [r3, #0]
 80236e6:	4a25      	ldr	r2, [pc, #148]	; (802377c <UBLOX_DMA_IrqHandler+0x11d4>)
 80236e8:	4293      	cmp	r3, r2
 80236ea:	d00a      	beq.n	8023702 <UBLOX_DMA_IrqHandler+0x115a>
 80236ec:	4b17      	ldr	r3, [pc, #92]	; (802374c <UBLOX_DMA_IrqHandler+0x11a4>)
 80236ee:	681b      	ldr	r3, [r3, #0]
 80236f0:	4a23      	ldr	r2, [pc, #140]	; (8023780 <UBLOX_DMA_IrqHandler+0x11d8>)
 80236f2:	4293      	cmp	r3, r2
 80236f4:	d102      	bne.n	80236fc <UBLOX_DMA_IrqHandler+0x1154>
 80236f6:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80236fa:	e01e      	b.n	802373a <UBLOX_DMA_IrqHandler+0x1192>
 80236fc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8023700:	e01b      	b.n	802373a <UBLOX_DMA_IrqHandler+0x1192>
 8023702:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8023706:	e018      	b.n	802373a <UBLOX_DMA_IrqHandler+0x1192>
 8023708:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 802370c:	e015      	b.n	802373a <UBLOX_DMA_IrqHandler+0x1192>
 802370e:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8023712:	e012      	b.n	802373a <UBLOX_DMA_IrqHandler+0x1192>
 8023714:	f44f 7380 	mov.w	r3, #256	; 0x100
 8023718:	e00f      	b.n	802373a <UBLOX_DMA_IrqHandler+0x1192>
 802371a:	f44f 7380 	mov.w	r3, #256	; 0x100
 802371e:	e00c      	b.n	802373a <UBLOX_DMA_IrqHandler+0x1192>
 8023720:	f44f 7380 	mov.w	r3, #256	; 0x100
 8023724:	e009      	b.n	802373a <UBLOX_DMA_IrqHandler+0x1192>
 8023726:	f44f 7380 	mov.w	r3, #256	; 0x100
 802372a:	e006      	b.n	802373a <UBLOX_DMA_IrqHandler+0x1192>
 802372c:	2304      	movs	r3, #4
 802372e:	e004      	b.n	802373a <UBLOX_DMA_IrqHandler+0x1192>
 8023730:	2304      	movs	r3, #4
 8023732:	e002      	b.n	802373a <UBLOX_DMA_IrqHandler+0x1192>
 8023734:	2304      	movs	r3, #4
 8023736:	e000      	b.n	802373a <UBLOX_DMA_IrqHandler+0x1192>
 8023738:	2304      	movs	r3, #4
 802373a:	4a12      	ldr	r2, [pc, #72]	; (8023784 <UBLOX_DMA_IrqHandler+0x11dc>)
 802373c:	6093      	str	r3, [r2, #8]
        HAL_UART_Receive_DMA(&huart2, (uint8_t*) UBLOX_DMA_RX, UBLOX_DMA_RX_SZ);
 802373e:	2280      	movs	r2, #128	; 0x80
 8023740:	4911      	ldr	r1, [pc, #68]	; (8023788 <UBLOX_DMA_IrqHandler+0x11e0>)
 8023742:	4812      	ldr	r0, [pc, #72]	; (802378c <UBLOX_DMA_IrqHandler+0x11e4>)
 8023744:	f012 ff3e 	bl	80365c4 <HAL_UART_Receive_DMA>
}
 8023748:	bf00      	nop
 802374a:	bd80      	pop	{r7, pc}
 802374c:	2000847c 	.word	0x2000847c
 8023750:	40026058 	.word	0x40026058
 8023754:	40026010 	.word	0x40026010
 8023758:	40026410 	.word	0x40026410
 802375c:	40026070 	.word	0x40026070
 8023760:	40026470 	.word	0x40026470
 8023764:	40026028 	.word	0x40026028
 8023768:	40026428 	.word	0x40026428
 802376c:	40026088 	.word	0x40026088
 8023770:	40026488 	.word	0x40026488
 8023774:	40026040 	.word	0x40026040
 8023778:	40026440 	.word	0x40026440
 802377c:	400260a0 	.word	0x400260a0
 8023780:	400264a0 	.word	0x400264a0
 8023784:	40026000 	.word	0x40026000
 8023788:	20000d80 	.word	0x20000d80
 802378c:	200088f0 	.word	0x200088f0

08023790 <UBLOX_DMA_Init>:

void UBLOX_DMA_Init(void) {
 8023790:	b580      	push	{r7, lr}
 8023792:	af00      	add	r7, sp, #0
    __HAL_UART_ENABLE_IT(&huart2, UART_IT_IDLE);        // enable idle line interrupt
 8023794:	4b0f      	ldr	r3, [pc, #60]	; (80237d4 <UBLOX_DMA_Init+0x44>)
 8023796:	681b      	ldr	r3, [r3, #0]
 8023798:	68da      	ldr	r2, [r3, #12]
 802379a:	4b0e      	ldr	r3, [pc, #56]	; (80237d4 <UBLOX_DMA_Init+0x44>)
 802379c:	681b      	ldr	r3, [r3, #0]
 802379e:	f042 0210 	orr.w	r2, r2, #16
 80237a2:	60da      	str	r2, [r3, #12]
    __HAL_DMA_ENABLE_IT(&hdma_usart2_rx, DMA_IT_TC);    // enable DMA Tx cplt interrupt
 80237a4:	4b0c      	ldr	r3, [pc, #48]	; (80237d8 <UBLOX_DMA_Init+0x48>)
 80237a6:	681b      	ldr	r3, [r3, #0]
 80237a8:	681a      	ldr	r2, [r3, #0]
 80237aa:	4b0b      	ldr	r3, [pc, #44]	; (80237d8 <UBLOX_DMA_Init+0x48>)
 80237ac:	681b      	ldr	r3, [r3, #0]
 80237ae:	f042 0210 	orr.w	r2, r2, #16
 80237b2:	601a      	str	r2, [r3, #0]
    __HAL_DMA_ENABLE_IT(&hdma_usart2_rx, DMA_IT_HT);    // enable half complete interrupt
 80237b4:	4b08      	ldr	r3, [pc, #32]	; (80237d8 <UBLOX_DMA_Init+0x48>)
 80237b6:	681b      	ldr	r3, [r3, #0]
 80237b8:	681a      	ldr	r2, [r3, #0]
 80237ba:	4b07      	ldr	r3, [pc, #28]	; (80237d8 <UBLOX_DMA_Init+0x48>)
 80237bc:	681b      	ldr	r3, [r3, #0]
 80237be:	f042 0208 	orr.w	r2, r2, #8
 80237c2:	601a      	str	r2, [r3, #0]

    /* Start DMA transfer */
    HAL_UART_Receive_DMA(&huart2, (uint8_t*) UBLOX_DMA_RX, UBLOX_DMA_RX_SZ);
 80237c4:	2280      	movs	r2, #128	; 0x80
 80237c6:	4905      	ldr	r1, [pc, #20]	; (80237dc <UBLOX_DMA_Init+0x4c>)
 80237c8:	4802      	ldr	r0, [pc, #8]	; (80237d4 <UBLOX_DMA_Init+0x44>)
 80237ca:	f012 fefb 	bl	80365c4 <HAL_UART_Receive_DMA>
}
 80237ce:	bf00      	nop
 80237d0:	bd80      	pop	{r7, pc}
 80237d2:	bf00      	nop
 80237d4:	200088f0 	.word	0x200088f0
 80237d8:	2000847c 	.word	0x2000847c
 80237dc:	20000d80 	.word	0x20000d80

080237e0 <UBLOX_Check_Buffer>:

static void UBLOX_Check_Buffer(uint8_t idle) {
 80237e0:	b580      	push	{r7, lr}
 80237e2:	b084      	sub	sp, #16
 80237e4:	af00      	add	r7, sp, #0
 80237e6:	4603      	mov	r3, r0
 80237e8:	71fb      	strb	r3, [r7, #7]
    static uint8_t clear = 1;
    static size_t old_pos;
    size_t pos;

    // Auto clear
    if (clear) {
 80237ea:	4b24      	ldr	r3, [pc, #144]	; (802387c <UBLOX_Check_Buffer+0x9c>)
 80237ec:	781b      	ldrb	r3, [r3, #0]
 80237ee:	2b00      	cmp	r3, #0
 80237f0:	d004      	beq.n	80237fc <UBLOX_Check_Buffer+0x1c>
        clear = 0;
 80237f2:	4b22      	ldr	r3, [pc, #136]	; (802387c <UBLOX_Check_Buffer+0x9c>)
 80237f4:	2200      	movs	r2, #0
 80237f6:	701a      	strb	r2, [r3, #0]
        UBLOX_Reset_Buffer();
 80237f8:	f000 f864 	bl	80238c4 <UBLOX_Reset_Buffer>
    }
    clear = idle;
 80237fc:	4a1f      	ldr	r2, [pc, #124]	; (802387c <UBLOX_Check_Buffer+0x9c>)
 80237fe:	79fb      	ldrb	r3, [r7, #7]
 8023800:	7013      	strb	r3, [r2, #0]

    /* Calculate current position in buffer */
    pos = UBLOX_DMA_RX_SZ - __HAL_DMA_GET_COUNTER(&hdma_usart2_rx);
 8023802:	4b1f      	ldr	r3, [pc, #124]	; (8023880 <UBLOX_Check_Buffer+0xa0>)
 8023804:	681b      	ldr	r3, [r3, #0]
 8023806:	685b      	ldr	r3, [r3, #4]
 8023808:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 802380c:	60fb      	str	r3, [r7, #12]
    if (pos != old_pos) { /* Check change in received data */
 802380e:	4b1d      	ldr	r3, [pc, #116]	; (8023884 <UBLOX_Check_Buffer+0xa4>)
 8023810:	681b      	ldr	r3, [r3, #0]
 8023812:	68fa      	ldr	r2, [r7, #12]
 8023814:	429a      	cmp	r2, r3
 8023816:	d023      	beq.n	8023860 <UBLOX_Check_Buffer+0x80>
        if (pos > old_pos) { /* Current position is over previous one */
 8023818:	4b1a      	ldr	r3, [pc, #104]	; (8023884 <UBLOX_Check_Buffer+0xa4>)
 802381a:	681b      	ldr	r3, [r3, #0]
 802381c:	68fa      	ldr	r2, [r7, #12]
 802381e:	429a      	cmp	r2, r3
 8023820:	d90b      	bls.n	802383a <UBLOX_Check_Buffer+0x5a>
            /* We are in "linear" mode */
            /* Process data directly by subtracting "pointers" */
            UBLOX_Fill_Buffer(&UBLOX_DMA_RX[old_pos], pos - old_pos);
 8023822:	4b18      	ldr	r3, [pc, #96]	; (8023884 <UBLOX_Check_Buffer+0xa4>)
 8023824:	681b      	ldr	r3, [r3, #0]
 8023826:	4a18      	ldr	r2, [pc, #96]	; (8023888 <UBLOX_Check_Buffer+0xa8>)
 8023828:	1898      	adds	r0, r3, r2
 802382a:	4b16      	ldr	r3, [pc, #88]	; (8023884 <UBLOX_Check_Buffer+0xa4>)
 802382c:	681b      	ldr	r3, [r3, #0]
 802382e:	68fa      	ldr	r2, [r7, #12]
 8023830:	1ad3      	subs	r3, r2, r3
 8023832:	4619      	mov	r1, r3
 8023834:	f000 f82a 	bl	802388c <UBLOX_Fill_Buffer>
 8023838:	e012      	b.n	8023860 <UBLOX_Check_Buffer+0x80>
        } else {
            /* We are in "overflow" mode */
            /* First process data to the end of buffer */
            UBLOX_Fill_Buffer(&UBLOX_DMA_RX[old_pos], UBLOX_DMA_RX_SZ - old_pos);
 802383a:	4b12      	ldr	r3, [pc, #72]	; (8023884 <UBLOX_Check_Buffer+0xa4>)
 802383c:	681b      	ldr	r3, [r3, #0]
 802383e:	4a12      	ldr	r2, [pc, #72]	; (8023888 <UBLOX_Check_Buffer+0xa8>)
 8023840:	441a      	add	r2, r3
 8023842:	4b10      	ldr	r3, [pc, #64]	; (8023884 <UBLOX_Check_Buffer+0xa4>)
 8023844:	681b      	ldr	r3, [r3, #0]
 8023846:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 802384a:	4619      	mov	r1, r3
 802384c:	4610      	mov	r0, r2
 802384e:	f000 f81d 	bl	802388c <UBLOX_Fill_Buffer>
            /* Check and continue with beginning of buffer */
            if (pos > 0) {
 8023852:	68fb      	ldr	r3, [r7, #12]
 8023854:	2b00      	cmp	r3, #0
 8023856:	d003      	beq.n	8023860 <UBLOX_Check_Buffer+0x80>
                UBLOX_Fill_Buffer(&UBLOX_DMA_RX[0], pos);
 8023858:	68f9      	ldr	r1, [r7, #12]
 802385a:	480b      	ldr	r0, [pc, #44]	; (8023888 <UBLOX_Check_Buffer+0xa8>)
 802385c:	f000 f816 	bl	802388c <UBLOX_Fill_Buffer>
            }
        }
    }
    old_pos = pos; /* Save current position as old */
 8023860:	4a08      	ldr	r2, [pc, #32]	; (8023884 <UBLOX_Check_Buffer+0xa4>)
 8023862:	68fb      	ldr	r3, [r7, #12]
 8023864:	6013      	str	r3, [r2, #0]

    /* Check and manually update if we reached end of buffer */
    if (old_pos == UBLOX_DMA_RX_SZ) {
 8023866:	4b07      	ldr	r3, [pc, #28]	; (8023884 <UBLOX_Check_Buffer+0xa4>)
 8023868:	681b      	ldr	r3, [r3, #0]
 802386a:	2b80      	cmp	r3, #128	; 0x80
 802386c:	d102      	bne.n	8023874 <UBLOX_Check_Buffer+0x94>
        old_pos = 0;
 802386e:	4b05      	ldr	r3, [pc, #20]	; (8023884 <UBLOX_Check_Buffer+0xa4>)
 8023870:	2200      	movs	r2, #0
 8023872:	601a      	str	r2, [r3, #0]
    }
}
 8023874:	bf00      	nop
 8023876:	3710      	adds	r7, #16
 8023878:	46bd      	mov	sp, r7
 802387a:	bd80      	pop	{r7, pc}
 802387c:	20000000 	.word	0x20000000
 8023880:	2000847c 	.word	0x2000847c
 8023884:	20000e04 	.word	0x20000e04
 8023888:	20000d80 	.word	0x20000d80

0802388c <UBLOX_Fill_Buffer>:

static void UBLOX_Fill_Buffer(const void *data, size_t len) {
 802388c:	b580      	push	{r7, lr}
 802388e:	b082      	sub	sp, #8
 8023890:	af00      	add	r7, sp, #0
 8023892:	6078      	str	r0, [r7, #4]
 8023894:	6039      	str	r1, [r7, #0]
    /* Write data to buffer */
    memcpy(&UBLOX_UART_RX[ublox_write], data, len);
 8023896:	4b09      	ldr	r3, [pc, #36]	; (80238bc <UBLOX_Fill_Buffer+0x30>)
 8023898:	681b      	ldr	r3, [r3, #0]
 802389a:	4a09      	ldr	r2, [pc, #36]	; (80238c0 <UBLOX_Fill_Buffer+0x34>)
 802389c:	4413      	add	r3, r2
 802389e:	683a      	ldr	r2, [r7, #0]
 80238a0:	6879      	ldr	r1, [r7, #4]
 80238a2:	4618      	mov	r0, r3
 80238a4:	f01c f931 	bl	803fb0a <memcpy>
    ublox_write += len;
 80238a8:	4b04      	ldr	r3, [pc, #16]	; (80238bc <UBLOX_Fill_Buffer+0x30>)
 80238aa:	681a      	ldr	r2, [r3, #0]
 80238ac:	683b      	ldr	r3, [r7, #0]
 80238ae:	4413      	add	r3, r2
 80238b0:	4a02      	ldr	r2, [pc, #8]	; (80238bc <UBLOX_Fill_Buffer+0x30>)
 80238b2:	6013      	str	r3, [r2, #0]
}
 80238b4:	bf00      	nop
 80238b6:	3708      	adds	r7, #8
 80238b8:	46bd      	mov	sp, r7
 80238ba:	bd80      	pop	{r7, pc}
 80238bc:	20000e00 	.word	0x20000e00
 80238c0:	20008168 	.word	0x20008168

080238c4 <UBLOX_Reset_Buffer>:

static void UBLOX_Reset_Buffer(void) {
 80238c4:	b580      	push	{r7, lr}
 80238c6:	af00      	add	r7, sp, #0
    // clear rx buffer
    memset(UBLOX_UART_RX, 0x00, ublox_write);
 80238c8:	4b05      	ldr	r3, [pc, #20]	; (80238e0 <UBLOX_Reset_Buffer+0x1c>)
 80238ca:	681b      	ldr	r3, [r3, #0]
 80238cc:	461a      	mov	r2, r3
 80238ce:	2100      	movs	r1, #0
 80238d0:	4804      	ldr	r0, [pc, #16]	; (80238e4 <UBLOX_Reset_Buffer+0x20>)
 80238d2:	f01c f925 	bl	803fb20 <memset>
    ublox_write = 0;
 80238d6:	4b02      	ldr	r3, [pc, #8]	; (80238e0 <UBLOX_Reset_Buffer+0x1c>)
 80238d8:	2200      	movs	r2, #0
 80238da:	601a      	str	r2, [r3, #0]
}
 80238dc:	bf00      	nop
 80238de:	bd80      	pop	{r7, pc}
 80238e0:	20000e00 	.word	0x20000e00
 80238e4:	20008168 	.word	0x20008168

080238e8 <AES_Init>:
/* Private functions declaration ---------------------------------------------*/
static void lock(void);
static void unlock(void);

/* Public functions implementation -------------------------------------------*/
void AES_Init(void) {
 80238e8:	b580      	push	{r7, lr}
 80238ea:	af00      	add	r7, sp, #0
    lock();
 80238ec:	f000 f85a 	bl	80239a4 <lock>
    HAL_CRYP_GetConfig(&hcryp, &config);
 80238f0:	4907      	ldr	r1, [pc, #28]	; (8023910 <AES_Init+0x28>)
 80238f2:	4808      	ldr	r0, [pc, #32]	; (8023914 <AES_Init+0x2c>)
 80238f4:	f00a f981 	bl	802dbfa <HAL_CRYP_GetConfig>
    config.pKey = AesKey;
 80238f8:	4b05      	ldr	r3, [pc, #20]	; (8023910 <AES_Init+0x28>)
 80238fa:	4a07      	ldr	r2, [pc, #28]	; (8023918 <AES_Init+0x30>)
 80238fc:	609a      	str	r2, [r3, #8]
    HAL_CRYP_SetConfig(&hcryp, &config);
 80238fe:	4904      	ldr	r1, [pc, #16]	; (8023910 <AES_Init+0x28>)
 8023900:	4804      	ldr	r0, [pc, #16]	; (8023914 <AES_Init+0x2c>)
 8023902:	f00a f8f8 	bl	802daf6 <HAL_CRYP_SetConfig>
    unlock();
 8023906:	f000 f85b 	bl	80239c0 <unlock>
}
 802390a:	bf00      	nop
 802390c:	bd80      	pop	{r7, pc}
 802390e:	bf00      	nop
 8023910:	20000e08 	.word	0x20000e08
 8023914:	20008964 	.word	0x20008964
 8023918:	20008368 	.word	0x20008368

0802391c <AES_Encrypt>:

uint8_t AES_Encrypt(uint8_t *pDst, uint8_t *pSrc, uint16_t Sz) {
 802391c:	b580      	push	{r7, lr}
 802391e:	b088      	sub	sp, #32
 8023920:	af02      	add	r7, sp, #8
 8023922:	60f8      	str	r0, [r7, #12]
 8023924:	60b9      	str	r1, [r7, #8]
 8023926:	4613      	mov	r3, r2
 8023928:	80fb      	strh	r3, [r7, #6]
    uint8_t ret;

    lock();
 802392a:	f000 f83b 	bl	80239a4 <lock>
    ret = (HAL_CRYP_Encrypt(&hcryp, (uint32_t*) pSrc, Sz, (uint32_t*) pDst, 1000) == HAL_OK);
 802392e:	88fa      	ldrh	r2, [r7, #6]
 8023930:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8023934:	9300      	str	r3, [sp, #0]
 8023936:	68fb      	ldr	r3, [r7, #12]
 8023938:	68b9      	ldr	r1, [r7, #8]
 802393a:	4808      	ldr	r0, [pc, #32]	; (802395c <AES_Encrypt+0x40>)
 802393c:	f00a f9be 	bl	802dcbc <HAL_CRYP_Encrypt>
 8023940:	4603      	mov	r3, r0
 8023942:	2b00      	cmp	r3, #0
 8023944:	bf0c      	ite	eq
 8023946:	2301      	moveq	r3, #1
 8023948:	2300      	movne	r3, #0
 802394a:	b2db      	uxtb	r3, r3
 802394c:	75fb      	strb	r3, [r7, #23]
    unlock();
 802394e:	f000 f837 	bl	80239c0 <unlock>

    return ret;
 8023952:	7dfb      	ldrb	r3, [r7, #23]
}
 8023954:	4618      	mov	r0, r3
 8023956:	3718      	adds	r7, #24
 8023958:	46bd      	mov	sp, r7
 802395a:	bd80      	pop	{r7, pc}
 802395c:	20008964 	.word	0x20008964

08023960 <AES_Decrypt>:

uint8_t AES_Decrypt(uint8_t *pDst, uint8_t *pSrc, uint16_t Sz) {
 8023960:	b580      	push	{r7, lr}
 8023962:	b088      	sub	sp, #32
 8023964:	af02      	add	r7, sp, #8
 8023966:	60f8      	str	r0, [r7, #12]
 8023968:	60b9      	str	r1, [r7, #8]
 802396a:	4613      	mov	r3, r2
 802396c:	80fb      	strh	r3, [r7, #6]
    uint8_t ret;

    lock();
 802396e:	f000 f819 	bl	80239a4 <lock>
    ret = (HAL_CRYP_Decrypt(&hcryp, (uint32_t*) pSrc, Sz, (uint32_t*) pDst, 1000) == HAL_OK);
 8023972:	88fa      	ldrh	r2, [r7, #6]
 8023974:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8023978:	9300      	str	r3, [sp, #0]
 802397a:	68fb      	ldr	r3, [r7, #12]
 802397c:	68b9      	ldr	r1, [r7, #8]
 802397e:	4808      	ldr	r0, [pc, #32]	; (80239a0 <AES_Decrypt+0x40>)
 8023980:	f00a fa30 	bl	802dde4 <HAL_CRYP_Decrypt>
 8023984:	4603      	mov	r3, r0
 8023986:	2b00      	cmp	r3, #0
 8023988:	bf0c      	ite	eq
 802398a:	2301      	moveq	r3, #1
 802398c:	2300      	movne	r3, #0
 802398e:	b2db      	uxtb	r3, r3
 8023990:	75fb      	strb	r3, [r7, #23]
    unlock();
 8023992:	f000 f815 	bl	80239c0 <unlock>

    return ret;
 8023996:	7dfb      	ldrb	r3, [r7, #23]
}
 8023998:	4618      	mov	r0, r3
 802399a:	3718      	adds	r7, #24
 802399c:	46bd      	mov	sp, r7
 802399e:	bd80      	pop	{r7, pc}
 80239a0:	20008964 	.word	0x20008964

080239a4 <lock>:
        LOG_StrLn("AES:ItWorks!");
    }
}

/* Private functions implementation --------------------------------------------*/
static void lock(void) {
 80239a4:	b580      	push	{r7, lr}
 80239a6:	af00      	add	r7, sp, #0
    osMutexAcquire(AesMutexHandle, osWaitForever);
 80239a8:	4b04      	ldr	r3, [pc, #16]	; (80239bc <lock+0x18>)
 80239aa:	681b      	ldr	r3, [r3, #0]
 80239ac:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80239b0:	4618      	mov	r0, r3
 80239b2:	f014 fa25 	bl	8037e00 <osMutexAcquire>
}
 80239b6:	bf00      	nop
 80239b8:	bd80      	pop	{r7, pc}
 80239ba:	bf00      	nop
 80239bc:	20008848 	.word	0x20008848

080239c0 <unlock>:

static void unlock(void) {
 80239c0:	b580      	push	{r7, lr}
 80239c2:	af00      	add	r7, sp, #0
    osMutexRelease(AesMutexHandle);
 80239c4:	4b03      	ldr	r3, [pc, #12]	; (80239d4 <unlock+0x14>)
 80239c6:	681b      	ldr	r3, [r3, #0]
 80239c8:	4618      	mov	r0, r3
 80239ca:	f014 fa77 	bl	8037ebc <osMutexRelease>
}
 80239ce:	bf00      	nop
 80239d0:	bd80      	pop	{r7, pc}
 80239d2:	bf00      	nop
 80239d4:	20008848 	.word	0x20008848

080239d8 <cs43l22_Init>:
 * @param OutputDevice: can be OUTPUT_DEVICE_SPEAKER, OUTPUT_DEVICE_HEADPHONE,
 *                       OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO .
 * @param Volume: Initial volume level (from 0 (Mute) to 100 (Max))
 * @retval 0 if correct communication, else wrong communication
 */
uint32_t cs43l22_Init(uint16_t DeviceAddr, uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq) {
 80239d8:	b580      	push	{r7, lr}
 80239da:	b086      	sub	sp, #24
 80239dc:	af00      	add	r7, sp, #0
 80239de:	607b      	str	r3, [r7, #4]
 80239e0:	4603      	mov	r3, r0
 80239e2:	81fb      	strh	r3, [r7, #14]
 80239e4:	460b      	mov	r3, r1
 80239e6:	81bb      	strh	r3, [r7, #12]
 80239e8:	4613      	mov	r3, r2
 80239ea:	72fb      	strb	r3, [r7, #11]
    uint32_t counter = 0;
 80239ec:	2300      	movs	r3, #0
 80239ee:	617b      	str	r3, [r7, #20]
    theOutputDevice = OutputDevice;
 80239f0:	4a6b      	ldr	r2, [pc, #428]	; (8023ba0 <cs43l22_Init+0x1c8>)
 80239f2:	89bb      	ldrh	r3, [r7, #12]
 80239f4:	8013      	strh	r3, [r2, #0]

    /* Initialize the Control interface of the Audio Codec */
    AUDIO_IO_Init();
 80239f6:	f000 fa53 	bl	8023ea0 <AUDIO_IO_Init>

    /* Keep Codec powered OFF */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x01);
 80239fa:	89fb      	ldrh	r3, [r7, #14]
 80239fc:	b2db      	uxtb	r3, r3
 80239fe:	2201      	movs	r2, #1
 8023a00:	2102      	movs	r1, #2
 8023a02:	4618      	mov	r0, r3
 8023a04:	f000 faba 	bl	8023f7c <CODEC_IO_Write>
 8023a08:	4603      	mov	r3, r0
 8023a0a:	461a      	mov	r2, r3
 8023a0c:	697b      	ldr	r3, [r7, #20]
 8023a0e:	4413      	add	r3, r2
 8023a10:	617b      	str	r3, [r7, #20]

    /*Save Output device for mute ON/OFF procedure*/
    switch (OutputDevice) {
 8023a12:	89bb      	ldrh	r3, [r7, #12]
 8023a14:	3b01      	subs	r3, #1
 8023a16:	2b03      	cmp	r3, #3
 8023a18:	d81a      	bhi.n	8023a50 <cs43l22_Init+0x78>
 8023a1a:	a201      	add	r2, pc, #4	; (adr r2, 8023a20 <cs43l22_Init+0x48>)
 8023a1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8023a20:	08023a31 	.word	0x08023a31
 8023a24:	08023a39 	.word	0x08023a39
 8023a28:	08023a41 	.word	0x08023a41
 8023a2c:	08023a49 	.word	0x08023a49
        case OUTPUT_DEVICE_SPEAKER:
            OutputDev = 0xFA;
 8023a30:	4b5c      	ldr	r3, [pc, #368]	; (8023ba4 <cs43l22_Init+0x1cc>)
 8023a32:	22fa      	movs	r2, #250	; 0xfa
 8023a34:	701a      	strb	r2, [r3, #0]
            break;
 8023a36:	e00f      	b.n	8023a58 <cs43l22_Init+0x80>

        case OUTPUT_DEVICE_HEADPHONE:
            OutputDev = 0xAF;
 8023a38:	4b5a      	ldr	r3, [pc, #360]	; (8023ba4 <cs43l22_Init+0x1cc>)
 8023a3a:	22af      	movs	r2, #175	; 0xaf
 8023a3c:	701a      	strb	r2, [r3, #0]
            break;
 8023a3e:	e00b      	b.n	8023a58 <cs43l22_Init+0x80>

        case OUTPUT_DEVICE_BOTH:
            OutputDev = 0xAA;
 8023a40:	4b58      	ldr	r3, [pc, #352]	; (8023ba4 <cs43l22_Init+0x1cc>)
 8023a42:	22aa      	movs	r2, #170	; 0xaa
 8023a44:	701a      	strb	r2, [r3, #0]
            break;
 8023a46:	e007      	b.n	8023a58 <cs43l22_Init+0x80>

        case OUTPUT_DEVICE_AUTO:
            OutputDev = 0x05;
 8023a48:	4b56      	ldr	r3, [pc, #344]	; (8023ba4 <cs43l22_Init+0x1cc>)
 8023a4a:	2205      	movs	r2, #5
 8023a4c:	701a      	strb	r2, [r3, #0]
            break;
 8023a4e:	e003      	b.n	8023a58 <cs43l22_Init+0x80>

        default:
            OutputDev = 0x05;
 8023a50:	4b54      	ldr	r3, [pc, #336]	; (8023ba4 <cs43l22_Init+0x1cc>)
 8023a52:	2205      	movs	r2, #5
 8023a54:	701a      	strb	r2, [r3, #0]
            break;
 8023a56:	bf00      	nop
    }

    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 8023a58:	89fb      	ldrh	r3, [r7, #14]
 8023a5a:	b2d8      	uxtb	r0, r3
 8023a5c:	4b51      	ldr	r3, [pc, #324]	; (8023ba4 <cs43l22_Init+0x1cc>)
 8023a5e:	781b      	ldrb	r3, [r3, #0]
 8023a60:	b2db      	uxtb	r3, r3
 8023a62:	461a      	mov	r2, r3
 8023a64:	2104      	movs	r1, #4
 8023a66:	f000 fa89 	bl	8023f7c <CODEC_IO_Write>
 8023a6a:	4603      	mov	r3, r0
 8023a6c:	461a      	mov	r2, r3
 8023a6e:	697b      	ldr	r3, [r7, #20]
 8023a70:	4413      	add	r3, r2
 8023a72:	617b      	str	r3, [r7, #20]

    /* Clock configuration: Auto detection */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_CLOCKING_CTL, 0x80);
 8023a74:	89fb      	ldrh	r3, [r7, #14]
 8023a76:	b2db      	uxtb	r3, r3
 8023a78:	2280      	movs	r2, #128	; 0x80
 8023a7a:	2105      	movs	r1, #5
 8023a7c:	4618      	mov	r0, r3
 8023a7e:	f000 fa7d 	bl	8023f7c <CODEC_IO_Write>
 8023a82:	4603      	mov	r3, r0
 8023a84:	461a      	mov	r2, r3
 8023a86:	697b      	ldr	r3, [r7, #20]
 8023a88:	4413      	add	r3, r2
 8023a8a:	617b      	str	r3, [r7, #20]

    /* Set the Slave Mode and the audio Standard */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_INTERFACE_CTL1, CODEC_STANDARD);
 8023a8c:	89fb      	ldrh	r3, [r7, #14]
 8023a8e:	b2db      	uxtb	r3, r3
 8023a90:	2204      	movs	r2, #4
 8023a92:	2106      	movs	r1, #6
 8023a94:	4618      	mov	r0, r3
 8023a96:	f000 fa71 	bl	8023f7c <CODEC_IO_Write>
 8023a9a:	4603      	mov	r3, r0
 8023a9c:	461a      	mov	r2, r3
 8023a9e:	697b      	ldr	r3, [r7, #20]
 8023aa0:	4413      	add	r3, r2
 8023aa2:	617b      	str	r3, [r7, #20]

    /* Set the Master volume to maximum */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_A_VOL, 0);
 8023aa4:	89fb      	ldrh	r3, [r7, #14]
 8023aa6:	b2db      	uxtb	r3, r3
 8023aa8:	2200      	movs	r2, #0
 8023aaa:	2120      	movs	r1, #32
 8023aac:	4618      	mov	r0, r3
 8023aae:	f000 fa65 	bl	8023f7c <CODEC_IO_Write>
 8023ab2:	4603      	mov	r3, r0
 8023ab4:	461a      	mov	r2, r3
 8023ab6:	697b      	ldr	r3, [r7, #20]
 8023ab8:	4413      	add	r3, r2
 8023aba:	617b      	str	r3, [r7, #20]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_B_VOL, 0);
 8023abc:	89fb      	ldrh	r3, [r7, #14]
 8023abe:	b2db      	uxtb	r3, r3
 8023ac0:	2200      	movs	r2, #0
 8023ac2:	2121      	movs	r1, #33	; 0x21
 8023ac4:	4618      	mov	r0, r3
 8023ac6:	f000 fa59 	bl	8023f7c <CODEC_IO_Write>
 8023aca:	4603      	mov	r3, r0
 8023acc:	461a      	mov	r2, r3
 8023ace:	697b      	ldr	r3, [r7, #20]
 8023ad0:	4413      	add	r3, r2
 8023ad2:	617b      	str	r3, [r7, #20]

    /* If the Speaker is enabled, set the Mono mode and volume attenuation level */
    if (OutputDevice != OUTPUT_DEVICE_HEADPHONE) {
 8023ad4:	89bb      	ldrh	r3, [r7, #12]
 8023ad6:	2b02      	cmp	r3, #2
 8023ad8:	d00b      	beq.n	8023af2 <cs43l22_Init+0x11a>
        /* Set the Speaker Mono mode */
        counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PLAYBACK_CTL2, 0x06);
 8023ada:	89fb      	ldrh	r3, [r7, #14]
 8023adc:	b2db      	uxtb	r3, r3
 8023ade:	2206      	movs	r2, #6
 8023ae0:	210f      	movs	r1, #15
 8023ae2:	4618      	mov	r0, r3
 8023ae4:	f000 fa4a 	bl	8023f7c <CODEC_IO_Write>
 8023ae8:	4603      	mov	r3, r0
 8023aea:	461a      	mov	r2, r3
 8023aec:	697b      	ldr	r3, [r7, #20]
 8023aee:	4413      	add	r3, r2
 8023af0:	617b      	str	r3, [r7, #20]
    }

    /* Set the Speaker/Headphone attenuation level */
    counter += cs43l22_SetVolume(DeviceAddr, Volume);
 8023af2:	7afa      	ldrb	r2, [r7, #11]
 8023af4:	89fb      	ldrh	r3, [r7, #14]
 8023af6:	4611      	mov	r1, r2
 8023af8:	4618      	mov	r0, r3
 8023afa:	f000 f8a7 	bl	8023c4c <cs43l22_SetVolume>
 8023afe:	4602      	mov	r2, r0
 8023b00:	697b      	ldr	r3, [r7, #20]
 8023b02:	4413      	add	r3, r2
 8023b04:	617b      	str	r3, [r7, #20]
     off the I2S peripheral MCLK clock (which is the operating clock for Codec).
     If this delay is not inserted, then the codec will not shut down properly and
     it results in high noise after shut down. */

    /* Disable the analog soft ramp */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_ANALOG_ZC_SR_SETT, 0x00);
 8023b06:	89fb      	ldrh	r3, [r7, #14]
 8023b08:	b2db      	uxtb	r3, r3
 8023b0a:	2200      	movs	r2, #0
 8023b0c:	210a      	movs	r1, #10
 8023b0e:	4618      	mov	r0, r3
 8023b10:	f000 fa34 	bl	8023f7c <CODEC_IO_Write>
 8023b14:	4603      	mov	r3, r0
 8023b16:	461a      	mov	r2, r3
 8023b18:	697b      	ldr	r3, [r7, #20]
 8023b1a:	4413      	add	r3, r2
 8023b1c:	617b      	str	r3, [r7, #20]
    /* Disable the digital soft ramp */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x04);
 8023b1e:	89fb      	ldrh	r3, [r7, #14]
 8023b20:	b2db      	uxtb	r3, r3
 8023b22:	2204      	movs	r2, #4
 8023b24:	210e      	movs	r1, #14
 8023b26:	4618      	mov	r0, r3
 8023b28:	f000 fa28 	bl	8023f7c <CODEC_IO_Write>
 8023b2c:	4603      	mov	r3, r0
 8023b2e:	461a      	mov	r2, r3
 8023b30:	697b      	ldr	r3, [r7, #20]
 8023b32:	4413      	add	r3, r2
 8023b34:	617b      	str	r3, [r7, #20]
    /* Disable the limiter attack level */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_LIMIT_CTL1, 0x00);
 8023b36:	89fb      	ldrh	r3, [r7, #14]
 8023b38:	b2db      	uxtb	r3, r3
 8023b3a:	2200      	movs	r2, #0
 8023b3c:	2127      	movs	r1, #39	; 0x27
 8023b3e:	4618      	mov	r0, r3
 8023b40:	f000 fa1c 	bl	8023f7c <CODEC_IO_Write>
 8023b44:	4603      	mov	r3, r0
 8023b46:	461a      	mov	r2, r3
 8023b48:	697b      	ldr	r3, [r7, #20]
 8023b4a:	4413      	add	r3, r2
 8023b4c:	617b      	str	r3, [r7, #20]
    /* Adjust Bass and Treble levels */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_TONE_CTL, 0x0F);
 8023b4e:	89fb      	ldrh	r3, [r7, #14]
 8023b50:	b2db      	uxtb	r3, r3
 8023b52:	220f      	movs	r2, #15
 8023b54:	211f      	movs	r1, #31
 8023b56:	4618      	mov	r0, r3
 8023b58:	f000 fa10 	bl	8023f7c <CODEC_IO_Write>
 8023b5c:	4603      	mov	r3, r0
 8023b5e:	461a      	mov	r2, r3
 8023b60:	697b      	ldr	r3, [r7, #20]
 8023b62:	4413      	add	r3, r2
 8023b64:	617b      	str	r3, [r7, #20]
    /* Adjust PCM volume level */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PCMA_VOL, 0x0A);
 8023b66:	89fb      	ldrh	r3, [r7, #14]
 8023b68:	b2db      	uxtb	r3, r3
 8023b6a:	220a      	movs	r2, #10
 8023b6c:	211a      	movs	r1, #26
 8023b6e:	4618      	mov	r0, r3
 8023b70:	f000 fa04 	bl	8023f7c <CODEC_IO_Write>
 8023b74:	4603      	mov	r3, r0
 8023b76:	461a      	mov	r2, r3
 8023b78:	697b      	ldr	r3, [r7, #20]
 8023b7a:	4413      	add	r3, r2
 8023b7c:	617b      	str	r3, [r7, #20]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PCMB_VOL, 0x0A);
 8023b7e:	89fb      	ldrh	r3, [r7, #14]
 8023b80:	b2db      	uxtb	r3, r3
 8023b82:	220a      	movs	r2, #10
 8023b84:	211b      	movs	r1, #27
 8023b86:	4618      	mov	r0, r3
 8023b88:	f000 f9f8 	bl	8023f7c <CODEC_IO_Write>
 8023b8c:	4603      	mov	r3, r0
 8023b8e:	461a      	mov	r2, r3
 8023b90:	697b      	ldr	r3, [r7, #20]
 8023b92:	4413      	add	r3, r2
 8023b94:	617b      	str	r3, [r7, #20]
    /* Return communication control value */
    return counter;
 8023b96:	697b      	ldr	r3, [r7, #20]
}
 8023b98:	4618      	mov	r0, r3
 8023b9a:	3718      	adds	r7, #24
 8023b9c:	46bd      	mov	sp, r7
 8023b9e:	bd80      	pop	{r7, pc}
 8023ba0:	20000e32 	.word	0x20000e32
 8023ba4:	20000e34 	.word	0x20000e34

08023ba8 <cs43l22_ReadID>:
/**
 * @brief  Get the CS43L22 ID.
 * @param DeviceAddr: Device address on communication Bus.
 * @retval The CS43L22 ID
 */
uint32_t cs43l22_ReadID(uint16_t DeviceAddr) {
 8023ba8:	b580      	push	{r7, lr}
 8023baa:	b084      	sub	sp, #16
 8023bac:	af00      	add	r7, sp, #0
 8023bae:	4603      	mov	r3, r0
 8023bb0:	80fb      	strh	r3, [r7, #6]
    uint8_t Value;
    /* Initialize the Control interface of the Audio Codec */
    AUDIO_IO_Init();
 8023bb2:	f000 f975 	bl	8023ea0 <AUDIO_IO_Init>

    Value = AUDIO_IO_Read(DeviceAddr, CS43L22_CHIPID_ADDR);
 8023bb6:	88fb      	ldrh	r3, [r7, #6]
 8023bb8:	b2db      	uxtb	r3, r3
 8023bba:	2101      	movs	r1, #1
 8023bbc:	4618      	mov	r0, r3
 8023bbe:	f000 f9b1 	bl	8023f24 <AUDIO_IO_Read>
 8023bc2:	4603      	mov	r3, r0
 8023bc4:	73fb      	strb	r3, [r7, #15]
    Value = (Value & CS43L22_ID_MASK);
 8023bc6:	7bfb      	ldrb	r3, [r7, #15]
 8023bc8:	f023 0307 	bic.w	r3, r3, #7
 8023bcc:	73fb      	strb	r3, [r7, #15]

    return ((uint32_t) Value);
 8023bce:	7bfb      	ldrb	r3, [r7, #15]
}
 8023bd0:	4618      	mov	r0, r3
 8023bd2:	3710      	adds	r7, #16
 8023bd4:	46bd      	mov	sp, r7
 8023bd6:	bd80      	pop	{r7, pc}

08023bd8 <cs43l22_Play>:
 * @brief Start the audio Codec play feature.
 * @note For this codec no Play options are required.
 * @param DeviceAddr: Device address on communication Bus.
 * @retval 0 if correct communication, else wrong communication
 */
uint32_t cs43l22_Play(uint16_t DeviceAddr, uint16_t *pBuffer, uint16_t Size) {
 8023bd8:	b580      	push	{r7, lr}
 8023bda:	b084      	sub	sp, #16
 8023bdc:	af00      	add	r7, sp, #0
 8023bde:	4603      	mov	r3, r0
 8023be0:	6039      	str	r1, [r7, #0]
 8023be2:	80fb      	strh	r3, [r7, #6]
 8023be4:	4613      	mov	r3, r2
 8023be6:	80bb      	strh	r3, [r7, #4]
    uint32_t counter = 0;
 8023be8:	2300      	movs	r3, #0
 8023bea:	60fb      	str	r3, [r7, #12]

    if (Is_cs43l22_Stop == 1) {
 8023bec:	4b16      	ldr	r3, [pc, #88]	; (8023c48 <cs43l22_Play+0x70>)
 8023bee:	781b      	ldrb	r3, [r3, #0]
 8023bf0:	2b01      	cmp	r3, #1
 8023bf2:	d123      	bne.n	8023c3c <cs43l22_Play+0x64>
        /* Enable the digital soft ramp */
        counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x06);
 8023bf4:	88fb      	ldrh	r3, [r7, #6]
 8023bf6:	b2db      	uxtb	r3, r3
 8023bf8:	2206      	movs	r2, #6
 8023bfa:	210e      	movs	r1, #14
 8023bfc:	4618      	mov	r0, r3
 8023bfe:	f000 f9bd 	bl	8023f7c <CODEC_IO_Write>
 8023c02:	4603      	mov	r3, r0
 8023c04:	461a      	mov	r2, r3
 8023c06:	68fb      	ldr	r3, [r7, #12]
 8023c08:	4413      	add	r3, r2
 8023c0a:	60fb      	str	r3, [r7, #12]

        /* Enable Output device */
        counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8023c0c:	88fb      	ldrh	r3, [r7, #6]
 8023c0e:	2100      	movs	r1, #0
 8023c10:	4618      	mov	r0, r3
 8023c12:	f000 f865 	bl	8023ce0 <cs43l22_SetMute>
 8023c16:	4602      	mov	r2, r0
 8023c18:	68fb      	ldr	r3, [r7, #12]
 8023c1a:	4413      	add	r3, r2
 8023c1c:	60fb      	str	r3, [r7, #12]

        /* Power on the Codec */
        counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9E);
 8023c1e:	88fb      	ldrh	r3, [r7, #6]
 8023c20:	b2db      	uxtb	r3, r3
 8023c22:	229e      	movs	r2, #158	; 0x9e
 8023c24:	2102      	movs	r1, #2
 8023c26:	4618      	mov	r0, r3
 8023c28:	f000 f9a8 	bl	8023f7c <CODEC_IO_Write>
 8023c2c:	4603      	mov	r3, r0
 8023c2e:	461a      	mov	r2, r3
 8023c30:	68fb      	ldr	r3, [r7, #12]
 8023c32:	4413      	add	r3, r2
 8023c34:	60fb      	str	r3, [r7, #12]
        Is_cs43l22_Stop = 0;
 8023c36:	4b04      	ldr	r3, [pc, #16]	; (8023c48 <cs43l22_Play+0x70>)
 8023c38:	2200      	movs	r2, #0
 8023c3a:	701a      	strb	r2, [r3, #0]
    }

    /* Return communication control value */
    return counter;
 8023c3c:	68fb      	ldr	r3, [r7, #12]
}
 8023c3e:	4618      	mov	r0, r3
 8023c40:	3710      	adds	r7, #16
 8023c42:	46bd      	mov	sp, r7
 8023c44:	bd80      	pop	{r7, pc}
 8023c46:	bf00      	nop
 8023c48:	20000001 	.word	0x20000001

08023c4c <cs43l22_SetVolume>:
 * @param Volume: a byte value from 0 to 255 (refer to codec registers
 *                description for more details).
 *
 * @retval 0 if correct communication, else wrong communication
 */
uint32_t cs43l22_SetVolume(uint16_t DeviceAddr, uint8_t Volume) {
 8023c4c:	b5b0      	push	{r4, r5, r7, lr}
 8023c4e:	b084      	sub	sp, #16
 8023c50:	af00      	add	r7, sp, #0
 8023c52:	4603      	mov	r3, r0
 8023c54:	460a      	mov	r2, r1
 8023c56:	80fb      	strh	r3, [r7, #6]
 8023c58:	4613      	mov	r3, r2
 8023c5a:	717b      	strb	r3, [r7, #5]
    uint32_t counter = 0;
 8023c5c:	2300      	movs	r3, #0
 8023c5e:	60bb      	str	r3, [r7, #8]
    uint16_t regA, regB;
    theVolume = Volume;
 8023c60:	4a1d      	ldr	r2, [pc, #116]	; (8023cd8 <cs43l22_SetVolume+0x8c>)
 8023c62:	797b      	ldrb	r3, [r7, #5]
 8023c64:	7013      	strb	r3, [r2, #0]

    if (theOutputDevice != OUTPUT_DEVICE_HEADPHONE) {
 8023c66:	4b1d      	ldr	r3, [pc, #116]	; (8023cdc <cs43l22_SetVolume+0x90>)
 8023c68:	881b      	ldrh	r3, [r3, #0]
 8023c6a:	2b02      	cmp	r3, #2
 8023c6c:	d004      	beq.n	8023c78 <cs43l22_SetVolume+0x2c>
        regA = CS43L22_REG_SPEAKER_A_VOL;
 8023c6e:	2324      	movs	r3, #36	; 0x24
 8023c70:	81fb      	strh	r3, [r7, #14]
        regB = CS43L22_REG_SPEAKER_B_VOL;
 8023c72:	2325      	movs	r3, #37	; 0x25
 8023c74:	81bb      	strh	r3, [r7, #12]
 8023c76:	e003      	b.n	8023c80 <cs43l22_SetVolume+0x34>
    } else {
        regA = CS43L22_REG_HEADPHONE_A_VOL;
 8023c78:	2322      	movs	r3, #34	; 0x22
 8023c7a:	81fb      	strh	r3, [r7, #14]
        regB = CS43L22_REG_HEADPHONE_B_VOL;
 8023c7c:	2323      	movs	r3, #35	; 0x23
 8023c7e:	81bb      	strh	r3, [r7, #12]
    }

    counter += CODEC_IO_Write(DeviceAddr, regA, VOLUME_CONVERT(Volume));
 8023c80:	88fb      	ldrh	r3, [r7, #6]
 8023c82:	b2dc      	uxtb	r4, r3
 8023c84:	89fb      	ldrh	r3, [r7, #14]
 8023c86:	b2dd      	uxtb	r5, r3
 8023c88:	797b      	ldrb	r3, [r7, #5]
 8023c8a:	4618      	mov	r0, r3
 8023c8c:	f000 f990 	bl	8023fb0 <VOLUME_CONVERT>
 8023c90:	4603      	mov	r3, r0
 8023c92:	461a      	mov	r2, r3
 8023c94:	4629      	mov	r1, r5
 8023c96:	4620      	mov	r0, r4
 8023c98:	f000 f970 	bl	8023f7c <CODEC_IO_Write>
 8023c9c:	4603      	mov	r3, r0
 8023c9e:	461a      	mov	r2, r3
 8023ca0:	68bb      	ldr	r3, [r7, #8]
 8023ca2:	4413      	add	r3, r2
 8023ca4:	60bb      	str	r3, [r7, #8]
    counter += CODEC_IO_Write(DeviceAddr, regB, VOLUME_CONVERT(Volume));
 8023ca6:	88fb      	ldrh	r3, [r7, #6]
 8023ca8:	b2dc      	uxtb	r4, r3
 8023caa:	89bb      	ldrh	r3, [r7, #12]
 8023cac:	b2dd      	uxtb	r5, r3
 8023cae:	797b      	ldrb	r3, [r7, #5]
 8023cb0:	4618      	mov	r0, r3
 8023cb2:	f000 f97d 	bl	8023fb0 <VOLUME_CONVERT>
 8023cb6:	4603      	mov	r3, r0
 8023cb8:	461a      	mov	r2, r3
 8023cba:	4629      	mov	r1, r5
 8023cbc:	4620      	mov	r0, r4
 8023cbe:	f000 f95d 	bl	8023f7c <CODEC_IO_Write>
 8023cc2:	4603      	mov	r3, r0
 8023cc4:	461a      	mov	r2, r3
 8023cc6:	68bb      	ldr	r3, [r7, #8]
 8023cc8:	4413      	add	r3, r2
 8023cca:	60bb      	str	r3, [r7, #8]

    return counter;
 8023ccc:	68bb      	ldr	r3, [r7, #8]
}
 8023cce:	4618      	mov	r0, r3
 8023cd0:	3710      	adds	r7, #16
 8023cd2:	46bd      	mov	sp, r7
 8023cd4:	bdb0      	pop	{r4, r5, r7, pc}
 8023cd6:	bf00      	nop
 8023cd8:	20000e30 	.word	0x20000e30
 8023cdc:	20000e32 	.word	0x20000e32

08023ce0 <cs43l22_SetMute>:
 * @param DeviceAddr: Device address on communication Bus.
 * @param Cmd: AUDIO_MUTE_ON to enable the mute or AUDIO_MUTE_OFF to disable the
 *             mute mode.
 * @retval 0 if correct communication, else wrong communication
 */
uint32_t cs43l22_SetMute(uint16_t DeviceAddr, uint32_t Cmd) {
 8023ce0:	b5b0      	push	{r4, r5, r7, lr}
 8023ce2:	b084      	sub	sp, #16
 8023ce4:	af00      	add	r7, sp, #0
 8023ce6:	4603      	mov	r3, r0
 8023ce8:	6039      	str	r1, [r7, #0]
 8023cea:	80fb      	strh	r3, [r7, #6]
    uint32_t counter = 0;
 8023cec:	2300      	movs	r3, #0
 8023cee:	60fb      	str	r3, [r7, #12]
    uint16_t regA, regB;

    if (theOutputDevice != OUTPUT_DEVICE_HEADPHONE) {
 8023cf0:	4b38      	ldr	r3, [pc, #224]	; (8023dd4 <cs43l22_SetMute+0xf4>)
 8023cf2:	881b      	ldrh	r3, [r3, #0]
 8023cf4:	2b02      	cmp	r3, #2
 8023cf6:	d004      	beq.n	8023d02 <cs43l22_SetMute+0x22>
        regA = CS43L22_REG_SPEAKER_A_VOL;
 8023cf8:	2324      	movs	r3, #36	; 0x24
 8023cfa:	817b      	strh	r3, [r7, #10]
        regB = CS43L22_REG_SPEAKER_B_VOL;
 8023cfc:	2325      	movs	r3, #37	; 0x25
 8023cfe:	813b      	strh	r3, [r7, #8]
 8023d00:	e003      	b.n	8023d0a <cs43l22_SetMute+0x2a>
    } else {
        regA = CS43L22_REG_HEADPHONE_A_VOL;
 8023d02:	2322      	movs	r3, #34	; 0x22
 8023d04:	817b      	strh	r3, [r7, #10]
        regB = CS43L22_REG_HEADPHONE_B_VOL;
 8023d06:	2323      	movs	r3, #35	; 0x23
 8023d08:	813b      	strh	r3, [r7, #8]
    }

    /* Set the Mute mode */
    if (Cmd == AUDIO_MUTE_ON) {
 8023d0a:	683b      	ldr	r3, [r7, #0]
 8023d0c:	2b01      	cmp	r3, #1
 8023d0e:	d126      	bne.n	8023d5e <cs43l22_SetMute+0x7e>
        counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xFF);
 8023d10:	88fb      	ldrh	r3, [r7, #6]
 8023d12:	b2db      	uxtb	r3, r3
 8023d14:	22ff      	movs	r2, #255	; 0xff
 8023d16:	2104      	movs	r1, #4
 8023d18:	4618      	mov	r0, r3
 8023d1a:	f000 f92f 	bl	8023f7c <CODEC_IO_Write>
 8023d1e:	4603      	mov	r3, r0
 8023d20:	461a      	mov	r2, r3
 8023d22:	68fb      	ldr	r3, [r7, #12]
 8023d24:	4413      	add	r3, r2
 8023d26:	60fb      	str	r3, [r7, #12]
        // mute
        counter += CODEC_IO_Write(DeviceAddr, regA, 0x01);
 8023d28:	88fb      	ldrh	r3, [r7, #6]
 8023d2a:	b2db      	uxtb	r3, r3
 8023d2c:	897a      	ldrh	r2, [r7, #10]
 8023d2e:	b2d1      	uxtb	r1, r2
 8023d30:	2201      	movs	r2, #1
 8023d32:	4618      	mov	r0, r3
 8023d34:	f000 f922 	bl	8023f7c <CODEC_IO_Write>
 8023d38:	4603      	mov	r3, r0
 8023d3a:	461a      	mov	r2, r3
 8023d3c:	68fb      	ldr	r3, [r7, #12]
 8023d3e:	4413      	add	r3, r2
 8023d40:	60fb      	str	r3, [r7, #12]
        counter += CODEC_IO_Write(DeviceAddr, regB, 0x01);
 8023d42:	88fb      	ldrh	r3, [r7, #6]
 8023d44:	b2db      	uxtb	r3, r3
 8023d46:	893a      	ldrh	r2, [r7, #8]
 8023d48:	b2d1      	uxtb	r1, r2
 8023d4a:	2201      	movs	r2, #1
 8023d4c:	4618      	mov	r0, r3
 8023d4e:	f000 f915 	bl	8023f7c <CODEC_IO_Write>
 8023d52:	4603      	mov	r3, r0
 8023d54:	461a      	mov	r2, r3
 8023d56:	68fb      	ldr	r3, [r7, #12]
 8023d58:	4413      	add	r3, r2
 8023d5a:	60fb      	str	r3, [r7, #12]
 8023d5c:	e035      	b.n	8023dca <cs43l22_SetMute+0xea>
    } else /* AUDIO_MUTE_OFF Disable the Mute */
    {
        // set to max
        counter += CODEC_IO_Write(DeviceAddr, regA, VOLUME_CONVERT(theVolume));
 8023d5e:	88fb      	ldrh	r3, [r7, #6]
 8023d60:	b2dc      	uxtb	r4, r3
 8023d62:	897b      	ldrh	r3, [r7, #10]
 8023d64:	b2dd      	uxtb	r5, r3
 8023d66:	4b1c      	ldr	r3, [pc, #112]	; (8023dd8 <cs43l22_SetMute+0xf8>)
 8023d68:	781b      	ldrb	r3, [r3, #0]
 8023d6a:	4618      	mov	r0, r3
 8023d6c:	f000 f920 	bl	8023fb0 <VOLUME_CONVERT>
 8023d70:	4603      	mov	r3, r0
 8023d72:	461a      	mov	r2, r3
 8023d74:	4629      	mov	r1, r5
 8023d76:	4620      	mov	r0, r4
 8023d78:	f000 f900 	bl	8023f7c <CODEC_IO_Write>
 8023d7c:	4603      	mov	r3, r0
 8023d7e:	461a      	mov	r2, r3
 8023d80:	68fb      	ldr	r3, [r7, #12]
 8023d82:	4413      	add	r3, r2
 8023d84:	60fb      	str	r3, [r7, #12]
        counter += CODEC_IO_Write(DeviceAddr, regB, VOLUME_CONVERT(theVolume));
 8023d86:	88fb      	ldrh	r3, [r7, #6]
 8023d88:	b2dc      	uxtb	r4, r3
 8023d8a:	893b      	ldrh	r3, [r7, #8]
 8023d8c:	b2dd      	uxtb	r5, r3
 8023d8e:	4b12      	ldr	r3, [pc, #72]	; (8023dd8 <cs43l22_SetMute+0xf8>)
 8023d90:	781b      	ldrb	r3, [r3, #0]
 8023d92:	4618      	mov	r0, r3
 8023d94:	f000 f90c 	bl	8023fb0 <VOLUME_CONVERT>
 8023d98:	4603      	mov	r3, r0
 8023d9a:	461a      	mov	r2, r3
 8023d9c:	4629      	mov	r1, r5
 8023d9e:	4620      	mov	r0, r4
 8023da0:	f000 f8ec 	bl	8023f7c <CODEC_IO_Write>
 8023da4:	4603      	mov	r3, r0
 8023da6:	461a      	mov	r2, r3
 8023da8:	68fb      	ldr	r3, [r7, #12]
 8023daa:	4413      	add	r3, r2
 8023dac:	60fb      	str	r3, [r7, #12]
        counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 8023dae:	88fb      	ldrh	r3, [r7, #6]
 8023db0:	b2d8      	uxtb	r0, r3
 8023db2:	4b0a      	ldr	r3, [pc, #40]	; (8023ddc <cs43l22_SetMute+0xfc>)
 8023db4:	781b      	ldrb	r3, [r3, #0]
 8023db6:	b2db      	uxtb	r3, r3
 8023db8:	461a      	mov	r2, r3
 8023dba:	2104      	movs	r1, #4
 8023dbc:	f000 f8de 	bl	8023f7c <CODEC_IO_Write>
 8023dc0:	4603      	mov	r3, r0
 8023dc2:	461a      	mov	r2, r3
 8023dc4:	68fb      	ldr	r3, [r7, #12]
 8023dc6:	4413      	add	r3, r2
 8023dc8:	60fb      	str	r3, [r7, #12]
    }
    return counter;
 8023dca:	68fb      	ldr	r3, [r7, #12]
}
 8023dcc:	4618      	mov	r0, r3
 8023dce:	3710      	adds	r7, #16
 8023dd0:	46bd      	mov	sp, r7
 8023dd2:	bdb0      	pop	{r4, r5, r7, pc}
 8023dd4:	20000e32 	.word	0x20000e32
 8023dd8:	20000e30 	.word	0x20000e30
 8023ddc:	20000e34 	.word	0x20000e34

08023de0 <cs43l22_SetBeep>:
 */
uint32_t cs43l22_Reset(uint16_t DeviceAddr) {
    return 0;
}

uint32_t cs43l22_SetBeep(uint16_t DeviceAddr, uint8_t Frequency, uint8_t OnTime, uint8_t OffTime) {
 8023de0:	b590      	push	{r4, r7, lr}
 8023de2:	b085      	sub	sp, #20
 8023de4:	af00      	add	r7, sp, #0
 8023de6:	4604      	mov	r4, r0
 8023de8:	4608      	mov	r0, r1
 8023dea:	4611      	mov	r1, r2
 8023dec:	461a      	mov	r2, r3
 8023dee:	4623      	mov	r3, r4
 8023df0:	80fb      	strh	r3, [r7, #6]
 8023df2:	4603      	mov	r3, r0
 8023df4:	717b      	strb	r3, [r7, #5]
 8023df6:	460b      	mov	r3, r1
 8023df8:	713b      	strb	r3, [r7, #4]
 8023dfa:	4613      	mov	r3, r2
 8023dfc:	70fb      	strb	r3, [r7, #3]
    uint32_t counter = 0;
 8023dfe:	2300      	movs	r3, #0
 8023e00:	60fb      	str	r3, [r7, #12]

    /* Set frequency of beep and on time */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_BEEP_FREQ_ON_TIME, (Frequency << 4) | OnTime);
 8023e02:	88fb      	ldrh	r3, [r7, #6]
 8023e04:	b2d8      	uxtb	r0, r3
 8023e06:	797b      	ldrb	r3, [r7, #5]
 8023e08:	011b      	lsls	r3, r3, #4
 8023e0a:	b25a      	sxtb	r2, r3
 8023e0c:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8023e10:	4313      	orrs	r3, r2
 8023e12:	b25b      	sxtb	r3, r3
 8023e14:	b2db      	uxtb	r3, r3
 8023e16:	461a      	mov	r2, r3
 8023e18:	211c      	movs	r1, #28
 8023e1a:	f000 f8af 	bl	8023f7c <CODEC_IO_Write>
 8023e1e:	4603      	mov	r3, r0
 8023e20:	461a      	mov	r2, r3
 8023e22:	68fb      	ldr	r3, [r7, #12]
 8023e24:	4413      	add	r3, r2
 8023e26:	60fb      	str	r3, [r7, #12]
    /* Set volume of beep (max), and off time */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_BEEP_VOL_OFF_TIME, (OffTime << 5) | BEEP_VOL_MAX);
 8023e28:	88fb      	ldrh	r3, [r7, #6]
 8023e2a:	b2d8      	uxtb	r0, r3
 8023e2c:	78fb      	ldrb	r3, [r7, #3]
 8023e2e:	015b      	lsls	r3, r3, #5
 8023e30:	b25b      	sxtb	r3, r3
 8023e32:	f043 0306 	orr.w	r3, r3, #6
 8023e36:	b25b      	sxtb	r3, r3
 8023e38:	b2db      	uxtb	r3, r3
 8023e3a:	461a      	mov	r2, r3
 8023e3c:	211d      	movs	r1, #29
 8023e3e:	f000 f89d 	bl	8023f7c <CODEC_IO_Write>
 8023e42:	4603      	mov	r3, r0
 8023e44:	461a      	mov	r2, r3
 8023e46:	68fb      	ldr	r3, [r7, #12]
 8023e48:	4413      	add	r3, r2
 8023e4a:	60fb      	str	r3, [r7, #12]

    return counter;
 8023e4c:	68fb      	ldr	r3, [r7, #12]
}
 8023e4e:	4618      	mov	r0, r3
 8023e50:	3714      	adds	r7, #20
 8023e52:	46bd      	mov	sp, r7
 8023e54:	bd90      	pop	{r4, r7, pc}

08023e56 <cs43l22_Beep>:

uint32_t cs43l22_Beep(uint16_t DeviceAddr, uint8_t Mode, uint8_t Mix) {
 8023e56:	b580      	push	{r7, lr}
 8023e58:	b084      	sub	sp, #16
 8023e5a:	af00      	add	r7, sp, #0
 8023e5c:	4603      	mov	r3, r0
 8023e5e:	80fb      	strh	r3, [r7, #6]
 8023e60:	460b      	mov	r3, r1
 8023e62:	717b      	strb	r3, [r7, #5]
 8023e64:	4613      	mov	r3, r2
 8023e66:	713b      	strb	r3, [r7, #4]
    uint32_t counter = 0;
 8023e68:	2300      	movs	r3, #0
 8023e6a:	60fb      	str	r3, [r7, #12]

    /* Set mode beep play and mix with serial sound*/
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_BEEP_TONE_CFG, (Mode << 6) | (Mix << 5));
 8023e6c:	88fb      	ldrh	r3, [r7, #6]
 8023e6e:	b2d8      	uxtb	r0, r3
 8023e70:	797b      	ldrb	r3, [r7, #5]
 8023e72:	019b      	lsls	r3, r3, #6
 8023e74:	b25a      	sxtb	r2, r3
 8023e76:	793b      	ldrb	r3, [r7, #4]
 8023e78:	015b      	lsls	r3, r3, #5
 8023e7a:	b25b      	sxtb	r3, r3
 8023e7c:	4313      	orrs	r3, r2
 8023e7e:	b25b      	sxtb	r3, r3
 8023e80:	b2db      	uxtb	r3, r3
 8023e82:	461a      	mov	r2, r3
 8023e84:	211e      	movs	r1, #30
 8023e86:	f000 f879 	bl	8023f7c <CODEC_IO_Write>
 8023e8a:	4603      	mov	r3, r0
 8023e8c:	461a      	mov	r2, r3
 8023e8e:	68fb      	ldr	r3, [r7, #12]
 8023e90:	4413      	add	r3, r2
 8023e92:	60fb      	str	r3, [r7, #12]

    return counter;
 8023e94:	68fb      	ldr	r3, [r7, #12]
}
 8023e96:	4618      	mov	r0, r3
 8023e98:	3710      	adds	r7, #16
 8023e9a:	46bd      	mov	sp, r7
 8023e9c:	bd80      	pop	{r7, pc}
	...

08023ea0 <AUDIO_IO_Init>:

/********************************* LINK AUDIO *********************************/
/**
 * @brief  Initializes Audio low level.
 */
void AUDIO_IO_Init(void) {
 8023ea0:	b580      	push	{r7, lr}
 8023ea2:	af00      	add	r7, sp, #0
    /* Power Down the codec */
    HAL_GPIO_WritePin(AUDIO_RESET_GPIO, AUDIO_RESET_PIN, GPIO_PIN_RESET);
 8023ea4:	2200      	movs	r2, #0
 8023ea6:	2110      	movs	r1, #16
 8023ea8:	4808      	ldr	r0, [pc, #32]	; (8023ecc <AUDIO_IO_Init+0x2c>)
 8023eaa:	f00c f8f9 	bl	80300a0 <HAL_GPIO_WritePin>
    /* Wait for a delay to insure registers erasing */
    _DelayMS(500);
 8023eae:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8023eb2:	f01b fd0b 	bl	803f8cc <_DelayMS>
    /* Power on the codec */
    HAL_GPIO_WritePin(AUDIO_RESET_GPIO, AUDIO_RESET_PIN, GPIO_PIN_SET);
 8023eb6:	2201      	movs	r2, #1
 8023eb8:	2110      	movs	r1, #16
 8023eba:	4804      	ldr	r0, [pc, #16]	; (8023ecc <AUDIO_IO_Init+0x2c>)
 8023ebc:	f00c f8f0 	bl	80300a0 <HAL_GPIO_WritePin>
    /* Wait for a delay to insure registers erasing */
    _DelayMS(500);
 8023ec0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8023ec4:	f01b fd02 	bl	803f8cc <_DelayMS>
}
 8023ec8:	bf00      	nop
 8023eca:	bd80      	pop	{r7, pc}
 8023ecc:	40020c00 	.word	0x40020c00

08023ed0 <AUDIO_IO_Write>:
 * @brief  Writes a single data.
 * @param  Addr: I2C address
 * @param  Reg: Reg address
 * @param  Value: Data to be written
 */
void AUDIO_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value) {
 8023ed0:	b580      	push	{r7, lr}
 8023ed2:	b088      	sub	sp, #32
 8023ed4:	af04      	add	r7, sp, #16
 8023ed6:	4603      	mov	r3, r0
 8023ed8:	71fb      	strb	r3, [r7, #7]
 8023eda:	460b      	mov	r3, r1
 8023edc:	71bb      	strb	r3, [r7, #6]
 8023ede:	4613      	mov	r3, r2
 8023ee0:	717b      	strb	r3, [r7, #5]
    HAL_StatusTypeDef status = HAL_OK;
 8023ee2:	2300      	movs	r3, #0
 8023ee4:	73fb      	strb	r3, [r7, #15]

    status = HAL_I2C_Mem_Write(&hi2c1, Addr, (uint16_t) Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1, I2Cx_TIMEOUT_MAX);
 8023ee6:	79fb      	ldrb	r3, [r7, #7]
 8023ee8:	b299      	uxth	r1, r3
 8023eea:	79bb      	ldrb	r3, [r7, #6]
 8023eec:	b29a      	uxth	r2, r3
 8023eee:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8023ef2:	9302      	str	r3, [sp, #8]
 8023ef4:	2301      	movs	r3, #1
 8023ef6:	9301      	str	r3, [sp, #4]
 8023ef8:	1d7b      	adds	r3, r7, #5
 8023efa:	9300      	str	r3, [sp, #0]
 8023efc:	2301      	movs	r3, #1
 8023efe:	4808      	ldr	r0, [pc, #32]	; (8023f20 <AUDIO_IO_Write+0x50>)
 8023f00:	f00c fb50 	bl	80305a4 <HAL_I2C_Mem_Write>
 8023f04:	4603      	mov	r3, r0
 8023f06:	73fb      	strb	r3, [r7, #15]

    /* Check the communication status */
    if (status != HAL_OK) {
 8023f08:	7bfb      	ldrb	r3, [r7, #15]
 8023f0a:	2b00      	cmp	r3, #0
 8023f0c:	d003      	beq.n	8023f16 <AUDIO_IO_Write+0x46>
        /* Execute user timeout callback */
        I2Cx_Error(Addr);
 8023f0e:	79fb      	ldrb	r3, [r7, #7]
 8023f10:	4618      	mov	r0, r3
 8023f12:	f000 f8b9 	bl	8024088 <I2Cx_Error>
    }
}
 8023f16:	bf00      	nop
 8023f18:	3710      	adds	r7, #16
 8023f1a:	46bd      	mov	sp, r7
 8023f1c:	bd80      	pop	{r7, pc}
 8023f1e:	bf00      	nop
 8023f20:	20008534 	.word	0x20008534

08023f24 <AUDIO_IO_Read>:
 * @brief  Reads a single data.
 * @param  Addr: I2C address
 * @param  Reg: Reg address
 * @retval Data to be read
 */
uint8_t AUDIO_IO_Read(uint8_t Addr, uint8_t Reg) {
 8023f24:	b580      	push	{r7, lr}
 8023f26:	b088      	sub	sp, #32
 8023f28:	af04      	add	r7, sp, #16
 8023f2a:	4603      	mov	r3, r0
 8023f2c:	460a      	mov	r2, r1
 8023f2e:	71fb      	strb	r3, [r7, #7]
 8023f30:	4613      	mov	r3, r2
 8023f32:	71bb      	strb	r3, [r7, #6]
    HAL_StatusTypeDef status = HAL_OK;
 8023f34:	2300      	movs	r3, #0
 8023f36:	73fb      	strb	r3, [r7, #15]
    uint8_t value = 0;
 8023f38:	2300      	movs	r3, #0
 8023f3a:	73bb      	strb	r3, [r7, #14]

    status = HAL_I2C_Mem_Read(&hi2c1, Addr, (uint16_t) Reg, I2C_MEMADD_SIZE_8BIT, &value, 1, I2Cx_TIMEOUT_MAX);
 8023f3c:	79fb      	ldrb	r3, [r7, #7]
 8023f3e:	b299      	uxth	r1, r3
 8023f40:	79bb      	ldrb	r3, [r7, #6]
 8023f42:	b29a      	uxth	r2, r3
 8023f44:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8023f48:	9302      	str	r3, [sp, #8]
 8023f4a:	2301      	movs	r3, #1
 8023f4c:	9301      	str	r3, [sp, #4]
 8023f4e:	f107 030e 	add.w	r3, r7, #14
 8023f52:	9300      	str	r3, [sp, #0]
 8023f54:	2301      	movs	r3, #1
 8023f56:	4808      	ldr	r0, [pc, #32]	; (8023f78 <AUDIO_IO_Read+0x54>)
 8023f58:	f00c fc1e 	bl	8030798 <HAL_I2C_Mem_Read>
 8023f5c:	4603      	mov	r3, r0
 8023f5e:	73fb      	strb	r3, [r7, #15]

    /* Check the communication status */
    if (status != HAL_OK) {
 8023f60:	7bfb      	ldrb	r3, [r7, #15]
 8023f62:	2b00      	cmp	r3, #0
 8023f64:	d003      	beq.n	8023f6e <AUDIO_IO_Read+0x4a>
        /* Execute user timeout callback */
        I2Cx_Error(Addr);
 8023f66:	79fb      	ldrb	r3, [r7, #7]
 8023f68:	4618      	mov	r0, r3
 8023f6a:	f000 f88d 	bl	8024088 <I2Cx_Error>
    }
    return value;
 8023f6e:	7bbb      	ldrb	r3, [r7, #14]
}
 8023f70:	4618      	mov	r0, r3
 8023f72:	3710      	adds	r7, #16
 8023f74:	46bd      	mov	sp, r7
 8023f76:	bd80      	pop	{r7, pc}
 8023f78:	20008534 	.word	0x20008534

08023f7c <CODEC_IO_Write>:
 * @param  Addr: I2C address
 * @param  Reg: Reg address
 * @param  Value: Data to be written
 * @retval None
 */
static uint8_t CODEC_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value) {
 8023f7c:	b580      	push	{r7, lr}
 8023f7e:	b084      	sub	sp, #16
 8023f80:	af00      	add	r7, sp, #0
 8023f82:	4603      	mov	r3, r0
 8023f84:	71fb      	strb	r3, [r7, #7]
 8023f86:	460b      	mov	r3, r1
 8023f88:	71bb      	strb	r3, [r7, #6]
 8023f8a:	4613      	mov	r3, r2
 8023f8c:	717b      	strb	r3, [r7, #5]
    uint32_t result = 0;
 8023f8e:	2300      	movs	r3, #0
 8023f90:	60fb      	str	r3, [r7, #12]

    AUDIO_IO_Write(Addr, Reg, Value);
 8023f92:	797a      	ldrb	r2, [r7, #5]
 8023f94:	79b9      	ldrb	r1, [r7, #6]
 8023f96:	79fb      	ldrb	r3, [r7, #7]
 8023f98:	4618      	mov	r0, r3
 8023f9a:	f7ff ff99 	bl	8023ed0 <AUDIO_IO_Write>
#ifdef VERIFY_WRITTENDATA
	/* Verify that the data has been correctly written */
	result = (AUDIO_IO_Read(Addr, Reg) == Value)? 0:1;
#endif /* VERIFY_WRITTENDATA */

    return result;
 8023f9e:	68fb      	ldr	r3, [r7, #12]
 8023fa0:	b2db      	uxtb	r3, r3
}
 8023fa2:	4618      	mov	r0, r3
 8023fa4:	3710      	adds	r7, #16
 8023fa6:	46bd      	mov	sp, r7
 8023fa8:	bd80      	pop	{r7, pc}
 8023faa:	0000      	movs	r0, r0
 8023fac:	0000      	movs	r0, r0
	...

08023fb0 <VOLUME_CONVERT>:

static uint8_t VOLUME_CONVERT(uint8_t Volume) {
 8023fb0:	b590      	push	{r4, r7, lr}
 8023fb2:	b089      	sub	sp, #36	; 0x24
 8023fb4:	af00      	add	r7, sp, #0
 8023fb6:	4603      	mov	r3, r0
 8023fb8:	71fb      	strb	r3, [r7, #7]
    uint64_t Vol, Multiplier = pow(10, 10);
 8023fba:	a431      	add	r4, pc, #196	; (adr r4, 8024080 <VOLUME_CONVERT+0xd0>)
 8023fbc:	e9d4 3400 	ldrd	r3, r4, [r4]
 8023fc0:	e9c7 3406 	strd	r3, r4, [r7, #24]
    uint8_t Log, Result;

    // change zero to 1
    Volume = Volume ? Volume : 1;
 8023fc4:	79fb      	ldrb	r3, [r7, #7]
 8023fc6:	2b00      	cmp	r3, #0
 8023fc8:	d001      	beq.n	8023fce <VOLUME_CONVERT+0x1e>
 8023fca:	79fb      	ldrb	r3, [r7, #7]
 8023fcc:	e000      	b.n	8023fd0 <VOLUME_CONVERT+0x20>
 8023fce:	2301      	movs	r3, #1
 8023fd0:	71fb      	strb	r3, [r7, #7]

    // expand resolution
    Vol = Volume > 100 ? Multiplier : (uint64_t) ((Volume * Multiplier) / 100);
 8023fd2:	79fb      	ldrb	r3, [r7, #7]
 8023fd4:	2b64      	cmp	r3, #100	; 0x64
 8023fd6:	d817      	bhi.n	8024008 <VOLUME_CONVERT+0x58>
 8023fd8:	79fb      	ldrb	r3, [r7, #7]
 8023fda:	f04f 0400 	mov.w	r4, #0
 8023fde:	69ba      	ldr	r2, [r7, #24]
 8023fe0:	fb04 f102 	mul.w	r1, r4, r2
 8023fe4:	69fa      	ldr	r2, [r7, #28]
 8023fe6:	fb03 f202 	mul.w	r2, r3, r2
 8023fea:	440a      	add	r2, r1
 8023fec:	69b9      	ldr	r1, [r7, #24]
 8023fee:	fba1 0103 	umull	r0, r1, r1, r3
 8023ff2:	1853      	adds	r3, r2, r1
 8023ff4:	4619      	mov	r1, r3
 8023ff6:	f04f 0264 	mov.w	r2, #100	; 0x64
 8023ffa:	f04f 0300 	mov.w	r3, #0
 8023ffe:	f7fc fe7b 	bl	8020cf8 <__aeabi_uldivmod>
 8024002:	4603      	mov	r3, r0
 8024004:	460c      	mov	r4, r1
 8024006:	e001      	b.n	802400c <VOLUME_CONVERT+0x5c>
 8024008:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 802400c:	e9c7 3404 	strd	r3, r4, [r7, #16]

    // convert linear to logarithmic (scale 100)
    Log = (uint8_t) (10 * log10(1 + Vol));
 8024010:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8024014:	1c59      	adds	r1, r3, #1
 8024016:	f144 0200 	adc.w	r2, r4, #0
 802401a:	4608      	mov	r0, r1
 802401c:	4611      	mov	r1, r2
 802401e:	f7fc faed 	bl	80205fc <__aeabi_ul2d>
 8024022:	4603      	mov	r3, r0
 8024024:	460c      	mov	r4, r1
 8024026:	ec44 3b10 	vmov	d0, r3, r4
 802402a:	f01d ff71 	bl	8041f10 <log10>
 802402e:	ec51 0b10 	vmov	r0, r1, d0
 8024032:	f04f 0200 	mov.w	r2, #0
 8024036:	4b10      	ldr	r3, [pc, #64]	; (8024078 <VOLUME_CONVERT+0xc8>)
 8024038:	f7fc fb16 	bl	8020668 <__aeabi_dmul>
 802403c:	4603      	mov	r3, r0
 802403e:	460c      	mov	r4, r1
 8024040:	4618      	mov	r0, r3
 8024042:	4621      	mov	r1, r4
 8024044:	f7fc fde8 	bl	8020c18 <__aeabi_d2uiz>
 8024048:	4603      	mov	r3, r0
 802404a:	73fb      	strb	r3, [r7, #15]

    // scale 100 to 255
    Result = Log > 100 ? 255 : (uint8_t) ((Log * 255) / 100);
 802404c:	7bfb      	ldrb	r3, [r7, #15]
 802404e:	2b64      	cmp	r3, #100	; 0x64
 8024050:	d80b      	bhi.n	802406a <VOLUME_CONVERT+0xba>
 8024052:	7bfa      	ldrb	r2, [r7, #15]
 8024054:	4613      	mov	r3, r2
 8024056:	021b      	lsls	r3, r3, #8
 8024058:	1a9b      	subs	r3, r3, r2
 802405a:	4a08      	ldr	r2, [pc, #32]	; (802407c <VOLUME_CONVERT+0xcc>)
 802405c:	fb82 1203 	smull	r1, r2, r2, r3
 8024060:	1152      	asrs	r2, r2, #5
 8024062:	17db      	asrs	r3, r3, #31
 8024064:	1ad3      	subs	r3, r2, r3
 8024066:	b2db      	uxtb	r3, r3
 8024068:	e000      	b.n	802406c <VOLUME_CONVERT+0xbc>
 802406a:	23ff      	movs	r3, #255	; 0xff
 802406c:	73bb      	strb	r3, [r7, #14]

    return Result;
 802406e:	7bbb      	ldrb	r3, [r7, #14]
}
 8024070:	4618      	mov	r0, r3
 8024072:	3724      	adds	r7, #36	; 0x24
 8024074:	46bd      	mov	sp, r7
 8024076:	bd90      	pop	{r4, r7, pc}
 8024078:	40240000 	.word	0x40240000
 802407c:	51eb851f 	.word	0x51eb851f
 8024080:	540be400 	.word	0x540be400
 8024084:	00000002 	.word	0x00000002

08024088 <I2Cx_Error>:

/**
 * @brief  Manages error callback by re-initializing I2C.
 * @param  Addr: I2C Address
 */
static void I2Cx_Error(uint8_t Addr) {
 8024088:	b580      	push	{r7, lr}
 802408a:	b082      	sub	sp, #8
 802408c:	af00      	add	r7, sp, #0
 802408e:	4603      	mov	r3, r0
 8024090:	71fb      	strb	r3, [r7, #7]
    /* De-initialize the I2C communication bus */
    HAL_I2C_MspDeInit(&hi2c1);
 8024092:	4805      	ldr	r0, [pc, #20]	; (80240a8 <I2Cx_Error+0x20>)
 8024094:	f007 fbc8 	bl	802b828 <HAL_I2C_MspDeInit>

    /* Re-Initialize the I2C communication bus */
    HAL_I2C_MspInit(&hi2c1);
 8024098:	4803      	ldr	r0, [pc, #12]	; (80240a8 <I2Cx_Error+0x20>)
 802409a:	f007 facf 	bl	802b63c <HAL_I2C_MspInit>
}
 802409e:	bf00      	nop
 80240a0:	3708      	adds	r7, #8
 80240a2:	46bd      	mov	sp, r7
 80240a4:	bd80      	pop	{r7, pc}
 80240a6:	bf00      	nop
 80240a8:	20008534 	.word	0x20008534

080240ac <FZ3387_SET_POWER>:
/* Public variables -----------------------------------------------------------*/
packet_t packet;
finger_t finger;

/* Public functions implementation ---------------------------------------------*/
void FZ3387_SET_POWER(uint8_t state) {
 80240ac:	b580      	push	{r7, lr}
 80240ae:	b082      	sub	sp, #8
 80240b0:	af00      	add	r7, sp, #0
 80240b2:	4603      	mov	r3, r0
 80240b4:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(EXT_FINGER_MCU_PWR_GPIO_Port, EXT_FINGER_MCU_PWR_Pin, !state);
 80240b6:	79fb      	ldrb	r3, [r7, #7]
 80240b8:	2b00      	cmp	r3, #0
 80240ba:	bf0c      	ite	eq
 80240bc:	2301      	moveq	r3, #1
 80240be:	2300      	movne	r3, #0
 80240c0:	b2db      	uxtb	r3, r3
 80240c2:	461a      	mov	r2, r3
 80240c4:	2104      	movs	r1, #4
 80240c6:	4805      	ldr	r0, [pc, #20]	; (80240dc <FZ3387_SET_POWER+0x30>)
 80240c8:	f00b ffea 	bl	80300a0 <HAL_GPIO_WritePin>
    _DelayMS(500);
 80240cc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80240d0:	f01b fbfc 	bl	803f8cc <_DelayMS>
}
 80240d4:	bf00      	nop
 80240d6:	3708      	adds	r7, #8
 80240d8:	46bd      	mov	sp, r7
 80240da:	bd80      	pop	{r7, pc}
 80240dc:	40020800 	.word	0x40020800

080240e0 <FZ3387_SERIAL_WRITE>:

void FZ3387_SERIAL_WRITE(uint8_t c) {
 80240e0:	b580      	push	{r7, lr}
 80240e2:	b082      	sub	sp, #8
 80240e4:	af00      	add	r7, sp, #0
 80240e6:	4603      	mov	r3, r0
 80240e8:	71fb      	strb	r3, [r7, #7]
    FINGER_Transmit8(&c);
 80240ea:	1dfb      	adds	r3, r7, #7
 80240ec:	4618      	mov	r0, r3
 80240ee:	f7fe fa25 	bl	802253c <FINGER_Transmit8>
}
 80240f2:	bf00      	nop
 80240f4:	3708      	adds	r7, #8
 80240f6:	46bd      	mov	sp, r7
 80240f8:	bd80      	pop	{r7, pc}

080240fa <FZ3387_SERIAL_WRITE_U16>:

void FZ3387_SERIAL_WRITE_U16(uint16_t cc) {
 80240fa:	b580      	push	{r7, lr}
 80240fc:	b082      	sub	sp, #8
 80240fe:	af00      	add	r7, sp, #0
 8024100:	4603      	mov	r3, r0
 8024102:	80fb      	strh	r3, [r7, #6]
    FZ3387_SERIAL_WRITE((uint8_t) (cc >> 8));
 8024104:	88fb      	ldrh	r3, [r7, #6]
 8024106:	0a1b      	lsrs	r3, r3, #8
 8024108:	b29b      	uxth	r3, r3
 802410a:	b2db      	uxtb	r3, r3
 802410c:	4618      	mov	r0, r3
 802410e:	f7ff ffe7 	bl	80240e0 <FZ3387_SERIAL_WRITE>
    FZ3387_SERIAL_WRITE((uint8_t) (cc & 0xFF));
 8024112:	88fb      	ldrh	r3, [r7, #6]
 8024114:	b2db      	uxtb	r3, r3
 8024116:	4618      	mov	r0, r3
 8024118:	f7ff ffe2 	bl	80240e0 <FZ3387_SERIAL_WRITE>
}
 802411c:	bf00      	nop
 802411e:	3708      	adds	r7, #8
 8024120:	46bd      	mov	sp, r7
 8024122:	bd80      	pop	{r7, pc}

08024124 <FZ3387_writeStructuredPacket>:
 @brief   Helper function to process a packet and send it over UART to the sensor
 @param   packet A structure containing the bytes to transmit
 */
/**************************************************************************/

void FZ3387_writeStructuredPacket(void) {
 8024124:	b580      	push	{r7, lr}
 8024126:	b082      	sub	sp, #8
 8024128:	af00      	add	r7, sp, #0
    FINGER_Reset_Buffer();
 802412a:	f7fe f9f5 	bl	8022518 <FINGER_Reset_Buffer>

    FZ3387_SERIAL_WRITE_U16(packet.start_code);
 802412e:	4b2c      	ldr	r3, [pc, #176]	; (80241e0 <FZ3387_writeStructuredPacket+0xbc>)
 8024130:	881b      	ldrh	r3, [r3, #0]
 8024132:	4618      	mov	r0, r3
 8024134:	f7ff ffe1 	bl	80240fa <FZ3387_SERIAL_WRITE_U16>
    FZ3387_SERIAL_WRITE(packet.address[0]);
 8024138:	4b29      	ldr	r3, [pc, #164]	; (80241e0 <FZ3387_writeStructuredPacket+0xbc>)
 802413a:	789b      	ldrb	r3, [r3, #2]
 802413c:	4618      	mov	r0, r3
 802413e:	f7ff ffcf 	bl	80240e0 <FZ3387_SERIAL_WRITE>
    FZ3387_SERIAL_WRITE(packet.address[1]);
 8024142:	4b27      	ldr	r3, [pc, #156]	; (80241e0 <FZ3387_writeStructuredPacket+0xbc>)
 8024144:	78db      	ldrb	r3, [r3, #3]
 8024146:	4618      	mov	r0, r3
 8024148:	f7ff ffca 	bl	80240e0 <FZ3387_SERIAL_WRITE>
    FZ3387_SERIAL_WRITE(packet.address[2]);
 802414c:	4b24      	ldr	r3, [pc, #144]	; (80241e0 <FZ3387_writeStructuredPacket+0xbc>)
 802414e:	791b      	ldrb	r3, [r3, #4]
 8024150:	4618      	mov	r0, r3
 8024152:	f7ff ffc5 	bl	80240e0 <FZ3387_SERIAL_WRITE>
    FZ3387_SERIAL_WRITE(packet.address[3]);
 8024156:	4b22      	ldr	r3, [pc, #136]	; (80241e0 <FZ3387_writeStructuredPacket+0xbc>)
 8024158:	795b      	ldrb	r3, [r3, #5]
 802415a:	4618      	mov	r0, r3
 802415c:	f7ff ffc0 	bl	80240e0 <FZ3387_SERIAL_WRITE>
    FZ3387_SERIAL_WRITE(packet.type);
 8024160:	4b1f      	ldr	r3, [pc, #124]	; (80241e0 <FZ3387_writeStructuredPacket+0xbc>)
 8024162:	799b      	ldrb	r3, [r3, #6]
 8024164:	4618      	mov	r0, r3
 8024166:	f7ff ffbb 	bl	80240e0 <FZ3387_SERIAL_WRITE>

    uint16_t wire_length = packet.length + 2;
 802416a:	4b1d      	ldr	r3, [pc, #116]	; (80241e0 <FZ3387_writeStructuredPacket+0xbc>)
 802416c:	891b      	ldrh	r3, [r3, #8]
 802416e:	3302      	adds	r3, #2
 8024170:	807b      	strh	r3, [r7, #2]
    FZ3387_SERIAL_WRITE_U16(wire_length);
 8024172:	887b      	ldrh	r3, [r7, #2]
 8024174:	4618      	mov	r0, r3
 8024176:	f7ff ffc0 	bl	80240fa <FZ3387_SERIAL_WRITE_U16>

    uint16_t sum = ((wire_length) >> 8) + ((wire_length) & 0xFF) + packet.type;
 802417a:	887b      	ldrh	r3, [r7, #2]
 802417c:	0a1b      	lsrs	r3, r3, #8
 802417e:	b29a      	uxth	r2, r3
 8024180:	887b      	ldrh	r3, [r7, #2]
 8024182:	b2db      	uxtb	r3, r3
 8024184:	b29b      	uxth	r3, r3
 8024186:	4413      	add	r3, r2
 8024188:	b29a      	uxth	r2, r3
 802418a:	4b15      	ldr	r3, [pc, #84]	; (80241e0 <FZ3387_writeStructuredPacket+0xbc>)
 802418c:	799b      	ldrb	r3, [r3, #6]
 802418e:	b29b      	uxth	r3, r3
 8024190:	4413      	add	r3, r2
 8024192:	80fb      	strh	r3, [r7, #6]
    for (uint8_t i = 0; i < packet.length; i++) {
 8024194:	2300      	movs	r3, #0
 8024196:	717b      	strb	r3, [r7, #5]
 8024198:	e011      	b.n	80241be <FZ3387_writeStructuredPacket+0x9a>
        FZ3387_SERIAL_WRITE(packet.data[i]);
 802419a:	797b      	ldrb	r3, [r7, #5]
 802419c:	4a10      	ldr	r2, [pc, #64]	; (80241e0 <FZ3387_writeStructuredPacket+0xbc>)
 802419e:	4413      	add	r3, r2
 80241a0:	7a9b      	ldrb	r3, [r3, #10]
 80241a2:	4618      	mov	r0, r3
 80241a4:	f7ff ff9c 	bl	80240e0 <FZ3387_SERIAL_WRITE>
        sum += packet.data[i];
 80241a8:	797b      	ldrb	r3, [r7, #5]
 80241aa:	4a0d      	ldr	r2, [pc, #52]	; (80241e0 <FZ3387_writeStructuredPacket+0xbc>)
 80241ac:	4413      	add	r3, r2
 80241ae:	7a9b      	ldrb	r3, [r3, #10]
 80241b0:	b29a      	uxth	r2, r3
 80241b2:	88fb      	ldrh	r3, [r7, #6]
 80241b4:	4413      	add	r3, r2
 80241b6:	80fb      	strh	r3, [r7, #6]
    for (uint8_t i = 0; i < packet.length; i++) {
 80241b8:	797b      	ldrb	r3, [r7, #5]
 80241ba:	3301      	adds	r3, #1
 80241bc:	717b      	strb	r3, [r7, #5]
 80241be:	797b      	ldrb	r3, [r7, #5]
 80241c0:	b29a      	uxth	r2, r3
 80241c2:	4b07      	ldr	r3, [pc, #28]	; (80241e0 <FZ3387_writeStructuredPacket+0xbc>)
 80241c4:	891b      	ldrh	r3, [r3, #8]
 80241c6:	429a      	cmp	r2, r3
 80241c8:	d3e7      	bcc.n	802419a <FZ3387_writeStructuredPacket+0x76>
    }

    FZ3387_SERIAL_WRITE_U16(sum);
 80241ca:	88fb      	ldrh	r3, [r7, #6]
 80241cc:	4618      	mov	r0, r3
 80241ce:	f7ff ff94 	bl	80240fa <FZ3387_SERIAL_WRITE_U16>

    _DelayMS(250);
 80241d2:	20fa      	movs	r0, #250	; 0xfa
 80241d4:	f01b fb7a 	bl	803f8cc <_DelayMS>
}
 80241d8:	bf00      	nop
 80241da:	3708      	adds	r7, #8
 80241dc:	46bd      	mov	sp, r7
 80241de:	bd80      	pop	{r7, pc}
 80241e0:	20008378 	.word	0x20008378

080241e4 <FZ3387_getStructuredPacket>:
 @param   timeout how many milliseconds we're willing to wait
 @returns <code>FINGERPRINT_OK</code> on success
 @returns <code>FINGERPRINT_TIMEOUT</code> or <code>FINGERPRINT_BADPACKET</code> on failure
 */
/**************************************************************************/
uint8_t FZ3387_getStructuredPacket(void) {
 80241e4:	b480      	push	{r7}
 80241e6:	b083      	sub	sp, #12
 80241e8:	af00      	add	r7, sp, #0
    uint8_t byte;
    uint16_t idx = 0;
 80241ea:	2300      	movs	r3, #0
 80241ec:	80fb      	strh	r3, [r7, #6]

    while (1) {
        byte = FINGER_UART_RX[idx];
 80241ee:	88fb      	ldrh	r3, [r7, #6]
 80241f0:	4a36      	ldr	r2, [pc, #216]	; (80242cc <FZ3387_getStructuredPacket+0xe8>)
 80241f2:	5cd3      	ldrb	r3, [r2, r3]
 80241f4:	717b      	strb	r3, [r7, #5]

        switch (idx) {
 80241f6:	88fb      	ldrh	r3, [r7, #6]
 80241f8:	2b08      	cmp	r3, #8
 80241fa:	d84c      	bhi.n	8024296 <FZ3387_getStructuredPacket+0xb2>
 80241fc:	a201      	add	r2, pc, #4	; (adr r2, 8024204 <FZ3387_getStructuredPacket+0x20>)
 80241fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8024202:	bf00      	nop
 8024204:	08024229 	.word	0x08024229
 8024208:	08024241 	.word	0x08024241
 802420c:	08024261 	.word	0x08024261
 8024210:	08024261 	.word	0x08024261
 8024214:	08024261 	.word	0x08024261
 8024218:	08024261 	.word	0x08024261
 802421c:	0802426f 	.word	0x0802426f
 8024220:	08024277 	.word	0x08024277
 8024224:	08024285 	.word	0x08024285
            case 0:
                if (byte != (FINGERPRINT_STARTCODE >> 8)) {
 8024228:	797b      	ldrb	r3, [r7, #5]
 802422a:	2bef      	cmp	r3, #239	; 0xef
 802422c:	d001      	beq.n	8024232 <FZ3387_getStructuredPacket+0x4e>
                    // continue;
                    return FINGERPRINT_BADPACKET;
 802422e:	23fe      	movs	r3, #254	; 0xfe
 8024230:	e046      	b.n	80242c0 <FZ3387_getStructuredPacket+0xdc>
                }
                packet.start_code = (uint16_t) byte << 8;
 8024232:	797b      	ldrb	r3, [r7, #5]
 8024234:	b29b      	uxth	r3, r3
 8024236:	021b      	lsls	r3, r3, #8
 8024238:	b29a      	uxth	r2, r3
 802423a:	4b25      	ldr	r3, [pc, #148]	; (80242d0 <FZ3387_getStructuredPacket+0xec>)
 802423c:	801a      	strh	r2, [r3, #0]
                break;
 802423e:	e03b      	b.n	80242b8 <FZ3387_getStructuredPacket+0xd4>
            case 1:
                packet.start_code |= byte;
 8024240:	4b23      	ldr	r3, [pc, #140]	; (80242d0 <FZ3387_getStructuredPacket+0xec>)
 8024242:	881a      	ldrh	r2, [r3, #0]
 8024244:	797b      	ldrb	r3, [r7, #5]
 8024246:	b29b      	uxth	r3, r3
 8024248:	4313      	orrs	r3, r2
 802424a:	b29a      	uxth	r2, r3
 802424c:	4b20      	ldr	r3, [pc, #128]	; (80242d0 <FZ3387_getStructuredPacket+0xec>)
 802424e:	801a      	strh	r2, [r3, #0]
                if (packet.start_code != FINGERPRINT_STARTCODE) {
 8024250:	4b1f      	ldr	r3, [pc, #124]	; (80242d0 <FZ3387_getStructuredPacket+0xec>)
 8024252:	881b      	ldrh	r3, [r3, #0]
 8024254:	f64e 7201 	movw	r2, #61185	; 0xef01
 8024258:	4293      	cmp	r3, r2
 802425a:	d02a      	beq.n	80242b2 <FZ3387_getStructuredPacket+0xce>
                    return FINGERPRINT_BADPACKET;
 802425c:	23fe      	movs	r3, #254	; 0xfe
 802425e:	e02f      	b.n	80242c0 <FZ3387_getStructuredPacket+0xdc>
                break;
            case 2:
                case 3:
                case 4:
                case 5:
                packet.address[idx - 2] = byte;
 8024260:	88fb      	ldrh	r3, [r7, #6]
 8024262:	3b02      	subs	r3, #2
 8024264:	4a1a      	ldr	r2, [pc, #104]	; (80242d0 <FZ3387_getStructuredPacket+0xec>)
 8024266:	4413      	add	r3, r2
 8024268:	797a      	ldrb	r2, [r7, #5]
 802426a:	709a      	strb	r2, [r3, #2]
                break;
 802426c:	e024      	b.n	80242b8 <FZ3387_getStructuredPacket+0xd4>
            case 6:
                packet.type = byte;
 802426e:	4a18      	ldr	r2, [pc, #96]	; (80242d0 <FZ3387_getStructuredPacket+0xec>)
 8024270:	797b      	ldrb	r3, [r7, #5]
 8024272:	7193      	strb	r3, [r2, #6]
                break;
 8024274:	e020      	b.n	80242b8 <FZ3387_getStructuredPacket+0xd4>
            case 7:
                packet.length = (uint16_t) byte << 8;
 8024276:	797b      	ldrb	r3, [r7, #5]
 8024278:	b29b      	uxth	r3, r3
 802427a:	021b      	lsls	r3, r3, #8
 802427c:	b29a      	uxth	r2, r3
 802427e:	4b14      	ldr	r3, [pc, #80]	; (80242d0 <FZ3387_getStructuredPacket+0xec>)
 8024280:	811a      	strh	r2, [r3, #8]
                break;
 8024282:	e019      	b.n	80242b8 <FZ3387_getStructuredPacket+0xd4>
            case 8:
                packet.length |= byte;
 8024284:	4b12      	ldr	r3, [pc, #72]	; (80242d0 <FZ3387_getStructuredPacket+0xec>)
 8024286:	891a      	ldrh	r2, [r3, #8]
 8024288:	797b      	ldrb	r3, [r7, #5]
 802428a:	b29b      	uxth	r3, r3
 802428c:	4313      	orrs	r3, r2
 802428e:	b29a      	uxth	r2, r3
 8024290:	4b0f      	ldr	r3, [pc, #60]	; (80242d0 <FZ3387_getStructuredPacket+0xec>)
 8024292:	811a      	strh	r2, [r3, #8]
                break;
 8024294:	e010      	b.n	80242b8 <FZ3387_getStructuredPacket+0xd4>
            default:
                packet.data[idx - 9] = byte;
 8024296:	88fb      	ldrh	r3, [r7, #6]
 8024298:	3b09      	subs	r3, #9
 802429a:	4a0d      	ldr	r2, [pc, #52]	; (80242d0 <FZ3387_getStructuredPacket+0xec>)
 802429c:	4413      	add	r3, r2
 802429e:	797a      	ldrb	r2, [r7, #5]
 80242a0:	729a      	strb	r2, [r3, #10]
                if ((idx - 8) == packet.length) {
 80242a2:	88fb      	ldrh	r3, [r7, #6]
 80242a4:	3b08      	subs	r3, #8
 80242a6:	4a0a      	ldr	r2, [pc, #40]	; (80242d0 <FZ3387_getStructuredPacket+0xec>)
 80242a8:	8912      	ldrh	r2, [r2, #8]
 80242aa:	4293      	cmp	r3, r2
 80242ac:	d103      	bne.n	80242b6 <FZ3387_getStructuredPacket+0xd2>
                    return FINGERPRINT_OK;
 80242ae:	2300      	movs	r3, #0
 80242b0:	e006      	b.n	80242c0 <FZ3387_getStructuredPacket+0xdc>
                break;
 80242b2:	bf00      	nop
 80242b4:	e000      	b.n	80242b8 <FZ3387_getStructuredPacket+0xd4>
                }
                break;
 80242b6:	bf00      	nop
        }
        idx++;
 80242b8:	88fb      	ldrh	r3, [r7, #6]
 80242ba:	3301      	adds	r3, #1
 80242bc:	80fb      	strh	r3, [r7, #6]
        byte = FINGER_UART_RX[idx];
 80242be:	e796      	b.n	80241ee <FZ3387_getStructuredPacket+0xa>
    }

    // Shouldn't get here so...
    return FINGERPRINT_BADPACKET;
}
 80242c0:	4618      	mov	r0, r3
 80242c2:	370c      	adds	r7, #12
 80242c4:	46bd      	mov	sp, r7
 80242c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80242ca:	4770      	bx	lr
 80242cc:	20008068 	.word	0x20008068
 80242d0:	20008378 	.word	0x20008378

080242d4 <FZ3387_SendCmdPacket>:
/**************************************************************************/
/*!
 @brief Send command packet
 */
/**************************************************************************/
uint8_t FZ3387_SendCmdPacket(uint8_t *data, uint8_t size) {
 80242d4:	b580      	push	{r7, lr}
 80242d6:	b082      	sub	sp, #8
 80242d8:	af00      	add	r7, sp, #0
 80242da:	6078      	str	r0, [r7, #4]
 80242dc:	460b      	mov	r3, r1
 80242de:	70fb      	strb	r3, [r7, #3]
    FZ3387_setPacket(FINGERPRINT_COMMANDPACKET, size, data);
 80242e0:	78fb      	ldrb	r3, [r7, #3]
 80242e2:	b29b      	uxth	r3, r3
 80242e4:	687a      	ldr	r2, [r7, #4]
 80242e6:	4619      	mov	r1, r3
 80242e8:	2001      	movs	r0, #1
 80242ea:	f000 f817 	bl	802431c <FZ3387_setPacket>
    FZ3387_writeStructuredPacket();
 80242ee:	f7ff ff19 	bl	8024124 <FZ3387_writeStructuredPacket>

    if (FZ3387_getStructuredPacket() != FINGERPRINT_OK) {
 80242f2:	f7ff ff77 	bl	80241e4 <FZ3387_getStructuredPacket>
 80242f6:	4603      	mov	r3, r0
 80242f8:	2b00      	cmp	r3, #0
 80242fa:	d001      	beq.n	8024300 <FZ3387_SendCmdPacket+0x2c>
        return FINGERPRINT_PACKETRECIEVEERR;
 80242fc:	2301      	movs	r3, #1
 80242fe:	e007      	b.n	8024310 <FZ3387_SendCmdPacket+0x3c>
    }
    if (packet.type != FINGERPRINT_ACKPACKET) {
 8024300:	4b05      	ldr	r3, [pc, #20]	; (8024318 <FZ3387_SendCmdPacket+0x44>)
 8024302:	799b      	ldrb	r3, [r3, #6]
 8024304:	2b07      	cmp	r3, #7
 8024306:	d001      	beq.n	802430c <FZ3387_SendCmdPacket+0x38>
        return FINGERPRINT_PACKETRECIEVEERR;
 8024308:	2301      	movs	r3, #1
 802430a:	e001      	b.n	8024310 <FZ3387_SendCmdPacket+0x3c>
    }
    return packet.data[0];
 802430c:	4b02      	ldr	r3, [pc, #8]	; (8024318 <FZ3387_SendCmdPacket+0x44>)
 802430e:	7a9b      	ldrb	r3, [r3, #10]
}
 8024310:	4618      	mov	r0, r3
 8024312:	3708      	adds	r7, #8
 8024314:	46bd      	mov	sp, r7
 8024316:	bd80      	pop	{r7, pc}
 8024318:	20008378 	.word	0x20008378

0802431c <FZ3387_setPacket>:
/*!
 @brief Packet conversion
 */
/**************************************************************************/

void FZ3387_setPacket(uint8_t type, uint16_t length, uint8_t *data) {
 802431c:	b5f0      	push	{r4, r5, r6, r7, lr}
 802431e:	b083      	sub	sp, #12
 8024320:	af00      	add	r7, sp, #0
 8024322:	4603      	mov	r3, r0
 8024324:	603a      	str	r2, [r7, #0]
 8024326:	71fb      	strb	r3, [r7, #7]
 8024328:	460b      	mov	r3, r1
 802432a:	80bb      	strh	r3, [r7, #4]
    packet.start_code = FINGERPRINT_STARTCODE;
 802432c:	4b1c      	ldr	r3, [pc, #112]	; (80243a0 <FZ3387_setPacket+0x84>)
 802432e:	f64e 7201 	movw	r2, #61185	; 0xef01
 8024332:	801a      	strh	r2, [r3, #0]
    packet.type = type;
 8024334:	4a1a      	ldr	r2, [pc, #104]	; (80243a0 <FZ3387_setPacket+0x84>)
 8024336:	79fb      	ldrb	r3, [r7, #7]
 8024338:	7193      	strb	r3, [r2, #6]
    packet.length = length;
 802433a:	4a19      	ldr	r2, [pc, #100]	; (80243a0 <FZ3387_setPacket+0x84>)
 802433c:	88bb      	ldrh	r3, [r7, #4]
 802433e:	8113      	strh	r3, [r2, #8]
    packet.address[0] = (uint8_t) (FINGERPRINT_ADDRESS >> 24);
 8024340:	4b17      	ldr	r3, [pc, #92]	; (80243a0 <FZ3387_setPacket+0x84>)
 8024342:	22ff      	movs	r2, #255	; 0xff
 8024344:	709a      	strb	r2, [r3, #2]
    packet.address[1] = (uint8_t) (FINGERPRINT_ADDRESS >> 16);
 8024346:	4b16      	ldr	r3, [pc, #88]	; (80243a0 <FZ3387_setPacket+0x84>)
 8024348:	22ff      	movs	r2, #255	; 0xff
 802434a:	70da      	strb	r2, [r3, #3]
    packet.address[2] = (uint8_t) (FINGERPRINT_ADDRESS >> 8);
 802434c:	4b14      	ldr	r3, [pc, #80]	; (80243a0 <FZ3387_setPacket+0x84>)
 802434e:	22ff      	movs	r2, #255	; 0xff
 8024350:	711a      	strb	r2, [r3, #4]
    packet.address[3] = (uint8_t) (FINGERPRINT_ADDRESS & 0xFF);
 8024352:	4b13      	ldr	r3, [pc, #76]	; (80243a0 <FZ3387_setPacket+0x84>)
 8024354:	22ff      	movs	r2, #255	; 0xff
 8024356:	715a      	strb	r2, [r3, #5]

    if (length < 64)
 8024358:	88bb      	ldrh	r3, [r7, #4]
 802435a:	2b3f      	cmp	r3, #63	; 0x3f
 802435c:	d806      	bhi.n	802436c <FZ3387_setPacket+0x50>
        memcpy(packet.data, data, length);
 802435e:	88bb      	ldrh	r3, [r7, #4]
 8024360:	461a      	mov	r2, r3
 8024362:	6839      	ldr	r1, [r7, #0]
 8024364:	480f      	ldr	r0, [pc, #60]	; (80243a4 <FZ3387_setPacket+0x88>)
 8024366:	f01b fbd0 	bl	803fb0a <memcpy>
    else
        memcpy(packet.data, data, 64);
}
 802436a:	e015      	b.n	8024398 <FZ3387_setPacket+0x7c>
        memcpy(packet.data, data, 64);
 802436c:	4a0c      	ldr	r2, [pc, #48]	; (80243a0 <FZ3387_setPacket+0x84>)
 802436e:	683b      	ldr	r3, [r7, #0]
 8024370:	f102 000a 	add.w	r0, r2, #10
 8024374:	f103 0440 	add.w	r4, r3, #64	; 0x40
 8024378:	4602      	mov	r2, r0
 802437a:	4619      	mov	r1, r3
 802437c:	f8d1 c000 	ldr.w	ip, [r1]
 8024380:	684e      	ldr	r6, [r1, #4]
 8024382:	688d      	ldr	r5, [r1, #8]
 8024384:	68c9      	ldr	r1, [r1, #12]
 8024386:	f8c2 c000 	str.w	ip, [r2]
 802438a:	6056      	str	r6, [r2, #4]
 802438c:	6095      	str	r5, [r2, #8]
 802438e:	60d1      	str	r1, [r2, #12]
 8024390:	3310      	adds	r3, #16
 8024392:	3010      	adds	r0, #16
 8024394:	42a3      	cmp	r3, r4
 8024396:	d1ef      	bne.n	8024378 <FZ3387_setPacket+0x5c>
}
 8024398:	bf00      	nop
 802439a:	370c      	adds	r7, #12
 802439c:	46bd      	mov	sp, r7
 802439e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80243a0:	20008378 	.word	0x20008378
 80243a4:	20008382 	.word	0x20008382

080243a8 <FZ3387_verifyPassword>:
/*!
 @brief  Verifies the sensors' access password (default password is 0x0000000). A good way to also check if the sensors is active and responding
 @returns True if password is correct
 */
/**************************************************************************/
uint8_t FZ3387_verifyPassword(void) {
 80243a8:	b580      	push	{r7, lr}
 80243aa:	af00      	add	r7, sp, #0
    return FZ3387_checkPassword() == FINGERPRINT_OK;
 80243ac:	f000 f808 	bl	80243c0 <FZ3387_checkPassword>
 80243b0:	4603      	mov	r3, r0
 80243b2:	2b00      	cmp	r3, #0
 80243b4:	bf0c      	ite	eq
 80243b6:	2301      	moveq	r3, #1
 80243b8:	2300      	movne	r3, #0
 80243ba:	b2db      	uxtb	r3, r3
}
 80243bc:	4618      	mov	r0, r3
 80243be:	bd80      	pop	{r7, pc}

080243c0 <FZ3387_checkPassword>:

uint8_t FZ3387_checkPassword(void) {
 80243c0:	b580      	push	{r7, lr}
 80243c2:	b082      	sub	sp, #8
 80243c4:	af00      	add	r7, sp, #0
    uint8_t data[] = {
 80243c6:	2313      	movs	r3, #19
 80243c8:	703b      	strb	r3, [r7, #0]
 80243ca:	2300      	movs	r3, #0
 80243cc:	707b      	strb	r3, [r7, #1]
 80243ce:	2300      	movs	r3, #0
 80243d0:	70bb      	strb	r3, [r7, #2]
 80243d2:	2300      	movs	r3, #0
 80243d4:	70fb      	strb	r3, [r7, #3]
 80243d6:	2300      	movs	r3, #0
 80243d8:	713b      	strb	r3, [r7, #4]
            (uint8_t) (FINGERPRINT_PASSWORD >> 16),
            (uint8_t) (FINGERPRINT_PASSWORD >> 8),
            (uint8_t) (FINGERPRINT_PASSWORD & 0xFF)
    };

    FZ3387_SendCmdPacket(data, sizeof(data));
 80243da:	463b      	mov	r3, r7
 80243dc:	2105      	movs	r1, #5
 80243de:	4618      	mov	r0, r3
 80243e0:	f7ff ff78 	bl	80242d4 <FZ3387_SendCmdPacket>
    if (packet.data[0] == FINGERPRINT_OK)
 80243e4:	4b05      	ldr	r3, [pc, #20]	; (80243fc <FZ3387_checkPassword+0x3c>)
 80243e6:	7a9b      	ldrb	r3, [r3, #10]
 80243e8:	2b00      	cmp	r3, #0
 80243ea:	d101      	bne.n	80243f0 <FZ3387_checkPassword+0x30>
        return FINGERPRINT_OK;
 80243ec:	2300      	movs	r3, #0
 80243ee:	e000      	b.n	80243f2 <FZ3387_checkPassword+0x32>
    else
        return FINGERPRINT_PACKETRECIEVEERR;
 80243f0:	2301      	movs	r3, #1
}
 80243f2:	4618      	mov	r0, r3
 80243f4:	3708      	adds	r7, #8
 80243f6:	46bd      	mov	sp, r7
 80243f8:	bd80      	pop	{r7, pc}
 80243fa:	bf00      	nop
 80243fc:	20008378 	.word	0x20008378

08024400 <FZ3387_getImage>:
 @returns <code>FINGERPRINT_NOFINGER</code> if no finger detected
 @returns <code>FINGERPRINT_PACKETRECIEVEERR</code> on communication error
 @returns <code>FINGERPRINT_IMAGEFAIL</code> on imaging error
 */
/**************************************************************************/
uint8_t FZ3387_getImage(void) {
 8024400:	b580      	push	{r7, lr}
 8024402:	b082      	sub	sp, #8
 8024404:	af00      	add	r7, sp, #0
    uint8_t data[] = {
 8024406:	2301      	movs	r3, #1
 8024408:	713b      	strb	r3, [r7, #4]
    FINGERPRINT_GETIMAGE
    };
    return FZ3387_SendCmdPacket(data, sizeof(data));
 802440a:	1d3b      	adds	r3, r7, #4
 802440c:	2101      	movs	r1, #1
 802440e:	4618      	mov	r0, r3
 8024410:	f7ff ff60 	bl	80242d4 <FZ3387_SendCmdPacket>
 8024414:	4603      	mov	r3, r0
}
 8024416:	4618      	mov	r0, r3
 8024418:	3708      	adds	r7, #8
 802441a:	46bd      	mov	sp, r7
 802441c:	bd80      	pop	{r7, pc}

0802441e <FZ3387_image2Tz>:
 @returns <code>FINGERPRINT_IMAGEMESS</code> if image is too messy
 @returns <code>FINGERPRINT_PACKETRECIEVEERR</code> on communication error
 @returns <code>FINGERPRINT_FEATUREFAIL</code> on failure to identify fingerprint features
 @returns <code>FINGERPRINT_INVALIDIMAGE</code> on failure to identify fingerprint features
 */
uint8_t FZ3387_image2Tz(uint8_t slot) {
 802441e:	b580      	push	{r7, lr}
 8024420:	b084      	sub	sp, #16
 8024422:	af00      	add	r7, sp, #0
 8024424:	4603      	mov	r3, r0
 8024426:	71fb      	strb	r3, [r7, #7]
    uint8_t data[] = {
 8024428:	2302      	movs	r3, #2
 802442a:	733b      	strb	r3, [r7, #12]
 802442c:	79fb      	ldrb	r3, [r7, #7]
 802442e:	737b      	strb	r3, [r7, #13]
    FINGERPRINT_IMAGE2TZ,
            slot
    };
    return FZ3387_SendCmdPacket(data, sizeof(data));
 8024430:	f107 030c 	add.w	r3, r7, #12
 8024434:	2102      	movs	r1, #2
 8024436:	4618      	mov	r0, r3
 8024438:	f7ff ff4c 	bl	80242d4 <FZ3387_SendCmdPacket>
 802443c:	4603      	mov	r3, r0
}
 802443e:	4618      	mov	r0, r3
 8024440:	3710      	adds	r7, #16
 8024442:	46bd      	mov	sp, r7
 8024444:	bd80      	pop	{r7, pc}

08024446 <FZ3387_createModel>:
 @brief   Ask the sensor to take two print feature template and create a model
 @returns <code>FINGERPRINT_OK</code> on success
 @returns <code>FINGERPRINT_PACKETRECIEVEERR</code> on communication error
 @returns <code>FINGERPRINT_ENROLLMISMATCH</code> on mismatch of fingerprints
 */
uint8_t FZ3387_createModel(void) {
 8024446:	b580      	push	{r7, lr}
 8024448:	b082      	sub	sp, #8
 802444a:	af00      	add	r7, sp, #0
    uint8_t data[] = {
 802444c:	2305      	movs	r3, #5
 802444e:	713b      	strb	r3, [r7, #4]
    FINGERPRINT_REGMODEL
    };
    return FZ3387_SendCmdPacket(data, sizeof(data));
 8024450:	1d3b      	adds	r3, r7, #4
 8024452:	2101      	movs	r1, #1
 8024454:	4618      	mov	r0, r3
 8024456:	f7ff ff3d 	bl	80242d4 <FZ3387_SendCmdPacket>
 802445a:	4603      	mov	r3, r0
}
 802445c:	4618      	mov	r0, r3
 802445e:	3708      	adds	r7, #8
 8024460:	46bd      	mov	sp, r7
 8024462:	bd80      	pop	{r7, pc}

08024464 <FZ3387_storeModel>:
 @returns <code>FINGERPRINT_OK</code> on success
 @returns <code>FINGERPRINT_BADLOCATION</code> if the location is invalid
 @returns <code>FINGERPRINT_FLASHERR</code> if the model couldn't be written to flash memory
 @returns <code>FINGERPRINT_PACKETRECIEVEERR</code> on communication error
 */
uint8_t FZ3387_storeModel(uint16_t location) {
 8024464:	b580      	push	{r7, lr}
 8024466:	b084      	sub	sp, #16
 8024468:	af00      	add	r7, sp, #0
 802446a:	4603      	mov	r3, r0
 802446c:	80fb      	strh	r3, [r7, #6]
    uint8_t data[] = {
 802446e:	2306      	movs	r3, #6
 8024470:	733b      	strb	r3, [r7, #12]
 8024472:	2301      	movs	r3, #1
 8024474:	737b      	strb	r3, [r7, #13]
    FINGERPRINT_STORE,
            0x01,
            (uint8_t) (location >> 8),
 8024476:	88fb      	ldrh	r3, [r7, #6]
 8024478:	0a1b      	lsrs	r3, r3, #8
 802447a:	b29b      	uxth	r3, r3
 802447c:	b2db      	uxtb	r3, r3
    uint8_t data[] = {
 802447e:	73bb      	strb	r3, [r7, #14]
            (uint8_t) (location & 0xFF)
 8024480:	88fb      	ldrh	r3, [r7, #6]
 8024482:	b2db      	uxtb	r3, r3
    uint8_t data[] = {
 8024484:	73fb      	strb	r3, [r7, #15]
    };
    return FZ3387_SendCmdPacket(data, sizeof(data));
 8024486:	f107 030c 	add.w	r3, r7, #12
 802448a:	2104      	movs	r1, #4
 802448c:	4618      	mov	r0, r3
 802448e:	f7ff ff21 	bl	80242d4 <FZ3387_SendCmdPacket>
 8024492:	4603      	mov	r3, r0
}
 8024494:	4618      	mov	r0, r3
 8024496:	3710      	adds	r7, #16
 8024498:	46bd      	mov	sp, r7
 802449a:	bd80      	pop	{r7, pc}

0802449c <FZ3387_deleteModel>:
 @returns <code>FINGERPRINT_OK</code> on success
 @returns <code>FINGERPRINT_BADLOCATION</code> if the location is invalid
 @returns <code>FINGERPRINT_FLASHERR</code> if the model couldn't be written to flash memory
 @returns <code>FINGERPRINT_PACKETRECIEVEERR</code> on communication error
 */
uint8_t FZ3387_deleteModel(uint16_t location) {
 802449c:	b580      	push	{r7, lr}
 802449e:	b084      	sub	sp, #16
 80244a0:	af00      	add	r7, sp, #0
 80244a2:	4603      	mov	r3, r0
 80244a4:	80fb      	strh	r3, [r7, #6]
    uint8_t data[] = {
 80244a6:	230c      	movs	r3, #12
 80244a8:	723b      	strb	r3, [r7, #8]
    FINGERPRINT_DELETE,
            (uint8_t) (location >> 8),
 80244aa:	88fb      	ldrh	r3, [r7, #6]
 80244ac:	0a1b      	lsrs	r3, r3, #8
 80244ae:	b29b      	uxth	r3, r3
 80244b0:	b2db      	uxtb	r3, r3
    uint8_t data[] = {
 80244b2:	727b      	strb	r3, [r7, #9]
            (uint8_t) (location & 0xFF),
 80244b4:	88fb      	ldrh	r3, [r7, #6]
 80244b6:	b2db      	uxtb	r3, r3
    uint8_t data[] = {
 80244b8:	72bb      	strb	r3, [r7, #10]
 80244ba:	2300      	movs	r3, #0
 80244bc:	72fb      	strb	r3, [r7, #11]
 80244be:	2301      	movs	r3, #1
 80244c0:	733b      	strb	r3, [r7, #12]
            0x00,
            0x01
    };
    return FZ3387_SendCmdPacket(data, sizeof(data));
 80244c2:	f107 0308 	add.w	r3, r7, #8
 80244c6:	2105      	movs	r1, #5
 80244c8:	4618      	mov	r0, r3
 80244ca:	f7ff ff03 	bl	80242d4 <FZ3387_SendCmdPacket>
 80244ce:	4603      	mov	r3, r0
}
 80244d0:	4618      	mov	r0, r3
 80244d2:	3710      	adds	r7, #16
 80244d4:	46bd      	mov	sp, r7
 80244d6:	bd80      	pop	{r7, pc}

080244d8 <FZ3387_emptyDatabase>:
 @returns <code>FINGERPRINT_OK</code> on success
 @returns <code>FINGERPRINT_BADLOCATION</code> if the location is invalid
 @returns <code>FINGERPRINT_FLASHERR</code> if the model couldn't be written to flash memory
 @returns <code>FINGERPRINT_PACKETRECIEVEERR</code> on communication error
 */
uint8_t FZ3387_emptyDatabase(void) {
 80244d8:	b580      	push	{r7, lr}
 80244da:	b082      	sub	sp, #8
 80244dc:	af00      	add	r7, sp, #0
    uint8_t data[] = {
 80244de:	230d      	movs	r3, #13
 80244e0:	713b      	strb	r3, [r7, #4]
    FINGERPRINT_EMPTY
    };
    return FZ3387_SendCmdPacket(data, sizeof(data));
 80244e2:	1d3b      	adds	r3, r7, #4
 80244e4:	2101      	movs	r1, #1
 80244e6:	4618      	mov	r0, r3
 80244e8:	f7ff fef4 	bl	80242d4 <FZ3387_SendCmdPacket>
 80244ec:	4603      	mov	r3, r0
}
 80244ee:	4618      	mov	r0, r3
 80244f0:	3708      	adds	r7, #8
 80244f2:	46bd      	mov	sp, r7
 80244f4:	bd80      	pop	{r7, pc}
	...

080244f8 <FZ3387_fingerFastSearch>:
 @returns <code>FINGERPRINT_OK</code> on fingerprint match success
 @returns <code>FINGERPRINT_NOTFOUND</code> no match made
 @returns <code>FINGERPRINT_PACKETRECIEVEERR</code> on communication error
 */
/**************************************************************************/
uint8_t FZ3387_fingerFastSearch(void) {
 80244f8:	b580      	push	{r7, lr}
 80244fa:	b082      	sub	sp, #8
 80244fc:	af00      	add	r7, sp, #0
    uint8_t data[] = {
 80244fe:	4a21      	ldr	r2, [pc, #132]	; (8024584 <FZ3387_fingerFastSearch+0x8c>)
 8024500:	463b      	mov	r3, r7
 8024502:	e892 0003 	ldmia.w	r2, {r0, r1}
 8024506:	6018      	str	r0, [r3, #0]
 8024508:	3304      	adds	r3, #4
 802450a:	8019      	strh	r1, [r3, #0]
            0x00,
            0x00,
            0xA3
    };
    // high speed search of slot #1 starting at page 0x0000 and page #0x00A3
    FZ3387_SendCmdPacket(data, sizeof(data));
 802450c:	463b      	mov	r3, r7
 802450e:	2106      	movs	r1, #6
 8024510:	4618      	mov	r0, r3
 8024512:	f7ff fedf 	bl	80242d4 <FZ3387_SendCmdPacket>
    finger.id = 0xFFFF;
 8024516:	4b1c      	ldr	r3, [pc, #112]	; (8024588 <FZ3387_fingerFastSearch+0x90>)
 8024518:	f64f 72ff 	movw	r2, #65535	; 0xffff
 802451c:	801a      	strh	r2, [r3, #0]
    finger.confidence = 0xFFFF;
 802451e:	4b1a      	ldr	r3, [pc, #104]	; (8024588 <FZ3387_fingerFastSearch+0x90>)
 8024520:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8024524:	805a      	strh	r2, [r3, #2]

    finger.id = packet.data[1];
 8024526:	4b19      	ldr	r3, [pc, #100]	; (802458c <FZ3387_fingerFastSearch+0x94>)
 8024528:	7adb      	ldrb	r3, [r3, #11]
 802452a:	b29a      	uxth	r2, r3
 802452c:	4b16      	ldr	r3, [pc, #88]	; (8024588 <FZ3387_fingerFastSearch+0x90>)
 802452e:	801a      	strh	r2, [r3, #0]
    finger.id <<= 8;
 8024530:	4b15      	ldr	r3, [pc, #84]	; (8024588 <FZ3387_fingerFastSearch+0x90>)
 8024532:	881b      	ldrh	r3, [r3, #0]
 8024534:	021b      	lsls	r3, r3, #8
 8024536:	b29a      	uxth	r2, r3
 8024538:	4b13      	ldr	r3, [pc, #76]	; (8024588 <FZ3387_fingerFastSearch+0x90>)
 802453a:	801a      	strh	r2, [r3, #0]
    finger.id |= packet.data[2];
 802453c:	4b12      	ldr	r3, [pc, #72]	; (8024588 <FZ3387_fingerFastSearch+0x90>)
 802453e:	881a      	ldrh	r2, [r3, #0]
 8024540:	4b12      	ldr	r3, [pc, #72]	; (802458c <FZ3387_fingerFastSearch+0x94>)
 8024542:	7b1b      	ldrb	r3, [r3, #12]
 8024544:	b29b      	uxth	r3, r3
 8024546:	4313      	orrs	r3, r2
 8024548:	b29a      	uxth	r2, r3
 802454a:	4b0f      	ldr	r3, [pc, #60]	; (8024588 <FZ3387_fingerFastSearch+0x90>)
 802454c:	801a      	strh	r2, [r3, #0]

    finger.confidence = packet.data[3];
 802454e:	4b0f      	ldr	r3, [pc, #60]	; (802458c <FZ3387_fingerFastSearch+0x94>)
 8024550:	7b5b      	ldrb	r3, [r3, #13]
 8024552:	b29a      	uxth	r2, r3
 8024554:	4b0c      	ldr	r3, [pc, #48]	; (8024588 <FZ3387_fingerFastSearch+0x90>)
 8024556:	805a      	strh	r2, [r3, #2]
    finger.confidence <<= 8;
 8024558:	4b0b      	ldr	r3, [pc, #44]	; (8024588 <FZ3387_fingerFastSearch+0x90>)
 802455a:	885b      	ldrh	r3, [r3, #2]
 802455c:	021b      	lsls	r3, r3, #8
 802455e:	b29a      	uxth	r2, r3
 8024560:	4b09      	ldr	r3, [pc, #36]	; (8024588 <FZ3387_fingerFastSearch+0x90>)
 8024562:	805a      	strh	r2, [r3, #2]
    finger.confidence |= packet.data[4];
 8024564:	4b08      	ldr	r3, [pc, #32]	; (8024588 <FZ3387_fingerFastSearch+0x90>)
 8024566:	885a      	ldrh	r2, [r3, #2]
 8024568:	4b08      	ldr	r3, [pc, #32]	; (802458c <FZ3387_fingerFastSearch+0x94>)
 802456a:	7b9b      	ldrb	r3, [r3, #14]
 802456c:	b29b      	uxth	r3, r3
 802456e:	4313      	orrs	r3, r2
 8024570:	b29a      	uxth	r2, r3
 8024572:	4b05      	ldr	r3, [pc, #20]	; (8024588 <FZ3387_fingerFastSearch+0x90>)
 8024574:	805a      	strh	r2, [r3, #2]

    return packet.data[0];
 8024576:	4b05      	ldr	r3, [pc, #20]	; (802458c <FZ3387_fingerFastSearch+0x94>)
 8024578:	7a9b      	ldrb	r3, [r3, #10]
}
 802457a:	4618      	mov	r0, r3
 802457c:	3708      	adds	r7, #8
 802457e:	46bd      	mov	sp, r7
 8024580:	bd80      	pop	{r7, pc}
 8024582:	bf00      	nop
 8024584:	08043614 	.word	0x08043614
 8024588:	200083c4 	.word	0x200083c4
 802458c:	20008378 	.word	0x20008378

08024590 <FZ3387_getTemplateCount>:
 @brief   Ask the sensor for the number of templates stored in memory. The number is stored in <b>fingerTemplateCount</b> on success.
 @returns <code>FINGERPRINT_OK</code> on success
 @returns <code>FINGERPRINT_PACKETRECIEVEERR</code> on communication error
 */
/**************************************************************************/
uint8_t FZ3387_getTemplateCount(void) {
 8024590:	b580      	push	{r7, lr}
 8024592:	b082      	sub	sp, #8
 8024594:	af00      	add	r7, sp, #0
    uint8_t data[] = {
 8024596:	231d      	movs	r3, #29
 8024598:	713b      	strb	r3, [r7, #4]
    FINGERPRINT_TEMPLATECOUNT
    };
    FZ3387_SendCmdPacket(data, sizeof(data));
 802459a:	1d3b      	adds	r3, r7, #4
 802459c:	2101      	movs	r1, #1
 802459e:	4618      	mov	r0, r3
 80245a0:	f7ff fe98 	bl	80242d4 <FZ3387_SendCmdPacket>

    finger.templateCount = packet.data[1];
 80245a4:	4b0c      	ldr	r3, [pc, #48]	; (80245d8 <FZ3387_getTemplateCount+0x48>)
 80245a6:	7adb      	ldrb	r3, [r3, #11]
 80245a8:	b29a      	uxth	r2, r3
 80245aa:	4b0c      	ldr	r3, [pc, #48]	; (80245dc <FZ3387_getTemplateCount+0x4c>)
 80245ac:	809a      	strh	r2, [r3, #4]
    finger.templateCount <<= 8;
 80245ae:	4b0b      	ldr	r3, [pc, #44]	; (80245dc <FZ3387_getTemplateCount+0x4c>)
 80245b0:	889b      	ldrh	r3, [r3, #4]
 80245b2:	021b      	lsls	r3, r3, #8
 80245b4:	b29a      	uxth	r2, r3
 80245b6:	4b09      	ldr	r3, [pc, #36]	; (80245dc <FZ3387_getTemplateCount+0x4c>)
 80245b8:	809a      	strh	r2, [r3, #4]
    finger.templateCount |= packet.data[2];
 80245ba:	4b08      	ldr	r3, [pc, #32]	; (80245dc <FZ3387_getTemplateCount+0x4c>)
 80245bc:	889a      	ldrh	r2, [r3, #4]
 80245be:	4b06      	ldr	r3, [pc, #24]	; (80245d8 <FZ3387_getTemplateCount+0x48>)
 80245c0:	7b1b      	ldrb	r3, [r3, #12]
 80245c2:	b29b      	uxth	r3, r3
 80245c4:	4313      	orrs	r3, r2
 80245c6:	b29a      	uxth	r2, r3
 80245c8:	4b04      	ldr	r3, [pc, #16]	; (80245dc <FZ3387_getTemplateCount+0x4c>)
 80245ca:	809a      	strh	r2, [r3, #4]

    return packet.data[0];
 80245cc:	4b02      	ldr	r3, [pc, #8]	; (80245d8 <FZ3387_getTemplateCount+0x48>)
 80245ce:	7a9b      	ldrb	r3, [r3, #10]
}
 80245d0:	4618      	mov	r0, r3
 80245d2:	3708      	adds	r7, #8
 80245d4:	46bd      	mov	sp, r7
 80245d6:	bd80      	pop	{r7, pc}
 80245d8:	20008378 	.word	0x20008378
 80245dc:	200083c4 	.word	0x200083c4

080245e0 <MPU6050_Init>:
#define MPU6050_ACCE_SENS_8			((float) 4096)
#define MPU6050_ACCE_SENS_16		((float) 2048)

/* Public functions implementation ---------------------------------------------*/
MPU6050_Result MPU6050_Init(I2C_HandleTypeDef *I2Cx, MPU6050 *DataStruct, MPU6050_Device DeviceNumber,
		MPU6050_Accelerometer AccelerometerSensitivity, MPU6050_Gyroscope GyroscopeSensitivity) {
 80245e0:	b580      	push	{r7, lr}
 80245e2:	b08c      	sub	sp, #48	; 0x30
 80245e4:	af04      	add	r7, sp, #16
 80245e6:	60f8      	str	r0, [r7, #12]
 80245e8:	60b9      	str	r1, [r7, #8]
 80245ea:	4611      	mov	r1, r2
 80245ec:	461a      	mov	r2, r3
 80245ee:	460b      	mov	r3, r1
 80245f0:	71fb      	strb	r3, [r7, #7]
 80245f2:	4613      	mov	r3, r2
 80245f4:	71bb      	strb	r3, [r7, #6]
	I2C_HandleTypeDef *Handle = I2Cx;
 80245f6:	68fb      	ldr	r3, [r7, #12]
 80245f8:	61fb      	str	r3, [r7, #28]
	uint8_t d[2], temp;

	/* Format I2C address */
	DataStruct->Address = MPU6050_I2C_ADDR | (uint8_t) DeviceNumber;
 80245fa:	79fb      	ldrb	r3, [r7, #7]
 80245fc:	f063 032f 	orn	r3, r3, #47	; 0x2f
 8024600:	b2da      	uxtb	r2, r3
 8024602:	68bb      	ldr	r3, [r7, #8]
 8024604:	701a      	strb	r2, [r3, #0]
	uint8_t address = DataStruct->Address;
 8024606:	68bb      	ldr	r3, [r7, #8]
 8024608:	781b      	ldrb	r3, [r3, #0]
 802460a:	76fb      	strb	r3, [r7, #27]

	/* Check if device is connected */
	if (HAL_I2C_IsDeviceReady(Handle, address, 2, 5) != HAL_OK) {
 802460c:	7efb      	ldrb	r3, [r7, #27]
 802460e:	b299      	uxth	r1, r3
 8024610:	2305      	movs	r3, #5
 8024612:	2202      	movs	r2, #2
 8024614:	69f8      	ldr	r0, [r7, #28]
 8024616:	f00c fae5 	bl	8030be4 <HAL_I2C_IsDeviceReady>
 802461a:	4603      	mov	r3, r0
 802461c:	2b00      	cmp	r3, #0
 802461e:	d001      	beq.n	8024624 <MPU6050_Init+0x44>
		return MPU6050_Result_Error;
 8024620:	2301      	movs	r3, #1
 8024622:	e03f      	b.n	80246a4 <MPU6050_Init+0xc4>
	}

	/* Check who am I */
	//------------------
	/* Send address */
	if (HAL_I2C_Mem_Read(Handle, address, MPU6050_WHO_AM_I, 1, &temp, 1, 1000) != HAL_OK) {
 8024624:	7efb      	ldrb	r3, [r7, #27]
 8024626:	b299      	uxth	r1, r3
 8024628:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 802462c:	9302      	str	r3, [sp, #8]
 802462e:	2301      	movs	r3, #1
 8024630:	9301      	str	r3, [sp, #4]
 8024632:	f107 0317 	add.w	r3, r7, #23
 8024636:	9300      	str	r3, [sp, #0]
 8024638:	2301      	movs	r3, #1
 802463a:	2275      	movs	r2, #117	; 0x75
 802463c:	69f8      	ldr	r0, [r7, #28]
 802463e:	f00c f8ab 	bl	8030798 <HAL_I2C_Mem_Read>
 8024642:	4603      	mov	r3, r0
 8024644:	2b00      	cmp	r3, #0
 8024646:	d001      	beq.n	802464c <MPU6050_Init+0x6c>
		return MPU6050_Result_Error;
 8024648:	2301      	movs	r3, #1
 802464a:	e02b      	b.n	80246a4 <MPU6050_Init+0xc4>
	}

	/* Checking */
	if (temp != MPU6050_I_AM) {
 802464c:	7dfb      	ldrb	r3, [r7, #23]
 802464e:	2b68      	cmp	r3, #104	; 0x68
 8024650:	d001      	beq.n	8024656 <MPU6050_Init+0x76>
		/* Return error */
		return MPU6050_Result_DeviceInvalid;
 8024652:	2303      	movs	r3, #3
 8024654:	e026      	b.n	80246a4 <MPU6050_Init+0xc4>
	//------------------

	/* Wakeup MPU6050 */
	//------------------
	/* Format array to send */
	d[0] = MPU6050_PWR_MGMT_1;
 8024656:	236b      	movs	r3, #107	; 0x6b
 8024658:	763b      	strb	r3, [r7, #24]
	d[1] = 0x01;
 802465a:	2301      	movs	r3, #1
 802465c:	767b      	strb	r3, [r7, #25]

	/* Try to transmit via I2C */
	if (HAL_I2C_Master_Transmit(Handle, address, d, 2, 1000) != HAL_OK) {
 802465e:	7efb      	ldrb	r3, [r7, #27]
 8024660:	b299      	uxth	r1, r3
 8024662:	f107 0218 	add.w	r2, r7, #24
 8024666:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 802466a:	9300      	str	r3, [sp, #0]
 802466c:	2302      	movs	r3, #2
 802466e:	69f8      	ldr	r0, [r7, #28]
 8024670:	f00b fe9a 	bl	80303a8 <HAL_I2C_Master_Transmit>
 8024674:	4603      	mov	r3, r0
 8024676:	2b00      	cmp	r3, #0
 8024678:	d001      	beq.n	802467e <MPU6050_Init+0x9e>
		return MPU6050_Result_Error;
 802467a:	2301      	movs	r3, #1
 802467c:	e012      	b.n	80246a4 <MPU6050_Init+0xc4>
	}
	//------------------

	/* Set sample rate to 1kHz */
	MPU6050_SetDataRate(I2Cx, DataStruct, MPU6050_DataRate_8KHz);
 802467e:	2200      	movs	r2, #0
 8024680:	68b9      	ldr	r1, [r7, #8]
 8024682:	68f8      	ldr	r0, [r7, #12]
 8024684:	f000 f812 	bl	80246ac <MPU6050_SetDataRate>

	/* Config accelerometer */
	MPU6050_SetAccelerometer(I2Cx, DataStruct, AccelerometerSensitivity);
 8024688:	79bb      	ldrb	r3, [r7, #6]
 802468a:	461a      	mov	r2, r3
 802468c:	68b9      	ldr	r1, [r7, #8]
 802468e:	68f8      	ldr	r0, [r7, #12]
 8024690:	f000 f830 	bl	80246f4 <MPU6050_SetAccelerometer>

	/* Config Gyroscope */
	MPU6050_SetGyroscope(I2Cx, DataStruct, GyroscopeSensitivity);
 8024694:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8024698:	461a      	mov	r2, r3
 802469a:	68b9      	ldr	r1, [r7, #8]
 802469c:	68f8      	ldr	r0, [r7, #12]
 802469e:	f000 f88f 	bl	80247c0 <MPU6050_SetGyroscope>

	/* Return OK */
	return MPU6050_Result_Ok;
 80246a2:	2300      	movs	r3, #0
}
 80246a4:	4618      	mov	r0, r3
 80246a6:	3720      	adds	r7, #32
 80246a8:	46bd      	mov	sp, r7
 80246aa:	bd80      	pop	{r7, pc}

080246ac <MPU6050_SetDataRate>:

MPU6050_Result MPU6050_SetDataRate(I2C_HandleTypeDef *I2Cx, MPU6050 *DataStruct, uint8_t rate) {
 80246ac:	b580      	push	{r7, lr}
 80246ae:	b08a      	sub	sp, #40	; 0x28
 80246b0:	af04      	add	r7, sp, #16
 80246b2:	60f8      	str	r0, [r7, #12]
 80246b4:	60b9      	str	r1, [r7, #8]
 80246b6:	4613      	mov	r3, r2
 80246b8:	71fb      	strb	r3, [r7, #7]
	I2C_HandleTypeDef *Handle = I2Cx;
 80246ba:	68fb      	ldr	r3, [r7, #12]
 80246bc:	617b      	str	r3, [r7, #20]
	uint8_t address = DataStruct->Address;
 80246be:	68bb      	ldr	r3, [r7, #8]
 80246c0:	781b      	ldrb	r3, [r3, #0]
 80246c2:	74fb      	strb	r3, [r7, #19]
	/* Format array to send */
	//  d[0] = MPU6050_SMPLRT_DIV;
	//  d[1] = rate;
	/* Set data sample rate */
	while (HAL_I2C_Mem_Write(Handle, address, MPU6050_SMPLRT_DIV, 1, &rate, 1, 1000) != HAL_OK)
 80246c4:	bf00      	nop
 80246c6:	7cfb      	ldrb	r3, [r7, #19]
 80246c8:	b299      	uxth	r1, r3
 80246ca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80246ce:	9302      	str	r3, [sp, #8]
 80246d0:	2301      	movs	r3, #1
 80246d2:	9301      	str	r3, [sp, #4]
 80246d4:	1dfb      	adds	r3, r7, #7
 80246d6:	9300      	str	r3, [sp, #0]
 80246d8:	2301      	movs	r3, #1
 80246da:	2219      	movs	r2, #25
 80246dc:	6978      	ldr	r0, [r7, #20]
 80246de:	f00b ff61 	bl	80305a4 <HAL_I2C_Mem_Write>
 80246e2:	4603      	mov	r3, r0
 80246e4:	2b00      	cmp	r3, #0
 80246e6:	d1ee      	bne.n	80246c6 <MPU6050_SetDataRate+0x1a>
	//  if (HAL_I2C_Master_Transmit(Handle, (uint16_t) address, (uint8_t*) d, 2, 1000) != HAL_OK) {
	//    return MPU6050_Result_Error;
	//  }

	/* Return OK */
	return MPU6050_Result_Ok;
 80246e8:	2300      	movs	r3, #0
}
 80246ea:	4618      	mov	r0, r3
 80246ec:	3718      	adds	r7, #24
 80246ee:	46bd      	mov	sp, r7
 80246f0:	bd80      	pop	{r7, pc}
	...

080246f4 <MPU6050_SetAccelerometer>:

MPU6050_Result MPU6050_SetAccelerometer(I2C_HandleTypeDef *I2Cx, MPU6050 *DataStruct,
		MPU6050_Accelerometer AccelerometerSensitivity) {
 80246f4:	b580      	push	{r7, lr}
 80246f6:	b08a      	sub	sp, #40	; 0x28
 80246f8:	af04      	add	r7, sp, #16
 80246fa:	60f8      	str	r0, [r7, #12]
 80246fc:	60b9      	str	r1, [r7, #8]
 80246fe:	4613      	mov	r3, r2
 8024700:	71fb      	strb	r3, [r7, #7]
	I2C_HandleTypeDef *Handle = I2Cx;
 8024702:	68fb      	ldr	r3, [r7, #12]
 8024704:	617b      	str	r3, [r7, #20]
	uint8_t data, address = DataStruct->Address;
 8024706:	68bb      	ldr	r3, [r7, #8]
 8024708:	781b      	ldrb	r3, [r3, #0]
 802470a:	74fb      	strb	r3, [r7, #19]

	/* Config accelerometer */
	while (HAL_I2C_Mem_Read(Handle, address, MPU6050_ACCEL_CONFIG, 1, &data, 1, 1000) != HAL_OK)
 802470c:	bf00      	nop
 802470e:	7cfb      	ldrb	r3, [r7, #19]
 8024710:	b299      	uxth	r1, r3
 8024712:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8024716:	9302      	str	r3, [sp, #8]
 8024718:	2301      	movs	r3, #1
 802471a:	9301      	str	r3, [sp, #4]
 802471c:	f107 0312 	add.w	r3, r7, #18
 8024720:	9300      	str	r3, [sp, #0]
 8024722:	2301      	movs	r3, #1
 8024724:	221c      	movs	r2, #28
 8024726:	6978      	ldr	r0, [r7, #20]
 8024728:	f00c f836 	bl	8030798 <HAL_I2C_Mem_Read>
 802472c:	4603      	mov	r3, r0
 802472e:	2b00      	cmp	r3, #0
 8024730:	d1ed      	bne.n	802470e <MPU6050_SetAccelerometer+0x1a>
	//  while (HAL_I2C_Master_Receive(Handle, (uint16_t) address, &data, 1, 1000) != HAL_OK)
	//    ;
	//  /*{
	//   return MPU6050_Result_Error;
	//   }*/
	data = (data & 0xE7) | (uint8_t) AccelerometerSensitivity << 3;
 8024732:	7cbb      	ldrb	r3, [r7, #18]
 8024734:	b25b      	sxtb	r3, r3
 8024736:	f023 0318 	bic.w	r3, r3, #24
 802473a:	b25a      	sxtb	r2, r3
 802473c:	79fb      	ldrb	r3, [r7, #7]
 802473e:	00db      	lsls	r3, r3, #3
 8024740:	b25b      	sxtb	r3, r3
 8024742:	4313      	orrs	r3, r2
 8024744:	b25b      	sxtb	r3, r3
 8024746:	b2db      	uxtb	r3, r3
 8024748:	74bb      	strb	r3, [r7, #18]
	while (HAL_I2C_Mem_Write(Handle, address, MPU6050_ACCEL_CONFIG, 1, &data, 1, 1000) != HAL_OK)
 802474a:	bf00      	nop
 802474c:	7cfb      	ldrb	r3, [r7, #19]
 802474e:	b299      	uxth	r1, r3
 8024750:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8024754:	9302      	str	r3, [sp, #8]
 8024756:	2301      	movs	r3, #1
 8024758:	9301      	str	r3, [sp, #4]
 802475a:	f107 0312 	add.w	r3, r7, #18
 802475e:	9300      	str	r3, [sp, #0]
 8024760:	2301      	movs	r3, #1
 8024762:	221c      	movs	r2, #28
 8024764:	6978      	ldr	r0, [r7, #20]
 8024766:	f00b ff1d 	bl	80305a4 <HAL_I2C_Mem_Write>
 802476a:	4603      	mov	r3, r0
 802476c:	2b00      	cmp	r3, #0
 802476e:	d1ed      	bne.n	802474c <MPU6050_SetAccelerometer+0x58>
	//  /*{
	//   return MPU6050_Result_Error;
	//   }*/

	/* Set sensitivities for multiplying gyro and accelerometer data */
	switch (AccelerometerSensitivity) {
 8024770:	79fb      	ldrb	r3, [r7, #7]
 8024772:	2b03      	cmp	r3, #3
 8024774:	d81e      	bhi.n	80247b4 <MPU6050_SetAccelerometer+0xc0>
 8024776:	a201      	add	r2, pc, #4	; (adr r2, 802477c <MPU6050_SetAccelerometer+0x88>)
 8024778:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 802477c:	0802478d 	.word	0x0802478d
 8024780:	08024797 	.word	0x08024797
 8024784:	080247a1 	.word	0x080247a1
 8024788:	080247ab 	.word	0x080247ab
		case MPU6050_Accelerometer_2G:
			DataStruct->Acce_Mult = (float) 1 / MPU6050_ACCE_SENS_2;
 802478c:	68bb      	ldr	r3, [r7, #8]
 802478e:	f04f 5262 	mov.w	r2, #947912704	; 0x38800000
 8024792:	609a      	str	r2, [r3, #8]
			break;
 8024794:	e00f      	b.n	80247b6 <MPU6050_SetAccelerometer+0xc2>
		case MPU6050_Accelerometer_4G:
			DataStruct->Acce_Mult = (float) 1 / MPU6050_ACCE_SENS_4;
 8024796:	68bb      	ldr	r3, [r7, #8]
 8024798:	f04f 5264 	mov.w	r2, #956301312	; 0x39000000
 802479c:	609a      	str	r2, [r3, #8]
			break;
 802479e:	e00a      	b.n	80247b6 <MPU6050_SetAccelerometer+0xc2>
		case MPU6050_Accelerometer_8G:
			DataStruct->Acce_Mult = (float) 1 / MPU6050_ACCE_SENS_8;
 80247a0:	68bb      	ldr	r3, [r7, #8]
 80247a2:	f04f 5266 	mov.w	r2, #964689920	; 0x39800000
 80247a6:	609a      	str	r2, [r3, #8]
			break;
 80247a8:	e005      	b.n	80247b6 <MPU6050_SetAccelerometer+0xc2>
		case MPU6050_Accelerometer_16G:
			DataStruct->Acce_Mult = (float) 1 / MPU6050_ACCE_SENS_16;
 80247aa:	68bb      	ldr	r3, [r7, #8]
 80247ac:	f04f 5268 	mov.w	r2, #973078528	; 0x3a000000
 80247b0:	609a      	str	r2, [r3, #8]
			break;
 80247b2:	e000      	b.n	80247b6 <MPU6050_SetAccelerometer+0xc2>
		default:
			break;
 80247b4:	bf00      	nop
	}

	/* Return OK */
	return MPU6050_Result_Ok;
 80247b6:	2300      	movs	r3, #0
}
 80247b8:	4618      	mov	r0, r3
 80247ba:	3718      	adds	r7, #24
 80247bc:	46bd      	mov	sp, r7
 80247be:	bd80      	pop	{r7, pc}

080247c0 <MPU6050_SetGyroscope>:

MPU6050_Result MPU6050_SetGyroscope(I2C_HandleTypeDef *I2Cx, MPU6050 *DataStruct,
		MPU6050_Gyroscope GyroscopeSensitivity) {
 80247c0:	b580      	push	{r7, lr}
 80247c2:	b08a      	sub	sp, #40	; 0x28
 80247c4:	af04      	add	r7, sp, #16
 80247c6:	60f8      	str	r0, [r7, #12]
 80247c8:	60b9      	str	r1, [r7, #8]
 80247ca:	4613      	mov	r3, r2
 80247cc:	71fb      	strb	r3, [r7, #7]
	I2C_HandleTypeDef *Handle = I2Cx;
 80247ce:	68fb      	ldr	r3, [r7, #12]
 80247d0:	617b      	str	r3, [r7, #20]
	uint8_t data, address = DataStruct->Address;
 80247d2:	68bb      	ldr	r3, [r7, #8]
 80247d4:	781b      	ldrb	r3, [r3, #0]
 80247d6:	74fb      	strb	r3, [r7, #19]

	/* Config gyroscope */
	while (HAL_I2C_Mem_Read(Handle, address, MPU6050_GYRO_CONFIG, 1, &data, 1, 1000) != HAL_OK)
 80247d8:	bf00      	nop
 80247da:	7cfb      	ldrb	r3, [r7, #19]
 80247dc:	b299      	uxth	r1, r3
 80247de:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80247e2:	9302      	str	r3, [sp, #8]
 80247e4:	2301      	movs	r3, #1
 80247e6:	9301      	str	r3, [sp, #4]
 80247e8:	f107 0312 	add.w	r3, r7, #18
 80247ec:	9300      	str	r3, [sp, #0]
 80247ee:	2301      	movs	r3, #1
 80247f0:	221b      	movs	r2, #27
 80247f2:	6978      	ldr	r0, [r7, #20]
 80247f4:	f00b ffd0 	bl	8030798 <HAL_I2C_Mem_Read>
 80247f8:	4603      	mov	r3, r0
 80247fa:	2b00      	cmp	r3, #0
 80247fc:	d1ed      	bne.n	80247da <MPU6050_SetGyroscope+0x1a>
	//  while (HAL_I2C_Master_Receive(Handle, (uint16_t) address, &data, 1, 1000) != HAL_OK)
	//    ;
	//  /*{
	//   return MPU6050_Result_Error;
	//   }*/
	data = (data & 0xE7) | (uint8_t) GyroscopeSensitivity << 3;
 80247fe:	7cbb      	ldrb	r3, [r7, #18]
 8024800:	b25b      	sxtb	r3, r3
 8024802:	f023 0318 	bic.w	r3, r3, #24
 8024806:	b25a      	sxtb	r2, r3
 8024808:	79fb      	ldrb	r3, [r7, #7]
 802480a:	00db      	lsls	r3, r3, #3
 802480c:	b25b      	sxtb	r3, r3
 802480e:	4313      	orrs	r3, r2
 8024810:	b25b      	sxtb	r3, r3
 8024812:	b2db      	uxtb	r3, r3
 8024814:	74bb      	strb	r3, [r7, #18]
	while (HAL_I2C_Mem_Write(Handle, address, MPU6050_GYRO_CONFIG, 1, &data, 1, 1000) != HAL_OK)
 8024816:	bf00      	nop
 8024818:	7cfb      	ldrb	r3, [r7, #19]
 802481a:	b299      	uxth	r1, r3
 802481c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8024820:	9302      	str	r3, [sp, #8]
 8024822:	2301      	movs	r3, #1
 8024824:	9301      	str	r3, [sp, #4]
 8024826:	f107 0312 	add.w	r3, r7, #18
 802482a:	9300      	str	r3, [sp, #0]
 802482c:	2301      	movs	r3, #1
 802482e:	221b      	movs	r2, #27
 8024830:	6978      	ldr	r0, [r7, #20]
 8024832:	f00b feb7 	bl	80305a4 <HAL_I2C_Mem_Write>
 8024836:	4603      	mov	r3, r0
 8024838:	2b00      	cmp	r3, #0
 802483a:	d1ed      	bne.n	8024818 <MPU6050_SetGyroscope+0x58>
	//    ;
	//  /*{
	//   return MPU6050_Result_Error;
	//   }*/

	switch (GyroscopeSensitivity) {
 802483c:	79fb      	ldrb	r3, [r7, #7]
 802483e:	2b03      	cmp	r3, #3
 8024840:	d81a      	bhi.n	8024878 <MPU6050_SetGyroscope+0xb8>
 8024842:	a201      	add	r2, pc, #4	; (adr r2, 8024848 <MPU6050_SetGyroscope+0x88>)
 8024844:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8024848:	08024859 	.word	0x08024859
 802484c:	08024861 	.word	0x08024861
 8024850:	08024869 	.word	0x08024869
 8024854:	08024871 	.word	0x08024871
		case MPU6050_Gyroscope_250s:
			DataStruct->Gyro_Mult = (float) 1 / MPU6050_GYRO_SENS_250;
 8024858:	68bb      	ldr	r3, [r7, #8]
 802485a:	4a0a      	ldr	r2, [pc, #40]	; (8024884 <MPU6050_SetGyroscope+0xc4>)
 802485c:	605a      	str	r2, [r3, #4]
			break;
 802485e:	e00c      	b.n	802487a <MPU6050_SetGyroscope+0xba>
		case MPU6050_Gyroscope_500s:
			DataStruct->Gyro_Mult = (float) 1 / MPU6050_GYRO_SENS_500;
 8024860:	68bb      	ldr	r3, [r7, #8]
 8024862:	4a09      	ldr	r2, [pc, #36]	; (8024888 <MPU6050_SetGyroscope+0xc8>)
 8024864:	605a      	str	r2, [r3, #4]
			break;
 8024866:	e008      	b.n	802487a <MPU6050_SetGyroscope+0xba>
		case MPU6050_Gyroscope_1000s:
			DataStruct->Gyro_Mult = (float) 1 / MPU6050_GYRO_SENS_1000;
 8024868:	68bb      	ldr	r3, [r7, #8]
 802486a:	4a08      	ldr	r2, [pc, #32]	; (802488c <MPU6050_SetGyroscope+0xcc>)
 802486c:	605a      	str	r2, [r3, #4]
			break;
 802486e:	e004      	b.n	802487a <MPU6050_SetGyroscope+0xba>
		case MPU6050_Gyroscope_2000s:
			DataStruct->Gyro_Mult = (float) 1 / MPU6050_GYRO_SENS_2000;
 8024870:	68bb      	ldr	r3, [r7, #8]
 8024872:	4a07      	ldr	r2, [pc, #28]	; (8024890 <MPU6050_SetGyroscope+0xd0>)
 8024874:	605a      	str	r2, [r3, #4]
			break;
 8024876:	e000      	b.n	802487a <MPU6050_SetGyroscope+0xba>
		default:
			break;
 8024878:	bf00      	nop
	}
	/* Return OK */
	return MPU6050_Result_Ok;
 802487a:	2300      	movs	r3, #0
}
 802487c:	4618      	mov	r0, r3
 802487e:	3718      	adds	r7, #24
 8024880:	46bd      	mov	sp, r7
 8024882:	bd80      	pop	{r7, pc}
 8024884:	3bfa232d 	.word	0x3bfa232d
 8024888:	3c7a232d 	.word	0x3c7a232d
 802488c:	3cf9c190 	.word	0x3cf9c190
 8024890:	3d79c190 	.word	0x3d79c190

08024894 <MPU6050_ReadAll>:
	DataStruct->Temperature = (float) ((int16_t) temp / (float) 340.0 + (float) 36.53);

	/* Return OK */
	return MPU6050_Result_Ok;
}
MPU6050_Result MPU6050_ReadAll(I2C_HandleTypeDef *I2Cx, MPU6050 *DataStruct) {
 8024894:	b580      	push	{r7, lr}
 8024896:	b08c      	sub	sp, #48	; 0x30
 8024898:	af04      	add	r7, sp, #16
 802489a:	6078      	str	r0, [r7, #4]
 802489c:	6039      	str	r1, [r7, #0]
	I2C_HandleTypeDef *Handle = I2Cx;
 802489e:	687b      	ldr	r3, [r7, #4]
 80248a0:	61fb      	str	r3, [r7, #28]
	uint8_t data[14], address = DataStruct->Address;
 80248a2:	683b      	ldr	r3, [r7, #0]
 80248a4:	781b      	ldrb	r3, [r3, #0]
 80248a6:	76fb      	strb	r3, [r7, #27]
	int16_t temp;

	/* Read full raw data, 14bytes */
	while (HAL_I2C_Mem_Read(Handle, address, MPU6050_ACCEL_XOUT_H, 1, data, 14, 1000) != HAL_OK)
 80248a8:	bf00      	nop
 80248aa:	7efb      	ldrb	r3, [r7, #27]
 80248ac:	b299      	uxth	r1, r3
 80248ae:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80248b2:	9302      	str	r3, [sp, #8]
 80248b4:	230e      	movs	r3, #14
 80248b6:	9301      	str	r3, [sp, #4]
 80248b8:	f107 0308 	add.w	r3, r7, #8
 80248bc:	9300      	str	r3, [sp, #0]
 80248be:	2301      	movs	r3, #1
 80248c0:	223b      	movs	r2, #59	; 0x3b
 80248c2:	69f8      	ldr	r0, [r7, #28]
 80248c4:	f00b ff68 	bl	8030798 <HAL_I2C_Mem_Read>
 80248c8:	4603      	mov	r3, r0
 80248ca:	2b00      	cmp	r3, #0
 80248cc:	d1ed      	bne.n	80248aa <MPU6050_ReadAll+0x16>
	//
	//  while (HAL_I2C_Master_Receive(Handle, (uint16_t) address, data, 14, 1000) != HAL_OK)
	//    ;

	/* Format accelerometer data */
	DataStruct->Accelerometer_X = (int16_t) (data[0] << 8 | data[1]);
 80248ce:	7a3b      	ldrb	r3, [r7, #8]
 80248d0:	021b      	lsls	r3, r3, #8
 80248d2:	b21a      	sxth	r2, r3
 80248d4:	7a7b      	ldrb	r3, [r7, #9]
 80248d6:	b21b      	sxth	r3, r3
 80248d8:	4313      	orrs	r3, r2
 80248da:	b21a      	sxth	r2, r3
 80248dc:	683b      	ldr	r3, [r7, #0]
 80248de:	819a      	strh	r2, [r3, #12]
	DataStruct->Accelerometer_Y = (int16_t) (data[2] << 8 | data[3]);
 80248e0:	7abb      	ldrb	r3, [r7, #10]
 80248e2:	021b      	lsls	r3, r3, #8
 80248e4:	b21a      	sxth	r2, r3
 80248e6:	7afb      	ldrb	r3, [r7, #11]
 80248e8:	b21b      	sxth	r3, r3
 80248ea:	4313      	orrs	r3, r2
 80248ec:	b21a      	sxth	r2, r3
 80248ee:	683b      	ldr	r3, [r7, #0]
 80248f0:	81da      	strh	r2, [r3, #14]
	DataStruct->Accelerometer_Z = (int16_t) (data[4] << 8 | data[5]);
 80248f2:	7b3b      	ldrb	r3, [r7, #12]
 80248f4:	021b      	lsls	r3, r3, #8
 80248f6:	b21a      	sxth	r2, r3
 80248f8:	7b7b      	ldrb	r3, [r7, #13]
 80248fa:	b21b      	sxth	r3, r3
 80248fc:	4313      	orrs	r3, r2
 80248fe:	b21a      	sxth	r2, r3
 8024900:	683b      	ldr	r3, [r7, #0]
 8024902:	821a      	strh	r2, [r3, #16]

	/* Format temperature */
	temp = (data[6] << 8 | data[7]);
 8024904:	7bbb      	ldrb	r3, [r7, #14]
 8024906:	021b      	lsls	r3, r3, #8
 8024908:	b21a      	sxth	r2, r3
 802490a:	7bfb      	ldrb	r3, [r7, #15]
 802490c:	b21b      	sxth	r3, r3
 802490e:	4313      	orrs	r3, r2
 8024910:	833b      	strh	r3, [r7, #24]
	DataStruct->Temperature = (float) ((float) ((int16_t) temp) / (float) 340.0 + (float) 36.53);
 8024912:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8024916:	ee07 3a90 	vmov	s15, r3
 802491a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 802491e:	eddf 6a15 	vldr	s13, [pc, #84]	; 8024974 <MPU6050_ReadAll+0xe0>
 8024922:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8024926:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8024978 <MPU6050_ReadAll+0xe4>
 802492a:	ee77 7a87 	vadd.f32	s15, s15, s14
 802492e:	683b      	ldr	r3, [r7, #0]
 8024930:	edc3 7a06 	vstr	s15, [r3, #24]

	/* Format gyroscope data */
	DataStruct->Gyroscope_X = (int16_t) (data[8] << 8 | data[9]);
 8024934:	7c3b      	ldrb	r3, [r7, #16]
 8024936:	021b      	lsls	r3, r3, #8
 8024938:	b21a      	sxth	r2, r3
 802493a:	7c7b      	ldrb	r3, [r7, #17]
 802493c:	b21b      	sxth	r3, r3
 802493e:	4313      	orrs	r3, r2
 8024940:	b21a      	sxth	r2, r3
 8024942:	683b      	ldr	r3, [r7, #0]
 8024944:	825a      	strh	r2, [r3, #18]
	DataStruct->Gyroscope_Y = (int16_t) (data[10] << 8 | data[11]);
 8024946:	7cbb      	ldrb	r3, [r7, #18]
 8024948:	021b      	lsls	r3, r3, #8
 802494a:	b21a      	sxth	r2, r3
 802494c:	7cfb      	ldrb	r3, [r7, #19]
 802494e:	b21b      	sxth	r3, r3
 8024950:	4313      	orrs	r3, r2
 8024952:	b21a      	sxth	r2, r3
 8024954:	683b      	ldr	r3, [r7, #0]
 8024956:	829a      	strh	r2, [r3, #20]
	DataStruct->Gyroscope_Z = (int16_t) (data[12] << 8 | data[13]);
 8024958:	7d3b      	ldrb	r3, [r7, #20]
 802495a:	021b      	lsls	r3, r3, #8
 802495c:	b21a      	sxth	r2, r3
 802495e:	7d7b      	ldrb	r3, [r7, #21]
 8024960:	b21b      	sxth	r3, r3
 8024962:	4313      	orrs	r3, r2
 8024964:	b21a      	sxth	r2, r3
 8024966:	683b      	ldr	r3, [r7, #0]
 8024968:	82da      	strh	r2, [r3, #22]

	/* Return OK */
	return MPU6050_Result_Ok;
 802496a:	2300      	movs	r3, #0
}
 802496c:	4618      	mov	r0, r3
 802496e:	3720      	adds	r7, #32
 8024970:	46bd      	mov	sp, r7
 8024972:	bd80      	pop	{r7, pc}
 8024974:	43aa0000 	.word	0x43aa0000
 8024978:	42121eb8 	.word	0x42121eb8

0802497c <nmea_init>:
/**
 * @brief           Init NMEA handle
 * @param[in]       gh: NMEA handle structure
 * @return          `1` on success, `0` otherwise
 */
uint8_t nmea_init(nmea_t *nh) {
 802497c:	b580      	push	{r7, lr}
 802497e:	b082      	sub	sp, #8
 8024980:	af00      	add	r7, sp, #0
 8024982:	6078      	str	r0, [r7, #4]
    memset(nh, 0x00, sizeof(*nh)); /* Reset structure */
 8024984:	2274      	movs	r2, #116	; 0x74
 8024986:	2100      	movs	r1, #0
 8024988:	6878      	ldr	r0, [r7, #4]
 802498a:	f01b f8c9 	bl	803fb20 <memset>
    return 1;
 802498e:	2301      	movs	r3, #1
}
 8024990:	4618      	mov	r0, r3
 8024992:	3708      	adds	r7, #8
 8024994:	46bd      	mov	sp, r7
 8024996:	bd80      	pop	{r7, pc}

08024998 <nmea_process>:
 * @param[in]       gh: NMEA handle structure
 * @param[in]       data: Received data
 * @param[in]       len: Number of bytes to process
 * @return          `1` on success, `0` otherwise
 */
uint8_t nmea_process(nmea_t *nh, const void *data, size_t len) {
 8024998:	b580      	push	{r7, lr}
 802499a:	b086      	sub	sp, #24
 802499c:	af00      	add	r7, sp, #0
 802499e:	60f8      	str	r0, [r7, #12]
 80249a0:	60b9      	str	r1, [r7, #8]
 80249a2:	607a      	str	r2, [r7, #4]
    const uint8_t *d = data;
 80249a4:	68bb      	ldr	r3, [r7, #8]
 80249a6:	617b      	str	r3, [r7, #20]

    while (len--) { /* Process all bytes */
 80249a8:	e0a4      	b.n	8024af4 <nmea_process+0x15c>
        if (*d == '$') { /* Check for beginning of NMEA line */
 80249aa:	697b      	ldr	r3, [r7, #20]
 80249ac:	781b      	ldrb	r3, [r3, #0]
 80249ae:	2b24      	cmp	r3, #36	; 0x24
 80249b0:	d125      	bne.n	80249fe <nmea_process+0x66>
            memset(&nh->p, 0x00, sizeof(nh->p));/* Reset private memory */
 80249b2:	68fb      	ldr	r3, [r7, #12]
 80249b4:	3344      	adds	r3, #68	; 0x44
 80249b6:	2230      	movs	r2, #48	; 0x30
 80249b8:	2100      	movs	r1, #0
 80249ba:	4618      	mov	r0, r3
 80249bc:	f01b f8b0 	bl	803fb20 <memset>
            TERM_ADD(nh, *d); /* Add character to term */
 80249c0:	68fb      	ldr	r3, [r7, #12]
 80249c2:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 80249c6:	2b0b      	cmp	r3, #11
 80249c8:	f200 8091 	bhi.w	8024aee <nmea_process+0x156>
 80249cc:	68fb      	ldr	r3, [r7, #12]
 80249ce:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 80249d2:	1c5a      	adds	r2, r3, #1
 80249d4:	b2d1      	uxtb	r1, r2
 80249d6:	68fa      	ldr	r2, [r7, #12]
 80249d8:	f882 1052 	strb.w	r1, [r2, #82]	; 0x52
 80249dc:	4619      	mov	r1, r3
 80249de:	697b      	ldr	r3, [r7, #20]
 80249e0:	781a      	ldrb	r2, [r3, #0]
 80249e2:	68fb      	ldr	r3, [r7, #12]
 80249e4:	440b      	add	r3, r1
 80249e6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80249ea:	68fb      	ldr	r3, [r7, #12]
 80249ec:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 80249f0:	461a      	mov	r2, r3
 80249f2:	68fb      	ldr	r3, [r7, #12]
 80249f4:	4413      	add	r3, r2
 80249f6:	2200      	movs	r2, #0
 80249f8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80249fc:	e077      	b.n	8024aee <nmea_process+0x156>
        } else if (*d == ',') { /* Term separator character */
 80249fe:	697b      	ldr	r3, [r7, #20]
 8024a00:	781b      	ldrb	r3, [r3, #0]
 8024a02:	2b2c      	cmp	r3, #44	; 0x2c
 8024a04:	d11d      	bne.n	8024a42 <nmea_process+0xaa>
            parse_term(nh); /* Parse term we have currently in memory */
 8024a06:	68f8      	ldr	r0, [r7, #12]
 8024a08:	f000 f9e8 	bl	8024ddc <parse_term>
            CRC_ADD(nh, *d); /* Add character to CRC computation */
 8024a0c:	68fb      	ldr	r3, [r7, #12]
 8024a0e:	f893 2055 	ldrb.w	r2, [r3, #85]	; 0x55
 8024a12:	697b      	ldr	r3, [r7, #20]
 8024a14:	781b      	ldrb	r3, [r3, #0]
 8024a16:	4053      	eors	r3, r2
 8024a18:	b2da      	uxtb	r2, r3
 8024a1a:	68fb      	ldr	r3, [r7, #12]
 8024a1c:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
            TERM_NEXT(nh); /* Start with next term */
 8024a20:	68fb      	ldr	r3, [r7, #12]
 8024a22:	2200      	movs	r2, #0
 8024a24:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
 8024a28:	68fb      	ldr	r3, [r7, #12]
 8024a2a:	2200      	movs	r2, #0
 8024a2c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8024a30:	68fb      	ldr	r3, [r7, #12]
 8024a32:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 8024a36:	3301      	adds	r3, #1
 8024a38:	b2da      	uxtb	r2, r3
 8024a3a:	68fb      	ldr	r3, [r7, #12]
 8024a3c:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 8024a40:	e055      	b.n	8024aee <nmea_process+0x156>
        } else if (*d == '*') { /* Start indicates end of data for CRC computation */
 8024a42:	697b      	ldr	r3, [r7, #20]
 8024a44:	781b      	ldrb	r3, [r3, #0]
 8024a46:	2b2a      	cmp	r3, #42	; 0x2a
 8024a48:	d117      	bne.n	8024a7a <nmea_process+0xe2>
            parse_term(nh); /* Parse term we have currently in memory */
 8024a4a:	68f8      	ldr	r0, [r7, #12]
 8024a4c:	f000 f9c6 	bl	8024ddc <parse_term>
            nh->p.star = 1; /* STAR detected */
 8024a50:	68fb      	ldr	r3, [r7, #12]
 8024a52:	2201      	movs	r2, #1
 8024a54:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
            TERM_NEXT(nh); /* Start with next term */
 8024a58:	68fb      	ldr	r3, [r7, #12]
 8024a5a:	2200      	movs	r2, #0
 8024a5c:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
 8024a60:	68fb      	ldr	r3, [r7, #12]
 8024a62:	2200      	movs	r2, #0
 8024a64:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8024a68:	68fb      	ldr	r3, [r7, #12]
 8024a6a:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 8024a6e:	3301      	adds	r3, #1
 8024a70:	b2da      	uxtb	r2, r3
 8024a72:	68fb      	ldr	r3, [r7, #12]
 8024a74:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 8024a78:	e039      	b.n	8024aee <nmea_process+0x156>
        } else if (*d == '\r') {
 8024a7a:	697b      	ldr	r3, [r7, #20]
 8024a7c:	781b      	ldrb	r3, [r3, #0]
 8024a7e:	2b0d      	cmp	r3, #13
 8024a80:	d109      	bne.n	8024a96 <nmea_process+0xfe>
            if (check_crc(nh)) { /* Check for CRC result */
 8024a82:	68f8      	ldr	r0, [r7, #12]
 8024a84:	f000 fc40 	bl	8025308 <check_crc>
 8024a88:	4603      	mov	r3, r0
 8024a8a:	2b00      	cmp	r3, #0
 8024a8c:	d02f      	beq.n	8024aee <nmea_process+0x156>
                /* CRC is OK, in theory we can copy data from statements to user data */
                copy_from_tmp_memory(nh); /* Copy memory from temporary to user memory */
 8024a8e:	68f8      	ldr	r0, [r7, #12]
 8024a90:	f000 fcc3 	bl	802541a <copy_from_tmp_memory>
 8024a94:	e02b      	b.n	8024aee <nmea_process+0x156>
            }
        } else {
            if (!nh->p.star) { /* Add to CRC only if star not yet detected */
 8024a96:	68fb      	ldr	r3, [r7, #12]
 8024a98:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8024a9c:	2b00      	cmp	r3, #0
 8024a9e:	d109      	bne.n	8024ab4 <nmea_process+0x11c>
                CRC_ADD(nh, *d); /* Add to CRC */
 8024aa0:	68fb      	ldr	r3, [r7, #12]
 8024aa2:	f893 2055 	ldrb.w	r2, [r3, #85]	; 0x55
 8024aa6:	697b      	ldr	r3, [r7, #20]
 8024aa8:	781b      	ldrb	r3, [r3, #0]
 8024aaa:	4053      	eors	r3, r2
 8024aac:	b2da      	uxtb	r2, r3
 8024aae:	68fb      	ldr	r3, [r7, #12]
 8024ab0:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
            }
            TERM_ADD(nh, *d); /* Add character to term */
 8024ab4:	68fb      	ldr	r3, [r7, #12]
 8024ab6:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 8024aba:	2b0b      	cmp	r3, #11
 8024abc:	d817      	bhi.n	8024aee <nmea_process+0x156>
 8024abe:	68fb      	ldr	r3, [r7, #12]
 8024ac0:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 8024ac4:	1c5a      	adds	r2, r3, #1
 8024ac6:	b2d1      	uxtb	r1, r2
 8024ac8:	68fa      	ldr	r2, [r7, #12]
 8024aca:	f882 1052 	strb.w	r1, [r2, #82]	; 0x52
 8024ace:	4619      	mov	r1, r3
 8024ad0:	697b      	ldr	r3, [r7, #20]
 8024ad2:	781a      	ldrb	r2, [r3, #0]
 8024ad4:	68fb      	ldr	r3, [r7, #12]
 8024ad6:	440b      	add	r3, r1
 8024ad8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8024adc:	68fb      	ldr	r3, [r7, #12]
 8024ade:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 8024ae2:	461a      	mov	r2, r3
 8024ae4:	68fb      	ldr	r3, [r7, #12]
 8024ae6:	4413      	add	r3, r2
 8024ae8:	2200      	movs	r2, #0
 8024aea:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
        }
        d++; /* Process next character */
 8024aee:	697b      	ldr	r3, [r7, #20]
 8024af0:	3301      	adds	r3, #1
 8024af2:	617b      	str	r3, [r7, #20]
    while (len--) { /* Process all bytes */
 8024af4:	687b      	ldr	r3, [r7, #4]
 8024af6:	1e5a      	subs	r2, r3, #1
 8024af8:	607a      	str	r2, [r7, #4]
 8024afa:	2b00      	cmp	r3, #0
 8024afc:	f47f af55 	bne.w	80249aa <nmea_process+0x12>
    }
    return 1;
 8024b00:	2301      	movs	r3, #1
}
 8024b02:	4618      	mov	r0, r3
 8024b04:	3718      	adds	r7, #24
 8024b06:	46bd      	mov	sp, r7
 8024b08:	bd80      	pop	{r7, pc}
	...

08024b0c <nmea_to_speed>:
 * @brief           Convert NMEA speed (in knots = nautical mile per hour) to different speed format
 * @param[in]       sik: Speed in knots, received from NMEA statement
 * @param[in]       ts: Target speed to convert to from knots
 * @return          Speed calculated from knots
 */
nmea_float_t nmea_to_speed(nmea_float_t sik, NMEA_SPEED ts) {
 8024b0c:	b480      	push	{r7}
 8024b0e:	b083      	sub	sp, #12
 8024b10:	af00      	add	r7, sp, #0
 8024b12:	ed87 0a01 	vstr	s0, [r7, #4]
 8024b16:	4603      	mov	r3, r0
 8024b18:	70fb      	strb	r3, [r7, #3]
    switch (ts) {
 8024b1a:	78fb      	ldrb	r3, [r7, #3]
 8024b1c:	2b0e      	cmp	r3, #14
 8024b1e:	f200 8086 	bhi.w	8024c2e <nmea_to_speed+0x122>
 8024b22:	a201      	add	r2, pc, #4	; (adr r2, 8024b28 <nmea_to_speed+0x1c>)
 8024b24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8024b28:	08024b65 	.word	0x08024b65
 8024b2c:	08024b73 	.word	0x08024b73
 8024b30:	08024b81 	.word	0x08024b81
 8024b34:	08024b8f 	.word	0x08024b8f
 8024b38:	08024b9d 	.word	0x08024b9d
 8024b3c:	08024bab 	.word	0x08024bab
 8024b40:	08024bb9 	.word	0x08024bb9
 8024b44:	08024bc7 	.word	0x08024bc7
 8024b48:	08024bd5 	.word	0x08024bd5
 8024b4c:	08024be3 	.word	0x08024be3
 8024b50:	08024bf1 	.word	0x08024bf1
 8024b54:	08024bff 	.word	0x08024bff
 8024b58:	08024c0d 	.word	0x08024c0d
 8024b5c:	08024c1b 	.word	0x08024c1b
 8024b60:	08024c29 	.word	0x08024c29
        case nmea_speed_kps:
            return FLT(sik * FLT(0.000514));
 8024b64:	edd7 7a01 	vldr	s15, [r7, #4]
 8024b68:	ed9f 7a35 	vldr	s14, [pc, #212]	; 8024c40 <nmea_to_speed+0x134>
 8024b6c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8024b70:	e05f      	b.n	8024c32 <nmea_to_speed+0x126>
        case nmea_speed_kph:
            return FLT(sik * FLT(1.852));
 8024b72:	edd7 7a01 	vldr	s15, [r7, #4]
 8024b76:	ed9f 7a33 	vldr	s14, [pc, #204]	; 8024c44 <nmea_to_speed+0x138>
 8024b7a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8024b7e:	e058      	b.n	8024c32 <nmea_to_speed+0x126>
        case nmea_speed_mps:
            return FLT(sik * FLT(0.5144));
 8024b80:	edd7 7a01 	vldr	s15, [r7, #4]
 8024b84:	ed9f 7a30 	vldr	s14, [pc, #192]	; 8024c48 <nmea_to_speed+0x13c>
 8024b88:	ee67 7a87 	vmul.f32	s15, s15, s14
 8024b8c:	e051      	b.n	8024c32 <nmea_to_speed+0x126>
        case nmea_speed_mpm:
            return FLT(sik * FLT(30.87));
 8024b8e:	edd7 7a01 	vldr	s15, [r7, #4]
 8024b92:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 8024c4c <nmea_to_speed+0x140>
 8024b96:	ee67 7a87 	vmul.f32	s15, s15, s14
 8024b9a:	e04a      	b.n	8024c32 <nmea_to_speed+0x126>

        case nmea_speed_mips:
            return FLT(sik * FLT(0.0003197));
 8024b9c:	edd7 7a01 	vldr	s15, [r7, #4]
 8024ba0:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 8024c50 <nmea_to_speed+0x144>
 8024ba4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8024ba8:	e043      	b.n	8024c32 <nmea_to_speed+0x126>
        case nmea_speed_mph:
            return FLT(sik * FLT(1.151));
 8024baa:	edd7 7a01 	vldr	s15, [r7, #4]
 8024bae:	ed9f 7a29 	vldr	s14, [pc, #164]	; 8024c54 <nmea_to_speed+0x148>
 8024bb2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8024bb6:	e03c      	b.n	8024c32 <nmea_to_speed+0x126>
        case nmea_speed_fps:
            return FLT(sik * FLT(1.688));
 8024bb8:	edd7 7a01 	vldr	s15, [r7, #4]
 8024bbc:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8024c58 <nmea_to_speed+0x14c>
 8024bc0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8024bc4:	e035      	b.n	8024c32 <nmea_to_speed+0x126>
        case nmea_speed_fpm:
            return FLT(sik * FLT(101.3));
 8024bc6:	edd7 7a01 	vldr	s15, [r7, #4]
 8024bca:	ed9f 7a24 	vldr	s14, [pc, #144]	; 8024c5c <nmea_to_speed+0x150>
 8024bce:	ee67 7a87 	vmul.f32	s15, s15, s14
 8024bd2:	e02e      	b.n	8024c32 <nmea_to_speed+0x126>

        case nmea_speed_mpk:
            return FLT(sik * FLT(32.4));
 8024bd4:	edd7 7a01 	vldr	s15, [r7, #4]
 8024bd8:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8024c60 <nmea_to_speed+0x154>
 8024bdc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8024be0:	e027      	b.n	8024c32 <nmea_to_speed+0x126>
        case nmea_speed_spk:
            return FLT(sik * FLT(1944.0));
 8024be2:	edd7 7a01 	vldr	s15, [r7, #4]
 8024be6:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8024c64 <nmea_to_speed+0x158>
 8024bea:	ee67 7a87 	vmul.f32	s15, s15, s14
 8024bee:	e020      	b.n	8024c32 <nmea_to_speed+0x126>
        case nmea_speed_sp100m:
            return FLT(sik * FLT(194.4));
 8024bf0:	edd7 7a01 	vldr	s15, [r7, #4]
 8024bf4:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 8024c68 <nmea_to_speed+0x15c>
 8024bf8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8024bfc:	e019      	b.n	8024c32 <nmea_to_speed+0x126>
        case nmea_speed_mipm:
            return FLT(sik * FLT(52.14));
 8024bfe:	edd7 7a01 	vldr	s15, [r7, #4]
 8024c02:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8024c6c <nmea_to_speed+0x160>
 8024c06:	ee67 7a87 	vmul.f32	s15, s15, s14
 8024c0a:	e012      	b.n	8024c32 <nmea_to_speed+0x126>
        case nmea_speed_spm:
            return FLT(sik * FLT(3128.0));
 8024c0c:	edd7 7a01 	vldr	s15, [r7, #4]
 8024c10:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8024c70 <nmea_to_speed+0x164>
 8024c14:	ee67 7a87 	vmul.f32	s15, s15, s14
 8024c18:	e00b      	b.n	8024c32 <nmea_to_speed+0x126>
        case nmea_speed_sp100y:
            return FLT(sik * FLT(177.7));
 8024c1a:	edd7 7a01 	vldr	s15, [r7, #4]
 8024c1e:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8024c74 <nmea_to_speed+0x168>
 8024c22:	ee67 7a87 	vmul.f32	s15, s15, s14
 8024c26:	e004      	b.n	8024c32 <nmea_to_speed+0x126>

        case nmea_speed_smph:
            return FLT(sik * FLT(1.0));
 8024c28:	edd7 7a01 	vldr	s15, [r7, #4]
 8024c2c:	e001      	b.n	8024c32 <nmea_to_speed+0x126>
        default:
            return 0;
 8024c2e:	eddf 7a12 	vldr	s15, [pc, #72]	; 8024c78 <nmea_to_speed+0x16c>
    }
}
 8024c32:	eeb0 0a67 	vmov.f32	s0, s15
 8024c36:	370c      	adds	r7, #12
 8024c38:	46bd      	mov	sp, r7
 8024c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8024c3e:	4770      	bx	lr
 8024c40:	3a06bdf5 	.word	0x3a06bdf5
 8024c44:	3fed0e56 	.word	0x3fed0e56
 8024c48:	3f03afb8 	.word	0x3f03afb8
 8024c4c:	41f6f5c3 	.word	0x41f6f5c3
 8024c50:	39a79d68 	.word	0x39a79d68
 8024c54:	3f9353f8 	.word	0x3f9353f8
 8024c58:	3fd81062 	.word	0x3fd81062
 8024c5c:	42ca999a 	.word	0x42ca999a
 8024c60:	4201999a 	.word	0x4201999a
 8024c64:	44f30000 	.word	0x44f30000
 8024c68:	43426666 	.word	0x43426666
 8024c6c:	42508f5c 	.word	0x42508f5c
 8024c70:	45438000 	.word	0x45438000
 8024c74:	4331b333 	.word	0x4331b333
 8024c78:	00000000 	.word	0x00000000

08024c7c <parse_number>:
 * @brief           Parse number as integer
 * @param[in]       gh: NMEA handle
 * @param[in]       t: Text to parse. Set to `NULL` to parse current NMEA term
 * @return          Parsed integer
 */
static int32_t parse_number(nmea_t *nh, const char *t) {
 8024c7c:	b480      	push	{r7}
 8024c7e:	b085      	sub	sp, #20
 8024c80:	af00      	add	r7, sp, #0
 8024c82:	6078      	str	r0, [r7, #4]
 8024c84:	6039      	str	r1, [r7, #0]
    int32_t res = 0;
 8024c86:	2300      	movs	r3, #0
 8024c88:	60fb      	str	r3, [r7, #12]
    uint8_t minus;

    if (t == NULL) {
 8024c8a:	683b      	ldr	r3, [r7, #0]
 8024c8c:	2b00      	cmp	r3, #0
 8024c8e:	d106      	bne.n	8024c9e <parse_number+0x22>
        t = nh->p.term_str;
 8024c90:	687b      	ldr	r3, [r7, #4]
 8024c92:	3345      	adds	r3, #69	; 0x45
 8024c94:	603b      	str	r3, [r7, #0]
    }
    for (; t != NULL && *t == ' '; t++) {
 8024c96:	e002      	b.n	8024c9e <parse_number+0x22>
 8024c98:	683b      	ldr	r3, [r7, #0]
 8024c9a:	3301      	adds	r3, #1
 8024c9c:	603b      	str	r3, [r7, #0]
 8024c9e:	683b      	ldr	r3, [r7, #0]
 8024ca0:	2b00      	cmp	r3, #0
 8024ca2:	d003      	beq.n	8024cac <parse_number+0x30>
 8024ca4:	683b      	ldr	r3, [r7, #0]
 8024ca6:	781b      	ldrb	r3, [r3, #0]
 8024ca8:	2b20      	cmp	r3, #32
 8024caa:	d0f5      	beq.n	8024c98 <parse_number+0x1c>
    } /* Strip leading spaces */

    minus = (*t == '-' ? (t++, 1) : 0);
 8024cac:	683b      	ldr	r3, [r7, #0]
 8024cae:	781b      	ldrb	r3, [r3, #0]
 8024cb0:	2b2d      	cmp	r3, #45	; 0x2d
 8024cb2:	d104      	bne.n	8024cbe <parse_number+0x42>
 8024cb4:	683b      	ldr	r3, [r7, #0]
 8024cb6:	3301      	adds	r3, #1
 8024cb8:	603b      	str	r3, [r7, #0]
 8024cba:	2301      	movs	r3, #1
 8024cbc:	e000      	b.n	8024cc0 <parse_number+0x44>
 8024cbe:	2300      	movs	r3, #0
 8024cc0:	72fb      	strb	r3, [r7, #11]
    for (; t != NULL && CIN(*t); t++) {
 8024cc2:	e00d      	b.n	8024ce0 <parse_number+0x64>
        res = 10 * res + CTN(*t);
 8024cc4:	68fa      	ldr	r2, [r7, #12]
 8024cc6:	4613      	mov	r3, r2
 8024cc8:	009b      	lsls	r3, r3, #2
 8024cca:	4413      	add	r3, r2
 8024ccc:	005b      	lsls	r3, r3, #1
 8024cce:	461a      	mov	r2, r3
 8024cd0:	683b      	ldr	r3, [r7, #0]
 8024cd2:	781b      	ldrb	r3, [r3, #0]
 8024cd4:	3b30      	subs	r3, #48	; 0x30
 8024cd6:	4413      	add	r3, r2
 8024cd8:	60fb      	str	r3, [r7, #12]
    for (; t != NULL && CIN(*t); t++) {
 8024cda:	683b      	ldr	r3, [r7, #0]
 8024cdc:	3301      	adds	r3, #1
 8024cde:	603b      	str	r3, [r7, #0]
 8024ce0:	683b      	ldr	r3, [r7, #0]
 8024ce2:	2b00      	cmp	r3, #0
 8024ce4:	d007      	beq.n	8024cf6 <parse_number+0x7a>
 8024ce6:	683b      	ldr	r3, [r7, #0]
 8024ce8:	781b      	ldrb	r3, [r3, #0]
 8024cea:	2b2f      	cmp	r3, #47	; 0x2f
 8024cec:	d903      	bls.n	8024cf6 <parse_number+0x7a>
 8024cee:	683b      	ldr	r3, [r7, #0]
 8024cf0:	781b      	ldrb	r3, [r3, #0]
 8024cf2:	2b39      	cmp	r3, #57	; 0x39
 8024cf4:	d9e6      	bls.n	8024cc4 <parse_number+0x48>
    }
    return minus ? -res : res;
 8024cf6:	7afb      	ldrb	r3, [r7, #11]
 8024cf8:	2b00      	cmp	r3, #0
 8024cfa:	d002      	beq.n	8024d02 <parse_number+0x86>
 8024cfc:	68fb      	ldr	r3, [r7, #12]
 8024cfe:	425b      	negs	r3, r3
 8024d00:	e000      	b.n	8024d04 <parse_number+0x88>
 8024d02:	68fb      	ldr	r3, [r7, #12]
}
 8024d04:	4618      	mov	r0, r3
 8024d06:	3714      	adds	r7, #20
 8024d08:	46bd      	mov	sp, r7
 8024d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8024d0e:	4770      	bx	lr

08024d10 <parse_float_number>:
 * @brief           Parse number as double and convert it to \ref nmea_float_t
 * @param[in]       gh: NMEA handle
 * @param[in]       t: Text to parse. Set to `NULL` to parse current NMEA term
 * @return          Parsed double in \ref nmea_float_t format
 */
static nmea_float_t parse_float_number(nmea_t *nh, const char *t) {
 8024d10:	b580      	push	{r7, lr}
 8024d12:	b084      	sub	sp, #16
 8024d14:	af00      	add	r7, sp, #0
 8024d16:	6078      	str	r0, [r7, #4]
 8024d18:	6039      	str	r1, [r7, #0]
    nmea_float_t res;

    if (t == NULL) {
 8024d1a:	683b      	ldr	r3, [r7, #0]
 8024d1c:	2b00      	cmp	r3, #0
 8024d1e:	d106      	bne.n	8024d2e <parse_float_number+0x1e>
        t = nh->p.term_str;
 8024d20:	687b      	ldr	r3, [r7, #4]
 8024d22:	3345      	adds	r3, #69	; 0x45
 8024d24:	603b      	str	r3, [r7, #0]
    }
    for (; t != NULL && *t == ' '; t++) {
 8024d26:	e002      	b.n	8024d2e <parse_float_number+0x1e>
 8024d28:	683b      	ldr	r3, [r7, #0]
 8024d2a:	3301      	adds	r3, #1
 8024d2c:	603b      	str	r3, [r7, #0]
 8024d2e:	683b      	ldr	r3, [r7, #0]
 8024d30:	2b00      	cmp	r3, #0
 8024d32:	d003      	beq.n	8024d3c <parse_float_number+0x2c>
 8024d34:	683b      	ldr	r3, [r7, #0]
 8024d36:	781b      	ldrb	r3, [r3, #0]
 8024d38:	2b20      	cmp	r3, #32
 8024d3a:	d0f5      	beq.n	8024d28 <parse_float_number+0x18>
    } /* Strip leading spaces */

#if NMEA_CFG_DOUBLE
	res = strtod(t, NULL);                      /* Parse string to double */
#else /* NMEA_CFG_DOUBLE */
    res = strtof(t, NULL); /* Parse string to float */
 8024d3c:	2100      	movs	r1, #0
 8024d3e:	6838      	ldr	r0, [r7, #0]
 8024d40:	f01b fd52 	bl	80407e8 <strtof>
 8024d44:	ed87 0a03 	vstr	s0, [r7, #12]
#endif /* !NMEA_CFG_DOUBLE */

    return FLT(res); /* Return casted value, based on float size */
 8024d48:	68fb      	ldr	r3, [r7, #12]
 8024d4a:	ee07 3a90 	vmov	s15, r3
}
 8024d4e:	eeb0 0a67 	vmov.f32	s0, s15
 8024d52:	3710      	adds	r7, #16
 8024d54:	46bd      	mov	sp, r7
 8024d56:	bd80      	pop	{r7, pc}

08024d58 <parse_lat_long>:
 *
 *                  NMEA output for latitude is ddmm.sss and longitude is dddmm.sss
 * @param[in]       gh: NMEA handle
 * @return          Latitude/Longitude value in degrees
 */
static nmea_float_t parse_lat_long(nmea_t *nh) {
 8024d58:	b580      	push	{r7, lr}
 8024d5a:	b086      	sub	sp, #24
 8024d5c:	af00      	add	r7, sp, #0
 8024d5e:	6078      	str	r0, [r7, #4]
    nmea_float_t ll, deg, min;

    ll = parse_float_number(nh, NULL); /* Parse value as double */
 8024d60:	2100      	movs	r1, #0
 8024d62:	6878      	ldr	r0, [r7, #4]
 8024d64:	f7ff ffd4 	bl	8024d10 <parse_float_number>
 8024d68:	ed87 0a05 	vstr	s0, [r7, #20]
    deg = FLT((int )((int )ll / 100)); /* Get absolute degrees value, interested in integer part only */
 8024d6c:	edd7 7a05 	vldr	s15, [r7, #20]
 8024d70:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8024d74:	ee17 1a90 	vmov	r1, s15
 8024d78:	4b15      	ldr	r3, [pc, #84]	; (8024dd0 <parse_lat_long+0x78>)
 8024d7a:	fb83 2301 	smull	r2, r3, r3, r1
 8024d7e:	115a      	asrs	r2, r3, #5
 8024d80:	17cb      	asrs	r3, r1, #31
 8024d82:	1ad3      	subs	r3, r2, r3
 8024d84:	ee07 3a90 	vmov	s15, r3
 8024d88:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8024d8c:	edc7 7a04 	vstr	s15, [r7, #16]
    min = ll - (deg * FLT(100)); /* Get remaining part from full number, minutes */
 8024d90:	edd7 7a04 	vldr	s15, [r7, #16]
 8024d94:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8024dd4 <parse_lat_long+0x7c>
 8024d98:	ee67 7a87 	vmul.f32	s15, s15, s14
 8024d9c:	ed97 7a05 	vldr	s14, [r7, #20]
 8024da0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8024da4:	edc7 7a03 	vstr	s15, [r7, #12]
    ll = deg + (min / FLT(60)); /* Calculate latitude/longitude */
 8024da8:	ed97 7a03 	vldr	s14, [r7, #12]
 8024dac:	eddf 6a0a 	vldr	s13, [pc, #40]	; 8024dd8 <parse_lat_long+0x80>
 8024db0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8024db4:	ed97 7a04 	vldr	s14, [r7, #16]
 8024db8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8024dbc:	edc7 7a05 	vstr	s15, [r7, #20]

    return ll;
 8024dc0:	697b      	ldr	r3, [r7, #20]
 8024dc2:	ee07 3a90 	vmov	s15, r3
}
 8024dc6:	eeb0 0a67 	vmov.f32	s0, s15
 8024dca:	3718      	adds	r7, #24
 8024dcc:	46bd      	mov	sp, r7
 8024dce:	bd80      	pop	{r7, pc}
 8024dd0:	51eb851f 	.word	0x51eb851f
 8024dd4:	42c80000 	.word	0x42c80000
 8024dd8:	42700000 	.word	0x42700000

08024ddc <parse_term>:
/**
 * @brief           Parse received term
 * @param[in]       gh: NMEA handle
 * @return          `1` on success, `0` otherwise
 */
static uint8_t parse_term(nmea_t *nh) {
 8024ddc:	b580      	push	{r7, lr}
 8024dde:	b082      	sub	sp, #8
 8024de0:	af00      	add	r7, sp, #0
 8024de2:	6078      	str	r0, [r7, #4]
    if (nh->p.term_num == 0) { /* Check string type */
 8024de4:	687b      	ldr	r3, [r7, #4]
 8024de6:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 8024dea:	2b00      	cmp	r3, #0
 8024dec:	d169      	bne.n	8024ec2 <parse_term+0xe6>
        if (0) {
#if NMEA_CFG_STATEMENT_GPGGA
        } else if (!strncmp(nh->p.term_str, "$GPGGA", 6) || !strncmp(nh->p.term_str, "$GNGGA", 6)) {
 8024dee:	687b      	ldr	r3, [r7, #4]
 8024df0:	3345      	adds	r3, #69	; 0x45
 8024df2:	2206      	movs	r2, #6
 8024df4:	49c4      	ldr	r1, [pc, #784]	; (8025108 <parse_term+0x32c>)
 8024df6:	4618      	mov	r0, r3
 8024df8:	f01a feba 	bl	803fb70 <strncmp>
 8024dfc:	4603      	mov	r3, r0
 8024dfe:	2b00      	cmp	r3, #0
 8024e00:	d009      	beq.n	8024e16 <parse_term+0x3a>
 8024e02:	687b      	ldr	r3, [r7, #4]
 8024e04:	3345      	adds	r3, #69	; 0x45
 8024e06:	2206      	movs	r2, #6
 8024e08:	49c0      	ldr	r1, [pc, #768]	; (802510c <parse_term+0x330>)
 8024e0a:	4618      	mov	r0, r3
 8024e0c:	f01a feb0 	bl	803fb70 <strncmp>
 8024e10:	4603      	mov	r3, r0
 8024e12:	2b00      	cmp	r3, #0
 8024e14:	d104      	bne.n	8024e20 <parse_term+0x44>
            nh->p.stat = STAT_GGA;
 8024e16:	687b      	ldr	r3, [r7, #4]
 8024e18:	2201      	movs	r2, #1
 8024e1a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8024e1e:	e04e      	b.n	8024ebe <parse_term+0xe2>
#endif /* NMEA_CFG_STATEMENT_GPGGA */
#if NMEA_CFG_STATEMENT_GPGSA
        } else if (!strncmp(nh->p.term_str, "$GPGSA", 6) || !strncmp(nh->p.term_str, "$GNGSA", 6)) {
 8024e20:	687b      	ldr	r3, [r7, #4]
 8024e22:	3345      	adds	r3, #69	; 0x45
 8024e24:	2206      	movs	r2, #6
 8024e26:	49ba      	ldr	r1, [pc, #744]	; (8025110 <parse_term+0x334>)
 8024e28:	4618      	mov	r0, r3
 8024e2a:	f01a fea1 	bl	803fb70 <strncmp>
 8024e2e:	4603      	mov	r3, r0
 8024e30:	2b00      	cmp	r3, #0
 8024e32:	d009      	beq.n	8024e48 <parse_term+0x6c>
 8024e34:	687b      	ldr	r3, [r7, #4]
 8024e36:	3345      	adds	r3, #69	; 0x45
 8024e38:	2206      	movs	r2, #6
 8024e3a:	49b6      	ldr	r1, [pc, #728]	; (8025114 <parse_term+0x338>)
 8024e3c:	4618      	mov	r0, r3
 8024e3e:	f01a fe97 	bl	803fb70 <strncmp>
 8024e42:	4603      	mov	r3, r0
 8024e44:	2b00      	cmp	r3, #0
 8024e46:	d104      	bne.n	8024e52 <parse_term+0x76>
            nh->p.stat = STAT_GSA;
 8024e48:	687b      	ldr	r3, [r7, #4]
 8024e4a:	2202      	movs	r2, #2
 8024e4c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8024e50:	e035      	b.n	8024ebe <parse_term+0xe2>
#endif /* NMEA_CFG_STATEMENT_GPGSA */
#if NMEA_CFG_STATEMENT_GPGSV
        } else if (!strncmp(nh->p.term_str, "$GPGSV", 6) || !strncmp(nh->p.term_str, "$GNGSV", 6)) {
 8024e52:	687b      	ldr	r3, [r7, #4]
 8024e54:	3345      	adds	r3, #69	; 0x45
 8024e56:	2206      	movs	r2, #6
 8024e58:	49af      	ldr	r1, [pc, #700]	; (8025118 <parse_term+0x33c>)
 8024e5a:	4618      	mov	r0, r3
 8024e5c:	f01a fe88 	bl	803fb70 <strncmp>
 8024e60:	4603      	mov	r3, r0
 8024e62:	2b00      	cmp	r3, #0
 8024e64:	d009      	beq.n	8024e7a <parse_term+0x9e>
 8024e66:	687b      	ldr	r3, [r7, #4]
 8024e68:	3345      	adds	r3, #69	; 0x45
 8024e6a:	2206      	movs	r2, #6
 8024e6c:	49ab      	ldr	r1, [pc, #684]	; (802511c <parse_term+0x340>)
 8024e6e:	4618      	mov	r0, r3
 8024e70:	f01a fe7e 	bl	803fb70 <strncmp>
 8024e74:	4603      	mov	r3, r0
 8024e76:	2b00      	cmp	r3, #0
 8024e78:	d104      	bne.n	8024e84 <parse_term+0xa8>
            nh->p.stat = STAT_GSV;
 8024e7a:	687b      	ldr	r3, [r7, #4]
 8024e7c:	2203      	movs	r2, #3
 8024e7e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8024e82:	e01c      	b.n	8024ebe <parse_term+0xe2>
#endif /* NMEA_CFG_STATEMENT_GPGSV */
#if NMEA_CFG_STATEMENT_GPRMC
        } else if (!strncmp(nh->p.term_str, "$GPRMC", 6) || !strncmp(nh->p.term_str, "$GNRMC", 6)) {
 8024e84:	687b      	ldr	r3, [r7, #4]
 8024e86:	3345      	adds	r3, #69	; 0x45
 8024e88:	2206      	movs	r2, #6
 8024e8a:	49a5      	ldr	r1, [pc, #660]	; (8025120 <parse_term+0x344>)
 8024e8c:	4618      	mov	r0, r3
 8024e8e:	f01a fe6f 	bl	803fb70 <strncmp>
 8024e92:	4603      	mov	r3, r0
 8024e94:	2b00      	cmp	r3, #0
 8024e96:	d009      	beq.n	8024eac <parse_term+0xd0>
 8024e98:	687b      	ldr	r3, [r7, #4]
 8024e9a:	3345      	adds	r3, #69	; 0x45
 8024e9c:	2206      	movs	r2, #6
 8024e9e:	49a1      	ldr	r1, [pc, #644]	; (8025124 <parse_term+0x348>)
 8024ea0:	4618      	mov	r0, r3
 8024ea2:	f01a fe65 	bl	803fb70 <strncmp>
 8024ea6:	4603      	mov	r3, r0
 8024ea8:	2b00      	cmp	r3, #0
 8024eaa:	d104      	bne.n	8024eb6 <parse_term+0xda>
            nh->p.stat = STAT_RMC;
 8024eac:	687b      	ldr	r3, [r7, #4]
 8024eae:	2204      	movs	r2, #4
 8024eb0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8024eb4:	e003      	b.n	8024ebe <parse_term+0xe2>
#endif /* NMEA_CFG_STATEMENT_GPRMC */
        } else {
            nh->p.stat = STAT_UNKNOWN; /* Invalid statement for library */
 8024eb6:	687b      	ldr	r3, [r7, #4]
 8024eb8:	2200      	movs	r2, #0
 8024eba:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
        }
        return 1;
 8024ebe:	2301      	movs	r3, #1
 8024ec0:	e21d      	b.n	80252fe <parse_term+0x522>
    }

    /* Start parsing terms */
    if (nh->p.stat == STAT_UNKNOWN) {
 8024ec2:	687b      	ldr	r3, [r7, #4]
 8024ec4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8024ec8:	2b00      	cmp	r3, #0
 8024eca:	f000 8217 	beq.w	80252fc <parse_term+0x520>
#if NMEA_CFG_STATEMENT_GPGGA
    } else if (nh->p.stat == STAT_GGA) { /* Process GPGGA statement */
 8024ece:	687b      	ldr	r3, [r7, #4]
 8024ed0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8024ed4:	2b01      	cmp	r3, #1
 8024ed6:	f040 80c0 	bne.w	802505a <parse_term+0x27e>
        switch (nh->p.term_num) {
 8024eda:	687b      	ldr	r3, [r7, #4]
 8024edc:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 8024ee0:	3b01      	subs	r3, #1
 8024ee2:	2b0a      	cmp	r3, #10
 8024ee4:	f200 81fd 	bhi.w	80252e2 <parse_term+0x506>
 8024ee8:	a201      	add	r2, pc, #4	; (adr r2, 8024ef0 <parse_term+0x114>)
 8024eea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8024eee:	bf00      	nop
 8024ef0:	08024f1d 	.word	0x08024f1d
 8024ef4:	08024f97 	.word	0x08024f97
 8024ef8:	08024fa9 	.word	0x08024fa9
 8024efc:	08024fd1 	.word	0x08024fd1
 8024f00:	08024fe3 	.word	0x08024fe3
 8024f04:	0802500b 	.word	0x0802500b
 8024f08:	0802501f 	.word	0x0802501f
 8024f0c:	080252e3 	.word	0x080252e3
 8024f10:	08025033 	.word	0x08025033
 8024f14:	080252e3 	.word	0x080252e3
 8024f18:	08025047 	.word	0x08025047
            case 1: /* Process UTC time */
                nh->p.data.gga.hours = 10 * CTN(nh->p.term_str[0]) + CTN(nh->p.term_str[1]);
 8024f1c:	687b      	ldr	r3, [r7, #4]
 8024f1e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8024f22:	3b30      	subs	r3, #48	; 0x30
 8024f24:	b2db      	uxtb	r3, r3
 8024f26:	461a      	mov	r2, r3
 8024f28:	0092      	lsls	r2, r2, #2
 8024f2a:	4413      	add	r3, r2
 8024f2c:	005b      	lsls	r3, r3, #1
 8024f2e:	b2da      	uxtb	r2, r3
 8024f30:	687b      	ldr	r3, [r7, #4]
 8024f32:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8024f36:	4413      	add	r3, r2
 8024f38:	b2db      	uxtb	r3, r3
 8024f3a:	3b30      	subs	r3, #48	; 0x30
 8024f3c:	b2da      	uxtb	r2, r3
 8024f3e:	687b      	ldr	r3, [r7, #4]
 8024f40:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
                nh->p.data.gga.minutes = 10 * CTN(nh->p.term_str[2]) + CTN(nh->p.term_str[3]);
 8024f44:	687b      	ldr	r3, [r7, #4]
 8024f46:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8024f4a:	3b30      	subs	r3, #48	; 0x30
 8024f4c:	b2db      	uxtb	r3, r3
 8024f4e:	461a      	mov	r2, r3
 8024f50:	0092      	lsls	r2, r2, #2
 8024f52:	4413      	add	r3, r2
 8024f54:	005b      	lsls	r3, r3, #1
 8024f56:	b2da      	uxtb	r2, r3
 8024f58:	687b      	ldr	r3, [r7, #4]
 8024f5a:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8024f5e:	4413      	add	r3, r2
 8024f60:	b2db      	uxtb	r3, r3
 8024f62:	3b30      	subs	r3, #48	; 0x30
 8024f64:	b2da      	uxtb	r2, r3
 8024f66:	687b      	ldr	r3, [r7, #4]
 8024f68:	f883 206b 	strb.w	r2, [r3, #107]	; 0x6b
                nh->p.data.gga.seconds = 10 * CTN(nh->p.term_str[4]) + CTN(nh->p.term_str[5]);
 8024f6c:	687b      	ldr	r3, [r7, #4]
 8024f6e:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8024f72:	3b30      	subs	r3, #48	; 0x30
 8024f74:	b2db      	uxtb	r3, r3
 8024f76:	461a      	mov	r2, r3
 8024f78:	0092      	lsls	r2, r2, #2
 8024f7a:	4413      	add	r3, r2
 8024f7c:	005b      	lsls	r3, r3, #1
 8024f7e:	b2da      	uxtb	r2, r3
 8024f80:	687b      	ldr	r3, [r7, #4]
 8024f82:	f893 304a 	ldrb.w	r3, [r3, #74]	; 0x4a
 8024f86:	4413      	add	r3, r2
 8024f88:	b2db      	uxtb	r3, r3
 8024f8a:	3b30      	subs	r3, #48	; 0x30
 8024f8c:	b2da      	uxtb	r2, r3
 8024f8e:	687b      	ldr	r3, [r7, #4]
 8024f90:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
                break;
 8024f94:	e1b2      	b.n	80252fc <parse_term+0x520>
            case 2: /* Latitude */
                nh->p.data.gga.latitude = parse_lat_long(nh); /* Parse latitude */
 8024f96:	6878      	ldr	r0, [r7, #4]
 8024f98:	f7ff fede 	bl	8024d58 <parse_lat_long>
 8024f9c:	eef0 7a40 	vmov.f32	s15, s0
 8024fa0:	687b      	ldr	r3, [r7, #4]
 8024fa2:	edc3 7a16 	vstr	s15, [r3, #88]	; 0x58
                break;
 8024fa6:	e1a9      	b.n	80252fc <parse_term+0x520>
            case 3: /* Latitude north/south information */
                if (nh->p.term_str[0] == 'S' || nh->p.term_str[0] == 's') {
 8024fa8:	687b      	ldr	r3, [r7, #4]
 8024faa:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8024fae:	2b53      	cmp	r3, #83	; 0x53
 8024fb0:	d005      	beq.n	8024fbe <parse_term+0x1e2>
 8024fb2:	687b      	ldr	r3, [r7, #4]
 8024fb4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8024fb8:	2b73      	cmp	r3, #115	; 0x73
 8024fba:	f040 8194 	bne.w	80252e6 <parse_term+0x50a>
                    nh->p.data.gga.latitude = -nh->p.data.gga.latitude;
 8024fbe:	687b      	ldr	r3, [r7, #4]
 8024fc0:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 8024fc4:	eef1 7a67 	vneg.f32	s15, s15
 8024fc8:	687b      	ldr	r3, [r7, #4]
 8024fca:	edc3 7a16 	vstr	s15, [r3, #88]	; 0x58
                }
                break;
 8024fce:	e18a      	b.n	80252e6 <parse_term+0x50a>
            case 4: /* Longitude */
                nh->p.data.gga.longitude = parse_lat_long(nh); /* Parse longitude */
 8024fd0:	6878      	ldr	r0, [r7, #4]
 8024fd2:	f7ff fec1 	bl	8024d58 <parse_lat_long>
 8024fd6:	eef0 7a40 	vmov.f32	s15, s0
 8024fda:	687b      	ldr	r3, [r7, #4]
 8024fdc:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c
                break;
 8024fe0:	e18c      	b.n	80252fc <parse_term+0x520>
            case 5: /* Longitude east/west information */
                if (nh->p.term_str[0] == 'W' || nh->p.term_str[0] == 'w') {
 8024fe2:	687b      	ldr	r3, [r7, #4]
 8024fe4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8024fe8:	2b57      	cmp	r3, #87	; 0x57
 8024fea:	d005      	beq.n	8024ff8 <parse_term+0x21c>
 8024fec:	687b      	ldr	r3, [r7, #4]
 8024fee:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8024ff2:	2b77      	cmp	r3, #119	; 0x77
 8024ff4:	f040 8179 	bne.w	80252ea <parse_term+0x50e>
                    nh->p.data.gga.longitude = -nh->p.data.gga.longitude;
 8024ff8:	687b      	ldr	r3, [r7, #4]
 8024ffa:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 8024ffe:	eef1 7a67 	vneg.f32	s15, s15
 8025002:	687b      	ldr	r3, [r7, #4]
 8025004:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c
                }
                break;
 8025008:	e16f      	b.n	80252ea <parse_term+0x50e>
            case 6: /* Fix status */
                nh->p.data.gga.fix = (uint8_t) parse_number(nh, NULL);
 802500a:	2100      	movs	r1, #0
 802500c:	6878      	ldr	r0, [r7, #4]
 802500e:	f7ff fe35 	bl	8024c7c <parse_number>
 8025012:	4603      	mov	r3, r0
 8025014:	b2da      	uxtb	r2, r3
 8025016:	687b      	ldr	r3, [r7, #4]
 8025018:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
                break;
 802501c:	e16e      	b.n	80252fc <parse_term+0x520>
            case 7: /* Satellites in use */
                nh->p.data.gga.sats_in_use = (uint8_t) parse_number(nh, NULL);
 802501e:	2100      	movs	r1, #0
 8025020:	6878      	ldr	r0, [r7, #4]
 8025022:	f7ff fe2b 	bl	8024c7c <parse_number>
 8025026:	4603      	mov	r3, r0
 8025028:	b2da      	uxtb	r2, r3
 802502a:	687b      	ldr	r3, [r7, #4]
 802502c:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
                break;
 8025030:	e164      	b.n	80252fc <parse_term+0x520>
            case 9: /* Altitude */
                nh->p.data.gga.altitude = parse_float_number(nh, NULL);
 8025032:	2100      	movs	r1, #0
 8025034:	6878      	ldr	r0, [r7, #4]
 8025036:	f7ff fe6b 	bl	8024d10 <parse_float_number>
 802503a:	eef0 7a40 	vmov.f32	s15, s0
 802503e:	687b      	ldr	r3, [r7, #4]
 8025040:	edc3 7a18 	vstr	s15, [r3, #96]	; 0x60
                break;
 8025044:	e15a      	b.n	80252fc <parse_term+0x520>
            case 11: /* Altitude above ellipsoid */
                nh->p.data.gga.geo_sep = parse_float_number(nh, NULL);
 8025046:	2100      	movs	r1, #0
 8025048:	6878      	ldr	r0, [r7, #4]
 802504a:	f7ff fe61 	bl	8024d10 <parse_float_number>
 802504e:	eef0 7a40 	vmov.f32	s15, s0
 8025052:	687b      	ldr	r3, [r7, #4]
 8025054:	edc3 7a19 	vstr	s15, [r3, #100]	; 0x64
                break;
 8025058:	e150      	b.n	80252fc <parse_term+0x520>
            default:
                break;
        }
#endif /* NMEA_CFG_STATEMENT_GPGGA */
#if NMEA_CFG_STATEMENT_GPGSA
    } else if (nh->p.stat == STAT_GSA) { /* Process GPGSA statement */
 802505a:	687b      	ldr	r3, [r7, #4]
 802505c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8025060:	2b02      	cmp	r3, #2
 8025062:	d17e      	bne.n	8025162 <parse_term+0x386>
        switch (nh->p.term_num) {
 8025064:	687b      	ldr	r3, [r7, #4]
 8025066:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 802506a:	3b02      	subs	r3, #2
 802506c:	2b0f      	cmp	r3, #15
 802506e:	d85b      	bhi.n	8025128 <parse_term+0x34c>
 8025070:	a201      	add	r2, pc, #4	; (adr r2, 8025078 <parse_term+0x29c>)
 8025072:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8025076:	bf00      	nop
 8025078:	080250b9 	.word	0x080250b9
 802507c:	08025129 	.word	0x08025129
 8025080:	08025129 	.word	0x08025129
 8025084:	08025129 	.word	0x08025129
 8025088:	08025129 	.word	0x08025129
 802508c:	08025129 	.word	0x08025129
 8025090:	08025129 	.word	0x08025129
 8025094:	08025129 	.word	0x08025129
 8025098:	08025129 	.word	0x08025129
 802509c:	08025129 	.word	0x08025129
 80250a0:	08025129 	.word	0x08025129
 80250a4:	08025129 	.word	0x08025129
 80250a8:	08025129 	.word	0x08025129
 80250ac:	080250cd 	.word	0x080250cd
 80250b0:	080250e1 	.word	0x080250e1
 80250b4:	080250f5 	.word	0x080250f5
            case 2: /* Process fix mode */
                nh->p.data.gsa.fix_mode = (uint8_t) parse_number(nh, NULL);
 80250b8:	2100      	movs	r1, #0
 80250ba:	6878      	ldr	r0, [r7, #4]
 80250bc:	f7ff fdde 	bl	8024c7c <parse_number>
 80250c0:	4603      	mov	r3, r0
 80250c2:	b2da      	uxtb	r2, r3
 80250c4:	687b      	ldr	r3, [r7, #4]
 80250c6:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
                break;
 80250ca:	e117      	b.n	80252fc <parse_term+0x520>
            case 15: /* Process PDOP */
                nh->p.data.gsa.dop_p = parse_float_number(nh, NULL);
 80250cc:	2100      	movs	r1, #0
 80250ce:	6878      	ldr	r0, [r7, #4]
 80250d0:	f7ff fe1e 	bl	8024d10 <parse_float_number>
 80250d4:	eef0 7a40 	vmov.f32	s15, s0
 80250d8:	687b      	ldr	r3, [r7, #4]
 80250da:	edc3 7a18 	vstr	s15, [r3, #96]	; 0x60
                break;
 80250de:	e10d      	b.n	80252fc <parse_term+0x520>
            case 16: /* Process HDOP */
                nh->p.data.gsa.dop_h = parse_float_number(nh, NULL);
 80250e0:	2100      	movs	r1, #0
 80250e2:	6878      	ldr	r0, [r7, #4]
 80250e4:	f7ff fe14 	bl	8024d10 <parse_float_number>
 80250e8:	eef0 7a40 	vmov.f32	s15, s0
 80250ec:	687b      	ldr	r3, [r7, #4]
 80250ee:	edc3 7a16 	vstr	s15, [r3, #88]	; 0x58
                break;
 80250f2:	e103      	b.n	80252fc <parse_term+0x520>
            case 17: /* Process VDOP */
                nh->p.data.gsa.dop_v = parse_float_number(nh, NULL);
 80250f4:	2100      	movs	r1, #0
 80250f6:	6878      	ldr	r0, [r7, #4]
 80250f8:	f7ff fe0a 	bl	8024d10 <parse_float_number>
 80250fc:	eef0 7a40 	vmov.f32	s15, s0
 8025100:	687b      	ldr	r3, [r7, #4]
 8025102:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c
                break;
 8025106:	e0f9      	b.n	80252fc <parse_term+0x520>
 8025108:	0804361c 	.word	0x0804361c
 802510c:	08043624 	.word	0x08043624
 8025110:	0804362c 	.word	0x0804362c
 8025114:	08043634 	.word	0x08043634
 8025118:	0804363c 	.word	0x0804363c
 802511c:	08043644 	.word	0x08043644
 8025120:	0804364c 	.word	0x0804364c
 8025124:	08043654 	.word	0x08043654
            default:
                /* Parse satellite IDs */
                if (nh->p.term_num >= 3 && nh->p.term_num <= 14) {
 8025128:	687b      	ldr	r3, [r7, #4]
 802512a:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 802512e:	2b02      	cmp	r3, #2
 8025130:	f240 80dd 	bls.w	80252ee <parse_term+0x512>
 8025134:	687b      	ldr	r3, [r7, #4]
 8025136:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 802513a:	2b0e      	cmp	r3, #14
 802513c:	f200 80d7 	bhi.w	80252ee <parse_term+0x512>
                    nh->p.data.gsa.satellites_ids[nh->p.term_num - 3] = (uint8_t) parse_number(nh, NULL);
 8025140:	2100      	movs	r1, #0
 8025142:	6878      	ldr	r0, [r7, #4]
 8025144:	f7ff fd9a 	bl	8024c7c <parse_number>
 8025148:	4602      	mov	r2, r0
 802514a:	687b      	ldr	r3, [r7, #4]
 802514c:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 8025150:	3b03      	subs	r3, #3
 8025152:	b2d1      	uxtb	r1, r2
 8025154:	687a      	ldr	r2, [r7, #4]
 8025156:	4413      	add	r3, r2
 8025158:	460a      	mov	r2, r1
 802515a:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
                }
                break;
 802515e:	bf00      	nop
 8025160:	e0c5      	b.n	80252ee <parse_term+0x512>
        }
#endif /* NMEA_CFG_STATEMENT_GPGSA */
#if NMEA_CFG_STATEMENT_GPGSV
    } else if (nh->p.stat == STAT_GSV) { /* Process GPGSV statement */
 8025162:	687b      	ldr	r3, [r7, #4]
 8025164:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8025168:	2b03      	cmp	r3, #3
 802516a:	d11b      	bne.n	80251a4 <parse_term+0x3c8>
        switch (nh->p.term_num) {
 802516c:	687b      	ldr	r3, [r7, #4]
 802516e:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 8025172:	2b02      	cmp	r3, #2
 8025174:	d002      	beq.n	802517c <parse_term+0x3a0>
 8025176:	2b03      	cmp	r3, #3
 8025178:	d00a      	beq.n	8025190 <parse_term+0x3b4>
					default: break;
					}
				}
			}
#endif /* NMEA_CFG_STATEMENT_GPGSV_SAT_DET */
                break;
 802517a:	e0bf      	b.n	80252fc <parse_term+0x520>
                nh->p.data.gsv.stat_num = (uint8_t) parse_number(nh, NULL);
 802517c:	2100      	movs	r1, #0
 802517e:	6878      	ldr	r0, [r7, #4]
 8025180:	f7ff fd7c 	bl	8024c7c <parse_number>
 8025184:	4603      	mov	r3, r0
 8025186:	b2da      	uxtb	r2, r3
 8025188:	687b      	ldr	r3, [r7, #4]
 802518a:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
                break;
 802518e:	e0b5      	b.n	80252fc <parse_term+0x520>
                nh->p.data.gsv.sats_in_view = (uint8_t) parse_number(nh, NULL);
 8025190:	2100      	movs	r1, #0
 8025192:	6878      	ldr	r0, [r7, #4]
 8025194:	f7ff fd72 	bl	8024c7c <parse_number>
 8025198:	4603      	mov	r3, r0
 802519a:	b2da      	uxtb	r2, r3
 802519c:	687b      	ldr	r3, [r7, #4]
 802519e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
                break;
 80251a2:	e0ab      	b.n	80252fc <parse_term+0x520>
        }
#endif /* NMEA_CFG_STATEMENT_GPGSV */
#if NMEA_CFG_STATEMENT_GPRMC
    } else if (nh->p.stat == STAT_RMC) { /* Process GPRMC statement */
 80251a4:	687b      	ldr	r3, [r7, #4]
 80251a6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80251aa:	2b04      	cmp	r3, #4
 80251ac:	f040 80a1 	bne.w	80252f2 <parse_term+0x516>
        switch (nh->p.term_num) {
 80251b0:	687b      	ldr	r3, [r7, #4]
 80251b2:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 80251b6:	3b02      	subs	r3, #2
 80251b8:	2b09      	cmp	r3, #9
 80251ba:	f200 809c 	bhi.w	80252f6 <parse_term+0x51a>
 80251be:	a201      	add	r2, pc, #4	; (adr r2, 80251c4 <parse_term+0x3e8>)
 80251c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80251c4:	080251ed 	.word	0x080251ed
 80251c8:	080252f7 	.word	0x080252f7
 80251cc:	080252f7 	.word	0x080252f7
 80251d0:	080252f7 	.word	0x080252f7
 80251d4:	080252f7 	.word	0x080252f7
 80251d8:	08025207 	.word	0x08025207
 80251dc:	0802521b 	.word	0x0802521b
 80251e0:	0802522f 	.word	0x0802522f
 80251e4:	080252a9 	.word	0x080252a9
 80251e8:	080252bd 	.word	0x080252bd
            case 2: /* Process valid status */
                nh->p.data.rmc.is_valid = (nh->p.term_str[0] == 'A');
 80251ec:	687b      	ldr	r3, [r7, #4]
 80251ee:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80251f2:	2b41      	cmp	r3, #65	; 0x41
 80251f4:	bf0c      	ite	eq
 80251f6:	2301      	moveq	r3, #1
 80251f8:	2300      	movne	r3, #0
 80251fa:	b2db      	uxtb	r3, r3
 80251fc:	461a      	mov	r2, r3
 80251fe:	687b      	ldr	r3, [r7, #4]
 8025200:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
                break;
 8025204:	e07a      	b.n	80252fc <parse_term+0x520>
            case 7: /* Process ground speed in knots */
                nh->p.data.rmc.speed = parse_float_number(nh, NULL);
 8025206:	2100      	movs	r1, #0
 8025208:	6878      	ldr	r0, [r7, #4]
 802520a:	f7ff fd81 	bl	8024d10 <parse_float_number>
 802520e:	eef0 7a40 	vmov.f32	s15, s0
 8025212:	687b      	ldr	r3, [r7, #4]
 8025214:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c
                break;
 8025218:	e070      	b.n	80252fc <parse_term+0x520>
            case 8: /* Process true ground coarse */
                nh->p.data.rmc.coarse = parse_float_number(nh, NULL);
 802521a:	2100      	movs	r1, #0
 802521c:	6878      	ldr	r0, [r7, #4]
 802521e:	f7ff fd77 	bl	8024d10 <parse_float_number>
 8025222:	eef0 7a40 	vmov.f32	s15, s0
 8025226:	687b      	ldr	r3, [r7, #4]
 8025228:	edc3 7a18 	vstr	s15, [r3, #96]	; 0x60
                break;
 802522c:	e066      	b.n	80252fc <parse_term+0x520>
            case 9: /* Process date */
                nh->p.data.rmc.date = (uint8_t) (10 * CTN(nh->p.term_str[0]) + CTN(nh->p.term_str[1]));
 802522e:	687b      	ldr	r3, [r7, #4]
 8025230:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8025234:	3b30      	subs	r3, #48	; 0x30
 8025236:	b2db      	uxtb	r3, r3
 8025238:	461a      	mov	r2, r3
 802523a:	0092      	lsls	r2, r2, #2
 802523c:	4413      	add	r3, r2
 802523e:	005b      	lsls	r3, r3, #1
 8025240:	b2da      	uxtb	r2, r3
 8025242:	687b      	ldr	r3, [r7, #4]
 8025244:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8025248:	4413      	add	r3, r2
 802524a:	b2db      	uxtb	r3, r3
 802524c:	3b30      	subs	r3, #48	; 0x30
 802524e:	b2da      	uxtb	r2, r3
 8025250:	687b      	ldr	r3, [r7, #4]
 8025252:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
                nh->p.data.rmc.month = (uint8_t) (10 * CTN(nh->p.term_str[2]) + CTN(nh->p.term_str[3]));
 8025256:	687b      	ldr	r3, [r7, #4]
 8025258:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 802525c:	3b30      	subs	r3, #48	; 0x30
 802525e:	b2db      	uxtb	r3, r3
 8025260:	461a      	mov	r2, r3
 8025262:	0092      	lsls	r2, r2, #2
 8025264:	4413      	add	r3, r2
 8025266:	005b      	lsls	r3, r3, #1
 8025268:	b2da      	uxtb	r2, r3
 802526a:	687b      	ldr	r3, [r7, #4]
 802526c:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8025270:	4413      	add	r3, r2
 8025272:	b2db      	uxtb	r3, r3
 8025274:	3b30      	subs	r3, #48	; 0x30
 8025276:	b2da      	uxtb	r2, r3
 8025278:	687b      	ldr	r3, [r7, #4]
 802527a:	f883 205a 	strb.w	r2, [r3, #90]	; 0x5a
                nh->p.data.rmc.year = (uint8_t) (10 * CTN(nh->p.term_str[4]) + CTN(nh->p.term_str[5]));
 802527e:	687b      	ldr	r3, [r7, #4]
 8025280:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8025284:	3b30      	subs	r3, #48	; 0x30
 8025286:	b2db      	uxtb	r3, r3
 8025288:	461a      	mov	r2, r3
 802528a:	0092      	lsls	r2, r2, #2
 802528c:	4413      	add	r3, r2
 802528e:	005b      	lsls	r3, r3, #1
 8025290:	b2da      	uxtb	r2, r3
 8025292:	687b      	ldr	r3, [r7, #4]
 8025294:	f893 304a 	ldrb.w	r3, [r3, #74]	; 0x4a
 8025298:	4413      	add	r3, r2
 802529a:	b2db      	uxtb	r3, r3
 802529c:	3b30      	subs	r3, #48	; 0x30
 802529e:	b2da      	uxtb	r2, r3
 80252a0:	687b      	ldr	r3, [r7, #4]
 80252a2:	f883 205b 	strb.w	r2, [r3, #91]	; 0x5b
                break;
 80252a6:	e029      	b.n	80252fc <parse_term+0x520>
            case 10: /* Process magnetic variation */
                nh->p.data.rmc.variation = parse_float_number(nh, NULL);
 80252a8:	2100      	movs	r1, #0
 80252aa:	6878      	ldr	r0, [r7, #4]
 80252ac:	f7ff fd30 	bl	8024d10 <parse_float_number>
 80252b0:	eef0 7a40 	vmov.f32	s15, s0
 80252b4:	687b      	ldr	r3, [r7, #4]
 80252b6:	edc3 7a19 	vstr	s15, [r3, #100]	; 0x64
                break;
 80252ba:	e01f      	b.n	80252fc <parse_term+0x520>
            case 11: /* Process magnetic variation east/west */
                if (nh->p.term_str[0] == 'W' || nh->p.term_str[0] == 'w') {
 80252bc:	687b      	ldr	r3, [r7, #4]
 80252be:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80252c2:	2b57      	cmp	r3, #87	; 0x57
 80252c4:	d004      	beq.n	80252d0 <parse_term+0x4f4>
 80252c6:	687b      	ldr	r3, [r7, #4]
 80252c8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80252cc:	2b77      	cmp	r3, #119	; 0x77
 80252ce:	d114      	bne.n	80252fa <parse_term+0x51e>
                    nh->p.data.rmc.variation = -nh->p.data.rmc.variation;
 80252d0:	687b      	ldr	r3, [r7, #4]
 80252d2:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 80252d6:	eef1 7a67 	vneg.f32	s15, s15
 80252da:	687b      	ldr	r3, [r7, #4]
 80252dc:	edc3 7a19 	vstr	s15, [r3, #100]	; 0x64
                }
                break;
 80252e0:	e00b      	b.n	80252fa <parse_term+0x51e>
                break;
 80252e2:	bf00      	nop
 80252e4:	e00a      	b.n	80252fc <parse_term+0x520>
                break;
 80252e6:	bf00      	nop
 80252e8:	e008      	b.n	80252fc <parse_term+0x520>
                break;
 80252ea:	bf00      	nop
 80252ec:	e006      	b.n	80252fc <parse_term+0x520>
                break;
 80252ee:	bf00      	nop
 80252f0:	e004      	b.n	80252fc <parse_term+0x520>
            default:
                break;
        }
#endif /* NMEA_CFG_STATEMENT_GPRMC */
    }
 80252f2:	bf00      	nop
 80252f4:	e002      	b.n	80252fc <parse_term+0x520>
                break;
 80252f6:	bf00      	nop
 80252f8:	e000      	b.n	80252fc <parse_term+0x520>
                break;
 80252fa:	bf00      	nop
    return 1;
 80252fc:	2301      	movs	r3, #1
}
 80252fe:	4618      	mov	r0, r3
 8025300:	3708      	adds	r7, #8
 8025302:	46bd      	mov	sp, r7
 8025304:	bd80      	pop	{r7, pc}
 8025306:	bf00      	nop

08025308 <check_crc>:
/**
 * @brief           Compare calculated CRC with received CRC
 * @param[in]       gh: NMEA handle
 * @return          `1` on success, `0` otherwise
 */
static uint8_t check_crc(nmea_t *nh) {
 8025308:	b480      	push	{r7}
 802530a:	b085      	sub	sp, #20
 802530c:	af00      	add	r7, sp, #0
 802530e:	6078      	str	r0, [r7, #4]
    uint8_t crc;
    crc = (uint8_t) ((CHTN(nh->p.term_str[0]) & 0x0F) << 0x04) | (CHTN(nh->p.term_str[1]) & 0x0F); /* Convert received CRC from string (hex) to number */
 8025310:	687b      	ldr	r3, [r7, #4]
 8025312:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8025316:	2b2f      	cmp	r3, #47	; 0x2f
 8025318:	d90b      	bls.n	8025332 <check_crc+0x2a>
 802531a:	687b      	ldr	r3, [r7, #4]
 802531c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8025320:	2b39      	cmp	r3, #57	; 0x39
 8025322:	d806      	bhi.n	8025332 <check_crc+0x2a>
 8025324:	687b      	ldr	r3, [r7, #4]
 8025326:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 802532a:	011b      	lsls	r3, r3, #4
 802532c:	b2db      	uxtb	r3, r3
 802532e:	b25a      	sxtb	r2, r3
 8025330:	e026      	b.n	8025380 <check_crc+0x78>
 8025332:	687b      	ldr	r3, [r7, #4]
 8025334:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8025338:	2b60      	cmp	r3, #96	; 0x60
 802533a:	d90d      	bls.n	8025358 <check_crc+0x50>
 802533c:	687b      	ldr	r3, [r7, #4]
 802533e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8025342:	2b7a      	cmp	r3, #122	; 0x7a
 8025344:	d808      	bhi.n	8025358 <check_crc+0x50>
 8025346:	687b      	ldr	r3, [r7, #4]
 8025348:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 802534c:	3b57      	subs	r3, #87	; 0x57
 802534e:	b2db      	uxtb	r3, r3
 8025350:	011b      	lsls	r3, r3, #4
 8025352:	b2db      	uxtb	r3, r3
 8025354:	b25a      	sxtb	r2, r3
 8025356:	e013      	b.n	8025380 <check_crc+0x78>
 8025358:	687b      	ldr	r3, [r7, #4]
 802535a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 802535e:	2b40      	cmp	r3, #64	; 0x40
 8025360:	d90d      	bls.n	802537e <check_crc+0x76>
 8025362:	687b      	ldr	r3, [r7, #4]
 8025364:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8025368:	2b5a      	cmp	r3, #90	; 0x5a
 802536a:	d808      	bhi.n	802537e <check_crc+0x76>
 802536c:	687b      	ldr	r3, [r7, #4]
 802536e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8025372:	3b37      	subs	r3, #55	; 0x37
 8025374:	b2db      	uxtb	r3, r3
 8025376:	011b      	lsls	r3, r3, #4
 8025378:	b2db      	uxtb	r3, r3
 802537a:	b25a      	sxtb	r2, r3
 802537c:	e000      	b.n	8025380 <check_crc+0x78>
 802537e:	2200      	movs	r2, #0
 8025380:	687b      	ldr	r3, [r7, #4]
 8025382:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8025386:	2b2f      	cmp	r3, #47	; 0x2f
 8025388:	d90c      	bls.n	80253a4 <check_crc+0x9c>
 802538a:	687b      	ldr	r3, [r7, #4]
 802538c:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8025390:	2b39      	cmp	r3, #57	; 0x39
 8025392:	d807      	bhi.n	80253a4 <check_crc+0x9c>
 8025394:	687b      	ldr	r3, [r7, #4]
 8025396:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 802539a:	b25b      	sxtb	r3, r3
 802539c:	f003 030f 	and.w	r3, r3, #15
 80253a0:	b25b      	sxtb	r3, r3
 80253a2:	e028      	b.n	80253f6 <check_crc+0xee>
 80253a4:	687b      	ldr	r3, [r7, #4]
 80253a6:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 80253aa:	2b60      	cmp	r3, #96	; 0x60
 80253ac:	d90e      	bls.n	80253cc <check_crc+0xc4>
 80253ae:	687b      	ldr	r3, [r7, #4]
 80253b0:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 80253b4:	2b7a      	cmp	r3, #122	; 0x7a
 80253b6:	d809      	bhi.n	80253cc <check_crc+0xc4>
 80253b8:	687b      	ldr	r3, [r7, #4]
 80253ba:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 80253be:	3b57      	subs	r3, #87	; 0x57
 80253c0:	b2db      	uxtb	r3, r3
 80253c2:	b25b      	sxtb	r3, r3
 80253c4:	f003 030f 	and.w	r3, r3, #15
 80253c8:	b25b      	sxtb	r3, r3
 80253ca:	e014      	b.n	80253f6 <check_crc+0xee>
 80253cc:	687b      	ldr	r3, [r7, #4]
 80253ce:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 80253d2:	2b40      	cmp	r3, #64	; 0x40
 80253d4:	d90e      	bls.n	80253f4 <check_crc+0xec>
 80253d6:	687b      	ldr	r3, [r7, #4]
 80253d8:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 80253dc:	2b5a      	cmp	r3, #90	; 0x5a
 80253de:	d809      	bhi.n	80253f4 <check_crc+0xec>
 80253e0:	687b      	ldr	r3, [r7, #4]
 80253e2:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 80253e6:	3b37      	subs	r3, #55	; 0x37
 80253e8:	b2db      	uxtb	r3, r3
 80253ea:	b25b      	sxtb	r3, r3
 80253ec:	f003 030f 	and.w	r3, r3, #15
 80253f0:	b25b      	sxtb	r3, r3
 80253f2:	e000      	b.n	80253f6 <check_crc+0xee>
 80253f4:	2300      	movs	r3, #0
 80253f6:	4313      	orrs	r3, r2
 80253f8:	b25b      	sxtb	r3, r3
 80253fa:	73fb      	strb	r3, [r7, #15]
    return nh->p.crc_calc == crc; /* They must match! */
 80253fc:	687b      	ldr	r3, [r7, #4]
 80253fe:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 8025402:	7bfa      	ldrb	r2, [r7, #15]
 8025404:	429a      	cmp	r2, r3
 8025406:	bf0c      	ite	eq
 8025408:	2301      	moveq	r3, #1
 802540a:	2300      	movne	r3, #0
 802540c:	b2db      	uxtb	r3, r3
}
 802540e:	4618      	mov	r0, r3
 8025410:	3714      	adds	r7, #20
 8025412:	46bd      	mov	sp, r7
 8025414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8025418:	4770      	bx	lr

0802541a <copy_from_tmp_memory>:
/**
 * @brief           Copy temporary memory to user memory
 * @param[in]       gh: NMEA handle
 * @return          `1` on success, `0` otherwise
 */
static uint8_t copy_from_tmp_memory(nmea_t *nh) {
 802541a:	b580      	push	{r7, lr}
 802541c:	b082      	sub	sp, #8
 802541e:	af00      	add	r7, sp, #0
 8025420:	6078      	str	r0, [r7, #4]
    if (0) {
#if NMEA_CFG_STATEMENT_GPGGA
    } else if (nh->p.stat == STAT_GGA) {
 8025422:	687b      	ldr	r3, [r7, #4]
 8025424:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8025428:	2b01      	cmp	r3, #1
 802542a:	d129      	bne.n	8025480 <copy_from_tmp_memory+0x66>
        nh->latitude = nh->p.data.gga.latitude;
 802542c:	687b      	ldr	r3, [r7, #4]
 802542e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8025430:	687b      	ldr	r3, [r7, #4]
 8025432:	601a      	str	r2, [r3, #0]
        nh->longitude = nh->p.data.gga.longitude;
 8025434:	687b      	ldr	r3, [r7, #4]
 8025436:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8025438:	687b      	ldr	r3, [r7, #4]
 802543a:	605a      	str	r2, [r3, #4]
        nh->altitude = nh->p.data.gga.altitude;
 802543c:	687b      	ldr	r3, [r7, #4]
 802543e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8025440:	687b      	ldr	r3, [r7, #4]
 8025442:	609a      	str	r2, [r3, #8]
        nh->geo_sep = nh->p.data.gga.geo_sep;
 8025444:	687b      	ldr	r3, [r7, #4]
 8025446:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8025448:	687b      	ldr	r3, [r7, #4]
 802544a:	60da      	str	r2, [r3, #12]
        nh->sats_in_use = nh->p.data.gga.sats_in_use;
 802544c:	687b      	ldr	r3, [r7, #4]
 802544e:	f893 2068 	ldrb.w	r2, [r3, #104]	; 0x68
 8025452:	687b      	ldr	r3, [r7, #4]
 8025454:	741a      	strb	r2, [r3, #16]
        nh->fix = nh->p.data.gga.fix;
 8025456:	687b      	ldr	r3, [r7, #4]
 8025458:	f893 2069 	ldrb.w	r2, [r3, #105]	; 0x69
 802545c:	687b      	ldr	r3, [r7, #4]
 802545e:	745a      	strb	r2, [r3, #17]
        nh->hours = nh->p.data.gga.hours;
 8025460:	687b      	ldr	r3, [r7, #4]
 8025462:	f893 206a 	ldrb.w	r2, [r3, #106]	; 0x6a
 8025466:	687b      	ldr	r3, [r7, #4]
 8025468:	749a      	strb	r2, [r3, #18]
        nh->minutes = nh->p.data.gga.minutes;
 802546a:	687b      	ldr	r3, [r7, #4]
 802546c:	f893 206b 	ldrb.w	r2, [r3, #107]	; 0x6b
 8025470:	687b      	ldr	r3, [r7, #4]
 8025472:	74da      	strb	r2, [r3, #19]
        nh->seconds = nh->p.data.gga.seconds;
 8025474:	687b      	ldr	r3, [r7, #4]
 8025476:	f893 206c 	ldrb.w	r2, [r3, #108]	; 0x6c
 802547a:	687b      	ldr	r3, [r7, #4]
 802547c:	751a      	strb	r2, [r3, #20]
 802547e:	e055      	b.n	802552c <copy_from_tmp_memory+0x112>
#endif /* NMEA_CFG_STATEMENT_GPGGA */
#if NMEA_CFG_STATEMENT_GPGSA
    } else if (nh->p.stat == STAT_GSA) {
 8025480:	687b      	ldr	r3, [r7, #4]
 8025482:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8025486:	2b02      	cmp	r3, #2
 8025488:	d11b      	bne.n	80254c2 <copy_from_tmp_memory+0xa8>
        nh->dop_h = nh->p.data.gsa.dop_h;
 802548a:	687b      	ldr	r3, [r7, #4]
 802548c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 802548e:	687b      	ldr	r3, [r7, #4]
 8025490:	619a      	str	r2, [r3, #24]
        nh->dop_p = nh->p.data.gsa.dop_p;
 8025492:	687b      	ldr	r3, [r7, #4]
 8025494:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8025496:	687b      	ldr	r3, [r7, #4]
 8025498:	621a      	str	r2, [r3, #32]
        nh->dop_v = nh->p.data.gsa.dop_v;
 802549a:	687b      	ldr	r3, [r7, #4]
 802549c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 802549e:	687b      	ldr	r3, [r7, #4]
 80254a0:	61da      	str	r2, [r3, #28]
        nh->fix_mode = nh->p.data.gsa.fix_mode;
 80254a2:	687b      	ldr	r3, [r7, #4]
 80254a4:	f893 2064 	ldrb.w	r2, [r3, #100]	; 0x64
 80254a8:	687b      	ldr	r3, [r7, #4]
 80254aa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        memcpy(nh->satellites_ids, nh->p.data.gsa.satellites_ids, sizeof(nh->satellites_ids));
 80254ae:	687b      	ldr	r3, [r7, #4]
 80254b0:	f103 0025 	add.w	r0, r3, #37	; 0x25
 80254b4:	687b      	ldr	r3, [r7, #4]
 80254b6:	3365      	adds	r3, #101	; 0x65
 80254b8:	220c      	movs	r2, #12
 80254ba:	4619      	mov	r1, r3
 80254bc:	f01a fb25 	bl	803fb0a <memcpy>
 80254c0:	e034      	b.n	802552c <copy_from_tmp_memory+0x112>
#endif /* NMEA_CFG_STATEMENT_GPGSA */
#if NMEA_CFG_STATEMENT_GPGSV
    } else if (nh->p.stat == STAT_GSV) {
 80254c2:	687b      	ldr	r3, [r7, #4]
 80254c4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80254c8:	2b03      	cmp	r3, #3
 80254ca:	d106      	bne.n	80254da <copy_from_tmp_memory+0xc0>
        nh->sats_in_view = nh->p.data.gsv.sats_in_view;
 80254cc:	687b      	ldr	r3, [r7, #4]
 80254ce:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
 80254d2:	687b      	ldr	r3, [r7, #4]
 80254d4:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
 80254d8:	e028      	b.n	802552c <copy_from_tmp_memory+0x112>
#endif /* NMEA_CFG_STATEMENT_GPGSV */
#if NMEA_CFG_STATEMENT_GPRMC
    } else if (nh->p.stat == STAT_RMC) {
 80254da:	687b      	ldr	r3, [r7, #4]
 80254dc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80254e0:	2b04      	cmp	r3, #4
 80254e2:	d123      	bne.n	802552c <copy_from_tmp_memory+0x112>
        nh->coarse = nh->p.data.rmc.coarse;
 80254e4:	687b      	ldr	r3, [r7, #4]
 80254e6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80254e8:	687b      	ldr	r3, [r7, #4]
 80254ea:	639a      	str	r2, [r3, #56]	; 0x38
        nh->is_valid = nh->p.data.rmc.is_valid;
 80254ec:	687b      	ldr	r3, [r7, #4]
 80254ee:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
 80254f2:	687b      	ldr	r3, [r7, #4]
 80254f4:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
        nh->speed = nh->p.data.rmc.speed;
 80254f8:	687b      	ldr	r3, [r7, #4]
 80254fa:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80254fc:	687b      	ldr	r3, [r7, #4]
 80254fe:	635a      	str	r2, [r3, #52]	; 0x34
        nh->variation = nh->p.data.rmc.variation;
 8025500:	687b      	ldr	r3, [r7, #4]
 8025502:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8025504:	687b      	ldr	r3, [r7, #4]
 8025506:	63da      	str	r2, [r3, #60]	; 0x3c
        nh->date = nh->p.data.rmc.date;
 8025508:	687b      	ldr	r3, [r7, #4]
 802550a:	f893 2059 	ldrb.w	r2, [r3, #89]	; 0x59
 802550e:	687b      	ldr	r3, [r7, #4]
 8025510:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        nh->month = nh->p.data.rmc.month;
 8025514:	687b      	ldr	r3, [r7, #4]
 8025516:	f893 205a 	ldrb.w	r2, [r3, #90]	; 0x5a
 802551a:	687b      	ldr	r3, [r7, #4]
 802551c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        nh->year = nh->p.data.rmc.year;
 8025520:	687b      	ldr	r3, [r7, #4]
 8025522:	f893 205b 	ldrb.w	r2, [r3, #91]	; 0x5b
 8025526:	687b      	ldr	r3, [r7, #4]
 8025528:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
#endif /* NMEA_CFG_STATEMENT_GPRMC */
    }
    return 1;
 802552c:	2301      	movs	r3, #1
}
 802552e:	4618      	mov	r0, r3
 8025530:	3708      	adds	r7, #8
 8025532:	46bd      	mov	sp, r7
 8025534:	bd80      	pop	{r7, pc}

08025536 <ce_set>:
/* Private functions prototype ------------------------------------------------*/
static void csn_set(nrf24l01 *dev);
static void csn_reset(nrf24l01 *dev);

/* Public functions implementation ---------------------------------------------*/
void ce_set(nrf24l01 *dev) {
 8025536:	b580      	push	{r7, lr}
 8025538:	b082      	sub	sp, #8
 802553a:	af00      	add	r7, sp, #0
 802553c:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(dev->config.ce_port, dev->config.ce_pin, GPIO_PIN_SET);
 802553e:	687b      	ldr	r3, [r7, #4]
 8025540:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8025542:	687b      	ldr	r3, [r7, #4]
 8025544:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8025546:	2201      	movs	r2, #1
 8025548:	4619      	mov	r1, r3
 802554a:	f00a fda9 	bl	80300a0 <HAL_GPIO_WritePin>
}
 802554e:	bf00      	nop
 8025550:	3708      	adds	r7, #8
 8025552:	46bd      	mov	sp, r7
 8025554:	bd80      	pop	{r7, pc}

08025556 <ce_reset>:

void ce_reset(nrf24l01 *dev) {
 8025556:	b580      	push	{r7, lr}
 8025558:	b082      	sub	sp, #8
 802555a:	af00      	add	r7, sp, #0
 802555c:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(dev->config.ce_port, dev->config.ce_pin, GPIO_PIN_RESET);
 802555e:	687b      	ldr	r3, [r7, #4]
 8025560:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8025562:	687b      	ldr	r3, [r7, #4]
 8025564:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8025566:	2200      	movs	r2, #0
 8025568:	4619      	mov	r1, r3
 802556a:	f00a fd99 	bl	80300a0 <HAL_GPIO_WritePin>
}
 802556e:	bf00      	nop
 8025570:	3708      	adds	r7, #8
 8025572:	46bd      	mov	sp, r7
 8025574:	bd80      	pop	{r7, pc}
	...

08025578 <nrf_init>:
    config->irq_pin = INT_KEYLESS_IRQ_Pin;

    return NRF_OK;
}

NRF_RESULT nrf_init(nrf24l01 *dev, nrf24l01_config *config) {
 8025578:	b5b0      	push	{r4, r5, r7, lr}
 802557a:	b084      	sub	sp, #16
 802557c:	af00      	add	r7, sp, #0
 802557e:	6078      	str	r0, [r7, #4]
 8025580:	6039      	str	r1, [r7, #0]
    dev->config = *config;
 8025582:	687a      	ldr	r2, [r7, #4]
 8025584:	683b      	ldr	r3, [r7, #0]
 8025586:	4614      	mov	r4, r2
 8025588:	461d      	mov	r5, r3
 802558a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 802558c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 802558e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8025590:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8025592:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8025594:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8025596:	682b      	ldr	r3, [r5, #0]
 8025598:	6023      	str	r3, [r4, #0]
    uint8_t config_reg = 0;
 802559a:	2300      	movs	r3, #0
 802559c:	73bb      	strb	r3, [r7, #14]

    // check hardware
    NRF_RESULT result = NRF_OK;
 802559e:	2300      	movs	r3, #0
 80255a0:	73fb      	strb	r3, [r7, #15]
    do {
        LOG_StrLn("NRF:Init");
 80255a2:	4850      	ldr	r0, [pc, #320]	; (80256e4 <nrf_init+0x16c>)
 80255a4:	f018 ffb2 	bl	803e50c <LOG_StrLn>

        // turn on the mosfet
        HAL_GPIO_WritePin(INT_KEYLESS_PWR_GPIO_Port, INT_KEYLESS_PWR_Pin, 0);
 80255a8:	2200      	movs	r2, #0
 80255aa:	2120      	movs	r1, #32
 80255ac:	484e      	ldr	r0, [pc, #312]	; (80256e8 <nrf_init+0x170>)
 80255ae:	f00a fd77 	bl	80300a0 <HAL_GPIO_WritePin>
        _DelayMS(500);
 80255b2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80255b6:	f01a f989 	bl	803f8cc <_DelayMS>
        HAL_GPIO_WritePin(INT_KEYLESS_PWR_GPIO_Port, INT_KEYLESS_PWR_Pin, 1);
 80255ba:	2201      	movs	r2, #1
 80255bc:	2120      	movs	r1, #32
 80255be:	484a      	ldr	r0, [pc, #296]	; (80256e8 <nrf_init+0x170>)
 80255c0:	f00a fd6e 	bl	80300a0 <HAL_GPIO_WritePin>
        _DelayMS(500);
 80255c4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80255c8:	f01a f980 	bl	803f8cc <_DelayMS>

        result = nrf_check(&nrf);
 80255cc:	4847      	ldr	r0, [pc, #284]	; (80256ec <nrf_init+0x174>)
 80255ce:	f000 f88f 	bl	80256f0 <nrf_check>
 80255d2:	4603      	mov	r3, r0
 80255d4:	73fb      	strb	r3, [r7, #15]

        if (result == NRF_ERROR) {
 80255d6:	7bfb      	ldrb	r3, [r7, #15]
 80255d8:	2b01      	cmp	r3, #1
 80255da:	d103      	bne.n	80255e4 <nrf_init+0x6c>
            _DelayMS(1000);
 80255dc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80255e0:	f01a f974 	bl	803f8cc <_DelayMS>
        }
    } while (result == NRF_ERROR);
 80255e4:	7bfb      	ldrb	r3, [r7, #15]
 80255e6:	2b01      	cmp	r3, #1
 80255e8:	d0db      	beq.n	80255a2 <nrf_init+0x2a>

    // enter standby I mode
    ce_reset(dev);
 80255ea:	6878      	ldr	r0, [r7, #4]
 80255ec:	f7ff ffb3 	bl	8025556 <ce_reset>
    nrf_power_up(dev, 1);
 80255f0:	2101      	movs	r1, #1
 80255f2:	6878      	ldr	r0, [r7, #4]
 80255f4:	f000 fcf9 	bl	8025fea <nrf_power_up>

    // wait for powerup
    while ((config_reg & 2) == 0) {
 80255f8:	e006      	b.n	8025608 <nrf_init+0x90>
        nrf_read_register(dev, NRF_CONFIG, &config_reg);
 80255fa:	f107 030e 	add.w	r3, r7, #14
 80255fe:	461a      	mov	r2, r3
 8025600:	2100      	movs	r1, #0
 8025602:	6878      	ldr	r0, [r7, #4]
 8025604:	f000 f980 	bl	8025908 <nrf_read_register>
    while ((config_reg & 2) == 0) {
 8025608:	7bbb      	ldrb	r3, [r7, #14]
 802560a:	f003 0302 	and.w	r3, r3, #2
 802560e:	2b00      	cmp	r3, #0
 8025610:	d0f3      	beq.n	80255fa <nrf_init+0x82>
    }

    // address width
    nrf_set_address_width(dev, dev->config.addr_width);
 8025612:	687b      	ldr	r3, [r7, #4]
 8025614:	78db      	ldrb	r3, [r3, #3]
 8025616:	4619      	mov	r1, r3
 8025618:	6878      	ldr	r0, [r7, #4]
 802561a:	f000 fc05 	bl	8025e28 <nrf_set_address_width>
    // openWritingPipe
    nrf_set_tx_address(dev, dev->config.tx_address);
 802561e:	687b      	ldr	r3, [r7, #4]
 8025620:	68db      	ldr	r3, [r3, #12]
 8025622:	4619      	mov	r1, r3
 8025624:	6878      	ldr	r0, [r7, #4]
 8025626:	f000 fdfb 	bl	8026220 <nrf_set_tx_address>
    // openReadingPipe
    nrf_set_rx_payload_width_p0(dev, dev->config.payload_length);
 802562a:	687b      	ldr	r3, [r7, #4]
 802562c:	791b      	ldrb	r3, [r3, #4]
 802562e:	4619      	mov	r1, r3
 8025630:	6878      	ldr	r0, [r7, #4]
 8025632:	f000 fe11 	bl	8026258 <nrf_set_rx_payload_width_p0>
    nrf_set_rx_address_p0(dev, dev->config.rx_address);
 8025636:	687b      	ldr	r3, [r7, #4]
 8025638:	689b      	ldr	r3, [r3, #8]
 802563a:	4619      	mov	r1, r3
 802563c:	6878      	ldr	r0, [r7, #4]
 802563e:	f000 fdd3 	bl	80261e8 <nrf_set_rx_address_p0>
    // enable data pipe0
    nrf_set_rx_pipes(dev, 0x01);
 8025642:	2101      	movs	r1, #1
 8025644:	6878      	ldr	r0, [r7, #4]
 8025646:	f000 fc21 	bl	8025e8c <nrf_set_rx_pipes>

    // CRC
    nrf_enable_crc(dev, 1);
 802564a:	2101      	movs	r1, #1
 802564c:	6878      	ldr	r0, [r7, #4]
 802564e:	f000 fc63 	bl	8025f18 <nrf_enable_crc>
    nrf_set_crc_width(dev, dev->config.crc_width);
 8025652:	687b      	ldr	r3, [r7, #4]
 8025654:	789b      	ldrb	r3, [r3, #2]
 8025656:	4619      	mov	r1, r3
 8025658:	6878      	ldr	r0, [r7, #4]
 802565a:	f000 fc90 	bl	8025f7e <nrf_set_crc_width>
    // channel
    nrf_set_rf_channel(dev, dev->config.rf_channel);
 802565e:	687b      	ldr	r3, [r7, #4]
 8025660:	79db      	ldrb	r3, [r3, #7]
 8025662:	4619      	mov	r1, r3
 8025664:	6878      	ldr	r0, [r7, #4]
 8025666:	f000 fb3e 	bl	8025ce6 <nrf_set_rf_channel>
    // data rate
    nrf_set_data_rate(dev, dev->config.data_rate);
 802566a:	687b      	ldr	r3, [r7, #4]
 802566c:	781b      	ldrb	r3, [r3, #0]
 802566e:	4619      	mov	r1, r3
 8025670:	6878      	ldr	r0, [r7, #4]
 8025672:	f000 fa92 	bl	8025b9a <nrf_set_data_rate>
    // tx power
    nrf_set_tx_power(dev, dev->config.tx_power);
 8025676:	687b      	ldr	r3, [r7, #4]
 8025678:	785b      	ldrb	r3, [r3, #1]
 802567a:	4619      	mov	r1, r3
 802567c:	6878      	ldr	r0, [r7, #4]
 802567e:	f000 fad4 	bl	8025c2a <nrf_set_tx_power>

    // retransmission (auto-ack ON)
    nrf_set_retransmittion_count(dev, dev->config.retransmit_count);
 8025682:	687b      	ldr	r3, [r7, #4]
 8025684:	795b      	ldrb	r3, [r3, #5]
 8025686:	4619      	mov	r1, r3
 8025688:	6878      	ldr	r0, [r7, #4]
 802568a:	f000 fb5d 	bl	8025d48 <nrf_set_retransmittion_count>
    nrf_set_retransmittion_delay(dev, dev->config.retransmit_delay);
 802568e:	687b      	ldr	r3, [r7, #4]
 8025690:	799b      	ldrb	r3, [r3, #6]
 8025692:	4619      	mov	r1, r3
 8025694:	6878      	ldr	r0, [r7, #4]
 8025696:	f000 fb8d 	bl	8025db4 <nrf_set_retransmittion_delay>
    // auto ack (Enhanced ShockBurst) on pipe0
    nrf_enable_auto_ack(dev, 0x00);
 802569a:	2100      	movs	r1, #0
 802569c:	6878      	ldr	r0, [r7, #4]
 802569e:	f000 fc0b 	bl	8025eb8 <nrf_enable_auto_ack>
    //	nrf_disable_auto_ack(dev);

    // clear interrupt
    nrf_clear_interrupts(dev);
 80256a2:	6878      	ldr	r0, [r7, #4]
 80256a4:	f000 faf7 	bl	8025c96 <nrf_clear_interrupts>
    // set interrupt
    nrf_enable_rx_data_ready_irq(dev, 1);
 80256a8:	2101      	movs	r1, #1
 80256aa:	6878      	ldr	r0, [r7, #4]
 80256ac:	f000 fd03 	bl	80260b6 <nrf_enable_rx_data_ready_irq>
    nrf_enable_tx_data_sent_irq(dev, 1);
 80256b0:	2101      	movs	r1, #1
 80256b2:	6878      	ldr	r0, [r7, #4]
 80256b4:	f000 fd32 	bl	802611c <nrf_enable_tx_data_sent_irq>
    nrf_enable_max_retransmit_irq(dev, 1);
 80256b8:	2101      	movs	r1, #1
 80256ba:	6878      	ldr	r0, [r7, #4]
 80256bc:	f000 fd61 	bl	8026182 <nrf_enable_max_retransmit_irq>

    // set as PRX
    nrf_rx_tx_control(dev, NRF_STATE_RX);
 80256c0:	2101      	movs	r1, #1
 80256c2:	6878      	ldr	r0, [r7, #4]
 80256c4:	f000 fcc4 	bl	8026050 <nrf_rx_tx_control>
    // clear FIFO
    nrf_flush_tx(dev);
 80256c8:	6878      	ldr	r0, [r7, #4]
 80256ca:	f000 fa2c 	bl	8025b26 <nrf_flush_tx>
    nrf_flush_rx(dev);
 80256ce:	6878      	ldr	r0, [r7, #4]
 80256d0:	f000 fa46 	bl	8025b60 <nrf_flush_rx>
    // exit standby mode, now become RX MODE
    ce_set(dev);
 80256d4:	6878      	ldr	r0, [r7, #4]
 80256d6:	f7ff ff2e 	bl	8025536 <ce_set>

    return NRF_OK;
 80256da:	2300      	movs	r3, #0
}
 80256dc:	4618      	mov	r0, r3
 80256de:	3710      	adds	r7, #16
 80256e0:	46bd      	mov	sp, r7
 80256e2:	bdb0      	pop	{r4, r5, r7, pc}
 80256e4:	0804365c 	.word	0x0804365c
 80256e8:	40020400 	.word	0x40020400
 80256ec:	200083cc 	.word	0x200083cc

080256f0 <nrf_check>:

// Checks the presence of the nRF24L01
NRF_RESULT nrf_check(nrf24l01 *dev) {
 80256f0:	b580      	push	{r7, lr}
 80256f2:	b086      	sub	sp, #24
 80256f4:	af00      	add	r7, sp, #0
 80256f6:	6078      	str	r0, [r7, #4]
    char *nRF24_TEST_ADDR = "nRF24";
 80256f8:	4b16      	ldr	r3, [pc, #88]	; (8025754 <nrf_check+0x64>)
 80256fa:	60fb      	str	r3, [r7, #12]
    uint8_t rxbuf[sizeof(nRF24_TEST_ADDR) - 1U];
    uint8_t *ptr = (uint8_t*) nRF24_TEST_ADDR;
 80256fc:	68fb      	ldr	r3, [r7, #12]
 80256fe:	617b      	str	r3, [r7, #20]
    uint8_t idx;

    // Write the test address to the TX_ADDR register
    nrf_write_register_mb(dev, NRF_TX_ADDR, ptr, sizeof(nRF24_TEST_ADDR) - 1U);
 8025700:	2303      	movs	r3, #3
 8025702:	697a      	ldr	r2, [r7, #20]
 8025704:	2110      	movs	r1, #16
 8025706:	6878      	ldr	r0, [r7, #4]
 8025708:	f000 f963 	bl	80259d2 <nrf_write_register_mb>
    // Read it back to the buffer
    nrf_read_register_mb(dev, NRF_TX_ADDR, rxbuf, sizeof(nRF24_TEST_ADDR) - 1U);
 802570c:	f107 0208 	add.w	r2, r7, #8
 8025710:	2303      	movs	r3, #3
 8025712:	2110      	movs	r1, #16
 8025714:	6878      	ldr	r0, [r7, #4]
 8025716:	f000 f913 	bl	8025940 <nrf_read_register_mb>

    // Compare transmitted and received data...
    for (idx = 0U; idx < sizeof(nRF24_TEST_ADDR) - 1U; idx++) {
 802571a:	2300      	movs	r3, #0
 802571c:	74fb      	strb	r3, [r7, #19]
 802571e:	e010      	b.n	8025742 <nrf_check+0x52>
        if (rxbuf[idx] != *ptr++) {
 8025720:	7cfb      	ldrb	r3, [r7, #19]
 8025722:	f107 0218 	add.w	r2, r7, #24
 8025726:	4413      	add	r3, r2
 8025728:	f813 2c10 	ldrb.w	r2, [r3, #-16]
 802572c:	697b      	ldr	r3, [r7, #20]
 802572e:	1c59      	adds	r1, r3, #1
 8025730:	6179      	str	r1, [r7, #20]
 8025732:	781b      	ldrb	r3, [r3, #0]
 8025734:	429a      	cmp	r2, r3
 8025736:	d001      	beq.n	802573c <nrf_check+0x4c>
            // The transceiver is absent
            return NRF_ERROR;
 8025738:	2301      	movs	r3, #1
 802573a:	e006      	b.n	802574a <nrf_check+0x5a>
    for (idx = 0U; idx < sizeof(nRF24_TEST_ADDR) - 1U; idx++) {
 802573c:	7cfb      	ldrb	r3, [r7, #19]
 802573e:	3301      	adds	r3, #1
 8025740:	74fb      	strb	r3, [r7, #19]
 8025742:	7cfb      	ldrb	r3, [r7, #19]
 8025744:	2b02      	cmp	r3, #2
 8025746:	d9eb      	bls.n	8025720 <nrf_check+0x30>
        }
    }

    // The transceiver is present
    return NRF_OK;
 8025748:	2300      	movs	r3, #0
}
 802574a:	4618      	mov	r0, r3
 802574c:	3718      	adds	r7, #24
 802574e:	46bd      	mov	sp, r7
 8025750:	bd80      	pop	{r7, pc}
 8025752:	bf00      	nop
 8025754:	08043668 	.word	0x08043668

08025758 <nrf_send_command>:

NRF_RESULT nrf_send_command(nrf24l01 *dev, NRF_COMMAND cmd, const uint8_t *tx,
        uint8_t *rx, uint8_t len) {
 8025758:	b5b0      	push	{r4, r5, r7, lr}
 802575a:	b08c      	sub	sp, #48	; 0x30
 802575c:	af02      	add	r7, sp, #8
 802575e:	60f8      	str	r0, [r7, #12]
 8025760:	607a      	str	r2, [r7, #4]
 8025762:	603b      	str	r3, [r7, #0]
 8025764:	460b      	mov	r3, r1
 8025766:	72fb      	strb	r3, [r7, #11]
 8025768:	466b      	mov	r3, sp
 802576a:	461d      	mov	r5, r3
    uint8_t myTX[len + 1];
 802576c:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8025770:	1c58      	adds	r0, r3, #1
 8025772:	1e43      	subs	r3, r0, #1
 8025774:	623b      	str	r3, [r7, #32]
 8025776:	4603      	mov	r3, r0
 8025778:	4619      	mov	r1, r3
 802577a:	f04f 0200 	mov.w	r2, #0
 802577e:	f04f 0300 	mov.w	r3, #0
 8025782:	f04f 0400 	mov.w	r4, #0
 8025786:	00d4      	lsls	r4, r2, #3
 8025788:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 802578c:	00cb      	lsls	r3, r1, #3
 802578e:	4603      	mov	r3, r0
 8025790:	4619      	mov	r1, r3
 8025792:	f04f 0200 	mov.w	r2, #0
 8025796:	f04f 0300 	mov.w	r3, #0
 802579a:	f04f 0400 	mov.w	r4, #0
 802579e:	00d4      	lsls	r4, r2, #3
 80257a0:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 80257a4:	00cb      	lsls	r3, r1, #3
 80257a6:	4603      	mov	r3, r0
 80257a8:	3307      	adds	r3, #7
 80257aa:	08db      	lsrs	r3, r3, #3
 80257ac:	00db      	lsls	r3, r3, #3
 80257ae:	ebad 0d03 	sub.w	sp, sp, r3
 80257b2:	ab02      	add	r3, sp, #8
 80257b4:	3300      	adds	r3, #0
 80257b6:	61fb      	str	r3, [r7, #28]
    uint8_t myRX[len + 1];
 80257b8:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 80257bc:	1c58      	adds	r0, r3, #1
 80257be:	1e43      	subs	r3, r0, #1
 80257c0:	61bb      	str	r3, [r7, #24]
 80257c2:	4603      	mov	r3, r0
 80257c4:	4619      	mov	r1, r3
 80257c6:	f04f 0200 	mov.w	r2, #0
 80257ca:	f04f 0300 	mov.w	r3, #0
 80257ce:	f04f 0400 	mov.w	r4, #0
 80257d2:	00d4      	lsls	r4, r2, #3
 80257d4:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 80257d8:	00cb      	lsls	r3, r1, #3
 80257da:	4603      	mov	r3, r0
 80257dc:	4619      	mov	r1, r3
 80257de:	f04f 0200 	mov.w	r2, #0
 80257e2:	f04f 0300 	mov.w	r3, #0
 80257e6:	f04f 0400 	mov.w	r4, #0
 80257ea:	00d4      	lsls	r4, r2, #3
 80257ec:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 80257f0:	00cb      	lsls	r3, r1, #3
 80257f2:	4603      	mov	r3, r0
 80257f4:	3307      	adds	r3, #7
 80257f6:	08db      	lsrs	r3, r3, #3
 80257f8:	00db      	lsls	r3, r3, #3
 80257fa:	ebad 0d03 	sub.w	sp, sp, r3
 80257fe:	ab02      	add	r3, sp, #8
 8025800:	3300      	adds	r3, #0
 8025802:	617b      	str	r3, [r7, #20]
    myTX[0] = cmd;
 8025804:	69fb      	ldr	r3, [r7, #28]
 8025806:	7afa      	ldrb	r2, [r7, #11]
 8025808:	701a      	strb	r2, [r3, #0]

    int i = 0;
 802580a:	2300      	movs	r3, #0
 802580c:	627b      	str	r3, [r7, #36]	; 0x24
    for (i = 0; i < len; i++) {
 802580e:	2300      	movs	r3, #0
 8025810:	627b      	str	r3, [r7, #36]	; 0x24
 8025812:	e00f      	b.n	8025834 <nrf_send_command+0xdc>
        myTX[1 + i] = tx[i];
 8025814:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8025816:	687a      	ldr	r2, [r7, #4]
 8025818:	441a      	add	r2, r3
 802581a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802581c:	3301      	adds	r3, #1
 802581e:	7811      	ldrb	r1, [r2, #0]
 8025820:	69fa      	ldr	r2, [r7, #28]
 8025822:	54d1      	strb	r1, [r2, r3]
        myRX[i] = 0;
 8025824:	697a      	ldr	r2, [r7, #20]
 8025826:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8025828:	4413      	add	r3, r2
 802582a:	2200      	movs	r2, #0
 802582c:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < len; i++) {
 802582e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8025830:	3301      	adds	r3, #1
 8025832:	627b      	str	r3, [r7, #36]	; 0x24
 8025834:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8025838:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 802583a:	429a      	cmp	r2, r3
 802583c:	dbea      	blt.n	8025814 <nrf_send_command+0xbc>
    }

    csn_reset(dev);
 802583e:	68f8      	ldr	r0, [r7, #12]
 8025840:	f000 fe07 	bl	8026452 <csn_reset>

    /* Wait for SPIx Busy flag */
    while (__HAL_SPI_GET_FLAG(&hspi1, SPI_FLAG_BSY))
 8025844:	bf00      	nop
 8025846:	4b1b      	ldr	r3, [pc, #108]	; (80258b4 <nrf_send_command+0x15c>)
 8025848:	681b      	ldr	r3, [r3, #0]
 802584a:	689b      	ldr	r3, [r3, #8]
 802584c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8025850:	2b80      	cmp	r3, #128	; 0x80
 8025852:	d0f8      	beq.n	8025846 <nrf_send_command+0xee>
        ;

    if (HAL_SPI_TransmitReceive(dev->config.spi, myTX, myRX, 1 + len,
 8025854:	68fb      	ldr	r3, [r7, #12]
 8025856:	6958      	ldr	r0, [r3, #20]
 8025858:	69f9      	ldr	r1, [r7, #28]
 802585a:	697a      	ldr	r2, [r7, #20]
 802585c:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8025860:	b29b      	uxth	r3, r3
 8025862:	3301      	adds	r3, #1
 8025864:	b29c      	uxth	r4, r3
 8025866:	68fb      	ldr	r3, [r7, #12]
 8025868:	699b      	ldr	r3, [r3, #24]
 802586a:	9300      	str	r3, [sp, #0]
 802586c:	4623      	mov	r3, r4
 802586e:	f00f fe96 	bl	803559e <HAL_SPI_TransmitReceive>
 8025872:	4603      	mov	r3, r0
 8025874:	2b00      	cmp	r3, #0
 8025876:	d001      	beq.n	802587c <nrf_send_command+0x124>
            dev->config.spi_timeout) != HAL_OK) {
        return NRF_ERROR;
 8025878:	2301      	movs	r3, #1
 802587a:	e016      	b.n	80258aa <nrf_send_command+0x152>
    }

    for (i = 0; i < len; i++) {
 802587c:	2300      	movs	r3, #0
 802587e:	627b      	str	r3, [r7, #36]	; 0x24
 8025880:	e00a      	b.n	8025898 <nrf_send_command+0x140>
        rx[i] = myRX[1 + i];
 8025882:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8025884:	1c5a      	adds	r2, r3, #1
 8025886:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8025888:	6839      	ldr	r1, [r7, #0]
 802588a:	440b      	add	r3, r1
 802588c:	6979      	ldr	r1, [r7, #20]
 802588e:	5c8a      	ldrb	r2, [r1, r2]
 8025890:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < len; i++) {
 8025892:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8025894:	3301      	adds	r3, #1
 8025896:	627b      	str	r3, [r7, #36]	; 0x24
 8025898:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 802589c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 802589e:	429a      	cmp	r2, r3
 80258a0:	dbef      	blt.n	8025882 <nrf_send_command+0x12a>
    }

    csn_set(dev);
 80258a2:	68f8      	ldr	r0, [r7, #12]
 80258a4:	f000 fdc5 	bl	8026432 <csn_set>

    return NRF_OK;
 80258a8:	2300      	movs	r3, #0
 80258aa:	46ad      	mov	sp, r5
}
 80258ac:	4618      	mov	r0, r3
 80258ae:	3728      	adds	r7, #40	; 0x28
 80258b0:	46bd      	mov	sp, r7
 80258b2:	bdb0      	pop	{r4, r5, r7, pc}
 80258b4:	20008890 	.word	0x20008890

080258b8 <nrf_send_command_single>:

uint8_t nrf_send_command_single(nrf24l01 *dev, uint8_t data) {
 80258b8:	b580      	push	{r7, lr}
 80258ba:	b086      	sub	sp, #24
 80258bc:	af02      	add	r7, sp, #8
 80258be:	6078      	str	r0, [r7, #4]
 80258c0:	460b      	mov	r3, r1
 80258c2:	70fb      	strb	r3, [r7, #3]
    uint8_t rx;
    /* Wait for SPIx Busy flag */
    while (__HAL_SPI_GET_FLAG(&hspi1, SPI_FLAG_BSY) != RESET)
 80258c4:	bf00      	nop
 80258c6:	4b0f      	ldr	r3, [pc, #60]	; (8025904 <nrf_send_command_single+0x4c>)
 80258c8:	681b      	ldr	r3, [r3, #0]
 80258ca:	689b      	ldr	r3, [r3, #8]
 80258cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80258d0:	2b80      	cmp	r3, #128	; 0x80
 80258d2:	d0f8      	beq.n	80258c6 <nrf_send_command_single+0xe>
        ;
    //	Tx buffer empty flag
    while (__HAL_SPI_GET_FLAG(&hspi1, SPI_FLAG_TXE) == RESET)
 80258d4:	bf00      	nop
 80258d6:	4b0b      	ldr	r3, [pc, #44]	; (8025904 <nrf_send_command_single+0x4c>)
 80258d8:	681b      	ldr	r3, [r3, #0]
 80258da:	689b      	ldr	r3, [r3, #8]
 80258dc:	f003 0302 	and.w	r3, r3, #2
 80258e0:	2b02      	cmp	r3, #2
 80258e2:	d1f8      	bne.n	80258d6 <nrf_send_command_single+0x1e>
        ;

    HAL_SPI_TransmitReceive(dev->config.spi, &data, &rx, 1,
 80258e4:	687b      	ldr	r3, [r7, #4]
 80258e6:	6958      	ldr	r0, [r3, #20]
 80258e8:	687b      	ldr	r3, [r7, #4]
 80258ea:	699b      	ldr	r3, [r3, #24]
 80258ec:	f107 020f 	add.w	r2, r7, #15
 80258f0:	1cf9      	adds	r1, r7, #3
 80258f2:	9300      	str	r3, [sp, #0]
 80258f4:	2301      	movs	r3, #1
 80258f6:	f00f fe52 	bl	803559e <HAL_SPI_TransmitReceive>
            dev->config.spi_timeout);

    return rx;
 80258fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80258fc:	4618      	mov	r0, r3
 80258fe:	3710      	adds	r7, #16
 8025900:	46bd      	mov	sp, r7
 8025902:	bd80      	pop	{r7, pc}
 8025904:	20008890 	.word	0x20008890

08025908 <nrf_read_register>:

NRF_RESULT nrf_read_register(nrf24l01 *dev, uint8_t reg, uint8_t *data) {
 8025908:	b580      	push	{r7, lr}
 802590a:	b088      	sub	sp, #32
 802590c:	af02      	add	r7, sp, #8
 802590e:	60f8      	str	r0, [r7, #12]
 8025910:	460b      	mov	r3, r1
 8025912:	607a      	str	r2, [r7, #4]
 8025914:	72fb      	strb	r3, [r7, #11]
    uint8_t tx = 0;
 8025916:	2300      	movs	r3, #0
 8025918:	75fb      	strb	r3, [r7, #23]
    if (nrf_send_command(dev, NRF_CMD_R_REGISTER | reg, &tx, data, 1)
 802591a:	f107 0217 	add.w	r2, r7, #23
 802591e:	7af9      	ldrb	r1, [r7, #11]
 8025920:	2301      	movs	r3, #1
 8025922:	9300      	str	r3, [sp, #0]
 8025924:	687b      	ldr	r3, [r7, #4]
 8025926:	68f8      	ldr	r0, [r7, #12]
 8025928:	f7ff ff16 	bl	8025758 <nrf_send_command>
 802592c:	4603      	mov	r3, r0
 802592e:	2b00      	cmp	r3, #0
 8025930:	d001      	beq.n	8025936 <nrf_read_register+0x2e>
            != NRF_OK) {
        return NRF_ERROR;
 8025932:	2301      	movs	r3, #1
 8025934:	e000      	b.n	8025938 <nrf_read_register+0x30>
    }
    return NRF_OK;
 8025936:	2300      	movs	r3, #0
}
 8025938:	4618      	mov	r0, r3
 802593a:	3718      	adds	r7, #24
 802593c:	46bd      	mov	sp, r7
 802593e:	bd80      	pop	{r7, pc}

08025940 <nrf_read_register_mb>:

NRF_RESULT nrf_read_register_mb(nrf24l01 *dev, uint8_t reg, uint8_t *data,
        uint8_t count) {
 8025940:	b590      	push	{r4, r7, lr}
 8025942:	b085      	sub	sp, #20
 8025944:	af00      	add	r7, sp, #0
 8025946:	60f8      	str	r0, [r7, #12]
 8025948:	607a      	str	r2, [r7, #4]
 802594a:	461a      	mov	r2, r3
 802594c:	460b      	mov	r3, r1
 802594e:	72fb      	strb	r3, [r7, #11]
 8025950:	4613      	mov	r3, r2
 8025952:	72bb      	strb	r3, [r7, #10]
    csn_reset(dev);
 8025954:	68f8      	ldr	r0, [r7, #12]
 8025956:	f000 fd7c 	bl	8026452 <csn_reset>
    nrf_send_command_single(dev, NRF_CMD_R_REGISTER | reg);
 802595a:	7afb      	ldrb	r3, [r7, #11]
 802595c:	4619      	mov	r1, r3
 802595e:	68f8      	ldr	r0, [r7, #12]
 8025960:	f7ff ffaa 	bl	80258b8 <nrf_send_command_single>
    while (count--) {
 8025964:	e008      	b.n	8025978 <nrf_read_register_mb+0x38>
        *data++ = nrf_send_command_single(dev, NRF_CMD_NOP);
 8025966:	687c      	ldr	r4, [r7, #4]
 8025968:	1c63      	adds	r3, r4, #1
 802596a:	607b      	str	r3, [r7, #4]
 802596c:	21ff      	movs	r1, #255	; 0xff
 802596e:	68f8      	ldr	r0, [r7, #12]
 8025970:	f7ff ffa2 	bl	80258b8 <nrf_send_command_single>
 8025974:	4603      	mov	r3, r0
 8025976:	7023      	strb	r3, [r4, #0]
    while (count--) {
 8025978:	7abb      	ldrb	r3, [r7, #10]
 802597a:	1e5a      	subs	r2, r3, #1
 802597c:	72ba      	strb	r2, [r7, #10]
 802597e:	2b00      	cmp	r3, #0
 8025980:	d1f1      	bne.n	8025966 <nrf_read_register_mb+0x26>
    }
    csn_set(dev);
 8025982:	68f8      	ldr	r0, [r7, #12]
 8025984:	f000 fd55 	bl	8026432 <csn_set>
    return NRF_OK;
 8025988:	2300      	movs	r3, #0
}
 802598a:	4618      	mov	r0, r3
 802598c:	3714      	adds	r7, #20
 802598e:	46bd      	mov	sp, r7
 8025990:	bd90      	pop	{r4, r7, pc}

08025992 <nrf_write_register>:

NRF_RESULT nrf_write_register(nrf24l01 *dev, uint8_t reg, uint8_t *data) {
 8025992:	b580      	push	{r7, lr}
 8025994:	b088      	sub	sp, #32
 8025996:	af02      	add	r7, sp, #8
 8025998:	60f8      	str	r0, [r7, #12]
 802599a:	460b      	mov	r3, r1
 802599c:	607a      	str	r2, [r7, #4]
 802599e:	72fb      	strb	r3, [r7, #11]
    uint8_t rx = 0;
 80259a0:	2300      	movs	r3, #0
 80259a2:	75fb      	strb	r3, [r7, #23]
    if (nrf_send_command(dev, NRF_CMD_W_REGISTER | reg, data, &rx, 1)
 80259a4:	7afb      	ldrb	r3, [r7, #11]
 80259a6:	f043 0320 	orr.w	r3, r3, #32
 80259aa:	b2d9      	uxtb	r1, r3
 80259ac:	f107 0217 	add.w	r2, r7, #23
 80259b0:	2301      	movs	r3, #1
 80259b2:	9300      	str	r3, [sp, #0]
 80259b4:	4613      	mov	r3, r2
 80259b6:	687a      	ldr	r2, [r7, #4]
 80259b8:	68f8      	ldr	r0, [r7, #12]
 80259ba:	f7ff fecd 	bl	8025758 <nrf_send_command>
 80259be:	4603      	mov	r3, r0
 80259c0:	2b00      	cmp	r3, #0
 80259c2:	d001      	beq.n	80259c8 <nrf_write_register+0x36>
            != NRF_OK) {
        return NRF_ERROR;
 80259c4:	2301      	movs	r3, #1
 80259c6:	e000      	b.n	80259ca <nrf_write_register+0x38>
    }
    return NRF_OK;
 80259c8:	2300      	movs	r3, #0
}
 80259ca:	4618      	mov	r0, r3
 80259cc:	3718      	adds	r7, #24
 80259ce:	46bd      	mov	sp, r7
 80259d0:	bd80      	pop	{r7, pc}

080259d2 <nrf_write_register_mb>:

NRF_RESULT nrf_write_register_mb(nrf24l01 *dev, uint8_t reg, uint8_t *data,
        uint8_t count) {
 80259d2:	b580      	push	{r7, lr}
 80259d4:	b084      	sub	sp, #16
 80259d6:	af00      	add	r7, sp, #0
 80259d8:	60f8      	str	r0, [r7, #12]
 80259da:	607a      	str	r2, [r7, #4]
 80259dc:	461a      	mov	r2, r3
 80259de:	460b      	mov	r3, r1
 80259e0:	72fb      	strb	r3, [r7, #11]
 80259e2:	4613      	mov	r3, r2
 80259e4:	72bb      	strb	r3, [r7, #10]
    csn_reset(dev);
 80259e6:	68f8      	ldr	r0, [r7, #12]
 80259e8:	f000 fd33 	bl	8026452 <csn_reset>
    nrf_send_command_single(dev, NRF_CMD_W_REGISTER | reg);
 80259ec:	7afb      	ldrb	r3, [r7, #11]
 80259ee:	f043 0320 	orr.w	r3, r3, #32
 80259f2:	b2db      	uxtb	r3, r3
 80259f4:	4619      	mov	r1, r3
 80259f6:	68f8      	ldr	r0, [r7, #12]
 80259f8:	f7ff ff5e 	bl	80258b8 <nrf_send_command_single>
    while (count--) {
 80259fc:	e007      	b.n	8025a0e <nrf_write_register_mb+0x3c>
        nrf_send_command_single(dev, *data++);
 80259fe:	687b      	ldr	r3, [r7, #4]
 8025a00:	1c5a      	adds	r2, r3, #1
 8025a02:	607a      	str	r2, [r7, #4]
 8025a04:	781b      	ldrb	r3, [r3, #0]
 8025a06:	4619      	mov	r1, r3
 8025a08:	68f8      	ldr	r0, [r7, #12]
 8025a0a:	f7ff ff55 	bl	80258b8 <nrf_send_command_single>
    while (count--) {
 8025a0e:	7abb      	ldrb	r3, [r7, #10]
 8025a10:	1e5a      	subs	r2, r3, #1
 8025a12:	72ba      	strb	r2, [r7, #10]
 8025a14:	2b00      	cmp	r3, #0
 8025a16:	d1f2      	bne.n	80259fe <nrf_write_register_mb+0x2c>
    }
    csn_set(dev);
 8025a18:	68f8      	ldr	r0, [r7, #12]
 8025a1a:	f000 fd0a 	bl	8026432 <csn_set>
    return NRF_OK;
 8025a1e:	2300      	movs	r3, #0
}
 8025a20:	4618      	mov	r0, r3
 8025a22:	3710      	adds	r7, #16
 8025a24:	46bd      	mov	sp, r7
 8025a26:	bd80      	pop	{r7, pc}

08025a28 <nrf_read_rx_payload>:

NRF_RESULT nrf_read_rx_payload(nrf24l01 *dev, uint8_t *data) {
 8025a28:	b5b0      	push	{r4, r5, r7, lr}
 8025a2a:	b086      	sub	sp, #24
 8025a2c:	af02      	add	r7, sp, #8
 8025a2e:	6078      	str	r0, [r7, #4]
 8025a30:	6039      	str	r1, [r7, #0]
 8025a32:	466b      	mov	r3, sp
 8025a34:	461d      	mov	r5, r3
    uint8_t tx[dev->config.payload_length];
 8025a36:	687b      	ldr	r3, [r7, #4]
 8025a38:	7918      	ldrb	r0, [r3, #4]
 8025a3a:	4603      	mov	r3, r0
 8025a3c:	3b01      	subs	r3, #1
 8025a3e:	60fb      	str	r3, [r7, #12]
 8025a40:	b2c1      	uxtb	r1, r0
 8025a42:	f04f 0200 	mov.w	r2, #0
 8025a46:	f04f 0300 	mov.w	r3, #0
 8025a4a:	f04f 0400 	mov.w	r4, #0
 8025a4e:	00d4      	lsls	r4, r2, #3
 8025a50:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8025a54:	00cb      	lsls	r3, r1, #3
 8025a56:	b2c1      	uxtb	r1, r0
 8025a58:	f04f 0200 	mov.w	r2, #0
 8025a5c:	f04f 0300 	mov.w	r3, #0
 8025a60:	f04f 0400 	mov.w	r4, #0
 8025a64:	00d4      	lsls	r4, r2, #3
 8025a66:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8025a6a:	00cb      	lsls	r3, r1, #3
 8025a6c:	4603      	mov	r3, r0
 8025a6e:	3307      	adds	r3, #7
 8025a70:	08db      	lsrs	r3, r3, #3
 8025a72:	00db      	lsls	r3, r3, #3
 8025a74:	ebad 0d03 	sub.w	sp, sp, r3
 8025a78:	ab02      	add	r3, sp, #8
 8025a7a:	3300      	adds	r3, #0
 8025a7c:	60bb      	str	r3, [r7, #8]
    if (nrf_send_command(dev, NRF_CMD_R_RX_PAYLOAD, tx, data,
 8025a7e:	68ba      	ldr	r2, [r7, #8]
 8025a80:	687b      	ldr	r3, [r7, #4]
 8025a82:	791b      	ldrb	r3, [r3, #4]
 8025a84:	9300      	str	r3, [sp, #0]
 8025a86:	683b      	ldr	r3, [r7, #0]
 8025a88:	2161      	movs	r1, #97	; 0x61
 8025a8a:	6878      	ldr	r0, [r7, #4]
 8025a8c:	f7ff fe64 	bl	8025758 <nrf_send_command>
 8025a90:	4603      	mov	r3, r0
 8025a92:	2b00      	cmp	r3, #0
 8025a94:	d001      	beq.n	8025a9a <nrf_read_rx_payload+0x72>
            dev->config.payload_length) != NRF_OK) {
        return NRF_ERROR;
 8025a96:	2301      	movs	r3, #1
 8025a98:	e000      	b.n	8025a9c <nrf_read_rx_payload+0x74>
    }
    return NRF_OK;
 8025a9a:	2300      	movs	r3, #0
 8025a9c:	46ad      	mov	sp, r5
}
 8025a9e:	4618      	mov	r0, r3
 8025aa0:	3710      	adds	r7, #16
 8025aa2:	46bd      	mov	sp, r7
 8025aa4:	bdb0      	pop	{r4, r5, r7, pc}

08025aa6 <nrf_write_tx_payload>:

NRF_RESULT nrf_write_tx_payload(nrf24l01 *dev, const uint8_t *data) {
 8025aa6:	b5b0      	push	{r4, r5, r7, lr}
 8025aa8:	b086      	sub	sp, #24
 8025aaa:	af02      	add	r7, sp, #8
 8025aac:	6078      	str	r0, [r7, #4]
 8025aae:	6039      	str	r1, [r7, #0]
 8025ab0:	466b      	mov	r3, sp
 8025ab2:	461d      	mov	r5, r3
    uint8_t rx[dev->config.payload_length];
 8025ab4:	687b      	ldr	r3, [r7, #4]
 8025ab6:	7918      	ldrb	r0, [r3, #4]
 8025ab8:	4603      	mov	r3, r0
 8025aba:	3b01      	subs	r3, #1
 8025abc:	60fb      	str	r3, [r7, #12]
 8025abe:	b2c1      	uxtb	r1, r0
 8025ac0:	f04f 0200 	mov.w	r2, #0
 8025ac4:	f04f 0300 	mov.w	r3, #0
 8025ac8:	f04f 0400 	mov.w	r4, #0
 8025acc:	00d4      	lsls	r4, r2, #3
 8025ace:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8025ad2:	00cb      	lsls	r3, r1, #3
 8025ad4:	b2c1      	uxtb	r1, r0
 8025ad6:	f04f 0200 	mov.w	r2, #0
 8025ada:	f04f 0300 	mov.w	r3, #0
 8025ade:	f04f 0400 	mov.w	r4, #0
 8025ae2:	00d4      	lsls	r4, r2, #3
 8025ae4:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8025ae8:	00cb      	lsls	r3, r1, #3
 8025aea:	4603      	mov	r3, r0
 8025aec:	3307      	adds	r3, #7
 8025aee:	08db      	lsrs	r3, r3, #3
 8025af0:	00db      	lsls	r3, r3, #3
 8025af2:	ebad 0d03 	sub.w	sp, sp, r3
 8025af6:	ab02      	add	r3, sp, #8
 8025af8:	3300      	adds	r3, #0
 8025afa:	60bb      	str	r3, [r7, #8]
    if (nrf_send_command(dev, NRF_CMD_W_TX_PAYLOAD, data, rx,
 8025afc:	68ba      	ldr	r2, [r7, #8]
 8025afe:	687b      	ldr	r3, [r7, #4]
 8025b00:	791b      	ldrb	r3, [r3, #4]
 8025b02:	9300      	str	r3, [sp, #0]
 8025b04:	4613      	mov	r3, r2
 8025b06:	683a      	ldr	r2, [r7, #0]
 8025b08:	21a0      	movs	r1, #160	; 0xa0
 8025b0a:	6878      	ldr	r0, [r7, #4]
 8025b0c:	f7ff fe24 	bl	8025758 <nrf_send_command>
 8025b10:	4603      	mov	r3, r0
 8025b12:	2b00      	cmp	r3, #0
 8025b14:	d001      	beq.n	8025b1a <nrf_write_tx_payload+0x74>
            dev->config.payload_length) != NRF_OK) {
        return NRF_ERROR;
 8025b16:	2301      	movs	r3, #1
 8025b18:	e000      	b.n	8025b1c <nrf_write_tx_payload+0x76>
    }
    return NRF_OK;
 8025b1a:	2300      	movs	r3, #0
 8025b1c:	46ad      	mov	sp, r5
}
 8025b1e:	4618      	mov	r0, r3
 8025b20:	3710      	adds	r7, #16
 8025b22:	46bd      	mov	sp, r7
 8025b24:	bdb0      	pop	{r4, r5, r7, pc}

08025b26 <nrf_flush_tx>:
        return NRF_ERROR;
    }
    return NRF_OK;
}

NRF_RESULT nrf_flush_tx(nrf24l01 *dev) {
 8025b26:	b580      	push	{r7, lr}
 8025b28:	b086      	sub	sp, #24
 8025b2a:	af02      	add	r7, sp, #8
 8025b2c:	6078      	str	r0, [r7, #4]
    uint8_t rx = 0;
 8025b2e:	2300      	movs	r3, #0
 8025b30:	73fb      	strb	r3, [r7, #15]
    uint8_t tx = 0;
 8025b32:	2300      	movs	r3, #0
 8025b34:	73bb      	strb	r3, [r7, #14]
    if (nrf_send_command(dev, NRF_CMD_FLUSH_TX, &tx, &rx, 0) != NRF_OK) {
 8025b36:	f107 010f 	add.w	r1, r7, #15
 8025b3a:	f107 020e 	add.w	r2, r7, #14
 8025b3e:	2300      	movs	r3, #0
 8025b40:	9300      	str	r3, [sp, #0]
 8025b42:	460b      	mov	r3, r1
 8025b44:	21e1      	movs	r1, #225	; 0xe1
 8025b46:	6878      	ldr	r0, [r7, #4]
 8025b48:	f7ff fe06 	bl	8025758 <nrf_send_command>
 8025b4c:	4603      	mov	r3, r0
 8025b4e:	2b00      	cmp	r3, #0
 8025b50:	d001      	beq.n	8025b56 <nrf_flush_tx+0x30>
        return NRF_ERROR;
 8025b52:	2301      	movs	r3, #1
 8025b54:	e000      	b.n	8025b58 <nrf_flush_tx+0x32>
    }
    return NRF_OK;
 8025b56:	2300      	movs	r3, #0
}
 8025b58:	4618      	mov	r0, r3
 8025b5a:	3710      	adds	r7, #16
 8025b5c:	46bd      	mov	sp, r7
 8025b5e:	bd80      	pop	{r7, pc}

08025b60 <nrf_flush_rx>:

NRF_RESULT nrf_flush_rx(nrf24l01 *dev) {
 8025b60:	b580      	push	{r7, lr}
 8025b62:	b086      	sub	sp, #24
 8025b64:	af02      	add	r7, sp, #8
 8025b66:	6078      	str	r0, [r7, #4]
    uint8_t rx = 0;
 8025b68:	2300      	movs	r3, #0
 8025b6a:	73fb      	strb	r3, [r7, #15]
    uint8_t tx = 0;
 8025b6c:	2300      	movs	r3, #0
 8025b6e:	73bb      	strb	r3, [r7, #14]
    if (nrf_send_command(dev, NRF_CMD_FLUSH_RX, &tx, &rx, 0) != NRF_OK) {
 8025b70:	f107 010f 	add.w	r1, r7, #15
 8025b74:	f107 020e 	add.w	r2, r7, #14
 8025b78:	2300      	movs	r3, #0
 8025b7a:	9300      	str	r3, [sp, #0]
 8025b7c:	460b      	mov	r3, r1
 8025b7e:	21e2      	movs	r1, #226	; 0xe2
 8025b80:	6878      	ldr	r0, [r7, #4]
 8025b82:	f7ff fde9 	bl	8025758 <nrf_send_command>
 8025b86:	4603      	mov	r3, r0
 8025b88:	2b00      	cmp	r3, #0
 8025b8a:	d001      	beq.n	8025b90 <nrf_flush_rx+0x30>
        return NRF_ERROR;
 8025b8c:	2301      	movs	r3, #1
 8025b8e:	e000      	b.n	8025b92 <nrf_flush_rx+0x32>
    }
    return NRF_OK;
 8025b90:	2300      	movs	r3, #0
}
 8025b92:	4618      	mov	r0, r3
 8025b94:	3710      	adds	r7, #16
 8025b96:	46bd      	mov	sp, r7
 8025b98:	bd80      	pop	{r7, pc}

08025b9a <nrf_set_data_rate>:

NRF_RESULT nrf_set_data_rate(nrf24l01 *dev, NRF_DATA_RATE rate) {
 8025b9a:	b580      	push	{r7, lr}
 8025b9c:	b084      	sub	sp, #16
 8025b9e:	af00      	add	r7, sp, #0
 8025ba0:	6078      	str	r0, [r7, #4]
 8025ba2:	460b      	mov	r3, r1
 8025ba4:	70fb      	strb	r3, [r7, #3]
    uint8_t reg = 0;
 8025ba6:	2300      	movs	r3, #0
 8025ba8:	73fb      	strb	r3, [r7, #15]
    if (nrf_read_register(dev, NRF_RF_SETUP, &reg) != NRF_OK) {
 8025baa:	f107 030f 	add.w	r3, r7, #15
 8025bae:	461a      	mov	r2, r3
 8025bb0:	2106      	movs	r1, #6
 8025bb2:	6878      	ldr	r0, [r7, #4]
 8025bb4:	f7ff fea8 	bl	8025908 <nrf_read_register>
 8025bb8:	4603      	mov	r3, r0
 8025bba:	2b00      	cmp	r3, #0
 8025bbc:	d001      	beq.n	8025bc2 <nrf_set_data_rate+0x28>
        return NRF_ERROR;
 8025bbe:	2301      	movs	r3, #1
 8025bc0:	e02f      	b.n	8025c22 <nrf_set_data_rate+0x88>
    }
    if (rate & 1) { // low bit set
 8025bc2:	78fb      	ldrb	r3, [r7, #3]
 8025bc4:	f003 0301 	and.w	r3, r3, #1
 8025bc8:	2b00      	cmp	r3, #0
 8025bca:	d005      	beq.n	8025bd8 <nrf_set_data_rate+0x3e>
        reg |= 1 << 5;
 8025bcc:	7bfb      	ldrb	r3, [r7, #15]
 8025bce:	f043 0320 	orr.w	r3, r3, #32
 8025bd2:	b2db      	uxtb	r3, r3
 8025bd4:	73fb      	strb	r3, [r7, #15]
 8025bd6:	e004      	b.n	8025be2 <nrf_set_data_rate+0x48>
    } else { // low bit clear
        reg &= ~(1 << 5);
 8025bd8:	7bfb      	ldrb	r3, [r7, #15]
 8025bda:	f023 0320 	bic.w	r3, r3, #32
 8025bde:	b2db      	uxtb	r3, r3
 8025be0:	73fb      	strb	r3, [r7, #15]
    }

    if (rate & 2) { // high bit set
 8025be2:	78fb      	ldrb	r3, [r7, #3]
 8025be4:	f003 0302 	and.w	r3, r3, #2
 8025be8:	2b00      	cmp	r3, #0
 8025bea:	d005      	beq.n	8025bf8 <nrf_set_data_rate+0x5e>
        reg |= 1 << 3;
 8025bec:	7bfb      	ldrb	r3, [r7, #15]
 8025bee:	f043 0308 	orr.w	r3, r3, #8
 8025bf2:	b2db      	uxtb	r3, r3
 8025bf4:	73fb      	strb	r3, [r7, #15]
 8025bf6:	e004      	b.n	8025c02 <nrf_set_data_rate+0x68>
    } else { // high bit clear
        reg &= ~(1 << 3);
 8025bf8:	7bfb      	ldrb	r3, [r7, #15]
 8025bfa:	f023 0308 	bic.w	r3, r3, #8
 8025bfe:	b2db      	uxtb	r3, r3
 8025c00:	73fb      	strb	r3, [r7, #15]
    }
    if (nrf_write_register(dev, NRF_RF_SETUP, &reg) != NRF_OK) {
 8025c02:	f107 030f 	add.w	r3, r7, #15
 8025c06:	461a      	mov	r2, r3
 8025c08:	2106      	movs	r1, #6
 8025c0a:	6878      	ldr	r0, [r7, #4]
 8025c0c:	f7ff fec1 	bl	8025992 <nrf_write_register>
 8025c10:	4603      	mov	r3, r0
 8025c12:	2b00      	cmp	r3, #0
 8025c14:	d001      	beq.n	8025c1a <nrf_set_data_rate+0x80>
        return NRF_ERROR;
 8025c16:	2301      	movs	r3, #1
 8025c18:	e003      	b.n	8025c22 <nrf_set_data_rate+0x88>
    }
    dev->config.data_rate = rate;
 8025c1a:	687b      	ldr	r3, [r7, #4]
 8025c1c:	78fa      	ldrb	r2, [r7, #3]
 8025c1e:	701a      	strb	r2, [r3, #0]
    return NRF_OK;
 8025c20:	2300      	movs	r3, #0
}
 8025c22:	4618      	mov	r0, r3
 8025c24:	3710      	adds	r7, #16
 8025c26:	46bd      	mov	sp, r7
 8025c28:	bd80      	pop	{r7, pc}

08025c2a <nrf_set_tx_power>:

NRF_RESULT nrf_set_tx_power(nrf24l01 *dev, NRF_TX_PWR pwr) {
 8025c2a:	b580      	push	{r7, lr}
 8025c2c:	b084      	sub	sp, #16
 8025c2e:	af00      	add	r7, sp, #0
 8025c30:	6078      	str	r0, [r7, #4]
 8025c32:	460b      	mov	r3, r1
 8025c34:	70fb      	strb	r3, [r7, #3]
    uint8_t reg = 0;
 8025c36:	2300      	movs	r3, #0
 8025c38:	73fb      	strb	r3, [r7, #15]
    if (nrf_read_register(dev, NRF_RF_SETUP, &reg) != NRF_OK) {
 8025c3a:	f107 030f 	add.w	r3, r7, #15
 8025c3e:	461a      	mov	r2, r3
 8025c40:	2106      	movs	r1, #6
 8025c42:	6878      	ldr	r0, [r7, #4]
 8025c44:	f7ff fe60 	bl	8025908 <nrf_read_register>
 8025c48:	4603      	mov	r3, r0
 8025c4a:	2b00      	cmp	r3, #0
 8025c4c:	d001      	beq.n	8025c52 <nrf_set_tx_power+0x28>
        return NRF_ERROR;
 8025c4e:	2301      	movs	r3, #1
 8025c50:	e01d      	b.n	8025c8e <nrf_set_tx_power+0x64>
    }
    reg &= 0xF9;     // clear bits 1,2
 8025c52:	7bfb      	ldrb	r3, [r7, #15]
 8025c54:	f023 0306 	bic.w	r3, r3, #6
 8025c58:	b2db      	uxtb	r3, r3
 8025c5a:	73fb      	strb	r3, [r7, #15]
    reg |= pwr << 1; // set bits 1,2
 8025c5c:	78fb      	ldrb	r3, [r7, #3]
 8025c5e:	005b      	lsls	r3, r3, #1
 8025c60:	b25a      	sxtb	r2, r3
 8025c62:	7bfb      	ldrb	r3, [r7, #15]
 8025c64:	b25b      	sxtb	r3, r3
 8025c66:	4313      	orrs	r3, r2
 8025c68:	b25b      	sxtb	r3, r3
 8025c6a:	b2db      	uxtb	r3, r3
 8025c6c:	73fb      	strb	r3, [r7, #15]
    if (nrf_write_register(dev, NRF_RF_SETUP, &reg) != NRF_OK) {
 8025c6e:	f107 030f 	add.w	r3, r7, #15
 8025c72:	461a      	mov	r2, r3
 8025c74:	2106      	movs	r1, #6
 8025c76:	6878      	ldr	r0, [r7, #4]
 8025c78:	f7ff fe8b 	bl	8025992 <nrf_write_register>
 8025c7c:	4603      	mov	r3, r0
 8025c7e:	2b00      	cmp	r3, #0
 8025c80:	d001      	beq.n	8025c86 <nrf_set_tx_power+0x5c>
        return NRF_ERROR;
 8025c82:	2301      	movs	r3, #1
 8025c84:	e003      	b.n	8025c8e <nrf_set_tx_power+0x64>
    }
    dev->config.tx_power = pwr;
 8025c86:	687b      	ldr	r3, [r7, #4]
 8025c88:	78fa      	ldrb	r2, [r7, #3]
 8025c8a:	705a      	strb	r2, [r3, #1]
    return NRF_OK;
 8025c8c:	2300      	movs	r3, #0
}
 8025c8e:	4618      	mov	r0, r3
 8025c90:	3710      	adds	r7, #16
 8025c92:	46bd      	mov	sp, r7
 8025c94:	bd80      	pop	{r7, pc}

08025c96 <nrf_clear_interrupts>:
        return NRF_ERROR;
    }
    return NRF_OK;
}

NRF_RESULT nrf_clear_interrupts(nrf24l01 *dev) {
 8025c96:	b580      	push	{r7, lr}
 8025c98:	b084      	sub	sp, #16
 8025c9a:	af00      	add	r7, sp, #0
 8025c9c:	6078      	str	r0, [r7, #4]
    uint8_t reg = 0;
 8025c9e:	2300      	movs	r3, #0
 8025ca0:	73fb      	strb	r3, [r7, #15]
    if (nrf_read_register(dev, NRF_STATUS, &reg) != NRF_OK) {
 8025ca2:	f107 030f 	add.w	r3, r7, #15
 8025ca6:	461a      	mov	r2, r3
 8025ca8:	2107      	movs	r1, #7
 8025caa:	6878      	ldr	r0, [r7, #4]
 8025cac:	f7ff fe2c 	bl	8025908 <nrf_read_register>
 8025cb0:	4603      	mov	r3, r0
 8025cb2:	2b00      	cmp	r3, #0
 8025cb4:	d001      	beq.n	8025cba <nrf_clear_interrupts+0x24>
        return NRF_ERROR;
 8025cb6:	2301      	movs	r3, #1
 8025cb8:	e011      	b.n	8025cde <nrf_clear_interrupts+0x48>
    }

    reg |= 7 << 4; // setting bits 4,5,6
 8025cba:	7bfb      	ldrb	r3, [r7, #15]
 8025cbc:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 8025cc0:	b2db      	uxtb	r3, r3
 8025cc2:	73fb      	strb	r3, [r7, #15]

    if (nrf_write_register(dev, NRF_STATUS, &reg) != NRF_OK) {
 8025cc4:	f107 030f 	add.w	r3, r7, #15
 8025cc8:	461a      	mov	r2, r3
 8025cca:	2107      	movs	r1, #7
 8025ccc:	6878      	ldr	r0, [r7, #4]
 8025cce:	f7ff fe60 	bl	8025992 <nrf_write_register>
 8025cd2:	4603      	mov	r3, r0
 8025cd4:	2b00      	cmp	r3, #0
 8025cd6:	d001      	beq.n	8025cdc <nrf_clear_interrupts+0x46>
        return NRF_ERROR;
 8025cd8:	2301      	movs	r3, #1
 8025cda:	e000      	b.n	8025cde <nrf_clear_interrupts+0x48>
    }
    return NRF_OK;
 8025cdc:	2300      	movs	r3, #0
}
 8025cde:	4618      	mov	r0, r3
 8025ce0:	3710      	adds	r7, #16
 8025ce2:	46bd      	mov	sp, r7
 8025ce4:	bd80      	pop	{r7, pc}

08025ce6 <nrf_set_rf_channel>:

NRF_RESULT nrf_set_rf_channel(nrf24l01 *dev, uint8_t ch) {
 8025ce6:	b580      	push	{r7, lr}
 8025ce8:	b084      	sub	sp, #16
 8025cea:	af00      	add	r7, sp, #0
 8025cec:	6078      	str	r0, [r7, #4]
 8025cee:	460b      	mov	r3, r1
 8025cf0:	70fb      	strb	r3, [r7, #3]
    ch &= 0x7F;
 8025cf2:	78fb      	ldrb	r3, [r7, #3]
 8025cf4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8025cf8:	70fb      	strb	r3, [r7, #3]
    uint8_t reg = 0;
 8025cfa:	2300      	movs	r3, #0
 8025cfc:	73fb      	strb	r3, [r7, #15]
    if (nrf_read_register(dev, NRF_RF_CH, &reg) != NRF_OK) {
 8025cfe:	f107 030f 	add.w	r3, r7, #15
 8025d02:	461a      	mov	r2, r3
 8025d04:	2105      	movs	r1, #5
 8025d06:	6878      	ldr	r0, [r7, #4]
 8025d08:	f7ff fdfe 	bl	8025908 <nrf_read_register>
 8025d0c:	4603      	mov	r3, r0
 8025d0e:	2b00      	cmp	r3, #0
 8025d10:	d001      	beq.n	8025d16 <nrf_set_rf_channel+0x30>
        return NRF_ERROR;
 8025d12:	2301      	movs	r3, #1
 8025d14:	e014      	b.n	8025d40 <nrf_set_rf_channel+0x5a>
    }

    reg |= ch; // setting channel
 8025d16:	7bfa      	ldrb	r2, [r7, #15]
 8025d18:	78fb      	ldrb	r3, [r7, #3]
 8025d1a:	4313      	orrs	r3, r2
 8025d1c:	b2db      	uxtb	r3, r3
 8025d1e:	73fb      	strb	r3, [r7, #15]

    if (nrf_write_register(dev, NRF_RF_CH, &reg) != NRF_OK) {
 8025d20:	f107 030f 	add.w	r3, r7, #15
 8025d24:	461a      	mov	r2, r3
 8025d26:	2105      	movs	r1, #5
 8025d28:	6878      	ldr	r0, [r7, #4]
 8025d2a:	f7ff fe32 	bl	8025992 <nrf_write_register>
 8025d2e:	4603      	mov	r3, r0
 8025d30:	2b00      	cmp	r3, #0
 8025d32:	d001      	beq.n	8025d38 <nrf_set_rf_channel+0x52>
        return NRF_ERROR;
 8025d34:	2301      	movs	r3, #1
 8025d36:	e003      	b.n	8025d40 <nrf_set_rf_channel+0x5a>
    }
    dev->config.rf_channel = ch;
 8025d38:	687b      	ldr	r3, [r7, #4]
 8025d3a:	78fa      	ldrb	r2, [r7, #3]
 8025d3c:	71da      	strb	r2, [r3, #7]
    return NRF_OK;
 8025d3e:	2300      	movs	r3, #0
}
 8025d40:	4618      	mov	r0, r3
 8025d42:	3710      	adds	r7, #16
 8025d44:	46bd      	mov	sp, r7
 8025d46:	bd80      	pop	{r7, pc}

08025d48 <nrf_set_retransmittion_count>:

NRF_RESULT nrf_set_retransmittion_count(nrf24l01 *dev, uint8_t count) {
 8025d48:	b580      	push	{r7, lr}
 8025d4a:	b084      	sub	sp, #16
 8025d4c:	af00      	add	r7, sp, #0
 8025d4e:	6078      	str	r0, [r7, #4]
 8025d50:	460b      	mov	r3, r1
 8025d52:	70fb      	strb	r3, [r7, #3]
    count &= 0x0F;
 8025d54:	78fb      	ldrb	r3, [r7, #3]
 8025d56:	f003 030f 	and.w	r3, r3, #15
 8025d5a:	70fb      	strb	r3, [r7, #3]
    uint8_t reg = 0;
 8025d5c:	2300      	movs	r3, #0
 8025d5e:	73fb      	strb	r3, [r7, #15]
    if (nrf_read_register(dev, NRF_SETUP_RETR, &reg) != NRF_OK) {
 8025d60:	f107 030f 	add.w	r3, r7, #15
 8025d64:	461a      	mov	r2, r3
 8025d66:	2104      	movs	r1, #4
 8025d68:	6878      	ldr	r0, [r7, #4]
 8025d6a:	f7ff fdcd 	bl	8025908 <nrf_read_register>
 8025d6e:	4603      	mov	r3, r0
 8025d70:	2b00      	cmp	r3, #0
 8025d72:	d001      	beq.n	8025d78 <nrf_set_retransmittion_count+0x30>
        return NRF_ERROR;
 8025d74:	2301      	movs	r3, #1
 8025d76:	e019      	b.n	8025dac <nrf_set_retransmittion_count+0x64>
    }

    reg &= 0xF0;  // clearing bits 0,1,2,3
 8025d78:	7bfb      	ldrb	r3, [r7, #15]
 8025d7a:	f023 030f 	bic.w	r3, r3, #15
 8025d7e:	b2db      	uxtb	r3, r3
 8025d80:	73fb      	strb	r3, [r7, #15]
    reg |= count; // setting count
 8025d82:	7bfa      	ldrb	r2, [r7, #15]
 8025d84:	78fb      	ldrb	r3, [r7, #3]
 8025d86:	4313      	orrs	r3, r2
 8025d88:	b2db      	uxtb	r3, r3
 8025d8a:	73fb      	strb	r3, [r7, #15]

    if (nrf_write_register(dev, NRF_SETUP_RETR, &reg) != NRF_OK) {
 8025d8c:	f107 030f 	add.w	r3, r7, #15
 8025d90:	461a      	mov	r2, r3
 8025d92:	2104      	movs	r1, #4
 8025d94:	6878      	ldr	r0, [r7, #4]
 8025d96:	f7ff fdfc 	bl	8025992 <nrf_write_register>
 8025d9a:	4603      	mov	r3, r0
 8025d9c:	2b00      	cmp	r3, #0
 8025d9e:	d001      	beq.n	8025da4 <nrf_set_retransmittion_count+0x5c>
        return NRF_ERROR;
 8025da0:	2301      	movs	r3, #1
 8025da2:	e003      	b.n	8025dac <nrf_set_retransmittion_count+0x64>
    }
    dev->config.retransmit_count = count;
 8025da4:	687b      	ldr	r3, [r7, #4]
 8025da6:	78fa      	ldrb	r2, [r7, #3]
 8025da8:	715a      	strb	r2, [r3, #5]
    return NRF_OK;
 8025daa:	2300      	movs	r3, #0
}
 8025dac:	4618      	mov	r0, r3
 8025dae:	3710      	adds	r7, #16
 8025db0:	46bd      	mov	sp, r7
 8025db2:	bd80      	pop	{r7, pc}

08025db4 <nrf_set_retransmittion_delay>:

NRF_RESULT nrf_set_retransmittion_delay(nrf24l01 *dev, uint8_t delay) {
 8025db4:	b580      	push	{r7, lr}
 8025db6:	b084      	sub	sp, #16
 8025db8:	af00      	add	r7, sp, #0
 8025dba:	6078      	str	r0, [r7, #4]
 8025dbc:	460b      	mov	r3, r1
 8025dbe:	70fb      	strb	r3, [r7, #3]
    delay &= 0x0F;
 8025dc0:	78fb      	ldrb	r3, [r7, #3]
 8025dc2:	f003 030f 	and.w	r3, r3, #15
 8025dc6:	70fb      	strb	r3, [r7, #3]
    uint8_t reg = 0;
 8025dc8:	2300      	movs	r3, #0
 8025dca:	73fb      	strb	r3, [r7, #15]
    if (nrf_read_register(dev, NRF_SETUP_RETR, &reg) != NRF_OK) {
 8025dcc:	f107 030f 	add.w	r3, r7, #15
 8025dd0:	461a      	mov	r2, r3
 8025dd2:	2104      	movs	r1, #4
 8025dd4:	6878      	ldr	r0, [r7, #4]
 8025dd6:	f7ff fd97 	bl	8025908 <nrf_read_register>
 8025dda:	4603      	mov	r3, r0
 8025ddc:	2b00      	cmp	r3, #0
 8025dde:	d001      	beq.n	8025de4 <nrf_set_retransmittion_delay+0x30>
        return NRF_ERROR;
 8025de0:	2301      	movs	r3, #1
 8025de2:	e01d      	b.n	8025e20 <nrf_set_retransmittion_delay+0x6c>
    }

    reg &= 0x0F;       // clearing bits 1,2,6,7
 8025de4:	7bfb      	ldrb	r3, [r7, #15]
 8025de6:	f003 030f 	and.w	r3, r3, #15
 8025dea:	b2db      	uxtb	r3, r3
 8025dec:	73fb      	strb	r3, [r7, #15]
    reg |= delay << 4; // setting delay
 8025dee:	78fb      	ldrb	r3, [r7, #3]
 8025df0:	011b      	lsls	r3, r3, #4
 8025df2:	b25a      	sxtb	r2, r3
 8025df4:	7bfb      	ldrb	r3, [r7, #15]
 8025df6:	b25b      	sxtb	r3, r3
 8025df8:	4313      	orrs	r3, r2
 8025dfa:	b25b      	sxtb	r3, r3
 8025dfc:	b2db      	uxtb	r3, r3
 8025dfe:	73fb      	strb	r3, [r7, #15]

    if (nrf_write_register(dev, NRF_SETUP_RETR, &reg) != NRF_OK) {
 8025e00:	f107 030f 	add.w	r3, r7, #15
 8025e04:	461a      	mov	r2, r3
 8025e06:	2104      	movs	r1, #4
 8025e08:	6878      	ldr	r0, [r7, #4]
 8025e0a:	f7ff fdc2 	bl	8025992 <nrf_write_register>
 8025e0e:	4603      	mov	r3, r0
 8025e10:	2b00      	cmp	r3, #0
 8025e12:	d001      	beq.n	8025e18 <nrf_set_retransmittion_delay+0x64>
        return NRF_ERROR;
 8025e14:	2301      	movs	r3, #1
 8025e16:	e003      	b.n	8025e20 <nrf_set_retransmittion_delay+0x6c>
    }
    dev->config.retransmit_delay = delay;
 8025e18:	687b      	ldr	r3, [r7, #4]
 8025e1a:	78fa      	ldrb	r2, [r7, #3]
 8025e1c:	719a      	strb	r2, [r3, #6]
    return NRF_OK;
 8025e1e:	2300      	movs	r3, #0
}
 8025e20:	4618      	mov	r0, r3
 8025e22:	3710      	adds	r7, #16
 8025e24:	46bd      	mov	sp, r7
 8025e26:	bd80      	pop	{r7, pc}

08025e28 <nrf_set_address_width>:

NRF_RESULT nrf_set_address_width(nrf24l01 *dev, NRF_ADDR_WIDTH width) {
 8025e28:	b580      	push	{r7, lr}
 8025e2a:	b084      	sub	sp, #16
 8025e2c:	af00      	add	r7, sp, #0
 8025e2e:	6078      	str	r0, [r7, #4]
 8025e30:	460b      	mov	r3, r1
 8025e32:	70fb      	strb	r3, [r7, #3]
    uint8_t reg = 0;
 8025e34:	2300      	movs	r3, #0
 8025e36:	73fb      	strb	r3, [r7, #15]
    if (nrf_read_register(dev, NRF_SETUP_AW, &reg) != NRF_OK) {
 8025e38:	f107 030f 	add.w	r3, r7, #15
 8025e3c:	461a      	mov	r2, r3
 8025e3e:	2103      	movs	r1, #3
 8025e40:	6878      	ldr	r0, [r7, #4]
 8025e42:	f7ff fd61 	bl	8025908 <nrf_read_register>
 8025e46:	4603      	mov	r3, r0
 8025e48:	2b00      	cmp	r3, #0
 8025e4a:	d001      	beq.n	8025e50 <nrf_set_address_width+0x28>
        return NRF_ERROR;
 8025e4c:	2301      	movs	r3, #1
 8025e4e:	e019      	b.n	8025e84 <nrf_set_address_width+0x5c>
    }

    reg &= 0x03;  // clearing bits 0,1
 8025e50:	7bfb      	ldrb	r3, [r7, #15]
 8025e52:	f003 0303 	and.w	r3, r3, #3
 8025e56:	b2db      	uxtb	r3, r3
 8025e58:	73fb      	strb	r3, [r7, #15]
    reg |= width; // setting delay
 8025e5a:	7bfa      	ldrb	r2, [r7, #15]
 8025e5c:	78fb      	ldrb	r3, [r7, #3]
 8025e5e:	4313      	orrs	r3, r2
 8025e60:	b2db      	uxtb	r3, r3
 8025e62:	73fb      	strb	r3, [r7, #15]

    if (nrf_write_register(dev, NRF_SETUP_AW, &reg) != NRF_OK) {
 8025e64:	f107 030f 	add.w	r3, r7, #15
 8025e68:	461a      	mov	r2, r3
 8025e6a:	2103      	movs	r1, #3
 8025e6c:	6878      	ldr	r0, [r7, #4]
 8025e6e:	f7ff fd90 	bl	8025992 <nrf_write_register>
 8025e72:	4603      	mov	r3, r0
 8025e74:	2b00      	cmp	r3, #0
 8025e76:	d001      	beq.n	8025e7c <nrf_set_address_width+0x54>
        return NRF_ERROR;
 8025e78:	2301      	movs	r3, #1
 8025e7a:	e003      	b.n	8025e84 <nrf_set_address_width+0x5c>
    }
    dev->config.addr_width = width;
 8025e7c:	687b      	ldr	r3, [r7, #4]
 8025e7e:	78fa      	ldrb	r2, [r7, #3]
 8025e80:	70da      	strb	r2, [r3, #3]
    return NRF_OK;
 8025e82:	2300      	movs	r3, #0
}
 8025e84:	4618      	mov	r0, r3
 8025e86:	3710      	adds	r7, #16
 8025e88:	46bd      	mov	sp, r7
 8025e8a:	bd80      	pop	{r7, pc}

08025e8c <nrf_set_rx_pipes>:

NRF_RESULT nrf_set_rx_pipes(nrf24l01 *dev, uint8_t pipes) {
 8025e8c:	b580      	push	{r7, lr}
 8025e8e:	b082      	sub	sp, #8
 8025e90:	af00      	add	r7, sp, #0
 8025e92:	6078      	str	r0, [r7, #4]
 8025e94:	460b      	mov	r3, r1
 8025e96:	70fb      	strb	r3, [r7, #3]
    if (nrf_write_register(dev, NRF_EN_RXADDR, &pipes) != NRF_OK) {
 8025e98:	1cfb      	adds	r3, r7, #3
 8025e9a:	461a      	mov	r2, r3
 8025e9c:	2102      	movs	r1, #2
 8025e9e:	6878      	ldr	r0, [r7, #4]
 8025ea0:	f7ff fd77 	bl	8025992 <nrf_write_register>
 8025ea4:	4603      	mov	r3, r0
 8025ea6:	2b00      	cmp	r3, #0
 8025ea8:	d001      	beq.n	8025eae <nrf_set_rx_pipes+0x22>
        return NRF_ERROR;
 8025eaa:	2301      	movs	r3, #1
 8025eac:	e000      	b.n	8025eb0 <nrf_set_rx_pipes+0x24>
    }
    return NRF_OK;
 8025eae:	2300      	movs	r3, #0
}
 8025eb0:	4618      	mov	r0, r3
 8025eb2:	3708      	adds	r7, #8
 8025eb4:	46bd      	mov	sp, r7
 8025eb6:	bd80      	pop	{r7, pc}

08025eb8 <nrf_enable_auto_ack>:
        return NRF_ERROR;
    }
    return NRF_OK;
}

NRF_RESULT nrf_enable_auto_ack(nrf24l01 *dev, uint8_t pipe) {
 8025eb8:	b580      	push	{r7, lr}
 8025eba:	b084      	sub	sp, #16
 8025ebc:	af00      	add	r7, sp, #0
 8025ebe:	6078      	str	r0, [r7, #4]
 8025ec0:	460b      	mov	r3, r1
 8025ec2:	70fb      	strb	r3, [r7, #3]
    uint8_t reg = 0;
 8025ec4:	2300      	movs	r3, #0
 8025ec6:	73fb      	strb	r3, [r7, #15]
    if (nrf_read_register(dev, NRF_EN_AA, &reg) != NRF_OK) {
 8025ec8:	f107 030f 	add.w	r3, r7, #15
 8025ecc:	461a      	mov	r2, r3
 8025ece:	2101      	movs	r1, #1
 8025ed0:	6878      	ldr	r0, [r7, #4]
 8025ed2:	f7ff fd19 	bl	8025908 <nrf_read_register>
 8025ed6:	4603      	mov	r3, r0
 8025ed8:	2b00      	cmp	r3, #0
 8025eda:	d001      	beq.n	8025ee0 <nrf_enable_auto_ack+0x28>
        return NRF_ERROR;
 8025edc:	2301      	movs	r3, #1
 8025ede:	e017      	b.n	8025f10 <nrf_enable_auto_ack+0x58>
    }

    reg |= 1 << pipe;
 8025ee0:	78fb      	ldrb	r3, [r7, #3]
 8025ee2:	2201      	movs	r2, #1
 8025ee4:	fa02 f303 	lsl.w	r3, r2, r3
 8025ee8:	b25a      	sxtb	r2, r3
 8025eea:	7bfb      	ldrb	r3, [r7, #15]
 8025eec:	b25b      	sxtb	r3, r3
 8025eee:	4313      	orrs	r3, r2
 8025ef0:	b25b      	sxtb	r3, r3
 8025ef2:	b2db      	uxtb	r3, r3
 8025ef4:	73fb      	strb	r3, [r7, #15]

    if (nrf_write_register(dev, NRF_EN_AA, &reg) != NRF_OK) {
 8025ef6:	f107 030f 	add.w	r3, r7, #15
 8025efa:	461a      	mov	r2, r3
 8025efc:	2101      	movs	r1, #1
 8025efe:	6878      	ldr	r0, [r7, #4]
 8025f00:	f7ff fd47 	bl	8025992 <nrf_write_register>
 8025f04:	4603      	mov	r3, r0
 8025f06:	2b00      	cmp	r3, #0
 8025f08:	d001      	beq.n	8025f0e <nrf_enable_auto_ack+0x56>
        return NRF_ERROR;
 8025f0a:	2301      	movs	r3, #1
 8025f0c:	e000      	b.n	8025f10 <nrf_enable_auto_ack+0x58>
    }
    return NRF_OK;
 8025f0e:	2300      	movs	r3, #0
}
 8025f10:	4618      	mov	r0, r3
 8025f12:	3710      	adds	r7, #16
 8025f14:	46bd      	mov	sp, r7
 8025f16:	bd80      	pop	{r7, pc}

08025f18 <nrf_enable_crc>:

NRF_RESULT nrf_enable_crc(nrf24l01 *dev, uint8_t activate) {
 8025f18:	b580      	push	{r7, lr}
 8025f1a:	b084      	sub	sp, #16
 8025f1c:	af00      	add	r7, sp, #0
 8025f1e:	6078      	str	r0, [r7, #4]
 8025f20:	460b      	mov	r3, r1
 8025f22:	70fb      	strb	r3, [r7, #3]
    uint8_t reg = 0;
 8025f24:	2300      	movs	r3, #0
 8025f26:	73fb      	strb	r3, [r7, #15]
    if (nrf_read_register(dev, NRF_CONFIG, &reg) != NRF_OK) {
 8025f28:	f107 030f 	add.w	r3, r7, #15
 8025f2c:	461a      	mov	r2, r3
 8025f2e:	2100      	movs	r1, #0
 8025f30:	6878      	ldr	r0, [r7, #4]
 8025f32:	f7ff fce9 	bl	8025908 <nrf_read_register>
 8025f36:	4603      	mov	r3, r0
 8025f38:	2b00      	cmp	r3, #0
 8025f3a:	d001      	beq.n	8025f40 <nrf_enable_crc+0x28>
        return NRF_ERROR;
 8025f3c:	2301      	movs	r3, #1
 8025f3e:	e01a      	b.n	8025f76 <nrf_enable_crc+0x5e>
    }

    if (activate) {
 8025f40:	78fb      	ldrb	r3, [r7, #3]
 8025f42:	2b00      	cmp	r3, #0
 8025f44:	d005      	beq.n	8025f52 <nrf_enable_crc+0x3a>
        reg |= 1 << 3;
 8025f46:	7bfb      	ldrb	r3, [r7, #15]
 8025f48:	f043 0308 	orr.w	r3, r3, #8
 8025f4c:	b2db      	uxtb	r3, r3
 8025f4e:	73fb      	strb	r3, [r7, #15]
 8025f50:	e004      	b.n	8025f5c <nrf_enable_crc+0x44>
    } else {
        reg &= ~(1 << 3);
 8025f52:	7bfb      	ldrb	r3, [r7, #15]
 8025f54:	f023 0308 	bic.w	r3, r3, #8
 8025f58:	b2db      	uxtb	r3, r3
 8025f5a:	73fb      	strb	r3, [r7, #15]
    }

    if (nrf_write_register(dev, NRF_CONFIG, &reg) != NRF_OK) {
 8025f5c:	f107 030f 	add.w	r3, r7, #15
 8025f60:	461a      	mov	r2, r3
 8025f62:	2100      	movs	r1, #0
 8025f64:	6878      	ldr	r0, [r7, #4]
 8025f66:	f7ff fd14 	bl	8025992 <nrf_write_register>
 8025f6a:	4603      	mov	r3, r0
 8025f6c:	2b00      	cmp	r3, #0
 8025f6e:	d001      	beq.n	8025f74 <nrf_enable_crc+0x5c>
        return NRF_ERROR;
 8025f70:	2301      	movs	r3, #1
 8025f72:	e000      	b.n	8025f76 <nrf_enable_crc+0x5e>
    }
    return NRF_OK;
 8025f74:	2300      	movs	r3, #0
}
 8025f76:	4618      	mov	r0, r3
 8025f78:	3710      	adds	r7, #16
 8025f7a:	46bd      	mov	sp, r7
 8025f7c:	bd80      	pop	{r7, pc}

08025f7e <nrf_set_crc_width>:

NRF_RESULT nrf_set_crc_width(nrf24l01 *dev, NRF_CRC_WIDTH width) {
 8025f7e:	b580      	push	{r7, lr}
 8025f80:	b084      	sub	sp, #16
 8025f82:	af00      	add	r7, sp, #0
 8025f84:	6078      	str	r0, [r7, #4]
 8025f86:	460b      	mov	r3, r1
 8025f88:	70fb      	strb	r3, [r7, #3]
    uint8_t reg = 0;
 8025f8a:	2300      	movs	r3, #0
 8025f8c:	73fb      	strb	r3, [r7, #15]
    if (nrf_read_register(dev, NRF_CONFIG, &reg) != NRF_OK) {
 8025f8e:	f107 030f 	add.w	r3, r7, #15
 8025f92:	461a      	mov	r2, r3
 8025f94:	2100      	movs	r1, #0
 8025f96:	6878      	ldr	r0, [r7, #4]
 8025f98:	f7ff fcb6 	bl	8025908 <nrf_read_register>
 8025f9c:	4603      	mov	r3, r0
 8025f9e:	2b00      	cmp	r3, #0
 8025fa0:	d001      	beq.n	8025fa6 <nrf_set_crc_width+0x28>
        return NRF_ERROR;
 8025fa2:	2301      	movs	r3, #1
 8025fa4:	e01d      	b.n	8025fe2 <nrf_set_crc_width+0x64>
    }

    if (width == NRF_CRC_WIDTH_2B) {
 8025fa6:	78fb      	ldrb	r3, [r7, #3]
 8025fa8:	2b01      	cmp	r3, #1
 8025faa:	d105      	bne.n	8025fb8 <nrf_set_crc_width+0x3a>
        reg |= 1 << 2;
 8025fac:	7bfb      	ldrb	r3, [r7, #15]
 8025fae:	f043 0304 	orr.w	r3, r3, #4
 8025fb2:	b2db      	uxtb	r3, r3
 8025fb4:	73fb      	strb	r3, [r7, #15]
 8025fb6:	e004      	b.n	8025fc2 <nrf_set_crc_width+0x44>
    } else {
        reg &= ~(1 << 3);
 8025fb8:	7bfb      	ldrb	r3, [r7, #15]
 8025fba:	f023 0308 	bic.w	r3, r3, #8
 8025fbe:	b2db      	uxtb	r3, r3
 8025fc0:	73fb      	strb	r3, [r7, #15]
    }

    if (nrf_write_register(dev, NRF_CONFIG, &reg) != NRF_OK) {
 8025fc2:	f107 030f 	add.w	r3, r7, #15
 8025fc6:	461a      	mov	r2, r3
 8025fc8:	2100      	movs	r1, #0
 8025fca:	6878      	ldr	r0, [r7, #4]
 8025fcc:	f7ff fce1 	bl	8025992 <nrf_write_register>
 8025fd0:	4603      	mov	r3, r0
 8025fd2:	2b00      	cmp	r3, #0
 8025fd4:	d001      	beq.n	8025fda <nrf_set_crc_width+0x5c>
        return NRF_ERROR;
 8025fd6:	2301      	movs	r3, #1
 8025fd8:	e003      	b.n	8025fe2 <nrf_set_crc_width+0x64>
    }
    dev->config.crc_width = width;
 8025fda:	687b      	ldr	r3, [r7, #4]
 8025fdc:	78fa      	ldrb	r2, [r7, #3]
 8025fde:	709a      	strb	r2, [r3, #2]
    return NRF_OK;
 8025fe0:	2300      	movs	r3, #0
}
 8025fe2:	4618      	mov	r0, r3
 8025fe4:	3710      	adds	r7, #16
 8025fe6:	46bd      	mov	sp, r7
 8025fe8:	bd80      	pop	{r7, pc}

08025fea <nrf_power_up>:

NRF_RESULT nrf_power_up(nrf24l01 *dev, uint8_t power_up) {
 8025fea:	b580      	push	{r7, lr}
 8025fec:	b084      	sub	sp, #16
 8025fee:	af00      	add	r7, sp, #0
 8025ff0:	6078      	str	r0, [r7, #4]
 8025ff2:	460b      	mov	r3, r1
 8025ff4:	70fb      	strb	r3, [r7, #3]
    uint8_t reg = 0;
 8025ff6:	2300      	movs	r3, #0
 8025ff8:	73fb      	strb	r3, [r7, #15]
    if (nrf_read_register(dev, NRF_CONFIG, &reg) != NRF_OK) {
 8025ffa:	f107 030f 	add.w	r3, r7, #15
 8025ffe:	461a      	mov	r2, r3
 8026000:	2100      	movs	r1, #0
 8026002:	6878      	ldr	r0, [r7, #4]
 8026004:	f7ff fc80 	bl	8025908 <nrf_read_register>
 8026008:	4603      	mov	r3, r0
 802600a:	2b00      	cmp	r3, #0
 802600c:	d001      	beq.n	8026012 <nrf_power_up+0x28>
        return NRF_ERROR;
 802600e:	2301      	movs	r3, #1
 8026010:	e01a      	b.n	8026048 <nrf_power_up+0x5e>
    }

    if (power_up) {
 8026012:	78fb      	ldrb	r3, [r7, #3]
 8026014:	2b00      	cmp	r3, #0
 8026016:	d005      	beq.n	8026024 <nrf_power_up+0x3a>
        reg |= 1 << 1;
 8026018:	7bfb      	ldrb	r3, [r7, #15]
 802601a:	f043 0302 	orr.w	r3, r3, #2
 802601e:	b2db      	uxtb	r3, r3
 8026020:	73fb      	strb	r3, [r7, #15]
 8026022:	e004      	b.n	802602e <nrf_power_up+0x44>
    } else {
        reg &= ~(1 << 1);
 8026024:	7bfb      	ldrb	r3, [r7, #15]
 8026026:	f023 0302 	bic.w	r3, r3, #2
 802602a:	b2db      	uxtb	r3, r3
 802602c:	73fb      	strb	r3, [r7, #15]
    }

    if (nrf_write_register(dev, NRF_CONFIG, &reg) != NRF_OK) {
 802602e:	f107 030f 	add.w	r3, r7, #15
 8026032:	461a      	mov	r2, r3
 8026034:	2100      	movs	r1, #0
 8026036:	6878      	ldr	r0, [r7, #4]
 8026038:	f7ff fcab 	bl	8025992 <nrf_write_register>
 802603c:	4603      	mov	r3, r0
 802603e:	2b00      	cmp	r3, #0
 8026040:	d001      	beq.n	8026046 <nrf_power_up+0x5c>
        return NRF_ERROR;
 8026042:	2301      	movs	r3, #1
 8026044:	e000      	b.n	8026048 <nrf_power_up+0x5e>
    }
    return NRF_OK;
 8026046:	2300      	movs	r3, #0
}
 8026048:	4618      	mov	r0, r3
 802604a:	3710      	adds	r7, #16
 802604c:	46bd      	mov	sp, r7
 802604e:	bd80      	pop	{r7, pc}

08026050 <nrf_rx_tx_control>:

NRF_RESULT nrf_rx_tx_control(nrf24l01 *dev, NRF_TXRX_STATE rx) {
 8026050:	b580      	push	{r7, lr}
 8026052:	b084      	sub	sp, #16
 8026054:	af00      	add	r7, sp, #0
 8026056:	6078      	str	r0, [r7, #4]
 8026058:	460b      	mov	r3, r1
 802605a:	70fb      	strb	r3, [r7, #3]
    uint8_t reg = 0;
 802605c:	2300      	movs	r3, #0
 802605e:	73fb      	strb	r3, [r7, #15]
    if (nrf_read_register(dev, NRF_CONFIG, &reg) != NRF_OK) {
 8026060:	f107 030f 	add.w	r3, r7, #15
 8026064:	461a      	mov	r2, r3
 8026066:	2100      	movs	r1, #0
 8026068:	6878      	ldr	r0, [r7, #4]
 802606a:	f7ff fc4d 	bl	8025908 <nrf_read_register>
 802606e:	4603      	mov	r3, r0
 8026070:	2b00      	cmp	r3, #0
 8026072:	d001      	beq.n	8026078 <nrf_rx_tx_control+0x28>
        return NRF_ERROR;
 8026074:	2301      	movs	r3, #1
 8026076:	e01a      	b.n	80260ae <nrf_rx_tx_control+0x5e>
    }

    if (rx) {
 8026078:	78fb      	ldrb	r3, [r7, #3]
 802607a:	2b00      	cmp	r3, #0
 802607c:	d005      	beq.n	802608a <nrf_rx_tx_control+0x3a>
        reg |= 1;
 802607e:	7bfb      	ldrb	r3, [r7, #15]
 8026080:	f043 0301 	orr.w	r3, r3, #1
 8026084:	b2db      	uxtb	r3, r3
 8026086:	73fb      	strb	r3, [r7, #15]
 8026088:	e004      	b.n	8026094 <nrf_rx_tx_control+0x44>
    } else {
        reg &= ~(1);
 802608a:	7bfb      	ldrb	r3, [r7, #15]
 802608c:	f023 0301 	bic.w	r3, r3, #1
 8026090:	b2db      	uxtb	r3, r3
 8026092:	73fb      	strb	r3, [r7, #15]
    }

    if (nrf_write_register(dev, NRF_CONFIG, &reg) != NRF_OK) {
 8026094:	f107 030f 	add.w	r3, r7, #15
 8026098:	461a      	mov	r2, r3
 802609a:	2100      	movs	r1, #0
 802609c:	6878      	ldr	r0, [r7, #4]
 802609e:	f7ff fc78 	bl	8025992 <nrf_write_register>
 80260a2:	4603      	mov	r3, r0
 80260a4:	2b00      	cmp	r3, #0
 80260a6:	d001      	beq.n	80260ac <nrf_rx_tx_control+0x5c>
        return NRF_ERROR;
 80260a8:	2301      	movs	r3, #1
 80260aa:	e000      	b.n	80260ae <nrf_rx_tx_control+0x5e>
    }
    return NRF_OK;
 80260ac:	2300      	movs	r3, #0
}
 80260ae:	4618      	mov	r0, r3
 80260b0:	3710      	adds	r7, #16
 80260b2:	46bd      	mov	sp, r7
 80260b4:	bd80      	pop	{r7, pc}

080260b6 <nrf_enable_rx_data_ready_irq>:

NRF_RESULT nrf_enable_rx_data_ready_irq(nrf24l01 *dev, uint8_t activate) {
 80260b6:	b580      	push	{r7, lr}
 80260b8:	b084      	sub	sp, #16
 80260ba:	af00      	add	r7, sp, #0
 80260bc:	6078      	str	r0, [r7, #4]
 80260be:	460b      	mov	r3, r1
 80260c0:	70fb      	strb	r3, [r7, #3]
    uint8_t reg = 0;
 80260c2:	2300      	movs	r3, #0
 80260c4:	73fb      	strb	r3, [r7, #15]
    if (nrf_read_register(dev, NRF_CONFIG, &reg) != NRF_OK) {
 80260c6:	f107 030f 	add.w	r3, r7, #15
 80260ca:	461a      	mov	r2, r3
 80260cc:	2100      	movs	r1, #0
 80260ce:	6878      	ldr	r0, [r7, #4]
 80260d0:	f7ff fc1a 	bl	8025908 <nrf_read_register>
 80260d4:	4603      	mov	r3, r0
 80260d6:	2b00      	cmp	r3, #0
 80260d8:	d001      	beq.n	80260de <nrf_enable_rx_data_ready_irq+0x28>
        return NRF_ERROR;
 80260da:	2301      	movs	r3, #1
 80260dc:	e01a      	b.n	8026114 <nrf_enable_rx_data_ready_irq+0x5e>
    }

    if (!activate) {
 80260de:	78fb      	ldrb	r3, [r7, #3]
 80260e0:	2b00      	cmp	r3, #0
 80260e2:	d105      	bne.n	80260f0 <nrf_enable_rx_data_ready_irq+0x3a>
        reg |= 1 << 6;
 80260e4:	7bfb      	ldrb	r3, [r7, #15]
 80260e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80260ea:	b2db      	uxtb	r3, r3
 80260ec:	73fb      	strb	r3, [r7, #15]
 80260ee:	e004      	b.n	80260fa <nrf_enable_rx_data_ready_irq+0x44>
    } else {
        reg &= ~(1 << 6);
 80260f0:	7bfb      	ldrb	r3, [r7, #15]
 80260f2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80260f6:	b2db      	uxtb	r3, r3
 80260f8:	73fb      	strb	r3, [r7, #15]
    }

    if (nrf_write_register(dev, NRF_CONFIG, &reg) != NRF_OK) {
 80260fa:	f107 030f 	add.w	r3, r7, #15
 80260fe:	461a      	mov	r2, r3
 8026100:	2100      	movs	r1, #0
 8026102:	6878      	ldr	r0, [r7, #4]
 8026104:	f7ff fc45 	bl	8025992 <nrf_write_register>
 8026108:	4603      	mov	r3, r0
 802610a:	2b00      	cmp	r3, #0
 802610c:	d001      	beq.n	8026112 <nrf_enable_rx_data_ready_irq+0x5c>
        return NRF_ERROR;
 802610e:	2301      	movs	r3, #1
 8026110:	e000      	b.n	8026114 <nrf_enable_rx_data_ready_irq+0x5e>
    }
    return NRF_OK;
 8026112:	2300      	movs	r3, #0
}
 8026114:	4618      	mov	r0, r3
 8026116:	3710      	adds	r7, #16
 8026118:	46bd      	mov	sp, r7
 802611a:	bd80      	pop	{r7, pc}

0802611c <nrf_enable_tx_data_sent_irq>:

NRF_RESULT nrf_enable_tx_data_sent_irq(nrf24l01 *dev, uint8_t activate) {
 802611c:	b580      	push	{r7, lr}
 802611e:	b084      	sub	sp, #16
 8026120:	af00      	add	r7, sp, #0
 8026122:	6078      	str	r0, [r7, #4]
 8026124:	460b      	mov	r3, r1
 8026126:	70fb      	strb	r3, [r7, #3]
    uint8_t reg = 0;
 8026128:	2300      	movs	r3, #0
 802612a:	73fb      	strb	r3, [r7, #15]
    if (nrf_read_register(dev, NRF_CONFIG, &reg) != NRF_OK) {
 802612c:	f107 030f 	add.w	r3, r7, #15
 8026130:	461a      	mov	r2, r3
 8026132:	2100      	movs	r1, #0
 8026134:	6878      	ldr	r0, [r7, #4]
 8026136:	f7ff fbe7 	bl	8025908 <nrf_read_register>
 802613a:	4603      	mov	r3, r0
 802613c:	2b00      	cmp	r3, #0
 802613e:	d001      	beq.n	8026144 <nrf_enable_tx_data_sent_irq+0x28>
        return NRF_ERROR;
 8026140:	2301      	movs	r3, #1
 8026142:	e01a      	b.n	802617a <nrf_enable_tx_data_sent_irq+0x5e>
    }
    if (!activate) {
 8026144:	78fb      	ldrb	r3, [r7, #3]
 8026146:	2b00      	cmp	r3, #0
 8026148:	d105      	bne.n	8026156 <nrf_enable_tx_data_sent_irq+0x3a>
        reg |= 1 << 5;
 802614a:	7bfb      	ldrb	r3, [r7, #15]
 802614c:	f043 0320 	orr.w	r3, r3, #32
 8026150:	b2db      	uxtb	r3, r3
 8026152:	73fb      	strb	r3, [r7, #15]
 8026154:	e004      	b.n	8026160 <nrf_enable_tx_data_sent_irq+0x44>
    } else {
        reg &= ~(1 << 5);
 8026156:	7bfb      	ldrb	r3, [r7, #15]
 8026158:	f023 0320 	bic.w	r3, r3, #32
 802615c:	b2db      	uxtb	r3, r3
 802615e:	73fb      	strb	r3, [r7, #15]
    }
    if (nrf_write_register(dev, NRF_CONFIG, &reg) != NRF_OK) {
 8026160:	f107 030f 	add.w	r3, r7, #15
 8026164:	461a      	mov	r2, r3
 8026166:	2100      	movs	r1, #0
 8026168:	6878      	ldr	r0, [r7, #4]
 802616a:	f7ff fc12 	bl	8025992 <nrf_write_register>
 802616e:	4603      	mov	r3, r0
 8026170:	2b00      	cmp	r3, #0
 8026172:	d001      	beq.n	8026178 <nrf_enable_tx_data_sent_irq+0x5c>
        return NRF_ERROR;
 8026174:	2301      	movs	r3, #1
 8026176:	e000      	b.n	802617a <nrf_enable_tx_data_sent_irq+0x5e>
    }
    return NRF_OK;
 8026178:	2300      	movs	r3, #0
}
 802617a:	4618      	mov	r0, r3
 802617c:	3710      	adds	r7, #16
 802617e:	46bd      	mov	sp, r7
 8026180:	bd80      	pop	{r7, pc}

08026182 <nrf_enable_max_retransmit_irq>:

NRF_RESULT nrf_enable_max_retransmit_irq(nrf24l01 *dev, uint8_t activate) {
 8026182:	b580      	push	{r7, lr}
 8026184:	b084      	sub	sp, #16
 8026186:	af00      	add	r7, sp, #0
 8026188:	6078      	str	r0, [r7, #4]
 802618a:	460b      	mov	r3, r1
 802618c:	70fb      	strb	r3, [r7, #3]
    uint8_t reg = 0;
 802618e:	2300      	movs	r3, #0
 8026190:	73fb      	strb	r3, [r7, #15]
    if (nrf_read_register(dev, NRF_CONFIG, &reg) != NRF_OK) {
 8026192:	f107 030f 	add.w	r3, r7, #15
 8026196:	461a      	mov	r2, r3
 8026198:	2100      	movs	r1, #0
 802619a:	6878      	ldr	r0, [r7, #4]
 802619c:	f7ff fbb4 	bl	8025908 <nrf_read_register>
 80261a0:	4603      	mov	r3, r0
 80261a2:	2b00      	cmp	r3, #0
 80261a4:	d001      	beq.n	80261aa <nrf_enable_max_retransmit_irq+0x28>
        return NRF_ERROR;
 80261a6:	2301      	movs	r3, #1
 80261a8:	e01a      	b.n	80261e0 <nrf_enable_max_retransmit_irq+0x5e>
    }
    if (!activate) {
 80261aa:	78fb      	ldrb	r3, [r7, #3]
 80261ac:	2b00      	cmp	r3, #0
 80261ae:	d105      	bne.n	80261bc <nrf_enable_max_retransmit_irq+0x3a>
        reg |= 1 << 4;
 80261b0:	7bfb      	ldrb	r3, [r7, #15]
 80261b2:	f043 0310 	orr.w	r3, r3, #16
 80261b6:	b2db      	uxtb	r3, r3
 80261b8:	73fb      	strb	r3, [r7, #15]
 80261ba:	e004      	b.n	80261c6 <nrf_enable_max_retransmit_irq+0x44>
    } else {
        reg &= ~(1 << 4);
 80261bc:	7bfb      	ldrb	r3, [r7, #15]
 80261be:	f023 0310 	bic.w	r3, r3, #16
 80261c2:	b2db      	uxtb	r3, r3
 80261c4:	73fb      	strb	r3, [r7, #15]
    }
    if (nrf_write_register(dev, NRF_CONFIG, &reg) != NRF_OK) {
 80261c6:	f107 030f 	add.w	r3, r7, #15
 80261ca:	461a      	mov	r2, r3
 80261cc:	2100      	movs	r1, #0
 80261ce:	6878      	ldr	r0, [r7, #4]
 80261d0:	f7ff fbdf 	bl	8025992 <nrf_write_register>
 80261d4:	4603      	mov	r3, r0
 80261d6:	2b00      	cmp	r3, #0
 80261d8:	d001      	beq.n	80261de <nrf_enable_max_retransmit_irq+0x5c>
        return NRF_ERROR;
 80261da:	2301      	movs	r3, #1
 80261dc:	e000      	b.n	80261e0 <nrf_enable_max_retransmit_irq+0x5e>
    }
    return NRF_OK;
 80261de:	2300      	movs	r3, #0
}
 80261e0:	4618      	mov	r0, r3
 80261e2:	3710      	adds	r7, #16
 80261e4:	46bd      	mov	sp, r7
 80261e6:	bd80      	pop	{r7, pc}

080261e8 <nrf_set_rx_address_p0>:

NRF_RESULT nrf_set_rx_address_p0(nrf24l01 *dev, const uint8_t *address) {
 80261e8:	b580      	push	{r7, lr}
 80261ea:	b086      	sub	sp, #24
 80261ec:	af02      	add	r7, sp, #8
 80261ee:	6078      	str	r0, [r7, #4]
 80261f0:	6039      	str	r1, [r7, #0]
    uint8_t rx[5];
    if (nrf_send_command(dev, NRF_CMD_W_REGISTER | NRF_RX_ADDR_P0, address, rx,
 80261f2:	f107 0208 	add.w	r2, r7, #8
 80261f6:	2305      	movs	r3, #5
 80261f8:	9300      	str	r3, [sp, #0]
 80261fa:	4613      	mov	r3, r2
 80261fc:	683a      	ldr	r2, [r7, #0]
 80261fe:	212a      	movs	r1, #42	; 0x2a
 8026200:	6878      	ldr	r0, [r7, #4]
 8026202:	f7ff faa9 	bl	8025758 <nrf_send_command>
 8026206:	4603      	mov	r3, r0
 8026208:	2b00      	cmp	r3, #0
 802620a:	d001      	beq.n	8026210 <nrf_set_rx_address_p0+0x28>
            5) != NRF_OK) {
        return NRF_ERROR;
 802620c:	2301      	movs	r3, #1
 802620e:	e003      	b.n	8026218 <nrf_set_rx_address_p0+0x30>
    }
    dev->config.rx_address = address;
 8026210:	687b      	ldr	r3, [r7, #4]
 8026212:	683a      	ldr	r2, [r7, #0]
 8026214:	609a      	str	r2, [r3, #8]
    return NRF_OK;
 8026216:	2300      	movs	r3, #0
}
 8026218:	4618      	mov	r0, r3
 802621a:	3710      	adds	r7, #16
 802621c:	46bd      	mov	sp, r7
 802621e:	bd80      	pop	{r7, pc}

08026220 <nrf_set_tx_address>:
    }
    dev->config.rx_address = address;
    return NRF_OK;
}

NRF_RESULT nrf_set_tx_address(nrf24l01 *dev, const uint8_t *address) {
 8026220:	b580      	push	{r7, lr}
 8026222:	b086      	sub	sp, #24
 8026224:	af02      	add	r7, sp, #8
 8026226:	6078      	str	r0, [r7, #4]
 8026228:	6039      	str	r1, [r7, #0]
    uint8_t rx[5];
    if (nrf_send_command(dev, NRF_CMD_W_REGISTER | NRF_TX_ADDR, address, rx, 5)
 802622a:	f107 0208 	add.w	r2, r7, #8
 802622e:	2305      	movs	r3, #5
 8026230:	9300      	str	r3, [sp, #0]
 8026232:	4613      	mov	r3, r2
 8026234:	683a      	ldr	r2, [r7, #0]
 8026236:	2130      	movs	r1, #48	; 0x30
 8026238:	6878      	ldr	r0, [r7, #4]
 802623a:	f7ff fa8d 	bl	8025758 <nrf_send_command>
 802623e:	4603      	mov	r3, r0
 8026240:	2b00      	cmp	r3, #0
 8026242:	d001      	beq.n	8026248 <nrf_set_tx_address+0x28>
            != NRF_OK) {
        return NRF_ERROR;
 8026244:	2301      	movs	r3, #1
 8026246:	e003      	b.n	8026250 <nrf_set_tx_address+0x30>
    }
    dev->config.tx_address = address;
 8026248:	687b      	ldr	r3, [r7, #4]
 802624a:	683a      	ldr	r2, [r7, #0]
 802624c:	60da      	str	r2, [r3, #12]
    return NRF_OK;
 802624e:	2300      	movs	r3, #0
}
 8026250:	4618      	mov	r0, r3
 8026252:	3710      	adds	r7, #16
 8026254:	46bd      	mov	sp, r7
 8026256:	bd80      	pop	{r7, pc}

08026258 <nrf_set_rx_payload_width_p0>:

NRF_RESULT nrf_set_rx_payload_width_p0(nrf24l01 *dev, uint8_t width) {
 8026258:	b580      	push	{r7, lr}
 802625a:	b082      	sub	sp, #8
 802625c:	af00      	add	r7, sp, #0
 802625e:	6078      	str	r0, [r7, #4]
 8026260:	460b      	mov	r3, r1
 8026262:	70fb      	strb	r3, [r7, #3]
    width &= 0x3F;
 8026264:	78fb      	ldrb	r3, [r7, #3]
 8026266:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 802626a:	b2db      	uxtb	r3, r3
 802626c:	70fb      	strb	r3, [r7, #3]
    if (nrf_write_register(dev, NRF_RX_PW_P0, &width) != NRF_OK) {
 802626e:	1cfb      	adds	r3, r7, #3
 8026270:	461a      	mov	r2, r3
 8026272:	2111      	movs	r1, #17
 8026274:	6878      	ldr	r0, [r7, #4]
 8026276:	f7ff fb8c 	bl	8025992 <nrf_write_register>
 802627a:	4603      	mov	r3, r0
 802627c:	2b00      	cmp	r3, #0
 802627e:	d004      	beq.n	802628a <nrf_set_rx_payload_width_p0+0x32>
        dev->config.payload_length = 0;
 8026280:	687b      	ldr	r3, [r7, #4]
 8026282:	2200      	movs	r2, #0
 8026284:	711a      	strb	r2, [r3, #4]
        return NRF_ERROR;
 8026286:	2301      	movs	r3, #1
 8026288:	e003      	b.n	8026292 <nrf_set_rx_payload_width_p0+0x3a>
    }
    dev->config.payload_length = width;
 802628a:	78fa      	ldrb	r2, [r7, #3]
 802628c:	687b      	ldr	r3, [r7, #4]
 802628e:	711a      	strb	r2, [r3, #4]
    return NRF_OK;
 8026290:	2300      	movs	r3, #0
}
 8026292:	4618      	mov	r0, r3
 8026294:	3708      	adds	r7, #8
 8026296:	46bd      	mov	sp, r7
 8026298:	bd80      	pop	{r7, pc}

0802629a <nrf_send_packet>:
    }
    dev->config.payload_length = width;
    return NRF_OK;
}

NRF_RESULT nrf_send_packet(nrf24l01 *dev, const uint8_t *data) {
 802629a:	b580      	push	{r7, lr}
 802629c:	b082      	sub	sp, #8
 802629e:	af00      	add	r7, sp, #0
 80262a0:	6078      	str	r0, [r7, #4]
 80262a2:	6039      	str	r1, [r7, #0]
    dev->tx_busy = 1;
 80262a4:	687b      	ldr	r3, [r7, #4]
 80262a6:	2201      	movs	r2, #1
 80262a8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    ce_reset(dev);
 80262ac:	6878      	ldr	r0, [r7, #4]
 80262ae:	f7ff f952 	bl	8025556 <ce_reset>
    nrf_rx_tx_control(dev, NRF_STATE_TX);
 80262b2:	2100      	movs	r1, #0
 80262b4:	6878      	ldr	r0, [r7, #4]
 80262b6:	f7ff fecb 	bl	8026050 <nrf_rx_tx_control>
    nrf_write_tx_payload(dev, data);
 80262ba:	6839      	ldr	r1, [r7, #0]
 80262bc:	6878      	ldr	r0, [r7, #4]
 80262be:	f7ff fbf2 	bl	8025aa6 <nrf_write_tx_payload>
    ce_set(dev);
 80262c2:	6878      	ldr	r0, [r7, #4]
 80262c4:	f7ff f937 	bl	8025536 <ce_set>

    while (dev->tx_busy == 1) {
 80262c8:	bf00      	nop
 80262ca:	687b      	ldr	r3, [r7, #4]
 80262cc:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80262d0:	b2db      	uxtb	r3, r3
 80262d2:	2b01      	cmp	r3, #1
 80262d4:	d0f9      	beq.n	80262ca <nrf_send_packet+0x30>
    } // wait for end of transmition

    _DelayMS(100);
 80262d6:	2064      	movs	r0, #100	; 0x64
 80262d8:	f019 faf8 	bl	803f8cc <_DelayMS>
    ce_reset(dev);
 80262dc:	6878      	ldr	r0, [r7, #4]
 80262de:	f7ff f93a 	bl	8025556 <ce_reset>
    nrf_rx_tx_control(dev, NRF_STATE_RX);
 80262e2:	2101      	movs	r1, #1
 80262e4:	6878      	ldr	r0, [r7, #4]
 80262e6:	f7ff feb3 	bl	8026050 <nrf_rx_tx_control>
    ce_set(dev);
 80262ea:	6878      	ldr	r0, [r7, #4]
 80262ec:	f7ff f923 	bl	8025536 <ce_set>

    return dev->tx_result;
 80262f0:	687b      	ldr	r3, [r7, #4]
 80262f2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80262f6:	b2db      	uxtb	r3, r3
}
 80262f8:	4618      	mov	r0, r3
 80262fa:	3708      	adds	r7, #8
 80262fc:	46bd      	mov	sp, r7
 80262fe:	bd80      	pop	{r7, pc}

08026300 <nrf_irq_handler>:
    ce_set(dev);

    return NRF_OK;
}

void nrf_irq_handler(nrf24l01 *dev) {
 8026300:	b580      	push	{r7, lr}
 8026302:	b084      	sub	sp, #16
 8026304:	af00      	add	r7, sp, #0
 8026306:	6078      	str	r0, [r7, #4]
    uint8_t status = 0;
 8026308:	2300      	movs	r3, #0
 802630a:	72fb      	strb	r3, [r7, #11]

    // read interrupt register
    if (nrf_read_register(dev, NRF_STATUS, &status) != NRF_OK) {
 802630c:	f107 030b 	add.w	r3, r7, #11
 8026310:	461a      	mov	r2, r3
 8026312:	2107      	movs	r1, #7
 8026314:	6878      	ldr	r0, [r7, #4]
 8026316:	f7ff faf7 	bl	8025908 <nrf_read_register>
 802631a:	4603      	mov	r3, r0
 802631c:	2b00      	cmp	r3, #0
 802631e:	f040 8084 	bne.w	802642a <nrf_irq_handler+0x12a>
        return;
    }

    if ((status & (1 << 6))) { // RX FIFO Interrupt
 8026322:	7afb      	ldrb	r3, [r7, #11]
 8026324:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8026328:	2b00      	cmp	r3, #0
 802632a:	d034      	beq.n	8026396 <nrf_irq_handler+0x96>
        uint8_t fifo_status = 0;
 802632c:	2300      	movs	r3, #0
 802632e:	72bb      	strb	r3, [r7, #10]

        ce_reset(dev);
 8026330:	6878      	ldr	r0, [r7, #4]
 8026332:	f7ff f910 	bl	8025556 <ce_reset>
        nrf_write_register(dev, NRF_STATUS, &status);
 8026336:	f107 030b 	add.w	r3, r7, #11
 802633a:	461a      	mov	r2, r3
 802633c:	2107      	movs	r1, #7
 802633e:	6878      	ldr	r0, [r7, #4]
 8026340:	f7ff fb27 	bl	8025992 <nrf_write_register>
        nrf_read_register(dev, NRF_FIFO_STATUS, &fifo_status);
 8026344:	f107 030a 	add.w	r3, r7, #10
 8026348:	461a      	mov	r2, r3
 802634a:	2117      	movs	r1, #23
 802634c:	6878      	ldr	r0, [r7, #4]
 802634e:	f7ff fadb 	bl	8025908 <nrf_read_register>

        if ((fifo_status & 1) == 0) {
 8026352:	7abb      	ldrb	r3, [r7, #10]
 8026354:	f003 0301 	and.w	r3, r3, #1
 8026358:	2b00      	cmp	r3, #0
 802635a:	d119      	bne.n	8026390 <nrf_irq_handler+0x90>
            uint8_t *rx_buffer = dev->config.rx_buffer;
 802635c:	687b      	ldr	r3, [r7, #4]
 802635e:	691b      	ldr	r3, [r3, #16]
 8026360:	60fb      	str	r3, [r7, #12]
            nrf_read_rx_payload(dev, rx_buffer);
 8026362:	68f9      	ldr	r1, [r7, #12]
 8026364:	6878      	ldr	r0, [r7, #4]
 8026366:	f7ff fb5f 	bl	8025a28 <nrf_read_rx_payload>

            status |= 1 << 6;
 802636a:	7afb      	ldrb	r3, [r7, #11]
 802636c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8026370:	b2db      	uxtb	r3, r3
 8026372:	72fb      	strb	r3, [r7, #11]
            nrf_write_register(dev, NRF_STATUS, &status);
 8026374:	f107 030b 	add.w	r3, r7, #11
 8026378:	461a      	mov	r2, r3
 802637a:	2107      	movs	r1, #7
 802637c:	6878      	ldr	r0, [r7, #4]
 802637e:	f7ff fb08 	bl	8025992 <nrf_write_register>
            nrf_flush_rx(dev);
 8026382:	6878      	ldr	r0, [r7, #4]
 8026384:	f7ff fbec 	bl	8025b60 <nrf_flush_rx>
            nrf_packet_received_callback(dev, rx_buffer);
 8026388:	68f9      	ldr	r1, [r7, #12]
 802638a:	6878      	ldr	r0, [r7, #4]
 802638c:	f001 fe84 	bl	8028098 <nrf_packet_received_callback>
        }
        ce_set(dev);
 8026390:	6878      	ldr	r0, [r7, #4]
 8026392:	f7ff f8d0 	bl	8025536 <ce_set>

    }
    if ((status & (1 << 5))) { // TX Data Sent Interrupt
 8026396:	7afb      	ldrb	r3, [r7, #11]
 8026398:	f003 0320 	and.w	r3, r3, #32
 802639c:	2b00      	cmp	r3, #0
 802639e:	d019      	beq.n	80263d4 <nrf_irq_handler+0xd4>
        status |= 1 << 5;      // clear the interrupt flag
 80263a0:	7afb      	ldrb	r3, [r7, #11]
 80263a2:	f043 0320 	orr.w	r3, r3, #32
 80263a6:	b2db      	uxtb	r3, r3
 80263a8:	72fb      	strb	r3, [r7, #11]

        ce_reset(dev);
 80263aa:	6878      	ldr	r0, [r7, #4]
 80263ac:	f7ff f8d3 	bl	8025556 <ce_reset>
        //        nrf_rx_tx_control(dev, NRF_STATE_RX);
        //        dev->state = NRF_STATE_RX;
        nrf_write_register(dev, NRF_STATUS, &status);
 80263b0:	f107 030b 	add.w	r3, r7, #11
 80263b4:	461a      	mov	r2, r3
 80263b6:	2107      	movs	r1, #7
 80263b8:	6878      	ldr	r0, [r7, #4]
 80263ba:	f7ff faea 	bl	8025992 <nrf_write_register>
        ce_set(dev);
 80263be:	6878      	ldr	r0, [r7, #4]
 80263c0:	f7ff f8b9 	bl	8025536 <ce_set>

        dev->tx_result = NRF_OK;
 80263c4:	687b      	ldr	r3, [r7, #4]
 80263c6:	2200      	movs	r2, #0
 80263c8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        dev->tx_busy = 0;
 80263cc:	687b      	ldr	r3, [r7, #4]
 80263ce:	2200      	movs	r2, #0
 80263d0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }
    if ((status & (1 << 4))) { // MaxRetransmits reached
 80263d4:	7afb      	ldrb	r3, [r7, #11]
 80263d6:	f003 0310 	and.w	r3, r3, #16
 80263da:	2b00      	cmp	r3, #0
 80263dc:	d026      	beq.n	802642c <nrf_irq_handler+0x12c>
        status |= 1 << 4;      // clear the interrupt flag
 80263de:	7afb      	ldrb	r3, [r7, #11]
 80263e0:	f043 0310 	orr.w	r3, r3, #16
 80263e4:	b2db      	uxtb	r3, r3
 80263e6:	72fb      	strb	r3, [r7, #11]

        ce_reset(dev);
 80263e8:	6878      	ldr	r0, [r7, #4]
 80263ea:	f7ff f8b4 	bl	8025556 <ce_reset>
        nrf_flush_tx(dev);
 80263ee:	6878      	ldr	r0, [r7, #4]
 80263f0:	f7ff fb99 	bl	8025b26 <nrf_flush_tx>
        nrf_power_up(dev, 0); // power down
 80263f4:	2100      	movs	r1, #0
 80263f6:	6878      	ldr	r0, [r7, #4]
 80263f8:	f7ff fdf7 	bl	8025fea <nrf_power_up>
        nrf_power_up(dev, 1); // power up
 80263fc:	2101      	movs	r1, #1
 80263fe:	6878      	ldr	r0, [r7, #4]
 8026400:	f7ff fdf3 	bl	8025fea <nrf_power_up>

        //        nrf_rx_tx_control(dev, NRF_STATE_RX);
        //        dev->state = NRF_STATE_RX;
        nrf_write_register(dev, NRF_STATUS, &status);
 8026404:	f107 030b 	add.w	r3, r7, #11
 8026408:	461a      	mov	r2, r3
 802640a:	2107      	movs	r1, #7
 802640c:	6878      	ldr	r0, [r7, #4]
 802640e:	f7ff fac0 	bl	8025992 <nrf_write_register>
        ce_set(dev);
 8026412:	6878      	ldr	r0, [r7, #4]
 8026414:	f7ff f88f 	bl	8025536 <ce_set>

        dev->tx_result = NRF_ERROR;
 8026418:	687b      	ldr	r3, [r7, #4]
 802641a:	2201      	movs	r2, #1
 802641c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        dev->tx_busy = 0;
 8026420:	687b      	ldr	r3, [r7, #4]
 8026422:	2200      	movs	r2, #0
 8026424:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
 8026428:	e000      	b.n	802642c <nrf_irq_handler+0x12c>
        return;
 802642a:	bf00      	nop
    }
}
 802642c:	3710      	adds	r7, #16
 802642e:	46bd      	mov	sp, r7
 8026430:	bd80      	pop	{r7, pc}

08026432 <csn_set>:
    // default implementation (__weak) is used in favor of nrf_receive_packet
    dev->rx_busy = 0;
}

/* Private functions implementation --------------------------------------------*/
static void csn_set(nrf24l01 *dev) {
 8026432:	b580      	push	{r7, lr}
 8026434:	b082      	sub	sp, #8
 8026436:	af00      	add	r7, sp, #0
 8026438:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(dev->config.csn_port, dev->config.csn_pin, GPIO_PIN_SET);
 802643a:	687b      	ldr	r3, [r7, #4]
 802643c:	69d8      	ldr	r0, [r3, #28]
 802643e:	687b      	ldr	r3, [r7, #4]
 8026440:	8c1b      	ldrh	r3, [r3, #32]
 8026442:	2201      	movs	r2, #1
 8026444:	4619      	mov	r1, r3
 8026446:	f009 fe2b 	bl	80300a0 <HAL_GPIO_WritePin>
}
 802644a:	bf00      	nop
 802644c:	3708      	adds	r7, #8
 802644e:	46bd      	mov	sp, r7
 8026450:	bd80      	pop	{r7, pc}

08026452 <csn_reset>:

static void csn_reset(nrf24l01 *dev) {
 8026452:	b580      	push	{r7, lr}
 8026454:	b082      	sub	sp, #8
 8026456:	af00      	add	r7, sp, #0
 8026458:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(dev->config.csn_port, dev->config.csn_pin,
 802645a:	687b      	ldr	r3, [r7, #4]
 802645c:	69d8      	ldr	r0, [r3, #28]
 802645e:	687b      	ldr	r3, [r7, #4]
 8026460:	8c1b      	ldrh	r3, [r3, #32]
 8026462:	2200      	movs	r2, #0
 8026464:	4619      	mov	r1, r3
 8026466:	f009 fe1b 	bl	80300a0 <HAL_GPIO_WritePin>
            GPIO_PIN_RESET);
}
 802646a:	bf00      	nop
 802646c:	3708      	adds	r7, #8
 802646e:	46bd      	mov	sp, r7
 8026470:	bd80      	pop	{r7, pc}
 8026472:	0000      	movs	r0, r0
 8026474:	0000      	movs	r0, r0
	...

08026478 <RTC_Decode>:
/* Private functions declaration ----------------------------------------------*/
static void lock(void);
static void unlock(void);

/* Public functions implementation --------------------------------------------*/
timestamp_t RTC_Decode(uint64_t dateTime) {
 8026478:	b5f0      	push	{r4, r5, r6, r7, lr}
 802647a:	b093      	sub	sp, #76	; 0x4c
 802647c:	af00      	add	r7, sp, #0
 802647e:	60f8      	str	r0, [r7, #12]
 8026480:	e9c7 2300 	strd	r2, r3, [r7]
    // format dateTime: YYMMDDHHmmssE
    uint8_t dt[7];
    timestamp_t timestamp;
    uint64_t tot = 0, mul;
 8026484:	f04f 0300 	mov.w	r3, #0
 8026488:	f04f 0400 	mov.w	r4, #0
 802648c:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40

    // parsing to timestamp
    for (int i = 0; i <= 6; i++) {
 8026490:	2300      	movs	r3, #0
 8026492:	637b      	str	r3, [r7, #52]	; 0x34
 8026494:	e056      	b.n	8026544 <RTC_Decode+0xcc>
        if (i < 6) {
 8026496:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8026498:	2b05      	cmp	r3, #5
 802649a:	dc19      	bgt.n	80264d0 <RTC_Decode+0x58>
            mul = pow(10, (11 - (2 * i)));
 802649c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 802649e:	005b      	lsls	r3, r3, #1
 80264a0:	f1c3 030b 	rsb	r3, r3, #11
 80264a4:	4618      	mov	r0, r3
 80264a6:	f7fa f875 	bl	8020594 <__aeabi_i2d>
 80264aa:	4603      	mov	r3, r0
 80264ac:	460c      	mov	r4, r1
 80264ae:	ec44 3b11 	vmov	d1, r3, r4
 80264b2:	ed9f 0b39 	vldr	d0, [pc, #228]	; 8026598 <RTC_Decode+0x120>
 80264b6:	f01b fdab 	bl	8042010 <pow>
 80264ba:	ec54 3b10 	vmov	r3, r4, d0
 80264be:	4618      	mov	r0, r3
 80264c0:	4621      	mov	r1, r4
 80264c2:	f7fa fc31 	bl	8020d28 <__aeabi_d2ulz>
 80264c6:	4603      	mov	r3, r0
 80264c8:	460c      	mov	r4, r1
 80264ca:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38
 80264ce:	e005      	b.n	80264dc <RTC_Decode+0x64>
        } else {
            mul = 1;
 80264d0:	f04f 0301 	mov.w	r3, #1
 80264d4:	f04f 0400 	mov.w	r4, #0
 80264d8:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38
        }

        dt[i] = (dateTime - tot) / mul;
 80264dc:	e9d7 1200 	ldrd	r1, r2, [r7]
 80264e0:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
 80264e4:	1ac9      	subs	r1, r1, r3
 80264e6:	eb62 0204 	sbc.w	r2, r2, r4
 80264ea:	4608      	mov	r0, r1
 80264ec:	4611      	mov	r1, r2
 80264ee:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80264f2:	f7fa fc01 	bl	8020cf8 <__aeabi_uldivmod>
 80264f6:	4603      	mov	r3, r0
 80264f8:	460c      	mov	r4, r1
 80264fa:	b2d9      	uxtb	r1, r3
 80264fc:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 8026500:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8026502:	4413      	add	r3, r2
 8026504:	460a      	mov	r2, r1
 8026506:	701a      	strb	r2, [r3, #0]
        tot += (dt[i] * mul);
 8026508:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 802650c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 802650e:	4413      	add	r3, r2
 8026510:	781b      	ldrb	r3, [r3, #0]
 8026512:	b2db      	uxtb	r3, r3
 8026514:	f04f 0400 	mov.w	r4, #0
 8026518:	6bba      	ldr	r2, [r7, #56]	; 0x38
 802651a:	fb04 f102 	mul.w	r1, r4, r2
 802651e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8026520:	fb03 f202 	mul.w	r2, r3, r2
 8026524:	440a      	add	r2, r1
 8026526:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8026528:	fba1 5603 	umull	r5, r6, r1, r3
 802652c:	4432      	add	r2, r6
 802652e:	4616      	mov	r6, r2
 8026530:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	; 0x40
 8026534:	186b      	adds	r3, r5, r1
 8026536:	eb46 0402 	adc.w	r4, r6, r2
 802653a:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
    for (int i = 0; i <= 6; i++) {
 802653e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8026540:	3301      	adds	r3, #1
 8026542:	637b      	str	r3, [r7, #52]	; 0x34
 8026544:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8026546:	2b06      	cmp	r3, #6
 8026548:	dda5      	ble.n	8026496 <RTC_Decode+0x1e>
    }

    // fill to timestamp
    timestamp.date.Year = dt[0];
 802654a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 802654e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    timestamp.date.Month = dt[1];
 8026552:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8026556:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    timestamp.date.Date = dt[2];
 802655a:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 802655e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    timestamp.time.Hours = dt[3];
 8026562:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8026566:	743b      	strb	r3, [r7, #16]
    timestamp.time.Minutes = dt[4];
 8026568:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 802656c:	747b      	strb	r3, [r7, #17]
    timestamp.time.Seconds = dt[5];
 802656e:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 8026572:	74bb      	strb	r3, [r7, #18]
    timestamp.date.WeekDay = dt[6];
 8026574:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8026578:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24

    return timestamp;
 802657c:	68fb      	ldr	r3, [r7, #12]
 802657e:	461d      	mov	r5, r3
 8026580:	f107 0410 	add.w	r4, r7, #16
 8026584:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8026586:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8026588:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 802658c:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 8026590:	68f8      	ldr	r0, [r7, #12]
 8026592:	374c      	adds	r7, #76	; 0x4c
 8026594:	46bd      	mov	sp, r7
 8026596:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8026598:	00000000 	.word	0x00000000
 802659c:	40240000 	.word	0x40240000

080265a0 <RTC_Encode>:

uint64_t RTC_Encode(timestamp_t timestamp) {
 80265a0:	b084      	sub	sp, #16
 80265a2:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 80265a6:	b088      	sub	sp, #32
 80265a8:	af00      	add	r7, sp, #0
 80265aa:	f107 0430 	add.w	r4, r7, #48	; 0x30
 80265ae:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    uint8_t dt[7];
    uint64_t tot = 0, mul;
 80265b2:	f04f 0300 	mov.w	r3, #0
 80265b6:	f04f 0400 	mov.w	r4, #0
 80265ba:	e9c7 3406 	strd	r3, r4, [r7, #24]

    // get from timestamp
    dt[0] = timestamp.date.Year;
 80265be:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80265c2:	713b      	strb	r3, [r7, #4]
    dt[1] = timestamp.date.Month;
 80265c4:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 80265c8:	717b      	strb	r3, [r7, #5]
    dt[2] = timestamp.date.Date;
 80265ca:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80265ce:	71bb      	strb	r3, [r7, #6]
    dt[3] = timestamp.time.Hours;
 80265d0:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80265d4:	71fb      	strb	r3, [r7, #7]
    dt[4] = timestamp.time.Minutes;
 80265d6:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 80265da:	723b      	strb	r3, [r7, #8]
    dt[5] = timestamp.time.Seconds;
 80265dc:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 80265e0:	727b      	strb	r3, [r7, #9]
    dt[6] = timestamp.date.WeekDay;
 80265e2:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 80265e6:	72bb      	strb	r3, [r7, #10]

    // parsing to datetime
    for (int i = 0; i <= 6; i++) {
 80265e8:	2300      	movs	r3, #0
 80265ea:	60fb      	str	r3, [r7, #12]
 80265ec:	e040      	b.n	8026670 <RTC_Encode+0xd0>
        if (i < 6) {
 80265ee:	68fb      	ldr	r3, [r7, #12]
 80265f0:	2b05      	cmp	r3, #5
 80265f2:	dc19      	bgt.n	8026628 <RTC_Encode+0x88>
            mul = pow(10, (11 - (2 * i)));
 80265f4:	68fb      	ldr	r3, [r7, #12]
 80265f6:	005b      	lsls	r3, r3, #1
 80265f8:	f1c3 030b 	rsb	r3, r3, #11
 80265fc:	4618      	mov	r0, r3
 80265fe:	f7f9 ffc9 	bl	8020594 <__aeabi_i2d>
 8026602:	4603      	mov	r3, r0
 8026604:	460c      	mov	r4, r1
 8026606:	ec44 3b11 	vmov	d1, r3, r4
 802660a:	ed9f 0b21 	vldr	d0, [pc, #132]	; 8026690 <RTC_Encode+0xf0>
 802660e:	f01b fcff 	bl	8042010 <pow>
 8026612:	ec54 3b10 	vmov	r3, r4, d0
 8026616:	4618      	mov	r0, r3
 8026618:	4621      	mov	r1, r4
 802661a:	f7fa fb85 	bl	8020d28 <__aeabi_d2ulz>
 802661e:	4603      	mov	r3, r0
 8026620:	460c      	mov	r4, r1
 8026622:	e9c7 3404 	strd	r3, r4, [r7, #16]
 8026626:	e005      	b.n	8026634 <RTC_Encode+0x94>
        } else {
            mul = 1;
 8026628:	f04f 0301 	mov.w	r3, #1
 802662c:	f04f 0400 	mov.w	r4, #0
 8026630:	e9c7 3404 	strd	r3, r4, [r7, #16]
        }
        tot += dt[i] * mul;
 8026634:	1d3a      	adds	r2, r7, #4
 8026636:	68fb      	ldr	r3, [r7, #12]
 8026638:	4413      	add	r3, r2
 802663a:	781b      	ldrb	r3, [r3, #0]
 802663c:	b2db      	uxtb	r3, r3
 802663e:	f04f 0400 	mov.w	r4, #0
 8026642:	693a      	ldr	r2, [r7, #16]
 8026644:	fb04 f102 	mul.w	r1, r4, r2
 8026648:	697a      	ldr	r2, [r7, #20]
 802664a:	fb03 f202 	mul.w	r2, r3, r2
 802664e:	440a      	add	r2, r1
 8026650:	6939      	ldr	r1, [r7, #16]
 8026652:	fba1 bc03 	umull	fp, ip, r1, r3
 8026656:	4462      	add	r2, ip
 8026658:	4694      	mov	ip, r2
 802665a:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 802665e:	eb1b 0301 	adds.w	r3, fp, r1
 8026662:	eb4c 0402 	adc.w	r4, ip, r2
 8026666:	e9c7 3406 	strd	r3, r4, [r7, #24]
    for (int i = 0; i <= 6; i++) {
 802666a:	68fb      	ldr	r3, [r7, #12]
 802666c:	3301      	adds	r3, #1
 802666e:	60fb      	str	r3, [r7, #12]
 8026670:	68fb      	ldr	r3, [r7, #12]
 8026672:	2b06      	cmp	r3, #6
 8026674:	ddbb      	ble.n	80265ee <RTC_Encode+0x4e>
    }

    return tot;
 8026676:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
}
 802667a:	4618      	mov	r0, r3
 802667c:	4621      	mov	r1, r4
 802667e:	3720      	adds	r7, #32
 8026680:	46bd      	mov	sp, r7
 8026682:	e8bd 4890 	ldmia.w	sp!, {r4, r7, fp, lr}
 8026686:	b004      	add	sp, #16
 8026688:	4770      	bx	lr
 802668a:	bf00      	nop
 802668c:	f3af 8000 	nop.w
 8026690:	00000000 	.word	0x00000000
 8026694:	40240000 	.word	0x40240000

08026698 <RTC_Read>:

uint64_t RTC_Read(void) {
 8026698:	b590      	push	{r4, r7, lr}
 802669a:	b08d      	sub	sp, #52	; 0x34
 802669c:	af04      	add	r7, sp, #16
    timestamp_t timestamp;

    // get the RTC
    RTC_ReadRaw(&timestamp);
 802669e:	1d3b      	adds	r3, r7, #4
 80266a0:	4618      	mov	r0, r3
 80266a2:	f000 f813 	bl	80266cc <RTC_ReadRaw>

    // encode timestamp to datetime
    return RTC_Encode(timestamp);
 80266a6:	466c      	mov	r4, sp
 80266a8:	f107 0314 	add.w	r3, r7, #20
 80266ac:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80266b0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80266b4:	1d3b      	adds	r3, r7, #4
 80266b6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80266b8:	f7ff ff72 	bl	80265a0 <RTC_Encode>
 80266bc:	4603      	mov	r3, r0
 80266be:	460c      	mov	r4, r1
}
 80266c0:	4618      	mov	r0, r3
 80266c2:	4621      	mov	r1, r4
 80266c4:	3724      	adds	r7, #36	; 0x24
 80266c6:	46bd      	mov	sp, r7
 80266c8:	bd90      	pop	{r4, r7, pc}
	...

080266cc <RTC_ReadRaw>:

void RTC_ReadRaw(timestamp_t *timestamp) {
 80266cc:	b580      	push	{r7, lr}
 80266ce:	b082      	sub	sp, #8
 80266d0:	af00      	add	r7, sp, #0
 80266d2:	6078      	str	r0, [r7, #4]
    // get the RTC
    lock();
 80266d4:	f000 f8c0 	bl	8026858 <lock>
    HAL_RTC_GetTime(&hrtc, &timestamp->time, RTC_FORMAT_BIN);
 80266d8:	687b      	ldr	r3, [r7, #4]
 80266da:	2200      	movs	r2, #0
 80266dc:	4619      	mov	r1, r3
 80266de:	4809      	ldr	r0, [pc, #36]	; (8026704 <RTC_ReadRaw+0x38>)
 80266e0:	f00e fce3 	bl	80350aa <HAL_RTC_GetTime>
    HAL_RTC_GetDate(&hrtc, &timestamp->date, RTC_FORMAT_BIN);
 80266e4:	687b      	ldr	r3, [r7, #4]
 80266e6:	3314      	adds	r3, #20
 80266e8:	2200      	movs	r2, #0
 80266ea:	4619      	mov	r1, r3
 80266ec:	4805      	ldr	r0, [pc, #20]	; (8026704 <RTC_ReadRaw+0x38>)
 80266ee:	f00e fde1 	bl	80352b4 <HAL_RTC_GetDate>
    timestamp->tzQuarterHour = 0;
 80266f2:	687b      	ldr	r3, [r7, #4]
 80266f4:	2200      	movs	r2, #0
 80266f6:	761a      	strb	r2, [r3, #24]
    unlock();
 80266f8:	f000 f8bc 	bl	8026874 <unlock>
}
 80266fc:	bf00      	nop
 80266fe:	3708      	adds	r7, #8
 8026700:	46bd      	mov	sp, r7
 8026702:	bd80      	pop	{r7, pc}
 8026704:	2000880c 	.word	0x2000880c

08026708 <RTC_Write>:

void RTC_Write(uint64_t dateTime, rtc_t *rtc) {
 8026708:	b5b0      	push	{r4, r5, r7, lr}
 802670a:	b094      	sub	sp, #80	; 0x50
 802670c:	af00      	add	r7, sp, #0
 802670e:	e9c7 010a 	strd	r0, r1, [r7, #40]	; 0x28
 8026712:	627a      	str	r2, [r7, #36]	; 0x24
    timestamp_t timestamp;

    // decode datetime to timestamp
    timestamp = RTC_Decode(dateTime);
 8026714:	4639      	mov	r1, r7
 8026716:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 802671a:	4608      	mov	r0, r1
 802671c:	f7ff feac 	bl	8026478 <RTC_Decode>
 8026720:	f107 0434 	add.w	r4, r7, #52	; 0x34
 8026724:	463d      	mov	r5, r7
 8026726:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8026728:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 802672a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 802672e:	e884 0007 	stmia.w	r4, {r0, r1, r2}

    // set the RTC
    RTC_WriteRaw(&timestamp, rtc);
 8026732:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8026736:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8026738:	4618      	mov	r0, r3
 802673a:	f000 f805 	bl	8026748 <RTC_WriteRaw>
}
 802673e:	bf00      	nop
 8026740:	3750      	adds	r7, #80	; 0x50
 8026742:	46bd      	mov	sp, r7
 8026744:	bdb0      	pop	{r4, r5, r7, pc}
	...

08026748 <RTC_WriteRaw>:

void RTC_WriteRaw(timestamp_t *timestamp, rtc_t *rtc) {
 8026748:	b5b0      	push	{r4, r5, r7, lr}
 802674a:	b082      	sub	sp, #8
 802674c:	af00      	add	r7, sp, #0
 802674e:	6078      	str	r0, [r7, #4]
 8026750:	6039      	str	r1, [r7, #0]
    // add extra property
    timestamp->time.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8026752:	687b      	ldr	r3, [r7, #4]
 8026754:	2200      	movs	r2, #0
 8026756:	60da      	str	r2, [r3, #12]
    timestamp->time.StoreOperation = RTC_STOREOPERATION_RESET;
 8026758:	687b      	ldr	r3, [r7, #4]
 802675a:	2200      	movs	r2, #0
 802675c:	611a      	str	r2, [r3, #16]

    // set the RTC
    lock();
 802675e:	f000 f87b 	bl	8026858 <lock>
    HAL_RTC_SetTime(&hrtc, &timestamp->time, RTC_FORMAT_BIN);
 8026762:	687b      	ldr	r3, [r7, #4]
 8026764:	2200      	movs	r2, #0
 8026766:	4619      	mov	r1, r3
 8026768:	480e      	ldr	r0, [pc, #56]	; (80267a4 <RTC_WriteRaw+0x5c>)
 802676a:	f00e fbe1 	bl	8034f30 <HAL_RTC_SetTime>
    HAL_RTC_SetDate(&hrtc, &timestamp->date, RTC_FORMAT_BIN);
 802676e:	687b      	ldr	r3, [r7, #4]
 8026770:	3314      	adds	r3, #20
 8026772:	2200      	movs	r2, #0
 8026774:	4619      	mov	r1, r3
 8026776:	480b      	ldr	r0, [pc, #44]	; (80267a4 <RTC_WriteRaw+0x5c>)
 8026778:	f00e fcf5 	bl	8035166 <HAL_RTC_SetDate>
    unlock();
 802677c:	f000 f87a 	bl	8026874 <unlock>

    // save calibration date
    // source from server is always considered as valid
    rtc->calibration = timestamp->date;
 8026780:	683b      	ldr	r3, [r7, #0]
 8026782:	687a      	ldr	r2, [r7, #4]
 8026784:	6952      	ldr	r2, [r2, #20]
 8026786:	61da      	str	r2, [r3, #28]
    // update time
    rtc->timestamp = *timestamp;
 8026788:	683a      	ldr	r2, [r7, #0]
 802678a:	687b      	ldr	r3, [r7, #4]
 802678c:	4614      	mov	r4, r2
 802678e:	461d      	mov	r5, r3
 8026790:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8026792:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8026794:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8026798:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 802679c:	bf00      	nop
 802679e:	3708      	adds	r7, #8
 80267a0:	46bd      	mov	sp, r7
 80267a2:	bdb0      	pop	{r4, r5, r7, pc}
 80267a4:	2000880c 	.word	0x2000880c

080267a8 <RTC_IsDaylight>:

uint8_t RTC_IsDaylight(timestamp_t timestamp) {
 80267a8:	b084      	sub	sp, #16
 80267aa:	b490      	push	{r4, r7}
 80267ac:	af00      	add	r7, sp, #0
 80267ae:	f107 0408 	add.w	r4, r7, #8
 80267b2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    return (timestamp.time.Hours >= 5 && timestamp.time.Hours <= 16);
 80267b6:	7a3b      	ldrb	r3, [r7, #8]
 80267b8:	2b04      	cmp	r3, #4
 80267ba:	d904      	bls.n	80267c6 <RTC_IsDaylight+0x1e>
 80267bc:	7a3b      	ldrb	r3, [r7, #8]
 80267be:	2b10      	cmp	r3, #16
 80267c0:	d801      	bhi.n	80267c6 <RTC_IsDaylight+0x1e>
 80267c2:	2301      	movs	r3, #1
 80267c4:	e000      	b.n	80267c8 <RTC_IsDaylight+0x20>
 80267c6:	2300      	movs	r3, #0
 80267c8:	b2db      	uxtb	r3, r3
}
 80267ca:	4618      	mov	r0, r3
 80267cc:	46bd      	mov	sp, r7
 80267ce:	bc90      	pop	{r4, r7}
 80267d0:	b004      	add	sp, #16
 80267d2:	4770      	bx	lr

080267d4 <RTC_NeedCalibration>:

uint8_t RTC_NeedCalibration(void) {
 80267d4:	b580      	push	{r7, lr}
 80267d6:	af00      	add	r7, sp, #0
    // Retrieve RTC time
    RTC_ReadRaw(&(VCU.d.rtc.timestamp));
 80267d8:	4810      	ldr	r0, [pc, #64]	; (802681c <RTC_NeedCalibration+0x48>)
 80267da:	f7ff ff77 	bl	80266cc <RTC_ReadRaw>

    // Compare
    return (VCU.d.rtc.calibration.Year != VCU.d.rtc.timestamp.date.Year ||
 80267de:	4b10      	ldr	r3, [pc, #64]	; (8026820 <RTC_NeedCalibration+0x4c>)
 80267e0:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 80267e4:	4b0e      	ldr	r3, [pc, #56]	; (8026820 <RTC_NeedCalibration+0x4c>)
 80267e6:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
            VCU.d.rtc.calibration.Month != VCU.d.rtc.timestamp.date.Month ||
 80267ea:	429a      	cmp	r2, r3
 80267ec:	d10f      	bne.n	802680e <RTC_NeedCalibration+0x3a>
 80267ee:	4b0c      	ldr	r3, [pc, #48]	; (8026820 <RTC_NeedCalibration+0x4c>)
 80267f0:	f893 202d 	ldrb.w	r2, [r3, #45]	; 0x2d
 80267f4:	4b0a      	ldr	r3, [pc, #40]	; (8026820 <RTC_NeedCalibration+0x4c>)
 80267f6:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
    return (VCU.d.rtc.calibration.Year != VCU.d.rtc.timestamp.date.Year ||
 80267fa:	429a      	cmp	r2, r3
 80267fc:	d107      	bne.n	802680e <RTC_NeedCalibration+0x3a>
            VCU.d.rtc.calibration.Date != VCU.d.rtc.timestamp.date.Date);
 80267fe:	4b08      	ldr	r3, [pc, #32]	; (8026820 <RTC_NeedCalibration+0x4c>)
 8026800:	f893 202e 	ldrb.w	r2, [r3, #46]	; 0x2e
 8026804:	4b06      	ldr	r3, [pc, #24]	; (8026820 <RTC_NeedCalibration+0x4c>)
 8026806:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
            VCU.d.rtc.calibration.Month != VCU.d.rtc.timestamp.date.Month ||
 802680a:	429a      	cmp	r2, r3
 802680c:	d001      	beq.n	8026812 <RTC_NeedCalibration+0x3e>
 802680e:	2301      	movs	r3, #1
 8026810:	e000      	b.n	8026814 <RTC_NeedCalibration+0x40>
 8026812:	2300      	movs	r3, #0
 8026814:	b2db      	uxtb	r3, r3
}
 8026816:	4618      	mov	r0, r3
 8026818:	bd80      	pop	{r7, pc}
 802681a:	bf00      	nop
 802681c:	20000238 	.word	0x20000238
 8026820:	20000228 	.word	0x20000228

08026824 <RTC_CalibrateWithSimcom>:

void RTC_CalibrateWithSimcom(void) {
 8026824:	b580      	push	{r7, lr}
 8026826:	b088      	sub	sp, #32
 8026828:	af00      	add	r7, sp, #0
    timestamp_t timestamp;

    if (AT_Clock(ATR, &timestamp)) {
 802682a:	1d3b      	adds	r3, r7, #4
 802682c:	4619      	mov	r1, r3
 802682e:	2001      	movs	r0, #1
 8026830:	f017 f8ee 	bl	803da10 <AT_Clock>
 8026834:	4603      	mov	r3, r0
 8026836:	2b00      	cmp	r3, #0
 8026838:	d007      	beq.n	802684a <RTC_CalibrateWithSimcom+0x26>
        if (timestamp.date.Year >= VCU_BUILD_YEAR) {
 802683a:	7efb      	ldrb	r3, [r7, #27]
 802683c:	2b13      	cmp	r3, #19
 802683e:	d904      	bls.n	802684a <RTC_CalibrateWithSimcom+0x26>
            // Calibrate time
            RTC_WriteRaw(&timestamp, &(VCU.d.rtc));
 8026840:	1d3b      	adds	r3, r7, #4
 8026842:	4904      	ldr	r1, [pc, #16]	; (8026854 <RTC_CalibrateWithSimcom+0x30>)
 8026844:	4618      	mov	r0, r3
 8026846:	f7ff ff7f 	bl	8026748 <RTC_WriteRaw>
        }
    }
}
 802684a:	bf00      	nop
 802684c:	3720      	adds	r7, #32
 802684e:	46bd      	mov	sp, r7
 8026850:	bd80      	pop	{r7, pc}
 8026852:	bf00      	nop
 8026854:	20000238 	.word	0x20000238

08026858 <lock>:

/* Private functions implementation --------------------------------------------*/
static void lock(void) {
 8026858:	b580      	push	{r7, lr}
 802685a:	af00      	add	r7, sp, #0
    osMutexAcquire(RtcMutexHandle, osWaitForever);
 802685c:	4b04      	ldr	r3, [pc, #16]	; (8026870 <lock+0x18>)
 802685e:	681b      	ldr	r3, [r3, #0]
 8026860:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8026864:	4618      	mov	r0, r3
 8026866:	f011 facb 	bl	8037e00 <osMutexAcquire>
}
 802686a:	bf00      	nop
 802686c:	bd80      	pop	{r7, pc}
 802686e:	bf00      	nop
 8026870:	2000858c 	.word	0x2000858c

08026874 <unlock>:

static void unlock(void) {
 8026874:	b580      	push	{r7, lr}
 8026876:	af00      	add	r7, sp, #0
    osMutexRelease(RtcMutexHandle);
 8026878:	4b03      	ldr	r3, [pc, #12]	; (8026888 <unlock+0x14>)
 802687a:	681b      	ldr	r3, [r3, #0]
 802687c:	4618      	mov	r0, r3
 802687e:	f011 fb1d 	bl	8037ebc <osMutexRelease>
}
 8026882:	bf00      	nop
 8026884:	bd80      	pop	{r7, pc}
 8026886:	bf00      	nop
 8026888:	2000858c 	.word	0x2000858c

0802688c <AUDIO_Init>:
static uint8_t AUDIO_OUT_Play(uint16_t *pBuffer, uint32_t Size);
static void lock(void);
static void unlock(void);

/* Public functions implementation ---------------------------------------------*/
void AUDIO_Init(void) {
 802688c:	b580      	push	{r7, lr}
 802688e:	b082      	sub	sp, #8
 8026890:	af00      	add	r7, sp, #0
    uint8_t ret;

    do {
        LOG_StrLn("Audio:Init");
 8026892:	4816      	ldr	r0, [pc, #88]	; (80268ec <AUDIO_Init+0x60>)
 8026894:	f017 fe3a 	bl	803e50c <LOG_StrLn>

        // Mosftet control
        HAL_GPIO_WritePin(INT_AUDIO_PWR_GPIO_Port, INT_AUDIO_PWR_Pin, 0);
 8026898:	2200      	movs	r2, #0
 802689a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 802689e:	4814      	ldr	r0, [pc, #80]	; (80268f0 <AUDIO_Init+0x64>)
 80268a0:	f009 fbfe 	bl	80300a0 <HAL_GPIO_WritePin>
        _DelayMS(500);
 80268a4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80268a8:	f019 f810 	bl	803f8cc <_DelayMS>
        HAL_GPIO_WritePin(INT_AUDIO_PWR_GPIO_Port, INT_AUDIO_PWR_Pin, 1);
 80268ac:	2201      	movs	r2, #1
 80268ae:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80268b2:	480f      	ldr	r0, [pc, #60]	; (80268f0 <AUDIO_Init+0x64>)
 80268b4:	f009 fbf4 	bl	80300a0 <HAL_GPIO_WritePin>
        _DelayMS(1000);
 80268b8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80268bc:	f019 f806 	bl	803f8cc <_DelayMS>

        /* Initialize Wave player (Codec, DMA, I2C) */
        ret = AUDIO_OUT_Init(OUTPUT_DEVICE_HEADPHONE, AudioVolume, AUDIO_SAMPLE_FREQ);
 80268c0:	4b0c      	ldr	r3, [pc, #48]	; (80268f4 <AUDIO_Init+0x68>)
 80268c2:	7819      	ldrb	r1, [r3, #0]
 80268c4:	4b0c      	ldr	r3, [pc, #48]	; (80268f8 <AUDIO_Init+0x6c>)
 80268c6:	681b      	ldr	r3, [r3, #0]
 80268c8:	461a      	mov	r2, r3
 80268ca:	2002      	movs	r0, #2
 80268cc:	f000 f99a 	bl	8026c04 <AUDIO_OUT_Init>
 80268d0:	4603      	mov	r3, r0
 80268d2:	71fb      	strb	r3, [r7, #7]

        _DelayMS(500);
 80268d4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80268d8:	f018 fff8 	bl	803f8cc <_DelayMS>
    } while (ret != AUDIO_OK);
 80268dc:	79fb      	ldrb	r3, [r7, #7]
 80268de:	2b00      	cmp	r3, #0
 80268e0:	d1d7      	bne.n	8026892 <AUDIO_Init+0x6>
}
 80268e2:	bf00      	nop
 80268e4:	3708      	adds	r7, #8
 80268e6:	46bd      	mov	sp, r7
 80268e8:	bd80      	pop	{r7, pc}
 80268ea:	bf00      	nop
 80268ec:	08043670 	.word	0x08043670
 80268f0:	40020800 	.word	0x40020800
 80268f4:	20000002 	.word	0x20000002
 80268f8:	08044128 	.word	0x08044128

080268fc <AUDIO_Play>:

void AUDIO_Play(void) {
 80268fc:	b580      	push	{r7, lr}
 80268fe:	af00      	add	r7, sp, #0
    /* Get data size from audio file */
    AudioRemSize = AUDIO_SAMPLE_SIZE;
 8026900:	4b0d      	ldr	r3, [pc, #52]	; (8026938 <AUDIO_Play+0x3c>)
 8026902:	681b      	ldr	r3, [r3, #0]
 8026904:	4a0d      	ldr	r2, [pc, #52]	; (802693c <AUDIO_Play+0x40>)
 8026906:	6013      	str	r3, [r2, #0]
    /* Get total data to be played */
    if (AUDIO_SAMPLE_SIZE > AUDIO_BUFFER_SIZE) {
 8026908:	4b0b      	ldr	r3, [pc, #44]	; (8026938 <AUDIO_Play+0x3c>)
 802690a:	681b      	ldr	r3, [r3, #0]
 802690c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8026910:	d904      	bls.n	802691c <AUDIO_Play+0x20>
        AudioPlaySize = AUDIO_BUFFER_SIZE;
 8026912:	4b0b      	ldr	r3, [pc, #44]	; (8026940 <AUDIO_Play+0x44>)
 8026914:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8026918:	801a      	strh	r2, [r3, #0]
 802691a:	e004      	b.n	8026926 <AUDIO_Play+0x2a>
    } else {
        AudioPlaySize = AUDIO_SAMPLE_SIZE;
 802691c:	4b06      	ldr	r3, [pc, #24]	; (8026938 <AUDIO_Play+0x3c>)
 802691e:	681b      	ldr	r3, [r3, #0]
 8026920:	b29a      	uxth	r2, r3
 8026922:	4b07      	ldr	r3, [pc, #28]	; (8026940 <AUDIO_Play+0x44>)
 8026924:	801a      	strh	r2, [r3, #0]
    }

    /* Start playing Wave */
    AUDIO_OUT_Play((uint16_t*) AUDIO_SAMPLE, AudioPlaySize);
 8026926:	4b06      	ldr	r3, [pc, #24]	; (8026940 <AUDIO_Play+0x44>)
 8026928:	881b      	ldrh	r3, [r3, #0]
 802692a:	4619      	mov	r1, r3
 802692c:	4805      	ldr	r0, [pc, #20]	; (8026944 <AUDIO_Play+0x48>)
 802692e:	f000 f9a5 	bl	8026c7c <AUDIO_OUT_Play>
}
 8026932:	bf00      	nop
 8026934:	bd80      	pop	{r7, pc}
 8026936:	bf00      	nop
 8026938:	0804412c 	.word	0x0804412c
 802693c:	20000e38 	.word	0x20000e38
 8026940:	20000e36 	.word	0x20000e36
 8026944:	08044130 	.word	0x08044130

08026948 <AUDIO_BeepPlay>:

void AUDIO_BeepPlay(uint8_t Frequency, uint16_t TimeMS) {
 8026948:	b580      	push	{r7, lr}
 802694a:	b082      	sub	sp, #8
 802694c:	af00      	add	r7, sp, #0
 802694e:	4603      	mov	r3, r0
 8026950:	460a      	mov	r2, r1
 8026952:	71fb      	strb	r3, [r7, #7]
 8026954:	4613      	mov	r3, r2
 8026956:	80bb      	strh	r3, [r7, #4]
    lock();
 8026958:	f000 f9ea 	bl	8026d30 <lock>

    cs43l22_SetBeep(AUDIO_I2C_ADDRESS, Frequency, 0, 0);
 802695c:	79f9      	ldrb	r1, [r7, #7]
 802695e:	2300      	movs	r3, #0
 8026960:	2200      	movs	r2, #0
 8026962:	2094      	movs	r0, #148	; 0x94
 8026964:	f7fd fa3c 	bl	8023de0 <cs43l22_SetBeep>
    cs43l22_Beep(AUDIO_I2C_ADDRESS, BEEP_MODE_CONTINUOUS, BEEP_MIX_ON);
 8026968:	2200      	movs	r2, #0
 802696a:	2103      	movs	r1, #3
 802696c:	2094      	movs	r0, #148	; 0x94
 802696e:	f7fd fa72 	bl	8023e56 <cs43l22_Beep>

    if (TimeMS > 0) {
 8026972:	88bb      	ldrh	r3, [r7, #4]
 8026974:	2b00      	cmp	r3, #0
 8026976:	d008      	beq.n	802698a <AUDIO_BeepPlay+0x42>
        // delay with RTOS
        _DelayMS(TimeMS);
 8026978:	88bb      	ldrh	r3, [r7, #4]
 802697a:	4618      	mov	r0, r3
 802697c:	f018 ffa6 	bl	803f8cc <_DelayMS>
        // than stop
        cs43l22_Beep(AUDIO_I2C_ADDRESS, BEEP_MODE_OFF, BEEP_MIX_ON);
 8026980:	2200      	movs	r2, #0
 8026982:	2100      	movs	r1, #0
 8026984:	2094      	movs	r0, #148	; 0x94
 8026986:	f7fd fa66 	bl	8023e56 <cs43l22_Beep>
    }

    unlock();
 802698a:	f000 f9df 	bl	8026d4c <unlock>
}
 802698e:	bf00      	nop
 8026990:	3708      	adds	r7, #8
 8026992:	46bd      	mov	sp, r7
 8026994:	bd80      	pop	{r7, pc}

08026996 <AUDIO_BeepStop>:

void AUDIO_BeepStop(void) {
 8026996:	b580      	push	{r7, lr}
 8026998:	af00      	add	r7, sp, #0
    lock();
 802699a:	f000 f9c9 	bl	8026d30 <lock>

    cs43l22_Beep(AUDIO_I2C_ADDRESS, BEEP_MODE_OFF, BEEP_MIX_ON);
 802699e:	2200      	movs	r2, #0
 80269a0:	2100      	movs	r1, #0
 80269a2:	2094      	movs	r0, #148	; 0x94
 80269a4:	f7fd fa57 	bl	8023e56 <cs43l22_Beep>

    unlock();
 80269a8:	f000 f9d0 	bl	8026d4c <unlock>
}
 80269ac:	bf00      	nop
 80269ae:	bd80      	pop	{r7, pc}

080269b0 <AUDIO_OUT_ChangeBuffer>:
/**
 * @brief  Sends n-Bytes on the I2S interface.
 * @param  pData: Pointer to data address
 * @param  Size: Number of data to be written
 */
void AUDIO_OUT_ChangeBuffer(uint16_t *pData, uint16_t Size) {
 80269b0:	b580      	push	{r7, lr}
 80269b2:	b082      	sub	sp, #8
 80269b4:	af00      	add	r7, sp, #0
 80269b6:	6078      	str	r0, [r7, #4]
 80269b8:	460b      	mov	r3, r1
 80269ba:	807b      	strh	r3, [r7, #2]
    HAL_I2S_Transmit_DMA(&hi2s3, pData, DMA_MAX(Size/AUDIODATA_SIZE));
 80269bc:	887b      	ldrh	r3, [r7, #2]
 80269be:	085b      	lsrs	r3, r3, #1
 80269c0:	b29b      	uxth	r3, r3
 80269c2:	461a      	mov	r2, r3
 80269c4:	6879      	ldr	r1, [r7, #4]
 80269c6:	4803      	ldr	r0, [pc, #12]	; (80269d4 <AUDIO_OUT_ChangeBuffer+0x24>)
 80269c8:	f00c fc00 	bl	80331cc <HAL_I2S_Transmit_DMA>
}
 80269cc:	bf00      	nop
 80269ce:	3708      	adds	r7, #8
 80269d0:	46bd      	mov	sp, r7
 80269d2:	bd80      	pop	{r7, pc}
 80269d4:	200089c0 	.word	0x200089c0

080269d8 <AUDIO_OUT_SetVolume>:
 * @brief  Controls the current audio volume level.
 * @param  Volume: Volume level to be set in percentage from 0% to 100% (0 for
 *         Mute and 100 for Max volume level).
 * @retval AUDIO_OK if correct communication, else wrong communication
 */
uint8_t AUDIO_OUT_SetVolume(uint8_t Volume) {
 80269d8:	b580      	push	{r7, lr}
 80269da:	b082      	sub	sp, #8
 80269dc:	af00      	add	r7, sp, #0
 80269de:	4603      	mov	r3, r0
 80269e0:	71fb      	strb	r3, [r7, #7]
    /* Call the codec volume control function with converted volume value */
    if (cs43l22_SetVolume(AUDIO_I2C_ADDRESS, Volume) != 0) {
 80269e2:	79fb      	ldrb	r3, [r7, #7]
 80269e4:	4619      	mov	r1, r3
 80269e6:	2094      	movs	r0, #148	; 0x94
 80269e8:	f7fd f930 	bl	8023c4c <cs43l22_SetVolume>
 80269ec:	4603      	mov	r3, r0
 80269ee:	2b00      	cmp	r3, #0
 80269f0:	d001      	beq.n	80269f6 <AUDIO_OUT_SetVolume+0x1e>
        return AUDIO_ERROR;
 80269f2:	2301      	movs	r3, #1
 80269f4:	e000      	b.n	80269f8 <AUDIO_OUT_SetVolume+0x20>
    } else {
        /* Return AUDIO_OK when all operations are correctly done */
        return AUDIO_OK;
 80269f6:	2300      	movs	r3, #0
    }
}
 80269f8:	4618      	mov	r0, r3
 80269fa:	3708      	adds	r7, #8
 80269fc:	46bd      	mov	sp, r7
 80269fe:	bd80      	pop	{r7, pc}

08026a00 <AUDIO_OUT_SetMute>:
 * @brief  Enables or disables the MUTE mode by software
 * @param  Cmd: could be AUDIO_MUTE_ON to mute sound or AUDIO_MUTE_OFF to
 *         unmute the codec and restore previous volume level.
 * @retval AUDIO_OK if correct communication, else wrong communication
 */
uint8_t AUDIO_OUT_SetMute(uint32_t Cmd) {
 8026a00:	b580      	push	{r7, lr}
 8026a02:	b082      	sub	sp, #8
 8026a04:	af00      	add	r7, sp, #0
 8026a06:	6078      	str	r0, [r7, #4]
    /* Call the Codec Mute function */
    if (cs43l22_SetMute(AUDIO_I2C_ADDRESS, Cmd) != 0) {
 8026a08:	6879      	ldr	r1, [r7, #4]
 8026a0a:	2094      	movs	r0, #148	; 0x94
 8026a0c:	f7fd f968 	bl	8023ce0 <cs43l22_SetMute>
 8026a10:	4603      	mov	r3, r0
 8026a12:	2b00      	cmp	r3, #0
 8026a14:	d001      	beq.n	8026a1a <AUDIO_OUT_SetMute+0x1a>
        return AUDIO_ERROR;
 8026a16:	2301      	movs	r3, #1
 8026a18:	e000      	b.n	8026a1c <AUDIO_OUT_SetMute+0x1c>
    } else {
        /* Return AUDIO_OK when all operations are correctly done */
        return AUDIO_OK;
 8026a1a:	2300      	movs	r3, #0
    }
}
 8026a1c:	4618      	mov	r0, r3
 8026a1e:	3708      	adds	r7, #8
 8026a20:	46bd      	mov	sp, r7
 8026a22:	bd80      	pop	{r7, pc}

08026a24 <AUDIO_OUT_ClockConfig>:
 * @param  AudioFreq: Audio frequency used to play the audio stream.
 * @note   This API is called by AUDIO_OUT_Init() and AUDIO_OUT_SetFrequency()
 *         Being __weak it can be overwritten by the application
 * @param  Params : pointer on additional configuration parameters, can be NULL.
 */
__weak void AUDIO_OUT_ClockConfig(I2S_HandleTypeDef *hi2s, uint32_t AudioFreq, void *Params) {
 8026a24:	b580      	push	{r7, lr}
 8026a26:	b09c      	sub	sp, #112	; 0x70
 8026a28:	af00      	add	r7, sp, #0
 8026a2a:	60f8      	str	r0, [r7, #12]
 8026a2c:	60b9      	str	r1, [r7, #8]
 8026a2e:	607a      	str	r2, [r7, #4]
    RCC_PeriphCLKInitTypeDef rccclkinit;
    uint8_t index = 0, freqindex = 0xFF;
 8026a30:	2300      	movs	r3, #0
 8026a32:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
 8026a36:	23ff      	movs	r3, #255	; 0xff
 8026a38:	f887 306e 	strb.w	r3, [r7, #110]	; 0x6e

    for (index = 0; index < 7; index++) {
 8026a3c:	2300      	movs	r3, #0
 8026a3e:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
 8026a42:	e011      	b.n	8026a68 <AUDIO_OUT_ClockConfig+0x44>
        if (I2SFreq[index] == AudioFreq) {
 8026a44:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8026a48:	4a1c      	ldr	r2, [pc, #112]	; (8026abc <AUDIO_OUT_ClockConfig+0x98>)
 8026a4a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8026a4e:	68ba      	ldr	r2, [r7, #8]
 8026a50:	429a      	cmp	r2, r3
 8026a52:	d104      	bne.n	8026a5e <AUDIO_OUT_ClockConfig+0x3a>
            freqindex = index;
 8026a54:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8026a58:	f887 306e 	strb.w	r3, [r7, #110]	; 0x6e
            break;
 8026a5c:	e008      	b.n	8026a70 <AUDIO_OUT_ClockConfig+0x4c>
    for (index = 0; index < 7; index++) {
 8026a5e:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8026a62:	3301      	adds	r3, #1
 8026a64:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
 8026a68:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8026a6c:	2b06      	cmp	r3, #6
 8026a6e:	d9e9      	bls.n	8026a44 <AUDIO_OUT_ClockConfig+0x20>
        }
    }

    /* Enable PLLI2S clock */
    HAL_RCCEx_GetPeriphCLKConfig(&rccclkinit);
 8026a70:	f107 0314 	add.w	r3, r7, #20
 8026a74:	4618      	mov	r0, r3
 8026a76:	f00d fd0f 	bl	8034498 <HAL_RCCEx_GetPeriphCLKConfig>
    // FIXME: not consistent CubeMX for F407 & F423
    /* PLLI2S_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
    if (freqindex != 0xFF) {
 8026a7a:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 8026a7e:	2bff      	cmp	r3, #255	; 0xff
 8026a80:	d00c      	beq.n	8026a9c <AUDIO_OUT_ClockConfig+0x78>
        /* I2S clock config
         PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input)  (PLLI2SN/PLLM)
         I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
        rccclkinit.PLLI2S.PLLI2SN = I2SPLLN[freqindex];
 8026a82:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 8026a86:	4a0e      	ldr	r2, [pc, #56]	; (8026ac0 <AUDIO_OUT_ClockConfig+0x9c>)
 8026a88:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8026a8c:	61fb      	str	r3, [r7, #28]
        rccclkinit.PLLI2S.PLLI2SR = I2SPLLR[freqindex];
 8026a8e:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 8026a92:	4a0c      	ldr	r2, [pc, #48]	; (8026ac4 <AUDIO_OUT_ClockConfig+0xa0>)
 8026a94:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8026a98:	627b      	str	r3, [r7, #36]	; 0x24
 8026a9a:	e004      	b.n	8026aa6 <AUDIO_OUT_ClockConfig+0x82>
    } else {
        /* I2S clock config
         PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input)  (PLLI2SN/PLLM)
         I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
        rccclkinit.PLLI2S.PLLI2SN = 258;
 8026a9c:	f44f 7381 	mov.w	r3, #258	; 0x102
 8026aa0:	61fb      	str	r3, [r7, #28]
        rccclkinit.PLLI2S.PLLI2SR = 3;
 8026aa2:	2303      	movs	r3, #3
 8026aa4:	627b      	str	r3, [r7, #36]	; 0x24
    }
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S_APB1;
 8026aa6:	2301      	movs	r3, #1
 8026aa8:	617b      	str	r3, [r7, #20]

    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
 8026aaa:	f107 0314 	add.w	r3, r7, #20
 8026aae:	4618      	mov	r0, r3
 8026ab0:	f00d fa66 	bl	8033f80 <HAL_RCCEx_PeriphCLKConfig>
}
 8026ab4:	bf00      	nop
 8026ab6:	3770      	adds	r7, #112	; 0x70
 8026ab8:	46bd      	mov	sp, r7
 8026aba:	bd80      	pop	{r7, pc}
 8026abc:	080560e8 	.word	0x080560e8
 8026ac0:	08056104 	.word	0x08056104
 8026ac4:	08056120 	.word	0x08056120

08026ac8 <AUDIO_OUT_MspInit>:
/**
 * @brief  AUDIO OUT I2S MSP Init.
 * @param  hi2s: might be required to set audio peripheral predivider if any.
 * @param  Params : pointer on additional configuration parameters, can be NULL.
 */
void AUDIO_OUT_MspInit(I2S_HandleTypeDef *hi2s, void *Params) {
 8026ac8:	b580      	push	{r7, lr}
 8026aca:	b082      	sub	sp, #8
 8026acc:	af00      	add	r7, sp, #0
 8026ace:	6078      	str	r0, [r7, #4]
 8026ad0:	6039      	str	r1, [r7, #0]
    HAL_I2S_MspInit(hi2s);
 8026ad2:	6878      	ldr	r0, [r7, #4]
 8026ad4:	f004 fefa 	bl	802b8cc <HAL_I2S_MspInit>
}
 8026ad8:	bf00      	nop
 8026ada:	3708      	adds	r7, #8
 8026adc:	46bd      	mov	sp, r7
 8026ade:	bd80      	pop	{r7, pc}

08026ae0 <AUDIO_OUT_TransferComplete_CallBack>:
}

/**
 * @brief  Manages the DMA full Transfer complete event.
 */
__weak void AUDIO_OUT_TransferComplete_CallBack(void) {
 8026ae0:	b580      	push	{r7, lr}
 8026ae2:	af00      	add	r7, sp, #0
    if (!AudioPlayDone) {
 8026ae4:	4b1d      	ldr	r3, [pc, #116]	; (8026b5c <AUDIO_OUT_TransferComplete_CallBack+0x7c>)
 8026ae6:	781b      	ldrb	r3, [r3, #0]
 8026ae8:	2b00      	cmp	r3, #0
 8026aea:	d10f      	bne.n	8026b0c <AUDIO_OUT_TransferComplete_CallBack+0x2c>
        AUDIO_OUT_ChangeBuffer((uint16_t*) (AUDIO_SAMPLE + ((AUDIO_SAMPLE_SIZE - AudioRemSize) / AUDIODATA_SIZE)), AudioPlaySize);
 8026aec:	4b1c      	ldr	r3, [pc, #112]	; (8026b60 <AUDIO_OUT_TransferComplete_CallBack+0x80>)
 8026aee:	681a      	ldr	r2, [r3, #0]
 8026af0:	4b1c      	ldr	r3, [pc, #112]	; (8026b64 <AUDIO_OUT_TransferComplete_CallBack+0x84>)
 8026af2:	681b      	ldr	r3, [r3, #0]
 8026af4:	1ad3      	subs	r3, r2, r3
 8026af6:	f023 0301 	bic.w	r3, r3, #1
 8026afa:	4a1b      	ldr	r2, [pc, #108]	; (8026b68 <AUDIO_OUT_TransferComplete_CallBack+0x88>)
 8026afc:	441a      	add	r2, r3
 8026afe:	4b1b      	ldr	r3, [pc, #108]	; (8026b6c <AUDIO_OUT_TransferComplete_CallBack+0x8c>)
 8026b00:	881b      	ldrh	r3, [r3, #0]
 8026b02:	4619      	mov	r1, r3
 8026b04:	4610      	mov	r0, r2
 8026b06:	f7ff ff53 	bl	80269b0 <AUDIO_OUT_ChangeBuffer>
 8026b0a:	e018      	b.n	8026b3e <AUDIO_OUT_TransferComplete_CallBack+0x5e>
    } else {
        /* Get data size from audio file */
        AudioRemSize = AUDIO_SAMPLE_SIZE;
 8026b0c:	4b14      	ldr	r3, [pc, #80]	; (8026b60 <AUDIO_OUT_TransferComplete_CallBack+0x80>)
 8026b0e:	681b      	ldr	r3, [r3, #0]
 8026b10:	4a14      	ldr	r2, [pc, #80]	; (8026b64 <AUDIO_OUT_TransferComplete_CallBack+0x84>)
 8026b12:	6013      	str	r3, [r2, #0]
        /* Get total data to be played */
        if (AUDIO_SAMPLE_SIZE > AUDIO_BUFFER_SIZE) {
 8026b14:	4b12      	ldr	r3, [pc, #72]	; (8026b60 <AUDIO_OUT_TransferComplete_CallBack+0x80>)
 8026b16:	681b      	ldr	r3, [r3, #0]
 8026b18:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8026b1c:	d904      	bls.n	8026b28 <AUDIO_OUT_TransferComplete_CallBack+0x48>
            AudioPlaySize = AUDIO_BUFFER_SIZE;
 8026b1e:	4b13      	ldr	r3, [pc, #76]	; (8026b6c <AUDIO_OUT_TransferComplete_CallBack+0x8c>)
 8026b20:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8026b24:	801a      	strh	r2, [r3, #0]
 8026b26:	e004      	b.n	8026b32 <AUDIO_OUT_TransferComplete_CallBack+0x52>
        } else {
            AudioPlaySize = AUDIO_SAMPLE_SIZE;
 8026b28:	4b0d      	ldr	r3, [pc, #52]	; (8026b60 <AUDIO_OUT_TransferComplete_CallBack+0x80>)
 8026b2a:	681b      	ldr	r3, [r3, #0]
 8026b2c:	b29a      	uxth	r2, r3
 8026b2e:	4b0f      	ldr	r3, [pc, #60]	; (8026b6c <AUDIO_OUT_TransferComplete_CallBack+0x8c>)
 8026b30:	801a      	strh	r2, [r3, #0]
        }

        /* Start playing Wave again*/
        AUDIO_OUT_ChangeBuffer((uint16_t*) AUDIO_SAMPLE, AudioPlaySize);
 8026b32:	4b0e      	ldr	r3, [pc, #56]	; (8026b6c <AUDIO_OUT_TransferComplete_CallBack+0x8c>)
 8026b34:	881b      	ldrh	r3, [r3, #0]
 8026b36:	4619      	mov	r1, r3
 8026b38:	480b      	ldr	r0, [pc, #44]	; (8026b68 <AUDIO_OUT_TransferComplete_CallBack+0x88>)
 8026b3a:	f7ff ff39 	bl	80269b0 <AUDIO_OUT_ChangeBuffer>
    }

    AudioPlayDone = (AudioPlaySize == AudioRemSize);
 8026b3e:	4b0b      	ldr	r3, [pc, #44]	; (8026b6c <AUDIO_OUT_TransferComplete_CallBack+0x8c>)
 8026b40:	881b      	ldrh	r3, [r3, #0]
 8026b42:	461a      	mov	r2, r3
 8026b44:	4b07      	ldr	r3, [pc, #28]	; (8026b64 <AUDIO_OUT_TransferComplete_CallBack+0x84>)
 8026b46:	681b      	ldr	r3, [r3, #0]
 8026b48:	429a      	cmp	r2, r3
 8026b4a:	bf0c      	ite	eq
 8026b4c:	2301      	moveq	r3, #1
 8026b4e:	2300      	movne	r3, #0
 8026b50:	b2db      	uxtb	r3, r3
 8026b52:	461a      	mov	r2, r3
 8026b54:	4b01      	ldr	r3, [pc, #4]	; (8026b5c <AUDIO_OUT_TransferComplete_CallBack+0x7c>)
 8026b56:	701a      	strb	r2, [r3, #0]
}
 8026b58:	bf00      	nop
 8026b5a:	bd80      	pop	{r7, pc}
 8026b5c:	20000e35 	.word	0x20000e35
 8026b60:	0804412c 	.word	0x0804412c
 8026b64:	20000e38 	.word	0x20000e38
 8026b68:	08044130 	.word	0x08044130
 8026b6c:	20000e36 	.word	0x20000e36

08026b70 <AUDIO_OUT_HalfTransfer_CallBack>:

/**
 * @brief  Manages the DMA Half Transfer complete event.
 */
__weak void AUDIO_OUT_HalfTransfer_CallBack(void) {
 8026b70:	b480      	push	{r7}
 8026b72:	af00      	add	r7, sp, #0
    // check remaining data
    if (AudioRemSize > AUDIO_BUFFER_SIZE) {
 8026b74:	4b0e      	ldr	r3, [pc, #56]	; (8026bb0 <AUDIO_OUT_HalfTransfer_CallBack+0x40>)
 8026b76:	681b      	ldr	r3, [r3, #0]
 8026b78:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8026b7c:	d90a      	bls.n	8026b94 <AUDIO_OUT_HalfTransfer_CallBack+0x24>
        /* Get total data to be played */
        AudioPlaySize = AUDIO_BUFFER_SIZE;
 8026b7e:	4b0d      	ldr	r3, [pc, #52]	; (8026bb4 <AUDIO_OUT_HalfTransfer_CallBack+0x44>)
 8026b80:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8026b84:	801a      	strh	r2, [r3, #0]
        /* Get remaining data */
        AudioRemSize -= AUDIO_BUFFER_SIZE;
 8026b86:	4b0a      	ldr	r3, [pc, #40]	; (8026bb0 <AUDIO_OUT_HalfTransfer_CallBack+0x40>)
 8026b88:	681b      	ldr	r3, [r3, #0]
 8026b8a:	f5a3 5380 	sub.w	r3, r3, #4096	; 0x1000
 8026b8e:	4a08      	ldr	r2, [pc, #32]	; (8026bb0 <AUDIO_OUT_HalfTransfer_CallBack+0x40>)
 8026b90:	6013      	str	r3, [r2, #0]
        /* Get total data to be played */
        if (!AudioPlayDone) {
            AudioPlaySize = AudioRemSize;
        }
    }
}
 8026b92:	e008      	b.n	8026ba6 <AUDIO_OUT_HalfTransfer_CallBack+0x36>
        if (!AudioPlayDone) {
 8026b94:	4b08      	ldr	r3, [pc, #32]	; (8026bb8 <AUDIO_OUT_HalfTransfer_CallBack+0x48>)
 8026b96:	781b      	ldrb	r3, [r3, #0]
 8026b98:	2b00      	cmp	r3, #0
 8026b9a:	d104      	bne.n	8026ba6 <AUDIO_OUT_HalfTransfer_CallBack+0x36>
            AudioPlaySize = AudioRemSize;
 8026b9c:	4b04      	ldr	r3, [pc, #16]	; (8026bb0 <AUDIO_OUT_HalfTransfer_CallBack+0x40>)
 8026b9e:	681b      	ldr	r3, [r3, #0]
 8026ba0:	b29a      	uxth	r2, r3
 8026ba2:	4b04      	ldr	r3, [pc, #16]	; (8026bb4 <AUDIO_OUT_HalfTransfer_CallBack+0x44>)
 8026ba4:	801a      	strh	r2, [r3, #0]
}
 8026ba6:	bf00      	nop
 8026ba8:	46bd      	mov	sp, r7
 8026baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8026bae:	4770      	bx	lr
 8026bb0:	20000e38 	.word	0x20000e38
 8026bb4:	20000e36 	.word	0x20000e36
 8026bb8:	20000e35 	.word	0x20000e35

08026bbc <HAL_I2S_TxCpltCallback>:

/**
 * @brief  Tx Transfer completed callbacks.
 * @param  hi2s: I2S handle
 */
void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s) {
 8026bbc:	b580      	push	{r7, lr}
 8026bbe:	b082      	sub	sp, #8
 8026bc0:	af00      	add	r7, sp, #0
 8026bc2:	6078      	str	r0, [r7, #4]
    if (hi2s->Instance == I2S) {
 8026bc4:	687b      	ldr	r3, [r7, #4]
 8026bc6:	681b      	ldr	r3, [r3, #0]
 8026bc8:	4a04      	ldr	r2, [pc, #16]	; (8026bdc <HAL_I2S_TxCpltCallback+0x20>)
 8026bca:	4293      	cmp	r3, r2
 8026bcc:	d101      	bne.n	8026bd2 <HAL_I2S_TxCpltCallback+0x16>
        /* Call the user function which will manage directly transfer complete */
        AUDIO_OUT_TransferComplete_CallBack();
 8026bce:	f7ff ff87 	bl	8026ae0 <AUDIO_OUT_TransferComplete_CallBack>
    }
}
 8026bd2:	bf00      	nop
 8026bd4:	3708      	adds	r7, #8
 8026bd6:	46bd      	mov	sp, r7
 8026bd8:	bd80      	pop	{r7, pc}
 8026bda:	bf00      	nop
 8026bdc:	40003c00 	.word	0x40003c00

08026be0 <HAL_I2S_TxHalfCpltCallback>:

/**
 * @brief  Tx Half Transfer completed callbacks.
 * @param  hi2s: I2S handle
 */
void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s) {
 8026be0:	b580      	push	{r7, lr}
 8026be2:	b082      	sub	sp, #8
 8026be4:	af00      	add	r7, sp, #0
 8026be6:	6078      	str	r0, [r7, #4]
    if (hi2s->Instance == I2S) {
 8026be8:	687b      	ldr	r3, [r7, #4]
 8026bea:	681b      	ldr	r3, [r3, #0]
 8026bec:	4a04      	ldr	r2, [pc, #16]	; (8026c00 <HAL_I2S_TxHalfCpltCallback+0x20>)
 8026bee:	4293      	cmp	r3, r2
 8026bf0:	d101      	bne.n	8026bf6 <HAL_I2S_TxHalfCpltCallback+0x16>
        /* Manage the remaining file size and new address offset: This function should
         be coded by user (its prototype is already declared in stm32f4_discovery_audio.h) */
        AUDIO_OUT_HalfTransfer_CallBack();
 8026bf2:	f7ff ffbd 	bl	8026b70 <AUDIO_OUT_HalfTransfer_CallBack>
    }
}
 8026bf6:	bf00      	nop
 8026bf8:	3708      	adds	r7, #8
 8026bfa:	46bd      	mov	sp, r7
 8026bfc:	bd80      	pop	{r7, pc}
 8026bfe:	bf00      	nop
 8026c00:	40003c00 	.word	0x40003c00

08026c04 <AUDIO_OUT_Init>:
 *                       OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO .
 * @param  Volume: Initial volume level (from 0 (Mute) to 100 (Max))
 * @param  AudioFreq: Audio frequency used to play the audio stream.
 * @retval AUDIO_OK if correct communication, else wrong communication
 */
static uint8_t AUDIO_OUT_Init(uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq) {
 8026c04:	b580      	push	{r7, lr}
 8026c06:	b084      	sub	sp, #16
 8026c08:	af00      	add	r7, sp, #0
 8026c0a:	4603      	mov	r3, r0
 8026c0c:	603a      	str	r2, [r7, #0]
 8026c0e:	80fb      	strh	r3, [r7, #6]
 8026c10:	460b      	mov	r3, r1
 8026c12:	717b      	strb	r3, [r7, #5]
    uint8_t ret = AUDIO_OK;
 8026c14:	2300      	movs	r3, #0
 8026c16:	73fb      	strb	r3, [r7, #15]

    /* PLL clock is set depending by the AudioFreq (44.1khz vs 48khz groups) */
    AUDIO_OUT_ClockConfig(&hi2s3, AudioFreq, NULL);
 8026c18:	2200      	movs	r2, #0
 8026c1a:	6839      	ldr	r1, [r7, #0]
 8026c1c:	4816      	ldr	r0, [pc, #88]	; (8026c78 <AUDIO_OUT_Init+0x74>)
 8026c1e:	f7ff ff01 	bl	8026a24 <AUDIO_OUT_ClockConfig>

    /* I2S data transfer preparation:
     Prepare the Media to be used for the audio transfer from memory to I2S peripheral */
    if (HAL_I2S_GetState(&hi2s3) == HAL_I2S_STATE_RESET) {
 8026c22:	4815      	ldr	r0, [pc, #84]	; (8026c78 <AUDIO_OUT_Init+0x74>)
 8026c24:	f00c fb9a 	bl	803335c <HAL_I2S_GetState>
 8026c28:	4603      	mov	r3, r0
 8026c2a:	2b00      	cmp	r3, #0
 8026c2c:	d103      	bne.n	8026c36 <AUDIO_OUT_Init+0x32>
        /* Init the I2S MSP: this __weak function can be redefined by the application*/
        AUDIO_OUT_MspInit(&hi2s3, NULL);
 8026c2e:	2100      	movs	r1, #0
 8026c30:	4811      	ldr	r0, [pc, #68]	; (8026c78 <AUDIO_OUT_Init+0x74>)
 8026c32:	f7ff ff49 	bl	8026ac8 <AUDIO_OUT_MspInit>
    }

    /* I2S data transfer preparation:
     Prepare the Media to be used for the audio transfer from memory to I2S peripheral */
    /* Configure the I2S peripheral */
    if (I2S3_Init(AudioFreq) != AUDIO_OK) {
 8026c36:	6838      	ldr	r0, [r7, #0]
 8026c38:	f000 f848 	bl	8026ccc <I2S3_Init>
 8026c3c:	4603      	mov	r3, r0
 8026c3e:	2b00      	cmp	r3, #0
 8026c40:	d001      	beq.n	8026c46 <AUDIO_OUT_Init+0x42>
        ret = AUDIO_ERROR;
 8026c42:	2301      	movs	r3, #1
 8026c44:	73fb      	strb	r3, [r7, #15]
    }

    if (ret == AUDIO_OK) {
 8026c46:	7bfb      	ldrb	r3, [r7, #15]
 8026c48:	2b00      	cmp	r3, #0
 8026c4a:	d110      	bne.n	8026c6e <AUDIO_OUT_Init+0x6a>
        /* Retieve audio codec identifier */
        if (((cs43l22_ReadID(AUDIO_I2C_ADDRESS)) & CS43L22_ID_MASK) == CS43L22_ID) {
 8026c4c:	2094      	movs	r0, #148	; 0x94
 8026c4e:	f7fc ffab 	bl	8023ba8 <cs43l22_ReadID>
 8026c52:	4603      	mov	r3, r0
 8026c54:	f003 03f8 	and.w	r3, r3, #248	; 0xf8
 8026c58:	2be0      	cmp	r3, #224	; 0xe0
 8026c5a:	d106      	bne.n	8026c6a <AUDIO_OUT_Init+0x66>
            /* Initialize the audio */
            cs43l22_Init(AUDIO_I2C_ADDRESS, OutputDevice, Volume, AudioFreq);
 8026c5c:	797a      	ldrb	r2, [r7, #5]
 8026c5e:	88f9      	ldrh	r1, [r7, #6]
 8026c60:	683b      	ldr	r3, [r7, #0]
 8026c62:	2094      	movs	r0, #148	; 0x94
 8026c64:	f7fc feb8 	bl	80239d8 <cs43l22_Init>
 8026c68:	e001      	b.n	8026c6e <AUDIO_OUT_Init+0x6a>
        } else {
            ret = AUDIO_ERROR;
 8026c6a:	2301      	movs	r3, #1
 8026c6c:	73fb      	strb	r3, [r7, #15]
        }
    }

    return ret;
 8026c6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8026c70:	4618      	mov	r0, r3
 8026c72:	3710      	adds	r7, #16
 8026c74:	46bd      	mov	sp, r7
 8026c76:	bd80      	pop	{r7, pc}
 8026c78:	200089c0 	.word	0x200089c0

08026c7c <AUDIO_OUT_Play>:
 * @brief  Starts playing audio stream from a data buffer for a determined size.
 * @param  pBuffer: Pointer to the buffer
 * @param  Size: Number of audio data BYTES.
 * @retval AUDIO_OK if correct communication, else wrong communication
 */
static uint8_t AUDIO_OUT_Play(uint16_t *pBuffer, uint32_t Size) {
 8026c7c:	b580      	push	{r7, lr}
 8026c7e:	b082      	sub	sp, #8
 8026c80:	af00      	add	r7, sp, #0
 8026c82:	6078      	str	r0, [r7, #4]
 8026c84:	6039      	str	r1, [r7, #0]
    /* Call the audio Codec Play function */
    if (cs43l22_Play(AUDIO_I2C_ADDRESS, pBuffer, Size) != 0) {
 8026c86:	683b      	ldr	r3, [r7, #0]
 8026c88:	b29b      	uxth	r3, r3
 8026c8a:	461a      	mov	r2, r3
 8026c8c:	6879      	ldr	r1, [r7, #4]
 8026c8e:	2094      	movs	r0, #148	; 0x94
 8026c90:	f7fc ffa2 	bl	8023bd8 <cs43l22_Play>
 8026c94:	4603      	mov	r3, r0
 8026c96:	2b00      	cmp	r3, #0
 8026c98:	d001      	beq.n	8026c9e <AUDIO_OUT_Play+0x22>
        return AUDIO_ERROR;
 8026c9a:	2301      	movs	r3, #1
 8026c9c:	e00f      	b.n	8026cbe <AUDIO_OUT_Play+0x42>
    } else {
        /* Update the Media layer and enable it for play */

        HAL_I2S_Transmit_DMA(&hi2s3, pBuffer, DMA_MAX(Size/AUDIODATA_SIZE));
 8026c9e:	683b      	ldr	r3, [r7, #0]
 8026ca0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8026ca4:	d203      	bcs.n	8026cae <AUDIO_OUT_Play+0x32>
 8026ca6:	683b      	ldr	r3, [r7, #0]
 8026ca8:	085b      	lsrs	r3, r3, #1
 8026caa:	b29b      	uxth	r3, r3
 8026cac:	e001      	b.n	8026cb2 <AUDIO_OUT_Play+0x36>
 8026cae:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8026cb2:	461a      	mov	r2, r3
 8026cb4:	6879      	ldr	r1, [r7, #4]
 8026cb6:	4804      	ldr	r0, [pc, #16]	; (8026cc8 <AUDIO_OUT_Play+0x4c>)
 8026cb8:	f00c fa88 	bl	80331cc <HAL_I2S_Transmit_DMA>
        /* Return AUDIO_OK when all operations are correctly done */
        return AUDIO_OK;
 8026cbc:	2300      	movs	r3, #0
    }
}
 8026cbe:	4618      	mov	r0, r3
 8026cc0:	3708      	adds	r7, #8
 8026cc2:	46bd      	mov	sp, r7
 8026cc4:	bd80      	pop	{r7, pc}
 8026cc6:	bf00      	nop
 8026cc8:	200089c0 	.word	0x200089c0

08026ccc <I2S3_Init>:

/**
 * @brief  Initializes the Audio Codec audio interface (I2S).
 * @param  AudioFreq: Audio frequency to be configured for the I2S peripheral.
 */
static uint8_t I2S3_Init(uint32_t AudioFreq) {
 8026ccc:	b580      	push	{r7, lr}
 8026cce:	b082      	sub	sp, #8
 8026cd0:	af00      	add	r7, sp, #0
 8026cd2:	6078      	str	r0, [r7, #4]
    /* Disable I2S block */
    __HAL_I2S_DISABLE(&hi2s3);
 8026cd4:	4b15      	ldr	r3, [pc, #84]	; (8026d2c <I2S3_Init+0x60>)
 8026cd6:	681b      	ldr	r3, [r3, #0]
 8026cd8:	69da      	ldr	r2, [r3, #28]
 8026cda:	4b14      	ldr	r3, [pc, #80]	; (8026d2c <I2S3_Init+0x60>)
 8026cdc:	681b      	ldr	r3, [r3, #0]
 8026cde:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8026ce2:	61da      	str	r2, [r3, #28]

    /* I2S3 peripheral configuration */
    hi2s3.Init.AudioFreq = AudioFreq;
 8026ce4:	4a11      	ldr	r2, [pc, #68]	; (8026d2c <I2S3_Init+0x60>)
 8026ce6:	687b      	ldr	r3, [r7, #4]
 8026ce8:	6153      	str	r3, [r2, #20]
    hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8026cea:	4b10      	ldr	r3, [pc, #64]	; (8026d2c <I2S3_Init+0x60>)
 8026cec:	2200      	movs	r2, #0
 8026cee:	61da      	str	r2, [r3, #28]
    hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8026cf0:	4b0e      	ldr	r3, [pc, #56]	; (8026d2c <I2S3_Init+0x60>)
 8026cf2:	2200      	movs	r2, #0
 8026cf4:	619a      	str	r2, [r3, #24]
    // FIXME: Why it works on I2S_DATAFORMAT_32B? It should be I2S_DATAFORMAT_16B
    //	hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
    hi2s3.Init.DataFormat = I2S_DATAFORMAT_32B;
 8026cf6:	4b0d      	ldr	r3, [pc, #52]	; (8026d2c <I2S3_Init+0x60>)
 8026cf8:	2205      	movs	r2, #5
 8026cfa:	60da      	str	r2, [r3, #12]
    hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8026cfc:	4b0b      	ldr	r3, [pc, #44]	; (8026d2c <I2S3_Init+0x60>)
 8026cfe:	f44f 7200 	mov.w	r2, #512	; 0x200
 8026d02:	611a      	str	r2, [r3, #16]
    hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8026d04:	4b09      	ldr	r3, [pc, #36]	; (8026d2c <I2S3_Init+0x60>)
 8026d06:	f44f 7200 	mov.w	r2, #512	; 0x200
 8026d0a:	605a      	str	r2, [r3, #4]
    hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8026d0c:	4b07      	ldr	r3, [pc, #28]	; (8026d2c <I2S3_Init+0x60>)
 8026d0e:	2200      	movs	r2, #0
 8026d10:	609a      	str	r2, [r3, #8]
    /* Initialize the I2S peripheral with the structure above */
    if (HAL_I2S_Init(&hi2s3) != HAL_OK) {
 8026d12:	4806      	ldr	r0, [pc, #24]	; (8026d2c <I2S3_Init+0x60>)
 8026d14:	f00c f8f8 	bl	8032f08 <HAL_I2S_Init>
 8026d18:	4603      	mov	r3, r0
 8026d1a:	2b00      	cmp	r3, #0
 8026d1c:	d001      	beq.n	8026d22 <I2S3_Init+0x56>
        return AUDIO_ERROR;
 8026d1e:	2301      	movs	r3, #1
 8026d20:	e000      	b.n	8026d24 <I2S3_Init+0x58>
    } else {
        return AUDIO_OK;
 8026d22:	2300      	movs	r3, #0
    }
}
 8026d24:	4618      	mov	r0, r3
 8026d26:	3708      	adds	r7, #8
 8026d28:	46bd      	mov	sp, r7
 8026d2a:	bd80      	pop	{r7, pc}
 8026d2c:	200089c0 	.word	0x200089c0

08026d30 <lock>:

static void lock(void) {
 8026d30:	b580      	push	{r7, lr}
 8026d32:	af00      	add	r7, sp, #0
    osMutexAcquire(AudioMutexHandle, osWaitForever);
 8026d34:	4b04      	ldr	r3, [pc, #16]	; (8026d48 <lock+0x18>)
 8026d36:	681b      	ldr	r3, [r3, #0]
 8026d38:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8026d3c:	4618      	mov	r0, r3
 8026d3e:	f011 f85f 	bl	8037e00 <osMutexAcquire>
}
 8026d42:	bf00      	nop
 8026d44:	bd80      	pop	{r7, pc}
 8026d46:	bf00      	nop
 8026d48:	20008a14 	.word	0x20008a14

08026d4c <unlock>:

static void unlock(void) {
 8026d4c:	b580      	push	{r7, lr}
 8026d4e:	af00      	add	r7, sp, #0
    osMutexRelease(AudioMutexHandle);
 8026d50:	4b03      	ldr	r3, [pc, #12]	; (8026d60 <unlock+0x14>)
 8026d52:	681b      	ldr	r3, [r3, #0]
 8026d54:	4618      	mov	r0, r3
 8026d56:	f011 f8b1 	bl	8037ebc <osMutexRelease>
}
 8026d5a:	bf00      	nop
 8026d5c:	bd80      	pop	{r7, pc}
 8026d5e:	bf00      	nop
 8026d60:	20008a14 	.word	0x20008a14

08026d64 <Finger_Init>:
/* Private functions ----------------------------------------------------------*/
static void lock(void);
static void unlock(void);

/* Public functions implementation --------------------------------------------*/
void Finger_Init(void) {
 8026d64:	b580      	push	{r7, lr}
 8026d66:	b082      	sub	sp, #8
 8026d68:	af00      	add	r7, sp, #0
    uint8_t verified = 0;
 8026d6a:	2300      	movs	r3, #0
 8026d6c:	71fb      	strb	r3, [r7, #7]

    // Inititalize Module
    do {
        LOG_StrLn("Finger:Init");
 8026d6e:	4813      	ldr	r0, [pc, #76]	; (8026dbc <Finger_Init+0x58>)
 8026d70:	f017 fbcc 	bl	803e50c <LOG_StrLn>

        // mosfet control
        HAL_GPIO_WritePin(EXT_FINGER_SENSING_PWR_GPIO_Port, EXT_FINGER_SENSING_PWR_Pin, 0);
 8026d74:	2200      	movs	r2, #0
 8026d76:	2108      	movs	r1, #8
 8026d78:	4811      	ldr	r0, [pc, #68]	; (8026dc0 <Finger_Init+0x5c>)
 8026d7a:	f009 f991 	bl	80300a0 <HAL_GPIO_WritePin>
        _DelayMS(100);
 8026d7e:	2064      	movs	r0, #100	; 0x64
 8026d80:	f018 fda4 	bl	803f8cc <_DelayMS>
        HAL_GPIO_WritePin(EXT_FINGER_SENSING_PWR_GPIO_Port, EXT_FINGER_SENSING_PWR_Pin, 1);
 8026d84:	2201      	movs	r2, #1
 8026d86:	2108      	movs	r1, #8
 8026d88:	480d      	ldr	r0, [pc, #52]	; (8026dc0 <Finger_Init+0x5c>)
 8026d8a:	f009 f989 	bl	80300a0 <HAL_GPIO_WritePin>
        _DelayMS(500);
 8026d8e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8026d92:	f018 fd9b 	bl	803f8cc <_DelayMS>

        // verify password and check hardware
        lock();
 8026d96:	f000 fa3f 	bl	8027218 <lock>
        verified = FZ3387_verifyPassword();
 8026d9a:	f7fd fb05 	bl	80243a8 <FZ3387_verifyPassword>
 8026d9e:	4603      	mov	r3, r0
 8026da0:	71fb      	strb	r3, [r7, #7]
        unlock();
 8026da2:	f000 fa49 	bl	8027238 <unlock>

        _DelayMS(500);
 8026da6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8026daa:	f018 fd8f 	bl	803f8cc <_DelayMS>
    } while (!verified);
 8026dae:	79fb      	ldrb	r3, [r7, #7]
 8026db0:	2b00      	cmp	r3, #0
 8026db2:	d0dc      	beq.n	8026d6e <Finger_Init+0xa>
}
 8026db4:	bf00      	nop
 8026db6:	3708      	adds	r7, #8
 8026db8:	46bd      	mov	sp, r7
 8026dba:	bd80      	pop	{r7, pc}
 8026dbc:	0804367c 	.word	0x0804367c
 8026dc0:	40020800 	.word	0x40020800

08026dc4 <Finger_Enroll>:

uint8_t Finger_Enroll(uint8_t id) {
 8026dc4:	b580      	push	{r7, lr}
 8026dc6:	b088      	sub	sp, #32
 8026dc8:	af00      	add	r7, sp, #0
 8026dca:	4603      	mov	r3, r0
 8026dcc:	71fb      	strb	r3, [r7, #7]
    const TickType_t scan_time = (FINGER_SCAN_TIMEOUT);
 8026dce:	f242 7310 	movw	r3, #10000	; 0x2710
 8026dd2:	61bb      	str	r3, [r7, #24]
    TickType_t tick;
    int p;
    uint8_t timeout, error = 0;
 8026dd4:	2300      	movs	r3, #0
 8026dd6:	77fb      	strb	r3, [r7, #31]

    lock();
 8026dd8:	f000 fa1e 	bl	8027218 <lock>
    if (!error) {
 8026ddc:	7ffb      	ldrb	r3, [r7, #31]
 8026dde:	2b00      	cmp	r3, #0
 8026de0:	d12a      	bne.n	8026e38 <Finger_Enroll+0x74>
        // check number of stored id
        p = FZ3387_getTemplateCount();
 8026de2:	f7fd fbd5 	bl	8024590 <FZ3387_getTemplateCount>
 8026de6:	4603      	mov	r3, r0
 8026de8:	617b      	str	r3, [r7, #20]
        // check response
        switch (p) {
 8026dea:	697b      	ldr	r3, [r7, #20]
 8026dec:	2b00      	cmp	r3, #0
 8026dee:	d002      	beq.n	8026df6 <Finger_Enroll+0x32>
 8026df0:	2b01      	cmp	r3, #1
 8026df2:	d004      	beq.n	8026dfe <Finger_Enroll+0x3a>
 8026df4:	e007      	b.n	8026e06 <Finger_Enroll+0x42>
            case FINGERPRINT_OK:
                LOG_StrLn("Retrieve OK");
 8026df6:	48a9      	ldr	r0, [pc, #676]	; (802709c <Finger_Enroll+0x2d8>)
 8026df8:	f017 fb88 	bl	803e50c <LOG_StrLn>
                break;
 8026dfc:	e007      	b.n	8026e0e <Finger_Enroll+0x4a>
            case FINGERPRINT_PACKETRECIEVEERR:
                LOG_StrLn("Communication error");
 8026dfe:	48a8      	ldr	r0, [pc, #672]	; (80270a0 <Finger_Enroll+0x2dc>)
 8026e00:	f017 fb84 	bl	803e50c <LOG_StrLn>
                break;
 8026e04:	e003      	b.n	8026e0e <Finger_Enroll+0x4a>
            default:
                LOG_StrLn("Unknown error");
 8026e06:	48a7      	ldr	r0, [pc, #668]	; (80270a4 <Finger_Enroll+0x2e0>)
 8026e08:	f017 fb80 	bl	803e50c <LOG_StrLn>
                break;
 8026e0c:	bf00      	nop
        }

        LOG_Str("TemplateCount = ");
 8026e0e:	48a6      	ldr	r0, [pc, #664]	; (80270a8 <Finger_Enroll+0x2e4>)
 8026e10:	f017 fb64 	bl	803e4dc <LOG_Str>
        LOG_Int(finger.templateCount);
 8026e14:	4ba5      	ldr	r3, [pc, #660]	; (80270ac <Finger_Enroll+0x2e8>)
 8026e16:	889b      	ldrh	r3, [r3, #4]
 8026e18:	4618      	mov	r0, r3
 8026e1a:	f017 faf1 	bl	803e400 <LOG_Int>
        LOG_Enter();
 8026e1e:	f017 fae3 	bl	803e3e8 <LOG_Enter>

        error = (p != FINGERPRINT_OK) || (finger.templateCount >= FINGER_USER_MAX);
 8026e22:	697b      	ldr	r3, [r7, #20]
 8026e24:	2b00      	cmp	r3, #0
 8026e26:	d103      	bne.n	8026e30 <Finger_Enroll+0x6c>
 8026e28:	4ba0      	ldr	r3, [pc, #640]	; (80270ac <Finger_Enroll+0x2e8>)
 8026e2a:	889b      	ldrh	r3, [r3, #4]
 8026e2c:	2b04      	cmp	r3, #4
 8026e2e:	d901      	bls.n	8026e34 <Finger_Enroll+0x70>
 8026e30:	2301      	movs	r3, #1
 8026e32:	e000      	b.n	8026e36 <Finger_Enroll+0x72>
 8026e34:	2300      	movs	r3, #0
 8026e36:	77fb      	strb	r3, [r7, #31]
    }

    if (!error) {
 8026e38:	7ffb      	ldrb	r3, [r7, #31]
 8026e3a:	2b00      	cmp	r3, #0
 8026e3c:	d15a      	bne.n	8026ef4 <Finger_Enroll+0x130>
        //  Take Image
        LOG_Str("\nWaiting for valid finger to enroll as #");
 8026e3e:	489c      	ldr	r0, [pc, #624]	; (80270b0 <Finger_Enroll+0x2ec>)
 8026e40:	f017 fb4c 	bl	803e4dc <LOG_Str>
        LOG_Int(id);
 8026e44:	79fb      	ldrb	r3, [r7, #7]
 8026e46:	4618      	mov	r0, r3
 8026e48:	f017 fada 	bl	803e400 <LOG_Int>
        LOG_Enter();
 8026e4c:	f017 facc 	bl	803e3e8 <LOG_Enter>

        // set timeout guard
        tick = _GetTickMS();
 8026e50:	f018 fd47 	bl	803f8e2 <_GetTickMS>
 8026e54:	6138      	str	r0, [r7, #16]
        do {
            // handle timeout
            timeout = ((_GetTickMS() - tick) > scan_time);
 8026e56:	f018 fd44 	bl	803f8e2 <_GetTickMS>
 8026e5a:	4602      	mov	r2, r0
 8026e5c:	693b      	ldr	r3, [r7, #16]
 8026e5e:	1ad3      	subs	r3, r2, r3
 8026e60:	69ba      	ldr	r2, [r7, #24]
 8026e62:	429a      	cmp	r2, r3
 8026e64:	bf34      	ite	cc
 8026e66:	2301      	movcc	r3, #1
 8026e68:	2300      	movcs	r3, #0
 8026e6a:	b2db      	uxtb	r3, r3
 8026e6c:	73fb      	strb	r3, [r7, #15]

            // send command
            _LedToggle();
 8026e6e:	f018 fd51 	bl	803f914 <_LedToggle>
            HMI1.d.status.finger = !HMI1.d.status.finger;
 8026e72:	4b90      	ldr	r3, [pc, #576]	; (80270b4 <Finger_Enroll+0x2f0>)
 8026e74:	791b      	ldrb	r3, [r3, #4]
 8026e76:	2b00      	cmp	r3, #0
 8026e78:	bf0c      	ite	eq
 8026e7a:	2301      	moveq	r3, #1
 8026e7c:	2300      	movne	r3, #0
 8026e7e:	b2db      	uxtb	r3, r3
 8026e80:	461a      	mov	r2, r3
 8026e82:	4b8c      	ldr	r3, [pc, #560]	; (80270b4 <Finger_Enroll+0x2f0>)
 8026e84:	711a      	strb	r2, [r3, #4]
            p = FZ3387_getImage();
 8026e86:	f7fd fabb 	bl	8024400 <FZ3387_getImage>
 8026e8a:	4603      	mov	r3, r0
 8026e8c:	617b      	str	r3, [r7, #20]

            // check response
            switch (p) {
 8026e8e:	697b      	ldr	r3, [r7, #20]
 8026e90:	2b03      	cmp	r3, #3
 8026e92:	d81b      	bhi.n	8026ecc <Finger_Enroll+0x108>
 8026e94:	a201      	add	r2, pc, #4	; (adr r2, 8026e9c <Finger_Enroll+0xd8>)
 8026e96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8026e9a:	bf00      	nop
 8026e9c:	08026ead 	.word	0x08026ead
 8026ea0:	08026ebd 	.word	0x08026ebd
 8026ea4:	08026eb5 	.word	0x08026eb5
 8026ea8:	08026ec5 	.word	0x08026ec5
                case FINGERPRINT_OK:
                    LOG_StrLn("Image taken");
 8026eac:	4882      	ldr	r0, [pc, #520]	; (80270b8 <Finger_Enroll+0x2f4>)
 8026eae:	f017 fb2d 	bl	803e50c <LOG_StrLn>
                    break;
 8026eb2:	e00f      	b.n	8026ed4 <Finger_Enroll+0x110>
                case FINGERPRINT_NOFINGER:
                    LOG_StrLn(".");
 8026eb4:	4881      	ldr	r0, [pc, #516]	; (80270bc <Finger_Enroll+0x2f8>)
 8026eb6:	f017 fb29 	bl	803e50c <LOG_StrLn>
                    break;
 8026eba:	e00b      	b.n	8026ed4 <Finger_Enroll+0x110>
                case FINGERPRINT_PACKETRECIEVEERR:
                    LOG_StrLn("Communication error");
 8026ebc:	4878      	ldr	r0, [pc, #480]	; (80270a0 <Finger_Enroll+0x2dc>)
 8026ebe:	f017 fb25 	bl	803e50c <LOG_StrLn>
                    break;
 8026ec2:	e007      	b.n	8026ed4 <Finger_Enroll+0x110>
                case FINGERPRINT_IMAGEFAIL:
                    LOG_StrLn("Imaging error");
 8026ec4:	487e      	ldr	r0, [pc, #504]	; (80270c0 <Finger_Enroll+0x2fc>)
 8026ec6:	f017 fb21 	bl	803e50c <LOG_StrLn>
                    break;
 8026eca:	e003      	b.n	8026ed4 <Finger_Enroll+0x110>
                default:
                    LOG_StrLn("Unknown error");
 8026ecc:	4875      	ldr	r0, [pc, #468]	; (80270a4 <Finger_Enroll+0x2e0>)
 8026ece:	f017 fb1d 	bl	803e50c <LOG_StrLn>
                    break;
 8026ed2:	bf00      	nop
            }
        } while (p != FINGERPRINT_OK && !timeout);
 8026ed4:	697b      	ldr	r3, [r7, #20]
 8026ed6:	2b00      	cmp	r3, #0
 8026ed8:	d002      	beq.n	8026ee0 <Finger_Enroll+0x11c>
 8026eda:	7bfb      	ldrb	r3, [r7, #15]
 8026edc:	2b00      	cmp	r3, #0
 8026ede:	d0ba      	beq.n	8026e56 <Finger_Enroll+0x92>

        error = (p != FINGERPRINT_OK) || timeout;
 8026ee0:	697b      	ldr	r3, [r7, #20]
 8026ee2:	2b00      	cmp	r3, #0
 8026ee4:	d102      	bne.n	8026eec <Finger_Enroll+0x128>
 8026ee6:	7bfb      	ldrb	r3, [r7, #15]
 8026ee8:	2b00      	cmp	r3, #0
 8026eea:	d001      	beq.n	8026ef0 <Finger_Enroll+0x12c>
 8026eec:	2301      	movs	r3, #1
 8026eee:	e000      	b.n	8026ef2 <Finger_Enroll+0x12e>
 8026ef0:	2300      	movs	r3, #0
 8026ef2:	77fb      	strb	r3, [r7, #31]
    }

    if (!error) {
 8026ef4:	7ffb      	ldrb	r3, [r7, #31]
 8026ef6:	2b00      	cmp	r3, #0
 8026ef8:	d155      	bne.n	8026fa6 <Finger_Enroll+0x1e2>
        //	put image to buffer 1
        p = FZ3387_image2Tz(1);
 8026efa:	2001      	movs	r0, #1
 8026efc:	f7fd fa8f 	bl	802441e <FZ3387_image2Tz>
 8026f00:	4603      	mov	r3, r0
 8026f02:	617b      	str	r3, [r7, #20]
        switch (p) {
 8026f04:	697b      	ldr	r3, [r7, #20]
 8026f06:	2b15      	cmp	r3, #21
 8026f08:	d842      	bhi.n	8026f90 <Finger_Enroll+0x1cc>
 8026f0a:	a201      	add	r2, pc, #4	; (adr r2, 8026f10 <Finger_Enroll+0x14c>)
 8026f0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8026f10:	08026f69 	.word	0x08026f69
 8026f14:	08026f79 	.word	0x08026f79
 8026f18:	08026f91 	.word	0x08026f91
 8026f1c:	08026f91 	.word	0x08026f91
 8026f20:	08026f91 	.word	0x08026f91
 8026f24:	08026f91 	.word	0x08026f91
 8026f28:	08026f71 	.word	0x08026f71
 8026f2c:	08026f81 	.word	0x08026f81
 8026f30:	08026f91 	.word	0x08026f91
 8026f34:	08026f91 	.word	0x08026f91
 8026f38:	08026f91 	.word	0x08026f91
 8026f3c:	08026f91 	.word	0x08026f91
 8026f40:	08026f91 	.word	0x08026f91
 8026f44:	08026f91 	.word	0x08026f91
 8026f48:	08026f91 	.word	0x08026f91
 8026f4c:	08026f91 	.word	0x08026f91
 8026f50:	08026f91 	.word	0x08026f91
 8026f54:	08026f91 	.word	0x08026f91
 8026f58:	08026f91 	.word	0x08026f91
 8026f5c:	08026f91 	.word	0x08026f91
 8026f60:	08026f91 	.word	0x08026f91
 8026f64:	08026f89 	.word	0x08026f89
            case FINGERPRINT_OK:
                LOG_StrLn("Image converted");
 8026f68:	4856      	ldr	r0, [pc, #344]	; (80270c4 <Finger_Enroll+0x300>)
 8026f6a:	f017 facf 	bl	803e50c <LOG_StrLn>
                break;
 8026f6e:	e013      	b.n	8026f98 <Finger_Enroll+0x1d4>
            case FINGERPRINT_IMAGEMESS:
                LOG_StrLn("Image too messy");
 8026f70:	4855      	ldr	r0, [pc, #340]	; (80270c8 <Finger_Enroll+0x304>)
 8026f72:	f017 facb 	bl	803e50c <LOG_StrLn>
                break;
 8026f76:	e00f      	b.n	8026f98 <Finger_Enroll+0x1d4>
            case FINGERPRINT_PACKETRECIEVEERR:
                LOG_StrLn("Communication error");
 8026f78:	4849      	ldr	r0, [pc, #292]	; (80270a0 <Finger_Enroll+0x2dc>)
 8026f7a:	f017 fac7 	bl	803e50c <LOG_StrLn>
                break;
 8026f7e:	e00b      	b.n	8026f98 <Finger_Enroll+0x1d4>
            case FINGERPRINT_FEATUREFAIL:
                LOG_StrLn("Could not find finger print features");
 8026f80:	4852      	ldr	r0, [pc, #328]	; (80270cc <Finger_Enroll+0x308>)
 8026f82:	f017 fac3 	bl	803e50c <LOG_StrLn>
                break;
 8026f86:	e007      	b.n	8026f98 <Finger_Enroll+0x1d4>
            case FINGERPRINT_INVALIDIMAGE:
                LOG_StrLn("Could not find finger print features");
 8026f88:	4850      	ldr	r0, [pc, #320]	; (80270cc <Finger_Enroll+0x308>)
 8026f8a:	f017 fabf 	bl	803e50c <LOG_StrLn>
                break;
 8026f8e:	e003      	b.n	8026f98 <Finger_Enroll+0x1d4>
            default:
                LOG_StrLn("Unknown error");
 8026f90:	4844      	ldr	r0, [pc, #272]	; (80270a4 <Finger_Enroll+0x2e0>)
 8026f92:	f017 fabb 	bl	803e50c <LOG_StrLn>
                break;
 8026f96:	bf00      	nop
        }

        error = (p != FINGERPRINT_OK);
 8026f98:	697b      	ldr	r3, [r7, #20]
 8026f9a:	2b00      	cmp	r3, #0
 8026f9c:	bf14      	ite	ne
 8026f9e:	2301      	movne	r3, #1
 8026fa0:	2300      	moveq	r3, #0
 8026fa2:	b2db      	uxtb	r3, r3
 8026fa4:	77fb      	strb	r3, [r7, #31]
//            _DelayMS(100);
//            p = FZ3387_getImage();
//        } while (p != FINGERPRINT_NOFINGER);
//    }

    if (!error) {
 8026fa6:	7ffb      	ldrb	r3, [r7, #31]
 8026fa8:	2b00      	cmp	r3, #0
 8026faa:	d12b      	bne.n	8027004 <Finger_Enroll+0x240>
        //	Create Register model
        LOG_Str("\nCreating model for #");
 8026fac:	4848      	ldr	r0, [pc, #288]	; (80270d0 <Finger_Enroll+0x30c>)
 8026fae:	f017 fa95 	bl	803e4dc <LOG_Str>
        LOG_Int(id);
 8026fb2:	79fb      	ldrb	r3, [r7, #7]
 8026fb4:	4618      	mov	r0, r3
 8026fb6:	f017 fa23 	bl	803e400 <LOG_Int>
        LOG_Enter();
 8026fba:	f017 fa15 	bl	803e3e8 <LOG_Enter>

        // Compare model from buffer 1 & 2
        p = FZ3387_createModel();
 8026fbe:	f7fd fa42 	bl	8024446 <FZ3387_createModel>
 8026fc2:	4603      	mov	r3, r0
 8026fc4:	617b      	str	r3, [r7, #20]
        if (p == FINGERPRINT_OK) {
 8026fc6:	697b      	ldr	r3, [r7, #20]
 8026fc8:	2b00      	cmp	r3, #0
 8026fca:	d103      	bne.n	8026fd4 <Finger_Enroll+0x210>
            LOG_StrLn("Prints matched!");
 8026fcc:	4841      	ldr	r0, [pc, #260]	; (80270d4 <Finger_Enroll+0x310>)
 8026fce:	f017 fa9d 	bl	803e50c <LOG_StrLn>
 8026fd2:	e010      	b.n	8026ff6 <Finger_Enroll+0x232>
        } else if (p == FINGERPRINT_PACKETRECIEVEERR) {
 8026fd4:	697b      	ldr	r3, [r7, #20]
 8026fd6:	2b01      	cmp	r3, #1
 8026fd8:	d103      	bne.n	8026fe2 <Finger_Enroll+0x21e>
            LOG_StrLn("Communication error");
 8026fda:	4831      	ldr	r0, [pc, #196]	; (80270a0 <Finger_Enroll+0x2dc>)
 8026fdc:	f017 fa96 	bl	803e50c <LOG_StrLn>
 8026fe0:	e009      	b.n	8026ff6 <Finger_Enroll+0x232>
        } else if (p == FINGERPRINT_ENROLLMISMATCH) {
 8026fe2:	697b      	ldr	r3, [r7, #20]
 8026fe4:	2b0a      	cmp	r3, #10
 8026fe6:	d103      	bne.n	8026ff0 <Finger_Enroll+0x22c>
            LOG_StrLn("Fingerprints did not match");
 8026fe8:	483b      	ldr	r0, [pc, #236]	; (80270d8 <Finger_Enroll+0x314>)
 8026fea:	f017 fa8f 	bl	803e50c <LOG_StrLn>
 8026fee:	e002      	b.n	8026ff6 <Finger_Enroll+0x232>
        } else {
            LOG_StrLn("Unknown error");
 8026ff0:	482c      	ldr	r0, [pc, #176]	; (80270a4 <Finger_Enroll+0x2e0>)
 8026ff2:	f017 fa8b 	bl	803e50c <LOG_StrLn>
        }

        error = (p != FINGERPRINT_OK);
 8026ff6:	697b      	ldr	r3, [r7, #20]
 8026ff8:	2b00      	cmp	r3, #0
 8026ffa:	bf14      	ite	ne
 8026ffc:	2301      	movne	r3, #1
 8026ffe:	2300      	moveq	r3, #0
 8027000:	b2db      	uxtb	r3, r3
 8027002:	77fb      	strb	r3, [r7, #31]
    }

    if (!error) {
 8027004:	7ffb      	ldrb	r3, [r7, #31]
 8027006:	2b00      	cmp	r3, #0
 8027008:	d135      	bne.n	8027076 <Finger_Enroll+0x2b2>
        // debug
        LOG_Str("\nID #");
 802700a:	4834      	ldr	r0, [pc, #208]	; (80270dc <Finger_Enroll+0x318>)
 802700c:	f017 fa66 	bl	803e4dc <LOG_Str>
        LOG_Int(id);
 8027010:	79fb      	ldrb	r3, [r7, #7]
 8027012:	4618      	mov	r0, r3
 8027014:	f017 f9f4 	bl	803e400 <LOG_Int>
        LOG_Enter();
 8027018:	f017 f9e6 	bl	803e3e8 <LOG_Enter>

        //	Store in memory
        p = FZ3387_storeModel(id);
 802701c:	79fb      	ldrb	r3, [r7, #7]
 802701e:	b29b      	uxth	r3, r3
 8027020:	4618      	mov	r0, r3
 8027022:	f7fd fa1f 	bl	8024464 <FZ3387_storeModel>
 8027026:	4603      	mov	r3, r0
 8027028:	617b      	str	r3, [r7, #20]
        if (p == FINGERPRINT_OK) {
 802702a:	697b      	ldr	r3, [r7, #20]
 802702c:	2b00      	cmp	r3, #0
 802702e:	d103      	bne.n	8027038 <Finger_Enroll+0x274>
            LOG_StrLn("Stored!");
 8027030:	482b      	ldr	r0, [pc, #172]	; (80270e0 <Finger_Enroll+0x31c>)
 8027032:	f017 fa6b 	bl	803e50c <LOG_StrLn>
 8027036:	e017      	b.n	8027068 <Finger_Enroll+0x2a4>
        } else if (p == FINGERPRINT_PACKETRECIEVEERR) {
 8027038:	697b      	ldr	r3, [r7, #20]
 802703a:	2b01      	cmp	r3, #1
 802703c:	d103      	bne.n	8027046 <Finger_Enroll+0x282>
            LOG_StrLn("Communication error");
 802703e:	4818      	ldr	r0, [pc, #96]	; (80270a0 <Finger_Enroll+0x2dc>)
 8027040:	f017 fa64 	bl	803e50c <LOG_StrLn>
 8027044:	e010      	b.n	8027068 <Finger_Enroll+0x2a4>
        } else if (p == FINGERPRINT_BADLOCATION) {
 8027046:	697b      	ldr	r3, [r7, #20]
 8027048:	2b0b      	cmp	r3, #11
 802704a:	d103      	bne.n	8027054 <Finger_Enroll+0x290>
            LOG_StrLn("Could not store in that location");
 802704c:	4825      	ldr	r0, [pc, #148]	; (80270e4 <Finger_Enroll+0x320>)
 802704e:	f017 fa5d 	bl	803e50c <LOG_StrLn>
 8027052:	e009      	b.n	8027068 <Finger_Enroll+0x2a4>
        } else if (p == FINGERPRINT_FLASHERR) {
 8027054:	697b      	ldr	r3, [r7, #20]
 8027056:	2b18      	cmp	r3, #24
 8027058:	d103      	bne.n	8027062 <Finger_Enroll+0x29e>
            LOG_StrLn("Error writing to flash");
 802705a:	4823      	ldr	r0, [pc, #140]	; (80270e8 <Finger_Enroll+0x324>)
 802705c:	f017 fa56 	bl	803e50c <LOG_StrLn>
 8027060:	e002      	b.n	8027068 <Finger_Enroll+0x2a4>
        } else {
            LOG_StrLn("Unknown error");
 8027062:	4810      	ldr	r0, [pc, #64]	; (80270a4 <Finger_Enroll+0x2e0>)
 8027064:	f017 fa52 	bl	803e50c <LOG_StrLn>
        }

        error = (p != FINGERPRINT_OK);
 8027068:	697b      	ldr	r3, [r7, #20]
 802706a:	2b00      	cmp	r3, #0
 802706c:	bf14      	ite	ne
 802706e:	2301      	movne	r3, #1
 8027070:	2300      	moveq	r3, #0
 8027072:	b2db      	uxtb	r3, r3
 8027074:	77fb      	strb	r3, [r7, #31]
    }

    // reset indicator
    _LedWrite(0);
 8027076:	2000      	movs	r0, #0
 8027078:	f018 fc3a 	bl	803f8f0 <_LedWrite>
    HMI1.d.status.finger = 0;
 802707c:	4b0d      	ldr	r3, [pc, #52]	; (80270b4 <Finger_Enroll+0x2f0>)
 802707e:	2200      	movs	r2, #0
 8027080:	711a      	strb	r2, [r3, #4]
    unlock();
 8027082:	f000 f8d9 	bl	8027238 <unlock>

    return !error;
 8027086:	7ffb      	ldrb	r3, [r7, #31]
 8027088:	2b00      	cmp	r3, #0
 802708a:	bf0c      	ite	eq
 802708c:	2301      	moveq	r3, #1
 802708e:	2300      	movne	r3, #0
 8027090:	b2db      	uxtb	r3, r3
}
 8027092:	4618      	mov	r0, r3
 8027094:	3720      	adds	r7, #32
 8027096:	46bd      	mov	sp, r7
 8027098:	bd80      	pop	{r7, pc}
 802709a:	bf00      	nop
 802709c:	08043688 	.word	0x08043688
 80270a0:	08043694 	.word	0x08043694
 80270a4:	080436a8 	.word	0x080436a8
 80270a8:	080436b8 	.word	0x080436b8
 80270ac:	200083c4 	.word	0x200083c4
 80270b0:	080436cc 	.word	0x080436cc
 80270b4:	200001e4 	.word	0x200001e4
 80270b8:	080436f8 	.word	0x080436f8
 80270bc:	08043704 	.word	0x08043704
 80270c0:	08043708 	.word	0x08043708
 80270c4:	08043718 	.word	0x08043718
 80270c8:	08043728 	.word	0x08043728
 80270cc:	08043738 	.word	0x08043738
 80270d0:	08043760 	.word	0x08043760
 80270d4:	08043778 	.word	0x08043778
 80270d8:	08043788 	.word	0x08043788
 80270dc:	080437a4 	.word	0x080437a4
 80270e0:	080437ac 	.word	0x080437ac
 80270e4:	080437b4 	.word	0x080437b4
 80270e8:	080437d8 	.word	0x080437d8

080270ec <Finger_DeleteID>:

uint8_t Finger_DeleteID(uint8_t id) {
 80270ec:	b580      	push	{r7, lr}
 80270ee:	b084      	sub	sp, #16
 80270f0:	af00      	add	r7, sp, #0
 80270f2:	4603      	mov	r3, r0
 80270f4:	71fb      	strb	r3, [r7, #7]
    int8_t p;

    lock();
 80270f6:	f000 f88f 	bl	8027218 <lock>
    // delete the modle
    p = FZ3387_deleteModel(id);
 80270fa:	79fb      	ldrb	r3, [r7, #7]
 80270fc:	b29b      	uxth	r3, r3
 80270fe:	4618      	mov	r0, r3
 8027100:	f7fd f9cc 	bl	802449c <FZ3387_deleteModel>
 8027104:	4603      	mov	r3, r0
 8027106:	73fb      	strb	r3, [r7, #15]
    if (p == FINGERPRINT_OK) {
 8027108:	f997 300f 	ldrsb.w	r3, [r7, #15]
 802710c:	2b00      	cmp	r3, #0
 802710e:	d103      	bne.n	8027118 <Finger_DeleteID+0x2c>
        LOG_StrLn("Deleted!");
 8027110:	4818      	ldr	r0, [pc, #96]	; (8027174 <Finger_DeleteID+0x88>)
 8027112:	f017 f9fb 	bl	803e50c <LOG_StrLn>
 8027116:	e020      	b.n	802715a <Finger_DeleteID+0x6e>
    } else if (p == FINGERPRINT_PACKETRECIEVEERR) {
 8027118:	f997 300f 	ldrsb.w	r3, [r7, #15]
 802711c:	2b01      	cmp	r3, #1
 802711e:	d103      	bne.n	8027128 <Finger_DeleteID+0x3c>
        LOG_StrLn("Communication error");
 8027120:	4815      	ldr	r0, [pc, #84]	; (8027178 <Finger_DeleteID+0x8c>)
 8027122:	f017 f9f3 	bl	803e50c <LOG_StrLn>
 8027126:	e018      	b.n	802715a <Finger_DeleteID+0x6e>
    } else if (p == FINGERPRINT_BADLOCATION) {
 8027128:	f997 300f 	ldrsb.w	r3, [r7, #15]
 802712c:	2b0b      	cmp	r3, #11
 802712e:	d103      	bne.n	8027138 <Finger_DeleteID+0x4c>
        LOG_StrLn("Could not delete in that location");
 8027130:	4812      	ldr	r0, [pc, #72]	; (802717c <Finger_DeleteID+0x90>)
 8027132:	f017 f9eb 	bl	803e50c <LOG_StrLn>
 8027136:	e010      	b.n	802715a <Finger_DeleteID+0x6e>
    } else if (p == FINGERPRINT_FLASHERR) {
 8027138:	f997 300f 	ldrsb.w	r3, [r7, #15]
 802713c:	2b18      	cmp	r3, #24
 802713e:	d103      	bne.n	8027148 <Finger_DeleteID+0x5c>
        LOG_StrLn("Error writing to flash");
 8027140:	480f      	ldr	r0, [pc, #60]	; (8027180 <Finger_DeleteID+0x94>)
 8027142:	f017 f9e3 	bl	803e50c <LOG_StrLn>
 8027146:	e008      	b.n	802715a <Finger_DeleteID+0x6e>
    } else {
        LOG_Str("\nUnknown error: 0x");
 8027148:	480e      	ldr	r0, [pc, #56]	; (8027184 <Finger_DeleteID+0x98>)
 802714a:	f017 f9c7 	bl	803e4dc <LOG_Str>
        LOG_Hex8(p);
 802714e:	7bfb      	ldrb	r3, [r7, #15]
 8027150:	4618      	mov	r0, r3
 8027152:	f017 f9a3 	bl	803e49c <LOG_Hex8>
        LOG_Enter();
 8027156:	f017 f947 	bl	803e3e8 <LOG_Enter>
    }
    unlock();
 802715a:	f000 f86d 	bl	8027238 <unlock>

    return (p == FINGERPRINT_OK);
 802715e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8027162:	2b00      	cmp	r3, #0
 8027164:	bf0c      	ite	eq
 8027166:	2301      	moveq	r3, #1
 8027168:	2300      	movne	r3, #0
 802716a:	b2db      	uxtb	r3, r3
}
 802716c:	4618      	mov	r0, r3
 802716e:	3710      	adds	r7, #16
 8027170:	46bd      	mov	sp, r7
 8027172:	bd80      	pop	{r7, pc}
 8027174:	080437f0 	.word	0x080437f0
 8027178:	08043694 	.word	0x08043694
 802717c:	080437fc 	.word	0x080437fc
 8027180:	080437d8 	.word	0x080437d8
 8027184:	08043820 	.word	0x08043820

08027188 <Finger_EmptyDatabase>:

uint8_t Finger_EmptyDatabase(void) {
 8027188:	b580      	push	{r7, lr}
 802718a:	b082      	sub	sp, #8
 802718c:	af00      	add	r7, sp, #0
    int8_t p;

    lock();
 802718e:	f000 f843 	bl	8027218 <lock>
    // reset database
    p = FZ3387_emptyDatabase();
 8027192:	f7fd f9a1 	bl	80244d8 <FZ3387_emptyDatabase>
 8027196:	4603      	mov	r3, r0
 8027198:	71fb      	strb	r3, [r7, #7]
    unlock();
 802719a:	f000 f84d 	bl	8027238 <unlock>

    return (p == FINGERPRINT_OK);
 802719e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80271a2:	2b00      	cmp	r3, #0
 80271a4:	bf0c      	ite	eq
 80271a6:	2301      	moveq	r3, #1
 80271a8:	2300      	movne	r3, #0
 80271aa:	b2db      	uxtb	r3, r3
}
 80271ac:	4618      	mov	r0, r3
 80271ae:	3708      	adds	r7, #8
 80271b0:	46bd      	mov	sp, r7
 80271b2:	bd80      	pop	{r7, pc}

080271b4 <Finger_AuthFast>:
    unlock();

    return id;
}

int8_t Finger_AuthFast(void) {
 80271b4:	b580      	push	{r7, lr}
 80271b6:	b082      	sub	sp, #8
 80271b8:	af00      	add	r7, sp, #0
    int8_t p, id = -1;
 80271ba:	23ff      	movs	r3, #255	; 0xff
 80271bc:	71bb      	strb	r3, [r7, #6]

    lock();
 80271be:	f000 f82b 	bl	8027218 <lock>

    // scan the finger print
    p = FZ3387_getImage();
 80271c2:	f7fd f91d 	bl	8024400 <FZ3387_getImage>
 80271c6:	4603      	mov	r3, r0
 80271c8:	71fb      	strb	r3, [r7, #7]

    // OK success!, convert the image taken
    if (p == FINGERPRINT_OK) {
 80271ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80271ce:	2b00      	cmp	r3, #0
 80271d0:	d104      	bne.n	80271dc <Finger_AuthFast+0x28>
        p = FZ3387_image2Tz(1);
 80271d2:	2001      	movs	r0, #1
 80271d4:	f7fd f923 	bl	802441e <FZ3387_image2Tz>
 80271d8:	4603      	mov	r3, r0
 80271da:	71fb      	strb	r3, [r7, #7]
    }

    // Find in the model
    if (p == FINGERPRINT_OK) {
 80271dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80271e0:	2b00      	cmp	r3, #0
 80271e2:	d103      	bne.n	80271ec <Finger_AuthFast+0x38>
        p = FZ3387_fingerFastSearch();
 80271e4:	f7fd f988 	bl	80244f8 <FZ3387_fingerFastSearch>
 80271e8:	4603      	mov	r3, r0
 80271ea:	71fb      	strb	r3, [r7, #7]
    }

    // found a match!
    if (p == FINGERPRINT_OK) {
 80271ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80271f0:	2b00      	cmp	r3, #0
 80271f2:	d106      	bne.n	8027202 <Finger_AuthFast+0x4e>
        if (finger.confidence > FINGER_CONFIDENCE_MIN) {
 80271f4:	4b07      	ldr	r3, [pc, #28]	; (8027214 <Finger_AuthFast+0x60>)
 80271f6:	885b      	ldrh	r3, [r3, #2]
 80271f8:	2b32      	cmp	r3, #50	; 0x32
 80271fa:	d902      	bls.n	8027202 <Finger_AuthFast+0x4e>
            id = finger.id;
 80271fc:	4b05      	ldr	r3, [pc, #20]	; (8027214 <Finger_AuthFast+0x60>)
 80271fe:	881b      	ldrh	r3, [r3, #0]
 8027200:	71bb      	strb	r3, [r7, #6]
        }
    }
    unlock();
 8027202:	f000 f819 	bl	8027238 <unlock>

    return id;
 8027206:	f997 3006 	ldrsb.w	r3, [r7, #6]
}
 802720a:	4618      	mov	r0, r3
 802720c:	3708      	adds	r7, #8
 802720e:	46bd      	mov	sp, r7
 8027210:	bd80      	pop	{r7, pc}
 8027212:	bf00      	nop
 8027214:	200083c4 	.word	0x200083c4

08027218 <lock>:

/* Private functions implementation --------------------------------------------*/
static void lock(void) {
 8027218:	b580      	push	{r7, lr}
 802721a:	af00      	add	r7, sp, #0
    osMutexAcquire(FingerRecMutexHandle, osWaitForever);
 802721c:	4b05      	ldr	r3, [pc, #20]	; (8027234 <lock+0x1c>)
 802721e:	681b      	ldr	r3, [r3, #0]
 8027220:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8027224:	4618      	mov	r0, r3
 8027226:	f010 fdeb 	bl	8037e00 <osMutexAcquire>
    FZ3387_SET_POWER(1);
 802722a:	2001      	movs	r0, #1
 802722c:	f7fc ff3e 	bl	80240ac <FZ3387_SET_POWER>
}
 8027230:	bf00      	nop
 8027232:	bd80      	pop	{r7, pc}
 8027234:	20008a0c 	.word	0x20008a0c

08027238 <unlock>:

static void unlock(void) {
 8027238:	b580      	push	{r7, lr}
 802723a:	af00      	add	r7, sp, #0
    FZ3387_SET_POWER(0);
 802723c:	2000      	movs	r0, #0
 802723e:	f7fc ff35 	bl	80240ac <FZ3387_SET_POWER>
    _DelayMS(50);
 8027242:	2032      	movs	r0, #50	; 0x32
 8027244:	f018 fb42 	bl	803f8cc <_DelayMS>
    osMutexRelease(FingerRecMutexHandle);
 8027248:	4b03      	ldr	r3, [pc, #12]	; (8027258 <unlock+0x20>)
 802724a:	681b      	ldr	r3, [r3, #0]
 802724c:	4618      	mov	r0, r3
 802724e:	f010 fe35 	bl	8037ebc <osMutexRelease>
}
 8027252:	bf00      	nop
 8027254:	bd80      	pop	{r7, pc}
 8027256:	bf00      	nop
 8027258:	20008a0c 	.word	0x20008a0c

0802725c <FW_EnterModeIAP>:
extern uint16_t BACKUP_VOLTAGE;
extern uint16_t VCU_FW_VERSION;
extern osMessageQueueId_t ResponseQueueHandle;

/* Public functions implementation --------------------------------------------*/
uint8_t FW_EnterModeIAP(IAP_TYPE type) {
 802725c:	b580      	push	{r7, lr}
 802725e:	b082      	sub	sp, #8
 8027260:	af00      	add	r7, sp, #0
 8027262:	6078      	str	r0, [r7, #4]
    if (BACKUP_VOLTAGE > FOTA_MIN_VOLTAGE) {
 8027264:	4b0d      	ldr	r3, [pc, #52]	; (802729c <FW_EnterModeIAP+0x40>)
 8027266:	881b      	ldrh	r3, [r3, #0]
 8027268:	f5b3 6f61 	cmp.w	r3, #3600	; 0xe10
 802726c:	d911      	bls.n	8027292 <FW_EnterModeIAP+0x36>
        /* Set flag to SRAM */
        *(uint32_t*) IAP_FLAG_ADDR = IAP_FLAG;
 802726e:	4b0c      	ldr	r3, [pc, #48]	; (80272a0 <FW_EnterModeIAP+0x44>)
 8027270:	4a0c      	ldr	r2, [pc, #48]	; (80272a4 <FW_EnterModeIAP+0x48>)
 8027272:	601a      	str	r2, [r3, #0]
        *(uint32_t*) IAP_TYPE_ADDR = type;
 8027274:	4a0c      	ldr	r2, [pc, #48]	; (80272a8 <FW_EnterModeIAP+0x4c>)
 8027276:	687b      	ldr	r3, [r7, #4]
 8027278:	6013      	str	r3, [r2, #0]
        /* Retain VCU version */
        if (type == IAP_TYPE_VCU) {
 802727a:	687b      	ldr	r3, [r7, #4]
 802727c:	4a0b      	ldr	r2, [pc, #44]	; (80272ac <FW_EnterModeIAP+0x50>)
 802727e:	4293      	cmp	r3, r2
 8027280:	d105      	bne.n	802728e <FW_EnterModeIAP+0x32>
            EEPROM_FirmwareVersion(EE_CMD_W, VCU_VERSION, IAP_TYPE_VCU);
 8027282:	4a0a      	ldr	r2, [pc, #40]	; (80272ac <FW_EnterModeIAP+0x50>)
 8027284:	f44f 7184 	mov.w	r1, #264	; 0x108
 8027288:	2001      	movs	r0, #1
 802728a:	f017 fb2d 	bl	803e8e8 <EEPROM_FirmwareVersion>
        }
        /* Reset */
        HAL_NVIC_SystemReset();
 802728e:	f006 fbda 	bl	802da46 <HAL_NVIC_SystemReset>
    }
    /* Never reached if FOTA executed */
    return 0;
 8027292:	2300      	movs	r3, #0
}
 8027294:	4618      	mov	r0, r3
 8027296:	3708      	adds	r7, #8
 8027298:	46bd      	mov	sp, r7
 802729a:	bd80      	pop	{r7, pc}
 802729c:	200004b4 	.word	0x200004b4
 80272a0:	2004fffc 	.word	0x2004fffc
 80272a4:	aabbccdd 	.word	0xaabbccdd
 80272a8:	2004fff8 	.word	0x2004fff8
 80272ac:	a1b2c3d4 	.word	0xa1b2c3d4

080272b0 <FW_PostFota>:

void FW_PostFota(response_t *response) {
 80272b0:	b590      	push	{r4, r7, lr}
 80272b2:	b085      	sub	sp, #20
 80272b4:	af02      	add	r7, sp, #8
 80272b6:	6078      	str	r0, [r7, #4]
    if (VCU_FW_VERSION) {
 80272b8:	4b1f      	ldr	r3, [pc, #124]	; (8027338 <FW_PostFota+0x88>)
 80272ba:	881b      	ldrh	r3, [r3, #0]
 80272bc:	2b00      	cmp	r3, #0
 80272be:	d036      	beq.n	802732e <FW_PostFota+0x7e>
        /* Success or Failed*/
        if (VCU_FW_VERSION != VCU_VERSION) {
 80272c0:	4b1d      	ldr	r3, [pc, #116]	; (8027338 <FW_PostFota+0x88>)
 80272c2:	881b      	ldrh	r3, [r3, #0]
 80272c4:	f5b3 7f84 	cmp.w	r3, #264	; 0x108
 80272c8:	d016      	beq.n	80272f8 <FW_PostFota+0x48>
            sprintf(response->data.message,
 80272ca:	687b      	ldr	r3, [r7, #4]
 80272cc:	f103 000f 	add.w	r0, r3, #15
 80272d0:	4b19      	ldr	r3, [pc, #100]	; (8027338 <FW_PostFota+0x88>)
 80272d2:	881b      	ldrh	r3, [r3, #0]
 80272d4:	0a1b      	lsrs	r3, r3, #8
 80272d6:	b29b      	uxth	r3, r3
 80272d8:	b2da      	uxtb	r2, r3
                    "FW upgraded v%d.%d to v%d.%d",
                    _R8(VCU_FW_VERSION, 8),
                    _R8(VCU_FW_VERSION, 0),
 80272da:	4b17      	ldr	r3, [pc, #92]	; (8027338 <FW_PostFota+0x88>)
 80272dc:	881b      	ldrh	r3, [r3, #0]
            sprintf(response->data.message,
 80272de:	b2d9      	uxtb	r1, r3
 80272e0:	2308      	movs	r3, #8
 80272e2:	9301      	str	r3, [sp, #4]
 80272e4:	2301      	movs	r3, #1
 80272e6:	9300      	str	r3, [sp, #0]
 80272e8:	460b      	mov	r3, r1
 80272ea:	4914      	ldr	r1, [pc, #80]	; (802733c <FW_PostFota+0x8c>)
 80272ec:	f018 fc20 	bl	803fb30 <siprintf>
                    _R8(VCU_VERSION, 8),
                    _R8(VCU_VERSION, 0));
            response->data.code = RESPONSE_STATUS_OK;
 80272f0:	687b      	ldr	r3, [r7, #4]
 80272f2:	2201      	movs	r2, #1
 80272f4:	739a      	strb	r2, [r3, #14]
 80272f6:	e00b      	b.n	8027310 <FW_PostFota+0x60>
        } else {
            strcpy(response->data.message, "FOTA failed");
 80272f8:	687b      	ldr	r3, [r7, #4]
 80272fa:	330f      	adds	r3, #15
 80272fc:	4a10      	ldr	r2, [pc, #64]	; (8027340 <FW_PostFota+0x90>)
 80272fe:	461c      	mov	r4, r3
 8027300:	4613      	mov	r3, r2
 8027302:	cb07      	ldmia	r3!, {r0, r1, r2}
 8027304:	6020      	str	r0, [r4, #0]
 8027306:	6061      	str	r1, [r4, #4]
 8027308:	60a2      	str	r2, [r4, #8]
            response->data.code = RESPONSE_STATUS_ERROR;
 802730a:	687b      	ldr	r3, [r7, #4]
 802730c:	2200      	movs	r2, #0
 802730e:	739a      	strb	r2, [r3, #14]
        }

        /* Send Response */
        Response_Capture(response);
 8027310:	6878      	ldr	r0, [r7, #4]
 8027312:	f001 f879 	bl	8028408 <Response_Capture>
        osMessageQueuePut(ResponseQueueHandle, response, 0U, 0U);
 8027316:	4b0b      	ldr	r3, [pc, #44]	; (8027344 <FW_PostFota+0x94>)
 8027318:	6818      	ldr	r0, [r3, #0]
 802731a:	2300      	movs	r3, #0
 802731c:	2200      	movs	r2, #0
 802731e:	6879      	ldr	r1, [r7, #4]
 8027320:	f010 fea2 	bl	8038068 <osMessageQueuePut>

        /* Reset after FOTA */
        EEPROM_FirmwareVersion(EE_CMD_W, 0, IAP_TYPE_VCU);
 8027324:	4a08      	ldr	r2, [pc, #32]	; (8027348 <FW_PostFota+0x98>)
 8027326:	2100      	movs	r1, #0
 8027328:	2001      	movs	r0, #1
 802732a:	f017 fadd 	bl	803e8e8 <EEPROM_FirmwareVersion>
    }
}
 802732e:	bf00      	nop
 8027330:	370c      	adds	r7, #12
 8027332:	46bd      	mov	sp, r7
 8027334:	bd90      	pop	{r4, r7, pc}
 8027336:	bf00      	nop
 8027338:	2000805c 	.word	0x2000805c
 802733c:	0804389c 	.word	0x0804389c
 8027340:	080438bc 	.word	0x080438bc
 8027344:	20008530 	.word	0x20008530
 8027348:	a1b2c3d4 	.word	0xa1b2c3d4

0802734c <GPS_Init>:

/* Private variables ----------------------------------------------------------*/
static nmea_t nmea;

/* Public functions implementation --------------------------------------------*/
void GPS_Init(void) {
 802734c:	b580      	push	{r7, lr}
 802734e:	b082      	sub	sp, #8
 8027350:	af00      	add	r7, sp, #0
    uint32_t tick;

    // Inititalize Module
    _LedWrite(1);
 8027352:	2001      	movs	r0, #1
 8027354:	f018 facc 	bl	803f8f0 <_LedWrite>
    do {
        LOG_StrLn("GPS:Init");
 8027358:	481c      	ldr	r0, [pc, #112]	; (80273cc <GPS_Init+0x80>)
 802735a:	f017 f8d7 	bl	803e50c <LOG_StrLn>

        HAL_GPIO_WritePin(INT_GPS_PWR_GPIO_Port, INT_GPS_PWR_Pin, 0);
 802735e:	2200      	movs	r2, #0
 8027360:	2102      	movs	r1, #2
 8027362:	481b      	ldr	r0, [pc, #108]	; (80273d0 <GPS_Init+0x84>)
 8027364:	f008 fe9c 	bl	80300a0 <HAL_GPIO_WritePin>
        _DelayMS(500);
 8027368:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 802736c:	f018 faae 	bl	803f8cc <_DelayMS>
        HAL_GPIO_WritePin(INT_GPS_PWR_GPIO_Port, INT_GPS_PWR_Pin, 1);
 8027370:	2201      	movs	r2, #1
 8027372:	2102      	movs	r1, #2
 8027374:	4816      	ldr	r0, [pc, #88]	; (80273d0 <GPS_Init+0x84>)
 8027376:	f008 fe93 	bl	80300a0 <HAL_GPIO_WritePin>

        // set timeout guard
        tick = _GetTickMS();
 802737a:	f018 fab2 	bl	803f8e2 <_GetTickMS>
 802737e:	6078      	str	r0, [r7, #4]
        while ((_GetTickMS() - tick) < 5000) {
 8027380:	e008      	b.n	8027394 <GPS_Init+0x48>
            if (strlen(UBLOX_UART_RX) > 50) {
 8027382:	4814      	ldr	r0, [pc, #80]	; (80273d4 <GPS_Init+0x88>)
 8027384:	f7f8 ff56 	bl	8020234 <strlen>
 8027388:	4603      	mov	r3, r0
 802738a:	2b32      	cmp	r3, #50	; 0x32
 802738c:	d80c      	bhi.n	80273a8 <GPS_Init+0x5c>
                break;
            }
            _DelayMS(10);
 802738e:	200a      	movs	r0, #10
 8027390:	f018 fa9c 	bl	803f8cc <_DelayMS>
        while ((_GetTickMS() - tick) < 5000) {
 8027394:	f018 faa5 	bl	803f8e2 <_GetTickMS>
 8027398:	4602      	mov	r2, r0
 802739a:	687b      	ldr	r3, [r7, #4]
 802739c:	1ad3      	subs	r3, r2, r3
 802739e:	f241 3287 	movw	r2, #4999	; 0x1387
 80273a2:	4293      	cmp	r3, r2
 80273a4:	d9ed      	bls.n	8027382 <GPS_Init+0x36>
 80273a6:	e000      	b.n	80273aa <GPS_Init+0x5e>
                break;
 80273a8:	bf00      	nop
        }
    } while (strlen(UBLOX_UART_RX) <= 50);
 80273aa:	480a      	ldr	r0, [pc, #40]	; (80273d4 <GPS_Init+0x88>)
 80273ac:	f7f8 ff42 	bl	8020234 <strlen>
 80273b0:	4603      	mov	r3, r0
 80273b2:	2b32      	cmp	r3, #50	; 0x32
 80273b4:	d9d0      	bls.n	8027358 <GPS_Init+0xc>
    _LedWrite(0);
 80273b6:	2000      	movs	r0, #0
 80273b8:	f018 fa9a 	bl	803f8f0 <_LedWrite>

    nmea_init(&nmea);
 80273bc:	4806      	ldr	r0, [pc, #24]	; (80273d8 <GPS_Init+0x8c>)
 80273be:	f7fd fadd 	bl	802497c <nmea_init>
}
 80273c2:	bf00      	nop
 80273c4:	3708      	adds	r7, #8
 80273c6:	46bd      	mov	sp, r7
 80273c8:	bd80      	pop	{r7, pc}
 80273ca:	bf00      	nop
 80273cc:	080438c8 	.word	0x080438c8
 80273d0:	40020800 	.word	0x40020800
 80273d4:	20008168 	.word	0x20008168
 80273d8:	20000e3c 	.word	0x20000e3c

080273dc <GPS_Capture>:

uint8_t GPS_Capture(void) {
 80273dc:	b580      	push	{r7, lr}
 80273de:	af00      	add	r7, sp, #0
    nmea_process(&nmea, UBLOX_UART_RX, strlen(UBLOX_UART_RX));
 80273e0:	481d      	ldr	r0, [pc, #116]	; (8027458 <GPS_Capture+0x7c>)
 80273e2:	f7f8 ff27 	bl	8020234 <strlen>
 80273e6:	4603      	mov	r3, r0
 80273e8:	461a      	mov	r2, r3
 80273ea:	491b      	ldr	r1, [pc, #108]	; (8027458 <GPS_Capture+0x7c>)
 80273ec:	481b      	ldr	r0, [pc, #108]	; (802745c <GPS_Capture+0x80>)
 80273ee:	f7fd fad3 	bl	8024998 <nmea_process>

    // copy only necessary part
    GPS.dop_h = nmea.dop_h;
 80273f2:	4b1a      	ldr	r3, [pc, #104]	; (802745c <GPS_Capture+0x80>)
 80273f4:	699b      	ldr	r3, [r3, #24]
 80273f6:	4a1a      	ldr	r2, [pc, #104]	; (8027460 <GPS_Capture+0x84>)
 80273f8:	6013      	str	r3, [r2, #0]
    GPS.latitude = nmea.latitude;
 80273fa:	4b18      	ldr	r3, [pc, #96]	; (802745c <GPS_Capture+0x80>)
 80273fc:	681b      	ldr	r3, [r3, #0]
 80273fe:	4a18      	ldr	r2, [pc, #96]	; (8027460 <GPS_Capture+0x84>)
 8027400:	6053      	str	r3, [r2, #4]
    GPS.longitude = nmea.longitude;
 8027402:	4b16      	ldr	r3, [pc, #88]	; (802745c <GPS_Capture+0x80>)
 8027404:	685b      	ldr	r3, [r3, #4]
 8027406:	4a16      	ldr	r2, [pc, #88]	; (8027460 <GPS_Capture+0x84>)
 8027408:	6093      	str	r3, [r2, #8]
    GPS.heading = nmea.coarse;
 802740a:	4b14      	ldr	r3, [pc, #80]	; (802745c <GPS_Capture+0x80>)
 802740c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802740e:	4a14      	ldr	r2, [pc, #80]	; (8027460 <GPS_Capture+0x84>)
 8027410:	60d3      	str	r3, [r2, #12]
    GPS.speed_kph = nmea_to_speed(nmea.speed, nmea_speed_kph);
 8027412:	4b12      	ldr	r3, [pc, #72]	; (802745c <GPS_Capture+0x80>)
 8027414:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8027418:	2001      	movs	r0, #1
 802741a:	eeb0 0a67 	vmov.f32	s0, s15
 802741e:	f7fd fb75 	bl	8024b0c <nmea_to_speed>
 8027422:	eef0 7a40 	vmov.f32	s15, s0
 8027426:	4b0e      	ldr	r3, [pc, #56]	; (8027460 <GPS_Capture+0x84>)
 8027428:	edc3 7a04 	vstr	s15, [r3, #16]
    GPS.speed_mps = nmea_to_speed(nmea.speed, nmea_speed_mps);
 802742c:	4b0b      	ldr	r3, [pc, #44]	; (802745c <GPS_Capture+0x80>)
 802742e:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8027432:	2002      	movs	r0, #2
 8027434:	eeb0 0a67 	vmov.f32	s0, s15
 8027438:	f7fd fb68 	bl	8024b0c <nmea_to_speed>
 802743c:	eef0 7a40 	vmov.f32	s15, s0
 8027440:	4b07      	ldr	r3, [pc, #28]	; (8027460 <GPS_Capture+0x84>)
 8027442:	edc3 7a05 	vstr	s15, [r3, #20]

    return nmea.fix > 0;
 8027446:	4b05      	ldr	r3, [pc, #20]	; (802745c <GPS_Capture+0x80>)
 8027448:	7c5b      	ldrb	r3, [r3, #17]
 802744a:	2b00      	cmp	r3, #0
 802744c:	bf14      	ite	ne
 802744e:	2301      	movne	r3, #1
 8027450:	2300      	moveq	r3, #0
 8027452:	b2db      	uxtb	r3, r3
}
 8027454:	4618      	mov	r0, r3
 8027456:	bd80      	pop	{r7, pc}
 8027458:	20008168 	.word	0x20008168
 802745c:	20000e3c 	.word	0x20000e3c
 8027460:	20008404 	.word	0x20008404

08027464 <GPS_CalculateOdometer>:
    LOG_StrLn("GPS:Buffer = ");
    LOG_Buf(UBLOX_UART_RX, sizeof(UBLOX_UART_RX));
    LOG_Enter();
}

void GPS_CalculateOdometer(void) {
 8027464:	b580      	push	{r7, lr}
 8027466:	b082      	sub	sp, #8
 8027468:	af00      	add	r7, sp, #0
    static uint16_t odometer_mps = 0;

    // dummy odometer
    if (GPS.speed_mps > 5) {
 802746a:	4b2a      	ldr	r3, [pc, #168]	; (8027514 <GPS_CalculateOdometer+0xb0>)
 802746c:	edd3 7a05 	vldr	s15, [r3, #20]
 8027470:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8027474:	eef4 7ac7 	vcmpe.f32	s15, s14
 8027478:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 802747c:	dd19      	ble.n	80274b2 <GPS_CalculateOdometer+0x4e>
        odometer_mps += (GPS.speed_mps * GPS_INTERVAL_MS) / 1000;
 802747e:	4b26      	ldr	r3, [pc, #152]	; (8027518 <GPS_CalculateOdometer+0xb4>)
 8027480:	881b      	ldrh	r3, [r3, #0]
 8027482:	ee07 3a90 	vmov	s15, r3
 8027486:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 802748a:	4b22      	ldr	r3, [pc, #136]	; (8027514 <GPS_CalculateOdometer+0xb0>)
 802748c:	edd3 7a05 	vldr	s15, [r3, #20]
 8027490:	eddf 6a22 	vldr	s13, [pc, #136]	; 802751c <GPS_CalculateOdometer+0xb8>
 8027494:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8027498:	ed9f 6a21 	vldr	s12, [pc, #132]	; 8027520 <GPS_CalculateOdometer+0xbc>
 802749c:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80274a0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80274a4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80274a8:	ee17 3a90 	vmov	r3, s15
 80274ac:	b29a      	uxth	r2, r3
 80274ae:	4b1a      	ldr	r3, [pc, #104]	; (8027518 <GPS_CalculateOdometer+0xb4>)
 80274b0:	801a      	strh	r2, [r3, #0]
    }
    // check if already > 1km
    if (odometer_mps >= 1000) {
 80274b2:	4b19      	ldr	r3, [pc, #100]	; (8027518 <GPS_CalculateOdometer+0xb4>)
 80274b4:	881b      	ldrh	r3, [r3, #0]
 80274b6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80274ba:	d30b      	bcc.n	80274d4 <GPS_CalculateOdometer+0x70>
        odometer_mps = 0;
 80274bc:	4b16      	ldr	r3, [pc, #88]	; (8027518 <GPS_CalculateOdometer+0xb4>)
 80274be:	2200      	movs	r2, #0
 80274c0:	801a      	strh	r2, [r3, #0]

        // Accumulate Odometer (Save permanently)
        EEPROM_Odometer(EE_CMD_W, VCU.d.odometer + 1);
 80274c2:	4b18      	ldr	r3, [pc, #96]	; (8027524 <GPS_CalculateOdometer+0xc0>)
 80274c4:	68db      	ldr	r3, [r3, #12]
 80274c6:	3301      	adds	r3, #1
 80274c8:	4619      	mov	r1, r3
 80274ca:	2001      	movs	r0, #1
 80274cc:	f017 f97a 	bl	803e7c4 <EEPROM_Odometer>

        // Accumulate Sub-Trip (Reset on Start)
        HBAR_AccumulateSubTrip();
 80274d0:	f000 fb2c 	bl	8027b2c <HBAR_AccumulateSubTrip>
    }

    // FIXME: use real data
    // update data
    VCU.d.speed = GPS.speed_kph;
 80274d4:	4b0f      	ldr	r3, [pc, #60]	; (8027514 <GPS_CalculateOdometer+0xb0>)
 80274d6:	edd3 7a04 	vldr	s15, [r3, #16]
 80274da:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80274de:	edc7 7a01 	vstr	s15, [r7, #4]
 80274e2:	793b      	ldrb	r3, [r7, #4]
 80274e4:	b2da      	uxtb	r2, r3
 80274e6:	4b0f      	ldr	r3, [pc, #60]	; (8027524 <GPS_CalculateOdometer+0xc0>)
 80274e8:	725a      	strb	r2, [r3, #9]
    VCU.d.volume = VCU.d.speed * 100 / MCU_SPEED_MAX;
 80274ea:	4b0e      	ldr	r3, [pc, #56]	; (8027524 <GPS_CalculateOdometer+0xc0>)
 80274ec:	7a5b      	ldrb	r3, [r3, #9]
 80274ee:	461a      	mov	r2, r3
 80274f0:	2364      	movs	r3, #100	; 0x64
 80274f2:	fb03 f302 	mul.w	r3, r3, r2
 80274f6:	4a0c      	ldr	r2, [pc, #48]	; (8027528 <GPS_CalculateOdometer+0xc4>)
 80274f8:	fb82 1203 	smull	r1, r2, r2, r3
 80274fc:	441a      	add	r2, r3
 80274fe:	11d2      	asrs	r2, r2, #7
 8027500:	17db      	asrs	r3, r3, #31
 8027502:	1ad3      	subs	r3, r2, r3
 8027504:	b2da      	uxtb	r2, r3
 8027506:	4b07      	ldr	r3, [pc, #28]	; (8027524 <GPS_CalculateOdometer+0xc0>)
 8027508:	721a      	strb	r2, [r3, #8]
}
 802750a:	bf00      	nop
 802750c:	3708      	adds	r7, #8
 802750e:	46bd      	mov	sp, r7
 8027510:	bd80      	pop	{r7, pc}
 8027512:	bf00      	nop
 8027514:	20008404 	.word	0x20008404
 8027518:	20000eb0 	.word	0x20000eb0
 802751c:	451c4000 	.word	0x451c4000
 8027520:	447a0000 	.word	0x447a0000
 8027524:	20000228 	.word	0x20000228
 8027528:	80808081 	.word	0x80808081

0802752c <GYRO_Init>:
static mems_t mems, calibrator;
static uint8_t calibrated;
static mems_decision_t decider;

/* Public functions implementation --------------------------------------------*/
void GYRO_Init(void) {
 802752c:	b5b0      	push	{r4, r5, r7, lr}
 802752e:	b08a      	sub	sp, #40	; 0x28
 8027530:	af02      	add	r7, sp, #8
    MPU6050_Result result;
    calibrated = 0;
 8027532:	4b1f      	ldr	r3, [pc, #124]	; (80275b0 <GYRO_Init+0x84>)
 8027534:	2200      	movs	r2, #0
 8027536:	701a      	strb	r2, [r3, #0]

    do {
        LOG_StrLn("Gyro:Init");
 8027538:	481e      	ldr	r0, [pc, #120]	; (80275b4 <GYRO_Init+0x88>)
 802753a:	f016 ffe7 	bl	803e50c <LOG_StrLn>

        // MOSFET Control
        HAL_GPIO_WritePin(INT_GYRO_PWR_GPIO_Port, INT_GYRO_PWR_Pin, 0);
 802753e:	2200      	movs	r2, #0
 8027540:	2110      	movs	r1, #16
 8027542:	481d      	ldr	r0, [pc, #116]	; (80275b8 <GYRO_Init+0x8c>)
 8027544:	f008 fdac 	bl	80300a0 <HAL_GPIO_WritePin>
        _DelayMS(500);
 8027548:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 802754c:	f018 f9be 	bl	803f8cc <_DelayMS>
        HAL_GPIO_WritePin(INT_GYRO_PWR_GPIO_Port, INT_GYRO_PWR_Pin, 1);
 8027550:	2201      	movs	r2, #1
 8027552:	2110      	movs	r1, #16
 8027554:	4818      	ldr	r0, [pc, #96]	; (80275b8 <GYRO_Init+0x8c>)
 8027556:	f008 fda3 	bl	80300a0 <HAL_GPIO_WritePin>
        _DelayMS(1000);
 802755a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 802755e:	f018 f9b5 	bl	803f8cc <_DelayMS>

        // module initialization
        result = MPU6050_Init(&hi2c3, &mpu, MPU6050_Device_0, MPU6050_Accelerometer_16G, MPU6050_Gyroscope_2000s);
 8027562:	2303      	movs	r3, #3
 8027564:	9300      	str	r3, [sp, #0]
 8027566:	2303      	movs	r3, #3
 8027568:	2200      	movs	r2, #0
 802756a:	4914      	ldr	r1, [pc, #80]	; (80275bc <GYRO_Init+0x90>)
 802756c:	4814      	ldr	r0, [pc, #80]	; (80275c0 <GYRO_Init+0x94>)
 802756e:	f7fd f837 	bl	80245e0 <MPU6050_Init>
 8027572:	4603      	mov	r3, r0
 8027574:	77fb      	strb	r3, [r7, #31]

    } while (result != MPU6050_Result_Ok);
 8027576:	7ffb      	ldrb	r3, [r7, #31]
 8027578:	2b00      	cmp	r3, #0
 802757a:	d1dd      	bne.n	8027538 <GYRO_Init+0xc>

    // Set calibrator
    calibrator = GYRO_Average(500);
 802757c:	4c11      	ldr	r4, [pc, #68]	; (80275c4 <GYRO_Init+0x98>)
 802757e:	463b      	mov	r3, r7
 8027580:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8027584:	4618      	mov	r0, r3
 8027586:	f000 f821 	bl	80275cc <GYRO_Average>
 802758a:	4625      	mov	r5, r4
 802758c:	463c      	mov	r4, r7
 802758e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8027590:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8027592:	e894 0003 	ldmia.w	r4, {r0, r1}
 8027596:	e885 0003 	stmia.w	r5, {r0, r1}
    calibrated = 1;
 802759a:	4b05      	ldr	r3, [pc, #20]	; (80275b0 <GYRO_Init+0x84>)
 802759c:	2201      	movs	r2, #1
 802759e:	701a      	strb	r2, [r3, #0]
    LOG_StrLn("Gyro:Calibrated");
 80275a0:	4809      	ldr	r0, [pc, #36]	; (80275c8 <GYRO_Init+0x9c>)
 80275a2:	f016 ffb3 	bl	803e50c <LOG_StrLn>
}
 80275a6:	bf00      	nop
 80275a8:	3720      	adds	r7, #32
 80275aa:	46bd      	mov	sp, r7
 80275ac:	bdb0      	pop	{r4, r5, r7, pc}
 80275ae:	bf00      	nop
 80275b0:	20000f00 	.word	0x20000f00
 80275b4:	080438e4 	.word	0x080438e4
 80275b8:	40020400 	.word	0x40020400
 80275bc:	20000eb4 	.word	0x20000eb4
 80275c0:	200084dc 	.word	0x200084dc
 80275c4:	20000ee8 	.word	0x20000ee8
 80275c8:	080438f0 	.word	0x080438f0

080275cc <GYRO_Average>:

mems_t GYRO_Average(uint16_t sample) {
 80275cc:	b5b0      	push	{r4, r5, r7, lr}
 80275ce:	b084      	sub	sp, #16
 80275d0:	af00      	add	r7, sp, #0
 80275d2:	6078      	str	r0, [r7, #4]
 80275d4:	460b      	mov	r3, r1
 80275d6:	807b      	strh	r3, [r7, #2]
    uint16_t i;

    // reset value
    mems.accelerometer.x = 0;
 80275d8:	4b5a      	ldr	r3, [pc, #360]	; (8027744 <GYRO_Average+0x178>)
 80275da:	2200      	movs	r2, #0
 80275dc:	601a      	str	r2, [r3, #0]
    mems.accelerometer.y = 0;
 80275de:	4b59      	ldr	r3, [pc, #356]	; (8027744 <GYRO_Average+0x178>)
 80275e0:	2200      	movs	r2, #0
 80275e2:	605a      	str	r2, [r3, #4]
    mems.accelerometer.z = 0;
 80275e4:	4b57      	ldr	r3, [pc, #348]	; (8027744 <GYRO_Average+0x178>)
 80275e6:	2200      	movs	r2, #0
 80275e8:	609a      	str	r2, [r3, #8]
    mems.gyroscope.x = 0;
 80275ea:	4b56      	ldr	r3, [pc, #344]	; (8027744 <GYRO_Average+0x178>)
 80275ec:	2200      	movs	r2, #0
 80275ee:	60da      	str	r2, [r3, #12]
    mems.gyroscope.y = 0;
 80275f0:	4b54      	ldr	r3, [pc, #336]	; (8027744 <GYRO_Average+0x178>)
 80275f2:	2200      	movs	r2, #0
 80275f4:	611a      	str	r2, [r3, #16]
    mems.gyroscope.z = 0;
 80275f6:	4b53      	ldr	r3, [pc, #332]	; (8027744 <GYRO_Average+0x178>)
 80275f8:	2200      	movs	r2, #0
 80275fa:	615a      	str	r2, [r3, #20]

    // sampling
    for (i = 0; i < sample; i++) {
 80275fc:	2300      	movs	r3, #0
 80275fe:	81fb      	strh	r3, [r7, #14]
 8027600:	e036      	b.n	8027670 <GYRO_Average+0xa4>
        // read sensor
        MPU6050_ReadAll(&hi2c3, &mpu);
 8027602:	4951      	ldr	r1, [pc, #324]	; (8027748 <GYRO_Average+0x17c>)
 8027604:	4851      	ldr	r0, [pc, #324]	; (802774c <GYRO_Average+0x180>)
 8027606:	f7fd f945 	bl	8024894 <MPU6050_ReadAll>
        // sum all value
        mems.accelerometer.x += mpu.Gyroscope_X;
 802760a:	4b4e      	ldr	r3, [pc, #312]	; (8027744 <GYRO_Average+0x178>)
 802760c:	681b      	ldr	r3, [r3, #0]
 802760e:	4a4e      	ldr	r2, [pc, #312]	; (8027748 <GYRO_Average+0x17c>)
 8027610:	f9b2 2012 	ldrsh.w	r2, [r2, #18]
 8027614:	4413      	add	r3, r2
 8027616:	4a4b      	ldr	r2, [pc, #300]	; (8027744 <GYRO_Average+0x178>)
 8027618:	6013      	str	r3, [r2, #0]
        mems.accelerometer.y += mpu.Gyroscope_Y;
 802761a:	4b4a      	ldr	r3, [pc, #296]	; (8027744 <GYRO_Average+0x178>)
 802761c:	685b      	ldr	r3, [r3, #4]
 802761e:	4a4a      	ldr	r2, [pc, #296]	; (8027748 <GYRO_Average+0x17c>)
 8027620:	f9b2 2014 	ldrsh.w	r2, [r2, #20]
 8027624:	4413      	add	r3, r2
 8027626:	4a47      	ldr	r2, [pc, #284]	; (8027744 <GYRO_Average+0x178>)
 8027628:	6053      	str	r3, [r2, #4]
        mems.accelerometer.z += mpu.Gyroscope_Z;
 802762a:	4b46      	ldr	r3, [pc, #280]	; (8027744 <GYRO_Average+0x178>)
 802762c:	689b      	ldr	r3, [r3, #8]
 802762e:	4a46      	ldr	r2, [pc, #280]	; (8027748 <GYRO_Average+0x17c>)
 8027630:	f9b2 2016 	ldrsh.w	r2, [r2, #22]
 8027634:	4413      	add	r3, r2
 8027636:	4a43      	ldr	r2, [pc, #268]	; (8027744 <GYRO_Average+0x178>)
 8027638:	6093      	str	r3, [r2, #8]
        mems.gyroscope.x += mpu.Accelerometer_X;
 802763a:	4b42      	ldr	r3, [pc, #264]	; (8027744 <GYRO_Average+0x178>)
 802763c:	68db      	ldr	r3, [r3, #12]
 802763e:	4a42      	ldr	r2, [pc, #264]	; (8027748 <GYRO_Average+0x17c>)
 8027640:	f9b2 200c 	ldrsh.w	r2, [r2, #12]
 8027644:	4413      	add	r3, r2
 8027646:	4a3f      	ldr	r2, [pc, #252]	; (8027744 <GYRO_Average+0x178>)
 8027648:	60d3      	str	r3, [r2, #12]
        mems.gyroscope.y += mpu.Accelerometer_Y;
 802764a:	4b3e      	ldr	r3, [pc, #248]	; (8027744 <GYRO_Average+0x178>)
 802764c:	691b      	ldr	r3, [r3, #16]
 802764e:	4a3e      	ldr	r2, [pc, #248]	; (8027748 <GYRO_Average+0x17c>)
 8027650:	f9b2 200e 	ldrsh.w	r2, [r2, #14]
 8027654:	4413      	add	r3, r2
 8027656:	4a3b      	ldr	r2, [pc, #236]	; (8027744 <GYRO_Average+0x178>)
 8027658:	6113      	str	r3, [r2, #16]
        mems.gyroscope.z += mpu.Accelerometer_Z;
 802765a:	4b3a      	ldr	r3, [pc, #232]	; (8027744 <GYRO_Average+0x178>)
 802765c:	695b      	ldr	r3, [r3, #20]
 802765e:	4a3a      	ldr	r2, [pc, #232]	; (8027748 <GYRO_Average+0x17c>)
 8027660:	f9b2 2010 	ldrsh.w	r2, [r2, #16]
 8027664:	4413      	add	r3, r2
 8027666:	4a37      	ldr	r2, [pc, #220]	; (8027744 <GYRO_Average+0x178>)
 8027668:	6153      	str	r3, [r2, #20]
    for (i = 0; i < sample; i++) {
 802766a:	89fb      	ldrh	r3, [r7, #14]
 802766c:	3301      	adds	r3, #1
 802766e:	81fb      	strh	r3, [r7, #14]
 8027670:	89fa      	ldrh	r2, [r7, #14]
 8027672:	887b      	ldrh	r3, [r7, #2]
 8027674:	429a      	cmp	r2, r3
 8027676:	d3c4      	bcc.n	8027602 <GYRO_Average+0x36>
    }

    // calculate the average
    mems.accelerometer.x = mems.accelerometer.x / sample;
 8027678:	4b32      	ldr	r3, [pc, #200]	; (8027744 <GYRO_Average+0x178>)
 802767a:	681a      	ldr	r2, [r3, #0]
 802767c:	887b      	ldrh	r3, [r7, #2]
 802767e:	fb92 f3f3 	sdiv	r3, r2, r3
 8027682:	4a30      	ldr	r2, [pc, #192]	; (8027744 <GYRO_Average+0x178>)
 8027684:	6013      	str	r3, [r2, #0]
    mems.accelerometer.y = mems.accelerometer.y / sample;
 8027686:	4b2f      	ldr	r3, [pc, #188]	; (8027744 <GYRO_Average+0x178>)
 8027688:	685a      	ldr	r2, [r3, #4]
 802768a:	887b      	ldrh	r3, [r7, #2]
 802768c:	fb92 f3f3 	sdiv	r3, r2, r3
 8027690:	4a2c      	ldr	r2, [pc, #176]	; (8027744 <GYRO_Average+0x178>)
 8027692:	6053      	str	r3, [r2, #4]
    mems.accelerometer.z = mems.accelerometer.z / sample;
 8027694:	4b2b      	ldr	r3, [pc, #172]	; (8027744 <GYRO_Average+0x178>)
 8027696:	689a      	ldr	r2, [r3, #8]
 8027698:	887b      	ldrh	r3, [r7, #2]
 802769a:	fb92 f3f3 	sdiv	r3, r2, r3
 802769e:	4a29      	ldr	r2, [pc, #164]	; (8027744 <GYRO_Average+0x178>)
 80276a0:	6093      	str	r3, [r2, #8]
    mems.gyroscope.x = mems.gyroscope.x / sample;
 80276a2:	4b28      	ldr	r3, [pc, #160]	; (8027744 <GYRO_Average+0x178>)
 80276a4:	68da      	ldr	r2, [r3, #12]
 80276a6:	887b      	ldrh	r3, [r7, #2]
 80276a8:	fb92 f3f3 	sdiv	r3, r2, r3
 80276ac:	4a25      	ldr	r2, [pc, #148]	; (8027744 <GYRO_Average+0x178>)
 80276ae:	60d3      	str	r3, [r2, #12]
    mems.gyroscope.y = mems.gyroscope.y / sample;
 80276b0:	4b24      	ldr	r3, [pc, #144]	; (8027744 <GYRO_Average+0x178>)
 80276b2:	691a      	ldr	r2, [r3, #16]
 80276b4:	887b      	ldrh	r3, [r7, #2]
 80276b6:	fb92 f3f3 	sdiv	r3, r2, r3
 80276ba:	4a22      	ldr	r2, [pc, #136]	; (8027744 <GYRO_Average+0x178>)
 80276bc:	6113      	str	r3, [r2, #16]
    mems.gyroscope.z = mems.gyroscope.z / sample;
 80276be:	4b21      	ldr	r3, [pc, #132]	; (8027744 <GYRO_Average+0x178>)
 80276c0:	695a      	ldr	r2, [r3, #20]
 80276c2:	887b      	ldrh	r3, [r7, #2]
 80276c4:	fb92 f3f3 	sdiv	r3, r2, r3
 80276c8:	4a1e      	ldr	r2, [pc, #120]	; (8027744 <GYRO_Average+0x178>)
 80276ca:	6153      	str	r3, [r2, #20]

    // set for calibration
    if (calibrated) {
 80276cc:	4b20      	ldr	r3, [pc, #128]	; (8027750 <GYRO_Average+0x184>)
 80276ce:	781b      	ldrb	r3, [r3, #0]
 80276d0:	2b00      	cmp	r3, #0
 80276d2:	d029      	beq.n	8027728 <GYRO_Average+0x15c>
        mems.accelerometer.x -= calibrator.accelerometer.x;
 80276d4:	4b1b      	ldr	r3, [pc, #108]	; (8027744 <GYRO_Average+0x178>)
 80276d6:	681a      	ldr	r2, [r3, #0]
 80276d8:	4b1e      	ldr	r3, [pc, #120]	; (8027754 <GYRO_Average+0x188>)
 80276da:	681b      	ldr	r3, [r3, #0]
 80276dc:	1ad3      	subs	r3, r2, r3
 80276de:	4a19      	ldr	r2, [pc, #100]	; (8027744 <GYRO_Average+0x178>)
 80276e0:	6013      	str	r3, [r2, #0]
        mems.accelerometer.y -= calibrator.accelerometer.y;
 80276e2:	4b18      	ldr	r3, [pc, #96]	; (8027744 <GYRO_Average+0x178>)
 80276e4:	685a      	ldr	r2, [r3, #4]
 80276e6:	4b1b      	ldr	r3, [pc, #108]	; (8027754 <GYRO_Average+0x188>)
 80276e8:	685b      	ldr	r3, [r3, #4]
 80276ea:	1ad3      	subs	r3, r2, r3
 80276ec:	4a15      	ldr	r2, [pc, #84]	; (8027744 <GYRO_Average+0x178>)
 80276ee:	6053      	str	r3, [r2, #4]
        mems.accelerometer.z -= calibrator.accelerometer.z;
 80276f0:	4b14      	ldr	r3, [pc, #80]	; (8027744 <GYRO_Average+0x178>)
 80276f2:	689a      	ldr	r2, [r3, #8]
 80276f4:	4b17      	ldr	r3, [pc, #92]	; (8027754 <GYRO_Average+0x188>)
 80276f6:	689b      	ldr	r3, [r3, #8]
 80276f8:	1ad3      	subs	r3, r2, r3
 80276fa:	4a12      	ldr	r2, [pc, #72]	; (8027744 <GYRO_Average+0x178>)
 80276fc:	6093      	str	r3, [r2, #8]
        mems.gyroscope.x -= calibrator.gyroscope.x;
 80276fe:	4b11      	ldr	r3, [pc, #68]	; (8027744 <GYRO_Average+0x178>)
 8027700:	68da      	ldr	r2, [r3, #12]
 8027702:	4b14      	ldr	r3, [pc, #80]	; (8027754 <GYRO_Average+0x188>)
 8027704:	68db      	ldr	r3, [r3, #12]
 8027706:	1ad3      	subs	r3, r2, r3
 8027708:	4a0e      	ldr	r2, [pc, #56]	; (8027744 <GYRO_Average+0x178>)
 802770a:	60d3      	str	r3, [r2, #12]
        mems.gyroscope.y -= calibrator.gyroscope.y;
 802770c:	4b0d      	ldr	r3, [pc, #52]	; (8027744 <GYRO_Average+0x178>)
 802770e:	691a      	ldr	r2, [r3, #16]
 8027710:	4b10      	ldr	r3, [pc, #64]	; (8027754 <GYRO_Average+0x188>)
 8027712:	691b      	ldr	r3, [r3, #16]
 8027714:	1ad3      	subs	r3, r2, r3
 8027716:	4a0b      	ldr	r2, [pc, #44]	; (8027744 <GYRO_Average+0x178>)
 8027718:	6113      	str	r3, [r2, #16]
        mems.gyroscope.z -= calibrator.gyroscope.z;
 802771a:	4b0a      	ldr	r3, [pc, #40]	; (8027744 <GYRO_Average+0x178>)
 802771c:	695a      	ldr	r2, [r3, #20]
 802771e:	4b0d      	ldr	r3, [pc, #52]	; (8027754 <GYRO_Average+0x188>)
 8027720:	695b      	ldr	r3, [r3, #20]
 8027722:	1ad3      	subs	r3, r2, r3
 8027724:	4a07      	ldr	r2, [pc, #28]	; (8027744 <GYRO_Average+0x178>)
 8027726:	6153      	str	r3, [r2, #20]
    }

    return mems;
 8027728:	687b      	ldr	r3, [r7, #4]
 802772a:	4a06      	ldr	r2, [pc, #24]	; (8027744 <GYRO_Average+0x178>)
 802772c:	461c      	mov	r4, r3
 802772e:	4615      	mov	r5, r2
 8027730:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8027732:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8027734:	e895 0003 	ldmia.w	r5, {r0, r1}
 8027738:	e884 0003 	stmia.w	r4, {r0, r1}
}
 802773c:	6878      	ldr	r0, [r7, #4]
 802773e:	3710      	adds	r7, #16
 8027740:	46bd      	mov	sp, r7
 8027742:	bdb0      	pop	{r4, r5, r7, pc}
 8027744:	20000ed0 	.word	0x20000ed0
 8027748:	20000eb4 	.word	0x20000eb4
 802774c:	200084dc 	.word	0x200084dc
 8027750:	20000f00 	.word	0x20000f00
 8027754:	20000ee8 	.word	0x20000ee8

08027758 <GYRO_Decision>:

mems_decision_t GYRO_Decision(uint16_t sample) {
 8027758:	b5b0      	push	{r4, r5, r7, lr}
 802775a:	b088      	sub	sp, #32
 802775c:	af00      	add	r7, sp, #0
 802775e:	61f8      	str	r0, [r7, #28]
 8027760:	460b      	mov	r3, r1
 8027762:	837b      	strh	r3, [r7, #26]
    // get mems data
    mems = GYRO_Average(sample);
 8027764:	4c44      	ldr	r4, [pc, #272]	; (8027878 <GYRO_Decision+0x120>)
 8027766:	463b      	mov	r3, r7
 8027768:	8b7a      	ldrh	r2, [r7, #26]
 802776a:	4611      	mov	r1, r2
 802776c:	4618      	mov	r0, r3
 802776e:	f7ff ff2d 	bl	80275cc <GYRO_Average>
 8027772:	4625      	mov	r5, r4
 8027774:	463c      	mov	r4, r7
 8027776:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8027778:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 802777a:	e894 0003 	ldmia.w	r4, {r0, r1}
 802777e:	e885 0003 	stmia.w	r5, {r0, r1}

    // calculate g-force
    decider.crash.value = sqrt(pow(mems.accelerometer.x, 2) +
 8027782:	4b3d      	ldr	r3, [pc, #244]	; (8027878 <GYRO_Decision+0x120>)
 8027784:	681b      	ldr	r3, [r3, #0]
 8027786:	4618      	mov	r0, r3
 8027788:	f7f8 ff04 	bl	8020594 <__aeabi_i2d>
 802778c:	4603      	mov	r3, r0
 802778e:	460c      	mov	r4, r1
 8027790:	ed9f 1b37 	vldr	d1, [pc, #220]	; 8027870 <GYRO_Decision+0x118>
 8027794:	ec44 3b10 	vmov	d0, r3, r4
 8027798:	f01a fc3a 	bl	8042010 <pow>
 802779c:	ec55 4b10 	vmov	r4, r5, d0
            pow(mems.accelerometer.y, 2) +
 80277a0:	4b35      	ldr	r3, [pc, #212]	; (8027878 <GYRO_Decision+0x120>)
 80277a2:	685b      	ldr	r3, [r3, #4]
 80277a4:	4618      	mov	r0, r3
 80277a6:	f7f8 fef5 	bl	8020594 <__aeabi_i2d>
 80277aa:	4602      	mov	r2, r0
 80277ac:	460b      	mov	r3, r1
 80277ae:	ed9f 1b30 	vldr	d1, [pc, #192]	; 8027870 <GYRO_Decision+0x118>
 80277b2:	ec43 2b10 	vmov	d0, r2, r3
 80277b6:	f01a fc2b 	bl	8042010 <pow>
 80277ba:	ec53 2b10 	vmov	r2, r3, d0
    decider.crash.value = sqrt(pow(mems.accelerometer.x, 2) +
 80277be:	4620      	mov	r0, r4
 80277c0:	4629      	mov	r1, r5
 80277c2:	f7f8 fd9b 	bl	80202fc <__adddf3>
 80277c6:	4603      	mov	r3, r0
 80277c8:	460c      	mov	r4, r1
 80277ca:	4625      	mov	r5, r4
 80277cc:	461c      	mov	r4, r3
            pow(mems.accelerometer.z, 2));
 80277ce:	4b2a      	ldr	r3, [pc, #168]	; (8027878 <GYRO_Decision+0x120>)
 80277d0:	689b      	ldr	r3, [r3, #8]
 80277d2:	4618      	mov	r0, r3
 80277d4:	f7f8 fede 	bl	8020594 <__aeabi_i2d>
 80277d8:	4602      	mov	r2, r0
 80277da:	460b      	mov	r3, r1
 80277dc:	ed9f 1b24 	vldr	d1, [pc, #144]	; 8027870 <GYRO_Decision+0x118>
 80277e0:	ec43 2b10 	vmov	d0, r2, r3
 80277e4:	f01a fc14 	bl	8042010 <pow>
 80277e8:	ec53 2b10 	vmov	r2, r3, d0
    decider.crash.value = sqrt(pow(mems.accelerometer.x, 2) +
 80277ec:	4620      	mov	r0, r4
 80277ee:	4629      	mov	r1, r5
 80277f0:	f7f8 fd84 	bl	80202fc <__adddf3>
 80277f4:	4603      	mov	r3, r0
 80277f6:	460c      	mov	r4, r1
 80277f8:	ec44 3b17 	vmov	d7, r3, r4
 80277fc:	eeb0 0a47 	vmov.f32	s0, s14
 8027800:	eef0 0a67 	vmov.f32	s1, s15
 8027804:	f01a fd74 	bl	80422f0 <sqrt>
 8027808:	ec54 3b10 	vmov	r3, r4, d0
 802780c:	4618      	mov	r0, r3
 802780e:	4621      	mov	r1, r4
 8027810:	f7f9 f9da 	bl	8020bc8 <__aeabi_d2iz>
 8027814:	4602      	mov	r2, r0
 8027816:	4b19      	ldr	r3, [pc, #100]	; (802787c <GYRO_Decision+0x124>)
 8027818:	60da      	str	r2, [r3, #12]
    decider.crash.state = (decider.crash.value > ACCELEROMETER_LIMIT);
 802781a:	4b18      	ldr	r3, [pc, #96]	; (802787c <GYRO_Decision+0x124>)
 802781c:	68db      	ldr	r3, [r3, #12]
 802781e:	461a      	mov	r2, r3
 8027820:	f643 33e5 	movw	r3, #15333	; 0x3be5
 8027824:	429a      	cmp	r2, r3
 8027826:	bf8c      	ite	hi
 8027828:	2301      	movhi	r3, #1
 802782a:	2300      	movls	r3, #0
 802782c:	b2db      	uxtb	r3, r3
 802782e:	461a      	mov	r2, r3
 8027830:	4b12      	ldr	r3, [pc, #72]	; (802787c <GYRO_Decision+0x124>)
 8027832:	721a      	strb	r2, [r3, #8]

    // calculate movement change
    decider.fall.value = (abs(mems.gyroscope.z));
 8027834:	4b10      	ldr	r3, [pc, #64]	; (8027878 <GYRO_Decision+0x120>)
 8027836:	695b      	ldr	r3, [r3, #20]
 8027838:	2b00      	cmp	r3, #0
 802783a:	bfb8      	it	lt
 802783c:	425b      	neglt	r3, r3
 802783e:	461a      	mov	r2, r3
 8027840:	4b0e      	ldr	r3, [pc, #56]	; (802787c <GYRO_Decision+0x124>)
 8027842:	605a      	str	r2, [r3, #4]
    decider.fall.state = decider.fall.value > GYROSCOPE_LIMIT;
 8027844:	4b0d      	ldr	r3, [pc, #52]	; (802787c <GYRO_Decision+0x124>)
 8027846:	685b      	ldr	r3, [r3, #4]
 8027848:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 802784c:	bf8c      	ite	hi
 802784e:	2301      	movhi	r3, #1
 8027850:	2300      	movls	r3, #0
 8027852:	b2db      	uxtb	r3, r3
 8027854:	461a      	mov	r2, r3
 8027856:	4b09      	ldr	r3, [pc, #36]	; (802787c <GYRO_Decision+0x124>)
 8027858:	701a      	strb	r2, [r3, #0]

    // debugger
//	Gyro_RawDebugger();

    return decider;
 802785a:	69fb      	ldr	r3, [r7, #28]
 802785c:	4a07      	ldr	r2, [pc, #28]	; (802787c <GYRO_Decision+0x124>)
 802785e:	461c      	mov	r4, r3
 8027860:	4613      	mov	r3, r2
 8027862:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8027864:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 8027868:	69f8      	ldr	r0, [r7, #28]
 802786a:	3720      	adds	r7, #32
 802786c:	46bd      	mov	sp, r7
 802786e:	bdb0      	pop	{r4, r5, r7, pc}
 8027870:	00000000 	.word	0x00000000
 8027874:	40000000 	.word	0x40000000
 8027878:	20000ed0 	.word	0x20000ed0
 802787c:	20000f04 	.word	0x20000f04

08027880 <HBAR_ReadStates>:

/* Private variables ----------------------------------------------------------*/
static uint8_t mode;

/* Public functions implementation --------------------------------------------*/
void HBAR_ReadStates(void) {
 8027880:	b590      	push	{r4, r7, lr}
 8027882:	b083      	sub	sp, #12
 8027884:	af00      	add	r7, sp, #0
    // Read all EXTI state
    for (uint8_t i = 0; i < SW_TOTAL_LIST; i++) {
 8027886:	2300      	movs	r3, #0
 8027888:	71fb      	strb	r3, [r7, #7]
 802788a:	e01a      	b.n	80278c2 <HBAR_ReadStates+0x42>
        SW.list[i].state = HAL_GPIO_ReadPin(SW.list[i].port, SW.list[i].pin);
 802788c:	79fb      	ldrb	r3, [r7, #7]
 802788e:	4a11      	ldr	r2, [pc, #68]	; (80278d4 <HBAR_ReadStates+0x54>)
 8027890:	015b      	lsls	r3, r3, #5
 8027892:	4413      	add	r3, r2
 8027894:	3318      	adds	r3, #24
 8027896:	6818      	ldr	r0, [r3, #0]
 8027898:	79fb      	ldrb	r3, [r7, #7]
 802789a:	4a0e      	ldr	r2, [pc, #56]	; (80278d4 <HBAR_ReadStates+0x54>)
 802789c:	015b      	lsls	r3, r3, #5
 802789e:	4413      	add	r3, r2
 80278a0:	3314      	adds	r3, #20
 80278a2:	881b      	ldrh	r3, [r3, #0]
 80278a4:	79fc      	ldrb	r4, [r7, #7]
 80278a6:	4619      	mov	r1, r3
 80278a8:	f008 fbe2 	bl	8030070 <HAL_GPIO_ReadPin>
 80278ac:	4603      	mov	r3, r0
 80278ae:	4619      	mov	r1, r3
 80278b0:	4a08      	ldr	r2, [pc, #32]	; (80278d4 <HBAR_ReadStates+0x54>)
 80278b2:	0163      	lsls	r3, r4, #5
 80278b4:	4413      	add	r3, r2
 80278b6:	331c      	adds	r3, #28
 80278b8:	460a      	mov	r2, r1
 80278ba:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < SW_TOTAL_LIST; i++) {
 80278bc:	79fb      	ldrb	r3, [r7, #7]
 80278be:	3301      	adds	r3, #1
 80278c0:	71fb      	strb	r3, [r7, #7]
 80278c2:	79fb      	ldrb	r3, [r7, #7]
 80278c4:	2b06      	cmp	r3, #6
 80278c6:	d9e1      	bls.n	802788c <HBAR_ReadStates+0xc>
    }

    // check is reverse mode active
    HBAR_CheckReverse();
 80278c8:	f000 f81c 	bl	8027904 <HBAR_CheckReverse>
}
 80278cc:	bf00      	nop
 80278ce:	370c      	adds	r7, #12
 80278d0:	46bd      	mov	sp, r7
 80278d2:	bd90      	pop	{r4, r7, pc}
 80278d4:	20000004 	.word	0x20000004

080278d8 <HBAR_RestoreMode>:

void HBAR_RestoreMode(void) {
 80278d8:	b480      	push	{r7}
 80278da:	af00      	add	r7, sp, #0
    if (SW.runner.mode.sub.val[SW_M_DRIVE] == SW_M_DRIVE_R) {
 80278dc:	4b07      	ldr	r3, [pc, #28]	; (80278fc <HBAR_RestoreMode+0x24>)
 80278de:	f893 30f8 	ldrb.w	r3, [r3, #248]	; 0xf8
 80278e2:	2b03      	cmp	r3, #3
 80278e4:	d104      	bne.n	80278f0 <HBAR_RestoreMode+0x18>
        SW.runner.mode.sub.val[SW_M_DRIVE] = mode;
 80278e6:	4b06      	ldr	r3, [pc, #24]	; (8027900 <HBAR_RestoreMode+0x28>)
 80278e8:	781a      	ldrb	r2, [r3, #0]
 80278ea:	4b04      	ldr	r3, [pc, #16]	; (80278fc <HBAR_RestoreMode+0x24>)
 80278ec:	f883 20f8 	strb.w	r2, [r3, #248]	; 0xf8
    }
}
 80278f0:	bf00      	nop
 80278f2:	46bd      	mov	sp, r7
 80278f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80278f8:	4770      	bx	lr
 80278fa:	bf00      	nop
 80278fc:	20000004 	.word	0x20000004
 8027900:	20000f14 	.word	0x20000f14

08027904 <HBAR_CheckReverse>:

void HBAR_CheckReverse(void) {
 8027904:	b480      	push	{r7}
 8027906:	af00      	add	r7, sp, #0
    if (SW.list[SW_K_REVERSE].state) {
 8027908:	4b0e      	ldr	r3, [pc, #56]	; (8027944 <HBAR_CheckReverse+0x40>)
 802790a:	f893 309c 	ldrb.w	r3, [r3, #156]	; 0x9c
 802790e:	2b00      	cmp	r3, #0
 8027910:	d00d      	beq.n	802792e <HBAR_CheckReverse+0x2a>
        // save previous Drive Mode state
        if (SW.runner.mode.sub.val[SW_M_DRIVE] != SW_M_DRIVE_R) {
 8027912:	4b0c      	ldr	r3, [pc, #48]	; (8027944 <HBAR_CheckReverse+0x40>)
 8027914:	f893 30f8 	ldrb.w	r3, [r3, #248]	; 0xf8
 8027918:	2b03      	cmp	r3, #3
 802791a:	d004      	beq.n	8027926 <HBAR_CheckReverse+0x22>
            mode = SW.runner.mode.sub.val[SW_M_DRIVE];
 802791c:	4b09      	ldr	r3, [pc, #36]	; (8027944 <HBAR_CheckReverse+0x40>)
 802791e:	f893 20f8 	ldrb.w	r2, [r3, #248]	; 0xf8
 8027922:	4b09      	ldr	r3, [pc, #36]	; (8027948 <HBAR_CheckReverse+0x44>)
 8027924:	701a      	strb	r2, [r3, #0]
        }
        // force state
        SW.runner.mode.sub.val[SW_M_DRIVE] = SW_M_DRIVE_R;
 8027926:	4b07      	ldr	r3, [pc, #28]	; (8027944 <HBAR_CheckReverse+0x40>)
 8027928:	2203      	movs	r2, #3
 802792a:	f883 20f8 	strb.w	r2, [r3, #248]	; 0xf8
    }

    // set hazard
    SW.runner.hazard = SW.list[SW_K_REVERSE].state;
 802792e:	4b05      	ldr	r3, [pc, #20]	; (8027944 <HBAR_CheckReverse+0x40>)
 8027930:	f893 209c 	ldrb.w	r2, [r3, #156]	; 0x9c
 8027934:	4b03      	ldr	r3, [pc, #12]	; (8027944 <HBAR_CheckReverse+0x40>)
 8027936:	f883 20f1 	strb.w	r2, [r3, #241]	; 0xf1
}
 802793a:	bf00      	nop
 802793c:	46bd      	mov	sp, r7
 802793e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8027942:	4770      	bx	lr
 8027944:	20000004 	.word	0x20000004
 8027948:	20000f14 	.word	0x20000f14

0802794c <HBAR_TimerSelectSet>:

void HBAR_TimerSelectSet(void) {
 802794c:	b590      	push	{r4, r7, lr}
 802794e:	b083      	sub	sp, #12
 8027950:	af00      	add	r7, sp, #0
    for (uint8_t i = 0; i < SW_TOTAL_LIST; i++) {
 8027952:	2300      	movs	r3, #0
 8027954:	71fb      	strb	r3, [r7, #7]
 8027956:	e06d      	b.n	8027a34 <HBAR_TimerSelectSet+0xe8>
        if (i == SW_K_SELECT || i == SW_K_SET) {
 8027958:	79fb      	ldrb	r3, [r7, #7]
 802795a:	2b00      	cmp	r3, #0
 802795c:	d002      	beq.n	8027964 <HBAR_TimerSelectSet+0x18>
 802795e:	79fb      	ldrb	r3, [r7, #7]
 8027960:	2b01      	cmp	r3, #1
 8027962:	d164      	bne.n	8027a2e <HBAR_TimerSelectSet+0xe2>
            // reset SET timer
            SW.timer[i].time = 0;
 8027964:	79fb      	ldrb	r3, [r7, #7]
 8027966:	4a37      	ldr	r2, [pc, #220]	; (8027a44 <HBAR_TimerSelectSet+0xf8>)
 8027968:	331c      	adds	r3, #28
 802796a:	00db      	lsls	r3, r3, #3
 802796c:	4413      	add	r3, r2
 802796e:	2200      	movs	r2, #0
 8027970:	715a      	strb	r2, [r3, #5]

            // next job
            if (SW.list[i].state) {
 8027972:	79fb      	ldrb	r3, [r7, #7]
 8027974:	4a33      	ldr	r2, [pc, #204]	; (8027a44 <HBAR_TimerSelectSet+0xf8>)
 8027976:	015b      	lsls	r3, r3, #5
 8027978:	4413      	add	r3, r2
 802797a:	331c      	adds	r3, #28
 802797c:	781b      	ldrb	r3, [r3, #0]
 802797e:	2b00      	cmp	r3, #0
 8027980:	d02a      	beq.n	80279d8 <HBAR_TimerSelectSet+0x8c>
                if (i == SW_K_SELECT || (i == SW_K_SET && SW.runner.listening)) {
 8027982:	79fb      	ldrb	r3, [r7, #7]
 8027984:	2b00      	cmp	r3, #0
 8027986:	d007      	beq.n	8027998 <HBAR_TimerSelectSet+0x4c>
 8027988:	79fb      	ldrb	r3, [r7, #7]
 802798a:	2b01      	cmp	r3, #1
 802798c:	d11c      	bne.n	80279c8 <HBAR_TimerSelectSet+0x7c>
 802798e:	4b2d      	ldr	r3, [pc, #180]	; (8027a44 <HBAR_TimerSelectSet+0xf8>)
 8027990:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 8027994:	2b00      	cmp	r3, #0
 8027996:	d017      	beq.n	80279c8 <HBAR_TimerSelectSet+0x7c>
                    // start timer if not running
                    if (!SW.timer[i].running) {
 8027998:	79fb      	ldrb	r3, [r7, #7]
 802799a:	4a2a      	ldr	r2, [pc, #168]	; (8027a44 <HBAR_TimerSelectSet+0xf8>)
 802799c:	331c      	adds	r3, #28
 802799e:	00db      	lsls	r3, r3, #3
 80279a0:	4413      	add	r3, r2
 80279a2:	791b      	ldrb	r3, [r3, #4]
 80279a4:	2b00      	cmp	r3, #0
 80279a6:	d10f      	bne.n	80279c8 <HBAR_TimerSelectSet+0x7c>
                        // set flag
                        SW.timer[i].running = 1;
 80279a8:	79fb      	ldrb	r3, [r7, #7]
 80279aa:	4a26      	ldr	r2, [pc, #152]	; (8027a44 <HBAR_TimerSelectSet+0xf8>)
 80279ac:	331c      	adds	r3, #28
 80279ae:	00db      	lsls	r3, r3, #3
 80279b0:	4413      	add	r3, r2
 80279b2:	2201      	movs	r2, #1
 80279b4:	711a      	strb	r2, [r3, #4]
                        // start timer for SET
                        SW.timer[i].start = _GetTickMS();
 80279b6:	79fc      	ldrb	r4, [r7, #7]
 80279b8:	f017 ff93 	bl	803f8e2 <_GetTickMS>
 80279bc:	4601      	mov	r1, r0
 80279be:	4a21      	ldr	r2, [pc, #132]	; (8027a44 <HBAR_TimerSelectSet+0xf8>)
 80279c0:	f104 031c 	add.w	r3, r4, #28
 80279c4:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
                    }
                }
                // reverse it
                SW.list[i].state = 0;
 80279c8:	79fb      	ldrb	r3, [r7, #7]
 80279ca:	4a1e      	ldr	r2, [pc, #120]	; (8027a44 <HBAR_TimerSelectSet+0xf8>)
 80279cc:	015b      	lsls	r3, r3, #5
 80279ce:	4413      	add	r3, r2
 80279d0:	331c      	adds	r3, #28
 80279d2:	2200      	movs	r2, #0
 80279d4:	701a      	strb	r2, [r3, #0]
 80279d6:	e02a      	b.n	8027a2e <HBAR_TimerSelectSet+0xe2>
            } else {
                // stop timer if running
                if (SW.timer[i].running) {
 80279d8:	79fb      	ldrb	r3, [r7, #7]
 80279da:	4a1a      	ldr	r2, [pc, #104]	; (8027a44 <HBAR_TimerSelectSet+0xf8>)
 80279dc:	331c      	adds	r3, #28
 80279de:	00db      	lsls	r3, r3, #3
 80279e0:	4413      	add	r3, r2
 80279e2:	791b      	ldrb	r3, [r3, #4]
 80279e4:	2b00      	cmp	r3, #0
 80279e6:	d022      	beq.n	8027a2e <HBAR_TimerSelectSet+0xe2>
                    // set flag
                    SW.timer[i].running = 0;
 80279e8:	79fb      	ldrb	r3, [r7, #7]
 80279ea:	4a16      	ldr	r2, [pc, #88]	; (8027a44 <HBAR_TimerSelectSet+0xf8>)
 80279ec:	331c      	adds	r3, #28
 80279ee:	00db      	lsls	r3, r3, #3
 80279f0:	4413      	add	r3, r2
 80279f2:	2200      	movs	r2, #0
 80279f4:	711a      	strb	r2, [r3, #4]
                    // stop SET
                    SW.timer[i].time = (_GetTickMS() - SW.timer[i].start) / 1000;
 80279f6:	f017 ff74 	bl	803f8e2 <_GetTickMS>
 80279fa:	4601      	mov	r1, r0
 80279fc:	79fb      	ldrb	r3, [r7, #7]
 80279fe:	4a11      	ldr	r2, [pc, #68]	; (8027a44 <HBAR_TimerSelectSet+0xf8>)
 8027a00:	331c      	adds	r3, #28
 8027a02:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8027a06:	1acb      	subs	r3, r1, r3
 8027a08:	4a0f      	ldr	r2, [pc, #60]	; (8027a48 <HBAR_TimerSelectSet+0xfc>)
 8027a0a:	fba2 2303 	umull	r2, r3, r2, r3
 8027a0e:	099a      	lsrs	r2, r3, #6
 8027a10:	79fb      	ldrb	r3, [r7, #7]
 8027a12:	b2d1      	uxtb	r1, r2
 8027a14:	4a0b      	ldr	r2, [pc, #44]	; (8027a44 <HBAR_TimerSelectSet+0xf8>)
 8027a16:	331c      	adds	r3, #28
 8027a18:	00db      	lsls	r3, r3, #3
 8027a1a:	4413      	add	r3, r2
 8027a1c:	460a      	mov	r2, r1
 8027a1e:	715a      	strb	r2, [r3, #5]
                    // reverse it
                    SW.list[i].state = 1;
 8027a20:	79fb      	ldrb	r3, [r7, #7]
 8027a22:	4a08      	ldr	r2, [pc, #32]	; (8027a44 <HBAR_TimerSelectSet+0xf8>)
 8027a24:	015b      	lsls	r3, r3, #5
 8027a26:	4413      	add	r3, r2
 8027a28:	331c      	adds	r3, #28
 8027a2a:	2201      	movs	r2, #1
 8027a2c:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < SW_TOTAL_LIST; i++) {
 8027a2e:	79fb      	ldrb	r3, [r7, #7]
 8027a30:	3301      	adds	r3, #1
 8027a32:	71fb      	strb	r3, [r7, #7]
 8027a34:	79fb      	ldrb	r3, [r7, #7]
 8027a36:	2b06      	cmp	r3, #6
 8027a38:	d98e      	bls.n	8027958 <HBAR_TimerSelectSet+0xc>
                }
            }
        }
    }
}
 8027a3a:	bf00      	nop
 8027a3c:	370c      	adds	r7, #12
 8027a3e:	46bd      	mov	sp, r7
 8027a40:	bd90      	pop	{r4, r7, pc}
 8027a42:	bf00      	nop
 8027a44:	20000004 	.word	0x20000004
 8027a48:	10624dd3 	.word	0x10624dd3

08027a4c <HBAR_RunSelect>:

void HBAR_RunSelect(void) {
 8027a4c:	b480      	push	{r7}
 8027a4e:	af00      	add	r7, sp, #0
    if (SW.runner.listening) {
 8027a50:	4b0f      	ldr	r3, [pc, #60]	; (8027a90 <HBAR_RunSelect+0x44>)
 8027a52:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 8027a56:	2b00      	cmp	r3, #0
 8027a58:	d011      	beq.n	8027a7e <HBAR_RunSelect+0x32>
        // change mode position
        if (SW.runner.mode.val == SW_M_MAX) {
 8027a5a:	4b0d      	ldr	r3, [pc, #52]	; (8027a90 <HBAR_RunSelect+0x44>)
 8027a5c:	f893 30f4 	ldrb.w	r3, [r3, #244]	; 0xf4
 8027a60:	2b02      	cmp	r3, #2
 8027a62:	d104      	bne.n	8027a6e <HBAR_RunSelect+0x22>
            SW.runner.mode.val = 0;
 8027a64:	4b0a      	ldr	r3, [pc, #40]	; (8027a90 <HBAR_RunSelect+0x44>)
 8027a66:	2200      	movs	r2, #0
 8027a68:	f883 20f4 	strb.w	r2, [r3, #244]	; 0xf4
 8027a6c:	e007      	b.n	8027a7e <HBAR_RunSelect+0x32>
        } else {
            SW.runner.mode.val++;
 8027a6e:	4b08      	ldr	r3, [pc, #32]	; (8027a90 <HBAR_RunSelect+0x44>)
 8027a70:	f893 30f4 	ldrb.w	r3, [r3, #244]	; 0xf4
 8027a74:	3301      	adds	r3, #1
 8027a76:	b2da      	uxtb	r2, r3
 8027a78:	4b05      	ldr	r3, [pc, #20]	; (8027a90 <HBAR_RunSelect+0x44>)
 8027a7a:	f883 20f4 	strb.w	r2, [r3, #244]	; 0xf4
        }
    }
    // Listening on option
    SW.runner.listening = 1;
 8027a7e:	4b04      	ldr	r3, [pc, #16]	; (8027a90 <HBAR_RunSelect+0x44>)
 8027a80:	2201      	movs	r2, #1
 8027a82:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
}
 8027a86:	bf00      	nop
 8027a88:	46bd      	mov	sp, r7
 8027a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8027a8e:	4770      	bx	lr
 8027a90:	20000004 	.word	0x20000004

08027a94 <HBAR_RunSet>:

void HBAR_RunSet(void) {
 8027a94:	b480      	push	{r7}
 8027a96:	b083      	sub	sp, #12
 8027a98:	af00      	add	r7, sp, #0
    SW_MODE sMode = SW.runner.mode.val;
 8027a9a:	4b23      	ldr	r3, [pc, #140]	; (8027b28 <HBAR_RunSet+0x94>)
 8027a9c:	f893 30f4 	ldrb.w	r3, [r3, #244]	; 0xf4
 8027aa0:	71fb      	strb	r3, [r7, #7]

    if (SW.runner.listening ||
 8027aa2:	4b21      	ldr	r3, [pc, #132]	; (8027b28 <HBAR_RunSet+0x94>)
 8027aa4:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 8027aa8:	2b00      	cmp	r3, #0
 8027aaa:	d107      	bne.n	8027abc <HBAR_RunSet+0x28>
            (SW.timer[SW_K_SET].time >= 3 && sMode == SW_M_TRIP)) {
 8027aac:	4b1e      	ldr	r3, [pc, #120]	; (8027b28 <HBAR_RunSet+0x94>)
 8027aae:	f893 30ed 	ldrb.w	r3, [r3, #237]	; 0xed
    if (SW.runner.listening ||
 8027ab2:	2b02      	cmp	r3, #2
 8027ab4:	d932      	bls.n	8027b1c <HBAR_RunSet+0x88>
            (SW.timer[SW_K_SET].time >= 3 && sMode == SW_M_TRIP)) {
 8027ab6:	79fb      	ldrb	r3, [r7, #7]
 8027ab8:	2b01      	cmp	r3, #1
 8027aba:	d12f      	bne.n	8027b1c <HBAR_RunSet+0x88>
        // handle reset only if push more than n sec, and in trip mode
        if (!SW.runner.listening) {
 8027abc:	4b1a      	ldr	r3, [pc, #104]	; (8027b28 <HBAR_RunSet+0x94>)
 8027abe:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 8027ac2:	2b00      	cmp	r3, #0
 8027ac4:	d10b      	bne.n	8027ade <HBAR_RunSet+0x4a>
            // reset value
            SW.runner.mode.sub.trip[SW.runner.mode.sub.val[sMode]] = 0;
 8027ac6:	79fb      	ldrb	r3, [r7, #7]
 8027ac8:	4a17      	ldr	r2, [pc, #92]	; (8027b28 <HBAR_RunSet+0x94>)
 8027aca:	4413      	add	r3, r2
 8027acc:	f893 30f8 	ldrb.w	r3, [r3, #248]	; 0xf8
 8027ad0:	4a15      	ldr	r2, [pc, #84]	; (8027b28 <HBAR_RunSet+0x94>)
 8027ad2:	333e      	adds	r3, #62	; 0x3e
 8027ad4:	009b      	lsls	r3, r3, #2
 8027ad6:	4413      	add	r3, r2
 8027ad8:	2200      	movs	r2, #0
 8027ada:	609a      	str	r2, [r3, #8]
            } else {
                SW.runner.mode.sub.val[sMode]++;
            }
        }
    }
}
 8027adc:	e01e      	b.n	8027b1c <HBAR_RunSet+0x88>
            if (SW.runner.mode.sub.val[sMode] == SW.runner.mode.sub.max[sMode]) {
 8027ade:	79fb      	ldrb	r3, [r7, #7]
 8027ae0:	4a11      	ldr	r2, [pc, #68]	; (8027b28 <HBAR_RunSet+0x94>)
 8027ae2:	4413      	add	r3, r2
 8027ae4:	f893 20f8 	ldrb.w	r2, [r3, #248]	; 0xf8
 8027ae8:	79fb      	ldrb	r3, [r7, #7]
 8027aea:	490f      	ldr	r1, [pc, #60]	; (8027b28 <HBAR_RunSet+0x94>)
 8027aec:	440b      	add	r3, r1
 8027aee:	f893 30fb 	ldrb.w	r3, [r3, #251]	; 0xfb
 8027af2:	429a      	cmp	r2, r3
 8027af4:	d106      	bne.n	8027b04 <HBAR_RunSet+0x70>
                SW.runner.mode.sub.val[sMode] = 0;
 8027af6:	79fb      	ldrb	r3, [r7, #7]
 8027af8:	4a0b      	ldr	r2, [pc, #44]	; (8027b28 <HBAR_RunSet+0x94>)
 8027afa:	4413      	add	r3, r2
 8027afc:	2200      	movs	r2, #0
 8027afe:	f883 20f8 	strb.w	r2, [r3, #248]	; 0xf8
}
 8027b02:	e00b      	b.n	8027b1c <HBAR_RunSet+0x88>
                SW.runner.mode.sub.val[sMode]++;
 8027b04:	79fb      	ldrb	r3, [r7, #7]
 8027b06:	4a08      	ldr	r2, [pc, #32]	; (8027b28 <HBAR_RunSet+0x94>)
 8027b08:	441a      	add	r2, r3
 8027b0a:	f892 20f8 	ldrb.w	r2, [r2, #248]	; 0xf8
 8027b0e:	3201      	adds	r2, #1
 8027b10:	b2d1      	uxtb	r1, r2
 8027b12:	4a05      	ldr	r2, [pc, #20]	; (8027b28 <HBAR_RunSet+0x94>)
 8027b14:	4413      	add	r3, r2
 8027b16:	460a      	mov	r2, r1
 8027b18:	f883 20f8 	strb.w	r2, [r3, #248]	; 0xf8
}
 8027b1c:	bf00      	nop
 8027b1e:	370c      	adds	r7, #12
 8027b20:	46bd      	mov	sp, r7
 8027b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8027b26:	4770      	bx	lr
 8027b28:	20000004 	.word	0x20000004

08027b2c <HBAR_AccumulateSubTrip>:

void HBAR_AccumulateSubTrip(void) {
 8027b2c:	b480      	push	{r7}
 8027b2e:	b083      	sub	sp, #12
 8027b30:	af00      	add	r7, sp, #0
    SW_MODE_TRIP mTrip = SW.runner.mode.sub.val[SW_M_TRIP];
 8027b32:	4b14      	ldr	r3, [pc, #80]	; (8027b84 <HBAR_AccumulateSubTrip+0x58>)
 8027b34:	f893 30f9 	ldrb.w	r3, [r3, #249]	; 0xf9
 8027b38:	71fb      	strb	r3, [r7, #7]

    if (SW.runner.mode.sub.trip[mTrip] >= VCU_ODOMETER_MAX) {
 8027b3a:	79fb      	ldrb	r3, [r7, #7]
 8027b3c:	4a11      	ldr	r2, [pc, #68]	; (8027b84 <HBAR_AccumulateSubTrip+0x58>)
 8027b3e:	333e      	adds	r3, #62	; 0x3e
 8027b40:	009b      	lsls	r3, r3, #2
 8027b42:	4413      	add	r3, r2
 8027b44:	689b      	ldr	r3, [r3, #8]
 8027b46:	4a10      	ldr	r2, [pc, #64]	; (8027b88 <HBAR_AccumulateSubTrip+0x5c>)
 8027b48:	4293      	cmp	r3, r2
 8027b4a:	d907      	bls.n	8027b5c <HBAR_AccumulateSubTrip+0x30>
        SW.runner.mode.sub.trip[mTrip] = 0;
 8027b4c:	79fb      	ldrb	r3, [r7, #7]
 8027b4e:	4a0d      	ldr	r2, [pc, #52]	; (8027b84 <HBAR_AccumulateSubTrip+0x58>)
 8027b50:	333e      	adds	r3, #62	; 0x3e
 8027b52:	009b      	lsls	r3, r3, #2
 8027b54:	4413      	add	r3, r2
 8027b56:	2200      	movs	r2, #0
 8027b58:	609a      	str	r2, [r3, #8]
    } else {
        SW.runner.mode.sub.trip[mTrip]++;
    }
}
 8027b5a:	e00d      	b.n	8027b78 <HBAR_AccumulateSubTrip+0x4c>
        SW.runner.mode.sub.trip[mTrip]++;
 8027b5c:	79fa      	ldrb	r2, [r7, #7]
 8027b5e:	4909      	ldr	r1, [pc, #36]	; (8027b84 <HBAR_AccumulateSubTrip+0x58>)
 8027b60:	f102 033e 	add.w	r3, r2, #62	; 0x3e
 8027b64:	009b      	lsls	r3, r3, #2
 8027b66:	440b      	add	r3, r1
 8027b68:	689b      	ldr	r3, [r3, #8]
 8027b6a:	1c59      	adds	r1, r3, #1
 8027b6c:	4805      	ldr	r0, [pc, #20]	; (8027b84 <HBAR_AccumulateSubTrip+0x58>)
 8027b6e:	f102 033e 	add.w	r3, r2, #62	; 0x3e
 8027b72:	009b      	lsls	r3, r3, #2
 8027b74:	4403      	add	r3, r0
 8027b76:	6099      	str	r1, [r3, #8]
}
 8027b78:	bf00      	nop
 8027b7a:	370c      	adds	r7, #12
 8027b7c:	46bd      	mov	sp, r7
 8027b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8027b82:	4770      	bx	lr
 8027b84:	20000004 	.word	0x20000004
 8027b88:	0001869e 	.word	0x0001869e

08027b8c <HBAR_SeinController>:

sein_state_t HBAR_SeinController(sw_t *sw) {
 8027b8c:	b580      	push	{r7, lr}
 8027b8e:	b084      	sub	sp, #16
 8027b90:	af00      	add	r7, sp, #0
 8027b92:	6078      	str	r0, [r7, #4]
    static sein_state_t sein = {
            .left = 0,
            .right = 0
    };

    if ((_GetTickMS() - tickSein) >= 500) {
 8027b94:	f017 fea5 	bl	803f8e2 <_GetTickMS>
 8027b98:	4602      	mov	r2, r0
 8027b9a:	4b34      	ldr	r3, [pc, #208]	; (8027c6c <HBAR_SeinController+0xe0>)
 8027b9c:	681b      	ldr	r3, [r3, #0]
 8027b9e:	1ad3      	subs	r3, r2, r3
 8027ba0:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8027ba4:	d354      	bcc.n	8027c50 <HBAR_SeinController+0xc4>
        if (sw->runner.hazard) {
 8027ba6:	687b      	ldr	r3, [r7, #4]
 8027ba8:	f893 30f1 	ldrb.w	r3, [r3, #241]	; 0xf1
 8027bac:	2b00      	cmp	r3, #0
 8027bae:	d019      	beq.n	8027be4 <HBAR_SeinController+0x58>
            // hazard
            tickSein = _GetTickMS();
 8027bb0:	f017 fe97 	bl	803f8e2 <_GetTickMS>
 8027bb4:	4602      	mov	r2, r0
 8027bb6:	4b2d      	ldr	r3, [pc, #180]	; (8027c6c <HBAR_SeinController+0xe0>)
 8027bb8:	601a      	str	r2, [r3, #0]
            sein.left = !sein.left;
 8027bba:	4b2d      	ldr	r3, [pc, #180]	; (8027c70 <HBAR_SeinController+0xe4>)
 8027bbc:	781b      	ldrb	r3, [r3, #0]
 8027bbe:	2b00      	cmp	r3, #0
 8027bc0:	bf0c      	ite	eq
 8027bc2:	2301      	moveq	r3, #1
 8027bc4:	2300      	movne	r3, #0
 8027bc6:	b2db      	uxtb	r3, r3
 8027bc8:	461a      	mov	r2, r3
 8027bca:	4b29      	ldr	r3, [pc, #164]	; (8027c70 <HBAR_SeinController+0xe4>)
 8027bcc:	701a      	strb	r2, [r3, #0]
            sein.right = !sein.right;
 8027bce:	4b28      	ldr	r3, [pc, #160]	; (8027c70 <HBAR_SeinController+0xe4>)
 8027bd0:	785b      	ldrb	r3, [r3, #1]
 8027bd2:	2b00      	cmp	r3, #0
 8027bd4:	bf0c      	ite	eq
 8027bd6:	2301      	moveq	r3, #1
 8027bd8:	2300      	movne	r3, #0
 8027bda:	b2db      	uxtb	r3, r3
 8027bdc:	461a      	mov	r2, r3
 8027bde:	4b24      	ldr	r3, [pc, #144]	; (8027c70 <HBAR_SeinController+0xe4>)
 8027be0:	705a      	strb	r2, [r3, #1]
 8027be2:	e035      	b.n	8027c50 <HBAR_SeinController+0xc4>
        } else if (sw->list[SW_K_SEIN_LEFT].state) {
 8027be4:	687b      	ldr	r3, [r7, #4]
 8027be6:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8027bea:	2b00      	cmp	r3, #0
 8027bec:	d012      	beq.n	8027c14 <HBAR_SeinController+0x88>
            // left sein
            tickSein = _GetTickMS();
 8027bee:	f017 fe78 	bl	803f8e2 <_GetTickMS>
 8027bf2:	4602      	mov	r2, r0
 8027bf4:	4b1d      	ldr	r3, [pc, #116]	; (8027c6c <HBAR_SeinController+0xe0>)
 8027bf6:	601a      	str	r2, [r3, #0]
            sein.left = !sein.left;
 8027bf8:	4b1d      	ldr	r3, [pc, #116]	; (8027c70 <HBAR_SeinController+0xe4>)
 8027bfa:	781b      	ldrb	r3, [r3, #0]
 8027bfc:	2b00      	cmp	r3, #0
 8027bfe:	bf0c      	ite	eq
 8027c00:	2301      	moveq	r3, #1
 8027c02:	2300      	movne	r3, #0
 8027c04:	b2db      	uxtb	r3, r3
 8027c06:	461a      	mov	r2, r3
 8027c08:	4b19      	ldr	r3, [pc, #100]	; (8027c70 <HBAR_SeinController+0xe4>)
 8027c0a:	701a      	strb	r2, [r3, #0]
            sein.right = 0;
 8027c0c:	4b18      	ldr	r3, [pc, #96]	; (8027c70 <HBAR_SeinController+0xe4>)
 8027c0e:	2200      	movs	r2, #0
 8027c10:	705a      	strb	r2, [r3, #1]
 8027c12:	e01d      	b.n	8027c50 <HBAR_SeinController+0xc4>
        } else if (sw->list[SW_K_SEIN_RIGHT].state) {
 8027c14:	687b      	ldr	r3, [r7, #4]
 8027c16:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8027c1a:	2b00      	cmp	r3, #0
 8027c1c:	d012      	beq.n	8027c44 <HBAR_SeinController+0xb8>
            // right sein
            tickSein = _GetTickMS();
 8027c1e:	f017 fe60 	bl	803f8e2 <_GetTickMS>
 8027c22:	4602      	mov	r2, r0
 8027c24:	4b11      	ldr	r3, [pc, #68]	; (8027c6c <HBAR_SeinController+0xe0>)
 8027c26:	601a      	str	r2, [r3, #0]
            sein.left = 0;
 8027c28:	4b11      	ldr	r3, [pc, #68]	; (8027c70 <HBAR_SeinController+0xe4>)
 8027c2a:	2200      	movs	r2, #0
 8027c2c:	701a      	strb	r2, [r3, #0]
            sein.right = !sein.right;
 8027c2e:	4b10      	ldr	r3, [pc, #64]	; (8027c70 <HBAR_SeinController+0xe4>)
 8027c30:	785b      	ldrb	r3, [r3, #1]
 8027c32:	2b00      	cmp	r3, #0
 8027c34:	bf0c      	ite	eq
 8027c36:	2301      	moveq	r3, #1
 8027c38:	2300      	movne	r3, #0
 8027c3a:	b2db      	uxtb	r3, r3
 8027c3c:	461a      	mov	r2, r3
 8027c3e:	4b0c      	ldr	r3, [pc, #48]	; (8027c70 <HBAR_SeinController+0xe4>)
 8027c40:	705a      	strb	r2, [r3, #1]
 8027c42:	e005      	b.n	8027c50 <HBAR_SeinController+0xc4>
        } else {
            sein.left = 0;
 8027c44:	4b0a      	ldr	r3, [pc, #40]	; (8027c70 <HBAR_SeinController+0xe4>)
 8027c46:	2200      	movs	r2, #0
 8027c48:	701a      	strb	r2, [r3, #0]
            sein.right = 0;
 8027c4a:	4b09      	ldr	r3, [pc, #36]	; (8027c70 <HBAR_SeinController+0xe4>)
 8027c4c:	2200      	movs	r2, #0
 8027c4e:	705a      	strb	r2, [r3, #1]
        }
    }

    return sein;
 8027c50:	4b07      	ldr	r3, [pc, #28]	; (8027c70 <HBAR_SeinController+0xe4>)
 8027c52:	881b      	ldrh	r3, [r3, #0]
 8027c54:	81bb      	strh	r3, [r7, #12]
 8027c56:	2300      	movs	r3, #0
 8027c58:	7b3a      	ldrb	r2, [r7, #12]
 8027c5a:	f362 0307 	bfi	r3, r2, #0, #8
 8027c5e:	7b7a      	ldrb	r2, [r7, #13]
 8027c60:	f362 230f 	bfi	r3, r2, #8, #8
}
 8027c64:	4618      	mov	r0, r3
 8027c66:	3710      	adds	r7, #16
 8027c68:	46bd      	mov	sp, r7
 8027c6a:	bd80      	pop	{r7, pc}
 8027c6c:	20000f18 	.word	0x20000f18
 8027c70:	20000f1c 	.word	0x20000f1c

08027c74 <HBAR_ModeController>:

uint8_t HBAR_ModeController(sw_runner_t *runner) {
 8027c74:	b580      	push	{r7, lr}
 8027c76:	b082      	sub	sp, #8
 8027c78:	af00      	add	r7, sp, #0
 8027c7a:	6078      	str	r0, [r7, #4]
    static TickType_t tick, tickPeriod;
    static uint8_t iHide = 0;
    static int8_t iName = -1, iValue = -1;

    // MODE Show/Hide Manipulator
    if (runner->listening) {
 8027c7c:	687b      	ldr	r3, [r7, #4]
 8027c7e:	781b      	ldrb	r3, [r3, #0]
 8027c80:	2b00      	cmp	r3, #0
 8027c82:	d05f      	beq.n	8027d44 <HBAR_ModeController+0xd0>
        // if mode same
        if (iName != runner->mode.val) {
 8027c84:	4b34      	ldr	r3, [pc, #208]	; (8027d58 <HBAR_ModeController+0xe4>)
 8027c86:	f993 3000 	ldrsb.w	r3, [r3]
 8027c8a:	461a      	mov	r2, r3
 8027c8c:	687b      	ldr	r3, [r7, #4]
 8027c8e:	791b      	ldrb	r3, [r3, #4]
 8027c90:	429a      	cmp	r2, r3
 8027c92:	d00a      	beq.n	8027caa <HBAR_ModeController+0x36>
            iName = runner->mode.val;
 8027c94:	687b      	ldr	r3, [r7, #4]
 8027c96:	791b      	ldrb	r3, [r3, #4]
 8027c98:	b25a      	sxtb	r2, r3
 8027c9a:	4b2f      	ldr	r3, [pc, #188]	; (8027d58 <HBAR_ModeController+0xe4>)
 8027c9c:	701a      	strb	r2, [r3, #0]
            // reset period tick
            tickPeriod = _GetTickMS();
 8027c9e:	f017 fe20 	bl	803f8e2 <_GetTickMS>
 8027ca2:	4602      	mov	r2, r0
 8027ca4:	4b2d      	ldr	r3, [pc, #180]	; (8027d5c <HBAR_ModeController+0xe8>)
 8027ca6:	601a      	str	r2, [r3, #0]
 8027ca8:	e019      	b.n	8027cde <HBAR_ModeController+0x6a>

        } else if (iValue != runner->mode.sub.val[runner->mode.val]) {
 8027caa:	4b2d      	ldr	r3, [pc, #180]	; (8027d60 <HBAR_ModeController+0xec>)
 8027cac:	f993 3000 	ldrsb.w	r3, [r3]
 8027cb0:	461a      	mov	r2, r3
 8027cb2:	687b      	ldr	r3, [r7, #4]
 8027cb4:	791b      	ldrb	r3, [r3, #4]
 8027cb6:	4619      	mov	r1, r3
 8027cb8:	687b      	ldr	r3, [r7, #4]
 8027cba:	440b      	add	r3, r1
 8027cbc:	7a1b      	ldrb	r3, [r3, #8]
 8027cbe:	429a      	cmp	r2, r3
 8027cc0:	d00d      	beq.n	8027cde <HBAR_ModeController+0x6a>
            iValue = runner->mode.sub.val[runner->mode.val];
 8027cc2:	687b      	ldr	r3, [r7, #4]
 8027cc4:	791b      	ldrb	r3, [r3, #4]
 8027cc6:	461a      	mov	r2, r3
 8027cc8:	687b      	ldr	r3, [r7, #4]
 8027cca:	4413      	add	r3, r2
 8027ccc:	7a1b      	ldrb	r3, [r3, #8]
 8027cce:	b25a      	sxtb	r2, r3
 8027cd0:	4b23      	ldr	r3, [pc, #140]	; (8027d60 <HBAR_ModeController+0xec>)
 8027cd2:	701a      	strb	r2, [r3, #0]
            // reset period tick
            tickPeriod = _GetTickMS();
 8027cd4:	f017 fe05 	bl	803f8e2 <_GetTickMS>
 8027cd8:	4602      	mov	r2, r0
 8027cda:	4b20      	ldr	r3, [pc, #128]	; (8027d5c <HBAR_ModeController+0xe8>)
 8027cdc:	601a      	str	r2, [r3, #0]
        }

        if ((_GetTickMS() - tickPeriod) >= 5000 ||
 8027cde:	f017 fe00 	bl	803f8e2 <_GetTickMS>
 8027ce2:	4602      	mov	r2, r0
 8027ce4:	4b1d      	ldr	r3, [pc, #116]	; (8027d5c <HBAR_ModeController+0xe8>)
 8027ce6:	681b      	ldr	r3, [r3, #0]
 8027ce8:	1ad3      	subs	r3, r2, r3
 8027cea:	f241 3287 	movw	r2, #4999	; 0x1387
 8027cee:	4293      	cmp	r3, r2
 8027cf0:	d803      	bhi.n	8027cfa <HBAR_ModeController+0x86>
                (runner->mode.sub.val[SW_M_DRIVE] == SW_M_DRIVE_R)) {
 8027cf2:	687b      	ldr	r3, [r7, #4]
 8027cf4:	7a1b      	ldrb	r3, [r3, #8]
        if ((_GetTickMS() - tickPeriod) >= 5000 ||
 8027cf6:	2b03      	cmp	r3, #3
 8027cf8:	d10c      	bne.n	8027d14 <HBAR_ModeController+0xa0>
            // stop listening
            runner->listening = 0;
 8027cfa:	687b      	ldr	r3, [r7, #4]
 8027cfc:	2200      	movs	r2, #0
 8027cfe:	701a      	strb	r2, [r3, #0]
            iHide = 0;
 8027d00:	4b18      	ldr	r3, [pc, #96]	; (8027d64 <HBAR_ModeController+0xf0>)
 8027d02:	2200      	movs	r2, #0
 8027d04:	701a      	strb	r2, [r3, #0]
            iName = -1;
 8027d06:	4b14      	ldr	r3, [pc, #80]	; (8027d58 <HBAR_ModeController+0xe4>)
 8027d08:	22ff      	movs	r2, #255	; 0xff
 8027d0a:	701a      	strb	r2, [r3, #0]
            iValue = -1;
 8027d0c:	4b14      	ldr	r3, [pc, #80]	; (8027d60 <HBAR_ModeController+0xec>)
 8027d0e:	22ff      	movs	r2, #255	; 0xff
 8027d10:	701a      	strb	r2, [r3, #0]
 8027d12:	e01a      	b.n	8027d4a <HBAR_ModeController+0xd6>
        } else {
            // blink
            if ((_GetTickMS() - tick) >= 250) {
 8027d14:	f017 fde5 	bl	803f8e2 <_GetTickMS>
 8027d18:	4602      	mov	r2, r0
 8027d1a:	4b13      	ldr	r3, [pc, #76]	; (8027d68 <HBAR_ModeController+0xf4>)
 8027d1c:	681b      	ldr	r3, [r3, #0]
 8027d1e:	1ad3      	subs	r3, r2, r3
 8027d20:	2bf9      	cmp	r3, #249	; 0xf9
 8027d22:	d912      	bls.n	8027d4a <HBAR_ModeController+0xd6>
                tick = _GetTickMS();
 8027d24:	f017 fddd 	bl	803f8e2 <_GetTickMS>
 8027d28:	4602      	mov	r2, r0
 8027d2a:	4b0f      	ldr	r3, [pc, #60]	; (8027d68 <HBAR_ModeController+0xf4>)
 8027d2c:	601a      	str	r2, [r3, #0]
                iHide = !iHide;
 8027d2e:	4b0d      	ldr	r3, [pc, #52]	; (8027d64 <HBAR_ModeController+0xf0>)
 8027d30:	781b      	ldrb	r3, [r3, #0]
 8027d32:	2b00      	cmp	r3, #0
 8027d34:	bf0c      	ite	eq
 8027d36:	2301      	moveq	r3, #1
 8027d38:	2300      	movne	r3, #0
 8027d3a:	b2db      	uxtb	r3, r3
 8027d3c:	461a      	mov	r2, r3
 8027d3e:	4b09      	ldr	r3, [pc, #36]	; (8027d64 <HBAR_ModeController+0xf0>)
 8027d40:	701a      	strb	r2, [r3, #0]
 8027d42:	e002      	b.n	8027d4a <HBAR_ModeController+0xd6>
            }
        }
    } else {
        iHide = 0;
 8027d44:	4b07      	ldr	r3, [pc, #28]	; (8027d64 <HBAR_ModeController+0xf0>)
 8027d46:	2200      	movs	r2, #0
 8027d48:	701a      	strb	r2, [r3, #0]
    }

    return iHide;
 8027d4a:	4b06      	ldr	r3, [pc, #24]	; (8027d64 <HBAR_ModeController+0xf0>)
 8027d4c:	781b      	ldrb	r3, [r3, #0]
}
 8027d4e:	4618      	mov	r0, r3
 8027d50:	3708      	adds	r7, #8
 8027d52:	46bd      	mov	sp, r7
 8027d54:	bd80      	pop	{r7, pc}
 8027d56:	bf00      	nop
 8027d58:	2000010c 	.word	0x2000010c
 8027d5c:	20000f20 	.word	0x20000f20
 8027d60:	2000010d 	.word	0x2000010d
 8027d64:	20000f24 	.word	0x20000f24
 8027d68:	20000f28 	.word	0x20000f28

08027d6c <KLESS_Init>:
/* Private functions declaration ---------------------------------------------*/
static void lock(void);
static void unlock(void);

/* Public functions implementation --------------------------------------------*/
void KLESS_Init(void) {
 8027d6c:	b580      	push	{r7, lr}
 8027d6e:	b082      	sub	sp, #8
 8027d70:	af00      	add	r7, sp, #0
    nrf24l01_config *config = &(KLESS.config);
 8027d72:	4b24      	ldr	r3, [pc, #144]	; (8027e04 <KLESS_Init+0x98>)
 8027d74:	607b      	str	r3, [r7, #4]

    // use VCU_ID as address
    memcpy(KLESS.tx.address, &(VCU.d.unit_id), sizeof(VCU.d.unit_id));
 8027d76:	4b24      	ldr	r3, [pc, #144]	; (8027e08 <KLESS_Init+0x9c>)
 8027d78:	681b      	ldr	r3, [r3, #0]
 8027d7a:	4a22      	ldr	r2, [pc, #136]	; (8027e04 <KLESS_Init+0x98>)
 8027d7c:	6353      	str	r3, [r2, #52]	; 0x34
    memcpy(KLESS.rx.address, &(VCU.d.unit_id), sizeof(VCU.d.unit_id));
 8027d7e:	4b22      	ldr	r3, [pc, #136]	; (8027e08 <KLESS_Init+0x9c>)
 8027d80:	681b      	ldr	r3, [r3, #0]
 8027d82:	4a20      	ldr	r2, [pc, #128]	; (8027e04 <KLESS_Init+0x98>)
 8027d84:	f8c2 304e 	str.w	r3, [r2, #78]	; 0x4e

    // set configuration
    config->tx_address = KLESS.tx.address;
 8027d88:	687b      	ldr	r3, [r7, #4]
 8027d8a:	4a20      	ldr	r2, [pc, #128]	; (8027e0c <KLESS_Init+0xa0>)
 8027d8c:	60da      	str	r2, [r3, #12]
    config->rx_address = KLESS.rx.address;
 8027d8e:	687b      	ldr	r3, [r7, #4]
 8027d90:	4a1f      	ldr	r2, [pc, #124]	; (8027e10 <KLESS_Init+0xa4>)
 8027d92:	609a      	str	r2, [r3, #8]
    config->rx_buffer = KLESS.rx.payload;
 8027d94:	687b      	ldr	r3, [r7, #4]
 8027d96:	4a1f      	ldr	r2, [pc, #124]	; (8027e14 <KLESS_Init+0xa8>)
 8027d98:	611a      	str	r2, [r3, #16]

    config->data_rate = NRF_DATA_RATE_250KBPS;
 8027d9a:	687b      	ldr	r3, [r7, #4]
 8027d9c:	2201      	movs	r2, #1
 8027d9e:	701a      	strb	r2, [r3, #0]
    config->tx_power = NRF_TX_PWR_0dBm;
 8027da0:	687b      	ldr	r3, [r7, #4]
 8027da2:	2203      	movs	r2, #3
 8027da4:	705a      	strb	r2, [r3, #1]
    config->crc_width = NRF_CRC_WIDTH_1B;
 8027da6:	687b      	ldr	r3, [r7, #4]
 8027da8:	2200      	movs	r2, #0
 8027daa:	709a      	strb	r2, [r3, #2]
    config->retransmit_count = 0x0F;   // maximum is 15 times
 8027dac:	687b      	ldr	r3, [r7, #4]
 8027dae:	220f      	movs	r2, #15
 8027db0:	715a      	strb	r2, [r3, #5]
    config->retransmit_delay = 0x0F; // 4000us, LSB:250us
 8027db2:	687b      	ldr	r3, [r7, #4]
 8027db4:	220f      	movs	r2, #15
 8027db6:	719a      	strb	r2, [r3, #6]
    config->rf_channel = 110;
 8027db8:	687b      	ldr	r3, [r7, #4]
 8027dba:	226e      	movs	r2, #110	; 0x6e
 8027dbc:	71da      	strb	r2, [r3, #7]

    config->spi = &hspi1;
 8027dbe:	687b      	ldr	r3, [r7, #4]
 8027dc0:	4a15      	ldr	r2, [pc, #84]	; (8027e18 <KLESS_Init+0xac>)
 8027dc2:	615a      	str	r2, [r3, #20]
    config->spi_timeout = 100; // milliseconds
 8027dc4:	687b      	ldr	r3, [r7, #4]
 8027dc6:	2264      	movs	r2, #100	; 0x64
 8027dc8:	619a      	str	r2, [r3, #24]
    config->csn_port = INT_KEYLESS_CSN_GPIO_Port;
 8027dca:	687b      	ldr	r3, [r7, #4]
 8027dcc:	4a13      	ldr	r2, [pc, #76]	; (8027e1c <KLESS_Init+0xb0>)
 8027dce:	61da      	str	r2, [r3, #28]
    config->csn_pin = INT_KEYLESS_CSN_Pin;
 8027dd0:	687b      	ldr	r3, [r7, #4]
 8027dd2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8027dd6:	841a      	strh	r2, [r3, #32]
    config->ce_port = INT_KEYLESS_CE_GPIO_Port;
 8027dd8:	687b      	ldr	r3, [r7, #4]
 8027dda:	4a11      	ldr	r2, [pc, #68]	; (8027e20 <KLESS_Init+0xb4>)
 8027ddc:	625a      	str	r2, [r3, #36]	; 0x24
    config->ce_pin = INT_KEYLESS_CE_Pin;
 8027dde:	687b      	ldr	r3, [r7, #4]
 8027de0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8027de4:	851a      	strh	r2, [r3, #40]	; 0x28
    config->irq_port = INT_KEYLESS_IRQ_GPIO_Port;
 8027de6:	687b      	ldr	r3, [r7, #4]
 8027de8:	4a0e      	ldr	r2, [pc, #56]	; (8027e24 <KLESS_Init+0xb8>)
 8027dea:	62da      	str	r2, [r3, #44]	; 0x2c
    config->irq_pin = INT_KEYLESS_IRQ_Pin;
 8027dec:	687b      	ldr	r3, [r7, #4]
 8027dee:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8027df2:	861a      	strh	r2, [r3, #48]	; 0x30

    // initialization
    nrf_init(&nrf, config);
 8027df4:	6879      	ldr	r1, [r7, #4]
 8027df6:	480c      	ldr	r0, [pc, #48]	; (8027e28 <KLESS_Init+0xbc>)
 8027df8:	f7fd fbbe 	bl	8025578 <nrf_init>
}
 8027dfc:	bf00      	nop
 8027dfe:	3708      	adds	r7, #8
 8027e00:	46bd      	mov	sp, r7
 8027e02:	bd80      	pop	{r7, pc}
 8027e04:	20000110 	.word	0x20000110
 8027e08:	20000228 	.word	0x20000228
 8027e0c:	20000144 	.word	0x20000144
 8027e10:	2000015e 	.word	0x2000015e
 8027e14:	20000163 	.word	0x20000163
 8027e18:	20008890 	.word	0x20008890
 8027e1c:	40020000 	.word	0x40020000
 8027e20:	40020800 	.word	0x40020800
 8027e24:	40021000 	.word	0x40021000
 8027e28:	200083cc 	.word	0x200083cc

08027e2c <KLESS_ValidateCommand>:

uint8_t KLESS_ValidateCommand(KLESS_CMD *cmd) {
 8027e2c:	b580      	push	{r7, lr}
 8027e2e:	b088      	sub	sp, #32
 8027e30:	af00      	add	r7, sp, #0
 8027e32:	6078      	str	r0, [r7, #4]
    uint8_t valid, payload_dec[NRF_DATA_LENGTH];

    lock();
 8027e34:	f000 f946 	bl	80280c4 <lock>
    // Read Payload
    valid = KLESS_Payload(KLESS_R, payload_dec);
 8027e38:	f107 030c 	add.w	r3, r7, #12
 8027e3c:	4619      	mov	r1, r3
 8027e3e:	2000      	movs	r0, #0
 8027e40:	f000 f82c 	bl	8027e9c <KLESS_Payload>
 8027e44:	4603      	mov	r3, r0
 8027e46:	77fb      	strb	r3, [r7, #31]

    // Get Payload position
    if (valid) {
 8027e48:	7ffb      	ldrb	r3, [r7, #31]
 8027e4a:	2b00      	cmp	r3, #0
 8027e4c:	d01d      	beq.n	8027e8a <KLESS_ValidateCommand+0x5e>
        valid = 0;
 8027e4e:	2300      	movs	r3, #0
 8027e50:	77fb      	strb	r3, [r7, #31]
        // Check Payload Command
        for (uint8_t i = 0; i < 3; i++) {
 8027e52:	2300      	movs	r3, #0
 8027e54:	77bb      	strb	r3, [r7, #30]
 8027e56:	e015      	b.n	8027e84 <KLESS_ValidateCommand+0x58>
            // check command
            if (memcmp(payload_dec, &commands[i], 8) == 0) {
 8027e58:	7fbb      	ldrb	r3, [r7, #30]
 8027e5a:	00db      	lsls	r3, r3, #3
 8027e5c:	4a0e      	ldr	r2, [pc, #56]	; (8027e98 <KLESS_ValidateCommand+0x6c>)
 8027e5e:	1899      	adds	r1, r3, r2
 8027e60:	f107 030c 	add.w	r3, r7, #12
 8027e64:	2208      	movs	r2, #8
 8027e66:	4618      	mov	r0, r3
 8027e68:	f017 fe40 	bl	803faec <memcmp>
 8027e6c:	4603      	mov	r3, r0
 8027e6e:	2b00      	cmp	r3, #0
 8027e70:	d105      	bne.n	8027e7e <KLESS_ValidateCommand+0x52>
                *cmd = i;
 8027e72:	687b      	ldr	r3, [r7, #4]
 8027e74:	7fba      	ldrb	r2, [r7, #30]
 8027e76:	701a      	strb	r2, [r3, #0]
                valid = 1;
 8027e78:	2301      	movs	r3, #1
 8027e7a:	77fb      	strb	r3, [r7, #31]
                break;
 8027e7c:	e005      	b.n	8027e8a <KLESS_ValidateCommand+0x5e>
        for (uint8_t i = 0; i < 3; i++) {
 8027e7e:	7fbb      	ldrb	r3, [r7, #30]
 8027e80:	3301      	adds	r3, #1
 8027e82:	77bb      	strb	r3, [r7, #30]
 8027e84:	7fbb      	ldrb	r3, [r7, #30]
 8027e86:	2b02      	cmp	r3, #2
 8027e88:	d9e6      	bls.n	8027e58 <KLESS_ValidateCommand+0x2c>
            }
        }

    }
    unlock();
 8027e8a:	f000 f929 	bl	80280e0 <unlock>

    return valid;
 8027e8e:	7ffb      	ldrb	r3, [r7, #31]
}
 8027e90:	4618      	mov	r0, r3
 8027e92:	3720      	adds	r7, #32
 8027e94:	46bd      	mov	sp, r7
 8027e96:	bd80      	pop	{r7, pc}
 8027e98:	0805613c 	.word	0x0805613c

08027e9c <KLESS_Payload>:

uint8_t KLESS_Payload(KLESS_MODE mode, uint8_t *payload) {
 8027e9c:	b580      	push	{r7, lr}
 8027e9e:	b084      	sub	sp, #16
 8027ea0:	af00      	add	r7, sp, #0
 8027ea2:	4603      	mov	r3, r0
 8027ea4:	6039      	str	r1, [r7, #0]
 8027ea6:	71fb      	strb	r3, [r7, #7]
    uint8_t ret = 0;
 8027ea8:	2300      	movs	r3, #0
 8027eaa:	73fb      	strb	r3, [r7, #15]

    lock();
 8027eac:	f000 f90a 	bl	80280c4 <lock>
    // Process Payload
    if (mode == KLESS_R) {
 8027eb0:	79fb      	ldrb	r3, [r7, #7]
 8027eb2:	2b00      	cmp	r3, #0
 8027eb4:	d10a      	bne.n	8027ecc <KLESS_Payload+0x30>
        // Decrypt
        if (AES_Decrypt(payload, KLESS.rx.payload, NRF_DATA_LENGTH)) {
 8027eb6:	2210      	movs	r2, #16
 8027eb8:	490d      	ldr	r1, [pc, #52]	; (8027ef0 <KLESS_Payload+0x54>)
 8027eba:	6838      	ldr	r0, [r7, #0]
 8027ebc:	f7fb fd50 	bl	8023960 <AES_Decrypt>
 8027ec0:	4603      	mov	r3, r0
 8027ec2:	2b00      	cmp	r3, #0
 8027ec4:	d00c      	beq.n	8027ee0 <KLESS_Payload+0x44>
            ret = 1;
 8027ec6:	2301      	movs	r3, #1
 8027ec8:	73fb      	strb	r3, [r7, #15]
 8027eca:	e009      	b.n	8027ee0 <KLESS_Payload+0x44>
        }
    } else {
        // Encrypt
        if (AES_Encrypt(KLESS.tx.payload, payload, NRF_DATA_LENGTH)) {
 8027ecc:	2210      	movs	r2, #16
 8027ece:	6839      	ldr	r1, [r7, #0]
 8027ed0:	4808      	ldr	r0, [pc, #32]	; (8027ef4 <KLESS_Payload+0x58>)
 8027ed2:	f7fb fd23 	bl	802391c <AES_Encrypt>
 8027ed6:	4603      	mov	r3, r0
 8027ed8:	2b00      	cmp	r3, #0
 8027eda:	d001      	beq.n	8027ee0 <KLESS_Payload+0x44>
            ret = 1;
 8027edc:	2301      	movs	r3, #1
 8027ede:	73fb      	strb	r3, [r7, #15]
        }
    }
    unlock();
 8027ee0:	f000 f8fe 	bl	80280e0 <unlock>

    return ret;
 8027ee4:	7bfb      	ldrb	r3, [r7, #15]
}
 8027ee6:	4618      	mov	r0, r3
 8027ee8:	3710      	adds	r7, #16
 8027eea:	46bd      	mov	sp, r7
 8027eec:	bd80      	pop	{r7, pc}
 8027eee:	bf00      	nop
 8027ef0:	20000163 	.word	0x20000163
 8027ef4:	20000149 	.word	0x20000149

08027ef8 <KLESS_GenerateAesKey>:

void KLESS_GenerateAesKey(uint32_t *payload) {
 8027ef8:	b580      	push	{r7, lr}
 8027efa:	b084      	sub	sp, #16
 8027efc:	af00      	add	r7, sp, #0
 8027efe:	6078      	str	r0, [r7, #4]
    for (uint8_t i = 0; i < (NRF_DATA_LENGTH / sizeof(uint32_t)); i++) {
 8027f00:	2300      	movs	r3, #0
 8027f02:	73fb      	strb	r3, [r7, #15]
 8027f04:	e009      	b.n	8027f1a <KLESS_GenerateAesKey+0x22>
        HAL_RNG_GenerateRandomNumber(&hrng, payload++);
 8027f06:	687b      	ldr	r3, [r7, #4]
 8027f08:	1d1a      	adds	r2, r3, #4
 8027f0a:	607a      	str	r2, [r7, #4]
 8027f0c:	4619      	mov	r1, r3
 8027f0e:	4806      	ldr	r0, [pc, #24]	; (8027f28 <KLESS_GenerateAesKey+0x30>)
 8027f10:	f00c ff2e 	bl	8034d70 <HAL_RNG_GenerateRandomNumber>
    for (uint8_t i = 0; i < (NRF_DATA_LENGTH / sizeof(uint32_t)); i++) {
 8027f14:	7bfb      	ldrb	r3, [r7, #15]
 8027f16:	3301      	adds	r3, #1
 8027f18:	73fb      	strb	r3, [r7, #15]
 8027f1a:	7bfb      	ldrb	r3, [r7, #15]
 8027f1c:	2b03      	cmp	r3, #3
 8027f1e:	d9f2      	bls.n	8027f06 <KLESS_GenerateAesKey+0xe>
    }
}
 8027f20:	bf00      	nop
 8027f22:	3710      	adds	r7, #16
 8027f24:	46bd      	mov	sp, r7
 8027f26:	bd80      	pop	{r7, pc}
 8027f28:	20008830 	.word	0x20008830

08027f2c <KLESS_Pairing>:

uint8_t KLESS_Pairing(void) {
 8027f2c:	b580      	push	{r7, lr}
 8027f2e:	b088      	sub	sp, #32
 8027f30:	af00      	add	r7, sp, #0
    uint8_t *payload = KLESS.tx.payload;
 8027f32:	4b36      	ldr	r3, [pc, #216]	; (802800c <KLESS_Pairing+0xe0>)
 8027f34:	61bb      	str	r3, [r7, #24]
    uint32_t aes[4], swapped;
    NRF_RESULT p = NRF_ERROR;
 8027f36:	2301      	movs	r3, #1
 8027f38:	75fb      	strb	r3, [r7, #23]

    // Insert AES Key
    KLESS_GenerateAesKey(aes);
 8027f3a:	1d3b      	adds	r3, r7, #4
 8027f3c:	4618      	mov	r0, r3
 8027f3e:	f7ff ffdb 	bl	8027ef8 <KLESS_GenerateAesKey>
    // swap byte order
    for (uint8_t i = 0; i < 4; i++) {
 8027f42:	2300      	movs	r3, #0
 8027f44:	77fb      	strb	r3, [r7, #31]
 8027f46:	e015      	b.n	8027f74 <KLESS_Pairing+0x48>
        swapped = _ByteSwap32(aes[i]);
 8027f48:	7ffb      	ldrb	r3, [r7, #31]
 8027f4a:	009b      	lsls	r3, r3, #2
 8027f4c:	f107 0220 	add.w	r2, r7, #32
 8027f50:	4413      	add	r3, r2
 8027f52:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 8027f56:	4618      	mov	r0, r3
 8027f58:	f017 fcfa 	bl	803f950 <_ByteSwap32>
 8027f5c:	4603      	mov	r3, r0
 8027f5e:	603b      	str	r3, [r7, #0]
        memcpy(&payload[i * 4], &swapped, sizeof(swapped));
 8027f60:	7ffb      	ldrb	r3, [r7, #31]
 8027f62:	009b      	lsls	r3, r3, #2
 8027f64:	461a      	mov	r2, r3
 8027f66:	69bb      	ldr	r3, [r7, #24]
 8027f68:	4413      	add	r3, r2
 8027f6a:	683a      	ldr	r2, [r7, #0]
 8027f6c:	601a      	str	r2, [r3, #0]
    for (uint8_t i = 0; i < 4; i++) {
 8027f6e:	7ffb      	ldrb	r3, [r7, #31]
 8027f70:	3301      	adds	r3, #1
 8027f72:	77fb      	strb	r3, [r7, #31]
 8027f74:	7ffb      	ldrb	r3, [r7, #31]
 8027f76:	2b03      	cmp	r3, #3
 8027f78:	d9e6      	bls.n	8027f48 <KLESS_Pairing+0x1c>
    }
    // Insert VCU_ID
    memcpy(&payload[NRF_DATA_LENGTH], KLESS.tx.address, NRF_ADDR_LENGTH);
 8027f7a:	69bb      	ldr	r3, [r7, #24]
 8027f7c:	f103 0210 	add.w	r2, r3, #16
 8027f80:	4b23      	ldr	r3, [pc, #140]	; (8028010 <KLESS_Pairing+0xe4>)
 8027f82:	3334      	adds	r3, #52	; 0x34
 8027f84:	6818      	ldr	r0, [r3, #0]
 8027f86:	6010      	str	r0, [r2, #0]
 8027f88:	791b      	ldrb	r3, [r3, #4]
 8027f8a:	7113      	strb	r3, [r2, #4]

    // Set Address (pairing mode)
    memset(KLESS.tx.address, 0x00, sizeof(VCU.d.unit_id));
 8027f8c:	2204      	movs	r2, #4
 8027f8e:	2100      	movs	r1, #0
 8027f90:	4820      	ldr	r0, [pc, #128]	; (8028014 <KLESS_Pairing+0xe8>)
 8027f92:	f017 fdc5 	bl	803fb20 <memset>
    memset(KLESS.rx.address, 0x00, sizeof(VCU.d.unit_id));
 8027f96:	2204      	movs	r2, #4
 8027f98:	2100      	movs	r1, #0
 8027f9a:	481f      	ldr	r0, [pc, #124]	; (8028018 <KLESS_Pairing+0xec>)
 8027f9c:	f017 fdc0 	bl	803fb20 <memset>

    // Set NRF Config (pairing mode)
    ce_reset(&nrf);
 8027fa0:	481e      	ldr	r0, [pc, #120]	; (802801c <KLESS_Pairing+0xf0>)
 8027fa2:	f7fd fad8 	bl	8025556 <ce_reset>
    nrf_set_tx_address(&nrf, KLESS.tx.address);
 8027fa6:	491b      	ldr	r1, [pc, #108]	; (8028014 <KLESS_Pairing+0xe8>)
 8027fa8:	481c      	ldr	r0, [pc, #112]	; (802801c <KLESS_Pairing+0xf0>)
 8027faa:	f7fe f939 	bl	8026220 <nrf_set_tx_address>
    nrf_set_rx_address_p0(&nrf, KLESS.rx.address);
 8027fae:	491a      	ldr	r1, [pc, #104]	; (8028018 <KLESS_Pairing+0xec>)
 8027fb0:	481a      	ldr	r0, [pc, #104]	; (802801c <KLESS_Pairing+0xf0>)
 8027fb2:	f7fe f919 	bl	80261e8 <nrf_set_rx_address_p0>
    nrf_set_rx_payload_width_p0(&nrf, NRF_DATA_PAIR_LENGTH);
 8027fb6:	2115      	movs	r1, #21
 8027fb8:	4818      	ldr	r0, [pc, #96]	; (802801c <KLESS_Pairing+0xf0>)
 8027fba:	f7fe f94d 	bl	8026258 <nrf_set_rx_payload_width_p0>
    ce_set(&nrf);
 8027fbe:	4817      	ldr	r0, [pc, #92]	; (802801c <KLESS_Pairing+0xf0>)
 8027fc0:	f7fd fab9 	bl	8025536 <ce_set>

    // Send Payload
    p = nrf_send_packet(&nrf, payload);
 8027fc4:	69b9      	ldr	r1, [r7, #24]
 8027fc6:	4815      	ldr	r0, [pc, #84]	; (802801c <KLESS_Pairing+0xf0>)
 8027fc8:	f7fe f967 	bl	802629a <nrf_send_packet>
 8027fcc:	4603      	mov	r3, r0
 8027fce:	75fb      	strb	r3, [r7, #23]
    _DelayMS(100);
 8027fd0:	2064      	movs	r0, #100	; 0x64
 8027fd2:	f017 fc7b 	bl	803f8cc <_DelayMS>

    // Set Address (normal mode)
    memcpy(KLESS.tx.address, &(VCU.d.unit_id), sizeof(VCU.d.unit_id));
 8027fd6:	4b12      	ldr	r3, [pc, #72]	; (8028020 <KLESS_Pairing+0xf4>)
 8027fd8:	681b      	ldr	r3, [r3, #0]
 8027fda:	4a0d      	ldr	r2, [pc, #52]	; (8028010 <KLESS_Pairing+0xe4>)
 8027fdc:	6353      	str	r3, [r2, #52]	; 0x34
    memcpy(KLESS.rx.address, &(VCU.d.unit_id), sizeof(VCU.d.unit_id));
 8027fde:	4b10      	ldr	r3, [pc, #64]	; (8028020 <KLESS_Pairing+0xf4>)
 8027fe0:	681b      	ldr	r3, [r3, #0]
 8027fe2:	4a0b      	ldr	r2, [pc, #44]	; (8028010 <KLESS_Pairing+0xe4>)
 8027fe4:	f8c2 304e 	str.w	r3, [r2, #78]	; 0x4e
    // Set Aes Key (new)
    EEPROM_AesKey(EE_CMD_W, aes);
 8027fe8:	1d3b      	adds	r3, r7, #4
 8027fea:	4619      	mov	r1, r3
 8027fec:	2001      	movs	r0, #1
 8027fee:	f016 fc51 	bl	803e894 <EEPROM_AesKey>

    // Set NRF Config (normal mode)
    KLESS_Init();
 8027ff2:	f7ff febb 	bl	8027d6c <KLESS_Init>

    return (p == NRF_OK);
 8027ff6:	7dfb      	ldrb	r3, [r7, #23]
 8027ff8:	2b00      	cmp	r3, #0
 8027ffa:	bf0c      	ite	eq
 8027ffc:	2301      	moveq	r3, #1
 8027ffe:	2300      	movne	r3, #0
 8028000:	b2db      	uxtb	r3, r3
}
 8028002:	4618      	mov	r0, r3
 8028004:	3720      	adds	r7, #32
 8028006:	46bd      	mov	sp, r7
 8028008:	bd80      	pop	{r7, pc}
 802800a:	bf00      	nop
 802800c:	20000149 	.word	0x20000149
 8028010:	20000110 	.word	0x20000110
 8028014:	20000144 	.word	0x20000144
 8028018:	2000015e 	.word	0x2000015e
 802801c:	200083cc 	.word	0x200083cc
 8028020:	20000228 	.word	0x20000228

08028024 <KLESS_Debugger>:
    LOG_Enter();

    return (p == NRF_OK);
}

void KLESS_Debugger(void) {
 8028024:	b580      	push	{r7, lr}
 8028026:	af00      	add	r7, sp, #0
    lock();
 8028028:	f000 f84c 	bl	80280c4 <lock>
    LOG_Str("NRF:Receive = ");
 802802c:	4806      	ldr	r0, [pc, #24]	; (8028048 <KLESS_Debugger+0x24>)
 802802e:	f016 fa55 	bl	803e4dc <LOG_Str>
    LOG_BufHex((char*) KLESS.rx.payload, NRF_DATA_LENGTH);
 8028032:	2110      	movs	r1, #16
 8028034:	4805      	ldr	r0, [pc, #20]	; (802804c <KLESS_Debugger+0x28>)
 8028036:	f016 faa3 	bl	803e580 <LOG_BufHex>
    LOG_Enter();
 802803a:	f016 f9d5 	bl	803e3e8 <LOG_Enter>
    unlock();
 802803e:	f000 f84f 	bl	80280e0 <unlock>
}
 8028042:	bf00      	nop
 8028044:	bd80      	pop	{r7, pc}
 8028046:	bf00      	nop
 8028048:	08043988 	.word	0x08043988
 802804c:	20000163 	.word	0x20000163

08028050 <KLESS_Refresh>:

void KLESS_Refresh(void) {
 8028050:	b580      	push	{r7, lr}
 8028052:	af00      	add	r7, sp, #0
    if ((_GetTickMS() - VCU.d.tick.keyless) < KEYLESS_TIMEOUT) {
 8028054:	f017 fc45 	bl	803f8e2 <_GetTickMS>
 8028058:	4602      	mov	r2, r0
 802805a:	4b08      	ldr	r3, [pc, #32]	; (802807c <KLESS_Refresh+0x2c>)
 802805c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 802805e:	1ad3      	subs	r3, r2, r3
 8028060:	f241 3287 	movw	r2, #4999	; 0x1387
 8028064:	4293      	cmp	r3, r2
 8028066:	d803      	bhi.n	8028070 <KLESS_Refresh+0x20>
        HMI1.d.status.keyless = 1;
 8028068:	4b05      	ldr	r3, [pc, #20]	; (8028080 <KLESS_Refresh+0x30>)
 802806a:	2201      	movs	r2, #1
 802806c:	715a      	strb	r2, [r3, #5]
    } else {
        HMI1.d.status.keyless = 0;
    }
}
 802806e:	e002      	b.n	8028076 <KLESS_Refresh+0x26>
        HMI1.d.status.keyless = 0;
 8028070:	4b03      	ldr	r3, [pc, #12]	; (8028080 <KLESS_Refresh+0x30>)
 8028072:	2200      	movs	r2, #0
 8028074:	715a      	strb	r2, [r3, #5]
}
 8028076:	bf00      	nop
 8028078:	bd80      	pop	{r7, pc}
 802807a:	bf00      	nop
 802807c:	20000228 	.word	0x20000228
 8028080:	200001e4 	.word	0x200001e4

08028084 <KLESS_IrqHandler>:

void KLESS_IrqHandler(void) {
 8028084:	b580      	push	{r7, lr}
 8028086:	af00      	add	r7, sp, #0
    nrf_irq_handler(&nrf);
 8028088:	4802      	ldr	r0, [pc, #8]	; (8028094 <KLESS_IrqHandler+0x10>)
 802808a:	f7fe f939 	bl	8026300 <nrf_irq_handler>
}
 802808e:	bf00      	nop
 8028090:	bd80      	pop	{r7, pc}
 8028092:	bf00      	nop
 8028094:	200083cc 	.word	0x200083cc

08028098 <nrf_packet_received_callback>:

void nrf_packet_received_callback(nrf24l01 *dev, uint8_t *data) {
 8028098:	b580      	push	{r7, lr}
 802809a:	b082      	sub	sp, #8
 802809c:	af00      	add	r7, sp, #0
 802809e:	6078      	str	r0, [r7, #4]
 80280a0:	6039      	str	r1, [r7, #0]
    // used in favor of nrf_receive_packet
    dev->rx_busy = 0;
 80280a2:	687b      	ldr	r3, [r7, #4]
 80280a4:	2200      	movs	r2, #0
 80280a6:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36

    osThreadFlagsSet(KeylessTaskHandle, EVT_KEYLESS_RX_IT);
 80280aa:	4b05      	ldr	r3, [pc, #20]	; (80280c0 <nrf_packet_received_callback+0x28>)
 80280ac:	681b      	ldr	r3, [r3, #0]
 80280ae:	2101      	movs	r1, #1
 80280b0:	4618      	mov	r0, r3
 80280b2:	f00f fb37 	bl	8037724 <osThreadFlagsSet>
}
 80280b6:	bf00      	nop
 80280b8:	3708      	adds	r7, #8
 80280ba:	46bd      	mov	sp, r7
 80280bc:	bd80      	pop	{r7, pc}
 80280be:	bf00      	nop
 80280c0:	20008638 	.word	0x20008638

080280c4 <lock>:

/* Private functions implementation --------------------------------------------*/
static void lock(void) {
 80280c4:	b580      	push	{r7, lr}
 80280c6:	af00      	add	r7, sp, #0
    osMutexAcquire(KlessRecMutexHandle, osWaitForever);
 80280c8:	4b04      	ldr	r3, [pc, #16]	; (80280dc <lock+0x18>)
 80280ca:	681b      	ldr	r3, [r3, #0]
 80280cc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80280d0:	4618      	mov	r0, r3
 80280d2:	f00f fe95 	bl	8037e00 <osMutexAcquire>
}
 80280d6:	bf00      	nop
 80280d8:	bd80      	pop	{r7, pc}
 80280da:	bf00      	nop
 80280dc:	200086b4 	.word	0x200086b4

080280e0 <unlock>:

static void unlock(void) {
 80280e0:	b580      	push	{r7, lr}
 80280e2:	af00      	add	r7, sp, #0
    osMutexRelease(KlessRecMutexHandle);
 80280e4:	4b03      	ldr	r3, [pc, #12]	; (80280f4 <unlock+0x14>)
 80280e6:	681b      	ldr	r3, [r3, #0]
 80280e8:	4618      	mov	r0, r3
 80280ea:	f00f fee7 	bl	8037ebc <osMutexRelease>
}
 80280ee:	bf00      	nop
 80280f0:	bd80      	pop	{r7, pc}
 80280f2:	bf00      	nop
 80280f4:	200086b4 	.word	0x200086b4

080280f8 <Report_Init>:
extern sw_t SW;
extern sim_t SIM;
extern uint16_t BACKUP_VOLTAGE;

/* Public functions implementation --------------------------------------------*/
void Report_Init(FRAME_TYPE frame, report_t *report) {
 80280f8:	b580      	push	{r7, lr}
 80280fa:	b082      	sub	sp, #8
 80280fc:	af00      	add	r7, sp, #0
 80280fe:	4603      	mov	r3, r0
 8028100:	6039      	str	r1, [r7, #0]
 8028102:	71fb      	strb	r3, [r7, #7]
    // set default data
    LOG_StrLn("Reporter:ReportInit");
 8028104:	4808      	ldr	r0, [pc, #32]	; (8028128 <Report_Init+0x30>)
 8028106:	f016 fa01 	bl	803e50c <LOG_StrLn>
    // =============== REPORT ==============
    // header report
    report->header.prefix[0] = PREFIX_REPORT[1];
 802810a:	2252      	movs	r2, #82	; 0x52
 802810c:	683b      	ldr	r3, [r7, #0]
 802810e:	701a      	strb	r2, [r3, #0]
    report->header.prefix[1] = PREFIX_REPORT[0];
 8028110:	2240      	movs	r2, #64	; 0x40
 8028112:	683b      	ldr	r3, [r7, #0]
 8028114:	705a      	strb	r2, [r3, #1]
    report->header.seq_id = VCU.d.seq_id.report;
 8028116:	4b05      	ldr	r3, [pc, #20]	; (802812c <Report_Init+0x34>)
 8028118:	f8b3 2040 	ldrh.w	r2, [r3, #64]	; 0x40
 802811c:	683b      	ldr	r3, [r7, #0]
 802811e:	819a      	strh	r2, [r3, #12]
    // (already set)
    // body required
    // body optional
}
 8028120:	bf00      	nop
 8028122:	3708      	adds	r7, #8
 8028124:	46bd      	mov	sp, r7
 8028126:	bd80      	pop	{r7, pc}
 8028128:	08043998 	.word	0x08043998
 802812c:	20000228 	.word	0x20000228

08028130 <Response_Init>:

void Response_Init(response_t *response) {
 8028130:	b580      	push	{r7, lr}
 8028132:	b082      	sub	sp, #8
 8028134:	af00      	add	r7, sp, #0
 8028136:	6078      	str	r0, [r7, #4]
    // set default data
    LOG_StrLn("Reporter:ResponseInit");
 8028138:	4808      	ldr	r0, [pc, #32]	; (802815c <Response_Init+0x2c>)
 802813a:	f016 f9e7 	bl	803e50c <LOG_StrLn>
    // =============== REPORT ==============
    // header report
    response->header.prefix[0] = PREFIX_REPORT[1];
 802813e:	2252      	movs	r2, #82	; 0x52
 8028140:	687b      	ldr	r3, [r7, #4]
 8028142:	701a      	strb	r2, [r3, #0]
    response->header.prefix[1] = PREFIX_REPORT[0];
 8028144:	2240      	movs	r2, #64	; 0x40
 8028146:	687b      	ldr	r3, [r7, #4]
 8028148:	705a      	strb	r2, [r3, #1]
    response->header.seq_id = VCU.d.seq_id.response;
 802814a:	4b05      	ldr	r3, [pc, #20]	; (8028160 <Response_Init+0x30>)
 802814c:	f8b3 2042 	ldrh.w	r2, [r3, #66]	; 0x42
 8028150:	687b      	ldr	r3, [r7, #4]
 8028152:	819a      	strh	r2, [r3, #12]
}
 8028154:	bf00      	nop
 8028156:	3708      	adds	r7, #8
 8028158:	46bd      	mov	sp, r7
 802815a:	bd80      	pop	{r7, pc}
 802815c:	080439ac 	.word	0x080439ac
 8028160:	20000228 	.word	0x20000228

08028164 <Report_Capture>:

void Report_Capture(FRAME_TYPE frame, report_t *report) {
 8028164:	b590      	push	{r4, r7, lr}
 8028166:	b087      	sub	sp, #28
 8028168:	af00      	add	r7, sp, #0
 802816a:	4603      	mov	r3, r0
 802816c:	60b9      	str	r1, [r7, #8]
 802816e:	73fb      	strb	r3, [r7, #15]
    sw_sub_t *pSub = &(SW.runner.mode.sub);
 8028170:	4b9a      	ldr	r3, [pc, #616]	; (80283dc <Report_Capture+0x278>)
 8028172:	613b      	str	r3, [r7, #16]

    // Reconstruct the header
    report->header.seq_id++;
 8028174:	68bb      	ldr	r3, [r7, #8]
 8028176:	899b      	ldrh	r3, [r3, #12]
 8028178:	b29b      	uxth	r3, r3
 802817a:	3301      	adds	r3, #1
 802817c:	b29a      	uxth	r2, r3
 802817e:	68bb      	ldr	r3, [r7, #8]
 8028180:	819a      	strh	r2, [r3, #12]
    report->header.unit_id = VCU.d.unit_id;
 8028182:	4b97      	ldr	r3, [pc, #604]	; (80283e0 <Report_Capture+0x27c>)
 8028184:	681a      	ldr	r2, [r3, #0]
 8028186:	68bb      	ldr	r3, [r7, #8]
 8028188:	609a      	str	r2, [r3, #8]
    report->header.frame_id = frame;
 802818a:	68bb      	ldr	r3, [r7, #8]
 802818c:	7bfa      	ldrb	r2, [r7, #15]
 802818e:	71da      	strb	r2, [r3, #7]
    report->header.size = sizeof(report->header.frame_id) +
 8028190:	68bb      	ldr	r3, [r7, #8]
 8028192:	2230      	movs	r2, #48	; 0x30
 8028194:	719a      	strb	r2, [r3, #6]
            sizeof(report->header.unit_id) +
            sizeof(report->header.seq_id) +
            sizeof(report->data.req);

    // Reconstruct the body
    report->data.req.vcu.driver_id = VCU.d.driver_id;
 8028196:	4b92      	ldr	r3, [pc, #584]	; (80283e0 <Report_Capture+0x27c>)
 8028198:	791a      	ldrb	r2, [r3, #4]
 802819a:	68bb      	ldr	r3, [r7, #8]
 802819c:	779a      	strb	r2, [r3, #30]
    report->data.req.vcu.events_group = VCU.d.events;
 802819e:	4b90      	ldr	r3, [pc, #576]	; (80283e0 <Report_Capture+0x27c>)
 80281a0:	e9d3 340c 	ldrd	r3, r4, [r3, #48]	; 0x30
 80281a4:	68ba      	ldr	r2, [r7, #8]
 80281a6:	321f      	adds	r2, #31
 80281a8:	6013      	str	r3, [r2, #0]
 80281aa:	6054      	str	r4, [r2, #4]
    report->data.req.vcu.rtc.log = RTC_Read();
 80281ac:	f7fe fa74 	bl	8026698 <RTC_Read>
 80281b0:	4603      	mov	r3, r0
 80281b2:	460c      	mov	r4, r1
 80281b4:	68ba      	ldr	r2, [r7, #8]
 80281b6:	3216      	adds	r2, #22
 80281b8:	6013      	str	r3, [r2, #0]
 80281ba:	6054      	str	r4, [r2, #4]
    // BMS data
    for (uint8_t i = 0; i < BMS_COUNT; i++) {
 80281bc:	2300      	movs	r3, #0
 80281be:	75fb      	strb	r3, [r7, #23]
 80281c0:	e04c      	b.n	802825c <Report_Capture+0xf8>
        report->data.req.bms.pack[i].id = BMS.d.pack[i].id;
 80281c2:	7dfa      	ldrb	r2, [r7, #23]
 80281c4:	7df8      	ldrb	r0, [r7, #23]
 80281c6:	4987      	ldr	r1, [pc, #540]	; (80283e4 <Report_Capture+0x280>)
 80281c8:	4613      	mov	r3, r2
 80281ca:	00db      	lsls	r3, r3, #3
 80281cc:	1a9b      	subs	r3, r3, r2
 80281ce:	009b      	lsls	r3, r3, #2
 80281d0:	440b      	add	r3, r1
 80281d2:	3304      	adds	r3, #4
 80281d4:	681a      	ldr	r2, [r3, #0]
 80281d6:	68b9      	ldr	r1, [r7, #8]
 80281d8:	1d03      	adds	r3, r0, #4
 80281da:	00db      	lsls	r3, r3, #3
 80281dc:	440b      	add	r3, r1
 80281de:	f8c3 2007 	str.w	r2, [r3, #7]
        report->data.req.bms.pack[i].voltage = BMS.d.pack[i].voltage * 100;
 80281e2:	7dfa      	ldrb	r2, [r7, #23]
 80281e4:	497f      	ldr	r1, [pc, #508]	; (80283e4 <Report_Capture+0x280>)
 80281e6:	4613      	mov	r3, r2
 80281e8:	00db      	lsls	r3, r3, #3
 80281ea:	1a9b      	subs	r3, r3, r2
 80281ec:	009b      	lsls	r3, r3, #2
 80281ee:	440b      	add	r3, r1
 80281f0:	3308      	adds	r3, #8
 80281f2:	edd3 7a00 	vldr	s15, [r3]
 80281f6:	ed9f 7a7c 	vldr	s14, [pc, #496]	; 80283e8 <Report_Capture+0x284>
 80281fa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80281fe:	7dfb      	ldrb	r3, [r7, #23]
 8028200:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8028204:	ee17 2a90 	vmov	r2, s15
 8028208:	b291      	uxth	r1, r2
 802820a:	68ba      	ldr	r2, [r7, #8]
 802820c:	3304      	adds	r3, #4
 802820e:	00db      	lsls	r3, r3, #3
 8028210:	4413      	add	r3, r2
 8028212:	460a      	mov	r2, r1
 8028214:	f8a3 200b 	strh.w	r2, [r3, #11]
        report->data.req.bms.pack[i].current = (BMS.d.pack[i].current + 50) * 100;
 8028218:	7dfa      	ldrb	r2, [r7, #23]
 802821a:	4972      	ldr	r1, [pc, #456]	; (80283e4 <Report_Capture+0x280>)
 802821c:	4613      	mov	r3, r2
 802821e:	00db      	lsls	r3, r3, #3
 8028220:	1a9b      	subs	r3, r3, r2
 8028222:	009b      	lsls	r3, r3, #2
 8028224:	440b      	add	r3, r1
 8028226:	330c      	adds	r3, #12
 8028228:	edd3 7a00 	vldr	s15, [r3]
 802822c:	ed9f 7a6f 	vldr	s14, [pc, #444]	; 80283ec <Report_Capture+0x288>
 8028230:	ee77 7a87 	vadd.f32	s15, s15, s14
 8028234:	ed9f 7a6c 	vldr	s14, [pc, #432]	; 80283e8 <Report_Capture+0x284>
 8028238:	ee67 7a87 	vmul.f32	s15, s15, s14
 802823c:	7dfb      	ldrb	r3, [r7, #23]
 802823e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8028242:	ee17 2a90 	vmov	r2, s15
 8028246:	b291      	uxth	r1, r2
 8028248:	68ba      	ldr	r2, [r7, #8]
 802824a:	3304      	adds	r3, #4
 802824c:	00db      	lsls	r3, r3, #3
 802824e:	4413      	add	r3, r2
 8028250:	460a      	mov	r2, r1
 8028252:	f8a3 200d 	strh.w	r2, [r3, #13]
    for (uint8_t i = 0; i < BMS_COUNT; i++) {
 8028256:	7dfb      	ldrb	r3, [r7, #23]
 8028258:	3301      	adds	r3, #1
 802825a:	75fb      	strb	r3, [r7, #23]
 802825c:	7dfb      	ldrb	r3, [r7, #23]
 802825e:	2b01      	cmp	r3, #1
 8028260:	d9af      	bls.n	80281c2 <Report_Capture+0x5e>
    }

    // Add more (if full frame)
    if (frame == FR_FULL) {
 8028262:	7bfb      	ldrb	r3, [r7, #15]
 8028264:	2b02      	cmp	r3, #2
 8028266:	f040 80b4 	bne.w	80283d2 <Report_Capture+0x26e>
        report->header.size += sizeof(report->data.opt);
 802826a:	68bb      	ldr	r3, [r7, #8]
 802826c:	799b      	ldrb	r3, [r3, #6]
 802826e:	3323      	adds	r3, #35	; 0x23
 8028270:	b2da      	uxtb	r2, r3
 8028272:	68bb      	ldr	r3, [r7, #8]
 8028274:	719a      	strb	r2, [r3, #6]
        // set parameter
        report->data.opt.vcu.gps.latitude = (int32_t) (GPS.latitude * 10000000);
 8028276:	4b5e      	ldr	r3, [pc, #376]	; (80283f0 <Report_Capture+0x28c>)
 8028278:	edd3 7a01 	vldr	s15, [r3, #4]
 802827c:	ed9f 7a5d 	vldr	s14, [pc, #372]	; 80283f4 <Report_Capture+0x290>
 8028280:	ee67 7a87 	vmul.f32	s15, s15, s14
 8028284:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8028288:	ee17 2a90 	vmov	r2, s15
 802828c:	68bb      	ldr	r3, [r7, #8]
 802828e:	f8c3 203b 	str.w	r2, [r3, #59]	; 0x3b
        report->data.opt.vcu.gps.longitude = (int32_t) (GPS.longitude * 10000000);
 8028292:	4b57      	ldr	r3, [pc, #348]	; (80283f0 <Report_Capture+0x28c>)
 8028294:	edd3 7a02 	vldr	s15, [r3, #8]
 8028298:	ed9f 7a56 	vldr	s14, [pc, #344]	; 80283f4 <Report_Capture+0x290>
 802829c:	ee67 7a87 	vmul.f32	s15, s15, s14
 80282a0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80282a4:	ee17 2a90 	vmov	r2, s15
 80282a8:	68bb      	ldr	r3, [r7, #8]
 80282aa:	f8c3 2037 	str.w	r2, [r3, #55]	; 0x37
        report->data.opt.vcu.gps.hdop = (uint8_t) (GPS.dop_h * 10);
 80282ae:	4b50      	ldr	r3, [pc, #320]	; (80283f0 <Report_Capture+0x28c>)
 80282b0:	edd3 7a00 	vldr	s15, [r3]
 80282b4:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80282b8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80282bc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80282c0:	edc7 7a01 	vstr	s15, [r7, #4]
 80282c4:	793b      	ldrb	r3, [r7, #4]
 80282c6:	b2da      	uxtb	r2, r3
 80282c8:	68bb      	ldr	r3, [r7, #8]
 80282ca:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
        report->data.opt.vcu.gps.heading = (uint8_t) (GPS.heading / 2);
 80282ce:	4b48      	ldr	r3, [pc, #288]	; (80283f0 <Report_Capture+0x28c>)
 80282d0:	ed93 7a03 	vldr	s14, [r3, #12]
 80282d4:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80282d8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80282dc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80282e0:	edc7 7a01 	vstr	s15, [r7, #4]
 80282e4:	793b      	ldrb	r3, [r7, #4]
 80282e6:	b2da      	uxtb	r2, r3
 80282e8:	68bb      	ldr	r3, [r7, #8]
 80282ea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        report->data.opt.vcu.speed = GPS.speed_kph;
 80282ee:	4b40      	ldr	r3, [pc, #256]	; (80283f0 <Report_Capture+0x28c>)
 80282f0:	edd3 7a04 	vldr	s15, [r3, #16]
 80282f4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80282f8:	edc7 7a01 	vstr	s15, [r7, #4]
 80282fc:	793b      	ldrb	r3, [r7, #4]
 80282fe:	b2da      	uxtb	r2, r3
 8028300:	68bb      	ldr	r3, [r7, #8]
 8028302:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        report->data.opt.vcu.odometer = VCU.d.odometer;
 8028306:	4b36      	ldr	r3, [pc, #216]	; (80283e0 <Report_Capture+0x27c>)
 8028308:	68da      	ldr	r2, [r3, #12]
 802830a:	68bb      	ldr	r3, [r7, #8]
 802830c:	f8c3 2042 	str.w	r2, [r3, #66]	; 0x42

        report->data.opt.vcu.trip.a = pSub->trip[SW_M_TRIP_A];
 8028310:	693b      	ldr	r3, [r7, #16]
 8028312:	689a      	ldr	r2, [r3, #8]
 8028314:	68bb      	ldr	r3, [r7, #8]
 8028316:	f8c3 204a 	str.w	r2, [r3, #74]	; 0x4a
        report->data.opt.vcu.trip.b = pSub->trip[SW_M_TRIP_B];
 802831a:	693b      	ldr	r3, [r7, #16]
 802831c:	68da      	ldr	r2, [r3, #12]
 802831e:	68bb      	ldr	r3, [r7, #8]
 8028320:	f8c3 204e 	str.w	r2, [r3, #78]	; 0x4e
        report->data.opt.vcu.report.range = pSub->report[SW_M_REPORT_RANGE];
 8028324:	693b      	ldr	r3, [r7, #16]
 8028326:	799a      	ldrb	r2, [r3, #6]
 8028328:	68bb      	ldr	r3, [r7, #8]
 802832a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
        report->data.opt.vcu.report.efficiency = pSub->report[SW_M_REPORT_EFFICIENCY];
 802832e:	693b      	ldr	r3, [r7, #16]
 8028330:	79da      	ldrb	r2, [r3, #7]
 8028332:	68bb      	ldr	r3, [r7, #8]
 8028334:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49

        report->data.opt.vcu.signal = SIM.signal;
 8028338:	4b2f      	ldr	r3, [pc, #188]	; (80283f8 <Report_Capture+0x294>)
 802833a:	7c1a      	ldrb	r2, [r3, #16]
 802833c:	68bb      	ldr	r3, [r7, #8]
 802833e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
        report->data.opt.vcu.backup_voltage = BACKUP_VOLTAGE / 18;
 8028342:	4b2e      	ldr	r3, [pc, #184]	; (80283fc <Report_Capture+0x298>)
 8028344:	881b      	ldrh	r3, [r3, #0]
 8028346:	4a2e      	ldr	r2, [pc, #184]	; (8028400 <Report_Capture+0x29c>)
 8028348:	fba2 2303 	umull	r2, r3, r2, r3
 802834c:	089b      	lsrs	r3, r3, #2
 802834e:	b29b      	uxth	r3, r3
 8028350:	b2da      	uxtb	r2, r3
 8028352:	68bb      	ldr	r3, [r7, #8]
 8028354:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

        // BMS data
        for (uint8_t i = 0; i < BMS_COUNT; i++) {
 8028358:	2300      	movs	r3, #0
 802835a:	75bb      	strb	r3, [r7, #22]
 802835c:	e036      	b.n	80283cc <Report_Capture+0x268>
            report->data.opt.bms.pack[i].soc = BMS.d.pack[i].soc;
 802835e:	7dba      	ldrb	r2, [r7, #22]
 8028360:	4920      	ldr	r1, [pc, #128]	; (80283e4 <Report_Capture+0x280>)
 8028362:	4613      	mov	r3, r2
 8028364:	00db      	lsls	r3, r3, #3
 8028366:	1a9b      	subs	r3, r3, r2
 8028368:	009b      	lsls	r3, r3, #2
 802836a:	440b      	add	r3, r1
 802836c:	3310      	adds	r3, #16
 802836e:	edd3 7a00 	vldr	s15, [r3]
 8028372:	7dbb      	ldrb	r3, [r7, #22]
 8028374:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8028378:	ee17 2a90 	vmov	r2, s15
 802837c:	b291      	uxth	r1, r2
 802837e:	68ba      	ldr	r2, [r7, #8]
 8028380:	3312      	adds	r3, #18
 8028382:	009b      	lsls	r3, r3, #2
 8028384:	4413      	add	r3, r2
 8028386:	460a      	mov	r2, r1
 8028388:	815a      	strh	r2, [r3, #10]
            report->data.opt.bms.pack[i].temperature = (BMS.d.pack[i].temperature + 40) * 10;
 802838a:	7dba      	ldrb	r2, [r7, #22]
 802838c:	4915      	ldr	r1, [pc, #84]	; (80283e4 <Report_Capture+0x280>)
 802838e:	4613      	mov	r3, r2
 8028390:	00db      	lsls	r3, r3, #3
 8028392:	1a9b      	subs	r3, r3, r2
 8028394:	009b      	lsls	r3, r3, #2
 8028396:	440b      	add	r3, r1
 8028398:	3314      	adds	r3, #20
 802839a:	edd3 7a00 	vldr	s15, [r3]
 802839e:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8028404 <Report_Capture+0x2a0>
 80283a2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80283a6:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80283aa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80283ae:	7dbb      	ldrb	r3, [r7, #22]
 80283b0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80283b4:	ee17 2a90 	vmov	r2, s15
 80283b8:	b291      	uxth	r1, r2
 80283ba:	68ba      	ldr	r2, [r7, #8]
 80283bc:	3312      	adds	r3, #18
 80283be:	009b      	lsls	r3, r3, #2
 80283c0:	4413      	add	r3, r2
 80283c2:	460a      	mov	r2, r1
 80283c4:	819a      	strh	r2, [r3, #12]
        for (uint8_t i = 0; i < BMS_COUNT; i++) {
 80283c6:	7dbb      	ldrb	r3, [r7, #22]
 80283c8:	3301      	adds	r3, #1
 80283ca:	75bb      	strb	r3, [r7, #22]
 80283cc:	7dbb      	ldrb	r3, [r7, #22]
 80283ce:	2b01      	cmp	r3, #1
 80283d0:	d9c5      	bls.n	802835e <Report_Capture+0x1fa>
        }
    }
}
 80283d2:	bf00      	nop
 80283d4:	371c      	adds	r7, #28
 80283d6:	46bd      	mov	sp, r7
 80283d8:	bd90      	pop	{r4, r7, pc}
 80283da:	bf00      	nop
 80283dc:	200000fc 	.word	0x200000fc
 80283e0:	20000228 	.word	0x20000228
 80283e4:	20000178 	.word	0x20000178
 80283e8:	42c80000 	.word	0x42c80000
 80283ec:	42480000 	.word	0x42480000
 80283f0:	20008404 	.word	0x20008404
 80283f4:	4b189680 	.word	0x4b189680
 80283f8:	200002a8 	.word	0x200002a8
 80283fc:	200004b4 	.word	0x200004b4
 8028400:	38e38e39 	.word	0x38e38e39
 8028404:	42200000 	.word	0x42200000

08028408 <Response_Capture>:

void Response_Capture(response_t *response) {
 8028408:	b580      	push	{r7, lr}
 802840a:	b082      	sub	sp, #8
 802840c:	af00      	add	r7, sp, #0
 802840e:	6078      	str	r0, [r7, #4]
    //Reconstruct the header
    response->header.seq_id++;
 8028410:	687b      	ldr	r3, [r7, #4]
 8028412:	899b      	ldrh	r3, [r3, #12]
 8028414:	b29b      	uxth	r3, r3
 8028416:	3301      	adds	r3, #1
 8028418:	b29a      	uxth	r2, r3
 802841a:	687b      	ldr	r3, [r7, #4]
 802841c:	819a      	strh	r2, [r3, #12]
    response->header.unit_id = VCU.d.unit_id;
 802841e:	4b0b      	ldr	r3, [pc, #44]	; (802844c <Response_Capture+0x44>)
 8028420:	681a      	ldr	r2, [r3, #0]
 8028422:	687b      	ldr	r3, [r7, #4]
 8028424:	609a      	str	r2, [r3, #8]
    response->header.frame_id = FR_RESPONSE;
 8028426:	687b      	ldr	r3, [r7, #4]
 8028428:	2200      	movs	r2, #0
 802842a:	71da      	strb	r2, [r3, #7]
    response->header.size = sizeof(response->header.frame_id) +
            sizeof(response->header.unit_id) +
            sizeof(response->header.seq_id) +
            sizeof(response->data.code) +
            strlen(response->data.message);
 802842c:	687b      	ldr	r3, [r7, #4]
 802842e:	330f      	adds	r3, #15
 8028430:	4618      	mov	r0, r3
 8028432:	f7f7 feff 	bl	8020234 <strlen>
 8028436:	4603      	mov	r3, r0
            sizeof(response->data.code) +
 8028438:	b2db      	uxtb	r3, r3
 802843a:	3308      	adds	r3, #8
 802843c:	b2da      	uxtb	r2, r3
    response->header.size = sizeof(response->header.frame_id) +
 802843e:	687b      	ldr	r3, [r7, #4]
 8028440:	719a      	strb	r2, [r3, #6]
}
 8028442:	bf00      	nop
 8028444:	3708      	adds	r7, #8
 8028446:	46bd      	mov	sp, r7
 8028448:	bd80      	pop	{r7, pc}
 802844a:	bf00      	nop
 802844c:	20000228 	.word	0x20000228

08028450 <Report_SetCRC>:

void Report_SetCRC(report_t *report) {
 8028450:	b590      	push	{r4, r7, lr}
 8028452:	b083      	sub	sp, #12
 8028454:	af00      	add	r7, sp, #0
 8028456:	6078      	str	r0, [r7, #4]
    // get current sending date-time
    report->data.req.vcu.rtc.send = RTC_Read();
 8028458:	f7fe f91e 	bl	8026698 <RTC_Read>
 802845c:	4603      	mov	r3, r0
 802845e:	460c      	mov	r4, r1
 8028460:	687a      	ldr	r2, [r7, #4]
 8028462:	320e      	adds	r2, #14
 8028464:	6013      	str	r3, [r2, #0]
 8028466:	6054      	str	r4, [r2, #4]
    // recalculate the CRC
    report->header.crc = CRC_Calculate8(
 8028468:	687b      	ldr	r3, [r7, #4]
 802846a:	1d98      	adds	r0, r3, #6
            (uint8_t*) &(report->header.size),
            report->header.size + sizeof(report->header.size),
 802846c:	687b      	ldr	r3, [r7, #4]
 802846e:	799b      	ldrb	r3, [r3, #6]
 8028470:	3301      	adds	r3, #1
    report->header.crc = CRC_Calculate8(
 8028472:	2200      	movs	r2, #0
 8028474:	4619      	mov	r1, r3
 8028476:	f015 fe99 	bl	803e1ac <CRC_Calculate8>
 802847a:	4602      	mov	r2, r0
 802847c:	687b      	ldr	r3, [r7, #4]
 802847e:	f8c3 2002 	str.w	r2, [r3, #2]
            0);
}
 8028482:	bf00      	nop
 8028484:	370c      	adds	r7, #12
 8028486:	46bd      	mov	sp, r7
 8028488:	bd90      	pop	{r4, r7, pc}

0802848a <Response_SetCRC>:

void Response_SetCRC(response_t *response) {
 802848a:	b580      	push	{r7, lr}
 802848c:	b082      	sub	sp, #8
 802848e:	af00      	add	r7, sp, #0
 8028490:	6078      	str	r0, [r7, #4]
    response->header.crc = CRC_Calculate8(
 8028492:	687b      	ldr	r3, [r7, #4]
 8028494:	1d98      	adds	r0, r3, #6
            (uint8_t*) &(response->header.size),
            response->header.size + sizeof(response->header.size),
 8028496:	687b      	ldr	r3, [r7, #4]
 8028498:	799b      	ldrb	r3, [r3, #6]
 802849a:	3301      	adds	r3, #1
    response->header.crc = CRC_Calculate8(
 802849c:	2200      	movs	r2, #0
 802849e:	4619      	mov	r1, r3
 80284a0:	f015 fe84 	bl	803e1ac <CRC_Calculate8>
 80284a4:	4602      	mov	r2, r0
 80284a6:	687b      	ldr	r3, [r7, #4]
 80284a8:	f8c3 2002 	str.w	r2, [r3, #2]
            0);
}
 80284ac:	bf00      	nop
 80284ae:	3708      	adds	r7, #8
 80284b0:	46bd      	mov	sp, r7
 80284b2:	bd80      	pop	{r7, pc}

080284b4 <Command_Debugger>:

void Command_Debugger(command_t *cmd) {
 80284b4:	b580      	push	{r7, lr}
 80284b6:	b082      	sub	sp, #8
 80284b8:	af00      	add	r7, sp, #0
 80284ba:	6078      	str	r0, [r7, #4]
    LOG_Str("\nCommand:Payload [");
 80284bc:	480f      	ldr	r0, [pc, #60]	; (80284fc <Command_Debugger+0x48>)
 80284be:	f016 f80d 	bl	803e4dc <LOG_Str>
    LOG_Int(cmd->data.code);
 80284c2:	687b      	ldr	r3, [r7, #4]
 80284c4:	79db      	ldrb	r3, [r3, #7]
 80284c6:	4618      	mov	r0, r3
 80284c8:	f015 ff9a 	bl	803e400 <LOG_Int>
    LOG_Str("-");
 80284cc:	480c      	ldr	r0, [pc, #48]	; (8028500 <Command_Debugger+0x4c>)
 80284ce:	f016 f805 	bl	803e4dc <LOG_Str>
    LOG_Int(cmd->data.sub_code);
 80284d2:	687b      	ldr	r3, [r7, #4]
 80284d4:	7a1b      	ldrb	r3, [r3, #8]
 80284d6:	4618      	mov	r0, r3
 80284d8:	f015 ff92 	bl	803e400 <LOG_Int>
    LOG_Str("] = ");
 80284dc:	4809      	ldr	r0, [pc, #36]	; (8028504 <Command_Debugger+0x50>)
 80284de:	f015 fffd 	bl	803e4dc <LOG_Str>
    LOG_BufHex((char*) &(cmd->data.value), sizeof(cmd->data.value));
 80284e2:	687b      	ldr	r3, [r7, #4]
 80284e4:	3309      	adds	r3, #9
 80284e6:	2108      	movs	r1, #8
 80284e8:	4618      	mov	r0, r3
 80284ea:	f016 f849 	bl	803e580 <LOG_BufHex>
    LOG_Enter();
 80284ee:	f015 ff7b 	bl	803e3e8 <LOG_Enter>
}
 80284f2:	bf00      	nop
 80284f4:	3708      	adds	r7, #8
 80284f6:	46bd      	mov	sp, r7
 80284f8:	bd80      	pop	{r7, pc}
 80284fa:	bf00      	nop
 80284fc:	080439c4 	.word	0x080439c4
 8028500:	080439d8 	.word	0x080439d8
 8028504:	080439dc 	.word	0x080439dc

08028508 <BMS_Init>:
        BMS_CheckState,
        BMS_MergeData,
};

/* Public functions implementation --------------------------------------------*/
void BMS_Init(void) {
 8028508:	b580      	push	{r7, lr}
 802850a:	b082      	sub	sp, #8
 802850c:	af00      	add	r7, sp, #0
    BMS.d.started = 0;
 802850e:	4b0e      	ldr	r3, [pc, #56]	; (8028548 <BMS_Init+0x40>)
 8028510:	2200      	movs	r2, #0
 8028512:	701a      	strb	r2, [r3, #0]
    BMS.d.soc = 0;
 8028514:	4b0c      	ldr	r3, [pc, #48]	; (8028548 <BMS_Init+0x40>)
 8028516:	2200      	movs	r2, #0
 8028518:	705a      	strb	r2, [r3, #1]
    BMS.d.overheat = 0;
 802851a:	4b0b      	ldr	r3, [pc, #44]	; (8028548 <BMS_Init+0x40>)
 802851c:	2200      	movs	r2, #0
 802851e:	709a      	strb	r2, [r3, #2]
    BMS.d.warning = 0;
 8028520:	4b09      	ldr	r3, [pc, #36]	; (8028548 <BMS_Init+0x40>)
 8028522:	2200      	movs	r2, #0
 8028524:	70da      	strb	r2, [r3, #3]
    // set each BMS
    for (uint8_t i = 0; i < BMS_COUNT; i++) {
 8028526:	2300      	movs	r3, #0
 8028528:	71fb      	strb	r3, [r7, #7]
 802852a:	e006      	b.n	802853a <BMS_Init+0x32>
        BMS_ResetIndex(i);
 802852c:	79fb      	ldrb	r3, [r7, #7]
 802852e:	4618      	mov	r0, r3
 8028530:	f000 f852 	bl	80285d8 <BMS_ResetIndex>
    for (uint8_t i = 0; i < BMS_COUNT; i++) {
 8028534:	79fb      	ldrb	r3, [r7, #7]
 8028536:	3301      	adds	r3, #1
 8028538:	71fb      	strb	r3, [r7, #7]
 802853a:	79fb      	ldrb	r3, [r7, #7]
 802853c:	2b01      	cmp	r3, #1
 802853e:	d9f5      	bls.n	802852c <BMS_Init+0x24>
    }
}
 8028540:	bf00      	nop
 8028542:	3708      	adds	r7, #8
 8028544:	46bd      	mov	sp, r7
 8028546:	bd80      	pop	{r7, pc}
 8028548:	20000178 	.word	0x20000178

0802854c <BMS_PowerOverCan>:

void BMS_PowerOverCan(uint8_t on) {
 802854c:	b580      	push	{r7, lr}
 802854e:	b082      	sub	sp, #8
 8028550:	af00      	add	r7, sp, #0
 8028552:	4603      	mov	r3, r0
 8028554:	71fb      	strb	r3, [r7, #7]
    if (on) {
 8028556:	79fb      	ldrb	r3, [r7, #7]
 8028558:	2b00      	cmp	r3, #0
 802855a:	d016      	beq.n	802858a <BMS_PowerOverCan+0x3e>
        if (!BMS.CheckRun(1) && !BMS.CheckState(BMS_STATE_DISCHARGE)) {
 802855c:	4b1d      	ldr	r3, [pc, #116]	; (80285d4 <BMS_PowerOverCan+0x88>)
 802855e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8028560:	2001      	movs	r0, #1
 8028562:	4798      	blx	r3
 8028564:	4603      	mov	r3, r0
 8028566:	2b00      	cmp	r3, #0
 8028568:	d10b      	bne.n	8028582 <BMS_PowerOverCan+0x36>
 802856a:	4b1a      	ldr	r3, [pc, #104]	; (80285d4 <BMS_PowerOverCan+0x88>)
 802856c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 802856e:	2001      	movs	r0, #1
 8028570:	4798      	blx	r3
 8028572:	4603      	mov	r3, r0
 8028574:	2b00      	cmp	r3, #0
 8028576:	d104      	bne.n	8028582 <BMS_PowerOverCan+0x36>
            BMS_CAN_TX_Setting(1, BMS_STATE_DISCHARGE);
 8028578:	2101      	movs	r1, #1
 802857a:	2001      	movs	r0, #1
 802857c:	f000 fbee 	bl	8028d5c <BMS_CAN_TX_Setting>
 8028580:	e023      	b.n	80285ca <BMS_PowerOverCan+0x7e>
        } else {
            // completely ON
            BMS.d.started = 1;
 8028582:	4b14      	ldr	r3, [pc, #80]	; (80285d4 <BMS_PowerOverCan+0x88>)
 8028584:	2201      	movs	r2, #1
 8028586:	701a      	strb	r2, [r3, #0]
            // other parameters
            BMS.d.overheat = 0;
            BMS.d.warning = 1;
        }
    }
}
 8028588:	e01f      	b.n	80285ca <BMS_PowerOverCan+0x7e>
        if (!BMS.CheckRun(0) || !BMS.CheckState(BMS_STATE_IDLE)) {
 802858a:	4b12      	ldr	r3, [pc, #72]	; (80285d4 <BMS_PowerOverCan+0x88>)
 802858c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 802858e:	2000      	movs	r0, #0
 8028590:	4798      	blx	r3
 8028592:	4603      	mov	r3, r0
 8028594:	2b00      	cmp	r3, #0
 8028596:	d006      	beq.n	80285a6 <BMS_PowerOverCan+0x5a>
 8028598:	4b0e      	ldr	r3, [pc, #56]	; (80285d4 <BMS_PowerOverCan+0x88>)
 802859a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 802859c:	2000      	movs	r0, #0
 802859e:	4798      	blx	r3
 80285a0:	4603      	mov	r3, r0
 80285a2:	2b00      	cmp	r3, #0
 80285a4:	d104      	bne.n	80285b0 <BMS_PowerOverCan+0x64>
            BMS_CAN_TX_Setting(0, BMS_STATE_IDLE);
 80285a6:	2100      	movs	r1, #0
 80285a8:	2000      	movs	r0, #0
 80285aa:	f000 fbd7 	bl	8028d5c <BMS_CAN_TX_Setting>
 80285ae:	e00c      	b.n	80285ca <BMS_PowerOverCan+0x7e>
            BMS.d.started = 0;
 80285b0:	4b08      	ldr	r3, [pc, #32]	; (80285d4 <BMS_PowerOverCan+0x88>)
 80285b2:	2200      	movs	r2, #0
 80285b4:	701a      	strb	r2, [r3, #0]
            BMS.d.soc = 0;
 80285b6:	4b07      	ldr	r3, [pc, #28]	; (80285d4 <BMS_PowerOverCan+0x88>)
 80285b8:	2200      	movs	r2, #0
 80285ba:	705a      	strb	r2, [r3, #1]
            BMS.d.overheat = 0;
 80285bc:	4b05      	ldr	r3, [pc, #20]	; (80285d4 <BMS_PowerOverCan+0x88>)
 80285be:	2200      	movs	r2, #0
 80285c0:	709a      	strb	r2, [r3, #2]
            BMS.d.warning = 1;
 80285c2:	4b04      	ldr	r3, [pc, #16]	; (80285d4 <BMS_PowerOverCan+0x88>)
 80285c4:	2201      	movs	r2, #1
 80285c6:	70da      	strb	r2, [r3, #3]
}
 80285c8:	e7ff      	b.n	80285ca <BMS_PowerOverCan+0x7e>
 80285ca:	bf00      	nop
 80285cc:	3708      	adds	r7, #8
 80285ce:	46bd      	mov	sp, r7
 80285d0:	bd80      	pop	{r7, pc}
 80285d2:	bf00      	nop
 80285d4:	20000178 	.word	0x20000178

080285d8 <BMS_ResetIndex>:

void BMS_ResetIndex(uint8_t i) {
 80285d8:	b480      	push	{r7}
 80285da:	b083      	sub	sp, #12
 80285dc:	af00      	add	r7, sp, #0
 80285de:	4603      	mov	r3, r0
 80285e0:	71fb      	strb	r3, [r7, #7]
    BMS.d.pack[i].id = BMS_ID_NONE;
 80285e2:	79fa      	ldrb	r2, [r7, #7]
 80285e4:	4931      	ldr	r1, [pc, #196]	; (80286ac <BMS_ResetIndex+0xd4>)
 80285e6:	4613      	mov	r3, r2
 80285e8:	00db      	lsls	r3, r3, #3
 80285ea:	1a9b      	subs	r3, r3, r2
 80285ec:	009b      	lsls	r3, r3, #2
 80285ee:	440b      	add	r3, r1
 80285f0:	3304      	adds	r3, #4
 80285f2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80285f6:	601a      	str	r2, [r3, #0]
    BMS.d.pack[i].voltage = 0;
 80285f8:	79fa      	ldrb	r2, [r7, #7]
 80285fa:	492c      	ldr	r1, [pc, #176]	; (80286ac <BMS_ResetIndex+0xd4>)
 80285fc:	4613      	mov	r3, r2
 80285fe:	00db      	lsls	r3, r3, #3
 8028600:	1a9b      	subs	r3, r3, r2
 8028602:	009b      	lsls	r3, r3, #2
 8028604:	440b      	add	r3, r1
 8028606:	3308      	adds	r3, #8
 8028608:	f04f 0200 	mov.w	r2, #0
 802860c:	601a      	str	r2, [r3, #0]
    BMS.d.pack[i].current = 0;
 802860e:	79fa      	ldrb	r2, [r7, #7]
 8028610:	4926      	ldr	r1, [pc, #152]	; (80286ac <BMS_ResetIndex+0xd4>)
 8028612:	4613      	mov	r3, r2
 8028614:	00db      	lsls	r3, r3, #3
 8028616:	1a9b      	subs	r3, r3, r2
 8028618:	009b      	lsls	r3, r3, #2
 802861a:	440b      	add	r3, r1
 802861c:	330c      	adds	r3, #12
 802861e:	f04f 0200 	mov.w	r2, #0
 8028622:	601a      	str	r2, [r3, #0]
    BMS.d.pack[i].soc = 0;
 8028624:	79fa      	ldrb	r2, [r7, #7]
 8028626:	4921      	ldr	r1, [pc, #132]	; (80286ac <BMS_ResetIndex+0xd4>)
 8028628:	4613      	mov	r3, r2
 802862a:	00db      	lsls	r3, r3, #3
 802862c:	1a9b      	subs	r3, r3, r2
 802862e:	009b      	lsls	r3, r3, #2
 8028630:	440b      	add	r3, r1
 8028632:	3310      	adds	r3, #16
 8028634:	f04f 0200 	mov.w	r2, #0
 8028638:	601a      	str	r2, [r3, #0]
    BMS.d.pack[i].temperature = 0;
 802863a:	79fa      	ldrb	r2, [r7, #7]
 802863c:	491b      	ldr	r1, [pc, #108]	; (80286ac <BMS_ResetIndex+0xd4>)
 802863e:	4613      	mov	r3, r2
 8028640:	00db      	lsls	r3, r3, #3
 8028642:	1a9b      	subs	r3, r3, r2
 8028644:	009b      	lsls	r3, r3, #2
 8028646:	440b      	add	r3, r1
 8028648:	3314      	adds	r3, #20
 802864a:	f04f 0200 	mov.w	r2, #0
 802864e:	601a      	str	r2, [r3, #0]
    BMS.d.pack[i].state = BMS_STATE_IDLE;
 8028650:	79fa      	ldrb	r2, [r7, #7]
 8028652:	4916      	ldr	r1, [pc, #88]	; (80286ac <BMS_ResetIndex+0xd4>)
 8028654:	4613      	mov	r3, r2
 8028656:	00db      	lsls	r3, r3, #3
 8028658:	1a9b      	subs	r3, r3, r2
 802865a:	009b      	lsls	r3, r3, #2
 802865c:	440b      	add	r3, r1
 802865e:	331a      	adds	r3, #26
 8028660:	2200      	movs	r2, #0
 8028662:	701a      	strb	r2, [r3, #0]
    BMS.d.pack[i].started = 0;
 8028664:	79fa      	ldrb	r2, [r7, #7]
 8028666:	4911      	ldr	r1, [pc, #68]	; (80286ac <BMS_ResetIndex+0xd4>)
 8028668:	4613      	mov	r3, r2
 802866a:	00db      	lsls	r3, r3, #3
 802866c:	1a9b      	subs	r3, r3, r2
 802866e:	009b      	lsls	r3, r3, #2
 8028670:	440b      	add	r3, r1
 8028672:	331b      	adds	r3, #27
 8028674:	2200      	movs	r2, #0
 8028676:	701a      	strb	r2, [r3, #0]
    BMS.d.pack[i].flag = 0;
 8028678:	79fa      	ldrb	r2, [r7, #7]
 802867a:	490c      	ldr	r1, [pc, #48]	; (80286ac <BMS_ResetIndex+0xd4>)
 802867c:	4613      	mov	r3, r2
 802867e:	00db      	lsls	r3, r3, #3
 8028680:	1a9b      	subs	r3, r3, r2
 8028682:	009b      	lsls	r3, r3, #2
 8028684:	440b      	add	r3, r1
 8028686:	3318      	adds	r3, #24
 8028688:	2200      	movs	r2, #0
 802868a:	801a      	strh	r2, [r3, #0]
    BMS.d.pack[i].tick = 0;
 802868c:	79fa      	ldrb	r2, [r7, #7]
 802868e:	4907      	ldr	r1, [pc, #28]	; (80286ac <BMS_ResetIndex+0xd4>)
 8028690:	4613      	mov	r3, r2
 8028692:	00db      	lsls	r3, r3, #3
 8028694:	1a9b      	subs	r3, r3, r2
 8028696:	009b      	lsls	r3, r3, #2
 8028698:	440b      	add	r3, r1
 802869a:	331c      	adds	r3, #28
 802869c:	2200      	movs	r2, #0
 802869e:	601a      	str	r2, [r3, #0]
}
 80286a0:	bf00      	nop
 80286a2:	370c      	adds	r7, #12
 80286a4:	46bd      	mov	sp, r7
 80286a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80286aa:	4770      	bx	lr
 80286ac:	20000178 	.word	0x20000178

080286b0 <BMS_RefreshIndex>:

void BMS_RefreshIndex(void) {
 80286b0:	b580      	push	{r7, lr}
 80286b2:	b082      	sub	sp, #8
 80286b4:	af00      	add	r7, sp, #0
    for (uint8_t i = 0; i < BMS_COUNT; i++) {
 80286b6:	2300      	movs	r3, #0
 80286b8:	71fb      	strb	r3, [r7, #7]
 80286ba:	e015      	b.n	80286e8 <BMS_RefreshIndex+0x38>
        if ((_GetTickMS() - BMS.d.pack[i].tick) > 500) {
 80286bc:	f017 f911 	bl	803f8e2 <_GetTickMS>
 80286c0:	79fa      	ldrb	r2, [r7, #7]
 80286c2:	490e      	ldr	r1, [pc, #56]	; (80286fc <BMS_RefreshIndex+0x4c>)
 80286c4:	4613      	mov	r3, r2
 80286c6:	00db      	lsls	r3, r3, #3
 80286c8:	1a9b      	subs	r3, r3, r2
 80286ca:	009b      	lsls	r3, r3, #2
 80286cc:	440b      	add	r3, r1
 80286ce:	331c      	adds	r3, #28
 80286d0:	681b      	ldr	r3, [r3, #0]
 80286d2:	1ac3      	subs	r3, r0, r3
 80286d4:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80286d8:	d903      	bls.n	80286e2 <BMS_RefreshIndex+0x32>
            BMS_ResetIndex(i);
 80286da:	79fb      	ldrb	r3, [r7, #7]
 80286dc:	4618      	mov	r0, r3
 80286de:	f7ff ff7b 	bl	80285d8 <BMS_ResetIndex>
    for (uint8_t i = 0; i < BMS_COUNT; i++) {
 80286e2:	79fb      	ldrb	r3, [r7, #7]
 80286e4:	3301      	adds	r3, #1
 80286e6:	71fb      	strb	r3, [r7, #7]
 80286e8:	79fb      	ldrb	r3, [r7, #7]
 80286ea:	2b01      	cmp	r3, #1
 80286ec:	d9e6      	bls.n	80286bc <BMS_RefreshIndex+0xc>
        }
    }
    // update data
    BMS_MergeData();
 80286ee:	f000 f9cf 	bl	8028a90 <BMS_MergeData>
}
 80286f2:	bf00      	nop
 80286f4:	3708      	adds	r7, #8
 80286f6:	46bd      	mov	sp, r7
 80286f8:	bd80      	pop	{r7, pc}
 80286fa:	bf00      	nop
 80286fc:	20000178 	.word	0x20000178

08028700 <BMS_GetIndex>:

uint8_t BMS_GetIndex(uint32_t id) {
 8028700:	b480      	push	{r7}
 8028702:	b085      	sub	sp, #20
 8028704:	af00      	add	r7, sp, #0
 8028706:	6078      	str	r0, [r7, #4]
    uint8_t i;

    // find index (if already exist)
    for (i = 0; i < BMS_COUNT; i++) {
 8028708:	2300      	movs	r3, #0
 802870a:	73fb      	strb	r3, [r7, #15]
 802870c:	e010      	b.n	8028730 <BMS_GetIndex+0x30>
        if (BMS.d.pack[i].id == id) {
 802870e:	7bfa      	ldrb	r2, [r7, #15]
 8028710:	4918      	ldr	r1, [pc, #96]	; (8028774 <BMS_GetIndex+0x74>)
 8028712:	4613      	mov	r3, r2
 8028714:	00db      	lsls	r3, r3, #3
 8028716:	1a9b      	subs	r3, r3, r2
 8028718:	009b      	lsls	r3, r3, #2
 802871a:	440b      	add	r3, r1
 802871c:	3304      	adds	r3, #4
 802871e:	681b      	ldr	r3, [r3, #0]
 8028720:	687a      	ldr	r2, [r7, #4]
 8028722:	429a      	cmp	r2, r3
 8028724:	d101      	bne.n	802872a <BMS_GetIndex+0x2a>
            return i;
 8028726:	7bfb      	ldrb	r3, [r7, #15]
 8028728:	e01d      	b.n	8028766 <BMS_GetIndex+0x66>
    for (i = 0; i < BMS_COUNT; i++) {
 802872a:	7bfb      	ldrb	r3, [r7, #15]
 802872c:	3301      	adds	r3, #1
 802872e:	73fb      	strb	r3, [r7, #15]
 8028730:	7bfb      	ldrb	r3, [r7, #15]
 8028732:	2b01      	cmp	r3, #1
 8028734:	d9eb      	bls.n	802870e <BMS_GetIndex+0xe>
        }
    }

    // finx index (if not exist)
    for (i = 0; i < BMS_COUNT; i++) {
 8028736:	2300      	movs	r3, #0
 8028738:	73fb      	strb	r3, [r7, #15]
 802873a:	e010      	b.n	802875e <BMS_GetIndex+0x5e>
        if (BMS.d.pack[i].id == BMS_ID_NONE) {
 802873c:	7bfa      	ldrb	r2, [r7, #15]
 802873e:	490d      	ldr	r1, [pc, #52]	; (8028774 <BMS_GetIndex+0x74>)
 8028740:	4613      	mov	r3, r2
 8028742:	00db      	lsls	r3, r3, #3
 8028744:	1a9b      	subs	r3, r3, r2
 8028746:	009b      	lsls	r3, r3, #2
 8028748:	440b      	add	r3, r1
 802874a:	3304      	adds	r3, #4
 802874c:	681b      	ldr	r3, [r3, #0]
 802874e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8028752:	d101      	bne.n	8028758 <BMS_GetIndex+0x58>
            return i;
 8028754:	7bfb      	ldrb	r3, [r7, #15]
 8028756:	e006      	b.n	8028766 <BMS_GetIndex+0x66>
    for (i = 0; i < BMS_COUNT; i++) {
 8028758:	7bfb      	ldrb	r3, [r7, #15]
 802875a:	3301      	adds	r3, #1
 802875c:	73fb      	strb	r3, [r7, #15]
 802875e:	7bfb      	ldrb	r3, [r7, #15]
 8028760:	2b01      	cmp	r3, #1
 8028762:	d9eb      	bls.n	802873c <BMS_GetIndex+0x3c>
        }
    }

    // force replace first index (if already full)
    return 0;
 8028764:	2300      	movs	r3, #0
}
 8028766:	4618      	mov	r0, r3
 8028768:	3714      	adds	r7, #20
 802876a:	46bd      	mov	sp, r7
 802876c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8028770:	4770      	bx	lr
 8028772:	bf00      	nop
 8028774:	20000178 	.word	0x20000178

08028778 <BMS_SetEvents>:

void BMS_SetEvents(uint16_t flag) {
 8028778:	b580      	push	{r7, lr}
 802877a:	b082      	sub	sp, #8
 802877c:	af00      	add	r7, sp, #0
 802877e:	4603      	mov	r3, r0
 8028780:	80fb      	strh	r3, [r7, #6]
    // Set events
    VCU.SetEvent(EV_BMS_SHORT_CIRCUIT, _R1(flag, 0));
 8028782:	4b9a      	ldr	r3, [pc, #616]	; (80289ec <BMS_SetEvents+0x274>)
 8028784:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8028786:	88fa      	ldrh	r2, [r7, #6]
 8028788:	b2d2      	uxtb	r2, r2
 802878a:	f002 0201 	and.w	r2, r2, #1
 802878e:	b2d2      	uxtb	r2, r2
 8028790:	f04f 0000 	mov.w	r0, #0
 8028794:	f04f 0101 	mov.w	r1, #1
 8028798:	4798      	blx	r3
    VCU.SetEvent(EV_BMS_DISCHARGE_OVER_CURRENT, _R1(flag, 1));
 802879a:	4b94      	ldr	r3, [pc, #592]	; (80289ec <BMS_SetEvents+0x274>)
 802879c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 802879e:	88fa      	ldrh	r2, [r7, #6]
 80287a0:	0852      	lsrs	r2, r2, #1
 80287a2:	b292      	uxth	r2, r2
 80287a4:	b2d2      	uxtb	r2, r2
 80287a6:	f002 0201 	and.w	r2, r2, #1
 80287aa:	b2d2      	uxtb	r2, r2
 80287ac:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80287b0:	f04f 0100 	mov.w	r1, #0
 80287b4:	4798      	blx	r3
    VCU.SetEvent(EV_BMS_CHARGE_OVER_CURRENT, _R1(flag, 2));
 80287b6:	4b8d      	ldr	r3, [pc, #564]	; (80289ec <BMS_SetEvents+0x274>)
 80287b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80287ba:	88fa      	ldrh	r2, [r7, #6]
 80287bc:	0892      	lsrs	r2, r2, #2
 80287be:	b292      	uxth	r2, r2
 80287c0:	b2d2      	uxtb	r2, r2
 80287c2:	f002 0201 	and.w	r2, r2, #1
 80287c6:	b2d2      	uxtb	r2, r2
 80287c8:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 80287cc:	f04f 0100 	mov.w	r1, #0
 80287d0:	4798      	blx	r3
    VCU.SetEvent(EV_BMS_DISCHARGE_OVER_TEMPERATURE, _R1(flag, 3));
 80287d2:	4b86      	ldr	r3, [pc, #536]	; (80289ec <BMS_SetEvents+0x274>)
 80287d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80287d6:	88fa      	ldrh	r2, [r7, #6]
 80287d8:	08d2      	lsrs	r2, r2, #3
 80287da:	b292      	uxth	r2, r2
 80287dc:	b2d2      	uxtb	r2, r2
 80287de:	f002 0201 	and.w	r2, r2, #1
 80287e2:	b2d2      	uxtb	r2, r2
 80287e4:	f04f 0000 	mov.w	r0, #0
 80287e8:	f04f 0102 	mov.w	r1, #2
 80287ec:	4798      	blx	r3
    VCU.SetEvent(EV_BMS_DISCHARGE_UNDER_TEMPERATURE, _R1(flag, 4));
 80287ee:	4b7f      	ldr	r3, [pc, #508]	; (80289ec <BMS_SetEvents+0x274>)
 80287f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80287f2:	88fa      	ldrh	r2, [r7, #6]
 80287f4:	0912      	lsrs	r2, r2, #4
 80287f6:	b292      	uxth	r2, r2
 80287f8:	b2d2      	uxtb	r2, r2
 80287fa:	f002 0201 	and.w	r2, r2, #1
 80287fe:	b2d2      	uxtb	r2, r2
 8028800:	f04f 0000 	mov.w	r0, #0
 8028804:	f04f 0104 	mov.w	r1, #4
 8028808:	4798      	blx	r3
    VCU.SetEvent(EV_BMS_CHARGE_OVER_TEMPERATURE, _R1(flag, 5));
 802880a:	4b78      	ldr	r3, [pc, #480]	; (80289ec <BMS_SetEvents+0x274>)
 802880c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 802880e:	88fa      	ldrh	r2, [r7, #6]
 8028810:	0952      	lsrs	r2, r2, #5
 8028812:	b292      	uxth	r2, r2
 8028814:	b2d2      	uxtb	r2, r2
 8028816:	f002 0201 	and.w	r2, r2, #1
 802881a:	b2d2      	uxtb	r2, r2
 802881c:	f04f 0000 	mov.w	r0, #0
 8028820:	f04f 0108 	mov.w	r1, #8
 8028824:	4798      	blx	r3
    VCU.SetEvent(EV_BMS_CHARGE_UNDER_TEMPERATURE, _R1(flag, 6));
 8028826:	4b71      	ldr	r3, [pc, #452]	; (80289ec <BMS_SetEvents+0x274>)
 8028828:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 802882a:	88fa      	ldrh	r2, [r7, #6]
 802882c:	0992      	lsrs	r2, r2, #6
 802882e:	b292      	uxth	r2, r2
 8028830:	b2d2      	uxtb	r2, r2
 8028832:	f002 0201 	and.w	r2, r2, #1
 8028836:	b2d2      	uxtb	r2, r2
 8028838:	f04f 0000 	mov.w	r0, #0
 802883c:	f04f 0110 	mov.w	r1, #16
 8028840:	4798      	blx	r3
    VCU.SetEvent(EV_BMS_UNBALANCE, _R1(flag, 7));
 8028842:	4b6a      	ldr	r3, [pc, #424]	; (80289ec <BMS_SetEvents+0x274>)
 8028844:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8028846:	88fa      	ldrh	r2, [r7, #6]
 8028848:	09d2      	lsrs	r2, r2, #7
 802884a:	b292      	uxth	r2, r2
 802884c:	b2d2      	uxtb	r2, r2
 802884e:	f002 0201 	and.w	r2, r2, #1
 8028852:	b2d2      	uxtb	r2, r2
 8028854:	f04f 0000 	mov.w	r0, #0
 8028858:	f44f 7180 	mov.w	r1, #256	; 0x100
 802885c:	4798      	blx	r3
    VCU.SetEvent(EV_BMS_UNDER_VOLTAGE, _R1(flag, 8));
 802885e:	4b63      	ldr	r3, [pc, #396]	; (80289ec <BMS_SetEvents+0x274>)
 8028860:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8028862:	88fa      	ldrh	r2, [r7, #6]
 8028864:	0a12      	lsrs	r2, r2, #8
 8028866:	b292      	uxth	r2, r2
 8028868:	b2d2      	uxtb	r2, r2
 802886a:	f002 0201 	and.w	r2, r2, #1
 802886e:	b2d2      	uxtb	r2, r2
 8028870:	f04f 0000 	mov.w	r0, #0
 8028874:	f04f 0120 	mov.w	r1, #32
 8028878:	4798      	blx	r3
    VCU.SetEvent(EV_BMS_OVER_VOLTAGE, _R1(flag, 9));
 802887a:	4b5c      	ldr	r3, [pc, #368]	; (80289ec <BMS_SetEvents+0x274>)
 802887c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 802887e:	88fa      	ldrh	r2, [r7, #6]
 8028880:	0a52      	lsrs	r2, r2, #9
 8028882:	b292      	uxth	r2, r2
 8028884:	b2d2      	uxtb	r2, r2
 8028886:	f002 0201 	and.w	r2, r2, #1
 802888a:	b2d2      	uxtb	r2, r2
 802888c:	f04f 0000 	mov.w	r0, #0
 8028890:	f04f 0140 	mov.w	r1, #64	; 0x40
 8028894:	4798      	blx	r3
    VCU.SetEvent(EV_BMS_OVER_DISCHARGE_CAPACITY, _R1(flag, 10));
 8028896:	4b55      	ldr	r3, [pc, #340]	; (80289ec <BMS_SetEvents+0x274>)
 8028898:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 802889a:	88fa      	ldrh	r2, [r7, #6]
 802889c:	0a92      	lsrs	r2, r2, #10
 802889e:	b292      	uxth	r2, r2
 80288a0:	b2d2      	uxtb	r2, r2
 80288a2:	f002 0201 	and.w	r2, r2, #1
 80288a6:	b2d2      	uxtb	r2, r2
 80288a8:	f04f 0000 	mov.w	r0, #0
 80288ac:	f04f 0180 	mov.w	r1, #128	; 0x80
 80288b0:	4798      	blx	r3
    VCU.SetEvent(EV_BMS_SYSTEM_FAILURE, _R1(flag, 11));
 80288b2:	4b4e      	ldr	r3, [pc, #312]	; (80289ec <BMS_SetEvents+0x274>)
 80288b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80288b6:	88fa      	ldrh	r2, [r7, #6]
 80288b8:	0ad2      	lsrs	r2, r2, #11
 80288ba:	b292      	uxth	r2, r2
 80288bc:	b2d2      	uxtb	r2, r2
 80288be:	f002 0201 	and.w	r2, r2, #1
 80288c2:	b2d2      	uxtb	r2, r2
 80288c4:	f04f 0000 	mov.w	r0, #0
 80288c8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80288cc:	4798      	blx	r3

    // Parse event for indicator
    BMS.d.overheat = VCU.ReadEvent(EV_BMS_DISCHARGE_OVER_TEMPERATURE) ||
 80288ce:	4b47      	ldr	r3, [pc, #284]	; (80289ec <BMS_SetEvents+0x274>)
 80288d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80288d2:	f04f 0000 	mov.w	r0, #0
 80288d6:	f04f 0102 	mov.w	r1, #2
 80288da:	4798      	blx	r3
 80288dc:	4603      	mov	r3, r0
            VCU.ReadEvent(EV_BMS_DISCHARGE_UNDER_TEMPERATURE) ||
            VCU.ReadEvent(EV_BMS_CHARGE_OVER_TEMPERATURE) ||
 80288de:	2b00      	cmp	r3, #0
 80288e0:	d11d      	bne.n	802891e <BMS_SetEvents+0x1a6>
            VCU.ReadEvent(EV_BMS_DISCHARGE_UNDER_TEMPERATURE) ||
 80288e2:	4b42      	ldr	r3, [pc, #264]	; (80289ec <BMS_SetEvents+0x274>)
 80288e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80288e6:	f04f 0000 	mov.w	r0, #0
 80288ea:	f04f 0104 	mov.w	r1, #4
 80288ee:	4798      	blx	r3
 80288f0:	4603      	mov	r3, r0
    BMS.d.overheat = VCU.ReadEvent(EV_BMS_DISCHARGE_OVER_TEMPERATURE) ||
 80288f2:	2b00      	cmp	r3, #0
 80288f4:	d113      	bne.n	802891e <BMS_SetEvents+0x1a6>
            VCU.ReadEvent(EV_BMS_CHARGE_OVER_TEMPERATURE) ||
 80288f6:	4b3d      	ldr	r3, [pc, #244]	; (80289ec <BMS_SetEvents+0x274>)
 80288f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80288fa:	f04f 0000 	mov.w	r0, #0
 80288fe:	f04f 0108 	mov.w	r1, #8
 8028902:	4798      	blx	r3
 8028904:	4603      	mov	r3, r0
            VCU.ReadEvent(EV_BMS_DISCHARGE_UNDER_TEMPERATURE) ||
 8028906:	2b00      	cmp	r3, #0
 8028908:	d109      	bne.n	802891e <BMS_SetEvents+0x1a6>
            VCU.ReadEvent(EV_BMS_CHARGE_UNDER_TEMPERATURE);
 802890a:	4b38      	ldr	r3, [pc, #224]	; (80289ec <BMS_SetEvents+0x274>)
 802890c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 802890e:	f04f 0000 	mov.w	r0, #0
 8028912:	f04f 0110 	mov.w	r1, #16
 8028916:	4798      	blx	r3
 8028918:	4603      	mov	r3, r0
            VCU.ReadEvent(EV_BMS_CHARGE_OVER_TEMPERATURE) ||
 802891a:	2b00      	cmp	r3, #0
 802891c:	d001      	beq.n	8028922 <BMS_SetEvents+0x1aa>
 802891e:	2301      	movs	r3, #1
 8028920:	e000      	b.n	8028924 <BMS_SetEvents+0x1ac>
 8028922:	2300      	movs	r3, #0
    BMS.d.overheat = VCU.ReadEvent(EV_BMS_DISCHARGE_OVER_TEMPERATURE) ||
 8028924:	b2da      	uxtb	r2, r3
 8028926:	4b32      	ldr	r3, [pc, #200]	; (80289f0 <BMS_SetEvents+0x278>)
 8028928:	709a      	strb	r2, [r3, #2]
    BMS.d.warning = VCU.ReadEvent(EV_BMS_SHORT_CIRCUIT) ||
 802892a:	4b30      	ldr	r3, [pc, #192]	; (80289ec <BMS_SetEvents+0x274>)
 802892c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 802892e:	f04f 0000 	mov.w	r0, #0
 8028932:	f04f 0101 	mov.w	r1, #1
 8028936:	4798      	blx	r3
 8028938:	4603      	mov	r3, r0
            VCU.ReadEvent(EV_BMS_DISCHARGE_OVER_CURRENT) ||
            VCU.ReadEvent(EV_BMS_CHARGE_OVER_CURRENT) ||
            VCU.ReadEvent(EV_BMS_UNBALANCE) ||
            VCU.ReadEvent(EV_BMS_UNDER_VOLTAGE) ||
            VCU.ReadEvent(EV_BMS_OVER_VOLTAGE) ||
            VCU.ReadEvent(EV_BMS_OVER_DISCHARGE_CAPACITY) ||
 802893a:	2b00      	cmp	r3, #0
 802893c:	d145      	bne.n	80289ca <BMS_SetEvents+0x252>
            VCU.ReadEvent(EV_BMS_DISCHARGE_OVER_CURRENT) ||
 802893e:	4b2b      	ldr	r3, [pc, #172]	; (80289ec <BMS_SetEvents+0x274>)
 8028940:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8028942:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8028946:	f04f 0100 	mov.w	r1, #0
 802894a:	4798      	blx	r3
 802894c:	4603      	mov	r3, r0
    BMS.d.warning = VCU.ReadEvent(EV_BMS_SHORT_CIRCUIT) ||
 802894e:	2b00      	cmp	r3, #0
 8028950:	d13b      	bne.n	80289ca <BMS_SetEvents+0x252>
            VCU.ReadEvent(EV_BMS_CHARGE_OVER_CURRENT) ||
 8028952:	4b26      	ldr	r3, [pc, #152]	; (80289ec <BMS_SetEvents+0x274>)
 8028954:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8028956:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 802895a:	f04f 0100 	mov.w	r1, #0
 802895e:	4798      	blx	r3
 8028960:	4603      	mov	r3, r0
            VCU.ReadEvent(EV_BMS_DISCHARGE_OVER_CURRENT) ||
 8028962:	2b00      	cmp	r3, #0
 8028964:	d131      	bne.n	80289ca <BMS_SetEvents+0x252>
            VCU.ReadEvent(EV_BMS_UNBALANCE) ||
 8028966:	4b21      	ldr	r3, [pc, #132]	; (80289ec <BMS_SetEvents+0x274>)
 8028968:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 802896a:	f04f 0000 	mov.w	r0, #0
 802896e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8028972:	4798      	blx	r3
 8028974:	4603      	mov	r3, r0
            VCU.ReadEvent(EV_BMS_CHARGE_OVER_CURRENT) ||
 8028976:	2b00      	cmp	r3, #0
 8028978:	d127      	bne.n	80289ca <BMS_SetEvents+0x252>
            VCU.ReadEvent(EV_BMS_UNDER_VOLTAGE) ||
 802897a:	4b1c      	ldr	r3, [pc, #112]	; (80289ec <BMS_SetEvents+0x274>)
 802897c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 802897e:	f04f 0000 	mov.w	r0, #0
 8028982:	f04f 0120 	mov.w	r1, #32
 8028986:	4798      	blx	r3
 8028988:	4603      	mov	r3, r0
            VCU.ReadEvent(EV_BMS_UNBALANCE) ||
 802898a:	2b00      	cmp	r3, #0
 802898c:	d11d      	bne.n	80289ca <BMS_SetEvents+0x252>
            VCU.ReadEvent(EV_BMS_OVER_VOLTAGE) ||
 802898e:	4b17      	ldr	r3, [pc, #92]	; (80289ec <BMS_SetEvents+0x274>)
 8028990:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8028992:	f04f 0000 	mov.w	r0, #0
 8028996:	f04f 0140 	mov.w	r1, #64	; 0x40
 802899a:	4798      	blx	r3
 802899c:	4603      	mov	r3, r0
            VCU.ReadEvent(EV_BMS_UNDER_VOLTAGE) ||
 802899e:	2b00      	cmp	r3, #0
 80289a0:	d113      	bne.n	80289ca <BMS_SetEvents+0x252>
            VCU.ReadEvent(EV_BMS_OVER_DISCHARGE_CAPACITY) ||
 80289a2:	4b12      	ldr	r3, [pc, #72]	; (80289ec <BMS_SetEvents+0x274>)
 80289a4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80289a6:	f04f 0000 	mov.w	r0, #0
 80289aa:	f04f 0180 	mov.w	r1, #128	; 0x80
 80289ae:	4798      	blx	r3
 80289b0:	4603      	mov	r3, r0
            VCU.ReadEvent(EV_BMS_OVER_VOLTAGE) ||
 80289b2:	2b00      	cmp	r3, #0
 80289b4:	d109      	bne.n	80289ca <BMS_SetEvents+0x252>
            VCU.ReadEvent(EV_BMS_SYSTEM_FAILURE);
 80289b6:	4b0d      	ldr	r3, [pc, #52]	; (80289ec <BMS_SetEvents+0x274>)
 80289b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80289ba:	f04f 0000 	mov.w	r0, #0
 80289be:	f44f 7100 	mov.w	r1, #512	; 0x200
 80289c2:	4798      	blx	r3
 80289c4:	4603      	mov	r3, r0
            VCU.ReadEvent(EV_BMS_OVER_DISCHARGE_CAPACITY) ||
 80289c6:	2b00      	cmp	r3, #0
 80289c8:	d001      	beq.n	80289ce <BMS_SetEvents+0x256>
 80289ca:	2301      	movs	r3, #1
 80289cc:	e000      	b.n	80289d0 <BMS_SetEvents+0x258>
 80289ce:	2300      	movs	r3, #0
    BMS.d.warning = VCU.ReadEvent(EV_BMS_SHORT_CIRCUIT) ||
 80289d0:	b2da      	uxtb	r2, r3
 80289d2:	4b07      	ldr	r3, [pc, #28]	; (80289f0 <BMS_SetEvents+0x278>)
 80289d4:	70da      	strb	r2, [r3, #3]

    // Handle overheat
    HAL_GPIO_WritePin(EXT_BMS_FAN_PWR_GPIO_Port, EXT_BMS_FAN_PWR_Pin, BMS.d.overheat);
 80289d6:	4b06      	ldr	r3, [pc, #24]	; (80289f0 <BMS_SetEvents+0x278>)
 80289d8:	789b      	ldrb	r3, [r3, #2]
 80289da:	461a      	mov	r2, r3
 80289dc:	2140      	movs	r1, #64	; 0x40
 80289de:	4805      	ldr	r0, [pc, #20]	; (80289f4 <BMS_SetEvents+0x27c>)
 80289e0:	f007 fb5e 	bl	80300a0 <HAL_GPIO_WritePin>
}
 80289e4:	bf00      	nop
 80289e6:	3708      	adds	r7, #8
 80289e8:	46bd      	mov	sp, r7
 80289ea:	bd80      	pop	{r7, pc}
 80289ec:	20000228 	.word	0x20000228
 80289f0:	20000178 	.word	0x20000178
 80289f4:	40020c00 	.word	0x40020c00

080289f8 <BMS_CheckRun>:

uint8_t BMS_CheckRun(uint8_t state) {
 80289f8:	b480      	push	{r7}
 80289fa:	b085      	sub	sp, #20
 80289fc:	af00      	add	r7, sp, #0
 80289fe:	4603      	mov	r3, r0
 8028a00:	71fb      	strb	r3, [r7, #7]
    for (uint8_t i = 0; i < BMS_COUNT; i++) {
 8028a02:	2300      	movs	r3, #0
 8028a04:	73fb      	strb	r3, [r7, #15]
 8028a06:	e010      	b.n	8028a2a <BMS_CheckRun+0x32>
        if (BMS.d.pack[i].started != state) {
 8028a08:	7bfa      	ldrb	r2, [r7, #15]
 8028a0a:	490d      	ldr	r1, [pc, #52]	; (8028a40 <BMS_CheckRun+0x48>)
 8028a0c:	4613      	mov	r3, r2
 8028a0e:	00db      	lsls	r3, r3, #3
 8028a10:	1a9b      	subs	r3, r3, r2
 8028a12:	009b      	lsls	r3, r3, #2
 8028a14:	440b      	add	r3, r1
 8028a16:	331b      	adds	r3, #27
 8028a18:	781b      	ldrb	r3, [r3, #0]
 8028a1a:	79fa      	ldrb	r2, [r7, #7]
 8028a1c:	429a      	cmp	r2, r3
 8028a1e:	d001      	beq.n	8028a24 <BMS_CheckRun+0x2c>
            return 0;
 8028a20:	2300      	movs	r3, #0
 8028a22:	e006      	b.n	8028a32 <BMS_CheckRun+0x3a>
    for (uint8_t i = 0; i < BMS_COUNT; i++) {
 8028a24:	7bfb      	ldrb	r3, [r7, #15]
 8028a26:	3301      	adds	r3, #1
 8028a28:	73fb      	strb	r3, [r7, #15]
 8028a2a:	7bfb      	ldrb	r3, [r7, #15]
 8028a2c:	2b01      	cmp	r3, #1
 8028a2e:	d9eb      	bls.n	8028a08 <BMS_CheckRun+0x10>
        }
    }
    return 1;
 8028a30:	2301      	movs	r3, #1
}
 8028a32:	4618      	mov	r0, r3
 8028a34:	3714      	adds	r7, #20
 8028a36:	46bd      	mov	sp, r7
 8028a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8028a3c:	4770      	bx	lr
 8028a3e:	bf00      	nop
 8028a40:	20000178 	.word	0x20000178

08028a44 <BMS_CheckState>:

uint8_t BMS_CheckState(BMS_STATE state) {
 8028a44:	b480      	push	{r7}
 8028a46:	b085      	sub	sp, #20
 8028a48:	af00      	add	r7, sp, #0
 8028a4a:	4603      	mov	r3, r0
 8028a4c:	71fb      	strb	r3, [r7, #7]
    for (uint8_t i = 0; i < BMS_COUNT; i++) {
 8028a4e:	2300      	movs	r3, #0
 8028a50:	73fb      	strb	r3, [r7, #15]
 8028a52:	e010      	b.n	8028a76 <BMS_CheckState+0x32>
        if (BMS.d.pack[i].state != state) {
 8028a54:	7bfa      	ldrb	r2, [r7, #15]
 8028a56:	490d      	ldr	r1, [pc, #52]	; (8028a8c <BMS_CheckState+0x48>)
 8028a58:	4613      	mov	r3, r2
 8028a5a:	00db      	lsls	r3, r3, #3
 8028a5c:	1a9b      	subs	r3, r3, r2
 8028a5e:	009b      	lsls	r3, r3, #2
 8028a60:	440b      	add	r3, r1
 8028a62:	331a      	adds	r3, #26
 8028a64:	781b      	ldrb	r3, [r3, #0]
 8028a66:	79fa      	ldrb	r2, [r7, #7]
 8028a68:	429a      	cmp	r2, r3
 8028a6a:	d001      	beq.n	8028a70 <BMS_CheckState+0x2c>
            return 0;
 8028a6c:	2300      	movs	r3, #0
 8028a6e:	e006      	b.n	8028a7e <BMS_CheckState+0x3a>
    for (uint8_t i = 0; i < BMS_COUNT; i++) {
 8028a70:	7bfb      	ldrb	r3, [r7, #15]
 8028a72:	3301      	adds	r3, #1
 8028a74:	73fb      	strb	r3, [r7, #15]
 8028a76:	7bfb      	ldrb	r3, [r7, #15]
 8028a78:	2b01      	cmp	r3, #1
 8028a7a:	d9eb      	bls.n	8028a54 <BMS_CheckState+0x10>
        }
    }
    return 1;
 8028a7c:	2301      	movs	r3, #1
}
 8028a7e:	4618      	mov	r0, r3
 8028a80:	3714      	adds	r7, #20
 8028a82:	46bd      	mov	sp, r7
 8028a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8028a88:	4770      	bx	lr
 8028a8a:	bf00      	nop
 8028a8c:	20000178 	.word	0x20000178

08028a90 <BMS_MergeData>:

void BMS_MergeData(void) {
 8028a90:	b580      	push	{r7, lr}
 8028a92:	b084      	sub	sp, #16
 8028a94:	af00      	add	r7, sp, #0
    uint16_t flags = 0;
 8028a96:	2300      	movs	r3, #0
 8028a98:	81fb      	strh	r3, [r7, #14]
    uint8_t soc = 0, device = 0;
 8028a9a:	2300      	movs	r3, #0
 8028a9c:	737b      	strb	r3, [r7, #13]
 8028a9e:	2300      	movs	r3, #0
 8028aa0:	733b      	strb	r3, [r7, #12]

    // Merge flags (OR-ed)
    for (uint8_t i = 0; i < BMS_COUNT; i++) {
 8028aa2:	2300      	movs	r3, #0
 8028aa4:	72fb      	strb	r3, [r7, #11]
 8028aa6:	e00e      	b.n	8028ac6 <BMS_MergeData+0x36>
        flags |= BMS.d.pack[i].flag;
 8028aa8:	7afa      	ldrb	r2, [r7, #11]
 8028aaa:	4929      	ldr	r1, [pc, #164]	; (8028b50 <BMS_MergeData+0xc0>)
 8028aac:	4613      	mov	r3, r2
 8028aae:	00db      	lsls	r3, r3, #3
 8028ab0:	1a9b      	subs	r3, r3, r2
 8028ab2:	009b      	lsls	r3, r3, #2
 8028ab4:	440b      	add	r3, r1
 8028ab6:	3318      	adds	r3, #24
 8028ab8:	881a      	ldrh	r2, [r3, #0]
 8028aba:	89fb      	ldrh	r3, [r7, #14]
 8028abc:	4313      	orrs	r3, r2
 8028abe:	81fb      	strh	r3, [r7, #14]
    for (uint8_t i = 0; i < BMS_COUNT; i++) {
 8028ac0:	7afb      	ldrb	r3, [r7, #11]
 8028ac2:	3301      	adds	r3, #1
 8028ac4:	72fb      	strb	r3, [r7, #11]
 8028ac6:	7afb      	ldrb	r3, [r7, #11]
 8028ac8:	2b01      	cmp	r3, #1
 8028aca:	d9ed      	bls.n	8028aa8 <BMS_MergeData+0x18>
    }
    BMS_SetEvents(flags);
 8028acc:	89fb      	ldrh	r3, [r7, #14]
 8028ace:	4618      	mov	r0, r3
 8028ad0:	f7ff fe52 	bl	8028778 <BMS_SetEvents>

    // Average SOC
    for (uint8_t i = 0; i < BMS_COUNT; i++) {
 8028ad4:	2300      	movs	r3, #0
 8028ad6:	72bb      	strb	r3, [r7, #10]
 8028ad8:	e027      	b.n	8028b2a <BMS_MergeData+0x9a>
        if (BMS.d.pack[i].started == 1) {
 8028ada:	7aba      	ldrb	r2, [r7, #10]
 8028adc:	491c      	ldr	r1, [pc, #112]	; (8028b50 <BMS_MergeData+0xc0>)
 8028ade:	4613      	mov	r3, r2
 8028ae0:	00db      	lsls	r3, r3, #3
 8028ae2:	1a9b      	subs	r3, r3, r2
 8028ae4:	009b      	lsls	r3, r3, #2
 8028ae6:	440b      	add	r3, r1
 8028ae8:	331b      	adds	r3, #27
 8028aea:	781b      	ldrb	r3, [r3, #0]
 8028aec:	2b01      	cmp	r3, #1
 8028aee:	d119      	bne.n	8028b24 <BMS_MergeData+0x94>
            soc += BMS.d.pack[i].soc;
 8028af0:	7b7b      	ldrb	r3, [r7, #13]
 8028af2:	ee07 3a90 	vmov	s15, r3
 8028af6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8028afa:	7aba      	ldrb	r2, [r7, #10]
 8028afc:	4914      	ldr	r1, [pc, #80]	; (8028b50 <BMS_MergeData+0xc0>)
 8028afe:	4613      	mov	r3, r2
 8028b00:	00db      	lsls	r3, r3, #3
 8028b02:	1a9b      	subs	r3, r3, r2
 8028b04:	009b      	lsls	r3, r3, #2
 8028b06:	440b      	add	r3, r1
 8028b08:	3310      	adds	r3, #16
 8028b0a:	edd3 7a00 	vldr	s15, [r3]
 8028b0e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8028b12:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8028b16:	edc7 7a01 	vstr	s15, [r7, #4]
 8028b1a:	793b      	ldrb	r3, [r7, #4]
 8028b1c:	737b      	strb	r3, [r7, #13]
            device++;
 8028b1e:	7b3b      	ldrb	r3, [r7, #12]
 8028b20:	3301      	adds	r3, #1
 8028b22:	733b      	strb	r3, [r7, #12]
    for (uint8_t i = 0; i < BMS_COUNT; i++) {
 8028b24:	7abb      	ldrb	r3, [r7, #10]
 8028b26:	3301      	adds	r3, #1
 8028b28:	72bb      	strb	r3, [r7, #10]
 8028b2a:	7abb      	ldrb	r3, [r7, #10]
 8028b2c:	2b01      	cmp	r3, #1
 8028b2e:	d9d4      	bls.n	8028ada <BMS_MergeData+0x4a>
        }
    }
    BMS.d.soc = device ? (soc / device) : soc;
 8028b30:	7b3b      	ldrb	r3, [r7, #12]
 8028b32:	2b00      	cmp	r3, #0
 8028b34:	d005      	beq.n	8028b42 <BMS_MergeData+0xb2>
 8028b36:	7b7a      	ldrb	r2, [r7, #13]
 8028b38:	7b3b      	ldrb	r3, [r7, #12]
 8028b3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8028b3e:	b2db      	uxtb	r3, r3
 8028b40:	e000      	b.n	8028b44 <BMS_MergeData+0xb4>
 8028b42:	7b7b      	ldrb	r3, [r7, #13]
 8028b44:	4a02      	ldr	r2, [pc, #8]	; (8028b50 <BMS_MergeData+0xc0>)
 8028b46:	7053      	strb	r3, [r2, #1]
}
 8028b48:	bf00      	nop
 8028b4a:	3710      	adds	r7, #16
 8028b4c:	46bd      	mov	sp, r7
 8028b4e:	bd80      	pop	{r7, pc}
 8028b50:	20000178 	.word	0x20000178
 8028b54:	00000000 	.word	0x00000000

08028b58 <BMS_CAN_RX_Param1>:

/* ====================================== CAN RX =================================== */
void BMS_CAN_RX_Param1(void) {
 8028b58:	b590      	push	{r4, r7, lr}
 8028b5a:	b083      	sub	sp, #12
 8028b5c:	af00      	add	r7, sp, #0
    CAN_DATA *data = &(CB.rx.data);
 8028b5e:	4b58      	ldr	r3, [pc, #352]	; (8028cc0 <BMS_CAN_RX_Param1+0x168>)
 8028b60:	607b      	str	r3, [r7, #4]
    uint8_t index = BMS.GetIndex(CB.rx.header.ExtId & BMS_ID_MASK);
 8028b62:	4b58      	ldr	r3, [pc, #352]	; (8028cc4 <BMS_CAN_RX_Param1+0x16c>)
 8028b64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8028b66:	4a58      	ldr	r2, [pc, #352]	; (8028cc8 <BMS_CAN_RX_Param1+0x170>)
 8028b68:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8028b6a:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8028b6e:	4610      	mov	r0, r2
 8028b70:	4798      	blx	r3
 8028b72:	4603      	mov	r3, r0
 8028b74:	70fb      	strb	r3, [r7, #3]

    // read the content
    BMS.d.pack[index].voltage = data->u16[0] * 0.01;
 8028b76:	687b      	ldr	r3, [r7, #4]
 8028b78:	881b      	ldrh	r3, [r3, #0]
 8028b7a:	4618      	mov	r0, r3
 8028b7c:	f7f7 fd0a 	bl	8020594 <__aeabi_i2d>
 8028b80:	a34b      	add	r3, pc, #300	; (adr r3, 8028cb0 <BMS_CAN_RX_Param1+0x158>)
 8028b82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8028b86:	f7f7 fd6f 	bl	8020668 <__aeabi_dmul>
 8028b8a:	4603      	mov	r3, r0
 8028b8c:	460c      	mov	r4, r1
 8028b8e:	461a      	mov	r2, r3
 8028b90:	4623      	mov	r3, r4
 8028b92:	78fc      	ldrb	r4, [r7, #3]
 8028b94:	4610      	mov	r0, r2
 8028b96:	4619      	mov	r1, r3
 8028b98:	f7f8 f85e 	bl	8020c58 <__aeabi_d2f>
 8028b9c:	4601      	mov	r1, r0
 8028b9e:	4a49      	ldr	r2, [pc, #292]	; (8028cc4 <BMS_CAN_RX_Param1+0x16c>)
 8028ba0:	4623      	mov	r3, r4
 8028ba2:	00db      	lsls	r3, r3, #3
 8028ba4:	1b1b      	subs	r3, r3, r4
 8028ba6:	009b      	lsls	r3, r3, #2
 8028ba8:	4413      	add	r3, r2
 8028baa:	3308      	adds	r3, #8
 8028bac:	6019      	str	r1, [r3, #0]
    BMS.d.pack[index].current = (data->u16[1] * 0.01) - 50;
 8028bae:	687b      	ldr	r3, [r7, #4]
 8028bb0:	885b      	ldrh	r3, [r3, #2]
 8028bb2:	4618      	mov	r0, r3
 8028bb4:	f7f7 fcee 	bl	8020594 <__aeabi_i2d>
 8028bb8:	a33d      	add	r3, pc, #244	; (adr r3, 8028cb0 <BMS_CAN_RX_Param1+0x158>)
 8028bba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8028bbe:	f7f7 fd53 	bl	8020668 <__aeabi_dmul>
 8028bc2:	4603      	mov	r3, r0
 8028bc4:	460c      	mov	r4, r1
 8028bc6:	4618      	mov	r0, r3
 8028bc8:	4621      	mov	r1, r4
 8028bca:	f04f 0200 	mov.w	r2, #0
 8028bce:	4b3f      	ldr	r3, [pc, #252]	; (8028ccc <BMS_CAN_RX_Param1+0x174>)
 8028bd0:	f7f7 fb92 	bl	80202f8 <__aeabi_dsub>
 8028bd4:	4603      	mov	r3, r0
 8028bd6:	460c      	mov	r4, r1
 8028bd8:	461a      	mov	r2, r3
 8028bda:	4623      	mov	r3, r4
 8028bdc:	78fc      	ldrb	r4, [r7, #3]
 8028bde:	4610      	mov	r0, r2
 8028be0:	4619      	mov	r1, r3
 8028be2:	f7f8 f839 	bl	8020c58 <__aeabi_d2f>
 8028be6:	4601      	mov	r1, r0
 8028be8:	4a36      	ldr	r2, [pc, #216]	; (8028cc4 <BMS_CAN_RX_Param1+0x16c>)
 8028bea:	4623      	mov	r3, r4
 8028bec:	00db      	lsls	r3, r3, #3
 8028bee:	1b1b      	subs	r3, r3, r4
 8028bf0:	009b      	lsls	r3, r3, #2
 8028bf2:	4413      	add	r3, r2
 8028bf4:	330c      	adds	r3, #12
 8028bf6:	6019      	str	r1, [r3, #0]
    BMS.d.pack[index].soc = data->u16[2];
 8028bf8:	687b      	ldr	r3, [r7, #4]
 8028bfa:	889b      	ldrh	r3, [r3, #4]
 8028bfc:	78fa      	ldrb	r2, [r7, #3]
 8028bfe:	ee07 3a90 	vmov	s15, r3
 8028c02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8028c06:	492f      	ldr	r1, [pc, #188]	; (8028cc4 <BMS_CAN_RX_Param1+0x16c>)
 8028c08:	4613      	mov	r3, r2
 8028c0a:	00db      	lsls	r3, r3, #3
 8028c0c:	1a9b      	subs	r3, r3, r2
 8028c0e:	009b      	lsls	r3, r3, #2
 8028c10:	440b      	add	r3, r1
 8028c12:	3310      	adds	r3, #16
 8028c14:	edc3 7a00 	vstr	s15, [r3]
    BMS.d.pack[index].temperature = (data->u16[3] * 0.1) - 40;
 8028c18:	687b      	ldr	r3, [r7, #4]
 8028c1a:	88db      	ldrh	r3, [r3, #6]
 8028c1c:	4618      	mov	r0, r3
 8028c1e:	f7f7 fcb9 	bl	8020594 <__aeabi_i2d>
 8028c22:	a325      	add	r3, pc, #148	; (adr r3, 8028cb8 <BMS_CAN_RX_Param1+0x160>)
 8028c24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8028c28:	f7f7 fd1e 	bl	8020668 <__aeabi_dmul>
 8028c2c:	4603      	mov	r3, r0
 8028c2e:	460c      	mov	r4, r1
 8028c30:	4618      	mov	r0, r3
 8028c32:	4621      	mov	r1, r4
 8028c34:	f04f 0200 	mov.w	r2, #0
 8028c38:	4b25      	ldr	r3, [pc, #148]	; (8028cd0 <BMS_CAN_RX_Param1+0x178>)
 8028c3a:	f7f7 fb5d 	bl	80202f8 <__aeabi_dsub>
 8028c3e:	4603      	mov	r3, r0
 8028c40:	460c      	mov	r4, r1
 8028c42:	461a      	mov	r2, r3
 8028c44:	4623      	mov	r3, r4
 8028c46:	78fc      	ldrb	r4, [r7, #3]
 8028c48:	4610      	mov	r0, r2
 8028c4a:	4619      	mov	r1, r3
 8028c4c:	f7f8 f804 	bl	8020c58 <__aeabi_d2f>
 8028c50:	4601      	mov	r1, r0
 8028c52:	4a1c      	ldr	r2, [pc, #112]	; (8028cc4 <BMS_CAN_RX_Param1+0x16c>)
 8028c54:	4623      	mov	r3, r4
 8028c56:	00db      	lsls	r3, r3, #3
 8028c58:	1b1b      	subs	r3, r3, r4
 8028c5a:	009b      	lsls	r3, r3, #2
 8028c5c:	4413      	add	r3, r2
 8028c5e:	3314      	adds	r3, #20
 8028c60:	6019      	str	r1, [r3, #0]

    // read the id
    BMS.d.pack[index].id = CB.rx.header.ExtId & BMS_ID_MASK;
 8028c62:	4b19      	ldr	r3, [pc, #100]	; (8028cc8 <BMS_CAN_RX_Param1+0x170>)
 8028c64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8028c66:	78fa      	ldrb	r2, [r7, #3]
 8028c68:	f3c3 0113 	ubfx	r1, r3, #0, #20
 8028c6c:	4815      	ldr	r0, [pc, #84]	; (8028cc4 <BMS_CAN_RX_Param1+0x16c>)
 8028c6e:	4613      	mov	r3, r2
 8028c70:	00db      	lsls	r3, r3, #3
 8028c72:	1a9b      	subs	r3, r3, r2
 8028c74:	009b      	lsls	r3, r3, #2
 8028c76:	4403      	add	r3, r0
 8028c78:	3304      	adds	r3, #4
 8028c7a:	6019      	str	r1, [r3, #0]
    BMS.d.pack[index].started = 1;
 8028c7c:	78fa      	ldrb	r2, [r7, #3]
 8028c7e:	4911      	ldr	r1, [pc, #68]	; (8028cc4 <BMS_CAN_RX_Param1+0x16c>)
 8028c80:	4613      	mov	r3, r2
 8028c82:	00db      	lsls	r3, r3, #3
 8028c84:	1a9b      	subs	r3, r3, r2
 8028c86:	009b      	lsls	r3, r3, #2
 8028c88:	440b      	add	r3, r1
 8028c8a:	331b      	adds	r3, #27
 8028c8c:	2201      	movs	r2, #1
 8028c8e:	701a      	strb	r2, [r3, #0]
    BMS.d.pack[index].tick = _GetTickMS();
 8028c90:	78fc      	ldrb	r4, [r7, #3]
 8028c92:	f016 fe26 	bl	803f8e2 <_GetTickMS>
 8028c96:	4601      	mov	r1, r0
 8028c98:	4a0a      	ldr	r2, [pc, #40]	; (8028cc4 <BMS_CAN_RX_Param1+0x16c>)
 8028c9a:	4623      	mov	r3, r4
 8028c9c:	00db      	lsls	r3, r3, #3
 8028c9e:	1b1b      	subs	r3, r3, r4
 8028ca0:	009b      	lsls	r3, r3, #2
 8028ca2:	4413      	add	r3, r2
 8028ca4:	331c      	adds	r3, #28
 8028ca6:	6019      	str	r1, [r3, #0]
}
 8028ca8:	bf00      	nop
 8028caa:	370c      	adds	r7, #12
 8028cac:	46bd      	mov	sp, r7
 8028cae:	bd90      	pop	{r4, r7, pc}
 8028cb0:	47ae147b 	.word	0x47ae147b
 8028cb4:	3f847ae1 	.word	0x3f847ae1
 8028cb8:	9999999a 	.word	0x9999999a
 8028cbc:	3fb99999 	.word	0x3fb99999
 8028cc0:	200090e0 	.word	0x200090e0
 8028cc4:	20000178 	.word	0x20000178
 8028cc8:	200090a0 	.word	0x200090a0
 8028ccc:	40490000 	.word	0x40490000
 8028cd0:	40440000 	.word	0x40440000

08028cd4 <BMS_CAN_RX_Param2>:

void BMS_CAN_RX_Param2(void) {
 8028cd4:	b580      	push	{r7, lr}
 8028cd6:	b082      	sub	sp, #8
 8028cd8:	af00      	add	r7, sp, #0
    CAN_DATA *data = &(CB.rx.data);
 8028cda:	4b1d      	ldr	r3, [pc, #116]	; (8028d50 <BMS_CAN_RX_Param2+0x7c>)
 8028cdc:	607b      	str	r3, [r7, #4]
    uint8_t index = BMS.GetIndex(CB.rx.header.ExtId & BMS_ID_MASK);
 8028cde:	4b1d      	ldr	r3, [pc, #116]	; (8028d54 <BMS_CAN_RX_Param2+0x80>)
 8028ce0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8028ce2:	4a1d      	ldr	r2, [pc, #116]	; (8028d58 <BMS_CAN_RX_Param2+0x84>)
 8028ce4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8028ce6:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8028cea:	4610      	mov	r0, r2
 8028cec:	4798      	blx	r3
 8028cee:	4603      	mov	r3, r0
 8028cf0:	70fb      	strb	r3, [r7, #3]

    // save flag
    BMS.d.pack[index].flag = data->u16[3];
 8028cf2:	78fa      	ldrb	r2, [r7, #3]
 8028cf4:	687b      	ldr	r3, [r7, #4]
 8028cf6:	88d8      	ldrh	r0, [r3, #6]
 8028cf8:	4916      	ldr	r1, [pc, #88]	; (8028d54 <BMS_CAN_RX_Param2+0x80>)
 8028cfa:	4613      	mov	r3, r2
 8028cfc:	00db      	lsls	r3, r3, #3
 8028cfe:	1a9b      	subs	r3, r3, r2
 8028d00:	009b      	lsls	r3, r3, #2
 8028d02:	440b      	add	r3, r1
 8028d04:	3318      	adds	r3, #24
 8028d06:	4602      	mov	r2, r0
 8028d08:	801a      	strh	r2, [r3, #0]

    // save state
    BMS.d.pack[index].state = _L(_R1(data->u8[7], 4), 1) | _R1(data->u8[7], 5);
 8028d0a:	687b      	ldr	r3, [r7, #4]
 8028d0c:	79db      	ldrb	r3, [r3, #7]
 8028d0e:	091b      	lsrs	r3, r3, #4
 8028d10:	b2db      	uxtb	r3, r3
 8028d12:	005b      	lsls	r3, r3, #1
 8028d14:	b25b      	sxtb	r3, r3
 8028d16:	f003 0302 	and.w	r3, r3, #2
 8028d1a:	b25a      	sxtb	r2, r3
 8028d1c:	687b      	ldr	r3, [r7, #4]
 8028d1e:	79db      	ldrb	r3, [r3, #7]
 8028d20:	095b      	lsrs	r3, r3, #5
 8028d22:	b2db      	uxtb	r3, r3
 8028d24:	b25b      	sxtb	r3, r3
 8028d26:	f003 0301 	and.w	r3, r3, #1
 8028d2a:	b25b      	sxtb	r3, r3
 8028d2c:	4313      	orrs	r3, r2
 8028d2e:	b25b      	sxtb	r3, r3
 8028d30:	78fa      	ldrb	r2, [r7, #3]
 8028d32:	b2d8      	uxtb	r0, r3
 8028d34:	4907      	ldr	r1, [pc, #28]	; (8028d54 <BMS_CAN_RX_Param2+0x80>)
 8028d36:	4613      	mov	r3, r2
 8028d38:	00db      	lsls	r3, r3, #3
 8028d3a:	1a9b      	subs	r3, r3, r2
 8028d3c:	009b      	lsls	r3, r3, #2
 8028d3e:	440b      	add	r3, r1
 8028d40:	331a      	adds	r3, #26
 8028d42:	4602      	mov	r2, r0
 8028d44:	701a      	strb	r2, [r3, #0]
}
 8028d46:	bf00      	nop
 8028d48:	3708      	adds	r7, #8
 8028d4a:	46bd      	mov	sp, r7
 8028d4c:	bd80      	pop	{r7, pc}
 8028d4e:	bf00      	nop
 8028d50:	200090e0 	.word	0x200090e0
 8028d54:	20000178 	.word	0x20000178
 8028d58:	200090a0 	.word	0x200090a0

08028d5c <BMS_CAN_TX_Setting>:

/* ====================================== CAN TX =================================== */
uint8_t BMS_CAN_TX_Setting(uint8_t start, BMS_STATE state) {
 8028d5c:	b580      	push	{r7, lr}
 8028d5e:	b084      	sub	sp, #16
 8028d60:	af00      	add	r7, sp, #0
 8028d62:	4603      	mov	r3, r0
 8028d64:	460a      	mov	r2, r1
 8028d66:	71fb      	strb	r3, [r7, #7]
 8028d68:	4613      	mov	r3, r2
 8028d6a:	71bb      	strb	r3, [r7, #6]
    CAN_DATA *data = &(CB.tx.data);
 8028d6c:	4b0e      	ldr	r3, [pc, #56]	; (8028da8 <BMS_CAN_TX_Setting+0x4c>)
 8028d6e:	60fb      	str	r3, [r7, #12]

    // set message
    data->u8[0] = start;
 8028d70:	68fb      	ldr	r3, [r7, #12]
 8028d72:	79fa      	ldrb	r2, [r7, #7]
 8028d74:	701a      	strb	r2, [r3, #0]
    data->u8[0] |= _L(state, 1);
 8028d76:	68fb      	ldr	r3, [r7, #12]
 8028d78:	781b      	ldrb	r3, [r3, #0]
 8028d7a:	b25a      	sxtb	r2, r3
 8028d7c:	79bb      	ldrb	r3, [r7, #6]
 8028d7e:	005b      	lsls	r3, r3, #1
 8028d80:	b25b      	sxtb	r3, r3
 8028d82:	4313      	orrs	r3, r2
 8028d84:	b25b      	sxtb	r3, r3
 8028d86:	b2da      	uxtb	r2, r3
 8028d88:	68fb      	ldr	r3, [r7, #12]
 8028d8a:	701a      	strb	r2, [r3, #0]

    // set default header
    CANBUS_Header(&(CB.tx.header), CAND_BMS_SETTING, 1);
 8028d8c:	2201      	movs	r2, #1
 8028d8e:	f44f 71d9 	mov.w	r1, #434	; 0x1b2
 8028d92:	4806      	ldr	r0, [pc, #24]	; (8028dac <BMS_CAN_TX_Setting+0x50>)
 8028d94:	f015 f934 	bl	803e000 <CANBUS_Header>
    // send message
    return CANBUS_Write(&(CB.tx));
 8028d98:	4804      	ldr	r0, [pc, #16]	; (8028dac <BMS_CAN_TX_Setting+0x50>)
 8028d9a:	f015 f973 	bl	803e084 <CANBUS_Write>
 8028d9e:	4603      	mov	r3, r0
}
 8028da0:	4618      	mov	r0, r3
 8028da2:	3710      	adds	r7, #16
 8028da4:	46bd      	mov	sp, r7
 8028da6:	bd80      	pop	{r7, pc}
 8028da8:	200090b8 	.word	0x200090b8
 8028dac:	200090a0 	.word	0x200090a0

08028db0 <HMI1_Init>:
        HMI1_RefreshIndex,
        HMI1_Power
};

/* Public functions implementation --------------------------------------------*/
void HMI1_Init(void) {
 8028db0:	b480      	push	{r7}
 8028db2:	b083      	sub	sp, #12
 8028db4:	af00      	add	r7, sp, #0
    // reset HMI1 data
    HMI1.d.started = 0;
 8028db6:	4b18      	ldr	r3, [pc, #96]	; (8028e18 <HMI1_Init+0x68>)
 8028db8:	2200      	movs	r2, #0
 8028dba:	701a      	strb	r2, [r3, #0]
    HMI1.d.status.mirroring = 0;
 8028dbc:	4b16      	ldr	r3, [pc, #88]	; (8028e18 <HMI1_Init+0x68>)
 8028dbe:	2200      	movs	r2, #0
 8028dc0:	705a      	strb	r2, [r3, #1]
    HMI1.d.status.warning = 0;
 8028dc2:	4b15      	ldr	r3, [pc, #84]	; (8028e18 <HMI1_Init+0x68>)
 8028dc4:	2200      	movs	r2, #0
 8028dc6:	709a      	strb	r2, [r3, #2]
    HMI1.d.status.overheat = 0;
 8028dc8:	4b13      	ldr	r3, [pc, #76]	; (8028e18 <HMI1_Init+0x68>)
 8028dca:	2200      	movs	r2, #0
 8028dcc:	70da      	strb	r2, [r3, #3]
    HMI1.d.status.finger = 0;
 8028dce:	4b12      	ldr	r3, [pc, #72]	; (8028e18 <HMI1_Init+0x68>)
 8028dd0:	2200      	movs	r2, #0
 8028dd2:	711a      	strb	r2, [r3, #4]
    HMI1.d.status.keyless = 0;
 8028dd4:	4b10      	ldr	r3, [pc, #64]	; (8028e18 <HMI1_Init+0x68>)
 8028dd6:	2200      	movs	r2, #0
 8028dd8:	715a      	strb	r2, [r3, #5]
    HMI1.d.status.daylight = 0;
 8028dda:	4b0f      	ldr	r3, [pc, #60]	; (8028e18 <HMI1_Init+0x68>)
 8028ddc:	2200      	movs	r2, #0
 8028dde:	719a      	strb	r2, [r3, #6]
    // each HMIs
    for (uint8_t i = 0; i < HMI1_DEV_MAX; i++) {
 8028de0:	2300      	movs	r3, #0
 8028de2:	71fb      	strb	r3, [r7, #7]
 8028de4:	e00f      	b.n	8028e06 <HMI1_Init+0x56>
        HMI1.d.device[i].started = 0;
 8028de6:	79fb      	ldrb	r3, [r7, #7]
 8028de8:	4a0b      	ldr	r2, [pc, #44]	; (8028e18 <HMI1_Init+0x68>)
 8028dea:	3301      	adds	r3, #1
 8028dec:	2100      	movs	r1, #0
 8028dee:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
        HMI1.d.device[i].tick = 0;
 8028df2:	79fb      	ldrb	r3, [r7, #7]
 8028df4:	4a08      	ldr	r2, [pc, #32]	; (8028e18 <HMI1_Init+0x68>)
 8028df6:	3301      	adds	r3, #1
 8028df8:	00db      	lsls	r3, r3, #3
 8028dfa:	4413      	add	r3, r2
 8028dfc:	2200      	movs	r2, #0
 8028dfe:	605a      	str	r2, [r3, #4]
    for (uint8_t i = 0; i < HMI1_DEV_MAX; i++) {
 8028e00:	79fb      	ldrb	r3, [r7, #7]
 8028e02:	3301      	adds	r3, #1
 8028e04:	71fb      	strb	r3, [r7, #7]
 8028e06:	79fb      	ldrb	r3, [r7, #7]
 8028e08:	2b00      	cmp	r3, #0
 8028e0a:	d0ec      	beq.n	8028de6 <HMI1_Init+0x36>
    }
}
 8028e0c:	bf00      	nop
 8028e0e:	370c      	adds	r7, #12
 8028e10:	46bd      	mov	sp, r7
 8028e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8028e16:	4770      	bx	lr
 8028e18:	200001e4 	.word	0x200001e4

08028e1c <HMI1_RefreshIndex>:

void HMI1_RefreshIndex(void) {
 8028e1c:	b580      	push	{r7, lr}
 8028e1e:	b082      	sub	sp, #8
 8028e20:	af00      	add	r7, sp, #0
    for (uint8_t i = 0; i < HMI1_DEV_MAX; i++) {
 8028e22:	2300      	movs	r3, #0
 8028e24:	71fb      	strb	r3, [r7, #7]
 8028e26:	e015      	b.n	8028e54 <HMI1_RefreshIndex+0x38>
        if ((_GetTickMS() - HMI1.d.device[i].tick) > 1000) {
 8028e28:	f016 fd5b 	bl	803f8e2 <_GetTickMS>
 8028e2c:	4601      	mov	r1, r0
 8028e2e:	79fb      	ldrb	r3, [r7, #7]
 8028e30:	4a0c      	ldr	r2, [pc, #48]	; (8028e64 <HMI1_RefreshIndex+0x48>)
 8028e32:	3301      	adds	r3, #1
 8028e34:	00db      	lsls	r3, r3, #3
 8028e36:	4413      	add	r3, r2
 8028e38:	685b      	ldr	r3, [r3, #4]
 8028e3a:	1acb      	subs	r3, r1, r3
 8028e3c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8028e40:	d905      	bls.n	8028e4e <HMI1_RefreshIndex+0x32>
            HMI1.d.device[i].started = 0;
 8028e42:	79fb      	ldrb	r3, [r7, #7]
 8028e44:	4a07      	ldr	r2, [pc, #28]	; (8028e64 <HMI1_RefreshIndex+0x48>)
 8028e46:	3301      	adds	r3, #1
 8028e48:	2100      	movs	r1, #0
 8028e4a:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
    for (uint8_t i = 0; i < HMI1_DEV_MAX; i++) {
 8028e4e:	79fb      	ldrb	r3, [r7, #7]
 8028e50:	3301      	adds	r3, #1
 8028e52:	71fb      	strb	r3, [r7, #7]
 8028e54:	79fb      	ldrb	r3, [r7, #7]
 8028e56:	2b00      	cmp	r3, #0
 8028e58:	d0e6      	beq.n	8028e28 <HMI1_RefreshIndex+0xc>
        }
    }
}
 8028e5a:	bf00      	nop
 8028e5c:	3708      	adds	r7, #8
 8028e5e:	46bd      	mov	sp, r7
 8028e60:	bd80      	pop	{r7, pc}
 8028e62:	bf00      	nop
 8028e64:	200001e4 	.word	0x200001e4

08028e68 <HMI1_Power>:

void HMI1_Power(uint8_t state) {
 8028e68:	b580      	push	{r7, lr}
 8028e6a:	b082      	sub	sp, #8
 8028e6c:	af00      	add	r7, sp, #0
 8028e6e:	4603      	mov	r3, r0
 8028e70:	71fb      	strb	r3, [r7, #7]
    // PNP transistor is Active Low
    HAL_GPIO_WritePin(EXT_HMI1_PWR_GPIO_Port, EXT_HMI1_PWR_Pin, state);
 8028e72:	79fb      	ldrb	r3, [r7, #7]
 8028e74:	461a      	mov	r2, r3
 8028e76:	2110      	movs	r1, #16
 8028e78:	4803      	ldr	r0, [pc, #12]	; (8028e88 <HMI1_Power+0x20>)
 8028e7a:	f007 f911 	bl	80300a0 <HAL_GPIO_WritePin>
}
 8028e7e:	bf00      	nop
 8028e80:	3708      	adds	r7, #8
 8028e82:	46bd      	mov	sp, r7
 8028e84:	bd80      	pop	{r7, pc}
 8028e86:	bf00      	nop
 8028e88:	40020800 	.word	0x40020800

08028e8c <HMI1_CAN_RX_LeftState>:

/* ====================================== CAN RX =================================== */
void HMI1_CAN_RX_LeftState(void) {
 8028e8c:	b580      	push	{r7, lr}
 8028e8e:	af00      	add	r7, sp, #0
    // save state
    HMI1.d.device[HMI1_DEV_LEFT].started = 1;
 8028e90:	4b04      	ldr	r3, [pc, #16]	; (8028ea4 <HMI1_CAN_RX_LeftState+0x18>)
 8028e92:	2201      	movs	r2, #1
 8028e94:	721a      	strb	r2, [r3, #8]
    HMI1.d.device[HMI1_DEV_LEFT].tick = _GetTickMS();
 8028e96:	f016 fd24 	bl	803f8e2 <_GetTickMS>
 8028e9a:	4602      	mov	r2, r0
 8028e9c:	4b01      	ldr	r3, [pc, #4]	; (8028ea4 <HMI1_CAN_RX_LeftState+0x18>)
 8028e9e:	60da      	str	r2, [r3, #12]
}
 8028ea0:	bf00      	nop
 8028ea2:	bd80      	pop	{r7, pc}
 8028ea4:	200001e4 	.word	0x200001e4

08028ea8 <HMI1_CAN_RX_RightState>:

void HMI1_CAN_RX_RightState(void) {
 8028ea8:	b580      	push	{r7, lr}
 8028eaa:	af00      	add	r7, sp, #0
    // save state
    HMI1.d.device[HMI1_DEV_RIGHT].started = 1;
 8028eac:	4b04      	ldr	r3, [pc, #16]	; (8028ec0 <HMI1_CAN_RX_RightState+0x18>)
 8028eae:	2201      	movs	r2, #1
 8028eb0:	741a      	strb	r2, [r3, #16]
    HMI1.d.device[HMI1_DEV_RIGHT].tick = _GetTickMS();
 8028eb2:	f016 fd16 	bl	803f8e2 <_GetTickMS>
 8028eb6:	4602      	mov	r2, r0
 8028eb8:	4b01      	ldr	r3, [pc, #4]	; (8028ec0 <HMI1_CAN_RX_RightState+0x18>)
 8028eba:	615a      	str	r2, [r3, #20]
}
 8028ebc:	bf00      	nop
 8028ebe:	bd80      	pop	{r7, pc}
 8028ec0:	200001e4 	.word	0x200001e4

08028ec4 <HMI2_Init>:
        HMI2_Refresh,
        HMI2_PowerOverCan
};

/* Public functions implementation --------------------------------------------*/
void HMI2_Init(void) {
 8028ec4:	b480      	push	{r7}
 8028ec6:	af00      	add	r7, sp, #0
    HMI2.d.started = 0;
 8028ec8:	4b05      	ldr	r3, [pc, #20]	; (8028ee0 <HMI2_Init+0x1c>)
 8028eca:	2200      	movs	r2, #0
 8028ecc:	705a      	strb	r2, [r3, #1]
    HMI2.d.tick = 0;
 8028ece:	4b04      	ldr	r3, [pc, #16]	; (8028ee0 <HMI2_Init+0x1c>)
 8028ed0:	2200      	movs	r2, #0
 8028ed2:	605a      	str	r2, [r3, #4]
}
 8028ed4:	bf00      	nop
 8028ed6:	46bd      	mov	sp, r7
 8028ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8028edc:	4770      	bx	lr
 8028ede:	bf00      	nop
 8028ee0:	20000210 	.word	0x20000210

08028ee4 <HMI2_Refresh>:

void HMI2_Refresh(void) {
 8028ee4:	b580      	push	{r7, lr}
 8028ee6:	af00      	add	r7, sp, #0
    if ((_GetTickMS() - HMI2.d.tick) > 10000) {
 8028ee8:	f016 fcfb 	bl	803f8e2 <_GetTickMS>
 8028eec:	4602      	mov	r2, r0
 8028eee:	4b06      	ldr	r3, [pc, #24]	; (8028f08 <HMI2_Refresh+0x24>)
 8028ef0:	685b      	ldr	r3, [r3, #4]
 8028ef2:	1ad3      	subs	r3, r2, r3
 8028ef4:	f242 7210 	movw	r2, #10000	; 0x2710
 8028ef8:	4293      	cmp	r3, r2
 8028efa:	d902      	bls.n	8028f02 <HMI2_Refresh+0x1e>
        HMI2.d.started = 0;
 8028efc:	4b02      	ldr	r3, [pc, #8]	; (8028f08 <HMI2_Refresh+0x24>)
 8028efe:	2200      	movs	r2, #0
 8028f00:	705a      	strb	r2, [r3, #1]
    }
}
 8028f02:	bf00      	nop
 8028f04:	bd80      	pop	{r7, pc}
 8028f06:	bf00      	nop
 8028f08:	20000210 	.word	0x20000210

08028f0c <HMI2_PowerOverCan>:

void HMI2_PowerOverCan(uint8_t state) {
 8028f0c:	b580      	push	{r7, lr}
 8028f0e:	b082      	sub	sp, #8
 8028f10:	af00      	add	r7, sp, #0
 8028f12:	4603      	mov	r3, r0
 8028f14:	71fb      	strb	r3, [r7, #7]
    // past to thread handler
    HMI2.d.power = state;
 8028f16:	4a06      	ldr	r2, [pc, #24]	; (8028f30 <HMI2_PowerOverCan+0x24>)
 8028f18:	79fb      	ldrb	r3, [r7, #7]
 8028f1a:	7013      	strb	r3, [r2, #0]
    osThreadFlagsSet(Hmi2PowerTaskHandle, EVT_HMI2POWER_CHANGED);
 8028f1c:	4b05      	ldr	r3, [pc, #20]	; (8028f34 <HMI2_PowerOverCan+0x28>)
 8028f1e:	681b      	ldr	r3, [r3, #0]
 8028f20:	2101      	movs	r1, #1
 8028f22:	4618      	mov	r0, r3
 8028f24:	f00e fbfe 	bl	8037724 <osThreadFlagsSet>
}
 8028f28:	bf00      	nop
 8028f2a:	3708      	adds	r7, #8
 8028f2c:	46bd      	mov	sp, r7
 8028f2e:	bd80      	pop	{r7, pc}
 8028f30:	20000210 	.word	0x20000210
 8028f34:	2000882c 	.word	0x2000882c

08028f38 <StartHmi2PowerTask>:

/* ====================================== THREAD =================================== */
void StartHmi2PowerTask(void *argument) {
 8028f38:	b580      	push	{r7, lr}
 8028f3a:	b086      	sub	sp, #24
 8028f3c:	af00      	add	r7, sp, #0
 8028f3e:	6078      	str	r0, [r7, #4]
    TickType_t tick;
    uint32_t notif;
    uint8_t activeHigh = 0;
 8028f40:	2300      	movs	r3, #0
 8028f42:	75fb      	strb	r3, [r7, #23]

    /* Infinite loop */
    for (;;) {
        // wait forever until triggered
        notif = osThreadFlagsWait(EVT_HMI2POWER_CHANGED, osFlagsWaitAny, osWaitForever);
 8028f44:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8028f48:	2100      	movs	r1, #0
 8028f4a:	2001      	movs	r0, #1
 8028f4c:	f00e fc9c 	bl	8037888 <osThreadFlagsWait>
 8028f50:	6138      	str	r0, [r7, #16]
        if (_RTOS_ValidThreadFlag(notif)) {
 8028f52:	6938      	ldr	r0, [r7, #16]
 8028f54:	f016 fd1e 	bl	803f994 <_RTOS_ValidThreadFlag>
 8028f58:	4603      	mov	r3, r0
 8028f5a:	2b00      	cmp	r3, #0
 8028f5c:	d0f2      	beq.n	8028f44 <StartHmi2PowerTask+0xc>
            // Handle power control
            if (HMI2.d.power) {
 8028f5e:	4b29      	ldr	r3, [pc, #164]	; (8029004 <StartHmi2PowerTask+0xcc>)
 8028f60:	781b      	ldrb	r3, [r3, #0]
 8028f62:	2b00      	cmp	r3, #0
 8028f64:	d048      	beq.n	8028ff8 <StartHmi2PowerTask+0xc0>
                while (!HMI2.d.started) {
 8028f66:	e024      	b.n	8028fb2 <StartHmi2PowerTask+0x7a>
                    // turn ON
                    HAL_GPIO_WritePin(EXT_HMI2_PWR_GPIO_Port, EXT_HMI2_PWR_Pin, !activeHigh);
 8028f68:	7dfb      	ldrb	r3, [r7, #23]
 8028f6a:	2b00      	cmp	r3, #0
 8028f6c:	bf0c      	ite	eq
 8028f6e:	2301      	moveq	r3, #1
 8028f70:	2300      	movne	r3, #0
 8028f72:	b2db      	uxtb	r3, r3
 8028f74:	461a      	mov	r2, r3
 8028f76:	2120      	movs	r1, #32
 8028f78:	4823      	ldr	r0, [pc, #140]	; (8029008 <StartHmi2PowerTask+0xd0>)
 8028f7a:	f007 f891 	bl	80300a0 <HAL_GPIO_WritePin>
                    _DelayMS(100);
 8028f7e:	2064      	movs	r0, #100	; 0x64
 8028f80:	f016 fca4 	bl	803f8cc <_DelayMS>
                    HAL_GPIO_WritePin(EXT_HMI2_PWR_GPIO_Port, EXT_HMI2_PWR_Pin, activeHigh);
 8028f84:	7dfb      	ldrb	r3, [r7, #23]
 8028f86:	461a      	mov	r2, r3
 8028f88:	2120      	movs	r1, #32
 8028f8a:	481f      	ldr	r0, [pc, #124]	; (8029008 <StartHmi2PowerTask+0xd0>)
 8028f8c:	f007 f888 	bl	80300a0 <HAL_GPIO_WritePin>

                    // wait until turned ON
                    tick = _GetTickMS();
 8028f90:	f016 fca7 	bl	803f8e2 <_GetTickMS>
 8028f94:	60f8      	str	r0, [r7, #12]
                    while (_GetTickMS() - tick < (90 * 1000)) {
 8028f96:	e004      	b.n	8028fa2 <StartHmi2PowerTask+0x6a>
                        // already ON
                        if (HMI2.d.started) {
 8028f98:	4b1a      	ldr	r3, [pc, #104]	; (8029004 <StartHmi2PowerTask+0xcc>)
 8028f9a:	785b      	ldrb	r3, [r3, #1]
 8028f9c:	2b00      	cmp	r3, #0
 8028f9e:	d000      	beq.n	8028fa2 <StartHmi2PowerTask+0x6a>
                            break;
 8028fa0:	e007      	b.n	8028fb2 <StartHmi2PowerTask+0x7a>
                    while (_GetTickMS() - tick < (90 * 1000)) {
 8028fa2:	f016 fc9e 	bl	803f8e2 <_GetTickMS>
 8028fa6:	4602      	mov	r2, r0
 8028fa8:	68fb      	ldr	r3, [r7, #12]
 8028faa:	1ad3      	subs	r3, r2, r3
 8028fac:	4a17      	ldr	r2, [pc, #92]	; (802900c <StartHmi2PowerTask+0xd4>)
 8028fae:	4293      	cmp	r3, r2
 8028fb0:	d9f2      	bls.n	8028f98 <StartHmi2PowerTask+0x60>
                while (!HMI2.d.started) {
 8028fb2:	4b14      	ldr	r3, [pc, #80]	; (8029004 <StartHmi2PowerTask+0xcc>)
 8028fb4:	785b      	ldrb	r3, [r3, #1]
 8028fb6:	2b00      	cmp	r3, #0
 8028fb8:	d0d6      	beq.n	8028f68 <StartHmi2PowerTask+0x30>
 8028fba:	e7c3      	b.n	8028f44 <StartHmi2PowerTask+0xc>
                    }
                }
            } else {
                while (HMI2.d.started) {
                    // wait until turned OFF by CAN
                    tick = _GetTickMS();
 8028fbc:	f016 fc91 	bl	803f8e2 <_GetTickMS>
 8028fc0:	60f8      	str	r0, [r7, #12]
                    while (_GetTickMS() - tick < (30 * 1000)) {
 8028fc2:	e003      	b.n	8028fcc <StartHmi2PowerTask+0x94>
                        // already OFF
                        if (!HMI2.d.started) {
 8028fc4:	4b0f      	ldr	r3, [pc, #60]	; (8029004 <StartHmi2PowerTask+0xcc>)
 8028fc6:	785b      	ldrb	r3, [r3, #1]
 8028fc8:	2b00      	cmp	r3, #0
 8028fca:	d009      	beq.n	8028fe0 <StartHmi2PowerTask+0xa8>
                    while (_GetTickMS() - tick < (30 * 1000)) {
 8028fcc:	f016 fc89 	bl	803f8e2 <_GetTickMS>
 8028fd0:	4602      	mov	r2, r0
 8028fd2:	68fb      	ldr	r3, [r7, #12]
 8028fd4:	1ad3      	subs	r3, r2, r3
 8028fd6:	f247 522f 	movw	r2, #29999	; 0x752f
 8028fda:	4293      	cmp	r3, r2
 8028fdc:	d9f2      	bls.n	8028fc4 <StartHmi2PowerTask+0x8c>
 8028fde:	e000      	b.n	8028fe2 <StartHmi2PowerTask+0xaa>
                            break;
 8028fe0:	bf00      	nop
                        }
                    }

                    // force turn OFF
                    HAL_GPIO_WritePin(EXT_HMI2_PWR_GPIO_Port, EXT_HMI2_PWR_Pin, !activeHigh);
 8028fe2:	7dfb      	ldrb	r3, [r7, #23]
 8028fe4:	2b00      	cmp	r3, #0
 8028fe6:	bf0c      	ite	eq
 8028fe8:	2301      	moveq	r3, #1
 8028fea:	2300      	movne	r3, #0
 8028fec:	b2db      	uxtb	r3, r3
 8028fee:	461a      	mov	r2, r3
 8028ff0:	2120      	movs	r1, #32
 8028ff2:	4805      	ldr	r0, [pc, #20]	; (8029008 <StartHmi2PowerTask+0xd0>)
 8028ff4:	f007 f854 	bl	80300a0 <HAL_GPIO_WritePin>
                while (HMI2.d.started) {
 8028ff8:	4b02      	ldr	r3, [pc, #8]	; (8029004 <StartHmi2PowerTask+0xcc>)
 8028ffa:	785b      	ldrb	r3, [r3, #1]
 8028ffc:	2b00      	cmp	r3, #0
 8028ffe:	d1dd      	bne.n	8028fbc <StartHmi2PowerTask+0x84>
        notif = osThreadFlagsWait(EVT_HMI2POWER_CHANGED, osFlagsWaitAny, osWaitForever);
 8029000:	e7a0      	b.n	8028f44 <StartHmi2PowerTask+0xc>
 8029002:	bf00      	nop
 8029004:	20000210 	.word	0x20000210
 8029008:	40020800 	.word	0x40020800
 802900c:	00015f8f 	.word	0x00015f8f

08029010 <HMI2_CAN_RX_State>:
        }
    }
}

/* ====================================== CAN RX =================================== */
void HMI2_CAN_RX_State(void) {
 8029010:	b580      	push	{r7, lr}
 8029012:	b082      	sub	sp, #8
 8029014:	af00      	add	r7, sp, #0
    CAN_DATA *data = &(CB.rx.data);
 8029016:	4b0a      	ldr	r3, [pc, #40]	; (8029040 <HMI2_CAN_RX_State+0x30>)
 8029018:	607b      	str	r3, [r7, #4]

    // read message
    HMI1.d.status.mirroring = _R1(data->u8[0], 0);
 802901a:	687b      	ldr	r3, [r7, #4]
 802901c:	781b      	ldrb	r3, [r3, #0]
 802901e:	f003 0301 	and.w	r3, r3, #1
 8029022:	b2da      	uxtb	r2, r3
 8029024:	4b07      	ldr	r3, [pc, #28]	; (8029044 <HMI2_CAN_RX_State+0x34>)
 8029026:	705a      	strb	r2, [r3, #1]

    // save state
    HMI2.d.started = 1;
 8029028:	4b07      	ldr	r3, [pc, #28]	; (8029048 <HMI2_CAN_RX_State+0x38>)
 802902a:	2201      	movs	r2, #1
 802902c:	705a      	strb	r2, [r3, #1]
    HMI2.d.tick = _GetTickMS();
 802902e:	f016 fc58 	bl	803f8e2 <_GetTickMS>
 8029032:	4602      	mov	r2, r0
 8029034:	4b04      	ldr	r3, [pc, #16]	; (8029048 <HMI2_CAN_RX_State+0x38>)
 8029036:	605a      	str	r2, [r3, #4]
}
 8029038:	bf00      	nop
 802903a:	3708      	adds	r7, #8
 802903c:	46bd      	mov	sp, r7
 802903e:	bd80      	pop	{r7, pc}
 8029040:	200090e0 	.word	0x200090e0
 8029044:	200001e4 	.word	0x200001e4
 8029048:	20000210 	.word	0x20000210

0802904c <VCU_Init>:
        VCU_ReadEvent,
        VCU_CheckMainPower,
};

/* Public functions implementation --------------------------------------------*/
void VCU_Init(void) {
 802904c:	b490      	push	{r4, r7}
 802904e:	af00      	add	r7, sp, #0
    // reset VCU data
    VCU.d.state.vehicle = VEHICLE_INDEPENDENT;
 8029050:	4b1a      	ldr	r3, [pc, #104]	; (80290bc <VCU_Init+0x70>)
 8029052:	2200      	movs	r2, #0
 8029054:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    VCU.d.state.starter = 0;
 8029058:	4b18      	ldr	r3, [pc, #96]	; (80290bc <VCU_Init+0x70>)
 802905a:	2200      	movs	r2, #0
 802905c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    VCU.d.state.knob = 0;
 8029060:	4b16      	ldr	r3, [pc, #88]	; (80290bc <VCU_Init+0x70>)
 8029062:	2200      	movs	r2, #0
 8029064:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    VCU.d.state.independent = 1;
 8029068:	4b14      	ldr	r3, [pc, #80]	; (80290bc <VCU_Init+0x70>)
 802906a:	2201      	movs	r2, #1
 802906c:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b

    VCU.d.interval = RPT_INTERVAL_SIMPLE;
 8029070:	4b12      	ldr	r3, [pc, #72]	; (80290bc <VCU_Init+0x70>)
 8029072:	2205      	movs	r2, #5
 8029074:	80da      	strh	r2, [r3, #6]
    VCU.d.driver_id = DRIVER_ID_NONE;
 8029076:	4b11      	ldr	r3, [pc, #68]	; (80290bc <VCU_Init+0x70>)
 8029078:	22ff      	movs	r2, #255	; 0xff
 802907a:	711a      	strb	r2, [r3, #4]
    VCU.d.volume = 0;
 802907c:	4b0f      	ldr	r3, [pc, #60]	; (80290bc <VCU_Init+0x70>)
 802907e:	2200      	movs	r2, #0
 8029080:	721a      	strb	r2, [r3, #8]
    VCU.d.speed = 0;
 8029082:	4b0e      	ldr	r3, [pc, #56]	; (80290bc <VCU_Init+0x70>)
 8029084:	2200      	movs	r2, #0
 8029086:	725a      	strb	r2, [r3, #9]
    VCU.d.odometer = 0;
 8029088:	4b0c      	ldr	r3, [pc, #48]	; (80290bc <VCU_Init+0x70>)
 802908a:	2200      	movs	r2, #0
 802908c:	60da      	str	r2, [r3, #12]
    VCU.d.events = 0;
 802908e:	4a0b      	ldr	r2, [pc, #44]	; (80290bc <VCU_Init+0x70>)
 8029090:	f04f 0300 	mov.w	r3, #0
 8029094:	f04f 0400 	mov.w	r4, #0
 8029098:	e9c2 340c 	strd	r3, r4, [r2, #48]	; 0x30

    VCU.d.tick.keyless = 0;
 802909c:	4b07      	ldr	r3, [pc, #28]	; (80290bc <VCU_Init+0x70>)
 802909e:	2200      	movs	r2, #0
 80290a0:	63da      	str	r2, [r3, #60]	; 0x3c
    //  VCU.d.tick.finger = 0;

    VCU.d.seq_id.report = 0;
 80290a2:	4b06      	ldr	r3, [pc, #24]	; (80290bc <VCU_Init+0x70>)
 80290a4:	2200      	movs	r2, #0
 80290a6:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    VCU.d.seq_id.response = 0;
 80290aa:	4b04      	ldr	r3, [pc, #16]	; (80290bc <VCU_Init+0x70>)
 80290ac:	2200      	movs	r2, #0
 80290ae:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
}
 80290b2:	bf00      	nop
 80290b4:	46bd      	mov	sp, r7
 80290b6:	bc90      	pop	{r4, r7}
 80290b8:	4770      	bx	lr
 80290ba:	bf00      	nop
 80290bc:	20000228 	.word	0x20000228

080290c0 <VCU_SetEvent>:

void VCU_SetEvent(uint64_t event_id, uint8_t value) {
 80290c0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80290c4:	b085      	sub	sp, #20
 80290c6:	af00      	add	r7, sp, #0
 80290c8:	e9c7 0102 	strd	r0, r1, [r7, #8]
 80290cc:	4613      	mov	r3, r2
 80290ce:	71fb      	strb	r3, [r7, #7]
    if (value & 1) {
 80290d0:	79fb      	ldrb	r3, [r7, #7]
 80290d2:	f003 0301 	and.w	r3, r3, #1
 80290d6:	2b00      	cmp	r3, #0
 80290d8:	d024      	beq.n	8029124 <VCU_SetEvent+0x64>
        BV(VCU.d.events, _BitPosition(event_id));
 80290da:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80290de:	f016 fc9f 	bl	803fa20 <_BitPosition>
 80290e2:	4603      	mov	r3, r0
 80290e4:	461a      	mov	r2, r3
 80290e6:	f04f 0301 	mov.w	r3, #1
 80290ea:	f04f 0400 	mov.w	r4, #0
 80290ee:	f1a2 0020 	sub.w	r0, r2, #32
 80290f2:	f1c2 0120 	rsb	r1, r2, #32
 80290f6:	fa04 f902 	lsl.w	r9, r4, r2
 80290fa:	fa03 f000 	lsl.w	r0, r3, r0
 80290fe:	ea49 0900 	orr.w	r9, r9, r0
 8029102:	fa23 f101 	lsr.w	r1, r3, r1
 8029106:	ea49 0901 	orr.w	r9, r9, r1
 802910a:	fa03 f802 	lsl.w	r8, r3, r2
 802910e:	4b1b      	ldr	r3, [pc, #108]	; (802917c <VCU_SetEvent+0xbc>)
 8029110:	e9d3 120c 	ldrd	r1, r2, [r3, #48]	; 0x30
 8029114:	ea41 0308 	orr.w	r3, r1, r8
 8029118:	ea42 0409 	orr.w	r4, r2, r9
 802911c:	4a17      	ldr	r2, [pc, #92]	; (802917c <VCU_SetEvent+0xbc>)
 802911e:	e9c2 340c 	strd	r3, r4, [r2, #48]	; 0x30
    } else {
        BC(VCU.d.events, _BitPosition(event_id));
    }
}
 8029122:	e025      	b.n	8029170 <VCU_SetEvent+0xb0>
        BC(VCU.d.events, _BitPosition(event_id));
 8029124:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8029128:	f016 fc7a 	bl	803fa20 <_BitPosition>
 802912c:	4603      	mov	r3, r0
 802912e:	4619      	mov	r1, r3
 8029130:	f04f 0201 	mov.w	r2, #1
 8029134:	f04f 0300 	mov.w	r3, #0
 8029138:	f1a1 0620 	sub.w	r6, r1, #32
 802913c:	f1c1 0020 	rsb	r0, r1, #32
 8029140:	fa03 f501 	lsl.w	r5, r3, r1
 8029144:	fa02 f606 	lsl.w	r6, r2, r6
 8029148:	4335      	orrs	r5, r6
 802914a:	fa22 f000 	lsr.w	r0, r2, r0
 802914e:	4305      	orrs	r5, r0
 8029150:	fa02 f401 	lsl.w	r4, r2, r1
 8029154:	ea6f 0104 	mvn.w	r1, r4
 8029158:	ea6f 0205 	mvn.w	r2, r5
 802915c:	4b07      	ldr	r3, [pc, #28]	; (802917c <VCU_SetEvent+0xbc>)
 802915e:	e9d3 560c 	ldrd	r5, r6, [r3, #48]	; 0x30
 8029162:	ea05 0301 	and.w	r3, r5, r1
 8029166:	ea06 0402 	and.w	r4, r6, r2
 802916a:	4a04      	ldr	r2, [pc, #16]	; (802917c <VCU_SetEvent+0xbc>)
 802916c:	e9c2 340c 	strd	r3, r4, [r2, #48]	; 0x30
}
 8029170:	bf00      	nop
 8029172:	3714      	adds	r7, #20
 8029174:	46bd      	mov	sp, r7
 8029176:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 802917a:	bf00      	nop
 802917c:	20000228 	.word	0x20000228

08029180 <VCU_ReadEvent>:

uint8_t VCU_ReadEvent(uint64_t event_id) {
 8029180:	e92d 0890 	stmdb	sp!, {r4, r7, fp}
 8029184:	b083      	sub	sp, #12
 8029186:	af00      	add	r7, sp, #0
 8029188:	e9c7 0100 	strd	r0, r1, [r7]
    return (VCU.d.events & event_id) == event_id;
 802918c:	4b0b      	ldr	r3, [pc, #44]	; (80291bc <VCU_ReadEvent+0x3c>)
 802918e:	e9d3 120c 	ldrd	r1, r2, [r3, #48]	; 0x30
 8029192:	e9d7 3400 	ldrd	r3, r4, [r7]
 8029196:	ea03 0b01 	and.w	fp, r3, r1
 802919a:	ea04 0c02 	and.w	ip, r4, r2
 802919e:	e9d7 1200 	ldrd	r1, r2, [r7]
 80291a2:	4562      	cmp	r2, ip
 80291a4:	bf06      	itte	eq
 80291a6:	4559      	cmpeq	r1, fp
 80291a8:	2301      	moveq	r3, #1
 80291aa:	2300      	movne	r3, #0
 80291ac:	b2db      	uxtb	r3, r3
}
 80291ae:	4618      	mov	r0, r3
 80291b0:	370c      	adds	r7, #12
 80291b2:	46bd      	mov	sp, r7
 80291b4:	e8bd 0890 	ldmia.w	sp!, {r4, r7, fp}
 80291b8:	4770      	bx	lr
 80291ba:	bf00      	nop
 80291bc:	20000228 	.word	0x20000228

080291c0 <VCU_CheckMainPower>:

void VCU_CheckMainPower(void) {
 80291c0:	b580      	push	{r7, lr}
 80291c2:	b082      	sub	sp, #8
 80291c4:	af00      	add	r7, sp, #0
    static TickType_t tick;
    static int8_t lastState = -1;
    uint8_t currentState;

    // read state
    currentState = HAL_GPIO_ReadPin(EXT_REG_5V_IRQ_GPIO_Port, EXT_REG_5V_IRQ_Pin);
 80291c6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80291ca:	4831      	ldr	r0, [pc, #196]	; (8029290 <VCU_CheckMainPower+0xd0>)
 80291cc:	f006 ff50 	bl	8030070 <HAL_GPIO_ReadPin>
 80291d0:	4603      	mov	r3, r0
 80291d2:	71fb      	strb	r3, [r7, #7]
    // handle only when changed
    if (lastState != currentState) {
 80291d4:	4b2f      	ldr	r3, [pc, #188]	; (8029294 <VCU_CheckMainPower+0xd4>)
 80291d6:	f993 3000 	ldrsb.w	r3, [r3]
 80291da:	461a      	mov	r2, r3
 80291dc:	79fb      	ldrb	r3, [r7, #7]
 80291de:	429a      	cmp	r2, r3
 80291e0:	d008      	beq.n	80291f4 <VCU_CheckMainPower+0x34>
        lastState = currentState;
 80291e2:	f997 2007 	ldrsb.w	r2, [r7, #7]
 80291e6:	4b2b      	ldr	r3, [pc, #172]	; (8029294 <VCU_CheckMainPower+0xd4>)
 80291e8:	701a      	strb	r2, [r3, #0]
        // update tick
        tick = _GetTickMS();
 80291ea:	f016 fb7a 	bl	803f8e2 <_GetTickMS>
 80291ee:	4602      	mov	r2, r0
 80291f0:	4b29      	ldr	r3, [pc, #164]	; (8029298 <VCU_CheckMainPower+0xd8>)
 80291f2:	601a      	str	r2, [r3, #0]
    }

    // set things
    VCU.d.state.independent = !currentState;
 80291f4:	79fb      	ldrb	r3, [r7, #7]
 80291f6:	2b00      	cmp	r3, #0
 80291f8:	bf0c      	ite	eq
 80291fa:	2301      	moveq	r3, #1
 80291fc:	2300      	movne	r3, #0
 80291fe:	b2db      	uxtb	r3, r3
 8029200:	461a      	mov	r2, r3
 8029202:	4b26      	ldr	r3, [pc, #152]	; (802929c <VCU_CheckMainPower+0xdc>)
 8029204:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b

    // handle when REG_5V is OFF
    if (currentState == 0) {
 8029208:	79fb      	ldrb	r3, [r7, #7]
 802920a:	2b00      	cmp	r3, #0
 802920c:	d128      	bne.n	8029260 <VCU_CheckMainPower+0xa0>
        VCU.SetEvent(EV_VCU_INDEPENDENT, 1);
 802920e:	4b23      	ldr	r3, [pc, #140]	; (802929c <VCU_CheckMainPower+0xdc>)
 8029210:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8029212:	2201      	movs	r2, #1
 8029214:	f04f 0010 	mov.w	r0, #16
 8029218:	f04f 0100 	mov.w	r1, #0
 802921c:	4798      	blx	r3
        if (_GetTickMS() - tick > (VCU_ACTIVATE_LOST_MODE * 1000)) {
 802921e:	f016 fb60 	bl	803f8e2 <_GetTickMS>
 8029222:	4602      	mov	r2, r0
 8029224:	4b1c      	ldr	r3, [pc, #112]	; (8029298 <VCU_CheckMainPower+0xd8>)
 8029226:	681b      	ldr	r3, [r3, #0]
 8029228:	1ad3      	subs	r3, r2, r3
 802922a:	4a1d      	ldr	r2, [pc, #116]	; (80292a0 <VCU_CheckMainPower+0xe0>)
 802922c:	4293      	cmp	r3, r2
 802922e:	d90b      	bls.n	8029248 <VCU_CheckMainPower+0x88>
            VCU.d.interval = RPT_INTERVAL_LOST;
 8029230:	4b1a      	ldr	r3, [pc, #104]	; (802929c <VCU_CheckMainPower+0xdc>)
 8029232:	223c      	movs	r2, #60	; 0x3c
 8029234:	80da      	strh	r2, [r3, #6]
            VCU.SetEvent(EV_VCU_UNAUTHORIZE_REMOVAL, 1);
 8029236:	4b19      	ldr	r3, [pc, #100]	; (802929c <VCU_CheckMainPower+0xdc>)
 8029238:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 802923a:	2201      	movs	r2, #1
 802923c:	f04f 0020 	mov.w	r0, #32
 8029240:	f04f 0100 	mov.w	r1, #0
 8029244:	4798      	blx	r3
    } else {
        VCU.d.interval = RPT_INTERVAL_SIMPLE;
        VCU.SetEvent(EV_VCU_INDEPENDENT, 0);
        VCU.SetEvent(EV_VCU_UNAUTHORIZE_REMOVAL, 0);
    }
}
 8029246:	e01e      	b.n	8029286 <VCU_CheckMainPower+0xc6>
            VCU.d.interval = RPT_INTERVAL_INDEPENDENT;
 8029248:	4b14      	ldr	r3, [pc, #80]	; (802929c <VCU_CheckMainPower+0xdc>)
 802924a:	220a      	movs	r2, #10
 802924c:	80da      	strh	r2, [r3, #6]
            VCU.SetEvent(EV_VCU_UNAUTHORIZE_REMOVAL, 0);
 802924e:	4b13      	ldr	r3, [pc, #76]	; (802929c <VCU_CheckMainPower+0xdc>)
 8029250:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8029252:	2200      	movs	r2, #0
 8029254:	f04f 0020 	mov.w	r0, #32
 8029258:	f04f 0100 	mov.w	r1, #0
 802925c:	4798      	blx	r3
}
 802925e:	e012      	b.n	8029286 <VCU_CheckMainPower+0xc6>
        VCU.d.interval = RPT_INTERVAL_SIMPLE;
 8029260:	4b0e      	ldr	r3, [pc, #56]	; (802929c <VCU_CheckMainPower+0xdc>)
 8029262:	2205      	movs	r2, #5
 8029264:	80da      	strh	r2, [r3, #6]
        VCU.SetEvent(EV_VCU_INDEPENDENT, 0);
 8029266:	4b0d      	ldr	r3, [pc, #52]	; (802929c <VCU_CheckMainPower+0xdc>)
 8029268:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 802926a:	2200      	movs	r2, #0
 802926c:	f04f 0010 	mov.w	r0, #16
 8029270:	f04f 0100 	mov.w	r1, #0
 8029274:	4798      	blx	r3
        VCU.SetEvent(EV_VCU_UNAUTHORIZE_REMOVAL, 0);
 8029276:	4b09      	ldr	r3, [pc, #36]	; (802929c <VCU_CheckMainPower+0xdc>)
 8029278:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 802927a:	2200      	movs	r2, #0
 802927c:	f04f 0020 	mov.w	r0, #32
 8029280:	f04f 0100 	mov.w	r1, #0
 8029284:	4798      	blx	r3
}
 8029286:	bf00      	nop
 8029288:	3708      	adds	r7, #8
 802928a:	46bd      	mov	sp, r7
 802928c:	bd80      	pop	{r7, pc}
 802928e:	bf00      	nop
 8029290:	40021000 	.word	0x40021000
 8029294:	20000290 	.word	0x20000290
 8029298:	20000f2c 	.word	0x20000f2c
 802929c:	20000228 	.word	0x20000228
 80292a0:	0001d4c0 	.word	0x0001d4c0

080292a4 <VCU_CAN_TX_SwitchModeControl>:

/* ====================================== CAN TX =================================== */
uint8_t VCU_CAN_TX_SwitchModeControl(sw_t *sw) {
 80292a4:	b580      	push	{r7, lr}
 80292a6:	b084      	sub	sp, #16
 80292a8:	af00      	add	r7, sp, #0
 80292aa:	6078      	str	r0, [r7, #4]
    CAN_DATA *data = &(CB.tx.data);
 80292ac:	4b5d      	ldr	r3, [pc, #372]	; (8029424 <VCU_CAN_TX_SwitchModeControl+0x180>)
 80292ae:	60fb      	str	r3, [r7, #12]
    sein_state_t sein = HBAR_SeinController(sw);
 80292b0:	6878      	ldr	r0, [r7, #4]
 80292b2:	f7fe fc6b 	bl	8027b8c <HBAR_SeinController>
 80292b6:	4603      	mov	r3, r0
 80292b8:	813b      	strh	r3, [r7, #8]

    // set message
    data->u8[0] = sw->list[SW_K_ABS].state;
 80292ba:	687b      	ldr	r3, [r7, #4]
 80292bc:	f893 20bc 	ldrb.w	r2, [r3, #188]	; 0xbc
 80292c0:	68fb      	ldr	r3, [r7, #12]
 80292c2:	701a      	strb	r2, [r3, #0]
    data->u8[0] |= _L(HMI1.d.status.mirroring, 1);
 80292c4:	68fb      	ldr	r3, [r7, #12]
 80292c6:	781b      	ldrb	r3, [r3, #0]
 80292c8:	b25a      	sxtb	r2, r3
 80292ca:	4b57      	ldr	r3, [pc, #348]	; (8029428 <VCU_CAN_TX_SwitchModeControl+0x184>)
 80292cc:	785b      	ldrb	r3, [r3, #1]
 80292ce:	005b      	lsls	r3, r3, #1
 80292d0:	b25b      	sxtb	r3, r3
 80292d2:	4313      	orrs	r3, r2
 80292d4:	b25b      	sxtb	r3, r3
 80292d6:	b2da      	uxtb	r2, r3
 80292d8:	68fb      	ldr	r3, [r7, #12]
 80292da:	701a      	strb	r2, [r3, #0]
    data->u8[0] |= _L(sw->list[SW_K_LAMP].state, 2);
 80292dc:	68fb      	ldr	r3, [r7, #12]
 80292de:	781b      	ldrb	r3, [r3, #0]
 80292e0:	b25a      	sxtb	r2, r3
 80292e2:	687b      	ldr	r3, [r7, #4]
 80292e4:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 80292e8:	009b      	lsls	r3, r3, #2
 80292ea:	b25b      	sxtb	r3, r3
 80292ec:	4313      	orrs	r3, r2
 80292ee:	b25b      	sxtb	r3, r3
 80292f0:	b2da      	uxtb	r2, r3
 80292f2:	68fb      	ldr	r3, [r7, #12]
 80292f4:	701a      	strb	r2, [r3, #0]
    data->u8[0] |= _L(HMI1.d.status.warning, 3);
 80292f6:	68fb      	ldr	r3, [r7, #12]
 80292f8:	781b      	ldrb	r3, [r3, #0]
 80292fa:	b25a      	sxtb	r2, r3
 80292fc:	4b4a      	ldr	r3, [pc, #296]	; (8029428 <VCU_CAN_TX_SwitchModeControl+0x184>)
 80292fe:	789b      	ldrb	r3, [r3, #2]
 8029300:	00db      	lsls	r3, r3, #3
 8029302:	b25b      	sxtb	r3, r3
 8029304:	4313      	orrs	r3, r2
 8029306:	b25b      	sxtb	r3, r3
 8029308:	b2da      	uxtb	r2, r3
 802930a:	68fb      	ldr	r3, [r7, #12]
 802930c:	701a      	strb	r2, [r3, #0]
    data->u8[0] |= _L(HMI1.d.status.overheat, 4);
 802930e:	68fb      	ldr	r3, [r7, #12]
 8029310:	781b      	ldrb	r3, [r3, #0]
 8029312:	b25a      	sxtb	r2, r3
 8029314:	4b44      	ldr	r3, [pc, #272]	; (8029428 <VCU_CAN_TX_SwitchModeControl+0x184>)
 8029316:	78db      	ldrb	r3, [r3, #3]
 8029318:	011b      	lsls	r3, r3, #4
 802931a:	b25b      	sxtb	r3, r3
 802931c:	4313      	orrs	r3, r2
 802931e:	b25b      	sxtb	r3, r3
 8029320:	b2da      	uxtb	r2, r3
 8029322:	68fb      	ldr	r3, [r7, #12]
 8029324:	701a      	strb	r2, [r3, #0]
    data->u8[0] |= _L(HMI1.d.status.finger, 5);
 8029326:	68fb      	ldr	r3, [r7, #12]
 8029328:	781b      	ldrb	r3, [r3, #0]
 802932a:	b25a      	sxtb	r2, r3
 802932c:	4b3e      	ldr	r3, [pc, #248]	; (8029428 <VCU_CAN_TX_SwitchModeControl+0x184>)
 802932e:	791b      	ldrb	r3, [r3, #4]
 8029330:	015b      	lsls	r3, r3, #5
 8029332:	b25b      	sxtb	r3, r3
 8029334:	4313      	orrs	r3, r2
 8029336:	b25b      	sxtb	r3, r3
 8029338:	b2da      	uxtb	r2, r3
 802933a:	68fb      	ldr	r3, [r7, #12]
 802933c:	701a      	strb	r2, [r3, #0]
    data->u8[0] |= _L(HMI1.d.status.keyless, 6);
 802933e:	68fb      	ldr	r3, [r7, #12]
 8029340:	781b      	ldrb	r3, [r3, #0]
 8029342:	b25a      	sxtb	r2, r3
 8029344:	4b38      	ldr	r3, [pc, #224]	; (8029428 <VCU_CAN_TX_SwitchModeControl+0x184>)
 8029346:	795b      	ldrb	r3, [r3, #5]
 8029348:	019b      	lsls	r3, r3, #6
 802934a:	b25b      	sxtb	r3, r3
 802934c:	4313      	orrs	r3, r2
 802934e:	b25b      	sxtb	r3, r3
 8029350:	b2da      	uxtb	r2, r3
 8029352:	68fb      	ldr	r3, [r7, #12]
 8029354:	701a      	strb	r2, [r3, #0]
    data->u8[0] |= _L(HMI1.d.status.daylight, 7);
 8029356:	68fb      	ldr	r3, [r7, #12]
 8029358:	781b      	ldrb	r3, [r3, #0]
 802935a:	b25a      	sxtb	r2, r3
 802935c:	4b32      	ldr	r3, [pc, #200]	; (8029428 <VCU_CAN_TX_SwitchModeControl+0x184>)
 802935e:	799b      	ldrb	r3, [r3, #6]
 8029360:	01db      	lsls	r3, r3, #7
 8029362:	b25b      	sxtb	r3, r3
 8029364:	4313      	orrs	r3, r2
 8029366:	b25b      	sxtb	r3, r3
 8029368:	b2da      	uxtb	r2, r3
 802936a:	68fb      	ldr	r3, [r7, #12]
 802936c:	701a      	strb	r2, [r3, #0]

    // sein value
    data->u8[1] = sein.left;
 802936e:	7a3a      	ldrb	r2, [r7, #8]
 8029370:	68fb      	ldr	r3, [r7, #12]
 8029372:	705a      	strb	r2, [r3, #1]
    data->u8[1] |= _L(sein.right, 1);
 8029374:	68fb      	ldr	r3, [r7, #12]
 8029376:	785b      	ldrb	r3, [r3, #1]
 8029378:	b25a      	sxtb	r2, r3
 802937a:	7a7b      	ldrb	r3, [r7, #9]
 802937c:	005b      	lsls	r3, r3, #1
 802937e:	b25b      	sxtb	r3, r3
 8029380:	4313      	orrs	r3, r2
 8029382:	b25b      	sxtb	r3, r3
 8029384:	b2da      	uxtb	r2, r3
 8029386:	68fb      	ldr	r3, [r7, #12]
 8029388:	705a      	strb	r2, [r3, #1]

    // mode
    data->u8[2] = sw->runner.mode.sub.val[SW_M_DRIVE];
 802938a:	687b      	ldr	r3, [r7, #4]
 802938c:	f893 20f8 	ldrb.w	r2, [r3, #248]	; 0xf8
 8029390:	68fb      	ldr	r3, [r7, #12]
 8029392:	709a      	strb	r2, [r3, #2]
    data->u8[2] |= _L(sw->runner.mode.sub.val[SW_M_TRIP], 2);
 8029394:	68fb      	ldr	r3, [r7, #12]
 8029396:	789b      	ldrb	r3, [r3, #2]
 8029398:	b25a      	sxtb	r2, r3
 802939a:	687b      	ldr	r3, [r7, #4]
 802939c:	f893 30f9 	ldrb.w	r3, [r3, #249]	; 0xf9
 80293a0:	009b      	lsls	r3, r3, #2
 80293a2:	b25b      	sxtb	r3, r3
 80293a4:	4313      	orrs	r3, r2
 80293a6:	b25b      	sxtb	r3, r3
 80293a8:	b2da      	uxtb	r2, r3
 80293aa:	68fb      	ldr	r3, [r7, #12]
 80293ac:	709a      	strb	r2, [r3, #2]
    data->u8[2] |= _L(sw->runner.mode.sub.val[SW_M_REPORT], 3);
 80293ae:	68fb      	ldr	r3, [r7, #12]
 80293b0:	789b      	ldrb	r3, [r3, #2]
 80293b2:	b25a      	sxtb	r2, r3
 80293b4:	687b      	ldr	r3, [r7, #4]
 80293b6:	f893 30fa 	ldrb.w	r3, [r3, #250]	; 0xfa
 80293ba:	00db      	lsls	r3, r3, #3
 80293bc:	b25b      	sxtb	r3, r3
 80293be:	4313      	orrs	r3, r2
 80293c0:	b25b      	sxtb	r3, r3
 80293c2:	b2da      	uxtb	r2, r3
 80293c4:	68fb      	ldr	r3, [r7, #12]
 80293c6:	709a      	strb	r2, [r3, #2]
    data->u8[2] |= _L(sw->runner.mode.val, 4);
 80293c8:	68fb      	ldr	r3, [r7, #12]
 80293ca:	789b      	ldrb	r3, [r3, #2]
 80293cc:	b25a      	sxtb	r2, r3
 80293ce:	687b      	ldr	r3, [r7, #4]
 80293d0:	f893 30f4 	ldrb.w	r3, [r3, #244]	; 0xf4
 80293d4:	011b      	lsls	r3, r3, #4
 80293d6:	b25b      	sxtb	r3, r3
 80293d8:	4313      	orrs	r3, r2
 80293da:	b25b      	sxtb	r3, r3
 80293dc:	b2da      	uxtb	r2, r3
 80293de:	68fb      	ldr	r3, [r7, #12]
 80293e0:	709a      	strb	r2, [r3, #2]
    data->u8[2] |= _L(HBAR_ModeController(&(sw->runner)), 6);
 80293e2:	687b      	ldr	r3, [r7, #4]
 80293e4:	33f0      	adds	r3, #240	; 0xf0
 80293e6:	4618      	mov	r0, r3
 80293e8:	f7fe fc44 	bl	8027c74 <HBAR_ModeController>
 80293ec:	4603      	mov	r3, r0
 80293ee:	0199      	lsls	r1, r3, #6
 80293f0:	68fb      	ldr	r3, [r7, #12]
 80293f2:	789b      	ldrb	r3, [r3, #2]
 80293f4:	b25a      	sxtb	r2, r3
 80293f6:	b24b      	sxtb	r3, r1
 80293f8:	4313      	orrs	r3, r2
 80293fa:	b25b      	sxtb	r3, r3
 80293fc:	b2da      	uxtb	r2, r3
 80293fe:	68fb      	ldr	r3, [r7, #12]
 8029400:	709a      	strb	r2, [r3, #2]

    // others
    data->u8[3] = VCU.d.speed;
 8029402:	4b0a      	ldr	r3, [pc, #40]	; (802942c <VCU_CAN_TX_SwitchModeControl+0x188>)
 8029404:	7a5a      	ldrb	r2, [r3, #9]
 8029406:	68fb      	ldr	r3, [r7, #12]
 8029408:	70da      	strb	r2, [r3, #3]

    // set default header
    CANBUS_Header(&(CB.tx.header), CAND_VCU_SWITCH, 4);
 802940a:	2204      	movs	r2, #4
 802940c:	2100      	movs	r1, #0
 802940e:	4808      	ldr	r0, [pc, #32]	; (8029430 <VCU_CAN_TX_SwitchModeControl+0x18c>)
 8029410:	f014 fdf6 	bl	803e000 <CANBUS_Header>
    // send message
    return CANBUS_Write(&(CB.tx));
 8029414:	4806      	ldr	r0, [pc, #24]	; (8029430 <VCU_CAN_TX_SwitchModeControl+0x18c>)
 8029416:	f014 fe35 	bl	803e084 <CANBUS_Write>
 802941a:	4603      	mov	r3, r0
}
 802941c:	4618      	mov	r0, r3
 802941e:	3710      	adds	r7, #16
 8029420:	46bd      	mov	sp, r7
 8029422:	bd80      	pop	{r7, pc}
 8029424:	200090b8 	.word	0x200090b8
 8029428:	200001e4 	.word	0x200001e4
 802942c:	20000228 	.word	0x20000228
 8029430:	200090a0 	.word	0x200090a0

08029434 <VCU_CAN_TX_Datetime>:

uint8_t VCU_CAN_TX_Datetime(timestamp_t *timestamp) {
 8029434:	b580      	push	{r7, lr}
 8029436:	b084      	sub	sp, #16
 8029438:	af00      	add	r7, sp, #0
 802943a:	6078      	str	r0, [r7, #4]
    CAN_DATA *data = &(CB.tx.data);
 802943c:	4b1a      	ldr	r3, [pc, #104]	; (80294a8 <VCU_CAN_TX_Datetime+0x74>)
 802943e:	60fb      	str	r3, [r7, #12]

    // set message
    data->u8[0] = timestamp->time.Seconds;
 8029440:	687b      	ldr	r3, [r7, #4]
 8029442:	789a      	ldrb	r2, [r3, #2]
 8029444:	68fb      	ldr	r3, [r7, #12]
 8029446:	701a      	strb	r2, [r3, #0]
    data->u8[1] = timestamp->time.Minutes;
 8029448:	687b      	ldr	r3, [r7, #4]
 802944a:	785a      	ldrb	r2, [r3, #1]
 802944c:	68fb      	ldr	r3, [r7, #12]
 802944e:	705a      	strb	r2, [r3, #1]
    data->u8[2] = timestamp->time.Hours;
 8029450:	687b      	ldr	r3, [r7, #4]
 8029452:	781a      	ldrb	r2, [r3, #0]
 8029454:	68fb      	ldr	r3, [r7, #12]
 8029456:	709a      	strb	r2, [r3, #2]
    data->u8[3] = timestamp->date.Date;
 8029458:	687b      	ldr	r3, [r7, #4]
 802945a:	7d9a      	ldrb	r2, [r3, #22]
 802945c:	68fb      	ldr	r3, [r7, #12]
 802945e:	70da      	strb	r2, [r3, #3]
    data->u8[4] = timestamp->date.Month;
 8029460:	687b      	ldr	r3, [r7, #4]
 8029462:	7d5a      	ldrb	r2, [r3, #21]
 8029464:	68fb      	ldr	r3, [r7, #12]
 8029466:	711a      	strb	r2, [r3, #4]
    data->u8[5] = timestamp->date.Year;
 8029468:	687b      	ldr	r3, [r7, #4]
 802946a:	7dda      	ldrb	r2, [r3, #23]
 802946c:	68fb      	ldr	r3, [r7, #12]
 802946e:	715a      	strb	r2, [r3, #5]
    data->u8[6] = timestamp->date.WeekDay;
 8029470:	687b      	ldr	r3, [r7, #4]
 8029472:	7d1a      	ldrb	r2, [r3, #20]
 8029474:	68fb      	ldr	r3, [r7, #12]
 8029476:	719a      	strb	r2, [r3, #6]
    // HMI2 shutdown request
    data->u8[7] = !VCU.d.state.knob;
 8029478:	4b0c      	ldr	r3, [pc, #48]	; (80294ac <VCU_CAN_TX_Datetime+0x78>)
 802947a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 802947e:	2b00      	cmp	r3, #0
 8029480:	bf0c      	ite	eq
 8029482:	2301      	moveq	r3, #1
 8029484:	2300      	movne	r3, #0
 8029486:	b2db      	uxtb	r3, r3
 8029488:	461a      	mov	r2, r3
 802948a:	68fb      	ldr	r3, [r7, #12]
 802948c:	71da      	strb	r2, [r3, #7]

    // set default header
    CANBUS_Header(&(CB.tx.header), CAND_VCU_DATETIME, 8);
 802948e:	2208      	movs	r2, #8
 8029490:	2101      	movs	r1, #1
 8029492:	4807      	ldr	r0, [pc, #28]	; (80294b0 <VCU_CAN_TX_Datetime+0x7c>)
 8029494:	f014 fdb4 	bl	803e000 <CANBUS_Header>
    // send message
    return CANBUS_Write(&(CB.tx));
 8029498:	4805      	ldr	r0, [pc, #20]	; (80294b0 <VCU_CAN_TX_Datetime+0x7c>)
 802949a:	f014 fdf3 	bl	803e084 <CANBUS_Write>
 802949e:	4603      	mov	r3, r0
}
 80294a0:	4618      	mov	r0, r3
 80294a2:	3710      	adds	r7, #16
 80294a4:	46bd      	mov	sp, r7
 80294a6:	bd80      	pop	{r7, pc}
 80294a8:	200090b8 	.word	0x200090b8
 80294ac:	20000228 	.word	0x20000228
 80294b0:	200090a0 	.word	0x200090a0

080294b4 <VCU_CAN_TX_MixedData>:

uint8_t VCU_CAN_TX_MixedData(sw_runner_t *runner) {
 80294b4:	b580      	push	{r7, lr}
 80294b6:	b084      	sub	sp, #16
 80294b8:	af00      	add	r7, sp, #0
 80294ba:	6078      	str	r0, [r7, #4]
    CAN_DATA *data = &(CB.tx.data);
 80294bc:	4b11      	ldr	r3, [pc, #68]	; (8029504 <VCU_CAN_TX_MixedData+0x50>)
 80294be:	60fb      	str	r3, [r7, #12]

    // set message
    data->u8[0] = SIM.signal;
 80294c0:	4b11      	ldr	r3, [pc, #68]	; (8029508 <VCU_CAN_TX_MixedData+0x54>)
 80294c2:	7c1a      	ldrb	r2, [r3, #16]
 80294c4:	68fb      	ldr	r3, [r7, #12]
 80294c6:	701a      	strb	r2, [r3, #0]
    data->u8[1] = BMS.d.soc;
 80294c8:	4b10      	ldr	r3, [pc, #64]	; (802950c <VCU_CAN_TX_MixedData+0x58>)
 80294ca:	785a      	ldrb	r2, [r3, #1]
 80294cc:	68fb      	ldr	r3, [r7, #12]
 80294ce:	705a      	strb	r2, [r3, #1]
    data->u8[2] = runner->mode.sub.report[SW_M_REPORT_RANGE];
 80294d0:	687b      	ldr	r3, [r7, #4]
 80294d2:	7b9a      	ldrb	r2, [r3, #14]
 80294d4:	68fb      	ldr	r3, [r7, #12]
 80294d6:	709a      	strb	r2, [r3, #2]
    data->u8[3] = runner->mode.sub.report[SW_M_REPORT_EFFICIENCY];
 80294d8:	687b      	ldr	r3, [r7, #4]
 80294da:	7bda      	ldrb	r2, [r3, #15]
 80294dc:	68fb      	ldr	r3, [r7, #12]
 80294de:	70da      	strb	r2, [r3, #3]
    data->u32[1] = VCU.d.odometer;
 80294e0:	4b0b      	ldr	r3, [pc, #44]	; (8029510 <VCU_CAN_TX_MixedData+0x5c>)
 80294e2:	68da      	ldr	r2, [r3, #12]
 80294e4:	68fb      	ldr	r3, [r7, #12]
 80294e6:	605a      	str	r2, [r3, #4]

    // set default header
    CANBUS_Header(&(CB.tx.header), CAND_VCU_SELECT_SET, 8);
 80294e8:	2208      	movs	r2, #8
 80294ea:	2102      	movs	r1, #2
 80294ec:	4809      	ldr	r0, [pc, #36]	; (8029514 <VCU_CAN_TX_MixedData+0x60>)
 80294ee:	f014 fd87 	bl	803e000 <CANBUS_Header>
    // send message
    return CANBUS_Write(&(CB.tx));
 80294f2:	4808      	ldr	r0, [pc, #32]	; (8029514 <VCU_CAN_TX_MixedData+0x60>)
 80294f4:	f014 fdc6 	bl	803e084 <CANBUS_Write>
 80294f8:	4603      	mov	r3, r0
}
 80294fa:	4618      	mov	r0, r3
 80294fc:	3710      	adds	r7, #16
 80294fe:	46bd      	mov	sp, r7
 8029500:	bd80      	pop	{r7, pc}
 8029502:	bf00      	nop
 8029504:	200090b8 	.word	0x200090b8
 8029508:	200002a8 	.word	0x200002a8
 802950c:	20000178 	.word	0x20000178
 8029510:	20000228 	.word	0x20000228
 8029514:	200090a0 	.word	0x200090a0

08029518 <VCU_CAN_TX_SubTripData>:

uint8_t VCU_CAN_TX_SubTripData(uint32_t *trip) {
 8029518:	b580      	push	{r7, lr}
 802951a:	b084      	sub	sp, #16
 802951c:	af00      	add	r7, sp, #0
 802951e:	6078      	str	r0, [r7, #4]
    CAN_DATA *data = &(CB.tx.data);
 8029520:	4b0b      	ldr	r3, [pc, #44]	; (8029550 <VCU_CAN_TX_SubTripData+0x38>)
 8029522:	60fb      	str	r3, [r7, #12]

    // set message
    data->u32[0] = trip[SW_M_TRIP_A];
 8029524:	687b      	ldr	r3, [r7, #4]
 8029526:	681a      	ldr	r2, [r3, #0]
 8029528:	68fb      	ldr	r3, [r7, #12]
 802952a:	601a      	str	r2, [r3, #0]
    data->u32[1] = trip[SW_M_TRIP_B];
 802952c:	687b      	ldr	r3, [r7, #4]
 802952e:	685a      	ldr	r2, [r3, #4]
 8029530:	68fb      	ldr	r3, [r7, #12]
 8029532:	605a      	str	r2, [r3, #4]

    // set default header
    CANBUS_Header(&(CB.tx.header), CAND_VCU_TRIP_MODE, 8);
 8029534:	2208      	movs	r2, #8
 8029536:	2103      	movs	r1, #3
 8029538:	4806      	ldr	r0, [pc, #24]	; (8029554 <VCU_CAN_TX_SubTripData+0x3c>)
 802953a:	f014 fd61 	bl	803e000 <CANBUS_Header>
    // send message
    return CANBUS_Write(&(CB.tx));
 802953e:	4805      	ldr	r0, [pc, #20]	; (8029554 <VCU_CAN_TX_SubTripData+0x3c>)
 8029540:	f014 fda0 	bl	803e084 <CANBUS_Write>
 8029544:	4603      	mov	r3, r0
}
 8029546:	4618      	mov	r0, r3
 8029548:	3710      	adds	r7, #16
 802954a:	46bd      	mov	sp, r7
 802954c:	bd80      	pop	{r7, pc}
 802954e:	bf00      	nop
 8029550:	200090b8 	.word	0x200090b8
 8029554:	200090a0 	.word	0x200090a0

08029558 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8029558:	b580      	push	{r7, lr}
 802955a:	af00      	add	r7, sp, #0
    /* USER CODE END 1 */

    /* MCU Configuration--------------------------------------------------------*/

    /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
    HAL_Init();
 802955c:	f002 fe78 	bl	802c250 <HAL_Init>
    /* USER CODE BEGIN Init */

    /* USER CODE END Init */

    /* Configure the system clock */
    SystemClock_Config();
 8029560:	f000 f98a 	bl	8029878 <SystemClock_Config>
    /* USER CODE BEGIN SysInit */

    /* USER CODE END SysInit */

    /* Initialize all configured peripherals */
    MX_GPIO_Init();
 8029564:	f000 fdbc 	bl	802a0e0 <MX_GPIO_Init>
    MX_DMA_Init();
 8029568:	f000 fd6c 	bl	802a044 <MX_DMA_Init>
    MX_ADC1_Init();
 802956c:	f000 fa20 	bl	80299b0 <MX_ADC1_Init>
    MX_AES_Init();
 8029570:	f000 fa70 	bl	8029a54 <MX_AES_Init>
    MX_CAN1_Init();
 8029574:	f000 fa96 	bl	8029aa4 <MX_CAN1_Init>
    MX_CRC_Init();
 8029578:	f000 faca 	bl	8029b10 <MX_CRC_Init>
    MX_I2C1_Init();
 802957c:	f000 fadc 	bl	8029b38 <MX_I2C1_Init>
    MX_I2C2_Init();
 8029580:	f000 fb1a 	bl	8029bb8 <MX_I2C2_Init>
    MX_I2C3_Init();
 8029584:	f000 fb58 	bl	8029c38 <MX_I2C3_Init>
    MX_I2S3_Init();
 8029588:	f000 fb96 	bl	8029cb8 <MX_I2S3_Init>
    MX_IWDG_Init();
 802958c:	f000 fbc2 	bl	8029d14 <MX_IWDG_Init>
    MX_RTC_Init();
 8029590:	f000 fbee 	bl	8029d70 <MX_RTC_Init>
    MX_SPI1_Init();
 8029594:	f000 fc52 	bl	8029e3c <MX_SPI1_Init>
    MX_UART4_Init();
 8029598:	f000 fcd6 	bl	8029f48 <MX_UART4_Init>
    MX_USART1_UART_Init();
 802959c:	f000 fcfe 	bl	8029f9c <MX_USART1_UART_Init>
    MX_USART2_UART_Init();
 80295a0:	f000 fd26 	bl	8029ff0 <MX_USART2_UART_Init>
    MX_RNG_Init();
 80295a4:	f000 fbd0 	bl	8029d48 <MX_RNG_Init>
    MX_TIM10_Init();
 80295a8:	f000 fc7e 	bl	8029ea8 <MX_TIM10_Init>
    /* USER CODE BEGIN 2 */
    CANBUS_Init();
 80295ac:	f014 fd0a 	bl	803dfc4 <CANBUS_Init>
    BAT_DMA_Init();
 80295b0:	f7f7 fd44 	bl	802103c <BAT_DMA_Init>
    SIMCOM_DMA_Init();
 80295b4:	f013 fc34 	bl	803ce20 <SIMCOM_DMA_Init>
    UBLOX_DMA_Init();
 80295b8:	f7fa f8ea 	bl	8023790 <UBLOX_DMA_Init>
    FINGER_DMA_Init();
 80295bc:	f7f8 ff22 	bl	8022404 <FINGER_DMA_Init>
    /* USER CODE END 2 */

    /* Init scheduler */
    osKernelInitialize();
 80295c0:	f00d ff56 	bl	8037470 <osKernelInitialize>
    /* Create the mutex(es) */
    /* creation of AudioMutex */
    AudioMutexHandle = osMutexNew(&AudioMutex_attributes);
 80295c4:	4868      	ldr	r0, [pc, #416]	; (8029768 <main+0x210>)
 80295c6:	f00e fb81 	bl	8037ccc <osMutexNew>
 80295ca:	4602      	mov	r2, r0
 80295cc:	4b67      	ldr	r3, [pc, #412]	; (802976c <main+0x214>)
 80295ce:	601a      	str	r2, [r3, #0]

    /* creation of LogMutex */
    LogMutexHandle = osMutexNew(&LogMutex_attributes);
 80295d0:	4867      	ldr	r0, [pc, #412]	; (8029770 <main+0x218>)
 80295d2:	f00e fb7b 	bl	8037ccc <osMutexNew>
 80295d6:	4602      	mov	r2, r0
 80295d8:	4b66      	ldr	r3, [pc, #408]	; (8029774 <main+0x21c>)
 80295da:	601a      	str	r2, [r3, #0]

    /* creation of CanTxMutex */
    CanTxMutexHandle = osMutexNew(&CanTxMutex_attributes);
 80295dc:	4866      	ldr	r0, [pc, #408]	; (8029778 <main+0x220>)
 80295de:	f00e fb75 	bl	8037ccc <osMutexNew>
 80295e2:	4602      	mov	r2, r0
 80295e4:	4b65      	ldr	r3, [pc, #404]	; (802977c <main+0x224>)
 80295e6:	601a      	str	r2, [r3, #0]

    /* creation of EepromMutex */
    EepromMutexHandle = osMutexNew(&EepromMutex_attributes);
 80295e8:	4865      	ldr	r0, [pc, #404]	; (8029780 <main+0x228>)
 80295ea:	f00e fb6f 	bl	8037ccc <osMutexNew>
 80295ee:	4602      	mov	r2, r0
 80295f0:	4b64      	ldr	r3, [pc, #400]	; (8029784 <main+0x22c>)
 80295f2:	601a      	str	r2, [r3, #0]

    /* creation of RtcMutex */
    RtcMutexHandle = osMutexNew(&RtcMutex_attributes);
 80295f4:	4864      	ldr	r0, [pc, #400]	; (8029788 <main+0x230>)
 80295f6:	f00e fb69 	bl	8037ccc <osMutexNew>
 80295fa:	4602      	mov	r2, r0
 80295fc:	4b63      	ldr	r3, [pc, #396]	; (802978c <main+0x234>)
 80295fe:	601a      	str	r2, [r3, #0]

    /* creation of CrcMutex */
    CrcMutexHandle = osMutexNew(&CrcMutex_attributes);
 8029600:	4863      	ldr	r0, [pc, #396]	; (8029790 <main+0x238>)
 8029602:	f00e fb63 	bl	8037ccc <osMutexNew>
 8029606:	4602      	mov	r2, r0
 8029608:	4b62      	ldr	r3, [pc, #392]	; (8029794 <main+0x23c>)
 802960a:	601a      	str	r2, [r3, #0]

    /* creation of AesMutex */
    AesMutexHandle = osMutexNew(&AesMutex_attributes);
 802960c:	4862      	ldr	r0, [pc, #392]	; (8029798 <main+0x240>)
 802960e:	f00e fb5d 	bl	8037ccc <osMutexNew>
 8029612:	4602      	mov	r2, r0
 8029614:	4b61      	ldr	r3, [pc, #388]	; (802979c <main+0x244>)
 8029616:	601a      	str	r2, [r3, #0]

    /* Create the recursive mutex(es) */
    /* creation of SimcomRecMutex */
    SimcomRecMutexHandle = osMutexNew(&SimcomRecMutex_attributes);
 8029618:	4861      	ldr	r0, [pc, #388]	; (80297a0 <main+0x248>)
 802961a:	f00e fb57 	bl	8037ccc <osMutexNew>
 802961e:	4602      	mov	r2, r0
 8029620:	4b60      	ldr	r3, [pc, #384]	; (80297a4 <main+0x24c>)
 8029622:	601a      	str	r2, [r3, #0]

    /* creation of FingerRecMutex */
    FingerRecMutexHandle = osMutexNew(&FingerRecMutex_attributes);
 8029624:	4860      	ldr	r0, [pc, #384]	; (80297a8 <main+0x250>)
 8029626:	f00e fb51 	bl	8037ccc <osMutexNew>
 802962a:	4602      	mov	r2, r0
 802962c:	4b5f      	ldr	r3, [pc, #380]	; (80297ac <main+0x254>)
 802962e:	601a      	str	r2, [r3, #0]

    /* creation of KlessRecMutex */
    KlessRecMutexHandle = osMutexNew(&KlessRecMutex_attributes);
 8029630:	485f      	ldr	r0, [pc, #380]	; (80297b0 <main+0x258>)
 8029632:	f00e fb4b 	bl	8037ccc <osMutexNew>
 8029636:	4602      	mov	r2, r0
 8029638:	4b5e      	ldr	r3, [pc, #376]	; (80297b4 <main+0x25c>)
 802963a:	601a      	str	r2, [r3, #0]
    /* start timers, add new ones, ... */
    /* USER CODE END RTOS_TIMERS */

    /* Create the queue(s) */
    /* creation of CommandQueue */
    CommandQueueHandle = osMessageQueueNew(1, sizeof(command_t), &CommandQueue_attributes);
 802963c:	4a5e      	ldr	r2, [pc, #376]	; (80297b8 <main+0x260>)
 802963e:	2111      	movs	r1, #17
 8029640:	2001      	movs	r0, #1
 8029642:	f00e fc8b 	bl	8037f5c <osMessageQueueNew>
 8029646:	4602      	mov	r2, r0
 8029648:	4b5c      	ldr	r3, [pc, #368]	; (80297bc <main+0x264>)
 802964a:	601a      	str	r2, [r3, #0]

    /* creation of ResponseQueue */
    ResponseQueueHandle = osMessageQueueNew(1, sizeof(response_t), &ResponseQueue_attributes);
 802964c:	4a5c      	ldr	r2, [pc, #368]	; (80297c0 <main+0x268>)
 802964e:	2141      	movs	r1, #65	; 0x41
 8029650:	2001      	movs	r0, #1
 8029652:	f00e fc83 	bl	8037f5c <osMessageQueueNew>
 8029656:	4602      	mov	r2, r0
 8029658:	4b5a      	ldr	r3, [pc, #360]	; (80297c4 <main+0x26c>)
 802965a:	601a      	str	r2, [r3, #0]

    /* creation of ReportQueue */
    ReportQueueHandle = osMessageQueueNew(100, sizeof(report_t), &ReportQueue_attributes);
 802965c:	4a5a      	ldr	r2, [pc, #360]	; (80297c8 <main+0x270>)
 802965e:	215a      	movs	r1, #90	; 0x5a
 8029660:	2064      	movs	r0, #100	; 0x64
 8029662:	f00e fc7b 	bl	8037f5c <osMessageQueueNew>
 8029666:	4602      	mov	r2, r0
 8029668:	4b58      	ldr	r3, [pc, #352]	; (80297cc <main+0x274>)
 802966a:	601a      	str	r2, [r3, #0]

    /* creation of DriverQueue */
    DriverQueueHandle = osMessageQueueNew(1, sizeof(uint8_t), &DriverQueue_attributes);
 802966c:	4a58      	ldr	r2, [pc, #352]	; (80297d0 <main+0x278>)
 802966e:	2101      	movs	r1, #1
 8029670:	2001      	movs	r0, #1
 8029672:	f00e fc73 	bl	8037f5c <osMessageQueueNew>
 8029676:	4602      	mov	r2, r0
 8029678:	4b56      	ldr	r3, [pc, #344]	; (80297d4 <main+0x27c>)
 802967a:	601a      	str	r2, [r3, #0]

    /* USER CODE BEGIN RTOS_QUEUES */
    /* add queues, ... */
    GlobalEventHandle = osEventFlagsNew(NULL);
 802967c:	2000      	movs	r0, #0
 802967e:	f00e fa05 	bl	8037a8c <osEventFlagsNew>
 8029682:	4602      	mov	r2, r0
 8029684:	4b54      	ldr	r3, [pc, #336]	; (80297d8 <main+0x280>)
 8029686:	601a      	str	r2, [r3, #0]
    /* USER CODE END RTOS_QUEUES */

    /* Create the thread(s) */
    /* creation of ManagerTask */
    ManagerTaskHandle = osThreadNew(StartManagerTask, NULL, &ManagerTask_attributes);
 8029688:	4a54      	ldr	r2, [pc, #336]	; (80297dc <main+0x284>)
 802968a:	2100      	movs	r1, #0
 802968c:	4854      	ldr	r0, [pc, #336]	; (80297e0 <main+0x288>)
 802968e:	f00d ffa3 	bl	80375d8 <osThreadNew>
 8029692:	4602      	mov	r2, r0
 8029694:	4b53      	ldr	r3, [pc, #332]	; (80297e4 <main+0x28c>)
 8029696:	601a      	str	r2, [r3, #0]

    /* creation of IotTask */
    IotTaskHandle = osThreadNew(StartIotTask, NULL, &IotTask_attributes);
 8029698:	4a53      	ldr	r2, [pc, #332]	; (80297e8 <main+0x290>)
 802969a:	2100      	movs	r1, #0
 802969c:	4853      	ldr	r0, [pc, #332]	; (80297ec <main+0x294>)
 802969e:	f00d ff9b 	bl	80375d8 <osThreadNew>
 80296a2:	4602      	mov	r2, r0
 80296a4:	4b52      	ldr	r3, [pc, #328]	; (80297f0 <main+0x298>)
 80296a6:	601a      	str	r2, [r3, #0]

    /* creation of ReporterTask */
    ReporterTaskHandle = osThreadNew(StartReporterTask, NULL, &ReporterTask_attributes);
 80296a8:	4a52      	ldr	r2, [pc, #328]	; (80297f4 <main+0x29c>)
 80296aa:	2100      	movs	r1, #0
 80296ac:	4852      	ldr	r0, [pc, #328]	; (80297f8 <main+0x2a0>)
 80296ae:	f00d ff93 	bl	80375d8 <osThreadNew>
 80296b2:	4602      	mov	r2, r0
 80296b4:	4b51      	ldr	r3, [pc, #324]	; (80297fc <main+0x2a4>)
 80296b6:	601a      	str	r2, [r3, #0]

    /* creation of CommandTask */
    CommandTaskHandle = osThreadNew(StartCommandTask, NULL, &CommandTask_attributes);
 80296b8:	4a51      	ldr	r2, [pc, #324]	; (8029800 <main+0x2a8>)
 80296ba:	2100      	movs	r1, #0
 80296bc:	4851      	ldr	r0, [pc, #324]	; (8029804 <main+0x2ac>)
 80296be:	f00d ff8b 	bl	80375d8 <osThreadNew>
 80296c2:	4602      	mov	r2, r0
 80296c4:	4b50      	ldr	r3, [pc, #320]	; (8029808 <main+0x2b0>)
 80296c6:	601a      	str	r2, [r3, #0]

    /* creation of GpsTask */
    GpsTaskHandle = osThreadNew(StartGpsTask, NULL, &GpsTask_attributes);
 80296c8:	4a50      	ldr	r2, [pc, #320]	; (802980c <main+0x2b4>)
 80296ca:	2100      	movs	r1, #0
 80296cc:	4850      	ldr	r0, [pc, #320]	; (8029810 <main+0x2b8>)
 80296ce:	f00d ff83 	bl	80375d8 <osThreadNew>
 80296d2:	4602      	mov	r2, r0
 80296d4:	4b4f      	ldr	r3, [pc, #316]	; (8029814 <main+0x2bc>)
 80296d6:	601a      	str	r2, [r3, #0]

    /* creation of GyroTask */
    GyroTaskHandle = osThreadNew(StartGyroTask, NULL, &GyroTask_attributes);
 80296d8:	4a4f      	ldr	r2, [pc, #316]	; (8029818 <main+0x2c0>)
 80296da:	2100      	movs	r1, #0
 80296dc:	484f      	ldr	r0, [pc, #316]	; (802981c <main+0x2c4>)
 80296de:	f00d ff7b 	bl	80375d8 <osThreadNew>
 80296e2:	4602      	mov	r2, r0
 80296e4:	4b4e      	ldr	r3, [pc, #312]	; (8029820 <main+0x2c8>)
 80296e6:	601a      	str	r2, [r3, #0]

    /* creation of KeylessTask */
    KeylessTaskHandle = osThreadNew(StartKeylessTask, NULL, &KeylessTask_attributes);
 80296e8:	4a4e      	ldr	r2, [pc, #312]	; (8029824 <main+0x2cc>)
 80296ea:	2100      	movs	r1, #0
 80296ec:	484e      	ldr	r0, [pc, #312]	; (8029828 <main+0x2d0>)
 80296ee:	f00d ff73 	bl	80375d8 <osThreadNew>
 80296f2:	4602      	mov	r2, r0
 80296f4:	4b4d      	ldr	r3, [pc, #308]	; (802982c <main+0x2d4>)
 80296f6:	601a      	str	r2, [r3, #0]

    /* creation of FingerTask */
    FingerTaskHandle = osThreadNew(StartFingerTask, NULL, &FingerTask_attributes);
 80296f8:	4a4d      	ldr	r2, [pc, #308]	; (8029830 <main+0x2d8>)
 80296fa:	2100      	movs	r1, #0
 80296fc:	484d      	ldr	r0, [pc, #308]	; (8029834 <main+0x2dc>)
 80296fe:	f00d ff6b 	bl	80375d8 <osThreadNew>
 8029702:	4602      	mov	r2, r0
 8029704:	4b4c      	ldr	r3, [pc, #304]	; (8029838 <main+0x2e0>)
 8029706:	601a      	str	r2, [r3, #0]

    /* creation of AudioTask */
    AudioTaskHandle = osThreadNew(StartAudioTask, NULL, &AudioTask_attributes);
 8029708:	4a4c      	ldr	r2, [pc, #304]	; (802983c <main+0x2e4>)
 802970a:	2100      	movs	r1, #0
 802970c:	484c      	ldr	r0, [pc, #304]	; (8029840 <main+0x2e8>)
 802970e:	f00d ff63 	bl	80375d8 <osThreadNew>
 8029712:	4602      	mov	r2, r0
 8029714:	4b4b      	ldr	r3, [pc, #300]	; (8029844 <main+0x2ec>)
 8029716:	601a      	str	r2, [r3, #0]

    /* creation of SwitchTask */
    SwitchTaskHandle = osThreadNew(StartSwitchTask, NULL, &SwitchTask_attributes);
 8029718:	4a4b      	ldr	r2, [pc, #300]	; (8029848 <main+0x2f0>)
 802971a:	2100      	movs	r1, #0
 802971c:	484b      	ldr	r0, [pc, #300]	; (802984c <main+0x2f4>)
 802971e:	f00d ff5b 	bl	80375d8 <osThreadNew>
 8029722:	4602      	mov	r2, r0
 8029724:	4b4a      	ldr	r3, [pc, #296]	; (8029850 <main+0x2f8>)
 8029726:	601a      	str	r2, [r3, #0]

    /* creation of CanRxTask */
    CanRxTaskHandle = osThreadNew(StartCanRxTask, NULL, &CanRxTask_attributes);
 8029728:	4a4a      	ldr	r2, [pc, #296]	; (8029854 <main+0x2fc>)
 802972a:	2100      	movs	r1, #0
 802972c:	484a      	ldr	r0, [pc, #296]	; (8029858 <main+0x300>)
 802972e:	f00d ff53 	bl	80375d8 <osThreadNew>
 8029732:	4602      	mov	r2, r0
 8029734:	4b49      	ldr	r3, [pc, #292]	; (802985c <main+0x304>)
 8029736:	601a      	str	r2, [r3, #0]

    /* creation of CanTxTask */
    CanTxTaskHandle = osThreadNew(StartCanTxTask, NULL, &CanTxTask_attributes);
 8029738:	4a49      	ldr	r2, [pc, #292]	; (8029860 <main+0x308>)
 802973a:	2100      	movs	r1, #0
 802973c:	4849      	ldr	r0, [pc, #292]	; (8029864 <main+0x30c>)
 802973e:	f00d ff4b 	bl	80375d8 <osThreadNew>
 8029742:	4602      	mov	r2, r0
 8029744:	4b48      	ldr	r3, [pc, #288]	; (8029868 <main+0x310>)
 8029746:	601a      	str	r2, [r3, #0]

    /* creation of Hmi2PowerTask */
    Hmi2PowerTaskHandle = osThreadNew(StartHmi2PowerTask, NULL, &Hmi2PowerTask_attributes);
 8029748:	4a48      	ldr	r2, [pc, #288]	; (802986c <main+0x314>)
 802974a:	2100      	movs	r1, #0
 802974c:	4848      	ldr	r0, [pc, #288]	; (8029870 <main+0x318>)
 802974e:	f00d ff43 	bl	80375d8 <osThreadNew>
 8029752:	4602      	mov	r2, r0
 8029754:	4b47      	ldr	r3, [pc, #284]	; (8029874 <main+0x31c>)
 8029756:	601a      	str	r2, [r3, #0]

    /* USER CODE BEGIN RTOS_THREADS */
    /* add threads, ... */
    HAL_Delay(1000);
 8029758:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 802975c:	f002 fdba 	bl	802c2d4 <HAL_Delay>
    /* USER CODE END RTOS_THREADS */

    /* Start scheduler */
    osKernelStart();
 8029760:	f00d fedc 	bl	803751c <osKernelStart>

    /* We should never get here as control is now taken by the scheduler */
    /* Infinite loop */
    /* USER CODE BEGIN WHILE */
    while (1) {
 8029764:	e7fe      	b.n	8029764 <main+0x20c>
 8029766:	bf00      	nop
 8029768:	08056398 	.word	0x08056398
 802976c:	20008a14 	.word	0x20008a14
 8029770:	080563a8 	.word	0x080563a8
 8029774:	2000863c 	.word	0x2000863c
 8029778:	080563b8 	.word	0x080563b8
 802977c:	20008588 	.word	0x20008588
 8029780:	080563c8 	.word	0x080563c8
 8029784:	20008930 	.word	0x20008930
 8029788:	080563d8 	.word	0x080563d8
 802978c:	2000858c 	.word	0x2000858c
 8029790:	080563e8 	.word	0x080563e8
 8029794:	20008648 	.word	0x20008648
 8029798:	080563f8 	.word	0x080563f8
 802979c:	20008848 	.word	0x20008848
 80297a0:	08056408 	.word	0x08056408
 80297a4:	20008a10 	.word	0x20008a10
 80297a8:	08056418 	.word	0x08056418
 80297ac:	20008a0c 	.word	0x20008a0c
 80297b0:	08056428 	.word	0x08056428
 80297b4:	200086b4 	.word	0x200086b4
 80297b8:	08056338 	.word	0x08056338
 80297bc:	2000895c 	.word	0x2000895c
 80297c0:	08056350 	.word	0x08056350
 80297c4:	20008530 	.word	0x20008530
 80297c8:	08056368 	.word	0x08056368
 80297cc:	20008640 	.word	0x20008640
 80297d0:	08056380 	.word	0x08056380
 80297d4:	20008760 	.word	0x20008760
 80297d8:	20008644 	.word	0x20008644
 80297dc:	08056164 	.word	0x08056164
 80297e0:	0802a519 	.word	0x0802a519
 80297e4:	20008960 	.word	0x20008960
 80297e8:	08056188 	.word	0x08056188
 80297ec:	0802a5b1 	.word	0x0802a5b1
 80297f0:	200088ec 	.word	0x200088ec
 80297f4:	080561ac 	.word	0x080561ac
 80297f8:	0802a7b5 	.word	0x0802a7b5
 80297fc:	200086b0 	.word	0x200086b0
 8029800:	080561d0 	.word	0x080561d0
 8029804:	0802a89d 	.word	0x0802a89d
 8029808:	2000884c 	.word	0x2000884c
 802980c:	080561f4 	.word	0x080561f4
 8029810:	0802abcd 	.word	0x0802abcd
 8029814:	20008844 	.word	0x20008844
 8029818:	08056218 	.word	0x08056218
 802981c:	0802ac09 	.word	0x0802ac09
 8029820:	20008804 	.word	0x20008804
 8029824:	0805623c 	.word	0x0805623c
 8029828:	0802acbd 	.word	0x0802acbd
 802982c:	20008638 	.word	0x20008638
 8029830:	08056260 	.word	0x08056260
 8029834:	0802aea1 	.word	0x0802aea1
 8029838:	2000864c 	.word	0x2000864c
 802983c:	08056284 	.word	0x08056284
 8029840:	0802b019 	.word	0x0802b019
 8029844:	20008a08 	.word	0x20008a08
 8029848:	080562a8 	.word	0x080562a8
 802984c:	0802b125 	.word	0x0802b125
 8029850:	200088e8 	.word	0x200088e8
 8029854:	080562cc 	.word	0x080562cc
 8029858:	0802b21d 	.word	0x0802b21d
 802985c:	20008808 	.word	0x20008808
 8029860:	080562f0 	.word	0x080562f0
 8029864:	0802b2b9 	.word	0x0802b2b9
 8029868:	20008840 	.word	0x20008840
 802986c:	08056314 	.word	0x08056314
 8029870:	08028f39 	.word	0x08028f39
 8029874:	2000882c 	.word	0x2000882c

08029878 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8029878:	b580      	push	{r7, lr}
 802987a:	b0aa      	sub	sp, #168	; 0xa8
 802987c:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 802987e:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8029882:	2234      	movs	r2, #52	; 0x34
 8029884:	2100      	movs	r1, #0
 8029886:	4618      	mov	r0, r3
 8029888:	f016 f94a 	bl	803fb20 <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 802988c:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8029890:	2200      	movs	r2, #0
 8029892:	601a      	str	r2, [r3, #0]
 8029894:	605a      	str	r2, [r3, #4]
 8029896:	609a      	str	r2, [r3, #8]
 8029898:	60da      	str	r2, [r3, #12]
 802989a:	611a      	str	r2, [r3, #16]
    RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = { 0 };
 802989c:	f107 0308 	add.w	r3, r7, #8
 80298a0:	2258      	movs	r2, #88	; 0x58
 80298a2:	2100      	movs	r1, #0
 80298a4:	4618      	mov	r0, r3
 80298a6:	f016 f93b 	bl	803fb20 <memset>

    /** Configure the main internal regulator output voltage
     */
    __HAL_RCC_PWR_CLK_ENABLE();
 80298aa:	2300      	movs	r3, #0
 80298ac:	607b      	str	r3, [r7, #4]
 80298ae:	4b3e      	ldr	r3, [pc, #248]	; (80299a8 <SystemClock_Config+0x130>)
 80298b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80298b2:	4a3d      	ldr	r2, [pc, #244]	; (80299a8 <SystemClock_Config+0x130>)
 80298b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80298b8:	6413      	str	r3, [r2, #64]	; 0x40
 80298ba:	4b3b      	ldr	r3, [pc, #236]	; (80299a8 <SystemClock_Config+0x130>)
 80298bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80298be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80298c2:	607b      	str	r3, [r7, #4]
 80298c4:	687b      	ldr	r3, [r7, #4]
    __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80298c6:	2300      	movs	r3, #0
 80298c8:	603b      	str	r3, [r7, #0]
 80298ca:	4b38      	ldr	r3, [pc, #224]	; (80299ac <SystemClock_Config+0x134>)
 80298cc:	681b      	ldr	r3, [r3, #0]
 80298ce:	4a37      	ldr	r2, [pc, #220]	; (80299ac <SystemClock_Config+0x134>)
 80298d0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80298d4:	6013      	str	r3, [r2, #0]
 80298d6:	4b35      	ldr	r3, [pc, #212]	; (80299ac <SystemClock_Config+0x134>)
 80298d8:	681b      	ldr	r3, [r3, #0]
 80298da:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80298de:	603b      	str	r3, [r7, #0]
 80298e0:	683b      	ldr	r3, [r7, #0]
    /** Initializes the CPU, AHB and APB busses clocks
     */
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI | RCC_OSCILLATORTYPE_HSE
 80298e2:	230d      	movs	r3, #13
 80298e4:	677b      	str	r3, [r7, #116]	; 0x74
            | RCC_OSCILLATORTYPE_LSE;
    RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80298e6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80298ea:	67bb      	str	r3, [r7, #120]	; 0x78
    RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80298ec:	2301      	movs	r3, #1
 80298ee:	67fb      	str	r3, [r7, #124]	; 0x7c
    RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80298f0:	2301      	movs	r3, #1
 80298f2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80298f6:	2302      	movs	r3, #2
 80298f8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80298fc:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8029900:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    RCC_OscInitStruct.PLL.PLLM = 4;
 8029904:	2304      	movs	r3, #4
 8029906:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    RCC_OscInitStruct.PLL.PLLN = 100;
 802990a:	2364      	movs	r3, #100	; 0x64
 802990c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8029910:	2302      	movs	r3, #2
 8029912:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    RCC_OscInitStruct.PLL.PLLQ = 4;
 8029916:	2304      	movs	r3, #4
 8029918:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    RCC_OscInitStruct.PLL.PLLR = 2;
 802991c:	2302      	movs	r3, #2
 802991e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8029922:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8029926:	4618      	mov	r0, r3
 8029928:	f00a ffb6 	bl	8034898 <HAL_RCC_OscConfig>
 802992c:	4603      	mov	r3, r0
 802992e:	2b00      	cmp	r3, #0
 8029930:	d001      	beq.n	8029936 <SystemClock_Config+0xbe>
            {
        Error_Handler();
 8029932:	f001 fd41 	bl	802b3b8 <Error_Handler>
    }
    /** Initializes the CPU, AHB and APB busses clocks
     */
    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8029936:	230f      	movs	r3, #15
 8029938:	663b      	str	r3, [r7, #96]	; 0x60
            | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 802993a:	2302      	movs	r3, #2
 802993c:	667b      	str	r3, [r7, #100]	; 0x64
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 802993e:	2300      	movs	r3, #0
 8029940:	66bb      	str	r3, [r7, #104]	; 0x68
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8029942:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8029946:	66fb      	str	r3, [r7, #108]	; 0x6c
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8029948:	2300      	movs	r3, #0
 802994a:	673b      	str	r3, [r7, #112]	; 0x70

    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 802994c:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8029950:	2103      	movs	r1, #3
 8029952:	4618      	mov	r0, r3
 8029954:	f00a f8f0 	bl	8033b38 <HAL_RCC_ClockConfig>
 8029958:	4603      	mov	r3, r0
 802995a:	2b00      	cmp	r3, #0
 802995c:	d001      	beq.n	8029962 <SystemClock_Config+0xea>
            {
        Error_Handler();
 802995e:	f001 fd2b 	bl	802b3b8 <Error_Handler>
    }
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S_APB1 | RCC_PERIPHCLK_RTC
 8029962:	2329      	movs	r3, #41	; 0x29
 8029964:	60bb      	str	r3, [r7, #8]
            | RCC_PERIPHCLK_CLK48;
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 256;
 8029966:	f44f 7380 	mov.w	r3, #256	; 0x100
 802996a:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLLI2S.PLLI2SM = 8;
 802996c:	2308      	movs	r3, #8
 802996e:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 5;
 8029970:	2305      	movs	r3, #5
 8029972:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SQ = 2;
 8029974:	2302      	movs	r3, #2
 8029976:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8029978:	f44f 7380 	mov.w	r3, #256	; 0x100
 802997c:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 802997e:	2300      	movs	r3, #0
 8029980:	63bb      	str	r3, [r7, #56]	; 0x38
    PeriphClkInitStruct.PLLI2SSelection = RCC_PLLI2SCLKSOURCE_PLLSRC;
 8029982:	2300      	movs	r3, #0
 8029984:	65bb      	str	r3, [r7, #88]	; 0x58
    PeriphClkInitStruct.I2sApb1ClockSelection = RCC_I2SAPB1CLKSOURCE_PLLI2S;
 8029986:	2300      	movs	r3, #0
 8029988:	627b      	str	r3, [r7, #36]	; 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 802998a:	f107 0308 	add.w	r3, r7, #8
 802998e:	4618      	mov	r0, r3
 8029990:	f00a faf6 	bl	8033f80 <HAL_RCCEx_PeriphCLKConfig>
 8029994:	4603      	mov	r3, r0
 8029996:	2b00      	cmp	r3, #0
 8029998:	d001      	beq.n	802999e <SystemClock_Config+0x126>
            {
        Error_Handler();
 802999a:	f001 fd0d 	bl	802b3b8 <Error_Handler>
    }
}
 802999e:	bf00      	nop
 80299a0:	37a8      	adds	r7, #168	; 0xa8
 80299a2:	46bd      	mov	sp, r7
 80299a4:	bd80      	pop	{r7, pc}
 80299a6:	bf00      	nop
 80299a8:	40023800 	.word	0x40023800
 80299ac:	40007000 	.word	0x40007000

080299b0 <MX_ADC1_Init>:
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void)
{
 80299b0:	b580      	push	{r7, lr}
 80299b2:	b084      	sub	sp, #16
 80299b4:	af00      	add	r7, sp, #0

    /* USER CODE BEGIN ADC1_Init 0 */

    /* USER CODE END ADC1_Init 0 */

    ADC_ChannelConfTypeDef sConfig = { 0 };
 80299b6:	463b      	mov	r3, r7
 80299b8:	2200      	movs	r2, #0
 80299ba:	601a      	str	r2, [r3, #0]
 80299bc:	605a      	str	r2, [r3, #4]
 80299be:	609a      	str	r2, [r3, #8]
 80299c0:	60da      	str	r2, [r3, #12]
    /* USER CODE BEGIN ADC1_Init 1 */

    /* USER CODE END ADC1_Init 1 */
    /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
     */
    hadc1.Instance = ADC1;
 80299c2:	4b21      	ldr	r3, [pc, #132]	; (8029a48 <MX_ADC1_Init+0x98>)
 80299c4:	4a21      	ldr	r2, [pc, #132]	; (8029a4c <MX_ADC1_Init+0x9c>)
 80299c6:	601a      	str	r2, [r3, #0]
    hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80299c8:	4b1f      	ldr	r3, [pc, #124]	; (8029a48 <MX_ADC1_Init+0x98>)
 80299ca:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80299ce:	605a      	str	r2, [r3, #4]
    hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80299d0:	4b1d      	ldr	r3, [pc, #116]	; (8029a48 <MX_ADC1_Init+0x98>)
 80299d2:	2200      	movs	r2, #0
 80299d4:	609a      	str	r2, [r3, #8]
    hadc1.Init.ScanConvMode = DISABLE;
 80299d6:	4b1c      	ldr	r3, [pc, #112]	; (8029a48 <MX_ADC1_Init+0x98>)
 80299d8:	2200      	movs	r2, #0
 80299da:	611a      	str	r2, [r3, #16]
    hadc1.Init.ContinuousConvMode = ENABLE;
 80299dc:	4b1a      	ldr	r3, [pc, #104]	; (8029a48 <MX_ADC1_Init+0x98>)
 80299de:	2201      	movs	r2, #1
 80299e0:	761a      	strb	r2, [r3, #24]
    hadc1.Init.DiscontinuousConvMode = DISABLE;
 80299e2:	4b19      	ldr	r3, [pc, #100]	; (8029a48 <MX_ADC1_Init+0x98>)
 80299e4:	2200      	movs	r2, #0
 80299e6:	f883 2020 	strb.w	r2, [r3, #32]
    hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80299ea:	4b17      	ldr	r3, [pc, #92]	; (8029a48 <MX_ADC1_Init+0x98>)
 80299ec:	2200      	movs	r2, #0
 80299ee:	62da      	str	r2, [r3, #44]	; 0x2c
    hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80299f0:	4b15      	ldr	r3, [pc, #84]	; (8029a48 <MX_ADC1_Init+0x98>)
 80299f2:	4a17      	ldr	r2, [pc, #92]	; (8029a50 <MX_ADC1_Init+0xa0>)
 80299f4:	629a      	str	r2, [r3, #40]	; 0x28
    hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80299f6:	4b14      	ldr	r3, [pc, #80]	; (8029a48 <MX_ADC1_Init+0x98>)
 80299f8:	2200      	movs	r2, #0
 80299fa:	60da      	str	r2, [r3, #12]
    hadc1.Init.NbrOfConversion = 1;
 80299fc:	4b12      	ldr	r3, [pc, #72]	; (8029a48 <MX_ADC1_Init+0x98>)
 80299fe:	2201      	movs	r2, #1
 8029a00:	61da      	str	r2, [r3, #28]
    hadc1.Init.DMAContinuousRequests = ENABLE;
 8029a02:	4b11      	ldr	r3, [pc, #68]	; (8029a48 <MX_ADC1_Init+0x98>)
 8029a04:	2201      	movs	r2, #1
 8029a06:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8029a0a:	4b0f      	ldr	r3, [pc, #60]	; (8029a48 <MX_ADC1_Init+0x98>)
 8029a0c:	2200      	movs	r2, #0
 8029a0e:	615a      	str	r2, [r3, #20]
    if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8029a10:	480d      	ldr	r0, [pc, #52]	; (8029a48 <MX_ADC1_Init+0x98>)
 8029a12:	f002 fc81 	bl	802c318 <HAL_ADC_Init>
 8029a16:	4603      	mov	r3, r0
 8029a18:	2b00      	cmp	r3, #0
 8029a1a:	d001      	beq.n	8029a20 <MX_ADC1_Init+0x70>
            {
        Error_Handler();
 8029a1c:	f001 fccc 	bl	802b3b8 <Error_Handler>
    }
    /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
     */
    sConfig.Channel = ADC_CHANNEL_9;
 8029a20:	2309      	movs	r3, #9
 8029a22:	603b      	str	r3, [r7, #0]
    sConfig.Rank = 1;
 8029a24:	2301      	movs	r3, #1
 8029a26:	607b      	str	r3, [r7, #4]
    sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 8029a28:	2301      	movs	r3, #1
 8029a2a:	60bb      	str	r3, [r7, #8]
    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8029a2c:	463b      	mov	r3, r7
 8029a2e:	4619      	mov	r1, r3
 8029a30:	4805      	ldr	r0, [pc, #20]	; (8029a48 <MX_ADC1_Init+0x98>)
 8029a32:	f002 fd93 	bl	802c55c <HAL_ADC_ConfigChannel>
 8029a36:	4603      	mov	r3, r0
 8029a38:	2b00      	cmp	r3, #0
 8029a3a:	d001      	beq.n	8029a40 <MX_ADC1_Init+0x90>
            {
        Error_Handler();
 8029a3c:	f001 fcbc 	bl	802b3b8 <Error_Handler>
    }
    /* USER CODE BEGIN ADC1_Init 2 */

    /* USER CODE END ADC1_Init 2 */

}
 8029a40:	bf00      	nop
 8029a42:	3710      	adds	r7, #16
 8029a44:	46bd      	mov	sp, r7
 8029a46:	bd80      	pop	{r7, pc}
 8029a48:	200086b8 	.word	0x200086b8
 8029a4c:	40012000 	.word	0x40012000
 8029a50:	0f000001 	.word	0x0f000001

08029a54 <MX_AES_Init>:
 * @brief AES Initialization Function
 * @param None
 * @retval None
 */
static void MX_AES_Init(void)
{
 8029a54:	b580      	push	{r7, lr}
 8029a56:	af00      	add	r7, sp, #0
    /* USER CODE END AES_Init 0 */

    /* USER CODE BEGIN AES_Init 1 */

    /* USER CODE END AES_Init 1 */
    hcryp.Instance = AES;
 8029a58:	4b0f      	ldr	r3, [pc, #60]	; (8029a98 <MX_AES_Init+0x44>)
 8029a5a:	4a10      	ldr	r2, [pc, #64]	; (8029a9c <MX_AES_Init+0x48>)
 8029a5c:	601a      	str	r2, [r3, #0]
    hcryp.Init.DataType = CRYP_DATATYPE_8B;
 8029a5e:	4b0e      	ldr	r3, [pc, #56]	; (8029a98 <MX_AES_Init+0x44>)
 8029a60:	2204      	movs	r2, #4
 8029a62:	605a      	str	r2, [r3, #4]
    hcryp.Init.KeySize = CRYP_KEYSIZE_128B;
 8029a64:	4b0c      	ldr	r3, [pc, #48]	; (8029a98 <MX_AES_Init+0x44>)
 8029a66:	2200      	movs	r2, #0
 8029a68:	609a      	str	r2, [r3, #8]
    hcryp.Init.pKey = (uint32_t*) pKeyAES;
 8029a6a:	4b0b      	ldr	r3, [pc, #44]	; (8029a98 <MX_AES_Init+0x44>)
 8029a6c:	4a0c      	ldr	r2, [pc, #48]	; (8029aa0 <MX_AES_Init+0x4c>)
 8029a6e:	60da      	str	r2, [r3, #12]
    hcryp.Init.Algorithm = CRYP_AES_ECB;
 8029a70:	4b09      	ldr	r3, [pc, #36]	; (8029a98 <MX_AES_Init+0x44>)
 8029a72:	2200      	movs	r2, #0
 8029a74:	615a      	str	r2, [r3, #20]
    hcryp.Init.DataWidthUnit = CRYP_DATAWIDTHUNIT_BYTE;
 8029a76:	4b08      	ldr	r3, [pc, #32]	; (8029a98 <MX_AES_Init+0x44>)
 8029a78:	2201      	movs	r2, #1
 8029a7a:	625a      	str	r2, [r3, #36]	; 0x24
    hcryp.Init.KeyIVConfigSkip = CRYP_KEYIVCONFIG_ALWAYS;
 8029a7c:	4b06      	ldr	r3, [pc, #24]	; (8029a98 <MX_AES_Init+0x44>)
 8029a7e:	2200      	movs	r2, #0
 8029a80:	629a      	str	r2, [r3, #40]	; 0x28
    if (HAL_CRYP_Init(&hcryp) != HAL_OK)
 8029a82:	4805      	ldr	r0, [pc, #20]	; (8029a98 <MX_AES_Init+0x44>)
 8029a84:	f003 ffff 	bl	802da86 <HAL_CRYP_Init>
 8029a88:	4603      	mov	r3, r0
 8029a8a:	2b00      	cmp	r3, #0
 8029a8c:	d001      	beq.n	8029a92 <MX_AES_Init+0x3e>
            {
        Error_Handler();
 8029a8e:	f001 fc93 	bl	802b3b8 <Error_Handler>
    }
    /* USER CODE BEGIN AES_Init 2 */

    /* USER CODE END AES_Init 2 */

}
 8029a92:	bf00      	nop
 8029a94:	bd80      	pop	{r7, pc}
 8029a96:	bf00      	nop
 8029a98:	20008964 	.word	0x20008964
 8029a9c:	50060000 	.word	0x50060000
 8029aa0:	08056154 	.word	0x08056154

08029aa4 <MX_CAN1_Init>:
 * @brief CAN1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_CAN1_Init(void)
{
 8029aa4:	b580      	push	{r7, lr}
 8029aa6:	af00      	add	r7, sp, #0
    /* USER CODE END CAN1_Init 0 */

    /* USER CODE BEGIN CAN1_Init 1 */

    /* USER CODE END CAN1_Init 1 */
    hcan1.Instance = CAN1;
 8029aa8:	4b17      	ldr	r3, [pc, #92]	; (8029b08 <MX_CAN1_Init+0x64>)
 8029aaa:	4a18      	ldr	r2, [pc, #96]	; (8029b0c <MX_CAN1_Init+0x68>)
 8029aac:	601a      	str	r2, [r3, #0]
    hcan1.Init.Prescaler = 10;
 8029aae:	4b16      	ldr	r3, [pc, #88]	; (8029b08 <MX_CAN1_Init+0x64>)
 8029ab0:	220a      	movs	r2, #10
 8029ab2:	605a      	str	r2, [r3, #4]
    hcan1.Init.Mode = CAN_MODE_NORMAL;
 8029ab4:	4b14      	ldr	r3, [pc, #80]	; (8029b08 <MX_CAN1_Init+0x64>)
 8029ab6:	2200      	movs	r2, #0
 8029ab8:	609a      	str	r2, [r3, #8]
    hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8029aba:	4b13      	ldr	r3, [pc, #76]	; (8029b08 <MX_CAN1_Init+0x64>)
 8029abc:	2200      	movs	r2, #0
 8029abe:	60da      	str	r2, [r3, #12]
    hcan1.Init.TimeSeg1 = CAN_BS1_8TQ;
 8029ac0:	4b11      	ldr	r3, [pc, #68]	; (8029b08 <MX_CAN1_Init+0x64>)
 8029ac2:	f44f 22e0 	mov.w	r2, #458752	; 0x70000
 8029ac6:	611a      	str	r2, [r3, #16]
    hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8029ac8:	4b0f      	ldr	r3, [pc, #60]	; (8029b08 <MX_CAN1_Init+0x64>)
 8029aca:	2200      	movs	r2, #0
 8029acc:	615a      	str	r2, [r3, #20]
    hcan1.Init.TimeTriggeredMode = DISABLE;
 8029ace:	4b0e      	ldr	r3, [pc, #56]	; (8029b08 <MX_CAN1_Init+0x64>)
 8029ad0:	2200      	movs	r2, #0
 8029ad2:	761a      	strb	r2, [r3, #24]
    hcan1.Init.AutoBusOff = ENABLE;
 8029ad4:	4b0c      	ldr	r3, [pc, #48]	; (8029b08 <MX_CAN1_Init+0x64>)
 8029ad6:	2201      	movs	r2, #1
 8029ad8:	765a      	strb	r2, [r3, #25]
    hcan1.Init.AutoWakeUp = DISABLE;
 8029ada:	4b0b      	ldr	r3, [pc, #44]	; (8029b08 <MX_CAN1_Init+0x64>)
 8029adc:	2200      	movs	r2, #0
 8029ade:	769a      	strb	r2, [r3, #26]
    hcan1.Init.AutoRetransmission = DISABLE;
 8029ae0:	4b09      	ldr	r3, [pc, #36]	; (8029b08 <MX_CAN1_Init+0x64>)
 8029ae2:	2200      	movs	r2, #0
 8029ae4:	76da      	strb	r2, [r3, #27]
    hcan1.Init.ReceiveFifoLocked = DISABLE;
 8029ae6:	4b08      	ldr	r3, [pc, #32]	; (8029b08 <MX_CAN1_Init+0x64>)
 8029ae8:	2200      	movs	r2, #0
 8029aea:	771a      	strb	r2, [r3, #28]
    hcan1.Init.TransmitFifoPriority = DISABLE;
 8029aec:	4b06      	ldr	r3, [pc, #24]	; (8029b08 <MX_CAN1_Init+0x64>)
 8029aee:	2200      	movs	r2, #0
 8029af0:	775a      	strb	r2, [r3, #29]
    if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8029af2:	4805      	ldr	r0, [pc, #20]	; (8029b08 <MX_CAN1_Init+0x64>)
 8029af4:	f002 ffe2 	bl	802cabc <HAL_CAN_Init>
 8029af8:	4603      	mov	r3, r0
 8029afa:	2b00      	cmp	r3, #0
 8029afc:	d001      	beq.n	8029b02 <MX_CAN1_Init+0x5e>
            {
        Error_Handler();
 8029afe:	f001 fc5b 	bl	802b3b8 <Error_Handler>
    }
    /* USER CODE BEGIN CAN1_Init 2 */

    /* USER CODE END CAN1_Init 2 */

}
 8029b02:	bf00      	nop
 8029b04:	bd80      	pop	{r7, pc}
 8029b06:	bf00      	nop
 8029b08:	20008934 	.word	0x20008934
 8029b0c:	40006400 	.word	0x40006400

08029b10 <MX_CRC_Init>:
 * @brief CRC Initialization Function
 * @param None
 * @retval None
 */
static void MX_CRC_Init(void)
{
 8029b10:	b580      	push	{r7, lr}
 8029b12:	af00      	add	r7, sp, #0
    /* USER CODE END CRC_Init 0 */

    /* USER CODE BEGIN CRC_Init 1 */

    /* USER CODE END CRC_Init 1 */
    hcrc.Instance = CRC;
 8029b14:	4b06      	ldr	r3, [pc, #24]	; (8029b30 <MX_CRC_Init+0x20>)
 8029b16:	4a07      	ldr	r2, [pc, #28]	; (8029b34 <MX_CRC_Init+0x24>)
 8029b18:	601a      	str	r2, [r3, #0]
    if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8029b1a:	4805      	ldr	r0, [pc, #20]	; (8029b30 <MX_CRC_Init+0x20>)
 8029b1c:	f003 ff97 	bl	802da4e <HAL_CRC_Init>
 8029b20:	4603      	mov	r3, r0
 8029b22:	2b00      	cmp	r3, #0
 8029b24:	d001      	beq.n	8029b2a <MX_CRC_Init+0x1a>
            {
        Error_Handler();
 8029b26:	f001 fc47 	bl	802b3b8 <Error_Handler>
    }
    /* USER CODE BEGIN CRC_Init 2 */

    /* USER CODE END CRC_Init 2 */

}
 8029b2a:	bf00      	nop
 8029b2c:	bd80      	pop	{r7, pc}
 8029b2e:	bf00      	nop
 8029b30:	200085dc 	.word	0x200085dc
 8029b34:	40023000 	.word	0x40023000

08029b38 <MX_I2C1_Init>:
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void)
{
 8029b38:	b580      	push	{r7, lr}
 8029b3a:	af00      	add	r7, sp, #0
    /* USER CODE END I2C1_Init 0 */

    /* USER CODE BEGIN I2C1_Init 1 */

    /* USER CODE END I2C1_Init 1 */
    hi2c1.Instance = I2C1;
 8029b3c:	4b1b      	ldr	r3, [pc, #108]	; (8029bac <MX_I2C1_Init+0x74>)
 8029b3e:	4a1c      	ldr	r2, [pc, #112]	; (8029bb0 <MX_I2C1_Init+0x78>)
 8029b40:	601a      	str	r2, [r3, #0]
    hi2c1.Init.ClockSpeed = 100000;
 8029b42:	4b1a      	ldr	r3, [pc, #104]	; (8029bac <MX_I2C1_Init+0x74>)
 8029b44:	4a1b      	ldr	r2, [pc, #108]	; (8029bb4 <MX_I2C1_Init+0x7c>)
 8029b46:	605a      	str	r2, [r3, #4]
    hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8029b48:	4b18      	ldr	r3, [pc, #96]	; (8029bac <MX_I2C1_Init+0x74>)
 8029b4a:	2200      	movs	r2, #0
 8029b4c:	609a      	str	r2, [r3, #8]
    hi2c1.Init.OwnAddress1 = 0;
 8029b4e:	4b17      	ldr	r3, [pc, #92]	; (8029bac <MX_I2C1_Init+0x74>)
 8029b50:	2200      	movs	r2, #0
 8029b52:	60da      	str	r2, [r3, #12]
    hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8029b54:	4b15      	ldr	r3, [pc, #84]	; (8029bac <MX_I2C1_Init+0x74>)
 8029b56:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8029b5a:	611a      	str	r2, [r3, #16]
    hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8029b5c:	4b13      	ldr	r3, [pc, #76]	; (8029bac <MX_I2C1_Init+0x74>)
 8029b5e:	2200      	movs	r2, #0
 8029b60:	615a      	str	r2, [r3, #20]
    hi2c1.Init.OwnAddress2 = 0;
 8029b62:	4b12      	ldr	r3, [pc, #72]	; (8029bac <MX_I2C1_Init+0x74>)
 8029b64:	2200      	movs	r2, #0
 8029b66:	619a      	str	r2, [r3, #24]
    hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8029b68:	4b10      	ldr	r3, [pc, #64]	; (8029bac <MX_I2C1_Init+0x74>)
 8029b6a:	2200      	movs	r2, #0
 8029b6c:	61da      	str	r2, [r3, #28]
    hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8029b6e:	4b0f      	ldr	r3, [pc, #60]	; (8029bac <MX_I2C1_Init+0x74>)
 8029b70:	2200      	movs	r2, #0
 8029b72:	621a      	str	r2, [r3, #32]
    if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8029b74:	480d      	ldr	r0, [pc, #52]	; (8029bac <MX_I2C1_Init+0x74>)
 8029b76:	f006 fadf 	bl	8030138 <HAL_I2C_Init>
 8029b7a:	4603      	mov	r3, r0
 8029b7c:	2b00      	cmp	r3, #0
 8029b7e:	d001      	beq.n	8029b84 <MX_I2C1_Init+0x4c>
            {
        Error_Handler();
 8029b80:	f001 fc1a 	bl	802b3b8 <Error_Handler>
    }
    /** Configure Analogue filter
     */
    if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8029b84:	2100      	movs	r1, #0
 8029b86:	4809      	ldr	r0, [pc, #36]	; (8029bac <MX_I2C1_Init+0x74>)
 8029b88:	f009 f943 	bl	8032e12 <HAL_I2CEx_ConfigAnalogFilter>
 8029b8c:	4603      	mov	r3, r0
 8029b8e:	2b00      	cmp	r3, #0
 8029b90:	d001      	beq.n	8029b96 <MX_I2C1_Init+0x5e>
            {
        Error_Handler();
 8029b92:	f001 fc11 	bl	802b3b8 <Error_Handler>
    }
    /** Configure Digital filter
     */
    if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8029b96:	2100      	movs	r1, #0
 8029b98:	4804      	ldr	r0, [pc, #16]	; (8029bac <MX_I2C1_Init+0x74>)
 8029b9a:	f009 f976 	bl	8032e8a <HAL_I2CEx_ConfigDigitalFilter>
 8029b9e:	4603      	mov	r3, r0
 8029ba0:	2b00      	cmp	r3, #0
 8029ba2:	d001      	beq.n	8029ba8 <MX_I2C1_Init+0x70>
            {
        Error_Handler();
 8029ba4:	f001 fc08 	bl	802b3b8 <Error_Handler>
    }
    /* USER CODE BEGIN I2C1_Init 2 */

    /* USER CODE END I2C1_Init 2 */

}
 8029ba8:	bf00      	nop
 8029baa:	bd80      	pop	{r7, pc}
 8029bac:	20008534 	.word	0x20008534
 8029bb0:	40005400 	.word	0x40005400
 8029bb4:	000186a0 	.word	0x000186a0

08029bb8 <MX_I2C2_Init>:
 * @brief I2C2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C2_Init(void)
{
 8029bb8:	b580      	push	{r7, lr}
 8029bba:	af00      	add	r7, sp, #0
    /* USER CODE END I2C2_Init 0 */

    /* USER CODE BEGIN I2C2_Init 1 */

    /* USER CODE END I2C2_Init 1 */
    hi2c2.Instance = I2C2;
 8029bbc:	4b1b      	ldr	r3, [pc, #108]	; (8029c2c <MX_I2C2_Init+0x74>)
 8029bbe:	4a1c      	ldr	r2, [pc, #112]	; (8029c30 <MX_I2C2_Init+0x78>)
 8029bc0:	601a      	str	r2, [r3, #0]
    hi2c2.Init.ClockSpeed = 100000;
 8029bc2:	4b1a      	ldr	r3, [pc, #104]	; (8029c2c <MX_I2C2_Init+0x74>)
 8029bc4:	4a1b      	ldr	r2, [pc, #108]	; (8029c34 <MX_I2C2_Init+0x7c>)
 8029bc6:	605a      	str	r2, [r3, #4]
    hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8029bc8:	4b18      	ldr	r3, [pc, #96]	; (8029c2c <MX_I2C2_Init+0x74>)
 8029bca:	2200      	movs	r2, #0
 8029bcc:	609a      	str	r2, [r3, #8]
    hi2c2.Init.OwnAddress1 = 0;
 8029bce:	4b17      	ldr	r3, [pc, #92]	; (8029c2c <MX_I2C2_Init+0x74>)
 8029bd0:	2200      	movs	r2, #0
 8029bd2:	60da      	str	r2, [r3, #12]
    hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8029bd4:	4b15      	ldr	r3, [pc, #84]	; (8029c2c <MX_I2C2_Init+0x74>)
 8029bd6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8029bda:	611a      	str	r2, [r3, #16]
    hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8029bdc:	4b13      	ldr	r3, [pc, #76]	; (8029c2c <MX_I2C2_Init+0x74>)
 8029bde:	2200      	movs	r2, #0
 8029be0:	615a      	str	r2, [r3, #20]
    hi2c2.Init.OwnAddress2 = 0;
 8029be2:	4b12      	ldr	r3, [pc, #72]	; (8029c2c <MX_I2C2_Init+0x74>)
 8029be4:	2200      	movs	r2, #0
 8029be6:	619a      	str	r2, [r3, #24]
    hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8029be8:	4b10      	ldr	r3, [pc, #64]	; (8029c2c <MX_I2C2_Init+0x74>)
 8029bea:	2200      	movs	r2, #0
 8029bec:	61da      	str	r2, [r3, #28]
    hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8029bee:	4b0f      	ldr	r3, [pc, #60]	; (8029c2c <MX_I2C2_Init+0x74>)
 8029bf0:	2200      	movs	r2, #0
 8029bf2:	621a      	str	r2, [r3, #32]
    if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8029bf4:	480d      	ldr	r0, [pc, #52]	; (8029c2c <MX_I2C2_Init+0x74>)
 8029bf6:	f006 fa9f 	bl	8030138 <HAL_I2C_Init>
 8029bfa:	4603      	mov	r3, r0
 8029bfc:	2b00      	cmp	r3, #0
 8029bfe:	d001      	beq.n	8029c04 <MX_I2C2_Init+0x4c>
            {
        Error_Handler();
 8029c00:	f001 fbda 	bl	802b3b8 <Error_Handler>
    }
    /** Configure Analogue filter
     */
    if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8029c04:	2100      	movs	r1, #0
 8029c06:	4809      	ldr	r0, [pc, #36]	; (8029c2c <MX_I2C2_Init+0x74>)
 8029c08:	f009 f903 	bl	8032e12 <HAL_I2CEx_ConfigAnalogFilter>
 8029c0c:	4603      	mov	r3, r0
 8029c0e:	2b00      	cmp	r3, #0
 8029c10:	d001      	beq.n	8029c16 <MX_I2C2_Init+0x5e>
            {
        Error_Handler();
 8029c12:	f001 fbd1 	bl	802b3b8 <Error_Handler>
    }
    /** Configure Digital filter
     */
    if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8029c16:	2100      	movs	r1, #0
 8029c18:	4804      	ldr	r0, [pc, #16]	; (8029c2c <MX_I2C2_Init+0x74>)
 8029c1a:	f009 f936 	bl	8032e8a <HAL_I2CEx_ConfigDigitalFilter>
 8029c1e:	4603      	mov	r3, r0
 8029c20:	2b00      	cmp	r3, #0
 8029c22:	d001      	beq.n	8029c28 <MX_I2C2_Init+0x70>
            {
        Error_Handler();
 8029c24:	f001 fbc8 	bl	802b3b8 <Error_Handler>
    }
    /* USER CODE BEGIN I2C2_Init 2 */

    /* USER CODE END I2C2_Init 2 */

}
 8029c28:	bf00      	nop
 8029c2a:	bd80      	pop	{r7, pc}
 8029c2c:	200085e4 	.word	0x200085e4
 8029c30:	40005800 	.word	0x40005800
 8029c34:	000186a0 	.word	0x000186a0

08029c38 <MX_I2C3_Init>:
 * @brief I2C3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C3_Init(void)
{
 8029c38:	b580      	push	{r7, lr}
 8029c3a:	af00      	add	r7, sp, #0
    /* USER CODE END I2C3_Init 0 */

    /* USER CODE BEGIN I2C3_Init 1 */

    /* USER CODE END I2C3_Init 1 */
    hi2c3.Instance = I2C3;
 8029c3c:	4b1b      	ldr	r3, [pc, #108]	; (8029cac <MX_I2C3_Init+0x74>)
 8029c3e:	4a1c      	ldr	r2, [pc, #112]	; (8029cb0 <MX_I2C3_Init+0x78>)
 8029c40:	601a      	str	r2, [r3, #0]
    hi2c3.Init.ClockSpeed = 100000;
 8029c42:	4b1a      	ldr	r3, [pc, #104]	; (8029cac <MX_I2C3_Init+0x74>)
 8029c44:	4a1b      	ldr	r2, [pc, #108]	; (8029cb4 <MX_I2C3_Init+0x7c>)
 8029c46:	605a      	str	r2, [r3, #4]
    hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8029c48:	4b18      	ldr	r3, [pc, #96]	; (8029cac <MX_I2C3_Init+0x74>)
 8029c4a:	2200      	movs	r2, #0
 8029c4c:	609a      	str	r2, [r3, #8]
    hi2c3.Init.OwnAddress1 = 0;
 8029c4e:	4b17      	ldr	r3, [pc, #92]	; (8029cac <MX_I2C3_Init+0x74>)
 8029c50:	2200      	movs	r2, #0
 8029c52:	60da      	str	r2, [r3, #12]
    hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8029c54:	4b15      	ldr	r3, [pc, #84]	; (8029cac <MX_I2C3_Init+0x74>)
 8029c56:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8029c5a:	611a      	str	r2, [r3, #16]
    hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8029c5c:	4b13      	ldr	r3, [pc, #76]	; (8029cac <MX_I2C3_Init+0x74>)
 8029c5e:	2200      	movs	r2, #0
 8029c60:	615a      	str	r2, [r3, #20]
    hi2c3.Init.OwnAddress2 = 0;
 8029c62:	4b12      	ldr	r3, [pc, #72]	; (8029cac <MX_I2C3_Init+0x74>)
 8029c64:	2200      	movs	r2, #0
 8029c66:	619a      	str	r2, [r3, #24]
    hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8029c68:	4b10      	ldr	r3, [pc, #64]	; (8029cac <MX_I2C3_Init+0x74>)
 8029c6a:	2200      	movs	r2, #0
 8029c6c:	61da      	str	r2, [r3, #28]
    hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8029c6e:	4b0f      	ldr	r3, [pc, #60]	; (8029cac <MX_I2C3_Init+0x74>)
 8029c70:	2200      	movs	r2, #0
 8029c72:	621a      	str	r2, [r3, #32]
    if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8029c74:	480d      	ldr	r0, [pc, #52]	; (8029cac <MX_I2C3_Init+0x74>)
 8029c76:	f006 fa5f 	bl	8030138 <HAL_I2C_Init>
 8029c7a:	4603      	mov	r3, r0
 8029c7c:	2b00      	cmp	r3, #0
 8029c7e:	d001      	beq.n	8029c84 <MX_I2C3_Init+0x4c>
            {
        Error_Handler();
 8029c80:	f001 fb9a 	bl	802b3b8 <Error_Handler>
    }
    /** Configure Analogue filter
     */
    if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8029c84:	2100      	movs	r1, #0
 8029c86:	4809      	ldr	r0, [pc, #36]	; (8029cac <MX_I2C3_Init+0x74>)
 8029c88:	f009 f8c3 	bl	8032e12 <HAL_I2CEx_ConfigAnalogFilter>
 8029c8c:	4603      	mov	r3, r0
 8029c8e:	2b00      	cmp	r3, #0
 8029c90:	d001      	beq.n	8029c96 <MX_I2C3_Init+0x5e>
            {
        Error_Handler();
 8029c92:	f001 fb91 	bl	802b3b8 <Error_Handler>
    }
    /** Configure Digital filter
     */
    if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8029c96:	2100      	movs	r1, #0
 8029c98:	4804      	ldr	r0, [pc, #16]	; (8029cac <MX_I2C3_Init+0x74>)
 8029c9a:	f009 f8f6 	bl	8032e8a <HAL_I2CEx_ConfigDigitalFilter>
 8029c9e:	4603      	mov	r3, r0
 8029ca0:	2b00      	cmp	r3, #0
 8029ca2:	d001      	beq.n	8029ca8 <MX_I2C3_Init+0x70>
            {
        Error_Handler();
 8029ca4:	f001 fb88 	bl	802b3b8 <Error_Handler>
    }
    /* USER CODE BEGIN I2C3_Init 2 */

    /* USER CODE END I2C3_Init 2 */

}
 8029ca8:	bf00      	nop
 8029caa:	bd80      	pop	{r7, pc}
 8029cac:	200084dc 	.word	0x200084dc
 8029cb0:	40005c00 	.word	0x40005c00
 8029cb4:	000186a0 	.word	0x000186a0

08029cb8 <MX_I2S3_Init>:
 * @brief I2S3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2S3_Init(void)
{
 8029cb8:	b580      	push	{r7, lr}
 8029cba:	af00      	add	r7, sp, #0
    /* USER CODE END I2S3_Init 0 */

    /* USER CODE BEGIN I2S3_Init 1 */

    /* USER CODE END I2S3_Init 1 */
    hi2s3.Instance = SPI3;
 8029cbc:	4b13      	ldr	r3, [pc, #76]	; (8029d0c <MX_I2S3_Init+0x54>)
 8029cbe:	4a14      	ldr	r2, [pc, #80]	; (8029d10 <MX_I2S3_Init+0x58>)
 8029cc0:	601a      	str	r2, [r3, #0]
    hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8029cc2:	4b12      	ldr	r3, [pc, #72]	; (8029d0c <MX_I2S3_Init+0x54>)
 8029cc4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8029cc8:	605a      	str	r2, [r3, #4]
    hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8029cca:	4b10      	ldr	r3, [pc, #64]	; (8029d0c <MX_I2S3_Init+0x54>)
 8029ccc:	2200      	movs	r2, #0
 8029cce:	609a      	str	r2, [r3, #8]
    hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8029cd0:	4b0e      	ldr	r3, [pc, #56]	; (8029d0c <MX_I2S3_Init+0x54>)
 8029cd2:	2200      	movs	r2, #0
 8029cd4:	60da      	str	r2, [r3, #12]
    hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8029cd6:	4b0d      	ldr	r3, [pc, #52]	; (8029d0c <MX_I2S3_Init+0x54>)
 8029cd8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8029cdc:	611a      	str	r2, [r3, #16]
    hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_8K;
 8029cde:	4b0b      	ldr	r3, [pc, #44]	; (8029d0c <MX_I2S3_Init+0x54>)
 8029ce0:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8029ce4:	615a      	str	r2, [r3, #20]
    hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8029ce6:	4b09      	ldr	r3, [pc, #36]	; (8029d0c <MX_I2S3_Init+0x54>)
 8029ce8:	2200      	movs	r2, #0
 8029cea:	619a      	str	r2, [r3, #24]
    hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8029cec:	4b07      	ldr	r3, [pc, #28]	; (8029d0c <MX_I2S3_Init+0x54>)
 8029cee:	2200      	movs	r2, #0
 8029cf0:	61da      	str	r2, [r3, #28]
    hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8029cf2:	4b06      	ldr	r3, [pc, #24]	; (8029d0c <MX_I2S3_Init+0x54>)
 8029cf4:	2200      	movs	r2, #0
 8029cf6:	621a      	str	r2, [r3, #32]
    if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8029cf8:	4804      	ldr	r0, [pc, #16]	; (8029d0c <MX_I2S3_Init+0x54>)
 8029cfa:	f009 f905 	bl	8032f08 <HAL_I2S_Init>
 8029cfe:	4603      	mov	r3, r0
 8029d00:	2b00      	cmp	r3, #0
 8029d02:	d001      	beq.n	8029d08 <MX_I2S3_Init+0x50>
            {
        Error_Handler();
 8029d04:	f001 fb58 	bl	802b3b8 <Error_Handler>
    }
    /* USER CODE BEGIN I2S3_Init 2 */

    /* USER CODE END I2S3_Init 2 */

}
 8029d08:	bf00      	nop
 8029d0a:	bd80      	pop	{r7, pc}
 8029d0c:	200089c0 	.word	0x200089c0
 8029d10:	40003c00 	.word	0x40003c00

08029d14 <MX_IWDG_Init>:
 * @brief IWDG Initialization Function
 * @param None
 * @retval None
 */
static void MX_IWDG_Init(void)
{
 8029d14:	b580      	push	{r7, lr}
 8029d16:	af00      	add	r7, sp, #0
    /* USER CODE END IWDG_Init 0 */

    /* USER CODE BEGIN IWDG_Init 1 */

    /* USER CODE END IWDG_Init 1 */
    hiwdg.Instance = IWDG;
 8029d18:	4b09      	ldr	r3, [pc, #36]	; (8029d40 <MX_IWDG_Init+0x2c>)
 8029d1a:	4a0a      	ldr	r2, [pc, #40]	; (8029d44 <MX_IWDG_Init+0x30>)
 8029d1c:	601a      	str	r2, [r3, #0]
    hiwdg.Init.Prescaler = IWDG_PRESCALER_32;
 8029d1e:	4b08      	ldr	r3, [pc, #32]	; (8029d40 <MX_IWDG_Init+0x2c>)
 8029d20:	2203      	movs	r2, #3
 8029d22:	605a      	str	r2, [r3, #4]
    hiwdg.Init.Reload = 4095;
 8029d24:	4b06      	ldr	r3, [pc, #24]	; (8029d40 <MX_IWDG_Init+0x2c>)
 8029d26:	f640 72ff 	movw	r2, #4095	; 0xfff
 8029d2a:	609a      	str	r2, [r3, #8]
    if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8029d2c:	4804      	ldr	r0, [pc, #16]	; (8029d40 <MX_IWDG_Init+0x2c>)
 8029d2e:	f009 feb9 	bl	8033aa4 <HAL_IWDG_Init>
 8029d32:	4603      	mov	r3, r0
 8029d34:	2b00      	cmp	r3, #0
 8029d36:	d001      	beq.n	8029d3c <MX_IWDG_Init+0x28>
            {
        Error_Handler();
 8029d38:	f001 fb3e 	bl	802b3b8 <Error_Handler>
    }
    /* USER CODE BEGIN IWDG_Init 2 */

    /* USER CODE END IWDG_Init 2 */

}
 8029d3c:	bf00      	nop
 8029d3e:	bd80      	pop	{r7, pc}
 8029d40:	200085d0 	.word	0x200085d0
 8029d44:	40003000 	.word	0x40003000

08029d48 <MX_RNG_Init>:
 * @brief RNG Initialization Function
 * @param None
 * @retval None
 */
static void MX_RNG_Init(void)
{
 8029d48:	b580      	push	{r7, lr}
 8029d4a:	af00      	add	r7, sp, #0
    /* USER CODE END RNG_Init 0 */

    /* USER CODE BEGIN RNG_Init 1 */

    /* USER CODE END RNG_Init 1 */
    hrng.Instance = RNG;
 8029d4c:	4b06      	ldr	r3, [pc, #24]	; (8029d68 <MX_RNG_Init+0x20>)
 8029d4e:	4a07      	ldr	r2, [pc, #28]	; (8029d6c <MX_RNG_Init+0x24>)
 8029d50:	601a      	str	r2, [r3, #0]
    if (HAL_RNG_Init(&hrng) != HAL_OK)
 8029d52:	4805      	ldr	r0, [pc, #20]	; (8029d68 <MX_RNG_Init+0x20>)
 8029d54:	f00a ffe2 	bl	8034d1c <HAL_RNG_Init>
 8029d58:	4603      	mov	r3, r0
 8029d5a:	2b00      	cmp	r3, #0
 8029d5c:	d001      	beq.n	8029d62 <MX_RNG_Init+0x1a>
            {
        Error_Handler();
 8029d5e:	f001 fb2b 	bl	802b3b8 <Error_Handler>
    }
    /* USER CODE BEGIN RNG_Init 2 */

    /* USER CODE END RNG_Init 2 */

}
 8029d62:	bf00      	nop
 8029d64:	bd80      	pop	{r7, pc}
 8029d66:	bf00      	nop
 8029d68:	20008830 	.word	0x20008830
 8029d6c:	50060800 	.word	0x50060800

08029d70 <MX_RTC_Init>:
 * @brief RTC Initialization Function
 * @param None
 * @retval None
 */
static void MX_RTC_Init(void)
{
 8029d70:	b580      	push	{r7, lr}
 8029d72:	b086      	sub	sp, #24
 8029d74:	af00      	add	r7, sp, #0

    /* USER CODE BEGIN RTC_Init 0 */

    /* USER CODE END RTC_Init 0 */

    RTC_TimeTypeDef sTime = { 0 };
 8029d76:	1d3b      	adds	r3, r7, #4
 8029d78:	2200      	movs	r2, #0
 8029d7a:	601a      	str	r2, [r3, #0]
 8029d7c:	605a      	str	r2, [r3, #4]
 8029d7e:	609a      	str	r2, [r3, #8]
 8029d80:	60da      	str	r2, [r3, #12]
 8029d82:	611a      	str	r2, [r3, #16]
    RTC_DateTypeDef sDate = { 0 };
 8029d84:	2300      	movs	r3, #0
 8029d86:	603b      	str	r3, [r7, #0]
    /* USER CODE BEGIN RTC_Init 1 */

    /* USER CODE END RTC_Init 1 */
    /** Initialize RTC Only
     */
    hrtc.Instance = RTC;
 8029d88:	4b2a      	ldr	r3, [pc, #168]	; (8029e34 <MX_RTC_Init+0xc4>)
 8029d8a:	4a2b      	ldr	r2, [pc, #172]	; (8029e38 <MX_RTC_Init+0xc8>)
 8029d8c:	601a      	str	r2, [r3, #0]
    hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8029d8e:	4b29      	ldr	r3, [pc, #164]	; (8029e34 <MX_RTC_Init+0xc4>)
 8029d90:	2200      	movs	r2, #0
 8029d92:	605a      	str	r2, [r3, #4]
    hrtc.Init.AsynchPrediv = 127;
 8029d94:	4b27      	ldr	r3, [pc, #156]	; (8029e34 <MX_RTC_Init+0xc4>)
 8029d96:	227f      	movs	r2, #127	; 0x7f
 8029d98:	609a      	str	r2, [r3, #8]
    hrtc.Init.SynchPrediv = 255;
 8029d9a:	4b26      	ldr	r3, [pc, #152]	; (8029e34 <MX_RTC_Init+0xc4>)
 8029d9c:	22ff      	movs	r2, #255	; 0xff
 8029d9e:	60da      	str	r2, [r3, #12]
    hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8029da0:	4b24      	ldr	r3, [pc, #144]	; (8029e34 <MX_RTC_Init+0xc4>)
 8029da2:	2200      	movs	r2, #0
 8029da4:	611a      	str	r2, [r3, #16]
    hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8029da6:	4b23      	ldr	r3, [pc, #140]	; (8029e34 <MX_RTC_Init+0xc4>)
 8029da8:	2200      	movs	r2, #0
 8029daa:	615a      	str	r2, [r3, #20]
    hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8029dac:	4b21      	ldr	r3, [pc, #132]	; (8029e34 <MX_RTC_Init+0xc4>)
 8029dae:	2200      	movs	r2, #0
 8029db0:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8029db2:	4820      	ldr	r0, [pc, #128]	; (8029e34 <MX_RTC_Init+0xc4>)
 8029db4:	f00b f82b 	bl	8034e0e <HAL_RTC_Init>
 8029db8:	4603      	mov	r3, r0
 8029dba:	2b00      	cmp	r3, #0
 8029dbc:	d001      	beq.n	8029dc2 <MX_RTC_Init+0x52>
            {
        Error_Handler();
 8029dbe:	f001 fafb 	bl	802b3b8 <Error_Handler>
    }

    /* USER CODE BEGIN Check_RTC_BKUP */

    if (HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR0) != EEPROM_RESET) {
 8029dc2:	2100      	movs	r1, #0
 8029dc4:	481b      	ldr	r0, [pc, #108]	; (8029e34 <MX_RTC_Init+0xc4>)
 8029dc6:	f00b fb6e 	bl	80354a6 <HAL_RTCEx_BKUPRead>
 8029dca:	4603      	mov	r3, r0
 8029dcc:	2b35      	cmp	r3, #53	; 0x35
 8029dce:	d02c      	beq.n	8029e2a <MX_RTC_Init+0xba>
        /* USER CODE END Check_RTC_BKUP */

        /** Initialize RTC and set the Time and Date
         */
        sTime.Hours = 0x0;
 8029dd0:	2300      	movs	r3, #0
 8029dd2:	713b      	strb	r3, [r7, #4]
        sTime.Minutes = 0x0;
 8029dd4:	2300      	movs	r3, #0
 8029dd6:	717b      	strb	r3, [r7, #5]
        sTime.Seconds = 0x0;
 8029dd8:	2300      	movs	r3, #0
 8029dda:	71bb      	strb	r3, [r7, #6]
        sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8029ddc:	2300      	movs	r3, #0
 8029dde:	613b      	str	r3, [r7, #16]
        sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8029de0:	2300      	movs	r3, #0
 8029de2:	617b      	str	r3, [r7, #20]
        if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8029de4:	1d3b      	adds	r3, r7, #4
 8029de6:	2201      	movs	r2, #1
 8029de8:	4619      	mov	r1, r3
 8029dea:	4812      	ldr	r0, [pc, #72]	; (8029e34 <MX_RTC_Init+0xc4>)
 8029dec:	f00b f8a0 	bl	8034f30 <HAL_RTC_SetTime>
 8029df0:	4603      	mov	r3, r0
 8029df2:	2b00      	cmp	r3, #0
 8029df4:	d001      	beq.n	8029dfa <MX_RTC_Init+0x8a>
                {
            Error_Handler();
 8029df6:	f001 fadf 	bl	802b3b8 <Error_Handler>
        }
        sDate.WeekDay = RTC_WEEKDAY_WEDNESDAY;
 8029dfa:	2303      	movs	r3, #3
 8029dfc:	703b      	strb	r3, [r7, #0]
        sDate.Month = RTC_MONTH_JANUARY;
 8029dfe:	2301      	movs	r3, #1
 8029e00:	707b      	strb	r3, [r7, #1]
        sDate.Date = 0x1;
 8029e02:	2301      	movs	r3, #1
 8029e04:	70bb      	strb	r3, [r7, #2]
        sDate.Year = 0x20;
 8029e06:	2320      	movs	r3, #32
 8029e08:	70fb      	strb	r3, [r7, #3]

        if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8029e0a:	463b      	mov	r3, r7
 8029e0c:	2201      	movs	r2, #1
 8029e0e:	4619      	mov	r1, r3
 8029e10:	4808      	ldr	r0, [pc, #32]	; (8029e34 <MX_RTC_Init+0xc4>)
 8029e12:	f00b f9a8 	bl	8035166 <HAL_RTC_SetDate>
 8029e16:	4603      	mov	r3, r0
 8029e18:	2b00      	cmp	r3, #0
 8029e1a:	d001      	beq.n	8029e20 <MX_RTC_Init+0xb0>
                {
            Error_Handler();
 8029e1c:	f001 facc 	bl	802b3b8 <Error_Handler>
        }
        /* USER CODE BEGIN RTC_Init 2 */
        HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR0, EEPROM_RESET);
 8029e20:	2235      	movs	r2, #53	; 0x35
 8029e22:	2100      	movs	r1, #0
 8029e24:	4803      	ldr	r0, [pc, #12]	; (8029e34 <MX_RTC_Init+0xc4>)
 8029e26:	f00b fb24 	bl	8035472 <HAL_RTCEx_BKUPWrite>
    }
    /* USER CODE END RTC_Init 2 */

}
 8029e2a:	bf00      	nop
 8029e2c:	3718      	adds	r7, #24
 8029e2e:	46bd      	mov	sp, r7
 8029e30:	bd80      	pop	{r7, pc}
 8029e32:	bf00      	nop
 8029e34:	2000880c 	.word	0x2000880c
 8029e38:	40002800 	.word	0x40002800

08029e3c <MX_SPI1_Init>:
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void)
{
 8029e3c:	b580      	push	{r7, lr}
 8029e3e:	af00      	add	r7, sp, #0

    /* USER CODE BEGIN SPI1_Init 1 */

    /* USER CODE END SPI1_Init 1 */
    /* SPI1 parameter configuration*/
    hspi1.Instance = SPI1;
 8029e40:	4b17      	ldr	r3, [pc, #92]	; (8029ea0 <MX_SPI1_Init+0x64>)
 8029e42:	4a18      	ldr	r2, [pc, #96]	; (8029ea4 <MX_SPI1_Init+0x68>)
 8029e44:	601a      	str	r2, [r3, #0]
    hspi1.Init.Mode = SPI_MODE_MASTER;
 8029e46:	4b16      	ldr	r3, [pc, #88]	; (8029ea0 <MX_SPI1_Init+0x64>)
 8029e48:	f44f 7282 	mov.w	r2, #260	; 0x104
 8029e4c:	605a      	str	r2, [r3, #4]
    hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8029e4e:	4b14      	ldr	r3, [pc, #80]	; (8029ea0 <MX_SPI1_Init+0x64>)
 8029e50:	2200      	movs	r2, #0
 8029e52:	609a      	str	r2, [r3, #8]
    hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8029e54:	4b12      	ldr	r3, [pc, #72]	; (8029ea0 <MX_SPI1_Init+0x64>)
 8029e56:	2200      	movs	r2, #0
 8029e58:	60da      	str	r2, [r3, #12]
    hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8029e5a:	4b11      	ldr	r3, [pc, #68]	; (8029ea0 <MX_SPI1_Init+0x64>)
 8029e5c:	2200      	movs	r2, #0
 8029e5e:	611a      	str	r2, [r3, #16]
    hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8029e60:	4b0f      	ldr	r3, [pc, #60]	; (8029ea0 <MX_SPI1_Init+0x64>)
 8029e62:	2200      	movs	r2, #0
 8029e64:	615a      	str	r2, [r3, #20]
    hspi1.Init.NSS = SPI_NSS_SOFT;
 8029e66:	4b0e      	ldr	r3, [pc, #56]	; (8029ea0 <MX_SPI1_Init+0x64>)
 8029e68:	f44f 7200 	mov.w	r2, #512	; 0x200
 8029e6c:	619a      	str	r2, [r3, #24]
    hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8029e6e:	4b0c      	ldr	r3, [pc, #48]	; (8029ea0 <MX_SPI1_Init+0x64>)
 8029e70:	2228      	movs	r2, #40	; 0x28
 8029e72:	61da      	str	r2, [r3, #28]
    hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8029e74:	4b0a      	ldr	r3, [pc, #40]	; (8029ea0 <MX_SPI1_Init+0x64>)
 8029e76:	2200      	movs	r2, #0
 8029e78:	621a      	str	r2, [r3, #32]
    hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8029e7a:	4b09      	ldr	r3, [pc, #36]	; (8029ea0 <MX_SPI1_Init+0x64>)
 8029e7c:	2200      	movs	r2, #0
 8029e7e:	625a      	str	r2, [r3, #36]	; 0x24
    hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8029e80:	4b07      	ldr	r3, [pc, #28]	; (8029ea0 <MX_SPI1_Init+0x64>)
 8029e82:	2200      	movs	r2, #0
 8029e84:	629a      	str	r2, [r3, #40]	; 0x28
    hspi1.Init.CRCPolynomial = 10;
 8029e86:	4b06      	ldr	r3, [pc, #24]	; (8029ea0 <MX_SPI1_Init+0x64>)
 8029e88:	220a      	movs	r2, #10
 8029e8a:	62da      	str	r2, [r3, #44]	; 0x2c
    if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8029e8c:	4804      	ldr	r0, [pc, #16]	; (8029ea0 <MX_SPI1_Init+0x64>)
 8029e8e:	f00b fb22 	bl	80354d6 <HAL_SPI_Init>
 8029e92:	4603      	mov	r3, r0
 8029e94:	2b00      	cmp	r3, #0
 8029e96:	d001      	beq.n	8029e9c <MX_SPI1_Init+0x60>
            {
        Error_Handler();
 8029e98:	f001 fa8e 	bl	802b3b8 <Error_Handler>
    }
    /* USER CODE BEGIN SPI1_Init 2 */

    /* USER CODE END SPI1_Init 2 */

}
 8029e9c:	bf00      	nop
 8029e9e:	bd80      	pop	{r7, pc}
 8029ea0:	20008890 	.word	0x20008890
 8029ea4:	40013000 	.word	0x40013000

08029ea8 <MX_TIM10_Init>:
 * @brief TIM10 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM10_Init(void)
{
 8029ea8:	b580      	push	{r7, lr}
 8029eaa:	b088      	sub	sp, #32
 8029eac:	af00      	add	r7, sp, #0

    /* USER CODE BEGIN TIM10_Init 0 */

    /* USER CODE END TIM10_Init 0 */

    TIM_OC_InitTypeDef sConfigOC = { 0 };
 8029eae:	1d3b      	adds	r3, r7, #4
 8029eb0:	2200      	movs	r2, #0
 8029eb2:	601a      	str	r2, [r3, #0]
 8029eb4:	605a      	str	r2, [r3, #4]
 8029eb6:	609a      	str	r2, [r3, #8]
 8029eb8:	60da      	str	r2, [r3, #12]
 8029eba:	611a      	str	r2, [r3, #16]
 8029ebc:	615a      	str	r2, [r3, #20]
 8029ebe:	619a      	str	r2, [r3, #24]

    /* USER CODE BEGIN TIM10_Init 1 */

    /* USER CODE END TIM10_Init 1 */
    htim10.Instance = TIM10;
 8029ec0:	4b1f      	ldr	r3, [pc, #124]	; (8029f40 <MX_TIM10_Init+0x98>)
 8029ec2:	4a20      	ldr	r2, [pc, #128]	; (8029f44 <MX_TIM10_Init+0x9c>)
 8029ec4:	601a      	str	r2, [r3, #0]
    htim10.Init.Prescaler = 36630 - 1;
 8029ec6:	4b1e      	ldr	r3, [pc, #120]	; (8029f40 <MX_TIM10_Init+0x98>)
 8029ec8:	f648 7215 	movw	r2, #36629	; 0x8f15
 8029ecc:	605a      	str	r2, [r3, #4]
    htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8029ece:	4b1c      	ldr	r3, [pc, #112]	; (8029f40 <MX_TIM10_Init+0x98>)
 8029ed0:	2200      	movs	r2, #0
 8029ed2:	609a      	str	r2, [r3, #8]
    htim10.Init.Period = 36630 - 1;
 8029ed4:	4b1a      	ldr	r3, [pc, #104]	; (8029f40 <MX_TIM10_Init+0x98>)
 8029ed6:	f648 7215 	movw	r2, #36629	; 0x8f15
 8029eda:	60da      	str	r2, [r3, #12]
    htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8029edc:	4b18      	ldr	r3, [pc, #96]	; (8029f40 <MX_TIM10_Init+0x98>)
 8029ede:	2200      	movs	r2, #0
 8029ee0:	611a      	str	r2, [r3, #16]
    htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8029ee2:	4b17      	ldr	r3, [pc, #92]	; (8029f40 <MX_TIM10_Init+0x98>)
 8029ee4:	2280      	movs	r2, #128	; 0x80
 8029ee6:	619a      	str	r2, [r3, #24]
    if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8029ee8:	4815      	ldr	r0, [pc, #84]	; (8029f40 <MX_TIM10_Init+0x98>)
 8029eea:	f00b fda7 	bl	8035a3c <HAL_TIM_Base_Init>
 8029eee:	4603      	mov	r3, r0
 8029ef0:	2b00      	cmp	r3, #0
 8029ef2:	d001      	beq.n	8029ef8 <MX_TIM10_Init+0x50>
            {
        Error_Handler();
 8029ef4:	f001 fa60 	bl	802b3b8 <Error_Handler>
    }
    if (HAL_TIM_PWM_Init(&htim10) != HAL_OK)
 8029ef8:	4811      	ldr	r0, [pc, #68]	; (8029f40 <MX_TIM10_Init+0x98>)
 8029efa:	f00b fdee 	bl	8035ada <HAL_TIM_PWM_Init>
 8029efe:	4603      	mov	r3, r0
 8029f00:	2b00      	cmp	r3, #0
 8029f02:	d001      	beq.n	8029f08 <MX_TIM10_Init+0x60>
            {
        Error_Handler();
 8029f04:	f001 fa58 	bl	802b3b8 <Error_Handler>
    }
    sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8029f08:	2370      	movs	r3, #112	; 0x70
 8029f0a:	607b      	str	r3, [r7, #4]
    sConfigOC.Pulse = 36630 / 2;
 8029f0c:	f244 738b 	movw	r3, #18315	; 0x478b
 8029f10:	60bb      	str	r3, [r7, #8]
    sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8029f12:	2300      	movs	r3, #0
 8029f14:	60fb      	str	r3, [r7, #12]
    sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8029f16:	2300      	movs	r3, #0
 8029f18:	617b      	str	r3, [r7, #20]
    if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8029f1a:	1d3b      	adds	r3, r7, #4
 8029f1c:	2200      	movs	r2, #0
 8029f1e:	4619      	mov	r1, r3
 8029f20:	4807      	ldr	r0, [pc, #28]	; (8029f40 <MX_TIM10_Init+0x98>)
 8029f22:	f00b ff17 	bl	8035d54 <HAL_TIM_PWM_ConfigChannel>
 8029f26:	4603      	mov	r3, r0
 8029f28:	2b00      	cmp	r3, #0
 8029f2a:	d001      	beq.n	8029f30 <MX_TIM10_Init+0x88>
            {
        Error_Handler();
 8029f2c:	f001 fa44 	bl	802b3b8 <Error_Handler>
    }
    /* USER CODE BEGIN TIM10_Init 2 */

    /* USER CODE END TIM10_Init 2 */
    HAL_TIM_MspPostInit(&htim10);
 8029f30:	4803      	ldr	r0, [pc, #12]	; (8029f40 <MX_TIM10_Init+0x98>)
 8029f32:	f001 fe1f 	bl	802bb74 <HAL_TIM_MspPostInit>

}
 8029f36:	bf00      	nop
 8029f38:	3720      	adds	r7, #32
 8029f3a:	46bd      	mov	sp, r7
 8029f3c:	bd80      	pop	{r7, pc}
 8029f3e:	bf00      	nop
 8029f40:	20008590 	.word	0x20008590
 8029f44:	40014400 	.word	0x40014400

08029f48 <MX_UART4_Init>:
 * @brief UART4 Initialization Function
 * @param None
 * @retval None
 */
static void MX_UART4_Init(void)
{
 8029f48:	b580      	push	{r7, lr}
 8029f4a:	af00      	add	r7, sp, #0
    /* USER CODE END UART4_Init 0 */

    /* USER CODE BEGIN UART4_Init 1 */

    /* USER CODE END UART4_Init 1 */
    huart4.Instance = UART4;
 8029f4c:	4b11      	ldr	r3, [pc, #68]	; (8029f94 <MX_UART4_Init+0x4c>)
 8029f4e:	4a12      	ldr	r2, [pc, #72]	; (8029f98 <MX_UART4_Init+0x50>)
 8029f50:	601a      	str	r2, [r3, #0]
    huart4.Init.BaudRate = 57600;
 8029f52:	4b10      	ldr	r3, [pc, #64]	; (8029f94 <MX_UART4_Init+0x4c>)
 8029f54:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 8029f58:	605a      	str	r2, [r3, #4]
    huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8029f5a:	4b0e      	ldr	r3, [pc, #56]	; (8029f94 <MX_UART4_Init+0x4c>)
 8029f5c:	2200      	movs	r2, #0
 8029f5e:	609a      	str	r2, [r3, #8]
    huart4.Init.StopBits = UART_STOPBITS_1;
 8029f60:	4b0c      	ldr	r3, [pc, #48]	; (8029f94 <MX_UART4_Init+0x4c>)
 8029f62:	2200      	movs	r2, #0
 8029f64:	60da      	str	r2, [r3, #12]
    huart4.Init.Parity = UART_PARITY_NONE;
 8029f66:	4b0b      	ldr	r3, [pc, #44]	; (8029f94 <MX_UART4_Init+0x4c>)
 8029f68:	2200      	movs	r2, #0
 8029f6a:	611a      	str	r2, [r3, #16]
    huart4.Init.Mode = UART_MODE_TX_RX;
 8029f6c:	4b09      	ldr	r3, [pc, #36]	; (8029f94 <MX_UART4_Init+0x4c>)
 8029f6e:	220c      	movs	r2, #12
 8029f70:	615a      	str	r2, [r3, #20]
    huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8029f72:	4b08      	ldr	r3, [pc, #32]	; (8029f94 <MX_UART4_Init+0x4c>)
 8029f74:	2200      	movs	r2, #0
 8029f76:	619a      	str	r2, [r3, #24]
    huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8029f78:	4b06      	ldr	r3, [pc, #24]	; (8029f94 <MX_UART4_Init+0x4c>)
 8029f7a:	2200      	movs	r2, #0
 8029f7c:	61da      	str	r2, [r3, #28]
    if (HAL_UART_Init(&huart4) != HAL_OK)
 8029f7e:	4805      	ldr	r0, [pc, #20]	; (8029f94 <MX_UART4_Init+0x4c>)
 8029f80:	f00c fa3a 	bl	80363f8 <HAL_UART_Init>
 8029f84:	4603      	mov	r3, r0
 8029f86:	2b00      	cmp	r3, #0
 8029f88:	d001      	beq.n	8029f8e <MX_UART4_Init+0x46>
            {
        Error_Handler();
 8029f8a:	f001 fa15 	bl	802b3b8 <Error_Handler>
    }
    /* USER CODE BEGIN UART4_Init 2 */

    /* USER CODE END UART4_Init 2 */

}
 8029f8e:	bf00      	nop
 8029f90:	bd80      	pop	{r7, pc}
 8029f92:	bf00      	nop
 8029f94:	20008850 	.word	0x20008850
 8029f98:	40004c00 	.word	0x40004c00

08029f9c <MX_USART1_UART_Init>:
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void)
{
 8029f9c:	b580      	push	{r7, lr}
 8029f9e:	af00      	add	r7, sp, #0
    /* USER CODE END USART1_Init 0 */

    /* USER CODE BEGIN USART1_Init 1 */

    /* USER CODE END USART1_Init 1 */
    huart1.Instance = USART1;
 8029fa0:	4b11      	ldr	r3, [pc, #68]	; (8029fe8 <MX_USART1_UART_Init+0x4c>)
 8029fa2:	4a12      	ldr	r2, [pc, #72]	; (8029fec <MX_USART1_UART_Init+0x50>)
 8029fa4:	601a      	str	r2, [r3, #0]
    huart1.Init.BaudRate = 115200;
 8029fa6:	4b10      	ldr	r3, [pc, #64]	; (8029fe8 <MX_USART1_UART_Init+0x4c>)
 8029fa8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8029fac:	605a      	str	r2, [r3, #4]
    huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8029fae:	4b0e      	ldr	r3, [pc, #56]	; (8029fe8 <MX_USART1_UART_Init+0x4c>)
 8029fb0:	2200      	movs	r2, #0
 8029fb2:	609a      	str	r2, [r3, #8]
    huart1.Init.StopBits = UART_STOPBITS_1;
 8029fb4:	4b0c      	ldr	r3, [pc, #48]	; (8029fe8 <MX_USART1_UART_Init+0x4c>)
 8029fb6:	2200      	movs	r2, #0
 8029fb8:	60da      	str	r2, [r3, #12]
    huart1.Init.Parity = UART_PARITY_NONE;
 8029fba:	4b0b      	ldr	r3, [pc, #44]	; (8029fe8 <MX_USART1_UART_Init+0x4c>)
 8029fbc:	2200      	movs	r2, #0
 8029fbe:	611a      	str	r2, [r3, #16]
    huart1.Init.Mode = UART_MODE_TX_RX;
 8029fc0:	4b09      	ldr	r3, [pc, #36]	; (8029fe8 <MX_USART1_UART_Init+0x4c>)
 8029fc2:	220c      	movs	r2, #12
 8029fc4:	615a      	str	r2, [r3, #20]
    huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8029fc6:	4b08      	ldr	r3, [pc, #32]	; (8029fe8 <MX_USART1_UART_Init+0x4c>)
 8029fc8:	2200      	movs	r2, #0
 8029fca:	619a      	str	r2, [r3, #24]
    huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8029fcc:	4b06      	ldr	r3, [pc, #24]	; (8029fe8 <MX_USART1_UART_Init+0x4c>)
 8029fce:	2200      	movs	r2, #0
 8029fd0:	61da      	str	r2, [r3, #28]
    if (HAL_UART_Init(&huart1) != HAL_OK)
 8029fd2:	4805      	ldr	r0, [pc, #20]	; (8029fe8 <MX_USART1_UART_Init+0x4c>)
 8029fd4:	f00c fa10 	bl	80363f8 <HAL_UART_Init>
 8029fd8:	4603      	mov	r3, r0
 8029fda:	2b00      	cmp	r3, #0
 8029fdc:	d001      	beq.n	8029fe2 <MX_USART1_UART_Init+0x46>
            {
        Error_Handler();
 8029fde:	f001 f9eb 	bl	802b3b8 <Error_Handler>
    }
    /* USER CODE BEGIN USART1_Init 2 */

    /* USER CODE END USART1_Init 2 */

}
 8029fe2:	bf00      	nop
 8029fe4:	bd80      	pop	{r7, pc}
 8029fe6:	bf00      	nop
 8029fe8:	20008764 	.word	0x20008764
 8029fec:	40011000 	.word	0x40011000

08029ff0 <MX_USART2_UART_Init>:
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void)
{
 8029ff0:	b580      	push	{r7, lr}
 8029ff2:	af00      	add	r7, sp, #0
    /* USER CODE END USART2_Init 0 */

    /* USER CODE BEGIN USART2_Init 1 */

    /* USER CODE END USART2_Init 1 */
    huart2.Instance = USART2;
 8029ff4:	4b11      	ldr	r3, [pc, #68]	; (802a03c <MX_USART2_UART_Init+0x4c>)
 8029ff6:	4a12      	ldr	r2, [pc, #72]	; (802a040 <MX_USART2_UART_Init+0x50>)
 8029ff8:	601a      	str	r2, [r3, #0]
    huart2.Init.BaudRate = 9600;
 8029ffa:	4b10      	ldr	r3, [pc, #64]	; (802a03c <MX_USART2_UART_Init+0x4c>)
 8029ffc:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 802a000:	605a      	str	r2, [r3, #4]
    huart2.Init.WordLength = UART_WORDLENGTH_8B;
 802a002:	4b0e      	ldr	r3, [pc, #56]	; (802a03c <MX_USART2_UART_Init+0x4c>)
 802a004:	2200      	movs	r2, #0
 802a006:	609a      	str	r2, [r3, #8]
    huart2.Init.StopBits = UART_STOPBITS_1;
 802a008:	4b0c      	ldr	r3, [pc, #48]	; (802a03c <MX_USART2_UART_Init+0x4c>)
 802a00a:	2200      	movs	r2, #0
 802a00c:	60da      	str	r2, [r3, #12]
    huart2.Init.Parity = UART_PARITY_NONE;
 802a00e:	4b0b      	ldr	r3, [pc, #44]	; (802a03c <MX_USART2_UART_Init+0x4c>)
 802a010:	2200      	movs	r2, #0
 802a012:	611a      	str	r2, [r3, #16]
    huart2.Init.Mode = UART_MODE_RX;
 802a014:	4b09      	ldr	r3, [pc, #36]	; (802a03c <MX_USART2_UART_Init+0x4c>)
 802a016:	2204      	movs	r2, #4
 802a018:	615a      	str	r2, [r3, #20]
    huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 802a01a:	4b08      	ldr	r3, [pc, #32]	; (802a03c <MX_USART2_UART_Init+0x4c>)
 802a01c:	2200      	movs	r2, #0
 802a01e:	619a      	str	r2, [r3, #24]
    huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 802a020:	4b06      	ldr	r3, [pc, #24]	; (802a03c <MX_USART2_UART_Init+0x4c>)
 802a022:	2200      	movs	r2, #0
 802a024:	61da      	str	r2, [r3, #28]
    if (HAL_UART_Init(&huart2) != HAL_OK)
 802a026:	4805      	ldr	r0, [pc, #20]	; (802a03c <MX_USART2_UART_Init+0x4c>)
 802a028:	f00c f9e6 	bl	80363f8 <HAL_UART_Init>
 802a02c:	4603      	mov	r3, r0
 802a02e:	2b00      	cmp	r3, #0
 802a030:	d001      	beq.n	802a036 <MX_USART2_UART_Init+0x46>
            {
        Error_Handler();
 802a032:	f001 f9c1 	bl	802b3b8 <Error_Handler>
    }
    /* USER CODE BEGIN USART2_Init 2 */

    /* USER CODE END USART2_Init 2 */

}
 802a036:	bf00      	nop
 802a038:	bd80      	pop	{r7, pc}
 802a03a:	bf00      	nop
 802a03c:	200088f0 	.word	0x200088f0
 802a040:	40004400 	.word	0x40004400

0802a044 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void)
{
 802a044:	b580      	push	{r7, lr}
 802a046:	b082      	sub	sp, #8
 802a048:	af00      	add	r7, sp, #0

    /* DMA controller clock enable */
    __HAL_RCC_DMA2_CLK_ENABLE();
 802a04a:	2300      	movs	r3, #0
 802a04c:	607b      	str	r3, [r7, #4]
 802a04e:	4b23      	ldr	r3, [pc, #140]	; (802a0dc <MX_DMA_Init+0x98>)
 802a050:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802a052:	4a22      	ldr	r2, [pc, #136]	; (802a0dc <MX_DMA_Init+0x98>)
 802a054:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 802a058:	6313      	str	r3, [r2, #48]	; 0x30
 802a05a:	4b20      	ldr	r3, [pc, #128]	; (802a0dc <MX_DMA_Init+0x98>)
 802a05c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802a05e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 802a062:	607b      	str	r3, [r7, #4]
 802a064:	687b      	ldr	r3, [r7, #4]
    __HAL_RCC_DMA1_CLK_ENABLE();
 802a066:	2300      	movs	r3, #0
 802a068:	603b      	str	r3, [r7, #0]
 802a06a:	4b1c      	ldr	r3, [pc, #112]	; (802a0dc <MX_DMA_Init+0x98>)
 802a06c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802a06e:	4a1b      	ldr	r2, [pc, #108]	; (802a0dc <MX_DMA_Init+0x98>)
 802a070:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 802a074:	6313      	str	r3, [r2, #48]	; 0x30
 802a076:	4b19      	ldr	r3, [pc, #100]	; (802a0dc <MX_DMA_Init+0x98>)
 802a078:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802a07a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 802a07e:	603b      	str	r3, [r7, #0]
 802a080:	683b      	ldr	r3, [r7, #0]

    /* DMA interrupt init */
    /* DMA1_Stream2_IRQn interrupt configuration */
    HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 5, 0);
 802a082:	2200      	movs	r2, #0
 802a084:	2105      	movs	r1, #5
 802a086:	200d      	movs	r0, #13
 802a088:	f003 fca5 	bl	802d9d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 802a08c:	200d      	movs	r0, #13
 802a08e:	f003 fcbe 	bl	802da0e <HAL_NVIC_EnableIRQ>
    /* DMA1_Stream5_IRQn interrupt configuration */
    HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 802a092:	2200      	movs	r2, #0
 802a094:	2105      	movs	r1, #5
 802a096:	2010      	movs	r0, #16
 802a098:	f003 fc9d 	bl	802d9d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 802a09c:	2010      	movs	r0, #16
 802a09e:	f003 fcb6 	bl	802da0e <HAL_NVIC_EnableIRQ>
    /* DMA1_Stream7_IRQn interrupt configuration */
    HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 5, 0);
 802a0a2:	2200      	movs	r2, #0
 802a0a4:	2105      	movs	r1, #5
 802a0a6:	202f      	movs	r0, #47	; 0x2f
 802a0a8:	f003 fc95 	bl	802d9d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 802a0ac:	202f      	movs	r0, #47	; 0x2f
 802a0ae:	f003 fcae 	bl	802da0e <HAL_NVIC_EnableIRQ>
    /* DMA2_Stream0_IRQn interrupt configuration */
    HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 802a0b2:	2200      	movs	r2, #0
 802a0b4:	2105      	movs	r1, #5
 802a0b6:	2038      	movs	r0, #56	; 0x38
 802a0b8:	f003 fc8d 	bl	802d9d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 802a0bc:	2038      	movs	r0, #56	; 0x38
 802a0be:	f003 fca6 	bl	802da0e <HAL_NVIC_EnableIRQ>
    /* DMA2_Stream2_IRQn interrupt configuration */
    HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 802a0c2:	2200      	movs	r2, #0
 802a0c4:	2105      	movs	r1, #5
 802a0c6:	203a      	movs	r0, #58	; 0x3a
 802a0c8:	f003 fc85 	bl	802d9d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 802a0cc:	203a      	movs	r0, #58	; 0x3a
 802a0ce:	f003 fc9e 	bl	802da0e <HAL_NVIC_EnableIRQ>

}
 802a0d2:	bf00      	nop
 802a0d4:	3708      	adds	r7, #8
 802a0d6:	46bd      	mov	sp, r7
 802a0d8:	bd80      	pop	{r7, pc}
 802a0da:	bf00      	nop
 802a0dc:	40023800 	.word	0x40023800

0802a0e0 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 802a0e0:	b580      	push	{r7, lr}
 802a0e2:	b08c      	sub	sp, #48	; 0x30
 802a0e4:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 802a0e6:	f107 031c 	add.w	r3, r7, #28
 802a0ea:	2200      	movs	r2, #0
 802a0ec:	601a      	str	r2, [r3, #0]
 802a0ee:	605a      	str	r2, [r3, #4]
 802a0f0:	609a      	str	r2, [r3, #8]
 802a0f2:	60da      	str	r2, [r3, #12]
 802a0f4:	611a      	str	r2, [r3, #16]

    /* GPIO Ports Clock Enable */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 802a0f6:	2300      	movs	r3, #0
 802a0f8:	61bb      	str	r3, [r7, #24]
 802a0fa:	4bb6      	ldr	r3, [pc, #728]	; (802a3d4 <MX_GPIO_Init+0x2f4>)
 802a0fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802a0fe:	4ab5      	ldr	r2, [pc, #724]	; (802a3d4 <MX_GPIO_Init+0x2f4>)
 802a100:	f043 0310 	orr.w	r3, r3, #16
 802a104:	6313      	str	r3, [r2, #48]	; 0x30
 802a106:	4bb3      	ldr	r3, [pc, #716]	; (802a3d4 <MX_GPIO_Init+0x2f4>)
 802a108:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802a10a:	f003 0310 	and.w	r3, r3, #16
 802a10e:	61bb      	str	r3, [r7, #24]
 802a110:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 802a112:	2300      	movs	r3, #0
 802a114:	617b      	str	r3, [r7, #20]
 802a116:	4baf      	ldr	r3, [pc, #700]	; (802a3d4 <MX_GPIO_Init+0x2f4>)
 802a118:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802a11a:	4aae      	ldr	r2, [pc, #696]	; (802a3d4 <MX_GPIO_Init+0x2f4>)
 802a11c:	f043 0304 	orr.w	r3, r3, #4
 802a120:	6313      	str	r3, [r2, #48]	; 0x30
 802a122:	4bac      	ldr	r3, [pc, #688]	; (802a3d4 <MX_GPIO_Init+0x2f4>)
 802a124:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802a126:	f003 0304 	and.w	r3, r3, #4
 802a12a:	617b      	str	r3, [r7, #20]
 802a12c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 802a12e:	2300      	movs	r3, #0
 802a130:	613b      	str	r3, [r7, #16]
 802a132:	4ba8      	ldr	r3, [pc, #672]	; (802a3d4 <MX_GPIO_Init+0x2f4>)
 802a134:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802a136:	4aa7      	ldr	r2, [pc, #668]	; (802a3d4 <MX_GPIO_Init+0x2f4>)
 802a138:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 802a13c:	6313      	str	r3, [r2, #48]	; 0x30
 802a13e:	4ba5      	ldr	r3, [pc, #660]	; (802a3d4 <MX_GPIO_Init+0x2f4>)
 802a140:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802a142:	f003 0380 	and.w	r3, r3, #128	; 0x80
 802a146:	613b      	str	r3, [r7, #16]
 802a148:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 802a14a:	2300      	movs	r3, #0
 802a14c:	60fb      	str	r3, [r7, #12]
 802a14e:	4ba1      	ldr	r3, [pc, #644]	; (802a3d4 <MX_GPIO_Init+0x2f4>)
 802a150:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802a152:	4aa0      	ldr	r2, [pc, #640]	; (802a3d4 <MX_GPIO_Init+0x2f4>)
 802a154:	f043 0301 	orr.w	r3, r3, #1
 802a158:	6313      	str	r3, [r2, #48]	; 0x30
 802a15a:	4b9e      	ldr	r3, [pc, #632]	; (802a3d4 <MX_GPIO_Init+0x2f4>)
 802a15c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802a15e:	f003 0301 	and.w	r3, r3, #1
 802a162:	60fb      	str	r3, [r7, #12]
 802a164:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 802a166:	2300      	movs	r3, #0
 802a168:	60bb      	str	r3, [r7, #8]
 802a16a:	4b9a      	ldr	r3, [pc, #616]	; (802a3d4 <MX_GPIO_Init+0x2f4>)
 802a16c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802a16e:	4a99      	ldr	r2, [pc, #612]	; (802a3d4 <MX_GPIO_Init+0x2f4>)
 802a170:	f043 0302 	orr.w	r3, r3, #2
 802a174:	6313      	str	r3, [r2, #48]	; 0x30
 802a176:	4b97      	ldr	r3, [pc, #604]	; (802a3d4 <MX_GPIO_Init+0x2f4>)
 802a178:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802a17a:	f003 0302 	and.w	r3, r3, #2
 802a17e:	60bb      	str	r3, [r7, #8]
 802a180:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 802a182:	2300      	movs	r3, #0
 802a184:	607b      	str	r3, [r7, #4]
 802a186:	4b93      	ldr	r3, [pc, #588]	; (802a3d4 <MX_GPIO_Init+0x2f4>)
 802a188:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802a18a:	4a92      	ldr	r2, [pc, #584]	; (802a3d4 <MX_GPIO_Init+0x2f4>)
 802a18c:	f043 0308 	orr.w	r3, r3, #8
 802a190:	6313      	str	r3, [r2, #48]	; 0x30
 802a192:	4b90      	ldr	r3, [pc, #576]	; (802a3d4 <MX_GPIO_Init+0x2f4>)
 802a194:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802a196:	f003 0308 	and.w	r3, r3, #8
 802a19a:	607b      	str	r3, [r7, #4]
 802a19c:	687b      	ldr	r3, [r7, #4]

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(GPIOC, INT_KEYLESS_CE_Pin | INT_NET_PWR_Pin | INT_GPS_PWR_Pin | EXT_FINGER_SENSING_PWR_Pin
 802a19e:	2200      	movs	r2, #0
 802a1a0:	f642 115b 	movw	r1, #10587	; 0x295b
 802a1a4:	488c      	ldr	r0, [pc, #560]	; (802a3d8 <MX_GPIO_Init+0x2f8>)
 802a1a6:	f005 ff7b 	bl	80300a0 <HAL_GPIO_WritePin>
            | EXT_HMI1_PWR_Pin | INT_GPS_SLEEP_Pin | EXT_HORN_PWR_Pin | INT_AUDIO_PWR_Pin, GPIO_PIN_RESET);

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(GPIOC, EXT_FINGER_MCU_PWR_Pin | EXT_HMI2_PWR_Pin, GPIO_PIN_SET);
 802a1aa:	2201      	movs	r2, #1
 802a1ac:	2124      	movs	r1, #36	; 0x24
 802a1ae:	488a      	ldr	r0, [pc, #552]	; (802a3d8 <MX_GPIO_Init+0x2f8>)
 802a1b0:	f005 ff76 	bl	80300a0 <HAL_GPIO_WritePin>

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(GPIOB, EXT_SOLENOID_PWR_Pin | INT_NET_RST_Pin | INT_NET_DTR_Pin | INT_GYRO_PWR_Pin
 802a1b4:	2200      	movs	r2, #0
 802a1b6:	f24c 0131 	movw	r1, #49201	; 0xc031
 802a1ba:	4888      	ldr	r0, [pc, #544]	; (802a3dc <MX_GPIO_Init+0x2fc>)
 802a1bc:	f005 ff70 	bl	80300a0 <HAL_GPIO_WritePin>
            | INT_KEYLESS_PWR_Pin, GPIO_PIN_RESET);

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(GPIOD, EXT_GPIO_OUT1_Pin | SYS_LED_Pin | INT_CAN_PWR_Pin | INT_AUDIO_RST_Pin, GPIO_PIN_RESET);
 802a1c0:	2200      	movs	r2, #0
 802a1c2:	f242 1118 	movw	r1, #8472	; 0x2118
 802a1c6:	4886      	ldr	r0, [pc, #536]	; (802a3e0 <MX_GPIO_Init+0x300>)
 802a1c8:	f005 ff6a 	bl	80300a0 <HAL_GPIO_WritePin>

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(INT_KEYLESS_CSN_GPIO_Port, INT_KEYLESS_CSN_Pin, GPIO_PIN_SET);
 802a1cc:	2201      	movs	r2, #1
 802a1ce:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 802a1d2:	4884      	ldr	r0, [pc, #528]	; (802a3e4 <MX_GPIO_Init+0x304>)
 802a1d4:	f005 ff64 	bl	80300a0 <HAL_GPIO_WritePin>

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(GPIOD, EXT_BMS_WAKEUP_Pin | EXT_BMS_FAN_PWR_Pin, GPIO_PIN_SET);
 802a1d8:	2201      	movs	r2, #1
 802a1da:	2160      	movs	r1, #96	; 0x60
 802a1dc:	4880      	ldr	r0, [pc, #512]	; (802a3e0 <MX_GPIO_Init+0x300>)
 802a1de:	f005 ff5f 	bl	80300a0 <HAL_GPIO_WritePin>

    /*Configure GPIO pins : EXT_HBAR_SELECT_Pin EXT_HBAR_SET_Pin EXT_HBAR_REVERSE_Pin EXT_ABS_IRQ_Pin
     EXT_KNOB_IRQ_Pin EXT_HBAR_LAMP_Pin EXT_REG_5V_IRQ_Pin EXT_HBAR_SEIN_L_Pin
     EXT_HBAR_SEIN_R_Pin */
    GPIO_InitStruct.Pin = EXT_HBAR_SELECT_Pin | EXT_HBAR_SET_Pin | EXT_HBAR_REVERSE_Pin | EXT_ABS_IRQ_Pin
 802a1e2:	f246 136f 	movw	r3, #24943	; 0x616f
 802a1e6:	61fb      	str	r3, [r7, #28]
            | EXT_KNOB_IRQ_Pin | EXT_HBAR_LAMP_Pin | EXT_REG_5V_IRQ_Pin | EXT_HBAR_SEIN_L_Pin
            | EXT_HBAR_SEIN_R_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 802a1e8:	4b7f      	ldr	r3, [pc, #508]	; (802a3e8 <MX_GPIO_Init+0x308>)
 802a1ea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 802a1ec:	2302      	movs	r3, #2
 802a1ee:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 802a1f0:	f107 031c 	add.w	r3, r7, #28
 802a1f4:	4619      	mov	r1, r3
 802a1f6:	487d      	ldr	r0, [pc, #500]	; (802a3ec <MX_GPIO_Init+0x30c>)
 802a1f8:	f005 fcb6 	bl	802fb68 <HAL_GPIO_Init>

    /*Configure GPIO pins : PE4 PE10 PE12 */
    GPIO_InitStruct.Pin = GPIO_PIN_4 | GPIO_PIN_10 | GPIO_PIN_12;
 802a1fc:	f241 4310 	movw	r3, #5136	; 0x1410
 802a200:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 802a202:	2303      	movs	r3, #3
 802a204:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 802a206:	2300      	movs	r3, #0
 802a208:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 802a20a:	f107 031c 	add.w	r3, r7, #28
 802a20e:	4619      	mov	r1, r3
 802a210:	4876      	ldr	r0, [pc, #472]	; (802a3ec <MX_GPIO_Init+0x30c>)
 802a212:	f005 fca9 	bl	802fb68 <HAL_GPIO_Init>

    /*Configure GPIO pins : INT_KEYLESS_CE_Pin INT_NET_PWR_Pin INT_GPS_PWR_Pin EXT_FINGER_SENSING_PWR_Pin
     EXT_HMI1_PWR_Pin INT_AUDIO_PWR_Pin */
    GPIO_InitStruct.Pin = INT_KEYLESS_CE_Pin | INT_NET_PWR_Pin | INT_GPS_PWR_Pin | EXT_FINGER_SENSING_PWR_Pin
 802a216:	f642 031b 	movw	r3, #10267	; 0x281b
 802a21a:	61fb      	str	r3, [r7, #28]
            | EXT_HMI1_PWR_Pin | INT_AUDIO_PWR_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 802a21c:	2301      	movs	r3, #1
 802a21e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 802a220:	2302      	movs	r3, #2
 802a222:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 802a224:	2300      	movs	r3, #0
 802a226:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 802a228:	f107 031c 	add.w	r3, r7, #28
 802a22c:	4619      	mov	r1, r3
 802a22e:	486a      	ldr	r0, [pc, #424]	; (802a3d8 <MX_GPIO_Init+0x2f8>)
 802a230:	f005 fc9a 	bl	802fb68 <HAL_GPIO_Init>

    /*Configure GPIO pins : EXT_FINGER_MCU_PWR_Pin EXT_HMI2_PWR_Pin */
    GPIO_InitStruct.Pin = EXT_FINGER_MCU_PWR_Pin | EXT_HMI2_PWR_Pin;
 802a234:	2324      	movs	r3, #36	; 0x24
 802a236:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 802a238:	2301      	movs	r3, #1
 802a23a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 802a23c:	2301      	movs	r3, #1
 802a23e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 802a240:	2300      	movs	r3, #0
 802a242:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 802a244:	f107 031c 	add.w	r3, r7, #28
 802a248:	4619      	mov	r1, r3
 802a24a:	4863      	ldr	r0, [pc, #396]	; (802a3d8 <MX_GPIO_Init+0x2f8>)
 802a24c:	f005 fc8c 	bl	802fb68 <HAL_GPIO_Init>

    /*Configure GPIO pin : EXT_SOLENOID_PWR_Pin */
    GPIO_InitStruct.Pin = EXT_SOLENOID_PWR_Pin;
 802a250:	2301      	movs	r3, #1
 802a252:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 802a254:	2301      	movs	r3, #1
 802a256:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 802a258:	2300      	movs	r3, #0
 802a25a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 802a25c:	2300      	movs	r3, #0
 802a25e:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(EXT_SOLENOID_PWR_GPIO_Port, &GPIO_InitStruct);
 802a260:	f107 031c 	add.w	r3, r7, #28
 802a264:	4619      	mov	r1, r3
 802a266:	485d      	ldr	r0, [pc, #372]	; (802a3dc <MX_GPIO_Init+0x2fc>)
 802a268:	f005 fc7e 	bl	802fb68 <HAL_GPIO_Init>

    /*Configure GPIO pin : BOOT1_Pin */
    GPIO_InitStruct.Pin = BOOT1_Pin;
 802a26c:	2304      	movs	r3, #4
 802a26e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 802a270:	2300      	movs	r3, #0
 802a272:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 802a274:	2300      	movs	r3, #0
 802a276:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 802a278:	f107 031c 	add.w	r3, r7, #28
 802a27c:	4619      	mov	r1, r3
 802a27e:	4857      	ldr	r0, [pc, #348]	; (802a3dc <MX_GPIO_Init+0x2fc>)
 802a280:	f005 fc72 	bl	802fb68 <HAL_GPIO_Init>

    /*Configure GPIO pins : EXT_FINGER_IRQ_Pin EXT_STARTER_IRQ_Pin */
    GPIO_InitStruct.Pin = EXT_FINGER_IRQ_Pin | EXT_STARTER_IRQ_Pin;
 802a284:	f44f 7320 	mov.w	r3, #640	; 0x280
 802a288:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 802a28a:	4b59      	ldr	r3, [pc, #356]	; (802a3f0 <MX_GPIO_Init+0x310>)
 802a28c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 802a28e:	2302      	movs	r3, #2
 802a290:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 802a292:	f107 031c 	add.w	r3, r7, #28
 802a296:	4619      	mov	r1, r3
 802a298:	4854      	ldr	r0, [pc, #336]	; (802a3ec <MX_GPIO_Init+0x30c>)
 802a29a:	f005 fc65 	bl	802fb68 <HAL_GPIO_Init>

    /*Configure GPIO pin : INT_GYRO_IRQ_Pin */
    GPIO_InitStruct.Pin = INT_GYRO_IRQ_Pin;
 802a29e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 802a2a2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 802a2a4:	4b52      	ldr	r3, [pc, #328]	; (802a3f0 <MX_GPIO_Init+0x310>)
 802a2a6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 802a2a8:	2300      	movs	r3, #0
 802a2aa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(INT_GYRO_IRQ_GPIO_Port, &GPIO_InitStruct);
 802a2ac:	f107 031c 	add.w	r3, r7, #28
 802a2b0:	4619      	mov	r1, r3
 802a2b2:	484e      	ldr	r0, [pc, #312]	; (802a3ec <MX_GPIO_Init+0x30c>)
 802a2b4:	f005 fc58 	bl	802fb68 <HAL_GPIO_Init>

    /*Configure GPIO pin : INT_KEYLESS_IRQ_Pin */
    GPIO_InitStruct.Pin = INT_KEYLESS_IRQ_Pin;
 802a2b8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 802a2bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 802a2be:	4b4d      	ldr	r3, [pc, #308]	; (802a3f4 <MX_GPIO_Init+0x314>)
 802a2c0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 802a2c2:	2301      	movs	r3, #1
 802a2c4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(INT_KEYLESS_IRQ_GPIO_Port, &GPIO_InitStruct);
 802a2c6:	f107 031c 	add.w	r3, r7, #28
 802a2ca:	4619      	mov	r1, r3
 802a2cc:	4847      	ldr	r0, [pc, #284]	; (802a3ec <MX_GPIO_Init+0x30c>)
 802a2ce:	f005 fc4b 	bl	802fb68 <HAL_GPIO_Init>

    /*Configure GPIO pins : PB12 PB13 */
    GPIO_InitStruct.Pin = GPIO_PIN_12 | GPIO_PIN_13;
 802a2d2:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 802a2d6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 802a2d8:	2303      	movs	r3, #3
 802a2da:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 802a2dc:	2300      	movs	r3, #0
 802a2de:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 802a2e0:	f107 031c 	add.w	r3, r7, #28
 802a2e4:	4619      	mov	r1, r3
 802a2e6:	483d      	ldr	r0, [pc, #244]	; (802a3dc <MX_GPIO_Init+0x2fc>)
 802a2e8:	f005 fc3e 	bl	802fb68 <HAL_GPIO_Init>

    /*Configure GPIO pins : INT_NET_RST_Pin INT_NET_DTR_Pin INT_GYRO_PWR_Pin INT_KEYLESS_PWR_Pin */
    GPIO_InitStruct.Pin = INT_NET_RST_Pin | INT_NET_DTR_Pin | INT_GYRO_PWR_Pin | INT_KEYLESS_PWR_Pin;
 802a2ec:	f24c 0330 	movw	r3, #49200	; 0xc030
 802a2f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 802a2f2:	2301      	movs	r3, #1
 802a2f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 802a2f6:	2302      	movs	r3, #2
 802a2f8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 802a2fa:	2300      	movs	r3, #0
 802a2fc:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 802a2fe:	f107 031c 	add.w	r3, r7, #28
 802a302:	4619      	mov	r1, r3
 802a304:	4835      	ldr	r0, [pc, #212]	; (802a3dc <MX_GPIO_Init+0x2fc>)
 802a306:	f005 fc2f 	bl	802fb68 <HAL_GPIO_Init>

    /*Configure GPIO pins : EXT_GPIO_OUT1_Pin SYS_LED_Pin INT_AUDIO_RST_Pin */
    GPIO_InitStruct.Pin = EXT_GPIO_OUT1_Pin | SYS_LED_Pin | INT_AUDIO_RST_Pin;
 802a30a:	f242 1310 	movw	r3, #8464	; 0x2110
 802a30e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 802a310:	2301      	movs	r3, #1
 802a312:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 802a314:	2302      	movs	r3, #2
 802a316:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 802a318:	2300      	movs	r3, #0
 802a31a:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 802a31c:	f107 031c 	add.w	r3, r7, #28
 802a320:	4619      	mov	r1, r3
 802a322:	482f      	ldr	r0, [pc, #188]	; (802a3e0 <MX_GPIO_Init+0x300>)
 802a324:	f005 fc20 	bl	802fb68 <HAL_GPIO_Init>

    /*Configure GPIO pins : PD9 PD10 PD11 PD12
     PD14 PD15 PD2 PD7 */
    GPIO_InitStruct.Pin = GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12
 802a328:	f64d 6384 	movw	r3, #56964	; 0xde84
 802a32c:	61fb      	str	r3, [r7, #28]
            | GPIO_PIN_14 | GPIO_PIN_15 | GPIO_PIN_2 | GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 802a32e:	2303      	movs	r3, #3
 802a330:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 802a332:	2300      	movs	r3, #0
 802a334:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 802a336:	f107 031c 	add.w	r3, r7, #28
 802a33a:	4619      	mov	r1, r3
 802a33c:	4828      	ldr	r0, [pc, #160]	; (802a3e0 <MX_GPIO_Init+0x300>)
 802a33e:	f005 fc13 	bl	802fb68 <HAL_GPIO_Init>

    /*Configure GPIO pins : INT_GPS_SLEEP_Pin EXT_HORN_PWR_Pin */
    GPIO_InitStruct.Pin = INT_GPS_SLEEP_Pin | EXT_HORN_PWR_Pin;
 802a342:	f44f 73a0 	mov.w	r3, #320	; 0x140
 802a346:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 802a348:	2301      	movs	r3, #1
 802a34a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 802a34c:	2300      	movs	r3, #0
 802a34e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 802a350:	2300      	movs	r3, #0
 802a352:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 802a354:	f107 031c 	add.w	r3, r7, #28
 802a358:	4619      	mov	r1, r3
 802a35a:	481f      	ldr	r0, [pc, #124]	; (802a3d8 <MX_GPIO_Init+0x2f8>)
 802a35c:	f005 fc04 	bl	802fb68 <HAL_GPIO_Init>

    /*Configure GPIO pins : PA11 PA12 */
    GPIO_InitStruct.Pin = GPIO_PIN_11 | GPIO_PIN_12;
 802a360:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 802a364:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 802a366:	2303      	movs	r3, #3
 802a368:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 802a36a:	2300      	movs	r3, #0
 802a36c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 802a36e:	f107 031c 	add.w	r3, r7, #28
 802a372:	4619      	mov	r1, r3
 802a374:	481b      	ldr	r0, [pc, #108]	; (802a3e4 <MX_GPIO_Init+0x304>)
 802a376:	f005 fbf7 	bl	802fb68 <HAL_GPIO_Init>

    /*Configure GPIO pin : INT_KEYLESS_CSN_Pin */
    GPIO_InitStruct.Pin = INT_KEYLESS_CSN_Pin;
 802a37a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 802a37e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 802a380:	2301      	movs	r3, #1
 802a382:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 802a384:	2301      	movs	r3, #1
 802a386:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 802a388:	2303      	movs	r3, #3
 802a38a:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(INT_KEYLESS_CSN_GPIO_Port, &GPIO_InitStruct);
 802a38c:	f107 031c 	add.w	r3, r7, #28
 802a390:	4619      	mov	r1, r3
 802a392:	4814      	ldr	r0, [pc, #80]	; (802a3e4 <MX_GPIO_Init+0x304>)
 802a394:	f005 fbe8 	bl	802fb68 <HAL_GPIO_Init>

    /*Configure GPIO pin : INT_CAN_PWR_Pin */
    GPIO_InitStruct.Pin = INT_CAN_PWR_Pin;
 802a398:	2308      	movs	r3, #8
 802a39a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 802a39c:	2301      	movs	r3, #1
 802a39e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 802a3a0:	2300      	movs	r3, #0
 802a3a2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 802a3a4:	2300      	movs	r3, #0
 802a3a6:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(INT_CAN_PWR_GPIO_Port, &GPIO_InitStruct);
 802a3a8:	f107 031c 	add.w	r3, r7, #28
 802a3ac:	4619      	mov	r1, r3
 802a3ae:	480c      	ldr	r0, [pc, #48]	; (802a3e0 <MX_GPIO_Init+0x300>)
 802a3b0:	f005 fbda 	bl	802fb68 <HAL_GPIO_Init>

    /*Configure GPIO pins : EXT_BMS_WAKEUP_Pin EXT_BMS_FAN_PWR_Pin */
    GPIO_InitStruct.Pin = EXT_BMS_WAKEUP_Pin | EXT_BMS_FAN_PWR_Pin;
 802a3b4:	2360      	movs	r3, #96	; 0x60
 802a3b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 802a3b8:	2301      	movs	r3, #1
 802a3ba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 802a3bc:	2301      	movs	r3, #1
 802a3be:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 802a3c0:	2300      	movs	r3, #0
 802a3c2:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 802a3c4:	f107 031c 	add.w	r3, r7, #28
 802a3c8:	4619      	mov	r1, r3
 802a3ca:	4805      	ldr	r0, [pc, #20]	; (802a3e0 <MX_GPIO_Init+0x300>)
 802a3cc:	f005 fbcc 	bl	802fb68 <HAL_GPIO_Init>

    /* EXTI interrupt init*/
    HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 802a3d0:	2200      	movs	r2, #0
 802a3d2:	e011      	b.n	802a3f8 <MX_GPIO_Init+0x318>
 802a3d4:	40023800 	.word	0x40023800
 802a3d8:	40020800 	.word	0x40020800
 802a3dc:	40020400 	.word	0x40020400
 802a3e0:	40020c00 	.word	0x40020c00
 802a3e4:	40020000 	.word	0x40020000
 802a3e8:	10310000 	.word	0x10310000
 802a3ec:	40021000 	.word	0x40021000
 802a3f0:	10110000 	.word	0x10110000
 802a3f4:	10210000 	.word	0x10210000
 802a3f8:	2105      	movs	r1, #5
 802a3fa:	2006      	movs	r0, #6
 802a3fc:	f003 faeb 	bl	802d9d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 802a400:	2006      	movs	r0, #6
 802a402:	f003 fb04 	bl	802da0e <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(EXTI1_IRQn, 5, 0);
 802a406:	2200      	movs	r2, #0
 802a408:	2105      	movs	r1, #5
 802a40a:	2007      	movs	r0, #7
 802a40c:	f003 fae3 	bl	802d9d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 802a410:	2007      	movs	r0, #7
 802a412:	f003 fafc 	bl	802da0e <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(EXTI2_IRQn, 5, 0);
 802a416:	2200      	movs	r2, #0
 802a418:	2105      	movs	r1, #5
 802a41a:	2008      	movs	r0, #8
 802a41c:	f003 fadb 	bl	802d9d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 802a420:	2008      	movs	r0, #8
 802a422:	f003 faf4 	bl	802da0e <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(EXTI3_IRQn, 5, 0);
 802a426:	2200      	movs	r2, #0
 802a428:	2105      	movs	r1, #5
 802a42a:	2009      	movs	r0, #9
 802a42c:	f003 fad3 	bl	802d9d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 802a430:	2009      	movs	r0, #9
 802a432:	f003 faec 	bl	802da0e <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 802a436:	2200      	movs	r2, #0
 802a438:	2105      	movs	r1, #5
 802a43a:	2017      	movs	r0, #23
 802a43c:	f003 facb 	bl	802d9d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 802a440:	2017      	movs	r0, #23
 802a442:	f003 fae4 	bl	802da0e <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 802a446:	2200      	movs	r2, #0
 802a448:	2105      	movs	r1, #5
 802a44a:	2028      	movs	r0, #40	; 0x28
 802a44c:	f003 fac3 	bl	802d9d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 802a450:	2028      	movs	r0, #40	; 0x28
 802a452:	f003 fadc 	bl	802da0e <HAL_NVIC_EnableIRQ>

}
 802a456:	bf00      	nop
 802a458:	3730      	adds	r7, #48	; 0x30
 802a45a:	46bd      	mov	sp, r7
 802a45c:	bd80      	pop	{r7, pc}
 802a45e:	bf00      	nop

0802a460 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 802a460:	b580      	push	{r7, lr}
 802a462:	b084      	sub	sp, #16
 802a464:	af00      	add	r7, sp, #0
 802a466:	4603      	mov	r3, r0
 802a468:	80fb      	strh	r3, [r7, #6]
    if (osKernelGetState() == osKernelRunning) {
 802a46a:	f00d f835 	bl	80374d8 <osKernelGetState>
 802a46e:	4603      	mov	r3, r0
 802a470:	2b02      	cmp	r3, #2
 802a472:	d146      	bne.n	802a502 <HAL_GPIO_EXTI_Callback+0xa2>
        // handle BMS_IRQ (is 5v exist?)
        if (GPIO_Pin == EXT_REG_5V_IRQ_Pin) {
 802a474:	88fb      	ldrh	r3, [r7, #6]
 802a476:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 802a47a:	d105      	bne.n	802a488 <HAL_GPIO_EXTI_Callback+0x28>
            osThreadFlagsSet(SwitchTaskHandle, EVT_SWITCH_REG_5V_IRQ);
 802a47c:	4b23      	ldr	r3, [pc, #140]	; (802a50c <HAL_GPIO_EXTI_Callback+0xac>)
 802a47e:	681b      	ldr	r3, [r3, #0]
 802a480:	2102      	movs	r1, #2
 802a482:	4618      	mov	r0, r3
 802a484:	f00d f94e 	bl	8037724 <osThreadFlagsSet>
        }
        // handle Starter Button
        if (GPIO_Pin == EXT_STARTER_IRQ_Pin) {
 802a488:	88fb      	ldrh	r3, [r7, #6]
 802a48a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 802a48e:	d105      	bne.n	802a49c <HAL_GPIO_EXTI_Callback+0x3c>
            osThreadFlagsSet(SwitchTaskHandle, EVT_SWITCH_STARTER_IRQ);
 802a490:	4b1e      	ldr	r3, [pc, #120]	; (802a50c <HAL_GPIO_EXTI_Callback+0xac>)
 802a492:	681b      	ldr	r3, [r3, #0]
 802a494:	2104      	movs	r1, #4
 802a496:	4618      	mov	r0, r3
 802a498:	f00d f944 	bl	8037724 <osThreadFlagsSet>
        }
        // handle KNOB IRQ (Power control for HMI1 & HMI2)
        if (GPIO_Pin == EXT_KNOB_IRQ_Pin) {
 802a49c:	88fb      	ldrh	r3, [r7, #6]
 802a49e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 802a4a2:	d105      	bne.n	802a4b0 <HAL_GPIO_EXTI_Callback+0x50>
            osThreadFlagsSet(SwitchTaskHandle, EVT_SWITCH_KNOB_IRQ);
 802a4a4:	4b19      	ldr	r3, [pc, #100]	; (802a50c <HAL_GPIO_EXTI_Callback+0xac>)
 802a4a6:	681b      	ldr	r3, [r3, #0]
 802a4a8:	2104      	movs	r1, #4
 802a4aa:	4618      	mov	r0, r3
 802a4ac:	f00d f93a 	bl	8037724 <osThreadFlagsSet>
        }
        // handle Finger IRQ
        if (GPIO_Pin == EXT_FINGER_IRQ_Pin) {
 802a4b0:	88fb      	ldrh	r3, [r7, #6]
 802a4b2:	2b80      	cmp	r3, #128	; 0x80
 802a4b4:	d105      	bne.n	802a4c2 <HAL_GPIO_EXTI_Callback+0x62>
            osThreadFlagsSet(FingerTaskHandle, EVT_FINGER_PLACED);
 802a4b6:	4b16      	ldr	r3, [pc, #88]	; (802a510 <HAL_GPIO_EXTI_Callback+0xb0>)
 802a4b8:	681b      	ldr	r3, [r3, #0]
 802a4ba:	2101      	movs	r1, #1
 802a4bc:	4618      	mov	r0, r3
 802a4be:	f00d f931 	bl	8037724 <osThreadFlagsSet>
        }
        // handle NRF24 IRQ
        if (GPIO_Pin == INT_KEYLESS_IRQ_Pin) {
 802a4c2:	88fb      	ldrh	r3, [r7, #6]
 802a4c4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 802a4c8:	d101      	bne.n	802a4ce <HAL_GPIO_EXTI_Callback+0x6e>
            KLESS_IrqHandler();
 802a4ca:	f7fd fddb 	bl	8028084 <KLESS_IrqHandler>
        }
        // handle Switches EXTI
        for (uint8_t i = 0; i < SW_TOTAL_LIST; i++) {
 802a4ce:	2300      	movs	r3, #0
 802a4d0:	73fb      	strb	r3, [r7, #15]
 802a4d2:	e013      	b.n	802a4fc <HAL_GPIO_EXTI_Callback+0x9c>
            if (GPIO_Pin == SW.list[i].pin) {
 802a4d4:	7bfb      	ldrb	r3, [r7, #15]
 802a4d6:	4a0f      	ldr	r2, [pc, #60]	; (802a514 <HAL_GPIO_EXTI_Callback+0xb4>)
 802a4d8:	015b      	lsls	r3, r3, #5
 802a4da:	4413      	add	r3, r2
 802a4dc:	3314      	adds	r3, #20
 802a4de:	881b      	ldrh	r3, [r3, #0]
 802a4e0:	88fa      	ldrh	r2, [r7, #6]
 802a4e2:	429a      	cmp	r2, r3
 802a4e4:	d107      	bne.n	802a4f6 <HAL_GPIO_EXTI_Callback+0x96>
                osThreadFlagsSet(SwitchTaskHandle, EVT_SWITCH_TRIGGERED);
 802a4e6:	4b09      	ldr	r3, [pc, #36]	; (802a50c <HAL_GPIO_EXTI_Callback+0xac>)
 802a4e8:	681b      	ldr	r3, [r3, #0]
 802a4ea:	2101      	movs	r1, #1
 802a4ec:	4618      	mov	r0, r3
 802a4ee:	f00d f919 	bl	8037724 <osThreadFlagsSet>

                break;
 802a4f2:	bf00      	nop
            }
        }
    }
}
 802a4f4:	e005      	b.n	802a502 <HAL_GPIO_EXTI_Callback+0xa2>
        for (uint8_t i = 0; i < SW_TOTAL_LIST; i++) {
 802a4f6:	7bfb      	ldrb	r3, [r7, #15]
 802a4f8:	3301      	adds	r3, #1
 802a4fa:	73fb      	strb	r3, [r7, #15]
 802a4fc:	7bfb      	ldrb	r3, [r7, #15]
 802a4fe:	2b06      	cmp	r3, #6
 802a500:	d9e8      	bls.n	802a4d4 <HAL_GPIO_EXTI_Callback+0x74>
}
 802a502:	bf00      	nop
 802a504:	3710      	adds	r7, #16
 802a506:	46bd      	mov	sp, r7
 802a508:	bd80      	pop	{r7, pc}
 802a50a:	bf00      	nop
 802a50c:	200088e8 	.word	0x200088e8
 802a510:	2000864c 	.word	0x2000864c
 802a514:	20000004 	.word	0x20000004

0802a518 <StartManagerTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartManagerTask */
void StartManagerTask(void *argument)
{
 802a518:	b5b0      	push	{r4, r5, r7, lr}
 802a51a:	b088      	sub	sp, #32
 802a51c:	af04      	add	r7, sp, #16
 802a51e:	6078      	str	r0, [r7, #4]
    /* USER CODE BEGIN 5 */
    TickType_t lastWake;

    // Initialization, this task get executed first!
    VCU.Init();
 802a520:	4b1d      	ldr	r3, [pc, #116]	; (802a598 <StartManagerTask+0x80>)
 802a522:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 802a524:	4798      	blx	r3
    BMS.Init();
 802a526:	4b1d      	ldr	r3, [pc, #116]	; (802a59c <StartManagerTask+0x84>)
 802a528:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 802a52a:	4798      	blx	r3
    HMI1.Init();
 802a52c:	4b1c      	ldr	r3, [pc, #112]	; (802a5a0 <StartManagerTask+0x88>)
 802a52e:	6a1b      	ldr	r3, [r3, #32]
 802a530:	4798      	blx	r3
    HMI2.Init();
 802a532:	4b1c      	ldr	r3, [pc, #112]	; (802a5a4 <StartManagerTask+0x8c>)
 802a534:	68db      	ldr	r3, [r3, #12]
 802a536:	4798      	blx	r3

    // Initialize EEPROM
    EEPROM_Init();
 802a538:	f014 f86c 	bl	803e614 <EEPROM_Init>
    //    osThreadSuspend(CanRxTaskHandle);
    //    osThreadSuspend(CanTxTaskHandle);
    //    osThreadSuspend(Hmi2PowerTaskHandle);

    // Release threads
    osEventFlagsSet(GlobalEventHandle, EVENT_READY);
 802a53c:	4b1a      	ldr	r3, [pc, #104]	; (802a5a8 <StartManagerTask+0x90>)
 802a53e:	681b      	ldr	r3, [r3, #0]
 802a540:	2101      	movs	r1, #1
 802a542:	4618      	mov	r0, r3
 802a544:	f00d faf4 	bl	8037b30 <osEventFlagsSet>
    //    osThreadFlagsSet(KeylessTaskHandle, EVT_KEYLESS_PAIRING);

    /* Infinite loop */
    for (;;) {
        lastWake = _GetTickMS();
 802a548:	f015 f9cb 	bl	803f8e2 <_GetTickMS>
 802a54c:	60f8      	str	r0, [r7, #12]

        // Feed the dog
        HAL_IWDG_Refresh(&hiwdg);
 802a54e:	4817      	ldr	r0, [pc, #92]	; (802a5ac <StartManagerTask+0x94>)
 802a550:	f009 fae1 	bl	8033b16 <HAL_IWDG_Refresh>

        // Dummy data generator
        _DummyGenerator();
 802a554:	f015 fa36 	bl	803f9c4 <_DummyGenerator>

        // Battery Monitor
        // BAT_Debugger();

        // Other stuffs
        HMI1.d.status.daylight = RTC_IsDaylight(VCU.d.rtc.timestamp);
 802a558:	4c0f      	ldr	r4, [pc, #60]	; (802a598 <StartManagerTask+0x80>)
 802a55a:	466d      	mov	r5, sp
 802a55c:	f104 0320 	add.w	r3, r4, #32
 802a560:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 802a564:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 802a568:	f104 0310 	add.w	r3, r4, #16
 802a56c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 802a56e:	f7fc f91b 	bl	80267a8 <RTC_IsDaylight>
 802a572:	4603      	mov	r3, r0
 802a574:	461a      	mov	r2, r3
 802a576:	4b0a      	ldr	r3, [pc, #40]	; (802a5a0 <StartManagerTask+0x88>)
 802a578:	719a      	strb	r2, [r3, #6]
        HMI1.d.status.warning = BMS.d.warning;
 802a57a:	4b08      	ldr	r3, [pc, #32]	; (802a59c <StartManagerTask+0x84>)
 802a57c:	78da      	ldrb	r2, [r3, #3]
 802a57e:	4b08      	ldr	r3, [pc, #32]	; (802a5a0 <StartManagerTask+0x88>)
 802a580:	709a      	strb	r2, [r3, #2]
        HMI1.d.status.overheat = BMS.d.overheat;
 802a582:	4b06      	ldr	r3, [pc, #24]	; (802a59c <StartManagerTask+0x84>)
 802a584:	789a      	ldrb	r2, [r3, #2]
 802a586:	4b06      	ldr	r3, [pc, #24]	; (802a5a0 <StartManagerTask+0x88>)
 802a588:	70da      	strb	r2, [r3, #3]

        // Periodic interval
        osDelayUntil(lastWake + 1000);
 802a58a:	68fb      	ldr	r3, [r7, #12]
 802a58c:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 802a590:	4618      	mov	r0, r3
 802a592:	f00d fa3b 	bl	8037a0c <osDelayUntil>
        lastWake = _GetTickMS();
 802a596:	e7d7      	b.n	802a548 <StartManagerTask+0x30>
 802a598:	20000228 	.word	0x20000228
 802a59c:	20000178 	.word	0x20000178
 802a5a0:	200001e4 	.word	0x200001e4
 802a5a4:	20000210 	.word	0x20000210
 802a5a8:	20008644 	.word	0x20008644
 802a5ac:	200085d0 	.word	0x200085d0

0802a5b0 <StartIotTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartIotTask */
void StartIotTask(void *argument)
{
 802a5b0:	b580      	push	{r7, lr}
 802a5b2:	b0b4      	sub	sp, #208	; 0xd0
 802a5b4:	af00      	add	r7, sp, #0
 802a5b6:	6078      	str	r0, [r7, #4]
    /* USER CODE BEGIN StartIotTask */
    TickType_t lastWake;
    osStatus_t status;
    report_t report;
    response_t response;
    uint8_t retry[2], pending[2] = { 0 };
 802a5b8:	2300      	movs	r3, #0
 802a5ba:	813b      	strh	r3, [r7, #8]
    PAYLOAD_TYPE type;

    osMessageQueueId_t *pQueue;
    header_t *pHeader;
    void *pPayload;
    const uint8_t size = sizeof(report.header.prefix)
 802a5bc:	2307      	movs	r3, #7
 802a5be:	f887 30c3 	strb.w	r3, [r7, #195]	; 0xc3
            + sizeof(report.header.crc)
            + sizeof(report.header.size);

    // wait until ManagerTask done
    osEventFlagsWait(GlobalEventHandle, EVENT_READY, osFlagsNoClear, osWaitForever);
 802a5c2:	4b79      	ldr	r3, [pc, #484]	; (802a7a8 <StartIotTask+0x1f8>)
 802a5c4:	6818      	ldr	r0, [r3, #0]
 802a5c6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 802a5ca:	2202      	movs	r2, #2
 802a5cc:	2101      	movs	r1, #1
 802a5ce:	f00d fb07 	bl	8037be0 <osEventFlagsWait>

    // Start simcom module
    Simcom_SetState(SIM_STATE_READY, 0);
 802a5d2:	2100      	movs	r1, #0
 802a5d4:	2000      	movs	r0, #0
 802a5d6:	f014 fa2b 	bl	803ea30 <Simcom_SetState>

    /* Infinite loop */
    for (;;) {
        lastWake = _GetTickMS();
 802a5da:	f015 f982 	bl	803f8e2 <_GetTickMS>
 802a5de:	f8c7 00bc 	str.w	r0, [r7, #188]	; 0xbc

        // Upload Report & Response Payload
        if (Simcom_SetState(SIM_STATE_SERVER_ON, 0)) {
 802a5e2:	2100      	movs	r1, #0
 802a5e4:	2006      	movs	r0, #6
 802a5e6:	f014 fa23 	bl	803ea30 <Simcom_SetState>
 802a5ea:	4603      	mov	r3, r0
 802a5ec:	2b00      	cmp	r3, #0
 802a5ee:	f000 80c1 	beq.w	802a774 <StartIotTask+0x1c4>
            // Iterate between REPORT & RESPONSE
            for (type = 0; type <= PAYLOAD_MAX; type++) {
 802a5f2:	2300      	movs	r3, #0
 802a5f4:	f887 30ce 	strb.w	r3, [r7, #206]	; 0xce
 802a5f8:	e0b7      	b.n	802a76a <StartIotTask+0x1ba>
                // decide the payload
                if (type == PAYLOAD_REPORT) {
 802a5fa:	f897 30ce 	ldrb.w	r3, [r7, #206]	; 0xce
 802a5fe:	2b01      	cmp	r3, #1
 802a600:	d107      	bne.n	802a612 <StartIotTask+0x62>
                    pQueue = &ReportQueueHandle;
 802a602:	4b6a      	ldr	r3, [pc, #424]	; (802a7ac <StartIotTask+0x1fc>)
 802a604:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
                    pPayload = &report;
 802a608:	f107 0354 	add.w	r3, r7, #84	; 0x54
 802a60c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 802a610:	e006      	b.n	802a620 <StartIotTask+0x70>
                } else {
                    pQueue = &ResponseQueueHandle;
 802a612:	4b67      	ldr	r3, [pc, #412]	; (802a7b0 <StartIotTask+0x200>)
 802a614:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
                    pPayload = &response;
 802a618:	f107 0310 	add.w	r3, r7, #16
 802a61c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
                }
                pHeader = (header_t*) pPayload;
 802a620:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 802a624:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8

                // Handle Full Buffer
                if (type == PAYLOAD_REPORT) {
 802a628:	f897 30ce 	ldrb.w	r3, [r7, #206]	; 0xce
 802a62c:	2b01      	cmp	r3, #1
 802a62e:	d115      	bne.n	802a65c <StartIotTask+0xac>
                    notif = osThreadFlagsWait(EVT_IOT_DISCARD, osFlagsWaitAny, 0);
 802a630:	2200      	movs	r2, #0
 802a632:	2100      	movs	r1, #0
 802a634:	2001      	movs	r0, #1
 802a636:	f00d f927 	bl	8037888 <osThreadFlagsWait>
 802a63a:	f8c7 00b4 	str.w	r0, [r7, #180]	; 0xb4
                    if (_RTOS_ValidThreadFlag(notif)) {
 802a63e:	f8d7 00b4 	ldr.w	r0, [r7, #180]	; 0xb4
 802a642:	f015 f9a7 	bl	803f994 <_RTOS_ValidThreadFlag>
 802a646:	4603      	mov	r3, r0
 802a648:	2b00      	cmp	r3, #0
 802a64a:	d007      	beq.n	802a65c <StartIotTask+0xac>
                        pending[type] = 0;
 802a64c:	f897 30ce 	ldrb.w	r3, [r7, #206]	; 0xce
 802a650:	f107 02d0 	add.w	r2, r7, #208	; 0xd0
 802a654:	4413      	add	r3, r2
 802a656:	2200      	movs	r2, #0
 802a658:	f803 2cc8 	strb.w	r2, [r3, #-200]
                    }
                }

                // Check logs
                if (!pending[type]) {
 802a65c:	f897 30ce 	ldrb.w	r3, [r7, #206]	; 0xce
 802a660:	f107 02d0 	add.w	r2, r7, #208	; 0xd0
 802a664:	4413      	add	r3, r2
 802a666:	f813 3cc8 	ldrb.w	r3, [r3, #-200]
 802a66a:	2b00      	cmp	r3, #0
 802a66c:	d11e      	bne.n	802a6ac <StartIotTask+0xfc>
                    status = osMessageQueueGet(*pQueue, pPayload, NULL, 0);
 802a66e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 802a672:	6818      	ldr	r0, [r3, #0]
 802a674:	2300      	movs	r3, #0
 802a676:	2200      	movs	r2, #0
 802a678:	f8d7 10c4 	ldr.w	r1, [r7, #196]	; 0xc4
 802a67c:	f00d fd68 	bl	8038150 <osMessageQueueGet>
 802a680:	f8c7 00b0 	str.w	r0, [r7, #176]	; 0xb0
                    // check is mail ready
                    if (status == osOK) {
 802a684:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 802a688:	2b00      	cmp	r3, #0
 802a68a:	d10f      	bne.n	802a6ac <StartIotTask+0xfc>
                        pending[type] = 1;
 802a68c:	f897 30ce 	ldrb.w	r3, [r7, #206]	; 0xce
 802a690:	f107 02d0 	add.w	r2, r7, #208	; 0xd0
 802a694:	4413      	add	r3, r2
 802a696:	2201      	movs	r2, #1
 802a698:	f803 2cc8 	strb.w	r2, [r3, #-200]
                        retry[type] = SIMCOM_MAX_UPLOAD_RETRY;
 802a69c:	f897 30ce 	ldrb.w	r3, [r7, #206]	; 0xce
 802a6a0:	f107 02d0 	add.w	r2, r7, #208	; 0xd0
 802a6a4:	4413      	add	r3, r2
 802a6a6:	2203      	movs	r2, #3
 802a6a8:	f803 2cc4 	strb.w	r2, [r3, #-196]
                    }
                }

                // Check is payload ready
                if (pending[type]) {
 802a6ac:	f897 30ce 	ldrb.w	r3, [r7, #206]	; 0xce
 802a6b0:	f107 02d0 	add.w	r2, r7, #208	; 0xd0
 802a6b4:	4413      	add	r3, r2
 802a6b6:	f813 3cc8 	ldrb.w	r3, [r3, #-200]
 802a6ba:	2b00      	cmp	r3, #0
 802a6bc:	d050      	beq.n	802a760 <StartIotTask+0x1b0>
                    // Re-calculate CRC
                    if (type == PAYLOAD_REPORT) {
 802a6be:	f897 30ce 	ldrb.w	r3, [r7, #206]	; 0xce
 802a6c2:	2b01      	cmp	r3, #1
 802a6c4:	d104      	bne.n	802a6d0 <StartIotTask+0x120>
                        Report_SetCRC((report_t*) pPayload);
 802a6c6:	f8d7 00c4 	ldr.w	r0, [r7, #196]	; 0xc4
 802a6ca:	f7fd fec1 	bl	8028450 <Report_SetCRC>
 802a6ce:	e003      	b.n	802a6d8 <StartIotTask+0x128>
                    } else {
                        Response_SetCRC((response_t*) pPayload);
 802a6d0:	f8d7 00c4 	ldr.w	r0, [r7, #196]	; 0xc4
 802a6d4:	f7fd fed9 	bl	802848a <Response_SetCRC>
                    }

                    // Send to server
                    p = Simcom_Upload(pPayload, size + pHeader->size);
 802a6d8:	f897 30c3 	ldrb.w	r3, [r7, #195]	; 0xc3
 802a6dc:	b29a      	uxth	r2, r3
 802a6de:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 802a6e2:	799b      	ldrb	r3, [r3, #6]
 802a6e4:	b29b      	uxth	r3, r3
 802a6e6:	4413      	add	r3, r2
 802a6e8:	b29b      	uxth	r3, r3
 802a6ea:	4619      	mov	r1, r3
 802a6ec:	f8d7 00c4 	ldr.w	r0, [r7, #196]	; 0xc4
 802a6f0:	f014 fdb8 	bl	803f264 <Simcom_Upload>
 802a6f4:	4603      	mov	r3, r0
 802a6f6:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf

                    // Handle looping NACK
                    if (p == SIM_RESULT_NACK) {
 802a6fa:	f997 30cf 	ldrsb.w	r3, [r7, #207]	; 0xcf
 802a6fe:	f113 0f04 	cmn.w	r3, #4
 802a702:	d117      	bne.n	802a734 <StartIotTask+0x184>
                        // Probably  CRC not valid, cancel but force as success
                        if (!--retry[type]) {
 802a704:	f897 30ce 	ldrb.w	r3, [r7, #206]	; 0xce
 802a708:	f107 02d0 	add.w	r2, r7, #208	; 0xd0
 802a70c:	441a      	add	r2, r3
 802a70e:	f812 2cc4 	ldrb.w	r2, [r2, #-196]
 802a712:	3a01      	subs	r2, #1
 802a714:	b2d1      	uxtb	r1, r2
 802a716:	f107 02d0 	add.w	r2, r7, #208	; 0xd0
 802a71a:	441a      	add	r2, r3
 802a71c:	f802 1cc4 	strb.w	r1, [r2, #-196]
 802a720:	f107 02d0 	add.w	r2, r7, #208	; 0xd0
 802a724:	4413      	add	r3, r2
 802a726:	f813 3cc4 	ldrb.w	r3, [r3, #-196]
 802a72a:	2b00      	cmp	r3, #0
 802a72c:	d102      	bne.n	802a734 <StartIotTask+0x184>
                            p = SIM_RESULT_OK;
 802a72e:	2301      	movs	r3, #1
 802a730:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
                        }
                    }

                    // Release back
                    if (p == SIM_RESULT_OK) {
 802a734:	f997 30cf 	ldrsb.w	r3, [r7, #207]	; 0xcf
 802a738:	2b01      	cmp	r3, #1
 802a73a:	d111      	bne.n	802a760 <StartIotTask+0x1b0>
                        EEPROM_SequentialID(EE_CMD_W, pHeader->seq_id, type);
 802a73c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 802a740:	899b      	ldrh	r3, [r3, #12]
 802a742:	b29b      	uxth	r3, r3
 802a744:	f897 20ce 	ldrb.w	r2, [r7, #206]	; 0xce
 802a748:	4619      	mov	r1, r3
 802a74a:	2001      	movs	r0, #1
 802a74c:	f014 f87a 	bl	803e844 <EEPROM_SequentialID>
                        pending[type] = 0;
 802a750:	f897 30ce 	ldrb.w	r3, [r7, #206]	; 0xce
 802a754:	f107 02d0 	add.w	r2, r7, #208	; 0xd0
 802a758:	4413      	add	r3, r2
 802a75a:	2200      	movs	r2, #0
 802a75c:	f803 2cc8 	strb.w	r2, [r3, #-200]
            for (type = 0; type <= PAYLOAD_MAX; type++) {
 802a760:	f897 30ce 	ldrb.w	r3, [r7, #206]	; 0xce
 802a764:	3301      	adds	r3, #1
 802a766:	f887 30ce 	strb.w	r3, [r7, #206]	; 0xce
 802a76a:	f897 30ce 	ldrb.w	r3, [r7, #206]	; 0xce
 802a76e:	2b01      	cmp	r3, #1
 802a770:	f67f af43 	bls.w	802a5fa <StartIotTask+0x4a>
                }
            }
        }

        // ================= SIMCOM Related Routines ================
        if (Simcom_SetState(SIM_STATE_READY, 0)) {
 802a774:	2100      	movs	r1, #0
 802a776:	2000      	movs	r0, #0
 802a778:	f014 f95a 	bl	803ea30 <Simcom_SetState>
 802a77c:	4603      	mov	r3, r0
 802a77e:	2b00      	cmp	r3, #0
 802a780:	d009      	beq.n	802a796 <StartIotTask+0x1e6>
            Simcom_IdleJob(NULL);
 802a782:	2000      	movs	r0, #0
 802a784:	f014 fe82 	bl	803f48c <Simcom_IdleJob>

            if (RTC_NeedCalibration()) {
 802a788:	f7fc f824 	bl	80267d4 <RTC_NeedCalibration>
 802a78c:	4603      	mov	r3, r0
 802a78e:	2b00      	cmp	r3, #0
 802a790:	d001      	beq.n	802a796 <StartIotTask+0x1e6>
                RTC_CalibrateWithSimcom();
 802a792:	f7fc f847 	bl	8026824 <RTC_CalibrateWithSimcom>
            }
        }

        // Periodic interval
        osDelayUntil(lastWake + 1000);
 802a796:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 802a79a:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 802a79e:	4618      	mov	r0, r3
 802a7a0:	f00d f934 	bl	8037a0c <osDelayUntil>
        lastWake = _GetTickMS();
 802a7a4:	e719      	b.n	802a5da <StartIotTask+0x2a>
 802a7a6:	bf00      	nop
 802a7a8:	20008644 	.word	0x20008644
 802a7ac:	20008640 	.word	0x20008640
 802a7b0:	20008530 	.word	0x20008530

0802a7b4 <StartReporterTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartReporterTask */
void StartReporterTask(void *argument)
{
 802a7b4:	b580      	push	{r7, lr}
 802a7b6:	b09c      	sub	sp, #112	; 0x70
 802a7b8:	af00      	add	r7, sp, #0
 802a7ba:	6078      	str	r0, [r7, #4]
    /* USER CODE BEGIN StartReporterTask */
    TickType_t lastWake;
    report_t report;
    osStatus_t status;
    FRAME_TYPE frame;
    uint8_t frameDecider = 0;
 802a7bc:	2300      	movs	r3, #0
 802a7be:	f887 306e 	strb.w	r3, [r7, #110]	; 0x6e

    // wait until ManagerTask done
    osEventFlagsWait(GlobalEventHandle, EVENT_READY, osFlagsNoClear, osWaitForever);
 802a7c2:	4b32      	ldr	r3, [pc, #200]	; (802a88c <StartReporterTask+0xd8>)
 802a7c4:	6818      	ldr	r0, [r3, #0]
 802a7c6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 802a7ca:	2202      	movs	r2, #2
 802a7cc:	2101      	movs	r1, #1
 802a7ce:	f00d fa07 	bl	8037be0 <osEventFlagsWait>

    // Initialize
    Report_Init(FR_SIMPLE, &report);
 802a7d2:	f107 0308 	add.w	r3, r7, #8
 802a7d6:	4619      	mov	r1, r3
 802a7d8:	2001      	movs	r0, #1
 802a7da:	f7fd fc8d 	bl	80280f8 <Report_Init>

    /* Infinite loop */
    for (;;) {
        lastWake = _GetTickMS();
 802a7de:	f015 f880 	bl	803f8e2 <_GetTickMS>
 802a7e2:	66b8      	str	r0, [r7, #104]	; 0x68

        // Frame type decider
        if (!VCU.d.state.independent) {
 802a7e4:	4b2a      	ldr	r3, [pc, #168]	; (802a890 <StartReporterTask+0xdc>)
 802a7e6:	f893 303b 	ldrb.w	r3, [r3, #59]	; 0x3b
 802a7ea:	2b00      	cmp	r3, #0
 802a7ec:	d113      	bne.n	802a816 <StartReporterTask+0x62>
            if (++frameDecider == (RPT_INTERVAL_FULL / RPT_INTERVAL_SIMPLE )) {
 802a7ee:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 802a7f2:	3301      	adds	r3, #1
 802a7f4:	f887 306e 	strb.w	r3, [r7, #110]	; 0x6e
 802a7f8:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 802a7fc:	2b04      	cmp	r3, #4
 802a7fe:	d106      	bne.n	802a80e <StartReporterTask+0x5a>
                frame = FR_FULL;
 802a800:	2302      	movs	r3, #2
 802a802:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
                frameDecider = 0;
 802a806:	2300      	movs	r3, #0
 802a808:	f887 306e 	strb.w	r3, [r7, #110]	; 0x6e
 802a80c:	e009      	b.n	802a822 <StartReporterTask+0x6e>
            } else {
                frame = FR_SIMPLE;
 802a80e:	2301      	movs	r3, #1
 802a810:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
 802a814:	e005      	b.n	802a822 <StartReporterTask+0x6e>
            }
        }
        else {
            frame = FR_FULL;
 802a816:	2302      	movs	r3, #2
 802a818:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
            frameDecider = 0;
 802a81c:	2300      	movs	r3, #0
 802a81e:	f887 306e 	strb.w	r3, [r7, #110]	; 0x6e
        }

        // Get current snapshot
        Report_Capture(frame, &report);
 802a822:	f107 0208 	add.w	r2, r7, #8
 802a826:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 802a82a:	4611      	mov	r1, r2
 802a82c:	4618      	mov	r0, r3
 802a82e:	f7fd fc99 	bl	8028164 <Report_Capture>

        // Put report to log
        do {
            status = osMessageQueuePut(ReportQueueHandle, &report, 0U, 0U);
 802a832:	4b18      	ldr	r3, [pc, #96]	; (802a894 <StartReporterTask+0xe0>)
 802a834:	6818      	ldr	r0, [r3, #0]
 802a836:	f107 0108 	add.w	r1, r7, #8
 802a83a:	2300      	movs	r3, #0
 802a83c:	2200      	movs	r2, #0
 802a83e:	f00d fc13 	bl	8038068 <osMessageQueuePut>
 802a842:	6678      	str	r0, [r7, #100]	; 0x64
            // already full, remove oldest
            if (status == osErrorResource) {
 802a844:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 802a846:	f113 0f03 	cmn.w	r3, #3
 802a84a:	d105      	bne.n	802a858 <StartReporterTask+0xa4>
                osThreadFlagsSet(IotTaskHandle, EVT_IOT_DISCARD);
 802a84c:	4b12      	ldr	r3, [pc, #72]	; (802a898 <StartReporterTask+0xe4>)
 802a84e:	681b      	ldr	r3, [r3, #0]
 802a850:	2101      	movs	r1, #1
 802a852:	4618      	mov	r0, r3
 802a854:	f00c ff66 	bl	8037724 <osThreadFlagsSet>
            }
        } while (status != osOK);
 802a858:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 802a85a:	2b00      	cmp	r3, #0
 802a85c:	d1e9      	bne.n	802a832 <StartReporterTask+0x7e>

        // reset some events group
        VCU.SetEvent(EV_VCU_NETWORK_RESTART, 0);
 802a85e:	4b0c      	ldr	r3, [pc, #48]	; (802a890 <StartReporterTask+0xdc>)
 802a860:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 802a862:	2200      	movs	r2, #0
 802a864:	f04f 0001 	mov.w	r0, #1
 802a868:	f04f 0100 	mov.w	r1, #0
 802a86c:	4798      	blx	r3

        // Report interval
        osDelayUntil(lastWake + (VCU.d.interval * 1000));
 802a86e:	4b08      	ldr	r3, [pc, #32]	; (802a890 <StartReporterTask+0xdc>)
 802a870:	88db      	ldrh	r3, [r3, #6]
 802a872:	461a      	mov	r2, r3
 802a874:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 802a878:	fb03 f302 	mul.w	r3, r3, r2
 802a87c:	461a      	mov	r2, r3
 802a87e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 802a880:	4413      	add	r3, r2
 802a882:	4618      	mov	r0, r3
 802a884:	f00d f8c2 	bl	8037a0c <osDelayUntil>
        lastWake = _GetTickMS();
 802a888:	e7a9      	b.n	802a7de <StartReporterTask+0x2a>
 802a88a:	bf00      	nop
 802a88c:	20008644 	.word	0x20008644
 802a890:	20000228 	.word	0x20000228
 802a894:	20008640 	.word	0x20008640
 802a898:	200088ec 	.word	0x200088ec

0802a89c <StartCommandTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartCommandTask */
void StartCommandTask(void *argument)
{
 802a89c:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 802a8a0:	b09e      	sub	sp, #120	; 0x78
 802a8a2:	af02      	add	r7, sp, #8
 802a8a4:	6078      	str	r0, [r7, #4]
    osStatus_t status;
    uint32_t notif;
    uint8_t driver;

    // wait until ManagerTask done
    osEventFlagsWait(GlobalEventHandle, EVENT_READY, osFlagsNoClear, osWaitForever);
 802a8a6:	4bbb      	ldr	r3, [pc, #748]	; (802ab94 <StartCommandTask+0x2f8>)
 802a8a8:	6818      	ldr	r0, [r3, #0]
 802a8aa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 802a8ae:	2202      	movs	r2, #2
 802a8b0:	2101      	movs	r1, #1
 802a8b2:	f00d f995 	bl	8037be0 <osEventFlagsWait>

    // Initialize
    Response_Init(&response);
 802a8b6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 802a8ba:	4618      	mov	r0, r3
 802a8bc:	f7fd fc38 	bl	8028130 <Response_Init>

    // Handle Post-FOTA
    FW_PostFota(&response);
 802a8c0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 802a8c4:	4618      	mov	r0, r3
 802a8c6:	f7fc fcf3 	bl	80272b0 <FW_PostFota>
    // Handle Post-FOCAN

    /* Infinite loop */
    for (;;) {
        // get command in queue
        status = osMessageQueueGet(CommandQueueHandle, &command, NULL, osWaitForever);
 802a8ca:	4bb3      	ldr	r3, [pc, #716]	; (802ab98 <StartCommandTask+0x2fc>)
 802a8cc:	6818      	ldr	r0, [r3, #0]
 802a8ce:	f107 0110 	add.w	r1, r7, #16
 802a8d2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 802a8d6:	2200      	movs	r2, #0
 802a8d8:	f00d fc3a 	bl	8038150 <osMessageQueueGet>
 802a8dc:	66f8      	str	r0, [r7, #108]	; 0x6c

        if (status == osOK) {
 802a8de:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 802a8e0:	2b00      	cmp	r3, #0
 802a8e2:	d1f2      	bne.n	802a8ca <StartCommandTask+0x2e>
            Command_Debugger(&command);
 802a8e4:	f107 0310 	add.w	r3, r7, #16
 802a8e8:	4618      	mov	r0, r3
 802a8ea:	f7fd fde3 	bl	80284b4 <Command_Debugger>

            // default command response
            response.data.code = RESPONSE_STATUS_OK;
 802a8ee:	2301      	movs	r3, #1
 802a8f0:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
            strcpy(response.data.message, "");
 802a8f4:	2300      	movs	r3, #0
 802a8f6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

            // handle the command
            switch (command.data.code) {
 802a8fa:	7dfb      	ldrb	r3, [r7, #23]
 802a8fc:	2b04      	cmp	r3, #4
 802a8fe:	f200 8135 	bhi.w	802ab6c <StartCommandTask+0x2d0>
 802a902:	a201      	add	r2, pc, #4	; (adr r2, 802a908 <StartCommandTask+0x6c>)
 802a904:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 802a908:	0802a91d 	.word	0x0802a91d
 802a90c:	0802a9b3 	.word	0x0802a9b3
 802a910:	0802aa03 	.word	0x0802aa03
 802a914:	0802aa63 	.word	0x0802aa63
 802a918:	0802ab07 	.word	0x0802ab07
                case CMD_CODE_GEN :
                    switch (command.data.sub_code) {
 802a91c:	7e3b      	ldrb	r3, [r7, #24]
 802a91e:	2b04      	cmp	r3, #4
 802a920:	d842      	bhi.n	802a9a8 <StartCommandTask+0x10c>
 802a922:	a201      	add	r2, pc, #4	; (adr r2, 802a928 <StartCommandTask+0x8c>)
 802a924:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 802a928:	0802a93d 	.word	0x0802a93d
 802a92c:	0802a955 	.word	0x0802a955
 802a930:	0802a967 	.word	0x0802a967
 802a934:	0802a979 	.word	0x0802a979
 802a938:	0802a979 	.word	0x0802a979
                        case CMD_GEN_INFO :
                            sprintf(response.data.message,
 802a93c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 802a940:	f103 000f 	add.w	r0, r3, #15
 802a944:	2314      	movs	r3, #20
 802a946:	9300      	str	r3, [sp, #0]
 802a948:	2308      	movs	r3, #8
 802a94a:	2201      	movs	r2, #1
 802a94c:	4993      	ldr	r1, [pc, #588]	; (802ab9c <StartCommandTask+0x300>)
 802a94e:	f015 f8ef 	bl	803fb30 <siprintf>
                                    "VCU v%d.%d, "VCU_VENDOR" @ 20%d",
                                    _R8(VCU_VERSION, 8),
                                    _R8(VCU_VERSION, 0),
                                    VCU_BUILD_YEAR);
                            break;
 802a952:	e02d      	b.n	802a9b0 <StartCommandTask+0x114>

                        case CMD_GEN_LED :
                            _LedWrite((uint8_t) command.data.value);
 802a954:	f8d7 3019 	ldr.w	r3, [r7, #25]
 802a958:	f8d7 401d 	ldr.w	r4, [r7, #29]
 802a95c:	b2db      	uxtb	r3, r3
 802a95e:	4618      	mov	r0, r3
 802a960:	f014 ffc6 	bl	803f8f0 <_LedWrite>
                            break;
 802a964:	e024      	b.n	802a9b0 <StartCommandTask+0x114>

                        case CMD_GEN_KNOB :
                            VCU.d.state.knob = (uint8_t) command.data.value;
 802a966:	f8d7 3019 	ldr.w	r3, [r7, #25]
 802a96a:	f8d7 401d 	ldr.w	r4, [r7, #29]
 802a96e:	b2da      	uxtb	r2, r3
 802a970:	4b8b      	ldr	r3, [pc, #556]	; (802aba0 <StartCommandTask+0x304>)
 802a972:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
                            break;
 802a976:	e01b      	b.n	802a9b0 <StartCommandTask+0x114>

                        case CMD_GEN_FOTA :
                            case CMD_GEN_FOCAN :
                            /* Enter IAP mode */
                            if (command.data.sub_code == CMD_GEN_FOTA) {
 802a978:	7e3b      	ldrb	r3, [r7, #24]
 802a97a:	2b03      	cmp	r3, #3
 802a97c:	d103      	bne.n	802a986 <StartCommandTask+0xea>
                                FW_EnterModeIAP(IAP_TYPE_VCU);
 802a97e:	4889      	ldr	r0, [pc, #548]	; (802aba4 <StartCommandTask+0x308>)
 802a980:	f7fc fc6c 	bl	802725c <FW_EnterModeIAP>
 802a984:	e002      	b.n	802a98c <StartCommandTask+0xf0>
                            } else {
                                FW_EnterModeIAP(IAP_TYPE_HMI);
 802a986:	4888      	ldr	r0, [pc, #544]	; (802aba8 <StartCommandTask+0x30c>)
 802a988:	f7fc fc68 	bl	802725c <FW_EnterModeIAP>
                            }
                            /* This line is never reached when FOTA activated */
                            sprintf(response.data.message,
 802a98c:	4b87      	ldr	r3, [pc, #540]	; (802abac <StartCommandTask+0x310>)
 802a98e:	881b      	ldrh	r3, [r3, #0]
 802a990:	461a      	mov	r2, r3
 802a992:	f107 0324 	add.w	r3, r7, #36	; 0x24
 802a996:	330f      	adds	r3, #15
 802a998:	4985      	ldr	r1, [pc, #532]	; (802abb0 <StartCommandTask+0x314>)
 802a99a:	4618      	mov	r0, r3
 802a99c:	f015 f8c8 	bl	803fb30 <siprintf>
                                    "Battery low %u mV", BACKUP_VOLTAGE);
                            response.data.code = RESPONSE_STATUS_ERROR;
 802a9a0:	2300      	movs	r3, #0
 802a9a2:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32

                            break;
 802a9a6:	e003      	b.n	802a9b0 <StartCommandTask+0x114>

                        default:
                            response.data.code = RESPONSE_STATUS_INVALID;
 802a9a8:	2302      	movs	r3, #2
 802a9aa:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
                            break;
 802a9ae:	bf00      	nop
                    }

                    break;
 802a9b0:	e0e1      	b.n	802ab76 <StartCommandTask+0x2da>

                case CMD_CODE_REPORT :
                    switch (command.data.sub_code) {
 802a9b2:	7e3b      	ldrb	r3, [r7, #24]
 802a9b4:	2b01      	cmp	r3, #1
 802a9b6:	d00d      	beq.n	802a9d4 <StartCommandTask+0x138>
 802a9b8:	2b02      	cmp	r3, #2
 802a9ba:	d014      	beq.n	802a9e6 <StartCommandTask+0x14a>
 802a9bc:	2b00      	cmp	r3, #0
 802a9be:	d11b      	bne.n	802a9f8 <StartCommandTask+0x15c>
                        case CMD_REPORT_RTC :
                            RTC_Write((uint64_t) command.data.value, &(VCU.d.rtc));
 802a9c0:	f8d7 3019 	ldr.w	r3, [r7, #25]
 802a9c4:	f8d7 401d 	ldr.w	r4, [r7, #29]
 802a9c8:	4a7a      	ldr	r2, [pc, #488]	; (802abb4 <StartCommandTask+0x318>)
 802a9ca:	4618      	mov	r0, r3
 802a9cc:	4621      	mov	r1, r4
 802a9ce:	f7fb fe9b 	bl	8026708 <RTC_Write>
                            break;
 802a9d2:	e015      	b.n	802aa00 <StartCommandTask+0x164>

                        case CMD_REPORT_ODOM :
                            EEPROM_Odometer(EE_CMD_W, (uint32_t) command.data.value);
 802a9d4:	f8d7 3019 	ldr.w	r3, [r7, #25]
 802a9d8:	f8d7 401d 	ldr.w	r4, [r7, #29]
 802a9dc:	4619      	mov	r1, r3
 802a9de:	2001      	movs	r0, #1
 802a9e0:	f013 fef0 	bl	803e7c4 <EEPROM_Odometer>
                            break;
 802a9e4:	e00c      	b.n	802aa00 <StartCommandTask+0x164>

                        case CMD_REPORT_UNITID :
                            EEPROM_UnitID(EE_CMD_W, (uint32_t) command.data.value);
 802a9e6:	f8d7 3019 	ldr.w	r3, [r7, #25]
 802a9ea:	f8d7 401d 	ldr.w	r4, [r7, #29]
 802a9ee:	4619      	mov	r1, r3
 802a9f0:	2001      	movs	r0, #1
 802a9f2:	f013 ff05 	bl	803e800 <EEPROM_UnitID>
                            break;
 802a9f6:	e003      	b.n	802aa00 <StartCommandTask+0x164>

                        default:
                            response.data.code = RESPONSE_STATUS_INVALID;
 802a9f8:	2302      	movs	r3, #2
 802a9fa:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
                            break;
 802a9fe:	bf00      	nop
                    }
                    break;
 802aa00:	e0b9      	b.n	802ab76 <StartCommandTask+0x2da>

                case CMD_CODE_AUDIO :
                    switch (command.data.sub_code) {
 802aa02:	7e3b      	ldrb	r3, [r7, #24]
 802aa04:	2b01      	cmp	r3, #1
 802aa06:	d00a      	beq.n	802aa1e <StartCommandTask+0x182>
 802aa08:	2b02      	cmp	r3, #2
 802aa0a:	d01d      	beq.n	802aa48 <StartCommandTask+0x1ac>
 802aa0c:	2b00      	cmp	r3, #0
 802aa0e:	d123      	bne.n	802aa58 <StartCommandTask+0x1bc>
                        case CMD_AUDIO_BEEP :
                            osThreadFlagsSet(AudioTaskHandle, EVT_AUDIO_BEEP);
 802aa10:	4b69      	ldr	r3, [pc, #420]	; (802abb8 <StartCommandTask+0x31c>)
 802aa12:	681b      	ldr	r3, [r3, #0]
 802aa14:	2101      	movs	r1, #1
 802aa16:	4618      	mov	r0, r3
 802aa18:	f00c fe84 	bl	8037724 <osThreadFlagsSet>
                            break;
 802aa1c:	e020      	b.n	802aa60 <StartCommandTask+0x1c4>

                        case CMD_AUDIO_MUTE :
                            if ((uint8_t) command.data.value) {
 802aa1e:	f8d7 3019 	ldr.w	r3, [r7, #25]
 802aa22:	f8d7 401d 	ldr.w	r4, [r7, #29]
 802aa26:	b2db      	uxtb	r3, r3
 802aa28:	2b00      	cmp	r3, #0
 802aa2a:	d006      	beq.n	802aa3a <StartCommandTask+0x19e>
                                osThreadFlagsSet(AudioTaskHandle, EVT_AUDIO_MUTE_ON);
 802aa2c:	4b62      	ldr	r3, [pc, #392]	; (802abb8 <StartCommandTask+0x31c>)
 802aa2e:	681b      	ldr	r3, [r3, #0]
 802aa30:	2108      	movs	r1, #8
 802aa32:	4618      	mov	r0, r3
 802aa34:	f00c fe76 	bl	8037724 <osThreadFlagsSet>
                            } else {
                                osThreadFlagsSet(AudioTaskHandle, EVT_AUDIO_MUTE_OFF);
                            }

                            break;
 802aa38:	e012      	b.n	802aa60 <StartCommandTask+0x1c4>
                                osThreadFlagsSet(AudioTaskHandle, EVT_AUDIO_MUTE_OFF);
 802aa3a:	4b5f      	ldr	r3, [pc, #380]	; (802abb8 <StartCommandTask+0x31c>)
 802aa3c:	681b      	ldr	r3, [r3, #0]
 802aa3e:	2110      	movs	r1, #16
 802aa40:	4618      	mov	r0, r3
 802aa42:	f00c fe6f 	bl	8037724 <osThreadFlagsSet>
                            break;
 802aa46:	e00b      	b.n	802aa60 <StartCommandTask+0x1c4>

                        case CMD_AUDIO_VOL :
                            VCU.d.volume = (uint8_t) command.data.value;
 802aa48:	f8d7 3019 	ldr.w	r3, [r7, #25]
 802aa4c:	f8d7 401d 	ldr.w	r4, [r7, #29]
 802aa50:	b2da      	uxtb	r2, r3
 802aa52:	4b53      	ldr	r3, [pc, #332]	; (802aba0 <StartCommandTask+0x304>)
 802aa54:	721a      	strb	r2, [r3, #8]
                            break;
 802aa56:	e003      	b.n	802aa60 <StartCommandTask+0x1c4>

                        default:
                            response.data.code = RESPONSE_STATUS_INVALID;
 802aa58:	2302      	movs	r3, #2
 802aa5a:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
                            break;
 802aa5e:	bf00      	nop
                    }
                    break;
 802aa60:	e089      	b.n	802ab76 <StartCommandTask+0x2da>

                case CMD_CODE_FINGER :
                    // put finger index to queue
                    driver = command.data.value;
 802aa62:	f8d7 3019 	ldr.w	r3, [r7, #25]
 802aa66:	f8d7 401d 	ldr.w	r4, [r7, #29]
 802aa6a:	b2db      	uxtb	r3, r3
 802aa6c:	73fb      	strb	r3, [r7, #15]
                    osMessageQueuePut(DriverQueueHandle, &driver, 0U, 0U);
 802aa6e:	4b53      	ldr	r3, [pc, #332]	; (802abbc <StartCommandTask+0x320>)
 802aa70:	6818      	ldr	r0, [r3, #0]
 802aa72:	f107 010f 	add.w	r1, r7, #15
 802aa76:	2300      	movs	r3, #0
 802aa78:	2200      	movs	r2, #0
 802aa7a:	f00d faf5 	bl	8038068 <osMessageQueuePut>

                    switch (command.data.sub_code) {
 802aa7e:	7e3b      	ldrb	r3, [r7, #24]
 802aa80:	2b01      	cmp	r3, #1
 802aa82:	d00a      	beq.n	802aa9a <StartCommandTask+0x1fe>
 802aa84:	2b02      	cmp	r3, #2
 802aa86:	d00f      	beq.n	802aaa8 <StartCommandTask+0x20c>
 802aa88:	2b00      	cmp	r3, #0
 802aa8a:	d114      	bne.n	802aab6 <StartCommandTask+0x21a>
                        case CMD_FINGER_ADD :
                            osThreadFlagsSet(FingerTaskHandle, EVT_FINGER_ADD);
 802aa8c:	4b4c      	ldr	r3, [pc, #304]	; (802abc0 <StartCommandTask+0x324>)
 802aa8e:	681b      	ldr	r3, [r3, #0]
 802aa90:	2102      	movs	r1, #2
 802aa92:	4618      	mov	r0, r3
 802aa94:	f00c fe46 	bl	8037724 <osThreadFlagsSet>
                            break;
 802aa98:	e011      	b.n	802aabe <StartCommandTask+0x222>

                        case CMD_FINGER_DEL :
                            osThreadFlagsSet(FingerTaskHandle, EVT_FINGER_DEL);
 802aa9a:	4b49      	ldr	r3, [pc, #292]	; (802abc0 <StartCommandTask+0x324>)
 802aa9c:	681b      	ldr	r3, [r3, #0]
 802aa9e:	2104      	movs	r1, #4
 802aaa0:	4618      	mov	r0, r3
 802aaa2:	f00c fe3f 	bl	8037724 <osThreadFlagsSet>
                            break;
 802aaa6:	e00a      	b.n	802aabe <StartCommandTask+0x222>

                        case CMD_FINGER_RST :
                            osThreadFlagsSet(FingerTaskHandle, EVT_FINGER_RST);
 802aaa8:	4b45      	ldr	r3, [pc, #276]	; (802abc0 <StartCommandTask+0x324>)
 802aaaa:	681b      	ldr	r3, [r3, #0]
 802aaac:	2108      	movs	r1, #8
 802aaae:	4618      	mov	r0, r3
 802aab0:	f00c fe38 	bl	8037724 <osThreadFlagsSet>
                            break;
 802aab4:	e003      	b.n	802aabe <StartCommandTask+0x222>

                        default:
                            response.data.code = RESPONSE_STATUS_INVALID;
 802aab6:	2302      	movs	r3, #2
 802aab8:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
                            break;
 802aabc:	bf00      	nop
                    }

                    // wait response until timeout
                    if (response.data.code == RESPONSE_STATUS_OK) {
 802aabe:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 802aac2:	2b01      	cmp	r3, #1
 802aac4:	d156      	bne.n	802ab74 <StartCommandTask+0x2d8>
                        notif = osThreadFlagsWait(EVT_MASK, osFlagsWaitAny, 20000);
 802aac6:	f644 6220 	movw	r2, #20000	; 0x4e20
 802aaca:	2100      	movs	r1, #0
 802aacc:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
 802aad0:	f00c feda 	bl	8037888 <osThreadFlagsWait>
 802aad4:	66b8      	str	r0, [r7, #104]	; 0x68
                        if (_RTOS_ValidThreadFlag(notif)) {
 802aad6:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 802aad8:	f014 ff5c 	bl	803f994 <_RTOS_ValidThreadFlag>
 802aadc:	4603      	mov	r3, r0
 802aade:	2b00      	cmp	r3, #0
 802aae0:	d048      	beq.n	802ab74 <StartCommandTask+0x2d8>
                            if (notif & EVT_COMMAND_ERROR) {
 802aae2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 802aae4:	469b      	mov	fp, r3
 802aae6:	f04f 0c00 	mov.w	ip, #0
 802aaea:	f04f 0101 	mov.w	r1, #1
 802aaee:	f04f 0200 	mov.w	r2, #0
 802aaf2:	ea0b 0301 	and.w	r3, fp, r1
 802aaf6:	ea0c 0402 	and.w	r4, ip, r2
 802aafa:	4323      	orrs	r3, r4
 802aafc:	d03a      	beq.n	802ab74 <StartCommandTask+0x2d8>
                                response.data.code = RESPONSE_STATUS_ERROR;
 802aafe:	2300      	movs	r3, #0
 802ab00:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
                            }
                        }
                    }
                    break;
 802ab04:	e036      	b.n	802ab74 <StartCommandTask+0x2d8>

                case CMD_CODE_KEYLESS :
                    switch (command.data.sub_code) {
 802ab06:	7e3b      	ldrb	r3, [r7, #24]
 802ab08:	2b00      	cmp	r3, #0
 802ab0a:	d129      	bne.n	802ab60 <StartCommandTask+0x2c4>
                        case CMD_KEYLESS_PAIRING :
                            osThreadFlagsSet(KeylessTaskHandle, EVT_KEYLESS_PAIRING);
 802ab0c:	4b2d      	ldr	r3, [pc, #180]	; (802abc4 <StartCommandTask+0x328>)
 802ab0e:	681b      	ldr	r3, [r3, #0]
 802ab10:	2102      	movs	r1, #2
 802ab12:	4618      	mov	r0, r3
 802ab14:	f00c fe06 	bl	8037724 <osThreadFlagsSet>

                            // wait response until timeout
                            if (response.data.code == RESPONSE_STATUS_OK) {
 802ab18:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 802ab1c:	2b01      	cmp	r3, #1
 802ab1e:	d123      	bne.n	802ab68 <StartCommandTask+0x2cc>
                                notif = osThreadFlagsWait(EVT_MASK, osFlagsWaitAny, COMMAND_TIMEOUT);
 802ab20:	f644 6220 	movw	r2, #20000	; 0x4e20
 802ab24:	2100      	movs	r1, #0
 802ab26:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
 802ab2a:	f00c fead 	bl	8037888 <osThreadFlagsWait>
 802ab2e:	66b8      	str	r0, [r7, #104]	; 0x68
                                if (_RTOS_ValidThreadFlag(notif)) {
 802ab30:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 802ab32:	f014 ff2f 	bl	803f994 <_RTOS_ValidThreadFlag>
 802ab36:	4603      	mov	r3, r0
 802ab38:	2b00      	cmp	r3, #0
 802ab3a:	d015      	beq.n	802ab68 <StartCommandTask+0x2cc>
                                    if (notif & EVT_COMMAND_ERROR) {
 802ab3c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 802ab3e:	469b      	mov	fp, r3
 802ab40:	f04f 0c00 	mov.w	ip, #0
 802ab44:	f04f 0101 	mov.w	r1, #1
 802ab48:	f04f 0200 	mov.w	r2, #0
 802ab4c:	ea0b 0301 	and.w	r3, fp, r1
 802ab50:	ea0c 0402 	and.w	r4, ip, r2
 802ab54:	4323      	orrs	r3, r4
 802ab56:	d007      	beq.n	802ab68 <StartCommandTask+0x2cc>
                                        response.data.code = RESPONSE_STATUS_ERROR;
 802ab58:	2300      	movs	r3, #0
 802ab5a:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
                                    }
                                }
                            }

                            break;
 802ab5e:	e003      	b.n	802ab68 <StartCommandTask+0x2cc>

                        default:
                            response.data.code = RESPONSE_STATUS_INVALID;
 802ab60:	2302      	movs	r3, #2
 802ab62:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
                            break;
 802ab66:	e000      	b.n	802ab6a <StartCommandTask+0x2ce>
                            break;
 802ab68:	bf00      	nop
                    }
                    break;
 802ab6a:	e004      	b.n	802ab76 <StartCommandTask+0x2da>

                default:
                    response.data.code = RESPONSE_STATUS_INVALID;
 802ab6c:	2302      	movs	r3, #2
 802ab6e:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
                    break;
 802ab72:	e000      	b.n	802ab76 <StartCommandTask+0x2da>
                    break;
 802ab74:	bf00      	nop
            }

            // Get current snapshot
            Response_Capture(&response);
 802ab76:	f107 0324 	add.w	r3, r7, #36	; 0x24
 802ab7a:	4618      	mov	r0, r3
 802ab7c:	f7fd fc44 	bl	8028408 <Response_Capture>
            // Send to Queue
            osMessageQueuePut(ResponseQueueHandle, &response, 0U, 0U);
 802ab80:	4b11      	ldr	r3, [pc, #68]	; (802abc8 <StartCommandTask+0x32c>)
 802ab82:	6818      	ldr	r0, [r3, #0]
 802ab84:	f107 0124 	add.w	r1, r7, #36	; 0x24
 802ab88:	2300      	movs	r3, #0
 802ab8a:	2200      	movs	r2, #0
 802ab8c:	f00d fa6c 	bl	8038068 <osMessageQueuePut>
        status = osMessageQueueGet(CommandQueueHandle, &command, NULL, osWaitForever);
 802ab90:	e69b      	b.n	802a8ca <StartCommandTask+0x2e>
 802ab92:	bf00      	nop
 802ab94:	20008644 	.word	0x20008644
 802ab98:	2000895c 	.word	0x2000895c
 802ab9c:	08043b3c 	.word	0x08043b3c
 802aba0:	20000228 	.word	0x20000228
 802aba4:	a1b2c3d4 	.word	0xa1b2c3d4
 802aba8:	1a2b3c4d 	.word	0x1a2b3c4d
 802abac:	200004b4 	.word	0x200004b4
 802abb0:	08043b54 	.word	0x08043b54
 802abb4:	20000238 	.word	0x20000238
 802abb8:	20008a08 	.word	0x20008a08
 802abbc:	20008760 	.word	0x20008760
 802abc0:	2000864c 	.word	0x2000864c
 802abc4:	20008638 	.word	0x20008638
 802abc8:	20008530 	.word	0x20008530

0802abcc <StartGpsTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartGpsTask */
void StartGpsTask(void *argument)
{
 802abcc:	b580      	push	{r7, lr}
 802abce:	b084      	sub	sp, #16
 802abd0:	af00      	add	r7, sp, #0
 802abd2:	6078      	str	r0, [r7, #4]
    /* USER CODE BEGIN StartGpsTask */
    TickType_t lastWake;

    // wait until ManagerTask done
    osEventFlagsWait(GlobalEventHandle, EVENT_READY, osFlagsNoClear, osWaitForever);
 802abd4:	4b0b      	ldr	r3, [pc, #44]	; (802ac04 <StartGpsTask+0x38>)
 802abd6:	6818      	ldr	r0, [r3, #0]
 802abd8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 802abdc:	2202      	movs	r2, #2
 802abde:	2101      	movs	r1, #1
 802abe0:	f00c fffe 	bl	8037be0 <osEventFlagsWait>

    // Initialize
    GPS_Init();
 802abe4:	f7fc fbb2 	bl	802734c <GPS_Init>

    /* Infinite loop */
    for (;;) {
        lastWake = _GetTickMS();
 802abe8:	f014 fe7b 	bl	803f8e2 <_GetTickMS>
 802abec:	60f8      	str	r0, [r7, #12]

        GPS_Capture();
 802abee:	f7fc fbf5 	bl	80273dc <GPS_Capture>
        GPS_CalculateOdometer();
 802abf2:	f7fc fc37 	bl	8027464 <GPS_CalculateOdometer>
        // GPS_Debugger();

        // Periodic interval
        osDelayUntil(lastWake + GPS_INTERVAL_MS);
 802abf6:	68fb      	ldr	r3, [r7, #12]
 802abf8:	f603 13c4 	addw	r3, r3, #2500	; 0x9c4
 802abfc:	4618      	mov	r0, r3
 802abfe:	f00c ff05 	bl	8037a0c <osDelayUntil>
        lastWake = _GetTickMS();
 802ac02:	e7f1      	b.n	802abe8 <StartGpsTask+0x1c>
 802ac04:	20008644 	.word	0x20008644

0802ac08 <StartGyroTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartGyroTask */
void StartGyroTask(void *argument)
{
 802ac08:	b580      	push	{r7, lr}
 802ac0a:	b08c      	sub	sp, #48	; 0x30
 802ac0c:	af00      	add	r7, sp, #0
 802ac0e:	6078      	str	r0, [r7, #4]
    /* USER CODE BEGIN StartGyroTask */
    TickType_t lastWake;
    mems_decision_t decider, tmp;

    // wait until ManagerTask done
    osEventFlagsWait(GlobalEventHandle, EVENT_READY, osFlagsNoClear, osWaitForever);
 802ac10:	4b27      	ldr	r3, [pc, #156]	; (802acb0 <StartGyroTask+0xa8>)
 802ac12:	6818      	ldr	r0, [r3, #0]
 802ac14:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 802ac18:	2202      	movs	r2, #2
 802ac1a:	2101      	movs	r1, #1
 802ac1c:	f00c ffe0 	bl	8037be0 <osEventFlagsWait>

    /* MPU6050 Initialization*/
    GYRO_Init();
 802ac20:	f7fc fc84 	bl	802752c <GYRO_Init>

    /* Infinite loop */
    for (;;) {
        lastWake = _GetTickMS();
 802ac24:	f014 fe5d 	bl	803f8e2 <_GetTickMS>
 802ac28:	62f8      	str	r0, [r7, #44]	; 0x2c

        // Read all accelerometer, gyroscope (average)
        decider = GYRO_Decision(25);
 802ac2a:	f107 031c 	add.w	r3, r7, #28
 802ac2e:	2119      	movs	r1, #25
 802ac30:	4618      	mov	r0, r3
 802ac32:	f7fc fd91 	bl	8027758 <GYRO_Decision>
        //		Gyro_Debugger(&decider);

        // Check accelerometer, happens when impact detected
        if (tmp.crash.state != decider.crash.state) {
 802ac36:	7d3a      	ldrb	r2, [r7, #20]
 802ac38:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 802ac3c:	429a      	cmp	r2, r3
 802ac3e:	d00b      	beq.n	802ac58 <StartGyroTask+0x50>
            tmp.crash.state = decider.crash.state;
 802ac40:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 802ac44:	753b      	strb	r3, [r7, #20]

            VCU.SetEvent(EV_VCU_BIKE_CRASHED, decider.crash.state);
 802ac46:	4b1b      	ldr	r3, [pc, #108]	; (802acb4 <StartGyroTask+0xac>)
 802ac48:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 802ac4a:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 802ac4e:	f04f 0004 	mov.w	r0, #4
 802ac52:	f04f 0100 	mov.w	r1, #0
 802ac56:	4798      	blx	r3
        }

        // Check gyroscope, happens when fall detected
        if (tmp.fall.state != decider.fall.state) {
 802ac58:	7b3a      	ldrb	r2, [r7, #12]
 802ac5a:	7f3b      	ldrb	r3, [r7, #28]
 802ac5c:	429a      	cmp	r2, r3
 802ac5e:	d01d      	beq.n	802ac9c <StartGyroTask+0x94>
            tmp.fall.state = decider.fall.state;
 802ac60:	7f3b      	ldrb	r3, [r7, #28]
 802ac62:	733b      	strb	r3, [r7, #12]

            if (decider.fall.state) {
 802ac64:	7f3b      	ldrb	r3, [r7, #28]
 802ac66:	2b00      	cmp	r3, #0
 802ac68:	d006      	beq.n	802ac78 <StartGyroTask+0x70>
                osThreadFlagsSet(AudioTaskHandle, EVT_AUDIO_BEEP_START);
 802ac6a:	4b13      	ldr	r3, [pc, #76]	; (802acb8 <StartGyroTask+0xb0>)
 802ac6c:	681b      	ldr	r3, [r3, #0]
 802ac6e:	2102      	movs	r1, #2
 802ac70:	4618      	mov	r0, r3
 802ac72:	f00c fd57 	bl	8037724 <osThreadFlagsSet>
 802ac76:	e005      	b.n	802ac84 <StartGyroTask+0x7c>
            } else {
                osThreadFlagsSet(AudioTaskHandle, EVT_AUDIO_BEEP_STOP);
 802ac78:	4b0f      	ldr	r3, [pc, #60]	; (802acb8 <StartGyroTask+0xb0>)
 802ac7a:	681b      	ldr	r3, [r3, #0]
 802ac7c:	2104      	movs	r1, #4
 802ac7e:	4618      	mov	r0, r3
 802ac80:	f00c fd50 	bl	8037724 <osThreadFlagsSet>
            }
            VCU.SetEvent(EV_VCU_BIKE_FALLING, decider.fall.state);
 802ac84:	4b0b      	ldr	r3, [pc, #44]	; (802acb4 <StartGyroTask+0xac>)
 802ac86:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 802ac88:	7f3a      	ldrb	r2, [r7, #28]
 802ac8a:	f04f 0002 	mov.w	r0, #2
 802ac8e:	f04f 0100 	mov.w	r1, #0
 802ac92:	4798      	blx	r3
            _LedWrite(decider.fall.state);
 802ac94:	7f3b      	ldrb	r3, [r7, #28]
 802ac96:	4618      	mov	r0, r3
 802ac98:	f014 fe2a 	bl	803f8f0 <_LedWrite>
        }

        // Handle for both event
        if (decider.crash.state || decider.fall.state) {
 802ac9c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 802aca0:	2b00      	cmp	r3, #0
            // Turn OFF BMS (+ MCU)

        }

        // Periodic interval
        osDelayUntil(lastWake + 100);
 802aca2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802aca4:	3364      	adds	r3, #100	; 0x64
 802aca6:	4618      	mov	r0, r3
 802aca8:	f00c feb0 	bl	8037a0c <osDelayUntil>
        lastWake = _GetTickMS();
 802acac:	e7ba      	b.n	802ac24 <StartGyroTask+0x1c>
 802acae:	bf00      	nop
 802acb0:	20008644 	.word	0x20008644
 802acb4:	20000228 	.word	0x20000228
 802acb8:	20008a08 	.word	0x20008a08

0802acbc <StartKeylessTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartKeylessTask */
void StartKeylessTask(void *argument)
{
 802acbc:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 802acc0:	b086      	sub	sp, #24
 802acc2:	af00      	add	r7, sp, #0
 802acc4:	6078      	str	r0, [r7, #4]
    /* USER CODE BEGIN StartKeylessTask */
    uint32_t notif;
    KLESS_CMD command;

    // wait until ManagerTask done
    osEventFlagsWait(GlobalEventHandle, EVENT_READY, osFlagsNoClear, osWaitForever);
 802acc6:	4b6c      	ldr	r3, [pc, #432]	; (802ae78 <StartKeylessTask+0x1bc>)
 802acc8:	6818      	ldr	r0, [r3, #0]
 802acca:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 802acce:	2202      	movs	r2, #2
 802acd0:	2101      	movs	r1, #1
 802acd2:	f00c ff85 	bl	8037be0 <osEventFlagsWait>

    // initialization
    AES_Init();
 802acd6:	f7f8 fe07 	bl	80238e8 <AES_Init>
    KLESS_Init();
 802acda:	f7fd f847 	bl	8027d6c <KLESS_Init>

    /* Infinite loop */
    for (;;) {
        // check if has new can message
        notif = osThreadFlagsWait(EVT_MASK, osFlagsWaitAny, 100);
 802acde:	2264      	movs	r2, #100	; 0x64
 802ace0:	2100      	movs	r1, #0
 802ace2:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
 802ace6:	f00c fdcf 	bl	8037888 <osThreadFlagsWait>
 802acea:	6138      	str	r0, [r7, #16]
        // proceed event
        if (_RTOS_ValidThreadFlag(notif)) {
 802acec:	6938      	ldr	r0, [r7, #16]
 802acee:	f014 fe51 	bl	803f994 <_RTOS_ValidThreadFlag>
 802acf2:	4603      	mov	r3, r0
 802acf4:	2b00      	cmp	r3, #0
 802acf6:	f000 80bb 	beq.w	802ae70 <StartKeylessTask+0x1b4>
            // handle reset key & id
            if (notif & EVT_KEYLESS_RESET) {
 802acfa:	693b      	ldr	r3, [r7, #16]
 802acfc:	469b      	mov	fp, r3
 802acfe:	f04f 0c00 	mov.w	ip, #0
 802ad02:	f04f 0104 	mov.w	r1, #4
 802ad06:	f04f 0200 	mov.w	r2, #0
 802ad0a:	ea0b 0301 	and.w	r3, fp, r1
 802ad0e:	ea0c 0402 	and.w	r4, ip, r2
 802ad12:	4323      	orrs	r3, r4
 802ad14:	d003      	beq.n	802ad1e <StartKeylessTask+0x62>
                AES_Init();
 802ad16:	f7f8 fde7 	bl	80238e8 <AES_Init>
                KLESS_Init();
 802ad1a:	f7fd f827 	bl	8027d6c <KLESS_Init>
            }

            // handle incoming payload
            if (notif & EVT_KEYLESS_RX_IT) {
 802ad1e:	693b      	ldr	r3, [r7, #16]
 802ad20:	469b      	mov	fp, r3
 802ad22:	f04f 0c00 	mov.w	ip, #0
 802ad26:	f04f 0101 	mov.w	r1, #1
 802ad2a:	f04f 0200 	mov.w	r2, #0
 802ad2e:	ea0b 0301 	and.w	r3, fp, r1
 802ad32:	ea0c 0402 	and.w	r4, ip, r2
 802ad36:	4323      	orrs	r3, r4
 802ad38:	d07a      	beq.n	802ae30 <StartKeylessTask+0x174>
                KLESS_Debugger();
 802ad3a:	f7fd f973 	bl	8028024 <KLESS_Debugger>

                // process
                if (KLESS_ValidateCommand(&command)) {
 802ad3e:	f107 030f 	add.w	r3, r7, #15
 802ad42:	4618      	mov	r0, r3
 802ad44:	f7fd f872 	bl	8027e2c <KLESS_ValidateCommand>
 802ad48:	4603      	mov	r3, r0
 802ad4a:	2b00      	cmp	r3, #0
 802ad4c:	d06c      	beq.n	802ae28 <StartKeylessTask+0x16c>
                    // handle command
                    switch (command) {
 802ad4e:	7bfb      	ldrb	r3, [r7, #15]
 802ad50:	2b01      	cmp	r3, #1
 802ad52:	d00d      	beq.n	802ad70 <StartKeylessTask+0xb4>
 802ad54:	2b02      	cmp	r3, #2
 802ad56:	d032      	beq.n	802adbe <StartKeylessTask+0x102>
 802ad58:	2b00      	cmp	r3, #0
 802ad5a:	d000      	beq.n	802ad5e <StartKeylessTask+0xa2>
                            _DelayMS(100);
                            HAL_GPIO_WritePin(EXT_SOLENOID_PWR_GPIO_Port, EXT_SOLENOID_PWR_Pin, 0);

                            break;
                        default:
                            break;
 802ad5c:	e040      	b.n	802ade0 <StartKeylessTask+0x124>
                            LOG_StrLn("NRF:Command = PING");
 802ad5e:	4847      	ldr	r0, [pc, #284]	; (802ae7c <StartKeylessTask+0x1c0>)
 802ad60:	f013 fbd4 	bl	803e50c <LOG_StrLn>
                            VCU.d.tick.keyless = _GetTickMS();
 802ad64:	f014 fdbd 	bl	803f8e2 <_GetTickMS>
 802ad68:	4602      	mov	r2, r0
 802ad6a:	4b45      	ldr	r3, [pc, #276]	; (802ae80 <StartKeylessTask+0x1c4>)
 802ad6c:	63da      	str	r2, [r3, #60]	; 0x3c
                            break;
 802ad6e:	e037      	b.n	802ade0 <StartKeylessTask+0x124>
                            LOG_StrLn("NRF:Command = ALARM");
 802ad70:	4844      	ldr	r0, [pc, #272]	; (802ae84 <StartKeylessTask+0x1c8>)
 802ad72:	f013 fbcb 	bl	803e50c <LOG_StrLn>
                            for (uint8_t i = 0; i < 2; i++) {
 802ad76:	2300      	movs	r3, #0
 802ad78:	75fb      	strb	r3, [r7, #23]
 802ad7a:	e01c      	b.n	802adb6 <StartKeylessTask+0xfa>
                                SW.runner.hazard = 1;
 802ad7c:	4b42      	ldr	r3, [pc, #264]	; (802ae88 <StartKeylessTask+0x1cc>)
 802ad7e:	2201      	movs	r2, #1
 802ad80:	f883 20f1 	strb.w	r2, [r3, #241]	; 0xf1
                                HAL_GPIO_WritePin(EXT_HORN_PWR_GPIO_Port, EXT_HORN_PWR_Pin, 1);
 802ad84:	2201      	movs	r2, #1
 802ad86:	f44f 7180 	mov.w	r1, #256	; 0x100
 802ad8a:	4840      	ldr	r0, [pc, #256]	; (802ae8c <StartKeylessTask+0x1d0>)
 802ad8c:	f005 f988 	bl	80300a0 <HAL_GPIO_WritePin>
                                _DelayMS(200);
 802ad90:	20c8      	movs	r0, #200	; 0xc8
 802ad92:	f014 fd9b 	bl	803f8cc <_DelayMS>
                                SW.runner.hazard = 0;
 802ad96:	4b3c      	ldr	r3, [pc, #240]	; (802ae88 <StartKeylessTask+0x1cc>)
 802ad98:	2200      	movs	r2, #0
 802ad9a:	f883 20f1 	strb.w	r2, [r3, #241]	; 0xf1
                                HAL_GPIO_WritePin(EXT_HORN_PWR_GPIO_Port, EXT_HORN_PWR_Pin, 0);
 802ad9e:	2200      	movs	r2, #0
 802ada0:	f44f 7180 	mov.w	r1, #256	; 0x100
 802ada4:	4839      	ldr	r0, [pc, #228]	; (802ae8c <StartKeylessTask+0x1d0>)
 802ada6:	f005 f97b 	bl	80300a0 <HAL_GPIO_WritePin>
                                _DelayMS(100);
 802adaa:	2064      	movs	r0, #100	; 0x64
 802adac:	f014 fd8e 	bl	803f8cc <_DelayMS>
                            for (uint8_t i = 0; i < 2; i++) {
 802adb0:	7dfb      	ldrb	r3, [r7, #23]
 802adb2:	3301      	adds	r3, #1
 802adb4:	75fb      	strb	r3, [r7, #23]
 802adb6:	7dfb      	ldrb	r3, [r7, #23]
 802adb8:	2b01      	cmp	r3, #1
 802adba:	d9df      	bls.n	802ad7c <StartKeylessTask+0xc0>
                            break;
 802adbc:	e010      	b.n	802ade0 <StartKeylessTask+0x124>
                            LOG_StrLn("NRF:Command = SEAT");
 802adbe:	4834      	ldr	r0, [pc, #208]	; (802ae90 <StartKeylessTask+0x1d4>)
 802adc0:	f013 fba4 	bl	803e50c <LOG_StrLn>
                            HAL_GPIO_WritePin(EXT_SOLENOID_PWR_GPIO_Port, EXT_SOLENOID_PWR_Pin, 1);
 802adc4:	2201      	movs	r2, #1
 802adc6:	2101      	movs	r1, #1
 802adc8:	4832      	ldr	r0, [pc, #200]	; (802ae94 <StartKeylessTask+0x1d8>)
 802adca:	f005 f969 	bl	80300a0 <HAL_GPIO_WritePin>
                            _DelayMS(100);
 802adce:	2064      	movs	r0, #100	; 0x64
 802add0:	f014 fd7c 	bl	803f8cc <_DelayMS>
                            HAL_GPIO_WritePin(EXT_SOLENOID_PWR_GPIO_Port, EXT_SOLENOID_PWR_Pin, 0);
 802add4:	2200      	movs	r2, #0
 802add6:	2101      	movs	r1, #1
 802add8:	482e      	ldr	r0, [pc, #184]	; (802ae94 <StartKeylessTask+0x1d8>)
 802adda:	f005 f961 	bl	80300a0 <HAL_GPIO_WritePin>
                            break;
 802adde:	bf00      	nop
                    }

                    // valid command indicator
                    osThreadFlagsSet(AudioTaskHandle, EVT_AUDIO_BEEP_START);
 802ade0:	4b2d      	ldr	r3, [pc, #180]	; (802ae98 <StartKeylessTask+0x1dc>)
 802ade2:	681b      	ldr	r3, [r3, #0]
 802ade4:	2102      	movs	r1, #2
 802ade6:	4618      	mov	r0, r3
 802ade8:	f00c fc9c 	bl	8037724 <osThreadFlagsSet>
                    for (uint8_t i = 0; i < (command + 1); i++) {
 802adec:	2300      	movs	r3, #0
 802adee:	75bb      	strb	r3, [r7, #22]
 802adf0:	e00c      	b.n	802ae0c <StartKeylessTask+0x150>
                        _LedToggle();
 802adf2:	f014 fd8f 	bl	803f914 <_LedToggle>

                        _DelayMS((command + 1) * 50);
 802adf6:	7bfb      	ldrb	r3, [r7, #15]
 802adf8:	3301      	adds	r3, #1
 802adfa:	2232      	movs	r2, #50	; 0x32
 802adfc:	fb02 f303 	mul.w	r3, r2, r3
 802ae00:	4618      	mov	r0, r3
 802ae02:	f014 fd63 	bl	803f8cc <_DelayMS>
                    for (uint8_t i = 0; i < (command + 1); i++) {
 802ae06:	7dbb      	ldrb	r3, [r7, #22]
 802ae08:	3301      	adds	r3, #1
 802ae0a:	75bb      	strb	r3, [r7, #22]
 802ae0c:	7dba      	ldrb	r2, [r7, #22]
 802ae0e:	7bfb      	ldrb	r3, [r7, #15]
 802ae10:	3301      	adds	r3, #1
 802ae12:	429a      	cmp	r2, r3
 802ae14:	dbed      	blt.n	802adf2 <StartKeylessTask+0x136>
                    }
                    _LedWrite(0);
 802ae16:	2000      	movs	r0, #0
 802ae18:	f014 fd6a 	bl	803f8f0 <_LedWrite>
                    osThreadFlagsSet(AudioTaskHandle, EVT_AUDIO_BEEP_STOP);
 802ae1c:	4b1e      	ldr	r3, [pc, #120]	; (802ae98 <StartKeylessTask+0x1dc>)
 802ae1e:	681b      	ldr	r3, [r3, #0]
 802ae20:	2104      	movs	r1, #4
 802ae22:	4618      	mov	r0, r3
 802ae24:	f00c fc7e 	bl	8037724 <osThreadFlagsSet>
                }

                // reset pending flag
                osThreadFlagsClear(EVT_MASK);
 802ae28:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
 802ae2c:	f00c fcdc 	bl	80377e8 <osThreadFlagsClear>
            }

            // handle Pairing
            if (notif & EVT_KEYLESS_PAIRING) {
 802ae30:	693b      	ldr	r3, [r7, #16]
 802ae32:	469b      	mov	fp, r3
 802ae34:	f04f 0c00 	mov.w	ip, #0
 802ae38:	f04f 0102 	mov.w	r1, #2
 802ae3c:	f04f 0200 	mov.w	r2, #0
 802ae40:	ea0b 0301 	and.w	r3, fp, r1
 802ae44:	ea0c 0402 	and.w	r4, ip, r2
 802ae48:	4323      	orrs	r3, r4
 802ae4a:	d011      	beq.n	802ae70 <StartKeylessTask+0x1b4>
                if (KLESS_Pairing()) {
 802ae4c:	f7fd f86e 	bl	8027f2c <KLESS_Pairing>
 802ae50:	4603      	mov	r3, r0
 802ae52:	2b00      	cmp	r3, #0
 802ae54:	d006      	beq.n	802ae64 <StartKeylessTask+0x1a8>
                    osThreadFlagsSet(CommandTaskHandle, EVT_COMMAND_OK);
 802ae56:	4b11      	ldr	r3, [pc, #68]	; (802ae9c <StartKeylessTask+0x1e0>)
 802ae58:	681b      	ldr	r3, [r3, #0]
 802ae5a:	2102      	movs	r1, #2
 802ae5c:	4618      	mov	r0, r3
 802ae5e:	f00c fc61 	bl	8037724 <osThreadFlagsSet>
 802ae62:	e005      	b.n	802ae70 <StartKeylessTask+0x1b4>
                } else {
                    osThreadFlagsSet(CommandTaskHandle, EVT_COMMAND_ERROR);
 802ae64:	4b0d      	ldr	r3, [pc, #52]	; (802ae9c <StartKeylessTask+0x1e0>)
 802ae66:	681b      	ldr	r3, [r3, #0]
 802ae68:	2101      	movs	r1, #1
 802ae6a:	4618      	mov	r0, r3
 802ae6c:	f00c fc5a 	bl	8037724 <osThreadFlagsSet>
                }
            }
        }

        // update state
        KLESS_Refresh();
 802ae70:	f7fd f8ee 	bl	8028050 <KLESS_Refresh>
        notif = osThreadFlagsWait(EVT_MASK, osFlagsWaitAny, 100);
 802ae74:	e733      	b.n	802acde <StartKeylessTask+0x22>
 802ae76:	bf00      	nop
 802ae78:	20008644 	.word	0x20008644
 802ae7c:	08043b68 	.word	0x08043b68
 802ae80:	20000228 	.word	0x20000228
 802ae84:	08043b7c 	.word	0x08043b7c
 802ae88:	20000004 	.word	0x20000004
 802ae8c:	40020800 	.word	0x40020800
 802ae90:	08043b90 	.word	0x08043b90
 802ae94:	40020400 	.word	0x40020400
 802ae98:	20008a08 	.word	0x20008a08
 802ae9c:	2000884c 	.word	0x2000884c

0802aea0 <StartFingerTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartFingerTask */
void StartFingerTask(void *argument)
{
 802aea0:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 802aea4:	b086      	sub	sp, #24
 802aea6:	af00      	add	r7, sp, #0
 802aea8:	6078      	str	r0, [r7, #4]
    uint32_t notif;
    uint8_t driver, p;
    int8_t id;

    // wait until ManagerTask done
    osEventFlagsWait(GlobalEventHandle, EVENT_READY, osFlagsNoClear, osWaitForever);
 802aeaa:	4b57      	ldr	r3, [pc, #348]	; (802b008 <StartFingerTask+0x168>)
 802aeac:	6818      	ldr	r0, [r3, #0]
 802aeae:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 802aeb2:	2202      	movs	r2, #2
 802aeb4:	2101      	movs	r1, #1
 802aeb6:	f00c fe93 	bl	8037be0 <osEventFlagsWait>

    // Initialisation
    Finger_Init();
 802aeba:	f7fb ff53 	bl	8026d64 <Finger_Init>

    /* Infinite loop */
    for (;;) {
        // check if user put finger
        notif = osThreadFlagsWait(EVT_MASK, osFlagsWaitAny, 100);
 802aebe:	2264      	movs	r2, #100	; 0x64
 802aec0:	2100      	movs	r1, #0
 802aec2:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
 802aec6:	f00c fcdf 	bl	8037888 <osThreadFlagsWait>
 802aeca:	6138      	str	r0, [r7, #16]
        // proceed event
        if (_RTOS_ValidThreadFlag(notif)) {
 802aecc:	6938      	ldr	r0, [r7, #16]
 802aece:	f014 fd61 	bl	803f994 <_RTOS_ValidThreadFlag>
 802aed2:	4603      	mov	r3, r0
 802aed4:	2b00      	cmp	r3, #0
 802aed6:	d0f2      	beq.n	802aebe <StartFingerTask+0x1e>
            // Scan existing finger
            if (notif & EVT_FINGER_PLACED) {
 802aed8:	693b      	ldr	r3, [r7, #16]
 802aeda:	469b      	mov	fp, r3
 802aedc:	f04f 0c00 	mov.w	ip, #0
 802aee0:	f04f 0101 	mov.w	r1, #1
 802aee4:	f04f 0200 	mov.w	r2, #0
 802aee8:	ea0b 0301 	and.w	r3, fp, r1
 802aeec:	ea0c 0402 	and.w	r4, ip, r2
 802aef0:	4323      	orrs	r3, r4
 802aef2:	d021      	beq.n	802af38 <StartFingerTask+0x98>
                id = Finger_AuthFast();
 802aef4:	f7fc f95e 	bl	80271b4 <Finger_AuthFast>
 802aef8:	4603      	mov	r3, r0
 802aefa:	75bb      	strb	r3, [r7, #22]
                // Finger is registered
                if (id >= 0) {
 802aefc:	f997 3016 	ldrsb.w	r3, [r7, #22]
 802af00:	2b00      	cmp	r3, #0
 802af02:	db19      	blt.n	802af38 <StartFingerTask+0x98>
                    // FIXME: use vehicle_state
                    VCU.d.state.knob = !VCU.d.state.knob;
 802af04:	4b41      	ldr	r3, [pc, #260]	; (802b00c <StartFingerTask+0x16c>)
 802af06:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 802af0a:	2b00      	cmp	r3, #0
 802af0c:	bf0c      	ite	eq
 802af0e:	2301      	moveq	r3, #1
 802af10:	2300      	movne	r3, #0
 802af12:	b2db      	uxtb	r3, r3
 802af14:	461a      	mov	r2, r3
 802af16:	4b3d      	ldr	r3, [pc, #244]	; (802b00c <StartFingerTask+0x16c>)
 802af18:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

                    // Finger Heart-Beat
                    if (!VCU.d.state.knob) {
 802af1c:	4b3b      	ldr	r3, [pc, #236]	; (802b00c <StartFingerTask+0x16c>)
 802af1e:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 802af22:	2b00      	cmp	r3, #0
 802af24:	d101      	bne.n	802af2a <StartFingerTask+0x8a>
                        id = DRIVER_ID_NONE;
 802af26:	23ff      	movs	r3, #255	; 0xff
 802af28:	75bb      	strb	r3, [r7, #22]
                    }
                    VCU.d.driver_id = id;
 802af2a:	7dba      	ldrb	r2, [r7, #22]
 802af2c:	4b37      	ldr	r3, [pc, #220]	; (802b00c <StartFingerTask+0x16c>)
 802af2e:	711a      	strb	r2, [r3, #4]

                    // Handle bounce effect
                    _DelayMS(5000);
 802af30:	f241 3088 	movw	r0, #5000	; 0x1388
 802af34:	f014 fcca 	bl	803f8cc <_DelayMS>
                }
            }

            if (notif & (EVT_FINGER_ADD | EVT_FINGER_DEL | EVT_FINGER_RST)) {
 802af38:	693b      	ldr	r3, [r7, #16]
 802af3a:	469b      	mov	fp, r3
 802af3c:	f04f 0c00 	mov.w	ip, #0
 802af40:	f04f 010e 	mov.w	r1, #14
 802af44:	f04f 0200 	mov.w	r2, #0
 802af48:	ea0b 0301 	and.w	r3, fp, r1
 802af4c:	ea0c 0402 	and.w	r4, ip, r2
 802af50:	4323      	orrs	r3, r4
 802af52:	d053      	beq.n	802affc <StartFingerTask+0x15c>
                // get driver value
                status = osMessageQueueGet(DriverQueueHandle, &driver, NULL, 0U);
 802af54:	4b2e      	ldr	r3, [pc, #184]	; (802b010 <StartFingerTask+0x170>)
 802af56:	6818      	ldr	r0, [r3, #0]
 802af58:	f107 010b 	add.w	r1, r7, #11
 802af5c:	2300      	movs	r3, #0
 802af5e:	2200      	movs	r2, #0
 802af60:	f00d f8f6 	bl	8038150 <osMessageQueueGet>
 802af64:	60f8      	str	r0, [r7, #12]

                if (status == osOK) {
 802af66:	68fb      	ldr	r3, [r7, #12]
 802af68:	2b00      	cmp	r3, #0
 802af6a:	d147      	bne.n	802affc <StartFingerTask+0x15c>
                    if (notif & EVT_FINGER_ADD) {
 802af6c:	693b      	ldr	r3, [r7, #16]
 802af6e:	469b      	mov	fp, r3
 802af70:	f04f 0c00 	mov.w	ip, #0
 802af74:	f04f 0102 	mov.w	r1, #2
 802af78:	f04f 0200 	mov.w	r2, #0
 802af7c:	ea0b 0301 	and.w	r3, fp, r1
 802af80:	ea0c 0402 	and.w	r4, ip, r2
 802af84:	4323      	orrs	r3, r4
 802af86:	d006      	beq.n	802af96 <StartFingerTask+0xf6>
                        // Add new finger
                        p = Finger_Enroll(driver);
 802af88:	7afb      	ldrb	r3, [r7, #11]
 802af8a:	4618      	mov	r0, r3
 802af8c:	f7fb ff1a 	bl	8026dc4 <Finger_Enroll>
 802af90:	4603      	mov	r3, r0
 802af92:	75fb      	strb	r3, [r7, #23]
 802af94:	e026      	b.n	802afe4 <StartFingerTask+0x144>
                    } else if (notif & EVT_FINGER_DEL) {
 802af96:	693b      	ldr	r3, [r7, #16]
 802af98:	469b      	mov	fp, r3
 802af9a:	f04f 0c00 	mov.w	ip, #0
 802af9e:	f04f 0104 	mov.w	r1, #4
 802afa2:	f04f 0200 	mov.w	r2, #0
 802afa6:	ea0b 0301 	and.w	r3, fp, r1
 802afaa:	ea0c 0402 	and.w	r4, ip, r2
 802afae:	4323      	orrs	r3, r4
 802afb0:	d006      	beq.n	802afc0 <StartFingerTask+0x120>
                        // Delete existing finger
                        p = Finger_DeleteID(driver);
 802afb2:	7afb      	ldrb	r3, [r7, #11]
 802afb4:	4618      	mov	r0, r3
 802afb6:	f7fc f899 	bl	80270ec <Finger_DeleteID>
 802afba:	4603      	mov	r3, r0
 802afbc:	75fb      	strb	r3, [r7, #23]
 802afbe:	e011      	b.n	802afe4 <StartFingerTask+0x144>
                    } else if (notif & EVT_FINGER_RST) {
 802afc0:	693b      	ldr	r3, [r7, #16]
 802afc2:	469b      	mov	fp, r3
 802afc4:	f04f 0c00 	mov.w	ip, #0
 802afc8:	f04f 0108 	mov.w	r1, #8
 802afcc:	f04f 0200 	mov.w	r2, #0
 802afd0:	ea0b 0301 	and.w	r3, fp, r1
 802afd4:	ea0c 0402 	and.w	r4, ip, r2
 802afd8:	4323      	orrs	r3, r4
 802afda:	d003      	beq.n	802afe4 <StartFingerTask+0x144>
                        // Reset all finger database
                        p = Finger_EmptyDatabase();
 802afdc:	f7fc f8d4 	bl	8027188 <Finger_EmptyDatabase>
 802afe0:	4603      	mov	r3, r0
 802afe2:	75fb      	strb	r3, [r7, #23]
                    }

                    // handle response
                    osThreadFlagsSet(CommandTaskHandle, p ? EVT_COMMAND_OK : EVT_COMMAND_ERROR);
 802afe4:	4b0b      	ldr	r3, [pc, #44]	; (802b014 <StartFingerTask+0x174>)
 802afe6:	681a      	ldr	r2, [r3, #0]
 802afe8:	7dfb      	ldrb	r3, [r7, #23]
 802afea:	2b00      	cmp	r3, #0
 802afec:	d001      	beq.n	802aff2 <StartFingerTask+0x152>
 802afee:	2302      	movs	r3, #2
 802aff0:	e000      	b.n	802aff4 <StartFingerTask+0x154>
 802aff2:	2301      	movs	r3, #1
 802aff4:	4619      	mov	r1, r3
 802aff6:	4610      	mov	r0, r2
 802aff8:	f00c fb94 	bl	8037724 <osThreadFlagsSet>
                }
            }

            // reset pending flag
            osThreadFlagsClear(EVT_MASK);
 802affc:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
 802b000:	f00c fbf2 	bl	80377e8 <osThreadFlagsClear>
        notif = osThreadFlagsWait(EVT_MASK, osFlagsWaitAny, 100);
 802b004:	e75b      	b.n	802aebe <StartFingerTask+0x1e>
 802b006:	bf00      	nop
 802b008:	20008644 	.word	0x20008644
 802b00c:	20000228 	.word	0x20000228
 802b010:	20008760 	.word	0x20008760
 802b014:	2000884c 	.word	0x2000884c

0802b018 <StartAudioTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartAudioTask */
void StartAudioTask(void *argument)
{
 802b018:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 802b01c:	b084      	sub	sp, #16
 802b01e:	af00      	add	r7, sp, #0
 802b020:	6078      	str	r0, [r7, #4]
    /* USER CODE BEGIN StartAudioTask */
    uint32_t notif;

    // wait until ManagerTask done
    osEventFlagsWait(GlobalEventHandle, EVENT_READY, osFlagsNoClear, osWaitForever);
 802b022:	4b3e      	ldr	r3, [pc, #248]	; (802b11c <StartAudioTask+0x104>)
 802b024:	6818      	ldr	r0, [r3, #0]
 802b026:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 802b02a:	2202      	movs	r2, #2
 802b02c:	2101      	movs	r1, #1
 802b02e:	f00c fdd7 	bl	8037be0 <osEventFlagsWait>

    /* Initialize Wave player (Codec, DMA, I2C) */
    AUDIO_Init();
 802b032:	f7fb fc2b 	bl	802688c <AUDIO_Init>
    // Play wave loop forever, hand-over to DMA, so CPU is free
    AUDIO_Play();
 802b036:	f7fb fc61 	bl	80268fc <AUDIO_Play>

    /* Infinite loop */
    for (;;) {
        // wait with timeout
        notif = osThreadFlagsWait(EVT_MASK, osFlagsWaitAny, 100);
 802b03a:	2264      	movs	r2, #100	; 0x64
 802b03c:	2100      	movs	r1, #0
 802b03e:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
 802b042:	f00c fc21 	bl	8037888 <osThreadFlagsWait>
 802b046:	60f8      	str	r0, [r7, #12]
        if (_RTOS_ValidThreadFlag(notif)) {
 802b048:	68f8      	ldr	r0, [r7, #12]
 802b04a:	f014 fca3 	bl	803f994 <_RTOS_ValidThreadFlag>
 802b04e:	4603      	mov	r3, r0
 802b050:	2b00      	cmp	r3, #0
 802b052:	d05c      	beq.n	802b10e <StartAudioTask+0xf6>
            // Beep command
            if (notif & EVT_AUDIO_BEEP) {
 802b054:	68fb      	ldr	r3, [r7, #12]
 802b056:	469b      	mov	fp, r3
 802b058:	f04f 0c00 	mov.w	ip, #0
 802b05c:	f04f 0101 	mov.w	r1, #1
 802b060:	f04f 0200 	mov.w	r2, #0
 802b064:	ea0b 0301 	and.w	r3, fp, r1
 802b068:	ea0c 0402 	and.w	r4, ip, r2
 802b06c:	4323      	orrs	r3, r4
 802b06e:	d00a      	beq.n	802b086 <StartAudioTask+0x6e>
                // Beep
                AUDIO_BeepPlay(BEEP_FREQ_2000_HZ, 250);
 802b070:	21fa      	movs	r1, #250	; 0xfa
 802b072:	200e      	movs	r0, #14
 802b074:	f7fb fc68 	bl	8026948 <AUDIO_BeepPlay>
                _DelayMS(250);
 802b078:	20fa      	movs	r0, #250	; 0xfa
 802b07a:	f014 fc27 	bl	803f8cc <_DelayMS>
                AUDIO_BeepPlay(BEEP_FREQ_2000_HZ, 250);
 802b07e:	21fa      	movs	r1, #250	; 0xfa
 802b080:	200e      	movs	r0, #14
 802b082:	f7fb fc61 	bl	8026948 <AUDIO_BeepPlay>
            }
            // Long-Beep Command
            if (notif & EVT_AUDIO_BEEP_START) {
 802b086:	68fb      	ldr	r3, [r7, #12]
 802b088:	469b      	mov	fp, r3
 802b08a:	f04f 0c00 	mov.w	ip, #0
 802b08e:	f04f 0102 	mov.w	r1, #2
 802b092:	f04f 0200 	mov.w	r2, #0
 802b096:	ea0b 0301 	and.w	r3, fp, r1
 802b09a:	ea0c 0402 	and.w	r4, ip, r2
 802b09e:	4323      	orrs	r3, r4
 802b0a0:	d003      	beq.n	802b0aa <StartAudioTask+0x92>
                AUDIO_BeepPlay(BEEP_FREQ_2000_HZ, 0);
 802b0a2:	2100      	movs	r1, #0
 802b0a4:	200e      	movs	r0, #14
 802b0a6:	f7fb fc4f 	bl	8026948 <AUDIO_BeepPlay>
            }
            if (notif & EVT_AUDIO_BEEP_STOP) {
 802b0aa:	68fb      	ldr	r3, [r7, #12]
 802b0ac:	469b      	mov	fp, r3
 802b0ae:	f04f 0c00 	mov.w	ip, #0
 802b0b2:	f04f 0104 	mov.w	r1, #4
 802b0b6:	f04f 0200 	mov.w	r2, #0
 802b0ba:	ea0b 0301 	and.w	r3, fp, r1
 802b0be:	ea0c 0402 	and.w	r4, ip, r2
 802b0c2:	4323      	orrs	r3, r4
 802b0c4:	d001      	beq.n	802b0ca <StartAudioTask+0xb2>
                AUDIO_BeepStop();
 802b0c6:	f7fb fc66 	bl	8026996 <AUDIO_BeepStop>
            }
            // Mute command
            if (notif & EVT_AUDIO_MUTE_ON) {
 802b0ca:	68fb      	ldr	r3, [r7, #12]
 802b0cc:	469b      	mov	fp, r3
 802b0ce:	f04f 0c00 	mov.w	ip, #0
 802b0d2:	f04f 0108 	mov.w	r1, #8
 802b0d6:	f04f 0200 	mov.w	r2, #0
 802b0da:	ea0b 0301 	and.w	r3, fp, r1
 802b0de:	ea0c 0402 	and.w	r4, ip, r2
 802b0e2:	4323      	orrs	r3, r4
 802b0e4:	d002      	beq.n	802b0ec <StartAudioTask+0xd4>
                AUDIO_OUT_SetMute(AUDIO_MUTE_ON);
 802b0e6:	2001      	movs	r0, #1
 802b0e8:	f7fb fc8a 	bl	8026a00 <AUDIO_OUT_SetMute>
            }
            if (notif & EVT_AUDIO_MUTE_OFF) {
 802b0ec:	68fb      	ldr	r3, [r7, #12]
 802b0ee:	469b      	mov	fp, r3
 802b0f0:	f04f 0c00 	mov.w	ip, #0
 802b0f4:	f04f 0110 	mov.w	r1, #16
 802b0f8:	f04f 0200 	mov.w	r2, #0
 802b0fc:	ea0b 0301 	and.w	r3, fp, r1
 802b100:	ea0c 0402 	and.w	r4, ip, r2
 802b104:	4323      	orrs	r3, r4
 802b106:	d002      	beq.n	802b10e <StartAudioTask+0xf6>
                AUDIO_OUT_SetMute(AUDIO_MUTE_OFF);
 802b108:	2000      	movs	r0, #0
 802b10a:	f7fb fc79 	bl	8026a00 <AUDIO_OUT_SetMute>
            }
        }

        // update volume
        AUDIO_OUT_SetVolume(VCU.d.volume);
 802b10e:	4b04      	ldr	r3, [pc, #16]	; (802b120 <StartAudioTask+0x108>)
 802b110:	7a1b      	ldrb	r3, [r3, #8]
 802b112:	4618      	mov	r0, r3
 802b114:	f7fb fc60 	bl	80269d8 <AUDIO_OUT_SetVolume>
        notif = osThreadFlagsWait(EVT_MASK, osFlagsWaitAny, 100);
 802b118:	e78f      	b.n	802b03a <StartAudioTask+0x22>
 802b11a:	bf00      	nop
 802b11c:	20008644 	.word	0x20008644
 802b120:	20000228 	.word	0x20000228

0802b124 <StartSwitchTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartSwitchTask */
void StartSwitchTask(void *argument)
{
 802b124:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 802b128:	b084      	sub	sp, #16
 802b12a:	af00      	add	r7, sp, #0
 802b12c:	6078      	str	r0, [r7, #4]
    /* USER CODE BEGIN StartSwitchTask */
    uint32_t notif;

    // wait until ManagerTask done
    osEventFlagsWait(GlobalEventHandle, EVENT_READY, osFlagsNoClear, osWaitForever);
 802b12e:	4b37      	ldr	r3, [pc, #220]	; (802b20c <StartSwitchTask+0xe8>)
 802b130:	6818      	ldr	r0, [r3, #0]
 802b132:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 802b136:	2202      	movs	r2, #2
 802b138:	2101      	movs	r1, #1
 802b13a:	f00c fd51 	bl	8037be0 <osEventFlagsWait>

    // Initialise
    HBAR_ReadStates();
 802b13e:	f7fc fb9f 	bl	8027880 <HBAR_ReadStates>
    // Check GPIOs state
    VCU.CheckMainPower();
 802b142:	4b33      	ldr	r3, [pc, #204]	; (802b210 <StartSwitchTask+0xec>)
 802b144:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 802b146:	4798      	blx	r3
    VCU.d.state.knob = HAL_GPIO_ReadPin(EXT_KNOB_IRQ_GPIO_Port, EXT_KNOB_IRQ_Pin);
 802b148:	f44f 7180 	mov.w	r1, #256	; 0x100
 802b14c:	4831      	ldr	r0, [pc, #196]	; (802b214 <StartSwitchTask+0xf0>)
 802b14e:	f004 ff8f 	bl	8030070 <HAL_GPIO_ReadPin>
 802b152:	4603      	mov	r3, r0
 802b154:	461a      	mov	r2, r3
 802b156:	4b2e      	ldr	r3, [pc, #184]	; (802b210 <StartSwitchTask+0xec>)
 802b158:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Infinite loop */
    for (;;) {
        // wait forever
        notif = osThreadFlagsWait(EVT_MASK, osFlagsWaitAny | osFlagsNoClear, 500);
 802b15c:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 802b160:	2102      	movs	r1, #2
 802b162:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
 802b166:	f00c fb8f 	bl	8037888 <osThreadFlagsWait>
 802b16a:	60f8      	str	r0, [r7, #12]
        if (_RTOS_ValidThreadFlag(notif)) {
 802b16c:	68f8      	ldr	r0, [r7, #12]
 802b16e:	f014 fc11 	bl	803f994 <_RTOS_ValidThreadFlag>
 802b172:	4603      	mov	r3, r0
 802b174:	2b00      	cmp	r3, #0
 802b176:	d045      	beq.n	802b204 <StartSwitchTask+0xe0>
            // handle bounce effect
            _DelayMS(50);
 802b178:	2032      	movs	r0, #50	; 0x32
 802b17a:	f014 fba7 	bl	803f8cc <_DelayMS>
            osThreadFlagsClear(EVT_MASK);
 802b17e:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
 802b182:	f00c fb31 	bl	80377e8 <osThreadFlagsClear>

            // Handle switch EXTI interrupt
            if (notif & EVT_SWITCH_TRIGGERED) {
 802b186:	68fb      	ldr	r3, [r7, #12]
 802b188:	469b      	mov	fp, r3
 802b18a:	f04f 0c00 	mov.w	ip, #0
 802b18e:	f04f 0101 	mov.w	r1, #1
 802b192:	f04f 0200 	mov.w	r2, #0
 802b196:	ea0b 0301 	and.w	r3, fp, r1
 802b19a:	ea0c 0402 	and.w	r4, ip, r2
 802b19e:	4323      	orrs	r3, r4
 802b1a0:	d018      	beq.n	802b1d4 <StartSwitchTask+0xb0>
                // Read all (to handle multiple switch change at the same time)
                HBAR_ReadStates();
 802b1a2:	f7fc fb6d 	bl	8027880 <HBAR_ReadStates>

                // handle select & set: timer
                HBAR_TimerSelectSet();
 802b1a6:	f7fc fbd1 	bl	802794c <HBAR_TimerSelectSet>

                // Only handle Select & Set when in non-reverse
                if (!SW.list[SW_K_REVERSE].state) {
 802b1aa:	4b1b      	ldr	r3, [pc, #108]	; (802b218 <StartSwitchTask+0xf4>)
 802b1ac:	f893 309c 	ldrb.w	r3, [r3, #156]	; 0x9c
 802b1b0:	2b00      	cmp	r3, #0
 802b1b2:	d10f      	bne.n	802b1d4 <StartSwitchTask+0xb0>
                    // restore previous Mode
                    HBAR_RestoreMode();
 802b1b4:	f7fc fb90 	bl	80278d8 <HBAR_RestoreMode>

                    // handle Select & Set
                    if (SW.list[SW_K_SELECT].state) {
 802b1b8:	4b17      	ldr	r3, [pc, #92]	; (802b218 <StartSwitchTask+0xf4>)
 802b1ba:	7f1b      	ldrb	r3, [r3, #28]
 802b1bc:	2b00      	cmp	r3, #0
 802b1be:	d002      	beq.n	802b1c6 <StartSwitchTask+0xa2>
                        // handle select key
                        HBAR_RunSelect();
 802b1c0:	f7fc fc44 	bl	8027a4c <HBAR_RunSelect>
 802b1c4:	e006      	b.n	802b1d4 <StartSwitchTask+0xb0>
                    } else if (SW.list[SW_K_SET].state) {
 802b1c6:	4b14      	ldr	r3, [pc, #80]	; (802b218 <StartSwitchTask+0xf4>)
 802b1c8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 802b1cc:	2b00      	cmp	r3, #0
 802b1ce:	d001      	beq.n	802b1d4 <StartSwitchTask+0xb0>
                        // handle set key
                        HBAR_RunSet();
 802b1d0:	f7fc fc60 	bl	8027a94 <HBAR_RunSet>
            if (notif & EVT_SWITCH_STARTER_IRQ) {
                // check KNOB, KickStand, Keyless, Fingerprint

            }
            // KNOB IRQ
            if (notif & EVT_SWITCH_KNOB_IRQ) {
 802b1d4:	68fb      	ldr	r3, [r7, #12]
 802b1d6:	469b      	mov	fp, r3
 802b1d8:	f04f 0c00 	mov.w	ip, #0
 802b1dc:	f04f 0104 	mov.w	r1, #4
 802b1e0:	f04f 0200 	mov.w	r2, #0
 802b1e4:	ea0b 0301 	and.w	r3, fp, r1
 802b1e8:	ea0c 0402 	and.w	r4, ip, r2
 802b1ec:	4323      	orrs	r3, r4
 802b1ee:	d009      	beq.n	802b204 <StartSwitchTask+0xe0>
                // get current state
                VCU.d.state.knob = HAL_GPIO_ReadPin(EXT_KNOB_IRQ_GPIO_Port, EXT_KNOB_IRQ_Pin);
 802b1f0:	f44f 7180 	mov.w	r1, #256	; 0x100
 802b1f4:	4807      	ldr	r0, [pc, #28]	; (802b214 <StartSwitchTask+0xf0>)
 802b1f6:	f004 ff3b 	bl	8030070 <HAL_GPIO_ReadPin>
 802b1fa:	4603      	mov	r3, r0
 802b1fc:	461a      	mov	r2, r3
 802b1fe:	4b04      	ldr	r3, [pc, #16]	; (802b210 <StartSwitchTask+0xec>)
 802b200:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
            }
        }

        // Check REG_5V power state
        VCU.CheckMainPower();
 802b204:	4b02      	ldr	r3, [pc, #8]	; (802b210 <StartSwitchTask+0xec>)
 802b206:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 802b208:	4798      	blx	r3
        notif = osThreadFlagsWait(EVT_MASK, osFlagsWaitAny | osFlagsNoClear, 500);
 802b20a:	e7a7      	b.n	802b15c <StartSwitchTask+0x38>
 802b20c:	20008644 	.word	0x20008644
 802b210:	20000228 	.word	0x20000228
 802b214:	40021000 	.word	0x40021000
 802b218:	20000004 	.word	0x20000004

0802b21c <StartCanRxTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartCanRxTask */
void StartCanRxTask(void *argument)
{
 802b21c:	b580      	push	{r7, lr}
 802b21e:	b084      	sub	sp, #16
 802b220:	af00      	add	r7, sp, #0
 802b222:	6078      	str	r0, [r7, #4]
    /* USER CODE BEGIN StartCanRxTask */
    uint32_t notif;

    // wait until ManagerTask done
    osEventFlagsWait(GlobalEventHandle, EVENT_READY, osFlagsNoClear, osWaitForever);
 802b224:	4b20      	ldr	r3, [pc, #128]	; (802b2a8 <StartCanRxTask+0x8c>)
 802b226:	6818      	ldr	r0, [r3, #0]
 802b228:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 802b22c:	2202      	movs	r2, #2
 802b22e:	2101      	movs	r1, #1
 802b230:	f00c fcd6 	bl	8037be0 <osEventFlagsWait>

    /* Infinite loop */
    for (;;) {
        // wait forever
        notif = osThreadFlagsWait(EVT_CAN_RX_IT, osFlagsWaitAny, osWaitForever);
 802b234:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 802b238:	2100      	movs	r1, #0
 802b23a:	2001      	movs	r0, #1
 802b23c:	f00c fb24 	bl	8037888 <osThreadFlagsWait>
 802b240:	60f8      	str	r0, [r7, #12]
        if (_RTOS_ValidThreadFlag(notif)) {
 802b242:	68f8      	ldr	r0, [r7, #12]
 802b244:	f014 fba6 	bl	803f994 <_RTOS_ValidThreadFlag>
 802b248:	4603      	mov	r3, r0
 802b24a:	2b00      	cmp	r3, #0
 802b24c:	d029      	beq.n	802b2a2 <StartCanRxTask+0x86>
            //			CANBUS_RxDebugger();

            // handle STD message
            switch (CANBUS_ReadID()) {
 802b24e:	f012 ff61 	bl	803e114 <CANBUS_ReadID>
 802b252:	4603      	mov	r3, r0
 802b254:	f5b3 6ff8 	cmp.w	r3, #1984	; 0x7c0
 802b258:	d013      	beq.n	802b282 <StartCanRxTask+0x66>
 802b25a:	f5b3 6ff8 	cmp.w	r3, #1984	; 0x7c0
 802b25e:	d804      	bhi.n	802b26a <StartCanRxTask+0x4e>
 802b260:	2bb0      	cmp	r3, #176	; 0xb0
 802b262:	d016      	beq.n	802b292 <StartCanRxTask+0x76>
 802b264:	2bb1      	cmp	r3, #177	; 0xb1
 802b266:	d018      	beq.n	802b29a <StartCanRxTask+0x7e>
                case CAND_BMS_PARAM_2 :
                    BMS.can.r.Param2();
                    break;
                default:

                    break;
 802b268:	e01c      	b.n	802b2a4 <StartCanRxTask+0x88>
            switch (CANBUS_ReadID()) {
 802b26a:	f240 72c1 	movw	r2, #1985	; 0x7c1
 802b26e:	4293      	cmp	r3, r2
 802b270:	d00b      	beq.n	802b28a <StartCanRxTask+0x6e>
 802b272:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 802b276:	d000      	beq.n	802b27a <StartCanRxTask+0x5e>
                    break;
 802b278:	e014      	b.n	802b2a4 <StartCanRxTask+0x88>
                    HMI2.can.r.State();
 802b27a:	4b0c      	ldr	r3, [pc, #48]	; (802b2ac <StartCanRxTask+0x90>)
 802b27c:	689b      	ldr	r3, [r3, #8]
 802b27e:	4798      	blx	r3
                    break;
 802b280:	e010      	b.n	802b2a4 <StartCanRxTask+0x88>
                    HMI1.can.r.LeftState();
 802b282:	4b0b      	ldr	r3, [pc, #44]	; (802b2b0 <StartCanRxTask+0x94>)
 802b284:	699b      	ldr	r3, [r3, #24]
 802b286:	4798      	blx	r3
                    break;
 802b288:	e00c      	b.n	802b2a4 <StartCanRxTask+0x88>
                    HMI1.can.r.RightState();
 802b28a:	4b09      	ldr	r3, [pc, #36]	; (802b2b0 <StartCanRxTask+0x94>)
 802b28c:	69db      	ldr	r3, [r3, #28]
 802b28e:	4798      	blx	r3
                    break;
 802b290:	e008      	b.n	802b2a4 <StartCanRxTask+0x88>
                    BMS.can.r.Param1();
 802b292:	4b08      	ldr	r3, [pc, #32]	; (802b2b4 <StartCanRxTask+0x98>)
 802b294:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 802b296:	4798      	blx	r3
                    break;
 802b298:	e004      	b.n	802b2a4 <StartCanRxTask+0x88>
                    BMS.can.r.Param2();
 802b29a:	4b06      	ldr	r3, [pc, #24]	; (802b2b4 <StartCanRxTask+0x98>)
 802b29c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802b29e:	4798      	blx	r3
                    break;
 802b2a0:	e000      	b.n	802b2a4 <StartCanRxTask+0x88>
            }
        }
 802b2a2:	bf00      	nop
        notif = osThreadFlagsWait(EVT_CAN_RX_IT, osFlagsWaitAny, osWaitForever);
 802b2a4:	e7c6      	b.n	802b234 <StartCanRxTask+0x18>
 802b2a6:	bf00      	nop
 802b2a8:	20008644 	.word	0x20008644
 802b2ac:	20000210 	.word	0x20000210
 802b2b0:	200001e4 	.word	0x200001e4
 802b2b4:	20000178 	.word	0x20000178

0802b2b8 <StartCanTxTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartCanTxTask */
void StartCanTxTask(void *argument)
{
 802b2b8:	b580      	push	{r7, lr}
 802b2ba:	b086      	sub	sp, #24
 802b2bc:	af00      	add	r7, sp, #0
 802b2be:	6078      	str	r0, [r7, #4]
    /* USER CODE BEGIN StartCanTxTask */
    TickType_t lastWake, last500ms, last1000ms;

    // wait until ManagerTask done
    osEventFlagsWait(GlobalEventHandle, EVENT_READY, osFlagsNoClear, osWaitForever);
 802b2c0:	4b2b      	ldr	r3, [pc, #172]	; (802b370 <StartCanTxTask+0xb8>)
 802b2c2:	6818      	ldr	r0, [r3, #0]
 802b2c4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 802b2c8:	2202      	movs	r2, #2
 802b2ca:	2101      	movs	r1, #1
 802b2cc:	f00c fc88 	bl	8037be0 <osEventFlagsWait>

    /* Infinite loop */
    last500ms = _GetTickMS();
 802b2d0:	f014 fb07 	bl	803f8e2 <_GetTickMS>
 802b2d4:	6178      	str	r0, [r7, #20]
    last1000ms = _GetTickMS();
 802b2d6:	f014 fb04 	bl	803f8e2 <_GetTickMS>
 802b2da:	6138      	str	r0, [r7, #16]
    for (;;) {
        lastWake = _GetTickMS();
 802b2dc:	f014 fb01 	bl	803f8e2 <_GetTickMS>
 802b2e0:	60f8      	str	r0, [r7, #12]

        // Send CAN data
        // send every 20m
        VCU.can.t.SwitchModeControl(&SW);
 802b2e2:	4b24      	ldr	r3, [pc, #144]	; (802b374 <StartCanTxTask+0xbc>)
 802b2e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 802b2e6:	4824      	ldr	r0, [pc, #144]	; (802b378 <StartCanTxTask+0xc0>)
 802b2e8:	4798      	blx	r3

        // send every 500ms
        if (lastWake - last500ms > 500) {
 802b2ea:	68fa      	ldr	r2, [r7, #12]
 802b2ec:	697b      	ldr	r3, [r7, #20]
 802b2ee:	1ad3      	subs	r3, r2, r3
 802b2f0:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 802b2f4:	d906      	bls.n	802b304 <StartCanTxTask+0x4c>
            last500ms = _GetTickMS();
 802b2f6:	f014 faf4 	bl	803f8e2 <_GetTickMS>
 802b2fa:	6178      	str	r0, [r7, #20]

            VCU.can.t.MixedData(&(SW.runner));
 802b2fc:	4b1d      	ldr	r3, [pc, #116]	; (802b374 <StartCanTxTask+0xbc>)
 802b2fe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 802b300:	481e      	ldr	r0, [pc, #120]	; (802b37c <StartCanTxTask+0xc4>)
 802b302:	4798      	blx	r3
        }
        // send every 1000ms
        if (lastWake - last1000ms > 1000) {
 802b304:	68fa      	ldr	r2, [r7, #12]
 802b306:	693b      	ldr	r3, [r7, #16]
 802b308:	1ad3      	subs	r3, r2, r3
 802b30a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 802b30e:	d90a      	bls.n	802b326 <StartCanTxTask+0x6e>
            last1000ms = _GetTickMS();
 802b310:	f014 fae7 	bl	803f8e2 <_GetTickMS>
 802b314:	6138      	str	r0, [r7, #16]

            VCU.can.t.Datetime(&(VCU.d.rtc.timestamp));
 802b316:	4b17      	ldr	r3, [pc, #92]	; (802b374 <StartCanTxTask+0xbc>)
 802b318:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 802b31a:	4819      	ldr	r0, [pc, #100]	; (802b380 <StartCanTxTask+0xc8>)
 802b31c:	4798      	blx	r3
            VCU.can.t.SubTripData(&(SW.runner.mode.sub.trip[0]));
 802b31e:	4b15      	ldr	r3, [pc, #84]	; (802b374 <StartCanTxTask+0xbc>)
 802b320:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 802b322:	4818      	ldr	r0, [pc, #96]	; (802b384 <StartCanTxTask+0xcc>)
 802b324:	4798      	blx	r3
        }

        // Handle Knob Changes
        BMS.PowerOverCan(VCU.d.state.knob);
 802b326:	4b18      	ldr	r3, [pc, #96]	; (802b388 <StartCanTxTask+0xd0>)
 802b328:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 802b32a:	4a12      	ldr	r2, [pc, #72]	; (802b374 <StartCanTxTask+0xbc>)
 802b32c:	f892 203a 	ldrb.w	r2, [r2, #58]	; 0x3a
 802b330:	4610      	mov	r0, r2
 802b332:	4798      	blx	r3
        HMI1.Power(VCU.d.state.knob);
 802b334:	4b15      	ldr	r3, [pc, #84]	; (802b38c <StartCanTxTask+0xd4>)
 802b336:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 802b338:	4a0e      	ldr	r2, [pc, #56]	; (802b374 <StartCanTxTask+0xbc>)
 802b33a:	f892 203a 	ldrb.w	r2, [r2, #58]	; 0x3a
 802b33e:	4610      	mov	r0, r2
 802b340:	4798      	blx	r3
        HMI2.PowerOverCan(VCU.d.state.knob);
 802b342:	4b13      	ldr	r3, [pc, #76]	; (802b390 <StartCanTxTask+0xd8>)
 802b344:	695b      	ldr	r3, [r3, #20]
 802b346:	4a0b      	ldr	r2, [pc, #44]	; (802b374 <StartCanTxTask+0xbc>)
 802b348:	f892 203a 	ldrb.w	r2, [r2, #58]	; 0x3a
 802b34c:	4610      	mov	r0, r2
 802b34e:	4798      	blx	r3

        // Refresh state
        BMS.RefreshIndex();
 802b350:	4b0d      	ldr	r3, [pc, #52]	; (802b388 <StartCanTxTask+0xd0>)
 802b352:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 802b354:	4798      	blx	r3
        HMI1.RefreshIndex();
 802b356:	4b0d      	ldr	r3, [pc, #52]	; (802b38c <StartCanTxTask+0xd4>)
 802b358:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802b35a:	4798      	blx	r3
        HMI2.Refresh();
 802b35c:	4b0c      	ldr	r3, [pc, #48]	; (802b390 <StartCanTxTask+0xd8>)
 802b35e:	691b      	ldr	r3, [r3, #16]
 802b360:	4798      	blx	r3

        // Periodic interval
        osDelayUntil(lastWake + 20);
 802b362:	68fb      	ldr	r3, [r7, #12]
 802b364:	3314      	adds	r3, #20
 802b366:	4618      	mov	r0, r3
 802b368:	f00c fb50 	bl	8037a0c <osDelayUntil>
        lastWake = _GetTickMS();
 802b36c:	e7b6      	b.n	802b2dc <StartCanTxTask+0x24>
 802b36e:	bf00      	nop
 802b370:	20008644 	.word	0x20008644
 802b374:	20000228 	.word	0x20000228
 802b378:	20000004 	.word	0x20000004
 802b37c:	200000f4 	.word	0x200000f4
 802b380:	20000238 	.word	0x20000238
 802b384:	20000104 	.word	0x20000104
 802b388:	20000178 	.word	0x20000178
 802b38c:	200001e4 	.word	0x200001e4
 802b390:	20000210 	.word	0x20000210

0802b394 <HAL_TIM_PeriodElapsedCallback>:
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 802b394:	b580      	push	{r7, lr}
 802b396:	b082      	sub	sp, #8
 802b398:	af00      	add	r7, sp, #0
 802b39a:	6078      	str	r0, [r7, #4]
    /* USER CODE BEGIN Callback 0 */

    /* USER CODE END Callback 0 */
    if (htim->Instance == TIM1) {
 802b39c:	687b      	ldr	r3, [r7, #4]
 802b39e:	681b      	ldr	r3, [r3, #0]
 802b3a0:	4a04      	ldr	r2, [pc, #16]	; (802b3b4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 802b3a2:	4293      	cmp	r3, r2
 802b3a4:	d101      	bne.n	802b3aa <HAL_TIM_PeriodElapsedCallback+0x16>
        HAL_IncTick();
 802b3a6:	f000 ff75 	bl	802c294 <HAL_IncTick>
    }
    /* USER CODE BEGIN Callback 1 */

    /* USER CODE END Callback 1 */
}
 802b3aa:	bf00      	nop
 802b3ac:	3708      	adds	r7, #8
 802b3ae:	46bd      	mov	sp, r7
 802b3b0:	bd80      	pop	{r7, pc}
 802b3b2:	bf00      	nop
 802b3b4:	40010000 	.word	0x40010000

0802b3b8 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 802b3b8:	b580      	push	{r7, lr}
 802b3ba:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */
    _Error("Error Handler fired.");
 802b3bc:	4802      	ldr	r0, [pc, #8]	; (802b3c8 <Error_Handler+0x10>)
 802b3be:	f014 fab5 	bl	803f92c <_Error>
    /* USER CODE END Error_Handler_Debug */
}
 802b3c2:	bf00      	nop
 802b3c4:	bd80      	pop	{r7, pc}
 802b3c6:	bf00      	nop
 802b3c8:	08043ba4 	.word	0x08043ba4

0802b3cc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 802b3cc:	b580      	push	{r7, lr}
 802b3ce:	b082      	sub	sp, #8
 802b3d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 802b3d2:	2300      	movs	r3, #0
 802b3d4:	607b      	str	r3, [r7, #4]
 802b3d6:	4b12      	ldr	r3, [pc, #72]	; (802b420 <HAL_MspInit+0x54>)
 802b3d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802b3da:	4a11      	ldr	r2, [pc, #68]	; (802b420 <HAL_MspInit+0x54>)
 802b3dc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 802b3e0:	6453      	str	r3, [r2, #68]	; 0x44
 802b3e2:	4b0f      	ldr	r3, [pc, #60]	; (802b420 <HAL_MspInit+0x54>)
 802b3e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802b3e6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 802b3ea:	607b      	str	r3, [r7, #4]
 802b3ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 802b3ee:	2300      	movs	r3, #0
 802b3f0:	603b      	str	r3, [r7, #0]
 802b3f2:	4b0b      	ldr	r3, [pc, #44]	; (802b420 <HAL_MspInit+0x54>)
 802b3f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802b3f6:	4a0a      	ldr	r2, [pc, #40]	; (802b420 <HAL_MspInit+0x54>)
 802b3f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 802b3fc:	6413      	str	r3, [r2, #64]	; 0x40
 802b3fe:	4b08      	ldr	r3, [pc, #32]	; (802b420 <HAL_MspInit+0x54>)
 802b400:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802b402:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 802b406:	603b      	str	r3, [r7, #0]
 802b408:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 802b40a:	2200      	movs	r2, #0
 802b40c:	210f      	movs	r1, #15
 802b40e:	f06f 0001 	mvn.w	r0, #1
 802b412:	f002 fae0 	bl	802d9d6 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 802b416:	bf00      	nop
 802b418:	3708      	adds	r7, #8
 802b41a:	46bd      	mov	sp, r7
 802b41c:	bd80      	pop	{r7, pc}
 802b41e:	bf00      	nop
 802b420:	40023800 	.word	0x40023800

0802b424 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 802b424:	b580      	push	{r7, lr}
 802b426:	b08a      	sub	sp, #40	; 0x28
 802b428:	af00      	add	r7, sp, #0
 802b42a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 802b42c:	f107 0314 	add.w	r3, r7, #20
 802b430:	2200      	movs	r2, #0
 802b432:	601a      	str	r2, [r3, #0]
 802b434:	605a      	str	r2, [r3, #4]
 802b436:	609a      	str	r2, [r3, #8]
 802b438:	60da      	str	r2, [r3, #12]
 802b43a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 802b43c:	687b      	ldr	r3, [r7, #4]
 802b43e:	681b      	ldr	r3, [r3, #0]
 802b440:	4a2f      	ldr	r2, [pc, #188]	; (802b500 <HAL_ADC_MspInit+0xdc>)
 802b442:	4293      	cmp	r3, r2
 802b444:	d158      	bne.n	802b4f8 <HAL_ADC_MspInit+0xd4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 802b446:	2300      	movs	r3, #0
 802b448:	613b      	str	r3, [r7, #16]
 802b44a:	4b2e      	ldr	r3, [pc, #184]	; (802b504 <HAL_ADC_MspInit+0xe0>)
 802b44c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802b44e:	4a2d      	ldr	r2, [pc, #180]	; (802b504 <HAL_ADC_MspInit+0xe0>)
 802b450:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 802b454:	6453      	str	r3, [r2, #68]	; 0x44
 802b456:	4b2b      	ldr	r3, [pc, #172]	; (802b504 <HAL_ADC_MspInit+0xe0>)
 802b458:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802b45a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 802b45e:	613b      	str	r3, [r7, #16]
 802b460:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 802b462:	2300      	movs	r3, #0
 802b464:	60fb      	str	r3, [r7, #12]
 802b466:	4b27      	ldr	r3, [pc, #156]	; (802b504 <HAL_ADC_MspInit+0xe0>)
 802b468:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802b46a:	4a26      	ldr	r2, [pc, #152]	; (802b504 <HAL_ADC_MspInit+0xe0>)
 802b46c:	f043 0302 	orr.w	r3, r3, #2
 802b470:	6313      	str	r3, [r2, #48]	; 0x30
 802b472:	4b24      	ldr	r3, [pc, #144]	; (802b504 <HAL_ADC_MspInit+0xe0>)
 802b474:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802b476:	f003 0302 	and.w	r3, r3, #2
 802b47a:	60fb      	str	r3, [r7, #12]
 802b47c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration    
    PB1     ------> ADC1_IN9 
    */
    GPIO_InitStruct.Pin = INT_ADC_VBAT_Pin;
 802b47e:	2302      	movs	r3, #2
 802b480:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 802b482:	2303      	movs	r3, #3
 802b484:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 802b486:	2300      	movs	r3, #0
 802b488:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(INT_ADC_VBAT_GPIO_Port, &GPIO_InitStruct);
 802b48a:	f107 0314 	add.w	r3, r7, #20
 802b48e:	4619      	mov	r1, r3
 802b490:	481d      	ldr	r0, [pc, #116]	; (802b508 <HAL_ADC_MspInit+0xe4>)
 802b492:	f004 fb69 	bl	802fb68 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 802b496:	4b1d      	ldr	r3, [pc, #116]	; (802b50c <HAL_ADC_MspInit+0xe8>)
 802b498:	4a1d      	ldr	r2, [pc, #116]	; (802b510 <HAL_ADC_MspInit+0xec>)
 802b49a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 802b49c:	4b1b      	ldr	r3, [pc, #108]	; (802b50c <HAL_ADC_MspInit+0xe8>)
 802b49e:	2200      	movs	r2, #0
 802b4a0:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 802b4a2:	4b1a      	ldr	r3, [pc, #104]	; (802b50c <HAL_ADC_MspInit+0xe8>)
 802b4a4:	2200      	movs	r2, #0
 802b4a6:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 802b4a8:	4b18      	ldr	r3, [pc, #96]	; (802b50c <HAL_ADC_MspInit+0xe8>)
 802b4aa:	2200      	movs	r2, #0
 802b4ac:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 802b4ae:	4b17      	ldr	r3, [pc, #92]	; (802b50c <HAL_ADC_MspInit+0xe8>)
 802b4b0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 802b4b4:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 802b4b6:	4b15      	ldr	r3, [pc, #84]	; (802b50c <HAL_ADC_MspInit+0xe8>)
 802b4b8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 802b4bc:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 802b4be:	4b13      	ldr	r3, [pc, #76]	; (802b50c <HAL_ADC_MspInit+0xe8>)
 802b4c0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 802b4c4:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 802b4c6:	4b11      	ldr	r3, [pc, #68]	; (802b50c <HAL_ADC_MspInit+0xe8>)
 802b4c8:	f44f 7280 	mov.w	r2, #256	; 0x100
 802b4cc:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 802b4ce:	4b0f      	ldr	r3, [pc, #60]	; (802b50c <HAL_ADC_MspInit+0xe8>)
 802b4d0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 802b4d4:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 802b4d6:	4b0d      	ldr	r3, [pc, #52]	; (802b50c <HAL_ADC_MspInit+0xe8>)
 802b4d8:	2200      	movs	r2, #0
 802b4da:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 802b4dc:	480b      	ldr	r0, [pc, #44]	; (802b50c <HAL_ADC_MspInit+0xe8>)
 802b4de:	f003 ffa5 	bl	802f42c <HAL_DMA_Init>
 802b4e2:	4603      	mov	r3, r0
 802b4e4:	2b00      	cmp	r3, #0
 802b4e6:	d001      	beq.n	802b4ec <HAL_ADC_MspInit+0xc8>
    {
      Error_Handler();
 802b4e8:	f7ff ff66 	bl	802b3b8 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 802b4ec:	687b      	ldr	r3, [r7, #4]
 802b4ee:	4a07      	ldr	r2, [pc, #28]	; (802b50c <HAL_ADC_MspInit+0xe8>)
 802b4f0:	639a      	str	r2, [r3, #56]	; 0x38
 802b4f2:	4a06      	ldr	r2, [pc, #24]	; (802b50c <HAL_ADC_MspInit+0xe8>)
 802b4f4:	687b      	ldr	r3, [r7, #4]
 802b4f6:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 802b4f8:	bf00      	nop
 802b4fa:	3728      	adds	r7, #40	; 0x28
 802b4fc:	46bd      	mov	sp, r7
 802b4fe:	bd80      	pop	{r7, pc}
 802b500:	40012000 	.word	0x40012000
 802b504:	40023800 	.word	0x40023800
 802b508:	40020400 	.word	0x40020400
 802b50c:	200087a4 	.word	0x200087a4
 802b510:	40026410 	.word	0x40026410

0802b514 <HAL_CRYP_MspInit>:
* This function configures the hardware resources used in this example
* @param hcryp: CRYP handle pointer
* @retval None
*/
void HAL_CRYP_MspInit(CRYP_HandleTypeDef* hcryp)
{
 802b514:	b480      	push	{r7}
 802b516:	b085      	sub	sp, #20
 802b518:	af00      	add	r7, sp, #0
 802b51a:	6078      	str	r0, [r7, #4]
  if(hcryp->Instance==AES)
 802b51c:	687b      	ldr	r3, [r7, #4]
 802b51e:	681b      	ldr	r3, [r3, #0]
 802b520:	4a0b      	ldr	r2, [pc, #44]	; (802b550 <HAL_CRYP_MspInit+0x3c>)
 802b522:	4293      	cmp	r3, r2
 802b524:	d10d      	bne.n	802b542 <HAL_CRYP_MspInit+0x2e>
  {
  /* USER CODE BEGIN AES_MspInit 0 */

  /* USER CODE END AES_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_AES_CLK_ENABLE();
 802b526:	2300      	movs	r3, #0
 802b528:	60fb      	str	r3, [r7, #12]
 802b52a:	4b0a      	ldr	r3, [pc, #40]	; (802b554 <HAL_CRYP_MspInit+0x40>)
 802b52c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 802b52e:	4a09      	ldr	r2, [pc, #36]	; (802b554 <HAL_CRYP_MspInit+0x40>)
 802b530:	f043 0310 	orr.w	r3, r3, #16
 802b534:	6353      	str	r3, [r2, #52]	; 0x34
 802b536:	4b07      	ldr	r3, [pc, #28]	; (802b554 <HAL_CRYP_MspInit+0x40>)
 802b538:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 802b53a:	f003 0310 	and.w	r3, r3, #16
 802b53e:	60fb      	str	r3, [r7, #12]
 802b540:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN AES_MspInit 1 */

  /* USER CODE END AES_MspInit 1 */
  }

}
 802b542:	bf00      	nop
 802b544:	3714      	adds	r7, #20
 802b546:	46bd      	mov	sp, r7
 802b548:	f85d 7b04 	ldr.w	r7, [sp], #4
 802b54c:	4770      	bx	lr
 802b54e:	bf00      	nop
 802b550:	50060000 	.word	0x50060000
 802b554:	40023800 	.word	0x40023800

0802b558 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 802b558:	b580      	push	{r7, lr}
 802b55a:	b08a      	sub	sp, #40	; 0x28
 802b55c:	af00      	add	r7, sp, #0
 802b55e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 802b560:	f107 0314 	add.w	r3, r7, #20
 802b564:	2200      	movs	r2, #0
 802b566:	601a      	str	r2, [r3, #0]
 802b568:	605a      	str	r2, [r3, #4]
 802b56a:	609a      	str	r2, [r3, #8]
 802b56c:	60da      	str	r2, [r3, #12]
 802b56e:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 802b570:	687b      	ldr	r3, [r7, #4]
 802b572:	681b      	ldr	r3, [r3, #0]
 802b574:	4a1d      	ldr	r2, [pc, #116]	; (802b5ec <HAL_CAN_MspInit+0x94>)
 802b576:	4293      	cmp	r3, r2
 802b578:	d133      	bne.n	802b5e2 <HAL_CAN_MspInit+0x8a>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 802b57a:	2300      	movs	r3, #0
 802b57c:	613b      	str	r3, [r7, #16]
 802b57e:	4b1c      	ldr	r3, [pc, #112]	; (802b5f0 <HAL_CAN_MspInit+0x98>)
 802b580:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802b582:	4a1b      	ldr	r2, [pc, #108]	; (802b5f0 <HAL_CAN_MspInit+0x98>)
 802b584:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 802b588:	6413      	str	r3, [r2, #64]	; 0x40
 802b58a:	4b19      	ldr	r3, [pc, #100]	; (802b5f0 <HAL_CAN_MspInit+0x98>)
 802b58c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802b58e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 802b592:	613b      	str	r3, [r7, #16]
 802b594:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOD_CLK_ENABLE();
 802b596:	2300      	movs	r3, #0
 802b598:	60fb      	str	r3, [r7, #12]
 802b59a:	4b15      	ldr	r3, [pc, #84]	; (802b5f0 <HAL_CAN_MspInit+0x98>)
 802b59c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802b59e:	4a14      	ldr	r2, [pc, #80]	; (802b5f0 <HAL_CAN_MspInit+0x98>)
 802b5a0:	f043 0308 	orr.w	r3, r3, #8
 802b5a4:	6313      	str	r3, [r2, #48]	; 0x30
 802b5a6:	4b12      	ldr	r3, [pc, #72]	; (802b5f0 <HAL_CAN_MspInit+0x98>)
 802b5a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802b5aa:	f003 0308 	and.w	r3, r3, #8
 802b5ae:	60fb      	str	r3, [r7, #12]
 802b5b0:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration    
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX 
    */
    GPIO_InitStruct.Pin = INT_CAN_RX_Pin|INT_CAN_TX_Pin;
 802b5b2:	2303      	movs	r3, #3
 802b5b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 802b5b6:	2302      	movs	r3, #2
 802b5b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 802b5ba:	2300      	movs	r3, #0
 802b5bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 802b5be:	2303      	movs	r3, #3
 802b5c0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 802b5c2:	2309      	movs	r3, #9
 802b5c4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 802b5c6:	f107 0314 	add.w	r3, r7, #20
 802b5ca:	4619      	mov	r1, r3
 802b5cc:	4809      	ldr	r0, [pc, #36]	; (802b5f4 <HAL_CAN_MspInit+0x9c>)
 802b5ce:	f004 facb 	bl	802fb68 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 802b5d2:	2200      	movs	r2, #0
 802b5d4:	2105      	movs	r1, #5
 802b5d6:	2014      	movs	r0, #20
 802b5d8:	f002 f9fd 	bl	802d9d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 802b5dc:	2014      	movs	r0, #20
 802b5de:	f002 fa16 	bl	802da0e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 802b5e2:	bf00      	nop
 802b5e4:	3728      	adds	r7, #40	; 0x28
 802b5e6:	46bd      	mov	sp, r7
 802b5e8:	bd80      	pop	{r7, pc}
 802b5ea:	bf00      	nop
 802b5ec:	40006400 	.word	0x40006400
 802b5f0:	40023800 	.word	0x40023800
 802b5f4:	40020c00 	.word	0x40020c00

0802b5f8 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 802b5f8:	b480      	push	{r7}
 802b5fa:	b085      	sub	sp, #20
 802b5fc:	af00      	add	r7, sp, #0
 802b5fe:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 802b600:	687b      	ldr	r3, [r7, #4]
 802b602:	681b      	ldr	r3, [r3, #0]
 802b604:	4a0b      	ldr	r2, [pc, #44]	; (802b634 <HAL_CRC_MspInit+0x3c>)
 802b606:	4293      	cmp	r3, r2
 802b608:	d10d      	bne.n	802b626 <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 802b60a:	2300      	movs	r3, #0
 802b60c:	60fb      	str	r3, [r7, #12]
 802b60e:	4b0a      	ldr	r3, [pc, #40]	; (802b638 <HAL_CRC_MspInit+0x40>)
 802b610:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802b612:	4a09      	ldr	r2, [pc, #36]	; (802b638 <HAL_CRC_MspInit+0x40>)
 802b614:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 802b618:	6313      	str	r3, [r2, #48]	; 0x30
 802b61a:	4b07      	ldr	r3, [pc, #28]	; (802b638 <HAL_CRC_MspInit+0x40>)
 802b61c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802b61e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 802b622:	60fb      	str	r3, [r7, #12]
 802b624:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 802b626:	bf00      	nop
 802b628:	3714      	adds	r7, #20
 802b62a:	46bd      	mov	sp, r7
 802b62c:	f85d 7b04 	ldr.w	r7, [sp], #4
 802b630:	4770      	bx	lr
 802b632:	bf00      	nop
 802b634:	40023000 	.word	0x40023000
 802b638:	40023800 	.word	0x40023800

0802b63c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 802b63c:	b580      	push	{r7, lr}
 802b63e:	b08e      	sub	sp, #56	; 0x38
 802b640:	af00      	add	r7, sp, #0
 802b642:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 802b644:	f107 0324 	add.w	r3, r7, #36	; 0x24
 802b648:	2200      	movs	r2, #0
 802b64a:	601a      	str	r2, [r3, #0]
 802b64c:	605a      	str	r2, [r3, #4]
 802b64e:	609a      	str	r2, [r3, #8]
 802b650:	60da      	str	r2, [r3, #12]
 802b652:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 802b654:	687b      	ldr	r3, [r7, #4]
 802b656:	681b      	ldr	r3, [r3, #0]
 802b658:	4a6c      	ldr	r2, [pc, #432]	; (802b80c <HAL_I2C_MspInit+0x1d0>)
 802b65a:	4293      	cmp	r3, r2
 802b65c:	d13c      	bne.n	802b6d8 <HAL_I2C_MspInit+0x9c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 802b65e:	2300      	movs	r3, #0
 802b660:	623b      	str	r3, [r7, #32]
 802b662:	4b6b      	ldr	r3, [pc, #428]	; (802b810 <HAL_I2C_MspInit+0x1d4>)
 802b664:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802b666:	4a6a      	ldr	r2, [pc, #424]	; (802b810 <HAL_I2C_MspInit+0x1d4>)
 802b668:	f043 0302 	orr.w	r3, r3, #2
 802b66c:	6313      	str	r3, [r2, #48]	; 0x30
 802b66e:	4b68      	ldr	r3, [pc, #416]	; (802b810 <HAL_I2C_MspInit+0x1d4>)
 802b670:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802b672:	f003 0302 	and.w	r3, r3, #2
 802b676:	623b      	str	r3, [r7, #32]
 802b678:	6a3b      	ldr	r3, [r7, #32]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = INT_AUDIO_SCL_Pin|INT_AUDIO_SDA_Pin;
 802b67a:	23c0      	movs	r3, #192	; 0xc0
 802b67c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 802b67e:	2312      	movs	r3, #18
 802b680:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 802b682:	2301      	movs	r3, #1
 802b684:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 802b686:	2303      	movs	r3, #3
 802b688:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 802b68a:	2304      	movs	r3, #4
 802b68c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 802b68e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 802b692:	4619      	mov	r1, r3
 802b694:	485f      	ldr	r0, [pc, #380]	; (802b814 <HAL_I2C_MspInit+0x1d8>)
 802b696:	f004 fa67 	bl	802fb68 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 802b69a:	2300      	movs	r3, #0
 802b69c:	61fb      	str	r3, [r7, #28]
 802b69e:	4b5c      	ldr	r3, [pc, #368]	; (802b810 <HAL_I2C_MspInit+0x1d4>)
 802b6a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802b6a2:	4a5b      	ldr	r2, [pc, #364]	; (802b810 <HAL_I2C_MspInit+0x1d4>)
 802b6a4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 802b6a8:	6413      	str	r3, [r2, #64]	; 0x40
 802b6aa:	4b59      	ldr	r3, [pc, #356]	; (802b810 <HAL_I2C_MspInit+0x1d4>)
 802b6ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802b6ae:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 802b6b2:	61fb      	str	r3, [r7, #28]
 802b6b4:	69fb      	ldr	r3, [r7, #28]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 802b6b6:	2200      	movs	r2, #0
 802b6b8:	2105      	movs	r1, #5
 802b6ba:	201f      	movs	r0, #31
 802b6bc:	f002 f98b 	bl	802d9d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 802b6c0:	201f      	movs	r0, #31
 802b6c2:	f002 f9a4 	bl	802da0e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 5, 0);
 802b6c6:	2200      	movs	r2, #0
 802b6c8:	2105      	movs	r1, #5
 802b6ca:	2020      	movs	r0, #32
 802b6cc:	f002 f983 	bl	802d9d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 802b6d0:	2020      	movs	r0, #32
 802b6d2:	f002 f99c 	bl	802da0e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 802b6d6:	e094      	b.n	802b802 <HAL_I2C_MspInit+0x1c6>
  else if(hi2c->Instance==I2C2)
 802b6d8:	687b      	ldr	r3, [r7, #4]
 802b6da:	681b      	ldr	r3, [r3, #0]
 802b6dc:	4a4e      	ldr	r2, [pc, #312]	; (802b818 <HAL_I2C_MspInit+0x1dc>)
 802b6de:	4293      	cmp	r3, r2
 802b6e0:	d13e      	bne.n	802b760 <HAL_I2C_MspInit+0x124>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 802b6e2:	2300      	movs	r3, #0
 802b6e4:	61bb      	str	r3, [r7, #24]
 802b6e6:	4b4a      	ldr	r3, [pc, #296]	; (802b810 <HAL_I2C_MspInit+0x1d4>)
 802b6e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802b6ea:	4a49      	ldr	r2, [pc, #292]	; (802b810 <HAL_I2C_MspInit+0x1d4>)
 802b6ec:	f043 0302 	orr.w	r3, r3, #2
 802b6f0:	6313      	str	r3, [r2, #48]	; 0x30
 802b6f2:	4b47      	ldr	r3, [pc, #284]	; (802b810 <HAL_I2C_MspInit+0x1d4>)
 802b6f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802b6f6:	f003 0302 	and.w	r3, r3, #2
 802b6fa:	61bb      	str	r3, [r7, #24]
 802b6fc:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = INT_EEPROM_SCL_Pin;
 802b6fe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 802b702:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 802b704:	2312      	movs	r3, #18
 802b706:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 802b708:	2301      	movs	r3, #1
 802b70a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 802b70c:	2303      	movs	r3, #3
 802b70e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 802b710:	2304      	movs	r3, #4
 802b712:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(INT_EEPROM_SCL_GPIO_Port, &GPIO_InitStruct);
 802b714:	f107 0324 	add.w	r3, r7, #36	; 0x24
 802b718:	4619      	mov	r1, r3
 802b71a:	483e      	ldr	r0, [pc, #248]	; (802b814 <HAL_I2C_MspInit+0x1d8>)
 802b71c:	f004 fa24 	bl	802fb68 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = INT_EEPROM_SDA_Pin;
 802b720:	f44f 7300 	mov.w	r3, #512	; 0x200
 802b724:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 802b726:	2312      	movs	r3, #18
 802b728:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 802b72a:	2301      	movs	r3, #1
 802b72c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 802b72e:	2303      	movs	r3, #3
 802b730:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_I2C2;
 802b732:	2309      	movs	r3, #9
 802b734:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(INT_EEPROM_SDA_GPIO_Port, &GPIO_InitStruct);
 802b736:	f107 0324 	add.w	r3, r7, #36	; 0x24
 802b73a:	4619      	mov	r1, r3
 802b73c:	4835      	ldr	r0, [pc, #212]	; (802b814 <HAL_I2C_MspInit+0x1d8>)
 802b73e:	f004 fa13 	bl	802fb68 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 802b742:	2300      	movs	r3, #0
 802b744:	617b      	str	r3, [r7, #20]
 802b746:	4b32      	ldr	r3, [pc, #200]	; (802b810 <HAL_I2C_MspInit+0x1d4>)
 802b748:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802b74a:	4a31      	ldr	r2, [pc, #196]	; (802b810 <HAL_I2C_MspInit+0x1d4>)
 802b74c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 802b750:	6413      	str	r3, [r2, #64]	; 0x40
 802b752:	4b2f      	ldr	r3, [pc, #188]	; (802b810 <HAL_I2C_MspInit+0x1d4>)
 802b754:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802b756:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 802b75a:	617b      	str	r3, [r7, #20]
 802b75c:	697b      	ldr	r3, [r7, #20]
}
 802b75e:	e050      	b.n	802b802 <HAL_I2C_MspInit+0x1c6>
  else if(hi2c->Instance==I2C3)
 802b760:	687b      	ldr	r3, [r7, #4]
 802b762:	681b      	ldr	r3, [r3, #0]
 802b764:	4a2d      	ldr	r2, [pc, #180]	; (802b81c <HAL_I2C_MspInit+0x1e0>)
 802b766:	4293      	cmp	r3, r2
 802b768:	d14b      	bne.n	802b802 <HAL_I2C_MspInit+0x1c6>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 802b76a:	2300      	movs	r3, #0
 802b76c:	613b      	str	r3, [r7, #16]
 802b76e:	4b28      	ldr	r3, [pc, #160]	; (802b810 <HAL_I2C_MspInit+0x1d4>)
 802b770:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802b772:	4a27      	ldr	r2, [pc, #156]	; (802b810 <HAL_I2C_MspInit+0x1d4>)
 802b774:	f043 0304 	orr.w	r3, r3, #4
 802b778:	6313      	str	r3, [r2, #48]	; 0x30
 802b77a:	4b25      	ldr	r3, [pc, #148]	; (802b810 <HAL_I2C_MspInit+0x1d4>)
 802b77c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802b77e:	f003 0304 	and.w	r3, r3, #4
 802b782:	613b      	str	r3, [r7, #16]
 802b784:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 802b786:	2300      	movs	r3, #0
 802b788:	60fb      	str	r3, [r7, #12]
 802b78a:	4b21      	ldr	r3, [pc, #132]	; (802b810 <HAL_I2C_MspInit+0x1d4>)
 802b78c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802b78e:	4a20      	ldr	r2, [pc, #128]	; (802b810 <HAL_I2C_MspInit+0x1d4>)
 802b790:	f043 0301 	orr.w	r3, r3, #1
 802b794:	6313      	str	r3, [r2, #48]	; 0x30
 802b796:	4b1e      	ldr	r3, [pc, #120]	; (802b810 <HAL_I2C_MspInit+0x1d4>)
 802b798:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802b79a:	f003 0301 	and.w	r3, r3, #1
 802b79e:	60fb      	str	r3, [r7, #12]
 802b7a0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = INT_GYRO_SDA_Pin;
 802b7a2:	f44f 7300 	mov.w	r3, #512	; 0x200
 802b7a6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 802b7a8:	2312      	movs	r3, #18
 802b7aa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 802b7ac:	2301      	movs	r3, #1
 802b7ae:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 802b7b0:	2303      	movs	r3, #3
 802b7b2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 802b7b4:	2304      	movs	r3, #4
 802b7b6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(INT_GYRO_SDA_GPIO_Port, &GPIO_InitStruct);
 802b7b8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 802b7bc:	4619      	mov	r1, r3
 802b7be:	4818      	ldr	r0, [pc, #96]	; (802b820 <HAL_I2C_MspInit+0x1e4>)
 802b7c0:	f004 f9d2 	bl	802fb68 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = INT_GYRO_SCL_Pin;
 802b7c4:	f44f 7380 	mov.w	r3, #256	; 0x100
 802b7c8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 802b7ca:	2312      	movs	r3, #18
 802b7cc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 802b7ce:	2301      	movs	r3, #1
 802b7d0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 802b7d2:	2303      	movs	r3, #3
 802b7d4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 802b7d6:	2304      	movs	r3, #4
 802b7d8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(INT_GYRO_SCL_GPIO_Port, &GPIO_InitStruct);
 802b7da:	f107 0324 	add.w	r3, r7, #36	; 0x24
 802b7de:	4619      	mov	r1, r3
 802b7e0:	4810      	ldr	r0, [pc, #64]	; (802b824 <HAL_I2C_MspInit+0x1e8>)
 802b7e2:	f004 f9c1 	bl	802fb68 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 802b7e6:	2300      	movs	r3, #0
 802b7e8:	60bb      	str	r3, [r7, #8]
 802b7ea:	4b09      	ldr	r3, [pc, #36]	; (802b810 <HAL_I2C_MspInit+0x1d4>)
 802b7ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802b7ee:	4a08      	ldr	r2, [pc, #32]	; (802b810 <HAL_I2C_MspInit+0x1d4>)
 802b7f0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 802b7f4:	6413      	str	r3, [r2, #64]	; 0x40
 802b7f6:	4b06      	ldr	r3, [pc, #24]	; (802b810 <HAL_I2C_MspInit+0x1d4>)
 802b7f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802b7fa:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 802b7fe:	60bb      	str	r3, [r7, #8]
 802b800:	68bb      	ldr	r3, [r7, #8]
}
 802b802:	bf00      	nop
 802b804:	3738      	adds	r7, #56	; 0x38
 802b806:	46bd      	mov	sp, r7
 802b808:	bd80      	pop	{r7, pc}
 802b80a:	bf00      	nop
 802b80c:	40005400 	.word	0x40005400
 802b810:	40023800 	.word	0x40023800
 802b814:	40020400 	.word	0x40020400
 802b818:	40005800 	.word	0x40005800
 802b81c:	40005c00 	.word	0x40005c00
 802b820:	40020800 	.word	0x40020800
 802b824:	40020000 	.word	0x40020000

0802b828 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 802b828:	b580      	push	{r7, lr}
 802b82a:	b082      	sub	sp, #8
 802b82c:	af00      	add	r7, sp, #0
 802b82e:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 802b830:	687b      	ldr	r3, [r7, #4]
 802b832:	681b      	ldr	r3, [r3, #0]
 802b834:	4a1e      	ldr	r2, [pc, #120]	; (802b8b0 <HAL_I2C_MspDeInit+0x88>)
 802b836:	4293      	cmp	r3, r2
 802b838:	d110      	bne.n	802b85c <HAL_I2C_MspDeInit+0x34>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 802b83a:	4b1e      	ldr	r3, [pc, #120]	; (802b8b4 <HAL_I2C_MspDeInit+0x8c>)
 802b83c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802b83e:	4a1d      	ldr	r2, [pc, #116]	; (802b8b4 <HAL_I2C_MspDeInit+0x8c>)
 802b840:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 802b844:	6413      	str	r3, [r2, #64]	; 0x40
  
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    HAL_GPIO_DeInit(GPIOB, INT_AUDIO_SCL_Pin|INT_AUDIO_SDA_Pin);
 802b846:	21c0      	movs	r1, #192	; 0xc0
 802b848:	481b      	ldr	r0, [pc, #108]	; (802b8b8 <HAL_I2C_MspDeInit+0x90>)
 802b84a:	f004 fb1f 	bl	802fe8c <HAL_GPIO_DeInit>

    /* I2C1 interrupt DeInit */
    HAL_NVIC_DisableIRQ(I2C1_EV_IRQn);
 802b84e:	201f      	movs	r0, #31
 802b850:	f002 f8eb 	bl	802da2a <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(I2C1_ER_IRQn);
 802b854:	2020      	movs	r0, #32
 802b856:	f002 f8e8 	bl	802da2a <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN I2C3_MspDeInit 1 */

  /* USER CODE END I2C3_MspDeInit 1 */
  }

}
 802b85a:	e025      	b.n	802b8a8 <HAL_I2C_MspDeInit+0x80>
  else if(hi2c->Instance==I2C2)
 802b85c:	687b      	ldr	r3, [r7, #4]
 802b85e:	681b      	ldr	r3, [r3, #0]
 802b860:	4a16      	ldr	r2, [pc, #88]	; (802b8bc <HAL_I2C_MspDeInit+0x94>)
 802b862:	4293      	cmp	r3, r2
 802b864:	d10b      	bne.n	802b87e <HAL_I2C_MspDeInit+0x56>
    __HAL_RCC_I2C2_CLK_DISABLE();
 802b866:	4b13      	ldr	r3, [pc, #76]	; (802b8b4 <HAL_I2C_MspDeInit+0x8c>)
 802b868:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802b86a:	4a12      	ldr	r2, [pc, #72]	; (802b8b4 <HAL_I2C_MspDeInit+0x8c>)
 802b86c:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 802b870:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOB, INT_EEPROM_SCL_Pin|INT_EEPROM_SDA_Pin);
 802b872:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 802b876:	4810      	ldr	r0, [pc, #64]	; (802b8b8 <HAL_I2C_MspDeInit+0x90>)
 802b878:	f004 fb08 	bl	802fe8c <HAL_GPIO_DeInit>
}
 802b87c:	e014      	b.n	802b8a8 <HAL_I2C_MspDeInit+0x80>
  else if(hi2c->Instance==I2C3)
 802b87e:	687b      	ldr	r3, [r7, #4]
 802b880:	681b      	ldr	r3, [r3, #0]
 802b882:	4a0f      	ldr	r2, [pc, #60]	; (802b8c0 <HAL_I2C_MspDeInit+0x98>)
 802b884:	4293      	cmp	r3, r2
 802b886:	d10f      	bne.n	802b8a8 <HAL_I2C_MspDeInit+0x80>
    __HAL_RCC_I2C3_CLK_DISABLE();
 802b888:	4b0a      	ldr	r3, [pc, #40]	; (802b8b4 <HAL_I2C_MspDeInit+0x8c>)
 802b88a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802b88c:	4a09      	ldr	r2, [pc, #36]	; (802b8b4 <HAL_I2C_MspDeInit+0x8c>)
 802b88e:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 802b892:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(INT_GYRO_SDA_GPIO_Port, INT_GYRO_SDA_Pin);
 802b894:	f44f 7100 	mov.w	r1, #512	; 0x200
 802b898:	480a      	ldr	r0, [pc, #40]	; (802b8c4 <HAL_I2C_MspDeInit+0x9c>)
 802b89a:	f004 faf7 	bl	802fe8c <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(INT_GYRO_SCL_GPIO_Port, INT_GYRO_SCL_Pin);
 802b89e:	f44f 7180 	mov.w	r1, #256	; 0x100
 802b8a2:	4809      	ldr	r0, [pc, #36]	; (802b8c8 <HAL_I2C_MspDeInit+0xa0>)
 802b8a4:	f004 faf2 	bl	802fe8c <HAL_GPIO_DeInit>
}
 802b8a8:	bf00      	nop
 802b8aa:	3708      	adds	r7, #8
 802b8ac:	46bd      	mov	sp, r7
 802b8ae:	bd80      	pop	{r7, pc}
 802b8b0:	40005400 	.word	0x40005400
 802b8b4:	40023800 	.word	0x40023800
 802b8b8:	40020400 	.word	0x40020400
 802b8bc:	40005800 	.word	0x40005800
 802b8c0:	40005c00 	.word	0x40005c00
 802b8c4:	40020800 	.word	0x40020800
 802b8c8:	40020000 	.word	0x40020000

0802b8cc <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 802b8cc:	b580      	push	{r7, lr}
 802b8ce:	b08a      	sub	sp, #40	; 0x28
 802b8d0:	af00      	add	r7, sp, #0
 802b8d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 802b8d4:	f107 0314 	add.w	r3, r7, #20
 802b8d8:	2200      	movs	r2, #0
 802b8da:	601a      	str	r2, [r3, #0]
 802b8dc:	605a      	str	r2, [r3, #4]
 802b8de:	609a      	str	r2, [r3, #8]
 802b8e0:	60da      	str	r2, [r3, #12]
 802b8e2:	611a      	str	r2, [r3, #16]
  if(hi2s->Instance==SPI3)
 802b8e4:	687b      	ldr	r3, [r7, #4]
 802b8e6:	681b      	ldr	r3, [r3, #0]
 802b8e8:	4a48      	ldr	r2, [pc, #288]	; (802ba0c <HAL_I2S_MspInit+0x140>)
 802b8ea:	4293      	cmp	r3, r2
 802b8ec:	f040 808a 	bne.w	802ba04 <HAL_I2S_MspInit+0x138>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 802b8f0:	2300      	movs	r3, #0
 802b8f2:	613b      	str	r3, [r7, #16]
 802b8f4:	4b46      	ldr	r3, [pc, #280]	; (802ba10 <HAL_I2S_MspInit+0x144>)
 802b8f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802b8f8:	4a45      	ldr	r2, [pc, #276]	; (802ba10 <HAL_I2S_MspInit+0x144>)
 802b8fa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 802b8fe:	6413      	str	r3, [r2, #64]	; 0x40
 802b900:	4b43      	ldr	r3, [pc, #268]	; (802ba10 <HAL_I2S_MspInit+0x144>)
 802b902:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802b904:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 802b908:	613b      	str	r3, [r7, #16]
 802b90a:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 802b90c:	2300      	movs	r3, #0
 802b90e:	60fb      	str	r3, [r7, #12]
 802b910:	4b3f      	ldr	r3, [pc, #252]	; (802ba10 <HAL_I2S_MspInit+0x144>)
 802b912:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802b914:	4a3e      	ldr	r2, [pc, #248]	; (802ba10 <HAL_I2S_MspInit+0x144>)
 802b916:	f043 0301 	orr.w	r3, r3, #1
 802b91a:	6313      	str	r3, [r2, #48]	; 0x30
 802b91c:	4b3c      	ldr	r3, [pc, #240]	; (802ba10 <HAL_I2S_MspInit+0x144>)
 802b91e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802b920:	f003 0301 	and.w	r3, r3, #1
 802b924:	60fb      	str	r3, [r7, #12]
 802b926:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 802b928:	2300      	movs	r3, #0
 802b92a:	60bb      	str	r3, [r7, #8]
 802b92c:	4b38      	ldr	r3, [pc, #224]	; (802ba10 <HAL_I2S_MspInit+0x144>)
 802b92e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802b930:	4a37      	ldr	r2, [pc, #220]	; (802ba10 <HAL_I2S_MspInit+0x144>)
 802b932:	f043 0304 	orr.w	r3, r3, #4
 802b936:	6313      	str	r3, [r2, #48]	; 0x30
 802b938:	4b35      	ldr	r3, [pc, #212]	; (802ba10 <HAL_I2S_MspInit+0x144>)
 802b93a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802b93c:	f003 0304 	and.w	r3, r3, #4
 802b940:	60bb      	str	r3, [r7, #8]
 802b942:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD 
    */
    GPIO_InitStruct.Pin = INT_AUDIO_LRCK_Pin;
 802b944:	2310      	movs	r3, #16
 802b946:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 802b948:	2302      	movs	r3, #2
 802b94a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 802b94c:	2300      	movs	r3, #0
 802b94e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 802b950:	2300      	movs	r3, #0
 802b952:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 802b954:	2306      	movs	r3, #6
 802b956:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(INT_AUDIO_LRCK_GPIO_Port, &GPIO_InitStruct);
 802b958:	f107 0314 	add.w	r3, r7, #20
 802b95c:	4619      	mov	r1, r3
 802b95e:	482d      	ldr	r0, [pc, #180]	; (802ba14 <HAL_I2S_MspInit+0x148>)
 802b960:	f004 f902 	bl	802fb68 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = INT_AUDIO_MCLK_Pin|INT_AUDIO_SCLK_Pin|INT_AUDIO_SDIN_Pin;
 802b964:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 802b968:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 802b96a:	2302      	movs	r3, #2
 802b96c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 802b96e:	2300      	movs	r3, #0
 802b970:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 802b972:	2300      	movs	r3, #0
 802b974:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 802b976:	2306      	movs	r3, #6
 802b978:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 802b97a:	f107 0314 	add.w	r3, r7, #20
 802b97e:	4619      	mov	r1, r3
 802b980:	4825      	ldr	r0, [pc, #148]	; (802ba18 <HAL_I2S_MspInit+0x14c>)
 802b982:	f004 f8f1 	bl	802fb68 <HAL_GPIO_Init>

    /* I2S3 DMA Init */
    /* SPI3_TX Init */
    hdma_spi3_tx.Instance = DMA1_Stream7;
 802b986:	4b25      	ldr	r3, [pc, #148]	; (802ba1c <HAL_I2S_MspInit+0x150>)
 802b988:	4a25      	ldr	r2, [pc, #148]	; (802ba20 <HAL_I2S_MspInit+0x154>)
 802b98a:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 802b98c:	4b23      	ldr	r3, [pc, #140]	; (802ba1c <HAL_I2S_MspInit+0x150>)
 802b98e:	2200      	movs	r2, #0
 802b990:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 802b992:	4b22      	ldr	r3, [pc, #136]	; (802ba1c <HAL_I2S_MspInit+0x150>)
 802b994:	2240      	movs	r2, #64	; 0x40
 802b996:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 802b998:	4b20      	ldr	r3, [pc, #128]	; (802ba1c <HAL_I2S_MspInit+0x150>)
 802b99a:	2200      	movs	r2, #0
 802b99c:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 802b99e:	4b1f      	ldr	r3, [pc, #124]	; (802ba1c <HAL_I2S_MspInit+0x150>)
 802b9a0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 802b9a4:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 802b9a6:	4b1d      	ldr	r3, [pc, #116]	; (802ba1c <HAL_I2S_MspInit+0x150>)
 802b9a8:	2200      	movs	r2, #0
 802b9aa:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 802b9ac:	4b1b      	ldr	r3, [pc, #108]	; (802ba1c <HAL_I2S_MspInit+0x150>)
 802b9ae:	2200      	movs	r2, #0
 802b9b0:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_NORMAL;
 802b9b2:	4b1a      	ldr	r3, [pc, #104]	; (802ba1c <HAL_I2S_MspInit+0x150>)
 802b9b4:	2200      	movs	r2, #0
 802b9b6:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_HIGH;
 802b9b8:	4b18      	ldr	r3, [pc, #96]	; (802ba1c <HAL_I2S_MspInit+0x150>)
 802b9ba:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 802b9be:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 802b9c0:	4b16      	ldr	r3, [pc, #88]	; (802ba1c <HAL_I2S_MspInit+0x150>)
 802b9c2:	2204      	movs	r2, #4
 802b9c4:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_spi3_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 802b9c6:	4b15      	ldr	r3, [pc, #84]	; (802ba1c <HAL_I2S_MspInit+0x150>)
 802b9c8:	2203      	movs	r2, #3
 802b9ca:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_spi3_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 802b9cc:	4b13      	ldr	r3, [pc, #76]	; (802ba1c <HAL_I2S_MspInit+0x150>)
 802b9ce:	2200      	movs	r2, #0
 802b9d0:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_spi3_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 802b9d2:	4b12      	ldr	r3, [pc, #72]	; (802ba1c <HAL_I2S_MspInit+0x150>)
 802b9d4:	2200      	movs	r2, #0
 802b9d6:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 802b9d8:	4810      	ldr	r0, [pc, #64]	; (802ba1c <HAL_I2S_MspInit+0x150>)
 802b9da:	f003 fd27 	bl	802f42c <HAL_DMA_Init>
 802b9de:	4603      	mov	r3, r0
 802b9e0:	2b00      	cmp	r3, #0
 802b9e2:	d001      	beq.n	802b9e8 <HAL_I2S_MspInit+0x11c>
    {
      Error_Handler();
 802b9e4:	f7ff fce8 	bl	802b3b8 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi3_tx);
 802b9e8:	687b      	ldr	r3, [r7, #4]
 802b9ea:	4a0c      	ldr	r2, [pc, #48]	; (802ba1c <HAL_I2S_MspInit+0x150>)
 802b9ec:	639a      	str	r2, [r3, #56]	; 0x38
 802b9ee:	4a0b      	ldr	r2, [pc, #44]	; (802ba1c <HAL_I2S_MspInit+0x150>)
 802b9f0:	687b      	ldr	r3, [r7, #4]
 802b9f2:	6393      	str	r3, [r2, #56]	; 0x38

    /* I2S3 interrupt Init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 5, 0);
 802b9f4:	2200      	movs	r2, #0
 802b9f6:	2105      	movs	r1, #5
 802b9f8:	2033      	movs	r0, #51	; 0x33
 802b9fa:	f001 ffec 	bl	802d9d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 802b9fe:	2033      	movs	r0, #51	; 0x33
 802ba00:	f002 f805 	bl	802da0e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 802ba04:	bf00      	nop
 802ba06:	3728      	adds	r7, #40	; 0x28
 802ba08:	46bd      	mov	sp, r7
 802ba0a:	bd80      	pop	{r7, pc}
 802ba0c:	40003c00 	.word	0x40003c00
 802ba10:	40023800 	.word	0x40023800
 802ba14:	40020000 	.word	0x40020000
 802ba18:	40020800 	.word	0x40020800
 802ba1c:	20008650 	.word	0x20008650
 802ba20:	400260b8 	.word	0x400260b8

0802ba24 <HAL_RNG_MspInit>:
* This function configures the hardware resources used in this example
* @param hrng: RNG handle pointer
* @retval None
*/
void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{
 802ba24:	b480      	push	{r7}
 802ba26:	b085      	sub	sp, #20
 802ba28:	af00      	add	r7, sp, #0
 802ba2a:	6078      	str	r0, [r7, #4]
  if(hrng->Instance==RNG)
 802ba2c:	687b      	ldr	r3, [r7, #4]
 802ba2e:	681b      	ldr	r3, [r3, #0]
 802ba30:	4a0b      	ldr	r2, [pc, #44]	; (802ba60 <HAL_RNG_MspInit+0x3c>)
 802ba32:	4293      	cmp	r3, r2
 802ba34:	d10d      	bne.n	802ba52 <HAL_RNG_MspInit+0x2e>
  {
  /* USER CODE BEGIN RNG_MspInit 0 */

  /* USER CODE END RNG_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 802ba36:	2300      	movs	r3, #0
 802ba38:	60fb      	str	r3, [r7, #12]
 802ba3a:	4b0a      	ldr	r3, [pc, #40]	; (802ba64 <HAL_RNG_MspInit+0x40>)
 802ba3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 802ba3e:	4a09      	ldr	r2, [pc, #36]	; (802ba64 <HAL_RNG_MspInit+0x40>)
 802ba40:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 802ba44:	6353      	str	r3, [r2, #52]	; 0x34
 802ba46:	4b07      	ldr	r3, [pc, #28]	; (802ba64 <HAL_RNG_MspInit+0x40>)
 802ba48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 802ba4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 802ba4e:	60fb      	str	r3, [r7, #12]
 802ba50:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN RNG_MspInit 1 */

  /* USER CODE END RNG_MspInit 1 */
  }

}
 802ba52:	bf00      	nop
 802ba54:	3714      	adds	r7, #20
 802ba56:	46bd      	mov	sp, r7
 802ba58:	f85d 7b04 	ldr.w	r7, [sp], #4
 802ba5c:	4770      	bx	lr
 802ba5e:	bf00      	nop
 802ba60:	50060800 	.word	0x50060800
 802ba64:	40023800 	.word	0x40023800

0802ba68 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 802ba68:	b480      	push	{r7}
 802ba6a:	b083      	sub	sp, #12
 802ba6c:	af00      	add	r7, sp, #0
 802ba6e:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 802ba70:	687b      	ldr	r3, [r7, #4]
 802ba72:	681b      	ldr	r3, [r3, #0]
 802ba74:	4a05      	ldr	r2, [pc, #20]	; (802ba8c <HAL_RTC_MspInit+0x24>)
 802ba76:	4293      	cmp	r3, r2
 802ba78:	d102      	bne.n	802ba80 <HAL_RTC_MspInit+0x18>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 802ba7a:	4b05      	ldr	r3, [pc, #20]	; (802ba90 <HAL_RTC_MspInit+0x28>)
 802ba7c:	2201      	movs	r2, #1
 802ba7e:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 802ba80:	bf00      	nop
 802ba82:	370c      	adds	r7, #12
 802ba84:	46bd      	mov	sp, r7
 802ba86:	f85d 7b04 	ldr.w	r7, [sp], #4
 802ba8a:	4770      	bx	lr
 802ba8c:	40002800 	.word	0x40002800
 802ba90:	42470e3c 	.word	0x42470e3c

0802ba94 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 802ba94:	b580      	push	{r7, lr}
 802ba96:	b08a      	sub	sp, #40	; 0x28
 802ba98:	af00      	add	r7, sp, #0
 802ba9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 802ba9c:	f107 0314 	add.w	r3, r7, #20
 802baa0:	2200      	movs	r2, #0
 802baa2:	601a      	str	r2, [r3, #0]
 802baa4:	605a      	str	r2, [r3, #4]
 802baa6:	609a      	str	r2, [r3, #8]
 802baa8:	60da      	str	r2, [r3, #12]
 802baaa:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 802baac:	687b      	ldr	r3, [r7, #4]
 802baae:	681b      	ldr	r3, [r3, #0]
 802bab0:	4a19      	ldr	r2, [pc, #100]	; (802bb18 <HAL_SPI_MspInit+0x84>)
 802bab2:	4293      	cmp	r3, r2
 802bab4:	d12b      	bne.n	802bb0e <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 802bab6:	2300      	movs	r3, #0
 802bab8:	613b      	str	r3, [r7, #16]
 802baba:	4b18      	ldr	r3, [pc, #96]	; (802bb1c <HAL_SPI_MspInit+0x88>)
 802babc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802babe:	4a17      	ldr	r2, [pc, #92]	; (802bb1c <HAL_SPI_MspInit+0x88>)
 802bac0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 802bac4:	6453      	str	r3, [r2, #68]	; 0x44
 802bac6:	4b15      	ldr	r3, [pc, #84]	; (802bb1c <HAL_SPI_MspInit+0x88>)
 802bac8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802baca:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 802bace:	613b      	str	r3, [r7, #16]
 802bad0:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 802bad2:	2300      	movs	r3, #0
 802bad4:	60fb      	str	r3, [r7, #12]
 802bad6:	4b11      	ldr	r3, [pc, #68]	; (802bb1c <HAL_SPI_MspInit+0x88>)
 802bad8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802bada:	4a10      	ldr	r2, [pc, #64]	; (802bb1c <HAL_SPI_MspInit+0x88>)
 802badc:	f043 0301 	orr.w	r3, r3, #1
 802bae0:	6313      	str	r3, [r2, #48]	; 0x30
 802bae2:	4b0e      	ldr	r3, [pc, #56]	; (802bb1c <HAL_SPI_MspInit+0x88>)
 802bae4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802bae6:	f003 0301 	and.w	r3, r3, #1
 802baea:	60fb      	str	r3, [r7, #12]
 802baec:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = INT_KEYLESS_SCK_Pin|INT_KEYLESS_MISO_Pin|INT_KEYLESS_MOSI_Pin;
 802baee:	23e0      	movs	r3, #224	; 0xe0
 802baf0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 802baf2:	2302      	movs	r3, #2
 802baf4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 802baf6:	2300      	movs	r3, #0
 802baf8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 802bafa:	2303      	movs	r3, #3
 802bafc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 802bafe:	2305      	movs	r3, #5
 802bb00:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 802bb02:	f107 0314 	add.w	r3, r7, #20
 802bb06:	4619      	mov	r1, r3
 802bb08:	4805      	ldr	r0, [pc, #20]	; (802bb20 <HAL_SPI_MspInit+0x8c>)
 802bb0a:	f004 f82d 	bl	802fb68 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 802bb0e:	bf00      	nop
 802bb10:	3728      	adds	r7, #40	; 0x28
 802bb12:	46bd      	mov	sp, r7
 802bb14:	bd80      	pop	{r7, pc}
 802bb16:	bf00      	nop
 802bb18:	40013000 	.word	0x40013000
 802bb1c:	40023800 	.word	0x40023800
 802bb20:	40020000 	.word	0x40020000

0802bb24 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 802bb24:	b580      	push	{r7, lr}
 802bb26:	b084      	sub	sp, #16
 802bb28:	af00      	add	r7, sp, #0
 802bb2a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM10)
 802bb2c:	687b      	ldr	r3, [r7, #4]
 802bb2e:	681b      	ldr	r3, [r3, #0]
 802bb30:	4a0e      	ldr	r2, [pc, #56]	; (802bb6c <HAL_TIM_Base_MspInit+0x48>)
 802bb32:	4293      	cmp	r3, r2
 802bb34:	d115      	bne.n	802bb62 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM10_MspInit 0 */

  /* USER CODE END TIM10_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM10_CLK_ENABLE();
 802bb36:	2300      	movs	r3, #0
 802bb38:	60fb      	str	r3, [r7, #12]
 802bb3a:	4b0d      	ldr	r3, [pc, #52]	; (802bb70 <HAL_TIM_Base_MspInit+0x4c>)
 802bb3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802bb3e:	4a0c      	ldr	r2, [pc, #48]	; (802bb70 <HAL_TIM_Base_MspInit+0x4c>)
 802bb40:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 802bb44:	6453      	str	r3, [r2, #68]	; 0x44
 802bb46:	4b0a      	ldr	r3, [pc, #40]	; (802bb70 <HAL_TIM_Base_MspInit+0x4c>)
 802bb48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802bb4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 802bb4e:	60fb      	str	r3, [r7, #12]
 802bb50:	68fb      	ldr	r3, [r7, #12]
    /* TIM10 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 802bb52:	2200      	movs	r2, #0
 802bb54:	2100      	movs	r1, #0
 802bb56:	2019      	movs	r0, #25
 802bb58:	f001 ff3d 	bl	802d9d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 802bb5c:	2019      	movs	r0, #25
 802bb5e:	f001 ff56 	bl	802da0e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }

}
 802bb62:	bf00      	nop
 802bb64:	3710      	adds	r7, #16
 802bb66:	46bd      	mov	sp, r7
 802bb68:	bd80      	pop	{r7, pc}
 802bb6a:	bf00      	nop
 802bb6c:	40014400 	.word	0x40014400
 802bb70:	40023800 	.word	0x40023800

0802bb74 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 802bb74:	b580      	push	{r7, lr}
 802bb76:	b088      	sub	sp, #32
 802bb78:	af00      	add	r7, sp, #0
 802bb7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 802bb7c:	f107 030c 	add.w	r3, r7, #12
 802bb80:	2200      	movs	r2, #0
 802bb82:	601a      	str	r2, [r3, #0]
 802bb84:	605a      	str	r2, [r3, #4]
 802bb86:	609a      	str	r2, [r3, #8]
 802bb88:	60da      	str	r2, [r3, #12]
 802bb8a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM10)
 802bb8c:	687b      	ldr	r3, [r7, #4]
 802bb8e:	681b      	ldr	r3, [r3, #0]
 802bb90:	4a12      	ldr	r2, [pc, #72]	; (802bbdc <HAL_TIM_MspPostInit+0x68>)
 802bb92:	4293      	cmp	r3, r2
 802bb94:	d11e      	bne.n	802bbd4 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM10_MspPostInit 0 */

  /* USER CODE END TIM10_MspPostInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 802bb96:	2300      	movs	r3, #0
 802bb98:	60bb      	str	r3, [r7, #8]
 802bb9a:	4b11      	ldr	r3, [pc, #68]	; (802bbe0 <HAL_TIM_MspPostInit+0x6c>)
 802bb9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802bb9e:	4a10      	ldr	r2, [pc, #64]	; (802bbe0 <HAL_TIM_MspPostInit+0x6c>)
 802bba0:	f043 0302 	orr.w	r3, r3, #2
 802bba4:	6313      	str	r3, [r2, #48]	; 0x30
 802bba6:	4b0e      	ldr	r3, [pc, #56]	; (802bbe0 <HAL_TIM_MspPostInit+0x6c>)
 802bba8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802bbaa:	f003 0302 	and.w	r3, r3, #2
 802bbae:	60bb      	str	r3, [r7, #8]
 802bbb0:	68bb      	ldr	r3, [r7, #8]
    /**TIM10 GPIO Configuration    
    PB8     ------> TIM10_CH1 
    */
    GPIO_InitStruct.Pin = INT_BUZZER_PWM_Pin;
 802bbb2:	f44f 7380 	mov.w	r3, #256	; 0x100
 802bbb6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 802bbb8:	2302      	movs	r3, #2
 802bbba:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 802bbbc:	2300      	movs	r3, #0
 802bbbe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 802bbc0:	2300      	movs	r3, #0
 802bbc2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 802bbc4:	2303      	movs	r3, #3
 802bbc6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(INT_BUZZER_PWM_GPIO_Port, &GPIO_InitStruct);
 802bbc8:	f107 030c 	add.w	r3, r7, #12
 802bbcc:	4619      	mov	r1, r3
 802bbce:	4805      	ldr	r0, [pc, #20]	; (802bbe4 <HAL_TIM_MspPostInit+0x70>)
 802bbd0:	f003 ffca 	bl	802fb68 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM10_MspPostInit 1 */

  /* USER CODE END TIM10_MspPostInit 1 */
  }

}
 802bbd4:	bf00      	nop
 802bbd6:	3720      	adds	r7, #32
 802bbd8:	46bd      	mov	sp, r7
 802bbda:	bd80      	pop	{r7, pc}
 802bbdc:	40014400 	.word	0x40014400
 802bbe0:	40023800 	.word	0x40023800
 802bbe4:	40020400 	.word	0x40020400

0802bbe8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 802bbe8:	b580      	push	{r7, lr}
 802bbea:	b08e      	sub	sp, #56	; 0x38
 802bbec:	af00      	add	r7, sp, #0
 802bbee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 802bbf0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 802bbf4:	2200      	movs	r2, #0
 802bbf6:	601a      	str	r2, [r3, #0]
 802bbf8:	605a      	str	r2, [r3, #4]
 802bbfa:	609a      	str	r2, [r3, #8]
 802bbfc:	60da      	str	r2, [r3, #12]
 802bbfe:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 802bc00:	687b      	ldr	r3, [r7, #4]
 802bc02:	681b      	ldr	r3, [r3, #0]
 802bc04:	4a9f      	ldr	r2, [pc, #636]	; (802be84 <HAL_UART_MspInit+0x29c>)
 802bc06:	4293      	cmp	r3, r2
 802bc08:	d164      	bne.n	802bcd4 <HAL_UART_MspInit+0xec>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 802bc0a:	2300      	movs	r3, #0
 802bc0c:	623b      	str	r3, [r7, #32]
 802bc0e:	4b9e      	ldr	r3, [pc, #632]	; (802be88 <HAL_UART_MspInit+0x2a0>)
 802bc10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802bc12:	4a9d      	ldr	r2, [pc, #628]	; (802be88 <HAL_UART_MspInit+0x2a0>)
 802bc14:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 802bc18:	6413      	str	r3, [r2, #64]	; 0x40
 802bc1a:	4b9b      	ldr	r3, [pc, #620]	; (802be88 <HAL_UART_MspInit+0x2a0>)
 802bc1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802bc1e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 802bc22:	623b      	str	r3, [r7, #32]
 802bc24:	6a3b      	ldr	r3, [r7, #32]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 802bc26:	2300      	movs	r3, #0
 802bc28:	61fb      	str	r3, [r7, #28]
 802bc2a:	4b97      	ldr	r3, [pc, #604]	; (802be88 <HAL_UART_MspInit+0x2a0>)
 802bc2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802bc2e:	4a96      	ldr	r2, [pc, #600]	; (802be88 <HAL_UART_MspInit+0x2a0>)
 802bc30:	f043 0301 	orr.w	r3, r3, #1
 802bc34:	6313      	str	r3, [r2, #48]	; 0x30
 802bc36:	4b94      	ldr	r3, [pc, #592]	; (802be88 <HAL_UART_MspInit+0x2a0>)
 802bc38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802bc3a:	f003 0301 	and.w	r3, r3, #1
 802bc3e:	61fb      	str	r3, [r7, #28]
 802bc40:	69fb      	ldr	r3, [r7, #28]
    /**UART4 GPIO Configuration    
    PA0     ------> UART4_TX
    PA1     ------> UART4_RX 
    */
    GPIO_InitStruct.Pin = EXT_FINGER_TX_Pin|EXT_FINGER_RX_Pin;
 802bc42:	2303      	movs	r3, #3
 802bc44:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 802bc46:	2302      	movs	r3, #2
 802bc48:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 802bc4a:	2301      	movs	r3, #1
 802bc4c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 802bc4e:	2303      	movs	r3, #3
 802bc50:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 802bc52:	2308      	movs	r3, #8
 802bc54:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 802bc56:	f107 0324 	add.w	r3, r7, #36	; 0x24
 802bc5a:	4619      	mov	r1, r3
 802bc5c:	488b      	ldr	r0, [pc, #556]	; (802be8c <HAL_UART_MspInit+0x2a4>)
 802bc5e:	f003 ff83 	bl	802fb68 <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA1_Stream2;
 802bc62:	4b8b      	ldr	r3, [pc, #556]	; (802be90 <HAL_UART_MspInit+0x2a8>)
 802bc64:	4a8b      	ldr	r2, [pc, #556]	; (802be94 <HAL_UART_MspInit+0x2ac>)
 802bc66:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Channel = DMA_CHANNEL_4;
 802bc68:	4b89      	ldr	r3, [pc, #548]	; (802be90 <HAL_UART_MspInit+0x2a8>)
 802bc6a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 802bc6e:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 802bc70:	4b87      	ldr	r3, [pc, #540]	; (802be90 <HAL_UART_MspInit+0x2a8>)
 802bc72:	2200      	movs	r2, #0
 802bc74:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 802bc76:	4b86      	ldr	r3, [pc, #536]	; (802be90 <HAL_UART_MspInit+0x2a8>)
 802bc78:	2200      	movs	r2, #0
 802bc7a:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 802bc7c:	4b84      	ldr	r3, [pc, #528]	; (802be90 <HAL_UART_MspInit+0x2a8>)
 802bc7e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 802bc82:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 802bc84:	4b82      	ldr	r3, [pc, #520]	; (802be90 <HAL_UART_MspInit+0x2a8>)
 802bc86:	2200      	movs	r2, #0
 802bc88:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 802bc8a:	4b81      	ldr	r3, [pc, #516]	; (802be90 <HAL_UART_MspInit+0x2a8>)
 802bc8c:	2200      	movs	r2, #0
 802bc8e:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_CIRCULAR;
 802bc90:	4b7f      	ldr	r3, [pc, #508]	; (802be90 <HAL_UART_MspInit+0x2a8>)
 802bc92:	f44f 7280 	mov.w	r2, #256	; 0x100
 802bc96:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_HIGH;
 802bc98:	4b7d      	ldr	r3, [pc, #500]	; (802be90 <HAL_UART_MspInit+0x2a8>)
 802bc9a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 802bc9e:	621a      	str	r2, [r3, #32]
    hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 802bca0:	4b7b      	ldr	r3, [pc, #492]	; (802be90 <HAL_UART_MspInit+0x2a8>)
 802bca2:	2200      	movs	r2, #0
 802bca4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 802bca6:	487a      	ldr	r0, [pc, #488]	; (802be90 <HAL_UART_MspInit+0x2a8>)
 802bca8:	f003 fbc0 	bl	802f42c <HAL_DMA_Init>
 802bcac:	4603      	mov	r3, r0
 802bcae:	2b00      	cmp	r3, #0
 802bcb0:	d001      	beq.n	802bcb6 <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 802bcb2:	f7ff fb81 	bl	802b3b8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart4_rx);
 802bcb6:	687b      	ldr	r3, [r7, #4]
 802bcb8:	4a75      	ldr	r2, [pc, #468]	; (802be90 <HAL_UART_MspInit+0x2a8>)
 802bcba:	635a      	str	r2, [r3, #52]	; 0x34
 802bcbc:	4a74      	ldr	r2, [pc, #464]	; (802be90 <HAL_UART_MspInit+0x2a8>)
 802bcbe:	687b      	ldr	r3, [r7, #4]
 802bcc0:	6393      	str	r3, [r2, #56]	; 0x38

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 5, 0);
 802bcc2:	2200      	movs	r2, #0
 802bcc4:	2105      	movs	r1, #5
 802bcc6:	2034      	movs	r0, #52	; 0x34
 802bcc8:	f001 fe85 	bl	802d9d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 802bccc:	2034      	movs	r0, #52	; 0x34
 802bcce:	f001 fe9e 	bl	802da0e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 802bcd2:	e0d3      	b.n	802be7c <HAL_UART_MspInit+0x294>
  else if(huart->Instance==USART1)
 802bcd4:	687b      	ldr	r3, [r7, #4]
 802bcd6:	681b      	ldr	r3, [r3, #0]
 802bcd8:	4a6f      	ldr	r2, [pc, #444]	; (802be98 <HAL_UART_MspInit+0x2b0>)
 802bcda:	4293      	cmp	r3, r2
 802bcdc:	d165      	bne.n	802bdaa <HAL_UART_MspInit+0x1c2>
    __HAL_RCC_USART1_CLK_ENABLE();
 802bcde:	2300      	movs	r3, #0
 802bce0:	61bb      	str	r3, [r7, #24]
 802bce2:	4b69      	ldr	r3, [pc, #420]	; (802be88 <HAL_UART_MspInit+0x2a0>)
 802bce4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802bce6:	4a68      	ldr	r2, [pc, #416]	; (802be88 <HAL_UART_MspInit+0x2a0>)
 802bce8:	f043 0310 	orr.w	r3, r3, #16
 802bcec:	6453      	str	r3, [r2, #68]	; 0x44
 802bcee:	4b66      	ldr	r3, [pc, #408]	; (802be88 <HAL_UART_MspInit+0x2a0>)
 802bcf0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802bcf2:	f003 0310 	and.w	r3, r3, #16
 802bcf6:	61bb      	str	r3, [r7, #24]
 802bcf8:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 802bcfa:	2300      	movs	r3, #0
 802bcfc:	617b      	str	r3, [r7, #20]
 802bcfe:	4b62      	ldr	r3, [pc, #392]	; (802be88 <HAL_UART_MspInit+0x2a0>)
 802bd00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802bd02:	4a61      	ldr	r2, [pc, #388]	; (802be88 <HAL_UART_MspInit+0x2a0>)
 802bd04:	f043 0301 	orr.w	r3, r3, #1
 802bd08:	6313      	str	r3, [r2, #48]	; 0x30
 802bd0a:	4b5f      	ldr	r3, [pc, #380]	; (802be88 <HAL_UART_MspInit+0x2a0>)
 802bd0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802bd0e:	f003 0301 	and.w	r3, r3, #1
 802bd12:	617b      	str	r3, [r7, #20]
 802bd14:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = INT_NET_TX_Pin|INT_NET_RX_Pin;
 802bd16:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 802bd1a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 802bd1c:	2302      	movs	r3, #2
 802bd1e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 802bd20:	2300      	movs	r3, #0
 802bd22:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 802bd24:	2303      	movs	r3, #3
 802bd26:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 802bd28:	2307      	movs	r3, #7
 802bd2a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 802bd2c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 802bd30:	4619      	mov	r1, r3
 802bd32:	4856      	ldr	r0, [pc, #344]	; (802be8c <HAL_UART_MspInit+0x2a4>)
 802bd34:	f003 ff18 	bl	802fb68 <HAL_GPIO_Init>
    hdma_usart1_rx.Instance = DMA2_Stream2;
 802bd38:	4b58      	ldr	r3, [pc, #352]	; (802be9c <HAL_UART_MspInit+0x2b4>)
 802bd3a:	4a59      	ldr	r2, [pc, #356]	; (802bea0 <HAL_UART_MspInit+0x2b8>)
 802bd3c:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 802bd3e:	4b57      	ldr	r3, [pc, #348]	; (802be9c <HAL_UART_MspInit+0x2b4>)
 802bd40:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 802bd44:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 802bd46:	4b55      	ldr	r3, [pc, #340]	; (802be9c <HAL_UART_MspInit+0x2b4>)
 802bd48:	2200      	movs	r2, #0
 802bd4a:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 802bd4c:	4b53      	ldr	r3, [pc, #332]	; (802be9c <HAL_UART_MspInit+0x2b4>)
 802bd4e:	2200      	movs	r2, #0
 802bd50:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 802bd52:	4b52      	ldr	r3, [pc, #328]	; (802be9c <HAL_UART_MspInit+0x2b4>)
 802bd54:	f44f 6280 	mov.w	r2, #1024	; 0x400
 802bd58:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 802bd5a:	4b50      	ldr	r3, [pc, #320]	; (802be9c <HAL_UART_MspInit+0x2b4>)
 802bd5c:	2200      	movs	r2, #0
 802bd5e:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 802bd60:	4b4e      	ldr	r3, [pc, #312]	; (802be9c <HAL_UART_MspInit+0x2b4>)
 802bd62:	2200      	movs	r2, #0
 802bd64:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 802bd66:	4b4d      	ldr	r3, [pc, #308]	; (802be9c <HAL_UART_MspInit+0x2b4>)
 802bd68:	f44f 7280 	mov.w	r2, #256	; 0x100
 802bd6c:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 802bd6e:	4b4b      	ldr	r3, [pc, #300]	; (802be9c <HAL_UART_MspInit+0x2b4>)
 802bd70:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 802bd74:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 802bd76:	4b49      	ldr	r3, [pc, #292]	; (802be9c <HAL_UART_MspInit+0x2b4>)
 802bd78:	2200      	movs	r2, #0
 802bd7a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 802bd7c:	4847      	ldr	r0, [pc, #284]	; (802be9c <HAL_UART_MspInit+0x2b4>)
 802bd7e:	f003 fb55 	bl	802f42c <HAL_DMA_Init>
 802bd82:	4603      	mov	r3, r0
 802bd84:	2b00      	cmp	r3, #0
 802bd86:	d001      	beq.n	802bd8c <HAL_UART_MspInit+0x1a4>
      Error_Handler();
 802bd88:	f7ff fb16 	bl	802b3b8 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 802bd8c:	687b      	ldr	r3, [r7, #4]
 802bd8e:	4a43      	ldr	r2, [pc, #268]	; (802be9c <HAL_UART_MspInit+0x2b4>)
 802bd90:	635a      	str	r2, [r3, #52]	; 0x34
 802bd92:	4a42      	ldr	r2, [pc, #264]	; (802be9c <HAL_UART_MspInit+0x2b4>)
 802bd94:	687b      	ldr	r3, [r7, #4]
 802bd96:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 802bd98:	2200      	movs	r2, #0
 802bd9a:	2105      	movs	r1, #5
 802bd9c:	2025      	movs	r0, #37	; 0x25
 802bd9e:	f001 fe1a 	bl	802d9d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 802bda2:	2025      	movs	r0, #37	; 0x25
 802bda4:	f001 fe33 	bl	802da0e <HAL_NVIC_EnableIRQ>
}
 802bda8:	e068      	b.n	802be7c <HAL_UART_MspInit+0x294>
  else if(huart->Instance==USART2)
 802bdaa:	687b      	ldr	r3, [r7, #4]
 802bdac:	681b      	ldr	r3, [r3, #0]
 802bdae:	4a3d      	ldr	r2, [pc, #244]	; (802bea4 <HAL_UART_MspInit+0x2bc>)
 802bdb0:	4293      	cmp	r3, r2
 802bdb2:	d163      	bne.n	802be7c <HAL_UART_MspInit+0x294>
    __HAL_RCC_USART2_CLK_ENABLE();
 802bdb4:	2300      	movs	r3, #0
 802bdb6:	613b      	str	r3, [r7, #16]
 802bdb8:	4b33      	ldr	r3, [pc, #204]	; (802be88 <HAL_UART_MspInit+0x2a0>)
 802bdba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802bdbc:	4a32      	ldr	r2, [pc, #200]	; (802be88 <HAL_UART_MspInit+0x2a0>)
 802bdbe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 802bdc2:	6413      	str	r3, [r2, #64]	; 0x40
 802bdc4:	4b30      	ldr	r3, [pc, #192]	; (802be88 <HAL_UART_MspInit+0x2a0>)
 802bdc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802bdc8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 802bdcc:	613b      	str	r3, [r7, #16]
 802bdce:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 802bdd0:	2300      	movs	r3, #0
 802bdd2:	60fb      	str	r3, [r7, #12]
 802bdd4:	4b2c      	ldr	r3, [pc, #176]	; (802be88 <HAL_UART_MspInit+0x2a0>)
 802bdd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802bdd8:	4a2b      	ldr	r2, [pc, #172]	; (802be88 <HAL_UART_MspInit+0x2a0>)
 802bdda:	f043 0301 	orr.w	r3, r3, #1
 802bdde:	6313      	str	r3, [r2, #48]	; 0x30
 802bde0:	4b29      	ldr	r3, [pc, #164]	; (802be88 <HAL_UART_MspInit+0x2a0>)
 802bde2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802bde4:	f003 0301 	and.w	r3, r3, #1
 802bde8:	60fb      	str	r3, [r7, #12]
 802bdea:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = INT_GPS_TX_Pin|INT_GPS_RX_Pin;
 802bdec:	230c      	movs	r3, #12
 802bdee:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 802bdf0:	2302      	movs	r3, #2
 802bdf2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 802bdf4:	2300      	movs	r3, #0
 802bdf6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 802bdf8:	2303      	movs	r3, #3
 802bdfa:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 802bdfc:	2307      	movs	r3, #7
 802bdfe:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 802be00:	f107 0324 	add.w	r3, r7, #36	; 0x24
 802be04:	4619      	mov	r1, r3
 802be06:	4821      	ldr	r0, [pc, #132]	; (802be8c <HAL_UART_MspInit+0x2a4>)
 802be08:	f003 feae 	bl	802fb68 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 802be0c:	4b26      	ldr	r3, [pc, #152]	; (802bea8 <HAL_UART_MspInit+0x2c0>)
 802be0e:	4a27      	ldr	r2, [pc, #156]	; (802beac <HAL_UART_MspInit+0x2c4>)
 802be10:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 802be12:	4b25      	ldr	r3, [pc, #148]	; (802bea8 <HAL_UART_MspInit+0x2c0>)
 802be14:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 802be18:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 802be1a:	4b23      	ldr	r3, [pc, #140]	; (802bea8 <HAL_UART_MspInit+0x2c0>)
 802be1c:	2200      	movs	r2, #0
 802be1e:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 802be20:	4b21      	ldr	r3, [pc, #132]	; (802bea8 <HAL_UART_MspInit+0x2c0>)
 802be22:	2200      	movs	r2, #0
 802be24:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 802be26:	4b20      	ldr	r3, [pc, #128]	; (802bea8 <HAL_UART_MspInit+0x2c0>)
 802be28:	f44f 6280 	mov.w	r2, #1024	; 0x400
 802be2c:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 802be2e:	4b1e      	ldr	r3, [pc, #120]	; (802bea8 <HAL_UART_MspInit+0x2c0>)
 802be30:	2200      	movs	r2, #0
 802be32:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 802be34:	4b1c      	ldr	r3, [pc, #112]	; (802bea8 <HAL_UART_MspInit+0x2c0>)
 802be36:	2200      	movs	r2, #0
 802be38:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 802be3a:	4b1b      	ldr	r3, [pc, #108]	; (802bea8 <HAL_UART_MspInit+0x2c0>)
 802be3c:	f44f 7280 	mov.w	r2, #256	; 0x100
 802be40:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 802be42:	4b19      	ldr	r3, [pc, #100]	; (802bea8 <HAL_UART_MspInit+0x2c0>)
 802be44:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 802be48:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 802be4a:	4b17      	ldr	r3, [pc, #92]	; (802bea8 <HAL_UART_MspInit+0x2c0>)
 802be4c:	2200      	movs	r2, #0
 802be4e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 802be50:	4815      	ldr	r0, [pc, #84]	; (802bea8 <HAL_UART_MspInit+0x2c0>)
 802be52:	f003 faeb 	bl	802f42c <HAL_DMA_Init>
 802be56:	4603      	mov	r3, r0
 802be58:	2b00      	cmp	r3, #0
 802be5a:	d001      	beq.n	802be60 <HAL_UART_MspInit+0x278>
      Error_Handler();
 802be5c:	f7ff faac 	bl	802b3b8 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 802be60:	687b      	ldr	r3, [r7, #4]
 802be62:	4a11      	ldr	r2, [pc, #68]	; (802bea8 <HAL_UART_MspInit+0x2c0>)
 802be64:	635a      	str	r2, [r3, #52]	; 0x34
 802be66:	4a10      	ldr	r2, [pc, #64]	; (802bea8 <HAL_UART_MspInit+0x2c0>)
 802be68:	687b      	ldr	r3, [r7, #4]
 802be6a:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 802be6c:	2200      	movs	r2, #0
 802be6e:	2105      	movs	r1, #5
 802be70:	2026      	movs	r0, #38	; 0x26
 802be72:	f001 fdb0 	bl	802d9d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 802be76:	2026      	movs	r0, #38	; 0x26
 802be78:	f001 fdc9 	bl	802da0e <HAL_NVIC_EnableIRQ>
}
 802be7c:	bf00      	nop
 802be7e:	3738      	adds	r7, #56	; 0x38
 802be80:	46bd      	mov	sp, r7
 802be82:	bd80      	pop	{r7, pc}
 802be84:	40004c00 	.word	0x40004c00
 802be88:	40023800 	.word	0x40023800
 802be8c:	40020000 	.word	0x40020000
 802be90:	2000841c 	.word	0x2000841c
 802be94:	40026040 	.word	0x40026040
 802be98:	40011000 	.word	0x40011000
 802be9c:	20008700 	.word	0x20008700
 802bea0:	40026440 	.word	0x40026440
 802bea4:	40004400 	.word	0x40004400
 802bea8:	2000847c 	.word	0x2000847c
 802beac:	40026088 	.word	0x40026088

0802beb0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 802beb0:	b580      	push	{r7, lr}
 802beb2:	b08c      	sub	sp, #48	; 0x30
 802beb4:	af00      	add	r7, sp, #0
 802beb6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 802beb8:	2300      	movs	r3, #0
 802beba:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 802bebc:	2300      	movs	r3, #0
 802bebe:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0); 
 802bec0:	2200      	movs	r2, #0
 802bec2:	6879      	ldr	r1, [r7, #4]
 802bec4:	2019      	movs	r0, #25
 802bec6:	f001 fd86 	bl	802d9d6 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn); 
 802beca:	2019      	movs	r0, #25
 802becc:	f001 fd9f 	bl	802da0e <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 802bed0:	2300      	movs	r3, #0
 802bed2:	60fb      	str	r3, [r7, #12]
 802bed4:	4b1e      	ldr	r3, [pc, #120]	; (802bf50 <HAL_InitTick+0xa0>)
 802bed6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802bed8:	4a1d      	ldr	r2, [pc, #116]	; (802bf50 <HAL_InitTick+0xa0>)
 802beda:	f043 0301 	orr.w	r3, r3, #1
 802bede:	6453      	str	r3, [r2, #68]	; 0x44
 802bee0:	4b1b      	ldr	r3, [pc, #108]	; (802bf50 <HAL_InitTick+0xa0>)
 802bee2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802bee4:	f003 0301 	and.w	r3, r3, #1
 802bee8:	60fb      	str	r3, [r7, #12]
 802beea:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 802beec:	f107 0210 	add.w	r2, r7, #16
 802bef0:	f107 0314 	add.w	r3, r7, #20
 802bef4:	4611      	mov	r1, r2
 802bef6:	4618      	mov	r0, r3
 802bef8:	f008 f810 	bl	8033f1c <HAL_RCC_GetClockConfig>
  
  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 802befc:	f007 fffa 	bl	8033ef4 <HAL_RCC_GetPCLK2Freq>
 802bf00:	62f8      	str	r0, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 802bf02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802bf04:	4a13      	ldr	r2, [pc, #76]	; (802bf54 <HAL_InitTick+0xa4>)
 802bf06:	fba2 2303 	umull	r2, r3, r2, r3
 802bf0a:	0c9b      	lsrs	r3, r3, #18
 802bf0c:	3b01      	subs	r3, #1
 802bf0e:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 802bf10:	4b11      	ldr	r3, [pc, #68]	; (802bf58 <HAL_InitTick+0xa8>)
 802bf12:	4a12      	ldr	r2, [pc, #72]	; (802bf5c <HAL_InitTick+0xac>)
 802bf14:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 802bf16:	4b10      	ldr	r3, [pc, #64]	; (802bf58 <HAL_InitTick+0xa8>)
 802bf18:	f240 32e7 	movw	r2, #999	; 0x3e7
 802bf1c:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 802bf1e:	4a0e      	ldr	r2, [pc, #56]	; (802bf58 <HAL_InitTick+0xa8>)
 802bf20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802bf22:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 802bf24:	4b0c      	ldr	r3, [pc, #48]	; (802bf58 <HAL_InitTick+0xa8>)
 802bf26:	2200      	movs	r2, #0
 802bf28:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 802bf2a:	4b0b      	ldr	r3, [pc, #44]	; (802bf58 <HAL_InitTick+0xa8>)
 802bf2c:	2200      	movs	r2, #0
 802bf2e:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 802bf30:	4809      	ldr	r0, [pc, #36]	; (802bf58 <HAL_InitTick+0xa8>)
 802bf32:	f009 fd83 	bl	8035a3c <HAL_TIM_Base_Init>
 802bf36:	4603      	mov	r3, r0
 802bf38:	2b00      	cmp	r3, #0
 802bf3a:	d104      	bne.n	802bf46 <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 802bf3c:	4806      	ldr	r0, [pc, #24]	; (802bf58 <HAL_InitTick+0xa8>)
 802bf3e:	f009 fda8 	bl	8035a92 <HAL_TIM_Base_Start_IT>
 802bf42:	4603      	mov	r3, r0
 802bf44:	e000      	b.n	802bf48 <HAL_InitTick+0x98>
  }
  
  /* Return function status */
  return HAL_ERROR;
 802bf46:	2301      	movs	r3, #1
}
 802bf48:	4618      	mov	r0, r3
 802bf4a:	3730      	adds	r7, #48	; 0x30
 802bf4c:	46bd      	mov	sp, r7
 802bf4e:	bd80      	pop	{r7, pc}
 802bf50:	40023800 	.word	0x40023800
 802bf54:	431bde83 	.word	0x431bde83
 802bf58:	20008a18 	.word	0x20008a18
 802bf5c:	40010000 	.word	0x40010000

0802bf60 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 802bf60:	b580      	push	{r7, lr}
 802bf62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
	_Error("NMI_Handler.");
 802bf64:	4802      	ldr	r0, [pc, #8]	; (802bf70 <NMI_Handler+0x10>)
 802bf66:	f013 fce1 	bl	803f92c <_Error>

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 802bf6a:	bf00      	nop
 802bf6c:	bd80      	pop	{r7, pc}
 802bf6e:	bf00      	nop
 802bf70:	08043bbc 	.word	0x08043bbc

0802bf74 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 802bf74:	b580      	push	{r7, lr}
 802bf76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
	_Error("Hard fault interrupt.");
 802bf78:	4801      	ldr	r0, [pc, #4]	; (802bf80 <HardFault_Handler+0xc>)
 802bf7a:	f013 fcd7 	bl	803f92c <_Error>

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 802bf7e:	e7fe      	b.n	802bf7e <HardFault_Handler+0xa>
 802bf80:	08043bcc 	.word	0x08043bcc

0802bf84 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 802bf84:	b580      	push	{r7, lr}
 802bf86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */
	_Error("Memory management fault.");
 802bf88:	4801      	ldr	r0, [pc, #4]	; (802bf90 <MemManage_Handler+0xc>)
 802bf8a:	f013 fccf 	bl	803f92c <_Error>

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 802bf8e:	e7fe      	b.n	802bf8e <MemManage_Handler+0xa>
 802bf90:	08043be4 	.word	0x08043be4

0802bf94 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 802bf94:	b580      	push	{r7, lr}
 802bf96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */
	_Error("Pre-fetch fault, memory access fault.");
 802bf98:	4801      	ldr	r0, [pc, #4]	; (802bfa0 <BusFault_Handler+0xc>)
 802bf9a:	f013 fcc7 	bl	803f92c <_Error>

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 802bf9e:	e7fe      	b.n	802bf9e <BusFault_Handler+0xa>
 802bfa0:	08043c00 	.word	0x08043c00

0802bfa4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 802bfa4:	b580      	push	{r7, lr}
 802bfa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */
	_Error("Undefined instruction or illegal state.");
 802bfa8:	4801      	ldr	r0, [pc, #4]	; (802bfb0 <UsageFault_Handler+0xc>)
 802bfaa:	f013 fcbf 	bl	803f92c <_Error>

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 802bfae:	e7fe      	b.n	802bfae <UsageFault_Handler+0xa>
 802bfb0:	08043c28 	.word	0x08043c28

0802bfb4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 802bfb4:	b580      	push	{r7, lr}
 802bfb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DebugMonitor_IRQn 0 */
	_Error("Debug monitor error.");
 802bfb8:	4802      	ldr	r0, [pc, #8]	; (802bfc4 <DebugMon_Handler+0x10>)
 802bfba:	f013 fcb7 	bl	803f92c <_Error>

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 802bfbe:	bf00      	nop
 802bfc0:	bd80      	pop	{r7, pc}
 802bfc2:	bf00      	nop
 802bfc4:	08043c50 	.word	0x08043c50

0802bfc8 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 802bfc8:	b580      	push	{r7, lr}
 802bfca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 802bfcc:	2001      	movs	r0, #1
 802bfce:	f004 f89b 	bl	8030108 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 802bfd2:	bf00      	nop
 802bfd4:	bd80      	pop	{r7, pc}

0802bfd6 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 802bfd6:	b580      	push	{r7, lr}
 802bfd8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 802bfda:	2002      	movs	r0, #2
 802bfdc:	f004 f894 	bl	8030108 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 802bfe0:	bf00      	nop
 802bfe2:	bd80      	pop	{r7, pc}

0802bfe4 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 802bfe4:	b580      	push	{r7, lr}
 802bfe6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 802bfe8:	2004      	movs	r0, #4
 802bfea:	f004 f88d 	bl	8030108 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 802bfee:	bf00      	nop
 802bff0:	bd80      	pop	{r7, pc}

0802bff2 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 802bff2:	b580      	push	{r7, lr}
 802bff4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 802bff6:	2008      	movs	r0, #8
 802bff8:	f004 f886 	bl	8030108 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 802bffc:	bf00      	nop
 802bffe:	bd80      	pop	{r7, pc}

0802c000 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 802c000:	b580      	push	{r7, lr}
 802c002:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 802c004:	4803      	ldr	r0, [pc, #12]	; (802c014 <DMA1_Stream2_IRQHandler+0x14>)
 802c006:	f003 fb39 	bl	802f67c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */
	FINGER_DMA_IrqHandler();
 802c00a:	f7f5 f907 	bl	802121c <FINGER_DMA_IrqHandler>

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 802c00e:	bf00      	nop
 802c010:	bd80      	pop	{r7, pc}
 802c012:	bf00      	nop
 802c014:	2000841c 	.word	0x2000841c

0802c018 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 802c018:	b580      	push	{r7, lr}
 802c01a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 802c01c:	4803      	ldr	r0, [pc, #12]	; (802c02c <DMA1_Stream5_IRQHandler+0x14>)
 802c01e:	f003 fb2d 	bl	802f67c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */
	UBLOX_DMA_IrqHandler();
 802c022:	f7f6 fac1 	bl	80225a8 <UBLOX_DMA_IrqHandler>

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 802c026:	bf00      	nop
 802c028:	bd80      	pop	{r7, pc}
 802c02a:	bf00      	nop
 802c02c:	2000847c 	.word	0x2000847c

0802c030 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 802c030:	b580      	push	{r7, lr}
 802c032:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 802c034:	4802      	ldr	r0, [pc, #8]	; (802c040 <CAN1_RX0_IRQHandler+0x10>)
 802c036:	f001 f9b5 	bl	802d3a4 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 802c03a:	bf00      	nop
 802c03c:	bd80      	pop	{r7, pc}
 802c03e:	bf00      	nop
 802c040:	20008934 	.word	0x20008934

0802c044 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 802c044:	b580      	push	{r7, lr}
 802c046:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 802c048:	2020      	movs	r0, #32
 802c04a:	f004 f85d 	bl	8030108 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 802c04e:	2040      	movs	r0, #64	; 0x40
 802c050:	f004 f85a 	bl	8030108 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 802c054:	2080      	movs	r0, #128	; 0x80
 802c056:	f004 f857 	bl	8030108 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 802c05a:	f44f 7080 	mov.w	r0, #256	; 0x100
 802c05e:	f004 f853 	bl	8030108 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 802c062:	f44f 7000 	mov.w	r0, #512	; 0x200
 802c066:	f004 f84f 	bl	8030108 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 802c06a:	bf00      	nop
 802c06c:	bd80      	pop	{r7, pc}
	...

0802c070 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 802c070:	b580      	push	{r7, lr}
 802c072:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 802c074:	4803      	ldr	r0, [pc, #12]	; (802c084 <TIM1_UP_TIM10_IRQHandler+0x14>)
 802c076:	f009 fd65 	bl	8035b44 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim10);
 802c07a:	4803      	ldr	r0, [pc, #12]	; (802c088 <TIM1_UP_TIM10_IRQHandler+0x18>)
 802c07c:	f009 fd62 	bl	8035b44 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 802c080:	bf00      	nop
 802c082:	bd80      	pop	{r7, pc}
 802c084:	20008a18 	.word	0x20008a18
 802c088:	20008590 	.word	0x20008590

0802c08c <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 802c08c:	b580      	push	{r7, lr}
 802c08e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 802c090:	4802      	ldr	r0, [pc, #8]	; (802c09c <I2C1_EV_IRQHandler+0x10>)
 802c092:	f004 fed5 	bl	8030e40 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 802c096:	bf00      	nop
 802c098:	bd80      	pop	{r7, pc}
 802c09a:	bf00      	nop
 802c09c:	20008534 	.word	0x20008534

0802c0a0 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 802c0a0:	b580      	push	{r7, lr}
 802c0a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 802c0a4:	4802      	ldr	r0, [pc, #8]	; (802c0b0 <I2C1_ER_IRQHandler+0x10>)
 802c0a6:	f005 f831 	bl	803110c <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 802c0aa:	bf00      	nop
 802c0ac:	bd80      	pop	{r7, pc}
 802c0ae:	bf00      	nop
 802c0b0:	20008534 	.word	0x20008534

0802c0b4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 802c0b4:	b580      	push	{r7, lr}
 802c0b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 802c0b8:	4803      	ldr	r0, [pc, #12]	; (802c0c8 <USART1_IRQHandler+0x14>)
 802c0ba:	f00a fb03 	bl	80366c4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
	SIMCOM_USART_IrqHandler();
 802c0be:	f00f fd9d 	bl	803bbfc <SIMCOM_USART_IrqHandler>

  /* USER CODE END USART1_IRQn 1 */
}
 802c0c2:	bf00      	nop
 802c0c4:	bd80      	pop	{r7, pc}
 802c0c6:	bf00      	nop
 802c0c8:	20008764 	.word	0x20008764

0802c0cc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 802c0cc:	b580      	push	{r7, lr}
 802c0ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 802c0d0:	4803      	ldr	r0, [pc, #12]	; (802c0e0 <USART2_IRQHandler+0x14>)
 802c0d2:	f00a faf7 	bl	80366c4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */
	UBLOX_USART_IrqHandler();
 802c0d6:	f7f6 fa49 	bl	802256c <UBLOX_USART_IrqHandler>

  /* USER CODE END USART2_IRQn 1 */
}
 802c0da:	bf00      	nop
 802c0dc:	bd80      	pop	{r7, pc}
 802c0de:	bf00      	nop
 802c0e0:	200088f0 	.word	0x200088f0

0802c0e4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 802c0e4:	b580      	push	{r7, lr}
 802c0e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 802c0e8:	f44f 6000 	mov.w	r0, #2048	; 0x800
 802c0ec:	f004 f80c 	bl	8030108 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 802c0f0:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 802c0f4:	f004 f808 	bl	8030108 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 802c0f8:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 802c0fc:	f004 f804 	bl	8030108 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 802c100:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 802c104:	f004 f800 	bl	8030108 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 802c108:	bf00      	nop
 802c10a:	bd80      	pop	{r7, pc}

0802c10c <DMA1_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA1 stream7 global interrupt.
  */
void DMA1_Stream7_IRQHandler(void)
{
 802c10c:	b580      	push	{r7, lr}
 802c10e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 802c110:	4802      	ldr	r0, [pc, #8]	; (802c11c <DMA1_Stream7_IRQHandler+0x10>)
 802c112:	f003 fab3 	bl	802f67c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream7_IRQn 1 */

  /* USER CODE END DMA1_Stream7_IRQn 1 */
}
 802c116:	bf00      	nop
 802c118:	bd80      	pop	{r7, pc}
 802c11a:	bf00      	nop
 802c11c:	20008650 	.word	0x20008650

0802c120 <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 802c120:	b580      	push	{r7, lr}
 802c122:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_I2S_IRQHandler(&hi2s3);
 802c124:	4802      	ldr	r0, [pc, #8]	; (802c130 <SPI3_IRQHandler+0x10>)
 802c126:	f007 f8f9 	bl	803331c <HAL_I2S_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 802c12a:	bf00      	nop
 802c12c:	bd80      	pop	{r7, pc}
 802c12e:	bf00      	nop
 802c130:	200089c0 	.word	0x200089c0

0802c134 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 802c134:	b580      	push	{r7, lr}
 802c136:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 802c138:	4803      	ldr	r0, [pc, #12]	; (802c148 <UART4_IRQHandler+0x14>)
 802c13a:	f00a fac3 	bl	80366c4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */
	FINGER_USART_IrqHandler();
 802c13e:	f7f5 f84f 	bl	80211e0 <FINGER_USART_IrqHandler>

  /* USER CODE END UART4_IRQn 1 */
}
 802c142:	bf00      	nop
 802c144:	bd80      	pop	{r7, pc}
 802c146:	bf00      	nop
 802c148:	20008850 	.word	0x20008850

0802c14c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 802c14c:	b580      	push	{r7, lr}
 802c14e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 802c150:	4802      	ldr	r0, [pc, #8]	; (802c15c <DMA2_Stream0_IRQHandler+0x10>)
 802c152:	f003 fa93 	bl	802f67c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 802c156:	bf00      	nop
 802c158:	bd80      	pop	{r7, pc}
 802c15a:	bf00      	nop
 802c15c:	200087a4 	.word	0x200087a4

0802c160 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 802c160:	b580      	push	{r7, lr}
 802c162:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 802c164:	4803      	ldr	r0, [pc, #12]	; (802c174 <DMA2_Stream2_IRQHandler+0x14>)
 802c166:	f003 fa89 	bl	802f67c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */
	SIMCOM_DMA_IrqHandler();
 802c16a:	f00f fd65 	bl	803bc38 <SIMCOM_DMA_IrqHandler>

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 802c16e:	bf00      	nop
 802c170:	bd80      	pop	{r7, pc}
 802c172:	bf00      	nop
 802c174:	20008700 	.word	0x20008700

0802c178 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 802c178:	b580      	push	{r7, lr}
 802c17a:	b084      	sub	sp, #16
 802c17c:	af00      	add	r7, sp, #0
 802c17e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 802c180:	4b11      	ldr	r3, [pc, #68]	; (802c1c8 <_sbrk+0x50>)
 802c182:	681b      	ldr	r3, [r3, #0]
 802c184:	2b00      	cmp	r3, #0
 802c186:	d102      	bne.n	802c18e <_sbrk+0x16>
		heap_end = &end;
 802c188:	4b0f      	ldr	r3, [pc, #60]	; (802c1c8 <_sbrk+0x50>)
 802c18a:	4a10      	ldr	r2, [pc, #64]	; (802c1cc <_sbrk+0x54>)
 802c18c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 802c18e:	4b0e      	ldr	r3, [pc, #56]	; (802c1c8 <_sbrk+0x50>)
 802c190:	681b      	ldr	r3, [r3, #0]
 802c192:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 802c194:	4b0c      	ldr	r3, [pc, #48]	; (802c1c8 <_sbrk+0x50>)
 802c196:	681a      	ldr	r2, [r3, #0]
 802c198:	687b      	ldr	r3, [r7, #4]
 802c19a:	4413      	add	r3, r2
 802c19c:	466a      	mov	r2, sp
 802c19e:	4293      	cmp	r3, r2
 802c1a0:	d907      	bls.n	802c1b2 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 802c1a2:	f013 fc79 	bl	803fa98 <__errno>
 802c1a6:	4602      	mov	r2, r0
 802c1a8:	230c      	movs	r3, #12
 802c1aa:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 802c1ac:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 802c1b0:	e006      	b.n	802c1c0 <_sbrk+0x48>
	}

	heap_end += incr;
 802c1b2:	4b05      	ldr	r3, [pc, #20]	; (802c1c8 <_sbrk+0x50>)
 802c1b4:	681a      	ldr	r2, [r3, #0]
 802c1b6:	687b      	ldr	r3, [r7, #4]
 802c1b8:	4413      	add	r3, r2
 802c1ba:	4a03      	ldr	r2, [pc, #12]	; (802c1c8 <_sbrk+0x50>)
 802c1bc:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 802c1be:	68fb      	ldr	r3, [r7, #12]
}
 802c1c0:	4618      	mov	r0, r3
 802c1c2:	3710      	adds	r7, #16
 802c1c4:	46bd      	mov	sp, r7
 802c1c6:	bd80      	pop	{r7, pc}
 802c1c8:	20000f30 	.word	0x20000f30
 802c1cc:	200090f0 	.word	0x200090f0

0802c1d0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 802c1d0:	b480      	push	{r7}
 802c1d2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 802c1d4:	4b07      	ldr	r3, [pc, #28]	; (802c1f4 <SystemInit+0x24>)
 802c1d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 802c1da:	4a06      	ldr	r2, [pc, #24]	; (802c1f4 <SystemInit+0x24>)
 802c1dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 802c1e0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 802c1e4:	4b03      	ldr	r3, [pc, #12]	; (802c1f4 <SystemInit+0x24>)
 802c1e6:	4a04      	ldr	r2, [pc, #16]	; (802c1f8 <SystemInit+0x28>)
 802c1e8:	609a      	str	r2, [r3, #8]
#endif
}
 802c1ea:	bf00      	nop
 802c1ec:	46bd      	mov	sp, r7
 802c1ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 802c1f2:	4770      	bx	lr
 802c1f4:	e000ed00 	.word	0xe000ed00
 802c1f8:	08020000 	.word	0x08020000

0802c1fc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack       /* set stack pointer */
 802c1fc:	f8df d034 	ldr.w	sp, [pc, #52]	; 802c234 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 802c200:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 802c202:	e003      	b.n	802c20c <LoopCopyDataInit>

0802c204 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 802c204:	4b0c      	ldr	r3, [pc, #48]	; (802c238 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 802c206:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 802c208:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 802c20a:	3104      	adds	r1, #4

0802c20c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 802c20c:	480b      	ldr	r0, [pc, #44]	; (802c23c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 802c20e:	4b0c      	ldr	r3, [pc, #48]	; (802c240 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 802c210:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 802c212:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 802c214:	d3f6      	bcc.n	802c204 <CopyDataInit>
  ldr  r2, =_sbss
 802c216:	4a0b      	ldr	r2, [pc, #44]	; (802c244 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 802c218:	e002      	b.n	802c220 <LoopFillZerobss>

0802c21a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 802c21a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 802c21c:	f842 3b04 	str.w	r3, [r2], #4

0802c220 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 802c220:	4b09      	ldr	r3, [pc, #36]	; (802c248 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 802c222:	429a      	cmp	r2, r3
  bcc  FillZerobss
 802c224:	d3f9      	bcc.n	802c21a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 802c226:	f7ff ffd3 	bl	802c1d0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 802c22a:	f013 fc3b 	bl	803faa4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 802c22e:	f7fd f993 	bl	8029558 <main>
  bx  lr    
 802c232:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 802c234:	2004fff8 	.word	0x2004fff8
  ldr  r3, =_sidata
 802c238:	08056758 	.word	0x08056758
  ldr  r0, =_sdata
 802c23c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 802c240:	20000498 	.word	0x20000498
  ldr  r2, =_sbss
 802c244:	20000498 	.word	0x20000498
  ldr  r3, = _ebss
 802c248:	200090ec 	.word	0x200090ec

0802c24c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 802c24c:	e7fe      	b.n	802c24c <ADC_IRQHandler>
	...

0802c250 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 802c250:	b580      	push	{r7, lr}
 802c252:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 802c254:	4b0e      	ldr	r3, [pc, #56]	; (802c290 <HAL_Init+0x40>)
 802c256:	681b      	ldr	r3, [r3, #0]
 802c258:	4a0d      	ldr	r2, [pc, #52]	; (802c290 <HAL_Init+0x40>)
 802c25a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 802c25e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 802c260:	4b0b      	ldr	r3, [pc, #44]	; (802c290 <HAL_Init+0x40>)
 802c262:	681b      	ldr	r3, [r3, #0]
 802c264:	4a0a      	ldr	r2, [pc, #40]	; (802c290 <HAL_Init+0x40>)
 802c266:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 802c26a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 802c26c:	4b08      	ldr	r3, [pc, #32]	; (802c290 <HAL_Init+0x40>)
 802c26e:	681b      	ldr	r3, [r3, #0]
 802c270:	4a07      	ldr	r2, [pc, #28]	; (802c290 <HAL_Init+0x40>)
 802c272:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 802c276:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 802c278:	2003      	movs	r0, #3
 802c27a:	f001 fba1 	bl	802d9c0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 802c27e:	2000      	movs	r0, #0
 802c280:	f7ff fe16 	bl	802beb0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 802c284:	f7ff f8a2 	bl	802b3cc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 802c288:	2300      	movs	r3, #0
}
 802c28a:	4618      	mov	r0, r3
 802c28c:	bd80      	pop	{r7, pc}
 802c28e:	bf00      	nop
 802c290:	40023c00 	.word	0x40023c00

0802c294 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 802c294:	b480      	push	{r7}
 802c296:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 802c298:	4b06      	ldr	r3, [pc, #24]	; (802c2b4 <HAL_IncTick+0x20>)
 802c29a:	781b      	ldrb	r3, [r3, #0]
 802c29c:	461a      	mov	r2, r3
 802c29e:	4b06      	ldr	r3, [pc, #24]	; (802c2b8 <HAL_IncTick+0x24>)
 802c2a0:	681b      	ldr	r3, [r3, #0]
 802c2a2:	4413      	add	r3, r2
 802c2a4:	4a04      	ldr	r2, [pc, #16]	; (802c2b8 <HAL_IncTick+0x24>)
 802c2a6:	6013      	str	r3, [r2, #0]
}
 802c2a8:	bf00      	nop
 802c2aa:	46bd      	mov	sp, r7
 802c2ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 802c2b0:	4770      	bx	lr
 802c2b2:	bf00      	nop
 802c2b4:	2000029c 	.word	0x2000029c
 802c2b8:	20008a58 	.word	0x20008a58

0802c2bc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 802c2bc:	b480      	push	{r7}
 802c2be:	af00      	add	r7, sp, #0
  return uwTick;
 802c2c0:	4b03      	ldr	r3, [pc, #12]	; (802c2d0 <HAL_GetTick+0x14>)
 802c2c2:	681b      	ldr	r3, [r3, #0]
}
 802c2c4:	4618      	mov	r0, r3
 802c2c6:	46bd      	mov	sp, r7
 802c2c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 802c2cc:	4770      	bx	lr
 802c2ce:	bf00      	nop
 802c2d0:	20008a58 	.word	0x20008a58

0802c2d4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 802c2d4:	b580      	push	{r7, lr}
 802c2d6:	b084      	sub	sp, #16
 802c2d8:	af00      	add	r7, sp, #0
 802c2da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 802c2dc:	f7ff ffee 	bl	802c2bc <HAL_GetTick>
 802c2e0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 802c2e2:	687b      	ldr	r3, [r7, #4]
 802c2e4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 802c2e6:	68fb      	ldr	r3, [r7, #12]
 802c2e8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 802c2ec:	d005      	beq.n	802c2fa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 802c2ee:	4b09      	ldr	r3, [pc, #36]	; (802c314 <HAL_Delay+0x40>)
 802c2f0:	781b      	ldrb	r3, [r3, #0]
 802c2f2:	461a      	mov	r2, r3
 802c2f4:	68fb      	ldr	r3, [r7, #12]
 802c2f6:	4413      	add	r3, r2
 802c2f8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 802c2fa:	bf00      	nop
 802c2fc:	f7ff ffde 	bl	802c2bc <HAL_GetTick>
 802c300:	4602      	mov	r2, r0
 802c302:	68bb      	ldr	r3, [r7, #8]
 802c304:	1ad3      	subs	r3, r2, r3
 802c306:	68fa      	ldr	r2, [r7, #12]
 802c308:	429a      	cmp	r2, r3
 802c30a:	d8f7      	bhi.n	802c2fc <HAL_Delay+0x28>
  {
  }
}
 802c30c:	bf00      	nop
 802c30e:	3710      	adds	r7, #16
 802c310:	46bd      	mov	sp, r7
 802c312:	bd80      	pop	{r7, pc}
 802c314:	2000029c 	.word	0x2000029c

0802c318 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 802c318:	b580      	push	{r7, lr}
 802c31a:	b084      	sub	sp, #16
 802c31c:	af00      	add	r7, sp, #0
 802c31e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 802c320:	2300      	movs	r3, #0
 802c322:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 802c324:	687b      	ldr	r3, [r7, #4]
 802c326:	2b00      	cmp	r3, #0
 802c328:	d101      	bne.n	802c32e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 802c32a:	2301      	movs	r3, #1
 802c32c:	e033      	b.n	802c396 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 802c32e:	687b      	ldr	r3, [r7, #4]
 802c330:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802c332:	2b00      	cmp	r3, #0
 802c334:	d109      	bne.n	802c34a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 802c336:	6878      	ldr	r0, [r7, #4]
 802c338:	f7ff f874 	bl	802b424 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 802c33c:	687b      	ldr	r3, [r7, #4]
 802c33e:	2200      	movs	r2, #0
 802c340:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 802c342:	687b      	ldr	r3, [r7, #4]
 802c344:	2200      	movs	r2, #0
 802c346:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 802c34a:	687b      	ldr	r3, [r7, #4]
 802c34c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802c34e:	f003 0310 	and.w	r3, r3, #16
 802c352:	2b00      	cmp	r3, #0
 802c354:	d118      	bne.n	802c388 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 802c356:	687b      	ldr	r3, [r7, #4]
 802c358:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802c35a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 802c35e:	f023 0302 	bic.w	r3, r3, #2
 802c362:	f043 0202 	orr.w	r2, r3, #2
 802c366:	687b      	ldr	r3, [r7, #4]
 802c368:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 802c36a:	6878      	ldr	r0, [r7, #4]
 802c36c:	f000 fa28 	bl	802c7c0 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 802c370:	687b      	ldr	r3, [r7, #4]
 802c372:	2200      	movs	r2, #0
 802c374:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 802c376:	687b      	ldr	r3, [r7, #4]
 802c378:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802c37a:	f023 0303 	bic.w	r3, r3, #3
 802c37e:	f043 0201 	orr.w	r2, r3, #1
 802c382:	687b      	ldr	r3, [r7, #4]
 802c384:	641a      	str	r2, [r3, #64]	; 0x40
 802c386:	e001      	b.n	802c38c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 802c388:	2301      	movs	r3, #1
 802c38a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 802c38c:	687b      	ldr	r3, [r7, #4]
 802c38e:	2200      	movs	r2, #0
 802c390:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 802c394:	7bfb      	ldrb	r3, [r7, #15]
}
 802c396:	4618      	mov	r0, r3
 802c398:	3710      	adds	r7, #16
 802c39a:	46bd      	mov	sp, r7
 802c39c:	bd80      	pop	{r7, pc}
	...

0802c3a0 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 802c3a0:	b580      	push	{r7, lr}
 802c3a2:	b086      	sub	sp, #24
 802c3a4:	af00      	add	r7, sp, #0
 802c3a6:	60f8      	str	r0, [r7, #12]
 802c3a8:	60b9      	str	r1, [r7, #8]
 802c3aa:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 802c3ac:	2300      	movs	r3, #0
 802c3ae:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 802c3b0:	68fb      	ldr	r3, [r7, #12]
 802c3b2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 802c3b6:	2b01      	cmp	r3, #1
 802c3b8:	d101      	bne.n	802c3be <HAL_ADC_Start_DMA+0x1e>
 802c3ba:	2302      	movs	r3, #2
 802c3bc:	e0b1      	b.n	802c522 <HAL_ADC_Start_DMA+0x182>
 802c3be:	68fb      	ldr	r3, [r7, #12]
 802c3c0:	2201      	movs	r2, #1
 802c3c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 802c3c6:	68fb      	ldr	r3, [r7, #12]
 802c3c8:	681b      	ldr	r3, [r3, #0]
 802c3ca:	689b      	ldr	r3, [r3, #8]
 802c3cc:	f003 0301 	and.w	r3, r3, #1
 802c3d0:	2b01      	cmp	r3, #1
 802c3d2:	d018      	beq.n	802c406 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 802c3d4:	68fb      	ldr	r3, [r7, #12]
 802c3d6:	681b      	ldr	r3, [r3, #0]
 802c3d8:	689a      	ldr	r2, [r3, #8]
 802c3da:	68fb      	ldr	r3, [r7, #12]
 802c3dc:	681b      	ldr	r3, [r3, #0]
 802c3de:	f042 0201 	orr.w	r2, r2, #1
 802c3e2:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 802c3e4:	4b51      	ldr	r3, [pc, #324]	; (802c52c <HAL_ADC_Start_DMA+0x18c>)
 802c3e6:	681b      	ldr	r3, [r3, #0]
 802c3e8:	4a51      	ldr	r2, [pc, #324]	; (802c530 <HAL_ADC_Start_DMA+0x190>)
 802c3ea:	fba2 2303 	umull	r2, r3, r2, r3
 802c3ee:	0c9a      	lsrs	r2, r3, #18
 802c3f0:	4613      	mov	r3, r2
 802c3f2:	005b      	lsls	r3, r3, #1
 802c3f4:	4413      	add	r3, r2
 802c3f6:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 802c3f8:	e002      	b.n	802c400 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 802c3fa:	693b      	ldr	r3, [r7, #16]
 802c3fc:	3b01      	subs	r3, #1
 802c3fe:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 802c400:	693b      	ldr	r3, [r7, #16]
 802c402:	2b00      	cmp	r3, #0
 802c404:	d1f9      	bne.n	802c3fa <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 802c406:	68fb      	ldr	r3, [r7, #12]
 802c408:	681b      	ldr	r3, [r3, #0]
 802c40a:	689b      	ldr	r3, [r3, #8]
 802c40c:	f003 0301 	and.w	r3, r3, #1
 802c410:	2b01      	cmp	r3, #1
 802c412:	f040 8085 	bne.w	802c520 <HAL_ADC_Start_DMA+0x180>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 802c416:	68fb      	ldr	r3, [r7, #12]
 802c418:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802c41a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 802c41e:	f023 0301 	bic.w	r3, r3, #1
 802c422:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 802c426:	68fb      	ldr	r3, [r7, #12]
 802c428:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 802c42a:	68fb      	ldr	r3, [r7, #12]
 802c42c:	681b      	ldr	r3, [r3, #0]
 802c42e:	685b      	ldr	r3, [r3, #4]
 802c430:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 802c434:	2b00      	cmp	r3, #0
 802c436:	d007      	beq.n	802c448 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 802c438:	68fb      	ldr	r3, [r7, #12]
 802c43a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802c43c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 802c440:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 802c444:	68fb      	ldr	r3, [r7, #12]
 802c446:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 802c448:	68fb      	ldr	r3, [r7, #12]
 802c44a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802c44c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 802c450:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 802c454:	d106      	bne.n	802c464 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 802c456:	68fb      	ldr	r3, [r7, #12]
 802c458:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802c45a:	f023 0206 	bic.w	r2, r3, #6
 802c45e:	68fb      	ldr	r3, [r7, #12]
 802c460:	645a      	str	r2, [r3, #68]	; 0x44
 802c462:	e002      	b.n	802c46a <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 802c464:	68fb      	ldr	r3, [r7, #12]
 802c466:	2200      	movs	r2, #0
 802c468:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 802c46a:	68fb      	ldr	r3, [r7, #12]
 802c46c:	2200      	movs	r2, #0
 802c46e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 802c472:	4b30      	ldr	r3, [pc, #192]	; (802c534 <HAL_ADC_Start_DMA+0x194>)
 802c474:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 802c476:	68fb      	ldr	r3, [r7, #12]
 802c478:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802c47a:	4a2f      	ldr	r2, [pc, #188]	; (802c538 <HAL_ADC_Start_DMA+0x198>)
 802c47c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 802c47e:	68fb      	ldr	r3, [r7, #12]
 802c480:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802c482:	4a2e      	ldr	r2, [pc, #184]	; (802c53c <HAL_ADC_Start_DMA+0x19c>)
 802c484:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 802c486:	68fb      	ldr	r3, [r7, #12]
 802c488:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802c48a:	4a2d      	ldr	r2, [pc, #180]	; (802c540 <HAL_ADC_Start_DMA+0x1a0>)
 802c48c:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 802c48e:	68fb      	ldr	r3, [r7, #12]
 802c490:	681b      	ldr	r3, [r3, #0]
 802c492:	f06f 0222 	mvn.w	r2, #34	; 0x22
 802c496:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 802c498:	68fb      	ldr	r3, [r7, #12]
 802c49a:	681b      	ldr	r3, [r3, #0]
 802c49c:	685a      	ldr	r2, [r3, #4]
 802c49e:	68fb      	ldr	r3, [r7, #12]
 802c4a0:	681b      	ldr	r3, [r3, #0]
 802c4a2:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 802c4a6:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 802c4a8:	68fb      	ldr	r3, [r7, #12]
 802c4aa:	681b      	ldr	r3, [r3, #0]
 802c4ac:	689a      	ldr	r2, [r3, #8]
 802c4ae:	68fb      	ldr	r3, [r7, #12]
 802c4b0:	681b      	ldr	r3, [r3, #0]
 802c4b2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 802c4b6:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 802c4b8:	68fb      	ldr	r3, [r7, #12]
 802c4ba:	6b98      	ldr	r0, [r3, #56]	; 0x38
 802c4bc:	68fb      	ldr	r3, [r7, #12]
 802c4be:	681b      	ldr	r3, [r3, #0]
 802c4c0:	334c      	adds	r3, #76	; 0x4c
 802c4c2:	4619      	mov	r1, r3
 802c4c4:	68ba      	ldr	r2, [r7, #8]
 802c4c6:	687b      	ldr	r3, [r7, #4]
 802c4c8:	f003 f85e 	bl	802f588 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 802c4cc:	697b      	ldr	r3, [r7, #20]
 802c4ce:	685b      	ldr	r3, [r3, #4]
 802c4d0:	f003 031f 	and.w	r3, r3, #31
 802c4d4:	2b00      	cmp	r3, #0
 802c4d6:	d10f      	bne.n	802c4f8 <HAL_ADC_Start_DMA+0x158>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 802c4d8:	68fb      	ldr	r3, [r7, #12]
 802c4da:	681b      	ldr	r3, [r3, #0]
 802c4dc:	689b      	ldr	r3, [r3, #8]
 802c4de:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 802c4e2:	2b00      	cmp	r3, #0
 802c4e4:	d11c      	bne.n	802c520 <HAL_ADC_Start_DMA+0x180>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 802c4e6:	68fb      	ldr	r3, [r7, #12]
 802c4e8:	681b      	ldr	r3, [r3, #0]
 802c4ea:	689a      	ldr	r2, [r3, #8]
 802c4ec:	68fb      	ldr	r3, [r7, #12]
 802c4ee:	681b      	ldr	r3, [r3, #0]
 802c4f0:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 802c4f4:	609a      	str	r2, [r3, #8]
 802c4f6:	e013      	b.n	802c520 <HAL_ADC_Start_DMA+0x180>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 802c4f8:	68fb      	ldr	r3, [r7, #12]
 802c4fa:	681b      	ldr	r3, [r3, #0]
 802c4fc:	4a11      	ldr	r2, [pc, #68]	; (802c544 <HAL_ADC_Start_DMA+0x1a4>)
 802c4fe:	4293      	cmp	r3, r2
 802c500:	d10e      	bne.n	802c520 <HAL_ADC_Start_DMA+0x180>
 802c502:	68fb      	ldr	r3, [r7, #12]
 802c504:	681b      	ldr	r3, [r3, #0]
 802c506:	689b      	ldr	r3, [r3, #8]
 802c508:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 802c50c:	2b00      	cmp	r3, #0
 802c50e:	d107      	bne.n	802c520 <HAL_ADC_Start_DMA+0x180>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 802c510:	68fb      	ldr	r3, [r7, #12]
 802c512:	681b      	ldr	r3, [r3, #0]
 802c514:	689a      	ldr	r2, [r3, #8]
 802c516:	68fb      	ldr	r3, [r7, #12]
 802c518:	681b      	ldr	r3, [r3, #0]
 802c51a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 802c51e:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 802c520:	2300      	movs	r3, #0
}
 802c522:	4618      	mov	r0, r3
 802c524:	3718      	adds	r7, #24
 802c526:	46bd      	mov	sp, r7
 802c528:	bd80      	pop	{r7, pc}
 802c52a:	bf00      	nop
 802c52c:	20000294 	.word	0x20000294
 802c530:	431bde83 	.word	0x431bde83
 802c534:	40012300 	.word	0x40012300
 802c538:	0802c9b9 	.word	0x0802c9b9
 802c53c:	0802ca73 	.word	0x0802ca73
 802c540:	0802ca8f 	.word	0x0802ca8f
 802c544:	40012000 	.word	0x40012000

0802c548 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 802c548:	b480      	push	{r7}
 802c54a:	b083      	sub	sp, #12
 802c54c:	af00      	add	r7, sp, #0
 802c54e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 802c550:	bf00      	nop
 802c552:	370c      	adds	r7, #12
 802c554:	46bd      	mov	sp, r7
 802c556:	f85d 7b04 	ldr.w	r7, [sp], #4
 802c55a:	4770      	bx	lr

0802c55c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 802c55c:	b480      	push	{r7}
 802c55e:	b085      	sub	sp, #20
 802c560:	af00      	add	r7, sp, #0
 802c562:	6078      	str	r0, [r7, #4]
 802c564:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 802c566:	2300      	movs	r3, #0
 802c568:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 802c56a:	687b      	ldr	r3, [r7, #4]
 802c56c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 802c570:	2b01      	cmp	r3, #1
 802c572:	d101      	bne.n	802c578 <HAL_ADC_ConfigChannel+0x1c>
 802c574:	2302      	movs	r3, #2
 802c576:	e113      	b.n	802c7a0 <HAL_ADC_ConfigChannel+0x244>
 802c578:	687b      	ldr	r3, [r7, #4]
 802c57a:	2201      	movs	r2, #1
 802c57c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 802c580:	683b      	ldr	r3, [r7, #0]
 802c582:	681b      	ldr	r3, [r3, #0]
 802c584:	2b09      	cmp	r3, #9
 802c586:	d925      	bls.n	802c5d4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 802c588:	687b      	ldr	r3, [r7, #4]
 802c58a:	681b      	ldr	r3, [r3, #0]
 802c58c:	68d9      	ldr	r1, [r3, #12]
 802c58e:	683b      	ldr	r3, [r7, #0]
 802c590:	681b      	ldr	r3, [r3, #0]
 802c592:	b29b      	uxth	r3, r3
 802c594:	461a      	mov	r2, r3
 802c596:	4613      	mov	r3, r2
 802c598:	005b      	lsls	r3, r3, #1
 802c59a:	4413      	add	r3, r2
 802c59c:	3b1e      	subs	r3, #30
 802c59e:	2207      	movs	r2, #7
 802c5a0:	fa02 f303 	lsl.w	r3, r2, r3
 802c5a4:	43da      	mvns	r2, r3
 802c5a6:	687b      	ldr	r3, [r7, #4]
 802c5a8:	681b      	ldr	r3, [r3, #0]
 802c5aa:	400a      	ands	r2, r1
 802c5ac:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 802c5ae:	687b      	ldr	r3, [r7, #4]
 802c5b0:	681b      	ldr	r3, [r3, #0]
 802c5b2:	68d9      	ldr	r1, [r3, #12]
 802c5b4:	683b      	ldr	r3, [r7, #0]
 802c5b6:	689a      	ldr	r2, [r3, #8]
 802c5b8:	683b      	ldr	r3, [r7, #0]
 802c5ba:	681b      	ldr	r3, [r3, #0]
 802c5bc:	b29b      	uxth	r3, r3
 802c5be:	4618      	mov	r0, r3
 802c5c0:	4603      	mov	r3, r0
 802c5c2:	005b      	lsls	r3, r3, #1
 802c5c4:	4403      	add	r3, r0
 802c5c6:	3b1e      	subs	r3, #30
 802c5c8:	409a      	lsls	r2, r3
 802c5ca:	687b      	ldr	r3, [r7, #4]
 802c5cc:	681b      	ldr	r3, [r3, #0]
 802c5ce:	430a      	orrs	r2, r1
 802c5d0:	60da      	str	r2, [r3, #12]
 802c5d2:	e022      	b.n	802c61a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 802c5d4:	687b      	ldr	r3, [r7, #4]
 802c5d6:	681b      	ldr	r3, [r3, #0]
 802c5d8:	6919      	ldr	r1, [r3, #16]
 802c5da:	683b      	ldr	r3, [r7, #0]
 802c5dc:	681b      	ldr	r3, [r3, #0]
 802c5de:	b29b      	uxth	r3, r3
 802c5e0:	461a      	mov	r2, r3
 802c5e2:	4613      	mov	r3, r2
 802c5e4:	005b      	lsls	r3, r3, #1
 802c5e6:	4413      	add	r3, r2
 802c5e8:	2207      	movs	r2, #7
 802c5ea:	fa02 f303 	lsl.w	r3, r2, r3
 802c5ee:	43da      	mvns	r2, r3
 802c5f0:	687b      	ldr	r3, [r7, #4]
 802c5f2:	681b      	ldr	r3, [r3, #0]
 802c5f4:	400a      	ands	r2, r1
 802c5f6:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 802c5f8:	687b      	ldr	r3, [r7, #4]
 802c5fa:	681b      	ldr	r3, [r3, #0]
 802c5fc:	6919      	ldr	r1, [r3, #16]
 802c5fe:	683b      	ldr	r3, [r7, #0]
 802c600:	689a      	ldr	r2, [r3, #8]
 802c602:	683b      	ldr	r3, [r7, #0]
 802c604:	681b      	ldr	r3, [r3, #0]
 802c606:	b29b      	uxth	r3, r3
 802c608:	4618      	mov	r0, r3
 802c60a:	4603      	mov	r3, r0
 802c60c:	005b      	lsls	r3, r3, #1
 802c60e:	4403      	add	r3, r0
 802c610:	409a      	lsls	r2, r3
 802c612:	687b      	ldr	r3, [r7, #4]
 802c614:	681b      	ldr	r3, [r3, #0]
 802c616:	430a      	orrs	r2, r1
 802c618:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 802c61a:	683b      	ldr	r3, [r7, #0]
 802c61c:	685b      	ldr	r3, [r3, #4]
 802c61e:	2b06      	cmp	r3, #6
 802c620:	d824      	bhi.n	802c66c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 802c622:	687b      	ldr	r3, [r7, #4]
 802c624:	681b      	ldr	r3, [r3, #0]
 802c626:	6b59      	ldr	r1, [r3, #52]	; 0x34
 802c628:	683b      	ldr	r3, [r7, #0]
 802c62a:	685a      	ldr	r2, [r3, #4]
 802c62c:	4613      	mov	r3, r2
 802c62e:	009b      	lsls	r3, r3, #2
 802c630:	4413      	add	r3, r2
 802c632:	3b05      	subs	r3, #5
 802c634:	221f      	movs	r2, #31
 802c636:	fa02 f303 	lsl.w	r3, r2, r3
 802c63a:	43da      	mvns	r2, r3
 802c63c:	687b      	ldr	r3, [r7, #4]
 802c63e:	681b      	ldr	r3, [r3, #0]
 802c640:	400a      	ands	r2, r1
 802c642:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 802c644:	687b      	ldr	r3, [r7, #4]
 802c646:	681b      	ldr	r3, [r3, #0]
 802c648:	6b59      	ldr	r1, [r3, #52]	; 0x34
 802c64a:	683b      	ldr	r3, [r7, #0]
 802c64c:	681b      	ldr	r3, [r3, #0]
 802c64e:	b29b      	uxth	r3, r3
 802c650:	4618      	mov	r0, r3
 802c652:	683b      	ldr	r3, [r7, #0]
 802c654:	685a      	ldr	r2, [r3, #4]
 802c656:	4613      	mov	r3, r2
 802c658:	009b      	lsls	r3, r3, #2
 802c65a:	4413      	add	r3, r2
 802c65c:	3b05      	subs	r3, #5
 802c65e:	fa00 f203 	lsl.w	r2, r0, r3
 802c662:	687b      	ldr	r3, [r7, #4]
 802c664:	681b      	ldr	r3, [r3, #0]
 802c666:	430a      	orrs	r2, r1
 802c668:	635a      	str	r2, [r3, #52]	; 0x34
 802c66a:	e04c      	b.n	802c706 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 802c66c:	683b      	ldr	r3, [r7, #0]
 802c66e:	685b      	ldr	r3, [r3, #4]
 802c670:	2b0c      	cmp	r3, #12
 802c672:	d824      	bhi.n	802c6be <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 802c674:	687b      	ldr	r3, [r7, #4]
 802c676:	681b      	ldr	r3, [r3, #0]
 802c678:	6b19      	ldr	r1, [r3, #48]	; 0x30
 802c67a:	683b      	ldr	r3, [r7, #0]
 802c67c:	685a      	ldr	r2, [r3, #4]
 802c67e:	4613      	mov	r3, r2
 802c680:	009b      	lsls	r3, r3, #2
 802c682:	4413      	add	r3, r2
 802c684:	3b23      	subs	r3, #35	; 0x23
 802c686:	221f      	movs	r2, #31
 802c688:	fa02 f303 	lsl.w	r3, r2, r3
 802c68c:	43da      	mvns	r2, r3
 802c68e:	687b      	ldr	r3, [r7, #4]
 802c690:	681b      	ldr	r3, [r3, #0]
 802c692:	400a      	ands	r2, r1
 802c694:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 802c696:	687b      	ldr	r3, [r7, #4]
 802c698:	681b      	ldr	r3, [r3, #0]
 802c69a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 802c69c:	683b      	ldr	r3, [r7, #0]
 802c69e:	681b      	ldr	r3, [r3, #0]
 802c6a0:	b29b      	uxth	r3, r3
 802c6a2:	4618      	mov	r0, r3
 802c6a4:	683b      	ldr	r3, [r7, #0]
 802c6a6:	685a      	ldr	r2, [r3, #4]
 802c6a8:	4613      	mov	r3, r2
 802c6aa:	009b      	lsls	r3, r3, #2
 802c6ac:	4413      	add	r3, r2
 802c6ae:	3b23      	subs	r3, #35	; 0x23
 802c6b0:	fa00 f203 	lsl.w	r2, r0, r3
 802c6b4:	687b      	ldr	r3, [r7, #4]
 802c6b6:	681b      	ldr	r3, [r3, #0]
 802c6b8:	430a      	orrs	r2, r1
 802c6ba:	631a      	str	r2, [r3, #48]	; 0x30
 802c6bc:	e023      	b.n	802c706 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 802c6be:	687b      	ldr	r3, [r7, #4]
 802c6c0:	681b      	ldr	r3, [r3, #0]
 802c6c2:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 802c6c4:	683b      	ldr	r3, [r7, #0]
 802c6c6:	685a      	ldr	r2, [r3, #4]
 802c6c8:	4613      	mov	r3, r2
 802c6ca:	009b      	lsls	r3, r3, #2
 802c6cc:	4413      	add	r3, r2
 802c6ce:	3b41      	subs	r3, #65	; 0x41
 802c6d0:	221f      	movs	r2, #31
 802c6d2:	fa02 f303 	lsl.w	r3, r2, r3
 802c6d6:	43da      	mvns	r2, r3
 802c6d8:	687b      	ldr	r3, [r7, #4]
 802c6da:	681b      	ldr	r3, [r3, #0]
 802c6dc:	400a      	ands	r2, r1
 802c6de:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 802c6e0:	687b      	ldr	r3, [r7, #4]
 802c6e2:	681b      	ldr	r3, [r3, #0]
 802c6e4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 802c6e6:	683b      	ldr	r3, [r7, #0]
 802c6e8:	681b      	ldr	r3, [r3, #0]
 802c6ea:	b29b      	uxth	r3, r3
 802c6ec:	4618      	mov	r0, r3
 802c6ee:	683b      	ldr	r3, [r7, #0]
 802c6f0:	685a      	ldr	r2, [r3, #4]
 802c6f2:	4613      	mov	r3, r2
 802c6f4:	009b      	lsls	r3, r3, #2
 802c6f6:	4413      	add	r3, r2
 802c6f8:	3b41      	subs	r3, #65	; 0x41
 802c6fa:	fa00 f203 	lsl.w	r2, r0, r3
 802c6fe:	687b      	ldr	r3, [r7, #4]
 802c700:	681b      	ldr	r3, [r3, #0]
 802c702:	430a      	orrs	r2, r1
 802c704:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 802c706:	4b29      	ldr	r3, [pc, #164]	; (802c7ac <HAL_ADC_ConfigChannel+0x250>)
 802c708:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 802c70a:	687b      	ldr	r3, [r7, #4]
 802c70c:	681b      	ldr	r3, [r3, #0]
 802c70e:	4a28      	ldr	r2, [pc, #160]	; (802c7b0 <HAL_ADC_ConfigChannel+0x254>)
 802c710:	4293      	cmp	r3, r2
 802c712:	d10f      	bne.n	802c734 <HAL_ADC_ConfigChannel+0x1d8>
 802c714:	683b      	ldr	r3, [r7, #0]
 802c716:	681b      	ldr	r3, [r3, #0]
 802c718:	2b12      	cmp	r3, #18
 802c71a:	d10b      	bne.n	802c734 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 802c71c:	68fb      	ldr	r3, [r7, #12]
 802c71e:	685b      	ldr	r3, [r3, #4]
 802c720:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 802c724:	68fb      	ldr	r3, [r7, #12]
 802c726:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 802c728:	68fb      	ldr	r3, [r7, #12]
 802c72a:	685b      	ldr	r3, [r3, #4]
 802c72c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 802c730:	68fb      	ldr	r3, [r7, #12]
 802c732:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 802c734:	687b      	ldr	r3, [r7, #4]
 802c736:	681b      	ldr	r3, [r3, #0]
 802c738:	4a1d      	ldr	r2, [pc, #116]	; (802c7b0 <HAL_ADC_ConfigChannel+0x254>)
 802c73a:	4293      	cmp	r3, r2
 802c73c:	d12b      	bne.n	802c796 <HAL_ADC_ConfigChannel+0x23a>
 802c73e:	683b      	ldr	r3, [r7, #0]
 802c740:	681b      	ldr	r3, [r3, #0]
 802c742:	4a1c      	ldr	r2, [pc, #112]	; (802c7b4 <HAL_ADC_ConfigChannel+0x258>)
 802c744:	4293      	cmp	r3, r2
 802c746:	d003      	beq.n	802c750 <HAL_ADC_ConfigChannel+0x1f4>
 802c748:	683b      	ldr	r3, [r7, #0]
 802c74a:	681b      	ldr	r3, [r3, #0]
 802c74c:	2b11      	cmp	r3, #17
 802c74e:	d122      	bne.n	802c796 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 802c750:	68fb      	ldr	r3, [r7, #12]
 802c752:	685b      	ldr	r3, [r3, #4]
 802c754:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 802c758:	68fb      	ldr	r3, [r7, #12]
 802c75a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 802c75c:	68fb      	ldr	r3, [r7, #12]
 802c75e:	685b      	ldr	r3, [r3, #4]
 802c760:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 802c764:	68fb      	ldr	r3, [r7, #12]
 802c766:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 802c768:	683b      	ldr	r3, [r7, #0]
 802c76a:	681b      	ldr	r3, [r3, #0]
 802c76c:	4a11      	ldr	r2, [pc, #68]	; (802c7b4 <HAL_ADC_ConfigChannel+0x258>)
 802c76e:	4293      	cmp	r3, r2
 802c770:	d111      	bne.n	802c796 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 802c772:	4b11      	ldr	r3, [pc, #68]	; (802c7b8 <HAL_ADC_ConfigChannel+0x25c>)
 802c774:	681b      	ldr	r3, [r3, #0]
 802c776:	4a11      	ldr	r2, [pc, #68]	; (802c7bc <HAL_ADC_ConfigChannel+0x260>)
 802c778:	fba2 2303 	umull	r2, r3, r2, r3
 802c77c:	0c9a      	lsrs	r2, r3, #18
 802c77e:	4613      	mov	r3, r2
 802c780:	009b      	lsls	r3, r3, #2
 802c782:	4413      	add	r3, r2
 802c784:	005b      	lsls	r3, r3, #1
 802c786:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 802c788:	e002      	b.n	802c790 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 802c78a:	68bb      	ldr	r3, [r7, #8]
 802c78c:	3b01      	subs	r3, #1
 802c78e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 802c790:	68bb      	ldr	r3, [r7, #8]
 802c792:	2b00      	cmp	r3, #0
 802c794:	d1f9      	bne.n	802c78a <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 802c796:	687b      	ldr	r3, [r7, #4]
 802c798:	2200      	movs	r2, #0
 802c79a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 802c79e:	2300      	movs	r3, #0
}
 802c7a0:	4618      	mov	r0, r3
 802c7a2:	3714      	adds	r7, #20
 802c7a4:	46bd      	mov	sp, r7
 802c7a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 802c7aa:	4770      	bx	lr
 802c7ac:	40012300 	.word	0x40012300
 802c7b0:	40012000 	.word	0x40012000
 802c7b4:	10000012 	.word	0x10000012
 802c7b8:	20000294 	.word	0x20000294
 802c7bc:	431bde83 	.word	0x431bde83

0802c7c0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 802c7c0:	b480      	push	{r7}
 802c7c2:	b085      	sub	sp, #20
 802c7c4:	af00      	add	r7, sp, #0
 802c7c6:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 802c7c8:	4b79      	ldr	r3, [pc, #484]	; (802c9b0 <ADC_Init+0x1f0>)
 802c7ca:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 802c7cc:	68fb      	ldr	r3, [r7, #12]
 802c7ce:	685b      	ldr	r3, [r3, #4]
 802c7d0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 802c7d4:	68fb      	ldr	r3, [r7, #12]
 802c7d6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 802c7d8:	68fb      	ldr	r3, [r7, #12]
 802c7da:	685a      	ldr	r2, [r3, #4]
 802c7dc:	687b      	ldr	r3, [r7, #4]
 802c7de:	685b      	ldr	r3, [r3, #4]
 802c7e0:	431a      	orrs	r2, r3
 802c7e2:	68fb      	ldr	r3, [r7, #12]
 802c7e4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 802c7e6:	687b      	ldr	r3, [r7, #4]
 802c7e8:	681b      	ldr	r3, [r3, #0]
 802c7ea:	685a      	ldr	r2, [r3, #4]
 802c7ec:	687b      	ldr	r3, [r7, #4]
 802c7ee:	681b      	ldr	r3, [r3, #0]
 802c7f0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 802c7f4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 802c7f6:	687b      	ldr	r3, [r7, #4]
 802c7f8:	681b      	ldr	r3, [r3, #0]
 802c7fa:	6859      	ldr	r1, [r3, #4]
 802c7fc:	687b      	ldr	r3, [r7, #4]
 802c7fe:	691b      	ldr	r3, [r3, #16]
 802c800:	021a      	lsls	r2, r3, #8
 802c802:	687b      	ldr	r3, [r7, #4]
 802c804:	681b      	ldr	r3, [r3, #0]
 802c806:	430a      	orrs	r2, r1
 802c808:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 802c80a:	687b      	ldr	r3, [r7, #4]
 802c80c:	681b      	ldr	r3, [r3, #0]
 802c80e:	685a      	ldr	r2, [r3, #4]
 802c810:	687b      	ldr	r3, [r7, #4]
 802c812:	681b      	ldr	r3, [r3, #0]
 802c814:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 802c818:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 802c81a:	687b      	ldr	r3, [r7, #4]
 802c81c:	681b      	ldr	r3, [r3, #0]
 802c81e:	6859      	ldr	r1, [r3, #4]
 802c820:	687b      	ldr	r3, [r7, #4]
 802c822:	689a      	ldr	r2, [r3, #8]
 802c824:	687b      	ldr	r3, [r7, #4]
 802c826:	681b      	ldr	r3, [r3, #0]
 802c828:	430a      	orrs	r2, r1
 802c82a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 802c82c:	687b      	ldr	r3, [r7, #4]
 802c82e:	681b      	ldr	r3, [r3, #0]
 802c830:	689a      	ldr	r2, [r3, #8]
 802c832:	687b      	ldr	r3, [r7, #4]
 802c834:	681b      	ldr	r3, [r3, #0]
 802c836:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 802c83a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 802c83c:	687b      	ldr	r3, [r7, #4]
 802c83e:	681b      	ldr	r3, [r3, #0]
 802c840:	6899      	ldr	r1, [r3, #8]
 802c842:	687b      	ldr	r3, [r7, #4]
 802c844:	68da      	ldr	r2, [r3, #12]
 802c846:	687b      	ldr	r3, [r7, #4]
 802c848:	681b      	ldr	r3, [r3, #0]
 802c84a:	430a      	orrs	r2, r1
 802c84c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 802c84e:	687b      	ldr	r3, [r7, #4]
 802c850:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 802c852:	4a58      	ldr	r2, [pc, #352]	; (802c9b4 <ADC_Init+0x1f4>)
 802c854:	4293      	cmp	r3, r2
 802c856:	d022      	beq.n	802c89e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 802c858:	687b      	ldr	r3, [r7, #4]
 802c85a:	681b      	ldr	r3, [r3, #0]
 802c85c:	689a      	ldr	r2, [r3, #8]
 802c85e:	687b      	ldr	r3, [r7, #4]
 802c860:	681b      	ldr	r3, [r3, #0]
 802c862:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 802c866:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 802c868:	687b      	ldr	r3, [r7, #4]
 802c86a:	681b      	ldr	r3, [r3, #0]
 802c86c:	6899      	ldr	r1, [r3, #8]
 802c86e:	687b      	ldr	r3, [r7, #4]
 802c870:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 802c872:	687b      	ldr	r3, [r7, #4]
 802c874:	681b      	ldr	r3, [r3, #0]
 802c876:	430a      	orrs	r2, r1
 802c878:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 802c87a:	687b      	ldr	r3, [r7, #4]
 802c87c:	681b      	ldr	r3, [r3, #0]
 802c87e:	689a      	ldr	r2, [r3, #8]
 802c880:	687b      	ldr	r3, [r7, #4]
 802c882:	681b      	ldr	r3, [r3, #0]
 802c884:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 802c888:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 802c88a:	687b      	ldr	r3, [r7, #4]
 802c88c:	681b      	ldr	r3, [r3, #0]
 802c88e:	6899      	ldr	r1, [r3, #8]
 802c890:	687b      	ldr	r3, [r7, #4]
 802c892:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 802c894:	687b      	ldr	r3, [r7, #4]
 802c896:	681b      	ldr	r3, [r3, #0]
 802c898:	430a      	orrs	r2, r1
 802c89a:	609a      	str	r2, [r3, #8]
 802c89c:	e00f      	b.n	802c8be <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 802c89e:	687b      	ldr	r3, [r7, #4]
 802c8a0:	681b      	ldr	r3, [r3, #0]
 802c8a2:	689a      	ldr	r2, [r3, #8]
 802c8a4:	687b      	ldr	r3, [r7, #4]
 802c8a6:	681b      	ldr	r3, [r3, #0]
 802c8a8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 802c8ac:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 802c8ae:	687b      	ldr	r3, [r7, #4]
 802c8b0:	681b      	ldr	r3, [r3, #0]
 802c8b2:	689a      	ldr	r2, [r3, #8]
 802c8b4:	687b      	ldr	r3, [r7, #4]
 802c8b6:	681b      	ldr	r3, [r3, #0]
 802c8b8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 802c8bc:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 802c8be:	687b      	ldr	r3, [r7, #4]
 802c8c0:	681b      	ldr	r3, [r3, #0]
 802c8c2:	689a      	ldr	r2, [r3, #8]
 802c8c4:	687b      	ldr	r3, [r7, #4]
 802c8c6:	681b      	ldr	r3, [r3, #0]
 802c8c8:	f022 0202 	bic.w	r2, r2, #2
 802c8cc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 802c8ce:	687b      	ldr	r3, [r7, #4]
 802c8d0:	681b      	ldr	r3, [r3, #0]
 802c8d2:	6899      	ldr	r1, [r3, #8]
 802c8d4:	687b      	ldr	r3, [r7, #4]
 802c8d6:	7e1b      	ldrb	r3, [r3, #24]
 802c8d8:	005a      	lsls	r2, r3, #1
 802c8da:	687b      	ldr	r3, [r7, #4]
 802c8dc:	681b      	ldr	r3, [r3, #0]
 802c8de:	430a      	orrs	r2, r1
 802c8e0:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 802c8e2:	687b      	ldr	r3, [r7, #4]
 802c8e4:	f893 3020 	ldrb.w	r3, [r3, #32]
 802c8e8:	2b00      	cmp	r3, #0
 802c8ea:	d01b      	beq.n	802c924 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 802c8ec:	687b      	ldr	r3, [r7, #4]
 802c8ee:	681b      	ldr	r3, [r3, #0]
 802c8f0:	685a      	ldr	r2, [r3, #4]
 802c8f2:	687b      	ldr	r3, [r7, #4]
 802c8f4:	681b      	ldr	r3, [r3, #0]
 802c8f6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 802c8fa:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 802c8fc:	687b      	ldr	r3, [r7, #4]
 802c8fe:	681b      	ldr	r3, [r3, #0]
 802c900:	685a      	ldr	r2, [r3, #4]
 802c902:	687b      	ldr	r3, [r7, #4]
 802c904:	681b      	ldr	r3, [r3, #0]
 802c906:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 802c90a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 802c90c:	687b      	ldr	r3, [r7, #4]
 802c90e:	681b      	ldr	r3, [r3, #0]
 802c910:	6859      	ldr	r1, [r3, #4]
 802c912:	687b      	ldr	r3, [r7, #4]
 802c914:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802c916:	3b01      	subs	r3, #1
 802c918:	035a      	lsls	r2, r3, #13
 802c91a:	687b      	ldr	r3, [r7, #4]
 802c91c:	681b      	ldr	r3, [r3, #0]
 802c91e:	430a      	orrs	r2, r1
 802c920:	605a      	str	r2, [r3, #4]
 802c922:	e007      	b.n	802c934 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 802c924:	687b      	ldr	r3, [r7, #4]
 802c926:	681b      	ldr	r3, [r3, #0]
 802c928:	685a      	ldr	r2, [r3, #4]
 802c92a:	687b      	ldr	r3, [r7, #4]
 802c92c:	681b      	ldr	r3, [r3, #0]
 802c92e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 802c932:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 802c934:	687b      	ldr	r3, [r7, #4]
 802c936:	681b      	ldr	r3, [r3, #0]
 802c938:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 802c93a:	687b      	ldr	r3, [r7, #4]
 802c93c:	681b      	ldr	r3, [r3, #0]
 802c93e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 802c942:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 802c944:	687b      	ldr	r3, [r7, #4]
 802c946:	681b      	ldr	r3, [r3, #0]
 802c948:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 802c94a:	687b      	ldr	r3, [r7, #4]
 802c94c:	69db      	ldr	r3, [r3, #28]
 802c94e:	3b01      	subs	r3, #1
 802c950:	051a      	lsls	r2, r3, #20
 802c952:	687b      	ldr	r3, [r7, #4]
 802c954:	681b      	ldr	r3, [r3, #0]
 802c956:	430a      	orrs	r2, r1
 802c958:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 802c95a:	687b      	ldr	r3, [r7, #4]
 802c95c:	681b      	ldr	r3, [r3, #0]
 802c95e:	689a      	ldr	r2, [r3, #8]
 802c960:	687b      	ldr	r3, [r7, #4]
 802c962:	681b      	ldr	r3, [r3, #0]
 802c964:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 802c968:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 802c96a:	687b      	ldr	r3, [r7, #4]
 802c96c:	681b      	ldr	r3, [r3, #0]
 802c96e:	6899      	ldr	r1, [r3, #8]
 802c970:	687b      	ldr	r3, [r7, #4]
 802c972:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 802c976:	025a      	lsls	r2, r3, #9
 802c978:	687b      	ldr	r3, [r7, #4]
 802c97a:	681b      	ldr	r3, [r3, #0]
 802c97c:	430a      	orrs	r2, r1
 802c97e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 802c980:	687b      	ldr	r3, [r7, #4]
 802c982:	681b      	ldr	r3, [r3, #0]
 802c984:	689a      	ldr	r2, [r3, #8]
 802c986:	687b      	ldr	r3, [r7, #4]
 802c988:	681b      	ldr	r3, [r3, #0]
 802c98a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 802c98e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 802c990:	687b      	ldr	r3, [r7, #4]
 802c992:	681b      	ldr	r3, [r3, #0]
 802c994:	6899      	ldr	r1, [r3, #8]
 802c996:	687b      	ldr	r3, [r7, #4]
 802c998:	695b      	ldr	r3, [r3, #20]
 802c99a:	029a      	lsls	r2, r3, #10
 802c99c:	687b      	ldr	r3, [r7, #4]
 802c99e:	681b      	ldr	r3, [r3, #0]
 802c9a0:	430a      	orrs	r2, r1
 802c9a2:	609a      	str	r2, [r3, #8]
}
 802c9a4:	bf00      	nop
 802c9a6:	3714      	adds	r7, #20
 802c9a8:	46bd      	mov	sp, r7
 802c9aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 802c9ae:	4770      	bx	lr
 802c9b0:	40012300 	.word	0x40012300
 802c9b4:	0f000001 	.word	0x0f000001

0802c9b8 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 802c9b8:	b580      	push	{r7, lr}
 802c9ba:	b084      	sub	sp, #16
 802c9bc:	af00      	add	r7, sp, #0
 802c9be:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 802c9c0:	687b      	ldr	r3, [r7, #4]
 802c9c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802c9c4:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 802c9c6:	68fb      	ldr	r3, [r7, #12]
 802c9c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802c9ca:	f003 0350 	and.w	r3, r3, #80	; 0x50
 802c9ce:	2b00      	cmp	r3, #0
 802c9d0:	d13c      	bne.n	802ca4c <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 802c9d2:	68fb      	ldr	r3, [r7, #12]
 802c9d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802c9d6:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 802c9da:	68fb      	ldr	r3, [r7, #12]
 802c9dc:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 802c9de:	68fb      	ldr	r3, [r7, #12]
 802c9e0:	681b      	ldr	r3, [r3, #0]
 802c9e2:	689b      	ldr	r3, [r3, #8]
 802c9e4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 802c9e8:	2b00      	cmp	r3, #0
 802c9ea:	d12b      	bne.n	802ca44 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 802c9ec:	68fb      	ldr	r3, [r7, #12]
 802c9ee:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 802c9f0:	2b00      	cmp	r3, #0
 802c9f2:	d127      	bne.n	802ca44 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 802c9f4:	68fb      	ldr	r3, [r7, #12]
 802c9f6:	681b      	ldr	r3, [r3, #0]
 802c9f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 802c9fa:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 802c9fe:	2b00      	cmp	r3, #0
 802ca00:	d006      	beq.n	802ca10 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 802ca02:	68fb      	ldr	r3, [r7, #12]
 802ca04:	681b      	ldr	r3, [r3, #0]
 802ca06:	689b      	ldr	r3, [r3, #8]
 802ca08:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 802ca0c:	2b00      	cmp	r3, #0
 802ca0e:	d119      	bne.n	802ca44 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 802ca10:	68fb      	ldr	r3, [r7, #12]
 802ca12:	681b      	ldr	r3, [r3, #0]
 802ca14:	685a      	ldr	r2, [r3, #4]
 802ca16:	68fb      	ldr	r3, [r7, #12]
 802ca18:	681b      	ldr	r3, [r3, #0]
 802ca1a:	f022 0220 	bic.w	r2, r2, #32
 802ca1e:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 802ca20:	68fb      	ldr	r3, [r7, #12]
 802ca22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802ca24:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 802ca28:	68fb      	ldr	r3, [r7, #12]
 802ca2a:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 802ca2c:	68fb      	ldr	r3, [r7, #12]
 802ca2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802ca30:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 802ca34:	2b00      	cmp	r3, #0
 802ca36:	d105      	bne.n	802ca44 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 802ca38:	68fb      	ldr	r3, [r7, #12]
 802ca3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802ca3c:	f043 0201 	orr.w	r2, r3, #1
 802ca40:	68fb      	ldr	r3, [r7, #12]
 802ca42:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 802ca44:	68f8      	ldr	r0, [r7, #12]
 802ca46:	f7f4 fb37 	bl	80210b8 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 802ca4a:	e00e      	b.n	802ca6a <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 802ca4c:	68fb      	ldr	r3, [r7, #12]
 802ca4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802ca50:	f003 0310 	and.w	r3, r3, #16
 802ca54:	2b00      	cmp	r3, #0
 802ca56:	d003      	beq.n	802ca60 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 802ca58:	68f8      	ldr	r0, [r7, #12]
 802ca5a:	f7ff fd75 	bl	802c548 <HAL_ADC_ErrorCallback>
}
 802ca5e:	e004      	b.n	802ca6a <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 802ca60:	68fb      	ldr	r3, [r7, #12]
 802ca62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802ca64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 802ca66:	6878      	ldr	r0, [r7, #4]
 802ca68:	4798      	blx	r3
}
 802ca6a:	bf00      	nop
 802ca6c:	3710      	adds	r7, #16
 802ca6e:	46bd      	mov	sp, r7
 802ca70:	bd80      	pop	{r7, pc}

0802ca72 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 802ca72:	b580      	push	{r7, lr}
 802ca74:	b084      	sub	sp, #16
 802ca76:	af00      	add	r7, sp, #0
 802ca78:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 802ca7a:	687b      	ldr	r3, [r7, #4]
 802ca7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802ca7e:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 802ca80:	68f8      	ldr	r0, [r7, #12]
 802ca82:	f7f4 fae9 	bl	8021058 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 802ca86:	bf00      	nop
 802ca88:	3710      	adds	r7, #16
 802ca8a:	46bd      	mov	sp, r7
 802ca8c:	bd80      	pop	{r7, pc}

0802ca8e <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 802ca8e:	b580      	push	{r7, lr}
 802ca90:	b084      	sub	sp, #16
 802ca92:	af00      	add	r7, sp, #0
 802ca94:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 802ca96:	687b      	ldr	r3, [r7, #4]
 802ca98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802ca9a:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 802ca9c:	68fb      	ldr	r3, [r7, #12]
 802ca9e:	2240      	movs	r2, #64	; 0x40
 802caa0:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 802caa2:	68fb      	ldr	r3, [r7, #12]
 802caa4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802caa6:	f043 0204 	orr.w	r2, r3, #4
 802caaa:	68fb      	ldr	r3, [r7, #12]
 802caac:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 802caae:	68f8      	ldr	r0, [r7, #12]
 802cab0:	f7ff fd4a 	bl	802c548 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 802cab4:	bf00      	nop
 802cab6:	3710      	adds	r7, #16
 802cab8:	46bd      	mov	sp, r7
 802caba:	bd80      	pop	{r7, pc}

0802cabc <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 802cabc:	b580      	push	{r7, lr}
 802cabe:	b084      	sub	sp, #16
 802cac0:	af00      	add	r7, sp, #0
 802cac2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 802cac4:	687b      	ldr	r3, [r7, #4]
 802cac6:	2b00      	cmp	r3, #0
 802cac8:	d101      	bne.n	802cace <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 802caca:	2301      	movs	r3, #1
 802cacc:	e0ed      	b.n	802ccaa <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 802cace:	687b      	ldr	r3, [r7, #4]
 802cad0:	f893 3020 	ldrb.w	r3, [r3, #32]
 802cad4:	b2db      	uxtb	r3, r3
 802cad6:	2b00      	cmp	r3, #0
 802cad8:	d102      	bne.n	802cae0 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 802cada:	6878      	ldr	r0, [r7, #4]
 802cadc:	f7fe fd3c 	bl	802b558 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 802cae0:	687b      	ldr	r3, [r7, #4]
 802cae2:	681b      	ldr	r3, [r3, #0]
 802cae4:	681a      	ldr	r2, [r3, #0]
 802cae6:	687b      	ldr	r3, [r7, #4]
 802cae8:	681b      	ldr	r3, [r3, #0]
 802caea:	f022 0202 	bic.w	r2, r2, #2
 802caee:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 802caf0:	f7ff fbe4 	bl	802c2bc <HAL_GetTick>
 802caf4:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 802caf6:	e012      	b.n	802cb1e <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 802caf8:	f7ff fbe0 	bl	802c2bc <HAL_GetTick>
 802cafc:	4602      	mov	r2, r0
 802cafe:	68fb      	ldr	r3, [r7, #12]
 802cb00:	1ad3      	subs	r3, r2, r3
 802cb02:	2b0a      	cmp	r3, #10
 802cb04:	d90b      	bls.n	802cb1e <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 802cb06:	687b      	ldr	r3, [r7, #4]
 802cb08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802cb0a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 802cb0e:	687b      	ldr	r3, [r7, #4]
 802cb10:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 802cb12:	687b      	ldr	r3, [r7, #4]
 802cb14:	2205      	movs	r2, #5
 802cb16:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 802cb1a:	2301      	movs	r3, #1
 802cb1c:	e0c5      	b.n	802ccaa <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 802cb1e:	687b      	ldr	r3, [r7, #4]
 802cb20:	681b      	ldr	r3, [r3, #0]
 802cb22:	685b      	ldr	r3, [r3, #4]
 802cb24:	f003 0302 	and.w	r3, r3, #2
 802cb28:	2b00      	cmp	r3, #0
 802cb2a:	d1e5      	bne.n	802caf8 <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 802cb2c:	687b      	ldr	r3, [r7, #4]
 802cb2e:	681b      	ldr	r3, [r3, #0]
 802cb30:	681a      	ldr	r2, [r3, #0]
 802cb32:	687b      	ldr	r3, [r7, #4]
 802cb34:	681b      	ldr	r3, [r3, #0]
 802cb36:	f042 0201 	orr.w	r2, r2, #1
 802cb3a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 802cb3c:	f7ff fbbe 	bl	802c2bc <HAL_GetTick>
 802cb40:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 802cb42:	e012      	b.n	802cb6a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 802cb44:	f7ff fbba 	bl	802c2bc <HAL_GetTick>
 802cb48:	4602      	mov	r2, r0
 802cb4a:	68fb      	ldr	r3, [r7, #12]
 802cb4c:	1ad3      	subs	r3, r2, r3
 802cb4e:	2b0a      	cmp	r3, #10
 802cb50:	d90b      	bls.n	802cb6a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 802cb52:	687b      	ldr	r3, [r7, #4]
 802cb54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802cb56:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 802cb5a:	687b      	ldr	r3, [r7, #4]
 802cb5c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 802cb5e:	687b      	ldr	r3, [r7, #4]
 802cb60:	2205      	movs	r2, #5
 802cb62:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 802cb66:	2301      	movs	r3, #1
 802cb68:	e09f      	b.n	802ccaa <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 802cb6a:	687b      	ldr	r3, [r7, #4]
 802cb6c:	681b      	ldr	r3, [r3, #0]
 802cb6e:	685b      	ldr	r3, [r3, #4]
 802cb70:	f003 0301 	and.w	r3, r3, #1
 802cb74:	2b00      	cmp	r3, #0
 802cb76:	d0e5      	beq.n	802cb44 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 802cb78:	687b      	ldr	r3, [r7, #4]
 802cb7a:	7e1b      	ldrb	r3, [r3, #24]
 802cb7c:	2b01      	cmp	r3, #1
 802cb7e:	d108      	bne.n	802cb92 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 802cb80:	687b      	ldr	r3, [r7, #4]
 802cb82:	681b      	ldr	r3, [r3, #0]
 802cb84:	681a      	ldr	r2, [r3, #0]
 802cb86:	687b      	ldr	r3, [r7, #4]
 802cb88:	681b      	ldr	r3, [r3, #0]
 802cb8a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 802cb8e:	601a      	str	r2, [r3, #0]
 802cb90:	e007      	b.n	802cba2 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 802cb92:	687b      	ldr	r3, [r7, #4]
 802cb94:	681b      	ldr	r3, [r3, #0]
 802cb96:	681a      	ldr	r2, [r3, #0]
 802cb98:	687b      	ldr	r3, [r7, #4]
 802cb9a:	681b      	ldr	r3, [r3, #0]
 802cb9c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 802cba0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 802cba2:	687b      	ldr	r3, [r7, #4]
 802cba4:	7e5b      	ldrb	r3, [r3, #25]
 802cba6:	2b01      	cmp	r3, #1
 802cba8:	d108      	bne.n	802cbbc <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 802cbaa:	687b      	ldr	r3, [r7, #4]
 802cbac:	681b      	ldr	r3, [r3, #0]
 802cbae:	681a      	ldr	r2, [r3, #0]
 802cbb0:	687b      	ldr	r3, [r7, #4]
 802cbb2:	681b      	ldr	r3, [r3, #0]
 802cbb4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 802cbb8:	601a      	str	r2, [r3, #0]
 802cbba:	e007      	b.n	802cbcc <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 802cbbc:	687b      	ldr	r3, [r7, #4]
 802cbbe:	681b      	ldr	r3, [r3, #0]
 802cbc0:	681a      	ldr	r2, [r3, #0]
 802cbc2:	687b      	ldr	r3, [r7, #4]
 802cbc4:	681b      	ldr	r3, [r3, #0]
 802cbc6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 802cbca:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 802cbcc:	687b      	ldr	r3, [r7, #4]
 802cbce:	7e9b      	ldrb	r3, [r3, #26]
 802cbd0:	2b01      	cmp	r3, #1
 802cbd2:	d108      	bne.n	802cbe6 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 802cbd4:	687b      	ldr	r3, [r7, #4]
 802cbd6:	681b      	ldr	r3, [r3, #0]
 802cbd8:	681a      	ldr	r2, [r3, #0]
 802cbda:	687b      	ldr	r3, [r7, #4]
 802cbdc:	681b      	ldr	r3, [r3, #0]
 802cbde:	f042 0220 	orr.w	r2, r2, #32
 802cbe2:	601a      	str	r2, [r3, #0]
 802cbe4:	e007      	b.n	802cbf6 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 802cbe6:	687b      	ldr	r3, [r7, #4]
 802cbe8:	681b      	ldr	r3, [r3, #0]
 802cbea:	681a      	ldr	r2, [r3, #0]
 802cbec:	687b      	ldr	r3, [r7, #4]
 802cbee:	681b      	ldr	r3, [r3, #0]
 802cbf0:	f022 0220 	bic.w	r2, r2, #32
 802cbf4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 802cbf6:	687b      	ldr	r3, [r7, #4]
 802cbf8:	7edb      	ldrb	r3, [r3, #27]
 802cbfa:	2b01      	cmp	r3, #1
 802cbfc:	d108      	bne.n	802cc10 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 802cbfe:	687b      	ldr	r3, [r7, #4]
 802cc00:	681b      	ldr	r3, [r3, #0]
 802cc02:	681a      	ldr	r2, [r3, #0]
 802cc04:	687b      	ldr	r3, [r7, #4]
 802cc06:	681b      	ldr	r3, [r3, #0]
 802cc08:	f022 0210 	bic.w	r2, r2, #16
 802cc0c:	601a      	str	r2, [r3, #0]
 802cc0e:	e007      	b.n	802cc20 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 802cc10:	687b      	ldr	r3, [r7, #4]
 802cc12:	681b      	ldr	r3, [r3, #0]
 802cc14:	681a      	ldr	r2, [r3, #0]
 802cc16:	687b      	ldr	r3, [r7, #4]
 802cc18:	681b      	ldr	r3, [r3, #0]
 802cc1a:	f042 0210 	orr.w	r2, r2, #16
 802cc1e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 802cc20:	687b      	ldr	r3, [r7, #4]
 802cc22:	7f1b      	ldrb	r3, [r3, #28]
 802cc24:	2b01      	cmp	r3, #1
 802cc26:	d108      	bne.n	802cc3a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 802cc28:	687b      	ldr	r3, [r7, #4]
 802cc2a:	681b      	ldr	r3, [r3, #0]
 802cc2c:	681a      	ldr	r2, [r3, #0]
 802cc2e:	687b      	ldr	r3, [r7, #4]
 802cc30:	681b      	ldr	r3, [r3, #0]
 802cc32:	f042 0208 	orr.w	r2, r2, #8
 802cc36:	601a      	str	r2, [r3, #0]
 802cc38:	e007      	b.n	802cc4a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 802cc3a:	687b      	ldr	r3, [r7, #4]
 802cc3c:	681b      	ldr	r3, [r3, #0]
 802cc3e:	681a      	ldr	r2, [r3, #0]
 802cc40:	687b      	ldr	r3, [r7, #4]
 802cc42:	681b      	ldr	r3, [r3, #0]
 802cc44:	f022 0208 	bic.w	r2, r2, #8
 802cc48:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 802cc4a:	687b      	ldr	r3, [r7, #4]
 802cc4c:	7f5b      	ldrb	r3, [r3, #29]
 802cc4e:	2b01      	cmp	r3, #1
 802cc50:	d108      	bne.n	802cc64 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 802cc52:	687b      	ldr	r3, [r7, #4]
 802cc54:	681b      	ldr	r3, [r3, #0]
 802cc56:	681a      	ldr	r2, [r3, #0]
 802cc58:	687b      	ldr	r3, [r7, #4]
 802cc5a:	681b      	ldr	r3, [r3, #0]
 802cc5c:	f042 0204 	orr.w	r2, r2, #4
 802cc60:	601a      	str	r2, [r3, #0]
 802cc62:	e007      	b.n	802cc74 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 802cc64:	687b      	ldr	r3, [r7, #4]
 802cc66:	681b      	ldr	r3, [r3, #0]
 802cc68:	681a      	ldr	r2, [r3, #0]
 802cc6a:	687b      	ldr	r3, [r7, #4]
 802cc6c:	681b      	ldr	r3, [r3, #0]
 802cc6e:	f022 0204 	bic.w	r2, r2, #4
 802cc72:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 802cc74:	687b      	ldr	r3, [r7, #4]
 802cc76:	689a      	ldr	r2, [r3, #8]
 802cc78:	687b      	ldr	r3, [r7, #4]
 802cc7a:	68db      	ldr	r3, [r3, #12]
 802cc7c:	431a      	orrs	r2, r3
 802cc7e:	687b      	ldr	r3, [r7, #4]
 802cc80:	691b      	ldr	r3, [r3, #16]
 802cc82:	431a      	orrs	r2, r3
 802cc84:	687b      	ldr	r3, [r7, #4]
 802cc86:	695b      	ldr	r3, [r3, #20]
 802cc88:	ea42 0103 	orr.w	r1, r2, r3
 802cc8c:	687b      	ldr	r3, [r7, #4]
 802cc8e:	685b      	ldr	r3, [r3, #4]
 802cc90:	1e5a      	subs	r2, r3, #1
 802cc92:	687b      	ldr	r3, [r7, #4]
 802cc94:	681b      	ldr	r3, [r3, #0]
 802cc96:	430a      	orrs	r2, r1
 802cc98:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 802cc9a:	687b      	ldr	r3, [r7, #4]
 802cc9c:	2200      	movs	r2, #0
 802cc9e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 802cca0:	687b      	ldr	r3, [r7, #4]
 802cca2:	2201      	movs	r2, #1
 802cca4:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 802cca8:	2300      	movs	r3, #0
}
 802ccaa:	4618      	mov	r0, r3
 802ccac:	3710      	adds	r7, #16
 802ccae:	46bd      	mov	sp, r7
 802ccb0:	bd80      	pop	{r7, pc}
	...

0802ccb4 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 802ccb4:	b480      	push	{r7}
 802ccb6:	b087      	sub	sp, #28
 802ccb8:	af00      	add	r7, sp, #0
 802ccba:	6078      	str	r0, [r7, #4]
 802ccbc:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 802ccbe:	687b      	ldr	r3, [r7, #4]
 802ccc0:	681b      	ldr	r3, [r3, #0]
 802ccc2:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 802ccc4:	687b      	ldr	r3, [r7, #4]
 802ccc6:	f893 3020 	ldrb.w	r3, [r3, #32]
 802ccca:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 802cccc:	7cfb      	ldrb	r3, [r7, #19]
 802ccce:	2b01      	cmp	r3, #1
 802ccd0:	d003      	beq.n	802ccda <HAL_CAN_ConfigFilter+0x26>
 802ccd2:	7cfb      	ldrb	r3, [r7, #19]
 802ccd4:	2b02      	cmp	r3, #2
 802ccd6:	f040 80c7 	bne.w	802ce68 <HAL_CAN_ConfigFilter+0x1b4>
    assert_param(IS_CAN_FILTER_FIFO(sFilterConfig->FilterFIFOAssignment));
    assert_param(IS_CAN_FILTER_ACTIVATION(sFilterConfig->FilterActivation));

#if defined(CAN3)
    /* Check the CAN instance */
    if (hcan->Instance == CAN3)
 802ccda:	687b      	ldr	r3, [r7, #4]
 802ccdc:	681b      	ldr	r3, [r3, #0]
 802ccde:	4a69      	ldr	r2, [pc, #420]	; (802ce84 <HAL_CAN_ConfigFilter+0x1d0>)
 802cce0:	4293      	cmp	r3, r2
 802cce2:	d001      	beq.n	802cce8 <HAL_CAN_ConfigFilter+0x34>
    }
    else
    {
      /* CAN1 and CAN2 are dual instances with 28 common filters banks */
      /* Select master instance to access the filter banks */
      can_ip = CAN1;
 802cce4:	4b68      	ldr	r3, [pc, #416]	; (802ce88 <HAL_CAN_ConfigFilter+0x1d4>)
 802cce6:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 802cce8:	697b      	ldr	r3, [r7, #20]
 802ccea:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 802ccee:	f043 0201 	orr.w	r2, r3, #1
 802ccf2:	697b      	ldr	r3, [r7, #20]
 802ccf4:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#if defined(CAN3)
    /* Check the CAN instance */
    if (can_ip == CAN1)
 802ccf8:	697b      	ldr	r3, [r7, #20]
 802ccfa:	4a63      	ldr	r2, [pc, #396]	; (802ce88 <HAL_CAN_ConfigFilter+0x1d4>)
 802ccfc:	4293      	cmp	r3, r2
 802ccfe:	d111      	bne.n	802cd24 <HAL_CAN_ConfigFilter+0x70>
    {
      /* Select the start filter number of CAN2 slave instance */
      CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 802cd00:	697b      	ldr	r3, [r7, #20]
 802cd02:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 802cd06:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 802cd0a:	697b      	ldr	r3, [r7, #20]
 802cd0c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 802cd10:	697b      	ldr	r3, [r7, #20]
 802cd12:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 802cd16:	683b      	ldr	r3, [r7, #0]
 802cd18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802cd1a:	021b      	lsls	r3, r3, #8
 802cd1c:	431a      	orrs	r2, r3
 802cd1e:	697b      	ldr	r3, [r7, #20]
 802cd20:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 802cd24:	683b      	ldr	r3, [r7, #0]
 802cd26:	695b      	ldr	r3, [r3, #20]
 802cd28:	f003 031f 	and.w	r3, r3, #31
 802cd2c:	2201      	movs	r2, #1
 802cd2e:	fa02 f303 	lsl.w	r3, r2, r3
 802cd32:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 802cd34:	697b      	ldr	r3, [r7, #20]
 802cd36:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 802cd3a:	68fb      	ldr	r3, [r7, #12]
 802cd3c:	43db      	mvns	r3, r3
 802cd3e:	401a      	ands	r2, r3
 802cd40:	697b      	ldr	r3, [r7, #20]
 802cd42:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 802cd46:	683b      	ldr	r3, [r7, #0]
 802cd48:	69db      	ldr	r3, [r3, #28]
 802cd4a:	2b00      	cmp	r3, #0
 802cd4c:	d123      	bne.n	802cd96 <HAL_CAN_ConfigFilter+0xe2>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 802cd4e:	697b      	ldr	r3, [r7, #20]
 802cd50:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 802cd54:	68fb      	ldr	r3, [r7, #12]
 802cd56:	43db      	mvns	r3, r3
 802cd58:	401a      	ands	r2, r3
 802cd5a:	697b      	ldr	r3, [r7, #20]
 802cd5c:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 802cd60:	683b      	ldr	r3, [r7, #0]
 802cd62:	68db      	ldr	r3, [r3, #12]
 802cd64:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 802cd66:	683b      	ldr	r3, [r7, #0]
 802cd68:	685b      	ldr	r3, [r3, #4]
 802cd6a:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 802cd6c:	683a      	ldr	r2, [r7, #0]
 802cd6e:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 802cd70:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 802cd72:	697b      	ldr	r3, [r7, #20]
 802cd74:	3248      	adds	r2, #72	; 0x48
 802cd76:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 802cd7a:	683b      	ldr	r3, [r7, #0]
 802cd7c:	689b      	ldr	r3, [r3, #8]
 802cd7e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 802cd80:	683b      	ldr	r3, [r7, #0]
 802cd82:	681b      	ldr	r3, [r3, #0]
 802cd84:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 802cd86:	683b      	ldr	r3, [r7, #0]
 802cd88:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 802cd8a:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 802cd8c:	6979      	ldr	r1, [r7, #20]
 802cd8e:	3348      	adds	r3, #72	; 0x48
 802cd90:	00db      	lsls	r3, r3, #3
 802cd92:	440b      	add	r3, r1
 802cd94:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 802cd96:	683b      	ldr	r3, [r7, #0]
 802cd98:	69db      	ldr	r3, [r3, #28]
 802cd9a:	2b01      	cmp	r3, #1
 802cd9c:	d122      	bne.n	802cde4 <HAL_CAN_ConfigFilter+0x130>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 802cd9e:	697b      	ldr	r3, [r7, #20]
 802cda0:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 802cda4:	68fb      	ldr	r3, [r7, #12]
 802cda6:	431a      	orrs	r2, r3
 802cda8:	697b      	ldr	r3, [r7, #20]
 802cdaa:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 802cdae:	683b      	ldr	r3, [r7, #0]
 802cdb0:	681b      	ldr	r3, [r3, #0]
 802cdb2:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 802cdb4:	683b      	ldr	r3, [r7, #0]
 802cdb6:	685b      	ldr	r3, [r3, #4]
 802cdb8:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 802cdba:	683a      	ldr	r2, [r7, #0]
 802cdbc:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 802cdbe:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 802cdc0:	697b      	ldr	r3, [r7, #20]
 802cdc2:	3248      	adds	r2, #72	; 0x48
 802cdc4:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 802cdc8:	683b      	ldr	r3, [r7, #0]
 802cdca:	689b      	ldr	r3, [r3, #8]
 802cdcc:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 802cdce:	683b      	ldr	r3, [r7, #0]
 802cdd0:	68db      	ldr	r3, [r3, #12]
 802cdd2:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 802cdd4:	683b      	ldr	r3, [r7, #0]
 802cdd6:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 802cdd8:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 802cdda:	6979      	ldr	r1, [r7, #20]
 802cddc:	3348      	adds	r3, #72	; 0x48
 802cdde:	00db      	lsls	r3, r3, #3
 802cde0:	440b      	add	r3, r1
 802cde2:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 802cde4:	683b      	ldr	r3, [r7, #0]
 802cde6:	699b      	ldr	r3, [r3, #24]
 802cde8:	2b00      	cmp	r3, #0
 802cdea:	d109      	bne.n	802ce00 <HAL_CAN_ConfigFilter+0x14c>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 802cdec:	697b      	ldr	r3, [r7, #20]
 802cdee:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 802cdf2:	68fb      	ldr	r3, [r7, #12]
 802cdf4:	43db      	mvns	r3, r3
 802cdf6:	401a      	ands	r2, r3
 802cdf8:	697b      	ldr	r3, [r7, #20]
 802cdfa:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 802cdfe:	e007      	b.n	802ce10 <HAL_CAN_ConfigFilter+0x15c>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 802ce00:	697b      	ldr	r3, [r7, #20]
 802ce02:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 802ce06:	68fb      	ldr	r3, [r7, #12]
 802ce08:	431a      	orrs	r2, r3
 802ce0a:	697b      	ldr	r3, [r7, #20]
 802ce0c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 802ce10:	683b      	ldr	r3, [r7, #0]
 802ce12:	691b      	ldr	r3, [r3, #16]
 802ce14:	2b00      	cmp	r3, #0
 802ce16:	d109      	bne.n	802ce2c <HAL_CAN_ConfigFilter+0x178>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 802ce18:	697b      	ldr	r3, [r7, #20]
 802ce1a:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 802ce1e:	68fb      	ldr	r3, [r7, #12]
 802ce20:	43db      	mvns	r3, r3
 802ce22:	401a      	ands	r2, r3
 802ce24:	697b      	ldr	r3, [r7, #20]
 802ce26:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 802ce2a:	e007      	b.n	802ce3c <HAL_CAN_ConfigFilter+0x188>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 802ce2c:	697b      	ldr	r3, [r7, #20]
 802ce2e:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 802ce32:	68fb      	ldr	r3, [r7, #12]
 802ce34:	431a      	orrs	r2, r3
 802ce36:	697b      	ldr	r3, [r7, #20]
 802ce38:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 802ce3c:	683b      	ldr	r3, [r7, #0]
 802ce3e:	6a1b      	ldr	r3, [r3, #32]
 802ce40:	2b01      	cmp	r3, #1
 802ce42:	d107      	bne.n	802ce54 <HAL_CAN_ConfigFilter+0x1a0>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 802ce44:	697b      	ldr	r3, [r7, #20]
 802ce46:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 802ce4a:	68fb      	ldr	r3, [r7, #12]
 802ce4c:	431a      	orrs	r2, r3
 802ce4e:	697b      	ldr	r3, [r7, #20]
 802ce50:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 802ce54:	697b      	ldr	r3, [r7, #20]
 802ce56:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 802ce5a:	f023 0201 	bic.w	r2, r3, #1
 802ce5e:	697b      	ldr	r3, [r7, #20]
 802ce60:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 802ce64:	2300      	movs	r3, #0
 802ce66:	e006      	b.n	802ce76 <HAL_CAN_ConfigFilter+0x1c2>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 802ce68:	687b      	ldr	r3, [r7, #4]
 802ce6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802ce6c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 802ce70:	687b      	ldr	r3, [r7, #4]
 802ce72:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 802ce74:	2301      	movs	r3, #1
  }
}
 802ce76:	4618      	mov	r0, r3
 802ce78:	371c      	adds	r7, #28
 802ce7a:	46bd      	mov	sp, r7
 802ce7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 802ce80:	4770      	bx	lr
 802ce82:	bf00      	nop
 802ce84:	40006c00 	.word	0x40006c00
 802ce88:	40006400 	.word	0x40006400

0802ce8c <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 802ce8c:	b580      	push	{r7, lr}
 802ce8e:	b084      	sub	sp, #16
 802ce90:	af00      	add	r7, sp, #0
 802ce92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 802ce94:	687b      	ldr	r3, [r7, #4]
 802ce96:	f893 3020 	ldrb.w	r3, [r3, #32]
 802ce9a:	b2db      	uxtb	r3, r3
 802ce9c:	2b01      	cmp	r3, #1
 802ce9e:	d12e      	bne.n	802cefe <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 802cea0:	687b      	ldr	r3, [r7, #4]
 802cea2:	2202      	movs	r2, #2
 802cea4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 802cea8:	687b      	ldr	r3, [r7, #4]
 802ceaa:	681b      	ldr	r3, [r3, #0]
 802ceac:	681a      	ldr	r2, [r3, #0]
 802ceae:	687b      	ldr	r3, [r7, #4]
 802ceb0:	681b      	ldr	r3, [r3, #0]
 802ceb2:	f022 0201 	bic.w	r2, r2, #1
 802ceb6:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 802ceb8:	f7ff fa00 	bl	802c2bc <HAL_GetTick>
 802cebc:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 802cebe:	e012      	b.n	802cee6 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 802cec0:	f7ff f9fc 	bl	802c2bc <HAL_GetTick>
 802cec4:	4602      	mov	r2, r0
 802cec6:	68fb      	ldr	r3, [r7, #12]
 802cec8:	1ad3      	subs	r3, r2, r3
 802ceca:	2b0a      	cmp	r3, #10
 802cecc:	d90b      	bls.n	802cee6 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 802cece:	687b      	ldr	r3, [r7, #4]
 802ced0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802ced2:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 802ced6:	687b      	ldr	r3, [r7, #4]
 802ced8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 802ceda:	687b      	ldr	r3, [r7, #4]
 802cedc:	2205      	movs	r2, #5
 802cede:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 802cee2:	2301      	movs	r3, #1
 802cee4:	e012      	b.n	802cf0c <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 802cee6:	687b      	ldr	r3, [r7, #4]
 802cee8:	681b      	ldr	r3, [r3, #0]
 802ceea:	685b      	ldr	r3, [r3, #4]
 802ceec:	f003 0301 	and.w	r3, r3, #1
 802cef0:	2b00      	cmp	r3, #0
 802cef2:	d1e5      	bne.n	802cec0 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 802cef4:	687b      	ldr	r3, [r7, #4]
 802cef6:	2200      	movs	r2, #0
 802cef8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 802cefa:	2300      	movs	r3, #0
 802cefc:	e006      	b.n	802cf0c <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 802cefe:	687b      	ldr	r3, [r7, #4]
 802cf00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802cf02:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 802cf06:	687b      	ldr	r3, [r7, #4]
 802cf08:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 802cf0a:	2301      	movs	r3, #1
  }
}
 802cf0c:	4618      	mov	r0, r3
 802cf0e:	3710      	adds	r7, #16
 802cf10:	46bd      	mov	sp, r7
 802cf12:	bd80      	pop	{r7, pc}

0802cf14 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 802cf14:	b480      	push	{r7}
 802cf16:	b089      	sub	sp, #36	; 0x24
 802cf18:	af00      	add	r7, sp, #0
 802cf1a:	60f8      	str	r0, [r7, #12]
 802cf1c:	60b9      	str	r1, [r7, #8]
 802cf1e:	607a      	str	r2, [r7, #4]
 802cf20:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 802cf22:	68fb      	ldr	r3, [r7, #12]
 802cf24:	f893 3020 	ldrb.w	r3, [r3, #32]
 802cf28:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 802cf2a:	68fb      	ldr	r3, [r7, #12]
 802cf2c:	681b      	ldr	r3, [r3, #0]
 802cf2e:	689b      	ldr	r3, [r3, #8]
 802cf30:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 802cf32:	7ffb      	ldrb	r3, [r7, #31]
 802cf34:	2b01      	cmp	r3, #1
 802cf36:	d003      	beq.n	802cf40 <HAL_CAN_AddTxMessage+0x2c>
 802cf38:	7ffb      	ldrb	r3, [r7, #31]
 802cf3a:	2b02      	cmp	r3, #2
 802cf3c:	f040 80b8 	bne.w	802d0b0 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 802cf40:	69bb      	ldr	r3, [r7, #24]
 802cf42:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 802cf46:	2b00      	cmp	r3, #0
 802cf48:	d10a      	bne.n	802cf60 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 802cf4a:	69bb      	ldr	r3, [r7, #24]
 802cf4c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 802cf50:	2b00      	cmp	r3, #0
 802cf52:	d105      	bne.n	802cf60 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 802cf54:	69bb      	ldr	r3, [r7, #24]
 802cf56:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 802cf5a:	2b00      	cmp	r3, #0
 802cf5c:	f000 80a0 	beq.w	802d0a0 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 802cf60:	69bb      	ldr	r3, [r7, #24]
 802cf62:	0e1b      	lsrs	r3, r3, #24
 802cf64:	f003 0303 	and.w	r3, r3, #3
 802cf68:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 802cf6a:	697b      	ldr	r3, [r7, #20]
 802cf6c:	2b02      	cmp	r3, #2
 802cf6e:	d907      	bls.n	802cf80 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 802cf70:	68fb      	ldr	r3, [r7, #12]
 802cf72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802cf74:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 802cf78:	68fb      	ldr	r3, [r7, #12]
 802cf7a:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 802cf7c:	2301      	movs	r3, #1
 802cf7e:	e09e      	b.n	802d0be <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 802cf80:	2201      	movs	r2, #1
 802cf82:	697b      	ldr	r3, [r7, #20]
 802cf84:	409a      	lsls	r2, r3
 802cf86:	683b      	ldr	r3, [r7, #0]
 802cf88:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 802cf8a:	68bb      	ldr	r3, [r7, #8]
 802cf8c:	689b      	ldr	r3, [r3, #8]
 802cf8e:	2b00      	cmp	r3, #0
 802cf90:	d10d      	bne.n	802cfae <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 802cf92:	68bb      	ldr	r3, [r7, #8]
 802cf94:	681b      	ldr	r3, [r3, #0]
 802cf96:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 802cf98:	68bb      	ldr	r3, [r7, #8]
 802cf9a:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 802cf9c:	68f9      	ldr	r1, [r7, #12]
 802cf9e:	6809      	ldr	r1, [r1, #0]
 802cfa0:	431a      	orrs	r2, r3
 802cfa2:	697b      	ldr	r3, [r7, #20]
 802cfa4:	3318      	adds	r3, #24
 802cfa6:	011b      	lsls	r3, r3, #4
 802cfa8:	440b      	add	r3, r1
 802cfaa:	601a      	str	r2, [r3, #0]
 802cfac:	e00f      	b.n	802cfce <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 802cfae:	68bb      	ldr	r3, [r7, #8]
 802cfb0:	685b      	ldr	r3, [r3, #4]
 802cfb2:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 802cfb4:	68bb      	ldr	r3, [r7, #8]
 802cfb6:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 802cfb8:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 802cfba:	68bb      	ldr	r3, [r7, #8]
 802cfbc:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 802cfbe:	68f9      	ldr	r1, [r7, #12]
 802cfc0:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 802cfc2:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 802cfc4:	697b      	ldr	r3, [r7, #20]
 802cfc6:	3318      	adds	r3, #24
 802cfc8:	011b      	lsls	r3, r3, #4
 802cfca:	440b      	add	r3, r1
 802cfcc:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 802cfce:	68fb      	ldr	r3, [r7, #12]
 802cfd0:	6819      	ldr	r1, [r3, #0]
 802cfd2:	68bb      	ldr	r3, [r7, #8]
 802cfd4:	691a      	ldr	r2, [r3, #16]
 802cfd6:	697b      	ldr	r3, [r7, #20]
 802cfd8:	3318      	adds	r3, #24
 802cfda:	011b      	lsls	r3, r3, #4
 802cfdc:	440b      	add	r3, r1
 802cfde:	3304      	adds	r3, #4
 802cfe0:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 802cfe2:	68bb      	ldr	r3, [r7, #8]
 802cfe4:	7d1b      	ldrb	r3, [r3, #20]
 802cfe6:	2b01      	cmp	r3, #1
 802cfe8:	d111      	bne.n	802d00e <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 802cfea:	68fb      	ldr	r3, [r7, #12]
 802cfec:	681a      	ldr	r2, [r3, #0]
 802cfee:	697b      	ldr	r3, [r7, #20]
 802cff0:	3318      	adds	r3, #24
 802cff2:	011b      	lsls	r3, r3, #4
 802cff4:	4413      	add	r3, r2
 802cff6:	3304      	adds	r3, #4
 802cff8:	681b      	ldr	r3, [r3, #0]
 802cffa:	68fa      	ldr	r2, [r7, #12]
 802cffc:	6811      	ldr	r1, [r2, #0]
 802cffe:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 802d002:	697b      	ldr	r3, [r7, #20]
 802d004:	3318      	adds	r3, #24
 802d006:	011b      	lsls	r3, r3, #4
 802d008:	440b      	add	r3, r1
 802d00a:	3304      	adds	r3, #4
 802d00c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 802d00e:	687b      	ldr	r3, [r7, #4]
 802d010:	3307      	adds	r3, #7
 802d012:	781b      	ldrb	r3, [r3, #0]
 802d014:	061a      	lsls	r2, r3, #24
 802d016:	687b      	ldr	r3, [r7, #4]
 802d018:	3306      	adds	r3, #6
 802d01a:	781b      	ldrb	r3, [r3, #0]
 802d01c:	041b      	lsls	r3, r3, #16
 802d01e:	431a      	orrs	r2, r3
 802d020:	687b      	ldr	r3, [r7, #4]
 802d022:	3305      	adds	r3, #5
 802d024:	781b      	ldrb	r3, [r3, #0]
 802d026:	021b      	lsls	r3, r3, #8
 802d028:	4313      	orrs	r3, r2
 802d02a:	687a      	ldr	r2, [r7, #4]
 802d02c:	3204      	adds	r2, #4
 802d02e:	7812      	ldrb	r2, [r2, #0]
 802d030:	4610      	mov	r0, r2
 802d032:	68fa      	ldr	r2, [r7, #12]
 802d034:	6811      	ldr	r1, [r2, #0]
 802d036:	ea43 0200 	orr.w	r2, r3, r0
 802d03a:	697b      	ldr	r3, [r7, #20]
 802d03c:	011b      	lsls	r3, r3, #4
 802d03e:	440b      	add	r3, r1
 802d040:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 802d044:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 802d046:	687b      	ldr	r3, [r7, #4]
 802d048:	3303      	adds	r3, #3
 802d04a:	781b      	ldrb	r3, [r3, #0]
 802d04c:	061a      	lsls	r2, r3, #24
 802d04e:	687b      	ldr	r3, [r7, #4]
 802d050:	3302      	adds	r3, #2
 802d052:	781b      	ldrb	r3, [r3, #0]
 802d054:	041b      	lsls	r3, r3, #16
 802d056:	431a      	orrs	r2, r3
 802d058:	687b      	ldr	r3, [r7, #4]
 802d05a:	3301      	adds	r3, #1
 802d05c:	781b      	ldrb	r3, [r3, #0]
 802d05e:	021b      	lsls	r3, r3, #8
 802d060:	4313      	orrs	r3, r2
 802d062:	687a      	ldr	r2, [r7, #4]
 802d064:	7812      	ldrb	r2, [r2, #0]
 802d066:	4610      	mov	r0, r2
 802d068:	68fa      	ldr	r2, [r7, #12]
 802d06a:	6811      	ldr	r1, [r2, #0]
 802d06c:	ea43 0200 	orr.w	r2, r3, r0
 802d070:	697b      	ldr	r3, [r7, #20]
 802d072:	011b      	lsls	r3, r3, #4
 802d074:	440b      	add	r3, r1
 802d076:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 802d07a:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 802d07c:	68fb      	ldr	r3, [r7, #12]
 802d07e:	681a      	ldr	r2, [r3, #0]
 802d080:	697b      	ldr	r3, [r7, #20]
 802d082:	3318      	adds	r3, #24
 802d084:	011b      	lsls	r3, r3, #4
 802d086:	4413      	add	r3, r2
 802d088:	681b      	ldr	r3, [r3, #0]
 802d08a:	68fa      	ldr	r2, [r7, #12]
 802d08c:	6811      	ldr	r1, [r2, #0]
 802d08e:	f043 0201 	orr.w	r2, r3, #1
 802d092:	697b      	ldr	r3, [r7, #20]
 802d094:	3318      	adds	r3, #24
 802d096:	011b      	lsls	r3, r3, #4
 802d098:	440b      	add	r3, r1
 802d09a:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 802d09c:	2300      	movs	r3, #0
 802d09e:	e00e      	b.n	802d0be <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 802d0a0:	68fb      	ldr	r3, [r7, #12]
 802d0a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802d0a4:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 802d0a8:	68fb      	ldr	r3, [r7, #12]
 802d0aa:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 802d0ac:	2301      	movs	r3, #1
 802d0ae:	e006      	b.n	802d0be <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 802d0b0:	68fb      	ldr	r3, [r7, #12]
 802d0b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802d0b4:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 802d0b8:	68fb      	ldr	r3, [r7, #12]
 802d0ba:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 802d0bc:	2301      	movs	r3, #1
  }
}
 802d0be:	4618      	mov	r0, r3
 802d0c0:	3724      	adds	r7, #36	; 0x24
 802d0c2:	46bd      	mov	sp, r7
 802d0c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d0c8:	4770      	bx	lr

0802d0ca <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(CAN_HandleTypeDef *hcan)
{
 802d0ca:	b480      	push	{r7}
 802d0cc:	b085      	sub	sp, #20
 802d0ce:	af00      	add	r7, sp, #0
 802d0d0:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 802d0d2:	2300      	movs	r3, #0
 802d0d4:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 802d0d6:	687b      	ldr	r3, [r7, #4]
 802d0d8:	f893 3020 	ldrb.w	r3, [r3, #32]
 802d0dc:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 802d0de:	7afb      	ldrb	r3, [r7, #11]
 802d0e0:	2b01      	cmp	r3, #1
 802d0e2:	d002      	beq.n	802d0ea <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 802d0e4:	7afb      	ldrb	r3, [r7, #11]
 802d0e6:	2b02      	cmp	r3, #2
 802d0e8:	d11d      	bne.n	802d126 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 802d0ea:	687b      	ldr	r3, [r7, #4]
 802d0ec:	681b      	ldr	r3, [r3, #0]
 802d0ee:	689b      	ldr	r3, [r3, #8]
 802d0f0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 802d0f4:	2b00      	cmp	r3, #0
 802d0f6:	d002      	beq.n	802d0fe <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 802d0f8:	68fb      	ldr	r3, [r7, #12]
 802d0fa:	3301      	adds	r3, #1
 802d0fc:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 802d0fe:	687b      	ldr	r3, [r7, #4]
 802d100:	681b      	ldr	r3, [r3, #0]
 802d102:	689b      	ldr	r3, [r3, #8]
 802d104:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 802d108:	2b00      	cmp	r3, #0
 802d10a:	d002      	beq.n	802d112 <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 802d10c:	68fb      	ldr	r3, [r7, #12]
 802d10e:	3301      	adds	r3, #1
 802d110:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 802d112:	687b      	ldr	r3, [r7, #4]
 802d114:	681b      	ldr	r3, [r3, #0]
 802d116:	689b      	ldr	r3, [r3, #8]
 802d118:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 802d11c:	2b00      	cmp	r3, #0
 802d11e:	d002      	beq.n	802d126 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 802d120:	68fb      	ldr	r3, [r7, #12]
 802d122:	3301      	adds	r3, #1
 802d124:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 802d126:	68fb      	ldr	r3, [r7, #12]
}
 802d128:	4618      	mov	r0, r3
 802d12a:	3714      	adds	r7, #20
 802d12c:	46bd      	mov	sp, r7
 802d12e:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d132:	4770      	bx	lr

0802d134 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 802d134:	b480      	push	{r7}
 802d136:	b087      	sub	sp, #28
 802d138:	af00      	add	r7, sp, #0
 802d13a:	60f8      	str	r0, [r7, #12]
 802d13c:	60b9      	str	r1, [r7, #8]
 802d13e:	607a      	str	r2, [r7, #4]
 802d140:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 802d142:	68fb      	ldr	r3, [r7, #12]
 802d144:	f893 3020 	ldrb.w	r3, [r3, #32]
 802d148:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 802d14a:	7dfb      	ldrb	r3, [r7, #23]
 802d14c:	2b01      	cmp	r3, #1
 802d14e:	d003      	beq.n	802d158 <HAL_CAN_GetRxMessage+0x24>
 802d150:	7dfb      	ldrb	r3, [r7, #23]
 802d152:	2b02      	cmp	r3, #2
 802d154:	f040 80f3 	bne.w	802d33e <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 802d158:	68bb      	ldr	r3, [r7, #8]
 802d15a:	2b00      	cmp	r3, #0
 802d15c:	d10e      	bne.n	802d17c <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 802d15e:	68fb      	ldr	r3, [r7, #12]
 802d160:	681b      	ldr	r3, [r3, #0]
 802d162:	68db      	ldr	r3, [r3, #12]
 802d164:	f003 0303 	and.w	r3, r3, #3
 802d168:	2b00      	cmp	r3, #0
 802d16a:	d116      	bne.n	802d19a <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 802d16c:	68fb      	ldr	r3, [r7, #12]
 802d16e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802d170:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 802d174:	68fb      	ldr	r3, [r7, #12]
 802d176:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 802d178:	2301      	movs	r3, #1
 802d17a:	e0e7      	b.n	802d34c <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 802d17c:	68fb      	ldr	r3, [r7, #12]
 802d17e:	681b      	ldr	r3, [r3, #0]
 802d180:	691b      	ldr	r3, [r3, #16]
 802d182:	f003 0303 	and.w	r3, r3, #3
 802d186:	2b00      	cmp	r3, #0
 802d188:	d107      	bne.n	802d19a <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 802d18a:	68fb      	ldr	r3, [r7, #12]
 802d18c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802d18e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 802d192:	68fb      	ldr	r3, [r7, #12]
 802d194:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 802d196:	2301      	movs	r3, #1
 802d198:	e0d8      	b.n	802d34c <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 802d19a:	68fb      	ldr	r3, [r7, #12]
 802d19c:	681a      	ldr	r2, [r3, #0]
 802d19e:	68bb      	ldr	r3, [r7, #8]
 802d1a0:	331b      	adds	r3, #27
 802d1a2:	011b      	lsls	r3, r3, #4
 802d1a4:	4413      	add	r3, r2
 802d1a6:	681b      	ldr	r3, [r3, #0]
 802d1a8:	f003 0204 	and.w	r2, r3, #4
 802d1ac:	687b      	ldr	r3, [r7, #4]
 802d1ae:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 802d1b0:	687b      	ldr	r3, [r7, #4]
 802d1b2:	689b      	ldr	r3, [r3, #8]
 802d1b4:	2b00      	cmp	r3, #0
 802d1b6:	d10c      	bne.n	802d1d2 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 802d1b8:	68fb      	ldr	r3, [r7, #12]
 802d1ba:	681a      	ldr	r2, [r3, #0]
 802d1bc:	68bb      	ldr	r3, [r7, #8]
 802d1be:	331b      	adds	r3, #27
 802d1c0:	011b      	lsls	r3, r3, #4
 802d1c2:	4413      	add	r3, r2
 802d1c4:	681b      	ldr	r3, [r3, #0]
 802d1c6:	0d5b      	lsrs	r3, r3, #21
 802d1c8:	f3c3 020a 	ubfx	r2, r3, #0, #11
 802d1cc:	687b      	ldr	r3, [r7, #4]
 802d1ce:	601a      	str	r2, [r3, #0]
 802d1d0:	e00b      	b.n	802d1ea <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 802d1d2:	68fb      	ldr	r3, [r7, #12]
 802d1d4:	681a      	ldr	r2, [r3, #0]
 802d1d6:	68bb      	ldr	r3, [r7, #8]
 802d1d8:	331b      	adds	r3, #27
 802d1da:	011b      	lsls	r3, r3, #4
 802d1dc:	4413      	add	r3, r2
 802d1de:	681b      	ldr	r3, [r3, #0]
 802d1e0:	08db      	lsrs	r3, r3, #3
 802d1e2:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 802d1e6:	687b      	ldr	r3, [r7, #4]
 802d1e8:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 802d1ea:	68fb      	ldr	r3, [r7, #12]
 802d1ec:	681a      	ldr	r2, [r3, #0]
 802d1ee:	68bb      	ldr	r3, [r7, #8]
 802d1f0:	331b      	adds	r3, #27
 802d1f2:	011b      	lsls	r3, r3, #4
 802d1f4:	4413      	add	r3, r2
 802d1f6:	681b      	ldr	r3, [r3, #0]
 802d1f8:	f003 0202 	and.w	r2, r3, #2
 802d1fc:	687b      	ldr	r3, [r7, #4]
 802d1fe:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 802d200:	68fb      	ldr	r3, [r7, #12]
 802d202:	681a      	ldr	r2, [r3, #0]
 802d204:	68bb      	ldr	r3, [r7, #8]
 802d206:	331b      	adds	r3, #27
 802d208:	011b      	lsls	r3, r3, #4
 802d20a:	4413      	add	r3, r2
 802d20c:	3304      	adds	r3, #4
 802d20e:	681b      	ldr	r3, [r3, #0]
 802d210:	f003 020f 	and.w	r2, r3, #15
 802d214:	687b      	ldr	r3, [r7, #4]
 802d216:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 802d218:	68fb      	ldr	r3, [r7, #12]
 802d21a:	681a      	ldr	r2, [r3, #0]
 802d21c:	68bb      	ldr	r3, [r7, #8]
 802d21e:	331b      	adds	r3, #27
 802d220:	011b      	lsls	r3, r3, #4
 802d222:	4413      	add	r3, r2
 802d224:	3304      	adds	r3, #4
 802d226:	681b      	ldr	r3, [r3, #0]
 802d228:	0a1b      	lsrs	r3, r3, #8
 802d22a:	b2da      	uxtb	r2, r3
 802d22c:	687b      	ldr	r3, [r7, #4]
 802d22e:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 802d230:	68fb      	ldr	r3, [r7, #12]
 802d232:	681a      	ldr	r2, [r3, #0]
 802d234:	68bb      	ldr	r3, [r7, #8]
 802d236:	331b      	adds	r3, #27
 802d238:	011b      	lsls	r3, r3, #4
 802d23a:	4413      	add	r3, r2
 802d23c:	3304      	adds	r3, #4
 802d23e:	681b      	ldr	r3, [r3, #0]
 802d240:	0c1b      	lsrs	r3, r3, #16
 802d242:	b29a      	uxth	r2, r3
 802d244:	687b      	ldr	r3, [r7, #4]
 802d246:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 802d248:	68fb      	ldr	r3, [r7, #12]
 802d24a:	681a      	ldr	r2, [r3, #0]
 802d24c:	68bb      	ldr	r3, [r7, #8]
 802d24e:	011b      	lsls	r3, r3, #4
 802d250:	4413      	add	r3, r2
 802d252:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 802d256:	681b      	ldr	r3, [r3, #0]
 802d258:	b2da      	uxtb	r2, r3
 802d25a:	683b      	ldr	r3, [r7, #0]
 802d25c:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 802d25e:	68fb      	ldr	r3, [r7, #12]
 802d260:	681a      	ldr	r2, [r3, #0]
 802d262:	68bb      	ldr	r3, [r7, #8]
 802d264:	011b      	lsls	r3, r3, #4
 802d266:	4413      	add	r3, r2
 802d268:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 802d26c:	681b      	ldr	r3, [r3, #0]
 802d26e:	0a1a      	lsrs	r2, r3, #8
 802d270:	683b      	ldr	r3, [r7, #0]
 802d272:	3301      	adds	r3, #1
 802d274:	b2d2      	uxtb	r2, r2
 802d276:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 802d278:	68fb      	ldr	r3, [r7, #12]
 802d27a:	681a      	ldr	r2, [r3, #0]
 802d27c:	68bb      	ldr	r3, [r7, #8]
 802d27e:	011b      	lsls	r3, r3, #4
 802d280:	4413      	add	r3, r2
 802d282:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 802d286:	681b      	ldr	r3, [r3, #0]
 802d288:	0c1a      	lsrs	r2, r3, #16
 802d28a:	683b      	ldr	r3, [r7, #0]
 802d28c:	3302      	adds	r3, #2
 802d28e:	b2d2      	uxtb	r2, r2
 802d290:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 802d292:	68fb      	ldr	r3, [r7, #12]
 802d294:	681a      	ldr	r2, [r3, #0]
 802d296:	68bb      	ldr	r3, [r7, #8]
 802d298:	011b      	lsls	r3, r3, #4
 802d29a:	4413      	add	r3, r2
 802d29c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 802d2a0:	681b      	ldr	r3, [r3, #0]
 802d2a2:	0e1a      	lsrs	r2, r3, #24
 802d2a4:	683b      	ldr	r3, [r7, #0]
 802d2a6:	3303      	adds	r3, #3
 802d2a8:	b2d2      	uxtb	r2, r2
 802d2aa:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 802d2ac:	68fb      	ldr	r3, [r7, #12]
 802d2ae:	681a      	ldr	r2, [r3, #0]
 802d2b0:	68bb      	ldr	r3, [r7, #8]
 802d2b2:	011b      	lsls	r3, r3, #4
 802d2b4:	4413      	add	r3, r2
 802d2b6:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 802d2ba:	681a      	ldr	r2, [r3, #0]
 802d2bc:	683b      	ldr	r3, [r7, #0]
 802d2be:	3304      	adds	r3, #4
 802d2c0:	b2d2      	uxtb	r2, r2
 802d2c2:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 802d2c4:	68fb      	ldr	r3, [r7, #12]
 802d2c6:	681a      	ldr	r2, [r3, #0]
 802d2c8:	68bb      	ldr	r3, [r7, #8]
 802d2ca:	011b      	lsls	r3, r3, #4
 802d2cc:	4413      	add	r3, r2
 802d2ce:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 802d2d2:	681b      	ldr	r3, [r3, #0]
 802d2d4:	0a1a      	lsrs	r2, r3, #8
 802d2d6:	683b      	ldr	r3, [r7, #0]
 802d2d8:	3305      	adds	r3, #5
 802d2da:	b2d2      	uxtb	r2, r2
 802d2dc:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 802d2de:	68fb      	ldr	r3, [r7, #12]
 802d2e0:	681a      	ldr	r2, [r3, #0]
 802d2e2:	68bb      	ldr	r3, [r7, #8]
 802d2e4:	011b      	lsls	r3, r3, #4
 802d2e6:	4413      	add	r3, r2
 802d2e8:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 802d2ec:	681b      	ldr	r3, [r3, #0]
 802d2ee:	0c1a      	lsrs	r2, r3, #16
 802d2f0:	683b      	ldr	r3, [r7, #0]
 802d2f2:	3306      	adds	r3, #6
 802d2f4:	b2d2      	uxtb	r2, r2
 802d2f6:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 802d2f8:	68fb      	ldr	r3, [r7, #12]
 802d2fa:	681a      	ldr	r2, [r3, #0]
 802d2fc:	68bb      	ldr	r3, [r7, #8]
 802d2fe:	011b      	lsls	r3, r3, #4
 802d300:	4413      	add	r3, r2
 802d302:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 802d306:	681b      	ldr	r3, [r3, #0]
 802d308:	0e1a      	lsrs	r2, r3, #24
 802d30a:	683b      	ldr	r3, [r7, #0]
 802d30c:	3307      	adds	r3, #7
 802d30e:	b2d2      	uxtb	r2, r2
 802d310:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 802d312:	68bb      	ldr	r3, [r7, #8]
 802d314:	2b00      	cmp	r3, #0
 802d316:	d108      	bne.n	802d32a <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 802d318:	68fb      	ldr	r3, [r7, #12]
 802d31a:	681b      	ldr	r3, [r3, #0]
 802d31c:	68da      	ldr	r2, [r3, #12]
 802d31e:	68fb      	ldr	r3, [r7, #12]
 802d320:	681b      	ldr	r3, [r3, #0]
 802d322:	f042 0220 	orr.w	r2, r2, #32
 802d326:	60da      	str	r2, [r3, #12]
 802d328:	e007      	b.n	802d33a <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 802d32a:	68fb      	ldr	r3, [r7, #12]
 802d32c:	681b      	ldr	r3, [r3, #0]
 802d32e:	691a      	ldr	r2, [r3, #16]
 802d330:	68fb      	ldr	r3, [r7, #12]
 802d332:	681b      	ldr	r3, [r3, #0]
 802d334:	f042 0220 	orr.w	r2, r2, #32
 802d338:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 802d33a:	2300      	movs	r3, #0
 802d33c:	e006      	b.n	802d34c <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 802d33e:	68fb      	ldr	r3, [r7, #12]
 802d340:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802d342:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 802d346:	68fb      	ldr	r3, [r7, #12]
 802d348:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 802d34a:	2301      	movs	r3, #1
  }
}
 802d34c:	4618      	mov	r0, r3
 802d34e:	371c      	adds	r7, #28
 802d350:	46bd      	mov	sp, r7
 802d352:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d356:	4770      	bx	lr

0802d358 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 802d358:	b480      	push	{r7}
 802d35a:	b085      	sub	sp, #20
 802d35c:	af00      	add	r7, sp, #0
 802d35e:	6078      	str	r0, [r7, #4]
 802d360:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 802d362:	687b      	ldr	r3, [r7, #4]
 802d364:	f893 3020 	ldrb.w	r3, [r3, #32]
 802d368:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 802d36a:	7bfb      	ldrb	r3, [r7, #15]
 802d36c:	2b01      	cmp	r3, #1
 802d36e:	d002      	beq.n	802d376 <HAL_CAN_ActivateNotification+0x1e>
 802d370:	7bfb      	ldrb	r3, [r7, #15]
 802d372:	2b02      	cmp	r3, #2
 802d374:	d109      	bne.n	802d38a <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 802d376:	687b      	ldr	r3, [r7, #4]
 802d378:	681b      	ldr	r3, [r3, #0]
 802d37a:	6959      	ldr	r1, [r3, #20]
 802d37c:	687b      	ldr	r3, [r7, #4]
 802d37e:	681b      	ldr	r3, [r3, #0]
 802d380:	683a      	ldr	r2, [r7, #0]
 802d382:	430a      	orrs	r2, r1
 802d384:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 802d386:	2300      	movs	r3, #0
 802d388:	e006      	b.n	802d398 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 802d38a:	687b      	ldr	r3, [r7, #4]
 802d38c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802d38e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 802d392:	687b      	ldr	r3, [r7, #4]
 802d394:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 802d396:	2301      	movs	r3, #1
  }
}
 802d398:	4618      	mov	r0, r3
 802d39a:	3714      	adds	r7, #20
 802d39c:	46bd      	mov	sp, r7
 802d39e:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d3a2:	4770      	bx	lr

0802d3a4 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 802d3a4:	b580      	push	{r7, lr}
 802d3a6:	b08a      	sub	sp, #40	; 0x28
 802d3a8:	af00      	add	r7, sp, #0
 802d3aa:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 802d3ac:	2300      	movs	r3, #0
 802d3ae:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 802d3b0:	687b      	ldr	r3, [r7, #4]
 802d3b2:	681b      	ldr	r3, [r3, #0]
 802d3b4:	695b      	ldr	r3, [r3, #20]
 802d3b6:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 802d3b8:	687b      	ldr	r3, [r7, #4]
 802d3ba:	681b      	ldr	r3, [r3, #0]
 802d3bc:	685b      	ldr	r3, [r3, #4]
 802d3be:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 802d3c0:	687b      	ldr	r3, [r7, #4]
 802d3c2:	681b      	ldr	r3, [r3, #0]
 802d3c4:	689b      	ldr	r3, [r3, #8]
 802d3c6:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 802d3c8:	687b      	ldr	r3, [r7, #4]
 802d3ca:	681b      	ldr	r3, [r3, #0]
 802d3cc:	68db      	ldr	r3, [r3, #12]
 802d3ce:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 802d3d0:	687b      	ldr	r3, [r7, #4]
 802d3d2:	681b      	ldr	r3, [r3, #0]
 802d3d4:	691b      	ldr	r3, [r3, #16]
 802d3d6:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 802d3d8:	687b      	ldr	r3, [r7, #4]
 802d3da:	681b      	ldr	r3, [r3, #0]
 802d3dc:	699b      	ldr	r3, [r3, #24]
 802d3de:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 802d3e0:	6a3b      	ldr	r3, [r7, #32]
 802d3e2:	f003 0301 	and.w	r3, r3, #1
 802d3e6:	2b00      	cmp	r3, #0
 802d3e8:	d07c      	beq.n	802d4e4 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 802d3ea:	69bb      	ldr	r3, [r7, #24]
 802d3ec:	f003 0301 	and.w	r3, r3, #1
 802d3f0:	2b00      	cmp	r3, #0
 802d3f2:	d023      	beq.n	802d43c <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 802d3f4:	687b      	ldr	r3, [r7, #4]
 802d3f6:	681b      	ldr	r3, [r3, #0]
 802d3f8:	2201      	movs	r2, #1
 802d3fa:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 802d3fc:	69bb      	ldr	r3, [r7, #24]
 802d3fe:	f003 0302 	and.w	r3, r3, #2
 802d402:	2b00      	cmp	r3, #0
 802d404:	d003      	beq.n	802d40e <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 802d406:	6878      	ldr	r0, [r7, #4]
 802d408:	f000 f97d 	bl	802d706 <HAL_CAN_TxMailbox0CompleteCallback>
 802d40c:	e016      	b.n	802d43c <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 802d40e:	69bb      	ldr	r3, [r7, #24]
 802d410:	f003 0304 	and.w	r3, r3, #4
 802d414:	2b00      	cmp	r3, #0
 802d416:	d004      	beq.n	802d422 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 802d418:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802d41a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 802d41e:	627b      	str	r3, [r7, #36]	; 0x24
 802d420:	e00c      	b.n	802d43c <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 802d422:	69bb      	ldr	r3, [r7, #24]
 802d424:	f003 0308 	and.w	r3, r3, #8
 802d428:	2b00      	cmp	r3, #0
 802d42a:	d004      	beq.n	802d436 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 802d42c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802d42e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 802d432:	627b      	str	r3, [r7, #36]	; 0x24
 802d434:	e002      	b.n	802d43c <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 802d436:	6878      	ldr	r0, [r7, #4]
 802d438:	f000 f983 	bl	802d742 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 802d43c:	69bb      	ldr	r3, [r7, #24]
 802d43e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 802d442:	2b00      	cmp	r3, #0
 802d444:	d024      	beq.n	802d490 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 802d446:	687b      	ldr	r3, [r7, #4]
 802d448:	681b      	ldr	r3, [r3, #0]
 802d44a:	f44f 7280 	mov.w	r2, #256	; 0x100
 802d44e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 802d450:	69bb      	ldr	r3, [r7, #24]
 802d452:	f403 7300 	and.w	r3, r3, #512	; 0x200
 802d456:	2b00      	cmp	r3, #0
 802d458:	d003      	beq.n	802d462 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 802d45a:	6878      	ldr	r0, [r7, #4]
 802d45c:	f000 f95d 	bl	802d71a <HAL_CAN_TxMailbox1CompleteCallback>
 802d460:	e016      	b.n	802d490 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 802d462:	69bb      	ldr	r3, [r7, #24]
 802d464:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 802d468:	2b00      	cmp	r3, #0
 802d46a:	d004      	beq.n	802d476 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 802d46c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802d46e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 802d472:	627b      	str	r3, [r7, #36]	; 0x24
 802d474:	e00c      	b.n	802d490 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 802d476:	69bb      	ldr	r3, [r7, #24]
 802d478:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 802d47c:	2b00      	cmp	r3, #0
 802d47e:	d004      	beq.n	802d48a <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 802d480:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802d482:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 802d486:	627b      	str	r3, [r7, #36]	; 0x24
 802d488:	e002      	b.n	802d490 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 802d48a:	6878      	ldr	r0, [r7, #4]
 802d48c:	f000 f963 	bl	802d756 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 802d490:	69bb      	ldr	r3, [r7, #24]
 802d492:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 802d496:	2b00      	cmp	r3, #0
 802d498:	d024      	beq.n	802d4e4 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 802d49a:	687b      	ldr	r3, [r7, #4]
 802d49c:	681b      	ldr	r3, [r3, #0]
 802d49e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 802d4a2:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 802d4a4:	69bb      	ldr	r3, [r7, #24]
 802d4a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 802d4aa:	2b00      	cmp	r3, #0
 802d4ac:	d003      	beq.n	802d4b6 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 802d4ae:	6878      	ldr	r0, [r7, #4]
 802d4b0:	f000 f93d 	bl	802d72e <HAL_CAN_TxMailbox2CompleteCallback>
 802d4b4:	e016      	b.n	802d4e4 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 802d4b6:	69bb      	ldr	r3, [r7, #24]
 802d4b8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 802d4bc:	2b00      	cmp	r3, #0
 802d4be:	d004      	beq.n	802d4ca <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 802d4c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802d4c2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 802d4c6:	627b      	str	r3, [r7, #36]	; 0x24
 802d4c8:	e00c      	b.n	802d4e4 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 802d4ca:	69bb      	ldr	r3, [r7, #24]
 802d4cc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 802d4d0:	2b00      	cmp	r3, #0
 802d4d2:	d004      	beq.n	802d4de <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 802d4d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802d4d6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 802d4da:	627b      	str	r3, [r7, #36]	; 0x24
 802d4dc:	e002      	b.n	802d4e4 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 802d4de:	6878      	ldr	r0, [r7, #4]
 802d4e0:	f000 f943 	bl	802d76a <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 802d4e4:	6a3b      	ldr	r3, [r7, #32]
 802d4e6:	f003 0308 	and.w	r3, r3, #8
 802d4ea:	2b00      	cmp	r3, #0
 802d4ec:	d00c      	beq.n	802d508 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 802d4ee:	697b      	ldr	r3, [r7, #20]
 802d4f0:	f003 0310 	and.w	r3, r3, #16
 802d4f4:	2b00      	cmp	r3, #0
 802d4f6:	d007      	beq.n	802d508 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 802d4f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802d4fa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 802d4fe:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 802d500:	687b      	ldr	r3, [r7, #4]
 802d502:	681b      	ldr	r3, [r3, #0]
 802d504:	2210      	movs	r2, #16
 802d506:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 802d508:	6a3b      	ldr	r3, [r7, #32]
 802d50a:	f003 0304 	and.w	r3, r3, #4
 802d50e:	2b00      	cmp	r3, #0
 802d510:	d00b      	beq.n	802d52a <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 802d512:	697b      	ldr	r3, [r7, #20]
 802d514:	f003 0308 	and.w	r3, r3, #8
 802d518:	2b00      	cmp	r3, #0
 802d51a:	d006      	beq.n	802d52a <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 802d51c:	687b      	ldr	r3, [r7, #4]
 802d51e:	681b      	ldr	r3, [r3, #0]
 802d520:	2208      	movs	r2, #8
 802d522:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 802d524:	6878      	ldr	r0, [r7, #4]
 802d526:	f000 f92a 	bl	802d77e <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 802d52a:	6a3b      	ldr	r3, [r7, #32]
 802d52c:	f003 0302 	and.w	r3, r3, #2
 802d530:	2b00      	cmp	r3, #0
 802d532:	d009      	beq.n	802d548 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 802d534:	687b      	ldr	r3, [r7, #4]
 802d536:	681b      	ldr	r3, [r3, #0]
 802d538:	68db      	ldr	r3, [r3, #12]
 802d53a:	f003 0303 	and.w	r3, r3, #3
 802d53e:	2b00      	cmp	r3, #0
 802d540:	d002      	beq.n	802d548 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 802d542:	6878      	ldr	r0, [r7, #4]
 802d544:	f010 fdfa 	bl	803e13c <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 802d548:	6a3b      	ldr	r3, [r7, #32]
 802d54a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 802d54e:	2b00      	cmp	r3, #0
 802d550:	d00c      	beq.n	802d56c <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 802d552:	693b      	ldr	r3, [r7, #16]
 802d554:	f003 0310 	and.w	r3, r3, #16
 802d558:	2b00      	cmp	r3, #0
 802d55a:	d007      	beq.n	802d56c <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 802d55c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802d55e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 802d562:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 802d564:	687b      	ldr	r3, [r7, #4]
 802d566:	681b      	ldr	r3, [r3, #0]
 802d568:	2210      	movs	r2, #16
 802d56a:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 802d56c:	6a3b      	ldr	r3, [r7, #32]
 802d56e:	f003 0320 	and.w	r3, r3, #32
 802d572:	2b00      	cmp	r3, #0
 802d574:	d00b      	beq.n	802d58e <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 802d576:	693b      	ldr	r3, [r7, #16]
 802d578:	f003 0308 	and.w	r3, r3, #8
 802d57c:	2b00      	cmp	r3, #0
 802d57e:	d006      	beq.n	802d58e <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 802d580:	687b      	ldr	r3, [r7, #4]
 802d582:	681b      	ldr	r3, [r3, #0]
 802d584:	2208      	movs	r2, #8
 802d586:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 802d588:	6878      	ldr	r0, [r7, #4]
 802d58a:	f000 f90c 	bl	802d7a6 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 802d58e:	6a3b      	ldr	r3, [r7, #32]
 802d590:	f003 0310 	and.w	r3, r3, #16
 802d594:	2b00      	cmp	r3, #0
 802d596:	d009      	beq.n	802d5ac <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 802d598:	687b      	ldr	r3, [r7, #4]
 802d59a:	681b      	ldr	r3, [r3, #0]
 802d59c:	691b      	ldr	r3, [r3, #16]
 802d59e:	f003 0303 	and.w	r3, r3, #3
 802d5a2:	2b00      	cmp	r3, #0
 802d5a4:	d002      	beq.n	802d5ac <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 802d5a6:	6878      	ldr	r0, [r7, #4]
 802d5a8:	f000 f8f3 	bl	802d792 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 802d5ac:	6a3b      	ldr	r3, [r7, #32]
 802d5ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 802d5b2:	2b00      	cmp	r3, #0
 802d5b4:	d00b      	beq.n	802d5ce <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 802d5b6:	69fb      	ldr	r3, [r7, #28]
 802d5b8:	f003 0310 	and.w	r3, r3, #16
 802d5bc:	2b00      	cmp	r3, #0
 802d5be:	d006      	beq.n	802d5ce <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 802d5c0:	687b      	ldr	r3, [r7, #4]
 802d5c2:	681b      	ldr	r3, [r3, #0]
 802d5c4:	2210      	movs	r2, #16
 802d5c6:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 802d5c8:	6878      	ldr	r0, [r7, #4]
 802d5ca:	f000 f8f6 	bl	802d7ba <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 802d5ce:	6a3b      	ldr	r3, [r7, #32]
 802d5d0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 802d5d4:	2b00      	cmp	r3, #0
 802d5d6:	d00b      	beq.n	802d5f0 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 802d5d8:	69fb      	ldr	r3, [r7, #28]
 802d5da:	f003 0308 	and.w	r3, r3, #8
 802d5de:	2b00      	cmp	r3, #0
 802d5e0:	d006      	beq.n	802d5f0 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 802d5e2:	687b      	ldr	r3, [r7, #4]
 802d5e4:	681b      	ldr	r3, [r3, #0]
 802d5e6:	2208      	movs	r2, #8
 802d5e8:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 802d5ea:	6878      	ldr	r0, [r7, #4]
 802d5ec:	f000 f8ef 	bl	802d7ce <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 802d5f0:	6a3b      	ldr	r3, [r7, #32]
 802d5f2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 802d5f6:	2b00      	cmp	r3, #0
 802d5f8:	d075      	beq.n	802d6e6 <HAL_CAN_IRQHandler+0x342>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 802d5fa:	69fb      	ldr	r3, [r7, #28]
 802d5fc:	f003 0304 	and.w	r3, r3, #4
 802d600:	2b00      	cmp	r3, #0
 802d602:	d06c      	beq.n	802d6de <HAL_CAN_IRQHandler+0x33a>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 802d604:	6a3b      	ldr	r3, [r7, #32]
 802d606:	f403 7380 	and.w	r3, r3, #256	; 0x100
 802d60a:	2b00      	cmp	r3, #0
 802d60c:	d008      	beq.n	802d620 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 802d60e:	68fb      	ldr	r3, [r7, #12]
 802d610:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 802d614:	2b00      	cmp	r3, #0
 802d616:	d003      	beq.n	802d620 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 802d618:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802d61a:	f043 0301 	orr.w	r3, r3, #1
 802d61e:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 802d620:	6a3b      	ldr	r3, [r7, #32]
 802d622:	f403 7300 	and.w	r3, r3, #512	; 0x200
 802d626:	2b00      	cmp	r3, #0
 802d628:	d008      	beq.n	802d63c <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 802d62a:	68fb      	ldr	r3, [r7, #12]
 802d62c:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 802d630:	2b00      	cmp	r3, #0
 802d632:	d003      	beq.n	802d63c <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 802d634:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802d636:	f043 0302 	orr.w	r3, r3, #2
 802d63a:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 802d63c:	6a3b      	ldr	r3, [r7, #32]
 802d63e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 802d642:	2b00      	cmp	r3, #0
 802d644:	d008      	beq.n	802d658 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 802d646:	68fb      	ldr	r3, [r7, #12]
 802d648:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 802d64c:	2b00      	cmp	r3, #0
 802d64e:	d003      	beq.n	802d658 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 802d650:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802d652:	f043 0304 	orr.w	r3, r3, #4
 802d656:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 802d658:	6a3b      	ldr	r3, [r7, #32]
 802d65a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 802d65e:	2b00      	cmp	r3, #0
 802d660:	d03d      	beq.n	802d6de <HAL_CAN_IRQHandler+0x33a>
          ((esrflags & CAN_ESR_LEC) != 0U))
 802d662:	68fb      	ldr	r3, [r7, #12]
 802d664:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 802d668:	2b00      	cmp	r3, #0
 802d66a:	d038      	beq.n	802d6de <HAL_CAN_IRQHandler+0x33a>
      {
        switch (esrflags & CAN_ESR_LEC)
 802d66c:	68fb      	ldr	r3, [r7, #12]
 802d66e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 802d672:	2b30      	cmp	r3, #48	; 0x30
 802d674:	d017      	beq.n	802d6a6 <HAL_CAN_IRQHandler+0x302>
 802d676:	2b30      	cmp	r3, #48	; 0x30
 802d678:	d804      	bhi.n	802d684 <HAL_CAN_IRQHandler+0x2e0>
 802d67a:	2b10      	cmp	r3, #16
 802d67c:	d009      	beq.n	802d692 <HAL_CAN_IRQHandler+0x2ee>
 802d67e:	2b20      	cmp	r3, #32
 802d680:	d00c      	beq.n	802d69c <HAL_CAN_IRQHandler+0x2f8>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 802d682:	e024      	b.n	802d6ce <HAL_CAN_IRQHandler+0x32a>
        switch (esrflags & CAN_ESR_LEC)
 802d684:	2b50      	cmp	r3, #80	; 0x50
 802d686:	d018      	beq.n	802d6ba <HAL_CAN_IRQHandler+0x316>
 802d688:	2b60      	cmp	r3, #96	; 0x60
 802d68a:	d01b      	beq.n	802d6c4 <HAL_CAN_IRQHandler+0x320>
 802d68c:	2b40      	cmp	r3, #64	; 0x40
 802d68e:	d00f      	beq.n	802d6b0 <HAL_CAN_IRQHandler+0x30c>
            break;
 802d690:	e01d      	b.n	802d6ce <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_STF;
 802d692:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802d694:	f043 0308 	orr.w	r3, r3, #8
 802d698:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 802d69a:	e018      	b.n	802d6ce <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_FOR;
 802d69c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802d69e:	f043 0310 	orr.w	r3, r3, #16
 802d6a2:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 802d6a4:	e013      	b.n	802d6ce <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_ACK;
 802d6a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802d6a8:	f043 0320 	orr.w	r3, r3, #32
 802d6ac:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 802d6ae:	e00e      	b.n	802d6ce <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BR;
 802d6b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802d6b2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 802d6b6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 802d6b8:	e009      	b.n	802d6ce <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BD;
 802d6ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802d6bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 802d6c0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 802d6c2:	e004      	b.n	802d6ce <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_CRC;
 802d6c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802d6c6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 802d6ca:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 802d6cc:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 802d6ce:	687b      	ldr	r3, [r7, #4]
 802d6d0:	681b      	ldr	r3, [r3, #0]
 802d6d2:	699a      	ldr	r2, [r3, #24]
 802d6d4:	687b      	ldr	r3, [r7, #4]
 802d6d6:	681b      	ldr	r3, [r3, #0]
 802d6d8:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 802d6dc:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 802d6de:	687b      	ldr	r3, [r7, #4]
 802d6e0:	681b      	ldr	r3, [r3, #0]
 802d6e2:	2204      	movs	r2, #4
 802d6e4:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 802d6e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802d6e8:	2b00      	cmp	r3, #0
 802d6ea:	d008      	beq.n	802d6fe <HAL_CAN_IRQHandler+0x35a>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 802d6ec:	687b      	ldr	r3, [r7, #4]
 802d6ee:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 802d6f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802d6f2:	431a      	orrs	r2, r3
 802d6f4:	687b      	ldr	r3, [r7, #4]
 802d6f6:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 802d6f8:	6878      	ldr	r0, [r7, #4]
 802d6fa:	f000 f872 	bl	802d7e2 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 802d6fe:	bf00      	nop
 802d700:	3728      	adds	r7, #40	; 0x28
 802d702:	46bd      	mov	sp, r7
 802d704:	bd80      	pop	{r7, pc}

0802d706 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 802d706:	b480      	push	{r7}
 802d708:	b083      	sub	sp, #12
 802d70a:	af00      	add	r7, sp, #0
 802d70c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 802d70e:	bf00      	nop
 802d710:	370c      	adds	r7, #12
 802d712:	46bd      	mov	sp, r7
 802d714:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d718:	4770      	bx	lr

0802d71a <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 802d71a:	b480      	push	{r7}
 802d71c:	b083      	sub	sp, #12
 802d71e:	af00      	add	r7, sp, #0
 802d720:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 802d722:	bf00      	nop
 802d724:	370c      	adds	r7, #12
 802d726:	46bd      	mov	sp, r7
 802d728:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d72c:	4770      	bx	lr

0802d72e <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 802d72e:	b480      	push	{r7}
 802d730:	b083      	sub	sp, #12
 802d732:	af00      	add	r7, sp, #0
 802d734:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 802d736:	bf00      	nop
 802d738:	370c      	adds	r7, #12
 802d73a:	46bd      	mov	sp, r7
 802d73c:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d740:	4770      	bx	lr

0802d742 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 802d742:	b480      	push	{r7}
 802d744:	b083      	sub	sp, #12
 802d746:	af00      	add	r7, sp, #0
 802d748:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 802d74a:	bf00      	nop
 802d74c:	370c      	adds	r7, #12
 802d74e:	46bd      	mov	sp, r7
 802d750:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d754:	4770      	bx	lr

0802d756 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 802d756:	b480      	push	{r7}
 802d758:	b083      	sub	sp, #12
 802d75a:	af00      	add	r7, sp, #0
 802d75c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 802d75e:	bf00      	nop
 802d760:	370c      	adds	r7, #12
 802d762:	46bd      	mov	sp, r7
 802d764:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d768:	4770      	bx	lr

0802d76a <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 802d76a:	b480      	push	{r7}
 802d76c:	b083      	sub	sp, #12
 802d76e:	af00      	add	r7, sp, #0
 802d770:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 802d772:	bf00      	nop
 802d774:	370c      	adds	r7, #12
 802d776:	46bd      	mov	sp, r7
 802d778:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d77c:	4770      	bx	lr

0802d77e <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 802d77e:	b480      	push	{r7}
 802d780:	b083      	sub	sp, #12
 802d782:	af00      	add	r7, sp, #0
 802d784:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 802d786:	bf00      	nop
 802d788:	370c      	adds	r7, #12
 802d78a:	46bd      	mov	sp, r7
 802d78c:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d790:	4770      	bx	lr

0802d792 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 802d792:	b480      	push	{r7}
 802d794:	b083      	sub	sp, #12
 802d796:	af00      	add	r7, sp, #0
 802d798:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 802d79a:	bf00      	nop
 802d79c:	370c      	adds	r7, #12
 802d79e:	46bd      	mov	sp, r7
 802d7a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d7a4:	4770      	bx	lr

0802d7a6 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 802d7a6:	b480      	push	{r7}
 802d7a8:	b083      	sub	sp, #12
 802d7aa:	af00      	add	r7, sp, #0
 802d7ac:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 802d7ae:	bf00      	nop
 802d7b0:	370c      	adds	r7, #12
 802d7b2:	46bd      	mov	sp, r7
 802d7b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d7b8:	4770      	bx	lr

0802d7ba <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 802d7ba:	b480      	push	{r7}
 802d7bc:	b083      	sub	sp, #12
 802d7be:	af00      	add	r7, sp, #0
 802d7c0:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 802d7c2:	bf00      	nop
 802d7c4:	370c      	adds	r7, #12
 802d7c6:	46bd      	mov	sp, r7
 802d7c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d7cc:	4770      	bx	lr

0802d7ce <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 802d7ce:	b480      	push	{r7}
 802d7d0:	b083      	sub	sp, #12
 802d7d2:	af00      	add	r7, sp, #0
 802d7d4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 802d7d6:	bf00      	nop
 802d7d8:	370c      	adds	r7, #12
 802d7da:	46bd      	mov	sp, r7
 802d7dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d7e0:	4770      	bx	lr

0802d7e2 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 802d7e2:	b480      	push	{r7}
 802d7e4:	b083      	sub	sp, #12
 802d7e6:	af00      	add	r7, sp, #0
 802d7e8:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 802d7ea:	bf00      	nop
 802d7ec:	370c      	adds	r7, #12
 802d7ee:	46bd      	mov	sp, r7
 802d7f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d7f4:	4770      	bx	lr
	...

0802d7f8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 802d7f8:	b480      	push	{r7}
 802d7fa:	b085      	sub	sp, #20
 802d7fc:	af00      	add	r7, sp, #0
 802d7fe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 802d800:	687b      	ldr	r3, [r7, #4]
 802d802:	f003 0307 	and.w	r3, r3, #7
 802d806:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 802d808:	4b0c      	ldr	r3, [pc, #48]	; (802d83c <__NVIC_SetPriorityGrouping+0x44>)
 802d80a:	68db      	ldr	r3, [r3, #12]
 802d80c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 802d80e:	68ba      	ldr	r2, [r7, #8]
 802d810:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 802d814:	4013      	ands	r3, r2
 802d816:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 802d818:	68fb      	ldr	r3, [r7, #12]
 802d81a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 802d81c:	68bb      	ldr	r3, [r7, #8]
 802d81e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 802d820:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 802d824:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 802d828:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 802d82a:	4a04      	ldr	r2, [pc, #16]	; (802d83c <__NVIC_SetPriorityGrouping+0x44>)
 802d82c:	68bb      	ldr	r3, [r7, #8]
 802d82e:	60d3      	str	r3, [r2, #12]
}
 802d830:	bf00      	nop
 802d832:	3714      	adds	r7, #20
 802d834:	46bd      	mov	sp, r7
 802d836:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d83a:	4770      	bx	lr
 802d83c:	e000ed00 	.word	0xe000ed00

0802d840 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 802d840:	b480      	push	{r7}
 802d842:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 802d844:	4b04      	ldr	r3, [pc, #16]	; (802d858 <__NVIC_GetPriorityGrouping+0x18>)
 802d846:	68db      	ldr	r3, [r3, #12]
 802d848:	0a1b      	lsrs	r3, r3, #8
 802d84a:	f003 0307 	and.w	r3, r3, #7
}
 802d84e:	4618      	mov	r0, r3
 802d850:	46bd      	mov	sp, r7
 802d852:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d856:	4770      	bx	lr
 802d858:	e000ed00 	.word	0xe000ed00

0802d85c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 802d85c:	b480      	push	{r7}
 802d85e:	b083      	sub	sp, #12
 802d860:	af00      	add	r7, sp, #0
 802d862:	4603      	mov	r3, r0
 802d864:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 802d866:	f997 3007 	ldrsb.w	r3, [r7, #7]
 802d86a:	2b00      	cmp	r3, #0
 802d86c:	db0b      	blt.n	802d886 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 802d86e:	79fb      	ldrb	r3, [r7, #7]
 802d870:	f003 021f 	and.w	r2, r3, #31
 802d874:	4907      	ldr	r1, [pc, #28]	; (802d894 <__NVIC_EnableIRQ+0x38>)
 802d876:	f997 3007 	ldrsb.w	r3, [r7, #7]
 802d87a:	095b      	lsrs	r3, r3, #5
 802d87c:	2001      	movs	r0, #1
 802d87e:	fa00 f202 	lsl.w	r2, r0, r2
 802d882:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 802d886:	bf00      	nop
 802d888:	370c      	adds	r7, #12
 802d88a:	46bd      	mov	sp, r7
 802d88c:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d890:	4770      	bx	lr
 802d892:	bf00      	nop
 802d894:	e000e100 	.word	0xe000e100

0802d898 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 802d898:	b480      	push	{r7}
 802d89a:	b083      	sub	sp, #12
 802d89c:	af00      	add	r7, sp, #0
 802d89e:	4603      	mov	r3, r0
 802d8a0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 802d8a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 802d8a6:	2b00      	cmp	r3, #0
 802d8a8:	db10      	blt.n	802d8cc <__NVIC_DisableIRQ+0x34>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 802d8aa:	79fb      	ldrb	r3, [r7, #7]
 802d8ac:	f003 021f 	and.w	r2, r3, #31
 802d8b0:	4909      	ldr	r1, [pc, #36]	; (802d8d8 <__NVIC_DisableIRQ+0x40>)
 802d8b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 802d8b6:	095b      	lsrs	r3, r3, #5
 802d8b8:	2001      	movs	r0, #1
 802d8ba:	fa00 f202 	lsl.w	r2, r0, r2
 802d8be:	3320      	adds	r3, #32
 802d8c0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 802d8c4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 802d8c8:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  }
}
 802d8cc:	bf00      	nop
 802d8ce:	370c      	adds	r7, #12
 802d8d0:	46bd      	mov	sp, r7
 802d8d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d8d6:	4770      	bx	lr
 802d8d8:	e000e100 	.word	0xe000e100

0802d8dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 802d8dc:	b480      	push	{r7}
 802d8de:	b083      	sub	sp, #12
 802d8e0:	af00      	add	r7, sp, #0
 802d8e2:	4603      	mov	r3, r0
 802d8e4:	6039      	str	r1, [r7, #0]
 802d8e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 802d8e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 802d8ec:	2b00      	cmp	r3, #0
 802d8ee:	db0a      	blt.n	802d906 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 802d8f0:	683b      	ldr	r3, [r7, #0]
 802d8f2:	b2da      	uxtb	r2, r3
 802d8f4:	490c      	ldr	r1, [pc, #48]	; (802d928 <__NVIC_SetPriority+0x4c>)
 802d8f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 802d8fa:	0112      	lsls	r2, r2, #4
 802d8fc:	b2d2      	uxtb	r2, r2
 802d8fe:	440b      	add	r3, r1
 802d900:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 802d904:	e00a      	b.n	802d91c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 802d906:	683b      	ldr	r3, [r7, #0]
 802d908:	b2da      	uxtb	r2, r3
 802d90a:	4908      	ldr	r1, [pc, #32]	; (802d92c <__NVIC_SetPriority+0x50>)
 802d90c:	79fb      	ldrb	r3, [r7, #7]
 802d90e:	f003 030f 	and.w	r3, r3, #15
 802d912:	3b04      	subs	r3, #4
 802d914:	0112      	lsls	r2, r2, #4
 802d916:	b2d2      	uxtb	r2, r2
 802d918:	440b      	add	r3, r1
 802d91a:	761a      	strb	r2, [r3, #24]
}
 802d91c:	bf00      	nop
 802d91e:	370c      	adds	r7, #12
 802d920:	46bd      	mov	sp, r7
 802d922:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d926:	4770      	bx	lr
 802d928:	e000e100 	.word	0xe000e100
 802d92c:	e000ed00 	.word	0xe000ed00

0802d930 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 802d930:	b480      	push	{r7}
 802d932:	b089      	sub	sp, #36	; 0x24
 802d934:	af00      	add	r7, sp, #0
 802d936:	60f8      	str	r0, [r7, #12]
 802d938:	60b9      	str	r1, [r7, #8]
 802d93a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 802d93c:	68fb      	ldr	r3, [r7, #12]
 802d93e:	f003 0307 	and.w	r3, r3, #7
 802d942:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 802d944:	69fb      	ldr	r3, [r7, #28]
 802d946:	f1c3 0307 	rsb	r3, r3, #7
 802d94a:	2b04      	cmp	r3, #4
 802d94c:	bf28      	it	cs
 802d94e:	2304      	movcs	r3, #4
 802d950:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 802d952:	69fb      	ldr	r3, [r7, #28]
 802d954:	3304      	adds	r3, #4
 802d956:	2b06      	cmp	r3, #6
 802d958:	d902      	bls.n	802d960 <NVIC_EncodePriority+0x30>
 802d95a:	69fb      	ldr	r3, [r7, #28]
 802d95c:	3b03      	subs	r3, #3
 802d95e:	e000      	b.n	802d962 <NVIC_EncodePriority+0x32>
 802d960:	2300      	movs	r3, #0
 802d962:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 802d964:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 802d968:	69bb      	ldr	r3, [r7, #24]
 802d96a:	fa02 f303 	lsl.w	r3, r2, r3
 802d96e:	43da      	mvns	r2, r3
 802d970:	68bb      	ldr	r3, [r7, #8]
 802d972:	401a      	ands	r2, r3
 802d974:	697b      	ldr	r3, [r7, #20]
 802d976:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 802d978:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 802d97c:	697b      	ldr	r3, [r7, #20]
 802d97e:	fa01 f303 	lsl.w	r3, r1, r3
 802d982:	43d9      	mvns	r1, r3
 802d984:	687b      	ldr	r3, [r7, #4]
 802d986:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 802d988:	4313      	orrs	r3, r2
         );
}
 802d98a:	4618      	mov	r0, r3
 802d98c:	3724      	adds	r7, #36	; 0x24
 802d98e:	46bd      	mov	sp, r7
 802d990:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d994:	4770      	bx	lr
	...

0802d998 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 802d998:	b480      	push	{r7}
 802d99a:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 802d99c:	f3bf 8f4f 	dsb	sy
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 802d9a0:	4b05      	ldr	r3, [pc, #20]	; (802d9b8 <__NVIC_SystemReset+0x20>)
 802d9a2:	68db      	ldr	r3, [r3, #12]
 802d9a4:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 802d9a8:	4903      	ldr	r1, [pc, #12]	; (802d9b8 <__NVIC_SystemReset+0x20>)
 802d9aa:	4b04      	ldr	r3, [pc, #16]	; (802d9bc <__NVIC_SystemReset+0x24>)
 802d9ac:	4313      	orrs	r3, r2
 802d9ae:	60cb      	str	r3, [r1, #12]
 802d9b0:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 802d9b4:	bf00      	nop
 802d9b6:	e7fd      	b.n	802d9b4 <__NVIC_SystemReset+0x1c>
 802d9b8:	e000ed00 	.word	0xe000ed00
 802d9bc:	05fa0004 	.word	0x05fa0004

0802d9c0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 802d9c0:	b580      	push	{r7, lr}
 802d9c2:	b082      	sub	sp, #8
 802d9c4:	af00      	add	r7, sp, #0
 802d9c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 802d9c8:	6878      	ldr	r0, [r7, #4]
 802d9ca:	f7ff ff15 	bl	802d7f8 <__NVIC_SetPriorityGrouping>
}
 802d9ce:	bf00      	nop
 802d9d0:	3708      	adds	r7, #8
 802d9d2:	46bd      	mov	sp, r7
 802d9d4:	bd80      	pop	{r7, pc}

0802d9d6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 802d9d6:	b580      	push	{r7, lr}
 802d9d8:	b086      	sub	sp, #24
 802d9da:	af00      	add	r7, sp, #0
 802d9dc:	4603      	mov	r3, r0
 802d9de:	60b9      	str	r1, [r7, #8]
 802d9e0:	607a      	str	r2, [r7, #4]
 802d9e2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 802d9e4:	2300      	movs	r3, #0
 802d9e6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 802d9e8:	f7ff ff2a 	bl	802d840 <__NVIC_GetPriorityGrouping>
 802d9ec:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 802d9ee:	687a      	ldr	r2, [r7, #4]
 802d9f0:	68b9      	ldr	r1, [r7, #8]
 802d9f2:	6978      	ldr	r0, [r7, #20]
 802d9f4:	f7ff ff9c 	bl	802d930 <NVIC_EncodePriority>
 802d9f8:	4602      	mov	r2, r0
 802d9fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 802d9fe:	4611      	mov	r1, r2
 802da00:	4618      	mov	r0, r3
 802da02:	f7ff ff6b 	bl	802d8dc <__NVIC_SetPriority>
}
 802da06:	bf00      	nop
 802da08:	3718      	adds	r7, #24
 802da0a:	46bd      	mov	sp, r7
 802da0c:	bd80      	pop	{r7, pc}

0802da0e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 802da0e:	b580      	push	{r7, lr}
 802da10:	b082      	sub	sp, #8
 802da12:	af00      	add	r7, sp, #0
 802da14:	4603      	mov	r3, r0
 802da16:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 802da18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 802da1c:	4618      	mov	r0, r3
 802da1e:	f7ff ff1d 	bl	802d85c <__NVIC_EnableIRQ>
}
 802da22:	bf00      	nop
 802da24:	3708      	adds	r7, #8
 802da26:	46bd      	mov	sp, r7
 802da28:	bd80      	pop	{r7, pc}

0802da2a <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 802da2a:	b580      	push	{r7, lr}
 802da2c:	b082      	sub	sp, #8
 802da2e:	af00      	add	r7, sp, #0
 802da30:	4603      	mov	r3, r0
 802da32:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 802da34:	f997 3007 	ldrsb.w	r3, [r7, #7]
 802da38:	4618      	mov	r0, r3
 802da3a:	f7ff ff2d 	bl	802d898 <__NVIC_DisableIRQ>
}
 802da3e:	bf00      	nop
 802da40:	3708      	adds	r7, #8
 802da42:	46bd      	mov	sp, r7
 802da44:	bd80      	pop	{r7, pc}

0802da46 <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 802da46:	b580      	push	{r7, lr}
 802da48:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 802da4a:	f7ff ffa5 	bl	802d998 <__NVIC_SystemReset>

0802da4e <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 802da4e:	b580      	push	{r7, lr}
 802da50:	b082      	sub	sp, #8
 802da52:	af00      	add	r7, sp, #0
 802da54:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 802da56:	687b      	ldr	r3, [r7, #4]
 802da58:	2b00      	cmp	r3, #0
 802da5a:	d101      	bne.n	802da60 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 802da5c:	2301      	movs	r3, #1
 802da5e:	e00e      	b.n	802da7e <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 802da60:	687b      	ldr	r3, [r7, #4]
 802da62:	795b      	ldrb	r3, [r3, #5]
 802da64:	b2db      	uxtb	r3, r3
 802da66:	2b00      	cmp	r3, #0
 802da68:	d105      	bne.n	802da76 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 802da6a:	687b      	ldr	r3, [r7, #4]
 802da6c:	2200      	movs	r2, #0
 802da6e:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 802da70:	6878      	ldr	r0, [r7, #4]
 802da72:	f7fd fdc1 	bl	802b5f8 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 802da76:	687b      	ldr	r3, [r7, #4]
 802da78:	2201      	movs	r2, #1
 802da7a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 802da7c:	2300      	movs	r3, #0
}
 802da7e:	4618      	mov	r0, r3
 802da80:	3708      	adds	r7, #8
 802da82:	46bd      	mov	sp, r7
 802da84:	bd80      	pop	{r7, pc}

0802da86 <HAL_CRYP_Init>:
  * @param  hcryp: pointer to a CRYP_HandleTypeDef structure that contains
  *         the configuration information for CRYP module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRYP_Init(CRYP_HandleTypeDef *hcryp)
{
 802da86:	b580      	push	{r7, lr}
 802da88:	b082      	sub	sp, #8
 802da8a:	af00      	add	r7, sp, #0
 802da8c:	6078      	str	r0, [r7, #4]
  /* Check the CRYP handle allocation */
  if (hcryp == NULL)
 802da8e:	687b      	ldr	r3, [r7, #4]
 802da90:	2b00      	cmp	r3, #0
 802da92:	d101      	bne.n	802da98 <HAL_CRYP_Init+0x12>
  {
    return HAL_ERROR;
 802da94:	2301      	movs	r3, #1
 802da96:	e02a      	b.n	802daee <HAL_CRYP_Init+0x68>

    /* Init the low level hardware */
    hcryp->MspInitCallback(hcryp);
  }
#else
  if (hcryp->State == HAL_CRYP_STATE_RESET)
 802da98:	687b      	ldr	r3, [r7, #4]
 802da9a:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 802da9e:	b2db      	uxtb	r3, r3
 802daa0:	2b00      	cmp	r3, #0
 802daa2:	d106      	bne.n	802dab2 <HAL_CRYP_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hcryp->Lock = HAL_UNLOCKED;
 802daa4:	687b      	ldr	r3, [r7, #4]
 802daa6:	2200      	movs	r2, #0
 802daa8:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

    /* Init the low level hardware */
    HAL_CRYP_MspInit(hcryp);
 802daac:	6878      	ldr	r0, [r7, #4]
 802daae:	f7fd fd31 	bl	802b514 <HAL_CRYP_MspInit>
  MODIFY_REG(hcryp->Instance->CR, CRYP_CR_DATATYPE | CRYP_CR_KEYSIZE | CRYP_CR_ALGOMODE,
             hcryp->Init.DataType | hcryp->Init.KeySize | hcryp->Init.Algorithm);

#else /*AES*/

  MODIFY_REG(hcryp->Instance->CR, AES_CR_DATATYPE | AES_CR_KEYSIZE | AES_CR_CHMOD,
 802dab2:	687b      	ldr	r3, [r7, #4]
 802dab4:	681b      	ldr	r3, [r3, #0]
 802dab6:	681b      	ldr	r3, [r3, #0]
 802dab8:	f423 23a0 	bic.w	r3, r3, #327680	; 0x50000
 802dabc:	f023 0366 	bic.w	r3, r3, #102	; 0x66
 802dac0:	687a      	ldr	r2, [r7, #4]
 802dac2:	6851      	ldr	r1, [r2, #4]
 802dac4:	687a      	ldr	r2, [r7, #4]
 802dac6:	6892      	ldr	r2, [r2, #8]
 802dac8:	4311      	orrs	r1, r2
 802daca:	687a      	ldr	r2, [r7, #4]
 802dacc:	6952      	ldr	r2, [r2, #20]
 802dace:	4311      	orrs	r1, r2
 802dad0:	687a      	ldr	r2, [r7, #4]
 802dad2:	6812      	ldr	r2, [r2, #0]
 802dad4:	430b      	orrs	r3, r1
 802dad6:	6013      	str	r3, [r2, #0]
             hcryp->Init.DataType | hcryp->Init.KeySize | hcryp->Init.Algorithm);

#endif  /* End AES or CRYP*/

  /* Reset Error Code field */
  hcryp->ErrorCode = HAL_CRYP_ERROR_NONE;
 802dad8:	687b      	ldr	r3, [r7, #4]
 802dada:	2200      	movs	r2, #0
 802dadc:	651a      	str	r2, [r3, #80]	; 0x50

  /* Change the CRYP state */
  hcryp->State = HAL_CRYP_STATE_READY;
 802dade:	687b      	ldr	r3, [r7, #4]
 802dae0:	2201      	movs	r2, #1
 802dae2:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

  /* Set the default CRYP phase */
  hcryp->Phase = CRYP_PHASE_READY;
 802dae6:	687b      	ldr	r3, [r7, #4]
 802dae8:	2201      	movs	r2, #1
 802daea:	641a      	str	r2, [r3, #64]	; 0x40

  /* Return function status */
  return HAL_OK;
 802daec:	2300      	movs	r3, #0
}
 802daee:	4618      	mov	r0, r3
 802daf0:	3708      	adds	r7, #8
 802daf2:	46bd      	mov	sp, r7
 802daf4:	bd80      	pop	{r7, pc}

0802daf6 <HAL_CRYP_SetConfig>:
  * @param  pConf: pointer to a CRYP_ConfigTypeDef structure that contains
  *         the configuration information for CRYP module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRYP_SetConfig(CRYP_HandleTypeDef *hcryp, CRYP_ConfigTypeDef *pConf)
{
 802daf6:	b480      	push	{r7}
 802daf8:	b083      	sub	sp, #12
 802dafa:	af00      	add	r7, sp, #0
 802dafc:	6078      	str	r0, [r7, #4]
 802dafe:	6039      	str	r1, [r7, #0]
  /* Check the CRYP handle allocation */
  if ((hcryp == NULL) || (pConf == NULL))
 802db00:	687b      	ldr	r3, [r7, #4]
 802db02:	2b00      	cmp	r3, #0
 802db04:	d002      	beq.n	802db0c <HAL_CRYP_SetConfig+0x16>
 802db06:	683b      	ldr	r3, [r7, #0]
 802db08:	2b00      	cmp	r3, #0
 802db0a:	d101      	bne.n	802db10 <HAL_CRYP_SetConfig+0x1a>
  {
    return HAL_ERROR;
 802db0c:	2301      	movs	r3, #1
 802db0e:	e06e      	b.n	802dbee <HAL_CRYP_SetConfig+0xf8>
  /* Check parameters */
  assert_param(IS_CRYP_KEYSIZE(pConf->KeySize));
  assert_param(IS_CRYP_DATATYPE(pConf->DataType));
  assert_param(IS_CRYP_ALGORITHM(pConf->Algorithm));

  if (hcryp->State == HAL_CRYP_STATE_READY)
 802db10:	687b      	ldr	r3, [r7, #4]
 802db12:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 802db16:	b2db      	uxtb	r3, r3
 802db18:	2b01      	cmp	r3, #1
 802db1a:	d15d      	bne.n	802dbd8 <HAL_CRYP_SetConfig+0xe2>
  {
    /* Change the CRYP state */
    hcryp->State = HAL_CRYP_STATE_BUSY;
 802db1c:	687b      	ldr	r3, [r7, #4]
 802db1e:	2202      	movs	r2, #2
 802db20:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

    /* Process locked */
    __HAL_LOCK(hcryp);
 802db24:	687b      	ldr	r3, [r7, #4]
 802db26:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 802db2a:	2b01      	cmp	r3, #1
 802db2c:	d101      	bne.n	802db32 <HAL_CRYP_SetConfig+0x3c>
 802db2e:	2302      	movs	r3, #2
 802db30:	e05d      	b.n	802dbee <HAL_CRYP_SetConfig+0xf8>
 802db32:	687b      	ldr	r3, [r7, #4]
 802db34:	2201      	movs	r2, #1
 802db36:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

    /* Set  CRYP parameters  */
    hcryp->Init.DataType   = pConf->DataType;
 802db3a:	683b      	ldr	r3, [r7, #0]
 802db3c:	681a      	ldr	r2, [r3, #0]
 802db3e:	687b      	ldr	r3, [r7, #4]
 802db40:	605a      	str	r2, [r3, #4]
    hcryp->Init.pKey       = pConf->pKey;
 802db42:	683b      	ldr	r3, [r7, #0]
 802db44:	689a      	ldr	r2, [r3, #8]
 802db46:	687b      	ldr	r3, [r7, #4]
 802db48:	60da      	str	r2, [r3, #12]
    hcryp->Init.Algorithm  = pConf->Algorithm;
 802db4a:	683b      	ldr	r3, [r7, #0]
 802db4c:	691a      	ldr	r2, [r3, #16]
 802db4e:	687b      	ldr	r3, [r7, #4]
 802db50:	615a      	str	r2, [r3, #20]
    hcryp->Init.KeySize    = pConf->KeySize;
 802db52:	683b      	ldr	r3, [r7, #0]
 802db54:	685a      	ldr	r2, [r3, #4]
 802db56:	687b      	ldr	r3, [r7, #4]
 802db58:	609a      	str	r2, [r3, #8]
    hcryp->Init.pInitVect  = pConf->pInitVect;
 802db5a:	683b      	ldr	r3, [r7, #0]
 802db5c:	68da      	ldr	r2, [r3, #12]
 802db5e:	687b      	ldr	r3, [r7, #4]
 802db60:	611a      	str	r2, [r3, #16]
    hcryp->Init.Header     = pConf->Header;
 802db62:	683b      	ldr	r3, [r7, #0]
 802db64:	695a      	ldr	r2, [r3, #20]
 802db66:	687b      	ldr	r3, [r7, #4]
 802db68:	619a      	str	r2, [r3, #24]
    hcryp->Init.HeaderSize = pConf->HeaderSize;
 802db6a:	683b      	ldr	r3, [r7, #0]
 802db6c:	699a      	ldr	r2, [r3, #24]
 802db6e:	687b      	ldr	r3, [r7, #4]
 802db70:	61da      	str	r2, [r3, #28]
    hcryp->Init.B0         = pConf->B0;
 802db72:	683b      	ldr	r3, [r7, #0]
 802db74:	69da      	ldr	r2, [r3, #28]
 802db76:	687b      	ldr	r3, [r7, #4]
 802db78:	621a      	str	r2, [r3, #32]
    hcryp->Init.DataWidthUnit = pConf->DataWidthUnit;
 802db7a:	683b      	ldr	r3, [r7, #0]
 802db7c:	6a1a      	ldr	r2, [r3, #32]
 802db7e:	687b      	ldr	r3, [r7, #4]
 802db80:	625a      	str	r2, [r3, #36]	; 0x24

    MODIFY_REG(hcryp->Instance->CR, CRYP_CR_DATATYPE | CRYP_CR_KEYSIZE | CRYP_CR_ALGOMODE,
               hcryp->Init.DataType | hcryp->Init.KeySize | hcryp->Init.Algorithm);

#else /*AES*/
    MODIFY_REG(hcryp->Instance->CR, AES_CR_DATATYPE | AES_CR_KEYSIZE | AES_CR_CHMOD,
 802db82:	687b      	ldr	r3, [r7, #4]
 802db84:	681b      	ldr	r3, [r3, #0]
 802db86:	681b      	ldr	r3, [r3, #0]
 802db88:	f423 23a0 	bic.w	r3, r3, #327680	; 0x50000
 802db8c:	f023 0366 	bic.w	r3, r3, #102	; 0x66
 802db90:	687a      	ldr	r2, [r7, #4]
 802db92:	6851      	ldr	r1, [r2, #4]
 802db94:	687a      	ldr	r2, [r7, #4]
 802db96:	6892      	ldr	r2, [r2, #8]
 802db98:	4311      	orrs	r1, r2
 802db9a:	687a      	ldr	r2, [r7, #4]
 802db9c:	6952      	ldr	r2, [r2, #20]
 802db9e:	4311      	orrs	r1, r2
 802dba0:	687a      	ldr	r2, [r7, #4]
 802dba2:	6812      	ldr	r2, [r2, #0]
 802dba4:	430b      	orrs	r3, r1
 802dba6:	6013      	str	r3, [r2, #0]
               hcryp->Init.DataType | hcryp->Init.KeySize | hcryp->Init.Algorithm);

    /*clear error flags*/
    __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_ERR_CLEAR);
 802dba8:	687b      	ldr	r3, [r7, #4]
 802dbaa:	681b      	ldr	r3, [r3, #0]
 802dbac:	681a      	ldr	r2, [r3, #0]
 802dbae:	687b      	ldr	r3, [r7, #4]
 802dbb0:	681b      	ldr	r3, [r3, #0]
 802dbb2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 802dbb6:	601a      	str	r2, [r3, #0]

#endif  /* End AES or CRYP */

    /* Process Unlocked */
    __HAL_UNLOCK(hcryp);
 802dbb8:	687b      	ldr	r3, [r7, #4]
 802dbba:	2200      	movs	r2, #0
 802dbbc:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

    /* Reset Error Code field */
    hcryp->ErrorCode = HAL_CRYP_ERROR_NONE;
 802dbc0:	687b      	ldr	r3, [r7, #4]
 802dbc2:	2200      	movs	r2, #0
 802dbc4:	651a      	str	r2, [r3, #80]	; 0x50

    /* Change the CRYP state */
    hcryp->State = HAL_CRYP_STATE_READY;
 802dbc6:	687b      	ldr	r3, [r7, #4]
 802dbc8:	2201      	movs	r2, #1
 802dbca:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

    /* Set the default CRYP phase */
    hcryp->Phase = CRYP_PHASE_READY;
 802dbce:	687b      	ldr	r3, [r7, #4]
 802dbd0:	2201      	movs	r2, #1
 802dbd2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Return function status */
    return HAL_OK;
 802dbd4:	2300      	movs	r3, #0
 802dbd6:	e00a      	b.n	802dbee <HAL_CRYP_SetConfig+0xf8>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hcryp);
 802dbd8:	687b      	ldr	r3, [r7, #4]
 802dbda:	2200      	movs	r2, #0
 802dbdc:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

    /* Busy error code field */
    hcryp->ErrorCode |= HAL_CRYP_ERROR_BUSY;
 802dbe0:	687b      	ldr	r3, [r7, #4]
 802dbe2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 802dbe4:	f043 0208 	orr.w	r2, r3, #8
 802dbe8:	687b      	ldr	r3, [r7, #4]
 802dbea:	651a      	str	r2, [r3, #80]	; 0x50
    return HAL_ERROR;
 802dbec:	2301      	movs	r3, #1
  }
}
 802dbee:	4618      	mov	r0, r3
 802dbf0:	370c      	adds	r7, #12
 802dbf2:	46bd      	mov	sp, r7
 802dbf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 802dbf8:	4770      	bx	lr

0802dbfa <HAL_CRYP_GetConfig>:
  * @param  hcryp: pointer to a CRYP_HandleTypeDef structure that contains
  *         the configuration information for CRYP module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRYP_GetConfig(CRYP_HandleTypeDef *hcryp, CRYP_ConfigTypeDef *pConf)
{
 802dbfa:	b480      	push	{r7}
 802dbfc:	b083      	sub	sp, #12
 802dbfe:	af00      	add	r7, sp, #0
 802dc00:	6078      	str	r0, [r7, #4]
 802dc02:	6039      	str	r1, [r7, #0]
  /* Check the CRYP handle allocation */
  if ((hcryp == NULL) || (pConf == NULL))
 802dc04:	687b      	ldr	r3, [r7, #4]
 802dc06:	2b00      	cmp	r3, #0
 802dc08:	d002      	beq.n	802dc10 <HAL_CRYP_GetConfig+0x16>
 802dc0a:	683b      	ldr	r3, [r7, #0]
 802dc0c:	2b00      	cmp	r3, #0
 802dc0e:	d101      	bne.n	802dc14 <HAL_CRYP_GetConfig+0x1a>
  {
    return HAL_ERROR;
 802dc10:	2301      	movs	r3, #1
 802dc12:	e04d      	b.n	802dcb0 <HAL_CRYP_GetConfig+0xb6>
  }

  if (hcryp->State == HAL_CRYP_STATE_READY)
 802dc14:	687b      	ldr	r3, [r7, #4]
 802dc16:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 802dc1a:	b2db      	uxtb	r3, r3
 802dc1c:	2b01      	cmp	r3, #1
 802dc1e:	d13c      	bne.n	802dc9a <HAL_CRYP_GetConfig+0xa0>
  {
    /* Change the CRYP state */
    hcryp->State = HAL_CRYP_STATE_BUSY;
 802dc20:	687b      	ldr	r3, [r7, #4]
 802dc22:	2202      	movs	r2, #2
 802dc24:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

    /* Process locked */
    __HAL_LOCK(hcryp);
 802dc28:	687b      	ldr	r3, [r7, #4]
 802dc2a:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 802dc2e:	2b01      	cmp	r3, #1
 802dc30:	d101      	bne.n	802dc36 <HAL_CRYP_GetConfig+0x3c>
 802dc32:	2302      	movs	r3, #2
 802dc34:	e03c      	b.n	802dcb0 <HAL_CRYP_GetConfig+0xb6>
 802dc36:	687b      	ldr	r3, [r7, #4]
 802dc38:	2201      	movs	r2, #1
 802dc3a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

    /* Get  CRYP parameters  */
    pConf->DataType        = hcryp->Init.DataType;
 802dc3e:	687b      	ldr	r3, [r7, #4]
 802dc40:	685a      	ldr	r2, [r3, #4]
 802dc42:	683b      	ldr	r3, [r7, #0]
 802dc44:	601a      	str	r2, [r3, #0]
    pConf->pKey            = hcryp->Init.pKey;
 802dc46:	687b      	ldr	r3, [r7, #4]
 802dc48:	68da      	ldr	r2, [r3, #12]
 802dc4a:	683b      	ldr	r3, [r7, #0]
 802dc4c:	609a      	str	r2, [r3, #8]
    pConf->Algorithm       = hcryp->Init.Algorithm;
 802dc4e:	687b      	ldr	r3, [r7, #4]
 802dc50:	695a      	ldr	r2, [r3, #20]
 802dc52:	683b      	ldr	r3, [r7, #0]
 802dc54:	611a      	str	r2, [r3, #16]
    pConf->KeySize         = hcryp->Init.KeySize ;
 802dc56:	687b      	ldr	r3, [r7, #4]
 802dc58:	689a      	ldr	r2, [r3, #8]
 802dc5a:	683b      	ldr	r3, [r7, #0]
 802dc5c:	605a      	str	r2, [r3, #4]
    pConf->pInitVect       = hcryp->Init.pInitVect;
 802dc5e:	687b      	ldr	r3, [r7, #4]
 802dc60:	691a      	ldr	r2, [r3, #16]
 802dc62:	683b      	ldr	r3, [r7, #0]
 802dc64:	60da      	str	r2, [r3, #12]
    pConf->Header          = hcryp->Init.Header ;
 802dc66:	687b      	ldr	r3, [r7, #4]
 802dc68:	699a      	ldr	r2, [r3, #24]
 802dc6a:	683b      	ldr	r3, [r7, #0]
 802dc6c:	615a      	str	r2, [r3, #20]
    pConf->HeaderSize      = hcryp->Init.HeaderSize;
 802dc6e:	687b      	ldr	r3, [r7, #4]
 802dc70:	69da      	ldr	r2, [r3, #28]
 802dc72:	683b      	ldr	r3, [r7, #0]
 802dc74:	619a      	str	r2, [r3, #24]
    pConf->B0              = hcryp->Init.B0;
 802dc76:	687b      	ldr	r3, [r7, #4]
 802dc78:	6a1a      	ldr	r2, [r3, #32]
 802dc7a:	683b      	ldr	r3, [r7, #0]
 802dc7c:	61da      	str	r2, [r3, #28]
    pConf->DataWidthUnit    = hcryp->Init.DataWidthUnit;
 802dc7e:	687b      	ldr	r3, [r7, #4]
 802dc80:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 802dc82:	683b      	ldr	r3, [r7, #0]
 802dc84:	621a      	str	r2, [r3, #32]

    /* Process Unlocked */
    __HAL_UNLOCK(hcryp);
 802dc86:	687b      	ldr	r3, [r7, #4]
 802dc88:	2200      	movs	r2, #0
 802dc8a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

    /* Change the CRYP state */
    hcryp->State = HAL_CRYP_STATE_READY;
 802dc8e:	687b      	ldr	r3, [r7, #4]
 802dc90:	2201      	movs	r2, #1
 802dc92:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

    /* Return function status */
    return HAL_OK;
 802dc96:	2300      	movs	r3, #0
 802dc98:	e00a      	b.n	802dcb0 <HAL_CRYP_GetConfig+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hcryp);
 802dc9a:	687b      	ldr	r3, [r7, #4]
 802dc9c:	2200      	movs	r2, #0
 802dc9e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

    /* Busy error code field */
    hcryp->ErrorCode |= HAL_CRYP_ERROR_BUSY;
 802dca2:	687b      	ldr	r3, [r7, #4]
 802dca4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 802dca6:	f043 0208 	orr.w	r2, r3, #8
 802dcaa:	687b      	ldr	r3, [r7, #4]
 802dcac:	651a      	str	r2, [r3, #80]	; 0x50
    return HAL_ERROR;
 802dcae:	2301      	movs	r3, #1
  }
}
 802dcb0:	4618      	mov	r0, r3
 802dcb2:	370c      	adds	r7, #12
 802dcb4:	46bd      	mov	sp, r7
 802dcb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 802dcba:	4770      	bx	lr

0802dcbc <HAL_CRYP_Encrypt>:
  * @param  Timeout: Specify Timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRYP_Encrypt(CRYP_HandleTypeDef *hcryp, uint32_t *Input, uint16_t Size, uint32_t *Output,
                                   uint32_t Timeout)
{
 802dcbc:	b580      	push	{r7, lr}
 802dcbe:	b086      	sub	sp, #24
 802dcc0:	af00      	add	r7, sp, #0
 802dcc2:	60f8      	str	r0, [r7, #12]
 802dcc4:	60b9      	str	r1, [r7, #8]
 802dcc6:	603b      	str	r3, [r7, #0]
 802dcc8:	4613      	mov	r3, r2
 802dcca:	80fb      	strh	r3, [r7, #6]
  uint32_t algo;
  HAL_StatusTypeDef status;

  if (hcryp->State == HAL_CRYP_STATE_READY)
 802dccc:	68fb      	ldr	r3, [r7, #12]
 802dcce:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 802dcd2:	b2db      	uxtb	r3, r3
 802dcd4:	2b01      	cmp	r3, #1
 802dcd6:	d176      	bne.n	802ddc6 <HAL_CRYP_Encrypt+0x10a>
  {
    /* Change state Busy */
    hcryp->State = HAL_CRYP_STATE_BUSY;
 802dcd8:	68fb      	ldr	r3, [r7, #12]
 802dcda:	2202      	movs	r2, #2
 802dcdc:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

    /* Process locked */
    __HAL_LOCK(hcryp);
 802dce0:	68fb      	ldr	r3, [r7, #12]
 802dce2:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 802dce6:	2b01      	cmp	r3, #1
 802dce8:	d101      	bne.n	802dcee <HAL_CRYP_Encrypt+0x32>
 802dcea:	2302      	movs	r3, #2
 802dcec:	e074      	b.n	802ddd8 <HAL_CRYP_Encrypt+0x11c>
 802dcee:	68fb      	ldr	r3, [r7, #12]
 802dcf0:	2201      	movs	r2, #1
 802dcf2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

    /*  Reset CrypInCount, CrypOutCount and Initialize pCrypInBuffPtr and pCrypOutBuffPtr parameters*/
    hcryp->CrypInCount = 0U;
 802dcf6:	68fb      	ldr	r3, [r7, #12]
 802dcf8:	2200      	movs	r2, #0
 802dcfa:	875a      	strh	r2, [r3, #58]	; 0x3a
    hcryp->CrypOutCount = 0U;
 802dcfc:	68fb      	ldr	r3, [r7, #12]
 802dcfe:	2200      	movs	r2, #0
 802dd00:	879a      	strh	r2, [r3, #60]	; 0x3c
    hcryp->pCrypInBuffPtr = Input;
 802dd02:	68fb      	ldr	r3, [r7, #12]
 802dd04:	68ba      	ldr	r2, [r7, #8]
 802dd06:	631a      	str	r2, [r3, #48]	; 0x30
    hcryp->pCrypOutBuffPtr = Output;
 802dd08:	68fb      	ldr	r3, [r7, #12]
 802dd0a:	683a      	ldr	r2, [r7, #0]
 802dd0c:	635a      	str	r2, [r3, #52]	; 0x34

    /*  Calculate Size parameter in Byte*/
    if (hcryp->Init.DataWidthUnit == CRYP_DATAWIDTHUNIT_WORD)
 802dd0e:	68fb      	ldr	r3, [r7, #12]
 802dd10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802dd12:	2b00      	cmp	r3, #0
 802dd14:	d105      	bne.n	802dd22 <HAL_CRYP_Encrypt+0x66>
    {
      hcryp->Size = Size * 4U;
 802dd16:	88fb      	ldrh	r3, [r7, #6]
 802dd18:	009b      	lsls	r3, r3, #2
 802dd1a:	b29a      	uxth	r2, r3
 802dd1c:	68fb      	ldr	r3, [r7, #12]
 802dd1e:	87da      	strh	r2, [r3, #62]	; 0x3e
 802dd20:	e002      	b.n	802dd28 <HAL_CRYP_Encrypt+0x6c>
    }
    else
    {
      hcryp->Size = Size;
 802dd22:	68fb      	ldr	r3, [r7, #12]
 802dd24:	88fa      	ldrh	r2, [r7, #6]
 802dd26:	87da      	strh	r2, [r3, #62]	; 0x3e
    }

#else /*AES*/

    /* Set the operating mode*/
    MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_OPERATINGMODE_ENCRYPT);
 802dd28:	68fb      	ldr	r3, [r7, #12]
 802dd2a:	681b      	ldr	r3, [r3, #0]
 802dd2c:	681a      	ldr	r2, [r3, #0]
 802dd2e:	68fb      	ldr	r3, [r7, #12]
 802dd30:	681b      	ldr	r3, [r3, #0]
 802dd32:	f022 0218 	bic.w	r2, r2, #24
 802dd36:	601a      	str	r2, [r3, #0]

    /* algo get algorithm selected */
    algo = hcryp->Instance->CR & AES_CR_CHMOD;
 802dd38:	68fb      	ldr	r3, [r7, #12]
 802dd3a:	681b      	ldr	r3, [r3, #0]
 802dd3c:	681a      	ldr	r2, [r3, #0]
 802dd3e:	4b28      	ldr	r3, [pc, #160]	; (802dde0 <HAL_CRYP_Encrypt+0x124>)
 802dd40:	4013      	ands	r3, r2
 802dd42:	613b      	str	r3, [r7, #16]

    switch (algo)
 802dd44:	693b      	ldr	r3, [r7, #16]
 802dd46:	2b40      	cmp	r3, #64	; 0x40
 802dd48:	d00c      	beq.n	802dd64 <HAL_CRYP_Encrypt+0xa8>
 802dd4a:	2b40      	cmp	r3, #64	; 0x40
 802dd4c:	d804      	bhi.n	802dd58 <HAL_CRYP_Encrypt+0x9c>
 802dd4e:	2b00      	cmp	r3, #0
 802dd50:	d008      	beq.n	802dd64 <HAL_CRYP_Encrypt+0xa8>
 802dd52:	2b20      	cmp	r3, #32
 802dd54:	d006      	beq.n	802dd64 <HAL_CRYP_Encrypt+0xa8>
 802dd56:	e01a      	b.n	802dd8e <HAL_CRYP_Encrypt+0xd2>
 802dd58:	2b60      	cmp	r3, #96	; 0x60
 802dd5a:	d00a      	beq.n	802dd72 <HAL_CRYP_Encrypt+0xb6>
 802dd5c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 802dd60:	d00e      	beq.n	802dd80 <HAL_CRYP_Encrypt+0xc4>
 802dd62:	e014      	b.n	802dd8e <HAL_CRYP_Encrypt+0xd2>
      case CRYP_AES_ECB:
      case CRYP_AES_CBC:
      case CRYP_AES_CTR:

        /* AES encryption */
        status = CRYP_AES_Encrypt(hcryp, Timeout);
 802dd64:	6a39      	ldr	r1, [r7, #32]
 802dd66:	68f8      	ldr	r0, [r7, #12]
 802dd68:	f000 f8dc 	bl	802df24 <CRYP_AES_Encrypt>
 802dd6c:	4603      	mov	r3, r0
 802dd6e:	75fb      	strb	r3, [r7, #23]
        break;
 802dd70:	e01d      	b.n	802ddae <HAL_CRYP_Encrypt+0xf2>

      case CRYP_AES_GCM_GMAC:

        /* AES GCM encryption */
        status = CRYP_AESGCM_Process(hcryp, Timeout) ;
 802dd72:	6a39      	ldr	r1, [r7, #32]
 802dd74:	68f8      	ldr	r0, [r7, #12]
 802dd76:	f000 fb2b 	bl	802e3d0 <CRYP_AESGCM_Process>
 802dd7a:	4603      	mov	r3, r0
 802dd7c:	75fb      	strb	r3, [r7, #23]
        break;
 802dd7e:	e016      	b.n	802ddae <HAL_CRYP_Encrypt+0xf2>

      case CRYP_AES_CCM:

        /* AES CCM encryption */
        status = CRYP_AESCCM_Process(hcryp, Timeout);
 802dd80:	6a39      	ldr	r1, [r7, #32]
 802dd82:	68f8      	ldr	r0, [r7, #12]
 802dd84:	f000 fc28 	bl	802e5d8 <CRYP_AESCCM_Process>
 802dd88:	4603      	mov	r3, r0
 802dd8a:	75fb      	strb	r3, [r7, #23]
        break;
 802dd8c:	e00f      	b.n	802ddae <HAL_CRYP_Encrypt+0xf2>

      default:
        hcryp->ErrorCode |= HAL_CRYP_ERROR_NOT_SUPPORTED;
 802dd8e:	68fb      	ldr	r3, [r7, #12]
 802dd90:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 802dd92:	f043 0220 	orr.w	r2, r3, #32
 802dd96:	68fb      	ldr	r3, [r7, #12]
 802dd98:	651a      	str	r2, [r3, #80]	; 0x50
        /* Change the CRYP peripheral state */
        hcryp->State = HAL_CRYP_STATE_READY;
 802dd9a:	68fb      	ldr	r3, [r7, #12]
 802dd9c:	2201      	movs	r2, #1
 802dd9e:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
        /* Process unlocked */
        __HAL_UNLOCK(hcryp);
 802dda2:	68fb      	ldr	r3, [r7, #12]
 802dda4:	2200      	movs	r2, #0
 802dda6:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        return HAL_ERROR;
 802ddaa:	2301      	movs	r3, #1
 802ddac:	e014      	b.n	802ddd8 <HAL_CRYP_Encrypt+0x11c>
    }
#endif /*end AES or CRYP */

    if (status == HAL_OK)
 802ddae:	7dfb      	ldrb	r3, [r7, #23]
 802ddb0:	2b00      	cmp	r3, #0
 802ddb2:	d110      	bne.n	802ddd6 <HAL_CRYP_Encrypt+0x11a>
    {
      /* Change the CRYP peripheral state */
      hcryp->State = HAL_CRYP_STATE_READY;
 802ddb4:	68fb      	ldr	r3, [r7, #12]
 802ddb6:	2201      	movs	r2, #1
 802ddb8:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

      /* Process unlocked */
      __HAL_UNLOCK(hcryp);
 802ddbc:	68fb      	ldr	r3, [r7, #12]
 802ddbe:	2200      	movs	r2, #0
 802ddc0:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
 802ddc4:	e007      	b.n	802ddd6 <HAL_CRYP_Encrypt+0x11a>
    }
  }
  else
  {
    /* Busy error code field */
    hcryp->ErrorCode |= HAL_CRYP_ERROR_BUSY;
 802ddc6:	68fb      	ldr	r3, [r7, #12]
 802ddc8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 802ddca:	f043 0208 	orr.w	r2, r3, #8
 802ddce:	68fb      	ldr	r3, [r7, #12]
 802ddd0:	651a      	str	r2, [r3, #80]	; 0x50
    return HAL_ERROR;
 802ddd2:	2301      	movs	r3, #1
 802ddd4:	e000      	b.n	802ddd8 <HAL_CRYP_Encrypt+0x11c>
  }

  /* Return function status */
  return HAL_OK;
 802ddd6:	2300      	movs	r3, #0
}
 802ddd8:	4618      	mov	r0, r3
 802ddda:	3718      	adds	r7, #24
 802dddc:	46bd      	mov	sp, r7
 802ddde:	bd80      	pop	{r7, pc}
 802dde0:	00010060 	.word	0x00010060

0802dde4 <HAL_CRYP_Decrypt>:
  * @param  Timeout: Specify Timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRYP_Decrypt(CRYP_HandleTypeDef *hcryp, uint32_t *Input, uint16_t Size, uint32_t *Output,
                                   uint32_t Timeout)
{
 802dde4:	b580      	push	{r7, lr}
 802dde6:	b086      	sub	sp, #24
 802dde8:	af00      	add	r7, sp, #0
 802ddea:	60f8      	str	r0, [r7, #12]
 802ddec:	60b9      	str	r1, [r7, #8]
 802ddee:	603b      	str	r3, [r7, #0]
 802ddf0:	4613      	mov	r3, r2
 802ddf2:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;
  uint32_t algo;

  if (hcryp->State == HAL_CRYP_STATE_READY)
 802ddf4:	68fb      	ldr	r3, [r7, #12]
 802ddf6:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 802ddfa:	b2db      	uxtb	r3, r3
 802ddfc:	2b01      	cmp	r3, #1
 802ddfe:	d178      	bne.n	802def2 <HAL_CRYP_Decrypt+0x10e>
  {
    /* Change state Busy */
    hcryp->State = HAL_CRYP_STATE_BUSY;
 802de00:	68fb      	ldr	r3, [r7, #12]
 802de02:	2202      	movs	r2, #2
 802de04:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

    /* Process locked */
    __HAL_LOCK(hcryp);
 802de08:	68fb      	ldr	r3, [r7, #12]
 802de0a:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 802de0e:	2b01      	cmp	r3, #1
 802de10:	d101      	bne.n	802de16 <HAL_CRYP_Decrypt+0x32>
 802de12:	2302      	movs	r3, #2
 802de14:	e076      	b.n	802df04 <HAL_CRYP_Decrypt+0x120>
 802de16:	68fb      	ldr	r3, [r7, #12]
 802de18:	2201      	movs	r2, #1
 802de1a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

    /*  Reset CrypInCount, CrypOutCount and Initialize pCrypInBuffPtr and pCrypOutBuffPtr  parameters*/
    hcryp->CrypInCount = 0U;
 802de1e:	68fb      	ldr	r3, [r7, #12]
 802de20:	2200      	movs	r2, #0
 802de22:	875a      	strh	r2, [r3, #58]	; 0x3a
    hcryp->CrypOutCount = 0U;
 802de24:	68fb      	ldr	r3, [r7, #12]
 802de26:	2200      	movs	r2, #0
 802de28:	879a      	strh	r2, [r3, #60]	; 0x3c
    hcryp->pCrypInBuffPtr = Input;
 802de2a:	68fb      	ldr	r3, [r7, #12]
 802de2c:	68ba      	ldr	r2, [r7, #8]
 802de2e:	631a      	str	r2, [r3, #48]	; 0x30
    hcryp->pCrypOutBuffPtr = Output;
 802de30:	68fb      	ldr	r3, [r7, #12]
 802de32:	683a      	ldr	r2, [r7, #0]
 802de34:	635a      	str	r2, [r3, #52]	; 0x34

    /*  Calculate Size parameter in Byte*/
    if (hcryp->Init.DataWidthUnit == CRYP_DATAWIDTHUNIT_WORD)
 802de36:	68fb      	ldr	r3, [r7, #12]
 802de38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802de3a:	2b00      	cmp	r3, #0
 802de3c:	d105      	bne.n	802de4a <HAL_CRYP_Decrypt+0x66>
    {
      hcryp->Size = Size * 4U;
 802de3e:	88fb      	ldrh	r3, [r7, #6]
 802de40:	009b      	lsls	r3, r3, #2
 802de42:	b29a      	uxth	r2, r3
 802de44:	68fb      	ldr	r3, [r7, #12]
 802de46:	87da      	strh	r2, [r3, #62]	; 0x3e
 802de48:	e002      	b.n	802de50 <HAL_CRYP_Decrypt+0x6c>
    }
    else
    {
      hcryp->Size = Size;
 802de4a:	68fb      	ldr	r3, [r7, #12]
 802de4c:	88fa      	ldrh	r2, [r7, #6]
 802de4e:	87da      	strh	r2, [r3, #62]	; 0x3e
    }

#else /*AES*/

    /* Set Decryption operating mode*/
    MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_OPERATINGMODE_DECRYPT);
 802de50:	68fb      	ldr	r3, [r7, #12]
 802de52:	681b      	ldr	r3, [r3, #0]
 802de54:	681b      	ldr	r3, [r3, #0]
 802de56:	f023 0218 	bic.w	r2, r3, #24
 802de5a:	68fb      	ldr	r3, [r7, #12]
 802de5c:	681b      	ldr	r3, [r3, #0]
 802de5e:	f042 0210 	orr.w	r2, r2, #16
 802de62:	601a      	str	r2, [r3, #0]

    /* algo get algorithm selected */
    algo = hcryp->Instance->CR & AES_CR_CHMOD;
 802de64:	68fb      	ldr	r3, [r7, #12]
 802de66:	681b      	ldr	r3, [r3, #0]
 802de68:	681a      	ldr	r2, [r3, #0]
 802de6a:	4b28      	ldr	r3, [pc, #160]	; (802df0c <HAL_CRYP_Decrypt+0x128>)
 802de6c:	4013      	ands	r3, r2
 802de6e:	613b      	str	r3, [r7, #16]

    switch (algo)
 802de70:	693b      	ldr	r3, [r7, #16]
 802de72:	2b40      	cmp	r3, #64	; 0x40
 802de74:	d00c      	beq.n	802de90 <HAL_CRYP_Decrypt+0xac>
 802de76:	2b40      	cmp	r3, #64	; 0x40
 802de78:	d804      	bhi.n	802de84 <HAL_CRYP_Decrypt+0xa0>
 802de7a:	2b00      	cmp	r3, #0
 802de7c:	d008      	beq.n	802de90 <HAL_CRYP_Decrypt+0xac>
 802de7e:	2b20      	cmp	r3, #32
 802de80:	d006      	beq.n	802de90 <HAL_CRYP_Decrypt+0xac>
 802de82:	e01a      	b.n	802deba <HAL_CRYP_Decrypt+0xd6>
 802de84:	2b60      	cmp	r3, #96	; 0x60
 802de86:	d00a      	beq.n	802de9e <HAL_CRYP_Decrypt+0xba>
 802de88:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 802de8c:	d00e      	beq.n	802deac <HAL_CRYP_Decrypt+0xc8>
 802de8e:	e014      	b.n	802deba <HAL_CRYP_Decrypt+0xd6>
      case CRYP_AES_ECB:
      case CRYP_AES_CBC:
      case CRYP_AES_CTR:

        /* AES decryption */
        status = CRYP_AES_Decrypt(hcryp, Timeout);
 802de90:	6a39      	ldr	r1, [r7, #32]
 802de92:	68f8      	ldr	r0, [r7, #12]
 802de94:	f000 f8b7 	bl	802e006 <CRYP_AES_Decrypt>
 802de98:	4603      	mov	r3, r0
 802de9a:	75fb      	strb	r3, [r7, #23]
        break;
 802de9c:	e01d      	b.n	802deda <HAL_CRYP_Decrypt+0xf6>

      case CRYP_AES_GCM_GMAC:

        /* AES GCM decryption */
        status = CRYP_AESGCM_Process(hcryp, Timeout) ;
 802de9e:	6a39      	ldr	r1, [r7, #32]
 802dea0:	68f8      	ldr	r0, [r7, #12]
 802dea2:	f000 fa95 	bl	802e3d0 <CRYP_AESGCM_Process>
 802dea6:	4603      	mov	r3, r0
 802dea8:	75fb      	strb	r3, [r7, #23]
        break;
 802deaa:	e016      	b.n	802deda <HAL_CRYP_Decrypt+0xf6>

      case CRYP_AES_CCM:

        /* AES CCM decryption */
        status = CRYP_AESCCM_Process(hcryp, Timeout);
 802deac:	6a39      	ldr	r1, [r7, #32]
 802deae:	68f8      	ldr	r0, [r7, #12]
 802deb0:	f000 fb92 	bl	802e5d8 <CRYP_AESCCM_Process>
 802deb4:	4603      	mov	r3, r0
 802deb6:	75fb      	strb	r3, [r7, #23]
        break;
 802deb8:	e00f      	b.n	802deda <HAL_CRYP_Decrypt+0xf6>

      default:
        hcryp->ErrorCode |= HAL_CRYP_ERROR_NOT_SUPPORTED;
 802deba:	68fb      	ldr	r3, [r7, #12]
 802debc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 802debe:	f043 0220 	orr.w	r2, r3, #32
 802dec2:	68fb      	ldr	r3, [r7, #12]
 802dec4:	651a      	str	r2, [r3, #80]	; 0x50
        /* Change the CRYP peripheral state */
        hcryp->State = HAL_CRYP_STATE_READY;
 802dec6:	68fb      	ldr	r3, [r7, #12]
 802dec8:	2201      	movs	r2, #1
 802deca:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
        /* Process unlocked */
        __HAL_UNLOCK(hcryp);
 802dece:	68fb      	ldr	r3, [r7, #12]
 802ded0:	2200      	movs	r2, #0
 802ded2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        return HAL_ERROR;
 802ded6:	2301      	movs	r3, #1
 802ded8:	e014      	b.n	802df04 <HAL_CRYP_Decrypt+0x120>
    }
#endif /* End AES or CRYP */

    if (status == HAL_OK)
 802deda:	7dfb      	ldrb	r3, [r7, #23]
 802dedc:	2b00      	cmp	r3, #0
 802dede:	d110      	bne.n	802df02 <HAL_CRYP_Decrypt+0x11e>
    {
      /* Change the CRYP peripheral state */
      hcryp->State = HAL_CRYP_STATE_READY;
 802dee0:	68fb      	ldr	r3, [r7, #12]
 802dee2:	2201      	movs	r2, #1
 802dee4:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

      /* Process unlocked */
      __HAL_UNLOCK(hcryp);
 802dee8:	68fb      	ldr	r3, [r7, #12]
 802deea:	2200      	movs	r2, #0
 802deec:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
 802def0:	e007      	b.n	802df02 <HAL_CRYP_Decrypt+0x11e>
    }
  }
  else
  {
    /* Busy error code field */
    hcryp->ErrorCode |= HAL_CRYP_ERROR_BUSY;
 802def2:	68fb      	ldr	r3, [r7, #12]
 802def4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 802def6:	f043 0208 	orr.w	r2, r3, #8
 802defa:	68fb      	ldr	r3, [r7, #12]
 802defc:	651a      	str	r2, [r3, #80]	; 0x50
    return HAL_ERROR;
 802defe:	2301      	movs	r3, #1
 802df00:	e000      	b.n	802df04 <HAL_CRYP_Decrypt+0x120>
  }

  /* Return function status */
  return HAL_OK;
 802df02:	2300      	movs	r3, #0
}
 802df04:	4618      	mov	r0, r3
 802df06:	3718      	adds	r7, #24
 802df08:	46bd      	mov	sp, r7
 802df0a:	bd80      	pop	{r7, pc}
 802df0c:	00010060 	.word	0x00010060

0802df10 <HAL_CRYP_ErrorCallback>:
  * @param  hcryp: pointer to a CRYP_HandleTypeDef structure that contains
  *         the configuration information for CRYP module.
  * @retval None
  */
__weak void HAL_CRYP_ErrorCallback(CRYP_HandleTypeDef *hcryp)
{
 802df10:	b480      	push	{r7}
 802df12:	b083      	sub	sp, #12
 802df14:	af00      	add	r7, sp, #0
 802df16:	6078      	str	r0, [r7, #4]
  UNUSED(hcryp);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CRYP_ErrorCallback could be implemented in the user file
   */
}
 802df18:	bf00      	nop
 802df1a:	370c      	adds	r7, #12
 802df1c:	46bd      	mov	sp, r7
 802df1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 802df22:	4770      	bx	lr

0802df24 <CRYP_AES_Encrypt>:
  * @param  hcryp: pointer to a CRYP_HandleTypeDef structure
  * @param  Timeout: specify Timeout value
  * @retval HAL status
  */
static HAL_StatusTypeDef CRYP_AES_Encrypt(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
{
 802df24:	b580      	push	{r7, lr}
 802df26:	b084      	sub	sp, #16
 802df28:	af00      	add	r7, sp, #0
 802df2a:	6078      	str	r0, [r7, #4]
 802df2c:	6039      	str	r1, [r7, #0]
  uint16_t outcount;  /* Temporary CrypOutCount Value */
  uint32_t DoKeyIVConfig = 1U; /* By default, carry out peripheral Key and IV configuration */
 802df2e:	2301      	movs	r3, #1
 802df30:	60bb      	str	r3, [r7, #8]

  if (hcryp->Init.KeyIVConfigSkip == CRYP_KEYIVCONFIG_ONCE)
 802df32:	687b      	ldr	r3, [r7, #4]
 802df34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 802df36:	2b01      	cmp	r3, #1
 802df38:	d109      	bne.n	802df4e <CRYP_AES_Encrypt+0x2a>
  {
    if (hcryp->KeyIVConfig == 1U)
 802df3a:	687b      	ldr	r3, [r7, #4]
 802df3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 802df3e:	2b01      	cmp	r3, #1
 802df40:	d102      	bne.n	802df48 <CRYP_AES_Encrypt+0x24>
    {
      /* If the Key and IV configuration has to be done only once
      and if it has already been done, skip it */
      DoKeyIVConfig = 0U;
 802df42:	2300      	movs	r3, #0
 802df44:	60bb      	str	r3, [r7, #8]
 802df46:	e002      	b.n	802df4e <CRYP_AES_Encrypt+0x2a>
    else
    {
      /* If the Key and IV configuration has to be done only once
      and if it has not been done already, do it and set KeyIVConfig
      to keep track it won't have to be done again next time */
      hcryp->KeyIVConfig = 1U;
 802df48:	687b      	ldr	r3, [r7, #4]
 802df4a:	2201      	movs	r2, #1
 802df4c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }

  if (DoKeyIVConfig == 1U)
 802df4e:	68bb      	ldr	r3, [r7, #8]
 802df50:	2b01      	cmp	r3, #1
 802df52:	d121      	bne.n	802df98 <CRYP_AES_Encrypt+0x74>
  {

    /*  Set the Key*/
    CRYP_SetKey(hcryp, hcryp->Init.KeySize);
 802df54:	687b      	ldr	r3, [r7, #4]
 802df56:	689b      	ldr	r3, [r3, #8]
 802df58:	4619      	mov	r1, r3
 802df5a:	6878      	ldr	r0, [r7, #4]
 802df5c:	f000 f9dc 	bl	802e318 <CRYP_SetKey>

    if (hcryp->Init.Algorithm != CRYP_AES_ECB)
 802df60:	687b      	ldr	r3, [r7, #4]
 802df62:	695b      	ldr	r3, [r3, #20]
 802df64:	2b00      	cmp	r3, #0
 802df66:	d017      	beq.n	802df98 <CRYP_AES_Encrypt+0x74>
    {
      /* Set the Initialization Vector*/
#if defined (AES)
      hcryp->Instance->IVR3 = *(uint32_t *)(hcryp->Init.pInitVect);
 802df68:	687b      	ldr	r3, [r7, #4]
 802df6a:	691a      	ldr	r2, [r3, #16]
 802df6c:	687b      	ldr	r3, [r7, #4]
 802df6e:	681b      	ldr	r3, [r3, #0]
 802df70:	6812      	ldr	r2, [r2, #0]
 802df72:	62da      	str	r2, [r3, #44]	; 0x2c
      hcryp->Instance->IVR2 = *(uint32_t *)(hcryp->Init.pInitVect + 1);
 802df74:	687b      	ldr	r3, [r7, #4]
 802df76:	691a      	ldr	r2, [r3, #16]
 802df78:	687b      	ldr	r3, [r7, #4]
 802df7a:	681b      	ldr	r3, [r3, #0]
 802df7c:	6852      	ldr	r2, [r2, #4]
 802df7e:	629a      	str	r2, [r3, #40]	; 0x28
      hcryp->Instance->IVR1 = *(uint32_t *)(hcryp->Init.pInitVect + 2);
 802df80:	687b      	ldr	r3, [r7, #4]
 802df82:	691a      	ldr	r2, [r3, #16]
 802df84:	687b      	ldr	r3, [r7, #4]
 802df86:	681b      	ldr	r3, [r3, #0]
 802df88:	6892      	ldr	r2, [r2, #8]
 802df8a:	625a      	str	r2, [r3, #36]	; 0x24
      hcryp->Instance->IVR0 = *(uint32_t *)(hcryp->Init.pInitVect + 3);
 802df8c:	687b      	ldr	r3, [r7, #4]
 802df8e:	691a      	ldr	r2, [r3, #16]
 802df90:	687b      	ldr	r3, [r7, #4]
 802df92:	681b      	ldr	r3, [r3, #0]
 802df94:	68d2      	ldr	r2, [r2, #12]
 802df96:	621a      	str	r2, [r3, #32]
#endif /* End AES or CRYP */
    }
  } /* if (DoKeyIVConfig == 1U) */

  /* Set the phase */
  hcryp->Phase = CRYP_PHASE_PROCESS;
 802df98:	687b      	ldr	r3, [r7, #4]
 802df9a:	2202      	movs	r2, #2
 802df9c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Enable CRYP */
  __HAL_CRYP_ENABLE(hcryp);
 802df9e:	687b      	ldr	r3, [r7, #4]
 802dfa0:	681b      	ldr	r3, [r3, #0]
 802dfa2:	681a      	ldr	r2, [r3, #0]
 802dfa4:	687b      	ldr	r3, [r7, #4]
 802dfa6:	681b      	ldr	r3, [r3, #0]
 802dfa8:	f042 0201 	orr.w	r2, r2, #1
 802dfac:	601a      	str	r2, [r3, #0]

  /*Temporary CrypOutCount Value*/
  outcount = hcryp->CrypOutCount;
 802dfae:	687b      	ldr	r3, [r7, #4]
 802dfb0:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 802dfb2:	81fb      	strh	r3, [r7, #14]

  while ((hcryp->CrypInCount < (hcryp->Size / 4U)) && (outcount < (hcryp->Size / 4U)))
 802dfb4:	e006      	b.n	802dfc4 <CRYP_AES_Encrypt+0xa0>
  {
    /* Write plain Ddta and get cipher data */
    CRYP_AES_ProcessData(hcryp, Timeout);
 802dfb6:	6839      	ldr	r1, [r7, #0]
 802dfb8:	6878      	ldr	r0, [r7, #4]
 802dfba:	f000 f8f8 	bl	802e1ae <CRYP_AES_ProcessData>
    /*Temporary CrypOutCount Value*/
    outcount = hcryp->CrypOutCount;
 802dfbe:	687b      	ldr	r3, [r7, #4]
 802dfc0:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 802dfc2:	81fb      	strh	r3, [r7, #14]
  while ((hcryp->CrypInCount < (hcryp->Size / 4U)) && (outcount < (hcryp->Size / 4U)))
 802dfc4:	687b      	ldr	r3, [r7, #4]
 802dfc6:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 802dfc8:	b29a      	uxth	r2, r3
 802dfca:	687b      	ldr	r3, [r7, #4]
 802dfcc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 802dfce:	089b      	lsrs	r3, r3, #2
 802dfd0:	b29b      	uxth	r3, r3
 802dfd2:	429a      	cmp	r2, r3
 802dfd4:	d206      	bcs.n	802dfe4 <CRYP_AES_Encrypt+0xc0>
 802dfd6:	687b      	ldr	r3, [r7, #4]
 802dfd8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 802dfda:	089b      	lsrs	r3, r3, #2
 802dfdc:	b29b      	uxth	r3, r3
 802dfde:	89fa      	ldrh	r2, [r7, #14]
 802dfe0:	429a      	cmp	r2, r3
 802dfe2:	d3e8      	bcc.n	802dfb6 <CRYP_AES_Encrypt+0x92>
  }

  /* Disable CRYP */
  __HAL_CRYP_DISABLE(hcryp);
 802dfe4:	687b      	ldr	r3, [r7, #4]
 802dfe6:	681b      	ldr	r3, [r3, #0]
 802dfe8:	681a      	ldr	r2, [r3, #0]
 802dfea:	687b      	ldr	r3, [r7, #4]
 802dfec:	681b      	ldr	r3, [r3, #0]
 802dfee:	f022 0201 	bic.w	r2, r2, #1
 802dff2:	601a      	str	r2, [r3, #0]

  /* Change the CRYP state */
  hcryp->State = HAL_CRYP_STATE_READY;
 802dff4:	687b      	ldr	r3, [r7, #4]
 802dff6:	2201      	movs	r2, #1
 802dff8:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

  /* Return function status */
  return HAL_OK;
 802dffc:	2300      	movs	r3, #0
}
 802dffe:	4618      	mov	r0, r3
 802e000:	3710      	adds	r7, #16
 802e002:	46bd      	mov	sp, r7
 802e004:	bd80      	pop	{r7, pc}

0802e006 <CRYP_AES_Decrypt>:
  * @param  hcryp: pointer to a CRYP_HandleTypeDef structure
  * @param  Timeout: Specify Timeout value
  * @retval HAL status
  */
static HAL_StatusTypeDef CRYP_AES_Decrypt(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
{
 802e006:	b580      	push	{r7, lr}
 802e008:	b084      	sub	sp, #16
 802e00a:	af00      	add	r7, sp, #0
 802e00c:	6078      	str	r0, [r7, #4]
 802e00e:	6039      	str	r1, [r7, #0]
  uint16_t outcount;  /* Temporary CrypOutCount Value */
  uint32_t DoKeyIVConfig = 1U; /* By default, carry out peripheral Key and IV configuration */
 802e010:	2301      	movs	r3, #1
 802e012:	60bb      	str	r3, [r7, #8]

  if (hcryp->Init.KeyIVConfigSkip == CRYP_KEYIVCONFIG_ONCE)
 802e014:	687b      	ldr	r3, [r7, #4]
 802e016:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 802e018:	2b01      	cmp	r3, #1
 802e01a:	d109      	bne.n	802e030 <CRYP_AES_Decrypt+0x2a>
  {
    if (hcryp->KeyIVConfig == 1U)
 802e01c:	687b      	ldr	r3, [r7, #4]
 802e01e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 802e020:	2b01      	cmp	r3, #1
 802e022:	d102      	bne.n	802e02a <CRYP_AES_Decrypt+0x24>
    {
      /* If the Key and IV configuration has to be done only once
      and if it has already been done, skip it */
      DoKeyIVConfig = 0U;
 802e024:	2300      	movs	r3, #0
 802e026:	60bb      	str	r3, [r7, #8]
 802e028:	e002      	b.n	802e030 <CRYP_AES_Decrypt+0x2a>
    else
    {
      /* If the Key and IV configuration has to be done only once
      and if it has not been done already, do it and set KeyIVConfig
      to keep track it won't have to be done again next time */
      hcryp->KeyIVConfig = 1U;
 802e02a:	687b      	ldr	r3, [r7, #4]
 802e02c:	2201      	movs	r2, #1
 802e02e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }

  if (DoKeyIVConfig == 1U)
 802e030:	68bb      	ldr	r3, [r7, #8]
 802e032:	2b01      	cmp	r3, #1
 802e034:	f040 8084 	bne.w	802e140 <CRYP_AES_Decrypt+0x13a>
  {
    /*  Key preparation for ECB/CBC */
    if (hcryp->Init.Algorithm != CRYP_AES_CTR)
 802e038:	687b      	ldr	r3, [r7, #4]
 802e03a:	695b      	ldr	r3, [r3, #20]
 802e03c:	2b40      	cmp	r3, #64	; 0x40
 802e03e:	d05d      	beq.n	802e0fc <CRYP_AES_Decrypt+0xf6>
    {
#if defined (AES)
      if (hcryp->AutoKeyDerivation == DISABLE)/*Mode 2 Key preparation*/
 802e040:	687b      	ldr	r3, [r7, #4]
 802e042:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 802e046:	2b00      	cmp	r3, #0
 802e048:	d149      	bne.n	802e0de <CRYP_AES_Decrypt+0xd8>
      {
        /* Set key preparation for decryption operating mode*/
        MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_OPERATINGMODE_KEYDERIVATION);
 802e04a:	687b      	ldr	r3, [r7, #4]
 802e04c:	681b      	ldr	r3, [r3, #0]
 802e04e:	681b      	ldr	r3, [r3, #0]
 802e050:	f023 0218 	bic.w	r2, r3, #24
 802e054:	687b      	ldr	r3, [r7, #4]
 802e056:	681b      	ldr	r3, [r3, #0]
 802e058:	f042 0208 	orr.w	r2, r2, #8
 802e05c:	601a      	str	r2, [r3, #0]

        /*  Set the Key*/
        CRYP_SetKey(hcryp, hcryp->Init.KeySize);
 802e05e:	687b      	ldr	r3, [r7, #4]
 802e060:	689b      	ldr	r3, [r3, #8]
 802e062:	4619      	mov	r1, r3
 802e064:	6878      	ldr	r0, [r7, #4]
 802e066:	f000 f957 	bl	802e318 <CRYP_SetKey>

        /* Enable CRYP */
        __HAL_CRYP_ENABLE(hcryp);
 802e06a:	687b      	ldr	r3, [r7, #4]
 802e06c:	681b      	ldr	r3, [r3, #0]
 802e06e:	681a      	ldr	r2, [r3, #0]
 802e070:	687b      	ldr	r3, [r7, #4]
 802e072:	681b      	ldr	r3, [r3, #0]
 802e074:	f042 0201 	orr.w	r2, r2, #1
 802e078:	601a      	str	r2, [r3, #0]

        /* Wait for CCF flag to be raised */
        if (CRYP_WaitOnCCFlag(hcryp, Timeout) != HAL_OK)
 802e07a:	6839      	ldr	r1, [r7, #0]
 802e07c:	6878      	ldr	r0, [r7, #4]
 802e07e:	f001 f9af 	bl	802f3e0 <CRYP_WaitOnCCFlag>
 802e082:	4603      	mov	r3, r0
 802e084:	2b00      	cmp	r3, #0
 802e086:	d017      	beq.n	802e0b8 <CRYP_AES_Decrypt+0xb2>
        {
          /* Disable the CRYP peripheral clock */
          __HAL_CRYP_DISABLE(hcryp);
 802e088:	687b      	ldr	r3, [r7, #4]
 802e08a:	681b      	ldr	r3, [r3, #0]
 802e08c:	681a      	ldr	r2, [r3, #0]
 802e08e:	687b      	ldr	r3, [r7, #4]
 802e090:	681b      	ldr	r3, [r3, #0]
 802e092:	f022 0201 	bic.w	r2, r2, #1
 802e096:	601a      	str	r2, [r3, #0]

          /* Change state & error code*/
          hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
 802e098:	687b      	ldr	r3, [r7, #4]
 802e09a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 802e09c:	f043 0210 	orr.w	r2, r3, #16
 802e0a0:	687b      	ldr	r3, [r7, #4]
 802e0a2:	651a      	str	r2, [r3, #80]	; 0x50
          hcryp->State = HAL_CRYP_STATE_READY;
 802e0a4:	687b      	ldr	r3, [r7, #4]
 802e0a6:	2201      	movs	r2, #1
 802e0a8:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

          /* Process unlocked */
          __HAL_UNLOCK(hcryp);
 802e0ac:	687b      	ldr	r3, [r7, #4]
 802e0ae:	2200      	movs	r2, #0
 802e0b0:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
          return HAL_ERROR;
 802e0b4:	2301      	movs	r3, #1
 802e0b6:	e076      	b.n	802e1a6 <CRYP_AES_Decrypt+0x1a0>
        }
        /* Clear CCF Flag */
        __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
 802e0b8:	687b      	ldr	r3, [r7, #4]
 802e0ba:	681b      	ldr	r3, [r3, #0]
 802e0bc:	681a      	ldr	r2, [r3, #0]
 802e0be:	687b      	ldr	r3, [r7, #4]
 802e0c0:	681b      	ldr	r3, [r3, #0]
 802e0c2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 802e0c6:	601a      	str	r2, [r3, #0]

        /* Return to decryption operating mode(Mode 3)*/
        MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_OPERATINGMODE_DECRYPT);
 802e0c8:	687b      	ldr	r3, [r7, #4]
 802e0ca:	681b      	ldr	r3, [r3, #0]
 802e0cc:	681b      	ldr	r3, [r3, #0]
 802e0ce:	f023 0218 	bic.w	r2, r3, #24
 802e0d2:	687b      	ldr	r3, [r7, #4]
 802e0d4:	681b      	ldr	r3, [r3, #0]
 802e0d6:	f042 0210 	orr.w	r2, r2, #16
 802e0da:	601a      	str	r2, [r3, #0]
 802e0dc:	e014      	b.n	802e108 <CRYP_AES_Decrypt+0x102>
      }
      else /*Mode 4 : decryption & Key preparation*/
      {
        /*  Set the Key*/
        CRYP_SetKey(hcryp, hcryp->Init.KeySize);
 802e0de:	687b      	ldr	r3, [r7, #4]
 802e0e0:	689b      	ldr	r3, [r3, #8]
 802e0e2:	4619      	mov	r1, r3
 802e0e4:	6878      	ldr	r0, [r7, #4]
 802e0e6:	f000 f917 	bl	802e318 <CRYP_SetKey>

        /* Set decryption & Key preparation operating mode*/
        MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_OPERATINGMODE_KEYDERIVATION_DECRYPT);
 802e0ea:	687b      	ldr	r3, [r7, #4]
 802e0ec:	681b      	ldr	r3, [r3, #0]
 802e0ee:	681a      	ldr	r2, [r3, #0]
 802e0f0:	687b      	ldr	r3, [r7, #4]
 802e0f2:	681b      	ldr	r3, [r3, #0]
 802e0f4:	f042 0218 	orr.w	r2, r2, #24
 802e0f8:	601a      	str	r2, [r3, #0]
 802e0fa:	e005      	b.n	802e108 <CRYP_AES_Decrypt+0x102>
#endif /* End AES or CRYP  */
    }
    else  /*Algorithm CTR */
    {
      /*  Set the Key*/
      CRYP_SetKey(hcryp, hcryp->Init.KeySize);
 802e0fc:	687b      	ldr	r3, [r7, #4]
 802e0fe:	689b      	ldr	r3, [r3, #8]
 802e100:	4619      	mov	r1, r3
 802e102:	6878      	ldr	r0, [r7, #4]
 802e104:	f000 f908 	bl	802e318 <CRYP_SetKey>
    }

    /* Set IV */
    if (hcryp->Init.Algorithm != CRYP_AES_ECB)
 802e108:	687b      	ldr	r3, [r7, #4]
 802e10a:	695b      	ldr	r3, [r3, #20]
 802e10c:	2b00      	cmp	r3, #0
 802e10e:	d017      	beq.n	802e140 <CRYP_AES_Decrypt+0x13a>
    {
      /* Set the Initialization Vector*/
#if defined (AES)
      hcryp->Instance->IVR3 = *(uint32_t *)(hcryp->Init.pInitVect);
 802e110:	687b      	ldr	r3, [r7, #4]
 802e112:	691a      	ldr	r2, [r3, #16]
 802e114:	687b      	ldr	r3, [r7, #4]
 802e116:	681b      	ldr	r3, [r3, #0]
 802e118:	6812      	ldr	r2, [r2, #0]
 802e11a:	62da      	str	r2, [r3, #44]	; 0x2c
      hcryp->Instance->IVR2 = *(uint32_t *)(hcryp->Init.pInitVect + 1);
 802e11c:	687b      	ldr	r3, [r7, #4]
 802e11e:	691a      	ldr	r2, [r3, #16]
 802e120:	687b      	ldr	r3, [r7, #4]
 802e122:	681b      	ldr	r3, [r3, #0]
 802e124:	6852      	ldr	r2, [r2, #4]
 802e126:	629a      	str	r2, [r3, #40]	; 0x28
      hcryp->Instance->IVR1 = *(uint32_t *)(hcryp->Init.pInitVect + 2);
 802e128:	687b      	ldr	r3, [r7, #4]
 802e12a:	691a      	ldr	r2, [r3, #16]
 802e12c:	687b      	ldr	r3, [r7, #4]
 802e12e:	681b      	ldr	r3, [r3, #0]
 802e130:	6892      	ldr	r2, [r2, #8]
 802e132:	625a      	str	r2, [r3, #36]	; 0x24
      hcryp->Instance->IVR0 = *(uint32_t *)(hcryp->Init.pInitVect + 3);
 802e134:	687b      	ldr	r3, [r7, #4]
 802e136:	691a      	ldr	r2, [r3, #16]
 802e138:	687b      	ldr	r3, [r7, #4]
 802e13a:	681b      	ldr	r3, [r3, #0]
 802e13c:	68d2      	ldr	r2, [r2, #12]
 802e13e:	621a      	str	r2, [r3, #32]
      hcryp->Instance->IV1RR = *(uint32_t *)(hcryp->Init.pInitVect + 3);
#endif /* End AES or CRYP */
    }
  } /* if (DoKeyIVConfig == 1U) */
  /* Set the phase */
  hcryp->Phase = CRYP_PHASE_PROCESS;
 802e140:	687b      	ldr	r3, [r7, #4]
 802e142:	2202      	movs	r2, #2
 802e144:	641a      	str	r2, [r3, #64]	; 0x40

  /* Enable CRYP */
  __HAL_CRYP_ENABLE(hcryp);
 802e146:	687b      	ldr	r3, [r7, #4]
 802e148:	681b      	ldr	r3, [r3, #0]
 802e14a:	681a      	ldr	r2, [r3, #0]
 802e14c:	687b      	ldr	r3, [r7, #4]
 802e14e:	681b      	ldr	r3, [r3, #0]
 802e150:	f042 0201 	orr.w	r2, r2, #1
 802e154:	601a      	str	r2, [r3, #0]

  /*Temporary CrypOutCount Value*/
  outcount = hcryp->CrypOutCount;
 802e156:	687b      	ldr	r3, [r7, #4]
 802e158:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 802e15a:	81fb      	strh	r3, [r7, #14]

  while ((hcryp->CrypInCount < (hcryp->Size / 4U)) && (outcount < (hcryp->Size / 4U)))
 802e15c:	e006      	b.n	802e16c <CRYP_AES_Decrypt+0x166>
  {
    /* Write plain data and get cipher data */
    CRYP_AES_ProcessData(hcryp, Timeout);
 802e15e:	6839      	ldr	r1, [r7, #0]
 802e160:	6878      	ldr	r0, [r7, #4]
 802e162:	f000 f824 	bl	802e1ae <CRYP_AES_ProcessData>
    /*Temporary CrypOutCount Value*/
    outcount = hcryp->CrypOutCount;
 802e166:	687b      	ldr	r3, [r7, #4]
 802e168:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 802e16a:	81fb      	strh	r3, [r7, #14]
  while ((hcryp->CrypInCount < (hcryp->Size / 4U)) && (outcount < (hcryp->Size / 4U)))
 802e16c:	687b      	ldr	r3, [r7, #4]
 802e16e:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 802e170:	b29a      	uxth	r2, r3
 802e172:	687b      	ldr	r3, [r7, #4]
 802e174:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 802e176:	089b      	lsrs	r3, r3, #2
 802e178:	b29b      	uxth	r3, r3
 802e17a:	429a      	cmp	r2, r3
 802e17c:	d206      	bcs.n	802e18c <CRYP_AES_Decrypt+0x186>
 802e17e:	687b      	ldr	r3, [r7, #4]
 802e180:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 802e182:	089b      	lsrs	r3, r3, #2
 802e184:	b29b      	uxth	r3, r3
 802e186:	89fa      	ldrh	r2, [r7, #14]
 802e188:	429a      	cmp	r2, r3
 802e18a:	d3e8      	bcc.n	802e15e <CRYP_AES_Decrypt+0x158>
  }

  /* Disable CRYP */
  __HAL_CRYP_DISABLE(hcryp);
 802e18c:	687b      	ldr	r3, [r7, #4]
 802e18e:	681b      	ldr	r3, [r3, #0]
 802e190:	681a      	ldr	r2, [r3, #0]
 802e192:	687b      	ldr	r3, [r7, #4]
 802e194:	681b      	ldr	r3, [r3, #0]
 802e196:	f022 0201 	bic.w	r2, r2, #1
 802e19a:	601a      	str	r2, [r3, #0]

  /* Change the CRYP state */
  hcryp->State = HAL_CRYP_STATE_READY;
 802e19c:	687b      	ldr	r3, [r7, #4]
 802e19e:	2201      	movs	r2, #1
 802e1a0:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

  /* Return function status */
  return HAL_OK;
 802e1a4:	2300      	movs	r3, #0
}
 802e1a6:	4618      	mov	r0, r3
 802e1a8:	3710      	adds	r7, #16
 802e1aa:	46bd      	mov	sp, r7
 802e1ac:	bd80      	pop	{r7, pc}

0802e1ae <CRYP_AES_ProcessData>:
  *         the configuration information for CRYP module
  * @param  Timeout: Specify Timeout value
  * @retval None
  */
static void CRYP_AES_ProcessData(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
{
 802e1ae:	b580      	push	{r7, lr}
 802e1b0:	b088      	sub	sp, #32
 802e1b2:	af00      	add	r7, sp, #0
 802e1b4:	6078      	str	r0, [r7, #4]
 802e1b6:	6039      	str	r1, [r7, #0]
  }

#else /* AES */

  /* Write the input block in the IN FIFO */
  hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 802e1b8:	687b      	ldr	r3, [r7, #4]
 802e1ba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 802e1bc:	687b      	ldr	r3, [r7, #4]
 802e1be:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 802e1c0:	b29b      	uxth	r3, r3
 802e1c2:	009b      	lsls	r3, r3, #2
 802e1c4:	441a      	add	r2, r3
 802e1c6:	687b      	ldr	r3, [r7, #4]
 802e1c8:	681b      	ldr	r3, [r3, #0]
 802e1ca:	6812      	ldr	r2, [r2, #0]
 802e1cc:	609a      	str	r2, [r3, #8]
  hcryp->CrypInCount++;
 802e1ce:	687b      	ldr	r3, [r7, #4]
 802e1d0:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 802e1d2:	b29b      	uxth	r3, r3
 802e1d4:	3301      	adds	r3, #1
 802e1d6:	b29a      	uxth	r2, r3
 802e1d8:	687b      	ldr	r3, [r7, #4]
 802e1da:	875a      	strh	r2, [r3, #58]	; 0x3a
  hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 802e1dc:	687b      	ldr	r3, [r7, #4]
 802e1de:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 802e1e0:	687b      	ldr	r3, [r7, #4]
 802e1e2:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 802e1e4:	b29b      	uxth	r3, r3
 802e1e6:	009b      	lsls	r3, r3, #2
 802e1e8:	441a      	add	r2, r3
 802e1ea:	687b      	ldr	r3, [r7, #4]
 802e1ec:	681b      	ldr	r3, [r3, #0]
 802e1ee:	6812      	ldr	r2, [r2, #0]
 802e1f0:	609a      	str	r2, [r3, #8]
  hcryp->CrypInCount++;
 802e1f2:	687b      	ldr	r3, [r7, #4]
 802e1f4:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 802e1f6:	b29b      	uxth	r3, r3
 802e1f8:	3301      	adds	r3, #1
 802e1fa:	b29a      	uxth	r2, r3
 802e1fc:	687b      	ldr	r3, [r7, #4]
 802e1fe:	875a      	strh	r2, [r3, #58]	; 0x3a
  hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 802e200:	687b      	ldr	r3, [r7, #4]
 802e202:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 802e204:	687b      	ldr	r3, [r7, #4]
 802e206:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 802e208:	b29b      	uxth	r3, r3
 802e20a:	009b      	lsls	r3, r3, #2
 802e20c:	441a      	add	r2, r3
 802e20e:	687b      	ldr	r3, [r7, #4]
 802e210:	681b      	ldr	r3, [r3, #0]
 802e212:	6812      	ldr	r2, [r2, #0]
 802e214:	609a      	str	r2, [r3, #8]
  hcryp->CrypInCount++;
 802e216:	687b      	ldr	r3, [r7, #4]
 802e218:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 802e21a:	b29b      	uxth	r3, r3
 802e21c:	3301      	adds	r3, #1
 802e21e:	b29a      	uxth	r2, r3
 802e220:	687b      	ldr	r3, [r7, #4]
 802e222:	875a      	strh	r2, [r3, #58]	; 0x3a
  hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 802e224:	687b      	ldr	r3, [r7, #4]
 802e226:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 802e228:	687b      	ldr	r3, [r7, #4]
 802e22a:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 802e22c:	b29b      	uxth	r3, r3
 802e22e:	009b      	lsls	r3, r3, #2
 802e230:	441a      	add	r2, r3
 802e232:	687b      	ldr	r3, [r7, #4]
 802e234:	681b      	ldr	r3, [r3, #0]
 802e236:	6812      	ldr	r2, [r2, #0]
 802e238:	609a      	str	r2, [r3, #8]
  hcryp->CrypInCount++;
 802e23a:	687b      	ldr	r3, [r7, #4]
 802e23c:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 802e23e:	b29b      	uxth	r3, r3
 802e240:	3301      	adds	r3, #1
 802e242:	b29a      	uxth	r2, r3
 802e244:	687b      	ldr	r3, [r7, #4]
 802e246:	875a      	strh	r2, [r3, #58]	; 0x3a

  /* Wait for CCF flag to be raised */
  if (CRYP_WaitOnCCFlag(hcryp, Timeout) != HAL_OK)
 802e248:	6839      	ldr	r1, [r7, #0]
 802e24a:	6878      	ldr	r0, [r7, #4]
 802e24c:	f001 f8c8 	bl	802f3e0 <CRYP_WaitOnCCFlag>
 802e250:	4603      	mov	r3, r0
 802e252:	2b00      	cmp	r3, #0
 802e254:	d018      	beq.n	802e288 <CRYP_AES_ProcessData+0xda>
  {
    /* Disable the CRYP peripheral clock */
    __HAL_CRYP_DISABLE(hcryp);
 802e256:	687b      	ldr	r3, [r7, #4]
 802e258:	681b      	ldr	r3, [r3, #0]
 802e25a:	681a      	ldr	r2, [r3, #0]
 802e25c:	687b      	ldr	r3, [r7, #4]
 802e25e:	681b      	ldr	r3, [r3, #0]
 802e260:	f022 0201 	bic.w	r2, r2, #1
 802e264:	601a      	str	r2, [r3, #0]

    /* Change state */
    hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
 802e266:	687b      	ldr	r3, [r7, #4]
 802e268:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 802e26a:	f043 0210 	orr.w	r2, r3, #16
 802e26e:	687b      	ldr	r3, [r7, #4]
 802e270:	651a      	str	r2, [r3, #80]	; 0x50
    hcryp->State = HAL_CRYP_STATE_READY;
 802e272:	687b      	ldr	r3, [r7, #4]
 802e274:	2201      	movs	r2, #1
 802e276:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

    /* Process unlocked */
    __HAL_UNLOCK(hcryp);
 802e27a:	687b      	ldr	r3, [r7, #4]
 802e27c:	2200      	movs	r2, #0
 802e27e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hcryp->ErrorCallback(hcryp);
#else
    /*Call legacy weak error callback*/
    HAL_CRYP_ErrorCallback(hcryp);
 802e282:	6878      	ldr	r0, [r7, #4]
 802e284:	f7ff fe44 	bl	802df10 <HAL_CRYP_ErrorCallback>
#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */
  }

  /* Clear CCF Flag */
  __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
 802e288:	687b      	ldr	r3, [r7, #4]
 802e28a:	681b      	ldr	r3, [r3, #0]
 802e28c:	681a      	ldr	r2, [r3, #0]
 802e28e:	687b      	ldr	r3, [r7, #4]
 802e290:	681b      	ldr	r3, [r3, #0]
 802e292:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 802e296:	601a      	str	r2, [r3, #0]

  /* Read the output block from the output FIFO and put them in temporary buffer then get CrypOutBuff from temporary buffer*/
  for (i = 0U; i < 4U; i++)
 802e298:	2300      	movs	r3, #0
 802e29a:	61fb      	str	r3, [r7, #28]
 802e29c:	e00c      	b.n	802e2b8 <CRYP_AES_ProcessData+0x10a>
  {
    temp[i] = hcryp->Instance->DOUTR;
 802e29e:	687b      	ldr	r3, [r7, #4]
 802e2a0:	681b      	ldr	r3, [r3, #0]
 802e2a2:	68da      	ldr	r2, [r3, #12]
 802e2a4:	69fb      	ldr	r3, [r7, #28]
 802e2a6:	009b      	lsls	r3, r3, #2
 802e2a8:	f107 0120 	add.w	r1, r7, #32
 802e2ac:	440b      	add	r3, r1
 802e2ae:	f843 2c14 	str.w	r2, [r3, #-20]
  for (i = 0U; i < 4U; i++)
 802e2b2:	69fb      	ldr	r3, [r7, #28]
 802e2b4:	3301      	adds	r3, #1
 802e2b6:	61fb      	str	r3, [r7, #28]
 802e2b8:	69fb      	ldr	r3, [r7, #28]
 802e2ba:	2b03      	cmp	r3, #3
 802e2bc:	d9ef      	bls.n	802e29e <CRYP_AES_ProcessData+0xf0>
  }
  i = 0U;
 802e2be:	2300      	movs	r3, #0
 802e2c0:	61fb      	str	r3, [r7, #28]
  while ((hcryp->CrypOutCount < ((hcryp->Size + 3U) / 4U)) && (i < 4U))
 802e2c2:	e018      	b.n	802e2f6 <CRYP_AES_ProcessData+0x148>
  {
    *(uint32_t *)(hcryp->pCrypOutBuffPtr + hcryp->CrypOutCount) = temp[i];
 802e2c4:	687b      	ldr	r3, [r7, #4]
 802e2c6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 802e2c8:	687b      	ldr	r3, [r7, #4]
 802e2ca:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 802e2cc:	b29b      	uxth	r3, r3
 802e2ce:	009b      	lsls	r3, r3, #2
 802e2d0:	441a      	add	r2, r3
 802e2d2:	69fb      	ldr	r3, [r7, #28]
 802e2d4:	009b      	lsls	r3, r3, #2
 802e2d6:	f107 0120 	add.w	r1, r7, #32
 802e2da:	440b      	add	r3, r1
 802e2dc:	f853 3c14 	ldr.w	r3, [r3, #-20]
 802e2e0:	6013      	str	r3, [r2, #0]
    hcryp->CrypOutCount++;
 802e2e2:	687b      	ldr	r3, [r7, #4]
 802e2e4:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 802e2e6:	b29b      	uxth	r3, r3
 802e2e8:	3301      	adds	r3, #1
 802e2ea:	b29a      	uxth	r2, r3
 802e2ec:	687b      	ldr	r3, [r7, #4]
 802e2ee:	879a      	strh	r2, [r3, #60]	; 0x3c
    i++;
 802e2f0:	69fb      	ldr	r3, [r7, #28]
 802e2f2:	3301      	adds	r3, #1
 802e2f4:	61fb      	str	r3, [r7, #28]
  while ((hcryp->CrypOutCount < ((hcryp->Size + 3U) / 4U)) && (i < 4U))
 802e2f6:	687b      	ldr	r3, [r7, #4]
 802e2f8:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 802e2fa:	b29b      	uxth	r3, r3
 802e2fc:	461a      	mov	r2, r3
 802e2fe:	687b      	ldr	r3, [r7, #4]
 802e300:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 802e302:	3303      	adds	r3, #3
 802e304:	089b      	lsrs	r3, r3, #2
 802e306:	429a      	cmp	r2, r3
 802e308:	d202      	bcs.n	802e310 <CRYP_AES_ProcessData+0x162>
 802e30a:	69fb      	ldr	r3, [r7, #28]
 802e30c:	2b03      	cmp	r3, #3
 802e30e:	d9d9      	bls.n	802e2c4 <CRYP_AES_ProcessData+0x116>
  }
#endif /* End AES or CRYP */
}
 802e310:	bf00      	nop
 802e312:	3720      	adds	r7, #32
 802e314:	46bd      	mov	sp, r7
 802e316:	bd80      	pop	{r7, pc}

0802e318 <CRYP_SetKey>:
  *         the configuration information for CRYP module
  * @param  KeySize: Size of Key
  * @retval None
  */
static void CRYP_SetKey(CRYP_HandleTypeDef *hcryp, uint32_t KeySize)
{
 802e318:	b480      	push	{r7}
 802e31a:	b083      	sub	sp, #12
 802e31c:	af00      	add	r7, sp, #0
 802e31e:	6078      	str	r0, [r7, #4]
 802e320:	6039      	str	r1, [r7, #0]
      break;
    default:
      break;
  }
#else /*AES*/
  switch (KeySize)
 802e322:	683b      	ldr	r3, [r7, #0]
 802e324:	2b00      	cmp	r3, #0
 802e326:	d034      	beq.n	802e392 <CRYP_SetKey+0x7a>
 802e328:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 802e32c:	d000      	beq.n	802e330 <CRYP_SetKey+0x18>
      hcryp->Instance->KEYR1 = *(uint32_t *)(hcryp->Init.pKey + 2);
      hcryp->Instance->KEYR0 = *(uint32_t *)(hcryp->Init.pKey + 3);

      break;
    default:
      break;
 802e32e:	e049      	b.n	802e3c4 <CRYP_SetKey+0xac>
      hcryp->Instance->KEYR7 = *(uint32_t *)(hcryp->Init.pKey);
 802e330:	687b      	ldr	r3, [r7, #4]
 802e332:	68da      	ldr	r2, [r3, #12]
 802e334:	687b      	ldr	r3, [r7, #4]
 802e336:	681b      	ldr	r3, [r3, #0]
 802e338:	6812      	ldr	r2, [r2, #0]
 802e33a:	63da      	str	r2, [r3, #60]	; 0x3c
      hcryp->Instance->KEYR6 = *(uint32_t *)(hcryp->Init.pKey + 1);
 802e33c:	687b      	ldr	r3, [r7, #4]
 802e33e:	68da      	ldr	r2, [r3, #12]
 802e340:	687b      	ldr	r3, [r7, #4]
 802e342:	681b      	ldr	r3, [r3, #0]
 802e344:	6852      	ldr	r2, [r2, #4]
 802e346:	639a      	str	r2, [r3, #56]	; 0x38
      hcryp->Instance->KEYR5 = *(uint32_t *)(hcryp->Init.pKey + 2);
 802e348:	687b      	ldr	r3, [r7, #4]
 802e34a:	68da      	ldr	r2, [r3, #12]
 802e34c:	687b      	ldr	r3, [r7, #4]
 802e34e:	681b      	ldr	r3, [r3, #0]
 802e350:	6892      	ldr	r2, [r2, #8]
 802e352:	635a      	str	r2, [r3, #52]	; 0x34
      hcryp->Instance->KEYR4 = *(uint32_t *)(hcryp->Init.pKey + 3);
 802e354:	687b      	ldr	r3, [r7, #4]
 802e356:	68da      	ldr	r2, [r3, #12]
 802e358:	687b      	ldr	r3, [r7, #4]
 802e35a:	681b      	ldr	r3, [r3, #0]
 802e35c:	68d2      	ldr	r2, [r2, #12]
 802e35e:	631a      	str	r2, [r3, #48]	; 0x30
      hcryp->Instance->KEYR3 = *(uint32_t *)(hcryp->Init.pKey + 4);
 802e360:	687b      	ldr	r3, [r7, #4]
 802e362:	68da      	ldr	r2, [r3, #12]
 802e364:	687b      	ldr	r3, [r7, #4]
 802e366:	681b      	ldr	r3, [r3, #0]
 802e368:	6912      	ldr	r2, [r2, #16]
 802e36a:	61da      	str	r2, [r3, #28]
      hcryp->Instance->KEYR2 = *(uint32_t *)(hcryp->Init.pKey + 5);
 802e36c:	687b      	ldr	r3, [r7, #4]
 802e36e:	68da      	ldr	r2, [r3, #12]
 802e370:	687b      	ldr	r3, [r7, #4]
 802e372:	681b      	ldr	r3, [r3, #0]
 802e374:	6952      	ldr	r2, [r2, #20]
 802e376:	619a      	str	r2, [r3, #24]
      hcryp->Instance->KEYR1 = *(uint32_t *)(hcryp->Init.pKey + 6);
 802e378:	687b      	ldr	r3, [r7, #4]
 802e37a:	68da      	ldr	r2, [r3, #12]
 802e37c:	687b      	ldr	r3, [r7, #4]
 802e37e:	681b      	ldr	r3, [r3, #0]
 802e380:	6992      	ldr	r2, [r2, #24]
 802e382:	615a      	str	r2, [r3, #20]
      hcryp->Instance->KEYR0 = *(uint32_t *)(hcryp->Init.pKey + 7);
 802e384:	687b      	ldr	r3, [r7, #4]
 802e386:	68da      	ldr	r2, [r3, #12]
 802e388:	687b      	ldr	r3, [r7, #4]
 802e38a:	681b      	ldr	r3, [r3, #0]
 802e38c:	69d2      	ldr	r2, [r2, #28]
 802e38e:	611a      	str	r2, [r3, #16]
      break;
 802e390:	e018      	b.n	802e3c4 <CRYP_SetKey+0xac>
      hcryp->Instance->KEYR3 = *(uint32_t *)(hcryp->Init.pKey);
 802e392:	687b      	ldr	r3, [r7, #4]
 802e394:	68da      	ldr	r2, [r3, #12]
 802e396:	687b      	ldr	r3, [r7, #4]
 802e398:	681b      	ldr	r3, [r3, #0]
 802e39a:	6812      	ldr	r2, [r2, #0]
 802e39c:	61da      	str	r2, [r3, #28]
      hcryp->Instance->KEYR2 = *(uint32_t *)(hcryp->Init.pKey + 1);
 802e39e:	687b      	ldr	r3, [r7, #4]
 802e3a0:	68da      	ldr	r2, [r3, #12]
 802e3a2:	687b      	ldr	r3, [r7, #4]
 802e3a4:	681b      	ldr	r3, [r3, #0]
 802e3a6:	6852      	ldr	r2, [r2, #4]
 802e3a8:	619a      	str	r2, [r3, #24]
      hcryp->Instance->KEYR1 = *(uint32_t *)(hcryp->Init.pKey + 2);
 802e3aa:	687b      	ldr	r3, [r7, #4]
 802e3ac:	68da      	ldr	r2, [r3, #12]
 802e3ae:	687b      	ldr	r3, [r7, #4]
 802e3b0:	681b      	ldr	r3, [r3, #0]
 802e3b2:	6892      	ldr	r2, [r2, #8]
 802e3b4:	615a      	str	r2, [r3, #20]
      hcryp->Instance->KEYR0 = *(uint32_t *)(hcryp->Init.pKey + 3);
 802e3b6:	687b      	ldr	r3, [r7, #4]
 802e3b8:	68da      	ldr	r2, [r3, #12]
 802e3ba:	687b      	ldr	r3, [r7, #4]
 802e3bc:	681b      	ldr	r3, [r3, #0]
 802e3be:	68d2      	ldr	r2, [r2, #12]
 802e3c0:	611a      	str	r2, [r3, #16]
      break;
 802e3c2:	bf00      	nop
  }
#endif /* End AES or CRYP  */
}
 802e3c4:	bf00      	nop
 802e3c6:	370c      	adds	r7, #12
 802e3c8:	46bd      	mov	sp, r7
 802e3ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 802e3ce:	4770      	bx	lr

0802e3d0 <CRYP_AESGCM_Process>:
  *         the configuration information for CRYP module
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef CRYP_AESGCM_Process(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
{
 802e3d0:	b580      	push	{r7, lr}
 802e3d2:	b086      	sub	sp, #24
 802e3d4:	af00      	add	r7, sp, #0
 802e3d6:	6078      	str	r0, [r7, #4]
 802e3d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t wordsize = (uint32_t)(hcryp->Size) / 4U ;
 802e3da:	687b      	ldr	r3, [r7, #4]
 802e3dc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 802e3de:	089b      	lsrs	r3, r3, #2
 802e3e0:	b29b      	uxth	r3, r3
 802e3e2:	617b      	str	r3, [r7, #20]
  uint16_t outcount;  /* Temporary CrypOutCount Value */
  uint32_t DoKeyIVConfig = 1U; /* By default, carry out peripheral Key and IV configuration */
 802e3e4:	2301      	movs	r3, #1
 802e3e6:	60fb      	str	r3, [r7, #12]

  if (hcryp->Init.KeyIVConfigSkip == CRYP_KEYIVCONFIG_ONCE)
 802e3e8:	687b      	ldr	r3, [r7, #4]
 802e3ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 802e3ec:	2b01      	cmp	r3, #1
 802e3ee:	d116      	bne.n	802e41e <CRYP_AESGCM_Process+0x4e>
  {
    if (hcryp->KeyIVConfig == 1U)
 802e3f0:	687b      	ldr	r3, [r7, #4]
 802e3f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 802e3f4:	2b01      	cmp	r3, #1
 802e3f6:	d109      	bne.n	802e40c <CRYP_AESGCM_Process+0x3c>
    {
      /* If the Key and IV configuration has to be done only once
      and if it has already been done, skip it */
      DoKeyIVConfig = 0U;
 802e3f8:	2300      	movs	r3, #0
 802e3fa:	60fb      	str	r3, [r7, #12]
      hcryp->SizesSum += hcryp->Size; /* Compute message total payload length */
 802e3fc:	687b      	ldr	r3, [r7, #4]
 802e3fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 802e400:	687a      	ldr	r2, [r7, #4]
 802e402:	8fd2      	ldrh	r2, [r2, #62]	; 0x3e
 802e404:	441a      	add	r2, r3
 802e406:	687b      	ldr	r3, [r7, #4]
 802e408:	659a      	str	r2, [r3, #88]	; 0x58
 802e40a:	e00d      	b.n	802e428 <CRYP_AESGCM_Process+0x58>
    else
    {
      /* If the Key and IV configuration has to be done only once
      and if it has not been done already, do it and set KeyIVConfig
      to keep track it won't have to be done again next time */
      hcryp->KeyIVConfig = 1U;
 802e40c:	687b      	ldr	r3, [r7, #4]
 802e40e:	2201      	movs	r2, #1
 802e410:	655a      	str	r2, [r3, #84]	; 0x54
      hcryp->SizesSum = hcryp->Size; /* Merely store payload length */
 802e412:	687b      	ldr	r3, [r7, #4]
 802e414:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 802e416:	461a      	mov	r2, r3
 802e418:	687b      	ldr	r3, [r7, #4]
 802e41a:	659a      	str	r2, [r3, #88]	; 0x58
 802e41c:	e004      	b.n	802e428 <CRYP_AESGCM_Process+0x58>
    }
  }
  else
  {
    hcryp->SizesSum = hcryp->Size;
 802e41e:	687b      	ldr	r3, [r7, #4]
 802e420:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 802e422:	461a      	mov	r2, r3
 802e424:	687b      	ldr	r3, [r7, #4]
 802e426:	659a      	str	r2, [r3, #88]	; 0x58
  }

  if (DoKeyIVConfig == 1U)
 802e428:	68fb      	ldr	r3, [r7, #12]
 802e42a:	2b01      	cmp	r3, #1
 802e42c:	d179      	bne.n	802e522 <CRYP_AESGCM_Process+0x152>
  {
    /*  Reset CrypHeaderCount */
    hcryp->CrypHeaderCount = 0U;
 802e42e:	687b      	ldr	r3, [r7, #4]
 802e430:	2200      	movs	r2, #0
 802e432:	871a      	strh	r2, [r3, #56]	; 0x38

    /****************************** Init phase **********************************/

    CRYP_SET_PHASE(hcryp, CRYP_PHASE_INIT);
 802e434:	687b      	ldr	r3, [r7, #4]
 802e436:	681b      	ldr	r3, [r3, #0]
 802e438:	681a      	ldr	r2, [r3, #0]
 802e43a:	687b      	ldr	r3, [r7, #4]
 802e43c:	681b      	ldr	r3, [r3, #0]
 802e43e:	f422 42c0 	bic.w	r2, r2, #24576	; 0x6000
 802e442:	601a      	str	r2, [r3, #0]
 802e444:	687b      	ldr	r3, [r7, #4]
 802e446:	681a      	ldr	r2, [r3, #0]
 802e448:	687b      	ldr	r3, [r7, #4]
 802e44a:	681b      	ldr	r3, [r3, #0]
 802e44c:	6812      	ldr	r2, [r2, #0]
 802e44e:	601a      	str	r2, [r3, #0]

    /* Set the key */
    CRYP_SetKey(hcryp, hcryp->Init.KeySize);
 802e450:	687b      	ldr	r3, [r7, #4]
 802e452:	689b      	ldr	r3, [r3, #8]
 802e454:	4619      	mov	r1, r3
 802e456:	6878      	ldr	r0, [r7, #4]
 802e458:	f7ff ff5e 	bl	802e318 <CRYP_SetKey>
#else /* AES */
    /* Workaround 1 : only AES.
    Datatype configuration must be 32 bits during Init phase. Only, after Init, and before re
    enabling the IP, datatype different from 32 bits can be configured.*/
    /* Select DATATYPE 32  */
    MODIFY_REG(hcryp->Instance->CR, AES_CR_DATATYPE, CRYP_DATATYPE_32B);
 802e45c:	687b      	ldr	r3, [r7, #4]
 802e45e:	681b      	ldr	r3, [r3, #0]
 802e460:	681a      	ldr	r2, [r3, #0]
 802e462:	687b      	ldr	r3, [r7, #4]
 802e464:	681b      	ldr	r3, [r3, #0]
 802e466:	f022 0206 	bic.w	r2, r2, #6
 802e46a:	601a      	str	r2, [r3, #0]

    /* Set the initialization vector and the counter : Initial Counter Block (ICB)*/
    hcryp->Instance->IVR3 = *(uint32_t *)(hcryp->Init.pInitVect);
 802e46c:	687b      	ldr	r3, [r7, #4]
 802e46e:	691a      	ldr	r2, [r3, #16]
 802e470:	687b      	ldr	r3, [r7, #4]
 802e472:	681b      	ldr	r3, [r3, #0]
 802e474:	6812      	ldr	r2, [r2, #0]
 802e476:	62da      	str	r2, [r3, #44]	; 0x2c
    hcryp->Instance->IVR2 = *(uint32_t *)(hcryp->Init.pInitVect + 1);
 802e478:	687b      	ldr	r3, [r7, #4]
 802e47a:	691a      	ldr	r2, [r3, #16]
 802e47c:	687b      	ldr	r3, [r7, #4]
 802e47e:	681b      	ldr	r3, [r3, #0]
 802e480:	6852      	ldr	r2, [r2, #4]
 802e482:	629a      	str	r2, [r3, #40]	; 0x28
    hcryp->Instance->IVR1 = *(uint32_t *)(hcryp->Init.pInitVect + 2);
 802e484:	687b      	ldr	r3, [r7, #4]
 802e486:	691a      	ldr	r2, [r3, #16]
 802e488:	687b      	ldr	r3, [r7, #4]
 802e48a:	681b      	ldr	r3, [r3, #0]
 802e48c:	6892      	ldr	r2, [r2, #8]
 802e48e:	625a      	str	r2, [r3, #36]	; 0x24
    hcryp->Instance->IVR0 = *(uint32_t *)(hcryp->Init.pInitVect + 3);
 802e490:	687b      	ldr	r3, [r7, #4]
 802e492:	691a      	ldr	r2, [r3, #16]
 802e494:	687b      	ldr	r3, [r7, #4]
 802e496:	681b      	ldr	r3, [r3, #0]
 802e498:	68d2      	ldr	r2, [r2, #12]
 802e49a:	621a      	str	r2, [r3, #32]

    /* Enable the CRYP peripheral */
    __HAL_CRYP_ENABLE(hcryp);
 802e49c:	687b      	ldr	r3, [r7, #4]
 802e49e:	681b      	ldr	r3, [r3, #0]
 802e4a0:	681a      	ldr	r2, [r3, #0]
 802e4a2:	687b      	ldr	r3, [r7, #4]
 802e4a4:	681b      	ldr	r3, [r3, #0]
 802e4a6:	f042 0201 	orr.w	r2, r2, #1
 802e4aa:	601a      	str	r2, [r3, #0]

    /* just wait for hash computation */
    if (CRYP_WaitOnCCFlag(hcryp, Timeout) != HAL_OK)
 802e4ac:	6839      	ldr	r1, [r7, #0]
 802e4ae:	6878      	ldr	r0, [r7, #4]
 802e4b0:	f000 ff96 	bl	802f3e0 <CRYP_WaitOnCCFlag>
 802e4b4:	4603      	mov	r3, r0
 802e4b6:	2b00      	cmp	r3, #0
 802e4b8:	d00f      	beq.n	802e4da <CRYP_AESGCM_Process+0x10a>
    {
      /* Change state */
      hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
 802e4ba:	687b      	ldr	r3, [r7, #4]
 802e4bc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 802e4be:	f043 0210 	orr.w	r2, r3, #16
 802e4c2:	687b      	ldr	r3, [r7, #4]
 802e4c4:	651a      	str	r2, [r3, #80]	; 0x50
      hcryp->State = HAL_CRYP_STATE_READY;
 802e4c6:	687b      	ldr	r3, [r7, #4]
 802e4c8:	2201      	movs	r2, #1
 802e4ca:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

      /* Process unlocked & return error */
      __HAL_UNLOCK(hcryp);
 802e4ce:	687b      	ldr	r3, [r7, #4]
 802e4d0:	2200      	movs	r2, #0
 802e4d2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      return HAL_ERROR;
 802e4d6:	2301      	movs	r3, #1
 802e4d8:	e07a      	b.n	802e5d0 <CRYP_AESGCM_Process+0x200>
    }
    /* Clear CCF flag */
    __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
 802e4da:	687b      	ldr	r3, [r7, #4]
 802e4dc:	681b      	ldr	r3, [r3, #0]
 802e4de:	681a      	ldr	r2, [r3, #0]
 802e4e0:	687b      	ldr	r3, [r7, #4]
 802e4e2:	681b      	ldr	r3, [r3, #0]
 802e4e4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 802e4e8:	601a      	str	r2, [r3, #0]

#endif /* End AES or CRYP  */

    /************************ Header phase *************************************/

    if (CRYP_GCMCCM_SetHeaderPhase(hcryp,  Timeout) != HAL_OK)
 802e4ea:	6839      	ldr	r1, [r7, #0]
 802e4ec:	6878      	ldr	r0, [r7, #4]
 802e4ee:	f000 fb2e 	bl	802eb4e <CRYP_GCMCCM_SetHeaderPhase>
 802e4f2:	4603      	mov	r3, r0
 802e4f4:	2b00      	cmp	r3, #0
 802e4f6:	d001      	beq.n	802e4fc <CRYP_AESGCM_Process+0x12c>
    {
      return HAL_ERROR;
 802e4f8:	2301      	movs	r3, #1
 802e4fa:	e069      	b.n	802e5d0 <CRYP_AESGCM_Process+0x200>
    }

    /*************************Payload phase ************************************/

    /* Set the phase */
    hcryp->Phase = CRYP_PHASE_PROCESS;
 802e4fc:	687b      	ldr	r3, [r7, #4]
 802e4fe:	2202      	movs	r2, #2
 802e500:	641a      	str	r2, [r3, #64]	; 0x40
    __HAL_CRYP_ENABLE(hcryp);

#else /* AES */

    /* Select payload phase once the header phase is performed */
    CRYP_SET_PHASE(hcryp, CRYP_PHASE_PAYLOAD);
 802e502:	687b      	ldr	r3, [r7, #4]
 802e504:	681b      	ldr	r3, [r3, #0]
 802e506:	681a      	ldr	r2, [r3, #0]
 802e508:	687b      	ldr	r3, [r7, #4]
 802e50a:	681b      	ldr	r3, [r3, #0]
 802e50c:	f422 42c0 	bic.w	r2, r2, #24576	; 0x6000
 802e510:	601a      	str	r2, [r3, #0]
 802e512:	687b      	ldr	r3, [r7, #4]
 802e514:	681b      	ldr	r3, [r3, #0]
 802e516:	681a      	ldr	r2, [r3, #0]
 802e518:	687b      	ldr	r3, [r7, #4]
 802e51a:	681b      	ldr	r3, [r3, #0]
 802e51c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 802e520:	601a      	str	r2, [r3, #0]

#endif /* End AES or CRYP  */
  } /* if (DoKeyIVConfig == 1U) */

  if ((hcryp->Size % 16U) != 0U)
 802e522:	687b      	ldr	r3, [r7, #4]
 802e524:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 802e526:	f003 030f 	and.w	r3, r3, #15
 802e52a:	b29b      	uxth	r3, r3
 802e52c:	2b00      	cmp	r3, #0
 802e52e:	d003      	beq.n	802e538 <CRYP_AESGCM_Process+0x168>
  {
    /* recalculate  wordsize */
    wordsize = ((wordsize / 4U) * 4U) ;
 802e530:	697b      	ldr	r3, [r7, #20]
 802e532:	f023 0303 	bic.w	r3, r3, #3
 802e536:	617b      	str	r3, [r7, #20]
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 802e538:	f7fd fec0 	bl	802c2bc <HAL_GetTick>
 802e53c:	60b8      	str	r0, [r7, #8]
  /*Temporary CrypOutCount Value*/
  outcount = hcryp->CrypOutCount;
 802e53e:	687b      	ldr	r3, [r7, #4]
 802e540:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 802e542:	827b      	strh	r3, [r7, #18]

  /* Write input data and get output Data */
  while ((hcryp->CrypInCount < wordsize) && (outcount < wordsize))
 802e544:	e02d      	b.n	802e5a2 <CRYP_AESGCM_Process+0x1d2>
  {
    /* Write plain data and get cipher data */
    CRYP_AES_ProcessData(hcryp, Timeout);
 802e546:	6839      	ldr	r1, [r7, #0]
 802e548:	6878      	ldr	r0, [r7, #4]
 802e54a:	f7ff fe30 	bl	802e1ae <CRYP_AES_ProcessData>

    /*Temporary CrypOutCount Value*/
    outcount = hcryp->CrypOutCount;
 802e54e:	687b      	ldr	r3, [r7, #4]
 802e550:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 802e552:	827b      	strh	r3, [r7, #18]

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 802e554:	683b      	ldr	r3, [r7, #0]
 802e556:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 802e55a:	d022      	beq.n	802e5a2 <CRYP_AESGCM_Process+0x1d2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 802e55c:	f7fd feae 	bl	802c2bc <HAL_GetTick>
 802e560:	4602      	mov	r2, r0
 802e562:	68bb      	ldr	r3, [r7, #8]
 802e564:	1ad3      	subs	r3, r2, r3
 802e566:	683a      	ldr	r2, [r7, #0]
 802e568:	429a      	cmp	r2, r3
 802e56a:	d302      	bcc.n	802e572 <CRYP_AESGCM_Process+0x1a2>
 802e56c:	683b      	ldr	r3, [r7, #0]
 802e56e:	2b00      	cmp	r3, #0
 802e570:	d117      	bne.n	802e5a2 <CRYP_AESGCM_Process+0x1d2>
      {
        /* Disable the CRYP peripheral clock */
        __HAL_CRYP_DISABLE(hcryp);
 802e572:	687b      	ldr	r3, [r7, #4]
 802e574:	681b      	ldr	r3, [r3, #0]
 802e576:	681a      	ldr	r2, [r3, #0]
 802e578:	687b      	ldr	r3, [r7, #4]
 802e57a:	681b      	ldr	r3, [r3, #0]
 802e57c:	f022 0201 	bic.w	r2, r2, #1
 802e580:	601a      	str	r2, [r3, #0]

        /* Change state & error code */
        hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
 802e582:	687b      	ldr	r3, [r7, #4]
 802e584:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 802e586:	f043 0210 	orr.w	r2, r3, #16
 802e58a:	687b      	ldr	r3, [r7, #4]
 802e58c:	651a      	str	r2, [r3, #80]	; 0x50
        hcryp->State = HAL_CRYP_STATE_READY;
 802e58e:	687b      	ldr	r3, [r7, #4]
 802e590:	2201      	movs	r2, #1
 802e592:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

        /* Process unlocked */
        __HAL_UNLOCK(hcryp);
 802e596:	687b      	ldr	r3, [r7, #4]
 802e598:	2200      	movs	r2, #0
 802e59a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        return HAL_ERROR;
 802e59e:	2301      	movs	r3, #1
 802e5a0:	e016      	b.n	802e5d0 <CRYP_AESGCM_Process+0x200>
  while ((hcryp->CrypInCount < wordsize) && (outcount < wordsize))
 802e5a2:	687b      	ldr	r3, [r7, #4]
 802e5a4:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 802e5a6:	b29b      	uxth	r3, r3
 802e5a8:	461a      	mov	r2, r3
 802e5aa:	697b      	ldr	r3, [r7, #20]
 802e5ac:	4293      	cmp	r3, r2
 802e5ae:	d903      	bls.n	802e5b8 <CRYP_AESGCM_Process+0x1e8>
 802e5b0:	8a7b      	ldrh	r3, [r7, #18]
 802e5b2:	697a      	ldr	r2, [r7, #20]
 802e5b4:	429a      	cmp	r2, r3
 802e5b6:	d8c6      	bhi.n	802e546 <CRYP_AESGCM_Process+0x176>
      }
    }
  }

  if ((hcryp->Size % 16U) != 0U)
 802e5b8:	687b      	ldr	r3, [r7, #4]
 802e5ba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 802e5bc:	f003 030f 	and.w	r3, r3, #15
 802e5c0:	b29b      	uxth	r3, r3
 802e5c2:	2b00      	cmp	r3, #0
 802e5c4:	d003      	beq.n	802e5ce <CRYP_AESGCM_Process+0x1fe>
  {
    /*  Workaround 2 :  CRYP1 & AES generates correct TAG for GCM mode only when input block size is multiple of
    128 bits. If lthe size of the last block of payload is inferior to 128 bits, when GCM encryption
    is selected, then the TAG message will be wrong.*/
    CRYP_Workaround(hcryp, Timeout);
 802e5c6:	6839      	ldr	r1, [r7, #0]
 802e5c8:	6878      	ldr	r0, [r7, #4]
 802e5ca:	f000 fc6d 	bl	802eea8 <CRYP_Workaround>
  }

  /* Return function status */
  return HAL_OK;
 802e5ce:	2300      	movs	r3, #0
}
 802e5d0:	4618      	mov	r0, r3
 802e5d2:	3718      	adds	r7, #24
 802e5d4:	46bd      	mov	sp, r7
 802e5d6:	bd80      	pop	{r7, pc}

0802e5d8 <CRYP_AESCCM_Process>:
  *         the configuration information for CRYP module
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef CRYP_AESCCM_Process(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
{
 802e5d8:	b580      	push	{r7, lr}
 802e5da:	b08a      	sub	sp, #40	; 0x28
 802e5dc:	af00      	add	r7, sp, #0
 802e5de:	6078      	str	r0, [r7, #4]
 802e5e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t wordsize = (uint32_t)(hcryp->Size) / 4U;
 802e5e2:	687b      	ldr	r3, [r7, #4]
 802e5e4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 802e5e6:	089b      	lsrs	r3, r3, #2
 802e5e8:	b29b      	uxth	r3, r3
 802e5ea:	627b      	str	r3, [r7, #36]	; 0x24
  uint16_t outcount;  /* Temporary CrypOutCount Value */
  uint32_t DoKeyIVConfig = 1U; /* By default, carry out peripheral Key and IV configuration */
 802e5ec:	2301      	movs	r3, #1
 802e5ee:	61fb      	str	r3, [r7, #28]
  uint32_t loopcounter;
  uint32_t npblb;
  uint32_t lastwordsize;
#endif /* AES */

  if (hcryp->Init.KeyIVConfigSkip == CRYP_KEYIVCONFIG_ONCE)
 802e5f0:	687b      	ldr	r3, [r7, #4]
 802e5f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 802e5f4:	2b01      	cmp	r3, #1
 802e5f6:	d116      	bne.n	802e626 <CRYP_AESCCM_Process+0x4e>
  {
    if (hcryp->KeyIVConfig == 1U)
 802e5f8:	687b      	ldr	r3, [r7, #4]
 802e5fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 802e5fc:	2b01      	cmp	r3, #1
 802e5fe:	d109      	bne.n	802e614 <CRYP_AESCCM_Process+0x3c>
    {
      /* If the Key and IV configuration has to be done only once
      and if it has already been done, skip it */
      DoKeyIVConfig = 0U;
 802e600:	2300      	movs	r3, #0
 802e602:	61fb      	str	r3, [r7, #28]
      hcryp->SizesSum += hcryp->Size; /* Compute message total payload length */
 802e604:	687b      	ldr	r3, [r7, #4]
 802e606:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 802e608:	687a      	ldr	r2, [r7, #4]
 802e60a:	8fd2      	ldrh	r2, [r2, #62]	; 0x3e
 802e60c:	441a      	add	r2, r3
 802e60e:	687b      	ldr	r3, [r7, #4]
 802e610:	659a      	str	r2, [r3, #88]	; 0x58
 802e612:	e00d      	b.n	802e630 <CRYP_AESCCM_Process+0x58>
    else
    {
      /* If the Key and IV configuration has to be done only once
      and if it has not been done already, do it and set KeyIVConfig
      to keep track it won't have to be done again next time */
      hcryp->KeyIVConfig = 1U;
 802e614:	687b      	ldr	r3, [r7, #4]
 802e616:	2201      	movs	r2, #1
 802e618:	655a      	str	r2, [r3, #84]	; 0x54
      hcryp->SizesSum = hcryp->Size; /* Merely store payload length */
 802e61a:	687b      	ldr	r3, [r7, #4]
 802e61c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 802e61e:	461a      	mov	r2, r3
 802e620:	687b      	ldr	r3, [r7, #4]
 802e622:	659a      	str	r2, [r3, #88]	; 0x58
 802e624:	e004      	b.n	802e630 <CRYP_AESCCM_Process+0x58>
    }
  }
  else
  {
    hcryp->SizesSum = hcryp->Size;
 802e626:	687b      	ldr	r3, [r7, #4]
 802e628:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 802e62a:	461a      	mov	r2, r3
 802e62c:	687b      	ldr	r3, [r7, #4]
 802e62e:	659a      	str	r2, [r3, #88]	; 0x58
  }

  if (DoKeyIVConfig == 1U)
 802e630:	69fb      	ldr	r3, [r7, #28]
 802e632:	2b01      	cmp	r3, #1
 802e634:	f040 81c6 	bne.w	802e9c4 <CRYP_AESCCM_Process+0x3ec>
  {

    /*  Reset CrypHeaderCount */
    hcryp->CrypHeaderCount = 0U;
 802e638:	687b      	ldr	r3, [r7, #4]
 802e63a:	2200      	movs	r2, #0
 802e63c:	871a      	strh	r2, [r3, #56]	; 0x38
      }
    }
#else /* AES */
    /*AES2v1.1.1 : CCM authentication : no init phase, only header and final phase */
    /* Select header phase */
    CRYP_SET_PHASE(hcryp, CRYP_PHASE_HEADER);
 802e63e:	687b      	ldr	r3, [r7, #4]
 802e640:	681b      	ldr	r3, [r3, #0]
 802e642:	681a      	ldr	r2, [r3, #0]
 802e644:	687b      	ldr	r3, [r7, #4]
 802e646:	681b      	ldr	r3, [r3, #0]
 802e648:	f422 42c0 	bic.w	r2, r2, #24576	; 0x6000
 802e64c:	601a      	str	r2, [r3, #0]
 802e64e:	687b      	ldr	r3, [r7, #4]
 802e650:	681b      	ldr	r3, [r3, #0]
 802e652:	681a      	ldr	r2, [r3, #0]
 802e654:	687b      	ldr	r3, [r7, #4]
 802e656:	681b      	ldr	r3, [r3, #0]
 802e658:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 802e65c:	601a      	str	r2, [r3, #0]

    /* configured encryption mode */
    MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_OPERATINGMODE_ENCRYPT);
 802e65e:	687b      	ldr	r3, [r7, #4]
 802e660:	681b      	ldr	r3, [r3, #0]
 802e662:	681a      	ldr	r2, [r3, #0]
 802e664:	687b      	ldr	r3, [r7, #4]
 802e666:	681b      	ldr	r3, [r3, #0]
 802e668:	f022 0218 	bic.w	r2, r2, #24
 802e66c:	601a      	str	r2, [r3, #0]

    /* Set the key */
    CRYP_SetKey(hcryp, hcryp->Init.KeySize);
 802e66e:	687b      	ldr	r3, [r7, #4]
 802e670:	689b      	ldr	r3, [r3, #8]
 802e672:	4619      	mov	r1, r3
 802e674:	6878      	ldr	r0, [r7, #4]
 802e676:	f7ff fe4f 	bl	802e318 <CRYP_SetKey>

    /* Set the initialization vector with zero values*/
    hcryp->Instance->IVR3 = 0U;
 802e67a:	687b      	ldr	r3, [r7, #4]
 802e67c:	681b      	ldr	r3, [r3, #0]
 802e67e:	2200      	movs	r2, #0
 802e680:	62da      	str	r2, [r3, #44]	; 0x2c
    hcryp->Instance->IVR2 = 0U;
 802e682:	687b      	ldr	r3, [r7, #4]
 802e684:	681b      	ldr	r3, [r3, #0]
 802e686:	2200      	movs	r2, #0
 802e688:	629a      	str	r2, [r3, #40]	; 0x28
    hcryp->Instance->IVR1 = 0U;
 802e68a:	687b      	ldr	r3, [r7, #4]
 802e68c:	681b      	ldr	r3, [r3, #0]
 802e68e:	2200      	movs	r2, #0
 802e690:	625a      	str	r2, [r3, #36]	; 0x24
    hcryp->Instance->IVR0 = 0U;
 802e692:	687b      	ldr	r3, [r7, #4]
 802e694:	681b      	ldr	r3, [r3, #0]
 802e696:	2200      	movs	r2, #0
 802e698:	621a      	str	r2, [r3, #32]

    /* Enable the CRYP peripheral */
    __HAL_CRYP_ENABLE(hcryp);
 802e69a:	687b      	ldr	r3, [r7, #4]
 802e69c:	681b      	ldr	r3, [r3, #0]
 802e69e:	681a      	ldr	r2, [r3, #0]
 802e6a0:	687b      	ldr	r3, [r7, #4]
 802e6a2:	681b      	ldr	r3, [r3, #0]
 802e6a4:	f042 0201 	orr.w	r2, r2, #1
 802e6a8:	601a      	str	r2, [r3, #0]

    /*Write the B0 packet into CRYP_DIN*/
    hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.B0);
 802e6aa:	687b      	ldr	r3, [r7, #4]
 802e6ac:	6a1a      	ldr	r2, [r3, #32]
 802e6ae:	687b      	ldr	r3, [r7, #4]
 802e6b0:	681b      	ldr	r3, [r3, #0]
 802e6b2:	6812      	ldr	r2, [r2, #0]
 802e6b4:	609a      	str	r2, [r3, #8]
    hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.B0 + 1);
 802e6b6:	687b      	ldr	r3, [r7, #4]
 802e6b8:	6a1a      	ldr	r2, [r3, #32]
 802e6ba:	687b      	ldr	r3, [r7, #4]
 802e6bc:	681b      	ldr	r3, [r3, #0]
 802e6be:	6852      	ldr	r2, [r2, #4]
 802e6c0:	609a      	str	r2, [r3, #8]
    hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.B0 + 2);
 802e6c2:	687b      	ldr	r3, [r7, #4]
 802e6c4:	6a1a      	ldr	r2, [r3, #32]
 802e6c6:	687b      	ldr	r3, [r7, #4]
 802e6c8:	681b      	ldr	r3, [r3, #0]
 802e6ca:	6892      	ldr	r2, [r2, #8]
 802e6cc:	609a      	str	r2, [r3, #8]
    hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.B0 + 3);
 802e6ce:	687b      	ldr	r3, [r7, #4]
 802e6d0:	6a1a      	ldr	r2, [r3, #32]
 802e6d2:	687b      	ldr	r3, [r7, #4]
 802e6d4:	681b      	ldr	r3, [r3, #0]
 802e6d6:	68d2      	ldr	r2, [r2, #12]
 802e6d8:	609a      	str	r2, [r3, #8]

    /*  wait until the end of computation */
    if (CRYP_WaitOnCCFlag(hcryp, Timeout) != HAL_OK)
 802e6da:	6839      	ldr	r1, [r7, #0]
 802e6dc:	6878      	ldr	r0, [r7, #4]
 802e6de:	f000 fe7f 	bl	802f3e0 <CRYP_WaitOnCCFlag>
 802e6e2:	4603      	mov	r3, r0
 802e6e4:	2b00      	cmp	r3, #0
 802e6e6:	d00f      	beq.n	802e708 <CRYP_AESCCM_Process+0x130>
    {
      /* Change state */
      hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
 802e6e8:	687b      	ldr	r3, [r7, #4]
 802e6ea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 802e6ec:	f043 0210 	orr.w	r2, r3, #16
 802e6f0:	687b      	ldr	r3, [r7, #4]
 802e6f2:	651a      	str	r2, [r3, #80]	; 0x50
      hcryp->State = HAL_CRYP_STATE_READY;
 802e6f4:	687b      	ldr	r3, [r7, #4]
 802e6f6:	2201      	movs	r2, #1
 802e6f8:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

      /* Process unlocked & return error */
      __HAL_UNLOCK(hcryp);
 802e6fc:	687b      	ldr	r3, [r7, #4]
 802e6fe:	2200      	movs	r2, #0
 802e700:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      return HAL_ERROR;
 802e704:	2301      	movs	r3, #1
 802e706:	e21e      	b.n	802eb46 <CRYP_AESCCM_Process+0x56e>
    }
    /* Clear CCF flag */
    __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
 802e708:	687b      	ldr	r3, [r7, #4]
 802e70a:	681b      	ldr	r3, [r3, #0]
 802e70c:	681a      	ldr	r2, [r3, #0]
 802e70e:	687b      	ldr	r3, [r7, #4]
 802e710:	681b      	ldr	r3, [r3, #0]
 802e712:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 802e716:	601a      	str	r2, [r3, #0]

    /* Set the phase */
    hcryp->Phase = CRYP_PHASE_PROCESS;
 802e718:	687b      	ldr	r3, [r7, #4]
 802e71a:	2202      	movs	r2, #2
 802e71c:	641a      	str	r2, [r3, #64]	; 0x40

    /* From that point the whole message must be processed, first the Header then the payload.
    First the  Header block(B1) : associated data length expressed in bytes concatenated with Associated Data (A)*/

    if (hcryp->Init.HeaderSize != 0U)
 802e71e:	687b      	ldr	r3, [r7, #4]
 802e720:	69db      	ldr	r3, [r3, #28]
 802e722:	2b00      	cmp	r3, #0
 802e724:	f000 814e 	beq.w	802e9c4 <CRYP_AESCCM_Process+0x3ec>
    {
      if ((hcryp->Init.HeaderSize % 4U) == 0U)
 802e728:	687b      	ldr	r3, [r7, #4]
 802e72a:	69db      	ldr	r3, [r3, #28]
 802e72c:	f003 0303 	and.w	r3, r3, #3
 802e730:	2b00      	cmp	r3, #0
 802e732:	d17a      	bne.n	802e82a <CRYP_AESCCM_Process+0x252>
      {
        /* HeaderSize %4, no padding */
        for (loopcounter = 0U; (loopcounter < hcryp->Init.HeaderSize); loopcounter += 4U)
 802e734:	2300      	movs	r3, #0
 802e736:	61bb      	str	r3, [r7, #24]
 802e738:	e071      	b.n	802e81e <CRYP_AESCCM_Process+0x246>
        {
          /* Write the Input block in the Data Input register */
          hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 802e73a:	687b      	ldr	r3, [r7, #4]
 802e73c:	699a      	ldr	r2, [r3, #24]
 802e73e:	687b      	ldr	r3, [r7, #4]
 802e740:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802e742:	b29b      	uxth	r3, r3
 802e744:	009b      	lsls	r3, r3, #2
 802e746:	441a      	add	r2, r3
 802e748:	687b      	ldr	r3, [r7, #4]
 802e74a:	681b      	ldr	r3, [r3, #0]
 802e74c:	6812      	ldr	r2, [r2, #0]
 802e74e:	609a      	str	r2, [r3, #8]
          hcryp->CrypHeaderCount++ ;
 802e750:	687b      	ldr	r3, [r7, #4]
 802e752:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802e754:	b29b      	uxth	r3, r3
 802e756:	3301      	adds	r3, #1
 802e758:	b29a      	uxth	r2, r3
 802e75a:	687b      	ldr	r3, [r7, #4]
 802e75c:	871a      	strh	r2, [r3, #56]	; 0x38
          hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 802e75e:	687b      	ldr	r3, [r7, #4]
 802e760:	699a      	ldr	r2, [r3, #24]
 802e762:	687b      	ldr	r3, [r7, #4]
 802e764:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802e766:	b29b      	uxth	r3, r3
 802e768:	009b      	lsls	r3, r3, #2
 802e76a:	441a      	add	r2, r3
 802e76c:	687b      	ldr	r3, [r7, #4]
 802e76e:	681b      	ldr	r3, [r3, #0]
 802e770:	6812      	ldr	r2, [r2, #0]
 802e772:	609a      	str	r2, [r3, #8]
          hcryp->CrypHeaderCount++ ;
 802e774:	687b      	ldr	r3, [r7, #4]
 802e776:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802e778:	b29b      	uxth	r3, r3
 802e77a:	3301      	adds	r3, #1
 802e77c:	b29a      	uxth	r2, r3
 802e77e:	687b      	ldr	r3, [r7, #4]
 802e780:	871a      	strh	r2, [r3, #56]	; 0x38
          hcryp->Instance->DINR  = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 802e782:	687b      	ldr	r3, [r7, #4]
 802e784:	699a      	ldr	r2, [r3, #24]
 802e786:	687b      	ldr	r3, [r7, #4]
 802e788:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802e78a:	b29b      	uxth	r3, r3
 802e78c:	009b      	lsls	r3, r3, #2
 802e78e:	441a      	add	r2, r3
 802e790:	687b      	ldr	r3, [r7, #4]
 802e792:	681b      	ldr	r3, [r3, #0]
 802e794:	6812      	ldr	r2, [r2, #0]
 802e796:	609a      	str	r2, [r3, #8]
          hcryp->CrypHeaderCount++ ;
 802e798:	687b      	ldr	r3, [r7, #4]
 802e79a:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802e79c:	b29b      	uxth	r3, r3
 802e79e:	3301      	adds	r3, #1
 802e7a0:	b29a      	uxth	r2, r3
 802e7a2:	687b      	ldr	r3, [r7, #4]
 802e7a4:	871a      	strh	r2, [r3, #56]	; 0x38
          hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 802e7a6:	687b      	ldr	r3, [r7, #4]
 802e7a8:	699a      	ldr	r2, [r3, #24]
 802e7aa:	687b      	ldr	r3, [r7, #4]
 802e7ac:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802e7ae:	b29b      	uxth	r3, r3
 802e7b0:	009b      	lsls	r3, r3, #2
 802e7b2:	441a      	add	r2, r3
 802e7b4:	687b      	ldr	r3, [r7, #4]
 802e7b6:	681b      	ldr	r3, [r3, #0]
 802e7b8:	6812      	ldr	r2, [r2, #0]
 802e7ba:	609a      	str	r2, [r3, #8]
          hcryp->CrypHeaderCount++ ;
 802e7bc:	687b      	ldr	r3, [r7, #4]
 802e7be:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802e7c0:	b29b      	uxth	r3, r3
 802e7c2:	3301      	adds	r3, #1
 802e7c4:	b29a      	uxth	r2, r3
 802e7c6:	687b      	ldr	r3, [r7, #4]
 802e7c8:	871a      	strh	r2, [r3, #56]	; 0x38

          if (CRYP_WaitOnCCFlag(hcryp, Timeout) != HAL_OK)
 802e7ca:	6839      	ldr	r1, [r7, #0]
 802e7cc:	6878      	ldr	r0, [r7, #4]
 802e7ce:	f000 fe07 	bl	802f3e0 <CRYP_WaitOnCCFlag>
 802e7d2:	4603      	mov	r3, r0
 802e7d4:	2b00      	cmp	r3, #0
 802e7d6:	d017      	beq.n	802e808 <CRYP_AESCCM_Process+0x230>
          {
            /* Disable the CRYP peripheral clock */
            __HAL_CRYP_DISABLE(hcryp);
 802e7d8:	687b      	ldr	r3, [r7, #4]
 802e7da:	681b      	ldr	r3, [r3, #0]
 802e7dc:	681a      	ldr	r2, [r3, #0]
 802e7de:	687b      	ldr	r3, [r7, #4]
 802e7e0:	681b      	ldr	r3, [r3, #0]
 802e7e2:	f022 0201 	bic.w	r2, r2, #1
 802e7e6:	601a      	str	r2, [r3, #0]

            /* Change state */
            hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
 802e7e8:	687b      	ldr	r3, [r7, #4]
 802e7ea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 802e7ec:	f043 0210 	orr.w	r2, r3, #16
 802e7f0:	687b      	ldr	r3, [r7, #4]
 802e7f2:	651a      	str	r2, [r3, #80]	; 0x50
            hcryp->State = HAL_CRYP_STATE_READY;
 802e7f4:	687b      	ldr	r3, [r7, #4]
 802e7f6:	2201      	movs	r2, #1
 802e7f8:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

            /* Process unlocked */
            __HAL_UNLOCK(hcryp);
 802e7fc:	687b      	ldr	r3, [r7, #4]
 802e7fe:	2200      	movs	r2, #0
 802e800:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            return HAL_ERROR;
 802e804:	2301      	movs	r3, #1
 802e806:	e19e      	b.n	802eb46 <CRYP_AESCCM_Process+0x56e>
          }
          /* Clear CCF Flag */
          __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
 802e808:	687b      	ldr	r3, [r7, #4]
 802e80a:	681b      	ldr	r3, [r3, #0]
 802e80c:	681a      	ldr	r2, [r3, #0]
 802e80e:	687b      	ldr	r3, [r7, #4]
 802e810:	681b      	ldr	r3, [r3, #0]
 802e812:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 802e816:	601a      	str	r2, [r3, #0]
        for (loopcounter = 0U; (loopcounter < hcryp->Init.HeaderSize); loopcounter += 4U)
 802e818:	69bb      	ldr	r3, [r7, #24]
 802e81a:	3304      	adds	r3, #4
 802e81c:	61bb      	str	r3, [r7, #24]
 802e81e:	687b      	ldr	r3, [r7, #4]
 802e820:	69db      	ldr	r3, [r3, #28]
 802e822:	69ba      	ldr	r2, [r7, #24]
 802e824:	429a      	cmp	r2, r3
 802e826:	d388      	bcc.n	802e73a <CRYP_AESCCM_Process+0x162>
 802e828:	e0cc      	b.n	802e9c4 <CRYP_AESCCM_Process+0x3ec>
        }
      }
      else
      {
        /*Write Header block in the IN FIFO without last block */
        for (loopcounter = 0U; (loopcounter < ((hcryp->Init.HeaderSize) - (hcryp->Init.HeaderSize % 4U))); loopcounter += 4U)
 802e82a:	2300      	movs	r3, #0
 802e82c:	61bb      	str	r3, [r7, #24]
 802e82e:	e071      	b.n	802e914 <CRYP_AESCCM_Process+0x33c>
        {
          /* Write the input block in the data input register */
          hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 802e830:	687b      	ldr	r3, [r7, #4]
 802e832:	699a      	ldr	r2, [r3, #24]
 802e834:	687b      	ldr	r3, [r7, #4]
 802e836:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802e838:	b29b      	uxth	r3, r3
 802e83a:	009b      	lsls	r3, r3, #2
 802e83c:	441a      	add	r2, r3
 802e83e:	687b      	ldr	r3, [r7, #4]
 802e840:	681b      	ldr	r3, [r3, #0]
 802e842:	6812      	ldr	r2, [r2, #0]
 802e844:	609a      	str	r2, [r3, #8]
          hcryp->CrypHeaderCount++ ;
 802e846:	687b      	ldr	r3, [r7, #4]
 802e848:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802e84a:	b29b      	uxth	r3, r3
 802e84c:	3301      	adds	r3, #1
 802e84e:	b29a      	uxth	r2, r3
 802e850:	687b      	ldr	r3, [r7, #4]
 802e852:	871a      	strh	r2, [r3, #56]	; 0x38
          hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 802e854:	687b      	ldr	r3, [r7, #4]
 802e856:	699a      	ldr	r2, [r3, #24]
 802e858:	687b      	ldr	r3, [r7, #4]
 802e85a:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802e85c:	b29b      	uxth	r3, r3
 802e85e:	009b      	lsls	r3, r3, #2
 802e860:	441a      	add	r2, r3
 802e862:	687b      	ldr	r3, [r7, #4]
 802e864:	681b      	ldr	r3, [r3, #0]
 802e866:	6812      	ldr	r2, [r2, #0]
 802e868:	609a      	str	r2, [r3, #8]
          hcryp->CrypHeaderCount++ ;
 802e86a:	687b      	ldr	r3, [r7, #4]
 802e86c:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802e86e:	b29b      	uxth	r3, r3
 802e870:	3301      	adds	r3, #1
 802e872:	b29a      	uxth	r2, r3
 802e874:	687b      	ldr	r3, [r7, #4]
 802e876:	871a      	strh	r2, [r3, #56]	; 0x38
          hcryp->Instance->DINR  = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 802e878:	687b      	ldr	r3, [r7, #4]
 802e87a:	699a      	ldr	r2, [r3, #24]
 802e87c:	687b      	ldr	r3, [r7, #4]
 802e87e:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802e880:	b29b      	uxth	r3, r3
 802e882:	009b      	lsls	r3, r3, #2
 802e884:	441a      	add	r2, r3
 802e886:	687b      	ldr	r3, [r7, #4]
 802e888:	681b      	ldr	r3, [r3, #0]
 802e88a:	6812      	ldr	r2, [r2, #0]
 802e88c:	609a      	str	r2, [r3, #8]
          hcryp->CrypHeaderCount++ ;
 802e88e:	687b      	ldr	r3, [r7, #4]
 802e890:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802e892:	b29b      	uxth	r3, r3
 802e894:	3301      	adds	r3, #1
 802e896:	b29a      	uxth	r2, r3
 802e898:	687b      	ldr	r3, [r7, #4]
 802e89a:	871a      	strh	r2, [r3, #56]	; 0x38
          hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 802e89c:	687b      	ldr	r3, [r7, #4]
 802e89e:	699a      	ldr	r2, [r3, #24]
 802e8a0:	687b      	ldr	r3, [r7, #4]
 802e8a2:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802e8a4:	b29b      	uxth	r3, r3
 802e8a6:	009b      	lsls	r3, r3, #2
 802e8a8:	441a      	add	r2, r3
 802e8aa:	687b      	ldr	r3, [r7, #4]
 802e8ac:	681b      	ldr	r3, [r3, #0]
 802e8ae:	6812      	ldr	r2, [r2, #0]
 802e8b0:	609a      	str	r2, [r3, #8]
          hcryp->CrypHeaderCount++ ;
 802e8b2:	687b      	ldr	r3, [r7, #4]
 802e8b4:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802e8b6:	b29b      	uxth	r3, r3
 802e8b8:	3301      	adds	r3, #1
 802e8ba:	b29a      	uxth	r2, r3
 802e8bc:	687b      	ldr	r3, [r7, #4]
 802e8be:	871a      	strh	r2, [r3, #56]	; 0x38

          if (CRYP_WaitOnCCFlag(hcryp, Timeout) != HAL_OK)
 802e8c0:	6839      	ldr	r1, [r7, #0]
 802e8c2:	6878      	ldr	r0, [r7, #4]
 802e8c4:	f000 fd8c 	bl	802f3e0 <CRYP_WaitOnCCFlag>
 802e8c8:	4603      	mov	r3, r0
 802e8ca:	2b00      	cmp	r3, #0
 802e8cc:	d017      	beq.n	802e8fe <CRYP_AESCCM_Process+0x326>
          {
            /* Disable the CRYP peripheral clock */
            __HAL_CRYP_DISABLE(hcryp);
 802e8ce:	687b      	ldr	r3, [r7, #4]
 802e8d0:	681b      	ldr	r3, [r3, #0]
 802e8d2:	681a      	ldr	r2, [r3, #0]
 802e8d4:	687b      	ldr	r3, [r7, #4]
 802e8d6:	681b      	ldr	r3, [r3, #0]
 802e8d8:	f022 0201 	bic.w	r2, r2, #1
 802e8dc:	601a      	str	r2, [r3, #0]

            /* Change state */
            hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
 802e8de:	687b      	ldr	r3, [r7, #4]
 802e8e0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 802e8e2:	f043 0210 	orr.w	r2, r3, #16
 802e8e6:	687b      	ldr	r3, [r7, #4]
 802e8e8:	651a      	str	r2, [r3, #80]	; 0x50
            hcryp->State = HAL_CRYP_STATE_READY;
 802e8ea:	687b      	ldr	r3, [r7, #4]
 802e8ec:	2201      	movs	r2, #1
 802e8ee:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

            /* Process unlocked */
            __HAL_UNLOCK(hcryp);
 802e8f2:	687b      	ldr	r3, [r7, #4]
 802e8f4:	2200      	movs	r2, #0
 802e8f6:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            return HAL_ERROR;
 802e8fa:	2301      	movs	r3, #1
 802e8fc:	e123      	b.n	802eb46 <CRYP_AESCCM_Process+0x56e>
          }
          /* Clear CCF Flag */
          __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
 802e8fe:	687b      	ldr	r3, [r7, #4]
 802e900:	681b      	ldr	r3, [r3, #0]
 802e902:	681a      	ldr	r2, [r3, #0]
 802e904:	687b      	ldr	r3, [r7, #4]
 802e906:	681b      	ldr	r3, [r3, #0]
 802e908:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 802e90c:	601a      	str	r2, [r3, #0]
        for (loopcounter = 0U; (loopcounter < ((hcryp->Init.HeaderSize) - (hcryp->Init.HeaderSize % 4U))); loopcounter += 4U)
 802e90e:	69bb      	ldr	r3, [r7, #24]
 802e910:	3304      	adds	r3, #4
 802e912:	61bb      	str	r3, [r7, #24]
 802e914:	687b      	ldr	r3, [r7, #4]
 802e916:	69db      	ldr	r3, [r3, #28]
 802e918:	f023 0303 	bic.w	r3, r3, #3
 802e91c:	69ba      	ldr	r2, [r7, #24]
 802e91e:	429a      	cmp	r2, r3
 802e920:	d386      	bcc.n	802e830 <CRYP_AESCCM_Process+0x258>
        }
        /*  Last block optionally pad the data with zeros*/
        for (loopcounter = 0U; (loopcounter < (hcryp->Init.HeaderSize % 4U)); loopcounter++)
 802e922:	2300      	movs	r3, #0
 802e924:	61bb      	str	r3, [r7, #24]
 802e926:	e014      	b.n	802e952 <CRYP_AESCCM_Process+0x37a>
        {
          hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 802e928:	687b      	ldr	r3, [r7, #4]
 802e92a:	699a      	ldr	r2, [r3, #24]
 802e92c:	687b      	ldr	r3, [r7, #4]
 802e92e:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802e930:	b29b      	uxth	r3, r3
 802e932:	009b      	lsls	r3, r3, #2
 802e934:	441a      	add	r2, r3
 802e936:	687b      	ldr	r3, [r7, #4]
 802e938:	681b      	ldr	r3, [r3, #0]
 802e93a:	6812      	ldr	r2, [r2, #0]
 802e93c:	609a      	str	r2, [r3, #8]
          hcryp->CrypHeaderCount++ ;
 802e93e:	687b      	ldr	r3, [r7, #4]
 802e940:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802e942:	b29b      	uxth	r3, r3
 802e944:	3301      	adds	r3, #1
 802e946:	b29a      	uxth	r2, r3
 802e948:	687b      	ldr	r3, [r7, #4]
 802e94a:	871a      	strh	r2, [r3, #56]	; 0x38
        for (loopcounter = 0U; (loopcounter < (hcryp->Init.HeaderSize % 4U)); loopcounter++)
 802e94c:	69bb      	ldr	r3, [r7, #24]
 802e94e:	3301      	adds	r3, #1
 802e950:	61bb      	str	r3, [r7, #24]
 802e952:	687b      	ldr	r3, [r7, #4]
 802e954:	69db      	ldr	r3, [r3, #28]
 802e956:	f003 0303 	and.w	r3, r3, #3
 802e95a:	69ba      	ldr	r2, [r7, #24]
 802e95c:	429a      	cmp	r2, r3
 802e95e:	d3e3      	bcc.n	802e928 <CRYP_AESCCM_Process+0x350>
        }
        while (loopcounter < 4U)
 802e960:	e006      	b.n	802e970 <CRYP_AESCCM_Process+0x398>
        {
          /* Pad the data with zeros to have a complete block */
          hcryp->Instance->DINR = 0x0U;
 802e962:	687b      	ldr	r3, [r7, #4]
 802e964:	681b      	ldr	r3, [r3, #0]
 802e966:	2200      	movs	r2, #0
 802e968:	609a      	str	r2, [r3, #8]
          loopcounter++;
 802e96a:	69bb      	ldr	r3, [r7, #24]
 802e96c:	3301      	adds	r3, #1
 802e96e:	61bb      	str	r3, [r7, #24]
        while (loopcounter < 4U)
 802e970:	69bb      	ldr	r3, [r7, #24]
 802e972:	2b03      	cmp	r3, #3
 802e974:	d9f5      	bls.n	802e962 <CRYP_AESCCM_Process+0x38a>
        }

        if (CRYP_WaitOnCCFlag(hcryp, Timeout) != HAL_OK)
 802e976:	6839      	ldr	r1, [r7, #0]
 802e978:	6878      	ldr	r0, [r7, #4]
 802e97a:	f000 fd31 	bl	802f3e0 <CRYP_WaitOnCCFlag>
 802e97e:	4603      	mov	r3, r0
 802e980:	2b00      	cmp	r3, #0
 802e982:	d017      	beq.n	802e9b4 <CRYP_AESCCM_Process+0x3dc>
        {
          /* Disable the CRYP peripheral clock */
          __HAL_CRYP_DISABLE(hcryp);
 802e984:	687b      	ldr	r3, [r7, #4]
 802e986:	681b      	ldr	r3, [r3, #0]
 802e988:	681a      	ldr	r2, [r3, #0]
 802e98a:	687b      	ldr	r3, [r7, #4]
 802e98c:	681b      	ldr	r3, [r3, #0]
 802e98e:	f022 0201 	bic.w	r2, r2, #1
 802e992:	601a      	str	r2, [r3, #0]

          /* Change state */
          hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
 802e994:	687b      	ldr	r3, [r7, #4]
 802e996:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 802e998:	f043 0210 	orr.w	r2, r3, #16
 802e99c:	687b      	ldr	r3, [r7, #4]
 802e99e:	651a      	str	r2, [r3, #80]	; 0x50
          hcryp->State = HAL_CRYP_STATE_READY;
 802e9a0:	687b      	ldr	r3, [r7, #4]
 802e9a2:	2201      	movs	r2, #1
 802e9a4:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

          /* Process unlocked */
          __HAL_UNLOCK(hcryp);
 802e9a8:	687b      	ldr	r3, [r7, #4]
 802e9aa:	2200      	movs	r2, #0
 802e9ac:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
          return HAL_ERROR;
 802e9b0:	2301      	movs	r3, #1
 802e9b2:	e0c8      	b.n	802eb46 <CRYP_AESCCM_Process+0x56e>
        }
        /* Clear CCF flag */
        __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
 802e9b4:	687b      	ldr	r3, [r7, #4]
 802e9b6:	681b      	ldr	r3, [r3, #0]
 802e9b8:	681a      	ldr	r2, [r3, #0]
 802e9ba:	687b      	ldr	r3, [r7, #4]
 802e9bc:	681b      	ldr	r3, [r3, #0]
 802e9be:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 802e9c2:	601a      	str	r2, [r3, #0]
      }
    }
  } /* if (DoKeyIVConfig == 1U) */
  /* Then the payload: cleartext payload (not the ciphertext payload).
  Write input Data, no output Data to get */
  if (hcryp->Size != 0U)
 802e9c4:	687b      	ldr	r3, [r7, #4]
 802e9c6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 802e9c8:	2b00      	cmp	r3, #0
 802e9ca:	f000 80bb 	beq.w	802eb44 <CRYP_AESCCM_Process+0x56c>
  {
    if ((hcryp->Size % 16U) != 0U)
 802e9ce:	687b      	ldr	r3, [r7, #4]
 802e9d0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 802e9d2:	f003 030f 	and.w	r3, r3, #15
 802e9d6:	b29b      	uxth	r3, r3
 802e9d8:	2b00      	cmp	r3, #0
 802e9da:	d003      	beq.n	802e9e4 <CRYP_AESCCM_Process+0x40c>
    {
      /* recalculate  wordsize */
      wordsize = ((wordsize / 4U) * 4U) ;
 802e9dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802e9de:	f023 0303 	bic.w	r3, r3, #3
 802e9e2:	627b      	str	r3, [r7, #36]	; 0x24
    }

    /* Get tick */
    tickstart = HAL_GetTick();
 802e9e4:	f7fd fc6a 	bl	802c2bc <HAL_GetTick>
 802e9e8:	6138      	str	r0, [r7, #16]
    /*Temporary CrypOutCount Value*/
    outcount = hcryp->CrypOutCount;
 802e9ea:	687b      	ldr	r3, [r7, #4]
 802e9ec:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 802e9ee:	847b      	strh	r3, [r7, #34]	; 0x22

    while ((hcryp->CrypInCount < wordsize) && (outcount < wordsize))
 802e9f0:	e02d      	b.n	802ea4e <CRYP_AESCCM_Process+0x476>
    {
      /* Write plain data and get cipher data */
      CRYP_AES_ProcessData(hcryp, Timeout);
 802e9f2:	6839      	ldr	r1, [r7, #0]
 802e9f4:	6878      	ldr	r0, [r7, #4]
 802e9f6:	f7ff fbda 	bl	802e1ae <CRYP_AES_ProcessData>

      /*Temporary CrypOutCount Value*/
      outcount = hcryp->CrypOutCount;
 802e9fa:	687b      	ldr	r3, [r7, #4]
 802e9fc:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 802e9fe:	847b      	strh	r3, [r7, #34]	; 0x22

      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 802ea00:	683b      	ldr	r3, [r7, #0]
 802ea02:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 802ea06:	d022      	beq.n	802ea4e <CRYP_AESCCM_Process+0x476>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 802ea08:	f7fd fc58 	bl	802c2bc <HAL_GetTick>
 802ea0c:	4602      	mov	r2, r0
 802ea0e:	693b      	ldr	r3, [r7, #16]
 802ea10:	1ad3      	subs	r3, r2, r3
 802ea12:	683a      	ldr	r2, [r7, #0]
 802ea14:	429a      	cmp	r2, r3
 802ea16:	d302      	bcc.n	802ea1e <CRYP_AESCCM_Process+0x446>
 802ea18:	683b      	ldr	r3, [r7, #0]
 802ea1a:	2b00      	cmp	r3, #0
 802ea1c:	d117      	bne.n	802ea4e <CRYP_AESCCM_Process+0x476>
        {
          /* Disable the CRYP peripheral clock */
          __HAL_CRYP_DISABLE(hcryp);
 802ea1e:	687b      	ldr	r3, [r7, #4]
 802ea20:	681b      	ldr	r3, [r3, #0]
 802ea22:	681a      	ldr	r2, [r3, #0]
 802ea24:	687b      	ldr	r3, [r7, #4]
 802ea26:	681b      	ldr	r3, [r3, #0]
 802ea28:	f022 0201 	bic.w	r2, r2, #1
 802ea2c:	601a      	str	r2, [r3, #0]

          /* Change state */
          hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
 802ea2e:	687b      	ldr	r3, [r7, #4]
 802ea30:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 802ea32:	f043 0210 	orr.w	r2, r3, #16
 802ea36:	687b      	ldr	r3, [r7, #4]
 802ea38:	651a      	str	r2, [r3, #80]	; 0x50
          hcryp->State = HAL_CRYP_STATE_READY;
 802ea3a:	687b      	ldr	r3, [r7, #4]
 802ea3c:	2201      	movs	r2, #1
 802ea3e:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

          /* Process unlocked */
          __HAL_UNLOCK(hcryp);
 802ea42:	687b      	ldr	r3, [r7, #4]
 802ea44:	2200      	movs	r2, #0
 802ea46:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
          return HAL_ERROR;
 802ea4a:	2301      	movs	r3, #1
 802ea4c:	e07b      	b.n	802eb46 <CRYP_AESCCM_Process+0x56e>
    while ((hcryp->CrypInCount < wordsize) && (outcount < wordsize))
 802ea4e:	687b      	ldr	r3, [r7, #4]
 802ea50:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 802ea52:	b29b      	uxth	r3, r3
 802ea54:	461a      	mov	r2, r3
 802ea56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802ea58:	4293      	cmp	r3, r2
 802ea5a:	d903      	bls.n	802ea64 <CRYP_AESCCM_Process+0x48c>
 802ea5c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 802ea5e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 802ea60:	429a      	cmp	r2, r3
 802ea62:	d8c6      	bhi.n	802e9f2 <CRYP_AESCCM_Process+0x41a>
        }
      }
    }

    if ((hcryp->Size % 16U) != 0U)
 802ea64:	687b      	ldr	r3, [r7, #4]
 802ea66:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 802ea68:	f003 030f 	and.w	r3, r3, #15
 802ea6c:	b29b      	uxth	r3, r3
 802ea6e:	2b00      	cmp	r3, #0
 802ea70:	d068      	beq.n	802eb44 <CRYP_AESCCM_Process+0x56c>
    {
      /* Compute the number of padding bytes in last block of payload */
      npblb = ((((uint32_t)(hcryp->Size) / 16U) + 1U) * 16U) - (uint32_t)(hcryp->Size);
 802ea72:	687b      	ldr	r3, [r7, #4]
 802ea74:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 802ea76:	091b      	lsrs	r3, r3, #4
 802ea78:	b29b      	uxth	r3, r3
 802ea7a:	3301      	adds	r3, #1
 802ea7c:	011b      	lsls	r3, r3, #4
 802ea7e:	687a      	ldr	r2, [r7, #4]
 802ea80:	8fd2      	ldrh	r2, [r2, #62]	; 0x3e
 802ea82:	1a9b      	subs	r3, r3, r2
 802ea84:	60fb      	str	r3, [r7, #12]

      /* Number of valid words (lastwordsize) in last block */
      if ((npblb % 4U) == 0U)
 802ea86:	68fb      	ldr	r3, [r7, #12]
 802ea88:	f003 0303 	and.w	r3, r3, #3
 802ea8c:	2b00      	cmp	r3, #0
 802ea8e:	d105      	bne.n	802ea9c <CRYP_AESCCM_Process+0x4c4>
      {
        lastwordsize = (16U - npblb) / 4U;
 802ea90:	68fb      	ldr	r3, [r7, #12]
 802ea92:	f1c3 0310 	rsb	r3, r3, #16
 802ea96:	089b      	lsrs	r3, r3, #2
 802ea98:	617b      	str	r3, [r7, #20]
 802ea9a:	e005      	b.n	802eaa8 <CRYP_AESCCM_Process+0x4d0>
      }
      else
      {
        lastwordsize = ((16U - npblb) / 4U) + 1U;
 802ea9c:	68fb      	ldr	r3, [r7, #12]
 802ea9e:	f1c3 0310 	rsb	r3, r3, #16
 802eaa2:	089b      	lsrs	r3, r3, #2
 802eaa4:	3301      	adds	r3, #1
 802eaa6:	617b      	str	r3, [r7, #20]
      }
      /*  Last block optionally pad the data with zeros*/
      for (loopcounter = 0U; loopcounter < lastwordsize; loopcounter ++)
 802eaa8:	2300      	movs	r3, #0
 802eaaa:	61bb      	str	r3, [r7, #24]
 802eaac:	e014      	b.n	802ead8 <CRYP_AESCCM_Process+0x500>
      {
        /* Write the last input block in the IN FIFO */
        hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 802eaae:	687b      	ldr	r3, [r7, #4]
 802eab0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 802eab2:	687b      	ldr	r3, [r7, #4]
 802eab4:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 802eab6:	b29b      	uxth	r3, r3
 802eab8:	009b      	lsls	r3, r3, #2
 802eaba:	441a      	add	r2, r3
 802eabc:	687b      	ldr	r3, [r7, #4]
 802eabe:	681b      	ldr	r3, [r3, #0]
 802eac0:	6812      	ldr	r2, [r2, #0]
 802eac2:	609a      	str	r2, [r3, #8]
        hcryp->CrypInCount++;
 802eac4:	687b      	ldr	r3, [r7, #4]
 802eac6:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 802eac8:	b29b      	uxth	r3, r3
 802eaca:	3301      	adds	r3, #1
 802eacc:	b29a      	uxth	r2, r3
 802eace:	687b      	ldr	r3, [r7, #4]
 802ead0:	875a      	strh	r2, [r3, #58]	; 0x3a
      for (loopcounter = 0U; loopcounter < lastwordsize; loopcounter ++)
 802ead2:	69bb      	ldr	r3, [r7, #24]
 802ead4:	3301      	adds	r3, #1
 802ead6:	61bb      	str	r3, [r7, #24]
 802ead8:	69ba      	ldr	r2, [r7, #24]
 802eada:	697b      	ldr	r3, [r7, #20]
 802eadc:	429a      	cmp	r2, r3
 802eade:	d3e6      	bcc.n	802eaae <CRYP_AESCCM_Process+0x4d6>
      }
      while (loopcounter < 4U)
 802eae0:	e006      	b.n	802eaf0 <CRYP_AESCCM_Process+0x518>
      {
        /* Pad the data with zeros to have a complete block */
        hcryp->Instance->DINR  = 0U;
 802eae2:	687b      	ldr	r3, [r7, #4]
 802eae4:	681b      	ldr	r3, [r3, #0]
 802eae6:	2200      	movs	r2, #0
 802eae8:	609a      	str	r2, [r3, #8]
        loopcounter++;
 802eaea:	69bb      	ldr	r3, [r7, #24]
 802eaec:	3301      	adds	r3, #1
 802eaee:	61bb      	str	r3, [r7, #24]
      while (loopcounter < 4U)
 802eaf0:	69bb      	ldr	r3, [r7, #24]
 802eaf2:	2b03      	cmp	r3, #3
 802eaf4:	d9f5      	bls.n	802eae2 <CRYP_AESCCM_Process+0x50a>
      }
      /* Wait for CCF flag to be raised */
      if (CRYP_WaitOnCCFlag(hcryp, Timeout) != HAL_OK)
 802eaf6:	6839      	ldr	r1, [r7, #0]
 802eaf8:	6878      	ldr	r0, [r7, #4]
 802eafa:	f000 fc71 	bl	802f3e0 <CRYP_WaitOnCCFlag>
 802eafe:	4603      	mov	r3, r0
 802eb00:	2b00      	cmp	r3, #0
 802eb02:	d017      	beq.n	802eb34 <CRYP_AESCCM_Process+0x55c>
      {
        /* Disable the CRYP peripheral clock */
        __HAL_CRYP_DISABLE(hcryp);
 802eb04:	687b      	ldr	r3, [r7, #4]
 802eb06:	681b      	ldr	r3, [r3, #0]
 802eb08:	681a      	ldr	r2, [r3, #0]
 802eb0a:	687b      	ldr	r3, [r7, #4]
 802eb0c:	681b      	ldr	r3, [r3, #0]
 802eb0e:	f022 0201 	bic.w	r2, r2, #1
 802eb12:	601a      	str	r2, [r3, #0]

        /* Change state */
        hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
 802eb14:	687b      	ldr	r3, [r7, #4]
 802eb16:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 802eb18:	f043 0210 	orr.w	r2, r3, #16
 802eb1c:	687b      	ldr	r3, [r7, #4]
 802eb1e:	651a      	str	r2, [r3, #80]	; 0x50
        hcryp->State = HAL_CRYP_STATE_READY;
 802eb20:	687b      	ldr	r3, [r7, #4]
 802eb22:	2201      	movs	r2, #1
 802eb24:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

        /* Process unlocked */
        __HAL_UNLOCK(hcryp);
 802eb28:	687b      	ldr	r3, [r7, #4]
 802eb2a:	2200      	movs	r2, #0
 802eb2c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        return HAL_ERROR;
 802eb30:	2301      	movs	r3, #1
 802eb32:	e008      	b.n	802eb46 <CRYP_AESCCM_Process+0x56e>
      }
      /* Clear CCF flag */
      __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
 802eb34:	687b      	ldr	r3, [r7, #4]
 802eb36:	681b      	ldr	r3, [r3, #0]
 802eb38:	681a      	ldr	r2, [r3, #0]
 802eb3a:	687b      	ldr	r3, [r7, #4]
 802eb3c:	681b      	ldr	r3, [r3, #0]
 802eb3e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 802eb42:	601a      	str	r2, [r3, #0]
    CRYP_Workaround(hcryp, Timeout);
  }
#endif /* CRYP */

  /* Return function status */
  return HAL_OK;
 802eb44:	2300      	movs	r3, #0
}
 802eb46:	4618      	mov	r0, r3
 802eb48:	3728      	adds	r7, #40	; 0x28
 802eb4a:	46bd      	mov	sp, r7
 802eb4c:	bd80      	pop	{r7, pc}

0802eb4e <CRYP_GCMCCM_SetHeaderPhase>:
  *         the configuration information for CRYP module(Header & HeaderSize)
  * @param  Timeout: Timeout value
  * @retval state
  */
static HAL_StatusTypeDef CRYP_GCMCCM_SetHeaderPhase(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
{
 802eb4e:	b580      	push	{r7, lr}
 802eb50:	b084      	sub	sp, #16
 802eb52:	af00      	add	r7, sp, #0
 802eb54:	6078      	str	r0, [r7, #4]
 802eb56:	6039      	str	r1, [r7, #0]
  uint32_t loopcounter;

  /***************************** Header phase for GCM/GMAC or CCM *********************************/

  if ((hcryp->Init.HeaderSize != 0U))
 802eb58:	687b      	ldr	r3, [r7, #4]
 802eb5a:	69db      	ldr	r3, [r3, #28]
 802eb5c:	2b00      	cmp	r3, #0
 802eb5e:	f000 8176 	beq.w	802ee4e <CRYP_GCMCCM_SetHeaderPhase+0x300>
      return HAL_ERROR;
    }

#else /* AES */

    if (hcryp->Init.Algorithm == CRYP_AES_GCM_GMAC)
 802eb62:	687b      	ldr	r3, [r7, #4]
 802eb64:	695b      	ldr	r3, [r3, #20]
 802eb66:	2b60      	cmp	r3, #96	; 0x60
 802eb68:	d122      	bne.n	802ebb0 <CRYP_GCMCCM_SetHeaderPhase+0x62>
    {
      /* Workaround 1 :only AES before re-enabling the IP, datatype can be configured.*/
      MODIFY_REG(hcryp->Instance->CR, AES_CR_DATATYPE, hcryp->Init.DataType);
 802eb6a:	687b      	ldr	r3, [r7, #4]
 802eb6c:	681b      	ldr	r3, [r3, #0]
 802eb6e:	681b      	ldr	r3, [r3, #0]
 802eb70:	f023 0106 	bic.w	r1, r3, #6
 802eb74:	687b      	ldr	r3, [r7, #4]
 802eb76:	685a      	ldr	r2, [r3, #4]
 802eb78:	687b      	ldr	r3, [r7, #4]
 802eb7a:	681b      	ldr	r3, [r3, #0]
 802eb7c:	430a      	orrs	r2, r1
 802eb7e:	601a      	str	r2, [r3, #0]

      /* Select header phase */
      CRYP_SET_PHASE(hcryp, CRYP_PHASE_HEADER);
 802eb80:	687b      	ldr	r3, [r7, #4]
 802eb82:	681b      	ldr	r3, [r3, #0]
 802eb84:	681a      	ldr	r2, [r3, #0]
 802eb86:	687b      	ldr	r3, [r7, #4]
 802eb88:	681b      	ldr	r3, [r3, #0]
 802eb8a:	f422 42c0 	bic.w	r2, r2, #24576	; 0x6000
 802eb8e:	601a      	str	r2, [r3, #0]
 802eb90:	687b      	ldr	r3, [r7, #4]
 802eb92:	681b      	ldr	r3, [r3, #0]
 802eb94:	681a      	ldr	r2, [r3, #0]
 802eb96:	687b      	ldr	r3, [r7, #4]
 802eb98:	681b      	ldr	r3, [r3, #0]
 802eb9a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 802eb9e:	601a      	str	r2, [r3, #0]

      /* Enable the CRYP peripheral */
      __HAL_CRYP_ENABLE(hcryp);
 802eba0:	687b      	ldr	r3, [r7, #4]
 802eba2:	681b      	ldr	r3, [r3, #0]
 802eba4:	681a      	ldr	r2, [r3, #0]
 802eba6:	687b      	ldr	r3, [r7, #4]
 802eba8:	681b      	ldr	r3, [r3, #0]
 802ebaa:	f042 0201 	orr.w	r2, r2, #1
 802ebae:	601a      	str	r2, [r3, #0]

    }
    if ((hcryp->Init.HeaderSize % 4U) == 0U)
 802ebb0:	687b      	ldr	r3, [r7, #4]
 802ebb2:	69db      	ldr	r3, [r3, #28]
 802ebb4:	f003 0303 	and.w	r3, r3, #3
 802ebb8:	2b00      	cmp	r3, #0
 802ebba:	d17a      	bne.n	802ecb2 <CRYP_GCMCCM_SetHeaderPhase+0x164>
    {
      /* HeaderSize %4, no padding */
      for (loopcounter = 0U; (loopcounter < hcryp->Init.HeaderSize); loopcounter += 4U)
 802ebbc:	2300      	movs	r3, #0
 802ebbe:	60fb      	str	r3, [r7, #12]
 802ebc0:	e071      	b.n	802eca6 <CRYP_GCMCCM_SetHeaderPhase+0x158>
      {
        /* Write the input block in the data input register */
        hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 802ebc2:	687b      	ldr	r3, [r7, #4]
 802ebc4:	699a      	ldr	r2, [r3, #24]
 802ebc6:	687b      	ldr	r3, [r7, #4]
 802ebc8:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802ebca:	b29b      	uxth	r3, r3
 802ebcc:	009b      	lsls	r3, r3, #2
 802ebce:	441a      	add	r2, r3
 802ebd0:	687b      	ldr	r3, [r7, #4]
 802ebd2:	681b      	ldr	r3, [r3, #0]
 802ebd4:	6812      	ldr	r2, [r2, #0]
 802ebd6:	609a      	str	r2, [r3, #8]
        hcryp->CrypHeaderCount++ ;
 802ebd8:	687b      	ldr	r3, [r7, #4]
 802ebda:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802ebdc:	b29b      	uxth	r3, r3
 802ebde:	3301      	adds	r3, #1
 802ebe0:	b29a      	uxth	r2, r3
 802ebe2:	687b      	ldr	r3, [r7, #4]
 802ebe4:	871a      	strh	r2, [r3, #56]	; 0x38
        hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 802ebe6:	687b      	ldr	r3, [r7, #4]
 802ebe8:	699a      	ldr	r2, [r3, #24]
 802ebea:	687b      	ldr	r3, [r7, #4]
 802ebec:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802ebee:	b29b      	uxth	r3, r3
 802ebf0:	009b      	lsls	r3, r3, #2
 802ebf2:	441a      	add	r2, r3
 802ebf4:	687b      	ldr	r3, [r7, #4]
 802ebf6:	681b      	ldr	r3, [r3, #0]
 802ebf8:	6812      	ldr	r2, [r2, #0]
 802ebfa:	609a      	str	r2, [r3, #8]
        hcryp->CrypHeaderCount++ ;
 802ebfc:	687b      	ldr	r3, [r7, #4]
 802ebfe:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802ec00:	b29b      	uxth	r3, r3
 802ec02:	3301      	adds	r3, #1
 802ec04:	b29a      	uxth	r2, r3
 802ec06:	687b      	ldr	r3, [r7, #4]
 802ec08:	871a      	strh	r2, [r3, #56]	; 0x38
        hcryp->Instance->DINR  = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 802ec0a:	687b      	ldr	r3, [r7, #4]
 802ec0c:	699a      	ldr	r2, [r3, #24]
 802ec0e:	687b      	ldr	r3, [r7, #4]
 802ec10:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802ec12:	b29b      	uxth	r3, r3
 802ec14:	009b      	lsls	r3, r3, #2
 802ec16:	441a      	add	r2, r3
 802ec18:	687b      	ldr	r3, [r7, #4]
 802ec1a:	681b      	ldr	r3, [r3, #0]
 802ec1c:	6812      	ldr	r2, [r2, #0]
 802ec1e:	609a      	str	r2, [r3, #8]
        hcryp->CrypHeaderCount++ ;
 802ec20:	687b      	ldr	r3, [r7, #4]
 802ec22:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802ec24:	b29b      	uxth	r3, r3
 802ec26:	3301      	adds	r3, #1
 802ec28:	b29a      	uxth	r2, r3
 802ec2a:	687b      	ldr	r3, [r7, #4]
 802ec2c:	871a      	strh	r2, [r3, #56]	; 0x38
        hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 802ec2e:	687b      	ldr	r3, [r7, #4]
 802ec30:	699a      	ldr	r2, [r3, #24]
 802ec32:	687b      	ldr	r3, [r7, #4]
 802ec34:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802ec36:	b29b      	uxth	r3, r3
 802ec38:	009b      	lsls	r3, r3, #2
 802ec3a:	441a      	add	r2, r3
 802ec3c:	687b      	ldr	r3, [r7, #4]
 802ec3e:	681b      	ldr	r3, [r3, #0]
 802ec40:	6812      	ldr	r2, [r2, #0]
 802ec42:	609a      	str	r2, [r3, #8]
        hcryp->CrypHeaderCount++ ;
 802ec44:	687b      	ldr	r3, [r7, #4]
 802ec46:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802ec48:	b29b      	uxth	r3, r3
 802ec4a:	3301      	adds	r3, #1
 802ec4c:	b29a      	uxth	r2, r3
 802ec4e:	687b      	ldr	r3, [r7, #4]
 802ec50:	871a      	strh	r2, [r3, #56]	; 0x38

        if (CRYP_WaitOnCCFlag(hcryp, Timeout) != HAL_OK)
 802ec52:	6839      	ldr	r1, [r7, #0]
 802ec54:	6878      	ldr	r0, [r7, #4]
 802ec56:	f000 fbc3 	bl	802f3e0 <CRYP_WaitOnCCFlag>
 802ec5a:	4603      	mov	r3, r0
 802ec5c:	2b00      	cmp	r3, #0
 802ec5e:	d017      	beq.n	802ec90 <CRYP_GCMCCM_SetHeaderPhase+0x142>
        {
          /* Disable the CRYP peripheral clock */
          __HAL_CRYP_DISABLE(hcryp);
 802ec60:	687b      	ldr	r3, [r7, #4]
 802ec62:	681b      	ldr	r3, [r3, #0]
 802ec64:	681a      	ldr	r2, [r3, #0]
 802ec66:	687b      	ldr	r3, [r7, #4]
 802ec68:	681b      	ldr	r3, [r3, #0]
 802ec6a:	f022 0201 	bic.w	r2, r2, #1
 802ec6e:	601a      	str	r2, [r3, #0]

          /* Change state */
          hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
 802ec70:	687b      	ldr	r3, [r7, #4]
 802ec72:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 802ec74:	f043 0210 	orr.w	r2, r3, #16
 802ec78:	687b      	ldr	r3, [r7, #4]
 802ec7a:	651a      	str	r2, [r3, #80]	; 0x50
          hcryp->State = HAL_CRYP_STATE_READY;
 802ec7c:	687b      	ldr	r3, [r7, #4]
 802ec7e:	2201      	movs	r2, #1
 802ec80:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

          /* Process unlocked */
          __HAL_UNLOCK(hcryp);
 802ec84:	687b      	ldr	r3, [r7, #4]
 802ec86:	2200      	movs	r2, #0
 802ec88:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
          return HAL_ERROR;
 802ec8c:	2301      	movs	r3, #1
 802ec8e:	e106      	b.n	802ee9e <CRYP_GCMCCM_SetHeaderPhase+0x350>
        }
        /* Clear CCF flag */
        __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
 802ec90:	687b      	ldr	r3, [r7, #4]
 802ec92:	681b      	ldr	r3, [r3, #0]
 802ec94:	681a      	ldr	r2, [r3, #0]
 802ec96:	687b      	ldr	r3, [r7, #4]
 802ec98:	681b      	ldr	r3, [r3, #0]
 802ec9a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 802ec9e:	601a      	str	r2, [r3, #0]
      for (loopcounter = 0U; (loopcounter < hcryp->Init.HeaderSize); loopcounter += 4U)
 802eca0:	68fb      	ldr	r3, [r7, #12]
 802eca2:	3304      	adds	r3, #4
 802eca4:	60fb      	str	r3, [r7, #12]
 802eca6:	687b      	ldr	r3, [r7, #4]
 802eca8:	69db      	ldr	r3, [r3, #28]
 802ecaa:	68fa      	ldr	r2, [r7, #12]
 802ecac:	429a      	cmp	r2, r3
 802ecae:	d388      	bcc.n	802ebc2 <CRYP_GCMCCM_SetHeaderPhase+0x74>
 802ecb0:	e0f4      	b.n	802ee9c <CRYP_GCMCCM_SetHeaderPhase+0x34e>
      }
    }
    else
    {
      /*Write header block in the IN FIFO without last block */
      for (loopcounter = 0U; (loopcounter < ((hcryp->Init.HeaderSize) - (hcryp->Init.HeaderSize % 4U))); loopcounter += 4U)
 802ecb2:	2300      	movs	r3, #0
 802ecb4:	60fb      	str	r3, [r7, #12]
 802ecb6:	e071      	b.n	802ed9c <CRYP_GCMCCM_SetHeaderPhase+0x24e>
      {
        /* Write the input block in the data input register */
        hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 802ecb8:	687b      	ldr	r3, [r7, #4]
 802ecba:	699a      	ldr	r2, [r3, #24]
 802ecbc:	687b      	ldr	r3, [r7, #4]
 802ecbe:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802ecc0:	b29b      	uxth	r3, r3
 802ecc2:	009b      	lsls	r3, r3, #2
 802ecc4:	441a      	add	r2, r3
 802ecc6:	687b      	ldr	r3, [r7, #4]
 802ecc8:	681b      	ldr	r3, [r3, #0]
 802ecca:	6812      	ldr	r2, [r2, #0]
 802eccc:	609a      	str	r2, [r3, #8]
        hcryp->CrypHeaderCount++ ;
 802ecce:	687b      	ldr	r3, [r7, #4]
 802ecd0:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802ecd2:	b29b      	uxth	r3, r3
 802ecd4:	3301      	adds	r3, #1
 802ecd6:	b29a      	uxth	r2, r3
 802ecd8:	687b      	ldr	r3, [r7, #4]
 802ecda:	871a      	strh	r2, [r3, #56]	; 0x38
        hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 802ecdc:	687b      	ldr	r3, [r7, #4]
 802ecde:	699a      	ldr	r2, [r3, #24]
 802ece0:	687b      	ldr	r3, [r7, #4]
 802ece2:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802ece4:	b29b      	uxth	r3, r3
 802ece6:	009b      	lsls	r3, r3, #2
 802ece8:	441a      	add	r2, r3
 802ecea:	687b      	ldr	r3, [r7, #4]
 802ecec:	681b      	ldr	r3, [r3, #0]
 802ecee:	6812      	ldr	r2, [r2, #0]
 802ecf0:	609a      	str	r2, [r3, #8]
        hcryp->CrypHeaderCount++ ;
 802ecf2:	687b      	ldr	r3, [r7, #4]
 802ecf4:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802ecf6:	b29b      	uxth	r3, r3
 802ecf8:	3301      	adds	r3, #1
 802ecfa:	b29a      	uxth	r2, r3
 802ecfc:	687b      	ldr	r3, [r7, #4]
 802ecfe:	871a      	strh	r2, [r3, #56]	; 0x38
        hcryp->Instance->DINR  = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 802ed00:	687b      	ldr	r3, [r7, #4]
 802ed02:	699a      	ldr	r2, [r3, #24]
 802ed04:	687b      	ldr	r3, [r7, #4]
 802ed06:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802ed08:	b29b      	uxth	r3, r3
 802ed0a:	009b      	lsls	r3, r3, #2
 802ed0c:	441a      	add	r2, r3
 802ed0e:	687b      	ldr	r3, [r7, #4]
 802ed10:	681b      	ldr	r3, [r3, #0]
 802ed12:	6812      	ldr	r2, [r2, #0]
 802ed14:	609a      	str	r2, [r3, #8]
        hcryp->CrypHeaderCount++ ;
 802ed16:	687b      	ldr	r3, [r7, #4]
 802ed18:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802ed1a:	b29b      	uxth	r3, r3
 802ed1c:	3301      	adds	r3, #1
 802ed1e:	b29a      	uxth	r2, r3
 802ed20:	687b      	ldr	r3, [r7, #4]
 802ed22:	871a      	strh	r2, [r3, #56]	; 0x38
        hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 802ed24:	687b      	ldr	r3, [r7, #4]
 802ed26:	699a      	ldr	r2, [r3, #24]
 802ed28:	687b      	ldr	r3, [r7, #4]
 802ed2a:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802ed2c:	b29b      	uxth	r3, r3
 802ed2e:	009b      	lsls	r3, r3, #2
 802ed30:	441a      	add	r2, r3
 802ed32:	687b      	ldr	r3, [r7, #4]
 802ed34:	681b      	ldr	r3, [r3, #0]
 802ed36:	6812      	ldr	r2, [r2, #0]
 802ed38:	609a      	str	r2, [r3, #8]
        hcryp->CrypHeaderCount++ ;
 802ed3a:	687b      	ldr	r3, [r7, #4]
 802ed3c:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802ed3e:	b29b      	uxth	r3, r3
 802ed40:	3301      	adds	r3, #1
 802ed42:	b29a      	uxth	r2, r3
 802ed44:	687b      	ldr	r3, [r7, #4]
 802ed46:	871a      	strh	r2, [r3, #56]	; 0x38

        if (CRYP_WaitOnCCFlag(hcryp, Timeout) != HAL_OK)
 802ed48:	6839      	ldr	r1, [r7, #0]
 802ed4a:	6878      	ldr	r0, [r7, #4]
 802ed4c:	f000 fb48 	bl	802f3e0 <CRYP_WaitOnCCFlag>
 802ed50:	4603      	mov	r3, r0
 802ed52:	2b00      	cmp	r3, #0
 802ed54:	d017      	beq.n	802ed86 <CRYP_GCMCCM_SetHeaderPhase+0x238>
        {
          /* Disable the CRYP peripheral clock */
          __HAL_CRYP_DISABLE(hcryp);
 802ed56:	687b      	ldr	r3, [r7, #4]
 802ed58:	681b      	ldr	r3, [r3, #0]
 802ed5a:	681a      	ldr	r2, [r3, #0]
 802ed5c:	687b      	ldr	r3, [r7, #4]
 802ed5e:	681b      	ldr	r3, [r3, #0]
 802ed60:	f022 0201 	bic.w	r2, r2, #1
 802ed64:	601a      	str	r2, [r3, #0]

          /* Change state */
          hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
 802ed66:	687b      	ldr	r3, [r7, #4]
 802ed68:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 802ed6a:	f043 0210 	orr.w	r2, r3, #16
 802ed6e:	687b      	ldr	r3, [r7, #4]
 802ed70:	651a      	str	r2, [r3, #80]	; 0x50
          hcryp->State = HAL_CRYP_STATE_READY;
 802ed72:	687b      	ldr	r3, [r7, #4]
 802ed74:	2201      	movs	r2, #1
 802ed76:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

          /* Process unlocked */
          __HAL_UNLOCK(hcryp);
 802ed7a:	687b      	ldr	r3, [r7, #4]
 802ed7c:	2200      	movs	r2, #0
 802ed7e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
          return HAL_ERROR;
 802ed82:	2301      	movs	r3, #1
 802ed84:	e08b      	b.n	802ee9e <CRYP_GCMCCM_SetHeaderPhase+0x350>
        }
        /* Clear CCF flag */
        __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
 802ed86:	687b      	ldr	r3, [r7, #4]
 802ed88:	681b      	ldr	r3, [r3, #0]
 802ed8a:	681a      	ldr	r2, [r3, #0]
 802ed8c:	687b      	ldr	r3, [r7, #4]
 802ed8e:	681b      	ldr	r3, [r3, #0]
 802ed90:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 802ed94:	601a      	str	r2, [r3, #0]
      for (loopcounter = 0U; (loopcounter < ((hcryp->Init.HeaderSize) - (hcryp->Init.HeaderSize % 4U))); loopcounter += 4U)
 802ed96:	68fb      	ldr	r3, [r7, #12]
 802ed98:	3304      	adds	r3, #4
 802ed9a:	60fb      	str	r3, [r7, #12]
 802ed9c:	687b      	ldr	r3, [r7, #4]
 802ed9e:	69db      	ldr	r3, [r3, #28]
 802eda0:	f023 0303 	bic.w	r3, r3, #3
 802eda4:	68fa      	ldr	r2, [r7, #12]
 802eda6:	429a      	cmp	r2, r3
 802eda8:	d386      	bcc.n	802ecb8 <CRYP_GCMCCM_SetHeaderPhase+0x16a>
      }
      /*  Last block optionally pad the data with zeros*/
      for (loopcounter = 0U; (loopcounter < (hcryp->Init.HeaderSize % 4U)); loopcounter++)
 802edaa:	2300      	movs	r3, #0
 802edac:	60fb      	str	r3, [r7, #12]
 802edae:	e014      	b.n	802edda <CRYP_GCMCCM_SetHeaderPhase+0x28c>
      {
        hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 802edb0:	687b      	ldr	r3, [r7, #4]
 802edb2:	699a      	ldr	r2, [r3, #24]
 802edb4:	687b      	ldr	r3, [r7, #4]
 802edb6:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802edb8:	b29b      	uxth	r3, r3
 802edba:	009b      	lsls	r3, r3, #2
 802edbc:	441a      	add	r2, r3
 802edbe:	687b      	ldr	r3, [r7, #4]
 802edc0:	681b      	ldr	r3, [r3, #0]
 802edc2:	6812      	ldr	r2, [r2, #0]
 802edc4:	609a      	str	r2, [r3, #8]
        hcryp->CrypHeaderCount++ ;
 802edc6:	687b      	ldr	r3, [r7, #4]
 802edc8:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802edca:	b29b      	uxth	r3, r3
 802edcc:	3301      	adds	r3, #1
 802edce:	b29a      	uxth	r2, r3
 802edd0:	687b      	ldr	r3, [r7, #4]
 802edd2:	871a      	strh	r2, [r3, #56]	; 0x38
      for (loopcounter = 0U; (loopcounter < (hcryp->Init.HeaderSize % 4U)); loopcounter++)
 802edd4:	68fb      	ldr	r3, [r7, #12]
 802edd6:	3301      	adds	r3, #1
 802edd8:	60fb      	str	r3, [r7, #12]
 802edda:	687b      	ldr	r3, [r7, #4]
 802eddc:	69db      	ldr	r3, [r3, #28]
 802edde:	f003 0303 	and.w	r3, r3, #3
 802ede2:	68fa      	ldr	r2, [r7, #12]
 802ede4:	429a      	cmp	r2, r3
 802ede6:	d3e3      	bcc.n	802edb0 <CRYP_GCMCCM_SetHeaderPhase+0x262>
      }
      while (loopcounter < 4U)
 802ede8:	e006      	b.n	802edf8 <CRYP_GCMCCM_SetHeaderPhase+0x2aa>
      {
        /*Pad the data with zeros to have a complete block */
        hcryp->Instance->DINR = 0x0U;
 802edea:	687b      	ldr	r3, [r7, #4]
 802edec:	681b      	ldr	r3, [r3, #0]
 802edee:	2200      	movs	r2, #0
 802edf0:	609a      	str	r2, [r3, #8]
        loopcounter++;
 802edf2:	68fb      	ldr	r3, [r7, #12]
 802edf4:	3301      	adds	r3, #1
 802edf6:	60fb      	str	r3, [r7, #12]
      while (loopcounter < 4U)
 802edf8:	68fb      	ldr	r3, [r7, #12]
 802edfa:	2b03      	cmp	r3, #3
 802edfc:	d9f5      	bls.n	802edea <CRYP_GCMCCM_SetHeaderPhase+0x29c>
      }

      if (CRYP_WaitOnCCFlag(hcryp, Timeout) != HAL_OK)
 802edfe:	6839      	ldr	r1, [r7, #0]
 802ee00:	6878      	ldr	r0, [r7, #4]
 802ee02:	f000 faed 	bl	802f3e0 <CRYP_WaitOnCCFlag>
 802ee06:	4603      	mov	r3, r0
 802ee08:	2b00      	cmp	r3, #0
 802ee0a:	d017      	beq.n	802ee3c <CRYP_GCMCCM_SetHeaderPhase+0x2ee>
      {
        /* Disable the CRYP peripheral clock */
        __HAL_CRYP_DISABLE(hcryp);
 802ee0c:	687b      	ldr	r3, [r7, #4]
 802ee0e:	681b      	ldr	r3, [r3, #0]
 802ee10:	681a      	ldr	r2, [r3, #0]
 802ee12:	687b      	ldr	r3, [r7, #4]
 802ee14:	681b      	ldr	r3, [r3, #0]
 802ee16:	f022 0201 	bic.w	r2, r2, #1
 802ee1a:	601a      	str	r2, [r3, #0]

        /* Change state */
        hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
 802ee1c:	687b      	ldr	r3, [r7, #4]
 802ee1e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 802ee20:	f043 0210 	orr.w	r2, r3, #16
 802ee24:	687b      	ldr	r3, [r7, #4]
 802ee26:	651a      	str	r2, [r3, #80]	; 0x50
        hcryp->State = HAL_CRYP_STATE_READY;
 802ee28:	687b      	ldr	r3, [r7, #4]
 802ee2a:	2201      	movs	r2, #1
 802ee2c:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

        /* Process unlocked */
        __HAL_UNLOCK(hcryp);
 802ee30:	687b      	ldr	r3, [r7, #4]
 802ee32:	2200      	movs	r2, #0
 802ee34:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        return HAL_ERROR;
 802ee38:	2301      	movs	r3, #1
 802ee3a:	e030      	b.n	802ee9e <CRYP_GCMCCM_SetHeaderPhase+0x350>
      }
      /* Clear CCF flag */
      __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
 802ee3c:	687b      	ldr	r3, [r7, #4]
 802ee3e:	681b      	ldr	r3, [r3, #0]
 802ee40:	681a      	ldr	r2, [r3, #0]
 802ee42:	687b      	ldr	r3, [r7, #4]
 802ee44:	681b      	ldr	r3, [r3, #0]
 802ee46:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 802ee4a:	601a      	str	r2, [r3, #0]
 802ee4c:	e026      	b.n	802ee9c <CRYP_GCMCCM_SetHeaderPhase+0x34e>
#endif /* End AES or CRYP */
  }
  else
  {
#if defined(AES)
    if (hcryp->Init.Algorithm == CRYP_AES_GCM_GMAC)
 802ee4e:	687b      	ldr	r3, [r7, #4]
 802ee50:	695b      	ldr	r3, [r3, #20]
 802ee52:	2b60      	cmp	r3, #96	; 0x60
 802ee54:	d122      	bne.n	802ee9c <CRYP_GCMCCM_SetHeaderPhase+0x34e>
    {
      /*Workaround 1: only AES, before re-enabling the IP, datatype can be configured.*/
      MODIFY_REG(hcryp->Instance->CR, AES_CR_DATATYPE, hcryp->Init.DataType);
 802ee56:	687b      	ldr	r3, [r7, #4]
 802ee58:	681b      	ldr	r3, [r3, #0]
 802ee5a:	681b      	ldr	r3, [r3, #0]
 802ee5c:	f023 0106 	bic.w	r1, r3, #6
 802ee60:	687b      	ldr	r3, [r7, #4]
 802ee62:	685a      	ldr	r2, [r3, #4]
 802ee64:	687b      	ldr	r3, [r7, #4]
 802ee66:	681b      	ldr	r3, [r3, #0]
 802ee68:	430a      	orrs	r2, r1
 802ee6a:	601a      	str	r2, [r3, #0]

      /* Select header phase */
      CRYP_SET_PHASE(hcryp, CRYP_PHASE_HEADER);
 802ee6c:	687b      	ldr	r3, [r7, #4]
 802ee6e:	681b      	ldr	r3, [r3, #0]
 802ee70:	681a      	ldr	r2, [r3, #0]
 802ee72:	687b      	ldr	r3, [r7, #4]
 802ee74:	681b      	ldr	r3, [r3, #0]
 802ee76:	f422 42c0 	bic.w	r2, r2, #24576	; 0x6000
 802ee7a:	601a      	str	r2, [r3, #0]
 802ee7c:	687b      	ldr	r3, [r7, #4]
 802ee7e:	681b      	ldr	r3, [r3, #0]
 802ee80:	681a      	ldr	r2, [r3, #0]
 802ee82:	687b      	ldr	r3, [r7, #4]
 802ee84:	681b      	ldr	r3, [r3, #0]
 802ee86:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 802ee8a:	601a      	str	r2, [r3, #0]

      /* Enable the CRYP peripheral */
      __HAL_CRYP_ENABLE(hcryp);
 802ee8c:	687b      	ldr	r3, [r7, #4]
 802ee8e:	681b      	ldr	r3, [r3, #0]
 802ee90:	681a      	ldr	r2, [r3, #0]
 802ee92:	687b      	ldr	r3, [r7, #4]
 802ee94:	681b      	ldr	r3, [r3, #0]
 802ee96:	f042 0201 	orr.w	r2, r2, #1
 802ee9a:	601a      	str	r2, [r3, #0]
    }
#endif /* AES */
  }
  /* Return function status */
  return HAL_OK;
 802ee9c:	2300      	movs	r3, #0
}
 802ee9e:	4618      	mov	r0, r3
 802eea0:	3710      	adds	r7, #16
 802eea2:	46bd      	mov	sp, r7
 802eea4:	bd80      	pop	{r7, pc}
	...

0802eea8 <CRYP_Workaround>:
  *         the configuration information for CRYP module
  * @param  Timeout: specify Timeout value
  * @retval None
  */
static void CRYP_Workaround(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
{
 802eea8:	b580      	push	{r7, lr}
 802eeaa:	b098      	sub	sp, #96	; 0x60
 802eeac:	af00      	add	r7, sp, #0
 802eeae:	6078      	str	r0, [r7, #4]
 802eeb0:	6039      	str	r1, [r7, #0]
#if defined(CRYP)
  uint32_t  iv1temp;
  uint32_t  temp[4] = {0};
  uint32_t  temp2[4] = {0};
#endif /* CRYP */
  uint32_t intermediate_data[4] = {0};
 802eeb2:	f107 0308 	add.w	r3, r7, #8
 802eeb6:	2200      	movs	r2, #0
 802eeb8:	601a      	str	r2, [r3, #0]
 802eeba:	605a      	str	r2, [r3, #4]
 802eebc:	609a      	str	r2, [r3, #8]
 802eebe:	60da      	str	r2, [r3, #12]
  uint32_t index;

  /* Compute the number of padding bytes in last block of payload */
  npblb = ((((uint32_t)(hcryp->Size) / 16U) + 1U) * 16U) - (uint32_t)(hcryp->Size);
 802eec0:	687b      	ldr	r3, [r7, #4]
 802eec2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 802eec4:	091b      	lsrs	r3, r3, #4
 802eec6:	b29b      	uxth	r3, r3
 802eec8:	3301      	adds	r3, #1
 802eeca:	011b      	lsls	r3, r3, #4
 802eecc:	687a      	ldr	r2, [r7, #4]
 802eece:	8fd2      	ldrh	r2, [r2, #62]	; 0x3e
 802eed0:	1a9b      	subs	r3, r3, r2
 802eed2:	657b      	str	r3, [r7, #84]	; 0x54

  /* Number of valid words (lastwordsize) in last block */
  if ((npblb % 4U) == 0U)
 802eed4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 802eed6:	f003 0303 	and.w	r3, r3, #3
 802eeda:	2b00      	cmp	r3, #0
 802eedc:	d105      	bne.n	802eeea <CRYP_Workaround+0x42>
  {
    lastwordsize = (16U - npblb) / 4U;
 802eede:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 802eee0:	f1c3 0310 	rsb	r3, r3, #16
 802eee4:	089b      	lsrs	r3, r3, #2
 802eee6:	65fb      	str	r3, [r7, #92]	; 0x5c
 802eee8:	e005      	b.n	802eef6 <CRYP_Workaround+0x4e>
  }
  else
  {
    lastwordsize = ((16U - npblb) / 4U) + 1U;
 802eeea:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 802eeec:	f1c3 0310 	rsb	r3, r3, #16
 802eef0:	089b      	lsrs	r3, r3, #2
 802eef2:	3301      	adds	r3, #1
 802eef4:	65fb      	str	r3, [r7, #92]	; 0x5c
#else /* AES */

  /*Workaround 2: case GCM encryption, during payload phase and before inserting
  the last block of paylaod, which size is inferior to  128 bits  */

  if ((hcryp->Instance->CR & AES_CR_MODE) == CRYP_OPERATINGMODE_ENCRYPT)
 802eef6:	687b      	ldr	r3, [r7, #4]
 802eef8:	681b      	ldr	r3, [r3, #0]
 802eefa:	681b      	ldr	r3, [r3, #0]
 802eefc:	f003 0318 	and.w	r3, r3, #24
 802ef00:	2b00      	cmp	r3, #0
 802ef02:	d10b      	bne.n	802ef1c <CRYP_Workaround+0x74>
  {
    /* configured  CHMOD CTR   */
    MODIFY_REG(hcryp->Instance->CR, AES_CR_CHMOD, CRYP_AES_CTR);
 802ef04:	687b      	ldr	r3, [r7, #4]
 802ef06:	681b      	ldr	r3, [r3, #0]
 802ef08:	681b      	ldr	r3, [r3, #0]
 802ef0a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 802ef0e:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 802ef12:	687a      	ldr	r2, [r7, #4]
 802ef14:	6812      	ldr	r2, [r2, #0]
 802ef16:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 802ef1a:	6013      	str	r3, [r2, #0]
  }
  /*  last block optionally pad the data with zeros*/
  for (index = 0U; index < lastwordsize; index ++)
 802ef1c:	2300      	movs	r3, #0
 802ef1e:	65bb      	str	r3, [r7, #88]	; 0x58
 802ef20:	e014      	b.n	802ef4c <CRYP_Workaround+0xa4>
  {
    /* Write the last Input block in the IN FIFO */
    hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 802ef22:	687b      	ldr	r3, [r7, #4]
 802ef24:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 802ef26:	687b      	ldr	r3, [r7, #4]
 802ef28:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 802ef2a:	b29b      	uxth	r3, r3
 802ef2c:	009b      	lsls	r3, r3, #2
 802ef2e:	441a      	add	r2, r3
 802ef30:	687b      	ldr	r3, [r7, #4]
 802ef32:	681b      	ldr	r3, [r3, #0]
 802ef34:	6812      	ldr	r2, [r2, #0]
 802ef36:	609a      	str	r2, [r3, #8]
    hcryp->CrypInCount++;
 802ef38:	687b      	ldr	r3, [r7, #4]
 802ef3a:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 802ef3c:	b29b      	uxth	r3, r3
 802ef3e:	3301      	adds	r3, #1
 802ef40:	b29a      	uxth	r2, r3
 802ef42:	687b      	ldr	r3, [r7, #4]
 802ef44:	875a      	strh	r2, [r3, #58]	; 0x3a
  for (index = 0U; index < lastwordsize; index ++)
 802ef46:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 802ef48:	3301      	adds	r3, #1
 802ef4a:	65bb      	str	r3, [r7, #88]	; 0x58
 802ef4c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 802ef4e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 802ef50:	429a      	cmp	r2, r3
 802ef52:	d3e6      	bcc.n	802ef22 <CRYP_Workaround+0x7a>
  }
  while (index < 4U)
 802ef54:	e006      	b.n	802ef64 <CRYP_Workaround+0xbc>
  {
    /* pad the data with zeros to have a complete block */
    hcryp->Instance->DINR  = 0U;
 802ef56:	687b      	ldr	r3, [r7, #4]
 802ef58:	681b      	ldr	r3, [r3, #0]
 802ef5a:	2200      	movs	r2, #0
 802ef5c:	609a      	str	r2, [r3, #8]
    index++;
 802ef5e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 802ef60:	3301      	adds	r3, #1
 802ef62:	65bb      	str	r3, [r7, #88]	; 0x58
  while (index < 4U)
 802ef64:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 802ef66:	2b03      	cmp	r3, #3
 802ef68:	d9f5      	bls.n	802ef56 <CRYP_Workaround+0xae>
  }
  /* Wait for CCF flag to be raised */
  if (CRYP_WaitOnCCFlag(hcryp, Timeout) != HAL_OK)
 802ef6a:	6839      	ldr	r1, [r7, #0]
 802ef6c:	6878      	ldr	r0, [r7, #4]
 802ef6e:	f000 fa37 	bl	802f3e0 <CRYP_WaitOnCCFlag>
 802ef72:	4603      	mov	r3, r0
 802ef74:	2b00      	cmp	r3, #0
 802ef76:	d00a      	beq.n	802ef8e <CRYP_Workaround+0xe6>
  {
    hcryp->State = HAL_CRYP_STATE_READY;
 802ef78:	687b      	ldr	r3, [r7, #4]
 802ef7a:	2201      	movs	r2, #1
 802ef7c:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
    __HAL_UNLOCK(hcryp);
 802ef80:	687b      	ldr	r3, [r7, #4]
 802ef82:	2200      	movs	r2, #0
 802ef84:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1U)
    /*Call registered error callback*/
    hcryp->ErrorCallback(hcryp);
#else
    /*Call legacy weak error callback*/
    HAL_CRYP_ErrorCallback(hcryp);
 802ef88:	6878      	ldr	r0, [r7, #4]
 802ef8a:	f7fe ffc1 	bl	802df10 <HAL_CRYP_ErrorCallback>
#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */
  }

  /* Clear CCF Flag */
  __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
 802ef8e:	687b      	ldr	r3, [r7, #4]
 802ef90:	681b      	ldr	r3, [r3, #0]
 802ef92:	681a      	ldr	r2, [r3, #0]
 802ef94:	687b      	ldr	r3, [r7, #4]
 802ef96:	681b      	ldr	r3, [r3, #0]
 802ef98:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 802ef9c:	601a      	str	r2, [r3, #0]

  for (index = 0U; index < 4U; index++)
 802ef9e:	2300      	movs	r3, #0
 802efa0:	65bb      	str	r3, [r7, #88]	; 0x58
 802efa2:	e022      	b.n	802efea <CRYP_Workaround+0x142>
  {
    /* Read the Output block from the Output FIFO */
    intermediate_data[index] = hcryp->Instance->DOUTR;
 802efa4:	687b      	ldr	r3, [r7, #4]
 802efa6:	681b      	ldr	r3, [r3, #0]
 802efa8:	68da      	ldr	r2, [r3, #12]
 802efaa:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 802efac:	009b      	lsls	r3, r3, #2
 802efae:	f107 0160 	add.w	r1, r7, #96	; 0x60
 802efb2:	440b      	add	r3, r1
 802efb4:	f843 2c58 	str.w	r2, [r3, #-88]

    /*intermediate data buffer to be used in  the workaround*/
    *(uint32_t *)(hcryp->pCrypOutBuffPtr + (hcryp->CrypOutCount)) = intermediate_data[index];
 802efb8:	687b      	ldr	r3, [r7, #4]
 802efba:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 802efbc:	687b      	ldr	r3, [r7, #4]
 802efbe:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 802efc0:	b29b      	uxth	r3, r3
 802efc2:	009b      	lsls	r3, r3, #2
 802efc4:	441a      	add	r2, r3
 802efc6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 802efc8:	009b      	lsls	r3, r3, #2
 802efca:	f107 0160 	add.w	r1, r7, #96	; 0x60
 802efce:	440b      	add	r3, r1
 802efd0:	f853 3c58 	ldr.w	r3, [r3, #-88]
 802efd4:	6013      	str	r3, [r2, #0]
    hcryp->CrypOutCount++;
 802efd6:	687b      	ldr	r3, [r7, #4]
 802efd8:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 802efda:	b29b      	uxth	r3, r3
 802efdc:	3301      	adds	r3, #1
 802efde:	b29a      	uxth	r2, r3
 802efe0:	687b      	ldr	r3, [r7, #4]
 802efe2:	879a      	strh	r2, [r3, #60]	; 0x3c
  for (index = 0U; index < 4U; index++)
 802efe4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 802efe6:	3301      	adds	r3, #1
 802efe8:	65bb      	str	r3, [r7, #88]	; 0x58
 802efea:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 802efec:	2b03      	cmp	r3, #3
 802efee:	d9d9      	bls.n	802efa4 <CRYP_Workaround+0xfc>
  }

  if ((hcryp->Instance->CR & AES_CR_MODE) == CRYP_OPERATINGMODE_ENCRYPT)
 802eff0:	687b      	ldr	r3, [r7, #4]
 802eff2:	681b      	ldr	r3, [r3, #0]
 802eff4:	681b      	ldr	r3, [r3, #0]
 802eff6:	f003 0318 	and.w	r3, r3, #24
 802effa:	2b00      	cmp	r3, #0
 802effc:	f040 81ea 	bne.w	802f3d4 <CRYP_Workaround+0x52c>
  {
    /* configured  CHMOD GCM   */
    MODIFY_REG(hcryp->Instance->CR, AES_CR_CHMOD, CRYP_AES_GCM_GMAC);
 802f000:	687b      	ldr	r3, [r7, #4]
 802f002:	681b      	ldr	r3, [r3, #0]
 802f004:	681b      	ldr	r3, [r3, #0]
 802f006:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 802f00a:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 802f00e:	687a      	ldr	r2, [r7, #4]
 802f010:	6812      	ldr	r2, [r2, #0]
 802f012:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 802f016:	6013      	str	r3, [r2, #0]

    /* Select final phase */
    MODIFY_REG(hcryp->Instance->CR, AES_CR_GCMPH, CRYP_PHASE_FINAL);
 802f018:	687b      	ldr	r3, [r7, #4]
 802f01a:	681b      	ldr	r3, [r3, #0]
 802f01c:	681a      	ldr	r2, [r3, #0]
 802f01e:	687b      	ldr	r3, [r7, #4]
 802f020:	681b      	ldr	r3, [r3, #0]
 802f022:	f442 42c0 	orr.w	r2, r2, #24576	; 0x6000
 802f026:	601a      	str	r2, [r3, #0]

    if ((hcryp->Instance->CR & AES_CR_DATATYPE) == CRYP_DATATYPE_32B)
 802f028:	687b      	ldr	r3, [r7, #4]
 802f02a:	681b      	ldr	r3, [r3, #0]
 802f02c:	681b      	ldr	r3, [r3, #0]
 802f02e:	f003 0306 	and.w	r3, r3, #6
 802f032:	2b00      	cmp	r3, #0
 802f034:	d146      	bne.n	802f0c4 <CRYP_Workaround+0x21c>
    {
      if ((npblb % 4U) == 1U)
 802f036:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 802f038:	f003 0303 	and.w	r3, r3, #3
 802f03c:	2b01      	cmp	r3, #1
 802f03e:	d111      	bne.n	802f064 <CRYP_Workaround+0x1bc>
      {
        intermediate_data[lastwordsize - 1U] &= 0xFFFFFF00U;
 802f040:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 802f042:	3b01      	subs	r3, #1
 802f044:	009b      	lsls	r3, r3, #2
 802f046:	f107 0260 	add.w	r2, r7, #96	; 0x60
 802f04a:	4413      	add	r3, r2
 802f04c:	f853 2c58 	ldr.w	r2, [r3, #-88]
 802f050:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 802f052:	3b01      	subs	r3, #1
 802f054:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 802f058:	009b      	lsls	r3, r3, #2
 802f05a:	f107 0160 	add.w	r1, r7, #96	; 0x60
 802f05e:	440b      	add	r3, r1
 802f060:	f843 2c58 	str.w	r2, [r3, #-88]
      }
      if ((npblb % 4U) == 2U)
 802f064:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 802f066:	f003 0303 	and.w	r3, r3, #3
 802f06a:	2b02      	cmp	r3, #2
 802f06c:	d111      	bne.n	802f092 <CRYP_Workaround+0x1ea>
      {
        intermediate_data[lastwordsize - 1U] &= 0xFFFF0000U;
 802f06e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 802f070:	3b01      	subs	r3, #1
 802f072:	009b      	lsls	r3, r3, #2
 802f074:	f107 0260 	add.w	r2, r7, #96	; 0x60
 802f078:	4413      	add	r3, r2
 802f07a:	f853 2c58 	ldr.w	r2, [r3, #-88]
 802f07e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 802f080:	3b01      	subs	r3, #1
 802f082:	0c12      	lsrs	r2, r2, #16
 802f084:	0412      	lsls	r2, r2, #16
 802f086:	009b      	lsls	r3, r3, #2
 802f088:	f107 0160 	add.w	r1, r7, #96	; 0x60
 802f08c:	440b      	add	r3, r1
 802f08e:	f843 2c58 	str.w	r2, [r3, #-88]
      }
      if ((npblb % 4U) == 3U)
 802f092:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 802f094:	f003 0303 	and.w	r3, r3, #3
 802f098:	2b03      	cmp	r3, #3
 802f09a:	f040 8141 	bne.w	802f320 <CRYP_Workaround+0x478>
      {
        intermediate_data[lastwordsize - 1U] &= 0xFF000000U;
 802f09e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 802f0a0:	3b01      	subs	r3, #1
 802f0a2:	009b      	lsls	r3, r3, #2
 802f0a4:	f107 0260 	add.w	r2, r7, #96	; 0x60
 802f0a8:	4413      	add	r3, r2
 802f0aa:	f853 2c58 	ldr.w	r2, [r3, #-88]
 802f0ae:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 802f0b0:	3b01      	subs	r3, #1
 802f0b2:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 802f0b6:	009b      	lsls	r3, r3, #2
 802f0b8:	f107 0160 	add.w	r1, r7, #96	; 0x60
 802f0bc:	440b      	add	r3, r1
 802f0be:	f843 2c58 	str.w	r2, [r3, #-88]
 802f0c2:	e12d      	b.n	802f320 <CRYP_Workaround+0x478>
      }
    }
    else if ((hcryp->Instance->CR & AES_CR_DATATYPE) == CRYP_DATATYPE_8B)
 802f0c4:	687b      	ldr	r3, [r7, #4]
 802f0c6:	681b      	ldr	r3, [r3, #0]
 802f0c8:	681b      	ldr	r3, [r3, #0]
 802f0ca:	f003 0306 	and.w	r3, r3, #6
 802f0ce:	2b04      	cmp	r3, #4
 802f0d0:	d151      	bne.n	802f176 <CRYP_Workaround+0x2ce>
    {
      if ((npblb % 4U) == 1U)
 802f0d2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 802f0d4:	f003 0303 	and.w	r3, r3, #3
 802f0d8:	2b01      	cmp	r3, #1
 802f0da:	d115      	bne.n	802f108 <CRYP_Workaround+0x260>
 802f0dc:	f06f 03ff 	mvn.w	r3, #255	; 0xff
 802f0e0:	653b      	str	r3, [r7, #80]	; 0x50
  \return               Reversed value
 */
__STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
{
#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
  return __builtin_bswap32(value);
 802f0e2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 802f0e4:	ba19      	rev	r1, r3
      {
        intermediate_data[lastwordsize - 1U] &= __REV(0xFFFFFF00U);
 802f0e6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 802f0e8:	3b01      	subs	r3, #1
 802f0ea:	009b      	lsls	r3, r3, #2
 802f0ec:	f107 0260 	add.w	r2, r7, #96	; 0x60
 802f0f0:	4413      	add	r3, r2
 802f0f2:	f853 2c58 	ldr.w	r2, [r3, #-88]
 802f0f6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 802f0f8:	3b01      	subs	r3, #1
 802f0fa:	400a      	ands	r2, r1
 802f0fc:	009b      	lsls	r3, r3, #2
 802f0fe:	f107 0160 	add.w	r1, r7, #96	; 0x60
 802f102:	440b      	add	r3, r1
 802f104:	f843 2c58 	str.w	r2, [r3, #-88]
      }
      if ((npblb % 4U) == 2U)
 802f108:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 802f10a:	f003 0303 	and.w	r3, r3, #3
 802f10e:	2b02      	cmp	r3, #2
 802f110:	d114      	bne.n	802f13c <CRYP_Workaround+0x294>
 802f112:	4bb2      	ldr	r3, [pc, #712]	; (802f3dc <CRYP_Workaround+0x534>)
 802f114:	64fb      	str	r3, [r7, #76]	; 0x4c
 802f116:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 802f118:	ba19      	rev	r1, r3
      {
        intermediate_data[lastwordsize - 1U] &= __REV(0xFFFF0000U);
 802f11a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 802f11c:	3b01      	subs	r3, #1
 802f11e:	009b      	lsls	r3, r3, #2
 802f120:	f107 0260 	add.w	r2, r7, #96	; 0x60
 802f124:	4413      	add	r3, r2
 802f126:	f853 2c58 	ldr.w	r2, [r3, #-88]
 802f12a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 802f12c:	3b01      	subs	r3, #1
 802f12e:	400a      	ands	r2, r1
 802f130:	009b      	lsls	r3, r3, #2
 802f132:	f107 0160 	add.w	r1, r7, #96	; 0x60
 802f136:	440b      	add	r3, r1
 802f138:	f843 2c58 	str.w	r2, [r3, #-88]
      }
      if ((npblb % 4U) == 3U)
 802f13c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 802f13e:	f003 0303 	and.w	r3, r3, #3
 802f142:	2b03      	cmp	r3, #3
 802f144:	f040 80ec 	bne.w	802f320 <CRYP_Workaround+0x478>
 802f148:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 802f14c:	64bb      	str	r3, [r7, #72]	; 0x48
 802f14e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 802f150:	ba19      	rev	r1, r3
      {
        intermediate_data[lastwordsize - 1U] &= __REV(0xFF000000U);
 802f152:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 802f154:	3b01      	subs	r3, #1
 802f156:	009b      	lsls	r3, r3, #2
 802f158:	f107 0260 	add.w	r2, r7, #96	; 0x60
 802f15c:	4413      	add	r3, r2
 802f15e:	f853 2c58 	ldr.w	r2, [r3, #-88]
 802f162:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 802f164:	3b01      	subs	r3, #1
 802f166:	400a      	ands	r2, r1
 802f168:	009b      	lsls	r3, r3, #2
 802f16a:	f107 0160 	add.w	r1, r7, #96	; 0x60
 802f16e:	440b      	add	r3, r1
 802f170:	f843 2c58 	str.w	r2, [r3, #-88]
 802f174:	e0d4      	b.n	802f320 <CRYP_Workaround+0x478>
      }
    }
    else if ((hcryp->Instance->CR & AES_CR_DATATYPE) == CRYP_DATATYPE_16B)
 802f176:	687b      	ldr	r3, [r7, #4]
 802f178:	681b      	ldr	r3, [r3, #0]
 802f17a:	681b      	ldr	r3, [r3, #0]
 802f17c:	f003 0306 	and.w	r3, r3, #6
 802f180:	2b02      	cmp	r3, #2
 802f182:	d174      	bne.n	802f26e <CRYP_Workaround+0x3c6>
    {
      if ((npblb % 4U) == 1U)
 802f184:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 802f186:	f003 0303 	and.w	r3, r3, #3
 802f18a:	2b01      	cmp	r3, #1
 802f18c:	d121      	bne.n	802f1d2 <CRYP_Workaround+0x32a>
 802f18e:	f06f 03ff 	mvn.w	r3, #255	; 0xff
 802f192:	647b      	str	r3, [r7, #68]	; 0x44
 802f194:	2310      	movs	r3, #16
 802f196:	643b      	str	r3, [r7, #64]	; 0x40
  \param [in]    op2  Number of Bits to rotate
  \return               Rotated value
 */
__STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
{
  op2 %= 32U;
 802f198:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 802f19a:	f003 031f 	and.w	r3, r3, #31
 802f19e:	643b      	str	r3, [r7, #64]	; 0x40
  if (op2 == 0U)
 802f1a0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 802f1a2:	2b00      	cmp	r3, #0
 802f1a4:	d101      	bne.n	802f1aa <CRYP_Workaround+0x302>
  {
    return op1;
 802f1a6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 802f1a8:	e002      	b.n	802f1b0 <CRYP_Workaround+0x308>
  }
  return (op1 >> op2) | (op1 << (32U - op2));
 802f1aa:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 802f1ac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 802f1ae:	41da      	rors	r2, r3
      {
        intermediate_data[lastwordsize - 1U] &= __ROR((0xFFFFFF00U), 16);
 802f1b0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 802f1b2:	3b01      	subs	r3, #1
 802f1b4:	009b      	lsls	r3, r3, #2
 802f1b6:	f107 0160 	add.w	r1, r7, #96	; 0x60
 802f1ba:	440b      	add	r3, r1
 802f1bc:	f853 1c58 	ldr.w	r1, [r3, #-88]
 802f1c0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 802f1c2:	3b01      	subs	r3, #1
 802f1c4:	400a      	ands	r2, r1
 802f1c6:	009b      	lsls	r3, r3, #2
 802f1c8:	f107 0160 	add.w	r1, r7, #96	; 0x60
 802f1cc:	440b      	add	r3, r1
 802f1ce:	f843 2c58 	str.w	r2, [r3, #-88]
      }
      if ((npblb % 4U) == 2U)
 802f1d2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 802f1d4:	f003 0303 	and.w	r3, r3, #3
 802f1d8:	2b02      	cmp	r3, #2
 802f1da:	d120      	bne.n	802f21e <CRYP_Workaround+0x376>
 802f1dc:	4b7f      	ldr	r3, [pc, #508]	; (802f3dc <CRYP_Workaround+0x534>)
 802f1de:	63fb      	str	r3, [r7, #60]	; 0x3c
 802f1e0:	2310      	movs	r3, #16
 802f1e2:	63bb      	str	r3, [r7, #56]	; 0x38
  op2 %= 32U;
 802f1e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 802f1e6:	f003 031f 	and.w	r3, r3, #31
 802f1ea:	63bb      	str	r3, [r7, #56]	; 0x38
  if (op2 == 0U)
 802f1ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 802f1ee:	2b00      	cmp	r3, #0
 802f1f0:	d101      	bne.n	802f1f6 <CRYP_Workaround+0x34e>
    return op1;
 802f1f2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 802f1f4:	e002      	b.n	802f1fc <CRYP_Workaround+0x354>
  return (op1 >> op2) | (op1 << (32U - op2));
 802f1f6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 802f1f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 802f1fa:	41da      	rors	r2, r3
      {
        intermediate_data[lastwordsize - 1U] &= __ROR((0xFFFF0000U), 16);
 802f1fc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 802f1fe:	3b01      	subs	r3, #1
 802f200:	009b      	lsls	r3, r3, #2
 802f202:	f107 0160 	add.w	r1, r7, #96	; 0x60
 802f206:	440b      	add	r3, r1
 802f208:	f853 1c58 	ldr.w	r1, [r3, #-88]
 802f20c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 802f20e:	3b01      	subs	r3, #1
 802f210:	400a      	ands	r2, r1
 802f212:	009b      	lsls	r3, r3, #2
 802f214:	f107 0160 	add.w	r1, r7, #96	; 0x60
 802f218:	440b      	add	r3, r1
 802f21a:	f843 2c58 	str.w	r2, [r3, #-88]
      }
      if ((npblb % 4U) == 3U)
 802f21e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 802f220:	f003 0303 	and.w	r3, r3, #3
 802f224:	2b03      	cmp	r3, #3
 802f226:	d17b      	bne.n	802f320 <CRYP_Workaround+0x478>
 802f228:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 802f22c:	637b      	str	r3, [r7, #52]	; 0x34
 802f22e:	2310      	movs	r3, #16
 802f230:	633b      	str	r3, [r7, #48]	; 0x30
  op2 %= 32U;
 802f232:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802f234:	f003 031f 	and.w	r3, r3, #31
 802f238:	633b      	str	r3, [r7, #48]	; 0x30
  if (op2 == 0U)
 802f23a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802f23c:	2b00      	cmp	r3, #0
 802f23e:	d101      	bne.n	802f244 <CRYP_Workaround+0x39c>
    return op1;
 802f240:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 802f242:	e002      	b.n	802f24a <CRYP_Workaround+0x3a2>
  return (op1 >> op2) | (op1 << (32U - op2));
 802f244:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 802f246:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802f248:	41da      	rors	r2, r3
      {
        intermediate_data[lastwordsize - 1U] &= __ROR((0xFF000000U), 16);
 802f24a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 802f24c:	3b01      	subs	r3, #1
 802f24e:	009b      	lsls	r3, r3, #2
 802f250:	f107 0160 	add.w	r1, r7, #96	; 0x60
 802f254:	440b      	add	r3, r1
 802f256:	f853 1c58 	ldr.w	r1, [r3, #-88]
 802f25a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 802f25c:	3b01      	subs	r3, #1
 802f25e:	400a      	ands	r2, r1
 802f260:	009b      	lsls	r3, r3, #2
 802f262:	f107 0160 	add.w	r1, r7, #96	; 0x60
 802f266:	440b      	add	r3, r1
 802f268:	f843 2c58 	str.w	r2, [r3, #-88]
 802f26c:	e058      	b.n	802f320 <CRYP_Workaround+0x478>
      }
    }
    else /*CRYP_DATATYPE_1B*/
    {
      if ((npblb % 4U) == 1U)
 802f26e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 802f270:	f003 0303 	and.w	r3, r3, #3
 802f274:	2b01      	cmp	r3, #1
 802f276:	d118      	bne.n	802f2aa <CRYP_Workaround+0x402>
 802f278:	f06f 03ff 	mvn.w	r3, #255	; 0xff
 802f27c:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 802f27e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802f280:	fa93 f3a3 	rbit	r3, r3
 802f284:	62bb      	str	r3, [r7, #40]	; 0x28
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 802f286:	6ab9      	ldr	r1, [r7, #40]	; 0x28
      {
        intermediate_data[lastwordsize - 1U] &= __RBIT(0xFFFFFF00U);
 802f288:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 802f28a:	3b01      	subs	r3, #1
 802f28c:	009b      	lsls	r3, r3, #2
 802f28e:	f107 0260 	add.w	r2, r7, #96	; 0x60
 802f292:	4413      	add	r3, r2
 802f294:	f853 2c58 	ldr.w	r2, [r3, #-88]
 802f298:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 802f29a:	3b01      	subs	r3, #1
 802f29c:	400a      	ands	r2, r1
 802f29e:	009b      	lsls	r3, r3, #2
 802f2a0:	f107 0160 	add.w	r1, r7, #96	; 0x60
 802f2a4:	440b      	add	r3, r1
 802f2a6:	f843 2c58 	str.w	r2, [r3, #-88]
      }
      if ((npblb % 4U) == 2U)
 802f2aa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 802f2ac:	f003 0303 	and.w	r3, r3, #3
 802f2b0:	2b02      	cmp	r3, #2
 802f2b2:	d117      	bne.n	802f2e4 <CRYP_Workaround+0x43c>
 802f2b4:	4b49      	ldr	r3, [pc, #292]	; (802f3dc <CRYP_Workaround+0x534>)
 802f2b6:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 802f2b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802f2ba:	fa93 f3a3 	rbit	r3, r3
 802f2be:	623b      	str	r3, [r7, #32]
  return result;
 802f2c0:	6a39      	ldr	r1, [r7, #32]
      {
        intermediate_data[lastwordsize - 1U] &= __RBIT(0xFFFF0000U);
 802f2c2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 802f2c4:	3b01      	subs	r3, #1
 802f2c6:	009b      	lsls	r3, r3, #2
 802f2c8:	f107 0260 	add.w	r2, r7, #96	; 0x60
 802f2cc:	4413      	add	r3, r2
 802f2ce:	f853 2c58 	ldr.w	r2, [r3, #-88]
 802f2d2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 802f2d4:	3b01      	subs	r3, #1
 802f2d6:	400a      	ands	r2, r1
 802f2d8:	009b      	lsls	r3, r3, #2
 802f2da:	f107 0160 	add.w	r1, r7, #96	; 0x60
 802f2de:	440b      	add	r3, r1
 802f2e0:	f843 2c58 	str.w	r2, [r3, #-88]
      }
      if ((npblb % 4U) == 3U)
 802f2e4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 802f2e6:	f003 0303 	and.w	r3, r3, #3
 802f2ea:	2b03      	cmp	r3, #3
 802f2ec:	d118      	bne.n	802f320 <CRYP_Workaround+0x478>
 802f2ee:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 802f2f2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 802f2f4:	69fb      	ldr	r3, [r7, #28]
 802f2f6:	fa93 f3a3 	rbit	r3, r3
 802f2fa:	61bb      	str	r3, [r7, #24]
  return result;
 802f2fc:	69b9      	ldr	r1, [r7, #24]
      {
        intermediate_data[lastwordsize - 1U] &= __RBIT(0xFF000000U);
 802f2fe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 802f300:	3b01      	subs	r3, #1
 802f302:	009b      	lsls	r3, r3, #2
 802f304:	f107 0260 	add.w	r2, r7, #96	; 0x60
 802f308:	4413      	add	r3, r2
 802f30a:	f853 2c58 	ldr.w	r2, [r3, #-88]
 802f30e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 802f310:	3b01      	subs	r3, #1
 802f312:	400a      	ands	r2, r1
 802f314:	009b      	lsls	r3, r3, #2
 802f316:	f107 0160 	add.w	r1, r7, #96	; 0x60
 802f31a:	440b      	add	r3, r1
 802f31c:	f843 2c58 	str.w	r2, [r3, #-88]
      }
    }

    /*Write the intermediate_data in the IN FIFO */
    for (index = 0U; index < lastwordsize; index ++)
 802f320:	2300      	movs	r3, #0
 802f322:	65bb      	str	r3, [r7, #88]	; 0x58
 802f324:	e00c      	b.n	802f340 <CRYP_Workaround+0x498>
    {
      hcryp->Instance->DINR  = intermediate_data[index];
 802f326:	687b      	ldr	r3, [r7, #4]
 802f328:	681a      	ldr	r2, [r3, #0]
 802f32a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 802f32c:	009b      	lsls	r3, r3, #2
 802f32e:	f107 0160 	add.w	r1, r7, #96	; 0x60
 802f332:	440b      	add	r3, r1
 802f334:	f853 3c58 	ldr.w	r3, [r3, #-88]
 802f338:	6093      	str	r3, [r2, #8]
    for (index = 0U; index < lastwordsize; index ++)
 802f33a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 802f33c:	3301      	adds	r3, #1
 802f33e:	65bb      	str	r3, [r7, #88]	; 0x58
 802f340:	6dba      	ldr	r2, [r7, #88]	; 0x58
 802f342:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 802f344:	429a      	cmp	r2, r3
 802f346:	d3ee      	bcc.n	802f326 <CRYP_Workaround+0x47e>
    }
    while (index < 4U)
 802f348:	e006      	b.n	802f358 <CRYP_Workaround+0x4b0>
    {
      /* pad the data with zeros to have a complete block */
      hcryp->Instance->DINR = 0U;
 802f34a:	687b      	ldr	r3, [r7, #4]
 802f34c:	681b      	ldr	r3, [r3, #0]
 802f34e:	2200      	movs	r2, #0
 802f350:	609a      	str	r2, [r3, #8]
      index++;
 802f352:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 802f354:	3301      	adds	r3, #1
 802f356:	65bb      	str	r3, [r7, #88]	; 0x58
    while (index < 4U)
 802f358:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 802f35a:	2b03      	cmp	r3, #3
 802f35c:	d9f5      	bls.n	802f34a <CRYP_Workaround+0x4a2>
    }
    /* Wait for CCF flag to be raised */
    if (CRYP_WaitOnCCFlag(hcryp, Timeout) != HAL_OK)
 802f35e:	6839      	ldr	r1, [r7, #0]
 802f360:	6878      	ldr	r0, [r7, #4]
 802f362:	f000 f83d 	bl	802f3e0 <CRYP_WaitOnCCFlag>
 802f366:	4603      	mov	r3, r0
 802f368:	2b00      	cmp	r3, #0
 802f36a:	d018      	beq.n	802f39e <CRYP_Workaround+0x4f6>
    {
      /* Disable the CRYP peripheral clock */
      __HAL_CRYP_DISABLE(hcryp);
 802f36c:	687b      	ldr	r3, [r7, #4]
 802f36e:	681b      	ldr	r3, [r3, #0]
 802f370:	681a      	ldr	r2, [r3, #0]
 802f372:	687b      	ldr	r3, [r7, #4]
 802f374:	681b      	ldr	r3, [r3, #0]
 802f376:	f022 0201 	bic.w	r2, r2, #1
 802f37a:	601a      	str	r2, [r3, #0]

      /* Change state */
      hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
 802f37c:	687b      	ldr	r3, [r7, #4]
 802f37e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 802f380:	f043 0210 	orr.w	r2, r3, #16
 802f384:	687b      	ldr	r3, [r7, #4]
 802f386:	651a      	str	r2, [r3, #80]	; 0x50
      hcryp->State = HAL_CRYP_STATE_READY;
 802f388:	687b      	ldr	r3, [r7, #4]
 802f38a:	2201      	movs	r2, #1
 802f38c:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

      /* Process Unlocked */
      __HAL_UNLOCK(hcryp);
 802f390:	687b      	ldr	r3, [r7, #4]
 802f392:	2200      	movs	r2, #0
 802f394:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1U)
      /*Call registered error callback*/
      hcryp->ErrorCallback(hcryp);
#else
      /*Call legacy weak error callback*/
      HAL_CRYP_ErrorCallback(hcryp);
 802f398:	6878      	ldr	r0, [r7, #4]
 802f39a:	f7fe fdb9 	bl	802df10 <HAL_CRYP_ErrorCallback>
#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */
    }
    /* Clear CCF Flag */
    __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
 802f39e:	687b      	ldr	r3, [r7, #4]
 802f3a0:	681b      	ldr	r3, [r3, #0]
 802f3a2:	681a      	ldr	r2, [r3, #0]
 802f3a4:	687b      	ldr	r3, [r7, #4]
 802f3a6:	681b      	ldr	r3, [r3, #0]
 802f3a8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 802f3ac:	601a      	str	r2, [r3, #0]

    for (index = 0U; index < 4U; index++)
 802f3ae:	2300      	movs	r3, #0
 802f3b0:	65bb      	str	r3, [r7, #88]	; 0x58
 802f3b2:	e00c      	b.n	802f3ce <CRYP_Workaround+0x526>
    {
      intermediate_data[index] = hcryp->Instance->DOUTR;
 802f3b4:	687b      	ldr	r3, [r7, #4]
 802f3b6:	681b      	ldr	r3, [r3, #0]
 802f3b8:	68da      	ldr	r2, [r3, #12]
 802f3ba:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 802f3bc:	009b      	lsls	r3, r3, #2
 802f3be:	f107 0160 	add.w	r1, r7, #96	; 0x60
 802f3c2:	440b      	add	r3, r1
 802f3c4:	f843 2c58 	str.w	r2, [r3, #-88]
    for (index = 0U; index < 4U; index++)
 802f3c8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 802f3ca:	3301      	adds	r3, #1
 802f3cc:	65bb      	str	r3, [r7, #88]	; 0x58
 802f3ce:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 802f3d0:	2b03      	cmp	r3, #3
 802f3d2:	d9ef      	bls.n	802f3b4 <CRYP_Workaround+0x50c>
    }
  }/*End of Workaround 2*/
#endif /* End AES or CRYP */
}
 802f3d4:	bf00      	nop
 802f3d6:	3760      	adds	r7, #96	; 0x60
 802f3d8:	46bd      	mov	sp, r7
 802f3da:	bd80      	pop	{r7, pc}
 802f3dc:	ffff0000 	.word	0xffff0000

0802f3e0 <CRYP_WaitOnCCFlag>:
  *         the configuration information for CRYP module.
  * @param  Timeout: Timeout duration.
  * @retval HAL status
  */
static HAL_StatusTypeDef CRYP_WaitOnCCFlag(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
{
 802f3e0:	b580      	push	{r7, lr}
 802f3e2:	b084      	sub	sp, #16
 802f3e4:	af00      	add	r7, sp, #0
 802f3e6:	6078      	str	r0, [r7, #4]
 802f3e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Get timeout */
  tickstart = HAL_GetTick();
 802f3ea:	f7fc ff67 	bl	802c2bc <HAL_GetTick>
 802f3ee:	60f8      	str	r0, [r7, #12]

  while (HAL_IS_BIT_CLR(hcryp->Instance->SR, AES_SR_CCF))
 802f3f0:	e010      	b.n	802f414 <CRYP_WaitOnCCFlag+0x34>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 802f3f2:	683b      	ldr	r3, [r7, #0]
 802f3f4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 802f3f8:	d00c      	beq.n	802f414 <CRYP_WaitOnCCFlag+0x34>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 802f3fa:	f7fc ff5f 	bl	802c2bc <HAL_GetTick>
 802f3fe:	4602      	mov	r2, r0
 802f400:	68fb      	ldr	r3, [r7, #12]
 802f402:	1ad3      	subs	r3, r2, r3
 802f404:	683a      	ldr	r2, [r7, #0]
 802f406:	429a      	cmp	r2, r3
 802f408:	d302      	bcc.n	802f410 <CRYP_WaitOnCCFlag+0x30>
 802f40a:	683b      	ldr	r3, [r7, #0]
 802f40c:	2b00      	cmp	r3, #0
 802f40e:	d101      	bne.n	802f414 <CRYP_WaitOnCCFlag+0x34>
      {
        return HAL_ERROR;
 802f410:	2301      	movs	r3, #1
 802f412:	e007      	b.n	802f424 <CRYP_WaitOnCCFlag+0x44>
  while (HAL_IS_BIT_CLR(hcryp->Instance->SR, AES_SR_CCF))
 802f414:	687b      	ldr	r3, [r7, #4]
 802f416:	681b      	ldr	r3, [r3, #0]
 802f418:	685b      	ldr	r3, [r3, #4]
 802f41a:	f003 0301 	and.w	r3, r3, #1
 802f41e:	2b00      	cmp	r3, #0
 802f420:	d0e7      	beq.n	802f3f2 <CRYP_WaitOnCCFlag+0x12>
      }
    }
  }
  return HAL_OK;
 802f422:	2300      	movs	r3, #0
}
 802f424:	4618      	mov	r0, r3
 802f426:	3710      	adds	r7, #16
 802f428:	46bd      	mov	sp, r7
 802f42a:	bd80      	pop	{r7, pc}

0802f42c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 802f42c:	b580      	push	{r7, lr}
 802f42e:	b086      	sub	sp, #24
 802f430:	af00      	add	r7, sp, #0
 802f432:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 802f434:	2300      	movs	r3, #0
 802f436:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 802f438:	f7fc ff40 	bl	802c2bc <HAL_GetTick>
 802f43c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 802f43e:	687b      	ldr	r3, [r7, #4]
 802f440:	2b00      	cmp	r3, #0
 802f442:	d101      	bne.n	802f448 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 802f444:	2301      	movs	r3, #1
 802f446:	e099      	b.n	802f57c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 802f448:	687b      	ldr	r3, [r7, #4]
 802f44a:	2200      	movs	r2, #0
 802f44c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 802f450:	687b      	ldr	r3, [r7, #4]
 802f452:	2202      	movs	r2, #2
 802f454:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 802f458:	687b      	ldr	r3, [r7, #4]
 802f45a:	681b      	ldr	r3, [r3, #0]
 802f45c:	681a      	ldr	r2, [r3, #0]
 802f45e:	687b      	ldr	r3, [r7, #4]
 802f460:	681b      	ldr	r3, [r3, #0]
 802f462:	f022 0201 	bic.w	r2, r2, #1
 802f466:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 802f468:	e00f      	b.n	802f48a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 802f46a:	f7fc ff27 	bl	802c2bc <HAL_GetTick>
 802f46e:	4602      	mov	r2, r0
 802f470:	693b      	ldr	r3, [r7, #16]
 802f472:	1ad3      	subs	r3, r2, r3
 802f474:	2b05      	cmp	r3, #5
 802f476:	d908      	bls.n	802f48a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 802f478:	687b      	ldr	r3, [r7, #4]
 802f47a:	2220      	movs	r2, #32
 802f47c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 802f47e:	687b      	ldr	r3, [r7, #4]
 802f480:	2203      	movs	r2, #3
 802f482:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 802f486:	2303      	movs	r3, #3
 802f488:	e078      	b.n	802f57c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 802f48a:	687b      	ldr	r3, [r7, #4]
 802f48c:	681b      	ldr	r3, [r3, #0]
 802f48e:	681b      	ldr	r3, [r3, #0]
 802f490:	f003 0301 	and.w	r3, r3, #1
 802f494:	2b00      	cmp	r3, #0
 802f496:	d1e8      	bne.n	802f46a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 802f498:	687b      	ldr	r3, [r7, #4]
 802f49a:	681b      	ldr	r3, [r3, #0]
 802f49c:	681b      	ldr	r3, [r3, #0]
 802f49e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 802f4a0:	697a      	ldr	r2, [r7, #20]
 802f4a2:	4b38      	ldr	r3, [pc, #224]	; (802f584 <HAL_DMA_Init+0x158>)
 802f4a4:	4013      	ands	r3, r2
 802f4a6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 802f4a8:	687b      	ldr	r3, [r7, #4]
 802f4aa:	685a      	ldr	r2, [r3, #4]
 802f4ac:	687b      	ldr	r3, [r7, #4]
 802f4ae:	689b      	ldr	r3, [r3, #8]
 802f4b0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 802f4b2:	687b      	ldr	r3, [r7, #4]
 802f4b4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 802f4b6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 802f4b8:	687b      	ldr	r3, [r7, #4]
 802f4ba:	691b      	ldr	r3, [r3, #16]
 802f4bc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 802f4be:	687b      	ldr	r3, [r7, #4]
 802f4c0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 802f4c2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 802f4c4:	687b      	ldr	r3, [r7, #4]
 802f4c6:	699b      	ldr	r3, [r3, #24]
 802f4c8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 802f4ca:	687b      	ldr	r3, [r7, #4]
 802f4cc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 802f4ce:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 802f4d0:	687b      	ldr	r3, [r7, #4]
 802f4d2:	6a1b      	ldr	r3, [r3, #32]
 802f4d4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 802f4d6:	697a      	ldr	r2, [r7, #20]
 802f4d8:	4313      	orrs	r3, r2
 802f4da:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 802f4dc:	687b      	ldr	r3, [r7, #4]
 802f4de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802f4e0:	2b04      	cmp	r3, #4
 802f4e2:	d107      	bne.n	802f4f4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 802f4e4:	687b      	ldr	r3, [r7, #4]
 802f4e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 802f4e8:	687b      	ldr	r3, [r7, #4]
 802f4ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802f4ec:	4313      	orrs	r3, r2
 802f4ee:	697a      	ldr	r2, [r7, #20]
 802f4f0:	4313      	orrs	r3, r2
 802f4f2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 802f4f4:	687b      	ldr	r3, [r7, #4]
 802f4f6:	681b      	ldr	r3, [r3, #0]
 802f4f8:	697a      	ldr	r2, [r7, #20]
 802f4fa:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 802f4fc:	687b      	ldr	r3, [r7, #4]
 802f4fe:	681b      	ldr	r3, [r3, #0]
 802f500:	695b      	ldr	r3, [r3, #20]
 802f502:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 802f504:	697b      	ldr	r3, [r7, #20]
 802f506:	f023 0307 	bic.w	r3, r3, #7
 802f50a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 802f50c:	687b      	ldr	r3, [r7, #4]
 802f50e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802f510:	697a      	ldr	r2, [r7, #20]
 802f512:	4313      	orrs	r3, r2
 802f514:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 802f516:	687b      	ldr	r3, [r7, #4]
 802f518:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802f51a:	2b04      	cmp	r3, #4
 802f51c:	d117      	bne.n	802f54e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 802f51e:	687b      	ldr	r3, [r7, #4]
 802f520:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 802f522:	697a      	ldr	r2, [r7, #20]
 802f524:	4313      	orrs	r3, r2
 802f526:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 802f528:	687b      	ldr	r3, [r7, #4]
 802f52a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 802f52c:	2b00      	cmp	r3, #0
 802f52e:	d00e      	beq.n	802f54e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 802f530:	6878      	ldr	r0, [r7, #4]
 802f532:	f000 fa9f 	bl	802fa74 <DMA_CheckFifoParam>
 802f536:	4603      	mov	r3, r0
 802f538:	2b00      	cmp	r3, #0
 802f53a:	d008      	beq.n	802f54e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 802f53c:	687b      	ldr	r3, [r7, #4]
 802f53e:	2240      	movs	r2, #64	; 0x40
 802f540:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 802f542:	687b      	ldr	r3, [r7, #4]
 802f544:	2201      	movs	r2, #1
 802f546:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 802f54a:	2301      	movs	r3, #1
 802f54c:	e016      	b.n	802f57c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 802f54e:	687b      	ldr	r3, [r7, #4]
 802f550:	681b      	ldr	r3, [r3, #0]
 802f552:	697a      	ldr	r2, [r7, #20]
 802f554:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 802f556:	6878      	ldr	r0, [r7, #4]
 802f558:	f000 fa56 	bl	802fa08 <DMA_CalcBaseAndBitshift>
 802f55c:	4603      	mov	r3, r0
 802f55e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 802f560:	687b      	ldr	r3, [r7, #4]
 802f562:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 802f564:	223f      	movs	r2, #63	; 0x3f
 802f566:	409a      	lsls	r2, r3
 802f568:	68fb      	ldr	r3, [r7, #12]
 802f56a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 802f56c:	687b      	ldr	r3, [r7, #4]
 802f56e:	2200      	movs	r2, #0
 802f570:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 802f572:	687b      	ldr	r3, [r7, #4]
 802f574:	2201      	movs	r2, #1
 802f576:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 802f57a:	2300      	movs	r3, #0
}
 802f57c:	4618      	mov	r0, r3
 802f57e:	3718      	adds	r7, #24
 802f580:	46bd      	mov	sp, r7
 802f582:	bd80      	pop	{r7, pc}
 802f584:	e010803f 	.word	0xe010803f

0802f588 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 802f588:	b580      	push	{r7, lr}
 802f58a:	b086      	sub	sp, #24
 802f58c:	af00      	add	r7, sp, #0
 802f58e:	60f8      	str	r0, [r7, #12]
 802f590:	60b9      	str	r1, [r7, #8]
 802f592:	607a      	str	r2, [r7, #4]
 802f594:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 802f596:	2300      	movs	r3, #0
 802f598:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 802f59a:	68fb      	ldr	r3, [r7, #12]
 802f59c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 802f59e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 802f5a0:	68fb      	ldr	r3, [r7, #12]
 802f5a2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 802f5a6:	2b01      	cmp	r3, #1
 802f5a8:	d101      	bne.n	802f5ae <HAL_DMA_Start_IT+0x26>
 802f5aa:	2302      	movs	r3, #2
 802f5ac:	e040      	b.n	802f630 <HAL_DMA_Start_IT+0xa8>
 802f5ae:	68fb      	ldr	r3, [r7, #12]
 802f5b0:	2201      	movs	r2, #1
 802f5b2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 802f5b6:	68fb      	ldr	r3, [r7, #12]
 802f5b8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 802f5bc:	b2db      	uxtb	r3, r3
 802f5be:	2b01      	cmp	r3, #1
 802f5c0:	d12f      	bne.n	802f622 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 802f5c2:	68fb      	ldr	r3, [r7, #12]
 802f5c4:	2202      	movs	r2, #2
 802f5c6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 802f5ca:	68fb      	ldr	r3, [r7, #12]
 802f5cc:	2200      	movs	r2, #0
 802f5ce:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 802f5d0:	683b      	ldr	r3, [r7, #0]
 802f5d2:	687a      	ldr	r2, [r7, #4]
 802f5d4:	68b9      	ldr	r1, [r7, #8]
 802f5d6:	68f8      	ldr	r0, [r7, #12]
 802f5d8:	f000 f9e8 	bl	802f9ac <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 802f5dc:	68fb      	ldr	r3, [r7, #12]
 802f5de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 802f5e0:	223f      	movs	r2, #63	; 0x3f
 802f5e2:	409a      	lsls	r2, r3
 802f5e4:	693b      	ldr	r3, [r7, #16]
 802f5e6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 802f5e8:	68fb      	ldr	r3, [r7, #12]
 802f5ea:	681b      	ldr	r3, [r3, #0]
 802f5ec:	681a      	ldr	r2, [r3, #0]
 802f5ee:	68fb      	ldr	r3, [r7, #12]
 802f5f0:	681b      	ldr	r3, [r3, #0]
 802f5f2:	f042 0216 	orr.w	r2, r2, #22
 802f5f6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 802f5f8:	68fb      	ldr	r3, [r7, #12]
 802f5fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802f5fc:	2b00      	cmp	r3, #0
 802f5fe:	d007      	beq.n	802f610 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 802f600:	68fb      	ldr	r3, [r7, #12]
 802f602:	681b      	ldr	r3, [r3, #0]
 802f604:	681a      	ldr	r2, [r3, #0]
 802f606:	68fb      	ldr	r3, [r7, #12]
 802f608:	681b      	ldr	r3, [r3, #0]
 802f60a:	f042 0208 	orr.w	r2, r2, #8
 802f60e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 802f610:	68fb      	ldr	r3, [r7, #12]
 802f612:	681b      	ldr	r3, [r3, #0]
 802f614:	681a      	ldr	r2, [r3, #0]
 802f616:	68fb      	ldr	r3, [r7, #12]
 802f618:	681b      	ldr	r3, [r3, #0]
 802f61a:	f042 0201 	orr.w	r2, r2, #1
 802f61e:	601a      	str	r2, [r3, #0]
 802f620:	e005      	b.n	802f62e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 802f622:	68fb      	ldr	r3, [r7, #12]
 802f624:	2200      	movs	r2, #0
 802f626:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 802f62a:	2302      	movs	r3, #2
 802f62c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 802f62e:	7dfb      	ldrb	r3, [r7, #23]
}
 802f630:	4618      	mov	r0, r3
 802f632:	3718      	adds	r7, #24
 802f634:	46bd      	mov	sp, r7
 802f636:	bd80      	pop	{r7, pc}

0802f638 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 802f638:	b480      	push	{r7}
 802f63a:	b083      	sub	sp, #12
 802f63c:	af00      	add	r7, sp, #0
 802f63e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 802f640:	687b      	ldr	r3, [r7, #4]
 802f642:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 802f646:	b2db      	uxtb	r3, r3
 802f648:	2b02      	cmp	r3, #2
 802f64a:	d004      	beq.n	802f656 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 802f64c:	687b      	ldr	r3, [r7, #4]
 802f64e:	2280      	movs	r2, #128	; 0x80
 802f650:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 802f652:	2301      	movs	r3, #1
 802f654:	e00c      	b.n	802f670 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 802f656:	687b      	ldr	r3, [r7, #4]
 802f658:	2205      	movs	r2, #5
 802f65a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 802f65e:	687b      	ldr	r3, [r7, #4]
 802f660:	681b      	ldr	r3, [r3, #0]
 802f662:	681a      	ldr	r2, [r3, #0]
 802f664:	687b      	ldr	r3, [r7, #4]
 802f666:	681b      	ldr	r3, [r3, #0]
 802f668:	f022 0201 	bic.w	r2, r2, #1
 802f66c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 802f66e:	2300      	movs	r3, #0
}
 802f670:	4618      	mov	r0, r3
 802f672:	370c      	adds	r7, #12
 802f674:	46bd      	mov	sp, r7
 802f676:	f85d 7b04 	ldr.w	r7, [sp], #4
 802f67a:	4770      	bx	lr

0802f67c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 802f67c:	b580      	push	{r7, lr}
 802f67e:	b086      	sub	sp, #24
 802f680:	af00      	add	r7, sp, #0
 802f682:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 802f684:	2300      	movs	r3, #0
 802f686:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 802f688:	4b92      	ldr	r3, [pc, #584]	; (802f8d4 <HAL_DMA_IRQHandler+0x258>)
 802f68a:	681b      	ldr	r3, [r3, #0]
 802f68c:	4a92      	ldr	r2, [pc, #584]	; (802f8d8 <HAL_DMA_IRQHandler+0x25c>)
 802f68e:	fba2 2303 	umull	r2, r3, r2, r3
 802f692:	0a9b      	lsrs	r3, r3, #10
 802f694:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 802f696:	687b      	ldr	r3, [r7, #4]
 802f698:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 802f69a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 802f69c:	693b      	ldr	r3, [r7, #16]
 802f69e:	681b      	ldr	r3, [r3, #0]
 802f6a0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 802f6a2:	687b      	ldr	r3, [r7, #4]
 802f6a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 802f6a6:	2208      	movs	r2, #8
 802f6a8:	409a      	lsls	r2, r3
 802f6aa:	68fb      	ldr	r3, [r7, #12]
 802f6ac:	4013      	ands	r3, r2
 802f6ae:	2b00      	cmp	r3, #0
 802f6b0:	d01a      	beq.n	802f6e8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 802f6b2:	687b      	ldr	r3, [r7, #4]
 802f6b4:	681b      	ldr	r3, [r3, #0]
 802f6b6:	681b      	ldr	r3, [r3, #0]
 802f6b8:	f003 0304 	and.w	r3, r3, #4
 802f6bc:	2b00      	cmp	r3, #0
 802f6be:	d013      	beq.n	802f6e8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 802f6c0:	687b      	ldr	r3, [r7, #4]
 802f6c2:	681b      	ldr	r3, [r3, #0]
 802f6c4:	681a      	ldr	r2, [r3, #0]
 802f6c6:	687b      	ldr	r3, [r7, #4]
 802f6c8:	681b      	ldr	r3, [r3, #0]
 802f6ca:	f022 0204 	bic.w	r2, r2, #4
 802f6ce:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 802f6d0:	687b      	ldr	r3, [r7, #4]
 802f6d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 802f6d4:	2208      	movs	r2, #8
 802f6d6:	409a      	lsls	r2, r3
 802f6d8:	693b      	ldr	r3, [r7, #16]
 802f6da:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 802f6dc:	687b      	ldr	r3, [r7, #4]
 802f6de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 802f6e0:	f043 0201 	orr.w	r2, r3, #1
 802f6e4:	687b      	ldr	r3, [r7, #4]
 802f6e6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 802f6e8:	687b      	ldr	r3, [r7, #4]
 802f6ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 802f6ec:	2201      	movs	r2, #1
 802f6ee:	409a      	lsls	r2, r3
 802f6f0:	68fb      	ldr	r3, [r7, #12]
 802f6f2:	4013      	ands	r3, r2
 802f6f4:	2b00      	cmp	r3, #0
 802f6f6:	d012      	beq.n	802f71e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 802f6f8:	687b      	ldr	r3, [r7, #4]
 802f6fa:	681b      	ldr	r3, [r3, #0]
 802f6fc:	695b      	ldr	r3, [r3, #20]
 802f6fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 802f702:	2b00      	cmp	r3, #0
 802f704:	d00b      	beq.n	802f71e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 802f706:	687b      	ldr	r3, [r7, #4]
 802f708:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 802f70a:	2201      	movs	r2, #1
 802f70c:	409a      	lsls	r2, r3
 802f70e:	693b      	ldr	r3, [r7, #16]
 802f710:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 802f712:	687b      	ldr	r3, [r7, #4]
 802f714:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 802f716:	f043 0202 	orr.w	r2, r3, #2
 802f71a:	687b      	ldr	r3, [r7, #4]
 802f71c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 802f71e:	687b      	ldr	r3, [r7, #4]
 802f720:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 802f722:	2204      	movs	r2, #4
 802f724:	409a      	lsls	r2, r3
 802f726:	68fb      	ldr	r3, [r7, #12]
 802f728:	4013      	ands	r3, r2
 802f72a:	2b00      	cmp	r3, #0
 802f72c:	d012      	beq.n	802f754 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 802f72e:	687b      	ldr	r3, [r7, #4]
 802f730:	681b      	ldr	r3, [r3, #0]
 802f732:	681b      	ldr	r3, [r3, #0]
 802f734:	f003 0302 	and.w	r3, r3, #2
 802f738:	2b00      	cmp	r3, #0
 802f73a:	d00b      	beq.n	802f754 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 802f73c:	687b      	ldr	r3, [r7, #4]
 802f73e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 802f740:	2204      	movs	r2, #4
 802f742:	409a      	lsls	r2, r3
 802f744:	693b      	ldr	r3, [r7, #16]
 802f746:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 802f748:	687b      	ldr	r3, [r7, #4]
 802f74a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 802f74c:	f043 0204 	orr.w	r2, r3, #4
 802f750:	687b      	ldr	r3, [r7, #4]
 802f752:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 802f754:	687b      	ldr	r3, [r7, #4]
 802f756:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 802f758:	2210      	movs	r2, #16
 802f75a:	409a      	lsls	r2, r3
 802f75c:	68fb      	ldr	r3, [r7, #12]
 802f75e:	4013      	ands	r3, r2
 802f760:	2b00      	cmp	r3, #0
 802f762:	d043      	beq.n	802f7ec <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 802f764:	687b      	ldr	r3, [r7, #4]
 802f766:	681b      	ldr	r3, [r3, #0]
 802f768:	681b      	ldr	r3, [r3, #0]
 802f76a:	f003 0308 	and.w	r3, r3, #8
 802f76e:	2b00      	cmp	r3, #0
 802f770:	d03c      	beq.n	802f7ec <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 802f772:	687b      	ldr	r3, [r7, #4]
 802f774:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 802f776:	2210      	movs	r2, #16
 802f778:	409a      	lsls	r2, r3
 802f77a:	693b      	ldr	r3, [r7, #16]
 802f77c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 802f77e:	687b      	ldr	r3, [r7, #4]
 802f780:	681b      	ldr	r3, [r3, #0]
 802f782:	681b      	ldr	r3, [r3, #0]
 802f784:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 802f788:	2b00      	cmp	r3, #0
 802f78a:	d018      	beq.n	802f7be <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 802f78c:	687b      	ldr	r3, [r7, #4]
 802f78e:	681b      	ldr	r3, [r3, #0]
 802f790:	681b      	ldr	r3, [r3, #0]
 802f792:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 802f796:	2b00      	cmp	r3, #0
 802f798:	d108      	bne.n	802f7ac <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 802f79a:	687b      	ldr	r3, [r7, #4]
 802f79c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802f79e:	2b00      	cmp	r3, #0
 802f7a0:	d024      	beq.n	802f7ec <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 802f7a2:	687b      	ldr	r3, [r7, #4]
 802f7a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802f7a6:	6878      	ldr	r0, [r7, #4]
 802f7a8:	4798      	blx	r3
 802f7aa:	e01f      	b.n	802f7ec <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 802f7ac:	687b      	ldr	r3, [r7, #4]
 802f7ae:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 802f7b0:	2b00      	cmp	r3, #0
 802f7b2:	d01b      	beq.n	802f7ec <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 802f7b4:	687b      	ldr	r3, [r7, #4]
 802f7b6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 802f7b8:	6878      	ldr	r0, [r7, #4]
 802f7ba:	4798      	blx	r3
 802f7bc:	e016      	b.n	802f7ec <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 802f7be:	687b      	ldr	r3, [r7, #4]
 802f7c0:	681b      	ldr	r3, [r3, #0]
 802f7c2:	681b      	ldr	r3, [r3, #0]
 802f7c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 802f7c8:	2b00      	cmp	r3, #0
 802f7ca:	d107      	bne.n	802f7dc <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 802f7cc:	687b      	ldr	r3, [r7, #4]
 802f7ce:	681b      	ldr	r3, [r3, #0]
 802f7d0:	681a      	ldr	r2, [r3, #0]
 802f7d2:	687b      	ldr	r3, [r7, #4]
 802f7d4:	681b      	ldr	r3, [r3, #0]
 802f7d6:	f022 0208 	bic.w	r2, r2, #8
 802f7da:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 802f7dc:	687b      	ldr	r3, [r7, #4]
 802f7de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802f7e0:	2b00      	cmp	r3, #0
 802f7e2:	d003      	beq.n	802f7ec <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 802f7e4:	687b      	ldr	r3, [r7, #4]
 802f7e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802f7e8:	6878      	ldr	r0, [r7, #4]
 802f7ea:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 802f7ec:	687b      	ldr	r3, [r7, #4]
 802f7ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 802f7f0:	2220      	movs	r2, #32
 802f7f2:	409a      	lsls	r2, r3
 802f7f4:	68fb      	ldr	r3, [r7, #12]
 802f7f6:	4013      	ands	r3, r2
 802f7f8:	2b00      	cmp	r3, #0
 802f7fa:	f000 808e 	beq.w	802f91a <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 802f7fe:	687b      	ldr	r3, [r7, #4]
 802f800:	681b      	ldr	r3, [r3, #0]
 802f802:	681b      	ldr	r3, [r3, #0]
 802f804:	f003 0310 	and.w	r3, r3, #16
 802f808:	2b00      	cmp	r3, #0
 802f80a:	f000 8086 	beq.w	802f91a <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 802f80e:	687b      	ldr	r3, [r7, #4]
 802f810:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 802f812:	2220      	movs	r2, #32
 802f814:	409a      	lsls	r2, r3
 802f816:	693b      	ldr	r3, [r7, #16]
 802f818:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 802f81a:	687b      	ldr	r3, [r7, #4]
 802f81c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 802f820:	b2db      	uxtb	r3, r3
 802f822:	2b05      	cmp	r3, #5
 802f824:	d136      	bne.n	802f894 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 802f826:	687b      	ldr	r3, [r7, #4]
 802f828:	681b      	ldr	r3, [r3, #0]
 802f82a:	681a      	ldr	r2, [r3, #0]
 802f82c:	687b      	ldr	r3, [r7, #4]
 802f82e:	681b      	ldr	r3, [r3, #0]
 802f830:	f022 0216 	bic.w	r2, r2, #22
 802f834:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 802f836:	687b      	ldr	r3, [r7, #4]
 802f838:	681b      	ldr	r3, [r3, #0]
 802f83a:	695a      	ldr	r2, [r3, #20]
 802f83c:	687b      	ldr	r3, [r7, #4]
 802f83e:	681b      	ldr	r3, [r3, #0]
 802f840:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 802f844:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 802f846:	687b      	ldr	r3, [r7, #4]
 802f848:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802f84a:	2b00      	cmp	r3, #0
 802f84c:	d103      	bne.n	802f856 <HAL_DMA_IRQHandler+0x1da>
 802f84e:	687b      	ldr	r3, [r7, #4]
 802f850:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 802f852:	2b00      	cmp	r3, #0
 802f854:	d007      	beq.n	802f866 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 802f856:	687b      	ldr	r3, [r7, #4]
 802f858:	681b      	ldr	r3, [r3, #0]
 802f85a:	681a      	ldr	r2, [r3, #0]
 802f85c:	687b      	ldr	r3, [r7, #4]
 802f85e:	681b      	ldr	r3, [r3, #0]
 802f860:	f022 0208 	bic.w	r2, r2, #8
 802f864:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 802f866:	687b      	ldr	r3, [r7, #4]
 802f868:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 802f86a:	223f      	movs	r2, #63	; 0x3f
 802f86c:	409a      	lsls	r2, r3
 802f86e:	693b      	ldr	r3, [r7, #16]
 802f870:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 802f872:	687b      	ldr	r3, [r7, #4]
 802f874:	2200      	movs	r2, #0
 802f876:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 802f87a:	687b      	ldr	r3, [r7, #4]
 802f87c:	2201      	movs	r2, #1
 802f87e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 802f882:	687b      	ldr	r3, [r7, #4]
 802f884:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 802f886:	2b00      	cmp	r3, #0
 802f888:	d07d      	beq.n	802f986 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 802f88a:	687b      	ldr	r3, [r7, #4]
 802f88c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 802f88e:	6878      	ldr	r0, [r7, #4]
 802f890:	4798      	blx	r3
        }
        return;
 802f892:	e078      	b.n	802f986 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 802f894:	687b      	ldr	r3, [r7, #4]
 802f896:	681b      	ldr	r3, [r3, #0]
 802f898:	681b      	ldr	r3, [r3, #0]
 802f89a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 802f89e:	2b00      	cmp	r3, #0
 802f8a0:	d01c      	beq.n	802f8dc <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 802f8a2:	687b      	ldr	r3, [r7, #4]
 802f8a4:	681b      	ldr	r3, [r3, #0]
 802f8a6:	681b      	ldr	r3, [r3, #0]
 802f8a8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 802f8ac:	2b00      	cmp	r3, #0
 802f8ae:	d108      	bne.n	802f8c2 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 802f8b0:	687b      	ldr	r3, [r7, #4]
 802f8b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802f8b4:	2b00      	cmp	r3, #0
 802f8b6:	d030      	beq.n	802f91a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 802f8b8:	687b      	ldr	r3, [r7, #4]
 802f8ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802f8bc:	6878      	ldr	r0, [r7, #4]
 802f8be:	4798      	blx	r3
 802f8c0:	e02b      	b.n	802f91a <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 802f8c2:	687b      	ldr	r3, [r7, #4]
 802f8c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 802f8c6:	2b00      	cmp	r3, #0
 802f8c8:	d027      	beq.n	802f91a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 802f8ca:	687b      	ldr	r3, [r7, #4]
 802f8cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 802f8ce:	6878      	ldr	r0, [r7, #4]
 802f8d0:	4798      	blx	r3
 802f8d2:	e022      	b.n	802f91a <HAL_DMA_IRQHandler+0x29e>
 802f8d4:	20000294 	.word	0x20000294
 802f8d8:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 802f8dc:	687b      	ldr	r3, [r7, #4]
 802f8de:	681b      	ldr	r3, [r3, #0]
 802f8e0:	681b      	ldr	r3, [r3, #0]
 802f8e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 802f8e6:	2b00      	cmp	r3, #0
 802f8e8:	d10f      	bne.n	802f90a <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 802f8ea:	687b      	ldr	r3, [r7, #4]
 802f8ec:	681b      	ldr	r3, [r3, #0]
 802f8ee:	681a      	ldr	r2, [r3, #0]
 802f8f0:	687b      	ldr	r3, [r7, #4]
 802f8f2:	681b      	ldr	r3, [r3, #0]
 802f8f4:	f022 0210 	bic.w	r2, r2, #16
 802f8f8:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 802f8fa:	687b      	ldr	r3, [r7, #4]
 802f8fc:	2200      	movs	r2, #0
 802f8fe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 802f902:	687b      	ldr	r3, [r7, #4]
 802f904:	2201      	movs	r2, #1
 802f906:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 802f90a:	687b      	ldr	r3, [r7, #4]
 802f90c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 802f90e:	2b00      	cmp	r3, #0
 802f910:	d003      	beq.n	802f91a <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 802f912:	687b      	ldr	r3, [r7, #4]
 802f914:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 802f916:	6878      	ldr	r0, [r7, #4]
 802f918:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 802f91a:	687b      	ldr	r3, [r7, #4]
 802f91c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 802f91e:	2b00      	cmp	r3, #0
 802f920:	d032      	beq.n	802f988 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 802f922:	687b      	ldr	r3, [r7, #4]
 802f924:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 802f926:	f003 0301 	and.w	r3, r3, #1
 802f92a:	2b00      	cmp	r3, #0
 802f92c:	d022      	beq.n	802f974 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 802f92e:	687b      	ldr	r3, [r7, #4]
 802f930:	2205      	movs	r2, #5
 802f932:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 802f936:	687b      	ldr	r3, [r7, #4]
 802f938:	681b      	ldr	r3, [r3, #0]
 802f93a:	681a      	ldr	r2, [r3, #0]
 802f93c:	687b      	ldr	r3, [r7, #4]
 802f93e:	681b      	ldr	r3, [r3, #0]
 802f940:	f022 0201 	bic.w	r2, r2, #1
 802f944:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 802f946:	68bb      	ldr	r3, [r7, #8]
 802f948:	3301      	adds	r3, #1
 802f94a:	60bb      	str	r3, [r7, #8]
 802f94c:	697a      	ldr	r2, [r7, #20]
 802f94e:	429a      	cmp	r2, r3
 802f950:	d307      	bcc.n	802f962 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 802f952:	687b      	ldr	r3, [r7, #4]
 802f954:	681b      	ldr	r3, [r3, #0]
 802f956:	681b      	ldr	r3, [r3, #0]
 802f958:	f003 0301 	and.w	r3, r3, #1
 802f95c:	2b00      	cmp	r3, #0
 802f95e:	d1f2      	bne.n	802f946 <HAL_DMA_IRQHandler+0x2ca>
 802f960:	e000      	b.n	802f964 <HAL_DMA_IRQHandler+0x2e8>
          break;
 802f962:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 802f964:	687b      	ldr	r3, [r7, #4]
 802f966:	2200      	movs	r2, #0
 802f968:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 802f96c:	687b      	ldr	r3, [r7, #4]
 802f96e:	2201      	movs	r2, #1
 802f970:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 802f974:	687b      	ldr	r3, [r7, #4]
 802f976:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 802f978:	2b00      	cmp	r3, #0
 802f97a:	d005      	beq.n	802f988 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 802f97c:	687b      	ldr	r3, [r7, #4]
 802f97e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 802f980:	6878      	ldr	r0, [r7, #4]
 802f982:	4798      	blx	r3
 802f984:	e000      	b.n	802f988 <HAL_DMA_IRQHandler+0x30c>
        return;
 802f986:	bf00      	nop
    }
  }
}
 802f988:	3718      	adds	r7, #24
 802f98a:	46bd      	mov	sp, r7
 802f98c:	bd80      	pop	{r7, pc}
 802f98e:	bf00      	nop

0802f990 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 802f990:	b480      	push	{r7}
 802f992:	b083      	sub	sp, #12
 802f994:	af00      	add	r7, sp, #0
 802f996:	6078      	str	r0, [r7, #4]
  return hdma->State;
 802f998:	687b      	ldr	r3, [r7, #4]
 802f99a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 802f99e:	b2db      	uxtb	r3, r3
}
 802f9a0:	4618      	mov	r0, r3
 802f9a2:	370c      	adds	r7, #12
 802f9a4:	46bd      	mov	sp, r7
 802f9a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 802f9aa:	4770      	bx	lr

0802f9ac <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 802f9ac:	b480      	push	{r7}
 802f9ae:	b085      	sub	sp, #20
 802f9b0:	af00      	add	r7, sp, #0
 802f9b2:	60f8      	str	r0, [r7, #12]
 802f9b4:	60b9      	str	r1, [r7, #8]
 802f9b6:	607a      	str	r2, [r7, #4]
 802f9b8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 802f9ba:	68fb      	ldr	r3, [r7, #12]
 802f9bc:	681b      	ldr	r3, [r3, #0]
 802f9be:	681a      	ldr	r2, [r3, #0]
 802f9c0:	68fb      	ldr	r3, [r7, #12]
 802f9c2:	681b      	ldr	r3, [r3, #0]
 802f9c4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 802f9c8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 802f9ca:	68fb      	ldr	r3, [r7, #12]
 802f9cc:	681b      	ldr	r3, [r3, #0]
 802f9ce:	683a      	ldr	r2, [r7, #0]
 802f9d0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 802f9d2:	68fb      	ldr	r3, [r7, #12]
 802f9d4:	689b      	ldr	r3, [r3, #8]
 802f9d6:	2b40      	cmp	r3, #64	; 0x40
 802f9d8:	d108      	bne.n	802f9ec <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 802f9da:	68fb      	ldr	r3, [r7, #12]
 802f9dc:	681b      	ldr	r3, [r3, #0]
 802f9de:	687a      	ldr	r2, [r7, #4]
 802f9e0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 802f9e2:	68fb      	ldr	r3, [r7, #12]
 802f9e4:	681b      	ldr	r3, [r3, #0]
 802f9e6:	68ba      	ldr	r2, [r7, #8]
 802f9e8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 802f9ea:	e007      	b.n	802f9fc <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 802f9ec:	68fb      	ldr	r3, [r7, #12]
 802f9ee:	681b      	ldr	r3, [r3, #0]
 802f9f0:	68ba      	ldr	r2, [r7, #8]
 802f9f2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 802f9f4:	68fb      	ldr	r3, [r7, #12]
 802f9f6:	681b      	ldr	r3, [r3, #0]
 802f9f8:	687a      	ldr	r2, [r7, #4]
 802f9fa:	60da      	str	r2, [r3, #12]
}
 802f9fc:	bf00      	nop
 802f9fe:	3714      	adds	r7, #20
 802fa00:	46bd      	mov	sp, r7
 802fa02:	f85d 7b04 	ldr.w	r7, [sp], #4
 802fa06:	4770      	bx	lr

0802fa08 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 802fa08:	b480      	push	{r7}
 802fa0a:	b085      	sub	sp, #20
 802fa0c:	af00      	add	r7, sp, #0
 802fa0e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 802fa10:	687b      	ldr	r3, [r7, #4]
 802fa12:	681b      	ldr	r3, [r3, #0]
 802fa14:	b2db      	uxtb	r3, r3
 802fa16:	3b10      	subs	r3, #16
 802fa18:	4a14      	ldr	r2, [pc, #80]	; (802fa6c <DMA_CalcBaseAndBitshift+0x64>)
 802fa1a:	fba2 2303 	umull	r2, r3, r2, r3
 802fa1e:	091b      	lsrs	r3, r3, #4
 802fa20:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 802fa22:	4a13      	ldr	r2, [pc, #76]	; (802fa70 <DMA_CalcBaseAndBitshift+0x68>)
 802fa24:	68fb      	ldr	r3, [r7, #12]
 802fa26:	4413      	add	r3, r2
 802fa28:	781b      	ldrb	r3, [r3, #0]
 802fa2a:	461a      	mov	r2, r3
 802fa2c:	687b      	ldr	r3, [r7, #4]
 802fa2e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 802fa30:	68fb      	ldr	r3, [r7, #12]
 802fa32:	2b03      	cmp	r3, #3
 802fa34:	d909      	bls.n	802fa4a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 802fa36:	687b      	ldr	r3, [r7, #4]
 802fa38:	681b      	ldr	r3, [r3, #0]
 802fa3a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 802fa3e:	f023 0303 	bic.w	r3, r3, #3
 802fa42:	1d1a      	adds	r2, r3, #4
 802fa44:	687b      	ldr	r3, [r7, #4]
 802fa46:	659a      	str	r2, [r3, #88]	; 0x58
 802fa48:	e007      	b.n	802fa5a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 802fa4a:	687b      	ldr	r3, [r7, #4]
 802fa4c:	681b      	ldr	r3, [r3, #0]
 802fa4e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 802fa52:	f023 0303 	bic.w	r3, r3, #3
 802fa56:	687a      	ldr	r2, [r7, #4]
 802fa58:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 802fa5a:	687b      	ldr	r3, [r7, #4]
 802fa5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 802fa5e:	4618      	mov	r0, r3
 802fa60:	3714      	adds	r7, #20
 802fa62:	46bd      	mov	sp, r7
 802fa64:	f85d 7b04 	ldr.w	r7, [sp], #4
 802fa68:	4770      	bx	lr
 802fa6a:	bf00      	nop
 802fa6c:	aaaaaaab 	.word	0xaaaaaaab
 802fa70:	08056450 	.word	0x08056450

0802fa74 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 802fa74:	b480      	push	{r7}
 802fa76:	b085      	sub	sp, #20
 802fa78:	af00      	add	r7, sp, #0
 802fa7a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 802fa7c:	2300      	movs	r3, #0
 802fa7e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 802fa80:	687b      	ldr	r3, [r7, #4]
 802fa82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 802fa84:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 802fa86:	687b      	ldr	r3, [r7, #4]
 802fa88:	699b      	ldr	r3, [r3, #24]
 802fa8a:	2b00      	cmp	r3, #0
 802fa8c:	d11f      	bne.n	802face <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 802fa8e:	68bb      	ldr	r3, [r7, #8]
 802fa90:	2b03      	cmp	r3, #3
 802fa92:	d855      	bhi.n	802fb40 <DMA_CheckFifoParam+0xcc>
 802fa94:	a201      	add	r2, pc, #4	; (adr r2, 802fa9c <DMA_CheckFifoParam+0x28>)
 802fa96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 802fa9a:	bf00      	nop
 802fa9c:	0802faad 	.word	0x0802faad
 802faa0:	0802fabf 	.word	0x0802fabf
 802faa4:	0802faad 	.word	0x0802faad
 802faa8:	0802fb41 	.word	0x0802fb41
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 802faac:	687b      	ldr	r3, [r7, #4]
 802faae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 802fab0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 802fab4:	2b00      	cmp	r3, #0
 802fab6:	d045      	beq.n	802fb44 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 802fab8:	2301      	movs	r3, #1
 802faba:	73fb      	strb	r3, [r7, #15]
      }
      break;
 802fabc:	e042      	b.n	802fb44 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 802fabe:	687b      	ldr	r3, [r7, #4]
 802fac0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 802fac2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 802fac6:	d13f      	bne.n	802fb48 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 802fac8:	2301      	movs	r3, #1
 802faca:	73fb      	strb	r3, [r7, #15]
      }
      break;
 802facc:	e03c      	b.n	802fb48 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 802face:	687b      	ldr	r3, [r7, #4]
 802fad0:	699b      	ldr	r3, [r3, #24]
 802fad2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 802fad6:	d121      	bne.n	802fb1c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 802fad8:	68bb      	ldr	r3, [r7, #8]
 802fada:	2b03      	cmp	r3, #3
 802fadc:	d836      	bhi.n	802fb4c <DMA_CheckFifoParam+0xd8>
 802fade:	a201      	add	r2, pc, #4	; (adr r2, 802fae4 <DMA_CheckFifoParam+0x70>)
 802fae0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 802fae4:	0802faf5 	.word	0x0802faf5
 802fae8:	0802fafb 	.word	0x0802fafb
 802faec:	0802faf5 	.word	0x0802faf5
 802faf0:	0802fb0d 	.word	0x0802fb0d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 802faf4:	2301      	movs	r3, #1
 802faf6:	73fb      	strb	r3, [r7, #15]
      break;
 802faf8:	e02f      	b.n	802fb5a <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 802fafa:	687b      	ldr	r3, [r7, #4]
 802fafc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 802fafe:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 802fb02:	2b00      	cmp	r3, #0
 802fb04:	d024      	beq.n	802fb50 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 802fb06:	2301      	movs	r3, #1
 802fb08:	73fb      	strb	r3, [r7, #15]
      }
      break;
 802fb0a:	e021      	b.n	802fb50 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 802fb0c:	687b      	ldr	r3, [r7, #4]
 802fb0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 802fb10:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 802fb14:	d11e      	bne.n	802fb54 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 802fb16:	2301      	movs	r3, #1
 802fb18:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 802fb1a:	e01b      	b.n	802fb54 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 802fb1c:	68bb      	ldr	r3, [r7, #8]
 802fb1e:	2b02      	cmp	r3, #2
 802fb20:	d902      	bls.n	802fb28 <DMA_CheckFifoParam+0xb4>
 802fb22:	2b03      	cmp	r3, #3
 802fb24:	d003      	beq.n	802fb2e <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 802fb26:	e018      	b.n	802fb5a <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 802fb28:	2301      	movs	r3, #1
 802fb2a:	73fb      	strb	r3, [r7, #15]
      break;
 802fb2c:	e015      	b.n	802fb5a <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 802fb2e:	687b      	ldr	r3, [r7, #4]
 802fb30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 802fb32:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 802fb36:	2b00      	cmp	r3, #0
 802fb38:	d00e      	beq.n	802fb58 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 802fb3a:	2301      	movs	r3, #1
 802fb3c:	73fb      	strb	r3, [r7, #15]
      break;
 802fb3e:	e00b      	b.n	802fb58 <DMA_CheckFifoParam+0xe4>
      break;
 802fb40:	bf00      	nop
 802fb42:	e00a      	b.n	802fb5a <DMA_CheckFifoParam+0xe6>
      break;
 802fb44:	bf00      	nop
 802fb46:	e008      	b.n	802fb5a <DMA_CheckFifoParam+0xe6>
      break;
 802fb48:	bf00      	nop
 802fb4a:	e006      	b.n	802fb5a <DMA_CheckFifoParam+0xe6>
      break;
 802fb4c:	bf00      	nop
 802fb4e:	e004      	b.n	802fb5a <DMA_CheckFifoParam+0xe6>
      break;
 802fb50:	bf00      	nop
 802fb52:	e002      	b.n	802fb5a <DMA_CheckFifoParam+0xe6>
      break;   
 802fb54:	bf00      	nop
 802fb56:	e000      	b.n	802fb5a <DMA_CheckFifoParam+0xe6>
      break;
 802fb58:	bf00      	nop
    }
  } 
  
  return status; 
 802fb5a:	7bfb      	ldrb	r3, [r7, #15]
}
 802fb5c:	4618      	mov	r0, r3
 802fb5e:	3714      	adds	r7, #20
 802fb60:	46bd      	mov	sp, r7
 802fb62:	f85d 7b04 	ldr.w	r7, [sp], #4
 802fb66:	4770      	bx	lr

0802fb68 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 802fb68:	b480      	push	{r7}
 802fb6a:	b089      	sub	sp, #36	; 0x24
 802fb6c:	af00      	add	r7, sp, #0
 802fb6e:	6078      	str	r0, [r7, #4]
 802fb70:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 802fb72:	2300      	movs	r3, #0
 802fb74:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 802fb76:	2300      	movs	r3, #0
 802fb78:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 802fb7a:	2300      	movs	r3, #0
 802fb7c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 802fb7e:	2300      	movs	r3, #0
 802fb80:	61fb      	str	r3, [r7, #28]
 802fb82:	e165      	b.n	802fe50 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 802fb84:	2201      	movs	r2, #1
 802fb86:	69fb      	ldr	r3, [r7, #28]
 802fb88:	fa02 f303 	lsl.w	r3, r2, r3
 802fb8c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 802fb8e:	683b      	ldr	r3, [r7, #0]
 802fb90:	681b      	ldr	r3, [r3, #0]
 802fb92:	697a      	ldr	r2, [r7, #20]
 802fb94:	4013      	ands	r3, r2
 802fb96:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 802fb98:	693a      	ldr	r2, [r7, #16]
 802fb9a:	697b      	ldr	r3, [r7, #20]
 802fb9c:	429a      	cmp	r2, r3
 802fb9e:	f040 8154 	bne.w	802fe4a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 802fba2:	683b      	ldr	r3, [r7, #0]
 802fba4:	685b      	ldr	r3, [r3, #4]
 802fba6:	2b01      	cmp	r3, #1
 802fba8:	d00b      	beq.n	802fbc2 <HAL_GPIO_Init+0x5a>
 802fbaa:	683b      	ldr	r3, [r7, #0]
 802fbac:	685b      	ldr	r3, [r3, #4]
 802fbae:	2b02      	cmp	r3, #2
 802fbb0:	d007      	beq.n	802fbc2 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 802fbb2:	683b      	ldr	r3, [r7, #0]
 802fbb4:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 802fbb6:	2b11      	cmp	r3, #17
 802fbb8:	d003      	beq.n	802fbc2 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 802fbba:	683b      	ldr	r3, [r7, #0]
 802fbbc:	685b      	ldr	r3, [r3, #4]
 802fbbe:	2b12      	cmp	r3, #18
 802fbc0:	d130      	bne.n	802fc24 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 802fbc2:	687b      	ldr	r3, [r7, #4]
 802fbc4:	689b      	ldr	r3, [r3, #8]
 802fbc6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 802fbc8:	69fb      	ldr	r3, [r7, #28]
 802fbca:	005b      	lsls	r3, r3, #1
 802fbcc:	2203      	movs	r2, #3
 802fbce:	fa02 f303 	lsl.w	r3, r2, r3
 802fbd2:	43db      	mvns	r3, r3
 802fbd4:	69ba      	ldr	r2, [r7, #24]
 802fbd6:	4013      	ands	r3, r2
 802fbd8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 802fbda:	683b      	ldr	r3, [r7, #0]
 802fbdc:	68da      	ldr	r2, [r3, #12]
 802fbde:	69fb      	ldr	r3, [r7, #28]
 802fbe0:	005b      	lsls	r3, r3, #1
 802fbe2:	fa02 f303 	lsl.w	r3, r2, r3
 802fbe6:	69ba      	ldr	r2, [r7, #24]
 802fbe8:	4313      	orrs	r3, r2
 802fbea:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 802fbec:	687b      	ldr	r3, [r7, #4]
 802fbee:	69ba      	ldr	r2, [r7, #24]
 802fbf0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 802fbf2:	687b      	ldr	r3, [r7, #4]
 802fbf4:	685b      	ldr	r3, [r3, #4]
 802fbf6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 802fbf8:	2201      	movs	r2, #1
 802fbfa:	69fb      	ldr	r3, [r7, #28]
 802fbfc:	fa02 f303 	lsl.w	r3, r2, r3
 802fc00:	43db      	mvns	r3, r3
 802fc02:	69ba      	ldr	r2, [r7, #24]
 802fc04:	4013      	ands	r3, r2
 802fc06:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 802fc08:	683b      	ldr	r3, [r7, #0]
 802fc0a:	685b      	ldr	r3, [r3, #4]
 802fc0c:	091b      	lsrs	r3, r3, #4
 802fc0e:	f003 0201 	and.w	r2, r3, #1
 802fc12:	69fb      	ldr	r3, [r7, #28]
 802fc14:	fa02 f303 	lsl.w	r3, r2, r3
 802fc18:	69ba      	ldr	r2, [r7, #24]
 802fc1a:	4313      	orrs	r3, r2
 802fc1c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 802fc1e:	687b      	ldr	r3, [r7, #4]
 802fc20:	69ba      	ldr	r2, [r7, #24]
 802fc22:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 802fc24:	687b      	ldr	r3, [r7, #4]
 802fc26:	68db      	ldr	r3, [r3, #12]
 802fc28:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 802fc2a:	69fb      	ldr	r3, [r7, #28]
 802fc2c:	005b      	lsls	r3, r3, #1
 802fc2e:	2203      	movs	r2, #3
 802fc30:	fa02 f303 	lsl.w	r3, r2, r3
 802fc34:	43db      	mvns	r3, r3
 802fc36:	69ba      	ldr	r2, [r7, #24]
 802fc38:	4013      	ands	r3, r2
 802fc3a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 802fc3c:	683b      	ldr	r3, [r7, #0]
 802fc3e:	689a      	ldr	r2, [r3, #8]
 802fc40:	69fb      	ldr	r3, [r7, #28]
 802fc42:	005b      	lsls	r3, r3, #1
 802fc44:	fa02 f303 	lsl.w	r3, r2, r3
 802fc48:	69ba      	ldr	r2, [r7, #24]
 802fc4a:	4313      	orrs	r3, r2
 802fc4c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 802fc4e:	687b      	ldr	r3, [r7, #4]
 802fc50:	69ba      	ldr	r2, [r7, #24]
 802fc52:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 802fc54:	683b      	ldr	r3, [r7, #0]
 802fc56:	685b      	ldr	r3, [r3, #4]
 802fc58:	2b02      	cmp	r3, #2
 802fc5a:	d003      	beq.n	802fc64 <HAL_GPIO_Init+0xfc>
 802fc5c:	683b      	ldr	r3, [r7, #0]
 802fc5e:	685b      	ldr	r3, [r3, #4]
 802fc60:	2b12      	cmp	r3, #18
 802fc62:	d123      	bne.n	802fcac <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 802fc64:	69fb      	ldr	r3, [r7, #28]
 802fc66:	08da      	lsrs	r2, r3, #3
 802fc68:	687b      	ldr	r3, [r7, #4]
 802fc6a:	3208      	adds	r2, #8
 802fc6c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 802fc70:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 802fc72:	69fb      	ldr	r3, [r7, #28]
 802fc74:	f003 0307 	and.w	r3, r3, #7
 802fc78:	009b      	lsls	r3, r3, #2
 802fc7a:	220f      	movs	r2, #15
 802fc7c:	fa02 f303 	lsl.w	r3, r2, r3
 802fc80:	43db      	mvns	r3, r3
 802fc82:	69ba      	ldr	r2, [r7, #24]
 802fc84:	4013      	ands	r3, r2
 802fc86:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 802fc88:	683b      	ldr	r3, [r7, #0]
 802fc8a:	691a      	ldr	r2, [r3, #16]
 802fc8c:	69fb      	ldr	r3, [r7, #28]
 802fc8e:	f003 0307 	and.w	r3, r3, #7
 802fc92:	009b      	lsls	r3, r3, #2
 802fc94:	fa02 f303 	lsl.w	r3, r2, r3
 802fc98:	69ba      	ldr	r2, [r7, #24]
 802fc9a:	4313      	orrs	r3, r2
 802fc9c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 802fc9e:	69fb      	ldr	r3, [r7, #28]
 802fca0:	08da      	lsrs	r2, r3, #3
 802fca2:	687b      	ldr	r3, [r7, #4]
 802fca4:	3208      	adds	r2, #8
 802fca6:	69b9      	ldr	r1, [r7, #24]
 802fca8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 802fcac:	687b      	ldr	r3, [r7, #4]
 802fcae:	681b      	ldr	r3, [r3, #0]
 802fcb0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 802fcb2:	69fb      	ldr	r3, [r7, #28]
 802fcb4:	005b      	lsls	r3, r3, #1
 802fcb6:	2203      	movs	r2, #3
 802fcb8:	fa02 f303 	lsl.w	r3, r2, r3
 802fcbc:	43db      	mvns	r3, r3
 802fcbe:	69ba      	ldr	r2, [r7, #24]
 802fcc0:	4013      	ands	r3, r2
 802fcc2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 802fcc4:	683b      	ldr	r3, [r7, #0]
 802fcc6:	685b      	ldr	r3, [r3, #4]
 802fcc8:	f003 0203 	and.w	r2, r3, #3
 802fccc:	69fb      	ldr	r3, [r7, #28]
 802fcce:	005b      	lsls	r3, r3, #1
 802fcd0:	fa02 f303 	lsl.w	r3, r2, r3
 802fcd4:	69ba      	ldr	r2, [r7, #24]
 802fcd6:	4313      	orrs	r3, r2
 802fcd8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 802fcda:	687b      	ldr	r3, [r7, #4]
 802fcdc:	69ba      	ldr	r2, [r7, #24]
 802fcde:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 802fce0:	683b      	ldr	r3, [r7, #0]
 802fce2:	685b      	ldr	r3, [r3, #4]
 802fce4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 802fce8:	2b00      	cmp	r3, #0
 802fcea:	f000 80ae 	beq.w	802fe4a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 802fcee:	2300      	movs	r3, #0
 802fcf0:	60fb      	str	r3, [r7, #12]
 802fcf2:	4b5c      	ldr	r3, [pc, #368]	; (802fe64 <HAL_GPIO_Init+0x2fc>)
 802fcf4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802fcf6:	4a5b      	ldr	r2, [pc, #364]	; (802fe64 <HAL_GPIO_Init+0x2fc>)
 802fcf8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 802fcfc:	6453      	str	r3, [r2, #68]	; 0x44
 802fcfe:	4b59      	ldr	r3, [pc, #356]	; (802fe64 <HAL_GPIO_Init+0x2fc>)
 802fd00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802fd02:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 802fd06:	60fb      	str	r3, [r7, #12]
 802fd08:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 802fd0a:	4a57      	ldr	r2, [pc, #348]	; (802fe68 <HAL_GPIO_Init+0x300>)
 802fd0c:	69fb      	ldr	r3, [r7, #28]
 802fd0e:	089b      	lsrs	r3, r3, #2
 802fd10:	3302      	adds	r3, #2
 802fd12:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 802fd16:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 802fd18:	69fb      	ldr	r3, [r7, #28]
 802fd1a:	f003 0303 	and.w	r3, r3, #3
 802fd1e:	009b      	lsls	r3, r3, #2
 802fd20:	220f      	movs	r2, #15
 802fd22:	fa02 f303 	lsl.w	r3, r2, r3
 802fd26:	43db      	mvns	r3, r3
 802fd28:	69ba      	ldr	r2, [r7, #24]
 802fd2a:	4013      	ands	r3, r2
 802fd2c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 802fd2e:	687b      	ldr	r3, [r7, #4]
 802fd30:	4a4e      	ldr	r2, [pc, #312]	; (802fe6c <HAL_GPIO_Init+0x304>)
 802fd32:	4293      	cmp	r3, r2
 802fd34:	d025      	beq.n	802fd82 <HAL_GPIO_Init+0x21a>
 802fd36:	687b      	ldr	r3, [r7, #4]
 802fd38:	4a4d      	ldr	r2, [pc, #308]	; (802fe70 <HAL_GPIO_Init+0x308>)
 802fd3a:	4293      	cmp	r3, r2
 802fd3c:	d01f      	beq.n	802fd7e <HAL_GPIO_Init+0x216>
 802fd3e:	687b      	ldr	r3, [r7, #4]
 802fd40:	4a4c      	ldr	r2, [pc, #304]	; (802fe74 <HAL_GPIO_Init+0x30c>)
 802fd42:	4293      	cmp	r3, r2
 802fd44:	d019      	beq.n	802fd7a <HAL_GPIO_Init+0x212>
 802fd46:	687b      	ldr	r3, [r7, #4]
 802fd48:	4a4b      	ldr	r2, [pc, #300]	; (802fe78 <HAL_GPIO_Init+0x310>)
 802fd4a:	4293      	cmp	r3, r2
 802fd4c:	d013      	beq.n	802fd76 <HAL_GPIO_Init+0x20e>
 802fd4e:	687b      	ldr	r3, [r7, #4]
 802fd50:	4a4a      	ldr	r2, [pc, #296]	; (802fe7c <HAL_GPIO_Init+0x314>)
 802fd52:	4293      	cmp	r3, r2
 802fd54:	d00d      	beq.n	802fd72 <HAL_GPIO_Init+0x20a>
 802fd56:	687b      	ldr	r3, [r7, #4]
 802fd58:	4a49      	ldr	r2, [pc, #292]	; (802fe80 <HAL_GPIO_Init+0x318>)
 802fd5a:	4293      	cmp	r3, r2
 802fd5c:	d007      	beq.n	802fd6e <HAL_GPIO_Init+0x206>
 802fd5e:	687b      	ldr	r3, [r7, #4]
 802fd60:	4a48      	ldr	r2, [pc, #288]	; (802fe84 <HAL_GPIO_Init+0x31c>)
 802fd62:	4293      	cmp	r3, r2
 802fd64:	d101      	bne.n	802fd6a <HAL_GPIO_Init+0x202>
 802fd66:	2306      	movs	r3, #6
 802fd68:	e00c      	b.n	802fd84 <HAL_GPIO_Init+0x21c>
 802fd6a:	2307      	movs	r3, #7
 802fd6c:	e00a      	b.n	802fd84 <HAL_GPIO_Init+0x21c>
 802fd6e:	2305      	movs	r3, #5
 802fd70:	e008      	b.n	802fd84 <HAL_GPIO_Init+0x21c>
 802fd72:	2304      	movs	r3, #4
 802fd74:	e006      	b.n	802fd84 <HAL_GPIO_Init+0x21c>
 802fd76:	2303      	movs	r3, #3
 802fd78:	e004      	b.n	802fd84 <HAL_GPIO_Init+0x21c>
 802fd7a:	2302      	movs	r3, #2
 802fd7c:	e002      	b.n	802fd84 <HAL_GPIO_Init+0x21c>
 802fd7e:	2301      	movs	r3, #1
 802fd80:	e000      	b.n	802fd84 <HAL_GPIO_Init+0x21c>
 802fd82:	2300      	movs	r3, #0
 802fd84:	69fa      	ldr	r2, [r7, #28]
 802fd86:	f002 0203 	and.w	r2, r2, #3
 802fd8a:	0092      	lsls	r2, r2, #2
 802fd8c:	4093      	lsls	r3, r2
 802fd8e:	69ba      	ldr	r2, [r7, #24]
 802fd90:	4313      	orrs	r3, r2
 802fd92:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 802fd94:	4934      	ldr	r1, [pc, #208]	; (802fe68 <HAL_GPIO_Init+0x300>)
 802fd96:	69fb      	ldr	r3, [r7, #28]
 802fd98:	089b      	lsrs	r3, r3, #2
 802fd9a:	3302      	adds	r3, #2
 802fd9c:	69ba      	ldr	r2, [r7, #24]
 802fd9e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 802fda2:	4b39      	ldr	r3, [pc, #228]	; (802fe88 <HAL_GPIO_Init+0x320>)
 802fda4:	681b      	ldr	r3, [r3, #0]
 802fda6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 802fda8:	693b      	ldr	r3, [r7, #16]
 802fdaa:	43db      	mvns	r3, r3
 802fdac:	69ba      	ldr	r2, [r7, #24]
 802fdae:	4013      	ands	r3, r2
 802fdb0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 802fdb2:	683b      	ldr	r3, [r7, #0]
 802fdb4:	685b      	ldr	r3, [r3, #4]
 802fdb6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 802fdba:	2b00      	cmp	r3, #0
 802fdbc:	d003      	beq.n	802fdc6 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 802fdbe:	69ba      	ldr	r2, [r7, #24]
 802fdc0:	693b      	ldr	r3, [r7, #16]
 802fdc2:	4313      	orrs	r3, r2
 802fdc4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 802fdc6:	4a30      	ldr	r2, [pc, #192]	; (802fe88 <HAL_GPIO_Init+0x320>)
 802fdc8:	69bb      	ldr	r3, [r7, #24]
 802fdca:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 802fdcc:	4b2e      	ldr	r3, [pc, #184]	; (802fe88 <HAL_GPIO_Init+0x320>)
 802fdce:	685b      	ldr	r3, [r3, #4]
 802fdd0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 802fdd2:	693b      	ldr	r3, [r7, #16]
 802fdd4:	43db      	mvns	r3, r3
 802fdd6:	69ba      	ldr	r2, [r7, #24]
 802fdd8:	4013      	ands	r3, r2
 802fdda:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 802fddc:	683b      	ldr	r3, [r7, #0]
 802fdde:	685b      	ldr	r3, [r3, #4]
 802fde0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 802fde4:	2b00      	cmp	r3, #0
 802fde6:	d003      	beq.n	802fdf0 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 802fde8:	69ba      	ldr	r2, [r7, #24]
 802fdea:	693b      	ldr	r3, [r7, #16]
 802fdec:	4313      	orrs	r3, r2
 802fdee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 802fdf0:	4a25      	ldr	r2, [pc, #148]	; (802fe88 <HAL_GPIO_Init+0x320>)
 802fdf2:	69bb      	ldr	r3, [r7, #24]
 802fdf4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 802fdf6:	4b24      	ldr	r3, [pc, #144]	; (802fe88 <HAL_GPIO_Init+0x320>)
 802fdf8:	689b      	ldr	r3, [r3, #8]
 802fdfa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 802fdfc:	693b      	ldr	r3, [r7, #16]
 802fdfe:	43db      	mvns	r3, r3
 802fe00:	69ba      	ldr	r2, [r7, #24]
 802fe02:	4013      	ands	r3, r2
 802fe04:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 802fe06:	683b      	ldr	r3, [r7, #0]
 802fe08:	685b      	ldr	r3, [r3, #4]
 802fe0a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 802fe0e:	2b00      	cmp	r3, #0
 802fe10:	d003      	beq.n	802fe1a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 802fe12:	69ba      	ldr	r2, [r7, #24]
 802fe14:	693b      	ldr	r3, [r7, #16]
 802fe16:	4313      	orrs	r3, r2
 802fe18:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 802fe1a:	4a1b      	ldr	r2, [pc, #108]	; (802fe88 <HAL_GPIO_Init+0x320>)
 802fe1c:	69bb      	ldr	r3, [r7, #24]
 802fe1e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 802fe20:	4b19      	ldr	r3, [pc, #100]	; (802fe88 <HAL_GPIO_Init+0x320>)
 802fe22:	68db      	ldr	r3, [r3, #12]
 802fe24:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 802fe26:	693b      	ldr	r3, [r7, #16]
 802fe28:	43db      	mvns	r3, r3
 802fe2a:	69ba      	ldr	r2, [r7, #24]
 802fe2c:	4013      	ands	r3, r2
 802fe2e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 802fe30:	683b      	ldr	r3, [r7, #0]
 802fe32:	685b      	ldr	r3, [r3, #4]
 802fe34:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 802fe38:	2b00      	cmp	r3, #0
 802fe3a:	d003      	beq.n	802fe44 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 802fe3c:	69ba      	ldr	r2, [r7, #24]
 802fe3e:	693b      	ldr	r3, [r7, #16]
 802fe40:	4313      	orrs	r3, r2
 802fe42:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 802fe44:	4a10      	ldr	r2, [pc, #64]	; (802fe88 <HAL_GPIO_Init+0x320>)
 802fe46:	69bb      	ldr	r3, [r7, #24]
 802fe48:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 802fe4a:	69fb      	ldr	r3, [r7, #28]
 802fe4c:	3301      	adds	r3, #1
 802fe4e:	61fb      	str	r3, [r7, #28]
 802fe50:	69fb      	ldr	r3, [r7, #28]
 802fe52:	2b0f      	cmp	r3, #15
 802fe54:	f67f ae96 	bls.w	802fb84 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 802fe58:	bf00      	nop
 802fe5a:	3724      	adds	r7, #36	; 0x24
 802fe5c:	46bd      	mov	sp, r7
 802fe5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 802fe62:	4770      	bx	lr
 802fe64:	40023800 	.word	0x40023800
 802fe68:	40013800 	.word	0x40013800
 802fe6c:	40020000 	.word	0x40020000
 802fe70:	40020400 	.word	0x40020400
 802fe74:	40020800 	.word	0x40020800
 802fe78:	40020c00 	.word	0x40020c00
 802fe7c:	40021000 	.word	0x40021000
 802fe80:	40021400 	.word	0x40021400
 802fe84:	40021800 	.word	0x40021800
 802fe88:	40013c00 	.word	0x40013c00

0802fe8c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 802fe8c:	b480      	push	{r7}
 802fe8e:	b087      	sub	sp, #28
 802fe90:	af00      	add	r7, sp, #0
 802fe92:	6078      	str	r0, [r7, #4]
 802fe94:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 802fe96:	2300      	movs	r3, #0
 802fe98:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 802fe9a:	2300      	movs	r3, #0
 802fe9c:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 802fe9e:	2300      	movs	r3, #0
 802fea0:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 802fea2:	2300      	movs	r3, #0
 802fea4:	617b      	str	r3, [r7, #20]
 802fea6:	e0c7      	b.n	8030038 <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 802fea8:	2201      	movs	r2, #1
 802feaa:	697b      	ldr	r3, [r7, #20]
 802feac:	fa02 f303 	lsl.w	r3, r2, r3
 802feb0:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 802feb2:	683a      	ldr	r2, [r7, #0]
 802feb4:	693b      	ldr	r3, [r7, #16]
 802feb6:	4013      	ands	r3, r2
 802feb8:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 802feba:	68fa      	ldr	r2, [r7, #12]
 802febc:	693b      	ldr	r3, [r7, #16]
 802febe:	429a      	cmp	r2, r3
 802fec0:	f040 80b7 	bne.w	8030032 <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 802fec4:	4a61      	ldr	r2, [pc, #388]	; (803004c <HAL_GPIO_DeInit+0x1c0>)
 802fec6:	697b      	ldr	r3, [r7, #20]
 802fec8:	089b      	lsrs	r3, r3, #2
 802feca:	3302      	adds	r3, #2
 802fecc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 802fed0:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 802fed2:	697b      	ldr	r3, [r7, #20]
 802fed4:	f003 0303 	and.w	r3, r3, #3
 802fed8:	009b      	lsls	r3, r3, #2
 802feda:	220f      	movs	r2, #15
 802fedc:	fa02 f303 	lsl.w	r3, r2, r3
 802fee0:	68ba      	ldr	r2, [r7, #8]
 802fee2:	4013      	ands	r3, r2
 802fee4:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 802fee6:	687b      	ldr	r3, [r7, #4]
 802fee8:	4a59      	ldr	r2, [pc, #356]	; (8030050 <HAL_GPIO_DeInit+0x1c4>)
 802feea:	4293      	cmp	r3, r2
 802feec:	d025      	beq.n	802ff3a <HAL_GPIO_DeInit+0xae>
 802feee:	687b      	ldr	r3, [r7, #4]
 802fef0:	4a58      	ldr	r2, [pc, #352]	; (8030054 <HAL_GPIO_DeInit+0x1c8>)
 802fef2:	4293      	cmp	r3, r2
 802fef4:	d01f      	beq.n	802ff36 <HAL_GPIO_DeInit+0xaa>
 802fef6:	687b      	ldr	r3, [r7, #4]
 802fef8:	4a57      	ldr	r2, [pc, #348]	; (8030058 <HAL_GPIO_DeInit+0x1cc>)
 802fefa:	4293      	cmp	r3, r2
 802fefc:	d019      	beq.n	802ff32 <HAL_GPIO_DeInit+0xa6>
 802fefe:	687b      	ldr	r3, [r7, #4]
 802ff00:	4a56      	ldr	r2, [pc, #344]	; (803005c <HAL_GPIO_DeInit+0x1d0>)
 802ff02:	4293      	cmp	r3, r2
 802ff04:	d013      	beq.n	802ff2e <HAL_GPIO_DeInit+0xa2>
 802ff06:	687b      	ldr	r3, [r7, #4]
 802ff08:	4a55      	ldr	r2, [pc, #340]	; (8030060 <HAL_GPIO_DeInit+0x1d4>)
 802ff0a:	4293      	cmp	r3, r2
 802ff0c:	d00d      	beq.n	802ff2a <HAL_GPIO_DeInit+0x9e>
 802ff0e:	687b      	ldr	r3, [r7, #4]
 802ff10:	4a54      	ldr	r2, [pc, #336]	; (8030064 <HAL_GPIO_DeInit+0x1d8>)
 802ff12:	4293      	cmp	r3, r2
 802ff14:	d007      	beq.n	802ff26 <HAL_GPIO_DeInit+0x9a>
 802ff16:	687b      	ldr	r3, [r7, #4]
 802ff18:	4a53      	ldr	r2, [pc, #332]	; (8030068 <HAL_GPIO_DeInit+0x1dc>)
 802ff1a:	4293      	cmp	r3, r2
 802ff1c:	d101      	bne.n	802ff22 <HAL_GPIO_DeInit+0x96>
 802ff1e:	2306      	movs	r3, #6
 802ff20:	e00c      	b.n	802ff3c <HAL_GPIO_DeInit+0xb0>
 802ff22:	2307      	movs	r3, #7
 802ff24:	e00a      	b.n	802ff3c <HAL_GPIO_DeInit+0xb0>
 802ff26:	2305      	movs	r3, #5
 802ff28:	e008      	b.n	802ff3c <HAL_GPIO_DeInit+0xb0>
 802ff2a:	2304      	movs	r3, #4
 802ff2c:	e006      	b.n	802ff3c <HAL_GPIO_DeInit+0xb0>
 802ff2e:	2303      	movs	r3, #3
 802ff30:	e004      	b.n	802ff3c <HAL_GPIO_DeInit+0xb0>
 802ff32:	2302      	movs	r3, #2
 802ff34:	e002      	b.n	802ff3c <HAL_GPIO_DeInit+0xb0>
 802ff36:	2301      	movs	r3, #1
 802ff38:	e000      	b.n	802ff3c <HAL_GPIO_DeInit+0xb0>
 802ff3a:	2300      	movs	r3, #0
 802ff3c:	697a      	ldr	r2, [r7, #20]
 802ff3e:	f002 0203 	and.w	r2, r2, #3
 802ff42:	0092      	lsls	r2, r2, #2
 802ff44:	4093      	lsls	r3, r2
 802ff46:	68ba      	ldr	r2, [r7, #8]
 802ff48:	429a      	cmp	r2, r3
 802ff4a:	d132      	bne.n	802ffb2 <HAL_GPIO_DeInit+0x126>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 802ff4c:	4b47      	ldr	r3, [pc, #284]	; (803006c <HAL_GPIO_DeInit+0x1e0>)
 802ff4e:	681a      	ldr	r2, [r3, #0]
 802ff50:	68fb      	ldr	r3, [r7, #12]
 802ff52:	43db      	mvns	r3, r3
 802ff54:	4945      	ldr	r1, [pc, #276]	; (803006c <HAL_GPIO_DeInit+0x1e0>)
 802ff56:	4013      	ands	r3, r2
 802ff58:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 802ff5a:	4b44      	ldr	r3, [pc, #272]	; (803006c <HAL_GPIO_DeInit+0x1e0>)
 802ff5c:	685a      	ldr	r2, [r3, #4]
 802ff5e:	68fb      	ldr	r3, [r7, #12]
 802ff60:	43db      	mvns	r3, r3
 802ff62:	4942      	ldr	r1, [pc, #264]	; (803006c <HAL_GPIO_DeInit+0x1e0>)
 802ff64:	4013      	ands	r3, r2
 802ff66:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 802ff68:	4b40      	ldr	r3, [pc, #256]	; (803006c <HAL_GPIO_DeInit+0x1e0>)
 802ff6a:	689a      	ldr	r2, [r3, #8]
 802ff6c:	68fb      	ldr	r3, [r7, #12]
 802ff6e:	43db      	mvns	r3, r3
 802ff70:	493e      	ldr	r1, [pc, #248]	; (803006c <HAL_GPIO_DeInit+0x1e0>)
 802ff72:	4013      	ands	r3, r2
 802ff74:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 802ff76:	4b3d      	ldr	r3, [pc, #244]	; (803006c <HAL_GPIO_DeInit+0x1e0>)
 802ff78:	68da      	ldr	r2, [r3, #12]
 802ff7a:	68fb      	ldr	r3, [r7, #12]
 802ff7c:	43db      	mvns	r3, r3
 802ff7e:	493b      	ldr	r1, [pc, #236]	; (803006c <HAL_GPIO_DeInit+0x1e0>)
 802ff80:	4013      	ands	r3, r2
 802ff82:	60cb      	str	r3, [r1, #12]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 802ff84:	697b      	ldr	r3, [r7, #20]
 802ff86:	f003 0303 	and.w	r3, r3, #3
 802ff8a:	009b      	lsls	r3, r3, #2
 802ff8c:	220f      	movs	r2, #15
 802ff8e:	fa02 f303 	lsl.w	r3, r2, r3
 802ff92:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 802ff94:	4a2d      	ldr	r2, [pc, #180]	; (803004c <HAL_GPIO_DeInit+0x1c0>)
 802ff96:	697b      	ldr	r3, [r7, #20]
 802ff98:	089b      	lsrs	r3, r3, #2
 802ff9a:	3302      	adds	r3, #2
 802ff9c:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 802ffa0:	68bb      	ldr	r3, [r7, #8]
 802ffa2:	43da      	mvns	r2, r3
 802ffa4:	4829      	ldr	r0, [pc, #164]	; (803004c <HAL_GPIO_DeInit+0x1c0>)
 802ffa6:	697b      	ldr	r3, [r7, #20]
 802ffa8:	089b      	lsrs	r3, r3, #2
 802ffaa:	400a      	ands	r2, r1
 802ffac:	3302      	adds	r3, #2
 802ffae:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 802ffb2:	687b      	ldr	r3, [r7, #4]
 802ffb4:	681a      	ldr	r2, [r3, #0]
 802ffb6:	697b      	ldr	r3, [r7, #20]
 802ffb8:	005b      	lsls	r3, r3, #1
 802ffba:	2103      	movs	r1, #3
 802ffbc:	fa01 f303 	lsl.w	r3, r1, r3
 802ffc0:	43db      	mvns	r3, r3
 802ffc2:	401a      	ands	r2, r3
 802ffc4:	687b      	ldr	r3, [r7, #4]
 802ffc6:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 802ffc8:	697b      	ldr	r3, [r7, #20]
 802ffca:	08da      	lsrs	r2, r3, #3
 802ffcc:	687b      	ldr	r3, [r7, #4]
 802ffce:	3208      	adds	r2, #8
 802ffd0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 802ffd4:	697b      	ldr	r3, [r7, #20]
 802ffd6:	f003 0307 	and.w	r3, r3, #7
 802ffda:	009b      	lsls	r3, r3, #2
 802ffdc:	220f      	movs	r2, #15
 802ffde:	fa02 f303 	lsl.w	r3, r2, r3
 802ffe2:	43db      	mvns	r3, r3
 802ffe4:	697a      	ldr	r2, [r7, #20]
 802ffe6:	08d2      	lsrs	r2, r2, #3
 802ffe8:	4019      	ands	r1, r3
 802ffea:	687b      	ldr	r3, [r7, #4]
 802ffec:	3208      	adds	r2, #8
 802ffee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 802fff2:	687b      	ldr	r3, [r7, #4]
 802fff4:	68da      	ldr	r2, [r3, #12]
 802fff6:	697b      	ldr	r3, [r7, #20]
 802fff8:	005b      	lsls	r3, r3, #1
 802fffa:	2103      	movs	r1, #3
 802fffc:	fa01 f303 	lsl.w	r3, r1, r3
 8030000:	43db      	mvns	r3, r3
 8030002:	401a      	ands	r2, r3
 8030004:	687b      	ldr	r3, [r7, #4]
 8030006:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8030008:	687b      	ldr	r3, [r7, #4]
 803000a:	685a      	ldr	r2, [r3, #4]
 803000c:	2101      	movs	r1, #1
 803000e:	697b      	ldr	r3, [r7, #20]
 8030010:	fa01 f303 	lsl.w	r3, r1, r3
 8030014:	43db      	mvns	r3, r3
 8030016:	401a      	ands	r2, r3
 8030018:	687b      	ldr	r3, [r7, #4]
 803001a:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 803001c:	687b      	ldr	r3, [r7, #4]
 803001e:	689a      	ldr	r2, [r3, #8]
 8030020:	697b      	ldr	r3, [r7, #20]
 8030022:	005b      	lsls	r3, r3, #1
 8030024:	2103      	movs	r1, #3
 8030026:	fa01 f303 	lsl.w	r3, r1, r3
 803002a:	43db      	mvns	r3, r3
 803002c:	401a      	ands	r2, r3
 803002e:	687b      	ldr	r3, [r7, #4]
 8030030:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8030032:	697b      	ldr	r3, [r7, #20]
 8030034:	3301      	adds	r3, #1
 8030036:	617b      	str	r3, [r7, #20]
 8030038:	697b      	ldr	r3, [r7, #20]
 803003a:	2b0f      	cmp	r3, #15
 803003c:	f67f af34 	bls.w	802fea8 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8030040:	bf00      	nop
 8030042:	371c      	adds	r7, #28
 8030044:	46bd      	mov	sp, r7
 8030046:	f85d 7b04 	ldr.w	r7, [sp], #4
 803004a:	4770      	bx	lr
 803004c:	40013800 	.word	0x40013800
 8030050:	40020000 	.word	0x40020000
 8030054:	40020400 	.word	0x40020400
 8030058:	40020800 	.word	0x40020800
 803005c:	40020c00 	.word	0x40020c00
 8030060:	40021000 	.word	0x40021000
 8030064:	40021400 	.word	0x40021400
 8030068:	40021800 	.word	0x40021800
 803006c:	40013c00 	.word	0x40013c00

08030070 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8030070:	b480      	push	{r7}
 8030072:	b085      	sub	sp, #20
 8030074:	af00      	add	r7, sp, #0
 8030076:	6078      	str	r0, [r7, #4]
 8030078:	460b      	mov	r3, r1
 803007a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 803007c:	687b      	ldr	r3, [r7, #4]
 803007e:	691a      	ldr	r2, [r3, #16]
 8030080:	887b      	ldrh	r3, [r7, #2]
 8030082:	4013      	ands	r3, r2
 8030084:	2b00      	cmp	r3, #0
 8030086:	d002      	beq.n	803008e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8030088:	2301      	movs	r3, #1
 803008a:	73fb      	strb	r3, [r7, #15]
 803008c:	e001      	b.n	8030092 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 803008e:	2300      	movs	r3, #0
 8030090:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8030092:	7bfb      	ldrb	r3, [r7, #15]
}
 8030094:	4618      	mov	r0, r3
 8030096:	3714      	adds	r7, #20
 8030098:	46bd      	mov	sp, r7
 803009a:	f85d 7b04 	ldr.w	r7, [sp], #4
 803009e:	4770      	bx	lr

080300a0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80300a0:	b480      	push	{r7}
 80300a2:	b083      	sub	sp, #12
 80300a4:	af00      	add	r7, sp, #0
 80300a6:	6078      	str	r0, [r7, #4]
 80300a8:	460b      	mov	r3, r1
 80300aa:	807b      	strh	r3, [r7, #2]
 80300ac:	4613      	mov	r3, r2
 80300ae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80300b0:	787b      	ldrb	r3, [r7, #1]
 80300b2:	2b00      	cmp	r3, #0
 80300b4:	d003      	beq.n	80300be <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80300b6:	887a      	ldrh	r2, [r7, #2]
 80300b8:	687b      	ldr	r3, [r7, #4]
 80300ba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80300bc:	e003      	b.n	80300c6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80300be:	887b      	ldrh	r3, [r7, #2]
 80300c0:	041a      	lsls	r2, r3, #16
 80300c2:	687b      	ldr	r3, [r7, #4]
 80300c4:	619a      	str	r2, [r3, #24]
}
 80300c6:	bf00      	nop
 80300c8:	370c      	adds	r7, #12
 80300ca:	46bd      	mov	sp, r7
 80300cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80300d0:	4770      	bx	lr

080300d2 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80300d2:	b480      	push	{r7}
 80300d4:	b083      	sub	sp, #12
 80300d6:	af00      	add	r7, sp, #0
 80300d8:	6078      	str	r0, [r7, #4]
 80300da:	460b      	mov	r3, r1
 80300dc:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 80300de:	687b      	ldr	r3, [r7, #4]
 80300e0:	695a      	ldr	r2, [r3, #20]
 80300e2:	887b      	ldrh	r3, [r7, #2]
 80300e4:	401a      	ands	r2, r3
 80300e6:	887b      	ldrh	r3, [r7, #2]
 80300e8:	429a      	cmp	r2, r3
 80300ea:	d104      	bne.n	80300f6 <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80300ec:	887b      	ldrh	r3, [r7, #2]
 80300ee:	041a      	lsls	r2, r3, #16
 80300f0:	687b      	ldr	r3, [r7, #4]
 80300f2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 80300f4:	e002      	b.n	80300fc <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 80300f6:	887a      	ldrh	r2, [r7, #2]
 80300f8:	687b      	ldr	r3, [r7, #4]
 80300fa:	619a      	str	r2, [r3, #24]
}
 80300fc:	bf00      	nop
 80300fe:	370c      	adds	r7, #12
 8030100:	46bd      	mov	sp, r7
 8030102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8030106:	4770      	bx	lr

08030108 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8030108:	b580      	push	{r7, lr}
 803010a:	b082      	sub	sp, #8
 803010c:	af00      	add	r7, sp, #0
 803010e:	4603      	mov	r3, r0
 8030110:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8030112:	4b08      	ldr	r3, [pc, #32]	; (8030134 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8030114:	695a      	ldr	r2, [r3, #20]
 8030116:	88fb      	ldrh	r3, [r7, #6]
 8030118:	4013      	ands	r3, r2
 803011a:	2b00      	cmp	r3, #0
 803011c:	d006      	beq.n	803012c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 803011e:	4a05      	ldr	r2, [pc, #20]	; (8030134 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8030120:	88fb      	ldrh	r3, [r7, #6]
 8030122:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8030124:	88fb      	ldrh	r3, [r7, #6]
 8030126:	4618      	mov	r0, r3
 8030128:	f7fa f99a 	bl	802a460 <HAL_GPIO_EXTI_Callback>
  }
}
 803012c:	bf00      	nop
 803012e:	3708      	adds	r7, #8
 8030130:	46bd      	mov	sp, r7
 8030132:	bd80      	pop	{r7, pc}
 8030134:	40013c00 	.word	0x40013c00

08030138 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8030138:	b580      	push	{r7, lr}
 803013a:	b084      	sub	sp, #16
 803013c:	af00      	add	r7, sp, #0
 803013e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8030140:	687b      	ldr	r3, [r7, #4]
 8030142:	2b00      	cmp	r3, #0
 8030144:	d101      	bne.n	803014a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8030146:	2301      	movs	r3, #1
 8030148:	e11f      	b.n	803038a <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 803014a:	687b      	ldr	r3, [r7, #4]
 803014c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8030150:	b2db      	uxtb	r3, r3
 8030152:	2b00      	cmp	r3, #0
 8030154:	d106      	bne.n	8030164 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8030156:	687b      	ldr	r3, [r7, #4]
 8030158:	2200      	movs	r2, #0
 803015a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 803015e:	6878      	ldr	r0, [r7, #4]
 8030160:	f7fb fa6c 	bl	802b63c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8030164:	687b      	ldr	r3, [r7, #4]
 8030166:	2224      	movs	r2, #36	; 0x24
 8030168:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 803016c:	687b      	ldr	r3, [r7, #4]
 803016e:	681b      	ldr	r3, [r3, #0]
 8030170:	681a      	ldr	r2, [r3, #0]
 8030172:	687b      	ldr	r3, [r7, #4]
 8030174:	681b      	ldr	r3, [r3, #0]
 8030176:	f022 0201 	bic.w	r2, r2, #1
 803017a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 803017c:	687b      	ldr	r3, [r7, #4]
 803017e:	681b      	ldr	r3, [r3, #0]
 8030180:	681a      	ldr	r2, [r3, #0]
 8030182:	687b      	ldr	r3, [r7, #4]
 8030184:	681b      	ldr	r3, [r3, #0]
 8030186:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 803018a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 803018c:	687b      	ldr	r3, [r7, #4]
 803018e:	681b      	ldr	r3, [r3, #0]
 8030190:	681a      	ldr	r2, [r3, #0]
 8030192:	687b      	ldr	r3, [r7, #4]
 8030194:	681b      	ldr	r3, [r3, #0]
 8030196:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 803019a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 803019c:	f003 fe96 	bl	8033ecc <HAL_RCC_GetPCLK1Freq>
 80301a0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80301a2:	687b      	ldr	r3, [r7, #4]
 80301a4:	685b      	ldr	r3, [r3, #4]
 80301a6:	4a7b      	ldr	r2, [pc, #492]	; (8030394 <HAL_I2C_Init+0x25c>)
 80301a8:	4293      	cmp	r3, r2
 80301aa:	d807      	bhi.n	80301bc <HAL_I2C_Init+0x84>
 80301ac:	68fb      	ldr	r3, [r7, #12]
 80301ae:	4a7a      	ldr	r2, [pc, #488]	; (8030398 <HAL_I2C_Init+0x260>)
 80301b0:	4293      	cmp	r3, r2
 80301b2:	bf94      	ite	ls
 80301b4:	2301      	movls	r3, #1
 80301b6:	2300      	movhi	r3, #0
 80301b8:	b2db      	uxtb	r3, r3
 80301ba:	e006      	b.n	80301ca <HAL_I2C_Init+0x92>
 80301bc:	68fb      	ldr	r3, [r7, #12]
 80301be:	4a77      	ldr	r2, [pc, #476]	; (803039c <HAL_I2C_Init+0x264>)
 80301c0:	4293      	cmp	r3, r2
 80301c2:	bf94      	ite	ls
 80301c4:	2301      	movls	r3, #1
 80301c6:	2300      	movhi	r3, #0
 80301c8:	b2db      	uxtb	r3, r3
 80301ca:	2b00      	cmp	r3, #0
 80301cc:	d001      	beq.n	80301d2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80301ce:	2301      	movs	r3, #1
 80301d0:	e0db      	b.n	803038a <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80301d2:	68fb      	ldr	r3, [r7, #12]
 80301d4:	4a72      	ldr	r2, [pc, #456]	; (80303a0 <HAL_I2C_Init+0x268>)
 80301d6:	fba2 2303 	umull	r2, r3, r2, r3
 80301da:	0c9b      	lsrs	r3, r3, #18
 80301dc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80301de:	687b      	ldr	r3, [r7, #4]
 80301e0:	681b      	ldr	r3, [r3, #0]
 80301e2:	685b      	ldr	r3, [r3, #4]
 80301e4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80301e8:	687b      	ldr	r3, [r7, #4]
 80301ea:	681b      	ldr	r3, [r3, #0]
 80301ec:	68ba      	ldr	r2, [r7, #8]
 80301ee:	430a      	orrs	r2, r1
 80301f0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80301f2:	687b      	ldr	r3, [r7, #4]
 80301f4:	681b      	ldr	r3, [r3, #0]
 80301f6:	6a1b      	ldr	r3, [r3, #32]
 80301f8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80301fc:	687b      	ldr	r3, [r7, #4]
 80301fe:	685b      	ldr	r3, [r3, #4]
 8030200:	4a64      	ldr	r2, [pc, #400]	; (8030394 <HAL_I2C_Init+0x25c>)
 8030202:	4293      	cmp	r3, r2
 8030204:	d802      	bhi.n	803020c <HAL_I2C_Init+0xd4>
 8030206:	68bb      	ldr	r3, [r7, #8]
 8030208:	3301      	adds	r3, #1
 803020a:	e009      	b.n	8030220 <HAL_I2C_Init+0xe8>
 803020c:	68bb      	ldr	r3, [r7, #8]
 803020e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8030212:	fb02 f303 	mul.w	r3, r2, r3
 8030216:	4a63      	ldr	r2, [pc, #396]	; (80303a4 <HAL_I2C_Init+0x26c>)
 8030218:	fba2 2303 	umull	r2, r3, r2, r3
 803021c:	099b      	lsrs	r3, r3, #6
 803021e:	3301      	adds	r3, #1
 8030220:	687a      	ldr	r2, [r7, #4]
 8030222:	6812      	ldr	r2, [r2, #0]
 8030224:	430b      	orrs	r3, r1
 8030226:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8030228:	687b      	ldr	r3, [r7, #4]
 803022a:	681b      	ldr	r3, [r3, #0]
 803022c:	69db      	ldr	r3, [r3, #28]
 803022e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8030232:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8030236:	687b      	ldr	r3, [r7, #4]
 8030238:	685b      	ldr	r3, [r3, #4]
 803023a:	4956      	ldr	r1, [pc, #344]	; (8030394 <HAL_I2C_Init+0x25c>)
 803023c:	428b      	cmp	r3, r1
 803023e:	d80d      	bhi.n	803025c <HAL_I2C_Init+0x124>
 8030240:	68fb      	ldr	r3, [r7, #12]
 8030242:	1e59      	subs	r1, r3, #1
 8030244:	687b      	ldr	r3, [r7, #4]
 8030246:	685b      	ldr	r3, [r3, #4]
 8030248:	005b      	lsls	r3, r3, #1
 803024a:	fbb1 f3f3 	udiv	r3, r1, r3
 803024e:	3301      	adds	r3, #1
 8030250:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8030254:	2b04      	cmp	r3, #4
 8030256:	bf38      	it	cc
 8030258:	2304      	movcc	r3, #4
 803025a:	e04f      	b.n	80302fc <HAL_I2C_Init+0x1c4>
 803025c:	687b      	ldr	r3, [r7, #4]
 803025e:	689b      	ldr	r3, [r3, #8]
 8030260:	2b00      	cmp	r3, #0
 8030262:	d111      	bne.n	8030288 <HAL_I2C_Init+0x150>
 8030264:	68fb      	ldr	r3, [r7, #12]
 8030266:	1e58      	subs	r0, r3, #1
 8030268:	687b      	ldr	r3, [r7, #4]
 803026a:	6859      	ldr	r1, [r3, #4]
 803026c:	460b      	mov	r3, r1
 803026e:	005b      	lsls	r3, r3, #1
 8030270:	440b      	add	r3, r1
 8030272:	fbb0 f3f3 	udiv	r3, r0, r3
 8030276:	3301      	adds	r3, #1
 8030278:	f3c3 030b 	ubfx	r3, r3, #0, #12
 803027c:	2b00      	cmp	r3, #0
 803027e:	bf0c      	ite	eq
 8030280:	2301      	moveq	r3, #1
 8030282:	2300      	movne	r3, #0
 8030284:	b2db      	uxtb	r3, r3
 8030286:	e012      	b.n	80302ae <HAL_I2C_Init+0x176>
 8030288:	68fb      	ldr	r3, [r7, #12]
 803028a:	1e58      	subs	r0, r3, #1
 803028c:	687b      	ldr	r3, [r7, #4]
 803028e:	6859      	ldr	r1, [r3, #4]
 8030290:	460b      	mov	r3, r1
 8030292:	009b      	lsls	r3, r3, #2
 8030294:	440b      	add	r3, r1
 8030296:	0099      	lsls	r1, r3, #2
 8030298:	440b      	add	r3, r1
 803029a:	fbb0 f3f3 	udiv	r3, r0, r3
 803029e:	3301      	adds	r3, #1
 80302a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80302a4:	2b00      	cmp	r3, #0
 80302a6:	bf0c      	ite	eq
 80302a8:	2301      	moveq	r3, #1
 80302aa:	2300      	movne	r3, #0
 80302ac:	b2db      	uxtb	r3, r3
 80302ae:	2b00      	cmp	r3, #0
 80302b0:	d001      	beq.n	80302b6 <HAL_I2C_Init+0x17e>
 80302b2:	2301      	movs	r3, #1
 80302b4:	e022      	b.n	80302fc <HAL_I2C_Init+0x1c4>
 80302b6:	687b      	ldr	r3, [r7, #4]
 80302b8:	689b      	ldr	r3, [r3, #8]
 80302ba:	2b00      	cmp	r3, #0
 80302bc:	d10e      	bne.n	80302dc <HAL_I2C_Init+0x1a4>
 80302be:	68fb      	ldr	r3, [r7, #12]
 80302c0:	1e58      	subs	r0, r3, #1
 80302c2:	687b      	ldr	r3, [r7, #4]
 80302c4:	6859      	ldr	r1, [r3, #4]
 80302c6:	460b      	mov	r3, r1
 80302c8:	005b      	lsls	r3, r3, #1
 80302ca:	440b      	add	r3, r1
 80302cc:	fbb0 f3f3 	udiv	r3, r0, r3
 80302d0:	3301      	adds	r3, #1
 80302d2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80302d6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80302da:	e00f      	b.n	80302fc <HAL_I2C_Init+0x1c4>
 80302dc:	68fb      	ldr	r3, [r7, #12]
 80302de:	1e58      	subs	r0, r3, #1
 80302e0:	687b      	ldr	r3, [r7, #4]
 80302e2:	6859      	ldr	r1, [r3, #4]
 80302e4:	460b      	mov	r3, r1
 80302e6:	009b      	lsls	r3, r3, #2
 80302e8:	440b      	add	r3, r1
 80302ea:	0099      	lsls	r1, r3, #2
 80302ec:	440b      	add	r3, r1
 80302ee:	fbb0 f3f3 	udiv	r3, r0, r3
 80302f2:	3301      	adds	r3, #1
 80302f4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80302f8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80302fc:	6879      	ldr	r1, [r7, #4]
 80302fe:	6809      	ldr	r1, [r1, #0]
 8030300:	4313      	orrs	r3, r2
 8030302:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8030304:	687b      	ldr	r3, [r7, #4]
 8030306:	681b      	ldr	r3, [r3, #0]
 8030308:	681b      	ldr	r3, [r3, #0]
 803030a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 803030e:	687b      	ldr	r3, [r7, #4]
 8030310:	69da      	ldr	r2, [r3, #28]
 8030312:	687b      	ldr	r3, [r7, #4]
 8030314:	6a1b      	ldr	r3, [r3, #32]
 8030316:	431a      	orrs	r2, r3
 8030318:	687b      	ldr	r3, [r7, #4]
 803031a:	681b      	ldr	r3, [r3, #0]
 803031c:	430a      	orrs	r2, r1
 803031e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8030320:	687b      	ldr	r3, [r7, #4]
 8030322:	681b      	ldr	r3, [r3, #0]
 8030324:	689b      	ldr	r3, [r3, #8]
 8030326:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 803032a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 803032e:	687a      	ldr	r2, [r7, #4]
 8030330:	6911      	ldr	r1, [r2, #16]
 8030332:	687a      	ldr	r2, [r7, #4]
 8030334:	68d2      	ldr	r2, [r2, #12]
 8030336:	4311      	orrs	r1, r2
 8030338:	687a      	ldr	r2, [r7, #4]
 803033a:	6812      	ldr	r2, [r2, #0]
 803033c:	430b      	orrs	r3, r1
 803033e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8030340:	687b      	ldr	r3, [r7, #4]
 8030342:	681b      	ldr	r3, [r3, #0]
 8030344:	68db      	ldr	r3, [r3, #12]
 8030346:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 803034a:	687b      	ldr	r3, [r7, #4]
 803034c:	695a      	ldr	r2, [r3, #20]
 803034e:	687b      	ldr	r3, [r7, #4]
 8030350:	699b      	ldr	r3, [r3, #24]
 8030352:	431a      	orrs	r2, r3
 8030354:	687b      	ldr	r3, [r7, #4]
 8030356:	681b      	ldr	r3, [r3, #0]
 8030358:	430a      	orrs	r2, r1
 803035a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 803035c:	687b      	ldr	r3, [r7, #4]
 803035e:	681b      	ldr	r3, [r3, #0]
 8030360:	681a      	ldr	r2, [r3, #0]
 8030362:	687b      	ldr	r3, [r7, #4]
 8030364:	681b      	ldr	r3, [r3, #0]
 8030366:	f042 0201 	orr.w	r2, r2, #1
 803036a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 803036c:	687b      	ldr	r3, [r7, #4]
 803036e:	2200      	movs	r2, #0
 8030370:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8030372:	687b      	ldr	r3, [r7, #4]
 8030374:	2220      	movs	r2, #32
 8030376:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 803037a:	687b      	ldr	r3, [r7, #4]
 803037c:	2200      	movs	r2, #0
 803037e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8030380:	687b      	ldr	r3, [r7, #4]
 8030382:	2200      	movs	r2, #0
 8030384:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8030388:	2300      	movs	r3, #0
}
 803038a:	4618      	mov	r0, r3
 803038c:	3710      	adds	r7, #16
 803038e:	46bd      	mov	sp, r7
 8030390:	bd80      	pop	{r7, pc}
 8030392:	bf00      	nop
 8030394:	000186a0 	.word	0x000186a0
 8030398:	001e847f 	.word	0x001e847f
 803039c:	003d08ff 	.word	0x003d08ff
 80303a0:	431bde83 	.word	0x431bde83
 80303a4:	10624dd3 	.word	0x10624dd3

080303a8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80303a8:	b580      	push	{r7, lr}
 80303aa:	b088      	sub	sp, #32
 80303ac:	af02      	add	r7, sp, #8
 80303ae:	60f8      	str	r0, [r7, #12]
 80303b0:	607a      	str	r2, [r7, #4]
 80303b2:	461a      	mov	r2, r3
 80303b4:	460b      	mov	r3, r1
 80303b6:	817b      	strh	r3, [r7, #10]
 80303b8:	4613      	mov	r3, r2
 80303ba:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80303bc:	f7fb ff7e 	bl	802c2bc <HAL_GetTick>
 80303c0:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80303c2:	68fb      	ldr	r3, [r7, #12]
 80303c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80303c8:	b2db      	uxtb	r3, r3
 80303ca:	2b20      	cmp	r3, #32
 80303cc:	f040 80e0 	bne.w	8030590 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80303d0:	697b      	ldr	r3, [r7, #20]
 80303d2:	9300      	str	r3, [sp, #0]
 80303d4:	2319      	movs	r3, #25
 80303d6:	2201      	movs	r2, #1
 80303d8:	4970      	ldr	r1, [pc, #448]	; (803059c <HAL_I2C_Master_Transmit+0x1f4>)
 80303da:	68f8      	ldr	r0, [r7, #12]
 80303dc:	f002 fb21 	bl	8032a22 <I2C_WaitOnFlagUntilTimeout>
 80303e0:	4603      	mov	r3, r0
 80303e2:	2b00      	cmp	r3, #0
 80303e4:	d001      	beq.n	80303ea <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80303e6:	2302      	movs	r3, #2
 80303e8:	e0d3      	b.n	8030592 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80303ea:	68fb      	ldr	r3, [r7, #12]
 80303ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80303f0:	2b01      	cmp	r3, #1
 80303f2:	d101      	bne.n	80303f8 <HAL_I2C_Master_Transmit+0x50>
 80303f4:	2302      	movs	r3, #2
 80303f6:	e0cc      	b.n	8030592 <HAL_I2C_Master_Transmit+0x1ea>
 80303f8:	68fb      	ldr	r3, [r7, #12]
 80303fa:	2201      	movs	r2, #1
 80303fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8030400:	68fb      	ldr	r3, [r7, #12]
 8030402:	681b      	ldr	r3, [r3, #0]
 8030404:	681b      	ldr	r3, [r3, #0]
 8030406:	f003 0301 	and.w	r3, r3, #1
 803040a:	2b01      	cmp	r3, #1
 803040c:	d007      	beq.n	803041e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 803040e:	68fb      	ldr	r3, [r7, #12]
 8030410:	681b      	ldr	r3, [r3, #0]
 8030412:	681a      	ldr	r2, [r3, #0]
 8030414:	68fb      	ldr	r3, [r7, #12]
 8030416:	681b      	ldr	r3, [r3, #0]
 8030418:	f042 0201 	orr.w	r2, r2, #1
 803041c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 803041e:	68fb      	ldr	r3, [r7, #12]
 8030420:	681b      	ldr	r3, [r3, #0]
 8030422:	681a      	ldr	r2, [r3, #0]
 8030424:	68fb      	ldr	r3, [r7, #12]
 8030426:	681b      	ldr	r3, [r3, #0]
 8030428:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 803042c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 803042e:	68fb      	ldr	r3, [r7, #12]
 8030430:	2221      	movs	r2, #33	; 0x21
 8030432:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8030436:	68fb      	ldr	r3, [r7, #12]
 8030438:	2210      	movs	r2, #16
 803043a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 803043e:	68fb      	ldr	r3, [r7, #12]
 8030440:	2200      	movs	r2, #0
 8030442:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8030444:	68fb      	ldr	r3, [r7, #12]
 8030446:	687a      	ldr	r2, [r7, #4]
 8030448:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 803044a:	68fb      	ldr	r3, [r7, #12]
 803044c:	893a      	ldrh	r2, [r7, #8]
 803044e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8030450:	68fb      	ldr	r3, [r7, #12]
 8030452:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8030454:	b29a      	uxth	r2, r3
 8030456:	68fb      	ldr	r3, [r7, #12]
 8030458:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 803045a:	68fb      	ldr	r3, [r7, #12]
 803045c:	4a50      	ldr	r2, [pc, #320]	; (80305a0 <HAL_I2C_Master_Transmit+0x1f8>)
 803045e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8030460:	8979      	ldrh	r1, [r7, #10]
 8030462:	697b      	ldr	r3, [r7, #20]
 8030464:	6a3a      	ldr	r2, [r7, #32]
 8030466:	68f8      	ldr	r0, [r7, #12]
 8030468:	f002 f860 	bl	803252c <I2C_MasterRequestWrite>
 803046c:	4603      	mov	r3, r0
 803046e:	2b00      	cmp	r3, #0
 8030470:	d001      	beq.n	8030476 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8030472:	2301      	movs	r3, #1
 8030474:	e08d      	b.n	8030592 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8030476:	2300      	movs	r3, #0
 8030478:	613b      	str	r3, [r7, #16]
 803047a:	68fb      	ldr	r3, [r7, #12]
 803047c:	681b      	ldr	r3, [r3, #0]
 803047e:	695b      	ldr	r3, [r3, #20]
 8030480:	613b      	str	r3, [r7, #16]
 8030482:	68fb      	ldr	r3, [r7, #12]
 8030484:	681b      	ldr	r3, [r3, #0]
 8030486:	699b      	ldr	r3, [r3, #24]
 8030488:	613b      	str	r3, [r7, #16]
 803048a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 803048c:	e066      	b.n	803055c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 803048e:	697a      	ldr	r2, [r7, #20]
 8030490:	6a39      	ldr	r1, [r7, #32]
 8030492:	68f8      	ldr	r0, [r7, #12]
 8030494:	f002 fb9b 	bl	8032bce <I2C_WaitOnTXEFlagUntilTimeout>
 8030498:	4603      	mov	r3, r0
 803049a:	2b00      	cmp	r3, #0
 803049c:	d00d      	beq.n	80304ba <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 803049e:	68fb      	ldr	r3, [r7, #12]
 80304a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80304a2:	2b04      	cmp	r3, #4
 80304a4:	d107      	bne.n	80304b6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80304a6:	68fb      	ldr	r3, [r7, #12]
 80304a8:	681b      	ldr	r3, [r3, #0]
 80304aa:	681a      	ldr	r2, [r3, #0]
 80304ac:	68fb      	ldr	r3, [r7, #12]
 80304ae:	681b      	ldr	r3, [r3, #0]
 80304b0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80304b4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80304b6:	2301      	movs	r3, #1
 80304b8:	e06b      	b.n	8030592 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80304ba:	68fb      	ldr	r3, [r7, #12]
 80304bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80304be:	781a      	ldrb	r2, [r3, #0]
 80304c0:	68fb      	ldr	r3, [r7, #12]
 80304c2:	681b      	ldr	r3, [r3, #0]
 80304c4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80304c6:	68fb      	ldr	r3, [r7, #12]
 80304c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80304ca:	1c5a      	adds	r2, r3, #1
 80304cc:	68fb      	ldr	r3, [r7, #12]
 80304ce:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80304d0:	68fb      	ldr	r3, [r7, #12]
 80304d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80304d4:	b29b      	uxth	r3, r3
 80304d6:	3b01      	subs	r3, #1
 80304d8:	b29a      	uxth	r2, r3
 80304da:	68fb      	ldr	r3, [r7, #12]
 80304dc:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80304de:	68fb      	ldr	r3, [r7, #12]
 80304e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80304e2:	3b01      	subs	r3, #1
 80304e4:	b29a      	uxth	r2, r3
 80304e6:	68fb      	ldr	r3, [r7, #12]
 80304e8:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80304ea:	68fb      	ldr	r3, [r7, #12]
 80304ec:	681b      	ldr	r3, [r3, #0]
 80304ee:	695b      	ldr	r3, [r3, #20]
 80304f0:	f003 0304 	and.w	r3, r3, #4
 80304f4:	2b04      	cmp	r3, #4
 80304f6:	d11b      	bne.n	8030530 <HAL_I2C_Master_Transmit+0x188>
 80304f8:	68fb      	ldr	r3, [r7, #12]
 80304fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80304fc:	2b00      	cmp	r3, #0
 80304fe:	d017      	beq.n	8030530 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8030500:	68fb      	ldr	r3, [r7, #12]
 8030502:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8030504:	781a      	ldrb	r2, [r3, #0]
 8030506:	68fb      	ldr	r3, [r7, #12]
 8030508:	681b      	ldr	r3, [r3, #0]
 803050a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 803050c:	68fb      	ldr	r3, [r7, #12]
 803050e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8030510:	1c5a      	adds	r2, r3, #1
 8030512:	68fb      	ldr	r3, [r7, #12]
 8030514:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8030516:	68fb      	ldr	r3, [r7, #12]
 8030518:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 803051a:	b29b      	uxth	r3, r3
 803051c:	3b01      	subs	r3, #1
 803051e:	b29a      	uxth	r2, r3
 8030520:	68fb      	ldr	r3, [r7, #12]
 8030522:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8030524:	68fb      	ldr	r3, [r7, #12]
 8030526:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8030528:	3b01      	subs	r3, #1
 803052a:	b29a      	uxth	r2, r3
 803052c:	68fb      	ldr	r3, [r7, #12]
 803052e:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8030530:	697a      	ldr	r2, [r7, #20]
 8030532:	6a39      	ldr	r1, [r7, #32]
 8030534:	68f8      	ldr	r0, [r7, #12]
 8030536:	f002 fb8b 	bl	8032c50 <I2C_WaitOnBTFFlagUntilTimeout>
 803053a:	4603      	mov	r3, r0
 803053c:	2b00      	cmp	r3, #0
 803053e:	d00d      	beq.n	803055c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8030540:	68fb      	ldr	r3, [r7, #12]
 8030542:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8030544:	2b04      	cmp	r3, #4
 8030546:	d107      	bne.n	8030558 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8030548:	68fb      	ldr	r3, [r7, #12]
 803054a:	681b      	ldr	r3, [r3, #0]
 803054c:	681a      	ldr	r2, [r3, #0]
 803054e:	68fb      	ldr	r3, [r7, #12]
 8030550:	681b      	ldr	r3, [r3, #0]
 8030552:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8030556:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8030558:	2301      	movs	r3, #1
 803055a:	e01a      	b.n	8030592 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 803055c:	68fb      	ldr	r3, [r7, #12]
 803055e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8030560:	2b00      	cmp	r3, #0
 8030562:	d194      	bne.n	803048e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8030564:	68fb      	ldr	r3, [r7, #12]
 8030566:	681b      	ldr	r3, [r3, #0]
 8030568:	681a      	ldr	r2, [r3, #0]
 803056a:	68fb      	ldr	r3, [r7, #12]
 803056c:	681b      	ldr	r3, [r3, #0]
 803056e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8030572:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8030574:	68fb      	ldr	r3, [r7, #12]
 8030576:	2220      	movs	r2, #32
 8030578:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 803057c:	68fb      	ldr	r3, [r7, #12]
 803057e:	2200      	movs	r2, #0
 8030580:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8030584:	68fb      	ldr	r3, [r7, #12]
 8030586:	2200      	movs	r2, #0
 8030588:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 803058c:	2300      	movs	r3, #0
 803058e:	e000      	b.n	8030592 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8030590:	2302      	movs	r3, #2
  }
}
 8030592:	4618      	mov	r0, r3
 8030594:	3718      	adds	r7, #24
 8030596:	46bd      	mov	sp, r7
 8030598:	bd80      	pop	{r7, pc}
 803059a:	bf00      	nop
 803059c:	00100002 	.word	0x00100002
 80305a0:	ffff0000 	.word	0xffff0000

080305a4 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80305a4:	b580      	push	{r7, lr}
 80305a6:	b088      	sub	sp, #32
 80305a8:	af02      	add	r7, sp, #8
 80305aa:	60f8      	str	r0, [r7, #12]
 80305ac:	4608      	mov	r0, r1
 80305ae:	4611      	mov	r1, r2
 80305b0:	461a      	mov	r2, r3
 80305b2:	4603      	mov	r3, r0
 80305b4:	817b      	strh	r3, [r7, #10]
 80305b6:	460b      	mov	r3, r1
 80305b8:	813b      	strh	r3, [r7, #8]
 80305ba:	4613      	mov	r3, r2
 80305bc:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80305be:	f7fb fe7d 	bl	802c2bc <HAL_GetTick>
 80305c2:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80305c4:	68fb      	ldr	r3, [r7, #12]
 80305c6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80305ca:	b2db      	uxtb	r3, r3
 80305cc:	2b20      	cmp	r3, #32
 80305ce:	f040 80d9 	bne.w	8030784 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80305d2:	697b      	ldr	r3, [r7, #20]
 80305d4:	9300      	str	r3, [sp, #0]
 80305d6:	2319      	movs	r3, #25
 80305d8:	2201      	movs	r2, #1
 80305da:	496d      	ldr	r1, [pc, #436]	; (8030790 <HAL_I2C_Mem_Write+0x1ec>)
 80305dc:	68f8      	ldr	r0, [r7, #12]
 80305de:	f002 fa20 	bl	8032a22 <I2C_WaitOnFlagUntilTimeout>
 80305e2:	4603      	mov	r3, r0
 80305e4:	2b00      	cmp	r3, #0
 80305e6:	d001      	beq.n	80305ec <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80305e8:	2302      	movs	r3, #2
 80305ea:	e0cc      	b.n	8030786 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80305ec:	68fb      	ldr	r3, [r7, #12]
 80305ee:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80305f2:	2b01      	cmp	r3, #1
 80305f4:	d101      	bne.n	80305fa <HAL_I2C_Mem_Write+0x56>
 80305f6:	2302      	movs	r3, #2
 80305f8:	e0c5      	b.n	8030786 <HAL_I2C_Mem_Write+0x1e2>
 80305fa:	68fb      	ldr	r3, [r7, #12]
 80305fc:	2201      	movs	r2, #1
 80305fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8030602:	68fb      	ldr	r3, [r7, #12]
 8030604:	681b      	ldr	r3, [r3, #0]
 8030606:	681b      	ldr	r3, [r3, #0]
 8030608:	f003 0301 	and.w	r3, r3, #1
 803060c:	2b01      	cmp	r3, #1
 803060e:	d007      	beq.n	8030620 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8030610:	68fb      	ldr	r3, [r7, #12]
 8030612:	681b      	ldr	r3, [r3, #0]
 8030614:	681a      	ldr	r2, [r3, #0]
 8030616:	68fb      	ldr	r3, [r7, #12]
 8030618:	681b      	ldr	r3, [r3, #0]
 803061a:	f042 0201 	orr.w	r2, r2, #1
 803061e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8030620:	68fb      	ldr	r3, [r7, #12]
 8030622:	681b      	ldr	r3, [r3, #0]
 8030624:	681a      	ldr	r2, [r3, #0]
 8030626:	68fb      	ldr	r3, [r7, #12]
 8030628:	681b      	ldr	r3, [r3, #0]
 803062a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 803062e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8030630:	68fb      	ldr	r3, [r7, #12]
 8030632:	2221      	movs	r2, #33	; 0x21
 8030634:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8030638:	68fb      	ldr	r3, [r7, #12]
 803063a:	2240      	movs	r2, #64	; 0x40
 803063c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8030640:	68fb      	ldr	r3, [r7, #12]
 8030642:	2200      	movs	r2, #0
 8030644:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8030646:	68fb      	ldr	r3, [r7, #12]
 8030648:	6a3a      	ldr	r2, [r7, #32]
 803064a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 803064c:	68fb      	ldr	r3, [r7, #12]
 803064e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8030650:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8030652:	68fb      	ldr	r3, [r7, #12]
 8030654:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8030656:	b29a      	uxth	r2, r3
 8030658:	68fb      	ldr	r3, [r7, #12]
 803065a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 803065c:	68fb      	ldr	r3, [r7, #12]
 803065e:	4a4d      	ldr	r2, [pc, #308]	; (8030794 <HAL_I2C_Mem_Write+0x1f0>)
 8030660:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8030662:	88f8      	ldrh	r0, [r7, #6]
 8030664:	893a      	ldrh	r2, [r7, #8]
 8030666:	8979      	ldrh	r1, [r7, #10]
 8030668:	697b      	ldr	r3, [r7, #20]
 803066a:	9301      	str	r3, [sp, #4]
 803066c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 803066e:	9300      	str	r3, [sp, #0]
 8030670:	4603      	mov	r3, r0
 8030672:	68f8      	ldr	r0, [r7, #12]
 8030674:	f001 ffdc 	bl	8032630 <I2C_RequestMemoryWrite>
 8030678:	4603      	mov	r3, r0
 803067a:	2b00      	cmp	r3, #0
 803067c:	d052      	beq.n	8030724 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 803067e:	2301      	movs	r3, #1
 8030680:	e081      	b.n	8030786 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8030682:	697a      	ldr	r2, [r7, #20]
 8030684:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8030686:	68f8      	ldr	r0, [r7, #12]
 8030688:	f002 faa1 	bl	8032bce <I2C_WaitOnTXEFlagUntilTimeout>
 803068c:	4603      	mov	r3, r0
 803068e:	2b00      	cmp	r3, #0
 8030690:	d00d      	beq.n	80306ae <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8030692:	68fb      	ldr	r3, [r7, #12]
 8030694:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8030696:	2b04      	cmp	r3, #4
 8030698:	d107      	bne.n	80306aa <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 803069a:	68fb      	ldr	r3, [r7, #12]
 803069c:	681b      	ldr	r3, [r3, #0]
 803069e:	681a      	ldr	r2, [r3, #0]
 80306a0:	68fb      	ldr	r3, [r7, #12]
 80306a2:	681b      	ldr	r3, [r3, #0]
 80306a4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80306a8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80306aa:	2301      	movs	r3, #1
 80306ac:	e06b      	b.n	8030786 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80306ae:	68fb      	ldr	r3, [r7, #12]
 80306b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80306b2:	781a      	ldrb	r2, [r3, #0]
 80306b4:	68fb      	ldr	r3, [r7, #12]
 80306b6:	681b      	ldr	r3, [r3, #0]
 80306b8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80306ba:	68fb      	ldr	r3, [r7, #12]
 80306bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80306be:	1c5a      	adds	r2, r3, #1
 80306c0:	68fb      	ldr	r3, [r7, #12]
 80306c2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 80306c4:	68fb      	ldr	r3, [r7, #12]
 80306c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80306c8:	3b01      	subs	r3, #1
 80306ca:	b29a      	uxth	r2, r3
 80306cc:	68fb      	ldr	r3, [r7, #12]
 80306ce:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80306d0:	68fb      	ldr	r3, [r7, #12]
 80306d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80306d4:	b29b      	uxth	r3, r3
 80306d6:	3b01      	subs	r3, #1
 80306d8:	b29a      	uxth	r2, r3
 80306da:	68fb      	ldr	r3, [r7, #12]
 80306dc:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80306de:	68fb      	ldr	r3, [r7, #12]
 80306e0:	681b      	ldr	r3, [r3, #0]
 80306e2:	695b      	ldr	r3, [r3, #20]
 80306e4:	f003 0304 	and.w	r3, r3, #4
 80306e8:	2b04      	cmp	r3, #4
 80306ea:	d11b      	bne.n	8030724 <HAL_I2C_Mem_Write+0x180>
 80306ec:	68fb      	ldr	r3, [r7, #12]
 80306ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80306f0:	2b00      	cmp	r3, #0
 80306f2:	d017      	beq.n	8030724 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80306f4:	68fb      	ldr	r3, [r7, #12]
 80306f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80306f8:	781a      	ldrb	r2, [r3, #0]
 80306fa:	68fb      	ldr	r3, [r7, #12]
 80306fc:	681b      	ldr	r3, [r3, #0]
 80306fe:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8030700:	68fb      	ldr	r3, [r7, #12]
 8030702:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8030704:	1c5a      	adds	r2, r3, #1
 8030706:	68fb      	ldr	r3, [r7, #12]
 8030708:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 803070a:	68fb      	ldr	r3, [r7, #12]
 803070c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 803070e:	3b01      	subs	r3, #1
 8030710:	b29a      	uxth	r2, r3
 8030712:	68fb      	ldr	r3, [r7, #12]
 8030714:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8030716:	68fb      	ldr	r3, [r7, #12]
 8030718:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 803071a:	b29b      	uxth	r3, r3
 803071c:	3b01      	subs	r3, #1
 803071e:	b29a      	uxth	r2, r3
 8030720:	68fb      	ldr	r3, [r7, #12]
 8030722:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8030724:	68fb      	ldr	r3, [r7, #12]
 8030726:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8030728:	2b00      	cmp	r3, #0
 803072a:	d1aa      	bne.n	8030682 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 803072c:	697a      	ldr	r2, [r7, #20]
 803072e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8030730:	68f8      	ldr	r0, [r7, #12]
 8030732:	f002 fa8d 	bl	8032c50 <I2C_WaitOnBTFFlagUntilTimeout>
 8030736:	4603      	mov	r3, r0
 8030738:	2b00      	cmp	r3, #0
 803073a:	d00d      	beq.n	8030758 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 803073c:	68fb      	ldr	r3, [r7, #12]
 803073e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8030740:	2b04      	cmp	r3, #4
 8030742:	d107      	bne.n	8030754 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8030744:	68fb      	ldr	r3, [r7, #12]
 8030746:	681b      	ldr	r3, [r3, #0]
 8030748:	681a      	ldr	r2, [r3, #0]
 803074a:	68fb      	ldr	r3, [r7, #12]
 803074c:	681b      	ldr	r3, [r3, #0]
 803074e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8030752:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8030754:	2301      	movs	r3, #1
 8030756:	e016      	b.n	8030786 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8030758:	68fb      	ldr	r3, [r7, #12]
 803075a:	681b      	ldr	r3, [r3, #0]
 803075c:	681a      	ldr	r2, [r3, #0]
 803075e:	68fb      	ldr	r3, [r7, #12]
 8030760:	681b      	ldr	r3, [r3, #0]
 8030762:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8030766:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8030768:	68fb      	ldr	r3, [r7, #12]
 803076a:	2220      	movs	r2, #32
 803076c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8030770:	68fb      	ldr	r3, [r7, #12]
 8030772:	2200      	movs	r2, #0
 8030774:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8030778:	68fb      	ldr	r3, [r7, #12]
 803077a:	2200      	movs	r2, #0
 803077c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8030780:	2300      	movs	r3, #0
 8030782:	e000      	b.n	8030786 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8030784:	2302      	movs	r3, #2
  }
}
 8030786:	4618      	mov	r0, r3
 8030788:	3718      	adds	r7, #24
 803078a:	46bd      	mov	sp, r7
 803078c:	bd80      	pop	{r7, pc}
 803078e:	bf00      	nop
 8030790:	00100002 	.word	0x00100002
 8030794:	ffff0000 	.word	0xffff0000

08030798 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8030798:	b580      	push	{r7, lr}
 803079a:	b08c      	sub	sp, #48	; 0x30
 803079c:	af02      	add	r7, sp, #8
 803079e:	60f8      	str	r0, [r7, #12]
 80307a0:	4608      	mov	r0, r1
 80307a2:	4611      	mov	r1, r2
 80307a4:	461a      	mov	r2, r3
 80307a6:	4603      	mov	r3, r0
 80307a8:	817b      	strh	r3, [r7, #10]
 80307aa:	460b      	mov	r3, r1
 80307ac:	813b      	strh	r3, [r7, #8]
 80307ae:	4613      	mov	r3, r2
 80307b0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80307b2:	f7fb fd83 	bl	802c2bc <HAL_GetTick>
 80307b6:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80307b8:	68fb      	ldr	r3, [r7, #12]
 80307ba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80307be:	b2db      	uxtb	r3, r3
 80307c0:	2b20      	cmp	r3, #32
 80307c2:	f040 8208 	bne.w	8030bd6 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80307c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80307c8:	9300      	str	r3, [sp, #0]
 80307ca:	2319      	movs	r3, #25
 80307cc:	2201      	movs	r2, #1
 80307ce:	497b      	ldr	r1, [pc, #492]	; (80309bc <HAL_I2C_Mem_Read+0x224>)
 80307d0:	68f8      	ldr	r0, [r7, #12]
 80307d2:	f002 f926 	bl	8032a22 <I2C_WaitOnFlagUntilTimeout>
 80307d6:	4603      	mov	r3, r0
 80307d8:	2b00      	cmp	r3, #0
 80307da:	d001      	beq.n	80307e0 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80307dc:	2302      	movs	r3, #2
 80307de:	e1fb      	b.n	8030bd8 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80307e0:	68fb      	ldr	r3, [r7, #12]
 80307e2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80307e6:	2b01      	cmp	r3, #1
 80307e8:	d101      	bne.n	80307ee <HAL_I2C_Mem_Read+0x56>
 80307ea:	2302      	movs	r3, #2
 80307ec:	e1f4      	b.n	8030bd8 <HAL_I2C_Mem_Read+0x440>
 80307ee:	68fb      	ldr	r3, [r7, #12]
 80307f0:	2201      	movs	r2, #1
 80307f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80307f6:	68fb      	ldr	r3, [r7, #12]
 80307f8:	681b      	ldr	r3, [r3, #0]
 80307fa:	681b      	ldr	r3, [r3, #0]
 80307fc:	f003 0301 	and.w	r3, r3, #1
 8030800:	2b01      	cmp	r3, #1
 8030802:	d007      	beq.n	8030814 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8030804:	68fb      	ldr	r3, [r7, #12]
 8030806:	681b      	ldr	r3, [r3, #0]
 8030808:	681a      	ldr	r2, [r3, #0]
 803080a:	68fb      	ldr	r3, [r7, #12]
 803080c:	681b      	ldr	r3, [r3, #0]
 803080e:	f042 0201 	orr.w	r2, r2, #1
 8030812:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8030814:	68fb      	ldr	r3, [r7, #12]
 8030816:	681b      	ldr	r3, [r3, #0]
 8030818:	681a      	ldr	r2, [r3, #0]
 803081a:	68fb      	ldr	r3, [r7, #12]
 803081c:	681b      	ldr	r3, [r3, #0]
 803081e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8030822:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8030824:	68fb      	ldr	r3, [r7, #12]
 8030826:	2222      	movs	r2, #34	; 0x22
 8030828:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 803082c:	68fb      	ldr	r3, [r7, #12]
 803082e:	2240      	movs	r2, #64	; 0x40
 8030830:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8030834:	68fb      	ldr	r3, [r7, #12]
 8030836:	2200      	movs	r2, #0
 8030838:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 803083a:	68fb      	ldr	r3, [r7, #12]
 803083c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 803083e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8030840:	68fb      	ldr	r3, [r7, #12]
 8030842:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8030844:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8030846:	68fb      	ldr	r3, [r7, #12]
 8030848:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 803084a:	b29a      	uxth	r2, r3
 803084c:	68fb      	ldr	r3, [r7, #12]
 803084e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8030850:	68fb      	ldr	r3, [r7, #12]
 8030852:	4a5b      	ldr	r2, [pc, #364]	; (80309c0 <HAL_I2C_Mem_Read+0x228>)
 8030854:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8030856:	88f8      	ldrh	r0, [r7, #6]
 8030858:	893a      	ldrh	r2, [r7, #8]
 803085a:	8979      	ldrh	r1, [r7, #10]
 803085c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 803085e:	9301      	str	r3, [sp, #4]
 8030860:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8030862:	9300      	str	r3, [sp, #0]
 8030864:	4603      	mov	r3, r0
 8030866:	68f8      	ldr	r0, [r7, #12]
 8030868:	f001 ff76 	bl	8032758 <I2C_RequestMemoryRead>
 803086c:	4603      	mov	r3, r0
 803086e:	2b00      	cmp	r3, #0
 8030870:	d001      	beq.n	8030876 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8030872:	2301      	movs	r3, #1
 8030874:	e1b0      	b.n	8030bd8 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8030876:	68fb      	ldr	r3, [r7, #12]
 8030878:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 803087a:	2b00      	cmp	r3, #0
 803087c:	d113      	bne.n	80308a6 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 803087e:	2300      	movs	r3, #0
 8030880:	623b      	str	r3, [r7, #32]
 8030882:	68fb      	ldr	r3, [r7, #12]
 8030884:	681b      	ldr	r3, [r3, #0]
 8030886:	695b      	ldr	r3, [r3, #20]
 8030888:	623b      	str	r3, [r7, #32]
 803088a:	68fb      	ldr	r3, [r7, #12]
 803088c:	681b      	ldr	r3, [r3, #0]
 803088e:	699b      	ldr	r3, [r3, #24]
 8030890:	623b      	str	r3, [r7, #32]
 8030892:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8030894:	68fb      	ldr	r3, [r7, #12]
 8030896:	681b      	ldr	r3, [r3, #0]
 8030898:	681a      	ldr	r2, [r3, #0]
 803089a:	68fb      	ldr	r3, [r7, #12]
 803089c:	681b      	ldr	r3, [r3, #0]
 803089e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80308a2:	601a      	str	r2, [r3, #0]
 80308a4:	e184      	b.n	8030bb0 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80308a6:	68fb      	ldr	r3, [r7, #12]
 80308a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80308aa:	2b01      	cmp	r3, #1
 80308ac:	d11b      	bne.n	80308e6 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80308ae:	68fb      	ldr	r3, [r7, #12]
 80308b0:	681b      	ldr	r3, [r3, #0]
 80308b2:	681a      	ldr	r2, [r3, #0]
 80308b4:	68fb      	ldr	r3, [r7, #12]
 80308b6:	681b      	ldr	r3, [r3, #0]
 80308b8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80308bc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80308be:	2300      	movs	r3, #0
 80308c0:	61fb      	str	r3, [r7, #28]
 80308c2:	68fb      	ldr	r3, [r7, #12]
 80308c4:	681b      	ldr	r3, [r3, #0]
 80308c6:	695b      	ldr	r3, [r3, #20]
 80308c8:	61fb      	str	r3, [r7, #28]
 80308ca:	68fb      	ldr	r3, [r7, #12]
 80308cc:	681b      	ldr	r3, [r3, #0]
 80308ce:	699b      	ldr	r3, [r3, #24]
 80308d0:	61fb      	str	r3, [r7, #28]
 80308d2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80308d4:	68fb      	ldr	r3, [r7, #12]
 80308d6:	681b      	ldr	r3, [r3, #0]
 80308d8:	681a      	ldr	r2, [r3, #0]
 80308da:	68fb      	ldr	r3, [r7, #12]
 80308dc:	681b      	ldr	r3, [r3, #0]
 80308de:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80308e2:	601a      	str	r2, [r3, #0]
 80308e4:	e164      	b.n	8030bb0 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80308e6:	68fb      	ldr	r3, [r7, #12]
 80308e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80308ea:	2b02      	cmp	r3, #2
 80308ec:	d11b      	bne.n	8030926 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80308ee:	68fb      	ldr	r3, [r7, #12]
 80308f0:	681b      	ldr	r3, [r3, #0]
 80308f2:	681a      	ldr	r2, [r3, #0]
 80308f4:	68fb      	ldr	r3, [r7, #12]
 80308f6:	681b      	ldr	r3, [r3, #0]
 80308f8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80308fc:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80308fe:	68fb      	ldr	r3, [r7, #12]
 8030900:	681b      	ldr	r3, [r3, #0]
 8030902:	681a      	ldr	r2, [r3, #0]
 8030904:	68fb      	ldr	r3, [r7, #12]
 8030906:	681b      	ldr	r3, [r3, #0]
 8030908:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 803090c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 803090e:	2300      	movs	r3, #0
 8030910:	61bb      	str	r3, [r7, #24]
 8030912:	68fb      	ldr	r3, [r7, #12]
 8030914:	681b      	ldr	r3, [r3, #0]
 8030916:	695b      	ldr	r3, [r3, #20]
 8030918:	61bb      	str	r3, [r7, #24]
 803091a:	68fb      	ldr	r3, [r7, #12]
 803091c:	681b      	ldr	r3, [r3, #0]
 803091e:	699b      	ldr	r3, [r3, #24]
 8030920:	61bb      	str	r3, [r7, #24]
 8030922:	69bb      	ldr	r3, [r7, #24]
 8030924:	e144      	b.n	8030bb0 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8030926:	2300      	movs	r3, #0
 8030928:	617b      	str	r3, [r7, #20]
 803092a:	68fb      	ldr	r3, [r7, #12]
 803092c:	681b      	ldr	r3, [r3, #0]
 803092e:	695b      	ldr	r3, [r3, #20]
 8030930:	617b      	str	r3, [r7, #20]
 8030932:	68fb      	ldr	r3, [r7, #12]
 8030934:	681b      	ldr	r3, [r3, #0]
 8030936:	699b      	ldr	r3, [r3, #24]
 8030938:	617b      	str	r3, [r7, #20]
 803093a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 803093c:	e138      	b.n	8030bb0 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 803093e:	68fb      	ldr	r3, [r7, #12]
 8030940:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8030942:	2b03      	cmp	r3, #3
 8030944:	f200 80f1 	bhi.w	8030b2a <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8030948:	68fb      	ldr	r3, [r7, #12]
 803094a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 803094c:	2b01      	cmp	r3, #1
 803094e:	d123      	bne.n	8030998 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8030950:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8030952:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8030954:	68f8      	ldr	r0, [r7, #12]
 8030956:	f002 f9bc 	bl	8032cd2 <I2C_WaitOnRXNEFlagUntilTimeout>
 803095a:	4603      	mov	r3, r0
 803095c:	2b00      	cmp	r3, #0
 803095e:	d001      	beq.n	8030964 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8030960:	2301      	movs	r3, #1
 8030962:	e139      	b.n	8030bd8 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8030964:	68fb      	ldr	r3, [r7, #12]
 8030966:	681b      	ldr	r3, [r3, #0]
 8030968:	691a      	ldr	r2, [r3, #16]
 803096a:	68fb      	ldr	r3, [r7, #12]
 803096c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 803096e:	b2d2      	uxtb	r2, r2
 8030970:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8030972:	68fb      	ldr	r3, [r7, #12]
 8030974:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8030976:	1c5a      	adds	r2, r3, #1
 8030978:	68fb      	ldr	r3, [r7, #12]
 803097a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 803097c:	68fb      	ldr	r3, [r7, #12]
 803097e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8030980:	3b01      	subs	r3, #1
 8030982:	b29a      	uxth	r2, r3
 8030984:	68fb      	ldr	r3, [r7, #12]
 8030986:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8030988:	68fb      	ldr	r3, [r7, #12]
 803098a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 803098c:	b29b      	uxth	r3, r3
 803098e:	3b01      	subs	r3, #1
 8030990:	b29a      	uxth	r2, r3
 8030992:	68fb      	ldr	r3, [r7, #12]
 8030994:	855a      	strh	r2, [r3, #42]	; 0x2a
 8030996:	e10b      	b.n	8030bb0 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8030998:	68fb      	ldr	r3, [r7, #12]
 803099a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 803099c:	2b02      	cmp	r3, #2
 803099e:	d14e      	bne.n	8030a3e <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80309a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80309a2:	9300      	str	r3, [sp, #0]
 80309a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80309a6:	2200      	movs	r2, #0
 80309a8:	4906      	ldr	r1, [pc, #24]	; (80309c4 <HAL_I2C_Mem_Read+0x22c>)
 80309aa:	68f8      	ldr	r0, [r7, #12]
 80309ac:	f002 f839 	bl	8032a22 <I2C_WaitOnFlagUntilTimeout>
 80309b0:	4603      	mov	r3, r0
 80309b2:	2b00      	cmp	r3, #0
 80309b4:	d008      	beq.n	80309c8 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80309b6:	2301      	movs	r3, #1
 80309b8:	e10e      	b.n	8030bd8 <HAL_I2C_Mem_Read+0x440>
 80309ba:	bf00      	nop
 80309bc:	00100002 	.word	0x00100002
 80309c0:	ffff0000 	.word	0xffff0000
 80309c4:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80309c8:	68fb      	ldr	r3, [r7, #12]
 80309ca:	681b      	ldr	r3, [r3, #0]
 80309cc:	681a      	ldr	r2, [r3, #0]
 80309ce:	68fb      	ldr	r3, [r7, #12]
 80309d0:	681b      	ldr	r3, [r3, #0]
 80309d2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80309d6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80309d8:	68fb      	ldr	r3, [r7, #12]
 80309da:	681b      	ldr	r3, [r3, #0]
 80309dc:	691a      	ldr	r2, [r3, #16]
 80309de:	68fb      	ldr	r3, [r7, #12]
 80309e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80309e2:	b2d2      	uxtb	r2, r2
 80309e4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80309e6:	68fb      	ldr	r3, [r7, #12]
 80309e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80309ea:	1c5a      	adds	r2, r3, #1
 80309ec:	68fb      	ldr	r3, [r7, #12]
 80309ee:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80309f0:	68fb      	ldr	r3, [r7, #12]
 80309f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80309f4:	3b01      	subs	r3, #1
 80309f6:	b29a      	uxth	r2, r3
 80309f8:	68fb      	ldr	r3, [r7, #12]
 80309fa:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80309fc:	68fb      	ldr	r3, [r7, #12]
 80309fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8030a00:	b29b      	uxth	r3, r3
 8030a02:	3b01      	subs	r3, #1
 8030a04:	b29a      	uxth	r2, r3
 8030a06:	68fb      	ldr	r3, [r7, #12]
 8030a08:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8030a0a:	68fb      	ldr	r3, [r7, #12]
 8030a0c:	681b      	ldr	r3, [r3, #0]
 8030a0e:	691a      	ldr	r2, [r3, #16]
 8030a10:	68fb      	ldr	r3, [r7, #12]
 8030a12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8030a14:	b2d2      	uxtb	r2, r2
 8030a16:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8030a18:	68fb      	ldr	r3, [r7, #12]
 8030a1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8030a1c:	1c5a      	adds	r2, r3, #1
 8030a1e:	68fb      	ldr	r3, [r7, #12]
 8030a20:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8030a22:	68fb      	ldr	r3, [r7, #12]
 8030a24:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8030a26:	3b01      	subs	r3, #1
 8030a28:	b29a      	uxth	r2, r3
 8030a2a:	68fb      	ldr	r3, [r7, #12]
 8030a2c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8030a2e:	68fb      	ldr	r3, [r7, #12]
 8030a30:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8030a32:	b29b      	uxth	r3, r3
 8030a34:	3b01      	subs	r3, #1
 8030a36:	b29a      	uxth	r2, r3
 8030a38:	68fb      	ldr	r3, [r7, #12]
 8030a3a:	855a      	strh	r2, [r3, #42]	; 0x2a
 8030a3c:	e0b8      	b.n	8030bb0 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8030a3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8030a40:	9300      	str	r3, [sp, #0]
 8030a42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8030a44:	2200      	movs	r2, #0
 8030a46:	4966      	ldr	r1, [pc, #408]	; (8030be0 <HAL_I2C_Mem_Read+0x448>)
 8030a48:	68f8      	ldr	r0, [r7, #12]
 8030a4a:	f001 ffea 	bl	8032a22 <I2C_WaitOnFlagUntilTimeout>
 8030a4e:	4603      	mov	r3, r0
 8030a50:	2b00      	cmp	r3, #0
 8030a52:	d001      	beq.n	8030a58 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8030a54:	2301      	movs	r3, #1
 8030a56:	e0bf      	b.n	8030bd8 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8030a58:	68fb      	ldr	r3, [r7, #12]
 8030a5a:	681b      	ldr	r3, [r3, #0]
 8030a5c:	681a      	ldr	r2, [r3, #0]
 8030a5e:	68fb      	ldr	r3, [r7, #12]
 8030a60:	681b      	ldr	r3, [r3, #0]
 8030a62:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8030a66:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8030a68:	68fb      	ldr	r3, [r7, #12]
 8030a6a:	681b      	ldr	r3, [r3, #0]
 8030a6c:	691a      	ldr	r2, [r3, #16]
 8030a6e:	68fb      	ldr	r3, [r7, #12]
 8030a70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8030a72:	b2d2      	uxtb	r2, r2
 8030a74:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8030a76:	68fb      	ldr	r3, [r7, #12]
 8030a78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8030a7a:	1c5a      	adds	r2, r3, #1
 8030a7c:	68fb      	ldr	r3, [r7, #12]
 8030a7e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8030a80:	68fb      	ldr	r3, [r7, #12]
 8030a82:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8030a84:	3b01      	subs	r3, #1
 8030a86:	b29a      	uxth	r2, r3
 8030a88:	68fb      	ldr	r3, [r7, #12]
 8030a8a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8030a8c:	68fb      	ldr	r3, [r7, #12]
 8030a8e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8030a90:	b29b      	uxth	r3, r3
 8030a92:	3b01      	subs	r3, #1
 8030a94:	b29a      	uxth	r2, r3
 8030a96:	68fb      	ldr	r3, [r7, #12]
 8030a98:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8030a9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8030a9c:	9300      	str	r3, [sp, #0]
 8030a9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8030aa0:	2200      	movs	r2, #0
 8030aa2:	494f      	ldr	r1, [pc, #316]	; (8030be0 <HAL_I2C_Mem_Read+0x448>)
 8030aa4:	68f8      	ldr	r0, [r7, #12]
 8030aa6:	f001 ffbc 	bl	8032a22 <I2C_WaitOnFlagUntilTimeout>
 8030aaa:	4603      	mov	r3, r0
 8030aac:	2b00      	cmp	r3, #0
 8030aae:	d001      	beq.n	8030ab4 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8030ab0:	2301      	movs	r3, #1
 8030ab2:	e091      	b.n	8030bd8 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8030ab4:	68fb      	ldr	r3, [r7, #12]
 8030ab6:	681b      	ldr	r3, [r3, #0]
 8030ab8:	681a      	ldr	r2, [r3, #0]
 8030aba:	68fb      	ldr	r3, [r7, #12]
 8030abc:	681b      	ldr	r3, [r3, #0]
 8030abe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8030ac2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8030ac4:	68fb      	ldr	r3, [r7, #12]
 8030ac6:	681b      	ldr	r3, [r3, #0]
 8030ac8:	691a      	ldr	r2, [r3, #16]
 8030aca:	68fb      	ldr	r3, [r7, #12]
 8030acc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8030ace:	b2d2      	uxtb	r2, r2
 8030ad0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8030ad2:	68fb      	ldr	r3, [r7, #12]
 8030ad4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8030ad6:	1c5a      	adds	r2, r3, #1
 8030ad8:	68fb      	ldr	r3, [r7, #12]
 8030ada:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8030adc:	68fb      	ldr	r3, [r7, #12]
 8030ade:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8030ae0:	3b01      	subs	r3, #1
 8030ae2:	b29a      	uxth	r2, r3
 8030ae4:	68fb      	ldr	r3, [r7, #12]
 8030ae6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8030ae8:	68fb      	ldr	r3, [r7, #12]
 8030aea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8030aec:	b29b      	uxth	r3, r3
 8030aee:	3b01      	subs	r3, #1
 8030af0:	b29a      	uxth	r2, r3
 8030af2:	68fb      	ldr	r3, [r7, #12]
 8030af4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8030af6:	68fb      	ldr	r3, [r7, #12]
 8030af8:	681b      	ldr	r3, [r3, #0]
 8030afa:	691a      	ldr	r2, [r3, #16]
 8030afc:	68fb      	ldr	r3, [r7, #12]
 8030afe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8030b00:	b2d2      	uxtb	r2, r2
 8030b02:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8030b04:	68fb      	ldr	r3, [r7, #12]
 8030b06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8030b08:	1c5a      	adds	r2, r3, #1
 8030b0a:	68fb      	ldr	r3, [r7, #12]
 8030b0c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8030b0e:	68fb      	ldr	r3, [r7, #12]
 8030b10:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8030b12:	3b01      	subs	r3, #1
 8030b14:	b29a      	uxth	r2, r3
 8030b16:	68fb      	ldr	r3, [r7, #12]
 8030b18:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8030b1a:	68fb      	ldr	r3, [r7, #12]
 8030b1c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8030b1e:	b29b      	uxth	r3, r3
 8030b20:	3b01      	subs	r3, #1
 8030b22:	b29a      	uxth	r2, r3
 8030b24:	68fb      	ldr	r3, [r7, #12]
 8030b26:	855a      	strh	r2, [r3, #42]	; 0x2a
 8030b28:	e042      	b.n	8030bb0 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8030b2a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8030b2c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8030b2e:	68f8      	ldr	r0, [r7, #12]
 8030b30:	f002 f8cf 	bl	8032cd2 <I2C_WaitOnRXNEFlagUntilTimeout>
 8030b34:	4603      	mov	r3, r0
 8030b36:	2b00      	cmp	r3, #0
 8030b38:	d001      	beq.n	8030b3e <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8030b3a:	2301      	movs	r3, #1
 8030b3c:	e04c      	b.n	8030bd8 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8030b3e:	68fb      	ldr	r3, [r7, #12]
 8030b40:	681b      	ldr	r3, [r3, #0]
 8030b42:	691a      	ldr	r2, [r3, #16]
 8030b44:	68fb      	ldr	r3, [r7, #12]
 8030b46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8030b48:	b2d2      	uxtb	r2, r2
 8030b4a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8030b4c:	68fb      	ldr	r3, [r7, #12]
 8030b4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8030b50:	1c5a      	adds	r2, r3, #1
 8030b52:	68fb      	ldr	r3, [r7, #12]
 8030b54:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8030b56:	68fb      	ldr	r3, [r7, #12]
 8030b58:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8030b5a:	3b01      	subs	r3, #1
 8030b5c:	b29a      	uxth	r2, r3
 8030b5e:	68fb      	ldr	r3, [r7, #12]
 8030b60:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8030b62:	68fb      	ldr	r3, [r7, #12]
 8030b64:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8030b66:	b29b      	uxth	r3, r3
 8030b68:	3b01      	subs	r3, #1
 8030b6a:	b29a      	uxth	r2, r3
 8030b6c:	68fb      	ldr	r3, [r7, #12]
 8030b6e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8030b70:	68fb      	ldr	r3, [r7, #12]
 8030b72:	681b      	ldr	r3, [r3, #0]
 8030b74:	695b      	ldr	r3, [r3, #20]
 8030b76:	f003 0304 	and.w	r3, r3, #4
 8030b7a:	2b04      	cmp	r3, #4
 8030b7c:	d118      	bne.n	8030bb0 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8030b7e:	68fb      	ldr	r3, [r7, #12]
 8030b80:	681b      	ldr	r3, [r3, #0]
 8030b82:	691a      	ldr	r2, [r3, #16]
 8030b84:	68fb      	ldr	r3, [r7, #12]
 8030b86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8030b88:	b2d2      	uxtb	r2, r2
 8030b8a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8030b8c:	68fb      	ldr	r3, [r7, #12]
 8030b8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8030b90:	1c5a      	adds	r2, r3, #1
 8030b92:	68fb      	ldr	r3, [r7, #12]
 8030b94:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8030b96:	68fb      	ldr	r3, [r7, #12]
 8030b98:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8030b9a:	3b01      	subs	r3, #1
 8030b9c:	b29a      	uxth	r2, r3
 8030b9e:	68fb      	ldr	r3, [r7, #12]
 8030ba0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8030ba2:	68fb      	ldr	r3, [r7, #12]
 8030ba4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8030ba6:	b29b      	uxth	r3, r3
 8030ba8:	3b01      	subs	r3, #1
 8030baa:	b29a      	uxth	r2, r3
 8030bac:	68fb      	ldr	r3, [r7, #12]
 8030bae:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8030bb0:	68fb      	ldr	r3, [r7, #12]
 8030bb2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8030bb4:	2b00      	cmp	r3, #0
 8030bb6:	f47f aec2 	bne.w	803093e <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8030bba:	68fb      	ldr	r3, [r7, #12]
 8030bbc:	2220      	movs	r2, #32
 8030bbe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8030bc2:	68fb      	ldr	r3, [r7, #12]
 8030bc4:	2200      	movs	r2, #0
 8030bc6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8030bca:	68fb      	ldr	r3, [r7, #12]
 8030bcc:	2200      	movs	r2, #0
 8030bce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8030bd2:	2300      	movs	r3, #0
 8030bd4:	e000      	b.n	8030bd8 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8030bd6:	2302      	movs	r3, #2
  }
}
 8030bd8:	4618      	mov	r0, r3
 8030bda:	3728      	adds	r7, #40	; 0x28
 8030bdc:	46bd      	mov	sp, r7
 8030bde:	bd80      	pop	{r7, pc}
 8030be0:	00010004 	.word	0x00010004

08030be4 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8030be4:	b580      	push	{r7, lr}
 8030be6:	b08a      	sub	sp, #40	; 0x28
 8030be8:	af02      	add	r7, sp, #8
 8030bea:	60f8      	str	r0, [r7, #12]
 8030bec:	607a      	str	r2, [r7, #4]
 8030bee:	603b      	str	r3, [r7, #0]
 8030bf0:	460b      	mov	r3, r1
 8030bf2:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8030bf4:	f7fb fb62 	bl	802c2bc <HAL_GetTick>
 8030bf8:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 8030bfa:	2301      	movs	r3, #1
 8030bfc:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8030bfe:	68fb      	ldr	r3, [r7, #12]
 8030c00:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8030c04:	b2db      	uxtb	r3, r3
 8030c06:	2b20      	cmp	r3, #32
 8030c08:	f040 8110 	bne.w	8030e2c <HAL_I2C_IsDeviceReady+0x248>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8030c0c:	69fb      	ldr	r3, [r7, #28]
 8030c0e:	9300      	str	r3, [sp, #0]
 8030c10:	2319      	movs	r3, #25
 8030c12:	2201      	movs	r2, #1
 8030c14:	4988      	ldr	r1, [pc, #544]	; (8030e38 <HAL_I2C_IsDeviceReady+0x254>)
 8030c16:	68f8      	ldr	r0, [r7, #12]
 8030c18:	f001 ff03 	bl	8032a22 <I2C_WaitOnFlagUntilTimeout>
 8030c1c:	4603      	mov	r3, r0
 8030c1e:	2b00      	cmp	r3, #0
 8030c20:	d001      	beq.n	8030c26 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8030c22:	2302      	movs	r3, #2
 8030c24:	e103      	b.n	8030e2e <HAL_I2C_IsDeviceReady+0x24a>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8030c26:	68fb      	ldr	r3, [r7, #12]
 8030c28:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8030c2c:	2b01      	cmp	r3, #1
 8030c2e:	d101      	bne.n	8030c34 <HAL_I2C_IsDeviceReady+0x50>
 8030c30:	2302      	movs	r3, #2
 8030c32:	e0fc      	b.n	8030e2e <HAL_I2C_IsDeviceReady+0x24a>
 8030c34:	68fb      	ldr	r3, [r7, #12]
 8030c36:	2201      	movs	r2, #1
 8030c38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8030c3c:	68fb      	ldr	r3, [r7, #12]
 8030c3e:	681b      	ldr	r3, [r3, #0]
 8030c40:	681b      	ldr	r3, [r3, #0]
 8030c42:	f003 0301 	and.w	r3, r3, #1
 8030c46:	2b01      	cmp	r3, #1
 8030c48:	d007      	beq.n	8030c5a <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8030c4a:	68fb      	ldr	r3, [r7, #12]
 8030c4c:	681b      	ldr	r3, [r3, #0]
 8030c4e:	681a      	ldr	r2, [r3, #0]
 8030c50:	68fb      	ldr	r3, [r7, #12]
 8030c52:	681b      	ldr	r3, [r3, #0]
 8030c54:	f042 0201 	orr.w	r2, r2, #1
 8030c58:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8030c5a:	68fb      	ldr	r3, [r7, #12]
 8030c5c:	681b      	ldr	r3, [r3, #0]
 8030c5e:	681a      	ldr	r2, [r3, #0]
 8030c60:	68fb      	ldr	r3, [r7, #12]
 8030c62:	681b      	ldr	r3, [r3, #0]
 8030c64:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8030c68:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8030c6a:	68fb      	ldr	r3, [r7, #12]
 8030c6c:	2224      	movs	r2, #36	; 0x24
 8030c6e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8030c72:	68fb      	ldr	r3, [r7, #12]
 8030c74:	2200      	movs	r2, #0
 8030c76:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8030c78:	68fb      	ldr	r3, [r7, #12]
 8030c7a:	4a70      	ldr	r2, [pc, #448]	; (8030e3c <HAL_I2C_IsDeviceReady+0x258>)
 8030c7c:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8030c7e:	68fb      	ldr	r3, [r7, #12]
 8030c80:	681b      	ldr	r3, [r3, #0]
 8030c82:	681a      	ldr	r2, [r3, #0]
 8030c84:	68fb      	ldr	r3, [r7, #12]
 8030c86:	681b      	ldr	r3, [r3, #0]
 8030c88:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8030c8c:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8030c8e:	69fb      	ldr	r3, [r7, #28]
 8030c90:	9300      	str	r3, [sp, #0]
 8030c92:	683b      	ldr	r3, [r7, #0]
 8030c94:	2200      	movs	r2, #0
 8030c96:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8030c9a:	68f8      	ldr	r0, [r7, #12]
 8030c9c:	f001 fec1 	bl	8032a22 <I2C_WaitOnFlagUntilTimeout>
 8030ca0:	4603      	mov	r3, r0
 8030ca2:	2b00      	cmp	r3, #0
 8030ca4:	d00c      	beq.n	8030cc0 <HAL_I2C_IsDeviceReady+0xdc>
      {
        if (hi2c->Instance->CR1 & I2C_CR1_START)
 8030ca6:	68fb      	ldr	r3, [r7, #12]
 8030ca8:	681b      	ldr	r3, [r3, #0]
 8030caa:	681b      	ldr	r3, [r3, #0]
 8030cac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8030cb0:	2b00      	cmp	r3, #0
 8030cb2:	d003      	beq.n	8030cbc <HAL_I2C_IsDeviceReady+0xd8>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8030cb4:	68fb      	ldr	r3, [r7, #12]
 8030cb6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8030cba:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8030cbc:	2303      	movs	r3, #3
 8030cbe:	e0b6      	b.n	8030e2e <HAL_I2C_IsDeviceReady+0x24a>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8030cc0:	897b      	ldrh	r3, [r7, #10]
 8030cc2:	b2db      	uxtb	r3, r3
 8030cc4:	461a      	mov	r2, r3
 8030cc6:	68fb      	ldr	r3, [r7, #12]
 8030cc8:	681b      	ldr	r3, [r3, #0]
 8030cca:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8030cce:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8030cd0:	f7fb faf4 	bl	802c2bc <HAL_GetTick>
 8030cd4:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8030cd6:	68fb      	ldr	r3, [r7, #12]
 8030cd8:	681b      	ldr	r3, [r3, #0]
 8030cda:	695b      	ldr	r3, [r3, #20]
 8030cdc:	f003 0302 	and.w	r3, r3, #2
 8030ce0:	2b02      	cmp	r3, #2
 8030ce2:	bf0c      	ite	eq
 8030ce4:	2301      	moveq	r3, #1
 8030ce6:	2300      	movne	r3, #0
 8030ce8:	b2db      	uxtb	r3, r3
 8030cea:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8030cec:	68fb      	ldr	r3, [r7, #12]
 8030cee:	681b      	ldr	r3, [r3, #0]
 8030cf0:	695b      	ldr	r3, [r3, #20]
 8030cf2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8030cf6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8030cfa:	bf0c      	ite	eq
 8030cfc:	2301      	moveq	r3, #1
 8030cfe:	2300      	movne	r3, #0
 8030d00:	b2db      	uxtb	r3, r3
 8030d02:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8030d04:	e025      	b.n	8030d52 <HAL_I2C_IsDeviceReady+0x16e>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8030d06:	f7fb fad9 	bl	802c2bc <HAL_GetTick>
 8030d0a:	4602      	mov	r2, r0
 8030d0c:	69fb      	ldr	r3, [r7, #28]
 8030d0e:	1ad3      	subs	r3, r2, r3
 8030d10:	683a      	ldr	r2, [r7, #0]
 8030d12:	429a      	cmp	r2, r3
 8030d14:	d302      	bcc.n	8030d1c <HAL_I2C_IsDeviceReady+0x138>
 8030d16:	683b      	ldr	r3, [r7, #0]
 8030d18:	2b00      	cmp	r3, #0
 8030d1a:	d103      	bne.n	8030d24 <HAL_I2C_IsDeviceReady+0x140>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8030d1c:	68fb      	ldr	r3, [r7, #12]
 8030d1e:	22a0      	movs	r2, #160	; 0xa0
 8030d20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8030d24:	68fb      	ldr	r3, [r7, #12]
 8030d26:	681b      	ldr	r3, [r3, #0]
 8030d28:	695b      	ldr	r3, [r3, #20]
 8030d2a:	f003 0302 	and.w	r3, r3, #2
 8030d2e:	2b02      	cmp	r3, #2
 8030d30:	bf0c      	ite	eq
 8030d32:	2301      	moveq	r3, #1
 8030d34:	2300      	movne	r3, #0
 8030d36:	b2db      	uxtb	r3, r3
 8030d38:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8030d3a:	68fb      	ldr	r3, [r7, #12]
 8030d3c:	681b      	ldr	r3, [r3, #0]
 8030d3e:	695b      	ldr	r3, [r3, #20]
 8030d40:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8030d44:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8030d48:	bf0c      	ite	eq
 8030d4a:	2301      	moveq	r3, #1
 8030d4c:	2300      	movne	r3, #0
 8030d4e:	b2db      	uxtb	r3, r3
 8030d50:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8030d52:	68fb      	ldr	r3, [r7, #12]
 8030d54:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8030d58:	b2db      	uxtb	r3, r3
 8030d5a:	2ba0      	cmp	r3, #160	; 0xa0
 8030d5c:	d005      	beq.n	8030d6a <HAL_I2C_IsDeviceReady+0x186>
 8030d5e:	7dfb      	ldrb	r3, [r7, #23]
 8030d60:	2b00      	cmp	r3, #0
 8030d62:	d102      	bne.n	8030d6a <HAL_I2C_IsDeviceReady+0x186>
 8030d64:	7dbb      	ldrb	r3, [r7, #22]
 8030d66:	2b00      	cmp	r3, #0
 8030d68:	d0cd      	beq.n	8030d06 <HAL_I2C_IsDeviceReady+0x122>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8030d6a:	68fb      	ldr	r3, [r7, #12]
 8030d6c:	2220      	movs	r2, #32
 8030d6e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8030d72:	68fb      	ldr	r3, [r7, #12]
 8030d74:	681b      	ldr	r3, [r3, #0]
 8030d76:	695b      	ldr	r3, [r3, #20]
 8030d78:	f003 0302 	and.w	r3, r3, #2
 8030d7c:	2b02      	cmp	r3, #2
 8030d7e:	d129      	bne.n	8030dd4 <HAL_I2C_IsDeviceReady+0x1f0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8030d80:	68fb      	ldr	r3, [r7, #12]
 8030d82:	681b      	ldr	r3, [r3, #0]
 8030d84:	681a      	ldr	r2, [r3, #0]
 8030d86:	68fb      	ldr	r3, [r7, #12]
 8030d88:	681b      	ldr	r3, [r3, #0]
 8030d8a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8030d8e:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8030d90:	2300      	movs	r3, #0
 8030d92:	613b      	str	r3, [r7, #16]
 8030d94:	68fb      	ldr	r3, [r7, #12]
 8030d96:	681b      	ldr	r3, [r3, #0]
 8030d98:	695b      	ldr	r3, [r3, #20]
 8030d9a:	613b      	str	r3, [r7, #16]
 8030d9c:	68fb      	ldr	r3, [r7, #12]
 8030d9e:	681b      	ldr	r3, [r3, #0]
 8030da0:	699b      	ldr	r3, [r3, #24]
 8030da2:	613b      	str	r3, [r7, #16]
 8030da4:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8030da6:	69fb      	ldr	r3, [r7, #28]
 8030da8:	9300      	str	r3, [sp, #0]
 8030daa:	2319      	movs	r3, #25
 8030dac:	2201      	movs	r2, #1
 8030dae:	4922      	ldr	r1, [pc, #136]	; (8030e38 <HAL_I2C_IsDeviceReady+0x254>)
 8030db0:	68f8      	ldr	r0, [r7, #12]
 8030db2:	f001 fe36 	bl	8032a22 <I2C_WaitOnFlagUntilTimeout>
 8030db6:	4603      	mov	r3, r0
 8030db8:	2b00      	cmp	r3, #0
 8030dba:	d001      	beq.n	8030dc0 <HAL_I2C_IsDeviceReady+0x1dc>
        {
          return HAL_ERROR;
 8030dbc:	2301      	movs	r3, #1
 8030dbe:	e036      	b.n	8030e2e <HAL_I2C_IsDeviceReady+0x24a>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8030dc0:	68fb      	ldr	r3, [r7, #12]
 8030dc2:	2220      	movs	r2, #32
 8030dc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8030dc8:	68fb      	ldr	r3, [r7, #12]
 8030dca:	2200      	movs	r2, #0
 8030dcc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8030dd0:	2300      	movs	r3, #0
 8030dd2:	e02c      	b.n	8030e2e <HAL_I2C_IsDeviceReady+0x24a>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8030dd4:	68fb      	ldr	r3, [r7, #12]
 8030dd6:	681b      	ldr	r3, [r3, #0]
 8030dd8:	681a      	ldr	r2, [r3, #0]
 8030dda:	68fb      	ldr	r3, [r7, #12]
 8030ddc:	681b      	ldr	r3, [r3, #0]
 8030dde:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8030de2:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8030de4:	68fb      	ldr	r3, [r7, #12]
 8030de6:	681b      	ldr	r3, [r3, #0]
 8030de8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8030dec:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8030dee:	69fb      	ldr	r3, [r7, #28]
 8030df0:	9300      	str	r3, [sp, #0]
 8030df2:	2319      	movs	r3, #25
 8030df4:	2201      	movs	r2, #1
 8030df6:	4910      	ldr	r1, [pc, #64]	; (8030e38 <HAL_I2C_IsDeviceReady+0x254>)
 8030df8:	68f8      	ldr	r0, [r7, #12]
 8030dfa:	f001 fe12 	bl	8032a22 <I2C_WaitOnFlagUntilTimeout>
 8030dfe:	4603      	mov	r3, r0
 8030e00:	2b00      	cmp	r3, #0
 8030e02:	d001      	beq.n	8030e08 <HAL_I2C_IsDeviceReady+0x224>
        {
          return HAL_ERROR;
 8030e04:	2301      	movs	r3, #1
 8030e06:	e012      	b.n	8030e2e <HAL_I2C_IsDeviceReady+0x24a>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8030e08:	69bb      	ldr	r3, [r7, #24]
 8030e0a:	3301      	adds	r3, #1
 8030e0c:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8030e0e:	69ba      	ldr	r2, [r7, #24]
 8030e10:	687b      	ldr	r3, [r7, #4]
 8030e12:	429a      	cmp	r2, r3
 8030e14:	f4ff af33 	bcc.w	8030c7e <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8030e18:	68fb      	ldr	r3, [r7, #12]
 8030e1a:	2220      	movs	r2, #32
 8030e1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8030e20:	68fb      	ldr	r3, [r7, #12]
 8030e22:	2200      	movs	r2, #0
 8030e24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8030e28:	2301      	movs	r3, #1
 8030e2a:	e000      	b.n	8030e2e <HAL_I2C_IsDeviceReady+0x24a>
  }
  else
  {
    return HAL_BUSY;
 8030e2c:	2302      	movs	r3, #2
  }
}
 8030e2e:	4618      	mov	r0, r3
 8030e30:	3720      	adds	r7, #32
 8030e32:	46bd      	mov	sp, r7
 8030e34:	bd80      	pop	{r7, pc}
 8030e36:	bf00      	nop
 8030e38:	00100002 	.word	0x00100002
 8030e3c:	ffff0000 	.word	0xffff0000

08030e40 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8030e40:	b580      	push	{r7, lr}
 8030e42:	b088      	sub	sp, #32
 8030e44:	af00      	add	r7, sp, #0
 8030e46:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8030e48:	2300      	movs	r3, #0
 8030e4a:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8030e4c:	687b      	ldr	r3, [r7, #4]
 8030e4e:	681b      	ldr	r3, [r3, #0]
 8030e50:	685b      	ldr	r3, [r3, #4]
 8030e52:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8030e54:	687b      	ldr	r3, [r7, #4]
 8030e56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8030e58:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8030e5a:	687b      	ldr	r3, [r7, #4]
 8030e5c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8030e60:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8030e62:	687b      	ldr	r3, [r7, #4]
 8030e64:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8030e68:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8030e6a:	7bfb      	ldrb	r3, [r7, #15]
 8030e6c:	2b10      	cmp	r3, #16
 8030e6e:	d003      	beq.n	8030e78 <HAL_I2C_EV_IRQHandler+0x38>
 8030e70:	7bfb      	ldrb	r3, [r7, #15]
 8030e72:	2b40      	cmp	r3, #64	; 0x40
 8030e74:	f040 80b6 	bne.w	8030fe4 <HAL_I2C_EV_IRQHandler+0x1a4>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8030e78:	687b      	ldr	r3, [r7, #4]
 8030e7a:	681b      	ldr	r3, [r3, #0]
 8030e7c:	699b      	ldr	r3, [r3, #24]
 8030e7e:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8030e80:	687b      	ldr	r3, [r7, #4]
 8030e82:	681b      	ldr	r3, [r3, #0]
 8030e84:	695b      	ldr	r3, [r3, #20]
 8030e86:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8030e88:	69fb      	ldr	r3, [r7, #28]
 8030e8a:	f003 0301 	and.w	r3, r3, #1
 8030e8e:	2b00      	cmp	r3, #0
 8030e90:	d10d      	bne.n	8030eae <HAL_I2C_EV_IRQHandler+0x6e>
 8030e92:	693b      	ldr	r3, [r7, #16]
 8030e94:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8030e98:	d003      	beq.n	8030ea2 <HAL_I2C_EV_IRQHandler+0x62>
 8030e9a:	693b      	ldr	r3, [r7, #16]
 8030e9c:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8030ea0:	d101      	bne.n	8030ea6 <HAL_I2C_EV_IRQHandler+0x66>
 8030ea2:	2301      	movs	r3, #1
 8030ea4:	e000      	b.n	8030ea8 <HAL_I2C_EV_IRQHandler+0x68>
 8030ea6:	2300      	movs	r3, #0
 8030ea8:	2b01      	cmp	r3, #1
 8030eaa:	f000 8127 	beq.w	80310fc <HAL_I2C_EV_IRQHandler+0x2bc>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8030eae:	69fb      	ldr	r3, [r7, #28]
 8030eb0:	f003 0301 	and.w	r3, r3, #1
 8030eb4:	2b00      	cmp	r3, #0
 8030eb6:	d00c      	beq.n	8030ed2 <HAL_I2C_EV_IRQHandler+0x92>
 8030eb8:	697b      	ldr	r3, [r7, #20]
 8030eba:	0a5b      	lsrs	r3, r3, #9
 8030ebc:	f003 0301 	and.w	r3, r3, #1
 8030ec0:	2b00      	cmp	r3, #0
 8030ec2:	d006      	beq.n	8030ed2 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8030ec4:	6878      	ldr	r0, [r7, #4]
 8030ec6:	f001 ff89 	bl	8032ddc <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8030eca:	6878      	ldr	r0, [r7, #4]
 8030ecc:	f000 fd1c 	bl	8031908 <I2C_Master_SB>
 8030ed0:	e087      	b.n	8030fe2 <HAL_I2C_EV_IRQHandler+0x1a2>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8030ed2:	69fb      	ldr	r3, [r7, #28]
 8030ed4:	08db      	lsrs	r3, r3, #3
 8030ed6:	f003 0301 	and.w	r3, r3, #1
 8030eda:	2b00      	cmp	r3, #0
 8030edc:	d009      	beq.n	8030ef2 <HAL_I2C_EV_IRQHandler+0xb2>
 8030ede:	697b      	ldr	r3, [r7, #20]
 8030ee0:	0a5b      	lsrs	r3, r3, #9
 8030ee2:	f003 0301 	and.w	r3, r3, #1
 8030ee6:	2b00      	cmp	r3, #0
 8030ee8:	d003      	beq.n	8030ef2 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8030eea:	6878      	ldr	r0, [r7, #4]
 8030eec:	f000 fd92 	bl	8031a14 <I2C_Master_ADD10>
 8030ef0:	e077      	b.n	8030fe2 <HAL_I2C_EV_IRQHandler+0x1a2>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8030ef2:	69fb      	ldr	r3, [r7, #28]
 8030ef4:	085b      	lsrs	r3, r3, #1
 8030ef6:	f003 0301 	and.w	r3, r3, #1
 8030efa:	2b00      	cmp	r3, #0
 8030efc:	d009      	beq.n	8030f12 <HAL_I2C_EV_IRQHandler+0xd2>
 8030efe:	697b      	ldr	r3, [r7, #20]
 8030f00:	0a5b      	lsrs	r3, r3, #9
 8030f02:	f003 0301 	and.w	r3, r3, #1
 8030f06:	2b00      	cmp	r3, #0
 8030f08:	d003      	beq.n	8030f12 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8030f0a:	6878      	ldr	r0, [r7, #4]
 8030f0c:	f000 fdac 	bl	8031a68 <I2C_Master_ADDR>
 8030f10:	e067      	b.n	8030fe2 <HAL_I2C_EV_IRQHandler+0x1a2>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8030f12:	69bb      	ldr	r3, [r7, #24]
 8030f14:	089b      	lsrs	r3, r3, #2
 8030f16:	f003 0301 	and.w	r3, r3, #1
 8030f1a:	2b00      	cmp	r3, #0
 8030f1c:	d030      	beq.n	8030f80 <HAL_I2C_EV_IRQHandler+0x140>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8030f1e:	687b      	ldr	r3, [r7, #4]
 8030f20:	681b      	ldr	r3, [r3, #0]
 8030f22:	685b      	ldr	r3, [r3, #4]
 8030f24:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8030f28:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8030f2c:	f000 80e8 	beq.w	8031100 <HAL_I2C_EV_IRQHandler+0x2c0>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8030f30:	69fb      	ldr	r3, [r7, #28]
 8030f32:	09db      	lsrs	r3, r3, #7
 8030f34:	f003 0301 	and.w	r3, r3, #1
 8030f38:	2b00      	cmp	r3, #0
 8030f3a:	d00f      	beq.n	8030f5c <HAL_I2C_EV_IRQHandler+0x11c>
 8030f3c:	697b      	ldr	r3, [r7, #20]
 8030f3e:	0a9b      	lsrs	r3, r3, #10
 8030f40:	f003 0301 	and.w	r3, r3, #1
 8030f44:	2b00      	cmp	r3, #0
 8030f46:	d009      	beq.n	8030f5c <HAL_I2C_EV_IRQHandler+0x11c>
 8030f48:	69fb      	ldr	r3, [r7, #28]
 8030f4a:	089b      	lsrs	r3, r3, #2
 8030f4c:	f003 0301 	and.w	r3, r3, #1
 8030f50:	2b00      	cmp	r3, #0
 8030f52:	d103      	bne.n	8030f5c <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8030f54:	6878      	ldr	r0, [r7, #4]
 8030f56:	f000 f9e8 	bl	803132a <I2C_MasterTransmit_TXE>
 8030f5a:	e042      	b.n	8030fe2 <HAL_I2C_EV_IRQHandler+0x1a2>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8030f5c:	69fb      	ldr	r3, [r7, #28]
 8030f5e:	089b      	lsrs	r3, r3, #2
 8030f60:	f003 0301 	and.w	r3, r3, #1
 8030f64:	2b00      	cmp	r3, #0
 8030f66:	f000 80cb 	beq.w	8031100 <HAL_I2C_EV_IRQHandler+0x2c0>
 8030f6a:	697b      	ldr	r3, [r7, #20]
 8030f6c:	0a5b      	lsrs	r3, r3, #9
 8030f6e:	f003 0301 	and.w	r3, r3, #1
 8030f72:	2b00      	cmp	r3, #0
 8030f74:	f000 80c4 	beq.w	8031100 <HAL_I2C_EV_IRQHandler+0x2c0>
        {
          I2C_MasterTransmit_BTF(hi2c);
 8030f78:	6878      	ldr	r0, [r7, #4]
 8030f7a:	f000 fa72 	bl	8031462 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8030f7e:	e0bf      	b.n	8031100 <HAL_I2C_EV_IRQHandler+0x2c0>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8030f80:	687b      	ldr	r3, [r7, #4]
 8030f82:	681b      	ldr	r3, [r3, #0]
 8030f84:	685b      	ldr	r3, [r3, #4]
 8030f86:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8030f8a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8030f8e:	f000 80b7 	beq.w	8031100 <HAL_I2C_EV_IRQHandler+0x2c0>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8030f92:	69fb      	ldr	r3, [r7, #28]
 8030f94:	099b      	lsrs	r3, r3, #6
 8030f96:	f003 0301 	and.w	r3, r3, #1
 8030f9a:	2b00      	cmp	r3, #0
 8030f9c:	d00f      	beq.n	8030fbe <HAL_I2C_EV_IRQHandler+0x17e>
 8030f9e:	697b      	ldr	r3, [r7, #20]
 8030fa0:	0a9b      	lsrs	r3, r3, #10
 8030fa2:	f003 0301 	and.w	r3, r3, #1
 8030fa6:	2b00      	cmp	r3, #0
 8030fa8:	d009      	beq.n	8030fbe <HAL_I2C_EV_IRQHandler+0x17e>
 8030faa:	69fb      	ldr	r3, [r7, #28]
 8030fac:	089b      	lsrs	r3, r3, #2
 8030fae:	f003 0301 	and.w	r3, r3, #1
 8030fb2:	2b00      	cmp	r3, #0
 8030fb4:	d103      	bne.n	8030fbe <HAL_I2C_EV_IRQHandler+0x17e>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8030fb6:	6878      	ldr	r0, [r7, #4]
 8030fb8:	f000 fb3a 	bl	8031630 <I2C_MasterReceive_RXNE>
 8030fbc:	e011      	b.n	8030fe2 <HAL_I2C_EV_IRQHandler+0x1a2>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8030fbe:	69fb      	ldr	r3, [r7, #28]
 8030fc0:	089b      	lsrs	r3, r3, #2
 8030fc2:	f003 0301 	and.w	r3, r3, #1
 8030fc6:	2b00      	cmp	r3, #0
 8030fc8:	f000 809a 	beq.w	8031100 <HAL_I2C_EV_IRQHandler+0x2c0>
 8030fcc:	697b      	ldr	r3, [r7, #20]
 8030fce:	0a5b      	lsrs	r3, r3, #9
 8030fd0:	f003 0301 	and.w	r3, r3, #1
 8030fd4:	2b00      	cmp	r3, #0
 8030fd6:	f000 8093 	beq.w	8031100 <HAL_I2C_EV_IRQHandler+0x2c0>
        {
          I2C_MasterReceive_BTF(hi2c);
 8030fda:	6878      	ldr	r0, [r7, #4]
 8030fdc:	f000 fbaa 	bl	8031734 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8030fe0:	e08e      	b.n	8031100 <HAL_I2C_EV_IRQHandler+0x2c0>
 8030fe2:	e08d      	b.n	8031100 <HAL_I2C_EV_IRQHandler+0x2c0>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8030fe4:	687b      	ldr	r3, [r7, #4]
 8030fe6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8030fe8:	2b00      	cmp	r3, #0
 8030fea:	d004      	beq.n	8030ff6 <HAL_I2C_EV_IRQHandler+0x1b6>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8030fec:	687b      	ldr	r3, [r7, #4]
 8030fee:	681b      	ldr	r3, [r3, #0]
 8030ff0:	695b      	ldr	r3, [r3, #20]
 8030ff2:	61fb      	str	r3, [r7, #28]
 8030ff4:	e007      	b.n	8031006 <HAL_I2C_EV_IRQHandler+0x1c6>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8030ff6:	687b      	ldr	r3, [r7, #4]
 8030ff8:	681b      	ldr	r3, [r3, #0]
 8030ffa:	699b      	ldr	r3, [r3, #24]
 8030ffc:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8030ffe:	687b      	ldr	r3, [r7, #4]
 8031000:	681b      	ldr	r3, [r3, #0]
 8031002:	695b      	ldr	r3, [r3, #20]
 8031004:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8031006:	69fb      	ldr	r3, [r7, #28]
 8031008:	085b      	lsrs	r3, r3, #1
 803100a:	f003 0301 	and.w	r3, r3, #1
 803100e:	2b00      	cmp	r3, #0
 8031010:	d012      	beq.n	8031038 <HAL_I2C_EV_IRQHandler+0x1f8>
 8031012:	697b      	ldr	r3, [r7, #20]
 8031014:	0a5b      	lsrs	r3, r3, #9
 8031016:	f003 0301 	and.w	r3, r3, #1
 803101a:	2b00      	cmp	r3, #0
 803101c:	d00c      	beq.n	8031038 <HAL_I2C_EV_IRQHandler+0x1f8>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 803101e:	687b      	ldr	r3, [r7, #4]
 8031020:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8031022:	2b00      	cmp	r3, #0
 8031024:	d003      	beq.n	803102e <HAL_I2C_EV_IRQHandler+0x1ee>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8031026:	687b      	ldr	r3, [r7, #4]
 8031028:	681b      	ldr	r3, [r3, #0]
 803102a:	699b      	ldr	r3, [r3, #24]
 803102c:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 803102e:	69b9      	ldr	r1, [r7, #24]
 8031030:	6878      	ldr	r0, [r7, #4]
 8031032:	f000 ff68 	bl	8031f06 <I2C_Slave_ADDR>
 8031036:	e066      	b.n	8031106 <HAL_I2C_EV_IRQHandler+0x2c6>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8031038:	69fb      	ldr	r3, [r7, #28]
 803103a:	091b      	lsrs	r3, r3, #4
 803103c:	f003 0301 	and.w	r3, r3, #1
 8031040:	2b00      	cmp	r3, #0
 8031042:	d009      	beq.n	8031058 <HAL_I2C_EV_IRQHandler+0x218>
 8031044:	697b      	ldr	r3, [r7, #20]
 8031046:	0a5b      	lsrs	r3, r3, #9
 8031048:	f003 0301 	and.w	r3, r3, #1
 803104c:	2b00      	cmp	r3, #0
 803104e:	d003      	beq.n	8031058 <HAL_I2C_EV_IRQHandler+0x218>
    {
      I2C_Slave_STOPF(hi2c);
 8031050:	6878      	ldr	r0, [r7, #4]
 8031052:	f000 ff9d 	bl	8031f90 <I2C_Slave_STOPF>
 8031056:	e056      	b.n	8031106 <HAL_I2C_EV_IRQHandler+0x2c6>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8031058:	7bbb      	ldrb	r3, [r7, #14]
 803105a:	2b21      	cmp	r3, #33	; 0x21
 803105c:	d002      	beq.n	8031064 <HAL_I2C_EV_IRQHandler+0x224>
 803105e:	7bbb      	ldrb	r3, [r7, #14]
 8031060:	2b29      	cmp	r3, #41	; 0x29
 8031062:	d125      	bne.n	80310b0 <HAL_I2C_EV_IRQHandler+0x270>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8031064:	69fb      	ldr	r3, [r7, #28]
 8031066:	09db      	lsrs	r3, r3, #7
 8031068:	f003 0301 	and.w	r3, r3, #1
 803106c:	2b00      	cmp	r3, #0
 803106e:	d00f      	beq.n	8031090 <HAL_I2C_EV_IRQHandler+0x250>
 8031070:	697b      	ldr	r3, [r7, #20]
 8031072:	0a9b      	lsrs	r3, r3, #10
 8031074:	f003 0301 	and.w	r3, r3, #1
 8031078:	2b00      	cmp	r3, #0
 803107a:	d009      	beq.n	8031090 <HAL_I2C_EV_IRQHandler+0x250>
 803107c:	69fb      	ldr	r3, [r7, #28]
 803107e:	089b      	lsrs	r3, r3, #2
 8031080:	f003 0301 	and.w	r3, r3, #1
 8031084:	2b00      	cmp	r3, #0
 8031086:	d103      	bne.n	8031090 <HAL_I2C_EV_IRQHandler+0x250>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8031088:	6878      	ldr	r0, [r7, #4]
 803108a:	f000 fe7e 	bl	8031d8a <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 803108e:	e039      	b.n	8031104 <HAL_I2C_EV_IRQHandler+0x2c4>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8031090:	69fb      	ldr	r3, [r7, #28]
 8031092:	089b      	lsrs	r3, r3, #2
 8031094:	f003 0301 	and.w	r3, r3, #1
 8031098:	2b00      	cmp	r3, #0
 803109a:	d033      	beq.n	8031104 <HAL_I2C_EV_IRQHandler+0x2c4>
 803109c:	697b      	ldr	r3, [r7, #20]
 803109e:	0a5b      	lsrs	r3, r3, #9
 80310a0:	f003 0301 	and.w	r3, r3, #1
 80310a4:	2b00      	cmp	r3, #0
 80310a6:	d02d      	beq.n	8031104 <HAL_I2C_EV_IRQHandler+0x2c4>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 80310a8:	6878      	ldr	r0, [r7, #4]
 80310aa:	f000 feab 	bl	8031e04 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80310ae:	e029      	b.n	8031104 <HAL_I2C_EV_IRQHandler+0x2c4>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80310b0:	69fb      	ldr	r3, [r7, #28]
 80310b2:	099b      	lsrs	r3, r3, #6
 80310b4:	f003 0301 	and.w	r3, r3, #1
 80310b8:	2b00      	cmp	r3, #0
 80310ba:	d00f      	beq.n	80310dc <HAL_I2C_EV_IRQHandler+0x29c>
 80310bc:	697b      	ldr	r3, [r7, #20]
 80310be:	0a9b      	lsrs	r3, r3, #10
 80310c0:	f003 0301 	and.w	r3, r3, #1
 80310c4:	2b00      	cmp	r3, #0
 80310c6:	d009      	beq.n	80310dc <HAL_I2C_EV_IRQHandler+0x29c>
 80310c8:	69fb      	ldr	r3, [r7, #28]
 80310ca:	089b      	lsrs	r3, r3, #2
 80310cc:	f003 0301 	and.w	r3, r3, #1
 80310d0:	2b00      	cmp	r3, #0
 80310d2:	d103      	bne.n	80310dc <HAL_I2C_EV_IRQHandler+0x29c>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 80310d4:	6878      	ldr	r0, [r7, #4]
 80310d6:	f000 feb6 	bl	8031e46 <I2C_SlaveReceive_RXNE>
 80310da:	e014      	b.n	8031106 <HAL_I2C_EV_IRQHandler+0x2c6>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80310dc:	69fb      	ldr	r3, [r7, #28]
 80310de:	089b      	lsrs	r3, r3, #2
 80310e0:	f003 0301 	and.w	r3, r3, #1
 80310e4:	2b00      	cmp	r3, #0
 80310e6:	d00e      	beq.n	8031106 <HAL_I2C_EV_IRQHandler+0x2c6>
 80310e8:	697b      	ldr	r3, [r7, #20]
 80310ea:	0a5b      	lsrs	r3, r3, #9
 80310ec:	f003 0301 	and.w	r3, r3, #1
 80310f0:	2b00      	cmp	r3, #0
 80310f2:	d008      	beq.n	8031106 <HAL_I2C_EV_IRQHandler+0x2c6>
      {
        I2C_SlaveReceive_BTF(hi2c);
 80310f4:	6878      	ldr	r0, [r7, #4]
 80310f6:	f000 fee4 	bl	8031ec2 <I2C_SlaveReceive_BTF>
 80310fa:	e004      	b.n	8031106 <HAL_I2C_EV_IRQHandler+0x2c6>
      return;
 80310fc:	bf00      	nop
 80310fe:	e002      	b.n	8031106 <HAL_I2C_EV_IRQHandler+0x2c6>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8031100:	bf00      	nop
 8031102:	e000      	b.n	8031106 <HAL_I2C_EV_IRQHandler+0x2c6>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8031104:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8031106:	3720      	adds	r7, #32
 8031108:	46bd      	mov	sp, r7
 803110a:	bd80      	pop	{r7, pc}

0803110c <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 803110c:	b580      	push	{r7, lr}
 803110e:	b08a      	sub	sp, #40	; 0x28
 8031110:	af00      	add	r7, sp, #0
 8031112:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8031114:	687b      	ldr	r3, [r7, #4]
 8031116:	681b      	ldr	r3, [r3, #0]
 8031118:	695b      	ldr	r3, [r3, #20]
 803111a:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 803111c:	687b      	ldr	r3, [r7, #4]
 803111e:	681b      	ldr	r3, [r3, #0]
 8031120:	685b      	ldr	r3, [r3, #4]
 8031122:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8031124:	2300      	movs	r3, #0
 8031126:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8031128:	687b      	ldr	r3, [r7, #4]
 803112a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 803112e:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8031130:	6a3b      	ldr	r3, [r7, #32]
 8031132:	0a1b      	lsrs	r3, r3, #8
 8031134:	f003 0301 	and.w	r3, r3, #1
 8031138:	2b00      	cmp	r3, #0
 803113a:	d00e      	beq.n	803115a <HAL_I2C_ER_IRQHandler+0x4e>
 803113c:	69fb      	ldr	r3, [r7, #28]
 803113e:	0a1b      	lsrs	r3, r3, #8
 8031140:	f003 0301 	and.w	r3, r3, #1
 8031144:	2b00      	cmp	r3, #0
 8031146:	d008      	beq.n	803115a <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8031148:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 803114a:	f043 0301 	orr.w	r3, r3, #1
 803114e:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8031150:	687b      	ldr	r3, [r7, #4]
 8031152:	681b      	ldr	r3, [r3, #0]
 8031154:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8031158:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 803115a:	6a3b      	ldr	r3, [r7, #32]
 803115c:	0a5b      	lsrs	r3, r3, #9
 803115e:	f003 0301 	and.w	r3, r3, #1
 8031162:	2b00      	cmp	r3, #0
 8031164:	d00e      	beq.n	8031184 <HAL_I2C_ER_IRQHandler+0x78>
 8031166:	69fb      	ldr	r3, [r7, #28]
 8031168:	0a1b      	lsrs	r3, r3, #8
 803116a:	f003 0301 	and.w	r3, r3, #1
 803116e:	2b00      	cmp	r3, #0
 8031170:	d008      	beq.n	8031184 <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8031172:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8031174:	f043 0302 	orr.w	r3, r3, #2
 8031178:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 803117a:	687b      	ldr	r3, [r7, #4]
 803117c:	681b      	ldr	r3, [r3, #0]
 803117e:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8031182:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8031184:	6a3b      	ldr	r3, [r7, #32]
 8031186:	0a9b      	lsrs	r3, r3, #10
 8031188:	f003 0301 	and.w	r3, r3, #1
 803118c:	2b00      	cmp	r3, #0
 803118e:	d03f      	beq.n	8031210 <HAL_I2C_ER_IRQHandler+0x104>
 8031190:	69fb      	ldr	r3, [r7, #28]
 8031192:	0a1b      	lsrs	r3, r3, #8
 8031194:	f003 0301 	and.w	r3, r3, #1
 8031198:	2b00      	cmp	r3, #0
 803119a:	d039      	beq.n	8031210 <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 803119c:	7efb      	ldrb	r3, [r7, #27]
 803119e:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 80311a0:	687b      	ldr	r3, [r7, #4]
 80311a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80311a4:	b29b      	uxth	r3, r3
 80311a6:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 80311a8:	687b      	ldr	r3, [r7, #4]
 80311aa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80311ae:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 80311b0:	687b      	ldr	r3, [r7, #4]
 80311b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80311b4:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 80311b6:	7ebb      	ldrb	r3, [r7, #26]
 80311b8:	2b20      	cmp	r3, #32
 80311ba:	d112      	bne.n	80311e2 <HAL_I2C_ER_IRQHandler+0xd6>
 80311bc:	697b      	ldr	r3, [r7, #20]
 80311be:	2b00      	cmp	r3, #0
 80311c0:	d10f      	bne.n	80311e2 <HAL_I2C_ER_IRQHandler+0xd6>
 80311c2:	7cfb      	ldrb	r3, [r7, #19]
 80311c4:	2b21      	cmp	r3, #33	; 0x21
 80311c6:	d008      	beq.n	80311da <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 80311c8:	7cfb      	ldrb	r3, [r7, #19]
 80311ca:	2b29      	cmp	r3, #41	; 0x29
 80311cc:	d005      	beq.n	80311da <HAL_I2C_ER_IRQHandler+0xce>
 80311ce:	7cfb      	ldrb	r3, [r7, #19]
 80311d0:	2b28      	cmp	r3, #40	; 0x28
 80311d2:	d106      	bne.n	80311e2 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 80311d4:	68fb      	ldr	r3, [r7, #12]
 80311d6:	2b21      	cmp	r3, #33	; 0x21
 80311d8:	d103      	bne.n	80311e2 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 80311da:	6878      	ldr	r0, [r7, #4]
 80311dc:	f001 f808 	bl	80321f0 <I2C_Slave_AF>
 80311e0:	e016      	b.n	8031210 <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80311e2:	687b      	ldr	r3, [r7, #4]
 80311e4:	681b      	ldr	r3, [r3, #0]
 80311e6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80311ea:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 80311ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80311ee:	f043 0304 	orr.w	r3, r3, #4
 80311f2:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80311f4:	7efb      	ldrb	r3, [r7, #27]
 80311f6:	2b10      	cmp	r3, #16
 80311f8:	d002      	beq.n	8031200 <HAL_I2C_ER_IRQHandler+0xf4>
 80311fa:	7efb      	ldrb	r3, [r7, #27]
 80311fc:	2b40      	cmp	r3, #64	; 0x40
 80311fe:	d107      	bne.n	8031210 <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8031200:	687b      	ldr	r3, [r7, #4]
 8031202:	681b      	ldr	r3, [r3, #0]
 8031204:	681a      	ldr	r2, [r3, #0]
 8031206:	687b      	ldr	r3, [r7, #4]
 8031208:	681b      	ldr	r3, [r3, #0]
 803120a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 803120e:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8031210:	6a3b      	ldr	r3, [r7, #32]
 8031212:	0adb      	lsrs	r3, r3, #11
 8031214:	f003 0301 	and.w	r3, r3, #1
 8031218:	2b00      	cmp	r3, #0
 803121a:	d00e      	beq.n	803123a <HAL_I2C_ER_IRQHandler+0x12e>
 803121c:	69fb      	ldr	r3, [r7, #28]
 803121e:	0a1b      	lsrs	r3, r3, #8
 8031220:	f003 0301 	and.w	r3, r3, #1
 8031224:	2b00      	cmp	r3, #0
 8031226:	d008      	beq.n	803123a <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8031228:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 803122a:	f043 0308 	orr.w	r3, r3, #8
 803122e:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8031230:	687b      	ldr	r3, [r7, #4]
 8031232:	681b      	ldr	r3, [r3, #0]
 8031234:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8031238:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 803123a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 803123c:	2b00      	cmp	r3, #0
 803123e:	d008      	beq.n	8031252 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 8031240:	687b      	ldr	r3, [r7, #4]
 8031242:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8031244:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8031246:	431a      	orrs	r2, r3
 8031248:	687b      	ldr	r3, [r7, #4]
 803124a:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 803124c:	6878      	ldr	r0, [r7, #4]
 803124e:	f001 f83f 	bl	80322d0 <I2C_ITError>
  }
}
 8031252:	bf00      	nop
 8031254:	3728      	adds	r7, #40	; 0x28
 8031256:	46bd      	mov	sp, r7
 8031258:	bd80      	pop	{r7, pc}

0803125a <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 803125a:	b480      	push	{r7}
 803125c:	b083      	sub	sp, #12
 803125e:	af00      	add	r7, sp, #0
 8031260:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8031262:	bf00      	nop
 8031264:	370c      	adds	r7, #12
 8031266:	46bd      	mov	sp, r7
 8031268:	f85d 7b04 	ldr.w	r7, [sp], #4
 803126c:	4770      	bx	lr

0803126e <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 803126e:	b480      	push	{r7}
 8031270:	b083      	sub	sp, #12
 8031272:	af00      	add	r7, sp, #0
 8031274:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8031276:	bf00      	nop
 8031278:	370c      	adds	r7, #12
 803127a:	46bd      	mov	sp, r7
 803127c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8031280:	4770      	bx	lr

08031282 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8031282:	b480      	push	{r7}
 8031284:	b083      	sub	sp, #12
 8031286:	af00      	add	r7, sp, #0
 8031288:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 803128a:	bf00      	nop
 803128c:	370c      	adds	r7, #12
 803128e:	46bd      	mov	sp, r7
 8031290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8031294:	4770      	bx	lr

08031296 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8031296:	b480      	push	{r7}
 8031298:	b083      	sub	sp, #12
 803129a:	af00      	add	r7, sp, #0
 803129c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 803129e:	bf00      	nop
 80312a0:	370c      	adds	r7, #12
 80312a2:	46bd      	mov	sp, r7
 80312a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80312a8:	4770      	bx	lr

080312aa <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80312aa:	b480      	push	{r7}
 80312ac:	b083      	sub	sp, #12
 80312ae:	af00      	add	r7, sp, #0
 80312b0:	6078      	str	r0, [r7, #4]
 80312b2:	460b      	mov	r3, r1
 80312b4:	70fb      	strb	r3, [r7, #3]
 80312b6:	4613      	mov	r3, r2
 80312b8:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80312ba:	bf00      	nop
 80312bc:	370c      	adds	r7, #12
 80312be:	46bd      	mov	sp, r7
 80312c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80312c4:	4770      	bx	lr

080312c6 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80312c6:	b480      	push	{r7}
 80312c8:	b083      	sub	sp, #12
 80312ca:	af00      	add	r7, sp, #0
 80312cc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 80312ce:	bf00      	nop
 80312d0:	370c      	adds	r7, #12
 80312d2:	46bd      	mov	sp, r7
 80312d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80312d8:	4770      	bx	lr

080312da <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80312da:	b480      	push	{r7}
 80312dc:	b083      	sub	sp, #12
 80312de:	af00      	add	r7, sp, #0
 80312e0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 80312e2:	bf00      	nop
 80312e4:	370c      	adds	r7, #12
 80312e6:	46bd      	mov	sp, r7
 80312e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80312ec:	4770      	bx	lr

080312ee <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80312ee:	b480      	push	{r7}
 80312f0:	b083      	sub	sp, #12
 80312f2:	af00      	add	r7, sp, #0
 80312f4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 80312f6:	bf00      	nop
 80312f8:	370c      	adds	r7, #12
 80312fa:	46bd      	mov	sp, r7
 80312fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8031300:	4770      	bx	lr

08031302 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8031302:	b480      	push	{r7}
 8031304:	b083      	sub	sp, #12
 8031306:	af00      	add	r7, sp, #0
 8031308:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 803130a:	bf00      	nop
 803130c:	370c      	adds	r7, #12
 803130e:	46bd      	mov	sp, r7
 8031310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8031314:	4770      	bx	lr

08031316 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8031316:	b480      	push	{r7}
 8031318:	b083      	sub	sp, #12
 803131a:	af00      	add	r7, sp, #0
 803131c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 803131e:	bf00      	nop
 8031320:	370c      	adds	r7, #12
 8031322:	46bd      	mov	sp, r7
 8031324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8031328:	4770      	bx	lr

0803132a <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 803132a:	b580      	push	{r7, lr}
 803132c:	b084      	sub	sp, #16
 803132e:	af00      	add	r7, sp, #0
 8031330:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8031332:	687b      	ldr	r3, [r7, #4]
 8031334:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8031338:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 803133a:	687b      	ldr	r3, [r7, #4]
 803133c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8031340:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8031342:	687b      	ldr	r3, [r7, #4]
 8031344:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8031346:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8031348:	687b      	ldr	r3, [r7, #4]
 803134a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 803134c:	2b00      	cmp	r3, #0
 803134e:	d150      	bne.n	80313f2 <I2C_MasterTransmit_TXE+0xc8>
 8031350:	7bfb      	ldrb	r3, [r7, #15]
 8031352:	2b21      	cmp	r3, #33	; 0x21
 8031354:	d14d      	bne.n	80313f2 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8031356:	68bb      	ldr	r3, [r7, #8]
 8031358:	2b08      	cmp	r3, #8
 803135a:	d01d      	beq.n	8031398 <I2C_MasterTransmit_TXE+0x6e>
 803135c:	68bb      	ldr	r3, [r7, #8]
 803135e:	2b20      	cmp	r3, #32
 8031360:	d01a      	beq.n	8031398 <I2C_MasterTransmit_TXE+0x6e>
 8031362:	68bb      	ldr	r3, [r7, #8]
 8031364:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8031368:	d016      	beq.n	8031398 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 803136a:	687b      	ldr	r3, [r7, #4]
 803136c:	681b      	ldr	r3, [r3, #0]
 803136e:	685a      	ldr	r2, [r3, #4]
 8031370:	687b      	ldr	r3, [r7, #4]
 8031372:	681b      	ldr	r3, [r3, #0]
 8031374:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8031378:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 803137a:	687b      	ldr	r3, [r7, #4]
 803137c:	2211      	movs	r2, #17
 803137e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8031380:	687b      	ldr	r3, [r7, #4]
 8031382:	2200      	movs	r2, #0
 8031384:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8031388:	687b      	ldr	r3, [r7, #4]
 803138a:	2220      	movs	r2, #32
 803138c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8031390:	6878      	ldr	r0, [r7, #4]
 8031392:	f7ff ff62 	bl	803125a <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8031396:	e060      	b.n	803145a <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8031398:	687b      	ldr	r3, [r7, #4]
 803139a:	681b      	ldr	r3, [r3, #0]
 803139c:	685a      	ldr	r2, [r3, #4]
 803139e:	687b      	ldr	r3, [r7, #4]
 80313a0:	681b      	ldr	r3, [r3, #0]
 80313a2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80313a6:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80313a8:	687b      	ldr	r3, [r7, #4]
 80313aa:	681b      	ldr	r3, [r3, #0]
 80313ac:	681a      	ldr	r2, [r3, #0]
 80313ae:	687b      	ldr	r3, [r7, #4]
 80313b0:	681b      	ldr	r3, [r3, #0]
 80313b2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80313b6:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 80313b8:	687b      	ldr	r3, [r7, #4]
 80313ba:	2200      	movs	r2, #0
 80313bc:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80313be:	687b      	ldr	r3, [r7, #4]
 80313c0:	2220      	movs	r2, #32
 80313c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80313c6:	687b      	ldr	r3, [r7, #4]
 80313c8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80313cc:	b2db      	uxtb	r3, r3
 80313ce:	2b40      	cmp	r3, #64	; 0x40
 80313d0:	d107      	bne.n	80313e2 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80313d2:	687b      	ldr	r3, [r7, #4]
 80313d4:	2200      	movs	r2, #0
 80313d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 80313da:	6878      	ldr	r0, [r7, #4]
 80313dc:	f7ff ff7d 	bl	80312da <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80313e0:	e03b      	b.n	803145a <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80313e2:	687b      	ldr	r3, [r7, #4]
 80313e4:	2200      	movs	r2, #0
 80313e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80313ea:	6878      	ldr	r0, [r7, #4]
 80313ec:	f7ff ff35 	bl	803125a <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80313f0:	e033      	b.n	803145a <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 80313f2:	7bfb      	ldrb	r3, [r7, #15]
 80313f4:	2b21      	cmp	r3, #33	; 0x21
 80313f6:	d005      	beq.n	8031404 <I2C_MasterTransmit_TXE+0xda>
 80313f8:	7bbb      	ldrb	r3, [r7, #14]
 80313fa:	2b40      	cmp	r3, #64	; 0x40
 80313fc:	d12d      	bne.n	803145a <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 80313fe:	7bfb      	ldrb	r3, [r7, #15]
 8031400:	2b22      	cmp	r3, #34	; 0x22
 8031402:	d12a      	bne.n	803145a <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8031404:	687b      	ldr	r3, [r7, #4]
 8031406:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8031408:	b29b      	uxth	r3, r3
 803140a:	2b00      	cmp	r3, #0
 803140c:	d108      	bne.n	8031420 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 803140e:	687b      	ldr	r3, [r7, #4]
 8031410:	681b      	ldr	r3, [r3, #0]
 8031412:	685a      	ldr	r2, [r3, #4]
 8031414:	687b      	ldr	r3, [r7, #4]
 8031416:	681b      	ldr	r3, [r3, #0]
 8031418:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 803141c:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 803141e:	e01c      	b.n	803145a <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8031420:	687b      	ldr	r3, [r7, #4]
 8031422:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8031426:	b2db      	uxtb	r3, r3
 8031428:	2b40      	cmp	r3, #64	; 0x40
 803142a:	d103      	bne.n	8031434 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 803142c:	6878      	ldr	r0, [r7, #4]
 803142e:	f000 f898 	bl	8031562 <I2C_MemoryTransmit_TXE_BTF>
}
 8031432:	e012      	b.n	803145a <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8031434:	687b      	ldr	r3, [r7, #4]
 8031436:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8031438:	781a      	ldrb	r2, [r3, #0]
 803143a:	687b      	ldr	r3, [r7, #4]
 803143c:	681b      	ldr	r3, [r3, #0]
 803143e:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8031440:	687b      	ldr	r3, [r7, #4]
 8031442:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8031444:	1c5a      	adds	r2, r3, #1
 8031446:	687b      	ldr	r3, [r7, #4]
 8031448:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 803144a:	687b      	ldr	r3, [r7, #4]
 803144c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 803144e:	b29b      	uxth	r3, r3
 8031450:	3b01      	subs	r3, #1
 8031452:	b29a      	uxth	r2, r3
 8031454:	687b      	ldr	r3, [r7, #4]
 8031456:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8031458:	e7ff      	b.n	803145a <I2C_MasterTransmit_TXE+0x130>
 803145a:	bf00      	nop
 803145c:	3710      	adds	r7, #16
 803145e:	46bd      	mov	sp, r7
 8031460:	bd80      	pop	{r7, pc}

08031462 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8031462:	b580      	push	{r7, lr}
 8031464:	b084      	sub	sp, #16
 8031466:	af00      	add	r7, sp, #0
 8031468:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 803146a:	687b      	ldr	r3, [r7, #4]
 803146c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 803146e:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8031470:	687b      	ldr	r3, [r7, #4]
 8031472:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8031476:	b2db      	uxtb	r3, r3
 8031478:	2b21      	cmp	r3, #33	; 0x21
 803147a:	d165      	bne.n	8031548 <I2C_MasterTransmit_BTF+0xe6>
  {
    if (hi2c->XferCount != 0U)
 803147c:	687b      	ldr	r3, [r7, #4]
 803147e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8031480:	b29b      	uxth	r3, r3
 8031482:	2b00      	cmp	r3, #0
 8031484:	d012      	beq.n	80314ac <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8031486:	687b      	ldr	r3, [r7, #4]
 8031488:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 803148a:	781a      	ldrb	r2, [r3, #0]
 803148c:	687b      	ldr	r3, [r7, #4]
 803148e:	681b      	ldr	r3, [r3, #0]
 8031490:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8031492:	687b      	ldr	r3, [r7, #4]
 8031494:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8031496:	1c5a      	adds	r2, r3, #1
 8031498:	687b      	ldr	r3, [r7, #4]
 803149a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 803149c:	687b      	ldr	r3, [r7, #4]
 803149e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80314a0:	b29b      	uxth	r3, r3
 80314a2:	3b01      	subs	r3, #1
 80314a4:	b29a      	uxth	r2, r3
 80314a6:	687b      	ldr	r3, [r7, #4]
 80314a8:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 80314aa:	e056      	b.n	803155a <I2C_MasterTransmit_BTF+0xf8>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80314ac:	68fb      	ldr	r3, [r7, #12]
 80314ae:	2b08      	cmp	r3, #8
 80314b0:	d01d      	beq.n	80314ee <I2C_MasterTransmit_BTF+0x8c>
 80314b2:	68fb      	ldr	r3, [r7, #12]
 80314b4:	2b20      	cmp	r3, #32
 80314b6:	d01a      	beq.n	80314ee <I2C_MasterTransmit_BTF+0x8c>
 80314b8:	68fb      	ldr	r3, [r7, #12]
 80314ba:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80314be:	d016      	beq.n	80314ee <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80314c0:	687b      	ldr	r3, [r7, #4]
 80314c2:	681b      	ldr	r3, [r3, #0]
 80314c4:	685a      	ldr	r2, [r3, #4]
 80314c6:	687b      	ldr	r3, [r7, #4]
 80314c8:	681b      	ldr	r3, [r3, #0]
 80314ca:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80314ce:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80314d0:	687b      	ldr	r3, [r7, #4]
 80314d2:	2211      	movs	r2, #17
 80314d4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80314d6:	687b      	ldr	r3, [r7, #4]
 80314d8:	2200      	movs	r2, #0
 80314da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 80314de:	687b      	ldr	r3, [r7, #4]
 80314e0:	2220      	movs	r2, #32
 80314e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80314e6:	6878      	ldr	r0, [r7, #4]
 80314e8:	f7ff feb7 	bl	803125a <HAL_I2C_MasterTxCpltCallback>
}
 80314ec:	e035      	b.n	803155a <I2C_MasterTransmit_BTF+0xf8>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80314ee:	687b      	ldr	r3, [r7, #4]
 80314f0:	681b      	ldr	r3, [r3, #0]
 80314f2:	685a      	ldr	r2, [r3, #4]
 80314f4:	687b      	ldr	r3, [r7, #4]
 80314f6:	681b      	ldr	r3, [r3, #0]
 80314f8:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80314fc:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80314fe:	687b      	ldr	r3, [r7, #4]
 8031500:	681b      	ldr	r3, [r3, #0]
 8031502:	681a      	ldr	r2, [r3, #0]
 8031504:	687b      	ldr	r3, [r7, #4]
 8031506:	681b      	ldr	r3, [r3, #0]
 8031508:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 803150c:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 803150e:	687b      	ldr	r3, [r7, #4]
 8031510:	2200      	movs	r2, #0
 8031512:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8031514:	687b      	ldr	r3, [r7, #4]
 8031516:	2220      	movs	r2, #32
 8031518:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 803151c:	687b      	ldr	r3, [r7, #4]
 803151e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8031522:	b2db      	uxtb	r3, r3
 8031524:	2b40      	cmp	r3, #64	; 0x40
 8031526:	d107      	bne.n	8031538 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8031528:	687b      	ldr	r3, [r7, #4]
 803152a:	2200      	movs	r2, #0
 803152c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8031530:	6878      	ldr	r0, [r7, #4]
 8031532:	f7ff fed2 	bl	80312da <HAL_I2C_MemTxCpltCallback>
}
 8031536:	e010      	b.n	803155a <I2C_MasterTransmit_BTF+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8031538:	687b      	ldr	r3, [r7, #4]
 803153a:	2200      	movs	r2, #0
 803153c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8031540:	6878      	ldr	r0, [r7, #4]
 8031542:	f7ff fe8a 	bl	803125a <HAL_I2C_MasterTxCpltCallback>
}
 8031546:	e008      	b.n	803155a <I2C_MasterTransmit_BTF+0xf8>
  else if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8031548:	687b      	ldr	r3, [r7, #4]
 803154a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 803154e:	b2db      	uxtb	r3, r3
 8031550:	2b40      	cmp	r3, #64	; 0x40
 8031552:	d102      	bne.n	803155a <I2C_MasterTransmit_BTF+0xf8>
    I2C_MemoryTransmit_TXE_BTF(hi2c);
 8031554:	6878      	ldr	r0, [r7, #4]
 8031556:	f000 f804 	bl	8031562 <I2C_MemoryTransmit_TXE_BTF>
}
 803155a:	bf00      	nop
 803155c:	3710      	adds	r7, #16
 803155e:	46bd      	mov	sp, r7
 8031560:	bd80      	pop	{r7, pc}

08031562 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8031562:	b480      	push	{r7}
 8031564:	b083      	sub	sp, #12
 8031566:	af00      	add	r7, sp, #0
 8031568:	6078      	str	r0, [r7, #4]
  if (hi2c->EventCount == 0U)
 803156a:	687b      	ldr	r3, [r7, #4]
 803156c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 803156e:	2b00      	cmp	r3, #0
 8031570:	d11d      	bne.n	80315ae <I2C_MemoryTransmit_TXE_BTF+0x4c>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8031572:	687b      	ldr	r3, [r7, #4]
 8031574:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8031576:	2b01      	cmp	r3, #1
 8031578:	d10b      	bne.n	8031592 <I2C_MemoryTransmit_TXE_BTF+0x30>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 803157a:	687b      	ldr	r3, [r7, #4]
 803157c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 803157e:	b2da      	uxtb	r2, r3
 8031580:	687b      	ldr	r3, [r7, #4]
 8031582:	681b      	ldr	r3, [r3, #0]
 8031584:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8031586:	687b      	ldr	r3, [r7, #4]
 8031588:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 803158a:	1c9a      	adds	r2, r3, #2
 803158c:	687b      	ldr	r3, [r7, #4]
 803158e:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 8031590:	e048      	b.n	8031624 <I2C_MemoryTransmit_TXE_BTF+0xc2>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8031592:	687b      	ldr	r3, [r7, #4]
 8031594:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8031596:	b29b      	uxth	r3, r3
 8031598:	121b      	asrs	r3, r3, #8
 803159a:	b2da      	uxtb	r2, r3
 803159c:	687b      	ldr	r3, [r7, #4]
 803159e:	681b      	ldr	r3, [r3, #0]
 80315a0:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 80315a2:	687b      	ldr	r3, [r7, #4]
 80315a4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80315a6:	1c5a      	adds	r2, r3, #1
 80315a8:	687b      	ldr	r3, [r7, #4]
 80315aa:	651a      	str	r2, [r3, #80]	; 0x50
}
 80315ac:	e03a      	b.n	8031624 <I2C_MemoryTransmit_TXE_BTF+0xc2>
  else if (hi2c->EventCount == 1U)
 80315ae:	687b      	ldr	r3, [r7, #4]
 80315b0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80315b2:	2b01      	cmp	r3, #1
 80315b4:	d10b      	bne.n	80315ce <I2C_MemoryTransmit_TXE_BTF+0x6c>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80315b6:	687b      	ldr	r3, [r7, #4]
 80315b8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80315ba:	b2da      	uxtb	r2, r3
 80315bc:	687b      	ldr	r3, [r7, #4]
 80315be:	681b      	ldr	r3, [r3, #0]
 80315c0:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 80315c2:	687b      	ldr	r3, [r7, #4]
 80315c4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80315c6:	1c5a      	adds	r2, r3, #1
 80315c8:	687b      	ldr	r3, [r7, #4]
 80315ca:	651a      	str	r2, [r3, #80]	; 0x50
}
 80315cc:	e02a      	b.n	8031624 <I2C_MemoryTransmit_TXE_BTF+0xc2>
  else if (hi2c->EventCount == 2U)
 80315ce:	687b      	ldr	r3, [r7, #4]
 80315d0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80315d2:	2b02      	cmp	r3, #2
 80315d4:	d126      	bne.n	8031624 <I2C_MemoryTransmit_TXE_BTF+0xc2>
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80315d6:	687b      	ldr	r3, [r7, #4]
 80315d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80315dc:	b2db      	uxtb	r3, r3
 80315de:	2b22      	cmp	r3, #34	; 0x22
 80315e0:	d108      	bne.n	80315f4 <I2C_MemoryTransmit_TXE_BTF+0x92>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 80315e2:	687b      	ldr	r3, [r7, #4]
 80315e4:	681b      	ldr	r3, [r3, #0]
 80315e6:	681a      	ldr	r2, [r3, #0]
 80315e8:	687b      	ldr	r3, [r7, #4]
 80315ea:	681b      	ldr	r3, [r3, #0]
 80315ec:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80315f0:	601a      	str	r2, [r3, #0]
}
 80315f2:	e017      	b.n	8031624 <I2C_MemoryTransmit_TXE_BTF+0xc2>
    else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80315f4:	687b      	ldr	r3, [r7, #4]
 80315f6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80315fa:	b2db      	uxtb	r3, r3
 80315fc:	2b21      	cmp	r3, #33	; 0x21
 80315fe:	d111      	bne.n	8031624 <I2C_MemoryTransmit_TXE_BTF+0xc2>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8031600:	687b      	ldr	r3, [r7, #4]
 8031602:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8031604:	781a      	ldrb	r2, [r3, #0]
 8031606:	687b      	ldr	r3, [r7, #4]
 8031608:	681b      	ldr	r3, [r3, #0]
 803160a:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 803160c:	687b      	ldr	r3, [r7, #4]
 803160e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8031610:	1c5a      	adds	r2, r3, #1
 8031612:	687b      	ldr	r3, [r7, #4]
 8031614:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8031616:	687b      	ldr	r3, [r7, #4]
 8031618:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 803161a:	b29b      	uxth	r3, r3
 803161c:	3b01      	subs	r3, #1
 803161e:	b29a      	uxth	r2, r3
 8031620:	687b      	ldr	r3, [r7, #4]
 8031622:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8031624:	bf00      	nop
 8031626:	370c      	adds	r7, #12
 8031628:	46bd      	mov	sp, r7
 803162a:	f85d 7b04 	ldr.w	r7, [sp], #4
 803162e:	4770      	bx	lr

08031630 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8031630:	b580      	push	{r7, lr}
 8031632:	b084      	sub	sp, #16
 8031634:	af00      	add	r7, sp, #0
 8031636:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8031638:	687b      	ldr	r3, [r7, #4]
 803163a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 803163e:	b2db      	uxtb	r3, r3
 8031640:	2b22      	cmp	r3, #34	; 0x22
 8031642:	d173      	bne.n	803172c <I2C_MasterReceive_RXNE+0xfc>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 8031644:	687b      	ldr	r3, [r7, #4]
 8031646:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8031648:	b29b      	uxth	r3, r3
 803164a:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 803164c:	68fb      	ldr	r3, [r7, #12]
 803164e:	2b03      	cmp	r3, #3
 8031650:	d920      	bls.n	8031694 <I2C_MasterReceive_RXNE+0x64>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8031652:	687b      	ldr	r3, [r7, #4]
 8031654:	681b      	ldr	r3, [r3, #0]
 8031656:	691a      	ldr	r2, [r3, #16]
 8031658:	687b      	ldr	r3, [r7, #4]
 803165a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 803165c:	b2d2      	uxtb	r2, r2
 803165e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8031660:	687b      	ldr	r3, [r7, #4]
 8031662:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8031664:	1c5a      	adds	r2, r3, #1
 8031666:	687b      	ldr	r3, [r7, #4]
 8031668:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 803166a:	687b      	ldr	r3, [r7, #4]
 803166c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 803166e:	b29b      	uxth	r3, r3
 8031670:	3b01      	subs	r3, #1
 8031672:	b29a      	uxth	r2, r3
 8031674:	687b      	ldr	r3, [r7, #4]
 8031676:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8031678:	687b      	ldr	r3, [r7, #4]
 803167a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 803167c:	b29b      	uxth	r3, r3
 803167e:	2b03      	cmp	r3, #3
 8031680:	d154      	bne.n	803172c <I2C_MasterReceive_RXNE+0xfc>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8031682:	687b      	ldr	r3, [r7, #4]
 8031684:	681b      	ldr	r3, [r3, #0]
 8031686:	685a      	ldr	r2, [r3, #4]
 8031688:	687b      	ldr	r3, [r7, #4]
 803168a:	681b      	ldr	r3, [r3, #0]
 803168c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8031690:	605a      	str	r2, [r3, #4]
    else
    {
      /* Do nothing */
    }
  }
}
 8031692:	e04b      	b.n	803172c <I2C_MasterReceive_RXNE+0xfc>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8031694:	687b      	ldr	r3, [r7, #4]
 8031696:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8031698:	2b02      	cmp	r3, #2
 803169a:	d047      	beq.n	803172c <I2C_MasterReceive_RXNE+0xfc>
 803169c:	68fb      	ldr	r3, [r7, #12]
 803169e:	2b01      	cmp	r3, #1
 80316a0:	d002      	beq.n	80316a8 <I2C_MasterReceive_RXNE+0x78>
 80316a2:	68fb      	ldr	r3, [r7, #12]
 80316a4:	2b00      	cmp	r3, #0
 80316a6:	d141      	bne.n	803172c <I2C_MasterReceive_RXNE+0xfc>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80316a8:	687b      	ldr	r3, [r7, #4]
 80316aa:	681b      	ldr	r3, [r3, #0]
 80316ac:	681a      	ldr	r2, [r3, #0]
 80316ae:	687b      	ldr	r3, [r7, #4]
 80316b0:	681b      	ldr	r3, [r3, #0]
 80316b2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80316b6:	601a      	str	r2, [r3, #0]
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80316b8:	687b      	ldr	r3, [r7, #4]
 80316ba:	681b      	ldr	r3, [r3, #0]
 80316bc:	685a      	ldr	r2, [r3, #4]
 80316be:	687b      	ldr	r3, [r7, #4]
 80316c0:	681b      	ldr	r3, [r3, #0]
 80316c2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80316c6:	605a      	str	r2, [r3, #4]
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80316c8:	687b      	ldr	r3, [r7, #4]
 80316ca:	681b      	ldr	r3, [r3, #0]
 80316cc:	691a      	ldr	r2, [r3, #16]
 80316ce:	687b      	ldr	r3, [r7, #4]
 80316d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80316d2:	b2d2      	uxtb	r2, r2
 80316d4:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 80316d6:	687b      	ldr	r3, [r7, #4]
 80316d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80316da:	1c5a      	adds	r2, r3, #1
 80316dc:	687b      	ldr	r3, [r7, #4]
 80316de:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 80316e0:	687b      	ldr	r3, [r7, #4]
 80316e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80316e4:	b29b      	uxth	r3, r3
 80316e6:	3b01      	subs	r3, #1
 80316e8:	b29a      	uxth	r2, r3
 80316ea:	687b      	ldr	r3, [r7, #4]
 80316ec:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->State = HAL_I2C_STATE_READY;
 80316ee:	687b      	ldr	r3, [r7, #4]
 80316f0:	2220      	movs	r2, #32
 80316f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80316f6:	687b      	ldr	r3, [r7, #4]
 80316f8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80316fc:	b2db      	uxtb	r3, r3
 80316fe:	2b40      	cmp	r3, #64	; 0x40
 8031700:	d10a      	bne.n	8031718 <I2C_MasterReceive_RXNE+0xe8>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8031702:	687b      	ldr	r3, [r7, #4]
 8031704:	2200      	movs	r2, #0
 8031706:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 803170a:	687b      	ldr	r3, [r7, #4]
 803170c:	2200      	movs	r2, #0
 803170e:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 8031710:	6878      	ldr	r0, [r7, #4]
 8031712:	f7ff fdec 	bl	80312ee <HAL_I2C_MemRxCpltCallback>
}
 8031716:	e009      	b.n	803172c <I2C_MasterReceive_RXNE+0xfc>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8031718:	687b      	ldr	r3, [r7, #4]
 803171a:	2200      	movs	r2, #0
 803171c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8031720:	687b      	ldr	r3, [r7, #4]
 8031722:	2212      	movs	r2, #18
 8031724:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 8031726:	6878      	ldr	r0, [r7, #4]
 8031728:	f7ff fda1 	bl	803126e <HAL_I2C_MasterRxCpltCallback>
}
 803172c:	bf00      	nop
 803172e:	3710      	adds	r7, #16
 8031730:	46bd      	mov	sp, r7
 8031732:	bd80      	pop	{r7, pc}

08031734 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8031734:	b580      	push	{r7, lr}
 8031736:	b084      	sub	sp, #16
 8031738:	af00      	add	r7, sp, #0
 803173a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 803173c:	687b      	ldr	r3, [r7, #4]
 803173e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8031740:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8031742:	687b      	ldr	r3, [r7, #4]
 8031744:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8031746:	b29b      	uxth	r3, r3
 8031748:	2b04      	cmp	r3, #4
 803174a:	d11b      	bne.n	8031784 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 803174c:	687b      	ldr	r3, [r7, #4]
 803174e:	681b      	ldr	r3, [r3, #0]
 8031750:	685a      	ldr	r2, [r3, #4]
 8031752:	687b      	ldr	r3, [r7, #4]
 8031754:	681b      	ldr	r3, [r3, #0]
 8031756:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 803175a:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 803175c:	687b      	ldr	r3, [r7, #4]
 803175e:	681b      	ldr	r3, [r3, #0]
 8031760:	691a      	ldr	r2, [r3, #16]
 8031762:	687b      	ldr	r3, [r7, #4]
 8031764:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8031766:	b2d2      	uxtb	r2, r2
 8031768:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 803176a:	687b      	ldr	r3, [r7, #4]
 803176c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 803176e:	1c5a      	adds	r2, r3, #1
 8031770:	687b      	ldr	r3, [r7, #4]
 8031772:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8031774:	687b      	ldr	r3, [r7, #4]
 8031776:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8031778:	b29b      	uxth	r3, r3
 803177a:	3b01      	subs	r3, #1
 803177c:	b29a      	uxth	r2, r3
 803177e:	687b      	ldr	r3, [r7, #4]
 8031780:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8031782:	e0bd      	b.n	8031900 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 8031784:	687b      	ldr	r3, [r7, #4]
 8031786:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8031788:	b29b      	uxth	r3, r3
 803178a:	2b03      	cmp	r3, #3
 803178c:	d129      	bne.n	80317e2 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 803178e:	687b      	ldr	r3, [r7, #4]
 8031790:	681b      	ldr	r3, [r3, #0]
 8031792:	685a      	ldr	r2, [r3, #4]
 8031794:	687b      	ldr	r3, [r7, #4]
 8031796:	681b      	ldr	r3, [r3, #0]
 8031798:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 803179c:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 803179e:	68fb      	ldr	r3, [r7, #12]
 80317a0:	2b04      	cmp	r3, #4
 80317a2:	d00a      	beq.n	80317ba <I2C_MasterReceive_BTF+0x86>
 80317a4:	68fb      	ldr	r3, [r7, #12]
 80317a6:	2b02      	cmp	r3, #2
 80317a8:	d007      	beq.n	80317ba <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80317aa:	687b      	ldr	r3, [r7, #4]
 80317ac:	681b      	ldr	r3, [r3, #0]
 80317ae:	681a      	ldr	r2, [r3, #0]
 80317b0:	687b      	ldr	r3, [r7, #4]
 80317b2:	681b      	ldr	r3, [r3, #0]
 80317b4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80317b8:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80317ba:	687b      	ldr	r3, [r7, #4]
 80317bc:	681b      	ldr	r3, [r3, #0]
 80317be:	691a      	ldr	r2, [r3, #16]
 80317c0:	687b      	ldr	r3, [r7, #4]
 80317c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80317c4:	b2d2      	uxtb	r2, r2
 80317c6:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80317c8:	687b      	ldr	r3, [r7, #4]
 80317ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80317cc:	1c5a      	adds	r2, r3, #1
 80317ce:	687b      	ldr	r3, [r7, #4]
 80317d0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80317d2:	687b      	ldr	r3, [r7, #4]
 80317d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80317d6:	b29b      	uxth	r3, r3
 80317d8:	3b01      	subs	r3, #1
 80317da:	b29a      	uxth	r2, r3
 80317dc:	687b      	ldr	r3, [r7, #4]
 80317de:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80317e0:	e08e      	b.n	8031900 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 80317e2:	687b      	ldr	r3, [r7, #4]
 80317e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80317e6:	b29b      	uxth	r3, r3
 80317e8:	2b02      	cmp	r3, #2
 80317ea:	d176      	bne.n	80318da <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 80317ec:	68fb      	ldr	r3, [r7, #12]
 80317ee:	2b01      	cmp	r3, #1
 80317f0:	d002      	beq.n	80317f8 <I2C_MasterReceive_BTF+0xc4>
 80317f2:	68fb      	ldr	r3, [r7, #12]
 80317f4:	2b10      	cmp	r3, #16
 80317f6:	d108      	bne.n	803180a <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80317f8:	687b      	ldr	r3, [r7, #4]
 80317fa:	681b      	ldr	r3, [r3, #0]
 80317fc:	681a      	ldr	r2, [r3, #0]
 80317fe:	687b      	ldr	r3, [r7, #4]
 8031800:	681b      	ldr	r3, [r3, #0]
 8031802:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8031806:	601a      	str	r2, [r3, #0]
 8031808:	e019      	b.n	803183e <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 803180a:	68fb      	ldr	r3, [r7, #12]
 803180c:	2b04      	cmp	r3, #4
 803180e:	d002      	beq.n	8031816 <I2C_MasterReceive_BTF+0xe2>
 8031810:	68fb      	ldr	r3, [r7, #12]
 8031812:	2b02      	cmp	r3, #2
 8031814:	d108      	bne.n	8031828 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8031816:	687b      	ldr	r3, [r7, #4]
 8031818:	681b      	ldr	r3, [r3, #0]
 803181a:	681a      	ldr	r2, [r3, #0]
 803181c:	687b      	ldr	r3, [r7, #4]
 803181e:	681b      	ldr	r3, [r3, #0]
 8031820:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8031824:	601a      	str	r2, [r3, #0]
 8031826:	e00a      	b.n	803183e <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8031828:	68fb      	ldr	r3, [r7, #12]
 803182a:	2b10      	cmp	r3, #16
 803182c:	d007      	beq.n	803183e <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 803182e:	687b      	ldr	r3, [r7, #4]
 8031830:	681b      	ldr	r3, [r3, #0]
 8031832:	681a      	ldr	r2, [r3, #0]
 8031834:	687b      	ldr	r3, [r7, #4]
 8031836:	681b      	ldr	r3, [r3, #0]
 8031838:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 803183c:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 803183e:	687b      	ldr	r3, [r7, #4]
 8031840:	681b      	ldr	r3, [r3, #0]
 8031842:	691a      	ldr	r2, [r3, #16]
 8031844:	687b      	ldr	r3, [r7, #4]
 8031846:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8031848:	b2d2      	uxtb	r2, r2
 803184a:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 803184c:	687b      	ldr	r3, [r7, #4]
 803184e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8031850:	1c5a      	adds	r2, r3, #1
 8031852:	687b      	ldr	r3, [r7, #4]
 8031854:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8031856:	687b      	ldr	r3, [r7, #4]
 8031858:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 803185a:	b29b      	uxth	r3, r3
 803185c:	3b01      	subs	r3, #1
 803185e:	b29a      	uxth	r2, r3
 8031860:	687b      	ldr	r3, [r7, #4]
 8031862:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8031864:	687b      	ldr	r3, [r7, #4]
 8031866:	681b      	ldr	r3, [r3, #0]
 8031868:	691a      	ldr	r2, [r3, #16]
 803186a:	687b      	ldr	r3, [r7, #4]
 803186c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 803186e:	b2d2      	uxtb	r2, r2
 8031870:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8031872:	687b      	ldr	r3, [r7, #4]
 8031874:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8031876:	1c5a      	adds	r2, r3, #1
 8031878:	687b      	ldr	r3, [r7, #4]
 803187a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 803187c:	687b      	ldr	r3, [r7, #4]
 803187e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8031880:	b29b      	uxth	r3, r3
 8031882:	3b01      	subs	r3, #1
 8031884:	b29a      	uxth	r2, r3
 8031886:	687b      	ldr	r3, [r7, #4]
 8031888:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 803188a:	687b      	ldr	r3, [r7, #4]
 803188c:	681b      	ldr	r3, [r3, #0]
 803188e:	685a      	ldr	r2, [r3, #4]
 8031890:	687b      	ldr	r3, [r7, #4]
 8031892:	681b      	ldr	r3, [r3, #0]
 8031894:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8031898:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 803189a:	687b      	ldr	r3, [r7, #4]
 803189c:	2220      	movs	r2, #32
 803189e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80318a2:	687b      	ldr	r3, [r7, #4]
 80318a4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80318a8:	b2db      	uxtb	r3, r3
 80318aa:	2b40      	cmp	r3, #64	; 0x40
 80318ac:	d10a      	bne.n	80318c4 <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80318ae:	687b      	ldr	r3, [r7, #4]
 80318b0:	2200      	movs	r2, #0
 80318b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 80318b6:	687b      	ldr	r3, [r7, #4]
 80318b8:	2200      	movs	r2, #0
 80318ba:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 80318bc:	6878      	ldr	r0, [r7, #4]
 80318be:	f7ff fd16 	bl	80312ee <HAL_I2C_MemRxCpltCallback>
}
 80318c2:	e01d      	b.n	8031900 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80318c4:	687b      	ldr	r3, [r7, #4]
 80318c6:	2200      	movs	r2, #0
 80318c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80318cc:	687b      	ldr	r3, [r7, #4]
 80318ce:	2212      	movs	r2, #18
 80318d0:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80318d2:	6878      	ldr	r0, [r7, #4]
 80318d4:	f7ff fccb 	bl	803126e <HAL_I2C_MasterRxCpltCallback>
}
 80318d8:	e012      	b.n	8031900 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80318da:	687b      	ldr	r3, [r7, #4]
 80318dc:	681b      	ldr	r3, [r3, #0]
 80318de:	691a      	ldr	r2, [r3, #16]
 80318e0:	687b      	ldr	r3, [r7, #4]
 80318e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80318e4:	b2d2      	uxtb	r2, r2
 80318e6:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80318e8:	687b      	ldr	r3, [r7, #4]
 80318ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80318ec:	1c5a      	adds	r2, r3, #1
 80318ee:	687b      	ldr	r3, [r7, #4]
 80318f0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80318f2:	687b      	ldr	r3, [r7, #4]
 80318f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80318f6:	b29b      	uxth	r3, r3
 80318f8:	3b01      	subs	r3, #1
 80318fa:	b29a      	uxth	r2, r3
 80318fc:	687b      	ldr	r3, [r7, #4]
 80318fe:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8031900:	bf00      	nop
 8031902:	3710      	adds	r7, #16
 8031904:	46bd      	mov	sp, r7
 8031906:	bd80      	pop	{r7, pc}

08031908 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8031908:	b480      	push	{r7}
 803190a:	b083      	sub	sp, #12
 803190c:	af00      	add	r7, sp, #0
 803190e:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8031910:	687b      	ldr	r3, [r7, #4]
 8031912:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8031916:	b2db      	uxtb	r3, r3
 8031918:	2b40      	cmp	r3, #64	; 0x40
 803191a:	d117      	bne.n	803194c <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 803191c:	687b      	ldr	r3, [r7, #4]
 803191e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8031920:	2b00      	cmp	r3, #0
 8031922:	d109      	bne.n	8031938 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8031924:	687b      	ldr	r3, [r7, #4]
 8031926:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8031928:	b2db      	uxtb	r3, r3
 803192a:	461a      	mov	r2, r3
 803192c:	687b      	ldr	r3, [r7, #4]
 803192e:	681b      	ldr	r3, [r3, #0]
 8031930:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8031934:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8031936:	e067      	b.n	8031a08 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8031938:	687b      	ldr	r3, [r7, #4]
 803193a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 803193c:	b2db      	uxtb	r3, r3
 803193e:	f043 0301 	orr.w	r3, r3, #1
 8031942:	b2da      	uxtb	r2, r3
 8031944:	687b      	ldr	r3, [r7, #4]
 8031946:	681b      	ldr	r3, [r3, #0]
 8031948:	611a      	str	r2, [r3, #16]
}
 803194a:	e05d      	b.n	8031a08 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 803194c:	687b      	ldr	r3, [r7, #4]
 803194e:	691b      	ldr	r3, [r3, #16]
 8031950:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8031954:	d133      	bne.n	80319be <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8031956:	687b      	ldr	r3, [r7, #4]
 8031958:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 803195c:	b2db      	uxtb	r3, r3
 803195e:	2b21      	cmp	r3, #33	; 0x21
 8031960:	d109      	bne.n	8031976 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8031962:	687b      	ldr	r3, [r7, #4]
 8031964:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8031966:	b2db      	uxtb	r3, r3
 8031968:	461a      	mov	r2, r3
 803196a:	687b      	ldr	r3, [r7, #4]
 803196c:	681b      	ldr	r3, [r3, #0]
 803196e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8031972:	611a      	str	r2, [r3, #16]
 8031974:	e008      	b.n	8031988 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8031976:	687b      	ldr	r3, [r7, #4]
 8031978:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 803197a:	b2db      	uxtb	r3, r3
 803197c:	f043 0301 	orr.w	r3, r3, #1
 8031980:	b2da      	uxtb	r2, r3
 8031982:	687b      	ldr	r3, [r7, #4]
 8031984:	681b      	ldr	r3, [r3, #0]
 8031986:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8031988:	687b      	ldr	r3, [r7, #4]
 803198a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 803198c:	2b00      	cmp	r3, #0
 803198e:	d004      	beq.n	803199a <I2C_Master_SB+0x92>
 8031990:	687b      	ldr	r3, [r7, #4]
 8031992:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8031994:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8031996:	2b00      	cmp	r3, #0
 8031998:	d108      	bne.n	80319ac <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 803199a:	687b      	ldr	r3, [r7, #4]
 803199c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 803199e:	2b00      	cmp	r3, #0
 80319a0:	d032      	beq.n	8031a08 <I2C_Master_SB+0x100>
 80319a2:	687b      	ldr	r3, [r7, #4]
 80319a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80319a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80319a8:	2b00      	cmp	r3, #0
 80319aa:	d02d      	beq.n	8031a08 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80319ac:	687b      	ldr	r3, [r7, #4]
 80319ae:	681b      	ldr	r3, [r3, #0]
 80319b0:	685a      	ldr	r2, [r3, #4]
 80319b2:	687b      	ldr	r3, [r7, #4]
 80319b4:	681b      	ldr	r3, [r3, #0]
 80319b6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80319ba:	605a      	str	r2, [r3, #4]
}
 80319bc:	e024      	b.n	8031a08 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 80319be:	687b      	ldr	r3, [r7, #4]
 80319c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80319c2:	2b00      	cmp	r3, #0
 80319c4:	d10e      	bne.n	80319e4 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 80319c6:	687b      	ldr	r3, [r7, #4]
 80319c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80319ca:	b29b      	uxth	r3, r3
 80319cc:	11db      	asrs	r3, r3, #7
 80319ce:	b2db      	uxtb	r3, r3
 80319d0:	f003 0306 	and.w	r3, r3, #6
 80319d4:	b2db      	uxtb	r3, r3
 80319d6:	f063 030f 	orn	r3, r3, #15
 80319da:	b2da      	uxtb	r2, r3
 80319dc:	687b      	ldr	r3, [r7, #4]
 80319de:	681b      	ldr	r3, [r3, #0]
 80319e0:	611a      	str	r2, [r3, #16]
}
 80319e2:	e011      	b.n	8031a08 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 80319e4:	687b      	ldr	r3, [r7, #4]
 80319e6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80319e8:	2b01      	cmp	r3, #1
 80319ea:	d10d      	bne.n	8031a08 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 80319ec:	687b      	ldr	r3, [r7, #4]
 80319ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80319f0:	b29b      	uxth	r3, r3
 80319f2:	11db      	asrs	r3, r3, #7
 80319f4:	b2db      	uxtb	r3, r3
 80319f6:	f003 0306 	and.w	r3, r3, #6
 80319fa:	b2db      	uxtb	r3, r3
 80319fc:	f063 030e 	orn	r3, r3, #14
 8031a00:	b2da      	uxtb	r2, r3
 8031a02:	687b      	ldr	r3, [r7, #4]
 8031a04:	681b      	ldr	r3, [r3, #0]
 8031a06:	611a      	str	r2, [r3, #16]
}
 8031a08:	bf00      	nop
 8031a0a:	370c      	adds	r7, #12
 8031a0c:	46bd      	mov	sp, r7
 8031a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8031a12:	4770      	bx	lr

08031a14 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8031a14:	b480      	push	{r7}
 8031a16:	b083      	sub	sp, #12
 8031a18:	af00      	add	r7, sp, #0
 8031a1a:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8031a1c:	687b      	ldr	r3, [r7, #4]
 8031a1e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8031a20:	b2da      	uxtb	r2, r3
 8031a22:	687b      	ldr	r3, [r7, #4]
 8031a24:	681b      	ldr	r3, [r3, #0]
 8031a26:	611a      	str	r2, [r3, #16]

  if ((hi2c->hdmatx != NULL) || (hi2c->hdmarx != NULL))
 8031a28:	687b      	ldr	r3, [r7, #4]
 8031a2a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8031a2c:	2b00      	cmp	r3, #0
 8031a2e:	d103      	bne.n	8031a38 <I2C_Master_ADD10+0x24>
 8031a30:	687b      	ldr	r3, [r7, #4]
 8031a32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8031a34:	2b00      	cmp	r3, #0
 8031a36:	d011      	beq.n	8031a5c <I2C_Master_ADD10+0x48>
  {
    if ((hi2c->hdmatx->XferCpltCallback != NULL) || (hi2c->hdmarx->XferCpltCallback != NULL))
 8031a38:	687b      	ldr	r3, [r7, #4]
 8031a3a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8031a3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8031a3e:	2b00      	cmp	r3, #0
 8031a40:	d104      	bne.n	8031a4c <I2C_Master_ADD10+0x38>
 8031a42:	687b      	ldr	r3, [r7, #4]
 8031a44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8031a46:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8031a48:	2b00      	cmp	r3, #0
 8031a4a:	d007      	beq.n	8031a5c <I2C_Master_ADD10+0x48>
    {
      /* Enable DMA Request */
      SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8031a4c:	687b      	ldr	r3, [r7, #4]
 8031a4e:	681b      	ldr	r3, [r3, #0]
 8031a50:	685a      	ldr	r2, [r3, #4]
 8031a52:	687b      	ldr	r3, [r7, #4]
 8031a54:	681b      	ldr	r3, [r3, #0]
 8031a56:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8031a5a:	605a      	str	r2, [r3, #4]
    }
  }
}
 8031a5c:	bf00      	nop
 8031a5e:	370c      	adds	r7, #12
 8031a60:	46bd      	mov	sp, r7
 8031a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8031a66:	4770      	bx	lr

08031a68 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8031a68:	b480      	push	{r7}
 8031a6a:	b091      	sub	sp, #68	; 0x44
 8031a6c:	af00      	add	r7, sp, #0
 8031a6e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8031a70:	687b      	ldr	r3, [r7, #4]
 8031a72:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8031a76:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8031a7a:	687b      	ldr	r3, [r7, #4]
 8031a7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8031a7e:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8031a80:	687b      	ldr	r3, [r7, #4]
 8031a82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8031a84:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8031a86:	687b      	ldr	r3, [r7, #4]
 8031a88:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8031a8c:	b2db      	uxtb	r3, r3
 8031a8e:	2b22      	cmp	r3, #34	; 0x22
 8031a90:	f040 8169 	bne.w	8031d66 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8031a94:	687b      	ldr	r3, [r7, #4]
 8031a96:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8031a98:	2b00      	cmp	r3, #0
 8031a9a:	d10f      	bne.n	8031abc <I2C_Master_ADDR+0x54>
 8031a9c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8031aa0:	2b40      	cmp	r3, #64	; 0x40
 8031aa2:	d10b      	bne.n	8031abc <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8031aa4:	2300      	movs	r3, #0
 8031aa6:	633b      	str	r3, [r7, #48]	; 0x30
 8031aa8:	687b      	ldr	r3, [r7, #4]
 8031aaa:	681b      	ldr	r3, [r3, #0]
 8031aac:	695b      	ldr	r3, [r3, #20]
 8031aae:	633b      	str	r3, [r7, #48]	; 0x30
 8031ab0:	687b      	ldr	r3, [r7, #4]
 8031ab2:	681b      	ldr	r3, [r3, #0]
 8031ab4:	699b      	ldr	r3, [r3, #24]
 8031ab6:	633b      	str	r3, [r7, #48]	; 0x30
 8031ab8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8031aba:	e160      	b.n	8031d7e <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8031abc:	687b      	ldr	r3, [r7, #4]
 8031abe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8031ac0:	2b00      	cmp	r3, #0
 8031ac2:	d11d      	bne.n	8031b00 <I2C_Master_ADDR+0x98>
 8031ac4:	687b      	ldr	r3, [r7, #4]
 8031ac6:	691b      	ldr	r3, [r3, #16]
 8031ac8:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8031acc:	d118      	bne.n	8031b00 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8031ace:	2300      	movs	r3, #0
 8031ad0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8031ad2:	687b      	ldr	r3, [r7, #4]
 8031ad4:	681b      	ldr	r3, [r3, #0]
 8031ad6:	695b      	ldr	r3, [r3, #20]
 8031ad8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8031ada:	687b      	ldr	r3, [r7, #4]
 8031adc:	681b      	ldr	r3, [r3, #0]
 8031ade:	699b      	ldr	r3, [r3, #24]
 8031ae0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8031ae2:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8031ae4:	687b      	ldr	r3, [r7, #4]
 8031ae6:	681b      	ldr	r3, [r3, #0]
 8031ae8:	681a      	ldr	r2, [r3, #0]
 8031aea:	687b      	ldr	r3, [r7, #4]
 8031aec:	681b      	ldr	r3, [r3, #0]
 8031aee:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8031af2:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8031af4:	687b      	ldr	r3, [r7, #4]
 8031af6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8031af8:	1c5a      	adds	r2, r3, #1
 8031afa:	687b      	ldr	r3, [r7, #4]
 8031afc:	651a      	str	r2, [r3, #80]	; 0x50
 8031afe:	e13e      	b.n	8031d7e <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8031b00:	687b      	ldr	r3, [r7, #4]
 8031b02:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8031b04:	b29b      	uxth	r3, r3
 8031b06:	2b00      	cmp	r3, #0
 8031b08:	d113      	bne.n	8031b32 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8031b0a:	2300      	movs	r3, #0
 8031b0c:	62bb      	str	r3, [r7, #40]	; 0x28
 8031b0e:	687b      	ldr	r3, [r7, #4]
 8031b10:	681b      	ldr	r3, [r3, #0]
 8031b12:	695b      	ldr	r3, [r3, #20]
 8031b14:	62bb      	str	r3, [r7, #40]	; 0x28
 8031b16:	687b      	ldr	r3, [r7, #4]
 8031b18:	681b      	ldr	r3, [r3, #0]
 8031b1a:	699b      	ldr	r3, [r3, #24]
 8031b1c:	62bb      	str	r3, [r7, #40]	; 0x28
 8031b1e:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8031b20:	687b      	ldr	r3, [r7, #4]
 8031b22:	681b      	ldr	r3, [r3, #0]
 8031b24:	681a      	ldr	r2, [r3, #0]
 8031b26:	687b      	ldr	r3, [r7, #4]
 8031b28:	681b      	ldr	r3, [r3, #0]
 8031b2a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8031b2e:	601a      	str	r2, [r3, #0]
 8031b30:	e115      	b.n	8031d5e <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8031b32:	687b      	ldr	r3, [r7, #4]
 8031b34:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8031b36:	b29b      	uxth	r3, r3
 8031b38:	2b01      	cmp	r3, #1
 8031b3a:	f040 808a 	bne.w	8031c52 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8031b3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8031b40:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8031b44:	d137      	bne.n	8031bb6 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8031b46:	687b      	ldr	r3, [r7, #4]
 8031b48:	681b      	ldr	r3, [r3, #0]
 8031b4a:	681a      	ldr	r2, [r3, #0]
 8031b4c:	687b      	ldr	r3, [r7, #4]
 8031b4e:	681b      	ldr	r3, [r3, #0]
 8031b50:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8031b54:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8031b56:	687b      	ldr	r3, [r7, #4]
 8031b58:	681b      	ldr	r3, [r3, #0]
 8031b5a:	685b      	ldr	r3, [r3, #4]
 8031b5c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8031b60:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8031b64:	d113      	bne.n	8031b8e <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8031b66:	687b      	ldr	r3, [r7, #4]
 8031b68:	681b      	ldr	r3, [r3, #0]
 8031b6a:	681a      	ldr	r2, [r3, #0]
 8031b6c:	687b      	ldr	r3, [r7, #4]
 8031b6e:	681b      	ldr	r3, [r3, #0]
 8031b70:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8031b74:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8031b76:	2300      	movs	r3, #0
 8031b78:	627b      	str	r3, [r7, #36]	; 0x24
 8031b7a:	687b      	ldr	r3, [r7, #4]
 8031b7c:	681b      	ldr	r3, [r3, #0]
 8031b7e:	695b      	ldr	r3, [r3, #20]
 8031b80:	627b      	str	r3, [r7, #36]	; 0x24
 8031b82:	687b      	ldr	r3, [r7, #4]
 8031b84:	681b      	ldr	r3, [r3, #0]
 8031b86:	699b      	ldr	r3, [r3, #24]
 8031b88:	627b      	str	r3, [r7, #36]	; 0x24
 8031b8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8031b8c:	e0e7      	b.n	8031d5e <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8031b8e:	2300      	movs	r3, #0
 8031b90:	623b      	str	r3, [r7, #32]
 8031b92:	687b      	ldr	r3, [r7, #4]
 8031b94:	681b      	ldr	r3, [r3, #0]
 8031b96:	695b      	ldr	r3, [r3, #20]
 8031b98:	623b      	str	r3, [r7, #32]
 8031b9a:	687b      	ldr	r3, [r7, #4]
 8031b9c:	681b      	ldr	r3, [r3, #0]
 8031b9e:	699b      	ldr	r3, [r3, #24]
 8031ba0:	623b      	str	r3, [r7, #32]
 8031ba2:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8031ba4:	687b      	ldr	r3, [r7, #4]
 8031ba6:	681b      	ldr	r3, [r3, #0]
 8031ba8:	681a      	ldr	r2, [r3, #0]
 8031baa:	687b      	ldr	r3, [r7, #4]
 8031bac:	681b      	ldr	r3, [r3, #0]
 8031bae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8031bb2:	601a      	str	r2, [r3, #0]
 8031bb4:	e0d3      	b.n	8031d5e <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8031bb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8031bb8:	2b08      	cmp	r3, #8
 8031bba:	d02e      	beq.n	8031c1a <I2C_Master_ADDR+0x1b2>
 8031bbc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8031bbe:	2b20      	cmp	r3, #32
 8031bc0:	d02b      	beq.n	8031c1a <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8031bc2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8031bc4:	2b12      	cmp	r3, #18
 8031bc6:	d102      	bne.n	8031bce <I2C_Master_ADDR+0x166>
 8031bc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8031bca:	2b01      	cmp	r3, #1
 8031bcc:	d125      	bne.n	8031c1a <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8031bce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8031bd0:	2b04      	cmp	r3, #4
 8031bd2:	d00e      	beq.n	8031bf2 <I2C_Master_ADDR+0x18a>
 8031bd4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8031bd6:	2b02      	cmp	r3, #2
 8031bd8:	d00b      	beq.n	8031bf2 <I2C_Master_ADDR+0x18a>
 8031bda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8031bdc:	2b10      	cmp	r3, #16
 8031bde:	d008      	beq.n	8031bf2 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8031be0:	687b      	ldr	r3, [r7, #4]
 8031be2:	681b      	ldr	r3, [r3, #0]
 8031be4:	681a      	ldr	r2, [r3, #0]
 8031be6:	687b      	ldr	r3, [r7, #4]
 8031be8:	681b      	ldr	r3, [r3, #0]
 8031bea:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8031bee:	601a      	str	r2, [r3, #0]
 8031bf0:	e007      	b.n	8031c02 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8031bf2:	687b      	ldr	r3, [r7, #4]
 8031bf4:	681b      	ldr	r3, [r3, #0]
 8031bf6:	681a      	ldr	r2, [r3, #0]
 8031bf8:	687b      	ldr	r3, [r7, #4]
 8031bfa:	681b      	ldr	r3, [r3, #0]
 8031bfc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8031c00:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8031c02:	2300      	movs	r3, #0
 8031c04:	61fb      	str	r3, [r7, #28]
 8031c06:	687b      	ldr	r3, [r7, #4]
 8031c08:	681b      	ldr	r3, [r3, #0]
 8031c0a:	695b      	ldr	r3, [r3, #20]
 8031c0c:	61fb      	str	r3, [r7, #28]
 8031c0e:	687b      	ldr	r3, [r7, #4]
 8031c10:	681b      	ldr	r3, [r3, #0]
 8031c12:	699b      	ldr	r3, [r3, #24]
 8031c14:	61fb      	str	r3, [r7, #28]
 8031c16:	69fb      	ldr	r3, [r7, #28]
 8031c18:	e0a1      	b.n	8031d5e <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8031c1a:	687b      	ldr	r3, [r7, #4]
 8031c1c:	681b      	ldr	r3, [r3, #0]
 8031c1e:	681a      	ldr	r2, [r3, #0]
 8031c20:	687b      	ldr	r3, [r7, #4]
 8031c22:	681b      	ldr	r3, [r3, #0]
 8031c24:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8031c28:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8031c2a:	2300      	movs	r3, #0
 8031c2c:	61bb      	str	r3, [r7, #24]
 8031c2e:	687b      	ldr	r3, [r7, #4]
 8031c30:	681b      	ldr	r3, [r3, #0]
 8031c32:	695b      	ldr	r3, [r3, #20]
 8031c34:	61bb      	str	r3, [r7, #24]
 8031c36:	687b      	ldr	r3, [r7, #4]
 8031c38:	681b      	ldr	r3, [r3, #0]
 8031c3a:	699b      	ldr	r3, [r3, #24]
 8031c3c:	61bb      	str	r3, [r7, #24]
 8031c3e:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8031c40:	687b      	ldr	r3, [r7, #4]
 8031c42:	681b      	ldr	r3, [r3, #0]
 8031c44:	681a      	ldr	r2, [r3, #0]
 8031c46:	687b      	ldr	r3, [r7, #4]
 8031c48:	681b      	ldr	r3, [r3, #0]
 8031c4a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8031c4e:	601a      	str	r2, [r3, #0]
 8031c50:	e085      	b.n	8031d5e <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8031c52:	687b      	ldr	r3, [r7, #4]
 8031c54:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8031c56:	b29b      	uxth	r3, r3
 8031c58:	2b02      	cmp	r3, #2
 8031c5a:	d14d      	bne.n	8031cf8 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8031c5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8031c5e:	2b04      	cmp	r3, #4
 8031c60:	d016      	beq.n	8031c90 <I2C_Master_ADDR+0x228>
 8031c62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8031c64:	2b02      	cmp	r3, #2
 8031c66:	d013      	beq.n	8031c90 <I2C_Master_ADDR+0x228>
 8031c68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8031c6a:	2b10      	cmp	r3, #16
 8031c6c:	d010      	beq.n	8031c90 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8031c6e:	687b      	ldr	r3, [r7, #4]
 8031c70:	681b      	ldr	r3, [r3, #0]
 8031c72:	681a      	ldr	r2, [r3, #0]
 8031c74:	687b      	ldr	r3, [r7, #4]
 8031c76:	681b      	ldr	r3, [r3, #0]
 8031c78:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8031c7c:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8031c7e:	687b      	ldr	r3, [r7, #4]
 8031c80:	681b      	ldr	r3, [r3, #0]
 8031c82:	681a      	ldr	r2, [r3, #0]
 8031c84:	687b      	ldr	r3, [r7, #4]
 8031c86:	681b      	ldr	r3, [r3, #0]
 8031c88:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8031c8c:	601a      	str	r2, [r3, #0]
 8031c8e:	e007      	b.n	8031ca0 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8031c90:	687b      	ldr	r3, [r7, #4]
 8031c92:	681b      	ldr	r3, [r3, #0]
 8031c94:	681a      	ldr	r2, [r3, #0]
 8031c96:	687b      	ldr	r3, [r7, #4]
 8031c98:	681b      	ldr	r3, [r3, #0]
 8031c9a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8031c9e:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8031ca0:	687b      	ldr	r3, [r7, #4]
 8031ca2:	681b      	ldr	r3, [r3, #0]
 8031ca4:	685b      	ldr	r3, [r3, #4]
 8031ca6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8031caa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8031cae:	d117      	bne.n	8031ce0 <I2C_Master_ADDR+0x278>
 8031cb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8031cb2:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8031cb6:	d00b      	beq.n	8031cd0 <I2C_Master_ADDR+0x268>
 8031cb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8031cba:	2b01      	cmp	r3, #1
 8031cbc:	d008      	beq.n	8031cd0 <I2C_Master_ADDR+0x268>
 8031cbe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8031cc0:	2b08      	cmp	r3, #8
 8031cc2:	d005      	beq.n	8031cd0 <I2C_Master_ADDR+0x268>
 8031cc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8031cc6:	2b10      	cmp	r3, #16
 8031cc8:	d002      	beq.n	8031cd0 <I2C_Master_ADDR+0x268>
 8031cca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8031ccc:	2b20      	cmp	r3, #32
 8031cce:	d107      	bne.n	8031ce0 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8031cd0:	687b      	ldr	r3, [r7, #4]
 8031cd2:	681b      	ldr	r3, [r3, #0]
 8031cd4:	685a      	ldr	r2, [r3, #4]
 8031cd6:	687b      	ldr	r3, [r7, #4]
 8031cd8:	681b      	ldr	r3, [r3, #0]
 8031cda:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8031cde:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8031ce0:	2300      	movs	r3, #0
 8031ce2:	617b      	str	r3, [r7, #20]
 8031ce4:	687b      	ldr	r3, [r7, #4]
 8031ce6:	681b      	ldr	r3, [r3, #0]
 8031ce8:	695b      	ldr	r3, [r3, #20]
 8031cea:	617b      	str	r3, [r7, #20]
 8031cec:	687b      	ldr	r3, [r7, #4]
 8031cee:	681b      	ldr	r3, [r3, #0]
 8031cf0:	699b      	ldr	r3, [r3, #24]
 8031cf2:	617b      	str	r3, [r7, #20]
 8031cf4:	697b      	ldr	r3, [r7, #20]
 8031cf6:	e032      	b.n	8031d5e <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8031cf8:	687b      	ldr	r3, [r7, #4]
 8031cfa:	681b      	ldr	r3, [r3, #0]
 8031cfc:	681a      	ldr	r2, [r3, #0]
 8031cfe:	687b      	ldr	r3, [r7, #4]
 8031d00:	681b      	ldr	r3, [r3, #0]
 8031d02:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8031d06:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8031d08:	687b      	ldr	r3, [r7, #4]
 8031d0a:	681b      	ldr	r3, [r3, #0]
 8031d0c:	685b      	ldr	r3, [r3, #4]
 8031d0e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8031d12:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8031d16:	d117      	bne.n	8031d48 <I2C_Master_ADDR+0x2e0>
 8031d18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8031d1a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8031d1e:	d00b      	beq.n	8031d38 <I2C_Master_ADDR+0x2d0>
 8031d20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8031d22:	2b01      	cmp	r3, #1
 8031d24:	d008      	beq.n	8031d38 <I2C_Master_ADDR+0x2d0>
 8031d26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8031d28:	2b08      	cmp	r3, #8
 8031d2a:	d005      	beq.n	8031d38 <I2C_Master_ADDR+0x2d0>
 8031d2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8031d2e:	2b10      	cmp	r3, #16
 8031d30:	d002      	beq.n	8031d38 <I2C_Master_ADDR+0x2d0>
 8031d32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8031d34:	2b20      	cmp	r3, #32
 8031d36:	d107      	bne.n	8031d48 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8031d38:	687b      	ldr	r3, [r7, #4]
 8031d3a:	681b      	ldr	r3, [r3, #0]
 8031d3c:	685a      	ldr	r2, [r3, #4]
 8031d3e:	687b      	ldr	r3, [r7, #4]
 8031d40:	681b      	ldr	r3, [r3, #0]
 8031d42:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8031d46:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8031d48:	2300      	movs	r3, #0
 8031d4a:	613b      	str	r3, [r7, #16]
 8031d4c:	687b      	ldr	r3, [r7, #4]
 8031d4e:	681b      	ldr	r3, [r3, #0]
 8031d50:	695b      	ldr	r3, [r3, #20]
 8031d52:	613b      	str	r3, [r7, #16]
 8031d54:	687b      	ldr	r3, [r7, #4]
 8031d56:	681b      	ldr	r3, [r3, #0]
 8031d58:	699b      	ldr	r3, [r3, #24]
 8031d5a:	613b      	str	r3, [r7, #16]
 8031d5c:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8031d5e:	687b      	ldr	r3, [r7, #4]
 8031d60:	2200      	movs	r2, #0
 8031d62:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8031d64:	e00b      	b.n	8031d7e <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8031d66:	2300      	movs	r3, #0
 8031d68:	60fb      	str	r3, [r7, #12]
 8031d6a:	687b      	ldr	r3, [r7, #4]
 8031d6c:	681b      	ldr	r3, [r3, #0]
 8031d6e:	695b      	ldr	r3, [r3, #20]
 8031d70:	60fb      	str	r3, [r7, #12]
 8031d72:	687b      	ldr	r3, [r7, #4]
 8031d74:	681b      	ldr	r3, [r3, #0]
 8031d76:	699b      	ldr	r3, [r3, #24]
 8031d78:	60fb      	str	r3, [r7, #12]
 8031d7a:	68fb      	ldr	r3, [r7, #12]
}
 8031d7c:	e7ff      	b.n	8031d7e <I2C_Master_ADDR+0x316>
 8031d7e:	bf00      	nop
 8031d80:	3744      	adds	r7, #68	; 0x44
 8031d82:	46bd      	mov	sp, r7
 8031d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8031d88:	4770      	bx	lr

08031d8a <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8031d8a:	b580      	push	{r7, lr}
 8031d8c:	b084      	sub	sp, #16
 8031d8e:	af00      	add	r7, sp, #0
 8031d90:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8031d92:	687b      	ldr	r3, [r7, #4]
 8031d94:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8031d98:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8031d9a:	687b      	ldr	r3, [r7, #4]
 8031d9c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8031d9e:	b29b      	uxth	r3, r3
 8031da0:	2b00      	cmp	r3, #0
 8031da2:	d02b      	beq.n	8031dfc <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8031da4:	687b      	ldr	r3, [r7, #4]
 8031da6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8031da8:	781a      	ldrb	r2, [r3, #0]
 8031daa:	687b      	ldr	r3, [r7, #4]
 8031dac:	681b      	ldr	r3, [r3, #0]
 8031dae:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8031db0:	687b      	ldr	r3, [r7, #4]
 8031db2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8031db4:	1c5a      	adds	r2, r3, #1
 8031db6:	687b      	ldr	r3, [r7, #4]
 8031db8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8031dba:	687b      	ldr	r3, [r7, #4]
 8031dbc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8031dbe:	b29b      	uxth	r3, r3
 8031dc0:	3b01      	subs	r3, #1
 8031dc2:	b29a      	uxth	r2, r3
 8031dc4:	687b      	ldr	r3, [r7, #4]
 8031dc6:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8031dc8:	687b      	ldr	r3, [r7, #4]
 8031dca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8031dcc:	b29b      	uxth	r3, r3
 8031dce:	2b00      	cmp	r3, #0
 8031dd0:	d114      	bne.n	8031dfc <I2C_SlaveTransmit_TXE+0x72>
 8031dd2:	7bfb      	ldrb	r3, [r7, #15]
 8031dd4:	2b29      	cmp	r3, #41	; 0x29
 8031dd6:	d111      	bne.n	8031dfc <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8031dd8:	687b      	ldr	r3, [r7, #4]
 8031dda:	681b      	ldr	r3, [r3, #0]
 8031ddc:	685a      	ldr	r2, [r3, #4]
 8031dde:	687b      	ldr	r3, [r7, #4]
 8031de0:	681b      	ldr	r3, [r3, #0]
 8031de2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8031de6:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8031de8:	687b      	ldr	r3, [r7, #4]
 8031dea:	2221      	movs	r2, #33	; 0x21
 8031dec:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8031dee:	687b      	ldr	r3, [r7, #4]
 8031df0:	2228      	movs	r2, #40	; 0x28
 8031df2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8031df6:	6878      	ldr	r0, [r7, #4]
 8031df8:	f7ff fa43 	bl	8031282 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8031dfc:	bf00      	nop
 8031dfe:	3710      	adds	r7, #16
 8031e00:	46bd      	mov	sp, r7
 8031e02:	bd80      	pop	{r7, pc}

08031e04 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8031e04:	b480      	push	{r7}
 8031e06:	b083      	sub	sp, #12
 8031e08:	af00      	add	r7, sp, #0
 8031e0a:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8031e0c:	687b      	ldr	r3, [r7, #4]
 8031e0e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8031e10:	b29b      	uxth	r3, r3
 8031e12:	2b00      	cmp	r3, #0
 8031e14:	d011      	beq.n	8031e3a <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8031e16:	687b      	ldr	r3, [r7, #4]
 8031e18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8031e1a:	781a      	ldrb	r2, [r3, #0]
 8031e1c:	687b      	ldr	r3, [r7, #4]
 8031e1e:	681b      	ldr	r3, [r3, #0]
 8031e20:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8031e22:	687b      	ldr	r3, [r7, #4]
 8031e24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8031e26:	1c5a      	adds	r2, r3, #1
 8031e28:	687b      	ldr	r3, [r7, #4]
 8031e2a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8031e2c:	687b      	ldr	r3, [r7, #4]
 8031e2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8031e30:	b29b      	uxth	r3, r3
 8031e32:	3b01      	subs	r3, #1
 8031e34:	b29a      	uxth	r2, r3
 8031e36:	687b      	ldr	r3, [r7, #4]
 8031e38:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8031e3a:	bf00      	nop
 8031e3c:	370c      	adds	r7, #12
 8031e3e:	46bd      	mov	sp, r7
 8031e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8031e44:	4770      	bx	lr

08031e46 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8031e46:	b580      	push	{r7, lr}
 8031e48:	b084      	sub	sp, #16
 8031e4a:	af00      	add	r7, sp, #0
 8031e4c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8031e4e:	687b      	ldr	r3, [r7, #4]
 8031e50:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8031e54:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8031e56:	687b      	ldr	r3, [r7, #4]
 8031e58:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8031e5a:	b29b      	uxth	r3, r3
 8031e5c:	2b00      	cmp	r3, #0
 8031e5e:	d02c      	beq.n	8031eba <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8031e60:	687b      	ldr	r3, [r7, #4]
 8031e62:	681b      	ldr	r3, [r3, #0]
 8031e64:	691a      	ldr	r2, [r3, #16]
 8031e66:	687b      	ldr	r3, [r7, #4]
 8031e68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8031e6a:	b2d2      	uxtb	r2, r2
 8031e6c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8031e6e:	687b      	ldr	r3, [r7, #4]
 8031e70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8031e72:	1c5a      	adds	r2, r3, #1
 8031e74:	687b      	ldr	r3, [r7, #4]
 8031e76:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8031e78:	687b      	ldr	r3, [r7, #4]
 8031e7a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8031e7c:	b29b      	uxth	r3, r3
 8031e7e:	3b01      	subs	r3, #1
 8031e80:	b29a      	uxth	r2, r3
 8031e82:	687b      	ldr	r3, [r7, #4]
 8031e84:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8031e86:	687b      	ldr	r3, [r7, #4]
 8031e88:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8031e8a:	b29b      	uxth	r3, r3
 8031e8c:	2b00      	cmp	r3, #0
 8031e8e:	d114      	bne.n	8031eba <I2C_SlaveReceive_RXNE+0x74>
 8031e90:	7bfb      	ldrb	r3, [r7, #15]
 8031e92:	2b2a      	cmp	r3, #42	; 0x2a
 8031e94:	d111      	bne.n	8031eba <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8031e96:	687b      	ldr	r3, [r7, #4]
 8031e98:	681b      	ldr	r3, [r3, #0]
 8031e9a:	685a      	ldr	r2, [r3, #4]
 8031e9c:	687b      	ldr	r3, [r7, #4]
 8031e9e:	681b      	ldr	r3, [r3, #0]
 8031ea0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8031ea4:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8031ea6:	687b      	ldr	r3, [r7, #4]
 8031ea8:	2222      	movs	r2, #34	; 0x22
 8031eaa:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8031eac:	687b      	ldr	r3, [r7, #4]
 8031eae:	2228      	movs	r2, #40	; 0x28
 8031eb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8031eb4:	6878      	ldr	r0, [r7, #4]
 8031eb6:	f7ff f9ee 	bl	8031296 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8031eba:	bf00      	nop
 8031ebc:	3710      	adds	r7, #16
 8031ebe:	46bd      	mov	sp, r7
 8031ec0:	bd80      	pop	{r7, pc}

08031ec2 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8031ec2:	b480      	push	{r7}
 8031ec4:	b083      	sub	sp, #12
 8031ec6:	af00      	add	r7, sp, #0
 8031ec8:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8031eca:	687b      	ldr	r3, [r7, #4]
 8031ecc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8031ece:	b29b      	uxth	r3, r3
 8031ed0:	2b00      	cmp	r3, #0
 8031ed2:	d012      	beq.n	8031efa <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8031ed4:	687b      	ldr	r3, [r7, #4]
 8031ed6:	681b      	ldr	r3, [r3, #0]
 8031ed8:	691a      	ldr	r2, [r3, #16]
 8031eda:	687b      	ldr	r3, [r7, #4]
 8031edc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8031ede:	b2d2      	uxtb	r2, r2
 8031ee0:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8031ee2:	687b      	ldr	r3, [r7, #4]
 8031ee4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8031ee6:	1c5a      	adds	r2, r3, #1
 8031ee8:	687b      	ldr	r3, [r7, #4]
 8031eea:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8031eec:	687b      	ldr	r3, [r7, #4]
 8031eee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8031ef0:	b29b      	uxth	r3, r3
 8031ef2:	3b01      	subs	r3, #1
 8031ef4:	b29a      	uxth	r2, r3
 8031ef6:	687b      	ldr	r3, [r7, #4]
 8031ef8:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8031efa:	bf00      	nop
 8031efc:	370c      	adds	r7, #12
 8031efe:	46bd      	mov	sp, r7
 8031f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8031f04:	4770      	bx	lr

08031f06 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8031f06:	b580      	push	{r7, lr}
 8031f08:	b084      	sub	sp, #16
 8031f0a:	af00      	add	r7, sp, #0
 8031f0c:	6078      	str	r0, [r7, #4]
 8031f0e:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8031f10:	2300      	movs	r3, #0
 8031f12:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8031f14:	687b      	ldr	r3, [r7, #4]
 8031f16:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8031f1a:	b2db      	uxtb	r3, r3
 8031f1c:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8031f20:	2b28      	cmp	r3, #40	; 0x28
 8031f22:	d127      	bne.n	8031f74 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8031f24:	687b      	ldr	r3, [r7, #4]
 8031f26:	681b      	ldr	r3, [r3, #0]
 8031f28:	685a      	ldr	r2, [r3, #4]
 8031f2a:	687b      	ldr	r3, [r7, #4]
 8031f2c:	681b      	ldr	r3, [r3, #0]
 8031f2e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8031f32:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8031f34:	683b      	ldr	r3, [r7, #0]
 8031f36:	089b      	lsrs	r3, r3, #2
 8031f38:	f003 0301 	and.w	r3, r3, #1
 8031f3c:	2b00      	cmp	r3, #0
 8031f3e:	d101      	bne.n	8031f44 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8031f40:	2301      	movs	r3, #1
 8031f42:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8031f44:	683b      	ldr	r3, [r7, #0]
 8031f46:	09db      	lsrs	r3, r3, #7
 8031f48:	f003 0301 	and.w	r3, r3, #1
 8031f4c:	2b00      	cmp	r3, #0
 8031f4e:	d103      	bne.n	8031f58 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8031f50:	687b      	ldr	r3, [r7, #4]
 8031f52:	68db      	ldr	r3, [r3, #12]
 8031f54:	81bb      	strh	r3, [r7, #12]
 8031f56:	e002      	b.n	8031f5e <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8031f58:	687b      	ldr	r3, [r7, #4]
 8031f5a:	699b      	ldr	r3, [r3, #24]
 8031f5c:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8031f5e:	687b      	ldr	r3, [r7, #4]
 8031f60:	2200      	movs	r2, #0
 8031f62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8031f66:	89ba      	ldrh	r2, [r7, #12]
 8031f68:	7bfb      	ldrb	r3, [r7, #15]
 8031f6a:	4619      	mov	r1, r3
 8031f6c:	6878      	ldr	r0, [r7, #4]
 8031f6e:	f7ff f99c 	bl	80312aa <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8031f72:	e008      	b.n	8031f86 <I2C_Slave_ADDR+0x80>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8031f74:	687b      	ldr	r3, [r7, #4]
 8031f76:	681b      	ldr	r3, [r3, #0]
 8031f78:	f06f 0202 	mvn.w	r2, #2
 8031f7c:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hi2c);
 8031f7e:	687b      	ldr	r3, [r7, #4]
 8031f80:	2200      	movs	r2, #0
 8031f82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8031f86:	bf00      	nop
 8031f88:	3710      	adds	r7, #16
 8031f8a:	46bd      	mov	sp, r7
 8031f8c:	bd80      	pop	{r7, pc}
	...

08031f90 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8031f90:	b580      	push	{r7, lr}
 8031f92:	b084      	sub	sp, #16
 8031f94:	af00      	add	r7, sp, #0
 8031f96:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8031f98:	687b      	ldr	r3, [r7, #4]
 8031f9a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8031f9e:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8031fa0:	687b      	ldr	r3, [r7, #4]
 8031fa2:	681b      	ldr	r3, [r3, #0]
 8031fa4:	685a      	ldr	r2, [r3, #4]
 8031fa6:	687b      	ldr	r3, [r7, #4]
 8031fa8:	681b      	ldr	r3, [r3, #0]
 8031faa:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8031fae:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8031fb0:	2300      	movs	r3, #0
 8031fb2:	60bb      	str	r3, [r7, #8]
 8031fb4:	687b      	ldr	r3, [r7, #4]
 8031fb6:	681b      	ldr	r3, [r3, #0]
 8031fb8:	695b      	ldr	r3, [r3, #20]
 8031fba:	60bb      	str	r3, [r7, #8]
 8031fbc:	687b      	ldr	r3, [r7, #4]
 8031fbe:	681b      	ldr	r3, [r3, #0]
 8031fc0:	681a      	ldr	r2, [r3, #0]
 8031fc2:	687b      	ldr	r3, [r7, #4]
 8031fc4:	681b      	ldr	r3, [r3, #0]
 8031fc6:	f042 0201 	orr.w	r2, r2, #1
 8031fca:	601a      	str	r2, [r3, #0]
 8031fcc:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8031fce:	687b      	ldr	r3, [r7, #4]
 8031fd0:	681b      	ldr	r3, [r3, #0]
 8031fd2:	681a      	ldr	r2, [r3, #0]
 8031fd4:	687b      	ldr	r3, [r7, #4]
 8031fd6:	681b      	ldr	r3, [r3, #0]
 8031fd8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8031fdc:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8031fde:	687b      	ldr	r3, [r7, #4]
 8031fe0:	681b      	ldr	r3, [r3, #0]
 8031fe2:	685b      	ldr	r3, [r3, #4]
 8031fe4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8031fe8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8031fec:	d172      	bne.n	80320d4 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8031fee:	7bfb      	ldrb	r3, [r7, #15]
 8031ff0:	2b22      	cmp	r3, #34	; 0x22
 8031ff2:	d002      	beq.n	8031ffa <I2C_Slave_STOPF+0x6a>
 8031ff4:	7bfb      	ldrb	r3, [r7, #15]
 8031ff6:	2b2a      	cmp	r3, #42	; 0x2a
 8031ff8:	d135      	bne.n	8032066 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8031ffa:	687b      	ldr	r3, [r7, #4]
 8031ffc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8031ffe:	681b      	ldr	r3, [r3, #0]
 8032000:	685b      	ldr	r3, [r3, #4]
 8032002:	b29a      	uxth	r2, r3
 8032004:	687b      	ldr	r3, [r7, #4]
 8032006:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8032008:	687b      	ldr	r3, [r7, #4]
 803200a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 803200c:	b29b      	uxth	r3, r3
 803200e:	2b00      	cmp	r3, #0
 8032010:	d005      	beq.n	803201e <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8032012:	687b      	ldr	r3, [r7, #4]
 8032014:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8032016:	f043 0204 	orr.w	r2, r3, #4
 803201a:	687b      	ldr	r3, [r7, #4]
 803201c:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 803201e:	687b      	ldr	r3, [r7, #4]
 8032020:	681b      	ldr	r3, [r3, #0]
 8032022:	685a      	ldr	r2, [r3, #4]
 8032024:	687b      	ldr	r3, [r7, #4]
 8032026:	681b      	ldr	r3, [r3, #0]
 8032028:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 803202c:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 803202e:	687b      	ldr	r3, [r7, #4]
 8032030:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8032032:	4618      	mov	r0, r3
 8032034:	f7fd fcac 	bl	802f990 <HAL_DMA_GetState>
 8032038:	4603      	mov	r3, r0
 803203a:	2b01      	cmp	r3, #1
 803203c:	d049      	beq.n	80320d2 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 803203e:	687b      	ldr	r3, [r7, #4]
 8032040:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8032042:	4a69      	ldr	r2, [pc, #420]	; (80321e8 <I2C_Slave_STOPF+0x258>)
 8032044:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8032046:	687b      	ldr	r3, [r7, #4]
 8032048:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 803204a:	4618      	mov	r0, r3
 803204c:	f7fd faf4 	bl	802f638 <HAL_DMA_Abort_IT>
 8032050:	4603      	mov	r3, r0
 8032052:	2b00      	cmp	r3, #0
 8032054:	d03d      	beq.n	80320d2 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8032056:	687b      	ldr	r3, [r7, #4]
 8032058:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 803205a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 803205c:	687a      	ldr	r2, [r7, #4]
 803205e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8032060:	4610      	mov	r0, r2
 8032062:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8032064:	e035      	b.n	80320d2 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 8032066:	687b      	ldr	r3, [r7, #4]
 8032068:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 803206a:	681b      	ldr	r3, [r3, #0]
 803206c:	685b      	ldr	r3, [r3, #4]
 803206e:	b29a      	uxth	r2, r3
 8032070:	687b      	ldr	r3, [r7, #4]
 8032072:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8032074:	687b      	ldr	r3, [r7, #4]
 8032076:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8032078:	b29b      	uxth	r3, r3
 803207a:	2b00      	cmp	r3, #0
 803207c:	d005      	beq.n	803208a <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 803207e:	687b      	ldr	r3, [r7, #4]
 8032080:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8032082:	f043 0204 	orr.w	r2, r3, #4
 8032086:	687b      	ldr	r3, [r7, #4]
 8032088:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 803208a:	687b      	ldr	r3, [r7, #4]
 803208c:	681b      	ldr	r3, [r3, #0]
 803208e:	685a      	ldr	r2, [r3, #4]
 8032090:	687b      	ldr	r3, [r7, #4]
 8032092:	681b      	ldr	r3, [r3, #0]
 8032094:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8032098:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 803209a:	687b      	ldr	r3, [r7, #4]
 803209c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 803209e:	4618      	mov	r0, r3
 80320a0:	f7fd fc76 	bl	802f990 <HAL_DMA_GetState>
 80320a4:	4603      	mov	r3, r0
 80320a6:	2b01      	cmp	r3, #1
 80320a8:	d014      	beq.n	80320d4 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80320aa:	687b      	ldr	r3, [r7, #4]
 80320ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80320ae:	4a4e      	ldr	r2, [pc, #312]	; (80321e8 <I2C_Slave_STOPF+0x258>)
 80320b0:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80320b2:	687b      	ldr	r3, [r7, #4]
 80320b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80320b6:	4618      	mov	r0, r3
 80320b8:	f7fd fabe 	bl	802f638 <HAL_DMA_Abort_IT>
 80320bc:	4603      	mov	r3, r0
 80320be:	2b00      	cmp	r3, #0
 80320c0:	d008      	beq.n	80320d4 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80320c2:	687b      	ldr	r3, [r7, #4]
 80320c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80320c6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80320c8:	687a      	ldr	r2, [r7, #4]
 80320ca:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80320cc:	4610      	mov	r0, r2
 80320ce:	4798      	blx	r3
 80320d0:	e000      	b.n	80320d4 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80320d2:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80320d4:	687b      	ldr	r3, [r7, #4]
 80320d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80320d8:	b29b      	uxth	r3, r3
 80320da:	2b00      	cmp	r3, #0
 80320dc:	d03e      	beq.n	803215c <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80320de:	687b      	ldr	r3, [r7, #4]
 80320e0:	681b      	ldr	r3, [r3, #0]
 80320e2:	695b      	ldr	r3, [r3, #20]
 80320e4:	f003 0304 	and.w	r3, r3, #4
 80320e8:	2b04      	cmp	r3, #4
 80320ea:	d112      	bne.n	8032112 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80320ec:	687b      	ldr	r3, [r7, #4]
 80320ee:	681b      	ldr	r3, [r3, #0]
 80320f0:	691a      	ldr	r2, [r3, #16]
 80320f2:	687b      	ldr	r3, [r7, #4]
 80320f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80320f6:	b2d2      	uxtb	r2, r2
 80320f8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80320fa:	687b      	ldr	r3, [r7, #4]
 80320fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80320fe:	1c5a      	adds	r2, r3, #1
 8032100:	687b      	ldr	r3, [r7, #4]
 8032102:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8032104:	687b      	ldr	r3, [r7, #4]
 8032106:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8032108:	b29b      	uxth	r3, r3
 803210a:	3b01      	subs	r3, #1
 803210c:	b29a      	uxth	r2, r3
 803210e:	687b      	ldr	r3, [r7, #4]
 8032110:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8032112:	687b      	ldr	r3, [r7, #4]
 8032114:	681b      	ldr	r3, [r3, #0]
 8032116:	695b      	ldr	r3, [r3, #20]
 8032118:	f003 0340 	and.w	r3, r3, #64	; 0x40
 803211c:	2b40      	cmp	r3, #64	; 0x40
 803211e:	d112      	bne.n	8032146 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8032120:	687b      	ldr	r3, [r7, #4]
 8032122:	681b      	ldr	r3, [r3, #0]
 8032124:	691a      	ldr	r2, [r3, #16]
 8032126:	687b      	ldr	r3, [r7, #4]
 8032128:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 803212a:	b2d2      	uxtb	r2, r2
 803212c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 803212e:	687b      	ldr	r3, [r7, #4]
 8032130:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8032132:	1c5a      	adds	r2, r3, #1
 8032134:	687b      	ldr	r3, [r7, #4]
 8032136:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8032138:	687b      	ldr	r3, [r7, #4]
 803213a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 803213c:	b29b      	uxth	r3, r3
 803213e:	3b01      	subs	r3, #1
 8032140:	b29a      	uxth	r2, r3
 8032142:	687b      	ldr	r3, [r7, #4]
 8032144:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 8032146:	687b      	ldr	r3, [r7, #4]
 8032148:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 803214a:	b29b      	uxth	r3, r3
 803214c:	2b00      	cmp	r3, #0
 803214e:	d005      	beq.n	803215c <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8032150:	687b      	ldr	r3, [r7, #4]
 8032152:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8032154:	f043 0204 	orr.w	r2, r3, #4
 8032158:	687b      	ldr	r3, [r7, #4]
 803215a:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 803215c:	687b      	ldr	r3, [r7, #4]
 803215e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8032160:	2b00      	cmp	r3, #0
 8032162:	d003      	beq.n	803216c <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8032164:	6878      	ldr	r0, [r7, #4]
 8032166:	f000 f8b3 	bl	80322d0 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 803216a:	e039      	b.n	80321e0 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 803216c:	7bfb      	ldrb	r3, [r7, #15]
 803216e:	2b2a      	cmp	r3, #42	; 0x2a
 8032170:	d109      	bne.n	8032186 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8032172:	687b      	ldr	r3, [r7, #4]
 8032174:	2200      	movs	r2, #0
 8032176:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8032178:	687b      	ldr	r3, [r7, #4]
 803217a:	2228      	movs	r2, #40	; 0x28
 803217c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8032180:	6878      	ldr	r0, [r7, #4]
 8032182:	f7ff f888 	bl	8031296 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8032186:	687b      	ldr	r3, [r7, #4]
 8032188:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 803218c:	b2db      	uxtb	r3, r3
 803218e:	2b28      	cmp	r3, #40	; 0x28
 8032190:	d111      	bne.n	80321b6 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8032192:	687b      	ldr	r3, [r7, #4]
 8032194:	4a15      	ldr	r2, [pc, #84]	; (80321ec <I2C_Slave_STOPF+0x25c>)
 8032196:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8032198:	687b      	ldr	r3, [r7, #4]
 803219a:	2200      	movs	r2, #0
 803219c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 803219e:	687b      	ldr	r3, [r7, #4]
 80321a0:	2220      	movs	r2, #32
 80321a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80321a6:	687b      	ldr	r3, [r7, #4]
 80321a8:	2200      	movs	r2, #0
 80321aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 80321ae:	6878      	ldr	r0, [r7, #4]
 80321b0:	f7ff f889 	bl	80312c6 <HAL_I2C_ListenCpltCallback>
}
 80321b4:	e014      	b.n	80321e0 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80321b6:	687b      	ldr	r3, [r7, #4]
 80321b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80321ba:	2b22      	cmp	r3, #34	; 0x22
 80321bc:	d002      	beq.n	80321c4 <I2C_Slave_STOPF+0x234>
 80321be:	7bfb      	ldrb	r3, [r7, #15]
 80321c0:	2b22      	cmp	r3, #34	; 0x22
 80321c2:	d10d      	bne.n	80321e0 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 80321c4:	687b      	ldr	r3, [r7, #4]
 80321c6:	2200      	movs	r2, #0
 80321c8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80321ca:	687b      	ldr	r3, [r7, #4]
 80321cc:	2220      	movs	r2, #32
 80321ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80321d2:	687b      	ldr	r3, [r7, #4]
 80321d4:	2200      	movs	r2, #0
 80321d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 80321da:	6878      	ldr	r0, [r7, #4]
 80321dc:	f7ff f85b 	bl	8031296 <HAL_I2C_SlaveRxCpltCallback>
}
 80321e0:	bf00      	nop
 80321e2:	3710      	adds	r7, #16
 80321e4:	46bd      	mov	sp, r7
 80321e6:	bd80      	pop	{r7, pc}
 80321e8:	08032925 	.word	0x08032925
 80321ec:	ffff0000 	.word	0xffff0000

080321f0 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 80321f0:	b580      	push	{r7, lr}
 80321f2:	b084      	sub	sp, #16
 80321f4:	af00      	add	r7, sp, #0
 80321f6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80321f8:	687b      	ldr	r3, [r7, #4]
 80321fa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80321fe:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8032200:	687b      	ldr	r3, [r7, #4]
 8032202:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8032204:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8032206:	68bb      	ldr	r3, [r7, #8]
 8032208:	2b08      	cmp	r3, #8
 803220a:	d002      	beq.n	8032212 <I2C_Slave_AF+0x22>
 803220c:	68bb      	ldr	r3, [r7, #8]
 803220e:	2b20      	cmp	r3, #32
 8032210:	d129      	bne.n	8032266 <I2C_Slave_AF+0x76>
 8032212:	7bfb      	ldrb	r3, [r7, #15]
 8032214:	2b28      	cmp	r3, #40	; 0x28
 8032216:	d126      	bne.n	8032266 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8032218:	687b      	ldr	r3, [r7, #4]
 803221a:	4a2c      	ldr	r2, [pc, #176]	; (80322cc <I2C_Slave_AF+0xdc>)
 803221c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 803221e:	687b      	ldr	r3, [r7, #4]
 8032220:	681b      	ldr	r3, [r3, #0]
 8032222:	685a      	ldr	r2, [r3, #4]
 8032224:	687b      	ldr	r3, [r7, #4]
 8032226:	681b      	ldr	r3, [r3, #0]
 8032228:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 803222c:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 803222e:	687b      	ldr	r3, [r7, #4]
 8032230:	681b      	ldr	r3, [r3, #0]
 8032232:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8032236:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8032238:	687b      	ldr	r3, [r7, #4]
 803223a:	681b      	ldr	r3, [r3, #0]
 803223c:	681a      	ldr	r2, [r3, #0]
 803223e:	687b      	ldr	r3, [r7, #4]
 8032240:	681b      	ldr	r3, [r3, #0]
 8032242:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8032246:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8032248:	687b      	ldr	r3, [r7, #4]
 803224a:	2200      	movs	r2, #0
 803224c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 803224e:	687b      	ldr	r3, [r7, #4]
 8032250:	2220      	movs	r2, #32
 8032252:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8032256:	687b      	ldr	r3, [r7, #4]
 8032258:	2200      	movs	r2, #0
 803225a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 803225e:	6878      	ldr	r0, [r7, #4]
 8032260:	f7ff f831 	bl	80312c6 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8032264:	e02e      	b.n	80322c4 <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8032266:	7bfb      	ldrb	r3, [r7, #15]
 8032268:	2b21      	cmp	r3, #33	; 0x21
 803226a:	d126      	bne.n	80322ba <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 803226c:	687b      	ldr	r3, [r7, #4]
 803226e:	4a17      	ldr	r2, [pc, #92]	; (80322cc <I2C_Slave_AF+0xdc>)
 8032270:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8032272:	687b      	ldr	r3, [r7, #4]
 8032274:	2221      	movs	r2, #33	; 0x21
 8032276:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8032278:	687b      	ldr	r3, [r7, #4]
 803227a:	2220      	movs	r2, #32
 803227c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8032280:	687b      	ldr	r3, [r7, #4]
 8032282:	2200      	movs	r2, #0
 8032284:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8032288:	687b      	ldr	r3, [r7, #4]
 803228a:	681b      	ldr	r3, [r3, #0]
 803228c:	685a      	ldr	r2, [r3, #4]
 803228e:	687b      	ldr	r3, [r7, #4]
 8032290:	681b      	ldr	r3, [r3, #0]
 8032292:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8032296:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8032298:	687b      	ldr	r3, [r7, #4]
 803229a:	681b      	ldr	r3, [r3, #0]
 803229c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80322a0:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80322a2:	687b      	ldr	r3, [r7, #4]
 80322a4:	681b      	ldr	r3, [r3, #0]
 80322a6:	681a      	ldr	r2, [r3, #0]
 80322a8:	687b      	ldr	r3, [r7, #4]
 80322aa:	681b      	ldr	r3, [r3, #0]
 80322ac:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80322b0:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80322b2:	6878      	ldr	r0, [r7, #4]
 80322b4:	f7fe ffe5 	bl	8031282 <HAL_I2C_SlaveTxCpltCallback>
}
 80322b8:	e004      	b.n	80322c4 <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80322ba:	687b      	ldr	r3, [r7, #4]
 80322bc:	681b      	ldr	r3, [r3, #0]
 80322be:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80322c2:	615a      	str	r2, [r3, #20]
}
 80322c4:	bf00      	nop
 80322c6:	3710      	adds	r7, #16
 80322c8:	46bd      	mov	sp, r7
 80322ca:	bd80      	pop	{r7, pc}
 80322cc:	ffff0000 	.word	0xffff0000

080322d0 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 80322d0:	b580      	push	{r7, lr}
 80322d2:	b084      	sub	sp, #16
 80322d4:	af00      	add	r7, sp, #0
 80322d6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80322d8:	687b      	ldr	r3, [r7, #4]
 80322da:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80322de:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentError;

  if ((hi2c->Mode == HAL_I2C_MODE_MASTER) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80322e0:	687b      	ldr	r3, [r7, #4]
 80322e2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80322e6:	b2db      	uxtb	r3, r3
 80322e8:	2b10      	cmp	r3, #16
 80322ea:	d10a      	bne.n	8032302 <I2C_ITError+0x32>
 80322ec:	7bfb      	ldrb	r3, [r7, #15]
 80322ee:	2b22      	cmp	r3, #34	; 0x22
 80322f0:	d107      	bne.n	8032302 <I2C_ITError+0x32>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80322f2:	687b      	ldr	r3, [r7, #4]
 80322f4:	681b      	ldr	r3, [r3, #0]
 80322f6:	681a      	ldr	r2, [r3, #0]
 80322f8:	687b      	ldr	r3, [r7, #4]
 80322fa:	681b      	ldr	r3, [r3, #0]
 80322fc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8032300:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8032302:	7bfb      	ldrb	r3, [r7, #15]
 8032304:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8032308:	2b28      	cmp	r3, #40	; 0x28
 803230a:	d107      	bne.n	803231c <I2C_ITError+0x4c>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 803230c:	687b      	ldr	r3, [r7, #4]
 803230e:	2200      	movs	r2, #0
 8032310:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8032312:	687b      	ldr	r3, [r7, #4]
 8032314:	2228      	movs	r2, #40	; 0x28
 8032316:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 803231a:	e015      	b.n	8032348 <I2C_ITError+0x78>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 803231c:	687b      	ldr	r3, [r7, #4]
 803231e:	681b      	ldr	r3, [r3, #0]
 8032320:	685b      	ldr	r3, [r3, #4]
 8032322:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8032326:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 803232a:	d006      	beq.n	803233a <I2C_ITError+0x6a>
 803232c:	7bfb      	ldrb	r3, [r7, #15]
 803232e:	2b60      	cmp	r3, #96	; 0x60
 8032330:	d003      	beq.n	803233a <I2C_ITError+0x6a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8032332:	687b      	ldr	r3, [r7, #4]
 8032334:	2220      	movs	r2, #32
 8032336:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 803233a:	687b      	ldr	r3, [r7, #4]
 803233c:	2200      	movs	r2, #0
 803233e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8032340:	687b      	ldr	r3, [r7, #4]
 8032342:	2200      	movs	r2, #0
 8032344:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8032348:	687b      	ldr	r3, [r7, #4]
 803234a:	681b      	ldr	r3, [r3, #0]
 803234c:	685b      	ldr	r3, [r3, #4]
 803234e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8032352:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8032356:	d162      	bne.n	803241e <I2C_ITError+0x14e>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8032358:	687b      	ldr	r3, [r7, #4]
 803235a:	681b      	ldr	r3, [r3, #0]
 803235c:	685a      	ldr	r2, [r3, #4]
 803235e:	687b      	ldr	r3, [r7, #4]
 8032360:	681b      	ldr	r3, [r3, #0]
 8032362:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8032366:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8032368:	687b      	ldr	r3, [r7, #4]
 803236a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 803236c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8032370:	b2db      	uxtb	r3, r3
 8032372:	2b01      	cmp	r3, #1
 8032374:	d020      	beq.n	80323b8 <I2C_ITError+0xe8>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8032376:	687b      	ldr	r3, [r7, #4]
 8032378:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 803237a:	4a6a      	ldr	r2, [pc, #424]	; (8032524 <I2C_ITError+0x254>)
 803237c:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 803237e:	687b      	ldr	r3, [r7, #4]
 8032380:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8032382:	4618      	mov	r0, r3
 8032384:	f7fd f958 	bl	802f638 <HAL_DMA_Abort_IT>
 8032388:	4603      	mov	r3, r0
 803238a:	2b00      	cmp	r3, #0
 803238c:	f000 8089 	beq.w	80324a2 <I2C_ITError+0x1d2>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8032390:	687b      	ldr	r3, [r7, #4]
 8032392:	681b      	ldr	r3, [r3, #0]
 8032394:	681a      	ldr	r2, [r3, #0]
 8032396:	687b      	ldr	r3, [r7, #4]
 8032398:	681b      	ldr	r3, [r3, #0]
 803239a:	f022 0201 	bic.w	r2, r2, #1
 803239e:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80323a0:	687b      	ldr	r3, [r7, #4]
 80323a2:	2220      	movs	r2, #32
 80323a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80323a8:	687b      	ldr	r3, [r7, #4]
 80323aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80323ac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80323ae:	687a      	ldr	r2, [r7, #4]
 80323b0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80323b2:	4610      	mov	r0, r2
 80323b4:	4798      	blx	r3
 80323b6:	e074      	b.n	80324a2 <I2C_ITError+0x1d2>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80323b8:	687b      	ldr	r3, [r7, #4]
 80323ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80323bc:	4a59      	ldr	r2, [pc, #356]	; (8032524 <I2C_ITError+0x254>)
 80323be:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80323c0:	687b      	ldr	r3, [r7, #4]
 80323c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80323c4:	4618      	mov	r0, r3
 80323c6:	f7fd f937 	bl	802f638 <HAL_DMA_Abort_IT>
 80323ca:	4603      	mov	r3, r0
 80323cc:	2b00      	cmp	r3, #0
 80323ce:	d068      	beq.n	80324a2 <I2C_ITError+0x1d2>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80323d0:	687b      	ldr	r3, [r7, #4]
 80323d2:	681b      	ldr	r3, [r3, #0]
 80323d4:	695b      	ldr	r3, [r3, #20]
 80323d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80323da:	2b40      	cmp	r3, #64	; 0x40
 80323dc:	d10b      	bne.n	80323f6 <I2C_ITError+0x126>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80323de:	687b      	ldr	r3, [r7, #4]
 80323e0:	681b      	ldr	r3, [r3, #0]
 80323e2:	691a      	ldr	r2, [r3, #16]
 80323e4:	687b      	ldr	r3, [r7, #4]
 80323e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80323e8:	b2d2      	uxtb	r2, r2
 80323ea:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80323ec:	687b      	ldr	r3, [r7, #4]
 80323ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80323f0:	1c5a      	adds	r2, r3, #1
 80323f2:	687b      	ldr	r3, [r7, #4]
 80323f4:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80323f6:	687b      	ldr	r3, [r7, #4]
 80323f8:	681b      	ldr	r3, [r3, #0]
 80323fa:	681a      	ldr	r2, [r3, #0]
 80323fc:	687b      	ldr	r3, [r7, #4]
 80323fe:	681b      	ldr	r3, [r3, #0]
 8032400:	f022 0201 	bic.w	r2, r2, #1
 8032404:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8032406:	687b      	ldr	r3, [r7, #4]
 8032408:	2220      	movs	r2, #32
 803240a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 803240e:	687b      	ldr	r3, [r7, #4]
 8032410:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8032412:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8032414:	687a      	ldr	r2, [r7, #4]
 8032416:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8032418:	4610      	mov	r0, r2
 803241a:	4798      	blx	r3
 803241c:	e041      	b.n	80324a2 <I2C_ITError+0x1d2>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 803241e:	687b      	ldr	r3, [r7, #4]
 8032420:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8032424:	b2db      	uxtb	r3, r3
 8032426:	2b60      	cmp	r3, #96	; 0x60
 8032428:	d125      	bne.n	8032476 <I2C_ITError+0x1a6>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 803242a:	687b      	ldr	r3, [r7, #4]
 803242c:	2220      	movs	r2, #32
 803242e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8032432:	687b      	ldr	r3, [r7, #4]
 8032434:	2200      	movs	r2, #0
 8032436:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8032438:	687b      	ldr	r3, [r7, #4]
 803243a:	681b      	ldr	r3, [r3, #0]
 803243c:	695b      	ldr	r3, [r3, #20]
 803243e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8032442:	2b40      	cmp	r3, #64	; 0x40
 8032444:	d10b      	bne.n	803245e <I2C_ITError+0x18e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8032446:	687b      	ldr	r3, [r7, #4]
 8032448:	681b      	ldr	r3, [r3, #0]
 803244a:	691a      	ldr	r2, [r3, #16]
 803244c:	687b      	ldr	r3, [r7, #4]
 803244e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8032450:	b2d2      	uxtb	r2, r2
 8032452:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8032454:	687b      	ldr	r3, [r7, #4]
 8032456:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8032458:	1c5a      	adds	r2, r3, #1
 803245a:	687b      	ldr	r3, [r7, #4]
 803245c:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 803245e:	687b      	ldr	r3, [r7, #4]
 8032460:	681b      	ldr	r3, [r3, #0]
 8032462:	681a      	ldr	r2, [r3, #0]
 8032464:	687b      	ldr	r3, [r7, #4]
 8032466:	681b      	ldr	r3, [r3, #0]
 8032468:	f022 0201 	bic.w	r2, r2, #1
 803246c:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 803246e:	6878      	ldr	r0, [r7, #4]
 8032470:	f7fe ff51 	bl	8031316 <HAL_I2C_AbortCpltCallback>
 8032474:	e015      	b.n	80324a2 <I2C_ITError+0x1d2>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8032476:	687b      	ldr	r3, [r7, #4]
 8032478:	681b      	ldr	r3, [r3, #0]
 803247a:	695b      	ldr	r3, [r3, #20]
 803247c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8032480:	2b40      	cmp	r3, #64	; 0x40
 8032482:	d10b      	bne.n	803249c <I2C_ITError+0x1cc>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8032484:	687b      	ldr	r3, [r7, #4]
 8032486:	681b      	ldr	r3, [r3, #0]
 8032488:	691a      	ldr	r2, [r3, #16]
 803248a:	687b      	ldr	r3, [r7, #4]
 803248c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 803248e:	b2d2      	uxtb	r2, r2
 8032490:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8032492:	687b      	ldr	r3, [r7, #4]
 8032494:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8032496:	1c5a      	adds	r2, r3, #1
 8032498:	687b      	ldr	r3, [r7, #4]
 803249a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 803249c:	6878      	ldr	r0, [r7, #4]
 803249e:	f7fe ff30 	bl	8031302 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 80324a2:	687b      	ldr	r3, [r7, #4]
 80324a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80324a6:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80324a8:	68bb      	ldr	r3, [r7, #8]
 80324aa:	f003 0301 	and.w	r3, r3, #1
 80324ae:	2b00      	cmp	r3, #0
 80324b0:	d10e      	bne.n	80324d0 <I2C_ITError+0x200>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80324b2:	68bb      	ldr	r3, [r7, #8]
 80324b4:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80324b8:	2b00      	cmp	r3, #0
 80324ba:	d109      	bne.n	80324d0 <I2C_ITError+0x200>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80324bc:	68bb      	ldr	r3, [r7, #8]
 80324be:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80324c2:	2b00      	cmp	r3, #0
 80324c4:	d104      	bne.n	80324d0 <I2C_ITError+0x200>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 80324c6:	68bb      	ldr	r3, [r7, #8]
 80324c8:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80324cc:	2b00      	cmp	r3, #0
 80324ce:	d007      	beq.n	80324e0 <I2C_ITError+0x210>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80324d0:	687b      	ldr	r3, [r7, #4]
 80324d2:	681b      	ldr	r3, [r3, #0]
 80324d4:	685a      	ldr	r2, [r3, #4]
 80324d6:	687b      	ldr	r3, [r7, #4]
 80324d8:	681b      	ldr	r3, [r3, #0]
 80324da:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80324de:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 80324e0:	687b      	ldr	r3, [r7, #4]
 80324e2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80324e6:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 80324e8:	687b      	ldr	r3, [r7, #4]
 80324ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80324ec:	f003 0304 	and.w	r3, r3, #4
 80324f0:	2b04      	cmp	r3, #4
 80324f2:	d113      	bne.n	803251c <I2C_ITError+0x24c>
 80324f4:	7bfb      	ldrb	r3, [r7, #15]
 80324f6:	2b28      	cmp	r3, #40	; 0x28
 80324f8:	d110      	bne.n	803251c <I2C_ITError+0x24c>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80324fa:	687b      	ldr	r3, [r7, #4]
 80324fc:	4a0a      	ldr	r2, [pc, #40]	; (8032528 <I2C_ITError+0x258>)
 80324fe:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8032500:	687b      	ldr	r3, [r7, #4]
 8032502:	2200      	movs	r2, #0
 8032504:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8032506:	687b      	ldr	r3, [r7, #4]
 8032508:	2220      	movs	r2, #32
 803250a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 803250e:	687b      	ldr	r3, [r7, #4]
 8032510:	2200      	movs	r2, #0
 8032512:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8032516:	6878      	ldr	r0, [r7, #4]
 8032518:	f7fe fed5 	bl	80312c6 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 803251c:	bf00      	nop
 803251e:	3710      	adds	r7, #16
 8032520:	46bd      	mov	sp, r7
 8032522:	bd80      	pop	{r7, pc}
 8032524:	08032925 	.word	0x08032925
 8032528:	ffff0000 	.word	0xffff0000

0803252c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 803252c:	b580      	push	{r7, lr}
 803252e:	b088      	sub	sp, #32
 8032530:	af02      	add	r7, sp, #8
 8032532:	60f8      	str	r0, [r7, #12]
 8032534:	607a      	str	r2, [r7, #4]
 8032536:	603b      	str	r3, [r7, #0]
 8032538:	460b      	mov	r3, r1
 803253a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 803253c:	68fb      	ldr	r3, [r7, #12]
 803253e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8032540:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8032542:	697b      	ldr	r3, [r7, #20]
 8032544:	2b08      	cmp	r3, #8
 8032546:	d006      	beq.n	8032556 <I2C_MasterRequestWrite+0x2a>
 8032548:	697b      	ldr	r3, [r7, #20]
 803254a:	2b01      	cmp	r3, #1
 803254c:	d003      	beq.n	8032556 <I2C_MasterRequestWrite+0x2a>
 803254e:	697b      	ldr	r3, [r7, #20]
 8032550:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8032554:	d108      	bne.n	8032568 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8032556:	68fb      	ldr	r3, [r7, #12]
 8032558:	681b      	ldr	r3, [r3, #0]
 803255a:	681a      	ldr	r2, [r3, #0]
 803255c:	68fb      	ldr	r3, [r7, #12]
 803255e:	681b      	ldr	r3, [r3, #0]
 8032560:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8032564:	601a      	str	r2, [r3, #0]
 8032566:	e00b      	b.n	8032580 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8032568:	68fb      	ldr	r3, [r7, #12]
 803256a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 803256c:	2b12      	cmp	r3, #18
 803256e:	d107      	bne.n	8032580 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8032570:	68fb      	ldr	r3, [r7, #12]
 8032572:	681b      	ldr	r3, [r3, #0]
 8032574:	681a      	ldr	r2, [r3, #0]
 8032576:	68fb      	ldr	r3, [r7, #12]
 8032578:	681b      	ldr	r3, [r3, #0]
 803257a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 803257e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8032580:	683b      	ldr	r3, [r7, #0]
 8032582:	9300      	str	r3, [sp, #0]
 8032584:	687b      	ldr	r3, [r7, #4]
 8032586:	2200      	movs	r2, #0
 8032588:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 803258c:	68f8      	ldr	r0, [r7, #12]
 803258e:	f000 fa48 	bl	8032a22 <I2C_WaitOnFlagUntilTimeout>
 8032592:	4603      	mov	r3, r0
 8032594:	2b00      	cmp	r3, #0
 8032596:	d00c      	beq.n	80325b2 <I2C_MasterRequestWrite+0x86>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 8032598:	68fb      	ldr	r3, [r7, #12]
 803259a:	681b      	ldr	r3, [r3, #0]
 803259c:	681b      	ldr	r3, [r3, #0]
 803259e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80325a2:	2b00      	cmp	r3, #0
 80325a4:	d003      	beq.n	80325ae <I2C_MasterRequestWrite+0x82>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80325a6:	68fb      	ldr	r3, [r7, #12]
 80325a8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80325ac:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80325ae:	2303      	movs	r3, #3
 80325b0:	e035      	b.n	803261e <I2C_MasterRequestWrite+0xf2>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80325b2:	68fb      	ldr	r3, [r7, #12]
 80325b4:	691b      	ldr	r3, [r3, #16]
 80325b6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80325ba:	d108      	bne.n	80325ce <I2C_MasterRequestWrite+0xa2>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80325bc:	897b      	ldrh	r3, [r7, #10]
 80325be:	b2db      	uxtb	r3, r3
 80325c0:	461a      	mov	r2, r3
 80325c2:	68fb      	ldr	r3, [r7, #12]
 80325c4:	681b      	ldr	r3, [r3, #0]
 80325c6:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80325ca:	611a      	str	r2, [r3, #16]
 80325cc:	e01b      	b.n	8032606 <I2C_MasterRequestWrite+0xda>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80325ce:	897b      	ldrh	r3, [r7, #10]
 80325d0:	11db      	asrs	r3, r3, #7
 80325d2:	b2db      	uxtb	r3, r3
 80325d4:	f003 0306 	and.w	r3, r3, #6
 80325d8:	b2db      	uxtb	r3, r3
 80325da:	f063 030f 	orn	r3, r3, #15
 80325de:	b2da      	uxtb	r2, r3
 80325e0:	68fb      	ldr	r3, [r7, #12]
 80325e2:	681b      	ldr	r3, [r3, #0]
 80325e4:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80325e6:	683b      	ldr	r3, [r7, #0]
 80325e8:	687a      	ldr	r2, [r7, #4]
 80325ea:	490f      	ldr	r1, [pc, #60]	; (8032628 <I2C_MasterRequestWrite+0xfc>)
 80325ec:	68f8      	ldr	r0, [r7, #12]
 80325ee:	f000 fa6f 	bl	8032ad0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80325f2:	4603      	mov	r3, r0
 80325f4:	2b00      	cmp	r3, #0
 80325f6:	d001      	beq.n	80325fc <I2C_MasterRequestWrite+0xd0>
    {
      return HAL_ERROR;
 80325f8:	2301      	movs	r3, #1
 80325fa:	e010      	b.n	803261e <I2C_MasterRequestWrite+0xf2>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80325fc:	897b      	ldrh	r3, [r7, #10]
 80325fe:	b2da      	uxtb	r2, r3
 8032600:	68fb      	ldr	r3, [r7, #12]
 8032602:	681b      	ldr	r3, [r3, #0]
 8032604:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8032606:	683b      	ldr	r3, [r7, #0]
 8032608:	687a      	ldr	r2, [r7, #4]
 803260a:	4908      	ldr	r1, [pc, #32]	; (803262c <I2C_MasterRequestWrite+0x100>)
 803260c:	68f8      	ldr	r0, [r7, #12]
 803260e:	f000 fa5f 	bl	8032ad0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8032612:	4603      	mov	r3, r0
 8032614:	2b00      	cmp	r3, #0
 8032616:	d001      	beq.n	803261c <I2C_MasterRequestWrite+0xf0>
  {
    return HAL_ERROR;
 8032618:	2301      	movs	r3, #1
 803261a:	e000      	b.n	803261e <I2C_MasterRequestWrite+0xf2>
  }

  return HAL_OK;
 803261c:	2300      	movs	r3, #0
}
 803261e:	4618      	mov	r0, r3
 8032620:	3718      	adds	r7, #24
 8032622:	46bd      	mov	sp, r7
 8032624:	bd80      	pop	{r7, pc}
 8032626:	bf00      	nop
 8032628:	00010008 	.word	0x00010008
 803262c:	00010002 	.word	0x00010002

08032630 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8032630:	b580      	push	{r7, lr}
 8032632:	b088      	sub	sp, #32
 8032634:	af02      	add	r7, sp, #8
 8032636:	60f8      	str	r0, [r7, #12]
 8032638:	4608      	mov	r0, r1
 803263a:	4611      	mov	r1, r2
 803263c:	461a      	mov	r2, r3
 803263e:	4603      	mov	r3, r0
 8032640:	817b      	strh	r3, [r7, #10]
 8032642:	460b      	mov	r3, r1
 8032644:	813b      	strh	r3, [r7, #8]
 8032646:	4613      	mov	r3, r2
 8032648:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 803264a:	68fb      	ldr	r3, [r7, #12]
 803264c:	681b      	ldr	r3, [r3, #0]
 803264e:	681a      	ldr	r2, [r3, #0]
 8032650:	68fb      	ldr	r3, [r7, #12]
 8032652:	681b      	ldr	r3, [r3, #0]
 8032654:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8032658:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 803265a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 803265c:	9300      	str	r3, [sp, #0]
 803265e:	6a3b      	ldr	r3, [r7, #32]
 8032660:	2200      	movs	r2, #0
 8032662:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8032666:	68f8      	ldr	r0, [r7, #12]
 8032668:	f000 f9db 	bl	8032a22 <I2C_WaitOnFlagUntilTimeout>
 803266c:	4603      	mov	r3, r0
 803266e:	2b00      	cmp	r3, #0
 8032670:	d00c      	beq.n	803268c <I2C_RequestMemoryWrite+0x5c>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 8032672:	68fb      	ldr	r3, [r7, #12]
 8032674:	681b      	ldr	r3, [r3, #0]
 8032676:	681b      	ldr	r3, [r3, #0]
 8032678:	f403 7380 	and.w	r3, r3, #256	; 0x100
 803267c:	2b00      	cmp	r3, #0
 803267e:	d003      	beq.n	8032688 <I2C_RequestMemoryWrite+0x58>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8032680:	68fb      	ldr	r3, [r7, #12]
 8032682:	f44f 7200 	mov.w	r2, #512	; 0x200
 8032686:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8032688:	2303      	movs	r3, #3
 803268a:	e05f      	b.n	803274c <I2C_RequestMemoryWrite+0x11c>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 803268c:	897b      	ldrh	r3, [r7, #10]
 803268e:	b2db      	uxtb	r3, r3
 8032690:	461a      	mov	r2, r3
 8032692:	68fb      	ldr	r3, [r7, #12]
 8032694:	681b      	ldr	r3, [r3, #0]
 8032696:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 803269a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 803269c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 803269e:	6a3a      	ldr	r2, [r7, #32]
 80326a0:	492c      	ldr	r1, [pc, #176]	; (8032754 <I2C_RequestMemoryWrite+0x124>)
 80326a2:	68f8      	ldr	r0, [r7, #12]
 80326a4:	f000 fa14 	bl	8032ad0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80326a8:	4603      	mov	r3, r0
 80326aa:	2b00      	cmp	r3, #0
 80326ac:	d001      	beq.n	80326b2 <I2C_RequestMemoryWrite+0x82>
  {
    return HAL_ERROR;
 80326ae:	2301      	movs	r3, #1
 80326b0:	e04c      	b.n	803274c <I2C_RequestMemoryWrite+0x11c>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80326b2:	2300      	movs	r3, #0
 80326b4:	617b      	str	r3, [r7, #20]
 80326b6:	68fb      	ldr	r3, [r7, #12]
 80326b8:	681b      	ldr	r3, [r3, #0]
 80326ba:	695b      	ldr	r3, [r3, #20]
 80326bc:	617b      	str	r3, [r7, #20]
 80326be:	68fb      	ldr	r3, [r7, #12]
 80326c0:	681b      	ldr	r3, [r3, #0]
 80326c2:	699b      	ldr	r3, [r3, #24]
 80326c4:	617b      	str	r3, [r7, #20]
 80326c6:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80326c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80326ca:	6a39      	ldr	r1, [r7, #32]
 80326cc:	68f8      	ldr	r0, [r7, #12]
 80326ce:	f000 fa7e 	bl	8032bce <I2C_WaitOnTXEFlagUntilTimeout>
 80326d2:	4603      	mov	r3, r0
 80326d4:	2b00      	cmp	r3, #0
 80326d6:	d00d      	beq.n	80326f4 <I2C_RequestMemoryWrite+0xc4>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80326d8:	68fb      	ldr	r3, [r7, #12]
 80326da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80326dc:	2b04      	cmp	r3, #4
 80326de:	d107      	bne.n	80326f0 <I2C_RequestMemoryWrite+0xc0>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80326e0:	68fb      	ldr	r3, [r7, #12]
 80326e2:	681b      	ldr	r3, [r3, #0]
 80326e4:	681a      	ldr	r2, [r3, #0]
 80326e6:	68fb      	ldr	r3, [r7, #12]
 80326e8:	681b      	ldr	r3, [r3, #0]
 80326ea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80326ee:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80326f0:	2301      	movs	r3, #1
 80326f2:	e02b      	b.n	803274c <I2C_RequestMemoryWrite+0x11c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80326f4:	88fb      	ldrh	r3, [r7, #6]
 80326f6:	2b01      	cmp	r3, #1
 80326f8:	d105      	bne.n	8032706 <I2C_RequestMemoryWrite+0xd6>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80326fa:	893b      	ldrh	r3, [r7, #8]
 80326fc:	b2da      	uxtb	r2, r3
 80326fe:	68fb      	ldr	r3, [r7, #12]
 8032700:	681b      	ldr	r3, [r3, #0]
 8032702:	611a      	str	r2, [r3, #16]
 8032704:	e021      	b.n	803274a <I2C_RequestMemoryWrite+0x11a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8032706:	893b      	ldrh	r3, [r7, #8]
 8032708:	0a1b      	lsrs	r3, r3, #8
 803270a:	b29b      	uxth	r3, r3
 803270c:	b2da      	uxtb	r2, r3
 803270e:	68fb      	ldr	r3, [r7, #12]
 8032710:	681b      	ldr	r3, [r3, #0]
 8032712:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8032714:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8032716:	6a39      	ldr	r1, [r7, #32]
 8032718:	68f8      	ldr	r0, [r7, #12]
 803271a:	f000 fa58 	bl	8032bce <I2C_WaitOnTXEFlagUntilTimeout>
 803271e:	4603      	mov	r3, r0
 8032720:	2b00      	cmp	r3, #0
 8032722:	d00d      	beq.n	8032740 <I2C_RequestMemoryWrite+0x110>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8032724:	68fb      	ldr	r3, [r7, #12]
 8032726:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8032728:	2b04      	cmp	r3, #4
 803272a:	d107      	bne.n	803273c <I2C_RequestMemoryWrite+0x10c>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 803272c:	68fb      	ldr	r3, [r7, #12]
 803272e:	681b      	ldr	r3, [r3, #0]
 8032730:	681a      	ldr	r2, [r3, #0]
 8032732:	68fb      	ldr	r3, [r7, #12]
 8032734:	681b      	ldr	r3, [r3, #0]
 8032736:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 803273a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 803273c:	2301      	movs	r3, #1
 803273e:	e005      	b.n	803274c <I2C_RequestMemoryWrite+0x11c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8032740:	893b      	ldrh	r3, [r7, #8]
 8032742:	b2da      	uxtb	r2, r3
 8032744:	68fb      	ldr	r3, [r7, #12]
 8032746:	681b      	ldr	r3, [r3, #0]
 8032748:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 803274a:	2300      	movs	r3, #0
}
 803274c:	4618      	mov	r0, r3
 803274e:	3718      	adds	r7, #24
 8032750:	46bd      	mov	sp, r7
 8032752:	bd80      	pop	{r7, pc}
 8032754:	00010002 	.word	0x00010002

08032758 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8032758:	b580      	push	{r7, lr}
 803275a:	b088      	sub	sp, #32
 803275c:	af02      	add	r7, sp, #8
 803275e:	60f8      	str	r0, [r7, #12]
 8032760:	4608      	mov	r0, r1
 8032762:	4611      	mov	r1, r2
 8032764:	461a      	mov	r2, r3
 8032766:	4603      	mov	r3, r0
 8032768:	817b      	strh	r3, [r7, #10]
 803276a:	460b      	mov	r3, r1
 803276c:	813b      	strh	r3, [r7, #8]
 803276e:	4613      	mov	r3, r2
 8032770:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8032772:	68fb      	ldr	r3, [r7, #12]
 8032774:	681b      	ldr	r3, [r3, #0]
 8032776:	681a      	ldr	r2, [r3, #0]
 8032778:	68fb      	ldr	r3, [r7, #12]
 803277a:	681b      	ldr	r3, [r3, #0]
 803277c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8032780:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8032782:	68fb      	ldr	r3, [r7, #12]
 8032784:	681b      	ldr	r3, [r3, #0]
 8032786:	681a      	ldr	r2, [r3, #0]
 8032788:	68fb      	ldr	r3, [r7, #12]
 803278a:	681b      	ldr	r3, [r3, #0]
 803278c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8032790:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8032792:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8032794:	9300      	str	r3, [sp, #0]
 8032796:	6a3b      	ldr	r3, [r7, #32]
 8032798:	2200      	movs	r2, #0
 803279a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 803279e:	68f8      	ldr	r0, [r7, #12]
 80327a0:	f000 f93f 	bl	8032a22 <I2C_WaitOnFlagUntilTimeout>
 80327a4:	4603      	mov	r3, r0
 80327a6:	2b00      	cmp	r3, #0
 80327a8:	d00c      	beq.n	80327c4 <I2C_RequestMemoryRead+0x6c>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 80327aa:	68fb      	ldr	r3, [r7, #12]
 80327ac:	681b      	ldr	r3, [r3, #0]
 80327ae:	681b      	ldr	r3, [r3, #0]
 80327b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80327b4:	2b00      	cmp	r3, #0
 80327b6:	d003      	beq.n	80327c0 <I2C_RequestMemoryRead+0x68>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80327b8:	68fb      	ldr	r3, [r7, #12]
 80327ba:	f44f 7200 	mov.w	r2, #512	; 0x200
 80327be:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80327c0:	2303      	movs	r3, #3
 80327c2:	e0a9      	b.n	8032918 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80327c4:	897b      	ldrh	r3, [r7, #10]
 80327c6:	b2db      	uxtb	r3, r3
 80327c8:	461a      	mov	r2, r3
 80327ca:	68fb      	ldr	r3, [r7, #12]
 80327cc:	681b      	ldr	r3, [r3, #0]
 80327ce:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80327d2:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80327d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80327d6:	6a3a      	ldr	r2, [r7, #32]
 80327d8:	4951      	ldr	r1, [pc, #324]	; (8032920 <I2C_RequestMemoryRead+0x1c8>)
 80327da:	68f8      	ldr	r0, [r7, #12]
 80327dc:	f000 f978 	bl	8032ad0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80327e0:	4603      	mov	r3, r0
 80327e2:	2b00      	cmp	r3, #0
 80327e4:	d001      	beq.n	80327ea <I2C_RequestMemoryRead+0x92>
  {
    return HAL_ERROR;
 80327e6:	2301      	movs	r3, #1
 80327e8:	e096      	b.n	8032918 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80327ea:	2300      	movs	r3, #0
 80327ec:	617b      	str	r3, [r7, #20]
 80327ee:	68fb      	ldr	r3, [r7, #12]
 80327f0:	681b      	ldr	r3, [r3, #0]
 80327f2:	695b      	ldr	r3, [r3, #20]
 80327f4:	617b      	str	r3, [r7, #20]
 80327f6:	68fb      	ldr	r3, [r7, #12]
 80327f8:	681b      	ldr	r3, [r3, #0]
 80327fa:	699b      	ldr	r3, [r3, #24]
 80327fc:	617b      	str	r3, [r7, #20]
 80327fe:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8032800:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8032802:	6a39      	ldr	r1, [r7, #32]
 8032804:	68f8      	ldr	r0, [r7, #12]
 8032806:	f000 f9e2 	bl	8032bce <I2C_WaitOnTXEFlagUntilTimeout>
 803280a:	4603      	mov	r3, r0
 803280c:	2b00      	cmp	r3, #0
 803280e:	d00d      	beq.n	803282c <I2C_RequestMemoryRead+0xd4>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8032810:	68fb      	ldr	r3, [r7, #12]
 8032812:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8032814:	2b04      	cmp	r3, #4
 8032816:	d107      	bne.n	8032828 <I2C_RequestMemoryRead+0xd0>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8032818:	68fb      	ldr	r3, [r7, #12]
 803281a:	681b      	ldr	r3, [r3, #0]
 803281c:	681a      	ldr	r2, [r3, #0]
 803281e:	68fb      	ldr	r3, [r7, #12]
 8032820:	681b      	ldr	r3, [r3, #0]
 8032822:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8032826:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8032828:	2301      	movs	r3, #1
 803282a:	e075      	b.n	8032918 <I2C_RequestMemoryRead+0x1c0>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 803282c:	88fb      	ldrh	r3, [r7, #6]
 803282e:	2b01      	cmp	r3, #1
 8032830:	d105      	bne.n	803283e <I2C_RequestMemoryRead+0xe6>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8032832:	893b      	ldrh	r3, [r7, #8]
 8032834:	b2da      	uxtb	r2, r3
 8032836:	68fb      	ldr	r3, [r7, #12]
 8032838:	681b      	ldr	r3, [r3, #0]
 803283a:	611a      	str	r2, [r3, #16]
 803283c:	e021      	b.n	8032882 <I2C_RequestMemoryRead+0x12a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 803283e:	893b      	ldrh	r3, [r7, #8]
 8032840:	0a1b      	lsrs	r3, r3, #8
 8032842:	b29b      	uxth	r3, r3
 8032844:	b2da      	uxtb	r2, r3
 8032846:	68fb      	ldr	r3, [r7, #12]
 8032848:	681b      	ldr	r3, [r3, #0]
 803284a:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 803284c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 803284e:	6a39      	ldr	r1, [r7, #32]
 8032850:	68f8      	ldr	r0, [r7, #12]
 8032852:	f000 f9bc 	bl	8032bce <I2C_WaitOnTXEFlagUntilTimeout>
 8032856:	4603      	mov	r3, r0
 8032858:	2b00      	cmp	r3, #0
 803285a:	d00d      	beq.n	8032878 <I2C_RequestMemoryRead+0x120>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 803285c:	68fb      	ldr	r3, [r7, #12]
 803285e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8032860:	2b04      	cmp	r3, #4
 8032862:	d107      	bne.n	8032874 <I2C_RequestMemoryRead+0x11c>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8032864:	68fb      	ldr	r3, [r7, #12]
 8032866:	681b      	ldr	r3, [r3, #0]
 8032868:	681a      	ldr	r2, [r3, #0]
 803286a:	68fb      	ldr	r3, [r7, #12]
 803286c:	681b      	ldr	r3, [r3, #0]
 803286e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8032872:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8032874:	2301      	movs	r3, #1
 8032876:	e04f      	b.n	8032918 <I2C_RequestMemoryRead+0x1c0>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8032878:	893b      	ldrh	r3, [r7, #8]
 803287a:	b2da      	uxtb	r2, r3
 803287c:	68fb      	ldr	r3, [r7, #12]
 803287e:	681b      	ldr	r3, [r3, #0]
 8032880:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8032882:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8032884:	6a39      	ldr	r1, [r7, #32]
 8032886:	68f8      	ldr	r0, [r7, #12]
 8032888:	f000 f9a1 	bl	8032bce <I2C_WaitOnTXEFlagUntilTimeout>
 803288c:	4603      	mov	r3, r0
 803288e:	2b00      	cmp	r3, #0
 8032890:	d00d      	beq.n	80328ae <I2C_RequestMemoryRead+0x156>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8032892:	68fb      	ldr	r3, [r7, #12]
 8032894:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8032896:	2b04      	cmp	r3, #4
 8032898:	d107      	bne.n	80328aa <I2C_RequestMemoryRead+0x152>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 803289a:	68fb      	ldr	r3, [r7, #12]
 803289c:	681b      	ldr	r3, [r3, #0]
 803289e:	681a      	ldr	r2, [r3, #0]
 80328a0:	68fb      	ldr	r3, [r7, #12]
 80328a2:	681b      	ldr	r3, [r3, #0]
 80328a4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80328a8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80328aa:	2301      	movs	r3, #1
 80328ac:	e034      	b.n	8032918 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80328ae:	68fb      	ldr	r3, [r7, #12]
 80328b0:	681b      	ldr	r3, [r3, #0]
 80328b2:	681a      	ldr	r2, [r3, #0]
 80328b4:	68fb      	ldr	r3, [r7, #12]
 80328b6:	681b      	ldr	r3, [r3, #0]
 80328b8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80328bc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80328be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80328c0:	9300      	str	r3, [sp, #0]
 80328c2:	6a3b      	ldr	r3, [r7, #32]
 80328c4:	2200      	movs	r2, #0
 80328c6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80328ca:	68f8      	ldr	r0, [r7, #12]
 80328cc:	f000 f8a9 	bl	8032a22 <I2C_WaitOnFlagUntilTimeout>
 80328d0:	4603      	mov	r3, r0
 80328d2:	2b00      	cmp	r3, #0
 80328d4:	d00c      	beq.n	80328f0 <I2C_RequestMemoryRead+0x198>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 80328d6:	68fb      	ldr	r3, [r7, #12]
 80328d8:	681b      	ldr	r3, [r3, #0]
 80328da:	681b      	ldr	r3, [r3, #0]
 80328dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80328e0:	2b00      	cmp	r3, #0
 80328e2:	d003      	beq.n	80328ec <I2C_RequestMemoryRead+0x194>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80328e4:	68fb      	ldr	r3, [r7, #12]
 80328e6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80328ea:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80328ec:	2303      	movs	r3, #3
 80328ee:	e013      	b.n	8032918 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80328f0:	897b      	ldrh	r3, [r7, #10]
 80328f2:	b2db      	uxtb	r3, r3
 80328f4:	f043 0301 	orr.w	r3, r3, #1
 80328f8:	b2da      	uxtb	r2, r3
 80328fa:	68fb      	ldr	r3, [r7, #12]
 80328fc:	681b      	ldr	r3, [r3, #0]
 80328fe:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8032900:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8032902:	6a3a      	ldr	r2, [r7, #32]
 8032904:	4906      	ldr	r1, [pc, #24]	; (8032920 <I2C_RequestMemoryRead+0x1c8>)
 8032906:	68f8      	ldr	r0, [r7, #12]
 8032908:	f000 f8e2 	bl	8032ad0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 803290c:	4603      	mov	r3, r0
 803290e:	2b00      	cmp	r3, #0
 8032910:	d001      	beq.n	8032916 <I2C_RequestMemoryRead+0x1be>
  {
    return HAL_ERROR;
 8032912:	2301      	movs	r3, #1
 8032914:	e000      	b.n	8032918 <I2C_RequestMemoryRead+0x1c0>
  }

  return HAL_OK;
 8032916:	2300      	movs	r3, #0
}
 8032918:	4618      	mov	r0, r3
 803291a:	3718      	adds	r7, #24
 803291c:	46bd      	mov	sp, r7
 803291e:	bd80      	pop	{r7, pc}
 8032920:	00010002 	.word	0x00010002

08032924 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8032924:	b580      	push	{r7, lr}
 8032926:	b084      	sub	sp, #16
 8032928:	af00      	add	r7, sp, #0
 803292a:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 803292c:	687b      	ldr	r3, [r7, #4]
 803292e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8032930:	60fb      	str	r3, [r7, #12]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8032932:	68fb      	ldr	r3, [r7, #12]
 8032934:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8032938:	72fb      	strb	r3, [r7, #11]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 803293a:	68fb      	ldr	r3, [r7, #12]
 803293c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 803293e:	2b00      	cmp	r3, #0
 8032940:	d003      	beq.n	803294a <I2C_DMAAbort+0x26>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8032942:	68fb      	ldr	r3, [r7, #12]
 8032944:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8032946:	2200      	movs	r2, #0
 8032948:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 803294a:	68fb      	ldr	r3, [r7, #12]
 803294c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 803294e:	2b00      	cmp	r3, #0
 8032950:	d003      	beq.n	803295a <I2C_DMAAbort+0x36>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8032952:	68fb      	ldr	r3, [r7, #12]
 8032954:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8032956:	2200      	movs	r2, #0
 8032958:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 803295a:	68fb      	ldr	r3, [r7, #12]
 803295c:	681b      	ldr	r3, [r3, #0]
 803295e:	681a      	ldr	r2, [r3, #0]
 8032960:	68fb      	ldr	r3, [r7, #12]
 8032962:	681b      	ldr	r3, [r3, #0]
 8032964:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8032968:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 803296a:	68fb      	ldr	r3, [r7, #12]
 803296c:	2200      	movs	r2, #0
 803296e:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8032970:	68fb      	ldr	r3, [r7, #12]
 8032972:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8032974:	2b00      	cmp	r3, #0
 8032976:	d003      	beq.n	8032980 <I2C_DMAAbort+0x5c>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8032978:	68fb      	ldr	r3, [r7, #12]
 803297a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 803297c:	2200      	movs	r2, #0
 803297e:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 8032980:	68fb      	ldr	r3, [r7, #12]
 8032982:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8032984:	2b00      	cmp	r3, #0
 8032986:	d003      	beq.n	8032990 <I2C_DMAAbort+0x6c>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8032988:	68fb      	ldr	r3, [r7, #12]
 803298a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 803298c:	2200      	movs	r2, #0
 803298e:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8032990:	68fb      	ldr	r3, [r7, #12]
 8032992:	681b      	ldr	r3, [r3, #0]
 8032994:	681a      	ldr	r2, [r3, #0]
 8032996:	68fb      	ldr	r3, [r7, #12]
 8032998:	681b      	ldr	r3, [r3, #0]
 803299a:	f022 0201 	bic.w	r2, r2, #1
 803299e:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80329a0:	68fb      	ldr	r3, [r7, #12]
 80329a2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80329a6:	b2db      	uxtb	r3, r3
 80329a8:	2b60      	cmp	r3, #96	; 0x60
 80329aa:	d10e      	bne.n	80329ca <I2C_DMAAbort+0xa6>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80329ac:	68fb      	ldr	r3, [r7, #12]
 80329ae:	2220      	movs	r2, #32
 80329b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80329b4:	68fb      	ldr	r3, [r7, #12]
 80329b6:	2200      	movs	r2, #0
 80329b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80329bc:	68fb      	ldr	r3, [r7, #12]
 80329be:	2200      	movs	r2, #0
 80329c0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80329c2:	68f8      	ldr	r0, [r7, #12]
 80329c4:	f7fe fca7 	bl	8031316 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80329c8:	e027      	b.n	8032a1a <I2C_DMAAbort+0xf6>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80329ca:	7afb      	ldrb	r3, [r7, #11]
 80329cc:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80329d0:	2b28      	cmp	r3, #40	; 0x28
 80329d2:	d117      	bne.n	8032a04 <I2C_DMAAbort+0xe0>
      __HAL_I2C_ENABLE(hi2c);
 80329d4:	68fb      	ldr	r3, [r7, #12]
 80329d6:	681b      	ldr	r3, [r3, #0]
 80329d8:	681a      	ldr	r2, [r3, #0]
 80329da:	68fb      	ldr	r3, [r7, #12]
 80329dc:	681b      	ldr	r3, [r3, #0]
 80329de:	f042 0201 	orr.w	r2, r2, #1
 80329e2:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80329e4:	68fb      	ldr	r3, [r7, #12]
 80329e6:	681b      	ldr	r3, [r3, #0]
 80329e8:	681a      	ldr	r2, [r3, #0]
 80329ea:	68fb      	ldr	r3, [r7, #12]
 80329ec:	681b      	ldr	r3, [r3, #0]
 80329ee:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80329f2:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80329f4:	68fb      	ldr	r3, [r7, #12]
 80329f6:	2200      	movs	r2, #0
 80329f8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80329fa:	68fb      	ldr	r3, [r7, #12]
 80329fc:	2228      	movs	r2, #40	; 0x28
 80329fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8032a02:	e007      	b.n	8032a14 <I2C_DMAAbort+0xf0>
      hi2c->State = HAL_I2C_STATE_READY;
 8032a04:	68fb      	ldr	r3, [r7, #12]
 8032a06:	2220      	movs	r2, #32
 8032a08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8032a0c:	68fb      	ldr	r3, [r7, #12]
 8032a0e:	2200      	movs	r2, #0
 8032a10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8032a14:	68f8      	ldr	r0, [r7, #12]
 8032a16:	f7fe fc74 	bl	8031302 <HAL_I2C_ErrorCallback>
}
 8032a1a:	bf00      	nop
 8032a1c:	3710      	adds	r7, #16
 8032a1e:	46bd      	mov	sp, r7
 8032a20:	bd80      	pop	{r7, pc}

08032a22 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8032a22:	b580      	push	{r7, lr}
 8032a24:	b084      	sub	sp, #16
 8032a26:	af00      	add	r7, sp, #0
 8032a28:	60f8      	str	r0, [r7, #12]
 8032a2a:	60b9      	str	r1, [r7, #8]
 8032a2c:	603b      	str	r3, [r7, #0]
 8032a2e:	4613      	mov	r3, r2
 8032a30:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8032a32:	e025      	b.n	8032a80 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8032a34:	683b      	ldr	r3, [r7, #0]
 8032a36:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8032a3a:	d021      	beq.n	8032a80 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8032a3c:	f7f9 fc3e 	bl	802c2bc <HAL_GetTick>
 8032a40:	4602      	mov	r2, r0
 8032a42:	69bb      	ldr	r3, [r7, #24]
 8032a44:	1ad3      	subs	r3, r2, r3
 8032a46:	683a      	ldr	r2, [r7, #0]
 8032a48:	429a      	cmp	r2, r3
 8032a4a:	d302      	bcc.n	8032a52 <I2C_WaitOnFlagUntilTimeout+0x30>
 8032a4c:	683b      	ldr	r3, [r7, #0]
 8032a4e:	2b00      	cmp	r3, #0
 8032a50:	d116      	bne.n	8032a80 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8032a52:	68fb      	ldr	r3, [r7, #12]
 8032a54:	2200      	movs	r2, #0
 8032a56:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8032a58:	68fb      	ldr	r3, [r7, #12]
 8032a5a:	2220      	movs	r2, #32
 8032a5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8032a60:	68fb      	ldr	r3, [r7, #12]
 8032a62:	2200      	movs	r2, #0
 8032a64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8032a68:	68fb      	ldr	r3, [r7, #12]
 8032a6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8032a6c:	f043 0220 	orr.w	r2, r3, #32
 8032a70:	68fb      	ldr	r3, [r7, #12]
 8032a72:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8032a74:	68fb      	ldr	r3, [r7, #12]
 8032a76:	2200      	movs	r2, #0
 8032a78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8032a7c:	2301      	movs	r3, #1
 8032a7e:	e023      	b.n	8032ac8 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8032a80:	68bb      	ldr	r3, [r7, #8]
 8032a82:	0c1b      	lsrs	r3, r3, #16
 8032a84:	b2db      	uxtb	r3, r3
 8032a86:	2b01      	cmp	r3, #1
 8032a88:	d10d      	bne.n	8032aa6 <I2C_WaitOnFlagUntilTimeout+0x84>
 8032a8a:	68fb      	ldr	r3, [r7, #12]
 8032a8c:	681b      	ldr	r3, [r3, #0]
 8032a8e:	695b      	ldr	r3, [r3, #20]
 8032a90:	43da      	mvns	r2, r3
 8032a92:	68bb      	ldr	r3, [r7, #8]
 8032a94:	4013      	ands	r3, r2
 8032a96:	b29b      	uxth	r3, r3
 8032a98:	2b00      	cmp	r3, #0
 8032a9a:	bf0c      	ite	eq
 8032a9c:	2301      	moveq	r3, #1
 8032a9e:	2300      	movne	r3, #0
 8032aa0:	b2db      	uxtb	r3, r3
 8032aa2:	461a      	mov	r2, r3
 8032aa4:	e00c      	b.n	8032ac0 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8032aa6:	68fb      	ldr	r3, [r7, #12]
 8032aa8:	681b      	ldr	r3, [r3, #0]
 8032aaa:	699b      	ldr	r3, [r3, #24]
 8032aac:	43da      	mvns	r2, r3
 8032aae:	68bb      	ldr	r3, [r7, #8]
 8032ab0:	4013      	ands	r3, r2
 8032ab2:	b29b      	uxth	r3, r3
 8032ab4:	2b00      	cmp	r3, #0
 8032ab6:	bf0c      	ite	eq
 8032ab8:	2301      	moveq	r3, #1
 8032aba:	2300      	movne	r3, #0
 8032abc:	b2db      	uxtb	r3, r3
 8032abe:	461a      	mov	r2, r3
 8032ac0:	79fb      	ldrb	r3, [r7, #7]
 8032ac2:	429a      	cmp	r2, r3
 8032ac4:	d0b6      	beq.n	8032a34 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8032ac6:	2300      	movs	r3, #0
}
 8032ac8:	4618      	mov	r0, r3
 8032aca:	3710      	adds	r7, #16
 8032acc:	46bd      	mov	sp, r7
 8032ace:	bd80      	pop	{r7, pc}

08032ad0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8032ad0:	b580      	push	{r7, lr}
 8032ad2:	b084      	sub	sp, #16
 8032ad4:	af00      	add	r7, sp, #0
 8032ad6:	60f8      	str	r0, [r7, #12]
 8032ad8:	60b9      	str	r1, [r7, #8]
 8032ada:	607a      	str	r2, [r7, #4]
 8032adc:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8032ade:	e051      	b.n	8032b84 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8032ae0:	68fb      	ldr	r3, [r7, #12]
 8032ae2:	681b      	ldr	r3, [r3, #0]
 8032ae4:	695b      	ldr	r3, [r3, #20]
 8032ae6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8032aea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8032aee:	d123      	bne.n	8032b38 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8032af0:	68fb      	ldr	r3, [r7, #12]
 8032af2:	681b      	ldr	r3, [r3, #0]
 8032af4:	681a      	ldr	r2, [r3, #0]
 8032af6:	68fb      	ldr	r3, [r7, #12]
 8032af8:	681b      	ldr	r3, [r3, #0]
 8032afa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8032afe:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8032b00:	68fb      	ldr	r3, [r7, #12]
 8032b02:	681b      	ldr	r3, [r3, #0]
 8032b04:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8032b08:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8032b0a:	68fb      	ldr	r3, [r7, #12]
 8032b0c:	2200      	movs	r2, #0
 8032b0e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8032b10:	68fb      	ldr	r3, [r7, #12]
 8032b12:	2220      	movs	r2, #32
 8032b14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8032b18:	68fb      	ldr	r3, [r7, #12]
 8032b1a:	2200      	movs	r2, #0
 8032b1c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8032b20:	68fb      	ldr	r3, [r7, #12]
 8032b22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8032b24:	f043 0204 	orr.w	r2, r3, #4
 8032b28:	68fb      	ldr	r3, [r7, #12]
 8032b2a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8032b2c:	68fb      	ldr	r3, [r7, #12]
 8032b2e:	2200      	movs	r2, #0
 8032b30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8032b34:	2301      	movs	r3, #1
 8032b36:	e046      	b.n	8032bc6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8032b38:	687b      	ldr	r3, [r7, #4]
 8032b3a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8032b3e:	d021      	beq.n	8032b84 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8032b40:	f7f9 fbbc 	bl	802c2bc <HAL_GetTick>
 8032b44:	4602      	mov	r2, r0
 8032b46:	683b      	ldr	r3, [r7, #0]
 8032b48:	1ad3      	subs	r3, r2, r3
 8032b4a:	687a      	ldr	r2, [r7, #4]
 8032b4c:	429a      	cmp	r2, r3
 8032b4e:	d302      	bcc.n	8032b56 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8032b50:	687b      	ldr	r3, [r7, #4]
 8032b52:	2b00      	cmp	r3, #0
 8032b54:	d116      	bne.n	8032b84 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8032b56:	68fb      	ldr	r3, [r7, #12]
 8032b58:	2200      	movs	r2, #0
 8032b5a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8032b5c:	68fb      	ldr	r3, [r7, #12]
 8032b5e:	2220      	movs	r2, #32
 8032b60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8032b64:	68fb      	ldr	r3, [r7, #12]
 8032b66:	2200      	movs	r2, #0
 8032b68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8032b6c:	68fb      	ldr	r3, [r7, #12]
 8032b6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8032b70:	f043 0220 	orr.w	r2, r3, #32
 8032b74:	68fb      	ldr	r3, [r7, #12]
 8032b76:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8032b78:	68fb      	ldr	r3, [r7, #12]
 8032b7a:	2200      	movs	r2, #0
 8032b7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8032b80:	2301      	movs	r3, #1
 8032b82:	e020      	b.n	8032bc6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8032b84:	68bb      	ldr	r3, [r7, #8]
 8032b86:	0c1b      	lsrs	r3, r3, #16
 8032b88:	b2db      	uxtb	r3, r3
 8032b8a:	2b01      	cmp	r3, #1
 8032b8c:	d10c      	bne.n	8032ba8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8032b8e:	68fb      	ldr	r3, [r7, #12]
 8032b90:	681b      	ldr	r3, [r3, #0]
 8032b92:	695b      	ldr	r3, [r3, #20]
 8032b94:	43da      	mvns	r2, r3
 8032b96:	68bb      	ldr	r3, [r7, #8]
 8032b98:	4013      	ands	r3, r2
 8032b9a:	b29b      	uxth	r3, r3
 8032b9c:	2b00      	cmp	r3, #0
 8032b9e:	bf14      	ite	ne
 8032ba0:	2301      	movne	r3, #1
 8032ba2:	2300      	moveq	r3, #0
 8032ba4:	b2db      	uxtb	r3, r3
 8032ba6:	e00b      	b.n	8032bc0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8032ba8:	68fb      	ldr	r3, [r7, #12]
 8032baa:	681b      	ldr	r3, [r3, #0]
 8032bac:	699b      	ldr	r3, [r3, #24]
 8032bae:	43da      	mvns	r2, r3
 8032bb0:	68bb      	ldr	r3, [r7, #8]
 8032bb2:	4013      	ands	r3, r2
 8032bb4:	b29b      	uxth	r3, r3
 8032bb6:	2b00      	cmp	r3, #0
 8032bb8:	bf14      	ite	ne
 8032bba:	2301      	movne	r3, #1
 8032bbc:	2300      	moveq	r3, #0
 8032bbe:	b2db      	uxtb	r3, r3
 8032bc0:	2b00      	cmp	r3, #0
 8032bc2:	d18d      	bne.n	8032ae0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8032bc4:	2300      	movs	r3, #0
}
 8032bc6:	4618      	mov	r0, r3
 8032bc8:	3710      	adds	r7, #16
 8032bca:	46bd      	mov	sp, r7
 8032bcc:	bd80      	pop	{r7, pc}

08032bce <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8032bce:	b580      	push	{r7, lr}
 8032bd0:	b084      	sub	sp, #16
 8032bd2:	af00      	add	r7, sp, #0
 8032bd4:	60f8      	str	r0, [r7, #12]
 8032bd6:	60b9      	str	r1, [r7, #8]
 8032bd8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8032bda:	e02d      	b.n	8032c38 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8032bdc:	68f8      	ldr	r0, [r7, #12]
 8032bde:	f000 f8ce 	bl	8032d7e <I2C_IsAcknowledgeFailed>
 8032be2:	4603      	mov	r3, r0
 8032be4:	2b00      	cmp	r3, #0
 8032be6:	d001      	beq.n	8032bec <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8032be8:	2301      	movs	r3, #1
 8032bea:	e02d      	b.n	8032c48 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8032bec:	68bb      	ldr	r3, [r7, #8]
 8032bee:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8032bf2:	d021      	beq.n	8032c38 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8032bf4:	f7f9 fb62 	bl	802c2bc <HAL_GetTick>
 8032bf8:	4602      	mov	r2, r0
 8032bfa:	687b      	ldr	r3, [r7, #4]
 8032bfc:	1ad3      	subs	r3, r2, r3
 8032bfe:	68ba      	ldr	r2, [r7, #8]
 8032c00:	429a      	cmp	r2, r3
 8032c02:	d302      	bcc.n	8032c0a <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8032c04:	68bb      	ldr	r3, [r7, #8]
 8032c06:	2b00      	cmp	r3, #0
 8032c08:	d116      	bne.n	8032c38 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8032c0a:	68fb      	ldr	r3, [r7, #12]
 8032c0c:	2200      	movs	r2, #0
 8032c0e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8032c10:	68fb      	ldr	r3, [r7, #12]
 8032c12:	2220      	movs	r2, #32
 8032c14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8032c18:	68fb      	ldr	r3, [r7, #12]
 8032c1a:	2200      	movs	r2, #0
 8032c1c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8032c20:	68fb      	ldr	r3, [r7, #12]
 8032c22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8032c24:	f043 0220 	orr.w	r2, r3, #32
 8032c28:	68fb      	ldr	r3, [r7, #12]
 8032c2a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8032c2c:	68fb      	ldr	r3, [r7, #12]
 8032c2e:	2200      	movs	r2, #0
 8032c30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8032c34:	2301      	movs	r3, #1
 8032c36:	e007      	b.n	8032c48 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8032c38:	68fb      	ldr	r3, [r7, #12]
 8032c3a:	681b      	ldr	r3, [r3, #0]
 8032c3c:	695b      	ldr	r3, [r3, #20]
 8032c3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8032c42:	2b80      	cmp	r3, #128	; 0x80
 8032c44:	d1ca      	bne.n	8032bdc <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8032c46:	2300      	movs	r3, #0
}
 8032c48:	4618      	mov	r0, r3
 8032c4a:	3710      	adds	r7, #16
 8032c4c:	46bd      	mov	sp, r7
 8032c4e:	bd80      	pop	{r7, pc}

08032c50 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8032c50:	b580      	push	{r7, lr}
 8032c52:	b084      	sub	sp, #16
 8032c54:	af00      	add	r7, sp, #0
 8032c56:	60f8      	str	r0, [r7, #12]
 8032c58:	60b9      	str	r1, [r7, #8]
 8032c5a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8032c5c:	e02d      	b.n	8032cba <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8032c5e:	68f8      	ldr	r0, [r7, #12]
 8032c60:	f000 f88d 	bl	8032d7e <I2C_IsAcknowledgeFailed>
 8032c64:	4603      	mov	r3, r0
 8032c66:	2b00      	cmp	r3, #0
 8032c68:	d001      	beq.n	8032c6e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8032c6a:	2301      	movs	r3, #1
 8032c6c:	e02d      	b.n	8032cca <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8032c6e:	68bb      	ldr	r3, [r7, #8]
 8032c70:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8032c74:	d021      	beq.n	8032cba <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8032c76:	f7f9 fb21 	bl	802c2bc <HAL_GetTick>
 8032c7a:	4602      	mov	r2, r0
 8032c7c:	687b      	ldr	r3, [r7, #4]
 8032c7e:	1ad3      	subs	r3, r2, r3
 8032c80:	68ba      	ldr	r2, [r7, #8]
 8032c82:	429a      	cmp	r2, r3
 8032c84:	d302      	bcc.n	8032c8c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8032c86:	68bb      	ldr	r3, [r7, #8]
 8032c88:	2b00      	cmp	r3, #0
 8032c8a:	d116      	bne.n	8032cba <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8032c8c:	68fb      	ldr	r3, [r7, #12]
 8032c8e:	2200      	movs	r2, #0
 8032c90:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8032c92:	68fb      	ldr	r3, [r7, #12]
 8032c94:	2220      	movs	r2, #32
 8032c96:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8032c9a:	68fb      	ldr	r3, [r7, #12]
 8032c9c:	2200      	movs	r2, #0
 8032c9e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8032ca2:	68fb      	ldr	r3, [r7, #12]
 8032ca4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8032ca6:	f043 0220 	orr.w	r2, r3, #32
 8032caa:	68fb      	ldr	r3, [r7, #12]
 8032cac:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8032cae:	68fb      	ldr	r3, [r7, #12]
 8032cb0:	2200      	movs	r2, #0
 8032cb2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8032cb6:	2301      	movs	r3, #1
 8032cb8:	e007      	b.n	8032cca <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8032cba:	68fb      	ldr	r3, [r7, #12]
 8032cbc:	681b      	ldr	r3, [r3, #0]
 8032cbe:	695b      	ldr	r3, [r3, #20]
 8032cc0:	f003 0304 	and.w	r3, r3, #4
 8032cc4:	2b04      	cmp	r3, #4
 8032cc6:	d1ca      	bne.n	8032c5e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8032cc8:	2300      	movs	r3, #0
}
 8032cca:	4618      	mov	r0, r3
 8032ccc:	3710      	adds	r7, #16
 8032cce:	46bd      	mov	sp, r7
 8032cd0:	bd80      	pop	{r7, pc}

08032cd2 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8032cd2:	b580      	push	{r7, lr}
 8032cd4:	b084      	sub	sp, #16
 8032cd6:	af00      	add	r7, sp, #0
 8032cd8:	60f8      	str	r0, [r7, #12]
 8032cda:	60b9      	str	r1, [r7, #8]
 8032cdc:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8032cde:	e042      	b.n	8032d66 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8032ce0:	68fb      	ldr	r3, [r7, #12]
 8032ce2:	681b      	ldr	r3, [r3, #0]
 8032ce4:	695b      	ldr	r3, [r3, #20]
 8032ce6:	f003 0310 	and.w	r3, r3, #16
 8032cea:	2b10      	cmp	r3, #16
 8032cec:	d119      	bne.n	8032d22 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8032cee:	68fb      	ldr	r3, [r7, #12]
 8032cf0:	681b      	ldr	r3, [r3, #0]
 8032cf2:	f06f 0210 	mvn.w	r2, #16
 8032cf6:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8032cf8:	68fb      	ldr	r3, [r7, #12]
 8032cfa:	2200      	movs	r2, #0
 8032cfc:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8032cfe:	68fb      	ldr	r3, [r7, #12]
 8032d00:	2220      	movs	r2, #32
 8032d02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8032d06:	68fb      	ldr	r3, [r7, #12]
 8032d08:	2200      	movs	r2, #0
 8032d0a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8032d0e:	68fb      	ldr	r3, [r7, #12]
 8032d10:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8032d12:	68fb      	ldr	r3, [r7, #12]
 8032d14:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8032d16:	68fb      	ldr	r3, [r7, #12]
 8032d18:	2200      	movs	r2, #0
 8032d1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8032d1e:	2301      	movs	r3, #1
 8032d20:	e029      	b.n	8032d76 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8032d22:	f7f9 facb 	bl	802c2bc <HAL_GetTick>
 8032d26:	4602      	mov	r2, r0
 8032d28:	687b      	ldr	r3, [r7, #4]
 8032d2a:	1ad3      	subs	r3, r2, r3
 8032d2c:	68ba      	ldr	r2, [r7, #8]
 8032d2e:	429a      	cmp	r2, r3
 8032d30:	d302      	bcc.n	8032d38 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8032d32:	68bb      	ldr	r3, [r7, #8]
 8032d34:	2b00      	cmp	r3, #0
 8032d36:	d116      	bne.n	8032d66 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8032d38:	68fb      	ldr	r3, [r7, #12]
 8032d3a:	2200      	movs	r2, #0
 8032d3c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8032d3e:	68fb      	ldr	r3, [r7, #12]
 8032d40:	2220      	movs	r2, #32
 8032d42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8032d46:	68fb      	ldr	r3, [r7, #12]
 8032d48:	2200      	movs	r2, #0
 8032d4a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8032d4e:	68fb      	ldr	r3, [r7, #12]
 8032d50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8032d52:	f043 0220 	orr.w	r2, r3, #32
 8032d56:	68fb      	ldr	r3, [r7, #12]
 8032d58:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8032d5a:	68fb      	ldr	r3, [r7, #12]
 8032d5c:	2200      	movs	r2, #0
 8032d5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8032d62:	2301      	movs	r3, #1
 8032d64:	e007      	b.n	8032d76 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8032d66:	68fb      	ldr	r3, [r7, #12]
 8032d68:	681b      	ldr	r3, [r3, #0]
 8032d6a:	695b      	ldr	r3, [r3, #20]
 8032d6c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8032d70:	2b40      	cmp	r3, #64	; 0x40
 8032d72:	d1b5      	bne.n	8032ce0 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8032d74:	2300      	movs	r3, #0
}
 8032d76:	4618      	mov	r0, r3
 8032d78:	3710      	adds	r7, #16
 8032d7a:	46bd      	mov	sp, r7
 8032d7c:	bd80      	pop	{r7, pc}

08032d7e <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8032d7e:	b480      	push	{r7}
 8032d80:	b083      	sub	sp, #12
 8032d82:	af00      	add	r7, sp, #0
 8032d84:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8032d86:	687b      	ldr	r3, [r7, #4]
 8032d88:	681b      	ldr	r3, [r3, #0]
 8032d8a:	695b      	ldr	r3, [r3, #20]
 8032d8c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8032d90:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8032d94:	d11b      	bne.n	8032dce <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8032d96:	687b      	ldr	r3, [r7, #4]
 8032d98:	681b      	ldr	r3, [r3, #0]
 8032d9a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8032d9e:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8032da0:	687b      	ldr	r3, [r7, #4]
 8032da2:	2200      	movs	r2, #0
 8032da4:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8032da6:	687b      	ldr	r3, [r7, #4]
 8032da8:	2220      	movs	r2, #32
 8032daa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8032dae:	687b      	ldr	r3, [r7, #4]
 8032db0:	2200      	movs	r2, #0
 8032db2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8032db6:	687b      	ldr	r3, [r7, #4]
 8032db8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8032dba:	f043 0204 	orr.w	r2, r3, #4
 8032dbe:	687b      	ldr	r3, [r7, #4]
 8032dc0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8032dc2:	687b      	ldr	r3, [r7, #4]
 8032dc4:	2200      	movs	r2, #0
 8032dc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8032dca:	2301      	movs	r3, #1
 8032dcc:	e000      	b.n	8032dd0 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8032dce:	2300      	movs	r3, #0
}
 8032dd0:	4618      	mov	r0, r3
 8032dd2:	370c      	adds	r7, #12
 8032dd4:	46bd      	mov	sp, r7
 8032dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8032dda:	4770      	bx	lr

08032ddc <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functionnal XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8032ddc:	b480      	push	{r7}
 8032dde:	b083      	sub	sp, #12
 8032de0:	af00      	add	r7, sp, #0
 8032de2:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8032de4:	687b      	ldr	r3, [r7, #4]
 8032de6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8032de8:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8032dec:	d103      	bne.n	8032df6 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8032dee:	687b      	ldr	r3, [r7, #4]
 8032df0:	2201      	movs	r2, #1
 8032df2:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8032df4:	e007      	b.n	8032e06 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8032df6:	687b      	ldr	r3, [r7, #4]
 8032df8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8032dfa:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8032dfe:	d102      	bne.n	8032e06 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8032e00:	687b      	ldr	r3, [r7, #4]
 8032e02:	2208      	movs	r2, #8
 8032e04:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8032e06:	bf00      	nop
 8032e08:	370c      	adds	r7, #12
 8032e0a:	46bd      	mov	sp, r7
 8032e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8032e10:	4770      	bx	lr

08032e12 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8032e12:	b480      	push	{r7}
 8032e14:	b083      	sub	sp, #12
 8032e16:	af00      	add	r7, sp, #0
 8032e18:	6078      	str	r0, [r7, #4]
 8032e1a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8032e1c:	687b      	ldr	r3, [r7, #4]
 8032e1e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8032e22:	b2db      	uxtb	r3, r3
 8032e24:	2b20      	cmp	r3, #32
 8032e26:	d129      	bne.n	8032e7c <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8032e28:	687b      	ldr	r3, [r7, #4]
 8032e2a:	2224      	movs	r2, #36	; 0x24
 8032e2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8032e30:	687b      	ldr	r3, [r7, #4]
 8032e32:	681b      	ldr	r3, [r3, #0]
 8032e34:	681a      	ldr	r2, [r3, #0]
 8032e36:	687b      	ldr	r3, [r7, #4]
 8032e38:	681b      	ldr	r3, [r3, #0]
 8032e3a:	f022 0201 	bic.w	r2, r2, #1
 8032e3e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8032e40:	687b      	ldr	r3, [r7, #4]
 8032e42:	681b      	ldr	r3, [r3, #0]
 8032e44:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8032e46:	687b      	ldr	r3, [r7, #4]
 8032e48:	681b      	ldr	r3, [r3, #0]
 8032e4a:	f022 0210 	bic.w	r2, r2, #16
 8032e4e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8032e50:	687b      	ldr	r3, [r7, #4]
 8032e52:	681b      	ldr	r3, [r3, #0]
 8032e54:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8032e56:	687b      	ldr	r3, [r7, #4]
 8032e58:	681b      	ldr	r3, [r3, #0]
 8032e5a:	683a      	ldr	r2, [r7, #0]
 8032e5c:	430a      	orrs	r2, r1
 8032e5e:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8032e60:	687b      	ldr	r3, [r7, #4]
 8032e62:	681b      	ldr	r3, [r3, #0]
 8032e64:	681a      	ldr	r2, [r3, #0]
 8032e66:	687b      	ldr	r3, [r7, #4]
 8032e68:	681b      	ldr	r3, [r3, #0]
 8032e6a:	f042 0201 	orr.w	r2, r2, #1
 8032e6e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8032e70:	687b      	ldr	r3, [r7, #4]
 8032e72:	2220      	movs	r2, #32
 8032e74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8032e78:	2300      	movs	r3, #0
 8032e7a:	e000      	b.n	8032e7e <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8032e7c:	2302      	movs	r3, #2
  }
}
 8032e7e:	4618      	mov	r0, r3
 8032e80:	370c      	adds	r7, #12
 8032e82:	46bd      	mov	sp, r7
 8032e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8032e88:	4770      	bx	lr

08032e8a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8032e8a:	b480      	push	{r7}
 8032e8c:	b085      	sub	sp, #20
 8032e8e:	af00      	add	r7, sp, #0
 8032e90:	6078      	str	r0, [r7, #4]
 8032e92:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8032e94:	2300      	movs	r3, #0
 8032e96:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8032e98:	687b      	ldr	r3, [r7, #4]
 8032e9a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8032e9e:	b2db      	uxtb	r3, r3
 8032ea0:	2b20      	cmp	r3, #32
 8032ea2:	d12a      	bne.n	8032efa <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8032ea4:	687b      	ldr	r3, [r7, #4]
 8032ea6:	2224      	movs	r2, #36	; 0x24
 8032ea8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8032eac:	687b      	ldr	r3, [r7, #4]
 8032eae:	681b      	ldr	r3, [r3, #0]
 8032eb0:	681a      	ldr	r2, [r3, #0]
 8032eb2:	687b      	ldr	r3, [r7, #4]
 8032eb4:	681b      	ldr	r3, [r3, #0]
 8032eb6:	f022 0201 	bic.w	r2, r2, #1
 8032eba:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8032ebc:	687b      	ldr	r3, [r7, #4]
 8032ebe:	681b      	ldr	r3, [r3, #0]
 8032ec0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8032ec2:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8032ec4:	89fb      	ldrh	r3, [r7, #14]
 8032ec6:	f023 030f 	bic.w	r3, r3, #15
 8032eca:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8032ecc:	683b      	ldr	r3, [r7, #0]
 8032ece:	b29a      	uxth	r2, r3
 8032ed0:	89fb      	ldrh	r3, [r7, #14]
 8032ed2:	4313      	orrs	r3, r2
 8032ed4:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8032ed6:	687b      	ldr	r3, [r7, #4]
 8032ed8:	681b      	ldr	r3, [r3, #0]
 8032eda:	89fa      	ldrh	r2, [r7, #14]
 8032edc:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8032ede:	687b      	ldr	r3, [r7, #4]
 8032ee0:	681b      	ldr	r3, [r3, #0]
 8032ee2:	681a      	ldr	r2, [r3, #0]
 8032ee4:	687b      	ldr	r3, [r7, #4]
 8032ee6:	681b      	ldr	r3, [r3, #0]
 8032ee8:	f042 0201 	orr.w	r2, r2, #1
 8032eec:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8032eee:	687b      	ldr	r3, [r7, #4]
 8032ef0:	2220      	movs	r2, #32
 8032ef2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8032ef6:	2300      	movs	r3, #0
 8032ef8:	e000      	b.n	8032efc <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8032efa:	2302      	movs	r3, #2
  }
}
 8032efc:	4618      	mov	r0, r3
 8032efe:	3714      	adds	r7, #20
 8032f00:	46bd      	mov	sp, r7
 8032f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8032f06:	4770      	bx	lr

08032f08 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8032f08:	b580      	push	{r7, lr}
 8032f0a:	b088      	sub	sp, #32
 8032f0c:	af00      	add	r7, sp, #0
 8032f0e:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8032f10:	687b      	ldr	r3, [r7, #4]
 8032f12:	2b00      	cmp	r3, #0
 8032f14:	d101      	bne.n	8032f1a <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8032f16:	2301      	movs	r3, #1
 8032f18:	e154      	b.n	80331c4 <HAL_I2S_Init+0x2bc>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8032f1a:	687b      	ldr	r3, [r7, #4]
 8032f1c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8032f20:	b2db      	uxtb	r3, r3
 8032f22:	2b00      	cmp	r3, #0
 8032f24:	d109      	bne.n	8032f3a <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8032f26:	687b      	ldr	r3, [r7, #4]
 8032f28:	2200      	movs	r2, #0
 8032f2a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8032f2e:	687b      	ldr	r3, [r7, #4]
 8032f30:	4a98      	ldr	r2, [pc, #608]	; (8033194 <HAL_I2S_Init+0x28c>)
 8032f32:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8032f34:	6878      	ldr	r0, [r7, #4]
 8032f36:	f7f8 fcc9 	bl	802b8cc <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8032f3a:	687b      	ldr	r3, [r7, #4]
 8032f3c:	2202      	movs	r2, #2
 8032f3e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8032f42:	687b      	ldr	r3, [r7, #4]
 8032f44:	681b      	ldr	r3, [r3, #0]
 8032f46:	69db      	ldr	r3, [r3, #28]
 8032f48:	687a      	ldr	r2, [r7, #4]
 8032f4a:	6812      	ldr	r2, [r2, #0]
 8032f4c:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8032f50:	f023 030f 	bic.w	r3, r3, #15
 8032f54:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8032f56:	687b      	ldr	r3, [r7, #4]
 8032f58:	681b      	ldr	r3, [r3, #0]
 8032f5a:	2202      	movs	r2, #2
 8032f5c:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8032f5e:	687b      	ldr	r3, [r7, #4]
 8032f60:	695b      	ldr	r3, [r3, #20]
 8032f62:	2b02      	cmp	r3, #2
 8032f64:	d06f      	beq.n	8033046 <HAL_I2S_Init+0x13e>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8032f66:	687b      	ldr	r3, [r7, #4]
 8032f68:	68db      	ldr	r3, [r3, #12]
 8032f6a:	2b00      	cmp	r3, #0
 8032f6c:	d102      	bne.n	8032f74 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8032f6e:	2310      	movs	r3, #16
 8032f70:	617b      	str	r3, [r7, #20]
 8032f72:	e001      	b.n	8032f78 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8032f74:	2320      	movs	r3, #32
 8032f76:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8032f78:	687b      	ldr	r3, [r7, #4]
 8032f7a:	689b      	ldr	r3, [r3, #8]
 8032f7c:	2b20      	cmp	r3, #32
 8032f7e:	d802      	bhi.n	8032f86 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet lenght is multiplied by 2 */
      packetlength = packetlength * 2U;
 8032f80:	697b      	ldr	r3, [r7, #20]
 8032f82:	005b      	lsls	r3, r3, #1
 8032f84:	617b      	str	r3, [r7, #20]
    }

    /* Get the source clock value **********************************************/
#if defined(I2S_APB1_APB2_FEATURE)
    if (IS_I2S_APB1_INSTANCE(hi2s->Instance))
 8032f86:	687b      	ldr	r3, [r7, #4]
 8032f88:	681b      	ldr	r3, [r3, #0]
 8032f8a:	4a83      	ldr	r2, [pc, #524]	; (8033198 <HAL_I2S_Init+0x290>)
 8032f8c:	4293      	cmp	r3, r2
 8032f8e:	d004      	beq.n	8032f9a <HAL_I2S_Init+0x92>
 8032f90:	687b      	ldr	r3, [r7, #4]
 8032f92:	681b      	ldr	r3, [r3, #0]
 8032f94:	4a81      	ldr	r2, [pc, #516]	; (803319c <HAL_I2S_Init+0x294>)
 8032f96:	4293      	cmp	r3, r2
 8032f98:	d104      	bne.n	8032fa4 <HAL_I2S_Init+0x9c>
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB1);
 8032f9a:	2001      	movs	r0, #1
 8032f9c:	f001 fb2c 	bl	80345f8 <HAL_RCCEx_GetPeriphCLKFreq>
 8032fa0:	60f8      	str	r0, [r7, #12]
 8032fa2:	e003      	b.n	8032fac <HAL_I2S_Init+0xa4>
    }
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
 8032fa4:	2002      	movs	r0, #2
 8032fa6:	f001 fb27 	bl	80345f8 <HAL_RCCEx_GetPeriphCLKFreq>
 8032faa:	60f8      	str	r0, [r7, #12]
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
#endif

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8032fac:	687b      	ldr	r3, [r7, #4]
 8032fae:	691b      	ldr	r3, [r3, #16]
 8032fb0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8032fb4:	d125      	bne.n	8033002 <HAL_I2S_Init+0xfa>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8032fb6:	687b      	ldr	r3, [r7, #4]
 8032fb8:	68db      	ldr	r3, [r3, #12]
 8032fba:	2b00      	cmp	r3, #0
 8032fbc:	d010      	beq.n	8032fe0 <HAL_I2S_Init+0xd8>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8032fbe:	697b      	ldr	r3, [r7, #20]
 8032fc0:	009b      	lsls	r3, r3, #2
 8032fc2:	68fa      	ldr	r2, [r7, #12]
 8032fc4:	fbb2 f2f3 	udiv	r2, r2, r3
 8032fc8:	4613      	mov	r3, r2
 8032fca:	009b      	lsls	r3, r3, #2
 8032fcc:	4413      	add	r3, r2
 8032fce:	005b      	lsls	r3, r3, #1
 8032fd0:	461a      	mov	r2, r3
 8032fd2:	687b      	ldr	r3, [r7, #4]
 8032fd4:	695b      	ldr	r3, [r3, #20]
 8032fd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8032fda:	3305      	adds	r3, #5
 8032fdc:	613b      	str	r3, [r7, #16]
 8032fde:	e01f      	b.n	8033020 <HAL_I2S_Init+0x118>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8032fe0:	697b      	ldr	r3, [r7, #20]
 8032fe2:	00db      	lsls	r3, r3, #3
 8032fe4:	68fa      	ldr	r2, [r7, #12]
 8032fe6:	fbb2 f2f3 	udiv	r2, r2, r3
 8032fea:	4613      	mov	r3, r2
 8032fec:	009b      	lsls	r3, r3, #2
 8032fee:	4413      	add	r3, r2
 8032ff0:	005b      	lsls	r3, r3, #1
 8032ff2:	461a      	mov	r2, r3
 8032ff4:	687b      	ldr	r3, [r7, #4]
 8032ff6:	695b      	ldr	r3, [r3, #20]
 8032ff8:	fbb2 f3f3 	udiv	r3, r2, r3
 8032ffc:	3305      	adds	r3, #5
 8032ffe:	613b      	str	r3, [r7, #16]
 8033000:	e00e      	b.n	8033020 <HAL_I2S_Init+0x118>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8033002:	68fa      	ldr	r2, [r7, #12]
 8033004:	697b      	ldr	r3, [r7, #20]
 8033006:	fbb2 f2f3 	udiv	r2, r2, r3
 803300a:	4613      	mov	r3, r2
 803300c:	009b      	lsls	r3, r3, #2
 803300e:	4413      	add	r3, r2
 8033010:	005b      	lsls	r3, r3, #1
 8033012:	461a      	mov	r2, r3
 8033014:	687b      	ldr	r3, [r7, #4]
 8033016:	695b      	ldr	r3, [r3, #20]
 8033018:	fbb2 f3f3 	udiv	r3, r2, r3
 803301c:	3305      	adds	r3, #5
 803301e:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8033020:	693b      	ldr	r3, [r7, #16]
 8033022:	4a5f      	ldr	r2, [pc, #380]	; (80331a0 <HAL_I2S_Init+0x298>)
 8033024:	fba2 2303 	umull	r2, r3, r2, r3
 8033028:	08db      	lsrs	r3, r3, #3
 803302a:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 803302c:	693b      	ldr	r3, [r7, #16]
 803302e:	f003 0301 	and.w	r3, r3, #1
 8033032:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8033034:	693a      	ldr	r2, [r7, #16]
 8033036:	69bb      	ldr	r3, [r7, #24]
 8033038:	1ad3      	subs	r3, r2, r3
 803303a:	085b      	lsrs	r3, r3, #1
 803303c:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 803303e:	69bb      	ldr	r3, [r7, #24]
 8033040:	021b      	lsls	r3, r3, #8
 8033042:	61bb      	str	r3, [r7, #24]
 8033044:	e003      	b.n	803304e <HAL_I2S_Init+0x146>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8033046:	2302      	movs	r3, #2
 8033048:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 803304a:	2300      	movs	r3, #0
 803304c:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 803304e:	69fb      	ldr	r3, [r7, #28]
 8033050:	2b01      	cmp	r3, #1
 8033052:	d902      	bls.n	803305a <HAL_I2S_Init+0x152>
 8033054:	69fb      	ldr	r3, [r7, #28]
 8033056:	2bff      	cmp	r3, #255	; 0xff
 8033058:	d907      	bls.n	803306a <HAL_I2S_Init+0x162>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 803305a:	687b      	ldr	r3, [r7, #4]
 803305c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 803305e:	f043 0210 	orr.w	r2, r3, #16
 8033062:	687b      	ldr	r3, [r7, #4]
 8033064:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 8033066:	2301      	movs	r3, #1
 8033068:	e0ac      	b.n	80331c4 <HAL_I2S_Init+0x2bc>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 803306a:	687b      	ldr	r3, [r7, #4]
 803306c:	691a      	ldr	r2, [r3, #16]
 803306e:	69bb      	ldr	r3, [r7, #24]
 8033070:	ea42 0103 	orr.w	r1, r2, r3
 8033074:	687b      	ldr	r3, [r7, #4]
 8033076:	681b      	ldr	r3, [r3, #0]
 8033078:	69fa      	ldr	r2, [r7, #28]
 803307a:	430a      	orrs	r2, r1
 803307c:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 803307e:	687b      	ldr	r3, [r7, #4]
 8033080:	681b      	ldr	r3, [r3, #0]
 8033082:	69db      	ldr	r3, [r3, #28]
 8033084:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8033088:	f023 030f 	bic.w	r3, r3, #15
 803308c:	687a      	ldr	r2, [r7, #4]
 803308e:	6851      	ldr	r1, [r2, #4]
 8033090:	687a      	ldr	r2, [r7, #4]
 8033092:	6892      	ldr	r2, [r2, #8]
 8033094:	4311      	orrs	r1, r2
 8033096:	687a      	ldr	r2, [r7, #4]
 8033098:	68d2      	ldr	r2, [r2, #12]
 803309a:	4311      	orrs	r1, r2
 803309c:	687a      	ldr	r2, [r7, #4]
 803309e:	6992      	ldr	r2, [r2, #24]
 80330a0:	430a      	orrs	r2, r1
 80330a2:	431a      	orrs	r2, r3
 80330a4:	687b      	ldr	r3, [r7, #4]
 80330a6:	681b      	ldr	r3, [r3, #0]
 80330a8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80330ac:	61da      	str	r2, [r3, #28]
             (SPI_I2SCFGR_I2SMOD | hi2s->Init.Mode | \
              hi2s->Init.Standard | hi2s->Init.DataFormat | \
              hi2s->Init.CPOL));

#if defined(SPI_I2SCFGR_ASTRTEN)
  if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) || ((hi2s->Init.Standard == I2S_STANDARD_PCM_LONG)))
 80330ae:	687b      	ldr	r3, [r7, #4]
 80330b0:	689b      	ldr	r3, [r3, #8]
 80330b2:	2b30      	cmp	r3, #48	; 0x30
 80330b4:	d003      	beq.n	80330be <HAL_I2S_Init+0x1b6>
 80330b6:	687b      	ldr	r3, [r7, #4]
 80330b8:	689b      	ldr	r3, [r3, #8]
 80330ba:	2bb0      	cmp	r3, #176	; 0xb0
 80330bc:	d107      	bne.n	80330ce <HAL_I2S_Init+0x1c6>
  {
    /* Write to SPIx I2SCFGR */
    SET_BIT(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_ASTRTEN);
 80330be:	687b      	ldr	r3, [r7, #4]
 80330c0:	681b      	ldr	r3, [r3, #0]
 80330c2:	69da      	ldr	r2, [r3, #28]
 80330c4:	687b      	ldr	r3, [r7, #4]
 80330c6:	681b      	ldr	r3, [r3, #0]
 80330c8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80330cc:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 80330ce:	687b      	ldr	r3, [r7, #4]
 80330d0:	6a1b      	ldr	r3, [r3, #32]
 80330d2:	2b01      	cmp	r3, #1
 80330d4:	d16e      	bne.n	80331b4 <HAL_I2S_Init+0x2ac>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 80330d6:	687b      	ldr	r3, [r7, #4]
 80330d8:	4a32      	ldr	r2, [pc, #200]	; (80331a4 <HAL_I2S_Init+0x29c>)
 80330da:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80330dc:	687b      	ldr	r3, [r7, #4]
 80330de:	681b      	ldr	r3, [r3, #0]
 80330e0:	4a2d      	ldr	r2, [pc, #180]	; (8033198 <HAL_I2S_Init+0x290>)
 80330e2:	4293      	cmp	r3, r2
 80330e4:	d101      	bne.n	80330ea <HAL_I2S_Init+0x1e2>
 80330e6:	4b30      	ldr	r3, [pc, #192]	; (80331a8 <HAL_I2S_Init+0x2a0>)
 80330e8:	e001      	b.n	80330ee <HAL_I2S_Init+0x1e6>
 80330ea:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80330ee:	69db      	ldr	r3, [r3, #28]
 80330f0:	687a      	ldr	r2, [r7, #4]
 80330f2:	6812      	ldr	r2, [r2, #0]
 80330f4:	4928      	ldr	r1, [pc, #160]	; (8033198 <HAL_I2S_Init+0x290>)
 80330f6:	428a      	cmp	r2, r1
 80330f8:	d101      	bne.n	80330fe <HAL_I2S_Init+0x1f6>
 80330fa:	4a2b      	ldr	r2, [pc, #172]	; (80331a8 <HAL_I2S_Init+0x2a0>)
 80330fc:	e001      	b.n	8033102 <HAL_I2S_Init+0x1fa>
 80330fe:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8033102:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8033106:	f023 030f 	bic.w	r3, r3, #15
 803310a:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 803310c:	687b      	ldr	r3, [r7, #4]
 803310e:	681b      	ldr	r3, [r3, #0]
 8033110:	4a21      	ldr	r2, [pc, #132]	; (8033198 <HAL_I2S_Init+0x290>)
 8033112:	4293      	cmp	r3, r2
 8033114:	d101      	bne.n	803311a <HAL_I2S_Init+0x212>
 8033116:	4b24      	ldr	r3, [pc, #144]	; (80331a8 <HAL_I2S_Init+0x2a0>)
 8033118:	e001      	b.n	803311e <HAL_I2S_Init+0x216>
 803311a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 803311e:	2202      	movs	r2, #2
 8033120:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8033122:	687b      	ldr	r3, [r7, #4]
 8033124:	681b      	ldr	r3, [r3, #0]
 8033126:	4a1c      	ldr	r2, [pc, #112]	; (8033198 <HAL_I2S_Init+0x290>)
 8033128:	4293      	cmp	r3, r2
 803312a:	d101      	bne.n	8033130 <HAL_I2S_Init+0x228>
 803312c:	4b1e      	ldr	r3, [pc, #120]	; (80331a8 <HAL_I2S_Init+0x2a0>)
 803312e:	e001      	b.n	8033134 <HAL_I2S_Init+0x22c>
 8033130:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8033134:	69db      	ldr	r3, [r3, #28]
 8033136:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8033138:	687b      	ldr	r3, [r7, #4]
 803313a:	685b      	ldr	r3, [r3, #4]
 803313c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8033140:	d003      	beq.n	803314a <HAL_I2S_Init+0x242>
 8033142:	687b      	ldr	r3, [r7, #4]
 8033144:	685b      	ldr	r3, [r3, #4]
 8033146:	2b00      	cmp	r3, #0
 8033148:	d103      	bne.n	8033152 <HAL_I2S_Init+0x24a>
    {
      tmp = I2S_MODE_SLAVE_RX;
 803314a:	f44f 7380 	mov.w	r3, #256	; 0x100
 803314e:	613b      	str	r3, [r7, #16]
 8033150:	e001      	b.n	8033156 <HAL_I2S_Init+0x24e>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8033152:	2300      	movs	r3, #0
 8033154:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 8033156:	693b      	ldr	r3, [r7, #16]
 8033158:	b29a      	uxth	r2, r3
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 803315a:	687b      	ldr	r3, [r7, #4]
 803315c:	689b      	ldr	r3, [r3, #8]
 803315e:	b299      	uxth	r1, r3
 8033160:	687b      	ldr	r3, [r7, #4]
 8033162:	68db      	ldr	r3, [r3, #12]
 8033164:	b298      	uxth	r0, r3
                                    (uint16_t)hi2s->Init.CPOL))));
 8033166:	687b      	ldr	r3, [r7, #4]
 8033168:	699b      	ldr	r3, [r3, #24]
 803316a:	b29b      	uxth	r3, r3
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 803316c:	4303      	orrs	r3, r0
 803316e:	b29b      	uxth	r3, r3
 8033170:	430b      	orrs	r3, r1
 8033172:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 8033174:	4313      	orrs	r3, r2
 8033176:	b29a      	uxth	r2, r3
 8033178:	897b      	ldrh	r3, [r7, #10]
 803317a:	4313      	orrs	r3, r2
 803317c:	b29b      	uxth	r3, r3
 803317e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8033182:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8033184:	687b      	ldr	r3, [r7, #4]
 8033186:	681b      	ldr	r3, [r3, #0]
 8033188:	4a03      	ldr	r2, [pc, #12]	; (8033198 <HAL_I2S_Init+0x290>)
 803318a:	4293      	cmp	r3, r2
 803318c:	d10e      	bne.n	80331ac <HAL_I2S_Init+0x2a4>
 803318e:	4b06      	ldr	r3, [pc, #24]	; (80331a8 <HAL_I2S_Init+0x2a0>)
 8033190:	e00e      	b.n	80331b0 <HAL_I2S_Init+0x2a8>
 8033192:	bf00      	nop
 8033194:	080334dd 	.word	0x080334dd
 8033198:	40003800 	.word	0x40003800
 803319c:	40003c00 	.word	0x40003c00
 80331a0:	cccccccd 	.word	0xcccccccd
 80331a4:	080335f1 	.word	0x080335f1
 80331a8:	40003400 	.word	0x40003400
 80331ac:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80331b0:	897a      	ldrh	r2, [r7, #10]
 80331b2:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80331b4:	687b      	ldr	r3, [r7, #4]
 80331b6:	2200      	movs	r2, #0
 80331b8:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 80331ba:	687b      	ldr	r3, [r7, #4]
 80331bc:	2201      	movs	r2, #1
 80331be:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 80331c2:	2300      	movs	r3, #0
}
 80331c4:	4618      	mov	r0, r3
 80331c6:	3720      	adds	r7, #32
 80331c8:	46bd      	mov	sp, r7
 80331ca:	bd80      	pop	{r7, pc}

080331cc <HAL_I2S_Transmit_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 80331cc:	b580      	push	{r7, lr}
 80331ce:	b086      	sub	sp, #24
 80331d0:	af00      	add	r7, sp, #0
 80331d2:	60f8      	str	r0, [r7, #12]
 80331d4:	60b9      	str	r1, [r7, #8]
 80331d6:	4613      	mov	r3, r2
 80331d8:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 80331da:	68bb      	ldr	r3, [r7, #8]
 80331dc:	2b00      	cmp	r3, #0
 80331de:	d002      	beq.n	80331e6 <HAL_I2S_Transmit_DMA+0x1a>
 80331e0:	88fb      	ldrh	r3, [r7, #6]
 80331e2:	2b00      	cmp	r3, #0
 80331e4:	d101      	bne.n	80331ea <HAL_I2S_Transmit_DMA+0x1e>
  {
    return  HAL_ERROR;
 80331e6:	2301      	movs	r3, #1
 80331e8:	e08e      	b.n	8033308 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 80331ea:	68fb      	ldr	r3, [r7, #12]
 80331ec:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80331f0:	b2db      	uxtb	r3, r3
 80331f2:	2b01      	cmp	r3, #1
 80331f4:	d101      	bne.n	80331fa <HAL_I2S_Transmit_DMA+0x2e>
 80331f6:	2302      	movs	r3, #2
 80331f8:	e086      	b.n	8033308 <HAL_I2S_Transmit_DMA+0x13c>
 80331fa:	68fb      	ldr	r3, [r7, #12]
 80331fc:	2201      	movs	r2, #1
 80331fe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if (hi2s->State != HAL_I2S_STATE_READY)
 8033202:	68fb      	ldr	r3, [r7, #12]
 8033204:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8033208:	b2db      	uxtb	r3, r3
 803320a:	2b01      	cmp	r3, #1
 803320c:	d005      	beq.n	803321a <HAL_I2S_Transmit_DMA+0x4e>
  {
    __HAL_UNLOCK(hi2s);
 803320e:	68fb      	ldr	r3, [r7, #12]
 8033210:	2200      	movs	r2, #0
 8033212:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_BUSY;
 8033216:	2302      	movs	r3, #2
 8033218:	e076      	b.n	8033308 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 803321a:	68fb      	ldr	r3, [r7, #12]
 803321c:	2203      	movs	r2, #3
 803321e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8033222:	68fb      	ldr	r3, [r7, #12]
 8033224:	2200      	movs	r2, #0
 8033226:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->pTxBuffPtr = pData;
 8033228:	68fb      	ldr	r3, [r7, #12]
 803322a:	68ba      	ldr	r2, [r7, #8]
 803322c:	625a      	str	r2, [r3, #36]	; 0x24

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 803322e:	68fb      	ldr	r3, [r7, #12]
 8033230:	681b      	ldr	r3, [r3, #0]
 8033232:	69db      	ldr	r3, [r3, #28]
 8033234:	f003 0307 	and.w	r3, r3, #7
 8033238:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 803323a:	697b      	ldr	r3, [r7, #20]
 803323c:	2b03      	cmp	r3, #3
 803323e:	d002      	beq.n	8033246 <HAL_I2S_Transmit_DMA+0x7a>
 8033240:	697b      	ldr	r3, [r7, #20]
 8033242:	2b05      	cmp	r3, #5
 8033244:	d10a      	bne.n	803325c <HAL_I2S_Transmit_DMA+0x90>
  {
    hi2s->TxXferSize = (Size << 1U);
 8033246:	88fb      	ldrh	r3, [r7, #6]
 8033248:	005b      	lsls	r3, r3, #1
 803324a:	b29a      	uxth	r2, r3
 803324c:	68fb      	ldr	r3, [r7, #12]
 803324e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2s->TxXferCount = (Size << 1U);
 8033250:	88fb      	ldrh	r3, [r7, #6]
 8033252:	005b      	lsls	r3, r3, #1
 8033254:	b29a      	uxth	r2, r3
 8033256:	68fb      	ldr	r3, [r7, #12]
 8033258:	855a      	strh	r2, [r3, #42]	; 0x2a
 803325a:	e005      	b.n	8033268 <HAL_I2S_Transmit_DMA+0x9c>
  }
  else
  {
    hi2s->TxXferSize = Size;
 803325c:	68fb      	ldr	r3, [r7, #12]
 803325e:	88fa      	ldrh	r2, [r7, #6]
 8033260:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2s->TxXferCount = Size;
 8033262:	68fb      	ldr	r3, [r7, #12]
 8033264:	88fa      	ldrh	r2, [r7, #6]
 8033266:	855a      	strh	r2, [r3, #42]	; 0x2a
  }

  /* Set the I2S Tx DMA Half transfer complete callback */
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 8033268:	68fb      	ldr	r3, [r7, #12]
 803326a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 803326c:	4a28      	ldr	r2, [pc, #160]	; (8033310 <HAL_I2S_Transmit_DMA+0x144>)
 803326e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the I2S Tx DMA transfer complete callback */
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 8033270:	68fb      	ldr	r3, [r7, #12]
 8033272:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8033274:	4a27      	ldr	r2, [pc, #156]	; (8033314 <HAL_I2S_Transmit_DMA+0x148>)
 8033276:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 8033278:	68fb      	ldr	r3, [r7, #12]
 803327a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 803327c:	4a26      	ldr	r2, [pc, #152]	; (8033318 <HAL_I2S_Transmit_DMA+0x14c>)
 803327e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8033280:	68fb      	ldr	r3, [r7, #12]
 8033282:	6b98      	ldr	r0, [r3, #56]	; 0x38
                                 (uint32_t)hi2s->pTxBuffPtr,
 8033284:	68fb      	ldr	r3, [r7, #12]
 8033286:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8033288:	4619      	mov	r1, r3
                                 (uint32_t)&hi2s->Instance->DR,
 803328a:	68fb      	ldr	r3, [r7, #12]
 803328c:	681b      	ldr	r3, [r3, #0]
 803328e:	330c      	adds	r3, #12
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8033290:	461a      	mov	r2, r3
                                 hi2s->TxXferSize))
 8033292:	68fb      	ldr	r3, [r7, #12]
 8033294:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8033296:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8033298:	f7fc f976 	bl	802f588 <HAL_DMA_Start_IT>
 803329c:	4603      	mov	r3, r0
 803329e:	2b00      	cmp	r3, #0
 80332a0:	d00f      	beq.n	80332c2 <HAL_I2S_Transmit_DMA+0xf6>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80332a2:	68fb      	ldr	r3, [r7, #12]
 80332a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80332a6:	f043 0208 	orr.w	r2, r3, #8
 80332aa:	68fb      	ldr	r3, [r7, #12]
 80332ac:	645a      	str	r2, [r3, #68]	; 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 80332ae:	68fb      	ldr	r3, [r7, #12]
 80332b0:	2201      	movs	r2, #1
 80332b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    __HAL_UNLOCK(hi2s);
 80332b6:	68fb      	ldr	r3, [r7, #12]
 80332b8:	2200      	movs	r2, #0
 80332ba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_ERROR;
 80332be:	2301      	movs	r3, #1
 80332c0:	e022      	b.n	8033308 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 80332c2:	68fb      	ldr	r3, [r7, #12]
 80332c4:	681b      	ldr	r3, [r3, #0]
 80332c6:	69db      	ldr	r3, [r3, #28]
 80332c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80332cc:	2b00      	cmp	r3, #0
 80332ce:	d107      	bne.n	80332e0 <HAL_I2S_Transmit_DMA+0x114>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 80332d0:	68fb      	ldr	r3, [r7, #12]
 80332d2:	681b      	ldr	r3, [r3, #0]
 80332d4:	69da      	ldr	r2, [r3, #28]
 80332d6:	68fb      	ldr	r3, [r7, #12]
 80332d8:	681b      	ldr	r3, [r3, #0]
 80332da:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80332de:	61da      	str	r2, [r3, #28]
  }

  /* Check if the I2S Tx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 80332e0:	68fb      	ldr	r3, [r7, #12]
 80332e2:	681b      	ldr	r3, [r3, #0]
 80332e4:	685b      	ldr	r3, [r3, #4]
 80332e6:	f003 0302 	and.w	r3, r3, #2
 80332ea:	2b00      	cmp	r3, #0
 80332ec:	d107      	bne.n	80332fe <HAL_I2S_Transmit_DMA+0x132>
  {
    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 80332ee:	68fb      	ldr	r3, [r7, #12]
 80332f0:	681b      	ldr	r3, [r3, #0]
 80332f2:	685a      	ldr	r2, [r3, #4]
 80332f4:	68fb      	ldr	r3, [r7, #12]
 80332f6:	681b      	ldr	r3, [r3, #0]
 80332f8:	f042 0202 	orr.w	r2, r2, #2
 80332fc:	605a      	str	r2, [r3, #4]
  }

  __HAL_UNLOCK(hi2s);
 80332fe:	68fb      	ldr	r3, [r7, #12]
 8033300:	2200      	movs	r2, #0
 8033302:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  return HAL_OK;
 8033306:	2300      	movs	r3, #0
}
 8033308:	4618      	mov	r0, r3
 803330a:	3718      	adds	r7, #24
 803330c:	46bd      	mov	sp, r7
 803330e:	bd80      	pop	{r7, pc}
 8033310:	080333bb 	.word	0x080333bb
 8033314:	08033379 	.word	0x08033379
 8033318:	080333d7 	.word	0x080333d7

0803331c <HAL_I2S_IRQHandler>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
void HAL_I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 803331c:	b580      	push	{r7, lr}
 803331e:	b082      	sub	sp, #8
 8033320:	af00      	add	r7, sp, #0
 8033322:	6078      	str	r0, [r7, #4]
  /* Call the IrqHandler ISR set during HAL_I2S_INIT */
  hi2s->IrqHandlerISR(hi2s);
 8033324:	687b      	ldr	r3, [r7, #4]
 8033326:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8033328:	6878      	ldr	r0, [r7, #4]
 803332a:	4798      	blx	r3
}
 803332c:	bf00      	nop
 803332e:	3708      	adds	r7, #8
 8033330:	46bd      	mov	sp, r7
 8033332:	bd80      	pop	{r7, pc}

08033334 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8033334:	b480      	push	{r7}
 8033336:	b083      	sub	sp, #12
 8033338:	af00      	add	r7, sp, #0
 803333a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 803333c:	bf00      	nop
 803333e:	370c      	adds	r7, #12
 8033340:	46bd      	mov	sp, r7
 8033342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8033346:	4770      	bx	lr

08033348 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8033348:	b480      	push	{r7}
 803334a:	b083      	sub	sp, #12
 803334c:	af00      	add	r7, sp, #0
 803334e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8033350:	bf00      	nop
 8033352:	370c      	adds	r7, #12
 8033354:	46bd      	mov	sp, r7
 8033356:	f85d 7b04 	ldr.w	r7, [sp], #4
 803335a:	4770      	bx	lr

0803335c <HAL_I2S_GetState>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL state
  */
HAL_I2S_StateTypeDef HAL_I2S_GetState(I2S_HandleTypeDef *hi2s)
{
 803335c:	b480      	push	{r7}
 803335e:	b083      	sub	sp, #12
 8033360:	af00      	add	r7, sp, #0
 8033362:	6078      	str	r0, [r7, #4]
  return hi2s->State;
 8033364:	687b      	ldr	r3, [r7, #4]
 8033366:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 803336a:	b2db      	uxtb	r3, r3
}
 803336c:	4618      	mov	r0, r3
 803336e:	370c      	adds	r7, #12
 8033370:	46bd      	mov	sp, r7
 8033372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8033376:	4770      	bx	lr

08033378 <I2S_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 8033378:	b580      	push	{r7, lr}
 803337a:	b084      	sub	sp, #16
 803337c:	af00      	add	r7, sp, #0
 803337e:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8033380:	687b      	ldr	r3, [r7, #4]
 8033382:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8033384:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 8033386:	687b      	ldr	r3, [r7, #4]
 8033388:	69db      	ldr	r3, [r3, #28]
 803338a:	2b00      	cmp	r3, #0
 803338c:	d10e      	bne.n	80333ac <I2S_DMATxCplt+0x34>
  {
    /* Disable Tx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 803338e:	68fb      	ldr	r3, [r7, #12]
 8033390:	681b      	ldr	r3, [r3, #0]
 8033392:	685a      	ldr	r2, [r3, #4]
 8033394:	68fb      	ldr	r3, [r7, #12]
 8033396:	681b      	ldr	r3, [r3, #0]
 8033398:	f022 0202 	bic.w	r2, r2, #2
 803339c:	605a      	str	r2, [r3, #4]

    hi2s->TxXferCount = 0U;
 803339e:	68fb      	ldr	r3, [r7, #12]
 80333a0:	2200      	movs	r2, #0
 80333a2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2s->State = HAL_I2S_STATE_READY;
 80333a4:	68fb      	ldr	r3, [r7, #12]
 80333a6:	2201      	movs	r2, #1
 80333a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }
  /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxCpltCallback(hi2s);
#else
  HAL_I2S_TxCpltCallback(hi2s);
 80333ac:	68f8      	ldr	r0, [r7, #12]
 80333ae:	f7f3 fc05 	bl	8026bbc <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80333b2:	bf00      	nop
 80333b4:	3710      	adds	r7, #16
 80333b6:	46bd      	mov	sp, r7
 80333b8:	bd80      	pop	{r7, pc}

080333ba <I2S_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80333ba:	b580      	push	{r7, lr}
 80333bc:	b084      	sub	sp, #16
 80333be:	af00      	add	r7, sp, #0
 80333c0:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80333c2:	687b      	ldr	r3, [r7, #4]
 80333c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80333c6:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxHalfCpltCallback(hi2s);
#else
  HAL_I2S_TxHalfCpltCallback(hi2s);
 80333c8:	68f8      	ldr	r0, [r7, #12]
 80333ca:	f7f3 fc09 	bl	8026be0 <HAL_I2S_TxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80333ce:	bf00      	nop
 80333d0:	3710      	adds	r7, #16
 80333d2:	46bd      	mov	sp, r7
 80333d4:	bd80      	pop	{r7, pc}

080333d6 <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 80333d6:	b580      	push	{r7, lr}
 80333d8:	b084      	sub	sp, #16
 80333da:	af00      	add	r7, sp, #0
 80333dc:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80333de:	687b      	ldr	r3, [r7, #4]
 80333e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80333e2:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 80333e4:	68fb      	ldr	r3, [r7, #12]
 80333e6:	681b      	ldr	r3, [r3, #0]
 80333e8:	685a      	ldr	r2, [r3, #4]
 80333ea:	68fb      	ldr	r3, [r7, #12]
 80333ec:	681b      	ldr	r3, [r3, #0]
 80333ee:	f022 0203 	bic.w	r2, r2, #3
 80333f2:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 80333f4:	68fb      	ldr	r3, [r7, #12]
 80333f6:	2200      	movs	r2, #0
 80333f8:	855a      	strh	r2, [r3, #42]	; 0x2a
  hi2s->RxXferCount = 0U;
 80333fa:	68fb      	ldr	r3, [r7, #12]
 80333fc:	2200      	movs	r2, #0
 80333fe:	865a      	strh	r2, [r3, #50]	; 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 8033400:	68fb      	ldr	r3, [r7, #12]
 8033402:	2201      	movs	r2, #1
 8033404:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8033408:	68fb      	ldr	r3, [r7, #12]
 803340a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 803340c:	f043 0208 	orr.w	r2, r3, #8
 8033410:	68fb      	ldr	r3, [r7, #12]
 8033412:	645a      	str	r2, [r3, #68]	; 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 8033414:	68f8      	ldr	r0, [r7, #12]
 8033416:	f7ff ff97 	bl	8033348 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 803341a:	bf00      	nop
 803341c:	3710      	adds	r7, #16
 803341e:	46bd      	mov	sp, r7
 8033420:	bd80      	pop	{r7, pc}

08033422 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8033422:	b580      	push	{r7, lr}
 8033424:	b082      	sub	sp, #8
 8033426:	af00      	add	r7, sp, #0
 8033428:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 803342a:	687b      	ldr	r3, [r7, #4]
 803342c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 803342e:	881a      	ldrh	r2, [r3, #0]
 8033430:	687b      	ldr	r3, [r7, #4]
 8033432:	681b      	ldr	r3, [r3, #0]
 8033434:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8033436:	687b      	ldr	r3, [r7, #4]
 8033438:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 803343a:	1c9a      	adds	r2, r3, #2
 803343c:	687b      	ldr	r3, [r7, #4]
 803343e:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 8033440:	687b      	ldr	r3, [r7, #4]
 8033442:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8033444:	b29b      	uxth	r3, r3
 8033446:	3b01      	subs	r3, #1
 8033448:	b29a      	uxth	r2, r3
 803344a:	687b      	ldr	r3, [r7, #4]
 803344c:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 803344e:	687b      	ldr	r3, [r7, #4]
 8033450:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8033452:	b29b      	uxth	r3, r3
 8033454:	2b00      	cmp	r3, #0
 8033456:	d10e      	bne.n	8033476 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8033458:	687b      	ldr	r3, [r7, #4]
 803345a:	681b      	ldr	r3, [r3, #0]
 803345c:	685a      	ldr	r2, [r3, #4]
 803345e:	687b      	ldr	r3, [r7, #4]
 8033460:	681b      	ldr	r3, [r3, #0]
 8033462:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8033466:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8033468:	687b      	ldr	r3, [r7, #4]
 803346a:	2201      	movs	r2, #1
 803346c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8033470:	6878      	ldr	r0, [r7, #4]
 8033472:	f7f3 fba3 	bl	8026bbc <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8033476:	bf00      	nop
 8033478:	3708      	adds	r7, #8
 803347a:	46bd      	mov	sp, r7
 803347c:	bd80      	pop	{r7, pc}

0803347e <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 803347e:	b580      	push	{r7, lr}
 8033480:	b082      	sub	sp, #8
 8033482:	af00      	add	r7, sp, #0
 8033484:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8033486:	687b      	ldr	r3, [r7, #4]
 8033488:	681b      	ldr	r3, [r3, #0]
 803348a:	68da      	ldr	r2, [r3, #12]
 803348c:	687b      	ldr	r3, [r7, #4]
 803348e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8033490:	b292      	uxth	r2, r2
 8033492:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8033494:	687b      	ldr	r3, [r7, #4]
 8033496:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8033498:	1c9a      	adds	r2, r3, #2
 803349a:	687b      	ldr	r3, [r7, #4]
 803349c:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 803349e:	687b      	ldr	r3, [r7, #4]
 80334a0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80334a2:	b29b      	uxth	r3, r3
 80334a4:	3b01      	subs	r3, #1
 80334a6:	b29a      	uxth	r2, r3
 80334a8:	687b      	ldr	r3, [r7, #4]
 80334aa:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80334ac:	687b      	ldr	r3, [r7, #4]
 80334ae:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80334b0:	b29b      	uxth	r3, r3
 80334b2:	2b00      	cmp	r3, #0
 80334b4:	d10e      	bne.n	80334d4 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80334b6:	687b      	ldr	r3, [r7, #4]
 80334b8:	681b      	ldr	r3, [r3, #0]
 80334ba:	685a      	ldr	r2, [r3, #4]
 80334bc:	687b      	ldr	r3, [r7, #4]
 80334be:	681b      	ldr	r3, [r3, #0]
 80334c0:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80334c4:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80334c6:	687b      	ldr	r3, [r7, #4]
 80334c8:	2201      	movs	r2, #1
 80334ca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 80334ce:	6878      	ldr	r0, [r7, #4]
 80334d0:	f7ff ff30 	bl	8033334 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80334d4:	bf00      	nop
 80334d6:	3708      	adds	r7, #8
 80334d8:	46bd      	mov	sp, r7
 80334da:	bd80      	pop	{r7, pc}

080334dc <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80334dc:	b580      	push	{r7, lr}
 80334de:	b086      	sub	sp, #24
 80334e0:	af00      	add	r7, sp, #0
 80334e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 80334e4:	687b      	ldr	r3, [r7, #4]
 80334e6:	681b      	ldr	r3, [r3, #0]
 80334e8:	689b      	ldr	r3, [r3, #8]
 80334ea:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 80334ec:	687b      	ldr	r3, [r7, #4]
 80334ee:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80334f2:	b2db      	uxtb	r3, r3
 80334f4:	2b04      	cmp	r3, #4
 80334f6:	d13a      	bne.n	803356e <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 80334f8:	697b      	ldr	r3, [r7, #20]
 80334fa:	f003 0301 	and.w	r3, r3, #1
 80334fe:	2b01      	cmp	r3, #1
 8033500:	d109      	bne.n	8033516 <I2S_IRQHandler+0x3a>
 8033502:	687b      	ldr	r3, [r7, #4]
 8033504:	681b      	ldr	r3, [r3, #0]
 8033506:	685b      	ldr	r3, [r3, #4]
 8033508:	f003 0340 	and.w	r3, r3, #64	; 0x40
 803350c:	2b40      	cmp	r3, #64	; 0x40
 803350e:	d102      	bne.n	8033516 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8033510:	6878      	ldr	r0, [r7, #4]
 8033512:	f7ff ffb4 	bl	803347e <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8033516:	697b      	ldr	r3, [r7, #20]
 8033518:	f003 0340 	and.w	r3, r3, #64	; 0x40
 803351c:	2b40      	cmp	r3, #64	; 0x40
 803351e:	d126      	bne.n	803356e <I2S_IRQHandler+0x92>
 8033520:	687b      	ldr	r3, [r7, #4]
 8033522:	681b      	ldr	r3, [r3, #0]
 8033524:	685b      	ldr	r3, [r3, #4]
 8033526:	f003 0320 	and.w	r3, r3, #32
 803352a:	2b20      	cmp	r3, #32
 803352c:	d11f      	bne.n	803356e <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 803352e:	687b      	ldr	r3, [r7, #4]
 8033530:	681b      	ldr	r3, [r3, #0]
 8033532:	685a      	ldr	r2, [r3, #4]
 8033534:	687b      	ldr	r3, [r7, #4]
 8033536:	681b      	ldr	r3, [r3, #0]
 8033538:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 803353c:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 803353e:	2300      	movs	r3, #0
 8033540:	613b      	str	r3, [r7, #16]
 8033542:	687b      	ldr	r3, [r7, #4]
 8033544:	681b      	ldr	r3, [r3, #0]
 8033546:	68db      	ldr	r3, [r3, #12]
 8033548:	613b      	str	r3, [r7, #16]
 803354a:	687b      	ldr	r3, [r7, #4]
 803354c:	681b      	ldr	r3, [r3, #0]
 803354e:	689b      	ldr	r3, [r3, #8]
 8033550:	613b      	str	r3, [r7, #16]
 8033552:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8033554:	687b      	ldr	r3, [r7, #4]
 8033556:	2201      	movs	r2, #1
 8033558:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 803355c:	687b      	ldr	r3, [r7, #4]
 803355e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8033560:	f043 0202 	orr.w	r2, r3, #2
 8033564:	687b      	ldr	r3, [r7, #4]
 8033566:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8033568:	6878      	ldr	r0, [r7, #4]
 803356a:	f7ff feed 	bl	8033348 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 803356e:	687b      	ldr	r3, [r7, #4]
 8033570:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8033574:	b2db      	uxtb	r3, r3
 8033576:	2b03      	cmp	r3, #3
 8033578:	d136      	bne.n	80335e8 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 803357a:	697b      	ldr	r3, [r7, #20]
 803357c:	f003 0302 	and.w	r3, r3, #2
 8033580:	2b02      	cmp	r3, #2
 8033582:	d109      	bne.n	8033598 <I2S_IRQHandler+0xbc>
 8033584:	687b      	ldr	r3, [r7, #4]
 8033586:	681b      	ldr	r3, [r3, #0]
 8033588:	685b      	ldr	r3, [r3, #4]
 803358a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 803358e:	2b80      	cmp	r3, #128	; 0x80
 8033590:	d102      	bne.n	8033598 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8033592:	6878      	ldr	r0, [r7, #4]
 8033594:	f7ff ff45 	bl	8033422 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8033598:	697b      	ldr	r3, [r7, #20]
 803359a:	f003 0308 	and.w	r3, r3, #8
 803359e:	2b08      	cmp	r3, #8
 80335a0:	d122      	bne.n	80335e8 <I2S_IRQHandler+0x10c>
 80335a2:	687b      	ldr	r3, [r7, #4]
 80335a4:	681b      	ldr	r3, [r3, #0]
 80335a6:	685b      	ldr	r3, [r3, #4]
 80335a8:	f003 0320 	and.w	r3, r3, #32
 80335ac:	2b20      	cmp	r3, #32
 80335ae:	d11b      	bne.n	80335e8 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80335b0:	687b      	ldr	r3, [r7, #4]
 80335b2:	681b      	ldr	r3, [r3, #0]
 80335b4:	685a      	ldr	r2, [r3, #4]
 80335b6:	687b      	ldr	r3, [r7, #4]
 80335b8:	681b      	ldr	r3, [r3, #0]
 80335ba:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80335be:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80335c0:	2300      	movs	r3, #0
 80335c2:	60fb      	str	r3, [r7, #12]
 80335c4:	687b      	ldr	r3, [r7, #4]
 80335c6:	681b      	ldr	r3, [r3, #0]
 80335c8:	689b      	ldr	r3, [r3, #8]
 80335ca:	60fb      	str	r3, [r7, #12]
 80335cc:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80335ce:	687b      	ldr	r3, [r7, #4]
 80335d0:	2201      	movs	r2, #1
 80335d2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80335d6:	687b      	ldr	r3, [r7, #4]
 80335d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80335da:	f043 0204 	orr.w	r2, r3, #4
 80335de:	687b      	ldr	r3, [r7, #4]
 80335e0:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80335e2:	6878      	ldr	r0, [r7, #4]
 80335e4:	f7ff feb0 	bl	8033348 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80335e8:	bf00      	nop
 80335ea:	3718      	adds	r7, #24
 80335ec:	46bd      	mov	sp, r7
 80335ee:	bd80      	pop	{r7, pc}

080335f0 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80335f0:	b580      	push	{r7, lr}
 80335f2:	b088      	sub	sp, #32
 80335f4:	af00      	add	r7, sp, #0
 80335f6:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 80335f8:	687b      	ldr	r3, [r7, #4]
 80335fa:	681b      	ldr	r3, [r3, #0]
 80335fc:	689b      	ldr	r3, [r3, #8]
 80335fe:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8033600:	687b      	ldr	r3, [r7, #4]
 8033602:	681b      	ldr	r3, [r3, #0]
 8033604:	4aa2      	ldr	r2, [pc, #648]	; (8033890 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8033606:	4293      	cmp	r3, r2
 8033608:	d101      	bne.n	803360e <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 803360a:	4ba2      	ldr	r3, [pc, #648]	; (8033894 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 803360c:	e001      	b.n	8033612 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 803360e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8033612:	689b      	ldr	r3, [r3, #8]
 8033614:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8033616:	687b      	ldr	r3, [r7, #4]
 8033618:	681b      	ldr	r3, [r3, #0]
 803361a:	685b      	ldr	r3, [r3, #4]
 803361c:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 803361e:	687b      	ldr	r3, [r7, #4]
 8033620:	681b      	ldr	r3, [r3, #0]
 8033622:	4a9b      	ldr	r2, [pc, #620]	; (8033890 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8033624:	4293      	cmp	r3, r2
 8033626:	d101      	bne.n	803362c <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8033628:	4b9a      	ldr	r3, [pc, #616]	; (8033894 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 803362a:	e001      	b.n	8033630 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 803362c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8033630:	685b      	ldr	r3, [r3, #4]
 8033632:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8033634:	687b      	ldr	r3, [r7, #4]
 8033636:	685b      	ldr	r3, [r3, #4]
 8033638:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 803363c:	d004      	beq.n	8033648 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 803363e:	687b      	ldr	r3, [r7, #4]
 8033640:	685b      	ldr	r3, [r3, #4]
 8033642:	2b00      	cmp	r3, #0
 8033644:	f040 8099 	bne.w	803377a <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8033648:	69fb      	ldr	r3, [r7, #28]
 803364a:	f003 0302 	and.w	r3, r3, #2
 803364e:	2b02      	cmp	r3, #2
 8033650:	d107      	bne.n	8033662 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8033652:	697b      	ldr	r3, [r7, #20]
 8033654:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8033658:	2b00      	cmp	r3, #0
 803365a:	d002      	beq.n	8033662 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 803365c:	6878      	ldr	r0, [r7, #4]
 803365e:	f000 f925 	bl	80338ac <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8033662:	69bb      	ldr	r3, [r7, #24]
 8033664:	f003 0301 	and.w	r3, r3, #1
 8033668:	2b01      	cmp	r3, #1
 803366a:	d107      	bne.n	803367c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 803366c:	693b      	ldr	r3, [r7, #16]
 803366e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8033672:	2b00      	cmp	r3, #0
 8033674:	d002      	beq.n	803367c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8033676:	6878      	ldr	r0, [r7, #4]
 8033678:	f000 f9c8 	bl	8033a0c <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 803367c:	69bb      	ldr	r3, [r7, #24]
 803367e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8033682:	2b40      	cmp	r3, #64	; 0x40
 8033684:	d13a      	bne.n	80336fc <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8033686:	693b      	ldr	r3, [r7, #16]
 8033688:	f003 0320 	and.w	r3, r3, #32
 803368c:	2b00      	cmp	r3, #0
 803368e:	d035      	beq.n	80336fc <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8033690:	687b      	ldr	r3, [r7, #4]
 8033692:	681b      	ldr	r3, [r3, #0]
 8033694:	4a7e      	ldr	r2, [pc, #504]	; (8033890 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8033696:	4293      	cmp	r3, r2
 8033698:	d101      	bne.n	803369e <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 803369a:	4b7e      	ldr	r3, [pc, #504]	; (8033894 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 803369c:	e001      	b.n	80336a2 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 803369e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80336a2:	685a      	ldr	r2, [r3, #4]
 80336a4:	687b      	ldr	r3, [r7, #4]
 80336a6:	681b      	ldr	r3, [r3, #0]
 80336a8:	4979      	ldr	r1, [pc, #484]	; (8033890 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80336aa:	428b      	cmp	r3, r1
 80336ac:	d101      	bne.n	80336b2 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 80336ae:	4b79      	ldr	r3, [pc, #484]	; (8033894 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80336b0:	e001      	b.n	80336b6 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 80336b2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80336b6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80336ba:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80336bc:	687b      	ldr	r3, [r7, #4]
 80336be:	681b      	ldr	r3, [r3, #0]
 80336c0:	685a      	ldr	r2, [r3, #4]
 80336c2:	687b      	ldr	r3, [r7, #4]
 80336c4:	681b      	ldr	r3, [r3, #0]
 80336c6:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80336ca:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80336cc:	2300      	movs	r3, #0
 80336ce:	60fb      	str	r3, [r7, #12]
 80336d0:	687b      	ldr	r3, [r7, #4]
 80336d2:	681b      	ldr	r3, [r3, #0]
 80336d4:	68db      	ldr	r3, [r3, #12]
 80336d6:	60fb      	str	r3, [r7, #12]
 80336d8:	687b      	ldr	r3, [r7, #4]
 80336da:	681b      	ldr	r3, [r3, #0]
 80336dc:	689b      	ldr	r3, [r3, #8]
 80336de:	60fb      	str	r3, [r7, #12]
 80336e0:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80336e2:	687b      	ldr	r3, [r7, #4]
 80336e4:	2201      	movs	r2, #1
 80336e6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80336ea:	687b      	ldr	r3, [r7, #4]
 80336ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80336ee:	f043 0202 	orr.w	r2, r3, #2
 80336f2:	687b      	ldr	r3, [r7, #4]
 80336f4:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80336f6:	6878      	ldr	r0, [r7, #4]
 80336f8:	f7ff fe26 	bl	8033348 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80336fc:	69fb      	ldr	r3, [r7, #28]
 80336fe:	f003 0308 	and.w	r3, r3, #8
 8033702:	2b08      	cmp	r3, #8
 8033704:	f040 80be 	bne.w	8033884 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
 8033708:	697b      	ldr	r3, [r7, #20]
 803370a:	f003 0320 	and.w	r3, r3, #32
 803370e:	2b00      	cmp	r3, #0
 8033710:	f000 80b8 	beq.w	8033884 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8033714:	687b      	ldr	r3, [r7, #4]
 8033716:	681b      	ldr	r3, [r3, #0]
 8033718:	685a      	ldr	r2, [r3, #4]
 803371a:	687b      	ldr	r3, [r7, #4]
 803371c:	681b      	ldr	r3, [r3, #0]
 803371e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8033722:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8033724:	687b      	ldr	r3, [r7, #4]
 8033726:	681b      	ldr	r3, [r3, #0]
 8033728:	4a59      	ldr	r2, [pc, #356]	; (8033890 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 803372a:	4293      	cmp	r3, r2
 803372c:	d101      	bne.n	8033732 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 803372e:	4b59      	ldr	r3, [pc, #356]	; (8033894 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8033730:	e001      	b.n	8033736 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8033732:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8033736:	685a      	ldr	r2, [r3, #4]
 8033738:	687b      	ldr	r3, [r7, #4]
 803373a:	681b      	ldr	r3, [r3, #0]
 803373c:	4954      	ldr	r1, [pc, #336]	; (8033890 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 803373e:	428b      	cmp	r3, r1
 8033740:	d101      	bne.n	8033746 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8033742:	4b54      	ldr	r3, [pc, #336]	; (8033894 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8033744:	e001      	b.n	803374a <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8033746:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 803374a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 803374e:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8033750:	2300      	movs	r3, #0
 8033752:	60bb      	str	r3, [r7, #8]
 8033754:	687b      	ldr	r3, [r7, #4]
 8033756:	681b      	ldr	r3, [r3, #0]
 8033758:	689b      	ldr	r3, [r3, #8]
 803375a:	60bb      	str	r3, [r7, #8]
 803375c:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 803375e:	687b      	ldr	r3, [r7, #4]
 8033760:	2201      	movs	r2, #1
 8033762:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8033766:	687b      	ldr	r3, [r7, #4]
 8033768:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 803376a:	f043 0204 	orr.w	r2, r3, #4
 803376e:	687b      	ldr	r3, [r7, #4]
 8033770:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8033772:	6878      	ldr	r0, [r7, #4]
 8033774:	f7ff fde8 	bl	8033348 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8033778:	e084      	b.n	8033884 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 803377a:	69bb      	ldr	r3, [r7, #24]
 803377c:	f003 0302 	and.w	r3, r3, #2
 8033780:	2b02      	cmp	r3, #2
 8033782:	d107      	bne.n	8033794 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8033784:	693b      	ldr	r3, [r7, #16]
 8033786:	f003 0380 	and.w	r3, r3, #128	; 0x80
 803378a:	2b00      	cmp	r3, #0
 803378c:	d002      	beq.n	8033794 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 803378e:	6878      	ldr	r0, [r7, #4]
 8033790:	f000 f8be 	bl	8033910 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8033794:	69fb      	ldr	r3, [r7, #28]
 8033796:	f003 0301 	and.w	r3, r3, #1
 803379a:	2b01      	cmp	r3, #1
 803379c:	d107      	bne.n	80337ae <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 803379e:	697b      	ldr	r3, [r7, #20]
 80337a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80337a4:	2b00      	cmp	r3, #0
 80337a6:	d002      	beq.n	80337ae <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 80337a8:	6878      	ldr	r0, [r7, #4]
 80337aa:	f000 f8fd 	bl	80339a8 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80337ae:	69fb      	ldr	r3, [r7, #28]
 80337b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80337b4:	2b40      	cmp	r3, #64	; 0x40
 80337b6:	d12f      	bne.n	8033818 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 80337b8:	697b      	ldr	r3, [r7, #20]
 80337ba:	f003 0320 	and.w	r3, r3, #32
 80337be:	2b00      	cmp	r3, #0
 80337c0:	d02a      	beq.n	8033818 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80337c2:	687b      	ldr	r3, [r7, #4]
 80337c4:	681b      	ldr	r3, [r3, #0]
 80337c6:	685a      	ldr	r2, [r3, #4]
 80337c8:	687b      	ldr	r3, [r7, #4]
 80337ca:	681b      	ldr	r3, [r3, #0]
 80337cc:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80337d0:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80337d2:	687b      	ldr	r3, [r7, #4]
 80337d4:	681b      	ldr	r3, [r3, #0]
 80337d6:	4a2e      	ldr	r2, [pc, #184]	; (8033890 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80337d8:	4293      	cmp	r3, r2
 80337da:	d101      	bne.n	80337e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 80337dc:	4b2d      	ldr	r3, [pc, #180]	; (8033894 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80337de:	e001      	b.n	80337e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 80337e0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80337e4:	685a      	ldr	r2, [r3, #4]
 80337e6:	687b      	ldr	r3, [r7, #4]
 80337e8:	681b      	ldr	r3, [r3, #0]
 80337ea:	4929      	ldr	r1, [pc, #164]	; (8033890 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80337ec:	428b      	cmp	r3, r1
 80337ee:	d101      	bne.n	80337f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 80337f0:	4b28      	ldr	r3, [pc, #160]	; (8033894 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80337f2:	e001      	b.n	80337f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 80337f4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80337f8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80337fc:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80337fe:	687b      	ldr	r3, [r7, #4]
 8033800:	2201      	movs	r2, #1
 8033802:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8033806:	687b      	ldr	r3, [r7, #4]
 8033808:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 803380a:	f043 0202 	orr.w	r2, r3, #2
 803380e:	687b      	ldr	r3, [r7, #4]
 8033810:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8033812:	6878      	ldr	r0, [r7, #4]
 8033814:	f7ff fd98 	bl	8033348 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8033818:	69bb      	ldr	r3, [r7, #24]
 803381a:	f003 0308 	and.w	r3, r3, #8
 803381e:	2b08      	cmp	r3, #8
 8033820:	d131      	bne.n	8033886 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
 8033822:	693b      	ldr	r3, [r7, #16]
 8033824:	f003 0320 	and.w	r3, r3, #32
 8033828:	2b00      	cmp	r3, #0
 803382a:	d02c      	beq.n	8033886 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 803382c:	687b      	ldr	r3, [r7, #4]
 803382e:	681b      	ldr	r3, [r3, #0]
 8033830:	4a17      	ldr	r2, [pc, #92]	; (8033890 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8033832:	4293      	cmp	r3, r2
 8033834:	d101      	bne.n	803383a <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8033836:	4b17      	ldr	r3, [pc, #92]	; (8033894 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8033838:	e001      	b.n	803383e <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 803383a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 803383e:	685a      	ldr	r2, [r3, #4]
 8033840:	687b      	ldr	r3, [r7, #4]
 8033842:	681b      	ldr	r3, [r3, #0]
 8033844:	4912      	ldr	r1, [pc, #72]	; (8033890 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8033846:	428b      	cmp	r3, r1
 8033848:	d101      	bne.n	803384e <HAL_I2SEx_FullDuplex_IRQHandler+0x25e>
 803384a:	4b12      	ldr	r3, [pc, #72]	; (8033894 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 803384c:	e001      	b.n	8033852 <HAL_I2SEx_FullDuplex_IRQHandler+0x262>
 803384e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8033852:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8033856:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8033858:	687b      	ldr	r3, [r7, #4]
 803385a:	681b      	ldr	r3, [r3, #0]
 803385c:	685a      	ldr	r2, [r3, #4]
 803385e:	687b      	ldr	r3, [r7, #4]
 8033860:	681b      	ldr	r3, [r3, #0]
 8033862:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8033866:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8033868:	687b      	ldr	r3, [r7, #4]
 803386a:	2201      	movs	r2, #1
 803386c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8033870:	687b      	ldr	r3, [r7, #4]
 8033872:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8033874:	f043 0204 	orr.w	r2, r3, #4
 8033878:	687b      	ldr	r3, [r7, #4]
 803387a:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 803387c:	6878      	ldr	r0, [r7, #4]
 803387e:	f7ff fd63 	bl	8033348 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8033882:	e000      	b.n	8033886 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8033884:	bf00      	nop
}
 8033886:	bf00      	nop
 8033888:	3720      	adds	r7, #32
 803388a:	46bd      	mov	sp, r7
 803388c:	bd80      	pop	{r7, pc}
 803388e:	bf00      	nop
 8033890:	40003800 	.word	0x40003800
 8033894:	40003400 	.word	0x40003400

08033898 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8033898:	b480      	push	{r7}
 803389a:	b083      	sub	sp, #12
 803389c:	af00      	add	r7, sp, #0
 803389e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 80338a0:	bf00      	nop
 80338a2:	370c      	adds	r7, #12
 80338a4:	46bd      	mov	sp, r7
 80338a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80338aa:	4770      	bx	lr

080338ac <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80338ac:	b580      	push	{r7, lr}
 80338ae:	b082      	sub	sp, #8
 80338b0:	af00      	add	r7, sp, #0
 80338b2:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 80338b4:	687b      	ldr	r3, [r7, #4]
 80338b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80338b8:	1c99      	adds	r1, r3, #2
 80338ba:	687a      	ldr	r2, [r7, #4]
 80338bc:	6251      	str	r1, [r2, #36]	; 0x24
 80338be:	881a      	ldrh	r2, [r3, #0]
 80338c0:	687b      	ldr	r3, [r7, #4]
 80338c2:	681b      	ldr	r3, [r3, #0]
 80338c4:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80338c6:	687b      	ldr	r3, [r7, #4]
 80338c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80338ca:	b29b      	uxth	r3, r3
 80338cc:	3b01      	subs	r3, #1
 80338ce:	b29a      	uxth	r2, r3
 80338d0:	687b      	ldr	r3, [r7, #4]
 80338d2:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 80338d4:	687b      	ldr	r3, [r7, #4]
 80338d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80338d8:	b29b      	uxth	r3, r3
 80338da:	2b00      	cmp	r3, #0
 80338dc:	d113      	bne.n	8033906 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80338de:	687b      	ldr	r3, [r7, #4]
 80338e0:	681b      	ldr	r3, [r3, #0]
 80338e2:	685a      	ldr	r2, [r3, #4]
 80338e4:	687b      	ldr	r3, [r7, #4]
 80338e6:	681b      	ldr	r3, [r3, #0]
 80338e8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80338ec:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80338ee:	687b      	ldr	r3, [r7, #4]
 80338f0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80338f2:	b29b      	uxth	r3, r3
 80338f4:	2b00      	cmp	r3, #0
 80338f6:	d106      	bne.n	8033906 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80338f8:	687b      	ldr	r3, [r7, #4]
 80338fa:	2201      	movs	r2, #1
 80338fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8033900:	6878      	ldr	r0, [r7, #4]
 8033902:	f7ff ffc9 	bl	8033898 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8033906:	bf00      	nop
 8033908:	3708      	adds	r7, #8
 803390a:	46bd      	mov	sp, r7
 803390c:	bd80      	pop	{r7, pc}
	...

08033910 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8033910:	b580      	push	{r7, lr}
 8033912:	b082      	sub	sp, #8
 8033914:	af00      	add	r7, sp, #0
 8033916:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8033918:	687b      	ldr	r3, [r7, #4]
 803391a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 803391c:	1c99      	adds	r1, r3, #2
 803391e:	687a      	ldr	r2, [r7, #4]
 8033920:	6251      	str	r1, [r2, #36]	; 0x24
 8033922:	8819      	ldrh	r1, [r3, #0]
 8033924:	687b      	ldr	r3, [r7, #4]
 8033926:	681b      	ldr	r3, [r3, #0]
 8033928:	4a1d      	ldr	r2, [pc, #116]	; (80339a0 <I2SEx_TxISR_I2SExt+0x90>)
 803392a:	4293      	cmp	r3, r2
 803392c:	d101      	bne.n	8033932 <I2SEx_TxISR_I2SExt+0x22>
 803392e:	4b1d      	ldr	r3, [pc, #116]	; (80339a4 <I2SEx_TxISR_I2SExt+0x94>)
 8033930:	e001      	b.n	8033936 <I2SEx_TxISR_I2SExt+0x26>
 8033932:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8033936:	460a      	mov	r2, r1
 8033938:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 803393a:	687b      	ldr	r3, [r7, #4]
 803393c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 803393e:	b29b      	uxth	r3, r3
 8033940:	3b01      	subs	r3, #1
 8033942:	b29a      	uxth	r2, r3
 8033944:	687b      	ldr	r3, [r7, #4]
 8033946:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8033948:	687b      	ldr	r3, [r7, #4]
 803394a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 803394c:	b29b      	uxth	r3, r3
 803394e:	2b00      	cmp	r3, #0
 8033950:	d121      	bne.n	8033996 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8033952:	687b      	ldr	r3, [r7, #4]
 8033954:	681b      	ldr	r3, [r3, #0]
 8033956:	4a12      	ldr	r2, [pc, #72]	; (80339a0 <I2SEx_TxISR_I2SExt+0x90>)
 8033958:	4293      	cmp	r3, r2
 803395a:	d101      	bne.n	8033960 <I2SEx_TxISR_I2SExt+0x50>
 803395c:	4b11      	ldr	r3, [pc, #68]	; (80339a4 <I2SEx_TxISR_I2SExt+0x94>)
 803395e:	e001      	b.n	8033964 <I2SEx_TxISR_I2SExt+0x54>
 8033960:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8033964:	685a      	ldr	r2, [r3, #4]
 8033966:	687b      	ldr	r3, [r7, #4]
 8033968:	681b      	ldr	r3, [r3, #0]
 803396a:	490d      	ldr	r1, [pc, #52]	; (80339a0 <I2SEx_TxISR_I2SExt+0x90>)
 803396c:	428b      	cmp	r3, r1
 803396e:	d101      	bne.n	8033974 <I2SEx_TxISR_I2SExt+0x64>
 8033970:	4b0c      	ldr	r3, [pc, #48]	; (80339a4 <I2SEx_TxISR_I2SExt+0x94>)
 8033972:	e001      	b.n	8033978 <I2SEx_TxISR_I2SExt+0x68>
 8033974:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8033978:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 803397c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 803397e:	687b      	ldr	r3, [r7, #4]
 8033980:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8033982:	b29b      	uxth	r3, r3
 8033984:	2b00      	cmp	r3, #0
 8033986:	d106      	bne.n	8033996 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8033988:	687b      	ldr	r3, [r7, #4]
 803398a:	2201      	movs	r2, #1
 803398c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8033990:	6878      	ldr	r0, [r7, #4]
 8033992:	f7ff ff81 	bl	8033898 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8033996:	bf00      	nop
 8033998:	3708      	adds	r7, #8
 803399a:	46bd      	mov	sp, r7
 803399c:	bd80      	pop	{r7, pc}
 803399e:	bf00      	nop
 80339a0:	40003800 	.word	0x40003800
 80339a4:	40003400 	.word	0x40003400

080339a8 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80339a8:	b580      	push	{r7, lr}
 80339aa:	b082      	sub	sp, #8
 80339ac:	af00      	add	r7, sp, #0
 80339ae:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 80339b0:	687b      	ldr	r3, [r7, #4]
 80339b2:	681b      	ldr	r3, [r3, #0]
 80339b4:	68d8      	ldr	r0, [r3, #12]
 80339b6:	687b      	ldr	r3, [r7, #4]
 80339b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80339ba:	1c99      	adds	r1, r3, #2
 80339bc:	687a      	ldr	r2, [r7, #4]
 80339be:	62d1      	str	r1, [r2, #44]	; 0x2c
 80339c0:	b282      	uxth	r2, r0
 80339c2:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80339c4:	687b      	ldr	r3, [r7, #4]
 80339c6:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80339c8:	b29b      	uxth	r3, r3
 80339ca:	3b01      	subs	r3, #1
 80339cc:	b29a      	uxth	r2, r3
 80339ce:	687b      	ldr	r3, [r7, #4]
 80339d0:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80339d2:	687b      	ldr	r3, [r7, #4]
 80339d4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80339d6:	b29b      	uxth	r3, r3
 80339d8:	2b00      	cmp	r3, #0
 80339da:	d113      	bne.n	8033a04 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80339dc:	687b      	ldr	r3, [r7, #4]
 80339de:	681b      	ldr	r3, [r3, #0]
 80339e0:	685a      	ldr	r2, [r3, #4]
 80339e2:	687b      	ldr	r3, [r7, #4]
 80339e4:	681b      	ldr	r3, [r3, #0]
 80339e6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80339ea:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80339ec:	687b      	ldr	r3, [r7, #4]
 80339ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80339f0:	b29b      	uxth	r3, r3
 80339f2:	2b00      	cmp	r3, #0
 80339f4:	d106      	bne.n	8033a04 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80339f6:	687b      	ldr	r3, [r7, #4]
 80339f8:	2201      	movs	r2, #1
 80339fa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80339fe:	6878      	ldr	r0, [r7, #4]
 8033a00:	f7ff ff4a 	bl	8033898 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8033a04:	bf00      	nop
 8033a06:	3708      	adds	r7, #8
 8033a08:	46bd      	mov	sp, r7
 8033a0a:	bd80      	pop	{r7, pc}

08033a0c <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8033a0c:	b580      	push	{r7, lr}
 8033a0e:	b082      	sub	sp, #8
 8033a10:	af00      	add	r7, sp, #0
 8033a12:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8033a14:	687b      	ldr	r3, [r7, #4]
 8033a16:	681b      	ldr	r3, [r3, #0]
 8033a18:	4a20      	ldr	r2, [pc, #128]	; (8033a9c <I2SEx_RxISR_I2SExt+0x90>)
 8033a1a:	4293      	cmp	r3, r2
 8033a1c:	d101      	bne.n	8033a22 <I2SEx_RxISR_I2SExt+0x16>
 8033a1e:	4b20      	ldr	r3, [pc, #128]	; (8033aa0 <I2SEx_RxISR_I2SExt+0x94>)
 8033a20:	e001      	b.n	8033a26 <I2SEx_RxISR_I2SExt+0x1a>
 8033a22:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8033a26:	68d8      	ldr	r0, [r3, #12]
 8033a28:	687b      	ldr	r3, [r7, #4]
 8033a2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8033a2c:	1c99      	adds	r1, r3, #2
 8033a2e:	687a      	ldr	r2, [r7, #4]
 8033a30:	62d1      	str	r1, [r2, #44]	; 0x2c
 8033a32:	b282      	uxth	r2, r0
 8033a34:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8033a36:	687b      	ldr	r3, [r7, #4]
 8033a38:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8033a3a:	b29b      	uxth	r3, r3
 8033a3c:	3b01      	subs	r3, #1
 8033a3e:	b29a      	uxth	r2, r3
 8033a40:	687b      	ldr	r3, [r7, #4]
 8033a42:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8033a44:	687b      	ldr	r3, [r7, #4]
 8033a46:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8033a48:	b29b      	uxth	r3, r3
 8033a4a:	2b00      	cmp	r3, #0
 8033a4c:	d121      	bne.n	8033a92 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8033a4e:	687b      	ldr	r3, [r7, #4]
 8033a50:	681b      	ldr	r3, [r3, #0]
 8033a52:	4a12      	ldr	r2, [pc, #72]	; (8033a9c <I2SEx_RxISR_I2SExt+0x90>)
 8033a54:	4293      	cmp	r3, r2
 8033a56:	d101      	bne.n	8033a5c <I2SEx_RxISR_I2SExt+0x50>
 8033a58:	4b11      	ldr	r3, [pc, #68]	; (8033aa0 <I2SEx_RxISR_I2SExt+0x94>)
 8033a5a:	e001      	b.n	8033a60 <I2SEx_RxISR_I2SExt+0x54>
 8033a5c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8033a60:	685a      	ldr	r2, [r3, #4]
 8033a62:	687b      	ldr	r3, [r7, #4]
 8033a64:	681b      	ldr	r3, [r3, #0]
 8033a66:	490d      	ldr	r1, [pc, #52]	; (8033a9c <I2SEx_RxISR_I2SExt+0x90>)
 8033a68:	428b      	cmp	r3, r1
 8033a6a:	d101      	bne.n	8033a70 <I2SEx_RxISR_I2SExt+0x64>
 8033a6c:	4b0c      	ldr	r3, [pc, #48]	; (8033aa0 <I2SEx_RxISR_I2SExt+0x94>)
 8033a6e:	e001      	b.n	8033a74 <I2SEx_RxISR_I2SExt+0x68>
 8033a70:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8033a74:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8033a78:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8033a7a:	687b      	ldr	r3, [r7, #4]
 8033a7c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8033a7e:	b29b      	uxth	r3, r3
 8033a80:	2b00      	cmp	r3, #0
 8033a82:	d106      	bne.n	8033a92 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8033a84:	687b      	ldr	r3, [r7, #4]
 8033a86:	2201      	movs	r2, #1
 8033a88:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8033a8c:	6878      	ldr	r0, [r7, #4]
 8033a8e:	f7ff ff03 	bl	8033898 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8033a92:	bf00      	nop
 8033a94:	3708      	adds	r7, #8
 8033a96:	46bd      	mov	sp, r7
 8033a98:	bd80      	pop	{r7, pc}
 8033a9a:	bf00      	nop
 8033a9c:	40003800 	.word	0x40003800
 8033aa0:	40003400 	.word	0x40003400

08033aa4 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8033aa4:	b580      	push	{r7, lr}
 8033aa6:	b084      	sub	sp, #16
 8033aa8:	af00      	add	r7, sp, #0
 8033aaa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8033aac:	687b      	ldr	r3, [r7, #4]
 8033aae:	2b00      	cmp	r3, #0
 8033ab0:	d101      	bne.n	8033ab6 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8033ab2:	2301      	movs	r3, #1
 8033ab4:	e02b      	b.n	8033b0e <HAL_IWDG_Init+0x6a>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8033ab6:	687b      	ldr	r3, [r7, #4]
 8033ab8:	681b      	ldr	r3, [r3, #0]
 8033aba:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 8033abe:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8033ac0:	687b      	ldr	r3, [r7, #4]
 8033ac2:	681b      	ldr	r3, [r3, #0]
 8033ac4:	f245 5255 	movw	r2, #21845	; 0x5555
 8033ac8:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8033aca:	687b      	ldr	r3, [r7, #4]
 8033acc:	681b      	ldr	r3, [r3, #0]
 8033ace:	687a      	ldr	r2, [r7, #4]
 8033ad0:	6852      	ldr	r2, [r2, #4]
 8033ad2:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8033ad4:	687b      	ldr	r3, [r7, #4]
 8033ad6:	681b      	ldr	r3, [r3, #0]
 8033ad8:	687a      	ldr	r2, [r7, #4]
 8033ada:	6892      	ldr	r2, [r2, #8]
 8033adc:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8033ade:	f7f8 fbed 	bl	802c2bc <HAL_GetTick>
 8033ae2:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while (hiwdg->Instance->SR != 0x00u)
 8033ae4:	e008      	b.n	8033af8 <HAL_IWDG_Init+0x54>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8033ae6:	f7f8 fbe9 	bl	802c2bc <HAL_GetTick>
 8033aea:	4602      	mov	r2, r0
 8033aec:	68fb      	ldr	r3, [r7, #12]
 8033aee:	1ad3      	subs	r3, r2, r3
 8033af0:	2b30      	cmp	r3, #48	; 0x30
 8033af2:	d901      	bls.n	8033af8 <HAL_IWDG_Init+0x54>
    {
      return HAL_TIMEOUT;
 8033af4:	2303      	movs	r3, #3
 8033af6:	e00a      	b.n	8033b0e <HAL_IWDG_Init+0x6a>
  while (hiwdg->Instance->SR != 0x00u)
 8033af8:	687b      	ldr	r3, [r7, #4]
 8033afa:	681b      	ldr	r3, [r3, #0]
 8033afc:	68db      	ldr	r3, [r3, #12]
 8033afe:	2b00      	cmp	r3, #0
 8033b00:	d1f1      	bne.n	8033ae6 <HAL_IWDG_Init+0x42>
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8033b02:	687b      	ldr	r3, [r7, #4]
 8033b04:	681b      	ldr	r3, [r3, #0]
 8033b06:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8033b0a:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8033b0c:	2300      	movs	r3, #0
}
 8033b0e:	4618      	mov	r0, r3
 8033b10:	3710      	adds	r7, #16
 8033b12:	46bd      	mov	sp, r7
 8033b14:	bd80      	pop	{r7, pc}

08033b16 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8033b16:	b480      	push	{r7}
 8033b18:	b083      	sub	sp, #12
 8033b1a:	af00      	add	r7, sp, #0
 8033b1c:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8033b1e:	687b      	ldr	r3, [r7, #4]
 8033b20:	681b      	ldr	r3, [r3, #0]
 8033b22:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8033b26:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8033b28:	2300      	movs	r3, #0
}
 8033b2a:	4618      	mov	r0, r3
 8033b2c:	370c      	adds	r7, #12
 8033b2e:	46bd      	mov	sp, r7
 8033b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8033b34:	4770      	bx	lr
	...

08033b38 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8033b38:	b580      	push	{r7, lr}
 8033b3a:	b084      	sub	sp, #16
 8033b3c:	af00      	add	r7, sp, #0
 8033b3e:	6078      	str	r0, [r7, #4]
 8033b40:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8033b42:	687b      	ldr	r3, [r7, #4]
 8033b44:	2b00      	cmp	r3, #0
 8033b46:	d101      	bne.n	8033b4c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8033b48:	2301      	movs	r3, #1
 8033b4a:	e0cc      	b.n	8033ce6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8033b4c:	4b68      	ldr	r3, [pc, #416]	; (8033cf0 <HAL_RCC_ClockConfig+0x1b8>)
 8033b4e:	681b      	ldr	r3, [r3, #0]
 8033b50:	f003 030f 	and.w	r3, r3, #15
 8033b54:	683a      	ldr	r2, [r7, #0]
 8033b56:	429a      	cmp	r2, r3
 8033b58:	d90c      	bls.n	8033b74 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8033b5a:	4b65      	ldr	r3, [pc, #404]	; (8033cf0 <HAL_RCC_ClockConfig+0x1b8>)
 8033b5c:	683a      	ldr	r2, [r7, #0]
 8033b5e:	b2d2      	uxtb	r2, r2
 8033b60:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8033b62:	4b63      	ldr	r3, [pc, #396]	; (8033cf0 <HAL_RCC_ClockConfig+0x1b8>)
 8033b64:	681b      	ldr	r3, [r3, #0]
 8033b66:	f003 030f 	and.w	r3, r3, #15
 8033b6a:	683a      	ldr	r2, [r7, #0]
 8033b6c:	429a      	cmp	r2, r3
 8033b6e:	d001      	beq.n	8033b74 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8033b70:	2301      	movs	r3, #1
 8033b72:	e0b8      	b.n	8033ce6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8033b74:	687b      	ldr	r3, [r7, #4]
 8033b76:	681b      	ldr	r3, [r3, #0]
 8033b78:	f003 0302 	and.w	r3, r3, #2
 8033b7c:	2b00      	cmp	r3, #0
 8033b7e:	d020      	beq.n	8033bc2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8033b80:	687b      	ldr	r3, [r7, #4]
 8033b82:	681b      	ldr	r3, [r3, #0]
 8033b84:	f003 0304 	and.w	r3, r3, #4
 8033b88:	2b00      	cmp	r3, #0
 8033b8a:	d005      	beq.n	8033b98 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8033b8c:	4b59      	ldr	r3, [pc, #356]	; (8033cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8033b8e:	689b      	ldr	r3, [r3, #8]
 8033b90:	4a58      	ldr	r2, [pc, #352]	; (8033cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8033b92:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8033b96:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8033b98:	687b      	ldr	r3, [r7, #4]
 8033b9a:	681b      	ldr	r3, [r3, #0]
 8033b9c:	f003 0308 	and.w	r3, r3, #8
 8033ba0:	2b00      	cmp	r3, #0
 8033ba2:	d005      	beq.n	8033bb0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8033ba4:	4b53      	ldr	r3, [pc, #332]	; (8033cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8033ba6:	689b      	ldr	r3, [r3, #8]
 8033ba8:	4a52      	ldr	r2, [pc, #328]	; (8033cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8033baa:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8033bae:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8033bb0:	4b50      	ldr	r3, [pc, #320]	; (8033cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8033bb2:	689b      	ldr	r3, [r3, #8]
 8033bb4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8033bb8:	687b      	ldr	r3, [r7, #4]
 8033bba:	689b      	ldr	r3, [r3, #8]
 8033bbc:	494d      	ldr	r1, [pc, #308]	; (8033cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8033bbe:	4313      	orrs	r3, r2
 8033bc0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8033bc2:	687b      	ldr	r3, [r7, #4]
 8033bc4:	681b      	ldr	r3, [r3, #0]
 8033bc6:	f003 0301 	and.w	r3, r3, #1
 8033bca:	2b00      	cmp	r3, #0
 8033bcc:	d044      	beq.n	8033c58 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8033bce:	687b      	ldr	r3, [r7, #4]
 8033bd0:	685b      	ldr	r3, [r3, #4]
 8033bd2:	2b01      	cmp	r3, #1
 8033bd4:	d107      	bne.n	8033be6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8033bd6:	4b47      	ldr	r3, [pc, #284]	; (8033cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8033bd8:	681b      	ldr	r3, [r3, #0]
 8033bda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8033bde:	2b00      	cmp	r3, #0
 8033be0:	d119      	bne.n	8033c16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8033be2:	2301      	movs	r3, #1
 8033be4:	e07f      	b.n	8033ce6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8033be6:	687b      	ldr	r3, [r7, #4]
 8033be8:	685b      	ldr	r3, [r3, #4]
 8033bea:	2b02      	cmp	r3, #2
 8033bec:	d003      	beq.n	8033bf6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8033bee:	687b      	ldr	r3, [r7, #4]
 8033bf0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8033bf2:	2b03      	cmp	r3, #3
 8033bf4:	d107      	bne.n	8033c06 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8033bf6:	4b3f      	ldr	r3, [pc, #252]	; (8033cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8033bf8:	681b      	ldr	r3, [r3, #0]
 8033bfa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8033bfe:	2b00      	cmp	r3, #0
 8033c00:	d109      	bne.n	8033c16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8033c02:	2301      	movs	r3, #1
 8033c04:	e06f      	b.n	8033ce6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8033c06:	4b3b      	ldr	r3, [pc, #236]	; (8033cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8033c08:	681b      	ldr	r3, [r3, #0]
 8033c0a:	f003 0302 	and.w	r3, r3, #2
 8033c0e:	2b00      	cmp	r3, #0
 8033c10:	d101      	bne.n	8033c16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8033c12:	2301      	movs	r3, #1
 8033c14:	e067      	b.n	8033ce6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8033c16:	4b37      	ldr	r3, [pc, #220]	; (8033cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8033c18:	689b      	ldr	r3, [r3, #8]
 8033c1a:	f023 0203 	bic.w	r2, r3, #3
 8033c1e:	687b      	ldr	r3, [r7, #4]
 8033c20:	685b      	ldr	r3, [r3, #4]
 8033c22:	4934      	ldr	r1, [pc, #208]	; (8033cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8033c24:	4313      	orrs	r3, r2
 8033c26:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8033c28:	f7f8 fb48 	bl	802c2bc <HAL_GetTick>
 8033c2c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8033c2e:	e00a      	b.n	8033c46 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8033c30:	f7f8 fb44 	bl	802c2bc <HAL_GetTick>
 8033c34:	4602      	mov	r2, r0
 8033c36:	68fb      	ldr	r3, [r7, #12]
 8033c38:	1ad3      	subs	r3, r2, r3
 8033c3a:	f241 3288 	movw	r2, #5000	; 0x1388
 8033c3e:	4293      	cmp	r3, r2
 8033c40:	d901      	bls.n	8033c46 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8033c42:	2303      	movs	r3, #3
 8033c44:	e04f      	b.n	8033ce6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8033c46:	4b2b      	ldr	r3, [pc, #172]	; (8033cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8033c48:	689b      	ldr	r3, [r3, #8]
 8033c4a:	f003 020c 	and.w	r2, r3, #12
 8033c4e:	687b      	ldr	r3, [r7, #4]
 8033c50:	685b      	ldr	r3, [r3, #4]
 8033c52:	009b      	lsls	r3, r3, #2
 8033c54:	429a      	cmp	r2, r3
 8033c56:	d1eb      	bne.n	8033c30 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8033c58:	4b25      	ldr	r3, [pc, #148]	; (8033cf0 <HAL_RCC_ClockConfig+0x1b8>)
 8033c5a:	681b      	ldr	r3, [r3, #0]
 8033c5c:	f003 030f 	and.w	r3, r3, #15
 8033c60:	683a      	ldr	r2, [r7, #0]
 8033c62:	429a      	cmp	r2, r3
 8033c64:	d20c      	bcs.n	8033c80 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8033c66:	4b22      	ldr	r3, [pc, #136]	; (8033cf0 <HAL_RCC_ClockConfig+0x1b8>)
 8033c68:	683a      	ldr	r2, [r7, #0]
 8033c6a:	b2d2      	uxtb	r2, r2
 8033c6c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8033c6e:	4b20      	ldr	r3, [pc, #128]	; (8033cf0 <HAL_RCC_ClockConfig+0x1b8>)
 8033c70:	681b      	ldr	r3, [r3, #0]
 8033c72:	f003 030f 	and.w	r3, r3, #15
 8033c76:	683a      	ldr	r2, [r7, #0]
 8033c78:	429a      	cmp	r2, r3
 8033c7a:	d001      	beq.n	8033c80 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8033c7c:	2301      	movs	r3, #1
 8033c7e:	e032      	b.n	8033ce6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8033c80:	687b      	ldr	r3, [r7, #4]
 8033c82:	681b      	ldr	r3, [r3, #0]
 8033c84:	f003 0304 	and.w	r3, r3, #4
 8033c88:	2b00      	cmp	r3, #0
 8033c8a:	d008      	beq.n	8033c9e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8033c8c:	4b19      	ldr	r3, [pc, #100]	; (8033cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8033c8e:	689b      	ldr	r3, [r3, #8]
 8033c90:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8033c94:	687b      	ldr	r3, [r7, #4]
 8033c96:	68db      	ldr	r3, [r3, #12]
 8033c98:	4916      	ldr	r1, [pc, #88]	; (8033cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8033c9a:	4313      	orrs	r3, r2
 8033c9c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8033c9e:	687b      	ldr	r3, [r7, #4]
 8033ca0:	681b      	ldr	r3, [r3, #0]
 8033ca2:	f003 0308 	and.w	r3, r3, #8
 8033ca6:	2b00      	cmp	r3, #0
 8033ca8:	d009      	beq.n	8033cbe <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8033caa:	4b12      	ldr	r3, [pc, #72]	; (8033cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8033cac:	689b      	ldr	r3, [r3, #8]
 8033cae:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8033cb2:	687b      	ldr	r3, [r7, #4]
 8033cb4:	691b      	ldr	r3, [r3, #16]
 8033cb6:	00db      	lsls	r3, r3, #3
 8033cb8:	490e      	ldr	r1, [pc, #56]	; (8033cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8033cba:	4313      	orrs	r3, r2
 8033cbc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8033cbe:	f000 f821 	bl	8033d04 <HAL_RCC_GetSysClockFreq>
 8033cc2:	4601      	mov	r1, r0
 8033cc4:	4b0b      	ldr	r3, [pc, #44]	; (8033cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8033cc6:	689b      	ldr	r3, [r3, #8]
 8033cc8:	091b      	lsrs	r3, r3, #4
 8033cca:	f003 030f 	and.w	r3, r3, #15
 8033cce:	4a0a      	ldr	r2, [pc, #40]	; (8033cf8 <HAL_RCC_ClockConfig+0x1c0>)
 8033cd0:	5cd3      	ldrb	r3, [r2, r3]
 8033cd2:	fa21 f303 	lsr.w	r3, r1, r3
 8033cd6:	4a09      	ldr	r2, [pc, #36]	; (8033cfc <HAL_RCC_ClockConfig+0x1c4>)
 8033cd8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8033cda:	4b09      	ldr	r3, [pc, #36]	; (8033d00 <HAL_RCC_ClockConfig+0x1c8>)
 8033cdc:	681b      	ldr	r3, [r3, #0]
 8033cde:	4618      	mov	r0, r3
 8033ce0:	f7f8 f8e6 	bl	802beb0 <HAL_InitTick>

  return HAL_OK;
 8033ce4:	2300      	movs	r3, #0
}
 8033ce6:	4618      	mov	r0, r3
 8033ce8:	3710      	adds	r7, #16
 8033cea:	46bd      	mov	sp, r7
 8033cec:	bd80      	pop	{r7, pc}
 8033cee:	bf00      	nop
 8033cf0:	40023c00 	.word	0x40023c00
 8033cf4:	40023800 	.word	0x40023800
 8033cf8:	08056438 	.word	0x08056438
 8033cfc:	20000294 	.word	0x20000294
 8033d00:	20000298 	.word	0x20000298

08033d04 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8033d04:	b5f0      	push	{r4, r5, r6, r7, lr}
 8033d06:	b085      	sub	sp, #20
 8033d08:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8033d0a:	2300      	movs	r3, #0
 8033d0c:	607b      	str	r3, [r7, #4]
 8033d0e:	2300      	movs	r3, #0
 8033d10:	60fb      	str	r3, [r7, #12]
 8033d12:	2300      	movs	r3, #0
 8033d14:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8033d16:	2300      	movs	r3, #0
 8033d18:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8033d1a:	4b63      	ldr	r3, [pc, #396]	; (8033ea8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8033d1c:	689b      	ldr	r3, [r3, #8]
 8033d1e:	f003 030c 	and.w	r3, r3, #12
 8033d22:	2b04      	cmp	r3, #4
 8033d24:	d007      	beq.n	8033d36 <HAL_RCC_GetSysClockFreq+0x32>
 8033d26:	2b08      	cmp	r3, #8
 8033d28:	d008      	beq.n	8033d3c <HAL_RCC_GetSysClockFreq+0x38>
 8033d2a:	2b00      	cmp	r3, #0
 8033d2c:	f040 80b4 	bne.w	8033e98 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8033d30:	4b5e      	ldr	r3, [pc, #376]	; (8033eac <HAL_RCC_GetSysClockFreq+0x1a8>)
 8033d32:	60bb      	str	r3, [r7, #8]
       break;
 8033d34:	e0b3      	b.n	8033e9e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8033d36:	4b5e      	ldr	r3, [pc, #376]	; (8033eb0 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8033d38:	60bb      	str	r3, [r7, #8]
      break;
 8033d3a:	e0b0      	b.n	8033e9e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8033d3c:	4b5a      	ldr	r3, [pc, #360]	; (8033ea8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8033d3e:	685b      	ldr	r3, [r3, #4]
 8033d40:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8033d44:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8033d46:	4b58      	ldr	r3, [pc, #352]	; (8033ea8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8033d48:	685b      	ldr	r3, [r3, #4]
 8033d4a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8033d4e:	2b00      	cmp	r3, #0
 8033d50:	d04a      	beq.n	8033de8 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8033d52:	4b55      	ldr	r3, [pc, #340]	; (8033ea8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8033d54:	685b      	ldr	r3, [r3, #4]
 8033d56:	099b      	lsrs	r3, r3, #6
 8033d58:	f04f 0400 	mov.w	r4, #0
 8033d5c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8033d60:	f04f 0200 	mov.w	r2, #0
 8033d64:	ea03 0501 	and.w	r5, r3, r1
 8033d68:	ea04 0602 	and.w	r6, r4, r2
 8033d6c:	4629      	mov	r1, r5
 8033d6e:	4632      	mov	r2, r6
 8033d70:	f04f 0300 	mov.w	r3, #0
 8033d74:	f04f 0400 	mov.w	r4, #0
 8033d78:	0154      	lsls	r4, r2, #5
 8033d7a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8033d7e:	014b      	lsls	r3, r1, #5
 8033d80:	4619      	mov	r1, r3
 8033d82:	4622      	mov	r2, r4
 8033d84:	1b49      	subs	r1, r1, r5
 8033d86:	eb62 0206 	sbc.w	r2, r2, r6
 8033d8a:	f04f 0300 	mov.w	r3, #0
 8033d8e:	f04f 0400 	mov.w	r4, #0
 8033d92:	0194      	lsls	r4, r2, #6
 8033d94:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8033d98:	018b      	lsls	r3, r1, #6
 8033d9a:	1a5b      	subs	r3, r3, r1
 8033d9c:	eb64 0402 	sbc.w	r4, r4, r2
 8033da0:	f04f 0100 	mov.w	r1, #0
 8033da4:	f04f 0200 	mov.w	r2, #0
 8033da8:	00e2      	lsls	r2, r4, #3
 8033daa:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8033dae:	00d9      	lsls	r1, r3, #3
 8033db0:	460b      	mov	r3, r1
 8033db2:	4614      	mov	r4, r2
 8033db4:	195b      	adds	r3, r3, r5
 8033db6:	eb44 0406 	adc.w	r4, r4, r6
 8033dba:	f04f 0100 	mov.w	r1, #0
 8033dbe:	f04f 0200 	mov.w	r2, #0
 8033dc2:	0262      	lsls	r2, r4, #9
 8033dc4:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8033dc8:	0259      	lsls	r1, r3, #9
 8033dca:	460b      	mov	r3, r1
 8033dcc:	4614      	mov	r4, r2
 8033dce:	4618      	mov	r0, r3
 8033dd0:	4621      	mov	r1, r4
 8033dd2:	687b      	ldr	r3, [r7, #4]
 8033dd4:	f04f 0400 	mov.w	r4, #0
 8033dd8:	461a      	mov	r2, r3
 8033dda:	4623      	mov	r3, r4
 8033ddc:	f7ec ff8c 	bl	8020cf8 <__aeabi_uldivmod>
 8033de0:	4603      	mov	r3, r0
 8033de2:	460c      	mov	r4, r1
 8033de4:	60fb      	str	r3, [r7, #12]
 8033de6:	e049      	b.n	8033e7c <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8033de8:	4b2f      	ldr	r3, [pc, #188]	; (8033ea8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8033dea:	685b      	ldr	r3, [r3, #4]
 8033dec:	099b      	lsrs	r3, r3, #6
 8033dee:	f04f 0400 	mov.w	r4, #0
 8033df2:	f240 11ff 	movw	r1, #511	; 0x1ff
 8033df6:	f04f 0200 	mov.w	r2, #0
 8033dfa:	ea03 0501 	and.w	r5, r3, r1
 8033dfe:	ea04 0602 	and.w	r6, r4, r2
 8033e02:	4629      	mov	r1, r5
 8033e04:	4632      	mov	r2, r6
 8033e06:	f04f 0300 	mov.w	r3, #0
 8033e0a:	f04f 0400 	mov.w	r4, #0
 8033e0e:	0154      	lsls	r4, r2, #5
 8033e10:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8033e14:	014b      	lsls	r3, r1, #5
 8033e16:	4619      	mov	r1, r3
 8033e18:	4622      	mov	r2, r4
 8033e1a:	1b49      	subs	r1, r1, r5
 8033e1c:	eb62 0206 	sbc.w	r2, r2, r6
 8033e20:	f04f 0300 	mov.w	r3, #0
 8033e24:	f04f 0400 	mov.w	r4, #0
 8033e28:	0194      	lsls	r4, r2, #6
 8033e2a:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8033e2e:	018b      	lsls	r3, r1, #6
 8033e30:	1a5b      	subs	r3, r3, r1
 8033e32:	eb64 0402 	sbc.w	r4, r4, r2
 8033e36:	f04f 0100 	mov.w	r1, #0
 8033e3a:	f04f 0200 	mov.w	r2, #0
 8033e3e:	00e2      	lsls	r2, r4, #3
 8033e40:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8033e44:	00d9      	lsls	r1, r3, #3
 8033e46:	460b      	mov	r3, r1
 8033e48:	4614      	mov	r4, r2
 8033e4a:	195b      	adds	r3, r3, r5
 8033e4c:	eb44 0406 	adc.w	r4, r4, r6
 8033e50:	f04f 0100 	mov.w	r1, #0
 8033e54:	f04f 0200 	mov.w	r2, #0
 8033e58:	02a2      	lsls	r2, r4, #10
 8033e5a:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8033e5e:	0299      	lsls	r1, r3, #10
 8033e60:	460b      	mov	r3, r1
 8033e62:	4614      	mov	r4, r2
 8033e64:	4618      	mov	r0, r3
 8033e66:	4621      	mov	r1, r4
 8033e68:	687b      	ldr	r3, [r7, #4]
 8033e6a:	f04f 0400 	mov.w	r4, #0
 8033e6e:	461a      	mov	r2, r3
 8033e70:	4623      	mov	r3, r4
 8033e72:	f7ec ff41 	bl	8020cf8 <__aeabi_uldivmod>
 8033e76:	4603      	mov	r3, r0
 8033e78:	460c      	mov	r4, r1
 8033e7a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8033e7c:	4b0a      	ldr	r3, [pc, #40]	; (8033ea8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8033e7e:	685b      	ldr	r3, [r3, #4]
 8033e80:	0c1b      	lsrs	r3, r3, #16
 8033e82:	f003 0303 	and.w	r3, r3, #3
 8033e86:	3301      	adds	r3, #1
 8033e88:	005b      	lsls	r3, r3, #1
 8033e8a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8033e8c:	68fa      	ldr	r2, [r7, #12]
 8033e8e:	683b      	ldr	r3, [r7, #0]
 8033e90:	fbb2 f3f3 	udiv	r3, r2, r3
 8033e94:	60bb      	str	r3, [r7, #8]
      break;
 8033e96:	e002      	b.n	8033e9e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8033e98:	4b04      	ldr	r3, [pc, #16]	; (8033eac <HAL_RCC_GetSysClockFreq+0x1a8>)
 8033e9a:	60bb      	str	r3, [r7, #8]
      break;
 8033e9c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8033e9e:	68bb      	ldr	r3, [r7, #8]
}
 8033ea0:	4618      	mov	r0, r3
 8033ea2:	3714      	adds	r7, #20
 8033ea4:	46bd      	mov	sp, r7
 8033ea6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8033ea8:	40023800 	.word	0x40023800
 8033eac:	00f42400 	.word	0x00f42400
 8033eb0:	007a1200 	.word	0x007a1200

08033eb4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8033eb4:	b480      	push	{r7}
 8033eb6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8033eb8:	4b03      	ldr	r3, [pc, #12]	; (8033ec8 <HAL_RCC_GetHCLKFreq+0x14>)
 8033eba:	681b      	ldr	r3, [r3, #0]
}
 8033ebc:	4618      	mov	r0, r3
 8033ebe:	46bd      	mov	sp, r7
 8033ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8033ec4:	4770      	bx	lr
 8033ec6:	bf00      	nop
 8033ec8:	20000294 	.word	0x20000294

08033ecc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8033ecc:	b580      	push	{r7, lr}
 8033ece:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8033ed0:	f7ff fff0 	bl	8033eb4 <HAL_RCC_GetHCLKFreq>
 8033ed4:	4601      	mov	r1, r0
 8033ed6:	4b05      	ldr	r3, [pc, #20]	; (8033eec <HAL_RCC_GetPCLK1Freq+0x20>)
 8033ed8:	689b      	ldr	r3, [r3, #8]
 8033eda:	0a9b      	lsrs	r3, r3, #10
 8033edc:	f003 0307 	and.w	r3, r3, #7
 8033ee0:	4a03      	ldr	r2, [pc, #12]	; (8033ef0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8033ee2:	5cd3      	ldrb	r3, [r2, r3]
 8033ee4:	fa21 f303 	lsr.w	r3, r1, r3
}
 8033ee8:	4618      	mov	r0, r3
 8033eea:	bd80      	pop	{r7, pc}
 8033eec:	40023800 	.word	0x40023800
 8033ef0:	08056448 	.word	0x08056448

08033ef4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8033ef4:	b580      	push	{r7, lr}
 8033ef6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8033ef8:	f7ff ffdc 	bl	8033eb4 <HAL_RCC_GetHCLKFreq>
 8033efc:	4601      	mov	r1, r0
 8033efe:	4b05      	ldr	r3, [pc, #20]	; (8033f14 <HAL_RCC_GetPCLK2Freq+0x20>)
 8033f00:	689b      	ldr	r3, [r3, #8]
 8033f02:	0b5b      	lsrs	r3, r3, #13
 8033f04:	f003 0307 	and.w	r3, r3, #7
 8033f08:	4a03      	ldr	r2, [pc, #12]	; (8033f18 <HAL_RCC_GetPCLK2Freq+0x24>)
 8033f0a:	5cd3      	ldrb	r3, [r2, r3]
 8033f0c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8033f10:	4618      	mov	r0, r3
 8033f12:	bd80      	pop	{r7, pc}
 8033f14:	40023800 	.word	0x40023800
 8033f18:	08056448 	.word	0x08056448

08033f1c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8033f1c:	b480      	push	{r7}
 8033f1e:	b083      	sub	sp, #12
 8033f20:	af00      	add	r7, sp, #0
 8033f22:	6078      	str	r0, [r7, #4]
 8033f24:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8033f26:	687b      	ldr	r3, [r7, #4]
 8033f28:	220f      	movs	r2, #15
 8033f2a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8033f2c:	4b12      	ldr	r3, [pc, #72]	; (8033f78 <HAL_RCC_GetClockConfig+0x5c>)
 8033f2e:	689b      	ldr	r3, [r3, #8]
 8033f30:	f003 0203 	and.w	r2, r3, #3
 8033f34:	687b      	ldr	r3, [r7, #4]
 8033f36:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8033f38:	4b0f      	ldr	r3, [pc, #60]	; (8033f78 <HAL_RCC_GetClockConfig+0x5c>)
 8033f3a:	689b      	ldr	r3, [r3, #8]
 8033f3c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8033f40:	687b      	ldr	r3, [r7, #4]
 8033f42:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8033f44:	4b0c      	ldr	r3, [pc, #48]	; (8033f78 <HAL_RCC_GetClockConfig+0x5c>)
 8033f46:	689b      	ldr	r3, [r3, #8]
 8033f48:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8033f4c:	687b      	ldr	r3, [r7, #4]
 8033f4e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8033f50:	4b09      	ldr	r3, [pc, #36]	; (8033f78 <HAL_RCC_GetClockConfig+0x5c>)
 8033f52:	689b      	ldr	r3, [r3, #8]
 8033f54:	08db      	lsrs	r3, r3, #3
 8033f56:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8033f5a:	687b      	ldr	r3, [r7, #4]
 8033f5c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8033f5e:	4b07      	ldr	r3, [pc, #28]	; (8033f7c <HAL_RCC_GetClockConfig+0x60>)
 8033f60:	681b      	ldr	r3, [r3, #0]
 8033f62:	f003 020f 	and.w	r2, r3, #15
 8033f66:	683b      	ldr	r3, [r7, #0]
 8033f68:	601a      	str	r2, [r3, #0]
}
 8033f6a:	bf00      	nop
 8033f6c:	370c      	adds	r7, #12
 8033f6e:	46bd      	mov	sp, r7
 8033f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8033f74:	4770      	bx	lr
 8033f76:	bf00      	nop
 8033f78:	40023800 	.word	0x40023800
 8033f7c:	40023c00 	.word	0x40023c00

08033f80 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8033f80:	b580      	push	{r7, lr}
 8033f82:	b088      	sub	sp, #32
 8033f84:	af00      	add	r7, sp, #0
 8033f86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8033f88:	2300      	movs	r3, #0
 8033f8a:	61bb      	str	r3, [r7, #24]
  uint32_t tmpreg1 = 0U;
 8033f8c:	2300      	movs	r3, #0
 8033f8e:	617b      	str	r3, [r7, #20]
#if defined(STM32F413xx) || defined(STM32F423xx)
  uint32_t plli2sq = 0U;
 8033f90:	2300      	movs	r3, #0
 8033f92:	613b      	str	r3, [r7, #16]
#endif /* STM32F413xx || STM32F423xx */
  uint32_t plli2sused = 0U;
 8033f94:	2300      	movs	r3, #0
 8033f96:	61fb      	str	r3, [r7, #28]

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S APB1 configuration ---------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8033f98:	687b      	ldr	r3, [r7, #4]
 8033f9a:	681b      	ldr	r3, [r3, #0]
 8033f9c:	f003 0301 	and.w	r3, r3, #1
 8033fa0:	2b00      	cmp	r3, #0
 8033fa2:	d010      	beq.n	8033fc6 <HAL_RCCEx_PeriphCLKConfig+0x46>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8033fa4:	4b7a      	ldr	r3, [pc, #488]	; (8034190 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8033fa6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8033faa:	f023 62c0 	bic.w	r2, r3, #100663296	; 0x6000000
 8033fae:	687b      	ldr	r3, [r7, #4]
 8033fb0:	69db      	ldr	r3, [r3, #28]
 8033fb2:	4977      	ldr	r1, [pc, #476]	; (8034190 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8033fb4:	4313      	orrs	r3, r2
 8033fb6:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 8033fba:	687b      	ldr	r3, [r7, #4]
 8033fbc:	69db      	ldr	r3, [r3, #28]
 8033fbe:	2b00      	cmp	r3, #0
 8033fc0:	d101      	bne.n	8033fc6 <HAL_RCCEx_PeriphCLKConfig+0x46>
    {
      plli2sused = 1U;
 8033fc2:	2301      	movs	r3, #1
 8033fc4:	61fb      	str	r3, [r7, #28]
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------------- I2S APB2 configuration ---------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 8033fc6:	687b      	ldr	r3, [r7, #4]
 8033fc8:	681b      	ldr	r3, [r3, #0]
 8033fca:	f003 0302 	and.w	r3, r3, #2
 8033fce:	2b00      	cmp	r3, #0
 8033fd0:	d010      	beq.n	8033ff4 <HAL_RCCEx_PeriphCLKConfig+0x74>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 8033fd2:	4b6f      	ldr	r3, [pc, #444]	; (8034190 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8033fd4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8033fd8:	f023 52c0 	bic.w	r2, r3, #402653184	; 0x18000000
 8033fdc:	687b      	ldr	r3, [r7, #4]
 8033fde:	6a1b      	ldr	r3, [r3, #32]
 8033fe0:	496b      	ldr	r1, [pc, #428]	; (8034190 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8033fe2:	4313      	orrs	r3, r2
 8033fe4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8033fe8:	687b      	ldr	r3, [r7, #4]
 8033fea:	6a1b      	ldr	r3, [r3, #32]
 8033fec:	2b00      	cmp	r3, #0
 8033fee:	d101      	bne.n	8033ff4 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
      plli2sused = 1U;
 8033ff0:	2301      	movs	r3, #1
 8033ff2:	61fb      	str	r3, [r7, #28]
  }
  /*--------------------------------------------------------------------------*/

#if defined(STM32F413xx) || defined(STM32F423xx)
  /*----------------------- SAI1 Block A configuration -----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAIA) == (RCC_PERIPHCLK_SAIA))
 8033ff4:	687b      	ldr	r3, [r7, #4]
 8033ff6:	681b      	ldr	r3, [r3, #0]
 8033ff8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8033ffc:	2b00      	cmp	r3, #0
 8033ffe:	d022      	beq.n	8034046 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAIACLKSOURCE(PeriphClkInit->SaiAClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI_BLOCKACLKSOURCE_CONFIG(PeriphClkInit->SaiAClockSelection);
 8034000:	4b63      	ldr	r3, [pc, #396]	; (8034190 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8034002:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8034006:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 803400a:	687b      	ldr	r3, [r7, #4]
 803400c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 803400e:	4960      	ldr	r1, [pc, #384]	; (8034190 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8034010:	4313      	orrs	r3, r2
 8034012:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->SaiAClockSelection == RCC_SAIACLKSOURCE_PLLI2SR)
 8034016:	687b      	ldr	r3, [r7, #4]
 8034018:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 803401a:	2b00      	cmp	r3, #0
 803401c:	d101      	bne.n	8034022 <HAL_RCCEx_PeriphCLKConfig+0xa2>
    {
      plli2sused = 1U;
 803401e:	2301      	movs	r3, #1
 8034020:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->SaiAClockSelection == RCC_SAIACLKSOURCE_PLLR)
 8034022:	687b      	ldr	r3, [r7, #4]
 8034024:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8034026:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 803402a:	d10c      	bne.n	8034046 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      /* Check for PLL/DIVR parameters */
      assert_param(IS_RCC_PLL_DIVR_VALUE(PeriphClkInit->PLLDivR));

      /* SAI_CLK_x = SAI_CLK(first level)/PLLDIVR */
      __HAL_RCC_PLL_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLDivR);
 803402c:	4b58      	ldr	r3, [pc, #352]	; (8034190 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 803402e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8034032:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8034036:	687b      	ldr	r3, [r7, #4]
 8034038:	695b      	ldr	r3, [r3, #20]
 803403a:	3b01      	subs	r3, #1
 803403c:	021b      	lsls	r3, r3, #8
 803403e:	4954      	ldr	r1, [pc, #336]	; (8034190 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8034040:	4313      	orrs	r3, r2
 8034042:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------- SAI1 Block B configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAIB) == (RCC_PERIPHCLK_SAIB))
 8034046:	687b      	ldr	r3, [r7, #4]
 8034048:	681b      	ldr	r3, [r3, #0]
 803404a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 803404e:	2b00      	cmp	r3, #0
 8034050:	d022      	beq.n	8034098 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAIBCLKSOURCE(PeriphClkInit->SaiBClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI_BLOCKBCLKSOURCE_CONFIG(PeriphClkInit->SaiBClockSelection);
 8034052:	4b4f      	ldr	r3, [pc, #316]	; (8034190 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8034054:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8034058:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 803405c:	687b      	ldr	r3, [r7, #4]
 803405e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8034060:	494b      	ldr	r1, [pc, #300]	; (8034190 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8034062:	4313      	orrs	r3, r2
 8034064:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->SaiBClockSelection == RCC_SAIBCLKSOURCE_PLLI2SR)
 8034068:	687b      	ldr	r3, [r7, #4]
 803406a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 803406c:	2b00      	cmp	r3, #0
 803406e:	d101      	bne.n	8034074 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 8034070:	2301      	movs	r3, #1
 8034072:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->SaiBClockSelection == RCC_SAIBCLKSOURCE_PLLR)
 8034074:	687b      	ldr	r3, [r7, #4]
 8034076:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8034078:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 803407c:	d10c      	bne.n	8034098 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      /* Check for PLL/DIVR parameters */
      assert_param(IS_RCC_PLL_DIVR_VALUE(PeriphClkInit->PLLDivR));

      /* SAI_CLK_x = SAI_CLK(first level)/PLLDIVR */
      __HAL_RCC_PLL_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLDivR);
 803407e:	4b44      	ldr	r3, [pc, #272]	; (8034190 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8034080:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8034084:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8034088:	687b      	ldr	r3, [r7, #4]
 803408a:	695b      	ldr	r3, [r3, #20]
 803408c:	3b01      	subs	r3, #1
 803408e:	021b      	lsls	r3, r3, #8
 8034090:	493f      	ldr	r1, [pc, #252]	; (8034190 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8034092:	4313      	orrs	r3, r2
 8034094:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
  /*--------------------------------------------------------------------------*/
#endif /* STM32F413xx || STM32F423xx */

  /*------------------------------------ RTC configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8034098:	687b      	ldr	r3, [r7, #4]
 803409a:	681b      	ldr	r3, [r3, #0]
 803409c:	f003 0308 	and.w	r3, r3, #8
 80340a0:	2b00      	cmp	r3, #0
 80340a2:	f000 808a 	beq.w	80341ba <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80340a6:	2300      	movs	r3, #0
 80340a8:	60fb      	str	r3, [r7, #12]
 80340aa:	4b39      	ldr	r3, [pc, #228]	; (8034190 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 80340ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80340ae:	4a38      	ldr	r2, [pc, #224]	; (8034190 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 80340b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80340b4:	6413      	str	r3, [r2, #64]	; 0x40
 80340b6:	4b36      	ldr	r3, [pc, #216]	; (8034190 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 80340b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80340ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80340be:	60fb      	str	r3, [r7, #12]
 80340c0:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80340c2:	4b34      	ldr	r3, [pc, #208]	; (8034194 <HAL_RCCEx_PeriphCLKConfig+0x214>)
 80340c4:	681b      	ldr	r3, [r3, #0]
 80340c6:	4a33      	ldr	r2, [pc, #204]	; (8034194 <HAL_RCCEx_PeriphCLKConfig+0x214>)
 80340c8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80340cc:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80340ce:	f7f8 f8f5 	bl	802c2bc <HAL_GetTick>
 80340d2:	61b8      	str	r0, [r7, #24]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80340d4:	e008      	b.n	80340e8 <HAL_RCCEx_PeriphCLKConfig+0x168>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80340d6:	f7f8 f8f1 	bl	802c2bc <HAL_GetTick>
 80340da:	4602      	mov	r2, r0
 80340dc:	69bb      	ldr	r3, [r7, #24]
 80340de:	1ad3      	subs	r3, r2, r3
 80340e0:	2b02      	cmp	r3, #2
 80340e2:	d901      	bls.n	80340e8 <HAL_RCCEx_PeriphCLKConfig+0x168>
      {
        return HAL_TIMEOUT;
 80340e4:	2303      	movs	r3, #3
 80340e6:	e1d1      	b.n	803448c <HAL_RCCEx_PeriphCLKConfig+0x50c>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80340e8:	4b2a      	ldr	r3, [pc, #168]	; (8034194 <HAL_RCCEx_PeriphCLKConfig+0x214>)
 80340ea:	681b      	ldr	r3, [r3, #0]
 80340ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80340f0:	2b00      	cmp	r3, #0
 80340f2:	d0f0      	beq.n	80340d6 <HAL_RCCEx_PeriphCLKConfig+0x156>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80340f4:	4b26      	ldr	r3, [pc, #152]	; (8034190 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 80340f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80340f8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80340fc:	617b      	str	r3, [r7, #20]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80340fe:	697b      	ldr	r3, [r7, #20]
 8034100:	2b00      	cmp	r3, #0
 8034102:	d02f      	beq.n	8034164 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 8034104:	687b      	ldr	r3, [r7, #4]
 8034106:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8034108:	f403 7340 	and.w	r3, r3, #768	; 0x300
 803410c:	697a      	ldr	r2, [r7, #20]
 803410e:	429a      	cmp	r2, r3
 8034110:	d028      	beq.n	8034164 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8034112:	4b1f      	ldr	r3, [pc, #124]	; (8034190 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8034114:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8034116:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 803411a:	617b      	str	r3, [r7, #20]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 803411c:	4b1e      	ldr	r3, [pc, #120]	; (8034198 <HAL_RCCEx_PeriphCLKConfig+0x218>)
 803411e:	2201      	movs	r2, #1
 8034120:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8034122:	4b1d      	ldr	r3, [pc, #116]	; (8034198 <HAL_RCCEx_PeriphCLKConfig+0x218>)
 8034124:	2200      	movs	r2, #0
 8034126:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8034128:	4a19      	ldr	r2, [pc, #100]	; (8034190 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 803412a:	697b      	ldr	r3, [r7, #20]
 803412c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 803412e:	4b18      	ldr	r3, [pc, #96]	; (8034190 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8034130:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8034132:	f003 0301 	and.w	r3, r3, #1
 8034136:	2b01      	cmp	r3, #1
 8034138:	d114      	bne.n	8034164 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 803413a:	f7f8 f8bf 	bl	802c2bc <HAL_GetTick>
 803413e:	61b8      	str	r0, [r7, #24]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8034140:	e00a      	b.n	8034158 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8034142:	f7f8 f8bb 	bl	802c2bc <HAL_GetTick>
 8034146:	4602      	mov	r2, r0
 8034148:	69bb      	ldr	r3, [r7, #24]
 803414a:	1ad3      	subs	r3, r2, r3
 803414c:	f241 3288 	movw	r2, #5000	; 0x1388
 8034150:	4293      	cmp	r3, r2
 8034152:	d901      	bls.n	8034158 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
          {
            return HAL_TIMEOUT;
 8034154:	2303      	movs	r3, #3
 8034156:	e199      	b.n	803448c <HAL_RCCEx_PeriphCLKConfig+0x50c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8034158:	4b0d      	ldr	r3, [pc, #52]	; (8034190 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 803415a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 803415c:	f003 0302 	and.w	r3, r3, #2
 8034160:	2b00      	cmp	r3, #0
 8034162:	d0ee      	beq.n	8034142 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8034164:	687b      	ldr	r3, [r7, #4]
 8034166:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8034168:	f403 7340 	and.w	r3, r3, #768	; 0x300
 803416c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8034170:	d114      	bne.n	803419c <HAL_RCCEx_PeriphCLKConfig+0x21c>
 8034172:	4b07      	ldr	r3, [pc, #28]	; (8034190 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8034174:	689b      	ldr	r3, [r3, #8]
 8034176:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 803417a:	687b      	ldr	r3, [r7, #4]
 803417c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 803417e:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8034182:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8034186:	4902      	ldr	r1, [pc, #8]	; (8034190 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8034188:	4313      	orrs	r3, r2
 803418a:	608b      	str	r3, [r1, #8]
 803418c:	e00c      	b.n	80341a8 <HAL_RCCEx_PeriphCLKConfig+0x228>
 803418e:	bf00      	nop
 8034190:	40023800 	.word	0x40023800
 8034194:	40007000 	.word	0x40007000
 8034198:	42470e40 	.word	0x42470e40
 803419c:	4b89      	ldr	r3, [pc, #548]	; (80343c4 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 803419e:	689b      	ldr	r3, [r3, #8]
 80341a0:	4a88      	ldr	r2, [pc, #544]	; (80343c4 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 80341a2:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80341a6:	6093      	str	r3, [r2, #8]
 80341a8:	4b86      	ldr	r3, [pc, #536]	; (80343c4 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 80341aa:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80341ac:	687b      	ldr	r3, [r7, #4]
 80341ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80341b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80341b4:	4983      	ldr	r1, [pc, #524]	; (80343c4 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 80341b6:	4313      	orrs	r3, r2
 80341b8:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------ TIM configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80341ba:	687b      	ldr	r3, [r7, #4]
 80341bc:	681b      	ldr	r3, [r3, #0]
 80341be:	f003 0304 	and.w	r3, r3, #4
 80341c2:	2b00      	cmp	r3, #0
 80341c4:	d004      	beq.n	80341d0 <HAL_RCCEx_PeriphCLKConfig+0x250>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80341c6:	687b      	ldr	r3, [r7, #4]
 80341c8:	f893 2054 	ldrb.w	r2, [r3, #84]	; 0x54
 80341cc:	4b7e      	ldr	r3, [pc, #504]	; (80343c8 <HAL_RCCEx_PeriphCLKConfig+0x448>)
 80341ce:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------- FMPI2C1 Configuration --------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 80341d0:	687b      	ldr	r3, [r7, #4]
 80341d2:	681b      	ldr	r3, [r3, #0]
 80341d4:	f003 0310 	and.w	r3, r3, #16
 80341d8:	2b00      	cmp	r3, #0
 80341da:	d00a      	beq.n	80341f2 <HAL_RCCEx_PeriphCLKConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 80341dc:	4b79      	ldr	r3, [pc, #484]	; (80343c4 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 80341de:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80341e2:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80341e6:	687b      	ldr	r3, [r7, #4]
 80341e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80341ea:	4976      	ldr	r1, [pc, #472]	; (80343c4 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 80341ec:	4313      	orrs	r3, r2
 80341ee:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------- CLK48 Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80341f2:	687b      	ldr	r3, [r7, #4]
 80341f4:	681b      	ldr	r3, [r3, #0]
 80341f6:	f003 0320 	and.w	r3, r3, #32
 80341fa:	2b00      	cmp	r3, #0
 80341fc:	d011      	beq.n	8034222 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80341fe:	4b71      	ldr	r3, [pc, #452]	; (80343c4 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8034200:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8034204:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8034208:	687b      	ldr	r3, [r7, #4]
 803420a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 803420c:	496d      	ldr	r1, [pc, #436]	; (80343c4 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 803420e:	4313      	orrs	r3, r2
 8034210:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94

    /* Enable the PLLI2S when it's used as clock source for CLK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)
 8034214:	687b      	ldr	r3, [r7, #4]
 8034216:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8034218:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 803421c:	d101      	bne.n	8034222 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
    {
      plli2sused = 1U;
 803421e:	2301      	movs	r3, #1
 8034220:	61fb      	str	r3, [r7, #28]
    }
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------- SDIO Configuration -----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8034222:	687b      	ldr	r3, [r7, #4]
 8034224:	681b      	ldr	r3, [r3, #0]
 8034226:	f003 0340 	and.w	r3, r3, #64	; 0x40
 803422a:	2b00      	cmp	r3, #0
 803422c:	d00a      	beq.n	8034244 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 803422e:	4b65      	ldr	r3, [pc, #404]	; (80343c4 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8034230:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8034234:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8034238:	687b      	ldr	r3, [r7, #4]
 803423a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 803423c:	4961      	ldr	r1, [pc, #388]	; (80343c4 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 803423e:	4313      	orrs	r3, r2
 8034240:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  /*--------------------------------------------------------------------------*/

  /*-------------------------------------- PLLI2S Configuration --------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : I2S on APB1 or
     I2S on APB2*/
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8034244:	69fb      	ldr	r3, [r7, #28]
 8034246:	2b01      	cmp	r3, #1
 8034248:	d004      	beq.n	8034254 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
 803424a:	687b      	ldr	r3, [r7, #4]
 803424c:	681b      	ldr	r3, [r3, #0]
 803424e:	2b80      	cmp	r3, #128	; 0x80
 8034250:	f040 80c6 	bne.w	80343e0 <HAL_RCCEx_PeriphCLKConfig+0x460>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8034254:	4b5d      	ldr	r3, [pc, #372]	; (80343cc <HAL_RCCEx_PeriphCLKConfig+0x44c>)
 8034256:	2200      	movs	r2, #0
 8034258:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 803425a:	f7f8 f82f 	bl	802c2bc <HAL_GetTick>
 803425e:	61b8      	str	r0, [r7, #24]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8034260:	e008      	b.n	8034274 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8034262:	f7f8 f82b 	bl	802c2bc <HAL_GetTick>
 8034266:	4602      	mov	r2, r0
 8034268:	69bb      	ldr	r3, [r7, #24]
 803426a:	1ad3      	subs	r3, r2, r3
 803426c:	2b02      	cmp	r3, #2
 803426e:	d901      	bls.n	8034274 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8034270:	2303      	movs	r3, #3
 8034272:	e10b      	b.n	803448c <HAL_RCCEx_PeriphCLKConfig+0x50c>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8034274:	4b53      	ldr	r3, [pc, #332]	; (80343c4 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8034276:	681b      	ldr	r3, [r3, #0]
 8034278:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 803427c:	2b00      	cmp	r3, #0
 803427e:	d1f0      	bne.n	8034262 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SCLKSOURCE(PeriphClkInit->PLLI2SSelection));
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
    /*-------------------- Set the PLL I2S clock -----------------------------*/
    __HAL_RCC_PLL_I2S_CONFIG(PeriphClkInit->PLLI2SSelection);
 8034280:	4a53      	ldr	r2, [pc, #332]	; (80343d0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8034282:	687b      	ldr	r3, [r7, #4]
 8034284:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8034286:	6013      	str	r3, [r2, #0]

    /*------- In Case of PLLI2S is selected as source clock for I2S ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8034288:	687b      	ldr	r3, [r7, #4]
 803428a:	681b      	ldr	r3, [r3, #0]
 803428c:	f003 0301 	and.w	r3, r3, #1
 8034290:	2b00      	cmp	r3, #0
 8034292:	d003      	beq.n	803429c <HAL_RCCEx_PeriphCLKConfig+0x31c>
 8034294:	687b      	ldr	r3, [r7, #4]
 8034296:	69db      	ldr	r3, [r3, #28]
 8034298:	2b00      	cmp	r3, #0
 803429a:	d023      	beq.n	80342e4 <HAL_RCCEx_PeriphCLKConfig+0x364>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)) ||
 803429c:	687b      	ldr	r3, [r7, #4]
 803429e:	681b      	ldr	r3, [r3, #0]
 80342a0:	f003 0302 	and.w	r3, r3, #2
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 80342a4:	2b00      	cmp	r3, #0
 80342a6:	d003      	beq.n	80342b0 <HAL_RCCEx_PeriphCLKConfig+0x330>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)) ||
 80342a8:	687b      	ldr	r3, [r7, #4]
 80342aa:	6a1b      	ldr	r3, [r3, #32]
 80342ac:	2b00      	cmp	r3, #0
 80342ae:	d019      	beq.n	80342e4 <HAL_RCCEx_PeriphCLKConfig+0x364>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)) ||
 80342b0:	687b      	ldr	r3, [r7, #4]
 80342b2:	681b      	ldr	r3, [r3, #0]
 80342b4:	f003 0320 	and.w	r3, r3, #32
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)) ||
 80342b8:	2b00      	cmp	r3, #0
 80342ba:	d004      	beq.n	80342c6 <HAL_RCCEx_PeriphCLKConfig+0x346>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)) ||
 80342bc:	687b      	ldr	r3, [r7, #4]
 80342be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80342c0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80342c4:	d00e      	beq.n	80342e4 <HAL_RCCEx_PeriphCLKConfig+0x364>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO) && (PeriphClkInit->SdioClockSelection == RCC_SDIOCLKSOURCE_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)))
 80342c6:	687b      	ldr	r3, [r7, #4]
 80342c8:	681b      	ldr	r3, [r3, #0]
 80342ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)) ||
 80342ce:	2b00      	cmp	r3, #0
 80342d0:	d019      	beq.n	8034306 <HAL_RCCEx_PeriphCLKConfig+0x386>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO) && (PeriphClkInit->SdioClockSelection == RCC_SDIOCLKSOURCE_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)))
 80342d2:	687b      	ldr	r3, [r7, #4]
 80342d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80342d6:	2b00      	cmp	r3, #0
 80342d8:	d115      	bne.n	8034306 <HAL_RCCEx_PeriphCLKConfig+0x386>
 80342da:	687b      	ldr	r3, [r7, #4]
 80342dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80342de:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80342e2:	d110      	bne.n	8034306 <HAL_RCCEx_PeriphCLKConfig+0x386>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM)*/
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80342e4:	687b      	ldr	r3, [r7, #4]
 80342e6:	685a      	ldr	r2, [r3, #4]
 80342e8:	687b      	ldr	r3, [r7, #4]
 80342ea:	689b      	ldr	r3, [r3, #8]
 80342ec:	019b      	lsls	r3, r3, #6
 80342ee:	431a      	orrs	r2, r3
 80342f0:	687b      	ldr	r3, [r7, #4]
 80342f2:	68db      	ldr	r3, [r3, #12]
 80342f4:	061b      	lsls	r3, r3, #24
 80342f6:	431a      	orrs	r2, r3
 80342f8:	687b      	ldr	r3, [r7, #4]
 80342fa:	691b      	ldr	r3, [r3, #16]
 80342fc:	071b      	lsls	r3, r3, #28
 80342fe:	4931      	ldr	r1, [pc, #196]	; (80343c4 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8034300:	4313      	orrs	r3, r2
 8034302:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

#if defined(STM32F413xx) || defined(STM32F423xx)
    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAIA) == RCC_PERIPHCLK_SAIA) && (PeriphClkInit->SaiAClockSelection == RCC_SAIACLKSOURCE_PLLI2SR)) ||
 8034306:	687b      	ldr	r3, [r7, #4]
 8034308:	681b      	ldr	r3, [r3, #0]
 803430a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 803430e:	2b00      	cmp	r3, #0
 8034310:	d003      	beq.n	803431a <HAL_RCCEx_PeriphCLKConfig+0x39a>
 8034312:	687b      	ldr	r3, [r7, #4]
 8034314:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8034316:	2b00      	cmp	r3, #0
 8034318:	d009      	beq.n	803432e <HAL_RCCEx_PeriphCLKConfig+0x3ae>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAIB) == RCC_PERIPHCLK_SAIB) && (PeriphClkInit->SaiBClockSelection == RCC_SAIBCLKSOURCE_PLLI2SR)))
 803431a:	687b      	ldr	r3, [r7, #4]
 803431c:	681b      	ldr	r3, [r3, #0]
 803431e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAIA) == RCC_PERIPHCLK_SAIA) && (PeriphClkInit->SaiAClockSelection == RCC_SAIACLKSOURCE_PLLI2SR)) ||
 8034322:	2b00      	cmp	r3, #0
 8034324:	d026      	beq.n	8034374 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAIB) == RCC_PERIPHCLK_SAIB) && (PeriphClkInit->SaiBClockSelection == RCC_SAIBCLKSOURCE_PLLI2SR)))
 8034326:	687b      	ldr	r3, [r7, #4]
 8034328:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 803432a:	2b00      	cmp	r3, #0
 803432c:	d122      	bne.n	8034374 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Check for PLLI2S/DIVR parameters */
      assert_param(IS_RCC_PLLI2S_DIVR_VALUE(PeriphClkInit->PLLI2SDivR));

      /* Read PLLI2SQ value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 803432e:	4b25      	ldr	r3, [pc, #148]	; (80343c4 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8034330:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8034334:	0e1b      	lsrs	r3, r3, #24
 8034336:	f003 030f 	and.w	r3, r3, #15
 803433a:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sq, PeriphClkInit->PLLI2S.PLLI2SR);
 803433c:	687b      	ldr	r3, [r7, #4]
 803433e:	685a      	ldr	r2, [r3, #4]
 8034340:	687b      	ldr	r3, [r7, #4]
 8034342:	689b      	ldr	r3, [r3, #8]
 8034344:	019b      	lsls	r3, r3, #6
 8034346:	431a      	orrs	r2, r3
 8034348:	693b      	ldr	r3, [r7, #16]
 803434a:	061b      	lsls	r3, r3, #24
 803434c:	431a      	orrs	r2, r3
 803434e:	687b      	ldr	r3, [r7, #4]
 8034350:	691b      	ldr	r3, [r3, #16]
 8034352:	071b      	lsls	r3, r3, #28
 8034354:	491b      	ldr	r1, [pc, #108]	; (80343c4 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8034356:	4313      	orrs	r3, r2
 8034358:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVR */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLI2SDivR);
 803435c:	4b19      	ldr	r3, [pc, #100]	; (80343c4 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 803435e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8034362:	f023 021f 	bic.w	r2, r3, #31
 8034366:	687b      	ldr	r3, [r7, #4]
 8034368:	699b      	ldr	r3, [r3, #24]
 803436a:	3b01      	subs	r3, #1
 803436c:	4915      	ldr	r1, [pc, #84]	; (80343c4 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 803436e:	4313      	orrs	r3, r2
 8034370:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F413xx || STM32F423xx */

    /*----------------- In Case of PLLI2S is just selected  ------------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8034374:	687b      	ldr	r3, [r7, #4]
 8034376:	681b      	ldr	r3, [r3, #0]
 8034378:	f003 0380 	and.w	r3, r3, #128	; 0x80
 803437c:	2b00      	cmp	r3, #0
 803437e:	d010      	beq.n	80343a2 <HAL_RCCEx_PeriphCLKConfig+0x422>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM)*/
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8034380:	687b      	ldr	r3, [r7, #4]
 8034382:	685a      	ldr	r2, [r3, #4]
 8034384:	687b      	ldr	r3, [r7, #4]
 8034386:	689b      	ldr	r3, [r3, #8]
 8034388:	019b      	lsls	r3, r3, #6
 803438a:	431a      	orrs	r2, r3
 803438c:	687b      	ldr	r3, [r7, #4]
 803438e:	68db      	ldr	r3, [r3, #12]
 8034390:	061b      	lsls	r3, r3, #24
 8034392:	431a      	orrs	r2, r3
 8034394:	687b      	ldr	r3, [r7, #4]
 8034396:	691b      	ldr	r3, [r3, #16]
 8034398:	071b      	lsls	r3, r3, #28
 803439a:	490a      	ldr	r1, [pc, #40]	; (80343c4 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 803439c:	4313      	orrs	r3, r2
 803439e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80343a2:	4b0a      	ldr	r3, [pc, #40]	; (80343cc <HAL_RCCEx_PeriphCLKConfig+0x44c>)
 80343a4:	2201      	movs	r2, #1
 80343a6:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80343a8:	f7f7 ff88 	bl	802c2bc <HAL_GetTick>
 80343ac:	61b8      	str	r0, [r7, #24]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80343ae:	e011      	b.n	80343d4 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80343b0:	f7f7 ff84 	bl	802c2bc <HAL_GetTick>
 80343b4:	4602      	mov	r2, r0
 80343b6:	69bb      	ldr	r3, [r7, #24]
 80343b8:	1ad3      	subs	r3, r2, r3
 80343ba:	2b02      	cmp	r3, #2
 80343bc:	d90a      	bls.n	80343d4 <HAL_RCCEx_PeriphCLKConfig+0x454>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80343be:	2303      	movs	r3, #3
 80343c0:	e064      	b.n	803448c <HAL_RCCEx_PeriphCLKConfig+0x50c>
 80343c2:	bf00      	nop
 80343c4:	40023800 	.word	0x40023800
 80343c8:	424711e0 	.word	0x424711e0
 80343cc:	42470068 	.word	0x42470068
 80343d0:	424710d8 	.word	0x424710d8
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80343d4:	4b2f      	ldr	r3, [pc, #188]	; (8034494 <HAL_RCCEx_PeriphCLKConfig+0x514>)
 80343d6:	681b      	ldr	r3, [r3, #0]
 80343d8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80343dc:	2b00      	cmp	r3, #0
 80343de:	d0e7      	beq.n	80343b0 <HAL_RCCEx_PeriphCLKConfig+0x430>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80343e0:	687b      	ldr	r3, [r7, #4]
 80343e2:	681b      	ldr	r3, [r3, #0]
 80343e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80343e8:	2b00      	cmp	r3, #0
 80343ea:	d00a      	beq.n	8034402 <HAL_RCCEx_PeriphCLKConfig+0x482>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80343ec:	4b29      	ldr	r3, [pc, #164]	; (8034494 <HAL_RCCEx_PeriphCLKConfig+0x514>)
 80343ee:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80343f2:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80343f6:	687b      	ldr	r3, [r7, #4]
 80343f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80343fa:	4926      	ldr	r1, [pc, #152]	; (8034494 <HAL_RCCEx_PeriphCLKConfig+0x514>)
 80343fc:	4313      	orrs	r3, r2
 80343fe:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------- DFSDM1 Audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8034402:	687b      	ldr	r3, [r7, #4]
 8034404:	681b      	ldr	r3, [r3, #0]
 8034406:	f403 7300 	and.w	r3, r3, #512	; 0x200
 803440a:	2b00      	cmp	r3, #0
 803440c:	d00a      	beq.n	8034424 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 Audio interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 803440e:	4b21      	ldr	r3, [pc, #132]	; (8034494 <HAL_RCCEx_PeriphCLKConfig+0x514>)
 8034410:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8034414:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8034418:	687b      	ldr	r3, [r7, #4]
 803441a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 803441c:	491d      	ldr	r1, [pc, #116]	; (8034494 <HAL_RCCEx_PeriphCLKConfig+0x514>)
 803441e:	4313      	orrs	r3, r2
 8034420:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
  /*--------------------------------------------------------------------------*/

#if defined(STM32F413xx) || defined(STM32F423xx)
  /*-------------------- DFSDM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM2) == RCC_PERIPHCLK_DFSDM2)
 8034424:	687b      	ldr	r3, [r7, #4]
 8034426:	681b      	ldr	r3, [r3, #0]
 8034428:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 803442c:	2b00      	cmp	r3, #0
 803442e:	d00a      	beq.n	8034446 <HAL_RCCEx_PeriphCLKConfig+0x4c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM2CLKSOURCE(PeriphClkInit->Dfsdm2ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
 8034430:	4b18      	ldr	r3, [pc, #96]	; (8034494 <HAL_RCCEx_PeriphCLKConfig+0x514>)
 8034432:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8034436:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 803443a:	687b      	ldr	r3, [r7, #4]
 803443c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 803443e:	4915      	ldr	r1, [pc, #84]	; (8034494 <HAL_RCCEx_PeriphCLKConfig+0x514>)
 8034440:	4313      	orrs	r3, r2
 8034442:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------- DFSDM2 Audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM2_AUDIO) == RCC_PERIPHCLK_DFSDM2_AUDIO)
 8034446:	687b      	ldr	r3, [r7, #4]
 8034448:	681b      	ldr	r3, [r3, #0]
 803444a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 803444e:	2b00      	cmp	r3, #0
 8034450:	d00a      	beq.n	8034468 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM2AUDIOCLKSOURCE(PeriphClkInit->Dfsdm2AudioClockSelection));

    /* Configure the DFSDM1 Audio interface clock source */
    __HAL_RCC_DFSDM2AUDIO_CONFIG(PeriphClkInit->Dfsdm2AudioClockSelection);
 8034452:	4b10      	ldr	r3, [pc, #64]	; (8034494 <HAL_RCCEx_PeriphCLKConfig+0x514>)
 8034454:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8034458:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 803445c:	687b      	ldr	r3, [r7, #4]
 803445e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8034460:	490c      	ldr	r1, [pc, #48]	; (8034494 <HAL_RCCEx_PeriphCLKConfig+0x514>)
 8034462:	4313      	orrs	r3, r2
 8034464:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- LPTIM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8034468:	687b      	ldr	r3, [r7, #4]
 803446a:	681b      	ldr	r3, [r3, #0]
 803446c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8034470:	2b00      	cmp	r3, #0
 8034472:	d00a      	beq.n	803448a <HAL_RCCEx_PeriphCLKConfig+0x50a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8034474:	4b07      	ldr	r3, [pc, #28]	; (8034494 <HAL_RCCEx_PeriphCLKConfig+0x514>)
 8034476:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 803447a:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 803447e:	687b      	ldr	r3, [r7, #4]
 8034480:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8034482:	4904      	ldr	r1, [pc, #16]	; (8034494 <HAL_RCCEx_PeriphCLKConfig+0x514>)
 8034484:	4313      	orrs	r3, r2
 8034486:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/
#endif /* STM32F413xx || STM32F423xx */

  return HAL_OK;
 803448a:	2300      	movs	r3, #0
}
 803448c:	4618      	mov	r0, r3
 803448e:	3720      	adds	r7, #32
 8034490:	46bd      	mov	sp, r7
 8034492:	bd80      	pop	{r7, pc}
 8034494:	40023800 	.word	0x40023800

08034498 <HAL_RCCEx_GetPeriphCLKConfig>:
  * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
  *         will be configured.
  * @retval None
  */
void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8034498:	b480      	push	{r7}
 803449a:	b085      	sub	sp, #20
 803449c:	af00      	add	r7, sp, #0
 803449e:	6078      	str	r0, [r7, #4]
  uint32_t tempreg;

  /* Set all possible values for the extended clock type parameter------------*/
#if defined(STM32F413xx) || defined(STM32F423xx)
  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_I2S_APB1     | RCC_PERIPHCLK_I2S_APB2 |\
 80344a0:	687b      	ldr	r3, [r7, #4]
 80344a2:	f647 727f 	movw	r2, #32639	; 0x7f7f
 80344a6:	601a      	str	r2, [r3, #0]
#endif /* STM32F413xx || STM32F423xx */



  /* Get the PLLI2S Clock configuration --------------------------------------*/
  PeriphClkInit->PLLI2S.PLLI2SM = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM) >> RCC_PLLI2SCFGR_PLLI2SM_Pos);
 80344a8:	4b52      	ldr	r3, [pc, #328]	; (80345f4 <HAL_RCCEx_GetPeriphCLKConfig+0x15c>)
 80344aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80344ae:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80344b2:	687b      	ldr	r3, [r7, #4]
 80344b4:	605a      	str	r2, [r3, #4]
  PeriphClkInit->PLLI2S.PLLI2SN = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> RCC_PLLI2SCFGR_PLLI2SN_Pos);
 80344b6:	4b4f      	ldr	r3, [pc, #316]	; (80345f4 <HAL_RCCEx_GetPeriphCLKConfig+0x15c>)
 80344b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80344bc:	099b      	lsrs	r3, r3, #6
 80344be:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80344c2:	687b      	ldr	r3, [r7, #4]
 80344c4:	609a      	str	r2, [r3, #8]
  PeriphClkInit->PLLI2S.PLLI2SQ = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80344c6:	4b4b      	ldr	r3, [pc, #300]	; (80345f4 <HAL_RCCEx_GetPeriphCLKConfig+0x15c>)
 80344c8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80344cc:	0e1b      	lsrs	r3, r3, #24
 80344ce:	f003 020f 	and.w	r2, r3, #15
 80344d2:	687b      	ldr	r3, [r7, #4]
 80344d4:	60da      	str	r2, [r3, #12]
  PeriphClkInit->PLLI2S.PLLI2SR = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80344d6:	4b47      	ldr	r3, [pc, #284]	; (80345f4 <HAL_RCCEx_GetPeriphCLKConfig+0x15c>)
 80344d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80344dc:	0f1b      	lsrs	r3, r3, #28
 80344de:	f003 0207 	and.w	r2, r3, #7
 80344e2:	687b      	ldr	r3, [r7, #4]
 80344e4:	611a      	str	r2, [r3, #16]
#if defined(STM32F413xx) || defined(STM32F423xx)
  /* Get the PLL/PLLI2S division factors -------------------------------------*/
  PeriphClkInit->PLLI2SDivR = (uint32_t)((RCC->DCKCFGR & RCC_DCKCFGR_PLLI2SDIVR) >> RCC_DCKCFGR_PLLI2SDIVR_Pos);
 80344e6:	4b43      	ldr	r3, [pc, #268]	; (80345f4 <HAL_RCCEx_GetPeriphCLKConfig+0x15c>)
 80344e8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80344ec:	f003 021f 	and.w	r2, r3, #31
 80344f0:	687b      	ldr	r3, [r7, #4]
 80344f2:	619a      	str	r2, [r3, #24]
  PeriphClkInit->PLLDivR = (uint32_t)((RCC->DCKCFGR & RCC_DCKCFGR_PLLDIVR) >> RCC_DCKCFGR_PLLDIVR_Pos);
 80344f4:	4b3f      	ldr	r3, [pc, #252]	; (80345f4 <HAL_RCCEx_GetPeriphCLKConfig+0x15c>)
 80344f6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80344fa:	0a1b      	lsrs	r3, r3, #8
 80344fc:	f003 021f 	and.w	r2, r3, #31
 8034500:	687b      	ldr	r3, [r7, #4]
 8034502:	615a      	str	r2, [r3, #20]
#endif /* STM32F413xx || STM32F423xx */

  /* Get the I2S APB1 clock configuration ------------------------------------*/
  PeriphClkInit->I2sApb1ClockSelection = __HAL_RCC_GET_I2S_APB1_SOURCE();
 8034504:	4b3b      	ldr	r3, [pc, #236]	; (80345f4 <HAL_RCCEx_GetPeriphCLKConfig+0x15c>)
 8034506:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 803450a:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 803450e:	687b      	ldr	r3, [r7, #4]
 8034510:	61da      	str	r2, [r3, #28]

  /* Get the I2S APB2 clock configuration ------------------------------------*/
  PeriphClkInit->I2sApb2ClockSelection = __HAL_RCC_GET_I2S_APB2_SOURCE();
 8034512:	4b38      	ldr	r3, [pc, #224]	; (80345f4 <HAL_RCCEx_GetPeriphCLKConfig+0x15c>)
 8034514:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8034518:	f003 52c0 	and.w	r2, r3, #402653184	; 0x18000000
 803451c:	687b      	ldr	r3, [r7, #4]
 803451e:	621a      	str	r2, [r3, #32]

  /* Get the RTC Clock configuration -----------------------------------------*/
  tempreg = (RCC->CFGR & RCC_CFGR_RTCPRE);
 8034520:	4b34      	ldr	r3, [pc, #208]	; (80345f4 <HAL_RCCEx_GetPeriphCLKConfig+0x15c>)
 8034522:	689b      	ldr	r3, [r3, #8]
 8034524:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 8034528:	60fb      	str	r3, [r7, #12]
  PeriphClkInit->RTCClockSelection = (uint32_t)((tempreg) | (RCC->BDCR & RCC_BDCR_RTCSEL));
 803452a:	4b32      	ldr	r3, [pc, #200]	; (80345f4 <HAL_RCCEx_GetPeriphCLKConfig+0x15c>)
 803452c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 803452e:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8034532:	68fb      	ldr	r3, [r7, #12]
 8034534:	431a      	orrs	r2, r3
 8034536:	687b      	ldr	r3, [r7, #4]
 8034538:	625a      	str	r2, [r3, #36]	; 0x24

  /* Get the FMPI2C1 clock configuration -------------------------------------*/
  PeriphClkInit->Fmpi2c1ClockSelection = __HAL_RCC_GET_FMPI2C1_SOURCE();
 803453a:	4b2e      	ldr	r3, [pc, #184]	; (80345f4 <HAL_RCCEx_GetPeriphCLKConfig+0x15c>)
 803453c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8034540:	f403 0240 	and.w	r2, r3, #12582912	; 0xc00000
 8034544:	687b      	ldr	r3, [r7, #4]
 8034546:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Get the CLK48 clock configuration ---------------------------------------*/
  PeriphClkInit->Clk48ClockSelection = __HAL_RCC_GET_CLK48_SOURCE();
 8034548:	4b2a      	ldr	r3, [pc, #168]	; (80345f4 <HAL_RCCEx_GetPeriphCLKConfig+0x15c>)
 803454a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 803454e:	f003 6200 	and.w	r2, r3, #134217728	; 0x8000000
 8034552:	687b      	ldr	r3, [r7, #4]
 8034554:	631a      	str	r2, [r3, #48]	; 0x30

  /* Get the SDIO clock configuration ----------------------------------------*/
  PeriphClkInit->SdioClockSelection = __HAL_RCC_GET_SDIO_SOURCE();
 8034556:	4b27      	ldr	r3, [pc, #156]	; (80345f4 <HAL_RCCEx_GetPeriphCLKConfig+0x15c>)
 8034558:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 803455c:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8034560:	687b      	ldr	r3, [r7, #4]
 8034562:	629a      	str	r2, [r3, #40]	; 0x28

  /* Get the DFSDM1 clock configuration --------------------------------------*/
  PeriphClkInit->Dfsdm1ClockSelection = __HAL_RCC_GET_DFSDM1_SOURCE();
 8034564:	4b23      	ldr	r3, [pc, #140]	; (80345f4 <HAL_RCCEx_GetPeriphCLKConfig+0x15c>)
 8034566:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 803456a:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 803456e:	687b      	ldr	r3, [r7, #4]
 8034570:	635a      	str	r2, [r3, #52]	; 0x34

  /* Get the DFSDM1 Audio clock configuration --------------------------------*/
  PeriphClkInit->Dfsdm1AudioClockSelection = __HAL_RCC_GET_DFSDM1AUDIO_SOURCE();
 8034572:	4b20      	ldr	r3, [pc, #128]	; (80345f4 <HAL_RCCEx_GetPeriphCLKConfig+0x15c>)
 8034574:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8034578:	f403 4200 	and.w	r2, r3, #32768	; 0x8000
 803457c:	687b      	ldr	r3, [r7, #4]
 803457e:	639a      	str	r2, [r3, #56]	; 0x38

#if defined(STM32F413xx) || defined(STM32F423xx)
  /* Get the DFSDM2 clock configuration --------------------------------------*/
  PeriphClkInit->Dfsdm2ClockSelection = __HAL_RCC_GET_DFSDM2_SOURCE();
 8034580:	4b1c      	ldr	r3, [pc, #112]	; (80345f4 <HAL_RCCEx_GetPeriphCLKConfig+0x15c>)
 8034582:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8034586:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 803458a:	687b      	ldr	r3, [r7, #4]
 803458c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Get the DFSDM2 Audio clock configuration --------------------------------*/
  PeriphClkInit->Dfsdm2AudioClockSelection = __HAL_RCC_GET_DFSDM2AUDIO_SOURCE();
 803458e:	4b19      	ldr	r3, [pc, #100]	; (80345f4 <HAL_RCCEx_GetPeriphCLKConfig+0x15c>)
 8034590:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8034594:	f403 4280 	and.w	r2, r3, #16384	; 0x4000
 8034598:	687b      	ldr	r3, [r7, #4]
 803459a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Get the LPTIM1 clock configuration --------------------------------------*/
  PeriphClkInit->Lptim1ClockSelection = __HAL_RCC_GET_LPTIM1_SOURCE();
 803459c:	4b15      	ldr	r3, [pc, #84]	; (80345f4 <HAL_RCCEx_GetPeriphCLKConfig+0x15c>)
 803459e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80345a2:	f003 4240 	and.w	r2, r3, #3221225472	; 0xc0000000
 80345a6:	687b      	ldr	r3, [r7, #4]
 80345a8:	645a      	str	r2, [r3, #68]	; 0x44

  /* Get the SAI1 Block Aclock configuration ---------------------------------*/
  PeriphClkInit->SaiAClockSelection = __HAL_RCC_GET_SAI_BLOCKA_SOURCE();
 80345aa:	4b12      	ldr	r3, [pc, #72]	; (80345f4 <HAL_RCCEx_GetPeriphCLKConfig+0x15c>)
 80345ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80345b0:	f403 1240 	and.w	r2, r3, #3145728	; 0x300000
 80345b4:	687b      	ldr	r3, [r7, #4]
 80345b6:	649a      	str	r2, [r3, #72]	; 0x48

  /* Get the SAI1 Block B clock configuration --------------------------------*/
  PeriphClkInit->SaiBClockSelection = __HAL_RCC_GET_SAI_BLOCKB_SOURCE();
 80345b8:	4b0e      	ldr	r3, [pc, #56]	; (80345f4 <HAL_RCCEx_GetPeriphCLKConfig+0x15c>)
 80345ba:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80345be:	f403 0240 	and.w	r2, r3, #12582912	; 0xc00000
 80345c2:	687b      	ldr	r3, [r7, #4]
 80345c4:	64da      	str	r2, [r3, #76]	; 0x4c
#endif /* STM32F413xx || STM32F423xx */

  /* Get the TIM Prescaler configuration -------------------------------------*/
  if ((RCC->DCKCFGR & RCC_DCKCFGR_TIMPRE) == RESET)
 80345c6:	4b0b      	ldr	r3, [pc, #44]	; (80345f4 <HAL_RCCEx_GetPeriphCLKConfig+0x15c>)
 80345c8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80345cc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80345d0:	2b00      	cmp	r3, #0
 80345d2:	d104      	bne.n	80345de <HAL_RCCEx_GetPeriphCLKConfig+0x146>
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_DESACTIVATED;
 80345d4:	687b      	ldr	r3, [r7, #4]
 80345d6:	2200      	movs	r2, #0
 80345d8:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  }
  else
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
  }
}
 80345dc:	e003      	b.n	80345e6 <HAL_RCCEx_GetPeriphCLKConfig+0x14e>
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
 80345de:	687b      	ldr	r3, [r7, #4]
 80345e0:	2201      	movs	r2, #1
 80345e2:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
}
 80345e6:	bf00      	nop
 80345e8:	3714      	adds	r7, #20
 80345ea:	46bd      	mov	sp, r7
 80345ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80345f0:	4770      	bx	lr
 80345f2:	bf00      	nop
 80345f4:	40023800 	.word	0x40023800

080345f8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg RCC_PERIPHCLK_I2S_APB1: I2S APB1 peripheral clock
  *            @arg RCC_PERIPHCLK_I2S_APB2: I2S APB2 peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80345f8:	b480      	push	{r7}
 80345fa:	b087      	sub	sp, #28
 80345fc:	af00      	add	r7, sp, #0
 80345fe:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8034600:	2300      	movs	r3, #0
 8034602:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8034604:	2300      	movs	r3, #0
 8034606:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8034608:	2300      	movs	r3, #0
 803460a:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 803460c:	2300      	movs	r3, #0
 803460e:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8034610:	687b      	ldr	r3, [r7, #4]
 8034612:	2b01      	cmp	r3, #1
 8034614:	d003      	beq.n	803461e <HAL_RCCEx_GetPeriphCLKFreq+0x26>
 8034616:	2b02      	cmp	r3, #2
 8034618:	f000 8098 	beq.w	803474c <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 803461c:	e12d      	b.n	803487a <HAL_RCCEx_GetPeriphCLKFreq+0x282>
  {
  case RCC_PERIPHCLK_I2S_APB1:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_APB1_SOURCE();
 803461e:	4b9a      	ldr	r3, [pc, #616]	; (8034888 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8034620:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8034624:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
 8034628:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 803462a:	68fb      	ldr	r3, [r7, #12]
 803462c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8034630:	d00c      	beq.n	803464c <HAL_RCCEx_GetPeriphCLKFreq+0x54>
 8034632:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8034636:	d802      	bhi.n	803463e <HAL_RCCEx_GetPeriphCLKFreq+0x46>
 8034638:	2b00      	cmp	r3, #0
 803463a:	d00a      	beq.n	8034652 <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
 803463c:	e082      	b.n	8034744 <HAL_RCCEx_GetPeriphCLKFreq+0x14c>
 803463e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8034642:	d047      	beq.n	80346d4 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
 8034644:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
 8034648:	d06f      	beq.n	803472a <HAL_RCCEx_GetPeriphCLKFreq+0x132>
 803464a:	e07b      	b.n	8034744 <HAL_RCCEx_GetPeriphCLKFreq+0x14c>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SAPB1CLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 803464c:	4b8f      	ldr	r3, [pc, #572]	; (803488c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 803464e:	617b      	str	r3, [r7, #20]
          break;
 8034650:	e07b      	b.n	803474a <HAL_RCCEx_GetPeriphCLKFreq+0x152>
        }
      /* Check if I2S clock selection is PLLI2S VCO output clock divided by PLLI2SR used as I2S clock */
      case RCC_I2SAPB1CLKSOURCE_PLLI2S:
        {
          if((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SSRC) == RCC_PLLI2SCFGR_PLLI2SSRC)
 8034652:	4b8d      	ldr	r3, [pc, #564]	; (8034888 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8034654:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8034658:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 803465c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8034660:	d109      	bne.n	8034676 <HAL_RCCEx_GetPeriphCLKFreq+0x7e>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(EXTERNAL_CLOCK_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8034662:	4b89      	ldr	r3, [pc, #548]	; (8034888 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8034664:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8034668:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 803466c:	4a87      	ldr	r2, [pc, #540]	; (803488c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 803466e:	fbb2 f3f3 	udiv	r3, r2, r3
 8034672:	613b      	str	r3, [r7, #16]
 8034674:	e019      	b.n	80346aa <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
          }
          else
          {
            /* Configure the PLLI2S division factor */
            /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
            if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8034676:	4b84      	ldr	r3, [pc, #528]	; (8034888 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8034678:	685b      	ldr	r3, [r3, #4]
 803467a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 803467e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8034682:	d109      	bne.n	8034698 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
            {
              /* Get the I2S source clock value */
              vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8034684:	4b80      	ldr	r3, [pc, #512]	; (8034888 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8034686:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 803468a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 803468e:	4a80      	ldr	r2, [pc, #512]	; (8034890 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8034690:	fbb2 f3f3 	udiv	r3, r2, r3
 8034694:	613b      	str	r3, [r7, #16]
 8034696:	e008      	b.n	80346aa <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
            }
            else
            {
              /* Get the I2S source clock value */
              vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8034698:	4b7b      	ldr	r3, [pc, #492]	; (8034888 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 803469a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 803469e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80346a2:	4a7c      	ldr	r2, [pc, #496]	; (8034894 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 80346a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80346a8:	613b      	str	r3, [r7, #16]
            }
          }
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 80346aa:	4b77      	ldr	r3, [pc, #476]	; (8034888 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 80346ac:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80346b0:	099b      	lsrs	r3, r3, #6
 80346b2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80346b6:	693b      	ldr	r3, [r7, #16]
 80346b8:	fb02 f303 	mul.w	r3, r2, r3
 80346bc:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 80346be:	4b72      	ldr	r3, [pc, #456]	; (8034888 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 80346c0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80346c4:	0f1b      	lsrs	r3, r3, #28
 80346c6:	f003 0307 	and.w	r3, r3, #7
 80346ca:	68ba      	ldr	r2, [r7, #8]
 80346cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80346d0:	617b      	str	r3, [r7, #20]
          break;
 80346d2:	e03a      	b.n	803474a <HAL_RCCEx_GetPeriphCLKFreq+0x152>
      /* Check if I2S clock selection is PLL VCO Output divided by PLLR used as I2S clock */
      case RCC_I2SAPB1CLKSOURCE_PLLR:
        {
          /* Configure the PLL division factor R */
          /* PLL_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80346d4:	4b6c      	ldr	r3, [pc, #432]	; (8034888 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 80346d6:	685b      	ldr	r3, [r3, #4]
 80346d8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80346dc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80346e0:	d108      	bne.n	80346f4 <HAL_RCCEx_GetPeriphCLKFreq+0xfc>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80346e2:	4b69      	ldr	r3, [pc, #420]	; (8034888 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 80346e4:	685b      	ldr	r3, [r3, #4]
 80346e6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80346ea:	4a69      	ldr	r2, [pc, #420]	; (8034890 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80346ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80346f0:	613b      	str	r3, [r7, #16]
 80346f2:	e007      	b.n	8034704 <HAL_RCCEx_GetPeriphCLKFreq+0x10c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80346f4:	4b64      	ldr	r3, [pc, #400]	; (8034888 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 80346f6:	685b      	ldr	r3, [r3, #4]
 80346f8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80346fc:	4a65      	ldr	r2, [pc, #404]	; (8034894 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 80346fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8034702:	613b      	str	r3, [r7, #16]
          }

          /* PLL_VCO Output = PLL_VCO Input * PLLN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6U) & (RCC_PLLCFGR_PLLN >> 6U)));
 8034704:	4b60      	ldr	r3, [pc, #384]	; (8034888 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8034706:	685b      	ldr	r3, [r3, #4]
 8034708:	099b      	lsrs	r3, r3, #6
 803470a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 803470e:	693b      	ldr	r3, [r7, #16]
 8034710:	fb02 f303 	mul.w	r3, r2, r3
 8034714:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLL_VCO Output/PLLR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 28U) & (RCC_PLLCFGR_PLLR >> 28U)));
 8034716:	4b5c      	ldr	r3, [pc, #368]	; (8034888 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8034718:	685b      	ldr	r3, [r3, #4]
 803471a:	0f1b      	lsrs	r3, r3, #28
 803471c:	f003 0307 	and.w	r3, r3, #7
 8034720:	68ba      	ldr	r2, [r7, #8]
 8034722:	fbb2 f3f3 	udiv	r3, r2, r3
 8034726:	617b      	str	r3, [r7, #20]
          break;
 8034728:	e00f      	b.n	803474a <HAL_RCCEx_GetPeriphCLKFreq+0x152>
        }
      /* Check if I2S clock selection is HSI or HSE depending from PLL source Clock */
      case RCC_I2SAPB1CLKSOURCE_PLLSRC:
        {
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 803472a:	4b57      	ldr	r3, [pc, #348]	; (8034888 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 803472c:	685b      	ldr	r3, [r3, #4]
 803472e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8034732:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8034736:	d102      	bne.n	803473e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
          {
            frequency = HSE_VALUE;
 8034738:	4b55      	ldr	r3, [pc, #340]	; (8034890 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 803473a:	617b      	str	r3, [r7, #20]
          }
          else
          {
            frequency = HSI_VALUE;
          }
          break;
 803473c:	e005      	b.n	803474a <HAL_RCCEx_GetPeriphCLKFreq+0x152>
            frequency = HSI_VALUE;
 803473e:	4b55      	ldr	r3, [pc, #340]	; (8034894 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8034740:	617b      	str	r3, [r7, #20]
          break;
 8034742:	e002      	b.n	803474a <HAL_RCCEx_GetPeriphCLKFreq+0x152>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8034744:	2300      	movs	r3, #0
 8034746:	617b      	str	r3, [r7, #20]
          break;
 8034748:	bf00      	nop
        }
      }
      break;
 803474a:	e096      	b.n	803487a <HAL_RCCEx_GetPeriphCLKFreq+0x282>
    }
  case RCC_PERIPHCLK_I2S_APB2:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_APB2_SOURCE();
 803474c:	4b4e      	ldr	r3, [pc, #312]	; (8034888 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 803474e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8034752:	f003 53c0 	and.w	r3, r3, #402653184	; 0x18000000
 8034756:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8034758:	68fb      	ldr	r3, [r7, #12]
 803475a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 803475e:	d00c      	beq.n	803477a <HAL_RCCEx_GetPeriphCLKFreq+0x182>
 8034760:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8034764:	d802      	bhi.n	803476c <HAL_RCCEx_GetPeriphCLKFreq+0x174>
 8034766:	2b00      	cmp	r3, #0
 8034768:	d00a      	beq.n	8034780 <HAL_RCCEx_GetPeriphCLKFreq+0x188>
 803476a:	e082      	b.n	8034872 <HAL_RCCEx_GetPeriphCLKFreq+0x27a>
 803476c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8034770:	d047      	beq.n	8034802 <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 8034772:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
 8034776:	d06f      	beq.n	8034858 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
 8034778:	e07b      	b.n	8034872 <HAL_RCCEx_GetPeriphCLKFreq+0x27a>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SAPB2CLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 803477a:	4b44      	ldr	r3, [pc, #272]	; (803488c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 803477c:	617b      	str	r3, [r7, #20]
          break;
 803477e:	e07b      	b.n	8034878 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
        }
        /* Check if I2S clock selection is PLLI2S VCO output clock divided by PLLI2SR used as I2S clock */
      case RCC_I2SAPB2CLKSOURCE_PLLI2S:
        {
          if((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SSRC) == RCC_PLLI2SCFGR_PLLI2SSRC)
 8034780:	4b41      	ldr	r3, [pc, #260]	; (8034888 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8034782:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8034786:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 803478a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 803478e:	d109      	bne.n	80347a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(EXTERNAL_CLOCK_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8034790:	4b3d      	ldr	r3, [pc, #244]	; (8034888 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8034792:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8034796:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 803479a:	4a3c      	ldr	r2, [pc, #240]	; (803488c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 803479c:	fbb2 f3f3 	udiv	r3, r2, r3
 80347a0:	613b      	str	r3, [r7, #16]
 80347a2:	e019      	b.n	80347d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
          }
          else
          {
            /* Configure the PLLI2S division factor */
            /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
            if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80347a4:	4b38      	ldr	r3, [pc, #224]	; (8034888 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 80347a6:	685b      	ldr	r3, [r3, #4]
 80347a8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80347ac:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80347b0:	d109      	bne.n	80347c6 <HAL_RCCEx_GetPeriphCLKFreq+0x1ce>
            {
              /* Get the I2S source clock value */
              vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 80347b2:	4b35      	ldr	r3, [pc, #212]	; (8034888 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 80347b4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80347b8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80347bc:	4a34      	ldr	r2, [pc, #208]	; (8034890 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80347be:	fbb2 f3f3 	udiv	r3, r2, r3
 80347c2:	613b      	str	r3, [r7, #16]
 80347c4:	e008      	b.n	80347d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
            }
            else
            {
              /* Get the I2S source clock value */
              vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 80347c6:	4b30      	ldr	r3, [pc, #192]	; (8034888 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 80347c8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80347cc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80347d0:	4a30      	ldr	r2, [pc, #192]	; (8034894 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 80347d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80347d6:	613b      	str	r3, [r7, #16]
            }
          }
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 80347d8:	4b2b      	ldr	r3, [pc, #172]	; (8034888 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 80347da:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80347de:	099b      	lsrs	r3, r3, #6
 80347e0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80347e4:	693b      	ldr	r3, [r7, #16]
 80347e6:	fb02 f303 	mul.w	r3, r2, r3
 80347ea:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 80347ec:	4b26      	ldr	r3, [pc, #152]	; (8034888 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 80347ee:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80347f2:	0f1b      	lsrs	r3, r3, #28
 80347f4:	f003 0307 	and.w	r3, r3, #7
 80347f8:	68ba      	ldr	r2, [r7, #8]
 80347fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80347fe:	617b      	str	r3, [r7, #20]
          break;
 8034800:	e03a      	b.n	8034878 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
        /* Check if I2S clock selection is PLL VCO Output divided by PLLR used as I2S clock */
      case RCC_I2SAPB2CLKSOURCE_PLLR:
        {
          /* Configure the PLL division factor R */
          /* PLL_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8034802:	4b21      	ldr	r3, [pc, #132]	; (8034888 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8034804:	685b      	ldr	r3, [r3, #4]
 8034806:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 803480a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 803480e:	d108      	bne.n	8034822 <HAL_RCCEx_GetPeriphCLKFreq+0x22a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8034810:	4b1d      	ldr	r3, [pc, #116]	; (8034888 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8034812:	685b      	ldr	r3, [r3, #4]
 8034814:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8034818:	4a1d      	ldr	r2, [pc, #116]	; (8034890 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 803481a:	fbb2 f3f3 	udiv	r3, r2, r3
 803481e:	613b      	str	r3, [r7, #16]
 8034820:	e007      	b.n	8034832 <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8034822:	4b19      	ldr	r3, [pc, #100]	; (8034888 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8034824:	685b      	ldr	r3, [r3, #4]
 8034826:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 803482a:	4a1a      	ldr	r2, [pc, #104]	; (8034894 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 803482c:	fbb2 f3f3 	udiv	r3, r2, r3
 8034830:	613b      	str	r3, [r7, #16]
          }

          /* PLL_VCO Output = PLL_VCO Input * PLLN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6U) & (RCC_PLLCFGR_PLLN >> 6U)));
 8034832:	4b15      	ldr	r3, [pc, #84]	; (8034888 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8034834:	685b      	ldr	r3, [r3, #4]
 8034836:	099b      	lsrs	r3, r3, #6
 8034838:	f3c3 0208 	ubfx	r2, r3, #0, #9
 803483c:	693b      	ldr	r3, [r7, #16]
 803483e:	fb02 f303 	mul.w	r3, r2, r3
 8034842:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLL_VCO Output/PLLR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 28U) & (RCC_PLLCFGR_PLLR >> 28U)));
 8034844:	4b10      	ldr	r3, [pc, #64]	; (8034888 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8034846:	685b      	ldr	r3, [r3, #4]
 8034848:	0f1b      	lsrs	r3, r3, #28
 803484a:	f003 0307 	and.w	r3, r3, #7
 803484e:	68ba      	ldr	r2, [r7, #8]
 8034850:	fbb2 f3f3 	udiv	r3, r2, r3
 8034854:	617b      	str	r3, [r7, #20]
          break;
 8034856:	e00f      	b.n	8034878 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
        }
        /* Check if I2S clock selection is HSI or HSE depending from PLL source Clock */
      case RCC_I2SAPB2CLKSOURCE_PLLSRC:
        {
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8034858:	4b0b      	ldr	r3, [pc, #44]	; (8034888 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 803485a:	685b      	ldr	r3, [r3, #4]
 803485c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8034860:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8034864:	d102      	bne.n	803486c <HAL_RCCEx_GetPeriphCLKFreq+0x274>
          {
            frequency = HSE_VALUE;
 8034866:	4b0a      	ldr	r3, [pc, #40]	; (8034890 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8034868:	617b      	str	r3, [r7, #20]
          }
          else
          {
            frequency = HSI_VALUE;
          }
          break;
 803486a:	e005      	b.n	8034878 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
            frequency = HSI_VALUE;
 803486c:	4b09      	ldr	r3, [pc, #36]	; (8034894 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 803486e:	617b      	str	r3, [r7, #20]
          break;
 8034870:	e002      	b.n	8034878 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
        }
      /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8034872:	2300      	movs	r3, #0
 8034874:	617b      	str	r3, [r7, #20]
          break;
 8034876:	bf00      	nop
        }
      }
      break;
 8034878:	bf00      	nop
    }
  }
  return frequency;
 803487a:	697b      	ldr	r3, [r7, #20]
}
 803487c:	4618      	mov	r0, r3
 803487e:	371c      	adds	r7, #28
 8034880:	46bd      	mov	sp, r7
 8034882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8034886:	4770      	bx	lr
 8034888:	40023800 	.word	0x40023800
 803488c:	00bb8000 	.word	0x00bb8000
 8034890:	007a1200 	.word	0x007a1200
 8034894:	00f42400 	.word	0x00f42400

08034898 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8034898:	b580      	push	{r7, lr}
 803489a:	b086      	sub	sp, #24
 803489c:	af00      	add	r7, sp, #0
 803489e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80348a0:	2300      	movs	r3, #0
 80348a2:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80348a4:	687b      	ldr	r3, [r7, #4]
 80348a6:	681b      	ldr	r3, [r3, #0]
 80348a8:	f003 0301 	and.w	r3, r3, #1
 80348ac:	2b00      	cmp	r3, #0
 80348ae:	d075      	beq.n	803499c <HAL_RCC_OscConfig+0x104>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80348b0:	4ba2      	ldr	r3, [pc, #648]	; (8034b3c <HAL_RCC_OscConfig+0x2a4>)
 80348b2:	689b      	ldr	r3, [r3, #8]
 80348b4:	f003 030c 	and.w	r3, r3, #12
 80348b8:	2b04      	cmp	r3, #4
 80348ba:	d00c      	beq.n	80348d6 <HAL_RCC_OscConfig+0x3e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80348bc:	4b9f      	ldr	r3, [pc, #636]	; (8034b3c <HAL_RCC_OscConfig+0x2a4>)
 80348be:	689b      	ldr	r3, [r3, #8]
 80348c0:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80348c4:	2b08      	cmp	r3, #8
 80348c6:	d112      	bne.n	80348ee <HAL_RCC_OscConfig+0x56>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80348c8:	4b9c      	ldr	r3, [pc, #624]	; (8034b3c <HAL_RCC_OscConfig+0x2a4>)
 80348ca:	685b      	ldr	r3, [r3, #4]
 80348cc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80348d0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80348d4:	d10b      	bne.n	80348ee <HAL_RCC_OscConfig+0x56>
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80348d6:	4b99      	ldr	r3, [pc, #612]	; (8034b3c <HAL_RCC_OscConfig+0x2a4>)
 80348d8:	681b      	ldr	r3, [r3, #0]
 80348da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80348de:	2b00      	cmp	r3, #0
 80348e0:	d05b      	beq.n	803499a <HAL_RCC_OscConfig+0x102>
 80348e2:	687b      	ldr	r3, [r7, #4]
 80348e4:	685b      	ldr	r3, [r3, #4]
 80348e6:	2b00      	cmp	r3, #0
 80348e8:	d157      	bne.n	803499a <HAL_RCC_OscConfig+0x102>
      {
        return HAL_ERROR;
 80348ea:	2301      	movs	r3, #1
 80348ec:	e20b      	b.n	8034d06 <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80348ee:	687b      	ldr	r3, [r7, #4]
 80348f0:	685b      	ldr	r3, [r3, #4]
 80348f2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80348f6:	d106      	bne.n	8034906 <HAL_RCC_OscConfig+0x6e>
 80348f8:	4b90      	ldr	r3, [pc, #576]	; (8034b3c <HAL_RCC_OscConfig+0x2a4>)
 80348fa:	681b      	ldr	r3, [r3, #0]
 80348fc:	4a8f      	ldr	r2, [pc, #572]	; (8034b3c <HAL_RCC_OscConfig+0x2a4>)
 80348fe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8034902:	6013      	str	r3, [r2, #0]
 8034904:	e01d      	b.n	8034942 <HAL_RCC_OscConfig+0xaa>
 8034906:	687b      	ldr	r3, [r7, #4]
 8034908:	685b      	ldr	r3, [r3, #4]
 803490a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 803490e:	d10c      	bne.n	803492a <HAL_RCC_OscConfig+0x92>
 8034910:	4b8a      	ldr	r3, [pc, #552]	; (8034b3c <HAL_RCC_OscConfig+0x2a4>)
 8034912:	681b      	ldr	r3, [r3, #0]
 8034914:	4a89      	ldr	r2, [pc, #548]	; (8034b3c <HAL_RCC_OscConfig+0x2a4>)
 8034916:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 803491a:	6013      	str	r3, [r2, #0]
 803491c:	4b87      	ldr	r3, [pc, #540]	; (8034b3c <HAL_RCC_OscConfig+0x2a4>)
 803491e:	681b      	ldr	r3, [r3, #0]
 8034920:	4a86      	ldr	r2, [pc, #536]	; (8034b3c <HAL_RCC_OscConfig+0x2a4>)
 8034922:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8034926:	6013      	str	r3, [r2, #0]
 8034928:	e00b      	b.n	8034942 <HAL_RCC_OscConfig+0xaa>
 803492a:	4b84      	ldr	r3, [pc, #528]	; (8034b3c <HAL_RCC_OscConfig+0x2a4>)
 803492c:	681b      	ldr	r3, [r3, #0]
 803492e:	4a83      	ldr	r2, [pc, #524]	; (8034b3c <HAL_RCC_OscConfig+0x2a4>)
 8034930:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8034934:	6013      	str	r3, [r2, #0]
 8034936:	4b81      	ldr	r3, [pc, #516]	; (8034b3c <HAL_RCC_OscConfig+0x2a4>)
 8034938:	681b      	ldr	r3, [r3, #0]
 803493a:	4a80      	ldr	r2, [pc, #512]	; (8034b3c <HAL_RCC_OscConfig+0x2a4>)
 803493c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8034940:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8034942:	687b      	ldr	r3, [r7, #4]
 8034944:	685b      	ldr	r3, [r3, #4]
 8034946:	2b00      	cmp	r3, #0
 8034948:	d013      	beq.n	8034972 <HAL_RCC_OscConfig+0xda>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 803494a:	f7f7 fcb7 	bl	802c2bc <HAL_GetTick>
 803494e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8034950:	e008      	b.n	8034964 <HAL_RCC_OscConfig+0xcc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8034952:	f7f7 fcb3 	bl	802c2bc <HAL_GetTick>
 8034956:	4602      	mov	r2, r0
 8034958:	693b      	ldr	r3, [r7, #16]
 803495a:	1ad3      	subs	r3, r2, r3
 803495c:	2b64      	cmp	r3, #100	; 0x64
 803495e:	d901      	bls.n	8034964 <HAL_RCC_OscConfig+0xcc>
          {
            return HAL_TIMEOUT;
 8034960:	2303      	movs	r3, #3
 8034962:	e1d0      	b.n	8034d06 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8034964:	4b75      	ldr	r3, [pc, #468]	; (8034b3c <HAL_RCC_OscConfig+0x2a4>)
 8034966:	681b      	ldr	r3, [r3, #0]
 8034968:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 803496c:	2b00      	cmp	r3, #0
 803496e:	d0f0      	beq.n	8034952 <HAL_RCC_OscConfig+0xba>
 8034970:	e014      	b.n	803499c <HAL_RCC_OscConfig+0x104>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8034972:	f7f7 fca3 	bl	802c2bc <HAL_GetTick>
 8034976:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8034978:	e008      	b.n	803498c <HAL_RCC_OscConfig+0xf4>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 803497a:	f7f7 fc9f 	bl	802c2bc <HAL_GetTick>
 803497e:	4602      	mov	r2, r0
 8034980:	693b      	ldr	r3, [r7, #16]
 8034982:	1ad3      	subs	r3, r2, r3
 8034984:	2b64      	cmp	r3, #100	; 0x64
 8034986:	d901      	bls.n	803498c <HAL_RCC_OscConfig+0xf4>
          {
            return HAL_TIMEOUT;
 8034988:	2303      	movs	r3, #3
 803498a:	e1bc      	b.n	8034d06 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 803498c:	4b6b      	ldr	r3, [pc, #428]	; (8034b3c <HAL_RCC_OscConfig+0x2a4>)
 803498e:	681b      	ldr	r3, [r3, #0]
 8034990:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8034994:	2b00      	cmp	r3, #0
 8034996:	d1f0      	bne.n	803497a <HAL_RCC_OscConfig+0xe2>
 8034998:	e000      	b.n	803499c <HAL_RCC_OscConfig+0x104>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 803499a:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 803499c:	687b      	ldr	r3, [r7, #4]
 803499e:	681b      	ldr	r3, [r3, #0]
 80349a0:	f003 0302 	and.w	r3, r3, #2
 80349a4:	2b00      	cmp	r3, #0
 80349a6:	d063      	beq.n	8034a70 <HAL_RCC_OscConfig+0x1d8>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80349a8:	4b64      	ldr	r3, [pc, #400]	; (8034b3c <HAL_RCC_OscConfig+0x2a4>)
 80349aa:	689b      	ldr	r3, [r3, #8]
 80349ac:	f003 030c 	and.w	r3, r3, #12
 80349b0:	2b00      	cmp	r3, #0
 80349b2:	d00b      	beq.n	80349cc <HAL_RCC_OscConfig+0x134>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80349b4:	4b61      	ldr	r3, [pc, #388]	; (8034b3c <HAL_RCC_OscConfig+0x2a4>)
 80349b6:	689b      	ldr	r3, [r3, #8]
 80349b8:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80349bc:	2b08      	cmp	r3, #8
 80349be:	d11c      	bne.n	80349fa <HAL_RCC_OscConfig+0x162>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80349c0:	4b5e      	ldr	r3, [pc, #376]	; (8034b3c <HAL_RCC_OscConfig+0x2a4>)
 80349c2:	685b      	ldr	r3, [r3, #4]
 80349c4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80349c8:	2b00      	cmp	r3, #0
 80349ca:	d116      	bne.n	80349fa <HAL_RCC_OscConfig+0x162>
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80349cc:	4b5b      	ldr	r3, [pc, #364]	; (8034b3c <HAL_RCC_OscConfig+0x2a4>)
 80349ce:	681b      	ldr	r3, [r3, #0]
 80349d0:	f003 0302 	and.w	r3, r3, #2
 80349d4:	2b00      	cmp	r3, #0
 80349d6:	d005      	beq.n	80349e4 <HAL_RCC_OscConfig+0x14c>
 80349d8:	687b      	ldr	r3, [r7, #4]
 80349da:	68db      	ldr	r3, [r3, #12]
 80349dc:	2b01      	cmp	r3, #1
 80349de:	d001      	beq.n	80349e4 <HAL_RCC_OscConfig+0x14c>
      {
        return HAL_ERROR;
 80349e0:	2301      	movs	r3, #1
 80349e2:	e190      	b.n	8034d06 <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80349e4:	4b55      	ldr	r3, [pc, #340]	; (8034b3c <HAL_RCC_OscConfig+0x2a4>)
 80349e6:	681b      	ldr	r3, [r3, #0]
 80349e8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80349ec:	687b      	ldr	r3, [r7, #4]
 80349ee:	691b      	ldr	r3, [r3, #16]
 80349f0:	00db      	lsls	r3, r3, #3
 80349f2:	4952      	ldr	r1, [pc, #328]	; (8034b3c <HAL_RCC_OscConfig+0x2a4>)
 80349f4:	4313      	orrs	r3, r2
 80349f6:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80349f8:	e03a      	b.n	8034a70 <HAL_RCC_OscConfig+0x1d8>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80349fa:	687b      	ldr	r3, [r7, #4]
 80349fc:	68db      	ldr	r3, [r3, #12]
 80349fe:	2b00      	cmp	r3, #0
 8034a00:	d020      	beq.n	8034a44 <HAL_RCC_OscConfig+0x1ac>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8034a02:	4b4f      	ldr	r3, [pc, #316]	; (8034b40 <HAL_RCC_OscConfig+0x2a8>)
 8034a04:	2201      	movs	r2, #1
 8034a06:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8034a08:	f7f7 fc58 	bl	802c2bc <HAL_GetTick>
 8034a0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8034a0e:	e008      	b.n	8034a22 <HAL_RCC_OscConfig+0x18a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8034a10:	f7f7 fc54 	bl	802c2bc <HAL_GetTick>
 8034a14:	4602      	mov	r2, r0
 8034a16:	693b      	ldr	r3, [r7, #16]
 8034a18:	1ad3      	subs	r3, r2, r3
 8034a1a:	2b02      	cmp	r3, #2
 8034a1c:	d901      	bls.n	8034a22 <HAL_RCC_OscConfig+0x18a>
          {
            return HAL_TIMEOUT;
 8034a1e:	2303      	movs	r3, #3
 8034a20:	e171      	b.n	8034d06 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8034a22:	4b46      	ldr	r3, [pc, #280]	; (8034b3c <HAL_RCC_OscConfig+0x2a4>)
 8034a24:	681b      	ldr	r3, [r3, #0]
 8034a26:	f003 0302 	and.w	r3, r3, #2
 8034a2a:	2b00      	cmp	r3, #0
 8034a2c:	d0f0      	beq.n	8034a10 <HAL_RCC_OscConfig+0x178>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8034a2e:	4b43      	ldr	r3, [pc, #268]	; (8034b3c <HAL_RCC_OscConfig+0x2a4>)
 8034a30:	681b      	ldr	r3, [r3, #0]
 8034a32:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8034a36:	687b      	ldr	r3, [r7, #4]
 8034a38:	691b      	ldr	r3, [r3, #16]
 8034a3a:	00db      	lsls	r3, r3, #3
 8034a3c:	493f      	ldr	r1, [pc, #252]	; (8034b3c <HAL_RCC_OscConfig+0x2a4>)
 8034a3e:	4313      	orrs	r3, r2
 8034a40:	600b      	str	r3, [r1, #0]
 8034a42:	e015      	b.n	8034a70 <HAL_RCC_OscConfig+0x1d8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8034a44:	4b3e      	ldr	r3, [pc, #248]	; (8034b40 <HAL_RCC_OscConfig+0x2a8>)
 8034a46:	2200      	movs	r2, #0
 8034a48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8034a4a:	f7f7 fc37 	bl	802c2bc <HAL_GetTick>
 8034a4e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8034a50:	e008      	b.n	8034a64 <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8034a52:	f7f7 fc33 	bl	802c2bc <HAL_GetTick>
 8034a56:	4602      	mov	r2, r0
 8034a58:	693b      	ldr	r3, [r7, #16]
 8034a5a:	1ad3      	subs	r3, r2, r3
 8034a5c:	2b02      	cmp	r3, #2
 8034a5e:	d901      	bls.n	8034a64 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8034a60:	2303      	movs	r3, #3
 8034a62:	e150      	b.n	8034d06 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8034a64:	4b35      	ldr	r3, [pc, #212]	; (8034b3c <HAL_RCC_OscConfig+0x2a4>)
 8034a66:	681b      	ldr	r3, [r3, #0]
 8034a68:	f003 0302 	and.w	r3, r3, #2
 8034a6c:	2b00      	cmp	r3, #0
 8034a6e:	d1f0      	bne.n	8034a52 <HAL_RCC_OscConfig+0x1ba>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8034a70:	687b      	ldr	r3, [r7, #4]
 8034a72:	681b      	ldr	r3, [r3, #0]
 8034a74:	f003 0308 	and.w	r3, r3, #8
 8034a78:	2b00      	cmp	r3, #0
 8034a7a:	d030      	beq.n	8034ade <HAL_RCC_OscConfig+0x246>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8034a7c:	687b      	ldr	r3, [r7, #4]
 8034a7e:	695b      	ldr	r3, [r3, #20]
 8034a80:	2b00      	cmp	r3, #0
 8034a82:	d016      	beq.n	8034ab2 <HAL_RCC_OscConfig+0x21a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8034a84:	4b2f      	ldr	r3, [pc, #188]	; (8034b44 <HAL_RCC_OscConfig+0x2ac>)
 8034a86:	2201      	movs	r2, #1
 8034a88:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8034a8a:	f7f7 fc17 	bl	802c2bc <HAL_GetTick>
 8034a8e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8034a90:	e008      	b.n	8034aa4 <HAL_RCC_OscConfig+0x20c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8034a92:	f7f7 fc13 	bl	802c2bc <HAL_GetTick>
 8034a96:	4602      	mov	r2, r0
 8034a98:	693b      	ldr	r3, [r7, #16]
 8034a9a:	1ad3      	subs	r3, r2, r3
 8034a9c:	2b02      	cmp	r3, #2
 8034a9e:	d901      	bls.n	8034aa4 <HAL_RCC_OscConfig+0x20c>
        {
          return HAL_TIMEOUT;
 8034aa0:	2303      	movs	r3, #3
 8034aa2:	e130      	b.n	8034d06 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8034aa4:	4b25      	ldr	r3, [pc, #148]	; (8034b3c <HAL_RCC_OscConfig+0x2a4>)
 8034aa6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8034aa8:	f003 0302 	and.w	r3, r3, #2
 8034aac:	2b00      	cmp	r3, #0
 8034aae:	d0f0      	beq.n	8034a92 <HAL_RCC_OscConfig+0x1fa>
 8034ab0:	e015      	b.n	8034ade <HAL_RCC_OscConfig+0x246>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8034ab2:	4b24      	ldr	r3, [pc, #144]	; (8034b44 <HAL_RCC_OscConfig+0x2ac>)
 8034ab4:	2200      	movs	r2, #0
 8034ab6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8034ab8:	f7f7 fc00 	bl	802c2bc <HAL_GetTick>
 8034abc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8034abe:	e008      	b.n	8034ad2 <HAL_RCC_OscConfig+0x23a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8034ac0:	f7f7 fbfc 	bl	802c2bc <HAL_GetTick>
 8034ac4:	4602      	mov	r2, r0
 8034ac6:	693b      	ldr	r3, [r7, #16]
 8034ac8:	1ad3      	subs	r3, r2, r3
 8034aca:	2b02      	cmp	r3, #2
 8034acc:	d901      	bls.n	8034ad2 <HAL_RCC_OscConfig+0x23a>
        {
          return HAL_TIMEOUT;
 8034ace:	2303      	movs	r3, #3
 8034ad0:	e119      	b.n	8034d06 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8034ad2:	4b1a      	ldr	r3, [pc, #104]	; (8034b3c <HAL_RCC_OscConfig+0x2a4>)
 8034ad4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8034ad6:	f003 0302 	and.w	r3, r3, #2
 8034ada:	2b00      	cmp	r3, #0
 8034adc:	d1f0      	bne.n	8034ac0 <HAL_RCC_OscConfig+0x228>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8034ade:	687b      	ldr	r3, [r7, #4]
 8034ae0:	681b      	ldr	r3, [r3, #0]
 8034ae2:	f003 0304 	and.w	r3, r3, #4
 8034ae6:	2b00      	cmp	r3, #0
 8034ae8:	f000 809f 	beq.w	8034c2a <HAL_RCC_OscConfig+0x392>
  {
    FlagStatus       pwrclkchanged = RESET;
 8034aec:	2300      	movs	r3, #0
 8034aee:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8034af0:	4b12      	ldr	r3, [pc, #72]	; (8034b3c <HAL_RCC_OscConfig+0x2a4>)
 8034af2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8034af4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8034af8:	2b00      	cmp	r3, #0
 8034afa:	d10f      	bne.n	8034b1c <HAL_RCC_OscConfig+0x284>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8034afc:	2300      	movs	r3, #0
 8034afe:	60fb      	str	r3, [r7, #12]
 8034b00:	4b0e      	ldr	r3, [pc, #56]	; (8034b3c <HAL_RCC_OscConfig+0x2a4>)
 8034b02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8034b04:	4a0d      	ldr	r2, [pc, #52]	; (8034b3c <HAL_RCC_OscConfig+0x2a4>)
 8034b06:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8034b0a:	6413      	str	r3, [r2, #64]	; 0x40
 8034b0c:	4b0b      	ldr	r3, [pc, #44]	; (8034b3c <HAL_RCC_OscConfig+0x2a4>)
 8034b0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8034b10:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8034b14:	60fb      	str	r3, [r7, #12]
 8034b16:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8034b18:	2301      	movs	r3, #1
 8034b1a:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8034b1c:	4b0a      	ldr	r3, [pc, #40]	; (8034b48 <HAL_RCC_OscConfig+0x2b0>)
 8034b1e:	681b      	ldr	r3, [r3, #0]
 8034b20:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8034b24:	2b00      	cmp	r3, #0
 8034b26:	d120      	bne.n	8034b6a <HAL_RCC_OscConfig+0x2d2>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8034b28:	4b07      	ldr	r3, [pc, #28]	; (8034b48 <HAL_RCC_OscConfig+0x2b0>)
 8034b2a:	681b      	ldr	r3, [r3, #0]
 8034b2c:	4a06      	ldr	r2, [pc, #24]	; (8034b48 <HAL_RCC_OscConfig+0x2b0>)
 8034b2e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8034b32:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8034b34:	f7f7 fbc2 	bl	802c2bc <HAL_GetTick>
 8034b38:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8034b3a:	e010      	b.n	8034b5e <HAL_RCC_OscConfig+0x2c6>
 8034b3c:	40023800 	.word	0x40023800
 8034b40:	42470000 	.word	0x42470000
 8034b44:	42470e80 	.word	0x42470e80
 8034b48:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8034b4c:	f7f7 fbb6 	bl	802c2bc <HAL_GetTick>
 8034b50:	4602      	mov	r2, r0
 8034b52:	693b      	ldr	r3, [r7, #16]
 8034b54:	1ad3      	subs	r3, r2, r3
 8034b56:	2b02      	cmp	r3, #2
 8034b58:	d901      	bls.n	8034b5e <HAL_RCC_OscConfig+0x2c6>
        {
          return HAL_TIMEOUT;
 8034b5a:	2303      	movs	r3, #3
 8034b5c:	e0d3      	b.n	8034d06 <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8034b5e:	4b6c      	ldr	r3, [pc, #432]	; (8034d10 <HAL_RCC_OscConfig+0x478>)
 8034b60:	681b      	ldr	r3, [r3, #0]
 8034b62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8034b66:	2b00      	cmp	r3, #0
 8034b68:	d0f0      	beq.n	8034b4c <HAL_RCC_OscConfig+0x2b4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8034b6a:	687b      	ldr	r3, [r7, #4]
 8034b6c:	689b      	ldr	r3, [r3, #8]
 8034b6e:	2b01      	cmp	r3, #1
 8034b70:	d106      	bne.n	8034b80 <HAL_RCC_OscConfig+0x2e8>
 8034b72:	4b68      	ldr	r3, [pc, #416]	; (8034d14 <HAL_RCC_OscConfig+0x47c>)
 8034b74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8034b76:	4a67      	ldr	r2, [pc, #412]	; (8034d14 <HAL_RCC_OscConfig+0x47c>)
 8034b78:	f043 0301 	orr.w	r3, r3, #1
 8034b7c:	6713      	str	r3, [r2, #112]	; 0x70
 8034b7e:	e01c      	b.n	8034bba <HAL_RCC_OscConfig+0x322>
 8034b80:	687b      	ldr	r3, [r7, #4]
 8034b82:	689b      	ldr	r3, [r3, #8]
 8034b84:	2b05      	cmp	r3, #5
 8034b86:	d10c      	bne.n	8034ba2 <HAL_RCC_OscConfig+0x30a>
 8034b88:	4b62      	ldr	r3, [pc, #392]	; (8034d14 <HAL_RCC_OscConfig+0x47c>)
 8034b8a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8034b8c:	4a61      	ldr	r2, [pc, #388]	; (8034d14 <HAL_RCC_OscConfig+0x47c>)
 8034b8e:	f043 0304 	orr.w	r3, r3, #4
 8034b92:	6713      	str	r3, [r2, #112]	; 0x70
 8034b94:	4b5f      	ldr	r3, [pc, #380]	; (8034d14 <HAL_RCC_OscConfig+0x47c>)
 8034b96:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8034b98:	4a5e      	ldr	r2, [pc, #376]	; (8034d14 <HAL_RCC_OscConfig+0x47c>)
 8034b9a:	f043 0301 	orr.w	r3, r3, #1
 8034b9e:	6713      	str	r3, [r2, #112]	; 0x70
 8034ba0:	e00b      	b.n	8034bba <HAL_RCC_OscConfig+0x322>
 8034ba2:	4b5c      	ldr	r3, [pc, #368]	; (8034d14 <HAL_RCC_OscConfig+0x47c>)
 8034ba4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8034ba6:	4a5b      	ldr	r2, [pc, #364]	; (8034d14 <HAL_RCC_OscConfig+0x47c>)
 8034ba8:	f023 0301 	bic.w	r3, r3, #1
 8034bac:	6713      	str	r3, [r2, #112]	; 0x70
 8034bae:	4b59      	ldr	r3, [pc, #356]	; (8034d14 <HAL_RCC_OscConfig+0x47c>)
 8034bb0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8034bb2:	4a58      	ldr	r2, [pc, #352]	; (8034d14 <HAL_RCC_OscConfig+0x47c>)
 8034bb4:	f023 0304 	bic.w	r3, r3, #4
 8034bb8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8034bba:	687b      	ldr	r3, [r7, #4]
 8034bbc:	689b      	ldr	r3, [r3, #8]
 8034bbe:	2b00      	cmp	r3, #0
 8034bc0:	d015      	beq.n	8034bee <HAL_RCC_OscConfig+0x356>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8034bc2:	f7f7 fb7b 	bl	802c2bc <HAL_GetTick>
 8034bc6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8034bc8:	e00a      	b.n	8034be0 <HAL_RCC_OscConfig+0x348>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8034bca:	f7f7 fb77 	bl	802c2bc <HAL_GetTick>
 8034bce:	4602      	mov	r2, r0
 8034bd0:	693b      	ldr	r3, [r7, #16]
 8034bd2:	1ad3      	subs	r3, r2, r3
 8034bd4:	f241 3288 	movw	r2, #5000	; 0x1388
 8034bd8:	4293      	cmp	r3, r2
 8034bda:	d901      	bls.n	8034be0 <HAL_RCC_OscConfig+0x348>
        {
          return HAL_TIMEOUT;
 8034bdc:	2303      	movs	r3, #3
 8034bde:	e092      	b.n	8034d06 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8034be0:	4b4c      	ldr	r3, [pc, #304]	; (8034d14 <HAL_RCC_OscConfig+0x47c>)
 8034be2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8034be4:	f003 0302 	and.w	r3, r3, #2
 8034be8:	2b00      	cmp	r3, #0
 8034bea:	d0ee      	beq.n	8034bca <HAL_RCC_OscConfig+0x332>
 8034bec:	e014      	b.n	8034c18 <HAL_RCC_OscConfig+0x380>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8034bee:	f7f7 fb65 	bl	802c2bc <HAL_GetTick>
 8034bf2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8034bf4:	e00a      	b.n	8034c0c <HAL_RCC_OscConfig+0x374>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8034bf6:	f7f7 fb61 	bl	802c2bc <HAL_GetTick>
 8034bfa:	4602      	mov	r2, r0
 8034bfc:	693b      	ldr	r3, [r7, #16]
 8034bfe:	1ad3      	subs	r3, r2, r3
 8034c00:	f241 3288 	movw	r2, #5000	; 0x1388
 8034c04:	4293      	cmp	r3, r2
 8034c06:	d901      	bls.n	8034c0c <HAL_RCC_OscConfig+0x374>
        {
          return HAL_TIMEOUT;
 8034c08:	2303      	movs	r3, #3
 8034c0a:	e07c      	b.n	8034d06 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8034c0c:	4b41      	ldr	r3, [pc, #260]	; (8034d14 <HAL_RCC_OscConfig+0x47c>)
 8034c0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8034c10:	f003 0302 	and.w	r3, r3, #2
 8034c14:	2b00      	cmp	r3, #0
 8034c16:	d1ee      	bne.n	8034bf6 <HAL_RCC_OscConfig+0x35e>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8034c18:	7dfb      	ldrb	r3, [r7, #23]
 8034c1a:	2b01      	cmp	r3, #1
 8034c1c:	d105      	bne.n	8034c2a <HAL_RCC_OscConfig+0x392>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8034c1e:	4b3d      	ldr	r3, [pc, #244]	; (8034d14 <HAL_RCC_OscConfig+0x47c>)
 8034c20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8034c22:	4a3c      	ldr	r2, [pc, #240]	; (8034d14 <HAL_RCC_OscConfig+0x47c>)
 8034c24:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8034c28:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8034c2a:	687b      	ldr	r3, [r7, #4]
 8034c2c:	699b      	ldr	r3, [r3, #24]
 8034c2e:	2b00      	cmp	r3, #0
 8034c30:	d068      	beq.n	8034d04 <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8034c32:	4b38      	ldr	r3, [pc, #224]	; (8034d14 <HAL_RCC_OscConfig+0x47c>)
 8034c34:	689b      	ldr	r3, [r3, #8]
 8034c36:	f003 030c 	and.w	r3, r3, #12
 8034c3a:	2b08      	cmp	r3, #8
 8034c3c:	d060      	beq.n	8034d00 <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8034c3e:	687b      	ldr	r3, [r7, #4]
 8034c40:	699b      	ldr	r3, [r3, #24]
 8034c42:	2b02      	cmp	r3, #2
 8034c44:	d145      	bne.n	8034cd2 <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8034c46:	4b34      	ldr	r3, [pc, #208]	; (8034d18 <HAL_RCC_OscConfig+0x480>)
 8034c48:	2200      	movs	r2, #0
 8034c4a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8034c4c:	f7f7 fb36 	bl	802c2bc <HAL_GetTick>
 8034c50:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8034c52:	e008      	b.n	8034c66 <HAL_RCC_OscConfig+0x3ce>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8034c54:	f7f7 fb32 	bl	802c2bc <HAL_GetTick>
 8034c58:	4602      	mov	r2, r0
 8034c5a:	693b      	ldr	r3, [r7, #16]
 8034c5c:	1ad3      	subs	r3, r2, r3
 8034c5e:	2b02      	cmp	r3, #2
 8034c60:	d901      	bls.n	8034c66 <HAL_RCC_OscConfig+0x3ce>
          {
            return HAL_TIMEOUT;
 8034c62:	2303      	movs	r3, #3
 8034c64:	e04f      	b.n	8034d06 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8034c66:	4b2b      	ldr	r3, [pc, #172]	; (8034d14 <HAL_RCC_OscConfig+0x47c>)
 8034c68:	681b      	ldr	r3, [r3, #0]
 8034c6a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8034c6e:	2b00      	cmp	r3, #0
 8034c70:	d1f0      	bne.n	8034c54 <HAL_RCC_OscConfig+0x3bc>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8034c72:	687b      	ldr	r3, [r7, #4]
 8034c74:	69da      	ldr	r2, [r3, #28]
 8034c76:	687b      	ldr	r3, [r7, #4]
 8034c78:	6a1b      	ldr	r3, [r3, #32]
 8034c7a:	431a      	orrs	r2, r3
 8034c7c:	687b      	ldr	r3, [r7, #4]
 8034c7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8034c80:	019b      	lsls	r3, r3, #6
 8034c82:	431a      	orrs	r2, r3
 8034c84:	687b      	ldr	r3, [r7, #4]
 8034c86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8034c88:	085b      	lsrs	r3, r3, #1
 8034c8a:	3b01      	subs	r3, #1
 8034c8c:	041b      	lsls	r3, r3, #16
 8034c8e:	431a      	orrs	r2, r3
 8034c90:	687b      	ldr	r3, [r7, #4]
 8034c92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8034c94:	061b      	lsls	r3, r3, #24
 8034c96:	431a      	orrs	r2, r3
 8034c98:	687b      	ldr	r3, [r7, #4]
 8034c9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8034c9c:	071b      	lsls	r3, r3, #28
 8034c9e:	491d      	ldr	r1, [pc, #116]	; (8034d14 <HAL_RCC_OscConfig+0x47c>)
 8034ca0:	4313      	orrs	r3, r2
 8034ca2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8034ca4:	4b1c      	ldr	r3, [pc, #112]	; (8034d18 <HAL_RCC_OscConfig+0x480>)
 8034ca6:	2201      	movs	r2, #1
 8034ca8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8034caa:	f7f7 fb07 	bl	802c2bc <HAL_GetTick>
 8034cae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8034cb0:	e008      	b.n	8034cc4 <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8034cb2:	f7f7 fb03 	bl	802c2bc <HAL_GetTick>
 8034cb6:	4602      	mov	r2, r0
 8034cb8:	693b      	ldr	r3, [r7, #16]
 8034cba:	1ad3      	subs	r3, r2, r3
 8034cbc:	2b02      	cmp	r3, #2
 8034cbe:	d901      	bls.n	8034cc4 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 8034cc0:	2303      	movs	r3, #3
 8034cc2:	e020      	b.n	8034d06 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8034cc4:	4b13      	ldr	r3, [pc, #76]	; (8034d14 <HAL_RCC_OscConfig+0x47c>)
 8034cc6:	681b      	ldr	r3, [r3, #0]
 8034cc8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8034ccc:	2b00      	cmp	r3, #0
 8034cce:	d0f0      	beq.n	8034cb2 <HAL_RCC_OscConfig+0x41a>
 8034cd0:	e018      	b.n	8034d04 <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8034cd2:	4b11      	ldr	r3, [pc, #68]	; (8034d18 <HAL_RCC_OscConfig+0x480>)
 8034cd4:	2200      	movs	r2, #0
 8034cd6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8034cd8:	f7f7 faf0 	bl	802c2bc <HAL_GetTick>
 8034cdc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8034cde:	e008      	b.n	8034cf2 <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8034ce0:	f7f7 faec 	bl	802c2bc <HAL_GetTick>
 8034ce4:	4602      	mov	r2, r0
 8034ce6:	693b      	ldr	r3, [r7, #16]
 8034ce8:	1ad3      	subs	r3, r2, r3
 8034cea:	2b02      	cmp	r3, #2
 8034cec:	d901      	bls.n	8034cf2 <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 8034cee:	2303      	movs	r3, #3
 8034cf0:	e009      	b.n	8034d06 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8034cf2:	4b08      	ldr	r3, [pc, #32]	; (8034d14 <HAL_RCC_OscConfig+0x47c>)
 8034cf4:	681b      	ldr	r3, [r3, #0]
 8034cf6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8034cfa:	2b00      	cmp	r3, #0
 8034cfc:	d1f0      	bne.n	8034ce0 <HAL_RCC_OscConfig+0x448>
 8034cfe:	e001      	b.n	8034d04 <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8034d00:	2301      	movs	r3, #1
 8034d02:	e000      	b.n	8034d06 <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 8034d04:	2300      	movs	r3, #0
}
 8034d06:	4618      	mov	r0, r3
 8034d08:	3718      	adds	r7, #24
 8034d0a:	46bd      	mov	sp, r7
 8034d0c:	bd80      	pop	{r7, pc}
 8034d0e:	bf00      	nop
 8034d10:	40007000 	.word	0x40007000
 8034d14:	40023800 	.word	0x40023800
 8034d18:	42470060 	.word	0x42470060

08034d1c <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 8034d1c:	b580      	push	{r7, lr}
 8034d1e:	b082      	sub	sp, #8
 8034d20:	af00      	add	r7, sp, #0
 8034d22:	6078      	str	r0, [r7, #4]
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 8034d24:	687b      	ldr	r3, [r7, #4]
 8034d26:	2b00      	cmp	r3, #0
 8034d28:	d101      	bne.n	8034d2e <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 8034d2a:	2301      	movs	r3, #1
 8034d2c:	e01c      	b.n	8034d68 <HAL_RNG_Init+0x4c>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 8034d2e:	687b      	ldr	r3, [r7, #4]
 8034d30:	795b      	ldrb	r3, [r3, #5]
 8034d32:	b2db      	uxtb	r3, r3
 8034d34:	2b00      	cmp	r3, #0
 8034d36:	d105      	bne.n	8034d44 <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 8034d38:	687b      	ldr	r3, [r7, #4]
 8034d3a:	2200      	movs	r2, #0
 8034d3c:	711a      	strb	r2, [r3, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 8034d3e:	6878      	ldr	r0, [r7, #4]
 8034d40:	f7f6 fe70 	bl	802ba24 <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 8034d44:	687b      	ldr	r3, [r7, #4]
 8034d46:	2202      	movs	r2, #2
 8034d48:	715a      	strb	r2, [r3, #5]


  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 8034d4a:	687b      	ldr	r3, [r7, #4]
 8034d4c:	681b      	ldr	r3, [r3, #0]
 8034d4e:	681a      	ldr	r2, [r3, #0]
 8034d50:	687b      	ldr	r3, [r7, #4]
 8034d52:	681b      	ldr	r3, [r3, #0]
 8034d54:	f042 0204 	orr.w	r2, r2, #4
 8034d58:	601a      	str	r2, [r3, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 8034d5a:	687b      	ldr	r3, [r7, #4]
 8034d5c:	2201      	movs	r2, #1
 8034d5e:	715a      	strb	r2, [r3, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 8034d60:	687b      	ldr	r3, [r7, #4]
 8034d62:	2200      	movs	r2, #0
 8034d64:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return HAL_OK;
 8034d66:	2300      	movs	r3, #0
}
 8034d68:	4618      	mov	r0, r3
 8034d6a:	3708      	adds	r7, #8
 8034d6c:	46bd      	mov	sp, r7
 8034d6e:	bd80      	pop	{r7, pc}

08034d70 <HAL_RNG_GenerateRandomNumber>:
  * @param  random32bit pointer to generated random number variable if successful.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_RNG_GenerateRandomNumber(RNG_HandleTypeDef *hrng, uint32_t *random32bit)
{
 8034d70:	b580      	push	{r7, lr}
 8034d72:	b084      	sub	sp, #16
 8034d74:	af00      	add	r7, sp, #0
 8034d76:	6078      	str	r0, [r7, #4]
 8034d78:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8034d7a:	2300      	movs	r3, #0
 8034d7c:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hrng);
 8034d7e:	687b      	ldr	r3, [r7, #4]
 8034d80:	791b      	ldrb	r3, [r3, #4]
 8034d82:	2b01      	cmp	r3, #1
 8034d84:	d101      	bne.n	8034d8a <HAL_RNG_GenerateRandomNumber+0x1a>
 8034d86:	2302      	movs	r3, #2
 8034d88:	e03d      	b.n	8034e06 <HAL_RNG_GenerateRandomNumber+0x96>
 8034d8a:	687b      	ldr	r3, [r7, #4]
 8034d8c:	2201      	movs	r2, #1
 8034d8e:	711a      	strb	r2, [r3, #4]

  /* Check RNG peripheral state */
  if (hrng->State == HAL_RNG_STATE_READY)
 8034d90:	687b      	ldr	r3, [r7, #4]
 8034d92:	795b      	ldrb	r3, [r3, #5]
 8034d94:	b2db      	uxtb	r3, r3
 8034d96:	2b01      	cmp	r3, #1
 8034d98:	d12c      	bne.n	8034df4 <HAL_RNG_GenerateRandomNumber+0x84>
  {
    /* Change RNG peripheral state */
    hrng->State = HAL_RNG_STATE_BUSY;
 8034d9a:	687b      	ldr	r3, [r7, #4]
 8034d9c:	2202      	movs	r2, #2
 8034d9e:	715a      	strb	r2, [r3, #5]

    /* Get tick */
    tickstart = HAL_GetTick();
 8034da0:	f7f7 fa8c 	bl	802c2bc <HAL_GetTick>
 8034da4:	60b8      	str	r0, [r7, #8]

    /* Check if data register contains valid random data */
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8034da6:	e011      	b.n	8034dcc <HAL_RNG_GenerateRandomNumber+0x5c>
    {
      if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 8034da8:	f7f7 fa88 	bl	802c2bc <HAL_GetTick>
 8034dac:	4602      	mov	r2, r0
 8034dae:	68bb      	ldr	r3, [r7, #8]
 8034db0:	1ad3      	subs	r3, r2, r3
 8034db2:	2b02      	cmp	r3, #2
 8034db4:	d90a      	bls.n	8034dcc <HAL_RNG_GenerateRandomNumber+0x5c>
      {
        hrng->State = HAL_RNG_STATE_READY;
 8034db6:	687b      	ldr	r3, [r7, #4]
 8034db8:	2201      	movs	r2, #1
 8034dba:	715a      	strb	r2, [r3, #5]
        hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 8034dbc:	687b      	ldr	r3, [r7, #4]
 8034dbe:	2202      	movs	r2, #2
 8034dc0:	609a      	str	r2, [r3, #8]
        /* Process Unlocked */
        __HAL_UNLOCK(hrng);
 8034dc2:	687b      	ldr	r3, [r7, #4]
 8034dc4:	2200      	movs	r2, #0
 8034dc6:	711a      	strb	r2, [r3, #4]
        return HAL_ERROR;
 8034dc8:	2301      	movs	r3, #1
 8034dca:	e01c      	b.n	8034e06 <HAL_RNG_GenerateRandomNumber+0x96>
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8034dcc:	687b      	ldr	r3, [r7, #4]
 8034dce:	681b      	ldr	r3, [r3, #0]
 8034dd0:	685b      	ldr	r3, [r3, #4]
 8034dd2:	f003 0301 	and.w	r3, r3, #1
 8034dd6:	2b01      	cmp	r3, #1
 8034dd8:	d1e6      	bne.n	8034da8 <HAL_RNG_GenerateRandomNumber+0x38>
      }
    }

    /* Get a 32bit Random number */
    hrng->RandomNumber = hrng->Instance->DR;
 8034dda:	687b      	ldr	r3, [r7, #4]
 8034ddc:	681b      	ldr	r3, [r3, #0]
 8034dde:	689a      	ldr	r2, [r3, #8]
 8034de0:	687b      	ldr	r3, [r7, #4]
 8034de2:	60da      	str	r2, [r3, #12]
    *random32bit = hrng->RandomNumber;
 8034de4:	687b      	ldr	r3, [r7, #4]
 8034de6:	68da      	ldr	r2, [r3, #12]
 8034de8:	683b      	ldr	r3, [r7, #0]
 8034dea:	601a      	str	r2, [r3, #0]

    hrng->State = HAL_RNG_STATE_READY;
 8034dec:	687b      	ldr	r3, [r7, #4]
 8034dee:	2201      	movs	r2, #1
 8034df0:	715a      	strb	r2, [r3, #5]
 8034df2:	e004      	b.n	8034dfe <HAL_RNG_GenerateRandomNumber+0x8e>
  }
  else
  {
    hrng->ErrorCode = HAL_RNG_ERROR_BUSY;
 8034df4:	687b      	ldr	r3, [r7, #4]
 8034df6:	2204      	movs	r2, #4
 8034df8:	609a      	str	r2, [r3, #8]
    status = HAL_ERROR;
 8034dfa:	2301      	movs	r3, #1
 8034dfc:	73fb      	strb	r3, [r7, #15]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrng);
 8034dfe:	687b      	ldr	r3, [r7, #4]
 8034e00:	2200      	movs	r2, #0
 8034e02:	711a      	strb	r2, [r3, #4]

  return status;
 8034e04:	7bfb      	ldrb	r3, [r7, #15]
}
 8034e06:	4618      	mov	r0, r3
 8034e08:	3710      	adds	r7, #16
 8034e0a:	46bd      	mov	sp, r7
 8034e0c:	bd80      	pop	{r7, pc}

08034e0e <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8034e0e:	b580      	push	{r7, lr}
 8034e10:	b082      	sub	sp, #8
 8034e12:	af00      	add	r7, sp, #0
 8034e14:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 8034e16:	687b      	ldr	r3, [r7, #4]
 8034e18:	2b00      	cmp	r3, #0
 8034e1a:	d101      	bne.n	8034e20 <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 8034e1c:	2301      	movs	r3, #1
 8034e1e:	e083      	b.n	8034f28 <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8034e20:	687b      	ldr	r3, [r7, #4]
 8034e22:	7f5b      	ldrb	r3, [r3, #29]
 8034e24:	b2db      	uxtb	r3, r3
 8034e26:	2b00      	cmp	r3, #0
 8034e28:	d105      	bne.n	8034e36 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8034e2a:	687b      	ldr	r3, [r7, #4]
 8034e2c:	2200      	movs	r2, #0
 8034e2e:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8034e30:	6878      	ldr	r0, [r7, #4]
 8034e32:	f7f6 fe19 	bl	802ba68 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8034e36:	687b      	ldr	r3, [r7, #4]
 8034e38:	2202      	movs	r2, #2
 8034e3a:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8034e3c:	687b      	ldr	r3, [r7, #4]
 8034e3e:	681b      	ldr	r3, [r3, #0]
 8034e40:	22ca      	movs	r2, #202	; 0xca
 8034e42:	625a      	str	r2, [r3, #36]	; 0x24
 8034e44:	687b      	ldr	r3, [r7, #4]
 8034e46:	681b      	ldr	r3, [r3, #0]
 8034e48:	2253      	movs	r2, #83	; 0x53
 8034e4a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8034e4c:	6878      	ldr	r0, [r7, #4]
 8034e4e:	f000 faa8 	bl	80353a2 <RTC_EnterInitMode>
 8034e52:	4603      	mov	r3, r0
 8034e54:	2b00      	cmp	r3, #0
 8034e56:	d008      	beq.n	8034e6a <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8034e58:	687b      	ldr	r3, [r7, #4]
 8034e5a:	681b      	ldr	r3, [r3, #0]
 8034e5c:	22ff      	movs	r2, #255	; 0xff
 8034e5e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8034e60:	687b      	ldr	r3, [r7, #4]
 8034e62:	2204      	movs	r2, #4
 8034e64:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 8034e66:	2301      	movs	r3, #1
 8034e68:	e05e      	b.n	8034f28 <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8034e6a:	687b      	ldr	r3, [r7, #4]
 8034e6c:	681b      	ldr	r3, [r3, #0]
 8034e6e:	689b      	ldr	r3, [r3, #8]
 8034e70:	687a      	ldr	r2, [r7, #4]
 8034e72:	6812      	ldr	r2, [r2, #0]
 8034e74:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8034e78:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8034e7c:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8034e7e:	687b      	ldr	r3, [r7, #4]
 8034e80:	681b      	ldr	r3, [r3, #0]
 8034e82:	6899      	ldr	r1, [r3, #8]
 8034e84:	687b      	ldr	r3, [r7, #4]
 8034e86:	685a      	ldr	r2, [r3, #4]
 8034e88:	687b      	ldr	r3, [r7, #4]
 8034e8a:	691b      	ldr	r3, [r3, #16]
 8034e8c:	431a      	orrs	r2, r3
 8034e8e:	687b      	ldr	r3, [r7, #4]
 8034e90:	695b      	ldr	r3, [r3, #20]
 8034e92:	431a      	orrs	r2, r3
 8034e94:	687b      	ldr	r3, [r7, #4]
 8034e96:	681b      	ldr	r3, [r3, #0]
 8034e98:	430a      	orrs	r2, r1
 8034e9a:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8034e9c:	687b      	ldr	r3, [r7, #4]
 8034e9e:	681b      	ldr	r3, [r3, #0]
 8034ea0:	687a      	ldr	r2, [r7, #4]
 8034ea2:	68d2      	ldr	r2, [r2, #12]
 8034ea4:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8034ea6:	687b      	ldr	r3, [r7, #4]
 8034ea8:	681b      	ldr	r3, [r3, #0]
 8034eaa:	6919      	ldr	r1, [r3, #16]
 8034eac:	687b      	ldr	r3, [r7, #4]
 8034eae:	689b      	ldr	r3, [r3, #8]
 8034eb0:	041a      	lsls	r2, r3, #16
 8034eb2:	687b      	ldr	r3, [r7, #4]
 8034eb4:	681b      	ldr	r3, [r3, #0]
 8034eb6:	430a      	orrs	r2, r1
 8034eb8:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8034eba:	687b      	ldr	r3, [r7, #4]
 8034ebc:	681b      	ldr	r3, [r3, #0]
 8034ebe:	68da      	ldr	r2, [r3, #12]
 8034ec0:	687b      	ldr	r3, [r7, #4]
 8034ec2:	681b      	ldr	r3, [r3, #0]
 8034ec4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8034ec8:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8034eca:	687b      	ldr	r3, [r7, #4]
 8034ecc:	681b      	ldr	r3, [r3, #0]
 8034ece:	689b      	ldr	r3, [r3, #8]
 8034ed0:	f003 0320 	and.w	r3, r3, #32
 8034ed4:	2b00      	cmp	r3, #0
 8034ed6:	d10e      	bne.n	8034ef6 <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8034ed8:	6878      	ldr	r0, [r7, #4]
 8034eda:	f000 fa3a 	bl	8035352 <HAL_RTC_WaitForSynchro>
 8034ede:	4603      	mov	r3, r0
 8034ee0:	2b00      	cmp	r3, #0
 8034ee2:	d008      	beq.n	8034ef6 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8034ee4:	687b      	ldr	r3, [r7, #4]
 8034ee6:	681b      	ldr	r3, [r3, #0]
 8034ee8:	22ff      	movs	r2, #255	; 0xff
 8034eea:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8034eec:	687b      	ldr	r3, [r7, #4]
 8034eee:	2204      	movs	r2, #4
 8034ef0:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 8034ef2:	2301      	movs	r3, #1
 8034ef4:	e018      	b.n	8034f28 <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8034ef6:	687b      	ldr	r3, [r7, #4]
 8034ef8:	681b      	ldr	r3, [r3, #0]
 8034efa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8034efc:	687b      	ldr	r3, [r7, #4]
 8034efe:	681b      	ldr	r3, [r3, #0]
 8034f00:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8034f04:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8034f06:	687b      	ldr	r3, [r7, #4]
 8034f08:	681b      	ldr	r3, [r3, #0]
 8034f0a:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8034f0c:	687b      	ldr	r3, [r7, #4]
 8034f0e:	699a      	ldr	r2, [r3, #24]
 8034f10:	687b      	ldr	r3, [r7, #4]
 8034f12:	681b      	ldr	r3, [r3, #0]
 8034f14:	430a      	orrs	r2, r1
 8034f16:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8034f18:	687b      	ldr	r3, [r7, #4]
 8034f1a:	681b      	ldr	r3, [r3, #0]
 8034f1c:	22ff      	movs	r2, #255	; 0xff
 8034f1e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8034f20:	687b      	ldr	r3, [r7, #4]
 8034f22:	2201      	movs	r2, #1
 8034f24:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8034f26:	2300      	movs	r3, #0
  }
}
 8034f28:	4618      	mov	r0, r3
 8034f2a:	3708      	adds	r7, #8
 8034f2c:	46bd      	mov	sp, r7
 8034f2e:	bd80      	pop	{r7, pc}

08034f30 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8034f30:	b590      	push	{r4, r7, lr}
 8034f32:	b087      	sub	sp, #28
 8034f34:	af00      	add	r7, sp, #0
 8034f36:	60f8      	str	r0, [r7, #12]
 8034f38:	60b9      	str	r1, [r7, #8]
 8034f3a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8034f3c:	2300      	movs	r3, #0
 8034f3e:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8034f40:	68fb      	ldr	r3, [r7, #12]
 8034f42:	7f1b      	ldrb	r3, [r3, #28]
 8034f44:	2b01      	cmp	r3, #1
 8034f46:	d101      	bne.n	8034f4c <HAL_RTC_SetTime+0x1c>
 8034f48:	2302      	movs	r3, #2
 8034f4a:	e0aa      	b.n	80350a2 <HAL_RTC_SetTime+0x172>
 8034f4c:	68fb      	ldr	r3, [r7, #12]
 8034f4e:	2201      	movs	r2, #1
 8034f50:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8034f52:	68fb      	ldr	r3, [r7, #12]
 8034f54:	2202      	movs	r2, #2
 8034f56:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 8034f58:	687b      	ldr	r3, [r7, #4]
 8034f5a:	2b00      	cmp	r3, #0
 8034f5c:	d126      	bne.n	8034fac <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8034f5e:	68fb      	ldr	r3, [r7, #12]
 8034f60:	681b      	ldr	r3, [r3, #0]
 8034f62:	689b      	ldr	r3, [r3, #8]
 8034f64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8034f68:	2b00      	cmp	r3, #0
 8034f6a:	d102      	bne.n	8034f72 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8034f6c:	68bb      	ldr	r3, [r7, #8]
 8034f6e:	2200      	movs	r2, #0
 8034f70:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8034f72:	68bb      	ldr	r3, [r7, #8]
 8034f74:	781b      	ldrb	r3, [r3, #0]
 8034f76:	4618      	mov	r0, r3
 8034f78:	f000 fa3f 	bl	80353fa <RTC_ByteToBcd2>
 8034f7c:	4603      	mov	r3, r0
 8034f7e:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8034f80:	68bb      	ldr	r3, [r7, #8]
 8034f82:	785b      	ldrb	r3, [r3, #1]
 8034f84:	4618      	mov	r0, r3
 8034f86:	f000 fa38 	bl	80353fa <RTC_ByteToBcd2>
 8034f8a:	4603      	mov	r3, r0
 8034f8c:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8034f8e:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8034f90:	68bb      	ldr	r3, [r7, #8]
 8034f92:	789b      	ldrb	r3, [r3, #2]
 8034f94:	4618      	mov	r0, r3
 8034f96:	f000 fa30 	bl	80353fa <RTC_ByteToBcd2>
 8034f9a:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8034f9c:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 8034fa0:	68bb      	ldr	r3, [r7, #8]
 8034fa2:	78db      	ldrb	r3, [r3, #3]
 8034fa4:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8034fa6:	4313      	orrs	r3, r2
 8034fa8:	617b      	str	r3, [r7, #20]
 8034faa:	e018      	b.n	8034fde <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8034fac:	68fb      	ldr	r3, [r7, #12]
 8034fae:	681b      	ldr	r3, [r3, #0]
 8034fb0:	689b      	ldr	r3, [r3, #8]
 8034fb2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8034fb6:	2b00      	cmp	r3, #0
 8034fb8:	d102      	bne.n	8034fc0 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8034fba:	68bb      	ldr	r3, [r7, #8]
 8034fbc:	2200      	movs	r2, #0
 8034fbe:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8034fc0:	68bb      	ldr	r3, [r7, #8]
 8034fc2:	781b      	ldrb	r3, [r3, #0]
 8034fc4:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8034fc6:	68bb      	ldr	r3, [r7, #8]
 8034fc8:	785b      	ldrb	r3, [r3, #1]
 8034fca:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8034fcc:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 8034fce:	68ba      	ldr	r2, [r7, #8]
 8034fd0:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8034fd2:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 8034fd4:	68bb      	ldr	r3, [r7, #8]
 8034fd6:	78db      	ldrb	r3, [r3, #3]
 8034fd8:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8034fda:	4313      	orrs	r3, r2
 8034fdc:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8034fde:	68fb      	ldr	r3, [r7, #12]
 8034fe0:	681b      	ldr	r3, [r3, #0]
 8034fe2:	22ca      	movs	r2, #202	; 0xca
 8034fe4:	625a      	str	r2, [r3, #36]	; 0x24
 8034fe6:	68fb      	ldr	r3, [r7, #12]
 8034fe8:	681b      	ldr	r3, [r3, #0]
 8034fea:	2253      	movs	r2, #83	; 0x53
 8034fec:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8034fee:	68f8      	ldr	r0, [r7, #12]
 8034ff0:	f000 f9d7 	bl	80353a2 <RTC_EnterInitMode>
 8034ff4:	4603      	mov	r3, r0
 8034ff6:	2b00      	cmp	r3, #0
 8034ff8:	d00b      	beq.n	8035012 <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8034ffa:	68fb      	ldr	r3, [r7, #12]
 8034ffc:	681b      	ldr	r3, [r3, #0]
 8034ffe:	22ff      	movs	r2, #255	; 0xff
 8035000:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8035002:	68fb      	ldr	r3, [r7, #12]
 8035004:	2204      	movs	r2, #4
 8035006:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8035008:	68fb      	ldr	r3, [r7, #12]
 803500a:	2200      	movs	r2, #0
 803500c:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 803500e:	2301      	movs	r3, #1
 8035010:	e047      	b.n	80350a2 <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8035012:	68fb      	ldr	r3, [r7, #12]
 8035014:	681a      	ldr	r2, [r3, #0]
 8035016:	697b      	ldr	r3, [r7, #20]
 8035018:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 803501c:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8035020:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 8035022:	68fb      	ldr	r3, [r7, #12]
 8035024:	681b      	ldr	r3, [r3, #0]
 8035026:	689a      	ldr	r2, [r3, #8]
 8035028:	68fb      	ldr	r3, [r7, #12]
 803502a:	681b      	ldr	r3, [r3, #0]
 803502c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8035030:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8035032:	68fb      	ldr	r3, [r7, #12]
 8035034:	681b      	ldr	r3, [r3, #0]
 8035036:	6899      	ldr	r1, [r3, #8]
 8035038:	68bb      	ldr	r3, [r7, #8]
 803503a:	68da      	ldr	r2, [r3, #12]
 803503c:	68bb      	ldr	r3, [r7, #8]
 803503e:	691b      	ldr	r3, [r3, #16]
 8035040:	431a      	orrs	r2, r3
 8035042:	68fb      	ldr	r3, [r7, #12]
 8035044:	681b      	ldr	r3, [r3, #0]
 8035046:	430a      	orrs	r2, r1
 8035048:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 803504a:	68fb      	ldr	r3, [r7, #12]
 803504c:	681b      	ldr	r3, [r3, #0]
 803504e:	68da      	ldr	r2, [r3, #12]
 8035050:	68fb      	ldr	r3, [r7, #12]
 8035052:	681b      	ldr	r3, [r3, #0]
 8035054:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8035058:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 803505a:	68fb      	ldr	r3, [r7, #12]
 803505c:	681b      	ldr	r3, [r3, #0]
 803505e:	689b      	ldr	r3, [r3, #8]
 8035060:	f003 0320 	and.w	r3, r3, #32
 8035064:	2b00      	cmp	r3, #0
 8035066:	d111      	bne.n	803508c <HAL_RTC_SetTime+0x15c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8035068:	68f8      	ldr	r0, [r7, #12]
 803506a:	f000 f972 	bl	8035352 <HAL_RTC_WaitForSynchro>
 803506e:	4603      	mov	r3, r0
 8035070:	2b00      	cmp	r3, #0
 8035072:	d00b      	beq.n	803508c <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8035074:	68fb      	ldr	r3, [r7, #12]
 8035076:	681b      	ldr	r3, [r3, #0]
 8035078:	22ff      	movs	r2, #255	; 0xff
 803507a:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 803507c:	68fb      	ldr	r3, [r7, #12]
 803507e:	2204      	movs	r2, #4
 8035080:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8035082:	68fb      	ldr	r3, [r7, #12]
 8035084:	2200      	movs	r2, #0
 8035086:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8035088:	2301      	movs	r3, #1
 803508a:	e00a      	b.n	80350a2 <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 803508c:	68fb      	ldr	r3, [r7, #12]
 803508e:	681b      	ldr	r3, [r3, #0]
 8035090:	22ff      	movs	r2, #255	; 0xff
 8035092:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 8035094:	68fb      	ldr	r3, [r7, #12]
 8035096:	2201      	movs	r2, #1
 8035098:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 803509a:	68fb      	ldr	r3, [r7, #12]
 803509c:	2200      	movs	r2, #0
 803509e:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 80350a0:	2300      	movs	r3, #0
  }
}
 80350a2:	4618      	mov	r0, r3
 80350a4:	371c      	adds	r7, #28
 80350a6:	46bd      	mov	sp, r7
 80350a8:	bd90      	pop	{r4, r7, pc}

080350aa <HAL_RTC_GetTime>:
  *        in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  *        Reading RTC current time locks the values in calendar shadow registers until current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80350aa:	b580      	push	{r7, lr}
 80350ac:	b086      	sub	sp, #24
 80350ae:	af00      	add	r7, sp, #0
 80350b0:	60f8      	str	r0, [r7, #12]
 80350b2:	60b9      	str	r1, [r7, #8]
 80350b4:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80350b6:	2300      	movs	r3, #0
 80350b8:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 80350ba:	68fb      	ldr	r3, [r7, #12]
 80350bc:	681b      	ldr	r3, [r3, #0]
 80350be:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80350c0:	68bb      	ldr	r3, [r7, #8]
 80350c2:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 80350c4:	68fb      	ldr	r3, [r7, #12]
 80350c6:	681b      	ldr	r3, [r3, #0]
 80350c8:	691b      	ldr	r3, [r3, #16]
 80350ca:	f3c3 020e 	ubfx	r2, r3, #0, #15
 80350ce:	68bb      	ldr	r3, [r7, #8]
 80350d0:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 80350d2:	68fb      	ldr	r3, [r7, #12]
 80350d4:	681b      	ldr	r3, [r3, #0]
 80350d6:	681b      	ldr	r3, [r3, #0]
 80350d8:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80350dc:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80350e0:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 80350e2:	697b      	ldr	r3, [r7, #20]
 80350e4:	0c1b      	lsrs	r3, r3, #16
 80350e6:	b2db      	uxtb	r3, r3
 80350e8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80350ec:	b2da      	uxtb	r2, r3
 80350ee:	68bb      	ldr	r3, [r7, #8]
 80350f0:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 80350f2:	697b      	ldr	r3, [r7, #20]
 80350f4:	0a1b      	lsrs	r3, r3, #8
 80350f6:	b2db      	uxtb	r3, r3
 80350f8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80350fc:	b2da      	uxtb	r2, r3
 80350fe:	68bb      	ldr	r3, [r7, #8]
 8035100:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8035102:	697b      	ldr	r3, [r7, #20]
 8035104:	b2db      	uxtb	r3, r3
 8035106:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 803510a:	b2da      	uxtb	r2, r3
 803510c:	68bb      	ldr	r3, [r7, #8]
 803510e:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 8035110:	697b      	ldr	r3, [r7, #20]
 8035112:	0c1b      	lsrs	r3, r3, #16
 8035114:	b2db      	uxtb	r3, r3
 8035116:	f003 0340 	and.w	r3, r3, #64	; 0x40
 803511a:	b2da      	uxtb	r2, r3
 803511c:	68bb      	ldr	r3, [r7, #8]
 803511e:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8035120:	687b      	ldr	r3, [r7, #4]
 8035122:	2b00      	cmp	r3, #0
 8035124:	d11a      	bne.n	803515c <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8035126:	68bb      	ldr	r3, [r7, #8]
 8035128:	781b      	ldrb	r3, [r3, #0]
 803512a:	4618      	mov	r0, r3
 803512c:	f000 f983 	bl	8035436 <RTC_Bcd2ToByte>
 8035130:	4603      	mov	r3, r0
 8035132:	461a      	mov	r2, r3
 8035134:	68bb      	ldr	r3, [r7, #8]
 8035136:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8035138:	68bb      	ldr	r3, [r7, #8]
 803513a:	785b      	ldrb	r3, [r3, #1]
 803513c:	4618      	mov	r0, r3
 803513e:	f000 f97a 	bl	8035436 <RTC_Bcd2ToByte>
 8035142:	4603      	mov	r3, r0
 8035144:	461a      	mov	r2, r3
 8035146:	68bb      	ldr	r3, [r7, #8]
 8035148:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 803514a:	68bb      	ldr	r3, [r7, #8]
 803514c:	789b      	ldrb	r3, [r3, #2]
 803514e:	4618      	mov	r0, r3
 8035150:	f000 f971 	bl	8035436 <RTC_Bcd2ToByte>
 8035154:	4603      	mov	r3, r0
 8035156:	461a      	mov	r2, r3
 8035158:	68bb      	ldr	r3, [r7, #8]
 803515a:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 803515c:	2300      	movs	r3, #0
}
 803515e:	4618      	mov	r0, r3
 8035160:	3718      	adds	r7, #24
 8035162:	46bd      	mov	sp, r7
 8035164:	bd80      	pop	{r7, pc}

08035166 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8035166:	b590      	push	{r4, r7, lr}
 8035168:	b087      	sub	sp, #28
 803516a:	af00      	add	r7, sp, #0
 803516c:	60f8      	str	r0, [r7, #12]
 803516e:	60b9      	str	r1, [r7, #8]
 8035170:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8035172:	2300      	movs	r3, #0
 8035174:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8035176:	68fb      	ldr	r3, [r7, #12]
 8035178:	7f1b      	ldrb	r3, [r3, #28]
 803517a:	2b01      	cmp	r3, #1
 803517c:	d101      	bne.n	8035182 <HAL_RTC_SetDate+0x1c>
 803517e:	2302      	movs	r3, #2
 8035180:	e094      	b.n	80352ac <HAL_RTC_SetDate+0x146>
 8035182:	68fb      	ldr	r3, [r7, #12]
 8035184:	2201      	movs	r2, #1
 8035186:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8035188:	68fb      	ldr	r3, [r7, #12]
 803518a:	2202      	movs	r2, #2
 803518c:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 803518e:	687b      	ldr	r3, [r7, #4]
 8035190:	2b00      	cmp	r3, #0
 8035192:	d10e      	bne.n	80351b2 <HAL_RTC_SetDate+0x4c>
 8035194:	68bb      	ldr	r3, [r7, #8]
 8035196:	785b      	ldrb	r3, [r3, #1]
 8035198:	f003 0310 	and.w	r3, r3, #16
 803519c:	2b00      	cmp	r3, #0
 803519e:	d008      	beq.n	80351b2 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80351a0:	68bb      	ldr	r3, [r7, #8]
 80351a2:	785b      	ldrb	r3, [r3, #1]
 80351a4:	f023 0310 	bic.w	r3, r3, #16
 80351a8:	b2db      	uxtb	r3, r3
 80351aa:	330a      	adds	r3, #10
 80351ac:	b2da      	uxtb	r2, r3
 80351ae:	68bb      	ldr	r3, [r7, #8]
 80351b0:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 80351b2:	687b      	ldr	r3, [r7, #4]
 80351b4:	2b00      	cmp	r3, #0
 80351b6:	d11c      	bne.n	80351f2 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80351b8:	68bb      	ldr	r3, [r7, #8]
 80351ba:	78db      	ldrb	r3, [r3, #3]
 80351bc:	4618      	mov	r0, r3
 80351be:	f000 f91c 	bl	80353fa <RTC_ByteToBcd2>
 80351c2:	4603      	mov	r3, r0
 80351c4:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 80351c6:	68bb      	ldr	r3, [r7, #8]
 80351c8:	785b      	ldrb	r3, [r3, #1]
 80351ca:	4618      	mov	r0, r3
 80351cc:	f000 f915 	bl	80353fa <RTC_ByteToBcd2>
 80351d0:	4603      	mov	r3, r0
 80351d2:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80351d4:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 80351d6:	68bb      	ldr	r3, [r7, #8]
 80351d8:	789b      	ldrb	r3, [r3, #2]
 80351da:	4618      	mov	r0, r3
 80351dc:	f000 f90d 	bl	80353fa <RTC_ByteToBcd2>
 80351e0:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 80351e2:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13U));
 80351e6:	68bb      	ldr	r3, [r7, #8]
 80351e8:	781b      	ldrb	r3, [r3, #0]
 80351ea:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80351ec:	4313      	orrs	r3, r2
 80351ee:	617b      	str	r3, [r7, #20]
 80351f0:	e00e      	b.n	8035210 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80351f2:	68bb      	ldr	r3, [r7, #8]
 80351f4:	78db      	ldrb	r3, [r3, #3]
 80351f6:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 80351f8:	68bb      	ldr	r3, [r7, #8]
 80351fa:	785b      	ldrb	r3, [r3, #1]
 80351fc:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80351fe:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 8035200:	68ba      	ldr	r2, [r7, #8]
 8035202:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 8035204:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 8035206:	68bb      	ldr	r3, [r7, #8]
 8035208:	781b      	ldrb	r3, [r3, #0]
 803520a:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 803520c:	4313      	orrs	r3, r2
 803520e:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8035210:	68fb      	ldr	r3, [r7, #12]
 8035212:	681b      	ldr	r3, [r3, #0]
 8035214:	22ca      	movs	r2, #202	; 0xca
 8035216:	625a      	str	r2, [r3, #36]	; 0x24
 8035218:	68fb      	ldr	r3, [r7, #12]
 803521a:	681b      	ldr	r3, [r3, #0]
 803521c:	2253      	movs	r2, #83	; 0x53
 803521e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8035220:	68f8      	ldr	r0, [r7, #12]
 8035222:	f000 f8be 	bl	80353a2 <RTC_EnterInitMode>
 8035226:	4603      	mov	r3, r0
 8035228:	2b00      	cmp	r3, #0
 803522a:	d00b      	beq.n	8035244 <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 803522c:	68fb      	ldr	r3, [r7, #12]
 803522e:	681b      	ldr	r3, [r3, #0]
 8035230:	22ff      	movs	r2, #255	; 0xff
 8035232:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 8035234:	68fb      	ldr	r3, [r7, #12]
 8035236:	2204      	movs	r2, #4
 8035238:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 803523a:	68fb      	ldr	r3, [r7, #12]
 803523c:	2200      	movs	r2, #0
 803523e:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8035240:	2301      	movs	r3, #1
 8035242:	e033      	b.n	80352ac <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8035244:	68fb      	ldr	r3, [r7, #12]
 8035246:	681a      	ldr	r2, [r3, #0]
 8035248:	697b      	ldr	r3, [r7, #20]
 803524a:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 803524e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8035252:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8035254:	68fb      	ldr	r3, [r7, #12]
 8035256:	681b      	ldr	r3, [r3, #0]
 8035258:	68da      	ldr	r2, [r3, #12]
 803525a:	68fb      	ldr	r3, [r7, #12]
 803525c:	681b      	ldr	r3, [r3, #0]
 803525e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8035262:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8035264:	68fb      	ldr	r3, [r7, #12]
 8035266:	681b      	ldr	r3, [r3, #0]
 8035268:	689b      	ldr	r3, [r3, #8]
 803526a:	f003 0320 	and.w	r3, r3, #32
 803526e:	2b00      	cmp	r3, #0
 8035270:	d111      	bne.n	8035296 <HAL_RTC_SetDate+0x130>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8035272:	68f8      	ldr	r0, [r7, #12]
 8035274:	f000 f86d 	bl	8035352 <HAL_RTC_WaitForSynchro>
 8035278:	4603      	mov	r3, r0
 803527a:	2b00      	cmp	r3, #0
 803527c:	d00b      	beq.n	8035296 <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 803527e:	68fb      	ldr	r3, [r7, #12]
 8035280:	681b      	ldr	r3, [r3, #0]
 8035282:	22ff      	movs	r2, #255	; 0xff
 8035284:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8035286:	68fb      	ldr	r3, [r7, #12]
 8035288:	2204      	movs	r2, #4
 803528a:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 803528c:	68fb      	ldr	r3, [r7, #12]
 803528e:	2200      	movs	r2, #0
 8035290:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8035292:	2301      	movs	r3, #1
 8035294:	e00a      	b.n	80352ac <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8035296:	68fb      	ldr	r3, [r7, #12]
 8035298:	681b      	ldr	r3, [r3, #0]
 803529a:	22ff      	movs	r2, #255	; 0xff
 803529c:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 803529e:	68fb      	ldr	r3, [r7, #12]
 80352a0:	2201      	movs	r2, #1
 80352a2:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80352a4:	68fb      	ldr	r3, [r7, #12]
 80352a6:	2200      	movs	r2, #0
 80352a8:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 80352aa:	2300      	movs	r3, #0
  }
}
 80352ac:	4618      	mov	r0, r3
 80352ae:	371c      	adds	r7, #28
 80352b0:	46bd      	mov	sp, r7
 80352b2:	bd90      	pop	{r4, r7, pc}

080352b4 <HAL_RTC_GetDate>:
  * in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  * Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80352b4:	b580      	push	{r7, lr}
 80352b6:	b086      	sub	sp, #24
 80352b8:	af00      	add	r7, sp, #0
 80352ba:	60f8      	str	r0, [r7, #12]
 80352bc:	60b9      	str	r1, [r7, #8]
 80352be:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80352c0:	2300      	movs	r3, #0
 80352c2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80352c4:	68fb      	ldr	r3, [r7, #12]
 80352c6:	681b      	ldr	r3, [r3, #0]
 80352c8:	685b      	ldr	r3, [r3, #4]
 80352ca:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80352ce:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80352d2:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 80352d4:	697b      	ldr	r3, [r7, #20]
 80352d6:	0c1b      	lsrs	r3, r3, #16
 80352d8:	b2da      	uxtb	r2, r3
 80352da:	68bb      	ldr	r3, [r7, #8]
 80352dc:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 80352de:	697b      	ldr	r3, [r7, #20]
 80352e0:	0a1b      	lsrs	r3, r3, #8
 80352e2:	b2db      	uxtb	r3, r3
 80352e4:	f003 031f 	and.w	r3, r3, #31
 80352e8:	b2da      	uxtb	r2, r3
 80352ea:	68bb      	ldr	r3, [r7, #8]
 80352ec:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 80352ee:	697b      	ldr	r3, [r7, #20]
 80352f0:	b2db      	uxtb	r3, r3
 80352f2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80352f6:	b2da      	uxtb	r2, r3
 80352f8:	68bb      	ldr	r3, [r7, #8]
 80352fa:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 80352fc:	697b      	ldr	r3, [r7, #20]
 80352fe:	0b5b      	lsrs	r3, r3, #13
 8035300:	b2db      	uxtb	r3, r3
 8035302:	f003 0307 	and.w	r3, r3, #7
 8035306:	b2da      	uxtb	r2, r3
 8035308:	68bb      	ldr	r3, [r7, #8]
 803530a:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 803530c:	687b      	ldr	r3, [r7, #4]
 803530e:	2b00      	cmp	r3, #0
 8035310:	d11a      	bne.n	8035348 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8035312:	68bb      	ldr	r3, [r7, #8]
 8035314:	78db      	ldrb	r3, [r3, #3]
 8035316:	4618      	mov	r0, r3
 8035318:	f000 f88d 	bl	8035436 <RTC_Bcd2ToByte>
 803531c:	4603      	mov	r3, r0
 803531e:	461a      	mov	r2, r3
 8035320:	68bb      	ldr	r3, [r7, #8]
 8035322:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8035324:	68bb      	ldr	r3, [r7, #8]
 8035326:	785b      	ldrb	r3, [r3, #1]
 8035328:	4618      	mov	r0, r3
 803532a:	f000 f884 	bl	8035436 <RTC_Bcd2ToByte>
 803532e:	4603      	mov	r3, r0
 8035330:	461a      	mov	r2, r3
 8035332:	68bb      	ldr	r3, [r7, #8]
 8035334:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8035336:	68bb      	ldr	r3, [r7, #8]
 8035338:	789b      	ldrb	r3, [r3, #2]
 803533a:	4618      	mov	r0, r3
 803533c:	f000 f87b 	bl	8035436 <RTC_Bcd2ToByte>
 8035340:	4603      	mov	r3, r0
 8035342:	461a      	mov	r2, r3
 8035344:	68bb      	ldr	r3, [r7, #8]
 8035346:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8035348:	2300      	movs	r3, #0
}
 803534a:	4618      	mov	r0, r3
 803534c:	3718      	adds	r7, #24
 803534e:	46bd      	mov	sp, r7
 8035350:	bd80      	pop	{r7, pc}

08035352 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8035352:	b580      	push	{r7, lr}
 8035354:	b084      	sub	sp, #16
 8035356:	af00      	add	r7, sp, #0
 8035358:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 803535a:	2300      	movs	r3, #0
 803535c:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 803535e:	687b      	ldr	r3, [r7, #4]
 8035360:	681b      	ldr	r3, [r3, #0]
 8035362:	68da      	ldr	r2, [r3, #12]
 8035364:	687b      	ldr	r3, [r7, #4]
 8035366:	681b      	ldr	r3, [r3, #0]
 8035368:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 803536c:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 803536e:	f7f6 ffa5 	bl	802c2bc <HAL_GetTick>
 8035372:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8035374:	e009      	b.n	803538a <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8035376:	f7f6 ffa1 	bl	802c2bc <HAL_GetTick>
 803537a:	4602      	mov	r2, r0
 803537c:	68fb      	ldr	r3, [r7, #12]
 803537e:	1ad3      	subs	r3, r2, r3
 8035380:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8035384:	d901      	bls.n	803538a <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8035386:	2303      	movs	r3, #3
 8035388:	e007      	b.n	803539a <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 803538a:	687b      	ldr	r3, [r7, #4]
 803538c:	681b      	ldr	r3, [r3, #0]
 803538e:	68db      	ldr	r3, [r3, #12]
 8035390:	f003 0320 	and.w	r3, r3, #32
 8035394:	2b00      	cmp	r3, #0
 8035396:	d0ee      	beq.n	8035376 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8035398:	2300      	movs	r3, #0
}
 803539a:	4618      	mov	r0, r3
 803539c:	3710      	adds	r7, #16
 803539e:	46bd      	mov	sp, r7
 80353a0:	bd80      	pop	{r7, pc}

080353a2 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 80353a2:	b580      	push	{r7, lr}
 80353a4:	b084      	sub	sp, #16
 80353a6:	af00      	add	r7, sp, #0
 80353a8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80353aa:	2300      	movs	r3, #0
 80353ac:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80353ae:	687b      	ldr	r3, [r7, #4]
 80353b0:	681b      	ldr	r3, [r3, #0]
 80353b2:	68db      	ldr	r3, [r3, #12]
 80353b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80353b8:	2b00      	cmp	r3, #0
 80353ba:	d119      	bne.n	80353f0 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 80353bc:	687b      	ldr	r3, [r7, #4]
 80353be:	681b      	ldr	r3, [r3, #0]
 80353c0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80353c4:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80353c6:	f7f6 ff79 	bl	802c2bc <HAL_GetTick>
 80353ca:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80353cc:	e009      	b.n	80353e2 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80353ce:	f7f6 ff75 	bl	802c2bc <HAL_GetTick>
 80353d2:	4602      	mov	r2, r0
 80353d4:	68fb      	ldr	r3, [r7, #12]
 80353d6:	1ad3      	subs	r3, r2, r3
 80353d8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80353dc:	d901      	bls.n	80353e2 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 80353de:	2303      	movs	r3, #3
 80353e0:	e007      	b.n	80353f2 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80353e2:	687b      	ldr	r3, [r7, #4]
 80353e4:	681b      	ldr	r3, [r3, #0]
 80353e6:	68db      	ldr	r3, [r3, #12]
 80353e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80353ec:	2b00      	cmp	r3, #0
 80353ee:	d0ee      	beq.n	80353ce <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 80353f0:	2300      	movs	r3, #0
}
 80353f2:	4618      	mov	r0, r3
 80353f4:	3710      	adds	r7, #16
 80353f6:	46bd      	mov	sp, r7
 80353f8:	bd80      	pop	{r7, pc}

080353fa <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80353fa:	b480      	push	{r7}
 80353fc:	b085      	sub	sp, #20
 80353fe:	af00      	add	r7, sp, #0
 8035400:	4603      	mov	r3, r0
 8035402:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8035404:	2300      	movs	r3, #0
 8035406:	60fb      	str	r3, [r7, #12]

  while(Value >= 10U)
 8035408:	e005      	b.n	8035416 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 803540a:	68fb      	ldr	r3, [r7, #12]
 803540c:	3301      	adds	r3, #1
 803540e:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 8035410:	79fb      	ldrb	r3, [r7, #7]
 8035412:	3b0a      	subs	r3, #10
 8035414:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10U)
 8035416:	79fb      	ldrb	r3, [r7, #7]
 8035418:	2b09      	cmp	r3, #9
 803541a:	d8f6      	bhi.n	803540a <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 803541c:	68fb      	ldr	r3, [r7, #12]
 803541e:	b2db      	uxtb	r3, r3
 8035420:	011b      	lsls	r3, r3, #4
 8035422:	b2da      	uxtb	r2, r3
 8035424:	79fb      	ldrb	r3, [r7, #7]
 8035426:	4313      	orrs	r3, r2
 8035428:	b2db      	uxtb	r3, r3
}
 803542a:	4618      	mov	r0, r3
 803542c:	3714      	adds	r7, #20
 803542e:	46bd      	mov	sp, r7
 8035430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8035434:	4770      	bx	lr

08035436 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8035436:	b480      	push	{r7}
 8035438:	b085      	sub	sp, #20
 803543a:	af00      	add	r7, sp, #0
 803543c:	4603      	mov	r3, r0
 803543e:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 8035440:	2300      	movs	r3, #0
 8035442:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8035444:	79fb      	ldrb	r3, [r7, #7]
 8035446:	091b      	lsrs	r3, r3, #4
 8035448:	b2db      	uxtb	r3, r3
 803544a:	461a      	mov	r2, r3
 803544c:	4613      	mov	r3, r2
 803544e:	009b      	lsls	r3, r3, #2
 8035450:	4413      	add	r3, r2
 8035452:	005b      	lsls	r3, r3, #1
 8035454:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 8035456:	79fb      	ldrb	r3, [r7, #7]
 8035458:	f003 030f 	and.w	r3, r3, #15
 803545c:	b2da      	uxtb	r2, r3
 803545e:	68fb      	ldr	r3, [r7, #12]
 8035460:	b2db      	uxtb	r3, r3
 8035462:	4413      	add	r3, r2
 8035464:	b2db      	uxtb	r3, r3
}
 8035466:	4618      	mov	r0, r3
 8035468:	3714      	adds	r7, #20
 803546a:	46bd      	mov	sp, r7
 803546c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8035470:	4770      	bx	lr

08035472 <HAL_RTCEx_BKUPWrite>:
  *                                 specify the register.
  * @param  Data Data to be written in the specified RTC Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 8035472:	b480      	push	{r7}
 8035474:	b087      	sub	sp, #28
 8035476:	af00      	add	r7, sp, #0
 8035478:	60f8      	str	r0, [r7, #12]
 803547a:	60b9      	str	r1, [r7, #8]
 803547c:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 803547e:	2300      	movs	r3, #0
 8035480:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t)&(hrtc->Instance->BKP0R);
 8035482:	68fb      	ldr	r3, [r7, #12]
 8035484:	681b      	ldr	r3, [r3, #0]
 8035486:	3350      	adds	r3, #80	; 0x50
 8035488:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 803548a:	68bb      	ldr	r3, [r7, #8]
 803548c:	009b      	lsls	r3, r3, #2
 803548e:	697a      	ldr	r2, [r7, #20]
 8035490:	4413      	add	r3, r2
 8035492:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 8035494:	697b      	ldr	r3, [r7, #20]
 8035496:	687a      	ldr	r2, [r7, #4]
 8035498:	601a      	str	r2, [r3, #0]
}
 803549a:	bf00      	nop
 803549c:	371c      	adds	r7, #28
 803549e:	46bd      	mov	sp, r7
 80354a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80354a4:	4770      	bx	lr

080354a6 <HAL_RTCEx_BKUPRead>:
  *          This parameter can be: RTC_BKP_DRx where x can be from 0 to 19 to
  *                                 specify the register.
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 80354a6:	b480      	push	{r7}
 80354a8:	b085      	sub	sp, #20
 80354aa:	af00      	add	r7, sp, #0
 80354ac:	6078      	str	r0, [r7, #4]
 80354ae:	6039      	str	r1, [r7, #0]
  uint32_t tmp = 0U;
 80354b0:	2300      	movs	r3, #0
 80354b2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t)&(hrtc->Instance->BKP0R);
 80354b4:	687b      	ldr	r3, [r7, #4]
 80354b6:	681b      	ldr	r3, [r3, #0]
 80354b8:	3350      	adds	r3, #80	; 0x50
 80354ba:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 80354bc:	683b      	ldr	r3, [r7, #0]
 80354be:	009b      	lsls	r3, r3, #2
 80354c0:	68fa      	ldr	r2, [r7, #12]
 80354c2:	4413      	add	r3, r2
 80354c4:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 80354c6:	68fb      	ldr	r3, [r7, #12]
 80354c8:	681b      	ldr	r3, [r3, #0]
}
 80354ca:	4618      	mov	r0, r3
 80354cc:	3714      	adds	r7, #20
 80354ce:	46bd      	mov	sp, r7
 80354d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80354d4:	4770      	bx	lr

080354d6 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80354d6:	b580      	push	{r7, lr}
 80354d8:	b082      	sub	sp, #8
 80354da:	af00      	add	r7, sp, #0
 80354dc:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80354de:	687b      	ldr	r3, [r7, #4]
 80354e0:	2b00      	cmp	r3, #0
 80354e2:	d101      	bne.n	80354e8 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80354e4:	2301      	movs	r3, #1
 80354e6:	e056      	b.n	8035596 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80354e8:	687b      	ldr	r3, [r7, #4]
 80354ea:	2200      	movs	r2, #0
 80354ec:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80354ee:	687b      	ldr	r3, [r7, #4]
 80354f0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80354f4:	b2db      	uxtb	r3, r3
 80354f6:	2b00      	cmp	r3, #0
 80354f8:	d106      	bne.n	8035508 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80354fa:	687b      	ldr	r3, [r7, #4]
 80354fc:	2200      	movs	r2, #0
 80354fe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8035502:	6878      	ldr	r0, [r7, #4]
 8035504:	f7f6 fac6 	bl	802ba94 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8035508:	687b      	ldr	r3, [r7, #4]
 803550a:	2202      	movs	r2, #2
 803550c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8035510:	687b      	ldr	r3, [r7, #4]
 8035512:	681b      	ldr	r3, [r3, #0]
 8035514:	681a      	ldr	r2, [r3, #0]
 8035516:	687b      	ldr	r3, [r7, #4]
 8035518:	681b      	ldr	r3, [r3, #0]
 803551a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 803551e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8035520:	687b      	ldr	r3, [r7, #4]
 8035522:	685a      	ldr	r2, [r3, #4]
 8035524:	687b      	ldr	r3, [r7, #4]
 8035526:	689b      	ldr	r3, [r3, #8]
 8035528:	431a      	orrs	r2, r3
 803552a:	687b      	ldr	r3, [r7, #4]
 803552c:	68db      	ldr	r3, [r3, #12]
 803552e:	431a      	orrs	r2, r3
 8035530:	687b      	ldr	r3, [r7, #4]
 8035532:	691b      	ldr	r3, [r3, #16]
 8035534:	431a      	orrs	r2, r3
 8035536:	687b      	ldr	r3, [r7, #4]
 8035538:	695b      	ldr	r3, [r3, #20]
 803553a:	431a      	orrs	r2, r3
 803553c:	687b      	ldr	r3, [r7, #4]
 803553e:	699b      	ldr	r3, [r3, #24]
 8035540:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8035544:	431a      	orrs	r2, r3
 8035546:	687b      	ldr	r3, [r7, #4]
 8035548:	69db      	ldr	r3, [r3, #28]
 803554a:	431a      	orrs	r2, r3
 803554c:	687b      	ldr	r3, [r7, #4]
 803554e:	6a1b      	ldr	r3, [r3, #32]
 8035550:	ea42 0103 	orr.w	r1, r2, r3
 8035554:	687b      	ldr	r3, [r7, #4]
 8035556:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8035558:	687b      	ldr	r3, [r7, #4]
 803555a:	681b      	ldr	r3, [r3, #0]
 803555c:	430a      	orrs	r2, r1
 803555e:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8035560:	687b      	ldr	r3, [r7, #4]
 8035562:	699b      	ldr	r3, [r3, #24]
 8035564:	0c1b      	lsrs	r3, r3, #16
 8035566:	f003 0104 	and.w	r1, r3, #4
 803556a:	687b      	ldr	r3, [r7, #4]
 803556c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 803556e:	687b      	ldr	r3, [r7, #4]
 8035570:	681b      	ldr	r3, [r3, #0]
 8035572:	430a      	orrs	r2, r1
 8035574:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8035576:	687b      	ldr	r3, [r7, #4]
 8035578:	681b      	ldr	r3, [r3, #0]
 803557a:	69da      	ldr	r2, [r3, #28]
 803557c:	687b      	ldr	r3, [r7, #4]
 803557e:	681b      	ldr	r3, [r3, #0]
 8035580:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8035584:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8035586:	687b      	ldr	r3, [r7, #4]
 8035588:	2200      	movs	r2, #0
 803558a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 803558c:	687b      	ldr	r3, [r7, #4]
 803558e:	2201      	movs	r2, #1
 8035590:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8035594:	2300      	movs	r3, #0
}
 8035596:	4618      	mov	r0, r3
 8035598:	3708      	adds	r7, #8
 803559a:	46bd      	mov	sp, r7
 803559c:	bd80      	pop	{r7, pc}

0803559e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 803559e:	b580      	push	{r7, lr}
 80355a0:	b08c      	sub	sp, #48	; 0x30
 80355a2:	af00      	add	r7, sp, #0
 80355a4:	60f8      	str	r0, [r7, #12]
 80355a6:	60b9      	str	r1, [r7, #8]
 80355a8:	607a      	str	r2, [r7, #4]
 80355aa:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80355ac:	2301      	movs	r3, #1
 80355ae:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80355b0:	2300      	movs	r3, #0
 80355b2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80355b6:	68fb      	ldr	r3, [r7, #12]
 80355b8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80355bc:	2b01      	cmp	r3, #1
 80355be:	d101      	bne.n	80355c4 <HAL_SPI_TransmitReceive+0x26>
 80355c0:	2302      	movs	r3, #2
 80355c2:	e18a      	b.n	80358da <HAL_SPI_TransmitReceive+0x33c>
 80355c4:	68fb      	ldr	r3, [r7, #12]
 80355c6:	2201      	movs	r2, #1
 80355c8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80355cc:	f7f6 fe76 	bl	802c2bc <HAL_GetTick>
 80355d0:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80355d2:	68fb      	ldr	r3, [r7, #12]
 80355d4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80355d8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80355dc:	68fb      	ldr	r3, [r7, #12]
 80355de:	685b      	ldr	r3, [r3, #4]
 80355e0:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80355e2:	887b      	ldrh	r3, [r7, #2]
 80355e4:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80355e6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80355ea:	2b01      	cmp	r3, #1
 80355ec:	d00f      	beq.n	803560e <HAL_SPI_TransmitReceive+0x70>
 80355ee:	69fb      	ldr	r3, [r7, #28]
 80355f0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80355f4:	d107      	bne.n	8035606 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80355f6:	68fb      	ldr	r3, [r7, #12]
 80355f8:	689b      	ldr	r3, [r3, #8]
 80355fa:	2b00      	cmp	r3, #0
 80355fc:	d103      	bne.n	8035606 <HAL_SPI_TransmitReceive+0x68>
 80355fe:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8035602:	2b04      	cmp	r3, #4
 8035604:	d003      	beq.n	803560e <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8035606:	2302      	movs	r3, #2
 8035608:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 803560c:	e15b      	b.n	80358c6 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 803560e:	68bb      	ldr	r3, [r7, #8]
 8035610:	2b00      	cmp	r3, #0
 8035612:	d005      	beq.n	8035620 <HAL_SPI_TransmitReceive+0x82>
 8035614:	687b      	ldr	r3, [r7, #4]
 8035616:	2b00      	cmp	r3, #0
 8035618:	d002      	beq.n	8035620 <HAL_SPI_TransmitReceive+0x82>
 803561a:	887b      	ldrh	r3, [r7, #2]
 803561c:	2b00      	cmp	r3, #0
 803561e:	d103      	bne.n	8035628 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8035620:	2301      	movs	r3, #1
 8035622:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8035626:	e14e      	b.n	80358c6 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8035628:	68fb      	ldr	r3, [r7, #12]
 803562a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 803562e:	b2db      	uxtb	r3, r3
 8035630:	2b04      	cmp	r3, #4
 8035632:	d003      	beq.n	803563c <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8035634:	68fb      	ldr	r3, [r7, #12]
 8035636:	2205      	movs	r2, #5
 8035638:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 803563c:	68fb      	ldr	r3, [r7, #12]
 803563e:	2200      	movs	r2, #0
 8035640:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8035642:	68fb      	ldr	r3, [r7, #12]
 8035644:	687a      	ldr	r2, [r7, #4]
 8035646:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8035648:	68fb      	ldr	r3, [r7, #12]
 803564a:	887a      	ldrh	r2, [r7, #2]
 803564c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 803564e:	68fb      	ldr	r3, [r7, #12]
 8035650:	887a      	ldrh	r2, [r7, #2]
 8035652:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8035654:	68fb      	ldr	r3, [r7, #12]
 8035656:	68ba      	ldr	r2, [r7, #8]
 8035658:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 803565a:	68fb      	ldr	r3, [r7, #12]
 803565c:	887a      	ldrh	r2, [r7, #2]
 803565e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8035660:	68fb      	ldr	r3, [r7, #12]
 8035662:	887a      	ldrh	r2, [r7, #2]
 8035664:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8035666:	68fb      	ldr	r3, [r7, #12]
 8035668:	2200      	movs	r2, #0
 803566a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 803566c:	68fb      	ldr	r3, [r7, #12]
 803566e:	2200      	movs	r2, #0
 8035670:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8035672:	68fb      	ldr	r3, [r7, #12]
 8035674:	681b      	ldr	r3, [r3, #0]
 8035676:	681b      	ldr	r3, [r3, #0]
 8035678:	f003 0340 	and.w	r3, r3, #64	; 0x40
 803567c:	2b40      	cmp	r3, #64	; 0x40
 803567e:	d007      	beq.n	8035690 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8035680:	68fb      	ldr	r3, [r7, #12]
 8035682:	681b      	ldr	r3, [r3, #0]
 8035684:	681a      	ldr	r2, [r3, #0]
 8035686:	68fb      	ldr	r3, [r7, #12]
 8035688:	681b      	ldr	r3, [r3, #0]
 803568a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 803568e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8035690:	68fb      	ldr	r3, [r7, #12]
 8035692:	68db      	ldr	r3, [r3, #12]
 8035694:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8035698:	d178      	bne.n	803578c <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 803569a:	68fb      	ldr	r3, [r7, #12]
 803569c:	685b      	ldr	r3, [r3, #4]
 803569e:	2b00      	cmp	r3, #0
 80356a0:	d002      	beq.n	80356a8 <HAL_SPI_TransmitReceive+0x10a>
 80356a2:	8b7b      	ldrh	r3, [r7, #26]
 80356a4:	2b01      	cmp	r3, #1
 80356a6:	d166      	bne.n	8035776 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80356a8:	68fb      	ldr	r3, [r7, #12]
 80356aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80356ac:	881a      	ldrh	r2, [r3, #0]
 80356ae:	68fb      	ldr	r3, [r7, #12]
 80356b0:	681b      	ldr	r3, [r3, #0]
 80356b2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80356b4:	68fb      	ldr	r3, [r7, #12]
 80356b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80356b8:	1c9a      	adds	r2, r3, #2
 80356ba:	68fb      	ldr	r3, [r7, #12]
 80356bc:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80356be:	68fb      	ldr	r3, [r7, #12]
 80356c0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80356c2:	b29b      	uxth	r3, r3
 80356c4:	3b01      	subs	r3, #1
 80356c6:	b29a      	uxth	r2, r3
 80356c8:	68fb      	ldr	r3, [r7, #12]
 80356ca:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80356cc:	e053      	b.n	8035776 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80356ce:	68fb      	ldr	r3, [r7, #12]
 80356d0:	681b      	ldr	r3, [r3, #0]
 80356d2:	689b      	ldr	r3, [r3, #8]
 80356d4:	f003 0302 	and.w	r3, r3, #2
 80356d8:	2b02      	cmp	r3, #2
 80356da:	d11b      	bne.n	8035714 <HAL_SPI_TransmitReceive+0x176>
 80356dc:	68fb      	ldr	r3, [r7, #12]
 80356de:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80356e0:	b29b      	uxth	r3, r3
 80356e2:	2b00      	cmp	r3, #0
 80356e4:	d016      	beq.n	8035714 <HAL_SPI_TransmitReceive+0x176>
 80356e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80356e8:	2b01      	cmp	r3, #1
 80356ea:	d113      	bne.n	8035714 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80356ec:	68fb      	ldr	r3, [r7, #12]
 80356ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80356f0:	881a      	ldrh	r2, [r3, #0]
 80356f2:	68fb      	ldr	r3, [r7, #12]
 80356f4:	681b      	ldr	r3, [r3, #0]
 80356f6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80356f8:	68fb      	ldr	r3, [r7, #12]
 80356fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80356fc:	1c9a      	adds	r2, r3, #2
 80356fe:	68fb      	ldr	r3, [r7, #12]
 8035700:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8035702:	68fb      	ldr	r3, [r7, #12]
 8035704:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8035706:	b29b      	uxth	r3, r3
 8035708:	3b01      	subs	r3, #1
 803570a:	b29a      	uxth	r2, r3
 803570c:	68fb      	ldr	r3, [r7, #12]
 803570e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8035710:	2300      	movs	r3, #0
 8035712:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8035714:	68fb      	ldr	r3, [r7, #12]
 8035716:	681b      	ldr	r3, [r3, #0]
 8035718:	689b      	ldr	r3, [r3, #8]
 803571a:	f003 0301 	and.w	r3, r3, #1
 803571e:	2b01      	cmp	r3, #1
 8035720:	d119      	bne.n	8035756 <HAL_SPI_TransmitReceive+0x1b8>
 8035722:	68fb      	ldr	r3, [r7, #12]
 8035724:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8035726:	b29b      	uxth	r3, r3
 8035728:	2b00      	cmp	r3, #0
 803572a:	d014      	beq.n	8035756 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 803572c:	68fb      	ldr	r3, [r7, #12]
 803572e:	681b      	ldr	r3, [r3, #0]
 8035730:	68da      	ldr	r2, [r3, #12]
 8035732:	68fb      	ldr	r3, [r7, #12]
 8035734:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8035736:	b292      	uxth	r2, r2
 8035738:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 803573a:	68fb      	ldr	r3, [r7, #12]
 803573c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 803573e:	1c9a      	adds	r2, r3, #2
 8035740:	68fb      	ldr	r3, [r7, #12]
 8035742:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8035744:	68fb      	ldr	r3, [r7, #12]
 8035746:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8035748:	b29b      	uxth	r3, r3
 803574a:	3b01      	subs	r3, #1
 803574c:	b29a      	uxth	r2, r3
 803574e:	68fb      	ldr	r3, [r7, #12]
 8035750:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8035752:	2301      	movs	r3, #1
 8035754:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8035756:	f7f6 fdb1 	bl	802c2bc <HAL_GetTick>
 803575a:	4602      	mov	r2, r0
 803575c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 803575e:	1ad3      	subs	r3, r2, r3
 8035760:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8035762:	429a      	cmp	r2, r3
 8035764:	d807      	bhi.n	8035776 <HAL_SPI_TransmitReceive+0x1d8>
 8035766:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8035768:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 803576c:	d003      	beq.n	8035776 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 803576e:	2303      	movs	r3, #3
 8035770:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8035774:	e0a7      	b.n	80358c6 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8035776:	68fb      	ldr	r3, [r7, #12]
 8035778:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 803577a:	b29b      	uxth	r3, r3
 803577c:	2b00      	cmp	r3, #0
 803577e:	d1a6      	bne.n	80356ce <HAL_SPI_TransmitReceive+0x130>
 8035780:	68fb      	ldr	r3, [r7, #12]
 8035782:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8035784:	b29b      	uxth	r3, r3
 8035786:	2b00      	cmp	r3, #0
 8035788:	d1a1      	bne.n	80356ce <HAL_SPI_TransmitReceive+0x130>
 803578a:	e07c      	b.n	8035886 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 803578c:	68fb      	ldr	r3, [r7, #12]
 803578e:	685b      	ldr	r3, [r3, #4]
 8035790:	2b00      	cmp	r3, #0
 8035792:	d002      	beq.n	803579a <HAL_SPI_TransmitReceive+0x1fc>
 8035794:	8b7b      	ldrh	r3, [r7, #26]
 8035796:	2b01      	cmp	r3, #1
 8035798:	d16b      	bne.n	8035872 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 803579a:	68fb      	ldr	r3, [r7, #12]
 803579c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 803579e:	68fb      	ldr	r3, [r7, #12]
 80357a0:	681b      	ldr	r3, [r3, #0]
 80357a2:	330c      	adds	r3, #12
 80357a4:	7812      	ldrb	r2, [r2, #0]
 80357a6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80357a8:	68fb      	ldr	r3, [r7, #12]
 80357aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80357ac:	1c5a      	adds	r2, r3, #1
 80357ae:	68fb      	ldr	r3, [r7, #12]
 80357b0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80357b2:	68fb      	ldr	r3, [r7, #12]
 80357b4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80357b6:	b29b      	uxth	r3, r3
 80357b8:	3b01      	subs	r3, #1
 80357ba:	b29a      	uxth	r2, r3
 80357bc:	68fb      	ldr	r3, [r7, #12]
 80357be:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80357c0:	e057      	b.n	8035872 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80357c2:	68fb      	ldr	r3, [r7, #12]
 80357c4:	681b      	ldr	r3, [r3, #0]
 80357c6:	689b      	ldr	r3, [r3, #8]
 80357c8:	f003 0302 	and.w	r3, r3, #2
 80357cc:	2b02      	cmp	r3, #2
 80357ce:	d11c      	bne.n	803580a <HAL_SPI_TransmitReceive+0x26c>
 80357d0:	68fb      	ldr	r3, [r7, #12]
 80357d2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80357d4:	b29b      	uxth	r3, r3
 80357d6:	2b00      	cmp	r3, #0
 80357d8:	d017      	beq.n	803580a <HAL_SPI_TransmitReceive+0x26c>
 80357da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80357dc:	2b01      	cmp	r3, #1
 80357de:	d114      	bne.n	803580a <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80357e0:	68fb      	ldr	r3, [r7, #12]
 80357e2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80357e4:	68fb      	ldr	r3, [r7, #12]
 80357e6:	681b      	ldr	r3, [r3, #0]
 80357e8:	330c      	adds	r3, #12
 80357ea:	7812      	ldrb	r2, [r2, #0]
 80357ec:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80357ee:	68fb      	ldr	r3, [r7, #12]
 80357f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80357f2:	1c5a      	adds	r2, r3, #1
 80357f4:	68fb      	ldr	r3, [r7, #12]
 80357f6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80357f8:	68fb      	ldr	r3, [r7, #12]
 80357fa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80357fc:	b29b      	uxth	r3, r3
 80357fe:	3b01      	subs	r3, #1
 8035800:	b29a      	uxth	r2, r3
 8035802:	68fb      	ldr	r3, [r7, #12]
 8035804:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8035806:	2300      	movs	r3, #0
 8035808:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 803580a:	68fb      	ldr	r3, [r7, #12]
 803580c:	681b      	ldr	r3, [r3, #0]
 803580e:	689b      	ldr	r3, [r3, #8]
 8035810:	f003 0301 	and.w	r3, r3, #1
 8035814:	2b01      	cmp	r3, #1
 8035816:	d119      	bne.n	803584c <HAL_SPI_TransmitReceive+0x2ae>
 8035818:	68fb      	ldr	r3, [r7, #12]
 803581a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 803581c:	b29b      	uxth	r3, r3
 803581e:	2b00      	cmp	r3, #0
 8035820:	d014      	beq.n	803584c <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8035822:	68fb      	ldr	r3, [r7, #12]
 8035824:	681b      	ldr	r3, [r3, #0]
 8035826:	68da      	ldr	r2, [r3, #12]
 8035828:	68fb      	ldr	r3, [r7, #12]
 803582a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 803582c:	b2d2      	uxtb	r2, r2
 803582e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8035830:	68fb      	ldr	r3, [r7, #12]
 8035832:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8035834:	1c5a      	adds	r2, r3, #1
 8035836:	68fb      	ldr	r3, [r7, #12]
 8035838:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 803583a:	68fb      	ldr	r3, [r7, #12]
 803583c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 803583e:	b29b      	uxth	r3, r3
 8035840:	3b01      	subs	r3, #1
 8035842:	b29a      	uxth	r2, r3
 8035844:	68fb      	ldr	r3, [r7, #12]
 8035846:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8035848:	2301      	movs	r3, #1
 803584a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 803584c:	f7f6 fd36 	bl	802c2bc <HAL_GetTick>
 8035850:	4602      	mov	r2, r0
 8035852:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8035854:	1ad3      	subs	r3, r2, r3
 8035856:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8035858:	429a      	cmp	r2, r3
 803585a:	d803      	bhi.n	8035864 <HAL_SPI_TransmitReceive+0x2c6>
 803585c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 803585e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8035862:	d102      	bne.n	803586a <HAL_SPI_TransmitReceive+0x2cc>
 8035864:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8035866:	2b00      	cmp	r3, #0
 8035868:	d103      	bne.n	8035872 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 803586a:	2303      	movs	r3, #3
 803586c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8035870:	e029      	b.n	80358c6 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8035872:	68fb      	ldr	r3, [r7, #12]
 8035874:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8035876:	b29b      	uxth	r3, r3
 8035878:	2b00      	cmp	r3, #0
 803587a:	d1a2      	bne.n	80357c2 <HAL_SPI_TransmitReceive+0x224>
 803587c:	68fb      	ldr	r3, [r7, #12]
 803587e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8035880:	b29b      	uxth	r3, r3
 8035882:	2b00      	cmp	r3, #0
 8035884:	d19d      	bne.n	80357c2 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8035886:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8035888:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 803588a:	68f8      	ldr	r0, [r7, #12]
 803588c:	f000 f894 	bl	80359b8 <SPI_EndRxTxTransaction>
 8035890:	4603      	mov	r3, r0
 8035892:	2b00      	cmp	r3, #0
 8035894:	d006      	beq.n	80358a4 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8035896:	2301      	movs	r3, #1
 8035898:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 803589c:	68fb      	ldr	r3, [r7, #12]
 803589e:	2220      	movs	r2, #32
 80358a0:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80358a2:	e010      	b.n	80358c6 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80358a4:	68fb      	ldr	r3, [r7, #12]
 80358a6:	689b      	ldr	r3, [r3, #8]
 80358a8:	2b00      	cmp	r3, #0
 80358aa:	d10b      	bne.n	80358c4 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80358ac:	2300      	movs	r3, #0
 80358ae:	617b      	str	r3, [r7, #20]
 80358b0:	68fb      	ldr	r3, [r7, #12]
 80358b2:	681b      	ldr	r3, [r3, #0]
 80358b4:	68db      	ldr	r3, [r3, #12]
 80358b6:	617b      	str	r3, [r7, #20]
 80358b8:	68fb      	ldr	r3, [r7, #12]
 80358ba:	681b      	ldr	r3, [r3, #0]
 80358bc:	689b      	ldr	r3, [r3, #8]
 80358be:	617b      	str	r3, [r7, #20]
 80358c0:	697b      	ldr	r3, [r7, #20]
 80358c2:	e000      	b.n	80358c6 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80358c4:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80358c6:	68fb      	ldr	r3, [r7, #12]
 80358c8:	2201      	movs	r2, #1
 80358ca:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80358ce:	68fb      	ldr	r3, [r7, #12]
 80358d0:	2200      	movs	r2, #0
 80358d2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80358d6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80358da:	4618      	mov	r0, r3
 80358dc:	3730      	adds	r7, #48	; 0x30
 80358de:	46bd      	mov	sp, r7
 80358e0:	bd80      	pop	{r7, pc}

080358e2 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80358e2:	b580      	push	{r7, lr}
 80358e4:	b084      	sub	sp, #16
 80358e6:	af00      	add	r7, sp, #0
 80358e8:	60f8      	str	r0, [r7, #12]
 80358ea:	60b9      	str	r1, [r7, #8]
 80358ec:	603b      	str	r3, [r7, #0]
 80358ee:	4613      	mov	r3, r2
 80358f0:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80358f2:	e04c      	b.n	803598e <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 80358f4:	683b      	ldr	r3, [r7, #0]
 80358f6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80358fa:	d048      	beq.n	803598e <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 80358fc:	f7f6 fcde 	bl	802c2bc <HAL_GetTick>
 8035900:	4602      	mov	r2, r0
 8035902:	69bb      	ldr	r3, [r7, #24]
 8035904:	1ad3      	subs	r3, r2, r3
 8035906:	683a      	ldr	r2, [r7, #0]
 8035908:	429a      	cmp	r2, r3
 803590a:	d902      	bls.n	8035912 <SPI_WaitFlagStateUntilTimeout+0x30>
 803590c:	683b      	ldr	r3, [r7, #0]
 803590e:	2b00      	cmp	r3, #0
 8035910:	d13d      	bne.n	803598e <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8035912:	68fb      	ldr	r3, [r7, #12]
 8035914:	681b      	ldr	r3, [r3, #0]
 8035916:	685a      	ldr	r2, [r3, #4]
 8035918:	68fb      	ldr	r3, [r7, #12]
 803591a:	681b      	ldr	r3, [r3, #0]
 803591c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8035920:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8035922:	68fb      	ldr	r3, [r7, #12]
 8035924:	685b      	ldr	r3, [r3, #4]
 8035926:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 803592a:	d111      	bne.n	8035950 <SPI_WaitFlagStateUntilTimeout+0x6e>
 803592c:	68fb      	ldr	r3, [r7, #12]
 803592e:	689b      	ldr	r3, [r3, #8]
 8035930:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8035934:	d004      	beq.n	8035940 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8035936:	68fb      	ldr	r3, [r7, #12]
 8035938:	689b      	ldr	r3, [r3, #8]
 803593a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 803593e:	d107      	bne.n	8035950 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8035940:	68fb      	ldr	r3, [r7, #12]
 8035942:	681b      	ldr	r3, [r3, #0]
 8035944:	681a      	ldr	r2, [r3, #0]
 8035946:	68fb      	ldr	r3, [r7, #12]
 8035948:	681b      	ldr	r3, [r3, #0]
 803594a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 803594e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8035950:	68fb      	ldr	r3, [r7, #12]
 8035952:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8035954:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8035958:	d10f      	bne.n	803597a <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 803595a:	68fb      	ldr	r3, [r7, #12]
 803595c:	681b      	ldr	r3, [r3, #0]
 803595e:	681a      	ldr	r2, [r3, #0]
 8035960:	68fb      	ldr	r3, [r7, #12]
 8035962:	681b      	ldr	r3, [r3, #0]
 8035964:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8035968:	601a      	str	r2, [r3, #0]
 803596a:	68fb      	ldr	r3, [r7, #12]
 803596c:	681b      	ldr	r3, [r3, #0]
 803596e:	681a      	ldr	r2, [r3, #0]
 8035970:	68fb      	ldr	r3, [r7, #12]
 8035972:	681b      	ldr	r3, [r3, #0]
 8035974:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8035978:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 803597a:	68fb      	ldr	r3, [r7, #12]
 803597c:	2201      	movs	r2, #1
 803597e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8035982:	68fb      	ldr	r3, [r7, #12]
 8035984:	2200      	movs	r2, #0
 8035986:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 803598a:	2303      	movs	r3, #3
 803598c:	e00f      	b.n	80359ae <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 803598e:	68fb      	ldr	r3, [r7, #12]
 8035990:	681b      	ldr	r3, [r3, #0]
 8035992:	689a      	ldr	r2, [r3, #8]
 8035994:	68bb      	ldr	r3, [r7, #8]
 8035996:	4013      	ands	r3, r2
 8035998:	68ba      	ldr	r2, [r7, #8]
 803599a:	429a      	cmp	r2, r3
 803599c:	bf0c      	ite	eq
 803599e:	2301      	moveq	r3, #1
 80359a0:	2300      	movne	r3, #0
 80359a2:	b2db      	uxtb	r3, r3
 80359a4:	461a      	mov	r2, r3
 80359a6:	79fb      	ldrb	r3, [r7, #7]
 80359a8:	429a      	cmp	r2, r3
 80359aa:	d1a3      	bne.n	80358f4 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 80359ac:	2300      	movs	r3, #0
}
 80359ae:	4618      	mov	r0, r3
 80359b0:	3710      	adds	r7, #16
 80359b2:	46bd      	mov	sp, r7
 80359b4:	bd80      	pop	{r7, pc}
	...

080359b8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80359b8:	b580      	push	{r7, lr}
 80359ba:	b088      	sub	sp, #32
 80359bc:	af02      	add	r7, sp, #8
 80359be:	60f8      	str	r0, [r7, #12]
 80359c0:	60b9      	str	r1, [r7, #8]
 80359c2:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80359c4:	4b1b      	ldr	r3, [pc, #108]	; (8035a34 <SPI_EndRxTxTransaction+0x7c>)
 80359c6:	681b      	ldr	r3, [r3, #0]
 80359c8:	4a1b      	ldr	r2, [pc, #108]	; (8035a38 <SPI_EndRxTxTransaction+0x80>)
 80359ca:	fba2 2303 	umull	r2, r3, r2, r3
 80359ce:	0d5b      	lsrs	r3, r3, #21
 80359d0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80359d4:	fb02 f303 	mul.w	r3, r2, r3
 80359d8:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80359da:	68fb      	ldr	r3, [r7, #12]
 80359dc:	685b      	ldr	r3, [r3, #4]
 80359de:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80359e2:	d112      	bne.n	8035a0a <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80359e4:	687b      	ldr	r3, [r7, #4]
 80359e6:	9300      	str	r3, [sp, #0]
 80359e8:	68bb      	ldr	r3, [r7, #8]
 80359ea:	2200      	movs	r2, #0
 80359ec:	2180      	movs	r1, #128	; 0x80
 80359ee:	68f8      	ldr	r0, [r7, #12]
 80359f0:	f7ff ff77 	bl	80358e2 <SPI_WaitFlagStateUntilTimeout>
 80359f4:	4603      	mov	r3, r0
 80359f6:	2b00      	cmp	r3, #0
 80359f8:	d016      	beq.n	8035a28 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80359fa:	68fb      	ldr	r3, [r7, #12]
 80359fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80359fe:	f043 0220 	orr.w	r2, r3, #32
 8035a02:	68fb      	ldr	r3, [r7, #12]
 8035a04:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8035a06:	2303      	movs	r3, #3
 8035a08:	e00f      	b.n	8035a2a <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8035a0a:	697b      	ldr	r3, [r7, #20]
 8035a0c:	2b00      	cmp	r3, #0
 8035a0e:	d00a      	beq.n	8035a26 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8035a10:	697b      	ldr	r3, [r7, #20]
 8035a12:	3b01      	subs	r3, #1
 8035a14:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8035a16:	68fb      	ldr	r3, [r7, #12]
 8035a18:	681b      	ldr	r3, [r3, #0]
 8035a1a:	689b      	ldr	r3, [r3, #8]
 8035a1c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8035a20:	2b80      	cmp	r3, #128	; 0x80
 8035a22:	d0f2      	beq.n	8035a0a <SPI_EndRxTxTransaction+0x52>
 8035a24:	e000      	b.n	8035a28 <SPI_EndRxTxTransaction+0x70>
        break;
 8035a26:	bf00      	nop
  }

  return HAL_OK;
 8035a28:	2300      	movs	r3, #0
}
 8035a2a:	4618      	mov	r0, r3
 8035a2c:	3718      	adds	r7, #24
 8035a2e:	46bd      	mov	sp, r7
 8035a30:	bd80      	pop	{r7, pc}
 8035a32:	bf00      	nop
 8035a34:	20000294 	.word	0x20000294
 8035a38:	165e9f81 	.word	0x165e9f81

08035a3c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8035a3c:	b580      	push	{r7, lr}
 8035a3e:	b082      	sub	sp, #8
 8035a40:	af00      	add	r7, sp, #0
 8035a42:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8035a44:	687b      	ldr	r3, [r7, #4]
 8035a46:	2b00      	cmp	r3, #0
 8035a48:	d101      	bne.n	8035a4e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8035a4a:	2301      	movs	r3, #1
 8035a4c:	e01d      	b.n	8035a8a <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8035a4e:	687b      	ldr	r3, [r7, #4]
 8035a50:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8035a54:	b2db      	uxtb	r3, r3
 8035a56:	2b00      	cmp	r3, #0
 8035a58:	d106      	bne.n	8035a68 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8035a5a:	687b      	ldr	r3, [r7, #4]
 8035a5c:	2200      	movs	r2, #0
 8035a5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8035a62:	6878      	ldr	r0, [r7, #4]
 8035a64:	f7f6 f85e 	bl	802bb24 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8035a68:	687b      	ldr	r3, [r7, #4]
 8035a6a:	2202      	movs	r2, #2
 8035a6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8035a70:	687b      	ldr	r3, [r7, #4]
 8035a72:	681a      	ldr	r2, [r3, #0]
 8035a74:	687b      	ldr	r3, [r7, #4]
 8035a76:	3304      	adds	r3, #4
 8035a78:	4619      	mov	r1, r3
 8035a7a:	4610      	mov	r0, r2
 8035a7c:	f000 fa58 	bl	8035f30 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8035a80:	687b      	ldr	r3, [r7, #4]
 8035a82:	2201      	movs	r2, #1
 8035a84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8035a88:	2300      	movs	r3, #0
}
 8035a8a:	4618      	mov	r0, r3
 8035a8c:	3708      	adds	r7, #8
 8035a8e:	46bd      	mov	sp, r7
 8035a90:	bd80      	pop	{r7, pc}

08035a92 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8035a92:	b480      	push	{r7}
 8035a94:	b085      	sub	sp, #20
 8035a96:	af00      	add	r7, sp, #0
 8035a98:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8035a9a:	687b      	ldr	r3, [r7, #4]
 8035a9c:	681b      	ldr	r3, [r3, #0]
 8035a9e:	68da      	ldr	r2, [r3, #12]
 8035aa0:	687b      	ldr	r3, [r7, #4]
 8035aa2:	681b      	ldr	r3, [r3, #0]
 8035aa4:	f042 0201 	orr.w	r2, r2, #1
 8035aa8:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8035aaa:	687b      	ldr	r3, [r7, #4]
 8035aac:	681b      	ldr	r3, [r3, #0]
 8035aae:	689b      	ldr	r3, [r3, #8]
 8035ab0:	f003 0307 	and.w	r3, r3, #7
 8035ab4:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8035ab6:	68fb      	ldr	r3, [r7, #12]
 8035ab8:	2b06      	cmp	r3, #6
 8035aba:	d007      	beq.n	8035acc <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8035abc:	687b      	ldr	r3, [r7, #4]
 8035abe:	681b      	ldr	r3, [r3, #0]
 8035ac0:	681a      	ldr	r2, [r3, #0]
 8035ac2:	687b      	ldr	r3, [r7, #4]
 8035ac4:	681b      	ldr	r3, [r3, #0]
 8035ac6:	f042 0201 	orr.w	r2, r2, #1
 8035aca:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8035acc:	2300      	movs	r3, #0
}
 8035ace:	4618      	mov	r0, r3
 8035ad0:	3714      	adds	r7, #20
 8035ad2:	46bd      	mov	sp, r7
 8035ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8035ad8:	4770      	bx	lr

08035ada <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8035ada:	b580      	push	{r7, lr}
 8035adc:	b082      	sub	sp, #8
 8035ade:	af00      	add	r7, sp, #0
 8035ae0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8035ae2:	687b      	ldr	r3, [r7, #4]
 8035ae4:	2b00      	cmp	r3, #0
 8035ae6:	d101      	bne.n	8035aec <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8035ae8:	2301      	movs	r3, #1
 8035aea:	e01d      	b.n	8035b28 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8035aec:	687b      	ldr	r3, [r7, #4]
 8035aee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8035af2:	b2db      	uxtb	r3, r3
 8035af4:	2b00      	cmp	r3, #0
 8035af6:	d106      	bne.n	8035b06 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8035af8:	687b      	ldr	r3, [r7, #4]
 8035afa:	2200      	movs	r2, #0
 8035afc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8035b00:	6878      	ldr	r0, [r7, #4]
 8035b02:	f000 f815 	bl	8035b30 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8035b06:	687b      	ldr	r3, [r7, #4]
 8035b08:	2202      	movs	r2, #2
 8035b0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8035b0e:	687b      	ldr	r3, [r7, #4]
 8035b10:	681a      	ldr	r2, [r3, #0]
 8035b12:	687b      	ldr	r3, [r7, #4]
 8035b14:	3304      	adds	r3, #4
 8035b16:	4619      	mov	r1, r3
 8035b18:	4610      	mov	r0, r2
 8035b1a:	f000 fa09 	bl	8035f30 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8035b1e:	687b      	ldr	r3, [r7, #4]
 8035b20:	2201      	movs	r2, #1
 8035b22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8035b26:	2300      	movs	r3, #0
}
 8035b28:	4618      	mov	r0, r3
 8035b2a:	3708      	adds	r7, #8
 8035b2c:	46bd      	mov	sp, r7
 8035b2e:	bd80      	pop	{r7, pc}

08035b30 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8035b30:	b480      	push	{r7}
 8035b32:	b083      	sub	sp, #12
 8035b34:	af00      	add	r7, sp, #0
 8035b36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8035b38:	bf00      	nop
 8035b3a:	370c      	adds	r7, #12
 8035b3c:	46bd      	mov	sp, r7
 8035b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8035b42:	4770      	bx	lr

08035b44 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8035b44:	b580      	push	{r7, lr}
 8035b46:	b082      	sub	sp, #8
 8035b48:	af00      	add	r7, sp, #0
 8035b4a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8035b4c:	687b      	ldr	r3, [r7, #4]
 8035b4e:	681b      	ldr	r3, [r3, #0]
 8035b50:	691b      	ldr	r3, [r3, #16]
 8035b52:	f003 0302 	and.w	r3, r3, #2
 8035b56:	2b02      	cmp	r3, #2
 8035b58:	d122      	bne.n	8035ba0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8035b5a:	687b      	ldr	r3, [r7, #4]
 8035b5c:	681b      	ldr	r3, [r3, #0]
 8035b5e:	68db      	ldr	r3, [r3, #12]
 8035b60:	f003 0302 	and.w	r3, r3, #2
 8035b64:	2b02      	cmp	r3, #2
 8035b66:	d11b      	bne.n	8035ba0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8035b68:	687b      	ldr	r3, [r7, #4]
 8035b6a:	681b      	ldr	r3, [r3, #0]
 8035b6c:	f06f 0202 	mvn.w	r2, #2
 8035b70:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8035b72:	687b      	ldr	r3, [r7, #4]
 8035b74:	2201      	movs	r2, #1
 8035b76:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8035b78:	687b      	ldr	r3, [r7, #4]
 8035b7a:	681b      	ldr	r3, [r3, #0]
 8035b7c:	699b      	ldr	r3, [r3, #24]
 8035b7e:	f003 0303 	and.w	r3, r3, #3
 8035b82:	2b00      	cmp	r3, #0
 8035b84:	d003      	beq.n	8035b8e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8035b86:	6878      	ldr	r0, [r7, #4]
 8035b88:	f000 f9b4 	bl	8035ef4 <HAL_TIM_IC_CaptureCallback>
 8035b8c:	e005      	b.n	8035b9a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8035b8e:	6878      	ldr	r0, [r7, #4]
 8035b90:	f000 f9a6 	bl	8035ee0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8035b94:	6878      	ldr	r0, [r7, #4]
 8035b96:	f000 f9b7 	bl	8035f08 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8035b9a:	687b      	ldr	r3, [r7, #4]
 8035b9c:	2200      	movs	r2, #0
 8035b9e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8035ba0:	687b      	ldr	r3, [r7, #4]
 8035ba2:	681b      	ldr	r3, [r3, #0]
 8035ba4:	691b      	ldr	r3, [r3, #16]
 8035ba6:	f003 0304 	and.w	r3, r3, #4
 8035baa:	2b04      	cmp	r3, #4
 8035bac:	d122      	bne.n	8035bf4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8035bae:	687b      	ldr	r3, [r7, #4]
 8035bb0:	681b      	ldr	r3, [r3, #0]
 8035bb2:	68db      	ldr	r3, [r3, #12]
 8035bb4:	f003 0304 	and.w	r3, r3, #4
 8035bb8:	2b04      	cmp	r3, #4
 8035bba:	d11b      	bne.n	8035bf4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8035bbc:	687b      	ldr	r3, [r7, #4]
 8035bbe:	681b      	ldr	r3, [r3, #0]
 8035bc0:	f06f 0204 	mvn.w	r2, #4
 8035bc4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8035bc6:	687b      	ldr	r3, [r7, #4]
 8035bc8:	2202      	movs	r2, #2
 8035bca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8035bcc:	687b      	ldr	r3, [r7, #4]
 8035bce:	681b      	ldr	r3, [r3, #0]
 8035bd0:	699b      	ldr	r3, [r3, #24]
 8035bd2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8035bd6:	2b00      	cmp	r3, #0
 8035bd8:	d003      	beq.n	8035be2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8035bda:	6878      	ldr	r0, [r7, #4]
 8035bdc:	f000 f98a 	bl	8035ef4 <HAL_TIM_IC_CaptureCallback>
 8035be0:	e005      	b.n	8035bee <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8035be2:	6878      	ldr	r0, [r7, #4]
 8035be4:	f000 f97c 	bl	8035ee0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8035be8:	6878      	ldr	r0, [r7, #4]
 8035bea:	f000 f98d 	bl	8035f08 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8035bee:	687b      	ldr	r3, [r7, #4]
 8035bf0:	2200      	movs	r2, #0
 8035bf2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8035bf4:	687b      	ldr	r3, [r7, #4]
 8035bf6:	681b      	ldr	r3, [r3, #0]
 8035bf8:	691b      	ldr	r3, [r3, #16]
 8035bfa:	f003 0308 	and.w	r3, r3, #8
 8035bfe:	2b08      	cmp	r3, #8
 8035c00:	d122      	bne.n	8035c48 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8035c02:	687b      	ldr	r3, [r7, #4]
 8035c04:	681b      	ldr	r3, [r3, #0]
 8035c06:	68db      	ldr	r3, [r3, #12]
 8035c08:	f003 0308 	and.w	r3, r3, #8
 8035c0c:	2b08      	cmp	r3, #8
 8035c0e:	d11b      	bne.n	8035c48 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8035c10:	687b      	ldr	r3, [r7, #4]
 8035c12:	681b      	ldr	r3, [r3, #0]
 8035c14:	f06f 0208 	mvn.w	r2, #8
 8035c18:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8035c1a:	687b      	ldr	r3, [r7, #4]
 8035c1c:	2204      	movs	r2, #4
 8035c1e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8035c20:	687b      	ldr	r3, [r7, #4]
 8035c22:	681b      	ldr	r3, [r3, #0]
 8035c24:	69db      	ldr	r3, [r3, #28]
 8035c26:	f003 0303 	and.w	r3, r3, #3
 8035c2a:	2b00      	cmp	r3, #0
 8035c2c:	d003      	beq.n	8035c36 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8035c2e:	6878      	ldr	r0, [r7, #4]
 8035c30:	f000 f960 	bl	8035ef4 <HAL_TIM_IC_CaptureCallback>
 8035c34:	e005      	b.n	8035c42 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8035c36:	6878      	ldr	r0, [r7, #4]
 8035c38:	f000 f952 	bl	8035ee0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8035c3c:	6878      	ldr	r0, [r7, #4]
 8035c3e:	f000 f963 	bl	8035f08 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8035c42:	687b      	ldr	r3, [r7, #4]
 8035c44:	2200      	movs	r2, #0
 8035c46:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8035c48:	687b      	ldr	r3, [r7, #4]
 8035c4a:	681b      	ldr	r3, [r3, #0]
 8035c4c:	691b      	ldr	r3, [r3, #16]
 8035c4e:	f003 0310 	and.w	r3, r3, #16
 8035c52:	2b10      	cmp	r3, #16
 8035c54:	d122      	bne.n	8035c9c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8035c56:	687b      	ldr	r3, [r7, #4]
 8035c58:	681b      	ldr	r3, [r3, #0]
 8035c5a:	68db      	ldr	r3, [r3, #12]
 8035c5c:	f003 0310 	and.w	r3, r3, #16
 8035c60:	2b10      	cmp	r3, #16
 8035c62:	d11b      	bne.n	8035c9c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8035c64:	687b      	ldr	r3, [r7, #4]
 8035c66:	681b      	ldr	r3, [r3, #0]
 8035c68:	f06f 0210 	mvn.w	r2, #16
 8035c6c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8035c6e:	687b      	ldr	r3, [r7, #4]
 8035c70:	2208      	movs	r2, #8
 8035c72:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8035c74:	687b      	ldr	r3, [r7, #4]
 8035c76:	681b      	ldr	r3, [r3, #0]
 8035c78:	69db      	ldr	r3, [r3, #28]
 8035c7a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8035c7e:	2b00      	cmp	r3, #0
 8035c80:	d003      	beq.n	8035c8a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8035c82:	6878      	ldr	r0, [r7, #4]
 8035c84:	f000 f936 	bl	8035ef4 <HAL_TIM_IC_CaptureCallback>
 8035c88:	e005      	b.n	8035c96 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8035c8a:	6878      	ldr	r0, [r7, #4]
 8035c8c:	f000 f928 	bl	8035ee0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8035c90:	6878      	ldr	r0, [r7, #4]
 8035c92:	f000 f939 	bl	8035f08 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8035c96:	687b      	ldr	r3, [r7, #4]
 8035c98:	2200      	movs	r2, #0
 8035c9a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8035c9c:	687b      	ldr	r3, [r7, #4]
 8035c9e:	681b      	ldr	r3, [r3, #0]
 8035ca0:	691b      	ldr	r3, [r3, #16]
 8035ca2:	f003 0301 	and.w	r3, r3, #1
 8035ca6:	2b01      	cmp	r3, #1
 8035ca8:	d10e      	bne.n	8035cc8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8035caa:	687b      	ldr	r3, [r7, #4]
 8035cac:	681b      	ldr	r3, [r3, #0]
 8035cae:	68db      	ldr	r3, [r3, #12]
 8035cb0:	f003 0301 	and.w	r3, r3, #1
 8035cb4:	2b01      	cmp	r3, #1
 8035cb6:	d107      	bne.n	8035cc8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8035cb8:	687b      	ldr	r3, [r7, #4]
 8035cba:	681b      	ldr	r3, [r3, #0]
 8035cbc:	f06f 0201 	mvn.w	r2, #1
 8035cc0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8035cc2:	6878      	ldr	r0, [r7, #4]
 8035cc4:	f7f5 fb66 	bl	802b394 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8035cc8:	687b      	ldr	r3, [r7, #4]
 8035cca:	681b      	ldr	r3, [r3, #0]
 8035ccc:	691b      	ldr	r3, [r3, #16]
 8035cce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8035cd2:	2b80      	cmp	r3, #128	; 0x80
 8035cd4:	d10e      	bne.n	8035cf4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8035cd6:	687b      	ldr	r3, [r7, #4]
 8035cd8:	681b      	ldr	r3, [r3, #0]
 8035cda:	68db      	ldr	r3, [r3, #12]
 8035cdc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8035ce0:	2b80      	cmp	r3, #128	; 0x80
 8035ce2:	d107      	bne.n	8035cf4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8035ce4:	687b      	ldr	r3, [r7, #4]
 8035ce6:	681b      	ldr	r3, [r3, #0]
 8035ce8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8035cec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8035cee:	6878      	ldr	r0, [r7, #4]
 8035cf0:	f000 fb78 	bl	80363e4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8035cf4:	687b      	ldr	r3, [r7, #4]
 8035cf6:	681b      	ldr	r3, [r3, #0]
 8035cf8:	691b      	ldr	r3, [r3, #16]
 8035cfa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8035cfe:	2b40      	cmp	r3, #64	; 0x40
 8035d00:	d10e      	bne.n	8035d20 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8035d02:	687b      	ldr	r3, [r7, #4]
 8035d04:	681b      	ldr	r3, [r3, #0]
 8035d06:	68db      	ldr	r3, [r3, #12]
 8035d08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8035d0c:	2b40      	cmp	r3, #64	; 0x40
 8035d0e:	d107      	bne.n	8035d20 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8035d10:	687b      	ldr	r3, [r7, #4]
 8035d12:	681b      	ldr	r3, [r3, #0]
 8035d14:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8035d18:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8035d1a:	6878      	ldr	r0, [r7, #4]
 8035d1c:	f000 f8fe 	bl	8035f1c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8035d20:	687b      	ldr	r3, [r7, #4]
 8035d22:	681b      	ldr	r3, [r3, #0]
 8035d24:	691b      	ldr	r3, [r3, #16]
 8035d26:	f003 0320 	and.w	r3, r3, #32
 8035d2a:	2b20      	cmp	r3, #32
 8035d2c:	d10e      	bne.n	8035d4c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8035d2e:	687b      	ldr	r3, [r7, #4]
 8035d30:	681b      	ldr	r3, [r3, #0]
 8035d32:	68db      	ldr	r3, [r3, #12]
 8035d34:	f003 0320 	and.w	r3, r3, #32
 8035d38:	2b20      	cmp	r3, #32
 8035d3a:	d107      	bne.n	8035d4c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8035d3c:	687b      	ldr	r3, [r7, #4]
 8035d3e:	681b      	ldr	r3, [r3, #0]
 8035d40:	f06f 0220 	mvn.w	r2, #32
 8035d44:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8035d46:	6878      	ldr	r0, [r7, #4]
 8035d48:	f000 fb42 	bl	80363d0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8035d4c:	bf00      	nop
 8035d4e:	3708      	adds	r7, #8
 8035d50:	46bd      	mov	sp, r7
 8035d52:	bd80      	pop	{r7, pc}

08035d54 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8035d54:	b580      	push	{r7, lr}
 8035d56:	b084      	sub	sp, #16
 8035d58:	af00      	add	r7, sp, #0
 8035d5a:	60f8      	str	r0, [r7, #12]
 8035d5c:	60b9      	str	r1, [r7, #8]
 8035d5e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8035d60:	68fb      	ldr	r3, [r7, #12]
 8035d62:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8035d66:	2b01      	cmp	r3, #1
 8035d68:	d101      	bne.n	8035d6e <HAL_TIM_PWM_ConfigChannel+0x1a>
 8035d6a:	2302      	movs	r3, #2
 8035d6c:	e0b4      	b.n	8035ed8 <HAL_TIM_PWM_ConfigChannel+0x184>
 8035d6e:	68fb      	ldr	r3, [r7, #12]
 8035d70:	2201      	movs	r2, #1
 8035d72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8035d76:	68fb      	ldr	r3, [r7, #12]
 8035d78:	2202      	movs	r2, #2
 8035d7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8035d7e:	687b      	ldr	r3, [r7, #4]
 8035d80:	2b0c      	cmp	r3, #12
 8035d82:	f200 809f 	bhi.w	8035ec4 <HAL_TIM_PWM_ConfigChannel+0x170>
 8035d86:	a201      	add	r2, pc, #4	; (adr r2, 8035d8c <HAL_TIM_PWM_ConfigChannel+0x38>)
 8035d88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8035d8c:	08035dc1 	.word	0x08035dc1
 8035d90:	08035ec5 	.word	0x08035ec5
 8035d94:	08035ec5 	.word	0x08035ec5
 8035d98:	08035ec5 	.word	0x08035ec5
 8035d9c:	08035e01 	.word	0x08035e01
 8035da0:	08035ec5 	.word	0x08035ec5
 8035da4:	08035ec5 	.word	0x08035ec5
 8035da8:	08035ec5 	.word	0x08035ec5
 8035dac:	08035e43 	.word	0x08035e43
 8035db0:	08035ec5 	.word	0x08035ec5
 8035db4:	08035ec5 	.word	0x08035ec5
 8035db8:	08035ec5 	.word	0x08035ec5
 8035dbc:	08035e83 	.word	0x08035e83
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8035dc0:	68fb      	ldr	r3, [r7, #12]
 8035dc2:	681b      	ldr	r3, [r3, #0]
 8035dc4:	68b9      	ldr	r1, [r7, #8]
 8035dc6:	4618      	mov	r0, r3
 8035dc8:	f000 f952 	bl	8036070 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8035dcc:	68fb      	ldr	r3, [r7, #12]
 8035dce:	681b      	ldr	r3, [r3, #0]
 8035dd0:	699a      	ldr	r2, [r3, #24]
 8035dd2:	68fb      	ldr	r3, [r7, #12]
 8035dd4:	681b      	ldr	r3, [r3, #0]
 8035dd6:	f042 0208 	orr.w	r2, r2, #8
 8035dda:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8035ddc:	68fb      	ldr	r3, [r7, #12]
 8035dde:	681b      	ldr	r3, [r3, #0]
 8035de0:	699a      	ldr	r2, [r3, #24]
 8035de2:	68fb      	ldr	r3, [r7, #12]
 8035de4:	681b      	ldr	r3, [r3, #0]
 8035de6:	f022 0204 	bic.w	r2, r2, #4
 8035dea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8035dec:	68fb      	ldr	r3, [r7, #12]
 8035dee:	681b      	ldr	r3, [r3, #0]
 8035df0:	6999      	ldr	r1, [r3, #24]
 8035df2:	68bb      	ldr	r3, [r7, #8]
 8035df4:	691a      	ldr	r2, [r3, #16]
 8035df6:	68fb      	ldr	r3, [r7, #12]
 8035df8:	681b      	ldr	r3, [r3, #0]
 8035dfa:	430a      	orrs	r2, r1
 8035dfc:	619a      	str	r2, [r3, #24]
      break;
 8035dfe:	e062      	b.n	8035ec6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8035e00:	68fb      	ldr	r3, [r7, #12]
 8035e02:	681b      	ldr	r3, [r3, #0]
 8035e04:	68b9      	ldr	r1, [r7, #8]
 8035e06:	4618      	mov	r0, r3
 8035e08:	f000 f9a2 	bl	8036150 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8035e0c:	68fb      	ldr	r3, [r7, #12]
 8035e0e:	681b      	ldr	r3, [r3, #0]
 8035e10:	699a      	ldr	r2, [r3, #24]
 8035e12:	68fb      	ldr	r3, [r7, #12]
 8035e14:	681b      	ldr	r3, [r3, #0]
 8035e16:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8035e1a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8035e1c:	68fb      	ldr	r3, [r7, #12]
 8035e1e:	681b      	ldr	r3, [r3, #0]
 8035e20:	699a      	ldr	r2, [r3, #24]
 8035e22:	68fb      	ldr	r3, [r7, #12]
 8035e24:	681b      	ldr	r3, [r3, #0]
 8035e26:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8035e2a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8035e2c:	68fb      	ldr	r3, [r7, #12]
 8035e2e:	681b      	ldr	r3, [r3, #0]
 8035e30:	6999      	ldr	r1, [r3, #24]
 8035e32:	68bb      	ldr	r3, [r7, #8]
 8035e34:	691b      	ldr	r3, [r3, #16]
 8035e36:	021a      	lsls	r2, r3, #8
 8035e38:	68fb      	ldr	r3, [r7, #12]
 8035e3a:	681b      	ldr	r3, [r3, #0]
 8035e3c:	430a      	orrs	r2, r1
 8035e3e:	619a      	str	r2, [r3, #24]
      break;
 8035e40:	e041      	b.n	8035ec6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8035e42:	68fb      	ldr	r3, [r7, #12]
 8035e44:	681b      	ldr	r3, [r3, #0]
 8035e46:	68b9      	ldr	r1, [r7, #8]
 8035e48:	4618      	mov	r0, r3
 8035e4a:	f000 f9f7 	bl	803623c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8035e4e:	68fb      	ldr	r3, [r7, #12]
 8035e50:	681b      	ldr	r3, [r3, #0]
 8035e52:	69da      	ldr	r2, [r3, #28]
 8035e54:	68fb      	ldr	r3, [r7, #12]
 8035e56:	681b      	ldr	r3, [r3, #0]
 8035e58:	f042 0208 	orr.w	r2, r2, #8
 8035e5c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8035e5e:	68fb      	ldr	r3, [r7, #12]
 8035e60:	681b      	ldr	r3, [r3, #0]
 8035e62:	69da      	ldr	r2, [r3, #28]
 8035e64:	68fb      	ldr	r3, [r7, #12]
 8035e66:	681b      	ldr	r3, [r3, #0]
 8035e68:	f022 0204 	bic.w	r2, r2, #4
 8035e6c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8035e6e:	68fb      	ldr	r3, [r7, #12]
 8035e70:	681b      	ldr	r3, [r3, #0]
 8035e72:	69d9      	ldr	r1, [r3, #28]
 8035e74:	68bb      	ldr	r3, [r7, #8]
 8035e76:	691a      	ldr	r2, [r3, #16]
 8035e78:	68fb      	ldr	r3, [r7, #12]
 8035e7a:	681b      	ldr	r3, [r3, #0]
 8035e7c:	430a      	orrs	r2, r1
 8035e7e:	61da      	str	r2, [r3, #28]
      break;
 8035e80:	e021      	b.n	8035ec6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8035e82:	68fb      	ldr	r3, [r7, #12]
 8035e84:	681b      	ldr	r3, [r3, #0]
 8035e86:	68b9      	ldr	r1, [r7, #8]
 8035e88:	4618      	mov	r0, r3
 8035e8a:	f000 fa4b 	bl	8036324 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8035e8e:	68fb      	ldr	r3, [r7, #12]
 8035e90:	681b      	ldr	r3, [r3, #0]
 8035e92:	69da      	ldr	r2, [r3, #28]
 8035e94:	68fb      	ldr	r3, [r7, #12]
 8035e96:	681b      	ldr	r3, [r3, #0]
 8035e98:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8035e9c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8035e9e:	68fb      	ldr	r3, [r7, #12]
 8035ea0:	681b      	ldr	r3, [r3, #0]
 8035ea2:	69da      	ldr	r2, [r3, #28]
 8035ea4:	68fb      	ldr	r3, [r7, #12]
 8035ea6:	681b      	ldr	r3, [r3, #0]
 8035ea8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8035eac:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8035eae:	68fb      	ldr	r3, [r7, #12]
 8035eb0:	681b      	ldr	r3, [r3, #0]
 8035eb2:	69d9      	ldr	r1, [r3, #28]
 8035eb4:	68bb      	ldr	r3, [r7, #8]
 8035eb6:	691b      	ldr	r3, [r3, #16]
 8035eb8:	021a      	lsls	r2, r3, #8
 8035eba:	68fb      	ldr	r3, [r7, #12]
 8035ebc:	681b      	ldr	r3, [r3, #0]
 8035ebe:	430a      	orrs	r2, r1
 8035ec0:	61da      	str	r2, [r3, #28]
      break;
 8035ec2:	e000      	b.n	8035ec6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8035ec4:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8035ec6:	68fb      	ldr	r3, [r7, #12]
 8035ec8:	2201      	movs	r2, #1
 8035eca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8035ece:	68fb      	ldr	r3, [r7, #12]
 8035ed0:	2200      	movs	r2, #0
 8035ed2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8035ed6:	2300      	movs	r3, #0
}
 8035ed8:	4618      	mov	r0, r3
 8035eda:	3710      	adds	r7, #16
 8035edc:	46bd      	mov	sp, r7
 8035ede:	bd80      	pop	{r7, pc}

08035ee0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8035ee0:	b480      	push	{r7}
 8035ee2:	b083      	sub	sp, #12
 8035ee4:	af00      	add	r7, sp, #0
 8035ee6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8035ee8:	bf00      	nop
 8035eea:	370c      	adds	r7, #12
 8035eec:	46bd      	mov	sp, r7
 8035eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8035ef2:	4770      	bx	lr

08035ef4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8035ef4:	b480      	push	{r7}
 8035ef6:	b083      	sub	sp, #12
 8035ef8:	af00      	add	r7, sp, #0
 8035efa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8035efc:	bf00      	nop
 8035efe:	370c      	adds	r7, #12
 8035f00:	46bd      	mov	sp, r7
 8035f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8035f06:	4770      	bx	lr

08035f08 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8035f08:	b480      	push	{r7}
 8035f0a:	b083      	sub	sp, #12
 8035f0c:	af00      	add	r7, sp, #0
 8035f0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8035f10:	bf00      	nop
 8035f12:	370c      	adds	r7, #12
 8035f14:	46bd      	mov	sp, r7
 8035f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8035f1a:	4770      	bx	lr

08035f1c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8035f1c:	b480      	push	{r7}
 8035f1e:	b083      	sub	sp, #12
 8035f20:	af00      	add	r7, sp, #0
 8035f22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8035f24:	bf00      	nop
 8035f26:	370c      	adds	r7, #12
 8035f28:	46bd      	mov	sp, r7
 8035f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8035f2e:	4770      	bx	lr

08035f30 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8035f30:	b480      	push	{r7}
 8035f32:	b085      	sub	sp, #20
 8035f34:	af00      	add	r7, sp, #0
 8035f36:	6078      	str	r0, [r7, #4]
 8035f38:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8035f3a:	687b      	ldr	r3, [r7, #4]
 8035f3c:	681b      	ldr	r3, [r3, #0]
 8035f3e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8035f40:	687b      	ldr	r3, [r7, #4]
 8035f42:	4a40      	ldr	r2, [pc, #256]	; (8036044 <TIM_Base_SetConfig+0x114>)
 8035f44:	4293      	cmp	r3, r2
 8035f46:	d013      	beq.n	8035f70 <TIM_Base_SetConfig+0x40>
 8035f48:	687b      	ldr	r3, [r7, #4]
 8035f4a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8035f4e:	d00f      	beq.n	8035f70 <TIM_Base_SetConfig+0x40>
 8035f50:	687b      	ldr	r3, [r7, #4]
 8035f52:	4a3d      	ldr	r2, [pc, #244]	; (8036048 <TIM_Base_SetConfig+0x118>)
 8035f54:	4293      	cmp	r3, r2
 8035f56:	d00b      	beq.n	8035f70 <TIM_Base_SetConfig+0x40>
 8035f58:	687b      	ldr	r3, [r7, #4]
 8035f5a:	4a3c      	ldr	r2, [pc, #240]	; (803604c <TIM_Base_SetConfig+0x11c>)
 8035f5c:	4293      	cmp	r3, r2
 8035f5e:	d007      	beq.n	8035f70 <TIM_Base_SetConfig+0x40>
 8035f60:	687b      	ldr	r3, [r7, #4]
 8035f62:	4a3b      	ldr	r2, [pc, #236]	; (8036050 <TIM_Base_SetConfig+0x120>)
 8035f64:	4293      	cmp	r3, r2
 8035f66:	d003      	beq.n	8035f70 <TIM_Base_SetConfig+0x40>
 8035f68:	687b      	ldr	r3, [r7, #4]
 8035f6a:	4a3a      	ldr	r2, [pc, #232]	; (8036054 <TIM_Base_SetConfig+0x124>)
 8035f6c:	4293      	cmp	r3, r2
 8035f6e:	d108      	bne.n	8035f82 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8035f70:	68fb      	ldr	r3, [r7, #12]
 8035f72:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8035f76:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8035f78:	683b      	ldr	r3, [r7, #0]
 8035f7a:	685b      	ldr	r3, [r3, #4]
 8035f7c:	68fa      	ldr	r2, [r7, #12]
 8035f7e:	4313      	orrs	r3, r2
 8035f80:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8035f82:	687b      	ldr	r3, [r7, #4]
 8035f84:	4a2f      	ldr	r2, [pc, #188]	; (8036044 <TIM_Base_SetConfig+0x114>)
 8035f86:	4293      	cmp	r3, r2
 8035f88:	d02b      	beq.n	8035fe2 <TIM_Base_SetConfig+0xb2>
 8035f8a:	687b      	ldr	r3, [r7, #4]
 8035f8c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8035f90:	d027      	beq.n	8035fe2 <TIM_Base_SetConfig+0xb2>
 8035f92:	687b      	ldr	r3, [r7, #4]
 8035f94:	4a2c      	ldr	r2, [pc, #176]	; (8036048 <TIM_Base_SetConfig+0x118>)
 8035f96:	4293      	cmp	r3, r2
 8035f98:	d023      	beq.n	8035fe2 <TIM_Base_SetConfig+0xb2>
 8035f9a:	687b      	ldr	r3, [r7, #4]
 8035f9c:	4a2b      	ldr	r2, [pc, #172]	; (803604c <TIM_Base_SetConfig+0x11c>)
 8035f9e:	4293      	cmp	r3, r2
 8035fa0:	d01f      	beq.n	8035fe2 <TIM_Base_SetConfig+0xb2>
 8035fa2:	687b      	ldr	r3, [r7, #4]
 8035fa4:	4a2a      	ldr	r2, [pc, #168]	; (8036050 <TIM_Base_SetConfig+0x120>)
 8035fa6:	4293      	cmp	r3, r2
 8035fa8:	d01b      	beq.n	8035fe2 <TIM_Base_SetConfig+0xb2>
 8035faa:	687b      	ldr	r3, [r7, #4]
 8035fac:	4a29      	ldr	r2, [pc, #164]	; (8036054 <TIM_Base_SetConfig+0x124>)
 8035fae:	4293      	cmp	r3, r2
 8035fb0:	d017      	beq.n	8035fe2 <TIM_Base_SetConfig+0xb2>
 8035fb2:	687b      	ldr	r3, [r7, #4]
 8035fb4:	4a28      	ldr	r2, [pc, #160]	; (8036058 <TIM_Base_SetConfig+0x128>)
 8035fb6:	4293      	cmp	r3, r2
 8035fb8:	d013      	beq.n	8035fe2 <TIM_Base_SetConfig+0xb2>
 8035fba:	687b      	ldr	r3, [r7, #4]
 8035fbc:	4a27      	ldr	r2, [pc, #156]	; (803605c <TIM_Base_SetConfig+0x12c>)
 8035fbe:	4293      	cmp	r3, r2
 8035fc0:	d00f      	beq.n	8035fe2 <TIM_Base_SetConfig+0xb2>
 8035fc2:	687b      	ldr	r3, [r7, #4]
 8035fc4:	4a26      	ldr	r2, [pc, #152]	; (8036060 <TIM_Base_SetConfig+0x130>)
 8035fc6:	4293      	cmp	r3, r2
 8035fc8:	d00b      	beq.n	8035fe2 <TIM_Base_SetConfig+0xb2>
 8035fca:	687b      	ldr	r3, [r7, #4]
 8035fcc:	4a25      	ldr	r2, [pc, #148]	; (8036064 <TIM_Base_SetConfig+0x134>)
 8035fce:	4293      	cmp	r3, r2
 8035fd0:	d007      	beq.n	8035fe2 <TIM_Base_SetConfig+0xb2>
 8035fd2:	687b      	ldr	r3, [r7, #4]
 8035fd4:	4a24      	ldr	r2, [pc, #144]	; (8036068 <TIM_Base_SetConfig+0x138>)
 8035fd6:	4293      	cmp	r3, r2
 8035fd8:	d003      	beq.n	8035fe2 <TIM_Base_SetConfig+0xb2>
 8035fda:	687b      	ldr	r3, [r7, #4]
 8035fdc:	4a23      	ldr	r2, [pc, #140]	; (803606c <TIM_Base_SetConfig+0x13c>)
 8035fde:	4293      	cmp	r3, r2
 8035fe0:	d108      	bne.n	8035ff4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8035fe2:	68fb      	ldr	r3, [r7, #12]
 8035fe4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8035fe8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8035fea:	683b      	ldr	r3, [r7, #0]
 8035fec:	68db      	ldr	r3, [r3, #12]
 8035fee:	68fa      	ldr	r2, [r7, #12]
 8035ff0:	4313      	orrs	r3, r2
 8035ff2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8035ff4:	68fb      	ldr	r3, [r7, #12]
 8035ff6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8035ffa:	683b      	ldr	r3, [r7, #0]
 8035ffc:	695b      	ldr	r3, [r3, #20]
 8035ffe:	4313      	orrs	r3, r2
 8036000:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8036002:	687b      	ldr	r3, [r7, #4]
 8036004:	68fa      	ldr	r2, [r7, #12]
 8036006:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8036008:	683b      	ldr	r3, [r7, #0]
 803600a:	689a      	ldr	r2, [r3, #8]
 803600c:	687b      	ldr	r3, [r7, #4]
 803600e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8036010:	683b      	ldr	r3, [r7, #0]
 8036012:	681a      	ldr	r2, [r3, #0]
 8036014:	687b      	ldr	r3, [r7, #4]
 8036016:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8036018:	687b      	ldr	r3, [r7, #4]
 803601a:	4a0a      	ldr	r2, [pc, #40]	; (8036044 <TIM_Base_SetConfig+0x114>)
 803601c:	4293      	cmp	r3, r2
 803601e:	d003      	beq.n	8036028 <TIM_Base_SetConfig+0xf8>
 8036020:	687b      	ldr	r3, [r7, #4]
 8036022:	4a0c      	ldr	r2, [pc, #48]	; (8036054 <TIM_Base_SetConfig+0x124>)
 8036024:	4293      	cmp	r3, r2
 8036026:	d103      	bne.n	8036030 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8036028:	683b      	ldr	r3, [r7, #0]
 803602a:	691a      	ldr	r2, [r3, #16]
 803602c:	687b      	ldr	r3, [r7, #4]
 803602e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8036030:	687b      	ldr	r3, [r7, #4]
 8036032:	2201      	movs	r2, #1
 8036034:	615a      	str	r2, [r3, #20]
}
 8036036:	bf00      	nop
 8036038:	3714      	adds	r7, #20
 803603a:	46bd      	mov	sp, r7
 803603c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8036040:	4770      	bx	lr
 8036042:	bf00      	nop
 8036044:	40010000 	.word	0x40010000
 8036048:	40000400 	.word	0x40000400
 803604c:	40000800 	.word	0x40000800
 8036050:	40000c00 	.word	0x40000c00
 8036054:	40010400 	.word	0x40010400
 8036058:	40014000 	.word	0x40014000
 803605c:	40014400 	.word	0x40014400
 8036060:	40014800 	.word	0x40014800
 8036064:	40001800 	.word	0x40001800
 8036068:	40001c00 	.word	0x40001c00
 803606c:	40002000 	.word	0x40002000

08036070 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8036070:	b480      	push	{r7}
 8036072:	b087      	sub	sp, #28
 8036074:	af00      	add	r7, sp, #0
 8036076:	6078      	str	r0, [r7, #4]
 8036078:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 803607a:	687b      	ldr	r3, [r7, #4]
 803607c:	6a1b      	ldr	r3, [r3, #32]
 803607e:	f023 0201 	bic.w	r2, r3, #1
 8036082:	687b      	ldr	r3, [r7, #4]
 8036084:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8036086:	687b      	ldr	r3, [r7, #4]
 8036088:	6a1b      	ldr	r3, [r3, #32]
 803608a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 803608c:	687b      	ldr	r3, [r7, #4]
 803608e:	685b      	ldr	r3, [r3, #4]
 8036090:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8036092:	687b      	ldr	r3, [r7, #4]
 8036094:	699b      	ldr	r3, [r3, #24]
 8036096:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8036098:	68fb      	ldr	r3, [r7, #12]
 803609a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 803609e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80360a0:	68fb      	ldr	r3, [r7, #12]
 80360a2:	f023 0303 	bic.w	r3, r3, #3
 80360a6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80360a8:	683b      	ldr	r3, [r7, #0]
 80360aa:	681b      	ldr	r3, [r3, #0]
 80360ac:	68fa      	ldr	r2, [r7, #12]
 80360ae:	4313      	orrs	r3, r2
 80360b0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80360b2:	697b      	ldr	r3, [r7, #20]
 80360b4:	f023 0302 	bic.w	r3, r3, #2
 80360b8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80360ba:	683b      	ldr	r3, [r7, #0]
 80360bc:	689b      	ldr	r3, [r3, #8]
 80360be:	697a      	ldr	r2, [r7, #20]
 80360c0:	4313      	orrs	r3, r2
 80360c2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80360c4:	687b      	ldr	r3, [r7, #4]
 80360c6:	4a20      	ldr	r2, [pc, #128]	; (8036148 <TIM_OC1_SetConfig+0xd8>)
 80360c8:	4293      	cmp	r3, r2
 80360ca:	d003      	beq.n	80360d4 <TIM_OC1_SetConfig+0x64>
 80360cc:	687b      	ldr	r3, [r7, #4]
 80360ce:	4a1f      	ldr	r2, [pc, #124]	; (803614c <TIM_OC1_SetConfig+0xdc>)
 80360d0:	4293      	cmp	r3, r2
 80360d2:	d10c      	bne.n	80360ee <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80360d4:	697b      	ldr	r3, [r7, #20]
 80360d6:	f023 0308 	bic.w	r3, r3, #8
 80360da:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80360dc:	683b      	ldr	r3, [r7, #0]
 80360de:	68db      	ldr	r3, [r3, #12]
 80360e0:	697a      	ldr	r2, [r7, #20]
 80360e2:	4313      	orrs	r3, r2
 80360e4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80360e6:	697b      	ldr	r3, [r7, #20]
 80360e8:	f023 0304 	bic.w	r3, r3, #4
 80360ec:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80360ee:	687b      	ldr	r3, [r7, #4]
 80360f0:	4a15      	ldr	r2, [pc, #84]	; (8036148 <TIM_OC1_SetConfig+0xd8>)
 80360f2:	4293      	cmp	r3, r2
 80360f4:	d003      	beq.n	80360fe <TIM_OC1_SetConfig+0x8e>
 80360f6:	687b      	ldr	r3, [r7, #4]
 80360f8:	4a14      	ldr	r2, [pc, #80]	; (803614c <TIM_OC1_SetConfig+0xdc>)
 80360fa:	4293      	cmp	r3, r2
 80360fc:	d111      	bne.n	8036122 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80360fe:	693b      	ldr	r3, [r7, #16]
 8036100:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8036104:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8036106:	693b      	ldr	r3, [r7, #16]
 8036108:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 803610c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 803610e:	683b      	ldr	r3, [r7, #0]
 8036110:	695b      	ldr	r3, [r3, #20]
 8036112:	693a      	ldr	r2, [r7, #16]
 8036114:	4313      	orrs	r3, r2
 8036116:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8036118:	683b      	ldr	r3, [r7, #0]
 803611a:	699b      	ldr	r3, [r3, #24]
 803611c:	693a      	ldr	r2, [r7, #16]
 803611e:	4313      	orrs	r3, r2
 8036120:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8036122:	687b      	ldr	r3, [r7, #4]
 8036124:	693a      	ldr	r2, [r7, #16]
 8036126:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8036128:	687b      	ldr	r3, [r7, #4]
 803612a:	68fa      	ldr	r2, [r7, #12]
 803612c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 803612e:	683b      	ldr	r3, [r7, #0]
 8036130:	685a      	ldr	r2, [r3, #4]
 8036132:	687b      	ldr	r3, [r7, #4]
 8036134:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8036136:	687b      	ldr	r3, [r7, #4]
 8036138:	697a      	ldr	r2, [r7, #20]
 803613a:	621a      	str	r2, [r3, #32]
}
 803613c:	bf00      	nop
 803613e:	371c      	adds	r7, #28
 8036140:	46bd      	mov	sp, r7
 8036142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8036146:	4770      	bx	lr
 8036148:	40010000 	.word	0x40010000
 803614c:	40010400 	.word	0x40010400

08036150 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8036150:	b480      	push	{r7}
 8036152:	b087      	sub	sp, #28
 8036154:	af00      	add	r7, sp, #0
 8036156:	6078      	str	r0, [r7, #4]
 8036158:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 803615a:	687b      	ldr	r3, [r7, #4]
 803615c:	6a1b      	ldr	r3, [r3, #32]
 803615e:	f023 0210 	bic.w	r2, r3, #16
 8036162:	687b      	ldr	r3, [r7, #4]
 8036164:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8036166:	687b      	ldr	r3, [r7, #4]
 8036168:	6a1b      	ldr	r3, [r3, #32]
 803616a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 803616c:	687b      	ldr	r3, [r7, #4]
 803616e:	685b      	ldr	r3, [r3, #4]
 8036170:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8036172:	687b      	ldr	r3, [r7, #4]
 8036174:	699b      	ldr	r3, [r3, #24]
 8036176:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8036178:	68fb      	ldr	r3, [r7, #12]
 803617a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 803617e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8036180:	68fb      	ldr	r3, [r7, #12]
 8036182:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8036186:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8036188:	683b      	ldr	r3, [r7, #0]
 803618a:	681b      	ldr	r3, [r3, #0]
 803618c:	021b      	lsls	r3, r3, #8
 803618e:	68fa      	ldr	r2, [r7, #12]
 8036190:	4313      	orrs	r3, r2
 8036192:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8036194:	697b      	ldr	r3, [r7, #20]
 8036196:	f023 0320 	bic.w	r3, r3, #32
 803619a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 803619c:	683b      	ldr	r3, [r7, #0]
 803619e:	689b      	ldr	r3, [r3, #8]
 80361a0:	011b      	lsls	r3, r3, #4
 80361a2:	697a      	ldr	r2, [r7, #20]
 80361a4:	4313      	orrs	r3, r2
 80361a6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80361a8:	687b      	ldr	r3, [r7, #4]
 80361aa:	4a22      	ldr	r2, [pc, #136]	; (8036234 <TIM_OC2_SetConfig+0xe4>)
 80361ac:	4293      	cmp	r3, r2
 80361ae:	d003      	beq.n	80361b8 <TIM_OC2_SetConfig+0x68>
 80361b0:	687b      	ldr	r3, [r7, #4]
 80361b2:	4a21      	ldr	r2, [pc, #132]	; (8036238 <TIM_OC2_SetConfig+0xe8>)
 80361b4:	4293      	cmp	r3, r2
 80361b6:	d10d      	bne.n	80361d4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80361b8:	697b      	ldr	r3, [r7, #20]
 80361ba:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80361be:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80361c0:	683b      	ldr	r3, [r7, #0]
 80361c2:	68db      	ldr	r3, [r3, #12]
 80361c4:	011b      	lsls	r3, r3, #4
 80361c6:	697a      	ldr	r2, [r7, #20]
 80361c8:	4313      	orrs	r3, r2
 80361ca:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80361cc:	697b      	ldr	r3, [r7, #20]
 80361ce:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80361d2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80361d4:	687b      	ldr	r3, [r7, #4]
 80361d6:	4a17      	ldr	r2, [pc, #92]	; (8036234 <TIM_OC2_SetConfig+0xe4>)
 80361d8:	4293      	cmp	r3, r2
 80361da:	d003      	beq.n	80361e4 <TIM_OC2_SetConfig+0x94>
 80361dc:	687b      	ldr	r3, [r7, #4]
 80361de:	4a16      	ldr	r2, [pc, #88]	; (8036238 <TIM_OC2_SetConfig+0xe8>)
 80361e0:	4293      	cmp	r3, r2
 80361e2:	d113      	bne.n	803620c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80361e4:	693b      	ldr	r3, [r7, #16]
 80361e6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80361ea:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80361ec:	693b      	ldr	r3, [r7, #16]
 80361ee:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80361f2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80361f4:	683b      	ldr	r3, [r7, #0]
 80361f6:	695b      	ldr	r3, [r3, #20]
 80361f8:	009b      	lsls	r3, r3, #2
 80361fa:	693a      	ldr	r2, [r7, #16]
 80361fc:	4313      	orrs	r3, r2
 80361fe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8036200:	683b      	ldr	r3, [r7, #0]
 8036202:	699b      	ldr	r3, [r3, #24]
 8036204:	009b      	lsls	r3, r3, #2
 8036206:	693a      	ldr	r2, [r7, #16]
 8036208:	4313      	orrs	r3, r2
 803620a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 803620c:	687b      	ldr	r3, [r7, #4]
 803620e:	693a      	ldr	r2, [r7, #16]
 8036210:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8036212:	687b      	ldr	r3, [r7, #4]
 8036214:	68fa      	ldr	r2, [r7, #12]
 8036216:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8036218:	683b      	ldr	r3, [r7, #0]
 803621a:	685a      	ldr	r2, [r3, #4]
 803621c:	687b      	ldr	r3, [r7, #4]
 803621e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8036220:	687b      	ldr	r3, [r7, #4]
 8036222:	697a      	ldr	r2, [r7, #20]
 8036224:	621a      	str	r2, [r3, #32]
}
 8036226:	bf00      	nop
 8036228:	371c      	adds	r7, #28
 803622a:	46bd      	mov	sp, r7
 803622c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8036230:	4770      	bx	lr
 8036232:	bf00      	nop
 8036234:	40010000 	.word	0x40010000
 8036238:	40010400 	.word	0x40010400

0803623c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 803623c:	b480      	push	{r7}
 803623e:	b087      	sub	sp, #28
 8036240:	af00      	add	r7, sp, #0
 8036242:	6078      	str	r0, [r7, #4]
 8036244:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8036246:	687b      	ldr	r3, [r7, #4]
 8036248:	6a1b      	ldr	r3, [r3, #32]
 803624a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 803624e:	687b      	ldr	r3, [r7, #4]
 8036250:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8036252:	687b      	ldr	r3, [r7, #4]
 8036254:	6a1b      	ldr	r3, [r3, #32]
 8036256:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8036258:	687b      	ldr	r3, [r7, #4]
 803625a:	685b      	ldr	r3, [r3, #4]
 803625c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 803625e:	687b      	ldr	r3, [r7, #4]
 8036260:	69db      	ldr	r3, [r3, #28]
 8036262:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8036264:	68fb      	ldr	r3, [r7, #12]
 8036266:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 803626a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 803626c:	68fb      	ldr	r3, [r7, #12]
 803626e:	f023 0303 	bic.w	r3, r3, #3
 8036272:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8036274:	683b      	ldr	r3, [r7, #0]
 8036276:	681b      	ldr	r3, [r3, #0]
 8036278:	68fa      	ldr	r2, [r7, #12]
 803627a:	4313      	orrs	r3, r2
 803627c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 803627e:	697b      	ldr	r3, [r7, #20]
 8036280:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8036284:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8036286:	683b      	ldr	r3, [r7, #0]
 8036288:	689b      	ldr	r3, [r3, #8]
 803628a:	021b      	lsls	r3, r3, #8
 803628c:	697a      	ldr	r2, [r7, #20]
 803628e:	4313      	orrs	r3, r2
 8036290:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8036292:	687b      	ldr	r3, [r7, #4]
 8036294:	4a21      	ldr	r2, [pc, #132]	; (803631c <TIM_OC3_SetConfig+0xe0>)
 8036296:	4293      	cmp	r3, r2
 8036298:	d003      	beq.n	80362a2 <TIM_OC3_SetConfig+0x66>
 803629a:	687b      	ldr	r3, [r7, #4]
 803629c:	4a20      	ldr	r2, [pc, #128]	; (8036320 <TIM_OC3_SetConfig+0xe4>)
 803629e:	4293      	cmp	r3, r2
 80362a0:	d10d      	bne.n	80362be <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80362a2:	697b      	ldr	r3, [r7, #20]
 80362a4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80362a8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80362aa:	683b      	ldr	r3, [r7, #0]
 80362ac:	68db      	ldr	r3, [r3, #12]
 80362ae:	021b      	lsls	r3, r3, #8
 80362b0:	697a      	ldr	r2, [r7, #20]
 80362b2:	4313      	orrs	r3, r2
 80362b4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80362b6:	697b      	ldr	r3, [r7, #20]
 80362b8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80362bc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80362be:	687b      	ldr	r3, [r7, #4]
 80362c0:	4a16      	ldr	r2, [pc, #88]	; (803631c <TIM_OC3_SetConfig+0xe0>)
 80362c2:	4293      	cmp	r3, r2
 80362c4:	d003      	beq.n	80362ce <TIM_OC3_SetConfig+0x92>
 80362c6:	687b      	ldr	r3, [r7, #4]
 80362c8:	4a15      	ldr	r2, [pc, #84]	; (8036320 <TIM_OC3_SetConfig+0xe4>)
 80362ca:	4293      	cmp	r3, r2
 80362cc:	d113      	bne.n	80362f6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80362ce:	693b      	ldr	r3, [r7, #16]
 80362d0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80362d4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80362d6:	693b      	ldr	r3, [r7, #16]
 80362d8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80362dc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80362de:	683b      	ldr	r3, [r7, #0]
 80362e0:	695b      	ldr	r3, [r3, #20]
 80362e2:	011b      	lsls	r3, r3, #4
 80362e4:	693a      	ldr	r2, [r7, #16]
 80362e6:	4313      	orrs	r3, r2
 80362e8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80362ea:	683b      	ldr	r3, [r7, #0]
 80362ec:	699b      	ldr	r3, [r3, #24]
 80362ee:	011b      	lsls	r3, r3, #4
 80362f0:	693a      	ldr	r2, [r7, #16]
 80362f2:	4313      	orrs	r3, r2
 80362f4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80362f6:	687b      	ldr	r3, [r7, #4]
 80362f8:	693a      	ldr	r2, [r7, #16]
 80362fa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80362fc:	687b      	ldr	r3, [r7, #4]
 80362fe:	68fa      	ldr	r2, [r7, #12]
 8036300:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8036302:	683b      	ldr	r3, [r7, #0]
 8036304:	685a      	ldr	r2, [r3, #4]
 8036306:	687b      	ldr	r3, [r7, #4]
 8036308:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 803630a:	687b      	ldr	r3, [r7, #4]
 803630c:	697a      	ldr	r2, [r7, #20]
 803630e:	621a      	str	r2, [r3, #32]
}
 8036310:	bf00      	nop
 8036312:	371c      	adds	r7, #28
 8036314:	46bd      	mov	sp, r7
 8036316:	f85d 7b04 	ldr.w	r7, [sp], #4
 803631a:	4770      	bx	lr
 803631c:	40010000 	.word	0x40010000
 8036320:	40010400 	.word	0x40010400

08036324 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8036324:	b480      	push	{r7}
 8036326:	b087      	sub	sp, #28
 8036328:	af00      	add	r7, sp, #0
 803632a:	6078      	str	r0, [r7, #4]
 803632c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 803632e:	687b      	ldr	r3, [r7, #4]
 8036330:	6a1b      	ldr	r3, [r3, #32]
 8036332:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8036336:	687b      	ldr	r3, [r7, #4]
 8036338:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 803633a:	687b      	ldr	r3, [r7, #4]
 803633c:	6a1b      	ldr	r3, [r3, #32]
 803633e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8036340:	687b      	ldr	r3, [r7, #4]
 8036342:	685b      	ldr	r3, [r3, #4]
 8036344:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8036346:	687b      	ldr	r3, [r7, #4]
 8036348:	69db      	ldr	r3, [r3, #28]
 803634a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 803634c:	68fb      	ldr	r3, [r7, #12]
 803634e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8036352:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8036354:	68fb      	ldr	r3, [r7, #12]
 8036356:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 803635a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 803635c:	683b      	ldr	r3, [r7, #0]
 803635e:	681b      	ldr	r3, [r3, #0]
 8036360:	021b      	lsls	r3, r3, #8
 8036362:	68fa      	ldr	r2, [r7, #12]
 8036364:	4313      	orrs	r3, r2
 8036366:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8036368:	693b      	ldr	r3, [r7, #16]
 803636a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 803636e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8036370:	683b      	ldr	r3, [r7, #0]
 8036372:	689b      	ldr	r3, [r3, #8]
 8036374:	031b      	lsls	r3, r3, #12
 8036376:	693a      	ldr	r2, [r7, #16]
 8036378:	4313      	orrs	r3, r2
 803637a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 803637c:	687b      	ldr	r3, [r7, #4]
 803637e:	4a12      	ldr	r2, [pc, #72]	; (80363c8 <TIM_OC4_SetConfig+0xa4>)
 8036380:	4293      	cmp	r3, r2
 8036382:	d003      	beq.n	803638c <TIM_OC4_SetConfig+0x68>
 8036384:	687b      	ldr	r3, [r7, #4]
 8036386:	4a11      	ldr	r2, [pc, #68]	; (80363cc <TIM_OC4_SetConfig+0xa8>)
 8036388:	4293      	cmp	r3, r2
 803638a:	d109      	bne.n	80363a0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 803638c:	697b      	ldr	r3, [r7, #20]
 803638e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8036392:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8036394:	683b      	ldr	r3, [r7, #0]
 8036396:	695b      	ldr	r3, [r3, #20]
 8036398:	019b      	lsls	r3, r3, #6
 803639a:	697a      	ldr	r2, [r7, #20]
 803639c:	4313      	orrs	r3, r2
 803639e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80363a0:	687b      	ldr	r3, [r7, #4]
 80363a2:	697a      	ldr	r2, [r7, #20]
 80363a4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80363a6:	687b      	ldr	r3, [r7, #4]
 80363a8:	68fa      	ldr	r2, [r7, #12]
 80363aa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80363ac:	683b      	ldr	r3, [r7, #0]
 80363ae:	685a      	ldr	r2, [r3, #4]
 80363b0:	687b      	ldr	r3, [r7, #4]
 80363b2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80363b4:	687b      	ldr	r3, [r7, #4]
 80363b6:	693a      	ldr	r2, [r7, #16]
 80363b8:	621a      	str	r2, [r3, #32]
}
 80363ba:	bf00      	nop
 80363bc:	371c      	adds	r7, #28
 80363be:	46bd      	mov	sp, r7
 80363c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80363c4:	4770      	bx	lr
 80363c6:	bf00      	nop
 80363c8:	40010000 	.word	0x40010000
 80363cc:	40010400 	.word	0x40010400

080363d0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80363d0:	b480      	push	{r7}
 80363d2:	b083      	sub	sp, #12
 80363d4:	af00      	add	r7, sp, #0
 80363d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80363d8:	bf00      	nop
 80363da:	370c      	adds	r7, #12
 80363dc:	46bd      	mov	sp, r7
 80363de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80363e2:	4770      	bx	lr

080363e4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80363e4:	b480      	push	{r7}
 80363e6:	b083      	sub	sp, #12
 80363e8:	af00      	add	r7, sp, #0
 80363ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80363ec:	bf00      	nop
 80363ee:	370c      	adds	r7, #12
 80363f0:	46bd      	mov	sp, r7
 80363f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80363f6:	4770      	bx	lr

080363f8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80363f8:	b580      	push	{r7, lr}
 80363fa:	b082      	sub	sp, #8
 80363fc:	af00      	add	r7, sp, #0
 80363fe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8036400:	687b      	ldr	r3, [r7, #4]
 8036402:	2b00      	cmp	r3, #0
 8036404:	d101      	bne.n	803640a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8036406:	2301      	movs	r3, #1
 8036408:	e03f      	b.n	803648a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 803640a:	687b      	ldr	r3, [r7, #4]
 803640c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8036410:	b2db      	uxtb	r3, r3
 8036412:	2b00      	cmp	r3, #0
 8036414:	d106      	bne.n	8036424 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8036416:	687b      	ldr	r3, [r7, #4]
 8036418:	2200      	movs	r2, #0
 803641a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 803641e:	6878      	ldr	r0, [r7, #4]
 8036420:	f7f5 fbe2 	bl	802bbe8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8036424:	687b      	ldr	r3, [r7, #4]
 8036426:	2224      	movs	r2, #36	; 0x24
 8036428:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 803642c:	687b      	ldr	r3, [r7, #4]
 803642e:	681b      	ldr	r3, [r3, #0]
 8036430:	68da      	ldr	r2, [r3, #12]
 8036432:	687b      	ldr	r3, [r7, #4]
 8036434:	681b      	ldr	r3, [r3, #0]
 8036436:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 803643a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 803643c:	6878      	ldr	r0, [r7, #4]
 803643e:	f000 fc77 	bl	8036d30 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8036442:	687b      	ldr	r3, [r7, #4]
 8036444:	681b      	ldr	r3, [r3, #0]
 8036446:	691a      	ldr	r2, [r3, #16]
 8036448:	687b      	ldr	r3, [r7, #4]
 803644a:	681b      	ldr	r3, [r3, #0]
 803644c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8036450:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8036452:	687b      	ldr	r3, [r7, #4]
 8036454:	681b      	ldr	r3, [r3, #0]
 8036456:	695a      	ldr	r2, [r3, #20]
 8036458:	687b      	ldr	r3, [r7, #4]
 803645a:	681b      	ldr	r3, [r3, #0]
 803645c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8036460:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8036462:	687b      	ldr	r3, [r7, #4]
 8036464:	681b      	ldr	r3, [r3, #0]
 8036466:	68da      	ldr	r2, [r3, #12]
 8036468:	687b      	ldr	r3, [r7, #4]
 803646a:	681b      	ldr	r3, [r3, #0]
 803646c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8036470:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8036472:	687b      	ldr	r3, [r7, #4]
 8036474:	2200      	movs	r2, #0
 8036476:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8036478:	687b      	ldr	r3, [r7, #4]
 803647a:	2220      	movs	r2, #32
 803647c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8036480:	687b      	ldr	r3, [r7, #4]
 8036482:	2220      	movs	r2, #32
 8036484:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8036488:	2300      	movs	r3, #0
}
 803648a:	4618      	mov	r0, r3
 803648c:	3708      	adds	r7, #8
 803648e:	46bd      	mov	sp, r7
 8036490:	bd80      	pop	{r7, pc}

08036492 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8036492:	b580      	push	{r7, lr}
 8036494:	b088      	sub	sp, #32
 8036496:	af02      	add	r7, sp, #8
 8036498:	60f8      	str	r0, [r7, #12]
 803649a:	60b9      	str	r1, [r7, #8]
 803649c:	603b      	str	r3, [r7, #0]
 803649e:	4613      	mov	r3, r2
 80364a0:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 80364a2:	2300      	movs	r3, #0
 80364a4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80364a6:	68fb      	ldr	r3, [r7, #12]
 80364a8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80364ac:	b2db      	uxtb	r3, r3
 80364ae:	2b20      	cmp	r3, #32
 80364b0:	f040 8083 	bne.w	80365ba <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 80364b4:	68bb      	ldr	r3, [r7, #8]
 80364b6:	2b00      	cmp	r3, #0
 80364b8:	d002      	beq.n	80364c0 <HAL_UART_Transmit+0x2e>
 80364ba:	88fb      	ldrh	r3, [r7, #6]
 80364bc:	2b00      	cmp	r3, #0
 80364be:	d101      	bne.n	80364c4 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 80364c0:	2301      	movs	r3, #1
 80364c2:	e07b      	b.n	80365bc <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80364c4:	68fb      	ldr	r3, [r7, #12]
 80364c6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80364ca:	2b01      	cmp	r3, #1
 80364cc:	d101      	bne.n	80364d2 <HAL_UART_Transmit+0x40>
 80364ce:	2302      	movs	r3, #2
 80364d0:	e074      	b.n	80365bc <HAL_UART_Transmit+0x12a>
 80364d2:	68fb      	ldr	r3, [r7, #12]
 80364d4:	2201      	movs	r2, #1
 80364d6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80364da:	68fb      	ldr	r3, [r7, #12]
 80364dc:	2200      	movs	r2, #0
 80364de:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80364e0:	68fb      	ldr	r3, [r7, #12]
 80364e2:	2221      	movs	r2, #33	; 0x21
 80364e4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80364e8:	f7f5 fee8 	bl	802c2bc <HAL_GetTick>
 80364ec:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80364ee:	68fb      	ldr	r3, [r7, #12]
 80364f0:	88fa      	ldrh	r2, [r7, #6]
 80364f2:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80364f4:	68fb      	ldr	r3, [r7, #12]
 80364f6:	88fa      	ldrh	r2, [r7, #6]
 80364f8:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80364fa:	68fb      	ldr	r3, [r7, #12]
 80364fc:	2200      	movs	r2, #0
 80364fe:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8036502:	e042      	b.n	803658a <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8036504:	68fb      	ldr	r3, [r7, #12]
 8036506:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8036508:	b29b      	uxth	r3, r3
 803650a:	3b01      	subs	r3, #1
 803650c:	b29a      	uxth	r2, r3
 803650e:	68fb      	ldr	r3, [r7, #12]
 8036510:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8036512:	68fb      	ldr	r3, [r7, #12]
 8036514:	689b      	ldr	r3, [r3, #8]
 8036516:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 803651a:	d122      	bne.n	8036562 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 803651c:	683b      	ldr	r3, [r7, #0]
 803651e:	9300      	str	r3, [sp, #0]
 8036520:	697b      	ldr	r3, [r7, #20]
 8036522:	2200      	movs	r2, #0
 8036524:	2180      	movs	r1, #128	; 0x80
 8036526:	68f8      	ldr	r0, [r7, #12]
 8036528:	f000 fa80 	bl	8036a2c <UART_WaitOnFlagUntilTimeout>
 803652c:	4603      	mov	r3, r0
 803652e:	2b00      	cmp	r3, #0
 8036530:	d001      	beq.n	8036536 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8036532:	2303      	movs	r3, #3
 8036534:	e042      	b.n	80365bc <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8036536:	68bb      	ldr	r3, [r7, #8]
 8036538:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 803653a:	693b      	ldr	r3, [r7, #16]
 803653c:	881b      	ldrh	r3, [r3, #0]
 803653e:	461a      	mov	r2, r3
 8036540:	68fb      	ldr	r3, [r7, #12]
 8036542:	681b      	ldr	r3, [r3, #0]
 8036544:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8036548:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 803654a:	68fb      	ldr	r3, [r7, #12]
 803654c:	691b      	ldr	r3, [r3, #16]
 803654e:	2b00      	cmp	r3, #0
 8036550:	d103      	bne.n	803655a <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8036552:	68bb      	ldr	r3, [r7, #8]
 8036554:	3302      	adds	r3, #2
 8036556:	60bb      	str	r3, [r7, #8]
 8036558:	e017      	b.n	803658a <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 803655a:	68bb      	ldr	r3, [r7, #8]
 803655c:	3301      	adds	r3, #1
 803655e:	60bb      	str	r3, [r7, #8]
 8036560:	e013      	b.n	803658a <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8036562:	683b      	ldr	r3, [r7, #0]
 8036564:	9300      	str	r3, [sp, #0]
 8036566:	697b      	ldr	r3, [r7, #20]
 8036568:	2200      	movs	r2, #0
 803656a:	2180      	movs	r1, #128	; 0x80
 803656c:	68f8      	ldr	r0, [r7, #12]
 803656e:	f000 fa5d 	bl	8036a2c <UART_WaitOnFlagUntilTimeout>
 8036572:	4603      	mov	r3, r0
 8036574:	2b00      	cmp	r3, #0
 8036576:	d001      	beq.n	803657c <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8036578:	2303      	movs	r3, #3
 803657a:	e01f      	b.n	80365bc <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 803657c:	68bb      	ldr	r3, [r7, #8]
 803657e:	1c5a      	adds	r2, r3, #1
 8036580:	60ba      	str	r2, [r7, #8]
 8036582:	781a      	ldrb	r2, [r3, #0]
 8036584:	68fb      	ldr	r3, [r7, #12]
 8036586:	681b      	ldr	r3, [r3, #0]
 8036588:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 803658a:	68fb      	ldr	r3, [r7, #12]
 803658c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 803658e:	b29b      	uxth	r3, r3
 8036590:	2b00      	cmp	r3, #0
 8036592:	d1b7      	bne.n	8036504 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8036594:	683b      	ldr	r3, [r7, #0]
 8036596:	9300      	str	r3, [sp, #0]
 8036598:	697b      	ldr	r3, [r7, #20]
 803659a:	2200      	movs	r2, #0
 803659c:	2140      	movs	r1, #64	; 0x40
 803659e:	68f8      	ldr	r0, [r7, #12]
 80365a0:	f000 fa44 	bl	8036a2c <UART_WaitOnFlagUntilTimeout>
 80365a4:	4603      	mov	r3, r0
 80365a6:	2b00      	cmp	r3, #0
 80365a8:	d001      	beq.n	80365ae <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 80365aa:	2303      	movs	r3, #3
 80365ac:	e006      	b.n	80365bc <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80365ae:	68fb      	ldr	r3, [r7, #12]
 80365b0:	2220      	movs	r2, #32
 80365b2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 80365b6:	2300      	movs	r3, #0
 80365b8:	e000      	b.n	80365bc <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 80365ba:	2302      	movs	r3, #2
  }
}
 80365bc:	4618      	mov	r0, r3
 80365be:	3718      	adds	r7, #24
 80365c0:	46bd      	mov	sp, r7
 80365c2:	bd80      	pop	{r7, pc}

080365c4 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80365c4:	b580      	push	{r7, lr}
 80365c6:	b086      	sub	sp, #24
 80365c8:	af00      	add	r7, sp, #0
 80365ca:	60f8      	str	r0, [r7, #12]
 80365cc:	60b9      	str	r1, [r7, #8]
 80365ce:	4613      	mov	r3, r2
 80365d0:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80365d2:	68fb      	ldr	r3, [r7, #12]
 80365d4:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80365d8:	b2db      	uxtb	r3, r3
 80365da:	2b20      	cmp	r3, #32
 80365dc:	d166      	bne.n	80366ac <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 80365de:	68bb      	ldr	r3, [r7, #8]
 80365e0:	2b00      	cmp	r3, #0
 80365e2:	d002      	beq.n	80365ea <HAL_UART_Receive_DMA+0x26>
 80365e4:	88fb      	ldrh	r3, [r7, #6]
 80365e6:	2b00      	cmp	r3, #0
 80365e8:	d101      	bne.n	80365ee <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80365ea:	2301      	movs	r3, #1
 80365ec:	e05f      	b.n	80366ae <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80365ee:	68fb      	ldr	r3, [r7, #12]
 80365f0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80365f4:	2b01      	cmp	r3, #1
 80365f6:	d101      	bne.n	80365fc <HAL_UART_Receive_DMA+0x38>
 80365f8:	2302      	movs	r3, #2
 80365fa:	e058      	b.n	80366ae <HAL_UART_Receive_DMA+0xea>
 80365fc:	68fb      	ldr	r3, [r7, #12]
 80365fe:	2201      	movs	r2, #1
 8036600:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8036604:	68ba      	ldr	r2, [r7, #8]
 8036606:	68fb      	ldr	r3, [r7, #12]
 8036608:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 803660a:	68fb      	ldr	r3, [r7, #12]
 803660c:	88fa      	ldrh	r2, [r7, #6]
 803660e:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8036610:	68fb      	ldr	r3, [r7, #12]
 8036612:	2200      	movs	r2, #0
 8036614:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8036616:	68fb      	ldr	r3, [r7, #12]
 8036618:	2222      	movs	r2, #34	; 0x22
 803661a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 803661e:	68fb      	ldr	r3, [r7, #12]
 8036620:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8036622:	4a25      	ldr	r2, [pc, #148]	; (80366b8 <HAL_UART_Receive_DMA+0xf4>)
 8036624:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8036626:	68fb      	ldr	r3, [r7, #12]
 8036628:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 803662a:	4a24      	ldr	r2, [pc, #144]	; (80366bc <HAL_UART_Receive_DMA+0xf8>)
 803662c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 803662e:	68fb      	ldr	r3, [r7, #12]
 8036630:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8036632:	4a23      	ldr	r2, [pc, #140]	; (80366c0 <HAL_UART_Receive_DMA+0xfc>)
 8036634:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8036636:	68fb      	ldr	r3, [r7, #12]
 8036638:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 803663a:	2200      	movs	r2, #0
 803663c:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA stream */
    tmp = (uint32_t *)&pData;
 803663e:	f107 0308 	add.w	r3, r7, #8
 8036642:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8036644:	68fb      	ldr	r3, [r7, #12]
 8036646:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8036648:	68fb      	ldr	r3, [r7, #12]
 803664a:	681b      	ldr	r3, [r3, #0]
 803664c:	3304      	adds	r3, #4
 803664e:	4619      	mov	r1, r3
 8036650:	697b      	ldr	r3, [r7, #20]
 8036652:	681a      	ldr	r2, [r3, #0]
 8036654:	88fb      	ldrh	r3, [r7, #6]
 8036656:	f7f8 ff97 	bl	802f588 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 803665a:	2300      	movs	r3, #0
 803665c:	613b      	str	r3, [r7, #16]
 803665e:	68fb      	ldr	r3, [r7, #12]
 8036660:	681b      	ldr	r3, [r3, #0]
 8036662:	681b      	ldr	r3, [r3, #0]
 8036664:	613b      	str	r3, [r7, #16]
 8036666:	68fb      	ldr	r3, [r7, #12]
 8036668:	681b      	ldr	r3, [r3, #0]
 803666a:	685b      	ldr	r3, [r3, #4]
 803666c:	613b      	str	r3, [r7, #16]
 803666e:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8036670:	68fb      	ldr	r3, [r7, #12]
 8036672:	2200      	movs	r2, #0
 8036674:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8036678:	68fb      	ldr	r3, [r7, #12]
 803667a:	681b      	ldr	r3, [r3, #0]
 803667c:	68da      	ldr	r2, [r3, #12]
 803667e:	68fb      	ldr	r3, [r7, #12]
 8036680:	681b      	ldr	r3, [r3, #0]
 8036682:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8036686:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8036688:	68fb      	ldr	r3, [r7, #12]
 803668a:	681b      	ldr	r3, [r3, #0]
 803668c:	695a      	ldr	r2, [r3, #20]
 803668e:	68fb      	ldr	r3, [r7, #12]
 8036690:	681b      	ldr	r3, [r3, #0]
 8036692:	f042 0201 	orr.w	r2, r2, #1
 8036696:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8036698:	68fb      	ldr	r3, [r7, #12]
 803669a:	681b      	ldr	r3, [r3, #0]
 803669c:	695a      	ldr	r2, [r3, #20]
 803669e:	68fb      	ldr	r3, [r7, #12]
 80366a0:	681b      	ldr	r3, [r3, #0]
 80366a2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80366a6:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 80366a8:	2300      	movs	r3, #0
 80366aa:	e000      	b.n	80366ae <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 80366ac:	2302      	movs	r3, #2
  }
}
 80366ae:	4618      	mov	r0, r3
 80366b0:	3718      	adds	r7, #24
 80366b2:	46bd      	mov	sp, r7
 80366b4:	bd80      	pop	{r7, pc}
 80366b6:	bf00      	nop
 80366b8:	08036915 	.word	0x08036915
 80366bc:	0803697d 	.word	0x0803697d
 80366c0:	08036999 	.word	0x08036999

080366c4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80366c4:	b580      	push	{r7, lr}
 80366c6:	b088      	sub	sp, #32
 80366c8:	af00      	add	r7, sp, #0
 80366ca:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80366cc:	687b      	ldr	r3, [r7, #4]
 80366ce:	681b      	ldr	r3, [r3, #0]
 80366d0:	681b      	ldr	r3, [r3, #0]
 80366d2:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80366d4:	687b      	ldr	r3, [r7, #4]
 80366d6:	681b      	ldr	r3, [r3, #0]
 80366d8:	68db      	ldr	r3, [r3, #12]
 80366da:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80366dc:	687b      	ldr	r3, [r7, #4]
 80366de:	681b      	ldr	r3, [r3, #0]
 80366e0:	695b      	ldr	r3, [r3, #20]
 80366e2:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 80366e4:	2300      	movs	r3, #0
 80366e6:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 80366e8:	2300      	movs	r3, #0
 80366ea:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80366ec:	69fb      	ldr	r3, [r7, #28]
 80366ee:	f003 030f 	and.w	r3, r3, #15
 80366f2:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 80366f4:	693b      	ldr	r3, [r7, #16]
 80366f6:	2b00      	cmp	r3, #0
 80366f8:	d10d      	bne.n	8036716 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80366fa:	69fb      	ldr	r3, [r7, #28]
 80366fc:	f003 0320 	and.w	r3, r3, #32
 8036700:	2b00      	cmp	r3, #0
 8036702:	d008      	beq.n	8036716 <HAL_UART_IRQHandler+0x52>
 8036704:	69bb      	ldr	r3, [r7, #24]
 8036706:	f003 0320 	and.w	r3, r3, #32
 803670a:	2b00      	cmp	r3, #0
 803670c:	d003      	beq.n	8036716 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 803670e:	6878      	ldr	r0, [r7, #4]
 8036710:	f000 fa8c 	bl	8036c2c <UART_Receive_IT>
      return;
 8036714:	e0d1      	b.n	80368ba <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8036716:	693b      	ldr	r3, [r7, #16]
 8036718:	2b00      	cmp	r3, #0
 803671a:	f000 80b0 	beq.w	803687e <HAL_UART_IRQHandler+0x1ba>
 803671e:	697b      	ldr	r3, [r7, #20]
 8036720:	f003 0301 	and.w	r3, r3, #1
 8036724:	2b00      	cmp	r3, #0
 8036726:	d105      	bne.n	8036734 <HAL_UART_IRQHandler+0x70>
 8036728:	69bb      	ldr	r3, [r7, #24]
 803672a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 803672e:	2b00      	cmp	r3, #0
 8036730:	f000 80a5 	beq.w	803687e <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8036734:	69fb      	ldr	r3, [r7, #28]
 8036736:	f003 0301 	and.w	r3, r3, #1
 803673a:	2b00      	cmp	r3, #0
 803673c:	d00a      	beq.n	8036754 <HAL_UART_IRQHandler+0x90>
 803673e:	69bb      	ldr	r3, [r7, #24]
 8036740:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8036744:	2b00      	cmp	r3, #0
 8036746:	d005      	beq.n	8036754 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8036748:	687b      	ldr	r3, [r7, #4]
 803674a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 803674c:	f043 0201 	orr.w	r2, r3, #1
 8036750:	687b      	ldr	r3, [r7, #4]
 8036752:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8036754:	69fb      	ldr	r3, [r7, #28]
 8036756:	f003 0304 	and.w	r3, r3, #4
 803675a:	2b00      	cmp	r3, #0
 803675c:	d00a      	beq.n	8036774 <HAL_UART_IRQHandler+0xb0>
 803675e:	697b      	ldr	r3, [r7, #20]
 8036760:	f003 0301 	and.w	r3, r3, #1
 8036764:	2b00      	cmp	r3, #0
 8036766:	d005      	beq.n	8036774 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8036768:	687b      	ldr	r3, [r7, #4]
 803676a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 803676c:	f043 0202 	orr.w	r2, r3, #2
 8036770:	687b      	ldr	r3, [r7, #4]
 8036772:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8036774:	69fb      	ldr	r3, [r7, #28]
 8036776:	f003 0302 	and.w	r3, r3, #2
 803677a:	2b00      	cmp	r3, #0
 803677c:	d00a      	beq.n	8036794 <HAL_UART_IRQHandler+0xd0>
 803677e:	697b      	ldr	r3, [r7, #20]
 8036780:	f003 0301 	and.w	r3, r3, #1
 8036784:	2b00      	cmp	r3, #0
 8036786:	d005      	beq.n	8036794 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8036788:	687b      	ldr	r3, [r7, #4]
 803678a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 803678c:	f043 0204 	orr.w	r2, r3, #4
 8036790:	687b      	ldr	r3, [r7, #4]
 8036792:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8036794:	69fb      	ldr	r3, [r7, #28]
 8036796:	f003 0308 	and.w	r3, r3, #8
 803679a:	2b00      	cmp	r3, #0
 803679c:	d00f      	beq.n	80367be <HAL_UART_IRQHandler+0xfa>
 803679e:	69bb      	ldr	r3, [r7, #24]
 80367a0:	f003 0320 	and.w	r3, r3, #32
 80367a4:	2b00      	cmp	r3, #0
 80367a6:	d104      	bne.n	80367b2 <HAL_UART_IRQHandler+0xee>
 80367a8:	697b      	ldr	r3, [r7, #20]
 80367aa:	f003 0301 	and.w	r3, r3, #1
 80367ae:	2b00      	cmp	r3, #0
 80367b0:	d005      	beq.n	80367be <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80367b2:	687b      	ldr	r3, [r7, #4]
 80367b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80367b6:	f043 0208 	orr.w	r2, r3, #8
 80367ba:	687b      	ldr	r3, [r7, #4]
 80367bc:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80367be:	687b      	ldr	r3, [r7, #4]
 80367c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80367c2:	2b00      	cmp	r3, #0
 80367c4:	d078      	beq.n	80368b8 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80367c6:	69fb      	ldr	r3, [r7, #28]
 80367c8:	f003 0320 	and.w	r3, r3, #32
 80367cc:	2b00      	cmp	r3, #0
 80367ce:	d007      	beq.n	80367e0 <HAL_UART_IRQHandler+0x11c>
 80367d0:	69bb      	ldr	r3, [r7, #24]
 80367d2:	f003 0320 	and.w	r3, r3, #32
 80367d6:	2b00      	cmp	r3, #0
 80367d8:	d002      	beq.n	80367e0 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 80367da:	6878      	ldr	r0, [r7, #4]
 80367dc:	f000 fa26 	bl	8036c2c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80367e0:	687b      	ldr	r3, [r7, #4]
 80367e2:	681b      	ldr	r3, [r3, #0]
 80367e4:	695b      	ldr	r3, [r3, #20]
 80367e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80367ea:	2b40      	cmp	r3, #64	; 0x40
 80367ec:	bf0c      	ite	eq
 80367ee:	2301      	moveq	r3, #1
 80367f0:	2300      	movne	r3, #0
 80367f2:	b2db      	uxtb	r3, r3
 80367f4:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80367f6:	687b      	ldr	r3, [r7, #4]
 80367f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80367fa:	f003 0308 	and.w	r3, r3, #8
 80367fe:	2b00      	cmp	r3, #0
 8036800:	d102      	bne.n	8036808 <HAL_UART_IRQHandler+0x144>
 8036802:	68fb      	ldr	r3, [r7, #12]
 8036804:	2b00      	cmp	r3, #0
 8036806:	d031      	beq.n	803686c <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8036808:	6878      	ldr	r0, [r7, #4]
 803680a:	f000 f96f 	bl	8036aec <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 803680e:	687b      	ldr	r3, [r7, #4]
 8036810:	681b      	ldr	r3, [r3, #0]
 8036812:	695b      	ldr	r3, [r3, #20]
 8036814:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8036818:	2b40      	cmp	r3, #64	; 0x40
 803681a:	d123      	bne.n	8036864 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 803681c:	687b      	ldr	r3, [r7, #4]
 803681e:	681b      	ldr	r3, [r3, #0]
 8036820:	695a      	ldr	r2, [r3, #20]
 8036822:	687b      	ldr	r3, [r7, #4]
 8036824:	681b      	ldr	r3, [r3, #0]
 8036826:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 803682a:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 803682c:	687b      	ldr	r3, [r7, #4]
 803682e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8036830:	2b00      	cmp	r3, #0
 8036832:	d013      	beq.n	803685c <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8036834:	687b      	ldr	r3, [r7, #4]
 8036836:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8036838:	4a21      	ldr	r2, [pc, #132]	; (80368c0 <HAL_UART_IRQHandler+0x1fc>)
 803683a:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 803683c:	687b      	ldr	r3, [r7, #4]
 803683e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8036840:	4618      	mov	r0, r3
 8036842:	f7f8 fef9 	bl	802f638 <HAL_DMA_Abort_IT>
 8036846:	4603      	mov	r3, r0
 8036848:	2b00      	cmp	r3, #0
 803684a:	d016      	beq.n	803687a <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 803684c:	687b      	ldr	r3, [r7, #4]
 803684e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8036850:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8036852:	687a      	ldr	r2, [r7, #4]
 8036854:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8036856:	4610      	mov	r0, r2
 8036858:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 803685a:	e00e      	b.n	803687a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 803685c:	6878      	ldr	r0, [r7, #4]
 803685e:	f000 f84f 	bl	8036900 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8036862:	e00a      	b.n	803687a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8036864:	6878      	ldr	r0, [r7, #4]
 8036866:	f000 f84b 	bl	8036900 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 803686a:	e006      	b.n	803687a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 803686c:	6878      	ldr	r0, [r7, #4]
 803686e:	f000 f847 	bl	8036900 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8036872:	687b      	ldr	r3, [r7, #4]
 8036874:	2200      	movs	r2, #0
 8036876:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8036878:	e01e      	b.n	80368b8 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 803687a:	bf00      	nop
    return;
 803687c:	e01c      	b.n	80368b8 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 803687e:	69fb      	ldr	r3, [r7, #28]
 8036880:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8036884:	2b00      	cmp	r3, #0
 8036886:	d008      	beq.n	803689a <HAL_UART_IRQHandler+0x1d6>
 8036888:	69bb      	ldr	r3, [r7, #24]
 803688a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 803688e:	2b00      	cmp	r3, #0
 8036890:	d003      	beq.n	803689a <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8036892:	6878      	ldr	r0, [r7, #4]
 8036894:	f000 f95c 	bl	8036b50 <UART_Transmit_IT>
    return;
 8036898:	e00f      	b.n	80368ba <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 803689a:	69fb      	ldr	r3, [r7, #28]
 803689c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80368a0:	2b00      	cmp	r3, #0
 80368a2:	d00a      	beq.n	80368ba <HAL_UART_IRQHandler+0x1f6>
 80368a4:	69bb      	ldr	r3, [r7, #24]
 80368a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80368aa:	2b00      	cmp	r3, #0
 80368ac:	d005      	beq.n	80368ba <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 80368ae:	6878      	ldr	r0, [r7, #4]
 80368b0:	f000 f9a4 	bl	8036bfc <UART_EndTransmit_IT>
    return;
 80368b4:	bf00      	nop
 80368b6:	e000      	b.n	80368ba <HAL_UART_IRQHandler+0x1f6>
    return;
 80368b8:	bf00      	nop
  }
}
 80368ba:	3720      	adds	r7, #32
 80368bc:	46bd      	mov	sp, r7
 80368be:	bd80      	pop	{r7, pc}
 80368c0:	08036b29 	.word	0x08036b29

080368c4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80368c4:	b480      	push	{r7}
 80368c6:	b083      	sub	sp, #12
 80368c8:	af00      	add	r7, sp, #0
 80368ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80368cc:	bf00      	nop
 80368ce:	370c      	adds	r7, #12
 80368d0:	46bd      	mov	sp, r7
 80368d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80368d6:	4770      	bx	lr

080368d8 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80368d8:	b480      	push	{r7}
 80368da:	b083      	sub	sp, #12
 80368dc:	af00      	add	r7, sp, #0
 80368de:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80368e0:	bf00      	nop
 80368e2:	370c      	adds	r7, #12
 80368e4:	46bd      	mov	sp, r7
 80368e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80368ea:	4770      	bx	lr

080368ec <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80368ec:	b480      	push	{r7}
 80368ee:	b083      	sub	sp, #12
 80368f0:	af00      	add	r7, sp, #0
 80368f2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80368f4:	bf00      	nop
 80368f6:	370c      	adds	r7, #12
 80368f8:	46bd      	mov	sp, r7
 80368fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80368fe:	4770      	bx	lr

08036900 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8036900:	b480      	push	{r7}
 8036902:	b083      	sub	sp, #12
 8036904:	af00      	add	r7, sp, #0
 8036906:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8036908:	bf00      	nop
 803690a:	370c      	adds	r7, #12
 803690c:	46bd      	mov	sp, r7
 803690e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8036912:	4770      	bx	lr

08036914 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8036914:	b580      	push	{r7, lr}
 8036916:	b084      	sub	sp, #16
 8036918:	af00      	add	r7, sp, #0
 803691a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 803691c:	687b      	ldr	r3, [r7, #4]
 803691e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8036920:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8036922:	687b      	ldr	r3, [r7, #4]
 8036924:	681b      	ldr	r3, [r3, #0]
 8036926:	681b      	ldr	r3, [r3, #0]
 8036928:	f403 7380 	and.w	r3, r3, #256	; 0x100
 803692c:	2b00      	cmp	r3, #0
 803692e:	d11e      	bne.n	803696e <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 8036930:	68fb      	ldr	r3, [r7, #12]
 8036932:	2200      	movs	r2, #0
 8036934:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8036936:	68fb      	ldr	r3, [r7, #12]
 8036938:	681b      	ldr	r3, [r3, #0]
 803693a:	68da      	ldr	r2, [r3, #12]
 803693c:	68fb      	ldr	r3, [r7, #12]
 803693e:	681b      	ldr	r3, [r3, #0]
 8036940:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8036944:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8036946:	68fb      	ldr	r3, [r7, #12]
 8036948:	681b      	ldr	r3, [r3, #0]
 803694a:	695a      	ldr	r2, [r3, #20]
 803694c:	68fb      	ldr	r3, [r7, #12]
 803694e:	681b      	ldr	r3, [r3, #0]
 8036950:	f022 0201 	bic.w	r2, r2, #1
 8036954:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8036956:	68fb      	ldr	r3, [r7, #12]
 8036958:	681b      	ldr	r3, [r3, #0]
 803695a:	695a      	ldr	r2, [r3, #20]
 803695c:	68fb      	ldr	r3, [r7, #12]
 803695e:	681b      	ldr	r3, [r3, #0]
 8036960:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8036964:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8036966:	68fb      	ldr	r3, [r7, #12]
 8036968:	2220      	movs	r2, #32
 803696a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 803696e:	68f8      	ldr	r0, [r7, #12]
 8036970:	f7ff ffb2 	bl	80368d8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8036974:	bf00      	nop
 8036976:	3710      	adds	r7, #16
 8036978:	46bd      	mov	sp, r7
 803697a:	bd80      	pop	{r7, pc}

0803697c <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 803697c:	b580      	push	{r7, lr}
 803697e:	b084      	sub	sp, #16
 8036980:	af00      	add	r7, sp, #0
 8036982:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8036984:	687b      	ldr	r3, [r7, #4]
 8036986:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8036988:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 803698a:	68f8      	ldr	r0, [r7, #12]
 803698c:	f7ff ffae 	bl	80368ec <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8036990:	bf00      	nop
 8036992:	3710      	adds	r7, #16
 8036994:	46bd      	mov	sp, r7
 8036996:	bd80      	pop	{r7, pc}

08036998 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8036998:	b580      	push	{r7, lr}
 803699a:	b084      	sub	sp, #16
 803699c:	af00      	add	r7, sp, #0
 803699e:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80369a0:	2300      	movs	r3, #0
 80369a2:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80369a4:	687b      	ldr	r3, [r7, #4]
 80369a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80369a8:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80369aa:	68bb      	ldr	r3, [r7, #8]
 80369ac:	681b      	ldr	r3, [r3, #0]
 80369ae:	695b      	ldr	r3, [r3, #20]
 80369b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80369b4:	2b80      	cmp	r3, #128	; 0x80
 80369b6:	bf0c      	ite	eq
 80369b8:	2301      	moveq	r3, #1
 80369ba:	2300      	movne	r3, #0
 80369bc:	b2db      	uxtb	r3, r3
 80369be:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80369c0:	68bb      	ldr	r3, [r7, #8]
 80369c2:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80369c6:	b2db      	uxtb	r3, r3
 80369c8:	2b21      	cmp	r3, #33	; 0x21
 80369ca:	d108      	bne.n	80369de <UART_DMAError+0x46>
 80369cc:	68fb      	ldr	r3, [r7, #12]
 80369ce:	2b00      	cmp	r3, #0
 80369d0:	d005      	beq.n	80369de <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80369d2:	68bb      	ldr	r3, [r7, #8]
 80369d4:	2200      	movs	r2, #0
 80369d6:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 80369d8:	68b8      	ldr	r0, [r7, #8]
 80369da:	f000 f871 	bl	8036ac0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80369de:	68bb      	ldr	r3, [r7, #8]
 80369e0:	681b      	ldr	r3, [r3, #0]
 80369e2:	695b      	ldr	r3, [r3, #20]
 80369e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80369e8:	2b40      	cmp	r3, #64	; 0x40
 80369ea:	bf0c      	ite	eq
 80369ec:	2301      	moveq	r3, #1
 80369ee:	2300      	movne	r3, #0
 80369f0:	b2db      	uxtb	r3, r3
 80369f2:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80369f4:	68bb      	ldr	r3, [r7, #8]
 80369f6:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80369fa:	b2db      	uxtb	r3, r3
 80369fc:	2b22      	cmp	r3, #34	; 0x22
 80369fe:	d108      	bne.n	8036a12 <UART_DMAError+0x7a>
 8036a00:	68fb      	ldr	r3, [r7, #12]
 8036a02:	2b00      	cmp	r3, #0
 8036a04:	d005      	beq.n	8036a12 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8036a06:	68bb      	ldr	r3, [r7, #8]
 8036a08:	2200      	movs	r2, #0
 8036a0a:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8036a0c:	68b8      	ldr	r0, [r7, #8]
 8036a0e:	f000 f86d 	bl	8036aec <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8036a12:	68bb      	ldr	r3, [r7, #8]
 8036a14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8036a16:	f043 0210 	orr.w	r2, r3, #16
 8036a1a:	68bb      	ldr	r3, [r7, #8]
 8036a1c:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8036a1e:	68b8      	ldr	r0, [r7, #8]
 8036a20:	f7ff ff6e 	bl	8036900 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8036a24:	bf00      	nop
 8036a26:	3710      	adds	r7, #16
 8036a28:	46bd      	mov	sp, r7
 8036a2a:	bd80      	pop	{r7, pc}

08036a2c <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8036a2c:	b580      	push	{r7, lr}
 8036a2e:	b084      	sub	sp, #16
 8036a30:	af00      	add	r7, sp, #0
 8036a32:	60f8      	str	r0, [r7, #12]
 8036a34:	60b9      	str	r1, [r7, #8]
 8036a36:	603b      	str	r3, [r7, #0]
 8036a38:	4613      	mov	r3, r2
 8036a3a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8036a3c:	e02c      	b.n	8036a98 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8036a3e:	69bb      	ldr	r3, [r7, #24]
 8036a40:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8036a44:	d028      	beq.n	8036a98 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8036a46:	69bb      	ldr	r3, [r7, #24]
 8036a48:	2b00      	cmp	r3, #0
 8036a4a:	d007      	beq.n	8036a5c <UART_WaitOnFlagUntilTimeout+0x30>
 8036a4c:	f7f5 fc36 	bl	802c2bc <HAL_GetTick>
 8036a50:	4602      	mov	r2, r0
 8036a52:	683b      	ldr	r3, [r7, #0]
 8036a54:	1ad3      	subs	r3, r2, r3
 8036a56:	69ba      	ldr	r2, [r7, #24]
 8036a58:	429a      	cmp	r2, r3
 8036a5a:	d21d      	bcs.n	8036a98 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8036a5c:	68fb      	ldr	r3, [r7, #12]
 8036a5e:	681b      	ldr	r3, [r3, #0]
 8036a60:	68da      	ldr	r2, [r3, #12]
 8036a62:	68fb      	ldr	r3, [r7, #12]
 8036a64:	681b      	ldr	r3, [r3, #0]
 8036a66:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8036a6a:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8036a6c:	68fb      	ldr	r3, [r7, #12]
 8036a6e:	681b      	ldr	r3, [r3, #0]
 8036a70:	695a      	ldr	r2, [r3, #20]
 8036a72:	68fb      	ldr	r3, [r7, #12]
 8036a74:	681b      	ldr	r3, [r3, #0]
 8036a76:	f022 0201 	bic.w	r2, r2, #1
 8036a7a:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8036a7c:	68fb      	ldr	r3, [r7, #12]
 8036a7e:	2220      	movs	r2, #32
 8036a80:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8036a84:	68fb      	ldr	r3, [r7, #12]
 8036a86:	2220      	movs	r2, #32
 8036a88:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8036a8c:	68fb      	ldr	r3, [r7, #12]
 8036a8e:	2200      	movs	r2, #0
 8036a90:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8036a94:	2303      	movs	r3, #3
 8036a96:	e00f      	b.n	8036ab8 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8036a98:	68fb      	ldr	r3, [r7, #12]
 8036a9a:	681b      	ldr	r3, [r3, #0]
 8036a9c:	681a      	ldr	r2, [r3, #0]
 8036a9e:	68bb      	ldr	r3, [r7, #8]
 8036aa0:	4013      	ands	r3, r2
 8036aa2:	68ba      	ldr	r2, [r7, #8]
 8036aa4:	429a      	cmp	r2, r3
 8036aa6:	bf0c      	ite	eq
 8036aa8:	2301      	moveq	r3, #1
 8036aaa:	2300      	movne	r3, #0
 8036aac:	b2db      	uxtb	r3, r3
 8036aae:	461a      	mov	r2, r3
 8036ab0:	79fb      	ldrb	r3, [r7, #7]
 8036ab2:	429a      	cmp	r2, r3
 8036ab4:	d0c3      	beq.n	8036a3e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8036ab6:	2300      	movs	r3, #0
}
 8036ab8:	4618      	mov	r0, r3
 8036aba:	3710      	adds	r7, #16
 8036abc:	46bd      	mov	sp, r7
 8036abe:	bd80      	pop	{r7, pc}

08036ac0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8036ac0:	b480      	push	{r7}
 8036ac2:	b083      	sub	sp, #12
 8036ac4:	af00      	add	r7, sp, #0
 8036ac6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8036ac8:	687b      	ldr	r3, [r7, #4]
 8036aca:	681b      	ldr	r3, [r3, #0]
 8036acc:	68da      	ldr	r2, [r3, #12]
 8036ace:	687b      	ldr	r3, [r7, #4]
 8036ad0:	681b      	ldr	r3, [r3, #0]
 8036ad2:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8036ad6:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8036ad8:	687b      	ldr	r3, [r7, #4]
 8036ada:	2220      	movs	r2, #32
 8036adc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 8036ae0:	bf00      	nop
 8036ae2:	370c      	adds	r7, #12
 8036ae4:	46bd      	mov	sp, r7
 8036ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8036aea:	4770      	bx	lr

08036aec <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8036aec:	b480      	push	{r7}
 8036aee:	b083      	sub	sp, #12
 8036af0:	af00      	add	r7, sp, #0
 8036af2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8036af4:	687b      	ldr	r3, [r7, #4]
 8036af6:	681b      	ldr	r3, [r3, #0]
 8036af8:	68da      	ldr	r2, [r3, #12]
 8036afa:	687b      	ldr	r3, [r7, #4]
 8036afc:	681b      	ldr	r3, [r3, #0]
 8036afe:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8036b02:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8036b04:	687b      	ldr	r3, [r7, #4]
 8036b06:	681b      	ldr	r3, [r3, #0]
 8036b08:	695a      	ldr	r2, [r3, #20]
 8036b0a:	687b      	ldr	r3, [r7, #4]
 8036b0c:	681b      	ldr	r3, [r3, #0]
 8036b0e:	f022 0201 	bic.w	r2, r2, #1
 8036b12:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8036b14:	687b      	ldr	r3, [r7, #4]
 8036b16:	2220      	movs	r2, #32
 8036b18:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8036b1c:	bf00      	nop
 8036b1e:	370c      	adds	r7, #12
 8036b20:	46bd      	mov	sp, r7
 8036b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8036b26:	4770      	bx	lr

08036b28 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8036b28:	b580      	push	{r7, lr}
 8036b2a:	b084      	sub	sp, #16
 8036b2c:	af00      	add	r7, sp, #0
 8036b2e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8036b30:	687b      	ldr	r3, [r7, #4]
 8036b32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8036b34:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8036b36:	68fb      	ldr	r3, [r7, #12]
 8036b38:	2200      	movs	r2, #0
 8036b3a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8036b3c:	68fb      	ldr	r3, [r7, #12]
 8036b3e:	2200      	movs	r2, #0
 8036b40:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8036b42:	68f8      	ldr	r0, [r7, #12]
 8036b44:	f7ff fedc 	bl	8036900 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8036b48:	bf00      	nop
 8036b4a:	3710      	adds	r7, #16
 8036b4c:	46bd      	mov	sp, r7
 8036b4e:	bd80      	pop	{r7, pc}

08036b50 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8036b50:	b480      	push	{r7}
 8036b52:	b085      	sub	sp, #20
 8036b54:	af00      	add	r7, sp, #0
 8036b56:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8036b58:	687b      	ldr	r3, [r7, #4]
 8036b5a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8036b5e:	b2db      	uxtb	r3, r3
 8036b60:	2b21      	cmp	r3, #33	; 0x21
 8036b62:	d144      	bne.n	8036bee <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8036b64:	687b      	ldr	r3, [r7, #4]
 8036b66:	689b      	ldr	r3, [r3, #8]
 8036b68:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8036b6c:	d11a      	bne.n	8036ba4 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8036b6e:	687b      	ldr	r3, [r7, #4]
 8036b70:	6a1b      	ldr	r3, [r3, #32]
 8036b72:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8036b74:	68fb      	ldr	r3, [r7, #12]
 8036b76:	881b      	ldrh	r3, [r3, #0]
 8036b78:	461a      	mov	r2, r3
 8036b7a:	687b      	ldr	r3, [r7, #4]
 8036b7c:	681b      	ldr	r3, [r3, #0]
 8036b7e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8036b82:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8036b84:	687b      	ldr	r3, [r7, #4]
 8036b86:	691b      	ldr	r3, [r3, #16]
 8036b88:	2b00      	cmp	r3, #0
 8036b8a:	d105      	bne.n	8036b98 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8036b8c:	687b      	ldr	r3, [r7, #4]
 8036b8e:	6a1b      	ldr	r3, [r3, #32]
 8036b90:	1c9a      	adds	r2, r3, #2
 8036b92:	687b      	ldr	r3, [r7, #4]
 8036b94:	621a      	str	r2, [r3, #32]
 8036b96:	e00e      	b.n	8036bb6 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8036b98:	687b      	ldr	r3, [r7, #4]
 8036b9a:	6a1b      	ldr	r3, [r3, #32]
 8036b9c:	1c5a      	adds	r2, r3, #1
 8036b9e:	687b      	ldr	r3, [r7, #4]
 8036ba0:	621a      	str	r2, [r3, #32]
 8036ba2:	e008      	b.n	8036bb6 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8036ba4:	687b      	ldr	r3, [r7, #4]
 8036ba6:	6a1b      	ldr	r3, [r3, #32]
 8036ba8:	1c59      	adds	r1, r3, #1
 8036baa:	687a      	ldr	r2, [r7, #4]
 8036bac:	6211      	str	r1, [r2, #32]
 8036bae:	781a      	ldrb	r2, [r3, #0]
 8036bb0:	687b      	ldr	r3, [r7, #4]
 8036bb2:	681b      	ldr	r3, [r3, #0]
 8036bb4:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8036bb6:	687b      	ldr	r3, [r7, #4]
 8036bb8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8036bba:	b29b      	uxth	r3, r3
 8036bbc:	3b01      	subs	r3, #1
 8036bbe:	b29b      	uxth	r3, r3
 8036bc0:	687a      	ldr	r2, [r7, #4]
 8036bc2:	4619      	mov	r1, r3
 8036bc4:	84d1      	strh	r1, [r2, #38]	; 0x26
 8036bc6:	2b00      	cmp	r3, #0
 8036bc8:	d10f      	bne.n	8036bea <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8036bca:	687b      	ldr	r3, [r7, #4]
 8036bcc:	681b      	ldr	r3, [r3, #0]
 8036bce:	68da      	ldr	r2, [r3, #12]
 8036bd0:	687b      	ldr	r3, [r7, #4]
 8036bd2:	681b      	ldr	r3, [r3, #0]
 8036bd4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8036bd8:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8036bda:	687b      	ldr	r3, [r7, #4]
 8036bdc:	681b      	ldr	r3, [r3, #0]
 8036bde:	68da      	ldr	r2, [r3, #12]
 8036be0:	687b      	ldr	r3, [r7, #4]
 8036be2:	681b      	ldr	r3, [r3, #0]
 8036be4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8036be8:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8036bea:	2300      	movs	r3, #0
 8036bec:	e000      	b.n	8036bf0 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8036bee:	2302      	movs	r3, #2
  }
}
 8036bf0:	4618      	mov	r0, r3
 8036bf2:	3714      	adds	r7, #20
 8036bf4:	46bd      	mov	sp, r7
 8036bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8036bfa:	4770      	bx	lr

08036bfc <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8036bfc:	b580      	push	{r7, lr}
 8036bfe:	b082      	sub	sp, #8
 8036c00:	af00      	add	r7, sp, #0
 8036c02:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8036c04:	687b      	ldr	r3, [r7, #4]
 8036c06:	681b      	ldr	r3, [r3, #0]
 8036c08:	68da      	ldr	r2, [r3, #12]
 8036c0a:	687b      	ldr	r3, [r7, #4]
 8036c0c:	681b      	ldr	r3, [r3, #0]
 8036c0e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8036c12:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8036c14:	687b      	ldr	r3, [r7, #4]
 8036c16:	2220      	movs	r2, #32
 8036c18:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8036c1c:	6878      	ldr	r0, [r7, #4]
 8036c1e:	f7ff fe51 	bl	80368c4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8036c22:	2300      	movs	r3, #0
}
 8036c24:	4618      	mov	r0, r3
 8036c26:	3708      	adds	r7, #8
 8036c28:	46bd      	mov	sp, r7
 8036c2a:	bd80      	pop	{r7, pc}

08036c2c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8036c2c:	b580      	push	{r7, lr}
 8036c2e:	b084      	sub	sp, #16
 8036c30:	af00      	add	r7, sp, #0
 8036c32:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8036c34:	687b      	ldr	r3, [r7, #4]
 8036c36:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8036c3a:	b2db      	uxtb	r3, r3
 8036c3c:	2b22      	cmp	r3, #34	; 0x22
 8036c3e:	d171      	bne.n	8036d24 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8036c40:	687b      	ldr	r3, [r7, #4]
 8036c42:	689b      	ldr	r3, [r3, #8]
 8036c44:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8036c48:	d123      	bne.n	8036c92 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8036c4a:	687b      	ldr	r3, [r7, #4]
 8036c4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8036c4e:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8036c50:	687b      	ldr	r3, [r7, #4]
 8036c52:	691b      	ldr	r3, [r3, #16]
 8036c54:	2b00      	cmp	r3, #0
 8036c56:	d10e      	bne.n	8036c76 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8036c58:	687b      	ldr	r3, [r7, #4]
 8036c5a:	681b      	ldr	r3, [r3, #0]
 8036c5c:	685b      	ldr	r3, [r3, #4]
 8036c5e:	b29b      	uxth	r3, r3
 8036c60:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8036c64:	b29a      	uxth	r2, r3
 8036c66:	68fb      	ldr	r3, [r7, #12]
 8036c68:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8036c6a:	687b      	ldr	r3, [r7, #4]
 8036c6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8036c6e:	1c9a      	adds	r2, r3, #2
 8036c70:	687b      	ldr	r3, [r7, #4]
 8036c72:	629a      	str	r2, [r3, #40]	; 0x28
 8036c74:	e029      	b.n	8036cca <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8036c76:	687b      	ldr	r3, [r7, #4]
 8036c78:	681b      	ldr	r3, [r3, #0]
 8036c7a:	685b      	ldr	r3, [r3, #4]
 8036c7c:	b29b      	uxth	r3, r3
 8036c7e:	b2db      	uxtb	r3, r3
 8036c80:	b29a      	uxth	r2, r3
 8036c82:	68fb      	ldr	r3, [r7, #12]
 8036c84:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8036c86:	687b      	ldr	r3, [r7, #4]
 8036c88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8036c8a:	1c5a      	adds	r2, r3, #1
 8036c8c:	687b      	ldr	r3, [r7, #4]
 8036c8e:	629a      	str	r2, [r3, #40]	; 0x28
 8036c90:	e01b      	b.n	8036cca <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8036c92:	687b      	ldr	r3, [r7, #4]
 8036c94:	691b      	ldr	r3, [r3, #16]
 8036c96:	2b00      	cmp	r3, #0
 8036c98:	d10a      	bne.n	8036cb0 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8036c9a:	687b      	ldr	r3, [r7, #4]
 8036c9c:	681b      	ldr	r3, [r3, #0]
 8036c9e:	6858      	ldr	r0, [r3, #4]
 8036ca0:	687b      	ldr	r3, [r7, #4]
 8036ca2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8036ca4:	1c59      	adds	r1, r3, #1
 8036ca6:	687a      	ldr	r2, [r7, #4]
 8036ca8:	6291      	str	r1, [r2, #40]	; 0x28
 8036caa:	b2c2      	uxtb	r2, r0
 8036cac:	701a      	strb	r2, [r3, #0]
 8036cae:	e00c      	b.n	8036cca <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8036cb0:	687b      	ldr	r3, [r7, #4]
 8036cb2:	681b      	ldr	r3, [r3, #0]
 8036cb4:	685b      	ldr	r3, [r3, #4]
 8036cb6:	b2da      	uxtb	r2, r3
 8036cb8:	687b      	ldr	r3, [r7, #4]
 8036cba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8036cbc:	1c58      	adds	r0, r3, #1
 8036cbe:	6879      	ldr	r1, [r7, #4]
 8036cc0:	6288      	str	r0, [r1, #40]	; 0x28
 8036cc2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8036cc6:	b2d2      	uxtb	r2, r2
 8036cc8:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8036cca:	687b      	ldr	r3, [r7, #4]
 8036ccc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8036cce:	b29b      	uxth	r3, r3
 8036cd0:	3b01      	subs	r3, #1
 8036cd2:	b29b      	uxth	r3, r3
 8036cd4:	687a      	ldr	r2, [r7, #4]
 8036cd6:	4619      	mov	r1, r3
 8036cd8:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8036cda:	2b00      	cmp	r3, #0
 8036cdc:	d120      	bne.n	8036d20 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8036cde:	687b      	ldr	r3, [r7, #4]
 8036ce0:	681b      	ldr	r3, [r3, #0]
 8036ce2:	68da      	ldr	r2, [r3, #12]
 8036ce4:	687b      	ldr	r3, [r7, #4]
 8036ce6:	681b      	ldr	r3, [r3, #0]
 8036ce8:	f022 0220 	bic.w	r2, r2, #32
 8036cec:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8036cee:	687b      	ldr	r3, [r7, #4]
 8036cf0:	681b      	ldr	r3, [r3, #0]
 8036cf2:	68da      	ldr	r2, [r3, #12]
 8036cf4:	687b      	ldr	r3, [r7, #4]
 8036cf6:	681b      	ldr	r3, [r3, #0]
 8036cf8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8036cfc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8036cfe:	687b      	ldr	r3, [r7, #4]
 8036d00:	681b      	ldr	r3, [r3, #0]
 8036d02:	695a      	ldr	r2, [r3, #20]
 8036d04:	687b      	ldr	r3, [r7, #4]
 8036d06:	681b      	ldr	r3, [r3, #0]
 8036d08:	f022 0201 	bic.w	r2, r2, #1
 8036d0c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8036d0e:	687b      	ldr	r3, [r7, #4]
 8036d10:	2220      	movs	r2, #32
 8036d12:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8036d16:	6878      	ldr	r0, [r7, #4]
 8036d18:	f7ff fdde 	bl	80368d8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8036d1c:	2300      	movs	r3, #0
 8036d1e:	e002      	b.n	8036d26 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8036d20:	2300      	movs	r3, #0
 8036d22:	e000      	b.n	8036d26 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8036d24:	2302      	movs	r3, #2
  }
}
 8036d26:	4618      	mov	r0, r3
 8036d28:	3710      	adds	r7, #16
 8036d2a:	46bd      	mov	sp, r7
 8036d2c:	bd80      	pop	{r7, pc}
	...

08036d30 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8036d30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8036d34:	b085      	sub	sp, #20
 8036d36:	af00      	add	r7, sp, #0
 8036d38:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8036d3a:	687b      	ldr	r3, [r7, #4]
 8036d3c:	681b      	ldr	r3, [r3, #0]
 8036d3e:	691b      	ldr	r3, [r3, #16]
 8036d40:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8036d44:	687b      	ldr	r3, [r7, #4]
 8036d46:	68da      	ldr	r2, [r3, #12]
 8036d48:	687b      	ldr	r3, [r7, #4]
 8036d4a:	681b      	ldr	r3, [r3, #0]
 8036d4c:	430a      	orrs	r2, r1
 8036d4e:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8036d50:	687b      	ldr	r3, [r7, #4]
 8036d52:	689a      	ldr	r2, [r3, #8]
 8036d54:	687b      	ldr	r3, [r7, #4]
 8036d56:	691b      	ldr	r3, [r3, #16]
 8036d58:	431a      	orrs	r2, r3
 8036d5a:	687b      	ldr	r3, [r7, #4]
 8036d5c:	695b      	ldr	r3, [r3, #20]
 8036d5e:	431a      	orrs	r2, r3
 8036d60:	687b      	ldr	r3, [r7, #4]
 8036d62:	69db      	ldr	r3, [r3, #28]
 8036d64:	4313      	orrs	r3, r2
 8036d66:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8036d68:	687b      	ldr	r3, [r7, #4]
 8036d6a:	681b      	ldr	r3, [r3, #0]
 8036d6c:	68db      	ldr	r3, [r3, #12]
 8036d6e:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8036d72:	f023 030c 	bic.w	r3, r3, #12
 8036d76:	687a      	ldr	r2, [r7, #4]
 8036d78:	6812      	ldr	r2, [r2, #0]
 8036d7a:	68f9      	ldr	r1, [r7, #12]
 8036d7c:	430b      	orrs	r3, r1
 8036d7e:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8036d80:	687b      	ldr	r3, [r7, #4]
 8036d82:	681b      	ldr	r3, [r3, #0]
 8036d84:	695b      	ldr	r3, [r3, #20]
 8036d86:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8036d8a:	687b      	ldr	r3, [r7, #4]
 8036d8c:	699a      	ldr	r2, [r3, #24]
 8036d8e:	687b      	ldr	r3, [r7, #4]
 8036d90:	681b      	ldr	r3, [r3, #0]
 8036d92:	430a      	orrs	r2, r1
 8036d94:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8036d96:	687b      	ldr	r3, [r7, #4]
 8036d98:	69db      	ldr	r3, [r3, #28]
 8036d9a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8036d9e:	f040 8199 	bne.w	80370d4 <UART_SetConfig+0x3a4>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6) && defined(UART9) && defined(UART10)
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
 8036da2:	687b      	ldr	r3, [r7, #4]
 8036da4:	681b      	ldr	r3, [r3, #0]
 8036da6:	4ac6      	ldr	r2, [pc, #792]	; (80370c0 <UART_SetConfig+0x390>)
 8036da8:	4293      	cmp	r3, r2
 8036daa:	d00f      	beq.n	8036dcc <UART_SetConfig+0x9c>
 8036dac:	687b      	ldr	r3, [r7, #4]
 8036dae:	681b      	ldr	r3, [r3, #0]
 8036db0:	4ac4      	ldr	r2, [pc, #784]	; (80370c4 <UART_SetConfig+0x394>)
 8036db2:	4293      	cmp	r3, r2
 8036db4:	d00a      	beq.n	8036dcc <UART_SetConfig+0x9c>
 8036db6:	687b      	ldr	r3, [r7, #4]
 8036db8:	681b      	ldr	r3, [r3, #0]
 8036dba:	4ac3      	ldr	r2, [pc, #780]	; (80370c8 <UART_SetConfig+0x398>)
 8036dbc:	4293      	cmp	r3, r2
 8036dbe:	d005      	beq.n	8036dcc <UART_SetConfig+0x9c>
 8036dc0:	687b      	ldr	r3, [r7, #4]
 8036dc2:	681b      	ldr	r3, [r3, #0]
 8036dc4:	4ac1      	ldr	r2, [pc, #772]	; (80370cc <UART_SetConfig+0x39c>)
 8036dc6:	4293      	cmp	r3, r2
 8036dc8:	f040 80bd 	bne.w	8036f46 <UART_SetConfig+0x216>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8036dcc:	f7fd f892 	bl	8033ef4 <HAL_RCC_GetPCLK2Freq>
 8036dd0:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8036dd2:	68bb      	ldr	r3, [r7, #8]
 8036dd4:	461d      	mov	r5, r3
 8036dd6:	f04f 0600 	mov.w	r6, #0
 8036dda:	46a8      	mov	r8, r5
 8036ddc:	46b1      	mov	r9, r6
 8036dde:	eb18 0308 	adds.w	r3, r8, r8
 8036de2:	eb49 0409 	adc.w	r4, r9, r9
 8036de6:	4698      	mov	r8, r3
 8036de8:	46a1      	mov	r9, r4
 8036dea:	eb18 0805 	adds.w	r8, r8, r5
 8036dee:	eb49 0906 	adc.w	r9, r9, r6
 8036df2:	f04f 0100 	mov.w	r1, #0
 8036df6:	f04f 0200 	mov.w	r2, #0
 8036dfa:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8036dfe:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8036e02:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8036e06:	4688      	mov	r8, r1
 8036e08:	4691      	mov	r9, r2
 8036e0a:	eb18 0005 	adds.w	r0, r8, r5
 8036e0e:	eb49 0106 	adc.w	r1, r9, r6
 8036e12:	687b      	ldr	r3, [r7, #4]
 8036e14:	685b      	ldr	r3, [r3, #4]
 8036e16:	461d      	mov	r5, r3
 8036e18:	f04f 0600 	mov.w	r6, #0
 8036e1c:	196b      	adds	r3, r5, r5
 8036e1e:	eb46 0406 	adc.w	r4, r6, r6
 8036e22:	461a      	mov	r2, r3
 8036e24:	4623      	mov	r3, r4
 8036e26:	f7e9 ff67 	bl	8020cf8 <__aeabi_uldivmod>
 8036e2a:	4603      	mov	r3, r0
 8036e2c:	460c      	mov	r4, r1
 8036e2e:	461a      	mov	r2, r3
 8036e30:	4ba7      	ldr	r3, [pc, #668]	; (80370d0 <UART_SetConfig+0x3a0>)
 8036e32:	fba3 2302 	umull	r2, r3, r3, r2
 8036e36:	095b      	lsrs	r3, r3, #5
 8036e38:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8036e3c:	68bb      	ldr	r3, [r7, #8]
 8036e3e:	461d      	mov	r5, r3
 8036e40:	f04f 0600 	mov.w	r6, #0
 8036e44:	46a9      	mov	r9, r5
 8036e46:	46b2      	mov	sl, r6
 8036e48:	eb19 0309 	adds.w	r3, r9, r9
 8036e4c:	eb4a 040a 	adc.w	r4, sl, sl
 8036e50:	4699      	mov	r9, r3
 8036e52:	46a2      	mov	sl, r4
 8036e54:	eb19 0905 	adds.w	r9, r9, r5
 8036e58:	eb4a 0a06 	adc.w	sl, sl, r6
 8036e5c:	f04f 0100 	mov.w	r1, #0
 8036e60:	f04f 0200 	mov.w	r2, #0
 8036e64:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8036e68:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8036e6c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8036e70:	4689      	mov	r9, r1
 8036e72:	4692      	mov	sl, r2
 8036e74:	eb19 0005 	adds.w	r0, r9, r5
 8036e78:	eb4a 0106 	adc.w	r1, sl, r6
 8036e7c:	687b      	ldr	r3, [r7, #4]
 8036e7e:	685b      	ldr	r3, [r3, #4]
 8036e80:	461d      	mov	r5, r3
 8036e82:	f04f 0600 	mov.w	r6, #0
 8036e86:	196b      	adds	r3, r5, r5
 8036e88:	eb46 0406 	adc.w	r4, r6, r6
 8036e8c:	461a      	mov	r2, r3
 8036e8e:	4623      	mov	r3, r4
 8036e90:	f7e9 ff32 	bl	8020cf8 <__aeabi_uldivmod>
 8036e94:	4603      	mov	r3, r0
 8036e96:	460c      	mov	r4, r1
 8036e98:	461a      	mov	r2, r3
 8036e9a:	4b8d      	ldr	r3, [pc, #564]	; (80370d0 <UART_SetConfig+0x3a0>)
 8036e9c:	fba3 1302 	umull	r1, r3, r3, r2
 8036ea0:	095b      	lsrs	r3, r3, #5
 8036ea2:	2164      	movs	r1, #100	; 0x64
 8036ea4:	fb01 f303 	mul.w	r3, r1, r3
 8036ea8:	1ad3      	subs	r3, r2, r3
 8036eaa:	00db      	lsls	r3, r3, #3
 8036eac:	3332      	adds	r3, #50	; 0x32
 8036eae:	4a88      	ldr	r2, [pc, #544]	; (80370d0 <UART_SetConfig+0x3a0>)
 8036eb0:	fba2 2303 	umull	r2, r3, r2, r3
 8036eb4:	095b      	lsrs	r3, r3, #5
 8036eb6:	005b      	lsls	r3, r3, #1
 8036eb8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8036ebc:	4498      	add	r8, r3
 8036ebe:	68bb      	ldr	r3, [r7, #8]
 8036ec0:	461d      	mov	r5, r3
 8036ec2:	f04f 0600 	mov.w	r6, #0
 8036ec6:	46a9      	mov	r9, r5
 8036ec8:	46b2      	mov	sl, r6
 8036eca:	eb19 0309 	adds.w	r3, r9, r9
 8036ece:	eb4a 040a 	adc.w	r4, sl, sl
 8036ed2:	4699      	mov	r9, r3
 8036ed4:	46a2      	mov	sl, r4
 8036ed6:	eb19 0905 	adds.w	r9, r9, r5
 8036eda:	eb4a 0a06 	adc.w	sl, sl, r6
 8036ede:	f04f 0100 	mov.w	r1, #0
 8036ee2:	f04f 0200 	mov.w	r2, #0
 8036ee6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8036eea:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8036eee:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8036ef2:	4689      	mov	r9, r1
 8036ef4:	4692      	mov	sl, r2
 8036ef6:	eb19 0005 	adds.w	r0, r9, r5
 8036efa:	eb4a 0106 	adc.w	r1, sl, r6
 8036efe:	687b      	ldr	r3, [r7, #4]
 8036f00:	685b      	ldr	r3, [r3, #4]
 8036f02:	461d      	mov	r5, r3
 8036f04:	f04f 0600 	mov.w	r6, #0
 8036f08:	196b      	adds	r3, r5, r5
 8036f0a:	eb46 0406 	adc.w	r4, r6, r6
 8036f0e:	461a      	mov	r2, r3
 8036f10:	4623      	mov	r3, r4
 8036f12:	f7e9 fef1 	bl	8020cf8 <__aeabi_uldivmod>
 8036f16:	4603      	mov	r3, r0
 8036f18:	460c      	mov	r4, r1
 8036f1a:	461a      	mov	r2, r3
 8036f1c:	4b6c      	ldr	r3, [pc, #432]	; (80370d0 <UART_SetConfig+0x3a0>)
 8036f1e:	fba3 1302 	umull	r1, r3, r3, r2
 8036f22:	095b      	lsrs	r3, r3, #5
 8036f24:	2164      	movs	r1, #100	; 0x64
 8036f26:	fb01 f303 	mul.w	r3, r1, r3
 8036f2a:	1ad3      	subs	r3, r2, r3
 8036f2c:	00db      	lsls	r3, r3, #3
 8036f2e:	3332      	adds	r3, #50	; 0x32
 8036f30:	4a67      	ldr	r2, [pc, #412]	; (80370d0 <UART_SetConfig+0x3a0>)
 8036f32:	fba2 2303 	umull	r2, r3, r2, r3
 8036f36:	095b      	lsrs	r3, r3, #5
 8036f38:	f003 0207 	and.w	r2, r3, #7
 8036f3c:	687b      	ldr	r3, [r7, #4]
 8036f3e:	681b      	ldr	r3, [r3, #0]
 8036f40:	4442      	add	r2, r8
 8036f42:	609a      	str	r2, [r3, #8]
 8036f44:	e27d      	b.n	8037442 <UART_SetConfig+0x712>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8036f46:	f7fc ffc1 	bl	8033ecc <HAL_RCC_GetPCLK1Freq>
 8036f4a:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8036f4c:	68bb      	ldr	r3, [r7, #8]
 8036f4e:	461d      	mov	r5, r3
 8036f50:	f04f 0600 	mov.w	r6, #0
 8036f54:	46a8      	mov	r8, r5
 8036f56:	46b1      	mov	r9, r6
 8036f58:	eb18 0308 	adds.w	r3, r8, r8
 8036f5c:	eb49 0409 	adc.w	r4, r9, r9
 8036f60:	4698      	mov	r8, r3
 8036f62:	46a1      	mov	r9, r4
 8036f64:	eb18 0805 	adds.w	r8, r8, r5
 8036f68:	eb49 0906 	adc.w	r9, r9, r6
 8036f6c:	f04f 0100 	mov.w	r1, #0
 8036f70:	f04f 0200 	mov.w	r2, #0
 8036f74:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8036f78:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8036f7c:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8036f80:	4688      	mov	r8, r1
 8036f82:	4691      	mov	r9, r2
 8036f84:	eb18 0005 	adds.w	r0, r8, r5
 8036f88:	eb49 0106 	adc.w	r1, r9, r6
 8036f8c:	687b      	ldr	r3, [r7, #4]
 8036f8e:	685b      	ldr	r3, [r3, #4]
 8036f90:	461d      	mov	r5, r3
 8036f92:	f04f 0600 	mov.w	r6, #0
 8036f96:	196b      	adds	r3, r5, r5
 8036f98:	eb46 0406 	adc.w	r4, r6, r6
 8036f9c:	461a      	mov	r2, r3
 8036f9e:	4623      	mov	r3, r4
 8036fa0:	f7e9 feaa 	bl	8020cf8 <__aeabi_uldivmod>
 8036fa4:	4603      	mov	r3, r0
 8036fa6:	460c      	mov	r4, r1
 8036fa8:	461a      	mov	r2, r3
 8036faa:	4b49      	ldr	r3, [pc, #292]	; (80370d0 <UART_SetConfig+0x3a0>)
 8036fac:	fba3 2302 	umull	r2, r3, r3, r2
 8036fb0:	095b      	lsrs	r3, r3, #5
 8036fb2:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8036fb6:	68bb      	ldr	r3, [r7, #8]
 8036fb8:	461d      	mov	r5, r3
 8036fba:	f04f 0600 	mov.w	r6, #0
 8036fbe:	46a9      	mov	r9, r5
 8036fc0:	46b2      	mov	sl, r6
 8036fc2:	eb19 0309 	adds.w	r3, r9, r9
 8036fc6:	eb4a 040a 	adc.w	r4, sl, sl
 8036fca:	4699      	mov	r9, r3
 8036fcc:	46a2      	mov	sl, r4
 8036fce:	eb19 0905 	adds.w	r9, r9, r5
 8036fd2:	eb4a 0a06 	adc.w	sl, sl, r6
 8036fd6:	f04f 0100 	mov.w	r1, #0
 8036fda:	f04f 0200 	mov.w	r2, #0
 8036fde:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8036fe2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8036fe6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8036fea:	4689      	mov	r9, r1
 8036fec:	4692      	mov	sl, r2
 8036fee:	eb19 0005 	adds.w	r0, r9, r5
 8036ff2:	eb4a 0106 	adc.w	r1, sl, r6
 8036ff6:	687b      	ldr	r3, [r7, #4]
 8036ff8:	685b      	ldr	r3, [r3, #4]
 8036ffa:	461d      	mov	r5, r3
 8036ffc:	f04f 0600 	mov.w	r6, #0
 8037000:	196b      	adds	r3, r5, r5
 8037002:	eb46 0406 	adc.w	r4, r6, r6
 8037006:	461a      	mov	r2, r3
 8037008:	4623      	mov	r3, r4
 803700a:	f7e9 fe75 	bl	8020cf8 <__aeabi_uldivmod>
 803700e:	4603      	mov	r3, r0
 8037010:	460c      	mov	r4, r1
 8037012:	461a      	mov	r2, r3
 8037014:	4b2e      	ldr	r3, [pc, #184]	; (80370d0 <UART_SetConfig+0x3a0>)
 8037016:	fba3 1302 	umull	r1, r3, r3, r2
 803701a:	095b      	lsrs	r3, r3, #5
 803701c:	2164      	movs	r1, #100	; 0x64
 803701e:	fb01 f303 	mul.w	r3, r1, r3
 8037022:	1ad3      	subs	r3, r2, r3
 8037024:	00db      	lsls	r3, r3, #3
 8037026:	3332      	adds	r3, #50	; 0x32
 8037028:	4a29      	ldr	r2, [pc, #164]	; (80370d0 <UART_SetConfig+0x3a0>)
 803702a:	fba2 2303 	umull	r2, r3, r2, r3
 803702e:	095b      	lsrs	r3, r3, #5
 8037030:	005b      	lsls	r3, r3, #1
 8037032:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8037036:	4498      	add	r8, r3
 8037038:	68bb      	ldr	r3, [r7, #8]
 803703a:	461d      	mov	r5, r3
 803703c:	f04f 0600 	mov.w	r6, #0
 8037040:	46a9      	mov	r9, r5
 8037042:	46b2      	mov	sl, r6
 8037044:	eb19 0309 	adds.w	r3, r9, r9
 8037048:	eb4a 040a 	adc.w	r4, sl, sl
 803704c:	4699      	mov	r9, r3
 803704e:	46a2      	mov	sl, r4
 8037050:	eb19 0905 	adds.w	r9, r9, r5
 8037054:	eb4a 0a06 	adc.w	sl, sl, r6
 8037058:	f04f 0100 	mov.w	r1, #0
 803705c:	f04f 0200 	mov.w	r2, #0
 8037060:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8037064:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8037068:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 803706c:	4689      	mov	r9, r1
 803706e:	4692      	mov	sl, r2
 8037070:	eb19 0005 	adds.w	r0, r9, r5
 8037074:	eb4a 0106 	adc.w	r1, sl, r6
 8037078:	687b      	ldr	r3, [r7, #4]
 803707a:	685b      	ldr	r3, [r3, #4]
 803707c:	461d      	mov	r5, r3
 803707e:	f04f 0600 	mov.w	r6, #0
 8037082:	196b      	adds	r3, r5, r5
 8037084:	eb46 0406 	adc.w	r4, r6, r6
 8037088:	461a      	mov	r2, r3
 803708a:	4623      	mov	r3, r4
 803708c:	f7e9 fe34 	bl	8020cf8 <__aeabi_uldivmod>
 8037090:	4603      	mov	r3, r0
 8037092:	460c      	mov	r4, r1
 8037094:	461a      	mov	r2, r3
 8037096:	4b0e      	ldr	r3, [pc, #56]	; (80370d0 <UART_SetConfig+0x3a0>)
 8037098:	fba3 1302 	umull	r1, r3, r3, r2
 803709c:	095b      	lsrs	r3, r3, #5
 803709e:	2164      	movs	r1, #100	; 0x64
 80370a0:	fb01 f303 	mul.w	r3, r1, r3
 80370a4:	1ad3      	subs	r3, r2, r3
 80370a6:	00db      	lsls	r3, r3, #3
 80370a8:	3332      	adds	r3, #50	; 0x32
 80370aa:	4a09      	ldr	r2, [pc, #36]	; (80370d0 <UART_SetConfig+0x3a0>)
 80370ac:	fba2 2303 	umull	r2, r3, r2, r3
 80370b0:	095b      	lsrs	r3, r3, #5
 80370b2:	f003 0207 	and.w	r2, r3, #7
 80370b6:	687b      	ldr	r3, [r7, #4]
 80370b8:	681b      	ldr	r3, [r3, #0]
 80370ba:	4442      	add	r2, r8
 80370bc:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 80370be:	e1c0      	b.n	8037442 <UART_SetConfig+0x712>
 80370c0:	40011000 	.word	0x40011000
 80370c4:	40011400 	.word	0x40011400
 80370c8:	40011800 	.word	0x40011800
 80370cc:	40011c00 	.word	0x40011c00
 80370d0:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
 80370d4:	687b      	ldr	r3, [r7, #4]
 80370d6:	681b      	ldr	r3, [r3, #0]
 80370d8:	4adc      	ldr	r2, [pc, #880]	; (803744c <UART_SetConfig+0x71c>)
 80370da:	4293      	cmp	r3, r2
 80370dc:	d00f      	beq.n	80370fe <UART_SetConfig+0x3ce>
 80370de:	687b      	ldr	r3, [r7, #4]
 80370e0:	681b      	ldr	r3, [r3, #0]
 80370e2:	4adb      	ldr	r2, [pc, #876]	; (8037450 <UART_SetConfig+0x720>)
 80370e4:	4293      	cmp	r3, r2
 80370e6:	d00a      	beq.n	80370fe <UART_SetConfig+0x3ce>
 80370e8:	687b      	ldr	r3, [r7, #4]
 80370ea:	681b      	ldr	r3, [r3, #0]
 80370ec:	4ad9      	ldr	r2, [pc, #868]	; (8037454 <UART_SetConfig+0x724>)
 80370ee:	4293      	cmp	r3, r2
 80370f0:	d005      	beq.n	80370fe <UART_SetConfig+0x3ce>
 80370f2:	687b      	ldr	r3, [r7, #4]
 80370f4:	681b      	ldr	r3, [r3, #0]
 80370f6:	4ad8      	ldr	r2, [pc, #864]	; (8037458 <UART_SetConfig+0x728>)
 80370f8:	4293      	cmp	r3, r2
 80370fa:	f040 80d1 	bne.w	80372a0 <UART_SetConfig+0x570>
      pclk = HAL_RCC_GetPCLK2Freq();
 80370fe:	f7fc fef9 	bl	8033ef4 <HAL_RCC_GetPCLK2Freq>
 8037102:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8037104:	68bb      	ldr	r3, [r7, #8]
 8037106:	469a      	mov	sl, r3
 8037108:	f04f 0b00 	mov.w	fp, #0
 803710c:	46d0      	mov	r8, sl
 803710e:	46d9      	mov	r9, fp
 8037110:	eb18 0308 	adds.w	r3, r8, r8
 8037114:	eb49 0409 	adc.w	r4, r9, r9
 8037118:	4698      	mov	r8, r3
 803711a:	46a1      	mov	r9, r4
 803711c:	eb18 080a 	adds.w	r8, r8, sl
 8037120:	eb49 090b 	adc.w	r9, r9, fp
 8037124:	f04f 0100 	mov.w	r1, #0
 8037128:	f04f 0200 	mov.w	r2, #0
 803712c:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8037130:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8037134:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8037138:	4688      	mov	r8, r1
 803713a:	4691      	mov	r9, r2
 803713c:	eb1a 0508 	adds.w	r5, sl, r8
 8037140:	eb4b 0609 	adc.w	r6, fp, r9
 8037144:	687b      	ldr	r3, [r7, #4]
 8037146:	685b      	ldr	r3, [r3, #4]
 8037148:	4619      	mov	r1, r3
 803714a:	f04f 0200 	mov.w	r2, #0
 803714e:	f04f 0300 	mov.w	r3, #0
 8037152:	f04f 0400 	mov.w	r4, #0
 8037156:	0094      	lsls	r4, r2, #2
 8037158:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 803715c:	008b      	lsls	r3, r1, #2
 803715e:	461a      	mov	r2, r3
 8037160:	4623      	mov	r3, r4
 8037162:	4628      	mov	r0, r5
 8037164:	4631      	mov	r1, r6
 8037166:	f7e9 fdc7 	bl	8020cf8 <__aeabi_uldivmod>
 803716a:	4603      	mov	r3, r0
 803716c:	460c      	mov	r4, r1
 803716e:	461a      	mov	r2, r3
 8037170:	4bba      	ldr	r3, [pc, #744]	; (803745c <UART_SetConfig+0x72c>)
 8037172:	fba3 2302 	umull	r2, r3, r3, r2
 8037176:	095b      	lsrs	r3, r3, #5
 8037178:	ea4f 1803 	mov.w	r8, r3, lsl #4
 803717c:	68bb      	ldr	r3, [r7, #8]
 803717e:	469b      	mov	fp, r3
 8037180:	f04f 0c00 	mov.w	ip, #0
 8037184:	46d9      	mov	r9, fp
 8037186:	46e2      	mov	sl, ip
 8037188:	eb19 0309 	adds.w	r3, r9, r9
 803718c:	eb4a 040a 	adc.w	r4, sl, sl
 8037190:	4699      	mov	r9, r3
 8037192:	46a2      	mov	sl, r4
 8037194:	eb19 090b 	adds.w	r9, r9, fp
 8037198:	eb4a 0a0c 	adc.w	sl, sl, ip
 803719c:	f04f 0100 	mov.w	r1, #0
 80371a0:	f04f 0200 	mov.w	r2, #0
 80371a4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80371a8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80371ac:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80371b0:	4689      	mov	r9, r1
 80371b2:	4692      	mov	sl, r2
 80371b4:	eb1b 0509 	adds.w	r5, fp, r9
 80371b8:	eb4c 060a 	adc.w	r6, ip, sl
 80371bc:	687b      	ldr	r3, [r7, #4]
 80371be:	685b      	ldr	r3, [r3, #4]
 80371c0:	4619      	mov	r1, r3
 80371c2:	f04f 0200 	mov.w	r2, #0
 80371c6:	f04f 0300 	mov.w	r3, #0
 80371ca:	f04f 0400 	mov.w	r4, #0
 80371ce:	0094      	lsls	r4, r2, #2
 80371d0:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80371d4:	008b      	lsls	r3, r1, #2
 80371d6:	461a      	mov	r2, r3
 80371d8:	4623      	mov	r3, r4
 80371da:	4628      	mov	r0, r5
 80371dc:	4631      	mov	r1, r6
 80371de:	f7e9 fd8b 	bl	8020cf8 <__aeabi_uldivmod>
 80371e2:	4603      	mov	r3, r0
 80371e4:	460c      	mov	r4, r1
 80371e6:	461a      	mov	r2, r3
 80371e8:	4b9c      	ldr	r3, [pc, #624]	; (803745c <UART_SetConfig+0x72c>)
 80371ea:	fba3 1302 	umull	r1, r3, r3, r2
 80371ee:	095b      	lsrs	r3, r3, #5
 80371f0:	2164      	movs	r1, #100	; 0x64
 80371f2:	fb01 f303 	mul.w	r3, r1, r3
 80371f6:	1ad3      	subs	r3, r2, r3
 80371f8:	011b      	lsls	r3, r3, #4
 80371fa:	3332      	adds	r3, #50	; 0x32
 80371fc:	4a97      	ldr	r2, [pc, #604]	; (803745c <UART_SetConfig+0x72c>)
 80371fe:	fba2 2303 	umull	r2, r3, r2, r3
 8037202:	095b      	lsrs	r3, r3, #5
 8037204:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8037208:	4498      	add	r8, r3
 803720a:	68bb      	ldr	r3, [r7, #8]
 803720c:	469b      	mov	fp, r3
 803720e:	f04f 0c00 	mov.w	ip, #0
 8037212:	46d9      	mov	r9, fp
 8037214:	46e2      	mov	sl, ip
 8037216:	eb19 0309 	adds.w	r3, r9, r9
 803721a:	eb4a 040a 	adc.w	r4, sl, sl
 803721e:	4699      	mov	r9, r3
 8037220:	46a2      	mov	sl, r4
 8037222:	eb19 090b 	adds.w	r9, r9, fp
 8037226:	eb4a 0a0c 	adc.w	sl, sl, ip
 803722a:	f04f 0100 	mov.w	r1, #0
 803722e:	f04f 0200 	mov.w	r2, #0
 8037232:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8037236:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 803723a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 803723e:	4689      	mov	r9, r1
 8037240:	4692      	mov	sl, r2
 8037242:	eb1b 0509 	adds.w	r5, fp, r9
 8037246:	eb4c 060a 	adc.w	r6, ip, sl
 803724a:	687b      	ldr	r3, [r7, #4]
 803724c:	685b      	ldr	r3, [r3, #4]
 803724e:	4619      	mov	r1, r3
 8037250:	f04f 0200 	mov.w	r2, #0
 8037254:	f04f 0300 	mov.w	r3, #0
 8037258:	f04f 0400 	mov.w	r4, #0
 803725c:	0094      	lsls	r4, r2, #2
 803725e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8037262:	008b      	lsls	r3, r1, #2
 8037264:	461a      	mov	r2, r3
 8037266:	4623      	mov	r3, r4
 8037268:	4628      	mov	r0, r5
 803726a:	4631      	mov	r1, r6
 803726c:	f7e9 fd44 	bl	8020cf8 <__aeabi_uldivmod>
 8037270:	4603      	mov	r3, r0
 8037272:	460c      	mov	r4, r1
 8037274:	461a      	mov	r2, r3
 8037276:	4b79      	ldr	r3, [pc, #484]	; (803745c <UART_SetConfig+0x72c>)
 8037278:	fba3 1302 	umull	r1, r3, r3, r2
 803727c:	095b      	lsrs	r3, r3, #5
 803727e:	2164      	movs	r1, #100	; 0x64
 8037280:	fb01 f303 	mul.w	r3, r1, r3
 8037284:	1ad3      	subs	r3, r2, r3
 8037286:	011b      	lsls	r3, r3, #4
 8037288:	3332      	adds	r3, #50	; 0x32
 803728a:	4a74      	ldr	r2, [pc, #464]	; (803745c <UART_SetConfig+0x72c>)
 803728c:	fba2 2303 	umull	r2, r3, r2, r3
 8037290:	095b      	lsrs	r3, r3, #5
 8037292:	f003 020f 	and.w	r2, r3, #15
 8037296:	687b      	ldr	r3, [r7, #4]
 8037298:	681b      	ldr	r3, [r3, #0]
 803729a:	4442      	add	r2, r8
 803729c:	609a      	str	r2, [r3, #8]
 803729e:	e0d0      	b.n	8037442 <UART_SetConfig+0x712>
      pclk = HAL_RCC_GetPCLK1Freq();
 80372a0:	f7fc fe14 	bl	8033ecc <HAL_RCC_GetPCLK1Freq>
 80372a4:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80372a6:	68bb      	ldr	r3, [r7, #8]
 80372a8:	469a      	mov	sl, r3
 80372aa:	f04f 0b00 	mov.w	fp, #0
 80372ae:	46d0      	mov	r8, sl
 80372b0:	46d9      	mov	r9, fp
 80372b2:	eb18 0308 	adds.w	r3, r8, r8
 80372b6:	eb49 0409 	adc.w	r4, r9, r9
 80372ba:	4698      	mov	r8, r3
 80372bc:	46a1      	mov	r9, r4
 80372be:	eb18 080a 	adds.w	r8, r8, sl
 80372c2:	eb49 090b 	adc.w	r9, r9, fp
 80372c6:	f04f 0100 	mov.w	r1, #0
 80372ca:	f04f 0200 	mov.w	r2, #0
 80372ce:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80372d2:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80372d6:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80372da:	4688      	mov	r8, r1
 80372dc:	4691      	mov	r9, r2
 80372de:	eb1a 0508 	adds.w	r5, sl, r8
 80372e2:	eb4b 0609 	adc.w	r6, fp, r9
 80372e6:	687b      	ldr	r3, [r7, #4]
 80372e8:	685b      	ldr	r3, [r3, #4]
 80372ea:	4619      	mov	r1, r3
 80372ec:	f04f 0200 	mov.w	r2, #0
 80372f0:	f04f 0300 	mov.w	r3, #0
 80372f4:	f04f 0400 	mov.w	r4, #0
 80372f8:	0094      	lsls	r4, r2, #2
 80372fa:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80372fe:	008b      	lsls	r3, r1, #2
 8037300:	461a      	mov	r2, r3
 8037302:	4623      	mov	r3, r4
 8037304:	4628      	mov	r0, r5
 8037306:	4631      	mov	r1, r6
 8037308:	f7e9 fcf6 	bl	8020cf8 <__aeabi_uldivmod>
 803730c:	4603      	mov	r3, r0
 803730e:	460c      	mov	r4, r1
 8037310:	461a      	mov	r2, r3
 8037312:	4b52      	ldr	r3, [pc, #328]	; (803745c <UART_SetConfig+0x72c>)
 8037314:	fba3 2302 	umull	r2, r3, r3, r2
 8037318:	095b      	lsrs	r3, r3, #5
 803731a:	ea4f 1803 	mov.w	r8, r3, lsl #4
 803731e:	68bb      	ldr	r3, [r7, #8]
 8037320:	469b      	mov	fp, r3
 8037322:	f04f 0c00 	mov.w	ip, #0
 8037326:	46d9      	mov	r9, fp
 8037328:	46e2      	mov	sl, ip
 803732a:	eb19 0309 	adds.w	r3, r9, r9
 803732e:	eb4a 040a 	adc.w	r4, sl, sl
 8037332:	4699      	mov	r9, r3
 8037334:	46a2      	mov	sl, r4
 8037336:	eb19 090b 	adds.w	r9, r9, fp
 803733a:	eb4a 0a0c 	adc.w	sl, sl, ip
 803733e:	f04f 0100 	mov.w	r1, #0
 8037342:	f04f 0200 	mov.w	r2, #0
 8037346:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 803734a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 803734e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8037352:	4689      	mov	r9, r1
 8037354:	4692      	mov	sl, r2
 8037356:	eb1b 0509 	adds.w	r5, fp, r9
 803735a:	eb4c 060a 	adc.w	r6, ip, sl
 803735e:	687b      	ldr	r3, [r7, #4]
 8037360:	685b      	ldr	r3, [r3, #4]
 8037362:	4619      	mov	r1, r3
 8037364:	f04f 0200 	mov.w	r2, #0
 8037368:	f04f 0300 	mov.w	r3, #0
 803736c:	f04f 0400 	mov.w	r4, #0
 8037370:	0094      	lsls	r4, r2, #2
 8037372:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8037376:	008b      	lsls	r3, r1, #2
 8037378:	461a      	mov	r2, r3
 803737a:	4623      	mov	r3, r4
 803737c:	4628      	mov	r0, r5
 803737e:	4631      	mov	r1, r6
 8037380:	f7e9 fcba 	bl	8020cf8 <__aeabi_uldivmod>
 8037384:	4603      	mov	r3, r0
 8037386:	460c      	mov	r4, r1
 8037388:	461a      	mov	r2, r3
 803738a:	4b34      	ldr	r3, [pc, #208]	; (803745c <UART_SetConfig+0x72c>)
 803738c:	fba3 1302 	umull	r1, r3, r3, r2
 8037390:	095b      	lsrs	r3, r3, #5
 8037392:	2164      	movs	r1, #100	; 0x64
 8037394:	fb01 f303 	mul.w	r3, r1, r3
 8037398:	1ad3      	subs	r3, r2, r3
 803739a:	011b      	lsls	r3, r3, #4
 803739c:	3332      	adds	r3, #50	; 0x32
 803739e:	4a2f      	ldr	r2, [pc, #188]	; (803745c <UART_SetConfig+0x72c>)
 80373a0:	fba2 2303 	umull	r2, r3, r2, r3
 80373a4:	095b      	lsrs	r3, r3, #5
 80373a6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80373aa:	4498      	add	r8, r3
 80373ac:	68bb      	ldr	r3, [r7, #8]
 80373ae:	469b      	mov	fp, r3
 80373b0:	f04f 0c00 	mov.w	ip, #0
 80373b4:	46d9      	mov	r9, fp
 80373b6:	46e2      	mov	sl, ip
 80373b8:	eb19 0309 	adds.w	r3, r9, r9
 80373bc:	eb4a 040a 	adc.w	r4, sl, sl
 80373c0:	4699      	mov	r9, r3
 80373c2:	46a2      	mov	sl, r4
 80373c4:	eb19 090b 	adds.w	r9, r9, fp
 80373c8:	eb4a 0a0c 	adc.w	sl, sl, ip
 80373cc:	f04f 0100 	mov.w	r1, #0
 80373d0:	f04f 0200 	mov.w	r2, #0
 80373d4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80373d8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80373dc:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80373e0:	4689      	mov	r9, r1
 80373e2:	4692      	mov	sl, r2
 80373e4:	eb1b 0509 	adds.w	r5, fp, r9
 80373e8:	eb4c 060a 	adc.w	r6, ip, sl
 80373ec:	687b      	ldr	r3, [r7, #4]
 80373ee:	685b      	ldr	r3, [r3, #4]
 80373f0:	4619      	mov	r1, r3
 80373f2:	f04f 0200 	mov.w	r2, #0
 80373f6:	f04f 0300 	mov.w	r3, #0
 80373fa:	f04f 0400 	mov.w	r4, #0
 80373fe:	0094      	lsls	r4, r2, #2
 8037400:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8037404:	008b      	lsls	r3, r1, #2
 8037406:	461a      	mov	r2, r3
 8037408:	4623      	mov	r3, r4
 803740a:	4628      	mov	r0, r5
 803740c:	4631      	mov	r1, r6
 803740e:	f7e9 fc73 	bl	8020cf8 <__aeabi_uldivmod>
 8037412:	4603      	mov	r3, r0
 8037414:	460c      	mov	r4, r1
 8037416:	461a      	mov	r2, r3
 8037418:	4b10      	ldr	r3, [pc, #64]	; (803745c <UART_SetConfig+0x72c>)
 803741a:	fba3 1302 	umull	r1, r3, r3, r2
 803741e:	095b      	lsrs	r3, r3, #5
 8037420:	2164      	movs	r1, #100	; 0x64
 8037422:	fb01 f303 	mul.w	r3, r1, r3
 8037426:	1ad3      	subs	r3, r2, r3
 8037428:	011b      	lsls	r3, r3, #4
 803742a:	3332      	adds	r3, #50	; 0x32
 803742c:	4a0b      	ldr	r2, [pc, #44]	; (803745c <UART_SetConfig+0x72c>)
 803742e:	fba2 2303 	umull	r2, r3, r2, r3
 8037432:	095b      	lsrs	r3, r3, #5
 8037434:	f003 020f 	and.w	r2, r3, #15
 8037438:	687b      	ldr	r3, [r7, #4]
 803743a:	681b      	ldr	r3, [r3, #0]
 803743c:	4442      	add	r2, r8
 803743e:	609a      	str	r2, [r3, #8]
}
 8037440:	e7ff      	b.n	8037442 <UART_SetConfig+0x712>
 8037442:	bf00      	nop
 8037444:	3714      	adds	r7, #20
 8037446:	46bd      	mov	sp, r7
 8037448:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 803744c:	40011000 	.word	0x40011000
 8037450:	40011400 	.word	0x40011400
 8037454:	40011800 	.word	0x40011800
 8037458:	40011c00 	.word	0x40011c00
 803745c:	51eb851f 	.word	0x51eb851f

08037460 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8037460:	b480      	push	{r7}
 8037462:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 8037464:	bf00      	nop
 8037466:	46bd      	mov	sp, r7
 8037468:	f85d 7b04 	ldr.w	r7, [sp], #4
 803746c:	4770      	bx	lr
	...

08037470 <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8037470:	b480      	push	{r7}
 8037472:	b085      	sub	sp, #20
 8037474:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8037476:	f3ef 8305 	mrs	r3, IPSR
 803747a:	60bb      	str	r3, [r7, #8]
  return(result);
 803747c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 803747e:	2b00      	cmp	r3, #0
 8037480:	d10f      	bne.n	80374a2 <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8037482:	f3ef 8310 	mrs	r3, PRIMASK
 8037486:	607b      	str	r3, [r7, #4]
  return(result);
 8037488:	687b      	ldr	r3, [r7, #4]
 803748a:	2b00      	cmp	r3, #0
 803748c:	d105      	bne.n	803749a <osKernelInitialize+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 803748e:	f3ef 8311 	mrs	r3, BASEPRI
 8037492:	603b      	str	r3, [r7, #0]
  return(result);
 8037494:	683b      	ldr	r3, [r7, #0]
 8037496:	2b00      	cmp	r3, #0
 8037498:	d007      	beq.n	80374aa <osKernelInitialize+0x3a>
 803749a:	4b0e      	ldr	r3, [pc, #56]	; (80374d4 <osKernelInitialize+0x64>)
 803749c:	681b      	ldr	r3, [r3, #0]
 803749e:	2b02      	cmp	r3, #2
 80374a0:	d103      	bne.n	80374aa <osKernelInitialize+0x3a>
    stat = osErrorISR;
 80374a2:	f06f 0305 	mvn.w	r3, #5
 80374a6:	60fb      	str	r3, [r7, #12]
 80374a8:	e00c      	b.n	80374c4 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 80374aa:	4b0a      	ldr	r3, [pc, #40]	; (80374d4 <osKernelInitialize+0x64>)
 80374ac:	681b      	ldr	r3, [r3, #0]
 80374ae:	2b00      	cmp	r3, #0
 80374b0:	d105      	bne.n	80374be <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80374b2:	4b08      	ldr	r3, [pc, #32]	; (80374d4 <osKernelInitialize+0x64>)
 80374b4:	2201      	movs	r2, #1
 80374b6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80374b8:	2300      	movs	r3, #0
 80374ba:	60fb      	str	r3, [r7, #12]
 80374bc:	e002      	b.n	80374c4 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 80374be:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80374c2:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 80374c4:	68fb      	ldr	r3, [r7, #12]
}
 80374c6:	4618      	mov	r0, r3
 80374c8:	3714      	adds	r7, #20
 80374ca:	46bd      	mov	sp, r7
 80374cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80374d0:	4770      	bx	lr
 80374d2:	bf00      	nop
 80374d4:	20000f34 	.word	0x20000f34

080374d8 <osKernelGetState>:
  }

  return (osOK);
}

osKernelState_t osKernelGetState (void) {
 80374d8:	b580      	push	{r7, lr}
 80374da:	b082      	sub	sp, #8
 80374dc:	af00      	add	r7, sp, #0
  osKernelState_t state;

  switch (xTaskGetSchedulerState()) {
 80374de:	f003 f831 	bl	803a544 <xTaskGetSchedulerState>
 80374e2:	4603      	mov	r3, r0
 80374e4:	2b00      	cmp	r3, #0
 80374e6:	d004      	beq.n	80374f2 <osKernelGetState+0x1a>
 80374e8:	2b02      	cmp	r3, #2
 80374ea:	d105      	bne.n	80374f8 <osKernelGetState+0x20>
    case taskSCHEDULER_RUNNING:
      state = osKernelRunning;
 80374ec:	2302      	movs	r3, #2
 80374ee:	607b      	str	r3, [r7, #4]
      break;
 80374f0:	e00c      	b.n	803750c <osKernelGetState+0x34>

    case taskSCHEDULER_SUSPENDED:
      state = osKernelLocked;
 80374f2:	2303      	movs	r3, #3
 80374f4:	607b      	str	r3, [r7, #4]
      break;
 80374f6:	e009      	b.n	803750c <osKernelGetState+0x34>

    case taskSCHEDULER_NOT_STARTED:
    default:
      if (KernelState == osKernelReady) {
 80374f8:	4b07      	ldr	r3, [pc, #28]	; (8037518 <osKernelGetState+0x40>)
 80374fa:	681b      	ldr	r3, [r3, #0]
 80374fc:	2b01      	cmp	r3, #1
 80374fe:	d102      	bne.n	8037506 <osKernelGetState+0x2e>
        state = osKernelReady;
 8037500:	2301      	movs	r3, #1
 8037502:	607b      	str	r3, [r7, #4]
      } else {
        state = osKernelInactive;
      }
      break;
 8037504:	e001      	b.n	803750a <osKernelGetState+0x32>
        state = osKernelInactive;
 8037506:	2300      	movs	r3, #0
 8037508:	607b      	str	r3, [r7, #4]
      break;
 803750a:	bf00      	nop
  }

  return (state);
 803750c:	687b      	ldr	r3, [r7, #4]
}
 803750e:	4618      	mov	r0, r3
 8037510:	3708      	adds	r7, #8
 8037512:	46bd      	mov	sp, r7
 8037514:	bd80      	pop	{r7, pc}
 8037516:	bf00      	nop
 8037518:	20000f34 	.word	0x20000f34

0803751c <osKernelStart>:

osStatus_t osKernelStart (void) {
 803751c:	b580      	push	{r7, lr}
 803751e:	b084      	sub	sp, #16
 8037520:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8037522:	f3ef 8305 	mrs	r3, IPSR
 8037526:	60bb      	str	r3, [r7, #8]
  return(result);
 8037528:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 803752a:	2b00      	cmp	r3, #0
 803752c:	d10f      	bne.n	803754e <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 803752e:	f3ef 8310 	mrs	r3, PRIMASK
 8037532:	607b      	str	r3, [r7, #4]
  return(result);
 8037534:	687b      	ldr	r3, [r7, #4]
 8037536:	2b00      	cmp	r3, #0
 8037538:	d105      	bne.n	8037546 <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 803753a:	f3ef 8311 	mrs	r3, BASEPRI
 803753e:	603b      	str	r3, [r7, #0]
  return(result);
 8037540:	683b      	ldr	r3, [r7, #0]
 8037542:	2b00      	cmp	r3, #0
 8037544:	d007      	beq.n	8037556 <osKernelStart+0x3a>
 8037546:	4b0f      	ldr	r3, [pc, #60]	; (8037584 <osKernelStart+0x68>)
 8037548:	681b      	ldr	r3, [r3, #0]
 803754a:	2b02      	cmp	r3, #2
 803754c:	d103      	bne.n	8037556 <osKernelStart+0x3a>
    stat = osErrorISR;
 803754e:	f06f 0305 	mvn.w	r3, #5
 8037552:	60fb      	str	r3, [r7, #12]
 8037554:	e010      	b.n	8037578 <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 8037556:	4b0b      	ldr	r3, [pc, #44]	; (8037584 <osKernelStart+0x68>)
 8037558:	681b      	ldr	r3, [r3, #0]
 803755a:	2b01      	cmp	r3, #1
 803755c:	d109      	bne.n	8037572 <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 803755e:	f7ff ff7f 	bl	8037460 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8037562:	4b08      	ldr	r3, [pc, #32]	; (8037584 <osKernelStart+0x68>)
 8037564:	2202      	movs	r2, #2
 8037566:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8037568:	f002 faea 	bl	8039b40 <vTaskStartScheduler>
      stat = osOK;
 803756c:	2300      	movs	r3, #0
 803756e:	60fb      	str	r3, [r7, #12]
 8037570:	e002      	b.n	8037578 <osKernelStart+0x5c>
    } else {
      stat = osError;
 8037572:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8037576:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8037578:	68fb      	ldr	r3, [r7, #12]
}
 803757a:	4618      	mov	r0, r3
 803757c:	3710      	adds	r7, #16
 803757e:	46bd      	mov	sp, r7
 8037580:	bd80      	pop	{r7, pc}
 8037582:	bf00      	nop
 8037584:	20000f34 	.word	0x20000f34

08037588 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 8037588:	b580      	push	{r7, lr}
 803758a:	b084      	sub	sp, #16
 803758c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 803758e:	f3ef 8305 	mrs	r3, IPSR
 8037592:	60bb      	str	r3, [r7, #8]
  return(result);
 8037594:	68bb      	ldr	r3, [r7, #8]
  TickType_t ticks;

  if (IS_IRQ()) {
 8037596:	2b00      	cmp	r3, #0
 8037598:	d10f      	bne.n	80375ba <osKernelGetTickCount+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 803759a:	f3ef 8310 	mrs	r3, PRIMASK
 803759e:	607b      	str	r3, [r7, #4]
  return(result);
 80375a0:	687b      	ldr	r3, [r7, #4]
 80375a2:	2b00      	cmp	r3, #0
 80375a4:	d105      	bne.n	80375b2 <osKernelGetTickCount+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80375a6:	f3ef 8311 	mrs	r3, BASEPRI
 80375aa:	603b      	str	r3, [r7, #0]
  return(result);
 80375ac:	683b      	ldr	r3, [r7, #0]
 80375ae:	2b00      	cmp	r3, #0
 80375b0:	d007      	beq.n	80375c2 <osKernelGetTickCount+0x3a>
 80375b2:	4b08      	ldr	r3, [pc, #32]	; (80375d4 <osKernelGetTickCount+0x4c>)
 80375b4:	681b      	ldr	r3, [r3, #0]
 80375b6:	2b02      	cmp	r3, #2
 80375b8:	d103      	bne.n	80375c2 <osKernelGetTickCount+0x3a>
    ticks = xTaskGetTickCountFromISR();
 80375ba:	f002 fbdf 	bl	8039d7c <xTaskGetTickCountFromISR>
 80375be:	60f8      	str	r0, [r7, #12]
 80375c0:	e002      	b.n	80375c8 <osKernelGetTickCount+0x40>
  } else {
    ticks = xTaskGetTickCount();
 80375c2:	f002 fbcb 	bl	8039d5c <xTaskGetTickCount>
 80375c6:	60f8      	str	r0, [r7, #12]
  }

  return (ticks);
 80375c8:	68fb      	ldr	r3, [r7, #12]
}
 80375ca:	4618      	mov	r0, r3
 80375cc:	3710      	adds	r7, #16
 80375ce:	46bd      	mov	sp, r7
 80375d0:	bd80      	pop	{r7, pc}
 80375d2:	bf00      	nop
 80375d4:	20000f34 	.word	0x20000f34

080375d8 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80375d8:	b580      	push	{r7, lr}
 80375da:	b090      	sub	sp, #64	; 0x40
 80375dc:	af04      	add	r7, sp, #16
 80375de:	60f8      	str	r0, [r7, #12]
 80375e0:	60b9      	str	r1, [r7, #8]
 80375e2:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80375e4:	2300      	movs	r3, #0
 80375e6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80375e8:	f3ef 8305 	mrs	r3, IPSR
 80375ec:	61fb      	str	r3, [r7, #28]
  return(result);
 80375ee:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 80375f0:	2b00      	cmp	r3, #0
 80375f2:	f040 808f 	bne.w	8037714 <osThreadNew+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80375f6:	f3ef 8310 	mrs	r3, PRIMASK
 80375fa:	61bb      	str	r3, [r7, #24]
  return(result);
 80375fc:	69bb      	ldr	r3, [r7, #24]
 80375fe:	2b00      	cmp	r3, #0
 8037600:	d105      	bne.n	803760e <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8037602:	f3ef 8311 	mrs	r3, BASEPRI
 8037606:	617b      	str	r3, [r7, #20]
  return(result);
 8037608:	697b      	ldr	r3, [r7, #20]
 803760a:	2b00      	cmp	r3, #0
 803760c:	d003      	beq.n	8037616 <osThreadNew+0x3e>
 803760e:	4b44      	ldr	r3, [pc, #272]	; (8037720 <osThreadNew+0x148>)
 8037610:	681b      	ldr	r3, [r3, #0]
 8037612:	2b02      	cmp	r3, #2
 8037614:	d07e      	beq.n	8037714 <osThreadNew+0x13c>
 8037616:	68fb      	ldr	r3, [r7, #12]
 8037618:	2b00      	cmp	r3, #0
 803761a:	d07b      	beq.n	8037714 <osThreadNew+0x13c>
    stack = configMINIMAL_STACK_SIZE;
 803761c:	2380      	movs	r3, #128	; 0x80
 803761e:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 8037620:	2318      	movs	r3, #24
 8037622:	627b      	str	r3, [r7, #36]	; 0x24

    name = NULL;
 8037624:	2300      	movs	r3, #0
 8037626:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem  = -1;
 8037628:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 803762c:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 803762e:	687b      	ldr	r3, [r7, #4]
 8037630:	2b00      	cmp	r3, #0
 8037632:	d045      	beq.n	80376c0 <osThreadNew+0xe8>
      if (attr->name != NULL) {
 8037634:	687b      	ldr	r3, [r7, #4]
 8037636:	681b      	ldr	r3, [r3, #0]
 8037638:	2b00      	cmp	r3, #0
 803763a:	d002      	beq.n	8037642 <osThreadNew+0x6a>
        name = attr->name;
 803763c:	687b      	ldr	r3, [r7, #4]
 803763e:	681b      	ldr	r3, [r3, #0]
 8037640:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 8037642:	687b      	ldr	r3, [r7, #4]
 8037644:	699b      	ldr	r3, [r3, #24]
 8037646:	2b00      	cmp	r3, #0
 8037648:	d002      	beq.n	8037650 <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 803764a:	687b      	ldr	r3, [r7, #4]
 803764c:	699b      	ldr	r3, [r3, #24]
 803764e:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8037650:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8037652:	2b00      	cmp	r3, #0
 8037654:	d008      	beq.n	8037668 <osThreadNew+0x90>
 8037656:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8037658:	2b38      	cmp	r3, #56	; 0x38
 803765a:	d805      	bhi.n	8037668 <osThreadNew+0x90>
 803765c:	687b      	ldr	r3, [r7, #4]
 803765e:	685b      	ldr	r3, [r3, #4]
 8037660:	f003 0301 	and.w	r3, r3, #1
 8037664:	2b00      	cmp	r3, #0
 8037666:	d001      	beq.n	803766c <osThreadNew+0x94>
        return (NULL);
 8037668:	2300      	movs	r3, #0
 803766a:	e054      	b.n	8037716 <osThreadNew+0x13e>
      }

      if (attr->stack_size > 0U) {
 803766c:	687b      	ldr	r3, [r7, #4]
 803766e:	695b      	ldr	r3, [r3, #20]
 8037670:	2b00      	cmp	r3, #0
 8037672:	d003      	beq.n	803767c <osThreadNew+0xa4>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8037674:	687b      	ldr	r3, [r7, #4]
 8037676:	695b      	ldr	r3, [r3, #20]
 8037678:	089b      	lsrs	r3, r3, #2
 803767a:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 803767c:	687b      	ldr	r3, [r7, #4]
 803767e:	689b      	ldr	r3, [r3, #8]
 8037680:	2b00      	cmp	r3, #0
 8037682:	d00e      	beq.n	80376a2 <osThreadNew+0xca>
 8037684:	687b      	ldr	r3, [r7, #4]
 8037686:	68db      	ldr	r3, [r3, #12]
 8037688:	2b5f      	cmp	r3, #95	; 0x5f
 803768a:	d90a      	bls.n	80376a2 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 803768c:	687b      	ldr	r3, [r7, #4]
 803768e:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8037690:	2b00      	cmp	r3, #0
 8037692:	d006      	beq.n	80376a2 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8037694:	687b      	ldr	r3, [r7, #4]
 8037696:	695b      	ldr	r3, [r3, #20]
 8037698:	2b00      	cmp	r3, #0
 803769a:	d002      	beq.n	80376a2 <osThreadNew+0xca>
        mem = 1;
 803769c:	2301      	movs	r3, #1
 803769e:	623b      	str	r3, [r7, #32]
 80376a0:	e010      	b.n	80376c4 <osThreadNew+0xec>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80376a2:	687b      	ldr	r3, [r7, #4]
 80376a4:	689b      	ldr	r3, [r3, #8]
 80376a6:	2b00      	cmp	r3, #0
 80376a8:	d10c      	bne.n	80376c4 <osThreadNew+0xec>
 80376aa:	687b      	ldr	r3, [r7, #4]
 80376ac:	68db      	ldr	r3, [r3, #12]
 80376ae:	2b00      	cmp	r3, #0
 80376b0:	d108      	bne.n	80376c4 <osThreadNew+0xec>
 80376b2:	687b      	ldr	r3, [r7, #4]
 80376b4:	691b      	ldr	r3, [r3, #16]
 80376b6:	2b00      	cmp	r3, #0
 80376b8:	d104      	bne.n	80376c4 <osThreadNew+0xec>
          mem = 0;
 80376ba:	2300      	movs	r3, #0
 80376bc:	623b      	str	r3, [r7, #32]
 80376be:	e001      	b.n	80376c4 <osThreadNew+0xec>
        }
      }
    }
    else {
      mem = 0;
 80376c0:	2300      	movs	r3, #0
 80376c2:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 80376c4:	6a3b      	ldr	r3, [r7, #32]
 80376c6:	2b01      	cmp	r3, #1
 80376c8:	d110      	bne.n	80376ec <osThreadNew+0x114>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80376ca:	687b      	ldr	r3, [r7, #4]
 80376cc:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 80376ce:	687a      	ldr	r2, [r7, #4]
 80376d0:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80376d2:	9202      	str	r2, [sp, #8]
 80376d4:	9301      	str	r3, [sp, #4]
 80376d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80376d8:	9300      	str	r3, [sp, #0]
 80376da:	68bb      	ldr	r3, [r7, #8]
 80376dc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80376de:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80376e0:	68f8      	ldr	r0, [r7, #12]
 80376e2:	f001 ffdb 	bl	803969c <xTaskCreateStatic>
 80376e6:	4603      	mov	r3, r0
 80376e8:	613b      	str	r3, [r7, #16]
 80376ea:	e013      	b.n	8037714 <osThreadNew+0x13c>
    }
    else {
      if (mem == 0) {
 80376ec:	6a3b      	ldr	r3, [r7, #32]
 80376ee:	2b00      	cmp	r3, #0
 80376f0:	d110      	bne.n	8037714 <osThreadNew+0x13c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80376f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80376f4:	b29a      	uxth	r2, r3
 80376f6:	f107 0310 	add.w	r3, r7, #16
 80376fa:	9301      	str	r3, [sp, #4]
 80376fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80376fe:	9300      	str	r3, [sp, #0]
 8037700:	68bb      	ldr	r3, [r7, #8]
 8037702:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8037704:	68f8      	ldr	r0, [r7, #12]
 8037706:	f002 f823 	bl	8039750 <xTaskCreate>
 803770a:	4603      	mov	r3, r0
 803770c:	2b01      	cmp	r3, #1
 803770e:	d001      	beq.n	8037714 <osThreadNew+0x13c>
          hTask = NULL;
 8037710:	2300      	movs	r3, #0
 8037712:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8037714:	693b      	ldr	r3, [r7, #16]
}
 8037716:	4618      	mov	r0, r3
 8037718:	3730      	adds	r7, #48	; 0x30
 803771a:	46bd      	mov	sp, r7
 803771c:	bd80      	pop	{r7, pc}
 803771e:	bf00      	nop
 8037720:	20000f34 	.word	0x20000f34

08037724 <osThreadFlagsSet>:
  }

  return (count);
}

uint32_t osThreadFlagsSet (osThreadId_t thread_id, uint32_t flags) {
 8037724:	b580      	push	{r7, lr}
 8037726:	b08a      	sub	sp, #40	; 0x28
 8037728:	af02      	add	r7, sp, #8
 803772a:	6078      	str	r0, [r7, #4]
 803772c:	6039      	str	r1, [r7, #0]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 803772e:	687b      	ldr	r3, [r7, #4]
 8037730:	61fb      	str	r3, [r7, #28]
  uint32_t rflags;
  BaseType_t yield;

  if ((hTask == NULL) || ((flags & THREAD_FLAGS_INVALID_BITS) != 0U)) {
 8037732:	69fb      	ldr	r3, [r7, #28]
 8037734:	2b00      	cmp	r3, #0
 8037736:	d002      	beq.n	803773e <osThreadFlagsSet+0x1a>
 8037738:	683b      	ldr	r3, [r7, #0]
 803773a:	2b00      	cmp	r3, #0
 803773c:	da03      	bge.n	8037746 <osThreadFlagsSet+0x22>
    rflags = (uint32_t)osErrorParameter;
 803773e:	f06f 0303 	mvn.w	r3, #3
 8037742:	60fb      	str	r3, [r7, #12]
 8037744:	e046      	b.n	80377d4 <osThreadFlagsSet+0xb0>
  }
  else {
    rflags = (uint32_t)osError;
 8037746:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 803774a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 803774c:	f3ef 8305 	mrs	r3, IPSR
 8037750:	61bb      	str	r3, [r7, #24]
  return(result);
 8037752:	69bb      	ldr	r3, [r7, #24]

    if (IS_IRQ()) {
 8037754:	2b00      	cmp	r3, #0
 8037756:	d10f      	bne.n	8037778 <osThreadFlagsSet+0x54>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8037758:	f3ef 8310 	mrs	r3, PRIMASK
 803775c:	617b      	str	r3, [r7, #20]
  return(result);
 803775e:	697b      	ldr	r3, [r7, #20]
 8037760:	2b00      	cmp	r3, #0
 8037762:	d105      	bne.n	8037770 <osThreadFlagsSet+0x4c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8037764:	f3ef 8311 	mrs	r3, BASEPRI
 8037768:	613b      	str	r3, [r7, #16]
  return(result);
 803776a:	693b      	ldr	r3, [r7, #16]
 803776c:	2b00      	cmp	r3, #0
 803776e:	d024      	beq.n	80377ba <osThreadFlagsSet+0x96>
 8037770:	4b1b      	ldr	r3, [pc, #108]	; (80377e0 <osThreadFlagsSet+0xbc>)
 8037772:	681b      	ldr	r3, [r3, #0]
 8037774:	2b02      	cmp	r3, #2
 8037776:	d120      	bne.n	80377ba <osThreadFlagsSet+0x96>
      yield = pdFALSE;
 8037778:	2300      	movs	r3, #0
 803777a:	60bb      	str	r3, [r7, #8]

      (void)xTaskNotifyFromISR (hTask, flags, eSetBits, &yield);
 803777c:	f107 0308 	add.w	r3, r7, #8
 8037780:	9300      	str	r3, [sp, #0]
 8037782:	2300      	movs	r3, #0
 8037784:	2201      	movs	r2, #1
 8037786:	6839      	ldr	r1, [r7, #0]
 8037788:	69f8      	ldr	r0, [r7, #28]
 803778a:	f003 f987 	bl	803aa9c <xTaskGenericNotifyFromISR>
      (void)xTaskNotifyAndQueryFromISR (hTask, 0, eNoAction, &rflags, NULL);
 803778e:	f107 020c 	add.w	r2, r7, #12
 8037792:	2300      	movs	r3, #0
 8037794:	9300      	str	r3, [sp, #0]
 8037796:	4613      	mov	r3, r2
 8037798:	2200      	movs	r2, #0
 803779a:	2100      	movs	r1, #0
 803779c:	69f8      	ldr	r0, [r7, #28]
 803779e:	f003 f97d 	bl	803aa9c <xTaskGenericNotifyFromISR>

      portYIELD_FROM_ISR (yield);
 80377a2:	68bb      	ldr	r3, [r7, #8]
 80377a4:	2b00      	cmp	r3, #0
 80377a6:	d015      	beq.n	80377d4 <osThreadFlagsSet+0xb0>
 80377a8:	4b0e      	ldr	r3, [pc, #56]	; (80377e4 <osThreadFlagsSet+0xc0>)
 80377aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80377ae:	601a      	str	r2, [r3, #0]
 80377b0:	f3bf 8f4f 	dsb	sy
 80377b4:	f3bf 8f6f 	isb	sy
 80377b8:	e00c      	b.n	80377d4 <osThreadFlagsSet+0xb0>
    }
    else {
      (void)xTaskNotify (hTask, flags, eSetBits);
 80377ba:	2300      	movs	r3, #0
 80377bc:	2201      	movs	r2, #1
 80377be:	6839      	ldr	r1, [r7, #0]
 80377c0:	69f8      	ldr	r0, [r7, #28]
 80377c2:	f003 f8b7 	bl	803a934 <xTaskGenericNotify>
      (void)xTaskNotifyAndQuery (hTask, 0, eNoAction, &rflags);
 80377c6:	f107 030c 	add.w	r3, r7, #12
 80377ca:	2200      	movs	r2, #0
 80377cc:	2100      	movs	r1, #0
 80377ce:	69f8      	ldr	r0, [r7, #28]
 80377d0:	f003 f8b0 	bl	803a934 <xTaskGenericNotify>
    }
  }
  /* Return flags after setting */
  return (rflags);
 80377d4:	68fb      	ldr	r3, [r7, #12]
}
 80377d6:	4618      	mov	r0, r3
 80377d8:	3720      	adds	r7, #32
 80377da:	46bd      	mov	sp, r7
 80377dc:	bd80      	pop	{r7, pc}
 80377de:	bf00      	nop
 80377e0:	20000f34 	.word	0x20000f34
 80377e4:	e000ed04 	.word	0xe000ed04

080377e8 <osThreadFlagsClear>:

uint32_t osThreadFlagsClear (uint32_t flags) {
 80377e8:	b580      	push	{r7, lr}
 80377ea:	b088      	sub	sp, #32
 80377ec:	af00      	add	r7, sp, #0
 80377ee:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80377f0:	f3ef 8305 	mrs	r3, IPSR
 80377f4:	617b      	str	r3, [r7, #20]
  return(result);
 80377f6:	697b      	ldr	r3, [r7, #20]
  TaskHandle_t hTask;
  uint32_t rflags, cflags;

  if (IS_IRQ()) {
 80377f8:	2b00      	cmp	r3, #0
 80377fa:	d10f      	bne.n	803781c <osThreadFlagsClear+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80377fc:	f3ef 8310 	mrs	r3, PRIMASK
 8037800:	613b      	str	r3, [r7, #16]
  return(result);
 8037802:	693b      	ldr	r3, [r7, #16]
 8037804:	2b00      	cmp	r3, #0
 8037806:	d105      	bne.n	8037814 <osThreadFlagsClear+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8037808:	f3ef 8311 	mrs	r3, BASEPRI
 803780c:	60fb      	str	r3, [r7, #12]
  return(result);
 803780e:	68fb      	ldr	r3, [r7, #12]
 8037810:	2b00      	cmp	r3, #0
 8037812:	d007      	beq.n	8037824 <osThreadFlagsClear+0x3c>
 8037814:	4b1b      	ldr	r3, [pc, #108]	; (8037884 <osThreadFlagsClear+0x9c>)
 8037816:	681b      	ldr	r3, [r3, #0]
 8037818:	2b02      	cmp	r3, #2
 803781a:	d103      	bne.n	8037824 <osThreadFlagsClear+0x3c>
    rflags = (uint32_t)osErrorISR;
 803781c:	f06f 0305 	mvn.w	r3, #5
 8037820:	61fb      	str	r3, [r7, #28]
 8037822:	e02a      	b.n	803787a <osThreadFlagsClear+0x92>
  }
  else if ((flags & THREAD_FLAGS_INVALID_BITS) != 0U) {
 8037824:	687b      	ldr	r3, [r7, #4]
 8037826:	2b00      	cmp	r3, #0
 8037828:	da03      	bge.n	8037832 <osThreadFlagsClear+0x4a>
    rflags = (uint32_t)osErrorParameter;
 803782a:	f06f 0303 	mvn.w	r3, #3
 803782e:	61fb      	str	r3, [r7, #28]
 8037830:	e023      	b.n	803787a <osThreadFlagsClear+0x92>
  }
  else {
    hTask = xTaskGetCurrentTaskHandle();
 8037832:	f002 fe77 	bl	803a524 <xTaskGetCurrentTaskHandle>
 8037836:	61b8      	str	r0, [r7, #24]

    if (xTaskNotifyAndQuery (hTask, 0, eNoAction, &cflags) == pdPASS) {
 8037838:	f107 0308 	add.w	r3, r7, #8
 803783c:	2200      	movs	r2, #0
 803783e:	2100      	movs	r1, #0
 8037840:	69b8      	ldr	r0, [r7, #24]
 8037842:	f003 f877 	bl	803a934 <xTaskGenericNotify>
 8037846:	4603      	mov	r3, r0
 8037848:	2b01      	cmp	r3, #1
 803784a:	d113      	bne.n	8037874 <osThreadFlagsClear+0x8c>
      rflags = cflags;
 803784c:	68bb      	ldr	r3, [r7, #8]
 803784e:	61fb      	str	r3, [r7, #28]
      cflags &= ~flags;
 8037850:	687b      	ldr	r3, [r7, #4]
 8037852:	43da      	mvns	r2, r3
 8037854:	68bb      	ldr	r3, [r7, #8]
 8037856:	4013      	ands	r3, r2
 8037858:	60bb      	str	r3, [r7, #8]

      if (xTaskNotify (hTask, cflags, eSetValueWithOverwrite) != pdPASS) {
 803785a:	68b9      	ldr	r1, [r7, #8]
 803785c:	2300      	movs	r3, #0
 803785e:	2203      	movs	r2, #3
 8037860:	69b8      	ldr	r0, [r7, #24]
 8037862:	f003 f867 	bl	803a934 <xTaskGenericNotify>
 8037866:	4603      	mov	r3, r0
 8037868:	2b01      	cmp	r3, #1
 803786a:	d006      	beq.n	803787a <osThreadFlagsClear+0x92>
        rflags = (uint32_t)osError;
 803786c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8037870:	61fb      	str	r3, [r7, #28]
 8037872:	e002      	b.n	803787a <osThreadFlagsClear+0x92>
      }
    }
    else {
      rflags = (uint32_t)osError;
 8037874:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8037878:	61fb      	str	r3, [r7, #28]
    }
  }

  /* Return flags before clearing */
  return (rflags);
 803787a:	69fb      	ldr	r3, [r7, #28]
}
 803787c:	4618      	mov	r0, r3
 803787e:	3720      	adds	r7, #32
 8037880:	46bd      	mov	sp, r7
 8037882:	bd80      	pop	{r7, pc}
 8037884:	20000f34 	.word	0x20000f34

08037888 <osThreadFlagsWait>:
  }

  return (rflags);
}

uint32_t osThreadFlagsWait (uint32_t flags, uint32_t options, uint32_t timeout) {
 8037888:	b580      	push	{r7, lr}
 803788a:	b08e      	sub	sp, #56	; 0x38
 803788c:	af00      	add	r7, sp, #0
 803788e:	60f8      	str	r0, [r7, #12]
 8037890:	60b9      	str	r1, [r7, #8]
 8037892:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8037894:	f3ef 8305 	mrs	r3, IPSR
 8037898:	61fb      	str	r3, [r7, #28]
  return(result);
 803789a:	69fb      	ldr	r3, [r7, #28]
  uint32_t rflags, nval;
  uint32_t clear;
  TickType_t t0, td, tout;
  BaseType_t rval;

  if (IS_IRQ()) {
 803789c:	2b00      	cmp	r3, #0
 803789e:	d10f      	bne.n	80378c0 <osThreadFlagsWait+0x38>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80378a0:	f3ef 8310 	mrs	r3, PRIMASK
 80378a4:	61bb      	str	r3, [r7, #24]
  return(result);
 80378a6:	69bb      	ldr	r3, [r7, #24]
 80378a8:	2b00      	cmp	r3, #0
 80378aa:	d105      	bne.n	80378b8 <osThreadFlagsWait+0x30>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80378ac:	f3ef 8311 	mrs	r3, BASEPRI
 80378b0:	617b      	str	r3, [r7, #20]
  return(result);
 80378b2:	697b      	ldr	r3, [r7, #20]
 80378b4:	2b00      	cmp	r3, #0
 80378b6:	d007      	beq.n	80378c8 <osThreadFlagsWait+0x40>
 80378b8:	4b3c      	ldr	r3, [pc, #240]	; (80379ac <osThreadFlagsWait+0x124>)
 80378ba:	681b      	ldr	r3, [r3, #0]
 80378bc:	2b02      	cmp	r3, #2
 80378be:	d103      	bne.n	80378c8 <osThreadFlagsWait+0x40>
    rflags = (uint32_t)osErrorISR;
 80378c0:	f06f 0305 	mvn.w	r3, #5
 80378c4:	637b      	str	r3, [r7, #52]	; 0x34
 80378c6:	e06b      	b.n	80379a0 <osThreadFlagsWait+0x118>
  }
  else if ((flags & THREAD_FLAGS_INVALID_BITS) != 0U) {
 80378c8:	68fb      	ldr	r3, [r7, #12]
 80378ca:	2b00      	cmp	r3, #0
 80378cc:	da03      	bge.n	80378d6 <osThreadFlagsWait+0x4e>
    rflags = (uint32_t)osErrorParameter;
 80378ce:	f06f 0303 	mvn.w	r3, #3
 80378d2:	637b      	str	r3, [r7, #52]	; 0x34
 80378d4:	e064      	b.n	80379a0 <osThreadFlagsWait+0x118>
  }
  else {
    if ((options & osFlagsNoClear) == osFlagsNoClear) {
 80378d6:	68bb      	ldr	r3, [r7, #8]
 80378d8:	f003 0302 	and.w	r3, r3, #2
 80378dc:	2b00      	cmp	r3, #0
 80378de:	d002      	beq.n	80378e6 <osThreadFlagsWait+0x5e>
      clear = 0U;
 80378e0:	2300      	movs	r3, #0
 80378e2:	633b      	str	r3, [r7, #48]	; 0x30
 80378e4:	e001      	b.n	80378ea <osThreadFlagsWait+0x62>
    } else {
      clear = flags;
 80378e6:	68fb      	ldr	r3, [r7, #12]
 80378e8:	633b      	str	r3, [r7, #48]	; 0x30
    }

    rflags = 0U;
 80378ea:	2300      	movs	r3, #0
 80378ec:	637b      	str	r3, [r7, #52]	; 0x34
    tout   = timeout;
 80378ee:	687b      	ldr	r3, [r7, #4]
 80378f0:	62fb      	str	r3, [r7, #44]	; 0x2c

    t0 = xTaskGetTickCount();
 80378f2:	f002 fa33 	bl	8039d5c <xTaskGetTickCount>
 80378f6:	62b8      	str	r0, [r7, #40]	; 0x28
    do {
      rval = xTaskNotifyWait (0, clear, &nval, tout);
 80378f8:	f107 0210 	add.w	r2, r7, #16
 80378fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80378fe:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8037900:	2000      	movs	r0, #0
 8037902:	f002 ffbd 	bl	803a880 <xTaskNotifyWait>
 8037906:	6278      	str	r0, [r7, #36]	; 0x24

      if (rval == pdPASS) {
 8037908:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 803790a:	2b01      	cmp	r3, #1
 803790c:	d137      	bne.n	803797e <osThreadFlagsWait+0xf6>
        rflags &= flags;
 803790e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8037910:	68fb      	ldr	r3, [r7, #12]
 8037912:	4013      	ands	r3, r2
 8037914:	637b      	str	r3, [r7, #52]	; 0x34
        rflags |= nval;
 8037916:	693b      	ldr	r3, [r7, #16]
 8037918:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 803791a:	4313      	orrs	r3, r2
 803791c:	637b      	str	r3, [r7, #52]	; 0x34

        if ((options & osFlagsWaitAll) == osFlagsWaitAll) {
 803791e:	68bb      	ldr	r3, [r7, #8]
 8037920:	f003 0301 	and.w	r3, r3, #1
 8037924:	2b00      	cmp	r3, #0
 8037926:	d00c      	beq.n	8037942 <osThreadFlagsWait+0xba>
          if ((flags & rflags) == flags) {
 8037928:	68fa      	ldr	r2, [r7, #12]
 803792a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 803792c:	4013      	ands	r3, r2
 803792e:	68fa      	ldr	r2, [r7, #12]
 8037930:	429a      	cmp	r2, r3
 8037932:	d032      	beq.n	803799a <osThreadFlagsWait+0x112>
            break;
          } else {
            if (timeout == 0U) {
 8037934:	687b      	ldr	r3, [r7, #4]
 8037936:	2b00      	cmp	r3, #0
 8037938:	d10f      	bne.n	803795a <osThreadFlagsWait+0xd2>
              rflags = (uint32_t)osErrorResource;
 803793a:	f06f 0302 	mvn.w	r3, #2
 803793e:	637b      	str	r3, [r7, #52]	; 0x34
              break;
 8037940:	e02e      	b.n	80379a0 <osThreadFlagsWait+0x118>
            }
          }
        }
        else {
          if ((flags & rflags) != 0) {
 8037942:	68fa      	ldr	r2, [r7, #12]
 8037944:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8037946:	4013      	ands	r3, r2
 8037948:	2b00      	cmp	r3, #0
 803794a:	d128      	bne.n	803799e <osThreadFlagsWait+0x116>
            break;
          } else {
            if (timeout == 0U) {
 803794c:	687b      	ldr	r3, [r7, #4]
 803794e:	2b00      	cmp	r3, #0
 8037950:	d103      	bne.n	803795a <osThreadFlagsWait+0xd2>
              rflags = (uint32_t)osErrorResource;
 8037952:	f06f 0302 	mvn.w	r3, #2
 8037956:	637b      	str	r3, [r7, #52]	; 0x34
              break;
 8037958:	e022      	b.n	80379a0 <osThreadFlagsWait+0x118>
            }
          }
        }

        /* Update timeout */
        td = xTaskGetTickCount() - t0;
 803795a:	f002 f9ff 	bl	8039d5c <xTaskGetTickCount>
 803795e:	4602      	mov	r2, r0
 8037960:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8037962:	1ad3      	subs	r3, r2, r3
 8037964:	623b      	str	r3, [r7, #32]

        if (td > tout) {
 8037966:	6a3a      	ldr	r2, [r7, #32]
 8037968:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 803796a:	429a      	cmp	r2, r3
 803796c:	d902      	bls.n	8037974 <osThreadFlagsWait+0xec>
          tout  = 0;
 803796e:	2300      	movs	r3, #0
 8037970:	62fb      	str	r3, [r7, #44]	; 0x2c
 8037972:	e00e      	b.n	8037992 <osThreadFlagsWait+0x10a>
        } else {
          tout -= td;
 8037974:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8037976:	6a3b      	ldr	r3, [r7, #32]
 8037978:	1ad3      	subs	r3, r2, r3
 803797a:	62fb      	str	r3, [r7, #44]	; 0x2c
 803797c:	e009      	b.n	8037992 <osThreadFlagsWait+0x10a>
        }
      }
      else {
        if (timeout == 0) {
 803797e:	687b      	ldr	r3, [r7, #4]
 8037980:	2b00      	cmp	r3, #0
 8037982:	d103      	bne.n	803798c <osThreadFlagsWait+0x104>
          rflags = (uint32_t)osErrorResource;
 8037984:	f06f 0302 	mvn.w	r3, #2
 8037988:	637b      	str	r3, [r7, #52]	; 0x34
 803798a:	e002      	b.n	8037992 <osThreadFlagsWait+0x10a>
        } else {
          rflags = (uint32_t)osErrorTimeout;
 803798c:	f06f 0301 	mvn.w	r3, #1
 8037990:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
    }
    while (rval != pdFAIL);
 8037992:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8037994:	2b00      	cmp	r3, #0
 8037996:	d1af      	bne.n	80378f8 <osThreadFlagsWait+0x70>
 8037998:	e002      	b.n	80379a0 <osThreadFlagsWait+0x118>
            break;
 803799a:	bf00      	nop
 803799c:	e000      	b.n	80379a0 <osThreadFlagsWait+0x118>
            break;
 803799e:	bf00      	nop
  }

  /* Return flags before clearing */
  return (rflags);
 80379a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80379a2:	4618      	mov	r0, r3
 80379a4:	3738      	adds	r7, #56	; 0x38
 80379a6:	46bd      	mov	sp, r7
 80379a8:	bd80      	pop	{r7, pc}
 80379aa:	bf00      	nop
 80379ac:	20000f34 	.word	0x20000f34

080379b0 <osDelay>:

osStatus_t osDelay (uint32_t ticks) {
 80379b0:	b580      	push	{r7, lr}
 80379b2:	b086      	sub	sp, #24
 80379b4:	af00      	add	r7, sp, #0
 80379b6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80379b8:	f3ef 8305 	mrs	r3, IPSR
 80379bc:	613b      	str	r3, [r7, #16]
  return(result);
 80379be:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 80379c0:	2b00      	cmp	r3, #0
 80379c2:	d10f      	bne.n	80379e4 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80379c4:	f3ef 8310 	mrs	r3, PRIMASK
 80379c8:	60fb      	str	r3, [r7, #12]
  return(result);
 80379ca:	68fb      	ldr	r3, [r7, #12]
 80379cc:	2b00      	cmp	r3, #0
 80379ce:	d105      	bne.n	80379dc <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80379d0:	f3ef 8311 	mrs	r3, BASEPRI
 80379d4:	60bb      	str	r3, [r7, #8]
  return(result);
 80379d6:	68bb      	ldr	r3, [r7, #8]
 80379d8:	2b00      	cmp	r3, #0
 80379da:	d007      	beq.n	80379ec <osDelay+0x3c>
 80379dc:	4b0a      	ldr	r3, [pc, #40]	; (8037a08 <osDelay+0x58>)
 80379de:	681b      	ldr	r3, [r3, #0]
 80379e0:	2b02      	cmp	r3, #2
 80379e2:	d103      	bne.n	80379ec <osDelay+0x3c>
    stat = osErrorISR;
 80379e4:	f06f 0305 	mvn.w	r3, #5
 80379e8:	617b      	str	r3, [r7, #20]
 80379ea:	e007      	b.n	80379fc <osDelay+0x4c>
  }
  else {
    stat = osOK;
 80379ec:	2300      	movs	r3, #0
 80379ee:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 80379f0:	687b      	ldr	r3, [r7, #4]
 80379f2:	2b00      	cmp	r3, #0
 80379f4:	d002      	beq.n	80379fc <osDelay+0x4c>
      vTaskDelay(ticks);
 80379f6:	6878      	ldr	r0, [r7, #4]
 80379f8:	f002 f86e 	bl	8039ad8 <vTaskDelay>
    }
  }

  return (stat);
 80379fc:	697b      	ldr	r3, [r7, #20]
}
 80379fe:	4618      	mov	r0, r3
 8037a00:	3718      	adds	r7, #24
 8037a02:	46bd      	mov	sp, r7
 8037a04:	bd80      	pop	{r7, pc}
 8037a06:	bf00      	nop
 8037a08:	20000f34 	.word	0x20000f34

08037a0c <osDelayUntil>:

osStatus_t osDelayUntil (uint32_t ticks) {
 8037a0c:	b580      	push	{r7, lr}
 8037a0e:	b088      	sub	sp, #32
 8037a10:	af00      	add	r7, sp, #0
 8037a12:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8037a14:	f3ef 8305 	mrs	r3, IPSR
 8037a18:	617b      	str	r3, [r7, #20]
  return(result);
 8037a1a:	697b      	ldr	r3, [r7, #20]
  TickType_t tcnt, delay;
  osStatus_t stat;

  if (IS_IRQ()) {
 8037a1c:	2b00      	cmp	r3, #0
 8037a1e:	d10f      	bne.n	8037a40 <osDelayUntil+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8037a20:	f3ef 8310 	mrs	r3, PRIMASK
 8037a24:	613b      	str	r3, [r7, #16]
  return(result);
 8037a26:	693b      	ldr	r3, [r7, #16]
 8037a28:	2b00      	cmp	r3, #0
 8037a2a:	d105      	bne.n	8037a38 <osDelayUntil+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8037a2c:	f3ef 8311 	mrs	r3, BASEPRI
 8037a30:	60fb      	str	r3, [r7, #12]
  return(result);
 8037a32:	68fb      	ldr	r3, [r7, #12]
 8037a34:	2b00      	cmp	r3, #0
 8037a36:	d007      	beq.n	8037a48 <osDelayUntil+0x3c>
 8037a38:	4b13      	ldr	r3, [pc, #76]	; (8037a88 <osDelayUntil+0x7c>)
 8037a3a:	681b      	ldr	r3, [r3, #0]
 8037a3c:	2b02      	cmp	r3, #2
 8037a3e:	d103      	bne.n	8037a48 <osDelayUntil+0x3c>
    stat = osErrorISR;
 8037a40:	f06f 0305 	mvn.w	r3, #5
 8037a44:	61fb      	str	r3, [r7, #28]
 8037a46:	e019      	b.n	8037a7c <osDelayUntil+0x70>
  }
  else {
    stat = osOK;
 8037a48:	2300      	movs	r3, #0
 8037a4a:	61fb      	str	r3, [r7, #28]
    tcnt = xTaskGetTickCount();
 8037a4c:	f002 f986 	bl	8039d5c <xTaskGetTickCount>
 8037a50:	4603      	mov	r3, r0
 8037a52:	60bb      	str	r3, [r7, #8]

    /* Determine remaining number of ticks to delay */
    delay = (TickType_t)ticks - tcnt;
 8037a54:	68bb      	ldr	r3, [r7, #8]
 8037a56:	687a      	ldr	r2, [r7, #4]
 8037a58:	1ad3      	subs	r3, r2, r3
 8037a5a:	61bb      	str	r3, [r7, #24]

    /* Check if target tick has not expired */
    if((delay != 0U) && (0 == (delay >> (8 * sizeof(TickType_t) - 1)))) {
 8037a5c:	69bb      	ldr	r3, [r7, #24]
 8037a5e:	2b00      	cmp	r3, #0
 8037a60:	d009      	beq.n	8037a76 <osDelayUntil+0x6a>
 8037a62:	69bb      	ldr	r3, [r7, #24]
 8037a64:	2b00      	cmp	r3, #0
 8037a66:	db06      	blt.n	8037a76 <osDelayUntil+0x6a>
      vTaskDelayUntil (&tcnt, delay);
 8037a68:	f107 0308 	add.w	r3, r7, #8
 8037a6c:	69b9      	ldr	r1, [r7, #24]
 8037a6e:	4618      	mov	r0, r3
 8037a70:	f001 ffb8 	bl	80399e4 <vTaskDelayUntil>
 8037a74:	e002      	b.n	8037a7c <osDelayUntil+0x70>
    }
    else
    {
      /* No delay or already expired */
      stat = osErrorParameter;
 8037a76:	f06f 0303 	mvn.w	r3, #3
 8037a7a:	61fb      	str	r3, [r7, #28]
    }
  }

  return (stat);
 8037a7c:	69fb      	ldr	r3, [r7, #28]
}
 8037a7e:	4618      	mov	r0, r3
 8037a80:	3720      	adds	r7, #32
 8037a82:	46bd      	mov	sp, r7
 8037a84:	bd80      	pop	{r7, pc}
 8037a86:	bf00      	nop
 8037a88:	20000f34 	.word	0x20000f34

08037a8c <osEventFlagsNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osEventFlagsId_t osEventFlagsNew (const osEventFlagsAttr_t *attr) {
 8037a8c:	b580      	push	{r7, lr}
 8037a8e:	b088      	sub	sp, #32
 8037a90:	af00      	add	r7, sp, #0
 8037a92:	6078      	str	r0, [r7, #4]
  EventGroupHandle_t hEventGroup;
  int32_t mem;

  hEventGroup = NULL;
 8037a94:	2300      	movs	r3, #0
 8037a96:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8037a98:	f3ef 8305 	mrs	r3, IPSR
 8037a9c:	617b      	str	r3, [r7, #20]
  return(result);
 8037a9e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ()) {
 8037aa0:	2b00      	cmp	r3, #0
 8037aa2:	d13d      	bne.n	8037b20 <osEventFlagsNew+0x94>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8037aa4:	f3ef 8310 	mrs	r3, PRIMASK
 8037aa8:	613b      	str	r3, [r7, #16]
  return(result);
 8037aaa:	693b      	ldr	r3, [r7, #16]
 8037aac:	2b00      	cmp	r3, #0
 8037aae:	d105      	bne.n	8037abc <osEventFlagsNew+0x30>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8037ab0:	f3ef 8311 	mrs	r3, BASEPRI
 8037ab4:	60fb      	str	r3, [r7, #12]
  return(result);
 8037ab6:	68fb      	ldr	r3, [r7, #12]
 8037ab8:	2b00      	cmp	r3, #0
 8037aba:	d003      	beq.n	8037ac4 <osEventFlagsNew+0x38>
 8037abc:	4b1b      	ldr	r3, [pc, #108]	; (8037b2c <osEventFlagsNew+0xa0>)
 8037abe:	681b      	ldr	r3, [r3, #0]
 8037ac0:	2b02      	cmp	r3, #2
 8037ac2:	d02d      	beq.n	8037b20 <osEventFlagsNew+0x94>
    mem = -1;
 8037ac4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8037ac8:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8037aca:	687b      	ldr	r3, [r7, #4]
 8037acc:	2b00      	cmp	r3, #0
 8037ace:	d015      	beq.n	8037afc <osEventFlagsNew+0x70>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticEventGroup_t))) {
 8037ad0:	687b      	ldr	r3, [r7, #4]
 8037ad2:	689b      	ldr	r3, [r3, #8]
 8037ad4:	2b00      	cmp	r3, #0
 8037ad6:	d006      	beq.n	8037ae6 <osEventFlagsNew+0x5a>
 8037ad8:	687b      	ldr	r3, [r7, #4]
 8037ada:	68db      	ldr	r3, [r3, #12]
 8037adc:	2b1f      	cmp	r3, #31
 8037ade:	d902      	bls.n	8037ae6 <osEventFlagsNew+0x5a>
        mem = 1;
 8037ae0:	2301      	movs	r3, #1
 8037ae2:	61bb      	str	r3, [r7, #24]
 8037ae4:	e00c      	b.n	8037b00 <osEventFlagsNew+0x74>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8037ae6:	687b      	ldr	r3, [r7, #4]
 8037ae8:	689b      	ldr	r3, [r3, #8]
 8037aea:	2b00      	cmp	r3, #0
 8037aec:	d108      	bne.n	8037b00 <osEventFlagsNew+0x74>
 8037aee:	687b      	ldr	r3, [r7, #4]
 8037af0:	68db      	ldr	r3, [r3, #12]
 8037af2:	2b00      	cmp	r3, #0
 8037af4:	d104      	bne.n	8037b00 <osEventFlagsNew+0x74>
          mem = 0;
 8037af6:	2300      	movs	r3, #0
 8037af8:	61bb      	str	r3, [r7, #24]
 8037afa:	e001      	b.n	8037b00 <osEventFlagsNew+0x74>
        }
      }
    }
    else {
      mem = 0;
 8037afc:	2300      	movs	r3, #0
 8037afe:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8037b00:	69bb      	ldr	r3, [r7, #24]
 8037b02:	2b01      	cmp	r3, #1
 8037b04:	d106      	bne.n	8037b14 <osEventFlagsNew+0x88>
      hEventGroup = xEventGroupCreateStatic (attr->cb_mem);
 8037b06:	687b      	ldr	r3, [r7, #4]
 8037b08:	689b      	ldr	r3, [r3, #8]
 8037b0a:	4618      	mov	r0, r3
 8037b0c:	f000 fbc6 	bl	803829c <xEventGroupCreateStatic>
 8037b10:	61f8      	str	r0, [r7, #28]
 8037b12:	e005      	b.n	8037b20 <osEventFlagsNew+0x94>
    }
    else {
      if (mem == 0) {
 8037b14:	69bb      	ldr	r3, [r7, #24]
 8037b16:	2b00      	cmp	r3, #0
 8037b18:	d102      	bne.n	8037b20 <osEventFlagsNew+0x94>
        hEventGroup = xEventGroupCreate();
 8037b1a:	f000 fbf4 	bl	8038306 <xEventGroupCreate>
 8037b1e:	61f8      	str	r0, [r7, #28]
      }
    }
  }

  return ((osEventFlagsId_t)hEventGroup);
 8037b20:	69fb      	ldr	r3, [r7, #28]
}
 8037b22:	4618      	mov	r0, r3
 8037b24:	3720      	adds	r7, #32
 8037b26:	46bd      	mov	sp, r7
 8037b28:	bd80      	pop	{r7, pc}
 8037b2a:	bf00      	nop
 8037b2c:	20000f34 	.word	0x20000f34

08037b30 <osEventFlagsSet>:

uint32_t osEventFlagsSet (osEventFlagsId_t ef_id, uint32_t flags) {
 8037b30:	b580      	push	{r7, lr}
 8037b32:	b088      	sub	sp, #32
 8037b34:	af00      	add	r7, sp, #0
 8037b36:	6078      	str	r0, [r7, #4]
 8037b38:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8037b3a:	687b      	ldr	r3, [r7, #4]
 8037b3c:	61bb      	str	r3, [r7, #24]
  uint32_t rflags;
  BaseType_t yield;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 8037b3e:	69bb      	ldr	r3, [r7, #24]
 8037b40:	2b00      	cmp	r3, #0
 8037b42:	d004      	beq.n	8037b4e <osEventFlagsSet+0x1e>
 8037b44:	683b      	ldr	r3, [r7, #0]
 8037b46:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8037b4a:	2b00      	cmp	r3, #0
 8037b4c:	d003      	beq.n	8037b56 <osEventFlagsSet+0x26>
    rflags = (uint32_t)osErrorParameter;
 8037b4e:	f06f 0303 	mvn.w	r3, #3
 8037b52:	61fb      	str	r3, [r7, #28]
 8037b54:	e03a      	b.n	8037bcc <osEventFlagsSet+0x9c>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8037b56:	f3ef 8305 	mrs	r3, IPSR
 8037b5a:	617b      	str	r3, [r7, #20]
  return(result);
 8037b5c:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 8037b5e:	2b00      	cmp	r3, #0
 8037b60:	d10f      	bne.n	8037b82 <osEventFlagsSet+0x52>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8037b62:	f3ef 8310 	mrs	r3, PRIMASK
 8037b66:	613b      	str	r3, [r7, #16]
  return(result);
 8037b68:	693b      	ldr	r3, [r7, #16]
 8037b6a:	2b00      	cmp	r3, #0
 8037b6c:	d105      	bne.n	8037b7a <osEventFlagsSet+0x4a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8037b6e:	f3ef 8311 	mrs	r3, BASEPRI
 8037b72:	60fb      	str	r3, [r7, #12]
  return(result);
 8037b74:	68fb      	ldr	r3, [r7, #12]
 8037b76:	2b00      	cmp	r3, #0
 8037b78:	d021      	beq.n	8037bbe <osEventFlagsSet+0x8e>
 8037b7a:	4b17      	ldr	r3, [pc, #92]	; (8037bd8 <osEventFlagsSet+0xa8>)
 8037b7c:	681b      	ldr	r3, [r3, #0]
 8037b7e:	2b02      	cmp	r3, #2
 8037b80:	d11d      	bne.n	8037bbe <osEventFlagsSet+0x8e>
    yield = pdFALSE;
 8037b82:	2300      	movs	r3, #0
 8037b84:	60bb      	str	r3, [r7, #8]

    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) == pdFAIL) {
 8037b86:	f107 0308 	add.w	r3, r7, #8
 8037b8a:	461a      	mov	r2, r3
 8037b8c:	6839      	ldr	r1, [r7, #0]
 8037b8e:	69b8      	ldr	r0, [r7, #24]
 8037b90:	f000 fd56 	bl	8038640 <xEventGroupSetBitsFromISR>
 8037b94:	4603      	mov	r3, r0
 8037b96:	2b00      	cmp	r3, #0
 8037b98:	d103      	bne.n	8037ba2 <osEventFlagsSet+0x72>
      rflags = (uint32_t)osErrorResource;
 8037b9a:	f06f 0302 	mvn.w	r3, #2
 8037b9e:	61fb      	str	r3, [r7, #28]
    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) == pdFAIL) {
 8037ba0:	e013      	b.n	8037bca <osEventFlagsSet+0x9a>
    } else {
      rflags = flags;
 8037ba2:	683b      	ldr	r3, [r7, #0]
 8037ba4:	61fb      	str	r3, [r7, #28]
      portYIELD_FROM_ISR (yield);
 8037ba6:	68bb      	ldr	r3, [r7, #8]
 8037ba8:	2b00      	cmp	r3, #0
 8037baa:	d00e      	beq.n	8037bca <osEventFlagsSet+0x9a>
 8037bac:	4b0b      	ldr	r3, [pc, #44]	; (8037bdc <osEventFlagsSet+0xac>)
 8037bae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8037bb2:	601a      	str	r2, [r3, #0]
 8037bb4:	f3bf 8f4f 	dsb	sy
 8037bb8:	f3bf 8f6f 	isb	sy
    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) == pdFAIL) {
 8037bbc:	e005      	b.n	8037bca <osEventFlagsSet+0x9a>
    }
  }
  else {
    rflags = xEventGroupSetBits (hEventGroup, (EventBits_t)flags);
 8037bbe:	6839      	ldr	r1, [r7, #0]
 8037bc0:	69b8      	ldr	r0, [r7, #24]
 8037bc2:	f000 fc85 	bl	80384d0 <xEventGroupSetBits>
 8037bc6:	61f8      	str	r0, [r7, #28]
 8037bc8:	e000      	b.n	8037bcc <osEventFlagsSet+0x9c>
    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) == pdFAIL) {
 8037bca:	bf00      	nop
  }

  return (rflags);
 8037bcc:	69fb      	ldr	r3, [r7, #28]
}
 8037bce:	4618      	mov	r0, r3
 8037bd0:	3720      	adds	r7, #32
 8037bd2:	46bd      	mov	sp, r7
 8037bd4:	bd80      	pop	{r7, pc}
 8037bd6:	bf00      	nop
 8037bd8:	20000f34 	.word	0x20000f34
 8037bdc:	e000ed04 	.word	0xe000ed04

08037be0 <osEventFlagsWait>:
  }

  return (rflags);
}

uint32_t osEventFlagsWait (osEventFlagsId_t ef_id, uint32_t flags, uint32_t options, uint32_t timeout) {
 8037be0:	b580      	push	{r7, lr}
 8037be2:	b08e      	sub	sp, #56	; 0x38
 8037be4:	af02      	add	r7, sp, #8
 8037be6:	60f8      	str	r0, [r7, #12]
 8037be8:	60b9      	str	r1, [r7, #8]
 8037bea:	607a      	str	r2, [r7, #4]
 8037bec:	603b      	str	r3, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8037bee:	68fb      	ldr	r3, [r7, #12]
 8037bf0:	623b      	str	r3, [r7, #32]
  BaseType_t wait_all;
  BaseType_t exit_clr;
  uint32_t rflags;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 8037bf2:	6a3b      	ldr	r3, [r7, #32]
 8037bf4:	2b00      	cmp	r3, #0
 8037bf6:	d004      	beq.n	8037c02 <osEventFlagsWait+0x22>
 8037bf8:	68bb      	ldr	r3, [r7, #8]
 8037bfa:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8037bfe:	2b00      	cmp	r3, #0
 8037c00:	d003      	beq.n	8037c0a <osEventFlagsWait+0x2a>
    rflags = (uint32_t)osErrorParameter;
 8037c02:	f06f 0303 	mvn.w	r3, #3
 8037c06:	627b      	str	r3, [r7, #36]	; 0x24
 8037c08:	e059      	b.n	8037cbe <osEventFlagsWait+0xde>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8037c0a:	f3ef 8305 	mrs	r3, IPSR
 8037c0e:	61fb      	str	r3, [r7, #28]
  return(result);
 8037c10:	69fb      	ldr	r3, [r7, #28]
  }
  else if (IS_IRQ()) {
 8037c12:	2b00      	cmp	r3, #0
 8037c14:	d10f      	bne.n	8037c36 <osEventFlagsWait+0x56>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8037c16:	f3ef 8310 	mrs	r3, PRIMASK
 8037c1a:	61bb      	str	r3, [r7, #24]
  return(result);
 8037c1c:	69bb      	ldr	r3, [r7, #24]
 8037c1e:	2b00      	cmp	r3, #0
 8037c20:	d105      	bne.n	8037c2e <osEventFlagsWait+0x4e>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8037c22:	f3ef 8311 	mrs	r3, BASEPRI
 8037c26:	617b      	str	r3, [r7, #20]
  return(result);
 8037c28:	697b      	ldr	r3, [r7, #20]
 8037c2a:	2b00      	cmp	r3, #0
 8037c2c:	d007      	beq.n	8037c3e <osEventFlagsWait+0x5e>
 8037c2e:	4b26      	ldr	r3, [pc, #152]	; (8037cc8 <osEventFlagsWait+0xe8>)
 8037c30:	681b      	ldr	r3, [r3, #0]
 8037c32:	2b02      	cmp	r3, #2
 8037c34:	d103      	bne.n	8037c3e <osEventFlagsWait+0x5e>
    rflags = (uint32_t)osErrorISR;
 8037c36:	f06f 0305 	mvn.w	r3, #5
 8037c3a:	627b      	str	r3, [r7, #36]	; 0x24
 8037c3c:	e03f      	b.n	8037cbe <osEventFlagsWait+0xde>
  }
  else {
    if (options & osFlagsWaitAll) {
 8037c3e:	687b      	ldr	r3, [r7, #4]
 8037c40:	f003 0301 	and.w	r3, r3, #1
 8037c44:	2b00      	cmp	r3, #0
 8037c46:	d002      	beq.n	8037c4e <osEventFlagsWait+0x6e>
      wait_all = pdTRUE;
 8037c48:	2301      	movs	r3, #1
 8037c4a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8037c4c:	e001      	b.n	8037c52 <osEventFlagsWait+0x72>
    } else {
      wait_all = pdFAIL;
 8037c4e:	2300      	movs	r3, #0
 8037c50:	62fb      	str	r3, [r7, #44]	; 0x2c
    }

    if (options & osFlagsNoClear) {
 8037c52:	687b      	ldr	r3, [r7, #4]
 8037c54:	f003 0302 	and.w	r3, r3, #2
 8037c58:	2b00      	cmp	r3, #0
 8037c5a:	d002      	beq.n	8037c62 <osEventFlagsWait+0x82>
      exit_clr = pdFAIL;
 8037c5c:	2300      	movs	r3, #0
 8037c5e:	62bb      	str	r3, [r7, #40]	; 0x28
 8037c60:	e001      	b.n	8037c66 <osEventFlagsWait+0x86>
    } else {
      exit_clr = pdTRUE;
 8037c62:	2301      	movs	r3, #1
 8037c64:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    rflags = xEventGroupWaitBits (hEventGroup, (EventBits_t)flags, exit_clr, wait_all, (TickType_t)timeout);
 8037c66:	683b      	ldr	r3, [r7, #0]
 8037c68:	9300      	str	r3, [sp, #0]
 8037c6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8037c6c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8037c6e:	68b9      	ldr	r1, [r7, #8]
 8037c70:	6a38      	ldr	r0, [r7, #32]
 8037c72:	f000 fb63 	bl	803833c <xEventGroupWaitBits>
 8037c76:	6278      	str	r0, [r7, #36]	; 0x24

    if (options & osFlagsWaitAll) {
 8037c78:	687b      	ldr	r3, [r7, #4]
 8037c7a:	f003 0301 	and.w	r3, r3, #1
 8037c7e:	2b00      	cmp	r3, #0
 8037c80:	d00e      	beq.n	8037ca0 <osEventFlagsWait+0xc0>
      if (flags != rflags) {
 8037c82:	68ba      	ldr	r2, [r7, #8]
 8037c84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8037c86:	429a      	cmp	r2, r3
 8037c88:	d019      	beq.n	8037cbe <osEventFlagsWait+0xde>
        if (timeout > 0U) {
 8037c8a:	683b      	ldr	r3, [r7, #0]
 8037c8c:	2b00      	cmp	r3, #0
 8037c8e:	d003      	beq.n	8037c98 <osEventFlagsWait+0xb8>
          rflags = (uint32_t)osErrorTimeout;
 8037c90:	f06f 0301 	mvn.w	r3, #1
 8037c94:	627b      	str	r3, [r7, #36]	; 0x24
 8037c96:	e012      	b.n	8037cbe <osEventFlagsWait+0xde>
        } else {
          rflags = (uint32_t)osErrorResource;
 8037c98:	f06f 0302 	mvn.w	r3, #2
 8037c9c:	627b      	str	r3, [r7, #36]	; 0x24
 8037c9e:	e00e      	b.n	8037cbe <osEventFlagsWait+0xde>
        }
      }
    }
    else {
      if ((flags & rflags) == 0U) {
 8037ca0:	68ba      	ldr	r2, [r7, #8]
 8037ca2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8037ca4:	4013      	ands	r3, r2
 8037ca6:	2b00      	cmp	r3, #0
 8037ca8:	d109      	bne.n	8037cbe <osEventFlagsWait+0xde>
        if (timeout > 0U) {
 8037caa:	683b      	ldr	r3, [r7, #0]
 8037cac:	2b00      	cmp	r3, #0
 8037cae:	d003      	beq.n	8037cb8 <osEventFlagsWait+0xd8>
          rflags = (uint32_t)osErrorTimeout;
 8037cb0:	f06f 0301 	mvn.w	r3, #1
 8037cb4:	627b      	str	r3, [r7, #36]	; 0x24
 8037cb6:	e002      	b.n	8037cbe <osEventFlagsWait+0xde>
        } else {
          rflags = (uint32_t)osErrorResource;
 8037cb8:	f06f 0302 	mvn.w	r3, #2
 8037cbc:	627b      	str	r3, [r7, #36]	; 0x24
        }
      }
    }
  }

  return (rflags);
 8037cbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8037cc0:	4618      	mov	r0, r3
 8037cc2:	3730      	adds	r7, #48	; 0x30
 8037cc4:	46bd      	mov	sp, r7
 8037cc6:	bd80      	pop	{r7, pc}
 8037cc8:	20000f34 	.word	0x20000f34

08037ccc <osMutexNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8037ccc:	b580      	push	{r7, lr}
 8037cce:	b08a      	sub	sp, #40	; 0x28
 8037cd0:	af00      	add	r7, sp, #0
 8037cd2:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 8037cd4:	2300      	movs	r3, #0
 8037cd6:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8037cd8:	f3ef 8305 	mrs	r3, IPSR
 8037cdc:	613b      	str	r3, [r7, #16]
  return(result);
 8037cde:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ()) {
 8037ce0:	2b00      	cmp	r3, #0
 8037ce2:	f040 8085 	bne.w	8037df0 <osMutexNew+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8037ce6:	f3ef 8310 	mrs	r3, PRIMASK
 8037cea:	60fb      	str	r3, [r7, #12]
  return(result);
 8037cec:	68fb      	ldr	r3, [r7, #12]
 8037cee:	2b00      	cmp	r3, #0
 8037cf0:	d105      	bne.n	8037cfe <osMutexNew+0x32>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8037cf2:	f3ef 8311 	mrs	r3, BASEPRI
 8037cf6:	60bb      	str	r3, [r7, #8]
  return(result);
 8037cf8:	68bb      	ldr	r3, [r7, #8]
 8037cfa:	2b00      	cmp	r3, #0
 8037cfc:	d003      	beq.n	8037d06 <osMutexNew+0x3a>
 8037cfe:	4b3f      	ldr	r3, [pc, #252]	; (8037dfc <osMutexNew+0x130>)
 8037d00:	681b      	ldr	r3, [r3, #0]
 8037d02:	2b02      	cmp	r3, #2
 8037d04:	d074      	beq.n	8037df0 <osMutexNew+0x124>
    if (attr != NULL) {
 8037d06:	687b      	ldr	r3, [r7, #4]
 8037d08:	2b00      	cmp	r3, #0
 8037d0a:	d003      	beq.n	8037d14 <osMutexNew+0x48>
      type = attr->attr_bits;
 8037d0c:	687b      	ldr	r3, [r7, #4]
 8037d0e:	685b      	ldr	r3, [r3, #4]
 8037d10:	623b      	str	r3, [r7, #32]
 8037d12:	e001      	b.n	8037d18 <osMutexNew+0x4c>
    } else {
      type = 0U;
 8037d14:	2300      	movs	r3, #0
 8037d16:	623b      	str	r3, [r7, #32]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 8037d18:	6a3b      	ldr	r3, [r7, #32]
 8037d1a:	f003 0301 	and.w	r3, r3, #1
 8037d1e:	2b00      	cmp	r3, #0
 8037d20:	d002      	beq.n	8037d28 <osMutexNew+0x5c>
      rmtx = 1U;
 8037d22:	2301      	movs	r3, #1
 8037d24:	61fb      	str	r3, [r7, #28]
 8037d26:	e001      	b.n	8037d2c <osMutexNew+0x60>
    } else {
      rmtx = 0U;
 8037d28:	2300      	movs	r3, #0
 8037d2a:	61fb      	str	r3, [r7, #28]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8037d2c:	6a3b      	ldr	r3, [r7, #32]
 8037d2e:	f003 0308 	and.w	r3, r3, #8
 8037d32:	2b00      	cmp	r3, #0
 8037d34:	d15c      	bne.n	8037df0 <osMutexNew+0x124>
      mem = -1;
 8037d36:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8037d3a:	61bb      	str	r3, [r7, #24]

      if (attr != NULL) {
 8037d3c:	687b      	ldr	r3, [r7, #4]
 8037d3e:	2b00      	cmp	r3, #0
 8037d40:	d015      	beq.n	8037d6e <osMutexNew+0xa2>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8037d42:	687b      	ldr	r3, [r7, #4]
 8037d44:	689b      	ldr	r3, [r3, #8]
 8037d46:	2b00      	cmp	r3, #0
 8037d48:	d006      	beq.n	8037d58 <osMutexNew+0x8c>
 8037d4a:	687b      	ldr	r3, [r7, #4]
 8037d4c:	68db      	ldr	r3, [r3, #12]
 8037d4e:	2b4f      	cmp	r3, #79	; 0x4f
 8037d50:	d902      	bls.n	8037d58 <osMutexNew+0x8c>
          mem = 1;
 8037d52:	2301      	movs	r3, #1
 8037d54:	61bb      	str	r3, [r7, #24]
 8037d56:	e00c      	b.n	8037d72 <osMutexNew+0xa6>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8037d58:	687b      	ldr	r3, [r7, #4]
 8037d5a:	689b      	ldr	r3, [r3, #8]
 8037d5c:	2b00      	cmp	r3, #0
 8037d5e:	d108      	bne.n	8037d72 <osMutexNew+0xa6>
 8037d60:	687b      	ldr	r3, [r7, #4]
 8037d62:	68db      	ldr	r3, [r3, #12]
 8037d64:	2b00      	cmp	r3, #0
 8037d66:	d104      	bne.n	8037d72 <osMutexNew+0xa6>
            mem = 0;
 8037d68:	2300      	movs	r3, #0
 8037d6a:	61bb      	str	r3, [r7, #24]
 8037d6c:	e001      	b.n	8037d72 <osMutexNew+0xa6>
          }
        }
      }
      else {
        mem = 0;
 8037d6e:	2300      	movs	r3, #0
 8037d70:	61bb      	str	r3, [r7, #24]
      }

      if (mem == 1) {
 8037d72:	69bb      	ldr	r3, [r7, #24]
 8037d74:	2b01      	cmp	r3, #1
 8037d76:	d112      	bne.n	8037d9e <osMutexNew+0xd2>
        if (rmtx != 0U) {
 8037d78:	69fb      	ldr	r3, [r7, #28]
 8037d7a:	2b00      	cmp	r3, #0
 8037d7c:	d007      	beq.n	8037d8e <osMutexNew+0xc2>
          hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 8037d7e:	687b      	ldr	r3, [r7, #4]
 8037d80:	689b      	ldr	r3, [r3, #8]
 8037d82:	4619      	mov	r1, r3
 8037d84:	2004      	movs	r0, #4
 8037d86:	f000 fe92 	bl	8038aae <xQueueCreateMutexStatic>
 8037d8a:	6278      	str	r0, [r7, #36]	; 0x24
 8037d8c:	e016      	b.n	8037dbc <osMutexNew+0xf0>
        }
        else {
          hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 8037d8e:	687b      	ldr	r3, [r7, #4]
 8037d90:	689b      	ldr	r3, [r3, #8]
 8037d92:	4619      	mov	r1, r3
 8037d94:	2001      	movs	r0, #1
 8037d96:	f000 fe8a 	bl	8038aae <xQueueCreateMutexStatic>
 8037d9a:	6278      	str	r0, [r7, #36]	; 0x24
 8037d9c:	e00e      	b.n	8037dbc <osMutexNew+0xf0>
        }
      }
      else {
        if (mem == 0) {
 8037d9e:	69bb      	ldr	r3, [r7, #24]
 8037da0:	2b00      	cmp	r3, #0
 8037da2:	d10b      	bne.n	8037dbc <osMutexNew+0xf0>
          if (rmtx != 0U) {
 8037da4:	69fb      	ldr	r3, [r7, #28]
 8037da6:	2b00      	cmp	r3, #0
 8037da8:	d004      	beq.n	8037db4 <osMutexNew+0xe8>
            hMutex = xSemaphoreCreateRecursiveMutex ();
 8037daa:	2004      	movs	r0, #4
 8037dac:	f000 fe67 	bl	8038a7e <xQueueCreateMutex>
 8037db0:	6278      	str	r0, [r7, #36]	; 0x24
 8037db2:	e003      	b.n	8037dbc <osMutexNew+0xf0>
          } else {
            hMutex = xSemaphoreCreateMutex ();
 8037db4:	2001      	movs	r0, #1
 8037db6:	f000 fe62 	bl	8038a7e <xQueueCreateMutex>
 8037dba:	6278      	str	r0, [r7, #36]	; 0x24
          }
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 8037dbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8037dbe:	2b00      	cmp	r3, #0
 8037dc0:	d00c      	beq.n	8037ddc <osMutexNew+0x110>
        if (attr != NULL) {
 8037dc2:	687b      	ldr	r3, [r7, #4]
 8037dc4:	2b00      	cmp	r3, #0
 8037dc6:	d003      	beq.n	8037dd0 <osMutexNew+0x104>
          name = attr->name;
 8037dc8:	687b      	ldr	r3, [r7, #4]
 8037dca:	681b      	ldr	r3, [r3, #0]
 8037dcc:	617b      	str	r3, [r7, #20]
 8037dce:	e001      	b.n	8037dd4 <osMutexNew+0x108>
        } else {
          name = NULL;
 8037dd0:	2300      	movs	r3, #0
 8037dd2:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hMutex, name);
 8037dd4:	6979      	ldr	r1, [r7, #20]
 8037dd6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8037dd8:	f001 fc04 	bl	80395e4 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 8037ddc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8037dde:	2b00      	cmp	r3, #0
 8037de0:	d006      	beq.n	8037df0 <osMutexNew+0x124>
 8037de2:	69fb      	ldr	r3, [r7, #28]
 8037de4:	2b00      	cmp	r3, #0
 8037de6:	d003      	beq.n	8037df0 <osMutexNew+0x124>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8037de8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8037dea:	f043 0301 	orr.w	r3, r3, #1
 8037dee:	627b      	str	r3, [r7, #36]	; 0x24
      }
    }
  }

  return ((osMutexId_t)hMutex);
 8037df0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8037df2:	4618      	mov	r0, r3
 8037df4:	3728      	adds	r7, #40	; 0x28
 8037df6:	46bd      	mov	sp, r7
 8037df8:	bd80      	pop	{r7, pc}
 8037dfa:	bf00      	nop
 8037dfc:	20000f34 	.word	0x20000f34

08037e00 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 8037e00:	b580      	push	{r7, lr}
 8037e02:	b088      	sub	sp, #32
 8037e04:	af00      	add	r7, sp, #0
 8037e06:	6078      	str	r0, [r7, #4]
 8037e08:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8037e0a:	687b      	ldr	r3, [r7, #4]
 8037e0c:	f023 0301 	bic.w	r3, r3, #1
 8037e10:	61bb      	str	r3, [r7, #24]

  rmtx = (uint32_t)mutex_id & 1U;
 8037e12:	687b      	ldr	r3, [r7, #4]
 8037e14:	f003 0301 	and.w	r3, r3, #1
 8037e18:	617b      	str	r3, [r7, #20]

  stat = osOK;
 8037e1a:	2300      	movs	r3, #0
 8037e1c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8037e1e:	f3ef 8305 	mrs	r3, IPSR
 8037e22:	613b      	str	r3, [r7, #16]
  return(result);
 8037e24:	693b      	ldr	r3, [r7, #16]

  if (IS_IRQ()) {
 8037e26:	2b00      	cmp	r3, #0
 8037e28:	d10f      	bne.n	8037e4a <osMutexAcquire+0x4a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8037e2a:	f3ef 8310 	mrs	r3, PRIMASK
 8037e2e:	60fb      	str	r3, [r7, #12]
  return(result);
 8037e30:	68fb      	ldr	r3, [r7, #12]
 8037e32:	2b00      	cmp	r3, #0
 8037e34:	d105      	bne.n	8037e42 <osMutexAcquire+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8037e36:	f3ef 8311 	mrs	r3, BASEPRI
 8037e3a:	60bb      	str	r3, [r7, #8]
  return(result);
 8037e3c:	68bb      	ldr	r3, [r7, #8]
 8037e3e:	2b00      	cmp	r3, #0
 8037e40:	d007      	beq.n	8037e52 <osMutexAcquire+0x52>
 8037e42:	4b1d      	ldr	r3, [pc, #116]	; (8037eb8 <osMutexAcquire+0xb8>)
 8037e44:	681b      	ldr	r3, [r3, #0]
 8037e46:	2b02      	cmp	r3, #2
 8037e48:	d103      	bne.n	8037e52 <osMutexAcquire+0x52>
    stat = osErrorISR;
 8037e4a:	f06f 0305 	mvn.w	r3, #5
 8037e4e:	61fb      	str	r3, [r7, #28]
 8037e50:	e02c      	b.n	8037eac <osMutexAcquire+0xac>
  }
  else if (hMutex == NULL) {
 8037e52:	69bb      	ldr	r3, [r7, #24]
 8037e54:	2b00      	cmp	r3, #0
 8037e56:	d103      	bne.n	8037e60 <osMutexAcquire+0x60>
    stat = osErrorParameter;
 8037e58:	f06f 0303 	mvn.w	r3, #3
 8037e5c:	61fb      	str	r3, [r7, #28]
 8037e5e:	e025      	b.n	8037eac <osMutexAcquire+0xac>
  }
  else {
    if (rmtx != 0U) {
 8037e60:	697b      	ldr	r3, [r7, #20]
 8037e62:	2b00      	cmp	r3, #0
 8037e64:	d011      	beq.n	8037e8a <osMutexAcquire+0x8a>
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 8037e66:	6839      	ldr	r1, [r7, #0]
 8037e68:	69b8      	ldr	r0, [r7, #24]
 8037e6a:	f000 fe6e 	bl	8038b4a <xQueueTakeMutexRecursive>
 8037e6e:	4603      	mov	r3, r0
 8037e70:	2b01      	cmp	r3, #1
 8037e72:	d01b      	beq.n	8037eac <osMutexAcquire+0xac>
        if (timeout != 0U) {
 8037e74:	683b      	ldr	r3, [r7, #0]
 8037e76:	2b00      	cmp	r3, #0
 8037e78:	d003      	beq.n	8037e82 <osMutexAcquire+0x82>
          stat = osErrorTimeout;
 8037e7a:	f06f 0301 	mvn.w	r3, #1
 8037e7e:	61fb      	str	r3, [r7, #28]
 8037e80:	e014      	b.n	8037eac <osMutexAcquire+0xac>
        } else {
          stat = osErrorResource;
 8037e82:	f06f 0302 	mvn.w	r3, #2
 8037e86:	61fb      	str	r3, [r7, #28]
 8037e88:	e010      	b.n	8037eac <osMutexAcquire+0xac>
        }
      }
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 8037e8a:	6839      	ldr	r1, [r7, #0]
 8037e8c:	69b8      	ldr	r0, [r7, #24]
 8037e8e:	f001 f8fb 	bl	8039088 <xQueueSemaphoreTake>
 8037e92:	4603      	mov	r3, r0
 8037e94:	2b01      	cmp	r3, #1
 8037e96:	d009      	beq.n	8037eac <osMutexAcquire+0xac>
        if (timeout != 0U) {
 8037e98:	683b      	ldr	r3, [r7, #0]
 8037e9a:	2b00      	cmp	r3, #0
 8037e9c:	d003      	beq.n	8037ea6 <osMutexAcquire+0xa6>
          stat = osErrorTimeout;
 8037e9e:	f06f 0301 	mvn.w	r3, #1
 8037ea2:	61fb      	str	r3, [r7, #28]
 8037ea4:	e002      	b.n	8037eac <osMutexAcquire+0xac>
        } else {
          stat = osErrorResource;
 8037ea6:	f06f 0302 	mvn.w	r3, #2
 8037eaa:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8037eac:	69fb      	ldr	r3, [r7, #28]
}
 8037eae:	4618      	mov	r0, r3
 8037eb0:	3720      	adds	r7, #32
 8037eb2:	46bd      	mov	sp, r7
 8037eb4:	bd80      	pop	{r7, pc}
 8037eb6:	bf00      	nop
 8037eb8:	20000f34 	.word	0x20000f34

08037ebc <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 8037ebc:	b580      	push	{r7, lr}
 8037ebe:	b088      	sub	sp, #32
 8037ec0:	af00      	add	r7, sp, #0
 8037ec2:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8037ec4:	687b      	ldr	r3, [r7, #4]
 8037ec6:	f023 0301 	bic.w	r3, r3, #1
 8037eca:	61bb      	str	r3, [r7, #24]

  rmtx = (uint32_t)mutex_id & 1U;
 8037ecc:	687b      	ldr	r3, [r7, #4]
 8037ece:	f003 0301 	and.w	r3, r3, #1
 8037ed2:	617b      	str	r3, [r7, #20]

  stat = osOK;
 8037ed4:	2300      	movs	r3, #0
 8037ed6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8037ed8:	f3ef 8305 	mrs	r3, IPSR
 8037edc:	613b      	str	r3, [r7, #16]
  return(result);
 8037ede:	693b      	ldr	r3, [r7, #16]

  if (IS_IRQ()) {
 8037ee0:	2b00      	cmp	r3, #0
 8037ee2:	d10f      	bne.n	8037f04 <osMutexRelease+0x48>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8037ee4:	f3ef 8310 	mrs	r3, PRIMASK
 8037ee8:	60fb      	str	r3, [r7, #12]
  return(result);
 8037eea:	68fb      	ldr	r3, [r7, #12]
 8037eec:	2b00      	cmp	r3, #0
 8037eee:	d105      	bne.n	8037efc <osMutexRelease+0x40>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8037ef0:	f3ef 8311 	mrs	r3, BASEPRI
 8037ef4:	60bb      	str	r3, [r7, #8]
  return(result);
 8037ef6:	68bb      	ldr	r3, [r7, #8]
 8037ef8:	2b00      	cmp	r3, #0
 8037efa:	d007      	beq.n	8037f0c <osMutexRelease+0x50>
 8037efc:	4b16      	ldr	r3, [pc, #88]	; (8037f58 <osMutexRelease+0x9c>)
 8037efe:	681b      	ldr	r3, [r3, #0]
 8037f00:	2b02      	cmp	r3, #2
 8037f02:	d103      	bne.n	8037f0c <osMutexRelease+0x50>
    stat = osErrorISR;
 8037f04:	f06f 0305 	mvn.w	r3, #5
 8037f08:	61fb      	str	r3, [r7, #28]
 8037f0a:	e01f      	b.n	8037f4c <osMutexRelease+0x90>
  }
  else if (hMutex == NULL) {
 8037f0c:	69bb      	ldr	r3, [r7, #24]
 8037f0e:	2b00      	cmp	r3, #0
 8037f10:	d103      	bne.n	8037f1a <osMutexRelease+0x5e>
    stat = osErrorParameter;
 8037f12:	f06f 0303 	mvn.w	r3, #3
 8037f16:	61fb      	str	r3, [r7, #28]
 8037f18:	e018      	b.n	8037f4c <osMutexRelease+0x90>
  }
  else {
    if (rmtx != 0U) {
 8037f1a:	697b      	ldr	r3, [r7, #20]
 8037f1c:	2b00      	cmp	r3, #0
 8037f1e:	d009      	beq.n	8037f34 <osMutexRelease+0x78>
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 8037f20:	69b8      	ldr	r0, [r7, #24]
 8037f22:	f000 fddf 	bl	8038ae4 <xQueueGiveMutexRecursive>
 8037f26:	4603      	mov	r3, r0
 8037f28:	2b01      	cmp	r3, #1
 8037f2a:	d00f      	beq.n	8037f4c <osMutexRelease+0x90>
        stat = osErrorResource;
 8037f2c:	f06f 0302 	mvn.w	r3, #2
 8037f30:	61fb      	str	r3, [r7, #28]
 8037f32:	e00b      	b.n	8037f4c <osMutexRelease+0x90>
      }
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 8037f34:	2300      	movs	r3, #0
 8037f36:	2200      	movs	r2, #0
 8037f38:	2100      	movs	r1, #0
 8037f3a:	69b8      	ldr	r0, [r7, #24]
 8037f3c:	f000 fe3a 	bl	8038bb4 <xQueueGenericSend>
 8037f40:	4603      	mov	r3, r0
 8037f42:	2b01      	cmp	r3, #1
 8037f44:	d002      	beq.n	8037f4c <osMutexRelease+0x90>
        stat = osErrorResource;
 8037f46:	f06f 0302 	mvn.w	r3, #2
 8037f4a:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return (stat);
 8037f4c:	69fb      	ldr	r3, [r7, #28]
}
 8037f4e:	4618      	mov	r0, r3
 8037f50:	3720      	adds	r7, #32
 8037f52:	46bd      	mov	sp, r7
 8037f54:	bd80      	pop	{r7, pc}
 8037f56:	bf00      	nop
 8037f58:	20000f34 	.word	0x20000f34

08037f5c <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8037f5c:	b580      	push	{r7, lr}
 8037f5e:	b08c      	sub	sp, #48	; 0x30
 8037f60:	af02      	add	r7, sp, #8
 8037f62:	60f8      	str	r0, [r7, #12]
 8037f64:	60b9      	str	r1, [r7, #8]
 8037f66:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8037f68:	2300      	movs	r3, #0
 8037f6a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8037f6c:	f3ef 8305 	mrs	r3, IPSR
 8037f70:	61bb      	str	r3, [r7, #24]
  return(result);
 8037f72:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8037f74:	2b00      	cmp	r3, #0
 8037f76:	d170      	bne.n	803805a <osMessageQueueNew+0xfe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8037f78:	f3ef 8310 	mrs	r3, PRIMASK
 8037f7c:	617b      	str	r3, [r7, #20]
  return(result);
 8037f7e:	697b      	ldr	r3, [r7, #20]
 8037f80:	2b00      	cmp	r3, #0
 8037f82:	d105      	bne.n	8037f90 <osMessageQueueNew+0x34>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8037f84:	f3ef 8311 	mrs	r3, BASEPRI
 8037f88:	613b      	str	r3, [r7, #16]
  return(result);
 8037f8a:	693b      	ldr	r3, [r7, #16]
 8037f8c:	2b00      	cmp	r3, #0
 8037f8e:	d003      	beq.n	8037f98 <osMessageQueueNew+0x3c>
 8037f90:	4b34      	ldr	r3, [pc, #208]	; (8038064 <osMessageQueueNew+0x108>)
 8037f92:	681b      	ldr	r3, [r3, #0]
 8037f94:	2b02      	cmp	r3, #2
 8037f96:	d060      	beq.n	803805a <osMessageQueueNew+0xfe>
 8037f98:	68fb      	ldr	r3, [r7, #12]
 8037f9a:	2b00      	cmp	r3, #0
 8037f9c:	d05d      	beq.n	803805a <osMessageQueueNew+0xfe>
 8037f9e:	68bb      	ldr	r3, [r7, #8]
 8037fa0:	2b00      	cmp	r3, #0
 8037fa2:	d05a      	beq.n	803805a <osMessageQueueNew+0xfe>
    mem = -1;
 8037fa4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8037fa8:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8037faa:	687b      	ldr	r3, [r7, #4]
 8037fac:	2b00      	cmp	r3, #0
 8037fae:	d029      	beq.n	8038004 <osMessageQueueNew+0xa8>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8037fb0:	687b      	ldr	r3, [r7, #4]
 8037fb2:	689b      	ldr	r3, [r3, #8]
 8037fb4:	2b00      	cmp	r3, #0
 8037fb6:	d012      	beq.n	8037fde <osMessageQueueNew+0x82>
 8037fb8:	687b      	ldr	r3, [r7, #4]
 8037fba:	68db      	ldr	r3, [r3, #12]
 8037fbc:	2b4f      	cmp	r3, #79	; 0x4f
 8037fbe:	d90e      	bls.n	8037fde <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8037fc0:	687b      	ldr	r3, [r7, #4]
 8037fc2:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8037fc4:	2b00      	cmp	r3, #0
 8037fc6:	d00a      	beq.n	8037fde <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8037fc8:	687b      	ldr	r3, [r7, #4]
 8037fca:	695a      	ldr	r2, [r3, #20]
 8037fcc:	68fb      	ldr	r3, [r7, #12]
 8037fce:	68b9      	ldr	r1, [r7, #8]
 8037fd0:	fb01 f303 	mul.w	r3, r1, r3
 8037fd4:	429a      	cmp	r2, r3
 8037fd6:	d302      	bcc.n	8037fde <osMessageQueueNew+0x82>
        mem = 1;
 8037fd8:	2301      	movs	r3, #1
 8037fda:	623b      	str	r3, [r7, #32]
 8037fdc:	e014      	b.n	8038008 <osMessageQueueNew+0xac>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8037fde:	687b      	ldr	r3, [r7, #4]
 8037fe0:	689b      	ldr	r3, [r3, #8]
 8037fe2:	2b00      	cmp	r3, #0
 8037fe4:	d110      	bne.n	8038008 <osMessageQueueNew+0xac>
 8037fe6:	687b      	ldr	r3, [r7, #4]
 8037fe8:	68db      	ldr	r3, [r3, #12]
 8037fea:	2b00      	cmp	r3, #0
 8037fec:	d10c      	bne.n	8038008 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8037fee:	687b      	ldr	r3, [r7, #4]
 8037ff0:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8037ff2:	2b00      	cmp	r3, #0
 8037ff4:	d108      	bne.n	8038008 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8037ff6:	687b      	ldr	r3, [r7, #4]
 8037ff8:	695b      	ldr	r3, [r3, #20]
 8037ffa:	2b00      	cmp	r3, #0
 8037ffc:	d104      	bne.n	8038008 <osMessageQueueNew+0xac>
          mem = 0;
 8037ffe:	2300      	movs	r3, #0
 8038000:	623b      	str	r3, [r7, #32]
 8038002:	e001      	b.n	8038008 <osMessageQueueNew+0xac>
        }
      }
    }
    else {
      mem = 0;
 8038004:	2300      	movs	r3, #0
 8038006:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8038008:	6a3b      	ldr	r3, [r7, #32]
 803800a:	2b01      	cmp	r3, #1
 803800c:	d10c      	bne.n	8038028 <osMessageQueueNew+0xcc>
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 803800e:	687b      	ldr	r3, [r7, #4]
 8038010:	691a      	ldr	r2, [r3, #16]
 8038012:	687b      	ldr	r3, [r7, #4]
 8038014:	6899      	ldr	r1, [r3, #8]
 8038016:	2300      	movs	r3, #0
 8038018:	9300      	str	r3, [sp, #0]
 803801a:	460b      	mov	r3, r1
 803801c:	68b9      	ldr	r1, [r7, #8]
 803801e:	68f8      	ldr	r0, [r7, #12]
 8038020:	f000 fc3e 	bl	80388a0 <xQueueGenericCreateStatic>
 8038024:	6278      	str	r0, [r7, #36]	; 0x24
 8038026:	e008      	b.n	803803a <osMessageQueueNew+0xde>
    }
    else {
      if (mem == 0) {
 8038028:	6a3b      	ldr	r3, [r7, #32]
 803802a:	2b00      	cmp	r3, #0
 803802c:	d105      	bne.n	803803a <osMessageQueueNew+0xde>
        hQueue = xQueueCreate (msg_count, msg_size);
 803802e:	2200      	movs	r2, #0
 8038030:	68b9      	ldr	r1, [r7, #8]
 8038032:	68f8      	ldr	r0, [r7, #12]
 8038034:	f000 fca7 	bl	8038986 <xQueueGenericCreate>
 8038038:	6278      	str	r0, [r7, #36]	; 0x24
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 803803a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 803803c:	2b00      	cmp	r3, #0
 803803e:	d00c      	beq.n	803805a <osMessageQueueNew+0xfe>
      if (attr != NULL) {
 8038040:	687b      	ldr	r3, [r7, #4]
 8038042:	2b00      	cmp	r3, #0
 8038044:	d003      	beq.n	803804e <osMessageQueueNew+0xf2>
        name = attr->name;
 8038046:	687b      	ldr	r3, [r7, #4]
 8038048:	681b      	ldr	r3, [r3, #0]
 803804a:	61fb      	str	r3, [r7, #28]
 803804c:	e001      	b.n	8038052 <osMessageQueueNew+0xf6>
      } else {
        name = NULL;
 803804e:	2300      	movs	r3, #0
 8038050:	61fb      	str	r3, [r7, #28]
      }
      vQueueAddToRegistry (hQueue, name);
 8038052:	69f9      	ldr	r1, [r7, #28]
 8038054:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8038056:	f001 fac5 	bl	80395e4 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 803805a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 803805c:	4618      	mov	r0, r3
 803805e:	3728      	adds	r7, #40	; 0x28
 8038060:	46bd      	mov	sp, r7
 8038062:	bd80      	pop	{r7, pc}
 8038064:	20000f34 	.word	0x20000f34

08038068 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8038068:	b580      	push	{r7, lr}
 803806a:	b08a      	sub	sp, #40	; 0x28
 803806c:	af00      	add	r7, sp, #0
 803806e:	60f8      	str	r0, [r7, #12]
 8038070:	60b9      	str	r1, [r7, #8]
 8038072:	603b      	str	r3, [r7, #0]
 8038074:	4613      	mov	r3, r2
 8038076:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8038078:	68fb      	ldr	r3, [r7, #12]
 803807a:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 803807c:	2300      	movs	r3, #0
 803807e:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8038080:	f3ef 8305 	mrs	r3, IPSR
 8038084:	61fb      	str	r3, [r7, #28]
  return(result);
 8038086:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 8038088:	2b00      	cmp	r3, #0
 803808a:	d10f      	bne.n	80380ac <osMessageQueuePut+0x44>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 803808c:	f3ef 8310 	mrs	r3, PRIMASK
 8038090:	61bb      	str	r3, [r7, #24]
  return(result);
 8038092:	69bb      	ldr	r3, [r7, #24]
 8038094:	2b00      	cmp	r3, #0
 8038096:	d105      	bne.n	80380a4 <osMessageQueuePut+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8038098:	f3ef 8311 	mrs	r3, BASEPRI
 803809c:	617b      	str	r3, [r7, #20]
  return(result);
 803809e:	697b      	ldr	r3, [r7, #20]
 80380a0:	2b00      	cmp	r3, #0
 80380a2:	d02c      	beq.n	80380fe <osMessageQueuePut+0x96>
 80380a4:	4b28      	ldr	r3, [pc, #160]	; (8038148 <osMessageQueuePut+0xe0>)
 80380a6:	681b      	ldr	r3, [r3, #0]
 80380a8:	2b02      	cmp	r3, #2
 80380aa:	d128      	bne.n	80380fe <osMessageQueuePut+0x96>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80380ac:	6a3b      	ldr	r3, [r7, #32]
 80380ae:	2b00      	cmp	r3, #0
 80380b0:	d005      	beq.n	80380be <osMessageQueuePut+0x56>
 80380b2:	68bb      	ldr	r3, [r7, #8]
 80380b4:	2b00      	cmp	r3, #0
 80380b6:	d002      	beq.n	80380be <osMessageQueuePut+0x56>
 80380b8:	683b      	ldr	r3, [r7, #0]
 80380ba:	2b00      	cmp	r3, #0
 80380bc:	d003      	beq.n	80380c6 <osMessageQueuePut+0x5e>
      stat = osErrorParameter;
 80380be:	f06f 0303 	mvn.w	r3, #3
 80380c2:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80380c4:	e039      	b.n	803813a <osMessageQueuePut+0xd2>
    }
    else {
      yield = pdFALSE;
 80380c6:	2300      	movs	r3, #0
 80380c8:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 80380ca:	f107 0210 	add.w	r2, r7, #16
 80380ce:	2300      	movs	r3, #0
 80380d0:	68b9      	ldr	r1, [r7, #8]
 80380d2:	6a38      	ldr	r0, [r7, #32]
 80380d4:	f000 fe68 	bl	8038da8 <xQueueGenericSendFromISR>
 80380d8:	4603      	mov	r3, r0
 80380da:	2b01      	cmp	r3, #1
 80380dc:	d003      	beq.n	80380e6 <osMessageQueuePut+0x7e>
        stat = osErrorResource;
 80380de:	f06f 0302 	mvn.w	r3, #2
 80380e2:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80380e4:	e029      	b.n	803813a <osMessageQueuePut+0xd2>
      } else {
        portYIELD_FROM_ISR (yield);
 80380e6:	693b      	ldr	r3, [r7, #16]
 80380e8:	2b00      	cmp	r3, #0
 80380ea:	d026      	beq.n	803813a <osMessageQueuePut+0xd2>
 80380ec:	4b17      	ldr	r3, [pc, #92]	; (803814c <osMessageQueuePut+0xe4>)
 80380ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80380f2:	601a      	str	r2, [r3, #0]
 80380f4:	f3bf 8f4f 	dsb	sy
 80380f8:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80380fc:	e01d      	b.n	803813a <osMessageQueuePut+0xd2>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80380fe:	6a3b      	ldr	r3, [r7, #32]
 8038100:	2b00      	cmp	r3, #0
 8038102:	d002      	beq.n	803810a <osMessageQueuePut+0xa2>
 8038104:	68bb      	ldr	r3, [r7, #8]
 8038106:	2b00      	cmp	r3, #0
 8038108:	d103      	bne.n	8038112 <osMessageQueuePut+0xaa>
      stat = osErrorParameter;
 803810a:	f06f 0303 	mvn.w	r3, #3
 803810e:	627b      	str	r3, [r7, #36]	; 0x24
 8038110:	e014      	b.n	803813c <osMessageQueuePut+0xd4>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8038112:	2300      	movs	r3, #0
 8038114:	683a      	ldr	r2, [r7, #0]
 8038116:	68b9      	ldr	r1, [r7, #8]
 8038118:	6a38      	ldr	r0, [r7, #32]
 803811a:	f000 fd4b 	bl	8038bb4 <xQueueGenericSend>
 803811e:	4603      	mov	r3, r0
 8038120:	2b01      	cmp	r3, #1
 8038122:	d00b      	beq.n	803813c <osMessageQueuePut+0xd4>
        if (timeout != 0U) {
 8038124:	683b      	ldr	r3, [r7, #0]
 8038126:	2b00      	cmp	r3, #0
 8038128:	d003      	beq.n	8038132 <osMessageQueuePut+0xca>
          stat = osErrorTimeout;
 803812a:	f06f 0301 	mvn.w	r3, #1
 803812e:	627b      	str	r3, [r7, #36]	; 0x24
 8038130:	e004      	b.n	803813c <osMessageQueuePut+0xd4>
        } else {
          stat = osErrorResource;
 8038132:	f06f 0302 	mvn.w	r3, #2
 8038136:	627b      	str	r3, [r7, #36]	; 0x24
 8038138:	e000      	b.n	803813c <osMessageQueuePut+0xd4>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 803813a:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 803813c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 803813e:	4618      	mov	r0, r3
 8038140:	3728      	adds	r7, #40	; 0x28
 8038142:	46bd      	mov	sp, r7
 8038144:	bd80      	pop	{r7, pc}
 8038146:	bf00      	nop
 8038148:	20000f34 	.word	0x20000f34
 803814c:	e000ed04 	.word	0xe000ed04

08038150 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8038150:	b580      	push	{r7, lr}
 8038152:	b08a      	sub	sp, #40	; 0x28
 8038154:	af00      	add	r7, sp, #0
 8038156:	60f8      	str	r0, [r7, #12]
 8038158:	60b9      	str	r1, [r7, #8]
 803815a:	607a      	str	r2, [r7, #4]
 803815c:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 803815e:	68fb      	ldr	r3, [r7, #12]
 8038160:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8038162:	2300      	movs	r3, #0
 8038164:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8038166:	f3ef 8305 	mrs	r3, IPSR
 803816a:	61fb      	str	r3, [r7, #28]
  return(result);
 803816c:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 803816e:	2b00      	cmp	r3, #0
 8038170:	d10f      	bne.n	8038192 <osMessageQueueGet+0x42>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8038172:	f3ef 8310 	mrs	r3, PRIMASK
 8038176:	61bb      	str	r3, [r7, #24]
  return(result);
 8038178:	69bb      	ldr	r3, [r7, #24]
 803817a:	2b00      	cmp	r3, #0
 803817c:	d105      	bne.n	803818a <osMessageQueueGet+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 803817e:	f3ef 8311 	mrs	r3, BASEPRI
 8038182:	617b      	str	r3, [r7, #20]
  return(result);
 8038184:	697b      	ldr	r3, [r7, #20]
 8038186:	2b00      	cmp	r3, #0
 8038188:	d02c      	beq.n	80381e4 <osMessageQueueGet+0x94>
 803818a:	4b28      	ldr	r3, [pc, #160]	; (803822c <osMessageQueueGet+0xdc>)
 803818c:	681b      	ldr	r3, [r3, #0]
 803818e:	2b02      	cmp	r3, #2
 8038190:	d128      	bne.n	80381e4 <osMessageQueueGet+0x94>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8038192:	6a3b      	ldr	r3, [r7, #32]
 8038194:	2b00      	cmp	r3, #0
 8038196:	d005      	beq.n	80381a4 <osMessageQueueGet+0x54>
 8038198:	68bb      	ldr	r3, [r7, #8]
 803819a:	2b00      	cmp	r3, #0
 803819c:	d002      	beq.n	80381a4 <osMessageQueueGet+0x54>
 803819e:	683b      	ldr	r3, [r7, #0]
 80381a0:	2b00      	cmp	r3, #0
 80381a2:	d003      	beq.n	80381ac <osMessageQueueGet+0x5c>
      stat = osErrorParameter;
 80381a4:	f06f 0303 	mvn.w	r3, #3
 80381a8:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80381aa:	e038      	b.n	803821e <osMessageQueueGet+0xce>
    }
    else {
      yield = pdFALSE;
 80381ac:	2300      	movs	r3, #0
 80381ae:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 80381b0:	f107 0310 	add.w	r3, r7, #16
 80381b4:	461a      	mov	r2, r3
 80381b6:	68b9      	ldr	r1, [r7, #8]
 80381b8:	6a38      	ldr	r0, [r7, #32]
 80381ba:	f001 f86d 	bl	8039298 <xQueueReceiveFromISR>
 80381be:	4603      	mov	r3, r0
 80381c0:	2b01      	cmp	r3, #1
 80381c2:	d003      	beq.n	80381cc <osMessageQueueGet+0x7c>
        stat = osErrorResource;
 80381c4:	f06f 0302 	mvn.w	r3, #2
 80381c8:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80381ca:	e028      	b.n	803821e <osMessageQueueGet+0xce>
      } else {
        portYIELD_FROM_ISR (yield);
 80381cc:	693b      	ldr	r3, [r7, #16]
 80381ce:	2b00      	cmp	r3, #0
 80381d0:	d025      	beq.n	803821e <osMessageQueueGet+0xce>
 80381d2:	4b17      	ldr	r3, [pc, #92]	; (8038230 <osMessageQueueGet+0xe0>)
 80381d4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80381d8:	601a      	str	r2, [r3, #0]
 80381da:	f3bf 8f4f 	dsb	sy
 80381de:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80381e2:	e01c      	b.n	803821e <osMessageQueueGet+0xce>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80381e4:	6a3b      	ldr	r3, [r7, #32]
 80381e6:	2b00      	cmp	r3, #0
 80381e8:	d002      	beq.n	80381f0 <osMessageQueueGet+0xa0>
 80381ea:	68bb      	ldr	r3, [r7, #8]
 80381ec:	2b00      	cmp	r3, #0
 80381ee:	d103      	bne.n	80381f8 <osMessageQueueGet+0xa8>
      stat = osErrorParameter;
 80381f0:	f06f 0303 	mvn.w	r3, #3
 80381f4:	627b      	str	r3, [r7, #36]	; 0x24
 80381f6:	e013      	b.n	8038220 <osMessageQueueGet+0xd0>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80381f8:	683a      	ldr	r2, [r7, #0]
 80381fa:	68b9      	ldr	r1, [r7, #8]
 80381fc:	6a38      	ldr	r0, [r7, #32]
 80381fe:	f000 fe67 	bl	8038ed0 <xQueueReceive>
 8038202:	4603      	mov	r3, r0
 8038204:	2b01      	cmp	r3, #1
 8038206:	d00b      	beq.n	8038220 <osMessageQueueGet+0xd0>
        if (timeout != 0U) {
 8038208:	683b      	ldr	r3, [r7, #0]
 803820a:	2b00      	cmp	r3, #0
 803820c:	d003      	beq.n	8038216 <osMessageQueueGet+0xc6>
          stat = osErrorTimeout;
 803820e:	f06f 0301 	mvn.w	r3, #1
 8038212:	627b      	str	r3, [r7, #36]	; 0x24
 8038214:	e004      	b.n	8038220 <osMessageQueueGet+0xd0>
        } else {
          stat = osErrorResource;
 8038216:	f06f 0302 	mvn.w	r3, #2
 803821a:	627b      	str	r3, [r7, #36]	; 0x24
 803821c:	e000      	b.n	8038220 <osMessageQueueGet+0xd0>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 803821e:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 8038220:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8038222:	4618      	mov	r0, r3
 8038224:	3728      	adds	r7, #40	; 0x28
 8038226:	46bd      	mov	sp, r7
 8038228:	bd80      	pop	{r7, pc}
 803822a:	bf00      	nop
 803822c:	20000f34 	.word	0x20000f34
 8038230:	e000ed04 	.word	0xe000ed04

08038234 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8038234:	b480      	push	{r7}
 8038236:	b085      	sub	sp, #20
 8038238:	af00      	add	r7, sp, #0
 803823a:	60f8      	str	r0, [r7, #12]
 803823c:	60b9      	str	r1, [r7, #8]
 803823e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8038240:	68fb      	ldr	r3, [r7, #12]
 8038242:	4a07      	ldr	r2, [pc, #28]	; (8038260 <vApplicationGetIdleTaskMemory+0x2c>)
 8038244:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8038246:	68bb      	ldr	r3, [r7, #8]
 8038248:	4a06      	ldr	r2, [pc, #24]	; (8038264 <vApplicationGetIdleTaskMemory+0x30>)
 803824a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 803824c:	687b      	ldr	r3, [r7, #4]
 803824e:	2280      	movs	r2, #128	; 0x80
 8038250:	601a      	str	r2, [r3, #0]
}
 8038252:	bf00      	nop
 8038254:	3714      	adds	r7, #20
 8038256:	46bd      	mov	sp, r7
 8038258:	f85d 7b04 	ldr.w	r7, [sp], #4
 803825c:	4770      	bx	lr
 803825e:	bf00      	nop
 8038260:	20000f38 	.word	0x20000f38
 8038264:	20000f98 	.word	0x20000f98

08038268 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8038268:	b480      	push	{r7}
 803826a:	b085      	sub	sp, #20
 803826c:	af00      	add	r7, sp, #0
 803826e:	60f8      	str	r0, [r7, #12]
 8038270:	60b9      	str	r1, [r7, #8]
 8038272:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8038274:	68fb      	ldr	r3, [r7, #12]
 8038276:	4a07      	ldr	r2, [pc, #28]	; (8038294 <vApplicationGetTimerTaskMemory+0x2c>)
 8038278:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 803827a:	68bb      	ldr	r3, [r7, #8]
 803827c:	4a06      	ldr	r2, [pc, #24]	; (8038298 <vApplicationGetTimerTaskMemory+0x30>)
 803827e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8038280:	687b      	ldr	r3, [r7, #4]
 8038282:	2280      	movs	r2, #128	; 0x80
 8038284:	601a      	str	r2, [r3, #0]
}
 8038286:	bf00      	nop
 8038288:	3714      	adds	r7, #20
 803828a:	46bd      	mov	sp, r7
 803828c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8038290:	4770      	bx	lr
 8038292:	bf00      	nop
 8038294:	20001198 	.word	0x20001198
 8038298:	200011f8 	.word	0x200011f8

0803829c <xEventGroupCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreateStatic( StaticEventGroup_t *pxEventGroupBuffer )
	{
 803829c:	b580      	push	{r7, lr}
 803829e:	b086      	sub	sp, #24
 80382a0:	af00      	add	r7, sp, #0
 80382a2:	6078      	str	r0, [r7, #4]
	EventGroup_t *pxEventBits;

		/* A StaticEventGroup_t object must be provided. */
		configASSERT( pxEventGroupBuffer );
 80382a4:	687b      	ldr	r3, [r7, #4]
 80382a6:	2b00      	cmp	r3, #0
 80382a8:	d109      	bne.n	80382be <xEventGroupCreateStatic+0x22>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80382aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80382ae:	f383 8811 	msr	BASEPRI, r3
 80382b2:	f3bf 8f6f 	isb	sy
 80382b6:	f3bf 8f4f 	dsb	sy
 80382ba:	613b      	str	r3, [r7, #16]
 80382bc:	e7fe      	b.n	80382bc <xEventGroupCreateStatic+0x20>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticEventGroup_t equals the size of the real
			event group structure. */
			volatile size_t xSize = sizeof( StaticEventGroup_t );
 80382be:	2320      	movs	r3, #32
 80382c0:	60bb      	str	r3, [r7, #8]
			configASSERT( xSize == sizeof( EventGroup_t ) );
 80382c2:	68bb      	ldr	r3, [r7, #8]
 80382c4:	2b20      	cmp	r3, #32
 80382c6:	d009      	beq.n	80382dc <xEventGroupCreateStatic+0x40>
 80382c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80382cc:	f383 8811 	msr	BASEPRI, r3
 80382d0:	f3bf 8f6f 	isb	sy
 80382d4:	f3bf 8f4f 	dsb	sy
 80382d8:	60fb      	str	r3, [r7, #12]
 80382da:	e7fe      	b.n	80382da <xEventGroupCreateStatic+0x3e>
		} /*lint !e529 xSize is referenced if configASSERT() is defined. */
		#endif /* configASSERT_DEFINED */

		/* The user has provided a statically allocated event group - use it. */
		pxEventBits = ( EventGroup_t * ) pxEventGroupBuffer; /*lint !e740 !e9087 EventGroup_t and StaticEventGroup_t are deliberately aliased for data hiding purposes and guaranteed to have the same size and alignment requirement - checked by configASSERT(). */
 80382dc:	687b      	ldr	r3, [r7, #4]
 80382de:	617b      	str	r3, [r7, #20]

		if( pxEventBits != NULL )
 80382e0:	697b      	ldr	r3, [r7, #20]
 80382e2:	2b00      	cmp	r3, #0
 80382e4:	d00a      	beq.n	80382fc <xEventGroupCreateStatic+0x60>
		{
			pxEventBits->uxEventBits = 0;
 80382e6:	697b      	ldr	r3, [r7, #20]
 80382e8:	2200      	movs	r2, #0
 80382ea:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 80382ec:	697b      	ldr	r3, [r7, #20]
 80382ee:	3304      	adds	r3, #4
 80382f0:	4618      	mov	r0, r3
 80382f2:	f000 f9b9 	bl	8038668 <vListInitialise>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note that
				this event group was created statically in case the event group
				is later deleted. */
				pxEventBits->ucStaticallyAllocated = pdTRUE;
 80382f6:	697b      	ldr	r3, [r7, #20]
 80382f8:	2201      	movs	r2, #1
 80382fa:	771a      	strb	r2, [r3, #28]
			pxEventGroupBuffer pointing to a pre-allocated (compile time
			allocated) StaticEventGroup_t variable. */
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return pxEventBits;
 80382fc:	697b      	ldr	r3, [r7, #20]
	}
 80382fe:	4618      	mov	r0, r3
 8038300:	3718      	adds	r7, #24
 8038302:	46bd      	mov	sp, r7
 8038304:	bd80      	pop	{r7, pc}

08038306 <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 8038306:	b580      	push	{r7, lr}
 8038308:	b082      	sub	sp, #8
 803830a:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 803830c:	2020      	movs	r0, #32
 803830e:	f003 fa9f 	bl	803b850 <pvPortMalloc>
 8038312:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 8038314:	687b      	ldr	r3, [r7, #4]
 8038316:	2b00      	cmp	r3, #0
 8038318:	d00a      	beq.n	8038330 <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 803831a:	687b      	ldr	r3, [r7, #4]
 803831c:	2200      	movs	r2, #0
 803831e:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8038320:	687b      	ldr	r3, [r7, #4]
 8038322:	3304      	adds	r3, #4
 8038324:	4618      	mov	r0, r3
 8038326:	f000 f99f 	bl	8038668 <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 803832a:	687b      	ldr	r3, [r7, #4]
 803832c:	2200      	movs	r2, #0
 803832e:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 8038330:	687b      	ldr	r3, [r7, #4]
	}
 8038332:	4618      	mov	r0, r3
 8038334:	3708      	adds	r7, #8
 8038336:	46bd      	mov	sp, r7
 8038338:	bd80      	pop	{r7, pc}
	...

0803833c <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 803833c:	b580      	push	{r7, lr}
 803833e:	b090      	sub	sp, #64	; 0x40
 8038340:	af00      	add	r7, sp, #0
 8038342:	60f8      	str	r0, [r7, #12]
 8038344:	60b9      	str	r1, [r7, #8]
 8038346:	607a      	str	r2, [r7, #4]
 8038348:	603b      	str	r3, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 803834a:	68fb      	ldr	r3, [r7, #12]
 803834c:	637b      	str	r3, [r7, #52]	; 0x34
EventBits_t uxReturn, uxControlBits = 0;
 803834e:	2300      	movs	r3, #0
 8038350:	63bb      	str	r3, [r7, #56]	; 0x38
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 8038352:	2300      	movs	r3, #0
 8038354:	633b      	str	r3, [r7, #48]	; 0x30

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 8038356:	68fb      	ldr	r3, [r7, #12]
 8038358:	2b00      	cmp	r3, #0
 803835a:	d109      	bne.n	8038370 <xEventGroupWaitBits+0x34>
 803835c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8038360:	f383 8811 	msr	BASEPRI, r3
 8038364:	f3bf 8f6f 	isb	sy
 8038368:	f3bf 8f4f 	dsb	sy
 803836c:	623b      	str	r3, [r7, #32]
 803836e:	e7fe      	b.n	803836e <xEventGroupWaitBits+0x32>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8038370:	68bb      	ldr	r3, [r7, #8]
 8038372:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8038376:	2b00      	cmp	r3, #0
 8038378:	d009      	beq.n	803838e <xEventGroupWaitBits+0x52>
 803837a:	f04f 0350 	mov.w	r3, #80	; 0x50
 803837e:	f383 8811 	msr	BASEPRI, r3
 8038382:	f3bf 8f6f 	isb	sy
 8038386:	f3bf 8f4f 	dsb	sy
 803838a:	61fb      	str	r3, [r7, #28]
 803838c:	e7fe      	b.n	803838c <xEventGroupWaitBits+0x50>
	configASSERT( uxBitsToWaitFor != 0 );
 803838e:	68bb      	ldr	r3, [r7, #8]
 8038390:	2b00      	cmp	r3, #0
 8038392:	d109      	bne.n	80383a8 <xEventGroupWaitBits+0x6c>
 8038394:	f04f 0350 	mov.w	r3, #80	; 0x50
 8038398:	f383 8811 	msr	BASEPRI, r3
 803839c:	f3bf 8f6f 	isb	sy
 80383a0:	f3bf 8f4f 	dsb	sy
 80383a4:	61bb      	str	r3, [r7, #24]
 80383a6:	e7fe      	b.n	80383a6 <xEventGroupWaitBits+0x6a>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80383a8:	f002 f8cc 	bl	803a544 <xTaskGetSchedulerState>
 80383ac:	4603      	mov	r3, r0
 80383ae:	2b00      	cmp	r3, #0
 80383b0:	d102      	bne.n	80383b8 <xEventGroupWaitBits+0x7c>
 80383b2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80383b4:	2b00      	cmp	r3, #0
 80383b6:	d101      	bne.n	80383bc <xEventGroupWaitBits+0x80>
 80383b8:	2301      	movs	r3, #1
 80383ba:	e000      	b.n	80383be <xEventGroupWaitBits+0x82>
 80383bc:	2300      	movs	r3, #0
 80383be:	2b00      	cmp	r3, #0
 80383c0:	d109      	bne.n	80383d6 <xEventGroupWaitBits+0x9a>
 80383c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80383c6:	f383 8811 	msr	BASEPRI, r3
 80383ca:	f3bf 8f6f 	isb	sy
 80383ce:	f3bf 8f4f 	dsb	sy
 80383d2:	617b      	str	r3, [r7, #20]
 80383d4:	e7fe      	b.n	80383d4 <xEventGroupWaitBits+0x98>
	}
	#endif

	vTaskSuspendAll();
 80383d6:	f001 fc17 	bl	8039c08 <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 80383da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80383dc:	681b      	ldr	r3, [r3, #0]
 80383de:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 80383e0:	683a      	ldr	r2, [r7, #0]
 80383e2:	68b9      	ldr	r1, [r7, #8]
 80383e4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80383e6:	f000 f909 	bl	80385fc <prvTestWaitCondition>
 80383ea:	62b8      	str	r0, [r7, #40]	; 0x28

		if( xWaitConditionMet != pdFALSE )
 80383ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80383ee:	2b00      	cmp	r3, #0
 80383f0:	d00e      	beq.n	8038410 <xEventGroupWaitBits+0xd4>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
 80383f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80383f4:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTicksToWait = ( TickType_t ) 0;
 80383f6:	2300      	movs	r3, #0
 80383f8:	64bb      	str	r3, [r7, #72]	; 0x48

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
 80383fa:	687b      	ldr	r3, [r7, #4]
 80383fc:	2b00      	cmp	r3, #0
 80383fe:	d028      	beq.n	8038452 <xEventGroupWaitBits+0x116>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8038400:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8038402:	681a      	ldr	r2, [r3, #0]
 8038404:	68bb      	ldr	r3, [r7, #8]
 8038406:	43db      	mvns	r3, r3
 8038408:	401a      	ands	r2, r3
 803840a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 803840c:	601a      	str	r2, [r3, #0]
 803840e:	e020      	b.n	8038452 <xEventGroupWaitBits+0x116>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
 8038410:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8038412:	2b00      	cmp	r3, #0
 8038414:	d104      	bne.n	8038420 <xEventGroupWaitBits+0xe4>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
 8038416:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8038418:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTimeoutOccurred = pdTRUE;
 803841a:	2301      	movs	r3, #1
 803841c:	633b      	str	r3, [r7, #48]	; 0x30
 803841e:	e018      	b.n	8038452 <xEventGroupWaitBits+0x116>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
 8038420:	687b      	ldr	r3, [r7, #4]
 8038422:	2b00      	cmp	r3, #0
 8038424:	d003      	beq.n	803842e <xEventGroupWaitBits+0xf2>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 8038426:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8038428:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 803842c:	63bb      	str	r3, [r7, #56]	; 0x38
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
 803842e:	683b      	ldr	r3, [r7, #0]
 8038430:	2b00      	cmp	r3, #0
 8038432:	d003      	beq.n	803843c <xEventGroupWaitBits+0x100>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 8038434:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8038436:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 803843a:	63bb      	str	r3, [r7, #56]	; 0x38
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 803843c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 803843e:	1d18      	adds	r0, r3, #4
 8038440:	68ba      	ldr	r2, [r7, #8]
 8038442:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8038444:	4313      	orrs	r3, r2
 8038446:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8038448:	4619      	mov	r1, r3
 803844a:	f001 fde1 	bl	803a010 <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
 803844e:	2300      	movs	r3, #0
 8038450:	63fb      	str	r3, [r7, #60]	; 0x3c

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 8038452:	f001 fbe7 	bl	8039c24 <xTaskResumeAll>
 8038456:	6278      	str	r0, [r7, #36]	; 0x24

	if( xTicksToWait != ( TickType_t ) 0 )
 8038458:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 803845a:	2b00      	cmp	r3, #0
 803845c:	d031      	beq.n	80384c2 <xEventGroupWaitBits+0x186>
	{
		if( xAlreadyYielded == pdFALSE )
 803845e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8038460:	2b00      	cmp	r3, #0
 8038462:	d107      	bne.n	8038474 <xEventGroupWaitBits+0x138>
		{
			portYIELD_WITHIN_API();
 8038464:	4b19      	ldr	r3, [pc, #100]	; (80384cc <xEventGroupWaitBits+0x190>)
 8038466:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 803846a:	601a      	str	r2, [r3, #0]
 803846c:	f3bf 8f4f 	dsb	sy
 8038470:	f3bf 8f6f 	isb	sy

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 8038474:	f002 f9d8 	bl	803a828 <uxTaskResetEventItemValue>
 8038478:	63f8      	str	r0, [r7, #60]	; 0x3c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 803847a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 803847c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8038480:	2b00      	cmp	r3, #0
 8038482:	d11a      	bne.n	80384ba <xEventGroupWaitBits+0x17e>
		{
			taskENTER_CRITICAL();
 8038484:	f003 f8ca 	bl	803b61c <vPortEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 8038488:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 803848a:	681b      	ldr	r3, [r3, #0]
 803848c:	63fb      	str	r3, [r7, #60]	; 0x3c

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 803848e:	683a      	ldr	r2, [r7, #0]
 8038490:	68b9      	ldr	r1, [r7, #8]
 8038492:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8038494:	f000 f8b2 	bl	80385fc <prvTestWaitCondition>
 8038498:	4603      	mov	r3, r0
 803849a:	2b00      	cmp	r3, #0
 803849c:	d009      	beq.n	80384b2 <xEventGroupWaitBits+0x176>
				{
					if( xClearOnExit != pdFALSE )
 803849e:	687b      	ldr	r3, [r7, #4]
 80384a0:	2b00      	cmp	r3, #0
 80384a2:	d006      	beq.n	80384b2 <xEventGroupWaitBits+0x176>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 80384a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80384a6:	681a      	ldr	r2, [r3, #0]
 80384a8:	68bb      	ldr	r3, [r7, #8]
 80384aa:	43db      	mvns	r3, r3
 80384ac:	401a      	ands	r2, r3
 80384ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80384b0:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				xTimeoutOccurred = pdTRUE;
 80384b2:	2301      	movs	r3, #1
 80384b4:	633b      	str	r3, [r7, #48]	; 0x30
			}
			taskEXIT_CRITICAL();
 80384b6:	f003 f8df 	bl	803b678 <vPortExitCritical>
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 80384ba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80384bc:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80384c0:	63fb      	str	r3, [r7, #60]	; 0x3c
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	/* Prevent compiler warnings when trace macros are not used. */
	( void ) xTimeoutOccurred;

	return uxReturn;
 80384c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80384c4:	4618      	mov	r0, r3
 80384c6:	3740      	adds	r7, #64	; 0x40
 80384c8:	46bd      	mov	sp, r7
 80384ca:	bd80      	pop	{r7, pc}
 80384cc:	e000ed04 	.word	0xe000ed04

080384d0 <xEventGroupSetBits>:
	return uxReturn;
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 80384d0:	b580      	push	{r7, lr}
 80384d2:	b08e      	sub	sp, #56	; 0x38
 80384d4:	af00      	add	r7, sp, #0
 80384d6:	6078      	str	r0, [r7, #4]
 80384d8:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t const * pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 80384da:	2300      	movs	r3, #0
 80384dc:	633b      	str	r3, [r7, #48]	; 0x30
EventGroup_t *pxEventBits = xEventGroup;
 80384de:	687b      	ldr	r3, [r7, #4]
 80384e0:	62bb      	str	r3, [r7, #40]	; 0x28
BaseType_t xMatchFound = pdFALSE;
 80384e2:	2300      	movs	r3, #0
 80384e4:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 80384e6:	687b      	ldr	r3, [r7, #4]
 80384e8:	2b00      	cmp	r3, #0
 80384ea:	d109      	bne.n	8038500 <xEventGroupSetBits+0x30>
 80384ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80384f0:	f383 8811 	msr	BASEPRI, r3
 80384f4:	f3bf 8f6f 	isb	sy
 80384f8:	f3bf 8f4f 	dsb	sy
 80384fc:	613b      	str	r3, [r7, #16]
 80384fe:	e7fe      	b.n	80384fe <xEventGroupSetBits+0x2e>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8038500:	683b      	ldr	r3, [r7, #0]
 8038502:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8038506:	2b00      	cmp	r3, #0
 8038508:	d009      	beq.n	803851e <xEventGroupSetBits+0x4e>
 803850a:	f04f 0350 	mov.w	r3, #80	; 0x50
 803850e:	f383 8811 	msr	BASEPRI, r3
 8038512:	f3bf 8f6f 	isb	sy
 8038516:	f3bf 8f4f 	dsb	sy
 803851a:	60fb      	str	r3, [r7, #12]
 803851c:	e7fe      	b.n	803851c <xEventGroupSetBits+0x4c>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 803851e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8038520:	3304      	adds	r3, #4
 8038522:	627b      	str	r3, [r7, #36]	; 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8038524:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8038526:	3308      	adds	r3, #8
 8038528:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 803852a:	f001 fb6d 	bl	8039c08 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 803852e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8038530:	68db      	ldr	r3, [r3, #12]
 8038532:	637b      	str	r3, [r7, #52]	; 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 8038534:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8038536:	681a      	ldr	r2, [r3, #0]
 8038538:	683b      	ldr	r3, [r7, #0]
 803853a:	431a      	orrs	r2, r3
 803853c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 803853e:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 8038540:	e03c      	b.n	80385bc <xEventGroupSetBits+0xec>
		{
			pxNext = listGET_NEXT( pxListItem );
 8038542:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8038544:	685b      	ldr	r3, [r3, #4]
 8038546:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 8038548:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 803854a:	681b      	ldr	r3, [r3, #0]
 803854c:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 803854e:	2300      	movs	r3, #0
 8038550:	62fb      	str	r3, [r7, #44]	; 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 8038552:	69bb      	ldr	r3, [r7, #24]
 8038554:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8038558:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 803855a:	69bb      	ldr	r3, [r7, #24]
 803855c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8038560:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 8038562:	697b      	ldr	r3, [r7, #20]
 8038564:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8038568:	2b00      	cmp	r3, #0
 803856a:	d108      	bne.n	803857e <xEventGroupSetBits+0xae>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 803856c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 803856e:	681a      	ldr	r2, [r3, #0]
 8038570:	69bb      	ldr	r3, [r7, #24]
 8038572:	4013      	ands	r3, r2
 8038574:	2b00      	cmp	r3, #0
 8038576:	d00b      	beq.n	8038590 <xEventGroupSetBits+0xc0>
				{
					xMatchFound = pdTRUE;
 8038578:	2301      	movs	r3, #1
 803857a:	62fb      	str	r3, [r7, #44]	; 0x2c
 803857c:	e008      	b.n	8038590 <xEventGroupSetBits+0xc0>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 803857e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8038580:	681a      	ldr	r2, [r3, #0]
 8038582:	69bb      	ldr	r3, [r7, #24]
 8038584:	4013      	ands	r3, r2
 8038586:	69ba      	ldr	r2, [r7, #24]
 8038588:	429a      	cmp	r2, r3
 803858a:	d101      	bne.n	8038590 <xEventGroupSetBits+0xc0>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 803858c:	2301      	movs	r3, #1
 803858e:	62fb      	str	r3, [r7, #44]	; 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 8038590:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8038592:	2b00      	cmp	r3, #0
 8038594:	d010      	beq.n	80385b8 <xEventGroupSetBits+0xe8>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 8038596:	697b      	ldr	r3, [r7, #20]
 8038598:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 803859c:	2b00      	cmp	r3, #0
 803859e:	d003      	beq.n	80385a8 <xEventGroupSetBits+0xd8>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 80385a0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80385a2:	69bb      	ldr	r3, [r7, #24]
 80385a4:	4313      	orrs	r3, r2
 80385a6:	633b      	str	r3, [r7, #48]	; 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 80385a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80385aa:	681b      	ldr	r3, [r3, #0]
 80385ac:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80385b0:	4619      	mov	r1, r3
 80385b2:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80385b4:	f001 fdf2 	bl	803a19c <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 80385b8:	69fb      	ldr	r3, [r7, #28]
 80385ba:	637b      	str	r3, [r7, #52]	; 0x34
		while( pxListItem != pxListEnd )
 80385bc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80385be:	6a3b      	ldr	r3, [r7, #32]
 80385c0:	429a      	cmp	r2, r3
 80385c2:	d1be      	bne.n	8038542 <xEventGroupSetBits+0x72>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 80385c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80385c6:	681a      	ldr	r2, [r3, #0]
 80385c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80385ca:	43db      	mvns	r3, r3
 80385cc:	401a      	ands	r2, r3
 80385ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80385d0:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 80385d2:	f001 fb27 	bl	8039c24 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 80385d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80385d8:	681b      	ldr	r3, [r3, #0]
}
 80385da:	4618      	mov	r0, r3
 80385dc:	3738      	adds	r7, #56	; 0x38
 80385de:	46bd      	mov	sp, r7
 80385e0:	bd80      	pop	{r7, pc}

080385e2 <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
 80385e2:	b580      	push	{r7, lr}
 80385e4:	b082      	sub	sp, #8
 80385e6:	af00      	add	r7, sp, #0
 80385e8:	6078      	str	r0, [r7, #4]
 80385ea:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 80385ec:	6839      	ldr	r1, [r7, #0]
 80385ee:	6878      	ldr	r0, [r7, #4]
 80385f0:	f7ff ff6e 	bl	80384d0 <xEventGroupSetBits>
}
 80385f4:	bf00      	nop
 80385f6:	3708      	adds	r7, #8
 80385f8:	46bd      	mov	sp, r7
 80385fa:	bd80      	pop	{r7, pc}

080385fc <prvTestWaitCondition>:
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
}
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
 80385fc:	b480      	push	{r7}
 80385fe:	b087      	sub	sp, #28
 8038600:	af00      	add	r7, sp, #0
 8038602:	60f8      	str	r0, [r7, #12]
 8038604:	60b9      	str	r1, [r7, #8]
 8038606:	607a      	str	r2, [r7, #4]
BaseType_t xWaitConditionMet = pdFALSE;
 8038608:	2300      	movs	r3, #0
 803860a:	617b      	str	r3, [r7, #20]

	if( xWaitForAllBits == pdFALSE )
 803860c:	687b      	ldr	r3, [r7, #4]
 803860e:	2b00      	cmp	r3, #0
 8038610:	d107      	bne.n	8038622 <prvTestWaitCondition+0x26>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 8038612:	68fa      	ldr	r2, [r7, #12]
 8038614:	68bb      	ldr	r3, [r7, #8]
 8038616:	4013      	ands	r3, r2
 8038618:	2b00      	cmp	r3, #0
 803861a:	d00a      	beq.n	8038632 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 803861c:	2301      	movs	r3, #1
 803861e:	617b      	str	r3, [r7, #20]
 8038620:	e007      	b.n	8038632 <prvTestWaitCondition+0x36>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 8038622:	68fa      	ldr	r2, [r7, #12]
 8038624:	68bb      	ldr	r3, [r7, #8]
 8038626:	4013      	ands	r3, r2
 8038628:	68ba      	ldr	r2, [r7, #8]
 803862a:	429a      	cmp	r2, r3
 803862c:	d101      	bne.n	8038632 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 803862e:	2301      	movs	r3, #1
 8038630:	617b      	str	r3, [r7, #20]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
 8038632:	697b      	ldr	r3, [r7, #20]
}
 8038634:	4618      	mov	r0, r3
 8038636:	371c      	adds	r7, #28
 8038638:	46bd      	mov	sp, r7
 803863a:	f85d 7b04 	ldr.w	r7, [sp], #4
 803863e:	4770      	bx	lr

08038640 <xEventGroupSetBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupSetBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8038640:	b580      	push	{r7, lr}
 8038642:	b086      	sub	sp, #24
 8038644:	af00      	add	r7, sp, #0
 8038646:	60f8      	str	r0, [r7, #12]
 8038648:	60b9      	str	r1, [r7, #8]
 803864a:	607a      	str	r2, [r7, #4]
	BaseType_t xReturn;

		traceEVENT_GROUP_SET_BITS_FROM_ISR( xEventGroup, uxBitsToSet );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupSetBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToSet, pxHigherPriorityTaskWoken ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 803864c:	687b      	ldr	r3, [r7, #4]
 803864e:	68ba      	ldr	r2, [r7, #8]
 8038650:	68f9      	ldr	r1, [r7, #12]
 8038652:	4804      	ldr	r0, [pc, #16]	; (8038664 <xEventGroupSetBitsFromISR+0x24>)
 8038654:	f002 fe9a 	bl	803b38c <xTimerPendFunctionCallFromISR>
 8038658:	6178      	str	r0, [r7, #20]

		return xReturn;
 803865a:	697b      	ldr	r3, [r7, #20]
	}
 803865c:	4618      	mov	r0, r3
 803865e:	3718      	adds	r7, #24
 8038660:	46bd      	mov	sp, r7
 8038662:	bd80      	pop	{r7, pc}
 8038664:	080385e3 	.word	0x080385e3

08038668 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8038668:	b480      	push	{r7}
 803866a:	b083      	sub	sp, #12
 803866c:	af00      	add	r7, sp, #0
 803866e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8038670:	687b      	ldr	r3, [r7, #4]
 8038672:	f103 0208 	add.w	r2, r3, #8
 8038676:	687b      	ldr	r3, [r7, #4]
 8038678:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 803867a:	687b      	ldr	r3, [r7, #4]
 803867c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8038680:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8038682:	687b      	ldr	r3, [r7, #4]
 8038684:	f103 0208 	add.w	r2, r3, #8
 8038688:	687b      	ldr	r3, [r7, #4]
 803868a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 803868c:	687b      	ldr	r3, [r7, #4]
 803868e:	f103 0208 	add.w	r2, r3, #8
 8038692:	687b      	ldr	r3, [r7, #4]
 8038694:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8038696:	687b      	ldr	r3, [r7, #4]
 8038698:	2200      	movs	r2, #0
 803869a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 803869c:	bf00      	nop
 803869e:	370c      	adds	r7, #12
 80386a0:	46bd      	mov	sp, r7
 80386a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80386a6:	4770      	bx	lr

080386a8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80386a8:	b480      	push	{r7}
 80386aa:	b083      	sub	sp, #12
 80386ac:	af00      	add	r7, sp, #0
 80386ae:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80386b0:	687b      	ldr	r3, [r7, #4]
 80386b2:	2200      	movs	r2, #0
 80386b4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80386b6:	bf00      	nop
 80386b8:	370c      	adds	r7, #12
 80386ba:	46bd      	mov	sp, r7
 80386bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80386c0:	4770      	bx	lr

080386c2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80386c2:	b480      	push	{r7}
 80386c4:	b085      	sub	sp, #20
 80386c6:	af00      	add	r7, sp, #0
 80386c8:	6078      	str	r0, [r7, #4]
 80386ca:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80386cc:	687b      	ldr	r3, [r7, #4]
 80386ce:	685b      	ldr	r3, [r3, #4]
 80386d0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80386d2:	683b      	ldr	r3, [r7, #0]
 80386d4:	68fa      	ldr	r2, [r7, #12]
 80386d6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80386d8:	68fb      	ldr	r3, [r7, #12]
 80386da:	689a      	ldr	r2, [r3, #8]
 80386dc:	683b      	ldr	r3, [r7, #0]
 80386de:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80386e0:	68fb      	ldr	r3, [r7, #12]
 80386e2:	689b      	ldr	r3, [r3, #8]
 80386e4:	683a      	ldr	r2, [r7, #0]
 80386e6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80386e8:	68fb      	ldr	r3, [r7, #12]
 80386ea:	683a      	ldr	r2, [r7, #0]
 80386ec:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80386ee:	683b      	ldr	r3, [r7, #0]
 80386f0:	687a      	ldr	r2, [r7, #4]
 80386f2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80386f4:	687b      	ldr	r3, [r7, #4]
 80386f6:	681b      	ldr	r3, [r3, #0]
 80386f8:	1c5a      	adds	r2, r3, #1
 80386fa:	687b      	ldr	r3, [r7, #4]
 80386fc:	601a      	str	r2, [r3, #0]
}
 80386fe:	bf00      	nop
 8038700:	3714      	adds	r7, #20
 8038702:	46bd      	mov	sp, r7
 8038704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8038708:	4770      	bx	lr

0803870a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 803870a:	b480      	push	{r7}
 803870c:	b085      	sub	sp, #20
 803870e:	af00      	add	r7, sp, #0
 8038710:	6078      	str	r0, [r7, #4]
 8038712:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8038714:	683b      	ldr	r3, [r7, #0]
 8038716:	681b      	ldr	r3, [r3, #0]
 8038718:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 803871a:	68bb      	ldr	r3, [r7, #8]
 803871c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8038720:	d103      	bne.n	803872a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8038722:	687b      	ldr	r3, [r7, #4]
 8038724:	691b      	ldr	r3, [r3, #16]
 8038726:	60fb      	str	r3, [r7, #12]
 8038728:	e00c      	b.n	8038744 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 803872a:	687b      	ldr	r3, [r7, #4]
 803872c:	3308      	adds	r3, #8
 803872e:	60fb      	str	r3, [r7, #12]
 8038730:	e002      	b.n	8038738 <vListInsert+0x2e>
 8038732:	68fb      	ldr	r3, [r7, #12]
 8038734:	685b      	ldr	r3, [r3, #4]
 8038736:	60fb      	str	r3, [r7, #12]
 8038738:	68fb      	ldr	r3, [r7, #12]
 803873a:	685b      	ldr	r3, [r3, #4]
 803873c:	681b      	ldr	r3, [r3, #0]
 803873e:	68ba      	ldr	r2, [r7, #8]
 8038740:	429a      	cmp	r2, r3
 8038742:	d2f6      	bcs.n	8038732 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8038744:	68fb      	ldr	r3, [r7, #12]
 8038746:	685a      	ldr	r2, [r3, #4]
 8038748:	683b      	ldr	r3, [r7, #0]
 803874a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 803874c:	683b      	ldr	r3, [r7, #0]
 803874e:	685b      	ldr	r3, [r3, #4]
 8038750:	683a      	ldr	r2, [r7, #0]
 8038752:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8038754:	683b      	ldr	r3, [r7, #0]
 8038756:	68fa      	ldr	r2, [r7, #12]
 8038758:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 803875a:	68fb      	ldr	r3, [r7, #12]
 803875c:	683a      	ldr	r2, [r7, #0]
 803875e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8038760:	683b      	ldr	r3, [r7, #0]
 8038762:	687a      	ldr	r2, [r7, #4]
 8038764:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8038766:	687b      	ldr	r3, [r7, #4]
 8038768:	681b      	ldr	r3, [r3, #0]
 803876a:	1c5a      	adds	r2, r3, #1
 803876c:	687b      	ldr	r3, [r7, #4]
 803876e:	601a      	str	r2, [r3, #0]
}
 8038770:	bf00      	nop
 8038772:	3714      	adds	r7, #20
 8038774:	46bd      	mov	sp, r7
 8038776:	f85d 7b04 	ldr.w	r7, [sp], #4
 803877a:	4770      	bx	lr

0803877c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 803877c:	b480      	push	{r7}
 803877e:	b085      	sub	sp, #20
 8038780:	af00      	add	r7, sp, #0
 8038782:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8038784:	687b      	ldr	r3, [r7, #4]
 8038786:	691b      	ldr	r3, [r3, #16]
 8038788:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 803878a:	687b      	ldr	r3, [r7, #4]
 803878c:	685b      	ldr	r3, [r3, #4]
 803878e:	687a      	ldr	r2, [r7, #4]
 8038790:	6892      	ldr	r2, [r2, #8]
 8038792:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8038794:	687b      	ldr	r3, [r7, #4]
 8038796:	689b      	ldr	r3, [r3, #8]
 8038798:	687a      	ldr	r2, [r7, #4]
 803879a:	6852      	ldr	r2, [r2, #4]
 803879c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 803879e:	68fb      	ldr	r3, [r7, #12]
 80387a0:	685b      	ldr	r3, [r3, #4]
 80387a2:	687a      	ldr	r2, [r7, #4]
 80387a4:	429a      	cmp	r2, r3
 80387a6:	d103      	bne.n	80387b0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80387a8:	687b      	ldr	r3, [r7, #4]
 80387aa:	689a      	ldr	r2, [r3, #8]
 80387ac:	68fb      	ldr	r3, [r7, #12]
 80387ae:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80387b0:	687b      	ldr	r3, [r7, #4]
 80387b2:	2200      	movs	r2, #0
 80387b4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80387b6:	68fb      	ldr	r3, [r7, #12]
 80387b8:	681b      	ldr	r3, [r3, #0]
 80387ba:	1e5a      	subs	r2, r3, #1
 80387bc:	68fb      	ldr	r3, [r7, #12]
 80387be:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80387c0:	68fb      	ldr	r3, [r7, #12]
 80387c2:	681b      	ldr	r3, [r3, #0]
}
 80387c4:	4618      	mov	r0, r3
 80387c6:	3714      	adds	r7, #20
 80387c8:	46bd      	mov	sp, r7
 80387ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80387ce:	4770      	bx	lr

080387d0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80387d0:	b580      	push	{r7, lr}
 80387d2:	b084      	sub	sp, #16
 80387d4:	af00      	add	r7, sp, #0
 80387d6:	6078      	str	r0, [r7, #4]
 80387d8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80387da:	687b      	ldr	r3, [r7, #4]
 80387dc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80387de:	68fb      	ldr	r3, [r7, #12]
 80387e0:	2b00      	cmp	r3, #0
 80387e2:	d109      	bne.n	80387f8 <xQueueGenericReset+0x28>
 80387e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80387e8:	f383 8811 	msr	BASEPRI, r3
 80387ec:	f3bf 8f6f 	isb	sy
 80387f0:	f3bf 8f4f 	dsb	sy
 80387f4:	60bb      	str	r3, [r7, #8]
 80387f6:	e7fe      	b.n	80387f6 <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 80387f8:	f002 ff10 	bl	803b61c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80387fc:	68fb      	ldr	r3, [r7, #12]
 80387fe:	681a      	ldr	r2, [r3, #0]
 8038800:	68fb      	ldr	r3, [r7, #12]
 8038802:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8038804:	68f9      	ldr	r1, [r7, #12]
 8038806:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8038808:	fb01 f303 	mul.w	r3, r1, r3
 803880c:	441a      	add	r2, r3
 803880e:	68fb      	ldr	r3, [r7, #12]
 8038810:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8038812:	68fb      	ldr	r3, [r7, #12]
 8038814:	2200      	movs	r2, #0
 8038816:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8038818:	68fb      	ldr	r3, [r7, #12]
 803881a:	681a      	ldr	r2, [r3, #0]
 803881c:	68fb      	ldr	r3, [r7, #12]
 803881e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8038820:	68fb      	ldr	r3, [r7, #12]
 8038822:	681a      	ldr	r2, [r3, #0]
 8038824:	68fb      	ldr	r3, [r7, #12]
 8038826:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8038828:	3b01      	subs	r3, #1
 803882a:	68f9      	ldr	r1, [r7, #12]
 803882c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 803882e:	fb01 f303 	mul.w	r3, r1, r3
 8038832:	441a      	add	r2, r3
 8038834:	68fb      	ldr	r3, [r7, #12]
 8038836:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8038838:	68fb      	ldr	r3, [r7, #12]
 803883a:	22ff      	movs	r2, #255	; 0xff
 803883c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8038840:	68fb      	ldr	r3, [r7, #12]
 8038842:	22ff      	movs	r2, #255	; 0xff
 8038844:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8038848:	683b      	ldr	r3, [r7, #0]
 803884a:	2b00      	cmp	r3, #0
 803884c:	d114      	bne.n	8038878 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 803884e:	68fb      	ldr	r3, [r7, #12]
 8038850:	691b      	ldr	r3, [r3, #16]
 8038852:	2b00      	cmp	r3, #0
 8038854:	d01a      	beq.n	803888c <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8038856:	68fb      	ldr	r3, [r7, #12]
 8038858:	3310      	adds	r3, #16
 803885a:	4618      	mov	r0, r3
 803885c:	f001 fc3c 	bl	803a0d8 <xTaskRemoveFromEventList>
 8038860:	4603      	mov	r3, r0
 8038862:	2b00      	cmp	r3, #0
 8038864:	d012      	beq.n	803888c <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8038866:	4b0d      	ldr	r3, [pc, #52]	; (803889c <xQueueGenericReset+0xcc>)
 8038868:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 803886c:	601a      	str	r2, [r3, #0]
 803886e:	f3bf 8f4f 	dsb	sy
 8038872:	f3bf 8f6f 	isb	sy
 8038876:	e009      	b.n	803888c <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8038878:	68fb      	ldr	r3, [r7, #12]
 803887a:	3310      	adds	r3, #16
 803887c:	4618      	mov	r0, r3
 803887e:	f7ff fef3 	bl	8038668 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8038882:	68fb      	ldr	r3, [r7, #12]
 8038884:	3324      	adds	r3, #36	; 0x24
 8038886:	4618      	mov	r0, r3
 8038888:	f7ff feee 	bl	8038668 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 803888c:	f002 fef4 	bl	803b678 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8038890:	2301      	movs	r3, #1
}
 8038892:	4618      	mov	r0, r3
 8038894:	3710      	adds	r7, #16
 8038896:	46bd      	mov	sp, r7
 8038898:	bd80      	pop	{r7, pc}
 803889a:	bf00      	nop
 803889c:	e000ed04 	.word	0xe000ed04

080388a0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80388a0:	b580      	push	{r7, lr}
 80388a2:	b08e      	sub	sp, #56	; 0x38
 80388a4:	af02      	add	r7, sp, #8
 80388a6:	60f8      	str	r0, [r7, #12]
 80388a8:	60b9      	str	r1, [r7, #8]
 80388aa:	607a      	str	r2, [r7, #4]
 80388ac:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80388ae:	68fb      	ldr	r3, [r7, #12]
 80388b0:	2b00      	cmp	r3, #0
 80388b2:	d109      	bne.n	80388c8 <xQueueGenericCreateStatic+0x28>
 80388b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80388b8:	f383 8811 	msr	BASEPRI, r3
 80388bc:	f3bf 8f6f 	isb	sy
 80388c0:	f3bf 8f4f 	dsb	sy
 80388c4:	62bb      	str	r3, [r7, #40]	; 0x28
 80388c6:	e7fe      	b.n	80388c6 <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80388c8:	683b      	ldr	r3, [r7, #0]
 80388ca:	2b00      	cmp	r3, #0
 80388cc:	d109      	bne.n	80388e2 <xQueueGenericCreateStatic+0x42>
 80388ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80388d2:	f383 8811 	msr	BASEPRI, r3
 80388d6:	f3bf 8f6f 	isb	sy
 80388da:	f3bf 8f4f 	dsb	sy
 80388de:	627b      	str	r3, [r7, #36]	; 0x24
 80388e0:	e7fe      	b.n	80388e0 <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80388e2:	687b      	ldr	r3, [r7, #4]
 80388e4:	2b00      	cmp	r3, #0
 80388e6:	d002      	beq.n	80388ee <xQueueGenericCreateStatic+0x4e>
 80388e8:	68bb      	ldr	r3, [r7, #8]
 80388ea:	2b00      	cmp	r3, #0
 80388ec:	d001      	beq.n	80388f2 <xQueueGenericCreateStatic+0x52>
 80388ee:	2301      	movs	r3, #1
 80388f0:	e000      	b.n	80388f4 <xQueueGenericCreateStatic+0x54>
 80388f2:	2300      	movs	r3, #0
 80388f4:	2b00      	cmp	r3, #0
 80388f6:	d109      	bne.n	803890c <xQueueGenericCreateStatic+0x6c>
 80388f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80388fc:	f383 8811 	msr	BASEPRI, r3
 8038900:	f3bf 8f6f 	isb	sy
 8038904:	f3bf 8f4f 	dsb	sy
 8038908:	623b      	str	r3, [r7, #32]
 803890a:	e7fe      	b.n	803890a <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 803890c:	687b      	ldr	r3, [r7, #4]
 803890e:	2b00      	cmp	r3, #0
 8038910:	d102      	bne.n	8038918 <xQueueGenericCreateStatic+0x78>
 8038912:	68bb      	ldr	r3, [r7, #8]
 8038914:	2b00      	cmp	r3, #0
 8038916:	d101      	bne.n	803891c <xQueueGenericCreateStatic+0x7c>
 8038918:	2301      	movs	r3, #1
 803891a:	e000      	b.n	803891e <xQueueGenericCreateStatic+0x7e>
 803891c:	2300      	movs	r3, #0
 803891e:	2b00      	cmp	r3, #0
 8038920:	d109      	bne.n	8038936 <xQueueGenericCreateStatic+0x96>
 8038922:	f04f 0350 	mov.w	r3, #80	; 0x50
 8038926:	f383 8811 	msr	BASEPRI, r3
 803892a:	f3bf 8f6f 	isb	sy
 803892e:	f3bf 8f4f 	dsb	sy
 8038932:	61fb      	str	r3, [r7, #28]
 8038934:	e7fe      	b.n	8038934 <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8038936:	2350      	movs	r3, #80	; 0x50
 8038938:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 803893a:	697b      	ldr	r3, [r7, #20]
 803893c:	2b50      	cmp	r3, #80	; 0x50
 803893e:	d009      	beq.n	8038954 <xQueueGenericCreateStatic+0xb4>
 8038940:	f04f 0350 	mov.w	r3, #80	; 0x50
 8038944:	f383 8811 	msr	BASEPRI, r3
 8038948:	f3bf 8f6f 	isb	sy
 803894c:	f3bf 8f4f 	dsb	sy
 8038950:	61bb      	str	r3, [r7, #24]
 8038952:	e7fe      	b.n	8038952 <xQueueGenericCreateStatic+0xb2>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8038954:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8038956:	683b      	ldr	r3, [r7, #0]
 8038958:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 803895a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 803895c:	2b00      	cmp	r3, #0
 803895e:	d00d      	beq.n	803897c <xQueueGenericCreateStatic+0xdc>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8038960:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8038962:	2201      	movs	r2, #1
 8038964:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8038968:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 803896c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 803896e:	9300      	str	r3, [sp, #0]
 8038970:	4613      	mov	r3, r2
 8038972:	687a      	ldr	r2, [r7, #4]
 8038974:	68b9      	ldr	r1, [r7, #8]
 8038976:	68f8      	ldr	r0, [r7, #12]
 8038978:	f000 f844 	bl	8038a04 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 803897c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 803897e:	4618      	mov	r0, r3
 8038980:	3730      	adds	r7, #48	; 0x30
 8038982:	46bd      	mov	sp, r7
 8038984:	bd80      	pop	{r7, pc}

08038986 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8038986:	b580      	push	{r7, lr}
 8038988:	b08a      	sub	sp, #40	; 0x28
 803898a:	af02      	add	r7, sp, #8
 803898c:	60f8      	str	r0, [r7, #12]
 803898e:	60b9      	str	r1, [r7, #8]
 8038990:	4613      	mov	r3, r2
 8038992:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8038994:	68fb      	ldr	r3, [r7, #12]
 8038996:	2b00      	cmp	r3, #0
 8038998:	d109      	bne.n	80389ae <xQueueGenericCreate+0x28>
 803899a:	f04f 0350 	mov.w	r3, #80	; 0x50
 803899e:	f383 8811 	msr	BASEPRI, r3
 80389a2:	f3bf 8f6f 	isb	sy
 80389a6:	f3bf 8f4f 	dsb	sy
 80389aa:	613b      	str	r3, [r7, #16]
 80389ac:	e7fe      	b.n	80389ac <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 80389ae:	68bb      	ldr	r3, [r7, #8]
 80389b0:	2b00      	cmp	r3, #0
 80389b2:	d102      	bne.n	80389ba <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 80389b4:	2300      	movs	r3, #0
 80389b6:	61fb      	str	r3, [r7, #28]
 80389b8:	e004      	b.n	80389c4 <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80389ba:	68fb      	ldr	r3, [r7, #12]
 80389bc:	68ba      	ldr	r2, [r7, #8]
 80389be:	fb02 f303 	mul.w	r3, r2, r3
 80389c2:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80389c4:	69fb      	ldr	r3, [r7, #28]
 80389c6:	3350      	adds	r3, #80	; 0x50
 80389c8:	4618      	mov	r0, r3
 80389ca:	f002 ff41 	bl	803b850 <pvPortMalloc>
 80389ce:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80389d0:	69bb      	ldr	r3, [r7, #24]
 80389d2:	2b00      	cmp	r3, #0
 80389d4:	d011      	beq.n	80389fa <xQueueGenericCreate+0x74>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80389d6:	69bb      	ldr	r3, [r7, #24]
 80389d8:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80389da:	697b      	ldr	r3, [r7, #20]
 80389dc:	3350      	adds	r3, #80	; 0x50
 80389de:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80389e0:	69bb      	ldr	r3, [r7, #24]
 80389e2:	2200      	movs	r2, #0
 80389e4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80389e8:	79fa      	ldrb	r2, [r7, #7]
 80389ea:	69bb      	ldr	r3, [r7, #24]
 80389ec:	9300      	str	r3, [sp, #0]
 80389ee:	4613      	mov	r3, r2
 80389f0:	697a      	ldr	r2, [r7, #20]
 80389f2:	68b9      	ldr	r1, [r7, #8]
 80389f4:	68f8      	ldr	r0, [r7, #12]
 80389f6:	f000 f805 	bl	8038a04 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80389fa:	69bb      	ldr	r3, [r7, #24]
	}
 80389fc:	4618      	mov	r0, r3
 80389fe:	3720      	adds	r7, #32
 8038a00:	46bd      	mov	sp, r7
 8038a02:	bd80      	pop	{r7, pc}

08038a04 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8038a04:	b580      	push	{r7, lr}
 8038a06:	b084      	sub	sp, #16
 8038a08:	af00      	add	r7, sp, #0
 8038a0a:	60f8      	str	r0, [r7, #12]
 8038a0c:	60b9      	str	r1, [r7, #8]
 8038a0e:	607a      	str	r2, [r7, #4]
 8038a10:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8038a12:	68bb      	ldr	r3, [r7, #8]
 8038a14:	2b00      	cmp	r3, #0
 8038a16:	d103      	bne.n	8038a20 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8038a18:	69bb      	ldr	r3, [r7, #24]
 8038a1a:	69ba      	ldr	r2, [r7, #24]
 8038a1c:	601a      	str	r2, [r3, #0]
 8038a1e:	e002      	b.n	8038a26 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8038a20:	69bb      	ldr	r3, [r7, #24]
 8038a22:	687a      	ldr	r2, [r7, #4]
 8038a24:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8038a26:	69bb      	ldr	r3, [r7, #24]
 8038a28:	68fa      	ldr	r2, [r7, #12]
 8038a2a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8038a2c:	69bb      	ldr	r3, [r7, #24]
 8038a2e:	68ba      	ldr	r2, [r7, #8]
 8038a30:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8038a32:	2101      	movs	r1, #1
 8038a34:	69b8      	ldr	r0, [r7, #24]
 8038a36:	f7ff fecb 	bl	80387d0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8038a3a:	69bb      	ldr	r3, [r7, #24]
 8038a3c:	78fa      	ldrb	r2, [r7, #3]
 8038a3e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8038a42:	bf00      	nop
 8038a44:	3710      	adds	r7, #16
 8038a46:	46bd      	mov	sp, r7
 8038a48:	bd80      	pop	{r7, pc}

08038a4a <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8038a4a:	b580      	push	{r7, lr}
 8038a4c:	b082      	sub	sp, #8
 8038a4e:	af00      	add	r7, sp, #0
 8038a50:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8038a52:	687b      	ldr	r3, [r7, #4]
 8038a54:	2b00      	cmp	r3, #0
 8038a56:	d00e      	beq.n	8038a76 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8038a58:	687b      	ldr	r3, [r7, #4]
 8038a5a:	2200      	movs	r2, #0
 8038a5c:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8038a5e:	687b      	ldr	r3, [r7, #4]
 8038a60:	2200      	movs	r2, #0
 8038a62:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8038a64:	687b      	ldr	r3, [r7, #4]
 8038a66:	2200      	movs	r2, #0
 8038a68:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8038a6a:	2300      	movs	r3, #0
 8038a6c:	2200      	movs	r2, #0
 8038a6e:	2100      	movs	r1, #0
 8038a70:	6878      	ldr	r0, [r7, #4]
 8038a72:	f000 f89f 	bl	8038bb4 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8038a76:	bf00      	nop
 8038a78:	3708      	adds	r7, #8
 8038a7a:	46bd      	mov	sp, r7
 8038a7c:	bd80      	pop	{r7, pc}

08038a7e <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8038a7e:	b580      	push	{r7, lr}
 8038a80:	b086      	sub	sp, #24
 8038a82:	af00      	add	r7, sp, #0
 8038a84:	4603      	mov	r3, r0
 8038a86:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8038a88:	2301      	movs	r3, #1
 8038a8a:	617b      	str	r3, [r7, #20]
 8038a8c:	2300      	movs	r3, #0
 8038a8e:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8038a90:	79fb      	ldrb	r3, [r7, #7]
 8038a92:	461a      	mov	r2, r3
 8038a94:	6939      	ldr	r1, [r7, #16]
 8038a96:	6978      	ldr	r0, [r7, #20]
 8038a98:	f7ff ff75 	bl	8038986 <xQueueGenericCreate>
 8038a9c:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8038a9e:	68f8      	ldr	r0, [r7, #12]
 8038aa0:	f7ff ffd3 	bl	8038a4a <prvInitialiseMutex>

		return xNewQueue;
 8038aa4:	68fb      	ldr	r3, [r7, #12]
	}
 8038aa6:	4618      	mov	r0, r3
 8038aa8:	3718      	adds	r7, #24
 8038aaa:	46bd      	mov	sp, r7
 8038aac:	bd80      	pop	{r7, pc}

08038aae <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8038aae:	b580      	push	{r7, lr}
 8038ab0:	b088      	sub	sp, #32
 8038ab2:	af02      	add	r7, sp, #8
 8038ab4:	4603      	mov	r3, r0
 8038ab6:	6039      	str	r1, [r7, #0]
 8038ab8:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8038aba:	2301      	movs	r3, #1
 8038abc:	617b      	str	r3, [r7, #20]
 8038abe:	2300      	movs	r3, #0
 8038ac0:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8038ac2:	79fb      	ldrb	r3, [r7, #7]
 8038ac4:	9300      	str	r3, [sp, #0]
 8038ac6:	683b      	ldr	r3, [r7, #0]
 8038ac8:	2200      	movs	r2, #0
 8038aca:	6939      	ldr	r1, [r7, #16]
 8038acc:	6978      	ldr	r0, [r7, #20]
 8038ace:	f7ff fee7 	bl	80388a0 <xQueueGenericCreateStatic>
 8038ad2:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8038ad4:	68f8      	ldr	r0, [r7, #12]
 8038ad6:	f7ff ffb8 	bl	8038a4a <prvInitialiseMutex>

		return xNewQueue;
 8038ada:	68fb      	ldr	r3, [r7, #12]
	}
 8038adc:	4618      	mov	r0, r3
 8038ade:	3718      	adds	r7, #24
 8038ae0:	46bd      	mov	sp, r7
 8038ae2:	bd80      	pop	{r7, pc}

08038ae4 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 8038ae4:	b590      	push	{r4, r7, lr}
 8038ae6:	b087      	sub	sp, #28
 8038ae8:	af00      	add	r7, sp, #0
 8038aea:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8038aec:	687b      	ldr	r3, [r7, #4]
 8038aee:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8038af0:	693b      	ldr	r3, [r7, #16]
 8038af2:	2b00      	cmp	r3, #0
 8038af4:	d109      	bne.n	8038b0a <xQueueGiveMutexRecursive+0x26>
 8038af6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8038afa:	f383 8811 	msr	BASEPRI, r3
 8038afe:	f3bf 8f6f 	isb	sy
 8038b02:	f3bf 8f4f 	dsb	sy
 8038b06:	60fb      	str	r3, [r7, #12]
 8038b08:	e7fe      	b.n	8038b08 <xQueueGiveMutexRecursive+0x24>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8038b0a:	693b      	ldr	r3, [r7, #16]
 8038b0c:	689c      	ldr	r4, [r3, #8]
 8038b0e:	f001 fd09 	bl	803a524 <xTaskGetCurrentTaskHandle>
 8038b12:	4603      	mov	r3, r0
 8038b14:	429c      	cmp	r4, r3
 8038b16:	d111      	bne.n	8038b3c <xQueueGiveMutexRecursive+0x58>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 8038b18:	693b      	ldr	r3, [r7, #16]
 8038b1a:	68db      	ldr	r3, [r3, #12]
 8038b1c:	1e5a      	subs	r2, r3, #1
 8038b1e:	693b      	ldr	r3, [r7, #16]
 8038b20:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 8038b22:	693b      	ldr	r3, [r7, #16]
 8038b24:	68db      	ldr	r3, [r3, #12]
 8038b26:	2b00      	cmp	r3, #0
 8038b28:	d105      	bne.n	8038b36 <xQueueGiveMutexRecursive+0x52>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 8038b2a:	2300      	movs	r3, #0
 8038b2c:	2200      	movs	r2, #0
 8038b2e:	2100      	movs	r1, #0
 8038b30:	6938      	ldr	r0, [r7, #16]
 8038b32:	f000 f83f 	bl	8038bb4 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 8038b36:	2301      	movs	r3, #1
 8038b38:	617b      	str	r3, [r7, #20]
 8038b3a:	e001      	b.n	8038b40 <xQueueGiveMutexRecursive+0x5c>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 8038b3c:	2300      	movs	r3, #0
 8038b3e:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 8038b40:	697b      	ldr	r3, [r7, #20]
	}
 8038b42:	4618      	mov	r0, r3
 8038b44:	371c      	adds	r7, #28
 8038b46:	46bd      	mov	sp, r7
 8038b48:	bd90      	pop	{r4, r7, pc}

08038b4a <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 8038b4a:	b590      	push	{r4, r7, lr}
 8038b4c:	b087      	sub	sp, #28
 8038b4e:	af00      	add	r7, sp, #0
 8038b50:	6078      	str	r0, [r7, #4]
 8038b52:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8038b54:	687b      	ldr	r3, [r7, #4]
 8038b56:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8038b58:	693b      	ldr	r3, [r7, #16]
 8038b5a:	2b00      	cmp	r3, #0
 8038b5c:	d109      	bne.n	8038b72 <xQueueTakeMutexRecursive+0x28>
 8038b5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8038b62:	f383 8811 	msr	BASEPRI, r3
 8038b66:	f3bf 8f6f 	isb	sy
 8038b6a:	f3bf 8f4f 	dsb	sy
 8038b6e:	60fb      	str	r3, [r7, #12]
 8038b70:	e7fe      	b.n	8038b70 <xQueueTakeMutexRecursive+0x26>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8038b72:	693b      	ldr	r3, [r7, #16]
 8038b74:	689c      	ldr	r4, [r3, #8]
 8038b76:	f001 fcd5 	bl	803a524 <xTaskGetCurrentTaskHandle>
 8038b7a:	4603      	mov	r3, r0
 8038b7c:	429c      	cmp	r4, r3
 8038b7e:	d107      	bne.n	8038b90 <xQueueTakeMutexRecursive+0x46>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8038b80:	693b      	ldr	r3, [r7, #16]
 8038b82:	68db      	ldr	r3, [r3, #12]
 8038b84:	1c5a      	adds	r2, r3, #1
 8038b86:	693b      	ldr	r3, [r7, #16]
 8038b88:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 8038b8a:	2301      	movs	r3, #1
 8038b8c:	617b      	str	r3, [r7, #20]
 8038b8e:	e00c      	b.n	8038baa <xQueueTakeMutexRecursive+0x60>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8038b90:	6839      	ldr	r1, [r7, #0]
 8038b92:	6938      	ldr	r0, [r7, #16]
 8038b94:	f000 fa78 	bl	8039088 <xQueueSemaphoreTake>
 8038b98:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 8038b9a:	697b      	ldr	r3, [r7, #20]
 8038b9c:	2b00      	cmp	r3, #0
 8038b9e:	d004      	beq.n	8038baa <xQueueTakeMutexRecursive+0x60>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8038ba0:	693b      	ldr	r3, [r7, #16]
 8038ba2:	68db      	ldr	r3, [r3, #12]
 8038ba4:	1c5a      	adds	r2, r3, #1
 8038ba6:	693b      	ldr	r3, [r7, #16]
 8038ba8:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 8038baa:	697b      	ldr	r3, [r7, #20]
	}
 8038bac:	4618      	mov	r0, r3
 8038bae:	371c      	adds	r7, #28
 8038bb0:	46bd      	mov	sp, r7
 8038bb2:	bd90      	pop	{r4, r7, pc}

08038bb4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8038bb4:	b580      	push	{r7, lr}
 8038bb6:	b08e      	sub	sp, #56	; 0x38
 8038bb8:	af00      	add	r7, sp, #0
 8038bba:	60f8      	str	r0, [r7, #12]
 8038bbc:	60b9      	str	r1, [r7, #8]
 8038bbe:	607a      	str	r2, [r7, #4]
 8038bc0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8038bc2:	2300      	movs	r3, #0
 8038bc4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8038bc6:	68fb      	ldr	r3, [r7, #12]
 8038bc8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8038bca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8038bcc:	2b00      	cmp	r3, #0
 8038bce:	d109      	bne.n	8038be4 <xQueueGenericSend+0x30>
 8038bd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8038bd4:	f383 8811 	msr	BASEPRI, r3
 8038bd8:	f3bf 8f6f 	isb	sy
 8038bdc:	f3bf 8f4f 	dsb	sy
 8038be0:	62bb      	str	r3, [r7, #40]	; 0x28
 8038be2:	e7fe      	b.n	8038be2 <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8038be4:	68bb      	ldr	r3, [r7, #8]
 8038be6:	2b00      	cmp	r3, #0
 8038be8:	d103      	bne.n	8038bf2 <xQueueGenericSend+0x3e>
 8038bea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8038bec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8038bee:	2b00      	cmp	r3, #0
 8038bf0:	d101      	bne.n	8038bf6 <xQueueGenericSend+0x42>
 8038bf2:	2301      	movs	r3, #1
 8038bf4:	e000      	b.n	8038bf8 <xQueueGenericSend+0x44>
 8038bf6:	2300      	movs	r3, #0
 8038bf8:	2b00      	cmp	r3, #0
 8038bfa:	d109      	bne.n	8038c10 <xQueueGenericSend+0x5c>
 8038bfc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8038c00:	f383 8811 	msr	BASEPRI, r3
 8038c04:	f3bf 8f6f 	isb	sy
 8038c08:	f3bf 8f4f 	dsb	sy
 8038c0c:	627b      	str	r3, [r7, #36]	; 0x24
 8038c0e:	e7fe      	b.n	8038c0e <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8038c10:	683b      	ldr	r3, [r7, #0]
 8038c12:	2b02      	cmp	r3, #2
 8038c14:	d103      	bne.n	8038c1e <xQueueGenericSend+0x6a>
 8038c16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8038c18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8038c1a:	2b01      	cmp	r3, #1
 8038c1c:	d101      	bne.n	8038c22 <xQueueGenericSend+0x6e>
 8038c1e:	2301      	movs	r3, #1
 8038c20:	e000      	b.n	8038c24 <xQueueGenericSend+0x70>
 8038c22:	2300      	movs	r3, #0
 8038c24:	2b00      	cmp	r3, #0
 8038c26:	d109      	bne.n	8038c3c <xQueueGenericSend+0x88>
 8038c28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8038c2c:	f383 8811 	msr	BASEPRI, r3
 8038c30:	f3bf 8f6f 	isb	sy
 8038c34:	f3bf 8f4f 	dsb	sy
 8038c38:	623b      	str	r3, [r7, #32]
 8038c3a:	e7fe      	b.n	8038c3a <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8038c3c:	f001 fc82 	bl	803a544 <xTaskGetSchedulerState>
 8038c40:	4603      	mov	r3, r0
 8038c42:	2b00      	cmp	r3, #0
 8038c44:	d102      	bne.n	8038c4c <xQueueGenericSend+0x98>
 8038c46:	687b      	ldr	r3, [r7, #4]
 8038c48:	2b00      	cmp	r3, #0
 8038c4a:	d101      	bne.n	8038c50 <xQueueGenericSend+0x9c>
 8038c4c:	2301      	movs	r3, #1
 8038c4e:	e000      	b.n	8038c52 <xQueueGenericSend+0x9e>
 8038c50:	2300      	movs	r3, #0
 8038c52:	2b00      	cmp	r3, #0
 8038c54:	d109      	bne.n	8038c6a <xQueueGenericSend+0xb6>
 8038c56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8038c5a:	f383 8811 	msr	BASEPRI, r3
 8038c5e:	f3bf 8f6f 	isb	sy
 8038c62:	f3bf 8f4f 	dsb	sy
 8038c66:	61fb      	str	r3, [r7, #28]
 8038c68:	e7fe      	b.n	8038c68 <xQueueGenericSend+0xb4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8038c6a:	f002 fcd7 	bl	803b61c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8038c6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8038c70:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8038c72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8038c74:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8038c76:	429a      	cmp	r2, r3
 8038c78:	d302      	bcc.n	8038c80 <xQueueGenericSend+0xcc>
 8038c7a:	683b      	ldr	r3, [r7, #0]
 8038c7c:	2b02      	cmp	r3, #2
 8038c7e:	d129      	bne.n	8038cd4 <xQueueGenericSend+0x120>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8038c80:	683a      	ldr	r2, [r7, #0]
 8038c82:	68b9      	ldr	r1, [r7, #8]
 8038c84:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8038c86:	f000 fb9c 	bl	80393c2 <prvCopyDataToQueue>
 8038c8a:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8038c8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8038c8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8038c90:	2b00      	cmp	r3, #0
 8038c92:	d010      	beq.n	8038cb6 <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8038c94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8038c96:	3324      	adds	r3, #36	; 0x24
 8038c98:	4618      	mov	r0, r3
 8038c9a:	f001 fa1d 	bl	803a0d8 <xTaskRemoveFromEventList>
 8038c9e:	4603      	mov	r3, r0
 8038ca0:	2b00      	cmp	r3, #0
 8038ca2:	d013      	beq.n	8038ccc <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8038ca4:	4b3f      	ldr	r3, [pc, #252]	; (8038da4 <xQueueGenericSend+0x1f0>)
 8038ca6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8038caa:	601a      	str	r2, [r3, #0]
 8038cac:	f3bf 8f4f 	dsb	sy
 8038cb0:	f3bf 8f6f 	isb	sy
 8038cb4:	e00a      	b.n	8038ccc <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8038cb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8038cb8:	2b00      	cmp	r3, #0
 8038cba:	d007      	beq.n	8038ccc <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8038cbc:	4b39      	ldr	r3, [pc, #228]	; (8038da4 <xQueueGenericSend+0x1f0>)
 8038cbe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8038cc2:	601a      	str	r2, [r3, #0]
 8038cc4:	f3bf 8f4f 	dsb	sy
 8038cc8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8038ccc:	f002 fcd4 	bl	803b678 <vPortExitCritical>
				return pdPASS;
 8038cd0:	2301      	movs	r3, #1
 8038cd2:	e063      	b.n	8038d9c <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8038cd4:	687b      	ldr	r3, [r7, #4]
 8038cd6:	2b00      	cmp	r3, #0
 8038cd8:	d103      	bne.n	8038ce2 <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8038cda:	f002 fccd 	bl	803b678 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8038cde:	2300      	movs	r3, #0
 8038ce0:	e05c      	b.n	8038d9c <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8038ce2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8038ce4:	2b00      	cmp	r3, #0
 8038ce6:	d106      	bne.n	8038cf6 <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8038ce8:	f107 0314 	add.w	r3, r7, #20
 8038cec:	4618      	mov	r0, r3
 8038cee:	f001 fab5 	bl	803a25c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8038cf2:	2301      	movs	r3, #1
 8038cf4:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8038cf6:	f002 fcbf 	bl	803b678 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8038cfa:	f000 ff85 	bl	8039c08 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8038cfe:	f002 fc8d 	bl	803b61c <vPortEnterCritical>
 8038d02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8038d04:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8038d08:	b25b      	sxtb	r3, r3
 8038d0a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8038d0e:	d103      	bne.n	8038d18 <xQueueGenericSend+0x164>
 8038d10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8038d12:	2200      	movs	r2, #0
 8038d14:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8038d18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8038d1a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8038d1e:	b25b      	sxtb	r3, r3
 8038d20:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8038d24:	d103      	bne.n	8038d2e <xQueueGenericSend+0x17a>
 8038d26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8038d28:	2200      	movs	r2, #0
 8038d2a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8038d2e:	f002 fca3 	bl	803b678 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8038d32:	1d3a      	adds	r2, r7, #4
 8038d34:	f107 0314 	add.w	r3, r7, #20
 8038d38:	4611      	mov	r1, r2
 8038d3a:	4618      	mov	r0, r3
 8038d3c:	f001 faa4 	bl	803a288 <xTaskCheckForTimeOut>
 8038d40:	4603      	mov	r3, r0
 8038d42:	2b00      	cmp	r3, #0
 8038d44:	d124      	bne.n	8038d90 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8038d46:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8038d48:	f000 fc33 	bl	80395b2 <prvIsQueueFull>
 8038d4c:	4603      	mov	r3, r0
 8038d4e:	2b00      	cmp	r3, #0
 8038d50:	d018      	beq.n	8038d84 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8038d52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8038d54:	3310      	adds	r3, #16
 8038d56:	687a      	ldr	r2, [r7, #4]
 8038d58:	4611      	mov	r1, r2
 8038d5a:	4618      	mov	r0, r3
 8038d5c:	f001 f934 	bl	8039fc8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8038d60:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8038d62:	f000 fbbe 	bl	80394e2 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8038d66:	f000 ff5d 	bl	8039c24 <xTaskResumeAll>
 8038d6a:	4603      	mov	r3, r0
 8038d6c:	2b00      	cmp	r3, #0
 8038d6e:	f47f af7c 	bne.w	8038c6a <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 8038d72:	4b0c      	ldr	r3, [pc, #48]	; (8038da4 <xQueueGenericSend+0x1f0>)
 8038d74:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8038d78:	601a      	str	r2, [r3, #0]
 8038d7a:	f3bf 8f4f 	dsb	sy
 8038d7e:	f3bf 8f6f 	isb	sy
 8038d82:	e772      	b.n	8038c6a <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8038d84:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8038d86:	f000 fbac 	bl	80394e2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8038d8a:	f000 ff4b 	bl	8039c24 <xTaskResumeAll>
 8038d8e:	e76c      	b.n	8038c6a <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8038d90:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8038d92:	f000 fba6 	bl	80394e2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8038d96:	f000 ff45 	bl	8039c24 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8038d9a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8038d9c:	4618      	mov	r0, r3
 8038d9e:	3738      	adds	r7, #56	; 0x38
 8038da0:	46bd      	mov	sp, r7
 8038da2:	bd80      	pop	{r7, pc}
 8038da4:	e000ed04 	.word	0xe000ed04

08038da8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8038da8:	b580      	push	{r7, lr}
 8038daa:	b08e      	sub	sp, #56	; 0x38
 8038dac:	af00      	add	r7, sp, #0
 8038dae:	60f8      	str	r0, [r7, #12]
 8038db0:	60b9      	str	r1, [r7, #8]
 8038db2:	607a      	str	r2, [r7, #4]
 8038db4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8038db6:	68fb      	ldr	r3, [r7, #12]
 8038db8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8038dba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8038dbc:	2b00      	cmp	r3, #0
 8038dbe:	d109      	bne.n	8038dd4 <xQueueGenericSendFromISR+0x2c>
 8038dc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8038dc4:	f383 8811 	msr	BASEPRI, r3
 8038dc8:	f3bf 8f6f 	isb	sy
 8038dcc:	f3bf 8f4f 	dsb	sy
 8038dd0:	627b      	str	r3, [r7, #36]	; 0x24
 8038dd2:	e7fe      	b.n	8038dd2 <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8038dd4:	68bb      	ldr	r3, [r7, #8]
 8038dd6:	2b00      	cmp	r3, #0
 8038dd8:	d103      	bne.n	8038de2 <xQueueGenericSendFromISR+0x3a>
 8038dda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8038ddc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8038dde:	2b00      	cmp	r3, #0
 8038de0:	d101      	bne.n	8038de6 <xQueueGenericSendFromISR+0x3e>
 8038de2:	2301      	movs	r3, #1
 8038de4:	e000      	b.n	8038de8 <xQueueGenericSendFromISR+0x40>
 8038de6:	2300      	movs	r3, #0
 8038de8:	2b00      	cmp	r3, #0
 8038dea:	d109      	bne.n	8038e00 <xQueueGenericSendFromISR+0x58>
 8038dec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8038df0:	f383 8811 	msr	BASEPRI, r3
 8038df4:	f3bf 8f6f 	isb	sy
 8038df8:	f3bf 8f4f 	dsb	sy
 8038dfc:	623b      	str	r3, [r7, #32]
 8038dfe:	e7fe      	b.n	8038dfe <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8038e00:	683b      	ldr	r3, [r7, #0]
 8038e02:	2b02      	cmp	r3, #2
 8038e04:	d103      	bne.n	8038e0e <xQueueGenericSendFromISR+0x66>
 8038e06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8038e08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8038e0a:	2b01      	cmp	r3, #1
 8038e0c:	d101      	bne.n	8038e12 <xQueueGenericSendFromISR+0x6a>
 8038e0e:	2301      	movs	r3, #1
 8038e10:	e000      	b.n	8038e14 <xQueueGenericSendFromISR+0x6c>
 8038e12:	2300      	movs	r3, #0
 8038e14:	2b00      	cmp	r3, #0
 8038e16:	d109      	bne.n	8038e2c <xQueueGenericSendFromISR+0x84>
 8038e18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8038e1c:	f383 8811 	msr	BASEPRI, r3
 8038e20:	f3bf 8f6f 	isb	sy
 8038e24:	f3bf 8f4f 	dsb	sy
 8038e28:	61fb      	str	r3, [r7, #28]
 8038e2a:	e7fe      	b.n	8038e2a <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8038e2c:	f002 fcd2 	bl	803b7d4 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8038e30:	f3ef 8211 	mrs	r2, BASEPRI
 8038e34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8038e38:	f383 8811 	msr	BASEPRI, r3
 8038e3c:	f3bf 8f6f 	isb	sy
 8038e40:	f3bf 8f4f 	dsb	sy
 8038e44:	61ba      	str	r2, [r7, #24]
 8038e46:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8038e48:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8038e4a:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8038e4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8038e4e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8038e50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8038e52:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8038e54:	429a      	cmp	r2, r3
 8038e56:	d302      	bcc.n	8038e5e <xQueueGenericSendFromISR+0xb6>
 8038e58:	683b      	ldr	r3, [r7, #0]
 8038e5a:	2b02      	cmp	r3, #2
 8038e5c:	d12c      	bne.n	8038eb8 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8038e5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8038e60:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8038e64:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8038e68:	683a      	ldr	r2, [r7, #0]
 8038e6a:	68b9      	ldr	r1, [r7, #8]
 8038e6c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8038e6e:	f000 faa8 	bl	80393c2 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8038e72:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8038e76:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8038e7a:	d112      	bne.n	8038ea2 <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8038e7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8038e7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8038e80:	2b00      	cmp	r3, #0
 8038e82:	d016      	beq.n	8038eb2 <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8038e84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8038e86:	3324      	adds	r3, #36	; 0x24
 8038e88:	4618      	mov	r0, r3
 8038e8a:	f001 f925 	bl	803a0d8 <xTaskRemoveFromEventList>
 8038e8e:	4603      	mov	r3, r0
 8038e90:	2b00      	cmp	r3, #0
 8038e92:	d00e      	beq.n	8038eb2 <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8038e94:	687b      	ldr	r3, [r7, #4]
 8038e96:	2b00      	cmp	r3, #0
 8038e98:	d00b      	beq.n	8038eb2 <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8038e9a:	687b      	ldr	r3, [r7, #4]
 8038e9c:	2201      	movs	r2, #1
 8038e9e:	601a      	str	r2, [r3, #0]
 8038ea0:	e007      	b.n	8038eb2 <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8038ea2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8038ea6:	3301      	adds	r3, #1
 8038ea8:	b2db      	uxtb	r3, r3
 8038eaa:	b25a      	sxtb	r2, r3
 8038eac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8038eae:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8038eb2:	2301      	movs	r3, #1
 8038eb4:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8038eb6:	e001      	b.n	8038ebc <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8038eb8:	2300      	movs	r3, #0
 8038eba:	637b      	str	r3, [r7, #52]	; 0x34
 8038ebc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8038ebe:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8038ec0:	693b      	ldr	r3, [r7, #16]
 8038ec2:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8038ec6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8038ec8:	4618      	mov	r0, r3
 8038eca:	3738      	adds	r7, #56	; 0x38
 8038ecc:	46bd      	mov	sp, r7
 8038ece:	bd80      	pop	{r7, pc}

08038ed0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8038ed0:	b580      	push	{r7, lr}
 8038ed2:	b08c      	sub	sp, #48	; 0x30
 8038ed4:	af00      	add	r7, sp, #0
 8038ed6:	60f8      	str	r0, [r7, #12]
 8038ed8:	60b9      	str	r1, [r7, #8]
 8038eda:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8038edc:	2300      	movs	r3, #0
 8038ede:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8038ee0:	68fb      	ldr	r3, [r7, #12]
 8038ee2:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8038ee4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8038ee6:	2b00      	cmp	r3, #0
 8038ee8:	d109      	bne.n	8038efe <xQueueReceive+0x2e>
	__asm volatile
 8038eea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8038eee:	f383 8811 	msr	BASEPRI, r3
 8038ef2:	f3bf 8f6f 	isb	sy
 8038ef6:	f3bf 8f4f 	dsb	sy
 8038efa:	623b      	str	r3, [r7, #32]
 8038efc:	e7fe      	b.n	8038efc <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8038efe:	68bb      	ldr	r3, [r7, #8]
 8038f00:	2b00      	cmp	r3, #0
 8038f02:	d103      	bne.n	8038f0c <xQueueReceive+0x3c>
 8038f04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8038f06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8038f08:	2b00      	cmp	r3, #0
 8038f0a:	d101      	bne.n	8038f10 <xQueueReceive+0x40>
 8038f0c:	2301      	movs	r3, #1
 8038f0e:	e000      	b.n	8038f12 <xQueueReceive+0x42>
 8038f10:	2300      	movs	r3, #0
 8038f12:	2b00      	cmp	r3, #0
 8038f14:	d109      	bne.n	8038f2a <xQueueReceive+0x5a>
 8038f16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8038f1a:	f383 8811 	msr	BASEPRI, r3
 8038f1e:	f3bf 8f6f 	isb	sy
 8038f22:	f3bf 8f4f 	dsb	sy
 8038f26:	61fb      	str	r3, [r7, #28]
 8038f28:	e7fe      	b.n	8038f28 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8038f2a:	f001 fb0b 	bl	803a544 <xTaskGetSchedulerState>
 8038f2e:	4603      	mov	r3, r0
 8038f30:	2b00      	cmp	r3, #0
 8038f32:	d102      	bne.n	8038f3a <xQueueReceive+0x6a>
 8038f34:	687b      	ldr	r3, [r7, #4]
 8038f36:	2b00      	cmp	r3, #0
 8038f38:	d101      	bne.n	8038f3e <xQueueReceive+0x6e>
 8038f3a:	2301      	movs	r3, #1
 8038f3c:	e000      	b.n	8038f40 <xQueueReceive+0x70>
 8038f3e:	2300      	movs	r3, #0
 8038f40:	2b00      	cmp	r3, #0
 8038f42:	d109      	bne.n	8038f58 <xQueueReceive+0x88>
 8038f44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8038f48:	f383 8811 	msr	BASEPRI, r3
 8038f4c:	f3bf 8f6f 	isb	sy
 8038f50:	f3bf 8f4f 	dsb	sy
 8038f54:	61bb      	str	r3, [r7, #24]
 8038f56:	e7fe      	b.n	8038f56 <xQueueReceive+0x86>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8038f58:	f002 fb60 	bl	803b61c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8038f5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8038f5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8038f60:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8038f62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8038f64:	2b00      	cmp	r3, #0
 8038f66:	d01f      	beq.n	8038fa8 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8038f68:	68b9      	ldr	r1, [r7, #8]
 8038f6a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8038f6c:	f000 fa93 	bl	8039496 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8038f70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8038f72:	1e5a      	subs	r2, r3, #1
 8038f74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8038f76:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8038f78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8038f7a:	691b      	ldr	r3, [r3, #16]
 8038f7c:	2b00      	cmp	r3, #0
 8038f7e:	d00f      	beq.n	8038fa0 <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8038f80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8038f82:	3310      	adds	r3, #16
 8038f84:	4618      	mov	r0, r3
 8038f86:	f001 f8a7 	bl	803a0d8 <xTaskRemoveFromEventList>
 8038f8a:	4603      	mov	r3, r0
 8038f8c:	2b00      	cmp	r3, #0
 8038f8e:	d007      	beq.n	8038fa0 <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8038f90:	4b3c      	ldr	r3, [pc, #240]	; (8039084 <xQueueReceive+0x1b4>)
 8038f92:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8038f96:	601a      	str	r2, [r3, #0]
 8038f98:	f3bf 8f4f 	dsb	sy
 8038f9c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8038fa0:	f002 fb6a 	bl	803b678 <vPortExitCritical>
				return pdPASS;
 8038fa4:	2301      	movs	r3, #1
 8038fa6:	e069      	b.n	803907c <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8038fa8:	687b      	ldr	r3, [r7, #4]
 8038faa:	2b00      	cmp	r3, #0
 8038fac:	d103      	bne.n	8038fb6 <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8038fae:	f002 fb63 	bl	803b678 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8038fb2:	2300      	movs	r3, #0
 8038fb4:	e062      	b.n	803907c <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 8038fb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8038fb8:	2b00      	cmp	r3, #0
 8038fba:	d106      	bne.n	8038fca <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8038fbc:	f107 0310 	add.w	r3, r7, #16
 8038fc0:	4618      	mov	r0, r3
 8038fc2:	f001 f94b 	bl	803a25c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8038fc6:	2301      	movs	r3, #1
 8038fc8:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8038fca:	f002 fb55 	bl	803b678 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8038fce:	f000 fe1b 	bl	8039c08 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8038fd2:	f002 fb23 	bl	803b61c <vPortEnterCritical>
 8038fd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8038fd8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8038fdc:	b25b      	sxtb	r3, r3
 8038fde:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8038fe2:	d103      	bne.n	8038fec <xQueueReceive+0x11c>
 8038fe4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8038fe6:	2200      	movs	r2, #0
 8038fe8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8038fec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8038fee:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8038ff2:	b25b      	sxtb	r3, r3
 8038ff4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8038ff8:	d103      	bne.n	8039002 <xQueueReceive+0x132>
 8038ffa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8038ffc:	2200      	movs	r2, #0
 8038ffe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8039002:	f002 fb39 	bl	803b678 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8039006:	1d3a      	adds	r2, r7, #4
 8039008:	f107 0310 	add.w	r3, r7, #16
 803900c:	4611      	mov	r1, r2
 803900e:	4618      	mov	r0, r3
 8039010:	f001 f93a 	bl	803a288 <xTaskCheckForTimeOut>
 8039014:	4603      	mov	r3, r0
 8039016:	2b00      	cmp	r3, #0
 8039018:	d123      	bne.n	8039062 <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 803901a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 803901c:	f000 fab3 	bl	8039586 <prvIsQueueEmpty>
 8039020:	4603      	mov	r3, r0
 8039022:	2b00      	cmp	r3, #0
 8039024:	d017      	beq.n	8039056 <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8039026:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8039028:	3324      	adds	r3, #36	; 0x24
 803902a:	687a      	ldr	r2, [r7, #4]
 803902c:	4611      	mov	r1, r2
 803902e:	4618      	mov	r0, r3
 8039030:	f000 ffca 	bl	8039fc8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8039034:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8039036:	f000 fa54 	bl	80394e2 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 803903a:	f000 fdf3 	bl	8039c24 <xTaskResumeAll>
 803903e:	4603      	mov	r3, r0
 8039040:	2b00      	cmp	r3, #0
 8039042:	d189      	bne.n	8038f58 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 8039044:	4b0f      	ldr	r3, [pc, #60]	; (8039084 <xQueueReceive+0x1b4>)
 8039046:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 803904a:	601a      	str	r2, [r3, #0]
 803904c:	f3bf 8f4f 	dsb	sy
 8039050:	f3bf 8f6f 	isb	sy
 8039054:	e780      	b.n	8038f58 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8039056:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8039058:	f000 fa43 	bl	80394e2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 803905c:	f000 fde2 	bl	8039c24 <xTaskResumeAll>
 8039060:	e77a      	b.n	8038f58 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8039062:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8039064:	f000 fa3d 	bl	80394e2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8039068:	f000 fddc 	bl	8039c24 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 803906c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 803906e:	f000 fa8a 	bl	8039586 <prvIsQueueEmpty>
 8039072:	4603      	mov	r3, r0
 8039074:	2b00      	cmp	r3, #0
 8039076:	f43f af6f 	beq.w	8038f58 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 803907a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 803907c:	4618      	mov	r0, r3
 803907e:	3730      	adds	r7, #48	; 0x30
 8039080:	46bd      	mov	sp, r7
 8039082:	bd80      	pop	{r7, pc}
 8039084:	e000ed04 	.word	0xe000ed04

08039088 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8039088:	b580      	push	{r7, lr}
 803908a:	b08e      	sub	sp, #56	; 0x38
 803908c:	af00      	add	r7, sp, #0
 803908e:	6078      	str	r0, [r7, #4]
 8039090:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8039092:	2300      	movs	r3, #0
 8039094:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8039096:	687b      	ldr	r3, [r7, #4]
 8039098:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 803909a:	2300      	movs	r3, #0
 803909c:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 803909e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80390a0:	2b00      	cmp	r3, #0
 80390a2:	d109      	bne.n	80390b8 <xQueueSemaphoreTake+0x30>
 80390a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80390a8:	f383 8811 	msr	BASEPRI, r3
 80390ac:	f3bf 8f6f 	isb	sy
 80390b0:	f3bf 8f4f 	dsb	sy
 80390b4:	623b      	str	r3, [r7, #32]
 80390b6:	e7fe      	b.n	80390b6 <xQueueSemaphoreTake+0x2e>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80390b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80390ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80390bc:	2b00      	cmp	r3, #0
 80390be:	d009      	beq.n	80390d4 <xQueueSemaphoreTake+0x4c>
 80390c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80390c4:	f383 8811 	msr	BASEPRI, r3
 80390c8:	f3bf 8f6f 	isb	sy
 80390cc:	f3bf 8f4f 	dsb	sy
 80390d0:	61fb      	str	r3, [r7, #28]
 80390d2:	e7fe      	b.n	80390d2 <xQueueSemaphoreTake+0x4a>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80390d4:	f001 fa36 	bl	803a544 <xTaskGetSchedulerState>
 80390d8:	4603      	mov	r3, r0
 80390da:	2b00      	cmp	r3, #0
 80390dc:	d102      	bne.n	80390e4 <xQueueSemaphoreTake+0x5c>
 80390de:	683b      	ldr	r3, [r7, #0]
 80390e0:	2b00      	cmp	r3, #0
 80390e2:	d101      	bne.n	80390e8 <xQueueSemaphoreTake+0x60>
 80390e4:	2301      	movs	r3, #1
 80390e6:	e000      	b.n	80390ea <xQueueSemaphoreTake+0x62>
 80390e8:	2300      	movs	r3, #0
 80390ea:	2b00      	cmp	r3, #0
 80390ec:	d109      	bne.n	8039102 <xQueueSemaphoreTake+0x7a>
 80390ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80390f2:	f383 8811 	msr	BASEPRI, r3
 80390f6:	f3bf 8f6f 	isb	sy
 80390fa:	f3bf 8f4f 	dsb	sy
 80390fe:	61bb      	str	r3, [r7, #24]
 8039100:	e7fe      	b.n	8039100 <xQueueSemaphoreTake+0x78>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8039102:	f002 fa8b 	bl	803b61c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8039106:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8039108:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 803910a:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 803910c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 803910e:	2b00      	cmp	r3, #0
 8039110:	d024      	beq.n	803915c <xQueueSemaphoreTake+0xd4>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8039112:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8039114:	1e5a      	subs	r2, r3, #1
 8039116:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8039118:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 803911a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 803911c:	681b      	ldr	r3, [r3, #0]
 803911e:	2b00      	cmp	r3, #0
 8039120:	d104      	bne.n	803912c <xQueueSemaphoreTake+0xa4>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8039122:	f001 fb99 	bl	803a858 <pvTaskIncrementMutexHeldCount>
 8039126:	4602      	mov	r2, r0
 8039128:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 803912a:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 803912c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 803912e:	691b      	ldr	r3, [r3, #16]
 8039130:	2b00      	cmp	r3, #0
 8039132:	d00f      	beq.n	8039154 <xQueueSemaphoreTake+0xcc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8039134:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8039136:	3310      	adds	r3, #16
 8039138:	4618      	mov	r0, r3
 803913a:	f000 ffcd 	bl	803a0d8 <xTaskRemoveFromEventList>
 803913e:	4603      	mov	r3, r0
 8039140:	2b00      	cmp	r3, #0
 8039142:	d007      	beq.n	8039154 <xQueueSemaphoreTake+0xcc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8039144:	4b53      	ldr	r3, [pc, #332]	; (8039294 <xQueueSemaphoreTake+0x20c>)
 8039146:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 803914a:	601a      	str	r2, [r3, #0]
 803914c:	f3bf 8f4f 	dsb	sy
 8039150:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8039154:	f002 fa90 	bl	803b678 <vPortExitCritical>
				return pdPASS;
 8039158:	2301      	movs	r3, #1
 803915a:	e096      	b.n	803928a <xQueueSemaphoreTake+0x202>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 803915c:	683b      	ldr	r3, [r7, #0]
 803915e:	2b00      	cmp	r3, #0
 8039160:	d110      	bne.n	8039184 <xQueueSemaphoreTake+0xfc>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8039162:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8039164:	2b00      	cmp	r3, #0
 8039166:	d009      	beq.n	803917c <xQueueSemaphoreTake+0xf4>
 8039168:	f04f 0350 	mov.w	r3, #80	; 0x50
 803916c:	f383 8811 	msr	BASEPRI, r3
 8039170:	f3bf 8f6f 	isb	sy
 8039174:	f3bf 8f4f 	dsb	sy
 8039178:	617b      	str	r3, [r7, #20]
 803917a:	e7fe      	b.n	803917a <xQueueSemaphoreTake+0xf2>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 803917c:	f002 fa7c 	bl	803b678 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8039180:	2300      	movs	r3, #0
 8039182:	e082      	b.n	803928a <xQueueSemaphoreTake+0x202>
				}
				else if( xEntryTimeSet == pdFALSE )
 8039184:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8039186:	2b00      	cmp	r3, #0
 8039188:	d106      	bne.n	8039198 <xQueueSemaphoreTake+0x110>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 803918a:	f107 030c 	add.w	r3, r7, #12
 803918e:	4618      	mov	r0, r3
 8039190:	f001 f864 	bl	803a25c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8039194:	2301      	movs	r3, #1
 8039196:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8039198:	f002 fa6e 	bl	803b678 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 803919c:	f000 fd34 	bl	8039c08 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80391a0:	f002 fa3c 	bl	803b61c <vPortEnterCritical>
 80391a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80391a6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80391aa:	b25b      	sxtb	r3, r3
 80391ac:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80391b0:	d103      	bne.n	80391ba <xQueueSemaphoreTake+0x132>
 80391b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80391b4:	2200      	movs	r2, #0
 80391b6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80391ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80391bc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80391c0:	b25b      	sxtb	r3, r3
 80391c2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80391c6:	d103      	bne.n	80391d0 <xQueueSemaphoreTake+0x148>
 80391c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80391ca:	2200      	movs	r2, #0
 80391cc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80391d0:	f002 fa52 	bl	803b678 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80391d4:	463a      	mov	r2, r7
 80391d6:	f107 030c 	add.w	r3, r7, #12
 80391da:	4611      	mov	r1, r2
 80391dc:	4618      	mov	r0, r3
 80391de:	f001 f853 	bl	803a288 <xTaskCheckForTimeOut>
 80391e2:	4603      	mov	r3, r0
 80391e4:	2b00      	cmp	r3, #0
 80391e6:	d132      	bne.n	803924e <xQueueSemaphoreTake+0x1c6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80391e8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80391ea:	f000 f9cc 	bl	8039586 <prvIsQueueEmpty>
 80391ee:	4603      	mov	r3, r0
 80391f0:	2b00      	cmp	r3, #0
 80391f2:	d026      	beq.n	8039242 <xQueueSemaphoreTake+0x1ba>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80391f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80391f6:	681b      	ldr	r3, [r3, #0]
 80391f8:	2b00      	cmp	r3, #0
 80391fa:	d109      	bne.n	8039210 <xQueueSemaphoreTake+0x188>
					{
						taskENTER_CRITICAL();
 80391fc:	f002 fa0e 	bl	803b61c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8039200:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8039202:	689b      	ldr	r3, [r3, #8]
 8039204:	4618      	mov	r0, r3
 8039206:	f001 f9bb 	bl	803a580 <xTaskPriorityInherit>
 803920a:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 803920c:	f002 fa34 	bl	803b678 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8039210:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8039212:	3324      	adds	r3, #36	; 0x24
 8039214:	683a      	ldr	r2, [r7, #0]
 8039216:	4611      	mov	r1, r2
 8039218:	4618      	mov	r0, r3
 803921a:	f000 fed5 	bl	8039fc8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 803921e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8039220:	f000 f95f 	bl	80394e2 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8039224:	f000 fcfe 	bl	8039c24 <xTaskResumeAll>
 8039228:	4603      	mov	r3, r0
 803922a:	2b00      	cmp	r3, #0
 803922c:	f47f af69 	bne.w	8039102 <xQueueSemaphoreTake+0x7a>
				{
					portYIELD_WITHIN_API();
 8039230:	4b18      	ldr	r3, [pc, #96]	; (8039294 <xQueueSemaphoreTake+0x20c>)
 8039232:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8039236:	601a      	str	r2, [r3, #0]
 8039238:	f3bf 8f4f 	dsb	sy
 803923c:	f3bf 8f6f 	isb	sy
 8039240:	e75f      	b.n	8039102 <xQueueSemaphoreTake+0x7a>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8039242:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8039244:	f000 f94d 	bl	80394e2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8039248:	f000 fcec 	bl	8039c24 <xTaskResumeAll>
 803924c:	e759      	b.n	8039102 <xQueueSemaphoreTake+0x7a>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 803924e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8039250:	f000 f947 	bl	80394e2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8039254:	f000 fce6 	bl	8039c24 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8039258:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 803925a:	f000 f994 	bl	8039586 <prvIsQueueEmpty>
 803925e:	4603      	mov	r3, r0
 8039260:	2b00      	cmp	r3, #0
 8039262:	f43f af4e 	beq.w	8039102 <xQueueSemaphoreTake+0x7a>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8039266:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8039268:	2b00      	cmp	r3, #0
 803926a:	d00d      	beq.n	8039288 <xQueueSemaphoreTake+0x200>
					{
						taskENTER_CRITICAL();
 803926c:	f002 f9d6 	bl	803b61c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8039270:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8039272:	f000 f88e 	bl	8039392 <prvGetDisinheritPriorityAfterTimeout>
 8039276:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8039278:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 803927a:	689b      	ldr	r3, [r3, #8]
 803927c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 803927e:	4618      	mov	r0, r3
 8039280:	f001 fa52 	bl	803a728 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8039284:	f002 f9f8 	bl	803b678 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8039288:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 803928a:	4618      	mov	r0, r3
 803928c:	3738      	adds	r7, #56	; 0x38
 803928e:	46bd      	mov	sp, r7
 8039290:	bd80      	pop	{r7, pc}
 8039292:	bf00      	nop
 8039294:	e000ed04 	.word	0xe000ed04

08039298 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8039298:	b580      	push	{r7, lr}
 803929a:	b08e      	sub	sp, #56	; 0x38
 803929c:	af00      	add	r7, sp, #0
 803929e:	60f8      	str	r0, [r7, #12]
 80392a0:	60b9      	str	r1, [r7, #8]
 80392a2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80392a4:	68fb      	ldr	r3, [r7, #12]
 80392a6:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80392a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80392aa:	2b00      	cmp	r3, #0
 80392ac:	d109      	bne.n	80392c2 <xQueueReceiveFromISR+0x2a>
 80392ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80392b2:	f383 8811 	msr	BASEPRI, r3
 80392b6:	f3bf 8f6f 	isb	sy
 80392ba:	f3bf 8f4f 	dsb	sy
 80392be:	623b      	str	r3, [r7, #32]
 80392c0:	e7fe      	b.n	80392c0 <xQueueReceiveFromISR+0x28>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80392c2:	68bb      	ldr	r3, [r7, #8]
 80392c4:	2b00      	cmp	r3, #0
 80392c6:	d103      	bne.n	80392d0 <xQueueReceiveFromISR+0x38>
 80392c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80392ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80392cc:	2b00      	cmp	r3, #0
 80392ce:	d101      	bne.n	80392d4 <xQueueReceiveFromISR+0x3c>
 80392d0:	2301      	movs	r3, #1
 80392d2:	e000      	b.n	80392d6 <xQueueReceiveFromISR+0x3e>
 80392d4:	2300      	movs	r3, #0
 80392d6:	2b00      	cmp	r3, #0
 80392d8:	d109      	bne.n	80392ee <xQueueReceiveFromISR+0x56>
 80392da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80392de:	f383 8811 	msr	BASEPRI, r3
 80392e2:	f3bf 8f6f 	isb	sy
 80392e6:	f3bf 8f4f 	dsb	sy
 80392ea:	61fb      	str	r3, [r7, #28]
 80392ec:	e7fe      	b.n	80392ec <xQueueReceiveFromISR+0x54>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80392ee:	f002 fa71 	bl	803b7d4 <vPortValidateInterruptPriority>
	__asm volatile
 80392f2:	f3ef 8211 	mrs	r2, BASEPRI
 80392f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80392fa:	f383 8811 	msr	BASEPRI, r3
 80392fe:	f3bf 8f6f 	isb	sy
 8039302:	f3bf 8f4f 	dsb	sy
 8039306:	61ba      	str	r2, [r7, #24]
 8039308:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 803930a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 803930c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 803930e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8039310:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8039312:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8039314:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8039316:	2b00      	cmp	r3, #0
 8039318:	d02f      	beq.n	803937a <xQueueReceiveFromISR+0xe2>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 803931a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 803931c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8039320:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8039324:	68b9      	ldr	r1, [r7, #8]
 8039326:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8039328:	f000 f8b5 	bl	8039496 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 803932c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 803932e:	1e5a      	subs	r2, r3, #1
 8039330:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8039332:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8039334:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8039338:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 803933c:	d112      	bne.n	8039364 <xQueueReceiveFromISR+0xcc>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 803933e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8039340:	691b      	ldr	r3, [r3, #16]
 8039342:	2b00      	cmp	r3, #0
 8039344:	d016      	beq.n	8039374 <xQueueReceiveFromISR+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8039346:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8039348:	3310      	adds	r3, #16
 803934a:	4618      	mov	r0, r3
 803934c:	f000 fec4 	bl	803a0d8 <xTaskRemoveFromEventList>
 8039350:	4603      	mov	r3, r0
 8039352:	2b00      	cmp	r3, #0
 8039354:	d00e      	beq.n	8039374 <xQueueReceiveFromISR+0xdc>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8039356:	687b      	ldr	r3, [r7, #4]
 8039358:	2b00      	cmp	r3, #0
 803935a:	d00b      	beq.n	8039374 <xQueueReceiveFromISR+0xdc>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 803935c:	687b      	ldr	r3, [r7, #4]
 803935e:	2201      	movs	r2, #1
 8039360:	601a      	str	r2, [r3, #0]
 8039362:	e007      	b.n	8039374 <xQueueReceiveFromISR+0xdc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8039364:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8039368:	3301      	adds	r3, #1
 803936a:	b2db      	uxtb	r3, r3
 803936c:	b25a      	sxtb	r2, r3
 803936e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8039370:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8039374:	2301      	movs	r3, #1
 8039376:	637b      	str	r3, [r7, #52]	; 0x34
 8039378:	e001      	b.n	803937e <xQueueReceiveFromISR+0xe6>
		}
		else
		{
			xReturn = pdFAIL;
 803937a:	2300      	movs	r3, #0
 803937c:	637b      	str	r3, [r7, #52]	; 0x34
 803937e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8039380:	613b      	str	r3, [r7, #16]
	__asm volatile
 8039382:	693b      	ldr	r3, [r7, #16]
 8039384:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8039388:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 803938a:	4618      	mov	r0, r3
 803938c:	3738      	adds	r7, #56	; 0x38
 803938e:	46bd      	mov	sp, r7
 8039390:	bd80      	pop	{r7, pc}

08039392 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8039392:	b480      	push	{r7}
 8039394:	b085      	sub	sp, #20
 8039396:	af00      	add	r7, sp, #0
 8039398:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 803939a:	687b      	ldr	r3, [r7, #4]
 803939c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 803939e:	2b00      	cmp	r3, #0
 80393a0:	d006      	beq.n	80393b0 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80393a2:	687b      	ldr	r3, [r7, #4]
 80393a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80393a6:	681b      	ldr	r3, [r3, #0]
 80393a8:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 80393ac:	60fb      	str	r3, [r7, #12]
 80393ae:	e001      	b.n	80393b4 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80393b0:	2300      	movs	r3, #0
 80393b2:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80393b4:	68fb      	ldr	r3, [r7, #12]
	}
 80393b6:	4618      	mov	r0, r3
 80393b8:	3714      	adds	r7, #20
 80393ba:	46bd      	mov	sp, r7
 80393bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80393c0:	4770      	bx	lr

080393c2 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80393c2:	b580      	push	{r7, lr}
 80393c4:	b086      	sub	sp, #24
 80393c6:	af00      	add	r7, sp, #0
 80393c8:	60f8      	str	r0, [r7, #12]
 80393ca:	60b9      	str	r1, [r7, #8]
 80393cc:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80393ce:	2300      	movs	r3, #0
 80393d0:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80393d2:	68fb      	ldr	r3, [r7, #12]
 80393d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80393d6:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80393d8:	68fb      	ldr	r3, [r7, #12]
 80393da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80393dc:	2b00      	cmp	r3, #0
 80393de:	d10d      	bne.n	80393fc <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80393e0:	68fb      	ldr	r3, [r7, #12]
 80393e2:	681b      	ldr	r3, [r3, #0]
 80393e4:	2b00      	cmp	r3, #0
 80393e6:	d14d      	bne.n	8039484 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80393e8:	68fb      	ldr	r3, [r7, #12]
 80393ea:	689b      	ldr	r3, [r3, #8]
 80393ec:	4618      	mov	r0, r3
 80393ee:	f001 f92f 	bl	803a650 <xTaskPriorityDisinherit>
 80393f2:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80393f4:	68fb      	ldr	r3, [r7, #12]
 80393f6:	2200      	movs	r2, #0
 80393f8:	609a      	str	r2, [r3, #8]
 80393fa:	e043      	b.n	8039484 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80393fc:	687b      	ldr	r3, [r7, #4]
 80393fe:	2b00      	cmp	r3, #0
 8039400:	d119      	bne.n	8039436 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8039402:	68fb      	ldr	r3, [r7, #12]
 8039404:	6858      	ldr	r0, [r3, #4]
 8039406:	68fb      	ldr	r3, [r7, #12]
 8039408:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 803940a:	461a      	mov	r2, r3
 803940c:	68b9      	ldr	r1, [r7, #8]
 803940e:	f006 fb7c 	bl	803fb0a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8039412:	68fb      	ldr	r3, [r7, #12]
 8039414:	685a      	ldr	r2, [r3, #4]
 8039416:	68fb      	ldr	r3, [r7, #12]
 8039418:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 803941a:	441a      	add	r2, r3
 803941c:	68fb      	ldr	r3, [r7, #12]
 803941e:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8039420:	68fb      	ldr	r3, [r7, #12]
 8039422:	685a      	ldr	r2, [r3, #4]
 8039424:	68fb      	ldr	r3, [r7, #12]
 8039426:	689b      	ldr	r3, [r3, #8]
 8039428:	429a      	cmp	r2, r3
 803942a:	d32b      	bcc.n	8039484 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 803942c:	68fb      	ldr	r3, [r7, #12]
 803942e:	681a      	ldr	r2, [r3, #0]
 8039430:	68fb      	ldr	r3, [r7, #12]
 8039432:	605a      	str	r2, [r3, #4]
 8039434:	e026      	b.n	8039484 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8039436:	68fb      	ldr	r3, [r7, #12]
 8039438:	68d8      	ldr	r0, [r3, #12]
 803943a:	68fb      	ldr	r3, [r7, #12]
 803943c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 803943e:	461a      	mov	r2, r3
 8039440:	68b9      	ldr	r1, [r7, #8]
 8039442:	f006 fb62 	bl	803fb0a <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8039446:	68fb      	ldr	r3, [r7, #12]
 8039448:	68da      	ldr	r2, [r3, #12]
 803944a:	68fb      	ldr	r3, [r7, #12]
 803944c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 803944e:	425b      	negs	r3, r3
 8039450:	441a      	add	r2, r3
 8039452:	68fb      	ldr	r3, [r7, #12]
 8039454:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8039456:	68fb      	ldr	r3, [r7, #12]
 8039458:	68da      	ldr	r2, [r3, #12]
 803945a:	68fb      	ldr	r3, [r7, #12]
 803945c:	681b      	ldr	r3, [r3, #0]
 803945e:	429a      	cmp	r2, r3
 8039460:	d207      	bcs.n	8039472 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8039462:	68fb      	ldr	r3, [r7, #12]
 8039464:	689a      	ldr	r2, [r3, #8]
 8039466:	68fb      	ldr	r3, [r7, #12]
 8039468:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 803946a:	425b      	negs	r3, r3
 803946c:	441a      	add	r2, r3
 803946e:	68fb      	ldr	r3, [r7, #12]
 8039470:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8039472:	687b      	ldr	r3, [r7, #4]
 8039474:	2b02      	cmp	r3, #2
 8039476:	d105      	bne.n	8039484 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8039478:	693b      	ldr	r3, [r7, #16]
 803947a:	2b00      	cmp	r3, #0
 803947c:	d002      	beq.n	8039484 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 803947e:	693b      	ldr	r3, [r7, #16]
 8039480:	3b01      	subs	r3, #1
 8039482:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8039484:	693b      	ldr	r3, [r7, #16]
 8039486:	1c5a      	adds	r2, r3, #1
 8039488:	68fb      	ldr	r3, [r7, #12]
 803948a:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 803948c:	697b      	ldr	r3, [r7, #20]
}
 803948e:	4618      	mov	r0, r3
 8039490:	3718      	adds	r7, #24
 8039492:	46bd      	mov	sp, r7
 8039494:	bd80      	pop	{r7, pc}

08039496 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8039496:	b580      	push	{r7, lr}
 8039498:	b082      	sub	sp, #8
 803949a:	af00      	add	r7, sp, #0
 803949c:	6078      	str	r0, [r7, #4]
 803949e:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80394a0:	687b      	ldr	r3, [r7, #4]
 80394a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80394a4:	2b00      	cmp	r3, #0
 80394a6:	d018      	beq.n	80394da <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80394a8:	687b      	ldr	r3, [r7, #4]
 80394aa:	68da      	ldr	r2, [r3, #12]
 80394ac:	687b      	ldr	r3, [r7, #4]
 80394ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80394b0:	441a      	add	r2, r3
 80394b2:	687b      	ldr	r3, [r7, #4]
 80394b4:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80394b6:	687b      	ldr	r3, [r7, #4]
 80394b8:	68da      	ldr	r2, [r3, #12]
 80394ba:	687b      	ldr	r3, [r7, #4]
 80394bc:	689b      	ldr	r3, [r3, #8]
 80394be:	429a      	cmp	r2, r3
 80394c0:	d303      	bcc.n	80394ca <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80394c2:	687b      	ldr	r3, [r7, #4]
 80394c4:	681a      	ldr	r2, [r3, #0]
 80394c6:	687b      	ldr	r3, [r7, #4]
 80394c8:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80394ca:	687b      	ldr	r3, [r7, #4]
 80394cc:	68d9      	ldr	r1, [r3, #12]
 80394ce:	687b      	ldr	r3, [r7, #4]
 80394d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80394d2:	461a      	mov	r2, r3
 80394d4:	6838      	ldr	r0, [r7, #0]
 80394d6:	f006 fb18 	bl	803fb0a <memcpy>
	}
}
 80394da:	bf00      	nop
 80394dc:	3708      	adds	r7, #8
 80394de:	46bd      	mov	sp, r7
 80394e0:	bd80      	pop	{r7, pc}

080394e2 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80394e2:	b580      	push	{r7, lr}
 80394e4:	b084      	sub	sp, #16
 80394e6:	af00      	add	r7, sp, #0
 80394e8:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80394ea:	f002 f897 	bl	803b61c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80394ee:	687b      	ldr	r3, [r7, #4]
 80394f0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80394f4:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80394f6:	e011      	b.n	803951c <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80394f8:	687b      	ldr	r3, [r7, #4]
 80394fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80394fc:	2b00      	cmp	r3, #0
 80394fe:	d012      	beq.n	8039526 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8039500:	687b      	ldr	r3, [r7, #4]
 8039502:	3324      	adds	r3, #36	; 0x24
 8039504:	4618      	mov	r0, r3
 8039506:	f000 fde7 	bl	803a0d8 <xTaskRemoveFromEventList>
 803950a:	4603      	mov	r3, r0
 803950c:	2b00      	cmp	r3, #0
 803950e:	d001      	beq.n	8039514 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8039510:	f000 ff2a 	bl	803a368 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8039514:	7bfb      	ldrb	r3, [r7, #15]
 8039516:	3b01      	subs	r3, #1
 8039518:	b2db      	uxtb	r3, r3
 803951a:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 803951c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8039520:	2b00      	cmp	r3, #0
 8039522:	dce9      	bgt.n	80394f8 <prvUnlockQueue+0x16>
 8039524:	e000      	b.n	8039528 <prvUnlockQueue+0x46>
					break;
 8039526:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8039528:	687b      	ldr	r3, [r7, #4]
 803952a:	22ff      	movs	r2, #255	; 0xff
 803952c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8039530:	f002 f8a2 	bl	803b678 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8039534:	f002 f872 	bl	803b61c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8039538:	687b      	ldr	r3, [r7, #4]
 803953a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 803953e:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8039540:	e011      	b.n	8039566 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8039542:	687b      	ldr	r3, [r7, #4]
 8039544:	691b      	ldr	r3, [r3, #16]
 8039546:	2b00      	cmp	r3, #0
 8039548:	d012      	beq.n	8039570 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 803954a:	687b      	ldr	r3, [r7, #4]
 803954c:	3310      	adds	r3, #16
 803954e:	4618      	mov	r0, r3
 8039550:	f000 fdc2 	bl	803a0d8 <xTaskRemoveFromEventList>
 8039554:	4603      	mov	r3, r0
 8039556:	2b00      	cmp	r3, #0
 8039558:	d001      	beq.n	803955e <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 803955a:	f000 ff05 	bl	803a368 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 803955e:	7bbb      	ldrb	r3, [r7, #14]
 8039560:	3b01      	subs	r3, #1
 8039562:	b2db      	uxtb	r3, r3
 8039564:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8039566:	f997 300e 	ldrsb.w	r3, [r7, #14]
 803956a:	2b00      	cmp	r3, #0
 803956c:	dce9      	bgt.n	8039542 <prvUnlockQueue+0x60>
 803956e:	e000      	b.n	8039572 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8039570:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8039572:	687b      	ldr	r3, [r7, #4]
 8039574:	22ff      	movs	r2, #255	; 0xff
 8039576:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 803957a:	f002 f87d 	bl	803b678 <vPortExitCritical>
}
 803957e:	bf00      	nop
 8039580:	3710      	adds	r7, #16
 8039582:	46bd      	mov	sp, r7
 8039584:	bd80      	pop	{r7, pc}

08039586 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8039586:	b580      	push	{r7, lr}
 8039588:	b084      	sub	sp, #16
 803958a:	af00      	add	r7, sp, #0
 803958c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 803958e:	f002 f845 	bl	803b61c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8039592:	687b      	ldr	r3, [r7, #4]
 8039594:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8039596:	2b00      	cmp	r3, #0
 8039598:	d102      	bne.n	80395a0 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 803959a:	2301      	movs	r3, #1
 803959c:	60fb      	str	r3, [r7, #12]
 803959e:	e001      	b.n	80395a4 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80395a0:	2300      	movs	r3, #0
 80395a2:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80395a4:	f002 f868 	bl	803b678 <vPortExitCritical>

	return xReturn;
 80395a8:	68fb      	ldr	r3, [r7, #12]
}
 80395aa:	4618      	mov	r0, r3
 80395ac:	3710      	adds	r7, #16
 80395ae:	46bd      	mov	sp, r7
 80395b0:	bd80      	pop	{r7, pc}

080395b2 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80395b2:	b580      	push	{r7, lr}
 80395b4:	b084      	sub	sp, #16
 80395b6:	af00      	add	r7, sp, #0
 80395b8:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80395ba:	f002 f82f 	bl	803b61c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80395be:	687b      	ldr	r3, [r7, #4]
 80395c0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80395c2:	687b      	ldr	r3, [r7, #4]
 80395c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80395c6:	429a      	cmp	r2, r3
 80395c8:	d102      	bne.n	80395d0 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80395ca:	2301      	movs	r3, #1
 80395cc:	60fb      	str	r3, [r7, #12]
 80395ce:	e001      	b.n	80395d4 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80395d0:	2300      	movs	r3, #0
 80395d2:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80395d4:	f002 f850 	bl	803b678 <vPortExitCritical>

	return xReturn;
 80395d8:	68fb      	ldr	r3, [r7, #12]
}
 80395da:	4618      	mov	r0, r3
 80395dc:	3710      	adds	r7, #16
 80395de:	46bd      	mov	sp, r7
 80395e0:	bd80      	pop	{r7, pc}
	...

080395e4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80395e4:	b480      	push	{r7}
 80395e6:	b085      	sub	sp, #20
 80395e8:	af00      	add	r7, sp, #0
 80395ea:	6078      	str	r0, [r7, #4]
 80395ec:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80395ee:	2300      	movs	r3, #0
 80395f0:	60fb      	str	r3, [r7, #12]
 80395f2:	e014      	b.n	803961e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80395f4:	4a0e      	ldr	r2, [pc, #56]	; (8039630 <vQueueAddToRegistry+0x4c>)
 80395f6:	68fb      	ldr	r3, [r7, #12]
 80395f8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80395fc:	2b00      	cmp	r3, #0
 80395fe:	d10b      	bne.n	8039618 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8039600:	490b      	ldr	r1, [pc, #44]	; (8039630 <vQueueAddToRegistry+0x4c>)
 8039602:	68fb      	ldr	r3, [r7, #12]
 8039604:	683a      	ldr	r2, [r7, #0]
 8039606:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 803960a:	4a09      	ldr	r2, [pc, #36]	; (8039630 <vQueueAddToRegistry+0x4c>)
 803960c:	68fb      	ldr	r3, [r7, #12]
 803960e:	00db      	lsls	r3, r3, #3
 8039610:	4413      	add	r3, r2
 8039612:	687a      	ldr	r2, [r7, #4]
 8039614:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8039616:	e005      	b.n	8039624 <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8039618:	68fb      	ldr	r3, [r7, #12]
 803961a:	3301      	adds	r3, #1
 803961c:	60fb      	str	r3, [r7, #12]
 803961e:	68fb      	ldr	r3, [r7, #12]
 8039620:	2b07      	cmp	r3, #7
 8039622:	d9e7      	bls.n	80395f4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8039624:	bf00      	nop
 8039626:	3714      	adds	r7, #20
 8039628:	46bd      	mov	sp, r7
 803962a:	f85d 7b04 	ldr.w	r7, [sp], #4
 803962e:	4770      	bx	lr
 8039630:	20008a5c 	.word	0x20008a5c

08039634 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8039634:	b580      	push	{r7, lr}
 8039636:	b086      	sub	sp, #24
 8039638:	af00      	add	r7, sp, #0
 803963a:	60f8      	str	r0, [r7, #12]
 803963c:	60b9      	str	r1, [r7, #8]
 803963e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8039640:	68fb      	ldr	r3, [r7, #12]
 8039642:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8039644:	f001 ffea 	bl	803b61c <vPortEnterCritical>
 8039648:	697b      	ldr	r3, [r7, #20]
 803964a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 803964e:	b25b      	sxtb	r3, r3
 8039650:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8039654:	d103      	bne.n	803965e <vQueueWaitForMessageRestricted+0x2a>
 8039656:	697b      	ldr	r3, [r7, #20]
 8039658:	2200      	movs	r2, #0
 803965a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 803965e:	697b      	ldr	r3, [r7, #20]
 8039660:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8039664:	b25b      	sxtb	r3, r3
 8039666:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 803966a:	d103      	bne.n	8039674 <vQueueWaitForMessageRestricted+0x40>
 803966c:	697b      	ldr	r3, [r7, #20]
 803966e:	2200      	movs	r2, #0
 8039670:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8039674:	f002 f800 	bl	803b678 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8039678:	697b      	ldr	r3, [r7, #20]
 803967a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 803967c:	2b00      	cmp	r3, #0
 803967e:	d106      	bne.n	803968e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8039680:	697b      	ldr	r3, [r7, #20]
 8039682:	3324      	adds	r3, #36	; 0x24
 8039684:	687a      	ldr	r2, [r7, #4]
 8039686:	68b9      	ldr	r1, [r7, #8]
 8039688:	4618      	mov	r0, r3
 803968a:	f000 fcfb 	bl	803a084 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 803968e:	6978      	ldr	r0, [r7, #20]
 8039690:	f7ff ff27 	bl	80394e2 <prvUnlockQueue>
	}
 8039694:	bf00      	nop
 8039696:	3718      	adds	r7, #24
 8039698:	46bd      	mov	sp, r7
 803969a:	bd80      	pop	{r7, pc}

0803969c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 803969c:	b580      	push	{r7, lr}
 803969e:	b08e      	sub	sp, #56	; 0x38
 80396a0:	af04      	add	r7, sp, #16
 80396a2:	60f8      	str	r0, [r7, #12]
 80396a4:	60b9      	str	r1, [r7, #8]
 80396a6:	607a      	str	r2, [r7, #4]
 80396a8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80396aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80396ac:	2b00      	cmp	r3, #0
 80396ae:	d109      	bne.n	80396c4 <xTaskCreateStatic+0x28>
	__asm volatile
 80396b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80396b4:	f383 8811 	msr	BASEPRI, r3
 80396b8:	f3bf 8f6f 	isb	sy
 80396bc:	f3bf 8f4f 	dsb	sy
 80396c0:	623b      	str	r3, [r7, #32]
 80396c2:	e7fe      	b.n	80396c2 <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 80396c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80396c6:	2b00      	cmp	r3, #0
 80396c8:	d109      	bne.n	80396de <xTaskCreateStatic+0x42>
 80396ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80396ce:	f383 8811 	msr	BASEPRI, r3
 80396d2:	f3bf 8f6f 	isb	sy
 80396d6:	f3bf 8f4f 	dsb	sy
 80396da:	61fb      	str	r3, [r7, #28]
 80396dc:	e7fe      	b.n	80396dc <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80396de:	2360      	movs	r3, #96	; 0x60
 80396e0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80396e2:	693b      	ldr	r3, [r7, #16]
 80396e4:	2b60      	cmp	r3, #96	; 0x60
 80396e6:	d009      	beq.n	80396fc <xTaskCreateStatic+0x60>
 80396e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80396ec:	f383 8811 	msr	BASEPRI, r3
 80396f0:	f3bf 8f6f 	isb	sy
 80396f4:	f3bf 8f4f 	dsb	sy
 80396f8:	61bb      	str	r3, [r7, #24]
 80396fa:	e7fe      	b.n	80396fa <xTaskCreateStatic+0x5e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80396fc:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80396fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8039700:	2b00      	cmp	r3, #0
 8039702:	d01e      	beq.n	8039742 <xTaskCreateStatic+0xa6>
 8039704:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8039706:	2b00      	cmp	r3, #0
 8039708:	d01b      	beq.n	8039742 <xTaskCreateStatic+0xa6>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 803970a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 803970c:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 803970e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8039710:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8039712:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8039714:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8039716:	2202      	movs	r2, #2
 8039718:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 803971c:	2300      	movs	r3, #0
 803971e:	9303      	str	r3, [sp, #12]
 8039720:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8039722:	9302      	str	r3, [sp, #8]
 8039724:	f107 0314 	add.w	r3, r7, #20
 8039728:	9301      	str	r3, [sp, #4]
 803972a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 803972c:	9300      	str	r3, [sp, #0]
 803972e:	683b      	ldr	r3, [r7, #0]
 8039730:	687a      	ldr	r2, [r7, #4]
 8039732:	68b9      	ldr	r1, [r7, #8]
 8039734:	68f8      	ldr	r0, [r7, #12]
 8039736:	f000 f850 	bl	80397da <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 803973a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 803973c:	f000 f8e2 	bl	8039904 <prvAddNewTaskToReadyList>
 8039740:	e001      	b.n	8039746 <xTaskCreateStatic+0xaa>
		}
		else
		{
			xReturn = NULL;
 8039742:	2300      	movs	r3, #0
 8039744:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8039746:	697b      	ldr	r3, [r7, #20]
	}
 8039748:	4618      	mov	r0, r3
 803974a:	3728      	adds	r7, #40	; 0x28
 803974c:	46bd      	mov	sp, r7
 803974e:	bd80      	pop	{r7, pc}

08039750 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8039750:	b580      	push	{r7, lr}
 8039752:	b08c      	sub	sp, #48	; 0x30
 8039754:	af04      	add	r7, sp, #16
 8039756:	60f8      	str	r0, [r7, #12]
 8039758:	60b9      	str	r1, [r7, #8]
 803975a:	603b      	str	r3, [r7, #0]
 803975c:	4613      	mov	r3, r2
 803975e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8039760:	88fb      	ldrh	r3, [r7, #6]
 8039762:	009b      	lsls	r3, r3, #2
 8039764:	4618      	mov	r0, r3
 8039766:	f002 f873 	bl	803b850 <pvPortMalloc>
 803976a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 803976c:	697b      	ldr	r3, [r7, #20]
 803976e:	2b00      	cmp	r3, #0
 8039770:	d00e      	beq.n	8039790 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8039772:	2060      	movs	r0, #96	; 0x60
 8039774:	f002 f86c 	bl	803b850 <pvPortMalloc>
 8039778:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 803977a:	69fb      	ldr	r3, [r7, #28]
 803977c:	2b00      	cmp	r3, #0
 803977e:	d003      	beq.n	8039788 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8039780:	69fb      	ldr	r3, [r7, #28]
 8039782:	697a      	ldr	r2, [r7, #20]
 8039784:	631a      	str	r2, [r3, #48]	; 0x30
 8039786:	e005      	b.n	8039794 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8039788:	6978      	ldr	r0, [r7, #20]
 803978a:	f002 f923 	bl	803b9d4 <vPortFree>
 803978e:	e001      	b.n	8039794 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8039790:	2300      	movs	r3, #0
 8039792:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8039794:	69fb      	ldr	r3, [r7, #28]
 8039796:	2b00      	cmp	r3, #0
 8039798:	d017      	beq.n	80397ca <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 803979a:	69fb      	ldr	r3, [r7, #28]
 803979c:	2200      	movs	r2, #0
 803979e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80397a2:	88fa      	ldrh	r2, [r7, #6]
 80397a4:	2300      	movs	r3, #0
 80397a6:	9303      	str	r3, [sp, #12]
 80397a8:	69fb      	ldr	r3, [r7, #28]
 80397aa:	9302      	str	r3, [sp, #8]
 80397ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80397ae:	9301      	str	r3, [sp, #4]
 80397b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80397b2:	9300      	str	r3, [sp, #0]
 80397b4:	683b      	ldr	r3, [r7, #0]
 80397b6:	68b9      	ldr	r1, [r7, #8]
 80397b8:	68f8      	ldr	r0, [r7, #12]
 80397ba:	f000 f80e 	bl	80397da <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80397be:	69f8      	ldr	r0, [r7, #28]
 80397c0:	f000 f8a0 	bl	8039904 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80397c4:	2301      	movs	r3, #1
 80397c6:	61bb      	str	r3, [r7, #24]
 80397c8:	e002      	b.n	80397d0 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80397ca:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80397ce:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80397d0:	69bb      	ldr	r3, [r7, #24]
	}
 80397d2:	4618      	mov	r0, r3
 80397d4:	3720      	adds	r7, #32
 80397d6:	46bd      	mov	sp, r7
 80397d8:	bd80      	pop	{r7, pc}

080397da <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80397da:	b580      	push	{r7, lr}
 80397dc:	b088      	sub	sp, #32
 80397de:	af00      	add	r7, sp, #0
 80397e0:	60f8      	str	r0, [r7, #12]
 80397e2:	60b9      	str	r1, [r7, #8]
 80397e4:	607a      	str	r2, [r7, #4]
 80397e6:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80397e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80397ea:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80397ec:	687b      	ldr	r3, [r7, #4]
 80397ee:	009b      	lsls	r3, r3, #2
 80397f0:	461a      	mov	r2, r3
 80397f2:	21a5      	movs	r1, #165	; 0xa5
 80397f4:	f006 f994 	bl	803fb20 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80397f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80397fa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80397fc:	687b      	ldr	r3, [r7, #4]
 80397fe:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8039802:	3b01      	subs	r3, #1
 8039804:	009b      	lsls	r3, r3, #2
 8039806:	4413      	add	r3, r2
 8039808:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 803980a:	69bb      	ldr	r3, [r7, #24]
 803980c:	f023 0307 	bic.w	r3, r3, #7
 8039810:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8039812:	69bb      	ldr	r3, [r7, #24]
 8039814:	f003 0307 	and.w	r3, r3, #7
 8039818:	2b00      	cmp	r3, #0
 803981a:	d009      	beq.n	8039830 <prvInitialiseNewTask+0x56>
 803981c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8039820:	f383 8811 	msr	BASEPRI, r3
 8039824:	f3bf 8f6f 	isb	sy
 8039828:	f3bf 8f4f 	dsb	sy
 803982c:	617b      	str	r3, [r7, #20]
 803982e:	e7fe      	b.n	803982e <prvInitialiseNewTask+0x54>

		#if( configRECORD_STACK_HIGH_ADDRESS == 1 )
		{
			/* Also record the stack's high address, which may assist
			debugging. */
			pxNewTCB->pxEndOfStack = pxTopOfStack;
 8039830:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8039832:	69ba      	ldr	r2, [r7, #24]
 8039834:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8039836:	68bb      	ldr	r3, [r7, #8]
 8039838:	2b00      	cmp	r3, #0
 803983a:	d01f      	beq.n	803987c <prvInitialiseNewTask+0xa2>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 803983c:	2300      	movs	r3, #0
 803983e:	61fb      	str	r3, [r7, #28]
 8039840:	e012      	b.n	8039868 <prvInitialiseNewTask+0x8e>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8039842:	68ba      	ldr	r2, [r7, #8]
 8039844:	69fb      	ldr	r3, [r7, #28]
 8039846:	4413      	add	r3, r2
 8039848:	7819      	ldrb	r1, [r3, #0]
 803984a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 803984c:	69fb      	ldr	r3, [r7, #28]
 803984e:	4413      	add	r3, r2
 8039850:	3334      	adds	r3, #52	; 0x34
 8039852:	460a      	mov	r2, r1
 8039854:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8039856:	68ba      	ldr	r2, [r7, #8]
 8039858:	69fb      	ldr	r3, [r7, #28]
 803985a:	4413      	add	r3, r2
 803985c:	781b      	ldrb	r3, [r3, #0]
 803985e:	2b00      	cmp	r3, #0
 8039860:	d006      	beq.n	8039870 <prvInitialiseNewTask+0x96>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8039862:	69fb      	ldr	r3, [r7, #28]
 8039864:	3301      	adds	r3, #1
 8039866:	61fb      	str	r3, [r7, #28]
 8039868:	69fb      	ldr	r3, [r7, #28]
 803986a:	2b0f      	cmp	r3, #15
 803986c:	d9e9      	bls.n	8039842 <prvInitialiseNewTask+0x68>
 803986e:	e000      	b.n	8039872 <prvInitialiseNewTask+0x98>
			{
				break;
 8039870:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8039872:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8039874:	2200      	movs	r2, #0
 8039876:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 803987a:	e003      	b.n	8039884 <prvInitialiseNewTask+0xaa>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 803987c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 803987e:	2200      	movs	r2, #0
 8039880:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8039884:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8039886:	2b37      	cmp	r3, #55	; 0x37
 8039888:	d901      	bls.n	803988e <prvInitialiseNewTask+0xb4>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 803988a:	2337      	movs	r3, #55	; 0x37
 803988c:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 803988e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8039890:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8039892:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8039894:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8039896:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8039898:	651a      	str	r2, [r3, #80]	; 0x50
		pxNewTCB->uxMutexesHeld = 0;
 803989a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 803989c:	2200      	movs	r2, #0
 803989e:	655a      	str	r2, [r3, #84]	; 0x54
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80398a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80398a2:	3304      	adds	r3, #4
 80398a4:	4618      	mov	r0, r3
 80398a6:	f7fe feff 	bl	80386a8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80398aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80398ac:	3318      	adds	r3, #24
 80398ae:	4618      	mov	r0, r3
 80398b0:	f7fe fefa 	bl	80386a8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80398b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80398b6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80398b8:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80398ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80398bc:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80398c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80398c2:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80398c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80398c6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80398c8:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80398ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80398cc:	2200      	movs	r2, #0
 80398ce:	659a      	str	r2, [r3, #88]	; 0x58
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80398d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80398d2:	2200      	movs	r2, #0
 80398d4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
	}
	#endif

	#if( INCLUDE_xTaskAbortDelay == 1 )
	{
		pxNewTCB->ucDelayAborted = pdFALSE;
 80398d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80398da:	2200      	movs	r2, #0
 80398dc:	f883 205e 	strb.w	r2, [r3, #94]	; 0x5e
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80398e0:	683a      	ldr	r2, [r7, #0]
 80398e2:	68f9      	ldr	r1, [r7, #12]
 80398e4:	69b8      	ldr	r0, [r7, #24]
 80398e6:	f001 fd71 	bl	803b3cc <pxPortInitialiseStack>
 80398ea:	4602      	mov	r2, r0
 80398ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80398ee:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80398f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80398f2:	2b00      	cmp	r3, #0
 80398f4:	d002      	beq.n	80398fc <prvInitialiseNewTask+0x122>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80398f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80398f8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80398fa:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80398fc:	bf00      	nop
 80398fe:	3720      	adds	r7, #32
 8039900:	46bd      	mov	sp, r7
 8039902:	bd80      	pop	{r7, pc}

08039904 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8039904:	b580      	push	{r7, lr}
 8039906:	b082      	sub	sp, #8
 8039908:	af00      	add	r7, sp, #0
 803990a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 803990c:	f001 fe86 	bl	803b61c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8039910:	4b2d      	ldr	r3, [pc, #180]	; (80399c8 <prvAddNewTaskToReadyList+0xc4>)
 8039912:	681b      	ldr	r3, [r3, #0]
 8039914:	3301      	adds	r3, #1
 8039916:	4a2c      	ldr	r2, [pc, #176]	; (80399c8 <prvAddNewTaskToReadyList+0xc4>)
 8039918:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 803991a:	4b2c      	ldr	r3, [pc, #176]	; (80399cc <prvAddNewTaskToReadyList+0xc8>)
 803991c:	681b      	ldr	r3, [r3, #0]
 803991e:	2b00      	cmp	r3, #0
 8039920:	d109      	bne.n	8039936 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8039922:	4a2a      	ldr	r2, [pc, #168]	; (80399cc <prvAddNewTaskToReadyList+0xc8>)
 8039924:	687b      	ldr	r3, [r7, #4]
 8039926:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8039928:	4b27      	ldr	r3, [pc, #156]	; (80399c8 <prvAddNewTaskToReadyList+0xc4>)
 803992a:	681b      	ldr	r3, [r3, #0]
 803992c:	2b01      	cmp	r3, #1
 803992e:	d110      	bne.n	8039952 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8039930:	f000 fd3e 	bl	803a3b0 <prvInitialiseTaskLists>
 8039934:	e00d      	b.n	8039952 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8039936:	4b26      	ldr	r3, [pc, #152]	; (80399d0 <prvAddNewTaskToReadyList+0xcc>)
 8039938:	681b      	ldr	r3, [r3, #0]
 803993a:	2b00      	cmp	r3, #0
 803993c:	d109      	bne.n	8039952 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 803993e:	4b23      	ldr	r3, [pc, #140]	; (80399cc <prvAddNewTaskToReadyList+0xc8>)
 8039940:	681b      	ldr	r3, [r3, #0]
 8039942:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8039944:	687b      	ldr	r3, [r7, #4]
 8039946:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8039948:	429a      	cmp	r2, r3
 803994a:	d802      	bhi.n	8039952 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 803994c:	4a1f      	ldr	r2, [pc, #124]	; (80399cc <prvAddNewTaskToReadyList+0xc8>)
 803994e:	687b      	ldr	r3, [r7, #4]
 8039950:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8039952:	4b20      	ldr	r3, [pc, #128]	; (80399d4 <prvAddNewTaskToReadyList+0xd0>)
 8039954:	681b      	ldr	r3, [r3, #0]
 8039956:	3301      	adds	r3, #1
 8039958:	4a1e      	ldr	r2, [pc, #120]	; (80399d4 <prvAddNewTaskToReadyList+0xd0>)
 803995a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 803995c:	4b1d      	ldr	r3, [pc, #116]	; (80399d4 <prvAddNewTaskToReadyList+0xd0>)
 803995e:	681a      	ldr	r2, [r3, #0]
 8039960:	687b      	ldr	r3, [r7, #4]
 8039962:	649a      	str	r2, [r3, #72]	; 0x48
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8039964:	687b      	ldr	r3, [r7, #4]
 8039966:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8039968:	4b1b      	ldr	r3, [pc, #108]	; (80399d8 <prvAddNewTaskToReadyList+0xd4>)
 803996a:	681b      	ldr	r3, [r3, #0]
 803996c:	429a      	cmp	r2, r3
 803996e:	d903      	bls.n	8039978 <prvAddNewTaskToReadyList+0x74>
 8039970:	687b      	ldr	r3, [r7, #4]
 8039972:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8039974:	4a18      	ldr	r2, [pc, #96]	; (80399d8 <prvAddNewTaskToReadyList+0xd4>)
 8039976:	6013      	str	r3, [r2, #0]
 8039978:	687b      	ldr	r3, [r7, #4]
 803997a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 803997c:	4613      	mov	r3, r2
 803997e:	009b      	lsls	r3, r3, #2
 8039980:	4413      	add	r3, r2
 8039982:	009b      	lsls	r3, r3, #2
 8039984:	4a15      	ldr	r2, [pc, #84]	; (80399dc <prvAddNewTaskToReadyList+0xd8>)
 8039986:	441a      	add	r2, r3
 8039988:	687b      	ldr	r3, [r7, #4]
 803998a:	3304      	adds	r3, #4
 803998c:	4619      	mov	r1, r3
 803998e:	4610      	mov	r0, r2
 8039990:	f7fe fe97 	bl	80386c2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8039994:	f001 fe70 	bl	803b678 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8039998:	4b0d      	ldr	r3, [pc, #52]	; (80399d0 <prvAddNewTaskToReadyList+0xcc>)
 803999a:	681b      	ldr	r3, [r3, #0]
 803999c:	2b00      	cmp	r3, #0
 803999e:	d00e      	beq.n	80399be <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80399a0:	4b0a      	ldr	r3, [pc, #40]	; (80399cc <prvAddNewTaskToReadyList+0xc8>)
 80399a2:	681b      	ldr	r3, [r3, #0]
 80399a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80399a6:	687b      	ldr	r3, [r7, #4]
 80399a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80399aa:	429a      	cmp	r2, r3
 80399ac:	d207      	bcs.n	80399be <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80399ae:	4b0c      	ldr	r3, [pc, #48]	; (80399e0 <prvAddNewTaskToReadyList+0xdc>)
 80399b0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80399b4:	601a      	str	r2, [r3, #0]
 80399b6:	f3bf 8f4f 	dsb	sy
 80399ba:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80399be:	bf00      	nop
 80399c0:	3708      	adds	r7, #8
 80399c2:	46bd      	mov	sp, r7
 80399c4:	bd80      	pop	{r7, pc}
 80399c6:	bf00      	nop
 80399c8:	200018cc 	.word	0x200018cc
 80399cc:	200013f8 	.word	0x200013f8
 80399d0:	200018d8 	.word	0x200018d8
 80399d4:	200018e8 	.word	0x200018e8
 80399d8:	200018d4 	.word	0x200018d4
 80399dc:	200013fc 	.word	0x200013fc
 80399e0:	e000ed04 	.word	0xe000ed04

080399e4 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 80399e4:	b580      	push	{r7, lr}
 80399e6:	b08a      	sub	sp, #40	; 0x28
 80399e8:	af00      	add	r7, sp, #0
 80399ea:	6078      	str	r0, [r7, #4]
 80399ec:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 80399ee:	2300      	movs	r3, #0
 80399f0:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 80399f2:	687b      	ldr	r3, [r7, #4]
 80399f4:	2b00      	cmp	r3, #0
 80399f6:	d109      	bne.n	8039a0c <vTaskDelayUntil+0x28>
 80399f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80399fc:	f383 8811 	msr	BASEPRI, r3
 8039a00:	f3bf 8f6f 	isb	sy
 8039a04:	f3bf 8f4f 	dsb	sy
 8039a08:	617b      	str	r3, [r7, #20]
 8039a0a:	e7fe      	b.n	8039a0a <vTaskDelayUntil+0x26>
		configASSERT( ( xTimeIncrement > 0U ) );
 8039a0c:	683b      	ldr	r3, [r7, #0]
 8039a0e:	2b00      	cmp	r3, #0
 8039a10:	d109      	bne.n	8039a26 <vTaskDelayUntil+0x42>
 8039a12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8039a16:	f383 8811 	msr	BASEPRI, r3
 8039a1a:	f3bf 8f6f 	isb	sy
 8039a1e:	f3bf 8f4f 	dsb	sy
 8039a22:	613b      	str	r3, [r7, #16]
 8039a24:	e7fe      	b.n	8039a24 <vTaskDelayUntil+0x40>
		configASSERT( uxSchedulerSuspended == 0 );
 8039a26:	4b29      	ldr	r3, [pc, #164]	; (8039acc <vTaskDelayUntil+0xe8>)
 8039a28:	681b      	ldr	r3, [r3, #0]
 8039a2a:	2b00      	cmp	r3, #0
 8039a2c:	d009      	beq.n	8039a42 <vTaskDelayUntil+0x5e>
 8039a2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8039a32:	f383 8811 	msr	BASEPRI, r3
 8039a36:	f3bf 8f6f 	isb	sy
 8039a3a:	f3bf 8f4f 	dsb	sy
 8039a3e:	60fb      	str	r3, [r7, #12]
 8039a40:	e7fe      	b.n	8039a40 <vTaskDelayUntil+0x5c>

		vTaskSuspendAll();
 8039a42:	f000 f8e1 	bl	8039c08 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 8039a46:	4b22      	ldr	r3, [pc, #136]	; (8039ad0 <vTaskDelayUntil+0xec>)
 8039a48:	681b      	ldr	r3, [r3, #0]
 8039a4a:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8039a4c:	687b      	ldr	r3, [r7, #4]
 8039a4e:	681b      	ldr	r3, [r3, #0]
 8039a50:	683a      	ldr	r2, [r7, #0]
 8039a52:	4413      	add	r3, r2
 8039a54:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 8039a56:	687b      	ldr	r3, [r7, #4]
 8039a58:	681b      	ldr	r3, [r3, #0]
 8039a5a:	6a3a      	ldr	r2, [r7, #32]
 8039a5c:	429a      	cmp	r2, r3
 8039a5e:	d20b      	bcs.n	8039a78 <vTaskDelayUntil+0x94>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8039a60:	687b      	ldr	r3, [r7, #4]
 8039a62:	681b      	ldr	r3, [r3, #0]
 8039a64:	69fa      	ldr	r2, [r7, #28]
 8039a66:	429a      	cmp	r2, r3
 8039a68:	d211      	bcs.n	8039a8e <vTaskDelayUntil+0xaa>
 8039a6a:	69fa      	ldr	r2, [r7, #28]
 8039a6c:	6a3b      	ldr	r3, [r7, #32]
 8039a6e:	429a      	cmp	r2, r3
 8039a70:	d90d      	bls.n	8039a8e <vTaskDelayUntil+0xaa>
				{
					xShouldDelay = pdTRUE;
 8039a72:	2301      	movs	r3, #1
 8039a74:	627b      	str	r3, [r7, #36]	; 0x24
 8039a76:	e00a      	b.n	8039a8e <vTaskDelayUntil+0xaa>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8039a78:	687b      	ldr	r3, [r7, #4]
 8039a7a:	681b      	ldr	r3, [r3, #0]
 8039a7c:	69fa      	ldr	r2, [r7, #28]
 8039a7e:	429a      	cmp	r2, r3
 8039a80:	d303      	bcc.n	8039a8a <vTaskDelayUntil+0xa6>
 8039a82:	69fa      	ldr	r2, [r7, #28]
 8039a84:	6a3b      	ldr	r3, [r7, #32]
 8039a86:	429a      	cmp	r2, r3
 8039a88:	d901      	bls.n	8039a8e <vTaskDelayUntil+0xaa>
				{
					xShouldDelay = pdTRUE;
 8039a8a:	2301      	movs	r3, #1
 8039a8c:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 8039a8e:	687b      	ldr	r3, [r7, #4]
 8039a90:	69fa      	ldr	r2, [r7, #28]
 8039a92:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 8039a94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8039a96:	2b00      	cmp	r3, #0
 8039a98:	d006      	beq.n	8039aa8 <vTaskDelayUntil+0xc4>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8039a9a:	69fa      	ldr	r2, [r7, #28]
 8039a9c:	6a3b      	ldr	r3, [r7, #32]
 8039a9e:	1ad3      	subs	r3, r2, r3
 8039aa0:	2100      	movs	r1, #0
 8039aa2:	4618      	mov	r0, r3
 8039aa4:	f001 f8d2 	bl	803ac4c <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 8039aa8:	f000 f8bc 	bl	8039c24 <xTaskResumeAll>
 8039aac:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8039aae:	69bb      	ldr	r3, [r7, #24]
 8039ab0:	2b00      	cmp	r3, #0
 8039ab2:	d107      	bne.n	8039ac4 <vTaskDelayUntil+0xe0>
		{
			portYIELD_WITHIN_API();
 8039ab4:	4b07      	ldr	r3, [pc, #28]	; (8039ad4 <vTaskDelayUntil+0xf0>)
 8039ab6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8039aba:	601a      	str	r2, [r3, #0]
 8039abc:	f3bf 8f4f 	dsb	sy
 8039ac0:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8039ac4:	bf00      	nop
 8039ac6:	3728      	adds	r7, #40	; 0x28
 8039ac8:	46bd      	mov	sp, r7
 8039aca:	bd80      	pop	{r7, pc}
 8039acc:	200018f4 	.word	0x200018f4
 8039ad0:	200018d0 	.word	0x200018d0
 8039ad4:	e000ed04 	.word	0xe000ed04

08039ad8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8039ad8:	b580      	push	{r7, lr}
 8039ada:	b084      	sub	sp, #16
 8039adc:	af00      	add	r7, sp, #0
 8039ade:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8039ae0:	2300      	movs	r3, #0
 8039ae2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8039ae4:	687b      	ldr	r3, [r7, #4]
 8039ae6:	2b00      	cmp	r3, #0
 8039ae8:	d016      	beq.n	8039b18 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8039aea:	4b13      	ldr	r3, [pc, #76]	; (8039b38 <vTaskDelay+0x60>)
 8039aec:	681b      	ldr	r3, [r3, #0]
 8039aee:	2b00      	cmp	r3, #0
 8039af0:	d009      	beq.n	8039b06 <vTaskDelay+0x2e>
 8039af2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8039af6:	f383 8811 	msr	BASEPRI, r3
 8039afa:	f3bf 8f6f 	isb	sy
 8039afe:	f3bf 8f4f 	dsb	sy
 8039b02:	60bb      	str	r3, [r7, #8]
 8039b04:	e7fe      	b.n	8039b04 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8039b06:	f000 f87f 	bl	8039c08 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8039b0a:	2100      	movs	r1, #0
 8039b0c:	6878      	ldr	r0, [r7, #4]
 8039b0e:	f001 f89d 	bl	803ac4c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8039b12:	f000 f887 	bl	8039c24 <xTaskResumeAll>
 8039b16:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8039b18:	68fb      	ldr	r3, [r7, #12]
 8039b1a:	2b00      	cmp	r3, #0
 8039b1c:	d107      	bne.n	8039b2e <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 8039b1e:	4b07      	ldr	r3, [pc, #28]	; (8039b3c <vTaskDelay+0x64>)
 8039b20:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8039b24:	601a      	str	r2, [r3, #0]
 8039b26:	f3bf 8f4f 	dsb	sy
 8039b2a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8039b2e:	bf00      	nop
 8039b30:	3710      	adds	r7, #16
 8039b32:	46bd      	mov	sp, r7
 8039b34:	bd80      	pop	{r7, pc}
 8039b36:	bf00      	nop
 8039b38:	200018f4 	.word	0x200018f4
 8039b3c:	e000ed04 	.word	0xe000ed04

08039b40 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8039b40:	b580      	push	{r7, lr}
 8039b42:	b08a      	sub	sp, #40	; 0x28
 8039b44:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8039b46:	2300      	movs	r3, #0
 8039b48:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8039b4a:	2300      	movs	r3, #0
 8039b4c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8039b4e:	463a      	mov	r2, r7
 8039b50:	1d39      	adds	r1, r7, #4
 8039b52:	f107 0308 	add.w	r3, r7, #8
 8039b56:	4618      	mov	r0, r3
 8039b58:	f7fe fb6c 	bl	8038234 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8039b5c:	6839      	ldr	r1, [r7, #0]
 8039b5e:	687b      	ldr	r3, [r7, #4]
 8039b60:	68ba      	ldr	r2, [r7, #8]
 8039b62:	9202      	str	r2, [sp, #8]
 8039b64:	9301      	str	r3, [sp, #4]
 8039b66:	2300      	movs	r3, #0
 8039b68:	9300      	str	r3, [sp, #0]
 8039b6a:	2300      	movs	r3, #0
 8039b6c:	460a      	mov	r2, r1
 8039b6e:	4920      	ldr	r1, [pc, #128]	; (8039bf0 <vTaskStartScheduler+0xb0>)
 8039b70:	4820      	ldr	r0, [pc, #128]	; (8039bf4 <vTaskStartScheduler+0xb4>)
 8039b72:	f7ff fd93 	bl	803969c <xTaskCreateStatic>
 8039b76:	4602      	mov	r2, r0
 8039b78:	4b1f      	ldr	r3, [pc, #124]	; (8039bf8 <vTaskStartScheduler+0xb8>)
 8039b7a:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8039b7c:	4b1e      	ldr	r3, [pc, #120]	; (8039bf8 <vTaskStartScheduler+0xb8>)
 8039b7e:	681b      	ldr	r3, [r3, #0]
 8039b80:	2b00      	cmp	r3, #0
 8039b82:	d002      	beq.n	8039b8a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8039b84:	2301      	movs	r3, #1
 8039b86:	617b      	str	r3, [r7, #20]
 8039b88:	e001      	b.n	8039b8e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8039b8a:	2300      	movs	r3, #0
 8039b8c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8039b8e:	697b      	ldr	r3, [r7, #20]
 8039b90:	2b01      	cmp	r3, #1
 8039b92:	d102      	bne.n	8039b9a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8039b94:	f001 f8b4 	bl	803ad00 <xTimerCreateTimerTask>
 8039b98:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8039b9a:	697b      	ldr	r3, [r7, #20]
 8039b9c:	2b01      	cmp	r3, #1
 8039b9e:	d115      	bne.n	8039bcc <vTaskStartScheduler+0x8c>
 8039ba0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8039ba4:	f383 8811 	msr	BASEPRI, r3
 8039ba8:	f3bf 8f6f 	isb	sy
 8039bac:	f3bf 8f4f 	dsb	sy
 8039bb0:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8039bb2:	4b12      	ldr	r3, [pc, #72]	; (8039bfc <vTaskStartScheduler+0xbc>)
 8039bb4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8039bb8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8039bba:	4b11      	ldr	r3, [pc, #68]	; (8039c00 <vTaskStartScheduler+0xc0>)
 8039bbc:	2201      	movs	r2, #1
 8039bbe:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8039bc0:	4b10      	ldr	r3, [pc, #64]	; (8039c04 <vTaskStartScheduler+0xc4>)
 8039bc2:	2200      	movs	r2, #0
 8039bc4:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8039bc6:	f001 fc8b 	bl	803b4e0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8039bca:	e00d      	b.n	8039be8 <vTaskStartScheduler+0xa8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8039bcc:	697b      	ldr	r3, [r7, #20]
 8039bce:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8039bd2:	d109      	bne.n	8039be8 <vTaskStartScheduler+0xa8>
 8039bd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8039bd8:	f383 8811 	msr	BASEPRI, r3
 8039bdc:	f3bf 8f6f 	isb	sy
 8039be0:	f3bf 8f4f 	dsb	sy
 8039be4:	60fb      	str	r3, [r7, #12]
 8039be6:	e7fe      	b.n	8039be6 <vTaskStartScheduler+0xa6>
}
 8039be8:	bf00      	nop
 8039bea:	3718      	adds	r7, #24
 8039bec:	46bd      	mov	sp, r7
 8039bee:	bd80      	pop	{r7, pc}
 8039bf0:	08043c68 	.word	0x08043c68
 8039bf4:	0803a381 	.word	0x0803a381
 8039bf8:	200018f0 	.word	0x200018f0
 8039bfc:	200018ec 	.word	0x200018ec
 8039c00:	200018d8 	.word	0x200018d8
 8039c04:	200018d0 	.word	0x200018d0

08039c08 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8039c08:	b480      	push	{r7}
 8039c0a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8039c0c:	4b04      	ldr	r3, [pc, #16]	; (8039c20 <vTaskSuspendAll+0x18>)
 8039c0e:	681b      	ldr	r3, [r3, #0]
 8039c10:	3301      	adds	r3, #1
 8039c12:	4a03      	ldr	r2, [pc, #12]	; (8039c20 <vTaskSuspendAll+0x18>)
 8039c14:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8039c16:	bf00      	nop
 8039c18:	46bd      	mov	sp, r7
 8039c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8039c1e:	4770      	bx	lr
 8039c20:	200018f4 	.word	0x200018f4

08039c24 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8039c24:	b580      	push	{r7, lr}
 8039c26:	b084      	sub	sp, #16
 8039c28:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8039c2a:	2300      	movs	r3, #0
 8039c2c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8039c2e:	2300      	movs	r3, #0
 8039c30:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8039c32:	4b41      	ldr	r3, [pc, #260]	; (8039d38 <xTaskResumeAll+0x114>)
 8039c34:	681b      	ldr	r3, [r3, #0]
 8039c36:	2b00      	cmp	r3, #0
 8039c38:	d109      	bne.n	8039c4e <xTaskResumeAll+0x2a>
 8039c3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8039c3e:	f383 8811 	msr	BASEPRI, r3
 8039c42:	f3bf 8f6f 	isb	sy
 8039c46:	f3bf 8f4f 	dsb	sy
 8039c4a:	603b      	str	r3, [r7, #0]
 8039c4c:	e7fe      	b.n	8039c4c <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8039c4e:	f001 fce5 	bl	803b61c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8039c52:	4b39      	ldr	r3, [pc, #228]	; (8039d38 <xTaskResumeAll+0x114>)
 8039c54:	681b      	ldr	r3, [r3, #0]
 8039c56:	3b01      	subs	r3, #1
 8039c58:	4a37      	ldr	r2, [pc, #220]	; (8039d38 <xTaskResumeAll+0x114>)
 8039c5a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8039c5c:	4b36      	ldr	r3, [pc, #216]	; (8039d38 <xTaskResumeAll+0x114>)
 8039c5e:	681b      	ldr	r3, [r3, #0]
 8039c60:	2b00      	cmp	r3, #0
 8039c62:	d162      	bne.n	8039d2a <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8039c64:	4b35      	ldr	r3, [pc, #212]	; (8039d3c <xTaskResumeAll+0x118>)
 8039c66:	681b      	ldr	r3, [r3, #0]
 8039c68:	2b00      	cmp	r3, #0
 8039c6a:	d05e      	beq.n	8039d2a <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8039c6c:	e02f      	b.n	8039cce <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8039c6e:	4b34      	ldr	r3, [pc, #208]	; (8039d40 <xTaskResumeAll+0x11c>)
 8039c70:	68db      	ldr	r3, [r3, #12]
 8039c72:	68db      	ldr	r3, [r3, #12]
 8039c74:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8039c76:	68fb      	ldr	r3, [r7, #12]
 8039c78:	3318      	adds	r3, #24
 8039c7a:	4618      	mov	r0, r3
 8039c7c:	f7fe fd7e 	bl	803877c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8039c80:	68fb      	ldr	r3, [r7, #12]
 8039c82:	3304      	adds	r3, #4
 8039c84:	4618      	mov	r0, r3
 8039c86:	f7fe fd79 	bl	803877c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8039c8a:	68fb      	ldr	r3, [r7, #12]
 8039c8c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8039c8e:	4b2d      	ldr	r3, [pc, #180]	; (8039d44 <xTaskResumeAll+0x120>)
 8039c90:	681b      	ldr	r3, [r3, #0]
 8039c92:	429a      	cmp	r2, r3
 8039c94:	d903      	bls.n	8039c9e <xTaskResumeAll+0x7a>
 8039c96:	68fb      	ldr	r3, [r7, #12]
 8039c98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8039c9a:	4a2a      	ldr	r2, [pc, #168]	; (8039d44 <xTaskResumeAll+0x120>)
 8039c9c:	6013      	str	r3, [r2, #0]
 8039c9e:	68fb      	ldr	r3, [r7, #12]
 8039ca0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8039ca2:	4613      	mov	r3, r2
 8039ca4:	009b      	lsls	r3, r3, #2
 8039ca6:	4413      	add	r3, r2
 8039ca8:	009b      	lsls	r3, r3, #2
 8039caa:	4a27      	ldr	r2, [pc, #156]	; (8039d48 <xTaskResumeAll+0x124>)
 8039cac:	441a      	add	r2, r3
 8039cae:	68fb      	ldr	r3, [r7, #12]
 8039cb0:	3304      	adds	r3, #4
 8039cb2:	4619      	mov	r1, r3
 8039cb4:	4610      	mov	r0, r2
 8039cb6:	f7fe fd04 	bl	80386c2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8039cba:	68fb      	ldr	r3, [r7, #12]
 8039cbc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8039cbe:	4b23      	ldr	r3, [pc, #140]	; (8039d4c <xTaskResumeAll+0x128>)
 8039cc0:	681b      	ldr	r3, [r3, #0]
 8039cc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8039cc4:	429a      	cmp	r2, r3
 8039cc6:	d302      	bcc.n	8039cce <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8039cc8:	4b21      	ldr	r3, [pc, #132]	; (8039d50 <xTaskResumeAll+0x12c>)
 8039cca:	2201      	movs	r2, #1
 8039ccc:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8039cce:	4b1c      	ldr	r3, [pc, #112]	; (8039d40 <xTaskResumeAll+0x11c>)
 8039cd0:	681b      	ldr	r3, [r3, #0]
 8039cd2:	2b00      	cmp	r3, #0
 8039cd4:	d1cb      	bne.n	8039c6e <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8039cd6:	68fb      	ldr	r3, [r7, #12]
 8039cd8:	2b00      	cmp	r3, #0
 8039cda:	d001      	beq.n	8039ce0 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8039cdc:	f000 fc02 	bl	803a4e4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8039ce0:	4b1c      	ldr	r3, [pc, #112]	; (8039d54 <xTaskResumeAll+0x130>)
 8039ce2:	681b      	ldr	r3, [r3, #0]
 8039ce4:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8039ce6:	687b      	ldr	r3, [r7, #4]
 8039ce8:	2b00      	cmp	r3, #0
 8039cea:	d010      	beq.n	8039d0e <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8039cec:	f000 f858 	bl	8039da0 <xTaskIncrementTick>
 8039cf0:	4603      	mov	r3, r0
 8039cf2:	2b00      	cmp	r3, #0
 8039cf4:	d002      	beq.n	8039cfc <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8039cf6:	4b16      	ldr	r3, [pc, #88]	; (8039d50 <xTaskResumeAll+0x12c>)
 8039cf8:	2201      	movs	r2, #1
 8039cfa:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8039cfc:	687b      	ldr	r3, [r7, #4]
 8039cfe:	3b01      	subs	r3, #1
 8039d00:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8039d02:	687b      	ldr	r3, [r7, #4]
 8039d04:	2b00      	cmp	r3, #0
 8039d06:	d1f1      	bne.n	8039cec <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 8039d08:	4b12      	ldr	r3, [pc, #72]	; (8039d54 <xTaskResumeAll+0x130>)
 8039d0a:	2200      	movs	r2, #0
 8039d0c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8039d0e:	4b10      	ldr	r3, [pc, #64]	; (8039d50 <xTaskResumeAll+0x12c>)
 8039d10:	681b      	ldr	r3, [r3, #0]
 8039d12:	2b00      	cmp	r3, #0
 8039d14:	d009      	beq.n	8039d2a <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8039d16:	2301      	movs	r3, #1
 8039d18:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8039d1a:	4b0f      	ldr	r3, [pc, #60]	; (8039d58 <xTaskResumeAll+0x134>)
 8039d1c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8039d20:	601a      	str	r2, [r3, #0]
 8039d22:	f3bf 8f4f 	dsb	sy
 8039d26:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8039d2a:	f001 fca5 	bl	803b678 <vPortExitCritical>

	return xAlreadyYielded;
 8039d2e:	68bb      	ldr	r3, [r7, #8]
}
 8039d30:	4618      	mov	r0, r3
 8039d32:	3710      	adds	r7, #16
 8039d34:	46bd      	mov	sp, r7
 8039d36:	bd80      	pop	{r7, pc}
 8039d38:	200018f4 	.word	0x200018f4
 8039d3c:	200018cc 	.word	0x200018cc
 8039d40:	2000188c 	.word	0x2000188c
 8039d44:	200018d4 	.word	0x200018d4
 8039d48:	200013fc 	.word	0x200013fc
 8039d4c:	200013f8 	.word	0x200013f8
 8039d50:	200018e0 	.word	0x200018e0
 8039d54:	200018dc 	.word	0x200018dc
 8039d58:	e000ed04 	.word	0xe000ed04

08039d5c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8039d5c:	b480      	push	{r7}
 8039d5e:	b083      	sub	sp, #12
 8039d60:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8039d62:	4b05      	ldr	r3, [pc, #20]	; (8039d78 <xTaskGetTickCount+0x1c>)
 8039d64:	681b      	ldr	r3, [r3, #0]
 8039d66:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8039d68:	687b      	ldr	r3, [r7, #4]
}
 8039d6a:	4618      	mov	r0, r3
 8039d6c:	370c      	adds	r7, #12
 8039d6e:	46bd      	mov	sp, r7
 8039d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8039d74:	4770      	bx	lr
 8039d76:	bf00      	nop
 8039d78:	200018d0 	.word	0x200018d0

08039d7c <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8039d7c:	b580      	push	{r7, lr}
 8039d7e:	b082      	sub	sp, #8
 8039d80:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8039d82:	f001 fd27 	bl	803b7d4 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8039d86:	2300      	movs	r3, #0
 8039d88:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8039d8a:	4b04      	ldr	r3, [pc, #16]	; (8039d9c <xTaskGetTickCountFromISR+0x20>)
 8039d8c:	681b      	ldr	r3, [r3, #0]
 8039d8e:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8039d90:	683b      	ldr	r3, [r7, #0]
}
 8039d92:	4618      	mov	r0, r3
 8039d94:	3708      	adds	r7, #8
 8039d96:	46bd      	mov	sp, r7
 8039d98:	bd80      	pop	{r7, pc}
 8039d9a:	bf00      	nop
 8039d9c:	200018d0 	.word	0x200018d0

08039da0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8039da0:	b580      	push	{r7, lr}
 8039da2:	b086      	sub	sp, #24
 8039da4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8039da6:	2300      	movs	r3, #0
 8039da8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8039daa:	4b4e      	ldr	r3, [pc, #312]	; (8039ee4 <xTaskIncrementTick+0x144>)
 8039dac:	681b      	ldr	r3, [r3, #0]
 8039dae:	2b00      	cmp	r3, #0
 8039db0:	f040 8088 	bne.w	8039ec4 <xTaskIncrementTick+0x124>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8039db4:	4b4c      	ldr	r3, [pc, #304]	; (8039ee8 <xTaskIncrementTick+0x148>)
 8039db6:	681b      	ldr	r3, [r3, #0]
 8039db8:	3301      	adds	r3, #1
 8039dba:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8039dbc:	4a4a      	ldr	r2, [pc, #296]	; (8039ee8 <xTaskIncrementTick+0x148>)
 8039dbe:	693b      	ldr	r3, [r7, #16]
 8039dc0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8039dc2:	693b      	ldr	r3, [r7, #16]
 8039dc4:	2b00      	cmp	r3, #0
 8039dc6:	d11f      	bne.n	8039e08 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8039dc8:	4b48      	ldr	r3, [pc, #288]	; (8039eec <xTaskIncrementTick+0x14c>)
 8039dca:	681b      	ldr	r3, [r3, #0]
 8039dcc:	681b      	ldr	r3, [r3, #0]
 8039dce:	2b00      	cmp	r3, #0
 8039dd0:	d009      	beq.n	8039de6 <xTaskIncrementTick+0x46>
 8039dd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8039dd6:	f383 8811 	msr	BASEPRI, r3
 8039dda:	f3bf 8f6f 	isb	sy
 8039dde:	f3bf 8f4f 	dsb	sy
 8039de2:	603b      	str	r3, [r7, #0]
 8039de4:	e7fe      	b.n	8039de4 <xTaskIncrementTick+0x44>
 8039de6:	4b41      	ldr	r3, [pc, #260]	; (8039eec <xTaskIncrementTick+0x14c>)
 8039de8:	681b      	ldr	r3, [r3, #0]
 8039dea:	60fb      	str	r3, [r7, #12]
 8039dec:	4b40      	ldr	r3, [pc, #256]	; (8039ef0 <xTaskIncrementTick+0x150>)
 8039dee:	681b      	ldr	r3, [r3, #0]
 8039df0:	4a3e      	ldr	r2, [pc, #248]	; (8039eec <xTaskIncrementTick+0x14c>)
 8039df2:	6013      	str	r3, [r2, #0]
 8039df4:	4a3e      	ldr	r2, [pc, #248]	; (8039ef0 <xTaskIncrementTick+0x150>)
 8039df6:	68fb      	ldr	r3, [r7, #12]
 8039df8:	6013      	str	r3, [r2, #0]
 8039dfa:	4b3e      	ldr	r3, [pc, #248]	; (8039ef4 <xTaskIncrementTick+0x154>)
 8039dfc:	681b      	ldr	r3, [r3, #0]
 8039dfe:	3301      	adds	r3, #1
 8039e00:	4a3c      	ldr	r2, [pc, #240]	; (8039ef4 <xTaskIncrementTick+0x154>)
 8039e02:	6013      	str	r3, [r2, #0]
 8039e04:	f000 fb6e 	bl	803a4e4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8039e08:	4b3b      	ldr	r3, [pc, #236]	; (8039ef8 <xTaskIncrementTick+0x158>)
 8039e0a:	681b      	ldr	r3, [r3, #0]
 8039e0c:	693a      	ldr	r2, [r7, #16]
 8039e0e:	429a      	cmp	r2, r3
 8039e10:	d349      	bcc.n	8039ea6 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8039e12:	4b36      	ldr	r3, [pc, #216]	; (8039eec <xTaskIncrementTick+0x14c>)
 8039e14:	681b      	ldr	r3, [r3, #0]
 8039e16:	681b      	ldr	r3, [r3, #0]
 8039e18:	2b00      	cmp	r3, #0
 8039e1a:	d104      	bne.n	8039e26 <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8039e1c:	4b36      	ldr	r3, [pc, #216]	; (8039ef8 <xTaskIncrementTick+0x158>)
 8039e1e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8039e22:	601a      	str	r2, [r3, #0]
					break;
 8039e24:	e03f      	b.n	8039ea6 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8039e26:	4b31      	ldr	r3, [pc, #196]	; (8039eec <xTaskIncrementTick+0x14c>)
 8039e28:	681b      	ldr	r3, [r3, #0]
 8039e2a:	68db      	ldr	r3, [r3, #12]
 8039e2c:	68db      	ldr	r3, [r3, #12]
 8039e2e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8039e30:	68bb      	ldr	r3, [r7, #8]
 8039e32:	685b      	ldr	r3, [r3, #4]
 8039e34:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8039e36:	693a      	ldr	r2, [r7, #16]
 8039e38:	687b      	ldr	r3, [r7, #4]
 8039e3a:	429a      	cmp	r2, r3
 8039e3c:	d203      	bcs.n	8039e46 <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8039e3e:	4a2e      	ldr	r2, [pc, #184]	; (8039ef8 <xTaskIncrementTick+0x158>)
 8039e40:	687b      	ldr	r3, [r7, #4]
 8039e42:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8039e44:	e02f      	b.n	8039ea6 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8039e46:	68bb      	ldr	r3, [r7, #8]
 8039e48:	3304      	adds	r3, #4
 8039e4a:	4618      	mov	r0, r3
 8039e4c:	f7fe fc96 	bl	803877c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8039e50:	68bb      	ldr	r3, [r7, #8]
 8039e52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8039e54:	2b00      	cmp	r3, #0
 8039e56:	d004      	beq.n	8039e62 <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8039e58:	68bb      	ldr	r3, [r7, #8]
 8039e5a:	3318      	adds	r3, #24
 8039e5c:	4618      	mov	r0, r3
 8039e5e:	f7fe fc8d 	bl	803877c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8039e62:	68bb      	ldr	r3, [r7, #8]
 8039e64:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8039e66:	4b25      	ldr	r3, [pc, #148]	; (8039efc <xTaskIncrementTick+0x15c>)
 8039e68:	681b      	ldr	r3, [r3, #0]
 8039e6a:	429a      	cmp	r2, r3
 8039e6c:	d903      	bls.n	8039e76 <xTaskIncrementTick+0xd6>
 8039e6e:	68bb      	ldr	r3, [r7, #8]
 8039e70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8039e72:	4a22      	ldr	r2, [pc, #136]	; (8039efc <xTaskIncrementTick+0x15c>)
 8039e74:	6013      	str	r3, [r2, #0]
 8039e76:	68bb      	ldr	r3, [r7, #8]
 8039e78:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8039e7a:	4613      	mov	r3, r2
 8039e7c:	009b      	lsls	r3, r3, #2
 8039e7e:	4413      	add	r3, r2
 8039e80:	009b      	lsls	r3, r3, #2
 8039e82:	4a1f      	ldr	r2, [pc, #124]	; (8039f00 <xTaskIncrementTick+0x160>)
 8039e84:	441a      	add	r2, r3
 8039e86:	68bb      	ldr	r3, [r7, #8]
 8039e88:	3304      	adds	r3, #4
 8039e8a:	4619      	mov	r1, r3
 8039e8c:	4610      	mov	r0, r2
 8039e8e:	f7fe fc18 	bl	80386c2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8039e92:	68bb      	ldr	r3, [r7, #8]
 8039e94:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8039e96:	4b1b      	ldr	r3, [pc, #108]	; (8039f04 <xTaskIncrementTick+0x164>)
 8039e98:	681b      	ldr	r3, [r3, #0]
 8039e9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8039e9c:	429a      	cmp	r2, r3
 8039e9e:	d3b8      	bcc.n	8039e12 <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8039ea0:	2301      	movs	r3, #1
 8039ea2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8039ea4:	e7b5      	b.n	8039e12 <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8039ea6:	4b17      	ldr	r3, [pc, #92]	; (8039f04 <xTaskIncrementTick+0x164>)
 8039ea8:	681b      	ldr	r3, [r3, #0]
 8039eaa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8039eac:	4914      	ldr	r1, [pc, #80]	; (8039f00 <xTaskIncrementTick+0x160>)
 8039eae:	4613      	mov	r3, r2
 8039eb0:	009b      	lsls	r3, r3, #2
 8039eb2:	4413      	add	r3, r2
 8039eb4:	009b      	lsls	r3, r3, #2
 8039eb6:	440b      	add	r3, r1
 8039eb8:	681b      	ldr	r3, [r3, #0]
 8039eba:	2b01      	cmp	r3, #1
 8039ebc:	d907      	bls.n	8039ece <xTaskIncrementTick+0x12e>
			{
				xSwitchRequired = pdTRUE;
 8039ebe:	2301      	movs	r3, #1
 8039ec0:	617b      	str	r3, [r7, #20]
 8039ec2:	e004      	b.n	8039ece <xTaskIncrementTick+0x12e>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8039ec4:	4b10      	ldr	r3, [pc, #64]	; (8039f08 <xTaskIncrementTick+0x168>)
 8039ec6:	681b      	ldr	r3, [r3, #0]
 8039ec8:	3301      	adds	r3, #1
 8039eca:	4a0f      	ldr	r2, [pc, #60]	; (8039f08 <xTaskIncrementTick+0x168>)
 8039ecc:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8039ece:	4b0f      	ldr	r3, [pc, #60]	; (8039f0c <xTaskIncrementTick+0x16c>)
 8039ed0:	681b      	ldr	r3, [r3, #0]
 8039ed2:	2b00      	cmp	r3, #0
 8039ed4:	d001      	beq.n	8039eda <xTaskIncrementTick+0x13a>
		{
			xSwitchRequired = pdTRUE;
 8039ed6:	2301      	movs	r3, #1
 8039ed8:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8039eda:	697b      	ldr	r3, [r7, #20]
}
 8039edc:	4618      	mov	r0, r3
 8039ede:	3718      	adds	r7, #24
 8039ee0:	46bd      	mov	sp, r7
 8039ee2:	bd80      	pop	{r7, pc}
 8039ee4:	200018f4 	.word	0x200018f4
 8039ee8:	200018d0 	.word	0x200018d0
 8039eec:	20001884 	.word	0x20001884
 8039ef0:	20001888 	.word	0x20001888
 8039ef4:	200018e4 	.word	0x200018e4
 8039ef8:	200018ec 	.word	0x200018ec
 8039efc:	200018d4 	.word	0x200018d4
 8039f00:	200013fc 	.word	0x200013fc
 8039f04:	200013f8 	.word	0x200013f8
 8039f08:	200018dc 	.word	0x200018dc
 8039f0c:	200018e0 	.word	0x200018e0

08039f10 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8039f10:	b480      	push	{r7}
 8039f12:	b085      	sub	sp, #20
 8039f14:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8039f16:	4b27      	ldr	r3, [pc, #156]	; (8039fb4 <vTaskSwitchContext+0xa4>)
 8039f18:	681b      	ldr	r3, [r3, #0]
 8039f1a:	2b00      	cmp	r3, #0
 8039f1c:	d003      	beq.n	8039f26 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8039f1e:	4b26      	ldr	r3, [pc, #152]	; (8039fb8 <vTaskSwitchContext+0xa8>)
 8039f20:	2201      	movs	r2, #1
 8039f22:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8039f24:	e040      	b.n	8039fa8 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 8039f26:	4b24      	ldr	r3, [pc, #144]	; (8039fb8 <vTaskSwitchContext+0xa8>)
 8039f28:	2200      	movs	r2, #0
 8039f2a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8039f2c:	4b23      	ldr	r3, [pc, #140]	; (8039fbc <vTaskSwitchContext+0xac>)
 8039f2e:	681b      	ldr	r3, [r3, #0]
 8039f30:	60fb      	str	r3, [r7, #12]
 8039f32:	e00f      	b.n	8039f54 <vTaskSwitchContext+0x44>
 8039f34:	68fb      	ldr	r3, [r7, #12]
 8039f36:	2b00      	cmp	r3, #0
 8039f38:	d109      	bne.n	8039f4e <vTaskSwitchContext+0x3e>
 8039f3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8039f3e:	f383 8811 	msr	BASEPRI, r3
 8039f42:	f3bf 8f6f 	isb	sy
 8039f46:	f3bf 8f4f 	dsb	sy
 8039f4a:	607b      	str	r3, [r7, #4]
 8039f4c:	e7fe      	b.n	8039f4c <vTaskSwitchContext+0x3c>
 8039f4e:	68fb      	ldr	r3, [r7, #12]
 8039f50:	3b01      	subs	r3, #1
 8039f52:	60fb      	str	r3, [r7, #12]
 8039f54:	491a      	ldr	r1, [pc, #104]	; (8039fc0 <vTaskSwitchContext+0xb0>)
 8039f56:	68fa      	ldr	r2, [r7, #12]
 8039f58:	4613      	mov	r3, r2
 8039f5a:	009b      	lsls	r3, r3, #2
 8039f5c:	4413      	add	r3, r2
 8039f5e:	009b      	lsls	r3, r3, #2
 8039f60:	440b      	add	r3, r1
 8039f62:	681b      	ldr	r3, [r3, #0]
 8039f64:	2b00      	cmp	r3, #0
 8039f66:	d0e5      	beq.n	8039f34 <vTaskSwitchContext+0x24>
 8039f68:	68fa      	ldr	r2, [r7, #12]
 8039f6a:	4613      	mov	r3, r2
 8039f6c:	009b      	lsls	r3, r3, #2
 8039f6e:	4413      	add	r3, r2
 8039f70:	009b      	lsls	r3, r3, #2
 8039f72:	4a13      	ldr	r2, [pc, #76]	; (8039fc0 <vTaskSwitchContext+0xb0>)
 8039f74:	4413      	add	r3, r2
 8039f76:	60bb      	str	r3, [r7, #8]
 8039f78:	68bb      	ldr	r3, [r7, #8]
 8039f7a:	685b      	ldr	r3, [r3, #4]
 8039f7c:	685a      	ldr	r2, [r3, #4]
 8039f7e:	68bb      	ldr	r3, [r7, #8]
 8039f80:	605a      	str	r2, [r3, #4]
 8039f82:	68bb      	ldr	r3, [r7, #8]
 8039f84:	685a      	ldr	r2, [r3, #4]
 8039f86:	68bb      	ldr	r3, [r7, #8]
 8039f88:	3308      	adds	r3, #8
 8039f8a:	429a      	cmp	r2, r3
 8039f8c:	d104      	bne.n	8039f98 <vTaskSwitchContext+0x88>
 8039f8e:	68bb      	ldr	r3, [r7, #8]
 8039f90:	685b      	ldr	r3, [r3, #4]
 8039f92:	685a      	ldr	r2, [r3, #4]
 8039f94:	68bb      	ldr	r3, [r7, #8]
 8039f96:	605a      	str	r2, [r3, #4]
 8039f98:	68bb      	ldr	r3, [r7, #8]
 8039f9a:	685b      	ldr	r3, [r3, #4]
 8039f9c:	68db      	ldr	r3, [r3, #12]
 8039f9e:	4a09      	ldr	r2, [pc, #36]	; (8039fc4 <vTaskSwitchContext+0xb4>)
 8039fa0:	6013      	str	r3, [r2, #0]
 8039fa2:	4a06      	ldr	r2, [pc, #24]	; (8039fbc <vTaskSwitchContext+0xac>)
 8039fa4:	68fb      	ldr	r3, [r7, #12]
 8039fa6:	6013      	str	r3, [r2, #0]
}
 8039fa8:	bf00      	nop
 8039faa:	3714      	adds	r7, #20
 8039fac:	46bd      	mov	sp, r7
 8039fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8039fb2:	4770      	bx	lr
 8039fb4:	200018f4 	.word	0x200018f4
 8039fb8:	200018e0 	.word	0x200018e0
 8039fbc:	200018d4 	.word	0x200018d4
 8039fc0:	200013fc 	.word	0x200013fc
 8039fc4:	200013f8 	.word	0x200013f8

08039fc8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8039fc8:	b580      	push	{r7, lr}
 8039fca:	b084      	sub	sp, #16
 8039fcc:	af00      	add	r7, sp, #0
 8039fce:	6078      	str	r0, [r7, #4]
 8039fd0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8039fd2:	687b      	ldr	r3, [r7, #4]
 8039fd4:	2b00      	cmp	r3, #0
 8039fd6:	d109      	bne.n	8039fec <vTaskPlaceOnEventList+0x24>
 8039fd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8039fdc:	f383 8811 	msr	BASEPRI, r3
 8039fe0:	f3bf 8f6f 	isb	sy
 8039fe4:	f3bf 8f4f 	dsb	sy
 8039fe8:	60fb      	str	r3, [r7, #12]
 8039fea:	e7fe      	b.n	8039fea <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8039fec:	4b07      	ldr	r3, [pc, #28]	; (803a00c <vTaskPlaceOnEventList+0x44>)
 8039fee:	681b      	ldr	r3, [r3, #0]
 8039ff0:	3318      	adds	r3, #24
 8039ff2:	4619      	mov	r1, r3
 8039ff4:	6878      	ldr	r0, [r7, #4]
 8039ff6:	f7fe fb88 	bl	803870a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8039ffa:	2101      	movs	r1, #1
 8039ffc:	6838      	ldr	r0, [r7, #0]
 8039ffe:	f000 fe25 	bl	803ac4c <prvAddCurrentTaskToDelayedList>
}
 803a002:	bf00      	nop
 803a004:	3710      	adds	r7, #16
 803a006:	46bd      	mov	sp, r7
 803a008:	bd80      	pop	{r7, pc}
 803a00a:	bf00      	nop
 803a00c:	200013f8 	.word	0x200013f8

0803a010 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 803a010:	b580      	push	{r7, lr}
 803a012:	b086      	sub	sp, #24
 803a014:	af00      	add	r7, sp, #0
 803a016:	60f8      	str	r0, [r7, #12]
 803a018:	60b9      	str	r1, [r7, #8]
 803a01a:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 803a01c:	68fb      	ldr	r3, [r7, #12]
 803a01e:	2b00      	cmp	r3, #0
 803a020:	d109      	bne.n	803a036 <vTaskPlaceOnUnorderedEventList+0x26>
 803a022:	f04f 0350 	mov.w	r3, #80	; 0x50
 803a026:	f383 8811 	msr	BASEPRI, r3
 803a02a:	f3bf 8f6f 	isb	sy
 803a02e:	f3bf 8f4f 	dsb	sy
 803a032:	617b      	str	r3, [r7, #20]
 803a034:	e7fe      	b.n	803a034 <vTaskPlaceOnUnorderedEventList+0x24>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 803a036:	4b11      	ldr	r3, [pc, #68]	; (803a07c <vTaskPlaceOnUnorderedEventList+0x6c>)
 803a038:	681b      	ldr	r3, [r3, #0]
 803a03a:	2b00      	cmp	r3, #0
 803a03c:	d109      	bne.n	803a052 <vTaskPlaceOnUnorderedEventList+0x42>
 803a03e:	f04f 0350 	mov.w	r3, #80	; 0x50
 803a042:	f383 8811 	msr	BASEPRI, r3
 803a046:	f3bf 8f6f 	isb	sy
 803a04a:	f3bf 8f4f 	dsb	sy
 803a04e:	613b      	str	r3, [r7, #16]
 803a050:	e7fe      	b.n	803a050 <vTaskPlaceOnUnorderedEventList+0x40>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 803a052:	4b0b      	ldr	r3, [pc, #44]	; (803a080 <vTaskPlaceOnUnorderedEventList+0x70>)
 803a054:	681b      	ldr	r3, [r3, #0]
 803a056:	68ba      	ldr	r2, [r7, #8]
 803a058:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 803a05c:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 803a05e:	4b08      	ldr	r3, [pc, #32]	; (803a080 <vTaskPlaceOnUnorderedEventList+0x70>)
 803a060:	681b      	ldr	r3, [r3, #0]
 803a062:	3318      	adds	r3, #24
 803a064:	4619      	mov	r1, r3
 803a066:	68f8      	ldr	r0, [r7, #12]
 803a068:	f7fe fb2b 	bl	80386c2 <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 803a06c:	2101      	movs	r1, #1
 803a06e:	6878      	ldr	r0, [r7, #4]
 803a070:	f000 fdec 	bl	803ac4c <prvAddCurrentTaskToDelayedList>
}
 803a074:	bf00      	nop
 803a076:	3718      	adds	r7, #24
 803a078:	46bd      	mov	sp, r7
 803a07a:	bd80      	pop	{r7, pc}
 803a07c:	200018f4 	.word	0x200018f4
 803a080:	200013f8 	.word	0x200013f8

0803a084 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 803a084:	b580      	push	{r7, lr}
 803a086:	b086      	sub	sp, #24
 803a088:	af00      	add	r7, sp, #0
 803a08a:	60f8      	str	r0, [r7, #12]
 803a08c:	60b9      	str	r1, [r7, #8]
 803a08e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 803a090:	68fb      	ldr	r3, [r7, #12]
 803a092:	2b00      	cmp	r3, #0
 803a094:	d109      	bne.n	803a0aa <vTaskPlaceOnEventListRestricted+0x26>
 803a096:	f04f 0350 	mov.w	r3, #80	; 0x50
 803a09a:	f383 8811 	msr	BASEPRI, r3
 803a09e:	f3bf 8f6f 	isb	sy
 803a0a2:	f3bf 8f4f 	dsb	sy
 803a0a6:	617b      	str	r3, [r7, #20]
 803a0a8:	e7fe      	b.n	803a0a8 <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 803a0aa:	4b0a      	ldr	r3, [pc, #40]	; (803a0d4 <vTaskPlaceOnEventListRestricted+0x50>)
 803a0ac:	681b      	ldr	r3, [r3, #0]
 803a0ae:	3318      	adds	r3, #24
 803a0b0:	4619      	mov	r1, r3
 803a0b2:	68f8      	ldr	r0, [r7, #12]
 803a0b4:	f7fe fb05 	bl	80386c2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 803a0b8:	687b      	ldr	r3, [r7, #4]
 803a0ba:	2b00      	cmp	r3, #0
 803a0bc:	d002      	beq.n	803a0c4 <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 803a0be:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 803a0c2:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 803a0c4:	6879      	ldr	r1, [r7, #4]
 803a0c6:	68b8      	ldr	r0, [r7, #8]
 803a0c8:	f000 fdc0 	bl	803ac4c <prvAddCurrentTaskToDelayedList>
	}
 803a0cc:	bf00      	nop
 803a0ce:	3718      	adds	r7, #24
 803a0d0:	46bd      	mov	sp, r7
 803a0d2:	bd80      	pop	{r7, pc}
 803a0d4:	200013f8 	.word	0x200013f8

0803a0d8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 803a0d8:	b580      	push	{r7, lr}
 803a0da:	b086      	sub	sp, #24
 803a0dc:	af00      	add	r7, sp, #0
 803a0de:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 803a0e0:	687b      	ldr	r3, [r7, #4]
 803a0e2:	68db      	ldr	r3, [r3, #12]
 803a0e4:	68db      	ldr	r3, [r3, #12]
 803a0e6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 803a0e8:	693b      	ldr	r3, [r7, #16]
 803a0ea:	2b00      	cmp	r3, #0
 803a0ec:	d109      	bne.n	803a102 <xTaskRemoveFromEventList+0x2a>
 803a0ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 803a0f2:	f383 8811 	msr	BASEPRI, r3
 803a0f6:	f3bf 8f6f 	isb	sy
 803a0fa:	f3bf 8f4f 	dsb	sy
 803a0fe:	60fb      	str	r3, [r7, #12]
 803a100:	e7fe      	b.n	803a100 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 803a102:	693b      	ldr	r3, [r7, #16]
 803a104:	3318      	adds	r3, #24
 803a106:	4618      	mov	r0, r3
 803a108:	f7fe fb38 	bl	803877c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 803a10c:	4b1d      	ldr	r3, [pc, #116]	; (803a184 <xTaskRemoveFromEventList+0xac>)
 803a10e:	681b      	ldr	r3, [r3, #0]
 803a110:	2b00      	cmp	r3, #0
 803a112:	d11d      	bne.n	803a150 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 803a114:	693b      	ldr	r3, [r7, #16]
 803a116:	3304      	adds	r3, #4
 803a118:	4618      	mov	r0, r3
 803a11a:	f7fe fb2f 	bl	803877c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 803a11e:	693b      	ldr	r3, [r7, #16]
 803a120:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 803a122:	4b19      	ldr	r3, [pc, #100]	; (803a188 <xTaskRemoveFromEventList+0xb0>)
 803a124:	681b      	ldr	r3, [r3, #0]
 803a126:	429a      	cmp	r2, r3
 803a128:	d903      	bls.n	803a132 <xTaskRemoveFromEventList+0x5a>
 803a12a:	693b      	ldr	r3, [r7, #16]
 803a12c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 803a12e:	4a16      	ldr	r2, [pc, #88]	; (803a188 <xTaskRemoveFromEventList+0xb0>)
 803a130:	6013      	str	r3, [r2, #0]
 803a132:	693b      	ldr	r3, [r7, #16]
 803a134:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 803a136:	4613      	mov	r3, r2
 803a138:	009b      	lsls	r3, r3, #2
 803a13a:	4413      	add	r3, r2
 803a13c:	009b      	lsls	r3, r3, #2
 803a13e:	4a13      	ldr	r2, [pc, #76]	; (803a18c <xTaskRemoveFromEventList+0xb4>)
 803a140:	441a      	add	r2, r3
 803a142:	693b      	ldr	r3, [r7, #16]
 803a144:	3304      	adds	r3, #4
 803a146:	4619      	mov	r1, r3
 803a148:	4610      	mov	r0, r2
 803a14a:	f7fe faba 	bl	80386c2 <vListInsertEnd>
 803a14e:	e005      	b.n	803a15c <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 803a150:	693b      	ldr	r3, [r7, #16]
 803a152:	3318      	adds	r3, #24
 803a154:	4619      	mov	r1, r3
 803a156:	480e      	ldr	r0, [pc, #56]	; (803a190 <xTaskRemoveFromEventList+0xb8>)
 803a158:	f7fe fab3 	bl	80386c2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 803a15c:	693b      	ldr	r3, [r7, #16]
 803a15e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 803a160:	4b0c      	ldr	r3, [pc, #48]	; (803a194 <xTaskRemoveFromEventList+0xbc>)
 803a162:	681b      	ldr	r3, [r3, #0]
 803a164:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 803a166:	429a      	cmp	r2, r3
 803a168:	d905      	bls.n	803a176 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 803a16a:	2301      	movs	r3, #1
 803a16c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 803a16e:	4b0a      	ldr	r3, [pc, #40]	; (803a198 <xTaskRemoveFromEventList+0xc0>)
 803a170:	2201      	movs	r2, #1
 803a172:	601a      	str	r2, [r3, #0]
 803a174:	e001      	b.n	803a17a <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 803a176:	2300      	movs	r3, #0
 803a178:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 803a17a:	697b      	ldr	r3, [r7, #20]
}
 803a17c:	4618      	mov	r0, r3
 803a17e:	3718      	adds	r7, #24
 803a180:	46bd      	mov	sp, r7
 803a182:	bd80      	pop	{r7, pc}
 803a184:	200018f4 	.word	0x200018f4
 803a188:	200018d4 	.word	0x200018d4
 803a18c:	200013fc 	.word	0x200013fc
 803a190:	2000188c 	.word	0x2000188c
 803a194:	200013f8 	.word	0x200013f8
 803a198:	200018e0 	.word	0x200018e0

0803a19c <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 803a19c:	b580      	push	{r7, lr}
 803a19e:	b086      	sub	sp, #24
 803a1a0:	af00      	add	r7, sp, #0
 803a1a2:	6078      	str	r0, [r7, #4]
 803a1a4:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 803a1a6:	4b28      	ldr	r3, [pc, #160]	; (803a248 <vTaskRemoveFromUnorderedEventList+0xac>)
 803a1a8:	681b      	ldr	r3, [r3, #0]
 803a1aa:	2b00      	cmp	r3, #0
 803a1ac:	d109      	bne.n	803a1c2 <vTaskRemoveFromUnorderedEventList+0x26>
 803a1ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 803a1b2:	f383 8811 	msr	BASEPRI, r3
 803a1b6:	f3bf 8f6f 	isb	sy
 803a1ba:	f3bf 8f4f 	dsb	sy
 803a1be:	613b      	str	r3, [r7, #16]
 803a1c0:	e7fe      	b.n	803a1c0 <vTaskRemoveFromUnorderedEventList+0x24>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 803a1c2:	683b      	ldr	r3, [r7, #0]
 803a1c4:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 803a1c8:	687b      	ldr	r3, [r7, #4]
 803a1ca:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 803a1cc:	687b      	ldr	r3, [r7, #4]
 803a1ce:	68db      	ldr	r3, [r3, #12]
 803a1d0:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 803a1d2:	697b      	ldr	r3, [r7, #20]
 803a1d4:	2b00      	cmp	r3, #0
 803a1d6:	d109      	bne.n	803a1ec <vTaskRemoveFromUnorderedEventList+0x50>
 803a1d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 803a1dc:	f383 8811 	msr	BASEPRI, r3
 803a1e0:	f3bf 8f6f 	isb	sy
 803a1e4:	f3bf 8f4f 	dsb	sy
 803a1e8:	60fb      	str	r3, [r7, #12]
 803a1ea:	e7fe      	b.n	803a1ea <vTaskRemoveFromUnorderedEventList+0x4e>
	( void ) uxListRemove( pxEventListItem );
 803a1ec:	6878      	ldr	r0, [r7, #4]
 803a1ee:	f7fe fac5 	bl	803877c <uxListRemove>

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 803a1f2:	697b      	ldr	r3, [r7, #20]
 803a1f4:	3304      	adds	r3, #4
 803a1f6:	4618      	mov	r0, r3
 803a1f8:	f7fe fac0 	bl	803877c <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 803a1fc:	697b      	ldr	r3, [r7, #20]
 803a1fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 803a200:	4b12      	ldr	r3, [pc, #72]	; (803a24c <vTaskRemoveFromUnorderedEventList+0xb0>)
 803a202:	681b      	ldr	r3, [r3, #0]
 803a204:	429a      	cmp	r2, r3
 803a206:	d903      	bls.n	803a210 <vTaskRemoveFromUnorderedEventList+0x74>
 803a208:	697b      	ldr	r3, [r7, #20]
 803a20a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 803a20c:	4a0f      	ldr	r2, [pc, #60]	; (803a24c <vTaskRemoveFromUnorderedEventList+0xb0>)
 803a20e:	6013      	str	r3, [r2, #0]
 803a210:	697b      	ldr	r3, [r7, #20]
 803a212:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 803a214:	4613      	mov	r3, r2
 803a216:	009b      	lsls	r3, r3, #2
 803a218:	4413      	add	r3, r2
 803a21a:	009b      	lsls	r3, r3, #2
 803a21c:	4a0c      	ldr	r2, [pc, #48]	; (803a250 <vTaskRemoveFromUnorderedEventList+0xb4>)
 803a21e:	441a      	add	r2, r3
 803a220:	697b      	ldr	r3, [r7, #20]
 803a222:	3304      	adds	r3, #4
 803a224:	4619      	mov	r1, r3
 803a226:	4610      	mov	r0, r2
 803a228:	f7fe fa4b 	bl	80386c2 <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 803a22c:	697b      	ldr	r3, [r7, #20]
 803a22e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 803a230:	4b08      	ldr	r3, [pc, #32]	; (803a254 <vTaskRemoveFromUnorderedEventList+0xb8>)
 803a232:	681b      	ldr	r3, [r3, #0]
 803a234:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 803a236:	429a      	cmp	r2, r3
 803a238:	d902      	bls.n	803a240 <vTaskRemoveFromUnorderedEventList+0xa4>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 803a23a:	4b07      	ldr	r3, [pc, #28]	; (803a258 <vTaskRemoveFromUnorderedEventList+0xbc>)
 803a23c:	2201      	movs	r2, #1
 803a23e:	601a      	str	r2, [r3, #0]
	}
}
 803a240:	bf00      	nop
 803a242:	3718      	adds	r7, #24
 803a244:	46bd      	mov	sp, r7
 803a246:	bd80      	pop	{r7, pc}
 803a248:	200018f4 	.word	0x200018f4
 803a24c:	200018d4 	.word	0x200018d4
 803a250:	200013fc 	.word	0x200013fc
 803a254:	200013f8 	.word	0x200013f8
 803a258:	200018e0 	.word	0x200018e0

0803a25c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 803a25c:	b480      	push	{r7}
 803a25e:	b083      	sub	sp, #12
 803a260:	af00      	add	r7, sp, #0
 803a262:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 803a264:	4b06      	ldr	r3, [pc, #24]	; (803a280 <vTaskInternalSetTimeOutState+0x24>)
 803a266:	681a      	ldr	r2, [r3, #0]
 803a268:	687b      	ldr	r3, [r7, #4]
 803a26a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 803a26c:	4b05      	ldr	r3, [pc, #20]	; (803a284 <vTaskInternalSetTimeOutState+0x28>)
 803a26e:	681a      	ldr	r2, [r3, #0]
 803a270:	687b      	ldr	r3, [r7, #4]
 803a272:	605a      	str	r2, [r3, #4]
}
 803a274:	bf00      	nop
 803a276:	370c      	adds	r7, #12
 803a278:	46bd      	mov	sp, r7
 803a27a:	f85d 7b04 	ldr.w	r7, [sp], #4
 803a27e:	4770      	bx	lr
 803a280:	200018e4 	.word	0x200018e4
 803a284:	200018d0 	.word	0x200018d0

0803a288 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 803a288:	b580      	push	{r7, lr}
 803a28a:	b088      	sub	sp, #32
 803a28c:	af00      	add	r7, sp, #0
 803a28e:	6078      	str	r0, [r7, #4]
 803a290:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 803a292:	687b      	ldr	r3, [r7, #4]
 803a294:	2b00      	cmp	r3, #0
 803a296:	d109      	bne.n	803a2ac <xTaskCheckForTimeOut+0x24>
 803a298:	f04f 0350 	mov.w	r3, #80	; 0x50
 803a29c:	f383 8811 	msr	BASEPRI, r3
 803a2a0:	f3bf 8f6f 	isb	sy
 803a2a4:	f3bf 8f4f 	dsb	sy
 803a2a8:	613b      	str	r3, [r7, #16]
 803a2aa:	e7fe      	b.n	803a2aa <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 803a2ac:	683b      	ldr	r3, [r7, #0]
 803a2ae:	2b00      	cmp	r3, #0
 803a2b0:	d109      	bne.n	803a2c6 <xTaskCheckForTimeOut+0x3e>
 803a2b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 803a2b6:	f383 8811 	msr	BASEPRI, r3
 803a2ba:	f3bf 8f6f 	isb	sy
 803a2be:	f3bf 8f4f 	dsb	sy
 803a2c2:	60fb      	str	r3, [r7, #12]
 803a2c4:	e7fe      	b.n	803a2c4 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 803a2c6:	f001 f9a9 	bl	803b61c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 803a2ca:	4b24      	ldr	r3, [pc, #144]	; (803a35c <xTaskCheckForTimeOut+0xd4>)
 803a2cc:	681b      	ldr	r3, [r3, #0]
 803a2ce:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 803a2d0:	687b      	ldr	r3, [r7, #4]
 803a2d2:	685b      	ldr	r3, [r3, #4]
 803a2d4:	69ba      	ldr	r2, [r7, #24]
 803a2d6:	1ad3      	subs	r3, r2, r3
 803a2d8:	617b      	str	r3, [r7, #20]

		#if( INCLUDE_xTaskAbortDelay == 1 )
			if( pxCurrentTCB->ucDelayAborted != ( uint8_t ) pdFALSE )
 803a2da:	4b21      	ldr	r3, [pc, #132]	; (803a360 <xTaskCheckForTimeOut+0xd8>)
 803a2dc:	681b      	ldr	r3, [r3, #0]
 803a2de:	f893 305e 	ldrb.w	r3, [r3, #94]	; 0x5e
 803a2e2:	2b00      	cmp	r3, #0
 803a2e4:	d007      	beq.n	803a2f6 <xTaskCheckForTimeOut+0x6e>
			{
				/* The delay was aborted, which is not the same as a time out,
				but has the same result. */
				pxCurrentTCB->ucDelayAborted = pdFALSE;
 803a2e6:	4b1e      	ldr	r3, [pc, #120]	; (803a360 <xTaskCheckForTimeOut+0xd8>)
 803a2e8:	681b      	ldr	r3, [r3, #0]
 803a2ea:	2200      	movs	r2, #0
 803a2ec:	f883 205e 	strb.w	r2, [r3, #94]	; 0x5e
				xReturn = pdTRUE;
 803a2f0:	2301      	movs	r3, #1
 803a2f2:	61fb      	str	r3, [r7, #28]
 803a2f4:	e02b      	b.n	803a34e <xTaskCheckForTimeOut+0xc6>
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 803a2f6:	683b      	ldr	r3, [r7, #0]
 803a2f8:	681b      	ldr	r3, [r3, #0]
 803a2fa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 803a2fe:	d102      	bne.n	803a306 <xTaskCheckForTimeOut+0x7e>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 803a300:	2300      	movs	r3, #0
 803a302:	61fb      	str	r3, [r7, #28]
 803a304:	e023      	b.n	803a34e <xTaskCheckForTimeOut+0xc6>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 803a306:	687b      	ldr	r3, [r7, #4]
 803a308:	681a      	ldr	r2, [r3, #0]
 803a30a:	4b16      	ldr	r3, [pc, #88]	; (803a364 <xTaskCheckForTimeOut+0xdc>)
 803a30c:	681b      	ldr	r3, [r3, #0]
 803a30e:	429a      	cmp	r2, r3
 803a310:	d007      	beq.n	803a322 <xTaskCheckForTimeOut+0x9a>
 803a312:	687b      	ldr	r3, [r7, #4]
 803a314:	685b      	ldr	r3, [r3, #4]
 803a316:	69ba      	ldr	r2, [r7, #24]
 803a318:	429a      	cmp	r2, r3
 803a31a:	d302      	bcc.n	803a322 <xTaskCheckForTimeOut+0x9a>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 803a31c:	2301      	movs	r3, #1
 803a31e:	61fb      	str	r3, [r7, #28]
 803a320:	e015      	b.n	803a34e <xTaskCheckForTimeOut+0xc6>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 803a322:	683b      	ldr	r3, [r7, #0]
 803a324:	681b      	ldr	r3, [r3, #0]
 803a326:	697a      	ldr	r2, [r7, #20]
 803a328:	429a      	cmp	r2, r3
 803a32a:	d20b      	bcs.n	803a344 <xTaskCheckForTimeOut+0xbc>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 803a32c:	683b      	ldr	r3, [r7, #0]
 803a32e:	681a      	ldr	r2, [r3, #0]
 803a330:	697b      	ldr	r3, [r7, #20]
 803a332:	1ad2      	subs	r2, r2, r3
 803a334:	683b      	ldr	r3, [r7, #0]
 803a336:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 803a338:	6878      	ldr	r0, [r7, #4]
 803a33a:	f7ff ff8f 	bl	803a25c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 803a33e:	2300      	movs	r3, #0
 803a340:	61fb      	str	r3, [r7, #28]
 803a342:	e004      	b.n	803a34e <xTaskCheckForTimeOut+0xc6>
		}
		else
		{
			*pxTicksToWait = 0;
 803a344:	683b      	ldr	r3, [r7, #0]
 803a346:	2200      	movs	r2, #0
 803a348:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 803a34a:	2301      	movs	r3, #1
 803a34c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 803a34e:	f001 f993 	bl	803b678 <vPortExitCritical>

	return xReturn;
 803a352:	69fb      	ldr	r3, [r7, #28]
}
 803a354:	4618      	mov	r0, r3
 803a356:	3720      	adds	r7, #32
 803a358:	46bd      	mov	sp, r7
 803a35a:	bd80      	pop	{r7, pc}
 803a35c:	200018d0 	.word	0x200018d0
 803a360:	200013f8 	.word	0x200013f8
 803a364:	200018e4 	.word	0x200018e4

0803a368 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 803a368:	b480      	push	{r7}
 803a36a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 803a36c:	4b03      	ldr	r3, [pc, #12]	; (803a37c <vTaskMissedYield+0x14>)
 803a36e:	2201      	movs	r2, #1
 803a370:	601a      	str	r2, [r3, #0]
}
 803a372:	bf00      	nop
 803a374:	46bd      	mov	sp, r7
 803a376:	f85d 7b04 	ldr.w	r7, [sp], #4
 803a37a:	4770      	bx	lr
 803a37c:	200018e0 	.word	0x200018e0

0803a380 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 803a380:	b580      	push	{r7, lr}
 803a382:	b082      	sub	sp, #8
 803a384:	af00      	add	r7, sp, #0
 803a386:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 803a388:	f000 f852 	bl	803a430 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 803a38c:	4b06      	ldr	r3, [pc, #24]	; (803a3a8 <prvIdleTask+0x28>)
 803a38e:	681b      	ldr	r3, [r3, #0]
 803a390:	2b01      	cmp	r3, #1
 803a392:	d9f9      	bls.n	803a388 <prvIdleTask+0x8>
			{
				taskYIELD();
 803a394:	4b05      	ldr	r3, [pc, #20]	; (803a3ac <prvIdleTask+0x2c>)
 803a396:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 803a39a:	601a      	str	r2, [r3, #0]
 803a39c:	f3bf 8f4f 	dsb	sy
 803a3a0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 803a3a4:	e7f0      	b.n	803a388 <prvIdleTask+0x8>
 803a3a6:	bf00      	nop
 803a3a8:	200013fc 	.word	0x200013fc
 803a3ac:	e000ed04 	.word	0xe000ed04

0803a3b0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 803a3b0:	b580      	push	{r7, lr}
 803a3b2:	b082      	sub	sp, #8
 803a3b4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 803a3b6:	2300      	movs	r3, #0
 803a3b8:	607b      	str	r3, [r7, #4]
 803a3ba:	e00c      	b.n	803a3d6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 803a3bc:	687a      	ldr	r2, [r7, #4]
 803a3be:	4613      	mov	r3, r2
 803a3c0:	009b      	lsls	r3, r3, #2
 803a3c2:	4413      	add	r3, r2
 803a3c4:	009b      	lsls	r3, r3, #2
 803a3c6:	4a12      	ldr	r2, [pc, #72]	; (803a410 <prvInitialiseTaskLists+0x60>)
 803a3c8:	4413      	add	r3, r2
 803a3ca:	4618      	mov	r0, r3
 803a3cc:	f7fe f94c 	bl	8038668 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 803a3d0:	687b      	ldr	r3, [r7, #4]
 803a3d2:	3301      	adds	r3, #1
 803a3d4:	607b      	str	r3, [r7, #4]
 803a3d6:	687b      	ldr	r3, [r7, #4]
 803a3d8:	2b37      	cmp	r3, #55	; 0x37
 803a3da:	d9ef      	bls.n	803a3bc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 803a3dc:	480d      	ldr	r0, [pc, #52]	; (803a414 <prvInitialiseTaskLists+0x64>)
 803a3de:	f7fe f943 	bl	8038668 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 803a3e2:	480d      	ldr	r0, [pc, #52]	; (803a418 <prvInitialiseTaskLists+0x68>)
 803a3e4:	f7fe f940 	bl	8038668 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 803a3e8:	480c      	ldr	r0, [pc, #48]	; (803a41c <prvInitialiseTaskLists+0x6c>)
 803a3ea:	f7fe f93d 	bl	8038668 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 803a3ee:	480c      	ldr	r0, [pc, #48]	; (803a420 <prvInitialiseTaskLists+0x70>)
 803a3f0:	f7fe f93a 	bl	8038668 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 803a3f4:	480b      	ldr	r0, [pc, #44]	; (803a424 <prvInitialiseTaskLists+0x74>)
 803a3f6:	f7fe f937 	bl	8038668 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 803a3fa:	4b0b      	ldr	r3, [pc, #44]	; (803a428 <prvInitialiseTaskLists+0x78>)
 803a3fc:	4a05      	ldr	r2, [pc, #20]	; (803a414 <prvInitialiseTaskLists+0x64>)
 803a3fe:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 803a400:	4b0a      	ldr	r3, [pc, #40]	; (803a42c <prvInitialiseTaskLists+0x7c>)
 803a402:	4a05      	ldr	r2, [pc, #20]	; (803a418 <prvInitialiseTaskLists+0x68>)
 803a404:	601a      	str	r2, [r3, #0]
}
 803a406:	bf00      	nop
 803a408:	3708      	adds	r7, #8
 803a40a:	46bd      	mov	sp, r7
 803a40c:	bd80      	pop	{r7, pc}
 803a40e:	bf00      	nop
 803a410:	200013fc 	.word	0x200013fc
 803a414:	2000185c 	.word	0x2000185c
 803a418:	20001870 	.word	0x20001870
 803a41c:	2000188c 	.word	0x2000188c
 803a420:	200018a0 	.word	0x200018a0
 803a424:	200018b8 	.word	0x200018b8
 803a428:	20001884 	.word	0x20001884
 803a42c:	20001888 	.word	0x20001888

0803a430 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 803a430:	b580      	push	{r7, lr}
 803a432:	b082      	sub	sp, #8
 803a434:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 803a436:	e019      	b.n	803a46c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 803a438:	f001 f8f0 	bl	803b61c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 803a43c:	4b0f      	ldr	r3, [pc, #60]	; (803a47c <prvCheckTasksWaitingTermination+0x4c>)
 803a43e:	68db      	ldr	r3, [r3, #12]
 803a440:	68db      	ldr	r3, [r3, #12]
 803a442:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 803a444:	687b      	ldr	r3, [r7, #4]
 803a446:	3304      	adds	r3, #4
 803a448:	4618      	mov	r0, r3
 803a44a:	f7fe f997 	bl	803877c <uxListRemove>
				--uxCurrentNumberOfTasks;
 803a44e:	4b0c      	ldr	r3, [pc, #48]	; (803a480 <prvCheckTasksWaitingTermination+0x50>)
 803a450:	681b      	ldr	r3, [r3, #0]
 803a452:	3b01      	subs	r3, #1
 803a454:	4a0a      	ldr	r2, [pc, #40]	; (803a480 <prvCheckTasksWaitingTermination+0x50>)
 803a456:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 803a458:	4b0a      	ldr	r3, [pc, #40]	; (803a484 <prvCheckTasksWaitingTermination+0x54>)
 803a45a:	681b      	ldr	r3, [r3, #0]
 803a45c:	3b01      	subs	r3, #1
 803a45e:	4a09      	ldr	r2, [pc, #36]	; (803a484 <prvCheckTasksWaitingTermination+0x54>)
 803a460:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 803a462:	f001 f909 	bl	803b678 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 803a466:	6878      	ldr	r0, [r7, #4]
 803a468:	f000 f80e 	bl	803a488 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 803a46c:	4b05      	ldr	r3, [pc, #20]	; (803a484 <prvCheckTasksWaitingTermination+0x54>)
 803a46e:	681b      	ldr	r3, [r3, #0]
 803a470:	2b00      	cmp	r3, #0
 803a472:	d1e1      	bne.n	803a438 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 803a474:	bf00      	nop
 803a476:	3708      	adds	r7, #8
 803a478:	46bd      	mov	sp, r7
 803a47a:	bd80      	pop	{r7, pc}
 803a47c:	200018a0 	.word	0x200018a0
 803a480:	200018cc 	.word	0x200018cc
 803a484:	200018b4 	.word	0x200018b4

0803a488 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 803a488:	b580      	push	{r7, lr}
 803a48a:	b084      	sub	sp, #16
 803a48c:	af00      	add	r7, sp, #0
 803a48e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 803a490:	687b      	ldr	r3, [r7, #4]
 803a492:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 803a496:	2b00      	cmp	r3, #0
 803a498:	d108      	bne.n	803a4ac <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 803a49a:	687b      	ldr	r3, [r7, #4]
 803a49c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 803a49e:	4618      	mov	r0, r3
 803a4a0:	f001 fa98 	bl	803b9d4 <vPortFree>
				vPortFree( pxTCB );
 803a4a4:	6878      	ldr	r0, [r7, #4]
 803a4a6:	f001 fa95 	bl	803b9d4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 803a4aa:	e017      	b.n	803a4dc <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 803a4ac:	687b      	ldr	r3, [r7, #4]
 803a4ae:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 803a4b2:	2b01      	cmp	r3, #1
 803a4b4:	d103      	bne.n	803a4be <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 803a4b6:	6878      	ldr	r0, [r7, #4]
 803a4b8:	f001 fa8c 	bl	803b9d4 <vPortFree>
	}
 803a4bc:	e00e      	b.n	803a4dc <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 803a4be:	687b      	ldr	r3, [r7, #4]
 803a4c0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 803a4c4:	2b02      	cmp	r3, #2
 803a4c6:	d009      	beq.n	803a4dc <prvDeleteTCB+0x54>
 803a4c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 803a4cc:	f383 8811 	msr	BASEPRI, r3
 803a4d0:	f3bf 8f6f 	isb	sy
 803a4d4:	f3bf 8f4f 	dsb	sy
 803a4d8:	60fb      	str	r3, [r7, #12]
 803a4da:	e7fe      	b.n	803a4da <prvDeleteTCB+0x52>
	}
 803a4dc:	bf00      	nop
 803a4de:	3710      	adds	r7, #16
 803a4e0:	46bd      	mov	sp, r7
 803a4e2:	bd80      	pop	{r7, pc}

0803a4e4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 803a4e4:	b480      	push	{r7}
 803a4e6:	b083      	sub	sp, #12
 803a4e8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 803a4ea:	4b0c      	ldr	r3, [pc, #48]	; (803a51c <prvResetNextTaskUnblockTime+0x38>)
 803a4ec:	681b      	ldr	r3, [r3, #0]
 803a4ee:	681b      	ldr	r3, [r3, #0]
 803a4f0:	2b00      	cmp	r3, #0
 803a4f2:	d104      	bne.n	803a4fe <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 803a4f4:	4b0a      	ldr	r3, [pc, #40]	; (803a520 <prvResetNextTaskUnblockTime+0x3c>)
 803a4f6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 803a4fa:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 803a4fc:	e008      	b.n	803a510 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 803a4fe:	4b07      	ldr	r3, [pc, #28]	; (803a51c <prvResetNextTaskUnblockTime+0x38>)
 803a500:	681b      	ldr	r3, [r3, #0]
 803a502:	68db      	ldr	r3, [r3, #12]
 803a504:	68db      	ldr	r3, [r3, #12]
 803a506:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 803a508:	687b      	ldr	r3, [r7, #4]
 803a50a:	685b      	ldr	r3, [r3, #4]
 803a50c:	4a04      	ldr	r2, [pc, #16]	; (803a520 <prvResetNextTaskUnblockTime+0x3c>)
 803a50e:	6013      	str	r3, [r2, #0]
}
 803a510:	bf00      	nop
 803a512:	370c      	adds	r7, #12
 803a514:	46bd      	mov	sp, r7
 803a516:	f85d 7b04 	ldr.w	r7, [sp], #4
 803a51a:	4770      	bx	lr
 803a51c:	20001884 	.word	0x20001884
 803a520:	200018ec 	.word	0x200018ec

0803a524 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 803a524:	b480      	push	{r7}
 803a526:	b083      	sub	sp, #12
 803a528:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 803a52a:	4b05      	ldr	r3, [pc, #20]	; (803a540 <xTaskGetCurrentTaskHandle+0x1c>)
 803a52c:	681b      	ldr	r3, [r3, #0]
 803a52e:	607b      	str	r3, [r7, #4]

		return xReturn;
 803a530:	687b      	ldr	r3, [r7, #4]
	}
 803a532:	4618      	mov	r0, r3
 803a534:	370c      	adds	r7, #12
 803a536:	46bd      	mov	sp, r7
 803a538:	f85d 7b04 	ldr.w	r7, [sp], #4
 803a53c:	4770      	bx	lr
 803a53e:	bf00      	nop
 803a540:	200013f8 	.word	0x200013f8

0803a544 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 803a544:	b480      	push	{r7}
 803a546:	b083      	sub	sp, #12
 803a548:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 803a54a:	4b0b      	ldr	r3, [pc, #44]	; (803a578 <xTaskGetSchedulerState+0x34>)
 803a54c:	681b      	ldr	r3, [r3, #0]
 803a54e:	2b00      	cmp	r3, #0
 803a550:	d102      	bne.n	803a558 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 803a552:	2301      	movs	r3, #1
 803a554:	607b      	str	r3, [r7, #4]
 803a556:	e008      	b.n	803a56a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 803a558:	4b08      	ldr	r3, [pc, #32]	; (803a57c <xTaskGetSchedulerState+0x38>)
 803a55a:	681b      	ldr	r3, [r3, #0]
 803a55c:	2b00      	cmp	r3, #0
 803a55e:	d102      	bne.n	803a566 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 803a560:	2302      	movs	r3, #2
 803a562:	607b      	str	r3, [r7, #4]
 803a564:	e001      	b.n	803a56a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 803a566:	2300      	movs	r3, #0
 803a568:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 803a56a:	687b      	ldr	r3, [r7, #4]
	}
 803a56c:	4618      	mov	r0, r3
 803a56e:	370c      	adds	r7, #12
 803a570:	46bd      	mov	sp, r7
 803a572:	f85d 7b04 	ldr.w	r7, [sp], #4
 803a576:	4770      	bx	lr
 803a578:	200018d8 	.word	0x200018d8
 803a57c:	200018f4 	.word	0x200018f4

0803a580 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 803a580:	b580      	push	{r7, lr}
 803a582:	b084      	sub	sp, #16
 803a584:	af00      	add	r7, sp, #0
 803a586:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 803a588:	687b      	ldr	r3, [r7, #4]
 803a58a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 803a58c:	2300      	movs	r3, #0
 803a58e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 803a590:	687b      	ldr	r3, [r7, #4]
 803a592:	2b00      	cmp	r3, #0
 803a594:	d051      	beq.n	803a63a <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 803a596:	68bb      	ldr	r3, [r7, #8]
 803a598:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 803a59a:	4b2a      	ldr	r3, [pc, #168]	; (803a644 <xTaskPriorityInherit+0xc4>)
 803a59c:	681b      	ldr	r3, [r3, #0]
 803a59e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 803a5a0:	429a      	cmp	r2, r3
 803a5a2:	d241      	bcs.n	803a628 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 803a5a4:	68bb      	ldr	r3, [r7, #8]
 803a5a6:	699b      	ldr	r3, [r3, #24]
 803a5a8:	2b00      	cmp	r3, #0
 803a5aa:	db06      	blt.n	803a5ba <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 803a5ac:	4b25      	ldr	r3, [pc, #148]	; (803a644 <xTaskPriorityInherit+0xc4>)
 803a5ae:	681b      	ldr	r3, [r3, #0]
 803a5b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 803a5b2:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 803a5b6:	68bb      	ldr	r3, [r7, #8]
 803a5b8:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 803a5ba:	68bb      	ldr	r3, [r7, #8]
 803a5bc:	6959      	ldr	r1, [r3, #20]
 803a5be:	68bb      	ldr	r3, [r7, #8]
 803a5c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 803a5c2:	4613      	mov	r3, r2
 803a5c4:	009b      	lsls	r3, r3, #2
 803a5c6:	4413      	add	r3, r2
 803a5c8:	009b      	lsls	r3, r3, #2
 803a5ca:	4a1f      	ldr	r2, [pc, #124]	; (803a648 <xTaskPriorityInherit+0xc8>)
 803a5cc:	4413      	add	r3, r2
 803a5ce:	4299      	cmp	r1, r3
 803a5d0:	d122      	bne.n	803a618 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 803a5d2:	68bb      	ldr	r3, [r7, #8]
 803a5d4:	3304      	adds	r3, #4
 803a5d6:	4618      	mov	r0, r3
 803a5d8:	f7fe f8d0 	bl	803877c <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 803a5dc:	4b19      	ldr	r3, [pc, #100]	; (803a644 <xTaskPriorityInherit+0xc4>)
 803a5de:	681b      	ldr	r3, [r3, #0]
 803a5e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 803a5e2:	68bb      	ldr	r3, [r7, #8]
 803a5e4:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 803a5e6:	68bb      	ldr	r3, [r7, #8]
 803a5e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 803a5ea:	4b18      	ldr	r3, [pc, #96]	; (803a64c <xTaskPriorityInherit+0xcc>)
 803a5ec:	681b      	ldr	r3, [r3, #0]
 803a5ee:	429a      	cmp	r2, r3
 803a5f0:	d903      	bls.n	803a5fa <xTaskPriorityInherit+0x7a>
 803a5f2:	68bb      	ldr	r3, [r7, #8]
 803a5f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 803a5f6:	4a15      	ldr	r2, [pc, #84]	; (803a64c <xTaskPriorityInherit+0xcc>)
 803a5f8:	6013      	str	r3, [r2, #0]
 803a5fa:	68bb      	ldr	r3, [r7, #8]
 803a5fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 803a5fe:	4613      	mov	r3, r2
 803a600:	009b      	lsls	r3, r3, #2
 803a602:	4413      	add	r3, r2
 803a604:	009b      	lsls	r3, r3, #2
 803a606:	4a10      	ldr	r2, [pc, #64]	; (803a648 <xTaskPriorityInherit+0xc8>)
 803a608:	441a      	add	r2, r3
 803a60a:	68bb      	ldr	r3, [r7, #8]
 803a60c:	3304      	adds	r3, #4
 803a60e:	4619      	mov	r1, r3
 803a610:	4610      	mov	r0, r2
 803a612:	f7fe f856 	bl	80386c2 <vListInsertEnd>
 803a616:	e004      	b.n	803a622 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 803a618:	4b0a      	ldr	r3, [pc, #40]	; (803a644 <xTaskPriorityInherit+0xc4>)
 803a61a:	681b      	ldr	r3, [r3, #0]
 803a61c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 803a61e:	68bb      	ldr	r3, [r7, #8]
 803a620:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 803a622:	2301      	movs	r3, #1
 803a624:	60fb      	str	r3, [r7, #12]
 803a626:	e008      	b.n	803a63a <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 803a628:	68bb      	ldr	r3, [r7, #8]
 803a62a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 803a62c:	4b05      	ldr	r3, [pc, #20]	; (803a644 <xTaskPriorityInherit+0xc4>)
 803a62e:	681b      	ldr	r3, [r3, #0]
 803a630:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 803a632:	429a      	cmp	r2, r3
 803a634:	d201      	bcs.n	803a63a <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 803a636:	2301      	movs	r3, #1
 803a638:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 803a63a:	68fb      	ldr	r3, [r7, #12]
	}
 803a63c:	4618      	mov	r0, r3
 803a63e:	3710      	adds	r7, #16
 803a640:	46bd      	mov	sp, r7
 803a642:	bd80      	pop	{r7, pc}
 803a644:	200013f8 	.word	0x200013f8
 803a648:	200013fc 	.word	0x200013fc
 803a64c:	200018d4 	.word	0x200018d4

0803a650 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 803a650:	b580      	push	{r7, lr}
 803a652:	b086      	sub	sp, #24
 803a654:	af00      	add	r7, sp, #0
 803a656:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 803a658:	687b      	ldr	r3, [r7, #4]
 803a65a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 803a65c:	2300      	movs	r3, #0
 803a65e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 803a660:	687b      	ldr	r3, [r7, #4]
 803a662:	2b00      	cmp	r3, #0
 803a664:	d054      	beq.n	803a710 <xTaskPriorityDisinherit+0xc0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 803a666:	4b2d      	ldr	r3, [pc, #180]	; (803a71c <xTaskPriorityDisinherit+0xcc>)
 803a668:	681b      	ldr	r3, [r3, #0]
 803a66a:	693a      	ldr	r2, [r7, #16]
 803a66c:	429a      	cmp	r2, r3
 803a66e:	d009      	beq.n	803a684 <xTaskPriorityDisinherit+0x34>
 803a670:	f04f 0350 	mov.w	r3, #80	; 0x50
 803a674:	f383 8811 	msr	BASEPRI, r3
 803a678:	f3bf 8f6f 	isb	sy
 803a67c:	f3bf 8f4f 	dsb	sy
 803a680:	60fb      	str	r3, [r7, #12]
 803a682:	e7fe      	b.n	803a682 <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 803a684:	693b      	ldr	r3, [r7, #16]
 803a686:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 803a688:	2b00      	cmp	r3, #0
 803a68a:	d109      	bne.n	803a6a0 <xTaskPriorityDisinherit+0x50>
 803a68c:	f04f 0350 	mov.w	r3, #80	; 0x50
 803a690:	f383 8811 	msr	BASEPRI, r3
 803a694:	f3bf 8f6f 	isb	sy
 803a698:	f3bf 8f4f 	dsb	sy
 803a69c:	60bb      	str	r3, [r7, #8]
 803a69e:	e7fe      	b.n	803a69e <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 803a6a0:	693b      	ldr	r3, [r7, #16]
 803a6a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 803a6a4:	1e5a      	subs	r2, r3, #1
 803a6a6:	693b      	ldr	r3, [r7, #16]
 803a6a8:	655a      	str	r2, [r3, #84]	; 0x54

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 803a6aa:	693b      	ldr	r3, [r7, #16]
 803a6ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 803a6ae:	693b      	ldr	r3, [r7, #16]
 803a6b0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 803a6b2:	429a      	cmp	r2, r3
 803a6b4:	d02c      	beq.n	803a710 <xTaskPriorityDisinherit+0xc0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 803a6b6:	693b      	ldr	r3, [r7, #16]
 803a6b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 803a6ba:	2b00      	cmp	r3, #0
 803a6bc:	d128      	bne.n	803a710 <xTaskPriorityDisinherit+0xc0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 803a6be:	693b      	ldr	r3, [r7, #16]
 803a6c0:	3304      	adds	r3, #4
 803a6c2:	4618      	mov	r0, r3
 803a6c4:	f7fe f85a 	bl	803877c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 803a6c8:	693b      	ldr	r3, [r7, #16]
 803a6ca:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 803a6cc:	693b      	ldr	r3, [r7, #16]
 803a6ce:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 803a6d0:	693b      	ldr	r3, [r7, #16]
 803a6d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 803a6d4:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 803a6d8:	693b      	ldr	r3, [r7, #16]
 803a6da:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 803a6dc:	693b      	ldr	r3, [r7, #16]
 803a6de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 803a6e0:	4b0f      	ldr	r3, [pc, #60]	; (803a720 <xTaskPriorityDisinherit+0xd0>)
 803a6e2:	681b      	ldr	r3, [r3, #0]
 803a6e4:	429a      	cmp	r2, r3
 803a6e6:	d903      	bls.n	803a6f0 <xTaskPriorityDisinherit+0xa0>
 803a6e8:	693b      	ldr	r3, [r7, #16]
 803a6ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 803a6ec:	4a0c      	ldr	r2, [pc, #48]	; (803a720 <xTaskPriorityDisinherit+0xd0>)
 803a6ee:	6013      	str	r3, [r2, #0]
 803a6f0:	693b      	ldr	r3, [r7, #16]
 803a6f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 803a6f4:	4613      	mov	r3, r2
 803a6f6:	009b      	lsls	r3, r3, #2
 803a6f8:	4413      	add	r3, r2
 803a6fa:	009b      	lsls	r3, r3, #2
 803a6fc:	4a09      	ldr	r2, [pc, #36]	; (803a724 <xTaskPriorityDisinherit+0xd4>)
 803a6fe:	441a      	add	r2, r3
 803a700:	693b      	ldr	r3, [r7, #16]
 803a702:	3304      	adds	r3, #4
 803a704:	4619      	mov	r1, r3
 803a706:	4610      	mov	r0, r2
 803a708:	f7fd ffdb 	bl	80386c2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 803a70c:	2301      	movs	r3, #1
 803a70e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 803a710:	697b      	ldr	r3, [r7, #20]
	}
 803a712:	4618      	mov	r0, r3
 803a714:	3718      	adds	r7, #24
 803a716:	46bd      	mov	sp, r7
 803a718:	bd80      	pop	{r7, pc}
 803a71a:	bf00      	nop
 803a71c:	200013f8 	.word	0x200013f8
 803a720:	200018d4 	.word	0x200018d4
 803a724:	200013fc 	.word	0x200013fc

0803a728 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 803a728:	b580      	push	{r7, lr}
 803a72a:	b088      	sub	sp, #32
 803a72c:	af00      	add	r7, sp, #0
 803a72e:	6078      	str	r0, [r7, #4]
 803a730:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 803a732:	687b      	ldr	r3, [r7, #4]
 803a734:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 803a736:	2301      	movs	r3, #1
 803a738:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 803a73a:	687b      	ldr	r3, [r7, #4]
 803a73c:	2b00      	cmp	r3, #0
 803a73e:	d068      	beq.n	803a812 <vTaskPriorityDisinheritAfterTimeout+0xea>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 803a740:	69bb      	ldr	r3, [r7, #24]
 803a742:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 803a744:	2b00      	cmp	r3, #0
 803a746:	d109      	bne.n	803a75c <vTaskPriorityDisinheritAfterTimeout+0x34>
 803a748:	f04f 0350 	mov.w	r3, #80	; 0x50
 803a74c:	f383 8811 	msr	BASEPRI, r3
 803a750:	f3bf 8f6f 	isb	sy
 803a754:	f3bf 8f4f 	dsb	sy
 803a758:	60fb      	str	r3, [r7, #12]
 803a75a:	e7fe      	b.n	803a75a <vTaskPriorityDisinheritAfterTimeout+0x32>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 803a75c:	69bb      	ldr	r3, [r7, #24]
 803a75e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 803a760:	683a      	ldr	r2, [r7, #0]
 803a762:	429a      	cmp	r2, r3
 803a764:	d902      	bls.n	803a76c <vTaskPriorityDisinheritAfterTimeout+0x44>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 803a766:	683b      	ldr	r3, [r7, #0]
 803a768:	61fb      	str	r3, [r7, #28]
 803a76a:	e002      	b.n	803a772 <vTaskPriorityDisinheritAfterTimeout+0x4a>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 803a76c:	69bb      	ldr	r3, [r7, #24]
 803a76e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 803a770:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 803a772:	69bb      	ldr	r3, [r7, #24]
 803a774:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 803a776:	69fa      	ldr	r2, [r7, #28]
 803a778:	429a      	cmp	r2, r3
 803a77a:	d04a      	beq.n	803a812 <vTaskPriorityDisinheritAfterTimeout+0xea>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 803a77c:	69bb      	ldr	r3, [r7, #24]
 803a77e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 803a780:	697a      	ldr	r2, [r7, #20]
 803a782:	429a      	cmp	r2, r3
 803a784:	d145      	bne.n	803a812 <vTaskPriorityDisinheritAfterTimeout+0xea>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 803a786:	4b25      	ldr	r3, [pc, #148]	; (803a81c <vTaskPriorityDisinheritAfterTimeout+0xf4>)
 803a788:	681b      	ldr	r3, [r3, #0]
 803a78a:	69ba      	ldr	r2, [r7, #24]
 803a78c:	429a      	cmp	r2, r3
 803a78e:	d109      	bne.n	803a7a4 <vTaskPriorityDisinheritAfterTimeout+0x7c>
 803a790:	f04f 0350 	mov.w	r3, #80	; 0x50
 803a794:	f383 8811 	msr	BASEPRI, r3
 803a798:	f3bf 8f6f 	isb	sy
 803a79c:	f3bf 8f4f 	dsb	sy
 803a7a0:	60bb      	str	r3, [r7, #8]
 803a7a2:	e7fe      	b.n	803a7a2 <vTaskPriorityDisinheritAfterTimeout+0x7a>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 803a7a4:	69bb      	ldr	r3, [r7, #24]
 803a7a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 803a7a8:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 803a7aa:	69bb      	ldr	r3, [r7, #24]
 803a7ac:	69fa      	ldr	r2, [r7, #28]
 803a7ae:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 803a7b0:	69bb      	ldr	r3, [r7, #24]
 803a7b2:	699b      	ldr	r3, [r3, #24]
 803a7b4:	2b00      	cmp	r3, #0
 803a7b6:	db04      	blt.n	803a7c2 <vTaskPriorityDisinheritAfterTimeout+0x9a>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 803a7b8:	69fb      	ldr	r3, [r7, #28]
 803a7ba:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 803a7be:	69bb      	ldr	r3, [r7, #24]
 803a7c0:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 803a7c2:	69bb      	ldr	r3, [r7, #24]
 803a7c4:	6959      	ldr	r1, [r3, #20]
 803a7c6:	693a      	ldr	r2, [r7, #16]
 803a7c8:	4613      	mov	r3, r2
 803a7ca:	009b      	lsls	r3, r3, #2
 803a7cc:	4413      	add	r3, r2
 803a7ce:	009b      	lsls	r3, r3, #2
 803a7d0:	4a13      	ldr	r2, [pc, #76]	; (803a820 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 803a7d2:	4413      	add	r3, r2
 803a7d4:	4299      	cmp	r1, r3
 803a7d6:	d11c      	bne.n	803a812 <vTaskPriorityDisinheritAfterTimeout+0xea>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 803a7d8:	69bb      	ldr	r3, [r7, #24]
 803a7da:	3304      	adds	r3, #4
 803a7dc:	4618      	mov	r0, r3
 803a7de:	f7fd ffcd 	bl	803877c <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 803a7e2:	69bb      	ldr	r3, [r7, #24]
 803a7e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 803a7e6:	4b0f      	ldr	r3, [pc, #60]	; (803a824 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 803a7e8:	681b      	ldr	r3, [r3, #0]
 803a7ea:	429a      	cmp	r2, r3
 803a7ec:	d903      	bls.n	803a7f6 <vTaskPriorityDisinheritAfterTimeout+0xce>
 803a7ee:	69bb      	ldr	r3, [r7, #24]
 803a7f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 803a7f2:	4a0c      	ldr	r2, [pc, #48]	; (803a824 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 803a7f4:	6013      	str	r3, [r2, #0]
 803a7f6:	69bb      	ldr	r3, [r7, #24]
 803a7f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 803a7fa:	4613      	mov	r3, r2
 803a7fc:	009b      	lsls	r3, r3, #2
 803a7fe:	4413      	add	r3, r2
 803a800:	009b      	lsls	r3, r3, #2
 803a802:	4a07      	ldr	r2, [pc, #28]	; (803a820 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 803a804:	441a      	add	r2, r3
 803a806:	69bb      	ldr	r3, [r7, #24]
 803a808:	3304      	adds	r3, #4
 803a80a:	4619      	mov	r1, r3
 803a80c:	4610      	mov	r0, r2
 803a80e:	f7fd ff58 	bl	80386c2 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 803a812:	bf00      	nop
 803a814:	3720      	adds	r7, #32
 803a816:	46bd      	mov	sp, r7
 803a818:	bd80      	pop	{r7, pc}
 803a81a:	bf00      	nop
 803a81c:	200013f8 	.word	0x200013f8
 803a820:	200013fc 	.word	0x200013fc
 803a824:	200018d4 	.word	0x200018d4

0803a828 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 803a828:	b480      	push	{r7}
 803a82a:	b083      	sub	sp, #12
 803a82c:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 803a82e:	4b09      	ldr	r3, [pc, #36]	; (803a854 <uxTaskResetEventItemValue+0x2c>)
 803a830:	681b      	ldr	r3, [r3, #0]
 803a832:	699b      	ldr	r3, [r3, #24]
 803a834:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 803a836:	4b07      	ldr	r3, [pc, #28]	; (803a854 <uxTaskResetEventItemValue+0x2c>)
 803a838:	681b      	ldr	r3, [r3, #0]
 803a83a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 803a83c:	4b05      	ldr	r3, [pc, #20]	; (803a854 <uxTaskResetEventItemValue+0x2c>)
 803a83e:	681b      	ldr	r3, [r3, #0]
 803a840:	f1c2 0238 	rsb	r2, r2, #56	; 0x38
 803a844:	619a      	str	r2, [r3, #24]

	return uxReturn;
 803a846:	687b      	ldr	r3, [r7, #4]
}
 803a848:	4618      	mov	r0, r3
 803a84a:	370c      	adds	r7, #12
 803a84c:	46bd      	mov	sp, r7
 803a84e:	f85d 7b04 	ldr.w	r7, [sp], #4
 803a852:	4770      	bx	lr
 803a854:	200013f8 	.word	0x200013f8

0803a858 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 803a858:	b480      	push	{r7}
 803a85a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 803a85c:	4b07      	ldr	r3, [pc, #28]	; (803a87c <pvTaskIncrementMutexHeldCount+0x24>)
 803a85e:	681b      	ldr	r3, [r3, #0]
 803a860:	2b00      	cmp	r3, #0
 803a862:	d004      	beq.n	803a86e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 803a864:	4b05      	ldr	r3, [pc, #20]	; (803a87c <pvTaskIncrementMutexHeldCount+0x24>)
 803a866:	681b      	ldr	r3, [r3, #0]
 803a868:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 803a86a:	3201      	adds	r2, #1
 803a86c:	655a      	str	r2, [r3, #84]	; 0x54
		}

		return pxCurrentTCB;
 803a86e:	4b03      	ldr	r3, [pc, #12]	; (803a87c <pvTaskIncrementMutexHeldCount+0x24>)
 803a870:	681b      	ldr	r3, [r3, #0]
	}
 803a872:	4618      	mov	r0, r3
 803a874:	46bd      	mov	sp, r7
 803a876:	f85d 7b04 	ldr.w	r7, [sp], #4
 803a87a:	4770      	bx	lr
 803a87c:	200013f8 	.word	0x200013f8

0803a880 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 803a880:	b580      	push	{r7, lr}
 803a882:	b086      	sub	sp, #24
 803a884:	af00      	add	r7, sp, #0
 803a886:	60f8      	str	r0, [r7, #12]
 803a888:	60b9      	str	r1, [r7, #8]
 803a88a:	607a      	str	r2, [r7, #4]
 803a88c:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 803a88e:	f000 fec5 	bl	803b61c <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 803a892:	4b26      	ldr	r3, [pc, #152]	; (803a92c <xTaskNotifyWait+0xac>)
 803a894:	681b      	ldr	r3, [r3, #0]
 803a896:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 803a89a:	b2db      	uxtb	r3, r3
 803a89c:	2b02      	cmp	r3, #2
 803a89e:	d01a      	beq.n	803a8d6 <xTaskNotifyWait+0x56>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 803a8a0:	4b22      	ldr	r3, [pc, #136]	; (803a92c <xTaskNotifyWait+0xac>)
 803a8a2:	681b      	ldr	r3, [r3, #0]
 803a8a4:	6d99      	ldr	r1, [r3, #88]	; 0x58
 803a8a6:	68fa      	ldr	r2, [r7, #12]
 803a8a8:	43d2      	mvns	r2, r2
 803a8aa:	400a      	ands	r2, r1
 803a8ac:	659a      	str	r2, [r3, #88]	; 0x58

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 803a8ae:	4b1f      	ldr	r3, [pc, #124]	; (803a92c <xTaskNotifyWait+0xac>)
 803a8b0:	681b      	ldr	r3, [r3, #0]
 803a8b2:	2201      	movs	r2, #1
 803a8b4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

				if( xTicksToWait > ( TickType_t ) 0 )
 803a8b8:	683b      	ldr	r3, [r7, #0]
 803a8ba:	2b00      	cmp	r3, #0
 803a8bc:	d00b      	beq.n	803a8d6 <xTaskNotifyWait+0x56>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 803a8be:	2101      	movs	r1, #1
 803a8c0:	6838      	ldr	r0, [r7, #0]
 803a8c2:	f000 f9c3 	bl	803ac4c <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 803a8c6:	4b1a      	ldr	r3, [pc, #104]	; (803a930 <xTaskNotifyWait+0xb0>)
 803a8c8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 803a8cc:	601a      	str	r2, [r3, #0]
 803a8ce:	f3bf 8f4f 	dsb	sy
 803a8d2:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 803a8d6:	f000 fecf 	bl	803b678 <vPortExitCritical>

		taskENTER_CRITICAL();
 803a8da:	f000 fe9f 	bl	803b61c <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 803a8de:	687b      	ldr	r3, [r7, #4]
 803a8e0:	2b00      	cmp	r3, #0
 803a8e2:	d004      	beq.n	803a8ee <xTaskNotifyWait+0x6e>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 803a8e4:	4b11      	ldr	r3, [pc, #68]	; (803a92c <xTaskNotifyWait+0xac>)
 803a8e6:	681b      	ldr	r3, [r3, #0]
 803a8e8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 803a8ea:	687b      	ldr	r3, [r7, #4]
 803a8ec:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 803a8ee:	4b0f      	ldr	r3, [pc, #60]	; (803a92c <xTaskNotifyWait+0xac>)
 803a8f0:	681b      	ldr	r3, [r3, #0]
 803a8f2:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 803a8f6:	b2db      	uxtb	r3, r3
 803a8f8:	2b02      	cmp	r3, #2
 803a8fa:	d002      	beq.n	803a902 <xTaskNotifyWait+0x82>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 803a8fc:	2300      	movs	r3, #0
 803a8fe:	617b      	str	r3, [r7, #20]
 803a900:	e008      	b.n	803a914 <xTaskNotifyWait+0x94>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 803a902:	4b0a      	ldr	r3, [pc, #40]	; (803a92c <xTaskNotifyWait+0xac>)
 803a904:	681b      	ldr	r3, [r3, #0]
 803a906:	6d99      	ldr	r1, [r3, #88]	; 0x58
 803a908:	68ba      	ldr	r2, [r7, #8]
 803a90a:	43d2      	mvns	r2, r2
 803a90c:	400a      	ands	r2, r1
 803a90e:	659a      	str	r2, [r3, #88]	; 0x58
				xReturn = pdTRUE;
 803a910:	2301      	movs	r3, #1
 803a912:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 803a914:	4b05      	ldr	r3, [pc, #20]	; (803a92c <xTaskNotifyWait+0xac>)
 803a916:	681b      	ldr	r3, [r3, #0]
 803a918:	2200      	movs	r2, #0
 803a91a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
		}
		taskEXIT_CRITICAL();
 803a91e:	f000 feab 	bl	803b678 <vPortExitCritical>

		return xReturn;
 803a922:	697b      	ldr	r3, [r7, #20]
	}
 803a924:	4618      	mov	r0, r3
 803a926:	3718      	adds	r7, #24
 803a928:	46bd      	mov	sp, r7
 803a92a:	bd80      	pop	{r7, pc}
 803a92c:	200013f8 	.word	0x200013f8
 803a930:	e000ed04 	.word	0xe000ed04

0803a934 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 803a934:	b580      	push	{r7, lr}
 803a936:	b08a      	sub	sp, #40	; 0x28
 803a938:	af00      	add	r7, sp, #0
 803a93a:	60f8      	str	r0, [r7, #12]
 803a93c:	60b9      	str	r1, [r7, #8]
 803a93e:	603b      	str	r3, [r7, #0]
 803a940:	4613      	mov	r3, r2
 803a942:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 803a944:	2301      	movs	r3, #1
 803a946:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 803a948:	68fb      	ldr	r3, [r7, #12]
 803a94a:	2b00      	cmp	r3, #0
 803a94c:	d109      	bne.n	803a962 <xTaskGenericNotify+0x2e>
 803a94e:	f04f 0350 	mov.w	r3, #80	; 0x50
 803a952:	f383 8811 	msr	BASEPRI, r3
 803a956:	f3bf 8f6f 	isb	sy
 803a95a:	f3bf 8f4f 	dsb	sy
 803a95e:	61bb      	str	r3, [r7, #24]
 803a960:	e7fe      	b.n	803a960 <xTaskGenericNotify+0x2c>
		pxTCB = xTaskToNotify;
 803a962:	68fb      	ldr	r3, [r7, #12]
 803a964:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 803a966:	f000 fe59 	bl	803b61c <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 803a96a:	683b      	ldr	r3, [r7, #0]
 803a96c:	2b00      	cmp	r3, #0
 803a96e:	d003      	beq.n	803a978 <xTaskGenericNotify+0x44>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 803a970:	6a3b      	ldr	r3, [r7, #32]
 803a972:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 803a974:	683b      	ldr	r3, [r7, #0]
 803a976:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 803a978:	6a3b      	ldr	r3, [r7, #32]
 803a97a:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 803a97e:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 803a980:	6a3b      	ldr	r3, [r7, #32]
 803a982:	2202      	movs	r2, #2
 803a984:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

			switch( eAction )
 803a988:	79fb      	ldrb	r3, [r7, #7]
 803a98a:	2b04      	cmp	r3, #4
 803a98c:	d827      	bhi.n	803a9de <xTaskGenericNotify+0xaa>
 803a98e:	a201      	add	r2, pc, #4	; (adr r2, 803a994 <xTaskGenericNotify+0x60>)
 803a990:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 803a994:	0803a9fd 	.word	0x0803a9fd
 803a998:	0803a9a9 	.word	0x0803a9a9
 803a99c:	0803a9b7 	.word	0x0803a9b7
 803a9a0:	0803a9c3 	.word	0x0803a9c3
 803a9a4:	0803a9cb 	.word	0x0803a9cb
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 803a9a8:	6a3b      	ldr	r3, [r7, #32]
 803a9aa:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 803a9ac:	68bb      	ldr	r3, [r7, #8]
 803a9ae:	431a      	orrs	r2, r3
 803a9b0:	6a3b      	ldr	r3, [r7, #32]
 803a9b2:	659a      	str	r2, [r3, #88]	; 0x58
					break;
 803a9b4:	e025      	b.n	803aa02 <xTaskGenericNotify+0xce>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 803a9b6:	6a3b      	ldr	r3, [r7, #32]
 803a9b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 803a9ba:	1c5a      	adds	r2, r3, #1
 803a9bc:	6a3b      	ldr	r3, [r7, #32]
 803a9be:	659a      	str	r2, [r3, #88]	; 0x58
					break;
 803a9c0:	e01f      	b.n	803aa02 <xTaskGenericNotify+0xce>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 803a9c2:	6a3b      	ldr	r3, [r7, #32]
 803a9c4:	68ba      	ldr	r2, [r7, #8]
 803a9c6:	659a      	str	r2, [r3, #88]	; 0x58
					break;
 803a9c8:	e01b      	b.n	803aa02 <xTaskGenericNotify+0xce>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 803a9ca:	7ffb      	ldrb	r3, [r7, #31]
 803a9cc:	2b02      	cmp	r3, #2
 803a9ce:	d003      	beq.n	803a9d8 <xTaskGenericNotify+0xa4>
					{
						pxTCB->ulNotifiedValue = ulValue;
 803a9d0:	6a3b      	ldr	r3, [r7, #32]
 803a9d2:	68ba      	ldr	r2, [r7, #8]
 803a9d4:	659a      	str	r2, [r3, #88]	; 0x58
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 803a9d6:	e014      	b.n	803aa02 <xTaskGenericNotify+0xce>
						xReturn = pdFAIL;
 803a9d8:	2300      	movs	r3, #0
 803a9da:	627b      	str	r3, [r7, #36]	; 0x24
					break;
 803a9dc:	e011      	b.n	803aa02 <xTaskGenericNotify+0xce>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 803a9de:	6a3b      	ldr	r3, [r7, #32]
 803a9e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 803a9e2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 803a9e6:	d00b      	beq.n	803aa00 <xTaskGenericNotify+0xcc>
 803a9e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 803a9ec:	f383 8811 	msr	BASEPRI, r3
 803a9f0:	f3bf 8f6f 	isb	sy
 803a9f4:	f3bf 8f4f 	dsb	sy
 803a9f8:	617b      	str	r3, [r7, #20]
 803a9fa:	e7fe      	b.n	803a9fa <xTaskGenericNotify+0xc6>
					break;
 803a9fc:	bf00      	nop
 803a9fe:	e000      	b.n	803aa02 <xTaskGenericNotify+0xce>

					break;
 803aa00:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 803aa02:	7ffb      	ldrb	r3, [r7, #31]
 803aa04:	2b01      	cmp	r3, #1
 803aa06:	d139      	bne.n	803aa7c <xTaskGenericNotify+0x148>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 803aa08:	6a3b      	ldr	r3, [r7, #32]
 803aa0a:	3304      	adds	r3, #4
 803aa0c:	4618      	mov	r0, r3
 803aa0e:	f7fd feb5 	bl	803877c <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 803aa12:	6a3b      	ldr	r3, [r7, #32]
 803aa14:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 803aa16:	4b1d      	ldr	r3, [pc, #116]	; (803aa8c <xTaskGenericNotify+0x158>)
 803aa18:	681b      	ldr	r3, [r3, #0]
 803aa1a:	429a      	cmp	r2, r3
 803aa1c:	d903      	bls.n	803aa26 <xTaskGenericNotify+0xf2>
 803aa1e:	6a3b      	ldr	r3, [r7, #32]
 803aa20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 803aa22:	4a1a      	ldr	r2, [pc, #104]	; (803aa8c <xTaskGenericNotify+0x158>)
 803aa24:	6013      	str	r3, [r2, #0]
 803aa26:	6a3b      	ldr	r3, [r7, #32]
 803aa28:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 803aa2a:	4613      	mov	r3, r2
 803aa2c:	009b      	lsls	r3, r3, #2
 803aa2e:	4413      	add	r3, r2
 803aa30:	009b      	lsls	r3, r3, #2
 803aa32:	4a17      	ldr	r2, [pc, #92]	; (803aa90 <xTaskGenericNotify+0x15c>)
 803aa34:	441a      	add	r2, r3
 803aa36:	6a3b      	ldr	r3, [r7, #32]
 803aa38:	3304      	adds	r3, #4
 803aa3a:	4619      	mov	r1, r3
 803aa3c:	4610      	mov	r0, r2
 803aa3e:	f7fd fe40 	bl	80386c2 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 803aa42:	6a3b      	ldr	r3, [r7, #32]
 803aa44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 803aa46:	2b00      	cmp	r3, #0
 803aa48:	d009      	beq.n	803aa5e <xTaskGenericNotify+0x12a>
 803aa4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 803aa4e:	f383 8811 	msr	BASEPRI, r3
 803aa52:	f3bf 8f6f 	isb	sy
 803aa56:	f3bf 8f4f 	dsb	sy
 803aa5a:	613b      	str	r3, [r7, #16]
 803aa5c:	e7fe      	b.n	803aa5c <xTaskGenericNotify+0x128>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 803aa5e:	6a3b      	ldr	r3, [r7, #32]
 803aa60:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 803aa62:	4b0c      	ldr	r3, [pc, #48]	; (803aa94 <xTaskGenericNotify+0x160>)
 803aa64:	681b      	ldr	r3, [r3, #0]
 803aa66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 803aa68:	429a      	cmp	r2, r3
 803aa6a:	d907      	bls.n	803aa7c <xTaskGenericNotify+0x148>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 803aa6c:	4b0a      	ldr	r3, [pc, #40]	; (803aa98 <xTaskGenericNotify+0x164>)
 803aa6e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 803aa72:	601a      	str	r2, [r3, #0]
 803aa74:	f3bf 8f4f 	dsb	sy
 803aa78:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 803aa7c:	f000 fdfc 	bl	803b678 <vPortExitCritical>

		return xReturn;
 803aa80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 803aa82:	4618      	mov	r0, r3
 803aa84:	3728      	adds	r7, #40	; 0x28
 803aa86:	46bd      	mov	sp, r7
 803aa88:	bd80      	pop	{r7, pc}
 803aa8a:	bf00      	nop
 803aa8c:	200018d4 	.word	0x200018d4
 803aa90:	200013fc 	.word	0x200013fc
 803aa94:	200013f8 	.word	0x200013f8
 803aa98:	e000ed04 	.word	0xe000ed04

0803aa9c <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 803aa9c:	b580      	push	{r7, lr}
 803aa9e:	b08e      	sub	sp, #56	; 0x38
 803aaa0:	af00      	add	r7, sp, #0
 803aaa2:	60f8      	str	r0, [r7, #12]
 803aaa4:	60b9      	str	r1, [r7, #8]
 803aaa6:	603b      	str	r3, [r7, #0]
 803aaa8:	4613      	mov	r3, r2
 803aaaa:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 803aaac:	2301      	movs	r3, #1
 803aaae:	637b      	str	r3, [r7, #52]	; 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 803aab0:	68fb      	ldr	r3, [r7, #12]
 803aab2:	2b00      	cmp	r3, #0
 803aab4:	d109      	bne.n	803aaca <xTaskGenericNotifyFromISR+0x2e>
 803aab6:	f04f 0350 	mov.w	r3, #80	; 0x50
 803aaba:	f383 8811 	msr	BASEPRI, r3
 803aabe:	f3bf 8f6f 	isb	sy
 803aac2:	f3bf 8f4f 	dsb	sy
 803aac6:	627b      	str	r3, [r7, #36]	; 0x24
 803aac8:	e7fe      	b.n	803aac8 <xTaskGenericNotifyFromISR+0x2c>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 803aaca:	f000 fe83 	bl	803b7d4 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 803aace:	68fb      	ldr	r3, [r7, #12]
 803aad0:	633b      	str	r3, [r7, #48]	; 0x30
	__asm volatile
 803aad2:	f3ef 8211 	mrs	r2, BASEPRI
 803aad6:	f04f 0350 	mov.w	r3, #80	; 0x50
 803aada:	f383 8811 	msr	BASEPRI, r3
 803aade:	f3bf 8f6f 	isb	sy
 803aae2:	f3bf 8f4f 	dsb	sy
 803aae6:	623a      	str	r2, [r7, #32]
 803aae8:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 803aaea:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 803aaec:	62fb      	str	r3, [r7, #44]	; 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 803aaee:	683b      	ldr	r3, [r7, #0]
 803aaf0:	2b00      	cmp	r3, #0
 803aaf2:	d003      	beq.n	803aafc <xTaskGenericNotifyFromISR+0x60>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 803aaf4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 803aaf6:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 803aaf8:	683b      	ldr	r3, [r7, #0]
 803aafa:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 803aafc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 803aafe:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 803ab02:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 803ab06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 803ab08:	2202      	movs	r2, #2
 803ab0a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

			switch( eAction )
 803ab0e:	79fb      	ldrb	r3, [r7, #7]
 803ab10:	2b04      	cmp	r3, #4
 803ab12:	d829      	bhi.n	803ab68 <xTaskGenericNotifyFromISR+0xcc>
 803ab14:	a201      	add	r2, pc, #4	; (adr r2, 803ab1c <xTaskGenericNotifyFromISR+0x80>)
 803ab16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 803ab1a:	bf00      	nop
 803ab1c:	0803ab87 	.word	0x0803ab87
 803ab20:	0803ab31 	.word	0x0803ab31
 803ab24:	0803ab3f 	.word	0x0803ab3f
 803ab28:	0803ab4b 	.word	0x0803ab4b
 803ab2c:	0803ab53 	.word	0x0803ab53
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 803ab30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 803ab32:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 803ab34:	68bb      	ldr	r3, [r7, #8]
 803ab36:	431a      	orrs	r2, r3
 803ab38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 803ab3a:	659a      	str	r2, [r3, #88]	; 0x58
					break;
 803ab3c:	e026      	b.n	803ab8c <xTaskGenericNotifyFromISR+0xf0>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 803ab3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 803ab40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 803ab42:	1c5a      	adds	r2, r3, #1
 803ab44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 803ab46:	659a      	str	r2, [r3, #88]	; 0x58
					break;
 803ab48:	e020      	b.n	803ab8c <xTaskGenericNotifyFromISR+0xf0>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 803ab4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 803ab4c:	68ba      	ldr	r2, [r7, #8]
 803ab4e:	659a      	str	r2, [r3, #88]	; 0x58
					break;
 803ab50:	e01c      	b.n	803ab8c <xTaskGenericNotifyFromISR+0xf0>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 803ab52:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 803ab56:	2b02      	cmp	r3, #2
 803ab58:	d003      	beq.n	803ab62 <xTaskGenericNotifyFromISR+0xc6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 803ab5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 803ab5c:	68ba      	ldr	r2, [r7, #8]
 803ab5e:	659a      	str	r2, [r3, #88]	; 0x58
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 803ab60:	e014      	b.n	803ab8c <xTaskGenericNotifyFromISR+0xf0>
						xReturn = pdFAIL;
 803ab62:	2300      	movs	r3, #0
 803ab64:	637b      	str	r3, [r7, #52]	; 0x34
					break;
 803ab66:	e011      	b.n	803ab8c <xTaskGenericNotifyFromISR+0xf0>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 803ab68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 803ab6a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 803ab6c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 803ab70:	d00b      	beq.n	803ab8a <xTaskGenericNotifyFromISR+0xee>
	__asm volatile
 803ab72:	f04f 0350 	mov.w	r3, #80	; 0x50
 803ab76:	f383 8811 	msr	BASEPRI, r3
 803ab7a:	f3bf 8f6f 	isb	sy
 803ab7e:	f3bf 8f4f 	dsb	sy
 803ab82:	61bb      	str	r3, [r7, #24]
 803ab84:	e7fe      	b.n	803ab84 <xTaskGenericNotifyFromISR+0xe8>
					break;
 803ab86:	bf00      	nop
 803ab88:	e000      	b.n	803ab8c <xTaskGenericNotifyFromISR+0xf0>
					break;
 803ab8a:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 803ab8c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 803ab90:	2b01      	cmp	r3, #1
 803ab92:	d145      	bne.n	803ac20 <xTaskGenericNotifyFromISR+0x184>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 803ab94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 803ab96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 803ab98:	2b00      	cmp	r3, #0
 803ab9a:	d009      	beq.n	803abb0 <xTaskGenericNotifyFromISR+0x114>
 803ab9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 803aba0:	f383 8811 	msr	BASEPRI, r3
 803aba4:	f3bf 8f6f 	isb	sy
 803aba8:	f3bf 8f4f 	dsb	sy
 803abac:	617b      	str	r3, [r7, #20]
 803abae:	e7fe      	b.n	803abae <xTaskGenericNotifyFromISR+0x112>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 803abb0:	4b20      	ldr	r3, [pc, #128]	; (803ac34 <xTaskGenericNotifyFromISR+0x198>)
 803abb2:	681b      	ldr	r3, [r3, #0]
 803abb4:	2b00      	cmp	r3, #0
 803abb6:	d11d      	bne.n	803abf4 <xTaskGenericNotifyFromISR+0x158>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 803abb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 803abba:	3304      	adds	r3, #4
 803abbc:	4618      	mov	r0, r3
 803abbe:	f7fd fddd 	bl	803877c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 803abc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 803abc4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 803abc6:	4b1c      	ldr	r3, [pc, #112]	; (803ac38 <xTaskGenericNotifyFromISR+0x19c>)
 803abc8:	681b      	ldr	r3, [r3, #0]
 803abca:	429a      	cmp	r2, r3
 803abcc:	d903      	bls.n	803abd6 <xTaskGenericNotifyFromISR+0x13a>
 803abce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 803abd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 803abd2:	4a19      	ldr	r2, [pc, #100]	; (803ac38 <xTaskGenericNotifyFromISR+0x19c>)
 803abd4:	6013      	str	r3, [r2, #0]
 803abd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 803abd8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 803abda:	4613      	mov	r3, r2
 803abdc:	009b      	lsls	r3, r3, #2
 803abde:	4413      	add	r3, r2
 803abe0:	009b      	lsls	r3, r3, #2
 803abe2:	4a16      	ldr	r2, [pc, #88]	; (803ac3c <xTaskGenericNotifyFromISR+0x1a0>)
 803abe4:	441a      	add	r2, r3
 803abe6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 803abe8:	3304      	adds	r3, #4
 803abea:	4619      	mov	r1, r3
 803abec:	4610      	mov	r0, r2
 803abee:	f7fd fd68 	bl	80386c2 <vListInsertEnd>
 803abf2:	e005      	b.n	803ac00 <xTaskGenericNotifyFromISR+0x164>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 803abf4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 803abf6:	3318      	adds	r3, #24
 803abf8:	4619      	mov	r1, r3
 803abfa:	4811      	ldr	r0, [pc, #68]	; (803ac40 <xTaskGenericNotifyFromISR+0x1a4>)
 803abfc:	f7fd fd61 	bl	80386c2 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 803ac00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 803ac02:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 803ac04:	4b0f      	ldr	r3, [pc, #60]	; (803ac44 <xTaskGenericNotifyFromISR+0x1a8>)
 803ac06:	681b      	ldr	r3, [r3, #0]
 803ac08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 803ac0a:	429a      	cmp	r2, r3
 803ac0c:	d908      	bls.n	803ac20 <xTaskGenericNotifyFromISR+0x184>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 803ac0e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 803ac10:	2b00      	cmp	r3, #0
 803ac12:	d002      	beq.n	803ac1a <xTaskGenericNotifyFromISR+0x17e>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 803ac14:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 803ac16:	2201      	movs	r2, #1
 803ac18:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 803ac1a:	4b0b      	ldr	r3, [pc, #44]	; (803ac48 <xTaskGenericNotifyFromISR+0x1ac>)
 803ac1c:	2201      	movs	r2, #1
 803ac1e:	601a      	str	r2, [r3, #0]
 803ac20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 803ac22:	613b      	str	r3, [r7, #16]
	__asm volatile
 803ac24:	693b      	ldr	r3, [r7, #16]
 803ac26:	f383 8811 	msr	BASEPRI, r3
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 803ac2a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
	}
 803ac2c:	4618      	mov	r0, r3
 803ac2e:	3738      	adds	r7, #56	; 0x38
 803ac30:	46bd      	mov	sp, r7
 803ac32:	bd80      	pop	{r7, pc}
 803ac34:	200018f4 	.word	0x200018f4
 803ac38:	200018d4 	.word	0x200018d4
 803ac3c:	200013fc 	.word	0x200013fc
 803ac40:	2000188c 	.word	0x2000188c
 803ac44:	200013f8 	.word	0x200013f8
 803ac48:	200018e0 	.word	0x200018e0

0803ac4c <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 803ac4c:	b580      	push	{r7, lr}
 803ac4e:	b084      	sub	sp, #16
 803ac50:	af00      	add	r7, sp, #0
 803ac52:	6078      	str	r0, [r7, #4]
 803ac54:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 803ac56:	4b24      	ldr	r3, [pc, #144]	; (803ace8 <prvAddCurrentTaskToDelayedList+0x9c>)
 803ac58:	681b      	ldr	r3, [r3, #0]
 803ac5a:	60fb      	str	r3, [r7, #12]
	#if( INCLUDE_xTaskAbortDelay == 1 )
	{
		/* About to enter a delayed list, so ensure the ucDelayAborted flag is
		reset to pdFALSE so it can be detected as having been set to pdTRUE
		when the task leaves the Blocked state. */
		pxCurrentTCB->ucDelayAborted = pdFALSE;
 803ac5c:	4b23      	ldr	r3, [pc, #140]	; (803acec <prvAddCurrentTaskToDelayedList+0xa0>)
 803ac5e:	681b      	ldr	r3, [r3, #0]
 803ac60:	2200      	movs	r2, #0
 803ac62:	f883 205e 	strb.w	r2, [r3, #94]	; 0x5e
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 803ac66:	4b21      	ldr	r3, [pc, #132]	; (803acec <prvAddCurrentTaskToDelayedList+0xa0>)
 803ac68:	681b      	ldr	r3, [r3, #0]
 803ac6a:	3304      	adds	r3, #4
 803ac6c:	4618      	mov	r0, r3
 803ac6e:	f7fd fd85 	bl	803877c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 803ac72:	687b      	ldr	r3, [r7, #4]
 803ac74:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 803ac78:	d10a      	bne.n	803ac90 <prvAddCurrentTaskToDelayedList+0x44>
 803ac7a:	683b      	ldr	r3, [r7, #0]
 803ac7c:	2b00      	cmp	r3, #0
 803ac7e:	d007      	beq.n	803ac90 <prvAddCurrentTaskToDelayedList+0x44>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 803ac80:	4b1a      	ldr	r3, [pc, #104]	; (803acec <prvAddCurrentTaskToDelayedList+0xa0>)
 803ac82:	681b      	ldr	r3, [r3, #0]
 803ac84:	3304      	adds	r3, #4
 803ac86:	4619      	mov	r1, r3
 803ac88:	4819      	ldr	r0, [pc, #100]	; (803acf0 <prvAddCurrentTaskToDelayedList+0xa4>)
 803ac8a:	f7fd fd1a 	bl	80386c2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 803ac8e:	e026      	b.n	803acde <prvAddCurrentTaskToDelayedList+0x92>
			xTimeToWake = xConstTickCount + xTicksToWait;
 803ac90:	68fa      	ldr	r2, [r7, #12]
 803ac92:	687b      	ldr	r3, [r7, #4]
 803ac94:	4413      	add	r3, r2
 803ac96:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 803ac98:	4b14      	ldr	r3, [pc, #80]	; (803acec <prvAddCurrentTaskToDelayedList+0xa0>)
 803ac9a:	681b      	ldr	r3, [r3, #0]
 803ac9c:	68ba      	ldr	r2, [r7, #8]
 803ac9e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 803aca0:	68ba      	ldr	r2, [r7, #8]
 803aca2:	68fb      	ldr	r3, [r7, #12]
 803aca4:	429a      	cmp	r2, r3
 803aca6:	d209      	bcs.n	803acbc <prvAddCurrentTaskToDelayedList+0x70>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 803aca8:	4b12      	ldr	r3, [pc, #72]	; (803acf4 <prvAddCurrentTaskToDelayedList+0xa8>)
 803acaa:	681a      	ldr	r2, [r3, #0]
 803acac:	4b0f      	ldr	r3, [pc, #60]	; (803acec <prvAddCurrentTaskToDelayedList+0xa0>)
 803acae:	681b      	ldr	r3, [r3, #0]
 803acb0:	3304      	adds	r3, #4
 803acb2:	4619      	mov	r1, r3
 803acb4:	4610      	mov	r0, r2
 803acb6:	f7fd fd28 	bl	803870a <vListInsert>
}
 803acba:	e010      	b.n	803acde <prvAddCurrentTaskToDelayedList+0x92>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 803acbc:	4b0e      	ldr	r3, [pc, #56]	; (803acf8 <prvAddCurrentTaskToDelayedList+0xac>)
 803acbe:	681a      	ldr	r2, [r3, #0]
 803acc0:	4b0a      	ldr	r3, [pc, #40]	; (803acec <prvAddCurrentTaskToDelayedList+0xa0>)
 803acc2:	681b      	ldr	r3, [r3, #0]
 803acc4:	3304      	adds	r3, #4
 803acc6:	4619      	mov	r1, r3
 803acc8:	4610      	mov	r0, r2
 803acca:	f7fd fd1e 	bl	803870a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 803acce:	4b0b      	ldr	r3, [pc, #44]	; (803acfc <prvAddCurrentTaskToDelayedList+0xb0>)
 803acd0:	681b      	ldr	r3, [r3, #0]
 803acd2:	68ba      	ldr	r2, [r7, #8]
 803acd4:	429a      	cmp	r2, r3
 803acd6:	d202      	bcs.n	803acde <prvAddCurrentTaskToDelayedList+0x92>
					xNextTaskUnblockTime = xTimeToWake;
 803acd8:	4a08      	ldr	r2, [pc, #32]	; (803acfc <prvAddCurrentTaskToDelayedList+0xb0>)
 803acda:	68bb      	ldr	r3, [r7, #8]
 803acdc:	6013      	str	r3, [r2, #0]
}
 803acde:	bf00      	nop
 803ace0:	3710      	adds	r7, #16
 803ace2:	46bd      	mov	sp, r7
 803ace4:	bd80      	pop	{r7, pc}
 803ace6:	bf00      	nop
 803ace8:	200018d0 	.word	0x200018d0
 803acec:	200013f8 	.word	0x200013f8
 803acf0:	200018b8 	.word	0x200018b8
 803acf4:	20001888 	.word	0x20001888
 803acf8:	20001884 	.word	0x20001884
 803acfc:	200018ec 	.word	0x200018ec

0803ad00 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 803ad00:	b580      	push	{r7, lr}
 803ad02:	b08a      	sub	sp, #40	; 0x28
 803ad04:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 803ad06:	2300      	movs	r3, #0
 803ad08:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 803ad0a:	f000 faff 	bl	803b30c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 803ad0e:	4b1c      	ldr	r3, [pc, #112]	; (803ad80 <xTimerCreateTimerTask+0x80>)
 803ad10:	681b      	ldr	r3, [r3, #0]
 803ad12:	2b00      	cmp	r3, #0
 803ad14:	d021      	beq.n	803ad5a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 803ad16:	2300      	movs	r3, #0
 803ad18:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 803ad1a:	2300      	movs	r3, #0
 803ad1c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 803ad1e:	1d3a      	adds	r2, r7, #4
 803ad20:	f107 0108 	add.w	r1, r7, #8
 803ad24:	f107 030c 	add.w	r3, r7, #12
 803ad28:	4618      	mov	r0, r3
 803ad2a:	f7fd fa9d 	bl	8038268 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 803ad2e:	6879      	ldr	r1, [r7, #4]
 803ad30:	68bb      	ldr	r3, [r7, #8]
 803ad32:	68fa      	ldr	r2, [r7, #12]
 803ad34:	9202      	str	r2, [sp, #8]
 803ad36:	9301      	str	r3, [sp, #4]
 803ad38:	2302      	movs	r3, #2
 803ad3a:	9300      	str	r3, [sp, #0]
 803ad3c:	2300      	movs	r3, #0
 803ad3e:	460a      	mov	r2, r1
 803ad40:	4910      	ldr	r1, [pc, #64]	; (803ad84 <xTimerCreateTimerTask+0x84>)
 803ad42:	4811      	ldr	r0, [pc, #68]	; (803ad88 <xTimerCreateTimerTask+0x88>)
 803ad44:	f7fe fcaa 	bl	803969c <xTaskCreateStatic>
 803ad48:	4602      	mov	r2, r0
 803ad4a:	4b10      	ldr	r3, [pc, #64]	; (803ad8c <xTimerCreateTimerTask+0x8c>)
 803ad4c:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 803ad4e:	4b0f      	ldr	r3, [pc, #60]	; (803ad8c <xTimerCreateTimerTask+0x8c>)
 803ad50:	681b      	ldr	r3, [r3, #0]
 803ad52:	2b00      	cmp	r3, #0
 803ad54:	d001      	beq.n	803ad5a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 803ad56:	2301      	movs	r3, #1
 803ad58:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 803ad5a:	697b      	ldr	r3, [r7, #20]
 803ad5c:	2b00      	cmp	r3, #0
 803ad5e:	d109      	bne.n	803ad74 <xTimerCreateTimerTask+0x74>
	__asm volatile
 803ad60:	f04f 0350 	mov.w	r3, #80	; 0x50
 803ad64:	f383 8811 	msr	BASEPRI, r3
 803ad68:	f3bf 8f6f 	isb	sy
 803ad6c:	f3bf 8f4f 	dsb	sy
 803ad70:	613b      	str	r3, [r7, #16]
 803ad72:	e7fe      	b.n	803ad72 <xTimerCreateTimerTask+0x72>
	return xReturn;
 803ad74:	697b      	ldr	r3, [r7, #20]
}
 803ad76:	4618      	mov	r0, r3
 803ad78:	3718      	adds	r7, #24
 803ad7a:	46bd      	mov	sp, r7
 803ad7c:	bd80      	pop	{r7, pc}
 803ad7e:	bf00      	nop
 803ad80:	20001928 	.word	0x20001928
 803ad84:	08043c70 	.word	0x08043c70
 803ad88:	0803aec1 	.word	0x0803aec1
 803ad8c:	2000192c 	.word	0x2000192c

0803ad90 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 803ad90:	b580      	push	{r7, lr}
 803ad92:	b08a      	sub	sp, #40	; 0x28
 803ad94:	af00      	add	r7, sp, #0
 803ad96:	60f8      	str	r0, [r7, #12]
 803ad98:	60b9      	str	r1, [r7, #8]
 803ad9a:	607a      	str	r2, [r7, #4]
 803ad9c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 803ad9e:	2300      	movs	r3, #0
 803ada0:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 803ada2:	68fb      	ldr	r3, [r7, #12]
 803ada4:	2b00      	cmp	r3, #0
 803ada6:	d109      	bne.n	803adbc <xTimerGenericCommand+0x2c>
 803ada8:	f04f 0350 	mov.w	r3, #80	; 0x50
 803adac:	f383 8811 	msr	BASEPRI, r3
 803adb0:	f3bf 8f6f 	isb	sy
 803adb4:	f3bf 8f4f 	dsb	sy
 803adb8:	623b      	str	r3, [r7, #32]
 803adba:	e7fe      	b.n	803adba <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 803adbc:	4b19      	ldr	r3, [pc, #100]	; (803ae24 <xTimerGenericCommand+0x94>)
 803adbe:	681b      	ldr	r3, [r3, #0]
 803adc0:	2b00      	cmp	r3, #0
 803adc2:	d02a      	beq.n	803ae1a <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 803adc4:	68bb      	ldr	r3, [r7, #8]
 803adc6:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 803adc8:	687b      	ldr	r3, [r7, #4]
 803adca:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 803adcc:	68fb      	ldr	r3, [r7, #12]
 803adce:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 803add0:	68bb      	ldr	r3, [r7, #8]
 803add2:	2b05      	cmp	r3, #5
 803add4:	dc18      	bgt.n	803ae08 <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 803add6:	f7ff fbb5 	bl	803a544 <xTaskGetSchedulerState>
 803adda:	4603      	mov	r3, r0
 803addc:	2b02      	cmp	r3, #2
 803adde:	d109      	bne.n	803adf4 <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 803ade0:	4b10      	ldr	r3, [pc, #64]	; (803ae24 <xTimerGenericCommand+0x94>)
 803ade2:	6818      	ldr	r0, [r3, #0]
 803ade4:	f107 0110 	add.w	r1, r7, #16
 803ade8:	2300      	movs	r3, #0
 803adea:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 803adec:	f7fd fee2 	bl	8038bb4 <xQueueGenericSend>
 803adf0:	6278      	str	r0, [r7, #36]	; 0x24
 803adf2:	e012      	b.n	803ae1a <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 803adf4:	4b0b      	ldr	r3, [pc, #44]	; (803ae24 <xTimerGenericCommand+0x94>)
 803adf6:	6818      	ldr	r0, [r3, #0]
 803adf8:	f107 0110 	add.w	r1, r7, #16
 803adfc:	2300      	movs	r3, #0
 803adfe:	2200      	movs	r2, #0
 803ae00:	f7fd fed8 	bl	8038bb4 <xQueueGenericSend>
 803ae04:	6278      	str	r0, [r7, #36]	; 0x24
 803ae06:	e008      	b.n	803ae1a <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 803ae08:	4b06      	ldr	r3, [pc, #24]	; (803ae24 <xTimerGenericCommand+0x94>)
 803ae0a:	6818      	ldr	r0, [r3, #0]
 803ae0c:	f107 0110 	add.w	r1, r7, #16
 803ae10:	2300      	movs	r3, #0
 803ae12:	683a      	ldr	r2, [r7, #0]
 803ae14:	f7fd ffc8 	bl	8038da8 <xQueueGenericSendFromISR>
 803ae18:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 803ae1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 803ae1c:	4618      	mov	r0, r3
 803ae1e:	3728      	adds	r7, #40	; 0x28
 803ae20:	46bd      	mov	sp, r7
 803ae22:	bd80      	pop	{r7, pc}
 803ae24:	20001928 	.word	0x20001928

0803ae28 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 803ae28:	b580      	push	{r7, lr}
 803ae2a:	b088      	sub	sp, #32
 803ae2c:	af02      	add	r7, sp, #8
 803ae2e:	6078      	str	r0, [r7, #4]
 803ae30:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 803ae32:	4b22      	ldr	r3, [pc, #136]	; (803aebc <prvProcessExpiredTimer+0x94>)
 803ae34:	681b      	ldr	r3, [r3, #0]
 803ae36:	68db      	ldr	r3, [r3, #12]
 803ae38:	68db      	ldr	r3, [r3, #12]
 803ae3a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 803ae3c:	697b      	ldr	r3, [r7, #20]
 803ae3e:	3304      	adds	r3, #4
 803ae40:	4618      	mov	r0, r3
 803ae42:	f7fd fc9b 	bl	803877c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 803ae46:	697b      	ldr	r3, [r7, #20]
 803ae48:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 803ae4c:	f003 0304 	and.w	r3, r3, #4
 803ae50:	2b00      	cmp	r3, #0
 803ae52:	d021      	beq.n	803ae98 <prvProcessExpiredTimer+0x70>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 803ae54:	697b      	ldr	r3, [r7, #20]
 803ae56:	699a      	ldr	r2, [r3, #24]
 803ae58:	687b      	ldr	r3, [r7, #4]
 803ae5a:	18d1      	adds	r1, r2, r3
 803ae5c:	687b      	ldr	r3, [r7, #4]
 803ae5e:	683a      	ldr	r2, [r7, #0]
 803ae60:	6978      	ldr	r0, [r7, #20]
 803ae62:	f000 f8d1 	bl	803b008 <prvInsertTimerInActiveList>
 803ae66:	4603      	mov	r3, r0
 803ae68:	2b00      	cmp	r3, #0
 803ae6a:	d01e      	beq.n	803aeaa <prvProcessExpiredTimer+0x82>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 803ae6c:	2300      	movs	r3, #0
 803ae6e:	9300      	str	r3, [sp, #0]
 803ae70:	2300      	movs	r3, #0
 803ae72:	687a      	ldr	r2, [r7, #4]
 803ae74:	2100      	movs	r1, #0
 803ae76:	6978      	ldr	r0, [r7, #20]
 803ae78:	f7ff ff8a 	bl	803ad90 <xTimerGenericCommand>
 803ae7c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 803ae7e:	693b      	ldr	r3, [r7, #16]
 803ae80:	2b00      	cmp	r3, #0
 803ae82:	d112      	bne.n	803aeaa <prvProcessExpiredTimer+0x82>
 803ae84:	f04f 0350 	mov.w	r3, #80	; 0x50
 803ae88:	f383 8811 	msr	BASEPRI, r3
 803ae8c:	f3bf 8f6f 	isb	sy
 803ae90:	f3bf 8f4f 	dsb	sy
 803ae94:	60fb      	str	r3, [r7, #12]
 803ae96:	e7fe      	b.n	803ae96 <prvProcessExpiredTimer+0x6e>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 803ae98:	697b      	ldr	r3, [r7, #20]
 803ae9a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 803ae9e:	f023 0301 	bic.w	r3, r3, #1
 803aea2:	b2da      	uxtb	r2, r3
 803aea4:	697b      	ldr	r3, [r7, #20]
 803aea6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 803aeaa:	697b      	ldr	r3, [r7, #20]
 803aeac:	6a1b      	ldr	r3, [r3, #32]
 803aeae:	6978      	ldr	r0, [r7, #20]
 803aeb0:	4798      	blx	r3
}
 803aeb2:	bf00      	nop
 803aeb4:	3718      	adds	r7, #24
 803aeb6:	46bd      	mov	sp, r7
 803aeb8:	bd80      	pop	{r7, pc}
 803aeba:	bf00      	nop
 803aebc:	20001920 	.word	0x20001920

0803aec0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 803aec0:	b580      	push	{r7, lr}
 803aec2:	b084      	sub	sp, #16
 803aec4:	af00      	add	r7, sp, #0
 803aec6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 803aec8:	f107 0308 	add.w	r3, r7, #8
 803aecc:	4618      	mov	r0, r3
 803aece:	f000 f857 	bl	803af80 <prvGetNextExpireTime>
 803aed2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 803aed4:	68bb      	ldr	r3, [r7, #8]
 803aed6:	4619      	mov	r1, r3
 803aed8:	68f8      	ldr	r0, [r7, #12]
 803aeda:	f000 f803 	bl	803aee4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 803aede:	f000 f8d5 	bl	803b08c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 803aee2:	e7f1      	b.n	803aec8 <prvTimerTask+0x8>

0803aee4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 803aee4:	b580      	push	{r7, lr}
 803aee6:	b084      	sub	sp, #16
 803aee8:	af00      	add	r7, sp, #0
 803aeea:	6078      	str	r0, [r7, #4]
 803aeec:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 803aeee:	f7fe fe8b 	bl	8039c08 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 803aef2:	f107 0308 	add.w	r3, r7, #8
 803aef6:	4618      	mov	r0, r3
 803aef8:	f000 f866 	bl	803afc8 <prvSampleTimeNow>
 803aefc:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 803aefe:	68bb      	ldr	r3, [r7, #8]
 803af00:	2b00      	cmp	r3, #0
 803af02:	d130      	bne.n	803af66 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 803af04:	683b      	ldr	r3, [r7, #0]
 803af06:	2b00      	cmp	r3, #0
 803af08:	d10a      	bne.n	803af20 <prvProcessTimerOrBlockTask+0x3c>
 803af0a:	687a      	ldr	r2, [r7, #4]
 803af0c:	68fb      	ldr	r3, [r7, #12]
 803af0e:	429a      	cmp	r2, r3
 803af10:	d806      	bhi.n	803af20 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 803af12:	f7fe fe87 	bl	8039c24 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 803af16:	68f9      	ldr	r1, [r7, #12]
 803af18:	6878      	ldr	r0, [r7, #4]
 803af1a:	f7ff ff85 	bl	803ae28 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 803af1e:	e024      	b.n	803af6a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 803af20:	683b      	ldr	r3, [r7, #0]
 803af22:	2b00      	cmp	r3, #0
 803af24:	d008      	beq.n	803af38 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 803af26:	4b13      	ldr	r3, [pc, #76]	; (803af74 <prvProcessTimerOrBlockTask+0x90>)
 803af28:	681b      	ldr	r3, [r3, #0]
 803af2a:	681b      	ldr	r3, [r3, #0]
 803af2c:	2b00      	cmp	r3, #0
 803af2e:	d101      	bne.n	803af34 <prvProcessTimerOrBlockTask+0x50>
 803af30:	2301      	movs	r3, #1
 803af32:	e000      	b.n	803af36 <prvProcessTimerOrBlockTask+0x52>
 803af34:	2300      	movs	r3, #0
 803af36:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 803af38:	4b0f      	ldr	r3, [pc, #60]	; (803af78 <prvProcessTimerOrBlockTask+0x94>)
 803af3a:	6818      	ldr	r0, [r3, #0]
 803af3c:	687a      	ldr	r2, [r7, #4]
 803af3e:	68fb      	ldr	r3, [r7, #12]
 803af40:	1ad3      	subs	r3, r2, r3
 803af42:	683a      	ldr	r2, [r7, #0]
 803af44:	4619      	mov	r1, r3
 803af46:	f7fe fb75 	bl	8039634 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 803af4a:	f7fe fe6b 	bl	8039c24 <xTaskResumeAll>
 803af4e:	4603      	mov	r3, r0
 803af50:	2b00      	cmp	r3, #0
 803af52:	d10a      	bne.n	803af6a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 803af54:	4b09      	ldr	r3, [pc, #36]	; (803af7c <prvProcessTimerOrBlockTask+0x98>)
 803af56:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 803af5a:	601a      	str	r2, [r3, #0]
 803af5c:	f3bf 8f4f 	dsb	sy
 803af60:	f3bf 8f6f 	isb	sy
}
 803af64:	e001      	b.n	803af6a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 803af66:	f7fe fe5d 	bl	8039c24 <xTaskResumeAll>
}
 803af6a:	bf00      	nop
 803af6c:	3710      	adds	r7, #16
 803af6e:	46bd      	mov	sp, r7
 803af70:	bd80      	pop	{r7, pc}
 803af72:	bf00      	nop
 803af74:	20001924 	.word	0x20001924
 803af78:	20001928 	.word	0x20001928
 803af7c:	e000ed04 	.word	0xe000ed04

0803af80 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 803af80:	b480      	push	{r7}
 803af82:	b085      	sub	sp, #20
 803af84:	af00      	add	r7, sp, #0
 803af86:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 803af88:	4b0e      	ldr	r3, [pc, #56]	; (803afc4 <prvGetNextExpireTime+0x44>)
 803af8a:	681b      	ldr	r3, [r3, #0]
 803af8c:	681b      	ldr	r3, [r3, #0]
 803af8e:	2b00      	cmp	r3, #0
 803af90:	d101      	bne.n	803af96 <prvGetNextExpireTime+0x16>
 803af92:	2201      	movs	r2, #1
 803af94:	e000      	b.n	803af98 <prvGetNextExpireTime+0x18>
 803af96:	2200      	movs	r2, #0
 803af98:	687b      	ldr	r3, [r7, #4]
 803af9a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 803af9c:	687b      	ldr	r3, [r7, #4]
 803af9e:	681b      	ldr	r3, [r3, #0]
 803afa0:	2b00      	cmp	r3, #0
 803afa2:	d105      	bne.n	803afb0 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 803afa4:	4b07      	ldr	r3, [pc, #28]	; (803afc4 <prvGetNextExpireTime+0x44>)
 803afa6:	681b      	ldr	r3, [r3, #0]
 803afa8:	68db      	ldr	r3, [r3, #12]
 803afaa:	681b      	ldr	r3, [r3, #0]
 803afac:	60fb      	str	r3, [r7, #12]
 803afae:	e001      	b.n	803afb4 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 803afb0:	2300      	movs	r3, #0
 803afb2:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 803afb4:	68fb      	ldr	r3, [r7, #12]
}
 803afb6:	4618      	mov	r0, r3
 803afb8:	3714      	adds	r7, #20
 803afba:	46bd      	mov	sp, r7
 803afbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 803afc0:	4770      	bx	lr
 803afc2:	bf00      	nop
 803afc4:	20001920 	.word	0x20001920

0803afc8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 803afc8:	b580      	push	{r7, lr}
 803afca:	b084      	sub	sp, #16
 803afcc:	af00      	add	r7, sp, #0
 803afce:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 803afd0:	f7fe fec4 	bl	8039d5c <xTaskGetTickCount>
 803afd4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 803afd6:	4b0b      	ldr	r3, [pc, #44]	; (803b004 <prvSampleTimeNow+0x3c>)
 803afd8:	681b      	ldr	r3, [r3, #0]
 803afda:	68fa      	ldr	r2, [r7, #12]
 803afdc:	429a      	cmp	r2, r3
 803afde:	d205      	bcs.n	803afec <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 803afe0:	f000 f930 	bl	803b244 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 803afe4:	687b      	ldr	r3, [r7, #4]
 803afe6:	2201      	movs	r2, #1
 803afe8:	601a      	str	r2, [r3, #0]
 803afea:	e002      	b.n	803aff2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 803afec:	687b      	ldr	r3, [r7, #4]
 803afee:	2200      	movs	r2, #0
 803aff0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 803aff2:	4a04      	ldr	r2, [pc, #16]	; (803b004 <prvSampleTimeNow+0x3c>)
 803aff4:	68fb      	ldr	r3, [r7, #12]
 803aff6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 803aff8:	68fb      	ldr	r3, [r7, #12]
}
 803affa:	4618      	mov	r0, r3
 803affc:	3710      	adds	r7, #16
 803affe:	46bd      	mov	sp, r7
 803b000:	bd80      	pop	{r7, pc}
 803b002:	bf00      	nop
 803b004:	20001930 	.word	0x20001930

0803b008 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 803b008:	b580      	push	{r7, lr}
 803b00a:	b086      	sub	sp, #24
 803b00c:	af00      	add	r7, sp, #0
 803b00e:	60f8      	str	r0, [r7, #12]
 803b010:	60b9      	str	r1, [r7, #8]
 803b012:	607a      	str	r2, [r7, #4]
 803b014:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 803b016:	2300      	movs	r3, #0
 803b018:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 803b01a:	68fb      	ldr	r3, [r7, #12]
 803b01c:	68ba      	ldr	r2, [r7, #8]
 803b01e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 803b020:	68fb      	ldr	r3, [r7, #12]
 803b022:	68fa      	ldr	r2, [r7, #12]
 803b024:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 803b026:	68ba      	ldr	r2, [r7, #8]
 803b028:	687b      	ldr	r3, [r7, #4]
 803b02a:	429a      	cmp	r2, r3
 803b02c:	d812      	bhi.n	803b054 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 803b02e:	687a      	ldr	r2, [r7, #4]
 803b030:	683b      	ldr	r3, [r7, #0]
 803b032:	1ad2      	subs	r2, r2, r3
 803b034:	68fb      	ldr	r3, [r7, #12]
 803b036:	699b      	ldr	r3, [r3, #24]
 803b038:	429a      	cmp	r2, r3
 803b03a:	d302      	bcc.n	803b042 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 803b03c:	2301      	movs	r3, #1
 803b03e:	617b      	str	r3, [r7, #20]
 803b040:	e01b      	b.n	803b07a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 803b042:	4b10      	ldr	r3, [pc, #64]	; (803b084 <prvInsertTimerInActiveList+0x7c>)
 803b044:	681a      	ldr	r2, [r3, #0]
 803b046:	68fb      	ldr	r3, [r7, #12]
 803b048:	3304      	adds	r3, #4
 803b04a:	4619      	mov	r1, r3
 803b04c:	4610      	mov	r0, r2
 803b04e:	f7fd fb5c 	bl	803870a <vListInsert>
 803b052:	e012      	b.n	803b07a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 803b054:	687a      	ldr	r2, [r7, #4]
 803b056:	683b      	ldr	r3, [r7, #0]
 803b058:	429a      	cmp	r2, r3
 803b05a:	d206      	bcs.n	803b06a <prvInsertTimerInActiveList+0x62>
 803b05c:	68ba      	ldr	r2, [r7, #8]
 803b05e:	683b      	ldr	r3, [r7, #0]
 803b060:	429a      	cmp	r2, r3
 803b062:	d302      	bcc.n	803b06a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 803b064:	2301      	movs	r3, #1
 803b066:	617b      	str	r3, [r7, #20]
 803b068:	e007      	b.n	803b07a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 803b06a:	4b07      	ldr	r3, [pc, #28]	; (803b088 <prvInsertTimerInActiveList+0x80>)
 803b06c:	681a      	ldr	r2, [r3, #0]
 803b06e:	68fb      	ldr	r3, [r7, #12]
 803b070:	3304      	adds	r3, #4
 803b072:	4619      	mov	r1, r3
 803b074:	4610      	mov	r0, r2
 803b076:	f7fd fb48 	bl	803870a <vListInsert>
		}
	}

	return xProcessTimerNow;
 803b07a:	697b      	ldr	r3, [r7, #20]
}
 803b07c:	4618      	mov	r0, r3
 803b07e:	3718      	adds	r7, #24
 803b080:	46bd      	mov	sp, r7
 803b082:	bd80      	pop	{r7, pc}
 803b084:	20001924 	.word	0x20001924
 803b088:	20001920 	.word	0x20001920

0803b08c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 803b08c:	b580      	push	{r7, lr}
 803b08e:	b08e      	sub	sp, #56	; 0x38
 803b090:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 803b092:	e0c6      	b.n	803b222 <prvProcessReceivedCommands+0x196>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 803b094:	687b      	ldr	r3, [r7, #4]
 803b096:	2b00      	cmp	r3, #0
 803b098:	da17      	bge.n	803b0ca <prvProcessReceivedCommands+0x3e>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 803b09a:	1d3b      	adds	r3, r7, #4
 803b09c:	3304      	adds	r3, #4
 803b09e:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 803b0a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 803b0a2:	2b00      	cmp	r3, #0
 803b0a4:	d109      	bne.n	803b0ba <prvProcessReceivedCommands+0x2e>
 803b0a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 803b0aa:	f383 8811 	msr	BASEPRI, r3
 803b0ae:	f3bf 8f6f 	isb	sy
 803b0b2:	f3bf 8f4f 	dsb	sy
 803b0b6:	61fb      	str	r3, [r7, #28]
 803b0b8:	e7fe      	b.n	803b0b8 <prvProcessReceivedCommands+0x2c>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 803b0ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 803b0bc:	681b      	ldr	r3, [r3, #0]
 803b0be:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 803b0c0:	6850      	ldr	r0, [r2, #4]
 803b0c2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 803b0c4:	6892      	ldr	r2, [r2, #8]
 803b0c6:	4611      	mov	r1, r2
 803b0c8:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 803b0ca:	687b      	ldr	r3, [r7, #4]
 803b0cc:	2b00      	cmp	r3, #0
 803b0ce:	f2c0 80a7 	blt.w	803b220 <prvProcessReceivedCommands+0x194>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 803b0d2:	68fb      	ldr	r3, [r7, #12]
 803b0d4:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 803b0d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 803b0d8:	695b      	ldr	r3, [r3, #20]
 803b0da:	2b00      	cmp	r3, #0
 803b0dc:	d004      	beq.n	803b0e8 <prvProcessReceivedCommands+0x5c>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 803b0de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 803b0e0:	3304      	adds	r3, #4
 803b0e2:	4618      	mov	r0, r3
 803b0e4:	f7fd fb4a 	bl	803877c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 803b0e8:	463b      	mov	r3, r7
 803b0ea:	4618      	mov	r0, r3
 803b0ec:	f7ff ff6c 	bl	803afc8 <prvSampleTimeNow>
 803b0f0:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 803b0f2:	687b      	ldr	r3, [r7, #4]
 803b0f4:	2b09      	cmp	r3, #9
 803b0f6:	f200 8094 	bhi.w	803b222 <prvProcessReceivedCommands+0x196>
 803b0fa:	a201      	add	r2, pc, #4	; (adr r2, 803b100 <prvProcessReceivedCommands+0x74>)
 803b0fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 803b100:	0803b129 	.word	0x0803b129
 803b104:	0803b129 	.word	0x0803b129
 803b108:	0803b129 	.word	0x0803b129
 803b10c:	0803b19b 	.word	0x0803b19b
 803b110:	0803b1af 	.word	0x0803b1af
 803b114:	0803b1f7 	.word	0x0803b1f7
 803b118:	0803b129 	.word	0x0803b129
 803b11c:	0803b129 	.word	0x0803b129
 803b120:	0803b19b 	.word	0x0803b19b
 803b124:	0803b1af 	.word	0x0803b1af
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 803b128:	6abb      	ldr	r3, [r7, #40]	; 0x28
 803b12a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 803b12e:	f043 0301 	orr.w	r3, r3, #1
 803b132:	b2da      	uxtb	r2, r3
 803b134:	6abb      	ldr	r3, [r7, #40]	; 0x28
 803b136:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 803b13a:	68ba      	ldr	r2, [r7, #8]
 803b13c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 803b13e:	699b      	ldr	r3, [r3, #24]
 803b140:	18d1      	adds	r1, r2, r3
 803b142:	68bb      	ldr	r3, [r7, #8]
 803b144:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 803b146:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 803b148:	f7ff ff5e 	bl	803b008 <prvInsertTimerInActiveList>
 803b14c:	4603      	mov	r3, r0
 803b14e:	2b00      	cmp	r3, #0
 803b150:	d067      	beq.n	803b222 <prvProcessReceivedCommands+0x196>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 803b152:	6abb      	ldr	r3, [r7, #40]	; 0x28
 803b154:	6a1b      	ldr	r3, [r3, #32]
 803b156:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 803b158:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 803b15a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 803b15c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 803b160:	f003 0304 	and.w	r3, r3, #4
 803b164:	2b00      	cmp	r3, #0
 803b166:	d05c      	beq.n	803b222 <prvProcessReceivedCommands+0x196>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 803b168:	68ba      	ldr	r2, [r7, #8]
 803b16a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 803b16c:	699b      	ldr	r3, [r3, #24]
 803b16e:	441a      	add	r2, r3
 803b170:	2300      	movs	r3, #0
 803b172:	9300      	str	r3, [sp, #0]
 803b174:	2300      	movs	r3, #0
 803b176:	2100      	movs	r1, #0
 803b178:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 803b17a:	f7ff fe09 	bl	803ad90 <xTimerGenericCommand>
 803b17e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 803b180:	6a3b      	ldr	r3, [r7, #32]
 803b182:	2b00      	cmp	r3, #0
 803b184:	d14d      	bne.n	803b222 <prvProcessReceivedCommands+0x196>
 803b186:	f04f 0350 	mov.w	r3, #80	; 0x50
 803b18a:	f383 8811 	msr	BASEPRI, r3
 803b18e:	f3bf 8f6f 	isb	sy
 803b192:	f3bf 8f4f 	dsb	sy
 803b196:	61bb      	str	r3, [r7, #24]
 803b198:	e7fe      	b.n	803b198 <prvProcessReceivedCommands+0x10c>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 803b19a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 803b19c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 803b1a0:	f023 0301 	bic.w	r3, r3, #1
 803b1a4:	b2da      	uxtb	r2, r3
 803b1a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 803b1a8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 803b1ac:	e039      	b.n	803b222 <prvProcessReceivedCommands+0x196>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 803b1ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 803b1b0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 803b1b4:	f043 0301 	orr.w	r3, r3, #1
 803b1b8:	b2da      	uxtb	r2, r3
 803b1ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 803b1bc:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 803b1c0:	68ba      	ldr	r2, [r7, #8]
 803b1c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 803b1c4:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 803b1c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 803b1c8:	699b      	ldr	r3, [r3, #24]
 803b1ca:	2b00      	cmp	r3, #0
 803b1cc:	d109      	bne.n	803b1e2 <prvProcessReceivedCommands+0x156>
 803b1ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 803b1d2:	f383 8811 	msr	BASEPRI, r3
 803b1d6:	f3bf 8f6f 	isb	sy
 803b1da:	f3bf 8f4f 	dsb	sy
 803b1de:	617b      	str	r3, [r7, #20]
 803b1e0:	e7fe      	b.n	803b1e0 <prvProcessReceivedCommands+0x154>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 803b1e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 803b1e4:	699a      	ldr	r2, [r3, #24]
 803b1e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 803b1e8:	18d1      	adds	r1, r2, r3
 803b1ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 803b1ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 803b1ee:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 803b1f0:	f7ff ff0a 	bl	803b008 <prvInsertTimerInActiveList>
					break;
 803b1f4:	e015      	b.n	803b222 <prvProcessReceivedCommands+0x196>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 803b1f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 803b1f8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 803b1fc:	f003 0302 	and.w	r3, r3, #2
 803b200:	2b00      	cmp	r3, #0
 803b202:	d103      	bne.n	803b20c <prvProcessReceivedCommands+0x180>
						{
							vPortFree( pxTimer );
 803b204:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 803b206:	f000 fbe5 	bl	803b9d4 <vPortFree>
 803b20a:	e00a      	b.n	803b222 <prvProcessReceivedCommands+0x196>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 803b20c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 803b20e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 803b212:	f023 0301 	bic.w	r3, r3, #1
 803b216:	b2da      	uxtb	r2, r3
 803b218:	6abb      	ldr	r3, [r7, #40]	; 0x28
 803b21a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 803b21e:	e000      	b.n	803b222 <prvProcessReceivedCommands+0x196>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 803b220:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 803b222:	4b07      	ldr	r3, [pc, #28]	; (803b240 <prvProcessReceivedCommands+0x1b4>)
 803b224:	681b      	ldr	r3, [r3, #0]
 803b226:	1d39      	adds	r1, r7, #4
 803b228:	2200      	movs	r2, #0
 803b22a:	4618      	mov	r0, r3
 803b22c:	f7fd fe50 	bl	8038ed0 <xQueueReceive>
 803b230:	4603      	mov	r3, r0
 803b232:	2b00      	cmp	r3, #0
 803b234:	f47f af2e 	bne.w	803b094 <prvProcessReceivedCommands+0x8>
	}
}
 803b238:	bf00      	nop
 803b23a:	3730      	adds	r7, #48	; 0x30
 803b23c:	46bd      	mov	sp, r7
 803b23e:	bd80      	pop	{r7, pc}
 803b240:	20001928 	.word	0x20001928

0803b244 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 803b244:	b580      	push	{r7, lr}
 803b246:	b088      	sub	sp, #32
 803b248:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 803b24a:	e047      	b.n	803b2dc <prvSwitchTimerLists+0x98>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 803b24c:	4b2d      	ldr	r3, [pc, #180]	; (803b304 <prvSwitchTimerLists+0xc0>)
 803b24e:	681b      	ldr	r3, [r3, #0]
 803b250:	68db      	ldr	r3, [r3, #12]
 803b252:	681b      	ldr	r3, [r3, #0]
 803b254:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 803b256:	4b2b      	ldr	r3, [pc, #172]	; (803b304 <prvSwitchTimerLists+0xc0>)
 803b258:	681b      	ldr	r3, [r3, #0]
 803b25a:	68db      	ldr	r3, [r3, #12]
 803b25c:	68db      	ldr	r3, [r3, #12]
 803b25e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 803b260:	68fb      	ldr	r3, [r7, #12]
 803b262:	3304      	adds	r3, #4
 803b264:	4618      	mov	r0, r3
 803b266:	f7fd fa89 	bl	803877c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 803b26a:	68fb      	ldr	r3, [r7, #12]
 803b26c:	6a1b      	ldr	r3, [r3, #32]
 803b26e:	68f8      	ldr	r0, [r7, #12]
 803b270:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 803b272:	68fb      	ldr	r3, [r7, #12]
 803b274:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 803b278:	f003 0304 	and.w	r3, r3, #4
 803b27c:	2b00      	cmp	r3, #0
 803b27e:	d02d      	beq.n	803b2dc <prvSwitchTimerLists+0x98>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 803b280:	68fb      	ldr	r3, [r7, #12]
 803b282:	699b      	ldr	r3, [r3, #24]
 803b284:	693a      	ldr	r2, [r7, #16]
 803b286:	4413      	add	r3, r2
 803b288:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 803b28a:	68ba      	ldr	r2, [r7, #8]
 803b28c:	693b      	ldr	r3, [r7, #16]
 803b28e:	429a      	cmp	r2, r3
 803b290:	d90e      	bls.n	803b2b0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 803b292:	68fb      	ldr	r3, [r7, #12]
 803b294:	68ba      	ldr	r2, [r7, #8]
 803b296:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 803b298:	68fb      	ldr	r3, [r7, #12]
 803b29a:	68fa      	ldr	r2, [r7, #12]
 803b29c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 803b29e:	4b19      	ldr	r3, [pc, #100]	; (803b304 <prvSwitchTimerLists+0xc0>)
 803b2a0:	681a      	ldr	r2, [r3, #0]
 803b2a2:	68fb      	ldr	r3, [r7, #12]
 803b2a4:	3304      	adds	r3, #4
 803b2a6:	4619      	mov	r1, r3
 803b2a8:	4610      	mov	r0, r2
 803b2aa:	f7fd fa2e 	bl	803870a <vListInsert>
 803b2ae:	e015      	b.n	803b2dc <prvSwitchTimerLists+0x98>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 803b2b0:	2300      	movs	r3, #0
 803b2b2:	9300      	str	r3, [sp, #0]
 803b2b4:	2300      	movs	r3, #0
 803b2b6:	693a      	ldr	r2, [r7, #16]
 803b2b8:	2100      	movs	r1, #0
 803b2ba:	68f8      	ldr	r0, [r7, #12]
 803b2bc:	f7ff fd68 	bl	803ad90 <xTimerGenericCommand>
 803b2c0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 803b2c2:	687b      	ldr	r3, [r7, #4]
 803b2c4:	2b00      	cmp	r3, #0
 803b2c6:	d109      	bne.n	803b2dc <prvSwitchTimerLists+0x98>
 803b2c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 803b2cc:	f383 8811 	msr	BASEPRI, r3
 803b2d0:	f3bf 8f6f 	isb	sy
 803b2d4:	f3bf 8f4f 	dsb	sy
 803b2d8:	603b      	str	r3, [r7, #0]
 803b2da:	e7fe      	b.n	803b2da <prvSwitchTimerLists+0x96>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 803b2dc:	4b09      	ldr	r3, [pc, #36]	; (803b304 <prvSwitchTimerLists+0xc0>)
 803b2de:	681b      	ldr	r3, [r3, #0]
 803b2e0:	681b      	ldr	r3, [r3, #0]
 803b2e2:	2b00      	cmp	r3, #0
 803b2e4:	d1b2      	bne.n	803b24c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 803b2e6:	4b07      	ldr	r3, [pc, #28]	; (803b304 <prvSwitchTimerLists+0xc0>)
 803b2e8:	681b      	ldr	r3, [r3, #0]
 803b2ea:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 803b2ec:	4b06      	ldr	r3, [pc, #24]	; (803b308 <prvSwitchTimerLists+0xc4>)
 803b2ee:	681b      	ldr	r3, [r3, #0]
 803b2f0:	4a04      	ldr	r2, [pc, #16]	; (803b304 <prvSwitchTimerLists+0xc0>)
 803b2f2:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 803b2f4:	4a04      	ldr	r2, [pc, #16]	; (803b308 <prvSwitchTimerLists+0xc4>)
 803b2f6:	697b      	ldr	r3, [r7, #20]
 803b2f8:	6013      	str	r3, [r2, #0]
}
 803b2fa:	bf00      	nop
 803b2fc:	3718      	adds	r7, #24
 803b2fe:	46bd      	mov	sp, r7
 803b300:	bd80      	pop	{r7, pc}
 803b302:	bf00      	nop
 803b304:	20001920 	.word	0x20001920
 803b308:	20001924 	.word	0x20001924

0803b30c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 803b30c:	b580      	push	{r7, lr}
 803b30e:	b082      	sub	sp, #8
 803b310:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 803b312:	f000 f983 	bl	803b61c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 803b316:	4b15      	ldr	r3, [pc, #84]	; (803b36c <prvCheckForValidListAndQueue+0x60>)
 803b318:	681b      	ldr	r3, [r3, #0]
 803b31a:	2b00      	cmp	r3, #0
 803b31c:	d120      	bne.n	803b360 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 803b31e:	4814      	ldr	r0, [pc, #80]	; (803b370 <prvCheckForValidListAndQueue+0x64>)
 803b320:	f7fd f9a2 	bl	8038668 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 803b324:	4813      	ldr	r0, [pc, #76]	; (803b374 <prvCheckForValidListAndQueue+0x68>)
 803b326:	f7fd f99f 	bl	8038668 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 803b32a:	4b13      	ldr	r3, [pc, #76]	; (803b378 <prvCheckForValidListAndQueue+0x6c>)
 803b32c:	4a10      	ldr	r2, [pc, #64]	; (803b370 <prvCheckForValidListAndQueue+0x64>)
 803b32e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 803b330:	4b12      	ldr	r3, [pc, #72]	; (803b37c <prvCheckForValidListAndQueue+0x70>)
 803b332:	4a10      	ldr	r2, [pc, #64]	; (803b374 <prvCheckForValidListAndQueue+0x68>)
 803b334:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 803b336:	2300      	movs	r3, #0
 803b338:	9300      	str	r3, [sp, #0]
 803b33a:	4b11      	ldr	r3, [pc, #68]	; (803b380 <prvCheckForValidListAndQueue+0x74>)
 803b33c:	4a11      	ldr	r2, [pc, #68]	; (803b384 <prvCheckForValidListAndQueue+0x78>)
 803b33e:	2110      	movs	r1, #16
 803b340:	200a      	movs	r0, #10
 803b342:	f7fd faad 	bl	80388a0 <xQueueGenericCreateStatic>
 803b346:	4602      	mov	r2, r0
 803b348:	4b08      	ldr	r3, [pc, #32]	; (803b36c <prvCheckForValidListAndQueue+0x60>)
 803b34a:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 803b34c:	4b07      	ldr	r3, [pc, #28]	; (803b36c <prvCheckForValidListAndQueue+0x60>)
 803b34e:	681b      	ldr	r3, [r3, #0]
 803b350:	2b00      	cmp	r3, #0
 803b352:	d005      	beq.n	803b360 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 803b354:	4b05      	ldr	r3, [pc, #20]	; (803b36c <prvCheckForValidListAndQueue+0x60>)
 803b356:	681b      	ldr	r3, [r3, #0]
 803b358:	490b      	ldr	r1, [pc, #44]	; (803b388 <prvCheckForValidListAndQueue+0x7c>)
 803b35a:	4618      	mov	r0, r3
 803b35c:	f7fe f942 	bl	80395e4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 803b360:	f000 f98a 	bl	803b678 <vPortExitCritical>
}
 803b364:	bf00      	nop
 803b366:	46bd      	mov	sp, r7
 803b368:	bd80      	pop	{r7, pc}
 803b36a:	bf00      	nop
 803b36c:	20001928 	.word	0x20001928
 803b370:	200018f8 	.word	0x200018f8
 803b374:	2000190c 	.word	0x2000190c
 803b378:	20001920 	.word	0x20001920
 803b37c:	20001924 	.word	0x20001924
 803b380:	200019d4 	.word	0x200019d4
 803b384:	20001934 	.word	0x20001934
 803b388:	08043c78 	.word	0x08043c78

0803b38c <xTimerPendFunctionCallFromISR>:
/*-----------------------------------------------------------*/

#if( INCLUDE_xTimerPendFunctionCall == 1 )

	BaseType_t xTimerPendFunctionCallFromISR( PendedFunction_t xFunctionToPend, void *pvParameter1, uint32_t ulParameter2, BaseType_t *pxHigherPriorityTaskWoken )
	{
 803b38c:	b580      	push	{r7, lr}
 803b38e:	b08a      	sub	sp, #40	; 0x28
 803b390:	af00      	add	r7, sp, #0
 803b392:	60f8      	str	r0, [r7, #12]
 803b394:	60b9      	str	r1, [r7, #8]
 803b396:	607a      	str	r2, [r7, #4]
 803b398:	603b      	str	r3, [r7, #0]
	DaemonTaskMessage_t xMessage;
	BaseType_t xReturn;

		/* Complete the message with the function parameters and post it to the
		daemon task. */
		xMessage.xMessageID = tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR;
 803b39a:	f06f 0301 	mvn.w	r3, #1
 803b39e:	617b      	str	r3, [r7, #20]
		xMessage.u.xCallbackParameters.pxCallbackFunction = xFunctionToPend;
 803b3a0:	68fb      	ldr	r3, [r7, #12]
 803b3a2:	61bb      	str	r3, [r7, #24]
		xMessage.u.xCallbackParameters.pvParameter1 = pvParameter1;
 803b3a4:	68bb      	ldr	r3, [r7, #8]
 803b3a6:	61fb      	str	r3, [r7, #28]
		xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;
 803b3a8:	687b      	ldr	r3, [r7, #4]
 803b3aa:	623b      	str	r3, [r7, #32]

		xReturn = xQueueSendFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 803b3ac:	4b06      	ldr	r3, [pc, #24]	; (803b3c8 <xTimerPendFunctionCallFromISR+0x3c>)
 803b3ae:	6818      	ldr	r0, [r3, #0]
 803b3b0:	f107 0114 	add.w	r1, r7, #20
 803b3b4:	2300      	movs	r3, #0
 803b3b6:	683a      	ldr	r2, [r7, #0]
 803b3b8:	f7fd fcf6 	bl	8038da8 <xQueueGenericSendFromISR>
 803b3bc:	6278      	str	r0, [r7, #36]	; 0x24

		tracePEND_FUNC_CALL_FROM_ISR( xFunctionToPend, pvParameter1, ulParameter2, xReturn );

		return xReturn;
 803b3be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 803b3c0:	4618      	mov	r0, r3
 803b3c2:	3728      	adds	r7, #40	; 0x28
 803b3c4:	46bd      	mov	sp, r7
 803b3c6:	bd80      	pop	{r7, pc}
 803b3c8:	20001928 	.word	0x20001928

0803b3cc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 803b3cc:	b480      	push	{r7}
 803b3ce:	b085      	sub	sp, #20
 803b3d0:	af00      	add	r7, sp, #0
 803b3d2:	60f8      	str	r0, [r7, #12]
 803b3d4:	60b9      	str	r1, [r7, #8]
 803b3d6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 803b3d8:	68fb      	ldr	r3, [r7, #12]
 803b3da:	3b04      	subs	r3, #4
 803b3dc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 803b3de:	68fb      	ldr	r3, [r7, #12]
 803b3e0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 803b3e4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 803b3e6:	68fb      	ldr	r3, [r7, #12]
 803b3e8:	3b04      	subs	r3, #4
 803b3ea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 803b3ec:	68bb      	ldr	r3, [r7, #8]
 803b3ee:	f023 0201 	bic.w	r2, r3, #1
 803b3f2:	68fb      	ldr	r3, [r7, #12]
 803b3f4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 803b3f6:	68fb      	ldr	r3, [r7, #12]
 803b3f8:	3b04      	subs	r3, #4
 803b3fa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 803b3fc:	4a0c      	ldr	r2, [pc, #48]	; (803b430 <pxPortInitialiseStack+0x64>)
 803b3fe:	68fb      	ldr	r3, [r7, #12]
 803b400:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 803b402:	68fb      	ldr	r3, [r7, #12]
 803b404:	3b14      	subs	r3, #20
 803b406:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 803b408:	687a      	ldr	r2, [r7, #4]
 803b40a:	68fb      	ldr	r3, [r7, #12]
 803b40c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 803b40e:	68fb      	ldr	r3, [r7, #12]
 803b410:	3b04      	subs	r3, #4
 803b412:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 803b414:	68fb      	ldr	r3, [r7, #12]
 803b416:	f06f 0202 	mvn.w	r2, #2
 803b41a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 803b41c:	68fb      	ldr	r3, [r7, #12]
 803b41e:	3b20      	subs	r3, #32
 803b420:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 803b422:	68fb      	ldr	r3, [r7, #12]
}
 803b424:	4618      	mov	r0, r3
 803b426:	3714      	adds	r7, #20
 803b428:	46bd      	mov	sp, r7
 803b42a:	f85d 7b04 	ldr.w	r7, [sp], #4
 803b42e:	4770      	bx	lr
 803b430:	0803b435 	.word	0x0803b435

0803b434 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 803b434:	b480      	push	{r7}
 803b436:	b085      	sub	sp, #20
 803b438:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 803b43a:	2300      	movs	r3, #0
 803b43c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 803b43e:	4b11      	ldr	r3, [pc, #68]	; (803b484 <prvTaskExitError+0x50>)
 803b440:	681b      	ldr	r3, [r3, #0]
 803b442:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 803b446:	d009      	beq.n	803b45c <prvTaskExitError+0x28>
 803b448:	f04f 0350 	mov.w	r3, #80	; 0x50
 803b44c:	f383 8811 	msr	BASEPRI, r3
 803b450:	f3bf 8f6f 	isb	sy
 803b454:	f3bf 8f4f 	dsb	sy
 803b458:	60fb      	str	r3, [r7, #12]
 803b45a:	e7fe      	b.n	803b45a <prvTaskExitError+0x26>
 803b45c:	f04f 0350 	mov.w	r3, #80	; 0x50
 803b460:	f383 8811 	msr	BASEPRI, r3
 803b464:	f3bf 8f6f 	isb	sy
 803b468:	f3bf 8f4f 	dsb	sy
 803b46c:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 803b46e:	bf00      	nop
 803b470:	687b      	ldr	r3, [r7, #4]
 803b472:	2b00      	cmp	r3, #0
 803b474:	d0fc      	beq.n	803b470 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 803b476:	bf00      	nop
 803b478:	3714      	adds	r7, #20
 803b47a:	46bd      	mov	sp, r7
 803b47c:	f85d 7b04 	ldr.w	r7, [sp], #4
 803b480:	4770      	bx	lr
 803b482:	bf00      	nop
 803b484:	200002a0 	.word	0x200002a0
	...

0803b490 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 803b490:	4b07      	ldr	r3, [pc, #28]	; (803b4b0 <pxCurrentTCBConst2>)
 803b492:	6819      	ldr	r1, [r3, #0]
 803b494:	6808      	ldr	r0, [r1, #0]
 803b496:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 803b49a:	f380 8809 	msr	PSP, r0
 803b49e:	f3bf 8f6f 	isb	sy
 803b4a2:	f04f 0000 	mov.w	r0, #0
 803b4a6:	f380 8811 	msr	BASEPRI, r0
 803b4aa:	4770      	bx	lr
 803b4ac:	f3af 8000 	nop.w

0803b4b0 <pxCurrentTCBConst2>:
 803b4b0:	200013f8 	.word	0x200013f8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 803b4b4:	bf00      	nop
 803b4b6:	bf00      	nop

0803b4b8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 803b4b8:	4808      	ldr	r0, [pc, #32]	; (803b4dc <prvPortStartFirstTask+0x24>)
 803b4ba:	6800      	ldr	r0, [r0, #0]
 803b4bc:	6800      	ldr	r0, [r0, #0]
 803b4be:	f380 8808 	msr	MSP, r0
 803b4c2:	f04f 0000 	mov.w	r0, #0
 803b4c6:	f380 8814 	msr	CONTROL, r0
 803b4ca:	b662      	cpsie	i
 803b4cc:	b661      	cpsie	f
 803b4ce:	f3bf 8f4f 	dsb	sy
 803b4d2:	f3bf 8f6f 	isb	sy
 803b4d6:	df00      	svc	0
 803b4d8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 803b4da:	bf00      	nop
 803b4dc:	e000ed08 	.word	0xe000ed08

0803b4e0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 803b4e0:	b580      	push	{r7, lr}
 803b4e2:	b086      	sub	sp, #24
 803b4e4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 803b4e6:	4b44      	ldr	r3, [pc, #272]	; (803b5f8 <xPortStartScheduler+0x118>)
 803b4e8:	681b      	ldr	r3, [r3, #0]
 803b4ea:	4a44      	ldr	r2, [pc, #272]	; (803b5fc <xPortStartScheduler+0x11c>)
 803b4ec:	4293      	cmp	r3, r2
 803b4ee:	d109      	bne.n	803b504 <xPortStartScheduler+0x24>
 803b4f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 803b4f4:	f383 8811 	msr	BASEPRI, r3
 803b4f8:	f3bf 8f6f 	isb	sy
 803b4fc:	f3bf 8f4f 	dsb	sy
 803b500:	613b      	str	r3, [r7, #16]
 803b502:	e7fe      	b.n	803b502 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 803b504:	4b3c      	ldr	r3, [pc, #240]	; (803b5f8 <xPortStartScheduler+0x118>)
 803b506:	681b      	ldr	r3, [r3, #0]
 803b508:	4a3d      	ldr	r2, [pc, #244]	; (803b600 <xPortStartScheduler+0x120>)
 803b50a:	4293      	cmp	r3, r2
 803b50c:	d109      	bne.n	803b522 <xPortStartScheduler+0x42>
 803b50e:	f04f 0350 	mov.w	r3, #80	; 0x50
 803b512:	f383 8811 	msr	BASEPRI, r3
 803b516:	f3bf 8f6f 	isb	sy
 803b51a:	f3bf 8f4f 	dsb	sy
 803b51e:	60fb      	str	r3, [r7, #12]
 803b520:	e7fe      	b.n	803b520 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 803b522:	4b38      	ldr	r3, [pc, #224]	; (803b604 <xPortStartScheduler+0x124>)
 803b524:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 803b526:	697b      	ldr	r3, [r7, #20]
 803b528:	781b      	ldrb	r3, [r3, #0]
 803b52a:	b2db      	uxtb	r3, r3
 803b52c:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 803b52e:	697b      	ldr	r3, [r7, #20]
 803b530:	22ff      	movs	r2, #255	; 0xff
 803b532:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 803b534:	697b      	ldr	r3, [r7, #20]
 803b536:	781b      	ldrb	r3, [r3, #0]
 803b538:	b2db      	uxtb	r3, r3
 803b53a:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 803b53c:	78fb      	ldrb	r3, [r7, #3]
 803b53e:	b2db      	uxtb	r3, r3
 803b540:	f003 0350 	and.w	r3, r3, #80	; 0x50
 803b544:	b2da      	uxtb	r2, r3
 803b546:	4b30      	ldr	r3, [pc, #192]	; (803b608 <xPortStartScheduler+0x128>)
 803b548:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 803b54a:	4b30      	ldr	r3, [pc, #192]	; (803b60c <xPortStartScheduler+0x12c>)
 803b54c:	2207      	movs	r2, #7
 803b54e:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 803b550:	e009      	b.n	803b566 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 803b552:	4b2e      	ldr	r3, [pc, #184]	; (803b60c <xPortStartScheduler+0x12c>)
 803b554:	681b      	ldr	r3, [r3, #0]
 803b556:	3b01      	subs	r3, #1
 803b558:	4a2c      	ldr	r2, [pc, #176]	; (803b60c <xPortStartScheduler+0x12c>)
 803b55a:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 803b55c:	78fb      	ldrb	r3, [r7, #3]
 803b55e:	b2db      	uxtb	r3, r3
 803b560:	005b      	lsls	r3, r3, #1
 803b562:	b2db      	uxtb	r3, r3
 803b564:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 803b566:	78fb      	ldrb	r3, [r7, #3]
 803b568:	b2db      	uxtb	r3, r3
 803b56a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 803b56e:	2b80      	cmp	r3, #128	; 0x80
 803b570:	d0ef      	beq.n	803b552 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 803b572:	4b26      	ldr	r3, [pc, #152]	; (803b60c <xPortStartScheduler+0x12c>)
 803b574:	681b      	ldr	r3, [r3, #0]
 803b576:	f1c3 0307 	rsb	r3, r3, #7
 803b57a:	2b04      	cmp	r3, #4
 803b57c:	d009      	beq.n	803b592 <xPortStartScheduler+0xb2>
 803b57e:	f04f 0350 	mov.w	r3, #80	; 0x50
 803b582:	f383 8811 	msr	BASEPRI, r3
 803b586:	f3bf 8f6f 	isb	sy
 803b58a:	f3bf 8f4f 	dsb	sy
 803b58e:	60bb      	str	r3, [r7, #8]
 803b590:	e7fe      	b.n	803b590 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 803b592:	4b1e      	ldr	r3, [pc, #120]	; (803b60c <xPortStartScheduler+0x12c>)
 803b594:	681b      	ldr	r3, [r3, #0]
 803b596:	021b      	lsls	r3, r3, #8
 803b598:	4a1c      	ldr	r2, [pc, #112]	; (803b60c <xPortStartScheduler+0x12c>)
 803b59a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 803b59c:	4b1b      	ldr	r3, [pc, #108]	; (803b60c <xPortStartScheduler+0x12c>)
 803b59e:	681b      	ldr	r3, [r3, #0]
 803b5a0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 803b5a4:	4a19      	ldr	r2, [pc, #100]	; (803b60c <xPortStartScheduler+0x12c>)
 803b5a6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 803b5a8:	687b      	ldr	r3, [r7, #4]
 803b5aa:	b2da      	uxtb	r2, r3
 803b5ac:	697b      	ldr	r3, [r7, #20]
 803b5ae:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 803b5b0:	4b17      	ldr	r3, [pc, #92]	; (803b610 <xPortStartScheduler+0x130>)
 803b5b2:	681b      	ldr	r3, [r3, #0]
 803b5b4:	4a16      	ldr	r2, [pc, #88]	; (803b610 <xPortStartScheduler+0x130>)
 803b5b6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 803b5ba:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 803b5bc:	4b14      	ldr	r3, [pc, #80]	; (803b610 <xPortStartScheduler+0x130>)
 803b5be:	681b      	ldr	r3, [r3, #0]
 803b5c0:	4a13      	ldr	r2, [pc, #76]	; (803b610 <xPortStartScheduler+0x130>)
 803b5c2:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 803b5c6:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 803b5c8:	f000 f8d6 	bl	803b778 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 803b5cc:	4b11      	ldr	r3, [pc, #68]	; (803b614 <xPortStartScheduler+0x134>)
 803b5ce:	2200      	movs	r2, #0
 803b5d0:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 803b5d2:	f000 f8f5 	bl	803b7c0 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 803b5d6:	4b10      	ldr	r3, [pc, #64]	; (803b618 <xPortStartScheduler+0x138>)
 803b5d8:	681b      	ldr	r3, [r3, #0]
 803b5da:	4a0f      	ldr	r2, [pc, #60]	; (803b618 <xPortStartScheduler+0x138>)
 803b5dc:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 803b5e0:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 803b5e2:	f7ff ff69 	bl	803b4b8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 803b5e6:	f7fe fc93 	bl	8039f10 <vTaskSwitchContext>
	prvTaskExitError();
 803b5ea:	f7ff ff23 	bl	803b434 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 803b5ee:	2300      	movs	r3, #0
}
 803b5f0:	4618      	mov	r0, r3
 803b5f2:	3718      	adds	r7, #24
 803b5f4:	46bd      	mov	sp, r7
 803b5f6:	bd80      	pop	{r7, pc}
 803b5f8:	e000ed00 	.word	0xe000ed00
 803b5fc:	410fc271 	.word	0x410fc271
 803b600:	410fc270 	.word	0x410fc270
 803b604:	e000e400 	.word	0xe000e400
 803b608:	20001a24 	.word	0x20001a24
 803b60c:	20001a28 	.word	0x20001a28
 803b610:	e000ed20 	.word	0xe000ed20
 803b614:	200002a0 	.word	0x200002a0
 803b618:	e000ef34 	.word	0xe000ef34

0803b61c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 803b61c:	b480      	push	{r7}
 803b61e:	b083      	sub	sp, #12
 803b620:	af00      	add	r7, sp, #0
 803b622:	f04f 0350 	mov.w	r3, #80	; 0x50
 803b626:	f383 8811 	msr	BASEPRI, r3
 803b62a:	f3bf 8f6f 	isb	sy
 803b62e:	f3bf 8f4f 	dsb	sy
 803b632:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 803b634:	4b0e      	ldr	r3, [pc, #56]	; (803b670 <vPortEnterCritical+0x54>)
 803b636:	681b      	ldr	r3, [r3, #0]
 803b638:	3301      	adds	r3, #1
 803b63a:	4a0d      	ldr	r2, [pc, #52]	; (803b670 <vPortEnterCritical+0x54>)
 803b63c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 803b63e:	4b0c      	ldr	r3, [pc, #48]	; (803b670 <vPortEnterCritical+0x54>)
 803b640:	681b      	ldr	r3, [r3, #0]
 803b642:	2b01      	cmp	r3, #1
 803b644:	d10e      	bne.n	803b664 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 803b646:	4b0b      	ldr	r3, [pc, #44]	; (803b674 <vPortEnterCritical+0x58>)
 803b648:	681b      	ldr	r3, [r3, #0]
 803b64a:	b2db      	uxtb	r3, r3
 803b64c:	2b00      	cmp	r3, #0
 803b64e:	d009      	beq.n	803b664 <vPortEnterCritical+0x48>
 803b650:	f04f 0350 	mov.w	r3, #80	; 0x50
 803b654:	f383 8811 	msr	BASEPRI, r3
 803b658:	f3bf 8f6f 	isb	sy
 803b65c:	f3bf 8f4f 	dsb	sy
 803b660:	603b      	str	r3, [r7, #0]
 803b662:	e7fe      	b.n	803b662 <vPortEnterCritical+0x46>
	}
}
 803b664:	bf00      	nop
 803b666:	370c      	adds	r7, #12
 803b668:	46bd      	mov	sp, r7
 803b66a:	f85d 7b04 	ldr.w	r7, [sp], #4
 803b66e:	4770      	bx	lr
 803b670:	200002a0 	.word	0x200002a0
 803b674:	e000ed04 	.word	0xe000ed04

0803b678 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 803b678:	b480      	push	{r7}
 803b67a:	b083      	sub	sp, #12
 803b67c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 803b67e:	4b11      	ldr	r3, [pc, #68]	; (803b6c4 <vPortExitCritical+0x4c>)
 803b680:	681b      	ldr	r3, [r3, #0]
 803b682:	2b00      	cmp	r3, #0
 803b684:	d109      	bne.n	803b69a <vPortExitCritical+0x22>
 803b686:	f04f 0350 	mov.w	r3, #80	; 0x50
 803b68a:	f383 8811 	msr	BASEPRI, r3
 803b68e:	f3bf 8f6f 	isb	sy
 803b692:	f3bf 8f4f 	dsb	sy
 803b696:	607b      	str	r3, [r7, #4]
 803b698:	e7fe      	b.n	803b698 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 803b69a:	4b0a      	ldr	r3, [pc, #40]	; (803b6c4 <vPortExitCritical+0x4c>)
 803b69c:	681b      	ldr	r3, [r3, #0]
 803b69e:	3b01      	subs	r3, #1
 803b6a0:	4a08      	ldr	r2, [pc, #32]	; (803b6c4 <vPortExitCritical+0x4c>)
 803b6a2:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 803b6a4:	4b07      	ldr	r3, [pc, #28]	; (803b6c4 <vPortExitCritical+0x4c>)
 803b6a6:	681b      	ldr	r3, [r3, #0]
 803b6a8:	2b00      	cmp	r3, #0
 803b6aa:	d104      	bne.n	803b6b6 <vPortExitCritical+0x3e>
 803b6ac:	2300      	movs	r3, #0
 803b6ae:	603b      	str	r3, [r7, #0]
	__asm volatile
 803b6b0:	683b      	ldr	r3, [r7, #0]
 803b6b2:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 803b6b6:	bf00      	nop
 803b6b8:	370c      	adds	r7, #12
 803b6ba:	46bd      	mov	sp, r7
 803b6bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 803b6c0:	4770      	bx	lr
 803b6c2:	bf00      	nop
 803b6c4:	200002a0 	.word	0x200002a0
	...

0803b6d0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 803b6d0:	f3ef 8009 	mrs	r0, PSP
 803b6d4:	f3bf 8f6f 	isb	sy
 803b6d8:	4b15      	ldr	r3, [pc, #84]	; (803b730 <pxCurrentTCBConst>)
 803b6da:	681a      	ldr	r2, [r3, #0]
 803b6dc:	f01e 0f10 	tst.w	lr, #16
 803b6e0:	bf08      	it	eq
 803b6e2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 803b6e6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 803b6ea:	6010      	str	r0, [r2, #0]
 803b6ec:	e92d 0009 	stmdb	sp!, {r0, r3}
 803b6f0:	f04f 0050 	mov.w	r0, #80	; 0x50
 803b6f4:	f380 8811 	msr	BASEPRI, r0
 803b6f8:	f3bf 8f4f 	dsb	sy
 803b6fc:	f3bf 8f6f 	isb	sy
 803b700:	f7fe fc06 	bl	8039f10 <vTaskSwitchContext>
 803b704:	f04f 0000 	mov.w	r0, #0
 803b708:	f380 8811 	msr	BASEPRI, r0
 803b70c:	bc09      	pop	{r0, r3}
 803b70e:	6819      	ldr	r1, [r3, #0]
 803b710:	6808      	ldr	r0, [r1, #0]
 803b712:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 803b716:	f01e 0f10 	tst.w	lr, #16
 803b71a:	bf08      	it	eq
 803b71c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 803b720:	f380 8809 	msr	PSP, r0
 803b724:	f3bf 8f6f 	isb	sy
 803b728:	4770      	bx	lr
 803b72a:	bf00      	nop
 803b72c:	f3af 8000 	nop.w

0803b730 <pxCurrentTCBConst>:
 803b730:	200013f8 	.word	0x200013f8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 803b734:	bf00      	nop
 803b736:	bf00      	nop

0803b738 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 803b738:	b580      	push	{r7, lr}
 803b73a:	b082      	sub	sp, #8
 803b73c:	af00      	add	r7, sp, #0
	__asm volatile
 803b73e:	f04f 0350 	mov.w	r3, #80	; 0x50
 803b742:	f383 8811 	msr	BASEPRI, r3
 803b746:	f3bf 8f6f 	isb	sy
 803b74a:	f3bf 8f4f 	dsb	sy
 803b74e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 803b750:	f7fe fb26 	bl	8039da0 <xTaskIncrementTick>
 803b754:	4603      	mov	r3, r0
 803b756:	2b00      	cmp	r3, #0
 803b758:	d003      	beq.n	803b762 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 803b75a:	4b06      	ldr	r3, [pc, #24]	; (803b774 <SysTick_Handler+0x3c>)
 803b75c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 803b760:	601a      	str	r2, [r3, #0]
 803b762:	2300      	movs	r3, #0
 803b764:	603b      	str	r3, [r7, #0]
	__asm volatile
 803b766:	683b      	ldr	r3, [r7, #0]
 803b768:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 803b76c:	bf00      	nop
 803b76e:	3708      	adds	r7, #8
 803b770:	46bd      	mov	sp, r7
 803b772:	bd80      	pop	{r7, pc}
 803b774:	e000ed04 	.word	0xe000ed04

0803b778 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 803b778:	b480      	push	{r7}
 803b77a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 803b77c:	4b0b      	ldr	r3, [pc, #44]	; (803b7ac <vPortSetupTimerInterrupt+0x34>)
 803b77e:	2200      	movs	r2, #0
 803b780:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 803b782:	4b0b      	ldr	r3, [pc, #44]	; (803b7b0 <vPortSetupTimerInterrupt+0x38>)
 803b784:	2200      	movs	r2, #0
 803b786:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 803b788:	4b0a      	ldr	r3, [pc, #40]	; (803b7b4 <vPortSetupTimerInterrupt+0x3c>)
 803b78a:	681b      	ldr	r3, [r3, #0]
 803b78c:	4a0a      	ldr	r2, [pc, #40]	; (803b7b8 <vPortSetupTimerInterrupt+0x40>)
 803b78e:	fba2 2303 	umull	r2, r3, r2, r3
 803b792:	099b      	lsrs	r3, r3, #6
 803b794:	4a09      	ldr	r2, [pc, #36]	; (803b7bc <vPortSetupTimerInterrupt+0x44>)
 803b796:	3b01      	subs	r3, #1
 803b798:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 803b79a:	4b04      	ldr	r3, [pc, #16]	; (803b7ac <vPortSetupTimerInterrupt+0x34>)
 803b79c:	2207      	movs	r2, #7
 803b79e:	601a      	str	r2, [r3, #0]
}
 803b7a0:	bf00      	nop
 803b7a2:	46bd      	mov	sp, r7
 803b7a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 803b7a8:	4770      	bx	lr
 803b7aa:	bf00      	nop
 803b7ac:	e000e010 	.word	0xe000e010
 803b7b0:	e000e018 	.word	0xe000e018
 803b7b4:	20000294 	.word	0x20000294
 803b7b8:	10624dd3 	.word	0x10624dd3
 803b7bc:	e000e014 	.word	0xe000e014

0803b7c0 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 803b7c0:	f8df 000c 	ldr.w	r0, [pc, #12]	; 803b7d0 <vPortEnableVFP+0x10>
 803b7c4:	6801      	ldr	r1, [r0, #0]
 803b7c6:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 803b7ca:	6001      	str	r1, [r0, #0]
 803b7cc:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 803b7ce:	bf00      	nop
 803b7d0:	e000ed88 	.word	0xe000ed88

0803b7d4 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 803b7d4:	b480      	push	{r7}
 803b7d6:	b085      	sub	sp, #20
 803b7d8:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 803b7da:	f3ef 8305 	mrs	r3, IPSR
 803b7de:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 803b7e0:	68fb      	ldr	r3, [r7, #12]
 803b7e2:	2b0f      	cmp	r3, #15
 803b7e4:	d913      	bls.n	803b80e <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 803b7e6:	4a16      	ldr	r2, [pc, #88]	; (803b840 <vPortValidateInterruptPriority+0x6c>)
 803b7e8:	68fb      	ldr	r3, [r7, #12]
 803b7ea:	4413      	add	r3, r2
 803b7ec:	781b      	ldrb	r3, [r3, #0]
 803b7ee:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 803b7f0:	4b14      	ldr	r3, [pc, #80]	; (803b844 <vPortValidateInterruptPriority+0x70>)
 803b7f2:	781b      	ldrb	r3, [r3, #0]
 803b7f4:	7afa      	ldrb	r2, [r7, #11]
 803b7f6:	429a      	cmp	r2, r3
 803b7f8:	d209      	bcs.n	803b80e <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 803b7fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 803b7fe:	f383 8811 	msr	BASEPRI, r3
 803b802:	f3bf 8f6f 	isb	sy
 803b806:	f3bf 8f4f 	dsb	sy
 803b80a:	607b      	str	r3, [r7, #4]
 803b80c:	e7fe      	b.n	803b80c <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 803b80e:	4b0e      	ldr	r3, [pc, #56]	; (803b848 <vPortValidateInterruptPriority+0x74>)
 803b810:	681b      	ldr	r3, [r3, #0]
 803b812:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 803b816:	4b0d      	ldr	r3, [pc, #52]	; (803b84c <vPortValidateInterruptPriority+0x78>)
 803b818:	681b      	ldr	r3, [r3, #0]
 803b81a:	429a      	cmp	r2, r3
 803b81c:	d909      	bls.n	803b832 <vPortValidateInterruptPriority+0x5e>
 803b81e:	f04f 0350 	mov.w	r3, #80	; 0x50
 803b822:	f383 8811 	msr	BASEPRI, r3
 803b826:	f3bf 8f6f 	isb	sy
 803b82a:	f3bf 8f4f 	dsb	sy
 803b82e:	603b      	str	r3, [r7, #0]
 803b830:	e7fe      	b.n	803b830 <vPortValidateInterruptPriority+0x5c>
	}
 803b832:	bf00      	nop
 803b834:	3714      	adds	r7, #20
 803b836:	46bd      	mov	sp, r7
 803b838:	f85d 7b04 	ldr.w	r7, [sp], #4
 803b83c:	4770      	bx	lr
 803b83e:	bf00      	nop
 803b840:	e000e3f0 	.word	0xe000e3f0
 803b844:	20001a24 	.word	0x20001a24
 803b848:	e000ed0c 	.word	0xe000ed0c
 803b84c:	20001a28 	.word	0x20001a28

0803b850 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 803b850:	b580      	push	{r7, lr}
 803b852:	b08a      	sub	sp, #40	; 0x28
 803b854:	af00      	add	r7, sp, #0
 803b856:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 803b858:	2300      	movs	r3, #0
 803b85a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 803b85c:	f7fe f9d4 	bl	8039c08 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 803b860:	4b57      	ldr	r3, [pc, #348]	; (803b9c0 <pvPortMalloc+0x170>)
 803b862:	681b      	ldr	r3, [r3, #0]
 803b864:	2b00      	cmp	r3, #0
 803b866:	d101      	bne.n	803b86c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 803b868:	f000 f90c 	bl	803ba84 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 803b86c:	4b55      	ldr	r3, [pc, #340]	; (803b9c4 <pvPortMalloc+0x174>)
 803b86e:	681a      	ldr	r2, [r3, #0]
 803b870:	687b      	ldr	r3, [r7, #4]
 803b872:	4013      	ands	r3, r2
 803b874:	2b00      	cmp	r3, #0
 803b876:	f040 808c 	bne.w	803b992 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 803b87a:	687b      	ldr	r3, [r7, #4]
 803b87c:	2b00      	cmp	r3, #0
 803b87e:	d01c      	beq.n	803b8ba <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 803b880:	2208      	movs	r2, #8
 803b882:	687b      	ldr	r3, [r7, #4]
 803b884:	4413      	add	r3, r2
 803b886:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 803b888:	687b      	ldr	r3, [r7, #4]
 803b88a:	f003 0307 	and.w	r3, r3, #7
 803b88e:	2b00      	cmp	r3, #0
 803b890:	d013      	beq.n	803b8ba <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 803b892:	687b      	ldr	r3, [r7, #4]
 803b894:	f023 0307 	bic.w	r3, r3, #7
 803b898:	3308      	adds	r3, #8
 803b89a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 803b89c:	687b      	ldr	r3, [r7, #4]
 803b89e:	f003 0307 	and.w	r3, r3, #7
 803b8a2:	2b00      	cmp	r3, #0
 803b8a4:	d009      	beq.n	803b8ba <pvPortMalloc+0x6a>
 803b8a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 803b8aa:	f383 8811 	msr	BASEPRI, r3
 803b8ae:	f3bf 8f6f 	isb	sy
 803b8b2:	f3bf 8f4f 	dsb	sy
 803b8b6:	617b      	str	r3, [r7, #20]
 803b8b8:	e7fe      	b.n	803b8b8 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 803b8ba:	687b      	ldr	r3, [r7, #4]
 803b8bc:	2b00      	cmp	r3, #0
 803b8be:	d068      	beq.n	803b992 <pvPortMalloc+0x142>
 803b8c0:	4b41      	ldr	r3, [pc, #260]	; (803b9c8 <pvPortMalloc+0x178>)
 803b8c2:	681b      	ldr	r3, [r3, #0]
 803b8c4:	687a      	ldr	r2, [r7, #4]
 803b8c6:	429a      	cmp	r2, r3
 803b8c8:	d863      	bhi.n	803b992 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 803b8ca:	4b40      	ldr	r3, [pc, #256]	; (803b9cc <pvPortMalloc+0x17c>)
 803b8cc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 803b8ce:	4b3f      	ldr	r3, [pc, #252]	; (803b9cc <pvPortMalloc+0x17c>)
 803b8d0:	681b      	ldr	r3, [r3, #0]
 803b8d2:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 803b8d4:	e004      	b.n	803b8e0 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 803b8d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 803b8d8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 803b8da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 803b8dc:	681b      	ldr	r3, [r3, #0]
 803b8de:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 803b8e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 803b8e2:	685b      	ldr	r3, [r3, #4]
 803b8e4:	687a      	ldr	r2, [r7, #4]
 803b8e6:	429a      	cmp	r2, r3
 803b8e8:	d903      	bls.n	803b8f2 <pvPortMalloc+0xa2>
 803b8ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 803b8ec:	681b      	ldr	r3, [r3, #0]
 803b8ee:	2b00      	cmp	r3, #0
 803b8f0:	d1f1      	bne.n	803b8d6 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 803b8f2:	4b33      	ldr	r3, [pc, #204]	; (803b9c0 <pvPortMalloc+0x170>)
 803b8f4:	681b      	ldr	r3, [r3, #0]
 803b8f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 803b8f8:	429a      	cmp	r2, r3
 803b8fa:	d04a      	beq.n	803b992 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 803b8fc:	6a3b      	ldr	r3, [r7, #32]
 803b8fe:	681b      	ldr	r3, [r3, #0]
 803b900:	2208      	movs	r2, #8
 803b902:	4413      	add	r3, r2
 803b904:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 803b906:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 803b908:	681a      	ldr	r2, [r3, #0]
 803b90a:	6a3b      	ldr	r3, [r7, #32]
 803b90c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 803b90e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 803b910:	685a      	ldr	r2, [r3, #4]
 803b912:	687b      	ldr	r3, [r7, #4]
 803b914:	1ad2      	subs	r2, r2, r3
 803b916:	2308      	movs	r3, #8
 803b918:	005b      	lsls	r3, r3, #1
 803b91a:	429a      	cmp	r2, r3
 803b91c:	d91e      	bls.n	803b95c <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 803b91e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 803b920:	687b      	ldr	r3, [r7, #4]
 803b922:	4413      	add	r3, r2
 803b924:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 803b926:	69bb      	ldr	r3, [r7, #24]
 803b928:	f003 0307 	and.w	r3, r3, #7
 803b92c:	2b00      	cmp	r3, #0
 803b92e:	d009      	beq.n	803b944 <pvPortMalloc+0xf4>
 803b930:	f04f 0350 	mov.w	r3, #80	; 0x50
 803b934:	f383 8811 	msr	BASEPRI, r3
 803b938:	f3bf 8f6f 	isb	sy
 803b93c:	f3bf 8f4f 	dsb	sy
 803b940:	613b      	str	r3, [r7, #16]
 803b942:	e7fe      	b.n	803b942 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 803b944:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 803b946:	685a      	ldr	r2, [r3, #4]
 803b948:	687b      	ldr	r3, [r7, #4]
 803b94a:	1ad2      	subs	r2, r2, r3
 803b94c:	69bb      	ldr	r3, [r7, #24]
 803b94e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 803b950:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 803b952:	687a      	ldr	r2, [r7, #4]
 803b954:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 803b956:	69b8      	ldr	r0, [r7, #24]
 803b958:	f000 f8f6 	bl	803bb48 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 803b95c:	4b1a      	ldr	r3, [pc, #104]	; (803b9c8 <pvPortMalloc+0x178>)
 803b95e:	681a      	ldr	r2, [r3, #0]
 803b960:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 803b962:	685b      	ldr	r3, [r3, #4]
 803b964:	1ad3      	subs	r3, r2, r3
 803b966:	4a18      	ldr	r2, [pc, #96]	; (803b9c8 <pvPortMalloc+0x178>)
 803b968:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 803b96a:	4b17      	ldr	r3, [pc, #92]	; (803b9c8 <pvPortMalloc+0x178>)
 803b96c:	681a      	ldr	r2, [r3, #0]
 803b96e:	4b18      	ldr	r3, [pc, #96]	; (803b9d0 <pvPortMalloc+0x180>)
 803b970:	681b      	ldr	r3, [r3, #0]
 803b972:	429a      	cmp	r2, r3
 803b974:	d203      	bcs.n	803b97e <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 803b976:	4b14      	ldr	r3, [pc, #80]	; (803b9c8 <pvPortMalloc+0x178>)
 803b978:	681b      	ldr	r3, [r3, #0]
 803b97a:	4a15      	ldr	r2, [pc, #84]	; (803b9d0 <pvPortMalloc+0x180>)
 803b97c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 803b97e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 803b980:	685a      	ldr	r2, [r3, #4]
 803b982:	4b10      	ldr	r3, [pc, #64]	; (803b9c4 <pvPortMalloc+0x174>)
 803b984:	681b      	ldr	r3, [r3, #0]
 803b986:	431a      	orrs	r2, r3
 803b988:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 803b98a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 803b98c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 803b98e:	2200      	movs	r2, #0
 803b990:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 803b992:	f7fe f947 	bl	8039c24 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 803b996:	69fb      	ldr	r3, [r7, #28]
 803b998:	f003 0307 	and.w	r3, r3, #7
 803b99c:	2b00      	cmp	r3, #0
 803b99e:	d009      	beq.n	803b9b4 <pvPortMalloc+0x164>
 803b9a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 803b9a4:	f383 8811 	msr	BASEPRI, r3
 803b9a8:	f3bf 8f6f 	isb	sy
 803b9ac:	f3bf 8f4f 	dsb	sy
 803b9b0:	60fb      	str	r3, [r7, #12]
 803b9b2:	e7fe      	b.n	803b9b2 <pvPortMalloc+0x162>
	return pvReturn;
 803b9b4:	69fb      	ldr	r3, [r7, #28]
}
 803b9b6:	4618      	mov	r0, r3
 803b9b8:	3728      	adds	r7, #40	; 0x28
 803b9ba:	46bd      	mov	sp, r7
 803b9bc:	bd80      	pop	{r7, pc}
 803b9be:	bf00      	nop
 803b9c0:	20007fc4 	.word	0x20007fc4
 803b9c4:	20007fd0 	.word	0x20007fd0
 803b9c8:	20007fc8 	.word	0x20007fc8
 803b9cc:	20007fbc 	.word	0x20007fbc
 803b9d0:	20007fcc 	.word	0x20007fcc

0803b9d4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 803b9d4:	b580      	push	{r7, lr}
 803b9d6:	b086      	sub	sp, #24
 803b9d8:	af00      	add	r7, sp, #0
 803b9da:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 803b9dc:	687b      	ldr	r3, [r7, #4]
 803b9de:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 803b9e0:	687b      	ldr	r3, [r7, #4]
 803b9e2:	2b00      	cmp	r3, #0
 803b9e4:	d046      	beq.n	803ba74 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 803b9e6:	2308      	movs	r3, #8
 803b9e8:	425b      	negs	r3, r3
 803b9ea:	697a      	ldr	r2, [r7, #20]
 803b9ec:	4413      	add	r3, r2
 803b9ee:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 803b9f0:	697b      	ldr	r3, [r7, #20]
 803b9f2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 803b9f4:	693b      	ldr	r3, [r7, #16]
 803b9f6:	685a      	ldr	r2, [r3, #4]
 803b9f8:	4b20      	ldr	r3, [pc, #128]	; (803ba7c <vPortFree+0xa8>)
 803b9fa:	681b      	ldr	r3, [r3, #0]
 803b9fc:	4013      	ands	r3, r2
 803b9fe:	2b00      	cmp	r3, #0
 803ba00:	d109      	bne.n	803ba16 <vPortFree+0x42>
 803ba02:	f04f 0350 	mov.w	r3, #80	; 0x50
 803ba06:	f383 8811 	msr	BASEPRI, r3
 803ba0a:	f3bf 8f6f 	isb	sy
 803ba0e:	f3bf 8f4f 	dsb	sy
 803ba12:	60fb      	str	r3, [r7, #12]
 803ba14:	e7fe      	b.n	803ba14 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 803ba16:	693b      	ldr	r3, [r7, #16]
 803ba18:	681b      	ldr	r3, [r3, #0]
 803ba1a:	2b00      	cmp	r3, #0
 803ba1c:	d009      	beq.n	803ba32 <vPortFree+0x5e>
 803ba1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 803ba22:	f383 8811 	msr	BASEPRI, r3
 803ba26:	f3bf 8f6f 	isb	sy
 803ba2a:	f3bf 8f4f 	dsb	sy
 803ba2e:	60bb      	str	r3, [r7, #8]
 803ba30:	e7fe      	b.n	803ba30 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 803ba32:	693b      	ldr	r3, [r7, #16]
 803ba34:	685a      	ldr	r2, [r3, #4]
 803ba36:	4b11      	ldr	r3, [pc, #68]	; (803ba7c <vPortFree+0xa8>)
 803ba38:	681b      	ldr	r3, [r3, #0]
 803ba3a:	4013      	ands	r3, r2
 803ba3c:	2b00      	cmp	r3, #0
 803ba3e:	d019      	beq.n	803ba74 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 803ba40:	693b      	ldr	r3, [r7, #16]
 803ba42:	681b      	ldr	r3, [r3, #0]
 803ba44:	2b00      	cmp	r3, #0
 803ba46:	d115      	bne.n	803ba74 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 803ba48:	693b      	ldr	r3, [r7, #16]
 803ba4a:	685a      	ldr	r2, [r3, #4]
 803ba4c:	4b0b      	ldr	r3, [pc, #44]	; (803ba7c <vPortFree+0xa8>)
 803ba4e:	681b      	ldr	r3, [r3, #0]
 803ba50:	43db      	mvns	r3, r3
 803ba52:	401a      	ands	r2, r3
 803ba54:	693b      	ldr	r3, [r7, #16]
 803ba56:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 803ba58:	f7fe f8d6 	bl	8039c08 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 803ba5c:	693b      	ldr	r3, [r7, #16]
 803ba5e:	685a      	ldr	r2, [r3, #4]
 803ba60:	4b07      	ldr	r3, [pc, #28]	; (803ba80 <vPortFree+0xac>)
 803ba62:	681b      	ldr	r3, [r3, #0]
 803ba64:	4413      	add	r3, r2
 803ba66:	4a06      	ldr	r2, [pc, #24]	; (803ba80 <vPortFree+0xac>)
 803ba68:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 803ba6a:	6938      	ldr	r0, [r7, #16]
 803ba6c:	f000 f86c 	bl	803bb48 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 803ba70:	f7fe f8d8 	bl	8039c24 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 803ba74:	bf00      	nop
 803ba76:	3718      	adds	r7, #24
 803ba78:	46bd      	mov	sp, r7
 803ba7a:	bd80      	pop	{r7, pc}
 803ba7c:	20007fd0 	.word	0x20007fd0
 803ba80:	20007fc8 	.word	0x20007fc8

0803ba84 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 803ba84:	b480      	push	{r7}
 803ba86:	b085      	sub	sp, #20
 803ba88:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 803ba8a:	f246 5390 	movw	r3, #26000	; 0x6590
 803ba8e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 803ba90:	4b27      	ldr	r3, [pc, #156]	; (803bb30 <prvHeapInit+0xac>)
 803ba92:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 803ba94:	68fb      	ldr	r3, [r7, #12]
 803ba96:	f003 0307 	and.w	r3, r3, #7
 803ba9a:	2b00      	cmp	r3, #0
 803ba9c:	d00c      	beq.n	803bab8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 803ba9e:	68fb      	ldr	r3, [r7, #12]
 803baa0:	3307      	adds	r3, #7
 803baa2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 803baa4:	68fb      	ldr	r3, [r7, #12]
 803baa6:	f023 0307 	bic.w	r3, r3, #7
 803baaa:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 803baac:	68ba      	ldr	r2, [r7, #8]
 803baae:	68fb      	ldr	r3, [r7, #12]
 803bab0:	1ad3      	subs	r3, r2, r3
 803bab2:	4a1f      	ldr	r2, [pc, #124]	; (803bb30 <prvHeapInit+0xac>)
 803bab4:	4413      	add	r3, r2
 803bab6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 803bab8:	68fb      	ldr	r3, [r7, #12]
 803baba:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 803babc:	4a1d      	ldr	r2, [pc, #116]	; (803bb34 <prvHeapInit+0xb0>)
 803babe:	687b      	ldr	r3, [r7, #4]
 803bac0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 803bac2:	4b1c      	ldr	r3, [pc, #112]	; (803bb34 <prvHeapInit+0xb0>)
 803bac4:	2200      	movs	r2, #0
 803bac6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 803bac8:	687b      	ldr	r3, [r7, #4]
 803baca:	68ba      	ldr	r2, [r7, #8]
 803bacc:	4413      	add	r3, r2
 803bace:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 803bad0:	2208      	movs	r2, #8
 803bad2:	68fb      	ldr	r3, [r7, #12]
 803bad4:	1a9b      	subs	r3, r3, r2
 803bad6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 803bad8:	68fb      	ldr	r3, [r7, #12]
 803bada:	f023 0307 	bic.w	r3, r3, #7
 803bade:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 803bae0:	68fb      	ldr	r3, [r7, #12]
 803bae2:	4a15      	ldr	r2, [pc, #84]	; (803bb38 <prvHeapInit+0xb4>)
 803bae4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 803bae6:	4b14      	ldr	r3, [pc, #80]	; (803bb38 <prvHeapInit+0xb4>)
 803bae8:	681b      	ldr	r3, [r3, #0]
 803baea:	2200      	movs	r2, #0
 803baec:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 803baee:	4b12      	ldr	r3, [pc, #72]	; (803bb38 <prvHeapInit+0xb4>)
 803baf0:	681b      	ldr	r3, [r3, #0]
 803baf2:	2200      	movs	r2, #0
 803baf4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 803baf6:	687b      	ldr	r3, [r7, #4]
 803baf8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 803bafa:	683b      	ldr	r3, [r7, #0]
 803bafc:	68fa      	ldr	r2, [r7, #12]
 803bafe:	1ad2      	subs	r2, r2, r3
 803bb00:	683b      	ldr	r3, [r7, #0]
 803bb02:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 803bb04:	4b0c      	ldr	r3, [pc, #48]	; (803bb38 <prvHeapInit+0xb4>)
 803bb06:	681a      	ldr	r2, [r3, #0]
 803bb08:	683b      	ldr	r3, [r7, #0]
 803bb0a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 803bb0c:	683b      	ldr	r3, [r7, #0]
 803bb0e:	685b      	ldr	r3, [r3, #4]
 803bb10:	4a0a      	ldr	r2, [pc, #40]	; (803bb3c <prvHeapInit+0xb8>)
 803bb12:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 803bb14:	683b      	ldr	r3, [r7, #0]
 803bb16:	685b      	ldr	r3, [r3, #4]
 803bb18:	4a09      	ldr	r2, [pc, #36]	; (803bb40 <prvHeapInit+0xbc>)
 803bb1a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 803bb1c:	4b09      	ldr	r3, [pc, #36]	; (803bb44 <prvHeapInit+0xc0>)
 803bb1e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 803bb22:	601a      	str	r2, [r3, #0]
}
 803bb24:	bf00      	nop
 803bb26:	3714      	adds	r7, #20
 803bb28:	46bd      	mov	sp, r7
 803bb2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 803bb2e:	4770      	bx	lr
 803bb30:	20001a2c 	.word	0x20001a2c
 803bb34:	20007fbc 	.word	0x20007fbc
 803bb38:	20007fc4 	.word	0x20007fc4
 803bb3c:	20007fcc 	.word	0x20007fcc
 803bb40:	20007fc8 	.word	0x20007fc8
 803bb44:	20007fd0 	.word	0x20007fd0

0803bb48 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 803bb48:	b480      	push	{r7}
 803bb4a:	b085      	sub	sp, #20
 803bb4c:	af00      	add	r7, sp, #0
 803bb4e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 803bb50:	4b28      	ldr	r3, [pc, #160]	; (803bbf4 <prvInsertBlockIntoFreeList+0xac>)
 803bb52:	60fb      	str	r3, [r7, #12]
 803bb54:	e002      	b.n	803bb5c <prvInsertBlockIntoFreeList+0x14>
 803bb56:	68fb      	ldr	r3, [r7, #12]
 803bb58:	681b      	ldr	r3, [r3, #0]
 803bb5a:	60fb      	str	r3, [r7, #12]
 803bb5c:	68fb      	ldr	r3, [r7, #12]
 803bb5e:	681b      	ldr	r3, [r3, #0]
 803bb60:	687a      	ldr	r2, [r7, #4]
 803bb62:	429a      	cmp	r2, r3
 803bb64:	d8f7      	bhi.n	803bb56 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 803bb66:	68fb      	ldr	r3, [r7, #12]
 803bb68:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 803bb6a:	68fb      	ldr	r3, [r7, #12]
 803bb6c:	685b      	ldr	r3, [r3, #4]
 803bb6e:	68ba      	ldr	r2, [r7, #8]
 803bb70:	4413      	add	r3, r2
 803bb72:	687a      	ldr	r2, [r7, #4]
 803bb74:	429a      	cmp	r2, r3
 803bb76:	d108      	bne.n	803bb8a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 803bb78:	68fb      	ldr	r3, [r7, #12]
 803bb7a:	685a      	ldr	r2, [r3, #4]
 803bb7c:	687b      	ldr	r3, [r7, #4]
 803bb7e:	685b      	ldr	r3, [r3, #4]
 803bb80:	441a      	add	r2, r3
 803bb82:	68fb      	ldr	r3, [r7, #12]
 803bb84:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 803bb86:	68fb      	ldr	r3, [r7, #12]
 803bb88:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 803bb8a:	687b      	ldr	r3, [r7, #4]
 803bb8c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 803bb8e:	687b      	ldr	r3, [r7, #4]
 803bb90:	685b      	ldr	r3, [r3, #4]
 803bb92:	68ba      	ldr	r2, [r7, #8]
 803bb94:	441a      	add	r2, r3
 803bb96:	68fb      	ldr	r3, [r7, #12]
 803bb98:	681b      	ldr	r3, [r3, #0]
 803bb9a:	429a      	cmp	r2, r3
 803bb9c:	d118      	bne.n	803bbd0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 803bb9e:	68fb      	ldr	r3, [r7, #12]
 803bba0:	681a      	ldr	r2, [r3, #0]
 803bba2:	4b15      	ldr	r3, [pc, #84]	; (803bbf8 <prvInsertBlockIntoFreeList+0xb0>)
 803bba4:	681b      	ldr	r3, [r3, #0]
 803bba6:	429a      	cmp	r2, r3
 803bba8:	d00d      	beq.n	803bbc6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 803bbaa:	687b      	ldr	r3, [r7, #4]
 803bbac:	685a      	ldr	r2, [r3, #4]
 803bbae:	68fb      	ldr	r3, [r7, #12]
 803bbb0:	681b      	ldr	r3, [r3, #0]
 803bbb2:	685b      	ldr	r3, [r3, #4]
 803bbb4:	441a      	add	r2, r3
 803bbb6:	687b      	ldr	r3, [r7, #4]
 803bbb8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 803bbba:	68fb      	ldr	r3, [r7, #12]
 803bbbc:	681b      	ldr	r3, [r3, #0]
 803bbbe:	681a      	ldr	r2, [r3, #0]
 803bbc0:	687b      	ldr	r3, [r7, #4]
 803bbc2:	601a      	str	r2, [r3, #0]
 803bbc4:	e008      	b.n	803bbd8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 803bbc6:	4b0c      	ldr	r3, [pc, #48]	; (803bbf8 <prvInsertBlockIntoFreeList+0xb0>)
 803bbc8:	681a      	ldr	r2, [r3, #0]
 803bbca:	687b      	ldr	r3, [r7, #4]
 803bbcc:	601a      	str	r2, [r3, #0]
 803bbce:	e003      	b.n	803bbd8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 803bbd0:	68fb      	ldr	r3, [r7, #12]
 803bbd2:	681a      	ldr	r2, [r3, #0]
 803bbd4:	687b      	ldr	r3, [r7, #4]
 803bbd6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 803bbd8:	68fa      	ldr	r2, [r7, #12]
 803bbda:	687b      	ldr	r3, [r7, #4]
 803bbdc:	429a      	cmp	r2, r3
 803bbde:	d002      	beq.n	803bbe6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 803bbe0:	68fb      	ldr	r3, [r7, #12]
 803bbe2:	687a      	ldr	r2, [r7, #4]
 803bbe4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 803bbe6:	bf00      	nop
 803bbe8:	3714      	adds	r7, #20
 803bbea:	46bd      	mov	sp, r7
 803bbec:	f85d 7b04 	ldr.w	r7, [sp], #4
 803bbf0:	4770      	bx	lr
 803bbf2:	bf00      	nop
 803bbf4:	20007fbc 	.word	0x20007fbc
 803bbf8:	20007fc4 	.word	0x20007fc4

0803bbfc <SIMCOM_USART_IrqHandler>:
/* Private functions implementation -------------------------------------------*/
static void SIMCOM_Check_Buffer(void);
static void SIMCOM_Fill_Buffer(const void *data, size_t len);

/* Public functions implementation ---------------------------------------------*/
void SIMCOM_USART_IrqHandler(void) {
 803bbfc:	b580      	push	{r7, lr}
 803bbfe:	b082      	sub	sp, #8
 803bc00:	af00      	add	r7, sp, #0
    /* if Idle flag is set */
    if (__HAL_UART_GET_FLAG(&huart1, UART_FLAG_IDLE)) {
 803bc02:	4b0c      	ldr	r3, [pc, #48]	; (803bc34 <SIMCOM_USART_IrqHandler+0x38>)
 803bc04:	681b      	ldr	r3, [r3, #0]
 803bc06:	681b      	ldr	r3, [r3, #0]
 803bc08:	f003 0310 	and.w	r3, r3, #16
 803bc0c:	2b10      	cmp	r3, #16
 803bc0e:	d10c      	bne.n	803bc2a <SIMCOM_USART_IrqHandler+0x2e>
        /* Clear idle flag */
        __HAL_UART_CLEAR_IDLEFLAG(&huart1);
 803bc10:	2300      	movs	r3, #0
 803bc12:	607b      	str	r3, [r7, #4]
 803bc14:	4b07      	ldr	r3, [pc, #28]	; (803bc34 <SIMCOM_USART_IrqHandler+0x38>)
 803bc16:	681b      	ldr	r3, [r3, #0]
 803bc18:	681b      	ldr	r3, [r3, #0]
 803bc1a:	607b      	str	r3, [r7, #4]
 803bc1c:	4b05      	ldr	r3, [pc, #20]	; (803bc34 <SIMCOM_USART_IrqHandler+0x38>)
 803bc1e:	681b      	ldr	r3, [r3, #0]
 803bc20:	685b      	ldr	r3, [r3, #4]
 803bc22:	607b      	str	r3, [r7, #4]
 803bc24:	687b      	ldr	r3, [r7, #4]

        SIMCOM_Check_Buffer();
 803bc26:	f001 f923 	bl	803ce70 <SIMCOM_Check_Buffer>
    }
}
 803bc2a:	bf00      	nop
 803bc2c:	3708      	adds	r7, #8
 803bc2e:	46bd      	mov	sp, r7
 803bc30:	bd80      	pop	{r7, pc}
 803bc32:	bf00      	nop
 803bc34:	20008764 	.word	0x20008764

0803bc38 <SIMCOM_DMA_IrqHandler>:

void SIMCOM_DMA_IrqHandler(void) {
 803bc38:	b580      	push	{r7, lr}
 803bc3a:	af00      	add	r7, sp, #0
    // if the source is HT
    if (__HAL_DMA_GET_IT_SOURCE(&hdma_usart1_rx, DMA_IT_HT)) {
 803bc3c:	4b9a      	ldr	r3, [pc, #616]	; (803bea8 <SIMCOM_DMA_IrqHandler+0x270>)
 803bc3e:	681b      	ldr	r3, [r3, #0]
 803bc40:	681b      	ldr	r3, [r3, #0]
 803bc42:	f003 0308 	and.w	r3, r3, #8
 803bc46:	2b00      	cmp	r3, #0
 803bc48:	f000 81bc 	beq.w	803bfc4 <SIMCOM_DMA_IrqHandler+0x38c>
        /* Clear HT flag */
        __HAL_DMA_CLEAR_FLAG(&hdma_usart1_rx, __HAL_DMA_GET_HT_FLAG_INDEX(&hdma_usart1_rx));
 803bc4c:	4b96      	ldr	r3, [pc, #600]	; (803bea8 <SIMCOM_DMA_IrqHandler+0x270>)
 803bc4e:	681b      	ldr	r3, [r3, #0]
 803bc50:	461a      	mov	r2, r3
 803bc52:	4b96      	ldr	r3, [pc, #600]	; (803beac <SIMCOM_DMA_IrqHandler+0x274>)
 803bc54:	429a      	cmp	r2, r3
 803bc56:	d960      	bls.n	803bd1a <SIMCOM_DMA_IrqHandler+0xe2>
 803bc58:	4b93      	ldr	r3, [pc, #588]	; (803bea8 <SIMCOM_DMA_IrqHandler+0x270>)
 803bc5a:	681b      	ldr	r3, [r3, #0]
 803bc5c:	4a94      	ldr	r2, [pc, #592]	; (803beb0 <SIMCOM_DMA_IrqHandler+0x278>)
 803bc5e:	4293      	cmp	r3, r2
 803bc60:	d057      	beq.n	803bd12 <SIMCOM_DMA_IrqHandler+0xda>
 803bc62:	4b91      	ldr	r3, [pc, #580]	; (803bea8 <SIMCOM_DMA_IrqHandler+0x270>)
 803bc64:	681b      	ldr	r3, [r3, #0]
 803bc66:	4a93      	ldr	r2, [pc, #588]	; (803beb4 <SIMCOM_DMA_IrqHandler+0x27c>)
 803bc68:	4293      	cmp	r3, r2
 803bc6a:	d050      	beq.n	803bd0e <SIMCOM_DMA_IrqHandler+0xd6>
 803bc6c:	4b8e      	ldr	r3, [pc, #568]	; (803bea8 <SIMCOM_DMA_IrqHandler+0x270>)
 803bc6e:	681b      	ldr	r3, [r3, #0]
 803bc70:	4a91      	ldr	r2, [pc, #580]	; (803beb8 <SIMCOM_DMA_IrqHandler+0x280>)
 803bc72:	4293      	cmp	r3, r2
 803bc74:	d049      	beq.n	803bd0a <SIMCOM_DMA_IrqHandler+0xd2>
 803bc76:	4b8c      	ldr	r3, [pc, #560]	; (803bea8 <SIMCOM_DMA_IrqHandler+0x270>)
 803bc78:	681b      	ldr	r3, [r3, #0]
 803bc7a:	4a90      	ldr	r2, [pc, #576]	; (803bebc <SIMCOM_DMA_IrqHandler+0x284>)
 803bc7c:	4293      	cmp	r3, r2
 803bc7e:	d042      	beq.n	803bd06 <SIMCOM_DMA_IrqHandler+0xce>
 803bc80:	4b89      	ldr	r3, [pc, #548]	; (803bea8 <SIMCOM_DMA_IrqHandler+0x270>)
 803bc82:	681b      	ldr	r3, [r3, #0]
 803bc84:	4a8e      	ldr	r2, [pc, #568]	; (803bec0 <SIMCOM_DMA_IrqHandler+0x288>)
 803bc86:	4293      	cmp	r3, r2
 803bc88:	d03a      	beq.n	803bd00 <SIMCOM_DMA_IrqHandler+0xc8>
 803bc8a:	4b87      	ldr	r3, [pc, #540]	; (803bea8 <SIMCOM_DMA_IrqHandler+0x270>)
 803bc8c:	681b      	ldr	r3, [r3, #0]
 803bc8e:	4a8d      	ldr	r2, [pc, #564]	; (803bec4 <SIMCOM_DMA_IrqHandler+0x28c>)
 803bc90:	4293      	cmp	r3, r2
 803bc92:	d032      	beq.n	803bcfa <SIMCOM_DMA_IrqHandler+0xc2>
 803bc94:	4b84      	ldr	r3, [pc, #528]	; (803bea8 <SIMCOM_DMA_IrqHandler+0x270>)
 803bc96:	681b      	ldr	r3, [r3, #0]
 803bc98:	4a8b      	ldr	r2, [pc, #556]	; (803bec8 <SIMCOM_DMA_IrqHandler+0x290>)
 803bc9a:	4293      	cmp	r3, r2
 803bc9c:	d02a      	beq.n	803bcf4 <SIMCOM_DMA_IrqHandler+0xbc>
 803bc9e:	4b82      	ldr	r3, [pc, #520]	; (803bea8 <SIMCOM_DMA_IrqHandler+0x270>)
 803bca0:	681b      	ldr	r3, [r3, #0]
 803bca2:	4a8a      	ldr	r2, [pc, #552]	; (803becc <SIMCOM_DMA_IrqHandler+0x294>)
 803bca4:	4293      	cmp	r3, r2
 803bca6:	d022      	beq.n	803bcee <SIMCOM_DMA_IrqHandler+0xb6>
 803bca8:	4b7f      	ldr	r3, [pc, #508]	; (803bea8 <SIMCOM_DMA_IrqHandler+0x270>)
 803bcaa:	681b      	ldr	r3, [r3, #0]
 803bcac:	4a88      	ldr	r2, [pc, #544]	; (803bed0 <SIMCOM_DMA_IrqHandler+0x298>)
 803bcae:	4293      	cmp	r3, r2
 803bcb0:	d01a      	beq.n	803bce8 <SIMCOM_DMA_IrqHandler+0xb0>
 803bcb2:	4b7d      	ldr	r3, [pc, #500]	; (803bea8 <SIMCOM_DMA_IrqHandler+0x270>)
 803bcb4:	681b      	ldr	r3, [r3, #0]
 803bcb6:	4a87      	ldr	r2, [pc, #540]	; (803bed4 <SIMCOM_DMA_IrqHandler+0x29c>)
 803bcb8:	4293      	cmp	r3, r2
 803bcba:	d012      	beq.n	803bce2 <SIMCOM_DMA_IrqHandler+0xaa>
 803bcbc:	4b7a      	ldr	r3, [pc, #488]	; (803bea8 <SIMCOM_DMA_IrqHandler+0x270>)
 803bcbe:	681b      	ldr	r3, [r3, #0]
 803bcc0:	4a85      	ldr	r2, [pc, #532]	; (803bed8 <SIMCOM_DMA_IrqHandler+0x2a0>)
 803bcc2:	4293      	cmp	r3, r2
 803bcc4:	d00a      	beq.n	803bcdc <SIMCOM_DMA_IrqHandler+0xa4>
 803bcc6:	4b78      	ldr	r3, [pc, #480]	; (803bea8 <SIMCOM_DMA_IrqHandler+0x270>)
 803bcc8:	681b      	ldr	r3, [r3, #0]
 803bcca:	4a84      	ldr	r2, [pc, #528]	; (803bedc <SIMCOM_DMA_IrqHandler+0x2a4>)
 803bccc:	4293      	cmp	r3, r2
 803bcce:	d102      	bne.n	803bcd6 <SIMCOM_DMA_IrqHandler+0x9e>
 803bcd0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 803bcd4:	e01e      	b.n	803bd14 <SIMCOM_DMA_IrqHandler+0xdc>
 803bcd6:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 803bcda:	e01b      	b.n	803bd14 <SIMCOM_DMA_IrqHandler+0xdc>
 803bcdc:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 803bce0:	e018      	b.n	803bd14 <SIMCOM_DMA_IrqHandler+0xdc>
 803bce2:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 803bce6:	e015      	b.n	803bd14 <SIMCOM_DMA_IrqHandler+0xdc>
 803bce8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 803bcec:	e012      	b.n	803bd14 <SIMCOM_DMA_IrqHandler+0xdc>
 803bcee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 803bcf2:	e00f      	b.n	803bd14 <SIMCOM_DMA_IrqHandler+0xdc>
 803bcf4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 803bcf8:	e00c      	b.n	803bd14 <SIMCOM_DMA_IrqHandler+0xdc>
 803bcfa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 803bcfe:	e009      	b.n	803bd14 <SIMCOM_DMA_IrqHandler+0xdc>
 803bd00:	f44f 6380 	mov.w	r3, #1024	; 0x400
 803bd04:	e006      	b.n	803bd14 <SIMCOM_DMA_IrqHandler+0xdc>
 803bd06:	2310      	movs	r3, #16
 803bd08:	e004      	b.n	803bd14 <SIMCOM_DMA_IrqHandler+0xdc>
 803bd0a:	2310      	movs	r3, #16
 803bd0c:	e002      	b.n	803bd14 <SIMCOM_DMA_IrqHandler+0xdc>
 803bd0e:	2310      	movs	r3, #16
 803bd10:	e000      	b.n	803bd14 <SIMCOM_DMA_IrqHandler+0xdc>
 803bd12:	2310      	movs	r3, #16
 803bd14:	4a72      	ldr	r2, [pc, #456]	; (803bee0 <SIMCOM_DMA_IrqHandler+0x2a8>)
 803bd16:	60d3      	str	r3, [r2, #12]
 803bd18:	e150      	b.n	803bfbc <SIMCOM_DMA_IrqHandler+0x384>
 803bd1a:	4b63      	ldr	r3, [pc, #396]	; (803bea8 <SIMCOM_DMA_IrqHandler+0x270>)
 803bd1c:	681b      	ldr	r3, [r3, #0]
 803bd1e:	461a      	mov	r2, r3
 803bd20:	4b70      	ldr	r3, [pc, #448]	; (803bee4 <SIMCOM_DMA_IrqHandler+0x2ac>)
 803bd22:	429a      	cmp	r2, r3
 803bd24:	d960      	bls.n	803bde8 <SIMCOM_DMA_IrqHandler+0x1b0>
 803bd26:	4b60      	ldr	r3, [pc, #384]	; (803bea8 <SIMCOM_DMA_IrqHandler+0x270>)
 803bd28:	681b      	ldr	r3, [r3, #0]
 803bd2a:	4a61      	ldr	r2, [pc, #388]	; (803beb0 <SIMCOM_DMA_IrqHandler+0x278>)
 803bd2c:	4293      	cmp	r3, r2
 803bd2e:	d057      	beq.n	803bde0 <SIMCOM_DMA_IrqHandler+0x1a8>
 803bd30:	4b5d      	ldr	r3, [pc, #372]	; (803bea8 <SIMCOM_DMA_IrqHandler+0x270>)
 803bd32:	681b      	ldr	r3, [r3, #0]
 803bd34:	4a5f      	ldr	r2, [pc, #380]	; (803beb4 <SIMCOM_DMA_IrqHandler+0x27c>)
 803bd36:	4293      	cmp	r3, r2
 803bd38:	d050      	beq.n	803bddc <SIMCOM_DMA_IrqHandler+0x1a4>
 803bd3a:	4b5b      	ldr	r3, [pc, #364]	; (803bea8 <SIMCOM_DMA_IrqHandler+0x270>)
 803bd3c:	681b      	ldr	r3, [r3, #0]
 803bd3e:	4a5e      	ldr	r2, [pc, #376]	; (803beb8 <SIMCOM_DMA_IrqHandler+0x280>)
 803bd40:	4293      	cmp	r3, r2
 803bd42:	d049      	beq.n	803bdd8 <SIMCOM_DMA_IrqHandler+0x1a0>
 803bd44:	4b58      	ldr	r3, [pc, #352]	; (803bea8 <SIMCOM_DMA_IrqHandler+0x270>)
 803bd46:	681b      	ldr	r3, [r3, #0]
 803bd48:	4a5c      	ldr	r2, [pc, #368]	; (803bebc <SIMCOM_DMA_IrqHandler+0x284>)
 803bd4a:	4293      	cmp	r3, r2
 803bd4c:	d042      	beq.n	803bdd4 <SIMCOM_DMA_IrqHandler+0x19c>
 803bd4e:	4b56      	ldr	r3, [pc, #344]	; (803bea8 <SIMCOM_DMA_IrqHandler+0x270>)
 803bd50:	681b      	ldr	r3, [r3, #0]
 803bd52:	4a5b      	ldr	r2, [pc, #364]	; (803bec0 <SIMCOM_DMA_IrqHandler+0x288>)
 803bd54:	4293      	cmp	r3, r2
 803bd56:	d03a      	beq.n	803bdce <SIMCOM_DMA_IrqHandler+0x196>
 803bd58:	4b53      	ldr	r3, [pc, #332]	; (803bea8 <SIMCOM_DMA_IrqHandler+0x270>)
 803bd5a:	681b      	ldr	r3, [r3, #0]
 803bd5c:	4a59      	ldr	r2, [pc, #356]	; (803bec4 <SIMCOM_DMA_IrqHandler+0x28c>)
 803bd5e:	4293      	cmp	r3, r2
 803bd60:	d032      	beq.n	803bdc8 <SIMCOM_DMA_IrqHandler+0x190>
 803bd62:	4b51      	ldr	r3, [pc, #324]	; (803bea8 <SIMCOM_DMA_IrqHandler+0x270>)
 803bd64:	681b      	ldr	r3, [r3, #0]
 803bd66:	4a58      	ldr	r2, [pc, #352]	; (803bec8 <SIMCOM_DMA_IrqHandler+0x290>)
 803bd68:	4293      	cmp	r3, r2
 803bd6a:	d02a      	beq.n	803bdc2 <SIMCOM_DMA_IrqHandler+0x18a>
 803bd6c:	4b4e      	ldr	r3, [pc, #312]	; (803bea8 <SIMCOM_DMA_IrqHandler+0x270>)
 803bd6e:	681b      	ldr	r3, [r3, #0]
 803bd70:	4a56      	ldr	r2, [pc, #344]	; (803becc <SIMCOM_DMA_IrqHandler+0x294>)
 803bd72:	4293      	cmp	r3, r2
 803bd74:	d022      	beq.n	803bdbc <SIMCOM_DMA_IrqHandler+0x184>
 803bd76:	4b4c      	ldr	r3, [pc, #304]	; (803bea8 <SIMCOM_DMA_IrqHandler+0x270>)
 803bd78:	681b      	ldr	r3, [r3, #0]
 803bd7a:	4a55      	ldr	r2, [pc, #340]	; (803bed0 <SIMCOM_DMA_IrqHandler+0x298>)
 803bd7c:	4293      	cmp	r3, r2
 803bd7e:	d01a      	beq.n	803bdb6 <SIMCOM_DMA_IrqHandler+0x17e>
 803bd80:	4b49      	ldr	r3, [pc, #292]	; (803bea8 <SIMCOM_DMA_IrqHandler+0x270>)
 803bd82:	681b      	ldr	r3, [r3, #0]
 803bd84:	4a53      	ldr	r2, [pc, #332]	; (803bed4 <SIMCOM_DMA_IrqHandler+0x29c>)
 803bd86:	4293      	cmp	r3, r2
 803bd88:	d012      	beq.n	803bdb0 <SIMCOM_DMA_IrqHandler+0x178>
 803bd8a:	4b47      	ldr	r3, [pc, #284]	; (803bea8 <SIMCOM_DMA_IrqHandler+0x270>)
 803bd8c:	681b      	ldr	r3, [r3, #0]
 803bd8e:	4a52      	ldr	r2, [pc, #328]	; (803bed8 <SIMCOM_DMA_IrqHandler+0x2a0>)
 803bd90:	4293      	cmp	r3, r2
 803bd92:	d00a      	beq.n	803bdaa <SIMCOM_DMA_IrqHandler+0x172>
 803bd94:	4b44      	ldr	r3, [pc, #272]	; (803bea8 <SIMCOM_DMA_IrqHandler+0x270>)
 803bd96:	681b      	ldr	r3, [r3, #0]
 803bd98:	4a50      	ldr	r2, [pc, #320]	; (803bedc <SIMCOM_DMA_IrqHandler+0x2a4>)
 803bd9a:	4293      	cmp	r3, r2
 803bd9c:	d102      	bne.n	803bda4 <SIMCOM_DMA_IrqHandler+0x16c>
 803bd9e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 803bda2:	e01e      	b.n	803bde2 <SIMCOM_DMA_IrqHandler+0x1aa>
 803bda4:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 803bda8:	e01b      	b.n	803bde2 <SIMCOM_DMA_IrqHandler+0x1aa>
 803bdaa:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 803bdae:	e018      	b.n	803bde2 <SIMCOM_DMA_IrqHandler+0x1aa>
 803bdb0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 803bdb4:	e015      	b.n	803bde2 <SIMCOM_DMA_IrqHandler+0x1aa>
 803bdb6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 803bdba:	e012      	b.n	803bde2 <SIMCOM_DMA_IrqHandler+0x1aa>
 803bdbc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 803bdc0:	e00f      	b.n	803bde2 <SIMCOM_DMA_IrqHandler+0x1aa>
 803bdc2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 803bdc6:	e00c      	b.n	803bde2 <SIMCOM_DMA_IrqHandler+0x1aa>
 803bdc8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 803bdcc:	e009      	b.n	803bde2 <SIMCOM_DMA_IrqHandler+0x1aa>
 803bdce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 803bdd2:	e006      	b.n	803bde2 <SIMCOM_DMA_IrqHandler+0x1aa>
 803bdd4:	2310      	movs	r3, #16
 803bdd6:	e004      	b.n	803bde2 <SIMCOM_DMA_IrqHandler+0x1aa>
 803bdd8:	2310      	movs	r3, #16
 803bdda:	e002      	b.n	803bde2 <SIMCOM_DMA_IrqHandler+0x1aa>
 803bddc:	2310      	movs	r3, #16
 803bdde:	e000      	b.n	803bde2 <SIMCOM_DMA_IrqHandler+0x1aa>
 803bde0:	2310      	movs	r3, #16
 803bde2:	4a3f      	ldr	r2, [pc, #252]	; (803bee0 <SIMCOM_DMA_IrqHandler+0x2a8>)
 803bde4:	6093      	str	r3, [r2, #8]
 803bde6:	e0e9      	b.n	803bfbc <SIMCOM_DMA_IrqHandler+0x384>
 803bde8:	4b2f      	ldr	r3, [pc, #188]	; (803bea8 <SIMCOM_DMA_IrqHandler+0x270>)
 803bdea:	681b      	ldr	r3, [r3, #0]
 803bdec:	461a      	mov	r2, r3
 803bdee:	4b3e      	ldr	r3, [pc, #248]	; (803bee8 <SIMCOM_DMA_IrqHandler+0x2b0>)
 803bdf0:	429a      	cmp	r2, r3
 803bdf2:	f240 8083 	bls.w	803befc <SIMCOM_DMA_IrqHandler+0x2c4>
 803bdf6:	4b2c      	ldr	r3, [pc, #176]	; (803bea8 <SIMCOM_DMA_IrqHandler+0x270>)
 803bdf8:	681b      	ldr	r3, [r3, #0]
 803bdfa:	4a2d      	ldr	r2, [pc, #180]	; (803beb0 <SIMCOM_DMA_IrqHandler+0x278>)
 803bdfc:	4293      	cmp	r3, r2
 803bdfe:	d079      	beq.n	803bef4 <SIMCOM_DMA_IrqHandler+0x2bc>
 803be00:	4b29      	ldr	r3, [pc, #164]	; (803bea8 <SIMCOM_DMA_IrqHandler+0x270>)
 803be02:	681b      	ldr	r3, [r3, #0]
 803be04:	4a2b      	ldr	r2, [pc, #172]	; (803beb4 <SIMCOM_DMA_IrqHandler+0x27c>)
 803be06:	4293      	cmp	r3, r2
 803be08:	d072      	beq.n	803bef0 <SIMCOM_DMA_IrqHandler+0x2b8>
 803be0a:	4b27      	ldr	r3, [pc, #156]	; (803bea8 <SIMCOM_DMA_IrqHandler+0x270>)
 803be0c:	681b      	ldr	r3, [r3, #0]
 803be0e:	4a2a      	ldr	r2, [pc, #168]	; (803beb8 <SIMCOM_DMA_IrqHandler+0x280>)
 803be10:	4293      	cmp	r3, r2
 803be12:	d06b      	beq.n	803beec <SIMCOM_DMA_IrqHandler+0x2b4>
 803be14:	4b24      	ldr	r3, [pc, #144]	; (803bea8 <SIMCOM_DMA_IrqHandler+0x270>)
 803be16:	681b      	ldr	r3, [r3, #0]
 803be18:	4a28      	ldr	r2, [pc, #160]	; (803bebc <SIMCOM_DMA_IrqHandler+0x284>)
 803be1a:	4293      	cmp	r3, r2
 803be1c:	d042      	beq.n	803bea4 <SIMCOM_DMA_IrqHandler+0x26c>
 803be1e:	4b22      	ldr	r3, [pc, #136]	; (803bea8 <SIMCOM_DMA_IrqHandler+0x270>)
 803be20:	681b      	ldr	r3, [r3, #0]
 803be22:	4a27      	ldr	r2, [pc, #156]	; (803bec0 <SIMCOM_DMA_IrqHandler+0x288>)
 803be24:	4293      	cmp	r3, r2
 803be26:	d03a      	beq.n	803be9e <SIMCOM_DMA_IrqHandler+0x266>
 803be28:	4b1f      	ldr	r3, [pc, #124]	; (803bea8 <SIMCOM_DMA_IrqHandler+0x270>)
 803be2a:	681b      	ldr	r3, [r3, #0]
 803be2c:	4a25      	ldr	r2, [pc, #148]	; (803bec4 <SIMCOM_DMA_IrqHandler+0x28c>)
 803be2e:	4293      	cmp	r3, r2
 803be30:	d032      	beq.n	803be98 <SIMCOM_DMA_IrqHandler+0x260>
 803be32:	4b1d      	ldr	r3, [pc, #116]	; (803bea8 <SIMCOM_DMA_IrqHandler+0x270>)
 803be34:	681b      	ldr	r3, [r3, #0]
 803be36:	4a24      	ldr	r2, [pc, #144]	; (803bec8 <SIMCOM_DMA_IrqHandler+0x290>)
 803be38:	4293      	cmp	r3, r2
 803be3a:	d02a      	beq.n	803be92 <SIMCOM_DMA_IrqHandler+0x25a>
 803be3c:	4b1a      	ldr	r3, [pc, #104]	; (803bea8 <SIMCOM_DMA_IrqHandler+0x270>)
 803be3e:	681b      	ldr	r3, [r3, #0]
 803be40:	4a22      	ldr	r2, [pc, #136]	; (803becc <SIMCOM_DMA_IrqHandler+0x294>)
 803be42:	4293      	cmp	r3, r2
 803be44:	d022      	beq.n	803be8c <SIMCOM_DMA_IrqHandler+0x254>
 803be46:	4b18      	ldr	r3, [pc, #96]	; (803bea8 <SIMCOM_DMA_IrqHandler+0x270>)
 803be48:	681b      	ldr	r3, [r3, #0]
 803be4a:	4a21      	ldr	r2, [pc, #132]	; (803bed0 <SIMCOM_DMA_IrqHandler+0x298>)
 803be4c:	4293      	cmp	r3, r2
 803be4e:	d01a      	beq.n	803be86 <SIMCOM_DMA_IrqHandler+0x24e>
 803be50:	4b15      	ldr	r3, [pc, #84]	; (803bea8 <SIMCOM_DMA_IrqHandler+0x270>)
 803be52:	681b      	ldr	r3, [r3, #0]
 803be54:	4a1f      	ldr	r2, [pc, #124]	; (803bed4 <SIMCOM_DMA_IrqHandler+0x29c>)
 803be56:	4293      	cmp	r3, r2
 803be58:	d012      	beq.n	803be80 <SIMCOM_DMA_IrqHandler+0x248>
 803be5a:	4b13      	ldr	r3, [pc, #76]	; (803bea8 <SIMCOM_DMA_IrqHandler+0x270>)
 803be5c:	681b      	ldr	r3, [r3, #0]
 803be5e:	4a1e      	ldr	r2, [pc, #120]	; (803bed8 <SIMCOM_DMA_IrqHandler+0x2a0>)
 803be60:	4293      	cmp	r3, r2
 803be62:	d00a      	beq.n	803be7a <SIMCOM_DMA_IrqHandler+0x242>
 803be64:	4b10      	ldr	r3, [pc, #64]	; (803bea8 <SIMCOM_DMA_IrqHandler+0x270>)
 803be66:	681b      	ldr	r3, [r3, #0]
 803be68:	4a1c      	ldr	r2, [pc, #112]	; (803bedc <SIMCOM_DMA_IrqHandler+0x2a4>)
 803be6a:	4293      	cmp	r3, r2
 803be6c:	d102      	bne.n	803be74 <SIMCOM_DMA_IrqHandler+0x23c>
 803be6e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 803be72:	e040      	b.n	803bef6 <SIMCOM_DMA_IrqHandler+0x2be>
 803be74:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 803be78:	e03d      	b.n	803bef6 <SIMCOM_DMA_IrqHandler+0x2be>
 803be7a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 803be7e:	e03a      	b.n	803bef6 <SIMCOM_DMA_IrqHandler+0x2be>
 803be80:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 803be84:	e037      	b.n	803bef6 <SIMCOM_DMA_IrqHandler+0x2be>
 803be86:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 803be8a:	e034      	b.n	803bef6 <SIMCOM_DMA_IrqHandler+0x2be>
 803be8c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 803be90:	e031      	b.n	803bef6 <SIMCOM_DMA_IrqHandler+0x2be>
 803be92:	f44f 6380 	mov.w	r3, #1024	; 0x400
 803be96:	e02e      	b.n	803bef6 <SIMCOM_DMA_IrqHandler+0x2be>
 803be98:	f44f 6380 	mov.w	r3, #1024	; 0x400
 803be9c:	e02b      	b.n	803bef6 <SIMCOM_DMA_IrqHandler+0x2be>
 803be9e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 803bea2:	e028      	b.n	803bef6 <SIMCOM_DMA_IrqHandler+0x2be>
 803bea4:	2310      	movs	r3, #16
 803bea6:	e026      	b.n	803bef6 <SIMCOM_DMA_IrqHandler+0x2be>
 803bea8:	20008700 	.word	0x20008700
 803beac:	40026458 	.word	0x40026458
 803beb0:	40026010 	.word	0x40026010
 803beb4:	40026410 	.word	0x40026410
 803beb8:	40026070 	.word	0x40026070
 803bebc:	40026470 	.word	0x40026470
 803bec0:	40026028 	.word	0x40026028
 803bec4:	40026428 	.word	0x40026428
 803bec8:	40026088 	.word	0x40026088
 803becc:	40026488 	.word	0x40026488
 803bed0:	40026040 	.word	0x40026040
 803bed4:	40026440 	.word	0x40026440
 803bed8:	400260a0 	.word	0x400260a0
 803bedc:	400264a0 	.word	0x400264a0
 803bee0:	40026400 	.word	0x40026400
 803bee4:	400260b8 	.word	0x400260b8
 803bee8:	40026058 	.word	0x40026058
 803beec:	2310      	movs	r3, #16
 803beee:	e002      	b.n	803bef6 <SIMCOM_DMA_IrqHandler+0x2be>
 803bef0:	2310      	movs	r3, #16
 803bef2:	e000      	b.n	803bef6 <SIMCOM_DMA_IrqHandler+0x2be>
 803bef4:	2310      	movs	r3, #16
 803bef6:	4a9b      	ldr	r2, [pc, #620]	; (803c164 <SIMCOM_DMA_IrqHandler+0x52c>)
 803bef8:	60d3      	str	r3, [r2, #12]
 803befa:	e05f      	b.n	803bfbc <SIMCOM_DMA_IrqHandler+0x384>
 803befc:	4b9a      	ldr	r3, [pc, #616]	; (803c168 <SIMCOM_DMA_IrqHandler+0x530>)
 803befe:	681b      	ldr	r3, [r3, #0]
 803bf00:	4a9a      	ldr	r2, [pc, #616]	; (803c16c <SIMCOM_DMA_IrqHandler+0x534>)
 803bf02:	4293      	cmp	r3, r2
 803bf04:	d057      	beq.n	803bfb6 <SIMCOM_DMA_IrqHandler+0x37e>
 803bf06:	4b98      	ldr	r3, [pc, #608]	; (803c168 <SIMCOM_DMA_IrqHandler+0x530>)
 803bf08:	681b      	ldr	r3, [r3, #0]
 803bf0a:	4a99      	ldr	r2, [pc, #612]	; (803c170 <SIMCOM_DMA_IrqHandler+0x538>)
 803bf0c:	4293      	cmp	r3, r2
 803bf0e:	d050      	beq.n	803bfb2 <SIMCOM_DMA_IrqHandler+0x37a>
 803bf10:	4b95      	ldr	r3, [pc, #596]	; (803c168 <SIMCOM_DMA_IrqHandler+0x530>)
 803bf12:	681b      	ldr	r3, [r3, #0]
 803bf14:	4a97      	ldr	r2, [pc, #604]	; (803c174 <SIMCOM_DMA_IrqHandler+0x53c>)
 803bf16:	4293      	cmp	r3, r2
 803bf18:	d049      	beq.n	803bfae <SIMCOM_DMA_IrqHandler+0x376>
 803bf1a:	4b93      	ldr	r3, [pc, #588]	; (803c168 <SIMCOM_DMA_IrqHandler+0x530>)
 803bf1c:	681b      	ldr	r3, [r3, #0]
 803bf1e:	4a96      	ldr	r2, [pc, #600]	; (803c178 <SIMCOM_DMA_IrqHandler+0x540>)
 803bf20:	4293      	cmp	r3, r2
 803bf22:	d042      	beq.n	803bfaa <SIMCOM_DMA_IrqHandler+0x372>
 803bf24:	4b90      	ldr	r3, [pc, #576]	; (803c168 <SIMCOM_DMA_IrqHandler+0x530>)
 803bf26:	681b      	ldr	r3, [r3, #0]
 803bf28:	4a94      	ldr	r2, [pc, #592]	; (803c17c <SIMCOM_DMA_IrqHandler+0x544>)
 803bf2a:	4293      	cmp	r3, r2
 803bf2c:	d03a      	beq.n	803bfa4 <SIMCOM_DMA_IrqHandler+0x36c>
 803bf2e:	4b8e      	ldr	r3, [pc, #568]	; (803c168 <SIMCOM_DMA_IrqHandler+0x530>)
 803bf30:	681b      	ldr	r3, [r3, #0]
 803bf32:	4a93      	ldr	r2, [pc, #588]	; (803c180 <SIMCOM_DMA_IrqHandler+0x548>)
 803bf34:	4293      	cmp	r3, r2
 803bf36:	d032      	beq.n	803bf9e <SIMCOM_DMA_IrqHandler+0x366>
 803bf38:	4b8b      	ldr	r3, [pc, #556]	; (803c168 <SIMCOM_DMA_IrqHandler+0x530>)
 803bf3a:	681b      	ldr	r3, [r3, #0]
 803bf3c:	4a91      	ldr	r2, [pc, #580]	; (803c184 <SIMCOM_DMA_IrqHandler+0x54c>)
 803bf3e:	4293      	cmp	r3, r2
 803bf40:	d02a      	beq.n	803bf98 <SIMCOM_DMA_IrqHandler+0x360>
 803bf42:	4b89      	ldr	r3, [pc, #548]	; (803c168 <SIMCOM_DMA_IrqHandler+0x530>)
 803bf44:	681b      	ldr	r3, [r3, #0]
 803bf46:	4a90      	ldr	r2, [pc, #576]	; (803c188 <SIMCOM_DMA_IrqHandler+0x550>)
 803bf48:	4293      	cmp	r3, r2
 803bf4a:	d022      	beq.n	803bf92 <SIMCOM_DMA_IrqHandler+0x35a>
 803bf4c:	4b86      	ldr	r3, [pc, #536]	; (803c168 <SIMCOM_DMA_IrqHandler+0x530>)
 803bf4e:	681b      	ldr	r3, [r3, #0]
 803bf50:	4a8e      	ldr	r2, [pc, #568]	; (803c18c <SIMCOM_DMA_IrqHandler+0x554>)
 803bf52:	4293      	cmp	r3, r2
 803bf54:	d01a      	beq.n	803bf8c <SIMCOM_DMA_IrqHandler+0x354>
 803bf56:	4b84      	ldr	r3, [pc, #528]	; (803c168 <SIMCOM_DMA_IrqHandler+0x530>)
 803bf58:	681b      	ldr	r3, [r3, #0]
 803bf5a:	4a8d      	ldr	r2, [pc, #564]	; (803c190 <SIMCOM_DMA_IrqHandler+0x558>)
 803bf5c:	4293      	cmp	r3, r2
 803bf5e:	d012      	beq.n	803bf86 <SIMCOM_DMA_IrqHandler+0x34e>
 803bf60:	4b81      	ldr	r3, [pc, #516]	; (803c168 <SIMCOM_DMA_IrqHandler+0x530>)
 803bf62:	681b      	ldr	r3, [r3, #0]
 803bf64:	4a8b      	ldr	r2, [pc, #556]	; (803c194 <SIMCOM_DMA_IrqHandler+0x55c>)
 803bf66:	4293      	cmp	r3, r2
 803bf68:	d00a      	beq.n	803bf80 <SIMCOM_DMA_IrqHandler+0x348>
 803bf6a:	4b7f      	ldr	r3, [pc, #508]	; (803c168 <SIMCOM_DMA_IrqHandler+0x530>)
 803bf6c:	681b      	ldr	r3, [r3, #0]
 803bf6e:	4a8a      	ldr	r2, [pc, #552]	; (803c198 <SIMCOM_DMA_IrqHandler+0x560>)
 803bf70:	4293      	cmp	r3, r2
 803bf72:	d102      	bne.n	803bf7a <SIMCOM_DMA_IrqHandler+0x342>
 803bf74:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 803bf78:	e01e      	b.n	803bfb8 <SIMCOM_DMA_IrqHandler+0x380>
 803bf7a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 803bf7e:	e01b      	b.n	803bfb8 <SIMCOM_DMA_IrqHandler+0x380>
 803bf80:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 803bf84:	e018      	b.n	803bfb8 <SIMCOM_DMA_IrqHandler+0x380>
 803bf86:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 803bf8a:	e015      	b.n	803bfb8 <SIMCOM_DMA_IrqHandler+0x380>
 803bf8c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 803bf90:	e012      	b.n	803bfb8 <SIMCOM_DMA_IrqHandler+0x380>
 803bf92:	f44f 6380 	mov.w	r3, #1024	; 0x400
 803bf96:	e00f      	b.n	803bfb8 <SIMCOM_DMA_IrqHandler+0x380>
 803bf98:	f44f 6380 	mov.w	r3, #1024	; 0x400
 803bf9c:	e00c      	b.n	803bfb8 <SIMCOM_DMA_IrqHandler+0x380>
 803bf9e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 803bfa2:	e009      	b.n	803bfb8 <SIMCOM_DMA_IrqHandler+0x380>
 803bfa4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 803bfa8:	e006      	b.n	803bfb8 <SIMCOM_DMA_IrqHandler+0x380>
 803bfaa:	2310      	movs	r3, #16
 803bfac:	e004      	b.n	803bfb8 <SIMCOM_DMA_IrqHandler+0x380>
 803bfae:	2310      	movs	r3, #16
 803bfb0:	e002      	b.n	803bfb8 <SIMCOM_DMA_IrqHandler+0x380>
 803bfb2:	2310      	movs	r3, #16
 803bfb4:	e000      	b.n	803bfb8 <SIMCOM_DMA_IrqHandler+0x380>
 803bfb6:	2310      	movs	r3, #16
 803bfb8:	4a6a      	ldr	r2, [pc, #424]	; (803c164 <SIMCOM_DMA_IrqHandler+0x52c>)
 803bfba:	6093      	str	r3, [r2, #8]

        SIMCOM_Check_Buffer();
 803bfbc:	f000 ff58 	bl	803ce70 <SIMCOM_Check_Buffer>
        __HAL_DMA_CLEAR_FLAG(&hdma_usart1_rx, __HAL_DMA_GET_DME_FLAG_INDEX(&hdma_usart1_rx));

        /* Start DMA transfer */
        HAL_UART_Receive_DMA(&huart1, (uint8_t*) SIMCOM_DMA_RX, SIMCOM_DMA_RX_SZ);
    }
}
 803bfc0:	f000 bf0a 	b.w	803cdd8 <SIMCOM_DMA_IrqHandler+0x11a0>
    else if (__HAL_DMA_GET_IT_SOURCE(&hdma_usart1_rx, DMA_IT_TC)) {
 803bfc4:	4b68      	ldr	r3, [pc, #416]	; (803c168 <SIMCOM_DMA_IrqHandler+0x530>)
 803bfc6:	681b      	ldr	r3, [r3, #0]
 803bfc8:	681b      	ldr	r3, [r3, #0]
 803bfca:	f003 0310 	and.w	r3, r3, #16
 803bfce:	2b00      	cmp	r3, #0
 803bfd0:	f000 81bd 	beq.w	803c34e <SIMCOM_DMA_IrqHandler+0x716>
        __HAL_DMA_CLEAR_FLAG(&hdma_usart1_rx, __HAL_DMA_GET_TC_FLAG_INDEX(&hdma_usart1_rx));
 803bfd4:	4b64      	ldr	r3, [pc, #400]	; (803c168 <SIMCOM_DMA_IrqHandler+0x530>)
 803bfd6:	681b      	ldr	r3, [r3, #0]
 803bfd8:	461a      	mov	r2, r3
 803bfda:	4b70      	ldr	r3, [pc, #448]	; (803c19c <SIMCOM_DMA_IrqHandler+0x564>)
 803bfdc:	429a      	cmp	r2, r3
 803bfde:	d960      	bls.n	803c0a2 <SIMCOM_DMA_IrqHandler+0x46a>
 803bfe0:	4b61      	ldr	r3, [pc, #388]	; (803c168 <SIMCOM_DMA_IrqHandler+0x530>)
 803bfe2:	681b      	ldr	r3, [r3, #0]
 803bfe4:	4a61      	ldr	r2, [pc, #388]	; (803c16c <SIMCOM_DMA_IrqHandler+0x534>)
 803bfe6:	4293      	cmp	r3, r2
 803bfe8:	d057      	beq.n	803c09a <SIMCOM_DMA_IrqHandler+0x462>
 803bfea:	4b5f      	ldr	r3, [pc, #380]	; (803c168 <SIMCOM_DMA_IrqHandler+0x530>)
 803bfec:	681b      	ldr	r3, [r3, #0]
 803bfee:	4a60      	ldr	r2, [pc, #384]	; (803c170 <SIMCOM_DMA_IrqHandler+0x538>)
 803bff0:	4293      	cmp	r3, r2
 803bff2:	d050      	beq.n	803c096 <SIMCOM_DMA_IrqHandler+0x45e>
 803bff4:	4b5c      	ldr	r3, [pc, #368]	; (803c168 <SIMCOM_DMA_IrqHandler+0x530>)
 803bff6:	681b      	ldr	r3, [r3, #0]
 803bff8:	4a5e      	ldr	r2, [pc, #376]	; (803c174 <SIMCOM_DMA_IrqHandler+0x53c>)
 803bffa:	4293      	cmp	r3, r2
 803bffc:	d049      	beq.n	803c092 <SIMCOM_DMA_IrqHandler+0x45a>
 803bffe:	4b5a      	ldr	r3, [pc, #360]	; (803c168 <SIMCOM_DMA_IrqHandler+0x530>)
 803c000:	681b      	ldr	r3, [r3, #0]
 803c002:	4a5d      	ldr	r2, [pc, #372]	; (803c178 <SIMCOM_DMA_IrqHandler+0x540>)
 803c004:	4293      	cmp	r3, r2
 803c006:	d042      	beq.n	803c08e <SIMCOM_DMA_IrqHandler+0x456>
 803c008:	4b57      	ldr	r3, [pc, #348]	; (803c168 <SIMCOM_DMA_IrqHandler+0x530>)
 803c00a:	681b      	ldr	r3, [r3, #0]
 803c00c:	4a5b      	ldr	r2, [pc, #364]	; (803c17c <SIMCOM_DMA_IrqHandler+0x544>)
 803c00e:	4293      	cmp	r3, r2
 803c010:	d03a      	beq.n	803c088 <SIMCOM_DMA_IrqHandler+0x450>
 803c012:	4b55      	ldr	r3, [pc, #340]	; (803c168 <SIMCOM_DMA_IrqHandler+0x530>)
 803c014:	681b      	ldr	r3, [r3, #0]
 803c016:	4a5a      	ldr	r2, [pc, #360]	; (803c180 <SIMCOM_DMA_IrqHandler+0x548>)
 803c018:	4293      	cmp	r3, r2
 803c01a:	d032      	beq.n	803c082 <SIMCOM_DMA_IrqHandler+0x44a>
 803c01c:	4b52      	ldr	r3, [pc, #328]	; (803c168 <SIMCOM_DMA_IrqHandler+0x530>)
 803c01e:	681b      	ldr	r3, [r3, #0]
 803c020:	4a58      	ldr	r2, [pc, #352]	; (803c184 <SIMCOM_DMA_IrqHandler+0x54c>)
 803c022:	4293      	cmp	r3, r2
 803c024:	d02a      	beq.n	803c07c <SIMCOM_DMA_IrqHandler+0x444>
 803c026:	4b50      	ldr	r3, [pc, #320]	; (803c168 <SIMCOM_DMA_IrqHandler+0x530>)
 803c028:	681b      	ldr	r3, [r3, #0]
 803c02a:	4a57      	ldr	r2, [pc, #348]	; (803c188 <SIMCOM_DMA_IrqHandler+0x550>)
 803c02c:	4293      	cmp	r3, r2
 803c02e:	d022      	beq.n	803c076 <SIMCOM_DMA_IrqHandler+0x43e>
 803c030:	4b4d      	ldr	r3, [pc, #308]	; (803c168 <SIMCOM_DMA_IrqHandler+0x530>)
 803c032:	681b      	ldr	r3, [r3, #0]
 803c034:	4a55      	ldr	r2, [pc, #340]	; (803c18c <SIMCOM_DMA_IrqHandler+0x554>)
 803c036:	4293      	cmp	r3, r2
 803c038:	d01a      	beq.n	803c070 <SIMCOM_DMA_IrqHandler+0x438>
 803c03a:	4b4b      	ldr	r3, [pc, #300]	; (803c168 <SIMCOM_DMA_IrqHandler+0x530>)
 803c03c:	681b      	ldr	r3, [r3, #0]
 803c03e:	4a54      	ldr	r2, [pc, #336]	; (803c190 <SIMCOM_DMA_IrqHandler+0x558>)
 803c040:	4293      	cmp	r3, r2
 803c042:	d012      	beq.n	803c06a <SIMCOM_DMA_IrqHandler+0x432>
 803c044:	4b48      	ldr	r3, [pc, #288]	; (803c168 <SIMCOM_DMA_IrqHandler+0x530>)
 803c046:	681b      	ldr	r3, [r3, #0]
 803c048:	4a52      	ldr	r2, [pc, #328]	; (803c194 <SIMCOM_DMA_IrqHandler+0x55c>)
 803c04a:	4293      	cmp	r3, r2
 803c04c:	d00a      	beq.n	803c064 <SIMCOM_DMA_IrqHandler+0x42c>
 803c04e:	4b46      	ldr	r3, [pc, #280]	; (803c168 <SIMCOM_DMA_IrqHandler+0x530>)
 803c050:	681b      	ldr	r3, [r3, #0]
 803c052:	4a51      	ldr	r2, [pc, #324]	; (803c198 <SIMCOM_DMA_IrqHandler+0x560>)
 803c054:	4293      	cmp	r3, r2
 803c056:	d102      	bne.n	803c05e <SIMCOM_DMA_IrqHandler+0x426>
 803c058:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 803c05c:	e01e      	b.n	803c09c <SIMCOM_DMA_IrqHandler+0x464>
 803c05e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 803c062:	e01b      	b.n	803c09c <SIMCOM_DMA_IrqHandler+0x464>
 803c064:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 803c068:	e018      	b.n	803c09c <SIMCOM_DMA_IrqHandler+0x464>
 803c06a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 803c06e:	e015      	b.n	803c09c <SIMCOM_DMA_IrqHandler+0x464>
 803c070:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 803c074:	e012      	b.n	803c09c <SIMCOM_DMA_IrqHandler+0x464>
 803c076:	f44f 6300 	mov.w	r3, #2048	; 0x800
 803c07a:	e00f      	b.n	803c09c <SIMCOM_DMA_IrqHandler+0x464>
 803c07c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 803c080:	e00c      	b.n	803c09c <SIMCOM_DMA_IrqHandler+0x464>
 803c082:	f44f 6300 	mov.w	r3, #2048	; 0x800
 803c086:	e009      	b.n	803c09c <SIMCOM_DMA_IrqHandler+0x464>
 803c088:	f44f 6300 	mov.w	r3, #2048	; 0x800
 803c08c:	e006      	b.n	803c09c <SIMCOM_DMA_IrqHandler+0x464>
 803c08e:	2320      	movs	r3, #32
 803c090:	e004      	b.n	803c09c <SIMCOM_DMA_IrqHandler+0x464>
 803c092:	2320      	movs	r3, #32
 803c094:	e002      	b.n	803c09c <SIMCOM_DMA_IrqHandler+0x464>
 803c096:	2320      	movs	r3, #32
 803c098:	e000      	b.n	803c09c <SIMCOM_DMA_IrqHandler+0x464>
 803c09a:	2320      	movs	r3, #32
 803c09c:	4a40      	ldr	r2, [pc, #256]	; (803c1a0 <SIMCOM_DMA_IrqHandler+0x568>)
 803c09e:	60d3      	str	r3, [r2, #12]
 803c0a0:	e151      	b.n	803c346 <SIMCOM_DMA_IrqHandler+0x70e>
 803c0a2:	4b31      	ldr	r3, [pc, #196]	; (803c168 <SIMCOM_DMA_IrqHandler+0x530>)
 803c0a4:	681b      	ldr	r3, [r3, #0]
 803c0a6:	461a      	mov	r2, r3
 803c0a8:	4b3e      	ldr	r3, [pc, #248]	; (803c1a4 <SIMCOM_DMA_IrqHandler+0x56c>)
 803c0aa:	429a      	cmp	r2, r3
 803c0ac:	f240 8084 	bls.w	803c1b8 <SIMCOM_DMA_IrqHandler+0x580>
 803c0b0:	4b2d      	ldr	r3, [pc, #180]	; (803c168 <SIMCOM_DMA_IrqHandler+0x530>)
 803c0b2:	681b      	ldr	r3, [r3, #0]
 803c0b4:	4a2d      	ldr	r2, [pc, #180]	; (803c16c <SIMCOM_DMA_IrqHandler+0x534>)
 803c0b6:	4293      	cmp	r3, r2
 803c0b8:	d07a      	beq.n	803c1b0 <SIMCOM_DMA_IrqHandler+0x578>
 803c0ba:	4b2b      	ldr	r3, [pc, #172]	; (803c168 <SIMCOM_DMA_IrqHandler+0x530>)
 803c0bc:	681b      	ldr	r3, [r3, #0]
 803c0be:	4a2c      	ldr	r2, [pc, #176]	; (803c170 <SIMCOM_DMA_IrqHandler+0x538>)
 803c0c0:	4293      	cmp	r3, r2
 803c0c2:	d073      	beq.n	803c1ac <SIMCOM_DMA_IrqHandler+0x574>
 803c0c4:	4b28      	ldr	r3, [pc, #160]	; (803c168 <SIMCOM_DMA_IrqHandler+0x530>)
 803c0c6:	681b      	ldr	r3, [r3, #0]
 803c0c8:	4a2a      	ldr	r2, [pc, #168]	; (803c174 <SIMCOM_DMA_IrqHandler+0x53c>)
 803c0ca:	4293      	cmp	r3, r2
 803c0cc:	d06c      	beq.n	803c1a8 <SIMCOM_DMA_IrqHandler+0x570>
 803c0ce:	4b26      	ldr	r3, [pc, #152]	; (803c168 <SIMCOM_DMA_IrqHandler+0x530>)
 803c0d0:	681b      	ldr	r3, [r3, #0]
 803c0d2:	4a29      	ldr	r2, [pc, #164]	; (803c178 <SIMCOM_DMA_IrqHandler+0x540>)
 803c0d4:	4293      	cmp	r3, r2
 803c0d6:	d042      	beq.n	803c15e <SIMCOM_DMA_IrqHandler+0x526>
 803c0d8:	4b23      	ldr	r3, [pc, #140]	; (803c168 <SIMCOM_DMA_IrqHandler+0x530>)
 803c0da:	681b      	ldr	r3, [r3, #0]
 803c0dc:	4a27      	ldr	r2, [pc, #156]	; (803c17c <SIMCOM_DMA_IrqHandler+0x544>)
 803c0de:	4293      	cmp	r3, r2
 803c0e0:	d03a      	beq.n	803c158 <SIMCOM_DMA_IrqHandler+0x520>
 803c0e2:	4b21      	ldr	r3, [pc, #132]	; (803c168 <SIMCOM_DMA_IrqHandler+0x530>)
 803c0e4:	681b      	ldr	r3, [r3, #0]
 803c0e6:	4a26      	ldr	r2, [pc, #152]	; (803c180 <SIMCOM_DMA_IrqHandler+0x548>)
 803c0e8:	4293      	cmp	r3, r2
 803c0ea:	d032      	beq.n	803c152 <SIMCOM_DMA_IrqHandler+0x51a>
 803c0ec:	4b1e      	ldr	r3, [pc, #120]	; (803c168 <SIMCOM_DMA_IrqHandler+0x530>)
 803c0ee:	681b      	ldr	r3, [r3, #0]
 803c0f0:	4a24      	ldr	r2, [pc, #144]	; (803c184 <SIMCOM_DMA_IrqHandler+0x54c>)
 803c0f2:	4293      	cmp	r3, r2
 803c0f4:	d02a      	beq.n	803c14c <SIMCOM_DMA_IrqHandler+0x514>
 803c0f6:	4b1c      	ldr	r3, [pc, #112]	; (803c168 <SIMCOM_DMA_IrqHandler+0x530>)
 803c0f8:	681b      	ldr	r3, [r3, #0]
 803c0fa:	4a23      	ldr	r2, [pc, #140]	; (803c188 <SIMCOM_DMA_IrqHandler+0x550>)
 803c0fc:	4293      	cmp	r3, r2
 803c0fe:	d022      	beq.n	803c146 <SIMCOM_DMA_IrqHandler+0x50e>
 803c100:	4b19      	ldr	r3, [pc, #100]	; (803c168 <SIMCOM_DMA_IrqHandler+0x530>)
 803c102:	681b      	ldr	r3, [r3, #0]
 803c104:	4a21      	ldr	r2, [pc, #132]	; (803c18c <SIMCOM_DMA_IrqHandler+0x554>)
 803c106:	4293      	cmp	r3, r2
 803c108:	d01a      	beq.n	803c140 <SIMCOM_DMA_IrqHandler+0x508>
 803c10a:	4b17      	ldr	r3, [pc, #92]	; (803c168 <SIMCOM_DMA_IrqHandler+0x530>)
 803c10c:	681b      	ldr	r3, [r3, #0]
 803c10e:	4a20      	ldr	r2, [pc, #128]	; (803c190 <SIMCOM_DMA_IrqHandler+0x558>)
 803c110:	4293      	cmp	r3, r2
 803c112:	d012      	beq.n	803c13a <SIMCOM_DMA_IrqHandler+0x502>
 803c114:	4b14      	ldr	r3, [pc, #80]	; (803c168 <SIMCOM_DMA_IrqHandler+0x530>)
 803c116:	681b      	ldr	r3, [r3, #0]
 803c118:	4a1e      	ldr	r2, [pc, #120]	; (803c194 <SIMCOM_DMA_IrqHandler+0x55c>)
 803c11a:	4293      	cmp	r3, r2
 803c11c:	d00a      	beq.n	803c134 <SIMCOM_DMA_IrqHandler+0x4fc>
 803c11e:	4b12      	ldr	r3, [pc, #72]	; (803c168 <SIMCOM_DMA_IrqHandler+0x530>)
 803c120:	681b      	ldr	r3, [r3, #0]
 803c122:	4a1d      	ldr	r2, [pc, #116]	; (803c198 <SIMCOM_DMA_IrqHandler+0x560>)
 803c124:	4293      	cmp	r3, r2
 803c126:	d102      	bne.n	803c12e <SIMCOM_DMA_IrqHandler+0x4f6>
 803c128:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 803c12c:	e041      	b.n	803c1b2 <SIMCOM_DMA_IrqHandler+0x57a>
 803c12e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 803c132:	e03e      	b.n	803c1b2 <SIMCOM_DMA_IrqHandler+0x57a>
 803c134:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 803c138:	e03b      	b.n	803c1b2 <SIMCOM_DMA_IrqHandler+0x57a>
 803c13a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 803c13e:	e038      	b.n	803c1b2 <SIMCOM_DMA_IrqHandler+0x57a>
 803c140:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 803c144:	e035      	b.n	803c1b2 <SIMCOM_DMA_IrqHandler+0x57a>
 803c146:	f44f 6300 	mov.w	r3, #2048	; 0x800
 803c14a:	e032      	b.n	803c1b2 <SIMCOM_DMA_IrqHandler+0x57a>
 803c14c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 803c150:	e02f      	b.n	803c1b2 <SIMCOM_DMA_IrqHandler+0x57a>
 803c152:	f44f 6300 	mov.w	r3, #2048	; 0x800
 803c156:	e02c      	b.n	803c1b2 <SIMCOM_DMA_IrqHandler+0x57a>
 803c158:	f44f 6300 	mov.w	r3, #2048	; 0x800
 803c15c:	e029      	b.n	803c1b2 <SIMCOM_DMA_IrqHandler+0x57a>
 803c15e:	2320      	movs	r3, #32
 803c160:	e027      	b.n	803c1b2 <SIMCOM_DMA_IrqHandler+0x57a>
 803c162:	bf00      	nop
 803c164:	40026000 	.word	0x40026000
 803c168:	20008700 	.word	0x20008700
 803c16c:	40026010 	.word	0x40026010
 803c170:	40026410 	.word	0x40026410
 803c174:	40026070 	.word	0x40026070
 803c178:	40026470 	.word	0x40026470
 803c17c:	40026028 	.word	0x40026028
 803c180:	40026428 	.word	0x40026428
 803c184:	40026088 	.word	0x40026088
 803c188:	40026488 	.word	0x40026488
 803c18c:	40026040 	.word	0x40026040
 803c190:	40026440 	.word	0x40026440
 803c194:	400260a0 	.word	0x400260a0
 803c198:	400264a0 	.word	0x400264a0
 803c19c:	40026458 	.word	0x40026458
 803c1a0:	40026400 	.word	0x40026400
 803c1a4:	400260b8 	.word	0x400260b8
 803c1a8:	2320      	movs	r3, #32
 803c1aa:	e002      	b.n	803c1b2 <SIMCOM_DMA_IrqHandler+0x57a>
 803c1ac:	2320      	movs	r3, #32
 803c1ae:	e000      	b.n	803c1b2 <SIMCOM_DMA_IrqHandler+0x57a>
 803c1b0:	2320      	movs	r3, #32
 803c1b2:	4a9b      	ldr	r2, [pc, #620]	; (803c420 <SIMCOM_DMA_IrqHandler+0x7e8>)
 803c1b4:	6093      	str	r3, [r2, #8]
 803c1b6:	e0c6      	b.n	803c346 <SIMCOM_DMA_IrqHandler+0x70e>
 803c1b8:	4b9a      	ldr	r3, [pc, #616]	; (803c424 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c1ba:	681b      	ldr	r3, [r3, #0]
 803c1bc:	461a      	mov	r2, r3
 803c1be:	4b9a      	ldr	r3, [pc, #616]	; (803c428 <SIMCOM_DMA_IrqHandler+0x7f0>)
 803c1c0:	429a      	cmp	r2, r3
 803c1c2:	d960      	bls.n	803c286 <SIMCOM_DMA_IrqHandler+0x64e>
 803c1c4:	4b97      	ldr	r3, [pc, #604]	; (803c424 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c1c6:	681b      	ldr	r3, [r3, #0]
 803c1c8:	4a98      	ldr	r2, [pc, #608]	; (803c42c <SIMCOM_DMA_IrqHandler+0x7f4>)
 803c1ca:	4293      	cmp	r3, r2
 803c1cc:	d057      	beq.n	803c27e <SIMCOM_DMA_IrqHandler+0x646>
 803c1ce:	4b95      	ldr	r3, [pc, #596]	; (803c424 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c1d0:	681b      	ldr	r3, [r3, #0]
 803c1d2:	4a97      	ldr	r2, [pc, #604]	; (803c430 <SIMCOM_DMA_IrqHandler+0x7f8>)
 803c1d4:	4293      	cmp	r3, r2
 803c1d6:	d050      	beq.n	803c27a <SIMCOM_DMA_IrqHandler+0x642>
 803c1d8:	4b92      	ldr	r3, [pc, #584]	; (803c424 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c1da:	681b      	ldr	r3, [r3, #0]
 803c1dc:	4a95      	ldr	r2, [pc, #596]	; (803c434 <SIMCOM_DMA_IrqHandler+0x7fc>)
 803c1de:	4293      	cmp	r3, r2
 803c1e0:	d049      	beq.n	803c276 <SIMCOM_DMA_IrqHandler+0x63e>
 803c1e2:	4b90      	ldr	r3, [pc, #576]	; (803c424 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c1e4:	681b      	ldr	r3, [r3, #0]
 803c1e6:	4a94      	ldr	r2, [pc, #592]	; (803c438 <SIMCOM_DMA_IrqHandler+0x800>)
 803c1e8:	4293      	cmp	r3, r2
 803c1ea:	d042      	beq.n	803c272 <SIMCOM_DMA_IrqHandler+0x63a>
 803c1ec:	4b8d      	ldr	r3, [pc, #564]	; (803c424 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c1ee:	681b      	ldr	r3, [r3, #0]
 803c1f0:	4a92      	ldr	r2, [pc, #584]	; (803c43c <SIMCOM_DMA_IrqHandler+0x804>)
 803c1f2:	4293      	cmp	r3, r2
 803c1f4:	d03a      	beq.n	803c26c <SIMCOM_DMA_IrqHandler+0x634>
 803c1f6:	4b8b      	ldr	r3, [pc, #556]	; (803c424 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c1f8:	681b      	ldr	r3, [r3, #0]
 803c1fa:	4a91      	ldr	r2, [pc, #580]	; (803c440 <SIMCOM_DMA_IrqHandler+0x808>)
 803c1fc:	4293      	cmp	r3, r2
 803c1fe:	d032      	beq.n	803c266 <SIMCOM_DMA_IrqHandler+0x62e>
 803c200:	4b88      	ldr	r3, [pc, #544]	; (803c424 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c202:	681b      	ldr	r3, [r3, #0]
 803c204:	4a8f      	ldr	r2, [pc, #572]	; (803c444 <SIMCOM_DMA_IrqHandler+0x80c>)
 803c206:	4293      	cmp	r3, r2
 803c208:	d02a      	beq.n	803c260 <SIMCOM_DMA_IrqHandler+0x628>
 803c20a:	4b86      	ldr	r3, [pc, #536]	; (803c424 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c20c:	681b      	ldr	r3, [r3, #0]
 803c20e:	4a8e      	ldr	r2, [pc, #568]	; (803c448 <SIMCOM_DMA_IrqHandler+0x810>)
 803c210:	4293      	cmp	r3, r2
 803c212:	d022      	beq.n	803c25a <SIMCOM_DMA_IrqHandler+0x622>
 803c214:	4b83      	ldr	r3, [pc, #524]	; (803c424 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c216:	681b      	ldr	r3, [r3, #0]
 803c218:	4a8c      	ldr	r2, [pc, #560]	; (803c44c <SIMCOM_DMA_IrqHandler+0x814>)
 803c21a:	4293      	cmp	r3, r2
 803c21c:	d01a      	beq.n	803c254 <SIMCOM_DMA_IrqHandler+0x61c>
 803c21e:	4b81      	ldr	r3, [pc, #516]	; (803c424 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c220:	681b      	ldr	r3, [r3, #0]
 803c222:	4a8b      	ldr	r2, [pc, #556]	; (803c450 <SIMCOM_DMA_IrqHandler+0x818>)
 803c224:	4293      	cmp	r3, r2
 803c226:	d012      	beq.n	803c24e <SIMCOM_DMA_IrqHandler+0x616>
 803c228:	4b7e      	ldr	r3, [pc, #504]	; (803c424 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c22a:	681b      	ldr	r3, [r3, #0]
 803c22c:	4a89      	ldr	r2, [pc, #548]	; (803c454 <SIMCOM_DMA_IrqHandler+0x81c>)
 803c22e:	4293      	cmp	r3, r2
 803c230:	d00a      	beq.n	803c248 <SIMCOM_DMA_IrqHandler+0x610>
 803c232:	4b7c      	ldr	r3, [pc, #496]	; (803c424 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c234:	681b      	ldr	r3, [r3, #0]
 803c236:	4a88      	ldr	r2, [pc, #544]	; (803c458 <SIMCOM_DMA_IrqHandler+0x820>)
 803c238:	4293      	cmp	r3, r2
 803c23a:	d102      	bne.n	803c242 <SIMCOM_DMA_IrqHandler+0x60a>
 803c23c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 803c240:	e01e      	b.n	803c280 <SIMCOM_DMA_IrqHandler+0x648>
 803c242:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 803c246:	e01b      	b.n	803c280 <SIMCOM_DMA_IrqHandler+0x648>
 803c248:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 803c24c:	e018      	b.n	803c280 <SIMCOM_DMA_IrqHandler+0x648>
 803c24e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 803c252:	e015      	b.n	803c280 <SIMCOM_DMA_IrqHandler+0x648>
 803c254:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 803c258:	e012      	b.n	803c280 <SIMCOM_DMA_IrqHandler+0x648>
 803c25a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 803c25e:	e00f      	b.n	803c280 <SIMCOM_DMA_IrqHandler+0x648>
 803c260:	f44f 6300 	mov.w	r3, #2048	; 0x800
 803c264:	e00c      	b.n	803c280 <SIMCOM_DMA_IrqHandler+0x648>
 803c266:	f44f 6300 	mov.w	r3, #2048	; 0x800
 803c26a:	e009      	b.n	803c280 <SIMCOM_DMA_IrqHandler+0x648>
 803c26c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 803c270:	e006      	b.n	803c280 <SIMCOM_DMA_IrqHandler+0x648>
 803c272:	2320      	movs	r3, #32
 803c274:	e004      	b.n	803c280 <SIMCOM_DMA_IrqHandler+0x648>
 803c276:	2320      	movs	r3, #32
 803c278:	e002      	b.n	803c280 <SIMCOM_DMA_IrqHandler+0x648>
 803c27a:	2320      	movs	r3, #32
 803c27c:	e000      	b.n	803c280 <SIMCOM_DMA_IrqHandler+0x648>
 803c27e:	2320      	movs	r3, #32
 803c280:	4a76      	ldr	r2, [pc, #472]	; (803c45c <SIMCOM_DMA_IrqHandler+0x824>)
 803c282:	60d3      	str	r3, [r2, #12]
 803c284:	e05f      	b.n	803c346 <SIMCOM_DMA_IrqHandler+0x70e>
 803c286:	4b67      	ldr	r3, [pc, #412]	; (803c424 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c288:	681b      	ldr	r3, [r3, #0]
 803c28a:	4a68      	ldr	r2, [pc, #416]	; (803c42c <SIMCOM_DMA_IrqHandler+0x7f4>)
 803c28c:	4293      	cmp	r3, r2
 803c28e:	d057      	beq.n	803c340 <SIMCOM_DMA_IrqHandler+0x708>
 803c290:	4b64      	ldr	r3, [pc, #400]	; (803c424 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c292:	681b      	ldr	r3, [r3, #0]
 803c294:	4a66      	ldr	r2, [pc, #408]	; (803c430 <SIMCOM_DMA_IrqHandler+0x7f8>)
 803c296:	4293      	cmp	r3, r2
 803c298:	d050      	beq.n	803c33c <SIMCOM_DMA_IrqHandler+0x704>
 803c29a:	4b62      	ldr	r3, [pc, #392]	; (803c424 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c29c:	681b      	ldr	r3, [r3, #0]
 803c29e:	4a65      	ldr	r2, [pc, #404]	; (803c434 <SIMCOM_DMA_IrqHandler+0x7fc>)
 803c2a0:	4293      	cmp	r3, r2
 803c2a2:	d049      	beq.n	803c338 <SIMCOM_DMA_IrqHandler+0x700>
 803c2a4:	4b5f      	ldr	r3, [pc, #380]	; (803c424 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c2a6:	681b      	ldr	r3, [r3, #0]
 803c2a8:	4a63      	ldr	r2, [pc, #396]	; (803c438 <SIMCOM_DMA_IrqHandler+0x800>)
 803c2aa:	4293      	cmp	r3, r2
 803c2ac:	d042      	beq.n	803c334 <SIMCOM_DMA_IrqHandler+0x6fc>
 803c2ae:	4b5d      	ldr	r3, [pc, #372]	; (803c424 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c2b0:	681b      	ldr	r3, [r3, #0]
 803c2b2:	4a62      	ldr	r2, [pc, #392]	; (803c43c <SIMCOM_DMA_IrqHandler+0x804>)
 803c2b4:	4293      	cmp	r3, r2
 803c2b6:	d03a      	beq.n	803c32e <SIMCOM_DMA_IrqHandler+0x6f6>
 803c2b8:	4b5a      	ldr	r3, [pc, #360]	; (803c424 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c2ba:	681b      	ldr	r3, [r3, #0]
 803c2bc:	4a60      	ldr	r2, [pc, #384]	; (803c440 <SIMCOM_DMA_IrqHandler+0x808>)
 803c2be:	4293      	cmp	r3, r2
 803c2c0:	d032      	beq.n	803c328 <SIMCOM_DMA_IrqHandler+0x6f0>
 803c2c2:	4b58      	ldr	r3, [pc, #352]	; (803c424 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c2c4:	681b      	ldr	r3, [r3, #0]
 803c2c6:	4a5f      	ldr	r2, [pc, #380]	; (803c444 <SIMCOM_DMA_IrqHandler+0x80c>)
 803c2c8:	4293      	cmp	r3, r2
 803c2ca:	d02a      	beq.n	803c322 <SIMCOM_DMA_IrqHandler+0x6ea>
 803c2cc:	4b55      	ldr	r3, [pc, #340]	; (803c424 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c2ce:	681b      	ldr	r3, [r3, #0]
 803c2d0:	4a5d      	ldr	r2, [pc, #372]	; (803c448 <SIMCOM_DMA_IrqHandler+0x810>)
 803c2d2:	4293      	cmp	r3, r2
 803c2d4:	d022      	beq.n	803c31c <SIMCOM_DMA_IrqHandler+0x6e4>
 803c2d6:	4b53      	ldr	r3, [pc, #332]	; (803c424 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c2d8:	681b      	ldr	r3, [r3, #0]
 803c2da:	4a5c      	ldr	r2, [pc, #368]	; (803c44c <SIMCOM_DMA_IrqHandler+0x814>)
 803c2dc:	4293      	cmp	r3, r2
 803c2de:	d01a      	beq.n	803c316 <SIMCOM_DMA_IrqHandler+0x6de>
 803c2e0:	4b50      	ldr	r3, [pc, #320]	; (803c424 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c2e2:	681b      	ldr	r3, [r3, #0]
 803c2e4:	4a5a      	ldr	r2, [pc, #360]	; (803c450 <SIMCOM_DMA_IrqHandler+0x818>)
 803c2e6:	4293      	cmp	r3, r2
 803c2e8:	d012      	beq.n	803c310 <SIMCOM_DMA_IrqHandler+0x6d8>
 803c2ea:	4b4e      	ldr	r3, [pc, #312]	; (803c424 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c2ec:	681b      	ldr	r3, [r3, #0]
 803c2ee:	4a59      	ldr	r2, [pc, #356]	; (803c454 <SIMCOM_DMA_IrqHandler+0x81c>)
 803c2f0:	4293      	cmp	r3, r2
 803c2f2:	d00a      	beq.n	803c30a <SIMCOM_DMA_IrqHandler+0x6d2>
 803c2f4:	4b4b      	ldr	r3, [pc, #300]	; (803c424 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c2f6:	681b      	ldr	r3, [r3, #0]
 803c2f8:	4a57      	ldr	r2, [pc, #348]	; (803c458 <SIMCOM_DMA_IrqHandler+0x820>)
 803c2fa:	4293      	cmp	r3, r2
 803c2fc:	d102      	bne.n	803c304 <SIMCOM_DMA_IrqHandler+0x6cc>
 803c2fe:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 803c302:	e01e      	b.n	803c342 <SIMCOM_DMA_IrqHandler+0x70a>
 803c304:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 803c308:	e01b      	b.n	803c342 <SIMCOM_DMA_IrqHandler+0x70a>
 803c30a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 803c30e:	e018      	b.n	803c342 <SIMCOM_DMA_IrqHandler+0x70a>
 803c310:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 803c314:	e015      	b.n	803c342 <SIMCOM_DMA_IrqHandler+0x70a>
 803c316:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 803c31a:	e012      	b.n	803c342 <SIMCOM_DMA_IrqHandler+0x70a>
 803c31c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 803c320:	e00f      	b.n	803c342 <SIMCOM_DMA_IrqHandler+0x70a>
 803c322:	f44f 6300 	mov.w	r3, #2048	; 0x800
 803c326:	e00c      	b.n	803c342 <SIMCOM_DMA_IrqHandler+0x70a>
 803c328:	f44f 6300 	mov.w	r3, #2048	; 0x800
 803c32c:	e009      	b.n	803c342 <SIMCOM_DMA_IrqHandler+0x70a>
 803c32e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 803c332:	e006      	b.n	803c342 <SIMCOM_DMA_IrqHandler+0x70a>
 803c334:	2320      	movs	r3, #32
 803c336:	e004      	b.n	803c342 <SIMCOM_DMA_IrqHandler+0x70a>
 803c338:	2320      	movs	r3, #32
 803c33a:	e002      	b.n	803c342 <SIMCOM_DMA_IrqHandler+0x70a>
 803c33c:	2320      	movs	r3, #32
 803c33e:	e000      	b.n	803c342 <SIMCOM_DMA_IrqHandler+0x70a>
 803c340:	2320      	movs	r3, #32
 803c342:	4a46      	ldr	r2, [pc, #280]	; (803c45c <SIMCOM_DMA_IrqHandler+0x824>)
 803c344:	6093      	str	r3, [r2, #8]
        SIMCOM_Check_Buffer();
 803c346:	f000 fd93 	bl	803ce70 <SIMCOM_Check_Buffer>
}
 803c34a:	f000 bd45 	b.w	803cdd8 <SIMCOM_DMA_IrqHandler+0x11a0>
        __HAL_DMA_CLEAR_FLAG(&hdma_usart1_rx, __HAL_DMA_GET_TE_FLAG_INDEX(&hdma_usart1_rx));
 803c34e:	4b35      	ldr	r3, [pc, #212]	; (803c424 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c350:	681b      	ldr	r3, [r3, #0]
 803c352:	461a      	mov	r2, r3
 803c354:	4b42      	ldr	r3, [pc, #264]	; (803c460 <SIMCOM_DMA_IrqHandler+0x828>)
 803c356:	429a      	cmp	r2, r3
 803c358:	f240 8084 	bls.w	803c464 <SIMCOM_DMA_IrqHandler+0x82c>
 803c35c:	4b31      	ldr	r3, [pc, #196]	; (803c424 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c35e:	681b      	ldr	r3, [r3, #0]
 803c360:	4a32      	ldr	r2, [pc, #200]	; (803c42c <SIMCOM_DMA_IrqHandler+0x7f4>)
 803c362:	4293      	cmp	r3, r2
 803c364:	d057      	beq.n	803c416 <SIMCOM_DMA_IrqHandler+0x7de>
 803c366:	4b2f      	ldr	r3, [pc, #188]	; (803c424 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c368:	681b      	ldr	r3, [r3, #0]
 803c36a:	4a31      	ldr	r2, [pc, #196]	; (803c430 <SIMCOM_DMA_IrqHandler+0x7f8>)
 803c36c:	4293      	cmp	r3, r2
 803c36e:	d050      	beq.n	803c412 <SIMCOM_DMA_IrqHandler+0x7da>
 803c370:	4b2c      	ldr	r3, [pc, #176]	; (803c424 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c372:	681b      	ldr	r3, [r3, #0]
 803c374:	4a2f      	ldr	r2, [pc, #188]	; (803c434 <SIMCOM_DMA_IrqHandler+0x7fc>)
 803c376:	4293      	cmp	r3, r2
 803c378:	d049      	beq.n	803c40e <SIMCOM_DMA_IrqHandler+0x7d6>
 803c37a:	4b2a      	ldr	r3, [pc, #168]	; (803c424 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c37c:	681b      	ldr	r3, [r3, #0]
 803c37e:	4a2e      	ldr	r2, [pc, #184]	; (803c438 <SIMCOM_DMA_IrqHandler+0x800>)
 803c380:	4293      	cmp	r3, r2
 803c382:	d042      	beq.n	803c40a <SIMCOM_DMA_IrqHandler+0x7d2>
 803c384:	4b27      	ldr	r3, [pc, #156]	; (803c424 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c386:	681b      	ldr	r3, [r3, #0]
 803c388:	4a2c      	ldr	r2, [pc, #176]	; (803c43c <SIMCOM_DMA_IrqHandler+0x804>)
 803c38a:	4293      	cmp	r3, r2
 803c38c:	d03a      	beq.n	803c404 <SIMCOM_DMA_IrqHandler+0x7cc>
 803c38e:	4b25      	ldr	r3, [pc, #148]	; (803c424 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c390:	681b      	ldr	r3, [r3, #0]
 803c392:	4a2b      	ldr	r2, [pc, #172]	; (803c440 <SIMCOM_DMA_IrqHandler+0x808>)
 803c394:	4293      	cmp	r3, r2
 803c396:	d032      	beq.n	803c3fe <SIMCOM_DMA_IrqHandler+0x7c6>
 803c398:	4b22      	ldr	r3, [pc, #136]	; (803c424 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c39a:	681b      	ldr	r3, [r3, #0]
 803c39c:	4a29      	ldr	r2, [pc, #164]	; (803c444 <SIMCOM_DMA_IrqHandler+0x80c>)
 803c39e:	4293      	cmp	r3, r2
 803c3a0:	d02a      	beq.n	803c3f8 <SIMCOM_DMA_IrqHandler+0x7c0>
 803c3a2:	4b20      	ldr	r3, [pc, #128]	; (803c424 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c3a4:	681b      	ldr	r3, [r3, #0]
 803c3a6:	4a28      	ldr	r2, [pc, #160]	; (803c448 <SIMCOM_DMA_IrqHandler+0x810>)
 803c3a8:	4293      	cmp	r3, r2
 803c3aa:	d022      	beq.n	803c3f2 <SIMCOM_DMA_IrqHandler+0x7ba>
 803c3ac:	4b1d      	ldr	r3, [pc, #116]	; (803c424 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c3ae:	681b      	ldr	r3, [r3, #0]
 803c3b0:	4a26      	ldr	r2, [pc, #152]	; (803c44c <SIMCOM_DMA_IrqHandler+0x814>)
 803c3b2:	4293      	cmp	r3, r2
 803c3b4:	d01a      	beq.n	803c3ec <SIMCOM_DMA_IrqHandler+0x7b4>
 803c3b6:	4b1b      	ldr	r3, [pc, #108]	; (803c424 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c3b8:	681b      	ldr	r3, [r3, #0]
 803c3ba:	4a25      	ldr	r2, [pc, #148]	; (803c450 <SIMCOM_DMA_IrqHandler+0x818>)
 803c3bc:	4293      	cmp	r3, r2
 803c3be:	d012      	beq.n	803c3e6 <SIMCOM_DMA_IrqHandler+0x7ae>
 803c3c0:	4b18      	ldr	r3, [pc, #96]	; (803c424 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c3c2:	681b      	ldr	r3, [r3, #0]
 803c3c4:	4a23      	ldr	r2, [pc, #140]	; (803c454 <SIMCOM_DMA_IrqHandler+0x81c>)
 803c3c6:	4293      	cmp	r3, r2
 803c3c8:	d00a      	beq.n	803c3e0 <SIMCOM_DMA_IrqHandler+0x7a8>
 803c3ca:	4b16      	ldr	r3, [pc, #88]	; (803c424 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c3cc:	681b      	ldr	r3, [r3, #0]
 803c3ce:	4a22      	ldr	r2, [pc, #136]	; (803c458 <SIMCOM_DMA_IrqHandler+0x820>)
 803c3d0:	4293      	cmp	r3, r2
 803c3d2:	d102      	bne.n	803c3da <SIMCOM_DMA_IrqHandler+0x7a2>
 803c3d4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 803c3d8:	e01e      	b.n	803c418 <SIMCOM_DMA_IrqHandler+0x7e0>
 803c3da:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 803c3de:	e01b      	b.n	803c418 <SIMCOM_DMA_IrqHandler+0x7e0>
 803c3e0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 803c3e4:	e018      	b.n	803c418 <SIMCOM_DMA_IrqHandler+0x7e0>
 803c3e6:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 803c3ea:	e015      	b.n	803c418 <SIMCOM_DMA_IrqHandler+0x7e0>
 803c3ec:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 803c3f0:	e012      	b.n	803c418 <SIMCOM_DMA_IrqHandler+0x7e0>
 803c3f2:	f44f 7300 	mov.w	r3, #512	; 0x200
 803c3f6:	e00f      	b.n	803c418 <SIMCOM_DMA_IrqHandler+0x7e0>
 803c3f8:	f44f 7300 	mov.w	r3, #512	; 0x200
 803c3fc:	e00c      	b.n	803c418 <SIMCOM_DMA_IrqHandler+0x7e0>
 803c3fe:	f44f 7300 	mov.w	r3, #512	; 0x200
 803c402:	e009      	b.n	803c418 <SIMCOM_DMA_IrqHandler+0x7e0>
 803c404:	f44f 7300 	mov.w	r3, #512	; 0x200
 803c408:	e006      	b.n	803c418 <SIMCOM_DMA_IrqHandler+0x7e0>
 803c40a:	2308      	movs	r3, #8
 803c40c:	e004      	b.n	803c418 <SIMCOM_DMA_IrqHandler+0x7e0>
 803c40e:	2308      	movs	r3, #8
 803c410:	e002      	b.n	803c418 <SIMCOM_DMA_IrqHandler+0x7e0>
 803c412:	2308      	movs	r3, #8
 803c414:	e000      	b.n	803c418 <SIMCOM_DMA_IrqHandler+0x7e0>
 803c416:	2308      	movs	r3, #8
 803c418:	4a01      	ldr	r2, [pc, #4]	; (803c420 <SIMCOM_DMA_IrqHandler+0x7e8>)
 803c41a:	60d3      	str	r3, [r2, #12]
 803c41c:	e173      	b.n	803c706 <SIMCOM_DMA_IrqHandler+0xace>
 803c41e:	bf00      	nop
 803c420:	40026400 	.word	0x40026400
 803c424:	20008700 	.word	0x20008700
 803c428:	40026058 	.word	0x40026058
 803c42c:	40026010 	.word	0x40026010
 803c430:	40026410 	.word	0x40026410
 803c434:	40026070 	.word	0x40026070
 803c438:	40026470 	.word	0x40026470
 803c43c:	40026028 	.word	0x40026028
 803c440:	40026428 	.word	0x40026428
 803c444:	40026088 	.word	0x40026088
 803c448:	40026488 	.word	0x40026488
 803c44c:	40026040 	.word	0x40026040
 803c450:	40026440 	.word	0x40026440
 803c454:	400260a0 	.word	0x400260a0
 803c458:	400264a0 	.word	0x400264a0
 803c45c:	40026000 	.word	0x40026000
 803c460:	40026458 	.word	0x40026458
 803c464:	4b95      	ldr	r3, [pc, #596]	; (803c6bc <SIMCOM_DMA_IrqHandler+0xa84>)
 803c466:	681b      	ldr	r3, [r3, #0]
 803c468:	461a      	mov	r2, r3
 803c46a:	4b95      	ldr	r3, [pc, #596]	; (803c6c0 <SIMCOM_DMA_IrqHandler+0xa88>)
 803c46c:	429a      	cmp	r2, r3
 803c46e:	d960      	bls.n	803c532 <SIMCOM_DMA_IrqHandler+0x8fa>
 803c470:	4b92      	ldr	r3, [pc, #584]	; (803c6bc <SIMCOM_DMA_IrqHandler+0xa84>)
 803c472:	681b      	ldr	r3, [r3, #0]
 803c474:	4a93      	ldr	r2, [pc, #588]	; (803c6c4 <SIMCOM_DMA_IrqHandler+0xa8c>)
 803c476:	4293      	cmp	r3, r2
 803c478:	d057      	beq.n	803c52a <SIMCOM_DMA_IrqHandler+0x8f2>
 803c47a:	4b90      	ldr	r3, [pc, #576]	; (803c6bc <SIMCOM_DMA_IrqHandler+0xa84>)
 803c47c:	681b      	ldr	r3, [r3, #0]
 803c47e:	4a92      	ldr	r2, [pc, #584]	; (803c6c8 <SIMCOM_DMA_IrqHandler+0xa90>)
 803c480:	4293      	cmp	r3, r2
 803c482:	d050      	beq.n	803c526 <SIMCOM_DMA_IrqHandler+0x8ee>
 803c484:	4b8d      	ldr	r3, [pc, #564]	; (803c6bc <SIMCOM_DMA_IrqHandler+0xa84>)
 803c486:	681b      	ldr	r3, [r3, #0]
 803c488:	4a90      	ldr	r2, [pc, #576]	; (803c6cc <SIMCOM_DMA_IrqHandler+0xa94>)
 803c48a:	4293      	cmp	r3, r2
 803c48c:	d049      	beq.n	803c522 <SIMCOM_DMA_IrqHandler+0x8ea>
 803c48e:	4b8b      	ldr	r3, [pc, #556]	; (803c6bc <SIMCOM_DMA_IrqHandler+0xa84>)
 803c490:	681b      	ldr	r3, [r3, #0]
 803c492:	4a8f      	ldr	r2, [pc, #572]	; (803c6d0 <SIMCOM_DMA_IrqHandler+0xa98>)
 803c494:	4293      	cmp	r3, r2
 803c496:	d042      	beq.n	803c51e <SIMCOM_DMA_IrqHandler+0x8e6>
 803c498:	4b88      	ldr	r3, [pc, #544]	; (803c6bc <SIMCOM_DMA_IrqHandler+0xa84>)
 803c49a:	681b      	ldr	r3, [r3, #0]
 803c49c:	4a8d      	ldr	r2, [pc, #564]	; (803c6d4 <SIMCOM_DMA_IrqHandler+0xa9c>)
 803c49e:	4293      	cmp	r3, r2
 803c4a0:	d03a      	beq.n	803c518 <SIMCOM_DMA_IrqHandler+0x8e0>
 803c4a2:	4b86      	ldr	r3, [pc, #536]	; (803c6bc <SIMCOM_DMA_IrqHandler+0xa84>)
 803c4a4:	681b      	ldr	r3, [r3, #0]
 803c4a6:	4a8c      	ldr	r2, [pc, #560]	; (803c6d8 <SIMCOM_DMA_IrqHandler+0xaa0>)
 803c4a8:	4293      	cmp	r3, r2
 803c4aa:	d032      	beq.n	803c512 <SIMCOM_DMA_IrqHandler+0x8da>
 803c4ac:	4b83      	ldr	r3, [pc, #524]	; (803c6bc <SIMCOM_DMA_IrqHandler+0xa84>)
 803c4ae:	681b      	ldr	r3, [r3, #0]
 803c4b0:	4a8a      	ldr	r2, [pc, #552]	; (803c6dc <SIMCOM_DMA_IrqHandler+0xaa4>)
 803c4b2:	4293      	cmp	r3, r2
 803c4b4:	d02a      	beq.n	803c50c <SIMCOM_DMA_IrqHandler+0x8d4>
 803c4b6:	4b81      	ldr	r3, [pc, #516]	; (803c6bc <SIMCOM_DMA_IrqHandler+0xa84>)
 803c4b8:	681b      	ldr	r3, [r3, #0]
 803c4ba:	4a89      	ldr	r2, [pc, #548]	; (803c6e0 <SIMCOM_DMA_IrqHandler+0xaa8>)
 803c4bc:	4293      	cmp	r3, r2
 803c4be:	d022      	beq.n	803c506 <SIMCOM_DMA_IrqHandler+0x8ce>
 803c4c0:	4b7e      	ldr	r3, [pc, #504]	; (803c6bc <SIMCOM_DMA_IrqHandler+0xa84>)
 803c4c2:	681b      	ldr	r3, [r3, #0]
 803c4c4:	4a87      	ldr	r2, [pc, #540]	; (803c6e4 <SIMCOM_DMA_IrqHandler+0xaac>)
 803c4c6:	4293      	cmp	r3, r2
 803c4c8:	d01a      	beq.n	803c500 <SIMCOM_DMA_IrqHandler+0x8c8>
 803c4ca:	4b7c      	ldr	r3, [pc, #496]	; (803c6bc <SIMCOM_DMA_IrqHandler+0xa84>)
 803c4cc:	681b      	ldr	r3, [r3, #0]
 803c4ce:	4a86      	ldr	r2, [pc, #536]	; (803c6e8 <SIMCOM_DMA_IrqHandler+0xab0>)
 803c4d0:	4293      	cmp	r3, r2
 803c4d2:	d012      	beq.n	803c4fa <SIMCOM_DMA_IrqHandler+0x8c2>
 803c4d4:	4b79      	ldr	r3, [pc, #484]	; (803c6bc <SIMCOM_DMA_IrqHandler+0xa84>)
 803c4d6:	681b      	ldr	r3, [r3, #0]
 803c4d8:	4a84      	ldr	r2, [pc, #528]	; (803c6ec <SIMCOM_DMA_IrqHandler+0xab4>)
 803c4da:	4293      	cmp	r3, r2
 803c4dc:	d00a      	beq.n	803c4f4 <SIMCOM_DMA_IrqHandler+0x8bc>
 803c4de:	4b77      	ldr	r3, [pc, #476]	; (803c6bc <SIMCOM_DMA_IrqHandler+0xa84>)
 803c4e0:	681b      	ldr	r3, [r3, #0]
 803c4e2:	4a83      	ldr	r2, [pc, #524]	; (803c6f0 <SIMCOM_DMA_IrqHandler+0xab8>)
 803c4e4:	4293      	cmp	r3, r2
 803c4e6:	d102      	bne.n	803c4ee <SIMCOM_DMA_IrqHandler+0x8b6>
 803c4e8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 803c4ec:	e01e      	b.n	803c52c <SIMCOM_DMA_IrqHandler+0x8f4>
 803c4ee:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 803c4f2:	e01b      	b.n	803c52c <SIMCOM_DMA_IrqHandler+0x8f4>
 803c4f4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 803c4f8:	e018      	b.n	803c52c <SIMCOM_DMA_IrqHandler+0x8f4>
 803c4fa:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 803c4fe:	e015      	b.n	803c52c <SIMCOM_DMA_IrqHandler+0x8f4>
 803c500:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 803c504:	e012      	b.n	803c52c <SIMCOM_DMA_IrqHandler+0x8f4>
 803c506:	f44f 7300 	mov.w	r3, #512	; 0x200
 803c50a:	e00f      	b.n	803c52c <SIMCOM_DMA_IrqHandler+0x8f4>
 803c50c:	f44f 7300 	mov.w	r3, #512	; 0x200
 803c510:	e00c      	b.n	803c52c <SIMCOM_DMA_IrqHandler+0x8f4>
 803c512:	f44f 7300 	mov.w	r3, #512	; 0x200
 803c516:	e009      	b.n	803c52c <SIMCOM_DMA_IrqHandler+0x8f4>
 803c518:	f44f 7300 	mov.w	r3, #512	; 0x200
 803c51c:	e006      	b.n	803c52c <SIMCOM_DMA_IrqHandler+0x8f4>
 803c51e:	2308      	movs	r3, #8
 803c520:	e004      	b.n	803c52c <SIMCOM_DMA_IrqHandler+0x8f4>
 803c522:	2308      	movs	r3, #8
 803c524:	e002      	b.n	803c52c <SIMCOM_DMA_IrqHandler+0x8f4>
 803c526:	2308      	movs	r3, #8
 803c528:	e000      	b.n	803c52c <SIMCOM_DMA_IrqHandler+0x8f4>
 803c52a:	2308      	movs	r3, #8
 803c52c:	4a71      	ldr	r2, [pc, #452]	; (803c6f4 <SIMCOM_DMA_IrqHandler+0xabc>)
 803c52e:	6093      	str	r3, [r2, #8]
 803c530:	e0e9      	b.n	803c706 <SIMCOM_DMA_IrqHandler+0xace>
 803c532:	4b62      	ldr	r3, [pc, #392]	; (803c6bc <SIMCOM_DMA_IrqHandler+0xa84>)
 803c534:	681b      	ldr	r3, [r3, #0]
 803c536:	461a      	mov	r2, r3
 803c538:	4b6f      	ldr	r3, [pc, #444]	; (803c6f8 <SIMCOM_DMA_IrqHandler+0xac0>)
 803c53a:	429a      	cmp	r2, r3
 803c53c:	d960      	bls.n	803c600 <SIMCOM_DMA_IrqHandler+0x9c8>
 803c53e:	4b5f      	ldr	r3, [pc, #380]	; (803c6bc <SIMCOM_DMA_IrqHandler+0xa84>)
 803c540:	681b      	ldr	r3, [r3, #0]
 803c542:	4a60      	ldr	r2, [pc, #384]	; (803c6c4 <SIMCOM_DMA_IrqHandler+0xa8c>)
 803c544:	4293      	cmp	r3, r2
 803c546:	d057      	beq.n	803c5f8 <SIMCOM_DMA_IrqHandler+0x9c0>
 803c548:	4b5c      	ldr	r3, [pc, #368]	; (803c6bc <SIMCOM_DMA_IrqHandler+0xa84>)
 803c54a:	681b      	ldr	r3, [r3, #0]
 803c54c:	4a5e      	ldr	r2, [pc, #376]	; (803c6c8 <SIMCOM_DMA_IrqHandler+0xa90>)
 803c54e:	4293      	cmp	r3, r2
 803c550:	d050      	beq.n	803c5f4 <SIMCOM_DMA_IrqHandler+0x9bc>
 803c552:	4b5a      	ldr	r3, [pc, #360]	; (803c6bc <SIMCOM_DMA_IrqHandler+0xa84>)
 803c554:	681b      	ldr	r3, [r3, #0]
 803c556:	4a5d      	ldr	r2, [pc, #372]	; (803c6cc <SIMCOM_DMA_IrqHandler+0xa94>)
 803c558:	4293      	cmp	r3, r2
 803c55a:	d049      	beq.n	803c5f0 <SIMCOM_DMA_IrqHandler+0x9b8>
 803c55c:	4b57      	ldr	r3, [pc, #348]	; (803c6bc <SIMCOM_DMA_IrqHandler+0xa84>)
 803c55e:	681b      	ldr	r3, [r3, #0]
 803c560:	4a5b      	ldr	r2, [pc, #364]	; (803c6d0 <SIMCOM_DMA_IrqHandler+0xa98>)
 803c562:	4293      	cmp	r3, r2
 803c564:	d042      	beq.n	803c5ec <SIMCOM_DMA_IrqHandler+0x9b4>
 803c566:	4b55      	ldr	r3, [pc, #340]	; (803c6bc <SIMCOM_DMA_IrqHandler+0xa84>)
 803c568:	681b      	ldr	r3, [r3, #0]
 803c56a:	4a5a      	ldr	r2, [pc, #360]	; (803c6d4 <SIMCOM_DMA_IrqHandler+0xa9c>)
 803c56c:	4293      	cmp	r3, r2
 803c56e:	d03a      	beq.n	803c5e6 <SIMCOM_DMA_IrqHandler+0x9ae>
 803c570:	4b52      	ldr	r3, [pc, #328]	; (803c6bc <SIMCOM_DMA_IrqHandler+0xa84>)
 803c572:	681b      	ldr	r3, [r3, #0]
 803c574:	4a58      	ldr	r2, [pc, #352]	; (803c6d8 <SIMCOM_DMA_IrqHandler+0xaa0>)
 803c576:	4293      	cmp	r3, r2
 803c578:	d032      	beq.n	803c5e0 <SIMCOM_DMA_IrqHandler+0x9a8>
 803c57a:	4b50      	ldr	r3, [pc, #320]	; (803c6bc <SIMCOM_DMA_IrqHandler+0xa84>)
 803c57c:	681b      	ldr	r3, [r3, #0]
 803c57e:	4a57      	ldr	r2, [pc, #348]	; (803c6dc <SIMCOM_DMA_IrqHandler+0xaa4>)
 803c580:	4293      	cmp	r3, r2
 803c582:	d02a      	beq.n	803c5da <SIMCOM_DMA_IrqHandler+0x9a2>
 803c584:	4b4d      	ldr	r3, [pc, #308]	; (803c6bc <SIMCOM_DMA_IrqHandler+0xa84>)
 803c586:	681b      	ldr	r3, [r3, #0]
 803c588:	4a55      	ldr	r2, [pc, #340]	; (803c6e0 <SIMCOM_DMA_IrqHandler+0xaa8>)
 803c58a:	4293      	cmp	r3, r2
 803c58c:	d022      	beq.n	803c5d4 <SIMCOM_DMA_IrqHandler+0x99c>
 803c58e:	4b4b      	ldr	r3, [pc, #300]	; (803c6bc <SIMCOM_DMA_IrqHandler+0xa84>)
 803c590:	681b      	ldr	r3, [r3, #0]
 803c592:	4a54      	ldr	r2, [pc, #336]	; (803c6e4 <SIMCOM_DMA_IrqHandler+0xaac>)
 803c594:	4293      	cmp	r3, r2
 803c596:	d01a      	beq.n	803c5ce <SIMCOM_DMA_IrqHandler+0x996>
 803c598:	4b48      	ldr	r3, [pc, #288]	; (803c6bc <SIMCOM_DMA_IrqHandler+0xa84>)
 803c59a:	681b      	ldr	r3, [r3, #0]
 803c59c:	4a52      	ldr	r2, [pc, #328]	; (803c6e8 <SIMCOM_DMA_IrqHandler+0xab0>)
 803c59e:	4293      	cmp	r3, r2
 803c5a0:	d012      	beq.n	803c5c8 <SIMCOM_DMA_IrqHandler+0x990>
 803c5a2:	4b46      	ldr	r3, [pc, #280]	; (803c6bc <SIMCOM_DMA_IrqHandler+0xa84>)
 803c5a4:	681b      	ldr	r3, [r3, #0]
 803c5a6:	4a51      	ldr	r2, [pc, #324]	; (803c6ec <SIMCOM_DMA_IrqHandler+0xab4>)
 803c5a8:	4293      	cmp	r3, r2
 803c5aa:	d00a      	beq.n	803c5c2 <SIMCOM_DMA_IrqHandler+0x98a>
 803c5ac:	4b43      	ldr	r3, [pc, #268]	; (803c6bc <SIMCOM_DMA_IrqHandler+0xa84>)
 803c5ae:	681b      	ldr	r3, [r3, #0]
 803c5b0:	4a4f      	ldr	r2, [pc, #316]	; (803c6f0 <SIMCOM_DMA_IrqHandler+0xab8>)
 803c5b2:	4293      	cmp	r3, r2
 803c5b4:	d102      	bne.n	803c5bc <SIMCOM_DMA_IrqHandler+0x984>
 803c5b6:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 803c5ba:	e01e      	b.n	803c5fa <SIMCOM_DMA_IrqHandler+0x9c2>
 803c5bc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 803c5c0:	e01b      	b.n	803c5fa <SIMCOM_DMA_IrqHandler+0x9c2>
 803c5c2:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 803c5c6:	e018      	b.n	803c5fa <SIMCOM_DMA_IrqHandler+0x9c2>
 803c5c8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 803c5cc:	e015      	b.n	803c5fa <SIMCOM_DMA_IrqHandler+0x9c2>
 803c5ce:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 803c5d2:	e012      	b.n	803c5fa <SIMCOM_DMA_IrqHandler+0x9c2>
 803c5d4:	f44f 7300 	mov.w	r3, #512	; 0x200
 803c5d8:	e00f      	b.n	803c5fa <SIMCOM_DMA_IrqHandler+0x9c2>
 803c5da:	f44f 7300 	mov.w	r3, #512	; 0x200
 803c5de:	e00c      	b.n	803c5fa <SIMCOM_DMA_IrqHandler+0x9c2>
 803c5e0:	f44f 7300 	mov.w	r3, #512	; 0x200
 803c5e4:	e009      	b.n	803c5fa <SIMCOM_DMA_IrqHandler+0x9c2>
 803c5e6:	f44f 7300 	mov.w	r3, #512	; 0x200
 803c5ea:	e006      	b.n	803c5fa <SIMCOM_DMA_IrqHandler+0x9c2>
 803c5ec:	2308      	movs	r3, #8
 803c5ee:	e004      	b.n	803c5fa <SIMCOM_DMA_IrqHandler+0x9c2>
 803c5f0:	2308      	movs	r3, #8
 803c5f2:	e002      	b.n	803c5fa <SIMCOM_DMA_IrqHandler+0x9c2>
 803c5f4:	2308      	movs	r3, #8
 803c5f6:	e000      	b.n	803c5fa <SIMCOM_DMA_IrqHandler+0x9c2>
 803c5f8:	2308      	movs	r3, #8
 803c5fa:	4a40      	ldr	r2, [pc, #256]	; (803c6fc <SIMCOM_DMA_IrqHandler+0xac4>)
 803c5fc:	60d3      	str	r3, [r2, #12]
 803c5fe:	e082      	b.n	803c706 <SIMCOM_DMA_IrqHandler+0xace>
 803c600:	4b2e      	ldr	r3, [pc, #184]	; (803c6bc <SIMCOM_DMA_IrqHandler+0xa84>)
 803c602:	681b      	ldr	r3, [r3, #0]
 803c604:	4a2f      	ldr	r2, [pc, #188]	; (803c6c4 <SIMCOM_DMA_IrqHandler+0xa8c>)
 803c606:	4293      	cmp	r3, r2
 803c608:	d07a      	beq.n	803c700 <SIMCOM_DMA_IrqHandler+0xac8>
 803c60a:	4b2c      	ldr	r3, [pc, #176]	; (803c6bc <SIMCOM_DMA_IrqHandler+0xa84>)
 803c60c:	681b      	ldr	r3, [r3, #0]
 803c60e:	4a2e      	ldr	r2, [pc, #184]	; (803c6c8 <SIMCOM_DMA_IrqHandler+0xa90>)
 803c610:	4293      	cmp	r3, r2
 803c612:	d050      	beq.n	803c6b6 <SIMCOM_DMA_IrqHandler+0xa7e>
 803c614:	4b29      	ldr	r3, [pc, #164]	; (803c6bc <SIMCOM_DMA_IrqHandler+0xa84>)
 803c616:	681b      	ldr	r3, [r3, #0]
 803c618:	4a2c      	ldr	r2, [pc, #176]	; (803c6cc <SIMCOM_DMA_IrqHandler+0xa94>)
 803c61a:	4293      	cmp	r3, r2
 803c61c:	d049      	beq.n	803c6b2 <SIMCOM_DMA_IrqHandler+0xa7a>
 803c61e:	4b27      	ldr	r3, [pc, #156]	; (803c6bc <SIMCOM_DMA_IrqHandler+0xa84>)
 803c620:	681b      	ldr	r3, [r3, #0]
 803c622:	4a2b      	ldr	r2, [pc, #172]	; (803c6d0 <SIMCOM_DMA_IrqHandler+0xa98>)
 803c624:	4293      	cmp	r3, r2
 803c626:	d042      	beq.n	803c6ae <SIMCOM_DMA_IrqHandler+0xa76>
 803c628:	4b24      	ldr	r3, [pc, #144]	; (803c6bc <SIMCOM_DMA_IrqHandler+0xa84>)
 803c62a:	681b      	ldr	r3, [r3, #0]
 803c62c:	4a29      	ldr	r2, [pc, #164]	; (803c6d4 <SIMCOM_DMA_IrqHandler+0xa9c>)
 803c62e:	4293      	cmp	r3, r2
 803c630:	d03a      	beq.n	803c6a8 <SIMCOM_DMA_IrqHandler+0xa70>
 803c632:	4b22      	ldr	r3, [pc, #136]	; (803c6bc <SIMCOM_DMA_IrqHandler+0xa84>)
 803c634:	681b      	ldr	r3, [r3, #0]
 803c636:	4a28      	ldr	r2, [pc, #160]	; (803c6d8 <SIMCOM_DMA_IrqHandler+0xaa0>)
 803c638:	4293      	cmp	r3, r2
 803c63a:	d032      	beq.n	803c6a2 <SIMCOM_DMA_IrqHandler+0xa6a>
 803c63c:	4b1f      	ldr	r3, [pc, #124]	; (803c6bc <SIMCOM_DMA_IrqHandler+0xa84>)
 803c63e:	681b      	ldr	r3, [r3, #0]
 803c640:	4a26      	ldr	r2, [pc, #152]	; (803c6dc <SIMCOM_DMA_IrqHandler+0xaa4>)
 803c642:	4293      	cmp	r3, r2
 803c644:	d02a      	beq.n	803c69c <SIMCOM_DMA_IrqHandler+0xa64>
 803c646:	4b1d      	ldr	r3, [pc, #116]	; (803c6bc <SIMCOM_DMA_IrqHandler+0xa84>)
 803c648:	681b      	ldr	r3, [r3, #0]
 803c64a:	4a25      	ldr	r2, [pc, #148]	; (803c6e0 <SIMCOM_DMA_IrqHandler+0xaa8>)
 803c64c:	4293      	cmp	r3, r2
 803c64e:	d022      	beq.n	803c696 <SIMCOM_DMA_IrqHandler+0xa5e>
 803c650:	4b1a      	ldr	r3, [pc, #104]	; (803c6bc <SIMCOM_DMA_IrqHandler+0xa84>)
 803c652:	681b      	ldr	r3, [r3, #0]
 803c654:	4a23      	ldr	r2, [pc, #140]	; (803c6e4 <SIMCOM_DMA_IrqHandler+0xaac>)
 803c656:	4293      	cmp	r3, r2
 803c658:	d01a      	beq.n	803c690 <SIMCOM_DMA_IrqHandler+0xa58>
 803c65a:	4b18      	ldr	r3, [pc, #96]	; (803c6bc <SIMCOM_DMA_IrqHandler+0xa84>)
 803c65c:	681b      	ldr	r3, [r3, #0]
 803c65e:	4a22      	ldr	r2, [pc, #136]	; (803c6e8 <SIMCOM_DMA_IrqHandler+0xab0>)
 803c660:	4293      	cmp	r3, r2
 803c662:	d012      	beq.n	803c68a <SIMCOM_DMA_IrqHandler+0xa52>
 803c664:	4b15      	ldr	r3, [pc, #84]	; (803c6bc <SIMCOM_DMA_IrqHandler+0xa84>)
 803c666:	681b      	ldr	r3, [r3, #0]
 803c668:	4a20      	ldr	r2, [pc, #128]	; (803c6ec <SIMCOM_DMA_IrqHandler+0xab4>)
 803c66a:	4293      	cmp	r3, r2
 803c66c:	d00a      	beq.n	803c684 <SIMCOM_DMA_IrqHandler+0xa4c>
 803c66e:	4b13      	ldr	r3, [pc, #76]	; (803c6bc <SIMCOM_DMA_IrqHandler+0xa84>)
 803c670:	681b      	ldr	r3, [r3, #0]
 803c672:	4a1f      	ldr	r2, [pc, #124]	; (803c6f0 <SIMCOM_DMA_IrqHandler+0xab8>)
 803c674:	4293      	cmp	r3, r2
 803c676:	d102      	bne.n	803c67e <SIMCOM_DMA_IrqHandler+0xa46>
 803c678:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 803c67c:	e041      	b.n	803c702 <SIMCOM_DMA_IrqHandler+0xaca>
 803c67e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 803c682:	e03e      	b.n	803c702 <SIMCOM_DMA_IrqHandler+0xaca>
 803c684:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 803c688:	e03b      	b.n	803c702 <SIMCOM_DMA_IrqHandler+0xaca>
 803c68a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 803c68e:	e038      	b.n	803c702 <SIMCOM_DMA_IrqHandler+0xaca>
 803c690:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 803c694:	e035      	b.n	803c702 <SIMCOM_DMA_IrqHandler+0xaca>
 803c696:	f44f 7300 	mov.w	r3, #512	; 0x200
 803c69a:	e032      	b.n	803c702 <SIMCOM_DMA_IrqHandler+0xaca>
 803c69c:	f44f 7300 	mov.w	r3, #512	; 0x200
 803c6a0:	e02f      	b.n	803c702 <SIMCOM_DMA_IrqHandler+0xaca>
 803c6a2:	f44f 7300 	mov.w	r3, #512	; 0x200
 803c6a6:	e02c      	b.n	803c702 <SIMCOM_DMA_IrqHandler+0xaca>
 803c6a8:	f44f 7300 	mov.w	r3, #512	; 0x200
 803c6ac:	e029      	b.n	803c702 <SIMCOM_DMA_IrqHandler+0xaca>
 803c6ae:	2308      	movs	r3, #8
 803c6b0:	e027      	b.n	803c702 <SIMCOM_DMA_IrqHandler+0xaca>
 803c6b2:	2308      	movs	r3, #8
 803c6b4:	e025      	b.n	803c702 <SIMCOM_DMA_IrqHandler+0xaca>
 803c6b6:	2308      	movs	r3, #8
 803c6b8:	e023      	b.n	803c702 <SIMCOM_DMA_IrqHandler+0xaca>
 803c6ba:	bf00      	nop
 803c6bc:	20008700 	.word	0x20008700
 803c6c0:	400260b8 	.word	0x400260b8
 803c6c4:	40026010 	.word	0x40026010
 803c6c8:	40026410 	.word	0x40026410
 803c6cc:	40026070 	.word	0x40026070
 803c6d0:	40026470 	.word	0x40026470
 803c6d4:	40026028 	.word	0x40026028
 803c6d8:	40026428 	.word	0x40026428
 803c6dc:	40026088 	.word	0x40026088
 803c6e0:	40026488 	.word	0x40026488
 803c6e4:	40026040 	.word	0x40026040
 803c6e8:	40026440 	.word	0x40026440
 803c6ec:	400260a0 	.word	0x400260a0
 803c6f0:	400264a0 	.word	0x400264a0
 803c6f4:	40026400 	.word	0x40026400
 803c6f8:	40026058 	.word	0x40026058
 803c6fc:	40026000 	.word	0x40026000
 803c700:	2308      	movs	r3, #8
 803c702:	4a96      	ldr	r2, [pc, #600]	; (803c95c <SIMCOM_DMA_IrqHandler+0xd24>)
 803c704:	6093      	str	r3, [r2, #8]
        __HAL_DMA_CLEAR_FLAG(&hdma_usart1_rx, __HAL_DMA_GET_FE_FLAG_INDEX(&hdma_usart1_rx));
 803c706:	4b96      	ldr	r3, [pc, #600]	; (803c960 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c708:	681b      	ldr	r3, [r3, #0]
 803c70a:	461a      	mov	r2, r3
 803c70c:	4b95      	ldr	r3, [pc, #596]	; (803c964 <SIMCOM_DMA_IrqHandler+0xd2c>)
 803c70e:	429a      	cmp	r2, r3
 803c710:	d95c      	bls.n	803c7cc <SIMCOM_DMA_IrqHandler+0xb94>
 803c712:	4b93      	ldr	r3, [pc, #588]	; (803c960 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c714:	681b      	ldr	r3, [r3, #0]
 803c716:	4a94      	ldr	r2, [pc, #592]	; (803c968 <SIMCOM_DMA_IrqHandler+0xd30>)
 803c718:	4293      	cmp	r3, r2
 803c71a:	d053      	beq.n	803c7c4 <SIMCOM_DMA_IrqHandler+0xb8c>
 803c71c:	4b90      	ldr	r3, [pc, #576]	; (803c960 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c71e:	681b      	ldr	r3, [r3, #0]
 803c720:	4a92      	ldr	r2, [pc, #584]	; (803c96c <SIMCOM_DMA_IrqHandler+0xd34>)
 803c722:	4293      	cmp	r3, r2
 803c724:	d04c      	beq.n	803c7c0 <SIMCOM_DMA_IrqHandler+0xb88>
 803c726:	4b8e      	ldr	r3, [pc, #568]	; (803c960 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c728:	681b      	ldr	r3, [r3, #0]
 803c72a:	4a91      	ldr	r2, [pc, #580]	; (803c970 <SIMCOM_DMA_IrqHandler+0xd38>)
 803c72c:	4293      	cmp	r3, r2
 803c72e:	d045      	beq.n	803c7bc <SIMCOM_DMA_IrqHandler+0xb84>
 803c730:	4b8b      	ldr	r3, [pc, #556]	; (803c960 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c732:	681b      	ldr	r3, [r3, #0]
 803c734:	4a8f      	ldr	r2, [pc, #572]	; (803c974 <SIMCOM_DMA_IrqHandler+0xd3c>)
 803c736:	4293      	cmp	r3, r2
 803c738:	d03e      	beq.n	803c7b8 <SIMCOM_DMA_IrqHandler+0xb80>
 803c73a:	4b89      	ldr	r3, [pc, #548]	; (803c960 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c73c:	681b      	ldr	r3, [r3, #0]
 803c73e:	4a8e      	ldr	r2, [pc, #568]	; (803c978 <SIMCOM_DMA_IrqHandler+0xd40>)
 803c740:	4293      	cmp	r3, r2
 803c742:	d037      	beq.n	803c7b4 <SIMCOM_DMA_IrqHandler+0xb7c>
 803c744:	4b86      	ldr	r3, [pc, #536]	; (803c960 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c746:	681b      	ldr	r3, [r3, #0]
 803c748:	4a8c      	ldr	r2, [pc, #560]	; (803c97c <SIMCOM_DMA_IrqHandler+0xd44>)
 803c74a:	4293      	cmp	r3, r2
 803c74c:	d030      	beq.n	803c7b0 <SIMCOM_DMA_IrqHandler+0xb78>
 803c74e:	4b84      	ldr	r3, [pc, #528]	; (803c960 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c750:	681b      	ldr	r3, [r3, #0]
 803c752:	4a8b      	ldr	r2, [pc, #556]	; (803c980 <SIMCOM_DMA_IrqHandler+0xd48>)
 803c754:	4293      	cmp	r3, r2
 803c756:	d029      	beq.n	803c7ac <SIMCOM_DMA_IrqHandler+0xb74>
 803c758:	4b81      	ldr	r3, [pc, #516]	; (803c960 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c75a:	681b      	ldr	r3, [r3, #0]
 803c75c:	4a89      	ldr	r2, [pc, #548]	; (803c984 <SIMCOM_DMA_IrqHandler+0xd4c>)
 803c75e:	4293      	cmp	r3, r2
 803c760:	d022      	beq.n	803c7a8 <SIMCOM_DMA_IrqHandler+0xb70>
 803c762:	4b7f      	ldr	r3, [pc, #508]	; (803c960 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c764:	681b      	ldr	r3, [r3, #0]
 803c766:	4a88      	ldr	r2, [pc, #544]	; (803c988 <SIMCOM_DMA_IrqHandler+0xd50>)
 803c768:	4293      	cmp	r3, r2
 803c76a:	d01a      	beq.n	803c7a2 <SIMCOM_DMA_IrqHandler+0xb6a>
 803c76c:	4b7c      	ldr	r3, [pc, #496]	; (803c960 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c76e:	681b      	ldr	r3, [r3, #0]
 803c770:	4a86      	ldr	r2, [pc, #536]	; (803c98c <SIMCOM_DMA_IrqHandler+0xd54>)
 803c772:	4293      	cmp	r3, r2
 803c774:	d012      	beq.n	803c79c <SIMCOM_DMA_IrqHandler+0xb64>
 803c776:	4b7a      	ldr	r3, [pc, #488]	; (803c960 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c778:	681b      	ldr	r3, [r3, #0]
 803c77a:	4a85      	ldr	r2, [pc, #532]	; (803c990 <SIMCOM_DMA_IrqHandler+0xd58>)
 803c77c:	4293      	cmp	r3, r2
 803c77e:	d00a      	beq.n	803c796 <SIMCOM_DMA_IrqHandler+0xb5e>
 803c780:	4b77      	ldr	r3, [pc, #476]	; (803c960 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c782:	681b      	ldr	r3, [r3, #0]
 803c784:	4a83      	ldr	r2, [pc, #524]	; (803c994 <SIMCOM_DMA_IrqHandler+0xd5c>)
 803c786:	4293      	cmp	r3, r2
 803c788:	d102      	bne.n	803c790 <SIMCOM_DMA_IrqHandler+0xb58>
 803c78a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 803c78e:	e01a      	b.n	803c7c6 <SIMCOM_DMA_IrqHandler+0xb8e>
 803c790:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 803c794:	e017      	b.n	803c7c6 <SIMCOM_DMA_IrqHandler+0xb8e>
 803c796:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 803c79a:	e014      	b.n	803c7c6 <SIMCOM_DMA_IrqHandler+0xb8e>
 803c79c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 803c7a0:	e011      	b.n	803c7c6 <SIMCOM_DMA_IrqHandler+0xb8e>
 803c7a2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 803c7a6:	e00e      	b.n	803c7c6 <SIMCOM_DMA_IrqHandler+0xb8e>
 803c7a8:	2340      	movs	r3, #64	; 0x40
 803c7aa:	e00c      	b.n	803c7c6 <SIMCOM_DMA_IrqHandler+0xb8e>
 803c7ac:	2340      	movs	r3, #64	; 0x40
 803c7ae:	e00a      	b.n	803c7c6 <SIMCOM_DMA_IrqHandler+0xb8e>
 803c7b0:	2340      	movs	r3, #64	; 0x40
 803c7b2:	e008      	b.n	803c7c6 <SIMCOM_DMA_IrqHandler+0xb8e>
 803c7b4:	2340      	movs	r3, #64	; 0x40
 803c7b6:	e006      	b.n	803c7c6 <SIMCOM_DMA_IrqHandler+0xb8e>
 803c7b8:	2301      	movs	r3, #1
 803c7ba:	e004      	b.n	803c7c6 <SIMCOM_DMA_IrqHandler+0xb8e>
 803c7bc:	2301      	movs	r3, #1
 803c7be:	e002      	b.n	803c7c6 <SIMCOM_DMA_IrqHandler+0xb8e>
 803c7c0:	2301      	movs	r3, #1
 803c7c2:	e000      	b.n	803c7c6 <SIMCOM_DMA_IrqHandler+0xb8e>
 803c7c4:	2301      	movs	r3, #1
 803c7c6:	4a74      	ldr	r2, [pc, #464]	; (803c998 <SIMCOM_DMA_IrqHandler+0xd60>)
 803c7c8:	60d3      	str	r3, [r2, #12]
 803c7ca:	e147      	b.n	803ca5c <SIMCOM_DMA_IrqHandler+0xe24>
 803c7cc:	4b64      	ldr	r3, [pc, #400]	; (803c960 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c7ce:	681b      	ldr	r3, [r3, #0]
 803c7d0:	461a      	mov	r2, r3
 803c7d2:	4b72      	ldr	r3, [pc, #456]	; (803c99c <SIMCOM_DMA_IrqHandler+0xd64>)
 803c7d4:	429a      	cmp	r2, r3
 803c7d6:	d95c      	bls.n	803c892 <SIMCOM_DMA_IrqHandler+0xc5a>
 803c7d8:	4b61      	ldr	r3, [pc, #388]	; (803c960 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c7da:	681b      	ldr	r3, [r3, #0]
 803c7dc:	4a62      	ldr	r2, [pc, #392]	; (803c968 <SIMCOM_DMA_IrqHandler+0xd30>)
 803c7de:	4293      	cmp	r3, r2
 803c7e0:	d053      	beq.n	803c88a <SIMCOM_DMA_IrqHandler+0xc52>
 803c7e2:	4b5f      	ldr	r3, [pc, #380]	; (803c960 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c7e4:	681b      	ldr	r3, [r3, #0]
 803c7e6:	4a61      	ldr	r2, [pc, #388]	; (803c96c <SIMCOM_DMA_IrqHandler+0xd34>)
 803c7e8:	4293      	cmp	r3, r2
 803c7ea:	d04c      	beq.n	803c886 <SIMCOM_DMA_IrqHandler+0xc4e>
 803c7ec:	4b5c      	ldr	r3, [pc, #368]	; (803c960 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c7ee:	681b      	ldr	r3, [r3, #0]
 803c7f0:	4a5f      	ldr	r2, [pc, #380]	; (803c970 <SIMCOM_DMA_IrqHandler+0xd38>)
 803c7f2:	4293      	cmp	r3, r2
 803c7f4:	d045      	beq.n	803c882 <SIMCOM_DMA_IrqHandler+0xc4a>
 803c7f6:	4b5a      	ldr	r3, [pc, #360]	; (803c960 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c7f8:	681b      	ldr	r3, [r3, #0]
 803c7fa:	4a5e      	ldr	r2, [pc, #376]	; (803c974 <SIMCOM_DMA_IrqHandler+0xd3c>)
 803c7fc:	4293      	cmp	r3, r2
 803c7fe:	d03e      	beq.n	803c87e <SIMCOM_DMA_IrqHandler+0xc46>
 803c800:	4b57      	ldr	r3, [pc, #348]	; (803c960 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c802:	681b      	ldr	r3, [r3, #0]
 803c804:	4a5c      	ldr	r2, [pc, #368]	; (803c978 <SIMCOM_DMA_IrqHandler+0xd40>)
 803c806:	4293      	cmp	r3, r2
 803c808:	d037      	beq.n	803c87a <SIMCOM_DMA_IrqHandler+0xc42>
 803c80a:	4b55      	ldr	r3, [pc, #340]	; (803c960 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c80c:	681b      	ldr	r3, [r3, #0]
 803c80e:	4a5b      	ldr	r2, [pc, #364]	; (803c97c <SIMCOM_DMA_IrqHandler+0xd44>)
 803c810:	4293      	cmp	r3, r2
 803c812:	d030      	beq.n	803c876 <SIMCOM_DMA_IrqHandler+0xc3e>
 803c814:	4b52      	ldr	r3, [pc, #328]	; (803c960 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c816:	681b      	ldr	r3, [r3, #0]
 803c818:	4a59      	ldr	r2, [pc, #356]	; (803c980 <SIMCOM_DMA_IrqHandler+0xd48>)
 803c81a:	4293      	cmp	r3, r2
 803c81c:	d029      	beq.n	803c872 <SIMCOM_DMA_IrqHandler+0xc3a>
 803c81e:	4b50      	ldr	r3, [pc, #320]	; (803c960 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c820:	681b      	ldr	r3, [r3, #0]
 803c822:	4a58      	ldr	r2, [pc, #352]	; (803c984 <SIMCOM_DMA_IrqHandler+0xd4c>)
 803c824:	4293      	cmp	r3, r2
 803c826:	d022      	beq.n	803c86e <SIMCOM_DMA_IrqHandler+0xc36>
 803c828:	4b4d      	ldr	r3, [pc, #308]	; (803c960 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c82a:	681b      	ldr	r3, [r3, #0]
 803c82c:	4a56      	ldr	r2, [pc, #344]	; (803c988 <SIMCOM_DMA_IrqHandler+0xd50>)
 803c82e:	4293      	cmp	r3, r2
 803c830:	d01a      	beq.n	803c868 <SIMCOM_DMA_IrqHandler+0xc30>
 803c832:	4b4b      	ldr	r3, [pc, #300]	; (803c960 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c834:	681b      	ldr	r3, [r3, #0]
 803c836:	4a55      	ldr	r2, [pc, #340]	; (803c98c <SIMCOM_DMA_IrqHandler+0xd54>)
 803c838:	4293      	cmp	r3, r2
 803c83a:	d012      	beq.n	803c862 <SIMCOM_DMA_IrqHandler+0xc2a>
 803c83c:	4b48      	ldr	r3, [pc, #288]	; (803c960 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c83e:	681b      	ldr	r3, [r3, #0]
 803c840:	4a53      	ldr	r2, [pc, #332]	; (803c990 <SIMCOM_DMA_IrqHandler+0xd58>)
 803c842:	4293      	cmp	r3, r2
 803c844:	d00a      	beq.n	803c85c <SIMCOM_DMA_IrqHandler+0xc24>
 803c846:	4b46      	ldr	r3, [pc, #280]	; (803c960 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c848:	681b      	ldr	r3, [r3, #0]
 803c84a:	4a52      	ldr	r2, [pc, #328]	; (803c994 <SIMCOM_DMA_IrqHandler+0xd5c>)
 803c84c:	4293      	cmp	r3, r2
 803c84e:	d102      	bne.n	803c856 <SIMCOM_DMA_IrqHandler+0xc1e>
 803c850:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 803c854:	e01a      	b.n	803c88c <SIMCOM_DMA_IrqHandler+0xc54>
 803c856:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 803c85a:	e017      	b.n	803c88c <SIMCOM_DMA_IrqHandler+0xc54>
 803c85c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 803c860:	e014      	b.n	803c88c <SIMCOM_DMA_IrqHandler+0xc54>
 803c862:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 803c866:	e011      	b.n	803c88c <SIMCOM_DMA_IrqHandler+0xc54>
 803c868:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 803c86c:	e00e      	b.n	803c88c <SIMCOM_DMA_IrqHandler+0xc54>
 803c86e:	2340      	movs	r3, #64	; 0x40
 803c870:	e00c      	b.n	803c88c <SIMCOM_DMA_IrqHandler+0xc54>
 803c872:	2340      	movs	r3, #64	; 0x40
 803c874:	e00a      	b.n	803c88c <SIMCOM_DMA_IrqHandler+0xc54>
 803c876:	2340      	movs	r3, #64	; 0x40
 803c878:	e008      	b.n	803c88c <SIMCOM_DMA_IrqHandler+0xc54>
 803c87a:	2340      	movs	r3, #64	; 0x40
 803c87c:	e006      	b.n	803c88c <SIMCOM_DMA_IrqHandler+0xc54>
 803c87e:	2301      	movs	r3, #1
 803c880:	e004      	b.n	803c88c <SIMCOM_DMA_IrqHandler+0xc54>
 803c882:	2301      	movs	r3, #1
 803c884:	e002      	b.n	803c88c <SIMCOM_DMA_IrqHandler+0xc54>
 803c886:	2301      	movs	r3, #1
 803c888:	e000      	b.n	803c88c <SIMCOM_DMA_IrqHandler+0xc54>
 803c88a:	2301      	movs	r3, #1
 803c88c:	4a42      	ldr	r2, [pc, #264]	; (803c998 <SIMCOM_DMA_IrqHandler+0xd60>)
 803c88e:	6093      	str	r3, [r2, #8]
 803c890:	e0e4      	b.n	803ca5c <SIMCOM_DMA_IrqHandler+0xe24>
 803c892:	4b33      	ldr	r3, [pc, #204]	; (803c960 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c894:	681b      	ldr	r3, [r3, #0]
 803c896:	461a      	mov	r2, r3
 803c898:	4b41      	ldr	r3, [pc, #260]	; (803c9a0 <SIMCOM_DMA_IrqHandler+0xd68>)
 803c89a:	429a      	cmp	r2, r3
 803c89c:	f240 8082 	bls.w	803c9a4 <SIMCOM_DMA_IrqHandler+0xd6c>
 803c8a0:	4b2f      	ldr	r3, [pc, #188]	; (803c960 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c8a2:	681b      	ldr	r3, [r3, #0]
 803c8a4:	4a30      	ldr	r2, [pc, #192]	; (803c968 <SIMCOM_DMA_IrqHandler+0xd30>)
 803c8a6:	4293      	cmp	r3, r2
 803c8a8:	d053      	beq.n	803c952 <SIMCOM_DMA_IrqHandler+0xd1a>
 803c8aa:	4b2d      	ldr	r3, [pc, #180]	; (803c960 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c8ac:	681b      	ldr	r3, [r3, #0]
 803c8ae:	4a2f      	ldr	r2, [pc, #188]	; (803c96c <SIMCOM_DMA_IrqHandler+0xd34>)
 803c8b0:	4293      	cmp	r3, r2
 803c8b2:	d04c      	beq.n	803c94e <SIMCOM_DMA_IrqHandler+0xd16>
 803c8b4:	4b2a      	ldr	r3, [pc, #168]	; (803c960 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c8b6:	681b      	ldr	r3, [r3, #0]
 803c8b8:	4a2d      	ldr	r2, [pc, #180]	; (803c970 <SIMCOM_DMA_IrqHandler+0xd38>)
 803c8ba:	4293      	cmp	r3, r2
 803c8bc:	d045      	beq.n	803c94a <SIMCOM_DMA_IrqHandler+0xd12>
 803c8be:	4b28      	ldr	r3, [pc, #160]	; (803c960 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c8c0:	681b      	ldr	r3, [r3, #0]
 803c8c2:	4a2c      	ldr	r2, [pc, #176]	; (803c974 <SIMCOM_DMA_IrqHandler+0xd3c>)
 803c8c4:	4293      	cmp	r3, r2
 803c8c6:	d03e      	beq.n	803c946 <SIMCOM_DMA_IrqHandler+0xd0e>
 803c8c8:	4b25      	ldr	r3, [pc, #148]	; (803c960 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c8ca:	681b      	ldr	r3, [r3, #0]
 803c8cc:	4a2a      	ldr	r2, [pc, #168]	; (803c978 <SIMCOM_DMA_IrqHandler+0xd40>)
 803c8ce:	4293      	cmp	r3, r2
 803c8d0:	d037      	beq.n	803c942 <SIMCOM_DMA_IrqHandler+0xd0a>
 803c8d2:	4b23      	ldr	r3, [pc, #140]	; (803c960 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c8d4:	681b      	ldr	r3, [r3, #0]
 803c8d6:	4a29      	ldr	r2, [pc, #164]	; (803c97c <SIMCOM_DMA_IrqHandler+0xd44>)
 803c8d8:	4293      	cmp	r3, r2
 803c8da:	d030      	beq.n	803c93e <SIMCOM_DMA_IrqHandler+0xd06>
 803c8dc:	4b20      	ldr	r3, [pc, #128]	; (803c960 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c8de:	681b      	ldr	r3, [r3, #0]
 803c8e0:	4a27      	ldr	r2, [pc, #156]	; (803c980 <SIMCOM_DMA_IrqHandler+0xd48>)
 803c8e2:	4293      	cmp	r3, r2
 803c8e4:	d029      	beq.n	803c93a <SIMCOM_DMA_IrqHandler+0xd02>
 803c8e6:	4b1e      	ldr	r3, [pc, #120]	; (803c960 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c8e8:	681b      	ldr	r3, [r3, #0]
 803c8ea:	4a26      	ldr	r2, [pc, #152]	; (803c984 <SIMCOM_DMA_IrqHandler+0xd4c>)
 803c8ec:	4293      	cmp	r3, r2
 803c8ee:	d022      	beq.n	803c936 <SIMCOM_DMA_IrqHandler+0xcfe>
 803c8f0:	4b1b      	ldr	r3, [pc, #108]	; (803c960 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c8f2:	681b      	ldr	r3, [r3, #0]
 803c8f4:	4a24      	ldr	r2, [pc, #144]	; (803c988 <SIMCOM_DMA_IrqHandler+0xd50>)
 803c8f6:	4293      	cmp	r3, r2
 803c8f8:	d01a      	beq.n	803c930 <SIMCOM_DMA_IrqHandler+0xcf8>
 803c8fa:	4b19      	ldr	r3, [pc, #100]	; (803c960 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c8fc:	681b      	ldr	r3, [r3, #0]
 803c8fe:	4a23      	ldr	r2, [pc, #140]	; (803c98c <SIMCOM_DMA_IrqHandler+0xd54>)
 803c900:	4293      	cmp	r3, r2
 803c902:	d012      	beq.n	803c92a <SIMCOM_DMA_IrqHandler+0xcf2>
 803c904:	4b16      	ldr	r3, [pc, #88]	; (803c960 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c906:	681b      	ldr	r3, [r3, #0]
 803c908:	4a21      	ldr	r2, [pc, #132]	; (803c990 <SIMCOM_DMA_IrqHandler+0xd58>)
 803c90a:	4293      	cmp	r3, r2
 803c90c:	d00a      	beq.n	803c924 <SIMCOM_DMA_IrqHandler+0xcec>
 803c90e:	4b14      	ldr	r3, [pc, #80]	; (803c960 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c910:	681b      	ldr	r3, [r3, #0]
 803c912:	4a20      	ldr	r2, [pc, #128]	; (803c994 <SIMCOM_DMA_IrqHandler+0xd5c>)
 803c914:	4293      	cmp	r3, r2
 803c916:	d102      	bne.n	803c91e <SIMCOM_DMA_IrqHandler+0xce6>
 803c918:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 803c91c:	e01a      	b.n	803c954 <SIMCOM_DMA_IrqHandler+0xd1c>
 803c91e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 803c922:	e017      	b.n	803c954 <SIMCOM_DMA_IrqHandler+0xd1c>
 803c924:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 803c928:	e014      	b.n	803c954 <SIMCOM_DMA_IrqHandler+0xd1c>
 803c92a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 803c92e:	e011      	b.n	803c954 <SIMCOM_DMA_IrqHandler+0xd1c>
 803c930:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 803c934:	e00e      	b.n	803c954 <SIMCOM_DMA_IrqHandler+0xd1c>
 803c936:	2340      	movs	r3, #64	; 0x40
 803c938:	e00c      	b.n	803c954 <SIMCOM_DMA_IrqHandler+0xd1c>
 803c93a:	2340      	movs	r3, #64	; 0x40
 803c93c:	e00a      	b.n	803c954 <SIMCOM_DMA_IrqHandler+0xd1c>
 803c93e:	2340      	movs	r3, #64	; 0x40
 803c940:	e008      	b.n	803c954 <SIMCOM_DMA_IrqHandler+0xd1c>
 803c942:	2340      	movs	r3, #64	; 0x40
 803c944:	e006      	b.n	803c954 <SIMCOM_DMA_IrqHandler+0xd1c>
 803c946:	2301      	movs	r3, #1
 803c948:	e004      	b.n	803c954 <SIMCOM_DMA_IrqHandler+0xd1c>
 803c94a:	2301      	movs	r3, #1
 803c94c:	e002      	b.n	803c954 <SIMCOM_DMA_IrqHandler+0xd1c>
 803c94e:	2301      	movs	r3, #1
 803c950:	e000      	b.n	803c954 <SIMCOM_DMA_IrqHandler+0xd1c>
 803c952:	2301      	movs	r3, #1
 803c954:	4a01      	ldr	r2, [pc, #4]	; (803c95c <SIMCOM_DMA_IrqHandler+0xd24>)
 803c956:	60d3      	str	r3, [r2, #12]
 803c958:	e080      	b.n	803ca5c <SIMCOM_DMA_IrqHandler+0xe24>
 803c95a:	bf00      	nop
 803c95c:	40026000 	.word	0x40026000
 803c960:	20008700 	.word	0x20008700
 803c964:	40026458 	.word	0x40026458
 803c968:	40026010 	.word	0x40026010
 803c96c:	40026410 	.word	0x40026410
 803c970:	40026070 	.word	0x40026070
 803c974:	40026470 	.word	0x40026470
 803c978:	40026028 	.word	0x40026028
 803c97c:	40026428 	.word	0x40026428
 803c980:	40026088 	.word	0x40026088
 803c984:	40026488 	.word	0x40026488
 803c988:	40026040 	.word	0x40026040
 803c98c:	40026440 	.word	0x40026440
 803c990:	400260a0 	.word	0x400260a0
 803c994:	400264a0 	.word	0x400264a0
 803c998:	40026400 	.word	0x40026400
 803c99c:	400260b8 	.word	0x400260b8
 803c9a0:	40026058 	.word	0x40026058
 803c9a4:	4b95      	ldr	r3, [pc, #596]	; (803cbfc <SIMCOM_DMA_IrqHandler+0xfc4>)
 803c9a6:	681b      	ldr	r3, [r3, #0]
 803c9a8:	4a95      	ldr	r2, [pc, #596]	; (803cc00 <SIMCOM_DMA_IrqHandler+0xfc8>)
 803c9aa:	4293      	cmp	r3, r2
 803c9ac:	d053      	beq.n	803ca56 <SIMCOM_DMA_IrqHandler+0xe1e>
 803c9ae:	4b93      	ldr	r3, [pc, #588]	; (803cbfc <SIMCOM_DMA_IrqHandler+0xfc4>)
 803c9b0:	681b      	ldr	r3, [r3, #0]
 803c9b2:	4a94      	ldr	r2, [pc, #592]	; (803cc04 <SIMCOM_DMA_IrqHandler+0xfcc>)
 803c9b4:	4293      	cmp	r3, r2
 803c9b6:	d04c      	beq.n	803ca52 <SIMCOM_DMA_IrqHandler+0xe1a>
 803c9b8:	4b90      	ldr	r3, [pc, #576]	; (803cbfc <SIMCOM_DMA_IrqHandler+0xfc4>)
 803c9ba:	681b      	ldr	r3, [r3, #0]
 803c9bc:	4a92      	ldr	r2, [pc, #584]	; (803cc08 <SIMCOM_DMA_IrqHandler+0xfd0>)
 803c9be:	4293      	cmp	r3, r2
 803c9c0:	d045      	beq.n	803ca4e <SIMCOM_DMA_IrqHandler+0xe16>
 803c9c2:	4b8e      	ldr	r3, [pc, #568]	; (803cbfc <SIMCOM_DMA_IrqHandler+0xfc4>)
 803c9c4:	681b      	ldr	r3, [r3, #0]
 803c9c6:	4a91      	ldr	r2, [pc, #580]	; (803cc0c <SIMCOM_DMA_IrqHandler+0xfd4>)
 803c9c8:	4293      	cmp	r3, r2
 803c9ca:	d03e      	beq.n	803ca4a <SIMCOM_DMA_IrqHandler+0xe12>
 803c9cc:	4b8b      	ldr	r3, [pc, #556]	; (803cbfc <SIMCOM_DMA_IrqHandler+0xfc4>)
 803c9ce:	681b      	ldr	r3, [r3, #0]
 803c9d0:	4a8f      	ldr	r2, [pc, #572]	; (803cc10 <SIMCOM_DMA_IrqHandler+0xfd8>)
 803c9d2:	4293      	cmp	r3, r2
 803c9d4:	d037      	beq.n	803ca46 <SIMCOM_DMA_IrqHandler+0xe0e>
 803c9d6:	4b89      	ldr	r3, [pc, #548]	; (803cbfc <SIMCOM_DMA_IrqHandler+0xfc4>)
 803c9d8:	681b      	ldr	r3, [r3, #0]
 803c9da:	4a8e      	ldr	r2, [pc, #568]	; (803cc14 <SIMCOM_DMA_IrqHandler+0xfdc>)
 803c9dc:	4293      	cmp	r3, r2
 803c9de:	d030      	beq.n	803ca42 <SIMCOM_DMA_IrqHandler+0xe0a>
 803c9e0:	4b86      	ldr	r3, [pc, #536]	; (803cbfc <SIMCOM_DMA_IrqHandler+0xfc4>)
 803c9e2:	681b      	ldr	r3, [r3, #0]
 803c9e4:	4a8c      	ldr	r2, [pc, #560]	; (803cc18 <SIMCOM_DMA_IrqHandler+0xfe0>)
 803c9e6:	4293      	cmp	r3, r2
 803c9e8:	d029      	beq.n	803ca3e <SIMCOM_DMA_IrqHandler+0xe06>
 803c9ea:	4b84      	ldr	r3, [pc, #528]	; (803cbfc <SIMCOM_DMA_IrqHandler+0xfc4>)
 803c9ec:	681b      	ldr	r3, [r3, #0]
 803c9ee:	4a8b      	ldr	r2, [pc, #556]	; (803cc1c <SIMCOM_DMA_IrqHandler+0xfe4>)
 803c9f0:	4293      	cmp	r3, r2
 803c9f2:	d022      	beq.n	803ca3a <SIMCOM_DMA_IrqHandler+0xe02>
 803c9f4:	4b81      	ldr	r3, [pc, #516]	; (803cbfc <SIMCOM_DMA_IrqHandler+0xfc4>)
 803c9f6:	681b      	ldr	r3, [r3, #0]
 803c9f8:	4a89      	ldr	r2, [pc, #548]	; (803cc20 <SIMCOM_DMA_IrqHandler+0xfe8>)
 803c9fa:	4293      	cmp	r3, r2
 803c9fc:	d01a      	beq.n	803ca34 <SIMCOM_DMA_IrqHandler+0xdfc>
 803c9fe:	4b7f      	ldr	r3, [pc, #508]	; (803cbfc <SIMCOM_DMA_IrqHandler+0xfc4>)
 803ca00:	681b      	ldr	r3, [r3, #0]
 803ca02:	4a88      	ldr	r2, [pc, #544]	; (803cc24 <SIMCOM_DMA_IrqHandler+0xfec>)
 803ca04:	4293      	cmp	r3, r2
 803ca06:	d012      	beq.n	803ca2e <SIMCOM_DMA_IrqHandler+0xdf6>
 803ca08:	4b7c      	ldr	r3, [pc, #496]	; (803cbfc <SIMCOM_DMA_IrqHandler+0xfc4>)
 803ca0a:	681b      	ldr	r3, [r3, #0]
 803ca0c:	4a86      	ldr	r2, [pc, #536]	; (803cc28 <SIMCOM_DMA_IrqHandler+0xff0>)
 803ca0e:	4293      	cmp	r3, r2
 803ca10:	d00a      	beq.n	803ca28 <SIMCOM_DMA_IrqHandler+0xdf0>
 803ca12:	4b7a      	ldr	r3, [pc, #488]	; (803cbfc <SIMCOM_DMA_IrqHandler+0xfc4>)
 803ca14:	681b      	ldr	r3, [r3, #0]
 803ca16:	4a85      	ldr	r2, [pc, #532]	; (803cc2c <SIMCOM_DMA_IrqHandler+0xff4>)
 803ca18:	4293      	cmp	r3, r2
 803ca1a:	d102      	bne.n	803ca22 <SIMCOM_DMA_IrqHandler+0xdea>
 803ca1c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 803ca20:	e01a      	b.n	803ca58 <SIMCOM_DMA_IrqHandler+0xe20>
 803ca22:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 803ca26:	e017      	b.n	803ca58 <SIMCOM_DMA_IrqHandler+0xe20>
 803ca28:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 803ca2c:	e014      	b.n	803ca58 <SIMCOM_DMA_IrqHandler+0xe20>
 803ca2e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 803ca32:	e011      	b.n	803ca58 <SIMCOM_DMA_IrqHandler+0xe20>
 803ca34:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 803ca38:	e00e      	b.n	803ca58 <SIMCOM_DMA_IrqHandler+0xe20>
 803ca3a:	2340      	movs	r3, #64	; 0x40
 803ca3c:	e00c      	b.n	803ca58 <SIMCOM_DMA_IrqHandler+0xe20>
 803ca3e:	2340      	movs	r3, #64	; 0x40
 803ca40:	e00a      	b.n	803ca58 <SIMCOM_DMA_IrqHandler+0xe20>
 803ca42:	2340      	movs	r3, #64	; 0x40
 803ca44:	e008      	b.n	803ca58 <SIMCOM_DMA_IrqHandler+0xe20>
 803ca46:	2340      	movs	r3, #64	; 0x40
 803ca48:	e006      	b.n	803ca58 <SIMCOM_DMA_IrqHandler+0xe20>
 803ca4a:	2301      	movs	r3, #1
 803ca4c:	e004      	b.n	803ca58 <SIMCOM_DMA_IrqHandler+0xe20>
 803ca4e:	2301      	movs	r3, #1
 803ca50:	e002      	b.n	803ca58 <SIMCOM_DMA_IrqHandler+0xe20>
 803ca52:	2301      	movs	r3, #1
 803ca54:	e000      	b.n	803ca58 <SIMCOM_DMA_IrqHandler+0xe20>
 803ca56:	2301      	movs	r3, #1
 803ca58:	4a75      	ldr	r2, [pc, #468]	; (803cc30 <SIMCOM_DMA_IrqHandler+0xff8>)
 803ca5a:	6093      	str	r3, [r2, #8]
        __HAL_DMA_CLEAR_FLAG(&hdma_usart1_rx, __HAL_DMA_GET_DME_FLAG_INDEX(&hdma_usart1_rx));
 803ca5c:	4b67      	ldr	r3, [pc, #412]	; (803cbfc <SIMCOM_DMA_IrqHandler+0xfc4>)
 803ca5e:	681b      	ldr	r3, [r3, #0]
 803ca60:	461a      	mov	r2, r3
 803ca62:	4b74      	ldr	r3, [pc, #464]	; (803cc34 <SIMCOM_DMA_IrqHandler+0xffc>)
 803ca64:	429a      	cmp	r2, r3
 803ca66:	d960      	bls.n	803cb2a <SIMCOM_DMA_IrqHandler+0xef2>
 803ca68:	4b64      	ldr	r3, [pc, #400]	; (803cbfc <SIMCOM_DMA_IrqHandler+0xfc4>)
 803ca6a:	681b      	ldr	r3, [r3, #0]
 803ca6c:	4a64      	ldr	r2, [pc, #400]	; (803cc00 <SIMCOM_DMA_IrqHandler+0xfc8>)
 803ca6e:	4293      	cmp	r3, r2
 803ca70:	d057      	beq.n	803cb22 <SIMCOM_DMA_IrqHandler+0xeea>
 803ca72:	4b62      	ldr	r3, [pc, #392]	; (803cbfc <SIMCOM_DMA_IrqHandler+0xfc4>)
 803ca74:	681b      	ldr	r3, [r3, #0]
 803ca76:	4a63      	ldr	r2, [pc, #396]	; (803cc04 <SIMCOM_DMA_IrqHandler+0xfcc>)
 803ca78:	4293      	cmp	r3, r2
 803ca7a:	d050      	beq.n	803cb1e <SIMCOM_DMA_IrqHandler+0xee6>
 803ca7c:	4b5f      	ldr	r3, [pc, #380]	; (803cbfc <SIMCOM_DMA_IrqHandler+0xfc4>)
 803ca7e:	681b      	ldr	r3, [r3, #0]
 803ca80:	4a61      	ldr	r2, [pc, #388]	; (803cc08 <SIMCOM_DMA_IrqHandler+0xfd0>)
 803ca82:	4293      	cmp	r3, r2
 803ca84:	d049      	beq.n	803cb1a <SIMCOM_DMA_IrqHandler+0xee2>
 803ca86:	4b5d      	ldr	r3, [pc, #372]	; (803cbfc <SIMCOM_DMA_IrqHandler+0xfc4>)
 803ca88:	681b      	ldr	r3, [r3, #0]
 803ca8a:	4a60      	ldr	r2, [pc, #384]	; (803cc0c <SIMCOM_DMA_IrqHandler+0xfd4>)
 803ca8c:	4293      	cmp	r3, r2
 803ca8e:	d042      	beq.n	803cb16 <SIMCOM_DMA_IrqHandler+0xede>
 803ca90:	4b5a      	ldr	r3, [pc, #360]	; (803cbfc <SIMCOM_DMA_IrqHandler+0xfc4>)
 803ca92:	681b      	ldr	r3, [r3, #0]
 803ca94:	4a5e      	ldr	r2, [pc, #376]	; (803cc10 <SIMCOM_DMA_IrqHandler+0xfd8>)
 803ca96:	4293      	cmp	r3, r2
 803ca98:	d03a      	beq.n	803cb10 <SIMCOM_DMA_IrqHandler+0xed8>
 803ca9a:	4b58      	ldr	r3, [pc, #352]	; (803cbfc <SIMCOM_DMA_IrqHandler+0xfc4>)
 803ca9c:	681b      	ldr	r3, [r3, #0]
 803ca9e:	4a5d      	ldr	r2, [pc, #372]	; (803cc14 <SIMCOM_DMA_IrqHandler+0xfdc>)
 803caa0:	4293      	cmp	r3, r2
 803caa2:	d032      	beq.n	803cb0a <SIMCOM_DMA_IrqHandler+0xed2>
 803caa4:	4b55      	ldr	r3, [pc, #340]	; (803cbfc <SIMCOM_DMA_IrqHandler+0xfc4>)
 803caa6:	681b      	ldr	r3, [r3, #0]
 803caa8:	4a5b      	ldr	r2, [pc, #364]	; (803cc18 <SIMCOM_DMA_IrqHandler+0xfe0>)
 803caaa:	4293      	cmp	r3, r2
 803caac:	d02a      	beq.n	803cb04 <SIMCOM_DMA_IrqHandler+0xecc>
 803caae:	4b53      	ldr	r3, [pc, #332]	; (803cbfc <SIMCOM_DMA_IrqHandler+0xfc4>)
 803cab0:	681b      	ldr	r3, [r3, #0]
 803cab2:	4a5a      	ldr	r2, [pc, #360]	; (803cc1c <SIMCOM_DMA_IrqHandler+0xfe4>)
 803cab4:	4293      	cmp	r3, r2
 803cab6:	d022      	beq.n	803cafe <SIMCOM_DMA_IrqHandler+0xec6>
 803cab8:	4b50      	ldr	r3, [pc, #320]	; (803cbfc <SIMCOM_DMA_IrqHandler+0xfc4>)
 803caba:	681b      	ldr	r3, [r3, #0]
 803cabc:	4a58      	ldr	r2, [pc, #352]	; (803cc20 <SIMCOM_DMA_IrqHandler+0xfe8>)
 803cabe:	4293      	cmp	r3, r2
 803cac0:	d01a      	beq.n	803caf8 <SIMCOM_DMA_IrqHandler+0xec0>
 803cac2:	4b4e      	ldr	r3, [pc, #312]	; (803cbfc <SIMCOM_DMA_IrqHandler+0xfc4>)
 803cac4:	681b      	ldr	r3, [r3, #0]
 803cac6:	4a57      	ldr	r2, [pc, #348]	; (803cc24 <SIMCOM_DMA_IrqHandler+0xfec>)
 803cac8:	4293      	cmp	r3, r2
 803caca:	d012      	beq.n	803caf2 <SIMCOM_DMA_IrqHandler+0xeba>
 803cacc:	4b4b      	ldr	r3, [pc, #300]	; (803cbfc <SIMCOM_DMA_IrqHandler+0xfc4>)
 803cace:	681b      	ldr	r3, [r3, #0]
 803cad0:	4a55      	ldr	r2, [pc, #340]	; (803cc28 <SIMCOM_DMA_IrqHandler+0xff0>)
 803cad2:	4293      	cmp	r3, r2
 803cad4:	d00a      	beq.n	803caec <SIMCOM_DMA_IrqHandler+0xeb4>
 803cad6:	4b49      	ldr	r3, [pc, #292]	; (803cbfc <SIMCOM_DMA_IrqHandler+0xfc4>)
 803cad8:	681b      	ldr	r3, [r3, #0]
 803cada:	4a54      	ldr	r2, [pc, #336]	; (803cc2c <SIMCOM_DMA_IrqHandler+0xff4>)
 803cadc:	4293      	cmp	r3, r2
 803cade:	d102      	bne.n	803cae6 <SIMCOM_DMA_IrqHandler+0xeae>
 803cae0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 803cae4:	e01e      	b.n	803cb24 <SIMCOM_DMA_IrqHandler+0xeec>
 803cae6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 803caea:	e01b      	b.n	803cb24 <SIMCOM_DMA_IrqHandler+0xeec>
 803caec:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 803caf0:	e018      	b.n	803cb24 <SIMCOM_DMA_IrqHandler+0xeec>
 803caf2:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 803caf6:	e015      	b.n	803cb24 <SIMCOM_DMA_IrqHandler+0xeec>
 803caf8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 803cafc:	e012      	b.n	803cb24 <SIMCOM_DMA_IrqHandler+0xeec>
 803cafe:	f44f 7380 	mov.w	r3, #256	; 0x100
 803cb02:	e00f      	b.n	803cb24 <SIMCOM_DMA_IrqHandler+0xeec>
 803cb04:	f44f 7380 	mov.w	r3, #256	; 0x100
 803cb08:	e00c      	b.n	803cb24 <SIMCOM_DMA_IrqHandler+0xeec>
 803cb0a:	f44f 7380 	mov.w	r3, #256	; 0x100
 803cb0e:	e009      	b.n	803cb24 <SIMCOM_DMA_IrqHandler+0xeec>
 803cb10:	f44f 7380 	mov.w	r3, #256	; 0x100
 803cb14:	e006      	b.n	803cb24 <SIMCOM_DMA_IrqHandler+0xeec>
 803cb16:	2304      	movs	r3, #4
 803cb18:	e004      	b.n	803cb24 <SIMCOM_DMA_IrqHandler+0xeec>
 803cb1a:	2304      	movs	r3, #4
 803cb1c:	e002      	b.n	803cb24 <SIMCOM_DMA_IrqHandler+0xeec>
 803cb1e:	2304      	movs	r3, #4
 803cb20:	e000      	b.n	803cb24 <SIMCOM_DMA_IrqHandler+0xeec>
 803cb22:	2304      	movs	r3, #4
 803cb24:	4a44      	ldr	r2, [pc, #272]	; (803cc38 <SIMCOM_DMA_IrqHandler+0x1000>)
 803cb26:	60d3      	str	r3, [r2, #12]
 803cb28:	e151      	b.n	803cdce <SIMCOM_DMA_IrqHandler+0x1196>
 803cb2a:	4b34      	ldr	r3, [pc, #208]	; (803cbfc <SIMCOM_DMA_IrqHandler+0xfc4>)
 803cb2c:	681b      	ldr	r3, [r3, #0]
 803cb2e:	461a      	mov	r2, r3
 803cb30:	4b42      	ldr	r3, [pc, #264]	; (803cc3c <SIMCOM_DMA_IrqHandler+0x1004>)
 803cb32:	429a      	cmp	r2, r3
 803cb34:	f240 8084 	bls.w	803cc40 <SIMCOM_DMA_IrqHandler+0x1008>
 803cb38:	4b30      	ldr	r3, [pc, #192]	; (803cbfc <SIMCOM_DMA_IrqHandler+0xfc4>)
 803cb3a:	681b      	ldr	r3, [r3, #0]
 803cb3c:	4a30      	ldr	r2, [pc, #192]	; (803cc00 <SIMCOM_DMA_IrqHandler+0xfc8>)
 803cb3e:	4293      	cmp	r3, r2
 803cb40:	d057      	beq.n	803cbf2 <SIMCOM_DMA_IrqHandler+0xfba>
 803cb42:	4b2e      	ldr	r3, [pc, #184]	; (803cbfc <SIMCOM_DMA_IrqHandler+0xfc4>)
 803cb44:	681b      	ldr	r3, [r3, #0]
 803cb46:	4a2f      	ldr	r2, [pc, #188]	; (803cc04 <SIMCOM_DMA_IrqHandler+0xfcc>)
 803cb48:	4293      	cmp	r3, r2
 803cb4a:	d050      	beq.n	803cbee <SIMCOM_DMA_IrqHandler+0xfb6>
 803cb4c:	4b2b      	ldr	r3, [pc, #172]	; (803cbfc <SIMCOM_DMA_IrqHandler+0xfc4>)
 803cb4e:	681b      	ldr	r3, [r3, #0]
 803cb50:	4a2d      	ldr	r2, [pc, #180]	; (803cc08 <SIMCOM_DMA_IrqHandler+0xfd0>)
 803cb52:	4293      	cmp	r3, r2
 803cb54:	d049      	beq.n	803cbea <SIMCOM_DMA_IrqHandler+0xfb2>
 803cb56:	4b29      	ldr	r3, [pc, #164]	; (803cbfc <SIMCOM_DMA_IrqHandler+0xfc4>)
 803cb58:	681b      	ldr	r3, [r3, #0]
 803cb5a:	4a2c      	ldr	r2, [pc, #176]	; (803cc0c <SIMCOM_DMA_IrqHandler+0xfd4>)
 803cb5c:	4293      	cmp	r3, r2
 803cb5e:	d042      	beq.n	803cbe6 <SIMCOM_DMA_IrqHandler+0xfae>
 803cb60:	4b26      	ldr	r3, [pc, #152]	; (803cbfc <SIMCOM_DMA_IrqHandler+0xfc4>)
 803cb62:	681b      	ldr	r3, [r3, #0]
 803cb64:	4a2a      	ldr	r2, [pc, #168]	; (803cc10 <SIMCOM_DMA_IrqHandler+0xfd8>)
 803cb66:	4293      	cmp	r3, r2
 803cb68:	d03a      	beq.n	803cbe0 <SIMCOM_DMA_IrqHandler+0xfa8>
 803cb6a:	4b24      	ldr	r3, [pc, #144]	; (803cbfc <SIMCOM_DMA_IrqHandler+0xfc4>)
 803cb6c:	681b      	ldr	r3, [r3, #0]
 803cb6e:	4a29      	ldr	r2, [pc, #164]	; (803cc14 <SIMCOM_DMA_IrqHandler+0xfdc>)
 803cb70:	4293      	cmp	r3, r2
 803cb72:	d032      	beq.n	803cbda <SIMCOM_DMA_IrqHandler+0xfa2>
 803cb74:	4b21      	ldr	r3, [pc, #132]	; (803cbfc <SIMCOM_DMA_IrqHandler+0xfc4>)
 803cb76:	681b      	ldr	r3, [r3, #0]
 803cb78:	4a27      	ldr	r2, [pc, #156]	; (803cc18 <SIMCOM_DMA_IrqHandler+0xfe0>)
 803cb7a:	4293      	cmp	r3, r2
 803cb7c:	d02a      	beq.n	803cbd4 <SIMCOM_DMA_IrqHandler+0xf9c>
 803cb7e:	4b1f      	ldr	r3, [pc, #124]	; (803cbfc <SIMCOM_DMA_IrqHandler+0xfc4>)
 803cb80:	681b      	ldr	r3, [r3, #0]
 803cb82:	4a26      	ldr	r2, [pc, #152]	; (803cc1c <SIMCOM_DMA_IrqHandler+0xfe4>)
 803cb84:	4293      	cmp	r3, r2
 803cb86:	d022      	beq.n	803cbce <SIMCOM_DMA_IrqHandler+0xf96>
 803cb88:	4b1c      	ldr	r3, [pc, #112]	; (803cbfc <SIMCOM_DMA_IrqHandler+0xfc4>)
 803cb8a:	681b      	ldr	r3, [r3, #0]
 803cb8c:	4a24      	ldr	r2, [pc, #144]	; (803cc20 <SIMCOM_DMA_IrqHandler+0xfe8>)
 803cb8e:	4293      	cmp	r3, r2
 803cb90:	d01a      	beq.n	803cbc8 <SIMCOM_DMA_IrqHandler+0xf90>
 803cb92:	4b1a      	ldr	r3, [pc, #104]	; (803cbfc <SIMCOM_DMA_IrqHandler+0xfc4>)
 803cb94:	681b      	ldr	r3, [r3, #0]
 803cb96:	4a23      	ldr	r2, [pc, #140]	; (803cc24 <SIMCOM_DMA_IrqHandler+0xfec>)
 803cb98:	4293      	cmp	r3, r2
 803cb9a:	d012      	beq.n	803cbc2 <SIMCOM_DMA_IrqHandler+0xf8a>
 803cb9c:	4b17      	ldr	r3, [pc, #92]	; (803cbfc <SIMCOM_DMA_IrqHandler+0xfc4>)
 803cb9e:	681b      	ldr	r3, [r3, #0]
 803cba0:	4a21      	ldr	r2, [pc, #132]	; (803cc28 <SIMCOM_DMA_IrqHandler+0xff0>)
 803cba2:	4293      	cmp	r3, r2
 803cba4:	d00a      	beq.n	803cbbc <SIMCOM_DMA_IrqHandler+0xf84>
 803cba6:	4b15      	ldr	r3, [pc, #84]	; (803cbfc <SIMCOM_DMA_IrqHandler+0xfc4>)
 803cba8:	681b      	ldr	r3, [r3, #0]
 803cbaa:	4a20      	ldr	r2, [pc, #128]	; (803cc2c <SIMCOM_DMA_IrqHandler+0xff4>)
 803cbac:	4293      	cmp	r3, r2
 803cbae:	d102      	bne.n	803cbb6 <SIMCOM_DMA_IrqHandler+0xf7e>
 803cbb0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 803cbb4:	e01e      	b.n	803cbf4 <SIMCOM_DMA_IrqHandler+0xfbc>
 803cbb6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 803cbba:	e01b      	b.n	803cbf4 <SIMCOM_DMA_IrqHandler+0xfbc>
 803cbbc:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 803cbc0:	e018      	b.n	803cbf4 <SIMCOM_DMA_IrqHandler+0xfbc>
 803cbc2:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 803cbc6:	e015      	b.n	803cbf4 <SIMCOM_DMA_IrqHandler+0xfbc>
 803cbc8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 803cbcc:	e012      	b.n	803cbf4 <SIMCOM_DMA_IrqHandler+0xfbc>
 803cbce:	f44f 7380 	mov.w	r3, #256	; 0x100
 803cbd2:	e00f      	b.n	803cbf4 <SIMCOM_DMA_IrqHandler+0xfbc>
 803cbd4:	f44f 7380 	mov.w	r3, #256	; 0x100
 803cbd8:	e00c      	b.n	803cbf4 <SIMCOM_DMA_IrqHandler+0xfbc>
 803cbda:	f44f 7380 	mov.w	r3, #256	; 0x100
 803cbde:	e009      	b.n	803cbf4 <SIMCOM_DMA_IrqHandler+0xfbc>
 803cbe0:	f44f 7380 	mov.w	r3, #256	; 0x100
 803cbe4:	e006      	b.n	803cbf4 <SIMCOM_DMA_IrqHandler+0xfbc>
 803cbe6:	2304      	movs	r3, #4
 803cbe8:	e004      	b.n	803cbf4 <SIMCOM_DMA_IrqHandler+0xfbc>
 803cbea:	2304      	movs	r3, #4
 803cbec:	e002      	b.n	803cbf4 <SIMCOM_DMA_IrqHandler+0xfbc>
 803cbee:	2304      	movs	r3, #4
 803cbf0:	e000      	b.n	803cbf4 <SIMCOM_DMA_IrqHandler+0xfbc>
 803cbf2:	2304      	movs	r3, #4
 803cbf4:	4a10      	ldr	r2, [pc, #64]	; (803cc38 <SIMCOM_DMA_IrqHandler+0x1000>)
 803cbf6:	6093      	str	r3, [r2, #8]
 803cbf8:	e0e9      	b.n	803cdce <SIMCOM_DMA_IrqHandler+0x1196>
 803cbfa:	bf00      	nop
 803cbfc:	20008700 	.word	0x20008700
 803cc00:	40026010 	.word	0x40026010
 803cc04:	40026410 	.word	0x40026410
 803cc08:	40026070 	.word	0x40026070
 803cc0c:	40026470 	.word	0x40026470
 803cc10:	40026028 	.word	0x40026028
 803cc14:	40026428 	.word	0x40026428
 803cc18:	40026088 	.word	0x40026088
 803cc1c:	40026488 	.word	0x40026488
 803cc20:	40026040 	.word	0x40026040
 803cc24:	40026440 	.word	0x40026440
 803cc28:	400260a0 	.word	0x400260a0
 803cc2c:	400264a0 	.word	0x400264a0
 803cc30:	40026000 	.word	0x40026000
 803cc34:	40026458 	.word	0x40026458
 803cc38:	40026400 	.word	0x40026400
 803cc3c:	400260b8 	.word	0x400260b8
 803cc40:	4b66      	ldr	r3, [pc, #408]	; (803cddc <SIMCOM_DMA_IrqHandler+0x11a4>)
 803cc42:	681b      	ldr	r3, [r3, #0]
 803cc44:	461a      	mov	r2, r3
 803cc46:	4b66      	ldr	r3, [pc, #408]	; (803cde0 <SIMCOM_DMA_IrqHandler+0x11a8>)
 803cc48:	429a      	cmp	r2, r3
 803cc4a:	d960      	bls.n	803cd0e <SIMCOM_DMA_IrqHandler+0x10d6>
 803cc4c:	4b63      	ldr	r3, [pc, #396]	; (803cddc <SIMCOM_DMA_IrqHandler+0x11a4>)
 803cc4e:	681b      	ldr	r3, [r3, #0]
 803cc50:	4a64      	ldr	r2, [pc, #400]	; (803cde4 <SIMCOM_DMA_IrqHandler+0x11ac>)
 803cc52:	4293      	cmp	r3, r2
 803cc54:	d057      	beq.n	803cd06 <SIMCOM_DMA_IrqHandler+0x10ce>
 803cc56:	4b61      	ldr	r3, [pc, #388]	; (803cddc <SIMCOM_DMA_IrqHandler+0x11a4>)
 803cc58:	681b      	ldr	r3, [r3, #0]
 803cc5a:	4a63      	ldr	r2, [pc, #396]	; (803cde8 <SIMCOM_DMA_IrqHandler+0x11b0>)
 803cc5c:	4293      	cmp	r3, r2
 803cc5e:	d050      	beq.n	803cd02 <SIMCOM_DMA_IrqHandler+0x10ca>
 803cc60:	4b5e      	ldr	r3, [pc, #376]	; (803cddc <SIMCOM_DMA_IrqHandler+0x11a4>)
 803cc62:	681b      	ldr	r3, [r3, #0]
 803cc64:	4a61      	ldr	r2, [pc, #388]	; (803cdec <SIMCOM_DMA_IrqHandler+0x11b4>)
 803cc66:	4293      	cmp	r3, r2
 803cc68:	d049      	beq.n	803ccfe <SIMCOM_DMA_IrqHandler+0x10c6>
 803cc6a:	4b5c      	ldr	r3, [pc, #368]	; (803cddc <SIMCOM_DMA_IrqHandler+0x11a4>)
 803cc6c:	681b      	ldr	r3, [r3, #0]
 803cc6e:	4a60      	ldr	r2, [pc, #384]	; (803cdf0 <SIMCOM_DMA_IrqHandler+0x11b8>)
 803cc70:	4293      	cmp	r3, r2
 803cc72:	d042      	beq.n	803ccfa <SIMCOM_DMA_IrqHandler+0x10c2>
 803cc74:	4b59      	ldr	r3, [pc, #356]	; (803cddc <SIMCOM_DMA_IrqHandler+0x11a4>)
 803cc76:	681b      	ldr	r3, [r3, #0]
 803cc78:	4a5e      	ldr	r2, [pc, #376]	; (803cdf4 <SIMCOM_DMA_IrqHandler+0x11bc>)
 803cc7a:	4293      	cmp	r3, r2
 803cc7c:	d03a      	beq.n	803ccf4 <SIMCOM_DMA_IrqHandler+0x10bc>
 803cc7e:	4b57      	ldr	r3, [pc, #348]	; (803cddc <SIMCOM_DMA_IrqHandler+0x11a4>)
 803cc80:	681b      	ldr	r3, [r3, #0]
 803cc82:	4a5d      	ldr	r2, [pc, #372]	; (803cdf8 <SIMCOM_DMA_IrqHandler+0x11c0>)
 803cc84:	4293      	cmp	r3, r2
 803cc86:	d032      	beq.n	803ccee <SIMCOM_DMA_IrqHandler+0x10b6>
 803cc88:	4b54      	ldr	r3, [pc, #336]	; (803cddc <SIMCOM_DMA_IrqHandler+0x11a4>)
 803cc8a:	681b      	ldr	r3, [r3, #0]
 803cc8c:	4a5b      	ldr	r2, [pc, #364]	; (803cdfc <SIMCOM_DMA_IrqHandler+0x11c4>)
 803cc8e:	4293      	cmp	r3, r2
 803cc90:	d02a      	beq.n	803cce8 <SIMCOM_DMA_IrqHandler+0x10b0>
 803cc92:	4b52      	ldr	r3, [pc, #328]	; (803cddc <SIMCOM_DMA_IrqHandler+0x11a4>)
 803cc94:	681b      	ldr	r3, [r3, #0]
 803cc96:	4a5a      	ldr	r2, [pc, #360]	; (803ce00 <SIMCOM_DMA_IrqHandler+0x11c8>)
 803cc98:	4293      	cmp	r3, r2
 803cc9a:	d022      	beq.n	803cce2 <SIMCOM_DMA_IrqHandler+0x10aa>
 803cc9c:	4b4f      	ldr	r3, [pc, #316]	; (803cddc <SIMCOM_DMA_IrqHandler+0x11a4>)
 803cc9e:	681b      	ldr	r3, [r3, #0]
 803cca0:	4a58      	ldr	r2, [pc, #352]	; (803ce04 <SIMCOM_DMA_IrqHandler+0x11cc>)
 803cca2:	4293      	cmp	r3, r2
 803cca4:	d01a      	beq.n	803ccdc <SIMCOM_DMA_IrqHandler+0x10a4>
 803cca6:	4b4d      	ldr	r3, [pc, #308]	; (803cddc <SIMCOM_DMA_IrqHandler+0x11a4>)
 803cca8:	681b      	ldr	r3, [r3, #0]
 803ccaa:	4a57      	ldr	r2, [pc, #348]	; (803ce08 <SIMCOM_DMA_IrqHandler+0x11d0>)
 803ccac:	4293      	cmp	r3, r2
 803ccae:	d012      	beq.n	803ccd6 <SIMCOM_DMA_IrqHandler+0x109e>
 803ccb0:	4b4a      	ldr	r3, [pc, #296]	; (803cddc <SIMCOM_DMA_IrqHandler+0x11a4>)
 803ccb2:	681b      	ldr	r3, [r3, #0]
 803ccb4:	4a55      	ldr	r2, [pc, #340]	; (803ce0c <SIMCOM_DMA_IrqHandler+0x11d4>)
 803ccb6:	4293      	cmp	r3, r2
 803ccb8:	d00a      	beq.n	803ccd0 <SIMCOM_DMA_IrqHandler+0x1098>
 803ccba:	4b48      	ldr	r3, [pc, #288]	; (803cddc <SIMCOM_DMA_IrqHandler+0x11a4>)
 803ccbc:	681b      	ldr	r3, [r3, #0]
 803ccbe:	4a54      	ldr	r2, [pc, #336]	; (803ce10 <SIMCOM_DMA_IrqHandler+0x11d8>)
 803ccc0:	4293      	cmp	r3, r2
 803ccc2:	d102      	bne.n	803ccca <SIMCOM_DMA_IrqHandler+0x1092>
 803ccc4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 803ccc8:	e01e      	b.n	803cd08 <SIMCOM_DMA_IrqHandler+0x10d0>
 803ccca:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 803ccce:	e01b      	b.n	803cd08 <SIMCOM_DMA_IrqHandler+0x10d0>
 803ccd0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 803ccd4:	e018      	b.n	803cd08 <SIMCOM_DMA_IrqHandler+0x10d0>
 803ccd6:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 803ccda:	e015      	b.n	803cd08 <SIMCOM_DMA_IrqHandler+0x10d0>
 803ccdc:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 803cce0:	e012      	b.n	803cd08 <SIMCOM_DMA_IrqHandler+0x10d0>
 803cce2:	f44f 7380 	mov.w	r3, #256	; 0x100
 803cce6:	e00f      	b.n	803cd08 <SIMCOM_DMA_IrqHandler+0x10d0>
 803cce8:	f44f 7380 	mov.w	r3, #256	; 0x100
 803ccec:	e00c      	b.n	803cd08 <SIMCOM_DMA_IrqHandler+0x10d0>
 803ccee:	f44f 7380 	mov.w	r3, #256	; 0x100
 803ccf2:	e009      	b.n	803cd08 <SIMCOM_DMA_IrqHandler+0x10d0>
 803ccf4:	f44f 7380 	mov.w	r3, #256	; 0x100
 803ccf8:	e006      	b.n	803cd08 <SIMCOM_DMA_IrqHandler+0x10d0>
 803ccfa:	2304      	movs	r3, #4
 803ccfc:	e004      	b.n	803cd08 <SIMCOM_DMA_IrqHandler+0x10d0>
 803ccfe:	2304      	movs	r3, #4
 803cd00:	e002      	b.n	803cd08 <SIMCOM_DMA_IrqHandler+0x10d0>
 803cd02:	2304      	movs	r3, #4
 803cd04:	e000      	b.n	803cd08 <SIMCOM_DMA_IrqHandler+0x10d0>
 803cd06:	2304      	movs	r3, #4
 803cd08:	4a42      	ldr	r2, [pc, #264]	; (803ce14 <SIMCOM_DMA_IrqHandler+0x11dc>)
 803cd0a:	60d3      	str	r3, [r2, #12]
 803cd0c:	e05f      	b.n	803cdce <SIMCOM_DMA_IrqHandler+0x1196>
 803cd0e:	4b33      	ldr	r3, [pc, #204]	; (803cddc <SIMCOM_DMA_IrqHandler+0x11a4>)
 803cd10:	681b      	ldr	r3, [r3, #0]
 803cd12:	4a34      	ldr	r2, [pc, #208]	; (803cde4 <SIMCOM_DMA_IrqHandler+0x11ac>)
 803cd14:	4293      	cmp	r3, r2
 803cd16:	d057      	beq.n	803cdc8 <SIMCOM_DMA_IrqHandler+0x1190>
 803cd18:	4b30      	ldr	r3, [pc, #192]	; (803cddc <SIMCOM_DMA_IrqHandler+0x11a4>)
 803cd1a:	681b      	ldr	r3, [r3, #0]
 803cd1c:	4a32      	ldr	r2, [pc, #200]	; (803cde8 <SIMCOM_DMA_IrqHandler+0x11b0>)
 803cd1e:	4293      	cmp	r3, r2
 803cd20:	d050      	beq.n	803cdc4 <SIMCOM_DMA_IrqHandler+0x118c>
 803cd22:	4b2e      	ldr	r3, [pc, #184]	; (803cddc <SIMCOM_DMA_IrqHandler+0x11a4>)
 803cd24:	681b      	ldr	r3, [r3, #0]
 803cd26:	4a31      	ldr	r2, [pc, #196]	; (803cdec <SIMCOM_DMA_IrqHandler+0x11b4>)
 803cd28:	4293      	cmp	r3, r2
 803cd2a:	d049      	beq.n	803cdc0 <SIMCOM_DMA_IrqHandler+0x1188>
 803cd2c:	4b2b      	ldr	r3, [pc, #172]	; (803cddc <SIMCOM_DMA_IrqHandler+0x11a4>)
 803cd2e:	681b      	ldr	r3, [r3, #0]
 803cd30:	4a2f      	ldr	r2, [pc, #188]	; (803cdf0 <SIMCOM_DMA_IrqHandler+0x11b8>)
 803cd32:	4293      	cmp	r3, r2
 803cd34:	d042      	beq.n	803cdbc <SIMCOM_DMA_IrqHandler+0x1184>
 803cd36:	4b29      	ldr	r3, [pc, #164]	; (803cddc <SIMCOM_DMA_IrqHandler+0x11a4>)
 803cd38:	681b      	ldr	r3, [r3, #0]
 803cd3a:	4a2e      	ldr	r2, [pc, #184]	; (803cdf4 <SIMCOM_DMA_IrqHandler+0x11bc>)
 803cd3c:	4293      	cmp	r3, r2
 803cd3e:	d03a      	beq.n	803cdb6 <SIMCOM_DMA_IrqHandler+0x117e>
 803cd40:	4b26      	ldr	r3, [pc, #152]	; (803cddc <SIMCOM_DMA_IrqHandler+0x11a4>)
 803cd42:	681b      	ldr	r3, [r3, #0]
 803cd44:	4a2c      	ldr	r2, [pc, #176]	; (803cdf8 <SIMCOM_DMA_IrqHandler+0x11c0>)
 803cd46:	4293      	cmp	r3, r2
 803cd48:	d032      	beq.n	803cdb0 <SIMCOM_DMA_IrqHandler+0x1178>
 803cd4a:	4b24      	ldr	r3, [pc, #144]	; (803cddc <SIMCOM_DMA_IrqHandler+0x11a4>)
 803cd4c:	681b      	ldr	r3, [r3, #0]
 803cd4e:	4a2b      	ldr	r2, [pc, #172]	; (803cdfc <SIMCOM_DMA_IrqHandler+0x11c4>)
 803cd50:	4293      	cmp	r3, r2
 803cd52:	d02a      	beq.n	803cdaa <SIMCOM_DMA_IrqHandler+0x1172>
 803cd54:	4b21      	ldr	r3, [pc, #132]	; (803cddc <SIMCOM_DMA_IrqHandler+0x11a4>)
 803cd56:	681b      	ldr	r3, [r3, #0]
 803cd58:	4a29      	ldr	r2, [pc, #164]	; (803ce00 <SIMCOM_DMA_IrqHandler+0x11c8>)
 803cd5a:	4293      	cmp	r3, r2
 803cd5c:	d022      	beq.n	803cda4 <SIMCOM_DMA_IrqHandler+0x116c>
 803cd5e:	4b1f      	ldr	r3, [pc, #124]	; (803cddc <SIMCOM_DMA_IrqHandler+0x11a4>)
 803cd60:	681b      	ldr	r3, [r3, #0]
 803cd62:	4a28      	ldr	r2, [pc, #160]	; (803ce04 <SIMCOM_DMA_IrqHandler+0x11cc>)
 803cd64:	4293      	cmp	r3, r2
 803cd66:	d01a      	beq.n	803cd9e <SIMCOM_DMA_IrqHandler+0x1166>
 803cd68:	4b1c      	ldr	r3, [pc, #112]	; (803cddc <SIMCOM_DMA_IrqHandler+0x11a4>)
 803cd6a:	681b      	ldr	r3, [r3, #0]
 803cd6c:	4a26      	ldr	r2, [pc, #152]	; (803ce08 <SIMCOM_DMA_IrqHandler+0x11d0>)
 803cd6e:	4293      	cmp	r3, r2
 803cd70:	d012      	beq.n	803cd98 <SIMCOM_DMA_IrqHandler+0x1160>
 803cd72:	4b1a      	ldr	r3, [pc, #104]	; (803cddc <SIMCOM_DMA_IrqHandler+0x11a4>)
 803cd74:	681b      	ldr	r3, [r3, #0]
 803cd76:	4a25      	ldr	r2, [pc, #148]	; (803ce0c <SIMCOM_DMA_IrqHandler+0x11d4>)
 803cd78:	4293      	cmp	r3, r2
 803cd7a:	d00a      	beq.n	803cd92 <SIMCOM_DMA_IrqHandler+0x115a>
 803cd7c:	4b17      	ldr	r3, [pc, #92]	; (803cddc <SIMCOM_DMA_IrqHandler+0x11a4>)
 803cd7e:	681b      	ldr	r3, [r3, #0]
 803cd80:	4a23      	ldr	r2, [pc, #140]	; (803ce10 <SIMCOM_DMA_IrqHandler+0x11d8>)
 803cd82:	4293      	cmp	r3, r2
 803cd84:	d102      	bne.n	803cd8c <SIMCOM_DMA_IrqHandler+0x1154>
 803cd86:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 803cd8a:	e01e      	b.n	803cdca <SIMCOM_DMA_IrqHandler+0x1192>
 803cd8c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 803cd90:	e01b      	b.n	803cdca <SIMCOM_DMA_IrqHandler+0x1192>
 803cd92:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 803cd96:	e018      	b.n	803cdca <SIMCOM_DMA_IrqHandler+0x1192>
 803cd98:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 803cd9c:	e015      	b.n	803cdca <SIMCOM_DMA_IrqHandler+0x1192>
 803cd9e:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 803cda2:	e012      	b.n	803cdca <SIMCOM_DMA_IrqHandler+0x1192>
 803cda4:	f44f 7380 	mov.w	r3, #256	; 0x100
 803cda8:	e00f      	b.n	803cdca <SIMCOM_DMA_IrqHandler+0x1192>
 803cdaa:	f44f 7380 	mov.w	r3, #256	; 0x100
 803cdae:	e00c      	b.n	803cdca <SIMCOM_DMA_IrqHandler+0x1192>
 803cdb0:	f44f 7380 	mov.w	r3, #256	; 0x100
 803cdb4:	e009      	b.n	803cdca <SIMCOM_DMA_IrqHandler+0x1192>
 803cdb6:	f44f 7380 	mov.w	r3, #256	; 0x100
 803cdba:	e006      	b.n	803cdca <SIMCOM_DMA_IrqHandler+0x1192>
 803cdbc:	2304      	movs	r3, #4
 803cdbe:	e004      	b.n	803cdca <SIMCOM_DMA_IrqHandler+0x1192>
 803cdc0:	2304      	movs	r3, #4
 803cdc2:	e002      	b.n	803cdca <SIMCOM_DMA_IrqHandler+0x1192>
 803cdc4:	2304      	movs	r3, #4
 803cdc6:	e000      	b.n	803cdca <SIMCOM_DMA_IrqHandler+0x1192>
 803cdc8:	2304      	movs	r3, #4
 803cdca:	4a12      	ldr	r2, [pc, #72]	; (803ce14 <SIMCOM_DMA_IrqHandler+0x11dc>)
 803cdcc:	6093      	str	r3, [r2, #8]
        HAL_UART_Receive_DMA(&huart1, (uint8_t*) SIMCOM_DMA_RX, SIMCOM_DMA_RX_SZ);
 803cdce:	2280      	movs	r2, #128	; 0x80
 803cdd0:	4911      	ldr	r1, [pc, #68]	; (803ce18 <SIMCOM_DMA_IrqHandler+0x11e0>)
 803cdd2:	4812      	ldr	r0, [pc, #72]	; (803ce1c <SIMCOM_DMA_IrqHandler+0x11e4>)
 803cdd4:	f7f9 fbf6 	bl	80365c4 <HAL_UART_Receive_DMA>
}
 803cdd8:	bf00      	nop
 803cdda:	bd80      	pop	{r7, pc}
 803cddc:	20008700 	.word	0x20008700
 803cde0:	40026058 	.word	0x40026058
 803cde4:	40026010 	.word	0x40026010
 803cde8:	40026410 	.word	0x40026410
 803cdec:	40026070 	.word	0x40026070
 803cdf0:	40026470 	.word	0x40026470
 803cdf4:	40026028 	.word	0x40026028
 803cdf8:	40026428 	.word	0x40026428
 803cdfc:	40026088 	.word	0x40026088
 803ce00:	40026488 	.word	0x40026488
 803ce04:	40026040 	.word	0x40026040
 803ce08:	40026440 	.word	0x40026440
 803ce0c:	400260a0 	.word	0x400260a0
 803ce10:	400264a0 	.word	0x400264a0
 803ce14:	40026000 	.word	0x40026000
 803ce18:	20007fd4 	.word	0x20007fd4
 803ce1c:	20008764 	.word	0x20008764

0803ce20 <SIMCOM_DMA_Init>:

void SIMCOM_DMA_Init(void) {
 803ce20:	b580      	push	{r7, lr}
 803ce22:	af00      	add	r7, sp, #0
    __HAL_UART_ENABLE_IT(&huart1, UART_IT_IDLE);        // enable idle line interrupt
 803ce24:	4b0f      	ldr	r3, [pc, #60]	; (803ce64 <SIMCOM_DMA_Init+0x44>)
 803ce26:	681b      	ldr	r3, [r3, #0]
 803ce28:	68da      	ldr	r2, [r3, #12]
 803ce2a:	4b0e      	ldr	r3, [pc, #56]	; (803ce64 <SIMCOM_DMA_Init+0x44>)
 803ce2c:	681b      	ldr	r3, [r3, #0]
 803ce2e:	f042 0210 	orr.w	r2, r2, #16
 803ce32:	60da      	str	r2, [r3, #12]
    __HAL_DMA_ENABLE_IT(&hdma_usart1_rx, DMA_IT_TC);    // enable DMA Tx cplt interrupt
 803ce34:	4b0c      	ldr	r3, [pc, #48]	; (803ce68 <SIMCOM_DMA_Init+0x48>)
 803ce36:	681b      	ldr	r3, [r3, #0]
 803ce38:	681a      	ldr	r2, [r3, #0]
 803ce3a:	4b0b      	ldr	r3, [pc, #44]	; (803ce68 <SIMCOM_DMA_Init+0x48>)
 803ce3c:	681b      	ldr	r3, [r3, #0]
 803ce3e:	f042 0210 	orr.w	r2, r2, #16
 803ce42:	601a      	str	r2, [r3, #0]
    __HAL_DMA_ENABLE_IT(&hdma_usart1_rx, DMA_IT_HT);    // enable half complete interrupt
 803ce44:	4b08      	ldr	r3, [pc, #32]	; (803ce68 <SIMCOM_DMA_Init+0x48>)
 803ce46:	681b      	ldr	r3, [r3, #0]
 803ce48:	681a      	ldr	r2, [r3, #0]
 803ce4a:	4b07      	ldr	r3, [pc, #28]	; (803ce68 <SIMCOM_DMA_Init+0x48>)
 803ce4c:	681b      	ldr	r3, [r3, #0]
 803ce4e:	f042 0208 	orr.w	r2, r2, #8
 803ce52:	601a      	str	r2, [r3, #0]

    /* Start DMA transfer */
    HAL_UART_Receive_DMA(&huart1, (uint8_t*) SIMCOM_DMA_RX, SIMCOM_DMA_RX_SZ);
 803ce54:	2280      	movs	r2, #128	; 0x80
 803ce56:	4905      	ldr	r1, [pc, #20]	; (803ce6c <SIMCOM_DMA_Init+0x4c>)
 803ce58:	4802      	ldr	r0, [pc, #8]	; (803ce64 <SIMCOM_DMA_Init+0x44>)
 803ce5a:	f7f9 fbb3 	bl	80365c4 <HAL_UART_Receive_DMA>
}
 803ce5e:	bf00      	nop
 803ce60:	bd80      	pop	{r7, pc}
 803ce62:	bf00      	nop
 803ce64:	20008764 	.word	0x20008764
 803ce68:	20008700 	.word	0x20008700
 803ce6c:	20007fd4 	.word	0x20007fd4

0803ce70 <SIMCOM_Check_Buffer>:

static void SIMCOM_Check_Buffer(void) {
 803ce70:	b580      	push	{r7, lr}
 803ce72:	b082      	sub	sp, #8
 803ce74:	af00      	add	r7, sp, #0
    static size_t old_pos;
    size_t pos;

    /* Calculate current position in buffer */
    pos = SIMCOM_DMA_RX_SZ - __HAL_DMA_GET_COUNTER(&hdma_usart1_rx);
 803ce76:	4b1e      	ldr	r3, [pc, #120]	; (803cef0 <SIMCOM_Check_Buffer+0x80>)
 803ce78:	681b      	ldr	r3, [r3, #0]
 803ce7a:	685b      	ldr	r3, [r3, #4]
 803ce7c:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 803ce80:	607b      	str	r3, [r7, #4]
    if (pos != old_pos) { /* Check change in received data */
 803ce82:	4b1c      	ldr	r3, [pc, #112]	; (803cef4 <SIMCOM_Check_Buffer+0x84>)
 803ce84:	681b      	ldr	r3, [r3, #0]
 803ce86:	687a      	ldr	r2, [r7, #4]
 803ce88:	429a      	cmp	r2, r3
 803ce8a:	d023      	beq.n	803ced4 <SIMCOM_Check_Buffer+0x64>
        if (pos > old_pos) { /* Current position is over previous one */
 803ce8c:	4b19      	ldr	r3, [pc, #100]	; (803cef4 <SIMCOM_Check_Buffer+0x84>)
 803ce8e:	681b      	ldr	r3, [r3, #0]
 803ce90:	687a      	ldr	r2, [r7, #4]
 803ce92:	429a      	cmp	r2, r3
 803ce94:	d90b      	bls.n	803ceae <SIMCOM_Check_Buffer+0x3e>
            /* We are in "linear" mode */
            /* Process data directly by subtracting "pointers" */
            SIMCOM_Fill_Buffer(&SIMCOM_DMA_RX[old_pos], pos - old_pos);
 803ce96:	4b17      	ldr	r3, [pc, #92]	; (803cef4 <SIMCOM_Check_Buffer+0x84>)
 803ce98:	681b      	ldr	r3, [r3, #0]
 803ce9a:	4a17      	ldr	r2, [pc, #92]	; (803cef8 <SIMCOM_Check_Buffer+0x88>)
 803ce9c:	1898      	adds	r0, r3, r2
 803ce9e:	4b15      	ldr	r3, [pc, #84]	; (803cef4 <SIMCOM_Check_Buffer+0x84>)
 803cea0:	681b      	ldr	r3, [r3, #0]
 803cea2:	687a      	ldr	r2, [r7, #4]
 803cea4:	1ad3      	subs	r3, r2, r3
 803cea6:	4619      	mov	r1, r3
 803cea8:	f000 f828 	bl	803cefc <SIMCOM_Fill_Buffer>
 803ceac:	e012      	b.n	803ced4 <SIMCOM_Check_Buffer+0x64>
        } else {
            /* We are in "overflow" mode */
            /* First process data to the end of buffer */
            SIMCOM_Fill_Buffer(&SIMCOM_DMA_RX[old_pos], SIMCOM_DMA_RX_SZ - old_pos);
 803ceae:	4b11      	ldr	r3, [pc, #68]	; (803cef4 <SIMCOM_Check_Buffer+0x84>)
 803ceb0:	681b      	ldr	r3, [r3, #0]
 803ceb2:	4a11      	ldr	r2, [pc, #68]	; (803cef8 <SIMCOM_Check_Buffer+0x88>)
 803ceb4:	441a      	add	r2, r3
 803ceb6:	4b0f      	ldr	r3, [pc, #60]	; (803cef4 <SIMCOM_Check_Buffer+0x84>)
 803ceb8:	681b      	ldr	r3, [r3, #0]
 803ceba:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 803cebe:	4619      	mov	r1, r3
 803cec0:	4610      	mov	r0, r2
 803cec2:	f000 f81b 	bl	803cefc <SIMCOM_Fill_Buffer>
            /* Check and continue with beginning of buffer */
            if (pos > 0) {
 803cec6:	687b      	ldr	r3, [r7, #4]
 803cec8:	2b00      	cmp	r3, #0
 803ceca:	d003      	beq.n	803ced4 <SIMCOM_Check_Buffer+0x64>
                SIMCOM_Fill_Buffer(&SIMCOM_DMA_RX[0], pos);
 803cecc:	6879      	ldr	r1, [r7, #4]
 803cece:	480a      	ldr	r0, [pc, #40]	; (803cef8 <SIMCOM_Check_Buffer+0x88>)
 803ced0:	f000 f814 	bl	803cefc <SIMCOM_Fill_Buffer>
            }
        }
    }
    old_pos = pos; /* Save current position as old */
 803ced4:	4a07      	ldr	r2, [pc, #28]	; (803cef4 <SIMCOM_Check_Buffer+0x84>)
 803ced6:	687b      	ldr	r3, [r7, #4]
 803ced8:	6013      	str	r3, [r2, #0]

    /* Check and manually update if we reached end of buffer */
    if (old_pos == SIMCOM_DMA_RX_SZ) {
 803ceda:	4b06      	ldr	r3, [pc, #24]	; (803cef4 <SIMCOM_Check_Buffer+0x84>)
 803cedc:	681b      	ldr	r3, [r3, #0]
 803cede:	2b80      	cmp	r3, #128	; 0x80
 803cee0:	d102      	bne.n	803cee8 <SIMCOM_Check_Buffer+0x78>
        old_pos = 0;
 803cee2:	4b04      	ldr	r3, [pc, #16]	; (803cef4 <SIMCOM_Check_Buffer+0x84>)
 803cee4:	2200      	movs	r2, #0
 803cee6:	601a      	str	r2, [r3, #0]
    }
}
 803cee8:	bf00      	nop
 803ceea:	3708      	adds	r7, #8
 803ceec:	46bd      	mov	sp, r7
 803ceee:	bd80      	pop	{r7, pc}
 803cef0:	20008700 	.word	0x20008700
 803cef4:	20008058 	.word	0x20008058
 803cef8:	20007fd4 	.word	0x20007fd4

0803cefc <SIMCOM_Fill_Buffer>:

static void SIMCOM_Fill_Buffer(const void *data, size_t len) {
 803cefc:	b580      	push	{r7, lr}
 803cefe:	b082      	sub	sp, #8
 803cf00:	af00      	add	r7, sp, #0
 803cf02:	6078      	str	r0, [r7, #4]
 803cf04:	6039      	str	r1, [r7, #0]
    /* Write data to buffer */
    memcpy(&SIMCOM_UART_RX[simcom_write], data, len);
 803cf06:	4b09      	ldr	r3, [pc, #36]	; (803cf2c <SIMCOM_Fill_Buffer+0x30>)
 803cf08:	681b      	ldr	r3, [r3, #0]
 803cf0a:	4a09      	ldr	r2, [pc, #36]	; (803cf30 <SIMCOM_Fill_Buffer+0x34>)
 803cf0c:	4413      	add	r3, r2
 803cf0e:	683a      	ldr	r2, [r7, #0]
 803cf10:	6879      	ldr	r1, [r7, #4]
 803cf12:	4618      	mov	r0, r3
 803cf14:	f002 fdf9 	bl	803fb0a <memcpy>
    simcom_write += len;
 803cf18:	4b04      	ldr	r3, [pc, #16]	; (803cf2c <SIMCOM_Fill_Buffer+0x30>)
 803cf1a:	681a      	ldr	r2, [r3, #0]
 803cf1c:	683b      	ldr	r3, [r7, #0]
 803cf1e:	4413      	add	r3, r2
 803cf20:	4a02      	ldr	r2, [pc, #8]	; (803cf2c <SIMCOM_Fill_Buffer+0x30>)
 803cf22:	6013      	str	r3, [r2, #0]
}
 803cf24:	bf00      	nop
 803cf26:	3708      	adds	r7, #8
 803cf28:	46bd      	mov	sp, r7
 803cf2a:	bd80      	pop	{r7, pc}
 803cf2c:	20008054 	.word	0x20008054
 803cf30:	20008a9c 	.word	0x20008a9c

0803cf34 <SIMCOM_Reset_Buffer>:

void SIMCOM_Reset_Buffer(void) {
 803cf34:	b580      	push	{r7, lr}
 803cf36:	af00      	add	r7, sp, #0
    // clear rx buffer
    memset(SIMCOM_UART_RX, 0x00, simcom_write);
 803cf38:	4b05      	ldr	r3, [pc, #20]	; (803cf50 <SIMCOM_Reset_Buffer+0x1c>)
 803cf3a:	681b      	ldr	r3, [r3, #0]
 803cf3c:	461a      	mov	r2, r3
 803cf3e:	2100      	movs	r1, #0
 803cf40:	4804      	ldr	r0, [pc, #16]	; (803cf54 <SIMCOM_Reset_Buffer+0x20>)
 803cf42:	f002 fded 	bl	803fb20 <memset>
    simcom_write = 0;
 803cf46:	4b02      	ldr	r3, [pc, #8]	; (803cf50 <SIMCOM_Reset_Buffer+0x1c>)
 803cf48:	2200      	movs	r2, #0
 803cf4a:	601a      	str	r2, [r3, #0]
}
 803cf4c:	bf00      	nop
 803cf4e:	bd80      	pop	{r7, pc}
 803cf50:	20008054 	.word	0x20008054
 803cf54:	20008a9c 	.word	0x20008a9c

0803cf58 <SIMCOM_Transmit>:

uint8_t SIMCOM_Transmit(char *pData, uint16_t Size) {
 803cf58:	b580      	push	{r7, lr}
 803cf5a:	b082      	sub	sp, #8
 803cf5c:	af00      	add	r7, sp, #0
 803cf5e:	6078      	str	r0, [r7, #4]
 803cf60:	460b      	mov	r3, r1
 803cf62:	807b      	strh	r3, [r7, #2]
    SIMCOM_Reset_Buffer();
 803cf64:	f7ff ffe6 	bl	803cf34 <SIMCOM_Reset_Buffer>

    return (HAL_UART_Transmit(&huart1, (uint8_t*) pData, Size, HAL_MAX_DELAY) == HAL_OK);
 803cf68:	887a      	ldrh	r2, [r7, #2]
 803cf6a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 803cf6e:	6879      	ldr	r1, [r7, #4]
 803cf70:	4806      	ldr	r0, [pc, #24]	; (803cf8c <SIMCOM_Transmit+0x34>)
 803cf72:	f7f9 fa8e 	bl	8036492 <HAL_UART_Transmit>
 803cf76:	4603      	mov	r3, r0
 803cf78:	2b00      	cmp	r3, #0
 803cf7a:	bf0c      	ite	eq
 803cf7c:	2301      	moveq	r3, #1
 803cf7e:	2300      	movne	r3, #0
 803cf80:	b2db      	uxtb	r3, r3
}
 803cf82:	4618      	mov	r0, r3
 803cf84:	3708      	adds	r7, #8
 803cf86:	46bd      	mov	sp, r7
 803cf88:	bd80      	pop	{r7, pc}
 803cf8a:	bf00      	nop
 803cf8c:	20008764 	.word	0x20008764

0803cf90 <AT_CommandEchoMode>:
static void AT_ParseText(const char *ptr, uint8_t *cnt, char *text, uint8_t size);
static int32_t AT_ParseNumber(const char *ptr, uint8_t *cnt);
//static float AT_ParseFloat(const char *ptr, uint8_t *cnt);

/* Public functions implementation --------------------------------------------*/
SIMCOM_RESULT AT_CommandEchoMode(uint8_t state) {
 803cf90:	b580      	push	{r7, lr}
 803cf92:	b084      	sub	sp, #16
 803cf94:	af00      	add	r7, sp, #0
 803cf96:	4603      	mov	r3, r0
 803cf98:	71fb      	strb	r3, [r7, #7]
    SIMCOM_RESULT p = SIM_RESULT_ERROR;
 803cf9a:	2300      	movs	r3, #0
 803cf9c:	73fb      	strb	r3, [r7, #15]
    char cmd[6];

    Simcom_Lock();
 803cf9e:	f001 fd1d 	bl	803e9dc <Simcom_Lock>
    // Write
    sprintf(cmd, "ATE%d\r", state);
 803cfa2:	79fa      	ldrb	r2, [r7, #7]
 803cfa4:	f107 0308 	add.w	r3, r7, #8
 803cfa8:	490a      	ldr	r1, [pc, #40]	; (803cfd4 <AT_CommandEchoMode+0x44>)
 803cfaa:	4618      	mov	r0, r3
 803cfac:	f002 fdc0 	bl	803fb30 <siprintf>
    p = AT_CmdWrite(cmd, 500, NULL);
 803cfb0:	f107 0308 	add.w	r3, r7, #8
 803cfb4:	2200      	movs	r2, #0
 803cfb6:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 803cfba:	4618      	mov	r0, r3
 803cfbc:	f000 ff1e 	bl	803ddfc <AT_CmdWrite>
 803cfc0:	4603      	mov	r3, r0
 803cfc2:	73fb      	strb	r3, [r7, #15]
    Simcom_Unlock();
 803cfc4:	f001 fd18 	bl	803e9f8 <Simcom_Unlock>

    return p;
 803cfc8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 803cfcc:	4618      	mov	r0, r3
 803cfce:	3710      	adds	r7, #16
 803cfd0:	46bd      	mov	sp, r7
 803cfd2:	bd80      	pop	{r7, pc}
 803cfd4:	08043c80 	.word	0x08043c80

0803cfd8 <AT_SignalQualityReport>:

SIMCOM_RESULT AT_SignalQualityReport(at_csq_t *signal) {
 803cfd8:	b590      	push	{r4, r7, lr}
 803cfda:	b087      	sub	sp, #28
 803cfdc:	af00      	add	r7, sp, #0
 803cfde:	6078      	str	r0, [r7, #4]
    SIMCOM_RESULT p = SIM_RESULT_ERROR;
 803cfe0:	2300      	movs	r3, #0
 803cfe2:	75fb      	strb	r3, [r7, #23]
    uint8_t cnt, len = 0;
 803cfe4:	2300      	movs	r3, #0
 803cfe6:	75bb      	strb	r3, [r7, #22]
    char *str = NULL;
 803cfe8:	2300      	movs	r3, #0
 803cfea:	60bb      	str	r3, [r7, #8]
    float dBm;

    Simcom_Lock();
 803cfec:	f001 fcf6 	bl	803e9dc <Simcom_Lock>
    // Read
    p = AT_CmdRead("AT+CSQ\r", 500, "+CSQ: ", &str);
 803cff0:	f107 0308 	add.w	r3, r7, #8
 803cff4:	4a48      	ldr	r2, [pc, #288]	; (803d118 <AT_SignalQualityReport+0x140>)
 803cff6:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 803cffa:	4848      	ldr	r0, [pc, #288]	; (803d11c <AT_SignalQualityReport+0x144>)
 803cffc:	f000 ff1c 	bl	803de38 <AT_CmdRead>
 803d000:	4603      	mov	r3, r0
 803d002:	75fb      	strb	r3, [r7, #23]
    if (p > 0) {
 803d004:	f997 3017 	ldrsb.w	r3, [r7, #23]
 803d008:	2b00      	cmp	r3, #0
 803d00a:	dd77      	ble.n	803d0fc <AT_SignalQualityReport+0x124>
        signal->rssi = AT_ParseNumber(&str[len], &cnt);
 803d00c:	68ba      	ldr	r2, [r7, #8]
 803d00e:	7dbb      	ldrb	r3, [r7, #22]
 803d010:	4413      	add	r3, r2
 803d012:	f107 020f 	add.w	r2, r7, #15
 803d016:	4611      	mov	r1, r2
 803d018:	4618      	mov	r0, r3
 803d01a:	f000 ff8f 	bl	803df3c <AT_ParseNumber>
 803d01e:	4603      	mov	r3, r0
 803d020:	b2da      	uxtb	r2, r3
 803d022:	687b      	ldr	r3, [r7, #4]
 803d024:	701a      	strb	r2, [r3, #0]
        len += cnt + 1;
 803d026:	7bfa      	ldrb	r2, [r7, #15]
 803d028:	7dbb      	ldrb	r3, [r7, #22]
 803d02a:	4413      	add	r3, r2
 803d02c:	b2db      	uxtb	r3, r3
 803d02e:	3301      	adds	r3, #1
 803d030:	75bb      	strb	r3, [r7, #22]
        signal->ber = AT_ParseNumber(&str[len], NULL);
 803d032:	68ba      	ldr	r2, [r7, #8]
 803d034:	7dbb      	ldrb	r3, [r7, #22]
 803d036:	4413      	add	r3, r2
 803d038:	2100      	movs	r1, #0
 803d03a:	4618      	mov	r0, r3
 803d03c:	f000 ff7e 	bl	803df3c <AT_ParseNumber>
 803d040:	4603      	mov	r3, r0
 803d042:	b2da      	uxtb	r2, r3
 803d044:	687b      	ldr	r3, [r7, #4]
 803d046:	705a      	strb	r2, [r3, #1]

        // Formatting
        {
            // Handle not detectable value
            if (signal->rssi > 31) {
 803d048:	687b      	ldr	r3, [r7, #4]
 803d04a:	781b      	ldrb	r3, [r3, #0]
 803d04c:	2b1f      	cmp	r3, #31
 803d04e:	d902      	bls.n	803d056 <AT_SignalQualityReport+0x7e>
                signal->rssi = 0;
 803d050:	687b      	ldr	r3, [r7, #4]
 803d052:	2200      	movs	r2, #0
 803d054:	701a      	strb	r2, [r3, #0]
            }

            // Scale RSSI to dBm
            dBm = (signal->rssi * 63.0 / 31.0) - 115.0;
 803d056:	687b      	ldr	r3, [r7, #4]
 803d058:	781b      	ldrb	r3, [r3, #0]
 803d05a:	4618      	mov	r0, r3
 803d05c:	f7e3 fa9a 	bl	8020594 <__aeabi_i2d>
 803d060:	f04f 0200 	mov.w	r2, #0
 803d064:	4b2e      	ldr	r3, [pc, #184]	; (803d120 <AT_SignalQualityReport+0x148>)
 803d066:	f7e3 faff 	bl	8020668 <__aeabi_dmul>
 803d06a:	4603      	mov	r3, r0
 803d06c:	460c      	mov	r4, r1
 803d06e:	4618      	mov	r0, r3
 803d070:	4621      	mov	r1, r4
 803d072:	f04f 0200 	mov.w	r2, #0
 803d076:	4b2b      	ldr	r3, [pc, #172]	; (803d124 <AT_SignalQualityReport+0x14c>)
 803d078:	f7e3 fc20 	bl	80208bc <__aeabi_ddiv>
 803d07c:	4603      	mov	r3, r0
 803d07e:	460c      	mov	r4, r1
 803d080:	4618      	mov	r0, r3
 803d082:	4621      	mov	r1, r4
 803d084:	a322      	add	r3, pc, #136	; (adr r3, 803d110 <AT_SignalQualityReport+0x138>)
 803d086:	e9d3 2300 	ldrd	r2, r3, [r3]
 803d08a:	f7e3 f935 	bl	80202f8 <__aeabi_dsub>
 803d08e:	4603      	mov	r3, r0
 803d090:	460c      	mov	r4, r1
 803d092:	4618      	mov	r0, r3
 803d094:	4621      	mov	r1, r4
 803d096:	f7e3 fddf 	bl	8020c58 <__aeabi_d2f>
 803d09a:	4603      	mov	r3, r0
 803d09c:	613b      	str	r3, [r7, #16]
            // Scale dBm to percentage
            signal->percent = (dBm + 115.0) * 100.0 / 63.0;
 803d09e:	6938      	ldr	r0, [r7, #16]
 803d0a0:	f7e3 fa8a 	bl	80205b8 <__aeabi_f2d>
 803d0a4:	a31a      	add	r3, pc, #104	; (adr r3, 803d110 <AT_SignalQualityReport+0x138>)
 803d0a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 803d0aa:	f7e3 f927 	bl	80202fc <__adddf3>
 803d0ae:	4603      	mov	r3, r0
 803d0b0:	460c      	mov	r4, r1
 803d0b2:	4618      	mov	r0, r3
 803d0b4:	4621      	mov	r1, r4
 803d0b6:	f04f 0200 	mov.w	r2, #0
 803d0ba:	4b1b      	ldr	r3, [pc, #108]	; (803d128 <AT_SignalQualityReport+0x150>)
 803d0bc:	f7e3 fad4 	bl	8020668 <__aeabi_dmul>
 803d0c0:	4603      	mov	r3, r0
 803d0c2:	460c      	mov	r4, r1
 803d0c4:	4618      	mov	r0, r3
 803d0c6:	4621      	mov	r1, r4
 803d0c8:	f04f 0200 	mov.w	r2, #0
 803d0cc:	4b14      	ldr	r3, [pc, #80]	; (803d120 <AT_SignalQualityReport+0x148>)
 803d0ce:	f7e3 fbf5 	bl	80208bc <__aeabi_ddiv>
 803d0d2:	4603      	mov	r3, r0
 803d0d4:	460c      	mov	r4, r1
 803d0d6:	4618      	mov	r0, r3
 803d0d8:	4621      	mov	r1, r4
 803d0da:	f7e3 fd9d 	bl	8020c18 <__aeabi_d2uiz>
 803d0de:	4603      	mov	r3, r0
 803d0e0:	b2da      	uxtb	r2, r3
 803d0e2:	687b      	ldr	r3, [r7, #4]
 803d0e4:	709a      	strb	r2, [r3, #2]

            // debugging
            LOG_Str("\nSimcom:RSSI = ");
 803d0e6:	4811      	ldr	r0, [pc, #68]	; (803d12c <AT_SignalQualityReport+0x154>)
 803d0e8:	f001 f9f8 	bl	803e4dc <LOG_Str>
            LOG_Int(signal->percent);
 803d0ec:	687b      	ldr	r3, [r7, #4]
 803d0ee:	789b      	ldrb	r3, [r3, #2]
 803d0f0:	4618      	mov	r0, r3
 803d0f2:	f001 f985 	bl	803e400 <LOG_Int>
            LOG_StrLn("%");
 803d0f6:	480e      	ldr	r0, [pc, #56]	; (803d130 <AT_SignalQualityReport+0x158>)
 803d0f8:	f001 fa08 	bl	803e50c <LOG_StrLn>
        }
    }
    Simcom_Unlock();
 803d0fc:	f001 fc7c 	bl	803e9f8 <Simcom_Unlock>

    return p;
 803d100:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 803d104:	4618      	mov	r0, r3
 803d106:	371c      	adds	r7, #28
 803d108:	46bd      	mov	sp, r7
 803d10a:	bd90      	pop	{r4, r7, pc}
 803d10c:	f3af 8000 	nop.w
 803d110:	00000000 	.word	0x00000000
 803d114:	405cc000 	.word	0x405cc000
 803d118:	08043c88 	.word	0x08043c88
 803d11c:	08043c90 	.word	0x08043c90
 803d120:	404f8000 	.word	0x404f8000
 803d124:	403f0000 	.word	0x403f0000
 803d128:	40590000 	.word	0x40590000
 803d12c:	08043c98 	.word	0x08043c98
 803d130:	08043ca8 	.word	0x08043ca8

0803d134 <AT_ConnectionStatusSingle>:

SIMCOM_RESULT AT_ConnectionStatusSingle(AT_CIPSTATUS *state) {
 803d134:	b590      	push	{r4, r7, lr}
 803d136:	b08b      	sub	sp, #44	; 0x2c
 803d138:	af00      	add	r7, sp, #0
 803d13a:	6078      	str	r0, [r7, #4]
    SIMCOM_RESULT p = SIM_RESULT_ERROR;
 803d13c:	2300      	movs	r3, #0
 803d13e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    char status[20];
    char *str = NULL;
 803d142:	2300      	movs	r3, #0
 803d144:	60fb      	str	r3, [r7, #12]

    Simcom_Lock();
 803d146:	f001 fc49 	bl	803e9dc <Simcom_Lock>
    // Read
    p = AT_CmdRead("AT+CIPSTATUS\r", 500, "STATE: ", &str);
 803d14a:	f107 030c 	add.w	r3, r7, #12
 803d14e:	4a7d      	ldr	r2, [pc, #500]	; (803d344 <AT_ConnectionStatusSingle+0x210>)
 803d150:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 803d154:	487c      	ldr	r0, [pc, #496]	; (803d348 <AT_ConnectionStatusSingle+0x214>)
 803d156:	f000 fe6f 	bl	803de38 <AT_CmdRead>
 803d15a:	4603      	mov	r3, r0
 803d15c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    if (p > 0) {
 803d160:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 803d164:	2b00      	cmp	r3, #0
 803d166:	f340 80dd 	ble.w	803d324 <AT_ConnectionStatusSingle+0x1f0>
        AT_ParseText(&str[0], NULL, status, sizeof(status));
 803d16a:	68f8      	ldr	r0, [r7, #12]
 803d16c:	f107 0210 	add.w	r2, r7, #16
 803d170:	2314      	movs	r3, #20
 803d172:	2100      	movs	r1, #0
 803d174:	f000 fe98 	bl	803dea8 <AT_ParseText>

        // decide
        if (!strcmp(status, "IP INITIAL")) {
 803d178:	f107 0310 	add.w	r3, r7, #16
 803d17c:	4973      	ldr	r1, [pc, #460]	; (803d34c <AT_ConnectionStatusSingle+0x218>)
 803d17e:	4618      	mov	r0, r3
 803d180:	f7e3 f84e 	bl	8020220 <strcmp>
 803d184:	4603      	mov	r3, r0
 803d186:	2b00      	cmp	r3, #0
 803d188:	d107      	bne.n	803d19a <AT_ConnectionStatusSingle+0x66>
            *state = CIPSTAT_IP_INITIAL;
 803d18a:	687a      	ldr	r2, [r7, #4]
 803d18c:	f04f 0300 	mov.w	r3, #0
 803d190:	f04f 0400 	mov.w	r4, #0
 803d194:	e9c2 3400 	strd	r3, r4, [r2]
 803d198:	e0cb      	b.n	803d332 <AT_ConnectionStatusSingle+0x1fe>
        } else if (!strcmp(status, "IP START")) {
 803d19a:	f107 0310 	add.w	r3, r7, #16
 803d19e:	496c      	ldr	r1, [pc, #432]	; (803d350 <AT_ConnectionStatusSingle+0x21c>)
 803d1a0:	4618      	mov	r0, r3
 803d1a2:	f7e3 f83d 	bl	8020220 <strcmp>
 803d1a6:	4603      	mov	r3, r0
 803d1a8:	2b00      	cmp	r3, #0
 803d1aa:	d107      	bne.n	803d1bc <AT_ConnectionStatusSingle+0x88>
            *state = CIPSTAT_IP_START;
 803d1ac:	687a      	ldr	r2, [r7, #4]
 803d1ae:	f04f 0301 	mov.w	r3, #1
 803d1b2:	f04f 0400 	mov.w	r4, #0
 803d1b6:	e9c2 3400 	strd	r3, r4, [r2]
 803d1ba:	e0ba      	b.n	803d332 <AT_ConnectionStatusSingle+0x1fe>
        } else if (!strcmp(status, "IP CONFIG")) {
 803d1bc:	f107 0310 	add.w	r3, r7, #16
 803d1c0:	4964      	ldr	r1, [pc, #400]	; (803d354 <AT_ConnectionStatusSingle+0x220>)
 803d1c2:	4618      	mov	r0, r3
 803d1c4:	f7e3 f82c 	bl	8020220 <strcmp>
 803d1c8:	4603      	mov	r3, r0
 803d1ca:	2b00      	cmp	r3, #0
 803d1cc:	d107      	bne.n	803d1de <AT_ConnectionStatusSingle+0xaa>
            *state = CIPSTAT_IP_CONFIG;
 803d1ce:	687a      	ldr	r2, [r7, #4]
 803d1d0:	f04f 0302 	mov.w	r3, #2
 803d1d4:	f04f 0400 	mov.w	r4, #0
 803d1d8:	e9c2 3400 	strd	r3, r4, [r2]
 803d1dc:	e0a9      	b.n	803d332 <AT_ConnectionStatusSingle+0x1fe>
        } else if (!strcmp(status, "IP GPRSACT")) {
 803d1de:	f107 0310 	add.w	r3, r7, #16
 803d1e2:	495d      	ldr	r1, [pc, #372]	; (803d358 <AT_ConnectionStatusSingle+0x224>)
 803d1e4:	4618      	mov	r0, r3
 803d1e6:	f7e3 f81b 	bl	8020220 <strcmp>
 803d1ea:	4603      	mov	r3, r0
 803d1ec:	2b00      	cmp	r3, #0
 803d1ee:	d107      	bne.n	803d200 <AT_ConnectionStatusSingle+0xcc>
            *state = CIPSTAT_IP_GPRSACT;
 803d1f0:	687a      	ldr	r2, [r7, #4]
 803d1f2:	f04f 0303 	mov.w	r3, #3
 803d1f6:	f04f 0400 	mov.w	r4, #0
 803d1fa:	e9c2 3400 	strd	r3, r4, [r2]
 803d1fe:	e098      	b.n	803d332 <AT_ConnectionStatusSingle+0x1fe>
        } else if (!strcmp(status, "IP STATUS")) {
 803d200:	f107 0310 	add.w	r3, r7, #16
 803d204:	4955      	ldr	r1, [pc, #340]	; (803d35c <AT_ConnectionStatusSingle+0x228>)
 803d206:	4618      	mov	r0, r3
 803d208:	f7e3 f80a 	bl	8020220 <strcmp>
 803d20c:	4603      	mov	r3, r0
 803d20e:	2b00      	cmp	r3, #0
 803d210:	d107      	bne.n	803d222 <AT_ConnectionStatusSingle+0xee>
            *state = CIPSTAT_IP_STATUS;
 803d212:	687a      	ldr	r2, [r7, #4]
 803d214:	f04f 0304 	mov.w	r3, #4
 803d218:	f04f 0400 	mov.w	r4, #0
 803d21c:	e9c2 3400 	strd	r3, r4, [r2]
 803d220:	e087      	b.n	803d332 <AT_ConnectionStatusSingle+0x1fe>
        } else if (!strcmp(status, "TCP CONNECTING")
 803d222:	f107 0310 	add.w	r3, r7, #16
 803d226:	494e      	ldr	r1, [pc, #312]	; (803d360 <AT_ConnectionStatusSingle+0x22c>)
 803d228:	4618      	mov	r0, r3
 803d22a:	f7e2 fff9 	bl	8020220 <strcmp>
 803d22e:	4603      	mov	r3, r0
 803d230:	2b00      	cmp	r3, #0
 803d232:	d011      	beq.n	803d258 <AT_ConnectionStatusSingle+0x124>
                || !strcmp(status, "UDP CONNECTING")
 803d234:	f107 0310 	add.w	r3, r7, #16
 803d238:	494a      	ldr	r1, [pc, #296]	; (803d364 <AT_ConnectionStatusSingle+0x230>)
 803d23a:	4618      	mov	r0, r3
 803d23c:	f7e2 fff0 	bl	8020220 <strcmp>
 803d240:	4603      	mov	r3, r0
 803d242:	2b00      	cmp	r3, #0
 803d244:	d008      	beq.n	803d258 <AT_ConnectionStatusSingle+0x124>
                || !strcmp(status, "SERVER LISTENING")) {
 803d246:	f107 0310 	add.w	r3, r7, #16
 803d24a:	4947      	ldr	r1, [pc, #284]	; (803d368 <AT_ConnectionStatusSingle+0x234>)
 803d24c:	4618      	mov	r0, r3
 803d24e:	f7e2 ffe7 	bl	8020220 <strcmp>
 803d252:	4603      	mov	r3, r0
 803d254:	2b00      	cmp	r3, #0
 803d256:	d107      	bne.n	803d268 <AT_ConnectionStatusSingle+0x134>
            *state = CIPSTAT_CONNECTING;
 803d258:	687a      	ldr	r2, [r7, #4]
 803d25a:	f04f 0305 	mov.w	r3, #5
 803d25e:	f04f 0400 	mov.w	r4, #0
 803d262:	e9c2 3400 	strd	r3, r4, [r2]
 803d266:	e064      	b.n	803d332 <AT_ConnectionStatusSingle+0x1fe>
        } else if (!strcmp(status, "CONNECT OK")) {
 803d268:	f107 0310 	add.w	r3, r7, #16
 803d26c:	493f      	ldr	r1, [pc, #252]	; (803d36c <AT_ConnectionStatusSingle+0x238>)
 803d26e:	4618      	mov	r0, r3
 803d270:	f7e2 ffd6 	bl	8020220 <strcmp>
 803d274:	4603      	mov	r3, r0
 803d276:	2b00      	cmp	r3, #0
 803d278:	d107      	bne.n	803d28a <AT_ConnectionStatusSingle+0x156>
            *state = CIPSTAT_CONNECT_OK;
 803d27a:	687a      	ldr	r2, [r7, #4]
 803d27c:	f04f 0306 	mov.w	r3, #6
 803d280:	f04f 0400 	mov.w	r4, #0
 803d284:	e9c2 3400 	strd	r3, r4, [r2]
 803d288:	e053      	b.n	803d332 <AT_ConnectionStatusSingle+0x1fe>
        } else if (!strcmp(status, "TCP CLOSING")
 803d28a:	f107 0310 	add.w	r3, r7, #16
 803d28e:	4938      	ldr	r1, [pc, #224]	; (803d370 <AT_ConnectionStatusSingle+0x23c>)
 803d290:	4618      	mov	r0, r3
 803d292:	f7e2 ffc5 	bl	8020220 <strcmp>
 803d296:	4603      	mov	r3, r0
 803d298:	2b00      	cmp	r3, #0
 803d29a:	d008      	beq.n	803d2ae <AT_ConnectionStatusSingle+0x17a>
                || !strcmp(status, "UDP CLOSING")) {
 803d29c:	f107 0310 	add.w	r3, r7, #16
 803d2a0:	4934      	ldr	r1, [pc, #208]	; (803d374 <AT_ConnectionStatusSingle+0x240>)
 803d2a2:	4618      	mov	r0, r3
 803d2a4:	f7e2 ffbc 	bl	8020220 <strcmp>
 803d2a8:	4603      	mov	r3, r0
 803d2aa:	2b00      	cmp	r3, #0
 803d2ac:	d107      	bne.n	803d2be <AT_ConnectionStatusSingle+0x18a>
            *state = CIPSTAT_CLOSING;
 803d2ae:	687a      	ldr	r2, [r7, #4]
 803d2b0:	f04f 0307 	mov.w	r3, #7
 803d2b4:	f04f 0400 	mov.w	r4, #0
 803d2b8:	e9c2 3400 	strd	r3, r4, [r2]
 803d2bc:	e039      	b.n	803d332 <AT_ConnectionStatusSingle+0x1fe>
        } else if (!strcmp(status, "TCP CLOSED")
 803d2be:	f107 0310 	add.w	r3, r7, #16
 803d2c2:	492d      	ldr	r1, [pc, #180]	; (803d378 <AT_ConnectionStatusSingle+0x244>)
 803d2c4:	4618      	mov	r0, r3
 803d2c6:	f7e2 ffab 	bl	8020220 <strcmp>
 803d2ca:	4603      	mov	r3, r0
 803d2cc:	2b00      	cmp	r3, #0
 803d2ce:	d008      	beq.n	803d2e2 <AT_ConnectionStatusSingle+0x1ae>
                || !strcmp(status, "UDP CLOSED")) {
 803d2d0:	f107 0310 	add.w	r3, r7, #16
 803d2d4:	4929      	ldr	r1, [pc, #164]	; (803d37c <AT_ConnectionStatusSingle+0x248>)
 803d2d6:	4618      	mov	r0, r3
 803d2d8:	f7e2 ffa2 	bl	8020220 <strcmp>
 803d2dc:	4603      	mov	r3, r0
 803d2de:	2b00      	cmp	r3, #0
 803d2e0:	d107      	bne.n	803d2f2 <AT_ConnectionStatusSingle+0x1be>
            *state = CIPSTAT_CLOSED;
 803d2e2:	687a      	ldr	r2, [r7, #4]
 803d2e4:	f04f 0308 	mov.w	r3, #8
 803d2e8:	f04f 0400 	mov.w	r4, #0
 803d2ec:	e9c2 3400 	strd	r3, r4, [r2]
 803d2f0:	e01f      	b.n	803d332 <AT_ConnectionStatusSingle+0x1fe>
        } else if (!strcmp(status, "PDP DEACT")) {
 803d2f2:	f107 0310 	add.w	r3, r7, #16
 803d2f6:	4922      	ldr	r1, [pc, #136]	; (803d380 <AT_ConnectionStatusSingle+0x24c>)
 803d2f8:	4618      	mov	r0, r3
 803d2fa:	f7e2 ff91 	bl	8020220 <strcmp>
 803d2fe:	4603      	mov	r3, r0
 803d300:	2b00      	cmp	r3, #0
 803d302:	d107      	bne.n	803d314 <AT_ConnectionStatusSingle+0x1e0>
            *state = CIPSTAT_PDP_DEACT;
 803d304:	687a      	ldr	r2, [r7, #4]
 803d306:	f04f 0309 	mov.w	r3, #9
 803d30a:	f04f 0400 	mov.w	r4, #0
 803d30e:	e9c2 3400 	strd	r3, r4, [r2]
 803d312:	e00e      	b.n	803d332 <AT_ConnectionStatusSingle+0x1fe>
        } else {
            *state = CIPSTAT_UNKNOWN;
 803d314:	687a      	ldr	r2, [r7, #4]
 803d316:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 803d31a:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 803d31e:	e9c2 3400 	strd	r3, r4, [r2]
 803d322:	e006      	b.n	803d332 <AT_ConnectionStatusSingle+0x1fe>
        }
    } else {
        *state = CIPSTAT_UNKNOWN;
 803d324:	687a      	ldr	r2, [r7, #4]
 803d326:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 803d32a:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 803d32e:	e9c2 3400 	strd	r3, r4, [r2]
    }
    Simcom_Unlock();
 803d332:	f001 fb61 	bl	803e9f8 <Simcom_Unlock>

    return p;
 803d336:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 803d33a:	4618      	mov	r0, r3
 803d33c:	372c      	adds	r7, #44	; 0x2c
 803d33e:	46bd      	mov	sp, r7
 803d340:	bd90      	pop	{r4, r7, pc}
 803d342:	bf00      	nop
 803d344:	08043cac 	.word	0x08043cac
 803d348:	08043cb4 	.word	0x08043cb4
 803d34c:	08043cc4 	.word	0x08043cc4
 803d350:	08043cd0 	.word	0x08043cd0
 803d354:	08043cdc 	.word	0x08043cdc
 803d358:	08043ce8 	.word	0x08043ce8
 803d35c:	08043cf4 	.word	0x08043cf4
 803d360:	08043d00 	.word	0x08043d00
 803d364:	08043d10 	.word	0x08043d10
 803d368:	08043d20 	.word	0x08043d20
 803d36c:	08043d34 	.word	0x08043d34
 803d370:	08043d40 	.word	0x08043d40
 803d374:	08043d4c 	.word	0x08043d4c
 803d378:	08043d58 	.word	0x08043d58
 803d37c:	08043d64 	.word	0x08043d64
 803d380:	08043d70 	.word	0x08043d70

0803d384 <AT_RadioAccessTechnology>:

SIMCOM_RESULT AT_RadioAccessTechnology(AT_MODE mode, at_cnmp_t *param) {
 803d384:	b580      	push	{r7, lr}
 803d386:	b08a      	sub	sp, #40	; 0x28
 803d388:	af00      	add	r7, sp, #0
 803d38a:	4603      	mov	r3, r0
 803d38c:	6039      	str	r1, [r7, #0]
 803d38e:	71fb      	strb	r3, [r7, #7]
    SIMCOM_RESULT p = SIM_RESULT_ERROR;
 803d390:	2300      	movs	r3, #0
 803d392:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    uint8_t cnt, len = 0;
 803d396:	2300      	movs	r3, #0
 803d398:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    char *str = NULL, cmd[14];
 803d39c:	2300      	movs	r3, #0
 803d39e:	623b      	str	r3, [r7, #32]

    // Copy by value
    at_cnmp_t tmp = *param;
 803d3a0:	683a      	ldr	r2, [r7, #0]
 803d3a2:	f107 0308 	add.w	r3, r7, #8
 803d3a6:	e892 0003 	ldmia.w	r2, {r0, r1}
 803d3aa:	e883 0003 	stmia.w	r3, {r0, r1}

    Simcom_Lock();
 803d3ae:	f001 fb15 	bl	803e9dc <Simcom_Lock>
    // Read
    p = AT_CmdRead("AT+CNMP?\r", 500, "+CNMP: ", &str);
 803d3b2:	f107 0320 	add.w	r3, r7, #32
 803d3b6:	4a3a      	ldr	r2, [pc, #232]	; (803d4a0 <AT_RadioAccessTechnology+0x11c>)
 803d3b8:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 803d3bc:	4839      	ldr	r0, [pc, #228]	; (803d4a4 <AT_RadioAccessTechnology+0x120>)
 803d3be:	f000 fd3b 	bl	803de38 <AT_CmdRead>
 803d3c2:	4603      	mov	r3, r0
 803d3c4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    if (p > 0) {
 803d3c8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 803d3cc:	2b00      	cmp	r3, #0
 803d3ce:	dd5e      	ble.n	803d48e <AT_RadioAccessTechnology+0x10a>
        param->mode = AT_ParseNumber(&str[len], &cnt);
 803d3d0:	6a3a      	ldr	r2, [r7, #32]
 803d3d2:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 803d3d6:	4413      	add	r3, r2
 803d3d8:	f107 0225 	add.w	r2, r7, #37	; 0x25
 803d3dc:	4611      	mov	r1, r2
 803d3de:	4618      	mov	r0, r3
 803d3e0:	f000 fdac 	bl	803df3c <AT_ParseNumber>
 803d3e4:	4603      	mov	r3, r0
 803d3e6:	461a      	mov	r2, r3
 803d3e8:	683b      	ldr	r3, [r7, #0]
 803d3ea:	601a      	str	r2, [r3, #0]
        if (param->mode == CNMP_ACT_AUTO) {
 803d3ec:	683b      	ldr	r3, [r7, #0]
 803d3ee:	681b      	ldr	r3, [r3, #0]
 803d3f0:	2b02      	cmp	r3, #2
 803d3f2:	d116      	bne.n	803d422 <AT_RadioAccessTechnology+0x9e>
            len += cnt + 1;
 803d3f4:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 803d3f8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 803d3fc:	4413      	add	r3, r2
 803d3fe:	b2db      	uxtb	r3, r3
 803d400:	3301      	adds	r3, #1
 803d402:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            param->preferred = AT_ParseNumber(&str[len], &cnt);
 803d406:	6a3a      	ldr	r2, [r7, #32]
 803d408:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 803d40c:	4413      	add	r3, r2
 803d40e:	f107 0225 	add.w	r2, r7, #37	; 0x25
 803d412:	4611      	mov	r1, r2
 803d414:	4618      	mov	r0, r3
 803d416:	f000 fd91 	bl	803df3c <AT_ParseNumber>
 803d41a:	4603      	mov	r3, r0
 803d41c:	461a      	mov	r2, r3
 803d41e:	683b      	ldr	r3, [r7, #0]
 803d420:	605a      	str	r2, [r3, #4]
        }

        // Write
        if (mode == ATW) {
 803d422:	79fb      	ldrb	r3, [r7, #7]
 803d424:	2b00      	cmp	r3, #0
 803d426:	d12a      	bne.n	803d47e <AT_RadioAccessTechnology+0xfa>
            if (memcmp(&tmp, param, sizeof(at_cnmp_t)) != 0) {
 803d428:	f107 0308 	add.w	r3, r7, #8
 803d42c:	2208      	movs	r2, #8
 803d42e:	6839      	ldr	r1, [r7, #0]
 803d430:	4618      	mov	r0, r3
 803d432:	f002 fb5b 	bl	803faec <memcmp>
 803d436:	4603      	mov	r3, r0
 803d438:	2b00      	cmp	r3, #0
 803d43a:	d028      	beq.n	803d48e <AT_RadioAccessTechnology+0x10a>
                if (tmp.mode == CNMP_ACT_AUTO) {
 803d43c:	68bb      	ldr	r3, [r7, #8]
 803d43e:	2b02      	cmp	r3, #2
 803d440:	d109      	bne.n	803d456 <AT_RadioAccessTechnology+0xd2>
                    sprintf(cmd, "AT+CNMP=%d%d\r", param->mode, param->preferred);
 803d442:	683b      	ldr	r3, [r7, #0]
 803d444:	681a      	ldr	r2, [r3, #0]
 803d446:	683b      	ldr	r3, [r7, #0]
 803d448:	685b      	ldr	r3, [r3, #4]
 803d44a:	f107 0010 	add.w	r0, r7, #16
 803d44e:	4916      	ldr	r1, [pc, #88]	; (803d4a8 <AT_RadioAccessTechnology+0x124>)
 803d450:	f002 fb6e 	bl	803fb30 <siprintf>
 803d454:	e007      	b.n	803d466 <AT_RadioAccessTechnology+0xe2>
                } else {
                    sprintf(cmd, "AT+CNMP=%d\r", param->mode);
 803d456:	683b      	ldr	r3, [r7, #0]
 803d458:	681a      	ldr	r2, [r3, #0]
 803d45a:	f107 0310 	add.w	r3, r7, #16
 803d45e:	4913      	ldr	r1, [pc, #76]	; (803d4ac <AT_RadioAccessTechnology+0x128>)
 803d460:	4618      	mov	r0, r3
 803d462:	f002 fb65 	bl	803fb30 <siprintf>
                }

                p = AT_CmdWrite(cmd, 10000, NULL);
 803d466:	f107 0310 	add.w	r3, r7, #16
 803d46a:	2200      	movs	r2, #0
 803d46c:	f242 7110 	movw	r1, #10000	; 0x2710
 803d470:	4618      	mov	r0, r3
 803d472:	f000 fcc3 	bl	803ddfc <AT_CmdWrite>
 803d476:	4603      	mov	r3, r0
 803d478:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 803d47c:	e007      	b.n	803d48e <AT_RadioAccessTechnology+0x10a>
            }
        } else {
            *param = tmp;
 803d47e:	683b      	ldr	r3, [r7, #0]
 803d480:	461a      	mov	r2, r3
 803d482:	f107 0308 	add.w	r3, r7, #8
 803d486:	e893 0003 	ldmia.w	r3, {r0, r1}
 803d48a:	e882 0003 	stmia.w	r2, {r0, r1}
        }
    }
    Simcom_Unlock();
 803d48e:	f001 fab3 	bl	803e9f8 <Simcom_Unlock>

    return p;
 803d492:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 803d496:	4618      	mov	r0, r3
 803d498:	3728      	adds	r7, #40	; 0x28
 803d49a:	46bd      	mov	sp, r7
 803d49c:	bd80      	pop	{r7, pc}
 803d49e:	bf00      	nop
 803d4a0:	08043d7c 	.word	0x08043d7c
 803d4a4:	08043d84 	.word	0x08043d84
 803d4a8:	08043d90 	.word	0x08043d90
 803d4ac:	08043da0 	.word	0x08043da0

0803d4b0 <AT_NetworkAttachedStatus>:

SIMCOM_RESULT AT_NetworkAttachedStatus(AT_MODE mode, at_csact_t *param) {
 803d4b0:	b590      	push	{r4, r7, lr}
 803d4b2:	b08d      	sub	sp, #52	; 0x34
 803d4b4:	af00      	add	r7, sp, #0
 803d4b6:	4603      	mov	r3, r0
 803d4b8:	6039      	str	r1, [r7, #0]
 803d4ba:	71fb      	strb	r3, [r7, #7]
    SIMCOM_RESULT p = SIM_RESULT_ERROR;
 803d4bc:	2300      	movs	r3, #0
 803d4be:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    uint8_t cnt, len = 0;
 803d4c2:	2300      	movs	r3, #0
 803d4c4:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    char *str = NULL, cmd[14];
 803d4c8:	2300      	movs	r3, #0
 803d4ca:	62bb      	str	r3, [r7, #40]	; 0x28

    // Copy by value
    at_csact_t tmp = *param;
 803d4cc:	683a      	ldr	r2, [r7, #0]
 803d4ce:	f107 030c 	add.w	r3, r7, #12
 803d4d2:	ca07      	ldmia	r2, {r0, r1, r2}
 803d4d4:	e883 0007 	stmia.w	r3, {r0, r1, r2}

    Simcom_Lock();
 803d4d8:	f001 fa80 	bl	803e9dc <Simcom_Lock>
    // Read
    p = AT_CmdRead("AT+CSACT?\r", 500, "+CSACT: ", &str);
 803d4dc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 803d4e0:	4a46      	ldr	r2, [pc, #280]	; (803d5fc <AT_NetworkAttachedStatus+0x14c>)
 803d4e2:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 803d4e6:	4846      	ldr	r0, [pc, #280]	; (803d600 <AT_NetworkAttachedStatus+0x150>)
 803d4e8:	f000 fca6 	bl	803de38 <AT_CmdRead>
 803d4ec:	4603      	mov	r3, r0
 803d4ee:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (p > 0) {
 803d4f2:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 803d4f6:	2b00      	cmp	r3, #0
 803d4f8:	dd77      	ble.n	803d5ea <AT_NetworkAttachedStatus+0x13a>
        tmp.act = AT_ParseNumber(&str[len], &cnt);
 803d4fa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 803d4fc:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 803d500:	4413      	add	r3, r2
 803d502:	f107 022d 	add.w	r2, r7, #45	; 0x2d
 803d506:	4611      	mov	r1, r2
 803d508:	4618      	mov	r0, r3
 803d50a:	f000 fd17 	bl	803df3c <AT_ParseNumber>
 803d50e:	4603      	mov	r3, r0
 803d510:	60fb      	str	r3, [r7, #12]
        len += cnt + 1;
 803d512:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 803d516:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 803d51a:	4413      	add	r3, r2
 803d51c:	b2db      	uxtb	r3, r3
 803d51e:	3301      	adds	r3, #1
 803d520:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
        AT_ParseText(&str[len], &cnt, tmp.rac, sizeof(tmp.rac));
 803d524:	6aba      	ldr	r2, [r7, #40]	; 0x28
 803d526:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 803d52a:	18d0      	adds	r0, r2, r3
 803d52c:	f107 030c 	add.w	r3, r7, #12
 803d530:	1d1a      	adds	r2, r3, #4
 803d532:	f107 012d 	add.w	r1, r7, #45	; 0x2d
 803d536:	2303      	movs	r3, #3
 803d538:	f000 fcb6 	bl	803dea8 <AT_ParseText>
        len += cnt + 1;
 803d53c:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 803d540:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 803d544:	4413      	add	r3, r2
 803d546:	b2db      	uxtb	r3, r3
 803d548:	3301      	adds	r3, #1
 803d54a:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
        tmp.creg = AT_ParseNumber(&str[len], &cnt);
 803d54e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 803d550:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 803d554:	4413      	add	r3, r2
 803d556:	f107 022d 	add.w	r2, r7, #45	; 0x2d
 803d55a:	4611      	mov	r1, r2
 803d55c:	4618      	mov	r0, r3
 803d55e:	f000 fced 	bl	803df3c <AT_ParseNumber>
 803d562:	4603      	mov	r3, r0
 803d564:	b2db      	uxtb	r3, r3
 803d566:	74fb      	strb	r3, [r7, #19]
        len += cnt + 1;
 803d568:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 803d56c:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 803d570:	4413      	add	r3, r2
 803d572:	b2db      	uxtb	r3, r3
 803d574:	3301      	adds	r3, #1
 803d576:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
        tmp.cgreg = AT_ParseNumber(&str[len], &cnt);
 803d57a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 803d57c:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 803d580:	4413      	add	r3, r2
 803d582:	f107 022d 	add.w	r2, r7, #45	; 0x2d
 803d586:	4611      	mov	r1, r2
 803d588:	4618      	mov	r0, r3
 803d58a:	f000 fcd7 	bl	803df3c <AT_ParseNumber>
 803d58e:	4603      	mov	r3, r0
 803d590:	b2db      	uxtb	r3, r3
 803d592:	753b      	strb	r3, [r7, #20]

        // Write
        if (mode == ATW) {
 803d594:	79fb      	ldrb	r3, [r7, #7]
 803d596:	2b00      	cmp	r3, #0
 803d598:	d11f      	bne.n	803d5da <AT_NetworkAttachedStatus+0x12a>
            if (tmp.cgreg != param->creg || tmp.cgreg != param->cgreg) {
 803d59a:	7d3a      	ldrb	r2, [r7, #20]
 803d59c:	683b      	ldr	r3, [r7, #0]
 803d59e:	79db      	ldrb	r3, [r3, #7]
 803d5a0:	429a      	cmp	r2, r3
 803d5a2:	d104      	bne.n	803d5ae <AT_NetworkAttachedStatus+0xfe>
 803d5a4:	7d3a      	ldrb	r2, [r7, #20]
 803d5a6:	683b      	ldr	r3, [r7, #0]
 803d5a8:	7a1b      	ldrb	r3, [r3, #8]
 803d5aa:	429a      	cmp	r2, r3
 803d5ac:	d01d      	beq.n	803d5ea <AT_NetworkAttachedStatus+0x13a>
                sprintf(cmd, "AT+CSACT=%d,%d\r", param->creg, param->cgreg);
 803d5ae:	683b      	ldr	r3, [r7, #0]
 803d5b0:	79db      	ldrb	r3, [r3, #7]
 803d5b2:	461a      	mov	r2, r3
 803d5b4:	683b      	ldr	r3, [r7, #0]
 803d5b6:	7a1b      	ldrb	r3, [r3, #8]
 803d5b8:	f107 0018 	add.w	r0, r7, #24
 803d5bc:	4911      	ldr	r1, [pc, #68]	; (803d604 <AT_NetworkAttachedStatus+0x154>)
 803d5be:	f002 fab7 	bl	803fb30 <siprintf>
                p = AT_CmdWrite(cmd, 500, NULL);
 803d5c2:	f107 0318 	add.w	r3, r7, #24
 803d5c6:	2200      	movs	r2, #0
 803d5c8:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 803d5cc:	4618      	mov	r0, r3
 803d5ce:	f000 fc15 	bl	803ddfc <AT_CmdWrite>
 803d5d2:	4603      	mov	r3, r0
 803d5d4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 803d5d8:	e007      	b.n	803d5ea <AT_NetworkAttachedStatus+0x13a>
            }
        } else {
            *param = tmp;
 803d5da:	683b      	ldr	r3, [r7, #0]
 803d5dc:	461c      	mov	r4, r3
 803d5de:	f107 030c 	add.w	r3, r7, #12
 803d5e2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 803d5e6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
        }
    }
    Simcom_Unlock();
 803d5ea:	f001 fa05 	bl	803e9f8 <Simcom_Unlock>

    return p;
 803d5ee:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 803d5f2:	4618      	mov	r0, r3
 803d5f4:	3734      	adds	r7, #52	; 0x34
 803d5f6:	46bd      	mov	sp, r7
 803d5f8:	bd90      	pop	{r4, r7, pc}
 803d5fa:	bf00      	nop
 803d5fc:	08043dac 	.word	0x08043dac
 803d600:	08043db8 	.word	0x08043db8
 803d604:	08043dc4 	.word	0x08043dc4

0803d608 <AT_NetworkRegistration>:

SIMCOM_RESULT AT_NetworkRegistration(char command[20], AT_MODE mode, at_c_greg_t *param) {
 803d608:	b580      	push	{r7, lr}
 803d60a:	b090      	sub	sp, #64	; 0x40
 803d60c:	af00      	add	r7, sp, #0
 803d60e:	60f8      	str	r0, [r7, #12]
 803d610:	460b      	mov	r3, r1
 803d612:	607a      	str	r2, [r7, #4]
 803d614:	72fb      	strb	r3, [r7, #11]
    SIMCOM_RESULT p = SIM_RESULT_ERROR;
 803d616:	2300      	movs	r3, #0
 803d618:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    uint8_t cnt, len = 0;
 803d61c:	2300      	movs	r3, #0
 803d61e:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
    char *str = NULL, cmd[14], res[15];
 803d622:	2300      	movs	r3, #0
 803d624:	63bb      	str	r3, [r7, #56]	; 0x38

    // Copy by value
    at_c_greg_t tmp = *param;
 803d626:	687a      	ldr	r2, [r7, #4]
 803d628:	f107 0310 	add.w	r3, r7, #16
 803d62c:	e892 0003 	ldmia.w	r2, {r0, r1}
 803d630:	e883 0003 	stmia.w	r3, {r0, r1}

    Simcom_Lock();
 803d634:	f001 f9d2 	bl	803e9dc <Simcom_Lock>
    // Read
    sprintf(cmd, "AT+%s?\r", command);
 803d638:	f107 0328 	add.w	r3, r7, #40	; 0x28
 803d63c:	68fa      	ldr	r2, [r7, #12]
 803d63e:	4937      	ldr	r1, [pc, #220]	; (803d71c <AT_NetworkRegistration+0x114>)
 803d640:	4618      	mov	r0, r3
 803d642:	f002 fa75 	bl	803fb30 <siprintf>
    sprintf(res, "+%s: ", command);
 803d646:	f107 0318 	add.w	r3, r7, #24
 803d64a:	68fa      	ldr	r2, [r7, #12]
 803d64c:	4934      	ldr	r1, [pc, #208]	; (803d720 <AT_NetworkRegistration+0x118>)
 803d64e:	4618      	mov	r0, r3
 803d650:	f002 fa6e 	bl	803fb30 <siprintf>
    p = AT_CmdRead(cmd, 500, res, &str);
 803d654:	f107 0338 	add.w	r3, r7, #56	; 0x38
 803d658:	f107 0218 	add.w	r2, r7, #24
 803d65c:	f107 0028 	add.w	r0, r7, #40	; 0x28
 803d660:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 803d664:	f000 fbe8 	bl	803de38 <AT_CmdRead>
 803d668:	4603      	mov	r3, r0
 803d66a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    if (p > 0) {
 803d66e:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 803d672:	2b00      	cmp	r3, #0
 803d674:	dd49      	ble.n	803d70a <AT_NetworkRegistration+0x102>
        tmp.mode = AT_ParseNumber(&str[len], &cnt);
 803d676:	6bba      	ldr	r2, [r7, #56]	; 0x38
 803d678:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 803d67c:	4413      	add	r3, r2
 803d67e:	f107 023d 	add.w	r2, r7, #61	; 0x3d
 803d682:	4611      	mov	r1, r2
 803d684:	4618      	mov	r0, r3
 803d686:	f000 fc59 	bl	803df3c <AT_ParseNumber>
 803d68a:	4603      	mov	r3, r0
 803d68c:	613b      	str	r3, [r7, #16]
        len += cnt + 1;
 803d68e:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 803d692:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 803d696:	4413      	add	r3, r2
 803d698:	b2db      	uxtb	r3, r3
 803d69a:	3301      	adds	r3, #1
 803d69c:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
        tmp.stat = AT_ParseNumber(&str[len], &cnt);
 803d6a0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 803d6a2:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 803d6a6:	4413      	add	r3, r2
 803d6a8:	f107 023d 	add.w	r2, r7, #61	; 0x3d
 803d6ac:	4611      	mov	r1, r2
 803d6ae:	4618      	mov	r0, r3
 803d6b0:	f000 fc44 	bl	803df3c <AT_ParseNumber>
 803d6b4:	4603      	mov	r3, r0
 803d6b6:	617b      	str	r3, [r7, #20]

        // Write
        if (mode == ATW) {
 803d6b8:	7afb      	ldrb	r3, [r7, #11]
 803d6ba:	2b00      	cmp	r3, #0
 803d6bc:	d11d      	bne.n	803d6fa <AT_NetworkRegistration+0xf2>
            if (memcmp(&tmp, param, sizeof(tmp)) != 0) {
 803d6be:	f107 0310 	add.w	r3, r7, #16
 803d6c2:	2208      	movs	r2, #8
 803d6c4:	6879      	ldr	r1, [r7, #4]
 803d6c6:	4618      	mov	r0, r3
 803d6c8:	f002 fa10 	bl	803faec <memcmp>
 803d6cc:	4603      	mov	r3, r0
 803d6ce:	2b00      	cmp	r3, #0
 803d6d0:	d01b      	beq.n	803d70a <AT_NetworkRegistration+0x102>
                sprintf(cmd, "AT+%s=%d\r", command, param->mode);
 803d6d2:	687b      	ldr	r3, [r7, #4]
 803d6d4:	681b      	ldr	r3, [r3, #0]
 803d6d6:	f107 0028 	add.w	r0, r7, #40	; 0x28
 803d6da:	68fa      	ldr	r2, [r7, #12]
 803d6dc:	4911      	ldr	r1, [pc, #68]	; (803d724 <AT_NetworkRegistration+0x11c>)
 803d6de:	f002 fa27 	bl	803fb30 <siprintf>
                p = AT_CmdWrite(cmd, 500, NULL);
 803d6e2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 803d6e6:	2200      	movs	r2, #0
 803d6e8:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 803d6ec:	4618      	mov	r0, r3
 803d6ee:	f000 fb85 	bl	803ddfc <AT_CmdWrite>
 803d6f2:	4603      	mov	r3, r0
 803d6f4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 803d6f8:	e007      	b.n	803d70a <AT_NetworkRegistration+0x102>
            }
        } else {
            *param = tmp;
 803d6fa:	687b      	ldr	r3, [r7, #4]
 803d6fc:	461a      	mov	r2, r3
 803d6fe:	f107 0310 	add.w	r3, r7, #16
 803d702:	e893 0003 	ldmia.w	r3, {r0, r1}
 803d706:	e882 0003 	stmia.w	r2, {r0, r1}
        }
    }
    Simcom_Unlock();
 803d70a:	f001 f975 	bl	803e9f8 <Simcom_Unlock>

    return p;
 803d70e:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
}
 803d712:	4618      	mov	r0, r3
 803d714:	3740      	adds	r7, #64	; 0x40
 803d716:	46bd      	mov	sp, r7
 803d718:	bd80      	pop	{r7, pc}
 803d71a:	bf00      	nop
 803d71c:	08043dd4 	.word	0x08043dd4
 803d720:	08043ddc 	.word	0x08043ddc
 803d724:	08043de4 	.word	0x08043de4

0803d728 <AT_ConfigureSlowClock>:

SIMCOM_RESULT AT_ConfigureSlowClock(AT_MODE mode, AT_CSCLK *state) {
 803d728:	b580      	push	{r7, lr}
 803d72a:	b082      	sub	sp, #8
 803d72c:	af00      	add	r7, sp, #0
 803d72e:	4603      	mov	r3, r0
 803d730:	6039      	str	r1, [r7, #0]
 803d732:	71fb      	strb	r3, [r7, #7]
    return AT_SingleInteger("CSCLK", mode, (int32_t*) state, 0);
 803d734:	79f9      	ldrb	r1, [r7, #7]
 803d736:	2300      	movs	r3, #0
 803d738:	683a      	ldr	r2, [r7, #0]
 803d73a:	4804      	ldr	r0, [pc, #16]	; (803d74c <AT_ConfigureSlowClock+0x24>)
 803d73c:	f000 faee 	bl	803dd1c <AT_SingleInteger>
 803d740:	4603      	mov	r3, r0
}
 803d742:	4618      	mov	r0, r3
 803d744:	3708      	adds	r7, #8
 803d746:	46bd      	mov	sp, r7
 803d748:	bd80      	pop	{r7, pc}
 803d74a:	bf00      	nop
 803d74c:	08043df0 	.word	0x08043df0

0803d750 <AT_ReportMobileEquipmentError>:

SIMCOM_RESULT AT_ReportMobileEquipmentError(AT_MODE mode, AT_CMEE *state) {
 803d750:	b580      	push	{r7, lr}
 803d752:	b082      	sub	sp, #8
 803d754:	af00      	add	r7, sp, #0
 803d756:	4603      	mov	r3, r0
 803d758:	6039      	str	r1, [r7, #0]
 803d75a:	71fb      	strb	r3, [r7, #7]
    return AT_SingleInteger("CMEE", mode, (int32_t*) state, 0);
 803d75c:	79f9      	ldrb	r1, [r7, #7]
 803d75e:	2300      	movs	r3, #0
 803d760:	683a      	ldr	r2, [r7, #0]
 803d762:	4804      	ldr	r0, [pc, #16]	; (803d774 <AT_ReportMobileEquipmentError+0x24>)
 803d764:	f000 fada 	bl	803dd1c <AT_SingleInteger>
 803d768:	4603      	mov	r3, r0
}
 803d76a:	4618      	mov	r0, r3
 803d76c:	3708      	adds	r7, #8
 803d76e:	46bd      	mov	sp, r7
 803d770:	bd80      	pop	{r7, pc}
 803d772:	bf00      	nop
 803d774:	08043df8 	.word	0x08043df8

0803d778 <AT_FixedLocalRate>:

SIMCOM_RESULT AT_FixedLocalRate(AT_MODE mode, uint32_t *rate) {
 803d778:	b580      	push	{r7, lr}
 803d77a:	b082      	sub	sp, #8
 803d77c:	af00      	add	r7, sp, #0
 803d77e:	4603      	mov	r3, r0
 803d780:	6039      	str	r1, [r7, #0]
 803d782:	71fb      	strb	r3, [r7, #7]
    return AT_SingleInteger("IPR", mode, (int32_t*) rate, 0);
 803d784:	79f9      	ldrb	r1, [r7, #7]
 803d786:	2300      	movs	r3, #0
 803d788:	683a      	ldr	r2, [r7, #0]
 803d78a:	4804      	ldr	r0, [pc, #16]	; (803d79c <AT_FixedLocalRate+0x24>)
 803d78c:	f000 fac6 	bl	803dd1c <AT_SingleInteger>
 803d790:	4603      	mov	r3, r0
}
 803d792:	4618      	mov	r0, r3
 803d794:	3708      	adds	r7, #8
 803d796:	46bd      	mov	sp, r7
 803d798:	bd80      	pop	{r7, pc}
 803d79a:	bf00      	nop
 803d79c:	08043e00 	.word	0x08043e00

0803d7a0 <AT_ConfigureAPN>:

#if (!BOOTLOADER)
SIMCOM_RESULT AT_ConfigureAPN(AT_MODE mode, at_cstt_t *param) {
 803d7a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 803d7a2:	b0ab      	sub	sp, #172	; 0xac
 803d7a4:	af02      	add	r7, sp, #8
 803d7a6:	4603      	mov	r3, r0
 803d7a8:	6039      	str	r1, [r7, #0]
 803d7aa:	71fb      	strb	r3, [r7, #7]
    SIMCOM_RESULT p = SIM_RESULT_ERROR;
 803d7ac:	2300      	movs	r3, #0
 803d7ae:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
    uint8_t cnt, len = 0;
 803d7b2:	2300      	movs	r3, #0
 803d7b4:	f887 309e 	strb.w	r3, [r7, #158]	; 0x9e
    char *str = NULL, cmd[80];
 803d7b8:	2300      	movs	r3, #0
 803d7ba:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

    // Copy by value
    at_cstt_t tmp = *param;
 803d7be:	683b      	ldr	r3, [r7, #0]
 803d7c0:	461c      	mov	r4, r3
 803d7c2:	f107 060c 	add.w	r6, r7, #12
 803d7c6:	f104 0c30 	add.w	ip, r4, #48	; 0x30
 803d7ca:	4635      	mov	r5, r6
 803d7cc:	4623      	mov	r3, r4
 803d7ce:	6818      	ldr	r0, [r3, #0]
 803d7d0:	6859      	ldr	r1, [r3, #4]
 803d7d2:	689a      	ldr	r2, [r3, #8]
 803d7d4:	68db      	ldr	r3, [r3, #12]
 803d7d6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 803d7d8:	3410      	adds	r4, #16
 803d7da:	3610      	adds	r6, #16
 803d7dc:	4564      	cmp	r4, ip
 803d7de:	d1f4      	bne.n	803d7ca <AT_ConfigureAPN+0x2a>
 803d7e0:	4633      	mov	r3, r6
 803d7e2:	4622      	mov	r2, r4
 803d7e4:	6810      	ldr	r0, [r2, #0]
 803d7e6:	6851      	ldr	r1, [r2, #4]
 803d7e8:	6892      	ldr	r2, [r2, #8]
 803d7ea:	c307      	stmia	r3!, {r0, r1, r2}

    Simcom_Lock();
 803d7ec:	f001 f8f6 	bl	803e9dc <Simcom_Lock>
    // Read
    p = AT_CmdRead("AT+CSTT?\r", 500, "+CSTT: ", &str);
 803d7f0:	f107 0398 	add.w	r3, r7, #152	; 0x98
 803d7f4:	4a46      	ldr	r2, [pc, #280]	; (803d910 <AT_ConfigureAPN+0x170>)
 803d7f6:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 803d7fa:	4846      	ldr	r0, [pc, #280]	; (803d914 <AT_ConfigureAPN+0x174>)
 803d7fc:	f000 fb1c 	bl	803de38 <AT_CmdRead>
 803d800:	4603      	mov	r3, r0
 803d802:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
    if (p > 0) {
 803d806:	f997 309f 	ldrsb.w	r3, [r7, #159]	; 0x9f
 803d80a:	2b00      	cmp	r3, #0
 803d80c:	dd77      	ble.n	803d8fe <AT_ConfigureAPN+0x15e>
        AT_ParseText(&str[len], &cnt, tmp.apn, sizeof(tmp.apn));
 803d80e:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 803d812:	f897 309e 	ldrb.w	r3, [r7, #158]	; 0x9e
 803d816:	18d0      	adds	r0, r2, r3
 803d818:	f107 020c 	add.w	r2, r7, #12
 803d81c:	f107 019d 	add.w	r1, r7, #157	; 0x9d
 803d820:	2314      	movs	r3, #20
 803d822:	f000 fb41 	bl	803dea8 <AT_ParseText>
        len += cnt + 1;
 803d826:	f897 209d 	ldrb.w	r2, [r7, #157]	; 0x9d
 803d82a:	f897 309e 	ldrb.w	r3, [r7, #158]	; 0x9e
 803d82e:	4413      	add	r3, r2
 803d830:	b2db      	uxtb	r3, r3
 803d832:	3301      	adds	r3, #1
 803d834:	f887 309e 	strb.w	r3, [r7, #158]	; 0x9e
        AT_ParseText(&str[len], &cnt, tmp.username, sizeof(tmp.username));
 803d838:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 803d83c:	f897 309e 	ldrb.w	r3, [r7, #158]	; 0x9e
 803d840:	18d0      	adds	r0, r2, r3
 803d842:	f107 030c 	add.w	r3, r7, #12
 803d846:	f103 0214 	add.w	r2, r3, #20
 803d84a:	f107 019d 	add.w	r1, r7, #157	; 0x9d
 803d84e:	2314      	movs	r3, #20
 803d850:	f000 fb2a 	bl	803dea8 <AT_ParseText>
        len += cnt + 1;
 803d854:	f897 209d 	ldrb.w	r2, [r7, #157]	; 0x9d
 803d858:	f897 309e 	ldrb.w	r3, [r7, #158]	; 0x9e
 803d85c:	4413      	add	r3, r2
 803d85e:	b2db      	uxtb	r3, r3
 803d860:	3301      	adds	r3, #1
 803d862:	f887 309e 	strb.w	r3, [r7, #158]	; 0x9e
        AT_ParseText(&str[len], &cnt, tmp.password, sizeof(tmp.password));
 803d866:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 803d86a:	f897 309e 	ldrb.w	r3, [r7, #158]	; 0x9e
 803d86e:	18d0      	adds	r0, r2, r3
 803d870:	f107 030c 	add.w	r3, r7, #12
 803d874:	f103 0228 	add.w	r2, r3, #40	; 0x28
 803d878:	f107 019d 	add.w	r1, r7, #157	; 0x9d
 803d87c:	2314      	movs	r3, #20
 803d87e:	f000 fb13 	bl	803dea8 <AT_ParseText>

        // Write
        if (mode == ATW) {
 803d882:	79fb      	ldrb	r3, [r7, #7]
 803d884:	2b00      	cmp	r3, #0
 803d886:	d122      	bne.n	803d8ce <AT_ConfigureAPN+0x12e>
            if (memcmp(&tmp, param, sizeof(at_cstt_t)) != 0) {
 803d888:	f107 030c 	add.w	r3, r7, #12
 803d88c:	223c      	movs	r2, #60	; 0x3c
 803d88e:	6839      	ldr	r1, [r7, #0]
 803d890:	4618      	mov	r0, r3
 803d892:	f002 f92b 	bl	803faec <memcmp>
 803d896:	4603      	mov	r3, r0
 803d898:	2b00      	cmp	r3, #0
 803d89a:	d030      	beq.n	803d8fe <AT_ConfigureAPN+0x15e>
                sprintf(cmd, "AT+CSTT=\"%s\",\"%s\",\"%s\"\r",
                        param->apn, param->username, param->password);
 803d89c:	683a      	ldr	r2, [r7, #0]
 803d89e:	683b      	ldr	r3, [r7, #0]
 803d8a0:	f103 0114 	add.w	r1, r3, #20
 803d8a4:	683b      	ldr	r3, [r7, #0]
 803d8a6:	3328      	adds	r3, #40	; 0x28
                sprintf(cmd, "AT+CSTT=\"%s\",\"%s\",\"%s\"\r",
 803d8a8:	f107 0048 	add.w	r0, r7, #72	; 0x48
 803d8ac:	9300      	str	r3, [sp, #0]
 803d8ae:	460b      	mov	r3, r1
 803d8b0:	4919      	ldr	r1, [pc, #100]	; (803d918 <AT_ConfigureAPN+0x178>)
 803d8b2:	f002 f93d 	bl	803fb30 <siprintf>
                p = AT_CmdWrite(cmd, 1000, NULL);
 803d8b6:	f107 0348 	add.w	r3, r7, #72	; 0x48
 803d8ba:	2200      	movs	r2, #0
 803d8bc:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 803d8c0:	4618      	mov	r0, r3
 803d8c2:	f000 fa9b 	bl	803ddfc <AT_CmdWrite>
 803d8c6:	4603      	mov	r3, r0
 803d8c8:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
 803d8cc:	e017      	b.n	803d8fe <AT_ConfigureAPN+0x15e>
            }
        } else {
            *param = tmp;
 803d8ce:	683b      	ldr	r3, [r7, #0]
 803d8d0:	f107 040c 	add.w	r4, r7, #12
 803d8d4:	469c      	mov	ip, r3
 803d8d6:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 803d8da:	4665      	mov	r5, ip
 803d8dc:	4626      	mov	r6, r4
 803d8de:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 803d8e0:	6028      	str	r0, [r5, #0]
 803d8e2:	6069      	str	r1, [r5, #4]
 803d8e4:	60aa      	str	r2, [r5, #8]
 803d8e6:	60eb      	str	r3, [r5, #12]
 803d8e8:	3410      	adds	r4, #16
 803d8ea:	f10c 0c10 	add.w	ip, ip, #16
 803d8ee:	4574      	cmp	r4, lr
 803d8f0:	d1f3      	bne.n	803d8da <AT_ConfigureAPN+0x13a>
 803d8f2:	4665      	mov	r5, ip
 803d8f4:	4623      	mov	r3, r4
 803d8f6:	cb07      	ldmia	r3!, {r0, r1, r2}
 803d8f8:	6028      	str	r0, [r5, #0]
 803d8fa:	6069      	str	r1, [r5, #4]
 803d8fc:	60aa      	str	r2, [r5, #8]
        }
    }
    Simcom_Unlock();
 803d8fe:	f001 f87b 	bl	803e9f8 <Simcom_Unlock>

    return p;
 803d902:	f997 309f 	ldrsb.w	r3, [r7, #159]	; 0x9f
}
 803d906:	4618      	mov	r0, r3
 803d908:	37a4      	adds	r7, #164	; 0xa4
 803d90a:	46bd      	mov	sp, r7
 803d90c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 803d90e:	bf00      	nop
 803d910:	08043e04 	.word	0x08043e04
 803d914:	08043e0c 	.word	0x08043e0c
 803d918:	08043e18 	.word	0x08043e18

0803d91c <AT_GetLocalIpAddress>:

SIMCOM_RESULT AT_GetLocalIpAddress(at_cifsr_t *param) {
 803d91c:	b580      	push	{r7, lr}
 803d91e:	b084      	sub	sp, #16
 803d920:	af00      	add	r7, sp, #0
 803d922:	6078      	str	r0, [r7, #4]
    SIMCOM_RESULT p = SIM_RESULT_ERROR;
 803d924:	2300      	movs	r3, #0
 803d926:	73fb      	strb	r3, [r7, #15]
    char *str = NULL;
 803d928:	2300      	movs	r3, #0
 803d92a:	60bb      	str	r3, [r7, #8]

    Simcom_Lock();
 803d92c:	f001 f856 	bl	803e9dc <Simcom_Lock>
    // Read
    p = AT_CmdRead("AT+CIFSR\r", 500, SIMCOM_RSP_NONE, &str);
 803d930:	f107 0308 	add.w	r3, r7, #8
 803d934:	4a0c      	ldr	r2, [pc, #48]	; (803d968 <AT_GetLocalIpAddress+0x4c>)
 803d936:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 803d93a:	480c      	ldr	r0, [pc, #48]	; (803d96c <AT_GetLocalIpAddress+0x50>)
 803d93c:	f000 fa7c 	bl	803de38 <AT_CmdRead>
 803d940:	4603      	mov	r3, r0
 803d942:	73fb      	strb	r3, [r7, #15]
    if (p > 0) {
 803d944:	f997 300f 	ldrsb.w	r3, [r7, #15]
 803d948:	2b00      	cmp	r3, #0
 803d94a:	dd05      	ble.n	803d958 <AT_GetLocalIpAddress+0x3c>
        AT_ParseText(&str[0], NULL, param->address, sizeof(param->address));
 803d94c:	68b8      	ldr	r0, [r7, #8]
 803d94e:	687a      	ldr	r2, [r7, #4]
 803d950:	2314      	movs	r3, #20
 803d952:	2100      	movs	r1, #0
 803d954:	f000 faa8 	bl	803dea8 <AT_ParseText>
    }
    Simcom_Unlock();
 803d958:	f001 f84e 	bl	803e9f8 <Simcom_Unlock>

    return p;
 803d95c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 803d960:	4618      	mov	r0, r3
 803d962:	3710      	adds	r7, #16
 803d964:	46bd      	mov	sp, r7
 803d966:	bd80      	pop	{r7, pc}
 803d968:	08043e30 	.word	0x08043e30
 803d96c:	08043e34 	.word	0x08043e34

0803d970 <AT_StartConnectionSingle>:

SIMCOM_RESULT AT_StartConnectionSingle(at_cipstart_t *param) {
 803d970:	b580      	push	{r7, lr}
 803d972:	b09a      	sub	sp, #104	; 0x68
 803d974:	af02      	add	r7, sp, #8
 803d976:	6078      	str	r0, [r7, #4]
    SIMCOM_RESULT p = SIM_RESULT_ERROR;
 803d978:	2300      	movs	r3, #0
 803d97a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    char cmd[80];

    Simcom_Lock();
 803d97e:	f001 f82d 	bl	803e9dc <Simcom_Lock>
    // Write
    sprintf(cmd, "AT+CIPSTART=\"%s\",\"%s\",\"%d\"\r",
            param->mode, param->ip, param->port);
 803d982:	687a      	ldr	r2, [r7, #4]
 803d984:	687b      	ldr	r3, [r7, #4]
 803d986:	1d19      	adds	r1, r3, #4
 803d988:	687b      	ldr	r3, [r7, #4]
 803d98a:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
    sprintf(cmd, "AT+CIPSTART=\"%s\",\"%s\",\"%d\"\r",
 803d98c:	f107 000c 	add.w	r0, r7, #12
 803d990:	9300      	str	r3, [sp, #0]
 803d992:	460b      	mov	r3, r1
 803d994:	4919      	ldr	r1, [pc, #100]	; (803d9fc <AT_StartConnectionSingle+0x8c>)
 803d996:	f002 f8cb 	bl	803fb30 <siprintf>
    p = AT_CmdWrite(cmd, 30000, "CONNECT");
 803d99a:	f107 030c 	add.w	r3, r7, #12
 803d99e:	4a18      	ldr	r2, [pc, #96]	; (803da00 <AT_StartConnectionSingle+0x90>)
 803d9a0:	f247 5130 	movw	r1, #30000	; 0x7530
 803d9a4:	4618      	mov	r0, r3
 803d9a6:	f000 fa29 	bl	803ddfc <AT_CmdWrite>
 803d9aa:	4603      	mov	r3, r0
 803d9ac:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

    // check either connection ok / error
    if (p > 0) {
 803d9b0:	f997 305f 	ldrsb.w	r3, [r7, #95]	; 0x5f
 803d9b4:	2b00      	cmp	r3, #0
 803d9b6:	dd18      	ble.n	803d9ea <AT_StartConnectionSingle+0x7a>
        if (Simcom_Response("CONNECT OK")
 803d9b8:	4812      	ldr	r0, [pc, #72]	; (803da04 <AT_StartConnectionSingle+0x94>)
 803d9ba:	f001 f829 	bl	803ea10 <Simcom_Response>
 803d9be:	4603      	mov	r3, r0
 803d9c0:	2b00      	cmp	r3, #0
 803d9c2:	d10b      	bne.n	803d9dc <AT_StartConnectionSingle+0x6c>
                || Simcom_Response("ALREADY CONNECT")
 803d9c4:	4810      	ldr	r0, [pc, #64]	; (803da08 <AT_StartConnectionSingle+0x98>)
 803d9c6:	f001 f823 	bl	803ea10 <Simcom_Response>
 803d9ca:	4603      	mov	r3, r0
 803d9cc:	2b00      	cmp	r3, #0
 803d9ce:	d105      	bne.n	803d9dc <AT_StartConnectionSingle+0x6c>
                || Simcom_Response("TCP CLOSED")) {
 803d9d0:	480e      	ldr	r0, [pc, #56]	; (803da0c <AT_StartConnectionSingle+0x9c>)
 803d9d2:	f001 f81d 	bl	803ea10 <Simcom_Response>
 803d9d6:	4603      	mov	r3, r0
 803d9d8:	2b00      	cmp	r3, #0
 803d9da:	d003      	beq.n	803d9e4 <AT_StartConnectionSingle+0x74>
            p = SIM_RESULT_OK;
 803d9dc:	2301      	movs	r3, #1
 803d9de:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 803d9e2:	e002      	b.n	803d9ea <AT_StartConnectionSingle+0x7a>
        } else {
            p = SIM_RESULT_ERROR;
 803d9e4:	2300      	movs	r3, #0
 803d9e6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
        }
    }
    Simcom_Unlock();
 803d9ea:	f001 f805 	bl	803e9f8 <Simcom_Unlock>

    return p;
 803d9ee:	f997 305f 	ldrsb.w	r3, [r7, #95]	; 0x5f
}
 803d9f2:	4618      	mov	r0, r3
 803d9f4:	3760      	adds	r7, #96	; 0x60
 803d9f6:	46bd      	mov	sp, r7
 803d9f8:	bd80      	pop	{r7, pc}
 803d9fa:	bf00      	nop
 803d9fc:	08043e40 	.word	0x08043e40
 803da00:	08043e5c 	.word	0x08043e5c
 803da04:	08043d34 	.word	0x08043d34
 803da08:	08043e64 	.word	0x08043e64
 803da0c:	08043d58 	.word	0x08043d58

0803da10 <AT_Clock>:

SIMCOM_RESULT AT_Clock(AT_MODE mode, timestamp_t *tm) {
 803da10:	b5f0      	push	{r4, r5, r6, r7, lr}
 803da12:	b093      	sub	sp, #76	; 0x4c
 803da14:	af06      	add	r7, sp, #24
 803da16:	4603      	mov	r3, r0
 803da18:	6039      	str	r1, [r7, #0]
 803da1a:	71fb      	strb	r3, [r7, #7]
    SIMCOM_RESULT p = SIM_RESULT_ERROR;
 803da1c:	2300      	movs	r3, #0
 803da1e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    uint8_t cnt, len = 0;
 803da22:	2300      	movs	r3, #0
 803da24:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    char *str = NULL, cmd[32];
 803da28:	2300      	movs	r3, #0
 803da2a:	62bb      	str	r3, [r7, #40]	; 0x28

    Simcom_Lock();
 803da2c:	f000 ffd6 	bl	803e9dc <Simcom_Lock>
    if (mode == ATW) {
 803da30:	79fb      	ldrb	r3, [r7, #7]
 803da32:	2b00      	cmp	r3, #0
 803da34:	d12c      	bne.n	803da90 <AT_Clock+0x80>
        // Write
        sprintf(cmd, "AT+CCLK=\"%d/%d/%d,%d:%d:%d%+d\"\r",
                tm->date.Year,
 803da36:	683b      	ldr	r3, [r7, #0]
 803da38:	7ddb      	ldrb	r3, [r3, #23]
        sprintf(cmd, "AT+CCLK=\"%d/%d/%d,%d:%d:%d%+d\"\r",
 803da3a:	461e      	mov	r6, r3
                tm->date.Month,
 803da3c:	683b      	ldr	r3, [r7, #0]
 803da3e:	7d5b      	ldrb	r3, [r3, #21]
        sprintf(cmd, "AT+CCLK=\"%d/%d/%d,%d:%d:%d%+d\"\r",
 803da40:	469c      	mov	ip, r3
                tm->date.Date,
 803da42:	683b      	ldr	r3, [r7, #0]
 803da44:	7d9b      	ldrb	r3, [r3, #22]
        sprintf(cmd, "AT+CCLK=\"%d/%d/%d,%d:%d:%d%+d\"\r",
 803da46:	461a      	mov	r2, r3
                tm->time.Hours,
 803da48:	683b      	ldr	r3, [r7, #0]
 803da4a:	781b      	ldrb	r3, [r3, #0]
        sprintf(cmd, "AT+CCLK=\"%d/%d/%d,%d:%d:%d%+d\"\r",
 803da4c:	4619      	mov	r1, r3
                tm->time.Minutes,
 803da4e:	683b      	ldr	r3, [r7, #0]
 803da50:	785b      	ldrb	r3, [r3, #1]
        sprintf(cmd, "AT+CCLK=\"%d/%d/%d,%d:%d:%d%+d\"\r",
 803da52:	461c      	mov	r4, r3
                tm->time.Seconds,
 803da54:	683b      	ldr	r3, [r7, #0]
 803da56:	789b      	ldrb	r3, [r3, #2]
        sprintf(cmd, "AT+CCLK=\"%d/%d/%d,%d:%d:%d%+d\"\r",
 803da58:	461d      	mov	r5, r3
                tm->tzQuarterHour);
 803da5a:	683b      	ldr	r3, [r7, #0]
 803da5c:	f993 3018 	ldrsb.w	r3, [r3, #24]
        sprintf(cmd, "AT+CCLK=\"%d/%d/%d,%d:%d:%d%+d\"\r",
 803da60:	f107 0008 	add.w	r0, r7, #8
 803da64:	9304      	str	r3, [sp, #16]
 803da66:	9503      	str	r5, [sp, #12]
 803da68:	9402      	str	r4, [sp, #8]
 803da6a:	9101      	str	r1, [sp, #4]
 803da6c:	9200      	str	r2, [sp, #0]
 803da6e:	4663      	mov	r3, ip
 803da70:	4632      	mov	r2, r6
 803da72:	4961      	ldr	r1, [pc, #388]	; (803dbf8 <AT_Clock+0x1e8>)
 803da74:	f002 f85c 	bl	803fb30 <siprintf>
        p = AT_CmdWrite(cmd, 500, NULL);
 803da78:	f107 0308 	add.w	r3, r7, #8
 803da7c:	2200      	movs	r2, #0
 803da7e:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 803da82:	4618      	mov	r0, r3
 803da84:	f000 f9ba 	bl	803ddfc <AT_CmdWrite>
 803da88:	4603      	mov	r3, r0
 803da8a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 803da8e:	e0ab      	b.n	803dbe8 <AT_Clock+0x1d8>

    } else {
        // Read
        p = AT_CmdRead("AT+CCLK?\r", 500, "+CCLK: ", &str);
 803da90:	f107 0328 	add.w	r3, r7, #40	; 0x28
 803da94:	4a59      	ldr	r2, [pc, #356]	; (803dbfc <AT_Clock+0x1ec>)
 803da96:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 803da9a:	4859      	ldr	r0, [pc, #356]	; (803dc00 <AT_Clock+0x1f0>)
 803da9c:	f000 f9cc 	bl	803de38 <AT_CmdRead>
 803daa0:	4603      	mov	r3, r0
 803daa2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
        if (p > 0) {
 803daa6:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 803daaa:	2b00      	cmp	r3, #0
 803daac:	f340 809c 	ble.w	803dbe8 <AT_Clock+0x1d8>
            len = 1;
 803dab0:	2301      	movs	r3, #1
 803dab2:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
            tm->date.Year = AT_ParseNumber(&str[len], &cnt);
 803dab6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 803dab8:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 803dabc:	4413      	add	r3, r2
 803dabe:	f107 022d 	add.w	r2, r7, #45	; 0x2d
 803dac2:	4611      	mov	r1, r2
 803dac4:	4618      	mov	r0, r3
 803dac6:	f000 fa39 	bl	803df3c <AT_ParseNumber>
 803daca:	4603      	mov	r3, r0
 803dacc:	b2da      	uxtb	r2, r3
 803dace:	683b      	ldr	r3, [r7, #0]
 803dad0:	75da      	strb	r2, [r3, #23]
            len += cnt + 1;
 803dad2:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 803dad6:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 803dada:	4413      	add	r3, r2
 803dadc:	b2db      	uxtb	r3, r3
 803dade:	3301      	adds	r3, #1
 803dae0:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
            tm->date.Month = AT_ParseNumber(&str[len], &cnt);
 803dae4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 803dae6:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 803daea:	4413      	add	r3, r2
 803daec:	f107 022d 	add.w	r2, r7, #45	; 0x2d
 803daf0:	4611      	mov	r1, r2
 803daf2:	4618      	mov	r0, r3
 803daf4:	f000 fa22 	bl	803df3c <AT_ParseNumber>
 803daf8:	4603      	mov	r3, r0
 803dafa:	b2da      	uxtb	r2, r3
 803dafc:	683b      	ldr	r3, [r7, #0]
 803dafe:	755a      	strb	r2, [r3, #21]
            len += cnt + 1;
 803db00:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 803db04:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 803db08:	4413      	add	r3, r2
 803db0a:	b2db      	uxtb	r3, r3
 803db0c:	3301      	adds	r3, #1
 803db0e:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
            tm->date.Date = AT_ParseNumber(&str[len], &cnt);
 803db12:	6aba      	ldr	r2, [r7, #40]	; 0x28
 803db14:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 803db18:	4413      	add	r3, r2
 803db1a:	f107 022d 	add.w	r2, r7, #45	; 0x2d
 803db1e:	4611      	mov	r1, r2
 803db20:	4618      	mov	r0, r3
 803db22:	f000 fa0b 	bl	803df3c <AT_ParseNumber>
 803db26:	4603      	mov	r3, r0
 803db28:	b2da      	uxtb	r2, r3
 803db2a:	683b      	ldr	r3, [r7, #0]
 803db2c:	759a      	strb	r2, [r3, #22]
            len += cnt + 1;
 803db2e:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 803db32:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 803db36:	4413      	add	r3, r2
 803db38:	b2db      	uxtb	r3, r3
 803db3a:	3301      	adds	r3, #1
 803db3c:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
            tm->time.Hours = AT_ParseNumber(&str[len], &cnt);
 803db40:	6aba      	ldr	r2, [r7, #40]	; 0x28
 803db42:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 803db46:	4413      	add	r3, r2
 803db48:	f107 022d 	add.w	r2, r7, #45	; 0x2d
 803db4c:	4611      	mov	r1, r2
 803db4e:	4618      	mov	r0, r3
 803db50:	f000 f9f4 	bl	803df3c <AT_ParseNumber>
 803db54:	4603      	mov	r3, r0
 803db56:	b2da      	uxtb	r2, r3
 803db58:	683b      	ldr	r3, [r7, #0]
 803db5a:	701a      	strb	r2, [r3, #0]
            len += cnt + 1;
 803db5c:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 803db60:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 803db64:	4413      	add	r3, r2
 803db66:	b2db      	uxtb	r3, r3
 803db68:	3301      	adds	r3, #1
 803db6a:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
            tm->time.Minutes = AT_ParseNumber(&str[len], &cnt);
 803db6e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 803db70:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 803db74:	4413      	add	r3, r2
 803db76:	f107 022d 	add.w	r2, r7, #45	; 0x2d
 803db7a:	4611      	mov	r1, r2
 803db7c:	4618      	mov	r0, r3
 803db7e:	f000 f9dd 	bl	803df3c <AT_ParseNumber>
 803db82:	4603      	mov	r3, r0
 803db84:	b2da      	uxtb	r2, r3
 803db86:	683b      	ldr	r3, [r7, #0]
 803db88:	705a      	strb	r2, [r3, #1]
            len += cnt + 1;
 803db8a:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 803db8e:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 803db92:	4413      	add	r3, r2
 803db94:	b2db      	uxtb	r3, r3
 803db96:	3301      	adds	r3, #1
 803db98:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
            tm->time.Seconds = AT_ParseNumber(&str[len], &cnt);
 803db9c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 803db9e:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 803dba2:	4413      	add	r3, r2
 803dba4:	f107 022d 	add.w	r2, r7, #45	; 0x2d
 803dba8:	4611      	mov	r1, r2
 803dbaa:	4618      	mov	r0, r3
 803dbac:	f000 f9c6 	bl	803df3c <AT_ParseNumber>
 803dbb0:	4603      	mov	r3, r0
 803dbb2:	b2da      	uxtb	r2, r3
 803dbb4:	683b      	ldr	r3, [r7, #0]
 803dbb6:	709a      	strb	r2, [r3, #2]
            len += cnt + 1;
 803dbb8:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 803dbbc:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 803dbc0:	4413      	add	r3, r2
 803dbc2:	b2db      	uxtb	r3, r3
 803dbc4:	3301      	adds	r3, #1
 803dbc6:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
            tm->tzQuarterHour = AT_ParseNumber(&str[len], NULL);
 803dbca:	6aba      	ldr	r2, [r7, #40]	; 0x28
 803dbcc:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 803dbd0:	4413      	add	r3, r2
 803dbd2:	2100      	movs	r1, #0
 803dbd4:	4618      	mov	r0, r3
 803dbd6:	f000 f9b1 	bl	803df3c <AT_ParseNumber>
 803dbda:	4603      	mov	r3, r0
 803dbdc:	b25a      	sxtb	r2, r3
 803dbde:	683b      	ldr	r3, [r7, #0]
 803dbe0:	761a      	strb	r2, [r3, #24]

            // Formatting
            tm->date.WeekDay = RTC_WEEKDAY_MONDAY;
 803dbe2:	683b      	ldr	r3, [r7, #0]
 803dbe4:	2201      	movs	r2, #1
 803dbe6:	751a      	strb	r2, [r3, #20]
        }
    }
    Simcom_Unlock();
 803dbe8:	f000 ff06 	bl	803e9f8 <Simcom_Unlock>

    return p;
 803dbec:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 803dbf0:	4618      	mov	r0, r3
 803dbf2:	3734      	adds	r7, #52	; 0x34
 803dbf4:	46bd      	mov	sp, r7
 803dbf6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 803dbf8:	08043e74 	.word	0x08043e74
 803dbfc:	08043e94 	.word	0x08043e94
 803dc00:	08043e9c 	.word	0x08043e9c

0803dc04 <AT_GprsAttachment>:

SIMCOM_RESULT AT_GprsAttachment(AT_MODE mode, AT_CGATT *state) {
 803dc04:	b580      	push	{r7, lr}
 803dc06:	b082      	sub	sp, #8
 803dc08:	af00      	add	r7, sp, #0
 803dc0a:	4603      	mov	r3, r0
 803dc0c:	6039      	str	r1, [r7, #0]
 803dc0e:	71fb      	strb	r3, [r7, #7]
    return AT_SingleInteger("CGATT", mode, (int32_t*) state, 0);
 803dc10:	79f9      	ldrb	r1, [r7, #7]
 803dc12:	2300      	movs	r3, #0
 803dc14:	683a      	ldr	r2, [r7, #0]
 803dc16:	4804      	ldr	r0, [pc, #16]	; (803dc28 <AT_GprsAttachment+0x24>)
 803dc18:	f000 f880 	bl	803dd1c <AT_SingleInteger>
 803dc1c:	4603      	mov	r3, r0
}
 803dc1e:	4618      	mov	r0, r3
 803dc20:	3708      	adds	r7, #8
 803dc22:	46bd      	mov	sp, r7
 803dc24:	bd80      	pop	{r7, pc}
 803dc26:	bf00      	nop
 803dc28:	08043ea8 	.word	0x08043ea8

0803dc2c <AT_ManuallyReceiveData>:

SIMCOM_RESULT AT_ManuallyReceiveData(AT_MODE mode, AT_CIPRXGET *state) {
 803dc2c:	b580      	push	{r7, lr}
 803dc2e:	b082      	sub	sp, #8
 803dc30:	af00      	add	r7, sp, #0
 803dc32:	4603      	mov	r3, r0
 803dc34:	6039      	str	r1, [r7, #0]
 803dc36:	71fb      	strb	r3, [r7, #7]
    return AT_SingleInteger("CIPRXGET", mode, (int32_t*) state, 0);
 803dc38:	79f9      	ldrb	r1, [r7, #7]
 803dc3a:	2300      	movs	r3, #0
 803dc3c:	683a      	ldr	r2, [r7, #0]
 803dc3e:	4804      	ldr	r0, [pc, #16]	; (803dc50 <AT_ManuallyReceiveData+0x24>)
 803dc40:	f000 f86c 	bl	803dd1c <AT_SingleInteger>
 803dc44:	4603      	mov	r3, r0
}
 803dc46:	4618      	mov	r0, r3
 803dc48:	3708      	adds	r7, #8
 803dc4a:	46bd      	mov	sp, r7
 803dc4c:	bd80      	pop	{r7, pc}
 803dc4e:	bf00      	nop
 803dc50:	08043eb0 	.word	0x08043eb0

0803dc54 <AT_MultiIpConnection>:

SIMCOM_RESULT AT_MultiIpConnection(AT_MODE mode, AT_CIPMUX *state) {
 803dc54:	b580      	push	{r7, lr}
 803dc56:	b082      	sub	sp, #8
 803dc58:	af00      	add	r7, sp, #0
 803dc5a:	4603      	mov	r3, r0
 803dc5c:	6039      	str	r1, [r7, #0]
 803dc5e:	71fb      	strb	r3, [r7, #7]
    return AT_SingleInteger("CIPMUX", mode, (int32_t*) state, 0);
 803dc60:	79f9      	ldrb	r1, [r7, #7]
 803dc62:	2300      	movs	r3, #0
 803dc64:	683a      	ldr	r2, [r7, #0]
 803dc66:	4804      	ldr	r0, [pc, #16]	; (803dc78 <AT_MultiIpConnection+0x24>)
 803dc68:	f000 f858 	bl	803dd1c <AT_SingleInteger>
 803dc6c:	4603      	mov	r3, r0
}
 803dc6e:	4618      	mov	r0, r3
 803dc70:	3708      	adds	r7, #8
 803dc72:	46bd      	mov	sp, r7
 803dc74:	bd80      	pop	{r7, pc}
 803dc76:	bf00      	nop
 803dc78:	08043ebc 	.word	0x08043ebc

0803dc7c <AT_TcpApllicationMode>:

SIMCOM_RESULT AT_TcpApllicationMode(AT_MODE mode, AT_CIPMODE *state) {
 803dc7c:	b580      	push	{r7, lr}
 803dc7e:	b082      	sub	sp, #8
 803dc80:	af00      	add	r7, sp, #0
 803dc82:	4603      	mov	r3, r0
 803dc84:	6039      	str	r1, [r7, #0]
 803dc86:	71fb      	strb	r3, [r7, #7]
    return AT_SingleInteger("CIPMODE", mode, (int32_t*) state, 0);
 803dc88:	79f9      	ldrb	r1, [r7, #7]
 803dc8a:	2300      	movs	r3, #0
 803dc8c:	683a      	ldr	r2, [r7, #0]
 803dc8e:	4804      	ldr	r0, [pc, #16]	; (803dca0 <AT_TcpApllicationMode+0x24>)
 803dc90:	f000 f844 	bl	803dd1c <AT_SingleInteger>
 803dc94:	4603      	mov	r3, r0
}
 803dc96:	4618      	mov	r0, r3
 803dc98:	3708      	adds	r7, #8
 803dc9a:	46bd      	mov	sp, r7
 803dc9c:	bd80      	pop	{r7, pc}
 803dc9e:	bf00      	nop
 803dca0:	08043ec4 	.word	0x08043ec4

0803dca4 <AT_ShowRemoteIp>:

SIMCOM_RESULT AT_ShowRemoteIp(AT_MODE mode, AT_BOOL *state) {
 803dca4:	b580      	push	{r7, lr}
 803dca6:	b082      	sub	sp, #8
 803dca8:	af00      	add	r7, sp, #0
 803dcaa:	4603      	mov	r3, r0
 803dcac:	6039      	str	r1, [r7, #0]
 803dcae:	71fb      	strb	r3, [r7, #7]
    return AT_SingleInteger("CIPSRIP", mode, (int32_t*) state, 0);
 803dcb0:	79f9      	ldrb	r1, [r7, #7]
 803dcb2:	2300      	movs	r3, #0
 803dcb4:	683a      	ldr	r2, [r7, #0]
 803dcb6:	4804      	ldr	r0, [pc, #16]	; (803dcc8 <AT_ShowRemoteIp+0x24>)
 803dcb8:	f000 f830 	bl	803dd1c <AT_SingleInteger>
 803dcbc:	4603      	mov	r3, r0
}
 803dcbe:	4618      	mov	r0, r3
 803dcc0:	3708      	adds	r7, #8
 803dcc2:	46bd      	mov	sp, r7
 803dcc4:	bd80      	pop	{r7, pc}
 803dcc6:	bf00      	nop
 803dcc8:	08043ecc 	.word	0x08043ecc

0803dccc <AT_IpPackageHeader>:

SIMCOM_RESULT AT_IpPackageHeader(AT_MODE mode, AT_BOOL *state) {
 803dccc:	b580      	push	{r7, lr}
 803dcce:	b082      	sub	sp, #8
 803dcd0:	af00      	add	r7, sp, #0
 803dcd2:	4603      	mov	r3, r0
 803dcd4:	6039      	str	r1, [r7, #0]
 803dcd6:	71fb      	strb	r3, [r7, #7]
    return AT_SingleInteger("CIPHEAD", mode, (int32_t*) state, 0);
 803dcd8:	79f9      	ldrb	r1, [r7, #7]
 803dcda:	2300      	movs	r3, #0
 803dcdc:	683a      	ldr	r2, [r7, #0]
 803dcde:	4804      	ldr	r0, [pc, #16]	; (803dcf0 <AT_IpPackageHeader+0x24>)
 803dce0:	f000 f81c 	bl	803dd1c <AT_SingleInteger>
 803dce4:	4603      	mov	r3, r0
}
 803dce6:	4618      	mov	r0, r3
 803dce8:	3708      	adds	r7, #8
 803dcea:	46bd      	mov	sp, r7
 803dcec:	bd80      	pop	{r7, pc}
 803dcee:	bf00      	nop
 803dcf0:	08043ed4 	.word	0x08043ed4

0803dcf4 <AT_EnableLocalTimestamp>:

SIMCOM_RESULT AT_EnableLocalTimestamp(AT_MODE mode, AT_BOOL *state) {
 803dcf4:	b580      	push	{r7, lr}
 803dcf6:	b082      	sub	sp, #8
 803dcf8:	af00      	add	r7, sp, #0
 803dcfa:	4603      	mov	r3, r0
 803dcfc:	6039      	str	r1, [r7, #0]
 803dcfe:	71fb      	strb	r3, [r7, #7]
    return AT_SingleInteger("CLTS", mode, (int32_t*) state, 0);
 803dd00:	79f9      	ldrb	r1, [r7, #7]
 803dd02:	2300      	movs	r3, #0
 803dd04:	683a      	ldr	r2, [r7, #0]
 803dd06:	4804      	ldr	r0, [pc, #16]	; (803dd18 <AT_EnableLocalTimestamp+0x24>)
 803dd08:	f000 f808 	bl	803dd1c <AT_SingleInteger>
 803dd0c:	4603      	mov	r3, r0
}
 803dd0e:	4618      	mov	r0, r3
 803dd10:	3708      	adds	r7, #8
 803dd12:	46bd      	mov	sp, r7
 803dd14:	bd80      	pop	{r7, pc}
 803dd16:	bf00      	nop
 803dd18:	08043edc 	.word	0x08043edc

0803dd1c <AT_SingleInteger>:

    return *str != NULL;
}
#endif

static SIMCOM_RESULT AT_SingleInteger(char command[20], AT_MODE mode, int32_t *value, uint8_t executor) {
 803dd1c:	b580      	push	{r7, lr}
 803dd1e:	b092      	sub	sp, #72	; 0x48
 803dd20:	af00      	add	r7, sp, #0
 803dd22:	60f8      	str	r0, [r7, #12]
 803dd24:	607a      	str	r2, [r7, #4]
 803dd26:	461a      	mov	r2, r3
 803dd28:	460b      	mov	r3, r1
 803dd2a:	72fb      	strb	r3, [r7, #11]
 803dd2c:	4613      	mov	r3, r2
 803dd2e:	72bb      	strb	r3, [r7, #10]
    SIMCOM_RESULT p = SIM_RESULT_ERROR;
 803dd30:	2300      	movs	r3, #0
 803dd32:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    char *str = NULL, cmd[20], res[20];
 803dd36:	2300      	movs	r3, #0
 803dd38:	63fb      	str	r3, [r7, #60]	; 0x3c

    // Copy by vale
    int32_t tmp = *value;
 803dd3a:	687b      	ldr	r3, [r7, #4]
 803dd3c:	681b      	ldr	r3, [r3, #0]
 803dd3e:	643b      	str	r3, [r7, #64]	; 0x40

    Simcom_Lock();
 803dd40:	f000 fe4c 	bl	803e9dc <Simcom_Lock>
    // Read
    sprintf(cmd, "AT+%s%s", command, executor ? "\r" : "?\r");
 803dd44:	7abb      	ldrb	r3, [r7, #10]
 803dd46:	2b00      	cmp	r3, #0
 803dd48:	d001      	beq.n	803dd4e <AT_SingleInteger+0x32>
 803dd4a:	4b27      	ldr	r3, [pc, #156]	; (803dde8 <AT_SingleInteger+0xcc>)
 803dd4c:	e000      	b.n	803dd50 <AT_SingleInteger+0x34>
 803dd4e:	4b27      	ldr	r3, [pc, #156]	; (803ddec <AT_SingleInteger+0xd0>)
 803dd50:	f107 0028 	add.w	r0, r7, #40	; 0x28
 803dd54:	68fa      	ldr	r2, [r7, #12]
 803dd56:	4926      	ldr	r1, [pc, #152]	; (803ddf0 <AT_SingleInteger+0xd4>)
 803dd58:	f001 feea 	bl	803fb30 <siprintf>
    sprintf(res, "+%s: ", command);
 803dd5c:	f107 0314 	add.w	r3, r7, #20
 803dd60:	68fa      	ldr	r2, [r7, #12]
 803dd62:	4924      	ldr	r1, [pc, #144]	; (803ddf4 <AT_SingleInteger+0xd8>)
 803dd64:	4618      	mov	r0, r3
 803dd66:	f001 fee3 	bl	803fb30 <siprintf>
    p = AT_CmdRead(cmd, 1000, res, &str);
 803dd6a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 803dd6e:	f107 0214 	add.w	r2, r7, #20
 803dd72:	f107 0028 	add.w	r0, r7, #40	; 0x28
 803dd76:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 803dd7a:	f000 f85d 	bl	803de38 <AT_CmdRead>
 803dd7e:	4603      	mov	r3, r0
 803dd80:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    if (p > 0) {
 803dd84:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 803dd88:	2b00      	cmp	r3, #0
 803dd8a:	dd24      	ble.n	803ddd6 <AT_SingleInteger+0xba>
        tmp = AT_ParseNumber(&str[0], NULL);
 803dd8c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 803dd8e:	2100      	movs	r1, #0
 803dd90:	4618      	mov	r0, r3
 803dd92:	f000 f8d3 	bl	803df3c <AT_ParseNumber>
 803dd96:	6438      	str	r0, [r7, #64]	; 0x40

        // Write
        if (mode == ATW) {
 803dd98:	7afb      	ldrb	r3, [r7, #11]
 803dd9a:	2b00      	cmp	r3, #0
 803dd9c:	d118      	bne.n	803ddd0 <AT_SingleInteger+0xb4>
            if (tmp != *value) {
 803dd9e:	687b      	ldr	r3, [r7, #4]
 803dda0:	681b      	ldr	r3, [r3, #0]
 803dda2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 803dda4:	429a      	cmp	r2, r3
 803dda6:	d016      	beq.n	803ddd6 <AT_SingleInteger+0xba>
                sprintf(cmd, "AT+%s=%d\r", command, (int) *value);
 803dda8:	687b      	ldr	r3, [r7, #4]
 803ddaa:	681b      	ldr	r3, [r3, #0]
 803ddac:	f107 0028 	add.w	r0, r7, #40	; 0x28
 803ddb0:	68fa      	ldr	r2, [r7, #12]
 803ddb2:	4911      	ldr	r1, [pc, #68]	; (803ddf8 <AT_SingleInteger+0xdc>)
 803ddb4:	f001 febc 	bl	803fb30 <siprintf>
                p = AT_CmdWrite(cmd, 500, NULL);
 803ddb8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 803ddbc:	2200      	movs	r2, #0
 803ddbe:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 803ddc2:	4618      	mov	r0, r3
 803ddc4:	f000 f81a 	bl	803ddfc <AT_CmdWrite>
 803ddc8:	4603      	mov	r3, r0
 803ddca:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 803ddce:	e002      	b.n	803ddd6 <AT_SingleInteger+0xba>
            }
        } else {
            *value = tmp;
 803ddd0:	687b      	ldr	r3, [r7, #4]
 803ddd2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 803ddd4:	601a      	str	r2, [r3, #0]
        }
    }
    Simcom_Unlock();
 803ddd6:	f000 fe0f 	bl	803e9f8 <Simcom_Unlock>

    return p;
 803ddda:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
}
 803ddde:	4618      	mov	r0, r3
 803dde0:	3748      	adds	r7, #72	; 0x48
 803dde2:	46bd      	mov	sp, r7
 803dde4:	bd80      	pop	{r7, pc}
 803dde6:	bf00      	nop
 803dde8:	08043ee4 	.word	0x08043ee4
 803ddec:	08043ee8 	.word	0x08043ee8
 803ddf0:	08043eec 	.word	0x08043eec
 803ddf4:	08043ddc 	.word	0x08043ddc
 803ddf8:	08043de4 	.word	0x08043de4

0803ddfc <AT_CmdWrite>:

static SIMCOM_RESULT AT_CmdWrite(char *cmd, uint32_t ms, char *res) {
 803ddfc:	b580      	push	{r7, lr}
 803ddfe:	b086      	sub	sp, #24
 803de00:	af00      	add	r7, sp, #0
 803de02:	60f8      	str	r0, [r7, #12]
 803de04:	60b9      	str	r1, [r7, #8]
 803de06:	607a      	str	r2, [r7, #4]
    SIMCOM_RESULT p = SIM_RESULT_ERROR;
 803de08:	2300      	movs	r3, #0
 803de0a:	75fb      	strb	r3, [r7, #23]

    if (SIM.state >= SIM_STATE_READY) {
 803de0c:	4b09      	ldr	r3, [pc, #36]	; (803de34 <AT_CmdWrite+0x38>)
 803de0e:	f993 3000 	ldrsb.w	r3, [r3]
 803de12:	2b00      	cmp	r3, #0
 803de14:	db07      	blt.n	803de26 <AT_CmdWrite+0x2a>
        p = Simcom_Command(cmd, res, ms, 0);
 803de16:	2300      	movs	r3, #0
 803de18:	68ba      	ldr	r2, [r7, #8]
 803de1a:	6879      	ldr	r1, [r7, #4]
 803de1c:	68f8      	ldr	r0, [r7, #12]
 803de1e:	f001 fac9 	bl	803f3b4 <Simcom_Command>
 803de22:	4603      	mov	r3, r0
 803de24:	75fb      	strb	r3, [r7, #23]
    }

    return p;
 803de26:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 803de2a:	4618      	mov	r0, r3
 803de2c:	3718      	adds	r7, #24
 803de2e:	46bd      	mov	sp, r7
 803de30:	bd80      	pop	{r7, pc}
 803de32:	bf00      	nop
 803de34:	200002a8 	.word	0x200002a8

0803de38 <AT_CmdRead>:

static SIMCOM_RESULT AT_CmdRead(char *cmd, uint32_t ms, char *prefix, char **str) {
 803de38:	b590      	push	{r4, r7, lr}
 803de3a:	b087      	sub	sp, #28
 803de3c:	af00      	add	r7, sp, #0
 803de3e:	60f8      	str	r0, [r7, #12]
 803de40:	60b9      	str	r1, [r7, #8]
 803de42:	607a      	str	r2, [r7, #4]
 803de44:	603b      	str	r3, [r7, #0]
    SIMCOM_RESULT p = SIM_RESULT_ERROR;
 803de46:	2300      	movs	r3, #0
 803de48:	75fb      	strb	r3, [r7, #23]

    if (SIM.state >= SIM_STATE_READY) {
 803de4a:	4b16      	ldr	r3, [pc, #88]	; (803dea4 <AT_CmdRead+0x6c>)
 803de4c:	f993 3000 	ldrsb.w	r3, [r3]
 803de50:	2b00      	cmp	r3, #0
 803de52:	db20      	blt.n	803de96 <AT_CmdRead+0x5e>
        p = Simcom_Command(cmd, prefix, ms, 0);
 803de54:	2300      	movs	r3, #0
 803de56:	68ba      	ldr	r2, [r7, #8]
 803de58:	6879      	ldr	r1, [r7, #4]
 803de5a:	68f8      	ldr	r0, [r7, #12]
 803de5c:	f001 faaa 	bl	803f3b4 <Simcom_Command>
 803de60:	4603      	mov	r3, r0
 803de62:	75fb      	strb	r3, [r7, #23]

        if (p > 0) {
 803de64:	f997 3017 	ldrsb.w	r3, [r7, #23]
 803de68:	2b00      	cmp	r3, #0
 803de6a:	dd14      	ble.n	803de96 <AT_CmdRead+0x5e>
            *str = Simcom_Response(prefix);
 803de6c:	6878      	ldr	r0, [r7, #4]
 803de6e:	f000 fdcf 	bl	803ea10 <Simcom_Response>
 803de72:	4602      	mov	r2, r0
 803de74:	683b      	ldr	r3, [r7, #0]
 803de76:	601a      	str	r2, [r3, #0]

            if (*str != NULL) {
 803de78:	683b      	ldr	r3, [r7, #0]
 803de7a:	681b      	ldr	r3, [r3, #0]
 803de7c:	2b00      	cmp	r3, #0
 803de7e:	d00a      	beq.n	803de96 <AT_CmdRead+0x5e>
                *str += strlen(prefix);
 803de80:	683b      	ldr	r3, [r7, #0]
 803de82:	681c      	ldr	r4, [r3, #0]
 803de84:	6878      	ldr	r0, [r7, #4]
 803de86:	f7e2 f9d5 	bl	8020234 <strlen>
 803de8a:	4603      	mov	r3, r0
 803de8c:	18e2      	adds	r2, r4, r3
 803de8e:	683b      	ldr	r3, [r7, #0]
 803de90:	601a      	str	r2, [r3, #0]

                p = SIM_RESULT_OK;
 803de92:	2301      	movs	r3, #1
 803de94:	75fb      	strb	r3, [r7, #23]
            }
        }
    }

    return p;
 803de96:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 803de9a:	4618      	mov	r0, r3
 803de9c:	371c      	adds	r7, #28
 803de9e:	46bd      	mov	sp, r7
 803dea0:	bd90      	pop	{r4, r7, pc}
 803dea2:	bf00      	nop
 803dea4:	200002a8 	.word	0x200002a8

0803dea8 <AT_ParseText>:

static void AT_ParseText(const char *ptr, uint8_t *cnt, char *text, uint8_t size) {
 803dea8:	b480      	push	{r7}
 803deaa:	b087      	sub	sp, #28
 803deac:	af00      	add	r7, sp, #0
 803deae:	60f8      	str	r0, [r7, #12]
 803deb0:	60b9      	str	r1, [r7, #8]
 803deb2:	607a      	str	r2, [r7, #4]
 803deb4:	70fb      	strb	r3, [r7, #3]
    uint8_t i = 0;
 803deb6:	2300      	movs	r3, #0
 803deb8:	75fb      	strb	r3, [r7, #23]

    // check for double quote start
    if (*ptr == '"') {
 803deba:	68fb      	ldr	r3, [r7, #12]
 803debc:	781b      	ldrb	r3, [r3, #0]
 803debe:	2b22      	cmp	r3, #34	; 0x22
 803dec0:	d119      	bne.n	803def6 <AT_ParseText+0x4e>
        ptr++;
 803dec2:	68fb      	ldr	r3, [r7, #12]
 803dec4:	3301      	adds	r3, #1
 803dec6:	60fb      	str	r3, [r7, #12]
        i++;
 803dec8:	7dfb      	ldrb	r3, [r7, #23]
 803deca:	3301      	adds	r3, #1
 803decc:	75fb      	strb	r3, [r7, #23]
    }
    // Parse text
    while (*ptr != '"' && *ptr != '\r' && *ptr != '\n') {
 803dece:	e012      	b.n	803def6 <AT_ParseText+0x4e>
        *text = *ptr;
 803ded0:	68fb      	ldr	r3, [r7, #12]
 803ded2:	781a      	ldrb	r2, [r3, #0]
 803ded4:	687b      	ldr	r3, [r7, #4]
 803ded6:	701a      	strb	r2, [r3, #0]

        // increment
        text++;
 803ded8:	687b      	ldr	r3, [r7, #4]
 803deda:	3301      	adds	r3, #1
 803dedc:	607b      	str	r3, [r7, #4]
        ptr++;
 803dede:	68fb      	ldr	r3, [r7, #12]
 803dee0:	3301      	adds	r3, #1
 803dee2:	60fb      	str	r3, [r7, #12]
        i++;
 803dee4:	7dfb      	ldrb	r3, [r7, #23]
 803dee6:	3301      	adds	r3, #1
 803dee8:	75fb      	strb	r3, [r7, #23]
        size--;
 803deea:	78fb      	ldrb	r3, [r7, #3]
 803deec:	3b01      	subs	r3, #1
 803deee:	70fb      	strb	r3, [r7, #3]

        // handle overflow
        if (size <= 1) {
 803def0:	78fb      	ldrb	r3, [r7, #3]
 803def2:	2b01      	cmp	r3, #1
 803def4:	d90c      	bls.n	803df10 <AT_ParseText+0x68>
    while (*ptr != '"' && *ptr != '\r' && *ptr != '\n') {
 803def6:	68fb      	ldr	r3, [r7, #12]
 803def8:	781b      	ldrb	r3, [r3, #0]
 803defa:	2b22      	cmp	r3, #34	; 0x22
 803defc:	d009      	beq.n	803df12 <AT_ParseText+0x6a>
 803defe:	68fb      	ldr	r3, [r7, #12]
 803df00:	781b      	ldrb	r3, [r3, #0]
 803df02:	2b0d      	cmp	r3, #13
 803df04:	d005      	beq.n	803df12 <AT_ParseText+0x6a>
 803df06:	68fb      	ldr	r3, [r7, #12]
 803df08:	781b      	ldrb	r3, [r3, #0]
 803df0a:	2b0a      	cmp	r3, #10
 803df0c:	d1e0      	bne.n	803ded0 <AT_ParseText+0x28>
 803df0e:	e000      	b.n	803df12 <AT_ParseText+0x6a>
            break;
 803df10:	bf00      	nop
        }
    }
    // end of parsing for : double-quote, tab, new-line
    *text = '\0';
 803df12:	687b      	ldr	r3, [r7, #4]
 803df14:	2200      	movs	r2, #0
 803df16:	701a      	strb	r2, [r3, #0]
    ptr++;
 803df18:	68fb      	ldr	r3, [r7, #12]
 803df1a:	3301      	adds	r3, #1
 803df1c:	60fb      	str	r3, [r7, #12]
    i++;
 803df1e:	7dfb      	ldrb	r3, [r7, #23]
 803df20:	3301      	adds	r3, #1
 803df22:	75fb      	strb	r3, [r7, #23]
    // Save number of characters used for number
    if (cnt != NULL) {
 803df24:	68bb      	ldr	r3, [r7, #8]
 803df26:	2b00      	cmp	r3, #0
 803df28:	d002      	beq.n	803df30 <AT_ParseText+0x88>
        *cnt = i;
 803df2a:	68bb      	ldr	r3, [r7, #8]
 803df2c:	7dfa      	ldrb	r2, [r7, #23]
 803df2e:	701a      	strb	r2, [r3, #0]
    }
}
 803df30:	bf00      	nop
 803df32:	371c      	adds	r7, #28
 803df34:	46bd      	mov	sp, r7
 803df36:	f85d 7b04 	ldr.w	r7, [sp], #4
 803df3a:	4770      	bx	lr

0803df3c <AT_ParseNumber>:

static int32_t AT_ParseNumber(const char *ptr, uint8_t *cnt) {
 803df3c:	b480      	push	{r7}
 803df3e:	b085      	sub	sp, #20
 803df40:	af00      	add	r7, sp, #0
 803df42:	6078      	str	r0, [r7, #4]
 803df44:	6039      	str	r1, [r7, #0]
    uint8_t minus = 0, i = 0;
 803df46:	2300      	movs	r3, #0
 803df48:	73fb      	strb	r3, [r7, #15]
 803df4a:	2300      	movs	r3, #0
 803df4c:	73bb      	strb	r3, [r7, #14]
    int32_t sum = 0;
 803df4e:	2300      	movs	r3, #0
 803df50:	60bb      	str	r3, [r7, #8]

    if (*ptr == '-') { /* Check for minus character */
 803df52:	687b      	ldr	r3, [r7, #4]
 803df54:	781b      	ldrb	r3, [r3, #0]
 803df56:	2b2d      	cmp	r3, #45	; 0x2d
 803df58:	d119      	bne.n	803df8e <AT_ParseNumber+0x52>
        minus = 1;
 803df5a:	2301      	movs	r3, #1
 803df5c:	73fb      	strb	r3, [r7, #15]
        ptr++;
 803df5e:	687b      	ldr	r3, [r7, #4]
 803df60:	3301      	adds	r3, #1
 803df62:	607b      	str	r3, [r7, #4]
        i++;
 803df64:	7bbb      	ldrb	r3, [r7, #14]
 803df66:	3301      	adds	r3, #1
 803df68:	73bb      	strb	r3, [r7, #14]
    }
    while (CHARISNUM(*ptr)) { /* Parse number */
 803df6a:	e010      	b.n	803df8e <AT_ParseNumber+0x52>
        sum = 10 * sum + CHARTONUM(*ptr);
 803df6c:	68ba      	ldr	r2, [r7, #8]
 803df6e:	4613      	mov	r3, r2
 803df70:	009b      	lsls	r3, r3, #2
 803df72:	4413      	add	r3, r2
 803df74:	005b      	lsls	r3, r3, #1
 803df76:	461a      	mov	r2, r3
 803df78:	687b      	ldr	r3, [r7, #4]
 803df7a:	781b      	ldrb	r3, [r3, #0]
 803df7c:	3b30      	subs	r3, #48	; 0x30
 803df7e:	4413      	add	r3, r2
 803df80:	60bb      	str	r3, [r7, #8]
        ptr++;
 803df82:	687b      	ldr	r3, [r7, #4]
 803df84:	3301      	adds	r3, #1
 803df86:	607b      	str	r3, [r7, #4]
        i++;
 803df88:	7bbb      	ldrb	r3, [r7, #14]
 803df8a:	3301      	adds	r3, #1
 803df8c:	73bb      	strb	r3, [r7, #14]
    while (CHARISNUM(*ptr)) { /* Parse number */
 803df8e:	687b      	ldr	r3, [r7, #4]
 803df90:	781b      	ldrb	r3, [r3, #0]
 803df92:	2b2f      	cmp	r3, #47	; 0x2f
 803df94:	d903      	bls.n	803df9e <AT_ParseNumber+0x62>
 803df96:	687b      	ldr	r3, [r7, #4]
 803df98:	781b      	ldrb	r3, [r3, #0]
 803df9a:	2b39      	cmp	r3, #57	; 0x39
 803df9c:	d9e6      	bls.n	803df6c <AT_ParseNumber+0x30>
    }
    if (cnt != NULL) { /* Save number of characters used for number */
 803df9e:	683b      	ldr	r3, [r7, #0]
 803dfa0:	2b00      	cmp	r3, #0
 803dfa2:	d002      	beq.n	803dfaa <AT_ParseNumber+0x6e>
        *cnt = i;
 803dfa4:	683b      	ldr	r3, [r7, #0]
 803dfa6:	7bba      	ldrb	r2, [r7, #14]
 803dfa8:	701a      	strb	r2, [r3, #0]
    }
    if (minus) { /* Minus detected */
 803dfaa:	7bfb      	ldrb	r3, [r7, #15]
 803dfac:	2b00      	cmp	r3, #0
 803dfae:	d002      	beq.n	803dfb6 <AT_ParseNumber+0x7a>
        return 0 - sum;
 803dfb0:	68bb      	ldr	r3, [r7, #8]
 803dfb2:	425b      	negs	r3, r3
 803dfb4:	e000      	b.n	803dfb8 <AT_ParseNumber+0x7c>
    }
    return sum; /* Return number */
 803dfb6:	68bb      	ldr	r3, [r7, #8]
}
 803dfb8:	4618      	mov	r0, r3
 803dfba:	3714      	adds	r7, #20
 803dfbc:	46bd      	mov	sp, r7
 803dfbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 803dfc2:	4770      	bx	lr

0803dfc4 <CANBUS_Init>:
/* Private functions declaration ----------------------------------------------*/
static void lock(void);
static void unlock(void);

/* Public functions implementation ---------------------------------------------*/
void CANBUS_Init(void) {
 803dfc4:	b580      	push	{r7, lr}
 803dfc6:	af00      	add	r7, sp, #0
    /* Configure the CAN Filter */
    if (!CANBUS_Filter()) {
 803dfc8:	f000 f836 	bl	803e038 <CANBUS_Filter>
 803dfcc:	4603      	mov	r3, r0
 803dfce:	2b00      	cmp	r3, #0
 803dfd0:	d101      	bne.n	803dfd6 <CANBUS_Init+0x12>
        /* Start Error */
        Error_Handler();
 803dfd2:	f7ed f9f1 	bl	802b3b8 <Error_Handler>
    }

    /* Start the CAN peripheral */
    if (HAL_CAN_Start(&hcan1) != HAL_OK) {
 803dfd6:	4809      	ldr	r0, [pc, #36]	; (803dffc <CANBUS_Init+0x38>)
 803dfd8:	f7ee ff58 	bl	802ce8c <HAL_CAN_Start>
 803dfdc:	4603      	mov	r3, r0
 803dfde:	2b00      	cmp	r3, #0
 803dfe0:	d001      	beq.n	803dfe6 <CANBUS_Init+0x22>
        /* Start Error */
        Error_Handler();
 803dfe2:	f7ed f9e9 	bl	802b3b8 <Error_Handler>
    }

#if (!BOOTLOADER)
    /* Activate CAN RX notification */
    if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK) {
 803dfe6:	2102      	movs	r1, #2
 803dfe8:	4804      	ldr	r0, [pc, #16]	; (803dffc <CANBUS_Init+0x38>)
 803dfea:	f7ef f9b5 	bl	802d358 <HAL_CAN_ActivateNotification>
 803dfee:	4603      	mov	r3, r0
 803dff0:	2b00      	cmp	r3, #0
 803dff2:	d001      	beq.n	803dff8 <CANBUS_Init+0x34>
        /* Notification Error */
        Error_Handler();
 803dff4:	f7ed f9e0 	bl	802b3b8 <Error_Handler>
    }
#endif
}
 803dff8:	bf00      	nop
 803dffa:	bd80      	pop	{r7, pc}
 803dffc:	20008934 	.word	0x20008934

0803e000 <CANBUS_Header>:

void CANBUS_Header(CAN_TxHeaderTypeDef *TxHeader, uint32_t StdId, uint32_t DLC) {
 803e000:	b480      	push	{r7}
 803e002:	b085      	sub	sp, #20
 803e004:	af00      	add	r7, sp, #0
 803e006:	60f8      	str	r0, [r7, #12]
 803e008:	60b9      	str	r1, [r7, #8]
 803e00a:	607a      	str	r2, [r7, #4]
    /* Configure Global Transmission process */
    TxHeader->RTR = CAN_RTR_DATA;
 803e00c:	68fb      	ldr	r3, [r7, #12]
 803e00e:	2200      	movs	r2, #0
 803e010:	60da      	str	r2, [r3, #12]
    TxHeader->IDE = CAN_ID_STD;
 803e012:	68fb      	ldr	r3, [r7, #12]
 803e014:	2200      	movs	r2, #0
 803e016:	609a      	str	r2, [r3, #8]
    TxHeader->TransmitGlobalTime = DISABLE;
 803e018:	68fb      	ldr	r3, [r7, #12]
 803e01a:	2200      	movs	r2, #0
 803e01c:	751a      	strb	r2, [r3, #20]
    TxHeader->StdId = StdId;
 803e01e:	68fb      	ldr	r3, [r7, #12]
 803e020:	68ba      	ldr	r2, [r7, #8]
 803e022:	601a      	str	r2, [r3, #0]
    TxHeader->DLC = DLC;
 803e024:	68fb      	ldr	r3, [r7, #12]
 803e026:	687a      	ldr	r2, [r7, #4]
 803e028:	611a      	str	r2, [r3, #16]
}
 803e02a:	bf00      	nop
 803e02c:	3714      	adds	r7, #20
 803e02e:	46bd      	mov	sp, r7
 803e030:	f85d 7b04 	ldr.w	r7, [sp], #4
 803e034:	4770      	bx	lr
	...

0803e038 <CANBUS_Filter>:

uint8_t CANBUS_Filter(void) {
 803e038:	b580      	push	{r7, lr}
 803e03a:	b08a      	sub	sp, #40	; 0x28
 803e03c:	af00      	add	r7, sp, #0
    CAN_FilterTypeDef sFilterConfig;

    /* Configure the CAN Filter */
    sFilterConfig.FilterBank = 0;
 803e03e:	2300      	movs	r3, #0
 803e040:	617b      	str	r3, [r7, #20]
    // set filter to mask mode (not id_list mode)
    sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 803e042:	2300      	movs	r3, #0
 803e044:	61bb      	str	r3, [r7, #24]
    // set 32-bit scale configuration
    sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 803e046:	2301      	movs	r3, #1
 803e048:	61fb      	str	r3, [r7, #28]
    sFilterConfig.FilterIdHigh = 0x0000;
 803e04a:	2300      	movs	r3, #0
 803e04c:	603b      	str	r3, [r7, #0]
    sFilterConfig.FilterIdLow = 0x0000;
 803e04e:	2300      	movs	r3, #0
 803e050:	607b      	str	r3, [r7, #4]
    sFilterConfig.FilterMaskIdHigh = 0x0000;
 803e052:	2300      	movs	r3, #0
 803e054:	60bb      	str	r3, [r7, #8]
    sFilterConfig.FilterMaskIdLow = 0x0000;
 803e056:	2300      	movs	r3, #0
 803e058:	60fb      	str	r3, [r7, #12]
    // assign filter to FIFO 0
    sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 803e05a:	2300      	movs	r3, #0
 803e05c:	613b      	str	r3, [r7, #16]
    // activate filter
    sFilterConfig.FilterActivation = ENABLE;
 803e05e:	2301      	movs	r3, #1
 803e060:	623b      	str	r3, [r7, #32]

    return (HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig) == HAL_OK);
 803e062:	463b      	mov	r3, r7
 803e064:	4619      	mov	r1, r3
 803e066:	4806      	ldr	r0, [pc, #24]	; (803e080 <CANBUS_Filter+0x48>)
 803e068:	f7ee fe24 	bl	802ccb4 <HAL_CAN_ConfigFilter>
 803e06c:	4603      	mov	r3, r0
 803e06e:	2b00      	cmp	r3, #0
 803e070:	bf0c      	ite	eq
 803e072:	2301      	moveq	r3, #1
 803e074:	2300      	movne	r3, #0
 803e076:	b2db      	uxtb	r3, r3
}
 803e078:	4618      	mov	r0, r3
 803e07a:	3728      	adds	r7, #40	; 0x28
 803e07c:	46bd      	mov	sp, r7
 803e07e:	bd80      	pop	{r7, pc}
 803e080:	20008934 	.word	0x20008934

0803e084 <CANBUS_Write>:

/*----------------------------------------------------------------------------
 wite a message to CAN peripheral and transmit it
 *----------------------------------------------------------------------------*/
uint8_t CANBUS_Write(canbus_tx_t *tx) {
 803e084:	b580      	push	{r7, lr}
 803e086:	b084      	sub	sp, #16
 803e088:	af00      	add	r7, sp, #0
 803e08a:	6078      	str	r0, [r7, #4]
    uint32_t TxMailbox;
    HAL_StatusTypeDef status;

    lock();
 803e08c:	f000 f874 	bl	803e178 <lock>
    // check tx mailbox is ready
    while (!HAL_CAN_GetTxMailboxesFreeLevel(&hcan1)) {
 803e090:	e002      	b.n	803e098 <CANBUS_Write+0x14>
        _DelayMS(1);
 803e092:	2001      	movs	r0, #1
 803e094:	f001 fc1a 	bl	803f8cc <_DelayMS>
    while (!HAL_CAN_GetTxMailboxesFreeLevel(&hcan1)) {
 803e098:	480e      	ldr	r0, [pc, #56]	; (803e0d4 <CANBUS_Write+0x50>)
 803e09a:	f7ef f816 	bl	802d0ca <HAL_CAN_GetTxMailboxesFreeLevel>
 803e09e:	4603      	mov	r3, r0
 803e0a0:	2b00      	cmp	r3, #0
 803e0a2:	d0f6      	beq.n	803e092 <CANBUS_Write+0xe>
    };

    /* Start the Transmission process */
    status = HAL_CAN_AddTxMessage(&hcan1, &(tx->header), tx->data.u8, &TxMailbox);
 803e0a4:	6879      	ldr	r1, [r7, #4]
 803e0a6:	687b      	ldr	r3, [r7, #4]
 803e0a8:	f103 0218 	add.w	r2, r3, #24
 803e0ac:	f107 0308 	add.w	r3, r7, #8
 803e0b0:	4808      	ldr	r0, [pc, #32]	; (803e0d4 <CANBUS_Write+0x50>)
 803e0b2:	f7ee ff2f 	bl	802cf14 <HAL_CAN_AddTxMessage>
 803e0b6:	4603      	mov	r3, r0
 803e0b8:	73fb      	strb	r3, [r7, #15]

//    if (status == HAL_OK) {
//        CANBUS_TxDebugger();
//    }
    unlock();
 803e0ba:	f000 f86b 	bl	803e194 <unlock>

    return (status == HAL_OK);
 803e0be:	7bfb      	ldrb	r3, [r7, #15]
 803e0c0:	2b00      	cmp	r3, #0
 803e0c2:	bf0c      	ite	eq
 803e0c4:	2301      	moveq	r3, #1
 803e0c6:	2300      	movne	r3, #0
 803e0c8:	b2db      	uxtb	r3, r3
}
 803e0ca:	4618      	mov	r0, r3
 803e0cc:	3710      	adds	r7, #16
 803e0ce:	46bd      	mov	sp, r7
 803e0d0:	bd80      	pop	{r7, pc}
 803e0d2:	bf00      	nop
 803e0d4:	20008934 	.word	0x20008934

0803e0d8 <CANBUS_Read>:

/*----------------------------------------------------------------------------
 read a message from CAN peripheral and release it
 *----------------------------------------------------------------------------*/
uint8_t CANBUS_Read(canbus_rx_t *rx) {
 803e0d8:	b580      	push	{r7, lr}
 803e0da:	b084      	sub	sp, #16
 803e0dc:	af00      	add	r7, sp, #0
 803e0de:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status;

    lock();
 803e0e0:	f000 f84a 	bl	803e178 <lock>
    /* Get RX message */
    status = HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &(rx->header), rx->data.u8);
 803e0e4:	687a      	ldr	r2, [r7, #4]
 803e0e6:	687b      	ldr	r3, [r7, #4]
 803e0e8:	3320      	adds	r3, #32
 803e0ea:	2100      	movs	r1, #0
 803e0ec:	4808      	ldr	r0, [pc, #32]	; (803e110 <CANBUS_Read+0x38>)
 803e0ee:	f7ef f821 	bl	802d134 <HAL_CAN_GetRxMessage>
 803e0f2:	4603      	mov	r3, r0
 803e0f4:	73fb      	strb	r3, [r7, #15]

    //    if (status == HAL_OK) {
    //        CANBUS_RxDebugger();
    //    }
    unlock();
 803e0f6:	f000 f84d 	bl	803e194 <unlock>

    return (status == HAL_OK);
 803e0fa:	7bfb      	ldrb	r3, [r7, #15]
 803e0fc:	2b00      	cmp	r3, #0
 803e0fe:	bf0c      	ite	eq
 803e100:	2301      	moveq	r3, #1
 803e102:	2300      	movne	r3, #0
 803e104:	b2db      	uxtb	r3, r3
}
 803e106:	4618      	mov	r0, r3
 803e108:	3710      	adds	r7, #16
 803e10a:	46bd      	mov	sp, r7
 803e10c:	bd80      	pop	{r7, pc}
 803e10e:	bf00      	nop
 803e110:	20008934 	.word	0x20008934

0803e114 <CANBUS_ReadID>:

uint32_t CANBUS_ReadID(void) {
 803e114:	b480      	push	{r7}
 803e116:	af00      	add	r7, sp, #0
    if (CB.rx.header.IDE == CAN_ID_STD) {
 803e118:	4b07      	ldr	r3, [pc, #28]	; (803e138 <CANBUS_ReadID+0x24>)
 803e11a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 803e11c:	2b00      	cmp	r3, #0
 803e11e:	d102      	bne.n	803e126 <CANBUS_ReadID+0x12>
        return CB.rx.header.StdId;
 803e120:	4b05      	ldr	r3, [pc, #20]	; (803e138 <CANBUS_ReadID+0x24>)
 803e122:	6a1b      	ldr	r3, [r3, #32]
 803e124:	e002      	b.n	803e12c <CANBUS_ReadID+0x18>
    }
    return _R(CB.rx.header.ExtId, 20);
 803e126:	4b04      	ldr	r3, [pc, #16]	; (803e138 <CANBUS_ReadID+0x24>)
 803e128:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 803e12a:	0d1b      	lsrs	r3, r3, #20
}
 803e12c:	4618      	mov	r0, r3
 803e12e:	46bd      	mov	sp, r7
 803e130:	f85d 7b04 	ldr.w	r7, [sp], #4
 803e134:	4770      	bx	lr
 803e136:	bf00      	nop
 803e138:	200090a0 	.word	0x200090a0

0803e13c <HAL_CAN_RxFifo0MsgPendingCallback>:
    }
    LOG_Enter();
}

#if (!BOOTLOADER)
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 803e13c:	b580      	push	{r7, lr}
 803e13e:	b082      	sub	sp, #8
 803e140:	af00      	add	r7, sp, #0
 803e142:	6078      	str	r0, [r7, #4]
    // Read rx fifo
    if (CANBUS_Read(&(CB.rx))) {
 803e144:	480a      	ldr	r0, [pc, #40]	; (803e170 <HAL_CAN_RxFifo0MsgPendingCallback+0x34>)
 803e146:	f7ff ffc7 	bl	803e0d8 <CANBUS_Read>
 803e14a:	4603      	mov	r3, r0
 803e14c:	2b00      	cmp	r3, #0
 803e14e:	d00a      	beq.n	803e166 <HAL_CAN_RxFifo0MsgPendingCallback+0x2a>
        // Signal only when RTOS started
        if (osKernelGetState() == osKernelRunning) {
 803e150:	f7f9 f9c2 	bl	80374d8 <osKernelGetState>
 803e154:	4603      	mov	r3, r0
 803e156:	2b02      	cmp	r3, #2
 803e158:	d105      	bne.n	803e166 <HAL_CAN_RxFifo0MsgPendingCallback+0x2a>
            osThreadFlagsSet(CanRxTaskHandle, EVT_CAN_RX_IT);
 803e15a:	4b06      	ldr	r3, [pc, #24]	; (803e174 <HAL_CAN_RxFifo0MsgPendingCallback+0x38>)
 803e15c:	681b      	ldr	r3, [r3, #0]
 803e15e:	2101      	movs	r1, #1
 803e160:	4618      	mov	r0, r3
 803e162:	f7f9 fadf 	bl	8037724 <osThreadFlagsSet>
        }
    }
}
 803e166:	bf00      	nop
 803e168:	3708      	adds	r7, #8
 803e16a:	46bd      	mov	sp, r7
 803e16c:	bd80      	pop	{r7, pc}
 803e16e:	bf00      	nop
 803e170:	200090c0 	.word	0x200090c0
 803e174:	20008808 	.word	0x20008808

0803e178 <lock>:
#endif

/* Private functions implementation --------------------------------------------*/
static void lock(void) {
 803e178:	b580      	push	{r7, lr}
 803e17a:	af00      	add	r7, sp, #0
#if (!BOOTLOADER)
    osMutexAcquire(CanTxMutexHandle, osWaitForever);
 803e17c:	4b04      	ldr	r3, [pc, #16]	; (803e190 <lock+0x18>)
 803e17e:	681b      	ldr	r3, [r3, #0]
 803e180:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 803e184:	4618      	mov	r0, r3
 803e186:	f7f9 fe3b 	bl	8037e00 <osMutexAcquire>
#endif
}
 803e18a:	bf00      	nop
 803e18c:	bd80      	pop	{r7, pc}
 803e18e:	bf00      	nop
 803e190:	20008588 	.word	0x20008588

0803e194 <unlock>:

static void unlock(void) {
 803e194:	b580      	push	{r7, lr}
 803e196:	af00      	add	r7, sp, #0
#if (!BOOTLOADER)
    osMutexRelease(CanTxMutexHandle);
 803e198:	4b03      	ldr	r3, [pc, #12]	; (803e1a8 <unlock+0x14>)
 803e19a:	681b      	ldr	r3, [r3, #0]
 803e19c:	4618      	mov	r0, r3
 803e19e:	f7f9 fe8d 	bl	8037ebc <osMutexRelease>
#endif
}
 803e1a2:	bf00      	nop
 803e1a4:	bd80      	pop	{r7, pc}
 803e1a6:	bf00      	nop
 803e1a8:	20008588 	.word	0x20008588

0803e1ac <CRC_Calculate8>:
/* Private functions declaration ----------------------------------------------*/
static void lock(void);
static void unlock(void);

/* Public functions implementation --------------------------------------------*/
uint32_t CRC_Calculate8(uint8_t *arr, uint32_t count, uint8_t swapped) {
 803e1ac:	b580      	push	{r7, lr}
 803e1ae:	b08a      	sub	sp, #40	; 0x28
 803e1b0:	af00      	add	r7, sp, #0
 803e1b2:	60f8      	str	r0, [r7, #12]
 803e1b4:	60b9      	str	r1, [r7, #8]
 803e1b6:	4613      	mov	r3, r2
 803e1b8:	71fb      	strb	r3, [r7, #7]
    uint32_t cnt, result, value = 0;
 803e1ba:	2300      	movs	r3, #0
 803e1bc:	61fb      	str	r3, [r7, #28]
    uint8_t index = 0, remaining[4] = { 0 };
 803e1be:	2300      	movs	r3, #0
 803e1c0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 803e1c4:	2300      	movs	r3, #0
 803e1c6:	617b      	str	r3, [r7, #20]

    lock();
 803e1c8:	f000 f85c 	bl	803e284 <lock>

    /* Reset generator */
    __HAL_CRC_DR_RESET(&hcrc);
 803e1cc:	4b2c      	ldr	r3, [pc, #176]	; (803e280 <CRC_Calculate8+0xd4>)
 803e1ce:	681b      	ldr	r3, [r3, #0]
 803e1d0:	689a      	ldr	r2, [r3, #8]
 803e1d2:	4b2b      	ldr	r3, [pc, #172]	; (803e280 <CRC_Calculate8+0xd4>)
 803e1d4:	681b      	ldr	r3, [r3, #0]
 803e1d6:	f042 0201 	orr.w	r2, r2, #1
 803e1da:	609a      	str	r2, [r3, #8]

    /* Calculate number of 32-bit blocks */
    cnt = count >> 2;
 803e1dc:	68bb      	ldr	r3, [r7, #8]
 803e1de:	089b      	lsrs	r3, r3, #2
 803e1e0:	627b      	str	r3, [r7, #36]	; 0x24

    /* Calculate */
    while (cnt--) {
 803e1e2:	e011      	b.n	803e208 <CRC_Calculate8+0x5c>
        value = *(uint32_t*) arr;
 803e1e4:	68fb      	ldr	r3, [r7, #12]
 803e1e6:	681b      	ldr	r3, [r3, #0]
 803e1e8:	61fb      	str	r3, [r7, #28]
        /* Set new value */
        hcrc.Instance->DR = swapped ? _ByteSwap32(value) : value;
 803e1ea:	79fb      	ldrb	r3, [r7, #7]
 803e1ec:	2b00      	cmp	r3, #0
 803e1ee:	d004      	beq.n	803e1fa <CRC_Calculate8+0x4e>
 803e1f0:	69f8      	ldr	r0, [r7, #28]
 803e1f2:	f001 fbad 	bl	803f950 <_ByteSwap32>
 803e1f6:	4603      	mov	r3, r0
 803e1f8:	e000      	b.n	803e1fc <CRC_Calculate8+0x50>
 803e1fa:	69fb      	ldr	r3, [r7, #28]
 803e1fc:	4a20      	ldr	r2, [pc, #128]	; (803e280 <CRC_Calculate8+0xd4>)
 803e1fe:	6812      	ldr	r2, [r2, #0]
 803e200:	6013      	str	r3, [r2, #0]

        /* Increase by 4 */
        arr += 4;
 803e202:	68fb      	ldr	r3, [r7, #12]
 803e204:	3304      	adds	r3, #4
 803e206:	60fb      	str	r3, [r7, #12]
    while (cnt--) {
 803e208:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 803e20a:	1e5a      	subs	r2, r3, #1
 803e20c:	627a      	str	r2, [r7, #36]	; 0x24
 803e20e:	2b00      	cmp	r3, #0
 803e210:	d1e8      	bne.n	803e1e4 <CRC_Calculate8+0x38>
    }

    /* Calculate remaining data as 8-bit */
    cnt = count % 4;
 803e212:	68bb      	ldr	r3, [r7, #8]
 803e214:	f003 0303 	and.w	r3, r3, #3
 803e218:	627b      	str	r3, [r7, #36]	; 0x24

    if (cnt) {
 803e21a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 803e21c:	2b00      	cmp	r3, #0
 803e21e:	d024      	beq.n	803e26a <CRC_Calculate8+0xbe>
        /* Calculate */
        while (cnt--) {
 803e220:	e00e      	b.n	803e240 <CRC_Calculate8+0x94>
            remaining[index++] = *arr++;
 803e222:	68fb      	ldr	r3, [r7, #12]
 803e224:	1c5a      	adds	r2, r3, #1
 803e226:	60fa      	str	r2, [r7, #12]
 803e228:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 803e22c:	1c51      	adds	r1, r2, #1
 803e22e:	f887 1023 	strb.w	r1, [r7, #35]	; 0x23
 803e232:	4611      	mov	r1, r2
 803e234:	781a      	ldrb	r2, [r3, #0]
 803e236:	f107 0328 	add.w	r3, r7, #40	; 0x28
 803e23a:	440b      	add	r3, r1
 803e23c:	f803 2c14 	strb.w	r2, [r3, #-20]
        while (cnt--) {
 803e240:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 803e242:	1e5a      	subs	r2, r3, #1
 803e244:	627a      	str	r2, [r7, #36]	; 0x24
 803e246:	2b00      	cmp	r3, #0
 803e248:	d1eb      	bne.n	803e222 <CRC_Calculate8+0x76>
        }
        /* Set new value */
        value = *(uint32_t*) remaining;
 803e24a:	f107 0314 	add.w	r3, r7, #20
 803e24e:	681b      	ldr	r3, [r3, #0]
 803e250:	61fb      	str	r3, [r7, #28]
        hcrc.Instance->DR = swapped ? _ByteSwap32(value) : value;
 803e252:	79fb      	ldrb	r3, [r7, #7]
 803e254:	2b00      	cmp	r3, #0
 803e256:	d004      	beq.n	803e262 <CRC_Calculate8+0xb6>
 803e258:	69f8      	ldr	r0, [r7, #28]
 803e25a:	f001 fb79 	bl	803f950 <_ByteSwap32>
 803e25e:	4603      	mov	r3, r0
 803e260:	e000      	b.n	803e264 <CRC_Calculate8+0xb8>
 803e262:	69fb      	ldr	r3, [r7, #28]
 803e264:	4a06      	ldr	r2, [pc, #24]	; (803e280 <CRC_Calculate8+0xd4>)
 803e266:	6812      	ldr	r2, [r2, #0]
 803e268:	6013      	str	r3, [r2, #0]
    }
    result = hcrc.Instance->DR;
 803e26a:	4b05      	ldr	r3, [pc, #20]	; (803e280 <CRC_Calculate8+0xd4>)
 803e26c:	681b      	ldr	r3, [r3, #0]
 803e26e:	681b      	ldr	r3, [r3, #0]
 803e270:	61bb      	str	r3, [r7, #24]

    unlock();
 803e272:	f000 f815 	bl	803e2a0 <unlock>
    /* Return data */
    return result;
 803e276:	69bb      	ldr	r3, [r7, #24]
}
 803e278:	4618      	mov	r0, r3
 803e27a:	3728      	adds	r7, #40	; 0x28
 803e27c:	46bd      	mov	sp, r7
 803e27e:	bd80      	pop	{r7, pc}
 803e280:	200085dc 	.word	0x200085dc

0803e284 <lock>:

    return result;
}

/* Private functions implementation --------------------------------------------*/
static void lock(void) {
 803e284:	b580      	push	{r7, lr}
 803e286:	af00      	add	r7, sp, #0
#if (!BOOTLOADER)
    osMutexAcquire(CrcMutexHandle, osWaitForever);
 803e288:	4b04      	ldr	r3, [pc, #16]	; (803e29c <lock+0x18>)
 803e28a:	681b      	ldr	r3, [r3, #0]
 803e28c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 803e290:	4618      	mov	r0, r3
 803e292:	f7f9 fdb5 	bl	8037e00 <osMutexAcquire>
#endif
}
 803e296:	bf00      	nop
 803e298:	bd80      	pop	{r7, pc}
 803e29a:	bf00      	nop
 803e29c:	20008648 	.word	0x20008648

0803e2a0 <unlock>:

static void unlock(void) {
 803e2a0:	b580      	push	{r7, lr}
 803e2a2:	af00      	add	r7, sp, #0
#if (!BOOTLOADER)
    osMutexRelease(CrcMutexHandle);
 803e2a4:	4b03      	ldr	r3, [pc, #12]	; (803e2b4 <unlock+0x14>)
 803e2a6:	681b      	ldr	r3, [r3, #0]
 803e2a8:	4618      	mov	r0, r3
 803e2aa:	f7f9 fe07 	bl	8037ebc <osMutexRelease>
#endif
}
 803e2ae:	bf00      	nop
 803e2b0:	bd80      	pop	{r7, pc}
 803e2b2:	bf00      	nop
 803e2b4:	20008648 	.word	0x20008648

0803e2b8 <EEPROM24XX_SetDevice>:

/* Private variables ----------------------------------------------------------*/
static uint16_t DevAddress = EEPROM24_MAIN;

/* Public functions implementation ---------------------------------------------*/
void EEPROM24XX_SetDevice(EEPROM24_DEVICE Device) {
 803e2b8:	b480      	push	{r7}
 803e2ba:	b083      	sub	sp, #12
 803e2bc:	af00      	add	r7, sp, #0
 803e2be:	4603      	mov	r3, r0
 803e2c0:	71fb      	strb	r3, [r7, #7]
    DevAddress = Device;
 803e2c2:	79fb      	ldrb	r3, [r7, #7]
 803e2c4:	b29a      	uxth	r2, r3
 803e2c6:	4b04      	ldr	r3, [pc, #16]	; (803e2d8 <EEPROM24XX_SetDevice+0x20>)
 803e2c8:	801a      	strh	r2, [r3, #0]
}
 803e2ca:	bf00      	nop
 803e2cc:	370c      	adds	r7, #12
 803e2ce:	46bd      	mov	sp, r7
 803e2d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 803e2d4:	4770      	bx	lr
 803e2d6:	bf00      	nop
 803e2d8:	200002a4 	.word	0x200002a4

0803e2dc <EEPROM24XX_IsConnected>:

uint8_t EEPROM24XX_IsConnected(void) {
 803e2dc:	b580      	push	{r7, lr}
 803e2de:	af00      	add	r7, sp, #0
    return (HAL_I2C_IsDeviceReady(&hi2c2, DevAddress, 2, 1000) == HAL_OK);
 803e2e0:	4b07      	ldr	r3, [pc, #28]	; (803e300 <EEPROM24XX_IsConnected+0x24>)
 803e2e2:	8819      	ldrh	r1, [r3, #0]
 803e2e4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 803e2e8:	2202      	movs	r2, #2
 803e2ea:	4806      	ldr	r0, [pc, #24]	; (803e304 <EEPROM24XX_IsConnected+0x28>)
 803e2ec:	f7f2 fc7a 	bl	8030be4 <HAL_I2C_IsDeviceReady>
 803e2f0:	4603      	mov	r3, r0
 803e2f2:	2b00      	cmp	r3, #0
 803e2f4:	bf0c      	ite	eq
 803e2f6:	2301      	moveq	r3, #1
 803e2f8:	2300      	movne	r3, #0
 803e2fa:	b2db      	uxtb	r3, r3
}
 803e2fc:	4618      	mov	r0, r3
 803e2fe:	bd80      	pop	{r7, pc}
 803e300:	200002a4 	.word	0x200002a4
 803e304:	200085e4 	.word	0x200085e4

0803e308 <EEPROM24XX_Save>:

uint8_t EEPROM24XX_Save(uint16_t Address, void *data, size_t size_of_data) {
 803e308:	b580      	push	{r7, lr}
 803e30a:	b088      	sub	sp, #32
 803e30c:	af04      	add	r7, sp, #16
 803e30e:	4603      	mov	r3, r0
 803e310:	60b9      	str	r1, [r7, #8]
 803e312:	607a      	str	r2, [r7, #4]
 803e314:	81fb      	strh	r3, [r7, #14]
    if (size_of_data > 32) {
 803e316:	687b      	ldr	r3, [r7, #4]
 803e318:	2b20      	cmp	r3, #32
 803e31a:	d901      	bls.n	803e320 <EEPROM24XX_Save+0x18>
        return 0;
 803e31c:	2300      	movs	r3, #0
 803e31e:	e017      	b.n	803e350 <EEPROM24XX_Save+0x48>
    }

    if (HAL_I2C_Mem_Write(&hi2c2, DevAddress, Address, I2C_MEMADD_SIZE_16BIT, (uint8_t*) data, size_of_data, 100) == HAL_OK) {
 803e320:	4b0d      	ldr	r3, [pc, #52]	; (803e358 <EEPROM24XX_Save+0x50>)
 803e322:	8819      	ldrh	r1, [r3, #0]
 803e324:	687b      	ldr	r3, [r7, #4]
 803e326:	b29b      	uxth	r3, r3
 803e328:	89f8      	ldrh	r0, [r7, #14]
 803e32a:	2264      	movs	r2, #100	; 0x64
 803e32c:	9202      	str	r2, [sp, #8]
 803e32e:	9301      	str	r3, [sp, #4]
 803e330:	68bb      	ldr	r3, [r7, #8]
 803e332:	9300      	str	r3, [sp, #0]
 803e334:	2310      	movs	r3, #16
 803e336:	4602      	mov	r2, r0
 803e338:	4808      	ldr	r0, [pc, #32]	; (803e35c <EEPROM24XX_Save+0x54>)
 803e33a:	f7f2 f933 	bl	80305a4 <HAL_I2C_Mem_Write>
 803e33e:	4603      	mov	r3, r0
 803e340:	2b00      	cmp	r3, #0
 803e342:	d104      	bne.n	803e34e <EEPROM24XX_Save+0x46>
        _DelayMS(15);
 803e344:	200f      	movs	r0, #15
 803e346:	f001 fac1 	bl	803f8cc <_DelayMS>
        return 1;
 803e34a:	2301      	movs	r3, #1
 803e34c:	e000      	b.n	803e350 <EEPROM24XX_Save+0x48>
    }
    return 0;
 803e34e:	2300      	movs	r3, #0

}
 803e350:	4618      	mov	r0, r3
 803e352:	3710      	adds	r7, #16
 803e354:	46bd      	mov	sp, r7
 803e356:	bd80      	pop	{r7, pc}
 803e358:	200002a4 	.word	0x200002a4
 803e35c:	200085e4 	.word	0x200085e4

0803e360 <EEPROM24XX_Load>:

uint8_t EEPROM24XX_Load(uint16_t Address, void *data, size_t size_of_data) {
 803e360:	b580      	push	{r7, lr}
 803e362:	b088      	sub	sp, #32
 803e364:	af04      	add	r7, sp, #16
 803e366:	4603      	mov	r3, r0
 803e368:	60b9      	str	r1, [r7, #8]
 803e36a:	607a      	str	r2, [r7, #4]
 803e36c:	81fb      	strh	r3, [r7, #14]
    return (HAL_I2C_Mem_Read(&hi2c2, DevAddress, Address, I2C_MEMADD_SIZE_16BIT, (uint8_t*) data, size_of_data, 100) == HAL_OK);
 803e36e:	4b0c      	ldr	r3, [pc, #48]	; (803e3a0 <EEPROM24XX_Load+0x40>)
 803e370:	8819      	ldrh	r1, [r3, #0]
 803e372:	687b      	ldr	r3, [r7, #4]
 803e374:	b29b      	uxth	r3, r3
 803e376:	89f8      	ldrh	r0, [r7, #14]
 803e378:	2264      	movs	r2, #100	; 0x64
 803e37a:	9202      	str	r2, [sp, #8]
 803e37c:	9301      	str	r3, [sp, #4]
 803e37e:	68bb      	ldr	r3, [r7, #8]
 803e380:	9300      	str	r3, [sp, #0]
 803e382:	2310      	movs	r3, #16
 803e384:	4602      	mov	r2, r0
 803e386:	4807      	ldr	r0, [pc, #28]	; (803e3a4 <EEPROM24XX_Load+0x44>)
 803e388:	f7f2 fa06 	bl	8030798 <HAL_I2C_Mem_Read>
 803e38c:	4603      	mov	r3, r0
 803e38e:	2b00      	cmp	r3, #0
 803e390:	bf0c      	ite	eq
 803e392:	2301      	moveq	r3, #1
 803e394:	2300      	movne	r3, #0
 803e396:	b2db      	uxtb	r3, r3
}
 803e398:	4618      	mov	r0, r3
 803e39a:	3710      	adds	r7, #16
 803e39c:	46bd      	mov	sp, r7
 803e39e:	bd80      	pop	{r7, pc}
 803e3a0:	200002a4 	.word	0x200002a4
 803e3a4:	200085e4 	.word	0x200085e4

0803e3a8 <LOG_Char>:
/* Private functions declarations ----------------------------------------------*/
static void lock(void);
static void unlock(void);

/* Public functions implementation ---------------------------------------------*/
void LOG_Char(char ch) {
 803e3a8:	b580      	push	{r7, lr}
 803e3aa:	b084      	sub	sp, #16
 803e3ac:	af00      	add	r7, sp, #0
 803e3ae:	4603      	mov	r3, r0
 803e3b0:	71fb      	strb	r3, [r7, #7]
    uint32_t tick;

    tick = _GetTickMS();
 803e3b2:	f001 fa96 	bl	803f8e2 <_GetTickMS>
 803e3b6:	60f8      	str	r0, [r7, #12]
    // wait if busy
    while (1) {
        if (ITM->PORT[0].u32 != 0 || _GetTickMS() - tick >= 10) {
 803e3b8:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 803e3bc:	681b      	ldr	r3, [r3, #0]
 803e3be:	2b00      	cmp	r3, #0
 803e3c0:	d10a      	bne.n	803e3d8 <LOG_Char+0x30>
 803e3c2:	f001 fa8e 	bl	803f8e2 <_GetTickMS>
 803e3c6:	4602      	mov	r2, r0
 803e3c8:	68fb      	ldr	r3, [r7, #12]
 803e3ca:	1ad3      	subs	r3, r2, r3
 803e3cc:	2b09      	cmp	r3, #9
 803e3ce:	d803      	bhi.n	803e3d8 <LOG_Char+0x30>
            break;
        }
        _DelayMS(1);
 803e3d0:	2001      	movs	r0, #1
 803e3d2:	f001 fa7b 	bl	803f8cc <_DelayMS>
        if (ITM->PORT[0].u32 != 0 || _GetTickMS() - tick >= 10) {
 803e3d6:	e7ef      	b.n	803e3b8 <LOG_Char+0x10>
    }
    // send to ITM0
    ITM->PORT[0].u8 = (uint8_t) ch;
 803e3d8:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 803e3dc:	79fb      	ldrb	r3, [r7, #7]
 803e3de:	7013      	strb	r3, [r2, #0]
}
 803e3e0:	bf00      	nop
 803e3e2:	3710      	adds	r7, #16
 803e3e4:	46bd      	mov	sp, r7
 803e3e6:	bd80      	pop	{r7, pc}

0803e3e8 <LOG_Enter>:

void LOG_Enter(void) {
 803e3e8:	b580      	push	{r7, lr}
 803e3ea:	af00      	add	r7, sp, #0
    lock();
 803e3ec:	f000 f8f8 	bl	803e5e0 <lock>
    LOG_Char('\n');
 803e3f0:	200a      	movs	r0, #10
 803e3f2:	f7ff ffd9 	bl	803e3a8 <LOG_Char>
    unlock();
 803e3f6:	f000 f901 	bl	803e5fc <unlock>
}
 803e3fa:	bf00      	nop
 803e3fc:	bd80      	pop	{r7, pc}
	...

0803e400 <LOG_Int>:

void LOG_Int(int32_t num) {
 803e400:	b580      	push	{r7, lr}
 803e402:	b086      	sub	sp, #24
 803e404:	af00      	add	r7, sp, #0
 803e406:	6078      	str	r0, [r7, #4]
    lock();
 803e408:	f000 f8ea 	bl	803e5e0 <lock>

    char str[10]; // 10 chars max for INT32_MAX
    int i = 0;
 803e40c:	2300      	movs	r3, #0
 803e40e:	617b      	str	r3, [r7, #20]
    if (num < 0) {
 803e410:	687b      	ldr	r3, [r7, #4]
 803e412:	2b00      	cmp	r3, #0
 803e414:	da05      	bge.n	803e422 <LOG_Int+0x22>
        LOG_Char('-');
 803e416:	202d      	movs	r0, #45	; 0x2d
 803e418:	f7ff ffc6 	bl	803e3a8 <LOG_Char>
        num *= -1;
 803e41c:	687b      	ldr	r3, [r7, #4]
 803e41e:	425b      	negs	r3, r3
 803e420:	607b      	str	r3, [r7, #4]
    }
    do
        str[i++] = num % 10 + '0';
 803e422:	687a      	ldr	r2, [r7, #4]
 803e424:	4b1c      	ldr	r3, [pc, #112]	; (803e498 <LOG_Int+0x98>)
 803e426:	fb83 1302 	smull	r1, r3, r3, r2
 803e42a:	1099      	asrs	r1, r3, #2
 803e42c:	17d3      	asrs	r3, r2, #31
 803e42e:	1ac9      	subs	r1, r1, r3
 803e430:	460b      	mov	r3, r1
 803e432:	009b      	lsls	r3, r3, #2
 803e434:	440b      	add	r3, r1
 803e436:	005b      	lsls	r3, r3, #1
 803e438:	1ad1      	subs	r1, r2, r3
 803e43a:	b2ca      	uxtb	r2, r1
 803e43c:	697b      	ldr	r3, [r7, #20]
 803e43e:	1c59      	adds	r1, r3, #1
 803e440:	6179      	str	r1, [r7, #20]
 803e442:	3230      	adds	r2, #48	; 0x30
 803e444:	b2d2      	uxtb	r2, r2
 803e446:	f107 0118 	add.w	r1, r7, #24
 803e44a:	440b      	add	r3, r1
 803e44c:	f803 2c10 	strb.w	r2, [r3, #-16]
    while ((num /= 10) > 0);
 803e450:	687b      	ldr	r3, [r7, #4]
 803e452:	4a11      	ldr	r2, [pc, #68]	; (803e498 <LOG_Int+0x98>)
 803e454:	fb82 1203 	smull	r1, r2, r2, r3
 803e458:	1092      	asrs	r2, r2, #2
 803e45a:	17db      	asrs	r3, r3, #31
 803e45c:	1ad3      	subs	r3, r2, r3
 803e45e:	607b      	str	r3, [r7, #4]
 803e460:	687b      	ldr	r3, [r7, #4]
 803e462:	2b00      	cmp	r3, #0
 803e464:	dcdd      	bgt.n	803e422 <LOG_Int+0x22>
    for (i--; i >= 0; i--)
 803e466:	697b      	ldr	r3, [r7, #20]
 803e468:	3b01      	subs	r3, #1
 803e46a:	617b      	str	r3, [r7, #20]
 803e46c:	e00a      	b.n	803e484 <LOG_Int+0x84>
        LOG_Char(str[i]);
 803e46e:	f107 0208 	add.w	r2, r7, #8
 803e472:	697b      	ldr	r3, [r7, #20]
 803e474:	4413      	add	r3, r2
 803e476:	781b      	ldrb	r3, [r3, #0]
 803e478:	4618      	mov	r0, r3
 803e47a:	f7ff ff95 	bl	803e3a8 <LOG_Char>
    for (i--; i >= 0; i--)
 803e47e:	697b      	ldr	r3, [r7, #20]
 803e480:	3b01      	subs	r3, #1
 803e482:	617b      	str	r3, [r7, #20]
 803e484:	697b      	ldr	r3, [r7, #20]
 803e486:	2b00      	cmp	r3, #0
 803e488:	daf1      	bge.n	803e46e <LOG_Int+0x6e>

    unlock();
 803e48a:	f000 f8b7 	bl	803e5fc <unlock>
}
 803e48e:	bf00      	nop
 803e490:	3718      	adds	r7, #24
 803e492:	46bd      	mov	sp, r7
 803e494:	bd80      	pop	{r7, pc}
 803e496:	bf00      	nop
 803e498:	66666667 	.word	0x66666667

0803e49c <LOG_Hex8>:
        LOG_Char(str[i]);

    unlock();
}

void LOG_Hex8(uint8_t num) {
 803e49c:	b580      	push	{r7, lr}
 803e49e:	b082      	sub	sp, #8
 803e4a0:	af00      	add	r7, sp, #0
 803e4a2:	4603      	mov	r3, r0
 803e4a4:	71fb      	strb	r3, [r7, #7]
    lock();
 803e4a6:	f000 f89b 	bl	803e5e0 <lock>

    LOG_Char(HEX_CHARS[(num >> 4) % 0x10]);
 803e4aa:	79fb      	ldrb	r3, [r7, #7]
 803e4ac:	091b      	lsrs	r3, r3, #4
 803e4ae:	b2db      	uxtb	r3, r3
 803e4b0:	461a      	mov	r2, r3
 803e4b2:	4b09      	ldr	r3, [pc, #36]	; (803e4d8 <LOG_Hex8+0x3c>)
 803e4b4:	5c9b      	ldrb	r3, [r3, r2]
 803e4b6:	4618      	mov	r0, r3
 803e4b8:	f7ff ff76 	bl	803e3a8 <LOG_Char>
    LOG_Char(HEX_CHARS[(num & 0x0f) % 0x10]);
 803e4bc:	79fb      	ldrb	r3, [r7, #7]
 803e4be:	f003 030f 	and.w	r3, r3, #15
 803e4c2:	4a05      	ldr	r2, [pc, #20]	; (803e4d8 <LOG_Hex8+0x3c>)
 803e4c4:	5cd3      	ldrb	r3, [r2, r3]
 803e4c6:	4618      	mov	r0, r3
 803e4c8:	f7ff ff6e 	bl	803e3a8 <LOG_Char>

    unlock();
 803e4cc:	f000 f896 	bl	803e5fc <unlock>
}
 803e4d0:	bf00      	nop
 803e4d2:	3708      	adds	r7, #8
 803e4d4:	46bd      	mov	sp, r7
 803e4d6:	bd80      	pop	{r7, pc}
 803e4d8:	08043ef4 	.word	0x08043ef4

0803e4dc <LOG_Str>:
    LOG_Char(HEX_CHARS[(num & 0x0f) % 0x10]);

    unlock();
}

void LOG_Str(char *str) {
 803e4dc:	b580      	push	{r7, lr}
 803e4de:	b082      	sub	sp, #8
 803e4e0:	af00      	add	r7, sp, #0
 803e4e2:	6078      	str	r0, [r7, #4]
    lock();
 803e4e4:	f000 f87c 	bl	803e5e0 <lock>

    while (*str != '\0')
 803e4e8:	e006      	b.n	803e4f8 <LOG_Str+0x1c>
        LOG_Char(*str++);
 803e4ea:	687b      	ldr	r3, [r7, #4]
 803e4ec:	1c5a      	adds	r2, r3, #1
 803e4ee:	607a      	str	r2, [r7, #4]
 803e4f0:	781b      	ldrb	r3, [r3, #0]
 803e4f2:	4618      	mov	r0, r3
 803e4f4:	f7ff ff58 	bl	803e3a8 <LOG_Char>
    while (*str != '\0')
 803e4f8:	687b      	ldr	r3, [r7, #4]
 803e4fa:	781b      	ldrb	r3, [r3, #0]
 803e4fc:	2b00      	cmp	r3, #0
 803e4fe:	d1f4      	bne.n	803e4ea <LOG_Str+0xe>

    unlock();
 803e500:	f000 f87c 	bl	803e5fc <unlock>
}
 803e504:	bf00      	nop
 803e506:	3708      	adds	r7, #8
 803e508:	46bd      	mov	sp, r7
 803e50a:	bd80      	pop	{r7, pc}

0803e50c <LOG_StrLn>:

void LOG_StrLn(char *str) {
 803e50c:	b580      	push	{r7, lr}
 803e50e:	b082      	sub	sp, #8
 803e510:	af00      	add	r7, sp, #0
 803e512:	6078      	str	r0, [r7, #4]
    lock();
 803e514:	f000 f864 	bl	803e5e0 <lock>

    while (*str != '\0') {
 803e518:	e006      	b.n	803e528 <LOG_StrLn+0x1c>
        LOG_Char(*str++);
 803e51a:	687b      	ldr	r3, [r7, #4]
 803e51c:	1c5a      	adds	r2, r3, #1
 803e51e:	607a      	str	r2, [r7, #4]
 803e520:	781b      	ldrb	r3, [r3, #0]
 803e522:	4618      	mov	r0, r3
 803e524:	f7ff ff40 	bl	803e3a8 <LOG_Char>
    while (*str != '\0') {
 803e528:	687b      	ldr	r3, [r7, #4]
 803e52a:	781b      	ldrb	r3, [r3, #0]
 803e52c:	2b00      	cmp	r3, #0
 803e52e:	d1f4      	bne.n	803e51a <LOG_StrLn+0xe>
    }
    LOG_Char('\n');
 803e530:	200a      	movs	r0, #10
 803e532:	f7ff ff39 	bl	803e3a8 <LOG_Char>

    unlock();
 803e536:	f000 f861 	bl	803e5fc <unlock>
}
 803e53a:	bf00      	nop
 803e53c:	3708      	adds	r7, #8
 803e53e:	46bd      	mov	sp, r7
 803e540:	bd80      	pop	{r7, pc}

0803e542 <LOG_Buf>:

void LOG_Buf(char *buf, uint16_t bufsize) {
 803e542:	b580      	push	{r7, lr}
 803e544:	b084      	sub	sp, #16
 803e546:	af00      	add	r7, sp, #0
 803e548:	6078      	str	r0, [r7, #4]
 803e54a:	460b      	mov	r3, r1
 803e54c:	807b      	strh	r3, [r7, #2]
    lock();
 803e54e:	f000 f847 	bl	803e5e0 <lock>

    uint16_t i;
    for (i = 0; i < bufsize; i++)
 803e552:	2300      	movs	r3, #0
 803e554:	81fb      	strh	r3, [r7, #14]
 803e556:	e009      	b.n	803e56c <LOG_Buf+0x2a>
        LOG_Char(*buf++);
 803e558:	687b      	ldr	r3, [r7, #4]
 803e55a:	1c5a      	adds	r2, r3, #1
 803e55c:	607a      	str	r2, [r7, #4]
 803e55e:	781b      	ldrb	r3, [r3, #0]
 803e560:	4618      	mov	r0, r3
 803e562:	f7ff ff21 	bl	803e3a8 <LOG_Char>
    for (i = 0; i < bufsize; i++)
 803e566:	89fb      	ldrh	r3, [r7, #14]
 803e568:	3301      	adds	r3, #1
 803e56a:	81fb      	strh	r3, [r7, #14]
 803e56c:	89fa      	ldrh	r2, [r7, #14]
 803e56e:	887b      	ldrh	r3, [r7, #2]
 803e570:	429a      	cmp	r2, r3
 803e572:	d3f1      	bcc.n	803e558 <LOG_Buf+0x16>

    unlock();
 803e574:	f000 f842 	bl	803e5fc <unlock>
}
 803e578:	bf00      	nop
 803e57a:	3710      	adds	r7, #16
 803e57c:	46bd      	mov	sp, r7
 803e57e:	bd80      	pop	{r7, pc}

0803e580 <LOG_BufHex>:
    }

    unlock();
}

void LOG_BufHex(char *buf, uint16_t bufsize) {
 803e580:	b580      	push	{r7, lr}
 803e582:	b084      	sub	sp, #16
 803e584:	af00      	add	r7, sp, #0
 803e586:	6078      	str	r0, [r7, #4]
 803e588:	460b      	mov	r3, r1
 803e58a:	807b      	strh	r3, [r7, #2]
    lock();
 803e58c:	f000 f828 	bl	803e5e0 <lock>

    uint16_t i;
    char ch;
    for (i = 0; i < bufsize; i++) {
 803e590:	2300      	movs	r3, #0
 803e592:	81fb      	strh	r3, [r7, #14]
 803e594:	e018      	b.n	803e5c8 <LOG_BufHex+0x48>
        ch = *buf++;
 803e596:	687b      	ldr	r3, [r7, #4]
 803e598:	1c5a      	adds	r2, r3, #1
 803e59a:	607a      	str	r2, [r7, #4]
 803e59c:	781b      	ldrb	r3, [r3, #0]
 803e59e:	737b      	strb	r3, [r7, #13]
        LOG_Char(HEX_CHARS[(ch >> 4) % 0x10]);
 803e5a0:	7b7b      	ldrb	r3, [r7, #13]
 803e5a2:	091b      	lsrs	r3, r3, #4
 803e5a4:	b2db      	uxtb	r3, r3
 803e5a6:	461a      	mov	r2, r3
 803e5a8:	4b0c      	ldr	r3, [pc, #48]	; (803e5dc <LOG_BufHex+0x5c>)
 803e5aa:	5c9b      	ldrb	r3, [r3, r2]
 803e5ac:	4618      	mov	r0, r3
 803e5ae:	f7ff fefb 	bl	803e3a8 <LOG_Char>
        LOG_Char(HEX_CHARS[(ch & 0x0f) % 0x10]);
 803e5b2:	7b7b      	ldrb	r3, [r7, #13]
 803e5b4:	f003 030f 	and.w	r3, r3, #15
 803e5b8:	4a08      	ldr	r2, [pc, #32]	; (803e5dc <LOG_BufHex+0x5c>)
 803e5ba:	5cd3      	ldrb	r3, [r2, r3]
 803e5bc:	4618      	mov	r0, r3
 803e5be:	f7ff fef3 	bl	803e3a8 <LOG_Char>
    for (i = 0; i < bufsize; i++) {
 803e5c2:	89fb      	ldrh	r3, [r7, #14]
 803e5c4:	3301      	adds	r3, #1
 803e5c6:	81fb      	strh	r3, [r7, #14]
 803e5c8:	89fa      	ldrh	r2, [r7, #14]
 803e5ca:	887b      	ldrh	r3, [r7, #2]
 803e5cc:	429a      	cmp	r2, r3
 803e5ce:	d3e2      	bcc.n	803e596 <LOG_BufHex+0x16>
    }

    unlock();
 803e5d0:	f000 f814 	bl	803e5fc <unlock>
}
 803e5d4:	bf00      	nop
 803e5d6:	3710      	adds	r7, #16
 803e5d8:	46bd      	mov	sp, r7
 803e5da:	bd80      	pop	{r7, pc}
 803e5dc:	08043ef4 	.word	0x08043ef4

0803e5e0 <lock>:

    unlock();
}

/* Private functions implementations ----------------------------------------------*/
static void lock(void) {
 803e5e0:	b580      	push	{r7, lr}
 803e5e2:	af00      	add	r7, sp, #0
#if (!BOOTLOADER)
    osMutexAcquire(LogMutexHandle, osWaitForever);
 803e5e4:	4b04      	ldr	r3, [pc, #16]	; (803e5f8 <lock+0x18>)
 803e5e6:	681b      	ldr	r3, [r3, #0]
 803e5e8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 803e5ec:	4618      	mov	r0, r3
 803e5ee:	f7f9 fc07 	bl	8037e00 <osMutexAcquire>
#endif
}
 803e5f2:	bf00      	nop
 803e5f4:	bd80      	pop	{r7, pc}
 803e5f6:	bf00      	nop
 803e5f8:	2000863c 	.word	0x2000863c

0803e5fc <unlock>:

static void unlock(void) {
 803e5fc:	b580      	push	{r7, lr}
 803e5fe:	af00      	add	r7, sp, #0
#if (!BOOTLOADER)
    osMutexRelease(LogMutexHandle);
 803e600:	4b03      	ldr	r3, [pc, #12]	; (803e610 <unlock+0x14>)
 803e602:	681b      	ldr	r3, [r3, #0]
 803e604:	4618      	mov	r0, r3
 803e606:	f7f9 fc59 	bl	8037ebc <osMutexRelease>
#endif
}
 803e60a:	bf00      	nop
 803e60c:	bd80      	pop	{r7, pc}
 803e60e:	bf00      	nop
 803e610:	2000863c 	.word	0x2000863c

0803e614 <EEPROM_Init>:
static uint8_t EE_Command(uint16_t vaddr, EEPROM_COMMAND cmd, void *value, void *ptr, uint16_t size);
static void lock(void);
static void unlock(void);

/* Public functions implementation --------------------------------------------*/
uint8_t EEPROM_Init(void) {
 803e614:	b580      	push	{r7, lr}
 803e616:	b082      	sub	sp, #8
 803e618:	af00      	add	r7, sp, #0
    uint8_t retry, ret = 0;
 803e61a:	2300      	movs	r3, #0
 803e61c:	71bb      	strb	r3, [r7, #6]
    const uint8_t MAX_RETRY = 5;
 803e61e:	2305      	movs	r3, #5
 803e620:	713b      	strb	r3, [r7, #4]
    const EEPROM24_DEVICE EEPROMS[2] = {
 803e622:	4b26      	ldr	r3, [pc, #152]	; (803e6bc <EEPROM_Init+0xa8>)
 803e624:	881b      	ldrh	r3, [r3, #0]
 803e626:	803b      	strh	r3, [r7, #0]
            EEPROM24_MAIN,
            EEPROM24_BACKUP
    };

    lock();
 803e628:	f000 f9be 	bl	803e9a8 <lock>
    LOG_StrLn("EEPROM:Init");
 803e62c:	4824      	ldr	r0, [pc, #144]	; (803e6c0 <EEPROM_Init+0xac>)
 803e62e:	f7ff ff6d 	bl	803e50c <LOG_StrLn>
    // check each eeprom
    for (uint8_t i = 0; i < 1; i++) {
 803e632:	2300      	movs	r3, #0
 803e634:	717b      	strb	r3, [r7, #5]
 803e636:	e02a      	b.n	803e68e <EEPROM_Init+0x7a>
        if (!ret) {
 803e638:	79bb      	ldrb	r3, [r7, #6]
 803e63a:	2b00      	cmp	r3, #0
 803e63c:	d124      	bne.n	803e688 <EEPROM_Init+0x74>
            retry = MAX_RETRY;
 803e63e:	793b      	ldrb	r3, [r7, #4]
 803e640:	71fb      	strb	r3, [r7, #7]
            EEPROM24XX_SetDevice(EEPROMS[i]);
 803e642:	797b      	ldrb	r3, [r7, #5]
 803e644:	f107 0208 	add.w	r2, r7, #8
 803e648:	4413      	add	r3, r2
 803e64a:	f813 3c08 	ldrb.w	r3, [r3, #-8]
 803e64e:	4618      	mov	r0, r3
 803e650:	f7ff fe32 	bl	803e2b8 <EEPROM24XX_SetDevice>
            do {
                if (EEPROM24XX_IsConnected()) {
 803e654:	f7ff fe42 	bl	803e2dc <EEPROM24XX_IsConnected>
 803e658:	4603      	mov	r3, r0
 803e65a:	2b00      	cmp	r3, #0
 803e65c:	d00c      	beq.n	803e678 <EEPROM_Init+0x64>
                    LOG_Str("EEPROM:Device = ");
 803e65e:	4819      	ldr	r0, [pc, #100]	; (803e6c4 <EEPROM_Init+0xb0>)
 803e660:	f7ff ff3c 	bl	803e4dc <LOG_Str>
                    LOG_Int(i + 1);
 803e664:	797b      	ldrb	r3, [r7, #5]
 803e666:	3301      	adds	r3, #1
 803e668:	4618      	mov	r0, r3
 803e66a:	f7ff fec9 	bl	803e400 <LOG_Int>
                    LOG_Enter();
 803e66e:	f7ff febb 	bl	803e3e8 <LOG_Enter>

                    ret = 1;
 803e672:	2301      	movs	r3, #1
 803e674:	71bb      	strb	r3, [r7, #6]
                    break;
 803e676:	e007      	b.n	803e688 <EEPROM_Init+0x74>
                }
                _DelayMS(50);
 803e678:	2032      	movs	r0, #50	; 0x32
 803e67a:	f001 f927 	bl	803f8cc <_DelayMS>
            } while (retry--);
 803e67e:	79fb      	ldrb	r3, [r7, #7]
 803e680:	1e5a      	subs	r2, r3, #1
 803e682:	71fa      	strb	r2, [r7, #7]
 803e684:	2b00      	cmp	r3, #0
 803e686:	d1e5      	bne.n	803e654 <EEPROM_Init+0x40>
    for (uint8_t i = 0; i < 1; i++) {
 803e688:	797b      	ldrb	r3, [r7, #5]
 803e68a:	3301      	adds	r3, #1
 803e68c:	717b      	strb	r3, [r7, #5]
 803e68e:	797b      	ldrb	r3, [r7, #5]
 803e690:	2b00      	cmp	r3, #0
 803e692:	d0d1      	beq.n	803e638 <EEPROM_Init+0x24>
        }
    }

    // all failed
    if (!ret) {
 803e694:	79bb      	ldrb	r3, [r7, #6]
 803e696:	2b00      	cmp	r3, #0
 803e698:	d102      	bne.n	803e6a0 <EEPROM_Init+0x8c>
        LOG_StrLn("EEPROM:Error");
 803e69a:	480b      	ldr	r0, [pc, #44]	; (803e6c8 <EEPROM_Init+0xb4>)
 803e69c:	f7ff ff36 	bl	803e50c <LOG_StrLn>
    }
    unlock();
 803e6a0:	f000 f990 	bl	803e9c4 <unlock>

#if (!BOOTLOADER)
    // Load or Reset
    EEPROM_ResetOrLoad();
 803e6a4:	f000 f814 	bl	803e6d0 <EEPROM_ResetOrLoad>
    EEPROM_FirmwareVersion(EE_CMD_R, EE_NULL, IAP_TYPE_VCU);
 803e6a8:	4a08      	ldr	r2, [pc, #32]	; (803e6cc <EEPROM_Init+0xb8>)
 803e6aa:	2100      	movs	r1, #0
 803e6ac:	2000      	movs	r0, #0
 803e6ae:	f000 f91b 	bl	803e8e8 <EEPROM_FirmwareVersion>
#endif
    return ret;
 803e6b2:	79bb      	ldrb	r3, [r7, #6]
}
 803e6b4:	4618      	mov	r0, r3
 803e6b6:	3708      	adds	r7, #8
 803e6b8:	46bd      	mov	sp, r7
 803e6ba:	bd80      	pop	{r7, pc}
 803e6bc:	08043f38 	.word	0x08043f38
 803e6c0:	08043f08 	.word	0x08043f08
 803e6c4:	08043f14 	.word	0x08043f14
 803e6c8:	08043f28 	.word	0x08043f28
 803e6cc:	a1b2c3d4 	.word	0xa1b2c3d4

0803e6d0 <EEPROM_ResetOrLoad>:

#if (!BOOTLOADER)
void EEPROM_ResetOrLoad(void) {
 803e6d0:	b580      	push	{r7, lr}
 803e6d2:	b086      	sub	sp, #24
 803e6d4:	af00      	add	r7, sp, #0
    uint32_t AesKeyNew[4];

    if (!EEPROM_Reset(EE_CMD_R, EEPROM_RESET)) {
 803e6d6:	2135      	movs	r1, #53	; 0x35
 803e6d8:	2000      	movs	r0, #0
 803e6da:	f000 f849 	bl	803e770 <EEPROM_Reset>
 803e6de:	4603      	mov	r3, r0
 803e6e0:	2b00      	cmp	r3, #0
 803e6e2:	d11b      	bne.n	803e71c <EEPROM_ResetOrLoad+0x4c>
        // load from EEPROM
        EEPROM_UnitID(EE_CMD_R, EE_NULL);
 803e6e4:	2100      	movs	r1, #0
 803e6e6:	2000      	movs	r0, #0
 803e6e8:	f000 f88a 	bl	803e800 <EEPROM_UnitID>
        EEPROM_Odometer(EE_CMD_R, EE_NULL);
 803e6ec:	2100      	movs	r1, #0
 803e6ee:	2000      	movs	r0, #0
 803e6f0:	f000 f868 	bl	803e7c4 <EEPROM_Odometer>
        for (uint8_t type = 0; type <= PAYLOAD_MAX; type++) {
 803e6f4:	2300      	movs	r3, #0
 803e6f6:	75fb      	strb	r3, [r7, #23]
 803e6f8:	e008      	b.n	803e70c <EEPROM_ResetOrLoad+0x3c>
            EEPROM_SequentialID(EE_CMD_R, EE_NULL, type);
 803e6fa:	7dfb      	ldrb	r3, [r7, #23]
 803e6fc:	461a      	mov	r2, r3
 803e6fe:	2100      	movs	r1, #0
 803e700:	2000      	movs	r0, #0
 803e702:	f000 f89f 	bl	803e844 <EEPROM_SequentialID>
        for (uint8_t type = 0; type <= PAYLOAD_MAX; type++) {
 803e706:	7dfb      	ldrb	r3, [r7, #23]
 803e708:	3301      	adds	r3, #1
 803e70a:	75fb      	strb	r3, [r7, #23]
 803e70c:	7dfb      	ldrb	r3, [r7, #23]
 803e70e:	2b01      	cmp	r3, #1
 803e710:	d9f3      	bls.n	803e6fa <EEPROM_ResetOrLoad+0x2a>
        }
        // load aes key
        EEPROM_AesKey(EE_CMD_R, EE_NULL);
 803e712:	2100      	movs	r1, #0
 803e714:	2000      	movs	r0, #0
 803e716:	f000 f8bd 	bl	803e894 <EEPROM_AesKey>
        EEPROM_AesKey(EE_CMD_W, AesKeyNew);

        // re-write eeprom
        EEPROM_Reset(EE_CMD_W, EEPROM_RESET);
    }
}
 803e71a:	e023      	b.n	803e764 <EEPROM_ResetOrLoad+0x94>
        EEPROM_UnitID(EE_CMD_W, VCU_UNITID);
 803e71c:	4913      	ldr	r1, [pc, #76]	; (803e76c <EEPROM_ResetOrLoad+0x9c>)
 803e71e:	2001      	movs	r0, #1
 803e720:	f000 f86e 	bl	803e800 <EEPROM_UnitID>
        EEPROM_Odometer(EE_CMD_W, 0);
 803e724:	2100      	movs	r1, #0
 803e726:	2001      	movs	r0, #1
 803e728:	f000 f84c 	bl	803e7c4 <EEPROM_Odometer>
        for (uint8_t type = 0; type <= PAYLOAD_MAX; type++) {
 803e72c:	2300      	movs	r3, #0
 803e72e:	75bb      	strb	r3, [r7, #22]
 803e730:	e008      	b.n	803e744 <EEPROM_ResetOrLoad+0x74>
            EEPROM_SequentialID(EE_CMD_W, 0, type);
 803e732:	7dbb      	ldrb	r3, [r7, #22]
 803e734:	461a      	mov	r2, r3
 803e736:	2100      	movs	r1, #0
 803e738:	2001      	movs	r0, #1
 803e73a:	f000 f883 	bl	803e844 <EEPROM_SequentialID>
        for (uint8_t type = 0; type <= PAYLOAD_MAX; type++) {
 803e73e:	7dbb      	ldrb	r3, [r7, #22]
 803e740:	3301      	adds	r3, #1
 803e742:	75bb      	strb	r3, [r7, #22]
 803e744:	7dbb      	ldrb	r3, [r7, #22]
 803e746:	2b01      	cmp	r3, #1
 803e748:	d9f3      	bls.n	803e732 <EEPROM_ResetOrLoad+0x62>
        KLESS_GenerateAesKey(AesKeyNew);
 803e74a:	1d3b      	adds	r3, r7, #4
 803e74c:	4618      	mov	r0, r3
 803e74e:	f7e9 fbd3 	bl	8027ef8 <KLESS_GenerateAesKey>
        EEPROM_AesKey(EE_CMD_W, AesKeyNew);
 803e752:	1d3b      	adds	r3, r7, #4
 803e754:	4619      	mov	r1, r3
 803e756:	2001      	movs	r0, #1
 803e758:	f000 f89c 	bl	803e894 <EEPROM_AesKey>
        EEPROM_Reset(EE_CMD_W, EEPROM_RESET);
 803e75c:	2135      	movs	r1, #53	; 0x35
 803e75e:	2001      	movs	r0, #1
 803e760:	f000 f806 	bl	803e770 <EEPROM_Reset>
}
 803e764:	bf00      	nop
 803e766:	3718      	adds	r7, #24
 803e768:	46bd      	mov	sp, r7
 803e76a:	bd80      	pop	{r7, pc}
 803e76c:	00056809 	.word	0x00056809

0803e770 <EEPROM_Reset>:

uint8_t EEPROM_Reset(EEPROM_COMMAND cmd, uint16_t value) {
 803e770:	b580      	push	{r7, lr}
 803e772:	b086      	sub	sp, #24
 803e774:	af02      	add	r7, sp, #8
 803e776:	4603      	mov	r3, r0
 803e778:	460a      	mov	r2, r1
 803e77a:	71fb      	strb	r3, [r7, #7]
 803e77c:	4613      	mov	r3, r2
 803e77e:	80bb      	strh	r3, [r7, #4]
    uint8_t ret;
    uint16_t tmp = value, temp;
 803e780:	88bb      	ldrh	r3, [r7, #4]
 803e782:	81fb      	strh	r3, [r7, #14]

    ret = EE_Command(VADDR_RESET, cmd, &value, &temp, sizeof(value));
 803e784:	f107 000a 	add.w	r0, r7, #10
 803e788:	1d3a      	adds	r2, r7, #4
 803e78a:	79f9      	ldrb	r1, [r7, #7]
 803e78c:	2302      	movs	r3, #2
 803e78e:	9300      	str	r3, [sp, #0]
 803e790:	4603      	mov	r3, r0
 803e792:	2000      	movs	r0, #0
 803e794:	f000 f8d0 	bl	803e938 <EE_Command>
 803e798:	4603      	mov	r3, r0
 803e79a:	737b      	strb	r3, [r7, #13]

    if (ret) {
 803e79c:	7b7b      	ldrb	r3, [r7, #13]
 803e79e:	2b00      	cmp	r3, #0
 803e7a0:	d00a      	beq.n	803e7b8 <EEPROM_Reset+0x48>
        if (cmd == EE_CMD_R) {
 803e7a2:	79fb      	ldrb	r3, [r7, #7]
 803e7a4:	2b00      	cmp	r3, #0
 803e7a6:	d107      	bne.n	803e7b8 <EEPROM_Reset+0x48>
            return tmp != temp;
 803e7a8:	897b      	ldrh	r3, [r7, #10]
 803e7aa:	89fa      	ldrh	r2, [r7, #14]
 803e7ac:	429a      	cmp	r2, r3
 803e7ae:	bf14      	ite	ne
 803e7b0:	2301      	movne	r3, #1
 803e7b2:	2300      	moveq	r3, #0
 803e7b4:	b2db      	uxtb	r3, r3
 803e7b6:	e000      	b.n	803e7ba <EEPROM_Reset+0x4a>
        }
    }

    return ret;
 803e7b8:	7b7b      	ldrb	r3, [r7, #13]
}
 803e7ba:	4618      	mov	r0, r3
 803e7bc:	3710      	adds	r7, #16
 803e7be:	46bd      	mov	sp, r7
 803e7c0:	bd80      	pop	{r7, pc}
	...

0803e7c4 <EEPROM_Odometer>:

uint8_t EEPROM_Odometer(EEPROM_COMMAND cmd, uint32_t value) {
 803e7c4:	b580      	push	{r7, lr}
 803e7c6:	b084      	sub	sp, #16
 803e7c8:	af02      	add	r7, sp, #8
 803e7ca:	4603      	mov	r3, r0
 803e7cc:	6039      	str	r1, [r7, #0]
 803e7ce:	71fb      	strb	r3, [r7, #7]
    // reset on overflow
    if (value > VCU_ODOMETER_MAX) {
 803e7d0:	683b      	ldr	r3, [r7, #0]
 803e7d2:	4a09      	ldr	r2, [pc, #36]	; (803e7f8 <EEPROM_Odometer+0x34>)
 803e7d4:	4293      	cmp	r3, r2
 803e7d6:	d901      	bls.n	803e7dc <EEPROM_Odometer+0x18>
        value = 0;
 803e7d8:	2300      	movs	r3, #0
 803e7da:	603b      	str	r3, [r7, #0]
    }

    return EE_Command(VADDR_ODOMETER, cmd, &value, &(VCU.d.odometer), sizeof(value));
 803e7dc:	463a      	mov	r2, r7
 803e7de:	79f9      	ldrb	r1, [r7, #7]
 803e7e0:	2304      	movs	r3, #4
 803e7e2:	9300      	str	r3, [sp, #0]
 803e7e4:	4b05      	ldr	r3, [pc, #20]	; (803e7fc <EEPROM_Odometer+0x38>)
 803e7e6:	2002      	movs	r0, #2
 803e7e8:	f000 f8a6 	bl	803e938 <EE_Command>
 803e7ec:	4603      	mov	r3, r0
}
 803e7ee:	4618      	mov	r0, r3
 803e7f0:	3708      	adds	r7, #8
 803e7f2:	46bd      	mov	sp, r7
 803e7f4:	bd80      	pop	{r7, pc}
 803e7f6:	bf00      	nop
 803e7f8:	0001869f 	.word	0x0001869f
 803e7fc:	20000234 	.word	0x20000234

0803e800 <EEPROM_UnitID>:

uint8_t EEPROM_UnitID(EEPROM_COMMAND cmd, uint32_t value) {
 803e800:	b580      	push	{r7, lr}
 803e802:	b086      	sub	sp, #24
 803e804:	af02      	add	r7, sp, #8
 803e806:	4603      	mov	r3, r0
 803e808:	6039      	str	r1, [r7, #0]
 803e80a:	71fb      	strb	r3, [r7, #7]
    uint8_t ret;

    ret = EE_Command(VADDR_UNITID, cmd, &value, &(VCU.d.unit_id), sizeof(value));
 803e80c:	463a      	mov	r2, r7
 803e80e:	79f9      	ldrb	r1, [r7, #7]
 803e810:	2304      	movs	r3, #4
 803e812:	9300      	str	r3, [sp, #0]
 803e814:	4b09      	ldr	r3, [pc, #36]	; (803e83c <EEPROM_UnitID+0x3c>)
 803e816:	2006      	movs	r0, #6
 803e818:	f000 f88e 	bl	803e938 <EE_Command>
 803e81c:	4603      	mov	r3, r0
 803e81e:	73fb      	strb	r3, [r7, #15]

    // update the NRF Address
    if (cmd == EE_CMD_W) {
 803e820:	79fb      	ldrb	r3, [r7, #7]
 803e822:	2b01      	cmp	r3, #1
 803e824:	d105      	bne.n	803e832 <EEPROM_UnitID+0x32>
        osThreadFlagsSet(KeylessTaskHandle, EVT_KEYLESS_RESET);
 803e826:	4b06      	ldr	r3, [pc, #24]	; (803e840 <EEPROM_UnitID+0x40>)
 803e828:	681b      	ldr	r3, [r3, #0]
 803e82a:	2104      	movs	r1, #4
 803e82c:	4618      	mov	r0, r3
 803e82e:	f7f8 ff79 	bl	8037724 <osThreadFlagsSet>
    }

    return ret;
 803e832:	7bfb      	ldrb	r3, [r7, #15]
}
 803e834:	4618      	mov	r0, r3
 803e836:	3710      	adds	r7, #16
 803e838:	46bd      	mov	sp, r7
 803e83a:	bd80      	pop	{r7, pc}
 803e83c:	20000228 	.word	0x20000228
 803e840:	20008638 	.word	0x20008638

0803e844 <EEPROM_SequentialID>:

uint8_t EEPROM_SequentialID(EEPROM_COMMAND cmd, uint16_t value, PAYLOAD_TYPE type) {
 803e844:	b580      	push	{r7, lr}
 803e846:	b086      	sub	sp, #24
 803e848:	af02      	add	r7, sp, #8
 803e84a:	4603      	mov	r3, r0
 803e84c:	71fb      	strb	r3, [r7, #7]
 803e84e:	460b      	mov	r3, r1
 803e850:	80bb      	strh	r3, [r7, #4]
 803e852:	4613      	mov	r3, r2
 803e854:	71bb      	strb	r3, [r7, #6]
    uint16_t *pSeqId;
    uint32_t vaddr;

    // decide payload type
    if (type == PAYLOAD_REPORT) {
 803e856:	79bb      	ldrb	r3, [r7, #6]
 803e858:	2b01      	cmp	r3, #1
 803e85a:	d104      	bne.n	803e866 <EEPROM_SequentialID+0x22>
        pSeqId = &(VCU.d.seq_id.report);
 803e85c:	4b0b      	ldr	r3, [pc, #44]	; (803e88c <EEPROM_SequentialID+0x48>)
 803e85e:	60fb      	str	r3, [r7, #12]
        vaddr = VADDR_REPORT_SEQ_ID;
 803e860:	230a      	movs	r3, #10
 803e862:	60bb      	str	r3, [r7, #8]
 803e864:	e003      	b.n	803e86e <EEPROM_SequentialID+0x2a>
    } else {
        pSeqId = &(VCU.d.seq_id.response);
 803e866:	4b0a      	ldr	r3, [pc, #40]	; (803e890 <EEPROM_SequentialID+0x4c>)
 803e868:	60fb      	str	r3, [r7, #12]
        vaddr = VADDR_RESPONSE_SEQ_ID;
 803e86a:	230c      	movs	r3, #12
 803e86c:	60bb      	str	r3, [r7, #8]
    }

    return EE_Command(vaddr, cmd, &value, pSeqId, sizeof(value));
 803e86e:	68bb      	ldr	r3, [r7, #8]
 803e870:	b298      	uxth	r0, r3
 803e872:	1d3a      	adds	r2, r7, #4
 803e874:	79f9      	ldrb	r1, [r7, #7]
 803e876:	2302      	movs	r3, #2
 803e878:	9300      	str	r3, [sp, #0]
 803e87a:	68fb      	ldr	r3, [r7, #12]
 803e87c:	f000 f85c 	bl	803e938 <EE_Command>
 803e880:	4603      	mov	r3, r0
}
 803e882:	4618      	mov	r0, r3
 803e884:	3710      	adds	r7, #16
 803e886:	46bd      	mov	sp, r7
 803e888:	bd80      	pop	{r7, pc}
 803e88a:	bf00      	nop
 803e88c:	20000268 	.word	0x20000268
 803e890:	2000026a 	.word	0x2000026a

0803e894 <EEPROM_AesKey>:

uint8_t EEPROM_AesKey(EEPROM_COMMAND cmd, uint32_t *value) {
 803e894:	b580      	push	{r7, lr}
 803e896:	b08a      	sub	sp, #40	; 0x28
 803e898:	af02      	add	r7, sp, #8
 803e89a:	4603      	mov	r3, r0
 803e89c:	6039      	str	r1, [r7, #0]
 803e89e:	71fb      	strb	r3, [r7, #7]
    uint8_t ret;
    uint32_t *ptr, tmp[4];

    // eeprom
    ptr = (cmd == EE_CMD_W ? value : tmp);
 803e8a0:	79fb      	ldrb	r3, [r7, #7]
 803e8a2:	2b01      	cmp	r3, #1
 803e8a4:	d002      	beq.n	803e8ac <EEPROM_AesKey+0x18>
 803e8a6:	f107 0308 	add.w	r3, r7, #8
 803e8aa:	e000      	b.n	803e8ae <EEPROM_AesKey+0x1a>
 803e8ac:	683b      	ldr	r3, [r7, #0]
 803e8ae:	61fb      	str	r3, [r7, #28]
    ret = EE_Command(VADDR_AES_KEY, cmd, ptr, AesKey, 16);
 803e8b0:	79f9      	ldrb	r1, [r7, #7]
 803e8b2:	2310      	movs	r3, #16
 803e8b4:	9300      	str	r3, [sp, #0]
 803e8b6:	4b0a      	ldr	r3, [pc, #40]	; (803e8e0 <EEPROM_AesKey+0x4c>)
 803e8b8:	69fa      	ldr	r2, [r7, #28]
 803e8ba:	200e      	movs	r0, #14
 803e8bc:	f000 f83c 	bl	803e938 <EE_Command>
 803e8c0:	4603      	mov	r3, r0
 803e8c2:	76fb      	strb	r3, [r7, #27]

    // apply the AES key
    if (cmd == EE_CMD_W) {
 803e8c4:	79fb      	ldrb	r3, [r7, #7]
 803e8c6:	2b01      	cmp	r3, #1
 803e8c8:	d105      	bne.n	803e8d6 <EEPROM_AesKey+0x42>
        osThreadFlagsSet(KeylessTaskHandle, EVT_KEYLESS_RESET);
 803e8ca:	4b06      	ldr	r3, [pc, #24]	; (803e8e4 <EEPROM_AesKey+0x50>)
 803e8cc:	681b      	ldr	r3, [r3, #0]
 803e8ce:	2104      	movs	r1, #4
 803e8d0:	4618      	mov	r0, r3
 803e8d2:	f7f8 ff27 	bl	8037724 <osThreadFlagsSet>
    }

    return ret;
 803e8d6:	7efb      	ldrb	r3, [r7, #27]
}
 803e8d8:	4618      	mov	r0, r3
 803e8da:	3720      	adds	r7, #32
 803e8dc:	46bd      	mov	sp, r7
 803e8de:	bd80      	pop	{r7, pc}
 803e8e0:	20008368 	.word	0x20008368
 803e8e4:	20008638 	.word	0x20008638

0803e8e8 <EEPROM_FirmwareVersion>:
uint8_t EEPROM_FlagDFU(EEPROM_COMMAND cmd, uint32_t value) {
    return EE_Command(VADDR_DFU_FLAG, cmd, &value, &DFU_FLAG, sizeof(value));
}
#endif

uint8_t EEPROM_FirmwareVersion(EEPROM_COMMAND cmd, uint16_t value, IAP_TYPE type) {
 803e8e8:	b580      	push	{r7, lr}
 803e8ea:	b086      	sub	sp, #24
 803e8ec:	af02      	add	r7, sp, #8
 803e8ee:	4603      	mov	r3, r0
 803e8f0:	603a      	str	r2, [r7, #0]
 803e8f2:	71fb      	strb	r3, [r7, #7]
 803e8f4:	460b      	mov	r3, r1
 803e8f6:	80bb      	strh	r3, [r7, #4]
    uint32_t vaddr = VADDR_VCU_FW_VERSION;
 803e8f8:	2324      	movs	r3, #36	; 0x24
 803e8fa:	60fb      	str	r3, [r7, #12]
    uint16_t *ptr = &VCU_FW_VERSION;
 803e8fc:	4b0b      	ldr	r3, [pc, #44]	; (803e92c <EEPROM_FirmwareVersion+0x44>)
 803e8fe:	60bb      	str	r3, [r7, #8]

    if (type == IAP_TYPE_HMI) {
 803e900:	683b      	ldr	r3, [r7, #0]
 803e902:	4a0b      	ldr	r2, [pc, #44]	; (803e930 <EEPROM_FirmwareVersion+0x48>)
 803e904:	4293      	cmp	r3, r2
 803e906:	d103      	bne.n	803e910 <EEPROM_FirmwareVersion+0x28>
        vaddr = VADDR_HMI_FW_VERSION;
 803e908:	2326      	movs	r3, #38	; 0x26
 803e90a:	60fb      	str	r3, [r7, #12]
        ptr = &HMI_FW_VERSION;
 803e90c:	4b09      	ldr	r3, [pc, #36]	; (803e934 <EEPROM_FirmwareVersion+0x4c>)
 803e90e:	60bb      	str	r3, [r7, #8]
    }

    return EE_Command(vaddr, cmd, &value, ptr, sizeof(value));
 803e910:	68fb      	ldr	r3, [r7, #12]
 803e912:	b298      	uxth	r0, r3
 803e914:	1d3a      	adds	r2, r7, #4
 803e916:	79f9      	ldrb	r1, [r7, #7]
 803e918:	2302      	movs	r3, #2
 803e91a:	9300      	str	r3, [sp, #0]
 803e91c:	68bb      	ldr	r3, [r7, #8]
 803e91e:	f000 f80b 	bl	803e938 <EE_Command>
 803e922:	4603      	mov	r3, r0
}
 803e924:	4618      	mov	r0, r3
 803e926:	3710      	adds	r7, #16
 803e928:	46bd      	mov	sp, r7
 803e92a:	bd80      	pop	{r7, pc}
 803e92c:	2000805c 	.word	0x2000805c
 803e930:	1a2b3c4d 	.word	0x1a2b3c4d
 803e934:	2000805e 	.word	0x2000805e

0803e938 <EE_Command>:

/* Private functions implementation --------------------------------------------*/
static uint8_t EE_Command(uint16_t vaddr, EEPROM_COMMAND cmd, void *value, void *ptr, uint16_t size) {
 803e938:	b580      	push	{r7, lr}
 803e93a:	b086      	sub	sp, #24
 803e93c:	af00      	add	r7, sp, #0
 803e93e:	60ba      	str	r2, [r7, #8]
 803e940:	607b      	str	r3, [r7, #4]
 803e942:	4603      	mov	r3, r0
 803e944:	81fb      	strh	r3, [r7, #14]
 803e946:	460b      	mov	r3, r1
 803e948:	737b      	strb	r3, [r7, #13]
    uint8_t ret = 0;
 803e94a:	2300      	movs	r3, #0
 803e94c:	75fb      	strb	r3, [r7, #23]

    lock();
 803e94e:	f000 f82b 	bl	803e9a8 <lock>

    // check if new value is same with old value
    if (cmd == EE_CMD_W) {
 803e952:	7b7b      	ldrb	r3, [r7, #13]
 803e954:	2b01      	cmp	r3, #1
 803e956:	d10e      	bne.n	803e976 <EE_Command+0x3e>
        // apply the value
        memcpy(ptr, value, size);
 803e958:	8c3b      	ldrh	r3, [r7, #32]
 803e95a:	461a      	mov	r2, r3
 803e95c:	68b9      	ldr	r1, [r7, #8]
 803e95e:	6878      	ldr	r0, [r7, #4]
 803e960:	f001 f8d3 	bl	803fb0a <memcpy>
        // save the value
        ret = EEPROM24XX_Save(vaddr, value, size);
 803e964:	8c3a      	ldrh	r2, [r7, #32]
 803e966:	89fb      	ldrh	r3, [r7, #14]
 803e968:	68b9      	ldr	r1, [r7, #8]
 803e96a:	4618      	mov	r0, r3
 803e96c:	f7ff fccc 	bl	803e308 <EEPROM24XX_Save>
 803e970:	4603      	mov	r3, r0
 803e972:	75fb      	strb	r3, [r7, #23]
 803e974:	e010      	b.n	803e998 <EE_Command+0x60>
    } else {
        // load the value
        ret = EEPROM24XX_Load(vaddr, value, size);
 803e976:	8c3a      	ldrh	r2, [r7, #32]
 803e978:	89fb      	ldrh	r3, [r7, #14]
 803e97a:	68b9      	ldr	r1, [r7, #8]
 803e97c:	4618      	mov	r0, r3
 803e97e:	f7ff fcef 	bl	803e360 <EEPROM24XX_Load>
 803e982:	4603      	mov	r3, r0
 803e984:	75fb      	strb	r3, [r7, #23]
        // apply the value
        if (ret) {
 803e986:	7dfb      	ldrb	r3, [r7, #23]
 803e988:	2b00      	cmp	r3, #0
 803e98a:	d005      	beq.n	803e998 <EE_Command+0x60>
            memcpy(ptr, value, size);
 803e98c:	8c3b      	ldrh	r3, [r7, #32]
 803e98e:	461a      	mov	r2, r3
 803e990:	68b9      	ldr	r1, [r7, #8]
 803e992:	6878      	ldr	r0, [r7, #4]
 803e994:	f001 f8b9 	bl	803fb0a <memcpy>
        }
    }

    unlock();
 803e998:	f000 f814 	bl	803e9c4 <unlock>
    return ret;
 803e99c:	7dfb      	ldrb	r3, [r7, #23]
}
 803e99e:	4618      	mov	r0, r3
 803e9a0:	3718      	adds	r7, #24
 803e9a2:	46bd      	mov	sp, r7
 803e9a4:	bd80      	pop	{r7, pc}
	...

0803e9a8 <lock>:

static void lock(void) {
 803e9a8:	b580      	push	{r7, lr}
 803e9aa:	af00      	add	r7, sp, #0
#if (!BOOTLOADER)
    osMutexAcquire(EepromMutexHandle, osWaitForever);
 803e9ac:	4b04      	ldr	r3, [pc, #16]	; (803e9c0 <lock+0x18>)
 803e9ae:	681b      	ldr	r3, [r3, #0]
 803e9b0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 803e9b4:	4618      	mov	r0, r3
 803e9b6:	f7f9 fa23 	bl	8037e00 <osMutexAcquire>
#endif
}
 803e9ba:	bf00      	nop
 803e9bc:	bd80      	pop	{r7, pc}
 803e9be:	bf00      	nop
 803e9c0:	20008930 	.word	0x20008930

0803e9c4 <unlock>:

static void unlock(void) {
 803e9c4:	b580      	push	{r7, lr}
 803e9c6:	af00      	add	r7, sp, #0
#if (!BOOTLOADER)
    osMutexRelease(EepromMutexHandle);
 803e9c8:	4b03      	ldr	r3, [pc, #12]	; (803e9d8 <unlock+0x14>)
 803e9ca:	681b      	ldr	r3, [r3, #0]
 803e9cc:	4618      	mov	r0, r3
 803e9ce:	f7f9 fa75 	bl	8037ebc <osMutexRelease>
#endif
}
 803e9d2:	bf00      	nop
 803e9d4:	bd80      	pop	{r7, pc}
 803e9d6:	bf00      	nop
 803e9d8:	20008930 	.word	0x20008930

0803e9dc <Simcom_Lock>:
static SIMCOM_RESULT Simcom_ProcessACK(header_t *header);
static uint8_t Simcom_CommandoIRQ(void);
#endif

/* Public functions implementation --------------------------------------------*/
void Simcom_Lock(void) {
 803e9dc:	b580      	push	{r7, lr}
 803e9de:	af00      	add	r7, sp, #0
#if (!BOOTLOADER)
    osMutexAcquire(SimcomRecMutexHandle, osWaitForever);
 803e9e0:	4b04      	ldr	r3, [pc, #16]	; (803e9f4 <Simcom_Lock+0x18>)
 803e9e2:	681b      	ldr	r3, [r3, #0]
 803e9e4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 803e9e8:	4618      	mov	r0, r3
 803e9ea:	f7f9 fa09 	bl	8037e00 <osMutexAcquire>
#endif
}
 803e9ee:	bf00      	nop
 803e9f0:	bd80      	pop	{r7, pc}
 803e9f2:	bf00      	nop
 803e9f4:	20008a10 	.word	0x20008a10

0803e9f8 <Simcom_Unlock>:

void Simcom_Unlock(void) {
 803e9f8:	b580      	push	{r7, lr}
 803e9fa:	af00      	add	r7, sp, #0
#if (!BOOTLOADER)
    osMutexRelease(SimcomRecMutexHandle);
 803e9fc:	4b03      	ldr	r3, [pc, #12]	; (803ea0c <Simcom_Unlock+0x14>)
 803e9fe:	681b      	ldr	r3, [r3, #0]
 803ea00:	4618      	mov	r0, r3
 803ea02:	f7f9 fa5b 	bl	8037ebc <osMutexRelease>
#endif
}
 803ea06:	bf00      	nop
 803ea08:	bd80      	pop	{r7, pc}
 803ea0a:	bf00      	nop
 803ea0c:	20008a10 	.word	0x20008a10

0803ea10 <Simcom_Response>:

char* Simcom_Response(char *str) {
 803ea10:	b580      	push	{r7, lr}
 803ea12:	b082      	sub	sp, #8
 803ea14:	af00      	add	r7, sp, #0
 803ea16:	6078      	str	r0, [r7, #4]
    return strstr(SIMCOM_UART_RX, str);
 803ea18:	6879      	ldr	r1, [r7, #4]
 803ea1a:	4804      	ldr	r0, [pc, #16]	; (803ea2c <Simcom_Response+0x1c>)
 803ea1c:	f001 f8ba 	bl	803fb94 <strstr>
 803ea20:	4603      	mov	r3, r0
}
 803ea22:	4618      	mov	r0, r3
 803ea24:	3708      	adds	r7, #8
 803ea26:	46bd      	mov	sp, r7
 803ea28:	bd80      	pop	{r7, pc}
 803ea2a:	bf00      	nop
 803ea2c:	20008a9c 	.word	0x20008a9c

0803ea30 <Simcom_SetState>:

uint8_t Simcom_SetState(SIMCOM_STATE state, uint32_t timeout) {
 803ea30:	b5b0      	push	{r4, r5, r7, lr}
 803ea32:	b0b0      	sub	sp, #192	; 0xc0
 803ea34:	af00      	add	r7, sp, #0
 803ea36:	4603      	mov	r3, r0
 803ea38:	6039      	str	r1, [r7, #0]
 803ea3a:	71fb      	strb	r3, [r7, #7]
    SIMCOM_STATE lastState = SIM_STATE_DOWN;
 803ea3c:	23ff      	movs	r3, #255	; 0xff
 803ea3e:	f887 30bf 	strb.w	r3, [r7, #191]	; 0xbf
    uint32_t tick = _GetTickMS();
 803ea42:	f000 ff4e 	bl	803f8e2 <_GetTickMS>
 803ea46:	f8c7 00b8 	str.w	r0, [r7, #184]	; 0xb8
    static uint8_t init = 1;
    uint8_t depth = 3;
 803ea4a:	2303      	movs	r3, #3
 803ea4c:	f887 30b7 	strb.w	r3, [r7, #183]	; 0xb7
    SIMCOM_RESULT p;

    Simcom_Lock();
 803ea50:	f7ff ffc4 	bl	803e9dc <Simcom_Lock>
    // Handle SIMCOM state properly
    do {
        // Handle timeout
        if (timeout) {
 803ea54:	683b      	ldr	r3, [r7, #0]
 803ea56:	2b00      	cmp	r3, #0
 803ea58:	d014      	beq.n	803ea84 <Simcom_SetState+0x54>
            // Update tick
            if (p == SIM_RESULT_OK) {
 803ea5a:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803ea5e:	2b01      	cmp	r3, #1
 803ea60:	d103      	bne.n	803ea6a <Simcom_SetState+0x3a>
                tick = _GetTickMS();
 803ea62:	f000 ff3e 	bl	803f8e2 <_GetTickMS>
 803ea66:	f8c7 00b8 	str.w	r0, [r7, #184]	; 0xb8
            }
            // Timeout expired
            if ((_GetTickMS() - tick) > timeout) {
 803ea6a:	f000 ff3a 	bl	803f8e2 <_GetTickMS>
 803ea6e:	4602      	mov	r2, r0
 803ea70:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 803ea74:	1ad3      	subs	r3, r2, r3
 803ea76:	683a      	ldr	r2, [r7, #0]
 803ea78:	429a      	cmp	r2, r3
 803ea7a:	d203      	bcs.n	803ea84 <Simcom_SetState+0x54>
                LOG_StrLn("Simcom:StateTimeout");
 803ea7c:	48c4      	ldr	r0, [pc, #784]	; (803ed90 <Simcom_SetState+0x360>)
 803ea7e:	f7ff fd45 	bl	803e50c <LOG_StrLn>
                break;
 803ea82:	e3d5      	b.n	803f230 <Simcom_SetState+0x800>
            }
        }
        // Handle locked-loop
        if (SIM.state < lastState) {
 803ea84:	4bc3      	ldr	r3, [pc, #780]	; (803ed94 <Simcom_SetState+0x364>)
 803ea86:	f993 3000 	ldrsb.w	r3, [r3]
 803ea8a:	f997 20bf 	ldrsb.w	r2, [r7, #191]	; 0xbf
 803ea8e:	429a      	cmp	r2, r3
 803ea90:	dd16      	ble.n	803eac0 <Simcom_SetState+0x90>
            if (!--depth) {
 803ea92:	f897 30b7 	ldrb.w	r3, [r7, #183]	; 0xb7
 803ea96:	3b01      	subs	r3, #1
 803ea98:	f887 30b7 	strb.w	r3, [r7, #183]	; 0xb7
 803ea9c:	f897 30b7 	ldrb.w	r3, [r7, #183]	; 0xb7
 803eaa0:	2b00      	cmp	r3, #0
 803eaa2:	d103      	bne.n	803eaac <Simcom_SetState+0x7c>
                SIM.state = SIM_STATE_DOWN;
 803eaa4:	4bbb      	ldr	r3, [pc, #748]	; (803ed94 <Simcom_SetState+0x364>)
 803eaa6:	22ff      	movs	r2, #255	; 0xff
 803eaa8:	701a      	strb	r2, [r3, #0]
                break;
 803eaaa:	e3c1      	b.n	803f230 <Simcom_SetState+0x800>
            }
            LOG_Str("Simcom:LockedLoop = ");
 803eaac:	48ba      	ldr	r0, [pc, #744]	; (803ed98 <Simcom_SetState+0x368>)
 803eaae:	f7ff fd15 	bl	803e4dc <LOG_Str>
            LOG_Int(depth);
 803eab2:	f897 30b7 	ldrb.w	r3, [r7, #183]	; 0xb7
 803eab6:	4618      	mov	r0, r3
 803eab8:	f7ff fca2 	bl	803e400 <LOG_Int>
            LOG_Enter();
 803eabc:	f7ff fc94 	bl	803e3e8 <LOG_Enter>
        }
        // Handle signal strength
        if (SIM.state == SIM_STATE_DOWN) {
 803eac0:	4bb4      	ldr	r3, [pc, #720]	; (803ed94 <Simcom_SetState+0x364>)
 803eac2:	f993 3000 	ldrsb.w	r3, [r3]
 803eac6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 803eaca:	d103      	bne.n	803ead4 <Simcom_SetState+0xa4>
            SIM.signal = 0;
 803eacc:	4bb1      	ldr	r3, [pc, #708]	; (803ed94 <Simcom_SetState+0x364>)
 803eace:	2200      	movs	r2, #0
 803ead0:	741a      	strb	r2, [r3, #16]
 803ead2:	e00f      	b.n	803eaf4 <Simcom_SetState+0xc4>
        } else {
            Simcom_IdleJob(NULL);
 803ead4:	2000      	movs	r0, #0
 803ead6:	f000 fcd9 	bl	803f48c <Simcom_IdleJob>
            if (SIM.state >= SIM_STATE_GPRS_ON) {
 803eada:	4bae      	ldr	r3, [pc, #696]	; (803ed94 <Simcom_SetState+0x364>)
 803eadc:	f993 3000 	ldrsb.w	r3, [r3]
 803eae0:	2b02      	cmp	r3, #2
 803eae2:	dd07      	ble.n	803eaf4 <Simcom_SetState+0xc4>
                // Force to exit loop
                if (SIM.signal < 15) {
 803eae4:	4bab      	ldr	r3, [pc, #684]	; (803ed94 <Simcom_SetState+0x364>)
 803eae6:	7c1b      	ldrb	r3, [r3, #16]
 803eae8:	2b0e      	cmp	r3, #14
 803eaea:	d803      	bhi.n	803eaf4 <Simcom_SetState+0xc4>
                    LOG_StrLn("Simcom:PoorSignal");
 803eaec:	48ab      	ldr	r0, [pc, #684]	; (803ed9c <Simcom_SetState+0x36c>)
 803eaee:	f7ff fd0d 	bl	803e50c <LOG_StrLn>
                    break;
 803eaf2:	e39d      	b.n	803f230 <Simcom_SetState+0x800>
                }
            }
        }

        // Set value
        p = SIM_RESULT_OK;
 803eaf4:	2301      	movs	r3, #1
 803eaf6:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6
        lastState = SIM.state;
 803eafa:	4ba6      	ldr	r3, [pc, #664]	; (803ed94 <Simcom_SetState+0x364>)
 803eafc:	781b      	ldrb	r3, [r3, #0]
 803eafe:	f887 30bf 	strb.w	r3, [r7, #191]	; 0xbf
        // Handle states
        switch (SIM.state) {
 803eb02:	4ba4      	ldr	r3, [pc, #656]	; (803ed94 <Simcom_SetState+0x364>)
 803eb04:	f993 3000 	ldrsb.w	r3, [r3]
 803eb08:	3301      	adds	r3, #1
 803eb0a:	2b07      	cmp	r3, #7
 803eb0c:	f200 8385 	bhi.w	803f21a <Simcom_SetState+0x7ea>
 803eb10:	a201      	add	r2, pc, #4	; (adr r2, 803eb18 <Simcom_SetState+0xe8>)
 803eb12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 803eb16:	bf00      	nop
 803eb18:	0803eb39 	.word	0x0803eb39
 803eb1c:	0803eb91 	.word	0x0803eb91
 803eb20:	0803eccb 	.word	0x0803eccb
 803eb24:	0803edc5 	.word	0x0803edc5
 803eb28:	0803ee7f 	.word	0x0803ee7f
 803eb2c:	0803ef6b 	.word	0x0803ef6b
 803eb30:	0803f0b9 	.word	0x0803f0b9
 803eb34:	0803f1e9 	.word	0x0803f1e9
            case SIM_STATE_DOWN:
                // only executed at power up
                if (init) {
 803eb38:	4b99      	ldr	r3, [pc, #612]	; (803eda0 <Simcom_SetState+0x370>)
 803eb3a:	781b      	ldrb	r3, [r3, #0]
 803eb3c:	2b00      	cmp	r3, #0
 803eb3e:	d006      	beq.n	803eb4e <Simcom_SetState+0x11e>
                    init = 0;
 803eb40:	4b97      	ldr	r3, [pc, #604]	; (803eda0 <Simcom_SetState+0x370>)
 803eb42:	2200      	movs	r2, #0
 803eb44:	701a      	strb	r2, [r3, #0]
                    LOG_StrLn("Simcom:Init");
 803eb46:	4897      	ldr	r0, [pc, #604]	; (803eda4 <Simcom_SetState+0x374>)
 803eb48:	f7ff fce0 	bl	803e50c <LOG_StrLn>
 803eb4c:	e002      	b.n	803eb54 <Simcom_SetState+0x124>
                } else {
                    LOG_StrLn("Simcom:Restarting...");
 803eb4e:	4896      	ldr	r0, [pc, #600]	; (803eda8 <Simcom_SetState+0x378>)
 803eb50:	f7ff fcdc 	bl	803e50c <LOG_StrLn>
                }

                // power up the module
                p = Simcom_Power();
 803eb54:	f000 fdb0 	bl	803f6b8 <Simcom_Power>
 803eb58:	4603      	mov	r3, r0
 803eb5a:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6

                // upgrade simcom state
                if (p > 0) {
 803eb5e:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803eb62:	2b00      	cmp	r3, #0
 803eb64:	dd0c      	ble.n	803eb80 <Simcom_SetState+0x150>
                    SIM.state++;
 803eb66:	4b8b      	ldr	r3, [pc, #556]	; (803ed94 <Simcom_SetState+0x364>)
 803eb68:	f993 3000 	ldrsb.w	r3, [r3]
 803eb6c:	b2db      	uxtb	r3, r3
 803eb6e:	3301      	adds	r3, #1
 803eb70:	b2db      	uxtb	r3, r3
 803eb72:	b25a      	sxtb	r2, r3
 803eb74:	4b87      	ldr	r3, [pc, #540]	; (803ed94 <Simcom_SetState+0x364>)
 803eb76:	701a      	strb	r2, [r3, #0]
                    LOG_StrLn("Simcom:ON");
 803eb78:	488c      	ldr	r0, [pc, #560]	; (803edac <Simcom_SetState+0x37c>)
 803eb7a:	f7ff fcc7 	bl	803e50c <LOG_StrLn>
 803eb7e:	e002      	b.n	803eb86 <Simcom_SetState+0x156>
                } else {
                    LOG_StrLn("Simcom:Error");
 803eb80:	488b      	ldr	r0, [pc, #556]	; (803edb0 <Simcom_SetState+0x380>)
 803eb82:	f7ff fcc3 	bl	803e50c <LOG_StrLn>
                }

                _DelayMS(500);
 803eb86:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 803eb8a:	f000 fe9f 	bl	803f8cc <_DelayMS>
                break;
 803eb8e:	e347      	b.n	803f220 <Simcom_SetState+0x7f0>
            case SIM_STATE_READY:
                // =========== BASIC CONFIGURATION
                // disable command echo
                if (p > 0) {
 803eb90:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803eb94:	2b00      	cmp	r3, #0
 803eb96:	dd05      	ble.n	803eba4 <Simcom_SetState+0x174>
                    p = AT_CommandEchoMode(0);
 803eb98:	2000      	movs	r0, #0
 803eb9a:	f7fe f9f9 	bl	803cf90 <AT_CommandEchoMode>
 803eb9e:	4603      	mov	r3, r0
 803eba0:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6
                }
                // Set serial baud-rate
                if (p > 0) {
 803eba4:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803eba8:	2b00      	cmp	r3, #0
 803ebaa:	dd0b      	ble.n	803ebc4 <Simcom_SetState+0x194>
                    uint32_t rate = 0;
 803ebac:	2300      	movs	r3, #0
 803ebae:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
                    p = AT_FixedLocalRate(ATW, &rate);
 803ebb2:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 803ebb6:	4619      	mov	r1, r3
 803ebb8:	2000      	movs	r0, #0
 803ebba:	f7fe fddd 	bl	803d778 <AT_FixedLocalRate>
 803ebbe:	4603      	mov	r3, r0
 803ebc0:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6
                }
                // Error report format: 0, 1(Numeric), 2(verbose)
                if (p > 0) {
 803ebc4:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803ebc8:	2b00      	cmp	r3, #0
 803ebca:	dd0b      	ble.n	803ebe4 <Simcom_SetState+0x1b4>
                    AT_CMEE state = CMEE_VERBOSE;
 803ebcc:	2302      	movs	r3, #2
 803ebce:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
                    p = AT_ReportMobileEquipmentError(ATW, &state);
 803ebd2:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 803ebd6:	4619      	mov	r1, r3
 803ebd8:	2000      	movs	r0, #0
 803ebda:	f7fe fdb9 	bl	803d750 <AT_ReportMobileEquipmentError>
 803ebde:	4603      	mov	r3, r0
 803ebe0:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6
                }
                // Use pin DTR as sleep control
                if (p > 0) {
 803ebe4:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803ebe8:	2b00      	cmp	r3, #0
 803ebea:	dd0b      	ble.n	803ec04 <Simcom_SetState+0x1d4>
                    AT_CSCLK state = CSCLK_EN_DTR;
 803ebec:	2301      	movs	r3, #1
 803ebee:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
                    p = AT_ConfigureSlowClock(ATW, &state);
 803ebf2:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 803ebf6:	4619      	mov	r1, r3
 803ebf8:	2000      	movs	r0, #0
 803ebfa:	f7fe fd95 	bl	803d728 <AT_ConfigureSlowClock>
 803ebfe:	4603      	mov	r3, r0
 803ec00:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6
                }
#if (!BOOTLOADER)
                // Enable time reporting
                if (p > 0) {
 803ec04:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803ec08:	2b00      	cmp	r3, #0
 803ec0a:	dd0b      	ble.n	803ec24 <Simcom_SetState+0x1f4>
                    AT_BOOL state = AT_ENABLE;
 803ec0c:	2301      	movs	r3, #1
 803ec0e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
                    p = AT_EnableLocalTimestamp(ATW, &state);
 803ec12:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 803ec16:	4619      	mov	r1, r3
 803ec18:	2000      	movs	r0, #0
 803ec1a:	f7ff f86b 	bl	803dcf4 <AT_EnableLocalTimestamp>
 803ec1e:	4603      	mov	r3, r0
 803ec20:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6
                }
                // Enable +IPD header
                if (p > 0) {
 803ec24:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803ec28:	2b00      	cmp	r3, #0
 803ec2a:	dd0b      	ble.n	803ec44 <Simcom_SetState+0x214>
                    AT_BOOL state = AT_ENABLE;
 803ec2c:	2301      	movs	r3, #1
 803ec2e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
                    p = AT_IpPackageHeader(ATW, &state);
 803ec32:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 803ec36:	4619      	mov	r1, r3
 803ec38:	2000      	movs	r0, #0
 803ec3a:	f7ff f847 	bl	803dccc <AT_IpPackageHeader>
 803ec3e:	4603      	mov	r3, r0
 803ec40:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6
                }
                // Disable RECV FROM header
                if (p > 0) {
 803ec44:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803ec48:	2b00      	cmp	r3, #0
 803ec4a:	dd0b      	ble.n	803ec64 <Simcom_SetState+0x234>
                    AT_BOOL state = AT_DISABLE;
 803ec4c:	2300      	movs	r3, #0
 803ec4e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
                    p = AT_ShowRemoteIp(ATW, &state);
 803ec52:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 803ec56:	4619      	mov	r1, r3
 803ec58:	2000      	movs	r0, #0
 803ec5a:	f7ff f823 	bl	803dca4 <AT_ShowRemoteIp>
 803ec5e:	4603      	mov	r3, r0
 803ec60:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6
                }
#endif
                // =========== NETWORK CONFIGURATION
                // Check SIM Card
                if (p > 0) {
 803ec64:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803ec68:	2b00      	cmp	r3, #0
 803ec6a:	dd09      	ble.n	803ec80 <Simcom_SetState+0x250>
                    p = Simcom_Command("AT+CPIN?\r", "READY", 500, 0);
 803ec6c:	2300      	movs	r3, #0
 803ec6e:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 803ec72:	4950      	ldr	r1, [pc, #320]	; (803edb4 <Simcom_SetState+0x384>)
 803ec74:	4850      	ldr	r0, [pc, #320]	; (803edb8 <Simcom_SetState+0x388>)
 803ec76:	f000 fb9d 	bl	803f3b4 <Simcom_Command>
 803ec7a:	4603      	mov	r3, r0
 803ec7c:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6
                }
                // Disable presentation of <AcT>&<rac> at CREG and CGREG
                if (p > 0) {
 803ec80:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803ec84:	2b00      	cmp	r3, #0
 803ec86:	dd0e      	ble.n	803eca6 <Simcom_SetState+0x276>
                    at_csact_t param = {
 803ec88:	f107 0390 	add.w	r3, r7, #144	; 0x90
 803ec8c:	2200      	movs	r2, #0
 803ec8e:	601a      	str	r2, [r3, #0]
 803ec90:	605a      	str	r2, [r3, #4]
 803ec92:	609a      	str	r2, [r3, #8]
                            .creg = 0,
                            .cgreg = 0,
                    };
                    p = AT_NetworkAttachedStatus(ATW, &param);
 803ec94:	f107 0390 	add.w	r3, r7, #144	; 0x90
 803ec98:	4619      	mov	r1, r3
 803ec9a:	2000      	movs	r0, #0
 803ec9c:	f7fe fc08 	bl	803d4b0 <AT_NetworkAttachedStatus>
 803eca0:	4603      	mov	r3, r0
 803eca2:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6
                }

                // upgrade simcom state
                if (p > 0) {
 803eca6:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803ecaa:	2b00      	cmp	r3, #0
 803ecac:	dd08      	ble.n	803ecc0 <Simcom_SetState+0x290>
                    SIM.state++;
 803ecae:	4b39      	ldr	r3, [pc, #228]	; (803ed94 <Simcom_SetState+0x364>)
 803ecb0:	f993 3000 	ldrsb.w	r3, [r3]
 803ecb4:	b2db      	uxtb	r3, r3
 803ecb6:	3301      	adds	r3, #1
 803ecb8:	b2db      	uxtb	r3, r3
 803ecba:	b25a      	sxtb	r2, r3
 803ecbc:	4b35      	ldr	r3, [pc, #212]	; (803ed94 <Simcom_SetState+0x364>)
 803ecbe:	701a      	strb	r2, [r3, #0]
                }

                _DelayMS(500);
 803ecc0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 803ecc4:	f000 fe02 	bl	803f8cc <_DelayMS>
                break;
 803ecc8:	e2aa      	b.n	803f220 <Simcom_SetState+0x7f0>
            case SIM_STATE_CONFIGURED:
                // =========== NETWORK ATTACH
                // Set signal Generation 2G(13)/3G(14)/AUTO(2)
                if (p > 0) {
 803ecca:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803ecce:	2b00      	cmp	r3, #0
 803ecd0:	dd0f      	ble.n	803ecf2 <Simcom_SetState+0x2c2>
                    at_cnmp_t param = {
 803ecd2:	4a3a      	ldr	r2, [pc, #232]	; (803edbc <Simcom_SetState+0x38c>)
 803ecd4:	f107 0388 	add.w	r3, r7, #136	; 0x88
 803ecd8:	e892 0003 	ldmia.w	r2, {r0, r1}
 803ecdc:	e883 0003 	stmia.w	r3, {r0, r1}
                            .mode = CNMP_ACT_AUTO,
                            .preferred = CNMP_ACT_P_UMTS
                    };
                    p = AT_RadioAccessTechnology(ATW, &param);
 803ece0:	f107 0388 	add.w	r3, r7, #136	; 0x88
 803ece4:	4619      	mov	r1, r3
 803ece6:	2000      	movs	r0, #0
 803ece8:	f7fe fb4c 	bl	803d384 <AT_RadioAccessTechnology>
 803ecec:	4603      	mov	r3, r0
 803ecee:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6
                }
                // Network Registration Status
                if (p > 0) {
 803ecf2:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803ecf6:	2b00      	cmp	r3, #0
 803ecf8:	dd38      	ble.n	803ed6c <Simcom_SetState+0x33c>
                    at_c_greg_t read, param = {
 803ecfa:	2300      	movs	r3, #0
 803ecfc:	67bb      	str	r3, [r7, #120]	; 0x78
 803ecfe:	2301      	movs	r3, #1
 803ed00:	67fb      	str	r3, [r7, #124]	; 0x7c
                            .mode = CREG_MODE_DISABLE,
                            .stat = CREG_STAT_REG_HOME
                    };
                    // wait until attached
                    do {
                        p = AT_NetworkRegistration("CREG", ATW, &param);
 803ed02:	f107 0378 	add.w	r3, r7, #120	; 0x78
 803ed06:	461a      	mov	r2, r3
 803ed08:	2100      	movs	r1, #0
 803ed0a:	482d      	ldr	r0, [pc, #180]	; (803edc0 <Simcom_SetState+0x390>)
 803ed0c:	f7fe fc7c 	bl	803d608 <AT_NetworkRegistration>
 803ed10:	4603      	mov	r3, r0
 803ed12:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6
                        if (p > 0) {
 803ed16:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803ed1a:	2b00      	cmp	r3, #0
 803ed1c:	dd09      	ble.n	803ed32 <Simcom_SetState+0x302>
                            p = AT_NetworkRegistration("CREG", ATR, &read);
 803ed1e:	f107 0380 	add.w	r3, r7, #128	; 0x80
 803ed22:	461a      	mov	r2, r3
 803ed24:	2101      	movs	r1, #1
 803ed26:	4826      	ldr	r0, [pc, #152]	; (803edc0 <Simcom_SetState+0x390>)
 803ed28:	f7fe fc6e 	bl	803d608 <AT_NetworkRegistration>
 803ed2c:	4603      	mov	r3, r0
 803ed2e:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6
                        }

                        // Handle timeout
                        if (timeout && (_GetTickMS() - tick) > timeout) {
 803ed32:	683b      	ldr	r3, [r7, #0]
 803ed34:	2b00      	cmp	r3, #0
 803ed36:	d00c      	beq.n	803ed52 <Simcom_SetState+0x322>
 803ed38:	f000 fdd3 	bl	803f8e2 <_GetTickMS>
 803ed3c:	4602      	mov	r2, r0
 803ed3e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 803ed42:	1ad3      	subs	r3, r2, r3
 803ed44:	683a      	ldr	r2, [r7, #0]
 803ed46:	429a      	cmp	r2, r3
 803ed48:	d203      	bcs.n	803ed52 <Simcom_SetState+0x322>
                            LOG_StrLn("Simcom:StateTimeout");
 803ed4a:	4811      	ldr	r0, [pc, #68]	; (803ed90 <Simcom_SetState+0x360>)
 803ed4c:	f7ff fbde 	bl	803e50c <LOG_StrLn>
                            break;
 803ed50:	e00c      	b.n	803ed6c <Simcom_SetState+0x33c>
                        }
                        _DelayMS(1000);
 803ed52:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 803ed56:	f000 fdb9 	bl	803f8cc <_DelayMS>
                    } while (p && read.stat != param.stat);
 803ed5a:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803ed5e:	2b00      	cmp	r3, #0
 803ed60:	d004      	beq.n	803ed6c <Simcom_SetState+0x33c>
 803ed62:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 803ed66:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 803ed68:	429a      	cmp	r2, r3
 803ed6a:	d1ca      	bne.n	803ed02 <Simcom_SetState+0x2d2>
                }

                // upgrade simcom state
                if (p > 0) {
 803ed6c:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803ed70:	2b00      	cmp	r3, #0
 803ed72:	dd08      	ble.n	803ed86 <Simcom_SetState+0x356>
                    SIM.state++;
 803ed74:	4b07      	ldr	r3, [pc, #28]	; (803ed94 <Simcom_SetState+0x364>)
 803ed76:	f993 3000 	ldrsb.w	r3, [r3]
 803ed7a:	b2db      	uxtb	r3, r3
 803ed7c:	3301      	adds	r3, #1
 803ed7e:	b2db      	uxtb	r3, r3
 803ed80:	b25a      	sxtb	r2, r3
 803ed82:	4b04      	ldr	r3, [pc, #16]	; (803ed94 <Simcom_SetState+0x364>)
 803ed84:	701a      	strb	r2, [r3, #0]
                }

                _DelayMS(500);
 803ed86:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 803ed8a:	f000 fd9f 	bl	803f8cc <_DelayMS>
                break;
 803ed8e:	e247      	b.n	803f220 <Simcom_SetState+0x7f0>
 803ed90:	08043f3c 	.word	0x08043f3c
 803ed94:	200002a8 	.word	0x200002a8
 803ed98:	08043f50 	.word	0x08043f50
 803ed9c:	08043f68 	.word	0x08043f68
 803eda0:	200002c0 	.word	0x200002c0
 803eda4:	08043f7c 	.word	0x08043f7c
 803eda8:	08043f88 	.word	0x08043f88
 803edac:	08043fa0 	.word	0x08043fa0
 803edb0:	08043fac 	.word	0x08043fac
 803edb4:	08043fbc 	.word	0x08043fbc
 803edb8:	08043fc4 	.word	0x08043fc4
 803edbc:	08044008 	.word	0x08044008
 803edc0:	08043fd0 	.word	0x08043fd0
            case SIM_STATE_NETWORK_ON:
                // =========== GPRS ATTACH
                // GPRS Registration Status
                if (p > 0) {
 803edc4:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803edc8:	2b00      	cmp	r3, #0
 803edca:	dd37      	ble.n	803ee3c <Simcom_SetState+0x40c>
                    at_c_greg_t read, param = {
 803edcc:	2300      	movs	r3, #0
 803edce:	66bb      	str	r3, [r7, #104]	; 0x68
 803edd0:	2301      	movs	r3, #1
 803edd2:	66fb      	str	r3, [r7, #108]	; 0x6c
                            .mode = CREG_MODE_DISABLE,
                            .stat = CREG_STAT_REG_HOME
                    };
                    // wait until attached
                    do {
                        p = AT_NetworkRegistration("CGREG", ATW, &param);
 803edd4:	f107 0368 	add.w	r3, r7, #104	; 0x68
 803edd8:	461a      	mov	r2, r3
 803edda:	2100      	movs	r1, #0
 803eddc:	48af      	ldr	r0, [pc, #700]	; (803f09c <Simcom_SetState+0x66c>)
 803edde:	f7fe fc13 	bl	803d608 <AT_NetworkRegistration>
 803ede2:	4603      	mov	r3, r0
 803ede4:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6
                        if (p > 0) {
 803ede8:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803edec:	2b00      	cmp	r3, #0
 803edee:	dd09      	ble.n	803ee04 <Simcom_SetState+0x3d4>
                            p = AT_NetworkRegistration("CGREG", ATR, &read);
 803edf0:	f107 0370 	add.w	r3, r7, #112	; 0x70
 803edf4:	461a      	mov	r2, r3
 803edf6:	2101      	movs	r1, #1
 803edf8:	48a8      	ldr	r0, [pc, #672]	; (803f09c <Simcom_SetState+0x66c>)
 803edfa:	f7fe fc05 	bl	803d608 <AT_NetworkRegistration>
 803edfe:	4603      	mov	r3, r0
 803ee00:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6
                        }

                        // Handle timeout
                        if (timeout && (_GetTickMS() - tick) > timeout) {
 803ee04:	683b      	ldr	r3, [r7, #0]
 803ee06:	2b00      	cmp	r3, #0
 803ee08:	d00c      	beq.n	803ee24 <Simcom_SetState+0x3f4>
 803ee0a:	f000 fd6a 	bl	803f8e2 <_GetTickMS>
 803ee0e:	4602      	mov	r2, r0
 803ee10:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 803ee14:	1ad3      	subs	r3, r2, r3
 803ee16:	683a      	ldr	r2, [r7, #0]
 803ee18:	429a      	cmp	r2, r3
 803ee1a:	d203      	bcs.n	803ee24 <Simcom_SetState+0x3f4>
                            LOG_StrLn("Simcom:StateTimeout");
 803ee1c:	48a0      	ldr	r0, [pc, #640]	; (803f0a0 <Simcom_SetState+0x670>)
 803ee1e:	f7ff fb75 	bl	803e50c <LOG_StrLn>
                            break;
 803ee22:	e00b      	b.n	803ee3c <Simcom_SetState+0x40c>
                        }
                        _DelayMS(1000);
 803ee24:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 803ee28:	f000 fd50 	bl	803f8cc <_DelayMS>
                    } while (p && read.stat != param.stat);
 803ee2c:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803ee30:	2b00      	cmp	r3, #0
 803ee32:	d003      	beq.n	803ee3c <Simcom_SetState+0x40c>
 803ee34:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 803ee36:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 803ee38:	429a      	cmp	r2, r3
 803ee3a:	d1cb      	bne.n	803edd4 <Simcom_SetState+0x3a4>
                }

                // upgrade simcom state
                if (p > 0) {
 803ee3c:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803ee40:	2b00      	cmp	r3, #0
 803ee42:	dd09      	ble.n	803ee58 <Simcom_SetState+0x428>
                    SIM.state++;
 803ee44:	4b97      	ldr	r3, [pc, #604]	; (803f0a4 <Simcom_SetState+0x674>)
 803ee46:	f993 3000 	ldrsb.w	r3, [r3]
 803ee4a:	b2db      	uxtb	r3, r3
 803ee4c:	3301      	adds	r3, #1
 803ee4e:	b2db      	uxtb	r3, r3
 803ee50:	b25a      	sxtb	r2, r3
 803ee52:	4b94      	ldr	r3, [pc, #592]	; (803f0a4 <Simcom_SetState+0x674>)
 803ee54:	701a      	strb	r2, [r3, #0]
 803ee56:	e00d      	b.n	803ee74 <Simcom_SetState+0x444>
                } else {
                    if (SIM.state == SIM_STATE_NETWORK_ON) {
 803ee58:	4b92      	ldr	r3, [pc, #584]	; (803f0a4 <Simcom_SetState+0x674>)
 803ee5a:	f993 3000 	ldrsb.w	r3, [r3]
 803ee5e:	2b02      	cmp	r3, #2
 803ee60:	d108      	bne.n	803ee74 <Simcom_SetState+0x444>
                        SIM.state--;
 803ee62:	4b90      	ldr	r3, [pc, #576]	; (803f0a4 <Simcom_SetState+0x674>)
 803ee64:	f993 3000 	ldrsb.w	r3, [r3]
 803ee68:	b2db      	uxtb	r3, r3
 803ee6a:	3b01      	subs	r3, #1
 803ee6c:	b2db      	uxtb	r3, r3
 803ee6e:	b25a      	sxtb	r2, r3
 803ee70:	4b8c      	ldr	r3, [pc, #560]	; (803f0a4 <Simcom_SetState+0x674>)
 803ee72:	701a      	strb	r2, [r3, #0]
                    }
                }

                _DelayMS(500);
 803ee74:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 803ee78:	f000 fd28 	bl	803f8cc <_DelayMS>
                break;
 803ee7c:	e1d0      	b.n	803f220 <Simcom_SetState+0x7f0>
#if (!BOOTLOADER)
            case SIM_STATE_GPRS_ON:
                // =========== PDP CONFIGURATION
                // Attach to GPRS service
                if (p > 0) {
 803ee7e:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803ee82:	2b00      	cmp	r3, #0
 803ee84:	dd23      	ble.n	803eece <Simcom_SetState+0x49e>
                    AT_CGATT state;
                    // wait until attached
                    do {
                        p = AT_GprsAttachment(ATR, &state);
 803ee86:	f107 0364 	add.w	r3, r7, #100	; 0x64
 803ee8a:	4619      	mov	r1, r3
 803ee8c:	2001      	movs	r0, #1
 803ee8e:	f7fe feb9 	bl	803dc04 <AT_GprsAttachment>
 803ee92:	4603      	mov	r3, r0
 803ee94:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6

                        // Handle timeout
                        if (timeout && (_GetTickMS() - tick) > timeout) {
 803ee98:	683b      	ldr	r3, [r7, #0]
 803ee9a:	2b00      	cmp	r3, #0
 803ee9c:	d00c      	beq.n	803eeb8 <Simcom_SetState+0x488>
 803ee9e:	f000 fd20 	bl	803f8e2 <_GetTickMS>
 803eea2:	4602      	mov	r2, r0
 803eea4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 803eea8:	1ad3      	subs	r3, r2, r3
 803eeaa:	683a      	ldr	r2, [r7, #0]
 803eeac:	429a      	cmp	r2, r3
 803eeae:	d203      	bcs.n	803eeb8 <Simcom_SetState+0x488>
                            LOG_StrLn("Simcom:StateTimeout");
 803eeb0:	487b      	ldr	r0, [pc, #492]	; (803f0a0 <Simcom_SetState+0x670>)
 803eeb2:	f7ff fb2b 	bl	803e50c <LOG_StrLn>
                            break;
 803eeb6:	e00a      	b.n	803eece <Simcom_SetState+0x49e>
                        }
                        _DelayMS(1000);
 803eeb8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 803eebc:	f000 fd06 	bl	803f8cc <_DelayMS>
                    } while (p && !state);
 803eec0:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803eec4:	2b00      	cmp	r3, #0
 803eec6:	d002      	beq.n	803eece <Simcom_SetState+0x49e>
 803eec8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 803eeca:	2b00      	cmp	r3, #0
 803eecc:	d0db      	beq.n	803ee86 <Simcom_SetState+0x456>
                }

                // Select TCPIP application mode:
                // (0: Non Transparent (command mode), 1: Transparent (data mode))
                if (p > 0) {
 803eece:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803eed2:	2b00      	cmp	r3, #0
 803eed4:	dd0a      	ble.n	803eeec <Simcom_SetState+0x4bc>
                    AT_CIPMODE state = CIPMODE_NORMAL;
 803eed6:	2300      	movs	r3, #0
 803eed8:	663b      	str	r3, [r7, #96]	; 0x60
                    p = AT_TcpApllicationMode(ATW, &state);
 803eeda:	f107 0360 	add.w	r3, r7, #96	; 0x60
 803eede:	4619      	mov	r1, r3
 803eee0:	2000      	movs	r0, #0
 803eee2:	f7fe fecb 	bl	803dc7c <AT_TcpApllicationMode>
 803eee6:	4603      	mov	r3, r0
 803eee8:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6
                }
                // Set to Single IP Connection (Backend)
                if (p > 0) {
 803eeec:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803eef0:	2b00      	cmp	r3, #0
 803eef2:	dd0a      	ble.n	803ef0a <Simcom_SetState+0x4da>
                    AT_CIPMUX state = CIPMUX_SINGLE_IP;
 803eef4:	2300      	movs	r3, #0
 803eef6:	65fb      	str	r3, [r7, #92]	; 0x5c
                    p = AT_MultiIpConnection(ATW, &state);
 803eef8:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 803eefc:	4619      	mov	r1, r3
 803eefe:	2000      	movs	r0, #0
 803ef00:	f7fe fea8 	bl	803dc54 <AT_MultiIpConnection>
 803ef04:	4603      	mov	r3, r0
 803ef06:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6
                }
                // Get data from network automatically
                if (p > 0) {
 803ef0a:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803ef0e:	2b00      	cmp	r3, #0
 803ef10:	dd0a      	ble.n	803ef28 <Simcom_SetState+0x4f8>
                    AT_CIPRXGET state = CIPRXGET_DISABLE;
 803ef12:	2300      	movs	r3, #0
 803ef14:	65bb      	str	r3, [r7, #88]	; 0x58
                    p = AT_ManuallyReceiveData(ATW, &state);
 803ef16:	f107 0358 	add.w	r3, r7, #88	; 0x58
 803ef1a:	4619      	mov	r1, r3
 803ef1c:	2000      	movs	r0, #0
 803ef1e:	f7fe fe85 	bl	803dc2c <AT_ManuallyReceiveData>
 803ef22:	4603      	mov	r3, r0
 803ef24:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6
                }

                // upgrade simcom state
                if (p > 0) {
 803ef28:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803ef2c:	2b00      	cmp	r3, #0
 803ef2e:	dd09      	ble.n	803ef44 <Simcom_SetState+0x514>
                    SIM.state++;
 803ef30:	4b5c      	ldr	r3, [pc, #368]	; (803f0a4 <Simcom_SetState+0x674>)
 803ef32:	f993 3000 	ldrsb.w	r3, [r3]
 803ef36:	b2db      	uxtb	r3, r3
 803ef38:	3301      	adds	r3, #1
 803ef3a:	b2db      	uxtb	r3, r3
 803ef3c:	b25a      	sxtb	r2, r3
 803ef3e:	4b59      	ldr	r3, [pc, #356]	; (803f0a4 <Simcom_SetState+0x674>)
 803ef40:	701a      	strb	r2, [r3, #0]
 803ef42:	e00d      	b.n	803ef60 <Simcom_SetState+0x530>
                } else {
                    if (SIM.state == SIM_STATE_GPRS_ON) {
 803ef44:	4b57      	ldr	r3, [pc, #348]	; (803f0a4 <Simcom_SetState+0x674>)
 803ef46:	f993 3000 	ldrsb.w	r3, [r3]
 803ef4a:	2b03      	cmp	r3, #3
 803ef4c:	d108      	bne.n	803ef60 <Simcom_SetState+0x530>
                        SIM.state--;
 803ef4e:	4b55      	ldr	r3, [pc, #340]	; (803f0a4 <Simcom_SetState+0x674>)
 803ef50:	f993 3000 	ldrsb.w	r3, [r3]
 803ef54:	b2db      	uxtb	r3, r3
 803ef56:	3b01      	subs	r3, #1
 803ef58:	b2db      	uxtb	r3, r3
 803ef5a:	b25a      	sxtb	r2, r3
 803ef5c:	4b51      	ldr	r3, [pc, #324]	; (803f0a4 <Simcom_SetState+0x674>)
 803ef5e:	701a      	strb	r2, [r3, #0]
                    }
                }

                _DelayMS(500);
 803ef60:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 803ef64:	f000 fcb2 	bl	803f8cc <_DelayMS>
                break;
 803ef68:	e15a      	b.n	803f220 <Simcom_SetState+0x7f0>
            case SIM_STATE_PDP_ON:
                // =========== PDP ATTACH
                // Set type of authentication for PDP connections of socket
                AT_ConnectionStatusSingle(&(SIM.ip_status));
 803ef6a:	484f      	ldr	r0, [pc, #316]	; (803f0a8 <Simcom_SetState+0x678>)
 803ef6c:	f7fe f8e2 	bl	803d134 <AT_ConnectionStatusSingle>
                if (p > 0 && (SIM.ip_status == CIPSTAT_IP_INITIAL || SIM.ip_status == CIPSTAT_PDP_DEACT)) {
 803ef70:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803ef74:	2b00      	cmp	r3, #0
 803ef76:	dd22      	ble.n	803efbe <Simcom_SetState+0x58e>
 803ef78:	4b4a      	ldr	r3, [pc, #296]	; (803f0a4 <Simcom_SetState+0x674>)
 803ef7a:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 803ef7e:	4323      	orrs	r3, r4
 803ef80:	d006      	beq.n	803ef90 <Simcom_SetState+0x560>
 803ef82:	4b48      	ldr	r3, [pc, #288]	; (803f0a4 <Simcom_SetState+0x674>)
 803ef84:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 803ef88:	2c00      	cmp	r4, #0
 803ef8a:	bf08      	it	eq
 803ef8c:	2b09      	cmpeq	r3, #9
 803ef8e:	d116      	bne.n	803efbe <Simcom_SetState+0x58e>
                    at_cstt_t param = {
 803ef90:	4b46      	ldr	r3, [pc, #280]	; (803f0ac <Simcom_SetState+0x67c>)
 803ef92:	f107 0408 	add.w	r4, r7, #8
 803ef96:	461d      	mov	r5, r3
 803ef98:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 803ef9a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 803ef9c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 803ef9e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 803efa0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 803efa2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 803efa4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 803efa8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
                            .apn = NET_CON_APN,
                            .username = NET_CON_USERNAME,
                            .password = NET_CON_PASSWORD,
                    };
                    p = AT_ConfigureAPN(ATW, &param);
 803efac:	f107 0308 	add.w	r3, r7, #8
 803efb0:	4619      	mov	r1, r3
 803efb2:	2000      	movs	r0, #0
 803efb4:	f7fe fbf4 	bl	803d7a0 <AT_ConfigureAPN>
 803efb8:	4603      	mov	r3, r0
 803efba:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6
                }
                // =========== IP ATTACH
                // Bring Up IP Connection
                AT_ConnectionStatusSingle(&(SIM.ip_status));
 803efbe:	483a      	ldr	r0, [pc, #232]	; (803f0a8 <Simcom_SetState+0x678>)
 803efc0:	f7fe f8b8 	bl	803d134 <AT_ConnectionStatusSingle>
                if (p > 0 && SIM.ip_status == CIPSTAT_IP_START) {
 803efc4:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803efc8:	2b00      	cmp	r3, #0
 803efca:	dd10      	ble.n	803efee <Simcom_SetState+0x5be>
 803efcc:	4b35      	ldr	r3, [pc, #212]	; (803f0a4 <Simcom_SetState+0x674>)
 803efce:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 803efd2:	2c00      	cmp	r4, #0
 803efd4:	bf08      	it	eq
 803efd6:	2b01      	cmpeq	r3, #1
 803efd8:	d109      	bne.n	803efee <Simcom_SetState+0x5be>
                    p = Simcom_Command("AT+CIICR\r", NULL, 30000, 0);
 803efda:	2300      	movs	r3, #0
 803efdc:	f247 5230 	movw	r2, #30000	; 0x7530
 803efe0:	2100      	movs	r1, #0
 803efe2:	4833      	ldr	r0, [pc, #204]	; (803f0b0 <Simcom_SetState+0x680>)
 803efe4:	f000 f9e6 	bl	803f3b4 <Simcom_Command>
 803efe8:	4603      	mov	r3, r0
 803efea:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6
                }
                // Check IP Address
                AT_ConnectionStatusSingle(&(SIM.ip_status));
 803efee:	482e      	ldr	r0, [pc, #184]	; (803f0a8 <Simcom_SetState+0x678>)
 803eff0:	f7fe f8a0 	bl	803d134 <AT_ConnectionStatusSingle>
                if (p > 0 && (SIM.ip_status == CIPSTAT_IP_CONFIG || SIM.ip_status == CIPSTAT_IP_GPRSACT)) {
 803eff4:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803eff8:	2b00      	cmp	r3, #0
 803effa:	dd15      	ble.n	803f028 <Simcom_SetState+0x5f8>
 803effc:	4b29      	ldr	r3, [pc, #164]	; (803f0a4 <Simcom_SetState+0x674>)
 803effe:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 803f002:	2c00      	cmp	r4, #0
 803f004:	bf08      	it	eq
 803f006:	2b02      	cmpeq	r3, #2
 803f008:	d006      	beq.n	803f018 <Simcom_SetState+0x5e8>
 803f00a:	4b26      	ldr	r3, [pc, #152]	; (803f0a4 <Simcom_SetState+0x674>)
 803f00c:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 803f010:	2c00      	cmp	r4, #0
 803f012:	bf08      	it	eq
 803f014:	2b03      	cmpeq	r3, #3
 803f016:	d107      	bne.n	803f028 <Simcom_SetState+0x5f8>
                    at_cifsr_t param;
                    p = AT_GetLocalIpAddress(&param);
 803f018:	f107 0344 	add.w	r3, r7, #68	; 0x44
 803f01c:	4618      	mov	r0, r3
 803f01e:	f7fe fc7d 	bl	803d91c <AT_GetLocalIpAddress>
 803f022:	4603      	mov	r3, r0
 803f024:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6
                }

                // upgrade simcom state
                if (p > 0) {
 803f028:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803f02c:	2b00      	cmp	r3, #0
 803f02e:	dd09      	ble.n	803f044 <Simcom_SetState+0x614>
                    SIM.state++;
 803f030:	4b1c      	ldr	r3, [pc, #112]	; (803f0a4 <Simcom_SetState+0x674>)
 803f032:	f993 3000 	ldrsb.w	r3, [r3]
 803f036:	b2db      	uxtb	r3, r3
 803f038:	3301      	adds	r3, #1
 803f03a:	b2db      	uxtb	r3, r3
 803f03c:	b25a      	sxtb	r2, r3
 803f03e:	4b19      	ldr	r3, [pc, #100]	; (803f0a4 <Simcom_SetState+0x674>)
 803f040:	701a      	strb	r2, [r3, #0]
 803f042:	e026      	b.n	803f092 <Simcom_SetState+0x662>
                } else {
                    // Check IP Status
                    AT_ConnectionStatusSingle(&(SIM.ip_status));
 803f044:	4818      	ldr	r0, [pc, #96]	; (803f0a8 <Simcom_SetState+0x678>)
 803f046:	f7fe f875 	bl	803d134 <AT_ConnectionStatusSingle>

                    // Close PDP
                    if (SIM.ip_status != CIPSTAT_IP_INITIAL &&
 803f04a:	4b16      	ldr	r3, [pc, #88]	; (803f0a4 <Simcom_SetState+0x674>)
 803f04c:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 803f050:	4323      	orrs	r3, r4
 803f052:	d010      	beq.n	803f076 <Simcom_SetState+0x646>
                            SIM.ip_status != CIPSTAT_PDP_DEACT) {
 803f054:	4b13      	ldr	r3, [pc, #76]	; (803f0a4 <Simcom_SetState+0x674>)
 803f056:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
                    if (SIM.ip_status != CIPSTAT_IP_INITIAL &&
 803f05a:	2c00      	cmp	r4, #0
 803f05c:	bf08      	it	eq
 803f05e:	2b09      	cmpeq	r3, #9
 803f060:	d009      	beq.n	803f076 <Simcom_SetState+0x646>
                        p = Simcom_Command("AT+CIPSHUT\r", NULL, 1000, 0);
 803f062:	2300      	movs	r3, #0
 803f064:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 803f068:	2100      	movs	r1, #0
 803f06a:	4812      	ldr	r0, [pc, #72]	; (803f0b4 <Simcom_SetState+0x684>)
 803f06c:	f000 f9a2 	bl	803f3b4 <Simcom_Command>
 803f070:	4603      	mov	r3, r0
 803f072:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6
                    }

                    if (SIM.state == SIM_STATE_PDP_ON) {
 803f076:	4b0b      	ldr	r3, [pc, #44]	; (803f0a4 <Simcom_SetState+0x674>)
 803f078:	f993 3000 	ldrsb.w	r3, [r3]
 803f07c:	2b04      	cmp	r3, #4
 803f07e:	d108      	bne.n	803f092 <Simcom_SetState+0x662>
                        SIM.state--;
 803f080:	4b08      	ldr	r3, [pc, #32]	; (803f0a4 <Simcom_SetState+0x674>)
 803f082:	f993 3000 	ldrsb.w	r3, [r3]
 803f086:	b2db      	uxtb	r3, r3
 803f088:	3b01      	subs	r3, #1
 803f08a:	b2db      	uxtb	r3, r3
 803f08c:	b25a      	sxtb	r2, r3
 803f08e:	4b05      	ldr	r3, [pc, #20]	; (803f0a4 <Simcom_SetState+0x674>)
 803f090:	701a      	strb	r2, [r3, #0]
                    }
                }

                _DelayMS(500);
 803f092:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 803f096:	f000 fc19 	bl	803f8cc <_DelayMS>
                break;
 803f09a:	e0c1      	b.n	803f220 <Simcom_SetState+0x7f0>
 803f09c:	08043fd8 	.word	0x08043fd8
 803f0a0:	08043f3c 	.word	0x08043f3c
 803f0a4:	200002a8 	.word	0x200002a8
 803f0a8:	200002b0 	.word	0x200002b0
 803f0ac:	08044010 	.word	0x08044010
 803f0b0:	08043fe0 	.word	0x08043fe0
 803f0b4:	08043fec 	.word	0x08043fec
            case SIM_STATE_INTERNET_ON:
                AT_ConnectionStatusSingle(&(SIM.ip_status));
 803f0b8:	4865      	ldr	r0, [pc, #404]	; (803f250 <Simcom_SetState+0x820>)
 803f0ba:	f7fe f83b 	bl	803d134 <AT_ConnectionStatusSingle>
                // ============ SOCKET CONFIGURATION
                // Establish connection with server
                if (p > 0 && (SIM.ip_status != CIPSTAT_CONNECT_OK || SIM.ip_status != CIPSTAT_CONNECTING)) {
 803f0be:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803f0c2:	2b00      	cmp	r3, #0
 803f0c4:	dd3d      	ble.n	803f142 <Simcom_SetState+0x712>
 803f0c6:	4b63      	ldr	r3, [pc, #396]	; (803f254 <Simcom_SetState+0x824>)
 803f0c8:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 803f0cc:	2c00      	cmp	r4, #0
 803f0ce:	bf08      	it	eq
 803f0d0:	2b06      	cmpeq	r3, #6
 803f0d2:	d106      	bne.n	803f0e2 <Simcom_SetState+0x6b2>
 803f0d4:	4b5f      	ldr	r3, [pc, #380]	; (803f254 <Simcom_SetState+0x824>)
 803f0d6:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 803f0da:	2c00      	cmp	r4, #0
 803f0dc:	bf08      	it	eq
 803f0de:	2b05      	cmpeq	r3, #5
 803f0e0:	d02f      	beq.n	803f142 <Simcom_SetState+0x712>
                    at_cipstart_t param = {
 803f0e2:	4b5d      	ldr	r3, [pc, #372]	; (803f258 <Simcom_SetState+0x828>)
 803f0e4:	f107 0408 	add.w	r4, r7, #8
 803f0e8:	461d      	mov	r5, r3
 803f0ea:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 803f0ec:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 803f0ee:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 803f0f0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 803f0f2:	682b      	ldr	r3, [r5, #0]
 803f0f4:	6023      	str	r3, [r4, #0]
                            .mode = "TCP",
                            .ip = NET_TCP_SERVER,
                            .port = NET_TCP_PORT
                    };
                    p = AT_StartConnectionSingle(&param);
 803f0f6:	f107 0308 	add.w	r3, r7, #8
 803f0fa:	4618      	mov	r0, r3
 803f0fc:	f7fe fc38 	bl	803d970 <AT_StartConnectionSingle>
 803f100:	4603      	mov	r3, r0
 803f102:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6

                    // wait until attached
                    do {
                        AT_ConnectionStatusSingle(&(SIM.ip_status));
 803f106:	4852      	ldr	r0, [pc, #328]	; (803f250 <Simcom_SetState+0x820>)
 803f108:	f7fe f814 	bl	803d134 <AT_ConnectionStatusSingle>

                        // Handle timeout
                        if (timeout && (_GetTickMS() - tick) > timeout) {
 803f10c:	683b      	ldr	r3, [r7, #0]
 803f10e:	2b00      	cmp	r3, #0
 803f110:	d00c      	beq.n	803f12c <Simcom_SetState+0x6fc>
 803f112:	f000 fbe6 	bl	803f8e2 <_GetTickMS>
 803f116:	4602      	mov	r2, r0
 803f118:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 803f11c:	1ad3      	subs	r3, r2, r3
 803f11e:	683a      	ldr	r2, [r7, #0]
 803f120:	429a      	cmp	r2, r3
 803f122:	d203      	bcs.n	803f12c <Simcom_SetState+0x6fc>
                            LOG_StrLn("Simcom:StateTimeout");
 803f124:	484d      	ldr	r0, [pc, #308]	; (803f25c <Simcom_SetState+0x82c>)
 803f126:	f7ff f9f1 	bl	803e50c <LOG_StrLn>
                            break;
 803f12a:	e00a      	b.n	803f142 <Simcom_SetState+0x712>
                        }
                        _DelayMS(1000);
 803f12c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 803f130:	f000 fbcc 	bl	803f8cc <_DelayMS>
                    } while (SIM.ip_status == CIPSTAT_CONNECTING);
 803f134:	4b47      	ldr	r3, [pc, #284]	; (803f254 <Simcom_SetState+0x824>)
 803f136:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 803f13a:	2c00      	cmp	r4, #0
 803f13c:	bf08      	it	eq
 803f13e:	2b05      	cmpeq	r3, #5
 803f140:	d0e1      	beq.n	803f106 <Simcom_SetState+0x6d6>
                }

                // upgrade simcom state
                if (p > 0) {
 803f142:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803f146:	2b00      	cmp	r3, #0
 803f148:	dd09      	ble.n	803f15e <Simcom_SetState+0x72e>
                    SIM.state++;
 803f14a:	4b42      	ldr	r3, [pc, #264]	; (803f254 <Simcom_SetState+0x824>)
 803f14c:	f993 3000 	ldrsb.w	r3, [r3]
 803f150:	b2db      	uxtb	r3, r3
 803f152:	3301      	adds	r3, #1
 803f154:	b2db      	uxtb	r3, r3
 803f156:	b25a      	sxtb	r2, r3
 803f158:	4b3e      	ldr	r3, [pc, #248]	; (803f254 <Simcom_SetState+0x824>)
 803f15a:	701a      	strb	r2, [r3, #0]
 803f15c:	e03f      	b.n	803f1de <Simcom_SetState+0x7ae>
                } else {
                    // Check IP Status
                    AT_ConnectionStatusSingle(&(SIM.ip_status));
 803f15e:	483c      	ldr	r0, [pc, #240]	; (803f250 <Simcom_SetState+0x820>)
 803f160:	f7fd ffe8 	bl	803d134 <AT_ConnectionStatusSingle>

                    // Close IP
                    if (SIM.ip_status == CIPSTAT_CONNECT_OK) {
 803f164:	4b3b      	ldr	r3, [pc, #236]	; (803f254 <Simcom_SetState+0x824>)
 803f166:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 803f16a:	2c00      	cmp	r4, #0
 803f16c:	bf08      	it	eq
 803f16e:	2b06      	cmpeq	r3, #6
 803f170:	d127      	bne.n	803f1c2 <Simcom_SetState+0x792>
                        p = Simcom_Command("AT+CIPCLOSE\r", NULL, 1000, 0);
 803f172:	2300      	movs	r3, #0
 803f174:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 803f178:	2100      	movs	r1, #0
 803f17a:	4839      	ldr	r0, [pc, #228]	; (803f260 <Simcom_SetState+0x830>)
 803f17c:	f000 f91a 	bl	803f3b4 <Simcom_Command>
 803f180:	4603      	mov	r3, r0
 803f182:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6

                        // wait until closed
                        do {
                            AT_ConnectionStatusSingle(&(SIM.ip_status));
 803f186:	4832      	ldr	r0, [pc, #200]	; (803f250 <Simcom_SetState+0x820>)
 803f188:	f7fd ffd4 	bl	803d134 <AT_ConnectionStatusSingle>

                            // Handle timeout
                            if (timeout && (_GetTickMS() - tick) > timeout) {
 803f18c:	683b      	ldr	r3, [r7, #0]
 803f18e:	2b00      	cmp	r3, #0
 803f190:	d00c      	beq.n	803f1ac <Simcom_SetState+0x77c>
 803f192:	f000 fba6 	bl	803f8e2 <_GetTickMS>
 803f196:	4602      	mov	r2, r0
 803f198:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 803f19c:	1ad3      	subs	r3, r2, r3
 803f19e:	683a      	ldr	r2, [r7, #0]
 803f1a0:	429a      	cmp	r2, r3
 803f1a2:	d203      	bcs.n	803f1ac <Simcom_SetState+0x77c>
                                LOG_StrLn("Simcom:StateTimeout");
 803f1a4:	482d      	ldr	r0, [pc, #180]	; (803f25c <Simcom_SetState+0x82c>)
 803f1a6:	f7ff f9b1 	bl	803e50c <LOG_StrLn>
                                break;
 803f1aa:	e00a      	b.n	803f1c2 <Simcom_SetState+0x792>
                            }
                            _DelayMS(1000);
 803f1ac:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 803f1b0:	f000 fb8c 	bl	803f8cc <_DelayMS>
                        } while (SIM.ip_status == CIPSTAT_CLOSING);
 803f1b4:	4b27      	ldr	r3, [pc, #156]	; (803f254 <Simcom_SetState+0x824>)
 803f1b6:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 803f1ba:	2c00      	cmp	r4, #0
 803f1bc:	bf08      	it	eq
 803f1be:	2b07      	cmpeq	r3, #7
 803f1c0:	d0e1      	beq.n	803f186 <Simcom_SetState+0x756>
                    }

                    if (SIM.state == SIM_STATE_INTERNET_ON) {
 803f1c2:	4b24      	ldr	r3, [pc, #144]	; (803f254 <Simcom_SetState+0x824>)
 803f1c4:	f993 3000 	ldrsb.w	r3, [r3]
 803f1c8:	2b05      	cmp	r3, #5
 803f1ca:	d108      	bne.n	803f1de <Simcom_SetState+0x7ae>
                        SIM.state--;
 803f1cc:	4b21      	ldr	r3, [pc, #132]	; (803f254 <Simcom_SetState+0x824>)
 803f1ce:	f993 3000 	ldrsb.w	r3, [r3]
 803f1d2:	b2db      	uxtb	r3, r3
 803f1d4:	3b01      	subs	r3, #1
 803f1d6:	b2db      	uxtb	r3, r3
 803f1d8:	b25a      	sxtb	r2, r3
 803f1da:	4b1e      	ldr	r3, [pc, #120]	; (803f254 <Simcom_SetState+0x824>)
 803f1dc:	701a      	strb	r2, [r3, #0]
                    }
                }

                _DelayMS(500);
 803f1de:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 803f1e2:	f000 fb73 	bl	803f8cc <_DelayMS>
                break;
 803f1e6:	e01b      	b.n	803f220 <Simcom_SetState+0x7f0>
            case SIM_STATE_SERVER_ON:
                // Check IP Status
                AT_ConnectionStatusSingle(&(SIM.ip_status));
 803f1e8:	4819      	ldr	r0, [pc, #100]	; (803f250 <Simcom_SetState+0x820>)
 803f1ea:	f7fd ffa3 	bl	803d134 <AT_ConnectionStatusSingle>

                if (SIM.ip_status != CIPSTAT_CONNECT_OK) {
 803f1ee:	4b19      	ldr	r3, [pc, #100]	; (803f254 <Simcom_SetState+0x824>)
 803f1f0:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 803f1f4:	2c00      	cmp	r4, #0
 803f1f6:	bf08      	it	eq
 803f1f8:	2b06      	cmpeq	r3, #6
 803f1fa:	d010      	beq.n	803f21e <Simcom_SetState+0x7ee>
                    if (SIM.state == SIM_STATE_SERVER_ON) {
 803f1fc:	4b15      	ldr	r3, [pc, #84]	; (803f254 <Simcom_SetState+0x824>)
 803f1fe:	f993 3000 	ldrsb.w	r3, [r3]
 803f202:	2b06      	cmp	r3, #6
 803f204:	d10b      	bne.n	803f21e <Simcom_SetState+0x7ee>
                        SIM.state--;
 803f206:	4b13      	ldr	r3, [pc, #76]	; (803f254 <Simcom_SetState+0x824>)
 803f208:	f993 3000 	ldrsb.w	r3, [r3]
 803f20c:	b2db      	uxtb	r3, r3
 803f20e:	3b01      	subs	r3, #1
 803f210:	b2db      	uxtb	r3, r3
 803f212:	b25a      	sxtb	r2, r3
 803f214:	4b0f      	ldr	r3, [pc, #60]	; (803f254 <Simcom_SetState+0x824>)
 803f216:	701a      	strb	r2, [r3, #0]
                    }
                }

                break;
 803f218:	e001      	b.n	803f21e <Simcom_SetState+0x7ee>
#endif
            default:
                break;
 803f21a:	bf00      	nop
 803f21c:	e000      	b.n	803f220 <Simcom_SetState+0x7f0>
                break;
 803f21e:	bf00      	nop
        }
    } while (SIM.state < state);
 803f220:	4b0c      	ldr	r3, [pc, #48]	; (803f254 <Simcom_SetState+0x824>)
 803f222:	f993 3000 	ldrsb.w	r3, [r3]
 803f226:	f997 2007 	ldrsb.w	r2, [r7, #7]
 803f22a:	429a      	cmp	r2, r3
 803f22c:	f73f ac12 	bgt.w	803ea54 <Simcom_SetState+0x24>
    Simcom_Unlock();
 803f230:	f7ff fbe2 	bl	803e9f8 <Simcom_Unlock>

    return (SIM.state >= state);
 803f234:	4b07      	ldr	r3, [pc, #28]	; (803f254 <Simcom_SetState+0x824>)
 803f236:	f993 3000 	ldrsb.w	r3, [r3]
 803f23a:	f997 2007 	ldrsb.w	r2, [r7, #7]
 803f23e:	429a      	cmp	r2, r3
 803f240:	bfd4      	ite	le
 803f242:	2301      	movle	r3, #1
 803f244:	2300      	movgt	r3, #0
 803f246:	b2db      	uxtb	r3, r3
}
 803f248:	4618      	mov	r0, r3
 803f24a:	37c0      	adds	r7, #192	; 0xc0
 803f24c:	46bd      	mov	sp, r7
 803f24e:	bdb0      	pop	{r4, r5, r7, pc}
 803f250:	200002b0 	.word	0x200002b0
 803f254:	200002a8 	.word	0x200002a8
 803f258:	0804404c 	.word	0x0804404c
 803f25c:	08043f3c 	.word	0x08043f3c
 803f260:	08043ff8 	.word	0x08043ff8

0803f264 <Simcom_Upload>:

#if (!BOOTLOADER)
SIMCOM_RESULT Simcom_Upload(void *payload, uint16_t size) {
 803f264:	b590      	push	{r4, r7, lr}
 803f266:	b08b      	sub	sp, #44	; 0x2c
 803f268:	af00      	add	r7, sp, #0
 803f26a:	6078      	str	r0, [r7, #4]
 803f26c:	460b      	mov	r3, r1
 803f26e:	807b      	strh	r3, [r7, #2]
    SIMCOM_RESULT p = SIM_RESULT_ERROR;
 803f270:	2300      	movs	r3, #0
 803f272:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    header_t *hHeader = NULL;
 803f276:	2300      	movs	r3, #0
 803f278:	623b      	str	r3, [r7, #32]
    uint32_t tick;
    char str[20];

    // Check IP Status
    AT_ConnectionStatusSingle(&(SIM.ip_status));
 803f27a:	4846      	ldr	r0, [pc, #280]	; (803f394 <Simcom_Upload+0x130>)
 803f27c:	f7fd ff5a 	bl	803d134 <AT_ConnectionStatusSingle>
    // combine the size
    sprintf(str, "AT+CIPSEND=%d\r", size);
 803f280:	887a      	ldrh	r2, [r7, #2]
 803f282:	f107 0308 	add.w	r3, r7, #8
 803f286:	4944      	ldr	r1, [pc, #272]	; (803f398 <Simcom_Upload+0x134>)
 803f288:	4618      	mov	r0, r3
 803f28a:	f000 fc51 	bl	803fb30 <siprintf>

    Simcom_Lock();
 803f28e:	f7ff fba5 	bl	803e9dc <Simcom_Lock>

    if (SIM.state >= SIM_STATE_SERVER_ON && SIM.ip_status == CIPSTAT_CONNECT_OK) {
 803f292:	4b42      	ldr	r3, [pc, #264]	; (803f39c <Simcom_Upload+0x138>)
 803f294:	f993 3000 	ldrsb.w	r3, [r3]
 803f298:	2b05      	cmp	r3, #5
 803f29a:	dd72      	ble.n	803f382 <Simcom_Upload+0x11e>
 803f29c:	4b3f      	ldr	r3, [pc, #252]	; (803f39c <Simcom_Upload+0x138>)
 803f29e:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 803f2a2:	2c00      	cmp	r4, #0
 803f2a4:	bf08      	it	eq
 803f2a6:	2b06      	cmpeq	r3, #6
 803f2a8:	d16b      	bne.n	803f382 <Simcom_Upload+0x11e>
        // send command
        p = Simcom_Command(str, SIMCOM_RSP_SEND, 500, 0);
 803f2aa:	f107 0008 	add.w	r0, r7, #8
 803f2ae:	2300      	movs	r3, #0
 803f2b0:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 803f2b4:	493a      	ldr	r1, [pc, #232]	; (803f3a0 <Simcom_Upload+0x13c>)
 803f2b6:	f000 f87d 	bl	803f3b4 <Simcom_Command>
 803f2ba:	4603      	mov	r3, r0
 803f2bc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        if (p > 0) {
 803f2c0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 803f2c4:	2b00      	cmp	r3, #0
 803f2c6:	dd5c      	ble.n	803f382 <Simcom_Upload+0x11e>
            // send the payload
            p = Simcom_Command((char*) payload, SIMCOM_RSP_SENT, 60000, size);
 803f2c8:	887b      	ldrh	r3, [r7, #2]
 803f2ca:	f64e 2260 	movw	r2, #60000	; 0xea60
 803f2ce:	4935      	ldr	r1, [pc, #212]	; (803f3a4 <Simcom_Upload+0x140>)
 803f2d0:	6878      	ldr	r0, [r7, #4]
 803f2d2:	f000 f86f 	bl	803f3b4 <Simcom_Command>
 803f2d6:	4603      	mov	r3, r0
 803f2d8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            // wait for ACK/NACK
            if (p > 0) {
 803f2dc:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 803f2e0:	2b00      	cmp	r3, #0
 803f2e2:	dd4e      	ble.n	803f382 <Simcom_Upload+0x11e>
                // set timeout guard
                tick = _GetTickMS();
 803f2e4:	f000 fafd 	bl	803f8e2 <_GetTickMS>
 803f2e8:	61f8      	str	r0, [r7, #28]
                // wait ACK for payload
                while (SIM.state >= SIM_STATE_SERVER_ON) {
 803f2ea:	e01d      	b.n	803f328 <Simcom_Upload+0xc4>
                    if (Simcom_Response(PREFIX_ACK)
 803f2ec:	482e      	ldr	r0, [pc, #184]	; (803f3a8 <Simcom_Upload+0x144>)
 803f2ee:	f7ff fb8f 	bl	803ea10 <Simcom_Response>
 803f2f2:	4603      	mov	r3, r0
 803f2f4:	2b00      	cmp	r3, #0
 803f2f6:	d11c      	bne.n	803f332 <Simcom_Upload+0xce>
                            || Simcom_Response(PREFIX_NACK)
 803f2f8:	482c      	ldr	r0, [pc, #176]	; (803f3ac <Simcom_Upload+0x148>)
 803f2fa:	f7ff fb89 	bl	803ea10 <Simcom_Response>
 803f2fe:	4603      	mov	r3, r0
 803f300:	2b00      	cmp	r3, #0
 803f302:	d116      	bne.n	803f332 <Simcom_Upload+0xce>
                            || Simcom_Response(PREFIX_COMMAND)
 803f304:	482a      	ldr	r0, [pc, #168]	; (803f3b0 <Simcom_Upload+0x14c>)
 803f306:	f7ff fb83 	bl	803ea10 <Simcom_Response>
 803f30a:	4603      	mov	r3, r0
 803f30c:	2b00      	cmp	r3, #0
 803f30e:	d110      	bne.n	803f332 <Simcom_Upload+0xce>
                            || (_GetTickMS() - tick) >= 20000) {
 803f310:	f000 fae7 	bl	803f8e2 <_GetTickMS>
 803f314:	4602      	mov	r2, r0
 803f316:	69fb      	ldr	r3, [r7, #28]
 803f318:	1ad3      	subs	r3, r2, r3
 803f31a:	f644 621f 	movw	r2, #19999	; 0x4e1f
 803f31e:	4293      	cmp	r3, r2
 803f320:	d807      	bhi.n	803f332 <Simcom_Upload+0xce>
                        break;
                    }
                    _DelayMS(10);
 803f322:	200a      	movs	r0, #10
 803f324:	f000 fad2 	bl	803f8cc <_DelayMS>
                while (SIM.state >= SIM_STATE_SERVER_ON) {
 803f328:	4b1c      	ldr	r3, [pc, #112]	; (803f39c <Simcom_Upload+0x138>)
 803f32a:	f993 3000 	ldrsb.w	r3, [r3]
 803f32e:	2b05      	cmp	r3, #5
 803f330:	dcdc      	bgt.n	803f2ec <Simcom_Upload+0x88>
                }

                // handle SIMCOM result
                if (Simcom_Response(PREFIX_ACK)) {
 803f332:	481d      	ldr	r0, [pc, #116]	; (803f3a8 <Simcom_Upload+0x144>)
 803f334:	f7ff fb6c 	bl	803ea10 <Simcom_Response>
 803f338:	4603      	mov	r3, r0
 803f33a:	2b00      	cmp	r3, #0
 803f33c:	d00e      	beq.n	803f35c <Simcom_Upload+0xf8>
                    p = SIM_RESULT_NACK;
 803f33e:	23fc      	movs	r3, #252	; 0xfc
 803f340:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

                    // validate ACK
                    hHeader = (header_t*) payload;
 803f344:	687b      	ldr	r3, [r7, #4]
 803f346:	623b      	str	r3, [r7, #32]
                    if (Simcom_ProcessACK(hHeader)) {
 803f348:	6a38      	ldr	r0, [r7, #32]
 803f34a:	f000 f929 	bl	803f5a0 <Simcom_ProcessACK>
 803f34e:	4603      	mov	r3, r0
 803f350:	2b00      	cmp	r3, #0
 803f352:	d016      	beq.n	803f382 <Simcom_Upload+0x11e>
                        p = SIM_RESULT_OK;
 803f354:	2301      	movs	r3, #1
 803f356:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 803f35a:	e012      	b.n	803f382 <Simcom_Upload+0x11e>
                    }
                } else if (Simcom_Response(PREFIX_NACK) || Simcom_Response(PREFIX_COMMAND)) {
 803f35c:	4813      	ldr	r0, [pc, #76]	; (803f3ac <Simcom_Upload+0x148>)
 803f35e:	f7ff fb57 	bl	803ea10 <Simcom_Response>
 803f362:	4603      	mov	r3, r0
 803f364:	2b00      	cmp	r3, #0
 803f366:	d105      	bne.n	803f374 <Simcom_Upload+0x110>
 803f368:	4811      	ldr	r0, [pc, #68]	; (803f3b0 <Simcom_Upload+0x14c>)
 803f36a:	f7ff fb51 	bl	803ea10 <Simcom_Response>
 803f36e:	4603      	mov	r3, r0
 803f370:	2b00      	cmp	r3, #0
 803f372:	d003      	beq.n	803f37c <Simcom_Upload+0x118>
                    p = SIM_RESULT_NACK;
 803f374:	23fc      	movs	r3, #252	; 0xfc
 803f376:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 803f37a:	e002      	b.n	803f382 <Simcom_Upload+0x11e>
                } else {
                    p = SIM_RESULT_TIMEOUT;
 803f37c:	23ff      	movs	r3, #255	; 0xff
 803f37e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
                }
            }
        }
    }

    Simcom_Unlock();
 803f382:	f7ff fb39 	bl	803e9f8 <Simcom_Unlock>
    return p;
 803f386:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 803f38a:	4618      	mov	r0, r3
 803f38c:	372c      	adds	r7, #44	; 0x2c
 803f38e:	46bd      	mov	sp, r7
 803f390:	bd90      	pop	{r4, r7, pc}
 803f392:	bf00      	nop
 803f394:	200002b0 	.word	0x200002b0
 803f398:	08044070 	.word	0x08044070
 803f39c:	200002a8 	.word	0x200002a8
 803f3a0:	08044080 	.word	0x08044080
 803f3a4:	08044084 	.word	0x08044084
 803f3a8:	08044090 	.word	0x08044090
 803f3ac:	08044094 	.word	0x08044094
 803f3b0:	08044098 	.word	0x08044098

0803f3b4 <Simcom_Command>:

    return (p == SIM_RESULT_OK);
}
#endif

SIMCOM_RESULT Simcom_Command(char *data, char *res, uint32_t ms, uint16_t size) {
 803f3b4:	b580      	push	{r7, lr}
 803f3b6:	b086      	sub	sp, #24
 803f3b8:	af00      	add	r7, sp, #0
 803f3ba:	60f8      	str	r0, [r7, #12]
 803f3bc:	60b9      	str	r1, [r7, #8]
 803f3be:	607a      	str	r2, [r7, #4]
 803f3c0:	807b      	strh	r3, [r7, #2]
    SIMCOM_RESULT p = SIM_RESULT_ERROR;
 803f3c2:	2300      	movs	r3, #0
 803f3c4:	75fb      	strb	r3, [r7, #23]
    uint8_t upload = 1;
 803f3c6:	2301      	movs	r3, #1
 803f3c8:	75bb      	strb	r3, [r7, #22]

    // Handle default value
    if (res == NULL) {
 803f3ca:	68bb      	ldr	r3, [r7, #8]
 803f3cc:	2b00      	cmp	r3, #0
 803f3ce:	d101      	bne.n	803f3d4 <Simcom_Command+0x20>
        res = SIMCOM_RSP_OK;
 803f3d0:	4b28      	ldr	r3, [pc, #160]	; (803f474 <Simcom_Command+0xc0>)
 803f3d2:	60bb      	str	r3, [r7, #8]
    }
    if (!size) {
 803f3d4:	887b      	ldrh	r3, [r7, #2]
 803f3d6:	2b00      	cmp	r3, #0
 803f3d8:	d106      	bne.n	803f3e8 <Simcom_Command+0x34>
        upload = 0;
 803f3da:	2300      	movs	r3, #0
 803f3dc:	75bb      	strb	r3, [r7, #22]
        size = strlen(data);
 803f3de:	68f8      	ldr	r0, [r7, #12]
 803f3e0:	f7e0 ff28 	bl	8020234 <strlen>
 803f3e4:	4603      	mov	r3, r0
 803f3e6:	807b      	strh	r3, [r7, #2]
    }

    // only handle command if SIM_STATE_READY or BOOT_CMD
    if (SIM.state >= SIM_STATE_READY || (strcmp(data, SIMCOM_CMD_BOOT) == 0)) {
 803f3e8:	4b23      	ldr	r3, [pc, #140]	; (803f478 <Simcom_Command+0xc4>)
 803f3ea:	f993 3000 	ldrsb.w	r3, [r3]
 803f3ee:	2b00      	cmp	r3, #0
 803f3f0:	da06      	bge.n	803f400 <Simcom_Command+0x4c>
 803f3f2:	4922      	ldr	r1, [pc, #136]	; (803f47c <Simcom_Command+0xc8>)
 803f3f4:	68f8      	ldr	r0, [r7, #12]
 803f3f6:	f7e0 ff13 	bl	8020220 <strcmp>
 803f3fa:	4603      	mov	r3, r0
 803f3fc:	2b00      	cmp	r3, #0
 803f3fe:	d133      	bne.n	803f468 <Simcom_Command+0xb4>
        Simcom_Lock();
 803f400:	f7ff faec 	bl	803e9dc <Simcom_Lock>

        // Debug: print command
        if (SIMCOM_DEBUG) {
            if (!upload) {
 803f404:	7dbb      	ldrb	r3, [r7, #22]
 803f406:	2b00      	cmp	r3, #0
 803f408:	d108      	bne.n	803f41c <Simcom_Command+0x68>
                LOG_Str("\n=> ");
 803f40a:	481d      	ldr	r0, [pc, #116]	; (803f480 <Simcom_Command+0xcc>)
 803f40c:	f7ff f866 	bl	803e4dc <LOG_Str>
                LOG_Buf(data, size);
 803f410:	887b      	ldrh	r3, [r7, #2]
 803f412:	4619      	mov	r1, r3
 803f414:	68f8      	ldr	r0, [r7, #12]
 803f416:	f7ff f894 	bl	803e542 <LOG_Buf>
 803f41a:	e004      	b.n	803f426 <Simcom_Command+0x72>
            } else {
                LOG_BufHex(data, size);
 803f41c:	887b      	ldrh	r3, [r7, #2]
 803f41e:	4619      	mov	r1, r3
 803f420:	68f8      	ldr	r0, [r7, #12]
 803f422:	f7ff f8ad 	bl	803e580 <LOG_BufHex>
            }
            LOG_Enter();
 803f426:	f7fe ffdf 	bl	803e3e8 <LOG_Enter>
        }

        // send command
        p = Simcom_Execute(data, size, ms, res);
 803f42a:	8879      	ldrh	r1, [r7, #2]
 803f42c:	68bb      	ldr	r3, [r7, #8]
 803f42e:	687a      	ldr	r2, [r7, #4]
 803f430:	68f8      	ldr	r0, [r7, #12]
 803f432:	f000 f989 	bl	803f748 <Simcom_Execute>
 803f436:	4603      	mov	r3, r0
 803f438:	75fb      	strb	r3, [r7, #23]

        // Debug: print response
        if (SIMCOM_DEBUG) {
            char *FTPGET = "AT+FTPGET=2";
 803f43a:	4b12      	ldr	r3, [pc, #72]	; (803f484 <Simcom_Command+0xd0>)
 803f43c:	613b      	str	r3, [r7, #16]
            if (strncmp(data, FTPGET, strlen(FTPGET)) != 0) {
 803f43e:	6938      	ldr	r0, [r7, #16]
 803f440:	f7e0 fef8 	bl	8020234 <strlen>
 803f444:	4603      	mov	r3, r0
 803f446:	461a      	mov	r2, r3
 803f448:	6939      	ldr	r1, [r7, #16]
 803f44a:	68f8      	ldr	r0, [r7, #12]
 803f44c:	f000 fb90 	bl	803fb70 <strncmp>
 803f450:	4603      	mov	r3, r0
 803f452:	2b00      	cmp	r3, #0
 803f454:	d006      	beq.n	803f464 <Simcom_Command+0xb0>
                LOG_Buf(SIMCOM_UART_RX, sizeof(SIMCOM_UART_RX));
 803f456:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 803f45a:	480b      	ldr	r0, [pc, #44]	; (803f488 <Simcom_Command+0xd4>)
 803f45c:	f7ff f871 	bl	803e542 <LOG_Buf>
                LOG_Enter();
 803f460:	f7fe ffc2 	bl	803e3e8 <LOG_Enter>
            }
        }

        Simcom_Unlock();
 803f464:	f7ff fac8 	bl	803e9f8 <Simcom_Unlock>
    }

    return p;
 803f468:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 803f46c:	4618      	mov	r0, r3
 803f46e:	3718      	adds	r7, #24
 803f470:	46bd      	mov	sp, r7
 803f472:	bd80      	pop	{r7, pc}
 803f474:	0804409c 	.word	0x0804409c
 803f478:	200002a8 	.word	0x200002a8
 803f47c:	080440a0 	.word	0x080440a0
 803f480:	080440a4 	.word	0x080440a4
 803f484:	080440ac 	.word	0x080440ac
 803f488:	20008a9c 	.word	0x20008a9c

0803f48c <Simcom_IdleJob>:

SIMCOM_RESULT Simcom_IdleJob(uint8_t *iteration) {
 803f48c:	b580      	push	{r7, lr}
 803f48e:	b084      	sub	sp, #16
 803f490:	af00      	add	r7, sp, #0
 803f492:	6078      	str	r0, [r7, #4]
    SIMCOM_RESULT p = SIM_RESULT_ERROR;
 803f494:	2300      	movs	r3, #0
 803f496:	73fb      	strb	r3, [r7, #15]
    at_csq_t signal;

    // debug
    if (iteration != NULL) {
 803f498:	687b      	ldr	r3, [r7, #4]
 803f49a:	2b00      	cmp	r3, #0
 803f49c:	d00d      	beq.n	803f4ba <Simcom_IdleJob+0x2e>
        LOG_Str("Simcom:Iteration = ");
 803f49e:	4813      	ldr	r0, [pc, #76]	; (803f4ec <Simcom_IdleJob+0x60>)
 803f4a0:	f7ff f81c 	bl	803e4dc <LOG_Str>
        LOG_Int((*iteration)++);
 803f4a4:	687b      	ldr	r3, [r7, #4]
 803f4a6:	781b      	ldrb	r3, [r3, #0]
 803f4a8:	1c5a      	adds	r2, r3, #1
 803f4aa:	b2d1      	uxtb	r1, r2
 803f4ac:	687a      	ldr	r2, [r7, #4]
 803f4ae:	7011      	strb	r1, [r2, #0]
 803f4b0:	4618      	mov	r0, r3
 803f4b2:	f7fe ffa5 	bl	803e400 <LOG_Int>
        LOG_Enter();
 803f4b6:	f7fe ff97 	bl	803e3e8 <LOG_Enter>
    }

    // other routines
    p = AT_SignalQualityReport(&signal);
 803f4ba:	f107 030c 	add.w	r3, r7, #12
 803f4be:	4618      	mov	r0, r3
 803f4c0:	f7fd fd8a 	bl	803cfd8 <AT_SignalQualityReport>
 803f4c4:	4603      	mov	r3, r0
 803f4c6:	73fb      	strb	r3, [r7, #15]
    if (p > 0) {
 803f4c8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 803f4cc:	2b00      	cmp	r3, #0
 803f4ce:	dd02      	ble.n	803f4d6 <Simcom_IdleJob+0x4a>
        SIM.signal = signal.percent;
 803f4d0:	7bba      	ldrb	r2, [r7, #14]
 803f4d2:	4b07      	ldr	r3, [pc, #28]	; (803f4f0 <Simcom_IdleJob+0x64>)
 803f4d4:	741a      	strb	r2, [r3, #16]
    }
#if (!BOOTLOADER)
    p = AT_ConnectionStatusSingle(&(SIM.ip_status));
 803f4d6:	4807      	ldr	r0, [pc, #28]	; (803f4f4 <Simcom_IdleJob+0x68>)
 803f4d8:	f7fd fe2c 	bl	803d134 <AT_ConnectionStatusSingle>
 803f4dc:	4603      	mov	r3, r0
 803f4de:	73fb      	strb	r3, [r7, #15]
#endif
    return p;
 803f4e0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 803f4e4:	4618      	mov	r0, r3
 803f4e6:	3710      	adds	r7, #16
 803f4e8:	46bd      	mov	sp, r7
 803f4ea:	bd80      	pop	{r7, pc}
 803f4ec:	080440b8 	.word	0x080440b8
 803f4f0:	200002a8 	.word	0x200002a8
 803f4f4:	200002b0 	.word	0x200002b0

0803f4f8 <Simcom_ProcessCommando>:

/* Private functions implementation --------------------------------------------*/
#if (!BOOTLOADER)
static SIMCOM_RESULT Simcom_ProcessCommando(command_t *command) {
 803f4f8:	b5b0      	push	{r4, r5, r7, lr}
 803f4fa:	b086      	sub	sp, #24
 803f4fc:	af00      	add	r7, sp, #0
 803f4fe:	6078      	str	r0, [r7, #4]
    SIMCOM_RESULT p = SIM_RESULT_ERROR;
 803f500:	2300      	movs	r3, #0
 803f502:	75fb      	strb	r3, [r7, #23]
    uint32_t crcValue;
    char *str = NULL;
 803f504:	2300      	movs	r3, #0
 803f506:	613b      	str	r3, [r7, #16]

    Simcom_Lock();
 803f508:	f7ff fa68 	bl	803e9dc <Simcom_Lock>
    if (Simcom_Response(SIMCOM_RSP_IPD)) {
 803f50c:	4821      	ldr	r0, [pc, #132]	; (803f594 <Simcom_ProcessCommando+0x9c>)
 803f50e:	f7ff fa7f 	bl	803ea10 <Simcom_Response>
 803f512:	4603      	mov	r3, r0
 803f514:	2b00      	cmp	r3, #0
 803f516:	d035      	beq.n	803f584 <Simcom_ProcessCommando+0x8c>
        // get pointer reference
        str = Simcom_Response(PREFIX_ACK);
 803f518:	481f      	ldr	r0, [pc, #124]	; (803f598 <Simcom_ProcessCommando+0xa0>)
 803f51a:	f7ff fa79 	bl	803ea10 <Simcom_Response>
 803f51e:	6138      	str	r0, [r7, #16]
        if (str) {
 803f520:	693b      	ldr	r3, [r7, #16]
 803f522:	2b00      	cmp	r3, #0
 803f524:	d007      	beq.n	803f536 <Simcom_ProcessCommando+0x3e>
            str = strstr(str + sizeof(ack_t), PREFIX_COMMAND);
 803f526:	693b      	ldr	r3, [r7, #16]
 803f528:	3305      	adds	r3, #5
 803f52a:	491c      	ldr	r1, [pc, #112]	; (803f59c <Simcom_ProcessCommando+0xa4>)
 803f52c:	4618      	mov	r0, r3
 803f52e:	f000 fb31 	bl	803fb94 <strstr>
 803f532:	6138      	str	r0, [r7, #16]
 803f534:	e003      	b.n	803f53e <Simcom_ProcessCommando+0x46>
        } else {
            str = Simcom_Response(PREFIX_COMMAND);
 803f536:	4819      	ldr	r0, [pc, #100]	; (803f59c <Simcom_ProcessCommando+0xa4>)
 803f538:	f7ff fa6a 	bl	803ea10 <Simcom_Response>
 803f53c:	6138      	str	r0, [r7, #16]
        }

        if (str != NULL) {
 803f53e:	693b      	ldr	r3, [r7, #16]
 803f540:	2b00      	cmp	r3, #0
 803f542:	d01f      	beq.n	803f584 <Simcom_ProcessCommando+0x8c>
            // copy the whole value (any time the buffer can change)
            *command = *(command_t*) str;
 803f544:	687b      	ldr	r3, [r7, #4]
 803f546:	693a      	ldr	r2, [r7, #16]
 803f548:	6815      	ldr	r5, [r2, #0]
 803f54a:	6854      	ldr	r4, [r2, #4]
 803f54c:	6890      	ldr	r0, [r2, #8]
 803f54e:	68d1      	ldr	r1, [r2, #12]
 803f550:	601d      	str	r5, [r3, #0]
 803f552:	605c      	str	r4, [r3, #4]
 803f554:	6098      	str	r0, [r3, #8]
 803f556:	60d9      	str	r1, [r3, #12]
 803f558:	7c12      	ldrb	r2, [r2, #16]
 803f55a:	741a      	strb	r2, [r3, #16]

            // check the Size
            if (command->header.size == sizeof(command->data)) {
 803f55c:	687b      	ldr	r3, [r7, #4]
 803f55e:	799b      	ldrb	r3, [r3, #6]
 803f560:	2b0a      	cmp	r3, #10
 803f562:	d10f      	bne.n	803f584 <Simcom_ProcessCommando+0x8c>
                // calculate the CRC
                crcValue = CRC_Calculate8(
 803f564:	687b      	ldr	r3, [r7, #4]
 803f566:	3306      	adds	r3, #6
 803f568:	2200      	movs	r2, #0
 803f56a:	210b      	movs	r1, #11
 803f56c:	4618      	mov	r0, r3
 803f56e:	f7fe fe1d 	bl	803e1ac <CRC_Calculate8>
 803f572:	60f8      	str	r0, [r7, #12]
                        (uint8_t*) &(command->header.size),
                        sizeof(command->header.size) + sizeof(command->data),
                        0);

                // check the CRC
                if (command->header.crc == crcValue) {
 803f574:	687b      	ldr	r3, [r7, #4]
 803f576:	f8d3 3002 	ldr.w	r3, [r3, #2]
 803f57a:	68fa      	ldr	r2, [r7, #12]
 803f57c:	429a      	cmp	r2, r3
 803f57e:	d101      	bne.n	803f584 <Simcom_ProcessCommando+0x8c>
                    p = SIM_RESULT_OK;
 803f580:	2301      	movs	r3, #1
 803f582:	75fb      	strb	r3, [r7, #23]
                }
            }
        }
    }
    Simcom_Unlock();
 803f584:	f7ff fa38 	bl	803e9f8 <Simcom_Unlock>

    return p;
 803f588:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 803f58c:	4618      	mov	r0, r3
 803f58e:	3718      	adds	r7, #24
 803f590:	46bd      	mov	sp, r7
 803f592:	bdb0      	pop	{r4, r5, r7, pc}
 803f594:	080440cc 	.word	0x080440cc
 803f598:	08044090 	.word	0x08044090
 803f59c:	08044098 	.word	0x08044098

0803f5a0 <Simcom_ProcessACK>:

static SIMCOM_RESULT Simcom_ProcessACK(header_t *header) {
 803f5a0:	b580      	push	{r7, lr}
 803f5a2:	b086      	sub	sp, #24
 803f5a4:	af00      	add	r7, sp, #0
 803f5a6:	6078      	str	r0, [r7, #4]
    SIMCOM_RESULT p = SIM_RESULT_ERROR;
 803f5a8:	2300      	movs	r3, #0
 803f5aa:	75fb      	strb	r3, [r7, #23]
    ack_t ack;
    char *str = NULL;
 803f5ac:	2300      	movs	r3, #0
 803f5ae:	613b      	str	r3, [r7, #16]

    Simcom_Lock();
 803f5b0:	f7ff fa14 	bl	803e9dc <Simcom_Lock>
    if (Simcom_Response(SIMCOM_RSP_IPD)) {
 803f5b4:	4815      	ldr	r0, [pc, #84]	; (803f60c <Simcom_ProcessACK+0x6c>)
 803f5b6:	f7ff fa2b 	bl	803ea10 <Simcom_Response>
 803f5ba:	4603      	mov	r3, r0
 803f5bc:	2b00      	cmp	r3, #0
 803f5be:	d01c      	beq.n	803f5fa <Simcom_ProcessACK+0x5a>
        // parse ACK
        str = Simcom_Response(PREFIX_ACK);
 803f5c0:	4813      	ldr	r0, [pc, #76]	; (803f610 <Simcom_ProcessACK+0x70>)
 803f5c2:	f7ff fa25 	bl	803ea10 <Simcom_Response>
 803f5c6:	6138      	str	r0, [r7, #16]
        if (str != NULL) {
 803f5c8:	693b      	ldr	r3, [r7, #16]
 803f5ca:	2b00      	cmp	r3, #0
 803f5cc:	d015      	beq.n	803f5fa <Simcom_ProcessACK+0x5a>
            ack = *(ack_t*) str;
 803f5ce:	693a      	ldr	r2, [r7, #16]
 803f5d0:	f107 0308 	add.w	r3, r7, #8
 803f5d4:	6810      	ldr	r0, [r2, #0]
 803f5d6:	6018      	str	r0, [r3, #0]
 803f5d8:	7912      	ldrb	r2, [r2, #4]
 803f5da:	711a      	strb	r2, [r3, #4]

            // validate the value
            if (header->frame_id == ack.frame_id &&
 803f5dc:	687b      	ldr	r3, [r7, #4]
 803f5de:	79da      	ldrb	r2, [r3, #7]
 803f5e0:	7abb      	ldrb	r3, [r7, #10]
 803f5e2:	429a      	cmp	r2, r3
 803f5e4:	d109      	bne.n	803f5fa <Simcom_ProcessACK+0x5a>
                    header->seq_id == ack.seq_id) {
 803f5e6:	687b      	ldr	r3, [r7, #4]
 803f5e8:	899b      	ldrh	r3, [r3, #12]
 803f5ea:	b29a      	uxth	r2, r3
 803f5ec:	f8b7 300b 	ldrh.w	r3, [r7, #11]
 803f5f0:	b29b      	uxth	r3, r3
            if (header->frame_id == ack.frame_id &&
 803f5f2:	429a      	cmp	r2, r3
 803f5f4:	d101      	bne.n	803f5fa <Simcom_ProcessACK+0x5a>
                p = SIM_RESULT_OK;
 803f5f6:	2301      	movs	r3, #1
 803f5f8:	75fb      	strb	r3, [r7, #23]
            }
        }
    }

    Simcom_Unlock();
 803f5fa:	f7ff f9fd 	bl	803e9f8 <Simcom_Unlock>
    return p;
 803f5fe:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 803f602:	4618      	mov	r0, r3
 803f604:	3718      	adds	r7, #24
 803f606:	46bd      	mov	sp, r7
 803f608:	bd80      	pop	{r7, pc}
 803f60a:	bf00      	nop
 803f60c:	080440cc 	.word	0x080440cc
 803f610:	08044090 	.word	0x08044090

0803f614 <Simcom_CommandoIRQ>:

static uint8_t Simcom_CommandoIRQ(void) {
 803f614:	b580      	push	{r7, lr}
 803f616:	af00      	add	r7, sp, #0
    return Simcom_Response(PREFIX_COMMAND) != NULL;
 803f618:	4805      	ldr	r0, [pc, #20]	; (803f630 <Simcom_CommandoIRQ+0x1c>)
 803f61a:	f7ff f9f9 	bl	803ea10 <Simcom_Response>
 803f61e:	4603      	mov	r3, r0
 803f620:	2b00      	cmp	r3, #0
 803f622:	bf14      	ite	ne
 803f624:	2301      	movne	r3, #1
 803f626:	2300      	moveq	r3, #0
 803f628:	b2db      	uxtb	r3, r3
}
 803f62a:	4618      	mov	r0, r3
 803f62c:	bd80      	pop	{r7, pc}
 803f62e:	bf00      	nop
 803f630:	08044098 	.word	0x08044098

0803f634 <Simcom_Ready>:
#endif

static SIMCOM_RESULT Simcom_Ready(void) {
 803f634:	b580      	push	{r7, lr}
 803f636:	b082      	sub	sp, #8
 803f638:	af00      	add	r7, sp, #0
    uint32_t tick;

#if (!BOOTLOADER)
    // save event
    VCU.SetEvent(EV_VCU_NETWORK_RESTART, 1);
 803f63a:	4b1a      	ldr	r3, [pc, #104]	; (803f6a4 <Simcom_Ready+0x70>)
 803f63c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 803f63e:	2201      	movs	r2, #1
 803f640:	f04f 0001 	mov.w	r0, #1
 803f644:	f04f 0100 	mov.w	r1, #0
 803f648:	4798      	blx	r3
#endif

    // wait until 1s response
    tick = _GetTickMS();
 803f64a:	f000 f94a 	bl	803f8e2 <_GetTickMS>
 803f64e:	6078      	str	r0, [r7, #4]
    while (SIM.state == SIM_STATE_DOWN) {
 803f650:	e016      	b.n	803f680 <Simcom_Ready+0x4c>
        if (Simcom_Response(SIMCOM_RSP_READY)
 803f652:	4815      	ldr	r0, [pc, #84]	; (803f6a8 <Simcom_Ready+0x74>)
 803f654:	f7ff f9dc 	bl	803ea10 <Simcom_Response>
 803f658:	4603      	mov	r3, r0
 803f65a:	2b00      	cmp	r3, #0
 803f65c:	d116      	bne.n	803f68c <Simcom_Ready+0x58>
                || Simcom_Response(SIMCOM_RSP_OK)
 803f65e:	4813      	ldr	r0, [pc, #76]	; (803f6ac <Simcom_Ready+0x78>)
 803f660:	f7ff f9d6 	bl	803ea10 <Simcom_Response>
 803f664:	4603      	mov	r3, r0
 803f666:	2b00      	cmp	r3, #0
 803f668:	d110      	bne.n	803f68c <Simcom_Ready+0x58>
                || (_GetTickMS() - tick) >= NET_BOOT_TIMEOUT) {
 803f66a:	f000 f93a 	bl	803f8e2 <_GetTickMS>
 803f66e:	4602      	mov	r2, r0
 803f670:	687b      	ldr	r3, [r7, #4]
 803f672:	1ad3      	subs	r3, r2, r3
 803f674:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 803f678:	d208      	bcs.n	803f68c <Simcom_Ready+0x58>
            break;
        }
        _DelayMS(1);
 803f67a:	2001      	movs	r0, #1
 803f67c:	f000 f926 	bl	803f8cc <_DelayMS>
    while (SIM.state == SIM_STATE_DOWN) {
 803f680:	4b0b      	ldr	r3, [pc, #44]	; (803f6b0 <Simcom_Ready+0x7c>)
 803f682:	f993 3000 	ldrsb.w	r3, [r3]
 803f686:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 803f68a:	d0e2      	beq.n	803f652 <Simcom_Ready+0x1e>
    }

    // check
    return Simcom_Command(SIMCOM_CMD_BOOT, SIMCOM_RSP_READY, 1000, 0);
 803f68c:	2300      	movs	r3, #0
 803f68e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 803f692:	4905      	ldr	r1, [pc, #20]	; (803f6a8 <Simcom_Ready+0x74>)
 803f694:	4807      	ldr	r0, [pc, #28]	; (803f6b4 <Simcom_Ready+0x80>)
 803f696:	f7ff fe8d 	bl	803f3b4 <Simcom_Command>
 803f69a:	4603      	mov	r3, r0
}
 803f69c:	4618      	mov	r0, r3
 803f69e:	3708      	adds	r7, #8
 803f6a0:	46bd      	mov	sp, r7
 803f6a2:	bd80      	pop	{r7, pc}
 803f6a4:	20000228 	.word	0x20000228
 803f6a8:	080440d4 	.word	0x080440d4
 803f6ac:	0804409c 	.word	0x0804409c
 803f6b0:	200002a8 	.word	0x200002a8
 803f6b4:	080440a0 	.word	0x080440a0

0803f6b8 <Simcom_Power>:

static SIMCOM_RESULT Simcom_Power(void) {
 803f6b8:	b580      	push	{r7, lr}
 803f6ba:	af00      	add	r7, sp, #0
    LOG_StrLn("Simcom:Powered");
 803f6bc:	4814      	ldr	r0, [pc, #80]	; (803f710 <Simcom_Power+0x58>)
 803f6be:	f7fe ff25 	bl	803e50c <LOG_StrLn>
    // reset buffer
    SIMCOM_Reset_Buffer();
 803f6c2:	f7fd fc37 	bl	803cf34 <SIMCOM_Reset_Buffer>

    // power control
    HAL_GPIO_WritePin(INT_NET_PWR_GPIO_Port, INT_NET_PWR_Pin, 0);
 803f6c6:	2200      	movs	r2, #0
 803f6c8:	2101      	movs	r1, #1
 803f6ca:	4812      	ldr	r0, [pc, #72]	; (803f714 <Simcom_Power+0x5c>)
 803f6cc:	f7f0 fce8 	bl	80300a0 <HAL_GPIO_WritePin>
    _DelayMS(100);
 803f6d0:	2064      	movs	r0, #100	; 0x64
 803f6d2:	f000 f8fb 	bl	803f8cc <_DelayMS>
    HAL_GPIO_WritePin(INT_NET_PWR_GPIO_Port, INT_NET_PWR_Pin, 1);
 803f6d6:	2201      	movs	r2, #1
 803f6d8:	2101      	movs	r1, #1
 803f6da:	480e      	ldr	r0, [pc, #56]	; (803f714 <Simcom_Power+0x5c>)
 803f6dc:	f7f0 fce0 	bl	80300a0 <HAL_GPIO_WritePin>
    _DelayMS(1000);
 803f6e0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 803f6e4:	f000 f8f2 	bl	803f8cc <_DelayMS>

    // simcom reset pin
    HAL_GPIO_WritePin(INT_NET_RST_GPIO_Port, INT_NET_RST_Pin, 1);
 803f6e8:	2201      	movs	r2, #1
 803f6ea:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 803f6ee:	480a      	ldr	r0, [pc, #40]	; (803f718 <Simcom_Power+0x60>)
 803f6f0:	f7f0 fcd6 	bl	80300a0 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 803f6f4:	2001      	movs	r0, #1
 803f6f6:	f7ec fded 	bl	802c2d4 <HAL_Delay>
    HAL_GPIO_WritePin(INT_NET_RST_GPIO_Port, INT_NET_RST_Pin, 0);
 803f6fa:	2200      	movs	r2, #0
 803f6fc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 803f700:	4805      	ldr	r0, [pc, #20]	; (803f718 <Simcom_Power+0x60>)
 803f702:	f7f0 fccd 	bl	80300a0 <HAL_GPIO_WritePin>

    // wait response
    return Simcom_Ready();
 803f706:	f7ff ff95 	bl	803f634 <Simcom_Ready>
 803f70a:	4603      	mov	r3, r0
}
 803f70c:	4618      	mov	r0, r3
 803f70e:	bd80      	pop	{r7, pc}
 803f710:	080440d8 	.word	0x080440d8
 803f714:	40020800 	.word	0x40020800
 803f718:	40020400 	.word	0x40020400

0803f71c <Simcom_Sleep>:

static void Simcom_Sleep(uint8_t state) {
 803f71c:	b580      	push	{r7, lr}
 803f71e:	b082      	sub	sp, #8
 803f720:	af00      	add	r7, sp, #0
 803f722:	4603      	mov	r3, r0
 803f724:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(INT_NET_DTR_GPIO_Port, INT_NET_DTR_Pin, state);
 803f726:	79fb      	ldrb	r3, [r7, #7]
 803f728:	461a      	mov	r2, r3
 803f72a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 803f72e:	4805      	ldr	r0, [pc, #20]	; (803f744 <Simcom_Sleep+0x28>)
 803f730:	f7f0 fcb6 	bl	80300a0 <HAL_GPIO_WritePin>
    _DelayMS(50);
 803f734:	2032      	movs	r0, #50	; 0x32
 803f736:	f000 f8c9 	bl	803f8cc <_DelayMS>
}
 803f73a:	bf00      	nop
 803f73c:	3708      	adds	r7, #8
 803f73e:	46bd      	mov	sp, r7
 803f740:	bd80      	pop	{r7, pc}
 803f742:	bf00      	nop
 803f744:	40020400 	.word	0x40020400

0803f748 <Simcom_Execute>:

static SIMCOM_RESULT Simcom_Execute(char *data, uint16_t size, uint32_t ms, char *res) {
 803f748:	b580      	push	{r7, lr}
 803f74a:	b088      	sub	sp, #32
 803f74c:	af00      	add	r7, sp, #0
 803f74e:	60f8      	str	r0, [r7, #12]
 803f750:	607a      	str	r2, [r7, #4]
 803f752:	603b      	str	r3, [r7, #0]
 803f754:	460b      	mov	r3, r1
 803f756:	817b      	strh	r3, [r7, #10]
    SIMCOM_RESULT p = SIM_RESULT_ERROR;
 803f758:	2300      	movs	r3, #0
 803f75a:	77fb      	strb	r3, [r7, #31]
    uint32_t tick, timeout = 0;
 803f75c:	2300      	movs	r3, #0
 803f75e:	61bb      	str	r3, [r7, #24]

    Simcom_Lock();
 803f760:	f7ff f93c 	bl	803e9dc <Simcom_Lock>
    // wake-up the SIMCOM
    Simcom_Sleep(0);
 803f764:	2000      	movs	r0, #0
 803f766:	f7ff ffd9 	bl	803f71c <Simcom_Sleep>

    // transmit to serial (low-level)
    Simcom_BeforeTransmitHook();
 803f76a:	f000 f897 	bl	803f89c <Simcom_BeforeTransmitHook>
    SIMCOM_Transmit(data, size);
 803f76e:	897b      	ldrh	r3, [r7, #10]
 803f770:	4619      	mov	r1, r3
 803f772:	68f8      	ldr	r0, [r7, #12]
 803f774:	f7fd fbf0 	bl	803cf58 <SIMCOM_Transmit>

    // convert time to tick
    timeout = (ms + NET_EXTRA_TIME );
 803f778:	687b      	ldr	r3, [r7, #4]
 803f77a:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 803f77e:	61bb      	str	r3, [r7, #24]
    // set timeout guard
    tick = _GetTickMS();
 803f780:	f000 f8af 	bl	803f8e2 <_GetTickMS>
 803f784:	6178      	str	r0, [r7, #20]

    // wait response from SIMCOM
    while (1) {
        if (Simcom_Response(res)
 803f786:	6838      	ldr	r0, [r7, #0]
 803f788:	f7ff f942 	bl	803ea10 <Simcom_Response>
 803f78c:	4603      	mov	r3, r0
 803f78e:	2b00      	cmp	r3, #0
 803f790:	d118      	bne.n	803f7c4 <Simcom_Execute+0x7c>
                || Simcom_Response(SIMCOM_RSP_ERROR)
 803f792:	483a      	ldr	r0, [pc, #232]	; (803f87c <Simcom_Execute+0x134>)
 803f794:	f7ff f93c 	bl	803ea10 <Simcom_Response>
 803f798:	4603      	mov	r3, r0
 803f79a:	2b00      	cmp	r3, #0
 803f79c:	d112      	bne.n	803f7c4 <Simcom_Execute+0x7c>
                || Simcom_Response(SIMCOM_RSP_READY)
 803f79e:	4838      	ldr	r0, [pc, #224]	; (803f880 <Simcom_Execute+0x138>)
 803f7a0:	f7ff f936 	bl	803ea10 <Simcom_Response>
 803f7a4:	4603      	mov	r3, r0
 803f7a6:	2b00      	cmp	r3, #0
 803f7a8:	d10c      	bne.n	803f7c4 <Simcom_Execute+0x7c>
                #if (!BOOTLOADER)
                || Simcom_CommandoIRQ()
 803f7aa:	f7ff ff33 	bl	803f614 <Simcom_CommandoIRQ>
 803f7ae:	4603      	mov	r3, r0
 803f7b0:	2b00      	cmp	r3, #0
 803f7b2:	d107      	bne.n	803f7c4 <Simcom_Execute+0x7c>
#endif
                || (_GetTickMS() - tick) >= timeout) {
 803f7b4:	f000 f895 	bl	803f8e2 <_GetTickMS>
 803f7b8:	4602      	mov	r2, r0
 803f7ba:	697b      	ldr	r3, [r7, #20]
 803f7bc:	1ad3      	subs	r3, r2, r3
 803f7be:	69ba      	ldr	r2, [r7, #24]
 803f7c0:	429a      	cmp	r2, r3
 803f7c2:	d84a      	bhi.n	803f85a <Simcom_Execute+0x112>

            // check response
            if (Simcom_Response(res)) {
 803f7c4:	6838      	ldr	r0, [r7, #0]
 803f7c6:	f7ff f923 	bl	803ea10 <Simcom_Response>
 803f7ca:	4603      	mov	r3, r0
 803f7cc:	2b00      	cmp	r3, #0
 803f7ce:	d001      	beq.n	803f7d4 <Simcom_Execute+0x8c>
                p = SIM_RESULT_OK;
 803f7d0:	2301      	movs	r3, #1
 803f7d2:	77fb      	strb	r3, [r7, #31]
            }

            // Handle failure
            if (p != SIM_RESULT_OK) {
 803f7d4:	f997 301f 	ldrsb.w	r3, [r7, #31]
 803f7d8:	2b01      	cmp	r3, #1
 803f7da:	d042      	beq.n	803f862 <Simcom_Execute+0x11a>
                // exception for no response
                if (strlen(SIMCOM_UART_RX) == 0) {
 803f7dc:	4b29      	ldr	r3, [pc, #164]	; (803f884 <Simcom_Execute+0x13c>)
 803f7de:	781b      	ldrb	r3, [r3, #0]
 803f7e0:	2b00      	cmp	r3, #0
 803f7e2:	d108      	bne.n	803f7f6 <Simcom_Execute+0xae>
                    p = SIM_RESULT_NO_RESPONSE;
 803f7e4:	23fe      	movs	r3, #254	; 0xfe
 803f7e6:	77fb      	strb	r3, [r7, #31]
                    SIM.state = SIM_STATE_DOWN;
 803f7e8:	4b27      	ldr	r3, [pc, #156]	; (803f888 <Simcom_Execute+0x140>)
 803f7ea:	22ff      	movs	r2, #255	; 0xff
 803f7ec:	701a      	strb	r2, [r3, #0]
                    LOG_StrLn("Simcom:NoResponse");
 803f7ee:	4827      	ldr	r0, [pc, #156]	; (803f88c <Simcom_Execute+0x144>)
 803f7f0:	f7fe fe8c 	bl	803e50c <LOG_StrLn>
                    }
                }
            }

            // exit loop
            break;
 803f7f4:	e035      	b.n	803f862 <Simcom_Execute+0x11a>
                else if (Simcom_CommandoIRQ()) {
 803f7f6:	f7ff ff0d 	bl	803f614 <Simcom_CommandoIRQ>
 803f7fa:	4603      	mov	r3, r0
 803f7fc:	2b00      	cmp	r3, #0
 803f7fe:	d002      	beq.n	803f806 <Simcom_Execute+0xbe>
                    p = SIM_RESULT_TIMEOUT;
 803f800:	23ff      	movs	r3, #255	; 0xff
 803f802:	77fb      	strb	r3, [r7, #31]
            break;
 803f804:	e02d      	b.n	803f862 <Simcom_Execute+0x11a>
                    if (Simcom_Response(SIMCOM_RSP_READY) && (SIM.state >= SIM_STATE_READY)) {
 803f806:	481e      	ldr	r0, [pc, #120]	; (803f880 <Simcom_Execute+0x138>)
 803f808:	f7ff f902 	bl	803ea10 <Simcom_Response>
 803f80c:	4603      	mov	r3, r0
 803f80e:	2b00      	cmp	r3, #0
 803f810:	d015      	beq.n	803f83e <Simcom_Execute+0xf6>
 803f812:	4b1d      	ldr	r3, [pc, #116]	; (803f888 <Simcom_Execute+0x140>)
 803f814:	f993 3000 	ldrsb.w	r3, [r3]
 803f818:	2b00      	cmp	r3, #0
 803f81a:	db10      	blt.n	803f83e <Simcom_Execute+0xf6>
                        LOG_StrLn("Simcom:Restarted");
 803f81c:	481c      	ldr	r0, [pc, #112]	; (803f890 <Simcom_Execute+0x148>)
 803f81e:	f7fe fe75 	bl	803e50c <LOG_StrLn>
                        p = SIM_RESULT_RESTARTED;
 803f822:	23fd      	movs	r3, #253	; 0xfd
 803f824:	77fb      	strb	r3, [r7, #31]
                        SIM.state = SIM_STATE_READY;
 803f826:	4b18      	ldr	r3, [pc, #96]	; (803f888 <Simcom_Execute+0x140>)
 803f828:	2200      	movs	r2, #0
 803f82a:	701a      	strb	r2, [r3, #0]
                        VCU.SetEvent(EV_VCU_NETWORK_RESTART, 1);
 803f82c:	4b19      	ldr	r3, [pc, #100]	; (803f894 <Simcom_Execute+0x14c>)
 803f82e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 803f830:	2201      	movs	r2, #1
 803f832:	f04f 0001 	mov.w	r0, #1
 803f836:	f04f 0100 	mov.w	r1, #0
 803f83a:	4798      	blx	r3
            break;
 803f83c:	e011      	b.n	803f862 <Simcom_Execute+0x11a>
                    else if ((_GetTickMS() - tick) >= timeout) {
 803f83e:	f000 f850 	bl	803f8e2 <_GetTickMS>
 803f842:	4602      	mov	r2, r0
 803f844:	697b      	ldr	r3, [r7, #20]
 803f846:	1ad3      	subs	r3, r2, r3
 803f848:	69ba      	ldr	r2, [r7, #24]
 803f84a:	429a      	cmp	r2, r3
 803f84c:	d809      	bhi.n	803f862 <Simcom_Execute+0x11a>
                        LOG_StrLn("Simcom:Timeout");
 803f84e:	4812      	ldr	r0, [pc, #72]	; (803f898 <Simcom_Execute+0x150>)
 803f850:	f7fe fe5c 	bl	803e50c <LOG_StrLn>
                        p = SIM_RESULT_TIMEOUT;
 803f854:	23ff      	movs	r3, #255	; 0xff
 803f856:	77fb      	strb	r3, [r7, #31]
            break;
 803f858:	e003      	b.n	803f862 <Simcom_Execute+0x11a>
        }
        _DelayMS(10);
 803f85a:	200a      	movs	r0, #10
 803f85c:	f000 f836 	bl	803f8cc <_DelayMS>
        if (Simcom_Response(res)
 803f860:	e791      	b.n	803f786 <Simcom_Execute+0x3e>
            break;
 803f862:	bf00      	nop
    }

    // sleep the SIMCOM
    Simcom_Sleep(1);
 803f864:	2001      	movs	r0, #1
 803f866:	f7ff ff59 	bl	803f71c <Simcom_Sleep>
    Simcom_Unlock();
 803f86a:	f7ff f8c5 	bl	803e9f8 <Simcom_Unlock>
    return p;
 803f86e:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 803f872:	4618      	mov	r0, r3
 803f874:	3720      	adds	r7, #32
 803f876:	46bd      	mov	sp, r7
 803f878:	bd80      	pop	{r7, pc}
 803f87a:	bf00      	nop
 803f87c:	080440e8 	.word	0x080440e8
 803f880:	080440d4 	.word	0x080440d4
 803f884:	20008a9c 	.word	0x20008a9c
 803f888:	200002a8 	.word	0x200002a8
 803f88c:	080440f0 	.word	0x080440f0
 803f890:	08044104 	.word	0x08044104
 803f894:	20000228 	.word	0x20000228
 803f898:	08044118 	.word	0x08044118

0803f89c <Simcom_BeforeTransmitHook>:

static void Simcom_BeforeTransmitHook(void) {
 803f89c:	b580      	push	{r7, lr}
 803f89e:	b086      	sub	sp, #24
 803f8a0:	af00      	add	r7, sp, #0
#if (!BOOTLOADER)
    command_t hCommand;
    // handle Commando (if any)
    if (Simcom_ProcessCommando(&hCommand)) {
 803f8a2:	1d3b      	adds	r3, r7, #4
 803f8a4:	4618      	mov	r0, r3
 803f8a6:	f7ff fe27 	bl	803f4f8 <Simcom_ProcessCommando>
 803f8aa:	4603      	mov	r3, r0
 803f8ac:	2b00      	cmp	r3, #0
 803f8ae:	d006      	beq.n	803f8be <Simcom_BeforeTransmitHook+0x22>
        osMessageQueuePut(CommandQueueHandle, &hCommand, 0U, 0U);
 803f8b0:	4b05      	ldr	r3, [pc, #20]	; (803f8c8 <Simcom_BeforeTransmitHook+0x2c>)
 803f8b2:	6818      	ldr	r0, [r3, #0]
 803f8b4:	1d39      	adds	r1, r7, #4
 803f8b6:	2300      	movs	r3, #0
 803f8b8:	2200      	movs	r2, #0
 803f8ba:	f7f8 fbd5 	bl	8038068 <osMessageQueuePut>
    //  LOG_StrLn("============ SIMCOM DEBUG ============");
    //  LOG_Buf(SIMCOM_UART_RX, strlen(SIMCOM_UART_RX));
    //  LOG_Enter();
    //  LOG_StrLn("======================================");

}
 803f8be:	bf00      	nop
 803f8c0:	3718      	adds	r7, #24
 803f8c2:	46bd      	mov	sp, r7
 803f8c4:	bd80      	pop	{r7, pc}
 803f8c6:	bf00      	nop
 803f8c8:	2000895c 	.word	0x2000895c

0803f8cc <_DelayMS>:
extern vcu_t VCU;
extern sw_t SW;
#endif

/* Public functions implementation --------------------------------------------*/
void _DelayMS(uint32_t ms) {
 803f8cc:	b580      	push	{r7, lr}
 803f8ce:	b082      	sub	sp, #8
 803f8d0:	af00      	add	r7, sp, #0
 803f8d2:	6078      	str	r0, [r7, #4]
#if RTOS_ENABLE
    osDelay(ms);
 803f8d4:	6878      	ldr	r0, [r7, #4]
 803f8d6:	f7f8 f86b 	bl	80379b0 <osDelay>
#else
    HAL_Delay(ms);
#endif
}
 803f8da:	bf00      	nop
 803f8dc:	3708      	adds	r7, #8
 803f8de:	46bd      	mov	sp, r7
 803f8e0:	bd80      	pop	{r7, pc}

0803f8e2 <_GetTickMS>:

uint32_t _GetTickMS(void) {
 803f8e2:	b580      	push	{r7, lr}
 803f8e4:	af00      	add	r7, sp, #0
#if RTOS_ENABLE
    return osKernelGetTickCount();
 803f8e6:	f7f7 fe4f 	bl	8037588 <osKernelGetTickCount>
 803f8ea:	4603      	mov	r3, r0
#else
    return HAL_GetTick();
#endif
}
 803f8ec:	4618      	mov	r0, r3
 803f8ee:	bd80      	pop	{r7, pc}

0803f8f0 <_LedWrite>:

uint8_t _LedRead(void) {
    return HAL_GPIO_ReadPin(SYS_LED_GPIO_Port, SYS_LED_Pin);
}

void _LedWrite(uint8_t state) {
 803f8f0:	b580      	push	{r7, lr}
 803f8f2:	b082      	sub	sp, #8
 803f8f4:	af00      	add	r7, sp, #0
 803f8f6:	4603      	mov	r3, r0
 803f8f8:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(SYS_LED_GPIO_Port, SYS_LED_Pin, state);
 803f8fa:	79fb      	ldrb	r3, [r7, #7]
 803f8fc:	461a      	mov	r2, r3
 803f8fe:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 803f902:	4803      	ldr	r0, [pc, #12]	; (803f910 <_LedWrite+0x20>)
 803f904:	f7f0 fbcc 	bl	80300a0 <HAL_GPIO_WritePin>
}
 803f908:	bf00      	nop
 803f90a:	3708      	adds	r7, #8
 803f90c:	46bd      	mov	sp, r7
 803f90e:	bd80      	pop	{r7, pc}
 803f910:	40020c00 	.word	0x40020c00

0803f914 <_LedToggle>:

void _LedToggle(void) {
 803f914:	b580      	push	{r7, lr}
 803f916:	af00      	add	r7, sp, #0
    HAL_GPIO_TogglePin(SYS_LED_GPIO_Port, SYS_LED_Pin);
 803f918:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 803f91c:	4802      	ldr	r0, [pc, #8]	; (803f928 <_LedToggle+0x14>)
 803f91e:	f7f0 fbd8 	bl	80300d2 <HAL_GPIO_TogglePin>
}
 803f922:	bf00      	nop
 803f924:	bd80      	pop	{r7, pc}
 803f926:	bf00      	nop
 803f928:	40020c00 	.word	0x40020c00

0803f92c <_Error>:

void _Error(char msg[50]) {
 803f92c:	b580      	push	{r7, lr}
 803f92e:	b082      	sub	sp, #8
 803f930:	af00      	add	r7, sp, #0
 803f932:	6078      	str	r0, [r7, #4]
#if RTOS_ENABLE
    if (osKernelGetState() == osKernelRunning) {
 803f934:	f7f7 fdd0 	bl	80374d8 <osKernelGetState>
 803f938:	4603      	mov	r3, r0
 803f93a:	2b02      	cmp	r3, #2
 803f93c:	d102      	bne.n	803f944 <_Error+0x18>
        LOG_StrLn(msg);
 803f93e:	6878      	ldr	r0, [r7, #4]
 803f940:	f7fe fde4 	bl	803e50c <LOG_StrLn>
    LOG_StrLn(msg);
#endif

    // indicator error
    while (1) {
        _LedToggle();
 803f944:	f7ff ffe6 	bl	803f914 <_LedToggle>
        HAL_Delay(50);
 803f948:	2032      	movs	r0, #50	; 0x32
 803f94a:	f7ec fcc3 	bl	802c2d4 <HAL_Delay>
        _LedToggle();
 803f94e:	e7f9      	b.n	803f944 <_Error+0x18>

0803f950 <_ByteSwap32>:
    }
}

uint32_t _ByteSwap32(uint32_t x) {
 803f950:	b480      	push	{r7}
 803f952:	b085      	sub	sp, #20
 803f954:	af00      	add	r7, sp, #0
 803f956:	6078      	str	r0, [r7, #4]
    uint32_t y = (x >> 24) & 0xff;
 803f958:	687b      	ldr	r3, [r7, #4]
 803f95a:	0e1b      	lsrs	r3, r3, #24
 803f95c:	60fb      	str	r3, [r7, #12]
    y |= ((x >> 16) & 0xff) << 8;
 803f95e:	687b      	ldr	r3, [r7, #4]
 803f960:	0c1b      	lsrs	r3, r3, #16
 803f962:	021b      	lsls	r3, r3, #8
 803f964:	b29b      	uxth	r3, r3
 803f966:	68fa      	ldr	r2, [r7, #12]
 803f968:	4313      	orrs	r3, r2
 803f96a:	60fb      	str	r3, [r7, #12]
    y |= ((x >> 8) & 0xff) << 16;
 803f96c:	687b      	ldr	r3, [r7, #4]
 803f96e:	0a1b      	lsrs	r3, r3, #8
 803f970:	041b      	lsls	r3, r3, #16
 803f972:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 803f976:	68fa      	ldr	r2, [r7, #12]
 803f978:	4313      	orrs	r3, r2
 803f97a:	60fb      	str	r3, [r7, #12]
    y |= (x & 0xff) << 24;
 803f97c:	687b      	ldr	r3, [r7, #4]
 803f97e:	061b      	lsls	r3, r3, #24
 803f980:	68fa      	ldr	r2, [r7, #12]
 803f982:	4313      	orrs	r3, r2
 803f984:	60fb      	str	r3, [r7, #12]

    return y;
 803f986:	68fb      	ldr	r3, [r7, #12]
}
 803f988:	4618      	mov	r0, r3
 803f98a:	3714      	adds	r7, #20
 803f98c:	46bd      	mov	sp, r7
 803f98e:	f85d 7b04 	ldr.w	r7, [sp], #4
 803f992:	4770      	bx	lr

0803f994 <_RTOS_ValidThreadFlag>:
        }
        LOG_StrLn("===========================================");
    }
}

uint8_t _RTOS_ValidThreadFlag(uint32_t flag) {
 803f994:	b480      	push	{r7}
 803f996:	b085      	sub	sp, #20
 803f998:	af00      	add	r7, sp, #0
 803f99a:	6078      	str	r0, [r7, #4]
    uint8_t ret = 1;
 803f99c:	2301      	movs	r3, #1
 803f99e:	73fb      	strb	r3, [r7, #15]

    // check is empty
    if (!flag) {
 803f9a0:	687b      	ldr	r3, [r7, #4]
 803f9a2:	2b00      	cmp	r3, #0
 803f9a4:	d102      	bne.n	803f9ac <_RTOS_ValidThreadFlag+0x18>
        ret = 0;
 803f9a6:	2300      	movs	r3, #0
 803f9a8:	73fb      	strb	r3, [r7, #15]
 803f9aa:	e004      	b.n	803f9b6 <_RTOS_ValidThreadFlag+0x22>
    } else if (flag & (~EVT_MASK )) {
 803f9ac:	687b      	ldr	r3, [r7, #4]
 803f9ae:	2b00      	cmp	r3, #0
 803f9b0:	da01      	bge.n	803f9b6 <_RTOS_ValidThreadFlag+0x22>
        // error
        ret = 0;
 803f9b2:	2300      	movs	r3, #0
 803f9b4:	73fb      	strb	r3, [r7, #15]
    }

    return ret;
 803f9b6:	7bfb      	ldrb	r3, [r7, #15]
}
 803f9b8:	4618      	mov	r0, r3
 803f9ba:	3714      	adds	r7, #20
 803f9bc:	46bd      	mov	sp, r7
 803f9be:	f85d 7b04 	ldr.w	r7, [sp], #4
 803f9c2:	4770      	bx	lr

0803f9c4 <_DummyGenerator>:
    }

    return ret;
}

void _DummyGenerator(void) {
 803f9c4:	b480      	push	{r7}
 803f9c6:	b083      	sub	sp, #12
 803f9c8:	af00      	add	r7, sp, #0
    uint8_t *pRange = &(SW.runner.mode.sub.report[SW_M_REPORT_RANGE]);
 803f9ca:	4b13      	ldr	r3, [pc, #76]	; (803fa18 <_DummyGenerator+0x54>)
 803f9cc:	607b      	str	r3, [r7, #4]
    uint8_t *pEfficiency = &(SW.runner.mode.sub.report[SW_M_REPORT_EFFICIENCY]);
 803f9ce:	4b13      	ldr	r3, [pc, #76]	; (803fa1c <_DummyGenerator+0x58>)
 803f9d0:	603b      	str	r3, [r7, #0]

    // Dummy Report Range
    if (!(*pRange)) {
 803f9d2:	687b      	ldr	r3, [r7, #4]
 803f9d4:	781b      	ldrb	r3, [r3, #0]
 803f9d6:	2b00      	cmp	r3, #0
 803f9d8:	d103      	bne.n	803f9e2 <_DummyGenerator+0x1e>
        *pRange = 255;
 803f9da:	687b      	ldr	r3, [r7, #4]
 803f9dc:	22ff      	movs	r2, #255	; 0xff
 803f9de:	701a      	strb	r2, [r3, #0]
 803f9e0:	e005      	b.n	803f9ee <_DummyGenerator+0x2a>
    } else {
        (*pRange)--;
 803f9e2:	687b      	ldr	r3, [r7, #4]
 803f9e4:	781b      	ldrb	r3, [r3, #0]
 803f9e6:	3b01      	subs	r3, #1
 803f9e8:	b2da      	uxtb	r2, r3
 803f9ea:	687b      	ldr	r3, [r7, #4]
 803f9ec:	701a      	strb	r2, [r3, #0]
    }

    // Dummy Report Efficiency
    if (*pEfficiency >= 255) {
 803f9ee:	683b      	ldr	r3, [r7, #0]
 803f9f0:	781b      	ldrb	r3, [r3, #0]
 803f9f2:	2bff      	cmp	r3, #255	; 0xff
 803f9f4:	d103      	bne.n	803f9fe <_DummyGenerator+0x3a>
        *pEfficiency = 0;
 803f9f6:	683b      	ldr	r3, [r7, #0]
 803f9f8:	2200      	movs	r2, #0
 803f9fa:	701a      	strb	r2, [r3, #0]
    } else {
        (*pEfficiency)++;
    }
}
 803f9fc:	e005      	b.n	803fa0a <_DummyGenerator+0x46>
        (*pEfficiency)++;
 803f9fe:	683b      	ldr	r3, [r7, #0]
 803fa00:	781b      	ldrb	r3, [r3, #0]
 803fa02:	3301      	adds	r3, #1
 803fa04:	b2da      	uxtb	r2, r3
 803fa06:	683b      	ldr	r3, [r7, #0]
 803fa08:	701a      	strb	r2, [r3, #0]
}
 803fa0a:	bf00      	nop
 803fa0c:	370c      	adds	r7, #12
 803fa0e:	46bd      	mov	sp, r7
 803fa10:	f85d 7b04 	ldr.w	r7, [sp], #4
 803fa14:	4770      	bx	lr
 803fa16:	bf00      	nop
 803fa18:	20000102 	.word	0x20000102
 803fa1c:	20000103 	.word	0x20000103

0803fa20 <_BitPosition>:

int8_t _BitPosition(uint64_t event_id) {
 803fa20:	b4f0      	push	{r4, r5, r6, r7}
 803fa22:	b084      	sub	sp, #16
 803fa24:	af00      	add	r7, sp, #0
 803fa26:	e9c7 0100 	strd	r0, r1, [r7]
    uint8_t pos = -1;
 803fa2a:	22ff      	movs	r2, #255	; 0xff
 803fa2c:	73fa      	strb	r2, [r7, #15]

    for (int8_t i = 0; i < 64; i++) {
 803fa2e:	2200      	movs	r2, #0
 803fa30:	73ba      	strb	r2, [r7, #14]
 803fa32:	e025      	b.n	803fa80 <_BitPosition+0x60>
        if (event_id & BIT(i)) {
 803fa34:	f997 000e 	ldrsb.w	r0, [r7, #14]
 803fa38:	e9d7 1200 	ldrd	r1, r2, [r7]
 803fa3c:	f1c0 0620 	rsb	r6, r0, #32
 803fa40:	f1a0 0520 	sub.w	r5, r0, #32
 803fa44:	fa21 f300 	lsr.w	r3, r1, r0
 803fa48:	fa02 f606 	lsl.w	r6, r2, r6
 803fa4c:	4333      	orrs	r3, r6
 803fa4e:	fa22 f505 	lsr.w	r5, r2, r5
 803fa52:	432b      	orrs	r3, r5
 803fa54:	fa22 f400 	lsr.w	r4, r2, r0
 803fa58:	f04f 0101 	mov.w	r1, #1
 803fa5c:	f04f 0200 	mov.w	r2, #0
 803fa60:	ea01 0503 	and.w	r5, r1, r3
 803fa64:	ea02 0604 	and.w	r6, r2, r4
 803fa68:	ea55 0206 	orrs.w	r2, r5, r6
 803fa6c:	d002      	beq.n	803fa74 <_BitPosition+0x54>
            pos = i;
 803fa6e:	7bbb      	ldrb	r3, [r7, #14]
 803fa70:	73fb      	strb	r3, [r7, #15]
            break;
 803fa72:	e009      	b.n	803fa88 <_BitPosition+0x68>
    for (int8_t i = 0; i < 64; i++) {
 803fa74:	f997 200e 	ldrsb.w	r2, [r7, #14]
 803fa78:	b2d2      	uxtb	r2, r2
 803fa7a:	3201      	adds	r2, #1
 803fa7c:	b2d2      	uxtb	r2, r2
 803fa7e:	73ba      	strb	r2, [r7, #14]
 803fa80:	f997 200e 	ldrsb.w	r2, [r7, #14]
 803fa84:	2a3f      	cmp	r2, #63	; 0x3f
 803fa86:	ddd5      	ble.n	803fa34 <_BitPosition+0x14>
        }
    }

    return pos;
 803fa88:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 803fa8c:	4618      	mov	r0, r3
 803fa8e:	3710      	adds	r7, #16
 803fa90:	46bd      	mov	sp, r7
 803fa92:	bcf0      	pop	{r4, r5, r6, r7}
 803fa94:	4770      	bx	lr
	...

0803fa98 <__errno>:
 803fa98:	4b01      	ldr	r3, [pc, #4]	; (803faa0 <__errno+0x8>)
 803fa9a:	6818      	ldr	r0, [r3, #0]
 803fa9c:	4770      	bx	lr
 803fa9e:	bf00      	nop
 803faa0:	200002c4 	.word	0x200002c4

0803faa4 <__libc_init_array>:
 803faa4:	b570      	push	{r4, r5, r6, lr}
 803faa6:	4e0d      	ldr	r6, [pc, #52]	; (803fadc <__libc_init_array+0x38>)
 803faa8:	4c0d      	ldr	r4, [pc, #52]	; (803fae0 <__libc_init_array+0x3c>)
 803faaa:	1ba4      	subs	r4, r4, r6
 803faac:	10a4      	asrs	r4, r4, #2
 803faae:	2500      	movs	r5, #0
 803fab0:	42a5      	cmp	r5, r4
 803fab2:	d109      	bne.n	803fac8 <__libc_init_array+0x24>
 803fab4:	4e0b      	ldr	r6, [pc, #44]	; (803fae4 <__libc_init_array+0x40>)
 803fab6:	4c0c      	ldr	r4, [pc, #48]	; (803fae8 <__libc_init_array+0x44>)
 803fab8:	f003 fd9c 	bl	80435f4 <_init>
 803fabc:	1ba4      	subs	r4, r4, r6
 803fabe:	10a4      	asrs	r4, r4, #2
 803fac0:	2500      	movs	r5, #0
 803fac2:	42a5      	cmp	r5, r4
 803fac4:	d105      	bne.n	803fad2 <__libc_init_array+0x2e>
 803fac6:	bd70      	pop	{r4, r5, r6, pc}
 803fac8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 803facc:	4798      	blx	r3
 803face:	3501      	adds	r5, #1
 803fad0:	e7ee      	b.n	803fab0 <__libc_init_array+0xc>
 803fad2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 803fad6:	4798      	blx	r3
 803fad8:	3501      	adds	r5, #1
 803fada:	e7f2      	b.n	803fac2 <__libc_init_array+0x1e>
 803fadc:	08056750 	.word	0x08056750
 803fae0:	08056750 	.word	0x08056750
 803fae4:	08056750 	.word	0x08056750
 803fae8:	08056754 	.word	0x08056754

0803faec <memcmp>:
 803faec:	b530      	push	{r4, r5, lr}
 803faee:	2400      	movs	r4, #0
 803faf0:	42a2      	cmp	r2, r4
 803faf2:	d101      	bne.n	803faf8 <memcmp+0xc>
 803faf4:	2000      	movs	r0, #0
 803faf6:	e007      	b.n	803fb08 <memcmp+0x1c>
 803faf8:	5d03      	ldrb	r3, [r0, r4]
 803fafa:	3401      	adds	r4, #1
 803fafc:	190d      	adds	r5, r1, r4
 803fafe:	f815 5c01 	ldrb.w	r5, [r5, #-1]
 803fb02:	42ab      	cmp	r3, r5
 803fb04:	d0f4      	beq.n	803faf0 <memcmp+0x4>
 803fb06:	1b58      	subs	r0, r3, r5
 803fb08:	bd30      	pop	{r4, r5, pc}

0803fb0a <memcpy>:
 803fb0a:	b510      	push	{r4, lr}
 803fb0c:	1e43      	subs	r3, r0, #1
 803fb0e:	440a      	add	r2, r1
 803fb10:	4291      	cmp	r1, r2
 803fb12:	d100      	bne.n	803fb16 <memcpy+0xc>
 803fb14:	bd10      	pop	{r4, pc}
 803fb16:	f811 4b01 	ldrb.w	r4, [r1], #1
 803fb1a:	f803 4f01 	strb.w	r4, [r3, #1]!
 803fb1e:	e7f7      	b.n	803fb10 <memcpy+0x6>

0803fb20 <memset>:
 803fb20:	4402      	add	r2, r0
 803fb22:	4603      	mov	r3, r0
 803fb24:	4293      	cmp	r3, r2
 803fb26:	d100      	bne.n	803fb2a <memset+0xa>
 803fb28:	4770      	bx	lr
 803fb2a:	f803 1b01 	strb.w	r1, [r3], #1
 803fb2e:	e7f9      	b.n	803fb24 <memset+0x4>

0803fb30 <siprintf>:
 803fb30:	b40e      	push	{r1, r2, r3}
 803fb32:	b500      	push	{lr}
 803fb34:	b09c      	sub	sp, #112	; 0x70
 803fb36:	ab1d      	add	r3, sp, #116	; 0x74
 803fb38:	9002      	str	r0, [sp, #8]
 803fb3a:	9006      	str	r0, [sp, #24]
 803fb3c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 803fb40:	4809      	ldr	r0, [pc, #36]	; (803fb68 <siprintf+0x38>)
 803fb42:	9107      	str	r1, [sp, #28]
 803fb44:	9104      	str	r1, [sp, #16]
 803fb46:	4909      	ldr	r1, [pc, #36]	; (803fb6c <siprintf+0x3c>)
 803fb48:	f853 2b04 	ldr.w	r2, [r3], #4
 803fb4c:	9105      	str	r1, [sp, #20]
 803fb4e:	6800      	ldr	r0, [r0, #0]
 803fb50:	9301      	str	r3, [sp, #4]
 803fb52:	a902      	add	r1, sp, #8
 803fb54:	f001 fe98 	bl	8041888 <_svfiprintf_r>
 803fb58:	9b02      	ldr	r3, [sp, #8]
 803fb5a:	2200      	movs	r2, #0
 803fb5c:	701a      	strb	r2, [r3, #0]
 803fb5e:	b01c      	add	sp, #112	; 0x70
 803fb60:	f85d eb04 	ldr.w	lr, [sp], #4
 803fb64:	b003      	add	sp, #12
 803fb66:	4770      	bx	lr
 803fb68:	200002c4 	.word	0x200002c4
 803fb6c:	ffff0208 	.word	0xffff0208

0803fb70 <strncmp>:
 803fb70:	b510      	push	{r4, lr}
 803fb72:	b16a      	cbz	r2, 803fb90 <strncmp+0x20>
 803fb74:	3901      	subs	r1, #1
 803fb76:	1884      	adds	r4, r0, r2
 803fb78:	f810 3b01 	ldrb.w	r3, [r0], #1
 803fb7c:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 803fb80:	4293      	cmp	r3, r2
 803fb82:	d103      	bne.n	803fb8c <strncmp+0x1c>
 803fb84:	42a0      	cmp	r0, r4
 803fb86:	d001      	beq.n	803fb8c <strncmp+0x1c>
 803fb88:	2b00      	cmp	r3, #0
 803fb8a:	d1f5      	bne.n	803fb78 <strncmp+0x8>
 803fb8c:	1a98      	subs	r0, r3, r2
 803fb8e:	bd10      	pop	{r4, pc}
 803fb90:	4610      	mov	r0, r2
 803fb92:	e7fc      	b.n	803fb8e <strncmp+0x1e>

0803fb94 <strstr>:
 803fb94:	b5f0      	push	{r4, r5, r6, r7, lr}
 803fb96:	7803      	ldrb	r3, [r0, #0]
 803fb98:	b17b      	cbz	r3, 803fbba <strstr+0x26>
 803fb9a:	4604      	mov	r4, r0
 803fb9c:	7823      	ldrb	r3, [r4, #0]
 803fb9e:	4620      	mov	r0, r4
 803fba0:	1c66      	adds	r6, r4, #1
 803fba2:	b17b      	cbz	r3, 803fbc4 <strstr+0x30>
 803fba4:	1e4a      	subs	r2, r1, #1
 803fba6:	1e63      	subs	r3, r4, #1
 803fba8:	f812 5f01 	ldrb.w	r5, [r2, #1]!
 803fbac:	b14d      	cbz	r5, 803fbc2 <strstr+0x2e>
 803fbae:	f813 7f01 	ldrb.w	r7, [r3, #1]!
 803fbb2:	42af      	cmp	r7, r5
 803fbb4:	4634      	mov	r4, r6
 803fbb6:	d0f7      	beq.n	803fba8 <strstr+0x14>
 803fbb8:	e7f0      	b.n	803fb9c <strstr+0x8>
 803fbba:	780b      	ldrb	r3, [r1, #0]
 803fbbc:	2b00      	cmp	r3, #0
 803fbbe:	bf18      	it	ne
 803fbc0:	2000      	movne	r0, #0
 803fbc2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 803fbc4:	4618      	mov	r0, r3
 803fbc6:	e7fc      	b.n	803fbc2 <strstr+0x2e>

0803fbc8 <sulp>:
 803fbc8:	b570      	push	{r4, r5, r6, lr}
 803fbca:	4604      	mov	r4, r0
 803fbcc:	460d      	mov	r5, r1
 803fbce:	ec45 4b10 	vmov	d0, r4, r5
 803fbd2:	4616      	mov	r6, r2
 803fbd4:	f001 fc62 	bl	804149c <__ulp>
 803fbd8:	ec51 0b10 	vmov	r0, r1, d0
 803fbdc:	b17e      	cbz	r6, 803fbfe <sulp+0x36>
 803fbde:	f3c5 530a 	ubfx	r3, r5, #20, #11
 803fbe2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 803fbe6:	2b00      	cmp	r3, #0
 803fbe8:	dd09      	ble.n	803fbfe <sulp+0x36>
 803fbea:	051b      	lsls	r3, r3, #20
 803fbec:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 803fbf0:	2400      	movs	r4, #0
 803fbf2:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 803fbf6:	4622      	mov	r2, r4
 803fbf8:	462b      	mov	r3, r5
 803fbfa:	f7e0 fd35 	bl	8020668 <__aeabi_dmul>
 803fbfe:	bd70      	pop	{r4, r5, r6, pc}

0803fc00 <_strtod_l>:
 803fc00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 803fc04:	461f      	mov	r7, r3
 803fc06:	b0a1      	sub	sp, #132	; 0x84
 803fc08:	2300      	movs	r3, #0
 803fc0a:	4681      	mov	r9, r0
 803fc0c:	4638      	mov	r0, r7
 803fc0e:	460e      	mov	r6, r1
 803fc10:	9217      	str	r2, [sp, #92]	; 0x5c
 803fc12:	931c      	str	r3, [sp, #112]	; 0x70
 803fc14:	f001 f962 	bl	8040edc <__localeconv_l>
 803fc18:	4680      	mov	r8, r0
 803fc1a:	6800      	ldr	r0, [r0, #0]
 803fc1c:	f7e0 fb0a 	bl	8020234 <strlen>
 803fc20:	f04f 0a00 	mov.w	sl, #0
 803fc24:	4604      	mov	r4, r0
 803fc26:	f04f 0b00 	mov.w	fp, #0
 803fc2a:	961b      	str	r6, [sp, #108]	; 0x6c
 803fc2c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 803fc2e:	781a      	ldrb	r2, [r3, #0]
 803fc30:	2a0d      	cmp	r2, #13
 803fc32:	d832      	bhi.n	803fc9a <_strtod_l+0x9a>
 803fc34:	2a09      	cmp	r2, #9
 803fc36:	d236      	bcs.n	803fca6 <_strtod_l+0xa6>
 803fc38:	2a00      	cmp	r2, #0
 803fc3a:	d03e      	beq.n	803fcba <_strtod_l+0xba>
 803fc3c:	2300      	movs	r3, #0
 803fc3e:	930d      	str	r3, [sp, #52]	; 0x34
 803fc40:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 803fc42:	782b      	ldrb	r3, [r5, #0]
 803fc44:	2b30      	cmp	r3, #48	; 0x30
 803fc46:	f040 80ac 	bne.w	803fda2 <_strtod_l+0x1a2>
 803fc4a:	786b      	ldrb	r3, [r5, #1]
 803fc4c:	2b58      	cmp	r3, #88	; 0x58
 803fc4e:	d001      	beq.n	803fc54 <_strtod_l+0x54>
 803fc50:	2b78      	cmp	r3, #120	; 0x78
 803fc52:	d167      	bne.n	803fd24 <_strtod_l+0x124>
 803fc54:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 803fc56:	9301      	str	r3, [sp, #4]
 803fc58:	ab1c      	add	r3, sp, #112	; 0x70
 803fc5a:	9300      	str	r3, [sp, #0]
 803fc5c:	9702      	str	r7, [sp, #8]
 803fc5e:	ab1d      	add	r3, sp, #116	; 0x74
 803fc60:	4a88      	ldr	r2, [pc, #544]	; (803fe84 <_strtod_l+0x284>)
 803fc62:	a91b      	add	r1, sp, #108	; 0x6c
 803fc64:	4648      	mov	r0, r9
 803fc66:	f000 fe62 	bl	804092e <__gethex>
 803fc6a:	f010 0407 	ands.w	r4, r0, #7
 803fc6e:	4606      	mov	r6, r0
 803fc70:	d005      	beq.n	803fc7e <_strtod_l+0x7e>
 803fc72:	2c06      	cmp	r4, #6
 803fc74:	d12b      	bne.n	803fcce <_strtod_l+0xce>
 803fc76:	3501      	adds	r5, #1
 803fc78:	2300      	movs	r3, #0
 803fc7a:	951b      	str	r5, [sp, #108]	; 0x6c
 803fc7c:	930d      	str	r3, [sp, #52]	; 0x34
 803fc7e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 803fc80:	2b00      	cmp	r3, #0
 803fc82:	f040 859a 	bne.w	80407ba <_strtod_l+0xbba>
 803fc86:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 803fc88:	b1e3      	cbz	r3, 803fcc4 <_strtod_l+0xc4>
 803fc8a:	4652      	mov	r2, sl
 803fc8c:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 803fc90:	ec43 2b10 	vmov	d0, r2, r3
 803fc94:	b021      	add	sp, #132	; 0x84
 803fc96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 803fc9a:	2a2b      	cmp	r2, #43	; 0x2b
 803fc9c:	d015      	beq.n	803fcca <_strtod_l+0xca>
 803fc9e:	2a2d      	cmp	r2, #45	; 0x2d
 803fca0:	d004      	beq.n	803fcac <_strtod_l+0xac>
 803fca2:	2a20      	cmp	r2, #32
 803fca4:	d1ca      	bne.n	803fc3c <_strtod_l+0x3c>
 803fca6:	3301      	adds	r3, #1
 803fca8:	931b      	str	r3, [sp, #108]	; 0x6c
 803fcaa:	e7bf      	b.n	803fc2c <_strtod_l+0x2c>
 803fcac:	2201      	movs	r2, #1
 803fcae:	920d      	str	r2, [sp, #52]	; 0x34
 803fcb0:	1c5a      	adds	r2, r3, #1
 803fcb2:	921b      	str	r2, [sp, #108]	; 0x6c
 803fcb4:	785b      	ldrb	r3, [r3, #1]
 803fcb6:	2b00      	cmp	r3, #0
 803fcb8:	d1c2      	bne.n	803fc40 <_strtod_l+0x40>
 803fcba:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 803fcbc:	961b      	str	r6, [sp, #108]	; 0x6c
 803fcbe:	2b00      	cmp	r3, #0
 803fcc0:	f040 8579 	bne.w	80407b6 <_strtod_l+0xbb6>
 803fcc4:	4652      	mov	r2, sl
 803fcc6:	465b      	mov	r3, fp
 803fcc8:	e7e2      	b.n	803fc90 <_strtod_l+0x90>
 803fcca:	2200      	movs	r2, #0
 803fccc:	e7ef      	b.n	803fcae <_strtod_l+0xae>
 803fcce:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 803fcd0:	b13a      	cbz	r2, 803fce2 <_strtod_l+0xe2>
 803fcd2:	2135      	movs	r1, #53	; 0x35
 803fcd4:	a81e      	add	r0, sp, #120	; 0x78
 803fcd6:	f001 fcd9 	bl	804168c <__copybits>
 803fcda:	991c      	ldr	r1, [sp, #112]	; 0x70
 803fcdc:	4648      	mov	r0, r9
 803fcde:	f001 f945 	bl	8040f6c <_Bfree>
 803fce2:	3c01      	subs	r4, #1
 803fce4:	2c04      	cmp	r4, #4
 803fce6:	d806      	bhi.n	803fcf6 <_strtod_l+0xf6>
 803fce8:	e8df f004 	tbb	[pc, r4]
 803fcec:	1714030a 	.word	0x1714030a
 803fcf0:	0a          	.byte	0x0a
 803fcf1:	00          	.byte	0x00
 803fcf2:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 803fcf6:	0730      	lsls	r0, r6, #28
 803fcf8:	d5c1      	bpl.n	803fc7e <_strtod_l+0x7e>
 803fcfa:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 803fcfe:	e7be      	b.n	803fc7e <_strtod_l+0x7e>
 803fd00:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 803fd04:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 803fd06:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 803fd0a:	f202 4233 	addw	r2, r2, #1075	; 0x433
 803fd0e:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 803fd12:	e7f0      	b.n	803fcf6 <_strtod_l+0xf6>
 803fd14:	f8df b170 	ldr.w	fp, [pc, #368]	; 803fe88 <_strtod_l+0x288>
 803fd18:	e7ed      	b.n	803fcf6 <_strtod_l+0xf6>
 803fd1a:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 803fd1e:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 803fd22:	e7e8      	b.n	803fcf6 <_strtod_l+0xf6>
 803fd24:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 803fd26:	1c5a      	adds	r2, r3, #1
 803fd28:	921b      	str	r2, [sp, #108]	; 0x6c
 803fd2a:	785b      	ldrb	r3, [r3, #1]
 803fd2c:	2b30      	cmp	r3, #48	; 0x30
 803fd2e:	d0f9      	beq.n	803fd24 <_strtod_l+0x124>
 803fd30:	2b00      	cmp	r3, #0
 803fd32:	d0a4      	beq.n	803fc7e <_strtod_l+0x7e>
 803fd34:	2301      	movs	r3, #1
 803fd36:	2500      	movs	r5, #0
 803fd38:	9306      	str	r3, [sp, #24]
 803fd3a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 803fd3c:	9308      	str	r3, [sp, #32]
 803fd3e:	9507      	str	r5, [sp, #28]
 803fd40:	9505      	str	r5, [sp, #20]
 803fd42:	220a      	movs	r2, #10
 803fd44:	981b      	ldr	r0, [sp, #108]	; 0x6c
 803fd46:	7807      	ldrb	r7, [r0, #0]
 803fd48:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 803fd4c:	b2d9      	uxtb	r1, r3
 803fd4e:	2909      	cmp	r1, #9
 803fd50:	d929      	bls.n	803fda6 <_strtod_l+0x1a6>
 803fd52:	4622      	mov	r2, r4
 803fd54:	f8d8 1000 	ldr.w	r1, [r8]
 803fd58:	f7ff ff0a 	bl	803fb70 <strncmp>
 803fd5c:	2800      	cmp	r0, #0
 803fd5e:	d031      	beq.n	803fdc4 <_strtod_l+0x1c4>
 803fd60:	2000      	movs	r0, #0
 803fd62:	9c05      	ldr	r4, [sp, #20]
 803fd64:	9004      	str	r0, [sp, #16]
 803fd66:	463b      	mov	r3, r7
 803fd68:	4602      	mov	r2, r0
 803fd6a:	2b65      	cmp	r3, #101	; 0x65
 803fd6c:	d001      	beq.n	803fd72 <_strtod_l+0x172>
 803fd6e:	2b45      	cmp	r3, #69	; 0x45
 803fd70:	d114      	bne.n	803fd9c <_strtod_l+0x19c>
 803fd72:	b924      	cbnz	r4, 803fd7e <_strtod_l+0x17e>
 803fd74:	b910      	cbnz	r0, 803fd7c <_strtod_l+0x17c>
 803fd76:	9b06      	ldr	r3, [sp, #24]
 803fd78:	2b00      	cmp	r3, #0
 803fd7a:	d09e      	beq.n	803fcba <_strtod_l+0xba>
 803fd7c:	2400      	movs	r4, #0
 803fd7e:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 803fd80:	1c73      	adds	r3, r6, #1
 803fd82:	931b      	str	r3, [sp, #108]	; 0x6c
 803fd84:	7873      	ldrb	r3, [r6, #1]
 803fd86:	2b2b      	cmp	r3, #43	; 0x2b
 803fd88:	d078      	beq.n	803fe7c <_strtod_l+0x27c>
 803fd8a:	2b2d      	cmp	r3, #45	; 0x2d
 803fd8c:	d070      	beq.n	803fe70 <_strtod_l+0x270>
 803fd8e:	f04f 0c00 	mov.w	ip, #0
 803fd92:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 803fd96:	2f09      	cmp	r7, #9
 803fd98:	d97c      	bls.n	803fe94 <_strtod_l+0x294>
 803fd9a:	961b      	str	r6, [sp, #108]	; 0x6c
 803fd9c:	f04f 0e00 	mov.w	lr, #0
 803fda0:	e09a      	b.n	803fed8 <_strtod_l+0x2d8>
 803fda2:	2300      	movs	r3, #0
 803fda4:	e7c7      	b.n	803fd36 <_strtod_l+0x136>
 803fda6:	9905      	ldr	r1, [sp, #20]
 803fda8:	2908      	cmp	r1, #8
 803fdaa:	bfdd      	ittte	le
 803fdac:	9907      	ldrle	r1, [sp, #28]
 803fdae:	fb02 3301 	mlale	r3, r2, r1, r3
 803fdb2:	9307      	strle	r3, [sp, #28]
 803fdb4:	fb02 3505 	mlagt	r5, r2, r5, r3
 803fdb8:	9b05      	ldr	r3, [sp, #20]
 803fdba:	3001      	adds	r0, #1
 803fdbc:	3301      	adds	r3, #1
 803fdbe:	9305      	str	r3, [sp, #20]
 803fdc0:	901b      	str	r0, [sp, #108]	; 0x6c
 803fdc2:	e7bf      	b.n	803fd44 <_strtod_l+0x144>
 803fdc4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 803fdc6:	191a      	adds	r2, r3, r4
 803fdc8:	921b      	str	r2, [sp, #108]	; 0x6c
 803fdca:	9a05      	ldr	r2, [sp, #20]
 803fdcc:	5d1b      	ldrb	r3, [r3, r4]
 803fdce:	2a00      	cmp	r2, #0
 803fdd0:	d037      	beq.n	803fe42 <_strtod_l+0x242>
 803fdd2:	9c05      	ldr	r4, [sp, #20]
 803fdd4:	4602      	mov	r2, r0
 803fdd6:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 803fdda:	2909      	cmp	r1, #9
 803fddc:	d913      	bls.n	803fe06 <_strtod_l+0x206>
 803fdde:	2101      	movs	r1, #1
 803fde0:	9104      	str	r1, [sp, #16]
 803fde2:	e7c2      	b.n	803fd6a <_strtod_l+0x16a>
 803fde4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 803fde6:	1c5a      	adds	r2, r3, #1
 803fde8:	921b      	str	r2, [sp, #108]	; 0x6c
 803fdea:	785b      	ldrb	r3, [r3, #1]
 803fdec:	3001      	adds	r0, #1
 803fdee:	2b30      	cmp	r3, #48	; 0x30
 803fdf0:	d0f8      	beq.n	803fde4 <_strtod_l+0x1e4>
 803fdf2:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 803fdf6:	2a08      	cmp	r2, #8
 803fdf8:	f200 84e4 	bhi.w	80407c4 <_strtod_l+0xbc4>
 803fdfc:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 803fdfe:	9208      	str	r2, [sp, #32]
 803fe00:	4602      	mov	r2, r0
 803fe02:	2000      	movs	r0, #0
 803fe04:	4604      	mov	r4, r0
 803fe06:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 803fe0a:	f100 0101 	add.w	r1, r0, #1
 803fe0e:	d012      	beq.n	803fe36 <_strtod_l+0x236>
 803fe10:	440a      	add	r2, r1
 803fe12:	eb00 0c04 	add.w	ip, r0, r4
 803fe16:	4621      	mov	r1, r4
 803fe18:	270a      	movs	r7, #10
 803fe1a:	458c      	cmp	ip, r1
 803fe1c:	d113      	bne.n	803fe46 <_strtod_l+0x246>
 803fe1e:	1821      	adds	r1, r4, r0
 803fe20:	2908      	cmp	r1, #8
 803fe22:	f104 0401 	add.w	r4, r4, #1
 803fe26:	4404      	add	r4, r0
 803fe28:	dc19      	bgt.n	803fe5e <_strtod_l+0x25e>
 803fe2a:	9b07      	ldr	r3, [sp, #28]
 803fe2c:	210a      	movs	r1, #10
 803fe2e:	fb01 e303 	mla	r3, r1, r3, lr
 803fe32:	9307      	str	r3, [sp, #28]
 803fe34:	2100      	movs	r1, #0
 803fe36:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 803fe38:	1c58      	adds	r0, r3, #1
 803fe3a:	901b      	str	r0, [sp, #108]	; 0x6c
 803fe3c:	785b      	ldrb	r3, [r3, #1]
 803fe3e:	4608      	mov	r0, r1
 803fe40:	e7c9      	b.n	803fdd6 <_strtod_l+0x1d6>
 803fe42:	9805      	ldr	r0, [sp, #20]
 803fe44:	e7d3      	b.n	803fdee <_strtod_l+0x1ee>
 803fe46:	2908      	cmp	r1, #8
 803fe48:	f101 0101 	add.w	r1, r1, #1
 803fe4c:	dc03      	bgt.n	803fe56 <_strtod_l+0x256>
 803fe4e:	9b07      	ldr	r3, [sp, #28]
 803fe50:	437b      	muls	r3, r7
 803fe52:	9307      	str	r3, [sp, #28]
 803fe54:	e7e1      	b.n	803fe1a <_strtod_l+0x21a>
 803fe56:	2910      	cmp	r1, #16
 803fe58:	bfd8      	it	le
 803fe5a:	437d      	mulle	r5, r7
 803fe5c:	e7dd      	b.n	803fe1a <_strtod_l+0x21a>
 803fe5e:	2c10      	cmp	r4, #16
 803fe60:	bfdc      	itt	le
 803fe62:	210a      	movle	r1, #10
 803fe64:	fb01 e505 	mlale	r5, r1, r5, lr
 803fe68:	e7e4      	b.n	803fe34 <_strtod_l+0x234>
 803fe6a:	2301      	movs	r3, #1
 803fe6c:	9304      	str	r3, [sp, #16]
 803fe6e:	e781      	b.n	803fd74 <_strtod_l+0x174>
 803fe70:	f04f 0c01 	mov.w	ip, #1
 803fe74:	1cb3      	adds	r3, r6, #2
 803fe76:	931b      	str	r3, [sp, #108]	; 0x6c
 803fe78:	78b3      	ldrb	r3, [r6, #2]
 803fe7a:	e78a      	b.n	803fd92 <_strtod_l+0x192>
 803fe7c:	f04f 0c00 	mov.w	ip, #0
 803fe80:	e7f8      	b.n	803fe74 <_strtod_l+0x274>
 803fe82:	bf00      	nop
 803fe84:	08056464 	.word	0x08056464
 803fe88:	7ff00000 	.word	0x7ff00000
 803fe8c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 803fe8e:	1c5f      	adds	r7, r3, #1
 803fe90:	971b      	str	r7, [sp, #108]	; 0x6c
 803fe92:	785b      	ldrb	r3, [r3, #1]
 803fe94:	2b30      	cmp	r3, #48	; 0x30
 803fe96:	d0f9      	beq.n	803fe8c <_strtod_l+0x28c>
 803fe98:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 803fe9c:	2f08      	cmp	r7, #8
 803fe9e:	f63f af7d 	bhi.w	803fd9c <_strtod_l+0x19c>
 803fea2:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 803fea6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 803fea8:	930a      	str	r3, [sp, #40]	; 0x28
 803feaa:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 803feac:	1c5f      	adds	r7, r3, #1
 803feae:	971b      	str	r7, [sp, #108]	; 0x6c
 803feb0:	785b      	ldrb	r3, [r3, #1]
 803feb2:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 803feb6:	f1b8 0f09 	cmp.w	r8, #9
 803feba:	d937      	bls.n	803ff2c <_strtod_l+0x32c>
 803febc:	990a      	ldr	r1, [sp, #40]	; 0x28
 803febe:	1a7f      	subs	r7, r7, r1
 803fec0:	2f08      	cmp	r7, #8
 803fec2:	f644 671f 	movw	r7, #19999	; 0x4e1f
 803fec6:	dc37      	bgt.n	803ff38 <_strtod_l+0x338>
 803fec8:	45be      	cmp	lr, r7
 803feca:	bfa8      	it	ge
 803fecc:	46be      	movge	lr, r7
 803fece:	f1bc 0f00 	cmp.w	ip, #0
 803fed2:	d001      	beq.n	803fed8 <_strtod_l+0x2d8>
 803fed4:	f1ce 0e00 	rsb	lr, lr, #0
 803fed8:	2c00      	cmp	r4, #0
 803feda:	d151      	bne.n	803ff80 <_strtod_l+0x380>
 803fedc:	2800      	cmp	r0, #0
 803fede:	f47f aece 	bne.w	803fc7e <_strtod_l+0x7e>
 803fee2:	9a06      	ldr	r2, [sp, #24]
 803fee4:	2a00      	cmp	r2, #0
 803fee6:	f47f aeca 	bne.w	803fc7e <_strtod_l+0x7e>
 803feea:	9a04      	ldr	r2, [sp, #16]
 803feec:	2a00      	cmp	r2, #0
 803feee:	f47f aee4 	bne.w	803fcba <_strtod_l+0xba>
 803fef2:	2b4e      	cmp	r3, #78	; 0x4e
 803fef4:	d027      	beq.n	803ff46 <_strtod_l+0x346>
 803fef6:	dc21      	bgt.n	803ff3c <_strtod_l+0x33c>
 803fef8:	2b49      	cmp	r3, #73	; 0x49
 803fefa:	f47f aede 	bne.w	803fcba <_strtod_l+0xba>
 803fefe:	49a0      	ldr	r1, [pc, #640]	; (8040180 <_strtod_l+0x580>)
 803ff00:	a81b      	add	r0, sp, #108	; 0x6c
 803ff02:	f000 ff47 	bl	8040d94 <__match>
 803ff06:	2800      	cmp	r0, #0
 803ff08:	f43f aed7 	beq.w	803fcba <_strtod_l+0xba>
 803ff0c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 803ff0e:	499d      	ldr	r1, [pc, #628]	; (8040184 <_strtod_l+0x584>)
 803ff10:	3b01      	subs	r3, #1
 803ff12:	a81b      	add	r0, sp, #108	; 0x6c
 803ff14:	931b      	str	r3, [sp, #108]	; 0x6c
 803ff16:	f000 ff3d 	bl	8040d94 <__match>
 803ff1a:	b910      	cbnz	r0, 803ff22 <_strtod_l+0x322>
 803ff1c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 803ff1e:	3301      	adds	r3, #1
 803ff20:	931b      	str	r3, [sp, #108]	; 0x6c
 803ff22:	f8df b274 	ldr.w	fp, [pc, #628]	; 8040198 <_strtod_l+0x598>
 803ff26:	f04f 0a00 	mov.w	sl, #0
 803ff2a:	e6a8      	b.n	803fc7e <_strtod_l+0x7e>
 803ff2c:	210a      	movs	r1, #10
 803ff2e:	fb01 3e0e 	mla	lr, r1, lr, r3
 803ff32:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 803ff36:	e7b8      	b.n	803feaa <_strtod_l+0x2aa>
 803ff38:	46be      	mov	lr, r7
 803ff3a:	e7c8      	b.n	803fece <_strtod_l+0x2ce>
 803ff3c:	2b69      	cmp	r3, #105	; 0x69
 803ff3e:	d0de      	beq.n	803fefe <_strtod_l+0x2fe>
 803ff40:	2b6e      	cmp	r3, #110	; 0x6e
 803ff42:	f47f aeba 	bne.w	803fcba <_strtod_l+0xba>
 803ff46:	4990      	ldr	r1, [pc, #576]	; (8040188 <_strtod_l+0x588>)
 803ff48:	a81b      	add	r0, sp, #108	; 0x6c
 803ff4a:	f000 ff23 	bl	8040d94 <__match>
 803ff4e:	2800      	cmp	r0, #0
 803ff50:	f43f aeb3 	beq.w	803fcba <_strtod_l+0xba>
 803ff54:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 803ff56:	781b      	ldrb	r3, [r3, #0]
 803ff58:	2b28      	cmp	r3, #40	; 0x28
 803ff5a:	d10e      	bne.n	803ff7a <_strtod_l+0x37a>
 803ff5c:	aa1e      	add	r2, sp, #120	; 0x78
 803ff5e:	498b      	ldr	r1, [pc, #556]	; (804018c <_strtod_l+0x58c>)
 803ff60:	a81b      	add	r0, sp, #108	; 0x6c
 803ff62:	f000 ff2b 	bl	8040dbc <__hexnan>
 803ff66:	2805      	cmp	r0, #5
 803ff68:	d107      	bne.n	803ff7a <_strtod_l+0x37a>
 803ff6a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 803ff6c:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 803ff70:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 803ff74:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 803ff78:	e681      	b.n	803fc7e <_strtod_l+0x7e>
 803ff7a:	f8df b224 	ldr.w	fp, [pc, #548]	; 80401a0 <_strtod_l+0x5a0>
 803ff7e:	e7d2      	b.n	803ff26 <_strtod_l+0x326>
 803ff80:	ebae 0302 	sub.w	r3, lr, r2
 803ff84:	9306      	str	r3, [sp, #24]
 803ff86:	9b05      	ldr	r3, [sp, #20]
 803ff88:	9807      	ldr	r0, [sp, #28]
 803ff8a:	2b00      	cmp	r3, #0
 803ff8c:	bf08      	it	eq
 803ff8e:	4623      	moveq	r3, r4
 803ff90:	2c10      	cmp	r4, #16
 803ff92:	9305      	str	r3, [sp, #20]
 803ff94:	46a0      	mov	r8, r4
 803ff96:	bfa8      	it	ge
 803ff98:	f04f 0810 	movge.w	r8, #16
 803ff9c:	f7e0 faea 	bl	8020574 <__aeabi_ui2d>
 803ffa0:	2c09      	cmp	r4, #9
 803ffa2:	4682      	mov	sl, r0
 803ffa4:	468b      	mov	fp, r1
 803ffa6:	dc13      	bgt.n	803ffd0 <_strtod_l+0x3d0>
 803ffa8:	9b06      	ldr	r3, [sp, #24]
 803ffaa:	2b00      	cmp	r3, #0
 803ffac:	f43f ae67 	beq.w	803fc7e <_strtod_l+0x7e>
 803ffb0:	9b06      	ldr	r3, [sp, #24]
 803ffb2:	dd7a      	ble.n	80400aa <_strtod_l+0x4aa>
 803ffb4:	2b16      	cmp	r3, #22
 803ffb6:	dc61      	bgt.n	804007c <_strtod_l+0x47c>
 803ffb8:	4a75      	ldr	r2, [pc, #468]	; (8040190 <_strtod_l+0x590>)
 803ffba:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 803ffbe:	e9de 0100 	ldrd	r0, r1, [lr]
 803ffc2:	4652      	mov	r2, sl
 803ffc4:	465b      	mov	r3, fp
 803ffc6:	f7e0 fb4f 	bl	8020668 <__aeabi_dmul>
 803ffca:	4682      	mov	sl, r0
 803ffcc:	468b      	mov	fp, r1
 803ffce:	e656      	b.n	803fc7e <_strtod_l+0x7e>
 803ffd0:	4b6f      	ldr	r3, [pc, #444]	; (8040190 <_strtod_l+0x590>)
 803ffd2:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 803ffd6:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 803ffda:	f7e0 fb45 	bl	8020668 <__aeabi_dmul>
 803ffde:	4606      	mov	r6, r0
 803ffe0:	4628      	mov	r0, r5
 803ffe2:	460f      	mov	r7, r1
 803ffe4:	f7e0 fac6 	bl	8020574 <__aeabi_ui2d>
 803ffe8:	4602      	mov	r2, r0
 803ffea:	460b      	mov	r3, r1
 803ffec:	4630      	mov	r0, r6
 803ffee:	4639      	mov	r1, r7
 803fff0:	f7e0 f984 	bl	80202fc <__adddf3>
 803fff4:	2c0f      	cmp	r4, #15
 803fff6:	4682      	mov	sl, r0
 803fff8:	468b      	mov	fp, r1
 803fffa:	ddd5      	ble.n	803ffa8 <_strtod_l+0x3a8>
 803fffc:	9b06      	ldr	r3, [sp, #24]
 803fffe:	eba4 0808 	sub.w	r8, r4, r8
 8040002:	4498      	add	r8, r3
 8040004:	f1b8 0f00 	cmp.w	r8, #0
 8040008:	f340 8096 	ble.w	8040138 <_strtod_l+0x538>
 804000c:	f018 030f 	ands.w	r3, r8, #15
 8040010:	d00a      	beq.n	8040028 <_strtod_l+0x428>
 8040012:	495f      	ldr	r1, [pc, #380]	; (8040190 <_strtod_l+0x590>)
 8040014:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8040018:	4652      	mov	r2, sl
 804001a:	465b      	mov	r3, fp
 804001c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8040020:	f7e0 fb22 	bl	8020668 <__aeabi_dmul>
 8040024:	4682      	mov	sl, r0
 8040026:	468b      	mov	fp, r1
 8040028:	f038 080f 	bics.w	r8, r8, #15
 804002c:	d073      	beq.n	8040116 <_strtod_l+0x516>
 804002e:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8040032:	dd47      	ble.n	80400c4 <_strtod_l+0x4c4>
 8040034:	2400      	movs	r4, #0
 8040036:	46a0      	mov	r8, r4
 8040038:	9407      	str	r4, [sp, #28]
 804003a:	9405      	str	r4, [sp, #20]
 804003c:	2322      	movs	r3, #34	; 0x22
 804003e:	f8df b158 	ldr.w	fp, [pc, #344]	; 8040198 <_strtod_l+0x598>
 8040042:	f8c9 3000 	str.w	r3, [r9]
 8040046:	f04f 0a00 	mov.w	sl, #0
 804004a:	9b07      	ldr	r3, [sp, #28]
 804004c:	2b00      	cmp	r3, #0
 804004e:	f43f ae16 	beq.w	803fc7e <_strtod_l+0x7e>
 8040052:	991c      	ldr	r1, [sp, #112]	; 0x70
 8040054:	4648      	mov	r0, r9
 8040056:	f000 ff89 	bl	8040f6c <_Bfree>
 804005a:	9905      	ldr	r1, [sp, #20]
 804005c:	4648      	mov	r0, r9
 804005e:	f000 ff85 	bl	8040f6c <_Bfree>
 8040062:	4641      	mov	r1, r8
 8040064:	4648      	mov	r0, r9
 8040066:	f000 ff81 	bl	8040f6c <_Bfree>
 804006a:	9907      	ldr	r1, [sp, #28]
 804006c:	4648      	mov	r0, r9
 804006e:	f000 ff7d 	bl	8040f6c <_Bfree>
 8040072:	4621      	mov	r1, r4
 8040074:	4648      	mov	r0, r9
 8040076:	f000 ff79 	bl	8040f6c <_Bfree>
 804007a:	e600      	b.n	803fc7e <_strtod_l+0x7e>
 804007c:	9a06      	ldr	r2, [sp, #24]
 804007e:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 8040082:	4293      	cmp	r3, r2
 8040084:	dbba      	blt.n	803fffc <_strtod_l+0x3fc>
 8040086:	4d42      	ldr	r5, [pc, #264]	; (8040190 <_strtod_l+0x590>)
 8040088:	f1c4 040f 	rsb	r4, r4, #15
 804008c:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8040090:	4652      	mov	r2, sl
 8040092:	465b      	mov	r3, fp
 8040094:	e9d1 0100 	ldrd	r0, r1, [r1]
 8040098:	f7e0 fae6 	bl	8020668 <__aeabi_dmul>
 804009c:	9b06      	ldr	r3, [sp, #24]
 804009e:	1b1c      	subs	r4, r3, r4
 80400a0:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 80400a4:	e9d5 2300 	ldrd	r2, r3, [r5]
 80400a8:	e78d      	b.n	803ffc6 <_strtod_l+0x3c6>
 80400aa:	f113 0f16 	cmn.w	r3, #22
 80400ae:	dba5      	blt.n	803fffc <_strtod_l+0x3fc>
 80400b0:	4a37      	ldr	r2, [pc, #220]	; (8040190 <_strtod_l+0x590>)
 80400b2:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 80400b6:	e9d2 2300 	ldrd	r2, r3, [r2]
 80400ba:	4650      	mov	r0, sl
 80400bc:	4659      	mov	r1, fp
 80400be:	f7e0 fbfd 	bl	80208bc <__aeabi_ddiv>
 80400c2:	e782      	b.n	803ffca <_strtod_l+0x3ca>
 80400c4:	2300      	movs	r3, #0
 80400c6:	4e33      	ldr	r6, [pc, #204]	; (8040194 <_strtod_l+0x594>)
 80400c8:	ea4f 1828 	mov.w	r8, r8, asr #4
 80400cc:	4650      	mov	r0, sl
 80400ce:	4659      	mov	r1, fp
 80400d0:	461d      	mov	r5, r3
 80400d2:	f1b8 0f01 	cmp.w	r8, #1
 80400d6:	dc21      	bgt.n	804011c <_strtod_l+0x51c>
 80400d8:	b10b      	cbz	r3, 80400de <_strtod_l+0x4de>
 80400da:	4682      	mov	sl, r0
 80400dc:	468b      	mov	fp, r1
 80400de:	4b2d      	ldr	r3, [pc, #180]	; (8040194 <_strtod_l+0x594>)
 80400e0:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 80400e4:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 80400e8:	4652      	mov	r2, sl
 80400ea:	465b      	mov	r3, fp
 80400ec:	e9d5 0100 	ldrd	r0, r1, [r5]
 80400f0:	f7e0 faba 	bl	8020668 <__aeabi_dmul>
 80400f4:	4b28      	ldr	r3, [pc, #160]	; (8040198 <_strtod_l+0x598>)
 80400f6:	460a      	mov	r2, r1
 80400f8:	400b      	ands	r3, r1
 80400fa:	4928      	ldr	r1, [pc, #160]	; (804019c <_strtod_l+0x59c>)
 80400fc:	428b      	cmp	r3, r1
 80400fe:	4682      	mov	sl, r0
 8040100:	d898      	bhi.n	8040034 <_strtod_l+0x434>
 8040102:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8040106:	428b      	cmp	r3, r1
 8040108:	bf86      	itte	hi
 804010a:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 80401a4 <_strtod_l+0x5a4>
 804010e:	f04f 3aff 	movhi.w	sl, #4294967295	; 0xffffffff
 8040112:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8040116:	2300      	movs	r3, #0
 8040118:	9304      	str	r3, [sp, #16]
 804011a:	e077      	b.n	804020c <_strtod_l+0x60c>
 804011c:	f018 0f01 	tst.w	r8, #1
 8040120:	d006      	beq.n	8040130 <_strtod_l+0x530>
 8040122:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 8040126:	e9d3 2300 	ldrd	r2, r3, [r3]
 804012a:	f7e0 fa9d 	bl	8020668 <__aeabi_dmul>
 804012e:	2301      	movs	r3, #1
 8040130:	3501      	adds	r5, #1
 8040132:	ea4f 0868 	mov.w	r8, r8, asr #1
 8040136:	e7cc      	b.n	80400d2 <_strtod_l+0x4d2>
 8040138:	d0ed      	beq.n	8040116 <_strtod_l+0x516>
 804013a:	f1c8 0800 	rsb	r8, r8, #0
 804013e:	f018 020f 	ands.w	r2, r8, #15
 8040142:	d00a      	beq.n	804015a <_strtod_l+0x55a>
 8040144:	4b12      	ldr	r3, [pc, #72]	; (8040190 <_strtod_l+0x590>)
 8040146:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 804014a:	4650      	mov	r0, sl
 804014c:	4659      	mov	r1, fp
 804014e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8040152:	f7e0 fbb3 	bl	80208bc <__aeabi_ddiv>
 8040156:	4682      	mov	sl, r0
 8040158:	468b      	mov	fp, r1
 804015a:	ea5f 1828 	movs.w	r8, r8, asr #4
 804015e:	d0da      	beq.n	8040116 <_strtod_l+0x516>
 8040160:	f1b8 0f1f 	cmp.w	r8, #31
 8040164:	dd20      	ble.n	80401a8 <_strtod_l+0x5a8>
 8040166:	2400      	movs	r4, #0
 8040168:	46a0      	mov	r8, r4
 804016a:	9407      	str	r4, [sp, #28]
 804016c:	9405      	str	r4, [sp, #20]
 804016e:	2322      	movs	r3, #34	; 0x22
 8040170:	f04f 0a00 	mov.w	sl, #0
 8040174:	f04f 0b00 	mov.w	fp, #0
 8040178:	f8c9 3000 	str.w	r3, [r9]
 804017c:	e765      	b.n	804004a <_strtod_l+0x44a>
 804017e:	bf00      	nop
 8040180:	08056458 	.word	0x08056458
 8040184:	0805645b 	.word	0x0805645b
 8040188:	08056461 	.word	0x08056461
 804018c:	08056478 	.word	0x08056478
 8040190:	080564f0 	.word	0x080564f0
 8040194:	080564c8 	.word	0x080564c8
 8040198:	7ff00000 	.word	0x7ff00000
 804019c:	7ca00000 	.word	0x7ca00000
 80401a0:	fff80000 	.word	0xfff80000
 80401a4:	7fefffff 	.word	0x7fefffff
 80401a8:	f018 0310 	ands.w	r3, r8, #16
 80401ac:	bf18      	it	ne
 80401ae:	236a      	movne	r3, #106	; 0x6a
 80401b0:	4da0      	ldr	r5, [pc, #640]	; (8040434 <_strtod_l+0x834>)
 80401b2:	9304      	str	r3, [sp, #16]
 80401b4:	4650      	mov	r0, sl
 80401b6:	4659      	mov	r1, fp
 80401b8:	2300      	movs	r3, #0
 80401ba:	f1b8 0f00 	cmp.w	r8, #0
 80401be:	f300 810a 	bgt.w	80403d6 <_strtod_l+0x7d6>
 80401c2:	b10b      	cbz	r3, 80401c8 <_strtod_l+0x5c8>
 80401c4:	4682      	mov	sl, r0
 80401c6:	468b      	mov	fp, r1
 80401c8:	9b04      	ldr	r3, [sp, #16]
 80401ca:	b1bb      	cbz	r3, 80401fc <_strtod_l+0x5fc>
 80401cc:	f3cb 530a 	ubfx	r3, fp, #20, #11
 80401d0:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80401d4:	2b00      	cmp	r3, #0
 80401d6:	4659      	mov	r1, fp
 80401d8:	dd10      	ble.n	80401fc <_strtod_l+0x5fc>
 80401da:	2b1f      	cmp	r3, #31
 80401dc:	f340 8107 	ble.w	80403ee <_strtod_l+0x7ee>
 80401e0:	2b34      	cmp	r3, #52	; 0x34
 80401e2:	bfde      	ittt	le
 80401e4:	3b20      	suble	r3, #32
 80401e6:	f04f 32ff 	movle.w	r2, #4294967295	; 0xffffffff
 80401ea:	fa02 f303 	lslle.w	r3, r2, r3
 80401ee:	f04f 0a00 	mov.w	sl, #0
 80401f2:	bfcc      	ite	gt
 80401f4:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 80401f8:	ea03 0b01 	andle.w	fp, r3, r1
 80401fc:	2200      	movs	r2, #0
 80401fe:	2300      	movs	r3, #0
 8040200:	4650      	mov	r0, sl
 8040202:	4659      	mov	r1, fp
 8040204:	f7e0 fc98 	bl	8020b38 <__aeabi_dcmpeq>
 8040208:	2800      	cmp	r0, #0
 804020a:	d1ac      	bne.n	8040166 <_strtod_l+0x566>
 804020c:	9b07      	ldr	r3, [sp, #28]
 804020e:	9300      	str	r3, [sp, #0]
 8040210:	9a05      	ldr	r2, [sp, #20]
 8040212:	9908      	ldr	r1, [sp, #32]
 8040214:	4623      	mov	r3, r4
 8040216:	4648      	mov	r0, r9
 8040218:	f000 fefa 	bl	8041010 <__s2b>
 804021c:	9007      	str	r0, [sp, #28]
 804021e:	2800      	cmp	r0, #0
 8040220:	f43f af08 	beq.w	8040034 <_strtod_l+0x434>
 8040224:	9a06      	ldr	r2, [sp, #24]
 8040226:	9b06      	ldr	r3, [sp, #24]
 8040228:	2a00      	cmp	r2, #0
 804022a:	f1c3 0300 	rsb	r3, r3, #0
 804022e:	bfa8      	it	ge
 8040230:	2300      	movge	r3, #0
 8040232:	930e      	str	r3, [sp, #56]	; 0x38
 8040234:	2400      	movs	r4, #0
 8040236:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 804023a:	9316      	str	r3, [sp, #88]	; 0x58
 804023c:	46a0      	mov	r8, r4
 804023e:	9b07      	ldr	r3, [sp, #28]
 8040240:	4648      	mov	r0, r9
 8040242:	6859      	ldr	r1, [r3, #4]
 8040244:	f000 fe5e 	bl	8040f04 <_Balloc>
 8040248:	9005      	str	r0, [sp, #20]
 804024a:	2800      	cmp	r0, #0
 804024c:	f43f aef6 	beq.w	804003c <_strtod_l+0x43c>
 8040250:	9b07      	ldr	r3, [sp, #28]
 8040252:	691a      	ldr	r2, [r3, #16]
 8040254:	3202      	adds	r2, #2
 8040256:	f103 010c 	add.w	r1, r3, #12
 804025a:	0092      	lsls	r2, r2, #2
 804025c:	300c      	adds	r0, #12
 804025e:	f7ff fc54 	bl	803fb0a <memcpy>
 8040262:	aa1e      	add	r2, sp, #120	; 0x78
 8040264:	a91d      	add	r1, sp, #116	; 0x74
 8040266:	ec4b ab10 	vmov	d0, sl, fp
 804026a:	4648      	mov	r0, r9
 804026c:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8040270:	f001 f98a 	bl	8041588 <__d2b>
 8040274:	901c      	str	r0, [sp, #112]	; 0x70
 8040276:	2800      	cmp	r0, #0
 8040278:	f43f aee0 	beq.w	804003c <_strtod_l+0x43c>
 804027c:	2101      	movs	r1, #1
 804027e:	4648      	mov	r0, r9
 8040280:	f000 ff52 	bl	8041128 <__i2b>
 8040284:	4680      	mov	r8, r0
 8040286:	2800      	cmp	r0, #0
 8040288:	f43f aed8 	beq.w	804003c <_strtod_l+0x43c>
 804028c:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 804028e:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8040290:	2e00      	cmp	r6, #0
 8040292:	bfab      	itete	ge
 8040294:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8040296:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8040298:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 804029a:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 804029c:	bfac      	ite	ge
 804029e:	18f7      	addge	r7, r6, r3
 80402a0:	1b9d      	sublt	r5, r3, r6
 80402a2:	9b04      	ldr	r3, [sp, #16]
 80402a4:	1af6      	subs	r6, r6, r3
 80402a6:	4416      	add	r6, r2
 80402a8:	4b63      	ldr	r3, [pc, #396]	; (8040438 <_strtod_l+0x838>)
 80402aa:	3e01      	subs	r6, #1
 80402ac:	429e      	cmp	r6, r3
 80402ae:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80402b2:	f280 80af 	bge.w	8040414 <_strtod_l+0x814>
 80402b6:	1b9b      	subs	r3, r3, r6
 80402b8:	2b1f      	cmp	r3, #31
 80402ba:	eba2 0203 	sub.w	r2, r2, r3
 80402be:	f04f 0101 	mov.w	r1, #1
 80402c2:	f300 809b 	bgt.w	80403fc <_strtod_l+0x7fc>
 80402c6:	fa01 f303 	lsl.w	r3, r1, r3
 80402ca:	930f      	str	r3, [sp, #60]	; 0x3c
 80402cc:	2300      	movs	r3, #0
 80402ce:	930a      	str	r3, [sp, #40]	; 0x28
 80402d0:	18be      	adds	r6, r7, r2
 80402d2:	9b04      	ldr	r3, [sp, #16]
 80402d4:	42b7      	cmp	r7, r6
 80402d6:	4415      	add	r5, r2
 80402d8:	441d      	add	r5, r3
 80402da:	463b      	mov	r3, r7
 80402dc:	bfa8      	it	ge
 80402de:	4633      	movge	r3, r6
 80402e0:	42ab      	cmp	r3, r5
 80402e2:	bfa8      	it	ge
 80402e4:	462b      	movge	r3, r5
 80402e6:	2b00      	cmp	r3, #0
 80402e8:	bfc2      	ittt	gt
 80402ea:	1af6      	subgt	r6, r6, r3
 80402ec:	1aed      	subgt	r5, r5, r3
 80402ee:	1aff      	subgt	r7, r7, r3
 80402f0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80402f2:	b1bb      	cbz	r3, 8040324 <_strtod_l+0x724>
 80402f4:	4641      	mov	r1, r8
 80402f6:	461a      	mov	r2, r3
 80402f8:	4648      	mov	r0, r9
 80402fa:	f000 ffb5 	bl	8041268 <__pow5mult>
 80402fe:	4680      	mov	r8, r0
 8040300:	2800      	cmp	r0, #0
 8040302:	f43f ae9b 	beq.w	804003c <_strtod_l+0x43c>
 8040306:	4601      	mov	r1, r0
 8040308:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 804030a:	4648      	mov	r0, r9
 804030c:	f000 ff15 	bl	804113a <__multiply>
 8040310:	900c      	str	r0, [sp, #48]	; 0x30
 8040312:	2800      	cmp	r0, #0
 8040314:	f43f ae92 	beq.w	804003c <_strtod_l+0x43c>
 8040318:	991c      	ldr	r1, [sp, #112]	; 0x70
 804031a:	4648      	mov	r0, r9
 804031c:	f000 fe26 	bl	8040f6c <_Bfree>
 8040320:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8040322:	931c      	str	r3, [sp, #112]	; 0x70
 8040324:	2e00      	cmp	r6, #0
 8040326:	dc7a      	bgt.n	804041e <_strtod_l+0x81e>
 8040328:	9b06      	ldr	r3, [sp, #24]
 804032a:	2b00      	cmp	r3, #0
 804032c:	dd08      	ble.n	8040340 <_strtod_l+0x740>
 804032e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8040330:	9905      	ldr	r1, [sp, #20]
 8040332:	4648      	mov	r0, r9
 8040334:	f000 ff98 	bl	8041268 <__pow5mult>
 8040338:	9005      	str	r0, [sp, #20]
 804033a:	2800      	cmp	r0, #0
 804033c:	f43f ae7e 	beq.w	804003c <_strtod_l+0x43c>
 8040340:	2d00      	cmp	r5, #0
 8040342:	dd08      	ble.n	8040356 <_strtod_l+0x756>
 8040344:	462a      	mov	r2, r5
 8040346:	9905      	ldr	r1, [sp, #20]
 8040348:	4648      	mov	r0, r9
 804034a:	f000 ffdb 	bl	8041304 <__lshift>
 804034e:	9005      	str	r0, [sp, #20]
 8040350:	2800      	cmp	r0, #0
 8040352:	f43f ae73 	beq.w	804003c <_strtod_l+0x43c>
 8040356:	2f00      	cmp	r7, #0
 8040358:	dd08      	ble.n	804036c <_strtod_l+0x76c>
 804035a:	4641      	mov	r1, r8
 804035c:	463a      	mov	r2, r7
 804035e:	4648      	mov	r0, r9
 8040360:	f000 ffd0 	bl	8041304 <__lshift>
 8040364:	4680      	mov	r8, r0
 8040366:	2800      	cmp	r0, #0
 8040368:	f43f ae68 	beq.w	804003c <_strtod_l+0x43c>
 804036c:	9a05      	ldr	r2, [sp, #20]
 804036e:	991c      	ldr	r1, [sp, #112]	; 0x70
 8040370:	4648      	mov	r0, r9
 8040372:	f001 f835 	bl	80413e0 <__mdiff>
 8040376:	4604      	mov	r4, r0
 8040378:	2800      	cmp	r0, #0
 804037a:	f43f ae5f 	beq.w	804003c <_strtod_l+0x43c>
 804037e:	68c3      	ldr	r3, [r0, #12]
 8040380:	930c      	str	r3, [sp, #48]	; 0x30
 8040382:	2300      	movs	r3, #0
 8040384:	60c3      	str	r3, [r0, #12]
 8040386:	4641      	mov	r1, r8
 8040388:	f001 f810 	bl	80413ac <__mcmp>
 804038c:	2800      	cmp	r0, #0
 804038e:	da55      	bge.n	804043c <_strtod_l+0x83c>
 8040390:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8040392:	b9e3      	cbnz	r3, 80403ce <_strtod_l+0x7ce>
 8040394:	f1ba 0f00 	cmp.w	sl, #0
 8040398:	d119      	bne.n	80403ce <_strtod_l+0x7ce>
 804039a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 804039e:	b9b3      	cbnz	r3, 80403ce <_strtod_l+0x7ce>
 80403a0:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80403a4:	0d1b      	lsrs	r3, r3, #20
 80403a6:	051b      	lsls	r3, r3, #20
 80403a8:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80403ac:	d90f      	bls.n	80403ce <_strtod_l+0x7ce>
 80403ae:	6963      	ldr	r3, [r4, #20]
 80403b0:	b913      	cbnz	r3, 80403b8 <_strtod_l+0x7b8>
 80403b2:	6923      	ldr	r3, [r4, #16]
 80403b4:	2b01      	cmp	r3, #1
 80403b6:	dd0a      	ble.n	80403ce <_strtod_l+0x7ce>
 80403b8:	4621      	mov	r1, r4
 80403ba:	2201      	movs	r2, #1
 80403bc:	4648      	mov	r0, r9
 80403be:	f000 ffa1 	bl	8041304 <__lshift>
 80403c2:	4641      	mov	r1, r8
 80403c4:	4604      	mov	r4, r0
 80403c6:	f000 fff1 	bl	80413ac <__mcmp>
 80403ca:	2800      	cmp	r0, #0
 80403cc:	dc67      	bgt.n	804049e <_strtod_l+0x89e>
 80403ce:	9b04      	ldr	r3, [sp, #16]
 80403d0:	2b00      	cmp	r3, #0
 80403d2:	d171      	bne.n	80404b8 <_strtod_l+0x8b8>
 80403d4:	e63d      	b.n	8040052 <_strtod_l+0x452>
 80403d6:	f018 0f01 	tst.w	r8, #1
 80403da:	d004      	beq.n	80403e6 <_strtod_l+0x7e6>
 80403dc:	e9d5 2300 	ldrd	r2, r3, [r5]
 80403e0:	f7e0 f942 	bl	8020668 <__aeabi_dmul>
 80403e4:	2301      	movs	r3, #1
 80403e6:	ea4f 0868 	mov.w	r8, r8, asr #1
 80403ea:	3508      	adds	r5, #8
 80403ec:	e6e5      	b.n	80401ba <_strtod_l+0x5ba>
 80403ee:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80403f2:	fa02 f303 	lsl.w	r3, r2, r3
 80403f6:	ea03 0a0a 	and.w	sl, r3, sl
 80403fa:	e6ff      	b.n	80401fc <_strtod_l+0x5fc>
 80403fc:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8040400:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8040404:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8040408:	36e2      	adds	r6, #226	; 0xe2
 804040a:	fa01 f306 	lsl.w	r3, r1, r6
 804040e:	930a      	str	r3, [sp, #40]	; 0x28
 8040410:	910f      	str	r1, [sp, #60]	; 0x3c
 8040412:	e75d      	b.n	80402d0 <_strtod_l+0x6d0>
 8040414:	2300      	movs	r3, #0
 8040416:	930a      	str	r3, [sp, #40]	; 0x28
 8040418:	2301      	movs	r3, #1
 804041a:	930f      	str	r3, [sp, #60]	; 0x3c
 804041c:	e758      	b.n	80402d0 <_strtod_l+0x6d0>
 804041e:	4632      	mov	r2, r6
 8040420:	991c      	ldr	r1, [sp, #112]	; 0x70
 8040422:	4648      	mov	r0, r9
 8040424:	f000 ff6e 	bl	8041304 <__lshift>
 8040428:	901c      	str	r0, [sp, #112]	; 0x70
 804042a:	2800      	cmp	r0, #0
 804042c:	f47f af7c 	bne.w	8040328 <_strtod_l+0x728>
 8040430:	e604      	b.n	804003c <_strtod_l+0x43c>
 8040432:	bf00      	nop
 8040434:	08056490 	.word	0x08056490
 8040438:	fffffc02 	.word	0xfffffc02
 804043c:	465d      	mov	r5, fp
 804043e:	f040 8086 	bne.w	804054e <_strtod_l+0x94e>
 8040442:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8040444:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8040448:	b32a      	cbz	r2, 8040496 <_strtod_l+0x896>
 804044a:	4aaf      	ldr	r2, [pc, #700]	; (8040708 <_strtod_l+0xb08>)
 804044c:	4293      	cmp	r3, r2
 804044e:	d153      	bne.n	80404f8 <_strtod_l+0x8f8>
 8040450:	9b04      	ldr	r3, [sp, #16]
 8040452:	4650      	mov	r0, sl
 8040454:	b1d3      	cbz	r3, 804048c <_strtod_l+0x88c>
 8040456:	4aad      	ldr	r2, [pc, #692]	; (804070c <_strtod_l+0xb0c>)
 8040458:	402a      	ands	r2, r5
 804045a:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 804045e:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8040462:	d816      	bhi.n	8040492 <_strtod_l+0x892>
 8040464:	0d12      	lsrs	r2, r2, #20
 8040466:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 804046a:	fa01 f303 	lsl.w	r3, r1, r3
 804046e:	4298      	cmp	r0, r3
 8040470:	d142      	bne.n	80404f8 <_strtod_l+0x8f8>
 8040472:	4ba7      	ldr	r3, [pc, #668]	; (8040710 <_strtod_l+0xb10>)
 8040474:	429d      	cmp	r5, r3
 8040476:	d102      	bne.n	804047e <_strtod_l+0x87e>
 8040478:	3001      	adds	r0, #1
 804047a:	f43f addf 	beq.w	804003c <_strtod_l+0x43c>
 804047e:	4ba3      	ldr	r3, [pc, #652]	; (804070c <_strtod_l+0xb0c>)
 8040480:	402b      	ands	r3, r5
 8040482:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8040486:	f04f 0a00 	mov.w	sl, #0
 804048a:	e7a0      	b.n	80403ce <_strtod_l+0x7ce>
 804048c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8040490:	e7ed      	b.n	804046e <_strtod_l+0x86e>
 8040492:	460b      	mov	r3, r1
 8040494:	e7eb      	b.n	804046e <_strtod_l+0x86e>
 8040496:	bb7b      	cbnz	r3, 80404f8 <_strtod_l+0x8f8>
 8040498:	f1ba 0f00 	cmp.w	sl, #0
 804049c:	d12c      	bne.n	80404f8 <_strtod_l+0x8f8>
 804049e:	9904      	ldr	r1, [sp, #16]
 80404a0:	4a9a      	ldr	r2, [pc, #616]	; (804070c <_strtod_l+0xb0c>)
 80404a2:	465b      	mov	r3, fp
 80404a4:	b1f1      	cbz	r1, 80404e4 <_strtod_l+0x8e4>
 80404a6:	ea02 010b 	and.w	r1, r2, fp
 80404aa:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80404ae:	dc19      	bgt.n	80404e4 <_strtod_l+0x8e4>
 80404b0:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80404b4:	f77f ae5b 	ble.w	804016e <_strtod_l+0x56e>
 80404b8:	4a96      	ldr	r2, [pc, #600]	; (8040714 <_strtod_l+0xb14>)
 80404ba:	2300      	movs	r3, #0
 80404bc:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 80404c0:	4650      	mov	r0, sl
 80404c2:	4659      	mov	r1, fp
 80404c4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 80404c8:	f7e0 f8ce 	bl	8020668 <__aeabi_dmul>
 80404cc:	4682      	mov	sl, r0
 80404ce:	468b      	mov	fp, r1
 80404d0:	2900      	cmp	r1, #0
 80404d2:	f47f adbe 	bne.w	8040052 <_strtod_l+0x452>
 80404d6:	2800      	cmp	r0, #0
 80404d8:	f47f adbb 	bne.w	8040052 <_strtod_l+0x452>
 80404dc:	2322      	movs	r3, #34	; 0x22
 80404de:	f8c9 3000 	str.w	r3, [r9]
 80404e2:	e5b6      	b.n	8040052 <_strtod_l+0x452>
 80404e4:	4013      	ands	r3, r2
 80404e6:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80404ea:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80404ee:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80404f2:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 80404f6:	e76a      	b.n	80403ce <_strtod_l+0x7ce>
 80404f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80404fa:	b193      	cbz	r3, 8040522 <_strtod_l+0x922>
 80404fc:	422b      	tst	r3, r5
 80404fe:	f43f af66 	beq.w	80403ce <_strtod_l+0x7ce>
 8040502:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8040504:	9a04      	ldr	r2, [sp, #16]
 8040506:	4650      	mov	r0, sl
 8040508:	4659      	mov	r1, fp
 804050a:	b173      	cbz	r3, 804052a <_strtod_l+0x92a>
 804050c:	f7ff fb5c 	bl	803fbc8 <sulp>
 8040510:	4602      	mov	r2, r0
 8040512:	460b      	mov	r3, r1
 8040514:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8040518:	f7df fef0 	bl	80202fc <__adddf3>
 804051c:	4682      	mov	sl, r0
 804051e:	468b      	mov	fp, r1
 8040520:	e755      	b.n	80403ce <_strtod_l+0x7ce>
 8040522:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8040524:	ea13 0f0a 	tst.w	r3, sl
 8040528:	e7e9      	b.n	80404fe <_strtod_l+0x8fe>
 804052a:	f7ff fb4d 	bl	803fbc8 <sulp>
 804052e:	4602      	mov	r2, r0
 8040530:	460b      	mov	r3, r1
 8040532:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8040536:	f7df fedf 	bl	80202f8 <__aeabi_dsub>
 804053a:	2200      	movs	r2, #0
 804053c:	2300      	movs	r3, #0
 804053e:	4682      	mov	sl, r0
 8040540:	468b      	mov	fp, r1
 8040542:	f7e0 faf9 	bl	8020b38 <__aeabi_dcmpeq>
 8040546:	2800      	cmp	r0, #0
 8040548:	f47f ae11 	bne.w	804016e <_strtod_l+0x56e>
 804054c:	e73f      	b.n	80403ce <_strtod_l+0x7ce>
 804054e:	4641      	mov	r1, r8
 8040550:	4620      	mov	r0, r4
 8040552:	f001 f868 	bl	8041626 <__ratio>
 8040556:	ec57 6b10 	vmov	r6, r7, d0
 804055a:	2200      	movs	r2, #0
 804055c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8040560:	ee10 0a10 	vmov	r0, s0
 8040564:	4639      	mov	r1, r7
 8040566:	f7e0 fafb 	bl	8020b60 <__aeabi_dcmple>
 804056a:	2800      	cmp	r0, #0
 804056c:	d077      	beq.n	804065e <_strtod_l+0xa5e>
 804056e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8040570:	2b00      	cmp	r3, #0
 8040572:	d04a      	beq.n	804060a <_strtod_l+0xa0a>
 8040574:	4b68      	ldr	r3, [pc, #416]	; (8040718 <_strtod_l+0xb18>)
 8040576:	2200      	movs	r2, #0
 8040578:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 804057c:	4f66      	ldr	r7, [pc, #408]	; (8040718 <_strtod_l+0xb18>)
 804057e:	2600      	movs	r6, #0
 8040580:	4b62      	ldr	r3, [pc, #392]	; (804070c <_strtod_l+0xb0c>)
 8040582:	402b      	ands	r3, r5
 8040584:	930f      	str	r3, [sp, #60]	; 0x3c
 8040586:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8040588:	4b64      	ldr	r3, [pc, #400]	; (804071c <_strtod_l+0xb1c>)
 804058a:	429a      	cmp	r2, r3
 804058c:	f040 80ce 	bne.w	804072c <_strtod_l+0xb2c>
 8040590:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8040594:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8040598:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 804059c:	ec4b ab10 	vmov	d0, sl, fp
 80405a0:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 80405a4:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80405a8:	f000 ff78 	bl	804149c <__ulp>
 80405ac:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80405b0:	ec53 2b10 	vmov	r2, r3, d0
 80405b4:	f7e0 f858 	bl	8020668 <__aeabi_dmul>
 80405b8:	4652      	mov	r2, sl
 80405ba:	465b      	mov	r3, fp
 80405bc:	f7df fe9e 	bl	80202fc <__adddf3>
 80405c0:	460b      	mov	r3, r1
 80405c2:	4952      	ldr	r1, [pc, #328]	; (804070c <_strtod_l+0xb0c>)
 80405c4:	4a56      	ldr	r2, [pc, #344]	; (8040720 <_strtod_l+0xb20>)
 80405c6:	4019      	ands	r1, r3
 80405c8:	4291      	cmp	r1, r2
 80405ca:	4682      	mov	sl, r0
 80405cc:	d95b      	bls.n	8040686 <_strtod_l+0xa86>
 80405ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80405d0:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 80405d4:	4293      	cmp	r3, r2
 80405d6:	d103      	bne.n	80405e0 <_strtod_l+0x9e0>
 80405d8:	9b08      	ldr	r3, [sp, #32]
 80405da:	3301      	adds	r3, #1
 80405dc:	f43f ad2e 	beq.w	804003c <_strtod_l+0x43c>
 80405e0:	f8df b12c 	ldr.w	fp, [pc, #300]	; 8040710 <_strtod_l+0xb10>
 80405e4:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 80405e8:	991c      	ldr	r1, [sp, #112]	; 0x70
 80405ea:	4648      	mov	r0, r9
 80405ec:	f000 fcbe 	bl	8040f6c <_Bfree>
 80405f0:	9905      	ldr	r1, [sp, #20]
 80405f2:	4648      	mov	r0, r9
 80405f4:	f000 fcba 	bl	8040f6c <_Bfree>
 80405f8:	4641      	mov	r1, r8
 80405fa:	4648      	mov	r0, r9
 80405fc:	f000 fcb6 	bl	8040f6c <_Bfree>
 8040600:	4621      	mov	r1, r4
 8040602:	4648      	mov	r0, r9
 8040604:	f000 fcb2 	bl	8040f6c <_Bfree>
 8040608:	e619      	b.n	804023e <_strtod_l+0x63e>
 804060a:	f1ba 0f00 	cmp.w	sl, #0
 804060e:	d11a      	bne.n	8040646 <_strtod_l+0xa46>
 8040610:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8040614:	b9eb      	cbnz	r3, 8040652 <_strtod_l+0xa52>
 8040616:	2200      	movs	r2, #0
 8040618:	4b3f      	ldr	r3, [pc, #252]	; (8040718 <_strtod_l+0xb18>)
 804061a:	4630      	mov	r0, r6
 804061c:	4639      	mov	r1, r7
 804061e:	f7e0 fa95 	bl	8020b4c <__aeabi_dcmplt>
 8040622:	b9c8      	cbnz	r0, 8040658 <_strtod_l+0xa58>
 8040624:	4630      	mov	r0, r6
 8040626:	4639      	mov	r1, r7
 8040628:	2200      	movs	r2, #0
 804062a:	4b3e      	ldr	r3, [pc, #248]	; (8040724 <_strtod_l+0xb24>)
 804062c:	f7e0 f81c 	bl	8020668 <__aeabi_dmul>
 8040630:	4606      	mov	r6, r0
 8040632:	460f      	mov	r7, r1
 8040634:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8040638:	9618      	str	r6, [sp, #96]	; 0x60
 804063a:	9319      	str	r3, [sp, #100]	; 0x64
 804063c:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 8040640:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8040644:	e79c      	b.n	8040580 <_strtod_l+0x980>
 8040646:	f1ba 0f01 	cmp.w	sl, #1
 804064a:	d102      	bne.n	8040652 <_strtod_l+0xa52>
 804064c:	2d00      	cmp	r5, #0
 804064e:	f43f ad8e 	beq.w	804016e <_strtod_l+0x56e>
 8040652:	2200      	movs	r2, #0
 8040654:	4b34      	ldr	r3, [pc, #208]	; (8040728 <_strtod_l+0xb28>)
 8040656:	e78f      	b.n	8040578 <_strtod_l+0x978>
 8040658:	2600      	movs	r6, #0
 804065a:	4f32      	ldr	r7, [pc, #200]	; (8040724 <_strtod_l+0xb24>)
 804065c:	e7ea      	b.n	8040634 <_strtod_l+0xa34>
 804065e:	4b31      	ldr	r3, [pc, #196]	; (8040724 <_strtod_l+0xb24>)
 8040660:	4630      	mov	r0, r6
 8040662:	4639      	mov	r1, r7
 8040664:	2200      	movs	r2, #0
 8040666:	f7df ffff 	bl	8020668 <__aeabi_dmul>
 804066a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 804066c:	4606      	mov	r6, r0
 804066e:	460f      	mov	r7, r1
 8040670:	b933      	cbnz	r3, 8040680 <_strtod_l+0xa80>
 8040672:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8040676:	9010      	str	r0, [sp, #64]	; 0x40
 8040678:	9311      	str	r3, [sp, #68]	; 0x44
 804067a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 804067e:	e7df      	b.n	8040640 <_strtod_l+0xa40>
 8040680:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8040684:	e7f9      	b.n	804067a <_strtod_l+0xa7a>
 8040686:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 804068a:	9b04      	ldr	r3, [sp, #16]
 804068c:	2b00      	cmp	r3, #0
 804068e:	d1ab      	bne.n	80405e8 <_strtod_l+0x9e8>
 8040690:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8040694:	0d1b      	lsrs	r3, r3, #20
 8040696:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8040698:	051b      	lsls	r3, r3, #20
 804069a:	429a      	cmp	r2, r3
 804069c:	465d      	mov	r5, fp
 804069e:	d1a3      	bne.n	80405e8 <_strtod_l+0x9e8>
 80406a0:	4639      	mov	r1, r7
 80406a2:	4630      	mov	r0, r6
 80406a4:	f7e0 fa90 	bl	8020bc8 <__aeabi_d2iz>
 80406a8:	f7df ff74 	bl	8020594 <__aeabi_i2d>
 80406ac:	460b      	mov	r3, r1
 80406ae:	4602      	mov	r2, r0
 80406b0:	4639      	mov	r1, r7
 80406b2:	4630      	mov	r0, r6
 80406b4:	f7df fe20 	bl	80202f8 <__aeabi_dsub>
 80406b8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80406ba:	4606      	mov	r6, r0
 80406bc:	460f      	mov	r7, r1
 80406be:	b933      	cbnz	r3, 80406ce <_strtod_l+0xace>
 80406c0:	f1ba 0f00 	cmp.w	sl, #0
 80406c4:	d103      	bne.n	80406ce <_strtod_l+0xace>
 80406c6:	f3cb 0513 	ubfx	r5, fp, #0, #20
 80406ca:	2d00      	cmp	r5, #0
 80406cc:	d06d      	beq.n	80407aa <_strtod_l+0xbaa>
 80406ce:	a30a      	add	r3, pc, #40	; (adr r3, 80406f8 <_strtod_l+0xaf8>)
 80406d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80406d4:	4630      	mov	r0, r6
 80406d6:	4639      	mov	r1, r7
 80406d8:	f7e0 fa38 	bl	8020b4c <__aeabi_dcmplt>
 80406dc:	2800      	cmp	r0, #0
 80406de:	f47f acb8 	bne.w	8040052 <_strtod_l+0x452>
 80406e2:	a307      	add	r3, pc, #28	; (adr r3, 8040700 <_strtod_l+0xb00>)
 80406e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80406e8:	4630      	mov	r0, r6
 80406ea:	4639      	mov	r1, r7
 80406ec:	f7e0 fa4c 	bl	8020b88 <__aeabi_dcmpgt>
 80406f0:	2800      	cmp	r0, #0
 80406f2:	f43f af79 	beq.w	80405e8 <_strtod_l+0x9e8>
 80406f6:	e4ac      	b.n	8040052 <_strtod_l+0x452>
 80406f8:	94a03595 	.word	0x94a03595
 80406fc:	3fdfffff 	.word	0x3fdfffff
 8040700:	35afe535 	.word	0x35afe535
 8040704:	3fe00000 	.word	0x3fe00000
 8040708:	000fffff 	.word	0x000fffff
 804070c:	7ff00000 	.word	0x7ff00000
 8040710:	7fefffff 	.word	0x7fefffff
 8040714:	39500000 	.word	0x39500000
 8040718:	3ff00000 	.word	0x3ff00000
 804071c:	7fe00000 	.word	0x7fe00000
 8040720:	7c9fffff 	.word	0x7c9fffff
 8040724:	3fe00000 	.word	0x3fe00000
 8040728:	bff00000 	.word	0xbff00000
 804072c:	9b04      	ldr	r3, [sp, #16]
 804072e:	b333      	cbz	r3, 804077e <_strtod_l+0xb7e>
 8040730:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8040732:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8040736:	d822      	bhi.n	804077e <_strtod_l+0xb7e>
 8040738:	a327      	add	r3, pc, #156	; (adr r3, 80407d8 <_strtod_l+0xbd8>)
 804073a:	e9d3 2300 	ldrd	r2, r3, [r3]
 804073e:	4630      	mov	r0, r6
 8040740:	4639      	mov	r1, r7
 8040742:	f7e0 fa0d 	bl	8020b60 <__aeabi_dcmple>
 8040746:	b1a0      	cbz	r0, 8040772 <_strtod_l+0xb72>
 8040748:	4639      	mov	r1, r7
 804074a:	4630      	mov	r0, r6
 804074c:	f7e0 fa64 	bl	8020c18 <__aeabi_d2uiz>
 8040750:	2800      	cmp	r0, #0
 8040752:	bf08      	it	eq
 8040754:	2001      	moveq	r0, #1
 8040756:	f7df ff0d 	bl	8020574 <__aeabi_ui2d>
 804075a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 804075c:	4606      	mov	r6, r0
 804075e:	460f      	mov	r7, r1
 8040760:	bb03      	cbnz	r3, 80407a4 <_strtod_l+0xba4>
 8040762:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8040766:	9012      	str	r0, [sp, #72]	; 0x48
 8040768:	9313      	str	r3, [sp, #76]	; 0x4c
 804076a:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 804076e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8040772:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8040774:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8040776:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 804077a:	1a9b      	subs	r3, r3, r2
 804077c:	930b      	str	r3, [sp, #44]	; 0x2c
 804077e:	ed9d 0b08 	vldr	d0, [sp, #32]
 8040782:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 8040786:	f000 fe89 	bl	804149c <__ulp>
 804078a:	4650      	mov	r0, sl
 804078c:	ec53 2b10 	vmov	r2, r3, d0
 8040790:	4659      	mov	r1, fp
 8040792:	f7df ff69 	bl	8020668 <__aeabi_dmul>
 8040796:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 804079a:	f7df fdaf 	bl	80202fc <__adddf3>
 804079e:	4682      	mov	sl, r0
 80407a0:	468b      	mov	fp, r1
 80407a2:	e772      	b.n	804068a <_strtod_l+0xa8a>
 80407a4:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 80407a8:	e7df      	b.n	804076a <_strtod_l+0xb6a>
 80407aa:	a30d      	add	r3, pc, #52	; (adr r3, 80407e0 <_strtod_l+0xbe0>)
 80407ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80407b0:	f7e0 f9cc 	bl	8020b4c <__aeabi_dcmplt>
 80407b4:	e79c      	b.n	80406f0 <_strtod_l+0xaf0>
 80407b6:	2300      	movs	r3, #0
 80407b8:	930d      	str	r3, [sp, #52]	; 0x34
 80407ba:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80407bc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80407be:	6013      	str	r3, [r2, #0]
 80407c0:	f7ff ba61 	b.w	803fc86 <_strtod_l+0x86>
 80407c4:	2b65      	cmp	r3, #101	; 0x65
 80407c6:	f04f 0200 	mov.w	r2, #0
 80407ca:	f43f ab4e 	beq.w	803fe6a <_strtod_l+0x26a>
 80407ce:	2101      	movs	r1, #1
 80407d0:	4614      	mov	r4, r2
 80407d2:	9104      	str	r1, [sp, #16]
 80407d4:	f7ff bacb 	b.w	803fd6e <_strtod_l+0x16e>
 80407d8:	ffc00000 	.word	0xffc00000
 80407dc:	41dfffff 	.word	0x41dfffff
 80407e0:	94a03595 	.word	0x94a03595
 80407e4:	3fcfffff 	.word	0x3fcfffff

080407e8 <strtof>:
 80407e8:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}
 80407ec:	4e24      	ldr	r6, [pc, #144]	; (8040880 <strtof+0x98>)
 80407ee:	4a25      	ldr	r2, [pc, #148]	; (8040884 <strtof+0x9c>)
 80407f0:	6834      	ldr	r4, [r6, #0]
 80407f2:	6a23      	ldr	r3, [r4, #32]
 80407f4:	ed2d 8b02 	vpush	{d8}
 80407f8:	2b00      	cmp	r3, #0
 80407fa:	bf08      	it	eq
 80407fc:	4613      	moveq	r3, r2
 80407fe:	460a      	mov	r2, r1
 8040800:	4601      	mov	r1, r0
 8040802:	4620      	mov	r0, r4
 8040804:	f7ff f9fc 	bl	803fc00 <_strtod_l>
 8040808:	ec55 4b10 	vmov	r4, r5, d0
 804080c:	ee10 2a10 	vmov	r2, s0
 8040810:	462b      	mov	r3, r5
 8040812:	ee10 0a10 	vmov	r0, s0
 8040816:	4629      	mov	r1, r5
 8040818:	f7e0 f9c0 	bl	8020b9c <__aeabi_dcmpun>
 804081c:	b130      	cbz	r0, 804082c <strtof+0x44>
 804081e:	ecbd 8b02 	vpop	{d8}
 8040822:	2000      	movs	r0, #0
 8040824:	e8bd 4370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, lr}
 8040828:	f001 babe 	b.w	8041da8 <nanf>
 804082c:	4620      	mov	r0, r4
 804082e:	4629      	mov	r1, r5
 8040830:	f7e0 fa12 	bl	8020c58 <__aeabi_d2f>
 8040834:	ee08 0a10 	vmov	s16, r0
 8040838:	eddf 7a13 	vldr	s15, [pc, #76]	; 8040888 <strtof+0xa0>
 804083c:	eeb0 7ac8 	vabs.f32	s14, s16
 8040840:	eeb4 7a67 	vcmp.f32	s14, s15
 8040844:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8040848:	dd14      	ble.n	8040874 <strtof+0x8c>
 804084a:	f025 4900 	bic.w	r9, r5, #2147483648	; 0x80000000
 804084e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8040852:	4b0e      	ldr	r3, [pc, #56]	; (804088c <strtof+0xa4>)
 8040854:	4620      	mov	r0, r4
 8040856:	4649      	mov	r1, r9
 8040858:	f7e0 f9a0 	bl	8020b9c <__aeabi_dcmpun>
 804085c:	b938      	cbnz	r0, 804086e <strtof+0x86>
 804085e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8040862:	4b0a      	ldr	r3, [pc, #40]	; (804088c <strtof+0xa4>)
 8040864:	4620      	mov	r0, r4
 8040866:	4649      	mov	r1, r9
 8040868:	f7e0 f97a 	bl	8020b60 <__aeabi_dcmple>
 804086c:	b110      	cbz	r0, 8040874 <strtof+0x8c>
 804086e:	6833      	ldr	r3, [r6, #0]
 8040870:	2222      	movs	r2, #34	; 0x22
 8040872:	601a      	str	r2, [r3, #0]
 8040874:	eeb0 0a48 	vmov.f32	s0, s16
 8040878:	ecbd 8b02 	vpop	{d8}
 804087c:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8040880:	200002c4 	.word	0x200002c4
 8040884:	20000328 	.word	0x20000328
 8040888:	7f7fffff 	.word	0x7f7fffff
 804088c:	7fefffff 	.word	0x7fefffff

08040890 <rshift>:
 8040890:	b5f0      	push	{r4, r5, r6, r7, lr}
 8040892:	6906      	ldr	r6, [r0, #16]
 8040894:	114b      	asrs	r3, r1, #5
 8040896:	429e      	cmp	r6, r3
 8040898:	f100 0414 	add.w	r4, r0, #20
 804089c:	dd30      	ble.n	8040900 <rshift+0x70>
 804089e:	f011 011f 	ands.w	r1, r1, #31
 80408a2:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 80408a6:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 80408aa:	d108      	bne.n	80408be <rshift+0x2e>
 80408ac:	4621      	mov	r1, r4
 80408ae:	42b2      	cmp	r2, r6
 80408b0:	460b      	mov	r3, r1
 80408b2:	d211      	bcs.n	80408d8 <rshift+0x48>
 80408b4:	f852 3b04 	ldr.w	r3, [r2], #4
 80408b8:	f841 3b04 	str.w	r3, [r1], #4
 80408bc:	e7f7      	b.n	80408ae <rshift+0x1e>
 80408be:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 80408c2:	f1c1 0c20 	rsb	ip, r1, #32
 80408c6:	40cd      	lsrs	r5, r1
 80408c8:	3204      	adds	r2, #4
 80408ca:	4623      	mov	r3, r4
 80408cc:	42b2      	cmp	r2, r6
 80408ce:	4617      	mov	r7, r2
 80408d0:	d30c      	bcc.n	80408ec <rshift+0x5c>
 80408d2:	601d      	str	r5, [r3, #0]
 80408d4:	b105      	cbz	r5, 80408d8 <rshift+0x48>
 80408d6:	3304      	adds	r3, #4
 80408d8:	1b1a      	subs	r2, r3, r4
 80408da:	42a3      	cmp	r3, r4
 80408dc:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80408e0:	bf08      	it	eq
 80408e2:	2300      	moveq	r3, #0
 80408e4:	6102      	str	r2, [r0, #16]
 80408e6:	bf08      	it	eq
 80408e8:	6143      	streq	r3, [r0, #20]
 80408ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80408ec:	683f      	ldr	r7, [r7, #0]
 80408ee:	fa07 f70c 	lsl.w	r7, r7, ip
 80408f2:	433d      	orrs	r5, r7
 80408f4:	f843 5b04 	str.w	r5, [r3], #4
 80408f8:	f852 5b04 	ldr.w	r5, [r2], #4
 80408fc:	40cd      	lsrs	r5, r1
 80408fe:	e7e5      	b.n	80408cc <rshift+0x3c>
 8040900:	4623      	mov	r3, r4
 8040902:	e7e9      	b.n	80408d8 <rshift+0x48>

08040904 <__hexdig_fun>:
 8040904:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8040908:	2b09      	cmp	r3, #9
 804090a:	d802      	bhi.n	8040912 <__hexdig_fun+0xe>
 804090c:	3820      	subs	r0, #32
 804090e:	b2c0      	uxtb	r0, r0
 8040910:	4770      	bx	lr
 8040912:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8040916:	2b05      	cmp	r3, #5
 8040918:	d801      	bhi.n	804091e <__hexdig_fun+0x1a>
 804091a:	3847      	subs	r0, #71	; 0x47
 804091c:	e7f7      	b.n	804090e <__hexdig_fun+0xa>
 804091e:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8040922:	2b05      	cmp	r3, #5
 8040924:	d801      	bhi.n	804092a <__hexdig_fun+0x26>
 8040926:	3827      	subs	r0, #39	; 0x27
 8040928:	e7f1      	b.n	804090e <__hexdig_fun+0xa>
 804092a:	2000      	movs	r0, #0
 804092c:	4770      	bx	lr

0804092e <__gethex>:
 804092e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8040932:	b08b      	sub	sp, #44	; 0x2c
 8040934:	468a      	mov	sl, r1
 8040936:	9002      	str	r0, [sp, #8]
 8040938:	9816      	ldr	r0, [sp, #88]	; 0x58
 804093a:	9306      	str	r3, [sp, #24]
 804093c:	4690      	mov	r8, r2
 804093e:	f000 facd 	bl	8040edc <__localeconv_l>
 8040942:	6803      	ldr	r3, [r0, #0]
 8040944:	9303      	str	r3, [sp, #12]
 8040946:	4618      	mov	r0, r3
 8040948:	f7df fc74 	bl	8020234 <strlen>
 804094c:	9b03      	ldr	r3, [sp, #12]
 804094e:	9001      	str	r0, [sp, #4]
 8040950:	4403      	add	r3, r0
 8040952:	f04f 0b00 	mov.w	fp, #0
 8040956:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 804095a:	9307      	str	r3, [sp, #28]
 804095c:	f8da 3000 	ldr.w	r3, [sl]
 8040960:	3302      	adds	r3, #2
 8040962:	461f      	mov	r7, r3
 8040964:	f813 0b01 	ldrb.w	r0, [r3], #1
 8040968:	2830      	cmp	r0, #48	; 0x30
 804096a:	d06c      	beq.n	8040a46 <__gethex+0x118>
 804096c:	f7ff ffca 	bl	8040904 <__hexdig_fun>
 8040970:	4604      	mov	r4, r0
 8040972:	2800      	cmp	r0, #0
 8040974:	d16a      	bne.n	8040a4c <__gethex+0x11e>
 8040976:	9a01      	ldr	r2, [sp, #4]
 8040978:	9903      	ldr	r1, [sp, #12]
 804097a:	4638      	mov	r0, r7
 804097c:	f7ff f8f8 	bl	803fb70 <strncmp>
 8040980:	2800      	cmp	r0, #0
 8040982:	d166      	bne.n	8040a52 <__gethex+0x124>
 8040984:	9b01      	ldr	r3, [sp, #4]
 8040986:	5cf8      	ldrb	r0, [r7, r3]
 8040988:	18fe      	adds	r6, r7, r3
 804098a:	f7ff ffbb 	bl	8040904 <__hexdig_fun>
 804098e:	2800      	cmp	r0, #0
 8040990:	d062      	beq.n	8040a58 <__gethex+0x12a>
 8040992:	4633      	mov	r3, r6
 8040994:	7818      	ldrb	r0, [r3, #0]
 8040996:	2830      	cmp	r0, #48	; 0x30
 8040998:	461f      	mov	r7, r3
 804099a:	f103 0301 	add.w	r3, r3, #1
 804099e:	d0f9      	beq.n	8040994 <__gethex+0x66>
 80409a0:	f7ff ffb0 	bl	8040904 <__hexdig_fun>
 80409a4:	fab0 f580 	clz	r5, r0
 80409a8:	096d      	lsrs	r5, r5, #5
 80409aa:	4634      	mov	r4, r6
 80409ac:	f04f 0b01 	mov.w	fp, #1
 80409b0:	463a      	mov	r2, r7
 80409b2:	4616      	mov	r6, r2
 80409b4:	3201      	adds	r2, #1
 80409b6:	7830      	ldrb	r0, [r6, #0]
 80409b8:	f7ff ffa4 	bl	8040904 <__hexdig_fun>
 80409bc:	2800      	cmp	r0, #0
 80409be:	d1f8      	bne.n	80409b2 <__gethex+0x84>
 80409c0:	9a01      	ldr	r2, [sp, #4]
 80409c2:	9903      	ldr	r1, [sp, #12]
 80409c4:	4630      	mov	r0, r6
 80409c6:	f7ff f8d3 	bl	803fb70 <strncmp>
 80409ca:	b950      	cbnz	r0, 80409e2 <__gethex+0xb4>
 80409cc:	b954      	cbnz	r4, 80409e4 <__gethex+0xb6>
 80409ce:	9b01      	ldr	r3, [sp, #4]
 80409d0:	18f4      	adds	r4, r6, r3
 80409d2:	4622      	mov	r2, r4
 80409d4:	4616      	mov	r6, r2
 80409d6:	3201      	adds	r2, #1
 80409d8:	7830      	ldrb	r0, [r6, #0]
 80409da:	f7ff ff93 	bl	8040904 <__hexdig_fun>
 80409de:	2800      	cmp	r0, #0
 80409e0:	d1f8      	bne.n	80409d4 <__gethex+0xa6>
 80409e2:	b10c      	cbz	r4, 80409e8 <__gethex+0xba>
 80409e4:	1ba4      	subs	r4, r4, r6
 80409e6:	00a4      	lsls	r4, r4, #2
 80409e8:	7833      	ldrb	r3, [r6, #0]
 80409ea:	2b50      	cmp	r3, #80	; 0x50
 80409ec:	d001      	beq.n	80409f2 <__gethex+0xc4>
 80409ee:	2b70      	cmp	r3, #112	; 0x70
 80409f0:	d140      	bne.n	8040a74 <__gethex+0x146>
 80409f2:	7873      	ldrb	r3, [r6, #1]
 80409f4:	2b2b      	cmp	r3, #43	; 0x2b
 80409f6:	d031      	beq.n	8040a5c <__gethex+0x12e>
 80409f8:	2b2d      	cmp	r3, #45	; 0x2d
 80409fa:	d033      	beq.n	8040a64 <__gethex+0x136>
 80409fc:	1c71      	adds	r1, r6, #1
 80409fe:	f04f 0900 	mov.w	r9, #0
 8040a02:	7808      	ldrb	r0, [r1, #0]
 8040a04:	f7ff ff7e 	bl	8040904 <__hexdig_fun>
 8040a08:	1e43      	subs	r3, r0, #1
 8040a0a:	b2db      	uxtb	r3, r3
 8040a0c:	2b18      	cmp	r3, #24
 8040a0e:	d831      	bhi.n	8040a74 <__gethex+0x146>
 8040a10:	f1a0 0210 	sub.w	r2, r0, #16
 8040a14:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8040a18:	f7ff ff74 	bl	8040904 <__hexdig_fun>
 8040a1c:	1e43      	subs	r3, r0, #1
 8040a1e:	b2db      	uxtb	r3, r3
 8040a20:	2b18      	cmp	r3, #24
 8040a22:	d922      	bls.n	8040a6a <__gethex+0x13c>
 8040a24:	f1b9 0f00 	cmp.w	r9, #0
 8040a28:	d000      	beq.n	8040a2c <__gethex+0xfe>
 8040a2a:	4252      	negs	r2, r2
 8040a2c:	4414      	add	r4, r2
 8040a2e:	f8ca 1000 	str.w	r1, [sl]
 8040a32:	b30d      	cbz	r5, 8040a78 <__gethex+0x14a>
 8040a34:	f1bb 0f00 	cmp.w	fp, #0
 8040a38:	bf0c      	ite	eq
 8040a3a:	2706      	moveq	r7, #6
 8040a3c:	2700      	movne	r7, #0
 8040a3e:	4638      	mov	r0, r7
 8040a40:	b00b      	add	sp, #44	; 0x2c
 8040a42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8040a46:	f10b 0b01 	add.w	fp, fp, #1
 8040a4a:	e78a      	b.n	8040962 <__gethex+0x34>
 8040a4c:	2500      	movs	r5, #0
 8040a4e:	462c      	mov	r4, r5
 8040a50:	e7ae      	b.n	80409b0 <__gethex+0x82>
 8040a52:	463e      	mov	r6, r7
 8040a54:	2501      	movs	r5, #1
 8040a56:	e7c7      	b.n	80409e8 <__gethex+0xba>
 8040a58:	4604      	mov	r4, r0
 8040a5a:	e7fb      	b.n	8040a54 <__gethex+0x126>
 8040a5c:	f04f 0900 	mov.w	r9, #0
 8040a60:	1cb1      	adds	r1, r6, #2
 8040a62:	e7ce      	b.n	8040a02 <__gethex+0xd4>
 8040a64:	f04f 0901 	mov.w	r9, #1
 8040a68:	e7fa      	b.n	8040a60 <__gethex+0x132>
 8040a6a:	230a      	movs	r3, #10
 8040a6c:	fb03 0202 	mla	r2, r3, r2, r0
 8040a70:	3a10      	subs	r2, #16
 8040a72:	e7cf      	b.n	8040a14 <__gethex+0xe6>
 8040a74:	4631      	mov	r1, r6
 8040a76:	e7da      	b.n	8040a2e <__gethex+0x100>
 8040a78:	1bf3      	subs	r3, r6, r7
 8040a7a:	3b01      	subs	r3, #1
 8040a7c:	4629      	mov	r1, r5
 8040a7e:	2b07      	cmp	r3, #7
 8040a80:	dc49      	bgt.n	8040b16 <__gethex+0x1e8>
 8040a82:	9802      	ldr	r0, [sp, #8]
 8040a84:	f000 fa3e 	bl	8040f04 <_Balloc>
 8040a88:	9b01      	ldr	r3, [sp, #4]
 8040a8a:	f100 0914 	add.w	r9, r0, #20
 8040a8e:	f04f 0b00 	mov.w	fp, #0
 8040a92:	f1c3 0301 	rsb	r3, r3, #1
 8040a96:	4605      	mov	r5, r0
 8040a98:	f8cd 9010 	str.w	r9, [sp, #16]
 8040a9c:	46da      	mov	sl, fp
 8040a9e:	9308      	str	r3, [sp, #32]
 8040aa0:	42b7      	cmp	r7, r6
 8040aa2:	d33b      	bcc.n	8040b1c <__gethex+0x1ee>
 8040aa4:	9804      	ldr	r0, [sp, #16]
 8040aa6:	f840 ab04 	str.w	sl, [r0], #4
 8040aaa:	eba0 0009 	sub.w	r0, r0, r9
 8040aae:	1080      	asrs	r0, r0, #2
 8040ab0:	6128      	str	r0, [r5, #16]
 8040ab2:	0147      	lsls	r7, r0, #5
 8040ab4:	4650      	mov	r0, sl
 8040ab6:	f000 fae9 	bl	804108c <__hi0bits>
 8040aba:	f8d8 6000 	ldr.w	r6, [r8]
 8040abe:	1a3f      	subs	r7, r7, r0
 8040ac0:	42b7      	cmp	r7, r6
 8040ac2:	dd64      	ble.n	8040b8e <__gethex+0x260>
 8040ac4:	1bbf      	subs	r7, r7, r6
 8040ac6:	4639      	mov	r1, r7
 8040ac8:	4628      	mov	r0, r5
 8040aca:	f000 fdf9 	bl	80416c0 <__any_on>
 8040ace:	4682      	mov	sl, r0
 8040ad0:	b178      	cbz	r0, 8040af2 <__gethex+0x1c4>
 8040ad2:	1e7b      	subs	r3, r7, #1
 8040ad4:	1159      	asrs	r1, r3, #5
 8040ad6:	f003 021f 	and.w	r2, r3, #31
 8040ada:	f04f 0a01 	mov.w	sl, #1
 8040ade:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8040ae2:	fa0a f202 	lsl.w	r2, sl, r2
 8040ae6:	420a      	tst	r2, r1
 8040ae8:	d003      	beq.n	8040af2 <__gethex+0x1c4>
 8040aea:	4553      	cmp	r3, sl
 8040aec:	dc46      	bgt.n	8040b7c <__gethex+0x24e>
 8040aee:	f04f 0a02 	mov.w	sl, #2
 8040af2:	4639      	mov	r1, r7
 8040af4:	4628      	mov	r0, r5
 8040af6:	f7ff fecb 	bl	8040890 <rshift>
 8040afa:	443c      	add	r4, r7
 8040afc:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8040b00:	42a3      	cmp	r3, r4
 8040b02:	da52      	bge.n	8040baa <__gethex+0x27c>
 8040b04:	4629      	mov	r1, r5
 8040b06:	9802      	ldr	r0, [sp, #8]
 8040b08:	f000 fa30 	bl	8040f6c <_Bfree>
 8040b0c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8040b0e:	2300      	movs	r3, #0
 8040b10:	6013      	str	r3, [r2, #0]
 8040b12:	27a3      	movs	r7, #163	; 0xa3
 8040b14:	e793      	b.n	8040a3e <__gethex+0x110>
 8040b16:	3101      	adds	r1, #1
 8040b18:	105b      	asrs	r3, r3, #1
 8040b1a:	e7b0      	b.n	8040a7e <__gethex+0x150>
 8040b1c:	1e73      	subs	r3, r6, #1
 8040b1e:	9305      	str	r3, [sp, #20]
 8040b20:	9a07      	ldr	r2, [sp, #28]
 8040b22:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8040b26:	4293      	cmp	r3, r2
 8040b28:	d018      	beq.n	8040b5c <__gethex+0x22e>
 8040b2a:	f1bb 0f20 	cmp.w	fp, #32
 8040b2e:	d107      	bne.n	8040b40 <__gethex+0x212>
 8040b30:	9b04      	ldr	r3, [sp, #16]
 8040b32:	f8c3 a000 	str.w	sl, [r3]
 8040b36:	3304      	adds	r3, #4
 8040b38:	f04f 0a00 	mov.w	sl, #0
 8040b3c:	9304      	str	r3, [sp, #16]
 8040b3e:	46d3      	mov	fp, sl
 8040b40:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8040b44:	f7ff fede 	bl	8040904 <__hexdig_fun>
 8040b48:	f000 000f 	and.w	r0, r0, #15
 8040b4c:	fa00 f00b 	lsl.w	r0, r0, fp
 8040b50:	ea4a 0a00 	orr.w	sl, sl, r0
 8040b54:	f10b 0b04 	add.w	fp, fp, #4
 8040b58:	9b05      	ldr	r3, [sp, #20]
 8040b5a:	e00d      	b.n	8040b78 <__gethex+0x24a>
 8040b5c:	9b05      	ldr	r3, [sp, #20]
 8040b5e:	9a08      	ldr	r2, [sp, #32]
 8040b60:	4413      	add	r3, r2
 8040b62:	42bb      	cmp	r3, r7
 8040b64:	d3e1      	bcc.n	8040b2a <__gethex+0x1fc>
 8040b66:	4618      	mov	r0, r3
 8040b68:	9a01      	ldr	r2, [sp, #4]
 8040b6a:	9903      	ldr	r1, [sp, #12]
 8040b6c:	9309      	str	r3, [sp, #36]	; 0x24
 8040b6e:	f7fe ffff 	bl	803fb70 <strncmp>
 8040b72:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8040b74:	2800      	cmp	r0, #0
 8040b76:	d1d8      	bne.n	8040b2a <__gethex+0x1fc>
 8040b78:	461e      	mov	r6, r3
 8040b7a:	e791      	b.n	8040aa0 <__gethex+0x172>
 8040b7c:	1eb9      	subs	r1, r7, #2
 8040b7e:	4628      	mov	r0, r5
 8040b80:	f000 fd9e 	bl	80416c0 <__any_on>
 8040b84:	2800      	cmp	r0, #0
 8040b86:	d0b2      	beq.n	8040aee <__gethex+0x1c0>
 8040b88:	f04f 0a03 	mov.w	sl, #3
 8040b8c:	e7b1      	b.n	8040af2 <__gethex+0x1c4>
 8040b8e:	da09      	bge.n	8040ba4 <__gethex+0x276>
 8040b90:	1bf7      	subs	r7, r6, r7
 8040b92:	4629      	mov	r1, r5
 8040b94:	463a      	mov	r2, r7
 8040b96:	9802      	ldr	r0, [sp, #8]
 8040b98:	f000 fbb4 	bl	8041304 <__lshift>
 8040b9c:	1be4      	subs	r4, r4, r7
 8040b9e:	4605      	mov	r5, r0
 8040ba0:	f100 0914 	add.w	r9, r0, #20
 8040ba4:	f04f 0a00 	mov.w	sl, #0
 8040ba8:	e7a8      	b.n	8040afc <__gethex+0x1ce>
 8040baa:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8040bae:	42a0      	cmp	r0, r4
 8040bb0:	dd6a      	ble.n	8040c88 <__gethex+0x35a>
 8040bb2:	1b04      	subs	r4, r0, r4
 8040bb4:	42a6      	cmp	r6, r4
 8040bb6:	dc2e      	bgt.n	8040c16 <__gethex+0x2e8>
 8040bb8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8040bbc:	2b02      	cmp	r3, #2
 8040bbe:	d022      	beq.n	8040c06 <__gethex+0x2d8>
 8040bc0:	2b03      	cmp	r3, #3
 8040bc2:	d024      	beq.n	8040c0e <__gethex+0x2e0>
 8040bc4:	2b01      	cmp	r3, #1
 8040bc6:	d115      	bne.n	8040bf4 <__gethex+0x2c6>
 8040bc8:	42a6      	cmp	r6, r4
 8040bca:	d113      	bne.n	8040bf4 <__gethex+0x2c6>
 8040bcc:	2e01      	cmp	r6, #1
 8040bce:	dc0b      	bgt.n	8040be8 <__gethex+0x2ba>
 8040bd0:	9a06      	ldr	r2, [sp, #24]
 8040bd2:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8040bd6:	6013      	str	r3, [r2, #0]
 8040bd8:	2301      	movs	r3, #1
 8040bda:	612b      	str	r3, [r5, #16]
 8040bdc:	f8c9 3000 	str.w	r3, [r9]
 8040be0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8040be2:	2762      	movs	r7, #98	; 0x62
 8040be4:	601d      	str	r5, [r3, #0]
 8040be6:	e72a      	b.n	8040a3e <__gethex+0x110>
 8040be8:	1e71      	subs	r1, r6, #1
 8040bea:	4628      	mov	r0, r5
 8040bec:	f000 fd68 	bl	80416c0 <__any_on>
 8040bf0:	2800      	cmp	r0, #0
 8040bf2:	d1ed      	bne.n	8040bd0 <__gethex+0x2a2>
 8040bf4:	4629      	mov	r1, r5
 8040bf6:	9802      	ldr	r0, [sp, #8]
 8040bf8:	f000 f9b8 	bl	8040f6c <_Bfree>
 8040bfc:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8040bfe:	2300      	movs	r3, #0
 8040c00:	6013      	str	r3, [r2, #0]
 8040c02:	2750      	movs	r7, #80	; 0x50
 8040c04:	e71b      	b.n	8040a3e <__gethex+0x110>
 8040c06:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8040c08:	2b00      	cmp	r3, #0
 8040c0a:	d0e1      	beq.n	8040bd0 <__gethex+0x2a2>
 8040c0c:	e7f2      	b.n	8040bf4 <__gethex+0x2c6>
 8040c0e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8040c10:	2b00      	cmp	r3, #0
 8040c12:	d1dd      	bne.n	8040bd0 <__gethex+0x2a2>
 8040c14:	e7ee      	b.n	8040bf4 <__gethex+0x2c6>
 8040c16:	1e67      	subs	r7, r4, #1
 8040c18:	f1ba 0f00 	cmp.w	sl, #0
 8040c1c:	d131      	bne.n	8040c82 <__gethex+0x354>
 8040c1e:	b127      	cbz	r7, 8040c2a <__gethex+0x2fc>
 8040c20:	4639      	mov	r1, r7
 8040c22:	4628      	mov	r0, r5
 8040c24:	f000 fd4c 	bl	80416c0 <__any_on>
 8040c28:	4682      	mov	sl, r0
 8040c2a:	117a      	asrs	r2, r7, #5
 8040c2c:	2301      	movs	r3, #1
 8040c2e:	f007 071f 	and.w	r7, r7, #31
 8040c32:	fa03 f707 	lsl.w	r7, r3, r7
 8040c36:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 8040c3a:	4621      	mov	r1, r4
 8040c3c:	421f      	tst	r7, r3
 8040c3e:	4628      	mov	r0, r5
 8040c40:	bf18      	it	ne
 8040c42:	f04a 0a02 	orrne.w	sl, sl, #2
 8040c46:	1b36      	subs	r6, r6, r4
 8040c48:	f7ff fe22 	bl	8040890 <rshift>
 8040c4c:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8040c50:	2702      	movs	r7, #2
 8040c52:	f1ba 0f00 	cmp.w	sl, #0
 8040c56:	d048      	beq.n	8040cea <__gethex+0x3bc>
 8040c58:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8040c5c:	2b02      	cmp	r3, #2
 8040c5e:	d015      	beq.n	8040c8c <__gethex+0x35e>
 8040c60:	2b03      	cmp	r3, #3
 8040c62:	d017      	beq.n	8040c94 <__gethex+0x366>
 8040c64:	2b01      	cmp	r3, #1
 8040c66:	d109      	bne.n	8040c7c <__gethex+0x34e>
 8040c68:	f01a 0f02 	tst.w	sl, #2
 8040c6c:	d006      	beq.n	8040c7c <__gethex+0x34e>
 8040c6e:	f8d9 3000 	ldr.w	r3, [r9]
 8040c72:	ea4a 0a03 	orr.w	sl, sl, r3
 8040c76:	f01a 0f01 	tst.w	sl, #1
 8040c7a:	d10e      	bne.n	8040c9a <__gethex+0x36c>
 8040c7c:	f047 0710 	orr.w	r7, r7, #16
 8040c80:	e033      	b.n	8040cea <__gethex+0x3bc>
 8040c82:	f04f 0a01 	mov.w	sl, #1
 8040c86:	e7d0      	b.n	8040c2a <__gethex+0x2fc>
 8040c88:	2701      	movs	r7, #1
 8040c8a:	e7e2      	b.n	8040c52 <__gethex+0x324>
 8040c8c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8040c8e:	f1c3 0301 	rsb	r3, r3, #1
 8040c92:	9315      	str	r3, [sp, #84]	; 0x54
 8040c94:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8040c96:	2b00      	cmp	r3, #0
 8040c98:	d0f0      	beq.n	8040c7c <__gethex+0x34e>
 8040c9a:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8040c9e:	f105 0314 	add.w	r3, r5, #20
 8040ca2:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 8040ca6:	eb03 010a 	add.w	r1, r3, sl
 8040caa:	f04f 0c00 	mov.w	ip, #0
 8040cae:	4618      	mov	r0, r3
 8040cb0:	f853 2b04 	ldr.w	r2, [r3], #4
 8040cb4:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 8040cb8:	d01c      	beq.n	8040cf4 <__gethex+0x3c6>
 8040cba:	3201      	adds	r2, #1
 8040cbc:	6002      	str	r2, [r0, #0]
 8040cbe:	2f02      	cmp	r7, #2
 8040cc0:	f105 0314 	add.w	r3, r5, #20
 8040cc4:	d138      	bne.n	8040d38 <__gethex+0x40a>
 8040cc6:	f8d8 2000 	ldr.w	r2, [r8]
 8040cca:	3a01      	subs	r2, #1
 8040ccc:	42b2      	cmp	r2, r6
 8040cce:	d10a      	bne.n	8040ce6 <__gethex+0x3b8>
 8040cd0:	1171      	asrs	r1, r6, #5
 8040cd2:	2201      	movs	r2, #1
 8040cd4:	f006 061f 	and.w	r6, r6, #31
 8040cd8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8040cdc:	fa02 f606 	lsl.w	r6, r2, r6
 8040ce0:	421e      	tst	r6, r3
 8040ce2:	bf18      	it	ne
 8040ce4:	4617      	movne	r7, r2
 8040ce6:	f047 0720 	orr.w	r7, r7, #32
 8040cea:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8040cec:	601d      	str	r5, [r3, #0]
 8040cee:	9b06      	ldr	r3, [sp, #24]
 8040cf0:	601c      	str	r4, [r3, #0]
 8040cf2:	e6a4      	b.n	8040a3e <__gethex+0x110>
 8040cf4:	4299      	cmp	r1, r3
 8040cf6:	f843 cc04 	str.w	ip, [r3, #-4]
 8040cfa:	d8d8      	bhi.n	8040cae <__gethex+0x380>
 8040cfc:	68ab      	ldr	r3, [r5, #8]
 8040cfe:	4599      	cmp	r9, r3
 8040d00:	db12      	blt.n	8040d28 <__gethex+0x3fa>
 8040d02:	6869      	ldr	r1, [r5, #4]
 8040d04:	9802      	ldr	r0, [sp, #8]
 8040d06:	3101      	adds	r1, #1
 8040d08:	f000 f8fc 	bl	8040f04 <_Balloc>
 8040d0c:	692a      	ldr	r2, [r5, #16]
 8040d0e:	3202      	adds	r2, #2
 8040d10:	f105 010c 	add.w	r1, r5, #12
 8040d14:	4683      	mov	fp, r0
 8040d16:	0092      	lsls	r2, r2, #2
 8040d18:	300c      	adds	r0, #12
 8040d1a:	f7fe fef6 	bl	803fb0a <memcpy>
 8040d1e:	4629      	mov	r1, r5
 8040d20:	9802      	ldr	r0, [sp, #8]
 8040d22:	f000 f923 	bl	8040f6c <_Bfree>
 8040d26:	465d      	mov	r5, fp
 8040d28:	692b      	ldr	r3, [r5, #16]
 8040d2a:	1c5a      	adds	r2, r3, #1
 8040d2c:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8040d30:	612a      	str	r2, [r5, #16]
 8040d32:	2201      	movs	r2, #1
 8040d34:	615a      	str	r2, [r3, #20]
 8040d36:	e7c2      	b.n	8040cbe <__gethex+0x390>
 8040d38:	692a      	ldr	r2, [r5, #16]
 8040d3a:	454a      	cmp	r2, r9
 8040d3c:	dd0b      	ble.n	8040d56 <__gethex+0x428>
 8040d3e:	2101      	movs	r1, #1
 8040d40:	4628      	mov	r0, r5
 8040d42:	f7ff fda5 	bl	8040890 <rshift>
 8040d46:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8040d4a:	3401      	adds	r4, #1
 8040d4c:	42a3      	cmp	r3, r4
 8040d4e:	f6ff aed9 	blt.w	8040b04 <__gethex+0x1d6>
 8040d52:	2701      	movs	r7, #1
 8040d54:	e7c7      	b.n	8040ce6 <__gethex+0x3b8>
 8040d56:	f016 061f 	ands.w	r6, r6, #31
 8040d5a:	d0fa      	beq.n	8040d52 <__gethex+0x424>
 8040d5c:	449a      	add	sl, r3
 8040d5e:	f1c6 0620 	rsb	r6, r6, #32
 8040d62:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8040d66:	f000 f991 	bl	804108c <__hi0bits>
 8040d6a:	42b0      	cmp	r0, r6
 8040d6c:	dbe7      	blt.n	8040d3e <__gethex+0x410>
 8040d6e:	e7f0      	b.n	8040d52 <__gethex+0x424>

08040d70 <L_shift>:
 8040d70:	f1c2 0208 	rsb	r2, r2, #8
 8040d74:	0092      	lsls	r2, r2, #2
 8040d76:	b570      	push	{r4, r5, r6, lr}
 8040d78:	f1c2 0620 	rsb	r6, r2, #32
 8040d7c:	6843      	ldr	r3, [r0, #4]
 8040d7e:	6804      	ldr	r4, [r0, #0]
 8040d80:	fa03 f506 	lsl.w	r5, r3, r6
 8040d84:	432c      	orrs	r4, r5
 8040d86:	40d3      	lsrs	r3, r2
 8040d88:	6004      	str	r4, [r0, #0]
 8040d8a:	f840 3f04 	str.w	r3, [r0, #4]!
 8040d8e:	4288      	cmp	r0, r1
 8040d90:	d3f4      	bcc.n	8040d7c <L_shift+0xc>
 8040d92:	bd70      	pop	{r4, r5, r6, pc}

08040d94 <__match>:
 8040d94:	b530      	push	{r4, r5, lr}
 8040d96:	6803      	ldr	r3, [r0, #0]
 8040d98:	3301      	adds	r3, #1
 8040d9a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8040d9e:	b914      	cbnz	r4, 8040da6 <__match+0x12>
 8040da0:	6003      	str	r3, [r0, #0]
 8040da2:	2001      	movs	r0, #1
 8040da4:	bd30      	pop	{r4, r5, pc}
 8040da6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8040daa:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8040dae:	2d19      	cmp	r5, #25
 8040db0:	bf98      	it	ls
 8040db2:	3220      	addls	r2, #32
 8040db4:	42a2      	cmp	r2, r4
 8040db6:	d0f0      	beq.n	8040d9a <__match+0x6>
 8040db8:	2000      	movs	r0, #0
 8040dba:	e7f3      	b.n	8040da4 <__match+0x10>

08040dbc <__hexnan>:
 8040dbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8040dc0:	680b      	ldr	r3, [r1, #0]
 8040dc2:	6801      	ldr	r1, [r0, #0]
 8040dc4:	115f      	asrs	r7, r3, #5
 8040dc6:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 8040dca:	f013 031f 	ands.w	r3, r3, #31
 8040dce:	b087      	sub	sp, #28
 8040dd0:	bf18      	it	ne
 8040dd2:	3704      	addne	r7, #4
 8040dd4:	2500      	movs	r5, #0
 8040dd6:	1f3e      	subs	r6, r7, #4
 8040dd8:	4682      	mov	sl, r0
 8040dda:	4690      	mov	r8, r2
 8040ddc:	9301      	str	r3, [sp, #4]
 8040dde:	f847 5c04 	str.w	r5, [r7, #-4]
 8040de2:	46b1      	mov	r9, r6
 8040de4:	4634      	mov	r4, r6
 8040de6:	9502      	str	r5, [sp, #8]
 8040de8:	46ab      	mov	fp, r5
 8040dea:	784a      	ldrb	r2, [r1, #1]
 8040dec:	1c4b      	adds	r3, r1, #1
 8040dee:	9303      	str	r3, [sp, #12]
 8040df0:	b342      	cbz	r2, 8040e44 <__hexnan+0x88>
 8040df2:	4610      	mov	r0, r2
 8040df4:	9105      	str	r1, [sp, #20]
 8040df6:	9204      	str	r2, [sp, #16]
 8040df8:	f7ff fd84 	bl	8040904 <__hexdig_fun>
 8040dfc:	2800      	cmp	r0, #0
 8040dfe:	d143      	bne.n	8040e88 <__hexnan+0xcc>
 8040e00:	9a04      	ldr	r2, [sp, #16]
 8040e02:	9905      	ldr	r1, [sp, #20]
 8040e04:	2a20      	cmp	r2, #32
 8040e06:	d818      	bhi.n	8040e3a <__hexnan+0x7e>
 8040e08:	9b02      	ldr	r3, [sp, #8]
 8040e0a:	459b      	cmp	fp, r3
 8040e0c:	dd13      	ble.n	8040e36 <__hexnan+0x7a>
 8040e0e:	454c      	cmp	r4, r9
 8040e10:	d206      	bcs.n	8040e20 <__hexnan+0x64>
 8040e12:	2d07      	cmp	r5, #7
 8040e14:	dc04      	bgt.n	8040e20 <__hexnan+0x64>
 8040e16:	462a      	mov	r2, r5
 8040e18:	4649      	mov	r1, r9
 8040e1a:	4620      	mov	r0, r4
 8040e1c:	f7ff ffa8 	bl	8040d70 <L_shift>
 8040e20:	4544      	cmp	r4, r8
 8040e22:	d944      	bls.n	8040eae <__hexnan+0xf2>
 8040e24:	2300      	movs	r3, #0
 8040e26:	f1a4 0904 	sub.w	r9, r4, #4
 8040e2a:	f844 3c04 	str.w	r3, [r4, #-4]
 8040e2e:	f8cd b008 	str.w	fp, [sp, #8]
 8040e32:	464c      	mov	r4, r9
 8040e34:	461d      	mov	r5, r3
 8040e36:	9903      	ldr	r1, [sp, #12]
 8040e38:	e7d7      	b.n	8040dea <__hexnan+0x2e>
 8040e3a:	2a29      	cmp	r2, #41	; 0x29
 8040e3c:	d14a      	bne.n	8040ed4 <__hexnan+0x118>
 8040e3e:	3102      	adds	r1, #2
 8040e40:	f8ca 1000 	str.w	r1, [sl]
 8040e44:	f1bb 0f00 	cmp.w	fp, #0
 8040e48:	d044      	beq.n	8040ed4 <__hexnan+0x118>
 8040e4a:	454c      	cmp	r4, r9
 8040e4c:	d206      	bcs.n	8040e5c <__hexnan+0xa0>
 8040e4e:	2d07      	cmp	r5, #7
 8040e50:	dc04      	bgt.n	8040e5c <__hexnan+0xa0>
 8040e52:	462a      	mov	r2, r5
 8040e54:	4649      	mov	r1, r9
 8040e56:	4620      	mov	r0, r4
 8040e58:	f7ff ff8a 	bl	8040d70 <L_shift>
 8040e5c:	4544      	cmp	r4, r8
 8040e5e:	d928      	bls.n	8040eb2 <__hexnan+0xf6>
 8040e60:	4643      	mov	r3, r8
 8040e62:	f854 2b04 	ldr.w	r2, [r4], #4
 8040e66:	f843 2b04 	str.w	r2, [r3], #4
 8040e6a:	42a6      	cmp	r6, r4
 8040e6c:	d2f9      	bcs.n	8040e62 <__hexnan+0xa6>
 8040e6e:	2200      	movs	r2, #0
 8040e70:	f843 2b04 	str.w	r2, [r3], #4
 8040e74:	429e      	cmp	r6, r3
 8040e76:	d2fb      	bcs.n	8040e70 <__hexnan+0xb4>
 8040e78:	6833      	ldr	r3, [r6, #0]
 8040e7a:	b91b      	cbnz	r3, 8040e84 <__hexnan+0xc8>
 8040e7c:	4546      	cmp	r6, r8
 8040e7e:	d127      	bne.n	8040ed0 <__hexnan+0x114>
 8040e80:	2301      	movs	r3, #1
 8040e82:	6033      	str	r3, [r6, #0]
 8040e84:	2005      	movs	r0, #5
 8040e86:	e026      	b.n	8040ed6 <__hexnan+0x11a>
 8040e88:	3501      	adds	r5, #1
 8040e8a:	2d08      	cmp	r5, #8
 8040e8c:	f10b 0b01 	add.w	fp, fp, #1
 8040e90:	dd06      	ble.n	8040ea0 <__hexnan+0xe4>
 8040e92:	4544      	cmp	r4, r8
 8040e94:	d9cf      	bls.n	8040e36 <__hexnan+0x7a>
 8040e96:	2300      	movs	r3, #0
 8040e98:	f844 3c04 	str.w	r3, [r4, #-4]
 8040e9c:	2501      	movs	r5, #1
 8040e9e:	3c04      	subs	r4, #4
 8040ea0:	6822      	ldr	r2, [r4, #0]
 8040ea2:	f000 000f 	and.w	r0, r0, #15
 8040ea6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8040eaa:	6020      	str	r0, [r4, #0]
 8040eac:	e7c3      	b.n	8040e36 <__hexnan+0x7a>
 8040eae:	2508      	movs	r5, #8
 8040eb0:	e7c1      	b.n	8040e36 <__hexnan+0x7a>
 8040eb2:	9b01      	ldr	r3, [sp, #4]
 8040eb4:	2b00      	cmp	r3, #0
 8040eb6:	d0df      	beq.n	8040e78 <__hexnan+0xbc>
 8040eb8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8040ebc:	f1c3 0320 	rsb	r3, r3, #32
 8040ec0:	fa22 f303 	lsr.w	r3, r2, r3
 8040ec4:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8040ec8:	401a      	ands	r2, r3
 8040eca:	f847 2c04 	str.w	r2, [r7, #-4]
 8040ece:	e7d3      	b.n	8040e78 <__hexnan+0xbc>
 8040ed0:	3e04      	subs	r6, #4
 8040ed2:	e7d1      	b.n	8040e78 <__hexnan+0xbc>
 8040ed4:	2004      	movs	r0, #4
 8040ed6:	b007      	add	sp, #28
 8040ed8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08040edc <__localeconv_l>:
 8040edc:	30f0      	adds	r0, #240	; 0xf0
 8040ede:	4770      	bx	lr

08040ee0 <__ascii_mbtowc>:
 8040ee0:	b082      	sub	sp, #8
 8040ee2:	b901      	cbnz	r1, 8040ee6 <__ascii_mbtowc+0x6>
 8040ee4:	a901      	add	r1, sp, #4
 8040ee6:	b142      	cbz	r2, 8040efa <__ascii_mbtowc+0x1a>
 8040ee8:	b14b      	cbz	r3, 8040efe <__ascii_mbtowc+0x1e>
 8040eea:	7813      	ldrb	r3, [r2, #0]
 8040eec:	600b      	str	r3, [r1, #0]
 8040eee:	7812      	ldrb	r2, [r2, #0]
 8040ef0:	1c10      	adds	r0, r2, #0
 8040ef2:	bf18      	it	ne
 8040ef4:	2001      	movne	r0, #1
 8040ef6:	b002      	add	sp, #8
 8040ef8:	4770      	bx	lr
 8040efa:	4610      	mov	r0, r2
 8040efc:	e7fb      	b.n	8040ef6 <__ascii_mbtowc+0x16>
 8040efe:	f06f 0001 	mvn.w	r0, #1
 8040f02:	e7f8      	b.n	8040ef6 <__ascii_mbtowc+0x16>

08040f04 <_Balloc>:
 8040f04:	b570      	push	{r4, r5, r6, lr}
 8040f06:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8040f08:	4604      	mov	r4, r0
 8040f0a:	460e      	mov	r6, r1
 8040f0c:	b93d      	cbnz	r5, 8040f1e <_Balloc+0x1a>
 8040f0e:	2010      	movs	r0, #16
 8040f10:	f000 ff5e 	bl	8041dd0 <malloc>
 8040f14:	6260      	str	r0, [r4, #36]	; 0x24
 8040f16:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8040f1a:	6005      	str	r5, [r0, #0]
 8040f1c:	60c5      	str	r5, [r0, #12]
 8040f1e:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8040f20:	68eb      	ldr	r3, [r5, #12]
 8040f22:	b183      	cbz	r3, 8040f46 <_Balloc+0x42>
 8040f24:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8040f26:	68db      	ldr	r3, [r3, #12]
 8040f28:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8040f2c:	b9b8      	cbnz	r0, 8040f5e <_Balloc+0x5a>
 8040f2e:	2101      	movs	r1, #1
 8040f30:	fa01 f506 	lsl.w	r5, r1, r6
 8040f34:	1d6a      	adds	r2, r5, #5
 8040f36:	0092      	lsls	r2, r2, #2
 8040f38:	4620      	mov	r0, r4
 8040f3a:	f000 fbe2 	bl	8041702 <_calloc_r>
 8040f3e:	b160      	cbz	r0, 8040f5a <_Balloc+0x56>
 8040f40:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8040f44:	e00e      	b.n	8040f64 <_Balloc+0x60>
 8040f46:	2221      	movs	r2, #33	; 0x21
 8040f48:	2104      	movs	r1, #4
 8040f4a:	4620      	mov	r0, r4
 8040f4c:	f000 fbd9 	bl	8041702 <_calloc_r>
 8040f50:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8040f52:	60e8      	str	r0, [r5, #12]
 8040f54:	68db      	ldr	r3, [r3, #12]
 8040f56:	2b00      	cmp	r3, #0
 8040f58:	d1e4      	bne.n	8040f24 <_Balloc+0x20>
 8040f5a:	2000      	movs	r0, #0
 8040f5c:	bd70      	pop	{r4, r5, r6, pc}
 8040f5e:	6802      	ldr	r2, [r0, #0]
 8040f60:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8040f64:	2300      	movs	r3, #0
 8040f66:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8040f6a:	e7f7      	b.n	8040f5c <_Balloc+0x58>

08040f6c <_Bfree>:
 8040f6c:	b570      	push	{r4, r5, r6, lr}
 8040f6e:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8040f70:	4606      	mov	r6, r0
 8040f72:	460d      	mov	r5, r1
 8040f74:	b93c      	cbnz	r4, 8040f86 <_Bfree+0x1a>
 8040f76:	2010      	movs	r0, #16
 8040f78:	f000 ff2a 	bl	8041dd0 <malloc>
 8040f7c:	6270      	str	r0, [r6, #36]	; 0x24
 8040f7e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8040f82:	6004      	str	r4, [r0, #0]
 8040f84:	60c4      	str	r4, [r0, #12]
 8040f86:	b13d      	cbz	r5, 8040f98 <_Bfree+0x2c>
 8040f88:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8040f8a:	686a      	ldr	r2, [r5, #4]
 8040f8c:	68db      	ldr	r3, [r3, #12]
 8040f8e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8040f92:	6029      	str	r1, [r5, #0]
 8040f94:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8040f98:	bd70      	pop	{r4, r5, r6, pc}

08040f9a <__multadd>:
 8040f9a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8040f9e:	690d      	ldr	r5, [r1, #16]
 8040fa0:	461f      	mov	r7, r3
 8040fa2:	4606      	mov	r6, r0
 8040fa4:	460c      	mov	r4, r1
 8040fa6:	f101 0c14 	add.w	ip, r1, #20
 8040faa:	2300      	movs	r3, #0
 8040fac:	f8dc 0000 	ldr.w	r0, [ip]
 8040fb0:	b281      	uxth	r1, r0
 8040fb2:	fb02 7101 	mla	r1, r2, r1, r7
 8040fb6:	0c0f      	lsrs	r7, r1, #16
 8040fb8:	0c00      	lsrs	r0, r0, #16
 8040fba:	fb02 7000 	mla	r0, r2, r0, r7
 8040fbe:	b289      	uxth	r1, r1
 8040fc0:	3301      	adds	r3, #1
 8040fc2:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8040fc6:	429d      	cmp	r5, r3
 8040fc8:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8040fcc:	f84c 1b04 	str.w	r1, [ip], #4
 8040fd0:	dcec      	bgt.n	8040fac <__multadd+0x12>
 8040fd2:	b1d7      	cbz	r7, 804100a <__multadd+0x70>
 8040fd4:	68a3      	ldr	r3, [r4, #8]
 8040fd6:	42ab      	cmp	r3, r5
 8040fd8:	dc12      	bgt.n	8041000 <__multadd+0x66>
 8040fda:	6861      	ldr	r1, [r4, #4]
 8040fdc:	4630      	mov	r0, r6
 8040fde:	3101      	adds	r1, #1
 8040fe0:	f7ff ff90 	bl	8040f04 <_Balloc>
 8040fe4:	6922      	ldr	r2, [r4, #16]
 8040fe6:	3202      	adds	r2, #2
 8040fe8:	f104 010c 	add.w	r1, r4, #12
 8040fec:	4680      	mov	r8, r0
 8040fee:	0092      	lsls	r2, r2, #2
 8040ff0:	300c      	adds	r0, #12
 8040ff2:	f7fe fd8a 	bl	803fb0a <memcpy>
 8040ff6:	4621      	mov	r1, r4
 8040ff8:	4630      	mov	r0, r6
 8040ffa:	f7ff ffb7 	bl	8040f6c <_Bfree>
 8040ffe:	4644      	mov	r4, r8
 8041000:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8041004:	3501      	adds	r5, #1
 8041006:	615f      	str	r7, [r3, #20]
 8041008:	6125      	str	r5, [r4, #16]
 804100a:	4620      	mov	r0, r4
 804100c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08041010 <__s2b>:
 8041010:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8041014:	460c      	mov	r4, r1
 8041016:	4615      	mov	r5, r2
 8041018:	461f      	mov	r7, r3
 804101a:	2209      	movs	r2, #9
 804101c:	3308      	adds	r3, #8
 804101e:	4606      	mov	r6, r0
 8041020:	fb93 f3f2 	sdiv	r3, r3, r2
 8041024:	2100      	movs	r1, #0
 8041026:	2201      	movs	r2, #1
 8041028:	429a      	cmp	r2, r3
 804102a:	db20      	blt.n	804106e <__s2b+0x5e>
 804102c:	4630      	mov	r0, r6
 804102e:	f7ff ff69 	bl	8040f04 <_Balloc>
 8041032:	9b08      	ldr	r3, [sp, #32]
 8041034:	6143      	str	r3, [r0, #20]
 8041036:	2d09      	cmp	r5, #9
 8041038:	f04f 0301 	mov.w	r3, #1
 804103c:	6103      	str	r3, [r0, #16]
 804103e:	dd19      	ble.n	8041074 <__s2b+0x64>
 8041040:	f104 0809 	add.w	r8, r4, #9
 8041044:	46c1      	mov	r9, r8
 8041046:	442c      	add	r4, r5
 8041048:	f819 3b01 	ldrb.w	r3, [r9], #1
 804104c:	4601      	mov	r1, r0
 804104e:	3b30      	subs	r3, #48	; 0x30
 8041050:	220a      	movs	r2, #10
 8041052:	4630      	mov	r0, r6
 8041054:	f7ff ffa1 	bl	8040f9a <__multadd>
 8041058:	45a1      	cmp	r9, r4
 804105a:	d1f5      	bne.n	8041048 <__s2b+0x38>
 804105c:	eb08 0405 	add.w	r4, r8, r5
 8041060:	3c08      	subs	r4, #8
 8041062:	1b2d      	subs	r5, r5, r4
 8041064:	1963      	adds	r3, r4, r5
 8041066:	42bb      	cmp	r3, r7
 8041068:	db07      	blt.n	804107a <__s2b+0x6a>
 804106a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 804106e:	0052      	lsls	r2, r2, #1
 8041070:	3101      	adds	r1, #1
 8041072:	e7d9      	b.n	8041028 <__s2b+0x18>
 8041074:	340a      	adds	r4, #10
 8041076:	2509      	movs	r5, #9
 8041078:	e7f3      	b.n	8041062 <__s2b+0x52>
 804107a:	f814 3b01 	ldrb.w	r3, [r4], #1
 804107e:	4601      	mov	r1, r0
 8041080:	3b30      	subs	r3, #48	; 0x30
 8041082:	220a      	movs	r2, #10
 8041084:	4630      	mov	r0, r6
 8041086:	f7ff ff88 	bl	8040f9a <__multadd>
 804108a:	e7eb      	b.n	8041064 <__s2b+0x54>

0804108c <__hi0bits>:
 804108c:	0c02      	lsrs	r2, r0, #16
 804108e:	0412      	lsls	r2, r2, #16
 8041090:	4603      	mov	r3, r0
 8041092:	b9b2      	cbnz	r2, 80410c2 <__hi0bits+0x36>
 8041094:	0403      	lsls	r3, r0, #16
 8041096:	2010      	movs	r0, #16
 8041098:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 804109c:	bf04      	itt	eq
 804109e:	021b      	lsleq	r3, r3, #8
 80410a0:	3008      	addeq	r0, #8
 80410a2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80410a6:	bf04      	itt	eq
 80410a8:	011b      	lsleq	r3, r3, #4
 80410aa:	3004      	addeq	r0, #4
 80410ac:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80410b0:	bf04      	itt	eq
 80410b2:	009b      	lsleq	r3, r3, #2
 80410b4:	3002      	addeq	r0, #2
 80410b6:	2b00      	cmp	r3, #0
 80410b8:	db06      	blt.n	80410c8 <__hi0bits+0x3c>
 80410ba:	005b      	lsls	r3, r3, #1
 80410bc:	d503      	bpl.n	80410c6 <__hi0bits+0x3a>
 80410be:	3001      	adds	r0, #1
 80410c0:	4770      	bx	lr
 80410c2:	2000      	movs	r0, #0
 80410c4:	e7e8      	b.n	8041098 <__hi0bits+0xc>
 80410c6:	2020      	movs	r0, #32
 80410c8:	4770      	bx	lr

080410ca <__lo0bits>:
 80410ca:	6803      	ldr	r3, [r0, #0]
 80410cc:	f013 0207 	ands.w	r2, r3, #7
 80410d0:	4601      	mov	r1, r0
 80410d2:	d00b      	beq.n	80410ec <__lo0bits+0x22>
 80410d4:	07da      	lsls	r2, r3, #31
 80410d6:	d423      	bmi.n	8041120 <__lo0bits+0x56>
 80410d8:	0798      	lsls	r0, r3, #30
 80410da:	bf49      	itett	mi
 80410dc:	085b      	lsrmi	r3, r3, #1
 80410de:	089b      	lsrpl	r3, r3, #2
 80410e0:	2001      	movmi	r0, #1
 80410e2:	600b      	strmi	r3, [r1, #0]
 80410e4:	bf5c      	itt	pl
 80410e6:	600b      	strpl	r3, [r1, #0]
 80410e8:	2002      	movpl	r0, #2
 80410ea:	4770      	bx	lr
 80410ec:	b298      	uxth	r0, r3
 80410ee:	b9a8      	cbnz	r0, 804111c <__lo0bits+0x52>
 80410f0:	0c1b      	lsrs	r3, r3, #16
 80410f2:	2010      	movs	r0, #16
 80410f4:	f013 0fff 	tst.w	r3, #255	; 0xff
 80410f8:	bf04      	itt	eq
 80410fa:	0a1b      	lsreq	r3, r3, #8
 80410fc:	3008      	addeq	r0, #8
 80410fe:	071a      	lsls	r2, r3, #28
 8041100:	bf04      	itt	eq
 8041102:	091b      	lsreq	r3, r3, #4
 8041104:	3004      	addeq	r0, #4
 8041106:	079a      	lsls	r2, r3, #30
 8041108:	bf04      	itt	eq
 804110a:	089b      	lsreq	r3, r3, #2
 804110c:	3002      	addeq	r0, #2
 804110e:	07da      	lsls	r2, r3, #31
 8041110:	d402      	bmi.n	8041118 <__lo0bits+0x4e>
 8041112:	085b      	lsrs	r3, r3, #1
 8041114:	d006      	beq.n	8041124 <__lo0bits+0x5a>
 8041116:	3001      	adds	r0, #1
 8041118:	600b      	str	r3, [r1, #0]
 804111a:	4770      	bx	lr
 804111c:	4610      	mov	r0, r2
 804111e:	e7e9      	b.n	80410f4 <__lo0bits+0x2a>
 8041120:	2000      	movs	r0, #0
 8041122:	4770      	bx	lr
 8041124:	2020      	movs	r0, #32
 8041126:	4770      	bx	lr

08041128 <__i2b>:
 8041128:	b510      	push	{r4, lr}
 804112a:	460c      	mov	r4, r1
 804112c:	2101      	movs	r1, #1
 804112e:	f7ff fee9 	bl	8040f04 <_Balloc>
 8041132:	2201      	movs	r2, #1
 8041134:	6144      	str	r4, [r0, #20]
 8041136:	6102      	str	r2, [r0, #16]
 8041138:	bd10      	pop	{r4, pc}

0804113a <__multiply>:
 804113a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 804113e:	4614      	mov	r4, r2
 8041140:	690a      	ldr	r2, [r1, #16]
 8041142:	6923      	ldr	r3, [r4, #16]
 8041144:	429a      	cmp	r2, r3
 8041146:	bfb8      	it	lt
 8041148:	460b      	movlt	r3, r1
 804114a:	4688      	mov	r8, r1
 804114c:	bfbc      	itt	lt
 804114e:	46a0      	movlt	r8, r4
 8041150:	461c      	movlt	r4, r3
 8041152:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8041156:	f8d4 9010 	ldr.w	r9, [r4, #16]
 804115a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 804115e:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8041162:	eb07 0609 	add.w	r6, r7, r9
 8041166:	42b3      	cmp	r3, r6
 8041168:	bfb8      	it	lt
 804116a:	3101      	addlt	r1, #1
 804116c:	f7ff feca 	bl	8040f04 <_Balloc>
 8041170:	f100 0514 	add.w	r5, r0, #20
 8041174:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8041178:	462b      	mov	r3, r5
 804117a:	2200      	movs	r2, #0
 804117c:	4573      	cmp	r3, lr
 804117e:	d316      	bcc.n	80411ae <__multiply+0x74>
 8041180:	f104 0214 	add.w	r2, r4, #20
 8041184:	f108 0114 	add.w	r1, r8, #20
 8041188:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 804118c:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8041190:	9300      	str	r3, [sp, #0]
 8041192:	9b00      	ldr	r3, [sp, #0]
 8041194:	9201      	str	r2, [sp, #4]
 8041196:	4293      	cmp	r3, r2
 8041198:	d80c      	bhi.n	80411b4 <__multiply+0x7a>
 804119a:	2e00      	cmp	r6, #0
 804119c:	dd03      	ble.n	80411a6 <__multiply+0x6c>
 804119e:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80411a2:	2b00      	cmp	r3, #0
 80411a4:	d05d      	beq.n	8041262 <__multiply+0x128>
 80411a6:	6106      	str	r6, [r0, #16]
 80411a8:	b003      	add	sp, #12
 80411aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80411ae:	f843 2b04 	str.w	r2, [r3], #4
 80411b2:	e7e3      	b.n	804117c <__multiply+0x42>
 80411b4:	f8b2 b000 	ldrh.w	fp, [r2]
 80411b8:	f1bb 0f00 	cmp.w	fp, #0
 80411bc:	d023      	beq.n	8041206 <__multiply+0xcc>
 80411be:	4689      	mov	r9, r1
 80411c0:	46ac      	mov	ip, r5
 80411c2:	f04f 0800 	mov.w	r8, #0
 80411c6:	f859 4b04 	ldr.w	r4, [r9], #4
 80411ca:	f8dc a000 	ldr.w	sl, [ip]
 80411ce:	b2a3      	uxth	r3, r4
 80411d0:	fa1f fa8a 	uxth.w	sl, sl
 80411d4:	fb0b a303 	mla	r3, fp, r3, sl
 80411d8:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80411dc:	f8dc 4000 	ldr.w	r4, [ip]
 80411e0:	4443      	add	r3, r8
 80411e2:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80411e6:	fb0b 840a 	mla	r4, fp, sl, r8
 80411ea:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 80411ee:	46e2      	mov	sl, ip
 80411f0:	b29b      	uxth	r3, r3
 80411f2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80411f6:	454f      	cmp	r7, r9
 80411f8:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80411fc:	f84a 3b04 	str.w	r3, [sl], #4
 8041200:	d82b      	bhi.n	804125a <__multiply+0x120>
 8041202:	f8cc 8004 	str.w	r8, [ip, #4]
 8041206:	9b01      	ldr	r3, [sp, #4]
 8041208:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 804120c:	3204      	adds	r2, #4
 804120e:	f1ba 0f00 	cmp.w	sl, #0
 8041212:	d020      	beq.n	8041256 <__multiply+0x11c>
 8041214:	682b      	ldr	r3, [r5, #0]
 8041216:	4689      	mov	r9, r1
 8041218:	46a8      	mov	r8, r5
 804121a:	f04f 0b00 	mov.w	fp, #0
 804121e:	f8b9 c000 	ldrh.w	ip, [r9]
 8041222:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8041226:	fb0a 440c 	mla	r4, sl, ip, r4
 804122a:	445c      	add	r4, fp
 804122c:	46c4      	mov	ip, r8
 804122e:	b29b      	uxth	r3, r3
 8041230:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8041234:	f84c 3b04 	str.w	r3, [ip], #4
 8041238:	f859 3b04 	ldr.w	r3, [r9], #4
 804123c:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8041240:	0c1b      	lsrs	r3, r3, #16
 8041242:	fb0a b303 	mla	r3, sl, r3, fp
 8041246:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 804124a:	454f      	cmp	r7, r9
 804124c:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8041250:	d805      	bhi.n	804125e <__multiply+0x124>
 8041252:	f8c8 3004 	str.w	r3, [r8, #4]
 8041256:	3504      	adds	r5, #4
 8041258:	e79b      	b.n	8041192 <__multiply+0x58>
 804125a:	46d4      	mov	ip, sl
 804125c:	e7b3      	b.n	80411c6 <__multiply+0x8c>
 804125e:	46e0      	mov	r8, ip
 8041260:	e7dd      	b.n	804121e <__multiply+0xe4>
 8041262:	3e01      	subs	r6, #1
 8041264:	e799      	b.n	804119a <__multiply+0x60>
	...

08041268 <__pow5mult>:
 8041268:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 804126c:	4615      	mov	r5, r2
 804126e:	f012 0203 	ands.w	r2, r2, #3
 8041272:	4606      	mov	r6, r0
 8041274:	460f      	mov	r7, r1
 8041276:	d007      	beq.n	8041288 <__pow5mult+0x20>
 8041278:	3a01      	subs	r2, #1
 804127a:	4c21      	ldr	r4, [pc, #132]	; (8041300 <__pow5mult+0x98>)
 804127c:	2300      	movs	r3, #0
 804127e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8041282:	f7ff fe8a 	bl	8040f9a <__multadd>
 8041286:	4607      	mov	r7, r0
 8041288:	10ad      	asrs	r5, r5, #2
 804128a:	d035      	beq.n	80412f8 <__pow5mult+0x90>
 804128c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 804128e:	b93c      	cbnz	r4, 80412a0 <__pow5mult+0x38>
 8041290:	2010      	movs	r0, #16
 8041292:	f000 fd9d 	bl	8041dd0 <malloc>
 8041296:	6270      	str	r0, [r6, #36]	; 0x24
 8041298:	e9c0 4401 	strd	r4, r4, [r0, #4]
 804129c:	6004      	str	r4, [r0, #0]
 804129e:	60c4      	str	r4, [r0, #12]
 80412a0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80412a4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80412a8:	b94c      	cbnz	r4, 80412be <__pow5mult+0x56>
 80412aa:	f240 2171 	movw	r1, #625	; 0x271
 80412ae:	4630      	mov	r0, r6
 80412b0:	f7ff ff3a 	bl	8041128 <__i2b>
 80412b4:	2300      	movs	r3, #0
 80412b6:	f8c8 0008 	str.w	r0, [r8, #8]
 80412ba:	4604      	mov	r4, r0
 80412bc:	6003      	str	r3, [r0, #0]
 80412be:	f04f 0800 	mov.w	r8, #0
 80412c2:	07eb      	lsls	r3, r5, #31
 80412c4:	d50a      	bpl.n	80412dc <__pow5mult+0x74>
 80412c6:	4639      	mov	r1, r7
 80412c8:	4622      	mov	r2, r4
 80412ca:	4630      	mov	r0, r6
 80412cc:	f7ff ff35 	bl	804113a <__multiply>
 80412d0:	4639      	mov	r1, r7
 80412d2:	4681      	mov	r9, r0
 80412d4:	4630      	mov	r0, r6
 80412d6:	f7ff fe49 	bl	8040f6c <_Bfree>
 80412da:	464f      	mov	r7, r9
 80412dc:	106d      	asrs	r5, r5, #1
 80412de:	d00b      	beq.n	80412f8 <__pow5mult+0x90>
 80412e0:	6820      	ldr	r0, [r4, #0]
 80412e2:	b938      	cbnz	r0, 80412f4 <__pow5mult+0x8c>
 80412e4:	4622      	mov	r2, r4
 80412e6:	4621      	mov	r1, r4
 80412e8:	4630      	mov	r0, r6
 80412ea:	f7ff ff26 	bl	804113a <__multiply>
 80412ee:	6020      	str	r0, [r4, #0]
 80412f0:	f8c0 8000 	str.w	r8, [r0]
 80412f4:	4604      	mov	r4, r0
 80412f6:	e7e4      	b.n	80412c2 <__pow5mult+0x5a>
 80412f8:	4638      	mov	r0, r7
 80412fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80412fe:	bf00      	nop
 8041300:	080565b8 	.word	0x080565b8

08041304 <__lshift>:
 8041304:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8041308:	460c      	mov	r4, r1
 804130a:	ea4f 1a62 	mov.w	sl, r2, asr #5
 804130e:	6923      	ldr	r3, [r4, #16]
 8041310:	6849      	ldr	r1, [r1, #4]
 8041312:	eb0a 0903 	add.w	r9, sl, r3
 8041316:	68a3      	ldr	r3, [r4, #8]
 8041318:	4607      	mov	r7, r0
 804131a:	4616      	mov	r6, r2
 804131c:	f109 0501 	add.w	r5, r9, #1
 8041320:	42ab      	cmp	r3, r5
 8041322:	db32      	blt.n	804138a <__lshift+0x86>
 8041324:	4638      	mov	r0, r7
 8041326:	f7ff fded 	bl	8040f04 <_Balloc>
 804132a:	2300      	movs	r3, #0
 804132c:	4680      	mov	r8, r0
 804132e:	f100 0114 	add.w	r1, r0, #20
 8041332:	461a      	mov	r2, r3
 8041334:	4553      	cmp	r3, sl
 8041336:	db2b      	blt.n	8041390 <__lshift+0x8c>
 8041338:	6920      	ldr	r0, [r4, #16]
 804133a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 804133e:	f104 0314 	add.w	r3, r4, #20
 8041342:	f016 021f 	ands.w	r2, r6, #31
 8041346:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 804134a:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 804134e:	d025      	beq.n	804139c <__lshift+0x98>
 8041350:	f1c2 0e20 	rsb	lr, r2, #32
 8041354:	2000      	movs	r0, #0
 8041356:	681e      	ldr	r6, [r3, #0]
 8041358:	468a      	mov	sl, r1
 804135a:	4096      	lsls	r6, r2
 804135c:	4330      	orrs	r0, r6
 804135e:	f84a 0b04 	str.w	r0, [sl], #4
 8041362:	f853 0b04 	ldr.w	r0, [r3], #4
 8041366:	459c      	cmp	ip, r3
 8041368:	fa20 f00e 	lsr.w	r0, r0, lr
 804136c:	d814      	bhi.n	8041398 <__lshift+0x94>
 804136e:	6048      	str	r0, [r1, #4]
 8041370:	b108      	cbz	r0, 8041376 <__lshift+0x72>
 8041372:	f109 0502 	add.w	r5, r9, #2
 8041376:	3d01      	subs	r5, #1
 8041378:	4638      	mov	r0, r7
 804137a:	f8c8 5010 	str.w	r5, [r8, #16]
 804137e:	4621      	mov	r1, r4
 8041380:	f7ff fdf4 	bl	8040f6c <_Bfree>
 8041384:	4640      	mov	r0, r8
 8041386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 804138a:	3101      	adds	r1, #1
 804138c:	005b      	lsls	r3, r3, #1
 804138e:	e7c7      	b.n	8041320 <__lshift+0x1c>
 8041390:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8041394:	3301      	adds	r3, #1
 8041396:	e7cd      	b.n	8041334 <__lshift+0x30>
 8041398:	4651      	mov	r1, sl
 804139a:	e7dc      	b.n	8041356 <__lshift+0x52>
 804139c:	3904      	subs	r1, #4
 804139e:	f853 2b04 	ldr.w	r2, [r3], #4
 80413a2:	f841 2f04 	str.w	r2, [r1, #4]!
 80413a6:	459c      	cmp	ip, r3
 80413a8:	d8f9      	bhi.n	804139e <__lshift+0x9a>
 80413aa:	e7e4      	b.n	8041376 <__lshift+0x72>

080413ac <__mcmp>:
 80413ac:	6903      	ldr	r3, [r0, #16]
 80413ae:	690a      	ldr	r2, [r1, #16]
 80413b0:	1a9b      	subs	r3, r3, r2
 80413b2:	b530      	push	{r4, r5, lr}
 80413b4:	d10c      	bne.n	80413d0 <__mcmp+0x24>
 80413b6:	0092      	lsls	r2, r2, #2
 80413b8:	3014      	adds	r0, #20
 80413ba:	3114      	adds	r1, #20
 80413bc:	1884      	adds	r4, r0, r2
 80413be:	4411      	add	r1, r2
 80413c0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80413c4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80413c8:	4295      	cmp	r5, r2
 80413ca:	d003      	beq.n	80413d4 <__mcmp+0x28>
 80413cc:	d305      	bcc.n	80413da <__mcmp+0x2e>
 80413ce:	2301      	movs	r3, #1
 80413d0:	4618      	mov	r0, r3
 80413d2:	bd30      	pop	{r4, r5, pc}
 80413d4:	42a0      	cmp	r0, r4
 80413d6:	d3f3      	bcc.n	80413c0 <__mcmp+0x14>
 80413d8:	e7fa      	b.n	80413d0 <__mcmp+0x24>
 80413da:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80413de:	e7f7      	b.n	80413d0 <__mcmp+0x24>

080413e0 <__mdiff>:
 80413e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80413e4:	460d      	mov	r5, r1
 80413e6:	4607      	mov	r7, r0
 80413e8:	4611      	mov	r1, r2
 80413ea:	4628      	mov	r0, r5
 80413ec:	4614      	mov	r4, r2
 80413ee:	f7ff ffdd 	bl	80413ac <__mcmp>
 80413f2:	1e06      	subs	r6, r0, #0
 80413f4:	d108      	bne.n	8041408 <__mdiff+0x28>
 80413f6:	4631      	mov	r1, r6
 80413f8:	4638      	mov	r0, r7
 80413fa:	f7ff fd83 	bl	8040f04 <_Balloc>
 80413fe:	2301      	movs	r3, #1
 8041400:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8041404:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8041408:	bfa4      	itt	ge
 804140a:	4623      	movge	r3, r4
 804140c:	462c      	movge	r4, r5
 804140e:	4638      	mov	r0, r7
 8041410:	6861      	ldr	r1, [r4, #4]
 8041412:	bfa6      	itte	ge
 8041414:	461d      	movge	r5, r3
 8041416:	2600      	movge	r6, #0
 8041418:	2601      	movlt	r6, #1
 804141a:	f7ff fd73 	bl	8040f04 <_Balloc>
 804141e:	692b      	ldr	r3, [r5, #16]
 8041420:	60c6      	str	r6, [r0, #12]
 8041422:	6926      	ldr	r6, [r4, #16]
 8041424:	f105 0914 	add.w	r9, r5, #20
 8041428:	f104 0214 	add.w	r2, r4, #20
 804142c:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8041430:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8041434:	f100 0514 	add.w	r5, r0, #20
 8041438:	f04f 0e00 	mov.w	lr, #0
 804143c:	f852 ab04 	ldr.w	sl, [r2], #4
 8041440:	f859 4b04 	ldr.w	r4, [r9], #4
 8041444:	fa1e f18a 	uxtah	r1, lr, sl
 8041448:	b2a3      	uxth	r3, r4
 804144a:	1ac9      	subs	r1, r1, r3
 804144c:	0c23      	lsrs	r3, r4, #16
 804144e:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8041452:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8041456:	b289      	uxth	r1, r1
 8041458:	ea4f 4e23 	mov.w	lr, r3, asr #16
 804145c:	45c8      	cmp	r8, r9
 804145e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8041462:	4694      	mov	ip, r2
 8041464:	f845 3b04 	str.w	r3, [r5], #4
 8041468:	d8e8      	bhi.n	804143c <__mdiff+0x5c>
 804146a:	45bc      	cmp	ip, r7
 804146c:	d304      	bcc.n	8041478 <__mdiff+0x98>
 804146e:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8041472:	b183      	cbz	r3, 8041496 <__mdiff+0xb6>
 8041474:	6106      	str	r6, [r0, #16]
 8041476:	e7c5      	b.n	8041404 <__mdiff+0x24>
 8041478:	f85c 1b04 	ldr.w	r1, [ip], #4
 804147c:	fa1e f381 	uxtah	r3, lr, r1
 8041480:	141a      	asrs	r2, r3, #16
 8041482:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8041486:	b29b      	uxth	r3, r3
 8041488:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 804148c:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8041490:	f845 3b04 	str.w	r3, [r5], #4
 8041494:	e7e9      	b.n	804146a <__mdiff+0x8a>
 8041496:	3e01      	subs	r6, #1
 8041498:	e7e9      	b.n	804146e <__mdiff+0x8e>
	...

0804149c <__ulp>:
 804149c:	4b12      	ldr	r3, [pc, #72]	; (80414e8 <__ulp+0x4c>)
 804149e:	ee10 2a90 	vmov	r2, s1
 80414a2:	401a      	ands	r2, r3
 80414a4:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 80414a8:	2b00      	cmp	r3, #0
 80414aa:	dd04      	ble.n	80414b6 <__ulp+0x1a>
 80414ac:	2000      	movs	r0, #0
 80414ae:	4619      	mov	r1, r3
 80414b0:	ec41 0b10 	vmov	d0, r0, r1
 80414b4:	4770      	bx	lr
 80414b6:	425b      	negs	r3, r3
 80414b8:	151b      	asrs	r3, r3, #20
 80414ba:	2b13      	cmp	r3, #19
 80414bc:	f04f 0000 	mov.w	r0, #0
 80414c0:	f04f 0100 	mov.w	r1, #0
 80414c4:	dc04      	bgt.n	80414d0 <__ulp+0x34>
 80414c6:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80414ca:	fa42 f103 	asr.w	r1, r2, r3
 80414ce:	e7ef      	b.n	80414b0 <__ulp+0x14>
 80414d0:	3b14      	subs	r3, #20
 80414d2:	2b1e      	cmp	r3, #30
 80414d4:	f04f 0201 	mov.w	r2, #1
 80414d8:	bfda      	itte	le
 80414da:	f1c3 031f 	rsble	r3, r3, #31
 80414de:	fa02 f303 	lslle.w	r3, r2, r3
 80414e2:	4613      	movgt	r3, r2
 80414e4:	4618      	mov	r0, r3
 80414e6:	e7e3      	b.n	80414b0 <__ulp+0x14>
 80414e8:	7ff00000 	.word	0x7ff00000

080414ec <__b2d>:
 80414ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80414ee:	6905      	ldr	r5, [r0, #16]
 80414f0:	f100 0714 	add.w	r7, r0, #20
 80414f4:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 80414f8:	1f2e      	subs	r6, r5, #4
 80414fa:	f855 4c04 	ldr.w	r4, [r5, #-4]
 80414fe:	4620      	mov	r0, r4
 8041500:	f7ff fdc4 	bl	804108c <__hi0bits>
 8041504:	f1c0 0320 	rsb	r3, r0, #32
 8041508:	280a      	cmp	r0, #10
 804150a:	600b      	str	r3, [r1, #0]
 804150c:	f8df c074 	ldr.w	ip, [pc, #116]	; 8041584 <__b2d+0x98>
 8041510:	dc14      	bgt.n	804153c <__b2d+0x50>
 8041512:	f1c0 0e0b 	rsb	lr, r0, #11
 8041516:	fa24 f10e 	lsr.w	r1, r4, lr
 804151a:	42b7      	cmp	r7, r6
 804151c:	ea41 030c 	orr.w	r3, r1, ip
 8041520:	bf34      	ite	cc
 8041522:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8041526:	2100      	movcs	r1, #0
 8041528:	3015      	adds	r0, #21
 804152a:	fa04 f000 	lsl.w	r0, r4, r0
 804152e:	fa21 f10e 	lsr.w	r1, r1, lr
 8041532:	ea40 0201 	orr.w	r2, r0, r1
 8041536:	ec43 2b10 	vmov	d0, r2, r3
 804153a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 804153c:	42b7      	cmp	r7, r6
 804153e:	bf3a      	itte	cc
 8041540:	f1a5 0608 	subcc.w	r6, r5, #8
 8041544:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8041548:	2100      	movcs	r1, #0
 804154a:	380b      	subs	r0, #11
 804154c:	d015      	beq.n	804157a <__b2d+0x8e>
 804154e:	4084      	lsls	r4, r0
 8041550:	f1c0 0520 	rsb	r5, r0, #32
 8041554:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 8041558:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 804155c:	42be      	cmp	r6, r7
 804155e:	fa21 fc05 	lsr.w	ip, r1, r5
 8041562:	ea44 030c 	orr.w	r3, r4, ip
 8041566:	bf8c      	ite	hi
 8041568:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 804156c:	2400      	movls	r4, #0
 804156e:	fa01 f000 	lsl.w	r0, r1, r0
 8041572:	40ec      	lsrs	r4, r5
 8041574:	ea40 0204 	orr.w	r2, r0, r4
 8041578:	e7dd      	b.n	8041536 <__b2d+0x4a>
 804157a:	ea44 030c 	orr.w	r3, r4, ip
 804157e:	460a      	mov	r2, r1
 8041580:	e7d9      	b.n	8041536 <__b2d+0x4a>
 8041582:	bf00      	nop
 8041584:	3ff00000 	.word	0x3ff00000

08041588 <__d2b>:
 8041588:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 804158c:	460e      	mov	r6, r1
 804158e:	2101      	movs	r1, #1
 8041590:	ec59 8b10 	vmov	r8, r9, d0
 8041594:	4615      	mov	r5, r2
 8041596:	f7ff fcb5 	bl	8040f04 <_Balloc>
 804159a:	f3c9 540a 	ubfx	r4, r9, #20, #11
 804159e:	4607      	mov	r7, r0
 80415a0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80415a4:	bb34      	cbnz	r4, 80415f4 <__d2b+0x6c>
 80415a6:	9301      	str	r3, [sp, #4]
 80415a8:	f1b8 0300 	subs.w	r3, r8, #0
 80415ac:	d027      	beq.n	80415fe <__d2b+0x76>
 80415ae:	a802      	add	r0, sp, #8
 80415b0:	f840 3d08 	str.w	r3, [r0, #-8]!
 80415b4:	f7ff fd89 	bl	80410ca <__lo0bits>
 80415b8:	9900      	ldr	r1, [sp, #0]
 80415ba:	b1f0      	cbz	r0, 80415fa <__d2b+0x72>
 80415bc:	9a01      	ldr	r2, [sp, #4]
 80415be:	f1c0 0320 	rsb	r3, r0, #32
 80415c2:	fa02 f303 	lsl.w	r3, r2, r3
 80415c6:	430b      	orrs	r3, r1
 80415c8:	40c2      	lsrs	r2, r0
 80415ca:	617b      	str	r3, [r7, #20]
 80415cc:	9201      	str	r2, [sp, #4]
 80415ce:	9b01      	ldr	r3, [sp, #4]
 80415d0:	61bb      	str	r3, [r7, #24]
 80415d2:	2b00      	cmp	r3, #0
 80415d4:	bf14      	ite	ne
 80415d6:	2102      	movne	r1, #2
 80415d8:	2101      	moveq	r1, #1
 80415da:	6139      	str	r1, [r7, #16]
 80415dc:	b1c4      	cbz	r4, 8041610 <__d2b+0x88>
 80415de:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 80415e2:	4404      	add	r4, r0
 80415e4:	6034      	str	r4, [r6, #0]
 80415e6:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80415ea:	6028      	str	r0, [r5, #0]
 80415ec:	4638      	mov	r0, r7
 80415ee:	b003      	add	sp, #12
 80415f0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80415f4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80415f8:	e7d5      	b.n	80415a6 <__d2b+0x1e>
 80415fa:	6179      	str	r1, [r7, #20]
 80415fc:	e7e7      	b.n	80415ce <__d2b+0x46>
 80415fe:	a801      	add	r0, sp, #4
 8041600:	f7ff fd63 	bl	80410ca <__lo0bits>
 8041604:	9b01      	ldr	r3, [sp, #4]
 8041606:	617b      	str	r3, [r7, #20]
 8041608:	2101      	movs	r1, #1
 804160a:	6139      	str	r1, [r7, #16]
 804160c:	3020      	adds	r0, #32
 804160e:	e7e5      	b.n	80415dc <__d2b+0x54>
 8041610:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8041614:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8041618:	6030      	str	r0, [r6, #0]
 804161a:	6918      	ldr	r0, [r3, #16]
 804161c:	f7ff fd36 	bl	804108c <__hi0bits>
 8041620:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8041624:	e7e1      	b.n	80415ea <__d2b+0x62>

08041626 <__ratio>:
 8041626:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 804162a:	4688      	mov	r8, r1
 804162c:	4669      	mov	r1, sp
 804162e:	4681      	mov	r9, r0
 8041630:	f7ff ff5c 	bl	80414ec <__b2d>
 8041634:	a901      	add	r1, sp, #4
 8041636:	4640      	mov	r0, r8
 8041638:	ec57 6b10 	vmov	r6, r7, d0
 804163c:	f7ff ff56 	bl	80414ec <__b2d>
 8041640:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8041644:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8041648:	eba3 0c02 	sub.w	ip, r3, r2
 804164c:	e9dd 3200 	ldrd	r3, r2, [sp]
 8041650:	1a9b      	subs	r3, r3, r2
 8041652:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8041656:	ec5b ab10 	vmov	sl, fp, d0
 804165a:	2b00      	cmp	r3, #0
 804165c:	bfce      	itee	gt
 804165e:	463a      	movgt	r2, r7
 8041660:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8041664:	465a      	movle	r2, fp
 8041666:	4659      	mov	r1, fp
 8041668:	463d      	mov	r5, r7
 804166a:	bfd4      	ite	le
 804166c:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 8041670:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 8041674:	4630      	mov	r0, r6
 8041676:	ee10 2a10 	vmov	r2, s0
 804167a:	460b      	mov	r3, r1
 804167c:	4629      	mov	r1, r5
 804167e:	f7df f91d 	bl	80208bc <__aeabi_ddiv>
 8041682:	ec41 0b10 	vmov	d0, r0, r1
 8041686:	b003      	add	sp, #12
 8041688:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0804168c <__copybits>:
 804168c:	3901      	subs	r1, #1
 804168e:	b510      	push	{r4, lr}
 8041690:	1149      	asrs	r1, r1, #5
 8041692:	6914      	ldr	r4, [r2, #16]
 8041694:	3101      	adds	r1, #1
 8041696:	f102 0314 	add.w	r3, r2, #20
 804169a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 804169e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80416a2:	42a3      	cmp	r3, r4
 80416a4:	4602      	mov	r2, r0
 80416a6:	d303      	bcc.n	80416b0 <__copybits+0x24>
 80416a8:	2300      	movs	r3, #0
 80416aa:	428a      	cmp	r2, r1
 80416ac:	d305      	bcc.n	80416ba <__copybits+0x2e>
 80416ae:	bd10      	pop	{r4, pc}
 80416b0:	f853 2b04 	ldr.w	r2, [r3], #4
 80416b4:	f840 2b04 	str.w	r2, [r0], #4
 80416b8:	e7f3      	b.n	80416a2 <__copybits+0x16>
 80416ba:	f842 3b04 	str.w	r3, [r2], #4
 80416be:	e7f4      	b.n	80416aa <__copybits+0x1e>

080416c0 <__any_on>:
 80416c0:	f100 0214 	add.w	r2, r0, #20
 80416c4:	6900      	ldr	r0, [r0, #16]
 80416c6:	114b      	asrs	r3, r1, #5
 80416c8:	4298      	cmp	r0, r3
 80416ca:	b510      	push	{r4, lr}
 80416cc:	db11      	blt.n	80416f2 <__any_on+0x32>
 80416ce:	dd0a      	ble.n	80416e6 <__any_on+0x26>
 80416d0:	f011 011f 	ands.w	r1, r1, #31
 80416d4:	d007      	beq.n	80416e6 <__any_on+0x26>
 80416d6:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80416da:	fa24 f001 	lsr.w	r0, r4, r1
 80416de:	fa00 f101 	lsl.w	r1, r0, r1
 80416e2:	428c      	cmp	r4, r1
 80416e4:	d10b      	bne.n	80416fe <__any_on+0x3e>
 80416e6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80416ea:	4293      	cmp	r3, r2
 80416ec:	d803      	bhi.n	80416f6 <__any_on+0x36>
 80416ee:	2000      	movs	r0, #0
 80416f0:	bd10      	pop	{r4, pc}
 80416f2:	4603      	mov	r3, r0
 80416f4:	e7f7      	b.n	80416e6 <__any_on+0x26>
 80416f6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80416fa:	2900      	cmp	r1, #0
 80416fc:	d0f5      	beq.n	80416ea <__any_on+0x2a>
 80416fe:	2001      	movs	r0, #1
 8041700:	e7f6      	b.n	80416f0 <__any_on+0x30>

08041702 <_calloc_r>:
 8041702:	b538      	push	{r3, r4, r5, lr}
 8041704:	fb02 f401 	mul.w	r4, r2, r1
 8041708:	4621      	mov	r1, r4
 804170a:	f000 f809 	bl	8041720 <_malloc_r>
 804170e:	4605      	mov	r5, r0
 8041710:	b118      	cbz	r0, 804171a <_calloc_r+0x18>
 8041712:	4622      	mov	r2, r4
 8041714:	2100      	movs	r1, #0
 8041716:	f7fe fa03 	bl	803fb20 <memset>
 804171a:	4628      	mov	r0, r5
 804171c:	bd38      	pop	{r3, r4, r5, pc}
	...

08041720 <_malloc_r>:
 8041720:	b570      	push	{r4, r5, r6, lr}
 8041722:	1ccd      	adds	r5, r1, #3
 8041724:	f025 0503 	bic.w	r5, r5, #3
 8041728:	3508      	adds	r5, #8
 804172a:	2d0c      	cmp	r5, #12
 804172c:	bf38      	it	cc
 804172e:	250c      	movcc	r5, #12
 8041730:	2d00      	cmp	r5, #0
 8041732:	4606      	mov	r6, r0
 8041734:	db01      	blt.n	804173a <_malloc_r+0x1a>
 8041736:	42a9      	cmp	r1, r5
 8041738:	d903      	bls.n	8041742 <_malloc_r+0x22>
 804173a:	230c      	movs	r3, #12
 804173c:	6033      	str	r3, [r6, #0]
 804173e:	2000      	movs	r0, #0
 8041740:	bd70      	pop	{r4, r5, r6, pc}
 8041742:	f000 fb66 	bl	8041e12 <__malloc_lock>
 8041746:	4a21      	ldr	r2, [pc, #132]	; (80417cc <_malloc_r+0xac>)
 8041748:	6814      	ldr	r4, [r2, #0]
 804174a:	4621      	mov	r1, r4
 804174c:	b991      	cbnz	r1, 8041774 <_malloc_r+0x54>
 804174e:	4c20      	ldr	r4, [pc, #128]	; (80417d0 <_malloc_r+0xb0>)
 8041750:	6823      	ldr	r3, [r4, #0]
 8041752:	b91b      	cbnz	r3, 804175c <_malloc_r+0x3c>
 8041754:	4630      	mov	r0, r6
 8041756:	f000 fb17 	bl	8041d88 <_sbrk_r>
 804175a:	6020      	str	r0, [r4, #0]
 804175c:	4629      	mov	r1, r5
 804175e:	4630      	mov	r0, r6
 8041760:	f000 fb12 	bl	8041d88 <_sbrk_r>
 8041764:	1c43      	adds	r3, r0, #1
 8041766:	d124      	bne.n	80417b2 <_malloc_r+0x92>
 8041768:	230c      	movs	r3, #12
 804176a:	6033      	str	r3, [r6, #0]
 804176c:	4630      	mov	r0, r6
 804176e:	f000 fb51 	bl	8041e14 <__malloc_unlock>
 8041772:	e7e4      	b.n	804173e <_malloc_r+0x1e>
 8041774:	680b      	ldr	r3, [r1, #0]
 8041776:	1b5b      	subs	r3, r3, r5
 8041778:	d418      	bmi.n	80417ac <_malloc_r+0x8c>
 804177a:	2b0b      	cmp	r3, #11
 804177c:	d90f      	bls.n	804179e <_malloc_r+0x7e>
 804177e:	600b      	str	r3, [r1, #0]
 8041780:	50cd      	str	r5, [r1, r3]
 8041782:	18cc      	adds	r4, r1, r3
 8041784:	4630      	mov	r0, r6
 8041786:	f000 fb45 	bl	8041e14 <__malloc_unlock>
 804178a:	f104 000b 	add.w	r0, r4, #11
 804178e:	1d23      	adds	r3, r4, #4
 8041790:	f020 0007 	bic.w	r0, r0, #7
 8041794:	1ac3      	subs	r3, r0, r3
 8041796:	d0d3      	beq.n	8041740 <_malloc_r+0x20>
 8041798:	425a      	negs	r2, r3
 804179a:	50e2      	str	r2, [r4, r3]
 804179c:	e7d0      	b.n	8041740 <_malloc_r+0x20>
 804179e:	428c      	cmp	r4, r1
 80417a0:	684b      	ldr	r3, [r1, #4]
 80417a2:	bf16      	itet	ne
 80417a4:	6063      	strne	r3, [r4, #4]
 80417a6:	6013      	streq	r3, [r2, #0]
 80417a8:	460c      	movne	r4, r1
 80417aa:	e7eb      	b.n	8041784 <_malloc_r+0x64>
 80417ac:	460c      	mov	r4, r1
 80417ae:	6849      	ldr	r1, [r1, #4]
 80417b0:	e7cc      	b.n	804174c <_malloc_r+0x2c>
 80417b2:	1cc4      	adds	r4, r0, #3
 80417b4:	f024 0403 	bic.w	r4, r4, #3
 80417b8:	42a0      	cmp	r0, r4
 80417ba:	d005      	beq.n	80417c8 <_malloc_r+0xa8>
 80417bc:	1a21      	subs	r1, r4, r0
 80417be:	4630      	mov	r0, r6
 80417c0:	f000 fae2 	bl	8041d88 <_sbrk_r>
 80417c4:	3001      	adds	r0, #1
 80417c6:	d0cf      	beq.n	8041768 <_malloc_r+0x48>
 80417c8:	6025      	str	r5, [r4, #0]
 80417ca:	e7db      	b.n	8041784 <_malloc_r+0x64>
 80417cc:	20008060 	.word	0x20008060
 80417d0:	20008064 	.word	0x20008064

080417d4 <__ssputs_r>:
 80417d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80417d8:	688e      	ldr	r6, [r1, #8]
 80417da:	429e      	cmp	r6, r3
 80417dc:	4682      	mov	sl, r0
 80417de:	460c      	mov	r4, r1
 80417e0:	4690      	mov	r8, r2
 80417e2:	4699      	mov	r9, r3
 80417e4:	d837      	bhi.n	8041856 <__ssputs_r+0x82>
 80417e6:	898a      	ldrh	r2, [r1, #12]
 80417e8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80417ec:	d031      	beq.n	8041852 <__ssputs_r+0x7e>
 80417ee:	6825      	ldr	r5, [r4, #0]
 80417f0:	6909      	ldr	r1, [r1, #16]
 80417f2:	1a6f      	subs	r7, r5, r1
 80417f4:	6965      	ldr	r5, [r4, #20]
 80417f6:	2302      	movs	r3, #2
 80417f8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80417fc:	fb95 f5f3 	sdiv	r5, r5, r3
 8041800:	f109 0301 	add.w	r3, r9, #1
 8041804:	443b      	add	r3, r7
 8041806:	429d      	cmp	r5, r3
 8041808:	bf38      	it	cc
 804180a:	461d      	movcc	r5, r3
 804180c:	0553      	lsls	r3, r2, #21
 804180e:	d530      	bpl.n	8041872 <__ssputs_r+0x9e>
 8041810:	4629      	mov	r1, r5
 8041812:	f7ff ff85 	bl	8041720 <_malloc_r>
 8041816:	4606      	mov	r6, r0
 8041818:	b950      	cbnz	r0, 8041830 <__ssputs_r+0x5c>
 804181a:	230c      	movs	r3, #12
 804181c:	f8ca 3000 	str.w	r3, [sl]
 8041820:	89a3      	ldrh	r3, [r4, #12]
 8041822:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8041826:	81a3      	strh	r3, [r4, #12]
 8041828:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 804182c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8041830:	463a      	mov	r2, r7
 8041832:	6921      	ldr	r1, [r4, #16]
 8041834:	f7fe f969 	bl	803fb0a <memcpy>
 8041838:	89a3      	ldrh	r3, [r4, #12]
 804183a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 804183e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8041842:	81a3      	strh	r3, [r4, #12]
 8041844:	6126      	str	r6, [r4, #16]
 8041846:	6165      	str	r5, [r4, #20]
 8041848:	443e      	add	r6, r7
 804184a:	1bed      	subs	r5, r5, r7
 804184c:	6026      	str	r6, [r4, #0]
 804184e:	60a5      	str	r5, [r4, #8]
 8041850:	464e      	mov	r6, r9
 8041852:	454e      	cmp	r6, r9
 8041854:	d900      	bls.n	8041858 <__ssputs_r+0x84>
 8041856:	464e      	mov	r6, r9
 8041858:	4632      	mov	r2, r6
 804185a:	4641      	mov	r1, r8
 804185c:	6820      	ldr	r0, [r4, #0]
 804185e:	f000 fabf 	bl	8041de0 <memmove>
 8041862:	68a3      	ldr	r3, [r4, #8]
 8041864:	1b9b      	subs	r3, r3, r6
 8041866:	60a3      	str	r3, [r4, #8]
 8041868:	6823      	ldr	r3, [r4, #0]
 804186a:	441e      	add	r6, r3
 804186c:	6026      	str	r6, [r4, #0]
 804186e:	2000      	movs	r0, #0
 8041870:	e7dc      	b.n	804182c <__ssputs_r+0x58>
 8041872:	462a      	mov	r2, r5
 8041874:	f000 fb1e 	bl	8041eb4 <_realloc_r>
 8041878:	4606      	mov	r6, r0
 804187a:	2800      	cmp	r0, #0
 804187c:	d1e2      	bne.n	8041844 <__ssputs_r+0x70>
 804187e:	6921      	ldr	r1, [r4, #16]
 8041880:	4650      	mov	r0, sl
 8041882:	f000 fac9 	bl	8041e18 <_free_r>
 8041886:	e7c8      	b.n	804181a <__ssputs_r+0x46>

08041888 <_svfiprintf_r>:
 8041888:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 804188c:	461d      	mov	r5, r3
 804188e:	898b      	ldrh	r3, [r1, #12]
 8041890:	061f      	lsls	r7, r3, #24
 8041892:	b09d      	sub	sp, #116	; 0x74
 8041894:	4680      	mov	r8, r0
 8041896:	460c      	mov	r4, r1
 8041898:	4616      	mov	r6, r2
 804189a:	d50f      	bpl.n	80418bc <_svfiprintf_r+0x34>
 804189c:	690b      	ldr	r3, [r1, #16]
 804189e:	b96b      	cbnz	r3, 80418bc <_svfiprintf_r+0x34>
 80418a0:	2140      	movs	r1, #64	; 0x40
 80418a2:	f7ff ff3d 	bl	8041720 <_malloc_r>
 80418a6:	6020      	str	r0, [r4, #0]
 80418a8:	6120      	str	r0, [r4, #16]
 80418aa:	b928      	cbnz	r0, 80418b8 <_svfiprintf_r+0x30>
 80418ac:	230c      	movs	r3, #12
 80418ae:	f8c8 3000 	str.w	r3, [r8]
 80418b2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80418b6:	e0c8      	b.n	8041a4a <_svfiprintf_r+0x1c2>
 80418b8:	2340      	movs	r3, #64	; 0x40
 80418ba:	6163      	str	r3, [r4, #20]
 80418bc:	2300      	movs	r3, #0
 80418be:	9309      	str	r3, [sp, #36]	; 0x24
 80418c0:	2320      	movs	r3, #32
 80418c2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80418c6:	2330      	movs	r3, #48	; 0x30
 80418c8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80418cc:	9503      	str	r5, [sp, #12]
 80418ce:	f04f 0b01 	mov.w	fp, #1
 80418d2:	4637      	mov	r7, r6
 80418d4:	463d      	mov	r5, r7
 80418d6:	f815 3b01 	ldrb.w	r3, [r5], #1
 80418da:	b10b      	cbz	r3, 80418e0 <_svfiprintf_r+0x58>
 80418dc:	2b25      	cmp	r3, #37	; 0x25
 80418de:	d13e      	bne.n	804195e <_svfiprintf_r+0xd6>
 80418e0:	ebb7 0a06 	subs.w	sl, r7, r6
 80418e4:	d00b      	beq.n	80418fe <_svfiprintf_r+0x76>
 80418e6:	4653      	mov	r3, sl
 80418e8:	4632      	mov	r2, r6
 80418ea:	4621      	mov	r1, r4
 80418ec:	4640      	mov	r0, r8
 80418ee:	f7ff ff71 	bl	80417d4 <__ssputs_r>
 80418f2:	3001      	adds	r0, #1
 80418f4:	f000 80a4 	beq.w	8041a40 <_svfiprintf_r+0x1b8>
 80418f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80418fa:	4453      	add	r3, sl
 80418fc:	9309      	str	r3, [sp, #36]	; 0x24
 80418fe:	783b      	ldrb	r3, [r7, #0]
 8041900:	2b00      	cmp	r3, #0
 8041902:	f000 809d 	beq.w	8041a40 <_svfiprintf_r+0x1b8>
 8041906:	2300      	movs	r3, #0
 8041908:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 804190c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8041910:	9304      	str	r3, [sp, #16]
 8041912:	9307      	str	r3, [sp, #28]
 8041914:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8041918:	931a      	str	r3, [sp, #104]	; 0x68
 804191a:	462f      	mov	r7, r5
 804191c:	2205      	movs	r2, #5
 804191e:	f817 1b01 	ldrb.w	r1, [r7], #1
 8041922:	4850      	ldr	r0, [pc, #320]	; (8041a64 <_svfiprintf_r+0x1dc>)
 8041924:	f7de fc94 	bl	8020250 <memchr>
 8041928:	9b04      	ldr	r3, [sp, #16]
 804192a:	b9d0      	cbnz	r0, 8041962 <_svfiprintf_r+0xda>
 804192c:	06d9      	lsls	r1, r3, #27
 804192e:	bf44      	itt	mi
 8041930:	2220      	movmi	r2, #32
 8041932:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8041936:	071a      	lsls	r2, r3, #28
 8041938:	bf44      	itt	mi
 804193a:	222b      	movmi	r2, #43	; 0x2b
 804193c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8041940:	782a      	ldrb	r2, [r5, #0]
 8041942:	2a2a      	cmp	r2, #42	; 0x2a
 8041944:	d015      	beq.n	8041972 <_svfiprintf_r+0xea>
 8041946:	9a07      	ldr	r2, [sp, #28]
 8041948:	462f      	mov	r7, r5
 804194a:	2000      	movs	r0, #0
 804194c:	250a      	movs	r5, #10
 804194e:	4639      	mov	r1, r7
 8041950:	f811 3b01 	ldrb.w	r3, [r1], #1
 8041954:	3b30      	subs	r3, #48	; 0x30
 8041956:	2b09      	cmp	r3, #9
 8041958:	d94d      	bls.n	80419f6 <_svfiprintf_r+0x16e>
 804195a:	b1b8      	cbz	r0, 804198c <_svfiprintf_r+0x104>
 804195c:	e00f      	b.n	804197e <_svfiprintf_r+0xf6>
 804195e:	462f      	mov	r7, r5
 8041960:	e7b8      	b.n	80418d4 <_svfiprintf_r+0x4c>
 8041962:	4a40      	ldr	r2, [pc, #256]	; (8041a64 <_svfiprintf_r+0x1dc>)
 8041964:	1a80      	subs	r0, r0, r2
 8041966:	fa0b f000 	lsl.w	r0, fp, r0
 804196a:	4318      	orrs	r0, r3
 804196c:	9004      	str	r0, [sp, #16]
 804196e:	463d      	mov	r5, r7
 8041970:	e7d3      	b.n	804191a <_svfiprintf_r+0x92>
 8041972:	9a03      	ldr	r2, [sp, #12]
 8041974:	1d11      	adds	r1, r2, #4
 8041976:	6812      	ldr	r2, [r2, #0]
 8041978:	9103      	str	r1, [sp, #12]
 804197a:	2a00      	cmp	r2, #0
 804197c:	db01      	blt.n	8041982 <_svfiprintf_r+0xfa>
 804197e:	9207      	str	r2, [sp, #28]
 8041980:	e004      	b.n	804198c <_svfiprintf_r+0x104>
 8041982:	4252      	negs	r2, r2
 8041984:	f043 0302 	orr.w	r3, r3, #2
 8041988:	9207      	str	r2, [sp, #28]
 804198a:	9304      	str	r3, [sp, #16]
 804198c:	783b      	ldrb	r3, [r7, #0]
 804198e:	2b2e      	cmp	r3, #46	; 0x2e
 8041990:	d10c      	bne.n	80419ac <_svfiprintf_r+0x124>
 8041992:	787b      	ldrb	r3, [r7, #1]
 8041994:	2b2a      	cmp	r3, #42	; 0x2a
 8041996:	d133      	bne.n	8041a00 <_svfiprintf_r+0x178>
 8041998:	9b03      	ldr	r3, [sp, #12]
 804199a:	1d1a      	adds	r2, r3, #4
 804199c:	681b      	ldr	r3, [r3, #0]
 804199e:	9203      	str	r2, [sp, #12]
 80419a0:	2b00      	cmp	r3, #0
 80419a2:	bfb8      	it	lt
 80419a4:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80419a8:	3702      	adds	r7, #2
 80419aa:	9305      	str	r3, [sp, #20]
 80419ac:	4d2e      	ldr	r5, [pc, #184]	; (8041a68 <_svfiprintf_r+0x1e0>)
 80419ae:	7839      	ldrb	r1, [r7, #0]
 80419b0:	2203      	movs	r2, #3
 80419b2:	4628      	mov	r0, r5
 80419b4:	f7de fc4c 	bl	8020250 <memchr>
 80419b8:	b138      	cbz	r0, 80419ca <_svfiprintf_r+0x142>
 80419ba:	2340      	movs	r3, #64	; 0x40
 80419bc:	1b40      	subs	r0, r0, r5
 80419be:	fa03 f000 	lsl.w	r0, r3, r0
 80419c2:	9b04      	ldr	r3, [sp, #16]
 80419c4:	4303      	orrs	r3, r0
 80419c6:	3701      	adds	r7, #1
 80419c8:	9304      	str	r3, [sp, #16]
 80419ca:	7839      	ldrb	r1, [r7, #0]
 80419cc:	4827      	ldr	r0, [pc, #156]	; (8041a6c <_svfiprintf_r+0x1e4>)
 80419ce:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80419d2:	2206      	movs	r2, #6
 80419d4:	1c7e      	adds	r6, r7, #1
 80419d6:	f7de fc3b 	bl	8020250 <memchr>
 80419da:	2800      	cmp	r0, #0
 80419dc:	d038      	beq.n	8041a50 <_svfiprintf_r+0x1c8>
 80419de:	4b24      	ldr	r3, [pc, #144]	; (8041a70 <_svfiprintf_r+0x1e8>)
 80419e0:	bb13      	cbnz	r3, 8041a28 <_svfiprintf_r+0x1a0>
 80419e2:	9b03      	ldr	r3, [sp, #12]
 80419e4:	3307      	adds	r3, #7
 80419e6:	f023 0307 	bic.w	r3, r3, #7
 80419ea:	3308      	adds	r3, #8
 80419ec:	9303      	str	r3, [sp, #12]
 80419ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80419f0:	444b      	add	r3, r9
 80419f2:	9309      	str	r3, [sp, #36]	; 0x24
 80419f4:	e76d      	b.n	80418d2 <_svfiprintf_r+0x4a>
 80419f6:	fb05 3202 	mla	r2, r5, r2, r3
 80419fa:	2001      	movs	r0, #1
 80419fc:	460f      	mov	r7, r1
 80419fe:	e7a6      	b.n	804194e <_svfiprintf_r+0xc6>
 8041a00:	2300      	movs	r3, #0
 8041a02:	3701      	adds	r7, #1
 8041a04:	9305      	str	r3, [sp, #20]
 8041a06:	4619      	mov	r1, r3
 8041a08:	250a      	movs	r5, #10
 8041a0a:	4638      	mov	r0, r7
 8041a0c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8041a10:	3a30      	subs	r2, #48	; 0x30
 8041a12:	2a09      	cmp	r2, #9
 8041a14:	d903      	bls.n	8041a1e <_svfiprintf_r+0x196>
 8041a16:	2b00      	cmp	r3, #0
 8041a18:	d0c8      	beq.n	80419ac <_svfiprintf_r+0x124>
 8041a1a:	9105      	str	r1, [sp, #20]
 8041a1c:	e7c6      	b.n	80419ac <_svfiprintf_r+0x124>
 8041a1e:	fb05 2101 	mla	r1, r5, r1, r2
 8041a22:	2301      	movs	r3, #1
 8041a24:	4607      	mov	r7, r0
 8041a26:	e7f0      	b.n	8041a0a <_svfiprintf_r+0x182>
 8041a28:	ab03      	add	r3, sp, #12
 8041a2a:	9300      	str	r3, [sp, #0]
 8041a2c:	4622      	mov	r2, r4
 8041a2e:	4b11      	ldr	r3, [pc, #68]	; (8041a74 <_svfiprintf_r+0x1ec>)
 8041a30:	a904      	add	r1, sp, #16
 8041a32:	4640      	mov	r0, r8
 8041a34:	f3af 8000 	nop.w
 8041a38:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8041a3c:	4681      	mov	r9, r0
 8041a3e:	d1d6      	bne.n	80419ee <_svfiprintf_r+0x166>
 8041a40:	89a3      	ldrh	r3, [r4, #12]
 8041a42:	065b      	lsls	r3, r3, #25
 8041a44:	f53f af35 	bmi.w	80418b2 <_svfiprintf_r+0x2a>
 8041a48:	9809      	ldr	r0, [sp, #36]	; 0x24
 8041a4a:	b01d      	add	sp, #116	; 0x74
 8041a4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8041a50:	ab03      	add	r3, sp, #12
 8041a52:	9300      	str	r3, [sp, #0]
 8041a54:	4622      	mov	r2, r4
 8041a56:	4b07      	ldr	r3, [pc, #28]	; (8041a74 <_svfiprintf_r+0x1ec>)
 8041a58:	a904      	add	r1, sp, #16
 8041a5a:	4640      	mov	r0, r8
 8041a5c:	f000 f882 	bl	8041b64 <_printf_i>
 8041a60:	e7ea      	b.n	8041a38 <_svfiprintf_r+0x1b0>
 8041a62:	bf00      	nop
 8041a64:	080565c4 	.word	0x080565c4
 8041a68:	080565ca 	.word	0x080565ca
 8041a6c:	080565ce 	.word	0x080565ce
 8041a70:	00000000 	.word	0x00000000
 8041a74:	080417d5 	.word	0x080417d5

08041a78 <_printf_common>:
 8041a78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8041a7c:	4691      	mov	r9, r2
 8041a7e:	461f      	mov	r7, r3
 8041a80:	688a      	ldr	r2, [r1, #8]
 8041a82:	690b      	ldr	r3, [r1, #16]
 8041a84:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8041a88:	4293      	cmp	r3, r2
 8041a8a:	bfb8      	it	lt
 8041a8c:	4613      	movlt	r3, r2
 8041a8e:	f8c9 3000 	str.w	r3, [r9]
 8041a92:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8041a96:	4606      	mov	r6, r0
 8041a98:	460c      	mov	r4, r1
 8041a9a:	b112      	cbz	r2, 8041aa2 <_printf_common+0x2a>
 8041a9c:	3301      	adds	r3, #1
 8041a9e:	f8c9 3000 	str.w	r3, [r9]
 8041aa2:	6823      	ldr	r3, [r4, #0]
 8041aa4:	0699      	lsls	r1, r3, #26
 8041aa6:	bf42      	ittt	mi
 8041aa8:	f8d9 3000 	ldrmi.w	r3, [r9]
 8041aac:	3302      	addmi	r3, #2
 8041aae:	f8c9 3000 	strmi.w	r3, [r9]
 8041ab2:	6825      	ldr	r5, [r4, #0]
 8041ab4:	f015 0506 	ands.w	r5, r5, #6
 8041ab8:	d107      	bne.n	8041aca <_printf_common+0x52>
 8041aba:	f104 0a19 	add.w	sl, r4, #25
 8041abe:	68e3      	ldr	r3, [r4, #12]
 8041ac0:	f8d9 2000 	ldr.w	r2, [r9]
 8041ac4:	1a9b      	subs	r3, r3, r2
 8041ac6:	42ab      	cmp	r3, r5
 8041ac8:	dc28      	bgt.n	8041b1c <_printf_common+0xa4>
 8041aca:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8041ace:	6822      	ldr	r2, [r4, #0]
 8041ad0:	3300      	adds	r3, #0
 8041ad2:	bf18      	it	ne
 8041ad4:	2301      	movne	r3, #1
 8041ad6:	0692      	lsls	r2, r2, #26
 8041ad8:	d42d      	bmi.n	8041b36 <_printf_common+0xbe>
 8041ada:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8041ade:	4639      	mov	r1, r7
 8041ae0:	4630      	mov	r0, r6
 8041ae2:	47c0      	blx	r8
 8041ae4:	3001      	adds	r0, #1
 8041ae6:	d020      	beq.n	8041b2a <_printf_common+0xb2>
 8041ae8:	6823      	ldr	r3, [r4, #0]
 8041aea:	68e5      	ldr	r5, [r4, #12]
 8041aec:	f8d9 2000 	ldr.w	r2, [r9]
 8041af0:	f003 0306 	and.w	r3, r3, #6
 8041af4:	2b04      	cmp	r3, #4
 8041af6:	bf08      	it	eq
 8041af8:	1aad      	subeq	r5, r5, r2
 8041afa:	68a3      	ldr	r3, [r4, #8]
 8041afc:	6922      	ldr	r2, [r4, #16]
 8041afe:	bf0c      	ite	eq
 8041b00:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8041b04:	2500      	movne	r5, #0
 8041b06:	4293      	cmp	r3, r2
 8041b08:	bfc4      	itt	gt
 8041b0a:	1a9b      	subgt	r3, r3, r2
 8041b0c:	18ed      	addgt	r5, r5, r3
 8041b0e:	f04f 0900 	mov.w	r9, #0
 8041b12:	341a      	adds	r4, #26
 8041b14:	454d      	cmp	r5, r9
 8041b16:	d11a      	bne.n	8041b4e <_printf_common+0xd6>
 8041b18:	2000      	movs	r0, #0
 8041b1a:	e008      	b.n	8041b2e <_printf_common+0xb6>
 8041b1c:	2301      	movs	r3, #1
 8041b1e:	4652      	mov	r2, sl
 8041b20:	4639      	mov	r1, r7
 8041b22:	4630      	mov	r0, r6
 8041b24:	47c0      	blx	r8
 8041b26:	3001      	adds	r0, #1
 8041b28:	d103      	bne.n	8041b32 <_printf_common+0xba>
 8041b2a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8041b2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8041b32:	3501      	adds	r5, #1
 8041b34:	e7c3      	b.n	8041abe <_printf_common+0x46>
 8041b36:	18e1      	adds	r1, r4, r3
 8041b38:	1c5a      	adds	r2, r3, #1
 8041b3a:	2030      	movs	r0, #48	; 0x30
 8041b3c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8041b40:	4422      	add	r2, r4
 8041b42:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8041b46:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8041b4a:	3302      	adds	r3, #2
 8041b4c:	e7c5      	b.n	8041ada <_printf_common+0x62>
 8041b4e:	2301      	movs	r3, #1
 8041b50:	4622      	mov	r2, r4
 8041b52:	4639      	mov	r1, r7
 8041b54:	4630      	mov	r0, r6
 8041b56:	47c0      	blx	r8
 8041b58:	3001      	adds	r0, #1
 8041b5a:	d0e6      	beq.n	8041b2a <_printf_common+0xb2>
 8041b5c:	f109 0901 	add.w	r9, r9, #1
 8041b60:	e7d8      	b.n	8041b14 <_printf_common+0x9c>
	...

08041b64 <_printf_i>:
 8041b64:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8041b68:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8041b6c:	460c      	mov	r4, r1
 8041b6e:	7e09      	ldrb	r1, [r1, #24]
 8041b70:	b085      	sub	sp, #20
 8041b72:	296e      	cmp	r1, #110	; 0x6e
 8041b74:	4617      	mov	r7, r2
 8041b76:	4606      	mov	r6, r0
 8041b78:	4698      	mov	r8, r3
 8041b7a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8041b7c:	f000 80b3 	beq.w	8041ce6 <_printf_i+0x182>
 8041b80:	d822      	bhi.n	8041bc8 <_printf_i+0x64>
 8041b82:	2963      	cmp	r1, #99	; 0x63
 8041b84:	d036      	beq.n	8041bf4 <_printf_i+0x90>
 8041b86:	d80a      	bhi.n	8041b9e <_printf_i+0x3a>
 8041b88:	2900      	cmp	r1, #0
 8041b8a:	f000 80b9 	beq.w	8041d00 <_printf_i+0x19c>
 8041b8e:	2958      	cmp	r1, #88	; 0x58
 8041b90:	f000 8083 	beq.w	8041c9a <_printf_i+0x136>
 8041b94:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8041b98:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8041b9c:	e032      	b.n	8041c04 <_printf_i+0xa0>
 8041b9e:	2964      	cmp	r1, #100	; 0x64
 8041ba0:	d001      	beq.n	8041ba6 <_printf_i+0x42>
 8041ba2:	2969      	cmp	r1, #105	; 0x69
 8041ba4:	d1f6      	bne.n	8041b94 <_printf_i+0x30>
 8041ba6:	6820      	ldr	r0, [r4, #0]
 8041ba8:	6813      	ldr	r3, [r2, #0]
 8041baa:	0605      	lsls	r5, r0, #24
 8041bac:	f103 0104 	add.w	r1, r3, #4
 8041bb0:	d52a      	bpl.n	8041c08 <_printf_i+0xa4>
 8041bb2:	681b      	ldr	r3, [r3, #0]
 8041bb4:	6011      	str	r1, [r2, #0]
 8041bb6:	2b00      	cmp	r3, #0
 8041bb8:	da03      	bge.n	8041bc2 <_printf_i+0x5e>
 8041bba:	222d      	movs	r2, #45	; 0x2d
 8041bbc:	425b      	negs	r3, r3
 8041bbe:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8041bc2:	486f      	ldr	r0, [pc, #444]	; (8041d80 <_printf_i+0x21c>)
 8041bc4:	220a      	movs	r2, #10
 8041bc6:	e039      	b.n	8041c3c <_printf_i+0xd8>
 8041bc8:	2973      	cmp	r1, #115	; 0x73
 8041bca:	f000 809d 	beq.w	8041d08 <_printf_i+0x1a4>
 8041bce:	d808      	bhi.n	8041be2 <_printf_i+0x7e>
 8041bd0:	296f      	cmp	r1, #111	; 0x6f
 8041bd2:	d020      	beq.n	8041c16 <_printf_i+0xb2>
 8041bd4:	2970      	cmp	r1, #112	; 0x70
 8041bd6:	d1dd      	bne.n	8041b94 <_printf_i+0x30>
 8041bd8:	6823      	ldr	r3, [r4, #0]
 8041bda:	f043 0320 	orr.w	r3, r3, #32
 8041bde:	6023      	str	r3, [r4, #0]
 8041be0:	e003      	b.n	8041bea <_printf_i+0x86>
 8041be2:	2975      	cmp	r1, #117	; 0x75
 8041be4:	d017      	beq.n	8041c16 <_printf_i+0xb2>
 8041be6:	2978      	cmp	r1, #120	; 0x78
 8041be8:	d1d4      	bne.n	8041b94 <_printf_i+0x30>
 8041bea:	2378      	movs	r3, #120	; 0x78
 8041bec:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8041bf0:	4864      	ldr	r0, [pc, #400]	; (8041d84 <_printf_i+0x220>)
 8041bf2:	e055      	b.n	8041ca0 <_printf_i+0x13c>
 8041bf4:	6813      	ldr	r3, [r2, #0]
 8041bf6:	1d19      	adds	r1, r3, #4
 8041bf8:	681b      	ldr	r3, [r3, #0]
 8041bfa:	6011      	str	r1, [r2, #0]
 8041bfc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8041c00:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8041c04:	2301      	movs	r3, #1
 8041c06:	e08c      	b.n	8041d22 <_printf_i+0x1be>
 8041c08:	681b      	ldr	r3, [r3, #0]
 8041c0a:	6011      	str	r1, [r2, #0]
 8041c0c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8041c10:	bf18      	it	ne
 8041c12:	b21b      	sxthne	r3, r3
 8041c14:	e7cf      	b.n	8041bb6 <_printf_i+0x52>
 8041c16:	6813      	ldr	r3, [r2, #0]
 8041c18:	6825      	ldr	r5, [r4, #0]
 8041c1a:	1d18      	adds	r0, r3, #4
 8041c1c:	6010      	str	r0, [r2, #0]
 8041c1e:	0628      	lsls	r0, r5, #24
 8041c20:	d501      	bpl.n	8041c26 <_printf_i+0xc2>
 8041c22:	681b      	ldr	r3, [r3, #0]
 8041c24:	e002      	b.n	8041c2c <_printf_i+0xc8>
 8041c26:	0668      	lsls	r0, r5, #25
 8041c28:	d5fb      	bpl.n	8041c22 <_printf_i+0xbe>
 8041c2a:	881b      	ldrh	r3, [r3, #0]
 8041c2c:	4854      	ldr	r0, [pc, #336]	; (8041d80 <_printf_i+0x21c>)
 8041c2e:	296f      	cmp	r1, #111	; 0x6f
 8041c30:	bf14      	ite	ne
 8041c32:	220a      	movne	r2, #10
 8041c34:	2208      	moveq	r2, #8
 8041c36:	2100      	movs	r1, #0
 8041c38:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8041c3c:	6865      	ldr	r5, [r4, #4]
 8041c3e:	60a5      	str	r5, [r4, #8]
 8041c40:	2d00      	cmp	r5, #0
 8041c42:	f2c0 8095 	blt.w	8041d70 <_printf_i+0x20c>
 8041c46:	6821      	ldr	r1, [r4, #0]
 8041c48:	f021 0104 	bic.w	r1, r1, #4
 8041c4c:	6021      	str	r1, [r4, #0]
 8041c4e:	2b00      	cmp	r3, #0
 8041c50:	d13d      	bne.n	8041cce <_printf_i+0x16a>
 8041c52:	2d00      	cmp	r5, #0
 8041c54:	f040 808e 	bne.w	8041d74 <_printf_i+0x210>
 8041c58:	4665      	mov	r5, ip
 8041c5a:	2a08      	cmp	r2, #8
 8041c5c:	d10b      	bne.n	8041c76 <_printf_i+0x112>
 8041c5e:	6823      	ldr	r3, [r4, #0]
 8041c60:	07db      	lsls	r3, r3, #31
 8041c62:	d508      	bpl.n	8041c76 <_printf_i+0x112>
 8041c64:	6923      	ldr	r3, [r4, #16]
 8041c66:	6862      	ldr	r2, [r4, #4]
 8041c68:	429a      	cmp	r2, r3
 8041c6a:	bfde      	ittt	le
 8041c6c:	2330      	movle	r3, #48	; 0x30
 8041c6e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8041c72:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8041c76:	ebac 0305 	sub.w	r3, ip, r5
 8041c7a:	6123      	str	r3, [r4, #16]
 8041c7c:	f8cd 8000 	str.w	r8, [sp]
 8041c80:	463b      	mov	r3, r7
 8041c82:	aa03      	add	r2, sp, #12
 8041c84:	4621      	mov	r1, r4
 8041c86:	4630      	mov	r0, r6
 8041c88:	f7ff fef6 	bl	8041a78 <_printf_common>
 8041c8c:	3001      	adds	r0, #1
 8041c8e:	d14d      	bne.n	8041d2c <_printf_i+0x1c8>
 8041c90:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8041c94:	b005      	add	sp, #20
 8041c96:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8041c9a:	4839      	ldr	r0, [pc, #228]	; (8041d80 <_printf_i+0x21c>)
 8041c9c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8041ca0:	6813      	ldr	r3, [r2, #0]
 8041ca2:	6821      	ldr	r1, [r4, #0]
 8041ca4:	1d1d      	adds	r5, r3, #4
 8041ca6:	681b      	ldr	r3, [r3, #0]
 8041ca8:	6015      	str	r5, [r2, #0]
 8041caa:	060a      	lsls	r2, r1, #24
 8041cac:	d50b      	bpl.n	8041cc6 <_printf_i+0x162>
 8041cae:	07ca      	lsls	r2, r1, #31
 8041cb0:	bf44      	itt	mi
 8041cb2:	f041 0120 	orrmi.w	r1, r1, #32
 8041cb6:	6021      	strmi	r1, [r4, #0]
 8041cb8:	b91b      	cbnz	r3, 8041cc2 <_printf_i+0x15e>
 8041cba:	6822      	ldr	r2, [r4, #0]
 8041cbc:	f022 0220 	bic.w	r2, r2, #32
 8041cc0:	6022      	str	r2, [r4, #0]
 8041cc2:	2210      	movs	r2, #16
 8041cc4:	e7b7      	b.n	8041c36 <_printf_i+0xd2>
 8041cc6:	064d      	lsls	r5, r1, #25
 8041cc8:	bf48      	it	mi
 8041cca:	b29b      	uxthmi	r3, r3
 8041ccc:	e7ef      	b.n	8041cae <_printf_i+0x14a>
 8041cce:	4665      	mov	r5, ip
 8041cd0:	fbb3 f1f2 	udiv	r1, r3, r2
 8041cd4:	fb02 3311 	mls	r3, r2, r1, r3
 8041cd8:	5cc3      	ldrb	r3, [r0, r3]
 8041cda:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8041cde:	460b      	mov	r3, r1
 8041ce0:	2900      	cmp	r1, #0
 8041ce2:	d1f5      	bne.n	8041cd0 <_printf_i+0x16c>
 8041ce4:	e7b9      	b.n	8041c5a <_printf_i+0xf6>
 8041ce6:	6813      	ldr	r3, [r2, #0]
 8041ce8:	6825      	ldr	r5, [r4, #0]
 8041cea:	6961      	ldr	r1, [r4, #20]
 8041cec:	1d18      	adds	r0, r3, #4
 8041cee:	6010      	str	r0, [r2, #0]
 8041cf0:	0628      	lsls	r0, r5, #24
 8041cf2:	681b      	ldr	r3, [r3, #0]
 8041cf4:	d501      	bpl.n	8041cfa <_printf_i+0x196>
 8041cf6:	6019      	str	r1, [r3, #0]
 8041cf8:	e002      	b.n	8041d00 <_printf_i+0x19c>
 8041cfa:	066a      	lsls	r2, r5, #25
 8041cfc:	d5fb      	bpl.n	8041cf6 <_printf_i+0x192>
 8041cfe:	8019      	strh	r1, [r3, #0]
 8041d00:	2300      	movs	r3, #0
 8041d02:	6123      	str	r3, [r4, #16]
 8041d04:	4665      	mov	r5, ip
 8041d06:	e7b9      	b.n	8041c7c <_printf_i+0x118>
 8041d08:	6813      	ldr	r3, [r2, #0]
 8041d0a:	1d19      	adds	r1, r3, #4
 8041d0c:	6011      	str	r1, [r2, #0]
 8041d0e:	681d      	ldr	r5, [r3, #0]
 8041d10:	6862      	ldr	r2, [r4, #4]
 8041d12:	2100      	movs	r1, #0
 8041d14:	4628      	mov	r0, r5
 8041d16:	f7de fa9b 	bl	8020250 <memchr>
 8041d1a:	b108      	cbz	r0, 8041d20 <_printf_i+0x1bc>
 8041d1c:	1b40      	subs	r0, r0, r5
 8041d1e:	6060      	str	r0, [r4, #4]
 8041d20:	6863      	ldr	r3, [r4, #4]
 8041d22:	6123      	str	r3, [r4, #16]
 8041d24:	2300      	movs	r3, #0
 8041d26:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8041d2a:	e7a7      	b.n	8041c7c <_printf_i+0x118>
 8041d2c:	6923      	ldr	r3, [r4, #16]
 8041d2e:	462a      	mov	r2, r5
 8041d30:	4639      	mov	r1, r7
 8041d32:	4630      	mov	r0, r6
 8041d34:	47c0      	blx	r8
 8041d36:	3001      	adds	r0, #1
 8041d38:	d0aa      	beq.n	8041c90 <_printf_i+0x12c>
 8041d3a:	6823      	ldr	r3, [r4, #0]
 8041d3c:	079b      	lsls	r3, r3, #30
 8041d3e:	d413      	bmi.n	8041d68 <_printf_i+0x204>
 8041d40:	68e0      	ldr	r0, [r4, #12]
 8041d42:	9b03      	ldr	r3, [sp, #12]
 8041d44:	4298      	cmp	r0, r3
 8041d46:	bfb8      	it	lt
 8041d48:	4618      	movlt	r0, r3
 8041d4a:	e7a3      	b.n	8041c94 <_printf_i+0x130>
 8041d4c:	2301      	movs	r3, #1
 8041d4e:	464a      	mov	r2, r9
 8041d50:	4639      	mov	r1, r7
 8041d52:	4630      	mov	r0, r6
 8041d54:	47c0      	blx	r8
 8041d56:	3001      	adds	r0, #1
 8041d58:	d09a      	beq.n	8041c90 <_printf_i+0x12c>
 8041d5a:	3501      	adds	r5, #1
 8041d5c:	68e3      	ldr	r3, [r4, #12]
 8041d5e:	9a03      	ldr	r2, [sp, #12]
 8041d60:	1a9b      	subs	r3, r3, r2
 8041d62:	42ab      	cmp	r3, r5
 8041d64:	dcf2      	bgt.n	8041d4c <_printf_i+0x1e8>
 8041d66:	e7eb      	b.n	8041d40 <_printf_i+0x1dc>
 8041d68:	2500      	movs	r5, #0
 8041d6a:	f104 0919 	add.w	r9, r4, #25
 8041d6e:	e7f5      	b.n	8041d5c <_printf_i+0x1f8>
 8041d70:	2b00      	cmp	r3, #0
 8041d72:	d1ac      	bne.n	8041cce <_printf_i+0x16a>
 8041d74:	7803      	ldrb	r3, [r0, #0]
 8041d76:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8041d7a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8041d7e:	e76c      	b.n	8041c5a <_printf_i+0xf6>
 8041d80:	080565d5 	.word	0x080565d5
 8041d84:	080565e6 	.word	0x080565e6

08041d88 <_sbrk_r>:
 8041d88:	b538      	push	{r3, r4, r5, lr}
 8041d8a:	4c06      	ldr	r4, [pc, #24]	; (8041da4 <_sbrk_r+0x1c>)
 8041d8c:	2300      	movs	r3, #0
 8041d8e:	4605      	mov	r5, r0
 8041d90:	4608      	mov	r0, r1
 8041d92:	6023      	str	r3, [r4, #0]
 8041d94:	f7ea f9f0 	bl	802c178 <_sbrk>
 8041d98:	1c43      	adds	r3, r0, #1
 8041d9a:	d102      	bne.n	8041da2 <_sbrk_r+0x1a>
 8041d9c:	6823      	ldr	r3, [r4, #0]
 8041d9e:	b103      	cbz	r3, 8041da2 <_sbrk_r+0x1a>
 8041da0:	602b      	str	r3, [r5, #0]
 8041da2:	bd38      	pop	{r3, r4, r5, pc}
 8041da4:	200090e8 	.word	0x200090e8

08041da8 <nanf>:
 8041da8:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8041db0 <nanf+0x8>
 8041dac:	4770      	bx	lr
 8041dae:	bf00      	nop
 8041db0:	7fc00000 	.word	0x7fc00000

08041db4 <__ascii_wctomb>:
 8041db4:	b149      	cbz	r1, 8041dca <__ascii_wctomb+0x16>
 8041db6:	2aff      	cmp	r2, #255	; 0xff
 8041db8:	bf85      	ittet	hi
 8041dba:	238a      	movhi	r3, #138	; 0x8a
 8041dbc:	6003      	strhi	r3, [r0, #0]
 8041dbe:	700a      	strbls	r2, [r1, #0]
 8041dc0:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8041dc4:	bf98      	it	ls
 8041dc6:	2001      	movls	r0, #1
 8041dc8:	4770      	bx	lr
 8041dca:	4608      	mov	r0, r1
 8041dcc:	4770      	bx	lr
	...

08041dd0 <malloc>:
 8041dd0:	4b02      	ldr	r3, [pc, #8]	; (8041ddc <malloc+0xc>)
 8041dd2:	4601      	mov	r1, r0
 8041dd4:	6818      	ldr	r0, [r3, #0]
 8041dd6:	f7ff bca3 	b.w	8041720 <_malloc_r>
 8041dda:	bf00      	nop
 8041ddc:	200002c4 	.word	0x200002c4

08041de0 <memmove>:
 8041de0:	4288      	cmp	r0, r1
 8041de2:	b510      	push	{r4, lr}
 8041de4:	eb01 0302 	add.w	r3, r1, r2
 8041de8:	d807      	bhi.n	8041dfa <memmove+0x1a>
 8041dea:	1e42      	subs	r2, r0, #1
 8041dec:	4299      	cmp	r1, r3
 8041dee:	d00a      	beq.n	8041e06 <memmove+0x26>
 8041df0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8041df4:	f802 4f01 	strb.w	r4, [r2, #1]!
 8041df8:	e7f8      	b.n	8041dec <memmove+0xc>
 8041dfa:	4283      	cmp	r3, r0
 8041dfc:	d9f5      	bls.n	8041dea <memmove+0xa>
 8041dfe:	1881      	adds	r1, r0, r2
 8041e00:	1ad2      	subs	r2, r2, r3
 8041e02:	42d3      	cmn	r3, r2
 8041e04:	d100      	bne.n	8041e08 <memmove+0x28>
 8041e06:	bd10      	pop	{r4, pc}
 8041e08:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8041e0c:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8041e10:	e7f7      	b.n	8041e02 <memmove+0x22>

08041e12 <__malloc_lock>:
 8041e12:	4770      	bx	lr

08041e14 <__malloc_unlock>:
 8041e14:	4770      	bx	lr
	...

08041e18 <_free_r>:
 8041e18:	b538      	push	{r3, r4, r5, lr}
 8041e1a:	4605      	mov	r5, r0
 8041e1c:	2900      	cmp	r1, #0
 8041e1e:	d045      	beq.n	8041eac <_free_r+0x94>
 8041e20:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8041e24:	1f0c      	subs	r4, r1, #4
 8041e26:	2b00      	cmp	r3, #0
 8041e28:	bfb8      	it	lt
 8041e2a:	18e4      	addlt	r4, r4, r3
 8041e2c:	f7ff fff1 	bl	8041e12 <__malloc_lock>
 8041e30:	4a1f      	ldr	r2, [pc, #124]	; (8041eb0 <_free_r+0x98>)
 8041e32:	6813      	ldr	r3, [r2, #0]
 8041e34:	4610      	mov	r0, r2
 8041e36:	b933      	cbnz	r3, 8041e46 <_free_r+0x2e>
 8041e38:	6063      	str	r3, [r4, #4]
 8041e3a:	6014      	str	r4, [r2, #0]
 8041e3c:	4628      	mov	r0, r5
 8041e3e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8041e42:	f7ff bfe7 	b.w	8041e14 <__malloc_unlock>
 8041e46:	42a3      	cmp	r3, r4
 8041e48:	d90c      	bls.n	8041e64 <_free_r+0x4c>
 8041e4a:	6821      	ldr	r1, [r4, #0]
 8041e4c:	1862      	adds	r2, r4, r1
 8041e4e:	4293      	cmp	r3, r2
 8041e50:	bf04      	itt	eq
 8041e52:	681a      	ldreq	r2, [r3, #0]
 8041e54:	685b      	ldreq	r3, [r3, #4]
 8041e56:	6063      	str	r3, [r4, #4]
 8041e58:	bf04      	itt	eq
 8041e5a:	1852      	addeq	r2, r2, r1
 8041e5c:	6022      	streq	r2, [r4, #0]
 8041e5e:	6004      	str	r4, [r0, #0]
 8041e60:	e7ec      	b.n	8041e3c <_free_r+0x24>
 8041e62:	4613      	mov	r3, r2
 8041e64:	685a      	ldr	r2, [r3, #4]
 8041e66:	b10a      	cbz	r2, 8041e6c <_free_r+0x54>
 8041e68:	42a2      	cmp	r2, r4
 8041e6a:	d9fa      	bls.n	8041e62 <_free_r+0x4a>
 8041e6c:	6819      	ldr	r1, [r3, #0]
 8041e6e:	1858      	adds	r0, r3, r1
 8041e70:	42a0      	cmp	r0, r4
 8041e72:	d10b      	bne.n	8041e8c <_free_r+0x74>
 8041e74:	6820      	ldr	r0, [r4, #0]
 8041e76:	4401      	add	r1, r0
 8041e78:	1858      	adds	r0, r3, r1
 8041e7a:	4282      	cmp	r2, r0
 8041e7c:	6019      	str	r1, [r3, #0]
 8041e7e:	d1dd      	bne.n	8041e3c <_free_r+0x24>
 8041e80:	6810      	ldr	r0, [r2, #0]
 8041e82:	6852      	ldr	r2, [r2, #4]
 8041e84:	605a      	str	r2, [r3, #4]
 8041e86:	4401      	add	r1, r0
 8041e88:	6019      	str	r1, [r3, #0]
 8041e8a:	e7d7      	b.n	8041e3c <_free_r+0x24>
 8041e8c:	d902      	bls.n	8041e94 <_free_r+0x7c>
 8041e8e:	230c      	movs	r3, #12
 8041e90:	602b      	str	r3, [r5, #0]
 8041e92:	e7d3      	b.n	8041e3c <_free_r+0x24>
 8041e94:	6820      	ldr	r0, [r4, #0]
 8041e96:	1821      	adds	r1, r4, r0
 8041e98:	428a      	cmp	r2, r1
 8041e9a:	bf04      	itt	eq
 8041e9c:	6811      	ldreq	r1, [r2, #0]
 8041e9e:	6852      	ldreq	r2, [r2, #4]
 8041ea0:	6062      	str	r2, [r4, #4]
 8041ea2:	bf04      	itt	eq
 8041ea4:	1809      	addeq	r1, r1, r0
 8041ea6:	6021      	streq	r1, [r4, #0]
 8041ea8:	605c      	str	r4, [r3, #4]
 8041eaa:	e7c7      	b.n	8041e3c <_free_r+0x24>
 8041eac:	bd38      	pop	{r3, r4, r5, pc}
 8041eae:	bf00      	nop
 8041eb0:	20008060 	.word	0x20008060

08041eb4 <_realloc_r>:
 8041eb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8041eb6:	4607      	mov	r7, r0
 8041eb8:	4614      	mov	r4, r2
 8041eba:	460e      	mov	r6, r1
 8041ebc:	b921      	cbnz	r1, 8041ec8 <_realloc_r+0x14>
 8041ebe:	4611      	mov	r1, r2
 8041ec0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8041ec4:	f7ff bc2c 	b.w	8041720 <_malloc_r>
 8041ec8:	b922      	cbnz	r2, 8041ed4 <_realloc_r+0x20>
 8041eca:	f7ff ffa5 	bl	8041e18 <_free_r>
 8041ece:	4625      	mov	r5, r4
 8041ed0:	4628      	mov	r0, r5
 8041ed2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8041ed4:	f000 f814 	bl	8041f00 <_malloc_usable_size_r>
 8041ed8:	42a0      	cmp	r0, r4
 8041eda:	d20f      	bcs.n	8041efc <_realloc_r+0x48>
 8041edc:	4621      	mov	r1, r4
 8041ede:	4638      	mov	r0, r7
 8041ee0:	f7ff fc1e 	bl	8041720 <_malloc_r>
 8041ee4:	4605      	mov	r5, r0
 8041ee6:	2800      	cmp	r0, #0
 8041ee8:	d0f2      	beq.n	8041ed0 <_realloc_r+0x1c>
 8041eea:	4631      	mov	r1, r6
 8041eec:	4622      	mov	r2, r4
 8041eee:	f7fd fe0c 	bl	803fb0a <memcpy>
 8041ef2:	4631      	mov	r1, r6
 8041ef4:	4638      	mov	r0, r7
 8041ef6:	f7ff ff8f 	bl	8041e18 <_free_r>
 8041efa:	e7e9      	b.n	8041ed0 <_realloc_r+0x1c>
 8041efc:	4635      	mov	r5, r6
 8041efe:	e7e7      	b.n	8041ed0 <_realloc_r+0x1c>

08041f00 <_malloc_usable_size_r>:
 8041f00:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8041f04:	1f18      	subs	r0, r3, #4
 8041f06:	2b00      	cmp	r3, #0
 8041f08:	bfbc      	itt	lt
 8041f0a:	580b      	ldrlt	r3, [r1, r0]
 8041f0c:	18c0      	addlt	r0, r0, r3
 8041f0e:	4770      	bx	lr

08041f10 <log10>:
 8041f10:	b5f0      	push	{r4, r5, r6, r7, lr}
 8041f12:	ed2d 8b02 	vpush	{d8}
 8041f16:	b08b      	sub	sp, #44	; 0x2c
 8041f18:	ec55 4b10 	vmov	r4, r5, d0
 8041f1c:	f000 fa44 	bl	80423a8 <__ieee754_log10>
 8041f20:	4b36      	ldr	r3, [pc, #216]	; (8041ffc <log10+0xec>)
 8041f22:	eeb0 8a40 	vmov.f32	s16, s0
 8041f26:	eef0 8a60 	vmov.f32	s17, s1
 8041f2a:	f993 6000 	ldrsb.w	r6, [r3]
 8041f2e:	1c73      	adds	r3, r6, #1
 8041f30:	d05c      	beq.n	8041fec <log10+0xdc>
 8041f32:	4622      	mov	r2, r4
 8041f34:	462b      	mov	r3, r5
 8041f36:	4620      	mov	r0, r4
 8041f38:	4629      	mov	r1, r5
 8041f3a:	f7de fe2f 	bl	8020b9c <__aeabi_dcmpun>
 8041f3e:	4607      	mov	r7, r0
 8041f40:	2800      	cmp	r0, #0
 8041f42:	d153      	bne.n	8041fec <log10+0xdc>
 8041f44:	2200      	movs	r2, #0
 8041f46:	2300      	movs	r3, #0
 8041f48:	4620      	mov	r0, r4
 8041f4a:	4629      	mov	r1, r5
 8041f4c:	f7de fe08 	bl	8020b60 <__aeabi_dcmple>
 8041f50:	2800      	cmp	r0, #0
 8041f52:	d04b      	beq.n	8041fec <log10+0xdc>
 8041f54:	4b2a      	ldr	r3, [pc, #168]	; (8042000 <log10+0xf0>)
 8041f56:	9301      	str	r3, [sp, #4]
 8041f58:	9708      	str	r7, [sp, #32]
 8041f5a:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8041f5e:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8041f62:	b9a6      	cbnz	r6, 8041f8e <log10+0x7e>
 8041f64:	4b27      	ldr	r3, [pc, #156]	; (8042004 <log10+0xf4>)
 8041f66:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8041f6a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8041f6e:	4620      	mov	r0, r4
 8041f70:	2200      	movs	r2, #0
 8041f72:	2300      	movs	r3, #0
 8041f74:	4629      	mov	r1, r5
 8041f76:	f7de fddf 	bl	8020b38 <__aeabi_dcmpeq>
 8041f7a:	bb40      	cbnz	r0, 8041fce <log10+0xbe>
 8041f7c:	2301      	movs	r3, #1
 8041f7e:	2e02      	cmp	r6, #2
 8041f80:	9300      	str	r3, [sp, #0]
 8041f82:	d119      	bne.n	8041fb8 <log10+0xa8>
 8041f84:	f7fd fd88 	bl	803fa98 <__errno>
 8041f88:	2321      	movs	r3, #33	; 0x21
 8041f8a:	6003      	str	r3, [r0, #0]
 8041f8c:	e019      	b.n	8041fc2 <log10+0xb2>
 8041f8e:	4b1e      	ldr	r3, [pc, #120]	; (8042008 <log10+0xf8>)
 8041f90:	2200      	movs	r2, #0
 8041f92:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8041f96:	4620      	mov	r0, r4
 8041f98:	2200      	movs	r2, #0
 8041f9a:	2300      	movs	r3, #0
 8041f9c:	4629      	mov	r1, r5
 8041f9e:	f7de fdcb 	bl	8020b38 <__aeabi_dcmpeq>
 8041fa2:	2800      	cmp	r0, #0
 8041fa4:	d0ea      	beq.n	8041f7c <log10+0x6c>
 8041fa6:	2302      	movs	r3, #2
 8041fa8:	429e      	cmp	r6, r3
 8041faa:	9300      	str	r3, [sp, #0]
 8041fac:	d111      	bne.n	8041fd2 <log10+0xc2>
 8041fae:	f7fd fd73 	bl	803fa98 <__errno>
 8041fb2:	2322      	movs	r3, #34	; 0x22
 8041fb4:	6003      	str	r3, [r0, #0]
 8041fb6:	e011      	b.n	8041fdc <log10+0xcc>
 8041fb8:	4668      	mov	r0, sp
 8041fba:	f001 f850 	bl	804305e <matherr>
 8041fbe:	2800      	cmp	r0, #0
 8041fc0:	d0e0      	beq.n	8041f84 <log10+0x74>
 8041fc2:	4812      	ldr	r0, [pc, #72]	; (804200c <log10+0xfc>)
 8041fc4:	f001 f850 	bl	8043068 <nan>
 8041fc8:	ed8d 0b06 	vstr	d0, [sp, #24]
 8041fcc:	e006      	b.n	8041fdc <log10+0xcc>
 8041fce:	2302      	movs	r3, #2
 8041fd0:	9300      	str	r3, [sp, #0]
 8041fd2:	4668      	mov	r0, sp
 8041fd4:	f001 f843 	bl	804305e <matherr>
 8041fd8:	2800      	cmp	r0, #0
 8041fda:	d0e8      	beq.n	8041fae <log10+0x9e>
 8041fdc:	9b08      	ldr	r3, [sp, #32]
 8041fde:	b11b      	cbz	r3, 8041fe8 <log10+0xd8>
 8041fe0:	f7fd fd5a 	bl	803fa98 <__errno>
 8041fe4:	9b08      	ldr	r3, [sp, #32]
 8041fe6:	6003      	str	r3, [r0, #0]
 8041fe8:	ed9d 8b06 	vldr	d8, [sp, #24]
 8041fec:	eeb0 0a48 	vmov.f32	s0, s16
 8041ff0:	eef0 0a68 	vmov.f32	s1, s17
 8041ff4:	b00b      	add	sp, #44	; 0x2c
 8041ff6:	ecbd 8b02 	vpop	{d8}
 8041ffa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8041ffc:	20000494 	.word	0x20000494
 8042000:	080566f8 	.word	0x080566f8
 8042004:	c7efffff 	.word	0xc7efffff
 8042008:	fff00000 	.word	0xfff00000
 804200c:	080565c9 	.word	0x080565c9

08042010 <pow>:
 8042010:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8042014:	ed2d 8b04 	vpush	{d8-d9}
 8042018:	f8df 92d0 	ldr.w	r9, [pc, #720]	; 80422ec <pow+0x2dc>
 804201c:	b08d      	sub	sp, #52	; 0x34
 804201e:	ec57 6b10 	vmov	r6, r7, d0
 8042022:	ec55 4b11 	vmov	r4, r5, d1
 8042026:	f000 fa4b 	bl	80424c0 <__ieee754_pow>
 804202a:	f999 3000 	ldrsb.w	r3, [r9]
 804202e:	9300      	str	r3, [sp, #0]
 8042030:	3301      	adds	r3, #1
 8042032:	eeb0 8a40 	vmov.f32	s16, s0
 8042036:	eef0 8a60 	vmov.f32	s17, s1
 804203a:	46c8      	mov	r8, r9
 804203c:	d05f      	beq.n	80420fe <pow+0xee>
 804203e:	4622      	mov	r2, r4
 8042040:	462b      	mov	r3, r5
 8042042:	4620      	mov	r0, r4
 8042044:	4629      	mov	r1, r5
 8042046:	f7de fda9 	bl	8020b9c <__aeabi_dcmpun>
 804204a:	4683      	mov	fp, r0
 804204c:	2800      	cmp	r0, #0
 804204e:	d156      	bne.n	80420fe <pow+0xee>
 8042050:	4632      	mov	r2, r6
 8042052:	463b      	mov	r3, r7
 8042054:	4630      	mov	r0, r6
 8042056:	4639      	mov	r1, r7
 8042058:	f7de fda0 	bl	8020b9c <__aeabi_dcmpun>
 804205c:	9001      	str	r0, [sp, #4]
 804205e:	b1e8      	cbz	r0, 804209c <pow+0x8c>
 8042060:	2200      	movs	r2, #0
 8042062:	2300      	movs	r3, #0
 8042064:	4620      	mov	r0, r4
 8042066:	4629      	mov	r1, r5
 8042068:	f7de fd66 	bl	8020b38 <__aeabi_dcmpeq>
 804206c:	2800      	cmp	r0, #0
 804206e:	d046      	beq.n	80420fe <pow+0xee>
 8042070:	2301      	movs	r3, #1
 8042072:	9302      	str	r3, [sp, #8]
 8042074:	4b96      	ldr	r3, [pc, #600]	; (80422d0 <pow+0x2c0>)
 8042076:	9303      	str	r3, [sp, #12]
 8042078:	4b96      	ldr	r3, [pc, #600]	; (80422d4 <pow+0x2c4>)
 804207a:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 804207e:	2200      	movs	r2, #0
 8042080:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8042084:	9b00      	ldr	r3, [sp, #0]
 8042086:	2b02      	cmp	r3, #2
 8042088:	e9cd 6704 	strd	r6, r7, [sp, #16]
 804208c:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8042090:	d033      	beq.n	80420fa <pow+0xea>
 8042092:	a802      	add	r0, sp, #8
 8042094:	f000 ffe3 	bl	804305e <matherr>
 8042098:	bb48      	cbnz	r0, 80420ee <pow+0xde>
 804209a:	e05d      	b.n	8042158 <pow+0x148>
 804209c:	f04f 0a00 	mov.w	sl, #0
 80420a0:	f04f 0b00 	mov.w	fp, #0
 80420a4:	4652      	mov	r2, sl
 80420a6:	465b      	mov	r3, fp
 80420a8:	4630      	mov	r0, r6
 80420aa:	4639      	mov	r1, r7
 80420ac:	f7de fd44 	bl	8020b38 <__aeabi_dcmpeq>
 80420b0:	ec4b ab19 	vmov	d9, sl, fp
 80420b4:	2800      	cmp	r0, #0
 80420b6:	d054      	beq.n	8042162 <pow+0x152>
 80420b8:	4652      	mov	r2, sl
 80420ba:	465b      	mov	r3, fp
 80420bc:	4620      	mov	r0, r4
 80420be:	4629      	mov	r1, r5
 80420c0:	f7de fd3a 	bl	8020b38 <__aeabi_dcmpeq>
 80420c4:	4680      	mov	r8, r0
 80420c6:	b318      	cbz	r0, 8042110 <pow+0x100>
 80420c8:	2301      	movs	r3, #1
 80420ca:	9302      	str	r3, [sp, #8]
 80420cc:	4b80      	ldr	r3, [pc, #512]	; (80422d0 <pow+0x2c0>)
 80420ce:	9303      	str	r3, [sp, #12]
 80420d0:	9b01      	ldr	r3, [sp, #4]
 80420d2:	930a      	str	r3, [sp, #40]	; 0x28
 80420d4:	9b00      	ldr	r3, [sp, #0]
 80420d6:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80420da:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80420de:	e9cd ab08 	strd	sl, fp, [sp, #32]
 80420e2:	2b00      	cmp	r3, #0
 80420e4:	d0d5      	beq.n	8042092 <pow+0x82>
 80420e6:	4b7b      	ldr	r3, [pc, #492]	; (80422d4 <pow+0x2c4>)
 80420e8:	2200      	movs	r2, #0
 80420ea:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80420ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80420f0:	b11b      	cbz	r3, 80420fa <pow+0xea>
 80420f2:	f7fd fcd1 	bl	803fa98 <__errno>
 80420f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80420f8:	6003      	str	r3, [r0, #0]
 80420fa:	ed9d 8b08 	vldr	d8, [sp, #32]
 80420fe:	eeb0 0a48 	vmov.f32	s0, s16
 8042102:	eef0 0a68 	vmov.f32	s1, s17
 8042106:	b00d      	add	sp, #52	; 0x34
 8042108:	ecbd 8b04 	vpop	{d8-d9}
 804210c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8042110:	ec45 4b10 	vmov	d0, r4, r5
 8042114:	f000 ff9b 	bl	804304e <finite>
 8042118:	2800      	cmp	r0, #0
 804211a:	d0f0      	beq.n	80420fe <pow+0xee>
 804211c:	4652      	mov	r2, sl
 804211e:	465b      	mov	r3, fp
 8042120:	4620      	mov	r0, r4
 8042122:	4629      	mov	r1, r5
 8042124:	f7de fd12 	bl	8020b4c <__aeabi_dcmplt>
 8042128:	2800      	cmp	r0, #0
 804212a:	d0e8      	beq.n	80420fe <pow+0xee>
 804212c:	2301      	movs	r3, #1
 804212e:	9302      	str	r3, [sp, #8]
 8042130:	4b67      	ldr	r3, [pc, #412]	; (80422d0 <pow+0x2c0>)
 8042132:	9303      	str	r3, [sp, #12]
 8042134:	f999 3000 	ldrsb.w	r3, [r9]
 8042138:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 804213c:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8042140:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8042144:	b913      	cbnz	r3, 804214c <pow+0x13c>
 8042146:	e9cd ab08 	strd	sl, fp, [sp, #32]
 804214a:	e7a2      	b.n	8042092 <pow+0x82>
 804214c:	4962      	ldr	r1, [pc, #392]	; (80422d8 <pow+0x2c8>)
 804214e:	2000      	movs	r0, #0
 8042150:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8042154:	2b02      	cmp	r3, #2
 8042156:	d19c      	bne.n	8042092 <pow+0x82>
 8042158:	f7fd fc9e 	bl	803fa98 <__errno>
 804215c:	2321      	movs	r3, #33	; 0x21
 804215e:	6003      	str	r3, [r0, #0]
 8042160:	e7c5      	b.n	80420ee <pow+0xde>
 8042162:	eeb0 0a48 	vmov.f32	s0, s16
 8042166:	eef0 0a68 	vmov.f32	s1, s17
 804216a:	f000 ff70 	bl	804304e <finite>
 804216e:	9000      	str	r0, [sp, #0]
 8042170:	2800      	cmp	r0, #0
 8042172:	f040 8081 	bne.w	8042278 <pow+0x268>
 8042176:	ec47 6b10 	vmov	d0, r6, r7
 804217a:	f000 ff68 	bl	804304e <finite>
 804217e:	2800      	cmp	r0, #0
 8042180:	d07a      	beq.n	8042278 <pow+0x268>
 8042182:	ec45 4b10 	vmov	d0, r4, r5
 8042186:	f000 ff62 	bl	804304e <finite>
 804218a:	2800      	cmp	r0, #0
 804218c:	d074      	beq.n	8042278 <pow+0x268>
 804218e:	ec53 2b18 	vmov	r2, r3, d8
 8042192:	ee18 0a10 	vmov	r0, s16
 8042196:	4619      	mov	r1, r3
 8042198:	f7de fd00 	bl	8020b9c <__aeabi_dcmpun>
 804219c:	f999 9000 	ldrsb.w	r9, [r9]
 80421a0:	4b4b      	ldr	r3, [pc, #300]	; (80422d0 <pow+0x2c0>)
 80421a2:	b1b0      	cbz	r0, 80421d2 <pow+0x1c2>
 80421a4:	2201      	movs	r2, #1
 80421a6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80421aa:	9b00      	ldr	r3, [sp, #0]
 80421ac:	930a      	str	r3, [sp, #40]	; 0x28
 80421ae:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80421b2:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80421b6:	f1b9 0f00 	cmp.w	r9, #0
 80421ba:	d0c4      	beq.n	8042146 <pow+0x136>
 80421bc:	4652      	mov	r2, sl
 80421be:	465b      	mov	r3, fp
 80421c0:	4650      	mov	r0, sl
 80421c2:	4659      	mov	r1, fp
 80421c4:	f7de fb7a 	bl	80208bc <__aeabi_ddiv>
 80421c8:	f1b9 0f02 	cmp.w	r9, #2
 80421cc:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80421d0:	e7c1      	b.n	8042156 <pow+0x146>
 80421d2:	2203      	movs	r2, #3
 80421d4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80421d8:	900a      	str	r0, [sp, #40]	; 0x28
 80421da:	4629      	mov	r1, r5
 80421dc:	4620      	mov	r0, r4
 80421de:	2200      	movs	r2, #0
 80421e0:	4b3e      	ldr	r3, [pc, #248]	; (80422dc <pow+0x2cc>)
 80421e2:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80421e6:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80421ea:	f7de fa3d 	bl	8020668 <__aeabi_dmul>
 80421ee:	4604      	mov	r4, r0
 80421f0:	460d      	mov	r5, r1
 80421f2:	f1b9 0f00 	cmp.w	r9, #0
 80421f6:	d124      	bne.n	8042242 <pow+0x232>
 80421f8:	4b39      	ldr	r3, [pc, #228]	; (80422e0 <pow+0x2d0>)
 80421fa:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 80421fe:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8042202:	4630      	mov	r0, r6
 8042204:	4652      	mov	r2, sl
 8042206:	465b      	mov	r3, fp
 8042208:	4639      	mov	r1, r7
 804220a:	f7de fc9f 	bl	8020b4c <__aeabi_dcmplt>
 804220e:	2800      	cmp	r0, #0
 8042210:	d056      	beq.n	80422c0 <pow+0x2b0>
 8042212:	ec45 4b10 	vmov	d0, r4, r5
 8042216:	f000 ff2f 	bl	8043078 <rint>
 804221a:	4622      	mov	r2, r4
 804221c:	462b      	mov	r3, r5
 804221e:	ec51 0b10 	vmov	r0, r1, d0
 8042222:	f7de fc89 	bl	8020b38 <__aeabi_dcmpeq>
 8042226:	b920      	cbnz	r0, 8042232 <pow+0x222>
 8042228:	4b2e      	ldr	r3, [pc, #184]	; (80422e4 <pow+0x2d4>)
 804222a:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 804222e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8042232:	f998 3000 	ldrsb.w	r3, [r8]
 8042236:	2b02      	cmp	r3, #2
 8042238:	d142      	bne.n	80422c0 <pow+0x2b0>
 804223a:	f7fd fc2d 	bl	803fa98 <__errno>
 804223e:	2322      	movs	r3, #34	; 0x22
 8042240:	e78d      	b.n	804215e <pow+0x14e>
 8042242:	4b29      	ldr	r3, [pc, #164]	; (80422e8 <pow+0x2d8>)
 8042244:	2200      	movs	r2, #0
 8042246:	e9cd 2308 	strd	r2, r3, [sp, #32]
 804224a:	4630      	mov	r0, r6
 804224c:	4652      	mov	r2, sl
 804224e:	465b      	mov	r3, fp
 8042250:	4639      	mov	r1, r7
 8042252:	f7de fc7b 	bl	8020b4c <__aeabi_dcmplt>
 8042256:	2800      	cmp	r0, #0
 8042258:	d0eb      	beq.n	8042232 <pow+0x222>
 804225a:	ec45 4b10 	vmov	d0, r4, r5
 804225e:	f000 ff0b 	bl	8043078 <rint>
 8042262:	4622      	mov	r2, r4
 8042264:	462b      	mov	r3, r5
 8042266:	ec51 0b10 	vmov	r0, r1, d0
 804226a:	f7de fc65 	bl	8020b38 <__aeabi_dcmpeq>
 804226e:	2800      	cmp	r0, #0
 8042270:	d1df      	bne.n	8042232 <pow+0x222>
 8042272:	2200      	movs	r2, #0
 8042274:	4b18      	ldr	r3, [pc, #96]	; (80422d8 <pow+0x2c8>)
 8042276:	e7da      	b.n	804222e <pow+0x21e>
 8042278:	2200      	movs	r2, #0
 804227a:	2300      	movs	r3, #0
 804227c:	ec51 0b18 	vmov	r0, r1, d8
 8042280:	f7de fc5a 	bl	8020b38 <__aeabi_dcmpeq>
 8042284:	2800      	cmp	r0, #0
 8042286:	f43f af3a 	beq.w	80420fe <pow+0xee>
 804228a:	ec47 6b10 	vmov	d0, r6, r7
 804228e:	f000 fede 	bl	804304e <finite>
 8042292:	2800      	cmp	r0, #0
 8042294:	f43f af33 	beq.w	80420fe <pow+0xee>
 8042298:	ec45 4b10 	vmov	d0, r4, r5
 804229c:	f000 fed7 	bl	804304e <finite>
 80422a0:	2800      	cmp	r0, #0
 80422a2:	f43f af2c 	beq.w	80420fe <pow+0xee>
 80422a6:	2304      	movs	r3, #4
 80422a8:	9302      	str	r3, [sp, #8]
 80422aa:	4b09      	ldr	r3, [pc, #36]	; (80422d0 <pow+0x2c0>)
 80422ac:	9303      	str	r3, [sp, #12]
 80422ae:	2300      	movs	r3, #0
 80422b0:	930a      	str	r3, [sp, #40]	; 0x28
 80422b2:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80422b6:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80422ba:	ed8d 9b08 	vstr	d9, [sp, #32]
 80422be:	e7b8      	b.n	8042232 <pow+0x222>
 80422c0:	a802      	add	r0, sp, #8
 80422c2:	f000 fecc 	bl	804305e <matherr>
 80422c6:	2800      	cmp	r0, #0
 80422c8:	f47f af11 	bne.w	80420ee <pow+0xde>
 80422cc:	e7b5      	b.n	804223a <pow+0x22a>
 80422ce:	bf00      	nop
 80422d0:	080566fe 	.word	0x080566fe
 80422d4:	3ff00000 	.word	0x3ff00000
 80422d8:	fff00000 	.word	0xfff00000
 80422dc:	3fe00000 	.word	0x3fe00000
 80422e0:	47efffff 	.word	0x47efffff
 80422e4:	c7efffff 	.word	0xc7efffff
 80422e8:	7ff00000 	.word	0x7ff00000
 80422ec:	20000494 	.word	0x20000494

080422f0 <sqrt>:
 80422f0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80422f4:	ed2d 8b02 	vpush	{d8}
 80422f8:	b08b      	sub	sp, #44	; 0x2c
 80422fa:	ec55 4b10 	vmov	r4, r5, d0
 80422fe:	f000 fded 	bl	8042edc <__ieee754_sqrt>
 8042302:	4b26      	ldr	r3, [pc, #152]	; (804239c <sqrt+0xac>)
 8042304:	eeb0 8a40 	vmov.f32	s16, s0
 8042308:	eef0 8a60 	vmov.f32	s17, s1
 804230c:	f993 6000 	ldrsb.w	r6, [r3]
 8042310:	1c73      	adds	r3, r6, #1
 8042312:	d02a      	beq.n	804236a <sqrt+0x7a>
 8042314:	4622      	mov	r2, r4
 8042316:	462b      	mov	r3, r5
 8042318:	4620      	mov	r0, r4
 804231a:	4629      	mov	r1, r5
 804231c:	f7de fc3e 	bl	8020b9c <__aeabi_dcmpun>
 8042320:	4607      	mov	r7, r0
 8042322:	bb10      	cbnz	r0, 804236a <sqrt+0x7a>
 8042324:	f04f 0800 	mov.w	r8, #0
 8042328:	f04f 0900 	mov.w	r9, #0
 804232c:	4642      	mov	r2, r8
 804232e:	464b      	mov	r3, r9
 8042330:	4620      	mov	r0, r4
 8042332:	4629      	mov	r1, r5
 8042334:	f7de fc0a 	bl	8020b4c <__aeabi_dcmplt>
 8042338:	b1b8      	cbz	r0, 804236a <sqrt+0x7a>
 804233a:	2301      	movs	r3, #1
 804233c:	9300      	str	r3, [sp, #0]
 804233e:	4b18      	ldr	r3, [pc, #96]	; (80423a0 <sqrt+0xb0>)
 8042340:	9301      	str	r3, [sp, #4]
 8042342:	9708      	str	r7, [sp, #32]
 8042344:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8042348:	e9cd 4502 	strd	r4, r5, [sp, #8]
 804234c:	b9b6      	cbnz	r6, 804237c <sqrt+0x8c>
 804234e:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8042352:	4668      	mov	r0, sp
 8042354:	f000 fe83 	bl	804305e <matherr>
 8042358:	b1d0      	cbz	r0, 8042390 <sqrt+0xa0>
 804235a:	9b08      	ldr	r3, [sp, #32]
 804235c:	b11b      	cbz	r3, 8042366 <sqrt+0x76>
 804235e:	f7fd fb9b 	bl	803fa98 <__errno>
 8042362:	9b08      	ldr	r3, [sp, #32]
 8042364:	6003      	str	r3, [r0, #0]
 8042366:	ed9d 8b06 	vldr	d8, [sp, #24]
 804236a:	eeb0 0a48 	vmov.f32	s0, s16
 804236e:	eef0 0a68 	vmov.f32	s1, s17
 8042372:	b00b      	add	sp, #44	; 0x2c
 8042374:	ecbd 8b02 	vpop	{d8}
 8042378:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 804237c:	4642      	mov	r2, r8
 804237e:	464b      	mov	r3, r9
 8042380:	4640      	mov	r0, r8
 8042382:	4649      	mov	r1, r9
 8042384:	f7de fa9a 	bl	80208bc <__aeabi_ddiv>
 8042388:	2e02      	cmp	r6, #2
 804238a:	e9cd 0106 	strd	r0, r1, [sp, #24]
 804238e:	d1e0      	bne.n	8042352 <sqrt+0x62>
 8042390:	f7fd fb82 	bl	803fa98 <__errno>
 8042394:	2321      	movs	r3, #33	; 0x21
 8042396:	6003      	str	r3, [r0, #0]
 8042398:	e7df      	b.n	804235a <sqrt+0x6a>
 804239a:	bf00      	nop
 804239c:	20000494 	.word	0x20000494
 80423a0:	08056702 	.word	0x08056702
 80423a4:	00000000 	.word	0x00000000

080423a8 <__ieee754_log10>:
 80423a8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80423ac:	ec55 4b10 	vmov	r4, r5, d0
 80423b0:	f5b5 1f80 	cmp.w	r5, #1048576	; 0x100000
 80423b4:	462b      	mov	r3, r5
 80423b6:	da2f      	bge.n	8042418 <__ieee754_log10+0x70>
 80423b8:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
 80423bc:	4322      	orrs	r2, r4
 80423be:	d10a      	bne.n	80423d6 <__ieee754_log10+0x2e>
 80423c0:	493b      	ldr	r1, [pc, #236]	; (80424b0 <__ieee754_log10+0x108>)
 80423c2:	2200      	movs	r2, #0
 80423c4:	2300      	movs	r3, #0
 80423c6:	2000      	movs	r0, #0
 80423c8:	f7de fa78 	bl	80208bc <__aeabi_ddiv>
 80423cc:	ec41 0b10 	vmov	d0, r0, r1
 80423d0:	b003      	add	sp, #12
 80423d2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80423d6:	2d00      	cmp	r5, #0
 80423d8:	da08      	bge.n	80423ec <__ieee754_log10+0x44>
 80423da:	ee10 2a10 	vmov	r2, s0
 80423de:	4620      	mov	r0, r4
 80423e0:	4629      	mov	r1, r5
 80423e2:	f7dd ff89 	bl	80202f8 <__aeabi_dsub>
 80423e6:	2200      	movs	r2, #0
 80423e8:	2300      	movs	r3, #0
 80423ea:	e7ed      	b.n	80423c8 <__ieee754_log10+0x20>
 80423ec:	2200      	movs	r2, #0
 80423ee:	4b31      	ldr	r3, [pc, #196]	; (80424b4 <__ieee754_log10+0x10c>)
 80423f0:	4629      	mov	r1, r5
 80423f2:	ee10 0a10 	vmov	r0, s0
 80423f6:	f7de f937 	bl	8020668 <__aeabi_dmul>
 80423fa:	f06f 0235 	mvn.w	r2, #53	; 0x35
 80423fe:	4604      	mov	r4, r0
 8042400:	460d      	mov	r5, r1
 8042402:	460b      	mov	r3, r1
 8042404:	492c      	ldr	r1, [pc, #176]	; (80424b8 <__ieee754_log10+0x110>)
 8042406:	428b      	cmp	r3, r1
 8042408:	dd08      	ble.n	804241c <__ieee754_log10+0x74>
 804240a:	4622      	mov	r2, r4
 804240c:	462b      	mov	r3, r5
 804240e:	4620      	mov	r0, r4
 8042410:	4629      	mov	r1, r5
 8042412:	f7dd ff73 	bl	80202fc <__adddf3>
 8042416:	e7d9      	b.n	80423cc <__ieee754_log10+0x24>
 8042418:	2200      	movs	r2, #0
 804241a:	e7f3      	b.n	8042404 <__ieee754_log10+0x5c>
 804241c:	1518      	asrs	r0, r3, #20
 804241e:	f2a0 30ff 	subw	r0, r0, #1023	; 0x3ff
 8042422:	4410      	add	r0, r2
 8042424:	ea4f 79d0 	mov.w	r9, r0, lsr #31
 8042428:	4448      	add	r0, r9
 804242a:	f3c3 0813 	ubfx	r8, r3, #0, #20
 804242e:	f7de f8b1 	bl	8020594 <__aeabi_i2d>
 8042432:	f5c9 737f 	rsb	r3, r9, #1020	; 0x3fc
 8042436:	3303      	adds	r3, #3
 8042438:	ea48 5503 	orr.w	r5, r8, r3, lsl #20
 804243c:	ec45 4b10 	vmov	d0, r4, r5
 8042440:	4606      	mov	r6, r0
 8042442:	460f      	mov	r7, r1
 8042444:	f000 ff14 	bl	8043270 <__ieee754_log>
 8042448:	a313      	add	r3, pc, #76	; (adr r3, 8042498 <__ieee754_log10+0xf0>)
 804244a:	e9d3 2300 	ldrd	r2, r3, [r3]
 804244e:	4630      	mov	r0, r6
 8042450:	4639      	mov	r1, r7
 8042452:	ed8d 0b00 	vstr	d0, [sp]
 8042456:	f7de f907 	bl	8020668 <__aeabi_dmul>
 804245a:	ed9d 0b00 	vldr	d0, [sp]
 804245e:	4604      	mov	r4, r0
 8042460:	460d      	mov	r5, r1
 8042462:	a30f      	add	r3, pc, #60	; (adr r3, 80424a0 <__ieee754_log10+0xf8>)
 8042464:	e9d3 2300 	ldrd	r2, r3, [r3]
 8042468:	ec51 0b10 	vmov	r0, r1, d0
 804246c:	f7de f8fc 	bl	8020668 <__aeabi_dmul>
 8042470:	4602      	mov	r2, r0
 8042472:	460b      	mov	r3, r1
 8042474:	4620      	mov	r0, r4
 8042476:	4629      	mov	r1, r5
 8042478:	f7dd ff40 	bl	80202fc <__adddf3>
 804247c:	a30a      	add	r3, pc, #40	; (adr r3, 80424a8 <__ieee754_log10+0x100>)
 804247e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8042482:	4604      	mov	r4, r0
 8042484:	460d      	mov	r5, r1
 8042486:	4630      	mov	r0, r6
 8042488:	4639      	mov	r1, r7
 804248a:	f7de f8ed 	bl	8020668 <__aeabi_dmul>
 804248e:	4602      	mov	r2, r0
 8042490:	460b      	mov	r3, r1
 8042492:	4620      	mov	r0, r4
 8042494:	4629      	mov	r1, r5
 8042496:	e7bc      	b.n	8042412 <__ieee754_log10+0x6a>
 8042498:	11f12b36 	.word	0x11f12b36
 804249c:	3d59fef3 	.word	0x3d59fef3
 80424a0:	1526e50e 	.word	0x1526e50e
 80424a4:	3fdbcb7b 	.word	0x3fdbcb7b
 80424a8:	509f6000 	.word	0x509f6000
 80424ac:	3fd34413 	.word	0x3fd34413
 80424b0:	c3500000 	.word	0xc3500000
 80424b4:	43500000 	.word	0x43500000
 80424b8:	7fefffff 	.word	0x7fefffff
 80424bc:	00000000 	.word	0x00000000

080424c0 <__ieee754_pow>:
 80424c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80424c4:	b091      	sub	sp, #68	; 0x44
 80424c6:	ed8d 1b00 	vstr	d1, [sp]
 80424ca:	e9dd 2900 	ldrd	r2, r9, [sp]
 80424ce:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 80424d2:	ea58 0302 	orrs.w	r3, r8, r2
 80424d6:	ec57 6b10 	vmov	r6, r7, d0
 80424da:	f000 84be 	beq.w	8042e5a <__ieee754_pow+0x99a>
 80424de:	4b7a      	ldr	r3, [pc, #488]	; (80426c8 <__ieee754_pow+0x208>)
 80424e0:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 80424e4:	429c      	cmp	r4, r3
 80424e6:	463d      	mov	r5, r7
 80424e8:	ee10 aa10 	vmov	sl, s0
 80424ec:	dc09      	bgt.n	8042502 <__ieee754_pow+0x42>
 80424ee:	d103      	bne.n	80424f8 <__ieee754_pow+0x38>
 80424f0:	b93e      	cbnz	r6, 8042502 <__ieee754_pow+0x42>
 80424f2:	45a0      	cmp	r8, r4
 80424f4:	dc0d      	bgt.n	8042512 <__ieee754_pow+0x52>
 80424f6:	e001      	b.n	80424fc <__ieee754_pow+0x3c>
 80424f8:	4598      	cmp	r8, r3
 80424fa:	dc02      	bgt.n	8042502 <__ieee754_pow+0x42>
 80424fc:	4598      	cmp	r8, r3
 80424fe:	d10e      	bne.n	804251e <__ieee754_pow+0x5e>
 8042500:	b16a      	cbz	r2, 804251e <__ieee754_pow+0x5e>
 8042502:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8042506:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 804250a:	ea54 030a 	orrs.w	r3, r4, sl
 804250e:	f000 84a4 	beq.w	8042e5a <__ieee754_pow+0x99a>
 8042512:	486e      	ldr	r0, [pc, #440]	; (80426cc <__ieee754_pow+0x20c>)
 8042514:	b011      	add	sp, #68	; 0x44
 8042516:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 804251a:	f000 bda5 	b.w	8043068 <nan>
 804251e:	2d00      	cmp	r5, #0
 8042520:	da53      	bge.n	80425ca <__ieee754_pow+0x10a>
 8042522:	4b6b      	ldr	r3, [pc, #428]	; (80426d0 <__ieee754_pow+0x210>)
 8042524:	4598      	cmp	r8, r3
 8042526:	dc4d      	bgt.n	80425c4 <__ieee754_pow+0x104>
 8042528:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 804252c:	4598      	cmp	r8, r3
 804252e:	dd4c      	ble.n	80425ca <__ieee754_pow+0x10a>
 8042530:	ea4f 5328 	mov.w	r3, r8, asr #20
 8042534:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8042538:	2b14      	cmp	r3, #20
 804253a:	dd26      	ble.n	804258a <__ieee754_pow+0xca>
 804253c:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8042540:	fa22 f103 	lsr.w	r1, r2, r3
 8042544:	fa01 f303 	lsl.w	r3, r1, r3
 8042548:	4293      	cmp	r3, r2
 804254a:	d13e      	bne.n	80425ca <__ieee754_pow+0x10a>
 804254c:	f001 0101 	and.w	r1, r1, #1
 8042550:	f1c1 0b02 	rsb	fp, r1, #2
 8042554:	2a00      	cmp	r2, #0
 8042556:	d15b      	bne.n	8042610 <__ieee754_pow+0x150>
 8042558:	4b5b      	ldr	r3, [pc, #364]	; (80426c8 <__ieee754_pow+0x208>)
 804255a:	4598      	cmp	r8, r3
 804255c:	d124      	bne.n	80425a8 <__ieee754_pow+0xe8>
 804255e:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8042562:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8042566:	ea53 030a 	orrs.w	r3, r3, sl
 804256a:	f000 8476 	beq.w	8042e5a <__ieee754_pow+0x99a>
 804256e:	4b59      	ldr	r3, [pc, #356]	; (80426d4 <__ieee754_pow+0x214>)
 8042570:	429c      	cmp	r4, r3
 8042572:	dd2d      	ble.n	80425d0 <__ieee754_pow+0x110>
 8042574:	f1b9 0f00 	cmp.w	r9, #0
 8042578:	f280 8473 	bge.w	8042e62 <__ieee754_pow+0x9a2>
 804257c:	2000      	movs	r0, #0
 804257e:	2100      	movs	r1, #0
 8042580:	ec41 0b10 	vmov	d0, r0, r1
 8042584:	b011      	add	sp, #68	; 0x44
 8042586:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 804258a:	2a00      	cmp	r2, #0
 804258c:	d13e      	bne.n	804260c <__ieee754_pow+0x14c>
 804258e:	f1c3 0314 	rsb	r3, r3, #20
 8042592:	fa48 f103 	asr.w	r1, r8, r3
 8042596:	fa01 f303 	lsl.w	r3, r1, r3
 804259a:	4543      	cmp	r3, r8
 804259c:	f040 8469 	bne.w	8042e72 <__ieee754_pow+0x9b2>
 80425a0:	f001 0101 	and.w	r1, r1, #1
 80425a4:	f1c1 0b02 	rsb	fp, r1, #2
 80425a8:	4b4b      	ldr	r3, [pc, #300]	; (80426d8 <__ieee754_pow+0x218>)
 80425aa:	4598      	cmp	r8, r3
 80425ac:	d118      	bne.n	80425e0 <__ieee754_pow+0x120>
 80425ae:	f1b9 0f00 	cmp.w	r9, #0
 80425b2:	f280 845a 	bge.w	8042e6a <__ieee754_pow+0x9aa>
 80425b6:	4948      	ldr	r1, [pc, #288]	; (80426d8 <__ieee754_pow+0x218>)
 80425b8:	4632      	mov	r2, r6
 80425ba:	463b      	mov	r3, r7
 80425bc:	2000      	movs	r0, #0
 80425be:	f7de f97d 	bl	80208bc <__aeabi_ddiv>
 80425c2:	e7dd      	b.n	8042580 <__ieee754_pow+0xc0>
 80425c4:	f04f 0b02 	mov.w	fp, #2
 80425c8:	e7c4      	b.n	8042554 <__ieee754_pow+0x94>
 80425ca:	f04f 0b00 	mov.w	fp, #0
 80425ce:	e7c1      	b.n	8042554 <__ieee754_pow+0x94>
 80425d0:	f1b9 0f00 	cmp.w	r9, #0
 80425d4:	dad2      	bge.n	804257c <__ieee754_pow+0xbc>
 80425d6:	e9dd 0300 	ldrd	r0, r3, [sp]
 80425da:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80425de:	e7cf      	b.n	8042580 <__ieee754_pow+0xc0>
 80425e0:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 80425e4:	d106      	bne.n	80425f4 <__ieee754_pow+0x134>
 80425e6:	4632      	mov	r2, r6
 80425e8:	463b      	mov	r3, r7
 80425ea:	4610      	mov	r0, r2
 80425ec:	4619      	mov	r1, r3
 80425ee:	f7de f83b 	bl	8020668 <__aeabi_dmul>
 80425f2:	e7c5      	b.n	8042580 <__ieee754_pow+0xc0>
 80425f4:	4b39      	ldr	r3, [pc, #228]	; (80426dc <__ieee754_pow+0x21c>)
 80425f6:	4599      	cmp	r9, r3
 80425f8:	d10a      	bne.n	8042610 <__ieee754_pow+0x150>
 80425fa:	2d00      	cmp	r5, #0
 80425fc:	db08      	blt.n	8042610 <__ieee754_pow+0x150>
 80425fe:	ec47 6b10 	vmov	d0, r6, r7
 8042602:	b011      	add	sp, #68	; 0x44
 8042604:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8042608:	f000 bc68 	b.w	8042edc <__ieee754_sqrt>
 804260c:	f04f 0b00 	mov.w	fp, #0
 8042610:	ec47 6b10 	vmov	d0, r6, r7
 8042614:	f000 fd12 	bl	804303c <fabs>
 8042618:	ec51 0b10 	vmov	r0, r1, d0
 804261c:	f1ba 0f00 	cmp.w	sl, #0
 8042620:	d127      	bne.n	8042672 <__ieee754_pow+0x1b2>
 8042622:	b124      	cbz	r4, 804262e <__ieee754_pow+0x16e>
 8042624:	4b2c      	ldr	r3, [pc, #176]	; (80426d8 <__ieee754_pow+0x218>)
 8042626:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 804262a:	429a      	cmp	r2, r3
 804262c:	d121      	bne.n	8042672 <__ieee754_pow+0x1b2>
 804262e:	f1b9 0f00 	cmp.w	r9, #0
 8042632:	da05      	bge.n	8042640 <__ieee754_pow+0x180>
 8042634:	4602      	mov	r2, r0
 8042636:	460b      	mov	r3, r1
 8042638:	2000      	movs	r0, #0
 804263a:	4927      	ldr	r1, [pc, #156]	; (80426d8 <__ieee754_pow+0x218>)
 804263c:	f7de f93e 	bl	80208bc <__aeabi_ddiv>
 8042640:	2d00      	cmp	r5, #0
 8042642:	da9d      	bge.n	8042580 <__ieee754_pow+0xc0>
 8042644:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8042648:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 804264c:	ea54 030b 	orrs.w	r3, r4, fp
 8042650:	d108      	bne.n	8042664 <__ieee754_pow+0x1a4>
 8042652:	4602      	mov	r2, r0
 8042654:	460b      	mov	r3, r1
 8042656:	4610      	mov	r0, r2
 8042658:	4619      	mov	r1, r3
 804265a:	f7dd fe4d 	bl	80202f8 <__aeabi_dsub>
 804265e:	4602      	mov	r2, r0
 8042660:	460b      	mov	r3, r1
 8042662:	e7ac      	b.n	80425be <__ieee754_pow+0xfe>
 8042664:	f1bb 0f01 	cmp.w	fp, #1
 8042668:	d18a      	bne.n	8042580 <__ieee754_pow+0xc0>
 804266a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 804266e:	4619      	mov	r1, r3
 8042670:	e786      	b.n	8042580 <__ieee754_pow+0xc0>
 8042672:	0fed      	lsrs	r5, r5, #31
 8042674:	1e6b      	subs	r3, r5, #1
 8042676:	930d      	str	r3, [sp, #52]	; 0x34
 8042678:	ea5b 0303 	orrs.w	r3, fp, r3
 804267c:	d102      	bne.n	8042684 <__ieee754_pow+0x1c4>
 804267e:	4632      	mov	r2, r6
 8042680:	463b      	mov	r3, r7
 8042682:	e7e8      	b.n	8042656 <__ieee754_pow+0x196>
 8042684:	4b16      	ldr	r3, [pc, #88]	; (80426e0 <__ieee754_pow+0x220>)
 8042686:	4598      	cmp	r8, r3
 8042688:	f340 80fe 	ble.w	8042888 <__ieee754_pow+0x3c8>
 804268c:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8042690:	4598      	cmp	r8, r3
 8042692:	dd0a      	ble.n	80426aa <__ieee754_pow+0x1ea>
 8042694:	4b0f      	ldr	r3, [pc, #60]	; (80426d4 <__ieee754_pow+0x214>)
 8042696:	429c      	cmp	r4, r3
 8042698:	dc0d      	bgt.n	80426b6 <__ieee754_pow+0x1f6>
 804269a:	f1b9 0f00 	cmp.w	r9, #0
 804269e:	f6bf af6d 	bge.w	804257c <__ieee754_pow+0xbc>
 80426a2:	a307      	add	r3, pc, #28	; (adr r3, 80426c0 <__ieee754_pow+0x200>)
 80426a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80426a8:	e79f      	b.n	80425ea <__ieee754_pow+0x12a>
 80426aa:	4b0e      	ldr	r3, [pc, #56]	; (80426e4 <__ieee754_pow+0x224>)
 80426ac:	429c      	cmp	r4, r3
 80426ae:	ddf4      	ble.n	804269a <__ieee754_pow+0x1da>
 80426b0:	4b09      	ldr	r3, [pc, #36]	; (80426d8 <__ieee754_pow+0x218>)
 80426b2:	429c      	cmp	r4, r3
 80426b4:	dd18      	ble.n	80426e8 <__ieee754_pow+0x228>
 80426b6:	f1b9 0f00 	cmp.w	r9, #0
 80426ba:	dcf2      	bgt.n	80426a2 <__ieee754_pow+0x1e2>
 80426bc:	e75e      	b.n	804257c <__ieee754_pow+0xbc>
 80426be:	bf00      	nop
 80426c0:	8800759c 	.word	0x8800759c
 80426c4:	7e37e43c 	.word	0x7e37e43c
 80426c8:	7ff00000 	.word	0x7ff00000
 80426cc:	080565c9 	.word	0x080565c9
 80426d0:	433fffff 	.word	0x433fffff
 80426d4:	3fefffff 	.word	0x3fefffff
 80426d8:	3ff00000 	.word	0x3ff00000
 80426dc:	3fe00000 	.word	0x3fe00000
 80426e0:	41e00000 	.word	0x41e00000
 80426e4:	3feffffe 	.word	0x3feffffe
 80426e8:	2200      	movs	r2, #0
 80426ea:	4b63      	ldr	r3, [pc, #396]	; (8042878 <__ieee754_pow+0x3b8>)
 80426ec:	f7dd fe04 	bl	80202f8 <__aeabi_dsub>
 80426f0:	a355      	add	r3, pc, #340	; (adr r3, 8042848 <__ieee754_pow+0x388>)
 80426f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80426f6:	4604      	mov	r4, r0
 80426f8:	460d      	mov	r5, r1
 80426fa:	f7dd ffb5 	bl	8020668 <__aeabi_dmul>
 80426fe:	a354      	add	r3, pc, #336	; (adr r3, 8042850 <__ieee754_pow+0x390>)
 8042700:	e9d3 2300 	ldrd	r2, r3, [r3]
 8042704:	4606      	mov	r6, r0
 8042706:	460f      	mov	r7, r1
 8042708:	4620      	mov	r0, r4
 804270a:	4629      	mov	r1, r5
 804270c:	f7dd ffac 	bl	8020668 <__aeabi_dmul>
 8042710:	2200      	movs	r2, #0
 8042712:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8042716:	4b59      	ldr	r3, [pc, #356]	; (804287c <__ieee754_pow+0x3bc>)
 8042718:	4620      	mov	r0, r4
 804271a:	4629      	mov	r1, r5
 804271c:	f7dd ffa4 	bl	8020668 <__aeabi_dmul>
 8042720:	4602      	mov	r2, r0
 8042722:	460b      	mov	r3, r1
 8042724:	a14c      	add	r1, pc, #304	; (adr r1, 8042858 <__ieee754_pow+0x398>)
 8042726:	e9d1 0100 	ldrd	r0, r1, [r1]
 804272a:	f7dd fde5 	bl	80202f8 <__aeabi_dsub>
 804272e:	4622      	mov	r2, r4
 8042730:	462b      	mov	r3, r5
 8042732:	f7dd ff99 	bl	8020668 <__aeabi_dmul>
 8042736:	4602      	mov	r2, r0
 8042738:	460b      	mov	r3, r1
 804273a:	2000      	movs	r0, #0
 804273c:	4950      	ldr	r1, [pc, #320]	; (8042880 <__ieee754_pow+0x3c0>)
 804273e:	f7dd fddb 	bl	80202f8 <__aeabi_dsub>
 8042742:	4622      	mov	r2, r4
 8042744:	462b      	mov	r3, r5
 8042746:	4680      	mov	r8, r0
 8042748:	4689      	mov	r9, r1
 804274a:	4620      	mov	r0, r4
 804274c:	4629      	mov	r1, r5
 804274e:	f7dd ff8b 	bl	8020668 <__aeabi_dmul>
 8042752:	4602      	mov	r2, r0
 8042754:	460b      	mov	r3, r1
 8042756:	4640      	mov	r0, r8
 8042758:	4649      	mov	r1, r9
 804275a:	f7dd ff85 	bl	8020668 <__aeabi_dmul>
 804275e:	a340      	add	r3, pc, #256	; (adr r3, 8042860 <__ieee754_pow+0x3a0>)
 8042760:	e9d3 2300 	ldrd	r2, r3, [r3]
 8042764:	f7dd ff80 	bl	8020668 <__aeabi_dmul>
 8042768:	4602      	mov	r2, r0
 804276a:	460b      	mov	r3, r1
 804276c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8042770:	f7dd fdc2 	bl	80202f8 <__aeabi_dsub>
 8042774:	4602      	mov	r2, r0
 8042776:	460b      	mov	r3, r1
 8042778:	4604      	mov	r4, r0
 804277a:	460d      	mov	r5, r1
 804277c:	4630      	mov	r0, r6
 804277e:	4639      	mov	r1, r7
 8042780:	f7dd fdbc 	bl	80202fc <__adddf3>
 8042784:	2000      	movs	r0, #0
 8042786:	e9cd 0104 	strd	r0, r1, [sp, #16]
 804278a:	4632      	mov	r2, r6
 804278c:	463b      	mov	r3, r7
 804278e:	f7dd fdb3 	bl	80202f8 <__aeabi_dsub>
 8042792:	4602      	mov	r2, r0
 8042794:	460b      	mov	r3, r1
 8042796:	4620      	mov	r0, r4
 8042798:	4629      	mov	r1, r5
 804279a:	f7dd fdad 	bl	80202f8 <__aeabi_dsub>
 804279e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80427a0:	f10b 33ff 	add.w	r3, fp, #4294967295	; 0xffffffff
 80427a4:	4313      	orrs	r3, r2
 80427a6:	4606      	mov	r6, r0
 80427a8:	460f      	mov	r7, r1
 80427aa:	f040 81eb 	bne.w	8042b84 <__ieee754_pow+0x6c4>
 80427ae:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 8042868 <__ieee754_pow+0x3a8>
 80427b2:	e9dd 4500 	ldrd	r4, r5, [sp]
 80427b6:	2400      	movs	r4, #0
 80427b8:	4622      	mov	r2, r4
 80427ba:	462b      	mov	r3, r5
 80427bc:	e9dd 0100 	ldrd	r0, r1, [sp]
 80427c0:	ed8d 7b02 	vstr	d7, [sp, #8]
 80427c4:	f7dd fd98 	bl	80202f8 <__aeabi_dsub>
 80427c8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80427cc:	f7dd ff4c 	bl	8020668 <__aeabi_dmul>
 80427d0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80427d4:	4680      	mov	r8, r0
 80427d6:	4689      	mov	r9, r1
 80427d8:	4630      	mov	r0, r6
 80427da:	4639      	mov	r1, r7
 80427dc:	f7dd ff44 	bl	8020668 <__aeabi_dmul>
 80427e0:	4602      	mov	r2, r0
 80427e2:	460b      	mov	r3, r1
 80427e4:	4640      	mov	r0, r8
 80427e6:	4649      	mov	r1, r9
 80427e8:	f7dd fd88 	bl	80202fc <__adddf3>
 80427ec:	4622      	mov	r2, r4
 80427ee:	462b      	mov	r3, r5
 80427f0:	4680      	mov	r8, r0
 80427f2:	4689      	mov	r9, r1
 80427f4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80427f8:	f7dd ff36 	bl	8020668 <__aeabi_dmul>
 80427fc:	460b      	mov	r3, r1
 80427fe:	4604      	mov	r4, r0
 8042800:	460d      	mov	r5, r1
 8042802:	4602      	mov	r2, r0
 8042804:	4649      	mov	r1, r9
 8042806:	4640      	mov	r0, r8
 8042808:	e9cd 4500 	strd	r4, r5, [sp]
 804280c:	f7dd fd76 	bl	80202fc <__adddf3>
 8042810:	4b1c      	ldr	r3, [pc, #112]	; (8042884 <__ieee754_pow+0x3c4>)
 8042812:	4299      	cmp	r1, r3
 8042814:	4606      	mov	r6, r0
 8042816:	460f      	mov	r7, r1
 8042818:	468b      	mov	fp, r1
 804281a:	f340 82f7 	ble.w	8042e0c <__ieee754_pow+0x94c>
 804281e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8042822:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8042826:	4303      	orrs	r3, r0
 8042828:	f000 81ea 	beq.w	8042c00 <__ieee754_pow+0x740>
 804282c:	a310      	add	r3, pc, #64	; (adr r3, 8042870 <__ieee754_pow+0x3b0>)
 804282e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8042832:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8042836:	f7dd ff17 	bl	8020668 <__aeabi_dmul>
 804283a:	a30d      	add	r3, pc, #52	; (adr r3, 8042870 <__ieee754_pow+0x3b0>)
 804283c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8042840:	e6d5      	b.n	80425ee <__ieee754_pow+0x12e>
 8042842:	bf00      	nop
 8042844:	f3af 8000 	nop.w
 8042848:	60000000 	.word	0x60000000
 804284c:	3ff71547 	.word	0x3ff71547
 8042850:	f85ddf44 	.word	0xf85ddf44
 8042854:	3e54ae0b 	.word	0x3e54ae0b
 8042858:	55555555 	.word	0x55555555
 804285c:	3fd55555 	.word	0x3fd55555
 8042860:	652b82fe 	.word	0x652b82fe
 8042864:	3ff71547 	.word	0x3ff71547
 8042868:	00000000 	.word	0x00000000
 804286c:	bff00000 	.word	0xbff00000
 8042870:	8800759c 	.word	0x8800759c
 8042874:	7e37e43c 	.word	0x7e37e43c
 8042878:	3ff00000 	.word	0x3ff00000
 804287c:	3fd00000 	.word	0x3fd00000
 8042880:	3fe00000 	.word	0x3fe00000
 8042884:	408fffff 	.word	0x408fffff
 8042888:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 804288c:	f04f 0200 	mov.w	r2, #0
 8042890:	da05      	bge.n	804289e <__ieee754_pow+0x3de>
 8042892:	4bd3      	ldr	r3, [pc, #844]	; (8042be0 <__ieee754_pow+0x720>)
 8042894:	f7dd fee8 	bl	8020668 <__aeabi_dmul>
 8042898:	f06f 0234 	mvn.w	r2, #52	; 0x34
 804289c:	460c      	mov	r4, r1
 804289e:	1523      	asrs	r3, r4, #20
 80428a0:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80428a4:	4413      	add	r3, r2
 80428a6:	9309      	str	r3, [sp, #36]	; 0x24
 80428a8:	4bce      	ldr	r3, [pc, #824]	; (8042be4 <__ieee754_pow+0x724>)
 80428aa:	f3c4 0413 	ubfx	r4, r4, #0, #20
 80428ae:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 80428b2:	429c      	cmp	r4, r3
 80428b4:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80428b8:	dd08      	ble.n	80428cc <__ieee754_pow+0x40c>
 80428ba:	4bcb      	ldr	r3, [pc, #812]	; (8042be8 <__ieee754_pow+0x728>)
 80428bc:	429c      	cmp	r4, r3
 80428be:	f340 815e 	ble.w	8042b7e <__ieee754_pow+0x6be>
 80428c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80428c4:	3301      	adds	r3, #1
 80428c6:	9309      	str	r3, [sp, #36]	; 0x24
 80428c8:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 80428cc:	f04f 0a00 	mov.w	sl, #0
 80428d0:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 80428d4:	930c      	str	r3, [sp, #48]	; 0x30
 80428d6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80428d8:	4bc4      	ldr	r3, [pc, #784]	; (8042bec <__ieee754_pow+0x72c>)
 80428da:	4413      	add	r3, r2
 80428dc:	ed93 7b00 	vldr	d7, [r3]
 80428e0:	4629      	mov	r1, r5
 80428e2:	ec53 2b17 	vmov	r2, r3, d7
 80428e6:	ed8d 7b06 	vstr	d7, [sp, #24]
 80428ea:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80428ee:	f7dd fd03 	bl	80202f8 <__aeabi_dsub>
 80428f2:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80428f6:	4606      	mov	r6, r0
 80428f8:	460f      	mov	r7, r1
 80428fa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80428fe:	f7dd fcfd 	bl	80202fc <__adddf3>
 8042902:	4602      	mov	r2, r0
 8042904:	460b      	mov	r3, r1
 8042906:	2000      	movs	r0, #0
 8042908:	49b9      	ldr	r1, [pc, #740]	; (8042bf0 <__ieee754_pow+0x730>)
 804290a:	f7dd ffd7 	bl	80208bc <__aeabi_ddiv>
 804290e:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8042912:	4602      	mov	r2, r0
 8042914:	460b      	mov	r3, r1
 8042916:	4630      	mov	r0, r6
 8042918:	4639      	mov	r1, r7
 804291a:	f7dd fea5 	bl	8020668 <__aeabi_dmul>
 804291e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8042922:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8042926:	e9cd 3402 	strd	r3, r4, [sp, #8]
 804292a:	2300      	movs	r3, #0
 804292c:	9302      	str	r3, [sp, #8]
 804292e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8042932:	106d      	asrs	r5, r5, #1
 8042934:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8042938:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 804293c:	2200      	movs	r2, #0
 804293e:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 8042942:	4640      	mov	r0, r8
 8042944:	4649      	mov	r1, r9
 8042946:	4614      	mov	r4, r2
 8042948:	461d      	mov	r5, r3
 804294a:	f7dd fe8d 	bl	8020668 <__aeabi_dmul>
 804294e:	4602      	mov	r2, r0
 8042950:	460b      	mov	r3, r1
 8042952:	4630      	mov	r0, r6
 8042954:	4639      	mov	r1, r7
 8042956:	f7dd fccf 	bl	80202f8 <__aeabi_dsub>
 804295a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 804295e:	4606      	mov	r6, r0
 8042960:	460f      	mov	r7, r1
 8042962:	4620      	mov	r0, r4
 8042964:	4629      	mov	r1, r5
 8042966:	f7dd fcc7 	bl	80202f8 <__aeabi_dsub>
 804296a:	4602      	mov	r2, r0
 804296c:	460b      	mov	r3, r1
 804296e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8042972:	f7dd fcc1 	bl	80202f8 <__aeabi_dsub>
 8042976:	4642      	mov	r2, r8
 8042978:	464b      	mov	r3, r9
 804297a:	f7dd fe75 	bl	8020668 <__aeabi_dmul>
 804297e:	4602      	mov	r2, r0
 8042980:	460b      	mov	r3, r1
 8042982:	4630      	mov	r0, r6
 8042984:	4639      	mov	r1, r7
 8042986:	f7dd fcb7 	bl	80202f8 <__aeabi_dsub>
 804298a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 804298e:	f7dd fe6b 	bl	8020668 <__aeabi_dmul>
 8042992:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8042996:	e9cd 0106 	strd	r0, r1, [sp, #24]
 804299a:	4610      	mov	r0, r2
 804299c:	4619      	mov	r1, r3
 804299e:	f7dd fe63 	bl	8020668 <__aeabi_dmul>
 80429a2:	a37b      	add	r3, pc, #492	; (adr r3, 8042b90 <__ieee754_pow+0x6d0>)
 80429a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80429a8:	4604      	mov	r4, r0
 80429aa:	460d      	mov	r5, r1
 80429ac:	f7dd fe5c 	bl	8020668 <__aeabi_dmul>
 80429b0:	a379      	add	r3, pc, #484	; (adr r3, 8042b98 <__ieee754_pow+0x6d8>)
 80429b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80429b6:	f7dd fca1 	bl	80202fc <__adddf3>
 80429ba:	4622      	mov	r2, r4
 80429bc:	462b      	mov	r3, r5
 80429be:	f7dd fe53 	bl	8020668 <__aeabi_dmul>
 80429c2:	a377      	add	r3, pc, #476	; (adr r3, 8042ba0 <__ieee754_pow+0x6e0>)
 80429c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80429c8:	f7dd fc98 	bl	80202fc <__adddf3>
 80429cc:	4622      	mov	r2, r4
 80429ce:	462b      	mov	r3, r5
 80429d0:	f7dd fe4a 	bl	8020668 <__aeabi_dmul>
 80429d4:	a374      	add	r3, pc, #464	; (adr r3, 8042ba8 <__ieee754_pow+0x6e8>)
 80429d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80429da:	f7dd fc8f 	bl	80202fc <__adddf3>
 80429de:	4622      	mov	r2, r4
 80429e0:	462b      	mov	r3, r5
 80429e2:	f7dd fe41 	bl	8020668 <__aeabi_dmul>
 80429e6:	a372      	add	r3, pc, #456	; (adr r3, 8042bb0 <__ieee754_pow+0x6f0>)
 80429e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80429ec:	f7dd fc86 	bl	80202fc <__adddf3>
 80429f0:	4622      	mov	r2, r4
 80429f2:	462b      	mov	r3, r5
 80429f4:	f7dd fe38 	bl	8020668 <__aeabi_dmul>
 80429f8:	a36f      	add	r3, pc, #444	; (adr r3, 8042bb8 <__ieee754_pow+0x6f8>)
 80429fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80429fe:	f7dd fc7d 	bl	80202fc <__adddf3>
 8042a02:	4622      	mov	r2, r4
 8042a04:	4606      	mov	r6, r0
 8042a06:	460f      	mov	r7, r1
 8042a08:	462b      	mov	r3, r5
 8042a0a:	4620      	mov	r0, r4
 8042a0c:	4629      	mov	r1, r5
 8042a0e:	f7dd fe2b 	bl	8020668 <__aeabi_dmul>
 8042a12:	4602      	mov	r2, r0
 8042a14:	460b      	mov	r3, r1
 8042a16:	4630      	mov	r0, r6
 8042a18:	4639      	mov	r1, r7
 8042a1a:	f7dd fe25 	bl	8020668 <__aeabi_dmul>
 8042a1e:	4642      	mov	r2, r8
 8042a20:	4604      	mov	r4, r0
 8042a22:	460d      	mov	r5, r1
 8042a24:	464b      	mov	r3, r9
 8042a26:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8042a2a:	f7dd fc67 	bl	80202fc <__adddf3>
 8042a2e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8042a32:	f7dd fe19 	bl	8020668 <__aeabi_dmul>
 8042a36:	4622      	mov	r2, r4
 8042a38:	462b      	mov	r3, r5
 8042a3a:	f7dd fc5f 	bl	80202fc <__adddf3>
 8042a3e:	4642      	mov	r2, r8
 8042a40:	4606      	mov	r6, r0
 8042a42:	460f      	mov	r7, r1
 8042a44:	464b      	mov	r3, r9
 8042a46:	4640      	mov	r0, r8
 8042a48:	4649      	mov	r1, r9
 8042a4a:	f7dd fe0d 	bl	8020668 <__aeabi_dmul>
 8042a4e:	2200      	movs	r2, #0
 8042a50:	4b68      	ldr	r3, [pc, #416]	; (8042bf4 <__ieee754_pow+0x734>)
 8042a52:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8042a56:	f7dd fc51 	bl	80202fc <__adddf3>
 8042a5a:	4632      	mov	r2, r6
 8042a5c:	463b      	mov	r3, r7
 8042a5e:	f7dd fc4d 	bl	80202fc <__adddf3>
 8042a62:	9802      	ldr	r0, [sp, #8]
 8042a64:	460d      	mov	r5, r1
 8042a66:	4604      	mov	r4, r0
 8042a68:	4602      	mov	r2, r0
 8042a6a:	460b      	mov	r3, r1
 8042a6c:	4640      	mov	r0, r8
 8042a6e:	4649      	mov	r1, r9
 8042a70:	f7dd fdfa 	bl	8020668 <__aeabi_dmul>
 8042a74:	2200      	movs	r2, #0
 8042a76:	4680      	mov	r8, r0
 8042a78:	4689      	mov	r9, r1
 8042a7a:	4b5e      	ldr	r3, [pc, #376]	; (8042bf4 <__ieee754_pow+0x734>)
 8042a7c:	4620      	mov	r0, r4
 8042a7e:	4629      	mov	r1, r5
 8042a80:	f7dd fc3a 	bl	80202f8 <__aeabi_dsub>
 8042a84:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8042a88:	f7dd fc36 	bl	80202f8 <__aeabi_dsub>
 8042a8c:	4602      	mov	r2, r0
 8042a8e:	460b      	mov	r3, r1
 8042a90:	4630      	mov	r0, r6
 8042a92:	4639      	mov	r1, r7
 8042a94:	f7dd fc30 	bl	80202f8 <__aeabi_dsub>
 8042a98:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8042a9c:	f7dd fde4 	bl	8020668 <__aeabi_dmul>
 8042aa0:	4622      	mov	r2, r4
 8042aa2:	4606      	mov	r6, r0
 8042aa4:	460f      	mov	r7, r1
 8042aa6:	462b      	mov	r3, r5
 8042aa8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8042aac:	f7dd fddc 	bl	8020668 <__aeabi_dmul>
 8042ab0:	4602      	mov	r2, r0
 8042ab2:	460b      	mov	r3, r1
 8042ab4:	4630      	mov	r0, r6
 8042ab6:	4639      	mov	r1, r7
 8042ab8:	f7dd fc20 	bl	80202fc <__adddf3>
 8042abc:	4606      	mov	r6, r0
 8042abe:	460f      	mov	r7, r1
 8042ac0:	4602      	mov	r2, r0
 8042ac2:	460b      	mov	r3, r1
 8042ac4:	4640      	mov	r0, r8
 8042ac6:	4649      	mov	r1, r9
 8042ac8:	f7dd fc18 	bl	80202fc <__adddf3>
 8042acc:	9802      	ldr	r0, [sp, #8]
 8042ace:	a33c      	add	r3, pc, #240	; (adr r3, 8042bc0 <__ieee754_pow+0x700>)
 8042ad0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8042ad4:	4604      	mov	r4, r0
 8042ad6:	460d      	mov	r5, r1
 8042ad8:	f7dd fdc6 	bl	8020668 <__aeabi_dmul>
 8042adc:	4642      	mov	r2, r8
 8042ade:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8042ae2:	464b      	mov	r3, r9
 8042ae4:	4620      	mov	r0, r4
 8042ae6:	4629      	mov	r1, r5
 8042ae8:	f7dd fc06 	bl	80202f8 <__aeabi_dsub>
 8042aec:	4602      	mov	r2, r0
 8042aee:	460b      	mov	r3, r1
 8042af0:	4630      	mov	r0, r6
 8042af2:	4639      	mov	r1, r7
 8042af4:	f7dd fc00 	bl	80202f8 <__aeabi_dsub>
 8042af8:	a333      	add	r3, pc, #204	; (adr r3, 8042bc8 <__ieee754_pow+0x708>)
 8042afa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8042afe:	f7dd fdb3 	bl	8020668 <__aeabi_dmul>
 8042b02:	a333      	add	r3, pc, #204	; (adr r3, 8042bd0 <__ieee754_pow+0x710>)
 8042b04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8042b08:	4606      	mov	r6, r0
 8042b0a:	460f      	mov	r7, r1
 8042b0c:	4620      	mov	r0, r4
 8042b0e:	4629      	mov	r1, r5
 8042b10:	f7dd fdaa 	bl	8020668 <__aeabi_dmul>
 8042b14:	4602      	mov	r2, r0
 8042b16:	460b      	mov	r3, r1
 8042b18:	4630      	mov	r0, r6
 8042b1a:	4639      	mov	r1, r7
 8042b1c:	f7dd fbee 	bl	80202fc <__adddf3>
 8042b20:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8042b22:	4b35      	ldr	r3, [pc, #212]	; (8042bf8 <__ieee754_pow+0x738>)
 8042b24:	4413      	add	r3, r2
 8042b26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8042b2a:	f7dd fbe7 	bl	80202fc <__adddf3>
 8042b2e:	4604      	mov	r4, r0
 8042b30:	9809      	ldr	r0, [sp, #36]	; 0x24
 8042b32:	460d      	mov	r5, r1
 8042b34:	f7dd fd2e 	bl	8020594 <__aeabi_i2d>
 8042b38:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8042b3a:	4b30      	ldr	r3, [pc, #192]	; (8042bfc <__ieee754_pow+0x73c>)
 8042b3c:	4413      	add	r3, r2
 8042b3e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8042b42:	4606      	mov	r6, r0
 8042b44:	460f      	mov	r7, r1
 8042b46:	4622      	mov	r2, r4
 8042b48:	462b      	mov	r3, r5
 8042b4a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8042b4e:	f7dd fbd5 	bl	80202fc <__adddf3>
 8042b52:	4642      	mov	r2, r8
 8042b54:	464b      	mov	r3, r9
 8042b56:	f7dd fbd1 	bl	80202fc <__adddf3>
 8042b5a:	4632      	mov	r2, r6
 8042b5c:	463b      	mov	r3, r7
 8042b5e:	f7dd fbcd 	bl	80202fc <__adddf3>
 8042b62:	9802      	ldr	r0, [sp, #8]
 8042b64:	4632      	mov	r2, r6
 8042b66:	463b      	mov	r3, r7
 8042b68:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8042b6c:	f7dd fbc4 	bl	80202f8 <__aeabi_dsub>
 8042b70:	4642      	mov	r2, r8
 8042b72:	464b      	mov	r3, r9
 8042b74:	f7dd fbc0 	bl	80202f8 <__aeabi_dsub>
 8042b78:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8042b7c:	e607      	b.n	804278e <__ieee754_pow+0x2ce>
 8042b7e:	f04f 0a01 	mov.w	sl, #1
 8042b82:	e6a5      	b.n	80428d0 <__ieee754_pow+0x410>
 8042b84:	ed9f 7b14 	vldr	d7, [pc, #80]	; 8042bd8 <__ieee754_pow+0x718>
 8042b88:	e613      	b.n	80427b2 <__ieee754_pow+0x2f2>
 8042b8a:	bf00      	nop
 8042b8c:	f3af 8000 	nop.w
 8042b90:	4a454eef 	.word	0x4a454eef
 8042b94:	3fca7e28 	.word	0x3fca7e28
 8042b98:	93c9db65 	.word	0x93c9db65
 8042b9c:	3fcd864a 	.word	0x3fcd864a
 8042ba0:	a91d4101 	.word	0xa91d4101
 8042ba4:	3fd17460 	.word	0x3fd17460
 8042ba8:	518f264d 	.word	0x518f264d
 8042bac:	3fd55555 	.word	0x3fd55555
 8042bb0:	db6fabff 	.word	0xdb6fabff
 8042bb4:	3fdb6db6 	.word	0x3fdb6db6
 8042bb8:	33333303 	.word	0x33333303
 8042bbc:	3fe33333 	.word	0x3fe33333
 8042bc0:	e0000000 	.word	0xe0000000
 8042bc4:	3feec709 	.word	0x3feec709
 8042bc8:	dc3a03fd 	.word	0xdc3a03fd
 8042bcc:	3feec709 	.word	0x3feec709
 8042bd0:	145b01f5 	.word	0x145b01f5
 8042bd4:	be3e2fe0 	.word	0xbe3e2fe0
 8042bd8:	00000000 	.word	0x00000000
 8042bdc:	3ff00000 	.word	0x3ff00000
 8042be0:	43400000 	.word	0x43400000
 8042be4:	0003988e 	.word	0x0003988e
 8042be8:	000bb679 	.word	0x000bb679
 8042bec:	08056708 	.word	0x08056708
 8042bf0:	3ff00000 	.word	0x3ff00000
 8042bf4:	40080000 	.word	0x40080000
 8042bf8:	08056728 	.word	0x08056728
 8042bfc:	08056718 	.word	0x08056718
 8042c00:	a3b4      	add	r3, pc, #720	; (adr r3, 8042ed4 <__ieee754_pow+0xa14>)
 8042c02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8042c06:	4640      	mov	r0, r8
 8042c08:	4649      	mov	r1, r9
 8042c0a:	f7dd fb77 	bl	80202fc <__adddf3>
 8042c0e:	4622      	mov	r2, r4
 8042c10:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8042c14:	462b      	mov	r3, r5
 8042c16:	4630      	mov	r0, r6
 8042c18:	4639      	mov	r1, r7
 8042c1a:	f7dd fb6d 	bl	80202f8 <__aeabi_dsub>
 8042c1e:	4602      	mov	r2, r0
 8042c20:	460b      	mov	r3, r1
 8042c22:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8042c26:	f7dd ffaf 	bl	8020b88 <__aeabi_dcmpgt>
 8042c2a:	2800      	cmp	r0, #0
 8042c2c:	f47f adfe 	bne.w	804282c <__ieee754_pow+0x36c>
 8042c30:	4aa3      	ldr	r2, [pc, #652]	; (8042ec0 <__ieee754_pow+0xa00>)
 8042c32:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8042c36:	4293      	cmp	r3, r2
 8042c38:	f340 810a 	ble.w	8042e50 <__ieee754_pow+0x990>
 8042c3c:	151b      	asrs	r3, r3, #20
 8042c3e:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8042c42:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8042c46:	fa4a f303 	asr.w	r3, sl, r3
 8042c4a:	445b      	add	r3, fp
 8042c4c:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8042c50:	4e9c      	ldr	r6, [pc, #624]	; (8042ec4 <__ieee754_pow+0xa04>)
 8042c52:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8042c56:	4116      	asrs	r6, r2
 8042c58:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8042c5c:	2000      	movs	r0, #0
 8042c5e:	ea23 0106 	bic.w	r1, r3, r6
 8042c62:	f1c2 0214 	rsb	r2, r2, #20
 8042c66:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8042c6a:	fa4a fa02 	asr.w	sl, sl, r2
 8042c6e:	f1bb 0f00 	cmp.w	fp, #0
 8042c72:	4602      	mov	r2, r0
 8042c74:	460b      	mov	r3, r1
 8042c76:	4620      	mov	r0, r4
 8042c78:	4629      	mov	r1, r5
 8042c7a:	bfb8      	it	lt
 8042c7c:	f1ca 0a00 	rsblt	sl, sl, #0
 8042c80:	f7dd fb3a 	bl	80202f8 <__aeabi_dsub>
 8042c84:	e9cd 0100 	strd	r0, r1, [sp]
 8042c88:	4642      	mov	r2, r8
 8042c8a:	464b      	mov	r3, r9
 8042c8c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8042c90:	f7dd fb34 	bl	80202fc <__adddf3>
 8042c94:	2000      	movs	r0, #0
 8042c96:	a378      	add	r3, pc, #480	; (adr r3, 8042e78 <__ieee754_pow+0x9b8>)
 8042c98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8042c9c:	4604      	mov	r4, r0
 8042c9e:	460d      	mov	r5, r1
 8042ca0:	f7dd fce2 	bl	8020668 <__aeabi_dmul>
 8042ca4:	e9dd 2300 	ldrd	r2, r3, [sp]
 8042ca8:	4606      	mov	r6, r0
 8042caa:	460f      	mov	r7, r1
 8042cac:	4620      	mov	r0, r4
 8042cae:	4629      	mov	r1, r5
 8042cb0:	f7dd fb22 	bl	80202f8 <__aeabi_dsub>
 8042cb4:	4602      	mov	r2, r0
 8042cb6:	460b      	mov	r3, r1
 8042cb8:	4640      	mov	r0, r8
 8042cba:	4649      	mov	r1, r9
 8042cbc:	f7dd fb1c 	bl	80202f8 <__aeabi_dsub>
 8042cc0:	a36f      	add	r3, pc, #444	; (adr r3, 8042e80 <__ieee754_pow+0x9c0>)
 8042cc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8042cc6:	f7dd fccf 	bl	8020668 <__aeabi_dmul>
 8042cca:	a36f      	add	r3, pc, #444	; (adr r3, 8042e88 <__ieee754_pow+0x9c8>)
 8042ccc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8042cd0:	4680      	mov	r8, r0
 8042cd2:	4689      	mov	r9, r1
 8042cd4:	4620      	mov	r0, r4
 8042cd6:	4629      	mov	r1, r5
 8042cd8:	f7dd fcc6 	bl	8020668 <__aeabi_dmul>
 8042cdc:	4602      	mov	r2, r0
 8042cde:	460b      	mov	r3, r1
 8042ce0:	4640      	mov	r0, r8
 8042ce2:	4649      	mov	r1, r9
 8042ce4:	f7dd fb0a 	bl	80202fc <__adddf3>
 8042ce8:	4604      	mov	r4, r0
 8042cea:	460d      	mov	r5, r1
 8042cec:	4602      	mov	r2, r0
 8042cee:	460b      	mov	r3, r1
 8042cf0:	4630      	mov	r0, r6
 8042cf2:	4639      	mov	r1, r7
 8042cf4:	f7dd fb02 	bl	80202fc <__adddf3>
 8042cf8:	4632      	mov	r2, r6
 8042cfa:	463b      	mov	r3, r7
 8042cfc:	4680      	mov	r8, r0
 8042cfe:	4689      	mov	r9, r1
 8042d00:	f7dd fafa 	bl	80202f8 <__aeabi_dsub>
 8042d04:	4602      	mov	r2, r0
 8042d06:	460b      	mov	r3, r1
 8042d08:	4620      	mov	r0, r4
 8042d0a:	4629      	mov	r1, r5
 8042d0c:	f7dd faf4 	bl	80202f8 <__aeabi_dsub>
 8042d10:	4642      	mov	r2, r8
 8042d12:	4606      	mov	r6, r0
 8042d14:	460f      	mov	r7, r1
 8042d16:	464b      	mov	r3, r9
 8042d18:	4640      	mov	r0, r8
 8042d1a:	4649      	mov	r1, r9
 8042d1c:	f7dd fca4 	bl	8020668 <__aeabi_dmul>
 8042d20:	a35b      	add	r3, pc, #364	; (adr r3, 8042e90 <__ieee754_pow+0x9d0>)
 8042d22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8042d26:	4604      	mov	r4, r0
 8042d28:	460d      	mov	r5, r1
 8042d2a:	f7dd fc9d 	bl	8020668 <__aeabi_dmul>
 8042d2e:	a35a      	add	r3, pc, #360	; (adr r3, 8042e98 <__ieee754_pow+0x9d8>)
 8042d30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8042d34:	f7dd fae0 	bl	80202f8 <__aeabi_dsub>
 8042d38:	4622      	mov	r2, r4
 8042d3a:	462b      	mov	r3, r5
 8042d3c:	f7dd fc94 	bl	8020668 <__aeabi_dmul>
 8042d40:	a357      	add	r3, pc, #348	; (adr r3, 8042ea0 <__ieee754_pow+0x9e0>)
 8042d42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8042d46:	f7dd fad9 	bl	80202fc <__adddf3>
 8042d4a:	4622      	mov	r2, r4
 8042d4c:	462b      	mov	r3, r5
 8042d4e:	f7dd fc8b 	bl	8020668 <__aeabi_dmul>
 8042d52:	a355      	add	r3, pc, #340	; (adr r3, 8042ea8 <__ieee754_pow+0x9e8>)
 8042d54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8042d58:	f7dd face 	bl	80202f8 <__aeabi_dsub>
 8042d5c:	4622      	mov	r2, r4
 8042d5e:	462b      	mov	r3, r5
 8042d60:	f7dd fc82 	bl	8020668 <__aeabi_dmul>
 8042d64:	a352      	add	r3, pc, #328	; (adr r3, 8042eb0 <__ieee754_pow+0x9f0>)
 8042d66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8042d6a:	f7dd fac7 	bl	80202fc <__adddf3>
 8042d6e:	4622      	mov	r2, r4
 8042d70:	462b      	mov	r3, r5
 8042d72:	f7dd fc79 	bl	8020668 <__aeabi_dmul>
 8042d76:	4602      	mov	r2, r0
 8042d78:	460b      	mov	r3, r1
 8042d7a:	4640      	mov	r0, r8
 8042d7c:	4649      	mov	r1, r9
 8042d7e:	f7dd fabb 	bl	80202f8 <__aeabi_dsub>
 8042d82:	4604      	mov	r4, r0
 8042d84:	460d      	mov	r5, r1
 8042d86:	4602      	mov	r2, r0
 8042d88:	460b      	mov	r3, r1
 8042d8a:	4640      	mov	r0, r8
 8042d8c:	4649      	mov	r1, r9
 8042d8e:	f7dd fc6b 	bl	8020668 <__aeabi_dmul>
 8042d92:	2200      	movs	r2, #0
 8042d94:	e9cd 0100 	strd	r0, r1, [sp]
 8042d98:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8042d9c:	4620      	mov	r0, r4
 8042d9e:	4629      	mov	r1, r5
 8042da0:	f7dd faaa 	bl	80202f8 <__aeabi_dsub>
 8042da4:	4602      	mov	r2, r0
 8042da6:	460b      	mov	r3, r1
 8042da8:	e9dd 0100 	ldrd	r0, r1, [sp]
 8042dac:	f7dd fd86 	bl	80208bc <__aeabi_ddiv>
 8042db0:	4632      	mov	r2, r6
 8042db2:	4604      	mov	r4, r0
 8042db4:	460d      	mov	r5, r1
 8042db6:	463b      	mov	r3, r7
 8042db8:	4640      	mov	r0, r8
 8042dba:	4649      	mov	r1, r9
 8042dbc:	f7dd fc54 	bl	8020668 <__aeabi_dmul>
 8042dc0:	4632      	mov	r2, r6
 8042dc2:	463b      	mov	r3, r7
 8042dc4:	f7dd fa9a 	bl	80202fc <__adddf3>
 8042dc8:	4602      	mov	r2, r0
 8042dca:	460b      	mov	r3, r1
 8042dcc:	4620      	mov	r0, r4
 8042dce:	4629      	mov	r1, r5
 8042dd0:	f7dd fa92 	bl	80202f8 <__aeabi_dsub>
 8042dd4:	4642      	mov	r2, r8
 8042dd6:	464b      	mov	r3, r9
 8042dd8:	f7dd fa8e 	bl	80202f8 <__aeabi_dsub>
 8042ddc:	4602      	mov	r2, r0
 8042dde:	460b      	mov	r3, r1
 8042de0:	2000      	movs	r0, #0
 8042de2:	4939      	ldr	r1, [pc, #228]	; (8042ec8 <__ieee754_pow+0xa08>)
 8042de4:	f7dd fa88 	bl	80202f8 <__aeabi_dsub>
 8042de8:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 8042dec:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8042df0:	4602      	mov	r2, r0
 8042df2:	460b      	mov	r3, r1
 8042df4:	da2f      	bge.n	8042e56 <__ieee754_pow+0x996>
 8042df6:	4650      	mov	r0, sl
 8042df8:	ec43 2b10 	vmov	d0, r2, r3
 8042dfc:	f000 f9c0 	bl	8043180 <scalbn>
 8042e00:	ec51 0b10 	vmov	r0, r1, d0
 8042e04:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8042e08:	f7ff bbf1 	b.w	80425ee <__ieee754_pow+0x12e>
 8042e0c:	4b2f      	ldr	r3, [pc, #188]	; (8042ecc <__ieee754_pow+0xa0c>)
 8042e0e:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8042e12:	429e      	cmp	r6, r3
 8042e14:	f77f af0c 	ble.w	8042c30 <__ieee754_pow+0x770>
 8042e18:	4b2d      	ldr	r3, [pc, #180]	; (8042ed0 <__ieee754_pow+0xa10>)
 8042e1a:	440b      	add	r3, r1
 8042e1c:	4303      	orrs	r3, r0
 8042e1e:	d00b      	beq.n	8042e38 <__ieee754_pow+0x978>
 8042e20:	a325      	add	r3, pc, #148	; (adr r3, 8042eb8 <__ieee754_pow+0x9f8>)
 8042e22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8042e26:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8042e2a:	f7dd fc1d 	bl	8020668 <__aeabi_dmul>
 8042e2e:	a322      	add	r3, pc, #136	; (adr r3, 8042eb8 <__ieee754_pow+0x9f8>)
 8042e30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8042e34:	f7ff bbdb 	b.w	80425ee <__ieee754_pow+0x12e>
 8042e38:	4622      	mov	r2, r4
 8042e3a:	462b      	mov	r3, r5
 8042e3c:	f7dd fa5c 	bl	80202f8 <__aeabi_dsub>
 8042e40:	4642      	mov	r2, r8
 8042e42:	464b      	mov	r3, r9
 8042e44:	f7dd fe96 	bl	8020b74 <__aeabi_dcmpge>
 8042e48:	2800      	cmp	r0, #0
 8042e4a:	f43f aef1 	beq.w	8042c30 <__ieee754_pow+0x770>
 8042e4e:	e7e7      	b.n	8042e20 <__ieee754_pow+0x960>
 8042e50:	f04f 0a00 	mov.w	sl, #0
 8042e54:	e718      	b.n	8042c88 <__ieee754_pow+0x7c8>
 8042e56:	4621      	mov	r1, r4
 8042e58:	e7d4      	b.n	8042e04 <__ieee754_pow+0x944>
 8042e5a:	2000      	movs	r0, #0
 8042e5c:	491a      	ldr	r1, [pc, #104]	; (8042ec8 <__ieee754_pow+0xa08>)
 8042e5e:	f7ff bb8f 	b.w	8042580 <__ieee754_pow+0xc0>
 8042e62:	e9dd 0100 	ldrd	r0, r1, [sp]
 8042e66:	f7ff bb8b 	b.w	8042580 <__ieee754_pow+0xc0>
 8042e6a:	4630      	mov	r0, r6
 8042e6c:	4639      	mov	r1, r7
 8042e6e:	f7ff bb87 	b.w	8042580 <__ieee754_pow+0xc0>
 8042e72:	4693      	mov	fp, r2
 8042e74:	f7ff bb98 	b.w	80425a8 <__ieee754_pow+0xe8>
 8042e78:	00000000 	.word	0x00000000
 8042e7c:	3fe62e43 	.word	0x3fe62e43
 8042e80:	fefa39ef 	.word	0xfefa39ef
 8042e84:	3fe62e42 	.word	0x3fe62e42
 8042e88:	0ca86c39 	.word	0x0ca86c39
 8042e8c:	be205c61 	.word	0xbe205c61
 8042e90:	72bea4d0 	.word	0x72bea4d0
 8042e94:	3e663769 	.word	0x3e663769
 8042e98:	c5d26bf1 	.word	0xc5d26bf1
 8042e9c:	3ebbbd41 	.word	0x3ebbbd41
 8042ea0:	af25de2c 	.word	0xaf25de2c
 8042ea4:	3f11566a 	.word	0x3f11566a
 8042ea8:	16bebd93 	.word	0x16bebd93
 8042eac:	3f66c16c 	.word	0x3f66c16c
 8042eb0:	5555553e 	.word	0x5555553e
 8042eb4:	3fc55555 	.word	0x3fc55555
 8042eb8:	c2f8f359 	.word	0xc2f8f359
 8042ebc:	01a56e1f 	.word	0x01a56e1f
 8042ec0:	3fe00000 	.word	0x3fe00000
 8042ec4:	000fffff 	.word	0x000fffff
 8042ec8:	3ff00000 	.word	0x3ff00000
 8042ecc:	4090cbff 	.word	0x4090cbff
 8042ed0:	3f6f3400 	.word	0x3f6f3400
 8042ed4:	652b82fe 	.word	0x652b82fe
 8042ed8:	3c971547 	.word	0x3c971547

08042edc <__ieee754_sqrt>:
 8042edc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8042ee0:	4955      	ldr	r1, [pc, #340]	; (8043038 <__ieee754_sqrt+0x15c>)
 8042ee2:	ec55 4b10 	vmov	r4, r5, d0
 8042ee6:	43a9      	bics	r1, r5
 8042ee8:	462b      	mov	r3, r5
 8042eea:	462a      	mov	r2, r5
 8042eec:	d112      	bne.n	8042f14 <__ieee754_sqrt+0x38>
 8042eee:	ee10 2a10 	vmov	r2, s0
 8042ef2:	ee10 0a10 	vmov	r0, s0
 8042ef6:	4629      	mov	r1, r5
 8042ef8:	f7dd fbb6 	bl	8020668 <__aeabi_dmul>
 8042efc:	4602      	mov	r2, r0
 8042efe:	460b      	mov	r3, r1
 8042f00:	4620      	mov	r0, r4
 8042f02:	4629      	mov	r1, r5
 8042f04:	f7dd f9fa 	bl	80202fc <__adddf3>
 8042f08:	4604      	mov	r4, r0
 8042f0a:	460d      	mov	r5, r1
 8042f0c:	ec45 4b10 	vmov	d0, r4, r5
 8042f10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8042f14:	2d00      	cmp	r5, #0
 8042f16:	ee10 0a10 	vmov	r0, s0
 8042f1a:	4621      	mov	r1, r4
 8042f1c:	dc0f      	bgt.n	8042f3e <__ieee754_sqrt+0x62>
 8042f1e:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8042f22:	4330      	orrs	r0, r6
 8042f24:	d0f2      	beq.n	8042f0c <__ieee754_sqrt+0x30>
 8042f26:	b155      	cbz	r5, 8042f3e <__ieee754_sqrt+0x62>
 8042f28:	ee10 2a10 	vmov	r2, s0
 8042f2c:	4620      	mov	r0, r4
 8042f2e:	4629      	mov	r1, r5
 8042f30:	f7dd f9e2 	bl	80202f8 <__aeabi_dsub>
 8042f34:	4602      	mov	r2, r0
 8042f36:	460b      	mov	r3, r1
 8042f38:	f7dd fcc0 	bl	80208bc <__aeabi_ddiv>
 8042f3c:	e7e4      	b.n	8042f08 <__ieee754_sqrt+0x2c>
 8042f3e:	151b      	asrs	r3, r3, #20
 8042f40:	d073      	beq.n	804302a <__ieee754_sqrt+0x14e>
 8042f42:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8042f46:	07dd      	lsls	r5, r3, #31
 8042f48:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8042f4c:	bf48      	it	mi
 8042f4e:	0fc8      	lsrmi	r0, r1, #31
 8042f50:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8042f54:	bf44      	itt	mi
 8042f56:	0049      	lslmi	r1, r1, #1
 8042f58:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 8042f5c:	2500      	movs	r5, #0
 8042f5e:	1058      	asrs	r0, r3, #1
 8042f60:	0fcb      	lsrs	r3, r1, #31
 8042f62:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 8042f66:	0049      	lsls	r1, r1, #1
 8042f68:	2316      	movs	r3, #22
 8042f6a:	462c      	mov	r4, r5
 8042f6c:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8042f70:	19a7      	adds	r7, r4, r6
 8042f72:	4297      	cmp	r7, r2
 8042f74:	bfde      	ittt	le
 8042f76:	19bc      	addle	r4, r7, r6
 8042f78:	1bd2      	suble	r2, r2, r7
 8042f7a:	19ad      	addle	r5, r5, r6
 8042f7c:	0fcf      	lsrs	r7, r1, #31
 8042f7e:	3b01      	subs	r3, #1
 8042f80:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 8042f84:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8042f88:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8042f8c:	d1f0      	bne.n	8042f70 <__ieee754_sqrt+0x94>
 8042f8e:	f04f 0c20 	mov.w	ip, #32
 8042f92:	469e      	mov	lr, r3
 8042f94:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8042f98:	42a2      	cmp	r2, r4
 8042f9a:	eb06 070e 	add.w	r7, r6, lr
 8042f9e:	dc02      	bgt.n	8042fa6 <__ieee754_sqrt+0xca>
 8042fa0:	d112      	bne.n	8042fc8 <__ieee754_sqrt+0xec>
 8042fa2:	428f      	cmp	r7, r1
 8042fa4:	d810      	bhi.n	8042fc8 <__ieee754_sqrt+0xec>
 8042fa6:	2f00      	cmp	r7, #0
 8042fa8:	eb07 0e06 	add.w	lr, r7, r6
 8042fac:	da42      	bge.n	8043034 <__ieee754_sqrt+0x158>
 8042fae:	f1be 0f00 	cmp.w	lr, #0
 8042fb2:	db3f      	blt.n	8043034 <__ieee754_sqrt+0x158>
 8042fb4:	f104 0801 	add.w	r8, r4, #1
 8042fb8:	1b12      	subs	r2, r2, r4
 8042fba:	428f      	cmp	r7, r1
 8042fbc:	bf88      	it	hi
 8042fbe:	f102 32ff 	addhi.w	r2, r2, #4294967295	; 0xffffffff
 8042fc2:	1bc9      	subs	r1, r1, r7
 8042fc4:	4433      	add	r3, r6
 8042fc6:	4644      	mov	r4, r8
 8042fc8:	0052      	lsls	r2, r2, #1
 8042fca:	f1bc 0c01 	subs.w	ip, ip, #1
 8042fce:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 8042fd2:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8042fd6:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8042fda:	d1dd      	bne.n	8042f98 <__ieee754_sqrt+0xbc>
 8042fdc:	430a      	orrs	r2, r1
 8042fde:	d006      	beq.n	8042fee <__ieee754_sqrt+0x112>
 8042fe0:	1c5c      	adds	r4, r3, #1
 8042fe2:	bf13      	iteet	ne
 8042fe4:	3301      	addne	r3, #1
 8042fe6:	3501      	addeq	r5, #1
 8042fe8:	4663      	moveq	r3, ip
 8042fea:	f023 0301 	bicne.w	r3, r3, #1
 8042fee:	106a      	asrs	r2, r5, #1
 8042ff0:	085b      	lsrs	r3, r3, #1
 8042ff2:	07e9      	lsls	r1, r5, #31
 8042ff4:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8042ff8:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8042ffc:	bf48      	it	mi
 8042ffe:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8043002:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 8043006:	461c      	mov	r4, r3
 8043008:	e780      	b.n	8042f0c <__ieee754_sqrt+0x30>
 804300a:	0aca      	lsrs	r2, r1, #11
 804300c:	3815      	subs	r0, #21
 804300e:	0549      	lsls	r1, r1, #21
 8043010:	2a00      	cmp	r2, #0
 8043012:	d0fa      	beq.n	804300a <__ieee754_sqrt+0x12e>
 8043014:	02d6      	lsls	r6, r2, #11
 8043016:	d50a      	bpl.n	804302e <__ieee754_sqrt+0x152>
 8043018:	f1c3 0420 	rsb	r4, r3, #32
 804301c:	fa21 f404 	lsr.w	r4, r1, r4
 8043020:	1e5d      	subs	r5, r3, #1
 8043022:	4099      	lsls	r1, r3
 8043024:	4322      	orrs	r2, r4
 8043026:	1b43      	subs	r3, r0, r5
 8043028:	e78b      	b.n	8042f42 <__ieee754_sqrt+0x66>
 804302a:	4618      	mov	r0, r3
 804302c:	e7f0      	b.n	8043010 <__ieee754_sqrt+0x134>
 804302e:	0052      	lsls	r2, r2, #1
 8043030:	3301      	adds	r3, #1
 8043032:	e7ef      	b.n	8043014 <__ieee754_sqrt+0x138>
 8043034:	46a0      	mov	r8, r4
 8043036:	e7bf      	b.n	8042fb8 <__ieee754_sqrt+0xdc>
 8043038:	7ff00000 	.word	0x7ff00000

0804303c <fabs>:
 804303c:	ec51 0b10 	vmov	r0, r1, d0
 8043040:	ee10 2a10 	vmov	r2, s0
 8043044:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8043048:	ec43 2b10 	vmov	d0, r2, r3
 804304c:	4770      	bx	lr

0804304e <finite>:
 804304e:	ee10 3a90 	vmov	r3, s1
 8043052:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 8043056:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 804305a:	0fc0      	lsrs	r0, r0, #31
 804305c:	4770      	bx	lr

0804305e <matherr>:
 804305e:	2000      	movs	r0, #0
 8043060:	4770      	bx	lr
 8043062:	0000      	movs	r0, r0
 8043064:	0000      	movs	r0, r0
	...

08043068 <nan>:
 8043068:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8043070 <nan+0x8>
 804306c:	4770      	bx	lr
 804306e:	bf00      	nop
 8043070:	00000000 	.word	0x00000000
 8043074:	7ff80000 	.word	0x7ff80000

08043078 <rint>:
 8043078:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 804307a:	ec51 0b10 	vmov	r0, r1, d0
 804307e:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8043082:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 8043086:	2e13      	cmp	r6, #19
 8043088:	460b      	mov	r3, r1
 804308a:	ee10 4a10 	vmov	r4, s0
 804308e:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 8043092:	dc56      	bgt.n	8043142 <rint+0xca>
 8043094:	2e00      	cmp	r6, #0
 8043096:	da2b      	bge.n	80430f0 <rint+0x78>
 8043098:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 804309c:	4302      	orrs	r2, r0
 804309e:	d023      	beq.n	80430e8 <rint+0x70>
 80430a0:	f3c1 0213 	ubfx	r2, r1, #0, #20
 80430a4:	4302      	orrs	r2, r0
 80430a6:	4254      	negs	r4, r2
 80430a8:	4314      	orrs	r4, r2
 80430aa:	0c4b      	lsrs	r3, r1, #17
 80430ac:	0b24      	lsrs	r4, r4, #12
 80430ae:	045b      	lsls	r3, r3, #17
 80430b0:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 80430b4:	ea44 0103 	orr.w	r1, r4, r3
 80430b8:	460b      	mov	r3, r1
 80430ba:	492f      	ldr	r1, [pc, #188]	; (8043178 <rint+0x100>)
 80430bc:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
 80430c0:	e9d1 6700 	ldrd	r6, r7, [r1]
 80430c4:	4602      	mov	r2, r0
 80430c6:	4639      	mov	r1, r7
 80430c8:	4630      	mov	r0, r6
 80430ca:	f7dd f917 	bl	80202fc <__adddf3>
 80430ce:	e9cd 0100 	strd	r0, r1, [sp]
 80430d2:	463b      	mov	r3, r7
 80430d4:	4632      	mov	r2, r6
 80430d6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80430da:	f7dd f90d 	bl	80202f8 <__aeabi_dsub>
 80430de:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80430e2:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 80430e6:	4639      	mov	r1, r7
 80430e8:	ec41 0b10 	vmov	d0, r0, r1
 80430ec:	b003      	add	sp, #12
 80430ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80430f0:	4a22      	ldr	r2, [pc, #136]	; (804317c <rint+0x104>)
 80430f2:	4132      	asrs	r2, r6
 80430f4:	ea01 0702 	and.w	r7, r1, r2
 80430f8:	4307      	orrs	r7, r0
 80430fa:	d0f5      	beq.n	80430e8 <rint+0x70>
 80430fc:	0852      	lsrs	r2, r2, #1
 80430fe:	4011      	ands	r1, r2
 8043100:	430c      	orrs	r4, r1
 8043102:	d00b      	beq.n	804311c <rint+0xa4>
 8043104:	ea23 0202 	bic.w	r2, r3, r2
 8043108:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 804310c:	2e13      	cmp	r6, #19
 804310e:	fa43 f306 	asr.w	r3, r3, r6
 8043112:	bf0c      	ite	eq
 8043114:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 8043118:	2400      	movne	r4, #0
 804311a:	4313      	orrs	r3, r2
 804311c:	4916      	ldr	r1, [pc, #88]	; (8043178 <rint+0x100>)
 804311e:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 8043122:	4622      	mov	r2, r4
 8043124:	e9d5 4500 	ldrd	r4, r5, [r5]
 8043128:	4620      	mov	r0, r4
 804312a:	4629      	mov	r1, r5
 804312c:	f7dd f8e6 	bl	80202fc <__adddf3>
 8043130:	e9cd 0100 	strd	r0, r1, [sp]
 8043134:	4622      	mov	r2, r4
 8043136:	462b      	mov	r3, r5
 8043138:	e9dd 0100 	ldrd	r0, r1, [sp]
 804313c:	f7dd f8dc 	bl	80202f8 <__aeabi_dsub>
 8043140:	e7d2      	b.n	80430e8 <rint+0x70>
 8043142:	2e33      	cmp	r6, #51	; 0x33
 8043144:	dd07      	ble.n	8043156 <rint+0xde>
 8043146:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 804314a:	d1cd      	bne.n	80430e8 <rint+0x70>
 804314c:	ee10 2a10 	vmov	r2, s0
 8043150:	f7dd f8d4 	bl	80202fc <__adddf3>
 8043154:	e7c8      	b.n	80430e8 <rint+0x70>
 8043156:	f2a2 4613 	subw	r6, r2, #1043	; 0x413
 804315a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 804315e:	40f2      	lsrs	r2, r6
 8043160:	4210      	tst	r0, r2
 8043162:	d0c1      	beq.n	80430e8 <rint+0x70>
 8043164:	0852      	lsrs	r2, r2, #1
 8043166:	4210      	tst	r0, r2
 8043168:	bf1f      	itttt	ne
 804316a:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 804316e:	ea20 0202 	bicne.w	r2, r0, r2
 8043172:	4134      	asrne	r4, r6
 8043174:	4314      	orrne	r4, r2
 8043176:	e7d1      	b.n	804311c <rint+0xa4>
 8043178:	08056738 	.word	0x08056738
 804317c:	000fffff 	.word	0x000fffff

08043180 <scalbn>:
 8043180:	b570      	push	{r4, r5, r6, lr}
 8043182:	ec55 4b10 	vmov	r4, r5, d0
 8043186:	f3c5 520a 	ubfx	r2, r5, #20, #11
 804318a:	4606      	mov	r6, r0
 804318c:	462b      	mov	r3, r5
 804318e:	b9aa      	cbnz	r2, 80431bc <scalbn+0x3c>
 8043190:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8043194:	4323      	orrs	r3, r4
 8043196:	d03b      	beq.n	8043210 <scalbn+0x90>
 8043198:	4b31      	ldr	r3, [pc, #196]	; (8043260 <scalbn+0xe0>)
 804319a:	4629      	mov	r1, r5
 804319c:	2200      	movs	r2, #0
 804319e:	ee10 0a10 	vmov	r0, s0
 80431a2:	f7dd fa61 	bl	8020668 <__aeabi_dmul>
 80431a6:	4b2f      	ldr	r3, [pc, #188]	; (8043264 <scalbn+0xe4>)
 80431a8:	429e      	cmp	r6, r3
 80431aa:	4604      	mov	r4, r0
 80431ac:	460d      	mov	r5, r1
 80431ae:	da12      	bge.n	80431d6 <scalbn+0x56>
 80431b0:	a327      	add	r3, pc, #156	; (adr r3, 8043250 <scalbn+0xd0>)
 80431b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80431b6:	f7dd fa57 	bl	8020668 <__aeabi_dmul>
 80431ba:	e009      	b.n	80431d0 <scalbn+0x50>
 80431bc:	f240 71ff 	movw	r1, #2047	; 0x7ff
 80431c0:	428a      	cmp	r2, r1
 80431c2:	d10c      	bne.n	80431de <scalbn+0x5e>
 80431c4:	ee10 2a10 	vmov	r2, s0
 80431c8:	4620      	mov	r0, r4
 80431ca:	4629      	mov	r1, r5
 80431cc:	f7dd f896 	bl	80202fc <__adddf3>
 80431d0:	4604      	mov	r4, r0
 80431d2:	460d      	mov	r5, r1
 80431d4:	e01c      	b.n	8043210 <scalbn+0x90>
 80431d6:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80431da:	460b      	mov	r3, r1
 80431dc:	3a36      	subs	r2, #54	; 0x36
 80431de:	4432      	add	r2, r6
 80431e0:	f240 71fe 	movw	r1, #2046	; 0x7fe
 80431e4:	428a      	cmp	r2, r1
 80431e6:	dd0b      	ble.n	8043200 <scalbn+0x80>
 80431e8:	ec45 4b11 	vmov	d1, r4, r5
 80431ec:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 8043258 <scalbn+0xd8>
 80431f0:	f000 f9f0 	bl	80435d4 <copysign>
 80431f4:	a318      	add	r3, pc, #96	; (adr r3, 8043258 <scalbn+0xd8>)
 80431f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80431fa:	ec51 0b10 	vmov	r0, r1, d0
 80431fe:	e7da      	b.n	80431b6 <scalbn+0x36>
 8043200:	2a00      	cmp	r2, #0
 8043202:	dd08      	ble.n	8043216 <scalbn+0x96>
 8043204:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8043208:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 804320c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8043210:	ec45 4b10 	vmov	d0, r4, r5
 8043214:	bd70      	pop	{r4, r5, r6, pc}
 8043216:	f112 0f35 	cmn.w	r2, #53	; 0x35
 804321a:	da0d      	bge.n	8043238 <scalbn+0xb8>
 804321c:	f24c 3350 	movw	r3, #50000	; 0xc350
 8043220:	429e      	cmp	r6, r3
 8043222:	ec45 4b11 	vmov	d1, r4, r5
 8043226:	dce1      	bgt.n	80431ec <scalbn+0x6c>
 8043228:	ed9f 0b09 	vldr	d0, [pc, #36]	; 8043250 <scalbn+0xd0>
 804322c:	f000 f9d2 	bl	80435d4 <copysign>
 8043230:	a307      	add	r3, pc, #28	; (adr r3, 8043250 <scalbn+0xd0>)
 8043232:	e9d3 2300 	ldrd	r2, r3, [r3]
 8043236:	e7e0      	b.n	80431fa <scalbn+0x7a>
 8043238:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 804323c:	3236      	adds	r2, #54	; 0x36
 804323e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8043242:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8043246:	4620      	mov	r0, r4
 8043248:	4629      	mov	r1, r5
 804324a:	2200      	movs	r2, #0
 804324c:	4b06      	ldr	r3, [pc, #24]	; (8043268 <scalbn+0xe8>)
 804324e:	e7b2      	b.n	80431b6 <scalbn+0x36>
 8043250:	c2f8f359 	.word	0xc2f8f359
 8043254:	01a56e1f 	.word	0x01a56e1f
 8043258:	8800759c 	.word	0x8800759c
 804325c:	7e37e43c 	.word	0x7e37e43c
 8043260:	43500000 	.word	0x43500000
 8043264:	ffff3cb0 	.word	0xffff3cb0
 8043268:	3c900000 	.word	0x3c900000
 804326c:	00000000 	.word	0x00000000

08043270 <__ieee754_log>:
 8043270:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8043274:	ec51 0b10 	vmov	r0, r1, d0
 8043278:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 804327c:	b087      	sub	sp, #28
 804327e:	460d      	mov	r5, r1
 8043280:	da27      	bge.n	80432d2 <__ieee754_log+0x62>
 8043282:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8043286:	4303      	orrs	r3, r0
 8043288:	ee10 2a10 	vmov	r2, s0
 804328c:	d10a      	bne.n	80432a4 <__ieee754_log+0x34>
 804328e:	49cc      	ldr	r1, [pc, #816]	; (80435c0 <__ieee754_log+0x350>)
 8043290:	2200      	movs	r2, #0
 8043292:	2300      	movs	r3, #0
 8043294:	2000      	movs	r0, #0
 8043296:	f7dd fb11 	bl	80208bc <__aeabi_ddiv>
 804329a:	ec41 0b10 	vmov	d0, r0, r1
 804329e:	b007      	add	sp, #28
 80432a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80432a4:	2900      	cmp	r1, #0
 80432a6:	da05      	bge.n	80432b4 <__ieee754_log+0x44>
 80432a8:	460b      	mov	r3, r1
 80432aa:	f7dd f825 	bl	80202f8 <__aeabi_dsub>
 80432ae:	2200      	movs	r2, #0
 80432b0:	2300      	movs	r3, #0
 80432b2:	e7f0      	b.n	8043296 <__ieee754_log+0x26>
 80432b4:	4bc3      	ldr	r3, [pc, #780]	; (80435c4 <__ieee754_log+0x354>)
 80432b6:	2200      	movs	r2, #0
 80432b8:	f7dd f9d6 	bl	8020668 <__aeabi_dmul>
 80432bc:	f06f 0335 	mvn.w	r3, #53	; 0x35
 80432c0:	460d      	mov	r5, r1
 80432c2:	4ac1      	ldr	r2, [pc, #772]	; (80435c8 <__ieee754_log+0x358>)
 80432c4:	4295      	cmp	r5, r2
 80432c6:	dd06      	ble.n	80432d6 <__ieee754_log+0x66>
 80432c8:	4602      	mov	r2, r0
 80432ca:	460b      	mov	r3, r1
 80432cc:	f7dd f816 	bl	80202fc <__adddf3>
 80432d0:	e7e3      	b.n	804329a <__ieee754_log+0x2a>
 80432d2:	2300      	movs	r3, #0
 80432d4:	e7f5      	b.n	80432c2 <__ieee754_log+0x52>
 80432d6:	152c      	asrs	r4, r5, #20
 80432d8:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 80432dc:	f3c5 0513 	ubfx	r5, r5, #0, #20
 80432e0:	441c      	add	r4, r3
 80432e2:	f505 2315 	add.w	r3, r5, #610304	; 0x95000
 80432e6:	f603 7364 	addw	r3, r3, #3940	; 0xf64
 80432ea:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80432ee:	f083 527f 	eor.w	r2, r3, #1069547520	; 0x3fc00000
 80432f2:	f482 1240 	eor.w	r2, r2, #3145728	; 0x300000
 80432f6:	ea42 0105 	orr.w	r1, r2, r5
 80432fa:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 80432fe:	2200      	movs	r2, #0
 8043300:	4bb2      	ldr	r3, [pc, #712]	; (80435cc <__ieee754_log+0x35c>)
 8043302:	f7dc fff9 	bl	80202f8 <__aeabi_dsub>
 8043306:	1cab      	adds	r3, r5, #2
 8043308:	f3c3 0313 	ubfx	r3, r3, #0, #20
 804330c:	2b02      	cmp	r3, #2
 804330e:	4682      	mov	sl, r0
 8043310:	468b      	mov	fp, r1
 8043312:	f04f 0200 	mov.w	r2, #0
 8043316:	dc53      	bgt.n	80433c0 <__ieee754_log+0x150>
 8043318:	2300      	movs	r3, #0
 804331a:	f7dd fc0d 	bl	8020b38 <__aeabi_dcmpeq>
 804331e:	b1d0      	cbz	r0, 8043356 <__ieee754_log+0xe6>
 8043320:	2c00      	cmp	r4, #0
 8043322:	f000 8120 	beq.w	8043566 <__ieee754_log+0x2f6>
 8043326:	4620      	mov	r0, r4
 8043328:	f7dd f934 	bl	8020594 <__aeabi_i2d>
 804332c:	a390      	add	r3, pc, #576	; (adr r3, 8043570 <__ieee754_log+0x300>)
 804332e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8043332:	4606      	mov	r6, r0
 8043334:	460f      	mov	r7, r1
 8043336:	f7dd f997 	bl	8020668 <__aeabi_dmul>
 804333a:	a38f      	add	r3, pc, #572	; (adr r3, 8043578 <__ieee754_log+0x308>)
 804333c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8043340:	4604      	mov	r4, r0
 8043342:	460d      	mov	r5, r1
 8043344:	4630      	mov	r0, r6
 8043346:	4639      	mov	r1, r7
 8043348:	f7dd f98e 	bl	8020668 <__aeabi_dmul>
 804334c:	4602      	mov	r2, r0
 804334e:	460b      	mov	r3, r1
 8043350:	4620      	mov	r0, r4
 8043352:	4629      	mov	r1, r5
 8043354:	e7ba      	b.n	80432cc <__ieee754_log+0x5c>
 8043356:	a38a      	add	r3, pc, #552	; (adr r3, 8043580 <__ieee754_log+0x310>)
 8043358:	e9d3 2300 	ldrd	r2, r3, [r3]
 804335c:	4650      	mov	r0, sl
 804335e:	4659      	mov	r1, fp
 8043360:	f7dd f982 	bl	8020668 <__aeabi_dmul>
 8043364:	4602      	mov	r2, r0
 8043366:	460b      	mov	r3, r1
 8043368:	2000      	movs	r0, #0
 804336a:	4999      	ldr	r1, [pc, #612]	; (80435d0 <__ieee754_log+0x360>)
 804336c:	f7dc ffc4 	bl	80202f8 <__aeabi_dsub>
 8043370:	4652      	mov	r2, sl
 8043372:	4606      	mov	r6, r0
 8043374:	460f      	mov	r7, r1
 8043376:	465b      	mov	r3, fp
 8043378:	4650      	mov	r0, sl
 804337a:	4659      	mov	r1, fp
 804337c:	f7dd f974 	bl	8020668 <__aeabi_dmul>
 8043380:	4602      	mov	r2, r0
 8043382:	460b      	mov	r3, r1
 8043384:	4630      	mov	r0, r6
 8043386:	4639      	mov	r1, r7
 8043388:	f7dd f96e 	bl	8020668 <__aeabi_dmul>
 804338c:	4606      	mov	r6, r0
 804338e:	460f      	mov	r7, r1
 8043390:	b914      	cbnz	r4, 8043398 <__ieee754_log+0x128>
 8043392:	4632      	mov	r2, r6
 8043394:	463b      	mov	r3, r7
 8043396:	e0a0      	b.n	80434da <__ieee754_log+0x26a>
 8043398:	4620      	mov	r0, r4
 804339a:	f7dd f8fb 	bl	8020594 <__aeabi_i2d>
 804339e:	a374      	add	r3, pc, #464	; (adr r3, 8043570 <__ieee754_log+0x300>)
 80433a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80433a4:	4680      	mov	r8, r0
 80433a6:	4689      	mov	r9, r1
 80433a8:	f7dd f95e 	bl	8020668 <__aeabi_dmul>
 80433ac:	a372      	add	r3, pc, #456	; (adr r3, 8043578 <__ieee754_log+0x308>)
 80433ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80433b2:	4604      	mov	r4, r0
 80433b4:	460d      	mov	r5, r1
 80433b6:	4640      	mov	r0, r8
 80433b8:	4649      	mov	r1, r9
 80433ba:	f7dd f955 	bl	8020668 <__aeabi_dmul>
 80433be:	e0a5      	b.n	804350c <__ieee754_log+0x29c>
 80433c0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80433c4:	f7dc ff9a 	bl	80202fc <__adddf3>
 80433c8:	4602      	mov	r2, r0
 80433ca:	460b      	mov	r3, r1
 80433cc:	4650      	mov	r0, sl
 80433ce:	4659      	mov	r1, fp
 80433d0:	f7dd fa74 	bl	80208bc <__aeabi_ddiv>
 80433d4:	e9cd 0100 	strd	r0, r1, [sp]
 80433d8:	4620      	mov	r0, r4
 80433da:	f7dd f8db 	bl	8020594 <__aeabi_i2d>
 80433de:	e9dd 2300 	ldrd	r2, r3, [sp]
 80433e2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80433e6:	4610      	mov	r0, r2
 80433e8:	4619      	mov	r1, r3
 80433ea:	f7dd f93d 	bl	8020668 <__aeabi_dmul>
 80433ee:	4602      	mov	r2, r0
 80433f0:	460b      	mov	r3, r1
 80433f2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80433f6:	f7dd f937 	bl	8020668 <__aeabi_dmul>
 80433fa:	a363      	add	r3, pc, #396	; (adr r3, 8043588 <__ieee754_log+0x318>)
 80433fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8043400:	4680      	mov	r8, r0
 8043402:	4689      	mov	r9, r1
 8043404:	f7dd f930 	bl	8020668 <__aeabi_dmul>
 8043408:	a361      	add	r3, pc, #388	; (adr r3, 8043590 <__ieee754_log+0x320>)
 804340a:	e9d3 2300 	ldrd	r2, r3, [r3]
 804340e:	f7dc ff75 	bl	80202fc <__adddf3>
 8043412:	4642      	mov	r2, r8
 8043414:	464b      	mov	r3, r9
 8043416:	f7dd f927 	bl	8020668 <__aeabi_dmul>
 804341a:	a35f      	add	r3, pc, #380	; (adr r3, 8043598 <__ieee754_log+0x328>)
 804341c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8043420:	f7dc ff6c 	bl	80202fc <__adddf3>
 8043424:	4642      	mov	r2, r8
 8043426:	464b      	mov	r3, r9
 8043428:	f7dd f91e 	bl	8020668 <__aeabi_dmul>
 804342c:	a35c      	add	r3, pc, #368	; (adr r3, 80435a0 <__ieee754_log+0x330>)
 804342e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8043432:	f7dc ff63 	bl	80202fc <__adddf3>
 8043436:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 804343a:	f7dd f915 	bl	8020668 <__aeabi_dmul>
 804343e:	a35a      	add	r3, pc, #360	; (adr r3, 80435a8 <__ieee754_log+0x338>)
 8043440:	e9d3 2300 	ldrd	r2, r3, [r3]
 8043444:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8043448:	4640      	mov	r0, r8
 804344a:	4649      	mov	r1, r9
 804344c:	f7dd f90c 	bl	8020668 <__aeabi_dmul>
 8043450:	a357      	add	r3, pc, #348	; (adr r3, 80435b0 <__ieee754_log+0x340>)
 8043452:	e9d3 2300 	ldrd	r2, r3, [r3]
 8043456:	f7dc ff51 	bl	80202fc <__adddf3>
 804345a:	4642      	mov	r2, r8
 804345c:	464b      	mov	r3, r9
 804345e:	f7dd f903 	bl	8020668 <__aeabi_dmul>
 8043462:	a355      	add	r3, pc, #340	; (adr r3, 80435b8 <__ieee754_log+0x348>)
 8043464:	e9d3 2300 	ldrd	r2, r3, [r3]
 8043468:	f7dc ff48 	bl	80202fc <__adddf3>
 804346c:	4642      	mov	r2, r8
 804346e:	464b      	mov	r3, r9
 8043470:	f7dd f8fa 	bl	8020668 <__aeabi_dmul>
 8043474:	f5a5 26c2 	sub.w	r6, r5, #397312	; 0x61000
 8043478:	4602      	mov	r2, r0
 804347a:	460b      	mov	r3, r1
 804347c:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 8043480:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8043484:	f7dc ff3a 	bl	80202fc <__adddf3>
 8043488:	f2a6 467a 	subw	r6, r6, #1146	; 0x47a
 804348c:	3551      	adds	r5, #81	; 0x51
 804348e:	4335      	orrs	r5, r6
 8043490:	2d00      	cmp	r5, #0
 8043492:	4680      	mov	r8, r0
 8043494:	4689      	mov	r9, r1
 8043496:	dd48      	ble.n	804352a <__ieee754_log+0x2ba>
 8043498:	2200      	movs	r2, #0
 804349a:	4b4d      	ldr	r3, [pc, #308]	; (80435d0 <__ieee754_log+0x360>)
 804349c:	4650      	mov	r0, sl
 804349e:	4659      	mov	r1, fp
 80434a0:	f7dd f8e2 	bl	8020668 <__aeabi_dmul>
 80434a4:	4652      	mov	r2, sl
 80434a6:	465b      	mov	r3, fp
 80434a8:	f7dd f8de 	bl	8020668 <__aeabi_dmul>
 80434ac:	4602      	mov	r2, r0
 80434ae:	460b      	mov	r3, r1
 80434b0:	4606      	mov	r6, r0
 80434b2:	460f      	mov	r7, r1
 80434b4:	4640      	mov	r0, r8
 80434b6:	4649      	mov	r1, r9
 80434b8:	f7dc ff20 	bl	80202fc <__adddf3>
 80434bc:	e9dd 2300 	ldrd	r2, r3, [sp]
 80434c0:	f7dd f8d2 	bl	8020668 <__aeabi_dmul>
 80434c4:	4680      	mov	r8, r0
 80434c6:	4689      	mov	r9, r1
 80434c8:	b964      	cbnz	r4, 80434e4 <__ieee754_log+0x274>
 80434ca:	4602      	mov	r2, r0
 80434cc:	460b      	mov	r3, r1
 80434ce:	4630      	mov	r0, r6
 80434d0:	4639      	mov	r1, r7
 80434d2:	f7dc ff11 	bl	80202f8 <__aeabi_dsub>
 80434d6:	4602      	mov	r2, r0
 80434d8:	460b      	mov	r3, r1
 80434da:	4650      	mov	r0, sl
 80434dc:	4659      	mov	r1, fp
 80434de:	f7dc ff0b 	bl	80202f8 <__aeabi_dsub>
 80434e2:	e6da      	b.n	804329a <__ieee754_log+0x2a>
 80434e4:	a322      	add	r3, pc, #136	; (adr r3, 8043570 <__ieee754_log+0x300>)
 80434e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80434ea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80434ee:	f7dd f8bb 	bl	8020668 <__aeabi_dmul>
 80434f2:	a321      	add	r3, pc, #132	; (adr r3, 8043578 <__ieee754_log+0x308>)
 80434f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80434f8:	4604      	mov	r4, r0
 80434fa:	460d      	mov	r5, r1
 80434fc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8043500:	f7dd f8b2 	bl	8020668 <__aeabi_dmul>
 8043504:	4642      	mov	r2, r8
 8043506:	464b      	mov	r3, r9
 8043508:	f7dc fef8 	bl	80202fc <__adddf3>
 804350c:	4602      	mov	r2, r0
 804350e:	460b      	mov	r3, r1
 8043510:	4630      	mov	r0, r6
 8043512:	4639      	mov	r1, r7
 8043514:	f7dc fef0 	bl	80202f8 <__aeabi_dsub>
 8043518:	4652      	mov	r2, sl
 804351a:	465b      	mov	r3, fp
 804351c:	f7dc feec 	bl	80202f8 <__aeabi_dsub>
 8043520:	4602      	mov	r2, r0
 8043522:	460b      	mov	r3, r1
 8043524:	4620      	mov	r0, r4
 8043526:	4629      	mov	r1, r5
 8043528:	e7d9      	b.n	80434de <__ieee754_log+0x26e>
 804352a:	4602      	mov	r2, r0
 804352c:	460b      	mov	r3, r1
 804352e:	4650      	mov	r0, sl
 8043530:	4659      	mov	r1, fp
 8043532:	f7dc fee1 	bl	80202f8 <__aeabi_dsub>
 8043536:	e9dd 2300 	ldrd	r2, r3, [sp]
 804353a:	f7dd f895 	bl	8020668 <__aeabi_dmul>
 804353e:	4606      	mov	r6, r0
 8043540:	460f      	mov	r7, r1
 8043542:	2c00      	cmp	r4, #0
 8043544:	f43f af25 	beq.w	8043392 <__ieee754_log+0x122>
 8043548:	a309      	add	r3, pc, #36	; (adr r3, 8043570 <__ieee754_log+0x300>)
 804354a:	e9d3 2300 	ldrd	r2, r3, [r3]
 804354e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8043552:	f7dd f889 	bl	8020668 <__aeabi_dmul>
 8043556:	a308      	add	r3, pc, #32	; (adr r3, 8043578 <__ieee754_log+0x308>)
 8043558:	e9d3 2300 	ldrd	r2, r3, [r3]
 804355c:	4604      	mov	r4, r0
 804355e:	460d      	mov	r5, r1
 8043560:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8043564:	e729      	b.n	80433ba <__ieee754_log+0x14a>
 8043566:	2000      	movs	r0, #0
 8043568:	2100      	movs	r1, #0
 804356a:	e696      	b.n	804329a <__ieee754_log+0x2a>
 804356c:	f3af 8000 	nop.w
 8043570:	fee00000 	.word	0xfee00000
 8043574:	3fe62e42 	.word	0x3fe62e42
 8043578:	35793c76 	.word	0x35793c76
 804357c:	3dea39ef 	.word	0x3dea39ef
 8043580:	55555555 	.word	0x55555555
 8043584:	3fd55555 	.word	0x3fd55555
 8043588:	df3e5244 	.word	0xdf3e5244
 804358c:	3fc2f112 	.word	0x3fc2f112
 8043590:	96cb03de 	.word	0x96cb03de
 8043594:	3fc74664 	.word	0x3fc74664
 8043598:	94229359 	.word	0x94229359
 804359c:	3fd24924 	.word	0x3fd24924
 80435a0:	55555593 	.word	0x55555593
 80435a4:	3fe55555 	.word	0x3fe55555
 80435a8:	d078c69f 	.word	0xd078c69f
 80435ac:	3fc39a09 	.word	0x3fc39a09
 80435b0:	1d8e78af 	.word	0x1d8e78af
 80435b4:	3fcc71c5 	.word	0x3fcc71c5
 80435b8:	9997fa04 	.word	0x9997fa04
 80435bc:	3fd99999 	.word	0x3fd99999
 80435c0:	c3500000 	.word	0xc3500000
 80435c4:	43500000 	.word	0x43500000
 80435c8:	7fefffff 	.word	0x7fefffff
 80435cc:	3ff00000 	.word	0x3ff00000
 80435d0:	3fe00000 	.word	0x3fe00000

080435d4 <copysign>:
 80435d4:	ec51 0b10 	vmov	r0, r1, d0
 80435d8:	ee11 0a90 	vmov	r0, s3
 80435dc:	ee10 2a10 	vmov	r2, s0
 80435e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80435e4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80435e8:	ea41 0300 	orr.w	r3, r1, r0
 80435ec:	ec43 2b10 	vmov	d0, r2, r3
 80435f0:	4770      	bx	lr
	...

080435f4 <_init>:
 80435f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80435f6:	bf00      	nop
 80435f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80435fa:	bc08      	pop	{r3}
 80435fc:	469e      	mov	lr, r3
 80435fe:	4770      	bx	lr

08043600 <_fini>:
 8043600:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8043602:	bf00      	nop
 8043604:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8043606:	bc08      	pop	{r3}
 8043608:	469e      	mov	lr, r3
 804360a:	4770      	bx	lr
