

================================================================
== Vitis HLS Report for 'OutputLayer'
================================================================
* Date:           Sat May 14 16:00:08 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        OutputLayer
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |        ?|        ?|         3|          1|          1|      ?|       yes|
        |- Loop 2  |        0|        7|         8|          1|          1|  0 ~ 1|       yes|
        |- Loop 3  |        ?|        ?|         3|          1|          1|      ?|       yes|
        |- Loop 4  |        ?|        ?|         3|          1|          1|      ?|       yes|
        |- Loop 5  |        0|        9|        10|          1|          1|  0 ~ 1|       yes|
        |- Loop 6  |        ?|        ?|         3|          1|          1|      ?|       yes|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 10
  * Pipeline-2: initiation interval (II) = 1, depth = 3
  * Pipeline-3: initiation interval (II) = 1, depth = 3
  * Pipeline-4: initiation interval (II) = 1, depth = 8
  * Pipeline-5: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 74
* Pipeline : 6
  Pipeline-0 : II = 1, D = 3, States = { 9 10 11 }
  Pipeline-1 : II = 1, D = 10, States = { 13 14 15 16 17 18 19 20 21 22 }
  Pipeline-2 : II = 1, D = 3, States = { 30 31 32 }
  Pipeline-3 : II = 1, D = 3, States = { 43 44 45 }
  Pipeline-4 : II = 1, D = 8, States = { 51 52 53 54 55 56 57 58 }
  Pipeline-5 : II = 1, D = 3, States = { 60 61 62 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 12 50 43 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 12 10 
10 --> 11 
11 --> 9 
12 --> 13 
13 --> 23 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 13 
23 --> 24 33 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 33 31 
31 --> 32 
32 --> 30 
33 --> 34 42 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 
43 --> 46 44 
44 --> 45 
45 --> 43 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 59 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 51 
59 --> 67 60 
60 --> 63 61 
61 --> 62 
62 --> 60 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 42 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 42 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.47>
ST_1 : Operation 75 [1/1] (1.00ns)   --->   "%ddrtobram_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %ddrtobram" [OutputLayer/main.cpp:6]   --->   Operation 75 'read' 'ddrtobram_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 76 [1/1] (1.00ns)   --->   "%dim_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dim" [OutputLayer/main.cpp:6]   --->   Operation 76 'read' 'dim_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 77 [1/1] (1.00ns)   --->   "%dy_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dy" [OutputLayer/main.cpp:6]   --->   Operation 77 'read' 'dy_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 78 [1/1] (1.00ns)   --->   "%y_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %y" [OutputLayer/main.cpp:6]   --->   Operation 78 'read' 'y_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%empty = trunc i32 %dim_read" [OutputLayer/main.cpp:6]   --->   Operation 79 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%p_cast = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %dim_read, i32 1, i32 31" [OutputLayer/main.cpp:6]   --->   Operation 80 'partselect' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (2.47ns)   --->   "%empty_38 = icmp_ne  i31 %p_cast, i31 0" [OutputLayer/main.cpp:6]   --->   Operation 81 'icmp' 'empty_38' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6"   --->   Operation 82 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem, void @empty_9, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_11, void @empty, void @empty_7, i32 16, i32 16, i32 16, i32 16, void @empty_7, void @empty_7"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem"   --->   Operation 84 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_1, void @empty_8, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_2"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty_10, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_2"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dy, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_1, void @empty_12, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_2"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dy, void @empty_10, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_2"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %bram_y, void @empty_3, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %bram_y, i64 666, i64 207, i64 4294967295"   --->   Operation 90 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %bram_y"   --->   Operation 91 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %bram_dy, void @empty_3, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %bram_dy, i64 666, i64 207, i64 4294967295"   --->   Operation 93 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %bram_dy"   --->   Operation 94 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dim"   --->   Operation 95 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dim, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dim, void @empty_10, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %ddrtobram"   --->   Operation 98 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %ddrtobram, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %ddrtobram, void @empty_10, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_1, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i16 %bram_y"   --->   Operation 102 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i16 %bram_dy"   --->   Operation 103 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%p_cast_cast = sext i31 %p_cast" [OutputLayer/main.cpp:6]   --->   Operation 104 'sext' 'p_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%p_cast8 = zext i1 %empty" [OutputLayer/main.cpp:6]   --->   Operation 105 'zext' 'p_cast8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (2.55ns)   --->   "%empty_36 = sub i32 %dim_read, i32 %p_cast8" [OutputLayer/main.cpp:6]   --->   Operation 106 'sub' 'empty_36' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%empty_37 = trunc i32 %empty_36" [OutputLayer/main.cpp:6]   --->   Operation 107 'trunc' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %ddrtobram_read, void, void" [OutputLayer/main.cpp:22]   --->   Operation 108 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %empty_38, void %loop-memcpy-residual-header5, void %loop-memcpy-expansion2.preheader" [OutputLayer/main.cpp:27]   --->   Operation 109 'br' 'br_ln27' <Predicate = (!ddrtobram_read)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%p_cast2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %y_read, i32 1, i32 31" [OutputLayer/main.cpp:6]   --->   Operation 110 'partselect' 'p_cast2' <Predicate = (!ddrtobram_read & empty_38)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%p_cast11_cast = sext i31 %p_cast2" [OutputLayer/main.cpp:6]   --->   Operation 111 'sext' 'p_cast11_cast' <Predicate = (!ddrtobram_read & empty_38)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i16 %gmem, i32 %p_cast11_cast" [OutputLayer/main.cpp:6]   --->   Operation 112 'getelementptr' 'gmem_addr_1' <Predicate = (!ddrtobram_read & empty_38)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%p_cast_cast39 = sext i31 %p_cast" [OutputLayer/main.cpp:6]   --->   Operation 113 'sext' 'p_cast_cast39' <Predicate = (!ddrtobram_read & empty_38)> <Delay = 0.00>
ST_2 : Operation 114 [7/7] (7.30ns)   --->   "%empty_57 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %p_cast_cast39" [OutputLayer/main.cpp:6]   --->   Operation 114 'readreq' 'empty_57' <Predicate = (!ddrtobram_read & empty_38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %empty_38, void %loop-memcpy-residual-header17, void %loop-memcpy-expansion14.preheader" [OutputLayer/main.cpp:23]   --->   Operation 115 'br' 'br_ln23' <Predicate = (ddrtobram_read)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%p_cast9 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %y_read, i32 1, i32 31" [OutputLayer/main.cpp:6]   --->   Operation 116 'partselect' 'p_cast9' <Predicate = (ddrtobram_read & empty_38)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%p_cast9_cast = sext i31 %p_cast9" [OutputLayer/main.cpp:6]   --->   Operation 117 'sext' 'p_cast9_cast' <Predicate = (ddrtobram_read & empty_38)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i16 %gmem, i32 %p_cast9_cast" [OutputLayer/main.cpp:6]   --->   Operation 118 'getelementptr' 'gmem_addr' <Predicate = (ddrtobram_read & empty_38)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%p_cast_cast38 = sext i31 %p_cast" [OutputLayer/main.cpp:6]   --->   Operation 119 'sext' 'p_cast_cast38' <Predicate = (ddrtobram_read & empty_38)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (7.30ns)   --->   "%empty_39 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem_addr, i32 %p_cast_cast38" [OutputLayer/main.cpp:6]   --->   Operation 120 'writereq' 'empty_39' <Predicate = (ddrtobram_read & empty_38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 121 [1/1] (1.58ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion14"   --->   Operation 121 'br' 'br_ln0' <Predicate = (ddrtobram_read & empty_38)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 122 [6/7] (7.30ns)   --->   "%empty_57 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %p_cast_cast39" [OutputLayer/main.cpp:6]   --->   Operation 122 'readreq' 'empty_57' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 123 [5/7] (7.30ns)   --->   "%empty_57 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %p_cast_cast39" [OutputLayer/main.cpp:6]   --->   Operation 123 'readreq' 'empty_57' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 124 [4/7] (7.30ns)   --->   "%empty_57 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %p_cast_cast39" [OutputLayer/main.cpp:6]   --->   Operation 124 'readreq' 'empty_57' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 125 [3/7] (7.30ns)   --->   "%empty_57 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %p_cast_cast39" [OutputLayer/main.cpp:6]   --->   Operation 125 'readreq' 'empty_57' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 126 [2/7] (7.30ns)   --->   "%empty_57 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %p_cast_cast39" [OutputLayer/main.cpp:6]   --->   Operation 126 'readreq' 'empty_57' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 127 [1/7] (7.30ns)   --->   "%empty_57 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %p_cast_cast39" [OutputLayer/main.cpp:6]   --->   Operation 127 'readreq' 'empty_57' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 128 [1/1] (1.58ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion2"   --->   Operation 128 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 9 <SV = 8> <Delay = 3.49>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%loop_index3 = phi i63 %empty_58, void %loop-memcpy-expansion2.split, i63 0, void %loop-memcpy-expansion2.preheader"   --->   Operation 129 'phi' 'loop_index3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (3.49ns)   --->   "%empty_58 = add i63 %loop_index3, i63 1"   --->   Operation 130 'add' 'empty_58' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 131 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (2.78ns)   --->   "%exitcond2617 = icmp_eq  i63 %loop_index3, i63 %p_cast_cast" [OutputLayer/main.cpp:6]   --->   Operation 132 'icmp' 'exitcond2617' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln6 = br i1 %exitcond2617, void %loop-memcpy-expansion2.split, void %loop-memcpy-residual-header5.loopexit" [OutputLayer/main.cpp:6]   --->   Operation 133 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "%empty_59 = trunc i63 %loop_index3"   --->   Operation 134 'trunc' 'empty_59' <Predicate = (!exitcond2617)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 135 [1/1] (7.30ns)   --->   "%gmem_addr_1_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr_1" [OutputLayer/main.cpp:6]   --->   Operation 135 'read' 'gmem_addr_1_read' <Predicate = (!exitcond2617)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%loop_index3_cast_cast = zext i10 %empty_59"   --->   Operation 136 'zext' 'loop_index3_cast_cast' <Predicate = (!exitcond2617)> <Delay = 0.00>
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "%bram_y_addr_1 = getelementptr i16 %bram_y, i32 0, i32 %loop_index3_cast_cast"   --->   Operation 137 'getelementptr' 'bram_y_addr_1' <Predicate = (!exitcond2617)> <Delay = 0.00>
ST_11 : Operation 138 [1/1] (3.25ns)   --->   "%store_ln6 = store void @_ssdm_op_Write.bram.i16, i10 %bram_y_addr_1, i16 %gmem_addr_1_read, i2 3" [OutputLayer/main.cpp:6]   --->   Operation 138 'store' 'store_ln6' <Predicate = (!exitcond2617)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_11 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion2"   --->   Operation 139 'br' 'br_ln0' <Predicate = (!exitcond2617)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 1.58>
ST_12 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-residual-header5"   --->   Operation 140 'br' 'br_ln0' <Predicate = (empty_38)> <Delay = 0.00>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "%empty_82 = trunc i32 %empty_36" [OutputLayer/main.cpp:6]   --->   Operation 141 'trunc' 'empty_82' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 142 [1/1] (0.00ns)   --->   "%empty_83 = trunc i32 %y_read" [OutputLayer/main.cpp:6]   --->   Operation 142 'trunc' 'empty_83' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 143 [1/1] (1.58ns)   --->   "%br_ln0 = br void %loop-memcpy-residual4"   --->   Operation 143 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 13 <SV = 10> <Delay = 4.37>
ST_13 : Operation 144 [1/1] (0.00ns)   --->   "%residual_loop_index6 = phi i1 %empty_69, void %loop-memcpy-residual4.split, i1 0, void %loop-memcpy-residual-header5"   --->   Operation 144 'phi' 'residual_loop_index6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 145 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 145 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 146 [1/1] (0.97ns)   --->   "%exitcond18tmp = xor i1 %residual_loop_index6, i1 %empty" [OutputLayer/main.cpp:6]   --->   Operation 146 'xor' 'exitcond18tmp' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 147 [1/1] (0.00ns)   --->   "%empty_60 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 1, i64 0"   --->   Operation 147 'speclooptripcount' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln6 = br i1 %exitcond18tmp, void %post-loop-memcpy-expansion1.loopexit, void %loop-memcpy-residual4.split" [OutputLayer/main.cpp:6]   --->   Operation 148 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 149 [1/1] (0.00ns)   --->   "%residual_loop_index6_cast44 = zext i1 %residual_loop_index6"   --->   Operation 149 'zext' 'residual_loop_index6_cast44' <Predicate = (exitcond18tmp)> <Delay = 0.00>
ST_13 : Operation 150 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp4 = add i32 %residual_loop_index6_cast44, i32 %y_read" [OutputLayer/main.cpp:6]   --->   Operation 150 'add' 'tmp4' <Predicate = (exitcond18tmp)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_13 : Operation 151 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%empty_62 = add i32 %tmp4, i32 %empty_36" [OutputLayer/main.cpp:6]   --->   Operation 151 'add' 'empty_62' <Predicate = (exitcond18tmp)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_13 : Operation 152 [1/1] (0.00ns)   --->   "%p_cast7 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_62, i32 1, i32 31" [OutputLayer/main.cpp:6]   --->   Operation 152 'partselect' 'p_cast7' <Predicate = (exitcond18tmp)> <Delay = 0.00>
ST_13 : Operation 153 [1/1] (0.00ns)   --->   "%p_cast20_cast = sext i31 %p_cast7" [OutputLayer/main.cpp:6]   --->   Operation 153 'sext' 'p_cast20_cast' <Predicate = (exitcond18tmp)> <Delay = 0.00>
ST_13 : Operation 154 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i16 %gmem, i32 %p_cast20_cast" [OutputLayer/main.cpp:6]   --->   Operation 154 'getelementptr' 'gmem_addr_3' <Predicate = (exitcond18tmp)> <Delay = 0.00>
ST_13 : Operation 155 [1/1] (0.97ns)   --->   "%empty_69 = xor i1 %residual_loop_index6, i1 1"   --->   Operation 155 'xor' 'empty_69' <Predicate = (exitcond18tmp)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 11> <Delay = 7.30>
ST_14 : Operation 156 [7/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_3, i32 1" [OutputLayer/main.cpp:6]   --->   Operation 156 'readreq' 'gmem_load_req' <Predicate = (exitcond18tmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 12> <Delay = 7.30>
ST_15 : Operation 157 [6/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_3, i32 1" [OutputLayer/main.cpp:6]   --->   Operation 157 'readreq' 'gmem_load_req' <Predicate = (exitcond18tmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 13> <Delay = 7.30>
ST_16 : Operation 158 [5/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_3, i32 1" [OutputLayer/main.cpp:6]   --->   Operation 158 'readreq' 'gmem_load_req' <Predicate = (exitcond18tmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 14> <Delay = 7.30>
ST_17 : Operation 159 [4/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_3, i32 1" [OutputLayer/main.cpp:6]   --->   Operation 159 'readreq' 'gmem_load_req' <Predicate = (exitcond18tmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 15> <Delay = 7.30>
ST_18 : Operation 160 [3/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_3, i32 1" [OutputLayer/main.cpp:6]   --->   Operation 160 'readreq' 'gmem_load_req' <Predicate = (exitcond18tmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 16> <Delay = 7.30>
ST_19 : Operation 161 [2/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_3, i32 1" [OutputLayer/main.cpp:6]   --->   Operation 161 'readreq' 'gmem_load_req' <Predicate = (exitcond18tmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 17> <Delay = 7.30>
ST_20 : Operation 162 [1/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_3, i32 1" [OutputLayer/main.cpp:6]   --->   Operation 162 'readreq' 'gmem_load_req' <Predicate = (exitcond18tmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 18> <Delay = 7.30>
ST_21 : Operation 163 [1/1] (7.30ns)   --->   "%gmem_addr_3_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %gmem_addr_3" [OutputLayer/main.cpp:6]   --->   Operation 163 'read' 'gmem_addr_3_read' <Predicate = (exitcond18tmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 164 [1/1] (0.97ns)   --->   "%empty_66 = xor i1 %residual_loop_index6, i1 %empty_82" [OutputLayer/main.cpp:6]   --->   Operation 164 'xor' 'empty_66' <Predicate = (exitcond18tmp)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 19> <Delay = 7.24>
ST_22 : Operation 165 [1/1] (0.00ns)   --->   "%residual_loop_index6_cast = zext i1 %residual_loop_index6"   --->   Operation 165 'zext' 'residual_loop_index6_cast' <Predicate = (exitcond18tmp)> <Delay = 0.00>
ST_22 : Operation 166 [1/1] (1.63ns)   --->   "%empty_61 = add i11 %residual_loop_index6_cast, i11 %empty_37" [OutputLayer/main.cpp:6]   --->   Operation 166 'add' 'empty_61' <Predicate = (exitcond18tmp)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node empty_68)   --->   "%tmp5 = xor i1 %empty_83, i1 %residual_loop_index6" [OutputLayer/main.cpp:6]   --->   Operation 167 'xor' 'tmp5' <Predicate = (exitcond18tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node empty_68)   --->   "%empty_63 = xor i1 %tmp5, i1 %empty_82" [OutputLayer/main.cpp:6]   --->   Operation 168 'xor' 'empty_63' <Predicate = (exitcond18tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node empty_68)   --->   "%tmp_4 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %empty_63, i3 0" [OutputLayer/main.cpp:6]   --->   Operation 169 'bitconcatenate' 'tmp_4' <Predicate = (exitcond18tmp)> <Delay = 0.00>
ST_22 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node empty_68)   --->   "%p_cast45 = zext i4 %tmp_4" [OutputLayer/main.cpp:6]   --->   Operation 170 'zext' 'p_cast45' <Predicate = (exitcond18tmp)> <Delay = 0.00>
ST_22 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node empty_68)   --->   "%empty_64 = lshr i16 %gmem_addr_3_read, i16 %p_cast45" [OutputLayer/main.cpp:6]   --->   Operation 171 'lshr' 'empty_64' <Predicate = (exitcond18tmp)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node empty_68)   --->   "%empty_65 = trunc i16 %empty_64" [OutputLayer/main.cpp:6]   --->   Operation 172 'trunc' 'empty_65' <Predicate = (exitcond18tmp)> <Delay = 0.00>
ST_22 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node empty_68)   --->   "%p_cast22_cast = zext i8 %empty_65" [OutputLayer/main.cpp:6]   --->   Operation 173 'zext' 'p_cast22_cast' <Predicate = (exitcond18tmp)> <Delay = 0.00>
ST_22 : Operation 174 [1/1] (0.00ns)   --->   "%p_cast46 = zext i1 %empty_66" [OutputLayer/main.cpp:6]   --->   Operation 174 'zext' 'p_cast46' <Predicate = (exitcond18tmp)> <Delay = 0.00>
ST_22 : Operation 175 [1/1] (1.85ns)   --->   "%empty_67 = shl i2 1, i2 %p_cast46" [OutputLayer/main.cpp:6]   --->   Operation 175 'shl' 'empty_67' <Predicate = (exitcond18tmp)> <Delay = 1.85> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node empty_68)   --->   "%tmp_5 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %empty_66, i3 0" [OutputLayer/main.cpp:6]   --->   Operation 176 'bitconcatenate' 'tmp_5' <Predicate = (exitcond18tmp)> <Delay = 0.00>
ST_22 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node empty_68)   --->   "%p_cast47 = zext i4 %tmp_5" [OutputLayer/main.cpp:6]   --->   Operation 177 'zext' 'p_cast47' <Predicate = (exitcond18tmp)> <Delay = 0.00>
ST_22 : Operation 178 [1/1] (3.98ns) (out node of the LUT)   --->   "%empty_68 = shl i16 %p_cast22_cast, i16 %p_cast47" [OutputLayer/main.cpp:6]   --->   Operation 178 'shl' 'empty_68' <Predicate = (exitcond18tmp)> <Delay = 3.98> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %empty_61, i32 1, i32 10" [OutputLayer/main.cpp:6]   --->   Operation 179 'partselect' 'tmp_6' <Predicate = (exitcond18tmp)> <Delay = 0.00>
ST_22 : Operation 180 [1/1] (0.00ns)   --->   "%p_cast24_cast = zext i10 %tmp_6" [OutputLayer/main.cpp:6]   --->   Operation 180 'zext' 'p_cast24_cast' <Predicate = (exitcond18tmp)> <Delay = 0.00>
ST_22 : Operation 181 [1/1] (0.00ns)   --->   "%bram_y_addr_3 = getelementptr i16 %bram_y, i32 0, i32 %p_cast24_cast" [OutputLayer/main.cpp:6]   --->   Operation 181 'getelementptr' 'bram_y_addr_3' <Predicate = (exitcond18tmp)> <Delay = 0.00>
ST_22 : Operation 182 [1/1] (3.25ns)   --->   "%store_ln6 = store void @_ssdm_op_Write.bram.p0i16, i10 %bram_y_addr_3, i16 %empty_68, i2 %empty_67" [OutputLayer/main.cpp:6]   --->   Operation 182 'store' 'store_ln6' <Predicate = (exitcond18tmp)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_22 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-residual4"   --->   Operation 183 'br' 'br_ln0' <Predicate = (exitcond18tmp)> <Delay = 0.00>

State 23 <SV = 11> <Delay = 7.30>
ST_23 : Operation 184 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %empty_38, void %loop-memcpy-residual-header, void %loop-memcpy-expansion.preheader" [OutputLayer/main.cpp:28]   --->   Operation 184 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 185 [1/1] (0.00ns)   --->   "%p_cast3 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %dy_read, i32 1, i32 31" [OutputLayer/main.cpp:6]   --->   Operation 185 'partselect' 'p_cast3' <Predicate = (empty_38)> <Delay = 0.00>
ST_23 : Operation 186 [1/1] (0.00ns)   --->   "%p_cast26_cast = sext i31 %p_cast3" [OutputLayer/main.cpp:6]   --->   Operation 186 'sext' 'p_cast26_cast' <Predicate = (empty_38)> <Delay = 0.00>
ST_23 : Operation 187 [1/1] (0.00ns)   --->   "%gmem_addr_5 = getelementptr i16 %gmem, i32 %p_cast26_cast" [OutputLayer/main.cpp:6]   --->   Operation 187 'getelementptr' 'gmem_addr_5' <Predicate = (empty_38)> <Delay = 0.00>
ST_23 : Operation 188 [1/1] (0.00ns)   --->   "%p_cast_cast49 = sext i31 %p_cast" [OutputLayer/main.cpp:6]   --->   Operation 188 'sext' 'p_cast_cast49' <Predicate = (empty_38)> <Delay = 0.00>
ST_23 : Operation 189 [7/7] (7.30ns)   --->   "%empty_70 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_5, i32 %p_cast_cast49" [OutputLayer/main.cpp:6]   --->   Operation 189 'readreq' 'empty_70' <Predicate = (empty_38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 12> <Delay = 7.30>
ST_24 : Operation 190 [6/7] (7.30ns)   --->   "%empty_70 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_5, i32 %p_cast_cast49" [OutputLayer/main.cpp:6]   --->   Operation 190 'readreq' 'empty_70' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 13> <Delay = 7.30>
ST_25 : Operation 191 [5/7] (7.30ns)   --->   "%empty_70 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_5, i32 %p_cast_cast49" [OutputLayer/main.cpp:6]   --->   Operation 191 'readreq' 'empty_70' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 14> <Delay = 7.30>
ST_26 : Operation 192 [4/7] (7.30ns)   --->   "%empty_70 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_5, i32 %p_cast_cast49" [OutputLayer/main.cpp:6]   --->   Operation 192 'readreq' 'empty_70' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 15> <Delay = 7.30>
ST_27 : Operation 193 [3/7] (7.30ns)   --->   "%empty_70 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_5, i32 %p_cast_cast49" [OutputLayer/main.cpp:6]   --->   Operation 193 'readreq' 'empty_70' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 16> <Delay = 7.30>
ST_28 : Operation 194 [2/7] (7.30ns)   --->   "%empty_70 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_5, i32 %p_cast_cast49" [OutputLayer/main.cpp:6]   --->   Operation 194 'readreq' 'empty_70' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 17> <Delay = 7.30>
ST_29 : Operation 195 [1/7] (7.30ns)   --->   "%empty_70 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_5, i32 %p_cast_cast49" [OutputLayer/main.cpp:6]   --->   Operation 195 'readreq' 'empty_70' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 196 [1/1] (1.58ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion"   --->   Operation 196 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 30 <SV = 18> <Delay = 3.49>
ST_30 : Operation 197 [1/1] (0.00ns)   --->   "%loop_index = phi i63 %empty_71, void %loop-memcpy-expansion.split, i63 0, void %loop-memcpy-expansion.preheader"   --->   Operation 197 'phi' 'loop_index' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 198 [1/1] (3.49ns)   --->   "%empty_71 = add i63 %loop_index, i63 1"   --->   Operation 198 'add' 'empty_71' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 199 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 199 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 200 [1/1] (2.78ns)   --->   "%exitcond2415 = icmp_eq  i63 %loop_index, i63 %p_cast_cast" [OutputLayer/main.cpp:6]   --->   Operation 200 'icmp' 'exitcond2415' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln6 = br i1 %exitcond2415, void %loop-memcpy-expansion.split, void %loop-memcpy-residual-header.loopexit" [OutputLayer/main.cpp:6]   --->   Operation 201 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 202 [1/1] (0.00ns)   --->   "%empty_72 = trunc i63 %loop_index"   --->   Operation 202 'trunc' 'empty_72' <Predicate = (!exitcond2415)> <Delay = 0.00>

State 31 <SV = 19> <Delay = 7.30>
ST_31 : Operation 203 [1/1] (7.30ns)   --->   "%gmem_addr_5_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr_5" [OutputLayer/main.cpp:6]   --->   Operation 203 'read' 'gmem_addr_5_read' <Predicate = (!exitcond2415)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 20> <Delay = 3.25>
ST_32 : Operation 204 [1/1] (0.00ns)   --->   "%loop_index_cast_cast = zext i10 %empty_72"   --->   Operation 204 'zext' 'loop_index_cast_cast' <Predicate = (!exitcond2415)> <Delay = 0.00>
ST_32 : Operation 205 [1/1] (0.00ns)   --->   "%bram_dy_addr_1 = getelementptr i16 %bram_dy, i32 0, i32 %loop_index_cast_cast"   --->   Operation 205 'getelementptr' 'bram_dy_addr_1' <Predicate = (!exitcond2415)> <Delay = 0.00>
ST_32 : Operation 206 [1/1] (3.25ns)   --->   "%store_ln6 = store void @_ssdm_op_Write.bram.i16, i10 %bram_dy_addr_1, i16 %gmem_addr_5_read, i2 3" [OutputLayer/main.cpp:6]   --->   Operation 206 'store' 'store_ln6' <Predicate = (!exitcond2415)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_32 : Operation 207 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion"   --->   Operation 207 'br' 'br_ln0' <Predicate = (!exitcond2415)> <Delay = 0.00>

State 33 <SV = 19> <Delay = 2.55>
ST_33 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-residual-header"   --->   Operation 208 'br' 'br_ln0' <Predicate = (empty_38)> <Delay = 0.00>
ST_33 : Operation 209 [1/1] (0.00ns)   --->   "%br_ln6 = br i1 %empty, void %post-loop-memcpy-expansion7, void %loop-memcpy-residual.preheader" [OutputLayer/main.cpp:6]   --->   Operation 209 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 210 [1/1] (2.55ns)   --->   "%empty_75 = add i32 %empty_36, i32 %dy_read" [OutputLayer/main.cpp:6]   --->   Operation 210 'add' 'empty_75' <Predicate = (empty)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 211 [1/1] (0.00ns)   --->   "%p_cast5 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_75, i32 1, i32 31" [OutputLayer/main.cpp:6]   --->   Operation 211 'partselect' 'p_cast5' <Predicate = (empty)> <Delay = 0.00>
ST_33 : Operation 212 [1/1] (0.00ns)   --->   "%p_cast33_cast = sext i31 %p_cast5" [OutputLayer/main.cpp:6]   --->   Operation 212 'sext' 'p_cast33_cast' <Predicate = (empty)> <Delay = 0.00>
ST_33 : Operation 213 [1/1] (0.00ns)   --->   "%gmem_addr_7 = getelementptr i16 %gmem, i32 %p_cast33_cast" [OutputLayer/main.cpp:6]   --->   Operation 213 'getelementptr' 'gmem_addr_7' <Predicate = (empty)> <Delay = 0.00>
ST_33 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %empty_36, i32 1, i32 10" [OutputLayer/main.cpp:6]   --->   Operation 214 'partselect' 'tmp_11' <Predicate = (empty)> <Delay = 0.00>

State 34 <SV = 20> <Delay = 7.30>
ST_34 : Operation 215 [7/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_7, i32 1" [OutputLayer/main.cpp:6]   --->   Operation 215 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 21> <Delay = 7.30>
ST_35 : Operation 216 [6/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_7, i32 1" [OutputLayer/main.cpp:6]   --->   Operation 216 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 22> <Delay = 7.30>
ST_36 : Operation 217 [5/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_7, i32 1" [OutputLayer/main.cpp:6]   --->   Operation 217 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 23> <Delay = 7.30>
ST_37 : Operation 218 [4/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_7, i32 1" [OutputLayer/main.cpp:6]   --->   Operation 218 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 24> <Delay = 7.30>
ST_38 : Operation 219 [3/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_7, i32 1" [OutputLayer/main.cpp:6]   --->   Operation 219 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 25> <Delay = 7.30>
ST_39 : Operation 220 [2/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_7, i32 1" [OutputLayer/main.cpp:6]   --->   Operation 220 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 26> <Delay = 7.30>
ST_40 : Operation 221 [1/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_7, i32 1" [OutputLayer/main.cpp:6]   --->   Operation 221 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 27> <Delay = 7.30>
ST_41 : Operation 222 [1/1] (7.30ns)   --->   "%gmem_addr_7_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %gmem_addr_7" [OutputLayer/main.cpp:6]   --->   Operation 222 'read' 'gmem_addr_7_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 28> <Delay = 7.24>
ST_42 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node empty_80)   --->   "%empty_73 = trunc i32 %dy_read" [OutputLayer/main.cpp:6]   --->   Operation 223 'trunc' 'empty_73' <Predicate = (!ddrtobram_read & empty)> <Delay = 0.00>
ST_42 : Operation 224 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 224 'specpipeline' 'specpipeline_ln0' <Predicate = (!ddrtobram_read & empty)> <Delay = 0.00>
ST_42 : Operation 225 [1/1] (0.00ns)   --->   "%empty_74 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 1, i64 0"   --->   Operation 225 'speclooptripcount' 'empty_74' <Predicate = (!ddrtobram_read & empty)> <Delay = 0.00>
ST_42 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node empty_80)   --->   "%empty_76 = xor i1 %empty_73, i1 %empty_82" [OutputLayer/main.cpp:6]   --->   Operation 226 'xor' 'empty_76' <Predicate = (!ddrtobram_read & empty)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node empty_80)   --->   "%tmp_8 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %empty_76, i3 0" [OutputLayer/main.cpp:6]   --->   Operation 227 'bitconcatenate' 'tmp_8' <Predicate = (!ddrtobram_read & empty)> <Delay = 0.00>
ST_42 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node empty_80)   --->   "%p_cast55 = zext i4 %tmp_8" [OutputLayer/main.cpp:6]   --->   Operation 228 'zext' 'p_cast55' <Predicate = (!ddrtobram_read & empty)> <Delay = 0.00>
ST_42 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node empty_80)   --->   "%empty_77 = lshr i16 %gmem_addr_7_read, i16 %p_cast55" [OutputLayer/main.cpp:6]   --->   Operation 229 'lshr' 'empty_77' <Predicate = (!ddrtobram_read & empty)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node empty_80)   --->   "%empty_78 = trunc i16 %empty_77" [OutputLayer/main.cpp:6]   --->   Operation 230 'trunc' 'empty_78' <Predicate = (!ddrtobram_read & empty)> <Delay = 0.00>
ST_42 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node empty_80)   --->   "%p_cast35_cast = zext i8 %empty_78" [OutputLayer/main.cpp:6]   --->   Operation 231 'zext' 'p_cast35_cast' <Predicate = (!ddrtobram_read & empty)> <Delay = 0.00>
ST_42 : Operation 232 [1/1] (0.00ns)   --->   "%p_cast56 = zext i1 %empty_82" [OutputLayer/main.cpp:6]   --->   Operation 232 'zext' 'p_cast56' <Predicate = (!ddrtobram_read & empty)> <Delay = 0.00>
ST_42 : Operation 233 [1/1] (1.85ns)   --->   "%empty_79 = shl i2 1, i2 %p_cast56" [OutputLayer/main.cpp:6]   --->   Operation 233 'shl' 'empty_79' <Predicate = (!ddrtobram_read & empty)> <Delay = 1.85> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node empty_80)   --->   "%tmp_10 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %empty_82, i3 0" [OutputLayer/main.cpp:6]   --->   Operation 234 'bitconcatenate' 'tmp_10' <Predicate = (!ddrtobram_read & empty)> <Delay = 0.00>
ST_42 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node empty_80)   --->   "%p_cast57 = zext i4 %tmp_10" [OutputLayer/main.cpp:6]   --->   Operation 235 'zext' 'p_cast57' <Predicate = (!ddrtobram_read & empty)> <Delay = 0.00>
ST_42 : Operation 236 [1/1] (3.98ns) (out node of the LUT)   --->   "%empty_80 = shl i16 %p_cast35_cast, i16 %p_cast57" [OutputLayer/main.cpp:6]   --->   Operation 236 'shl' 'empty_80' <Predicate = (!ddrtobram_read & empty)> <Delay = 3.98> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 237 [1/1] (0.00ns)   --->   "%p_cast37_cast = zext i10 %tmp_11" [OutputLayer/main.cpp:6]   --->   Operation 237 'zext' 'p_cast37_cast' <Predicate = (!ddrtobram_read & empty)> <Delay = 0.00>
ST_42 : Operation 238 [1/1] (0.00ns)   --->   "%bram_dy_addr_3 = getelementptr i16 %bram_dy, i32 0, i32 %p_cast37_cast" [OutputLayer/main.cpp:6]   --->   Operation 238 'getelementptr' 'bram_dy_addr_3' <Predicate = (!ddrtobram_read & empty)> <Delay = 0.00>
ST_42 : Operation 239 [1/1] (3.25ns)   --->   "%store_ln6 = store void @_ssdm_op_Write.bram.p0i16, i10 %bram_dy_addr_3, i16 %empty_80, i2 %empty_79" [OutputLayer/main.cpp:6]   --->   Operation 239 'store' 'store_ln6' <Predicate = (!ddrtobram_read & empty)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_42 : Operation 240 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 240 'specpipeline' 'specpipeline_ln0' <Predicate = (!ddrtobram_read & empty)> <Delay = 0.00>
ST_42 : Operation 241 [1/1] (0.00ns)   --->   "%empty_81 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 1, i64 0"   --->   Operation 241 'speclooptripcount' 'empty_81' <Predicate = (!ddrtobram_read & empty)> <Delay = 0.00>
ST_42 : Operation 242 [1/1] (0.00ns)   --->   "%br_ln0 = br void %post-loop-memcpy-expansion7"   --->   Operation 242 'br' 'br_ln0' <Predicate = (!ddrtobram_read & empty)> <Delay = 0.00>
ST_42 : Operation 243 [1/1] (0.00ns)   --->   "%ret_ln31 = ret" [OutputLayer/main.cpp:31]   --->   Operation 243 'ret' 'ret_ln31' <Predicate = true> <Delay = 0.00>

State 43 <SV = 2> <Delay = 3.49>
ST_43 : Operation 244 [1/1] (0.00ns)   --->   "%loop_index15 = phi i63 %empty_40, void %loop-memcpy-expansion14.split, i63 0, void %loop-memcpy-expansion14.preheader"   --->   Operation 244 'phi' 'loop_index15' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 245 [1/1] (3.49ns)   --->   "%empty_40 = add i63 %loop_index15, i63 1"   --->   Operation 245 'add' 'empty_40' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 246 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 246 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 247 [1/1] (2.78ns)   --->   "%exitcond2213 = icmp_eq  i63 %loop_index15, i63 %p_cast_cast" [OutputLayer/main.cpp:6]   --->   Operation 247 'icmp' 'exitcond2213' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 248 [1/1] (0.00ns)   --->   "%br_ln6 = br i1 %exitcond2213, void %loop-memcpy-expansion14.split, void %loop-memcpy-residual-header17.loopexit" [OutputLayer/main.cpp:6]   --->   Operation 248 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 249 [1/1] (0.00ns)   --->   "%empty_41 = trunc i63 %loop_index15"   --->   Operation 249 'trunc' 'empty_41' <Predicate = (!exitcond2213)> <Delay = 0.00>
ST_43 : Operation 250 [1/1] (0.00ns)   --->   "%loop_index15_cast_cast = zext i10 %empty_41"   --->   Operation 250 'zext' 'loop_index15_cast_cast' <Predicate = (!exitcond2213)> <Delay = 0.00>
ST_43 : Operation 251 [1/1] (0.00ns)   --->   "%bram_y_addr = getelementptr i16 %bram_y, i32 0, i32 %loop_index15_cast_cast"   --->   Operation 251 'getelementptr' 'bram_y_addr' <Predicate = (!exitcond2213)> <Delay = 0.00>
ST_43 : Operation 252 [2/2] (3.25ns)   --->   "%bram_y_load = load i10 %bram_y_addr"   --->   Operation 252 'load' 'bram_y_load' <Predicate = (!exitcond2213)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>

State 44 <SV = 3> <Delay = 3.25>
ST_44 : Operation 253 [1/2] (3.25ns)   --->   "%bram_y_load = load i10 %bram_y_addr"   --->   Operation 253 'load' 'bram_y_load' <Predicate = (!exitcond2213)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>

State 45 <SV = 4> <Delay = 7.30>
ST_45 : Operation 254 [1/1] (7.30ns)   --->   "%write_ln6 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_addr, i16 %bram_y_load, i2 3" [OutputLayer/main.cpp:6]   --->   Operation 254 'write' 'write_ln6' <Predicate = (!exitcond2213)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 255 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion14"   --->   Operation 255 'br' 'br_ln0' <Predicate = (!exitcond2213)> <Delay = 0.00>

State 46 <SV = 3> <Delay = 7.30>
ST_46 : Operation 256 [5/5] (7.30ns)   --->   "%empty_96 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr" [OutputLayer/main.cpp:6]   --->   Operation 256 'writeresp' 'empty_96' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 4> <Delay = 7.30>
ST_47 : Operation 257 [4/5] (7.30ns)   --->   "%empty_96 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr" [OutputLayer/main.cpp:6]   --->   Operation 257 'writeresp' 'empty_96' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 5> <Delay = 7.30>
ST_48 : Operation 258 [3/5] (7.30ns)   --->   "%empty_96 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr" [OutputLayer/main.cpp:6]   --->   Operation 258 'writeresp' 'empty_96' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 6> <Delay = 7.30>
ST_49 : Operation 259 [2/5] (7.30ns)   --->   "%empty_96 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr" [OutputLayer/main.cpp:6]   --->   Operation 259 'writeresp' 'empty_96' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 7> <Delay = 7.30>
ST_50 : Operation 260 [1/5] (7.30ns)   --->   "%empty_96 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr" [OutputLayer/main.cpp:6]   --->   Operation 260 'writeresp' 'empty_96' <Predicate = (empty_38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 261 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-residual-header17"   --->   Operation 261 'br' 'br_ln0' <Predicate = (empty_38)> <Delay = 0.00>
ST_50 : Operation 262 [1/1] (0.00ns)   --->   "%empty_97 = trunc i32 %empty_36" [OutputLayer/main.cpp:6]   --->   Operation 262 'trunc' 'empty_97' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 263 [1/1] (0.00ns)   --->   "%empty_98 = trunc i32 %y_read" [OutputLayer/main.cpp:6]   --->   Operation 263 'trunc' 'empty_98' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 264 [1/1] (1.58ns)   --->   "%br_ln0 = br void %loop-memcpy-residual16"   --->   Operation 264 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 51 <SV = 8> <Delay = 4.89>
ST_51 : Operation 265 [1/1] (0.00ns)   --->   "%residual_loop_index18 = phi i1 %empty_53, void %loop-memcpy-residual16.split, i1 0, void %loop-memcpy-residual-header17"   --->   Operation 265 'phi' 'residual_loop_index18' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 266 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 266 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 267 [1/1] (0.97ns)   --->   "%exitcondtmp = xor i1 %residual_loop_index18, i1 %empty" [OutputLayer/main.cpp:6]   --->   Operation 267 'xor' 'exitcondtmp' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 268 [1/1] (0.00ns)   --->   "%empty_42 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 1, i64 0"   --->   Operation 268 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 269 [1/1] (0.00ns)   --->   "%br_ln6 = br i1 %exitcondtmp, void %post-loop-memcpy-expansion13.loopexit, void %loop-memcpy-residual16.split" [OutputLayer/main.cpp:6]   --->   Operation 269 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 270 [1/1] (0.00ns)   --->   "%residual_loop_index18_cast = zext i1 %residual_loop_index18"   --->   Operation 270 'zext' 'residual_loop_index18_cast' <Predicate = (exitcondtmp)> <Delay = 0.00>
ST_51 : Operation 271 [1/1] (1.63ns)   --->   "%empty_43 = add i11 %residual_loop_index18_cast, i11 %empty_37" [OutputLayer/main.cpp:6]   --->   Operation 271 'add' 'empty_43' <Predicate = (exitcondtmp)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %empty_43, i32 1, i32 10" [OutputLayer/main.cpp:6]   --->   Operation 272 'partselect' 'tmp_1' <Predicate = (exitcondtmp)> <Delay = 0.00>
ST_51 : Operation 273 [1/1] (0.00ns)   --->   "%p_cast15_cast = zext i10 %tmp_1" [OutputLayer/main.cpp:6]   --->   Operation 273 'zext' 'p_cast15_cast' <Predicate = (exitcondtmp)> <Delay = 0.00>
ST_51 : Operation 274 [1/1] (0.00ns)   --->   "%bram_y_addr_2 = getelementptr i16 %bram_y, i32 0, i32 %p_cast15_cast" [OutputLayer/main.cpp:6]   --->   Operation 274 'getelementptr' 'bram_y_addr_2' <Predicate = (exitcondtmp)> <Delay = 0.00>
ST_51 : Operation 275 [2/2] (3.25ns)   --->   "%bram_y_load_1 = load i10 %bram_y_addr_2" [OutputLayer/main.cpp:6]   --->   Operation 275 'load' 'bram_y_load_1' <Predicate = (exitcondtmp)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_51 : Operation 276 [1/1] (0.00ns)   --->   "%residual_loop_index18_cast41 = zext i1 %residual_loop_index18"   --->   Operation 276 'zext' 'residual_loop_index18_cast41' <Predicate = (exitcondtmp)> <Delay = 0.00>
ST_51 : Operation 277 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp = add i32 %residual_loop_index18_cast41, i32 %y_read" [OutputLayer/main.cpp:6]   --->   Operation 277 'add' 'tmp' <Predicate = (exitcondtmp)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_51 : Operation 278 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%empty_47 = add i32 %tmp, i32 %empty_36" [OutputLayer/main.cpp:6]   --->   Operation 278 'add' 'empty_47' <Predicate = (exitcondtmp)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_51 : Operation 279 [1/1] (0.00ns)   --->   "%p_cast6 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_47, i32 1, i32 31" [OutputLayer/main.cpp:6]   --->   Operation 279 'partselect' 'p_cast6' <Predicate = (exitcondtmp)> <Delay = 0.00>
ST_51 : Operation 280 [1/1] (0.00ns)   --->   "%p_cast19_cast = sext i31 %p_cast6" [OutputLayer/main.cpp:6]   --->   Operation 280 'sext' 'p_cast19_cast' <Predicate = (exitcondtmp)> <Delay = 0.00>
ST_51 : Operation 281 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i16 %gmem, i32 %p_cast19_cast" [OutputLayer/main.cpp:6]   --->   Operation 281 'getelementptr' 'gmem_addr_2' <Predicate = (exitcondtmp)> <Delay = 0.00>
ST_51 : Operation 282 [1/1] (0.97ns)   --->   "%empty_53 = xor i1 %residual_loop_index18, i1 1"   --->   Operation 282 'xor' 'empty_53' <Predicate = (exitcondtmp)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 9> <Delay = 7.30>
ST_52 : Operation 283 [1/2] (3.25ns)   --->   "%bram_y_load_1 = load i10 %bram_y_addr_2" [OutputLayer/main.cpp:6]   --->   Operation 283 'load' 'bram_y_load_1' <Predicate = (exitcondtmp)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_52 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node empty_50)   --->   "%empty_44 = xor i1 %residual_loop_index18, i1 %empty_97" [OutputLayer/main.cpp:6]   --->   Operation 284 'xor' 'empty_44' <Predicate = (exitcondtmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node empty_50)   --->   "%tmp_2 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %empty_44, i3 0" [OutputLayer/main.cpp:6]   --->   Operation 285 'bitconcatenate' 'tmp_2' <Predicate = (exitcondtmp)> <Delay = 0.00>
ST_52 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node empty_50)   --->   "%p_cast40 = zext i4 %tmp_2" [OutputLayer/main.cpp:6]   --->   Operation 286 'zext' 'p_cast40' <Predicate = (exitcondtmp)> <Delay = 0.00>
ST_52 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node empty_50)   --->   "%empty_45 = lshr i16 %bram_y_load_1, i16 %p_cast40" [OutputLayer/main.cpp:6]   --->   Operation 287 'lshr' 'empty_45' <Predicate = (exitcondtmp)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node empty_50)   --->   "%empty_46 = trunc i16 %empty_45" [OutputLayer/main.cpp:6]   --->   Operation 288 'trunc' 'empty_46' <Predicate = (exitcondtmp)> <Delay = 0.00>
ST_52 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node empty_50)   --->   "%p_cast17_cast = zext i8 %empty_46" [OutputLayer/main.cpp:6]   --->   Operation 289 'zext' 'p_cast17_cast' <Predicate = (exitcondtmp)> <Delay = 0.00>
ST_52 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node empty_48)   --->   "%tmp1 = xor i1 %empty_98, i1 %residual_loop_index18" [OutputLayer/main.cpp:6]   --->   Operation 290 'xor' 'tmp1' <Predicate = (exitcondtmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 291 [1/1] (0.97ns) (out node of the LUT)   --->   "%empty_48 = xor i1 %tmp1, i1 %empty_97" [OutputLayer/main.cpp:6]   --->   Operation 291 'xor' 'empty_48' <Predicate = (exitcondtmp)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 292 [1/1] (0.00ns)   --->   "%p_cast42 = zext i1 %empty_48" [OutputLayer/main.cpp:6]   --->   Operation 292 'zext' 'p_cast42' <Predicate = (exitcondtmp)> <Delay = 0.00>
ST_52 : Operation 293 [1/1] (1.85ns)   --->   "%empty_49 = shl i2 1, i2 %p_cast42" [OutputLayer/main.cpp:6]   --->   Operation 293 'shl' 'empty_49' <Predicate = (exitcondtmp)> <Delay = 1.85> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node empty_50)   --->   "%tmp_3 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %empty_48, i3 0" [OutputLayer/main.cpp:6]   --->   Operation 294 'bitconcatenate' 'tmp_3' <Predicate = (exitcondtmp)> <Delay = 0.00>
ST_52 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node empty_50)   --->   "%p_cast43 = zext i4 %tmp_3" [OutputLayer/main.cpp:6]   --->   Operation 295 'zext' 'p_cast43' <Predicate = (exitcondtmp)> <Delay = 0.00>
ST_52 : Operation 296 [1/1] (3.98ns) (out node of the LUT)   --->   "%empty_50 = shl i16 %p_cast17_cast, i16 %p_cast43" [OutputLayer/main.cpp:6]   --->   Operation 296 'shl' 'empty_50' <Predicate = (exitcondtmp)> <Delay = 3.98> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 297 [1/1] (7.30ns)   --->   "%empty_51 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem_addr_2, i32 1" [OutputLayer/main.cpp:6]   --->   Operation 297 'writereq' 'empty_51' <Predicate = (exitcondtmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 10> <Delay = 7.30>
ST_53 : Operation 298 [1/1] (7.30ns)   --->   "%write_ln6 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_addr_2, i16 %empty_50, i2 %empty_49" [OutputLayer/main.cpp:6]   --->   Operation 298 'write' 'write_ln6' <Predicate = (exitcondtmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 11> <Delay = 7.30>
ST_54 : Operation 299 [5/5] (7.30ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_2" [OutputLayer/main.cpp:6]   --->   Operation 299 'writeresp' 'empty_52' <Predicate = (exitcondtmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 12> <Delay = 7.30>
ST_55 : Operation 300 [4/5] (7.30ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_2" [OutputLayer/main.cpp:6]   --->   Operation 300 'writeresp' 'empty_52' <Predicate = (exitcondtmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 13> <Delay = 7.30>
ST_56 : Operation 301 [3/5] (7.30ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_2" [OutputLayer/main.cpp:6]   --->   Operation 301 'writeresp' 'empty_52' <Predicate = (exitcondtmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 14> <Delay = 7.30>
ST_57 : Operation 302 [2/5] (7.30ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_2" [OutputLayer/main.cpp:6]   --->   Operation 302 'writeresp' 'empty_52' <Predicate = (exitcondtmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 15> <Delay = 7.30>
ST_58 : Operation 303 [1/5] (7.30ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_2" [OutputLayer/main.cpp:6]   --->   Operation 303 'writeresp' 'empty_52' <Predicate = (exitcondtmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 304 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-residual16"   --->   Operation 304 'br' 'br_ln0' <Predicate = (exitcondtmp)> <Delay = 0.00>

State 59 <SV = 9> <Delay = 7.30>
ST_59 : Operation 305 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %empty_38, void %loop-memcpy-residual-header11, void %loop-memcpy-expansion8.preheader" [OutputLayer/main.cpp:24]   --->   Operation 305 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 306 [1/1] (0.00ns)   --->   "%p_cast1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %dy_read, i32 1, i32 31" [OutputLayer/main.cpp:6]   --->   Operation 306 'partselect' 'p_cast1' <Predicate = (empty_38)> <Delay = 0.00>
ST_59 : Operation 307 [1/1] (0.00ns)   --->   "%p_cast25_cast = sext i31 %p_cast1" [OutputLayer/main.cpp:6]   --->   Operation 307 'sext' 'p_cast25_cast' <Predicate = (empty_38)> <Delay = 0.00>
ST_59 : Operation 308 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i16 %gmem, i32 %p_cast25_cast" [OutputLayer/main.cpp:6]   --->   Operation 308 'getelementptr' 'gmem_addr_4' <Predicate = (empty_38)> <Delay = 0.00>
ST_59 : Operation 309 [1/1] (0.00ns)   --->   "%p_cast_cast48 = sext i31 %p_cast" [OutputLayer/main.cpp:6]   --->   Operation 309 'sext' 'p_cast_cast48' <Predicate = (empty_38)> <Delay = 0.00>
ST_59 : Operation 310 [1/1] (7.30ns)   --->   "%empty_54 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem_addr_4, i32 %p_cast_cast48" [OutputLayer/main.cpp:6]   --->   Operation 310 'writereq' 'empty_54' <Predicate = (empty_38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 311 [1/1] (1.58ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion8"   --->   Operation 311 'br' 'br_ln0' <Predicate = (empty_38)> <Delay = 1.58>

State 60 <SV = 10> <Delay = 3.49>
ST_60 : Operation 312 [1/1] (0.00ns)   --->   "%loop_index9 = phi i63 %empty_55, void %loop-memcpy-expansion8.split, i63 0, void %loop-memcpy-expansion8.preheader"   --->   Operation 312 'phi' 'loop_index9' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 313 [1/1] (3.49ns)   --->   "%empty_55 = add i63 %loop_index9, i63 1"   --->   Operation 313 'add' 'empty_55' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 314 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 314 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 315 [1/1] (2.78ns)   --->   "%exitcond2011 = icmp_eq  i63 %loop_index9, i63 %p_cast_cast" [OutputLayer/main.cpp:6]   --->   Operation 315 'icmp' 'exitcond2011' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 316 [1/1] (0.00ns)   --->   "%br_ln6 = br i1 %exitcond2011, void %loop-memcpy-expansion8.split, void %loop-memcpy-residual-header11.loopexit" [OutputLayer/main.cpp:6]   --->   Operation 316 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 317 [1/1] (0.00ns)   --->   "%empty_56 = trunc i63 %loop_index9"   --->   Operation 317 'trunc' 'empty_56' <Predicate = (!exitcond2011)> <Delay = 0.00>
ST_60 : Operation 318 [1/1] (0.00ns)   --->   "%loop_index9_cast_cast = zext i10 %empty_56"   --->   Operation 318 'zext' 'loop_index9_cast_cast' <Predicate = (!exitcond2011)> <Delay = 0.00>
ST_60 : Operation 319 [1/1] (0.00ns)   --->   "%bram_dy_addr = getelementptr i16 %bram_dy, i32 0, i32 %loop_index9_cast_cast"   --->   Operation 319 'getelementptr' 'bram_dy_addr' <Predicate = (!exitcond2011)> <Delay = 0.00>
ST_60 : Operation 320 [2/2] (3.25ns)   --->   "%bram_dy_load = load i10 %bram_dy_addr"   --->   Operation 320 'load' 'bram_dy_load' <Predicate = (!exitcond2011)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>

State 61 <SV = 11> <Delay = 3.25>
ST_61 : Operation 321 [1/2] (3.25ns)   --->   "%bram_dy_load = load i10 %bram_dy_addr"   --->   Operation 321 'load' 'bram_dy_load' <Predicate = (!exitcond2011)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>

State 62 <SV = 12> <Delay = 7.30>
ST_62 : Operation 322 [1/1] (7.30ns)   --->   "%write_ln6 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_addr_4, i16 %bram_dy_load, i2 3" [OutputLayer/main.cpp:6]   --->   Operation 322 'write' 'write_ln6' <Predicate = (!exitcond2011)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 323 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion8"   --->   Operation 323 'br' 'br_ln0' <Predicate = (!exitcond2011)> <Delay = 0.00>

State 63 <SV = 11> <Delay = 7.30>
ST_63 : Operation 324 [5/5] (7.30ns)   --->   "%empty_84 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_4" [OutputLayer/main.cpp:6]   --->   Operation 324 'writeresp' 'empty_84' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 12> <Delay = 7.30>
ST_64 : Operation 325 [4/5] (7.30ns)   --->   "%empty_84 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_4" [OutputLayer/main.cpp:6]   --->   Operation 325 'writeresp' 'empty_84' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 13> <Delay = 7.30>
ST_65 : Operation 326 [3/5] (7.30ns)   --->   "%empty_84 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_4" [OutputLayer/main.cpp:6]   --->   Operation 326 'writeresp' 'empty_84' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 14> <Delay = 7.30>
ST_66 : Operation 327 [2/5] (7.30ns)   --->   "%empty_84 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_4" [OutputLayer/main.cpp:6]   --->   Operation 327 'writeresp' 'empty_84' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 15> <Delay = 7.30>
ST_67 : Operation 328 [1/5] (7.30ns)   --->   "%empty_84 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_4" [OutputLayer/main.cpp:6]   --->   Operation 328 'writeresp' 'empty_84' <Predicate = (empty_38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 329 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-residual-header11"   --->   Operation 329 'br' 'br_ln0' <Predicate = (empty_38)> <Delay = 0.00>
ST_67 : Operation 330 [1/1] (0.00ns)   --->   "%br_ln6 = br i1 %empty, void %post-loop-memcpy-expansion7, void %loop-memcpy-residual10.preheader" [OutputLayer/main.cpp:6]   --->   Operation 330 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 331 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %empty_36, i32 1, i32 10" [OutputLayer/main.cpp:6]   --->   Operation 331 'partselect' 'tmp_7' <Predicate = (empty)> <Delay = 0.00>
ST_67 : Operation 332 [1/1] (0.00ns)   --->   "%p_cast28_cast = zext i10 %tmp_7" [OutputLayer/main.cpp:6]   --->   Operation 332 'zext' 'p_cast28_cast' <Predicate = (empty)> <Delay = 0.00>
ST_67 : Operation 333 [1/1] (0.00ns)   --->   "%bram_dy_addr_2 = getelementptr i16 %bram_dy, i32 0, i32 %p_cast28_cast" [OutputLayer/main.cpp:6]   --->   Operation 333 'getelementptr' 'bram_dy_addr_2' <Predicate = (empty)> <Delay = 0.00>
ST_67 : Operation 334 [2/2] (3.25ns)   --->   "%bram_dy_load_1 = load i10 %bram_dy_addr_2" [OutputLayer/main.cpp:6]   --->   Operation 334 'load' 'bram_dy_load_1' <Predicate = (empty)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_67 : Operation 335 [1/1] (2.55ns)   --->   "%empty_89 = add i32 %empty_36, i32 %dy_read" [OutputLayer/main.cpp:6]   --->   Operation 335 'add' 'empty_89' <Predicate = (empty)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 336 [1/1] (0.00ns)   --->   "%p_cast4 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_89, i32 1, i32 31" [OutputLayer/main.cpp:6]   --->   Operation 336 'partselect' 'p_cast4' <Predicate = (empty)> <Delay = 0.00>
ST_67 : Operation 337 [1/1] (0.00ns)   --->   "%p_cast32_cast = sext i31 %p_cast4" [OutputLayer/main.cpp:6]   --->   Operation 337 'sext' 'p_cast32_cast' <Predicate = (empty)> <Delay = 0.00>
ST_67 : Operation 338 [1/1] (0.00ns)   --->   "%gmem_addr_6 = getelementptr i16 %gmem, i32 %p_cast32_cast" [OutputLayer/main.cpp:6]   --->   Operation 338 'getelementptr' 'gmem_addr_6' <Predicate = (empty)> <Delay = 0.00>

State 68 <SV = 16> <Delay = 7.30>
ST_68 : Operation 339 [1/1] (0.00ns)   --->   "%empty_85 = trunc i32 %dy_read" [OutputLayer/main.cpp:6]   --->   Operation 339 'trunc' 'empty_85' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 340 [1/2] (3.25ns)   --->   "%bram_dy_load_1 = load i10 %bram_dy_addr_2" [OutputLayer/main.cpp:6]   --->   Operation 340 'load' 'bram_dy_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_68 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node empty_92)   --->   "%tmp_9 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %empty_97, i3 0" [OutputLayer/main.cpp:6]   --->   Operation 341 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node empty_92)   --->   "%p_cast50 = zext i4 %tmp_9" [OutputLayer/main.cpp:6]   --->   Operation 342 'zext' 'p_cast50' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node empty_92)   --->   "%empty_87 = lshr i16 %bram_dy_load_1, i16 %p_cast50" [OutputLayer/main.cpp:6]   --->   Operation 343 'lshr' 'empty_87' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node empty_92)   --->   "%empty_88 = trunc i16 %empty_87" [OutputLayer/main.cpp:6]   --->   Operation 344 'trunc' 'empty_88' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node empty_92)   --->   "%p_cast30_cast = zext i8 %empty_88" [OutputLayer/main.cpp:6]   --->   Operation 345 'zext' 'p_cast30_cast' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 346 [1/1] (0.97ns)   --->   "%empty_90 = xor i1 %empty_85, i1 %empty_97" [OutputLayer/main.cpp:6]   --->   Operation 346 'xor' 'empty_90' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 347 [1/1] (0.00ns)   --->   "%p_cast52 = zext i1 %empty_90" [OutputLayer/main.cpp:6]   --->   Operation 347 'zext' 'p_cast52' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 348 [1/1] (1.85ns)   --->   "%empty_91 = shl i2 1, i2 %p_cast52" [OutputLayer/main.cpp:6]   --->   Operation 348 'shl' 'empty_91' <Predicate = true> <Delay = 1.85> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node empty_92)   --->   "%tmp_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %empty_90, i3 0" [OutputLayer/main.cpp:6]   --->   Operation 349 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node empty_92)   --->   "%p_cast53 = zext i4 %tmp_s" [OutputLayer/main.cpp:6]   --->   Operation 350 'zext' 'p_cast53' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 351 [1/1] (3.98ns) (out node of the LUT)   --->   "%empty_92 = shl i16 %p_cast30_cast, i16 %p_cast53" [OutputLayer/main.cpp:6]   --->   Operation 351 'shl' 'empty_92' <Predicate = true> <Delay = 3.98> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 352 [1/1] (7.30ns)   --->   "%empty_93 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem_addr_6, i32 1" [OutputLayer/main.cpp:6]   --->   Operation 352 'writereq' 'empty_93' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 17> <Delay = 7.30>
ST_69 : Operation 353 [1/1] (7.30ns)   --->   "%write_ln6 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_addr_6, i16 %empty_92, i2 %empty_91" [OutputLayer/main.cpp:6]   --->   Operation 353 'write' 'write_ln6' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 18> <Delay = 7.30>
ST_70 : Operation 354 [5/5] (7.30ns)   --->   "%empty_94 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_6" [OutputLayer/main.cpp:6]   --->   Operation 354 'writeresp' 'empty_94' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 19> <Delay = 7.30>
ST_71 : Operation 355 [4/5] (7.30ns)   --->   "%empty_94 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_6" [OutputLayer/main.cpp:6]   --->   Operation 355 'writeresp' 'empty_94' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 20> <Delay = 7.30>
ST_72 : Operation 356 [3/5] (7.30ns)   --->   "%empty_94 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_6" [OutputLayer/main.cpp:6]   --->   Operation 356 'writeresp' 'empty_94' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 21> <Delay = 7.30>
ST_73 : Operation 357 [2/5] (7.30ns)   --->   "%empty_94 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_6" [OutputLayer/main.cpp:6]   --->   Operation 357 'writeresp' 'empty_94' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 22> <Delay = 7.30>
ST_74 : Operation 358 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 358 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 359 [1/1] (0.00ns)   --->   "%empty_86 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 1, i64 0"   --->   Operation 359 'speclooptripcount' 'empty_86' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 360 [1/5] (7.30ns)   --->   "%empty_94 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_6" [OutputLayer/main.cpp:6]   --->   Operation 360 'writeresp' 'empty_94' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 361 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 361 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 362 [1/1] (0.00ns)   --->   "%empty_95 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 1, i64 0"   --->   Operation 362 'speclooptripcount' 'empty_95' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 363 [1/1] (0.00ns)   --->   "%br_ln0 = br void %post-loop-memcpy-expansion7"   --->   Operation 363 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.47ns
The critical path consists of the following:
	s_axi read on port 'dim' (OutputLayer/main.cpp:6) [31]  (1 ns)
	'icmp' operation ('empty_38', OutputLayer/main.cpp:6) [40]  (2.47 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr', OutputLayer/main.cpp:6) [165]  (0 ns)
	bus request on port 'gmem' (OutputLayer/main.cpp:6) [167]  (7.3 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (OutputLayer/main.cpp:6) [49]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (OutputLayer/main.cpp:6) [49]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (OutputLayer/main.cpp:6) [49]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (OutputLayer/main.cpp:6) [49]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (OutputLayer/main.cpp:6) [49]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (OutputLayer/main.cpp:6) [49]  (7.3 ns)

 <State 9>: 3.49ns
The critical path consists of the following:
	'phi' operation ('loop_index3') with incoming values : ('empty_58') [52]  (0 ns)
	'add' operation ('empty_58') [53]  (3.49 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (OutputLayer/main.cpp:6) [58]  (7.3 ns)

 <State 11>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('bram_y_addr_1') [61]  (0 ns)
	'store' operation ('store_ln6', OutputLayer/main.cpp:6) of constant <constant:_ssdm_op_Write.bram.i16> on array 'bram_y' [62]  (3.25 ns)

 <State 12>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('residual_loop_index6') with incoming values : ('empty_69') [71]  (1.59 ns)

 <State 13>: 4.37ns
The critical path consists of the following:
	'phi' operation ('residual_loop_index6') with incoming values : ('empty_69') [71]  (0 ns)
	'add' operation ('tmp4', OutputLayer/main.cpp:6) [80]  (0 ns)
	'add' operation ('empty_62', OutputLayer/main.cpp:6) [81]  (4.37 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (OutputLayer/main.cpp:6) [85]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (OutputLayer/main.cpp:6) [85]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (OutputLayer/main.cpp:6) [85]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (OutputLayer/main.cpp:6) [85]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (OutputLayer/main.cpp:6) [85]  (7.3 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (OutputLayer/main.cpp:6) [85]  (7.3 ns)

 <State 20>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (OutputLayer/main.cpp:6) [85]  (7.3 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (OutputLayer/main.cpp:6) [86]  (7.3 ns)

 <State 22>: 7.24ns
The critical path consists of the following:
	'xor' operation ('tmp5', OutputLayer/main.cpp:6) [87]  (0 ns)
	'xor' operation ('empty_63', OutputLayer/main.cpp:6) [88]  (0 ns)
	'lshr' operation ('empty_64', OutputLayer/main.cpp:6) [91]  (0 ns)
	'shl' operation ('empty_68', OutputLayer/main.cpp:6) [99]  (3.99 ns)
	'store' operation ('store_ln6', OutputLayer/main.cpp:6) of constant <constant:_ssdm_op_Write.bram.p0i16> on array 'bram_y' [103]  (3.25 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_5', OutputLayer/main.cpp:6) [111]  (0 ns)
	bus request on port 'gmem' (OutputLayer/main.cpp:6) [113]  (7.3 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (OutputLayer/main.cpp:6) [113]  (7.3 ns)

 <State 25>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (OutputLayer/main.cpp:6) [113]  (7.3 ns)

 <State 26>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (OutputLayer/main.cpp:6) [113]  (7.3 ns)

 <State 27>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (OutputLayer/main.cpp:6) [113]  (7.3 ns)

 <State 28>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (OutputLayer/main.cpp:6) [113]  (7.3 ns)

 <State 29>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (OutputLayer/main.cpp:6) [113]  (7.3 ns)

 <State 30>: 3.49ns
The critical path consists of the following:
	'phi' operation ('loop_index') with incoming values : ('empty_71') [116]  (0 ns)
	'add' operation ('empty_71') [117]  (3.49 ns)

 <State 31>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (OutputLayer/main.cpp:6) [122]  (7.3 ns)

 <State 32>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('bram_dy_addr_1') [125]  (0 ns)
	'store' operation ('store_ln6', OutputLayer/main.cpp:6) of constant <constant:_ssdm_op_Write.bram.i16> on array 'bram_dy' [126]  (3.25 ns)

 <State 33>: 2.55ns
The critical path consists of the following:
	'add' operation ('empty_75', OutputLayer/main.cpp:6) [136]  (2.55 ns)

 <State 34>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (OutputLayer/main.cpp:6) [140]  (7.3 ns)

 <State 35>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (OutputLayer/main.cpp:6) [140]  (7.3 ns)

 <State 36>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (OutputLayer/main.cpp:6) [140]  (7.3 ns)

 <State 37>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (OutputLayer/main.cpp:6) [140]  (7.3 ns)

 <State 38>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (OutputLayer/main.cpp:6) [140]  (7.3 ns)

 <State 39>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (OutputLayer/main.cpp:6) [140]  (7.3 ns)

 <State 40>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (OutputLayer/main.cpp:6) [140]  (7.3 ns)

 <State 41>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (OutputLayer/main.cpp:6) [141]  (7.3 ns)

 <State 42>: 7.24ns
The critical path consists of the following:
	'xor' operation ('empty_76', OutputLayer/main.cpp:6) [142]  (0 ns)
	'lshr' operation ('empty_77', OutputLayer/main.cpp:6) [145]  (0 ns)
	'shl' operation ('empty_80', OutputLayer/main.cpp:6) [152]  (3.99 ns)
	'store' operation ('store_ln6', OutputLayer/main.cpp:6) of constant <constant:_ssdm_op_Write.bram.p0i16> on array 'bram_dy' [156]  (3.25 ns)

 <State 43>: 3.49ns
The critical path consists of the following:
	'phi' operation ('loop_index15') with incoming values : ('empty_40') [170]  (0 ns)
	'add' operation ('empty_40') [171]  (3.49 ns)

 <State 44>: 3.25ns
The critical path consists of the following:
	'load' operation ('bram_y_load') on array 'bram_y' [179]  (3.25 ns)

 <State 45>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' (OutputLayer/main.cpp:6) [180]  (7.3 ns)

 <State 46>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (OutputLayer/main.cpp:6) [183]  (7.3 ns)

 <State 47>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (OutputLayer/main.cpp:6) [183]  (7.3 ns)

 <State 48>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (OutputLayer/main.cpp:6) [183]  (7.3 ns)

 <State 49>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (OutputLayer/main.cpp:6) [183]  (7.3 ns)

 <State 50>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (OutputLayer/main.cpp:6) [183]  (7.3 ns)

 <State 51>: 4.89ns
The critical path consists of the following:
	'phi' operation ('residual_loop_index18') with incoming values : ('empty_53') [190]  (0 ns)
	'add' operation ('empty_43', OutputLayer/main.cpp:6) [197]  (1.64 ns)
	'getelementptr' operation ('bram_y_addr_2', OutputLayer/main.cpp:6) [200]  (0 ns)
	'load' operation ('bram_y_load_1', OutputLayer/main.cpp:6) on array 'bram_y' [201]  (3.25 ns)

 <State 52>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (OutputLayer/main.cpp:6) [221]  (7.3 ns)

 <State 53>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' (OutputLayer/main.cpp:6) [222]  (7.3 ns)

 <State 54>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (OutputLayer/main.cpp:6) [223]  (7.3 ns)

 <State 55>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (OutputLayer/main.cpp:6) [223]  (7.3 ns)

 <State 56>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (OutputLayer/main.cpp:6) [223]  (7.3 ns)

 <State 57>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (OutputLayer/main.cpp:6) [223]  (7.3 ns)

 <State 58>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (OutputLayer/main.cpp:6) [223]  (7.3 ns)

 <State 59>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_4', OutputLayer/main.cpp:6) [231]  (0 ns)
	bus request on port 'gmem' (OutputLayer/main.cpp:6) [233]  (7.3 ns)

 <State 60>: 3.49ns
The critical path consists of the following:
	'phi' operation ('loop_index9') with incoming values : ('empty_55') [236]  (0 ns)
	'add' operation ('empty_55') [237]  (3.49 ns)

 <State 61>: 3.25ns
The critical path consists of the following:
	'load' operation ('bram_dy_load') on array 'bram_dy' [245]  (3.25 ns)

 <State 62>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' (OutputLayer/main.cpp:6) [246]  (7.3 ns)

 <State 63>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (OutputLayer/main.cpp:6) [249]  (7.3 ns)

 <State 64>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (OutputLayer/main.cpp:6) [249]  (7.3 ns)

 <State 65>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (OutputLayer/main.cpp:6) [249]  (7.3 ns)

 <State 66>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (OutputLayer/main.cpp:6) [249]  (7.3 ns)

 <State 67>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (OutputLayer/main.cpp:6) [249]  (7.3 ns)

 <State 68>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (OutputLayer/main.cpp:6) [276]  (7.3 ns)

 <State 69>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' (OutputLayer/main.cpp:6) [277]  (7.3 ns)

 <State 70>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (OutputLayer/main.cpp:6) [278]  (7.3 ns)

 <State 71>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (OutputLayer/main.cpp:6) [278]  (7.3 ns)

 <State 72>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (OutputLayer/main.cpp:6) [278]  (7.3 ns)

 <State 73>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (OutputLayer/main.cpp:6) [278]  (7.3 ns)

 <State 74>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (OutputLayer/main.cpp:6) [278]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
