 
                              IC Compiler II (TM)

             Version U-2022.12-SP6 for linux64 - Aug 25, 2023 -SLE

                    Copyright (c) 1988 - 2023 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Information: Term was not able to be set up using xterm-256color . Using "xterm" by default instead. (CLE-10)
icc2_shell> set PDK_PATH ./library_manager
./library_manager
icc2_shell> create_lib -ref_lib $PDK_PATH/tsl18fs120_scl.ndm FIBO_LIB
{FIBO_LIB}
icc2_shell> read_verilog {./inputs/fibo.mapped.v} -library FIBO_LIB
Loading verilog file '/home/student/152502010/verilog/ex4/fibo32/rtl/ICC2/inputs/fibo.mapped.v'
Information: Reading Verilog into new design 'fibo' in library 'FIBO_LIB'. (VR-012)
Number of modules read: 2
Top level ports: 34
Total ports in all modules: 132
Total nets in all modules: 634
Total instances in all modules: 530
Elapsed = 00:00:00.01, CPU = 00:00:00.01
1
icc2_shell> link_block
Using libraries: FIBO_LIB tsl18fs120_scl
Linking block FIBO_LIB:fibo.design
Information: User units loaded from library 'tsl18fs120_scl' (LNK-040)
Design 'fibo' was successfully linked.
1
icc2_shell> create_lib -ref_lib $PDK_PATH/tsl18fs120_scl.ndm FIBO32_LIB
{FIBO32_LIB}
icc2_shell> set_working_design_stack FIBO_LIB:fibo.design
icc2_shell> read_verilog {./inputs/fibo.mapped.v} -library FIBO32_LIB
Loading verilog file '/home/student/152502010/verilog/ex4/fibo32/rtl/ICC2/inputs/fibo.mapped.v'
Information: Reading Verilog into new design 'fibo' in library 'FIBO32_LIB'. (VR-012)
Number of modules read: 2
Top level ports: 34
Total ports in all modules: 132
Total nets in all modules: 634
Total instances in all modules: 530
Elapsed = 00:00:00.01, CPU = 00:00:00.01
1
icc2_shell> link_block
Using libraries: FIBO32_LIB tsl18fs120_scl
Linking block FIBO32_LIB:fibo.design
Design 'fibo' was successfully linked.
1
icc2_shell> set_working_design_stack FIBO_LIB:fibo.design
icc2_shell> set_working_design_stack FIBO32_LIB:fibo.design
icc2_shell> set_working_design_stack FIBO_LIB:fibo.design
icc2_shell> set_working_design_stack FIBO32_LIB:fibo.design
icc2_shell> read_verilog {./inputs/fibo.mapped.v} -library FIBO32_LIB
Loading verilog file '/home/student/152502010/verilog/ex4/fibo32/rtl/ICC2/inputs/fibo.mapped.v'
Error: Design 'fibo.mapped' in library 'FIBO32_LIB' is currently opened; reading Verilog into an opened design is not allowed. (VR-011)
0
icc2_shell> check_design -checks {dp_pre_floorplan}
[icc2-lic Wed Oct 29 02:34:35 2025] Command 'check_design' requires licenses
[icc2-lic Wed Oct 29 02:34:35 2025] Sending authorization request for 'ICCompilerII'
[icc2-lic Wed Oct 29 02:34:35 2025] Authorization request for 'ICCompilerII' failed (-5)
[icc2-lic Wed Oct 29 02:34:35 2025] Sending authorization request for 'ICCompilerII-4'
[icc2-lic Wed Oct 29 02:34:35 2025] Authorization request for 'ICCompilerII-4' failed (-5)
[icc2-lic Wed Oct 29 02:34:35 2025] Sending authorization request for 'ICCompilerII-8'
[icc2-lic Wed Oct 29 02:34:35 2025] Authorization request for 'ICCompilerII-8' succeeded
[icc2-lic Wed Oct 29 02:34:35 2025] Sending authorization request for 'ICCompilerII-NX'
[icc2-lic Wed Oct 29 02:34:35 2025] Authorization request for 'ICCompilerII-NX' succeeded
[icc2-lic Wed Oct 29 02:34:35 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Wed Oct 29 02:34:35 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:34:35 2025] Count request for 'ICCompilerII-8' returned 0 
[icc2-lic Wed Oct 29 02:34:35 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Wed Oct 29 02:34:35 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Wed Oct 29 02:34:35 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:34:35 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Wed Oct 29 02:34:35 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:34:35 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Wed Oct 29 02:34:35 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:34:35 2025] Count request for 'ICCompilerII-NX' returned 0 
[icc2-lic Wed Oct 29 02:34:35 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Wed Oct 29 02:34:36 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Wed Oct 29 02:34:36 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:34:36 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Wed Oct 29 02:34:36 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:34:36 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Wed Oct 29 02:34:36 2025] Check-out of alternate set of keys directly with queueing was successful
****************************************
 Report : check_design 
 Options: { dp_pre_floorplan }
 Design : fibo
 Version: U-2022.12-SP6
 Date   : Wed Oct 29 02:34:36 2025
****************************************

Running atomic-check 'dp_pre_floorplan'

  *** EMS Message summary ***
  ----------------------------------------------------------------------------------------------------
  Total 0 EMS messages : 0 errors, 0 warnings, 0 info.
  ----------------------------------------------------------------------------------------------------

  *** Non-EMS message summary ***
  ----------------------------------------------------------------------------------------------------
  Total 0 non-EMS messages : 0 errors, 0 warnings, 0 info.
  ----------------------------------------------------------------------------------------------------
1
icc2_shell> initialize_floorplan -core_utilization 0.60 -core_offset 3.5 -coincident_boundary true -flip_first_row true
[icc2-lic Wed Oct 29 02:34:43 2025] Command 'initialize_floorplan' requires licenses
[icc2-lic Wed Oct 29 02:34:43 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Wed Oct 29 02:34:43 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:34:43 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Wed Oct 29 02:34:43 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Wed Oct 29 02:34:43 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Wed Oct 29 02:34:43 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:34:43 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Wed Oct 29 02:34:43 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:34:43 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Wed Oct 29 02:34:43 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:34:43 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Wed Oct 29 02:34:43 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Wed Oct 29 02:34:43 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Wed Oct 29 02:34:43 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:34:43 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Wed Oct 29 02:34:43 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:34:43 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Wed Oct 29 02:34:43 2025] Check-out of alternate set of keys directly with queueing was successful
Removing existing floorplan objects
Creating core...
Core utilization ratio = 61.91%
Unplacing all cells...
Creating site array...
Creating routing tracks...
Initializing floorplan completed.
icc2_shell> place_pins -self
[icc2-lic Wed Oct 29 02:34:51 2025] Command 'place_pins' requires licenses
[icc2-lic Wed Oct 29 02:34:51 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Wed Oct 29 02:34:51 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:34:51 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Wed Oct 29 02:34:51 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Wed Oct 29 02:34:51 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Wed Oct 29 02:34:51 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:34:51 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Wed Oct 29 02:34:51 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:34:51 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Wed Oct 29 02:34:51 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:34:51 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Wed Oct 29 02:34:51 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Wed Oct 29 02:34:51 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Wed Oct 29 02:34:51 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:34:51 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Wed Oct 29 02:34:51 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:34:51 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Wed Oct 29 02:34:51 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'place_pins' (FLW-8000)
Information: Time: 2025-10-29 02:34:51 / Session: 0.09 hr / Command: 0.00 hr / Memory: 487 MB (FLW-8100)
Information: The command 'place_pins' cleared the undo history. (UNDO-016)
Load DB...
CPU Time for load db: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 

Min routing layer: M1
Max routing layer: TOP_M


CPU Time for Top Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of block ports: 34
Number of block pin locations assigned from router: 0
CPU Time for Pin Preparation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of PG ports on blocks: 0
Number of pins created: 34
CPU Time for Pin Creation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Total Pin Placement CPU Time: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Information: Ending 'place_pins' (FLW-8001)
Information: Time: 2025-10-29 02:34:51 / Session: 0.09 hr / Command: 0.00 hr / Memory: 487 MB (FLW-8100)
1
icc2_shell> create_placement -floorplan
[icc2-lic Wed Oct 29 02:34:51 2025] Command 'create_placement' requires licenses
[icc2-lic Wed Oct 29 02:34:51 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Wed Oct 29 02:34:51 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:34:51 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Wed Oct 29 02:34:51 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Wed Oct 29 02:34:51 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Wed Oct 29 02:34:51 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:34:51 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Wed Oct 29 02:34:51 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:34:51 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Wed Oct 29 02:34:51 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:34:51 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Wed Oct 29 02:34:51 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Wed Oct 29 02:34:51 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Wed Oct 29 02:34:51 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:34:51 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Wed Oct 29 02:34:51 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:34:51 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Wed Oct 29 02:34:51 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'create_placement' (FLW-8000)
Information: Time: 2025-10-29 02:34:51 / Session: 0.09 hr / Command: 0.00 hr / Memory: 487 MB (FLW-8100)
Creating appropriate block views (if needed)...
Multi-Processing Summary
  Max number of cores for parent process: 1; hostname: nila-eelab31.iitpkd.ac.in
  No distributed processing
Command Option Settings Summary
  -floorplan -effort medium
Info: starting to push down row track for sub-blocks.
Information: All hard macros are fixed, no hard macro placement is done. (DPP-416)
Generating automatic soft blockages for fibo, hor/vert channel sizes are 22.4/22.4
Placing top level std cells.
Warning: No valid clocks available in mode 'default'. Setting clock frequency to 1 GHz. (POW-034)
Warning: no valid parasitic for default corner(LATE) (NEX-018)
Warning: no valid parasitic for default corner(LATE) (NEX-018)
Warning: no valid parasitic for default corner(LATE) (NEX-018)
Warning: no valid parasitic for default corner(LATE) (NEX-018)
Warning: No valid clocks available in mode 'default'. Setting clock frequency to 1 GHz. (POW-034)
Warning: No valid clocks available in mode 'default'. Setting clock frequency to 1 GHz. (POW-034)
coarse place 0% done.
coarse place 33% done.
coarse place 67% done.
coarse place 100% done.
Running block placement.
Floorplan placement done.
[icc2-lic Wed Oct 29 02:34:52 2025] Command 'report_placement' requires licenses
[icc2-lic Wed Oct 29 02:34:52 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Wed Oct 29 02:34:52 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:34:52 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Wed Oct 29 02:34:52 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Wed Oct 29 02:34:52 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Wed Oct 29 02:34:52 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:34:52 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Wed Oct 29 02:34:52 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:34:52 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Wed Oct 29 02:34:52 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:34:52 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Wed Oct 29 02:34:52 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Wed Oct 29 02:34:52 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Wed Oct 29 02:34:52 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:34:52 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Wed Oct 29 02:34:52 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:34:52 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Wed Oct 29 02:34:52 2025] Check-out of alternate set of keys directly with queueing was successful
****************************************
Report : report_placement
Design : fibo
Version: U-2022.12-SP6
Date   : Wed Oct 29 02:34:52 2025
****************************************
  ==================
  Note: Ignoring violations of fixed cells or between fixed pairs of cells. 
        To include violations of / between fixed cells, disable -ignore_fixed. 
  ==================

  Wire length report (all)
  ==================
  wire length in design fibo: 11787.458 microns.
  wire length in design fibo (see through blk pins): 11787.458 microns.
  ------------------
  Total wire length: 11787.458 microns.

  Physical hierarchy violations report
  ====================================
  Violations in design fibo:
     0 cells have placement violation.
  ------------------------------------
  Total 0 cells have placement violation.

  Voltage area violations report
  ====================================
  Voltage area placement violations in design fibo:
     0 cells placed outside the voltage area which they belong to.
  ------------------------------------
  Total 0 macro cells placed outside the voltage area which they belong to.

  Hard macro to hard macro overlap report
  =======================================
  HM to HM overlaps in design fibo: 0
  ---------------------------------------
  Total hard macro to hard macro overlaps: 0

Information: Default error view fibo_dpplace.err is created in GUI error browser. (DPP-054)
Information: Elapsed time for create_placement excluding pending time: 00:00:00.26. (DPUI-902)
Information: CPU time for create_placement : 00:00:00.25. (DPUI-903)
Information: Peak memory usage for create_placement : 547 MB. (DPUI-904)
Information: Ending 'create_placement' (FLW-8001)
Information: Time: 2025-10-29 02:34:52 / Session: 0.09 hr / Command: 0.00 hr / Memory: 548 MB (FLW-8100)
1
icc2_shell> save_block -as floorplan_done
Information: Saving 'FIBO32_LIB:fibo.design' to 'FIBO32_LIB:floorplan_done.design'. (DES-028)
Warning: No valid clocks available in mode 'default'. Setting clock frequency to 1 GHz. (POW-034)
1
icc2_shell> save_lib
Saving library 'FIBO32_LIB'
Warning: No valid clocks available in mode 'default'. Setting clock frequency to 1 GHz. (POW-034)
1
icc2_shell> close_blocks
Closing block 'FIBO32_LIB:fibo.design'
1
icc2_shell> close_lib
Closing library 'FIBO32_LIB'
1
icc2_shell> open_lib FIBO32_LIB
Information: Loading library file '/home/student/152502010/verilog/ex4/fibo32/rtl/ICC2/FIBO32_LIB' (FILE-007)
{FIBO32_LIB}
icc2_shell> # list out all the blocks
icc2_shell> list_blocks
Lib FIBO_LIB /home/student/152502010/verilog/ex4/fibo32/rtl/ICC2/FIBO_LIB tech
  *   0 fibo.design Oct-29-02:30
Lib FIBO32_LIB /home/student/152502010/verilog/ex4/fibo32/rtl/ICC2/FIBO32_LIB tech current
  ->  0 fibo.design Oct-29-02:34
  ->  0 floorplan_done.design Oct-29-02:34
3
icc2_shell> #open_block < YOUR BLOCK NAME >
icc2_shell> open_block floorplan_done
Opening block 'FIBO32_LIB:floorplan_done.design' in edit mode
{FIBO32_LIB:floorplan_done.design}
icc2_shell> link_block
Using libraries: FIBO32_LIB tsl18fs120_scl
Visiting block FIBO32_LIB:floorplan_done.design
Warning: No valid clocks available in mode 'default'. Setting clock frequency to 1 GHz. (POW-034)
Design 'fibo' was successfully linked.
1
icc2_shell> check_design -checks legality
[icc2-lic Wed Oct 29 02:41:56 2025] Command 'check_design' requires licenses
[icc2-lic Wed Oct 29 02:41:56 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Wed Oct 29 02:41:56 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:41:56 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Wed Oct 29 02:41:56 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Wed Oct 29 02:41:56 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Wed Oct 29 02:41:56 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:41:56 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Wed Oct 29 02:41:56 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:41:56 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Wed Oct 29 02:41:56 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:41:56 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Wed Oct 29 02:41:56 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Wed Oct 29 02:41:56 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Wed Oct 29 02:41:56 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:41:56 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Wed Oct 29 02:41:56 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:41:56 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Wed Oct 29 02:41:56 2025] Check-out of alternate set of keys directly with queueing was successful
****************************************
 Report : check_design 
 Options: { legality }
 Design : fibo
 Version: U-2022.12-SP6
 Date   : Wed Oct 29 02:41:56 2025
****************************************

Running atomic-check 'legality'

  *** EMS Message summary ***
  ----------------------------------------------------------------------------------------------------
  Total 0 EMS messages : 0 errors, 0 warnings, 0 info.
  ----------------------------------------------------------------------------------------------------

  *** Non-EMS message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  LGL-031      Warn   1          Site master "%s" has neither X-Symmetry nor Y-Symmetry. The "leg...
  PDC-003      Warn   2          Routing direction of metal layer %s is neither "horizontal" nor ...
  ----------------------------------------------------------------------------------------------------
  Total 3 non-EMS messages : 0 errors, 3 warnings, 0 info.
  ----------------------------------------------------------------------------------------------------
Information: Non-EMS messages are saved into file 'check_design2025Oct29024156.log'.
1
icc2_shell> # To create power net
icc2_shell> create_net -power {VDD}
{VDD}
icc2_shell> create_net -ground {VSS}
{VSS}
icc2_shell> # To automatically connect powernets to all the blocks
icc2_shell> connect_pg_net -all_blocks -automatic
****************************************
Report : Power/Ground Connection Summary
Design : fibo
Version: U-2022.12-SP6
Date   : Wed Oct 29 02:41:56 2025
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 0/529
Ground net VSS                0/529
--------------------------------------------------------------------------------
Information: connections of 1058 power/ground pin(s) are created or changed.
1
icc2_shell> # To create the core power ring
icc2_shell> # get_attribute [get_layers {M1 M2 M3 TOP_M}] routing_direction
icc2_shell> create_pg_ring_pattern core_ring_pattern -horizontal_layer M3 -horizontal_width .5 -horizontal_spacing .3 -vertical_layer TOP_M -vertical_width .5 -vertical_spacing .5
Information: The command 'create_pg_ring_pattern' cleared the undo history. (UNDO-016)
Successfully create PG ring pattern core_ring_pattern.
icc2_shell> set_pg_strategy core_power_ring -core -pattern {{name : core_ring_pattern}{nets : {VDD VSS}}{offset : {.5 1}}}
Successfully set PG strategy core_power_ring.
icc2_shell> compile_pg -strategies core_power_ring
[icc2-lic Wed Oct 29 02:41:56 2025] Command 'compile_pg' requires licenses
[icc2-lic Wed Oct 29 02:41:56 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Wed Oct 29 02:41:56 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:41:56 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Wed Oct 29 02:41:56 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Wed Oct 29 02:41:56 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Wed Oct 29 02:41:56 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:41:56 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Wed Oct 29 02:41:56 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:41:56 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Wed Oct 29 02:41:56 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:41:56 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Wed Oct 29 02:41:56 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Wed Oct 29 02:41:56 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Wed Oct 29 02:41:56 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:41:56 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Wed Oct 29 02:41:56 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:41:56 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Wed Oct 29 02:41:56 2025] Check-out of alternate set of keys directly with queueing was successful
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy core_power_ring.
Loading library and design information.
Number of Standard Cells: 529
Number of Hard Macros: 0
Number of Pads: 0
Creating rings.
Creating via connection between strategies and existing shapes.
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy core_power_ring.
Checking 8 stacked vias:0% 10% 20% 30% 50% 60% 70% 80% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committing wires takes 0.00 seconds.
Committing vias takes 0.00 seconds.
Committed 8 wires.
Committed 8 vias.
Committed 0 wires for via creation.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
icc2_shell> # To create pg mesh pattern
icc2_shell> create_pg_mesh_pattern mesh -layers { {{vertical_layer: M2}{width: .34} {spacing: interleaving}{pitch: 8} {offset: .5}}                                       {{horizontal_layer: M3}{width: .38} {spacing: interleaving} {pitch: 8} {offset: .5}} }
Successfully create mesh pattern mesh.
1
icc2_shell> set_pg_strategy core_mesh -pattern { {pattern:mesh} {nets: VDD VSS}} -core -extension {stop: innermost_ring}
Successfully set PG strategy core_mesh.
icc2_shell> compile_pg -strategies core_mesh
[icc2-lic Wed Oct 29 02:41:56 2025] Command 'compile_pg' requires licenses
[icc2-lic Wed Oct 29 02:41:56 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Wed Oct 29 02:41:56 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:41:56 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Wed Oct 29 02:41:56 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Wed Oct 29 02:41:56 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Wed Oct 29 02:41:56 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:41:56 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Wed Oct 29 02:41:56 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:41:56 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Wed Oct 29 02:41:56 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:41:56 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Wed Oct 29 02:41:56 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Wed Oct 29 02:41:56 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Wed Oct 29 02:41:56 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:41:56 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Wed Oct 29 02:41:56 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:41:56 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Wed Oct 29 02:41:56 2025] Check-out of alternate set of keys directly with queueing was successful
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy core_mesh.
Loading library and design information.
Number of Standard Cells: 529
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies core_mesh .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies core_mesh .
Check and fix DRC for 81 wires for strategy core_mesh.
Number of threads: 1
Number of partitions: 4
Direction of partitions: vertical
Number of wires: 41
Checking DRC for 41 wires:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Number of threads: 1
Number of partitions: 4
Direction of partitions: horizontal
Number of wires: 40
Checking DRC for 40 wires:5% 10% 15% 20% 25% 30% 40% 50% 55% 60% 65% 75% 80% 85% 90% 100%
Creating 81 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies core_mesh .
Working on strategy core_mesh.
Number of detected intersections: 820
Total runtime of via shapes creation: 0 seconds
Check and fix DRC for 820 stacked vias for strategy core_mesh.
Number of threads: 1
Number of partitions: 4
Direction of partitions: horizontal
Number of vias: 820
Checking DRC for 820 stacked vias:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Runtime of via DRC checking for strategy core_mesh: 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 162 stacked vias.
Number of threads: 1
Number of partitions: 4
Direction of partitions: horizontal
Number of vias: 162
Checking DRC for 162 stacked vias:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy core_mesh.
Checking 820 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Checking dangling/floating vias between strategies and existing shapes.
Checking 162 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committing wires takes 0.00 seconds.
Committing vias takes 0.00 seconds.
Committed 81 wires.
Committed 982 vias.
Committed 0 wires for via creation.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
icc2_shell> create_pg_std_cell_conn_pattern std_cell_rail -layers {M1} -rail_width 0.06
Successfully create standard cell rail pattern std_cell_rail.
icc2_shell> set_pg_strategy rail_strat -core -pattern {{name: std_cell_rail} {nets: VDD VSS} }
Successfully set PG strategy rail_strat.
icc2_shell> compile_pg -strategies rail_strat
[icc2-lic Wed Oct 29 02:42:17 2025] Command 'compile_pg' requires licenses
[icc2-lic Wed Oct 29 02:42:17 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Wed Oct 29 02:42:17 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:42:17 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Wed Oct 29 02:42:17 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Wed Oct 29 02:42:17 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Wed Oct 29 02:42:17 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:42:17 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Wed Oct 29 02:42:17 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:42:17 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Wed Oct 29 02:42:17 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:42:17 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Wed Oct 29 02:42:17 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Wed Oct 29 02:42:17 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Wed Oct 29 02:42:17 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:42:17 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Wed Oct 29 02:42:17 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:42:17 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Wed Oct 29 02:42:17 2025] Check-out of alternate set of keys directly with queueing was successful
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy rail_strat.
Loading library and design information.
Number of Standard Cells: 529
Number of Hard Macros: 0
Number of Pads: 0
Creating standard cell rails.
Creating standard cell rails for strategy rail_strat.
User specified width 0.0600 um for net VDD at layer M1 is smaller than the layer min width 0.2300, use min width instead for rail creation.
User specified width 0.0600 um for net VSS at layer M1 is smaller than the layer min width 0.2300, use min width instead for rail creation.
DRC checking and fixing for standard cell rail strategy rail_strat.
Number of threads: 1
Number of partitions: 3
Direction of partitions: horizontal
Number of wires: 29
Checking DRC for 29 wires:5% 10% 20% 25% 30% 40% 45% 55% 60% 65% 75% 80% 85% 95% 100%
Creating 29 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 595 stacked vias.
Number of threads: 1
Number of partitions: 3
Direction of partitions: horizontal
Number of vias: 595
Checking DRC for 595 stacked vias:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 595 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committing wires takes 0.00 seconds.
Committing vias takes 0.00 seconds.
Committed 29 wires.
Committed 595 vias.
Committed 0 wires for via creation.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
icc2_shell> save_block -as powerplan_done
Information: Saving 'FIBO32_LIB:floorplan_done.design' to 'FIBO32_LIB:powerplan_done.design'. (DES-028)
Warning: No valid clocks available in mode 'default'. Setting clock frequency to 1 GHz. (POW-034)
1
icc2_shell> save_lib
Saving library 'FIBO32_LIB'
Warning: No valid clocks available in mode 'default'. Setting clock frequency to 1 GHz. (POW-034)
1
icc2_shell> close_blocks
Closing block 'FIBO32_LIB:floorplan_done.design'
1
icc2_shell> close_lib
Closing library 'FIBO32_LIB'
1
icc2_shell> open_lib FIBO32_LIB
Information: Loading library file '/home/student/152502010/verilog/ex4/fibo32/rtl/ICC2/FIBO32_LIB' (FILE-007)
{FIBO32_LIB}
icc2_shell> open_block powerplan_done
Opening block 'FIBO32_LIB:powerplan_done.design' in edit mode
Warning: Clean all the undo data since the top design has changed. (PGR-599)
{FIBO32_LIB:powerplan_done.design}
icc2_shell> link_block
Using libraries: FIBO32_LIB tsl18fs120_scl
Visiting block FIBO32_LIB:powerplan_done.design
Warning: No valid clocks available in mode 'default'. Setting clock frequency to 1 GHz. (POW-034)
Design 'fibo' was successfully linked.
1
icc2_shell> check_design -checks pre_placement_stage
[icc2-lic Wed Oct 29 02:42:30 2025] Command 'check_design' requires licenses
[icc2-lic Wed Oct 29 02:42:30 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Wed Oct 29 02:42:30 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:42:30 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Wed Oct 29 02:42:30 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Wed Oct 29 02:42:30 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Wed Oct 29 02:42:30 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:42:30 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Wed Oct 29 02:42:30 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:42:30 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Wed Oct 29 02:42:30 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:42:30 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Wed Oct 29 02:42:30 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Wed Oct 29 02:42:30 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Wed Oct 29 02:42:30 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:42:30 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Wed Oct 29 02:42:30 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:42:30 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Wed Oct 29 02:42:30 2025] Check-out of alternate set of keys directly with queueing was successful
****************************************
 Report : check_design 
 Options: { pre_placement_stage }
 Design : fibo
 Version: U-2022.12-SP6
 Date   : Wed Oct 29 02:42:30 2025
****************************************

Running mega-check 'pre_placement_stage': 
    Running atomic-check 'design_mismatch'
    Running atomic-check 'scan_chain'
    Running atomic-check 'mv_design'
    Running atomic-check 'rp_constraints'
    Running atomic-check 'timing'
    Running atomic-check 'hier_pre_placement'

  *** EMS Message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  DFT-011      Info   1          The design has no scan chain defined in the scandef.
  DMM-104      Info   91         Mismatch type %mmtype is detected on object type %objtype at obj...
  TCK-001      Warn   160        The reported endpoint '%endpoint' is unconstrained. Reason: '%re...
  TCK-002      Warn   64         The register clock pin '%pin' has no fanin clocks. Mode:'%mode'.
  ----------------------------------------------------------------------------------------------------
  Total 316 EMS messages : 0 errors, 224 warnings, 92 info.
  ----------------------------------------------------------------------------------------------------

  *** Non-EMS message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  NDMUI-173    Info   1          There are no relative placement groups in the design.
  PVT-032      Info   1          Corner %s: no PVT mismatches.
  ----------------------------------------------------------------------------------------------------
  Total 2 non-EMS messages : 0 errors, 0 warnings, 2 info.
  ----------------------------------------------------------------------------------------------------

Information: EMS database is saved to file 'check_design.ems'.
Information: Non-EMS messages are saved into file 'check_design2025Oct29024230.log'.
1
icc2_shell> #remove all modes
icc2_shell> remove_modes -all
1
icc2_shell> remove_corners -all
1
icc2_shell> remove_scenarios -all
1
icc2_shell> #set mode  and corner
icc2_shell> set mode1 "func"
func
icc2_shell> set corner1 "nom"
nom
icc2_shell> set scenario1 "${mode1}::${corner1}"
func::nom
icc2_shell> #create mode and corner
icc2_shell> create_mode $mode1
1
icc2_shell> create_corner $corner1
1
icc2_shell> create_scenario -name func::nom -mode func -corner nom
Created scenario func::nom for mode func and corner nom
All analysis types are activated.
{func::nom}
icc2_shell> source ./inputs/fibo.mapped.sdc
Information: Timer using 1 threads
1
icc2_shell> set parasitic1 "p1"
p1
icc2_shell> set tluplus_file$parasitic1 "/home/SCL_PDK/SCLPDK_V3.0_KIT/scl180/digital_pnr_kit/snps/non_rh/4M1L/SCL_TLUPLUS_4M1L_TYP.tlup"
/home/SCL_PDK/SCLPDK_V3.0_KIT/scl180/digital_pnr_kit/snps/non_rh/4M1L/SCL_TLUPLUS_4M1L_TYP.tlup
icc2_shell> set layer_map_file$parasitic1 "/home/SCL_PDK/SCLPDK_V3.0_KIT/scl180/digital_pnr_kit/snps/non_rh/4M1L/SCL_TLUPLUS_4M1L.map"
/home/SCL_PDK/SCLPDK_V3.0_KIT/scl180/digital_pnr_kit/snps/non_rh/4M1L/SCL_TLUPLUS_4M1L.map
icc2_shell> read_parasitic_tech -tlup $tluplus_filep1 -layermap $layer_map_filep1 -name p1
Warning: Layer mapping file warning. Tech layer 'metal1' mapped in layer mapping file is mask name of 'M1'. (TLUP-011)
Warning: Layer mapping file warning. Tech layer 'metal2' mapped in layer mapping file is mask name of 'M2'. (TLUP-011)
Warning: Layer mapping file warning. Tech layer 'metal3' mapped in layer mapping file is mask name of 'M3'. (TLUP-011)
Warning: Layer mapping file warning. Tech layer 'poly' mapped in layer mapping file is mask name of 'GC'. (TLUP-011)
Warning: Layer mapping file warning. Tech layer 'metal4' mapped in layer mapping file is mask name of 'TOP_M'. (TLUP-011)
Warning: Layer mapping file warning. Tech layer 'CC' mapped in layer mapping file is mask name of 'CS'. (TLUP-011)
Warning: Layer mapping file warning. Tech layer 'via3' mapped in layer mapping file is mask name of 'TOP_V'. (TLUP-011)
Warning: Layer mapping file warning. Tech layer 'via1' mapped in layer mapping file is mask name of 'V2'. (TLUP-011)
Warning: Layer mapping file warning. Tech layer 'via2' mapped in layer mapping file is mask name of 'V3'. (TLUP-011)
1
icc2_shell> set_parasitic_parameters -late_spec $parasitic1 -early_spec $parasitic1
1
icc2_shell> set_app_options -name place.coarse.continue_on_missing_scandef -value true
place.coarse.continue_on_missing_scandef true
icc2_shell> #to place  pins and initialize placement
icc2_shell> place_pins -self
[icc2-lic Wed Oct 29 02:42:57 2025] Command 'place_pins' requires licenses
[icc2-lic Wed Oct 29 02:42:57 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Wed Oct 29 02:42:57 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:42:57 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Wed Oct 29 02:42:57 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Wed Oct 29 02:42:57 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Wed Oct 29 02:42:57 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:42:57 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Wed Oct 29 02:42:57 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:42:57 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Wed Oct 29 02:42:57 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:42:57 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Wed Oct 29 02:42:57 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Wed Oct 29 02:42:57 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Wed Oct 29 02:42:57 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:42:57 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Wed Oct 29 02:42:57 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:42:57 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Wed Oct 29 02:42:57 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'place_pins' (FLW-8000)
Information: Time: 2025-10-29 02:42:57 / Session: 0.22 hr / Command: 0.00 hr / Memory: 557 MB (FLW-8100)
Load DB...
CPU Time for load db: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 

Min routing layer: M1
Max routing layer: TOP_M


CPU Time for Top Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = TOP_M
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)

Block Pin Constraint   Min Pin Max Pin Reserve
                       Layer   Layer   Layer    Feedthroughs
--------------------   ------  ------  ------   ------------
fibo                   M2      TOP_M   TOP_M    Not allowed

Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.15 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.15 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Master cell powerplan_done has duplicated redundant library pin shapes at {0.005 -4.480} {167.715 -3.360} on layer M2. (ZRT-625)
Warning: Master cell powerplan_done has duplicated redundant library pin shapes at {0.005 -4.480} {167.715 -3.360} on layer M2. (ZRT-625)
Warning: Master cell powerplan_done has duplicated redundant library pin shapes at {0.005 -4.480} {167.715 -3.360} on layer M2. (ZRT-625)
Warning: Master cell powerplan_done has duplicated redundant library pin shapes at {0.005 -4.480} {167.715 -3.360} on layer M2. (ZRT-625)
Warning: Master cell powerplan_done has duplicated redundant library pin shapes at {0.005 -4.480} {167.715 -3.360} on layer M2. (ZRT-625)
Warning: Master cell powerplan_done has duplicated redundant library pin shapes at {0.005 -4.480} {167.715 -3.360} on layer M2. (ZRT-625)
Warning: Master cell powerplan_done has duplicated redundant library pin shapes at {0.005 167.160} {167.715 168.280} on layer M2. (ZRT-625)
Warning: Master cell powerplan_done has duplicated redundant library pin shapes at {0.005 167.160} {167.715 168.280} on layer M2. (ZRT-625)
Warning: Master cell powerplan_done has duplicated redundant library pin shapes at {0.005 167.160} {167.715 168.280} on layer M2. (ZRT-625)
Warning: Master cell powerplan_done has duplicated redundant library pin shapes at {0.005 167.160} {167.715 168.280} on layer M2. (ZRT-625)
Note - message 'ZRT-625' limit (10) exceeded. Remainder will be suppressed.
Warning: Cell add_9/U678 is placed overlapping with other cells at {{25.789 22.231} {29.149 27.831}}. (ZRT-763)
Warning: Cell add_9/U380 is placed overlapping with other cells at {{121.887 8.183} {124.127 13.783}}. (ZRT-763)
Warning: Cell add_9/U376 is placed overlapping with other cells at {{54.917 83.243} {60.517 88.842}}. (ZRT-763)
Warning: Cell a_reg[20] is placed overlapping with other cells at {{138.891 74.620} {152.331 80.220}}. (ZRT-763)
Warning: Cell a_reg[7] is placed overlapping with other cells at {{6.025 151.056} {19.465 156.656}}. (ZRT-763)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   32  Alloctr   33  Proc 5274 
Printing options for 'route.common.*'

Printing options for 'route.global.*'

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (-5.60um,-5.60um,173.32um,169.40um)
Number of routing layers = 4
layer M1, dir Hor, min width = 0.23um, min space = 0.23um pitch = 0.56um
layer M2, dir Ver, min width = 0.28um, min space = 0.28um pitch = 0.56um
layer M3, dir Hor, min width = 0.28um, min space = 0.28um pitch = 0.61um
layer TOP_M, dir Ver, min width = 0.44um, min space = 0.46um pitch = 1.12um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   36  Alloctr   37  Proc 5277 
Net statistics:
Total number of nets to route for block pin placement     = 36
Number of interface nets to route for block pin placement = 36
Number of single or zero port nets = 2
Net length statistics: 
Net Count(Ignore Fully Rted) 68, Total Half Perimeter Wire Length (HPWL) 6766 microns
HPWL   0 ~   50 microns: Net Count       33     Total HPWL          803 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count       34     Total HPWL         5666 microns
HPWL 200 ~  300 microns: Net Count        1     Total HPWL          297 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    1 
[End of Build All Nets] Total (MB): Used   36  Alloctr   37  Proc 5279 
Number of partitions: 1 (1 x 1)
Size of partitions: 17 gCells x 17 gCells
Average gCell capacity  16.79    on layer (1)    M1
Average gCell capacity  14.14    on layer (2)    M2
Average gCell capacity  12.30    on layer (3)    M3
Average gCell capacity  9.03     on layer (4)    TOP_M
Average number of tracks per gCell 18.47         on layer (1)    M1
Average number of tracks per gCell 18.82         on layer (2)    M2
Average number of tracks per gCell 16.88         on layer (3)    M3
Average number of tracks per gCell 9.41  on layer (4)    TOP_M
Number of gCells = 1156
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   36  Alloctr   37  Proc 5279 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   36  Alloctr   37  Proc 5279 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    0  Alloctr    0  Proc    2 
[End of Build Data] Total (MB): Used   36  Alloctr   37  Proc 5279 
Number of partitions: 1 (1 x 1)
Size of partitions: 17 gCells x 17 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   12  Alloctr   12  Proc   15 
[End of Blocked Pin Detection] Total (MB): Used   48  Alloctr   49  Proc 5295 
Information: Using 1 threads for routing. (ZRT-444)
Information: Buffer distance is estimated to be ~6372.0000um (568 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 17 gCells x 17 gCells
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   48  Alloctr   49  Proc 5295 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. TOP_M      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 745.74
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 401.14
Initial. Layer M3 wire length = 332.85
Initial. Layer TOP_M wire length = 11.76
Initial. Total Number of Contacts = 55
Initial. Via VIA12A count = 34
Initial. Via VIA23 count = 20
Initial. Via VIA34 count = 1
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   12  Alloctr   12  Proc   17 
[End of Whole Chip Routing] Total (MB): Used   48  Alloctr   49  Proc 5295 
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   12  Alloctr   12  Proc   17 
[End of Global Routing] Total (MB): Used   48  Alloctr   49  Proc 5295 
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   40  Alloctr   41  Proc 5295 
CPU Time for Global Route: 00:00:00.09u 00:00:00.01s 00:00:00.10e: 
Number of block ports: 34
Number of block pin locations assigned from router: 34
CPU Time for Pin Preparation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of PG ports on blocks: 0
Number of pins created: 34
CPU Time for Pin Creation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Total Pin Placement CPU Time: 00:00:00.10u 00:00:00.01s 00:00:00.10e: 
Information: Ending 'place_pins' (FLW-8001)
Information: Time: 2025-10-29 02:42:57 / Session: 0.22 hr / Command: 0.00 hr / Memory: 597 MB (FLW-8100)
1
icc2_shell> create_placement
[icc2-lic Wed Oct 29 02:42:57 2025] Command 'create_placement' requires licenses
[icc2-lic Wed Oct 29 02:42:57 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Wed Oct 29 02:42:57 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:42:57 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Wed Oct 29 02:42:57 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Wed Oct 29 02:42:57 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Wed Oct 29 02:42:57 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:42:57 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Wed Oct 29 02:42:57 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:42:57 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Wed Oct 29 02:42:57 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:42:57 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Wed Oct 29 02:42:57 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Wed Oct 29 02:42:57 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Wed Oct 29 02:42:57 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:42:57 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Wed Oct 29 02:42:57 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:42:57 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Wed Oct 29 02:42:57 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'create_placement' (FLW-8000)
Information: Time: 2025-10-29 02:42:57 / Session: 0.22 hr / Command: 0.00 hr / Memory: 597 MB (FLW-8100)

Create Placement Options:
Effort:                        high_effort         
Timing Driven:                 false               
Buffering Aware Timing Driven: false               
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.fix_cells_on_soft_blockages                :        true                

Information: Corner nom: no PVT mismatches. (PVT-032)
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario func::nom timingCorner nom
INFO: Using corner nom for worst leakage corner
Using default layer TOP_M
new cutoff lpd: 3.53604e-06
maxCornerId = 1
corner=nom, tran factor=1.0000 (0.5312 / 0.5312)
ORB: Nominal = 0.2655820  Design MT = 0.200000  Target = 0.5311641 (2.000 nominal)  MaxRC = 0.000150
ORB: Fast Target = 0.079403 ( 0.299 nominal )
ORB: stageDelay=0.14137, stageLength=892474
nplLib: default vr hor dist = 135
nplLib: default vr ver dist = 135
nplLib: default vr buf size = 8
nplLib: default vr buf size = 6
Info: embedded eLpp will optimize for scenario func::nom
Information: Activity propagation will be performed for scenario func::nom.
Information: Doing activity propagation for mode 'func' and corner 'nom' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func::nom (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
Info: e-eLpp used with low effort
Start transferring placement data.
Information: The stitching and editing of coupling caps is turned OFF for design 'FIBO32_LIB:powerplan_done.design'. (TIM-125)
Information: Design Average RC for design powerplan_done  (NEX-011)
Information: r = 0.288133 ohm/um, via_r = 4.284749 ohm/cut, c = 0.153871 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.175174 ohm/um, via_r = 4.613636 ohm/cut, c = 0.141184 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'fibo'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 534, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 534, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
ML Acceleration:                           off
************************************************************
****** eLpp weights (no caps)
Number of nets: 534, of which 533 non-clock nets
Number of nets with 0 toggle rate: 2
Max toggle rate = 1, average toggle rate = 0.0256783
Max non-clock toggle rate = 0.182241
eLpp weight range = (0, 38.9434)
*** 4 nets are filtered out
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 534
Amt power = 0.1
Non-default weight range: (0.9, 8.79434)
Information: Automatic repeater spreading is enabled.
Restructuring in 2 hierarchies
CGRW: importing permutable pins & pairs, size 8 and above
Information: The net parasitics of block fibo are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.60, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'on' invoked.
Creating placement from scratch.
coarse place 0% done.
coarse place 20% done.
coarse place 40% done.
coarse place 60% done.
coarse place 80% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 2.06894e+08
Information: Extraction observers are detached as design net change threshold is reached.
Transferred 0 BTSR attributes to NDM.
Information: Estimating clock gate latencies after non timing-driven (non latency-aware) placement.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func::nom'. (OPT-909)
Start DFT optimization
START_CMD: optimize_dft        CPU:     88 s ( 0.02 hr) ELAPSE:    799 s ( 0.22 hr) MEM-PEAK:   596 Mb Wed Oct 29 02:42:59 2025
DFT optimization is skipped due to no scan chains were found
END_CMD: optimize_dft          CPU:     88 s ( 0.02 hr) ELAPSE:    799 s ( 0.22 hr) MEM-PEAK:   596 Mb Wed Oct 29 02:42:59 2025
End DFT optimization
Start TieCellOpt
Information: The stitching and editing of coupling caps is turned OFF for design 'FIBO32_LIB:powerplan_done.design'. (TIM-125)
Information: Design Average RC for design powerplan_done  (NEX-011)
Information: r = 0.288133 ohm/um, via_r = 4.284749 ohm/cut, c = 0.155617 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.175174 ohm/um, via_r = 4.613636 ohm/cut, c = 0.142796 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (35000 35000) (1642200 1603000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The RC mode used is VR for design 'fibo'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 534, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 534, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
------------------------
Begin tie-cell insertion
INFO: debug level = 0
INFO: max fanout = 999
INFO: max diameter (in user unit) = 112.00
INFO: Available logic one lib cells: 
INFO: Available logic zero lib cells: 
Warning: No tie cell is available for constant fixing. (OPT-200)
End TieCellOpt
Information: Ending 'create_placement' (FLW-8001)
Information: Time: 2025-10-29 02:42:59 / Session: 0.22 hr / Command: 0.00 hr / Memory: 597 MB (FLW-8100)
1
icc2_shell> legalize_placement
[icc2-lic Wed Oct 29 02:42:59 2025] Command 'legalize_placement' requires licenses
[icc2-lic Wed Oct 29 02:42:59 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Wed Oct 29 02:42:59 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:42:59 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Wed Oct 29 02:42:59 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Wed Oct 29 02:42:59 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Wed Oct 29 02:42:59 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:42:59 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Wed Oct 29 02:42:59 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:42:59 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Wed Oct 29 02:42:59 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:42:59 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Wed Oct 29 02:42:59 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Wed Oct 29 02:42:59 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Wed Oct 29 02:42:59 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:42:59 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Wed Oct 29 02:42:59 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:42:59 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Wed Oct 29 02:42:59 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'legalize_placement' (FLW-8000)
Information: Time: 2025-10-29 02:42:59 / Session: 0.22 hr / Command: 0.00 hr / Memory: 597 MB (FLW-8100)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer GC is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 29 total shapes.
Layer M2: cached 41 shapes out of 41 total shapes.
Cached 1415 vias out of 1585 total vias.

Legalizing Top Level Design fibo ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0187 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer GC is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 47 ref cells (0 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     25200.9          529        Yes DEFAULT_VA

Warning: max_legality_failures=5000 ignored.
        To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
        To use it, set limit_legality_checks to true.
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    529
number of references:                47
number of site rows:                 28
number of locations attempted:    13145
number of locations failed:        4118  (31.3%)

Legality of references at locations:
33 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    46        934       445 ( 47.6%)        425       215 ( 50.6%)  oai21d2
    74       1204       349 ( 29.0%)        775       233 ( 30.1%)  nd02d2
    23        460       278 ( 60.4%)        324       205 ( 63.3%)  aoi21d2
    58        980       296 ( 30.2%)        569       171 ( 30.1%)  inv0d1
    52        936       280 ( 29.9%)        448       131 ( 29.2%)  dfcrq4
    31        545       232 ( 42.6%)        381       168 ( 44.1%)  inv0d2
    25        404       123 ( 30.4%)        191        59 ( 30.9%)  nr02d4
     5        151        89 ( 58.9%)        111        67 ( 60.4%)  an02d2
    10        200        95 ( 47.5%)        112        56 ( 50.0%)  dfcrq2
     4         94        64 ( 68.1%)         87        58 ( 66.7%)  bufbd3

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     4         94        64 ( 68.1%)         87        58 ( 66.7%)  bufbd3
    23        460       278 ( 60.4%)        324       205 ( 63.3%)  aoi21d2
     5        151        89 ( 58.9%)        111        67 ( 60.4%)  an02d2
     2         40        23 ( 57.5%)         32        19 ( 59.4%)  aor21d2
     2         32        19 ( 59.4%)         32        18 ( 56.2%)  clk2d2
     1         24        13 ( 54.2%)          8         5 ( 62.5%)  dfprb2
    46        934       445 ( 47.6%)        425       215 ( 50.6%)  oai21d2
    10        200        95 ( 47.5%)        112        56 ( 50.0%)  dfcrq2
     1         14         7 ( 50.0%)          6         2 ( 33.3%)  an02d7
    31        545       232 ( 42.6%)        381       168 ( 44.1%)  inv0d2

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         529 (4975 total sites)
avg row height over cells:        5.600 um
rms cell displacement:            1.673 um ( 0.30 row height)
rms weighted cell displacement:   1.673 um ( 0.30 row height)
max cell displacement:            3.957 um ( 0.71 row height)
avg cell displacement:            1.490 um ( 0.27 row height)
avg weighted cell displacement:   1.490 um ( 0.27 row height)
number of cells moved:              529
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: add_9/U732 (inv0d1)
  Input location: (70.0029,22.5952)
  Legal location: (66.78,20.3)
  Displacement:   3.957 um ( 0.71 row height)
Cell: add_9/U621 (buffd1)
  Input location: (14.9218,12.1469)
  Legal location: (17.5,14.7)
  Displacement:   3.628 um ( 0.65 row height)
Cell: add_9/U597 (oai21d2)
  Input location: (122.768,51.3879)
  Legal location: (122.22,48.3)
  Displacement:   3.136 um ( 0.56 row height)
Cell: add_9/U530 (inv0d1)
  Input location: (144.699,6.3948)
  Legal location: (145.74,3.5)
  Displacement:   3.076 um ( 0.55 row height)
Cell: add_9/U631 (nr02d2)
  Input location: (79.1451,135.27)
  Legal location: (78.54,132.3)
  Displacement:   3.031 um ( 0.54 row height)
Cell: add_9/U447 (inv0d2)
  Input location: (53.5773,146.095)
  Legal location: (53.9,149.1)
  Displacement:   3.022 um ( 0.54 row height)
Cell: add_9/U429 (bufbd3)
  Input location: (120.219,67.713)
  Legal location: (119.98,70.7)
  Displacement:   2.997 um ( 0.54 row height)
Cell: add_9/U499 (nd02d2)
  Input location: (117.607,84.5915)
  Legal location: (118.86,81.9)
  Displacement:   2.969 um ( 0.53 row height)
Cell: add_9/U510 (inv0d2)
  Input location: (68.1064,84.9459)
  Legal location: (69.58,87.5)
  Displacement:   2.949 um ( 0.53 row height)
Cell: add_9/U721 (oai21d2)
  Input location: (67.446,11.9371)
  Legal location: (68.46,14.7)
  Displacement:   2.943 um ( 0.53 row height)

Information: Extraction observers are detached as design net change threshold is reached.
Legalization succeeded.
Total Legalizer CPU: 0.475
Total Legalizer Wall Time: 0.479
----------------------------------------------------------------
Information: Ending 'legalize_placement' (FLW-8001)
Information: Time: 2025-10-29 02:43:00 / Session: 0.22 hr / Command: 0.00 hr / Memory: 597 MB (FLW-8100)
1
icc2_shell> place_opt -list_only
[icc2-lic Wed Oct 29 02:43:00 2025] Command 'place_opt' requires licenses
[icc2-lic Wed Oct 29 02:43:00 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Wed Oct 29 02:43:00 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:43:00 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Wed Oct 29 02:43:00 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Wed Oct 29 02:43:00 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Wed Oct 29 02:43:00 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:43:00 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Wed Oct 29 02:43:00 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:43:00 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Wed Oct 29 02:43:00 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:43:00 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Wed Oct 29 02:43:00 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Wed Oct 29 02:43:00 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Wed Oct 29 02:43:00 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:43:00 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Wed Oct 29 02:43:00 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:43:00 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Wed Oct 29 02:43:00 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'place_opt' (FLW-8000)
Information: Time: 2025-10-29 02:43:00 / Session: 0.22 hr / Command: 0.00 hr / Memory: 597 MB (FLW-8100)
Information: The command 'place_opt' cleared the undo history. (UNDO-016)
place_opt flow stages: initial_place initial_drc initial_opto final_place final_opto
             initial_place:  initial coarse placement
             initial_drc:    high-fanout synthesis and initial drc fixing
             initial_opto:   datapath optimization on post-hfsdrc netlist prior to final coarse placement
             final_place:    final coarse placement
             final_opto:     datapath optimization on netlist obtained from final coarse placement
Information: Ending 'place_opt' (FLW-8001)
Information: Time: 2025-10-29 02:43:00 / Session: 0.22 hr / Command: 0.00 hr / Memory: 597 MB (FLW-8100)
1
icc2_shell> place_opt
[icc2-lic Wed Oct 29 02:43:00 2025] Command 'place_opt' requires licenses
[icc2-lic Wed Oct 29 02:43:00 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Wed Oct 29 02:43:00 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:43:00 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Wed Oct 29 02:43:00 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Wed Oct 29 02:43:00 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Wed Oct 29 02:43:00 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:43:00 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Wed Oct 29 02:43:00 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:43:00 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Wed Oct 29 02:43:00 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:43:00 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Wed Oct 29 02:43:00 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Wed Oct 29 02:43:00 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Wed Oct 29 02:43:00 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:43:00 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Wed Oct 29 02:43:00 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:43:00 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Wed Oct 29 02:43:00 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'place_opt' (FLW-8000)
Information: Time: 2025-10-29 02:43:00 / Session: 0.22 hr / Command: 0.00 hr / Memory: 597 MB (FLW-8100)
INFO: place_opt is running in balanced flow mode
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
INFO: disable CRPR-based timing. 
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (35000 35000) (1642200 1603000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running power improvement flow (1)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func::nom'. (OPT-909)

Information: Starting place_opt / initial_place (FLW-8000)
Information: Time: 2025-10-29 02:43:00 / Session: 0.22 hr / Command: 0.00 hr / Memory: 597 MB (FLW-8100)


Information: Starting place_opt / initial_place / Initial Placement (FLW-8000)
Information: Time: 2025-10-29 02:43:00 / Session: 0.22 hr / Command: 0.00 hr / Memory: 597 MB (FLW-8100)
Information: The RC mode used is VR for design 'fibo'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 534, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 534, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Running merge clock gates
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
************************************************************
* CTS STEP: Clock Gate Merging
************************************************************
Setting for clock gate merging......
Setting all modes active.
Information: CTS will work on the following scenarios. (CTS-101)
   func::nom    (Mode: func; Corner: nom)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00kOhm
   Capacitance : 1.00pF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   No CTS related app option is set.

Collecting ICGs in clock trees......

Searching for equivalent ICGs......

Merging equivalent ICGs......

Clearing settings of clock gate merging......
Clearing enable all modes setting.

Information: Total 0 ICGs are not considered in merging for reasons: don't touch - 0; fixed - 0; other reasons - 0. (CTS-124)
 - message 'CTS-125' limit is (10).

Information: Total 0 ICGs are unique in the design. (CTS-126)
 - message 'CTS-127' limit is (10).

************************************************************
* CTS STEP: Summary
************************************************************
merge_clock_gates Statistics: Total
    ICG                       0
    Merged                    0
    Survived                  0
    Removed                   0
    ICG at the end            0


Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (35000 35000) (1642200 1603000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Running initial placement
----------------------------------------------------------------
running create_placement
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
CGRW: permuting timing equivalent pins only
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario func::nom timingCorner nom
INFO: Using corner nom for worst leakage corner
Using default layer TOP_M
new cutoff lpd: 3.53604e-06
maxCornerId = 1
corner=nom, tran factor=1.0000 (0.5312 / 0.5312)
ORB: Nominal = 0.2655820  Design MT = 0.200000  Target = 0.5311641 (2.000 nominal)  MaxRC = 0.000150
ORB: Fast Target = 0.079403 ( 0.299 nominal )
ORB: stageDelay=0.14137, stageLength=892474
nplLib: default vr hor dist = 135
nplLib: default vr ver dist = 135
nplLib: default vr buf size = 8
nplLib: default vr buf size = 6
Info: embedded eLpp will optimize for scenario func::nom
Information: Activity for scenario func::nom was cached, no propagation required. (POW-005)
Info: e-eLpp used with low effort

Placement Options:
Effort:                        high_effort         
Timing Driven:                 true                
Buffering Aware Timing Driven: true                
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.fix_cells_on_soft_blockages                :        true                

Start transferring placement data.
****** eLpp weights (no caps)
Number of nets: 534, of which 533 non-clock nets
Number of nets with 0 toggle rate: 2
Max toggle rate = 1, average toggle rate = 0.0256783
Max non-clock toggle rate = 0.182241
eLpp weight range = (0, 38.9434)
*** 4 nets are filtered out
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 534
Amt power = 0.1
Non-default weight range: (0.9, 8.79434)
Information: Automatic repeater spreading is enabled.
Restructuring in 2 hierarchies
CGRW: importing permutable pins & pairs, size 8 and above
Information: Automatic timing control is enabled.
checking app option clockgate_objective_weight : none
Information: Clock gate latency aware placement is enabled. (PLACE-085)
Using worst RC corner 'nom' for buffer aware analysis.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
DTDP placement: scenario=func::nom
Factor(1) = 1
Factor(BASE) = 1
Information: The net parasitics of block fibo are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.60, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'on' invoked.
Creating placement from scratch.
coarse place 0% done.
Selected 9 sequential cells for slack balancing.
coarse place 13% done.
coarse place 25% done.
coarse place 38% done.
coarse place 50% done.
coarse place 63% done.
coarse place 75% done.
coarse place 88% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 2.21346e+08
Information: Extraction observers are detached as design net change threshold is reached.
Transferred 0 BTSR attributes to NDM.
Stored 2 bounds for preserving balanced registers 
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func::nom'. (OPT-909)
START_CMD: optimize_dft        CPU:     90 s ( 0.03 hr) ELAPSE:    801 s ( 0.22 hr) MEM-PEAK:   620 Mb Wed Oct 29 02:43:01 2025
END_CMD: optimize_dft          CPU:     90 s ( 0.03 hr) ELAPSE:    801 s ( 0.22 hr) MEM-PEAK:   620 Mb Wed Oct 29 02:43:01 2025
----------------------------------------------------------------
Information: Ending place_opt / initial_place / Initial Placement (FLW-8001)
Information: Time: 2025-10-29 02:43:01 / Session: 0.22 hr / Command: 0.00 hr / Memory: 621 MB (FLW-8100)


Information: Ending place_opt / initial_place (FLW-8001)
Information: Time: 2025-10-29 02:43:01 / Session: 0.22 hr / Command: 0.00 hr / Memory: 621 MB (FLW-8100)

Information: Starting place_opt / initial_drc (FLW-8000)
Information: Time: 2025-10-29 02:43:01 / Session: 0.22 hr / Command: 0.00 hr / Memory: 621 MB (FLW-8100)


Information: Starting place_opt / initial_drc / High Fanout Synthesis (FLW-8000)
Information: Time: 2025-10-29 02:43:01 / Session: 0.22 hr / Command: 0.00 hr / Memory: 621 MB (FLW-8100)
Information: The stitching and editing of coupling caps is turned OFF for design 'FIBO32_LIB:powerplan_done.design'. (TIM-125)
Information: Design Average RC for design powerplan_done  (NEX-011)
Information: r = 0.288133 ohm/um, via_r = 4.284749 ohm/cut, c = 0.156323 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.175174 ohm/um, via_r = 4.613636 ohm/cut, c = 0.142964 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'fibo'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 534, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 534, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Running initial HFS and DRC step.
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0154 seconds to build cellmap data
INFO: creating 6(r) x 6(c) GridCells YDim 28 XDim 28
INFO: number of GridCells (0x93aa9d40): 36
INFO: creating 6(r) x 6(c) GridCells YDim 28 XDim 28
INFO: number of GridCells (0x93aa9d40): 36
Total 0.0081 seconds to load 529 cell instances into cellmap, 529 cells are off site row
Moveable cells: 529; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 5.2665, cell height 5.6000, cell area 29.4926 for total 529 placed and application fixed cells
Information: Current block utilization is '0.61910', effective utilization is '0.61909'. (OPT-055)

    Scenario func::nom  WNS = 1.149968, TNS = 28.180304, NVP = 30

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:13:20     1.150    28.180 15601.600     0.148     0.000        39       102         0     0.000       620 

APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
APS-CHARZ: Performing leakage analysis

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%
INFO: sweep stats: 0 gates / 2 nets gobbled, 0 gates (0 seq) simplified
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario func::nom  WNS = 1.149968, TNS = 28.180304, NVP = 30

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:13:22     1.150    28.180 15601.600     0.148     0.000        39       102         0     0.000       672 

min assign layer = TOP_M
Corner Scaling is off, multiplier is 1.000000

    Scenario func::nom  WNS = 1.149968, TNS = 28.180304, NVP = 30
    Scenario func::nom  WNHS = 0.000000, TNHS = 0.000000, NHVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK     MIN DELAY 
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY       COST   
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- -----------
      0:13:22     1.150    28.180 15601.600     0.148     0.000        39       102         0     0.000       682     0.430

Zbuf-HFS: gathering all scenarios
orb constraints: using power mt scenarios
ORB: timingScenario func::nom timingCorner nom
INFO: Using corner nom for worst leakage corner
Using default layer TOP_M
new cutoff lpd: 3.53604e-06
maxCornerId = 1
corner=nom, tran factor=1.0000 (0.5312 / 0.5312)
ORB: Nominal = 0.2655820  Design MT = 0.200000  Target = 0.5311641 (2.000 nominal)  MaxRC = 0.000150
ORB: Fast Target = 0.079403 ( 0.299 nominal )
ORB: stageDelay=0.14137, stageLength=892474
Collecting Drivers ...  
Design max_transition = 0.200
Design max_capacitance = inf
GRE layer bins: None, M2
WINFO: 534 None; 0 M2; 0 Total
Running clock data isolation flow.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Found 0 buffer-tree drivers
No violators found
Running tristate isolation flow.
TSI: added 0 repeaters
Running mv isolation flow.
Found 0 buffer-tree drivers
No violators found
Information: Pin clk is on clock network. Skipping. (OPT-067)
Information: Pin clk is on clock network. Skipping. (OPT-067)
Information: Pin clk is on clock network. Skipping. (OPT-067)
Found 4 buffer-tree drivers

Roi-HfsDrc SN: 1798569713 435980330 0 1 (135.107895)

Processing Buffer Trees  (ROI) ... 

    [1]  10% ...
    [2]  20% ...
    [3]  30% ...
    [4]  40% ...
    [4] 100% Done

                  Deleted        Added
------------ ------------ ------------
    Buffers:            9           65
  Inverters:            2           14
------------ ------------ ------------
      Total:           11           79
------------ ------------ ------------

Number of Drivers Sized: 1 [25.00%]

                      P: 1 [25.00%]
                      N: 0 [0.00%]

WINFO: 602 None; 0 M2; 0 Total
Zbuf-RUNTIME (Hr:Min:Sec)  CPU 0 hr : 0 min : 1.03 sec ELAPSE 0 hr : 0 min : 1.04 sec
Zbuf-RUNTIME         (Min) CPU 0 min ELAPSE 0 min
ZBuf-MEM(max-mem) total 699096 K / inuse 693448 K
Information: The net parasitics of block fibo are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'FIBO32_LIB:powerplan_done.design'. (TIM-125)
Information: Design Average RC for design powerplan_done  (NEX-011)
Information: r = 0.288038 ohm/um, via_r = 4.283358 ohm/cut, c = 0.155990 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.175174 ohm/um, via_r = 4.613636 ohm/cut, c = 0.143007 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'fibo'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 602, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 602, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario func::nom  WNS = 1.212281, TNS = 33.695665, NVP = 51

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:13:23     1.212    33.696 16627.072     0.000     0.000        95       114         0     0.000       682 


    Scenario func::nom  WNS = 1.212281, TNS = 33.695665, NVP = 51

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:13:23     1.212    33.696 16627.072     0.000     0.000        95       114         0     0.000       682 

Information: Ending place_opt / initial_drc / High Fanout Synthesis (FLW-8001)
Information: Time: 2025-10-29 02:43:03 / Session: 0.22 hr / Command: 0.00 hr / Memory: 683 MB (FLW-8100)


Information: Ending place_opt / initial_drc (FLW-8001)
Information: Time: 2025-10-29 02:43:03 / Session: 0.22 hr / Command: 0.00 hr / Memory: 683 MB (FLW-8100)

Information: Starting place_opt / initial_opto (FLW-8000)
Information: Time: 2025-10-29 02:43:03 / Session: 0.22 hr / Command: 0.00 hr / Memory: 683 MB (FLW-8100)


Information: Starting place_opt / initial_opto / Optimization (FLW-8000)
Information: Time: 2025-10-29 02:43:03 / Session: 0.22 hr / Command: 0.00 hr / Memory: 683 MB (FLW-8100)

Information: The net parasitics of block fibo are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'FIBO32_LIB:powerplan_done.design'. (TIM-125)
Information: Design Average RC for design powerplan_done  (NEX-011)
Information: r = 0.288038 ohm/um, via_r = 4.283358 ohm/cut, c = 0.155990 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.175174 ohm/um, via_r = 4.613636 ohm/cut, c = 0.143007 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (35000 35000) (1642200 1603000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The RC mode used is VR for design 'fibo'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 602, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 602, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario func::nom  WNS = 1.212519, TNS = 33.691682, NVP = 51

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:13:23     1.213    33.692 16627.072     0.000     0.000        95       114         0     0.000       682 

Running initial optimization step.
Place-opt command begin                   CPU:    56 s (  0.02 hr )  ELAPSE:   803 s (  0.22 hr )  MEM-PEAK:   682 MB
Info: update em.

Place-opt timing update complete          CPU:    56 s (  0.02 hr )  ELAPSE:   803 s (  0.22 hr )  MEM-PEAK:   682 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario func::nom.
Information: Doing activity propagation for mode 'func' and corner 'nom' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func::nom (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
INFO: Switching Activity propagation took     0.00007 sec
INFO: Propagating Switching Activity for all power flows 

Place-opt initial QoR
_____________________
Scenario Mapping Table
1: func::nom

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.4943     4.5713     21        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   1.2125    29.1204     30        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   1.2125    33.6917  29.1204     51        -          -      -        0     0.0000        0 396266.500
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   1.2125    33.6917  29.1204     51   0.0000     0.0000      0        0     0.0000        0 396266.500     16627.07        597         97        114
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Place-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Place-opt initial QoR Summary    1.2125    33.6917  29.1204     51   0.0000     0.0000      0        0        0 396266.500     16627.07        597
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Place-opt initialization complete         CPU:    58 s (  0.02 hr )  ELAPSE:   805 s (  0.22 hr )  MEM-PEAK:   682 MB
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Place-opt optimization Phase 15 Iter  1        33.69       29.12      0.00         0      16627.07   396266.50         597              0.22       682

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0045 seconds to build cellmap data
INFO: creating 10(r) x 10(c) GridCells YDim 16.8 XDim 16.8
INFO: number of GridCells (0x995156d0): 100
INFO: creating 10(r) x 10(c) GridCells YDim 16.8 XDim 16.8
INFO: number of GridCells (0x995156d0): 100
Total 0.0075 seconds to load 597 cell instances into cellmap, 518 cells are off site row
Moveable cells: 597; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 4.9734, cell height 5.6000, cell area 27.8510 for total 597 placed and application fixed cells
Place-opt optimization Phase 16 Iter  1        33.69       29.12      0.00         0      16627.07   396266.50         597              0.22       682

Place-opt optimization Phase 17 Iter  1        33.69       29.12      0.00         0      16627.07   396266.50         597              0.22       682

Place-opt optimization Phase 18 Iter  1        33.69       29.12      0.00         0      16598.85   395295.19         597              0.22       682
INFO: New Levelizer turned on
Place-opt optimization Phase 18 Iter  2        33.69       29.12      0.00         0      16598.85   395295.19         597              0.22       682
Place-opt optimization Phase 18 Iter  3        33.69       29.12      0.00         0      16598.85   395295.19         597              0.22       682

CCL: Total Usage Adjustment : 1
Calling route_global to generate congestion map
Multi-thread GR for layer opto ...
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 5381 
Printing options for 'route.common.*'
common.advance_node_timing_driven_mode                  :        false               
common.allow_pg_as_shield                               :        true                
common.check_shield                                     :        true                
common.clock_net_max_layer_mode                         :        unknown             
common.clock_net_min_layer_mode                         :        unknown             
common.clock_topology                                   :        normal              
common.color_based_dpt_flow                             :        false               
common.comb_distance                                    :        2                   
common.concurrent_redundant_via_effort_level            :        low                 
common.concurrent_redundant_via_mode                    :        off                 
common.connect_floating_shapes                          :        false               
common.connect_within_pins_by_layer_name                :                            
common.create_nets_for_floating_pins_pattern_must_join_via_ladder:       false               
common.debug_read_patterned_metal_shapes                :        true                
common.eco_route_concurrent_redundant_via_effort_level  :        low                 
common.eco_route_concurrent_redundant_via_mode          :        off                 
common.eco_route_fix_existing_drc                       :        true                
common.enable_explicit_cut_metal_generation             :        false               
common.enable_multi_thread                              :        true                
common.extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:                      
common.extra_preferred_direction_wire_cost_multiplier_by_layer_name:                         
common.extra_via_cost_multiplier_by_layer_name          :                            
common.extra_via_off_grid_cost_multiplier_by_layer_name :                            
common.filter_redundant_via_mapping                     :        true                
common.focus_scenario                                   :        none                
common.forbid_new_metal_by_layer_name                   :                            
common.freeze_layer_by_layer_name                       :                            
common.freeze_via_to_frozen_layer_by_layer_name         :                            
common.global_max_layer_mode                            :        soft                
common.global_min_layer_mode                            :        soft                
common.high_resistance_flow                             :        true                
common.ignore_var_spacing_to_blockage                   :        false               
common.ignore_var_spacing_to_pg                         :        false               
common.ignore_var_spacing_to_shield                     :        true                
common.mark_clock_nets_minor_change                     :        true                
common.min_edge_offset_for_macro_pin_connection_by_layer_name:                       
common.min_edge_offset_for_top_level_pin_connection_by_layer_name:                           
common.min_max_layer_distance_threshold                 :        0                   
common.min_shield_length_by_layer_name                  :                            
common.ndr_by_delta_voltage                             :        false               
common.net_max_layer_mode                               :        hard                
common.net_max_layer_mode_soft_cost                     :        medium              
common.net_min_layer_mode                               :        soft                
common.net_min_layer_mode_soft_cost                     :        medium              
common.number_of_secondary_pg_pin_connections           :        0                   
common.number_of_vias_over_global_max_layer             :        1                   
common.number_of_vias_over_net_max_layer                :        1                   
common.number_of_vias_under_global_min_layer            :        1                   
common.number_of_vias_under_net_min_layer               :        1                   
common.pg_shield_distance_threshold                     :        0                   
common.post_detail_route_fix_soft_violations            :        false               
common.post_detail_route_redundant_via_insertion        :        off                 
common.post_eco_route_fix_soft_violations               :        false               
common.post_group_route_fix_soft_violations             :        false               
common.post_incremental_detail_route_fix_soft_violations:        false               
common.rc_driven_setup_effort_level                     :        medium              
common.redundant_via_exclude_weight_group_by_layer_name :                            
common.redundant_via_include_weight_group_by_layer_name :                            
common.relax_soft_spacing_outside_min_max_layer         :        true                
common.reroute_clock_shapes                             :        false               
common.reroute_user_shapes                              :        false               
common.reshield_modified_nets                           :        off                 
common.rotate_default_vias                              :        true                
common.route_soft_rule_effort_level                     :        medium              
common.route_top_boundary_mode                          :        stay_inside         
common.routing_rule_effort_level                        :                            
common.separate_tie_off_from_secondary_pg               :        false               
common.shielding_nets                                   :                            
common.single_connection_to_pins                        :        off                 
common.soft_rule_weight_to_effort_level_map             :        {low low} {medium medium} {high high}
common.threshold_noise_ratio                            :        0.35                
common.tie_off_mode                                     :        all                 
common.track_auto_fill                                  :        true                
common.treat_all_cover_cells_as_lib_cells_for_routing   :        false               
common.treat_via_array_as_big_via                       :        false               
common.verbose_level                                    :        1                   
common.via_array_mode                                   :        all                 
common.via_ladder_top_layer_overrides_net_min_layer     :        false               
common.via_on_grid_by_layer_name                        :                            
common.wide_macro_pin_as_fat_wire                       :        false               
common.wire_on_grid_by_layer_name                       :                            
common.write_instance_via_color                         :        false               

Printing options for 'route.global.*'
global.coarse_grid_refinement                           :        true                
global.connect_pins_outside_routing_corridor            :        true                
global.crosstalk_driven                                 :        false               
global.custom_track_modeling_enhancement                :        false               
global.deterministic                                    :        on                  
global.double_pattern_utilization_by_layer_name         :                            
global.eco_honor_target_dly                             :        false               
global.effort_level                                     :        medium              
global.enable_gr_graph_lock                             :        true                
global.enforce_macro_track_utilization                  :        false               
global.exclude_blocked_gcells_from_congestion_report    :        false               
global.export_soft_congestion_maps                      :        false               
global.extra_blocked_layer_utilization_reduction        :        0                   
global.force_earlygr_flow                               :        false               
global.force_full_effort                                :        false               
global.force_rerun_after_global_route_opt               :        false               
global.insert_gr_via_ladders                            :        false               
global.interactive_multithread_mode                     :        true                
global.macro_area_iterations                            :        0                   
global.macro_area_track_utilization                     :        0                   
global.macro_boundary_track_utilization                 :        100                 
global.macro_boundary_width                             :        5                   
global.macro_corner_track_utilization                   :        100                 
global.net_type_based_blockage_boundary_gcell_enhancement:       false               
global.report_congestion_enable_cell_snapping           :        false               
global.timing_driven                                    :        false               
global.timing_driven_effort_level                       :        high                
global.via_cut_modeling                                 :        false               
global.voltage_area_corner_track_utilization            :        100                 

Begin global routing.
Successfully added cut lay V2
Successfully added cut lay V3
Successfully added cut lay TOP_V
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = TOP_M
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
track auto-fill added 2 tracks on M1
track auto-fill added 0 tracks on M2
track auto-fill added 2 tracks on M3
track auto-fill added 1 tracks on TOP_M
Found 0 pin access route guide groups.
Warning: Port VDD of cell powerplan_done
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell powerplan_done
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.15 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.15 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Cell fib_out_reg[0] is placed overlapping with other cells at {{24.021 13.040} {37.461 18.640}}. (ZRT-763)
Warning: Cell add_9/U491 is placed overlapping with other cells at {{85.999 24.926} {89.359 30.526}}. (ZRT-763)
Warning: Cell add_9/U320 is placed overlapping with other cells at {{9.225 83.941} {14.825 89.541}}. (ZRT-763)
Warning: Cell add_9/U426 is placed overlapping with other cells at {{100.806 105.205} {108.086 110.805}}. (ZRT-763)
Total number of nets = 604, of which 0 are not extracted
Total number of open nets = 593, of which 0 are frozen
[DBIn Done] Elapsed real time: 0:00:00 
[DBIn Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DBIn Done] Stage (MB): Used    6  Alloctr    6  Proc    0 
[DBIn Done] Total (MB): Used   17  Alloctr   18  Proc 5381 
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   10  Alloctr   10  Proc    0 
[End of Read DB] Total (MB): Used   17  Alloctr   18  Proc 5381 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,167.72um,163.80um)
Number of routing layers = 4
layer M1, dir Hor, min width = 0.23um, min space = 0.23um pitch = 0.56um
layer M2, dir Ver, min width = 0.28um, min space = 0.28um pitch = 0.56um
layer M3, dir Hor, min width = 0.28um, min space = 0.28um pitch = 0.61um
layer TOP_M, dir Ver, min width = 0.44um, min space = 0.46um pitch = 1.12um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   17  Alloctr   18  Proc 5381 
Net statistics:
Total number of nets     = 604
Number of nets to route  = 593
11 nets are fully connected,
 of which 11 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 593, Total Half Perimeter Wire Length (HPWL) 14475 microns
HPWL   0 ~   50 microns: Net Count      533     Total HPWL         9930 microns
HPWL  50 ~  100 microns: Net Count       53     Total HPWL         3501 microns
HPWL 100 ~  200 microns: Net Count        6     Total HPWL          750 microns
HPWL 200 ~  300 microns: Net Count        1     Total HPWL          293 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   18  Alloctr   18  Proc 5381 
Number of partitions: 1 (1 x 1)
Size of partitions: 30 gCells x 30 gCells
Average gCell capacity  1.81     on layer (1)    M1
Average gCell capacity  6.99     on layer (2)    M2
Average gCell capacity  6.02     on layer (3)    M3
Average gCell capacity  4.77     on layer (4)    TOP_M
Average number of tracks per gCell 9.80  on layer (1)    M1
Average number of tracks per gCell 10.00         on layer (2)    M2
Average number of tracks per gCell 8.97  on layer (3)    M3
Average number of tracks per gCell 5.00  on layer (4)    TOP_M
Number of gCells = 3600
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   18  Alloctr   19  Proc 5381 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   18  Alloctr   19  Proc 5381 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Data] Total (MB): Used   18  Alloctr   19  Proc 5381 
Number of partitions: 1 (1 x 1)
Size of partitions: 30 gCells x 30 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc   74 
[End of Blocked Pin Detection] Total (MB): Used  122  Alloctr  123  Proc 5455 
Information: Using 1 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~6372.0000um (1137 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 30 gCells x 30 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  122  Alloctr  123  Proc 5455 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     5 Max = 2 GRCs =     9 (0.50%)
Initial. H routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.11%)
Initial. V routing: Overflow =     4 Max = 2 (GRCs =  1) GRCs =     8 (0.89%)
Initial. M1         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.11%)
Initial. M2         Overflow =     4 Max = 2 (GRCs =  1) GRCs =     8 (0.89%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. TOP_M      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 12891.45
Initial. Layer M1 wire length = 458.09
Initial. Layer M2 wire length = 6058.68
Initial. Layer M3 wire length = 6324.21
Initial. Layer TOP_M wire length = 50.47
Initial. Total Number of Contacts = 2562
Initial. Via VIA12A count = 1470
Initial. Via VIA23 count = 1085
Initial. Via VIA34 count = 7
Initial. completed.

Start GR phase 1
Wed Oct 29 02:43:06 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 30 gCells x 30 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  122  Alloctr  123  Proc 5455 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     1 Max = 1 GRCs =     1 (0.06%)
phase1. H routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.11%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.11%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. TOP_M      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 12893.54
phase1. Layer M1 wire length = 458.09
phase1. Layer M2 wire length = 5984.49
phase1. Layer M3 wire length = 6306.33
phase1. Layer TOP_M wire length = 144.63
phase1. Total Number of Contacts = 2572
phase1. Via VIA12A count = 1470
phase1. Via VIA23 count = 1087
phase1. Via VIA34 count = 15
phase1. completed.
Number of multi gcell level routed nets = 0
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  105  Alloctr  105  Proc   74 
[End of Whole Chip Routing] Total (MB): Used  122  Alloctr  123  Proc 5455 

Congestion utilization per direction:
Average vertical track utilization   = 20.91 %
Peak    vertical track utilization   = 66.67 %
Average horizontal track utilization = 24.44 %
Peak    horizontal track utilization = 100.00 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  105  Alloctr  105  Proc   74 
[End of Global Routing] Total (MB): Used  122  Alloctr  123  Proc 5455 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used   -9  Alloctr   -9  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 5455 
INFO: Derive row count 7 from GR congestion map (30/4)
INFO: Derive col count 7 from GR congestion map (30/4)
Convert timing mode ...
Place-opt optimization Phase 19 Iter  1        33.69       29.12      0.00         0      16598.85   395295.19         597              0.22       761
Place-opt optimization Phase 19 Iter  2        33.69       29.12      0.00         0      16561.22   394523.38         597              0.22       763
Place-opt optimization Phase 19 Iter  3        33.69       29.12      0.00         0      16542.40   394089.34         597              0.22       763
Place-opt optimization Phase 19 Iter  4        33.69       29.12      0.00         0      16542.40   394089.34         597              0.22       763
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario func::nom pathgroup **clock_gating_default**
Information: CCD will use corner nom for honoring max prepone/postpone limits
Uskew Characterizer: corner: nom, scalingFactor: 1.000
@ CG solver holdWeight = 0.500000
@ CG solver setupWeight = 1.000000
@ CG solver delayCostWeight = 5.000000
@ CG solver zeroDirWeight = 5.000000
@ CG solver wnsWeight = 400.000000

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func::nom'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Corner Scaling is off, multiplier is 1.000000
Using default layer TOP_M
new cutoff lpd: 3.53604e-06
maxCornerId = 1
corner=nom, tran factor=1.0000 (0.5312 / 0.5312)
bmap: stepx = stepy = 280000
creating bmap
DB units per micron : 10000
Place-opt optimization Phase 19 Iter  5        33.69       29.12      0.00         0      16542.40   394089.34         597              0.22       781
Place-opt optimization Phase 19 Iter  6        33.69       29.12      0.00         0      16495.36   395859.38         597              0.23       781
Place-opt optimization Phase 19 Iter  7        33.69       29.12      0.00         0      16482.82   395820.66         597              0.23       781
Place-opt optimization Phase 19 Iter  8        33.69       29.12      0.00         0      16485.95   396335.84         597              0.23       781
Place-opt optimization Phase 19 Iter  9        33.69       29.12      0.00         0      16485.95   396335.84         597              0.23       781
Place-opt optimization Phase 19 Iter 10        33.69       29.12      0.00         0      16485.95   396335.84         597              0.23       781
Place-opt optimization Phase 19 Iter 11        33.69       29.12      0.00         0      16485.95   396335.84         597              0.23       781
Place-opt optimization Phase 19 Iter 12        33.69       29.12      0.00         0      16485.95   396335.84         597              0.23       781
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario func::nom pathgroup **clock_gating_default**
Information: CCD will use corner nom for honoring max prepone/postpone limits
Uskew Characterizer: corner: nom, scalingFactor: 1.000
@ CG solver holdWeight = 0.500000
@ CG solver setupWeight = 1.000000
@ CG solver delayCostWeight = 5.000000
@ CG solver zeroDirWeight = 5.000000
@ CG solver wnsWeight = 400.000000

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func::nom'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Place-opt optimization Phase 19 Iter 13        33.69       29.12      0.00         0      16485.95   396335.84         597              0.23       796
Place-opt optimization Phase 19 Iter 14        33.69       29.12      0.00         0      16586.30   402629.56         597              0.23       796
Place-opt optimization Phase 19 Iter 15        33.69       29.12      0.00         0      16413.82   367637.41         597              0.23       796
Place-opt optimization Phase 19 Iter 16        33.69       29.12      0.00         0      16457.73   364776.34         597              0.23       796
Place-opt optimization Phase 19 Iter 17        33.69       29.12      0.00         0      16548.67   364193.00         597              0.23       796
Place-opt optimization Phase 19 Iter 18        33.69       29.12      0.00         0      16548.67   364193.00         597              0.23       796

Place-opt optimization Phase 20 Iter  1        10.19       10.19      0.00         0      16520.45   361680.06         747              0.23       796

Disable clock slack update for ideal clocks
Place-opt optimization Phase 21 Iter  1        10.19       10.19      0.00         0      15498.11   326750.88         677              0.23       796
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 22 Iter  1        10.16       10.16      0.00         0      15422.85   311507.22         677              0.23       796
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)

Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 23 Iter  1        10.16       10.16      0.00         0      14610.62   299846.12         618              0.23       796
INFO: New Levelizer turned on

Disable clock slack update for ideal clocks
Information: Activity propagation will be performed for scenario func::nom.
Information: Doing activity propagation for mode 'func' and corner 'nom' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func::nom (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
Place-opt optimization Phase 24 Iter  1         9.87        9.87      0.00         0      14522.82   294543.59         618              0.23       796
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 25 Iter  1         9.87        9.87      0.00         0      14513.41   291776.50         618              0.23       796
INFO: New Levelizer turned on

Place-opt optimization Phase 26 Iter  1         9.87        9.87      0.00         0      14513.41   291776.50         618              0.23       796


Information: Ending place_opt / initial_opto / Optimization (FLW-8001)
Information: Time: 2025-10-29 02:43:26 / Session: 0.23 hr / Command: 0.01 hr / Memory: 797 MB (FLW-8100)

Place-opt optimization Phase 29 Iter  1         9.87        9.87      0.00       165      14513.41   291776.50         618              0.23       796

Information: Ending place_opt / initial_opto (FLW-8001)
Information: Time: 2025-10-29 02:43:26 / Session: 0.23 hr / Command: 0.01 hr / Memory: 797 MB (FLW-8100)

Information: Starting place_opt / final_place (FLW-8000)
Information: Time: 2025-10-29 02:43:26 / Session: 0.23 hr / Command: 0.01 hr / Memory: 797 MB (FLW-8100)


Information: Starting place_opt / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8000)
Information: Time: 2025-10-29 02:43:26 / Session: 0.23 hr / Command: 0.01 hr / Memory: 797 MB (FLW-8100)
Place-opt optimization Phase 33 Iter  1         9.87        9.87      0.00       164      14513.41   291776.50         618              0.23       796
Running final (timing-driven) placement step.
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: Disabling integrated legalization, because it requires that the advanced legalizer is enabled.
Start transferring placement data.
Warning: To enable pin track alignment feature, the advanced legalizer has to be turned on using app option "place.legalize.enable_advanced_legalizer".
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0045 seconds to build cellmap data
Information: Extraction observers are detached as design net change threshold is reached.
Snapped 618 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 5495 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :        on                  
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = TOP_M
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Port VDD of cell powerplan_done
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell powerplan_done
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.15 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.15 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Cell add_9/ctmTdsLR_1_1200 is placed overlapping with other cells at {{13.580 20.300} {17.500 25.900}}. (ZRT-763)
Warning: Cell add_9/ctmTdsLR_1_1228 is placed overlapping with other cells at {{105.980 20.300} {110.460 25.900}}. (ZRT-763)
Warning: Cell add_9/ctmTdsLR_1_1037 is placed overlapping with other cells at {{29.260 93.100} {31.500 98.700}}. (ZRT-763)
Warning: Cell add_9/ctmTdsLR_1_932 is placed overlapping with other cells at {{84.140 81.900} {86.940 87.500}}. (ZRT-763)
Warning: Cell add_9/ctmTdsLR_1_1224 is placed overlapping with other cells at {{35.420 154.700} {37.660 160.300}}. (ZRT-763)
Warning: Cell add_9/ctmTdsLR_1_1025 is placed overlapping with other cells at {{79.660 154.700} {81.900 160.300}}. (ZRT-763)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   10  Alloctr   10  Proc    0 
[End of Read DB] Total (MB): Used   17  Alloctr   18  Proc 5495 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,167.72um,163.80um)
Number of routing layers = 4
layer M1, dir Hor, min width = 0.23um, min space = 0.23um pitch = 0.56um
layer M2, dir Ver, min width = 0.28um, min space = 0.28um pitch = 0.56um
layer M3, dir Hor, min width = 0.28um, min space = 0.28um pitch = 0.61um
layer TOP_M, dir Ver, min width = 0.44um, min space = 0.46um pitch = 1.12um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   18  Alloctr   18  Proc 5495 
Net statistics:
Total number of nets     = 625
Number of nets to route  = 603
22 nets are fully connected,
 of which 22 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 603, Total Half Perimeter Wire Length (HPWL) 15077 microns
HPWL   0 ~   50 microns: Net Count      528     Total HPWL         9648 microns
HPWL  50 ~  100 microns: Net Count       68     Total HPWL         4390 microns
HPWL 100 ~  200 microns: Net Count        6     Total HPWL          748 microns
HPWL 200 ~  300 microns: Net Count        1     Total HPWL          292 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   18  Alloctr   19  Proc 5495 
Number of partitions: 1 (1 x 1)
Size of partitions: 30 gCells x 30 gCells
Average gCell capacity  3.25     on layer (1)    M1
Average gCell capacity  6.99     on layer (2)    M2
Average gCell capacity  6.02     on layer (3)    M3
Average gCell capacity  4.77     on layer (4)    TOP_M
Average number of tracks per gCell 9.80  on layer (1)    M1
Average number of tracks per gCell 10.00         on layer (2)    M2
Average number of tracks per gCell 8.97  on layer (3)    M3
Average number of tracks per gCell 5.00  on layer (4)    TOP_M
Number of gCells = 3600
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   18  Alloctr   19  Proc 5495 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   18  Alloctr   19  Proc 5495 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Data] Total (MB): Used   18  Alloctr   19  Proc 5495 
Number of partitions: 1 (1 x 1)
Size of partitions: 30 gCells x 30 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc   64 
[End of Blocked Pin Detection] Total (MB): Used  122  Alloctr  123  Proc 5559 
Information: Using 1 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~6372.0000um (1137 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 30 gCells x 30 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  123  Alloctr  123  Proc 5559 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     7 Max = 4 GRCs =     5 (0.28%)
Initial. H routing: Dmd-Cap  =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.44%)
Initial. V routing: Dmd-Cap  =     3 Max = 4 (GRCs =  1) GRCs =     1 (0.11%)
Initial. Both Dirs: Overflow =    38 Max = 7 GRCs =    32 (1.78%)
Initial. H routing: Overflow =     6 Max = 1 (GRCs =  6) GRCs =     6 (0.67%)
Initial. V routing: Overflow =    32 Max = 7 (GRCs =  1) GRCs =    26 (2.89%)
Initial. M1         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.22%)
Initial. M2         Overflow =    32 Max = 7 (GRCs =  1) GRCs =    26 (2.89%)
Initial. M3         Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.44%)
Initial. TOP_M      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 14079.11
Initial. Layer M1 wire length = 488.89
Initial. Layer M2 wire length = 6823.37
Initial. Layer M3 wire length = 6407.20
Initial. Layer TOP_M wire length = 359.65
Initial. Total Number of Contacts = 2754
Initial. Via VIA12A count = 1545
Initial. Via VIA23 count = 1154
Initial. Via VIA34 count = 55
Initial. completed.

Start GR phase 1
Wed Oct 29 02:43:26 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 30 gCells x 30 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  123  Alloctr  123  Proc 5559 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     3 Max = 3 GRCs =     2 (0.11%)
phase1. H routing: Dmd-Cap  =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.11%)
phase1. V routing: Dmd-Cap  =     2 Max = 3 (GRCs =  1) GRCs =     1 (0.11%)
phase1. Both Dirs: Overflow =    11 Max = 6 GRCs =    10 (0.56%)
phase1. H routing: Overflow =     1 Max = 1 (GRCs =  2) GRCs =     2 (0.22%)
phase1. V routing: Overflow =    10 Max = 6 (GRCs =  1) GRCs =     8 (0.89%)
phase1. M1         Overflow =     1 Max = 1 (GRCs =  2) GRCs =     2 (0.22%)
phase1. M2         Overflow =    10 Max = 6 (GRCs =  1) GRCs =     8 (0.89%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. TOP_M      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 14123.05
phase1. Layer M1 wire length = 487.34
phase1. Layer M2 wire length = 6821.50
phase1. Layer M3 wire length = 6412.12
phase1. Layer TOP_M wire length = 402.09
phase1. Total Number of Contacts = 2758
phase1. Via VIA12A count = 1546
phase1. Via VIA23 count = 1154
phase1. Via VIA34 count = 58
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  105  Alloctr  105  Proc   64 
[End of Whole Chip Routing] Total (MB): Used  123  Alloctr  123  Proc 5559 

Congestion utilization per direction:
Average vertical track utilization   = 23.32 %
Peak    vertical track utilization   = 125.00 %
Average horizontal track utilization = 21.71 %
Peak    horizontal track utilization = 120.00 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  105  Alloctr  105  Proc   64 
[End of Global Routing] Total (MB): Used  123  Alloctr  123  Proc 5559 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -10  Alloctr  -10  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 5559 
Using per-layer congestion maps for congestion reduction.
Information: 24.33% of design has horizontal routing density above target_routing_density of 0.80.
Information: 0.67% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 100% done.
Information: Reducing cell density for 5.2% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.58 to 0.58. (PLACE-030)
Transferred 0 BTSR attributes to NDM.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: The RC mode used is VR for design 'fibo'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 623, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 623, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
CGRW: permuting timing equivalent pins only
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario func::nom timingCorner nom
INFO: Using corner nom for worst leakage corner
Using default layer TOP_M
new cutoff lpd: 3.53604e-06
maxCornerId = 1
corner=nom, tran factor=1.0000 (0.5312 / 0.5312)
ORB: Nominal = 0.2655820  Design MT = 0.200000  Target = 0.5311641 (2.000 nominal)  MaxRC = 0.000150
ORB: Fast Target = 0.079403 ( 0.299 nominal )
ORB: stageDelay=0.14137, stageLength=892474
nplLib: default vr hor dist = 135
nplLib: default vr ver dist = 135
nplLib: default vr buf size = 8
nplLib: default vr buf size = 6

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.fix_cells_on_soft_blockages                :        true                

Information: Activity propagation will be performed for scenario func::nom.
Information: Doing activity propagation for mode 'func' and corner 'nom' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func::nom (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
****** eLpp weights (with caps)
Number of nets: 623, of which 622 non-clock nets
Number of nets with 0 toggle rate: 1
Max toggle rate = 1, average toggle rate = 0.0270171
Max non-clock toggle rate = 0.182241
eLpp weight range = (0, 12.6857)
*** 2 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 623
Amt power = 0.1
Non-default weight range: (0.9, 6.16857)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
checking app option clockgate_objective_weight : none
Information: Clock gate latency aware placement is enabled. (PLACE-085)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
DTDP placement: scenario=func::nom
Factor(1) = 1
Factor(BASE) = 1
Information: The net parasitics of block fibo are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 40% done.
coarse place 60% done.
coarse place 80% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 1.81516e+08
Information: Extraction observers are detached as design net change threshold is reached.
Transferred 0 BTSR attributes to NDM.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func::nom'. (OPT-909)
----------------------------------------------------------------
Fixing logic constant
Completed Timing-driven placement, Elapsed time =   0: 0: 1 
----------------------------------------------------------------
Running legalize_placement
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0048 seconds to build cellmap data
INFO: creating 6(r) x 6(c) GridCells YDim 28 XDim 28
INFO: number of GridCells (0xa50f1e00): 36
INFO: creating 6(r) x 6(c) GridCells YDim 28 XDim 28
INFO: number of GridCells (0xa50f1950): 36
Total 0.0080 seconds to load 618 cell instances into cellmap, 618 cells are off site row
Moveable cells: 618; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 4.1937, cell height 5.6000, cell area 23.4845 for total 618 placed and application fixed cells
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer GC is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 29 total shapes.
Layer M2: cached 41 shapes out of 41 total shapes.
Cached 1415 vias out of 1585 total vias.

Legalizing Top Level Design fibo ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0044 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer GC is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 61 ref cells (0 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     25200.9          618        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    618
number of references:                61
number of site rows:                 28
number of locations attempted:    16207
number of locations failed:        3546  (21.9%)

Legality of references at locations:
43 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    51        855       252 ( 29.5%)        639       188 ( 29.4%)  nd02d2
    44        747       225 ( 30.1%)        507       142 ( 28.0%)  inv0d1
    41        678       203 ( 29.9%)        247        76 ( 30.8%)  dfcrq4
    19        352       160 ( 45.5%)        184        85 ( 46.2%)  dfcrq2
    17        302       134 ( 44.4%)        247       108 ( 43.7%)  inv0d2
    13        262       123 ( 46.9%)        214       101 ( 47.2%)  oai21d2
    10        168       106 ( 63.1%)        144        87 ( 60.4%)  aoi21d2
    11        215        98 ( 45.6%)        167        77 ( 46.1%)  aoi21d1
    16        262        77 ( 29.4%)        207        61 ( 29.5%)  oai21d1
     5        118        72 ( 61.0%)        103        65 ( 63.1%)  bufbd3

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     5        118        72 ( 61.0%)        103        65 ( 63.1%)  bufbd3
    10        168       106 ( 63.1%)        144        87 ( 60.4%)  aoi21d2
     2         56        34 ( 60.7%)         40        25 ( 62.5%)  dfcrq1
     2         32        19 ( 59.4%)         24        15 ( 62.5%)  oaim31d1
     1         24        14 ( 58.3%)         16        10 ( 62.5%)  dfprb2
     5         56        31 ( 55.4%)         40        24 ( 60.0%)  oaim21d1
     3         48        27 ( 56.2%)         40        23 ( 57.5%)  an02d2
     1         16         8 ( 50.0%)         16         9 ( 56.2%)  aor21d2
     2         32        16 ( 50.0%)         32        18 ( 56.2%)  clk2d2
     1         16         8 ( 50.0%)          0         0 (  0.0%)  aor222d1

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         618 (4628 total sites)
avg row height over cells:        5.600 um
rms cell displacement:            1.642 um ( 0.29 row height)
rms weighted cell displacement:   1.642 um ( 0.29 row height)
max cell displacement:            3.244 um ( 0.58 row height)
avg cell displacement:            1.449 um ( 0.26 row height)
avg weighted cell displacement:   1.449 um ( 0.26 row height)
number of cells moved:              618
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: add_9/ctmTdsLR_2_763 (inv0d0)
  Input location: (12.0568,79.5191)
  Legal location: (12.46,76.3)
  Displacement:   3.244 um ( 0.58 row height)
Cell: add_9/ctmTdsLR_1_1007 (aoi21d1)
  Input location: (90.9766,129.94)
  Legal location: (89.18,132.3)
  Displacement:   2.966 um ( 0.53 row height)
Cell: add_9/ctmTdsLR_1_1203 (inv0d0)
  Input location: (67.4107,62.3863)
  Legal location: (68.46,65.1)
  Displacement:   2.910 um ( 0.52 row height)
Cell: HFSBUF_16324_46 (bufbd3)
  Input location: (96.9534,45.5395)
  Legal location: (96.46,48.3)
  Displacement:   2.804 um ( 0.50 row height)
Cell: fib_out_reg[12] (dfcrq4)
  Input location: (82.1553,123.889)
  Legal location: (81.9,121.1)
  Displacement:   2.801 um ( 0.50 row height)
Cell: add_9/U549 (nd02d2)
  Input location: (135.828,23.0945)
  Legal location: (135.66,20.3)
  Displacement:   2.800 um ( 0.50 row height)
Cell: HFSBUF_22172_68 (bufbd3)
  Input location: (50.2464,11.9195)
  Legal location: (49.98,14.7)
  Displacement:   2.793 um ( 0.50 row height)
Cell: add_9/ctmTdsLR_1_1199 (nd13d1)
  Input location: (85.7986,84.7118)
  Legal location: (85.82,87.5)
  Displacement:   2.788 um ( 0.50 row height)
Cell: add_9/ctmTdsLR_1_842 (nd02d1)
  Input location: (43.0057,146.47)
  Legal location: (43.82,149.1)
  Displacement:   2.753 um ( 0.49 row height)
Cell: add_9/U709 (nd02d4)
  Input location: (90.8293,101.561)
  Legal location: (90.86,104.3)
  Displacement:   2.739 um ( 0.49 row height)

Completed Legalization, Elapsed time =   0: 0: 0 
Moved 618 out of 618 cells, ratio = 1.000000
Total displacement = 990.563171(um)
Max displacement = 4.156800(um), add_9/ctmTdsLR_1_1007 (90.976601, 135.539795, 4) => (89.180000, 132.300003, 0)
Displacement histogram:
  0 ~  10% cells displacement <=      0.38(um)
  0 ~  20% cells displacement <=      0.75(um)
  0 ~  30% cells displacement <=      1.09(um)
  0 ~  40% cells displacement <=      1.36(um)
  0 ~  50% cells displacement <=      1.64(um)
  0 ~  60% cells displacement <=      1.89(um)
  0 ~  70% cells displacement <=      2.17(um)
  0 ~  80% cells displacement <=      2.41(um)
  0 ~  90% cells displacement <=      2.67(um)
  0 ~ 100% cells displacement <=      4.16(um)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'FIBO32_LIB:powerplan_done.design'. (TIM-125)
Information: Design Average RC for design powerplan_done  (NEX-011)
Information: r = 0.288228 ohm/um, via_r = 4.286138 ohm/cut, c = 0.155781 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.175174 ohm/um, via_r = 4.613636 ohm/cut, c = 0.142117 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'fibo'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 623, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 623, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Ending place_opt / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8001)
Information: Time: 2025-10-29 02:43:27 / Session: 0.23 hr / Command: 0.01 hr / Memory: 861 MB (FLW-8100)


Information: Ending place_opt / final_place (FLW-8001)
Information: Time: 2025-10-29 02:43:27 / Session: 0.23 hr / Command: 0.01 hr / Memory: 861 MB (FLW-8100)

Information: Starting place_opt / final_opto (FLW-8000)
Information: Time: 2025-10-29 02:43:27 / Session: 0.23 hr / Command: 0.01 hr / Memory: 861 MB (FLW-8100)

Place-opt optimization Phase 37 Iter  1         9.60        9.60      0.00       164      14513.41   291776.50         618              0.23       860
Information: The net parasitics of block fibo are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'FIBO32_LIB:powerplan_done.design'. (TIM-125)
Information: Design Average RC for design powerplan_done  (NEX-011)
Information: r = 0.288228 ohm/um, via_r = 4.286138 ohm/cut, c = 0.155781 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.175174 ohm/um, via_r = 4.613636 ohm/cut, c = 0.142117 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (35000 35000) (1642200 1603000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The RC mode used is VR for design 'fibo'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 623, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 623, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Running final optimization step.

Information: Starting place_opt / final_opto / Optimization (1) (FLW-8000)
Information: Time: 2025-10-29 02:43:28 / Session: 0.23 hr / Command: 0.01 hr / Memory: 861 MB (FLW-8100)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0044 seconds to build cellmap data
INFO: creating 10(r) x 10(c) GridCells YDim 16.8 XDim 16.8
INFO: number of GridCells (0x9a2db180): 100
INFO: creating 10(r) x 10(c) GridCells YDim 16.8 XDim 16.8
INFO: number of GridCells (0x9a2db180): 100
Total 0.0080 seconds to load 618 cell instances into cellmap
Moveable cells: 618; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 4.1937, cell height 5.6000, cell area 23.4845 for total 618 placed and application fixed cells

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0044 seconds to build cellmap data
INFO: creating 10(r) x 10(c) GridCells YDim 16.8 XDim 16.8
INFO: number of GridCells (0x9a2db180): 100
INFO: creating 10(r) x 10(c) GridCells YDim 16.8 XDim 16.8
INFO: number of GridCells (0x9a2db180): 100
Total 0.0080 seconds to load 618 cell instances into cellmap
Moveable cells: 618; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 4.1937, cell height 5.6000, cell area 23.4845 for total 618 placed and application fixed cells
Place-opt optimization Phase 40 Iter  1         9.60        9.60      0.00       175      14513.41   291776.50         618              0.23       860
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

Place-opt optimization Phase 41 Iter  1         9.60        9.60      0.00       175      14513.41   291776.50         618              0.23       860
Corner Scaling is off, multiplier is 1.000000
Information: Pin clk is on clock network. Skipping. (OPT-067)
Corner Scaling is off, multiplier is 1.000000
Using default layer TOP_M
new cutoff lpd: 3.53604e-06
maxCornerId = 1
corner=nom, tran factor=1.0000 (0.5312 / 0.5312)
bmap: stepx = stepy = 280000
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Place-opt optimization Phase 41 Iter  2         9.60        9.60      0.00       175      14513.41   291776.50         618              0.23       860
Place-opt optimization Phase 41 Iter  3         9.60        9.60      0.00       116      15435.39   317864.41         618              0.23       860
Place-opt optimization Phase 41 Iter  4         9.60        9.60      0.00       107      15551.42   321703.53         618              0.23       860
Place-opt optimization Phase 41 Iter  5         9.60        9.60      0.00       105      15573.38   322235.72         618              0.23       860

CCL: Total Usage Adjustment : 1
INFO: Derive row count 7 from GR congestion map (30/4)
INFO: Derive col count 7 from GR congestion map (30/4)
Convert timing mode ...
Place-opt optimization Phase 42 Iter  1         9.60        9.60      0.00       104      15573.38   322235.72         671              0.23       860
Place-opt optimization Phase 42 Iter  2         9.60        9.60      0.00       104      15573.38   322235.72         671              0.23       860
Place-opt optimization Phase 42 Iter  3         9.60        9.60      0.00       104      15573.38   322235.72         671              0.23       860
Place-opt optimization Phase 42 Iter  4         9.60        9.60      0.00       104      15573.38   322235.72         671              0.23       860
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario func::nom pathgroup **clock_gating_default**
Information: CCD will use corner nom for honoring max prepone/postpone limits
Uskew Characterizer: corner: nom, scalingFactor: 1.000
@ CG solver holdWeight = 0.500000
@ CG solver setupWeight = 1.000000
@ CG solver delayCostWeight = 5.000000
@ CG solver zeroDirWeight = 5.000000
@ CG solver wnsWeight = 400.000000

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func::nom'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Place-opt optimization Phase 42 Iter  5         9.60        9.60      0.00       104      15573.38   322235.72         671              0.23       860
Place-opt optimization Phase 42 Iter  6         9.60        9.60      0.00       104      15579.65   323180.16         671              0.23       860
Place-opt optimization Phase 42 Iter  7         9.60        9.60      0.00       104      15579.65   323184.66         671              0.23       860
Place-opt optimization Phase 42 Iter  8         9.60        9.60      0.00       104      15579.65   323184.66         671              0.23       860
Corner Scaling is off, multiplier is 1.000000
Using default layer TOP_M
new cutoff lpd: 3.53604e-06
maxCornerId = 1
corner=nom, tran factor=1.0000 (0.5312 / 0.5312)
bmap: stepx = stepy = 280000
creating bmap
DB units per micron : 10000
Place-opt optimization Phase 42 Iter  9         9.60        9.60      0.00       104      15589.06   323830.66         671              0.23       860
Place-opt optimization Phase 42 Iter 10         9.60        9.60      0.00       104      15632.96   325768.28         671              0.23       860
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario func::nom pathgroup **clock_gating_default**
Information: CCD will use corner nom for honoring max prepone/postpone limits
Uskew Characterizer: corner: nom, scalingFactor: 1.000
@ CG solver holdWeight = 0.500000
@ CG solver setupWeight = 1.000000
@ CG solver delayCostWeight = 5.000000
@ CG solver zeroDirWeight = 5.000000
@ CG solver wnsWeight = 400.000000

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func::nom'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Place-opt optimization Phase 42 Iter 11         9.60        9.60      0.00       104      15632.96   325768.28         671              0.23       860
Place-opt optimization Phase 42 Iter 12         9.60        9.60      0.00       104      15632.96   325768.28         671              0.23       860
Place-opt optimization Phase 42 Iter 13         9.60        9.60      0.00       104      15632.96   325768.28         671              0.23       860
Place-opt optimization Phase 42 Iter 14         9.60        9.60      0.00       104      15632.96   325768.28         671              0.23       860
Place-opt optimization Phase 42 Iter 15         9.60        9.60      0.00       104      15626.69   325733.66         671              0.23       860
Place-opt optimization Phase 42 Iter 16         9.60        9.60      0.00       104      15626.69   325733.66         671              0.23       860
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 42 Iter 17         9.60        9.60      0.00       104      15595.33   319664.03         671              0.23       860

Place-opt optimization Phase 43 Iter  1         7.75        7.75      0.00       104      15595.33   319664.03         684              0.23       860

CCL: Total Usage Adjustment : 1
INFO: Derive row count 7 from GR congestion map (30/4)
INFO: Derive col count 7 from GR congestion map (30/4)
Convert timing mode ...
Place-opt optimization Phase 44 Iter  1         7.75        7.75      0.00       104      15507.52   315711.97         684              0.23       860
Corner Scaling is off, multiplier is 1.000000
Using default layer TOP_M
new cutoff lpd: 3.53604e-06
maxCornerId = 1
corner=nom, tran factor=1.0000 (0.5312 / 0.5312)
bmap: stepx = stepy = 280000
creating bmap
DB units per micron : 10000
Place-opt optimization Phase 44 Iter  2         7.75        7.75      0.00       104      15507.52   315711.97         684              0.23       860
Place-opt optimization Phase 44 Iter  3         7.75        7.75      0.00       104      15451.07   312967.16         684              0.23       860
Place-opt optimization Phase 44 Iter  4         7.75        7.75      0.00       104      15419.71   310526.19         684              0.24       860

Disable clock slack update for ideal clocks
Place-opt optimization Phase 45 Iter  1         7.32        7.32      0.00       104      15419.71   310526.19         682              0.24       860
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 46 Iter  1         7.32        7.32      0.00       104      15425.98   312013.19         682              0.24       860
CCL: Total Usage Adjustment : 1
INFO: Derive row count 7 from GR congestion map (30/4)
INFO: Derive col count 7 from GR congestion map (30/4)
Convert timing mode ...
INFO: New Levelizer turned on
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                       1174.6          0.0              686              686           0
M2                         1182.5        117.5                1                1           0
-----------------------------------------------------------------------------------------
Total Demoted Nets:             0


Place-opt optimization Phase 47 Iter  1         7.31        7.31      0.00       104      15425.98   312013.19         682              0.24       860

Disable clock slack update for ideal clocks
Information: Activity propagation will be performed for scenario func::nom.
Information: Doing activity propagation for mode 'func' and corner 'nom' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func::nom (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
Place-opt optimization Phase 48 Iter  1         7.31        7.31      0.00       104      15012.03   297273.88         649              0.24       860
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 49 Iter  1         7.31        7.31      0.00       104      15005.76   296860.09         649              0.24       860
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 0.7000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.07349503 cumPct:    85.67 estdown: 0.01228928 cumUp:   84 numDown:  127 status= valid
Knee-Processing :  cumEst: 0.08187080 cumPct:    95.44 estdown: 0.00391351 cumUp:  130 numDown:   81 status= valid
Knee-Processing :  cumEst: 0.08578431 cumPct:   100.00 estdown: 0.00000000 cumUp:  289 numDown:    0 status= valid

Place-opt optimization Phase 50 Iter  1         7.30        7.30      0.00       104      14996.35   296640.19         649              0.24       860
Warning: No tie cell is available for constant fixing. (OPT-200)

Place-opt optimization Phase 51 Iter  1         7.30        7.30      0.00       104      14996.35   296640.19         649              0.24       860

Place-opt optimization Phase 52 Iter  1         7.30        7.30      0.00       104      14996.35   296640.19         649              0.24       860

Information: Ending place_opt / final_opto / Optimization (1) (FLW-8001)
Information: Time: 2025-10-29 02:43:48 / Session: 0.24 hr / Command: 0.01 hr / Memory: 861 MB (FLW-8100)

Information: Starting place_opt / final_opto / Legalization (1) (FLW-8000)
Information: Time: 2025-10-29 02:43:48 / Session: 0.24 hr / Command: 0.01 hr / Memory: 861 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :    101 s ( 0.03 hr) ELAPSE :    847 s ( 0.24 hr) MEM-PEAK :   860 Mb
END_FUNC : legalize_placement_pre_run_core CPU :    101 s ( 0.03 hr) ELAPSE :    847 s ( 0.24 hr) MEM-PEAK :   860 Mb
Place-opt optimization Phase 55 Iter  1         7.30        7.30      0.00       104      14996.35   296640.19         649              0.24       860
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer GC is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 29 total shapes.
Layer M2: cached 41 shapes out of 41 total shapes.
Cached 1415 vias out of 1585 total vias.

Legalizing Top Level Design fibo ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0045 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer GC is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 65 ref cells (0 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     25200.9          649        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    649
number of references:                65
number of site rows:                 28
number of locations attempted:    16524
number of locations failed:        3637  (22.0%)

Legality of references at locations:
42 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    63       1033       312 ( 30.2%)        641       187 ( 29.2%)  inv0d1
    58        899       271 ( 30.1%)        685       203 ( 29.6%)  nd02d2
    42        638       185 ( 29.0%)        215        63 ( 29.3%)  dfcrq4
    19        310       137 ( 44.2%)        230       101 ( 43.9%)  inv0d2
    10        167       106 ( 63.5%)        151        94 ( 62.3%)  aoi21d2
    12        239       105 ( 43.9%)        143        63 ( 44.1%)  aoi21d1
    16        272       122 ( 44.9%)         96        42 ( 43.8%)  dfcrq2
     6        120        73 ( 60.8%)        112        70 ( 62.5%)  oaim21d1
     9        183        82 ( 44.8%)        136        61 ( 44.9%)  oai21d2
    14        223        68 ( 30.5%)        175        51 ( 29.1%)  oai21d1

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    10        167       106 ( 63.5%)        151        94 ( 62.3%)  aoi21d2
     6        120        73 ( 60.8%)        112        70 ( 62.5%)  oaim21d1
     4         80        48 ( 60.0%)         40        25 ( 62.5%)  dfcrq1
     4         72        43 ( 59.7%)         72        40 ( 55.6%)  bufbd3
     1         24        14 ( 58.3%)         16         9 ( 56.2%)  dfprb2
     3         72        39 ( 54.2%)         48        28 ( 58.3%)  oaim31d1
     3         48        26 ( 54.2%)         40        22 ( 55.0%)  an02d2
     2         32        17 ( 53.1%)         32        17 ( 53.1%)  clk2d2
     1         16         8 ( 50.0%)          0         0 (  0.0%)  dfcrb2
     3         46        23 ( 50.0%)         38        19 ( 50.0%)  aoim22d2

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         649 (4782 total sites)
avg row height over cells:        5.600 um
rms cell displacement:            1.004 um ( 0.18 row height)
rms weighted cell displacement:   1.004 um ( 0.18 row height)
max cell displacement:            5.711 um ( 1.02 row height)
avg cell displacement:            0.413 um ( 0.07 row height)
avg weighted cell displacement:   0.413 um ( 0.07 row height)
number of cells moved:              232
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: add_9/ctmTdsLR_2_1951 (oaim21d1)
  Input location: (146.86,20.3)
  Legal location: (147.98,14.7)
  Displacement:   5.711 um ( 1.02 row height)
Cell: add_9/ctmTdsLR_2_1191 (inv0d0)
  Input location: (67.34,65.1)
  Legal location: (66.78,70.7)
  Displacement:   5.628 um ( 1.00 row height)
Cell: add_9/ZBUF_24_inst_1278 (buffd1)
  Input location: (150.78,42.7)
  Legal location: (151.34,37.1)
  Displacement:   5.628 um ( 1.00 row height)
Cell: add_9/ctmTdsLR_1_1203 (inv0d1)
  Input location: (67.9,65.1)
  Legal location: (67.9,70.7)
  Displacement:   5.600 um ( 1.00 row height)
Cell: add_9/ctmTdsLR_5_1113 (inv0d1)
  Input location: (104.3,143.5)
  Legal location: (104.3,137.9)
  Displacement:   5.600 um ( 1.00 row height)
Cell: add_9/ctmTdsLR_1_1231 (inv0d1)
  Input location: (102.62,143.5)
  Legal location: (102.62,137.9)
  Displacement:   5.600 um ( 1.00 row height)
Cell: add_9/ctmTdsLR_2_1875 (nd12d1)
  Input location: (113.26,98.7)
  Legal location: (113.26,104.3)
  Displacement:   5.600 um ( 1.00 row height)
Cell: add_9/ctmTdsLR_3_1871 (inv0d1)
  Input location: (44.94,59.5)
  Legal location: (44.94,53.9)
  Displacement:   5.600 um ( 1.00 row height)
Cell: add_9/ctmTdsLR_1_1901 (aoi21d1)
  Input location: (80.78,14.7)
  Legal location: (80.78,9.1)
  Displacement:   5.600 um ( 1.00 row height)
Cell: add_9/ctmTdsLR_1_1950 (aor21d1)
  Input location: (146.86,20.3)
  Legal location: (141.26,20.3)
  Displacement:   5.600 um ( 1.00 row height)

Information: Extraction observers are detached as design net change threshold is reached.
Information: The net parasitics of block fibo are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'FIBO32_LIB:powerplan_done.design'. (TIM-125)
Information: Design Average RC for design powerplan_done  (NEX-011)
Information: r = 0.288180 ohm/um, via_r = 4.285444 ohm/cut, c = 0.156082 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.175174 ohm/um, via_r = 4.613636 ohm/cut, c = 0.142846 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'fibo'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 654, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 654, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Information: Ending place_opt / final_opto / Legalization (1) (FLW-8001)
Information: Time: 2025-10-29 02:43:48 / Session: 0.24 hr / Command: 0.01 hr / Memory: 861 MB (FLW-8100)

Information: Starting place_opt / final_opto / Optimization (2) (FLW-8000)
Information: Time: 2025-10-29 02:43:48 / Session: 0.24 hr / Command: 0.01 hr / Memory: 861 MB (FLW-8100)
INFO: Enabled CLO at stage after_LGL1.

INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Place-opt did not mark run with CLO enabled/disabled property
INFO: Concurrent Legalization and Optimization (CLO) Reverted

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0044 seconds to build cellmap data
INFO: creating 10(r) x 10(c) GridCells YDim 16.8 XDim 16.8
INFO: number of GridCells (0x99514b90): 100
INFO: creating 10(r) x 10(c) GridCells YDim 16.8 XDim 16.8
INFO: number of GridCells (0x99514b90): 100
Total 0.0085 seconds to load 649 cell instances into cellmap
Moveable cells: 649; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 4.1262, cell height 5.6000, cell area 23.1069 for total 649 placed and application fixed cells
Place-opt optimization Phase 59 Iter  1         7.41        7.41      0.00       137      14996.35   296640.19         649              0.24       860
CCL: Total Usage Adjustment : 1
INFO: Derive row count 7 from GR congestion map (30/4)
INFO: Derive col count 7 from GR congestion map (30/4)
Convert timing mode ...
INFO: New Levelizer turned on
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                       1174.6          0.0              653              653           0
M2                         1182.5        117.5                1                1           0
-----------------------------------------------------------------------------------------
Total Demoted Nets:             0


Place-opt optimization Phase 60 Iter  1         7.41        7.41      0.00       137      14996.35   296640.19         649              0.24       860
INFO: New Levelizer turned on
Place-opt optimization Phase 60 Iter  2         7.41        7.41      0.00       137      14996.35   296640.19         649              0.24       860
Place-opt optimization Phase 60 Iter  3         7.41        7.41      0.00       130      15093.57   298905.69         649              0.24       860
Place-opt optimization Phase 60 Iter  4         7.41        7.41      0.00       130      15093.57   298905.69         649              0.24       860
Place-opt optimization Phase 60 Iter  5         7.41        7.41      0.00       128      15134.34   300191.41         649              0.24       860

CCL: Total Usage Adjustment : 1
INFO: Derive row count 7 from GR congestion map (30/4)
INFO: Derive col count 7 from GR congestion map (30/4)
Convert timing mode ...
Place-opt optimization Phase 61 Iter  1         7.41        7.41      0.00       127      15134.34   300191.41         649              0.24       860
Place-opt optimization Phase 61 Iter  2         7.41        7.41      0.00       127      15121.79   300167.91         649              0.24       860
Place-opt optimization Phase 61 Iter  3         7.41        7.41      0.00       127      15121.79   300167.91         649              0.24       860
Place-opt optimization Phase 61 Iter  4         7.41        7.41      0.00       127      15121.79   300167.91         649              0.24       860
Place-opt optimization Phase 61 Iter  5         7.41        7.41      0.00       127      15128.06   300202.56         649              0.24       860
Place-opt optimization Phase 61 Iter  6         7.41        7.41      0.00       127      15128.06   300202.56         649              0.24       860
Corner Scaling is off, multiplier is 1.000000
Using default layer TOP_M
new cutoff lpd: 3.53604e-06
maxCornerId = 1
corner=nom, tran factor=1.0000 (0.5312 / 0.5312)
bmap: stepx = stepy = 280000
creating bmap
DB units per micron : 10000
Place-opt optimization Phase 61 Iter  7         7.41        7.41      0.00       127      15128.06   300202.56         649              0.24       860
Place-opt optimization Phase 61 Iter  8         7.41        7.41      0.00       127      15187.65   301082.94         649              0.24       860

Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 62 Iter  1         7.11        7.11      0.00       127      15184.51   300800.62         652              0.24       860

Place-opt optimization Phase 63 Iter  1         7.11        7.11      0.00       127      15115.52   299362.94         646              0.24       860
Corner Scaling is off, multiplier is 1.000000
Information: Pin clk is on clock network. Skipping. (OPT-067)
Corner Scaling is off, multiplier is 1.000000
Using default layer TOP_M
new cutoff lpd: 3.53604e-06
maxCornerId = 1
corner=nom, tran factor=1.0000 (0.5312 / 0.5312)
bmap: stepx = stepy = 280000
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Place-opt optimization Phase 63 Iter  2         7.11        7.11      0.00       127      15115.52   299362.94         646              0.24       860
Place-opt optimization Phase 63 Iter  3         7.11        7.11      0.00       121      15331.90   306873.44         646              0.24       860
Place-opt optimization Phase 63 Iter  4         7.11        7.11      0.00       121      15331.90   306873.44         646              0.24       860

Information: Ending place_opt / final_opto / Optimization (2) (FLW-8001)
Information: Time: 2025-10-29 02:44:02 / Session: 0.24 hr / Command: 0.02 hr / Memory: 861 MB (FLW-8100)

Information: Starting place_opt / final_opto / Legalization (2) (FLW-8000)
Information: Time: 2025-10-29 02:44:02 / Session: 0.24 hr / Command: 0.02 hr / Memory: 861 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :    116 s ( 0.03 hr) ELAPSE :    861 s ( 0.24 hr) MEM-PEAK :   860 Mb
END_FUNC : legalize_placement_pre_run_core CPU :    116 s ( 0.03 hr) ELAPSE :    861 s ( 0.24 hr) MEM-PEAK :   860 Mb
Place-opt optimization Phase 66 Iter  1         7.11        7.11      0.00       120      15331.90   306873.44         659              0.24       860
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer GC is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 29 total shapes.
Layer M2: cached 41 shapes out of 41 total shapes.
Cached 1415 vias out of 1585 total vias.

Legalizing Top Level Design fibo ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0046 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer GC is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 64 ref cells (0 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     25200.9          659        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    659
number of references:                64
number of site rows:                 28
number of locations attempted:    15356
number of locations failed:        3414  (22.2%)

Legality of references at locations:
42 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    66        929       286 ( 30.8%)        585       174 ( 29.7%)  inv0d1
    60        884       263 ( 29.8%)        631       188 ( 29.8%)  nd02d2
    42        646       190 ( 29.4%)        199        61 ( 30.7%)  dfcrq4
    19        302       133 ( 44.0%)        206        89 ( 43.2%)  inv0d2
    16        288       130 ( 45.1%)        128        57 ( 44.5%)  dfcrq2
    10        159       103 ( 64.8%)        135        83 ( 61.5%)  aoi21d2
    12        231       100 ( 43.3%)        135        61 ( 45.2%)  aoi21d1
    14        223        68 ( 30.5%)        183        55 ( 30.1%)  oai21d1
     9        159        73 ( 45.9%)        112        50 ( 44.6%)  oai21d2
     6         96        55 ( 57.3%)         96        55 ( 57.3%)  bufbd3

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    10        159       103 ( 64.8%)        135        83 ( 61.5%)  aoi21d2
     6         88        53 ( 60.2%)         80        48 ( 60.0%)  oaim21d1
     4         64        38 ( 59.4%)          8         5 ( 62.5%)  dfcrq1
     1         16         9 ( 56.2%)          8         5 ( 62.5%)  dfprb2
     6         96        55 ( 57.3%)         96        55 ( 57.3%)  bufbd3
     3         48        26 ( 54.2%)         40        23 ( 57.5%)  oaim31d1
     3         48        26 ( 54.2%)         40        22 ( 55.0%)  an02d2
     2         32        17 ( 53.1%)         32        17 ( 53.1%)  clk2d2
     3         38        19 ( 50.0%)         30        15 ( 50.0%)  aoim22d2
     1         16         8 ( 50.0%)          0         0 (  0.0%)  dfcrb2

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         659 (4889 total sites)
avg row height over cells:        5.600 um
rms cell displacement:            0.463 um ( 0.08 row height)
rms weighted cell displacement:   0.463 um ( 0.08 row height)
max cell displacement:            5.628 um ( 1.00 row height)
avg cell displacement:            0.133 um ( 0.02 row height)
avg weighted cell displacement:   0.133 um ( 0.02 row height)
number of cells moved:              114
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: add_9/ZBUF_40_inst_2007 (buffd1)
  Input location: (147.42,42.7)
  Legal location: (147.98,37.1)
  Displacement:   5.628 um ( 1.00 row height)
Cell: add_9/ZBUF_24_inst_1998 (buffd2)
  Input location: (153.02,42.7)
  Legal location: (156.38,42.7)
  Displacement:   3.360 um ( 0.60 row height)
Cell: add_9/U483 (nr02d1)
  Input location: (39.34,59.5)
  Legal location: (36.54,59.5)
  Displacement:   2.800 um ( 0.50 row height)
Cell: add_9/ctmTdsLR_2_825 (nd12d1)
  Input location: (36.54,59.5)
  Legal location: (33.74,59.5)
  Displacement:   2.800 um ( 0.50 row height)
Cell: add_9/U166 (nd02d1)
  Input location: (152.46,25.9)
  Legal location: (155.26,25.9)
  Displacement:   2.800 um ( 0.50 row height)
Cell: add_9/ctmTdsLR_2_1870 (inv0d1)
  Input location: (41.58,59.5)
  Legal location: (38.78,59.5)
  Displacement:   2.800 um ( 0.50 row height)
Cell: add_9/ctmTdsLR_1_1950 (aor21d1)
  Input location: (141.26,20.3)
  Legal location: (139.02,20.3)
  Displacement:   2.240 um ( 0.40 row height)
Cell: add_9/ctmTdsLR_1_1891 (nd02d1)
  Input location: (155.26,48.3)
  Legal location: (153.02,48.3)
  Displacement:   2.240 um ( 0.40 row height)
Cell: add_9/ctmTdsLR_2_687 (oai21d1)
  Input location: (146.86,48.3)
  Legal location: (144.62,48.3)
  Displacement:   2.240 um ( 0.40 row height)
Cell: add_9/ctmTdsLR_1_1978 (ora21d1)
  Input location: (145.18,20.3)
  Legal location: (142.94,20.3)
  Displacement:   2.240 um ( 0.40 row height)

Information: The net parasitics of block fibo are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'FIBO32_LIB:powerplan_done.design'. (TIM-125)
Information: Design Average RC for design powerplan_done  (NEX-011)
Information: r = 0.288149 ohm/um, via_r = 4.284980 ohm/cut, c = 0.156210 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.175174 ohm/um, via_r = 4.613636 ohm/cut, c = 0.142917 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'fibo'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 664, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 664, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Information: Ending place_opt / final_opto / Legalization (2) (FLW-8001)
Information: Time: 2025-10-29 02:44:02 / Session: 0.24 hr / Command: 0.02 hr / Memory: 861 MB (FLW-8100)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0046 seconds to build cellmap data
INFO: creating 10(r) x 10(c) GridCells YDim 16.8 XDim 16.8
INFO: number of GridCells (0x980209b0): 100
INFO: creating 10(r) x 10(c) GridCells YDim 16.8 XDim 16.8
INFO: number of GridCells (0x980209b0): 100
Total 0.0086 seconds to load 659 cell instances into cellmap
Moveable cells: 659; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 4.1545, cell height 5.6000, cell area 23.2654 for total 659 placed and application fixed cells
Place-opt optimization Phase 68 Iter  1         7.26        7.26      0.00       121      15331.90   306873.44         659              0.24       860

Place-opt optimization Phase 69 Iter  1         7.26        7.26      0.00       121      15331.90   306873.44         659              0.24       860

Information: Ending place_opt / final_opto (FLW-8001)
Information: Time: 2025-10-29 02:44:02 / Session: 0.24 hr / Command: 0.02 hr / Memory: 861 MB (FLW-8100)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (35000 35000) (1642200 1603000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running FTB cleanup in end of npo flow.
Enable dominated scenarios

Place-opt optimization complete                 7.26        7.26      0.00       120      15331.90   306873.44         659              0.24       860
Co-efficient Ratio Summary:
4.193421726307  6.578031432898  2.479631199206  7.744182640401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937505874  3.133296450933  9.864091206078  6.078172664085  2.744207041123  8.318126004907
9.699225147235  2.464626219122  1.382372133255  9.387189129619  3.142429406669  0.968752789964  6.613180723294  4.146578793224  7.876358918112  2.191135103696  0.992350791094  2.701700140008  3.840409764440  3.750205753169  7.663469242299
6.212201288102  7.759671732025  7.862245968746  0.402382077150  0.032845095897  0.596111512371  4.701287396892  7.205135512169  8.278351398268  1.183725190997  3.363052058244  5.868261438849  7.173843085364  9.669818699761  7.591498747087
7.632106414418  7.679071311191  9.831316190669  1.878800817928  3.230072343539  1.226270037326  7.050450494780  2.403928173631  6.139852544054  4.100210066110  1.203237097305  4.571395437729  5.624827508820  7.826856953678  4.759144818263
5.409027047529  2.609826900609  0.626144440603  6.381671652919  9.187474022495  0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581675365776  7.415560330857  9.585111243412  2.041776087119  3.921169567338  0.650499082345
9.472458959409  3.368485302518  4.897112557644  6.860141944452  2.000104051691  9.095345907689  2.197041709512  0.915915467443  5.466094497606  8.142690055883  4.633251261474  8.245015738284  3.504844405451  1.682728212888  7.173448418510
9.939562755373  3.617853780207  8.946773645276  1.169961232707  4.529946656262  3.090979409795  5.580726136993  1.131302963510  0.721701792286  7.515947417690  0.671997286871  1.018570854743  5.811576366269  5.826736483342  4.349397592435
0.216216964055  9.612143438717  7.311157798394  0.823511841628  0.356161286693  8.022019569284  2.603132585844  5.024817751363  1.359351694247  5.407563451201  2.835273198383  1.266842236966  0.417727013533  1.833878065081  6.448561037188
4.848373168908  2.936801945554  8.671494014746  4.212307916610  9.007627270112  3.308107178452  5.607471109985  8.514759140423  2.764678048380  9.324216938770  1.570073591497  2.301969264027  0.754646830179  1.961427011696  2.781313641418
3.355375101798  9.437909770691  9.136702529534  9.020201808464  9.978471495117  7.467457734047  3.171274721421  9.815936240044  4.331416700238  0.413524984361  3.328364447984  7.453140487744  1.902888724529  5.623403859547  7.269373308696
3.367403159822  7.093641492713  7.411336033487  6.944248576650  5.239565921087  4.802189647382  3.894401463832  4.531626919342  1.605157720903  8.173730247963  9.206344324418  7.541852388325  0.000314117956  5.833780156721  4.754597589445
4.387461602630  1.217863888704  7.505874297478  0.800935586343  9.509851607812  3.964085274420  8.341123831811  5.604913469922  5.026085319562  3.950064138237  0.240393588718  4.020060654062  9.406620896875  2.789960261318  0.723204714657
8.793224733773  8.918112196124  5.103696973384  4.141096870014  8.443881384045  0.064440375020  6.053169766345  8.842205121220  1.167952848067  8.473967786224  3.075884690238  7.978501343004  5.095858859611  1.512377070128  7.396802020513
5.512169873973  1.398268095383  5.190997210454  6.408246186760  9.731622717389  4.385364966981  9.999761759148  7.347093263210  6.393268830007  8.063326983131  4.207707737880  5.818379663827  2.343590922627  0.037322305045  0.494790540392
8.173631669023  2.544054397032  0.066110004482  8.589657057074  6.653063562487  8.808820782685  7.253678475913  3.418279040902  7.926379333082  3.652834062614  2.557741288167  6.653360258567  4.022456851365  6.796627102757  0.618572911981
3.446103664285  2.312107035178  5.365776625615  1.822109558456  2.469756204172  7.387119392116  0.867338065048  8.682351447245  8.902401409948  4.394994489711  1.568197236014  9.245803540830  4.051652709534  5.907685819704  1.709522391590
0.067443592747  2.308426791270  0.055883347720  3.265226424446  3.794567350487  0.705451168271  6.012888717343  3.718526493956  2.708375434885  2.772683894677  2.656729766996  9.533158792714  6.656223109097  9.409791158072  6.136903413139
7.763510023097  9.625254600174  7.417690913512  2.209373801703  1.043513581151  9.666269582673  0.883342434938  3.292442521621  6.918319031980  2.422527731115  6.701271632351  9.142079375436  1.286654602201  9.569280860313  2.585854802480
2.551363186852  9.521353499336  3.451201139092  3.477510826530  0.052200041776  0.313533183387  2.465081644855  7.737195984837  3.112540363356  1.055033867149  4.143392071230  5.317061240582  7.270173130810  7.178458160747  1.109995151474
3.640423227384  6.979434881001  6.938770004799  9.989999930050  8.202625075468  5.030179196142  1.411696278130  3.341425835537  5.155652013466  9.893602913670  2.661612552020  9.209815237667  1.495178546745  7.734043917127  4.721431281592
0.740044484068  4.637138990932  4.984361289571  0.198611445279  8.206103190282  7.924529562340  7.259547726936  3.008603836740  3.103786879030  1.515702741133  6.175543244424  6.977001863776  5.921048280218  9.647388989440  1.463842753161
0.419342111432  5.657803766953  0.247963877307  7.774410454040  1.048505000035  3.317956583378  4.556721475458  7.289452938746  1.656594291452  3.901793750587  4.339534630093  3.987794290705  1.607873196408  5.274426434112  3.831821860490
7.969922554139  3.246462231054  4.138237968170  6.938710902961  9.314242940666  9.096875278996  4.661318072329  4.414667379322  4.787636922983  2.219113510369  6.028596985974  4.271561171876  1.384002106444  0.375031505316  9.766355184229
9.621220151211  0.775967512595  7.786224070870  7.040230197715  0.003284509589  7.059611151237  1.470128739689  2.720524351216  9.827836481788  8.118372519099  7.364309043949  4.587219405974  2.717347838536  4.966992899976  1.759158534708
7.763210674842  6.767907571585  6.983131193016  0.187882981792  8.323007234353  9.122627003732  6.705045049478  0.240303717363  1.613986500379  4.410021006611  0.158942944730  5.458524316259  3.562445280882  0.782696625367  8.475923141826
3.540902734021  7.260982096960  4.062614984544  4.638169065291  9.918747402249  5.051365679662  1.502757061856  2.611994344610  3.618148691570  7.158167536577  6.779656790960  7.959997117066  6.204130938711  9.392127486733  8.065058468234
5.947245832634  9.336848169256  4.489711884769  0.686016324445  2.200010405169  1.909534590768  9.219704170951  2.091503006744  3.546600690102  6.814269005588  3.491910634272  4.825988867884  7.350445270545  1.168282001288  8.717353971851
0.993956212221  3.361785907025  3.894677993522  2.116998353270  7.452994665626  2.309097940979  5.558072613699  3.113142776351  0.072171322885  4.751594741769  0.095133538687  1.102245692789  3.581119166626  9.582684488334  2.434948929243
5.021621633225  7.961214972014  7.731115308072  4.082353314162  8.035616128669  3.802201956928  4.260313258584  4.502492055136  3.135936303738  3.540756345120  1.209139624251  8.127031208443  0.041730931353  3.183385546508  1.644865173718
8.484837353648  8.293680835904  3.867149142823  5.421232931661  0.900762727011  2.330810717845  2.560747110998  5.851486164042  3.276468048546  4.932421693877  0.174795997264  7.231550395139  5.075422403017  9.196140441169  6.278140734141
8.335537557959  0.943790619761  2.913670994655  5.902022320846  4.997847149511  7.746745773404  7.317127472142  1.981504874004  4.433142814202  8.041352498436  1.359555027511  9.746668455766  3.190246692452  9.562348025954  7.726946700869
6.336740352762  4.709364881971  2.741133345048  6.694426097665  0.523956592108  7.480218964738  2.389440146383  2.453173841934  2.160516916279  3.817373024796  3.947381785191  8.755439739906  5.000099231795  6.583376755672  1.475468128944
5.438746107043  2.121786020570  3.750587161447  7.080095798634  3.950985160781  2.396408527442  0.834112383181  1.560402596992  2.502609775135  2.395006413823  7.041786601521  8.403350566570  2.940620809687  5.278994766131  8.072339841465
7.879322410157  5.891811951312  3.510369339038  3.414101827001  4.844388138404  5.006444037502  0.605316976634  5.884231762122  0.116796428085  7.847396778622  4.324235712773  8.798104635474  4.509543605961  1.151235447012  8.739699672051
3.551216924177  5.139826541238  2.519099463745  3.640826858676  0.973162271738  9.438536496698  1.999976175914  8.734710576321  0.639327027289  7.806332698313  1.447427026438  0.582181467456  7.234317812262  7.003730970504  5.049488424039
2.817363103782  5.254405171403  1.006611742148  1.858967945707  4.665306356248  7.880882078268  5.725367847591  3.341838154090  2.792638177587  2.365283406261  4.272421471566  7.666680526920  7.402203405136  5.679660450275  7.061866661198
1.344610303413  7.231210455321  7.536577314375  4.182212195845  6.246975620417  2.738711939211  6.086733806504  8.868247294724  5.890241300165  8.439499448971  1.173566076351  4.925834855157  0.405123090953  4.590766221970  4.170961609159
0.006744396269  9.230842321931  9.005588086586  9.326524882444  6.379456735048  7.070545116827  1.601288871734  3.371864799395  6.270838703659  5.277268389467  7.282329229349  6.954669370345  4.665680130909  7.940977855807  2.613609711313
9.776351049816  0.962525115664  4.741769746908  2.220939510170  3.104351358115  1.966626958267  3.088334243493  8.329256202162  1.691832163602  4.242252773111  5.697874416985  1.915551438617  6.128623280220  1.956926726031  3.258594850248
0.255136355192  5.952135094580  6.345120868556  2.347753212653  0.005220004177  6.031353318338  7.246508164485  5.773721548483  7.311255296849  0.105503386714  9.431086550873  0.532050625122  2.727075133081  0.717843556074  7.110908985147
4.364042369245  7.697943121425  1.693877743794  9.998991123005  0.820262507546  8.503017919614  2.141169627813  0.334153633553  7.515566337920  0.989360291367  0.294263630827  0.921359822278  7.149575674674  5.773402031712  7.472152598159
2.074004483283  1.463713515203  2.498436844167  1.019863374527  9.820610319028  2.792452956234  0.725954772693  6.300871433674  0.310379710771  4.151570274113  3.645627621942  4.698173403467  6.592163948021  8.964736838944  0.146393645316
1.041934256920  5.565780092805  3.024796003940  7.777443275404  0.104850500003  5.331795658337  8.455672147545  8.728956343874  6.165650552913  6.390179375058  7.450972991759  3.399145846941  5.160745839640  8.527440083411  2.383191556049
0.796992290139  8.324646949390  6.413823412002  2.693873240296  1.931424294066  6.909687527899  6.466131807232  9.441477887932  2.478764762462  1.221911351036  9.639214684160  9.428534574868  8.138469400644  4.037501360531  6.976644988422
9.962122051548  5.077596494529  6.778622140357  1.704025279771  5.000328450958  9.705961115123  7.147012873968  9.272063455121  6.982784796263  6.811837251909  9.763921607732  4.459109187746  2.271793843853  6.496697499997  6.175924273470
8.776321003801  6.676790490423  2.698313852676  3.018780458179  2.832300723435  3.912262700373  2.670504504947  8.024041381736  3.161399708721  5.441002100661  1.042324428546  5.546230556960  6.356203688088  2.078267872536  7.847501734182
6.354090211287  7.726098952619  3.406261141477  7.463818166529  1.991874740224  9.505136567966  2.150275706185  6.261100234461  0.361815917398  0.715816753657  7.604447751971  0.796378714027  5.620472173871  1.939210908673  3.806514286823
4.594724521048  0.933684569030  9.448971831581  2.068603892444  5.220001040516  9.190953459076  8.921970417095  1.209161100674  4.354661117251  2.681426900558  8.376658275302  2.483977727375  6.735003607054  5.116826460128  8.871744737185
1.099395669007  7.336178243817  8.389467442467  5.211691095327  0.745299466562  6.230909794097  9.555807261369  9.311325077635  1.007218280429  5.475159474176  9.036070565743  7.111603400865  1.358170096662  6.958266608833  4.243403232924
3.502162101107  1.796121140316  2.773111283912  0.408237591416  2.803561612866  9.380220195692  8.426031325858  4.450250125513  6.313594789480  5.354075634512  0.158628577425  1.813186190952  0.004132503135  3.318337024650  8.164495977371
8.848483773149  4.829368736641  3.386714667333  2.542125453166  1.090076272701  1.233081071784  5.256074711099  8.585159536404  2.327647953961  3.493242169387  7.045198232549  9.724538172456  2.507501750301  7.919613514116  9.627823433414

Place-opt final QoR
___________________
Scenario Mapping Table
1: func::nom

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.4202     7.2619     24   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.4202     7.2619   7.2619     24   0.0000     0.0000      0      121    12.9428        0 306873.438
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.4202     7.2619   7.2619     24   0.0000     0.0000      0      121    12.9428        0 306873.438     15331.90        659         93        104
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Place-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Place-opt final QoR Summary      0.4202     7.2619   7.2619     24   0.0000     0.0000      0      121        0 306873.438     15331.90        659

Place-opt command complete                CPU:   117 s (  0.03 hr )  ELAPSE:   863 s (  0.24 hr )  MEM-PEAK:   860 MB
Place-opt command statistics  CPU=61 sec (0.02 hr) ELAPSED=59 sec (0.02 hr) MEM-PEAK=0.840 GB
Information: Running auto PG connection. (NDM-099)
Information: Ending 'place_opt' (FLW-8001)
Information: Time: 2025-10-29 02:44:03 / Session: 0.24 hr / Command: 0.02 hr / Memory: 861 MB (FLW-8100)
1
icc2_shell> report_utilization > ./results/fibo32_placement_report.rpt
icc2_shell> # check for report_timing now
icc2_shell> report_timing > ./results/placement_timing.rpt
icc2_shell> save_block -as placement_done
Information: Saving 'FIBO32_LIB:powerplan_done.design' to 'FIBO32_LIB:placement_done.design'. (DES-028)
1
icc2_shell> save_lib
Saving library 'FIBO32_LIB'
1
icc2_shell> close_blocks
Closing block 'FIBO32_LIB:powerplan_done.design'
Information: The net parasitics of block fibo are cleared. (TIM-123)
1
icc2_shell> close_lib
Closing library 'FIBO32_LIB'
1
icc2_shell> open_lib FIBO32_LIB
Information: Loading library file '/home/student/152502010/verilog/ex4/fibo32/rtl/ICC2/FIBO32_LIB' (FILE-007)
{FIBO32_LIB}
icc2_shell> open_block placement_done
Opening block 'FIBO32_LIB:placement_done.design' in edit mode
{FIBO32_LIB:placement_done.design}
icc2_shell> link_block
Using libraries: FIBO32_LIB tsl18fs120_scl
Visiting block FIBO32_LIB:placement_done.design
Design 'fibo' was successfully linked.
1
icc2_shell> check_design -checks pre_clock_tree_stage
[icc2-lic Wed Oct 29 02:45:23 2025] Command 'check_design' requires licenses
[icc2-lic Wed Oct 29 02:45:23 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Wed Oct 29 02:45:23 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:45:23 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Wed Oct 29 02:45:23 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Wed Oct 29 02:45:23 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Wed Oct 29 02:45:23 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:45:23 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Wed Oct 29 02:45:23 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:45:23 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Wed Oct 29 02:45:23 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:45:23 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Wed Oct 29 02:45:23 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Wed Oct 29 02:45:23 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Wed Oct 29 02:45:23 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:45:23 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Wed Oct 29 02:45:23 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:45:23 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Wed Oct 29 02:45:23 2025] Check-out of alternate set of keys directly with queueing was successful
****************************************
 Report : check_design 
 Options: { pre_clock_tree_stage }
 Design : fibo
 Version: U-2022.12-SP6
 Date   : Wed Oct 29 02:45:23 2025
****************************************

Running mega-check 'pre_clock_tree_stage': 
    Running atomic-check 'design_mismatch'
    Running atomic-check 'scan_chain'
    Running atomic-check 'mv_design'
    Running atomic-check 'legality'
    Running atomic-check 'timing'
    Running atomic-check 'clock_trees'
    Running atomic-check 'hier_pre_clock_tree'

  *** EMS Message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  CTS-914      Warn   1          set_input_transition %constraint on clock port %port exceeds the...
  DFT-011      Info   1          The design has no scan chain defined in the scandef.
  DMM-104      Info   91         Mismatch type %mmtype is detected on object type %objtype at obj...
  ----------------------------------------------------------------------------------------------------
  Total 93 EMS messages : 0 errors, 1 warnings, 92 info.
  ----------------------------------------------------------------------------------------------------

  *** Non-EMS message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  CTS-101      Info   1          %s will work on the following scenarios.
  CTS-107      Info   1          %s will work on all clocks in active scenarios, including %d mas...
  CTS-973      Info   1          The value of option cts.compile.enable_cell_relocation has been ...
  PDC-003      Warn   2          Routing direction of metal layer %s is neither "horizontal" nor ...
  PVT-032      Info   1          Corner %s: no PVT mismatches.
  ----------------------------------------------------------------------------------------------------
  Total 6 non-EMS messages : 0 errors, 2 warnings, 4 info.
  ----------------------------------------------------------------------------------------------------

Warning: EMS database "check_design.ems" already exists, over-writing it. (EMS-040)

Information: EMS database is saved to file 'check_design.ems'.
Information: Non-EMS messages are saved into file 'check_design2025Oct29024523.log'.
1
icc2_shell> synthesize_clock_tree
[icc2-lic Wed Oct 29 02:45:24 2025] Command 'synthesize_clock_trees' requires licenses
[icc2-lic Wed Oct 29 02:45:24 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Wed Oct 29 02:45:24 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:45:24 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Wed Oct 29 02:45:24 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Wed Oct 29 02:45:24 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Wed Oct 29 02:45:24 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:45:24 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Wed Oct 29 02:45:24 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:45:24 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Wed Oct 29 02:45:24 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:45:24 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Wed Oct 29 02:45:24 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Wed Oct 29 02:45:24 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Wed Oct 29 02:45:24 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:45:24 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Wed Oct 29 02:45:24 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:45:24 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Wed Oct 29 02:45:24 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'synthesize_clock_trees' (FLW-8000)
Information: Time: 2025-10-29 02:45:24 / Session: 0.26 hr / Command: 0.00 hr / Memory: 861 MB (FLW-8100)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: The stitching and editing of coupling caps is turned OFF for design 'FIBO32_LIB:placement_done.design'. (TIM-125)
Information: Design Average RC for design placement_done  (NEX-011)
Information: r = 0.288149 ohm/um, via_r = 4.284980 ohm/cut, c = 0.156210 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.175174 ohm/um, via_r = 4.613636 ohm/cut, c = 0.142917 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'fibo'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 664, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 664, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
ML Acceleration:                           off
************************************************************
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario func::nom pathgroup **clock_gating_default**
Information: CCD will use corner nom for honoring max prepone/postpone limits
Information: Useful skew copied/scaled 0 balance points and 0 clock latencies. (CCD-103)

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
************************************************************
* CTS STEP: Design Initialization for Clock Synthesis
************************************************************
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: CTS will work on the following scenarios. (CTS-101)
   func::nom    (Mode: func; Corner: nom)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00kOhm
   Capacitance : 1.00pF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is disabled

CTS related app options set by user:
   No CTS related app option is set.

Buffer/Inverter reference list for clock tree synthesis:
   tsl18fs120_scl/dl04d1
   tsl18fs120_scl/bufbd7
   tsl18fs120_scl/buffd2
   tsl18fs120_scl/dl03d1
   tsl18fs120_scl/bufbdf
   tsl18fs120_scl/buffda
   tsl18fs120_scl/dl02d2
   tsl18fs120_scl/dl03d4
   tsl18fs120_scl/dl04d2
   tsl18fs120_scl/dl02d1
   tsl18fs120_scl/dl01d4
   tsl18fs120_scl/buffd3
   tsl18fs120_scl/bufbda
   tsl18fs120_scl/bufbdk
   tsl18fs120_scl/buffd4
   tsl18fs120_scl/dl04d4
   tsl18fs120_scl/dl02d4
   tsl18fs120_scl/bufbd4
   tsl18fs120_scl/dl01d2
   tsl18fs120_scl/bufbd3
   tsl18fs120_scl/bufbd1
   tsl18fs120_scl/dl01d1
   tsl18fs120_scl/buffd7
   tsl18fs120_scl/bufbd2
   tsl18fs120_scl/buffd1
   tsl18fs120_scl/dl03d2
   tsl18fs120_scl/inv0d2
   tsl18fs120_scl/invbda
   tsl18fs120_scl/inv0da
   tsl18fs120_scl/invbdk
   tsl18fs120_scl/inv0d1
   tsl18fs120_scl/inv0d7
   tsl18fs120_scl/invbd4
   tsl18fs120_scl/invbd2
   tsl18fs120_scl/inv0d0
   tsl18fs120_scl/invbd7
   tsl18fs120_scl/invbdf
   tsl18fs120_scl/inv0d4

ICG reference list:
   tsl18fs120_scl/gclrsn1
   tsl18fs120_scl/gclrsn2
   tsl18fs120_scl/gclrsn4
   tsl18fs120_scl/gclrsna
   tsl18fs120_scl/gclrsn7
   tsl18fs120_scl/gclfsna
   tsl18fs120_scl/gclfsn4
   tsl18fs120_scl/gclfsn7
   tsl18fs120_scl/gclfsn1
   tsl18fs120_scl/gclfsn2
   tsl18fs120_scl/gcnfnn2
   tsl18fs120_scl/gcnfnn4
   tsl18fs120_scl/gcnfnna
   tsl18fs120_scl/gcnfnn7
   tsl18fs120_scl/gcnfnn1
   tsl18fs120_scl/gcnrnn1
   tsl18fs120_scl/gcnrnn2
   tsl18fs120_scl/gcnrnn7
   tsl18fs120_scl/gcnrnna
   tsl18fs120_scl/gcnrnn4

Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (35000 35000) (1642200 1603000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 0.06 sec, cpu time is 0 hr : 0 min : 0.06 sec. (CTS-104)
************************************************************
* CTS STEP: Existing Clock Tree Removal
************************************************************

No buffer or inverter has been removed.
Information: The run time for existing clock tree removal is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer GC is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 29 total shapes.
Layer M2: cached 41 shapes out of 41 total shapes.
Cached 1415 vias out of 1585 total vias.
Total 0.0133 seconds to build cellmap data
INFO: creating 6(r) x 6(c) GridCells YDim 28 XDim 28
INFO: number of GridCells (0x8bff8360): 36
INFO: creating 6(r) x 6(c) GridCells YDim 28 XDim 28
INFO: number of GridCells (0x8bff8360): 36
Total 0.0129 seconds to load 659 cell instances into cellmap
Moveable cells: 659; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 4.1545, cell height 5.6000, cell area 23.2654 for total 659 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled
Corner Scaling is off, multiplier is 1.000000
ORB Clusering Route Center Bias is on
Automatic Zbuf-CTS Mode: total_powerInformation: Running Max-CTS

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Info: 64 sinks and boundary insts are collected
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.05 sec, cpu time is 0 hr : 0 min : 0.05 sec. (CTS-104)
Drc Mode Option: auto
Corner Scaling is off, multiplier is 1.000000
ORB Clusering Route Center Bias is on
Automatic Zbuf-CTS Mode: total_powerInformation: Running Max-CTS
Enable multi-thread Tasks, number of thread is 1
Info: run cts with the following settings: _runCts 1 _runCto 1 _runSnapClockSinks 1
Information: The stitching and editing of coupling caps is turned OFF for design 'FIBO32_LIB:placement_done.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 664, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
* CTS STEP: Clock Cell Relocation
************************************************************
A total of 0 clock cells have been relocated
Information: The run time for clock cell relocation is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
Information: The run time for netlink placement is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Gate-By-Gate Clock Tree Synthesis
************************************************************
Design rule constraints:
     max fanout  = 1000000
Computing criticality for all echelons
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Num of echelons 1
  Level 0 Num Nodes: 1
updateFoCnt for term clk
getFoCntForTermFromLoads return empty
FoCnt map:
Processing Echelon 1
Processing parameter set (max_tran 0.150000 max_cap 0.600000)
Design scenario: CTS_DRC_OFF_SCEN0 (corner = nom, mode = func)
Zbuf-HFS: gathering all scenarios
Scenario: Active:Y Setup:Y Leakage:Y Dynamic:Y MaxTran:N (-1) MaxCap:N (-1) Hold:Y Scen=CTS_DRC_OFF_SCEN0 (func:nom)
Zbuf Constraints: maxTran=inf maxCap=inf
Max-CTS: All active scenarios
   Mode: func  Corner: nom  Scenario: CTS_DRC_OFF_SCEN0
Max-CTS: All active leakage power scenarios
   Mode: func  Corner: nom  Scenario: CTS_DRC_OFF_SCEN0
Max-CTS: All active dynamic power scenarios
   Mode: func  Corner: nom  Scenario: CTS_DRC_OFF_SCEN0
orb constraints: using power mt scenarios
ORB: timingScenario CTS_DRC_OFF_SCEN0 timingCorner nom
INFO: Using corner nom for worst leakage corner
INFO: Using corner nom for worst dynamic corner
Using default layer TOP_M
new cutoff lpd: 3.53604e-06
maxCornerId = 1
corner=nom, tran factor=1.0000 (0.5312 / 0.5312)
ORB: Nominal = 0.2655820  Design MT = 0.142500  Target = 0.5311641 (2.000 nominal)  MaxRC = 0.000681
ORB: Fast Target = 0.079403 ( 0.299 nominal )
ORB: stageDelay=0.14173, stageLength=892474
bmap: stepx = stepy = 280000
creating bmap
DB units per micron : 10000
Core Area = 6 X 6 ()
   10% ...Number of Drivers Sized: 0 [0.00%]

-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 1 clock tree synthesis
 Driving pin = clk
 Clocks: 
     clk (func)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 0.600000
 Number of Sinks = 64
 Number of Gates = 0
 Number of Loads = 64
 Loads with existing phase delay = 64
   1. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fib_out_reg[0]/CP
   2. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : a_reg[2]/CP
   3. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fib_out_reg[2]/CP
   4. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fib_out_reg[3]/CP
   5. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fib_out_reg[4]/CP
   6. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : a_reg[5]/CP
   7. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fib_out_reg[7]/CP
   8. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fib_out_reg[8]/CP
   9. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fib_out_reg[9]/CP
  10. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fib_out_reg[21]/CP
  11. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fib_out_reg[28]/CP
  12. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fib_out_reg[26]/CP
  13. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fib_out_reg[12]/CP
  14. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fib_out_reg[25]/CP
  15. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fib_out_reg[23]/CP
  16. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fib_out_reg[11]/CP
  17. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fib_out_reg[5]/CP
  18. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fib_out_reg[14]/CP
  19. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : a_reg[1]/CP
  20. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fib_out_reg[1]/CP
  21. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fib_out_reg[18]/CP
  22. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fib_out_reg[20]/CP
  23. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fib_out_reg[16]/CP
  24. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fib_out_reg[6]/CP
  25. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fib_out_reg[15]/CP
  26. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fib_out_reg[13]/CP
  27. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fib_out_reg[31]/CP
  28. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fib_out_reg[29]/CP
  29. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fib_out_reg[30]/CP
  30. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fib_out_reg[17]/CP
  31. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : a_reg[0]/CP
  32. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fib_out_reg[22]/CP
  33. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fib_out_reg[10]/CP
  34. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fib_out_reg[19]/CP
  35. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fib_out_reg[24]/CP
  36. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fib_out_reg[27]/CP
  37. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : a_reg[4]/CP
  38. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : a_reg[7]/CP
  39. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : a_reg[8]/CP
  40. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : a_reg[3]/CP
  41. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : a_reg[9]/CP
  42. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : a_reg[14]/CP
  43. Phase delay = (max r/f: -0.120000/__  min r/f: -0.120000/__) : a_reg[6]/CP
  44. Phase delay = (max r/f: -0.120000/__  min r/f: -0.120000/__) : a_reg[13]/CP
  45. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : a_reg[21]/CP
  46. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : a_reg[16]/CP
  47. Phase delay = (max r/f: -0.160000/__  min r/f: -0.160000/__) : a_reg[23]/CP
  48. Phase delay = (max r/f: -0.160000/__  min r/f: -0.160000/__) : a_reg[15]/CP
  49. Phase delay = (max r/f: -0.160000/__  min r/f: -0.160000/__) : a_reg[10]/CP
  50. Phase delay = (max r/f: -0.180000/__  min r/f: -0.180000/__) : a_reg[11]/CP
  51. Phase delay = (max r/f: -0.180000/__  min r/f: -0.180000/__) : a_reg[22]/CP
  52. Phase delay = (max r/f: -0.200000/__  min r/f: -0.200000/__) : a_reg[26]/CP
  53. Phase delay = (max r/f: -0.200000/__  min r/f: -0.200000/__) : a_reg[20]/CP
  54. Phase delay = (max r/f: -0.200000/__  min r/f: -0.200000/__) : a_reg[24]/CP
  55. Phase delay = (max r/f: -0.200000/__  min r/f: -0.200000/__) : a_reg[18]/CP
  56. Phase delay = (max r/f: -0.200000/__  min r/f: -0.200000/__) : a_reg[29]/CP
  57. Phase delay = (max r/f: -0.200000/__  min r/f: -0.200000/__) : a_reg[12]/CP
  58. Phase delay = (max r/f: -0.200000/__  min r/f: -0.200000/__) : a_reg[31]/CP
  59. Phase delay = (max r/f: -0.200000/__  min r/f: -0.200000/__) : a_reg[19]/CP
  60. Phase delay = (max r/f: -0.200000/__  min r/f: -0.200000/__) : a_reg[28]/CP
  61. Phase delay = (max r/f: -0.200000/__  min r/f: -0.200000/__) : a_reg[25]/CP
  62. Phase delay = (max r/f: -0.200000/__  min r/f: -0.200000/__) : a_reg[27]/CP
  63. Phase delay = (max r/f: -0.200000/__  min r/f: -0.200000/__) : a_reg[30]/CP
  64. Phase delay = (max r/f: -0.200000/__  min r/f: -0.200000/__) : a_reg[17]/CP
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clk
 Phase delay: (max r/f: -0.023692/nan  min r/f: -0.023692/nan) : clk
Information: The run time for gate-by-gate clock tree synthesis is 0 hr : 0 min : 0.28 sec, cpu time is 0 hr : 0 min : 0.25 sec. (CTS-104)
************************************************************
* CTS STEP: DRC Fixing Beyond Exceptions
************************************************************
Design rule constraints:
     max fanout  = 1000000
Num of echelons 0
Information: The run time for DRC fixing beyond exceptions is 0 hr : 0 min : 0.02 sec, cpu time is 0 hr : 0 min : 0.02 sec. (CTS-104)
There are 0 buffers and 0 inverters added (total area 0.00) by Clock Tree Synthesis.
Information: 0 out of 0 clock cells have been moved due to NDR or via ladder related legalization rules.
Info: Clock cell and register co-legalization is disabled since advanced legalizer is disabled.
==============================Displacement Report for clock sink==============================
Clock sink moved: 0 out of 64, orientation changed without moving: 1
Clock sink displacement max = 0.000000 um, average = 0.000000 um
Clock sink with large displacement: 0 (Threshold: 16.800000 um)
==============================================================================================
Information: The run time for snapping registers is 0 hr : 0 min : 0.02 sec, cpu time is 0 hr : 0 min : 0.02 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Net Global Routing
************************************************************
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = TOP_M
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Port VDD of cell placement_done
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell placement_done
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.15 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.15 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Performing initial clock net global routing ...
Information: The net parasitics of block fibo are cleared. (TIM-123)
Total number of global routed clock nets: 1
Information: The run time for clock net global routing is 0 hr : 0 min : 0.24 sec, cpu time is 0 hr : 0 min : 0.22 sec. (CTS-104)
Information: The stitching and editing of coupling caps is turned OFF for design 'FIBO32_LIB:placement_done.design'. (TIM-125)
Information: Design placement_done has 666 nets, 1 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'fibo'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 664, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CTSSC route status detected: clock (VR 0, GR 122, DR 0), data (VR 663, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = TOP_M
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Port VDD of cell placement_done
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell placement_done
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.15 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.15 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func::nom (Mode func Corner nom)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 30 gCells x 30 gCells
Average gCell capacity  2.27     on layer (1)    M1
Average gCell capacity  6.99     on layer (2)    M2
Average gCell capacity  6.02     on layer (3)    M3
Average gCell capacity  4.77     on layer (4)    TOP_M
Average number of tracks per gCell 9.80  on layer (1)    M1
Average number of tracks per gCell 10.00         on layer (2)    M2
Average number of tracks per gCell 8.97  on layer (3)    M3
Average number of tracks per gCell 5.00  on layer (4)    TOP_M
Number of gCells = 3600
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 1 
rtapi Thread-server 0: startup 
Mgr Thread-server 0: Ctor 

************************************************************
* CTS STEP: Initial DRC fixing
************************************************************

[cto] Starting InitDrc.1
start cto; name: placement_done; type: design; tot_drc_vio: 1; buf_ct: 0; buf_area: 0.000000; cell_area: 0.000000
start cto; name: func:clk; type: clock; latency: -0.033248; gskew: 0.163777; tot_drc_vio: 1; wtran: 0.050850; wcap: 0.000000; buf_ct: 0; buf_area: 0.000000; cell_area: 0.000000
-------------------------------------------------------------
Optimizing clock tree DRC
clock: clk mode: func root: clk
Clock QoR Before DRC Optimization:
Clock: clk, Mode: func, Root: clk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.1638; ID = -0.0332; NetsWithDRC = 1; Worst Tran/Cap cost = 0.0508/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 853.6500; Clock = clk; Mode = func; Corner = nom; ClockRoot = clk. (CTS-037)

Begin Pre-Opt Drc Fixing
Starting multithread based drc fixing Pre opt drc fixing
Iteration 1 (effort: high)
Iteration 2 (effort: high)

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          1
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          1
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # Subgraph evaluation success rate in percent =     0.0000
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.0474

-------------------------------------------------

Pre-Opt drc fixing cpu time 00:00:00.45u 00:00:00.00s 00:00:00.44e: 
Clock QoR After Pre-Opt Drc Fixing:
Clock: clk, Mode: func, Root: clk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.1638; ID = -0.0332; NetsWithDRC = 1; Worst Tran/Cap cost = 0.0508/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 853.6500; Clock = clk; Mode = func; Corner = nom; ClockRoot = clk. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.44 sec, cpu time is 0 hr : 0 min : 0.46 sec.
Information: The run time for Initial DRC fixing is 0 hr : 0 min : 0.44 sec, cpu time is 0 hr : 0 min : 0.46 sec. (CTS-104)
[cto] Finished InitDrc.1: PASS

************************************************************
* CTS STEP: Path-based global latency and skew optimization
************************************************************

[cto] Starting GLS.1
Select the tightest corner nom on transition constraint
Selecting clock clk mode func corner:  nom      
-------------------------------------------------------------
Optimizing clock tree global latency and skew
clock: clk mode: func root: clk
Clock QoR Before Global latency and skew opt:
Clock: clk, Mode: func, Root: clk
Information: CTS QoR Pre Optimization: GlobalSkew = 0.1638; ID = -0.0332; NetsWithDRC = 1; Worst Tran/Cap cost = 0.0508/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 853.6500; Clock = clk; Mode = func; Corner = nom; ClockRoot = clk. (CTS-037)

Begin Global Latency and Skew Optimization
Starting multithread based global latency and skew optimization

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.7435

-------------------------------------------------

Info: tMessage report level 0 is reset for the flow ctoSkew
Information: global optimization has converged.

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          2
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          2
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # Subgraph evaluation success rate in percent =     0.0000
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.9927

-------------------------------------------------

Global latency and skew opt cpu time 00:00:00.18u 00:00:00.07s 00:00:00.12e: 
Clock QoR After Global latency and skew opt:
Clock: clk, Mode: func, Root: clk
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.1638; ID = -0.0332; NetsWithDRC = 1; Worst Tran/Cap cost = 0.0508/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 853.6500; Clock = clk; Mode = func; Corner = nom; ClockRoot = clk. (CTS-037)
Longest path:
  (0) 0.0068            0.0000          fib_out_reg[14]/CP
  (1) -0.0332           -0.0400         fib_out_reg[14]/CP
Shortest path:
  (0) 0.0030            0.0000          a_reg[29]/CP
  (1) -0.1970           -0.2000         a_reg[29]/CP
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.13 sec, cpu time is 0 hr : 0 min : 0.25 sec.
Information: The run time for Path-based global latency and skew optimization is 0 hr : 0 min : 0.13 sec, cpu time is 0 hr : 0 min : 0.25 sec. (CTS-104)
[cto] Finished GLS.1: PASS

************************************************************
* CTS STEP: Area recovery
************************************************************

[cto] Starting AR.1
Select the tightest corner nom on transition constraint
Selecting clock clk mode func corner:  nom      
-------------------------------------------------------------
Optimizing clock tree area
clock: clk mode: func root: clk
Starting multithread based area recovery and subtree balancing
Iteration 2 (effort: low)

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.9898

-------------------------------------------------

Clock QoR After Area Recovery and Subtree Balancing:
Clock: clk, Mode: func, Root: clk
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.1638; ID = -0.0332; NetsWithDRC = 1; Worst Tran/Cap cost = 0.0508/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 853.6500; Clock = clk; Mode = func; Corner = nom; ClockRoot = clk. (CTS-037)
Area recovery and subtree balancing cpu time 00:00:00.07u 00:00:00.02s 00:00:00.04e: 
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.04 sec, cpu time is 0 hr : 0 min : 0.09 sec.
Information: The run time for Area recovery is 0 hr : 0 min : 0.04 sec, cpu time is 0 hr : 0 min : 0.09 sec. (CTS-104)
[cto] Finished AR.1: PASS

************************************************************
* CTS STEP: Final DRC fixing
************************************************************

[cto] Starting PostDrc.1
-------------------------------------------------------------
Optimizing clock tree DRC
clock: clk mode: func root: clk
Clock QoR Before DRC Optimization:
Clock: clk, Mode: func, Root: clk
Information: CTS QoR Pre Final DRC Fixing: GlobalSkew = 0.1638; ID = -0.0332; NetsWithDRC = 1; Worst Tran/Cap cost = 0.0508/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 853.6500; Clock = clk; Mode = func; Corner = nom; ClockRoot = clk. (CTS-037)

Begin Post-Opt Drc Fixing
Starting multithread based drc fixing Post opt drc fixing

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          2
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          2
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # Subgraph evaluation success rate in percent =     0.0000
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     2.0029

-------------------------------------------------

Post-Opt drc fixing cpu time 00:00:00.07u 00:00:00.03s 00:00:00.05e: 
Clock QoR After Post-Opt Drc Fixing:
Clock: clk, Mode: func, Root: clk
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.1638; ID = -0.0332; NetsWithDRC = 1; Worst Tran/Cap cost = 0.0508/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 853.6500; Clock = clk; Mode = func; Corner = nom; ClockRoot = clk. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.05 sec, cpu time is 0 hr : 0 min : 0.10 sec.
Information: The run time for Final DRC fixing is 0 hr : 0 min : 0.05 sec, cpu time is 0 hr : 0 min : 0.11 sec. (CTS-104)
[cto] Finished PostDrc.1: PASS
rtapi Thread-server 0: shutdown 
Mgr Thread-server 0: Dtor 

No. startProblems      =     5 

No. doRoutes           =    34 
No. doUnroutes         =    17 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =    34 
No. undoUnroutes       =    17 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
[icc2-lic Wed Oct 29 02:45:25 2025] Command 'route_group' requires licenses
[icc2-lic Wed Oct 29 02:45:25 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Wed Oct 29 02:45:25 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:45:25 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Wed Oct 29 02:45:25 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Wed Oct 29 02:45:25 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Wed Oct 29 02:45:25 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:45:25 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Wed Oct 29 02:45:25 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:45:25 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Wed Oct 29 02:45:25 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:45:25 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Wed Oct 29 02:45:25 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Wed Oct 29 02:45:25 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Wed Oct 29 02:45:25 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:45:25 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Wed Oct 29 02:45:25 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:45:25 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Wed Oct 29 02:45:25 2025] Check-out of alternate set of keys directly with queueing was successful
Information: The net parasitics of block fibo are cleared. (TIM-123)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = TOP_M
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Port VDD of cell placement_done
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell placement_done
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.15 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.15 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   14  Alloctr   15  Proc 5873 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,167.72um,163.80um)
Number of routing layers = 4
layer M1, dir Hor, min width = 0.23um, min space = 0.23um pitch = 0.56um
layer M2, dir Ver, min width = 0.28um, min space = 0.28um pitch = 0.56um
layer M3, dir Hor, min width = 0.28um, min space = 0.28um pitch = 0.61um
layer TOP_M, dir Ver, min width = 0.44um, min space = 0.46um pitch = 1.12um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   18  Alloctr   18  Proc 5873 
Net statistics:
Total number of nets     = 666
Number of nets to route  = 1
Number of nets with min-layer-mode soft = 1
Number of nets with min-layer-mode soft-cost-low = 1
3 nets are fully connected,
 of which 2 are detail routed and 1 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0     Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   18  Alloctr   19  Proc 5873 
Number of partitions: 1 (1 x 1)
Size of partitions: 30 gCells x 30 gCells
Average gCell capacity  2.27     on layer (1)    M1
Average gCell capacity  6.99     on layer (2)    M2
Average gCell capacity  6.02     on layer (3)    M3
Average gCell capacity  4.77     on layer (4)    TOP_M
Average number of tracks per gCell 9.80  on layer (1)    M1
Average number of tracks per gCell 10.00         on layer (2)    M2
Average number of tracks per gCell 8.97  on layer (3)    M3
Average number of tracks per gCell 5.00  on layer (4)    TOP_M
Number of gCells = 3600
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   19  Alloctr   19  Proc 5873 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   19  Alloctr   19  Proc 5873 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    0  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   19  Alloctr   19  Proc 5873 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   19  Alloctr   19  Proc 5873 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~6372.0000um (1137 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 30 gCells x 30 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Initial Routing] Total (MB): Used   87  Alloctr   87  Proc 5873 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. TOP_M      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 816.18
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 0.00
Initial. Layer M3 wire length = 377.42
Initial. Layer TOP_M wire length = 438.76
Initial. Total Number of Contacts = 206
Initial. Via VIA12A count = 63
Initial. Via VIA23 count = 63
Initial. Via VIA34 count = 80
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   68  Alloctr   69  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   87  Alloctr   87  Proc 5873 

Congestion utilization per direction:
Average vertical track utilization   =  1.57 %
Peak    vertical track utilization   = 22.22 %
Average horizontal track utilization =  1.64 %
Peak    horizontal track utilization = 20.00 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Global Routing] Total (MB): Used   86  Alloctr   87  Proc 5873 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   46  Alloctr   47  Proc 5873 
Skip track assign
Skip detail route
Updating the database ...
There are 0 buffers added and 0 inverters added by Clock Tree Optimization.
************************************************************
* CTS STEP: Postlude
************************************************************
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Info: 64 sinks and boundary insts are set as application_fixed
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer GC is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 57 total shapes.
Layer M2: cached 41 shapes out of 41 total shapes.
Cached 1415 vias out of 1791 total vias.

Legalizing Top Level Design fibo ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0102 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer GC is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 64 ref cells (0 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     25200.9          659        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    659
number of references:                64
number of site rows:                 28
number of locations attempted:    12512
number of locations failed:        2650  (21.2%)

Legality of references at locations:
37 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    66        877       263 ( 30.0%)        515       151 ( 29.3%)  inv0d1
    60        786       237 ( 30.2%)        578       177 ( 30.6%)  nd02d2
    19        294       128 ( 43.5%)        182        78 ( 42.9%)  inv0d2
    10        150       102 ( 68.0%)        112        74 ( 66.1%)  aoi21d2
    12        199        86 ( 43.2%)         87        39 ( 44.8%)  aoi21d1
     9        139        66 ( 47.5%)        100        47 ( 47.0%)  oai21d2
     6         91        55 ( 60.4%)         75        44 ( 58.7%)  bufbd3
    14        199        59 ( 29.6%)        135        40 ( 29.6%)  oai21d1
    13        185        53 ( 28.6%)        119        40 ( 33.6%)  nd03d1
     6         78        46 ( 59.0%)         64        38 ( 59.4%)  oaim21d1

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    10        150       102 ( 68.0%)        112        74 ( 66.1%)  aoi21d2
     3         56        34 ( 60.7%)         56        34 ( 60.7%)  oaim31d1
     6         91        55 ( 60.4%)         75        44 ( 58.7%)  bufbd3
     6         78        46 ( 59.0%)         64        38 ( 59.4%)  oaim21d1
     2         32        17 ( 53.1%)         32        17 ( 53.1%)  clk2d2
     3         48        25 ( 52.1%)         40        21 ( 52.5%)  an02d2
     3         38        19 ( 50.0%)         30        15 ( 50.0%)  aoim22d2
     9        139        66 ( 47.5%)        100        47 ( 47.0%)  oai21d2
     1         16         7 ( 43.8%)         16         7 ( 43.8%)  oai21d4
    12        199        86 ( 43.2%)         87        39 ( 44.8%)  aoi21d1

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         595 (3394 total sites)
avg row height over cells:        5.600 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: add_9/U447 (inv0d2)
  Input location: (61.74,149.1)
  Legal location: (61.74,149.1)
  Displacement:   0.000 um ( 0.00 row height)
Cell: add_9/U436 (inv0d2)
  Input location: (84.7,59.5)
  Legal location: (84.7,59.5)
  Displacement:   0.000 um ( 0.00 row height)
Cell: add_9/U433 (inv0d2)
  Input location: (93.1,70.7)
  Legal location: (93.1,70.7)
  Displacement:   0.000 um ( 0.00 row height)
Cell: add_9/U394 (inv0d2)
  Input location: (155.82,81.9)
  Legal location: (155.82,81.9)
  Displacement:   0.000 um ( 0.00 row height)
Cell: add_9/ctmTdsLR_1_1947 (xn02d2)
  Input location: (33.74,132.3)
  Legal location: (33.74,132.3)
  Displacement:   0.000 um ( 0.00 row height)
Cell: add_9/U370 (inv0d2)
  Input location: (13.58,65.1)
  Legal location: (13.58,65.1)
  Displacement:   0.000 um ( 0.00 row height)
Cell: add_9/ctmTdsLR_1_826 (inv0d2)
  Input location: (143.5,53.9)
  Legal location: (143.5,53.9)
  Displacement:   0.000 um ( 0.00 row height)
Cell: add_9/ctmTdsLR_2_755 (nd13d2)
  Input location: (77.98,42.7)
  Legal location: (77.98,42.7)
  Displacement:   0.000 um ( 0.00 row height)
Cell: add_9/ctmTdsLR_1_1258 (nd13d2)
  Input location: (126.14,42.7)
  Legal location: (126.14,42.7)
  Displacement:   0.000 um ( 0.00 row height)
Cell: add_9/ctmTdsLR_1_885 (inv0d2)
  Input location: (121.66,154.7)
  Legal location: (121.66,154.7)
  Displacement:   0.000 um ( 0.00 row height)

Info: 64 sinks and boundary insts are unset from application_fixed
 Successfully legalize placement.
Information: The run time for postlude is 0 hr : 0 min : 0.31 sec, cpu time is 0 hr : 0 min : 0.62 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 1 flat clock tree nets.
There are 0 non-sink instances (total area 0.00) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 0 buffers and 0 inverters (total area 0.00).
Information: The stitching and editing of coupling caps is turned OFF for design 'FIBO32_LIB:placement_done.design'. (TIM-125)
Information: Design placement_done has 666 nets, 1 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'fibo'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 664, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Skew Bottleneck Analysis:

Largest skew jumps (> 0.1 or 50 percent of the global skew) of the terms for clock clk:
  Skewgroup: default_clk, Corner: nom
    Skew jumped by 0.164 at term clk 
 Compilation of clock trees finished successfully
 Run time for cts 00:00:02.40u 00:00:00.45s 00:00:02.16e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Information: Ending 'synthesize_clock_trees' (FLW-8001)
Information: Time: 2025-10-29 02:45:26 / Session: 0.26 hr / Command: 0.00 hr / Memory: 1175 MB (FLW-8100)
1
icc2_shell> set_app_options -name cts.optimize.enable_local_skew -value true
cts.optimize.enable_local_skew true
icc2_shell> set_app_options -name cts.compile.enable_local_skew -value true
cts.compile.enable_local_skew true
icc2_shell> set_app_options -name cts.compile.enable_global_route -value false
cts.compile.enable_global_route false
icc2_shell> set_app_options -name clock_opt.flow.enable_ccd -value true
clock_opt.flow.enable_ccd true
icc2_shell> clock_opt -to build_clock
[icc2-lic Wed Oct 29 02:45:26 2025] Command 'clock_opt' requires licenses
[icc2-lic Wed Oct 29 02:45:26 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Wed Oct 29 02:45:26 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:45:26 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Wed Oct 29 02:45:26 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Wed Oct 29 02:45:26 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Wed Oct 29 02:45:26 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:45:26 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Wed Oct 29 02:45:26 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:45:26 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Wed Oct 29 02:45:26 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:45:26 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Wed Oct 29 02:45:26 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Wed Oct 29 02:45:26 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Wed Oct 29 02:45:26 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:45:26 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Wed Oct 29 02:45:26 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:45:26 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Wed Oct 29 02:45:26 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'clock_opt -to build_clock' (FLW-8000)
Information: Time: 2025-10-29 02:45:26 / Session: 0.26 hr / Command: 0.00 hr / Memory: 1175 MB (FLW-8100)
INFO: clock_opt is running in balanced flow mode.
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Information: The stitching and editing of coupling caps is turned OFF for design 'FIBO32_LIB:placement_done.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (35000 35000) (1642200 1603000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
TEST: runCore upFront-init
TEST: runCore upFront-end
INFO: run stage build_clock (init -> end)
TEST: runCore bldClkInit-init

Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: Design Average RC for design placement_done  (NEX-011)
Information: r = 0.288149 ohm/um, via_r = 4.284980 ohm/cut, c = 0.156210 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.175174 ohm/um, via_r = 4.613636 ohm/cut, c = 0.142917 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 664, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 664, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario func::nom pathgroup **clock_gating_default**
Information: CCD will use corner nom for honoring max prepone/postpone limits
Information: Useful skew copied/scaled 0 balance points and 0 clock latencies. (CCD-103)

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.

Information: Starting clock_opt / build_clock (FLW-8000)
Information: Time: 2025-10-29 02:45:26 / Session: 0.26 hr / Command: 0.00 hr / Memory: 1175 MB (FLW-8100)

Information: Starting clock_opt / build_clock / Trial CTS (FLW-8000)
Information: Time: 2025-10-29 02:45:26 / Session: 0.26 hr / Command: 0.00 hr / Memory: 1175 MB (FLW-8100)
Running clock synthesis step.
Info: Enabling GR in trial CTO
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
************************************************************
* CTS STEP: Design Initialization for Trial Synthesis
************************************************************
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: CTS will work on the following scenarios. (CTS-101)
   func::nom    (Mode: func; Corner: nom)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00kOhm
   Capacitance : 1.00pF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.compile.enable_global_route = false
   cts.compile.enable_local_skew = true
   cts.optimize.enable_global_route = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   tsl18fs120_scl/dl04d1
   tsl18fs120_scl/bufbd7
   tsl18fs120_scl/buffd2
   tsl18fs120_scl/dl03d1
   tsl18fs120_scl/bufbdf
   tsl18fs120_scl/buffda
   tsl18fs120_scl/dl02d2
   tsl18fs120_scl/dl03d4
   tsl18fs120_scl/dl04d2
   tsl18fs120_scl/dl02d1
   tsl18fs120_scl/dl01d4
   tsl18fs120_scl/buffd3
   tsl18fs120_scl/bufbda
   tsl18fs120_scl/bufbdk
   tsl18fs120_scl/buffd4
   tsl18fs120_scl/dl04d4
   tsl18fs120_scl/dl02d4
   tsl18fs120_scl/bufbd4
   tsl18fs120_scl/dl01d2
   tsl18fs120_scl/bufbd3
   tsl18fs120_scl/bufbd1
   tsl18fs120_scl/dl01d1
   tsl18fs120_scl/buffd7
   tsl18fs120_scl/bufbd2
   tsl18fs120_scl/buffd1
   tsl18fs120_scl/dl03d2
   tsl18fs120_scl/inv0d2
   tsl18fs120_scl/invbda
   tsl18fs120_scl/inv0da
   tsl18fs120_scl/invbdk
   tsl18fs120_scl/inv0d1
   tsl18fs120_scl/inv0d7
   tsl18fs120_scl/invbd4
   tsl18fs120_scl/invbd2
   tsl18fs120_scl/inv0d0
   tsl18fs120_scl/invbd7
   tsl18fs120_scl/invbdf
   tsl18fs120_scl/inv0d4

ICG reference list:
   tsl18fs120_scl/gclrsn1
   tsl18fs120_scl/gclrsn2
   tsl18fs120_scl/gclrsn4
   tsl18fs120_scl/gclrsna
   tsl18fs120_scl/gclrsn7
   tsl18fs120_scl/gclfsna
   tsl18fs120_scl/gclfsn4
   tsl18fs120_scl/gclfsn7
   tsl18fs120_scl/gclfsn1
   tsl18fs120_scl/gclfsn2
   tsl18fs120_scl/gcnfnn2
   tsl18fs120_scl/gcnfnn4
   tsl18fs120_scl/gcnfnna
   tsl18fs120_scl/gcnfnn7
   tsl18fs120_scl/gcnfnn1
   tsl18fs120_scl/gcnrnn1
   tsl18fs120_scl/gcnrnn2
   tsl18fs120_scl/gcnrnn7
   tsl18fs120_scl/gcnrnna
   tsl18fs120_scl/gcnrnn4

Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (35000 35000) (1642200 1603000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 0.06 sec, cpu time is 0 hr : 0 min : 0.11 sec. (CTS-104)
************************************************************
* CTS STEP: Existing Clock Tree Removal
************************************************************

No buffer or inverter has been removed.
Information: The run time for existing clock tree removal is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer GC is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 29 total shapes.
Layer M2: cached 41 shapes out of 41 total shapes.
Cached 1415 vias out of 1585 total vias.
Total 0.0276 seconds to build cellmap data
INFO: creating 6(r) x 6(c) GridCells YDim 28 XDim 28
INFO: number of GridCells (0x9ef918f0): 36
INFO: creating 6(r) x 6(c) GridCells YDim 28 XDim 28
INFO: number of GridCells (0x9ef918f0): 36
Total 0.0262 seconds to load 659 cell instances into cellmap
Moveable cells: 659; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 4.1545, cell height 5.6000, cell area 23.2654 for total 659 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Info: 64 sinks and boundary insts are collected
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.04 sec, cpu time is 0 hr : 0 min : 0.07 sec. (CTS-104)
Setting target skew for clock: clk (mode func corner nom) as 0.300000
Drc Mode Option: auto
Corner Scaling is off, multiplier is 1.000000
ORB Clusering Route Center Bias is on
Automatic Zbuf-CTS Mode: total_powerInformation: Running Max-CTS
Enable multi-thread Tasks, number of thread is 1
Info: run cts with the following settings: _runCts 1 _runCto 1 _runSnapClockSinks 1
Information: The stitching and editing of coupling caps is turned OFF for design 'FIBO32_LIB:placement_done.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 664, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
* CTS STEP: Clock Cell Relocation
************************************************************
A total of 0 clock cells have been relocated
Information: The run time for clock cell relocation is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
Information: The run time for netlink placement is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Gate-By-Gate Clock Tree Synthesis
************************************************************
Design rule constraints:
     max fanout  = 1000000
Computing criticality for all echelons
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Num of echelons 1
  Level 0 Num Nodes: 1
updateFoCnt for term clk
getFoCntForTermFromLoads return empty
FoCnt map:
Processing Echelon 1
Processing parameter set (max_tran 0.150000 max_cap 0.600000)
Design scenario: CTS_DRC_OFF_SCEN0 (corner = nom, mode = func)
Zbuf-HFS: gathering all scenarios
Scenario: Active:Y Setup:Y Leakage:Y Dynamic:Y MaxTran:N (-1) MaxCap:N (-1) Hold:Y Scen=CTS_DRC_OFF_SCEN0 (func:nom)
Zbuf Constraints: maxTran=inf maxCap=inf
Max-CTS: All active scenarios
   Mode: func  Corner: nom  Scenario: CTS_DRC_OFF_SCEN0
Max-CTS: All active leakage power scenarios
   Mode: func  Corner: nom  Scenario: CTS_DRC_OFF_SCEN0
Max-CTS: All active dynamic power scenarios
   Mode: func  Corner: nom  Scenario: CTS_DRC_OFF_SCEN0
orb constraints: using power mt scenarios
ORB: timingScenario CTS_DRC_OFF_SCEN0 timingCorner nom
INFO: Using corner nom for worst leakage corner
INFO: Using corner nom for worst dynamic corner
Using default layer TOP_M
new cutoff lpd: 3.53604e-06
maxCornerId = 1
corner=nom, tran factor=1.0000 (0.5312 / 0.5312)
ORB: Nominal = 0.2655820  Design MT = 0.142500  Target = 0.5311641 (2.000 nominal)  MaxRC = 0.000681
ORB: Fast Target = 0.079403 ( 0.299 nominal )
ORB: stageDelay=0.14173, stageLength=892474
bmap: stepx = stepy = 280000
creating bmap
DB units per micron : 10000
Core Area = 6 X 6 ()
   10% ...Number of Drivers Sized: 0 [0.00%]

-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 1 clock tree synthesis
 Driving pin = clk
 Clocks: 
     clk (func)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 0.600000
 Number of Sinks = 64
 Number of Gates = 0
 Number of Loads = 64
 Loads with existing phase delay = 64
   1. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fib_out_reg[0]/CP
   2. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : a_reg[2]/CP
   3. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fib_out_reg[2]/CP
   4. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fib_out_reg[3]/CP
   5. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fib_out_reg[4]/CP
   6. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : a_reg[5]/CP
   7. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fib_out_reg[7]/CP
   8. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fib_out_reg[8]/CP
   9. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fib_out_reg[9]/CP
  10. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fib_out_reg[21]/CP
  11. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fib_out_reg[28]/CP
  12. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fib_out_reg[26]/CP
  13. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fib_out_reg[12]/CP
  14. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fib_out_reg[25]/CP
  15. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fib_out_reg[23]/CP
  16. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fib_out_reg[11]/CP
  17. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fib_out_reg[5]/CP
  18. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fib_out_reg[14]/CP
  19. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : a_reg[1]/CP
  20. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fib_out_reg[1]/CP
  21. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fib_out_reg[18]/CP
  22. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fib_out_reg[20]/CP
  23. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fib_out_reg[16]/CP
  24. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fib_out_reg[6]/CP
  25. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fib_out_reg[15]/CP
  26. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fib_out_reg[13]/CP
  27. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fib_out_reg[31]/CP
  28. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fib_out_reg[29]/CP
  29. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fib_out_reg[30]/CP
  30. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fib_out_reg[17]/CP
  31. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : a_reg[0]/CP
  32. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fib_out_reg[22]/CP
  33. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fib_out_reg[10]/CP
  34. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fib_out_reg[19]/CP
  35. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fib_out_reg[24]/CP
  36. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fib_out_reg[27]/CP
  37. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : a_reg[4]/CP
  38. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : a_reg[7]/CP
  39. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : a_reg[8]/CP
  40. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : a_reg[3]/CP
  41. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : a_reg[9]/CP
  42. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : a_reg[14]/CP
  43. Phase delay = (max r/f: -0.120000/__  min r/f: -0.120000/__) : a_reg[6]/CP
  44. Phase delay = (max r/f: -0.120000/__  min r/f: -0.120000/__) : a_reg[13]/CP
  45. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : a_reg[21]/CP
  46. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : a_reg[16]/CP
  47. Phase delay = (max r/f: -0.160000/__  min r/f: -0.160000/__) : a_reg[23]/CP
  48. Phase delay = (max r/f: -0.160000/__  min r/f: -0.160000/__) : a_reg[15]/CP
  49. Phase delay = (max r/f: -0.160000/__  min r/f: -0.160000/__) : a_reg[10]/CP
  50. Phase delay = (max r/f: -0.180000/__  min r/f: -0.180000/__) : a_reg[11]/CP
  51. Phase delay = (max r/f: -0.180000/__  min r/f: -0.180000/__) : a_reg[22]/CP
  52. Phase delay = (max r/f: -0.200000/__  min r/f: -0.200000/__) : a_reg[26]/CP
  53. Phase delay = (max r/f: -0.200000/__  min r/f: -0.200000/__) : a_reg[20]/CP
  54. Phase delay = (max r/f: -0.200000/__  min r/f: -0.200000/__) : a_reg[24]/CP
  55. Phase delay = (max r/f: -0.200000/__  min r/f: -0.200000/__) : a_reg[18]/CP
  56. Phase delay = (max r/f: -0.200000/__  min r/f: -0.200000/__) : a_reg[29]/CP
  57. Phase delay = (max r/f: -0.200000/__  min r/f: -0.200000/__) : a_reg[12]/CP
  58. Phase delay = (max r/f: -0.200000/__  min r/f: -0.200000/__) : a_reg[31]/CP
  59. Phase delay = (max r/f: -0.200000/__  min r/f: -0.200000/__) : a_reg[19]/CP
  60. Phase delay = (max r/f: -0.200000/__  min r/f: -0.200000/__) : a_reg[28]/CP
  61. Phase delay = (max r/f: -0.200000/__  min r/f: -0.200000/__) : a_reg[25]/CP
  62. Phase delay = (max r/f: -0.200000/__  min r/f: -0.200000/__) : a_reg[27]/CP
  63. Phase delay = (max r/f: -0.200000/__  min r/f: -0.200000/__) : a_reg[30]/CP
  64. Phase delay = (max r/f: -0.200000/__  min r/f: -0.200000/__) : a_reg[17]/CP
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clk
 Phase delay: (max r/f: -0.023692/nan  min r/f: -0.023692/nan) : clk
Information: The run time for gate-by-gate clock tree synthesis is 0 hr : 0 min : 0.27 sec, cpu time is 0 hr : 0 min : 0.40 sec. (CTS-104)
************************************************************
* CTS STEP: DRC Fixing Beyond Exceptions
************************************************************
Design rule constraints:
     max fanout  = 1000000
Num of echelons 0
Information: The run time for DRC fixing beyond exceptions is 0 hr : 0 min : 0.02 sec, cpu time is 0 hr : 0 min : 0.02 sec. (CTS-104)
There are 0 buffers and 0 inverters added (total area 0.00) by Clock Tree Synthesis.
Information: 0 out of 0 clock cells have been moved due to NDR or via ladder related legalization rules.
Info: Clock cell and register co-legalization is disabled since advanced legalizer is disabled.
==============================Displacement Report for clock sink==============================
Clock sink moved: 0 out of 64, orientation changed without moving: 0
Clock sink displacement max = 0.000000 um, average = 0.000000 um
Clock sink with large displacement: 0 (Threshold: 16.800000 um)
==============================================================================================
Information: The run time for snapping registers is 0 hr : 0 min : 0.02 sec, cpu time is 0 hr : 0 min : 0.02 sec. (CTS-104)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = TOP_M
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Port VDD of cell placement_done
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell placement_done
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.15 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.15 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
CTO: setting route_reuse..
************************************************************
* CTS STEP: Clock Net Global Routing
************************************************************
Performing initial clock net global routing ...
Information: The net parasitics of block fibo are cleared. (TIM-123)
Total number of global routed clock nets: 1
Information: The run time for clock net global routing is 0 hr : 0 min : 0.18 sec, cpu time is 0 hr : 0 min : 0.18 sec. (CTS-104)
Information: The stitching and editing of coupling caps is turned OFF for design 'FIBO32_LIB:placement_done.design'. (TIM-125)
Information: Design placement_done has 666 nets, 1 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'fibo'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 664, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CTSSC route status detected: clock (VR 0, GR 122, DR 0), data (VR 663, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = TOP_M
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Port VDD of cell placement_done
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell placement_done
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.15 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.15 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func::nom (Mode func Corner nom)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 30 gCells x 30 gCells
Average gCell capacity  2.27     on layer (1)    M1
Average gCell capacity  6.99     on layer (2)    M2
Average gCell capacity  6.02     on layer (3)    M3
Average gCell capacity  4.77     on layer (4)    TOP_M
Average number of tracks per gCell 9.80  on layer (1)    M1
Average number of tracks per gCell 10.00         on layer (2)    M2
Average number of tracks per gCell 8.97  on layer (3)    M3
Average number of tracks per gCell 5.00  on layer (4)    TOP_M
Number of gCells = 3600
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 1 
rtapi Thread-server 0: startup 
Mgr Thread-server 0: Ctor 

************************************************************
* CTS STEP: Initial DRC fixing
************************************************************

[cto] Starting InitDrc.1
start cto; name: placement_done; type: design; name: placement_done; type: design; tot_drc_vio: 1; buf_ct: 0; buf_area: 0.000000; cell_area: 0.000000
start cto; name: func:clk; type: clock; name: func:clk; type: clock; latency: -0.033248; gskew: 0.163777; tot_drc_vio: 1; wtran: 0.050850; wcap: 0.000000; buf_ct: 0; buf_area: 0.000000; cell_area: 0.000000
-------------------------------------------------------------
Optimizing clock tree DRC
clock: clk mode: func root: clk
Clock QoR Before DRC Optimization:
Clock: clk, Mode: func, Root: clk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.1638; ID = -0.0332; NetsWithDRC = 1; Worst Tran/Cap cost = 0.0508/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 853.6500; Clock = clk; Mode = func; Corner = nom; ClockRoot = clk. (CTS-037)

Begin Pre-Opt Drc Fixing
Starting multithread based drc fixing Pre opt drc fixing
Iteration 1 (effort: high)
Iteration 2 (effort: high)

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          1
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          1
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # Subgraph evaluation success rate in percent =     0.0000
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9972

-------------------------------------------------

Pre-Opt drc fixing cpu time 00:00:00.44u 00:00:00.00s 00:00:00.44e: 
Clock QoR After Pre-Opt Drc Fixing:
Clock: clk, Mode: func, Root: clk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.1638; ID = -0.0332; NetsWithDRC = 1; Worst Tran/Cap cost = 0.0508/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 853.6500; Clock = clk; Mode = func; Corner = nom; ClockRoot = clk. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.45 sec, cpu time is 0 hr : 0 min : 0.44 sec.
Information: The run time for Initial DRC fixing is 0 hr : 0 min : 0.45 sec, cpu time is 0 hr : 0 min : 0.45 sec. (CTS-104)
[cto] Finished InitDrc.1: PASS

************************************************************
* CTS STEP: Path-based global latency and skew optimization
************************************************************

[cto] Starting GLS.1
Select the tightest corner nom on transition constraint
Selecting clock clk mode func corner:  nom      
-------------------------------------------------------------
Optimizing clock tree global latency and skew
clock: clk mode: func root: clk
Clock QoR Before Global latency and skew opt:
Clock: clk, Mode: func, Root: clk
Information: CTS QoR Pre Optimization: GlobalSkew = 0.1638; ID = -0.0332; NetsWithDRC = 1; Worst Tran/Cap cost = 0.0508/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 853.6500; Clock = clk; Mode = func; Corner = nom; ClockRoot = clk. (CTS-037)

Begin Global Latency and Skew Optimization
Starting multithread based global latency and skew optimization

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9961

-------------------------------------------------

Info: tMessage report level 0 is reset for the flow ctoSkew
Information: global optimization has converged.

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          2
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          2
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # Subgraph evaluation success rate in percent =     0.0000
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9975

-------------------------------------------------

Global latency and skew opt cpu time 00:00:00.12u 00:00:00.00s 00:00:00.12e: 
Clock QoR After Global latency and skew opt:
Clock: clk, Mode: func, Root: clk
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.1638; ID = -0.0332; NetsWithDRC = 1; Worst Tran/Cap cost = 0.0508/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 853.6500; Clock = clk; Mode = func; Corner = nom; ClockRoot = clk. (CTS-037)
Longest path:
  (0) 0.0068            0.0000          fib_out_reg[14]/CP
  (1) -0.0332           -0.0400         fib_out_reg[14]/CP
Shortest path:
  (0) 0.0030            0.0000          a_reg[29]/CP
  (1) -0.1970           -0.2000         a_reg[29]/CP
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.12 sec, cpu time is 0 hr : 0 min : 0.12 sec.
Information: The run time for Path-based global latency and skew optimization is 0 hr : 0 min : 0.12 sec, cpu time is 0 hr : 0 min : 0.12 sec. (CTS-104)
[cto] Finished GLS.1: PASS

************************************************************
* CTS STEP: Area recovery
************************************************************

[cto] Starting AR.1
Select the tightest corner nom on transition constraint
Selecting clock clk mode func corner:  nom      
-------------------------------------------------------------
Optimizing clock tree area
clock: clk mode: func root: clk
Starting multithread based area recovery and subtree balancing
Iteration 2 (effort: low)

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9983

-------------------------------------------------

Clock QoR After Area Recovery and Subtree Balancing:
Clock: clk, Mode: func, Root: clk
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.1638; ID = -0.0332; NetsWithDRC = 1; Worst Tran/Cap cost = 0.0508/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 853.6500; Clock = clk; Mode = func; Corner = nom; ClockRoot = clk. (CTS-037)
Area recovery and subtree balancing cpu time 00:00:00.04u 00:00:00.00s 00:00:00.04e: 
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.04 sec, cpu time is 0 hr : 0 min : 0.04 sec.
Information: The run time for Area recovery is 0 hr : 0 min : 0.04 sec, cpu time is 0 hr : 0 min : 0.04 sec. (CTS-104)
[cto] Finished AR.1: PASS

************************************************************
* CTS STEP: Final DRC fixing
************************************************************

[cto] Starting PostDrc.1
-------------------------------------------------------------
Optimizing clock tree DRC
clock: clk mode: func root: clk
Clock QoR Before DRC Optimization:
Clock: clk, Mode: func, Root: clk
Information: CTS QoR Pre Final DRC Fixing: GlobalSkew = 0.1638; ID = -0.0332; NetsWithDRC = 1; Worst Tran/Cap cost = 0.0508/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 853.6500; Clock = clk; Mode = func; Corner = nom; ClockRoot = clk. (CTS-037)

Begin Post-Opt Drc Fixing
Starting multithread based drc fixing Post opt drc fixing

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          2
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          2
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # Subgraph evaluation success rate in percent =     0.0000
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9972

-------------------------------------------------

Post-Opt drc fixing cpu time 00:00:00.05u 00:00:00.00s 00:00:00.05e: 
Clock QoR After Post-Opt Drc Fixing:
Clock: clk, Mode: func, Root: clk
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.1638; ID = -0.0332; NetsWithDRC = 1; Worst Tran/Cap cost = 0.0508/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 853.6500; Clock = clk; Mode = func; Corner = nom; ClockRoot = clk. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.05 sec, cpu time is 0 hr : 0 min : 0.05 sec.
Information: The run time for Final DRC fixing is 0 hr : 0 min : 0.05 sec, cpu time is 0 hr : 0 min : 0.05 sec. (CTS-104)
[cto] Finished PostDrc.1: PASS

************************************************************
* CTS STEP: Local skew optimization
************************************************************

[cto] Starting SolverBasedCto.1
Information: The stitching and editing of coupling caps is turned OFF for design 'FIBO32_LIB:placement_done.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 664, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Mode:func             Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
clk          Yes    -0.0360 -0.0360 -0.0360 -0.0360   nom

Information: The stitching and editing of coupling caps is turned OFF for design 'FIBO32_LIB:placement_done.design'. (TIM-125)
Information: Design Average RC for design placement_done  (NEX-011)
Information: r = 0.288149 ohm/um, via_r = 4.284980 ohm/cut, c = 0.156210 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.175174 ohm/um, via_r = 4.613636 ohm/cut, c = 0.142917 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 664, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 664, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock: clk, Mode: func, Root: clk
Information: CTS QoR Pre Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 1; Worst Tran/Cap cost = 0.0508/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 853.6500; Clock = clk; Mode = func; Corner = nom; ClockRoot = clk. (CTS-037)
Buffer/Inverter reference list for clock tree synthesis:
   tsl18fs120_scl/dl04d1
   tsl18fs120_scl/bufbd7
   tsl18fs120_scl/buffd2
   tsl18fs120_scl/dl03d1
   tsl18fs120_scl/bufbdf
   tsl18fs120_scl/buffda
   tsl18fs120_scl/dl02d2
   tsl18fs120_scl/dl03d4
   tsl18fs120_scl/dl04d2
   tsl18fs120_scl/dl02d1
   tsl18fs120_scl/dl01d4
   tsl18fs120_scl/buffd3
   tsl18fs120_scl/bufbda
   tsl18fs120_scl/bufbdk
   tsl18fs120_scl/buffd4
   tsl18fs120_scl/dl04d4
   tsl18fs120_scl/dl02d4
   tsl18fs120_scl/bufbd4
   tsl18fs120_scl/dl01d2
   tsl18fs120_scl/bufbd3
   tsl18fs120_scl/bufbd1
   tsl18fs120_scl/dl01d1
   tsl18fs120_scl/buffd7
   tsl18fs120_scl/bufbd2
   tsl18fs120_scl/buffd1
   tsl18fs120_scl/dl03d2
   tsl18fs120_scl/inv0d2
   tsl18fs120_scl/invbda
   tsl18fs120_scl/inv0da
   tsl18fs120_scl/invbdk
   tsl18fs120_scl/inv0d1
   tsl18fs120_scl/inv0d7
   tsl18fs120_scl/invbd4
   tsl18fs120_scl/invbd2
   tsl18fs120_scl/inv0d0
   tsl18fs120_scl/invbd7
   tsl18fs120_scl/invbdf
   tsl18fs120_scl/inv0d4

ICG reference list:
   tsl18fs120_scl/gclrsn1
   tsl18fs120_scl/gclrsn2
   tsl18fs120_scl/gclrsn4
   tsl18fs120_scl/gclrsna
   tsl18fs120_scl/gclrsn7
   tsl18fs120_scl/gclfsna
   tsl18fs120_scl/gclfsn4
   tsl18fs120_scl/gclfsn7
   tsl18fs120_scl/gclfsn1
   tsl18fs120_scl/gclfsn2
   tsl18fs120_scl/gcnfnn2
   tsl18fs120_scl/gcnfnn4
   tsl18fs120_scl/gcnfnna
   tsl18fs120_scl/gcnfnn7
   tsl18fs120_scl/gcnfnn1
   tsl18fs120_scl/gcnrnn1
   tsl18fs120_scl/gcnrnn2
   tsl18fs120_scl/gcnrnn7
   tsl18fs120_scl/gcnrnna
   tsl18fs120_scl/gcnrnn4


register reference list:
   tsl18fs120_scl/dfnrq2
   tsl18fs120_scl/dfnrq1
   tsl18fs120_scl/dfnrq4
   tsl18fs120_scl/sdpfb1
   tsl18fs120_scl/sdpfb2
   tsl18fs120_scl/sdpfb4
   tsl18fs120_scl/senrb4
   tsl18fs120_scl/senrb1
   tsl18fs120_scl/senrb2
   tsl18fs120_scl/sdbrb2
   tsl18fs120_scl/sdbrb4
   tsl18fs120_scl/sdbrb1
   tsl18fs120_scl/dfprb4
   tsl18fs120_scl/dfprb1
   tsl18fs120_scl/dfprb2
   tsl18fs120_scl/senrq4
   tsl18fs120_scl/senrq1
   tsl18fs120_scl/senrq2
   tsl18fs120_scl/lachq4
   tsl18fs120_scl/lachq2
   tsl18fs120_scl/lachq1
   tsl18fs120_scl/dfcfq1
   tsl18fs120_scl/dfcfq4
   tsl18fs120_scl/dfcfq2
   tsl18fs120_scl/denrq1
   tsl18fs120_scl/denrq2
   tsl18fs120_scl/denrq4
   tsl18fs120_scl/lanlb2
   tsl18fs120_scl/lanlb1
   tsl18fs120_scl/lanlb4
   tsl18fs120_scl/seprq4
   tsl18fs120_scl/seprq1
   tsl18fs120_scl/seprq2
   tsl18fs120_scl/lanhq1
   tsl18fs120_scl/lanhq2
   tsl18fs120_scl/lanhq4
   tsl18fs120_scl/sdprb4
   tsl18fs120_scl/sdprb1
   tsl18fs120_scl/sdprb2
   tsl18fs120_scl/secrq4
   tsl18fs120_scl/secrq2
   tsl18fs120_scl/secrq1
   tsl18fs120_scl/skbrb1
   tsl18fs120_scl/skbrb4
   tsl18fs120_scl/skbrb2
   tsl18fs120_scl/depfq4
   tsl18fs120_scl/depfq1
   tsl18fs120_scl/depfq2
   tsl18fs120_scl/dfcrq4
   tsl18fs120_scl/dfcrq1
   tsl18fs120_scl/dfcrq2
   tsl18fs120_scl/sdnrq4
   tsl18fs120_scl/sdnrq2
   tsl18fs120_scl/sdnrq1
   tsl18fs120_scl/sdnfb2
   tsl18fs120_scl/sdnfb4
   tsl18fs120_scl/sdnfb1
   tsl18fs120_scl/sdbfb4
   tsl18fs120_scl/sdbfb2
   tsl18fs120_scl/sdbfb1
   tsl18fs120_scl/dfcrb1
   tsl18fs120_scl/dfcrb4
   tsl18fs120_scl/dfcrb2
   tsl18fs120_scl/dfbfb1
   tsl18fs120_scl/dfbfb4
   tsl18fs120_scl/dfbfb2
   tsl18fs120_scl/srlab4
   tsl18fs120_scl/srlab2
   tsl18fs120_scl/srlab1
   tsl18fs120_scl/decfq4
   tsl18fs120_scl/decfq1
   tsl18fs120_scl/decfq2
   tsl18fs120_scl/sepfq4
   tsl18fs120_scl/sepfq1
   tsl18fs120_scl/sepfq2
   tsl18fs120_scl/sdcfb2
   tsl18fs120_scl/sdcfb1
   tsl18fs120_scl/sdcfb4
   tsl18fs120_scl/sdcrb1
   tsl18fs120_scl/sdcrb4
   tsl18fs120_scl/sdcrb2
   tsl18fs120_scl/sdnrb4
   tsl18fs120_scl/sdnrb2
   tsl18fs120_scl/sdnrb1
   tsl18fs120_scl/dfbrb2
   tsl18fs120_scl/dfbrb4
   tsl18fs120_scl/dfbrb1
   tsl18fs120_scl/lanht4
   tsl18fs120_scl/lanht2
   tsl18fs120_scl/lanht1
   tsl18fs120_scl/lanhn1
   tsl18fs120_scl/lanhn2
   tsl18fs120_scl/lanhn4
   tsl18fs120_scl/dfcfb4
   tsl18fs120_scl/dfcfb1
   tsl18fs120_scl/dfcfb2
   tsl18fs120_scl/sdcfq1
   tsl18fs120_scl/sdcfq4
   tsl18fs120_scl/sdcfq2
   tsl18fs120_scl/lanlq4
   tsl18fs120_scl/lanlq2
   tsl18fs120_scl/lanlq1
   tsl18fs120_scl/sdcrq4
   tsl18fs120_scl/sdcrq2
   tsl18fs120_scl/sdcrq1
   tsl18fs120_scl/dfnfb2
   tsl18fs120_scl/dfnfb4
   tsl18fs120_scl/dfnfb1
   tsl18fs120_scl/laclq1
   tsl18fs120_scl/laclq2
   tsl18fs120_scl/laclq4
   tsl18fs120_scl/dfcrn2
   tsl18fs120_scl/dfcrn4
   tsl18fs120_scl/dfcrn1
   tsl18fs120_scl/lanln4
   tsl18fs120_scl/lanln2
   tsl18fs120_scl/lanln1
   tsl18fs120_scl/decrq2
   tsl18fs120_scl/decrq4
   tsl18fs120_scl/decrq1
   tsl18fs120_scl/mffnrb4
   tsl18fs120_scl/mffnrb1
   tsl18fs120_scl/mffnrb2
   tsl18fs120_scl/secfq4
   tsl18fs120_scl/secfq1
   tsl18fs120_scl/secfq2
   tsl18fs120_scl/deprq4
   tsl18fs120_scl/deprq2
   tsl18fs120_scl/deprq1
   tsl18fs120_scl/jkbrb1
   tsl18fs120_scl/jkbrb2
   tsl18fs120_scl/jkbrb4
   tsl18fs120_scl/dfnrb1
   tsl18fs120_scl/dfnrb2
   tsl18fs120_scl/dfnrb4
   tsl18fs120_scl/dfpfb2
   tsl18fs120_scl/dfpfb1
   tsl18fs120_scl/dfpfb4
   tsl18fs120_scl/dfnrn2
   tsl18fs120_scl/dfnrn1
   tsl18fs120_scl/dfnrn4
   tsl18fs120_scl/sdnrn4
   tsl18fs120_scl/sdnrn2
   tsl18fs120_scl/sdnrn1
   tsl18fs120_scl/sdcrn4
   tsl18fs120_scl/sdcrn2
   tsl18fs120_scl/sdcrn1
   tsl18fs120_scl/labhb2
   tsl18fs120_scl/labhb1
   tsl18fs120_scl/labhb4
   tsl18fs120_scl/lanhb2
   tsl18fs120_scl/lanhb1
   tsl18fs120_scl/lanhb4

Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
Clock cell spacing rule list:
   No clock cell spacing rule is found.
CCD MOO settings for (cto1, last_qor_strategy): 4 engines
    Engine R2R_TNS has 7 objectives, 3 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 1
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 99, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
    Engine HOLD_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            HOLD_TNS: priority 10, weight 2.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.025000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.004000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine NONE_POWER has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 1, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 100.000000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            NONE_POWER: priority 10, weight 20.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 20, weight 10.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            R2R_TNS: priority 30, weight 2.000000, degradationPercentAllowed 0.050000, step back 0.100000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 40, weight 1.000000, degradationPercentAllowed 0.000000, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_POWER, BUFFER_REMOVAL_CLOCK_POWER, 
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
CCD blasted path groups
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins
CCD initialization runtime: cpu 0.022571, elapsed 0.022643, speed up 0.996820.

CCD-Info: App options set by user
   clock_opt.flow.enable_ccd = true

CCD: Netlist change observers are disabled for incremental timing updates
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 122, DR 0), data (VR 663, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Information: Activity propagation will be performed for scenario func::nom.
Information: Doing activity propagation for mode 'func' and corner 'nom' with effort level 'low'. (POW-024)
Information: Timer-derived activity data is cached on scenario func::nom (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 4 ****
Total power = 2.759838, Leakage = 0.000307, Internal = 2.457325, Switching = 0.302206

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -0.580328, TNS = -10.553580, NVP = 28
 Design (hold) WNHS = 0.460140, TNHS = 0.000000, NHVP = 0

    Scenario func::nom  WNS = -0.580328, TNS = -10.553581, NVP = 28
    Scenario func::nom  WNHS = 0.460140, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -0.580, TNS = -10.554, NVP = 28, UNWEIGHTED_TNS = -10.554, WNHS = 0.460, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=-0.580328, tns=-10.553580, nvp=28)
 All scenarios used by CCD
    scenario 0: func::nom , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap
          mode: func, id = 1
          corner: nom, id = 1
          isSetup: wns = -0.580328, unweighted tns = -10.553580
          isHold: wns = 0.460140, unweighted tns = 0.000000

Enable clock slack update

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          0.998097
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.998095
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     0.994382

-------------------------------------------------


CCD: After FMAX optimization:cto1_R2R_TNS0
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -0.580328, TNS = -10.553580, NVP = 28
 Design (hold) WNHS = 0.460140, TNHS = 0.000000, NHVP = 0

    Scenario func::nom  WNS = -0.580328, TNS = -10.553581, NVP = 28
    Scenario func::nom  WNHS = 0.460140, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -0.580, TNS = -10.554, NVP = 28, UNWEIGHTED_TNS = -10.554, WNHS = 0.460, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=-0.580328, tns=-10.553580, nvp=28)

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          0.998144
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.998173
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     0.995008

-------------------------------------------------


CCD: After FMAX optimization:cto1_R2R_TNS2
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -0.580328, TNS = -10.553580, NVP = 28
 Design (hold) WNHS = 0.460140, TNHS = 0.000000, NHVP = 0

    Scenario func::nom  WNS = -0.580328, TNS = -10.553581, NVP = 28
    Scenario func::nom  WNHS = 0.460140, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -0.580, TNS = -10.554, NVP = 28, UNWEIGHTED_TNS = -10.554, WNHS = 0.460, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=-0.580328, tns=-10.553580, nvp=28)

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          0.996514
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.996467
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     1.000000

-------------------------------------------------


CCD: After FMAX optimization:cto1_NONE_POWER3
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -0.580328, TNS = -10.553580, NVP = 28
 Design (hold) WNHS = 0.460140, TNHS = 0.000000, NHVP = 0

    Scenario func::nom  WNS = -0.580328, TNS = -10.553581, NVP = 28
    Scenario func::nom  WNHS = 0.460140, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -0.580, TNS = -10.554, NVP = 28, UNWEIGHTED_TNS = -10.554, WNHS = 0.460, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=-0.580328, tns=-10.553580, nvp=28)
 CCD flow runtime: cpu 2.052487, elapsed 2.091562, speed up 0.981318.
CCD unblasted path groups
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Clock: clk, Mode: func, Root: clk
Information: CTS QoR Post Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 1; Worst Tran/Cap cost = 0.0508/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 853.6500; Clock = clk; Mode = func; Corner = nom; ClockRoot = clk. (CTS-037)
Information: The run time for Local skew optimization is 0 hr : 0 min : 2.22 sec, cpu time is 0 hr : 0 min : 2.18 sec. (CTS-104)
[cto] Finished SolverBasedCto.1: PASS
rtapi Thread-server 0: shutdown 
Mgr Thread-server 0: Dtor 

No. startProblems      =     5 

No. doRoutes           =    34 
No. doUnroutes         =    17 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =    34 
No. undoUnroutes       =    17 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
[icc2-lic Wed Oct 29 02:45:30 2025] Command 'route_group' requires licenses
[icc2-lic Wed Oct 29 02:45:30 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Wed Oct 29 02:45:30 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:45:30 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Wed Oct 29 02:45:30 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Wed Oct 29 02:45:30 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Wed Oct 29 02:45:30 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:45:30 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Wed Oct 29 02:45:30 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:45:30 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Wed Oct 29 02:45:30 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:45:30 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Wed Oct 29 02:45:30 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Wed Oct 29 02:45:30 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Wed Oct 29 02:45:30 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:45:30 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Wed Oct 29 02:45:30 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:45:30 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Wed Oct 29 02:45:30 2025] Check-out of alternate set of keys directly with queueing was successful
Information: The net parasitics of block fibo are cleared. (TIM-123)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = TOP_M
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Port VDD of cell placement_done
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell placement_done
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.15 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.15 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   14  Alloctr   15  Proc 6004 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,167.72um,163.80um)
Number of routing layers = 4
layer M1, dir Hor, min width = 0.23um, min space = 0.23um pitch = 0.56um
layer M2, dir Ver, min width = 0.28um, min space = 0.28um pitch = 0.56um
layer M3, dir Hor, min width = 0.28um, min space = 0.28um pitch = 0.61um
layer TOP_M, dir Ver, min width = 0.44um, min space = 0.46um pitch = 1.12um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   18  Alloctr   18  Proc 6004 
Net statistics:
Total number of nets     = 666
Number of nets to route  = 1
Number of nets with min-layer-mode soft = 1
Number of nets with min-layer-mode soft-cost-low = 1
3 nets are fully connected,
 of which 2 are detail routed and 1 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0     Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   18  Alloctr   19  Proc 6004 
Number of partitions: 1 (1 x 1)
Size of partitions: 30 gCells x 30 gCells
Average gCell capacity  2.27     on layer (1)    M1
Average gCell capacity  6.99     on layer (2)    M2
Average gCell capacity  6.02     on layer (3)    M3
Average gCell capacity  4.77     on layer (4)    TOP_M
Average number of tracks per gCell 9.80  on layer (1)    M1
Average number of tracks per gCell 10.00         on layer (2)    M2
Average number of tracks per gCell 8.97  on layer (3)    M3
Average number of tracks per gCell 5.00  on layer (4)    TOP_M
Number of gCells = 3600
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   19  Alloctr   19  Proc 6004 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   19  Alloctr   19  Proc 6004 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    0  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   19  Alloctr   19  Proc 6004 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   19  Alloctr   19  Proc 6004 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~6372.0000um (1137 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 30 gCells x 30 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Initial Routing] Total (MB): Used   87  Alloctr   87  Proc 6004 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. TOP_M      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 816.18
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 0.00
Initial. Layer M3 wire length = 377.42
Initial. Layer TOP_M wire length = 438.76
Initial. Total Number of Contacts = 206
Initial. Via VIA12A count = 63
Initial. Via VIA23 count = 63
Initial. Via VIA34 count = 80
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   68  Alloctr   69  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   87  Alloctr   87  Proc 6004 

Congestion utilization per direction:
Average vertical track utilization   =  1.57 %
Peak    vertical track utilization   = 22.22 %
Average horizontal track utilization =  1.64 %
Peak    horizontal track utilization = 20.00 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Global Routing] Total (MB): Used   86  Alloctr   87  Proc 6004 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   46  Alloctr   47  Proc 6004 
Skip track assign
Skip detail route
Updating the database ...
There are 0 buffers added and 0 inverters added by Clock Tree Optimization.
************************************************************
* CTS STEP: Postlude
************************************************************
Info: 64 sinks and boundary insts are set as application_fixed
Information: The run time for postlude is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 1 flat clock tree nets.
There are 0 non-sink instances (total area 0.00) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 0 buffers and 0 inverters (total area 0.00).
 Compilation of clock trees finished successfully
 Run time for cts 00:00:04.01u 00:00:00.16s 00:00:03.98e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.

No clock balance group was found, so skip the balance
Info: restoring CTS-GR option to: 0
Info: clearinf CTO-GR option
Information: Ending clock_opt / build_clock / Trial CTS (FLW-8001)
Information: Time: 2025-10-29 02:45:30 / Session: 0.26 hr / Command: 0.00 hr / Memory: 1306 MB (FLW-8100)

Information: The stitching and editing of coupling caps is turned OFF for design 'FIBO32_LIB:placement_done.design'. (TIM-125)
Information: Design placement_done has 666 nets, 1 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'fibo'. (NEX-022)
Information: Design Average RC for design placement_done  (NEX-011)
Information: r = 0.288149 ohm/um, via_r = 4.284980 ohm/cut, c = 0.156210 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.175174 ohm/um, via_r = 4.613636 ohm/cut, c = 0.142917 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 664, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 664, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock-opt command begin                   CPU:   129 s (  0.04 hr )  ELAPSE:   950 s (  0.26 hr )  MEM-PEAK:  1306 MB
Info: update em.

Clock-opt timing update complete          CPU:   129 s (  0.04 hr )  ELAPSE:   950 s (  0.26 hr )  MEM-PEAK:  1306 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario func::nom.
Information: Doing activity propagation for mode 'func' and corner 'nom' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func::nom (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
INFO: Switching Activity propagation took     0.00005 sec
INFO: Propagating Switching Activity for all power flows 

Clock-opt initial QoR
_____________________
Scenario Mapping Table
1: func::nom

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.5803    10.5536     28   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.5803    10.5536  10.5536     28   0.0000     0.0000      0      121    12.9722        0 306873.438
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.5803    10.5536  10.5536     28   0.0000     0.0000      0      121    12.9722        0 306873.438     15331.90        659         93        104
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt initial QoR Summary    0.5803    10.5536  10.5536     28   0.0000     0.0000      0      121        0 306873.438     15331.90        659
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Clock-opt initialization complete         CPU:   130 s (  0.04 hr )  ELAPSE:   952 s (  0.26 hr )  MEM-PEAK:  1306 MB
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (35000 35000) (1642200 1603000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

    Scenario func::nom  WNS = 0.580328, TNS = 10.553581, NVP = 28
    Scenario func::nom  WNHS = invalid, TNHS = 0.000000, NHVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:15:52     0.580    10.554 15331.904    13.023     0.000        91       104         0     0.000      1306 

Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0046 seconds to build cellmap data
INFO: creating 10(r) x 10(c) GridCells YDim 16.8 XDim 16.8
INFO: number of GridCells (0xbecc2550): 100
INFO: creating 10(r) x 10(c) GridCells YDim 16.8 XDim 16.8
INFO: number of GridCells (0xbecc2550): 100
Total 0.0090 seconds to load 659 cell instances into cellmap
Moveable cells: 595; Application fixed cells: 64; Macro cells: 0; User fixed cells: 0
Average cell width 4.1545, cell height 5.6000, cell area 23.2654 for total 659 placed and application fixed cells
Clock-opt optimization Phase 5 Iter  1         10.55       10.55      0.00       120      15331.90   306873.44         659              0.26      1306

APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
Clock-opt optimization Phase 6 Iter  1         10.55       10.55      0.00       120      15309.95   305823.94         659              0.26      1306
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer TOP_M
new cutoff lpd: 3.53604e-06
maxCornerId = 1
corner=nom, tran factor=1.0000 (0.5312 / 0.5312)
bmap: stepx = stepy = 280000
creating bmap
DB units per micron : 10000
Core Area = 6 X 6 ()
INFO: New Levelizer turned on
Clock-opt optimization Phase 6 Iter  2         10.55       10.55      0.00       120      15309.95   305823.94         659              0.26      1306
Clock-opt optimization Phase 6 Iter  3         10.55       10.55      0.00       120      15309.95   305823.94         659              0.27      1306
Clock-opt optimization Phase 6 Iter  4         10.55       10.55      0.00       120      15309.95   305823.94         659              0.27      1306

Layer name: M1, Mask name: metal1, Layer number: 40
Layer name: M2, Mask name: metal2, Layer number: 42
Layer name: M3, Mask name: metal3, Layer number: 44
Layer name: TOP_M, Mask name: metal4, Layer number: 50
CCL: Total Usage Adjustment : 1
INFO: Derive row count 7 from GR congestion map (30/4)
INFO: Derive col count 7 from GR congestion map (30/4)
Convert timing mode ...
Clock-opt optimization Phase 7 Iter  1         10.55       10.55      0.00         0      17423.62   386602.88         718              0.27      1306
Clock-opt optimization Phase 7 Iter  2         10.55       10.55      0.00         0      17423.62   386602.88         718              0.27      1306
Clock-opt optimization Phase 7 Iter  3         10.55       10.55      0.00         0      17423.62   386602.88         718              0.27      1306
Clock-opt optimization Phase 7 Iter  4         10.55       10.55      0.00         0      17423.62   386602.88         718              0.27      1306
Corner Scaling is off, multiplier is 1.000000
Using default layer TOP_M
new cutoff lpd: 3.53604e-06
maxCornerId = 1
corner=nom, tran factor=1.0000 (0.5312 / 0.5312)
bmap: stepx = stepy = 280000
creating bmap
DB units per micron : 10000
Core Area = 6 X 6 ()
Clock-opt optimization Phase 7 Iter  5         10.55       10.55      0.00         0      17423.62   386602.88         718              0.27      1306
Clock-opt optimization Phase 7 Iter  6         10.55       10.55      0.00         0      17423.62   386602.88         718              0.27      1306
Clock-opt optimization Phase 7 Iter  7         10.55       10.55      0.00         0      17423.62   386602.88         718              0.27      1306
Clock-opt optimization Phase 7 Iter  8         10.55       10.55      0.00         0      17423.62   386602.88         718              0.27      1306
Clock-opt optimization Phase 7 Iter  9         10.55       10.55      0.00         0      17423.62   386602.88         718              0.27      1306
Clock-opt optimization Phase 7 Iter 10         10.55       10.55      0.00         0      17423.62   386602.88         718              0.27      1306
Clock-opt optimization Phase 7 Iter 11         10.55       10.55      0.00         0      17423.62   386602.88         718              0.27      1306
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 7 Iter 12         10.55       10.55      0.00         0      17423.62   386602.88         718              0.27      1306
Clock-opt optimization Phase 7 Iter 13         10.55       10.55      0.00         0      17423.62   386602.88         718              0.27      1306
Clock-opt optimization Phase 7 Iter 14         10.55       10.55      0.00         0      17423.62   386602.88         718              0.27      1306
Clock-opt optimization Phase 7 Iter 15         10.55       10.55      0.00         0      17423.62   386602.88         718              0.27      1306
Clock-opt optimization Phase 7 Iter 16         10.55       10.55      0.00         0      17423.62   386602.88         718              0.27      1306
Clock-opt optimization Phase 7 Iter 17         10.55       10.55      0.00         0      17423.62   386602.88         718              0.27      1306
Clock-opt optimization Phase 7 Iter 18         10.55       10.55      0.00         0      17423.62   386602.88         718              0.27      1306
Clock-opt optimization Phase 7 Iter 19         10.55       10.55      0.00         0      17423.62   386602.88         718              0.27      1306

Clock-opt optimization Phase 8 Iter  1         10.55       10.55      0.00         0      17304.45   378176.72         704              0.27      1306

Information: Starting clock_opt / build_clock / CTS (FLW-8000)
Information: Time: 2025-10-29 02:45:39 / Session: 0.27 hr / Command: 0.00 hr / Memory: 1306 MB (FLW-8100)
Clock-opt optimization Phase 9 Iter  1         23.72       23.72      0.00        15      17304.45   378176.72         704              0.27      1306
Info: Enabling GR in final CTS
Info: Enabling GR in final CTO
************************************************************
* CTS STEP: Design Initialization for Clock Synthesis
************************************************************
Information: CTS will work on the following scenarios. (CTS-101)
   func::nom    (Mode: func; Corner: nom)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00kOhm
   Capacitance : 1.00pF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.compile.enable_cell_relocation = none
   cts.compile.enable_global_route = true
   cts.compile.enable_local_skew = true
   cts.optimize.enable_global_route = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   tsl18fs120_scl/dl04d1
   tsl18fs120_scl/bufbd7
   tsl18fs120_scl/buffd2
   tsl18fs120_scl/dl03d1
   tsl18fs120_scl/bufbdf
   tsl18fs120_scl/buffda
   tsl18fs120_scl/dl02d2
   tsl18fs120_scl/dl03d4
   tsl18fs120_scl/dl04d2
   tsl18fs120_scl/dl02d1
   tsl18fs120_scl/dl01d4
   tsl18fs120_scl/buffd3
   tsl18fs120_scl/bufbda
   tsl18fs120_scl/bufbdk
   tsl18fs120_scl/buffd4
   tsl18fs120_scl/dl04d4
   tsl18fs120_scl/dl02d4
   tsl18fs120_scl/bufbd4
   tsl18fs120_scl/dl01d2
   tsl18fs120_scl/bufbd3
   tsl18fs120_scl/bufbd1
   tsl18fs120_scl/dl01d1
   tsl18fs120_scl/buffd7
   tsl18fs120_scl/bufbd2
   tsl18fs120_scl/buffd1
   tsl18fs120_scl/dl03d2
   tsl18fs120_scl/inv0d2
   tsl18fs120_scl/invbda
   tsl18fs120_scl/inv0da
   tsl18fs120_scl/invbdk
   tsl18fs120_scl/inv0d1
   tsl18fs120_scl/inv0d7
   tsl18fs120_scl/invbd4
   tsl18fs120_scl/invbd2
   tsl18fs120_scl/inv0d0
   tsl18fs120_scl/invbd7
   tsl18fs120_scl/invbdf
   tsl18fs120_scl/inv0d4

ICG reference list:
   tsl18fs120_scl/gclrsn1
   tsl18fs120_scl/gclrsn2
   tsl18fs120_scl/gclrsn4
   tsl18fs120_scl/gclrsna
   tsl18fs120_scl/gclrsn7
   tsl18fs120_scl/gclfsna
   tsl18fs120_scl/gclfsn4
   tsl18fs120_scl/gclfsn7
   tsl18fs120_scl/gclfsn1
   tsl18fs120_scl/gclfsn2
   tsl18fs120_scl/gcnfnn2
   tsl18fs120_scl/gcnfnn4
   tsl18fs120_scl/gcnfnna
   tsl18fs120_scl/gcnfnn7
   tsl18fs120_scl/gcnfnn1
   tsl18fs120_scl/gcnrnn1
   tsl18fs120_scl/gcnrnn2
   tsl18fs120_scl/gcnrnn7
   tsl18fs120_scl/gcnrnna
   tsl18fs120_scl/gcnrnn4

Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (35000 35000) (1642200 1603000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 0.06 sec, cpu time is 0 hr : 0 min : 0.06 sec. (CTS-104)
Info: run final cts with the following settings: _runCts 0 _runCto 1 _runSnapClockSinks 0
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer GC is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 57 total shapes.
Layer M2: cached 41 shapes out of 41 total shapes.
Cached 1415 vias out of 1791 total vias.
Total 0.0132 seconds to build cellmap data
INFO: creating 6(r) x 6(c) GridCells YDim 28 XDim 28
INFO: number of GridCells (0x9960ed80): 36
INFO: creating 6(r) x 6(c) GridCells YDim 28 XDim 28
INFO: number of GridCells (0x9d084150): 36
Total 0.0137 seconds to load 704 cell instances into cellmap
Moveable cells: 640; Application fixed cells: 64; Macro cells: 0; User fixed cells: 0
Average cell width 4.3893, cell height 5.6000, cell area 24.5802 for total 704 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.03 sec, cpu time is 0 hr : 0 min : 0.03 sec. (CTS-104)
Drc Mode Option: auto
Enable multi-thread Tasks, number of thread is 1
Information: The stitching and editing of coupling caps is turned OFF for design 'FIBO32_LIB:placement_done.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 709, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: 0 out of 0 clock cells have been moved due to NDR or via ladder related legalization rules.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = TOP_M
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Port VDD of cell placement_done
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell placement_done
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.15 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.15 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Cell add_9/U363 is placed overlapping with other cells at {{5.740 25.900} {11.340 31.500}}. (ZRT-763)
Warning: Cell add_9/U440 is placed overlapping with other cells at {{124.460 53.900} {127.820 59.500}}. (ZRT-763)
Warning: Cell add_9/ctmTdsLR_1_1138 is placed overlapping with other cells at {{10.780 93.100} {16.380 98.700}}. (ZRT-763)
Warning: Cell add_9/ctmTdsLR_2_1008 is placed overlapping with other cells at {{93.660 132.300} {99.260 137.900}}. (ZRT-763)
Warning: Cell add_9/ctmTdsLR_1_1904 is placed overlapping with other cells at {{113.820 154.700} {117.180 160.300}}. (ZRT-763)
Information: The run time for balance point scaling is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Pre-Optimization DRC Fixing
************************************************************
-------------------------------------------------------------
Fixing clock: clk mode: func root: clk

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: clk, Mode: func, Root: clk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.1638; ID = -0.0332; NetsWithDRC = 1; Worst Tran/Cap cost = 0.0508/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 853.6500; Clock = clk; Mode = func; Corner = nom; ClockRoot = clk. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 18 time(s) for 48 net(s) and restored ZGR 5 time(s) for 5 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: clk, Mode: func, Root: clk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.1638; ID = -0.0332; NetsWithDRC = 1; Worst Tran/Cap cost = 0.0508/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 853.6500; Clock = clk; Mode = func; Corner = nom; ClockRoot = clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.93 sec, cpu time is 0 hr : 0 min : 0.93 sec.
Information: The run time for pre-optimization DRC fixing is 0 hr : 0 min : 0.93 sec, cpu time is 0 hr : 0 min : 0.93 sec. (CTS-104)
All together, ran incremental ZGR 18 time(s) for 48 net(s) and restoring ZGR invoked 6 time(s) for 6 net(s)
There are 0 buffers added and 0 inverters added by Clock Tree Optimization.
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
************************************************************
* CTS STEP: Multi-objective Clock Optimization
************************************************************
Information: The stitching and editing of coupling caps is turned OFF for design 'FIBO32_LIB:placement_done.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 709, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 709, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario func::nom pathgroup **clock_gating_default**
Information: CCD will use corner nom for honoring max prepone/postpone limits
CCD-Info: Adjusting IO clock latencies to improve timing (ccd.adjust_io_clock_latency = true)
@ CG solver holdWeight = 0.100000
@ CG solver setupWeight = 1.000000
@ CG solver delayCostWeight = 5.000000
@ CG solver zeroDirWeight = 5.000000
@ CG solver wnsWeight = 10.000000
INFO: Clock latencies not changed
CUS IO adjustment after BDCCD done not change IO
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CTSSC route status detected: clock (VR 0, GR 122, DR 0), data (VR 708, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = TOP_M
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Port VDD of cell placement_done
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell placement_done
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.15 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.15 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Cell add_9/U363 is placed overlapping with other cells at {{5.740 25.900} {11.340 31.500}}. (ZRT-763)
Warning: Cell add_9/U440 is placed overlapping with other cells at {{124.460 53.900} {127.820 59.500}}. (ZRT-763)
Warning: Cell add_9/ctmTdsLR_1_1138 is placed overlapping with other cells at {{10.780 93.100} {16.380 98.700}}. (ZRT-763)
Warning: Cell add_9/ctmTdsLR_2_1008 is placed overlapping with other cells at {{93.660 132.300} {99.260 137.900}}. (ZRT-763)
Warning: Cell add_9/ctmTdsLR_1_1904 is placed overlapping with other cells at {{113.820 154.700} {117.180 160.300}}. (ZRT-763)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func::nom (Mode func Corner nom)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 30 gCells x 30 gCells
Average gCell capacity  2.22     on layer (1)    M1
Average gCell capacity  6.99     on layer (2)    M2
Average gCell capacity  6.02     on layer (3)    M3
Average gCell capacity  4.77     on layer (4)    TOP_M
Average number of tracks per gCell 9.80  on layer (1)    M1
Average number of tracks per gCell 10.00         on layer (2)    M2
Average number of tracks per gCell 8.97  on layer (3)    M3
Average number of tracks per gCell 5.00  on layer (4)    TOP_M
Number of gCells = 3600
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 1 
rtapi Thread-server 0: startup 
Mgr Thread-server 0: Ctor 
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
Clock cell spacing rule list:
   No clock cell spacing rule is found.
CCD MOO settings for (budget_implementation, last_qor_strategy): 4 engines
    Engine R2R_TNS has 6 objectives, 3 enabled moves, iterationLimit = 2, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 1
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 1
            IO_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            R2R_WNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 30, weight 5.000000, degradationPercentAllowed 0.500000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 40, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 99, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
    Engine R2R_TNS has 7 objectives, 2 enabled moves, iterationLimit = 2, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 1
            IO_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            R2R_WNS: priority 11, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.500000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine HOLD_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            HOLD_TNS: priority 10, weight 2.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.025000, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 25, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.004000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_WNS has 8 objectives, 4 enabled moves, iterationLimit = 1, solverType = LP_ONLY, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_WNS: priority 10, weight 10.000000, degradationPercentAllowed 0.000000, step back 0.005000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_BUFFER_COUNT: priority 30, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 33, weight 1.000000, degradationPercentAllowed nan, step back 0.000000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 35, weight 20.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 0, isMaximize 0
            HOLD_TNS: priority 60, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.100000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_WNS: priority 80, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
CCD blasted path groups
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins
CCD initialization runtime: cpu 0.022095, elapsed 0.022143, speed up 0.997832.

CCD-Info: App options set by user
   clock_opt.flow.enable_ccd = true

CCD: Netlist change observers are disabled for incremental timing updates
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 122, DR 0), data (VR 708, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Total power = 2.894899, Leakage = 0.000378, Internal = 2.571120, Switching = 0.323401

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -1.041402, TNS = -23.555750, NVP = 31
 Design (hold) WNHS = 0.460097, TNHS = 0.000000, NHVP = 0

    Scenario func::nom  WNS = -1.041402, TNS = -23.555751, NVP = 31
    Scenario func::nom  WNHS = 0.460097, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -1.041, TNS = -23.556, NVP = 31, UNWEIGHTED_TNS = -23.556, WNHS = 0.460, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=-1.041402, tns=-23.555750, nvp=31)
 All scenarios used by CCD
    scenario 0: func::nom , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap
          mode: func, id = 1
          corner: nom, id = 1
          isSetup: wns = -1.041402, unweighted tns = -23.555750
          isHold: wns = 0.460097, unweighted tns = 0.000000

Enable clock slack update

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          0.996132
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.996150
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     1.000000

-------------------------------------------------


CCD: After FMAX optimization:budget_implementation_R2R_TNS0
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -1.041402, TNS = -23.555750, NVP = 31
 Design (hold) WNHS = 0.460097, TNHS = 0.000000, NHVP = 0

    Scenario func::nom  WNS = -1.041402, TNS = -23.555751, NVP = 31
    Scenario func::nom  WNHS = 0.460097, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -1.041, TNS = -23.556, NVP = 31, UNWEIGHTED_TNS = -23.556, WNHS = 0.460, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=-1.041402, tns=-23.555750, nvp=31)

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          0.995568
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.995467
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     0.998241

-------------------------------------------------


CCD: After FMAX optimization:budget_implementation_R2R_TNS1
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -1.041402, TNS = -23.555750, NVP = 31
 Design (hold) WNHS = 0.460097, TNHS = 0.000000, NHVP = 0

    Scenario func::nom  WNS = -1.041402, TNS = -23.555751, NVP = 31
    Scenario func::nom  WNHS = 0.460097, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -1.041, TNS = -23.556, NVP = 31, UNWEIGHTED_TNS = -23.556, WNHS = 0.460, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=-1.041402, tns=-23.555750, nvp=31)

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          0.997776
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.997663
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     0.997399

-------------------------------------------------


CCD: After FMAX optimization:budget_implementation_R2R_WNS3
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -1.041402, TNS = -23.555750, NVP = 31
 Design (hold) WNHS = 0.460097, TNHS = 0.000000, NHVP = 0

    Scenario func::nom  WNS = -1.041402, TNS = -23.555751, NVP = 31
    Scenario func::nom  WNHS = 0.460097, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -1.041, TNS = -23.556, NVP = 31, UNWEIGHTED_TNS = -23.556, WNHS = 0.460, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=-1.041402, tns=-23.555750, nvp=31)
 CCD flow runtime: cpu 0.247986, elapsed 0.250552, speed up 0.989759.
CCD unblasted path groups
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
rtapi Thread-server 0: shutdown 
Mgr Thread-server 0: Dtor 

No. startProblems      =     0 

No. doRoutes           =     0 
No. doUnroutes         =     0 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =     0 
No. undoUnroutes       =     0 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
[icc2-lic Wed Oct 29 02:45:41 2025] Command 'route_group' requires licenses
[icc2-lic Wed Oct 29 02:45:41 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Wed Oct 29 02:45:41 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:45:41 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Wed Oct 29 02:45:41 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Wed Oct 29 02:45:41 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Wed Oct 29 02:45:41 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:45:41 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Wed Oct 29 02:45:41 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:45:41 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Wed Oct 29 02:45:41 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:45:41 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Wed Oct 29 02:45:41 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Wed Oct 29 02:45:41 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Wed Oct 29 02:45:41 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:45:41 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Wed Oct 29 02:45:41 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:45:41 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Wed Oct 29 02:45:41 2025] Check-out of alternate set of keys directly with queueing was successful
Information: The net parasitics of block fibo are cleared. (TIM-123)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = TOP_M
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Port VDD of cell placement_done
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell placement_done
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.15 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.15 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Cell add_9/U363 is placed overlapping with other cells at {{5.740 25.900} {11.340 31.500}}. (ZRT-763)
Warning: Cell add_9/U440 is placed overlapping with other cells at {{124.460 53.900} {127.820 59.500}}. (ZRT-763)
Warning: Cell add_9/ctmTdsLR_1_1138 is placed overlapping with other cells at {{10.780 93.100} {16.380 98.700}}. (ZRT-763)
Warning: Cell add_9/ctmTdsLR_2_1008 is placed overlapping with other cells at {{93.660 132.300} {99.260 137.900}}. (ZRT-763)
Warning: Cell add_9/ctmTdsLR_1_1904 is placed overlapping with other cells at {{113.820 154.700} {117.180 160.300}}. (ZRT-763)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   14  Alloctr   15  Proc 6004 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,167.72um,163.80um)
Number of routing layers = 4
layer M1, dir Hor, min width = 0.23um, min space = 0.23um pitch = 0.56um
layer M2, dir Ver, min width = 0.28um, min space = 0.28um pitch = 0.56um
layer M3, dir Hor, min width = 0.28um, min space = 0.28um pitch = 0.61um
layer TOP_M, dir Ver, min width = 0.44um, min space = 0.46um pitch = 1.12um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   18  Alloctr   19  Proc 6004 
Net statistics:
Total number of nets     = 711
Number of nets to route  = 1
Number of nets with min-layer-mode soft = 1
Number of nets with min-layer-mode soft-cost-low = 1
14 nets are fully connected,
 of which 13 are detail routed and 1 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0     Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   18  Alloctr   19  Proc 6004 
Number of partitions: 1 (1 x 1)
Size of partitions: 30 gCells x 30 gCells
Average gCell capacity  2.22     on layer (1)    M1
Average gCell capacity  6.99     on layer (2)    M2
Average gCell capacity  6.02     on layer (3)    M3
Average gCell capacity  4.77     on layer (4)    TOP_M
Average number of tracks per gCell 9.80  on layer (1)    M1
Average number of tracks per gCell 10.00         on layer (2)    M2
Average number of tracks per gCell 8.97  on layer (3)    M3
Average number of tracks per gCell 5.00  on layer (4)    TOP_M
Number of gCells = 3600
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   19  Alloctr   19  Proc 6004 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   19  Alloctr   19  Proc 6004 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   19  Alloctr   19  Proc 6004 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   19  Alloctr   19  Proc 6004 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~6372.0000um (1137 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 30 gCells x 30 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Initial Routing] Total (MB): Used   87  Alloctr   87  Proc 6004 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. TOP_M      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 816.18
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 0.00
Initial. Layer M3 wire length = 377.42
Initial. Layer TOP_M wire length = 438.76
Initial. Total Number of Contacts = 206
Initial. Via VIA12A count = 63
Initial. Via VIA23 count = 63
Initial. Via VIA34 count = 80
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   69  Alloctr   69  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   87  Alloctr   87  Proc 6004 

Congestion utilization per direction:
Average vertical track utilization   =  1.57 %
Peak    vertical track utilization   = 22.22 %
Average horizontal track utilization =  1.65 %
Peak    horizontal track utilization = 20.00 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Global Routing] Total (MB): Used   87  Alloctr   87  Proc 6004 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   46  Alloctr   47  Proc 6004 
Skip track assign
Skip detail route
Updating the database ...
Information: The run time for Multi-objective Clock Optimization is 0 hr : 0 min : 0.86 sec, cpu time is 0 hr : 0 min : 0.82 sec. (CTS-104)
************************************************************
* CTS STEP: Postlude
************************************************************
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer GC is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 57 total shapes.
Layer M2: cached 41 shapes out of 41 total shapes.
Cached 1415 vias out of 1791 total vias.

Legalizing Top Level Design fibo ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0044 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer GC is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 64 ref cells (0 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     25200.9          704        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    704
number of references:                64
number of site rows:                 28
number of locations attempted:    16011
number of locations failed:        3679  (23.0%)

Legality of references at locations:
39 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    64       1090       339 ( 31.1%)        664       198 ( 29.8%)  inv0d1
    67        964       283 ( 29.4%)        751       227 ( 30.2%)  nd02d2
    22        415       245 ( 59.0%)        399       233 ( 58.4%)  bufbd3
    22        377       236 ( 62.6%)        338       209 ( 61.8%)  aoi21d2
    22        346       158 ( 45.7%)        275       127 ( 46.2%)  oai21d2
    21        319       140 ( 43.9%)        215        94 ( 43.7%)  inv0d2
    14        254        79 ( 31.1%)        170        52 ( 30.6%)  nd12d2
     5        102        59 ( 57.8%)         64        38 ( 59.4%)  oaim21d1
     6         94        45 ( 47.9%)         78        39 ( 50.0%)  aoim22d2
    10        132        37 ( 28.0%)        108        35 ( 32.4%)  invbd2

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1          7         5 ( 71.4%)          7         5 ( 71.4%)  nr03d2
    22        377       236 ( 62.6%)        338       209 ( 61.8%)  aoi21d2
    22        415       245 ( 59.0%)        399       233 ( 58.4%)  bufbd3
     3         56        31 ( 55.4%)         48        30 ( 62.5%)  oaim31d1
     5        102        59 ( 57.8%)         64        38 ( 59.4%)  oaim21d1
     3         64        34 ( 53.1%)         48        26 ( 54.2%)  an02d2
     2         32        17 ( 53.1%)         32        17 ( 53.1%)  clk2d2
     1          8         4 ( 50.0%)          8         4 ( 50.0%)  oai21d4
     6         94        45 ( 47.9%)         78        39 ( 50.0%)  aoim22d2
    22        346       158 ( 45.7%)        275       127 ( 46.2%)  oai21d2

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         640 (4023 total sites)
avg row height over cells:        5.600 um
rms cell displacement:            1.808 um ( 0.32 row height)
rms weighted cell displacement:   1.808 um ( 0.32 row height)
max cell displacement:            7.840 um ( 1.40 row height)
avg cell displacement:            1.042 um ( 0.19 row height)
avg weighted cell displacement:   1.042 um ( 0.19 row height)
number of cells moved:              340
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: add_9/ZBUF_54_inst_2337 (bufbd3)
  Input location: (29.82,98.7)
  Legal location: (37.66,98.7)
  Displacement:   7.840 um ( 1.40 row height)
Cell: add_9/ctmTdsLR_1_1037 (nd02d1)
  Input location: (34.3,98.7)
  Legal location: (41.58,98.7)
  Displacement:   7.280 um ( 1.30 row height)
Cell: add_9/ctmTdsLR_2_763 (inv0d0)
  Input location: (11.9,76.3)
  Legal location: (9.1,70.7)
  Displacement:   6.261 um ( 1.12 row height)
Cell: add_9/ctmTdsLR_3_1187 (inv0d1)
  Input location: (51.66,137.9)
  Legal location: (48.86,143.5)
  Displacement:   6.261 um ( 1.12 row height)
Cell: add_9/ZBUF_28_inst_2362 (bufbd1)
  Input location: (141.26,42.7)
  Legal location: (139.02,48.3)
  Displacement:   6.031 um ( 1.08 row height)
Cell: add_9/ctmTdsLR_1_1923 (nd02d1)
  Input location: (135.1,53.9)
  Legal location: (132.86,48.3)
  Displacement:   6.031 um ( 1.08 row height)
Cell: add_9/ctmTdsLR_1_1077 (inv0d1)
  Input location: (119.98,143.5)
  Legal location: (121.66,149.1)
  Displacement:   5.847 um ( 1.04 row height)
Cell: add_9/U770 (inv0d1)
  Input location: (130.06,87.5)
  Legal location: (128.38,93.1)
  Displacement:   5.847 um ( 1.04 row height)
Cell: add_9/ZBUF_2_inst_2011 (bufbd1)
  Input location: (72.38,76.3)
  Legal location: (70.7,70.7)
  Displacement:   5.847 um ( 1.04 row height)
Cell: add_9/U432 (nd02d1)
  Input location: (65.1,143.5)
  Legal location: (63.42,149.1)
  Displacement:   5.847 um ( 1.04 row height)

Information: Extraction observers are detached as design net change threshold is reached.
 Successfully legalize placement.
Info: 64 sinks and boundary insts are collected
Info: 64 sinks and boundary insts are unset from application_fixed
Information: The run time for postlude is 0 hr : 0 min : 0.39 sec, cpu time is 0 hr : 0 min : 0.39 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 1 flat clock tree nets.
There are 0 non-sink instances (total area 0.00) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 0 buffers and 0 inverters (total area 0.00).
 Compilation of clock trees finished successfully
 Run time for cts 00:00:02.29u 00:00:00.00s 00:00:02.37e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Info: restoring CTS-GR option to: 0
Info: clearinf CTO-GR option
Information: The stitching and editing of coupling caps is turned OFF for design 'FIBO32_LIB:placement_done.design'. (TIM-125)
Information: Design placement_done has 711 nets, 1 global routed, 0 detail routed. (NEX-024)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (35000 35000) (1642200 1603000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0044 seconds to build cellmap data
INFO: creating 6(r) x 6(c) GridCells YDim 28 XDim 28
INFO: number of GridCells (0x95916fc0): 36
INFO: creating 6(r) x 6(c) GridCells YDim 28 XDim 28
INFO: number of GridCells (0xa30748d0): 36
Total 0.0090 seconds to load 704 cell instances into cellmap
Moveable cells: 704; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 4.3893, cell height 5.6000, cell area 24.5802 for total 704 placed and application fixed cells
Information: Current block utilization is '0.68670', effective utilization is '0.68666'. (OPT-055)
Information: The RC mode used is CTO for design 'fibo'. (NEX-022)
Information: Design Average RC for design placement_done  (NEX-011)
Information: r = 0.287990 ohm/um, via_r = 4.282661 ohm/cut, c = 0.157826 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.175174 ohm/um, via_r = 4.613636 ohm/cut, c = 0.144091 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 709, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 709, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario func::nom  WNS = 1.042512, TNS = 23.722891, NVP = 31

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:16:01     1.043    23.723 17304.447     0.945     0.000       136       104         0     0.000      1306 

Information: Ending clock_opt / build_clock / CTS (FLW-8001)
Information: Time: 2025-10-29 02:45:41 / Session: 0.27 hr / Command: 0.00 hr / Memory: 1306 MB (FLW-8100)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)

Clock-opt optimization Phase 10 Iter  1        23.72       23.72      0.00        31      17304.45   378176.72         704              0.27      1306

Enable dominated scenarios

Clock-opt optimization complete                23.72       23.72      0.00        31      17304.45   378176.72         704              0.27      1306
Co-efficient Ratio Summary:
4.193421647179  6.578038899821  2.479639903368  7.744189940401  0.485050000353  3.179565833784  5.567214754587  2.894466487461  6.565922401030  9.017937505874  3.134257143683  9.864962699281  6.078188864085  2.744207641123  8.318125004907
9.699225074016  2.464624905312  1.382371276574  9.387186829619  3.142429406669  0.968752789964  6.613180723294  4.146580893224  7.876359105334  2.191135103696  0.993311484744  2.701671533211  3.840415964440  3.750205353169  7.663468242299
6.212201115983  7.759679428215  7.862244001065  0.402389777150  0.032845095897  0.596111512371  4.701287396892  7.205147612169  8.278352585480  1.183725190997  3.364918791994  5.868139626837  7.173859285364  9.669818299761  7.591497747087
7.632106404113  7.679070203978  9.831316428282  1.878807717928  3.230072343539  1.226270037326  7.050450494780  2.403928273631  6.139852569077  4.100210066110  1.202378766155  4.571488914586  5.624849608820  7.826862453678  4.759143818263
5.409027021443  2.609825923460  0.626144809200  6.381679752919  9.187474022495  0.513656796621  5.027570618562  6.119814046103  6.181472386230  1.581675365776  7.413858493972  9.585292803473  2.041797787119  3.921173667338  0.650498082345
9.472458007575  3.368486665520  4.897113810656  6.860142344452  2.000104051691  9.095345907689  2.197041709512  0.915901667443  5.466092372559  8.142690055883  4.634900836099  8.245193138284  3.504840105451  1.682729812888  7.173443118510
9.939562802524  3.617854044862  8.946774909831  1.169962632707  4.529946656262  3.090979409795  5.580726136993  1.131390963510  0.721709604680  7.515947417690  0.676139870146  1.018761487230  5.811589066269  5.826743683342  4.349393692435
0.216216012568  9.612144794706  7.311158054383  0.823512241628  0.356161286693  8.022019569284  2.603132585844  5.024805751363  1.359359500789  5.407563451201  2.831930048383  1.266030496927  0.417730713533  1.833885265081  6.448567137188
Information: The net parasitics of block fibo are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'FIBO32_LIB:placement_done.design'. (TIM-125)
Information: Design placement_done has 711 nets, 1 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'fibo'. (NEX-022)
Information: Design Average RC for design placement_done  (NEX-011)
Information: r = 0.287990 ohm/um, via_r = 4.282661 ohm/cut, c = 0.157826 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.175174 ohm/um, via_r = 4.613636 ohm/cut, c = 0.144091 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 709, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 709, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Clock-opt final QoR
___________________
Scenario Mapping Table
1: func::nom

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   1.0425    23.7229     31   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   1.0425    23.7229  23.7229     31   0.0000     0.0000      0       32     0.8944        0 378176.719
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   1.0425    23.7229  23.7229     31   0.0000     0.0000      0       32     0.8944        0 378176.719     17304.45        704        138        104
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt final QoR Summary      1.0425    23.7229  23.7229     31   0.0000     0.0000      0       32        0 378176.719     17304.45        704

Clock-opt command complete                CPU:   140 s (  0.04 hr )  ELAPSE:   961 s (  0.27 hr )  MEM-PEAK:  1306 MB
Clock-opt command statistics  CPU=11 sec (0.00 hr) ELAPSED=11 sec (0.00 hr) MEM-PEAK=1.275 GB


Information: Ending clock_opt / build_clock (FLW-8001)
Information: Time: 2025-10-29 02:45:42 / Session: 0.27 hr / Command: 0.00 hr / Memory: 1306 MB (FLW-8100)
TEST: runCore bldClkEnd-end
TEST: runCore final-init
TEST: runCore final-end
Information: Running auto PG connection. (NDM-099)
Information: Ending 'clock_opt -to build_clock' (FLW-8001)
Information: Time: 2025-10-29 02:45:42 / Session: 0.27 hr / Command: 0.00 hr / Memory: 1306 MB (FLW-8100)
1
icc2_shell> clock_opt -from route_clock -to route_clock
[icc2-lic Wed Oct 29 02:45:42 2025] Command 'clock_opt' requires licenses
[icc2-lic Wed Oct 29 02:45:42 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Wed Oct 29 02:45:42 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:45:42 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Wed Oct 29 02:45:42 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Wed Oct 29 02:45:42 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Wed Oct 29 02:45:42 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:45:42 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Wed Oct 29 02:45:42 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:45:42 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Wed Oct 29 02:45:42 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:45:42 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Wed Oct 29 02:45:42 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Wed Oct 29 02:45:42 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Wed Oct 29 02:45:42 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:45:42 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Wed Oct 29 02:45:42 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:45:42 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Wed Oct 29 02:45:42 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'clock_opt -from route_clock -to route_clock' (FLW-8000)
Information: Time: 2025-10-29 02:45:42 / Session: 0.27 hr / Command: 0.00 hr / Memory: 1306 MB (FLW-8100)
INFO: clock_opt is running in balanced flow mode.
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (35000 35000) (1642200 1603000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
TEST: runCore upFront-init
TEST: runCore upFront-end
INFO: run stage route_clock (init -> end)
TEST: runCore rteClkInit-init

Information: Starting clock_opt / route_clock (FLW-8000)
Information: Time: 2025-10-29 02:45:42 / Session: 0.27 hr / Command: 0.00 hr / Memory: 1306 MB (FLW-8100)

Information: Starting clock_opt / route_clock / Clock Routing (FLW-8000)
Information: Time: 2025-10-29 02:45:42 / Session: 0.27 hr / Command: 0.00 hr / Memory: 1306 MB (FLW-8100)
Running clock routing step.
set_app_options -as_user_default -list {route.global.global_route_topology_style 1}
Warning: Ignoring -as_user_default option since application option <route.global.global_route_topology_style> is global scoped. (NDMUI-1004)
route.global.global_route_topology_style 1
route_group -all_clock_nets -reuse_existing_global_route true
[icc2-lic Wed Oct 29 02:45:42 2025] Command 'route_group' requires licenses
[icc2-lic Wed Oct 29 02:45:42 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Wed Oct 29 02:45:42 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:45:42 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Wed Oct 29 02:45:42 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Wed Oct 29 02:45:42 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Wed Oct 29 02:45:42 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:45:42 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Wed Oct 29 02:45:42 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:45:42 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Wed Oct 29 02:45:42 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:45:42 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Wed Oct 29 02:45:42 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Wed Oct 29 02:45:42 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Wed Oct 29 02:45:42 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:45:42 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Wed Oct 29 02:45:42 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:45:42 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Wed Oct 29 02:45:42 2025] Check-out of alternate set of keys directly with queueing was successful
Information: The net parasitics of block fibo are cleared. (TIM-123)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = TOP_M
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Port VDD of cell placement_done
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell placement_done
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.15 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.15 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)

    Found 0 via ladders to verify.

VIA LADDER INFO: found 0 via ladder DRCs across 0 nets.
Updating the database ...

    Via ladders will be inserted on 0 of 0 ports with via ladder constraints.

Updating the database ...
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   14  Alloctr   15  Proc 6004 
GR will route in ATREE-style.
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,167.72um,163.80um)
Number of routing layers = 4
layer M1, dir Hor, min width = 0.23um, min space = 0.23um pitch = 0.56um
layer M2, dir Ver, min width = 0.28um, min space = 0.28um pitch = 0.56um
layer M3, dir Hor, min width = 0.28um, min space = 0.28um pitch = 0.61um
layer TOP_M, dir Ver, min width = 0.44um, min space = 0.46um pitch = 1.12um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   18  Alloctr   19  Proc 6004 
Net statistics:
Total number of nets     = 711
Number of nets to route  = 1
Number of nets with min-layer-mode soft = 1
Number of nets with min-layer-mode soft-cost-low = 1
3 nets are fully connected,
 of which 2 are detail routed and 1 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0     Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   18  Alloctr   19  Proc 6004 
Number of partitions: 1 (1 x 1)
Size of partitions: 30 gCells x 30 gCells
Average gCell capacity  2.09     on layer (1)    M1
Average gCell capacity  6.99     on layer (2)    M2
Average gCell capacity  6.02     on layer (3)    M3
Average gCell capacity  4.77     on layer (4)    TOP_M
Average number of tracks per gCell 9.80  on layer (1)    M1
Average number of tracks per gCell 10.00         on layer (2)    M2
Average number of tracks per gCell 8.97  on layer (3)    M3
Average number of tracks per gCell 5.00  on layer (4)    TOP_M
Number of gCells = 3600
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   19  Alloctr   19  Proc 6004 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   19  Alloctr   19  Proc 6004 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   19  Alloctr   19  Proc 6004 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   19  Alloctr   19  Proc 6004 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~6372.0000um (1137 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 30 gCells x 30 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Initial Routing] Total (MB): Used  195  Alloctr  195  Proc 6004 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. TOP_M      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 816.18
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 0.00
Initial. Layer M3 wire length = 377.42
Initial. Layer TOP_M wire length = 438.76
Initial. Total Number of Contacts = 206
Initial. Via VIA12A count = 63
Initial. Via VIA23 count = 63
Initial. Via VIA34 count = 80
Initial. completed.

Start GR phase 1
Wed Oct 29 02:45:42 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 30 gCells x 30 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  195  Alloctr  195  Proc 6004 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. TOP_M      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 816.18
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 0.00
phase1. Layer M3 wire length = 377.42
phase1. Layer TOP_M wire length = 438.76
phase1. Total Number of Contacts = 206
phase1. Via VIA12A count = 63
phase1. Via VIA23 count = 63
phase1. Via VIA34 count = 80
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  177  Alloctr  177  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  195  Alloctr  195  Proc 6004 

Congestion utilization per direction:
Average vertical track utilization   =  1.57 %
Peak    vertical track utilization   = 22.22 %
Average horizontal track utilization =  1.67 %
Peak    horizontal track utilization = 20.00 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Global Routing] Total (MB): Used  195  Alloctr  195  Proc 6004 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   46  Alloctr   47  Proc 6004 

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'
track.crosstalk_driven                                  :        false               
track.timing_driven                                     :        false               

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: TA init] Total (MB): Used   10  Alloctr   11  Proc 6004 

Start initial assignment

Assign Horizontal partitions, iteration 0 
Routed partition 1/10       
Routed partition 2/10       
Routed partition 3/10       
Routed partition 4/10       
Routed partition 5/10       
Routed partition 6/10       
Routed partition 7/10       
Routed partition 8/10       
Routed partition 9/10       
Routed partition 10/10      

Assign Vertical partitions, iteration 0 
Routed partition 1/10       
Routed partition 2/10       
Routed partition 3/10       
Routed partition 4/10       
Routed partition 5/10       
Routed partition 6/10       
Routed partition 7/10       
Routed partition 8/10       
Routed partition 9/10       
Routed partition 10/10      

Number of wires with overlap after iteration 0 = 76 of 282


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   10  Alloctr   11  Proc 6004 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1 
Routed partition 1/10       
Routed partition 2/10       
Routed partition 3/10       
Routed partition 4/10       
Routed partition 5/10       
Routed partition 6/10       
Routed partition 7/10       
Routed partition 8/10       
Routed partition 9/10       
Routed partition 10/10      

Assign Vertical partitions, iteration 1 
Routed partition 1/10       
Routed partition 2/10       
Routed partition 3/10       
Routed partition 4/10       
Routed partition 5/10       
Routed partition 6/10       
Routed partition 7/10       
Routed partition 8/10       
Routed partition 9/10       
Routed partition 10/10      

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   10  Alloctr   11  Proc 6004 

Number of wires with overlap after iteration 1 = 25 of 213


Wire length and via report:
---------------------------
Number of M1 wires: 24            : 0
Number of M2 wires: 64           VIA12A: 64
Number of M3 wires: 56           VIA23: 63
Number of TOP_M wires: 69                VIA34: 83
Total number of wires: 213               vias: 210

Total M1 wire length: 21.9
Total M2 wire length: 44.6
Total M3 wire length: 377.1
Total TOP_M wire length: 415.7
Total wire length: 859.3

Longest M1 wire length: 5.3
Longest M2 wire length: 2.8
Longest M3 wire length: 54.9
Longest TOP_M wire length: 17.1


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   10  Alloctr   11  Proc 6004 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.timing_driven                                    :        false               

Printing options for 'route.auto_via_ladder.*'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Dr init] Total (MB): Used   14  Alloctr   14  Proc 6004 
Total number of nets = 711, of which 0 are not extracted
Total number of open nets = 708, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/9 Partitions, Violations =    2
Routed  2/9 Partitions, Violations =    2
Routed  3/9 Partitions, Violations =    1
Routed  4/9 Partitions, Violations =    1
Routed  5/9 Partitions, Violations =    1
Routed  6/9 Partitions, Violations =    2
Routed  7/9 Partitions, Violations =    2
Routed  8/9 Partitions, Violations =    2
Routed  9/9 Partitions, Violations =    2

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2
        Diff net spacing : 2

[Iter 0] Elapsed real time: 0:00:00 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 0] Stage (MB): Used   62  Alloctr   62  Proc    0 
[Iter 0] Total (MB): Used   73  Alloctr   74  Proc 6004 

End DR iteration 0 with 9 parts

Start DR iteration 1: non-uniform partition
Routed  1/2 Partitions, Violations =    4
Routed  2/2 Partitions, Violations =    4

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      4
        Diff net spacing : 4

[Iter 1] Elapsed real time: 0:00:00 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 1] Stage (MB): Used   62  Alloctr   62  Proc    0 
[Iter 1] Total (MB): Used   73  Alloctr   74  Proc 6004 

End DR iteration 1 with 2 parts

Start DR iteration 2: non-uniform partition
Routed  1/2 Partitions, Violations =    4
Routed  2/2 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 2] Elapsed real time: 0:00:00 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 2] Stage (MB): Used   62  Alloctr   62  Proc    0 
[Iter 2] Total (MB): Used   73  Alloctr   74  Proc 6004 

End DR iteration 2 with 2 parts

Start DR iteration 3: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 3] Elapsed real time: 0:00:00 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 3] Stage (MB): Used   62  Alloctr   62  Proc    0 
[Iter 3] Total (MB): Used   73  Alloctr   74  Proc 6004 

End DR iteration 3 with 1 parts

Start DR iteration 4: non-uniform partition
Routed  1/1 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 4] Elapsed real time: 0:00:00 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 4] Stage (MB): Used   62  Alloctr   62  Proc    0 
[Iter 4] Total (MB): Used   73  Alloctr   74  Proc 6004 

End DR iteration 4 with 1 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:00 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   10  Alloctr   11  Proc 6004 
[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   10  Alloctr   11  Proc 6004 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    870 micron
Total Number of Contacts =             200
Total Number of Wires =                193
Total Number of PtConns =              46
Total Number of Routed Wires =       179
Total Routed Wire Length =           860 micron
Total Number of Routed Contacts =       200
        Layer          M1 :         40 micron
        Layer          M2 :         68 micron
        Layer          M3 :        368 micron
        Layer       TOP_M :        385 micron
        Via         VIA34 :         77
        Via         VIA23 :         60
        Via        VIA12A :         62
        Via   VIA12A(rot) :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 200 vias)
 
    Layer V2         =  0.00% (0      / 63      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (63      vias)
    Layer V3         =  0.00% (0      / 60      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (60      vias)
    Layer TOP_V      =  0.00% (0      / 77      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (77      vias)
 
  Total double via conversion rate    =  0.00% (0 / 200 vias)
 
    Layer V2         =  0.00% (0      / 63      vias)
    Layer V3         =  0.00% (0      / 60      vias)
    Layer TOP_V      =  0.00% (0      / 77      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 200 vias)
 
    Layer V2         =  0.00% (0      / 63      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (63      vias)
    Layer V3         =  0.00% (0      / 60      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (60      vias)
    Layer TOP_V      =  0.00% (0      / 77      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (77      vias)
 

Total number of nets = 711
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
set_app_options -as_user_default -list {route.global.global_route_topology_style 0}
Warning: Ignoring -as_user_default option since application option <route.global.global_route_topology_style> is global scoped. (NDMUI-1004)
route.global.global_route_topology_style 0
Information: Ending clock_opt / route_clock / Clock Routing (FLW-8001)
Information: Time: 2025-10-29 02:45:43 / Session: 0.27 hr / Command: 0.00 hr / Memory: 1306 MB (FLW-8100)


Information: Ending clock_opt / route_clock (FLW-8001)
Information: Time: 2025-10-29 02:45:43 / Session: 0.27 hr / Command: 0.00 hr / Memory: 1306 MB (FLW-8100)
TEST: runCore rteClkEnd-end
TEST: runCore final-init
TEST: runCore final-end
Information: Running auto PG connection. (NDM-099)
Information: Ending 'clock_opt -from route_clock -to route_clock' (FLW-8001)
Information: Time: 2025-10-29 02:45:43 / Session: 0.27 hr / Command: 0.00 hr / Memory: 1306 MB (FLW-8100)
1
icc2_shell> clock_opt
[icc2-lic Wed Oct 29 02:45:43 2025] Command 'clock_opt' requires licenses
[icc2-lic Wed Oct 29 02:45:43 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Wed Oct 29 02:45:43 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:45:43 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Wed Oct 29 02:45:43 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Wed Oct 29 02:45:43 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Wed Oct 29 02:45:43 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:45:43 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Wed Oct 29 02:45:43 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:45:43 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Wed Oct 29 02:45:43 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:45:43 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Wed Oct 29 02:45:43 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Wed Oct 29 02:45:43 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Wed Oct 29 02:45:43 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:45:43 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Wed Oct 29 02:45:43 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:45:43 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Wed Oct 29 02:45:43 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'clock_opt' (FLW-8000)
Information: Time: 2025-10-29 02:45:43 / Session: 0.27 hr / Command: 0.00 hr / Memory: 1306 MB (FLW-8100)
INFO: clock_opt is running in balanced flow mode.
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Information: The stitching and editing of coupling caps is turned OFF for design 'FIBO32_LIB:placement_done.design'. (TIM-125)
Information: Design placement_done has 711 nets, 0 global routed, 1 detail routed. (NEX-024)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (35000 35000) (1642200 1603000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
TEST: runCore upFront-init
TEST: runCore upFront-end
INFO: run stage build_clock (init -> end)
TEST: runCore bldClkInit-init


Information: Starting clock_opt / build_clock (FLW-8000)
Information: Time: 2025-10-29 02:45:43 / Session: 0.27 hr / Command: 0.00 hr / Memory: 1306 MB (FLW-8100)

Information: Starting clock_opt / build_clock / Trial CTS (FLW-8000)
Information: Time: 2025-10-29 02:45:43 / Session: 0.27 hr / Command: 0.00 hr / Memory: 1306 MB (FLW-8100)
Running clock synthesis step.
Info: Enabling GR in trial CTO
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
************************************************************
* CTS STEP: Design Initialization for Trial Synthesis
************************************************************
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: CTS will work on the following scenarios. (CTS-101)
   func::nom    (Mode: func; Corner: nom)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00kOhm
   Capacitance : 1.00pF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.compile.enable_global_route = false
   cts.compile.enable_local_skew = true
   cts.optimize.enable_global_route = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   tsl18fs120_scl/dl04d1
   tsl18fs120_scl/bufbd7
   tsl18fs120_scl/buffd2
   tsl18fs120_scl/dl03d1
   tsl18fs120_scl/bufbdf
   tsl18fs120_scl/buffda
   tsl18fs120_scl/dl02d2
   tsl18fs120_scl/dl03d4
   tsl18fs120_scl/dl04d2
   tsl18fs120_scl/dl02d1
   tsl18fs120_scl/dl01d4
   tsl18fs120_scl/buffd3
   tsl18fs120_scl/bufbda
   tsl18fs120_scl/bufbdk
   tsl18fs120_scl/buffd4
   tsl18fs120_scl/dl04d4
   tsl18fs120_scl/dl02d4
   tsl18fs120_scl/bufbd4
   tsl18fs120_scl/dl01d2
   tsl18fs120_scl/bufbd3
   tsl18fs120_scl/bufbd1
   tsl18fs120_scl/dl01d1
   tsl18fs120_scl/buffd7
   tsl18fs120_scl/bufbd2
   tsl18fs120_scl/buffd1
   tsl18fs120_scl/dl03d2
   tsl18fs120_scl/inv0d2
   tsl18fs120_scl/invbda
   tsl18fs120_scl/inv0da
   tsl18fs120_scl/invbdk
   tsl18fs120_scl/inv0d1
   tsl18fs120_scl/inv0d7
   tsl18fs120_scl/invbd4
   tsl18fs120_scl/invbd2
   tsl18fs120_scl/inv0d0
   tsl18fs120_scl/invbd7
   tsl18fs120_scl/invbdf
   tsl18fs120_scl/inv0d4

ICG reference list:
   tsl18fs120_scl/gclrsn1
   tsl18fs120_scl/gclrsn2
   tsl18fs120_scl/gclrsn4
   tsl18fs120_scl/gclrsna
   tsl18fs120_scl/gclrsn7
   tsl18fs120_scl/gclfsna
   tsl18fs120_scl/gclfsn4
   tsl18fs120_scl/gclfsn7
   tsl18fs120_scl/gclfsn1
   tsl18fs120_scl/gclfsn2
   tsl18fs120_scl/gcnfnn2
   tsl18fs120_scl/gcnfnn4
   tsl18fs120_scl/gcnfnna
   tsl18fs120_scl/gcnfnn7
   tsl18fs120_scl/gcnfnn1
   tsl18fs120_scl/gcnrnn1
   tsl18fs120_scl/gcnrnn2
   tsl18fs120_scl/gcnrnn7
   tsl18fs120_scl/gcnrnna
   tsl18fs120_scl/gcnrnn4

Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (35000 35000) (1642200 1603000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 0.05 sec, cpu time is 0 hr : 0 min : 0.05 sec. (CTS-104)
************************************************************
* CTS STEP: Existing Clock Tree Removal
************************************************************

No buffer or inverter has been removed.
Information: The run time for existing clock tree removal is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer GC is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 29 total shapes.
Layer M2: cached 41 shapes out of 41 total shapes.
Cached 1415 vias out of 1585 total vias.
Total 0.0133 seconds to build cellmap data
INFO: creating 6(r) x 6(c) GridCells YDim 28 XDim 28
INFO: number of GridCells (0xbed84330): 36
INFO: creating 6(r) x 6(c) GridCells YDim 28 XDim 28
INFO: number of GridCells (0x9514b9b0): 36
Total 0.0132 seconds to load 704 cell instances into cellmap
Moveable cells: 704; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 4.3893, cell height 5.6000, cell area 24.5802 for total 704 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Info: 64 sinks and boundary insts are collected
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.03 sec, cpu time is 0 hr : 0 min : 0.03 sec. (CTS-104)
Setting target skew for clock: clk (mode func corner nom) as 0.300000
Drc Mode Option: auto
Corner Scaling is off, multiplier is 1.000000
ORB Clusering Route Center Bias is on
Automatic Zbuf-CTS Mode: total_powerInformation: Running Max-CTS
Enable multi-thread Tasks, number of thread is 1
Info: run cts with the following settings: _runCts 1 _runCto 1 _runSnapClockSinks 1
Information: The stitching and editing of coupling caps is turned OFF for design 'FIBO32_LIB:placement_done.design'. (TIM-125)
Information: The RC mode used is CTO for design 'fibo'. (NEX-022)
Information: Design Average RC for design placement_done  (NEX-011)
Information: r = 0.287990 ohm/um, via_r = 4.282661 ohm/cut, c = 0.157826 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.175174 ohm/um, via_r = 4.613636 ohm/cut, c = 0.144091 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 709, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
* CTS STEP: Clock Cell Relocation
************************************************************
A total of 0 clock cells have been relocated
Information: The run time for clock cell relocation is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
Information: The run time for netlink placement is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Gate-By-Gate Clock Tree Synthesis
************************************************************
Design rule constraints:
     max fanout  = 1000000
Computing criticality for all echelons
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Num of echelons 1
  Level 0 Num Nodes: 1
updateFoCnt for term clk
getFoCntForTermFromLoads return empty
FoCnt map:
Processing Echelon 1
Processing parameter set (max_tran 0.150000 max_cap 0.600000)
Design scenario: CTS_DRC_OFF_SCEN0 (corner = nom, mode = func)
Zbuf-HFS: gathering all scenarios
Scenario: Active:Y Setup:Y Leakage:Y Dynamic:Y MaxTran:N (-1) MaxCap:N (-1) Hold:Y Scen=CTS_DRC_OFF_SCEN0 (func:nom)
Zbuf Constraints: maxTran=inf maxCap=inf
Max-CTS: All active scenarios
   Mode: func  Corner: nom  Scenario: CTS_DRC_OFF_SCEN0
Max-CTS: All active leakage power scenarios
   Mode: func  Corner: nom  Scenario: CTS_DRC_OFF_SCEN0
Max-CTS: All active dynamic power scenarios
   Mode: func  Corner: nom  Scenario: CTS_DRC_OFF_SCEN0
orb constraints: using power mt scenarios
ORB: timingScenario CTS_DRC_OFF_SCEN0 timingCorner nom
INFO: Using corner nom for worst leakage corner
INFO: Using corner nom for worst dynamic corner
Using default layer TOP_M
new cutoff lpd: 3.53604e-06
maxCornerId = 1
corner=nom, tran factor=1.0000 (0.5312 / 0.5312)
ORB: Nominal = 0.2655820  Design MT = 0.142500  Target = 0.5311641 (2.000 nominal)  MaxRC = 0.000681
ORB: Fast Target = 0.079403 ( 0.299 nominal )
ORB: stageDelay=0.14173, stageLength=892474
bmap: stepx = stepy = 280000
creating bmap
DB units per micron : 10000
Core Area = 6 X 6 ()
   10% ...Number of Drivers Sized: 0 [0.00%]

-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 1 clock tree synthesis
 Driving pin = clk
 Clocks: 
     clk (func)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 0.600000
 Number of Sinks = 64
 Number of Gates = 0
 Number of Loads = 64
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clk
 Phase delay: (max r/f: 0.016308/nan  min r/f: 0.016308/nan) : clk
Information: The run time for gate-by-gate clock tree synthesis is 0 hr : 0 min : 0.26 sec, cpu time is 0 hr : 0 min : 0.26 sec. (CTS-104)
************************************************************
* CTS STEP: DRC Fixing Beyond Exceptions
************************************************************
Design rule constraints:
     max fanout  = 1000000
Num of echelons 0
Information: The run time for DRC fixing beyond exceptions is 0 hr : 0 min : 0.02 sec, cpu time is 0 hr : 0 min : 0.02 sec. (CTS-104)
There are 0 buffers and 0 inverters added (total area 0.00) by Clock Tree Synthesis.
Information: 0 out of 0 clock cells have been moved due to NDR or via ladder related legalization rules.
Info: Clock cell and register co-legalization is disabled since advanced legalizer is disabled.
==============================Displacement Report for clock sink==============================
Clock sink moved: 0 out of 64, orientation changed without moving: 0
Clock sink displacement max = 0.000000 um, average = 0.000000 um
Clock sink with large displacement: 0 (Threshold: 16.800000 um)
==============================================================================================
Information: The run time for snapping registers is 0 hr : 0 min : 0.02 sec, cpu time is 0 hr : 0 min : 0.02 sec. (CTS-104)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = TOP_M
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Port VDD of cell placement_done
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell placement_done
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.15 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.15 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
CTO: setting route_reuse..
************************************************************
* CTS STEP: Clock Net Global Routing
************************************************************
Performing initial clock net global routing ...
Information: The net parasitics of block fibo are cleared. (TIM-123)
Total number of global routed clock nets: 1
Information: The run time for clock net global routing is 0 hr : 0 min : 0.18 sec, cpu time is 0 hr : 0 min : 0.18 sec. (CTS-104)
Information: The stitching and editing of coupling caps is turned OFF for design 'FIBO32_LIB:placement_done.design'. (TIM-125)
Information: Design placement_done has 711 nets, 1 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'fibo'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 709, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CTSSC route status detected: clock (VR 0, GR 122, DR 0), data (VR 708, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = TOP_M
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Port VDD of cell placement_done
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell placement_done
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.15 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.15 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func::nom (Mode func Corner nom)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 30 gCells x 30 gCells
Average gCell capacity  2.09     on layer (1)    M1
Average gCell capacity  6.99     on layer (2)    M2
Average gCell capacity  6.02     on layer (3)    M3
Average gCell capacity  4.77     on layer (4)    TOP_M
Average number of tracks per gCell 9.80  on layer (1)    M1
Average number of tracks per gCell 10.00         on layer (2)    M2
Average number of tracks per gCell 8.97  on layer (3)    M3
Average number of tracks per gCell 5.00  on layer (4)    TOP_M
Number of gCells = 3600
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 1 
rtapi Thread-server 0: startup 
Mgr Thread-server 0: Ctor 

************************************************************
* CTS STEP: Initial DRC fixing
************************************************************

[cto] Starting InitDrc.1
start cto; name: placement_done; type: design; name: placement_done; type: design; name: placement_done; type: design; tot_drc_vio: 1; buf_ct: 0; buf_area: 0.000000; cell_area: 0.000000
start cto; name: func:clk; type: clock; name: func:clk; type: clock; name: func:clk; type: clock; latency: 0.006752; gskew: 0.006161; tot_drc_vio: 1; wtran: 0.050850; wcap: 0.000000; buf_ct: 0; buf_area: 0.000000; cell_area: 0.000000
-------------------------------------------------------------
Optimizing clock tree DRC
clock: clk mode: func root: clk
Clock QoR Before DRC Optimization:
Clock: clk, Mode: func, Root: clk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0062; ID = 0.0068; NetsWithDRC = 1; Worst Tran/Cap cost = 0.0508/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 853.6500; Clock = clk; Mode = func; Corner = nom; ClockRoot = clk. (CTS-037)

Begin Pre-Opt Drc Fixing
Starting multithread based drc fixing Pre opt drc fixing
Iteration 1 (effort: high)
Iteration 2 (effort: high)

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          1
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          1
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # Subgraph evaluation success rate in percent =     0.0000
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9970

-------------------------------------------------

Pre-Opt drc fixing cpu time 00:00:00.44u 00:00:00.00s 00:00:00.44e: 
Clock QoR After Pre-Opt Drc Fixing:
Clock: clk, Mode: func, Root: clk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0062; ID = 0.0068; NetsWithDRC = 1; Worst Tran/Cap cost = 0.0508/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 853.6500; Clock = clk; Mode = func; Corner = nom; ClockRoot = clk. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.44 sec, cpu time is 0 hr : 0 min : 0.44 sec.
Information: The run time for Initial DRC fixing is 0 hr : 0 min : 0.45 sec, cpu time is 0 hr : 0 min : 0.44 sec. (CTS-104)
[cto] Finished InitDrc.1: PASS

************************************************************
* CTS STEP: Path-based global latency and skew optimization
************************************************************

[cto] Starting GLS.1
Select the tightest corner nom on transition constraint
Selecting clock clk mode func corner:  nom      
-------------------------------------------------------------
Optimizing clock tree global latency and skew
clock: clk mode: func root: clk
Clock QoR Before Global latency and skew opt:
Clock: clk, Mode: func, Root: clk
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0062; ID = 0.0068; NetsWithDRC = 1; Worst Tran/Cap cost = 0.0508/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 853.6500; Clock = clk; Mode = func; Corner = nom; ClockRoot = clk. (CTS-037)

Begin Global Latency and Skew Optimization
Starting multithread based global latency and skew optimization

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          2
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          2
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # Subgraph evaluation success rate in percent =     0.0000
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9973

-------------------------------------------------

Info: tMessage report level 0 is reset for the flow ctoSkew
Information: global optimization has converged.

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          2
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          2
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # Subgraph evaluation success rate in percent =     0.0000
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9962

-------------------------------------------------

Global latency and skew opt cpu time 00:00:00.38u 00:00:00.00s 00:00:00.38e: 
Clock QoR After Global latency and skew opt:
Clock: clk, Mode: func, Root: clk
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0062; ID = 0.0068; NetsWithDRC = 1; Worst Tran/Cap cost = 0.0508/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 853.6500; Clock = clk; Mode = func; Corner = nom; ClockRoot = clk. (CTS-037)
Longest path:
  (0) 0.0068            0.0000          a_reg[14]/CP
Shortest path:
  (0) 0.0006            0.0000          a_reg[6]/CP
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.39 sec, cpu time is 0 hr : 0 min : 0.38 sec.
Information: The run time for Path-based global latency and skew optimization is 0 hr : 0 min : 0.39 sec, cpu time is 0 hr : 0 min : 0.38 sec. (CTS-104)
[cto] Finished GLS.1: PASS

************************************************************
* CTS STEP: Area recovery
************************************************************

[cto] Starting AR.1
Select the tightest corner nom on transition constraint
Selecting clock clk mode func corner:  nom      
-------------------------------------------------------------
Optimizing clock tree area
clock: clk mode: func root: clk
Starting multithread based area recovery and subtree balancing
Iteration 2 (effort: low)

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9958

-------------------------------------------------

Clock QoR After Area Recovery and Subtree Balancing:
Clock: clk, Mode: func, Root: clk
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0062; ID = 0.0068; NetsWithDRC = 1; Worst Tran/Cap cost = 0.0508/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 853.6500; Clock = clk; Mode = func; Corner = nom; ClockRoot = clk. (CTS-037)
Area recovery and subtree balancing cpu time 00:00:00.04u 00:00:00.00s 00:00:00.04e: 
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.04 sec, cpu time is 0 hr : 0 min : 0.04 sec.
Information: The run time for Area recovery is 0 hr : 0 min : 0.04 sec, cpu time is 0 hr : 0 min : 0.04 sec. (CTS-104)
[cto] Finished AR.1: PASS

************************************************************
* CTS STEP: Final DRC fixing
************************************************************

[cto] Starting PostDrc.1
-------------------------------------------------------------
Optimizing clock tree DRC
clock: clk mode: func root: clk
Clock QoR Before DRC Optimization:
Clock: clk, Mode: func, Root: clk
Information: CTS QoR Pre Final DRC Fixing: GlobalSkew = 0.0062; ID = 0.0068; NetsWithDRC = 1; Worst Tran/Cap cost = 0.0508/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 853.6500; Clock = clk; Mode = func; Corner = nom; ClockRoot = clk. (CTS-037)

Begin Post-Opt Drc Fixing
Starting multithread based drc fixing Post opt drc fixing

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          2
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          2
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # Subgraph evaluation success rate in percent =     0.0000
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9968

-------------------------------------------------

Post-Opt drc fixing cpu time 00:00:00.05u 00:00:00.00s 00:00:00.05e: 
Clock QoR After Post-Opt Drc Fixing:
Clock: clk, Mode: func, Root: clk
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0062; ID = 0.0068; NetsWithDRC = 1; Worst Tran/Cap cost = 0.0508/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 853.6500; Clock = clk; Mode = func; Corner = nom; ClockRoot = clk. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.05 sec, cpu time is 0 hr : 0 min : 0.05 sec.
Information: The run time for Final DRC fixing is 0 hr : 0 min : 0.05 sec, cpu time is 0 hr : 0 min : 0.05 sec. (CTS-104)
[cto] Finished PostDrc.1: PASS

************************************************************
* CTS STEP: Local skew optimization
************************************************************

[cto] Starting SolverBasedCto.1
Information: The stitching and editing of coupling caps is turned OFF for design 'FIBO32_LIB:placement_done.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 709, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Mode:func             Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
clk          Yes     0.0040  0.0040  0.0040  0.0040   nom

Information: The stitching and editing of coupling caps is turned OFF for design 'FIBO32_LIB:placement_done.design'. (TIM-125)
Information: Design Average RC for design placement_done  (NEX-011)
Information: r = 0.287990 ohm/um, via_r = 4.282661 ohm/cut, c = 0.157826 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.175174 ohm/um, via_r = 4.613636 ohm/cut, c = 0.144091 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 709, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 709, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock: clk, Mode: func, Root: clk
Information: CTS QoR Pre Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 1; Worst Tran/Cap cost = 0.0508/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 853.6500; Clock = clk; Mode = func; Corner = nom; ClockRoot = clk. (CTS-037)
Buffer/Inverter reference list for clock tree synthesis:
   tsl18fs120_scl/dl04d1
   tsl18fs120_scl/bufbd7
   tsl18fs120_scl/buffd2
   tsl18fs120_scl/dl03d1
   tsl18fs120_scl/bufbdf
   tsl18fs120_scl/buffda
   tsl18fs120_scl/dl02d2
   tsl18fs120_scl/dl03d4
   tsl18fs120_scl/dl04d2
   tsl18fs120_scl/dl02d1
   tsl18fs120_scl/dl01d4
   tsl18fs120_scl/buffd3
   tsl18fs120_scl/bufbda
   tsl18fs120_scl/bufbdk
   tsl18fs120_scl/buffd4
   tsl18fs120_scl/dl04d4
   tsl18fs120_scl/dl02d4
   tsl18fs120_scl/bufbd4
   tsl18fs120_scl/dl01d2
   tsl18fs120_scl/bufbd3
   tsl18fs120_scl/bufbd1
   tsl18fs120_scl/dl01d1
   tsl18fs120_scl/buffd7
   tsl18fs120_scl/bufbd2
   tsl18fs120_scl/buffd1
   tsl18fs120_scl/dl03d2
   tsl18fs120_scl/inv0d2
   tsl18fs120_scl/invbda
   tsl18fs120_scl/inv0da
   tsl18fs120_scl/invbdk
   tsl18fs120_scl/inv0d1
   tsl18fs120_scl/inv0d7
   tsl18fs120_scl/invbd4
   tsl18fs120_scl/invbd2
   tsl18fs120_scl/inv0d0
   tsl18fs120_scl/invbd7
   tsl18fs120_scl/invbdf
   tsl18fs120_scl/inv0d4

ICG reference list:
   tsl18fs120_scl/gclrsn1
   tsl18fs120_scl/gclrsn2
   tsl18fs120_scl/gclrsn4
   tsl18fs120_scl/gclrsna
   tsl18fs120_scl/gclrsn7
   tsl18fs120_scl/gclfsna
   tsl18fs120_scl/gclfsn4
   tsl18fs120_scl/gclfsn7
   tsl18fs120_scl/gclfsn1
   tsl18fs120_scl/gclfsn2
   tsl18fs120_scl/gcnfnn2
   tsl18fs120_scl/gcnfnn4
   tsl18fs120_scl/gcnfnna
   tsl18fs120_scl/gcnfnn7
   tsl18fs120_scl/gcnfnn1
   tsl18fs120_scl/gcnrnn1
   tsl18fs120_scl/gcnrnn2
   tsl18fs120_scl/gcnrnn7
   tsl18fs120_scl/gcnrnna
   tsl18fs120_scl/gcnrnn4


register reference list:
   tsl18fs120_scl/dfnrq2
   tsl18fs120_scl/dfnrq1
   tsl18fs120_scl/dfnrq4
   tsl18fs120_scl/sdpfb1
   tsl18fs120_scl/sdpfb2
   tsl18fs120_scl/sdpfb4
   tsl18fs120_scl/senrb4
   tsl18fs120_scl/senrb1
   tsl18fs120_scl/senrb2
   tsl18fs120_scl/sdbrb2
   tsl18fs120_scl/sdbrb4
   tsl18fs120_scl/sdbrb1
   tsl18fs120_scl/dfprb4
   tsl18fs120_scl/dfprb1
   tsl18fs120_scl/dfprb2
   tsl18fs120_scl/senrq4
   tsl18fs120_scl/senrq1
   tsl18fs120_scl/senrq2
   tsl18fs120_scl/lachq4
   tsl18fs120_scl/lachq2
   tsl18fs120_scl/lachq1
   tsl18fs120_scl/dfcfq1
   tsl18fs120_scl/dfcfq4
   tsl18fs120_scl/dfcfq2
   tsl18fs120_scl/denrq1
   tsl18fs120_scl/denrq2
   tsl18fs120_scl/denrq4
   tsl18fs120_scl/lanlb2
   tsl18fs120_scl/lanlb1
   tsl18fs120_scl/lanlb4
   tsl18fs120_scl/seprq4
   tsl18fs120_scl/seprq1
   tsl18fs120_scl/seprq2
   tsl18fs120_scl/lanhq1
   tsl18fs120_scl/lanhq2
   tsl18fs120_scl/lanhq4
   tsl18fs120_scl/sdprb4
   tsl18fs120_scl/sdprb1
   tsl18fs120_scl/sdprb2
   tsl18fs120_scl/secrq4
   tsl18fs120_scl/secrq2
   tsl18fs120_scl/secrq1
   tsl18fs120_scl/skbrb1
   tsl18fs120_scl/skbrb4
   tsl18fs120_scl/skbrb2
   tsl18fs120_scl/depfq4
   tsl18fs120_scl/depfq1
   tsl18fs120_scl/depfq2
   tsl18fs120_scl/dfcrq4
   tsl18fs120_scl/dfcrq1
   tsl18fs120_scl/dfcrq2
   tsl18fs120_scl/sdnrq4
   tsl18fs120_scl/sdnrq2
   tsl18fs120_scl/sdnrq1
   tsl18fs120_scl/sdnfb2
   tsl18fs120_scl/sdnfb4
   tsl18fs120_scl/sdnfb1
   tsl18fs120_scl/sdbfb4
   tsl18fs120_scl/sdbfb2
   tsl18fs120_scl/sdbfb1
   tsl18fs120_scl/dfcrb1
   tsl18fs120_scl/dfcrb4
   tsl18fs120_scl/dfcrb2
   tsl18fs120_scl/dfbfb1
   tsl18fs120_scl/dfbfb4
   tsl18fs120_scl/dfbfb2
   tsl18fs120_scl/srlab4
   tsl18fs120_scl/srlab2
   tsl18fs120_scl/srlab1
   tsl18fs120_scl/decfq4
   tsl18fs120_scl/decfq1
   tsl18fs120_scl/decfq2
   tsl18fs120_scl/sepfq4
   tsl18fs120_scl/sepfq1
   tsl18fs120_scl/sepfq2
   tsl18fs120_scl/sdcfb2
   tsl18fs120_scl/sdcfb1
   tsl18fs120_scl/sdcfb4
   tsl18fs120_scl/sdcrb1
   tsl18fs120_scl/sdcrb4
   tsl18fs120_scl/sdcrb2
   tsl18fs120_scl/sdnrb4
   tsl18fs120_scl/sdnrb2
   tsl18fs120_scl/sdnrb1
   tsl18fs120_scl/dfbrb2
   tsl18fs120_scl/dfbrb4
   tsl18fs120_scl/dfbrb1
   tsl18fs120_scl/lanht4
   tsl18fs120_scl/lanht2
   tsl18fs120_scl/lanht1
   tsl18fs120_scl/lanhn1
   tsl18fs120_scl/lanhn2
   tsl18fs120_scl/lanhn4
   tsl18fs120_scl/dfcfb4
   tsl18fs120_scl/dfcfb1
   tsl18fs120_scl/dfcfb2
   tsl18fs120_scl/sdcfq1
   tsl18fs120_scl/sdcfq4
   tsl18fs120_scl/sdcfq2
   tsl18fs120_scl/lanlq4
   tsl18fs120_scl/lanlq2
   tsl18fs120_scl/lanlq1
   tsl18fs120_scl/sdcrq4
   tsl18fs120_scl/sdcrq2
   tsl18fs120_scl/sdcrq1
   tsl18fs120_scl/dfnfb2
   tsl18fs120_scl/dfnfb4
   tsl18fs120_scl/dfnfb1
   tsl18fs120_scl/laclq1
   tsl18fs120_scl/laclq2
   tsl18fs120_scl/laclq4
   tsl18fs120_scl/dfcrn2
   tsl18fs120_scl/dfcrn4
   tsl18fs120_scl/dfcrn1
   tsl18fs120_scl/lanln4
   tsl18fs120_scl/lanln2
   tsl18fs120_scl/lanln1
   tsl18fs120_scl/decrq2
   tsl18fs120_scl/decrq4
   tsl18fs120_scl/decrq1
   tsl18fs120_scl/mffnrb4
   tsl18fs120_scl/mffnrb1
   tsl18fs120_scl/mffnrb2
   tsl18fs120_scl/secfq4
   tsl18fs120_scl/secfq1
   tsl18fs120_scl/secfq2
   tsl18fs120_scl/deprq4
   tsl18fs120_scl/deprq2
   tsl18fs120_scl/deprq1
   tsl18fs120_scl/jkbrb1
   tsl18fs120_scl/jkbrb2
   tsl18fs120_scl/jkbrb4
   tsl18fs120_scl/dfnrb1
   tsl18fs120_scl/dfnrb2
   tsl18fs120_scl/dfnrb4
   tsl18fs120_scl/dfpfb2
   tsl18fs120_scl/dfpfb1
   tsl18fs120_scl/dfpfb4
   tsl18fs120_scl/dfnrn2
   tsl18fs120_scl/dfnrn1
   tsl18fs120_scl/dfnrn4
   tsl18fs120_scl/sdnrn4
   tsl18fs120_scl/sdnrn2
   tsl18fs120_scl/sdnrn1
   tsl18fs120_scl/sdcrn4
   tsl18fs120_scl/sdcrn2
   tsl18fs120_scl/sdcrn1
   tsl18fs120_scl/labhb2
   tsl18fs120_scl/labhb1
   tsl18fs120_scl/labhb4
   tsl18fs120_scl/lanhb2
   tsl18fs120_scl/lanhb1
   tsl18fs120_scl/lanhb4

Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
Clock cell spacing rule list:
   No clock cell spacing rule is found.
CCD MOO settings for (cto1, last_qor_strategy): 4 engines
    Engine R2R_TNS has 7 objectives, 3 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 1
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 99, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
    Engine HOLD_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            HOLD_TNS: priority 10, weight 2.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.025000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.004000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine NONE_POWER has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 1, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 100.000000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            NONE_POWER: priority 10, weight 20.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 20, weight 10.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            R2R_TNS: priority 30, weight 2.000000, degradationPercentAllowed 0.050000, step back 0.100000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 40, weight 1.000000, degradationPercentAllowed 0.000000, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_POWER, BUFFER_REMOVAL_CLOCK_POWER, 
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
CCD blasted path groups
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins
CCD initialization runtime: cpu 0.022665, elapsed 0.022768, speed up 0.995476.

CCD-Info: App options set by user
   clock_opt.flow.enable_ccd = true

CCD: Netlist change observers are disabled for incremental timing updates
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 122, DR 0), data (VR 708, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Information: Activity propagation will be performed for scenario func::nom.
Information: Doing activity propagation for mode 'func' and corner 'nom' with effort level 'low'. (POW-024)
Information: Timer-derived activity data is cached on scenario func::nom (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 4 ****
Total power = 2.879370, Leakage = 0.000378, Internal = 2.558262, Switching = 0.320730

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -1.042512, TNS = -23.722891, NVP = 31
 Design (hold) WNHS = 0.459675, TNHS = 0.000000, NHVP = 0

    Scenario func::nom  WNS = -1.042512, TNS = -23.722891, NVP = 31
    Scenario func::nom  WNHS = 0.459675, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -1.043, TNS = -23.723, NVP = 31, UNWEIGHTED_TNS = -23.723, WNHS = 0.460, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=-1.042512, tns=-23.722891, nvp=31)
 All scenarios used by CCD
    scenario 0: func::nom , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap
          mode: func, id = 1
          corner: nom, id = 1
          isSetup: wns = -1.042512, unweighted tns = -23.722891
          isHold: wns = 0.459675, unweighted tns = 0.000000

Enable clock slack update

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          0.993597
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.993528
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     1.000000

-------------------------------------------------


CCD: After FMAX optimization:cto1_R2R_TNS0
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -1.042512, TNS = -23.722891, NVP = 31
 Design (hold) WNHS = 0.459675, TNHS = 0.000000, NHVP = 0

    Scenario func::nom  WNS = -1.042512, TNS = -23.722891, NVP = 31
    Scenario func::nom  WNHS = 0.459675, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -1.043, TNS = -23.723, NVP = 31, UNWEIGHTED_TNS = -23.723, WNHS = 0.460, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=-1.042512, tns=-23.722891, nvp=31)

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          0.997087
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.997311
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     1.000000

-------------------------------------------------


CCD: After FMAX optimization:cto1_R2R_TNS2
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -1.042512, TNS = -23.722891, NVP = 31
 Design (hold) WNHS = 0.459675, TNHS = 0.000000, NHVP = 0

    Scenario func::nom  WNS = -1.042512, TNS = -23.722891, NVP = 31
    Scenario func::nom  WNHS = 0.459675, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -1.043, TNS = -23.723, NVP = 31, UNWEIGHTED_TNS = -23.723, WNHS = 0.460, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=-1.042512, tns=-23.722891, nvp=31)

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          0.996954
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.996893
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     0.992424

-------------------------------------------------


CCD: After FMAX optimization:cto1_NONE_POWER3
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -1.042512, TNS = -23.722891, NVP = 31
 Design (hold) WNHS = 0.459675, TNHS = 0.000000, NHVP = 0

    Scenario func::nom  WNS = -1.042512, TNS = -23.722891, NVP = 31
    Scenario func::nom  WNHS = 0.459675, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -1.043, TNS = -23.723, NVP = 31, UNWEIGHTED_TNS = -23.723, WNHS = 0.460, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=-1.042512, tns=-23.722891, nvp=31)
 CCD flow runtime: cpu 0.350918, elapsed 0.381244, speed up 0.920455.
CCD unblasted path groups
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Clock: clk, Mode: func, Root: clk
Information: CTS QoR Post Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 1; Worst Tran/Cap cost = 0.0508/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 853.6500; Clock = clk; Mode = func; Corner = nom; ClockRoot = clk. (CTS-037)
Information: The run time for Local skew optimization is 0 hr : 0 min : 0.51 sec, cpu time is 0 hr : 0 min : 0.48 sec. (CTS-104)
[cto] Finished SolverBasedCto.1: PASS
rtapi Thread-server 0: shutdown 
Mgr Thread-server 0: Dtor 

No. startProblems      =     7 

No. doRoutes           =    74 
No. doUnroutes         =    37 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =    74 
No. undoUnroutes       =    37 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
[icc2-lic Wed Oct 29 02:45:45 2025] Command 'route_group' requires licenses
[icc2-lic Wed Oct 29 02:45:45 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Wed Oct 29 02:45:45 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:45:45 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Wed Oct 29 02:45:45 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Wed Oct 29 02:45:45 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Wed Oct 29 02:45:45 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:45:45 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Wed Oct 29 02:45:45 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:45:45 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Wed Oct 29 02:45:45 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:45:45 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Wed Oct 29 02:45:45 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Wed Oct 29 02:45:45 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Wed Oct 29 02:45:45 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:45:45 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Wed Oct 29 02:45:45 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:45:45 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Wed Oct 29 02:45:45 2025] Check-out of alternate set of keys directly with queueing was successful
Information: The net parasitics of block fibo are cleared. (TIM-123)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = TOP_M
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Port VDD of cell placement_done
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell placement_done
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.15 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.15 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   14  Alloctr   15  Proc 6112 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,167.72um,163.80um)
Number of routing layers = 4
layer M1, dir Hor, min width = 0.23um, min space = 0.23um pitch = 0.56um
layer M2, dir Ver, min width = 0.28um, min space = 0.28um pitch = 0.56um
layer M3, dir Hor, min width = 0.28um, min space = 0.28um pitch = 0.61um
layer TOP_M, dir Ver, min width = 0.44um, min space = 0.46um pitch = 1.12um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   18  Alloctr   19  Proc 6112 
Net statistics:
Total number of nets     = 711
Number of nets to route  = 1
Number of nets with min-layer-mode soft = 1
Number of nets with min-layer-mode soft-cost-low = 1
3 nets are fully connected,
 of which 2 are detail routed and 1 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0     Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   18  Alloctr   19  Proc 6112 
Number of partitions: 1 (1 x 1)
Size of partitions: 30 gCells x 30 gCells
Average gCell capacity  2.09     on layer (1)    M1
Average gCell capacity  6.99     on layer (2)    M2
Average gCell capacity  6.02     on layer (3)    M3
Average gCell capacity  4.77     on layer (4)    TOP_M
Average number of tracks per gCell 9.80  on layer (1)    M1
Average number of tracks per gCell 10.00         on layer (2)    M2
Average number of tracks per gCell 8.97  on layer (3)    M3
Average number of tracks per gCell 5.00  on layer (4)    TOP_M
Number of gCells = 3600
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   19  Alloctr   19  Proc 6112 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   19  Alloctr   19  Proc 6112 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   19  Alloctr   19  Proc 6112 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   19  Alloctr   19  Proc 6112 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~6372.0000um (1137 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 30 gCells x 30 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Initial Routing] Total (MB): Used   87  Alloctr   87  Proc 6112 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. TOP_M      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 816.18
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 0.00
Initial. Layer M3 wire length = 377.42
Initial. Layer TOP_M wire length = 438.76
Initial. Total Number of Contacts = 206
Initial. Via VIA12A count = 63
Initial. Via VIA23 count = 63
Initial. Via VIA34 count = 80
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   69  Alloctr   69  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   87  Alloctr   87  Proc 6112 

Congestion utilization per direction:
Average vertical track utilization   =  1.57 %
Peak    vertical track utilization   = 22.22 %
Average horizontal track utilization =  1.67 %
Peak    horizontal track utilization = 20.00 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Global Routing] Total (MB): Used   87  Alloctr   87  Proc 6112 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   46  Alloctr   47  Proc 6112 
Skip track assign
Skip detail route
Updating the database ...
There are 0 buffers added and 0 inverters added by Clock Tree Optimization.
************************************************************
* CTS STEP: Postlude
************************************************************
Info: 64 sinks and boundary insts are set as application_fixed
Information: The run time for postlude is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 1 flat clock tree nets.
There are 0 non-sink instances (total area 0.00) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 0 buffers and 0 inverters (total area 0.00).
 Compilation of clock trees finished successfully
 Run time for cts 00:00:02.49u 00:00:00.00s 00:00:02.57e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.

No clock balance group was found, so skip the balance
Info: restoring CTS-GR option to: 0
Info: clearinf CTO-GR option
Information: Ending clock_opt / build_clock / Trial CTS (FLW-8001)
Information: Time: 2025-10-29 02:45:45 / Session: 0.27 hr / Command: 0.00 hr / Memory: 1414 MB (FLW-8100)

Information: The stitching and editing of coupling caps is turned OFF for design 'FIBO32_LIB:placement_done.design'. (TIM-125)
Information: Design placement_done has 711 nets, 1 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'fibo'. (NEX-022)
Information: Design Average RC for design placement_done  (NEX-011)
Information: r = 0.287990 ohm/um, via_r = 4.282661 ohm/cut, c = 0.157826 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.175174 ohm/um, via_r = 4.613636 ohm/cut, c = 0.144091 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 709, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 709, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock-opt command begin                   CPU:   144 s (  0.04 hr )  ELAPSE:   965 s (  0.27 hr )  MEM-PEAK:  1414 MB
Info: update em.

Clock-opt timing update complete          CPU:   144 s (  0.04 hr )  ELAPSE:   965 s (  0.27 hr )  MEM-PEAK:  1414 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario func::nom.
Information: Doing activity propagation for mode 'func' and corner 'nom' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func::nom (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
INFO: Switching Activity propagation took     0.00004 sec
INFO: Propagating Switching Activity for all power flows 

Clock-opt initial QoR
_____________________
Scenario Mapping Table
1: func::nom

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   1.0425    23.7229     31   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   1.0425    23.7229  23.7229     31   0.0000     0.0000      0       32     0.8944        0 378176.719
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   1.0425    23.7229  23.7229     31   0.0000     0.0000      0       32     0.8944        0 378176.719     17304.45        704        138        104
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt initial QoR Summary    1.0425    23.7229  23.7229     31   0.0000     0.0000      0       32        0 378176.719     17304.45        704
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Clock-opt initialization complete         CPU:   146 s (  0.04 hr )  ELAPSE:   967 s (  0.27 hr )  MEM-PEAK:  1414 MB
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (35000 35000) (1642200 1603000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

    Scenario func::nom  WNS = 1.042512, TNS = 23.722891, NVP = 31
    Scenario func::nom  WNHS = invalid, TNHS = 0.000000, NHVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:16:07     1.043    23.723 17304.447     0.945     0.000       136       104         0     0.000      1414 

Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0045 seconds to build cellmap data
INFO: creating 10(r) x 10(c) GridCells YDim 16.8 XDim 16.8
INFO: number of GridCells (0x9b510910): 100
INFO: creating 10(r) x 10(c) GridCells YDim 16.8 XDim 16.8
INFO: number of GridCells (0x9b510910): 100
Total 0.0090 seconds to load 704 cell instances into cellmap
Moveable cells: 640; Application fixed cells: 64; Macro cells: 0; User fixed cells: 0
Average cell width 4.3893, cell height 5.6000, cell area 24.5802 for total 704 placed and application fixed cells
Clock-opt optimization Phase 5 Iter  1         23.72       23.72      0.00        31      17304.45   378176.72         704              0.27      1414

APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
Clock-opt optimization Phase 6 Iter  1         23.72       23.72      0.00        31      17304.45   378176.72         704              0.27      1414
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer TOP_M
new cutoff lpd: 3.53604e-06
maxCornerId = 1
corner=nom, tran factor=1.0000 (0.5312 / 0.5312)
bmap: stepx = stepy = 280000
creating bmap
DB units per micron : 10000
Core Area = 6 X 6 ()
INFO: New Levelizer turned on
Clock-opt optimization Phase 6 Iter  2         23.72       23.72      0.00        31      17304.45   378176.72         704              0.27      1414
Clock-opt optimization Phase 6 Iter  3         23.72       23.72      0.00        31      17304.45   378176.72         704              0.27      1414
Clock-opt optimization Phase 6 Iter  4         23.72       23.72      0.00        31      17304.45   378176.72         704              0.27      1414

Layer name: M1, Mask name: metal1, Layer number: 40
Layer name: M2, Mask name: metal2, Layer number: 42
Layer name: M3, Mask name: metal3, Layer number: 44
Layer name: TOP_M, Mask name: metal4, Layer number: 50
CCL: Total Usage Adjustment : 1
INFO: Derive row count 7 from GR congestion map (30/4)
INFO: Derive col count 7 from GR congestion map (30/4)
Convert timing mode ...
Clock-opt optimization Phase 7 Iter  1         23.72       23.72      0.00         1      17812.48   398766.34         728              0.27      1414
Clock-opt optimization Phase 7 Iter  2         23.72       23.72      0.00         1      17812.48   398766.34         728              0.27      1414
Clock-opt optimization Phase 7 Iter  3         23.72       23.72      0.00         1      17812.48   398766.34         728              0.27      1414
Clock-opt optimization Phase 7 Iter  4         23.72       23.72      0.00         1      17812.48   398766.34         728              0.27      1414
Corner Scaling is off, multiplier is 1.000000
Using default layer TOP_M
new cutoff lpd: 3.53604e-06
maxCornerId = 1
corner=nom, tran factor=1.0000 (0.5312 / 0.5312)
bmap: stepx = stepy = 280000
creating bmap
DB units per micron : 10000
Core Area = 6 X 6 ()
Clock-opt optimization Phase 7 Iter  5         23.72       23.72      0.00         1      17812.48   398766.34         728              0.27      1414
Clock-opt optimization Phase 7 Iter  6         23.72       23.72      0.00         1      17812.48   398766.34         728              0.27      1414
Clock-opt optimization Phase 7 Iter  7         23.72       23.72      0.00         1      17812.48   398766.34         728              0.27      1414
Clock-opt optimization Phase 7 Iter  8         23.72       23.72      0.00         1      17812.48   398766.34         728              0.27      1414
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 7 Iter  9         23.72       23.72      0.00         1      17812.48   398766.34         728              0.27      1414
Clock-opt optimization Phase 7 Iter 10         23.72       23.72      0.00         1      17812.48   398766.34         728              0.27      1414
Clock-opt optimization Phase 7 Iter 11         23.72       23.72      0.00         1      17812.48   398766.34         728              0.27      1414
Clock-opt optimization Phase 7 Iter 12         23.72       23.72      0.00         1      17812.48   398766.34         728              0.27      1414
Clock-opt optimization Phase 7 Iter 13         23.72       23.72      0.00         1      17812.48   398766.34         728              0.27      1414
Clock-opt optimization Phase 7 Iter 14         23.72       23.72      0.00         1      17812.48   398766.34         728              0.27      1414
Clock-opt optimization Phase 7 Iter 15         23.72       23.72      0.00         1      17812.48   398766.34         728              0.27      1414
Clock-opt optimization Phase 7 Iter 16         23.72       23.72      0.00         1      17812.48   398766.34         728              0.27      1414
Clock-opt optimization Phase 7 Iter 17         23.72       23.72      0.00         1      17812.48   398766.34         728              0.27      1414
Clock-opt optimization Phase 7 Iter 18         23.72       23.72      0.00         1      17812.48   398766.34         728              0.27      1414
Clock-opt optimization Phase 7 Iter 19         23.72       23.72      0.00         1      17812.48   398766.34         728              0.27      1414

Clock-opt optimization Phase 8 Iter  1         23.72       23.72      0.00         1      17693.31   393333.03         719              0.27      1414

Information: Starting clock_opt / build_clock / CTS (FLW-8000)
Information: Time: 2025-10-29 02:45:53 / Session: 0.27 hr / Command: 0.00 hr / Memory: 1414 MB (FLW-8100)
Clock-opt optimization Phase 9 Iter  1         24.36       24.36      0.00        11      17693.31   393333.03         719              0.27      1414
Info: Enabling GR in final CTS
Info: Enabling GR in final CTO
************************************************************
* CTS STEP: Design Initialization for Clock Synthesis
************************************************************
Information: CTS will work on the following scenarios. (CTS-101)
   func::nom    (Mode: func; Corner: nom)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00kOhm
   Capacitance : 1.00pF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.compile.enable_cell_relocation = none
   cts.compile.enable_global_route = true
   cts.compile.enable_local_skew = true
   cts.optimize.enable_global_route = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   tsl18fs120_scl/dl04d1
   tsl18fs120_scl/bufbd7
   tsl18fs120_scl/buffd2
   tsl18fs120_scl/dl03d1
   tsl18fs120_scl/bufbdf
   tsl18fs120_scl/buffda
   tsl18fs120_scl/dl02d2
   tsl18fs120_scl/dl03d4
   tsl18fs120_scl/dl04d2
   tsl18fs120_scl/dl02d1
   tsl18fs120_scl/dl01d4
   tsl18fs120_scl/buffd3
   tsl18fs120_scl/bufbda
   tsl18fs120_scl/bufbdk
   tsl18fs120_scl/buffd4
   tsl18fs120_scl/dl04d4
   tsl18fs120_scl/dl02d4
   tsl18fs120_scl/bufbd4
   tsl18fs120_scl/dl01d2
   tsl18fs120_scl/bufbd3
   tsl18fs120_scl/bufbd1
   tsl18fs120_scl/dl01d1
   tsl18fs120_scl/buffd7
   tsl18fs120_scl/bufbd2
   tsl18fs120_scl/buffd1
   tsl18fs120_scl/dl03d2
   tsl18fs120_scl/inv0d2
   tsl18fs120_scl/invbda
   tsl18fs120_scl/inv0da
   tsl18fs120_scl/invbdk
   tsl18fs120_scl/inv0d1
   tsl18fs120_scl/inv0d7
   tsl18fs120_scl/invbd4
   tsl18fs120_scl/invbd2
   tsl18fs120_scl/inv0d0
   tsl18fs120_scl/invbd7
   tsl18fs120_scl/invbdf
   tsl18fs120_scl/inv0d4

ICG reference list:
   tsl18fs120_scl/gclrsn1
   tsl18fs120_scl/gclrsn2
   tsl18fs120_scl/gclrsn4
   tsl18fs120_scl/gclrsna
   tsl18fs120_scl/gclrsn7
   tsl18fs120_scl/gclfsna
   tsl18fs120_scl/gclfsn4
   tsl18fs120_scl/gclfsn7
   tsl18fs120_scl/gclfsn1
   tsl18fs120_scl/gclfsn2
   tsl18fs120_scl/gcnfnn2
   tsl18fs120_scl/gcnfnn4
   tsl18fs120_scl/gcnfnna
   tsl18fs120_scl/gcnfnn7
   tsl18fs120_scl/gcnfnn1
   tsl18fs120_scl/gcnrnn1
   tsl18fs120_scl/gcnrnn2
   tsl18fs120_scl/gcnrnn7
   tsl18fs120_scl/gcnrnna
   tsl18fs120_scl/gcnrnn4

Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (35000 35000) (1642200 1603000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 0.06 sec, cpu time is 0 hr : 0 min : 0.06 sec. (CTS-104)
Info: run final cts with the following settings: _runCts 0 _runCto 1 _runSnapClockSinks 0
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer GC is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 57 total shapes.
Layer M2: cached 41 shapes out of 41 total shapes.
Cached 1415 vias out of 1791 total vias.
Total 0.0132 seconds to build cellmap data
INFO: creating 6(r) x 6(c) GridCells YDim 28 XDim 28
INFO: number of GridCells (0x970614d0): 36
INFO: creating 6(r) x 6(c) GridCells YDim 28 XDim 28
INFO: number of GridCells (0xa1449ec0): 36
Total 0.0139 seconds to load 719 cell instances into cellmap
Moveable cells: 655; Application fixed cells: 64; Macro cells: 0; User fixed cells: 0
Average cell width 4.3943, cell height 5.6000, cell area 24.6082 for total 719 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.03 sec, cpu time is 0 hr : 0 min : 0.03 sec. (CTS-104)
Drc Mode Option: auto
Enable multi-thread Tasks, number of thread is 1
Information: The stitching and editing of coupling caps is turned OFF for design 'FIBO32_LIB:placement_done.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 724, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: 0 out of 0 clock cells have been moved due to NDR or via ladder related legalization rules.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = TOP_M
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Port VDD of cell placement_done
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell placement_done
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.15 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.15 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Cell add_9/ctmTdsLR_5_1113 is placed overlapping with other cells at {{103.740 137.900} {105.980 143.500}}. (ZRT-763)
Information: The run time for balance point scaling is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Pre-Optimization DRC Fixing
************************************************************
-------------------------------------------------------------
Fixing clock: clk mode: func root: clk

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: clk, Mode: func, Root: clk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0062; ID = 0.0068; NetsWithDRC = 1; Worst Tran/Cap cost = 0.0508/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 853.6500; Clock = clk; Mode = func; Corner = nom; ClockRoot = clk. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 18 time(s) for 48 net(s) and restored ZGR 5 time(s) for 5 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: clk, Mode: func, Root: clk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0062; ID = 0.0068; NetsWithDRC = 1; Worst Tran/Cap cost = 0.0508/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 853.6500; Clock = clk; Mode = func; Corner = nom; ClockRoot = clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.92 sec, cpu time is 0 hr : 0 min : 0.92 sec.
Information: The run time for pre-optimization DRC fixing is 0 hr : 0 min : 0.92 sec, cpu time is 0 hr : 0 min : 0.92 sec. (CTS-104)
All together, ran incremental ZGR 18 time(s) for 48 net(s) and restoring ZGR invoked 6 time(s) for 6 net(s)
There are 0 buffers added and 0 inverters added by Clock Tree Optimization.
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
************************************************************
* CTS STEP: Multi-objective Clock Optimization
************************************************************
Information: The stitching and editing of coupling caps is turned OFF for design 'FIBO32_LIB:placement_done.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 724, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 724, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario func::nom pathgroup **clock_gating_default**
Information: CCD will use corner nom for honoring max prepone/postpone limits
CCD-Info: Adjusting IO clock latencies to improve timing (ccd.adjust_io_clock_latency = true)
@ CG solver holdWeight = 0.100000
@ CG solver setupWeight = 1.000000
@ CG solver delayCostWeight = 5.000000
@ CG solver zeroDirWeight = 5.000000
@ CG solver wnsWeight = 10.000000
INFO: Clock latencies not changed
CUS IO adjustment after BDCCD done not change IO
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CTSSC route status detected: clock (VR 0, GR 122, DR 0), data (VR 723, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = TOP_M
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Port VDD of cell placement_done
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell placement_done
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.15 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.15 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Cell add_9/ctmTdsLR_5_1113 is placed overlapping with other cells at {{103.740 137.900} {105.980 143.500}}. (ZRT-763)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func::nom (Mode func Corner nom)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 30 gCells x 30 gCells
Average gCell capacity  2.08     on layer (1)    M1
Average gCell capacity  6.99     on layer (2)    M2
Average gCell capacity  6.02     on layer (3)    M3
Average gCell capacity  4.77     on layer (4)    TOP_M
Average number of tracks per gCell 9.80  on layer (1)    M1
Average number of tracks per gCell 10.00         on layer (2)    M2
Average number of tracks per gCell 8.97  on layer (3)    M3
Average number of tracks per gCell 5.00  on layer (4)    TOP_M
Number of gCells = 3600
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 1 
rtapi Thread-server 0: startup 
Mgr Thread-server 0: Ctor 
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
Clock cell spacing rule list:
   No clock cell spacing rule is found.
CCD MOO settings for (budget_implementation, last_qor_strategy): 4 engines
    Engine R2R_TNS has 6 objectives, 3 enabled moves, iterationLimit = 2, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 1
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 1
            IO_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            R2R_WNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 30, weight 5.000000, degradationPercentAllowed 0.500000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 40, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 99, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
    Engine R2R_TNS has 7 objectives, 2 enabled moves, iterationLimit = 2, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 1
            IO_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            R2R_WNS: priority 11, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.500000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine HOLD_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            HOLD_TNS: priority 10, weight 2.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.025000, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 25, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.004000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_WNS has 8 objectives, 4 enabled moves, iterationLimit = 1, solverType = LP_ONLY, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_WNS: priority 10, weight 10.000000, degradationPercentAllowed 0.000000, step back 0.005000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_BUFFER_COUNT: priority 30, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 33, weight 1.000000, degradationPercentAllowed nan, step back 0.000000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 35, weight 20.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 0, isMaximize 0
            HOLD_TNS: priority 60, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.100000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_WNS: priority 80, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
CCD blasted path groups
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins
CCD initialization runtime: cpu 0.022194, elapsed 0.022247, speed up 0.997618.

CCD-Info: App options set by user
   clock_opt.flow.enable_ccd = true

CCD: Netlist change observers are disabled for incremental timing updates
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 122, DR 0), data (VR 723, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Total power = 2.924419, Leakage = 0.000393, Internal = 2.590042, Switching = 0.333984

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -1.037343, TNS = -24.340961, NVP = 31
 Design (hold) WNHS = 0.459675, TNHS = 0.000000, NHVP = 0

    Scenario func::nom  WNS = -1.037343, TNS = -24.340961, NVP = 31
    Scenario func::nom  WNHS = 0.459675, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -1.037, TNS = -24.341, NVP = 31, UNWEIGHTED_TNS = -24.341, WNHS = 0.460, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=-1.037343, tns=-24.340961, nvp=31)
 All scenarios used by CCD
    scenario 0: func::nom , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap
          mode: func, id = 1
          corner: nom, id = 1
          isSetup: wns = -1.037343, unweighted tns = -24.340961
          isHold: wns = 0.459675, unweighted tns = 0.000000

Enable clock slack update

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          0.995995
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.995940
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     0.992806

-------------------------------------------------


CCD: After FMAX optimization:budget_implementation_R2R_TNS0
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -1.037343, TNS = -24.340961, NVP = 31
 Design (hold) WNHS = 0.459675, TNHS = 0.000000, NHVP = 0

    Scenario func::nom  WNS = -1.037343, TNS = -24.340961, NVP = 31
    Scenario func::nom  WNHS = 0.459675, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -1.037, TNS = -24.341, NVP = 31, UNWEIGHTED_TNS = -24.341, WNHS = 0.460, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=-1.037343, tns=-24.340961, nvp=31)

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          0.998291
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.998248
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     0.998242

-------------------------------------------------


CCD: After FMAX optimization:budget_implementation_R2R_TNS1
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -1.037343, TNS = -24.340961, NVP = 31
 Design (hold) WNHS = 0.459675, TNHS = 0.000000, NHVP = 0

    Scenario func::nom  WNS = -1.037343, TNS = -24.340961, NVP = 31
    Scenario func::nom  WNHS = 0.459675, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -1.037, TNS = -24.341, NVP = 31, UNWEIGHTED_TNS = -24.341, WNHS = 0.460, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=-1.037343, tns=-24.340961, nvp=31)

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          0.995725
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.995533
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     0.997984

-------------------------------------------------


CCD: After FMAX optimization:budget_implementation_R2R_WNS3
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -1.037343, TNS = -24.340961, NVP = 31
 Design (hold) WNHS = 0.459675, TNHS = 0.000000, NHVP = 0

    Scenario func::nom  WNS = -1.037343, TNS = -24.340961, NVP = 31
    Scenario func::nom  WNHS = 0.459675, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -1.037, TNS = -24.341, NVP = 31, UNWEIGHTED_TNS = -24.341, WNHS = 0.460, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=-1.037343, tns=-24.340961, nvp=31)
 CCD flow runtime: cpu 0.248459, elapsed 0.250923, speed up 0.990180.
CCD unblasted path groups
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
rtapi Thread-server 0: shutdown 
Mgr Thread-server 0: Dtor 

No. startProblems      =     0 

No. doRoutes           =     0 
No. doUnroutes         =     0 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =     0 
No. undoUnroutes       =     0 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
[icc2-lic Wed Oct 29 02:45:55 2025] Command 'route_group' requires licenses
[icc2-lic Wed Oct 29 02:45:55 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Wed Oct 29 02:45:55 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:45:55 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Wed Oct 29 02:45:55 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Wed Oct 29 02:45:55 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Wed Oct 29 02:45:55 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:45:55 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Wed Oct 29 02:45:55 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:45:55 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Wed Oct 29 02:45:55 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:45:55 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Wed Oct 29 02:45:55 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Wed Oct 29 02:45:55 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Wed Oct 29 02:45:55 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:45:55 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Wed Oct 29 02:45:55 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:45:55 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Wed Oct 29 02:45:55 2025] Check-out of alternate set of keys directly with queueing was successful
Information: The net parasitics of block fibo are cleared. (TIM-123)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = TOP_M
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Port VDD of cell placement_done
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell placement_done
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.15 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.15 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Cell add_9/ctmTdsLR_5_1113 is placed overlapping with other cells at {{103.740 137.900} {105.980 143.500}}. (ZRT-763)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   14  Alloctr   15  Proc 6112 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,167.72um,163.80um)
Number of routing layers = 4
layer M1, dir Hor, min width = 0.23um, min space = 0.23um pitch = 0.56um
layer M2, dir Ver, min width = 0.28um, min space = 0.28um pitch = 0.56um
layer M3, dir Hor, min width = 0.28um, min space = 0.28um pitch = 0.61um
layer TOP_M, dir Ver, min width = 0.44um, min space = 0.46um pitch = 1.12um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   18  Alloctr   19  Proc 6112 
Net statistics:
Total number of nets     = 726
Number of nets to route  = 1
Number of nets with min-layer-mode soft = 1
Number of nets with min-layer-mode soft-cost-low = 1
4 nets are fully connected,
 of which 3 are detail routed and 1 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0     Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   19  Alloctr   19  Proc 6112 
Number of partitions: 1 (1 x 1)
Size of partitions: 30 gCells x 30 gCells
Average gCell capacity  2.08     on layer (1)    M1
Average gCell capacity  6.99     on layer (2)    M2
Average gCell capacity  6.02     on layer (3)    M3
Average gCell capacity  4.77     on layer (4)    TOP_M
Average number of tracks per gCell 9.80  on layer (1)    M1
Average number of tracks per gCell 10.00         on layer (2)    M2
Average number of tracks per gCell 8.97  on layer (3)    M3
Average number of tracks per gCell 5.00  on layer (4)    TOP_M
Number of gCells = 3600
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   19  Alloctr   19  Proc 6112 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   19  Alloctr   19  Proc 6112 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   19  Alloctr   19  Proc 6112 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   19  Alloctr   19  Proc 6112 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~6372.0000um (1137 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 30 gCells x 30 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Initial Routing] Total (MB): Used   87  Alloctr   87  Proc 6112 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. TOP_M      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 816.18
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 0.00
Initial. Layer M3 wire length = 377.42
Initial. Layer TOP_M wire length = 438.76
Initial. Total Number of Contacts = 206
Initial. Via VIA12A count = 63
Initial. Via VIA23 count = 63
Initial. Via VIA34 count = 80
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   69  Alloctr   69  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   87  Alloctr   87  Proc 6112 

Congestion utilization per direction:
Average vertical track utilization   =  1.57 %
Peak    vertical track utilization   = 22.22 %
Average horizontal track utilization =  1.67 %
Peak    horizontal track utilization = 20.00 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   68  Alloctr   69  Proc    0 
[End of Global Routing] Total (MB): Used   87  Alloctr   87  Proc 6112 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   46  Alloctr   47  Proc 6112 
Skip track assign
Skip detail route
Updating the database ...
Information: The run time for Multi-objective Clock Optimization is 0 hr : 0 min : 0.85 sec, cpu time is 0 hr : 0 min : 0.82 sec. (CTS-104)
************************************************************
* CTS STEP: Postlude
************************************************************
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer GC is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 57 total shapes.
Layer M2: cached 41 shapes out of 41 total shapes.
Cached 1415 vias out of 1791 total vias.

Legalizing Top Level Design fibo ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0048 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer GC is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 66 ref cells (0 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     25200.9          719        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    719
number of references:                66
number of site rows:                 28
number of locations attempted:    14973
number of locations failed:        3460  (23.1%)

Legality of references at locations:
41 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    63       1022       318 ( 31.1%)        632       192 ( 30.4%)  inv0d1
    26        413       244 ( 59.1%)        392       232 ( 59.2%)  bufbd3
    71        929       272 ( 29.3%)        658       202 ( 30.7%)  nd02d2
    22        345       212 ( 61.4%)        322       199 ( 61.8%)  aoi21d2
    22        331       148 ( 44.7%)        259       117 ( 45.2%)  oai21d2
    21        311       137 ( 44.1%)        247       106 ( 42.9%)  inv0d2
    14        195        63 ( 32.3%)         92        26 ( 28.3%)  nd12d2
    12        164        48 ( 29.3%)        108        33 ( 30.6%)  invbd2
     4         70        40 ( 57.1%)         56        34 ( 60.7%)  oaim21d1
     8        127        39 ( 30.7%)         79        25 ( 31.6%)  nd03d1

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1          7         5 ( 71.4%)          7         5 ( 71.4%)  nr03d2
    22        345       212 ( 61.4%)        322       199 ( 61.8%)  aoi21d2
    26        413       244 ( 59.1%)        392       232 ( 59.2%)  bufbd3
     4         70        40 ( 57.1%)         56        34 ( 60.7%)  oaim21d1
     3         56        31 ( 55.4%)         56        31 ( 55.4%)  an02d2
     2         24        13 ( 54.2%)         16         9 ( 56.2%)  oaim31d1
     1         16         9 ( 56.2%)          8         4 ( 50.0%)  oaim31d2
     2         32        17 ( 53.1%)         32        17 ( 53.1%)  clk2d2
     1         16         8 ( 50.0%)         16         8 ( 50.0%)  oai21d4
     6         86        40 ( 46.5%)         46        23 ( 50.0%)  aoim22d2

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         655 (4147 total sites)
avg row height over cells:        5.600 um
rms cell displacement:            1.296 um ( 0.23 row height)
rms weighted cell displacement:   1.296 um ( 0.23 row height)
max cell displacement:            6.531 um ( 1.17 row height)
avg cell displacement:            0.595 um ( 0.11 row height)
avg weighted cell displacement:   0.595 um ( 0.11 row height)
number of cells moved:              214
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: add_9/ctmTdsLR_2_1156 (inv0d1)
  Input location: (8.54,98.7)
  Legal location: (11.9,93.1)
  Displacement:   6.531 um ( 1.17 row height)
Cell: add_9/ctmTdsLR_3_1111 (inv0d0)
  Input location: (95.9,137.9)
  Legal location: (93.1,132.3)
  Displacement:   6.261 um ( 1.12 row height)
Cell: add_9/ctmTdsLR_7_789 (inv0d1)
  Input location: (119.98,137.9)
  Legal location: (121.1,143.5)
  Displacement:   5.711 um ( 1.02 row height)
Cell: add_9/ctmTdsLR_1_1948 (nd02d2)
  Input location: (67.34,31.5)
  Legal location: (66.78,25.9)
  Displacement:   5.628 um ( 1.00 row height)
Cell: add_9/ZBUF_9_inst_2608 (buffd1)
  Input location: (10.22,25.9)
  Legal location: (9.66,20.3)
  Displacement:   5.628 um ( 1.00 row height)
Cell: add_9/ctmTdsLR_1_752 (nd02d1)
  Input location: (149.1,137.9)
  Legal location: (149.1,143.5)
  Displacement:   5.600 um ( 1.00 row height)
Cell: add_9/U760 (inv0d1)
  Input location: (3.5,98.7)
  Legal location: (3.5,93.1)
  Displacement:   5.600 um ( 1.00 row height)
Cell: add_9/ctmTdsLR_2_1862 (nr02d1)
  Input location: (145.18,37.1)
  Legal location: (145.18,31.5)
  Displacement:   5.600 um ( 1.00 row height)
Cell: add_9/U556 (nd02d2)
  Input location: (117.18,42.7)
  Legal location: (112.7,42.7)
  Displacement:   4.480 um ( 0.80 row height)
Cell: add_9/U555 (nd02d2)
  Input location: (120.54,42.7)
  Legal location: (116.06,42.7)
  Displacement:   4.480 um ( 0.80 row height)

Information: Extraction observers are detached as design net change threshold is reached.
 Successfully legalize placement.
Info: 64 sinks and boundary insts are collected
Info: 64 sinks and boundary insts are unset from application_fixed
Information: The run time for postlude is 0 hr : 0 min : 0.37 sec, cpu time is 0 hr : 0 min : 0.37 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 1 flat clock tree nets.
There are 0 non-sink instances (total area 0.00) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 0 buffers and 0 inverters (total area 0.00).
 Compilation of clock trees finished successfully
 Run time for cts 00:00:02.26u 00:00:00.00s 00:00:02.34e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Info: restoring CTS-GR option to: 0
Info: clearinf CTO-GR option
Information: The stitching and editing of coupling caps is turned OFF for design 'FIBO32_LIB:placement_done.design'. (TIM-125)
Information: Design placement_done has 726 nets, 1 global routed, 0 detail routed. (NEX-024)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (35000 35000) (1642200 1603000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0045 seconds to build cellmap data
INFO: creating 6(r) x 6(c) GridCells YDim 28 XDim 28
INFO: number of GridCells (0xa33eb890): 36
INFO: creating 6(r) x 6(c) GridCells YDim 28 XDim 28
INFO: number of GridCells (0xa33ebe60): 36
Total 0.0093 seconds to load 719 cell instances into cellmap
Moveable cells: 719; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 4.3943, cell height 5.6000, cell area 24.6082 for total 719 placed and application fixed cells
Information: Current block utilization is '0.70210', effective utilization is '0.70209'. (OPT-055)
Information: The RC mode used is CTO for design 'fibo'. (NEX-022)
Information: Design Average RC for design placement_done  (NEX-011)
Information: r = 0.287958 ohm/um, via_r = 4.282197 ohm/cut, c = 0.157958 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.175174 ohm/um, via_r = 4.613636 ohm/cut, c = 0.144162 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 724, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 724, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario func::nom  WNS = 1.040924, TNS = 24.481609, NVP = 31

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:16:15     1.041    24.482 17693.312     0.800     0.000       151       104         0     0.000      1414 

Information: Ending clock_opt / build_clock / CTS (FLW-8001)
Information: Time: 2025-10-29 02:45:55 / Session: 0.27 hr / Command: 0.00 hr / Memory: 1414 MB (FLW-8100)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)

Clock-opt optimization Phase 10 Iter  1        24.48       24.48      0.00        15      17693.31   393333.03         719              0.27      1414

Enable dominated scenarios

Clock-opt optimization complete                24.48       24.48      0.00        15      17693.31   393333.03         719              0.27      1414
Co-efficient Ratio Summary:
4.193421709306  6.578030445919  2.479631559456  7.744180640401  0.485050000353  3.179565833784  5.567214754587  2.894457587461  6.565921296299  9.017937505874  3.131487471708  9.864169943578  6.078193364085  2.744211141123  8.318125004907
9.699225120234  2.464625222243  1.382372593405  9.387187129619  3.142429406669  0.968752789964  6.613180723294  4.146571993224  7.876358997548  2.191135103696  0.990541712869  2.701878887508  3.840420464440  3.750219853169  7.663468242299
6.212201261101  7.759670745146  7.862245328996  0.402380077150  0.032845095897  0.596111512371  4.701287396892  7.205138712169  8.278351377694  1.183725190997  3.361243079019  5.868339175349  7.173864785364  9.669822799761  7.591497747087
7.632106497417  7.679070335505  9.831316550819  1.878808917928  3.230072343539  1.226270037326  7.050450494780  2.403921373631  6.139852523480  4.100210066110  1.201525150420  4.571476097780  5.624848208820  7.826860053678  4.759143818263
5.409027020528  2.609825924013  0.626144800853  6.381679752919  9.187474022495  0.513656796621  5.027570618562  6.119816646103  6.181472391533  1.581675365776  7.413858493972  9.585292803473  2.041797787119  3.921173667338  0.650498082345
9.472458006650  3.368486666173  4.897113811209  6.860142344452  2.000104051691  9.095345907689  2.197041709512  0.915903267443  5.466092387852  8.142690055883  4.634900836099  8.245193138284  3.504840105451  1.682729812888  7.173443118510
9.939562811801  3.617854128999  8.946774083968  1.169962632707  4.529946656262  3.090979409795  5.580726136993  1.131397963510  0.721709633840  7.515947417690  0.678198833646  1.018712281550  5.811581466269  5.826746083342  4.349393692435
0.216216011043  9.612144857366  7.311158117943  0.823512241628  0.356161286693  8.022019569284  2.603132585844  5.024803751363  1.359359585964  5.407563451201  2.833456770633  1.266069383450  0.417731213533  1.833887765081  6.448567137188
4.848373215274  2.936803480872  8.671496559064  4.212308416610  9.007627270112  3.308107178452  5.607471109985  8.514744840423  2.764676933045  9.324216938770  1.580422282012  2.301267533875  0.754656930179  1.961436711696  2.781313741418
3.355375259642  9.437901231763  9.136704080606  9.020202308464  9.978471495117  7.467457734047  3.171274721421  9.815921340044  4.331414601037  0.413524984361  3.338243491734  7.453457537353  1.902898824529  5.623412559547  7.269373408696
3.367403207776  7.093643953863  7.411338594537  6.944249076650  5.239565921087  4.802189647382  3.894401463832  4.531611019342  1.605155621702  8.173730247963  9.216500077533  7.541160379755  0.000324217956  5.833799856721  4.754597689445
Information: The net parasitics of block fibo are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'FIBO32_LIB:placement_done.design'. (TIM-125)
Information: Design placement_done has 726 nets, 1 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'fibo'. (NEX-022)
Information: Design Average RC for design placement_done  (NEX-011)
Information: r = 0.287958 ohm/um, via_r = 4.282197 ohm/cut, c = 0.157958 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.175174 ohm/um, via_r = 4.613636 ohm/cut, c = 0.144162 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 724, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 724, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Clock-opt final QoR
___________________
Scenario Mapping Table
1: func::nom

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   1.0409    24.4816     31   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   1.0409    24.4816  24.4816     31   0.0000     0.0000      0       16     0.7491        0 393333.031
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   1.0409    24.4816  24.4816     31   0.0000     0.0000      0       16     0.7491        0 393333.031     17693.31        719        153        104
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt final QoR Summary      1.0409    24.4816  24.4816     31   0.0000     0.0000      0       16        0 393333.031     17693.31        719

Clock-opt command complete                CPU:   153 s (  0.04 hr )  ELAPSE:   975 s (  0.27 hr )  MEM-PEAK:  1414 MB
Clock-opt command statistics  CPU=10 sec (0.00 hr) ELAPSED=10 sec (0.00 hr) MEM-PEAK=1.381 GB

Information: Ending clock_opt / build_clock (FLW-8001)
Information: Time: 2025-10-29 02:45:55 / Session: 0.27 hr / Command: 0.00 hr / Memory: 1414 MB (FLW-8100)
TEST: runCore bldClkEnd-end
INFO: run stage route_clock (init -> end)
TEST: runCore rteClkInit-init

Information: Starting clock_opt / route_clock (FLW-8000)
Information: Time: 2025-10-29 02:45:55 / Session: 0.27 hr / Command: 0.00 hr / Memory: 1414 MB (FLW-8100)

Information: Starting clock_opt / route_clock / Clock Routing (FLW-8000)
Information: Time: 2025-10-29 02:45:55 / Session: 0.27 hr / Command: 0.00 hr / Memory: 1414 MB (FLW-8100)
Clock-opt optimization Phase 2 Iter  1         24.48       24.48      0.00        15      17693.31   393333.03         719              0.27      1414
Running clock routing step.
set_app_options -as_user_default -list {route.global.global_route_topology_style 1}
Warning: Ignoring -as_user_default option since application option <route.global.global_route_topology_style> is global scoped. (NDMUI-1004)
route.global.global_route_topology_style 1
route_group -all_clock_nets -reuse_existing_global_route true
[icc2-lic Wed Oct 29 02:45:55 2025] Command 'route_group' requires licenses
[icc2-lic Wed Oct 29 02:45:55 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Wed Oct 29 02:45:55 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:45:55 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Wed Oct 29 02:45:55 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Wed Oct 29 02:45:55 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Wed Oct 29 02:45:55 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:45:55 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Wed Oct 29 02:45:55 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:45:55 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Wed Oct 29 02:45:55 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:45:55 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Wed Oct 29 02:45:55 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Wed Oct 29 02:45:55 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Wed Oct 29 02:45:55 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:45:55 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Wed Oct 29 02:45:55 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:45:55 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Wed Oct 29 02:45:55 2025] Check-out of alternate set of keys directly with queueing was successful
Information: The net parasitics of block fibo are cleared. (TIM-123)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = TOP_M
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Port VDD of cell placement_done
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell placement_done
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.15 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.15 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)

    Found 0 via ladders to verify.

VIA LADDER INFO: found 0 via ladder DRCs across 0 nets.
Updating the database ...

    Via ladders will be inserted on 0 of 0 ports with via ladder constraints.

Updating the database ...
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   14  Alloctr   15  Proc 6112 
GR will route in ATREE-style.
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,167.72um,163.80um)
Number of routing layers = 4
layer M1, dir Hor, min width = 0.23um, min space = 0.23um pitch = 0.56um
layer M2, dir Ver, min width = 0.28um, min space = 0.28um pitch = 0.56um
layer M3, dir Hor, min width = 0.28um, min space = 0.28um pitch = 0.61um
layer TOP_M, dir Ver, min width = 0.44um, min space = 0.46um pitch = 1.12um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   18  Alloctr   19  Proc 6112 
Net statistics:
Total number of nets     = 726
Number of nets to route  = 1
Number of nets with min-layer-mode soft = 1
Number of nets with min-layer-mode soft-cost-low = 1
3 nets are fully connected,
 of which 2 are detail routed and 1 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0     Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   19  Alloctr   19  Proc 6112 
Number of partitions: 1 (1 x 1)
Size of partitions: 30 gCells x 30 gCells
Average gCell capacity  2.02     on layer (1)    M1
Average gCell capacity  6.99     on layer (2)    M2
Average gCell capacity  6.02     on layer (3)    M3
Average gCell capacity  4.77     on layer (4)    TOP_M
Average number of tracks per gCell 9.80  on layer (1)    M1
Average number of tracks per gCell 10.00         on layer (2)    M2
Average number of tracks per gCell 8.97  on layer (3)    M3
Average number of tracks per gCell 5.00  on layer (4)    TOP_M
Number of gCells = 3600
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   19  Alloctr   19  Proc 6112 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   19  Alloctr   19  Proc 6112 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   19  Alloctr   19  Proc 6112 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   19  Alloctr   19  Proc 6112 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~6372.0000um (1137 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 30 gCells x 30 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Initial Routing] Total (MB): Used  195  Alloctr  195  Proc 6112 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. TOP_M      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 816.18
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 0.00
Initial. Layer M3 wire length = 377.42
Initial. Layer TOP_M wire length = 438.76
Initial. Total Number of Contacts = 206
Initial. Via VIA12A count = 63
Initial. Via VIA23 count = 63
Initial. Via VIA34 count = 80
Initial. completed.

Start GR phase 1
Wed Oct 29 02:45:56 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 30 gCells x 30 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  195  Alloctr  195  Proc 6112 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. TOP_M      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 816.18
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 0.00
phase1. Layer M3 wire length = 377.42
phase1. Layer TOP_M wire length = 438.76
phase1. Total Number of Contacts = 206
phase1. Via VIA12A count = 63
phase1. Via VIA23 count = 63
phase1. Via VIA34 count = 80
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  177  Alloctr  177  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  195  Alloctr  195  Proc 6112 

Congestion utilization per direction:
Average vertical track utilization   =  1.57 %
Peak    vertical track utilization   = 22.22 %
Average horizontal track utilization =  1.69 %
Peak    horizontal track utilization = 20.00 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  176  Alloctr  177  Proc    0 
[End of Global Routing] Total (MB): Used  195  Alloctr  195  Proc 6112 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   46  Alloctr   47  Proc 6112 

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'
track.crosstalk_driven                                  :        false               
track.timing_driven                                     :        false               

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: TA init] Total (MB): Used   10  Alloctr   11  Proc 6112 

Start initial assignment

Assign Horizontal partitions, iteration 0 
Routed partition 1/10       
Routed partition 2/10       
Routed partition 3/10       
Routed partition 4/10       
Routed partition 5/10       
Routed partition 6/10       
Routed partition 7/10       
Routed partition 8/10       
Routed partition 9/10       
Routed partition 10/10      

Assign Vertical partitions, iteration 0 
Routed partition 1/10       
Routed partition 2/10       
Routed partition 3/10       
Routed partition 4/10       
Routed partition 5/10       
Routed partition 6/10       
Routed partition 7/10       
Routed partition 8/10       
Routed partition 9/10       
Routed partition 10/10      

Number of wires with overlap after iteration 0 = 76 of 282


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   10  Alloctr   11  Proc 6112 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1 
Routed partition 1/10       
Routed partition 2/10       
Routed partition 3/10       
Routed partition 4/10       
Routed partition 5/10       
Routed partition 6/10       
Routed partition 7/10       
Routed partition 8/10       
Routed partition 9/10       
Routed partition 10/10      

Assign Vertical partitions, iteration 1 
Routed partition 1/10       
Routed partition 2/10       
Routed partition 3/10       
Routed partition 4/10       
Routed partition 5/10       
Routed partition 6/10       
Routed partition 7/10       
Routed partition 8/10       
Routed partition 9/10       
Routed partition 10/10      

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   10  Alloctr   11  Proc 6112 

Number of wires with overlap after iteration 1 = 24 of 213


Wire length and via report:
---------------------------
Number of M1 wires: 23            : 0
Number of M2 wires: 64           VIA12A: 64
Number of M3 wires: 57           VIA23: 63
Number of TOP_M wires: 69                VIA34: 83
Total number of wires: 213               vias: 210

Total M1 wire length: 21.6
Total M2 wire length: 44.6
Total M3 wire length: 377.7
Total TOP_M wire length: 415.7
Total wire length: 859.6

Longest M1 wire length: 5.3
Longest M2 wire length: 2.8
Longest M3 wire length: 54.9
Longest TOP_M wire length: 17.1


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   10  Alloctr   11  Proc 6112 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.timing_driven                                    :        false               

Printing options for 'route.auto_via_ladder.*'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Dr init] Total (MB): Used   14  Alloctr   15  Proc 6112 
Total number of nets = 726, of which 0 are not extracted
Total number of open nets = 723, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/9 Partitions, Violations =    2
Routed  2/9 Partitions, Violations =    2
Routed  3/9 Partitions, Violations =    1
Routed  4/9 Partitions, Violations =    1
Routed  5/9 Partitions, Violations =    1
Routed  6/9 Partitions, Violations =    2
Routed  7/9 Partitions, Violations =    2
Routed  8/9 Partitions, Violations =    2
Routed  9/9 Partitions, Violations =    2

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2
        Diff net spacing : 2

[Iter 0] Elapsed real time: 0:00:00 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 0] Stage (MB): Used   62  Alloctr   62  Proc    0 
[Iter 0] Total (MB): Used   73  Alloctr   74  Proc 6112 

End DR iteration 0 with 9 parts

Start DR iteration 1: non-uniform partition
Routed  1/2 Partitions, Violations =    4
Routed  2/2 Partitions, Violations =    4

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      4
        Diff net spacing : 4

[Iter 1] Elapsed real time: 0:00:00 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 1] Stage (MB): Used   62  Alloctr   62  Proc    0 
[Iter 1] Total (MB): Used   73  Alloctr   74  Proc 6112 

End DR iteration 1 with 2 parts

Start DR iteration 2: non-uniform partition
Routed  1/2 Partitions, Violations =    4
Routed  2/2 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 2] Elapsed real time: 0:00:00 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 2] Stage (MB): Used   62  Alloctr   62  Proc    0 
[Iter 2] Total (MB): Used   73  Alloctr   74  Proc 6112 

End DR iteration 2 with 2 parts

Start DR iteration 3: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 3] Elapsed real time: 0:00:00 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 3] Stage (MB): Used   62  Alloctr   62  Proc    0 
[Iter 3] Total (MB): Used   73  Alloctr   74  Proc 6112 

End DR iteration 3 with 1 parts

Start DR iteration 4: non-uniform partition
Routed  1/1 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 4] Elapsed real time: 0:00:00 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 4] Stage (MB): Used   62  Alloctr   62  Proc    0 
[Iter 4] Total (MB): Used   73  Alloctr   74  Proc 6112 

End DR iteration 4 with 1 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:00 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   10  Alloctr   11  Proc 6112 
[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   10  Alloctr   11  Proc 6112 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    869 micron
Total Number of Contacts =             201
Total Number of Wires =                195
Total Number of PtConns =              45
Total Number of Routed Wires =       180
Total Routed Wire Length =           859 micron
Total Number of Routed Contacts =       201
        Layer          M1 :         38 micron
        Layer          M2 :         68 micron
        Layer          M3 :        368 micron
        Layer       TOP_M :        385 micron
        Via         VIA34 :         77
        Via         VIA23 :         61
        Via        VIA12A :         62
        Via   VIA12A(rot) :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 201 vias)
 
    Layer V2         =  0.00% (0      / 63      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (63      vias)
    Layer V3         =  0.00% (0      / 61      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (61      vias)
    Layer TOP_V      =  0.00% (0      / 77      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (77      vias)
 
  Total double via conversion rate    =  0.00% (0 / 201 vias)
 
    Layer V2         =  0.00% (0      / 63      vias)
    Layer V3         =  0.00% (0      / 61      vias)
    Layer TOP_V      =  0.00% (0      / 77      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 201 vias)
 
    Layer V2         =  0.00% (0      / 63      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (63      vias)
    Layer V3         =  0.00% (0      / 61      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (61      vias)
    Layer TOP_V      =  0.00% (0      / 77      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (77      vias)
 

Total number of nets = 726
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
set_app_options -as_user_default -list {route.global.global_route_topology_style 0}
Warning: Ignoring -as_user_default option since application option <route.global.global_route_topology_style> is global scoped. (NDMUI-1004)
route.global.global_route_topology_style 0
Information: Ending clock_opt / route_clock / Clock Routing (FLW-8001)
Information: Time: 2025-10-29 02:45:56 / Session: 0.27 hr / Command: 0.00 hr / Memory: 1414 MB (FLW-8100)

Information: Ending clock_opt / route_clock (FLW-8001)
Information: Time: 2025-10-29 02:45:56 / Session: 0.27 hr / Command: 0.00 hr / Memory: 1414 MB (FLW-8100)
TEST: runCore rteClkEnd-end
INFO: run stage final_opto (init -> end)
TEST: runCore finalOptoInit-init

Information: Starting clock_opt / final_opto (FLW-8000)
Information: Time: 2025-10-29 02:45:56 / Session: 0.27 hr / Command: 0.00 hr / Memory: 1414 MB (FLW-8100)

Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: The stitching and editing of coupling caps is turned OFF for design 'FIBO32_LIB:placement_done.design'. (TIM-125)
Information: Design placement_done has 726 nets, 0 global routed, 1 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'fibo'. (NEX-022)
Information: Design Average RC for design placement_done  (NEX-011)
Information: r = 0.287958 ohm/um, via_r = 4.282197 ohm/cut, c = 0.157958 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.175174 ohm/um, via_r = 4.613636 ohm/cut, c = 0.144162 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 724, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 724, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock-opt command begin                   CPU:   154 s (  0.04 hr )  ELAPSE:   976 s (  0.27 hr )  MEM-PEAK:  1414 MB
INFO: Removed total 0 routing shapes from 823 signal nets.
[Tim-Power] Info: Enabling unified Timing-Power architecture for rest of the flow. 
Information: Activity propagation will be performed for scenario func::nom.
Information: Doing activity propagation for mode 'func' and corner 'nom' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func::nom (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
[Non-Incremental Power-Update] SCENE[func::nom_late] PROP[late] InstanceSize[719]
Info: update em.

Clock-opt timing update complete          CPU:   155 s (  0.04 hr )  ELAPSE:   977 s (  0.27 hr )  MEM-PEAK:  1414 MB
INFO: Propagating Switching Activities
Information: Activity for scenario func::nom was cached, no propagation required. (POW-005)
INFO: Switching Activity propagation took     0.00007 sec
INFO: Propagating Switching Activity for all power flows 

Clock-opt initial QoR
_____________________
Scenario Mapping Table
1: func::nom

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   1.0422    24.4863     31   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   1.0422    24.4863  24.4863     31   0.0000     0.0000      0       16     0.7491        0 393333.031
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   1.0422    24.4863  24.4863     31   0.0000     0.0000      0       16     0.7491        0 393333.031     17693.31        719        153        104
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt initial QoR Summary    1.0422    24.4863  24.4863     31   0.0000     0.0000      0       16        0 393333.031     17693.31        719
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Information: Activity for scenario func::nom was cached, no propagation required. (POW-005)
Note - message 'POW-052' limit (10) exceeded. Remainder will be suppressed.
Information: Activity for scenario func::nom was cached, no propagation required. (POW-005)
Clock-opt initialization complete         CPU:   157 s (  0.04 hr )  ELAPSE:   978 s (  0.27 hr )  MEM-PEAK:  1414 MB
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Information: Activity for scenario func::nom was cached, no propagation required. (POW-005)
Information: Activity for scenario func::nom was cached, no propagation required. (POW-005)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (35000 35000) (1642200 1603000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Activity for scenario func::nom was cached, no propagation required. (POW-005)
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0046 seconds to build cellmap data
INFO: creating 10(r) x 10(c) GridCells YDim 16.8 XDim 16.8
INFO: number of GridCells (0xa4e748c0): 100
INFO: creating 10(r) x 10(c) GridCells YDim 16.8 XDim 16.8
INFO: number of GridCells (0xa4e748c0): 100
Total 0.0091 seconds to load 719 cell instances into cellmap
Moveable cells: 719; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
0 out of 723 data nets is detail routed, 1 out of 1 clock nets is detail routed and total 724 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 4.3943, cell height 5.6000, cell area 24.6082 for total 719 placed and application fixed cells
Clock-opt optimization Phase 3 Iter  1         24.48       24.48      0.00        15      17693.31   393333.03         719              0.27      1414
Information: Activity for scenario func::nom was cached, no propagation required. (POW-005)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (35000 35000) (1642200 1603000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

Information: Activity for scenario func::nom was cached, no propagation required. (POW-005)
Clock-opt optimization Phase 4 Iter  1         24.48       24.48      0.00        15      17693.31   393333.03         719              0.27      1414
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer TOP_M
new cutoff lpd: 3.53604e-06
maxCornerId = 1
corner=nom, tran factor=1.0000 (0.5312 / 0.5312)
bmap: stepx = stepy = 280000
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Clock-opt optimization Phase 4 Iter  2         24.48       24.48      0.00        15      17693.31   393333.03         719              0.27      1414
Information: Activity for scenario func::nom was cached, no propagation required. (POW-005)
Clock-opt optimization Phase 4 Iter  3         24.48       24.48      0.00        15      17693.31   393333.03         719              0.27      1414
Clock-opt optimization Phase 4 Iter  4         24.48       24.48      0.00        15      17693.31   393333.03         719              0.27      1414

Clock-opt optimization Phase 5 Iter  1         24.48       24.48      0.00         0      17953.60   393776.62         732              0.27      1414
Note - message 'POW-005' limit (20) exceeded. Remainder will be suppressed.

CCL: Total Usage Adjustment : 1
INFO: Derive row count 7 from GR congestion map (30/4)
INFO: Derive col count 7 from GR congestion map (30/4)
Convert timing mode ...
Clock-opt optimization Phase 6 Iter  1         24.48       24.48      0.00         0      17953.60   393776.62         732              0.27      1414
Clock-opt optimization Phase 6 Iter  2         24.48       24.48      0.00         0      17953.60   393776.62         732              0.27      1414
Clock-opt optimization Phase 6 Iter  3         24.48       24.48      0.00         0      17953.60   393776.62         732              0.27      1414
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 6 Iter  4         24.48       24.48      0.00         0      17953.60   393776.62         732              0.27      1414
Corner Scaling is off, multiplier is 1.000000
Using default layer TOP_M
new cutoff lpd: 3.53604e-06
maxCornerId = 1
corner=nom, tran factor=1.0000 (0.5312 / 0.5312)
bmap: stepx = stepy = 280000
creating bmap
DB units per micron : 10000
Clock-opt optimization Phase 6 Iter  5         24.48       24.48      0.00         0      17953.60   393776.62         732              0.27      1414
Clock-opt optimization Phase 6 Iter  6         24.48       24.48      0.00         0      17953.60   393776.62         732              0.27      1414
Clock-opt optimization Phase 6 Iter  7         24.48       24.48      0.00         0      17953.60   393776.62         732              0.27      1414
Clock-opt optimization Phase 6 Iter  8         24.48       24.48      0.00         0      17953.60   393776.62         732              0.27      1414
Clock-opt optimization Phase 6 Iter  9         24.48       24.48      0.00         0      17953.60   393776.62         732              0.27      1414
Clock-opt optimization Phase 6 Iter 10         24.48       24.48      0.00         0      17953.60   393776.62         732              0.27      1414
Clock-opt optimization Phase 6 Iter 11         24.48       24.48      0.00         0      17953.60   393776.62         732              0.27      1414
Clock-opt optimization Phase 6 Iter 12         24.48       24.48      0.00         0      17953.60   393776.62         732              0.27      1414
Clock-opt optimization Phase 6 Iter 13         24.48       24.48      0.00         0      17953.60   393776.62         732              0.27      1414
Clock-opt optimization Phase 6 Iter 14         24.48       24.48      0.00         0      17953.60   393776.62         732              0.27      1414
Clock-opt optimization Phase 6 Iter 15         24.48       24.48      0.00         0      17953.60   393776.62         732              0.27      1414
Clock-opt optimization Phase 6 Iter 16         24.48       24.48      0.00         0      17953.60   393776.62         732              0.27      1414
Clock-opt optimization Phase 6 Iter 17         24.48       24.48      0.00         0      17953.60   393776.62         732              0.27      1414
Clock-opt optimization Phase 6 Iter 18         24.48       24.48      0.00         0      17953.60   393776.62         732              0.27      1414
Clock-opt optimization Phase 6 Iter 19         24.48       24.48      0.00         0      17953.60   393776.62         732              0.27      1414
Clock-opt optimization Phase 6 Iter 20         24.48       24.48      0.00         0      17953.60   393776.62         732              0.27      1414
Clock-opt optimization Phase 6 Iter 21         24.48       24.48      0.00         0      17953.60   393776.62         732              0.27      1414
Clock-opt optimization Phase 6 Iter 22         24.48       24.48      0.00         0      17953.60   393776.62         732              0.28      1414
Clock-opt optimization Phase 6 Iter 23         24.48       24.48      0.00         0      17953.60   393776.62         732              0.28      1414
Clock-opt optimization Phase 6 Iter 24         24.48       24.48      0.00         0      17953.60   393776.62         732              0.28      1414
Clock-opt optimization Phase 6 Iter 25         24.48       24.48      0.00         0      17953.60   393776.62         732              0.28      1414
Clock-opt optimization Phase 6 Iter 26         24.48       24.48      0.00         0      17953.60   393776.62         732              0.28      1414
Clock-opt optimization Phase 6 Iter 27         24.48       24.48      0.00         0      17953.60   393776.62         732              0.28      1414
Clock-opt optimization Phase 6 Iter 28         24.48       24.48      0.00         0      17953.60   393776.62         732              0.28      1414
Clock-opt optimization Phase 6 Iter 29         24.48       24.48      0.00         0      17953.60   393776.62         732              0.28      1414
Clock-opt optimization Phase 6 Iter 30         24.48       24.48      0.00         0      17953.60   393776.62         732              0.28      1414

Clock-opt optimization Phase 7 Iter  1          9.18        9.18      0.00         0      16623.94   173677.30         749              0.28      1414
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Information: Configuring Design Fusion Restructuring for total power ...
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
LR XFORM: End Prediction Mode

Clock-opt optimization Phase 8 Iter  1          9.11        9.11      0.00         0      16147.26   153803.34         726              0.28      1414
INFO: New Levelizer turned on
INFO: New Levelizer turned on

Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 9 Iter  1          9.11        9.11      0.00         0      15563.97   132629.39         685              0.28      1414
ISR: Running first pass 
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 1.0000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.10912605 cumPct:    59.02 estdown: 0.07577313 cumUp:   63 numDown:  406 status= valid
Knee-Processing :  cumEst: 0.16206202 cumPct:    87.65 estdown: 0.02283716 cumUp:  177 numDown:  292 status= valid
Knee-Processing :  cumEst: 0.17489296 cumPct:    94.59 estdown: 0.01000621 cumUp:  255 numDown:  214 status= valid
Knee-Processing :  cumEst: 0.18489917 cumPct:   100.00 estdown: 0.00000000 cumUp:  621 numDown:    0 status= valid
ISR: Running second pass 
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 1.0000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.29278764 cumPct:    87.87 estdown: 0.04042193 cumUp:  155 numDown:  347 status= valid
Knee-Processing :  cumEst: 0.32193181 cumPct:    96.62 estdown: 0.01127779 cumUp:  281 numDown:  221 status= valid
Knee-Processing :  cumEst: 0.33320960 cumPct:   100.00 estdown: 0.00000000 cumUp:  621 numDown:    0 status= valid
Clock-opt optimization Phase 9 Iter  2          9.11        9.11      0.00         0      15563.97   132629.39         685              0.28      1414
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 1.0000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.10627279 cumPct:    58.43 estdown: 0.07559586 cumUp:   62 numDown:  403 status= valid
Knee-Processing :  cumEst: 0.15908688 cumPct:    87.47 estdown: 0.02278178 cumUp:  176 numDown:  289 status= valid
Knee-Processing :  cumEst: 0.17208776 cumPct:    94.62 estdown: 0.00978091 cumUp:  255 numDown:  210 status= valid
Knee-Processing :  cumEst: 0.18186867 cumPct:   100.00 estdown: 0.00000000 cumUp:  614 numDown:    0 status= valid

Clock-opt optimization Phase 10 Iter  1         9.11        9.11      0.00         0      15400.90   122793.40         678              0.28      1414
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer TOP_M
new cutoff lpd: 3.53604e-06
maxCornerId = 1
corner=nom, tran factor=1.0000 (0.5312 / 0.5312)
bmap: stepx = stepy = 280000
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Clock-opt optimization Phase 10 Iter  2         9.11        9.11      0.00         0      15400.90   122793.40         678              0.28      1414
Clock-opt optimization Phase 10 Iter  3         9.11        9.11      0.00         0      15400.90   122793.40         678              0.28      1414
Clock-opt optimization Phase 10 Iter  4         9.11        9.11      0.00         0      15400.90   122793.40         678              0.28      1414
Clock-opt optimization Phase 10 Iter  5         9.11        9.11      0.00         0      15400.90   122793.40         678              0.28      1414

Clock-opt optimization Phase 11 Iter  1         9.01        9.01      0.00         0      15987.33   116803.49         706              0.28      1414
Clock-opt optimization Phase 11 Iter  2         9.01        9.01      0.00         0      15987.33   116803.49         706              0.28      1414
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Clock-opt optimization Phase 11 Iter  3         9.01        9.01      0.00         0      15987.33   116803.49         706              0.28      1414
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Clock-opt optimization Phase 11 Iter  4         9.01        9.01      0.00         0      15987.33   116803.49         706              0.28      1414
INFO: updating slack distrubution time borrowing
updateTimeBorrowsAndSi elapsed: 0.443000

Clock-opt optimization Phase 12 Iter  1         9.01        9.01      0.00         0      15987.33   116803.49         706              0.28      1414
Running post-clock timing-driven placement.
Turning on CRPR.
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0047 seconds to build cellmap data
INFO: creating 6(r) x 6(c) GridCells YDim 28 XDim 28
INFO: number of GridCells (0x9d544390): 36
INFO: creating 6(r) x 6(c) GridCells YDim 28 XDim 28
INFO: number of GridCells (0x9d545980): 36
Total 0.0094 seconds to load 706 cell instances into cellmap
Moveable cells: 706; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
0 out of 937 data nets is detail routed, 1 out of 1 clock nets is detail routed and total 938 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 4.0437, cell height 5.6000, cell area 22.6449 for total 706 placed and application fixed cells
Information: Current block utilization is '0.63440', effective utilization is '0.63440'. (OPT-055)
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Start transferring placement data.
Warning: To enable pin track alignment feature, the advanced legalizer has to be turned on using app option "place.legalize.enable_advanced_legalizer".
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0044 seconds to build cellmap data
Snapped 706 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 6112 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = TOP_M
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Port VDD of cell placement_done
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell placement_done
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.15 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.15 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Cell add_9/ctmTdsLR_1_2993 is placed overlapping with other cells at {{63.420 14.700} {66.780 20.300}}. (ZRT-763)
Warning: Cell add_9/ctmTdsLR_3_3293 is placed overlapping with other cells at {{91.420 20.300} {93.660 25.900}}. (ZRT-763)
Warning: Cell add_9/ZBUF_24_inst_3472 is placed overlapping with other cells at {{158.060 53.900} {160.860 59.500}}. (ZRT-763)
Warning: Cell add_9/U377 is placed overlapping with other cells at {{16.380 104.300} {20.860 109.900}}. (ZRT-763)
Warning: Cell add_9/ctmTdsLR_1_3369 is placed overlapping with other cells at {{90.860 93.100} {92.540 98.700}}. (ZRT-763)
Warning: Cell add_9/ctmTdsLR_2_886_roptpi_3444 is placed overlapping with other cells at {{125.020 154.700} {128.940 160.300}}. (ZRT-763)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   11  Alloctr   11  Proc    0 
[End of Read DB] Total (MB): Used   18  Alloctr   18  Proc 6112 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,167.72um,163.80um)
Number of routing layers = 4
layer M1, dir Hor, min width = 0.23um, min space = 0.23um pitch = 0.56um
layer M2, dir Ver, min width = 0.28um, min space = 0.28um pitch = 0.56um
layer M3, dir Hor, min width = 0.28um, min space = 0.28um pitch = 0.61um
layer TOP_M, dir Ver, min width = 0.44um, min space = 0.46um pitch = 1.12um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   18  Alloctr   19  Proc 6112 
Net statistics:
Total number of nets     = 712
Number of nets to route  = 687
Number of nets with min-layer-mode soft = 1
Number of nets with min-layer-mode soft-cost-low = 1
25 nets are fully connected,
 of which 25 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 687, Total Half Perimeter Wire Length (HPWL) 15456 microns
HPWL   0 ~   50 microns: Net Count      612     Total HPWL        10330 microns
HPWL  50 ~  100 microns: Net Count       70     Total HPWL         4484 microns
HPWL 100 ~  200 microns: Net Count        5     Total HPWL          641 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   18  Alloctr   19  Proc 6112 
Number of partitions: 1 (1 x 1)
Size of partitions: 30 gCells x 30 gCells
Average gCell capacity  3.06     on layer (1)    M1
Average gCell capacity  6.99     on layer (2)    M2
Average gCell capacity  6.02     on layer (3)    M3
Average gCell capacity  4.77     on layer (4)    TOP_M
Average number of tracks per gCell 9.80  on layer (1)    M1
Average number of tracks per gCell 10.00         on layer (2)    M2
Average number of tracks per gCell 8.97  on layer (3)    M3
Average number of tracks per gCell 5.00  on layer (4)    TOP_M
Number of gCells = 3600
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   19  Alloctr   19  Proc 6112 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   19  Alloctr   19  Proc 6112 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    0  Proc    0 
[End of Build Data] Total (MB): Used   19  Alloctr   19  Proc 6112 
Number of partitions: 1 (1 x 1)
Size of partitions: 30 gCells x 30 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  123  Alloctr  123  Proc 6112 
Information: Using 1 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~6372.0000um (1137 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 30 gCells x 30 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  123  Alloctr  124  Proc 6112 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =    39 Max = 6 GRCs =    23 (1.28%)
Initial. H routing: Dmd-Cap  =    20 Max = 3 (GRCs =  2) GRCs =    14 (1.56%)
Initial. V routing: Dmd-Cap  =    19 Max = 6 (GRCs =  2) GRCs =     9 (1.00%)
Initial. Both Dirs: Overflow =    95 Max = 7 GRCs =    58 (3.22%)
Initial. H routing: Overflow =    20 Max = 3 (GRCs =  2) GRCs =    14 (1.56%)
Initial. V routing: Overflow =    75 Max = 7 (GRCs =  1) GRCs =    44 (4.89%)
Initial. M1         Overflow =     3 Max = 3 (GRCs =  1) GRCs =     1 (0.11%)
Initial. M2         Overflow =    75 Max = 7 (GRCs =  1) GRCs =    44 (4.89%)
Initial. M3         Overflow =    17 Max = 3 (GRCs =  1) GRCs =    13 (1.44%)
Initial. TOP_M      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 14023.84
Initial. Layer M1 wire length = 351.56
Initial. Layer M2 wire length = 6284.90
Initial. Layer M3 wire length = 6728.24
Initial. Layer TOP_M wire length = 659.15
Initial. Total Number of Contacts = 3111
Initial. Via VIA12A count = 1671
Initial. Via VIA23 count = 1339
Initial. Via VIA34 count = 101
Initial. completed.

Start GR phase 1
Wed Oct 29 02:46:35 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 30 gCells x 30 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  123  Alloctr  124  Proc 6112 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =    18 Max = 5 GRCs =     8 (0.44%)
phase1. H routing: Dmd-Cap  =     3 Max = 2 (GRCs =  1) GRCs =     2 (0.22%)
phase1. V routing: Dmd-Cap  =    15 Max = 5 (GRCs =  2) GRCs =     6 (0.67%)
phase1. Both Dirs: Overflow =    54 Max = 7 GRCs =    27 (1.50%)
phase1. H routing: Overflow =     4 Max = 3 (GRCs =  1) GRCs =     2 (0.22%)
phase1. V routing: Overflow =    50 Max = 7 (GRCs =  1) GRCs =    25 (2.78%)
phase1. M1         Overflow =     3 Max = 3 (GRCs =  1) GRCs =     1 (0.11%)
phase1. M2         Overflow =    50 Max = 7 (GRCs =  1) GRCs =    25 (2.78%)
phase1. M3         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.11%)
phase1. TOP_M      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 14169.40
phase1. Layer M1 wire length = 365.06
phase1. Layer M2 wire length = 6335.73
phase1. Layer M3 wire length = 6680.57
phase1. Layer TOP_M wire length = 788.04
phase1. Total Number of Contacts = 3112
phase1. Via VIA12A count = 1673
phase1. Via VIA23 count = 1316
phase1. Via VIA34 count = 123
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  105  Alloctr  105  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  123  Alloctr  124  Proc 6112 

Congestion utilization per direction:
Average vertical track utilization   = 26.15 %
Peak    vertical track utilization   = 150.00 %
Average horizontal track utilization = 25.32 %
Peak    horizontal track utilization = 122.22 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  105  Alloctr  105  Proc    0 
[End of Global Routing] Total (MB): Used  123  Alloctr  124  Proc 6112 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -10  Alloctr  -10  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 6112 
Using per-layer congestion maps for congestion reduction.
Information: 32.56% of design has horizontal routing density above target_routing_density of 0.80.
Information: 2.56% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.75, congestion_driven_max_util 0.91. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 100% done.
Information: Reducing cell density for 3.7% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.63 to 0.64. (PLACE-030)
Transferred 0 BTSR attributes to NDM.
CGRW: permuting timing equivalent pins only
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario func::nom timingCorner nom
INFO: Using corner nom for worst leakage corner
Using default layer TOP_M
new cutoff lpd: 3.53604e-06
maxCornerId = 1
corner=nom, tran factor=1.0000 (0.5312 / 0.5312)
ORB: Nominal = 0.2655820  Design MT = 0.200000  Target = 0.5311641 (2.000 nominal)  MaxRC = 0.000150
ORB: Fast Target = 0.079403 ( 0.299 nominal )
ORB: stageDelay=0.14137, stageLength=892474
nplLib: default vr hor dist = 135
nplLib: default vr ver dist = 135
nplLib: default vr buf size = 8
nplLib: default vr buf size = 6

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.fix_cells_on_soft_blockages                :        true                

****** eLpp weights (with caps)
Number of nets: 710, of which 709 non-clock nets
Number of nets with 0 toggle rate: 26
Max toggle rate = 1, average toggle rate = 0.0263838
Max non-clock toggle rate = 0.220232
eLpp weight range = (3.64317e-08, 12.9826)
*** 230 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 710
Amt power = 0.1
Non-default weight range: (0.9, 6.19826)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
checking app option clockgate_objective_weight : none
DTDP placement: scenario=func::nom
Information: The net parasitics of block fibo are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.75, congestion_driven_max_util 0.91. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 40% done.
coarse place 60% done.
coarse place 80% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 2.04931e+08
Information: Extraction observers are detached as design net change threshold is reached.
Transferred 0 BTSR attributes to NDM.
Completed Timing-driven placement, Elapsed time =   0: 0: 0 
Moved 642 out of 706 cells, ratio = 0.909348
Total displacement = 4010.478516(um)
Max displacement = 31.762501(um), add_9/ctmTdsLR_1_2900 (112.699997, 154.699997, 0) => (108.416298, 127.221199, 0)
Displacement histogram:
  0 ~  10% cells displacement <=      1.71(um)
  0 ~  20% cells displacement <=      2.51(um)
  0 ~  30% cells displacement <=      3.47(um)
  0 ~  40% cells displacement <=      4.24(um)
  0 ~  50% cells displacement <=      5.27(um)
  0 ~  60% cells displacement <=      6.36(um)
  0 ~  70% cells displacement <=      7.50(um)
  0 ~  80% cells displacement <=      9.23(um)
  0 ~  90% cells displacement <=     11.75(um)
  0 ~ 100% cells displacement <=     31.76(um)
----------------------------------------------------------------
DFT optimization is skipped due to optimize_scan_chain being false
Information: The stitching and editing of coupling caps is turned OFF for design 'FIBO32_LIB:placement_done.design'. (TIM-125)
Information: Design placement_done has 712 nets, 0 global routed, 1 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'fibo'. (NEX-022)
Information: Design Average RC for design placement_done  (NEX-011)
Information: r = 0.288101 ohm/um, via_r = 4.284285 ohm/cut, c = 0.156765 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.175174 ohm/um, via_r = 4.613636 ohm/cut, c = 0.144291 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 710, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 710, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Done with post-clock timing-driven placement.
Clock-opt optimization Phase 12 Iter  2         9.01        9.01      0.00       120      15987.33   116803.49         706              0.28      1414
Clock-opt optimization Phase 12 Iter  3         9.01        9.01      0.00       120      15987.33   116803.49         706              0.28      1414
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0048 seconds to build cellmap data
INFO: creating 10(r) x 10(c) GridCells YDim 16.8 XDim 16.8
INFO: number of GridCells (0x9e00b900): 100
INFO: creating 10(r) x 10(c) GridCells YDim 16.8 XDim 16.8
INFO: number of GridCells (0x9e00b900): 100
Total 0.0090 seconds to load 706 cell instances into cellmap, 642 cells are off site row
Moveable cells: 706; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
0 out of 937 data nets is detail routed, 1 out of 1 clock nets is detail routed and total 938 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 4.0437, cell height 5.6000, cell area 22.6449 for total 706 placed and application fixed cells
Clock-opt optimization Phase 12 Iter  4         9.01        9.01      0.00       120      15987.33   116803.49         706              0.28      1414
Number of Site types in the design = 1
Warning: No tie cell is available for constant fixing. (OPT-200)
Added 0 tie-hi cells
Added 0 tie-low cells
Clock-opt optimization Phase 12 Iter  5         9.01        9.01      0.00       120      15987.33   116803.49         706              0.28      1414
Running post-clock legalization after dtdp.
----------------------------------------------------------------
Running legalize_placement
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0046 seconds to build cellmap data
INFO: creating 6(r) x 6(c) GridCells YDim 28 XDim 28
INFO: number of GridCells (0x9c8ab4a0): 36
INFO: creating 6(r) x 6(c) GridCells YDim 28 XDim 28
INFO: number of GridCells (0x9c8ab4a0): 36
Total 0.0091 seconds to load 706 cell instances into cellmap, 642 cells are off site row
Moveable cells: 706; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
0 out of 937 data nets is detail routed, 1 out of 1 clock nets is detail routed and total 938 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 4.0437, cell height 5.6000, cell area 22.6449 for total 706 placed and application fixed cells
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer GC is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 70 total shapes.
Layer M2: cached 41 shapes out of 102 total shapes.
Cached 1415 vias out of 1786 total vias.

Legalizing Top Level Design fibo ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0047 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer GC is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 73 ref cells (0 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     25200.9          706        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    706
number of references:                73
number of site rows:                 28
number of locations attempted:    17772
number of locations failed:        3820  (21.5%)

Legality of references at locations:
49 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    65       1077       334 ( 31.0%)        701       206 ( 29.4%)  inv0d1
    57        903       272 ( 30.1%)        636       194 ( 30.5%)  nd02d2
    26        463       207 ( 44.7%)        375       166 ( 44.3%)  inv0d2
    42        679       202 ( 29.7%)        215        66 ( 30.7%)  dfcrq4
     9        168       101 ( 60.1%)        152        94 ( 61.8%)  oaim21d1
    10        199        92 ( 46.2%)        151        69 ( 45.7%)  oai21d2
     9        191        83 ( 43.5%)        143        63 ( 44.1%)  aoi21d1
    16        256       113 ( 44.1%)         40        18 ( 45.0%)  dfcrq2
    14        231        71 ( 30.7%)        183        53 ( 29.0%)  nd12d2
     7        120        73 ( 60.8%)         72        43 ( 59.7%)  aoi21d2

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1          7         5 ( 71.4%)          7         4 ( 57.1%)  aoi211d1
     6         93        57 ( 61.3%)         69        44 ( 63.8%)  bufbd3
     9        168       101 ( 60.1%)        152        94 ( 61.8%)  oaim21d1
     7        120        73 ( 60.8%)         72        43 ( 59.7%)  aoi21d2
     3         64        38 ( 59.4%)         64        38 ( 59.4%)  an02d2
     1         16         9 ( 56.2%)          8         5 ( 62.5%)  dfprb2
     3         56        33 ( 58.9%)         56        32 ( 57.1%)  oaim31d1
     4         72        41 ( 56.9%)         16         9 ( 56.2%)  dfcrq1
     1         16         9 ( 56.2%)         16         9 ( 56.2%)  aor21d2
     1         24        13 ( 54.2%)         16         9 ( 56.2%)  dfcrb2

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         706 (5098 total sites)
avg row height over cells:        5.600 um
rms cell displacement:            1.221 um ( 0.22 row height)
rms weighted cell displacement:   1.221 um ( 0.22 row height)
max cell displacement:            2.979 um ( 0.53 row height)
avg cell displacement:            0.863 um ( 0.15 row height)
avg weighted cell displacement:   0.863 um ( 0.15 row height)
number of cells moved:              642
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: add_9/ctmTdsLR_3_3090 (nd02d1)
  Input location: (83.71,17.4019)
  Legal location: (83.02,20.3)
  Displacement:   2.979 um ( 0.53 row height)
Cell: add_9/ctmTdsLR_1_2939 (nr02d1)
  Input location: (13.634,90.4139)
  Legal location: (12.46,93.1)
  Displacement:   2.931 um ( 0.52 row height)
Cell: add_9/ctmTdsLR_5_3328 (aoi21d1)
  Input location: (9.073,129.449)
  Legal location: (9.1,132.3)
  Displacement:   2.851 um ( 0.51 row height)
Cell: add_9/ctmTdsLR_1_3055 (nd02d2)
  Input location: (78.8382,140.793)
  Legal location: (77.98,143.5)
  Displacement:   2.840 um ( 0.51 row height)
Cell: add_9/ctmTdsLR_2_2940 (nr02d1)
  Input location: (18.1545,84.7467)
  Legal location: (17.5,87.5)
  Displacement:   2.830 um ( 0.51 row height)
Cell: add_9/ctmTdsLR_1_1953 (nd12d1)
  Input location: (138.004,23.1197)
  Legal location: (137.9,20.3)
  Displacement:   2.822 um ( 0.50 row height)
Cell: add_9/U558 (inv0d1)
  Input location: (126.074,40.4879)
  Legal location: (127.82,42.7)
  Displacement:   2.818 um ( 0.50 row height)
Cell: add_9/ctmTdsLR_4_3091 (ora21d1)
  Input location: (81.19,11.902)
  Legal location: (81.34,14.7)
  Displacement:   2.802 um ( 0.50 row height)
Cell: add_9/ctmTdsLR_1_1193 (oai21d2)
  Input location: (37.1104,140.701)
  Legal location: (37.1,143.5)
  Displacement:   2.799 um ( 0.50 row height)
Cell: add_9/ctmTdsLR_2_2992 (nd12d2)
  Input location: (147.392,62.2915)
  Legal location: (147.42,59.5)
  Displacement:   2.792 um ( 0.50 row height)

Information: Extraction observers are detached as design net change threshold is reached.
Completed Legalization, Elapsed time =   0: 0: 0 
Moved 642 out of 706 cells, ratio = 0.909348
Total displacement = 867.109070(um)
Max displacement = 3.958400(um), add_9/U558 (127.753700, 46.087898, 2) => (129.500000, 42.700001, 6)
Displacement histogram:
  0 ~  10% cells displacement <=      0.30(um)
  0 ~  20% cells displacement <=      0.51(um)
  0 ~  30% cells displacement <=      0.73(um)
  0 ~  40% cells displacement <=      0.99(um)
  0 ~  50% cells displacement <=      1.20(um)
  0 ~  60% cells displacement <=      1.52(um)
  0 ~  70% cells displacement <=      1.86(um)
  0 ~  80% cells displacement <=      2.17(um)
  0 ~  90% cells displacement <=      2.56(um)
  0 ~ 100% cells displacement <=      3.96(um)
Information: The net parasitics of block fibo are cleared. (TIM-123)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'FIBO32_LIB:placement_done.design'. (TIM-125)
Information: Design placement_done has 712 nets, 0 global routed, 1 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'fibo'. (NEX-022)
Information: Design Average RC for design placement_done  (NEX-011)
Information: r = 0.288101 ohm/um, via_r = 4.284285 ohm/cut, c = 0.157624 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.175174 ohm/um, via_r = 4.613636 ohm/cut, c = 0.145080 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 710, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 710, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0046 seconds to build cellmap data
INFO: creating 10(r) x 10(c) GridCells YDim 16.8 XDim 16.8
INFO: number of GridCells (0xa4e74d20): 100
INFO: creating 10(r) x 10(c) GridCells YDim 16.8 XDim 16.8
INFO: number of GridCells (0xa4e74d20): 100
Total 0.0091 seconds to load 706 cell instances into cellmap
Moveable cells: 706; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
0 out of 937 data nets is detail routed, 1 out of 1 clock nets is detail routed and total 938 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 4.0437, cell height 5.6000, cell area 22.6449 for total 706 placed and application fixed cells
Clock-opt optimization Phase 13 Iter  1         8.97        8.97      0.00       139      15987.33   116803.49         706              0.28      1414

Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (35000 35000) (1642200 1603000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running FTB cleanup in end of npo flow.
Enable dominated scenarios


INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Clock-opt did not mark run with CLO enabled/disabled property
INFO: Concurrent Legalization and Optimization (CLO) Reverted
INFO: Propagating Switching Activities
INFO: Switching Activity propagation took     0.00014 sec
INFO: Propagating Switching Activity for all power flows 
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Clock-opt did not mark run with CLO enabled/disabled property
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
runtime_assert false
enhanced site row merge :  1
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (35000 35000) (1642200 1603000)
Preroute opto area query mode: NDM
Using CLEO = true
Summary: is MV Ready (has MV info... UPF or derived)
Summary: design is not hierarchical
Voltage Area: id=0, index=0, name=DEFAULT_VA, is default, domain=DEFAULT_POWER_DOMAIN, scopeHier=, psn=VDD;
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Setup Voltages:
  Supply Net = VDD, voltages =  1.6200
  Supply Net = VSS, voltages = 
Hold Voltages:
  Supply Net = VDD, voltages =  1.6200
  Supply Net = VSS, voltages = 
Unique Voltages in Design:  1.6200
Default Voltage Area = DEFAULT_VA
Blocked VAs: 
{_snps_autoNdr_power}
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Clock-opt did not mark run with CLO enabled/disabled property

Clock-opt optimization Phase 17 Iter  1         8.97        8.97      0.00       139      15987.33   116803.49         706              0.28      1414
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
INFO: Running refresh_performance_via_ladder_constraints
Warning: max_routing_layer is not set in the design.
INFO: Running refresh_via_ladders
[icc2-lic Wed Oct 29 02:46:36 2025] Command 'route_global' requires licenses
[icc2-lic Wed Oct 29 02:46:36 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Wed Oct 29 02:46:36 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:46:36 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Wed Oct 29 02:46:36 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Wed Oct 29 02:46:36 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Wed Oct 29 02:46:36 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:46:36 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Wed Oct 29 02:46:36 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:46:36 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Wed Oct 29 02:46:36 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:46:36 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Wed Oct 29 02:46:36 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Wed Oct 29 02:46:36 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Wed Oct 29 02:46:36 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:46:36 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Wed Oct 29 02:46:36 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:46:36 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Wed Oct 29 02:46:36 2025] Check-out of alternate set of keys directly with queueing was successful
Warning: Please run the command "check_routability" before running Zroute commands. (ZRT-762)
Information: The net parasitics of block fibo are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 6112 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.force_rerun_after_global_route_opt               :        true                
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = TOP_M
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Port VDD of cell placement_done
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell placement_done
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.15 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.15 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
soft rule _snps_autoNdr_power_3_8_wire is redundant
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   11  Alloctr   11  Proc    0 
[End of Read DB] Total (MB): Used   18  Alloctr   18  Proc 6112 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,167.72um,163.80um)
Number of routing layers = 4
layer M1, dir Hor, min width = 0.23um, min space = 0.23um pitch = 0.56um
layer M2, dir Ver, min width = 0.28um, min space = 0.28um pitch = 0.56um
layer M3, dir Hor, min width = 0.28um, min space = 0.28um pitch = 0.61um
layer TOP_M, dir Ver, min width = 0.44um, min space = 0.46um pitch = 1.12um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   18  Alloctr   19  Proc 6112 
Net statistics:
Total number of nets     = 712
Number of nets to route  = 709
Number of nets with min-layer-mode soft = 1
Number of nets with min-layer-mode soft-cost-low = 1
3 nets are fully connected,
 of which 3 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 709, Total Half Perimeter Wire Length (HPWL) 16297 microns
HPWL   0 ~   50 microns: Net Count      632     Total HPWL        11064 microns
HPWL  50 ~  100 microns: Net Count       71     Total HPWL         4486 microns
HPWL 100 ~  200 microns: Net Count        6     Total HPWL          746 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   19  Alloctr   19  Proc 6112 
Number of partitions: 1 (1 x 1)
Size of partitions: 30 gCells x 30 gCells
Average gCell capacity  1.77     on layer (1)    M1
Average gCell capacity  6.99     on layer (2)    M2
Average gCell capacity  6.02     on layer (3)    M3
Average gCell capacity  4.77     on layer (4)    TOP_M
Average number of tracks per gCell 9.80  on layer (1)    M1
Average number of tracks per gCell 10.00         on layer (2)    M2
Average number of tracks per gCell 8.97  on layer (3)    M3
Average number of tracks per gCell 5.00  on layer (4)    TOP_M
Number of gCells = 3600
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   19  Alloctr   20  Proc 6112 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   19  Alloctr   20  Proc 6112 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   19  Alloctr   20  Proc 6112 
Number of partitions: 1 (1 x 1)
Size of partitions: 30 gCells x 30 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  195  Alloctr  196  Proc 6112 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~6372.0000um (1137 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 30 gCells x 30 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  195  Alloctr  196  Proc 6112 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =    17 Max = 2 GRCs =    21 (1.17%)
Initial. H routing: Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.22%)
Initial. V routing: Overflow =    15 Max = 2 (GRCs =  5) GRCs =    19 (2.11%)
Initial. M1         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.22%)
Initial. M2         Overflow =    15 Max = 2 (GRCs =  5) GRCs =    19 (2.11%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. TOP_M      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 14525.58
Initial. Layer M1 wire length = 245.12
Initial. Layer M2 wire length = 7076.43
Initial. Layer M3 wire length = 6758.64
Initial. Layer TOP_M wire length = 445.39
Initial. Total Number of Contacts = 3316
Initial. Via VIA12A count = 1878
Initial. Via VIA23 count = 1386
Initial. Via VIA34 count = 52
Initial. completed.

Start GR phase 1
Wed Oct 29 02:46:36 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 30 gCells x 30 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  195  Alloctr  196  Proc 6112 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =    12 Max = 2 GRCs =    14 (0.78%)
phase1. H routing: Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.22%)
phase1. V routing: Overflow =    10 Max = 2 (GRCs =  4) GRCs =    12 (1.33%)
phase1. M1         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.22%)
phase1. M2         Overflow =    10 Max = 2 (GRCs =  4) GRCs =    12 (1.33%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. TOP_M      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 14536.01
phase1. Layer M1 wire length = 249.27
phase1. Layer M2 wire length = 7007.64
phase1. Layer M3 wire length = 6751.98
phase1. Layer TOP_M wire length = 527.12
phase1. Total Number of Contacts = 3337
phase1. Via VIA12A count = 1876
phase1. Via VIA23 count = 1395
phase1. Via VIA34 count = 66
phase1. completed.

Start GR phase 2
Wed Oct 29 02:46:36 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 30 gCells x 30 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  195  Alloctr  196  Proc 6112 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =     1 Max = 1 GRCs =     3 (0.17%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     1 Max = 1 (GRCs =  3) GRCs =     3 (0.33%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     1 Max = 1 (GRCs =  3) GRCs =     3 (0.33%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. TOP_M      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 14547.21
phase2. Layer M1 wire length = 240.24
phase2. Layer M2 wire length = 7014.27
phase2. Layer M3 wire length = 6761.07
phase2. Layer TOP_M wire length = 531.63
phase2. Total Number of Contacts = 3339
phase2. Via VIA12A count = 1875
phase2. Via VIA23 count = 1398
phase2. Via VIA34 count = 66
phase2. completed.

Start GR phase 3
Wed Oct 29 02:46:36 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 30 gCells x 30 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  195  Alloctr  196  Proc 6112 
phase3. Routing result:
phase3. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase3. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. Both Dirs: Overflow =     1 Max = 1 GRCs =     3 (0.17%)
phase3. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Overflow =     1 Max = 1 (GRCs =  3) GRCs =     3 (0.33%)
phase3. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =     1 Max = 1 (GRCs =  3) GRCs =     3 (0.33%)
phase3. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. TOP_M      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 14547.21
phase3. Layer M1 wire length = 240.24
phase3. Layer M2 wire length = 7014.27
phase3. Layer M3 wire length = 6761.07
phase3. Layer TOP_M wire length = 531.63
phase3. Total Number of Contacts = 3339
phase3. Via VIA12A count = 1875
phase3. Via VIA23 count = 1398
phase3. Via VIA34 count = 66
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  177  Alloctr  177  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  195  Alloctr  196  Proc 6112 

Congestion utilization per direction:
Average vertical track utilization   = 27.73 %
Peak    vertical track utilization   = 100.00 %
Average horizontal track utilization = 28.99 %
Peak    horizontal track utilization = 100.00 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  177  Alloctr  177  Proc    0 
[End of Global Routing] Total (MB): Used  195  Alloctr  196  Proc 6112 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -10  Alloctr  -10  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 6112 
Information: The stitching and editing of coupling caps is turned OFF for design 'FIBO32_LIB:placement_done.design'. (TIM-125)
Information: Design placement_done has 712 nets, 709 global routed, 1 detail routed. (NEX-024)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'fibo'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 710, routed nets = 710, across physical hierarchy nets = 0, parasitics cached nets = 710, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)

Clock-opt route-global QoR
__________________________
Scenario Mapping Table
1: func::nom

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: **internal_default**
8: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.5362     9.3601     26   0.0000     0.0000      0
    1   8   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.5362     9.3601   9.3601     26   0.0000     0.0000      0      137    12.7276        0 116803.492
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.5362     9.3601   9.3601     26   0.0000     0.0000      0      137    12.7276        0 116803.492     15987.33        706         94        113
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt route-global QoR Summary      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt route-global QoR Summary   0.5362     9.3601   9.3601     26   0.0000     0.0000      0      137        0 116803.492     15987.33        706

Clock-opt Global-routing complete         CPU:   196 s (  0.05 hr )  ELAPSE:  1017 s (  0.28 hr )  MEM-PEAK:  1414 MB

Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = TOP_M
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Port VDD of cell placement_done
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell placement_done
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.15 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.15 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func::nom (Mode func Corner nom)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 30 gCells x 30 gCells
Average gCell capacity  1.77     on layer (1)    M1
Average gCell capacity  6.99     on layer (2)    M2
Average gCell capacity  6.02     on layer (3)    M3
Average gCell capacity  4.77     on layer (4)    TOP_M
Average number of tracks per gCell 9.80  on layer (1)    M1
Average number of tracks per gCell 10.00         on layer (2)    M2
Average number of tracks per gCell 8.97  on layer (3)    M3
Average number of tracks per gCell 5.00  on layer (4)    TOP_M
Number of gCells = 3600
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 3 
rtapi Thread-server 0: startup 
Mgr Thread-server 0: Ctor 
Corner Scaling is off, multiplier is 1.000000
Using default layer TOP_M
new cutoff lpd: 3.53604e-06
maxCornerId = 1
corner=nom, tran factor=1.0000 (0.5312 / 0.5312)
GR Routing Service: loadPermBufBlockages 

INFO: GRE flow is enabled.

Clock-opt optimization Phase 19 Iter  1         9.36        9.36      0.00       138      15987.33   116803.49         706              0.28      1414

INFO: New Levelizer turned on
Corner Scaling is off, multiplier is 1.000000
Using default layer TOP_M
new cutoff lpd: 3.53604e-06
maxCornerId = 1
corner=nom, tran factor=1.0000 (0.5312 / 0.5312)
Information: Design Average RC for design placement_done  (NEX-011)
Information: r = 0.288101 ohm/um, via_r = 4.284285 ohm/cut, c = 0.157624 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.175174 ohm/um, via_r = 4.613636 ohm/cut, c = 0.145080 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Clock-opt optimization Phase 20 Iter  1         9.36        9.36      0.00       138      15987.33   116803.49         706              0.28      1414
Using default layer TOP_M
new cutoff lpd: 3.53604e-06
maxCornerId = 1
corner=nom, tran factor=1.0000 (0.5312 / 0.5312)
Clock-opt optimization Phase 20 Iter  2         9.36        9.36      0.00       135      16009.28   117285.88         706              0.28      1414
Clock-opt optimization Phase 20 Iter  3         9.36        9.36      0.00         3      18304.83   147411.08         706              0.28      1414
Corner Scaling is off, multiplier is 1.000000
Using default layer TOP_M
new cutoff lpd: 3.53604e-06
maxCornerId = 1
corner=nom, tran factor=1.0000 (0.5312 / 0.5312)
Using default layer TOP_M
new cutoff lpd: 3.53604e-06
maxCornerId = 1
corner=nom, tran factor=1.0000 (0.5312 / 0.5312)
Clock-opt optimization Phase 20 Iter  4         9.36        9.36      0.00         2      18307.97   147357.36         706              0.28      1414
Corner Scaling is off, multiplier is 1.000000
Using default layer TOP_M
new cutoff lpd: 3.53604e-06
maxCornerId = 1
corner=nom, tran factor=1.0000 (0.5312 / 0.5312)
Using default layer TOP_M
new cutoff lpd: 3.53604e-06
maxCornerId = 1
corner=nom, tran factor=1.0000 (0.5312 / 0.5312)
Clock-opt optimization Phase 20 Iter  5         9.36        9.36      0.00         2      18307.97   147357.36         706              0.28      1414
Clock-opt optimization Phase 20 Iter  6         9.36        9.36      0.00         2      18307.97   147357.36         706              0.28      1414
Clock-opt optimization Phase 20 Iter  7         9.36        9.36      0.00         1      18336.19   148279.36         706              0.28      1414

Clock-opt optimization Phase 21 Iter  1         9.36        9.36      0.00         1      18336.19   148279.36         761              0.28      1414
Clock-opt optimization Phase 21 Iter  2         9.36        9.36      0.00         1      18351.87   148642.41         761              0.28      1414
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 21 Iter  3         9.36        9.36      0.00         1      18351.87   148642.41         761              0.28      1414
Clock-opt optimization Phase 21 Iter  4         9.36        9.36      0.00         1      18355.01   148729.41         761              0.28      1414
Corner Scaling is off, multiplier is 1.000000
Using default layer TOP_M
new cutoff lpd: 3.53604e-06
maxCornerId = 1
corner=nom, tran factor=1.0000 (0.5312 / 0.5312)
Using default layer TOP_M
new cutoff lpd: 3.53604e-06
maxCornerId = 1
corner=nom, tran factor=1.0000 (0.5312 / 0.5312)
Clock-opt optimization Phase 21 Iter  5         9.36        9.36      0.00         1      18320.51   146042.41         761              0.28      1414
Clock-opt optimization Phase 21 Iter  6         9.36        9.36      0.00         1      18320.51   144981.41         761              0.28      1414
Corner Scaling is off, multiplier is 1.000000
Using default layer TOP_M
new cutoff lpd: 3.53604e-06
maxCornerId = 1
corner=nom, tran factor=1.0000 (0.5312 / 0.5312)
Using default layer TOP_M
new cutoff lpd: 3.53604e-06
maxCornerId = 1
corner=nom, tran factor=1.0000 (0.5312 / 0.5312)
Clock-opt optimization Phase 21 Iter  7         9.36        9.36      0.00         1      18320.51   144730.70         761              0.28      1414
Corner Scaling is off, multiplier is 1.000000
Using default layer TOP_M
new cutoff lpd: 3.53604e-06
maxCornerId = 1
corner=nom, tran factor=1.0000 (0.5312 / 0.5312)
Using default layer TOP_M
new cutoff lpd: 3.53604e-06
maxCornerId = 1
corner=nom, tran factor=1.0000 (0.5312 / 0.5312)
Clock-opt optimization Phase 21 Iter  8         9.36        9.36      0.00         1      18298.56   143309.56         761              0.28      1414

Clock-opt optimization Phase 22 Iter  1         9.36        9.36      0.00         1      18298.56   143309.56         760              0.28      1414
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: CTS will work on the following scenarios. (CTS-101)
   func::nom    (Mode: func; Corner: nom)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00kOhm
   Capacitance : 1.00pF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.compile.enable_global_route = false
   cts.compile.enable_local_skew = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   tsl18fs120_scl/dl04d1
   tsl18fs120_scl/bufbd7
   tsl18fs120_scl/buffd2
   tsl18fs120_scl/dl03d1
   tsl18fs120_scl/bufbdf
   tsl18fs120_scl/buffda
   tsl18fs120_scl/dl02d2
   tsl18fs120_scl/dl03d4
   tsl18fs120_scl/dl04d2
   tsl18fs120_scl/dl02d1
   tsl18fs120_scl/dl01d4
   tsl18fs120_scl/buffd3
   tsl18fs120_scl/bufbda
   tsl18fs120_scl/bufbdk
   tsl18fs120_scl/buffd4
   tsl18fs120_scl/dl04d4
   tsl18fs120_scl/dl02d4
   tsl18fs120_scl/bufbd4
   tsl18fs120_scl/dl01d2
   tsl18fs120_scl/bufbd3
   tsl18fs120_scl/bufbd1
   tsl18fs120_scl/dl01d1
   tsl18fs120_scl/buffd7
   tsl18fs120_scl/bufbd2
   tsl18fs120_scl/buffd1
   tsl18fs120_scl/dl03d2
   tsl18fs120_scl/inv0d2
   tsl18fs120_scl/invbda
   tsl18fs120_scl/inv0da
   tsl18fs120_scl/invbdk
   tsl18fs120_scl/inv0d1
   tsl18fs120_scl/inv0d7
   tsl18fs120_scl/invbd4
   tsl18fs120_scl/invbd2
   tsl18fs120_scl/inv0d0
   tsl18fs120_scl/invbd7
   tsl18fs120_scl/invbdf
   tsl18fs120_scl/inv0d4

ICG reference list:
   tsl18fs120_scl/gclrsn1
   tsl18fs120_scl/gclrsn2
   tsl18fs120_scl/gclrsn4
   tsl18fs120_scl/gclrsna
   tsl18fs120_scl/gclrsn7
   tsl18fs120_scl/gclfsna
   tsl18fs120_scl/gclfsn4
   tsl18fs120_scl/gclfsn7
   tsl18fs120_scl/gclfsn1
   tsl18fs120_scl/gclfsn2
   tsl18fs120_scl/gcnfnn2
   tsl18fs120_scl/gcnfnn4
   tsl18fs120_scl/gcnfnna
   tsl18fs120_scl/gcnfnn7
   tsl18fs120_scl/gcnfnn1
   tsl18fs120_scl/gcnrnn1
   tsl18fs120_scl/gcnrnn2
   tsl18fs120_scl/gcnrnn7
   tsl18fs120_scl/gcnrnna
   tsl18fs120_scl/gcnrnn4


register reference list:
   tsl18fs120_scl/dfnrq2
   tsl18fs120_scl/dfnrq1
   tsl18fs120_scl/dfnrq4
   tsl18fs120_scl/sdpfb1
   tsl18fs120_scl/sdpfb2
   tsl18fs120_scl/sdpfb4
   tsl18fs120_scl/senrb4
   tsl18fs120_scl/senrb1
   tsl18fs120_scl/senrb2
   tsl18fs120_scl/sdbrb2
   tsl18fs120_scl/sdbrb4
   tsl18fs120_scl/sdbrb1
   tsl18fs120_scl/dfprb4
   tsl18fs120_scl/dfprb1
   tsl18fs120_scl/dfprb2
   tsl18fs120_scl/senrq4
   tsl18fs120_scl/senrq1
   tsl18fs120_scl/senrq2
   tsl18fs120_scl/lachq4
   tsl18fs120_scl/lachq2
   tsl18fs120_scl/lachq1
   tsl18fs120_scl/dfcfq1
   tsl18fs120_scl/dfcfq4
   tsl18fs120_scl/dfcfq2
   tsl18fs120_scl/denrq1
   tsl18fs120_scl/denrq2
   tsl18fs120_scl/denrq4
   tsl18fs120_scl/lanlb2
   tsl18fs120_scl/lanlb1
   tsl18fs120_scl/lanlb4
   tsl18fs120_scl/seprq4
   tsl18fs120_scl/seprq1
   tsl18fs120_scl/seprq2
   tsl18fs120_scl/lanhq1
   tsl18fs120_scl/lanhq2
   tsl18fs120_scl/lanhq4
   tsl18fs120_scl/sdprb4
   tsl18fs120_scl/sdprb1
   tsl18fs120_scl/sdprb2
   tsl18fs120_scl/secrq4
   tsl18fs120_scl/secrq2
   tsl18fs120_scl/secrq1
   tsl18fs120_scl/skbrb1
   tsl18fs120_scl/skbrb4
   tsl18fs120_scl/skbrb2
   tsl18fs120_scl/depfq4
   tsl18fs120_scl/depfq1
   tsl18fs120_scl/depfq2
   tsl18fs120_scl/dfcrq4
   tsl18fs120_scl/dfcrq1
   tsl18fs120_scl/dfcrq2
   tsl18fs120_scl/sdnrq4
   tsl18fs120_scl/sdnrq2
   tsl18fs120_scl/sdnrq1
   tsl18fs120_scl/sdnfb2
   tsl18fs120_scl/sdnfb4
   tsl18fs120_scl/sdnfb1
   tsl18fs120_scl/sdbfb4
   tsl18fs120_scl/sdbfb2
   tsl18fs120_scl/sdbfb1
   tsl18fs120_scl/dfcrb1
   tsl18fs120_scl/dfcrb4
   tsl18fs120_scl/dfcrb2
   tsl18fs120_scl/dfbfb1
   tsl18fs120_scl/dfbfb4
   tsl18fs120_scl/dfbfb2
   tsl18fs120_scl/srlab4
   tsl18fs120_scl/srlab2
   tsl18fs120_scl/srlab1
   tsl18fs120_scl/decfq4
   tsl18fs120_scl/decfq1
   tsl18fs120_scl/decfq2
   tsl18fs120_scl/sepfq4
   tsl18fs120_scl/sepfq1
   tsl18fs120_scl/sepfq2
   tsl18fs120_scl/sdcfb2
   tsl18fs120_scl/sdcfb1
   tsl18fs120_scl/sdcfb4
   tsl18fs120_scl/sdcrb1
   tsl18fs120_scl/sdcrb4
   tsl18fs120_scl/sdcrb2
   tsl18fs120_scl/sdnrb4
   tsl18fs120_scl/sdnrb2
   tsl18fs120_scl/sdnrb1
   tsl18fs120_scl/dfbrb2
   tsl18fs120_scl/dfbrb4
   tsl18fs120_scl/dfbrb1
   tsl18fs120_scl/lanht4
   tsl18fs120_scl/lanht2
   tsl18fs120_scl/lanht1
   tsl18fs120_scl/lanhn1
   tsl18fs120_scl/lanhn2
   tsl18fs120_scl/lanhn4
   tsl18fs120_scl/dfcfb4
   tsl18fs120_scl/dfcfb1
   tsl18fs120_scl/dfcfb2
   tsl18fs120_scl/sdcfq1
   tsl18fs120_scl/sdcfq4
   tsl18fs120_scl/sdcfq2
   tsl18fs120_scl/lanlq4
   tsl18fs120_scl/lanlq2
   tsl18fs120_scl/lanlq1
   tsl18fs120_scl/sdcrq4
   tsl18fs120_scl/sdcrq2
   tsl18fs120_scl/sdcrq1
   tsl18fs120_scl/dfnfb2
   tsl18fs120_scl/dfnfb4
   tsl18fs120_scl/dfnfb1
   tsl18fs120_scl/laclq1
   tsl18fs120_scl/laclq2
   tsl18fs120_scl/laclq4
   tsl18fs120_scl/dfcrn2
   tsl18fs120_scl/dfcrn4
   tsl18fs120_scl/dfcrn1
   tsl18fs120_scl/lanln4
   tsl18fs120_scl/lanln2
   tsl18fs120_scl/lanln1
   tsl18fs120_scl/decrq2
   tsl18fs120_scl/decrq4
   tsl18fs120_scl/decrq1
   tsl18fs120_scl/mffnrb4
   tsl18fs120_scl/mffnrb1
   tsl18fs120_scl/mffnrb2
   tsl18fs120_scl/secfq4
   tsl18fs120_scl/secfq1
   tsl18fs120_scl/secfq2
   tsl18fs120_scl/deprq4
   tsl18fs120_scl/deprq2
   tsl18fs120_scl/deprq1
   tsl18fs120_scl/jkbrb1
   tsl18fs120_scl/jkbrb2
   tsl18fs120_scl/jkbrb4
   tsl18fs120_scl/dfnrb1
   tsl18fs120_scl/dfnrb2
   tsl18fs120_scl/dfnrb4
   tsl18fs120_scl/dfpfb2
   tsl18fs120_scl/dfpfb1
   tsl18fs120_scl/dfpfb4
   tsl18fs120_scl/dfnrn2
   tsl18fs120_scl/dfnrn1
   tsl18fs120_scl/dfnrn4
   tsl18fs120_scl/sdnrn4
   tsl18fs120_scl/sdnrn2
   tsl18fs120_scl/sdnrn1
   tsl18fs120_scl/sdcrn4
   tsl18fs120_scl/sdcrn2
   tsl18fs120_scl/sdcrn1
   tsl18fs120_scl/labhb2
   tsl18fs120_scl/labhb1
   tsl18fs120_scl/labhb4
   tsl18fs120_scl/lanhb2
   tsl18fs120_scl/lanhb1
   tsl18fs120_scl/lanhb4

Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
Information: Legalizer's PDC rule check is NOT enabled
Information: Legalizer's advanced rule check is NOT enabled
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins
CCD initialization runtime: cpu 0.010732, elapsed 0.010750, speed up 0.998326.

CCD-Info: App options set by user
   ccd.hold_control_effort = medium
   clock_opt.flow.enable_ccd = true

CCD: Netlist change observers are disabled for incremental timing updates
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The timing has been updated before disabling netlist and extraction change observers. (TIM-121)
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 0, DR 240), data (VR 0, GR 3131, DR 0); stage = auto, isPostRoute = FALSE
INFO: optApi switch to CTS purpose
Information: Creating classic rule checker.
Warning: Routing direction of metal layer GC is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 1045 total shapes.
Layer M2: cached 41 shapes out of 1382 total shapes.
Cached 1415 vias out of 5357 total vias.
enhanced site row merge :  1
Number of Site types in the design = 1
Total power = 2.981631, Leakage = 0.000143, Internal = 2.629548, Switching = 0.351939

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -1.226338, TNS = -22.918404, NVP = 28
 Design (hold) WNHS = 0.462901, TNHS = 0.000000, NHVP = 0

    Scenario func::nom  WNS = -1.226338, TNS = -22.918403, NVP = 28
    Scenario func::nom  WNHS = 0.462901, TNHS = 0.000000, NHVP = 0
    Scenario func::nom
       Path Group clk  WNS = -1.226338, TNS = -22.918403, NVP = 28
       Path Group **in2reg_default**  WNS = 0.607337, TNS = 0.000000, NVP = 0
       Path Group **reg2out_default**  WNS = 0.827158, TNS = 0.000000, NVP = 0
    Scenario func::nom
       Path Group clk  WNHS = 0.462901, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -1.226, TNS = -22.918, NVP = 28, UNWEIGHTED_TNS = -22.918, WNHS = 0.463, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=-22.918404, nvp=28)

CCD: Before drc optimization
      (Unfixable: NetsWithDRC = 1, worst Tran/Cap cost = 0.0509/0.0000, total Tran/Cap cost = 0.0509/0.0000)

Information: There is no DRC violation or all DRC violations are not fixable.

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9916

-------------------------------------------------


CCD: After drc optimization:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -1.226338, TNS = -22.918404, NVP = 28
 Design (hold) WNHS = 0.462901, TNHS = 0.000000, NHVP = 0

    Scenario func::nom  WNS = -1.226338, TNS = -22.918403, NVP = 28
    Scenario func::nom  WNHS = 0.462901, TNHS = 0.000000, NHVP = 0
    Scenario func::nom
       Path Group clk  WNS = -1.226338, TNS = -22.918403, NVP = 28
       Path Group **in2reg_default**  WNS = 0.607337, TNS = 0.000000, NVP = 0
       Path Group **reg2out_default**  WNS = 0.827158, TNS = 0.000000, NVP = 0
    Scenario func::nom
       Path Group clk  WNHS = 0.462901, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -1.226, TNS = -22.918, NVP = 28, UNWEIGHTED_TNS = -22.918, WNHS = 0.463, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=-22.918404, nvp=28)
      (Unfixable: NetsWithDRC = 1, worst Tran/Cap cost = 0.0509/0.0000, total Tran/Cap cost = 0.0509/0.0000)

Information: There is no DRC violation or all DRC violations are not fixable.
Commit #1 not accepted, out of 1
Commit #2 accepted 1 out of 1, tns improved from 22.918404 to 22.908197, 0.044543 percent 

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =         25
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =         23
        # Failed main graph committ          =          1
        # Successful main graph commit      =          1
        # Subgraph evaluation success rate in percent =     0.0800
        # Sg2Main acceptance ratio in percent      =     0.5000
        # NumCTCells changed               =          0

        # Number of cells sized                =          2
        # Number of cells added                =          0
        # Number of cells removed                =          0
        # Accepted         sizing moves =        1

        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.8640
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     0.5948
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     0.9972
        # Sg CPU time                     = 00h:00m:00s
        # Sg elapsed time                 = 00h:00m:00s
        # Sg speed up                     =     0.9959
        # The rest of flow speed up       =     0.9965

-------------------------------------------------


CCD: After CG based optimization:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -1.226341, TNS = -22.908197, NVP = 28
 Design (hold) WNHS = 0.463308, TNHS = 0.000000, NHVP = 0

    Scenario func::nom  WNS = -1.226341, TNS = -22.908198, NVP = 28
    Scenario func::nom  WNHS = 0.463308, TNHS = 0.000000, NHVP = 0
    Scenario func::nom
       Path Group clk  WNS = -1.226341, TNS = -22.908198, NVP = 28
       Path Group **in2reg_default**  WNS = 0.607324, TNS = 0.000000, NVP = 0
       Path Group **reg2out_default**  WNS = 0.827164, TNS = 0.000000, NVP = 0
    Scenario func::nom
       Path Group clk  WNHS = 0.463308, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -1.226, TNS = -22.908, NVP = 28, UNWEIGHTED_TNS = -22.908, WNHS = 0.463, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=-22.908197, nvp=28)
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Route Cleanup and Reuse: 0 shapes being reused for 0 clock nets
INFO: optApi switch to OPTO purpose
enhanced site row merge :  1
Number of Site types in the design = 1
 CCD flow runtime: cpu 0.449572, elapsed 0.504894, speed up 0.890428.
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Clock-opt optimization Phase 23 Iter  1         9.36        9.36      0.00         1      18292.29   141822.56         760              0.28      1414
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Clock-opt optimization Phase 24 Iter  1         9.36        9.36      0.00         0      18286.02   141285.56         760              0.28      1414
Clock-opt optimization Phase 24 Iter  2         9.36        9.36      0.00         0      18289.15   141935.75         760              0.28      1414
Clock-opt optimization Phase 24 Iter  3         9.36        9.36      0.00         0      18292.29   142022.77         760              0.28      1414
Clock-opt optimization Phase 24 Iter  4         9.36        9.36      0.00         0      18292.29   142022.77         760              0.28      1414
Clock-opt optimization Phase 24 Iter  5         9.36        9.36      0.00         0      18333.06   143517.16         760              0.28      1414
Clock-opt optimization Phase 24 Iter  6         9.36        9.36      0.00         0      18333.06   143517.16         760              0.28      1414
Clock-opt optimization Phase 24 Iter  7         9.36        9.36      0.00         0      18333.06   143517.16         760              0.28      1414
Clock-opt optimization Phase 24 Iter  8         9.36        9.36      0.00         0      18333.06   143517.16         760              0.28      1414
Clock-opt optimization Phase 24 Iter  9         9.36        9.36      0.00         0      18333.06   143517.16         760              0.28      1414
Clock-opt optimization Phase 24 Iter 10         9.36        9.36      0.00         0      18333.06   143517.16         760              0.28      1414
Corner Scaling is off, multiplier is 1.000000
Using default layer TOP_M
new cutoff lpd: 3.53604e-06
maxCornerId = 1
corner=nom, tran factor=1.0000 (0.5312 / 0.5312)
Using default layer TOP_M
new cutoff lpd: 3.53604e-06
maxCornerId = 1
corner=nom, tran factor=1.0000 (0.5312 / 0.5312)
Clock-opt optimization Phase 24 Iter 11         9.36        9.36      0.00         0      18370.69   145634.77         760              0.28      1414
Clock-opt optimization Phase 24 Iter 12         9.36        9.36      0.00         0      18398.91   146725.77         760              0.28      1414
Corner Scaling is off, multiplier is 1.000000
Using default layer TOP_M
new cutoff lpd: 3.53604e-06
maxCornerId = 1
corner=nom, tran factor=1.0000 (0.5312 / 0.5312)
Using default layer TOP_M
new cutoff lpd: 3.53604e-06
maxCornerId = 1
corner=nom, tran factor=1.0000 (0.5312 / 0.5312)
Clock-opt optimization Phase 24 Iter 13         9.36        9.36      0.00         0      18420.86   147593.78         760              0.28      1414
Corner Scaling is off, multiplier is 1.000000
Using default layer TOP_M
new cutoff lpd: 3.53604e-06
maxCornerId = 1
corner=nom, tran factor=1.0000 (0.5312 / 0.5312)
Using default layer TOP_M
new cutoff lpd: 3.53604e-06
maxCornerId = 1
corner=nom, tran factor=1.0000 (0.5312 / 0.5312)
Clock-opt optimization Phase 24 Iter 14         9.36        9.36      0.00         0      18455.36   141807.58         760              0.28      1414
Corner Scaling is off, multiplier is 1.000000
Using default layer TOP_M
new cutoff lpd: 3.53604e-06
maxCornerId = 1
corner=nom, tran factor=1.0000 (0.5312 / 0.5312)
Corner Scaling is off, multiplier is 1.000000
Using default layer TOP_M
new cutoff lpd: 3.53604e-06
maxCornerId = 1
corner=nom, tran factor=1.0000 (0.5312 / 0.5312)
Clock-opt optimization Phase 24 Iter 15         9.36        9.36      0.00         0      18455.36   141807.58         760              0.28      1414
Using default layer TOP_M
new cutoff lpd: 3.53604e-06
maxCornerId = 1
corner=nom, tran factor=1.0000 (0.5312 / 0.5312)
Using default layer TOP_M
new cutoff lpd: 3.53604e-06
maxCornerId = 1
corner=nom, tran factor=1.0000 (0.5312 / 0.5312)
Corner Scaling is off, multiplier is 1.000000
Using default layer TOP_M
new cutoff lpd: 3.53604e-06
maxCornerId = 1
corner=nom, tran factor=1.0000 (0.5312 / 0.5312)
Corner Scaling is off, multiplier is 1.000000
Using default layer TOP_M
new cutoff lpd: 3.53604e-06
maxCornerId = 1
corner=nom, tran factor=1.0000 (0.5312 / 0.5312)
Clock-opt optimization Phase 24 Iter 16         9.36        9.36      0.00         0      18455.36   141807.58         760              0.28      1414
Using default layer TOP_M
new cutoff lpd: 3.53604e-06
maxCornerId = 1
corner=nom, tran factor=1.0000 (0.5312 / 0.5312)
Using default layer TOP_M
new cutoff lpd: 3.53604e-06
maxCornerId = 1
corner=nom, tran factor=1.0000 (0.5312 / 0.5312)
Corner Scaling is off, multiplier is 1.000000
Using default layer TOP_M
new cutoff lpd: 3.53604e-06
maxCornerId = 1
corner=nom, tran factor=1.0000 (0.5312 / 0.5312)
Corner Scaling is off, multiplier is 1.000000
Using default layer TOP_M
new cutoff lpd: 3.53604e-06
maxCornerId = 1
corner=nom, tran factor=1.0000 (0.5312 / 0.5312)
Using default layer TOP_M
new cutoff lpd: 3.53604e-06
maxCornerId = 1
corner=nom, tran factor=1.0000 (0.5312 / 0.5312)
Using default layer TOP_M
new cutoff lpd: 3.53604e-06
maxCornerId = 1
corner=nom, tran factor=1.0000 (0.5312 / 0.5312)
Clock-opt optimization Phase 24 Iter 17         9.36        9.36      0.00         0      18455.36   141807.58         760              0.28      1414

Clock-opt optimization Phase 25 Iter  1         9.36        9.36      0.00         0      18455.36   141807.58         764              0.29      1414
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Clock-opt optimization Phase 25 Iter  2         9.36        9.36      0.00         0      18455.36   141807.58         764              0.29      1414
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
INFO: updating slack distrubution time borrowing
updateTimeBorrowsAndSi elapsed: 0.370000

Clock-opt optimization Phase 26 Iter  1         9.36        9.36      0.00         0      18455.36   141807.58         764              0.29      1414
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: CTS will work on the following scenarios. (CTS-101)
   func::nom    (Mode: func; Corner: nom)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00kOhm
   Capacitance : 1.00pF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.compile.enable_global_route = false
   cts.compile.enable_local_skew = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   tsl18fs120_scl/dl04d1
   tsl18fs120_scl/bufbd7
   tsl18fs120_scl/buffd2
   tsl18fs120_scl/dl03d1
   tsl18fs120_scl/bufbdf
   tsl18fs120_scl/buffda
   tsl18fs120_scl/dl02d2
   tsl18fs120_scl/dl03d4
   tsl18fs120_scl/dl04d2
   tsl18fs120_scl/dl02d1
   tsl18fs120_scl/dl01d4
   tsl18fs120_scl/buffd3
   tsl18fs120_scl/bufbda
   tsl18fs120_scl/bufbdk
   tsl18fs120_scl/buffd4
   tsl18fs120_scl/dl04d4
   tsl18fs120_scl/dl02d4
   tsl18fs120_scl/bufbd4
   tsl18fs120_scl/dl01d2
   tsl18fs120_scl/bufbd3
   tsl18fs120_scl/bufbd1
   tsl18fs120_scl/dl01d1
   tsl18fs120_scl/buffd7
   tsl18fs120_scl/bufbd2
   tsl18fs120_scl/buffd1
   tsl18fs120_scl/dl03d2
   tsl18fs120_scl/inv0d2
   tsl18fs120_scl/invbda
   tsl18fs120_scl/inv0da
   tsl18fs120_scl/invbdk
   tsl18fs120_scl/inv0d1
   tsl18fs120_scl/inv0d7
   tsl18fs120_scl/invbd4
   tsl18fs120_scl/invbd2
   tsl18fs120_scl/inv0d0
   tsl18fs120_scl/invbd7
   tsl18fs120_scl/invbdf
   tsl18fs120_scl/inv0d4

ICG reference list:
   tsl18fs120_scl/gclrsn1
   tsl18fs120_scl/gclrsn2
   tsl18fs120_scl/gclrsn4
   tsl18fs120_scl/gclrsna
   tsl18fs120_scl/gclrsn7
   tsl18fs120_scl/gclfsna
   tsl18fs120_scl/gclfsn4
   tsl18fs120_scl/gclfsn7
   tsl18fs120_scl/gclfsn1
   tsl18fs120_scl/gclfsn2
   tsl18fs120_scl/gcnfnn2
   tsl18fs120_scl/gcnfnn4
   tsl18fs120_scl/gcnfnna
   tsl18fs120_scl/gcnfnn7
   tsl18fs120_scl/gcnfnn1
   tsl18fs120_scl/gcnrnn1
   tsl18fs120_scl/gcnrnn2
   tsl18fs120_scl/gcnrnn7
   tsl18fs120_scl/gcnrnna
   tsl18fs120_scl/gcnrnn4


register reference list:
   tsl18fs120_scl/dfnrq2
   tsl18fs120_scl/dfnrq1
   tsl18fs120_scl/dfnrq4
   tsl18fs120_scl/sdpfb1
   tsl18fs120_scl/sdpfb2
   tsl18fs120_scl/sdpfb4
   tsl18fs120_scl/senrb4
   tsl18fs120_scl/senrb1
   tsl18fs120_scl/senrb2
   tsl18fs120_scl/sdbrb2
   tsl18fs120_scl/sdbrb4
   tsl18fs120_scl/sdbrb1
   tsl18fs120_scl/dfprb4
   tsl18fs120_scl/dfprb1
   tsl18fs120_scl/dfprb2
   tsl18fs120_scl/senrq4
   tsl18fs120_scl/senrq1
   tsl18fs120_scl/senrq2
   tsl18fs120_scl/lachq4
   tsl18fs120_scl/lachq2
   tsl18fs120_scl/lachq1
   tsl18fs120_scl/dfcfq1
   tsl18fs120_scl/dfcfq4
   tsl18fs120_scl/dfcfq2
   tsl18fs120_scl/denrq1
   tsl18fs120_scl/denrq2
   tsl18fs120_scl/denrq4
   tsl18fs120_scl/lanlb2
   tsl18fs120_scl/lanlb1
   tsl18fs120_scl/lanlb4
   tsl18fs120_scl/seprq4
   tsl18fs120_scl/seprq1
   tsl18fs120_scl/seprq2
   tsl18fs120_scl/lanhq1
   tsl18fs120_scl/lanhq2
   tsl18fs120_scl/lanhq4
   tsl18fs120_scl/sdprb4
   tsl18fs120_scl/sdprb1
   tsl18fs120_scl/sdprb2
   tsl18fs120_scl/secrq4
   tsl18fs120_scl/secrq2
   tsl18fs120_scl/secrq1
   tsl18fs120_scl/skbrb1
   tsl18fs120_scl/skbrb4
   tsl18fs120_scl/skbrb2
   tsl18fs120_scl/depfq4
   tsl18fs120_scl/depfq1
   tsl18fs120_scl/depfq2
   tsl18fs120_scl/dfcrq4
   tsl18fs120_scl/dfcrq1
   tsl18fs120_scl/dfcrq2
   tsl18fs120_scl/sdnrq4
   tsl18fs120_scl/sdnrq2
   tsl18fs120_scl/sdnrq1
   tsl18fs120_scl/sdnfb2
   tsl18fs120_scl/sdnfb4
   tsl18fs120_scl/sdnfb1
   tsl18fs120_scl/sdbfb4
   tsl18fs120_scl/sdbfb2
   tsl18fs120_scl/sdbfb1
   tsl18fs120_scl/dfcrb1
   tsl18fs120_scl/dfcrb4
   tsl18fs120_scl/dfcrb2
   tsl18fs120_scl/dfbfb1
   tsl18fs120_scl/dfbfb4
   tsl18fs120_scl/dfbfb2
   tsl18fs120_scl/srlab4
   tsl18fs120_scl/srlab2
   tsl18fs120_scl/srlab1
   tsl18fs120_scl/decfq4
   tsl18fs120_scl/decfq1
   tsl18fs120_scl/decfq2
   tsl18fs120_scl/sepfq4
   tsl18fs120_scl/sepfq1
   tsl18fs120_scl/sepfq2
   tsl18fs120_scl/sdcfb2
   tsl18fs120_scl/sdcfb1
   tsl18fs120_scl/sdcfb4
   tsl18fs120_scl/sdcrb1
   tsl18fs120_scl/sdcrb4
   tsl18fs120_scl/sdcrb2
   tsl18fs120_scl/sdnrb4
   tsl18fs120_scl/sdnrb2
   tsl18fs120_scl/sdnrb1
   tsl18fs120_scl/dfbrb2
   tsl18fs120_scl/dfbrb4
   tsl18fs120_scl/dfbrb1
   tsl18fs120_scl/lanht4
   tsl18fs120_scl/lanht2
   tsl18fs120_scl/lanht1
   tsl18fs120_scl/lanhn1
   tsl18fs120_scl/lanhn2
   tsl18fs120_scl/lanhn4
   tsl18fs120_scl/dfcfb4
   tsl18fs120_scl/dfcfb1
   tsl18fs120_scl/dfcfb2
   tsl18fs120_scl/sdcfq1
   tsl18fs120_scl/sdcfq4
   tsl18fs120_scl/sdcfq2
   tsl18fs120_scl/lanlq4
   tsl18fs120_scl/lanlq2
   tsl18fs120_scl/lanlq1
   tsl18fs120_scl/sdcrq4
   tsl18fs120_scl/sdcrq2
   tsl18fs120_scl/sdcrq1
   tsl18fs120_scl/dfnfb2
   tsl18fs120_scl/dfnfb4
   tsl18fs120_scl/dfnfb1
   tsl18fs120_scl/laclq1
   tsl18fs120_scl/laclq2
   tsl18fs120_scl/laclq4
   tsl18fs120_scl/dfcrn2
   tsl18fs120_scl/dfcrn4
   tsl18fs120_scl/dfcrn1
   tsl18fs120_scl/lanln4
   tsl18fs120_scl/lanln2
   tsl18fs120_scl/lanln1
   tsl18fs120_scl/decrq2
   tsl18fs120_scl/decrq4
   tsl18fs120_scl/decrq1
   tsl18fs120_scl/mffnrb4
   tsl18fs120_scl/mffnrb1
   tsl18fs120_scl/mffnrb2
   tsl18fs120_scl/secfq4
   tsl18fs120_scl/secfq1
   tsl18fs120_scl/secfq2
   tsl18fs120_scl/deprq4
   tsl18fs120_scl/deprq2
   tsl18fs120_scl/deprq1
   tsl18fs120_scl/jkbrb1
   tsl18fs120_scl/jkbrb2
   tsl18fs120_scl/jkbrb4
   tsl18fs120_scl/dfnrb1
   tsl18fs120_scl/dfnrb2
   tsl18fs120_scl/dfnrb4
   tsl18fs120_scl/dfpfb2
   tsl18fs120_scl/dfpfb1
   tsl18fs120_scl/dfpfb4
   tsl18fs120_scl/dfnrn2
   tsl18fs120_scl/dfnrn1
   tsl18fs120_scl/dfnrn4
   tsl18fs120_scl/sdnrn4
   tsl18fs120_scl/sdnrn2
   tsl18fs120_scl/sdnrn1
   tsl18fs120_scl/sdcrn4
   tsl18fs120_scl/sdcrn2
   tsl18fs120_scl/sdcrn1
   tsl18fs120_scl/labhb2
   tsl18fs120_scl/labhb1
   tsl18fs120_scl/labhb4
   tsl18fs120_scl/lanhb2
   tsl18fs120_scl/lanhb1
   tsl18fs120_scl/lanhb4

Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
CCD MOO settings for (gccd2gre, qor_tns): 1 engines
    Engine NONE_POWER has 1 objectives, 0 enabled moves, iterationLimit = 4, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 0, areaOnly = 0, useOldEngine = 1, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 100, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            NONE_POWER: priority 10, weight 20.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
        Moves enabled: 
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
Information: Legalizer's PDC rule check is NOT enabled
Information: Legalizer's advanced rule check is NOT enabled
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins
CCD initialization runtime: cpu 0.011043, elapsed 0.011061, speed up 0.998373.

CCD-Info: App options set by user
   ccd.hold_control_effort = medium
   clock_opt.flow.enable_ccd = true

CCD: Netlist change observers are disabled for incremental timing updates
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The timing has been updated before disabling netlist and extraction change observers. (TIM-121)
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 0, DR 240), data (VR 0, GR 3192, DR 0); stage = auto, isPostRoute = FALSE
INFO: optApi switch to CTS purpose
enhanced site row merge :  1
Number of Site types in the design = 1
Total power = 2.988764, Leakage = 0.000142, Internal = 2.633344, Switching = 0.355278

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -1.215353, TNS = -23.114775, NVP = 28
 Design (hold) WNHS = 0.463286, TNHS = 0.000000, NHVP = 0

    Scenario func::nom  WNS = -1.215353, TNS = -23.114775, NVP = 28
    Scenario func::nom  WNHS = 0.463286, TNHS = 0.000000, NHVP = 0
    Scenario func::nom
       Path Group clk  WNS = -1.215353, TNS = -23.114775, NVP = 28
       Path Group **in2reg_default**  WNS = 0.607757, TNS = 0.000000, NVP = 0
       Path Group **reg2out_default**  WNS = 0.827185, TNS = 0.000000, NVP = 0
    Scenario func::nom
       Path Group clk  WNHS = 0.463286, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -1.215, TNS = -23.115, NVP = 28, UNWEIGHTED_TNS = -23.115, WNHS = 0.463, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=-23.114775, nvp=28)
 All scenarios used by CCD
    scenario 0: func::nom , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap
          mode: func, id = 1
          corner: nom, id = 1
          isSetup: wns = -1.215353, unweighted tns = -23.114775
          isHold: wns = 0.463286, unweighted tns = 0.000000

1,1|
    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          1
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          1
        # Subgraph evaluation success rate in percent =     1.0000
        # Sg2Main acceptance ratio in percent      =     1.0000
        # NumCTCells changed               =          0

        # Number of cells sized                =          1
        # Number of cells added                =          0
        # Number of cells removed                =          0

        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9975
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     0.9971
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     1.0020
        # Filter CPU time                 = 00h:00m:00s
        # Filter elapsed time             = 00h:00m:00s
        # Filter speed up                 =     0.9974
        # Sg CPU time                     = 00h:00m:00s
        # Sg elapsed time                 = 00h:00m:00s
        # Sg speed up                     =     0.9974
        # The rest of flow speed up       =     0.9977

-------------------------------------------------


CCD: After power optimization:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -1.215353, TNS = -23.114775, NVP = 28
 Design (hold) WNHS = 0.463286, TNHS = 0.000000, NHVP = 0

    Scenario func::nom  WNS = -1.215353, TNS = -23.114775, NVP = 28
    Scenario func::nom  WNHS = 0.463286, TNHS = 0.000000, NHVP = 0
    Scenario func::nom
       Path Group clk  WNS = -1.215353, TNS = -23.114775, NVP = 28
       Path Group **in2reg_default**  WNS = 0.607757, TNS = 0.000000, NVP = 0
       Path Group **reg2out_default**  WNS = 0.827185, TNS = 0.000000, NVP = 0
    Scenario func::nom
       Path Group clk  WNHS = 0.463286, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -1.215, TNS = -23.115, NVP = 28, UNWEIGHTED_TNS = -23.115, WNHS = 0.463, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=-23.114775, nvp=28)
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Route Cleanup and Reuse: 0 shapes being reused for 0 clock nets
INFO: optApi switch to OPTO purpose
enhanced site row merge :  1
Number of Site types in the design = 1
 CCD flow runtime: cpu 0.146395, elapsed 0.146667, speed up 0.998145.
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Clock-opt optimization Phase 27 Iter  1         9.36        9.36      0.00         0      18452.22   141600.69         764              0.29      1414
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 28 Iter  1         9.36        9.36      0.00         0      18455.36   141807.58         764              0.29      1414
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 1.0000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.33350906 cumPct:    62.86 estdown: 0.19708133 cumUp:   80 numDown:  582 status= valid
Knee-Processing :  cumEst: 0.48506635 cumPct:    91.42 estdown: 0.04552377 cumUp:  241 numDown:  421 status= valid
Knee-Processing :  cumEst: 0.51776123 cumPct:    97.58 estdown: 0.01282890 cumUp:  391 numDown:  271 status= valid
Knee-Processing :  cumEst: 0.53059012 cumPct:   100.00 estdown: 0.00000000 cumUp:  700 numDown:    0 status= valid
Clock-opt optimization Phase 28 Iter  2         9.36        9.36      0.00         0      17404.80    91825.29         764              0.29      1414
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.04589783 cumPct:    66.94 estdown: 0.02266490 cumUp:   17 numDown:   66 status= valid
Knee-Processing :  cumEst: 0.06292414 cumPct:    91.78 estdown: 0.00563859 cumUp:   38 numDown:   45 status= valid
Knee-Processing :  cumEst: 0.06752596 cumPct:    98.49 estdown: 0.00103677 cumUp:   55 numDown:   28 status= valid
Knee-Processing :  cumEst: 0.06856274 cumPct:   100.00 estdown: 0.00000000 cumUp:   98 numDown:    0 status= valid

Clock-opt optimization Phase 29 Iter  1         9.36        9.36      0.00         0      17401.66    91596.40         702              0.29      1414
INFO: New Levelizer turned on

Corner Scaling is off, multiplier is 1.000000
Using default layer TOP_M
new cutoff lpd: 3.53604e-06
maxCornerId = 1
corner=nom, tran factor=1.0000 (0.5312 / 0.5312)
Corner Scaling is off, multiplier is 1.000000
Using default layer TOP_M
new cutoff lpd: 3.53604e-06
maxCornerId = 1
corner=nom, tran factor=1.0000 (0.5312 / 0.5312)
Clock-opt optimization Phase 30 Iter  1         9.36        9.36      0.00         0      17401.66    90904.40         702              0.29      1414
Using default layer TOP_M
new cutoff lpd: 3.53604e-06
maxCornerId = 1
corner=nom, tran factor=1.0000 (0.5312 / 0.5312)

Clock-opt optimization Phase 31 Iter  1         9.36        9.36      0.00         0      17411.07    90716.22         703              0.29      1414

Clock-opt optimization Phase 32 Iter  1         9.36        9.36      0.00         0      17411.07    90716.22         703              0.29      1414
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Clock-opt optimization Phase 32 Iter  2         9.36        9.36      0.00         0      17411.07    90716.22         703              0.29      1414
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
INFO: updating slack distrubution time borrowing
updateTimeBorrowsAndSi elapsed: 0.433000


Clock-opt route preserve complete         CPU:   209 s (  0.06 hr )  ELAPSE:  1029 s (  0.29 hr )  MEM-PEAK:  1414 MB

INFO: Sending timing info to router
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
[icc2-lic Wed Oct 29 02:46:50 2025] Command 'legalize_placement' requires licenses
[icc2-lic Wed Oct 29 02:46:50 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Wed Oct 29 02:46:50 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:46:50 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Wed Oct 29 02:46:50 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Wed Oct 29 02:46:50 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Wed Oct 29 02:46:50 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:46:50 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Wed Oct 29 02:46:50 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:46:50 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Wed Oct 29 02:46:50 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:46:50 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Wed Oct 29 02:46:50 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Wed Oct 29 02:46:50 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Wed Oct 29 02:46:50 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:46:50 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Wed Oct 29 02:46:50 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:46:50 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Wed Oct 29 02:46:50 2025] Check-out of alternate set of keys directly with queueing was successful
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer GC is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 1444 total shapes.
Layer M2: cached 41 shapes out of 1527 total shapes.
Cached 1415 vias out of 5638 total vias.

Legalizing Top Level Design fibo ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0046 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer GC is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 68 ref cells (0 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     25200.9          701        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    701
number of references:                68
number of site rows:                 28
number of locations attempted:    17457
number of locations failed:        3978  (22.8%)

Legality of references at locations:
43 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    70       1100       344 ( 31.3%)        756       228 ( 30.2%)  inv0d1
    59        902       267 ( 29.6%)        564       172 ( 30.5%)  nd02d2
    27        406       184 ( 45.3%)        270       123 ( 45.6%)  inv0d2
    15        247       159 ( 64.4%)        223       139 ( 62.3%)  aoi21d2
    19        333       150 ( 45.0%)        206        93 ( 45.1%)  oai21d2
    41        615       187 ( 30.4%)        191        56 ( 29.3%)  dfcrq4
    21        371       118 ( 31.8%)        220        64 ( 29.1%)  nr02d4
     8        144        88 ( 61.1%)        112        71 ( 63.4%)  oaim21d1
    17        256       117 ( 45.7%)         64        31 ( 48.4%)  dfcrq2
    16        255        80 ( 31.4%)        183        54 ( 29.5%)  nd12d2

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1          7         6 ( 85.7%)          7         6 ( 85.7%)  aoi211d2
    15        247       159 ( 64.4%)        223       139 ( 62.3%)  aoi21d2
     8        144        88 ( 61.1%)        112        71 ( 63.4%)  oaim21d1
     6        102        62 ( 60.8%)        102        63 ( 61.8%)  bufbd3
     1         16         9 ( 56.2%)          8         5 ( 62.5%)  dfprb2
     1         16        10 ( 62.5%)          8         4 ( 50.0%)  aor21d2
     4         80        46 ( 57.5%)         32        19 ( 59.4%)  dfcrq1
     5         79        45 ( 57.0%)         63        36 ( 57.1%)  an02d2
     3         56        31 ( 55.4%)         56        32 ( 57.1%)  oaim31d1
     6        111        55 ( 49.5%)         71        36 ( 50.7%)  aoim22d2

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         701 (5546 total sites)
avg row height over cells:        5.600 um
rms cell displacement:            1.169 um ( 0.21 row height)
rms weighted cell displacement:   1.169 um ( 0.21 row height)
max cell displacement:            6.261 um ( 1.12 row height)
avg cell displacement:            0.551 um ( 0.10 row height)
avg weighted cell displacement:   0.551 um ( 0.10 row height)
number of cells moved:              263
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: add_9/ctmTdsLR_1_3095 (nr02d2)
  Input location: (70.7,143.5)
  Legal location: (73.5,137.9)
  Displacement:   6.261 um ( 1.12 row height)
Cell: add_9/ZBUF_9_inst_2661 (bufbd1)
  Input location: (17.5,104.3)
  Legal location: (19.74,98.7)
  Displacement:   6.031 um ( 1.08 row height)
Cell: add_9/copt_gre_mt_inst_3520 (bufbd1)
  Input location: (76.3,143.5)
  Legal location: (78.54,149.1)
  Displacement:   6.031 um ( 1.08 row height)
Cell: add_9/ctmTdsLR_1_2779 (oai21d2)
  Input location: (50.54,81.9)
  Legal location: (49.42,87.5)
  Displacement:   5.711 um ( 1.02 row height)
Cell: add_9/U362 (nr02d1)
  Input location: (66.22,143.5)
  Legal location: (65.1,149.1)
  Displacement:   5.711 um ( 1.02 row height)
Cell: add_9/ctmTdsLR_2_3350 (inv0d1)
  Input location: (127.26,132.3)
  Legal location: (127.82,126.7)
  Displacement:   5.628 um ( 1.00 row height)
Cell: add_9/ZBUF_9_inst_1263 (buffd1)
  Input location: (16.38,98.7)
  Legal location: (16.94,93.1)
  Displacement:   5.628 um ( 1.00 row height)
Cell: add_9/copt_gre_mt_inst_3532 (bufbd1)
  Input location: (84.14,31.5)
  Legal location: (83.58,37.1)
  Displacement:   5.628 um ( 1.00 row height)
Cell: add_9/U390 (nr02d2)
  Input location: (19.18,98.7)
  Legal location: (24.78,98.7)
  Displacement:   5.600 um ( 1.00 row height)
Cell: add_9/ctmTdsLR_1_1906 (nr02d4)
  Input location: (146.86,109.9)
  Legal location: (141.26,109.9)
  Displacement:   5.600 um ( 1.00 row height)

Information: Extraction observers are detached as design net change threshold is reached.
Legalization succeeded.
Total Legalizer CPU: 0.467
Total Legalizer Wall Time: 0.483
----------------------------------------------------------------

Clock-opt legalization complete           CPU:   209 s (  0.06 hr )  ELAPSE:  1030 s (  0.29 hr )  MEM-PEAK:  1414 MB
rtapi Thread-server 0: shutdown 
Mgr Thread-server 0: Dtor 

No. startProblems      =  1020 

No. doRoutes           =   225 
No. doUnroutes         =   390 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =   225 
No. undoUnroutes       =   390 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
INFO: Running refresh_via_ladders
[icc2-lic Wed Oct 29 02:46:50 2025] Command 'route_global' requires licenses
[icc2-lic Wed Oct 29 02:46:50 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Wed Oct 29 02:46:50 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:46:50 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Wed Oct 29 02:46:50 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Wed Oct 29 02:46:50 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Wed Oct 29 02:46:50 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:46:50 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Wed Oct 29 02:46:50 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:46:50 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Wed Oct 29 02:46:50 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:46:50 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Wed Oct 29 02:46:50 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Wed Oct 29 02:46:50 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Wed Oct 29 02:46:50 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:46:50 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Wed Oct 29 02:46:50 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:46:50 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Wed Oct 29 02:46:50 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Forcing rerun of global router after global_route_opt due to app option route.global.force_rerun_after_global_route_opt being set. (ZRT-608)
Warning: Please run the command "check_routability" before running Zroute commands. (ZRT-762)
Information: The net parasitics of block fibo are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 6112 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.force_rerun_after_global_route_opt               :        true                
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = TOP_M
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Port VDD of cell placement_done
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell placement_done
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.15 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.15 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
soft rule _snps_autoNdr_power_3_8_wire is redundant
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   11  Alloctr   11  Proc    0 
[End of Read DB] Total (MB): Used   18  Alloctr   19  Proc 6112 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,167.72um,163.80um)
Number of routing layers = 4
layer M1, dir Hor, min width = 0.23um, min space = 0.23um pitch = 0.56um
layer M2, dir Ver, min width = 0.28um, min space = 0.28um pitch = 0.56um
layer M3, dir Hor, min width = 0.28um, min space = 0.28um pitch = 0.61um
layer TOP_M, dir Ver, min width = 0.44um, min space = 0.46um pitch = 1.12um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   19  Alloctr   20  Proc 6112 
Net statistics:
Total number of nets     = 707
Number of nets to route  = 705
Number of nets with min-layer-mode soft = 1
Number of nets with min-layer-mode soft-cost-low = 1
1 nets are partially connected,
 of which 0 are detail routed and 1 are global routed.
447 nets are fully connected,
 of which 2 are detail routed and 444 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 524, Total Half Perimeter Wire Length (HPWL) 13211 microns
HPWL   0 ~   50 microns: Net Count      452     Total HPWL         8098 microns
HPWL  50 ~  100 microns: Net Count       66     Total HPWL         4196 microns
HPWL 100 ~  200 microns: Net Count        5     Total HPWL          646 microns
HPWL 200 ~  300 microns: Net Count        1     Total HPWL          271 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   19  Alloctr   20  Proc 6112 
Number of partitions: 1 (1 x 1)
Size of partitions: 30 gCells x 30 gCells
Average gCell capacity  1.79     on layer (1)    M1
Average gCell capacity  6.99     on layer (2)    M2
Average gCell capacity  6.02     on layer (3)    M3
Average gCell capacity  4.77     on layer (4)    TOP_M
Average number of tracks per gCell 9.80  on layer (1)    M1
Average number of tracks per gCell 10.00         on layer (2)    M2
Average number of tracks per gCell 8.97  on layer (3)    M3
Average number of tracks per gCell 5.00  on layer (4)    TOP_M
Number of gCells = 3600
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   19  Alloctr   20  Proc 6112 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   19  Alloctr   20  Proc 6112 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   19  Alloctr   20  Proc 6112 
Number of partitions: 1 (1 x 1)
Size of partitions: 30 gCells x 30 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  195  Alloctr  196  Proc 6112 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~6372.0000um (1137 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 30 gCells x 30 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  195  Alloctr  196  Proc 6112 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 1 GRCs =     1 (0.06%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.11%)
Initial. Both Dirs: Overflow =     8 Max = 2 GRCs =    12 (0.67%)
Initial. H routing: Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.22%)
Initial. V routing: Overflow =     6 Max = 2 (GRCs =  2) GRCs =    10 (1.11%)
Initial. M1         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.22%)
Initial. M2         Overflow =     6 Max = 2 (GRCs =  2) GRCs =    10 (1.11%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. TOP_M      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 14872.31
Initial. Layer M1 wire length = 192.34
Initial. Layer M2 wire length = 7181.00
Initial. Layer M3 wire length = 6949.91
Initial. Layer TOP_M wire length = 549.07
Initial. Total Number of Contacts = 3427
Initial. Via VIA12A count = 1896
Initial. Via VIA23 count = 1462
Initial. Via VIA34 count = 69
Initial. completed.

Start GR phase 1
Wed Oct 29 02:46:51 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 30 gCells x 30 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  195  Alloctr  196  Proc 6112 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     3 Max = 2 GRCs =     5 (0.28%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     3 Max = 2 (GRCs =  1) GRCs =     5 (0.56%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     3 Max = 2 (GRCs =  1) GRCs =     5 (0.56%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. TOP_M      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 14871.84
phase1. Layer M1 wire length = 185.27
phase1. Layer M2 wire length = 7165.17
phase1. Layer M3 wire length = 6960.36
phase1. Layer TOP_M wire length = 561.05
phase1. Total Number of Contacts = 3433
phase1. Via VIA12A count = 1897
phase1. Via VIA23 count = 1465
phase1. Via VIA34 count = 71
phase1. completed.

Start GR phase 2
Wed Oct 29 02:46:51 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 30 gCells x 30 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  195  Alloctr  196  Proc 6112 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =     3 Max = 2 GRCs =     5 (0.28%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     3 Max = 2 (GRCs =  1) GRCs =     5 (0.56%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     3 Max = 2 (GRCs =  1) GRCs =     5 (0.56%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. TOP_M      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 14877.04
phase2. Layer M1 wire length = 185.27
phase2. Layer M2 wire length = 7165.17
phase2. Layer M3 wire length = 6960.36
phase2. Layer TOP_M wire length = 566.25
phase2. Total Number of Contacts = 3435
phase2. Via VIA12A count = 1897
phase2. Via VIA23 count = 1465
phase2. Via VIA34 count = 73
phase2. completed.

Start GR phase 3
Wed Oct 29 02:46:51 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 30 gCells x 30 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  195  Alloctr  196  Proc 6112 
phase3. Routing result:
phase3. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase3. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. Both Dirs: Overflow =     3 Max = 2 GRCs =     5 (0.28%)
phase3. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Overflow =     3 Max = 2 (GRCs =  1) GRCs =     5 (0.56%)
phase3. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =     3 Max = 2 (GRCs =  1) GRCs =     5 (0.56%)
phase3. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. TOP_M      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 14877.04
phase3. Layer M1 wire length = 185.27
phase3. Layer M2 wire length = 7165.17
phase3. Layer M3 wire length = 6960.36
phase3. Layer TOP_M wire length = 566.25
phase3. Total Number of Contacts = 3435
phase3. Via VIA12A count = 1897
phase3. Via VIA23 count = 1465
phase3. Via VIA34 count = 73
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  177  Alloctr  177  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  195  Alloctr  196  Proc 6112 

Congestion utilization per direction:
Average vertical track utilization   = 28.56 %
Peak    vertical track utilization   = 100.00 %
Average horizontal track utilization = 30.04 %
Peak    horizontal track utilization = 100.00 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  177  Alloctr  177  Proc    0 
[End of Global Routing] Total (MB): Used  195  Alloctr  196  Proc 6112 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -10  Alloctr  -10  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 6112 

Clock-opt Incremental Global-routing complete  CPU:   210 s (  0.06 hr )  ELAPSE:  1031 s (  0.29 hr )  MEM-PEAK:  1414 MB
Information: The stitching and editing of coupling caps is turned OFF for design 'FIBO32_LIB:placement_done.design'. (TIM-125)
Information: Design placement_done has 707 nets, 704 global routed, 1 detail routed. (NEX-024)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'fibo'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 705, routed nets = 705, across physical hierarchy nets = 0, parasitics cached nets = 705, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)

Rebuilding Cell-Density Map
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Clock-opt did not mark run with CLO enabled/disabled property
INFO: Concurrent Legalization and Optimization (CLO) Reverted
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0054 seconds to build cellmap data
INFO: creating 10(r) x 10(c) GridCells YDim 16.8 XDim 16.8
INFO: number of GridCells (0x8c33ec80): 100
INFO: creating 10(r) x 10(c) GridCells YDim 16.8 XDim 16.8
INFO: number of GridCells (0x8c33ec80): 100
Total 0.0096 seconds to load 701 cell instances into cellmap
Moveable cells: 701; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
0 out of 704 data nets is detail routed, 1 out of 1 clock nets is detail routed and total 705 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 4.4305, cell height 5.6000, cell area 24.8106 for total 701 placed and application fixed cells
runtime_assert false
enhanced site row merge :  1
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (35000 35000) (1642200 1603000)
Preroute opto area query mode: NDM
Using CLEO = true
Summary: is MV Ready (has MV info... UPF or derived)
Summary: design is not hierarchical
Voltage Area: id=0, index=0, name=DEFAULT_VA, is default, domain=DEFAULT_POWER_DOMAIN, scopeHier=, psn=VDD;
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Setup Voltages:
  Supply Net = VDD, voltages =  1.6200
  Supply Net = VSS, voltages = 
Hold Voltages:
  Supply Net = VDD, voltages =  1.6200
  Supply Net = VSS, voltages = 
Unique Voltages in Design:  1.6200
Default Voltage Area = DEFAULT_VA
Blocked VAs: 
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = TOP_M
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Port VDD of cell placement_done
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell placement_done
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.15 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.15 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func::nom (Mode func Corner nom)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 30 gCells x 30 gCells
Average gCell capacity  1.79     on layer (1)    M1
Average gCell capacity  6.99     on layer (2)    M2
Average gCell capacity  6.02     on layer (3)    M3
Average gCell capacity  4.77     on layer (4)    TOP_M
Average number of tracks per gCell 9.80  on layer (1)    M1
Average number of tracks per gCell 10.00         on layer (2)    M2
Average number of tracks per gCell 8.97  on layer (3)    M3
Average number of tracks per gCell 5.00  on layer (4)    TOP_M
Number of gCells = 3600
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 3 
rtapi Thread-server 0: startup 
Mgr Thread-server 0: Ctor 
Corner Scaling is off, multiplier is 1.000000
Using default layer TOP_M
new cutoff lpd: 3.53604e-06
maxCornerId = 1
corner=nom, tran factor=1.0000 (0.5312 / 0.5312)
GR Routing Service: loadPermBufBlockages 

INFO: GRE flow is enabled.

Clock-opt optimization Phase 36 Iter  1        23.13       23.13      0.00         7      17392.26    90716.22         701              0.29      1414
Clock-opt optimization Phase 36 Iter  2        23.13       23.13      0.00         5      17404.80    91112.55         701              0.29      1414
Clock-opt optimization Phase 36 Iter  3        23.13       23.13      0.00         5      17392.26    90657.95         701              0.29      1414
Clock-opt optimization Phase 36 Iter  4        23.13       23.13      0.00         5      17392.26    90657.95         701              0.29      1414
Clock-opt optimization Phase 36 Iter  5        23.13       23.13      0.00         5      17373.44    89112.74         701              0.29      1414
Clock-opt optimization Phase 36 Iter  6        23.13       23.13      0.00         5      17348.35    87903.14         701              0.29      1414

Clock-opt optimization Phase 37 Iter  1        22.58       22.58      0.00         5      17348.35    87903.14         701              0.29      1414
Clock-opt optimization Phase 37 Iter  2        22.58       22.58      0.00         5      17348.35    87903.14         701              0.29      1414
Clock-opt optimization Phase 37 Iter  3        22.58       22.58      0.00         5      17348.35    87903.14         701              0.29      1414
Clock-opt optimization Phase 37 Iter  4        22.58       22.58      0.00         5      17348.35    87903.14         701              0.29      1414
Clock-opt optimization Phase 37 Iter  5        22.41       22.41      0.00         5      17338.94    87418.24         701              0.29      1414
Clock-opt optimization Phase 37 Iter  6        22.41       22.41      0.00         5      17338.94    87418.24         701              0.29      1414
Clock-opt optimization Phase 37 Iter  7        22.41       22.41      0.00         5      17338.94    87418.24         701              0.29      1414
Clock-opt optimization Phase 37 Iter  8        22.41       22.41      0.00         5      17338.94    87418.24         701              0.29      1414
Clock-opt optimization Phase 37 Iter  9        22.41       22.41      0.00         5      17338.94    87418.24         701              0.29      1414
Clock-opt optimization Phase 37 Iter 10        22.41       22.41      0.00         5      17338.94    87418.24         701              0.29      1414
Clock-opt optimization Phase 37 Iter 11        22.41       22.41      0.00         5      17367.17    88502.35         701              0.29      1414
Clock-opt optimization Phase 37 Iter 12        22.41       22.41      0.00         5      17389.12    89759.36         701              0.29      1414

INFO: New Levelizer turned on
Corner Scaling is off, multiplier is 1.000000
Using default layer TOP_M
new cutoff lpd: 3.53604e-06
maxCornerId = 1
corner=nom, tran factor=1.0000 (0.5312 / 0.5312)
Information: Design Average RC for design placement_done  (NEX-011)
Information: r = 0.287974 ohm/um, via_r = 4.282428 ohm/cut, c = 0.157430 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.175174 ohm/um, via_r = 4.613636 ohm/cut, c = 0.145192 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Clock-opt optimization Phase 38 Iter  1        22.41       22.41      0.00         5      17389.12    89759.36         701              0.29      1414
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 38 Iter  2        22.41       22.41      0.00         5      17389.12    89759.36         701              0.29      1414
Clock-opt optimization Phase 38 Iter  3        22.41       22.41      0.00         4      17411.07    89763.27         701              0.29      1414
Corner Scaling is off, multiplier is 1.000000
Using default layer TOP_M
new cutoff lpd: 3.53604e-06
maxCornerId = 1
corner=nom, tran factor=1.0000 (0.5312 / 0.5312)
Using default layer TOP_M
new cutoff lpd: 3.53604e-06
maxCornerId = 1
corner=nom, tran factor=1.0000 (0.5312 / 0.5312)
Clock-opt optimization Phase 38 Iter  4        22.41       22.41      0.00         4      17411.07    89763.27         701              0.29      1414
Corner Scaling is off, multiplier is 1.000000
Using default layer TOP_M
new cutoff lpd: 3.53604e-06
maxCornerId = 1
corner=nom, tran factor=1.0000 (0.5312 / 0.5312)
Using default layer TOP_M
new cutoff lpd: 3.53604e-06
maxCornerId = 1
corner=nom, tran factor=1.0000 (0.5312 / 0.5312)
Clock-opt optimization Phase 38 Iter  5        22.41       22.41      0.00         4      17411.07    89763.27         701              0.29      1414
Clock-opt optimization Phase 38 Iter  6        22.41       22.41      0.00         4      17411.07    89763.27         701              0.29      1414

Clock-opt optimization Phase 39 Iter  1        22.41       22.41      0.00         2      17411.07    89763.27         702              0.29      1414
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Clock-opt optimization Phase 39 Iter  2        22.41       22.41      0.00         2      17411.07    89763.27         702              0.29      1414
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
INFO: updating slack distrubution time borrowing
updateTimeBorrowsAndSi elapsed: 0.337000


Clock-opt route preserve complete         CPU:   212 s (  0.06 hr )  ELAPSE:  1033 s (  0.29 hr )  MEM-PEAK:  1414 MB

Information: Ending clock_opt / final_opto (FLW-8001)
Information: Time: 2025-10-29 02:46:53 / Session: 0.29 hr / Command: 0.02 hr / Memory: 1414 MB (FLW-8100)


Clock-opt optimization complete                22.41       22.41      0.00         2      17411.07    89763.27         702              0.29      1414
INFO: Sending timing info to router
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
[icc2-lic Wed Oct 29 02:46:53 2025] Command 'legalize_placement' requires licenses
[icc2-lic Wed Oct 29 02:46:53 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Wed Oct 29 02:46:53 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:46:53 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Wed Oct 29 02:46:53 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Wed Oct 29 02:46:53 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Wed Oct 29 02:46:53 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:46:53 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Wed Oct 29 02:46:53 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:46:53 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Wed Oct 29 02:46:53 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:46:53 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Wed Oct 29 02:46:53 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Wed Oct 29 02:46:53 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Wed Oct 29 02:46:53 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:46:53 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Wed Oct 29 02:46:53 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:46:53 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Wed Oct 29 02:46:53 2025] Check-out of alternate set of keys directly with queueing was successful
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer GC is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 1078 total shapes.
Layer M2: cached 41 shapes out of 1218 total shapes.
Cached 1415 vias out of 5213 total vias.

Legalizing Top Level Design fibo ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0045 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer GC is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 66 ref cells (0 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     25200.9          702        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    702
number of references:                66
number of site rows:                 28
number of locations attempted:    15725
number of locations failed:        3545  (22.5%)

Legality of references at locations:
41 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    69       1006       309 ( 30.7%)        598       179 ( 29.9%)  inv0d1
    60        846       251 ( 29.7%)        542       167 ( 30.8%)  nd02d2
    27        430       195 ( 45.3%)        318       144 ( 45.3%)  inv0d2
    16        239       153 ( 64.0%)        191       117 ( 61.3%)  aoi21d2
    41        623       189 ( 30.3%)        183        55 ( 30.1%)  dfcrq4
    19        269       121 ( 45.0%)        142        66 ( 46.5%)  oai21d2
    17        256       117 ( 45.7%)         64        30 ( 46.9%)  dfcrq2
     9        127        76 ( 59.8%)        111        70 ( 63.1%)  bufbd3
     8        128        78 ( 60.9%)         88        55 ( 62.5%)  oaim21d1
    19        300        93 ( 31.0%)        141        40 ( 28.4%)  nr02d4

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1          7         6 ( 85.7%)          7         6 ( 85.7%)  aoi211d2
    16        239       153 ( 64.0%)        191       117 ( 61.3%)  aoi21d2
     8        128        78 ( 60.9%)         88        55 ( 62.5%)  oaim21d1
     9        127        76 ( 59.8%)        111        70 ( 63.1%)  bufbd3
     1         16        10 ( 62.5%)          8         4 ( 50.0%)  aor21d2
     1         16         9 ( 56.2%)          8         5 ( 62.5%)  dfprb2
     4         72        41 ( 56.9%)         16         9 ( 56.2%)  dfcrq1
     5         71        40 ( 56.3%)         47        26 ( 55.3%)  an02d2
     3         56        31 ( 55.4%)         56        31 ( 55.4%)  oaim31d1
     6         95        46 ( 48.4%)         55        27 ( 49.1%)  aoim22d2

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         702 (5552 total sites)
avg row height over cells:        5.600 um
rms cell displacement:            0.428 um ( 0.08 row height)
rms weighted cell displacement:   0.428 um ( 0.08 row height)
max cell displacement:            6.261 um ( 1.12 row height)
avg cell displacement:            0.081 um ( 0.01 row height)
avg weighted cell displacement:   0.081 um ( 0.01 row height)
number of cells moved:               42
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: add_9/ctmTdsLR_2_3022 (inv0d1)
  Input location: (18.62,65.1)
  Legal location: (21.42,59.5)
  Displacement:   6.261 um ( 1.12 row height)
Cell: add_9/ctmTdsLR_1_3033 (nd02d2)
  Input location: (15.26,65.1)
  Legal location: (19.18,65.1)
  Displacement:   3.920 um ( 0.70 row height)
Cell: add_9/gre_d_BUF_83_inst_3550 (bufbd7)
  Input location: (7.42,65.1)
  Legal location: (11.34,65.1)
  Displacement:   3.920 um ( 0.70 row height)
Cell: add_9/ctmTdsLR_1_3021 (nd12d2)
  Input location: (22.54,65.1)
  Legal location: (25.9,65.1)
  Displacement:   3.360 um ( 0.60 row height)
Cell: add_9/ctmTdsLR_2_3133 (inv0d2)
  Input location: (20.3,65.1)
  Legal location: (23.66,65.1)
  Displacement:   3.360 um ( 0.60 row height)
Cell: add_9/ctmTdsLR_2_845 (nd12d1)
  Input location: (27.58,65.1)
  Legal location: (30.38,65.1)
  Displacement:   2.800 um ( 0.50 row height)
Cell: add_9/copt_gre_mt_inst_3506 (buffd2)
  Input location: (53.9,65.1)
  Legal location: (56.14,65.1)
  Displacement:   2.240 um ( 0.40 row height)
Cell: add_9/U730 (nr02d7)
  Input location: (57.26,65.1)
  Legal location: (59.5,65.1)
  Displacement:   2.240 um ( 0.40 row height)
Cell: add_9/ctmTdsLR_1_943 (nd02d0)
  Input location: (51.66,65.1)
  Legal location: (53.9,65.1)
  Displacement:   2.240 um ( 0.40 row height)
Cell: add_9/ctmTdsLR_1_3376 (nd02d4)
  Input location: (126.14,70.7)
  Legal location: (128.38,70.7)
  Displacement:   2.240 um ( 0.40 row height)

Legalization succeeded.
Total Legalizer CPU: 0.429
Total Legalizer Wall Time: 0.443
----------------------------------------------------------------

Clock-opt legalization complete           CPU:   213 s (  0.06 hr )  ELAPSE:  1033 s (  0.29 hr )  MEM-PEAK:  1414 MB
rtapi Thread-server 0: shutdown 
Mgr Thread-server 0: Dtor 

No. startProblems      =    53 

No. doRoutes           =     0 
No. doUnroutes         =     0 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =     0 
No. undoUnroutes       =     0 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
INFO: Running refresh_via_ladders
[icc2-lic Wed Oct 29 02:46:54 2025] Command 'route_global' requires licenses
[icc2-lic Wed Oct 29 02:46:54 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Wed Oct 29 02:46:54 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:46:54 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Wed Oct 29 02:46:54 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Wed Oct 29 02:46:54 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Wed Oct 29 02:46:54 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:46:54 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Wed Oct 29 02:46:54 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:46:54 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Wed Oct 29 02:46:54 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:46:54 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Wed Oct 29 02:46:54 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Wed Oct 29 02:46:54 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Wed Oct 29 02:46:54 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:46:54 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Wed Oct 29 02:46:54 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:46:54 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Wed Oct 29 02:46:54 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Forcing rerun of global router after global_route_opt due to app option route.global.force_rerun_after_global_route_opt being set. (ZRT-608)
Warning: Please run the command "check_routability" before running Zroute commands. (ZRT-762)
Information: The net parasitics of block fibo are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 6112 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.force_rerun_after_global_route_opt               :        true                
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = TOP_M
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Port VDD of cell placement_done
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell placement_done
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.15 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.15 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
soft rule _snps_autoNdr_power_3_8_wire is redundant
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   11  Alloctr   11  Proc    0 
[End of Read DB] Total (MB): Used   18  Alloctr   19  Proc 6112 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,167.72um,163.80um)
Number of routing layers = 4
layer M1, dir Hor, min width = 0.23um, min space = 0.23um pitch = 0.56um
layer M2, dir Ver, min width = 0.28um, min space = 0.28um pitch = 0.56um
layer M3, dir Hor, min width = 0.28um, min space = 0.28um pitch = 0.61um
layer TOP_M, dir Ver, min width = 0.44um, min space = 0.46um pitch = 1.12um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   19  Alloctr   19  Proc 6112 
Net statistics:
Total number of nets     = 708
Number of nets to route  = 706
Number of nets with min-layer-mode soft = 1
Number of nets with min-layer-mode soft-cost-low = 1
674 nets are fully connected,
 of which 2 are detail routed and 671 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 99, Total Half Perimeter Wire Length (HPWL) 3217 microns
HPWL   0 ~   50 microns: Net Count       80     Total HPWL         1633 microns
HPWL  50 ~  100 microns: Net Count       16     Total HPWL         1038 microns
HPWL 100 ~  200 microns: Net Count        2     Total HPWL          276 microns
HPWL 200 ~  300 microns: Net Count        1     Total HPWL          271 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   19  Alloctr   20  Proc 6112 
Number of partitions: 1 (1 x 1)
Size of partitions: 30 gCells x 30 gCells
Average gCell capacity  1.80     on layer (1)    M1
Average gCell capacity  6.99     on layer (2)    M2
Average gCell capacity  6.02     on layer (3)    M3
Average gCell capacity  4.77     on layer (4)    TOP_M
Average number of tracks per gCell 9.80  on layer (1)    M1
Average number of tracks per gCell 10.00         on layer (2)    M2
Average number of tracks per gCell 8.97  on layer (3)    M3
Average number of tracks per gCell 5.00  on layer (4)    TOP_M
Number of gCells = 3600
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   19  Alloctr   20  Proc 6112 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   19  Alloctr   20  Proc 6112 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   19  Alloctr   20  Proc 6112 
Number of partitions: 1 (1 x 1)
Size of partitions: 30 gCells x 30 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  195  Alloctr  196  Proc 6112 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~6372.0000um (1137 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 30 gCells x 30 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  195  Alloctr  196  Proc 6112 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     2 Max = 2 GRCs =     4 (0.22%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     2 Max = 2 (GRCs =  1) GRCs =     4 (0.44%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     2 Max = 2 (GRCs =  1) GRCs =     4 (0.44%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. TOP_M      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 14969.76
Initial. Layer M1 wire length = 188.45
Initial. Layer M2 wire length = 7147.80
Initial. Layer M3 wire length = 7033.13
Initial. Layer TOP_M wire length = 600.38
Initial. Total Number of Contacts = 3460
Initial. Via VIA12A count = 1897
Initial. Via VIA23 count = 1480
Initial. Via VIA34 count = 83
Initial. completed.

Start GR phase 1
Wed Oct 29 02:46:54 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 30 gCells x 30 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  195  Alloctr  196  Proc 6112 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     2 Max = 2 GRCs =     4 (0.22%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     2 Max = 2 (GRCs =  1) GRCs =     4 (0.44%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     2 Max = 2 (GRCs =  1) GRCs =     4 (0.44%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. TOP_M      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 14969.76
phase1. Layer M1 wire length = 188.45
phase1. Layer M2 wire length = 7147.80
phase1. Layer M3 wire length = 7033.13
phase1. Layer TOP_M wire length = 600.38
phase1. Total Number of Contacts = 3460
phase1. Via VIA12A count = 1897
phase1. Via VIA23 count = 1480
phase1. Via VIA34 count = 83
phase1. completed.

Start GR phase 2
Wed Oct 29 02:46:54 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 30 gCells x 30 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  195  Alloctr  196  Proc 6112 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =     2 Max = 2 GRCs =     4 (0.22%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     2 Max = 2 (GRCs =  1) GRCs =     4 (0.44%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     2 Max = 2 (GRCs =  1) GRCs =     4 (0.44%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. TOP_M      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 14969.76
phase2. Layer M1 wire length = 188.45
phase2. Layer M2 wire length = 7147.80
phase2. Layer M3 wire length = 7033.13
phase2. Layer TOP_M wire length = 600.38
phase2. Total Number of Contacts = 3460
phase2. Via VIA12A count = 1897
phase2. Via VIA23 count = 1480
phase2. Via VIA34 count = 83
phase2. completed.

Start GR phase 3
Wed Oct 29 02:46:54 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 30 gCells x 30 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  195  Alloctr  196  Proc 6112 
phase3. Routing result:
phase3. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase3. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. Both Dirs: Overflow =     2 Max = 2 GRCs =     4 (0.22%)
phase3. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Overflow =     2 Max = 2 (GRCs =  1) GRCs =     4 (0.44%)
phase3. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =     2 Max = 2 (GRCs =  1) GRCs =     4 (0.44%)
phase3. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. TOP_M      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 14969.76
phase3. Layer M1 wire length = 188.45
phase3. Layer M2 wire length = 7147.80
phase3. Layer M3 wire length = 7033.13
phase3. Layer TOP_M wire length = 600.38
phase3. Total Number of Contacts = 3460
phase3. Via VIA12A count = 1897
phase3. Via VIA23 count = 1480
phase3. Via VIA34 count = 83
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  177  Alloctr  177  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  195  Alloctr  196  Proc 6112 

Congestion utilization per direction:
Average vertical track utilization   = 28.61 %
Peak    vertical track utilization   = 100.00 %
Average horizontal track utilization = 30.23 %
Peak    horizontal track utilization = 100.00 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  177  Alloctr  177  Proc    0 
[End of Global Routing] Total (MB): Used  195  Alloctr  196  Proc 6112 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -10  Alloctr  -10  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 6112 

Clock-opt Incremental Global-routing complete  CPU:   213 s (  0.06 hr )  ELAPSE:  1034 s (  0.29 hr )  MEM-PEAK:  1414 MB
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Clock-opt did not mark run with CLO enabled/disabled property
Co-efficient Ratio Summary:
4.193421709147  6.578030511891  2.479631625338  7.744180640401  0.485050000353  3.179565833784  5.567214754587  2.894455987461  6.565921281762  9.017937505874  3.133903103058  9.864198830001  6.078194864085  2.744213641123  8.318125004907
9.699225120075  2.464625398125  1.382372669387  9.387187129619  3.142429406669  0.968752789964  6.613180723294  4.146579393224  7.876358982011  2.191135103696  0.992067444119  2.701807774031  3.840421964440  3.750211353169  7.663468242299
6.212201261942  7.759670811028  7.862245494878  0.402380077150  0.032845095897  0.596111512371  4.701287396892  7.205136112169  8.278351362167  1.183725190997  3.363769701369  5.868368062872  7.173865285364  9.669824299761  7.591497747087
7.632106497258  7.679070401487  9.831316626791  1.878808917928  3.230072343539  1.226270037326  7.050450494780  2.403929773631  6.139852518953  4.100210066110  1.203041882770  4.571405984213  5.624849708820  7.826862553678  4.759143818263
5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187474022495  0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581675365776  7.415374125222  9.585221790906  2.041798287119  3.921175167338  0.650498082345
9.472458902409  3.368484394994  4.897111549020  6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142690055883  4.636426568349  8.245122025717  3.504841605451  1.682721312888  7.173443118510
9.939562708373  3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947417690  0.678655502496  1.018790374763  5.811580566269  5.826745183342  4.349393692435
0.216216012531  9.612144860151  7.311158120738  0.823512241628  0.356161286693  8.022019569284  2.603132585844  5.024803151363  1.359359595252  5.407563451201  2.833456770633  1.266069383450  0.417731213533  1.833887765081  6.448567137188
4.848373216762  2.936803493667  8.671496562859  4.212308416610  9.007627270112  3.308107178452  5.607471109985  8.514744240423  2.764676943333  9.324216938770  1.580422282012  2.301267533875  0.754656930179  1.961436711696  2.781313741418
3.355375268080  9.437901394686  9.136704143529  9.020202308464  9.978471495117  7.467457734047  3.171274721421  9.815920840044  4.331414654807  0.413524984361  3.338287750119  7.453483555064  1.902890124529  5.623413859547  7.269373408696
3.367403216114  7.093643016786  7.411338657450  6.944249076650  5.239565921087  4.802189647382  3.894401463832  4.531610519342  1.605155674572  8.173730247963  9.216544336918  7.541196397466  0.000326517956  5.833790156721  4.754597689445
4.387461603913  1.217863818578  7.505874227242  0.800935386343  9.509851607812  3.964085274420  8.341123831811  5.604912369922  5.026084821012  3.950064138237  0.238583657395  4.020271607797  9.406633996875  2.789975261318  0.723206214657
8.793224734056  8.918112120320  5.103696907580  4.141096670014  8.443881384045  0.064440375020  6.053169766345  8.842204421220  1.167951401340  8.473967786224  3.061097374503  7.978764729541  5.095869659611  1.512382570128  7.396803320513
5.512169874256  1.398268017990  5.190997232061  6.408246986760  9.731622717389  4.385364966981  9.999761759148  7.347092463210  6.393267341450  8.063326983131  4.291892016842  5.818474619774  2.343597622627  0.037323005045  0.494791540392
8.173631660306  2.544054319647  0.066110026097  8.589657857074  6.653063562487  8.808820782685  7.253678475913  3.418278140902  7.926378824532  3.652834062614  2.540843967901  6.653459997385  4.022452851365  6.796627102757  0.618573911981
3.446103665638  2.312107059474  5.365776649911  1.822109458456  2.469756204172  7.387119392116  0.867338065048  8.682357047245  8.902400549872  4.394994489711  1.550600925223  9.245940932823  4.051661509534  5.907688619704  1.709523391590
0.067443593190  2.308426715576  0.055883361026  3.265226324446  3.794567350487  0.705451168271  6.012888717343  3.718522093956  2.708374574719  2.772683894677  2.648232455105  9.533295184707  6.656232909097  9.409794958072  6.136904413139
7.763510029661  9.625254652801  7.417690965249  2.209373601703  1.043513581151  9.666269582673  0.883342434938  3.292447121621  6.918318174248  2.422527731115  6.793784321560  9.142116767429  1.286663402201  9.569283660313  2.585855802480
2.551363188658  9.521353336241  3.451201076907  3.477510726530  0.052200041776  0.313533183387  2.465081644855  7.737192484837  3.112549455685  1.055033867149  4.135805760449  5.317108632575  7.270182930810  7.178451960747  1.109996151474
3.640423229180  6.979434728916  6.938770941604  9.989999830050  8.202625075468  5.030179196142  1.411696278130  3.341422335537  5.155651105795  9.893602913670  2.653125241239  9.209952629650  1.495187346745  7.734046717127  4.721432281592
0.740044486750  4.637138977363  4.984361266902  0.198611345279  8.206103190282  7.924529562340  7.259547726936  3.008609036740  3.103785971026  1.515702741133  6.167056933633  6.977148255769  5.921057080218  9.647381789440  1.463843753161
0.419342113124  5.657803743384  0.247963854738  7.774410354040  1.048505000035  3.317956583378  4.556721475458  7.289458138746  1.656593393448  3.901793750587  4.321047329202  3.987831682798  1.607882996408  5.274429234112  3.831822860490
7.969922555217  3.246462221017  4.138237958133  6.938710002961  9.314242940666  9.096875278996  4.661318072329  4.414660579322  4.787636063573  2.219113510369  6.007953753318  4.271502576191  1.384015606444  0.375029005316  9.766356184229
9.621220248264  0.775969217262  7.786226775547  7.040230697715  0.003284509589  7.059611151237  1.470128739689  2.720513551216  9.827835139826  8.118372519099  7.347260575751  4.587593582203  2.717355538536  4.966995899976  1.759159034708
7.763210753752  6.767909119684  6.983133731115  0.187882381792  8.323007234353  9.122627003732  6.705045049478  0.240392817363  1.613985254405  4.410021006611  0.131701704115  5.458893411351  3.562453880882  0.782699525367  8.475924641826
3.540902814261  7.260984555003  4.062616443687  4.638169465291  9.918747402249  5.051365679662  1.502757061856  2.611981344610  3.618147231210  7.158167536577  6.752786338460  7.959275464686  6.204148738711  9.392120886733  8.065059168234
5.947245912874  9.336840617473  4.489713332986  0.686016724445  2.200010405169  1.909534590768  9.219704170951  2.091590106744  3.546609231111  6.814269005588  3.474837872772  4.825264970918  7.350453070545  1.168285401288  8.717354671851
0.993956391362  3.361787589400  3.894679575907  2.116998753270  7.452994665626  2.309097940979  5.558072613699  3.113139876351  0.072170963894  4.751594741769  0.078012977740  1.102548639289  3.581127366626  9.582688288334  2.434949629243
5.021621712366  7.961216554494  7.731117980452  4.082353714162  8.035616128669  3.802201956928  4.260313258584  4.502480355136  3.135935953404  3.540756345120  1.294592094564  8.127375530158  0.041742431353  3.183392446508  1.644866073718
8.484837432789  8.293682417745  3.867141724664  5.421232331661  0.900762727011  2.330810717845  2.560747110998  5.851474464042  3.276467698212  4.932421693877  0.169299645702  7.231895355190  5.075434903017  9.196157341169  6.278141634141
8.335537636090  0.943792290737  2.913672575621  5.902022720846  4.997847149511  7.746745773404  7.317127472142  1.981592174004  4.433141464082  8.041352498436  1.344051077511  9.746014042071  3.190258192452  9.562355925954  7.726947600869
6.336740431803  4.709366462947  2.741135926014  6.694426497665  0.523956592108  7.480218964738  2.389440146383  2.453161141934  2.160515566059  3.817373024796  3.932807424254  8.755885639788  5.000001731795  6.583383655672  1.475469028944
5.438746285936  2.121788529593  3.750589660460  7.080095198634  3.950985160781  2.396408527442  0.834112383181  1.560490896992  2.502608325915  2.395006413823  7.021271222615  8.403601097820  2.940636109687  5.278995466131  8.072330741465
7.879322598040  5.891813450335  3.510361838051  3.414101227001  4.844388138404  5.006444037502  0.605316976634  5.884229062122  0.116795078865  7.847396778622  4.304661133867  8.798455166724  4.509559905961  1.151236147012  8.739690572051
3.551216002060  5.139828040251  2.519091962768  3.640826258676  0.973162271738  9.438536496698  1.999976175914  8.734708876321  0.639326677069  7.806332698313  1.427834639553  0.582433939527  7.234323212262  7.003731670504  5.049489424039
2.817363281675  5.254407670426  1.006613241161  1.858967345707  4.665306356248  7.880882078268  5.725367847591  3.341826454090  2.792637727367  2.365283406261  4.252838084681  7.666932098091  7.402219805136  5.679661150275  7.061867661198
1.344610481191  7.231212944230  7.536579803284  4.182212595845  6.246975620417  2.738711939211  6.086733806504  8.868234694724  5.890240934953  8.439499448971  1.153973689476  4.925186327228  0.405139490953  4.590767921970  4.170962609159
0.006744474947  9.230844810840  9.005580575495  9.326524282444  6.379456735048  7.070545116827  1.601288871734  3.371851199395  6.270837337447  5.277268389467  7.262736832464  6.954911842416  4.665696530909  7.940978555807  2.613600711313
9.776351122919  0.962527788484  4.741761319728  2.220939910170  3.104351358115  1.966626958267  3.088334243493  8.329243102162  1.691831792218  4.242252773111  5.677281029000  1.915891028047  6.128639480220  1.956927426031  3.258595650248
0.255136420048  5.952137502217  6.345122376283  2.347753612653  0.005220004177  6.031353318338  7.246508164485  5.773718448483  7.311254825455  0.105503386714  9.410112856186  0.532395825122  2.727081333081  0.717844256074  7.110909785147
4.364042434159  7.697945665218  1.693879287587  9.998991523005  0.820262507546  8.503017919614  2.141169627813  0.334141433553  7.515565090466  0.989360291367  0.262129425130  0.921574300698  7.149581874674  5.773403731712  7.472153398159
2.074004550827  1.463715076101  2.498438305065  1.019863774527  9.820610319028  2.792452956234  0.725954772693  6.300869933674  0.310378472728  4.151570274113  3.613513985904  4.698306159512  6.592178948021  8.964737338944  0.146394445316
1.041934323564  5.565782553703  3.024798564848  7.777443675404  0.104850500003  5.331795658337  8.455672147545  8.728944843874  6.165659214960  6.390179375058  7.439912024561  3.399375492215  5.160751439640  8.527441183411  2.383192356049
0.796992367773  8.324648401576  6.413825974288  2.693873640296  1.931424294066  6.909687527899  6.466131807232  9.441465087932  2.478763581973  1.221911351036  9.607503667972  9.428742581655  8.138474700644  4.037501160531  6.976645788422
9.962122128182  5.077598956705  6.778624602533  1.704025679771  5.000328450958  9.705961115123  7.147012873968  9.272051655121  6.982783515774  6.811837251909  9.731210680544  4.459317194533  2.271708143853  6.496697299997  6.175925073470
Information: The stitching and editing of coupling caps is turned OFF for design 'FIBO32_LIB:placement_done.design'. (TIM-125)
Information: Design placement_done has 708 nets, 705 global routed, 1 detail routed. (NEX-024)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'fibo'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 706, routed nets = 706, across physical hierarchy nets = 0, parasitics cached nets = 706, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Clock-opt final QoR
___________________
Scenario Mapping Table
1: func::nom

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   1.1760    22.7746     28   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   1.1760    22.7746  22.7746     28   0.0000     0.0000      0        3     0.0289        0  89763.266
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   1.1760    22.7746  22.7746     28   0.0000     0.0000      0        3     0.0289        0  89763.266     17411.07        702         91        112
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt final QoR Summary      1.1760    22.7746  22.7746     28   0.0000     0.0000      0        3        0  89763.266     17411.07        702

Clock-opt command complete                CPU:   213 s (  0.06 hr )  ELAPSE:  1034 s (  0.29 hr )  MEM-PEAK:  1414 MB
Clock-opt command statistics  CPU=59 sec (0.02 hr) ELAPSED=58 sec (0.02 hr) MEM-PEAK=1.381 GB
1
TEST: runCore final-init
TEST: runCore final-end
Information: Activity propagation will be performed for scenario func::nom.
Note - message 'POW-024' limit (10) exceeded. Remainder will be suppressed.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
[Non-Incremental Power-Update] SCENE[func::nom_late] PROP[late] InstanceSize[702]
Information: Running auto PG connection. (NDM-099)
Information: Ending 'clock_opt' (FLW-8001)
Information: Time: 2025-10-29 02:46:54 / Session: 0.29 hr / Command: 0.02 hr / Memory: 1414 MB (FLW-8100)
1
icc2_shell> ## Check for utilization
icc2_shell> report_utilization > ./results/fibo32_cts_report.rpt
icc2_shell> save_block -as cts_done
Information: Saving 'FIBO32_LIB:placement_done.design' to 'FIBO32_LIB:cts_done.design'. (DES-028)
1
icc2_shell> save_lib
Saving library 'FIBO32_LIB'
1
icc2_shell> close_blocks
Closing block 'FIBO32_LIB:placement_done.design'
[Tim-Power] Info: Reset App-Options: ThreadedPowerUpd[0] StoreActAsAttrib[1] 
Information: The net parasitics of block fibo are cleared. (TIM-123)
1
icc2_shell> close_lib
Closing library 'FIBO32_LIB'
1
icc2_shell> open_lib FIBO32_LIB
Information: Loading library file '/home/student/152502010/verilog/ex4/fibo32/rtl/ICC2/FIBO32_LIB' (FILE-007)
{FIBO32_LIB}
icc2_shell> open_block cts_done
Opening block 'FIBO32_LIB:cts_done.design' in edit mode
{FIBO32_LIB:cts_done.design}
icc2_shell> link_block
Using libraries: FIBO32_LIB tsl18fs120_scl
Visiting block FIBO32_LIB:cts_done.design
Design 'fibo' was successfully linked.
1
icc2_shell> # pre checks
icc2_shell> check_design -checks pre_route_stage
[icc2-lic Wed Oct 29 02:47:38 2025] Command 'check_design' requires licenses
[icc2-lic Wed Oct 29 02:47:38 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Wed Oct 29 02:47:38 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:47:38 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Wed Oct 29 02:47:38 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Wed Oct 29 02:47:38 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Wed Oct 29 02:47:38 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:47:38 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Wed Oct 29 02:47:38 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:47:38 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Wed Oct 29 02:47:38 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:47:38 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Wed Oct 29 02:47:38 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Wed Oct 29 02:47:38 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Wed Oct 29 02:47:38 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:47:38 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Wed Oct 29 02:47:38 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:47:38 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Wed Oct 29 02:47:38 2025] Check-out of alternate set of keys directly with queueing was successful
****************************************
 Report : check_design 
 Options: { pre_route_stage }
 Design : fibo
 Version: U-2022.12-SP6
 Date   : Wed Oct 29 02:47:38 2025
****************************************

Running mega-check 'pre_route_stage': 
    Running atomic-check 'design_mismatch'
    Running atomic-check 'scan_chain'
    Running atomic-check 'mv_design'
    Running atomic-check 'timing'
    Running atomic-check 'routability'
    Running atomic-check 'hier_pre_route'

  *** EMS Message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  CR-035       Error  115        Port %instance %port at (%x1 %y1)_(%x2 %y2) on %layers is blocke...
  DFT-011      Info   1          The design has no scan chain defined in the scandef.
  DMM-104      Info   91         Mismatch type %mmtype is detected on object type %objtype at obj...
  ----------------------------------------------------------------------------------------------------
  Total 207 EMS messages : 115 errors, 0 warnings, 92 info.
  ----------------------------------------------------------------------------------------------------

  *** Non-EMS message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  PVT-032      Info   1          Corner %s: no PVT mismatches.
  ZRT-027      Warn   1          Ignore %d top cell ports with no pins.
  ZRT-619      Info   1          Via ladder engine would be activated for pattern must join conne...
  ZRT-703      Info   1          Option route.detail.force_end_on_preferred_grid will be ignored ...
  ZRT-706      Info   1          When applicable layer based tapering will taper up to %.2f in di...
  ZRT-707      Info   1          When applicable Min-max layer allow_pin_connection mode will all...
  ZRT-718      Info   1          When applicable Min-max layer allow_pin_connection mode will all...
  ZRT-740      Warn   4          %s is unplaced.  This may impact routing result.
  ----------------------------------------------------------------------------------------------------
  Total 11 non-EMS messages : 0 errors, 5 warnings, 6 info.
  ----------------------------------------------------------------------------------------------------

Warning: EMS database "check_design.ems" already exists, over-writing it. (EMS-040)

Information: EMS database is saved to file 'check_design.ems'.
Information: Non-EMS messages are saved into file 'check_design2025Oct29024738.log'.
1
icc2_shell> #global route
icc2_shell> set_app_options -name route.global.timing_driven -value true
route.global.timing_driven true
icc2_shell> set_app_options -name route.global.crosstalk_driven -value false
route.global.crosstalk_driven false
icc2_shell> #track assignment
icc2_shell> set_app_options -name route.track.timing_driven -value true
route.track.timing_driven true
icc2_shell> set_app_options -name route.track.crosstalk_driven -value true
route.track.crosstalk_driven true
icc2_shell> #detail route
icc2_shell> set_app_options -name route.detail.timing_driven -value true
route.detail.timing_driven true
icc2_shell> set_app_options -name route.detail.force_max_number_iterations -value false
route.detail.force_max_number_iterations false
icc2_shell> #route_global
icc2_shell> #route_track
icc2_shell> #route_detail
icc2_shell> #(same as route_global+ route_track+ route_detail)
icc2_shell> route_opt
[icc2-lic Wed Oct 29 02:47:38 2025] Command 'route_opt' requires licenses
[icc2-lic Wed Oct 29 02:47:38 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Wed Oct 29 02:47:38 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:47:38 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Wed Oct 29 02:47:38 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Wed Oct 29 02:47:38 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Wed Oct 29 02:47:38 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:47:38 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Wed Oct 29 02:47:38 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:47:38 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Wed Oct 29 02:47:38 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:47:38 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Wed Oct 29 02:47:38 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Wed Oct 29 02:47:38 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Wed Oct 29 02:47:38 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:47:38 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Wed Oct 29 02:47:38 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:47:38 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Wed Oct 29 02:47:38 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'route_opt' (FLW-8000)
Information: Time: 2025-10-29 02:47:38 / Session: 0.30 hr / Command: 0.00 hr / Memory: 1414 MB (FLW-8100)
INFO: route_opt is running in balanced flow mode
Warning: SI analysis is not enabled for post-route optimization. (ROPT-002)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Route-opt command begin                   CPU:   217 s (  0.06 hr )  ELAPSE:  1078 s (  0.30 hr )  MEM-PEAK:  1414 MB
Warning: SI analysis is not enabled for post-route optimization. (ROPT-002)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: Concurrent Legalization and Optimization (CLO) Reverted
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
Information: The stitching and editing of coupling caps is turned OFF for design 'FIBO32_LIB:cts_done.design'. (TIM-125)
Information: Design cts_done has 708 nets, 705 global routed, 1 detail routed. (NEX-024)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'fibo'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 706, routed nets = 706, across physical hierarchy nets = 0, parasitics cached nets = 706, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
ML Acceleration:                           off
************************************************************
Info: update em.

Route-opt timing update complete          CPU:   217 s (  0.06 hr )  ELAPSE:  1079 s (  0.30 hr )  MEM-PEAK:  1414 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario func::nom.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
INFO: Switching Activity propagation took     0.00007 sec
INFO: Propagating Switching Activity for all power flows 

Route-opt initial QoR
_____________________
Scenario Mapping Table
1: func::nom

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   1.1760    22.7746     28   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   1.1760    22.7746  22.7746     28   0.0000     0.0000      0        3     0.0289        0 360115.625
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   1.1760    22.7746  22.7746     28   0.0000     0.0000      0        3     0.0289        0 360115.625     17411.07        702
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Route-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt initial QoR Summary    1.1760    22.7746  22.7746     28   0.0000     0.0000      0        3        0 360115.625     17411.07        702
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Information: Design Average RC for design cts_done  (NEX-011)
Information: r = 0.287974 ohm/um, via_r = 4.282428 ohm/cut, c = 0.158146 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.175174 ohm/um, via_r = 4.613636 ohm/cut, c = 0.145358 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Route-opt initialization complete         CPU:   220 s (  0.06 hr )  ELAPSE:  1082 s (  0.30 hr )  MEM-PEAK:  1414 MB
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer GC is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 972 total shapes.
Layer M2: cached 41 shapes out of 1214 total shapes.
Cached 1415 vias out of 5228 total vias.
Total 0.0147 seconds to build cellmap data
INFO: creating 10(r) x 10(c) GridCells YDim 16.8 XDim 16.8
INFO: number of GridCells (0x9e00bd60): 100
INFO: creating 10(r) x 10(c) GridCells YDim 16.8 XDim 16.8
INFO: number of GridCells (0x9e00bd60): 100
Total 0.0132 seconds to load 702 cell instances into cellmap
Moveable cells: 702; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
0 out of 705 data nets is detail routed, 1 out of 1 clock nets is detail routed and total 706 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 4.4289, cell height 5.6000, cell area 24.8021 for total 702 placed and application fixed cells
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Many nets are not fully detailed routed. Some examples are listed below. (ROPT-006)
  add_9/gre_a_INV_74_53
  reset
  fib_out[31]
  fib_out[30]
  ropt_53
  fib_out[28]
  fib_out[27]
  fib_out[26]
  aps_rename_1_
  fib_out[24]
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO


Route-opt optimization Phase 2 Iter  1         33.84       33.84      0.00        14      17411.07   360115.62         702              0.30      1414

Route-opt optimization Phase 3 Iter  1         33.84       33.84      0.00        14      17401.66   359856.62         701              0.30      1414
INFO: New Levelizer turned on

INFO: New Levelizer turned on
Route-opt optimization Phase 4 Iter  1         33.84       33.84      0.00        14      17401.66   359723.84         701              0.30      1414
Route-opt optimization Phase 4 Iter  2         33.84       33.84      0.00         7      17445.57   362085.75         701              0.30      1414
Route-opt optimization Phase 4 Iter  3         33.84       33.84      0.00         7      17445.57   362085.75         701              0.30      1414
Route-opt optimization Phase 4 Iter  4         33.84       33.84      0.00         7      17445.57   362085.75         701              0.30      1414
Route-opt optimization Phase 4 Iter  5         33.84       33.84      0.00         7      17445.57   362085.75         701              0.30      1414


Route-opt optimization Phase 6 Iter  1         33.84       33.84      0.00         7      17445.57   362085.75         703              0.30      1414
Route-opt optimization Phase 6 Iter  2         33.84       33.84      0.00         7      17429.89   361573.53         703              0.30      1414
Route-opt optimization Phase 6 Iter  3         33.84       33.84      0.00         7      17429.89   361573.53         703              0.30      1414
Route-opt optimization Phase 6 Iter  4         33.84       33.84      0.00         7      17429.89   361573.53         703              0.30      1414
Route-opt optimization Phase 6 Iter  5         33.84       33.84      0.00         7      17429.89   361573.53         703              0.30      1414
Route-opt optimization Phase 6 Iter  6         33.84       33.84      0.00         7      17429.89   361573.53         703              0.30      1414
Route-opt optimization Phase 6 Iter  7         33.84       33.84      0.00         7      17420.48   361088.62         703              0.30      1414
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Route-opt optimization Phase 6 Iter  8         33.84       33.84      0.00         7      17420.48   361088.62         703              0.30      1414
Route-opt optimization Phase 6 Iter  9         33.84       33.84      0.00         7      17420.48   361088.62         703              0.30      1414
Route-opt optimization Phase 6 Iter 10         33.84       33.84      0.00         7      17420.48   361088.62         703              0.30      1414
Route-opt optimization Phase 6 Iter 11         33.84       33.84      0.00         7      17420.48   361088.62         703              0.30      1414
Route-opt optimization Phase 6 Iter 12         33.84       33.84      0.00         7      17420.48   361088.62         703              0.30      1414
Route-opt optimization Phase 6 Iter 13         33.84       33.84      0.00         7      17420.48   361088.62         703              0.30      1414

Route-opt optimization Phase 7 Iter  1         33.84       33.84      0.00         7      17420.48   361088.62         703              0.30      1414
Route-opt optimization Phase 7 Iter  2         33.84       33.84      0.00         7      17420.48   361088.62         703              0.30      1414

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Route-opt optimization Phase 8 Iter  1         33.66       33.66      0.00         7      17420.48   361088.62         703              0.30      1414
INFO: cellmap features:  adv-rules=(N), pdc=(Y), clock-rules=(Y)

Route-opt optimization Phase 9 Iter  1         33.64       33.64      0.00         7      17426.75   362575.62         703              0.30      1414
Route-opt optimization Phase 9 Iter  2         33.64       33.64      0.00         7      17426.75   362575.62         703              0.30      1414
Route-opt optimization Phase 9 Iter  3         33.64       33.64      0.00         7      17426.75   362575.62         703              0.30      1414
Route-opt optimization Phase 9 Iter  4         33.64       33.64      0.00         7      17426.75   362575.62         703              0.30      1414
Route-opt optimization Phase 9 Iter  5         33.64       33.64      0.00         7      17426.75   362575.62         703              0.30      1414
Route-opt optimization Phase 9 Iter  6         33.64       33.64      0.00         7      17426.75   362575.62         703              0.30      1414
Route-opt optimization Phase 9 Iter  7         33.64       33.64      0.00         7      17426.75   362575.62         703              0.30      1414
Route-opt optimization Phase 9 Iter  8         33.63       33.63      0.00         7      17429.89   362685.66         703              0.30      1414

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Route-opt optimization Phase 10 Iter  1        33.63       33.63      0.00         7      17439.30   362804.38         703              0.30      1414
INFO: cellmap features:  adv-rules=(N), pdc=(Y), clock-rules=(Y)

Route-opt optimization Phase 11 Iter  1        33.63       33.63      0.00         7      17439.30   362804.38         703              0.30      1414
INFO: New Levelizer turned on
Route-opt optimization Phase 11 Iter  2        33.63       33.63      0.00         7      17439.30   362804.38         703              0.30      1414
INFO: New Levelizer turned on

Route-opt optimization Phase 12 Iter  1        33.63       33.63      0.00         7      17439.30   362804.38         703              0.30      1414

Route-opt optimization Phase 13 Iter  1        33.56       33.56      0.00         7      17417.34   361656.38         702              0.30      1414
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Route-opt optimization Phase 13 Iter  2        33.56       33.56      0.00         7      17417.34   361656.38         702              0.30      1414
Warning: Design includes unreasonable large hold violation(s). (OPT-209)


Route-opt route preserve complete         CPU:   224 s (  0.06 hr )  ELAPSE:  1086 s (  0.30 hr )  MEM-PEAK:  1414 MB

INFO: Sending timing info to router
Generating Timing information  
Design  Scenario func::nom (Mode func Corner nom)
Generating Timing information  ... Done
Information: The net parasitics of block fibo are cleared. (TIM-123)
[End of Generating Timing Information] Elapsed real time: 0:00:00 
[End of Generating Timing Information] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
[icc2-lic Wed Oct 29 02:47:46 2025] Command 'legalize_placement' requires licenses
[icc2-lic Wed Oct 29 02:47:46 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Wed Oct 29 02:47:46 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:47:46 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Wed Oct 29 02:47:46 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Wed Oct 29 02:47:46 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Wed Oct 29 02:47:46 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:47:46 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Wed Oct 29 02:47:46 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Wed Oct 29 02:47:46 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Wed Oct 29 02:47:46 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:47:46 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Wed Oct 29 02:47:46 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Wed Oct 29 02:47:46 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Wed Oct 29 02:47:46 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:47:46 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Wed Oct 29 02:47:46 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Wed Oct 29 02:47:46 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Wed Oct 29 02:47:46 2025] Check-out of alternate set of keys directly with queueing was successful
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer GC is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 982 total shapes.
Layer M2: cached 41 shapes out of 1220 total shapes.
Cached 1415 vias out of 5240 total vias.

Legalizing Top Level Design fibo ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0045 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer GC is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 66 ref cells (0 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     25200.9          702        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    702
number of references:                66
number of site rows:                 28
number of locations attempted:    15662
number of locations failed:        3577  (22.8%)

Legality of references at locations:
41 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    68        982       306 ( 31.2%)        614       187 ( 30.5%)  inv0d1
    60        846       252 ( 29.8%)        527       162 ( 30.7%)  nd02d2
    28        422       192 ( 45.5%)        326       149 ( 45.7%)  inv0d2
    16        231       148 ( 64.1%)        191       118 ( 61.8%)  aoi21d2
    42        631       190 ( 30.1%)        191        58 ( 30.4%)  dfcrq4
    19        269       121 ( 45.0%)        142        66 ( 46.5%)  oai21d2
    10        143        86 ( 60.1%)        119        75 ( 63.0%)  bufbd3
    16        240       110 ( 45.8%)         72        33 ( 45.8%)  dfcrq2
    19        300        93 ( 31.0%)        141        40 ( 28.4%)  nr02d4
     8        120        74 ( 61.7%)         88        55 ( 62.5%)  oaim21d1

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1          7         6 ( 85.7%)          7         6 ( 85.7%)  aoi211d2
    16        231       148 ( 64.1%)        191       118 ( 61.8%)  aoi21d2
     8        120        74 ( 61.7%)         88        55 ( 62.5%)  oaim21d1
    10        143        86 ( 60.1%)        119        75 ( 63.0%)  bufbd3
     1         16        10 ( 62.5%)          8         4 ( 50.0%)  aor21d2
     1         16         9 ( 56.2%)          8         5 ( 62.5%)  dfprb2
     4         72        41 ( 56.9%)         16         9 ( 56.2%)  dfcrq1
     3         56        31 ( 55.4%)         56        32 ( 57.1%)  oaim31d1
     5         71        40 ( 56.3%)         47        26 ( 55.3%)  an02d2
     6         95        46 ( 48.4%)         55        27 ( 49.1%)  aoim22d2

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         702 (5554 total sites)
avg row height over cells:        5.600 um
rms cell displacement:            0.167 um ( 0.03 row height)
rms weighted cell displacement:   0.167 um ( 0.03 row height)
max cell displacement:            3.360 um ( 0.60 row height)
avg cell displacement:            0.021 um ( 0.00 row height)
avg weighted cell displacement:   0.021 um ( 0.00 row height)
number of cells moved:               19
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: add_9/U588 (nd02d1)
  Input location: (14.14,98.7)
  Legal location: (17.5,98.7)
  Displacement:   3.360 um ( 0.60 row height)
Cell: add_9/ctmTdsLR_7_3257 (nr02d2)
  Input location: (120.54,48.3)
  Legal location: (122.22,48.3)
  Displacement:   1.680 um ( 0.30 row height)
Cell: add_9/ctmTdsLR_4_3145 (inv0d2)
  Input location: (57.82,76.3)
  Legal location: (56.14,76.3)
  Displacement:   1.680 um ( 0.30 row height)
Cell: add_9/ropt_mt_inst_3561 (buffd2)
  Input location: (12.46,98.7)
  Legal location: (14.14,98.7)
  Displacement:   1.680 um ( 0.30 row height)
Cell: add_9/ctmTdsLR_1_3142 (oaim21d1)
  Input location: (54.46,76.3)
  Legal location: (52.78,76.3)
  Displacement:   1.680 um ( 0.30 row height)
Cell: add_9/ctmTdsLR_1_2785 (nr02d2)
  Input location: (35.98,98.7)
  Legal location: (37.1,98.7)
  Displacement:   1.120 um ( 0.20 row height)
Cell: add_9/ctmTdsLR_2_3303 (nr02d2)
  Input location: (32.62,98.7)
  Legal location: (33.74,98.7)
  Displacement:   1.120 um ( 0.20 row height)
Cell: add_9/ctmTdsLR_3_3253 (nd03d1)
  Input location: (117.18,48.3)
  Legal location: (116.06,48.3)
  Displacement:   1.120 um ( 0.20 row height)
Cell: add_9/ctmTdsLR_1_3442 (nd02d1)
  Input location: (31.5,87.5)
  Legal location: (32.06,87.5)
  Displacement:   0.560 um ( 0.10 row height)
Cell: add_9/ctmTdsLR_1_3407 (oaim21d1)
  Input location: (67.9,76.3)
  Legal location: (68.46,76.3)
  Displacement:   0.560 um ( 0.10 row height)

Legalization succeeded.
Total Legalizer CPU: 0.424
Total Legalizer Wall Time: 0.443
----------------------------------------------------------------

Route-opt legalization complete           CPU:   224 s (  0.06 hr )  ELAPSE:  1086 s (  0.30 hr )  MEM-PEAK:  1414 MB
INFO: Router Max Iterations set to : 5 
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = TOP_M
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Port VDD of cell cts_done
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell cts_done
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.15 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.15 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
[ECO: DbIn With Extraction] Elapsed real time: 0:00:00 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: DbIn With Extraction] Stage (MB): Used    7  Alloctr    7  Proc    0 
[ECO: DbIn With Extraction] Total (MB): Used   10  Alloctr   11  Proc 6112 
[ECO: Before Refresh Via Ladder Phase] Elapsed real time: 0:00:00 
[ECO: Before Refresh Via Ladder Phase] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Before Refresh Via Ladder Phase] Stage (MB): Used    7  Alloctr    7  Proc    0 
[ECO: Before Refresh Via Ladder Phase] Total (MB): Used   10  Alloctr   11  Proc 6112 

    Found 0 via ladders to verify.

VIA LADDER INFO: found 0 via ladder DRCs across 0 nets.
Updating the database ...

    Via ladders will be inserted on 0 of 0 ports with via ladder constraints.

Updating the database ...
[ECO: After Refresh Via Ladder Phase] Elapsed real time: 0:00:00 
[ECO: After Refresh Via Ladder Phase] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: After Refresh Via Ladder Phase] Stage (MB): Used    7  Alloctr    7  Proc    0 
[ECO: After Refresh Via Ladder Phase] Total (MB): Used   10  Alloctr   11  Proc 6112 
[ECO: Analysis] Elapsed real time: 0:00:00 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Analysis] Stage (MB): Used    7  Alloctr    7  Proc    0 
[ECO: Analysis] Total (MB): Used   10  Alloctr   11  Proc 6112 
Num of eco nets = 708
Num of open eco nets = 41
[ECO: Init] Elapsed real time: 0:00:00 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Init] Stage (MB): Used    7  Alloctr    7  Proc    0 
[ECO: Init] Total (MB): Used   10  Alloctr   11  Proc 6112 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   14  Alloctr   15  Proc 6112 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        true                

Begin global routing.
Loading timing information to the router from design
Timing information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,167.72um,163.80um)
Number of routing layers = 4
layer M1, dir Hor, min width = 0.23um, min space = 0.23um pitch = 0.56um
layer M2, dir Ver, min width = 0.28um, min space = 0.28um pitch = 0.56um
layer M3, dir Hor, min width = 0.28um, min space = 0.28um pitch = 0.61um
layer TOP_M, dir Ver, min width = 0.44um, min space = 0.46um pitch = 1.12um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   18  Alloctr   19  Proc 6112 
Net statistics:
Total number of nets     = 708
Number of nets to route  = 41
Number of nets with min-layer-mode soft = 1
Number of nets with min-layer-mode soft-cost-low = 1
41 nets are partially connected,
 of which 0 are detail routed and 41 are global routed.
667 nets are fully connected,
 of which 2 are detail routed and 664 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 41, Total Half Perimeter Wire Length (HPWL) 1152 microns
HPWL   0 ~   50 microns: Net Count       34     Total HPWL          610 microns
HPWL  50 ~  100 microns: Net Count        6     Total HPWL          385 microns
HPWL 100 ~  200 microns: Net Count        1     Total HPWL          158 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   19  Alloctr   19  Proc 6112 
Number of partitions: 1 (1 x 1)
Size of partitions: 30 gCells x 30 gCells
Average gCell capacity  1.80     on layer (1)    M1
Average gCell capacity  6.99     on layer (2)    M2
Average gCell capacity  6.02     on layer (3)    M3
Average gCell capacity  4.77     on layer (4)    TOP_M
Average number of tracks per gCell 9.80  on layer (1)    M1
Average number of tracks per gCell 10.00         on layer (2)    M2
Average number of tracks per gCell 8.97  on layer (3)    M3
Average number of tracks per gCell 5.00  on layer (4)    TOP_M
Number of gCells = 3600
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   19  Alloctr   20  Proc 6112 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   19  Alloctr   20  Proc 6112 
Number of user frozen nets = 0
Timing criticality report: total 354 (50.00)% critical nets.
   Number of criticality 1 nets = 44 (6.21)%
   Number of criticality 2 nets = 62 (8.76)%
   Number of criticality 3 nets = 24 (3.39)%
   Number of criticality 4 nets = 50 (7.06)%
   Number of criticality 5 nets = 20 (2.82)%
   Number of criticality 6 nets = 77 (10.88)%
   Number of criticality 7 nets = 77 (10.88)%
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   19  Alloctr   20  Proc 6112 
Number of partitions: 1 (1 x 1)
Size of partitions: 30 gCells x 30 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  195  Alloctr  196  Proc 6112 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~6372.0000um (1137 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 30 gCells x 30 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  195  Alloctr  196  Proc 6112 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =    10 Max = 2 GRCs =     7 (0.39%)
Initial. H routing: Dmd-Cap  =    10 Max = 2 (GRCs =  3) GRCs =     7 (0.78%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =    29 Max = 3 GRCs =    20 (1.11%)
Initial. H routing: Overflow =    18 Max = 3 (GRCs =  2) GRCs =    11 (1.22%)
Initial. V routing: Overflow =    11 Max = 2 (GRCs =  3) GRCs =     9 (1.00%)
Initial. M1         Overflow =    17 Max = 3 (GRCs =  2) GRCs =    10 (1.11%)
Initial. M2         Overflow =    11 Max = 2 (GRCs =  3) GRCs =     9 (1.00%)
Initial. M3         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.11%)
Initial. TOP_M      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       97.4 0.89 0.00 0.33 0.00 0.11 0.00 0.00 0.00 0.00 0.11 0.00 0.00 1.11
M2       17.3 9.78 9.00 9.33 4.89 12.8 11.7 9.44 9.56 0.00 5.00 0.11 0.67 0.22
M3       22.0 13.7 8.89 9.56 9.89 10.5 9.56 5.67 7.78 0.00 2.22 0.00 0.11 0.00
TOP_M    77.8 17.5 0.78 2.78 0.00 0.44 0.00 0.22 0.33 0.00 0.00 0.00 0.00 0.00
Total    53.6 10.5 4.67 5.50 3.69 6.00 5.33 3.83 4.42 0.00 1.83 0.03 0.19 0.33


Initial. Total Wire Length = 14970.23
Initial. Layer M1 wire length = 187.85
Initial. Layer M2 wire length = 7139.88
Initial. Layer M3 wire length = 7036.50
Initial. Layer TOP_M wire length = 606.00
Initial. Total Number of Contacts = 3473
Initial. Via VIA12A count = 1903
Initial. Via VIA23 count = 1485
Initial. Via VIA34 count = 85
Initial. completed.

Start GR phase 1
Wed Oct 29 02:47:47 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 30 gCells x 30 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  195  Alloctr  196  Proc 6112 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     3 Max = 2 GRCs =     2 (0.11%)
phase1. H routing: Dmd-Cap  =     3 Max = 2 (GRCs =  1) GRCs =     2 (0.22%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =    21 Max = 3 GRCs =    16 (0.89%)
phase1. H routing: Overflow =    12 Max = 3 (GRCs =  1) GRCs =     8 (0.89%)
phase1. V routing: Overflow =     9 Max = 2 (GRCs =  2) GRCs =     8 (0.89%)
phase1. M1         Overflow =    12 Max = 3 (GRCs =  1) GRCs =     8 (0.89%)
phase1. M2         Overflow =     9 Max = 2 (GRCs =  2) GRCs =     8 (0.89%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. TOP_M      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       97.6 0.89 0.00 0.33 0.00 0.11 0.00 0.00 0.00 0.00 0.11 0.00 0.00 0.89
M2       17.4 9.67 8.89 9.56 4.89 13.0 11.6 9.56 9.44 0.00 5.11 0.00 0.56 0.22
M3       22.0 13.4 8.89 9.89 10.0 10.5 9.33 5.67 8.11 0.00 2.11 0.00 0.00 0.00
TOP_M    77.3 18.2 0.78 2.67 0.00 0.44 0.00 0.22 0.33 0.00 0.00 0.00 0.00 0.00
Total    53.6 10.5 4.64 5.61 3.72 6.03 5.25 3.86 4.47 0.00 1.83 0.00 0.14 0.28


phase1. Total Wire Length = 14964.55
phase1. Layer M1 wire length = 187.85
phase1. Layer M2 wire length = 7123.27
phase1. Layer M3 wire length = 7036.01
phase1. Layer TOP_M wire length = 617.42
phase1. Total Number of Contacts = 3469
phase1. Via VIA12A count = 1896
phase1. Via VIA23 count = 1484
phase1. Via VIA34 count = 89
phase1. completed.

Start GR phase 2
Wed Oct 29 02:47:47 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 30 gCells x 30 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  195  Alloctr  196  Proc 6112 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     3 Max = 2 GRCs =     2 (0.11%)
phase2. H routing: Dmd-Cap  =     3 Max = 2 (GRCs =  1) GRCs =     2 (0.22%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =    21 Max = 3 GRCs =    16 (0.89%)
phase2. H routing: Overflow =    12 Max = 3 (GRCs =  1) GRCs =     8 (0.89%)
phase2. V routing: Overflow =     9 Max = 2 (GRCs =  2) GRCs =     8 (0.89%)
phase2. M1         Overflow =    12 Max = 3 (GRCs =  1) GRCs =     8 (0.89%)
phase2. M2         Overflow =     9 Max = 2 (GRCs =  2) GRCs =     8 (0.89%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. TOP_M      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       97.6 0.89 0.00 0.33 0.00 0.11 0.00 0.00 0.00 0.00 0.11 0.00 0.00 0.89
M2       17.4 9.67 8.89 9.56 4.89 13.0 11.6 9.56 9.44 0.00 5.11 0.00 0.56 0.22
M3       22.0 13.4 8.89 9.89 10.0 10.5 9.33 5.67 8.11 0.00 2.11 0.00 0.00 0.00
TOP_M    77.3 18.2 0.78 2.67 0.00 0.44 0.00 0.22 0.33 0.00 0.00 0.00 0.00 0.00
Total    53.6 10.5 4.64 5.61 3.72 6.03 5.25 3.86 4.47 0.00 1.83 0.00 0.14 0.28


phase2. Total Wire Length = 14965.12
phase2. Layer M1 wire length = 187.85
phase2. Layer M2 wire length = 7123.84
phase2. Layer M3 wire length = 7036.01
phase2. Layer TOP_M wire length = 617.42
phase2. Total Number of Contacts = 3469
phase2. Via VIA12A count = 1896
phase2. Via VIA23 count = 1484
phase2. Via VIA34 count = 89
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  177  Alloctr  177  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  195  Alloctr  196  Proc 6112 

Congestion utilization per direction:
Average vertical track utilization   = 28.82 %
Peak    vertical track utilization   = 100.00 %
Average horizontal track utilization = 30.53 %
Peak    horizontal track utilization = 140.00 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  176  Alloctr  177  Proc    0 
[End of Global Routing] Total (MB): Used  195  Alloctr  196  Proc 6112 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   46  Alloctr   47  Proc 6112 
[ECO: GR] Elapsed real time: 0:00:00 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: GR] Stage (MB): Used   36  Alloctr   36  Proc    0 
[ECO: GR] Total (MB): Used   46  Alloctr   47  Proc 6112 

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'
track.crosstalk_driven                                  :        true                
track.timing_driven                                     :        true                

Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned off for this design. (ZRT-613)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: TA init] Total (MB): Used   11  Alloctr   11  Proc 6112 

Start initial assignment

Assign Horizontal partitions, iteration 0 
Routed partition 1/10       
Routed partition 2/10       
Routed partition 3/10       
Routed partition 4/10       
Routed partition 5/10       
Routed partition 6/10       
Routed partition 7/10       
Routed partition 8/10       
Routed partition 9/10       
Routed partition 10/10      

Assign Vertical partitions, iteration 0 
Routed partition 1/10       
Routed partition 2/10       
Routed partition 3/10       
Routed partition 4/10       
Routed partition 5/10       
Routed partition 6/10       
Routed partition 7/10       
Routed partition 8/10       
Routed partition 9/10       
Routed partition 10/10      

Number of wires with overlap after iteration 0 = 5157 of 6801


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   11  Alloctr   12  Proc 6112 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1 
Routed partition 1/10       
Routed partition 2/10       
Routed partition 3/10       
Routed partition 4/10       
Routed partition 5/10       
Routed partition 6/10       
Routed partition 7/10       
Routed partition 8/10       
Routed partition 9/10       
Routed partition 10/10      

Assign Vertical partitions, iteration 1 
Routed partition 1/10       
Routed partition 2/10       
Routed partition 3/10       
Routed partition 4/10       
Routed partition 5/10       
Routed partition 6/10       
Routed partition 7/10       
Routed partition 8/10       
Routed partition 9/10       
Routed partition 10/10      

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   11  Alloctr   12  Proc 6112 

Number of wires with overlap after iteration 1 = 3196 of 4874


Wire length and via report:
---------------------------
Number of M1 wires: 845                   : 0
Number of M2 wires: 2740                 VIA12A: 2117
Number of M3 wires: 1215                 VIA23: 1997
Number of TOP_M wires: 74                VIA34: 131
Total number of wires: 4874              vias: 4245

Total M1 wire length: 678.7
Total M2 wire length: 8002.4
Total M3 wire length: 7704.5
Total TOP_M wire length: 814.0
Total wire length: 17199.6

Longest M1 wire length: 8.1
Longest M2 wire length: 60.4
Longest M3 wire length: 58.4
Longest TOP_M wire length: 48.8


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   10  Alloctr   11  Proc 6112 
[ECO: CDR] Elapsed real time: 0:00:01 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: CDR] Stage (MB): Used    7  Alloctr    7  Proc    0 
[ECO: CDR] Total (MB): Used   10  Alloctr   11  Proc 6112 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.eco_route_use_soft_spacing_for_timing_optimization:       false               
detail.force_max_number_iterations                      :        false               
detail.timing_driven                                    :        true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned off for this design. (ZRT-613)
Total number of nets = 708, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/9 Partitions, Violations =    100
Routed  2/9 Partitions, Violations =    205
Routed  3/9 Partitions, Violations =    242
Routed  4/9 Partitions, Violations =    275
Routed  5/9 Partitions, Violations =    317
Routed  6/9 Partitions, Violations =    398
Routed  7/9 Partitions, Violations =    476
Routed  8/9 Partitions, Violations =    515
Routed  9/9 Partitions, Violations =    540

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      540
        Diff net spacing : 238
        Diff net via-cut spacing : 4
        Less than minimum width : 2
        Same net spacing : 2
        Short : 294

[Iter 0] Elapsed real time: 0:00:05 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[Iter 0] Stage (MB): Used   62  Alloctr   62  Proc    0 
[Iter 0] Total (MB): Used   73  Alloctr   74  Proc 6112 

End DR iteration 0 with 9 parts

Start DR iteration 1: uniform partition
Routed  1/9 Partitions, Violations =    537
Routed  2/9 Partitions, Violations =    526
Routed  3/9 Partitions, Violations =    520
Routed  4/9 Partitions, Violations =    520
Routed  5/9 Partitions, Violations =    522
Routed  6/9 Partitions, Violations =    512
Routed  7/9 Partitions, Violations =    517
Routed  8/9 Partitions, Violations =    521
Routed  9/9 Partitions, Violations =    522

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      522
        Diff net spacing : 223
        Diff net via-cut spacing : 4
        Less than minimum width : 3
        Same net spacing : 4
        Short : 288

[Iter 1] Elapsed real time: 0:00:10 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[Iter 1] Stage (MB): Used   62  Alloctr   62  Proc    0 
[Iter 1] Total (MB): Used   73  Alloctr   74  Proc 6112 

End DR iteration 1 with 9 parts

Start DR iteration 2: uniform partition
Routed  1/16 Partitions, Violations =   522
Routed  2/16 Partitions, Violations =   528
Routed  3/16 Partitions, Violations =   528
Routed  4/16 Partitions, Violations =   532
Routed  5/16 Partitions, Violations =   529
Routed  6/16 Partitions, Violations =   524
Routed  7/16 Partitions, Violations =   524
Routed  8/16 Partitions, Violations =   522
Routed  9/16 Partitions, Violations =   522
Routed  10/16 Partitions, Violations =  516
Routed  11/16 Partitions, Violations =  512
Routed  12/16 Partitions, Violations =  513
Routed  13/16 Partitions, Violations =  505
Routed  14/16 Partitions, Violations =  505
Routed  15/16 Partitions, Violations =  509
Routed  16/16 Partitions, Violations =  509

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      509
        Diff net spacing : 210
        Diff net via-cut spacing : 1
        Less than minimum width : 3
        Same net spacing : 4
        Short : 291

[Iter 2] Elapsed real time: 0:00:15 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:17
[Iter 2] Stage (MB): Used   62  Alloctr   62  Proc    0 
[Iter 2] Total (MB): Used   73  Alloctr   74  Proc 6112 

End DR iteration 2 with 16 parts

Start DR iteration 3: uniform partition
Routed  1/16 Partitions, Violations =   510
Routed  2/16 Partitions, Violations =   506
Routed  3/16 Partitions, Violations =   505
Routed  4/16 Partitions, Violations =   506
Routed  5/16 Partitions, Violations =   505
Routed  6/16 Partitions, Violations =   507
Routed  7/16 Partitions, Violations =   509
Routed  8/16 Partitions, Violations =   499
Routed  9/16 Partitions, Violations =   507
Routed  10/16 Partitions, Violations =  514
Routed  11/16 Partitions, Violations =  521
Routed  12/16 Partitions, Violations =  521
Routed  13/16 Partitions, Violations =  529
Routed  14/16 Partitions, Violations =  528
Routed  15/16 Partitions, Violations =  521
Routed  16/16 Partitions, Violations =  523

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      523
        Diff net spacing : 226
        Diff net via-cut spacing : 2
        Less than minimum width : 4
        Same net spacing : 4
        Short : 287

[Iter 3] Elapsed real time: 0:00:24 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:24 total=0:00:25
[Iter 3] Stage (MB): Used   62  Alloctr   62  Proc    0 
[Iter 3] Total (MB): Used   73  Alloctr   74  Proc 6112 

End DR iteration 3 with 16 parts

Start DR iteration 4: uniform partition
Routed  1/16 Partitions, Violations =   526
Routed  2/16 Partitions, Violations =   529
Routed  3/16 Partitions, Violations =   534
Routed  4/16 Partitions, Violations =   522
Routed  5/16 Partitions, Violations =   527
Routed  6/16 Partitions, Violations =   529
Routed  7/16 Partitions, Violations =   524
Routed  8/16 Partitions, Violations =   522
Routed  9/16 Partitions, Violations =   529
Routed  10/16 Partitions, Violations =  520
Routed  11/16 Partitions, Violations =  505
Routed  12/16 Partitions, Violations =  503
Routed  13/16 Partitions, Violations =  499
Routed  14/16 Partitions, Violations =  500
Routed  15/16 Partitions, Violations =  493
Routed  16/16 Partitions, Violations =  493

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      493
        Diff net spacing : 206
        Diff net via-cut spacing : 2
        Less than minimum width : 2
        Same net spacing : 2
        Short : 281

[Iter 4] Elapsed real time: 0:00:32 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:32 total=0:00:33
[Iter 4] Stage (MB): Used   62  Alloctr   62  Proc    0 
[Iter 4] Total (MB): Used   73  Alloctr   74  Proc 6112 

End DR iteration 4 with 16 parts

Incremental DRC patching:
Routed  1/16 Partitions, Violations =   494
Routed  2/16 Partitions, Violations =   495
Routed  3/16 Partitions, Violations =   491
Routed  4/16 Partitions, Violations =   491
Routed  5/16 Partitions, Violations =   491
Routed  6/16 Partitions, Violations =   491
Routed  7/16 Partitions, Violations =   488
Routed  8/16 Partitions, Violations =   488
Routed  9/16 Partitions, Violations =   488
Routed  10/16 Partitions, Violations =  488
Routed  11/16 Partitions, Violations =  489
Routed  12/16 Partitions, Violations =  489
Routed  13/16 Partitions, Violations =  489
Routed  14/16 Partitions, Violations =  489
Routed  15/16 Partitions, Violations =  489
Routed  16/16 Partitions, Violations =  489

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      489
        Diff net spacing : 203
        Diff net via-cut spacing : 2
        Less than minimum width : 2
        Same net spacing : 2
        Short : 280

Stop DR since reached max number of iterations


Nets that have been changed:
Net 1 = add_9/gre_a_INV_74_53
Net 2 = clk
Net 3 = reset
Net 4 = fib_out[31]
Net 5 = fib_out[30]
Net 6 = ropt_53
Net 7 = fib_out[28]
Net 8 = fib_out[27]
Net 9 = fib_out[26]
Net 10 = aps_rename_1_
Net 11 = fib_out[24]
Net 12 = fib_out[23]
Net 13 = fib_out[22]
Net 14 = fib_out[21]
Net 15 = fib_out[20]
Net 16 = copt_gre_net_639
Net 17 = fib_out[18]
Net 18 = ZBUF_242_2
Net 19 = ropt_52
Net 20 = fib_out[15]
Net 21 = fib_out[14]
Net 22 = fib_out[13]
Net 23 = fib_out[12]
Net 24 = fib_out[11]
Net 25 = fib_out[10]
Net 26 = fib_out[9]
Net 27 = fib_out[8]
Net 28 = fib_out[7]
Net 29 = fib_out[6]
Net 30 = fib_out[5]
Net 31 = fib_out[4]
Net 32 = fib_out[3]
Net 33 = fib_out[2]
Net 34 = fib_out[1]
Net 35 = fib_out[0]
Net 36 = n3
Net 37 = add_9/ropt_net_640
Net 38 = n6
Net 39 = fib_out[19]
Net 40 = n8
Net 41 = add_9/tmp_net237
Net 42 = fib_out[25]
Net 43 = add_9/tmp_net238
Net 44 = add_9/tmp_net239
Net 45 = add_9/tmp_net240
Net 46 = add_9/tmp_net241
Net 47 = HFSNET_6
Net 48 = HFSNET_7
Net 49 = add_9/copt_gre_net_585
Net 50 = add_9/ropt_net_641
Net 51 = a[31]
Net 52 = a[30]
Net 53 = a[29]
Net 54 = a[28]
Net 55 = a[27]
Net 56 = a[26]
Net 57 = a[25]
Net 58 = a[24]
Net 59 = a[23]
Net 60 = a[22]
Net 61 = a[21]
Net 62 = a[20]
Net 63 = a[19]
Net 64 = a[18]
Net 65 = add_9/ZBUF_220_27
Net 66 = a[16]
Net 67 = a[15]
Net 68 = a[14]
Net 69 = a[13]
Net 70 = a[12]
Net 71 = a[11]
Net 72 = a[10]
Net 73 = a[9]
Net 74 = a[8]
Net 75 = a[7]
Net 76 = a[6]
Net 77 = a[5]
Net 78 = a[4]
Net 79 = a[3]
Net 80 = a[2]
Net 81 = a[1]
Net 82 = a[0]
Net 83 = add_out[31]
Net 84 = add_out[30]
Net 85 = add_out[29]
Net 86 = add_out[28]
Net 87 = add_out[27]
Net 88 = add_out[26]
Net 89 = add_out[25]
Net 90 = add_out[24]
Net 91 = add_out[23]
Net 92 = add_out[22]
Net 93 = add_out[21]
Net 94 = add_out[20]
Net 95 = add_out[19]
Net 96 = add_out[18]
Net 97 = add_out[17]
Net 98 = add_out[16]
Net 99 = add_out[15]
Net 100 = add_out[14]
.... and 606 other nets
Total number of changed nets = 706 (out of 708)

[DR: Done] Elapsed real time: 0:00:32 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:33 total=0:00:33
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   10  Alloctr   11  Proc 6112 
[ECO: DR] Elapsed real time: 0:00:33 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:34 total=0:00:34
[ECO: DR] Stage (MB): Used    7  Alloctr    7  Proc    0 
[ECO: DR] Total (MB): Used   10  Alloctr   11  Proc 6112 

ECO Route finished with 0 open nets, of which 0 are frozen
Information: Merged away 194 aligned/redundant DRCs. (ZRT-305)

ECO Route finished with 295 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      295
        Diff net spacing : 83
        Diff net via-cut spacing : 2
        Less than minimum width : 2
        Same net spacing : 1
        Short : 207



Total Wire Length =                    17789 micron
Total Number of Contacts =             4219
Total Number of Wires =                4753
Total Number of PtConns =              278
Total Number of Routed Wires =       4602
Total Routed Wire Length =           17705 micron
Total Number of Routed Contacts =       4219
        Layer          M1 :        909 micron
        Layer          M2 :       7652 micron
        Layer          M3 :       7890 micron
        Layer       TOP_M :       1254 micron
        Via         VIA34 :        211
        Via         VIA23 :       1921
        Via        VIA12A :       1880
        Via   VIA12A(rot) :        207

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 4219 vias)
 
    Layer V2         =  0.00% (0      / 2087    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2087    vias)
    Layer V3         =  0.00% (0      / 1921    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1921    vias)
    Layer TOP_V      =  0.00% (0      / 211     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (211     vias)
 
  Total double via conversion rate    =  0.00% (0 / 4219 vias)
 
    Layer V2         =  0.00% (0      / 2087    vias)
    Layer V3         =  0.00% (0      / 1921    vias)
    Layer TOP_V      =  0.00% (0      / 211     vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 4219 vias)
 
    Layer V2         =  0.00% (0      / 2087    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2087    vias)
    Layer V3         =  0.00% (0      / 1921    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1921    vias)
    Layer TOP_V      =  0.00% (0      / 211     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (211     vias)
 

Total number of nets = 708
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 295
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Total Wire Length =                    17789 micron
Total Number of Contacts =             4219
Total Number of Wires =                4753
Total Number of PtConns =              278
Total Number of Routed Wires =       4602
Total Routed Wire Length =           17705 micron
Total Number of Routed Contacts =       4219
        Layer          M1 :        909 micron
        Layer          M2 :       7652 micron
        Layer          M3 :       7890 micron
        Layer       TOP_M :       1254 micron
        Via         VIA34 :        211
        Via         VIA23 :       1921
        Via        VIA12A :       1880
        Via   VIA12A(rot) :        207

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 4219 vias)
 
    Layer V2         =  0.00% (0      / 2087    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2087    vias)
    Layer V3         =  0.00% (0      / 1921    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1921    vias)
    Layer TOP_V      =  0.00% (0      / 211     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (211     vias)
 
  Total double via conversion rate    =  0.00% (0 / 4219 vias)
 
    Layer V2         =  0.00% (0      / 2087    vias)
    Layer V3         =  0.00% (0      / 1921    vias)
    Layer TOP_V      =  0.00% (0      / 211     vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 4219 vias)
 
    Layer V2         =  0.00% (0      / 2087    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2087    vias)
    Layer V3         =  0.00% (0      / 1921    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1921    vias)
    Layer TOP_V      =  0.00% (0      / 211     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (211     vias)
 
Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
Information: Extraction observers are detached as design net change threshold is reached.
...updated 706 nets with eco mode
[ECO: End] Elapsed real time: 0:00:33 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:34 total=0:00:34
[ECO: End] Stage (MB): Used   -2  Alloctr   -2  Proc    0 
[ECO: End] Total (MB): Used    0  Alloctr    1  Proc 6112 
Information: The stitching and editing of coupling caps is turned OFF for design 'FIBO32_LIB:cts_done.design'. (TIM-125)
Information: Design cts_done has 708 nets, 0 global routed, 706 detail routed. (NEX-024)
Information: Serialized np data
INFO: timer data saved to /tmp/cts_done_20199_800495232.timdat

Route-opt ECO routing complete            CPU:   259 s (  0.07 hr )  ELAPSE:  1120 s (  0.31 hr )  MEM-PEAK:  1414 MB
Co-efficient Ratio Summary:
4.193421712640  6.578030340185  2.479631454622  7.744189340401  0.485050000353  3.179565833784  5.567214754587  2.894454687461  6.565921219653  9.017937505874  3.102546126495  9.864170606078  6.078193164085  2.744207441123  8.318126804907
9.699225133578  2.464625127419  1.382372498671  9.387186829619  3.142429406669  0.968752789964  6.613180723294  4.146578093224  7.876358910902  2.191135103696  0.961600467556  2.701889540008  3.840420264440  3.750205153169  7.663469042299
6.212201274445  7.759670640312  7.862245223162  0.402389777150  0.032845095897  0.596111512371  4.701287396892  7.205135812169  8.278351390058  1.183725190997  3.360447960744  5.868340838849  7.173864585364
9.669819006256  7.591489514432  7.632108560611  7.679070863326  9.831314288630  1.878805817928  3.230072343539  1.226270337326  7.050450496570  2.403928173631  6.165863006554  4.101951163337  1.274788789655
4.570746760558  5.624870074634  7.826859429482  4.759135218263  5.409027926377  2.609823652834  0.626142538674  6.381676952919  9.187474024285  0.513656796621  5.052455270062  6.110553502509  6.181442412107
1.581675472263  7.486043098005  9.584564635654  2.041729187119  3.921160867338  0.650488682345  9.472458902409  3.368484694994  4.897111541810  6.860149244452  2.035076335966  9.096085063085  2.197011809512
0.915900174009  5.466094596105  8.142692243562  4.607195065224  8.244463794567  3.504870705451  1.682716012888  7.173433718510  9.939562708373  3.617852772683  8.972970102652  1.160603088533  4.529916956262
3.090979516351  5.580728324672  1.131399951299  0.721701425254  7.515947417690  0.649322209371  1.017031043513  5.811519666269  5.826730883342  4.349383292435  0.242414483317  9.613886978353  7.311126082104
0.823519258337  0.356163440506  8.022011723197  2.603134385844  5.024802551363  1.359359521353  5.407563451201  2.804123477518  1.265300052200  0.417760313533  1.869970227581  6.449299775125  4.848343412548
2.936801162742  8.671496388138  4.212307570523  9.007629070112  3.308107178452  5.607471109985  8.514743640423  2.764676979434  9.324216938770  1.551199989997  2.336606064125  0.755327078116  1.961491711696
2.781303458083  3.355377318156  9.437901056108  9.136704442545  9.020209208464  9.978471495117  7.467457734047  3.171274721421  9.815920740044  4.331414637138  0.449771446861  3.300652763704  7.452768506103
1.902827031194  5.623409411491  7.269365260540  3.367405903784  7.093641515702  7.411336156476  6.944246976650  5.239565921087  4.802189647382  3.894401463832  4.567890846842  1.606898576481  8.173700547963
9.287277881083  7.540403200459  0.000355579800  5.833786356721  4.754587289445  4.387461656592  1.217863901793  7.505874310467  0.800933986343  9.509851607812  3.990265601920  8.342866750499  5.604977269922
5.026083353037  3.950066390181  0.221228190662  4.029611114242  9.406669096875  2.789964661318  0.723294414657  8.793224787635  8.918112219113  5.103696096373  4.177274607514  8.444524203623  0.064410675020
6.053169873910  8.842291879669  1.167952923306  8.473969586224  3.056717040238  7.977150003284  5.095897059611  1.512371470128  7.396892720513  5.512169827835  1.324323745872  5.191638067718  6.408214786760
9.731622824954  4.385366114320  9.999763907587  7.347089563210  6.393266767907  8.063326983131  4.288630187880  5.817928323007  2.343539122627  0.037326705045  0.420845877892  8.174372347250  2.544024610021
0.066110234046  8.589657605413  6.653065710826  8.808822582685  7.253678475913  3.418263540902  7.926377260982  3.652834062614  2.538674638167  6.652919918747  4.058550688865  6.797362236022  0.618532811981
Information: The stitching and editing of coupling caps is turned OFF for design 'FIBO32_LIB:cts_done.design'. (TIM-125)
Information: Design cts_done has 708 nets, 0 global routed, 706 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'fibo'. (NEX-022)
---extraction options---
Corner: nom
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.enable_coupling_cap    : false
Extracting design: cts_done 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 706 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 706, routed nets = 706, across physical hierarchy nets = 0, parasitics cached nets = 706, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Freeing timing information from routing. (ZRT-574)

Route-opt final QoR
___________________
Scenario Mapping Table
1: func::nom

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   1.1738    22.4572     28   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   1.1738    22.4572  22.4572     28   0.0000     0.0000      0       19     0.1124        0 361656.344
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   1.1738    22.4572  22.4572     28   0.0000     0.0000      0       19     0.1124        0 361656.344     17417.34        702
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Route-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt final QoR Summary      1.1738    22.4572  22.4572     28   0.0000     0.0000      0       19        0 361656.344     17417.34        702

Route-opt optimization complete                33.37       33.37      0.00         7      17417.34   361656.34         702              0.31      1414

Route-opt command complete                CPU:   259 s (  0.07 hr )  ELAPSE:  1120 s (  0.31 hr )  MEM-PEAK:  1414 MB
Route-opt command statistics  CPU=42 sec (0.01 hr) ELAPSED=42 sec (0.01 hr) MEM-PEAK=1.381 GB
Information: Ending 'route_opt' (FLW-8001)
Information: Time: 2025-10-29 02:48:20 / Session: 0.31 hr / Command: 0.01 hr / Memory: 1414 MB (FLW-8100)
1
icc2_shell> ## Check for utilization
icc2_shell> report_utilization > ./results/fibo32_routing_report.rpt
icc2_shell> save_block -as routing_done
Information: Saving 'FIBO32_LIB:cts_done.design' to 'FIBO32_LIB:routing_done.design'. (DES-028)
1
icc2_shell> save_lib
Saving library 'FIBO32_LIB'
1
icc2_shell> # generating outputs
icc2_shell> write_verilog ./results/fibo32.routed.v
1
icc2_shell> write_sdc -output ./results/fibo32.routed.sdc
Information: The command 'write_sdc' cleared the undo history. (UNDO-016)

Warning: Multiply cell derates are skipped!

Warning: Multiply net derates are skipped!
1
icc2_shell> write_parasitics -format spef -output ./results/fibo32.spef
[icc2-lic Wed Oct 29 02:48:59 2025] Command 'write_parasitics' requires licenses
Information: Design cts_done has 708 nets, 0 global routed, 706 detail routed. (NEX-024)
NEX: extract design fibo
Information: batch extract takes 0.00 seconds, elapse 0.00 seconds (NEX-015)
Information: The stitching and editing of coupling caps is turned OFF for design 'FIBO32_LIB:cts_done.design'. (TIM-125)
NEX: write corner ID 0 parasitics to ./results/fibo32.spef.p1_125.spef 
spefName ./results/fibo32.spef.p1_125.spef, corner name nom 
NEX: write_parasitics command finished
icc2_shell> write_def ./results/fibo32.def
****************************************
Report : Data Mismatches
Version: U-2022.12-SP6
Date   : Wed Oct 29 02:48:59 2025
****************************************
No mismatches exist on the design.
---------------------------------------
Number of Written DEF Constructs
---------------------------------------
VERSION                        : 1
DIVIDERCHAR                    : 1
BUSBITCHARS                    : 1
DESIGN                         : 1
UNITS                          : 1
PROPERTYDEFINITIONS            : 1
DIEAREA                        : 1
ROW                            : 28
TRACKS                         : 8
COMPONENTS                     : 702
PINS                           : 36
PINPROPERTIES                  : 34
SPECIALNETS                    : 183
NETS                           : 706
1
icc2_shell> report_timing -delay_type max > ./results/fibo32_setup_report.rpt
icc2_shell> ## check for hold voilation
icc2_shell> report_timing -delay_type min > ./results/fibo32_hold_report.rpt
icc2_shell> exit
icc2_shell> save_block FIBO_LIB:fibo
Information: The command 'save_block' cleared the undo history. (UNDO-016)
Information: Saving block 'FIBO_LIB:fibo.design'
icc2_shell> 
Maximum memory usage for this session: 1414.50 MB
Maximum memory usage for this session including child processes: 1414.50 MB
CPU usage for this session:    263 seconds (  0.07 hours)
Elapsed time for this session:   1211 seconds (  0.34 hours)
Thank you for using IC Compiler II.

