// inferred simple dual port RAM with write-first behaviour
always @ (posedge Clock)
begin
	if (<<write_enable>>)
		<<ram>>[<<write_addr>>] = <<write_data>>;

	<<read_data>> <= <<ram>>[<<read_addr>>];
end