#----------------------------------------
# JasperGold Version Info
# tool      : JasperGold 2015.09
# platform  : Linux 2.6.32-696.23.1.el6.x86_64
# version   : 2015.09 FCS 64 bits
# build date: 2015.09.29 22:07:32 PDT
#----------------------------------------
# started Sun Apr 15 19:07:21 CDT 2018
# hostname  : wario
# pid       : 16578
# arguments : '-label' 'session_0' '-console' 'wario:40922' '-style' 'windows' '-proj' '/home/ecelrc/students/anarkhede/verif/Verification-Project/jgproject/sessionLogs/session_0' '-init' '-hidden' '/home/ecelrc/students/anarkhede/verif/Verification-Project/jgproject/.tmp/.initCmds.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2015 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc. 
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

JasperGold Apps Analysis Session - /home/ecelrc/students/anarkhede/verif/Verification-Project/jgproject/sessionLogs/session_0

INFO: successfully checked out licenses "jasper_interactive" and "jasper_fpv".
INFO: reading configuration file "/home/ecelrc/students/anarkhede/.config/jasper/jaspergold.conf".
% source ./mesi_basic_fifo.tcl
[-- (VERI-1482)] Analyzing Verilog file mesi_isc/src/rtl/mesi_isc_basic_fifo.v
[INFO (VERI-1328)] mesi_isc/src/rtl/mesi_isc_basic_fifo.v(47): analyzing included file mesi_isc/src/rtl/mesi_isc_define.v
[-- (VERI-1482)] Analyzing Verilog file /misc/linuxws/packages/cadence_2016/jasper_2015.09/lib/verilog/packages/std/std.sv into library std
[-- (VERI-1482)] Analyzing Verilog file mesi_basic_fifo_test.sv
[ERROR (VERI-1137)] mesi_basic_fifo_test.sv(73): syntax error near )
[ERROR (VERI-1137)] mesi_basic_fifo_test.sv(74): syntax error near )
[ERROR (VERI-1140)] mesi_basic_fifo_test.sv(73): system call past expects one argument
[ERROR (VERI-1140)] mesi_basic_fifo_test.sv(74): system call past expects one argument
[ERROR (VERI-1072)] mesi_basic_fifo_test.sv(87): module mesi_isc_fifo_props ignored due to previous errors
[ERROR (VERI-1072)] mesi_basic_fifo_test.sv(147): module breq_fifos_cntl_props ignored due to previous errors
[ERROR (VERI-1072)] mesi_basic_fifo_test.sv(197): module Wrapper ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1137)] mesi_basic_fifo_test.sv(73): syntax error near )
	[ERROR (VERI-1137)] mesi_basic_fifo_test.sv(74): syntax error near )
	[ERROR (VERI-1140)] mesi_basic_fifo_test.sv(73): system call past expects one argument
	[ERROR (VERI-1140)] mesi_basic_fifo_test.sv(74): system call past expects one argument
	[ERROR (VERI-1072)] mesi_basic_fifo_test.sv(87): module mesi_isc_fifo_props ignored due to previous errors
	[ERROR (VERI-1072)] mesi_basic_fifo_test.sv(147): module breq_fifos_cntl_props ignored due to previous errors
	[ERROR (VERI-1072)] mesi_basic_fifo_test.sv(197): module Wrapper ignored due to previous errors
ERROR (ENL034): 7 errors detected in the design file(s).

% source ./mesi_basic_fifo.tcl
[-- (VERI-1482)] Analyzing Verilog file mesi_isc/src/rtl/mesi_isc_basic_fifo.v
[INFO (VERI-1328)] mesi_isc/src/rtl/mesi_isc_basic_fifo.v(47): analyzing included file mesi_isc/src/rtl/mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc/src/rtl/mesi_isc_basic_fifo.v(232): overwriting previous definition of module mesi_isc_basic_fifo
[INFO (VERI-2142)] mesi_isc/src/rtl/mesi_isc_basic_fifo.v(232): previous definition of module mesi_isc_basic_fifo is here
[-- (VERI-1482)] Analyzing Verilog file mesi_basic_fifo_test.sv
[WARN (VERI-1206)] mesi_basic_fifo_test.sv(5): overwriting previous definition of module mesi_isc_props
[INFO (VERI-2142)] mesi_basic_fifo_test.sv(5): previous definition of module mesi_isc_props is here
INFO (ISW003): Top module name is "mesi_isc_basic_fifo".
[INFO (VERI-1018)] mesi_isc/src/rtl/mesi_isc_basic_fifo.v(49): compiling module mesi_isc_basic_fifo
[WARN (VERI-1209)] mesi_isc/src/rtl/mesi_isc_basic_fifo.v(123): expression size 32 truncated to fit in target size 2
[WARN (VERI-1209)] mesi_isc/src/rtl/mesi_isc_basic_fifo.v(155): expression size 32 truncated to fit in target size 2
[WARN (VERI-1209)] mesi_isc/src/rtl/mesi_isc_basic_fifo.v(158): expression size 32 truncated to fit in target size 2
[INFO (VERI-1018)] mesi_basic_fifo_test.sv(8): compiling module mesi_isc_fifo_props
[WARN (VERI-1796)] mesi_basic_fifo_test.sv(53): system function call isunknown with non-constant argument is not synthesizable
[WARN (VERI-1796)] mesi_basic_fifo_test.sv(54): system function call isunknown with non-constant argument is not synthesizable
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name mesi_isc_basic_fifo
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
INFO (IPF036): Starting proof on task: "<embedded>", 22 properties to prove with 0 already proven/unreachable
background
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 166 of 166 design flops, 0 of 0 design latches, 82 of 114 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.004s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.00 s]
0.Hp: Proof Simplification Iteration 4	[0.00 s]
0.Hp: Proof Simplification Iteration 5	[0.00 s]
0.Hp: Proof Simplification Iteration 6	[0.01 s]
0.Hp: Proof Simplification Iteration 7	[0.01 s]
0.Hp: Proof Simplification Iteration 8	[0.01 s]
0.Hp: Proof Simplification Iteration 9	[0.01 s]
0.Hp: Proof Simplification Iteration 10	[0.01 s]
0.Hp: Proof Simplification Iteration 11	[0.01 s]
0.Hp: Proof Simplification Iteration 12	[0.01 s]
0.Hp: Proof Simplification Iteration 13	[0.01 s]
0.Hp: Proof Simplification Iteration 14	[0.01 s]
0.Hp: Proof Simplification Iteration 15	[0.01 s]
0.Hp: Proof Simplification Iteration 16	[0.02 s]
0.Hp: Proof Simplification Iteration 17	[0.02 s]
0.Hp: Proof Simplification Iteration 18	[0.02 s]
0.Hp: Proof Simplification Iteration 19	[0.02 s]
0.Hp: Proof Simplification Iteration 20	[0.02 s]
0.Hp: Proof Simplification Iteration 21	[0.02 s]
0.Hp: Proof Simplification Iteration 22	[0.02 s]
0.Hp: Proof Simplification Iteration 23	[0.02 s]
0.Hp: Proof Simplification Iteration 24	[0.02 s]
0.Hp: Proof Simplification Iteration 25	[0.02 s]
0.Hp: Proof Simplification Iteration 26	[0.03 s]
0.Hp: Proof Simplification Iteration 27	[0.03 s]
0.Hp: Proof Simplification Iteration 28	[0.03 s]
0.Hp: Proof Simplification Iteration 29	[0.03 s]
0.Hp: Proof Simplification Iteration 30	[0.03 s]
0.Hp: Proof Simplification Iteration 31	[0.03 s]
0.Hp: Proof Simplification Iteration 32	[0.03 s]
0.Hp: Proof Simplification Iteration 33	[0.03 s]
Proof Simplification completed in 0.04 s
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_basic_fifo.wrp_mesi_isc_fifo._assert_5" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_basic_fifo.wrp_mesi_isc_fifo._assert_6" was proven in 0.00 s.
Found proofs for 2 properties in preprocessing
0.Hp: Identified and disabled 2 duplicated targets.
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 18
0.B: Proofgrid shell started at 19141@wario(local) jg_16578_wario_1
0.Hp: Proofgrid shell started at 19138@wario(local) jg_16578_wario_1
0.Ht: Proofgrid shell started at 19139@wario(local) jg_16578_wario_1
0.N: Proofgrid shell started at 19140@wario(local) jg_16578_wario_1
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "mesi_isc_basic_fifo.wrp_mesi_isc_fifo._assume_1:precondition1"	[0.00 s].
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "mesi_isc_basic_fifo.wrp_mesi_isc_fifo._assume_1:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  1	[0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.N: The cover property "mesi_isc_basic_fifo.wrp_mesi_isc_fifo._assume_1:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.N: The cover property "mesi_isc_basic_fifo.wrp_mesi_isc_fifo._assert_5:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_basic_fifo.wrp_mesi_isc_fifo._assume_1:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_basic_fifo.wrp_mesi_isc_fifo._assert_9:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_basic_fifo.wrp_mesi_isc_fifo._assume_1:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_basic_fifo.wrp_mesi_isc_fifo._assert_6:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_basic_fifo.wrp_mesi_isc_fifo._assume_1:precondition1".
0.N: Starting proof for property "mesi_isc_basic_fifo.wrp_mesi_isc_fifo._assume_2:precondition1"	[0.00 s].
0.B: Starting proof for property "mesi_isc_basic_fifo.wrp_mesi_isc_fifo._assume_2:precondition1"	[0.00 s].
0.Ht: Trace Attempt  1	[0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_basic_fifo.wrp_mesi_isc_fifo._assume_3:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.Ht: The cover property "mesi_isc_basic_fifo.wrp_mesi_isc_fifo._assert_10:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_basic_fifo.wrp_mesi_isc_fifo._assume_3:precondition1".
0.Ht: Trace Attempt  2	[0.00 s]
0.Ht: A trace with 2 cycles was found. [0.00 s]
0.Ht: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_basic_fifo.wrp_mesi_isc_fifo._assume_4:precondition1" was covered in 2 cycles in 0.01 s.
INFO (IPF047): 0.Ht: The cover property "mesi_isc_basic_fifo.wrp_mesi_isc_fifo._assert_11:precondition1" was covered in 2 cycles in 0.01 s by the incidental trace "mesi_isc_basic_fifo.wrp_mesi_isc_fifo._assume_4:precondition1".
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.Ht: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_basic_fifo.wrp_mesi_isc_fifo._assert_7:precondition1" was covered in 2 cycles in 0.01 s.
0.Ht: Trace Attempt  3	[0.00 s]
0.Ht: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_basic_fifo.wrp_mesi_isc_fifo._cover_15" was covered in 3 cycles in 0.01 s.
0.Ht: Trace Attempt  4	[0.00 s]
0.Ht: A trace with 4 cycles was found. [0.01 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_basic_fifo.wrp_mesi_isc_fifo._assert_8:precondition1" was covered in 4 cycles in 0.01 s.
0.Ht: Trace Attempt  5	[0.01 s]
0.Ht: A trace with 5 cycles was found. [0.01 s]
0.Ht: A trace with 5 cycles was found. [0.01 s]
0.Ht: A trace with 5 cycles was found. [0.01 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_basic_fifo.wrp_mesi_isc_fifo._assume_2:precondition1" was covered in 5 cycles in 0.02 s.
INFO (IPF055): 0.Ht: A counterexample (cex) with 5 cycles was found for the property "mesi_isc_basic_fifo.wrp_mesi_isc_fifo._assert_10" in 0.02 s by the incidental trace "mesi_isc_basic_fifo.wrp_mesi_isc_fifo._assume_2:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_basic_fifo.wrp_mesi_isc_fifo._cover_14" was covered in 5 cycles in 0.02 s by the incidental trace "mesi_isc_basic_fifo.wrp_mesi_isc_fifo._assume_2:precondition1".
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  4	[0.01 s]
0.N: Trace Attempt  5	[0.01 s]
0.B: Trace Attempt  4	[0.01 s]
0.B: Trace Attempt  5	[0.01 s]
0.B: Starting proof for property "mesi_isc_basic_fifo.wrp_mesi_isc_fifo._assert_7"	[0.00 s].
0.Ht: Trace Attempt  6	[0.01 s]
0.Ht: A trace with 6 cycles was found. [0.01 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 6 cycles was found for the property "mesi_isc_basic_fifo.wrp_mesi_isc_fifo._assert_11" in 0.02 s.
0.N: Trace Attempt  5	[0.01 s]
0.N: Starting proof for property "mesi_isc_basic_fifo.wrp_mesi_isc_fifo._assert_7"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.N: The property "mesi_isc_basic_fifo.wrp_mesi_isc_fifo._assert_7" was proven in 0.00 s.
0.N: Starting proof for property "mesi_isc_basic_fifo.wrp_mesi_isc_fifo._assert_8"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.N: The property "mesi_isc_basic_fifo.wrp_mesi_isc_fifo._assert_8" was proven in 0.00 s.
0.N: Starting proof for property "mesi_isc_basic_fifo.wrp_mesi_isc_fifo._assert_9"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.B: Starting proof for property "mesi_isc_basic_fifo.wrp_mesi_isc_fifo._assert_9"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  3	[0.01 s]
0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_basic_fifo.wrp_mesi_isc_fifo._assert_9" was proven in 0.03 s.
0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_basic_fifo.wrp_mesi_isc_fifo._assert_13" was proven in 0.03 s.
0.B: Trace Attempt  2	[0.00 s]
0.N: Cluster is entering permanent allocation mode.
0.N: Starting proof for property "mesi_isc_basic_fifo.wrp_mesi_isc_fifo._assert_12"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.B: Cluster is entering permanent allocation mode.
0.B: Starting proof for property "mesi_isc_basic_fifo.wrp_mesi_isc_fifo._assert_12"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  5	[0.01 s]
0.N: Validation of fixpoint with 11 clauses was successful. Time = 0.00
0.B: Trace Attempt  4	[0.01 s]
0.N: Trace Attempt  6	[0.01 s]
0.N: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.N: The property "mesi_isc_basic_fifo.wrp_mesi_isc_fifo._assert_12" was proven in 0.01 s.
0.N: All properties determined. [0.04 s]
Initiating shutdown of proof (@ 0.04 s)
0.Ht: Interrupted (multi)
0.Ht: Trace Attempt 13	[0.04 s]
0.Ht: Interrupted. [0.04 s]
0.N: Exited with Success (@ 0.04 s)
0.Ht: Exited with Success (@ 0.04 s)
0.Hp: Interrupted (multi)
0.Hp: Interrupted. [0.04 s]
0.Hp: Exited with Success (@ 0.04 s)
0.B: Interrupted. [0.04 s]
0.B: Exited with Success (@ 0.04 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 22
	      assertions      : 9
	       - proven       : 7 (77.7778%)
	       - marked_proven: 0 (0%)
	       - cex          : 2 (22.2222%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 13
	       - unreachable  : 0 (0%)
	       - covered      : 13 (100%)
	       - ar_covered   : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::mesi_isc_basic_fifo.wrp_mesi_isc_fifo._assert_10 -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::mesi_isc_basic_fifo.wrp_mesi_isc_fifo._assert_10".
cex
[<embedded>] % exit
INFO: Waiting for proof threads to stop...
INFO: Proof threads stopped.
