/*
 * Instance header file for PIC32CK2051SG01144
 *
 * Copyright (c) 2023 Microchip Technology Inc. and its subsidiaries.
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *   http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 *
 */

/* file generated from device description file (ATDF) version 2023-11-16T06:44:02Z */
#ifndef _PIC32CKSG01_SPI_IXS_INSTANCE_
#define _PIC32CKSG01_SPI_IXS_INSTANCE_


/* ========== Instance Parameter definitions for SPI_IXS peripheral ========== */
#define SPI_IXS_DMAC_ID_RX                       (65)       
#define SPI_IXS_DMAC_ID_TX                       (66)       
#define SPI_IXS_GCLK_ID                          (36)       /* Index of Generic Clock */
#define SPI_IXS_INSTANCE_ID                      (75)       /* Instance index for SPI_IXS */
#define SPI_IXS_MCLK_ID_APB                      (107)      /* Index for SPI_IXS APB clock */
#define SPI_IXS_PAC_ID                           (75)       /* Index for SPI_IXS registers write protection */
#define SPI_IXS_TPD_MASTER                       (0)        /* Indicates a master or slave number for TPD mode( 1=master,0=slave) */

#endif /* _PIC32CKSG01_SPI_IXS_INSTANCE_ */
