Source Block: verilog-ethernet/rtl/eth_mac_1g_gmii_fifo.v@121:131@HdlIdDef
wire        tx_fifo_axis_tuser;

wire [7:0]  rx_fifo_axis_tdata;
wire        rx_fifo_axis_tvalid;
wire        rx_fifo_axis_tlast;
wire        rx_fifo_axis_tuser;

// synchronize MAC status signals into logic clock domain
wire rx_error_bad_frame_int;
wire rx_error_bad_fcs_int;


Diff Content:
+ 126 wire tx_error_underflow_int;
+ 126 reg tx_sync_reg_1 = 1'b0;
+ 126 reg tx_sync_reg_2 = 1'b0;
+ 126 reg tx_sync_reg_3 = 1'b0;
+ 126 reg tx_sync_reg_4 = 1'b0;
+ 126 assign tx_error_underflow = tx_sync_reg_3 ^ tx_sync_reg_4;
+ 126 always @(posedge tx_clk or posedge tx_rst) begin
+ 126     if (tx_rst) begin
+ 126         tx_sync_reg_1 <= 1'b0;
+ 126     end else begin
+ 126         tx_sync_reg_1 <= tx_sync_reg_1 ^ {tx_error_underflow_int};
+ 126     end
+ 126 end
+ 126 always @(posedge logic_clk or posedge logic_rst) begin
+ 126     if (logic_rst) begin
+ 126         tx_sync_reg_2 <= 1'b0;
+ 126         tx_sync_reg_3 <= 1'b0;
+ 126         tx_sync_reg_4 <= 1'b0;
+ 126     end else begin
+ 126         tx_sync_reg_2 <= tx_sync_reg_1;
+ 126         tx_sync_reg_3 <= tx_sync_reg_2;
+ 126         tx_sync_reg_4 <= tx_sync_reg_3;
+ 126     end
+ 126 end

Clone Blocks:
Clone Blocks 1:
verilog-ethernet/rtl/eth_mac_phy_10g_fifo.v@115:125
wire                  tx_fifo_axis_tlast;
wire                  tx_fifo_axis_tuser;

wire [DATA_WIDTH-1:0] rx_fifo_axis_tdata;
wire [KEEP_WIDTH-1:0] rx_fifo_axis_tkeep;
wire                  rx_fifo_axis_tvalid;
wire                  rx_fifo_axis_tlast;
wire                  rx_fifo_axis_tuser;

// synchronize MAC status signals into logic clock domain
wire rx_error_bad_frame_int;

Clone Blocks 2:
verilog-ethernet/rtl/eth_mac_1g_rgmii_fifo.v@120:130
wire        tx_fifo_axis_tlast;
wire        tx_fifo_axis_tuser;

wire [7:0]  rx_fifo_axis_tdata;
wire        rx_fifo_axis_tvalid;
wire        rx_fifo_axis_tlast;
wire        rx_fifo_axis_tuser;

// synchronize MAC status signals into logic clock domain
wire rx_error_bad_frame_int;
wire rx_error_bad_fcs_int;

Clone Blocks 3:
verilog-ethernet/rtl/eth_mac_1g_gmii_fifo.v@120:130
wire        tx_fifo_axis_tlast;
wire        tx_fifo_axis_tuser;

wire [7:0]  rx_fifo_axis_tdata;
wire        rx_fifo_axis_tvalid;
wire        rx_fifo_axis_tlast;
wire        rx_fifo_axis_tuser;

// synchronize MAC status signals into logic clock domain
wire rx_error_bad_frame_int;
wire rx_error_bad_fcs_int;

Clone Blocks 4:
verilog-ethernet/rtl/eth_mac_1g_rgmii_fifo.v@119:129
wire        tx_fifo_axis_tready;
wire        tx_fifo_axis_tlast;
wire        tx_fifo_axis_tuser;

wire [7:0]  rx_fifo_axis_tdata;
wire        rx_fifo_axis_tvalid;
wire        rx_fifo_axis_tlast;
wire        rx_fifo_axis_tuser;

// synchronize MAC status signals into logic clock domain
wire rx_error_bad_frame_int;

Clone Blocks 5:
verilog-ethernet/rtl/eth_mac_1g_gmii_fifo.v@119:129
wire        tx_fifo_axis_tready;
wire        tx_fifo_axis_tlast;
wire        tx_fifo_axis_tuser;

wire [7:0]  rx_fifo_axis_tdata;
wire        rx_fifo_axis_tvalid;
wire        rx_fifo_axis_tlast;
wire        rx_fifo_axis_tuser;

// synchronize MAC status signals into logic clock domain
wire rx_error_bad_frame_int;

Clone Blocks 6:
verilog-ethernet/rtl/eth_mac_phy_10g_fifo.v@116:126
wire                  tx_fifo_axis_tuser;

wire [DATA_WIDTH-1:0] rx_fifo_axis_tdata;
wire [KEEP_WIDTH-1:0] rx_fifo_axis_tkeep;
wire                  rx_fifo_axis_tvalid;
wire                  rx_fifo_axis_tlast;
wire                  rx_fifo_axis_tuser;

// synchronize MAC status signals into logic clock domain
wire rx_error_bad_frame_int;
wire rx_error_bad_fcs_int;

Clone Blocks 7:
verilog-ethernet/rtl/eth_mac_1g_gmii_fifo.v@118:128
wire        tx_fifo_axis_tvalid;
wire        tx_fifo_axis_tready;
wire        tx_fifo_axis_tlast;
wire        tx_fifo_axis_tuser;

wire [7:0]  rx_fifo_axis_tdata;
wire        rx_fifo_axis_tvalid;
wire        rx_fifo_axis_tlast;
wire        rx_fifo_axis_tuser;

// synchronize MAC status signals into logic clock domain

Clone Blocks 8:
verilog-ethernet/rtl/eth_mac_phy_10g_fifo.v@117:127

wire [DATA_WIDTH-1:0] rx_fifo_axis_tdata;
wire [KEEP_WIDTH-1:0] rx_fifo_axis_tkeep;
wire                  rx_fifo_axis_tvalid;
wire                  rx_fifo_axis_tlast;
wire                  rx_fifo_axis_tuser;

// synchronize MAC status signals into logic clock domain
wire rx_error_bad_frame_int;
wire rx_error_bad_fcs_int;


Clone Blocks 9:
verilog-ethernet/rtl/eth_mac_1g_fifo.v@109:119
wire        tx_fifo_axis_tready;
wire        tx_fifo_axis_tlast;
wire        tx_fifo_axis_tuser;

wire [7:0]  rx_fifo_axis_tdata;
wire        rx_fifo_axis_tvalid;
wire        rx_fifo_axis_tlast;
wire        rx_fifo_axis_tuser;

// synchronize MAC status signals into logic clock domain
wire rx_error_bad_frame_int;

Clone Blocks 10:
verilog-ethernet/rtl/eth_mac_10g_fifo.v@108:118
wire                  tx_fifo_axis_tuser;

wire [DATA_WIDTH-1:0] rx_fifo_axis_tdata;
wire [KEEP_WIDTH-1:0] rx_fifo_axis_tkeep;
wire                  rx_fifo_axis_tvalid;
wire                  rx_fifo_axis_tlast;
wire                  rx_fifo_axis_tuser;

// synchronize MAC status signals into logic clock domain
wire rx_error_bad_frame_int;
wire rx_error_bad_fcs_int;

Clone Blocks 11:
verilog-ethernet/rtl/eth_mac_1g_fifo.v@108:118
wire        tx_fifo_axis_tvalid;
wire        tx_fifo_axis_tready;
wire        tx_fifo_axis_tlast;
wire        tx_fifo_axis_tuser;

wire [7:0]  rx_fifo_axis_tdata;
wire        rx_fifo_axis_tvalid;
wire        rx_fifo_axis_tlast;
wire        rx_fifo_axis_tuser;

// synchronize MAC status signals into logic clock domain

Clone Blocks 12:
verilog-ethernet/rtl/eth_mac_1g_rgmii_fifo.v@121:131
wire        tx_fifo_axis_tuser;

wire [7:0]  rx_fifo_axis_tdata;
wire        rx_fifo_axis_tvalid;
wire        rx_fifo_axis_tlast;
wire        rx_fifo_axis_tuser;

// synchronize MAC status signals into logic clock domain
wire rx_error_bad_frame_int;
wire rx_error_bad_fcs_int;


Clone Blocks 13:
verilog-ethernet/rtl/eth_mac_1g_rgmii_fifo.v@118:128
wire        tx_fifo_axis_tvalid;
wire        tx_fifo_axis_tready;
wire        tx_fifo_axis_tlast;
wire        tx_fifo_axis_tuser;

wire [7:0]  rx_fifo_axis_tdata;
wire        rx_fifo_axis_tvalid;
wire        rx_fifo_axis_tlast;
wire        rx_fifo_axis_tuser;

// synchronize MAC status signals into logic clock domain

Clone Blocks 14:
verilog-ethernet/rtl/eth_mac_10g_fifo.v@109:119

wire [DATA_WIDTH-1:0] rx_fifo_axis_tdata;
wire [KEEP_WIDTH-1:0] rx_fifo_axis_tkeep;
wire                  rx_fifo_axis_tvalid;
wire                  rx_fifo_axis_tlast;
wire                  rx_fifo_axis_tuser;

// synchronize MAC status signals into logic clock domain
wire rx_error_bad_frame_int;
wire rx_error_bad_fcs_int;


Clone Blocks 15:
verilog-ethernet/rtl/eth_mac_1g_fifo.v@111:121
wire        tx_fifo_axis_tuser;

wire [7:0]  rx_fifo_axis_tdata;
wire        rx_fifo_axis_tvalid;
wire        rx_fifo_axis_tlast;
wire        rx_fifo_axis_tuser;

// synchronize MAC status signals into logic clock domain
wire rx_error_bad_frame_int;
wire rx_error_bad_fcs_int;


Clone Blocks 16:
verilog-ethernet/rtl/eth_mac_1g_fifo.v@110:120
wire        tx_fifo_axis_tlast;
wire        tx_fifo_axis_tuser;

wire [7:0]  rx_fifo_axis_tdata;
wire        rx_fifo_axis_tvalid;
wire        rx_fifo_axis_tlast;
wire        rx_fifo_axis_tuser;

// synchronize MAC status signals into logic clock domain
wire rx_error_bad_frame_int;
wire rx_error_bad_fcs_int;

Clone Blocks 17:
verilog-ethernet/rtl/eth_mac_10g_fifo.v@107:117
wire                  tx_fifo_axis_tlast;
wire                  tx_fifo_axis_tuser;

wire [DATA_WIDTH-1:0] rx_fifo_axis_tdata;
wire [KEEP_WIDTH-1:0] rx_fifo_axis_tkeep;
wire                  rx_fifo_axis_tvalid;
wire                  rx_fifo_axis_tlast;
wire                  rx_fifo_axis_tuser;

// synchronize MAC status signals into logic clock domain
wire rx_error_bad_frame_int;

