=====
SETUP
-0.698
18.661
17.963
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/mcycles_d_0_s3
7.667
8.120
u_z80/u_cz80/n3430_s3
9.177
9.548
u_z80/u_cz80/u_mcode/mcycles_d_1_s8
10.500
11.049
u_z80/n279_s10
11.053
11.570
u_z80/n279_s6
12.481
12.998
u_z80/n279_s4
13.653
14.024
d_2_s7
15.274
15.829
u_ppi/u_ppi_0/ff_port_c_7_s6
16.836
17.385
u_ppi/u_ppi_0/ff_port_c_3_s3
17.388
17.937
u_ppi/u_ppi_0/ff_port_c_3_s1
18.661
=====
SETUP
-0.261
18.224
17.963
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/mcycles_d_0_s3
7.667
8.120
u_z80/u_cz80/n3430_s3
9.177
9.548
u_z80/u_cz80/u_mcode/mcycles_d_1_s8
10.500
11.049
u_z80/n279_s10
11.053
11.570
u_z80/n279_s6
12.481
12.998
u_z80/n279_s4
13.653
14.024
d_2_s7
15.274
15.829
u_ppi/u_ppi_0/ff_port_c_5_s4
16.938
17.508
u_ppi/u_ppi_0/ff_port_c_5_s3
17.510
18.080
u_ppi/u_ppi_0/ff_port_c_5_s1
18.224
=====
SETUP
-0.247
18.210
17.963
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/mcycles_d_0_s3
7.667
8.120
u_z80/u_cz80/n3430_s3
9.177
9.548
u_z80/u_cz80/u_mcode/mcycles_d_1_s8
10.500
11.049
u_z80/n279_s10
11.053
11.570
u_z80/n279_s6
12.481
12.998
u_z80/n279_s4
13.653
14.024
d_1_s7
15.535
16.052
u_ppi/u_ppi_0/n218_s2
16.899
17.352
u_ppi/u_ppi_0/ff_port_c_4_s4
17.604
18.066
u_ppi/u_ppi_0/ff_port_c_4_s1
18.210
=====
SETUP
-0.119
18.081
17.963
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/mcycles_d_0_s3
7.667
8.120
u_z80/u_cz80/n3430_s3
9.177
9.548
u_z80/u_cz80/u_mcode/mcycles_d_1_s8
10.500
11.049
u_z80/n279_s10
11.053
11.570
u_z80/n279_s6
12.481
12.998
u_z80/n279_s4
13.653
14.024
d_2_s7
15.274
15.829
u_ppi/u_ppi_0/ff_port_c_7_s6
16.836
17.385
u_ppi/u_ppi_0/ff_port_c_7_s3
17.388
17.937
u_ppi/u_ppi_0/ff_port_c_7_s1
18.081
=====
SETUP
-0.084
18.046
17.963
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/mcycles_d_0_s3
7.667
8.120
u_z80/u_cz80/n3430_s3
9.177
9.548
u_z80/u_cz80/u_mcode/mcycles_d_1_s8
10.500
11.049
u_z80/n279_s10
11.053
11.570
u_z80/n279_s6
12.481
12.998
u_z80/n279_s4
13.653
14.024
u_ppi/u_ppi_0/n218_s1
15.431
15.948
u_ppi/u_ppi_0/ff_port_c_2_s6
16.717
17.179
u_ppi/u_ppi_0/ff_port_c_1_s4
17.353
17.902
u_ppi/u_ppi_0/ff_port_c_1_s1
18.046
=====
SETUP
-0.018
17.981
17.963
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/mcycles_d_0_s3
7.667
8.120
u_z80/u_cz80/n3430_s3
9.177
9.548
u_z80/u_cz80/u_mcode/mcycles_d_1_s8
10.500
11.049
u_z80/n279_s10
11.053
11.570
u_z80/n279_s6
12.481
12.998
u_z80/n279_s4
13.653
14.024
d_2_s7
15.274
15.829
u_ppi/u_ppi_0/ff_port_c_6_s5
16.938
17.508
u_ppi/u_ppi_0/ff_port_c_6_s3
17.510
17.837
u_ppi/u_ppi_0/ff_port_c_6_s1
17.981
=====
SETUP
-0.008
17.970
17.963
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/mcycles_d_0_s3
7.667
8.120
u_z80/u_cz80/n3430_s3
9.177
9.548
u_z80/u_cz80/u_mcode/mcycles_d_1_s8
10.500
11.049
u_z80/n279_s10
11.053
11.570
u_z80/n279_s6
12.481
12.998
u_z80/n279_s4
13.653
14.024
d_1_s7
15.535
16.052
u_ppi/u_ppi_0/n218_s2
16.899
17.361
u_ppi/u_ppi_0/n218_s0
17.364
17.826
u_ppi/u_ppi_0/ff_port_c_0_s0
17.970
=====
SETUP
0.138
17.824
17.963
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/mcycles_d_0_s3
7.667
8.120
u_z80/u_cz80/n3430_s3
9.177
9.548
u_z80/u_cz80/u_mcode/mcycles_d_1_s8
10.500
11.049
u_z80/n279_s10
11.053
11.570
u_z80/n279_s6
12.481
12.998
u_z80/n279_s4
13.653
14.024
u_ppi/u_ppi_0/n218_s1
15.431
15.948
u_ppi/u_ppi_0/ff_port_c_2_s6
16.717
17.179
u_ppi/u_ppi_0/ff_port_c_2_s5
17.353
17.680
u_ppi/u_ppi_0/ff_port_c_2_s1
17.824
=====
SETUP
0.190
17.773
17.963
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/mcycles_d_0_s3
7.667
8.120
u_z80/u_cz80/n3430_s3
9.177
9.548
u_z80/u_cz80/u_mcode/mcycles_d_1_s8
10.500
11.049
u_z80/n279_s10
11.053
11.570
u_z80/n279_s6
12.481
12.998
u_z80/n279_s4
13.653
14.024
d_3_s7
15.431
15.948
w_sdram_d_3_s0
17.224
17.773
u_sdram/ff_wdata_3_s0
17.773
=====
SETUP
0.307
17.656
17.963
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/mcycles_d_0_s3
7.667
8.120
u_z80/u_cz80/n3430_s3
9.177
9.548
u_z80/u_cz80/u_mcode/mcycles_d_1_s8
10.500
11.049
u_z80/n279_s10
11.053
11.570
u_z80/n279_s6
12.481
12.998
u_z80/n279_s4
13.653
14.024
d_0_s7
15.274
15.829
u_ppi/u_ppi_0/n80_s0
17.107
17.656
u_ppi/u_ppi_0/ff_port_c_2_s1
17.656
=====
SETUP
0.307
17.656
17.963
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/mcycles_d_0_s3
7.667
8.120
u_z80/u_cz80/n3430_s3
9.177
9.548
u_z80/u_cz80/u_mcode/mcycles_d_1_s8
10.500
11.049
u_z80/n279_s10
11.053
11.570
u_z80/n279_s6
12.481
12.998
u_z80/n279_s4
13.653
14.024
d_0_s7
15.274
15.829
u_ppi/u_ppi_0/n81_s0
17.107
17.656
u_ppi/u_ppi_0/ff_port_c_1_s1
17.656
=====
SETUP
0.308
17.654
17.963
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/mcycles_d_0_s3
7.667
8.120
u_z80/u_cz80/n3430_s3
9.177
9.548
u_z80/u_cz80/u_mcode/mcycles_d_1_s8
10.500
11.049
u_z80/n279_s10
11.053
11.570
u_z80/n279_s6
12.481
12.998
u_z80/n279_s4
13.653
14.024
d_7_s8
15.292
15.847
w_sdram_d_7_s0
17.084
17.654
u_sdram/ff_wdata_7_s0
17.654
=====
SETUP
0.173
17.812
17.985
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/mcycles_d_0_s3
7.667
8.120
u_z80/u_cz80/n3430_s3
9.177
9.548
u_z80/u_cz80/u_mcode/mcycles_d_1_s8
10.500
11.049
u_z80/n279_s10
11.053
11.570
u_z80/n279_s6
12.481
12.998
u_z80/n279_s4
13.653
14.024
d_1_s7
15.535
16.052
u_z80/ff_dinst_1_s0
17.812
=====
SETUP
0.173
17.812
17.985
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/mcycles_d_0_s3
7.667
8.120
u_z80/u_cz80/n3430_s3
9.177
9.548
u_z80/u_cz80/u_mcode/mcycles_d_1_s8
10.500
11.049
u_z80/n279_s10
11.053
11.570
u_z80/n279_s6
12.481
12.998
u_z80/n279_s4
13.653
14.024
d_3_s7
15.431
15.948
u_z80/ff_dinst_3_s0
17.812
=====
SETUP
0.363
17.599
17.963
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/mcycles_d_0_s3
7.667
8.120
u_z80/u_cz80/n3430_s3
9.177
9.548
u_z80/u_cz80/u_mcode/mcycles_d_1_s8
10.500
11.049
u_z80/n279_s10
11.053
11.570
u_z80/n279_s6
12.481
12.998
u_z80/n279_s4
13.653
14.024
d_0_s7
15.274
15.829
u_ppi/u_ppi_0/n77_s0
17.029
17.599
u_ppi/u_ppi_0/ff_port_c_5_s1
17.599
=====
SETUP
0.384
17.578
17.963
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/mcycles_d_0_s3
7.667
8.120
u_z80/u_cz80/n3430_s3
9.177
9.548
u_z80/u_cz80/u_mcode/mcycles_d_1_s8
10.500
11.049
u_z80/n279_s10
11.053
11.570
u_z80/n279_s6
12.481
12.998
u_z80/n279_s4
13.653
14.024
d_0_s7
15.274
15.829
u_ppi/u_ppi_0/n76_s0
17.029
17.578
u_ppi/u_ppi_0/ff_port_c_6_s1
17.578
=====
SETUP
0.394
17.569
17.963
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/mcycles_d_0_s3
7.667
8.120
u_z80/u_cz80/n3430_s3
9.177
9.548
u_z80/u_cz80/u_mcode/mcycles_d_1_s8
10.500
11.049
u_z80/n279_s10
11.053
11.570
u_z80/n279_s6
12.481
12.998
u_z80/n279_s4
13.653
14.024
d_0_s7
15.274
15.829
u_ppi/u_ppi_0/n75_s0
17.020
17.569
u_ppi/u_ppi_0/ff_port_c_7_s1
17.569
=====
SETUP
0.201
17.784
17.985
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/mcycles_d_0_s3
7.667
8.120
u_z80/u_cz80/n3430_s3
9.177
9.548
u_z80/u_cz80/u_mcode/mcycles_d_1_s8
10.500
11.049
u_z80/n279_s10
11.053
11.570
u_z80/n279_s6
12.481
12.998
u_z80/n279_s4
13.653
14.024
d_6_s7
15.535
16.052
u_z80/ff_dinst_6_s0
17.784
=====
SETUP
0.216
17.768
17.985
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/mcycles_d_0_s3
7.667
8.120
u_z80/u_cz80/n3430_s3
9.177
9.548
u_z80/u_cz80/u_mcode/mcycles_d_1_s8
10.500
11.049
u_z80/n279_s10
11.053
11.570
u_z80/n279_s6
12.481
12.998
u_z80/n279_s4
13.653
14.024
d_5_s7
15.369
15.924
u_z80/ff_dinst_5_s0
17.768
=====
SETUP
0.255
17.729
17.985
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/mcycles_d_0_s3
7.667
8.120
u_z80/u_cz80/n3430_s3
9.177
9.548
u_z80/u_cz80/u_mcode/mcycles_d_1_s8
10.500
11.049
u_z80/n279_s10
11.053
11.570
u_z80/n279_s6
12.481
12.998
u_z80/n279_s4
13.653
14.024
d_0_s7
15.274
15.829
u_z80/ff_dinst_0_s0
17.729
=====
SETUP
0.532
17.431
17.963
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/mcycles_d_0_s3
7.667
8.120
u_z80/u_cz80/n3430_s3
9.177
9.548
u_z80/u_cz80/u_mcode/mcycles_d_1_s8
10.500
11.049
u_z80/n279_s10
11.053
11.570
u_z80/n279_s6
12.481
12.998
u_z80/n279_s4
13.653
14.024
d_1_s7
15.535
16.052
u_ppi/u_ppi_0/ff_port_a_1_s0
17.431
=====
SETUP
0.543
17.420
17.963
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/mcycles_d_0_s3
7.667
8.120
u_z80/u_cz80/n3430_s3
9.177
9.548
u_z80/u_cz80/u_mcode/mcycles_d_1_s8
10.500
11.049
u_z80/n279_s10
11.053
11.570
u_z80/n279_s6
12.481
12.998
u_z80/n279_s4
13.653
14.024
d_6_s7
15.535
16.052
u_ppi/u_ppi_0/ff_port_a_6_s0
17.420
=====
SETUP
0.292
17.692
17.985
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/mcycles_d_0_s3
7.667
8.120
u_z80/u_cz80/n3430_s3
9.177
9.548
u_z80/u_cz80/u_mcode/mcycles_d_1_s8
10.500
11.049
u_z80/n279_s10
11.053
11.570
u_z80/n279_s6
12.481
12.998
u_z80/n279_s4
13.653
14.024
d_6_s7
15.535
16.052
u_z80/ff_di_reg_6_s0
17.692
=====
SETUP
0.301
17.683
17.985
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/mcycles_d_0_s3
7.667
8.120
u_z80/u_cz80/n3430_s3
9.177
9.548
u_z80/u_cz80/u_mcode/mcycles_d_1_s8
10.500
11.049
u_z80/n279_s10
11.053
11.570
u_z80/n279_s6
12.481
12.998
u_z80/n279_s4
13.653
14.024
d_1_s7
15.535
16.052
u_z80/ff_di_reg_1_s0
17.683
=====
SETUP
0.587
17.398
17.985
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/mcycles_d_0_s3
7.667
8.120
u_z80/u_cz80/n3430_s3
9.177
9.548
u_z80/u_cz80/u_mcode/mcycles_d_1_s8
10.500
11.049
u_z80/n279_s10
11.053
11.570
u_z80/n279_s6
12.481
12.998
u_z80/n279_s4
13.653
14.024
d_7_s8
15.292
15.847
u_z80/ff_dinst_7_s0
17.398
=====
HOLD
0.060
5.816
5.756
u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_7_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_6_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_5_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_4_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_3_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_2_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_1_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_video_out/i182/u_double_buffer/u_buf_odd/ff_we_s0
5.615
5.816
u_video_out/i182/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_video_out/i182/u_double_buffer/u_buf_even/ff_we_s0
5.615
5.816
u_video_out/i182/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_we_s0
5.615
5.816
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_we_s0
5.615
5.816
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_we_s0
5.615
5.816
u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_block_ram_ff_block_ram_0_0_s
5.816
=====
HOLD
0.074
5.937
5.864
u_video_out/i182/u_double_buffer/u_buf_odd/ff_d_1_s0
5.615
5.816
u_video_out/i182/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.937
=====
HOLD
0.076
5.940
5.864
u_video_out/i182/u_double_buffer/u_buf_odd/ff_d_0_s0
5.615
5.817
u_video_out/i182/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.940
=====
HOLD
0.198
6.062
5.864
u_video_out/i182/u_double_buffer/u_buf_even/ff_d_5_s0
5.615
5.817
u_video_out/i182/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
6.062
=====
HOLD
0.198
6.062
5.864
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_6_s0
5.615
5.817
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.062
=====
HOLD
0.198
6.062
5.864
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_5_s0
5.615
5.817
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.062
=====
HOLD
0.198
6.062
5.864
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_2_s0
5.615
5.817
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.062
=====
HOLD
0.198
6.062
5.864
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_5_s0
5.615
5.817
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.062
=====
HOLD
0.198
6.062
5.864
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_4_s0
5.615
5.817
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.062
=====
HOLD
0.205
5.937
5.733
u_video_out/i182/u_double_buffer/u_buf_odd/ff_address_3_s0
5.615
5.816
u_video_out/i182/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.937
=====
HOLD
0.213
6.077
5.864
u_video_out/i182/u_double_buffer/u_buf_odd/ff_d_17_s0
5.615
5.817
u_video_out/i182/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
6.077
=====
HOLD
0.213
6.077
5.864
u_video_out/i182/u_double_buffer/u_buf_odd/ff_d_16_s0
5.615
5.817
u_video_out/i182/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
6.077
=====
HOLD
0.213
6.077
5.864
u_video_out/i182/u_double_buffer/u_buf_odd/ff_d_15_s0
5.615
5.817
u_video_out/i182/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
6.077
