$date
	Thu Aug  3 15:42:08 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module example_1_tb $end
$var wire 1 ! f $end
$var reg 1 " x1 $end
$var reg 1 # x2 $end
$var reg 1 $ x3 $end
$scope module e1 $end
$var wire 1 ! f $end
$var wire 1 % g $end
$var wire 1 & h $end
$var wire 1 " x1 $end
$var wire 1 # x2 $end
$var wire 1 $ x3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
0%
0$
0#
0"
0!
$end
#10
1!
1&
1$
#20
0!
0&
0$
1#
#30
1$
#40
0$
0#
1"
#50
1!
1&
1$
#60
0&
1%
0$
1#
#70
1$
#80
