// Seed: 1130608318
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    input logic id_3
);
  assign id_4 = 1'h0;
  logic id_5;
endmodule
