/*
 * Samsung Exynos SoC series FIMC-IS2 driver
 *
 * Copyright (c) 2015 Samsung Electronics Co., Ltd
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#ifndef FIMC_IS_HW_CSIS_V5_0_H
#define FIMC_IS_HW_CSIS_V5_0_H

#if defined(CONFIG_CSIS_V4_0) || defined(CONFIG_CSIS_V4_1) || defined(CONFIG_CSIS_V5_0)
#include "fimc-is-hw-api-common.h"

#define CSIS_REG_DMA_1D_DMA			(1)
#define CSIS_REG_DMA_2D_DMA			(0)
#define CSIS_REG_DMA_PACK12			(1)
#define CSIS_REG_DMA_NORMAL			(0)
#define CSIS_REG_DMA_DUMP			(1)
#define CSIS_REG_DMA_STG_LEGACY_MODE		(0)
#define CSIS_REG_DMA_STG_PACKET_MODE		(1)
#define CSIS_REG_DMA_INPUT_OTF			(0)
#define CSIS_REG_DMA_INPUT_PRL			(1)

/*
 * 'b10 : Quad pixel mode (RAW8/10/12)
 * 'b01 : Dual pixel mode (RAW8/10/12, YUV422)
 * 'b00 : Single pixel mode
*/
#define CSIS_REG_PIXEL_MODE			(1)

#define CSIS_DMA_INPUT_PATH	CSIS_REG_DMA_INPUT_PRL

#ifdef DBG_CSIISR
#define CSIS_IRQ_MASK0 0x0FFFFF1F
#define CSIS_IRQ_MASK1 0x000000FF
#define CSIS_DMA_IRQ_MASK 0x00F11FF0
#define CSIS_ERR_MASK0 0x000FFF1F
#define CSIS_ERR_MASK1 0x000FFFFF
#define CSIS_DMA_ERR_MASK 0x00F11000
#else
/* Default Interrupt Masking */
#define CSIS_IRQ_MASK0 0x011FFF1F
#define CSIS_IRQ_MASK1 0x000000FF
#define CSIS_DMA_IRQ_MASK 0x00F11FF0
#define CSIS_ERR_MASK0 0x000FFF1F
#define CSIS_ERR_MASK1 0x000000F0
#define CSIS_DMA_ERR_MASK 0x00F11000
#endif /* DBG_CSIISR */

/* the total count of csis v5.0's regs */
#define CSIS_REG_CNT 141
enum fimc_is_hw_csi_reg_name {
	CSIS_R_CSIS_VERSION,
	CSIS_R_CSIS_CMN_CTRL,
	CSIS_R_CSIS_CLK_CTRL,
	CSIS_R_CSIS_INT_MSK0,
	CSIS_R_CSIS_INT_SRC0,
	CSIS_R_CSIS_INT_MSK1,
	CSIS_R_CSIS_INT_SRC1,
	CSIS_R_ISP_CONFIG_CH0,
	CSIS_R_ISP_RESOL_CH0,
	CSIS_R_ISP_SYNC_CH0,
	CSIS_R_ISP_CONFIG_CH1,
	CSIS_R_ISP_RESOL_CH1,
	CSIS_R_ISP_SYNC_CH1,
	CSIS_R_ISP_CONFIG_CH2,
	CSIS_R_ISP_RESOL_CH2,
	CSIS_R_ISP_SYNC_CH2,
	CSIS_R_ISP_CONFIG_CH3,
	CSIS_R_ISP_RESOL_CH3,
	CSIS_R_ISP_SYNC_CH3,
	CSIS_R_SDW_CONFIG_CH0,
	CSIS_R_SDW_RESOL_CH0,
	CSIS_R_SDW_SYNC_CH0,
	CSIS_R_SDW_CONFIG_CH1,
	CSIS_R_SDW_RESOL_CH1,
	CSIS_R_SDW_SYNC_CH1,
	CSIS_R_SDW_CONFIG_CH2,
	CSIS_R_SDW_RESOL_CH2,
	CSIS_R_SDW_SYNC_CH2,
	CSIS_R_SDW_CONFIG_CH3,
	CSIS_R_SDW_RESOL_CH3,
	CSIS_R_SDW_SYNC_CH3,
	CSIS_R_FRM_CNT_CH0,
	CSIS_R_FRM_CNT_CH1,
	CSIS_R_FRM_CNT_CH2,
	CSIS_R_FRM_CNT_CH3,
	CSIS_R_LINE_INTR_CH0,
	CSIS_R_LINE_INTR_CH1,
	CSIS_R_LINE_INTR_CH2,
	CSIS_R_LINE_INTR_CH3,
	CSIS_R_PHY_STATUS,
	CSIS_R_PHY_CMN_CTRL,
	CSIS_R_PHY_BCTRL_0,
	CSIS_R_PHY_BCTRL_1,
	CSIS_R_PHY_BCTRL_2,
	CSIS_R_PHY_BCTRL_3,
	CSIS_R_PHY_BCTRL_4,
	CSIS_R_PHY_BCTRL_5,
	CSIS_R_PHY_BCTRL_6,
	CSIS_R_PHY_BCTRL_7,
	CSIS_R_PHY_BCTRL_8,
	CSIS_R_PHY_BCTRL_9,
	CSIS_R_PHY_BCTRL_10,
	CSIS_R_PHY_BCTRL_11,
	CSIS_R_PHY_SCTRL_0,
	CSIS_R_PHY_SCTRL_1,
	CSIS_R_PHY_SCTRL_2,
	CSIS_R_PHY_SCTRL_3,
	CSIS_R_PHY_SCTRL_4,
	CSIS_R_PHY_SCTRL_5,
	CSIS_R_PHY_SCTRL_6,
	CSIS_R_PHY_SCTRL_7,
	CSIS_R_PHY_SCTRL_8,
	CSIS_R_PHY_SCTRL_9,
	CSIS_R_PHY_SCTRL_10,
	CSIS_R_PHY_SCTRL_11,
	CSIS_R_DMA0_CTRL,
	CSIS_R_DMA0_FMT,
	CSIS_R_DMA0_SKIP,
	CSIS_R_DMA0_ADDR1,
	CSIS_R_DMA0_ADDR2,
	CSIS_R_DMA0_ADDR3,
	CSIS_R_DMA0_ADDR4,
	CSIS_R_DMA0_ADDR5,
	CSIS_R_DMA0_ADDR6,
	CSIS_R_DMA0_ADDR7,
	CSIS_R_DMA0_ADDR8,
	CSIS_R_DMA0_ACT_CTRL,
	CSIS_R_DMA0_ACT_FMT,
	CSIS_R_DMA0_ACT_SKIP,
	CSIS_R_DMA0_RESOL,
	CSIS_R_DMA0_FCNTSEQ,
	CSIS_R_DMA0_FCNTSEQ_STAT,
	CSIS_R_DMA1_CTRL,
	CSIS_R_DMA1_FMT,
	CSIS_R_DMA1_SKIP,
	CSIS_R_DMA1_ADDR1,
	CSIS_R_DMA1_ADDR2,
	CSIS_R_DMA1_ADDR3,
	CSIS_R_DMA1_ADDR4,
	CSIS_R_DMA1_ADDR5,
	CSIS_R_DMA1_ADDR6,
	CSIS_R_DMA1_ADDR7,
	CSIS_R_DMA1_ADDR8,
	CSIS_R_DMA1_ACT_CTRL,
	CSIS_R_DMA1_ACT_FMT,
	CSIS_R_DMA1_ACT_SKIP,
	CSIS_R_DMA1_RESOL,
	CSIS_R_DMA1_FCNTSEQ,
	CSIS_R_DMA1_FCNTSEQ_STAT,
	CSIS_R_DMA2_CTRL,
	CSIS_R_DMA2_FMT,
	CSIS_R_DMA2_SKIP,
	CSIS_R_DMA2_ADDR1,
	CSIS_R_DMA2_ADDR2,
	CSIS_R_DMA2_ADDR3,
	CSIS_R_DMA2_ADDR4,
	CSIS_R_DMA2_ADDR5,
	CSIS_R_DMA2_ADDR6,
	CSIS_R_DMA2_ADDR7,
	CSIS_R_DMA2_ADDR8,
	CSIS_R_DMA2_ACT_CTRL,
	CSIS_R_DMA2_ACT_FMT,
	CSIS_R_DMA2_ACT_SKIP,
	CSIS_R_DMA2_RESOL,
	CSIS_R_DMA2_FCNTSEQ,
	CSIS_R_DMA2_FCNTSEQ_STAT,
	CSIS_R_DMA3_CTRL,
	CSIS_R_DMA3_FMT,
	CSIS_R_DMA3_SKIP,
	CSIS_R_DMA3_ADDR1,
	CSIS_R_DMA3_ADDR2,
	CSIS_R_DMA3_ADDR3,
	CSIS_R_DMA3_ADDR4,
	CSIS_R_DMA3_ADDR5,
	CSIS_R_DMA3_ADDR6,
	CSIS_R_DMA3_ADDR7,
	CSIS_R_DMA3_ADDR8,
	CSIS_R_DMA3_ACT_CTRL,
	CSIS_R_DMA3_ACT_FMT,
	CSIS_R_DMA3_ACT_SKIP,
	CSIS_R_DMA3_RESOL,
	CSIS_R_DMA3_FCNTSEQ,
	CSIS_R_DMA3_FCNTSEQ_STAT,
	CSIS_R_DMA_DATA_CTRL,
	CSIS_R_DMA_INT_MASK,
	CSIS_R_DMA_INT_SRC,
	CSIS_R_DMA_CRC_RESULT,
	CSIS_R_DMA_CRC_SEL,
	CSIS_R_DMA_CMN_CTRL,
	CSIS_R_DMA_ERR_CODE,
	CSIS_R_OTF_FORMAT
};

static struct fimc_is_reg csi_regs[CSIS_REG_CNT] = {
	{0x0000, "CSIS_VERSION"},
	{0x0004, "CSIS_CMN_CTRL"},
	{0x0008, "CSIS_CLK_CTRL"},
	{0x0010, "CSIS_INT_MSK0"},
	{0x0014, "CSIS_INT_SRC0"},
	{0x0018, "CSIS_INT_MSK1"},
	{0x001C, "CSIS_INT_SRC1"},
	{0x0040, "ISP_CONFIG_CH0"},
	{0x0044, "ISP_RESOL_CH0"},
	{0x0048, "ISP_SYNC_CH0"},
	{0x0050, "ISP_CONFIG_CH1"},
	{0x0054, "ISP_RESOL_CH1"},
	{0x0058, "ISP_SYNC_CH1"},
	{0x0060, "ISP_CONFIG_CH2"},
	{0x0064, "ISP_RESOL_CH2"},
	{0x0068, "ISP_SYNC_CH2"},
	{0x0070, "ISP_CONFIG_CH3"},
	{0x0074, "ISP_RESOL_CH3"},
	{0x0078, "ISP_SYNC_CH3"},
	{0x0080, "SDW_CONFIG_CH0"},
	{0x0084, "SDW_RESOL_CH0"},
	{0x0088, "SDW_SYNC_CH0"},
	{0x0090, "SDW_CONFIG_CH1"},
	{0x0094, "SDW_RESOL_CH1"},
	{0x0098, "SDW_SYNC_CH1"},
	{0x00A0, "SDW_CONFIG_CH2"},
	{0x00A4, "SDW_RESOL_CH2"},
	{0x00A8, "SDW_SYNC_CH2"},
	{0x00B0, "SDW_CONFIG_CH3"},
	{0x00b4, "SDW_RESOL_CH3"},
	{0x00B8, "SDW_SYNC_CH3"},
	{0x0100, "FRM_CNT_CH0"},
	{0x0104, "FRM_CNT_CH1"},
	{0x0108, "FRM_CNT_CH2"},
	{0x010C, "FRM_CNT_CH3"},
	{0x0110, "LINE_INTR_CH0"},
	{0x0114, "LINE_INTR_CH1"},
	{0x0118, "LINE_INTR_CH2"},
	{0x011C, "LINE_INTR_CH3"},
	{0x0700, "PHY_STATUS"},
	{0x0704, "PHY_CMN_CTRL"},
	{0x0708, "PHY_BCTRL_0"},
	{0x070C, "PHY_BCTRL_1"},
	{0x0710, "PHY_BCTRL_2"},
	{0x0714, "PHY_BCTRL_3"},
	{0x0728, "PHY_BCTRL_4"},
	{0x072C, "PHY_BCTRL_5"},
	{0x0730, "PHY_BCTRL_6"},
	{0x0734, "PHY_BCTRL_7"},
	{0x0738, "PHY_BCTRL_8"},
	{0x073C, "PHY_BCTRL_9"},
	{0x0740, "PHY_BCTRL_10"},
	{0x0744, "PHY_BCTRL_11"},
	{0x0718, "PHY_SCTRL_0"},
	{0x071C, "PHY_SCTRL_1"},
	{0x0720, "PHY_SCTRL_2"},
	{0x0724, "PHY_SCTRL_3"},
	{0x0748, "PHY_SCTRL_4"},
	{0x074C, "PHY_SCTRL_5"},
	{0x0750, "PHY_SCTRL_6"},
	{0x0754, "PHY_SCTRL_7"},
	{0x0758, "PHY_SCTRL_8"},
	{0x075C, "PHY_SCTRL_9"},
	{0x0760, "PHY_SCTRL_10"},
	{0x0764, "PHY_SCTRL_11"},
	{0x1000, "DMA0_CTRL"},
	{0x1004, "DMA0_FMT"},
	{0x1008, "DMA0_SKIP"},
	{0x1010, "DMA0_ADDR1"},
	{0x1014, "DMA0_ADDR2"},
	{0x1018, "DMA0_ADDR3"},
	{0x101C, "DMA0_ADDR4"},
	{0x1020, "DMA0_ADDR5"},
	{0x1024, "DMA0_ADDR6"},
	{0x1028, "DMA0_ADDR7"},
	{0x102C, "DMA0_ADDR8"},
	{0x1030, "DMA0_ACT_CTRL"},
	{0x1034, "DMA0_ACT_FMT"},
	{0x1038, "DMA0_ACT_SKIP"},
	{0x1040, "DMA0_RESOL"},
	{0x1050, "DMA0_FCNTSEQ"},
	{0x1054, "DMA0_FCNTSEQ_STAT"},
	{0x1100, "DMA1_CTRL"},
	{0x1104, "DMA1_FMT"},
	{0x1108, "DMA1_SKIP"},
	{0x1110, "DMA1_ADDR1"},
	{0x1114, "DMA1_ADDR2"},
	{0x1118, "DMA1_ADDR3"},
	{0x111C, "DMA1_ADDR4"},
	{0x1120, "DMA1_ADDR5"},
	{0x1124, "DMA1_ADDR6"},
	{0x1128, "DMA1_ADDR7"},
	{0x112C, "DMA1_ADDR8"},
	{0x1130, "DMA1_ACT_CTRL"},
	{0x1134, "DMA1_ACT_FMT"},
	{0x1138, "DMA1_ACT_SKIP"},
	{0x1140, "DMA1_RESOL"},
	{0x1150, "DMA1_FCNTSEQ"},
	{0x1154, "DMA1_FCNTSEQ_STAT"},
	{0x1200, "DMA2_CTRL"},
	{0x1204, "DMA2_FMT"},
	{0x1208, "DMA2_SKIP"},
	{0x1210, "DMA2_ADDR1"},
	{0x1214, "DMA2_ADDR2"},
	{0x1218, "DMA2_ADDR3"},
	{0x121C, "DMA2_ADDR4"},
	{0x1220, "DMA2_ADDR5"},
	{0x1224, "DMA2_ADDR6"},
	{0x1228, "DMA2_ADDR7"},
	{0x122C, "DMA2_ADDR8"},
	{0x1230, "DMA2_ACT_CTRL"},
	{0x1234, "DMA2_ACT_FMT"},
	{0x1238, "DMA2_ACT_SKIP"},
	{0x1240, "DMA2_RESOL"},
	{0x1250, "DMA2_FCNTSEQ"},
	{0x1254, "DMA2_FCNTSEQ_STAT"},
	{0x1300, "DMA3_CTRL"},
	{0x1304, "DMA3_FMT"},
	{0x1308, "DMA3_SKIP"},
	{0x1310, "DMA3_ADDR1"},
	{0x1314, "DMA3_ADDR2"},
	{0x1318, "DMA3_ADDR3"},
	{0x131C, "DMA3_ADDR4"},
	{0x1320, "DMA3_ADDR5"},
	{0x1324, "DMA3_ADDR6"},
	{0x1328, "DMA3_ADDR7"},
	{0x132C, "DMA3_ADDR8"},
	{0x1330, "DMA3_ACT_CTRL"},
	{0x1334, "DMA3_ACT_FMT"},
	{0x1338, "DMA3_ACT_SKIP"},
	{0x1340, "DMA3_RESOL"},
	{0x1350, "DMA3_FCNTSEQ"},
	{0x1354, "DMA3_FCNTSEQ_STAT"},
	{0x1400, "DMA_DATA_CTRL"},
	{0x1404, "DMA_INT_MASK"},
	{0x1408, "DMA_INT_SRC"},
	{0x140C, "DMA_CRC_RESULT"},
	{0x1410, "DMA_CRC_SEL"},
	{0x1414, "DMA_CMN_CTRL"},
	{0x1418, "DMA_ERR_CODE"},
	{0x141C, "OTF_FORMAT"},
};

/* the total count of the fields of csis v5.0's reg */
#define CSIS_REG_FIELD_CNT 239
enum fimc_is_hw_csi_reg_field {
	CSIS_F_PHY_SEL,
	CSIS_F_QCHANNEL_EN,
	CSIS_F_UPDATE_SHADOW,
	CSIS_F_DESKEW_LEVEL,
	CSIS_F_DESKEW_ENABLE,
	CSIS_F_INTERLEAVE_MODE,
	CSIS_F_LANE_NUMBER,
	CSIS_F_UPDATE_SHADOW_CTRL,
	CSIS_F_SW_RESET,
	CSIS_F_CSI_EN,
	CSIS_F_CLKGATE_TRAIL,
	CSIS_F_CLKGATE_EN,
	CSIS_F_MSK_FRAMESTART,
	CSIS_F_MSK_FRAMEEND,
	CSIS_F_MSK_ERR_SOT_HS,
	CSIS_F_MSK_ERR_LOST_FS,
	CSIS_F_MSK_ERR_LOST_FE,
	CSIS_F_MSK_ERR_OVER,
	CSIS_F_MSK_ERR_WRONG_CFG,
	CSIS_F_MSK_ERR_ECC,
	CSIS_F_MSK_ERR_CRC_DPHY,
	CSIS_F_MSK_ERR_ID,
	CSIS_F_FRAMESTART,
	CSIS_F_FRAMEEND,
	CSIS_F_ERR_SOT_HS,
	CSIS_F_ERR_LOST_FS,
	CSIS_F_ERR_LOST_FE,
	CSIS_F_ERR_OVER,
	CSIS_F_ERR_WRONG_CFG,
	CSIS_F_ERR_ECC,
	CSIS_F_ERR_CRC_DPHY,
	CSIS_F_ERR_ID,
	CSIS_F_MSK_RXINVALIDCODEHS,
	CSIS_F_MSK_ERRSOTSYNCHS,
	CSIS_F_MSK_MAL_CRC,
	CSIS_F_MSK_ERR_CRC_CPHY,
	CSIS_F_MSK_LINE_END,
	CSIS_F_RXINVALIDCODEHS,
	CSIS_F_ERRSOTSYNCHS,
	CSIS_F_MAL_CRC,
	CSIS_F_ERR_CRC_CPHY,
	CSIS_F_LINE_END,
	CSIS_F_PIXEL_MODE,
	CSIS_F_PARALLEL,
	CSIS_F_RGB_SWAP,
	CSIS_F_DECOMP_PREDICT,
	CSIS_F_DECOMP_EN,
	CSIS_F_DATAFORMAT,
	CSIS_F_VIRTUAL_CHANNEL,
	CSIS_F_VRESOL,
	CSIS_F_HRESOL,
	CSIS_F_HSYNC_LINTV,
	CSIS_F_PIXEL_MODE_SDW,
	CSIS_F_RGB_SWAP_SDW,
	CSIS_F_DECOMP_PREDICT_SDW,
	CSIS_F_DECOMP_EN_SDW,
	CSIS_F_DATAFORMAT_SDW,
	CSIS_F_VIRTUAL_CHANNEL_SDW,
	CSIS_F_VRESOL_SDW,
	CSIS_F_HRESOL_SDW,
	CSIS_F_HSYNC_LINTV_SDW,
	CSIS_F_FRM_CNT_CH0,
	CSIS_F_FRM_CNT_CH1,
	CSIS_F_FRM_CNT_CH2,
	CSIS_F_FRM_CNT_CH3,
	CSIS_F_LINE_INTR_CH_N,
	CSIS_F_ULPSDAT,
	CSIS_F_STOPSTATEDAT,
	CSIS_F_ULPSCLK,
	CSIS_F_STOPSTATECLK,
	CSIS_F_HSSETTLE,
	CSIS_F_S_CLKSETTLECTL,
	CSIS_F_S_BYTE_CLK_ENABLE,
	CSIS_F_S_DPDN_SWAP_CLK,
	CSIS_F_S_DPDN_SWAP_DAT,
	CSIS_F_ENABLE_DAT,
	CSIS_F_ENABLE_CLK,
	CSIS_F_B_PHYCTRL,
	CSIS_F_S_PHYCTRL,
	CSIS_F_DMA_N_UPDT_SKIPPTR,
	CSIS_F_DMA_N_UPDT_FRAMEPTR,
	CSIS_F_DMA_N_UPDT_PTR_EN,
	CSIS_F_DMA_N_DISABLE,
	CSIS_F_DMA_N_DIM,
	CSIS_F_DMA_N_STORAGE_MODE,
	CSIS_F_DMA_N_PACK12,
	CSIS_F_DMA_N_BYTESWAP,
	CSIS_F_DMA_N_DATAFORMAT,
	CSIS_F_DMA_N_SKIP_EN,
	CSIS_F_DMA_N_SKIP_TURNPTR,
	CSIS_F_DMA_N_SKIP_SEQ,
	CSIS_F_DMA_N_ADDR1,
	CSIS_F_DMA_N_ADDR2,
	CSIS_F_DMA_N_ADDR3,
	CSIS_F_DMA_N_ADDR4,
	CSIS_F_DMA_N_ADDR5,
	CSIS_F_DMA_N_ADDR6,
	CSIS_F_DMA_N_ADDR7,
	CSIS_F_DMA_N_ADDR8,
	CSIS_F_ACTIVE_DMA_N_ABORTED,
	CSIS_F_ACTIVE_DMA_N_FRAMECNT_SEQ,
	CSIS_F_ACTIVE_DMA_N_SKIPPTR,
	CSIS_F_ACTIVE_DMA_N_FRAMEPTR,
	CSIS_F_ACTIVE_DMA_N_ENABLE,
	CSIS_F_ACTIVE_DMA_N_DIM,
	CSIS_F_ACTIVE_DMA_N_STORAGE_MODE,
	CSIS_F_ACTIVE_DMA_N_PACK12,
	CSIS_F_ACTIVE_DMA_N_BYTESWAP,
	CSIS_F_ACTIVE_DMA_N_DATAFORMAT,
	CSIS_F_ACTIVE_DMA_N_SKIP_EN,
	CSIS_F_ACTIVE_DMA_N_SKIP_TURNPTR,
	CSIS_F_ACTIVE_DMA_N_SKIP_SEQ,
	CSIS_F_DMA_N_RESOL,
	CSIS_F_FRAMECNT_SEQ,
	CSIS_F_FRAMECNT_BEFORE,
	CSIS_F_FRAMECNT_PRESENT,
	CSIS_F_DMA_INPUT_PATH,
	CSIS_F_MSK_DMA_OTF_OVERLAP,
	CSIS_F_MSK_DMA_ABORT_DONE,
	CSIS_F_MSK_DMA_ERROR,
	CSIS_F_MSK_DMA_FRM_END,
	CSIS_F_MSK_DMA_FRM_START,
	CSIS_F_MSK_DMA_LINE_END,
	CSIS_F_DMA_OTF_OVERLAP,
	CSIS_F_DMA_ABORT_DONE,
	CSIS_F_DMA_ERROR,
	CSIS_F_DMA_FRM_END,
	CSIS_F_DMA_FRM_START,
	CSIS_F_DMA_LINE_END,
	CSIS_F_DMA_CRC_RESULT,
	CSIS_F_DMA_CRC_SEL,
	CSIS_F_DMA_ABORT_REQ,
	CSIS_F_DMAFIFO_FULL,
	CSIS_F_OTF_FORMAT,
};

static struct fimc_is_field csi_fields[CSIS_REG_FIELD_CNT] = {
	{"PHY_SEL", 21, 1, RW, 0},
	{"QCHANNEL_EN", 20, 1, RW, 0},
	{"UPDATE_SHADOW", 16, 4, RW, 0},
	{"DESKEW_LEVEL", 13, 3, RW, 2},
	{"DESKEW_ENABLE", 12, 1, RW, 0},
	{"INTERLEAVE_MODE", 10, 2, RW, 0},
	{"LANE_NUMBER", 8, 2, RW, 0},
	{"UPDATE_SHADOW_CTRL", 2, 1, RW, 0},
	{"SW_RESET", 1, 1, WO, 0},
	{"CSI_EN", 0, 1, RW, 0},
	{"CLKGATE_TRAIL", 16, 16, RW, 0},
	{"CLKGATE_EN", 4, 4, RW, 0xF},
	{"MSK_FRAMESTART", 24, 4, RW, 0},
	{"MSK_FRAMEEND", 20, 4, RW, 0},
	{"MSK_ERR_SOT_HS", 16, 4, RW, 0},
	{"MSK_ERR_LOST_FS", 12, 4, RW, 0},
	{"MSK_ERR_LOST_FE", 8, 4, RW, 0},
	{"MSK_ERR_OVER", 4, 1, RW, 0},
	{"MSK_ERR_WRONG_CFG", 3, 1, RW, 0},
	{"MSK_ERR_ECC", 2, 1, RW, 0},
	{"MSK_ERR_CRC_DPHY", 1, 1, RW, 0},
	{"MSK_ERR_ID", 0, 1, RW, 0},
	{"FRAMESTART", 24, 4, RW, 0},
	{"FRAMEEND", 20, 4, RW, 0},
	{"ERR_SOT_HS", 16, 4, RW, 0},
	{"ERR_LOST_FS", 12, 4, RW, 0},
	{"ERR_LOST_FE", 8, 4, RW, 0},
	{"ERR_OVER", 4, 1, RW, 0},
	{"ERR_WRONG_CFG", 3, 1, RW, 0},
	{"ERR_ECC", 2, 1, RW, 0},
	{"ERR_CRC_DPHY", 1, 1, RW, 0},
	{"ERR_ID", 0, 1, RW, 0},
	{"MSK_RXINVALIDCODEHS", 7, 1, RW, 0},
	{"MSK_ERRSOTSYNCHS", 6, 1, RW, 0},
	{"MSK_MAL_CRC", 5, 1, RW, 0},
	{"MSK_ERR_CRC_CPHY", 4, 1, RW, 0},
	{"MSK_LINE_END", 0, 4, RW, 0},
	{"RXINVALIDCODEHS", 7, 1, RW, 0},
	{"ERRSOTSYNCHS", 6, 1, RW, 0},
	{"MAL_CRC", 5, 1, RW, 0},
	{"ERR_CRC_CPHY", 4, 1, RW, 0},
	{"LINE_END", 0, 4, RW, 0},
	{"PIXEL_MODE", 12, 2, RW, 0},
	{"PARALLEL", 11, 1, RW, 1},
	{"RGB_SWAP", 10, 1, RW, 0},
	{"DECOMP_PREDICT", 9, 1, RW, 0},
	{"DECOMP_EN", 8, 1, RW, 0},
	{"DATAFORMAT", 2, 6, RW, 0x3F},
	{"VIRTUAL_CHANNEL", 0, 2, RW, 0},
	{"VRESOL", 16, 16, RW, 0x8000},
	{"HRESOL", 0, 16, RW, 0x8000},
	{"HSYNC_LINTV", 18, 6, RW, 0},
	{"PIXEL_MODE_SDW", 12, 2, RO, 0},
	{"RGB_SWAP_SDW", 10, 1, RO, 0},
	{"DECOMP_PREDICT_SDW", 9, 1, RO, 0},
	{"DECOMP_EN_SDW", 8, 1, RO, 0},
	{"DATAFORMAT_SDW", 2, 6, RO, 0x3F},
	{"VIRTUAL_CHANNEL_SDW", 0, 2, RO, 0},
	{"VRESOL_SDW", 16 , 16, RO, 0x8000},
	{"HRESOL_SDW", 0, 16, RO, 0x8000},
	{"HSYNC_LINTV_SDW", 18, 6, RO, 0},
	{"FRM_CNT_CH0", 0, 32, RW, 0},
	{"FRM_CNT_CH1", 0, 32, RW, 0},
	{"FRM_CNT_CH2", 0, 32, RW, 0},
	{"FRM_CNT_CH3", 0, 32, RW, 0},
	{"LINE_INTR_CH_N", 0, 32, RW, 0},
	{"ULPSDAT", 8, 4, RO, 0},
	{"STOPSTATEDAT", 4, 4, RO, 0xF},
	{"ULPSCLK", 1, 1, RO, 0},
	{"STOPSTATECLK", 0, 1, RO, 1},
	{"HSSETTLE", 24, 8, RW, 0},
	{"S_CLKSETTLECTL", 16, 8, RW, 0},
	{"S_BYTE_CLK_ENABLE", 7, 1, RW, 0},
	{"S_DPDN_SWAP_CLK", 6, 1, RW, 0},
	{"S_DPDN_SWAP_DAT", 5, 1, RW, 0},
	{"ENABLE_DAT", 1, 4, RW, 0},
	{"ENABLE_CLK", 0, 1, RW, 0},
	{"B_PHYCTRL", 0, 32, RW, 0},
	{"S_PHYCTRL", 0, 32, RW, 0},
	{"DMA_N_UPDT_SKIPPTR", 5, 3, WO, 0},
	{"DMA_N_UPDT_FRAMEPTR", 2, 3, WO, 0},
	{"DMA_N_UPDT_PTR_EN", 1, 1, WO, 0},
	{"DMA_N_DISABLE", 0, 1, RW, 0},
	{"DMA_N_DIM", 5, 1, RW, 0},
	{"DMA_N_STORAGE_MODE", 4, 1, RW, 0},
	{"DMA_N_PACK12", 3, 1, RW, 0},
	{"DMA_N_BYTESWAP", 2, 1, RW, 0},
	{"DMA_N_DATAFORMAT", 0, 2, RW, 0},
	{"DMA_N_SKIP_EN", 31, 1, RW, 0},
	{"DMA_N_SKIP_TURNPTR", 16, 3, RW, 0},
	{"DMA_N_SKIP_SEQ", 0, 8, RW, 0},
	{"DMA_N_ADDR1", 0, 32, RW, 0},
	{"DMA_N_ADDR2", 0, 32, RW, 0},
	{"DMA_N_ADDR3", 0, 32, RW, 0},
	{"DMA_N_ADDR4", 0, 32, RW, 0},
	{"DMA_N_ADDR5", 0, 32, RW, 0},
	{"DMA_N_ADDR6", 0, 32, RW, 0},
	{"DMA_N_ADDR7", 0, 32, RW, 0},
	{"DMA_N_ADDR8", 0, 32, RW, 0},
	{"ACTIVE_DMA_N_ABORTED", 16, 1, RO, 0},
	{"ACTIVE_DMA_N_FRAMECNT_SEQ", 8, 8, RO, 0xFF},
	{"ACTIVE_DMA_N_SKIPPTR", 5, 3, RO, 0},
	{"ACTIVE_DMA_N_FRAMEPTR", 2, 3, RO, 0x7},
	{"ACTIVE_DMA_N_ENABLE", 0, 1, RO, 0},
	{"ACTIVE_DMA_N_DIM", 5, 1, RO, 0},
	{"ACTIVE_DMA_N_STORAGE_MODE", 4, 1, RO, 0},
	{"ACTIVE_DMA_N_PACK12", 3, 1, RO, 0},
	{"ACTIVE_DMA_N_BYTESWAP", 2, 1, RO, 0},
	{"ACTIVE_DMA_N_DATAFORMAT", 0, 2, RO, 0},
	{"ACTIVE_DMA_N_SKIP_EN", 31, 1, RO, 0},
	{"ACTIVE_DMA_N_SKIP_TURNPTR", 16, 3, RO, 0},
	{"ACTIVE_DMA_N_SKIP_SEQ", 0, 8, RO, 0},
	{"DMA0_RESOL", 0, 14, RW, 0},
	{"FRAMECNT_SEQ", 0, 8, RW, 0xFF},
	{"FRAMECNT_BEFORE", 7, 4, RO, 0},
	{"FRAMECNT_PRESENT", 0, 4, RO, 0},
	{"DMA_INPUT_PATH", 0, 1, RW, 0},
	{"MSK_DMA_OTF_OVERLAP", 20, 4, RW, 0},
	{"MSK_DMA_ABORT_DONE", 16, 1, RW, 0},
	{"MSK_DMA_ERROR", 12, 1, RW, 0},
	{"MSK_DMA_FRM_END", 8, 4, RW, 0},
	{"MSK_DMA_FRM_START", 4, 4, RW, 0},
	{"MSK_DMA_LINE_END", 0, 4, RW, 0},
	{"DMA_OTF_OVERLAP", 20, 4, RW, 0},
	{"DMA_ABORT_DONE", 16, 1, RW, 0},
	{"DMA_ERROR", 12, 1, RW, 0},
	{"DMA_FRM_END", 8, 4, RW, 0},
	{"DMA_FRM_START", 4, 4, RW, 0},
	{"DMA_LINE_END", 0, 4, RW, 0},
	{"DMA_CRC_RESULT", 0, 32, RW, 0},
	{"DMA_CRC_SEL", 0, 2, RW, 0},
	{"DMA_ABORT_REQ", 0, 1, RW, 0},
	{"DMAFIFO_FULL", 0, 1, RW, 0},
	{"OTF_FORMAT", 0, 2, RW, 0},
};

/* CSISx4 Common DMA */
enum fimc_is_hw_csi_dma_reg_name {
	CSIS_DMA_R_COMMON_DMA_ARB_PRI,
	CSIS_DMA_R_COMMON_DMA_AXI_ARB_PRI,
	CSIS_DMA_R_COMMON_DMA_CTRL,
	CSIS_DMA_R_COMMON_DMA_SRAM_SPLIT,
	CSIS_DMA_R_COMMON_DMA_MATRIX,
	CSIS_DMA_R_COMMON_DMA_CLK_CTRL,
	CSIS_DMA_REG_CNT,
};

static struct fimc_is_reg csi_dma_regs[CSIS_DMA_REG_CNT] = {
	{0x0000, "COMMON_DMA_ARB_PRI"},
	{0x0004, "COMMON_DMA_AXI_ARB_PRI"},
	{0x0008, "COMMON_DMA_CTRL"},
	{0x000C, "COMMON_DMA_SRAM_SPLIT"},
	{0x0010, "COMMON_DMA_MATRIX"},
	{0x0014, "COMMON_DMA_CLK_CTRL"},
};

enum fimc_is_hw_csi_dma_reg_field {
	CSIS_DMA_F_DMA_ARB_PRI_1,
	CSIS_DMA_F_DMA_ARB_PRI_0,
	CSIS_DMA_F_WDMA_AXI_FIXED_PRIOR,
	CSIS_DMA_F_DMA_AXI_FIXED_PRIOR_TYPE,
	CSIS_DMA_F_Q_CHANNEL_EN,
	CSIS_DMA_F_IP_PROCESSING,
	CSIS_DMA_F_SW_RESET,
	CSIS_DMA_F_DMA_SRAM1_SPLIT,
	CSIS_DMA_F_DMA_SRAM0_SPLIT,
	CSIS_DMA_F_DMA_MATRIX,
	CSIS_DMA_F_CLKGATE_OFF,
	CSIS_DMA_FIELD_CNT,
};

static struct fimc_is_field csi_dma_fields[CSIS_DMA_FIELD_CNT] = {
	{"DMA_ARB_PRI_1", 2, 2, RW, 0},
	{"DMA_ARB_PRI_0", 0, 2, RW, 0},
	{"WDMA_AXI_FIXED_PRIOR", 1, 1, RW, 0},
	{"DMA_AXI_FIXED_PRIOR_TYPE", 0, 1, RW, 0},
	{"Q_CHANNEL_EN", 2, 1, RW, 1},
	{"IP_PROCESSING", 1, 1, RW, 0},
	{"SW_RESET", 0, 1, RW, 0},
	{"DMA_SRAM1_SPLIT", 16, 10, RW, 0},
	{"DMA_SRAM0_SPLIT", 0, 10, RW, 0},
	{"DMA_MATRIX", 0, 5, RW, 0},
	{"CLKGATE_OFF", 0, 1, RW, 0},
};

#endif
#endif
