/* Generated by Yosys 0.37 (git sha1 a5c7f69ed, i686-w64-mingw32.static-g++ 11.4.0 -Og) */

(* hdlname = "\\mux" *)
(* top =  1  *)
(* src = "../src/main.v:2.1-15.10" *)
module mux(sel, y, y_en);
  (* src = "../src/main.v:10.6-10.7" *)
  wire a;
  (* src = "../src/main.v:11.6-11.7" *)
  wire b;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/main.v:3.37-3.40" *)
  input sel;
  wire sel;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/main.v:4.37-4.38" *)
  output y;
  wire y;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/main.v:5.37-5.41" *)
  output y_en;
  wire y_en;
  assign a = 1'h1;
  assign b = 1'h0;
  assign y = sel;
  assign y_en = 1'h1;
endmodule
