; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1
@.str.2 = private unnamed_addr constant [17 x i8] c"__CUDA_PREC_SQRT\00", align 1

define void @triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_convolution_19(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, ptr addrspace(1) %6, ptr addrspace(1) %7, ptr addrspace(1) %8, ptr addrspace(1) %9, i32 %10) local_unnamed_addr !dbg !7 {
  %12 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #3, !dbg !10
  %13 = shl i32 %12, 8, !dbg !11
  %14 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %15 = shl i32 %14, 1, !dbg !12
  %16 = and i32 %15, 254, !dbg !12
  %17 = or disjoint i32 %13, %16, !dbg !13
  %18 = srem i32 %17, 64, !dbg !14
  %19 = sext i32 %17 to i64, !dbg !15
  %20 = getelementptr float, ptr addrspace(1) %0, i64 %19, !dbg !15
  %21 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %20, i1 true) #3, !dbg !16
  %22 = sext i32 %18 to i64, !dbg !17
  %23 = getelementptr float, ptr addrspace(1) %1, i64 %22, !dbg !17
  %24 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %23, i1 true) #3, !dbg !18
  %25 = getelementptr float, ptr addrspace(1) %2, i64 %22, !dbg !19
  %26 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %25, i1 true) #3, !dbg !20
  %27 = getelementptr float, ptr addrspace(1) %3, i64 %22, !dbg !21
  %28 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %27, i1 true) #3, !dbg !22
  %29 = extractvalue { i32, i32 } %28, 0, !dbg !22
  %30 = extractvalue { i32, i32 } %28, 1, !dbg !22
  %31 = bitcast i32 %29 to float, !dbg !22
  %32 = bitcast i32 %30 to float, !dbg !22
  %33 = getelementptr float, ptr addrspace(1) %4, i64 %22, !dbg !23
  %34 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %33, i1 true) #3, !dbg !24
  %35 = getelementptr float, ptr addrspace(1) %5, i64 %22, !dbg !25
  %36 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %35, i1 true) #3, !dbg !26
  %37 = getelementptr float, ptr addrspace(1) %6, i64 %19, !dbg !27
  %38 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %37, i1 true) #3, !dbg !28
  %39 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %7, i1 true) #3, !dbg !29
  %40 = fadd float %31, 0x3EE4F8B580000000, !dbg !30
  %41 = fadd float %32, 0x3EE4F8B580000000, !dbg !30
  %42 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !31
  %.not.i = icmp eq i32 %42, 0, !dbg !31
  %43 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !31
  %.not1.i = icmp eq i32 %43, 0, !dbg !31
  br i1 %.not.i, label %49, label %44, !dbg !31

44:                                               ; preds = %11
  br i1 %.not1.i, label %47, label %45, !dbg !31

45:                                               ; preds = %44
  %46 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %40) #3, !dbg !31
  br label %__nv_sqrtf.exit, !dbg !31

47:                                               ; preds = %44
  %48 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %40) #3, !dbg !31
  br label %__nv_sqrtf.exit, !dbg !31

49:                                               ; preds = %11
  br i1 %.not1.i, label %52, label %50, !dbg !31

50:                                               ; preds = %49
  %51 = tail call float @llvm.nvvm.sqrt.rn.f(float %40) #3, !dbg !31
  br label %__nv_sqrtf.exit, !dbg !31

52:                                               ; preds = %49
  %53 = tail call float @llvm.nvvm.sqrt.approx.f(float %40) #3, !dbg !31
  br label %__nv_sqrtf.exit, !dbg !31

__nv_sqrtf.exit:                                  ; preds = %45, %47, %50, %52
  %.0.i = phi float [ %46, %45 ], [ %48, %47 ], [ %51, %50 ], [ %53, %52 ], !dbg !31
  %54 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !31
  %.not.i1 = icmp eq i32 %54, 0, !dbg !31
  %55 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !31
  %.not1.i4 = icmp eq i32 %55, 0, !dbg !31
  br i1 %.not.i1, label %61, label %56, !dbg !31

56:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i4, label %59, label %57, !dbg !31

57:                                               ; preds = %56
  %58 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %41) #3, !dbg !31
  br label %__nv_sqrtf.exit5, !dbg !31

59:                                               ; preds = %56
  %60 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %41) #3, !dbg !31
  br label %__nv_sqrtf.exit5, !dbg !31

61:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i4, label %64, label %62, !dbg !31

62:                                               ; preds = %61
  %63 = tail call float @llvm.nvvm.sqrt.rn.f(float %41) #3, !dbg !31
  br label %__nv_sqrtf.exit5, !dbg !31

64:                                               ; preds = %61
  %65 = tail call float @llvm.nvvm.sqrt.approx.f(float %41) #3, !dbg !31
  br label %__nv_sqrtf.exit5, !dbg !31

__nv_sqrtf.exit5:                                 ; preds = %57, %59, %62, %64
  %.0.i3 = phi float [ %58, %57 ], [ %60, %59 ], [ %63, %62 ], [ %65, %64 ], !dbg !31
  %66 = extractvalue { i32, i32 } %21, 1, !dbg !16
  %67 = bitcast i32 %66 to float, !dbg !16
  %68 = extractvalue { i32, i32 } %24, 1, !dbg !18
  %69 = bitcast i32 %68 to float, !dbg !18
  %70 = fadd float %67, %69, !dbg !32
  %71 = extractvalue { i32, i32 } %26, 1, !dbg !20
  %72 = bitcast i32 %71 to float, !dbg !20
  %73 = fsub float %70, %72, !dbg !33
  %74 = extractvalue { i32, i32 } %21, 0, !dbg !16
  %75 = bitcast i32 %74 to float, !dbg !16
  %76 = extractvalue { i32, i32 } %24, 0, !dbg !18
  %77 = bitcast i32 %76 to float, !dbg !18
  %78 = fadd float %75, %77, !dbg !32
  %79 = extractvalue { i32, i32 } %26, 0, !dbg !20
  %80 = bitcast i32 %79 to float, !dbg !20
  %81 = fsub float %78, %80, !dbg !33
  %82 = bitcast i32 %39 to float, !dbg !29
  %83 = extractvalue { i32, i32 } %38, 1, !dbg !28
  %84 = bitcast i32 %83 to float, !dbg !28
  %85 = extractvalue { i32, i32 } %38, 0, !dbg !28
  %86 = bitcast i32 %85 to float, !dbg !28
  %87 = extractvalue { i32, i32 } %36, 1, !dbg !26
  %88 = bitcast i32 %87 to float, !dbg !26
  %89 = extractvalue { i32, i32 } %36, 0, !dbg !26
  %90 = bitcast i32 %89 to float, !dbg !26
  %91 = extractvalue { i32, i32 } %34, 1, !dbg !24
  %92 = bitcast i32 %91 to float, !dbg !24
  %93 = extractvalue { i32, i32 } %34, 0, !dbg !24
  %94 = bitcast i32 %93 to float, !dbg !24
  %95 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i) #3, !dbg !34
  %96 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i3) #3, !dbg !34
  %97 = fmul float %81, %95, !dbg !35
  %98 = fmul float %73, %96, !dbg !35
  %99 = fmul float %97, %94, !dbg !36
  %100 = fmul float %98, %92, !dbg !36
  %101 = fadd float %99, %90, !dbg !37
  %102 = fadd float %100, %88, !dbg !37
  %103 = fadd float %101, %86, !dbg !38
  %104 = fadd float %102, %84, !dbg !38
  %105 = fcmp ogt float %103, 0.000000e+00, !dbg !39
  %106 = fcmp ogt float %104, 0.000000e+00, !dbg !39
  %107 = fmul float %103, %82, !dbg !40
  %108 = fmul float %104, %82, !dbg !40
  %109 = select i1 %105, float %103, float %107, !dbg !41
  %110 = select i1 %106, float %104, float %108, !dbg !41
  %111 = bitcast float %78 to i32, !dbg !42
  %112 = bitcast float %70 to i32, !dbg !42
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %111, i32 %112, ptr addrspace(1) %20, i1 true) #3, !dbg !42
  %113 = getelementptr float, ptr addrspace(1) %8, i64 %19, !dbg !43
  %114 = bitcast float %103 to i32, !dbg !44
  %115 = bitcast float %104 to i32, !dbg !44
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %114, i32 %115, ptr addrspace(1) %113, i1 true) #3, !dbg !44
  %116 = getelementptr float, ptr addrspace(1) %9, i64 %19, !dbg !45
  %117 = bitcast float %109 to i32, !dbg !46
  %118 = bitcast float %110 to i32, !dbg !46
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %117, i32 %118, ptr addrspace(1) %116, i1 true) #3, !dbg !46
  ret void, !dbg !47
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #1

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.f(float) #2

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #2 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cnbzo7akwiy6wnzwta3vjxvxgdmgumaiz3jbgg3ooop22oosff4z.py", directory: "inductor_cache/nb")
!4 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_convolution_19, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_convolution_19, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_convolution_19", linkageName: "triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_convolution_19", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 25, column: 19, scope: !7)
!15 = !DILocation(line: 26, column: 34, scope: !7)
!16 = !DILocation(line: 26, column: 39, scope: !7)
!17 = !DILocation(line: 27, column: 30, scope: !7)
!18 = !DILocation(line: 27, column: 35, scope: !7)
!19 = !DILocation(line: 28, column: 30, scope: !7)
!20 = !DILocation(line: 28, column: 35, scope: !7)
!21 = !DILocation(line: 29, column: 30, scope: !7)
!22 = !DILocation(line: 29, column: 35, scope: !7)
!23 = !DILocation(line: 30, column: 31, scope: !7)
!24 = !DILocation(line: 30, column: 36, scope: !7)
!25 = !DILocation(line: 31, column: 31, scope: !7)
!26 = !DILocation(line: 31, column: 36, scope: !7)
!27 = !DILocation(line: 32, column: 31, scope: !7)
!28 = !DILocation(line: 32, column: 36, scope: !7)
!29 = !DILocation(line: 33, column: 20, scope: !7)
!30 = !DILocation(line: 38, column: 18, scope: !7)
!31 = !DILocation(line: 39, column: 26, scope: !7)
!32 = !DILocation(line: 35, column: 18, scope: !7)
!33 = !DILocation(line: 36, column: 18, scope: !7)
!34 = !DILocation(line: 41, column: 19, scope: !7)
!35 = !DILocation(line: 44, column: 19, scope: !7)
!36 = !DILocation(line: 45, column: 20, scope: !7)
!37 = !DILocation(line: 46, column: 20, scope: !7)
!38 = !DILocation(line: 47, column: 20, scope: !7)
!39 = !DILocation(line: 49, column: 20, scope: !7)
!40 = !DILocation(line: 50, column: 20, scope: !7)
!41 = !DILocation(line: 51, column: 35, scope: !7)
!42 = !DILocation(line: 52, column: 39, scope: !7)
!43 = !DILocation(line: 53, column: 25, scope: !7)
!44 = !DILocation(line: 53, column: 37, scope: !7)
!45 = !DILocation(line: 54, column: 25, scope: !7)
!46 = !DILocation(line: 54, column: 37, scope: !7)
!47 = !DILocation(line: 54, column: 4, scope: !7)
