CAPI=2:
name: ::fpga_bridge_rcv_32:0.1
description: fpga_bridge_rcv_32 core

filesets:
    rtl:
        files:
            - fpga_bridge_rcv_32.v
        file_type: verilogSource

targets:
    default:
        filesets: [rtl]
    pickle:
        default_tool: icarus
        filesets: [rtl]
        toplevel: [fpga_bridge_rcv_32]
        tools:
            icarus:
                iverilog_options: [-g 2001 -E]
