/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [8:0] _03_;
  wire [2:0] _04_;
  wire [19:0] _05_;
  wire [6:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [20:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [12:0] celloutsig_0_18z;
  wire [31:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire [20:0] celloutsig_0_41z;
  wire [8:0] celloutsig_0_42z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [2:0] celloutsig_1_15z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [9:0] celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_13z = ~(celloutsig_1_12z & celloutsig_1_6z);
  assign celloutsig_0_8z = ~(celloutsig_0_7z & celloutsig_0_6z);
  assign celloutsig_0_1z = ~(_00_ & in_data[38]);
  assign celloutsig_0_14z = !(celloutsig_0_12z[1] ? celloutsig_0_12z[4] : celloutsig_0_8z);
  assign celloutsig_0_2z = ~((celloutsig_0_1z | in_data[13]) & in_data[92]);
  assign celloutsig_1_0z = ~((in_data[170] | in_data[181]) & (in_data[111] | in_data[121]));
  assign celloutsig_1_1z = ~((in_data[185] | in_data[143]) & (in_data[174] | in_data[124]));
  assign celloutsig_0_16z = ~((_00_ | celloutsig_0_12z[2]) & (celloutsig_0_12z[3] | celloutsig_0_1z));
  assign celloutsig_0_36z = _02_ | celloutsig_0_12z[1];
  assign celloutsig_1_2z = in_data[132] | in_data[139];
  assign celloutsig_0_5z = in_data[92] | celloutsig_0_1z;
  assign celloutsig_1_5z = celloutsig_1_4z[3] ^ celloutsig_1_1z;
  assign celloutsig_0_42z = in_data[42:34] + { celloutsig_0_10z[3:0], _00_, _03_[3:0] };
  reg [4:0] _19_;
  always_ff @(posedge clkin_data[32], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _19_ <= 5'h00;
    else _19_ <= in_data[41:37];
  assign { _00_, _03_[3:0] } = _19_;
  reg [19:0] _20_;
  always_ff @(negedge clkin_data[32], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _20_ <= 20'h00000;
    else _20_ <= { in_data[76:65], celloutsig_0_1z, celloutsig_0_3z, _00_, _03_[3:0], celloutsig_0_2z };
  assign { _05_[19:12], _01_, _05_[10:0] } = _20_;
  reg [3:0] _21_;
  always_ff @(negedge clkin_data[64], negedge clkin_data[96])
    if (!clkin_data[96]) _21_ <= 4'h0;
    else _21_ <= { celloutsig_1_15z[2:1], celloutsig_1_1z, celloutsig_1_13z };
  assign out_data[131:128] = _21_;
  reg [2:0] _22_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _22_ <= 3'h0;
    else _22_ <= { celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_16z };
  assign { _04_[2], _02_, _04_[0] } = _22_;
  assign celloutsig_0_41z = celloutsig_0_19z[23:3] & { celloutsig_0_36z, _05_[19:12], _01_, _05_[10:0] };
  assign celloutsig_1_11z = { celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_1z } == { in_data[145:144], celloutsig_1_2z, celloutsig_1_6z };
  assign celloutsig_1_19z = { celloutsig_1_3z[9], celloutsig_1_15z } == celloutsig_1_4z[5:2];
  assign celloutsig_0_13z = { celloutsig_0_8z, _00_, _03_[3:0], celloutsig_0_3z, celloutsig_0_8z } >= { _05_[7:5], celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_7z };
  assign celloutsig_1_12z = { in_data[183:174], celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_6z } > { celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_11z = { _05_[18:12], _01_, _05_[10:6] } > { _05_[14:12], _01_, _05_[10:4], celloutsig_0_8z, celloutsig_0_1z };
  assign celloutsig_1_6z = { celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_2z } < { celloutsig_1_3z[9:7], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_1_4z = celloutsig_1_3z[7:2] % { 1'h1, in_data[178:174] };
  assign celloutsig_0_19z = { celloutsig_0_15z[6], celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_18z, celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_18z, celloutsig_0_2z } % { 1'h1, _05_[16:12], _01_, _05_[10:1], celloutsig_0_2z, celloutsig_0_18z, celloutsig_0_6z };
  assign celloutsig_1_15z = celloutsig_1_3z[9:7] * { celloutsig_1_3z[3:2], celloutsig_1_1z };
  assign celloutsig_0_12z = { celloutsig_0_10z[4:1], celloutsig_0_3z } * { _05_[19:17], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_15z = { _05_[19:12], _01_, _05_[10:0], celloutsig_0_1z } * { in_data[25:6], celloutsig_0_13z };
  assign celloutsig_0_10z = celloutsig_0_5z ? { _05_[19], _00_, _03_[3:0], celloutsig_0_8z } : { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_9z };
  assign celloutsig_0_18z = celloutsig_0_5z ? { in_data[83:72], celloutsig_0_9z } : { _00_, celloutsig_0_1z, _00_, _03_[3:0], celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_16z, celloutsig_0_2z };
  assign celloutsig_0_3z = in_data[65:60] != { _03_[0], _00_, _03_[3:0] };
  assign celloutsig_0_7z = in_data[12:8] != { in_data[57:54], celloutsig_0_1z };
  assign celloutsig_0_9z = in_data[54:42] != in_data[39:27];
  assign celloutsig_0_6z = ^ { in_data[41], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_3z = in_data[124:115] <<< { in_data[114:111], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_10z = ~((celloutsig_1_3z[9] & celloutsig_1_5z) | (celloutsig_1_3z[1] & celloutsig_1_5z));
  assign _03_[8:4] = { celloutsig_0_10z[3:0], _00_ };
  assign _04_[1] = _02_;
  assign _05_[11] = _01_;
  assign { out_data[96], out_data[52:32], out_data[8:0] } = { celloutsig_1_19z, celloutsig_0_41z, celloutsig_0_42z };
endmodule
