#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Wed Apr 24 08:04:55 2024
# Process ID: 15528
# Current directory: C:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/cordic_rotator/cordic_rotator.runs/synth_1
# Command line: vivado.exe -log vio_cordic.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source vio_cordic.tcl
# Log file: C:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/cordic_rotator/cordic_rotator.runs/synth_1/vio_cordic.vds
# Journal file: C:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/cordic_rotator/cordic_rotator.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source vio_cordic.tcl -notrace
Command: synth_design -top vio_cordic -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8912 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 378.211 ; gain = 98.801
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'vio_cordic' [C:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/cordic_rotator/MyVerilog/vio_cordic.v:1]
INFO: [Synth 8-6157] synthesizing module 'cordic_rotator' [C:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/cordic_rotator/MyVerilog/cordic_rotator.v:3]
	Parameter c_parameter bound to: 16 - type: integer 
	Parameter STG bound to: 16 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element XYZ[14].Z_reg[15] was removed.  [C:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/cordic_rotator/MyVerilog/cordic_rotator.v:100]
INFO: [Synth 8-6155] done synthesizing module 'cordic_rotator' (1#1) [C:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/cordic_rotator/MyVerilog/cordic_rotator.v:3]
INFO: [Synth 8-6157] synthesizing module 'vio_cordic_rotator' [C:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/cordic_rotator/cordic_rotator.runs/synth_1/.Xil/Vivado-15528-LAPTOP-G5K3UH8C/realtime/vio_cordic_rotator_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vio_cordic_rotator' (2#1) [C:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/cordic_rotator/cordic_rotator.runs/synth_1/.Xil/Vivado-15528-LAPTOP-G5K3UH8C/realtime/vio_cordic_rotator_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vio_cordic_rotator'. This will prevent further optimization [C:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/cordic_rotator/MyVerilog/vio_cordic.v:21]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'cordic_rotator'. This will prevent further optimization [C:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/cordic_rotator/MyVerilog/vio_cordic.v:11]
INFO: [Synth 8-6155] done synthesizing module 'vio_cordic' (3#1) [C:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/cordic_rotator/MyVerilog/vio_cordic.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 432.535 ; gain = 153.125
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 432.535 ; gain = 153.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 432.535 ; gain = 153.125
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/cordic_rotator/cordic_rotator.srcs/sources_1/ip/vio_cordic_rotator/vio_cordic_rotator/vio_cordic_rotator_in_context.xdc] for cell 'vio_cordic_rotator'
Finished Parsing XDC File [c:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/cordic_rotator/cordic_rotator.srcs/sources_1/ip/vio_cordic_rotator/vio_cordic_rotator/vio_cordic_rotator_in_context.xdc] for cell 'vio_cordic_rotator'
Parsing XDC File [C:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/cordic_rotator/MyVerilog/ArtyZ7_10.xdc]
WARNING: [Vivado 12-584] No ports matched 'Xin'. [C:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/cordic_rotator/MyVerilog/ArtyZ7_10.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'Yin'. [C:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/cordic_rotator/MyVerilog/ArtyZ7_10.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'angle'. [C:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/cordic_rotator/MyVerilog/ArtyZ7_10.xdc:11]
WARNING: [Vivado 12-584] No ports matched 'Xout'. [C:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/cordic_rotator/MyVerilog/ArtyZ7_10.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'Yout'. [C:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/cordic_rotator/MyVerilog/ArtyZ7_10.xdc:29]
Finished Parsing XDC File [C:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/cordic_rotator/MyVerilog/ArtyZ7_10.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/cordic_rotator/MyVerilog/ArtyZ7_10.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/vio_cordic_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/cordic_rotator/MyVerilog/ArtyZ7_10.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vio_cordic_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vio_cordic_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 767.977 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 767.977 ; gain = 488.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 767.977 ; gain = 488.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for vio_cordic_rotator. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 767.977 ; gain = 488.566
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/cordic_rotator/MyVerilog/cordic_rotator.v:64]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/cordic_rotator/MyVerilog/cordic_rotator.v:107]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/cordic_rotator/MyVerilog/cordic_rotator.v:106]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/cordic_rotator/MyVerilog/cordic_rotator.v:105]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/cordic_rotator/MyVerilog/cordic_rotator.v:107]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/cordic_rotator/MyVerilog/cordic_rotator.v:105]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/cordic_rotator/MyVerilog/cordic_rotator.v:106]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/cordic_rotator/MyVerilog/cordic_rotator.v:107]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/cordic_rotator/MyVerilog/cordic_rotator.v:106]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/cordic_rotator/MyVerilog/cordic_rotator.v:105]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/cordic_rotator/MyVerilog/cordic_rotator.v:107]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/cordic_rotator/MyVerilog/cordic_rotator.v:105]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/cordic_rotator/MyVerilog/cordic_rotator.v:106]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/cordic_rotator/MyVerilog/cordic_rotator.v:107]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/cordic_rotator/MyVerilog/cordic_rotator.v:106]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/cordic_rotator/MyVerilog/cordic_rotator.v:105]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/cordic_rotator/MyVerilog/cordic_rotator.v:107]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/cordic_rotator/MyVerilog/cordic_rotator.v:105]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/cordic_rotator/MyVerilog/cordic_rotator.v:106]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/cordic_rotator/MyVerilog/cordic_rotator.v:107]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/cordic_rotator/MyVerilog/cordic_rotator.v:106]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/cordic_rotator/MyVerilog/cordic_rotator.v:105]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/cordic_rotator/MyVerilog/cordic_rotator.v:107]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/cordic_rotator/MyVerilog/cordic_rotator.v:105]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/cordic_rotator/MyVerilog/cordic_rotator.v:106]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/cordic_rotator/MyVerilog/cordic_rotator.v:107]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/cordic_rotator/MyVerilog/cordic_rotator.v:106]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/cordic_rotator/MyVerilog/cordic_rotator.v:105]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/cordic_rotator/MyVerilog/cordic_rotator.v:107]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/cordic_rotator/MyVerilog/cordic_rotator.v:105]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/cordic_rotator/MyVerilog/cordic_rotator.v:106]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/cordic_rotator/MyVerilog/cordic_rotator.v:107]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/cordic_rotator/MyVerilog/cordic_rotator.v:106]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/cordic_rotator/MyVerilog/cordic_rotator.v:105]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/cordic_rotator/MyVerilog/cordic_rotator.v:107]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/cordic_rotator/MyVerilog/cordic_rotator.v:105]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/cordic_rotator/MyVerilog/cordic_rotator.v:106]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/cordic_rotator/MyVerilog/cordic_rotator.v:107]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/cordic_rotator/MyVerilog/cordic_rotator.v:106]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/cordic_rotator/MyVerilog/cordic_rotator.v:105]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/cordic_rotator/MyVerilog/cordic_rotator.v:107]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/cordic_rotator/MyVerilog/cordic_rotator.v:105]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/cordic_rotator/MyVerilog/cordic_rotator.v:106]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 767.977 ; gain = 488.566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 15    
	   3 Input     16 Bit       Adders := 30    
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 15    
	               16 Bit    Registers := 32    
+---Muxes : 
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 30    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module cordic_rotator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 15    
	   3 Input     16 Bit       Adders := 30    
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 15    
	               16 Bit    Registers := 32    
+---Muxes : 
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 30    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3332] Sequential element (XYZ[13].Z_reg[14][30]) is unused and will be removed from module cordic_rotator.
WARNING: [Synth 8-3332] Sequential element (XYZ[13].Z_reg[14][29]) is unused and will be removed from module cordic_rotator.
WARNING: [Synth 8-3332] Sequential element (XYZ[13].Z_reg[14][28]) is unused and will be removed from module cordic_rotator.
WARNING: [Synth 8-3332] Sequential element (XYZ[13].Z_reg[14][27]) is unused and will be removed from module cordic_rotator.
WARNING: [Synth 8-3332] Sequential element (XYZ[13].Z_reg[14][26]) is unused and will be removed from module cordic_rotator.
WARNING: [Synth 8-3332] Sequential element (XYZ[13].Z_reg[14][25]) is unused and will be removed from module cordic_rotator.
WARNING: [Synth 8-3332] Sequential element (XYZ[13].Z_reg[14][24]) is unused and will be removed from module cordic_rotator.
WARNING: [Synth 8-3332] Sequential element (XYZ[13].Z_reg[14][23]) is unused and will be removed from module cordic_rotator.
WARNING: [Synth 8-3332] Sequential element (XYZ[13].Z_reg[14][22]) is unused and will be removed from module cordic_rotator.
WARNING: [Synth 8-3332] Sequential element (XYZ[13].Z_reg[14][21]) is unused and will be removed from module cordic_rotator.
WARNING: [Synth 8-3332] Sequential element (XYZ[13].Z_reg[14][20]) is unused and will be removed from module cordic_rotator.
WARNING: [Synth 8-3332] Sequential element (XYZ[13].Z_reg[14][19]) is unused and will be removed from module cordic_rotator.
WARNING: [Synth 8-3332] Sequential element (XYZ[13].Z_reg[14][18]) is unused and will be removed from module cordic_rotator.
WARNING: [Synth 8-3332] Sequential element (XYZ[13].Z_reg[14][17]) is unused and will be removed from module cordic_rotator.
WARNING: [Synth 8-3332] Sequential element (XYZ[13].Z_reg[14][16]) is unused and will be removed from module cordic_rotator.
WARNING: [Synth 8-3332] Sequential element (XYZ[13].Z_reg[14][15]) is unused and will be removed from module cordic_rotator.
WARNING: [Synth 8-3332] Sequential element (XYZ[13].Z_reg[14][14]) is unused and will be removed from module cordic_rotator.
WARNING: [Synth 8-3332] Sequential element (XYZ[13].Z_reg[14][13]) is unused and will be removed from module cordic_rotator.
WARNING: [Synth 8-3332] Sequential element (XYZ[13].Z_reg[14][12]) is unused and will be removed from module cordic_rotator.
WARNING: [Synth 8-3332] Sequential element (XYZ[13].Z_reg[14][11]) is unused and will be removed from module cordic_rotator.
WARNING: [Synth 8-3332] Sequential element (XYZ[13].Z_reg[14][10]) is unused and will be removed from module cordic_rotator.
WARNING: [Synth 8-3332] Sequential element (XYZ[13].Z_reg[14][9]) is unused and will be removed from module cordic_rotator.
WARNING: [Synth 8-3332] Sequential element (XYZ[13].Z_reg[14][8]) is unused and will be removed from module cordic_rotator.
WARNING: [Synth 8-3332] Sequential element (XYZ[13].Z_reg[14][7]) is unused and will be removed from module cordic_rotator.
WARNING: [Synth 8-3332] Sequential element (XYZ[13].Z_reg[14][6]) is unused and will be removed from module cordic_rotator.
WARNING: [Synth 8-3332] Sequential element (XYZ[13].Z_reg[14][5]) is unused and will be removed from module cordic_rotator.
WARNING: [Synth 8-3332] Sequential element (XYZ[13].Z_reg[14][4]) is unused and will be removed from module cordic_rotator.
WARNING: [Synth 8-3332] Sequential element (XYZ[13].Z_reg[14][3]) is unused and will be removed from module cordic_rotator.
WARNING: [Synth 8-3332] Sequential element (XYZ[13].Z_reg[14][2]) is unused and will be removed from module cordic_rotator.
WARNING: [Synth 8-3332] Sequential element (XYZ[13].Z_reg[14][1]) is unused and will be removed from module cordic_rotator.
WARNING: [Synth 8-3332] Sequential element (XYZ[13].Z_reg[14][0]) is unused and will be removed from module cordic_rotator.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 767.977 ; gain = 488.566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:29 . Memory (MB): peak = 768.734 ; gain = 489.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:29 . Memory (MB): peak = 770.473 ; gain = 491.062
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cordic_rotator/\Z_reg[0][31] )
WARNING: [Synth 8-3332] Sequential element (Z_reg[0][31]) is unused and will be removed from module cordic_rotator.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:30 . Memory (MB): peak = 783.648 ; gain = 504.238
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:31 . Memory (MB): peak = 783.648 ; gain = 504.238
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:31 . Memory (MB): peak = 783.648 ; gain = 504.238
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:31 . Memory (MB): peak = 783.648 ; gain = 504.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:31 . Memory (MB): peak = 783.648 ; gain = 504.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:31 . Memory (MB): peak = 783.648 ; gain = 504.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:31 . Memory (MB): peak = 783.648 ; gain = 504.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------+----------+
|      |BlackBox name      |Instances |
+------+-------------------+----------+
|1     |vio_cordic_rotator |         1|
+------+-------------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |vio_cordic_rotator |     1|
|2     |BUFG               |     1|
|3     |CARRY4             |   233|
|4     |LUT1               |   121|
|5     |LUT2               |   425|
|6     |LUT3               |   518|
|7     |LUT4               |    94|
|8     |FDRE               |   960|
|9     |IBUF               |     1|
+------+-------------------+------+

Report Instance Areas: 
+------+-----------------+---------------+------+
|      |Instance         |Module         |Cells |
+------+-----------------+---------------+------+
|1     |top              |               |  2417|
|2     |  cordic_rotator |cordic_rotator |  2351|
+------+-----------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:31 . Memory (MB): peak = 783.648 ; gain = 504.238
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 32 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:23 . Memory (MB): peak = 783.648 ; gain = 168.797
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:31 . Memory (MB): peak = 783.648 ; gain = 504.238
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 234 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'vio_cordic' is not ideal for floorplanning, since the cellview 'cordic_rotator' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
64 Infos, 40 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:34 . Memory (MB): peak = 788.871 ; gain = 518.133
INFO: [Common 17-1381] The checkpoint 'C:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/cordic_rotator/cordic_rotator.runs/synth_1/vio_cordic.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file vio_cordic_utilization_synth.rpt -pb vio_cordic_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 788.871 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Apr 24 08:05:37 2024...
