
freertos_app_example_1_6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006708  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001f8  080068b8  080068b8  000078b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006ab0  08006ab0  00008084  2**0
                  CONTENTS
  4 .ARM          00000008  08006ab0  08006ab0  00007ab0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006ab8  08006ab8  00008084  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006ab8  08006ab8  00007ab8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006abc  08006abc  00007abc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000084  20000000  08006ac0  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00008084  2**0
                  CONTENTS
 10 .bss          000047bc  20000084  20000084  00008084  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20004840  20004840  00008084  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00008084  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001909f  00000000  00000000  000080b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000038b4  00000000  00000000  00021153  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001680  00000000  00000000  00024a08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001170  00000000  00000000  00026088  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000054b1  00000000  00000000  000271f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00019f28  00000000  00000000  0002c6a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ebdf7  00000000  00000000  000465d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001323c8  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006b18  00000000  00000000  0013240c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006d  00000000  00000000  00138f24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000084 	.word	0x20000084
 80001cc:	00000000 	.word	0x00000000
 80001d0:	080068a0 	.word	0x080068a0

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000088 	.word	0x20000088
 80001ec:	080068a0 	.word	0x080068a0

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002b4:	f000 b96a 	b.w	800058c <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	460c      	mov	r4, r1
 80002d8:	2b00      	cmp	r3, #0
 80002da:	d14e      	bne.n	800037a <__udivmoddi4+0xaa>
 80002dc:	4694      	mov	ip, r2
 80002de:	458c      	cmp	ip, r1
 80002e0:	4686      	mov	lr, r0
 80002e2:	fab2 f282 	clz	r2, r2
 80002e6:	d962      	bls.n	80003ae <__udivmoddi4+0xde>
 80002e8:	b14a      	cbz	r2, 80002fe <__udivmoddi4+0x2e>
 80002ea:	f1c2 0320 	rsb	r3, r2, #32
 80002ee:	4091      	lsls	r1, r2
 80002f0:	fa20 f303 	lsr.w	r3, r0, r3
 80002f4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002f8:	4319      	orrs	r1, r3
 80002fa:	fa00 fe02 	lsl.w	lr, r0, r2
 80002fe:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000302:	fa1f f68c 	uxth.w	r6, ip
 8000306:	fbb1 f4f7 	udiv	r4, r1, r7
 800030a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800030e:	fb07 1114 	mls	r1, r7, r4, r1
 8000312:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000316:	fb04 f106 	mul.w	r1, r4, r6
 800031a:	4299      	cmp	r1, r3
 800031c:	d90a      	bls.n	8000334 <__udivmoddi4+0x64>
 800031e:	eb1c 0303 	adds.w	r3, ip, r3
 8000322:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000326:	f080 8112 	bcs.w	800054e <__udivmoddi4+0x27e>
 800032a:	4299      	cmp	r1, r3
 800032c:	f240 810f 	bls.w	800054e <__udivmoddi4+0x27e>
 8000330:	3c02      	subs	r4, #2
 8000332:	4463      	add	r3, ip
 8000334:	1a59      	subs	r1, r3, r1
 8000336:	fa1f f38e 	uxth.w	r3, lr
 800033a:	fbb1 f0f7 	udiv	r0, r1, r7
 800033e:	fb07 1110 	mls	r1, r7, r0, r1
 8000342:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000346:	fb00 f606 	mul.w	r6, r0, r6
 800034a:	429e      	cmp	r6, r3
 800034c:	d90a      	bls.n	8000364 <__udivmoddi4+0x94>
 800034e:	eb1c 0303 	adds.w	r3, ip, r3
 8000352:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000356:	f080 80fc 	bcs.w	8000552 <__udivmoddi4+0x282>
 800035a:	429e      	cmp	r6, r3
 800035c:	f240 80f9 	bls.w	8000552 <__udivmoddi4+0x282>
 8000360:	4463      	add	r3, ip
 8000362:	3802      	subs	r0, #2
 8000364:	1b9b      	subs	r3, r3, r6
 8000366:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800036a:	2100      	movs	r1, #0
 800036c:	b11d      	cbz	r5, 8000376 <__udivmoddi4+0xa6>
 800036e:	40d3      	lsrs	r3, r2
 8000370:	2200      	movs	r2, #0
 8000372:	e9c5 3200 	strd	r3, r2, [r5]
 8000376:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037a:	428b      	cmp	r3, r1
 800037c:	d905      	bls.n	800038a <__udivmoddi4+0xba>
 800037e:	b10d      	cbz	r5, 8000384 <__udivmoddi4+0xb4>
 8000380:	e9c5 0100 	strd	r0, r1, [r5]
 8000384:	2100      	movs	r1, #0
 8000386:	4608      	mov	r0, r1
 8000388:	e7f5      	b.n	8000376 <__udivmoddi4+0xa6>
 800038a:	fab3 f183 	clz	r1, r3
 800038e:	2900      	cmp	r1, #0
 8000390:	d146      	bne.n	8000420 <__udivmoddi4+0x150>
 8000392:	42a3      	cmp	r3, r4
 8000394:	d302      	bcc.n	800039c <__udivmoddi4+0xcc>
 8000396:	4290      	cmp	r0, r2
 8000398:	f0c0 80f0 	bcc.w	800057c <__udivmoddi4+0x2ac>
 800039c:	1a86      	subs	r6, r0, r2
 800039e:	eb64 0303 	sbc.w	r3, r4, r3
 80003a2:	2001      	movs	r0, #1
 80003a4:	2d00      	cmp	r5, #0
 80003a6:	d0e6      	beq.n	8000376 <__udivmoddi4+0xa6>
 80003a8:	e9c5 6300 	strd	r6, r3, [r5]
 80003ac:	e7e3      	b.n	8000376 <__udivmoddi4+0xa6>
 80003ae:	2a00      	cmp	r2, #0
 80003b0:	f040 8090 	bne.w	80004d4 <__udivmoddi4+0x204>
 80003b4:	eba1 040c 	sub.w	r4, r1, ip
 80003b8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003bc:	fa1f f78c 	uxth.w	r7, ip
 80003c0:	2101      	movs	r1, #1
 80003c2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003c6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ca:	fb08 4416 	mls	r4, r8, r6, r4
 80003ce:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003d2:	fb07 f006 	mul.w	r0, r7, r6
 80003d6:	4298      	cmp	r0, r3
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x11c>
 80003da:	eb1c 0303 	adds.w	r3, ip, r3
 80003de:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x11a>
 80003e4:	4298      	cmp	r0, r3
 80003e6:	f200 80cd 	bhi.w	8000584 <__udivmoddi4+0x2b4>
 80003ea:	4626      	mov	r6, r4
 80003ec:	1a1c      	subs	r4, r3, r0
 80003ee:	fa1f f38e 	uxth.w	r3, lr
 80003f2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003f6:	fb08 4410 	mls	r4, r8, r0, r4
 80003fa:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003fe:	fb00 f707 	mul.w	r7, r0, r7
 8000402:	429f      	cmp	r7, r3
 8000404:	d908      	bls.n	8000418 <__udivmoddi4+0x148>
 8000406:	eb1c 0303 	adds.w	r3, ip, r3
 800040a:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 800040e:	d202      	bcs.n	8000416 <__udivmoddi4+0x146>
 8000410:	429f      	cmp	r7, r3
 8000412:	f200 80b0 	bhi.w	8000576 <__udivmoddi4+0x2a6>
 8000416:	4620      	mov	r0, r4
 8000418:	1bdb      	subs	r3, r3, r7
 800041a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800041e:	e7a5      	b.n	800036c <__udivmoddi4+0x9c>
 8000420:	f1c1 0620 	rsb	r6, r1, #32
 8000424:	408b      	lsls	r3, r1
 8000426:	fa22 f706 	lsr.w	r7, r2, r6
 800042a:	431f      	orrs	r7, r3
 800042c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000430:	fa04 f301 	lsl.w	r3, r4, r1
 8000434:	ea43 030c 	orr.w	r3, r3, ip
 8000438:	40f4      	lsrs	r4, r6
 800043a:	fa00 f801 	lsl.w	r8, r0, r1
 800043e:	0c38      	lsrs	r0, r7, #16
 8000440:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000444:	fbb4 fef0 	udiv	lr, r4, r0
 8000448:	fa1f fc87 	uxth.w	ip, r7
 800044c:	fb00 441e 	mls	r4, r0, lr, r4
 8000450:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000454:	fb0e f90c 	mul.w	r9, lr, ip
 8000458:	45a1      	cmp	r9, r4
 800045a:	fa02 f201 	lsl.w	r2, r2, r1
 800045e:	d90a      	bls.n	8000476 <__udivmoddi4+0x1a6>
 8000460:	193c      	adds	r4, r7, r4
 8000462:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000466:	f080 8084 	bcs.w	8000572 <__udivmoddi4+0x2a2>
 800046a:	45a1      	cmp	r9, r4
 800046c:	f240 8081 	bls.w	8000572 <__udivmoddi4+0x2a2>
 8000470:	f1ae 0e02 	sub.w	lr, lr, #2
 8000474:	443c      	add	r4, r7
 8000476:	eba4 0409 	sub.w	r4, r4, r9
 800047a:	fa1f f983 	uxth.w	r9, r3
 800047e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000482:	fb00 4413 	mls	r4, r0, r3, r4
 8000486:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800048a:	fb03 fc0c 	mul.w	ip, r3, ip
 800048e:	45a4      	cmp	ip, r4
 8000490:	d907      	bls.n	80004a2 <__udivmoddi4+0x1d2>
 8000492:	193c      	adds	r4, r7, r4
 8000494:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000498:	d267      	bcs.n	800056a <__udivmoddi4+0x29a>
 800049a:	45a4      	cmp	ip, r4
 800049c:	d965      	bls.n	800056a <__udivmoddi4+0x29a>
 800049e:	3b02      	subs	r3, #2
 80004a0:	443c      	add	r4, r7
 80004a2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004a6:	fba0 9302 	umull	r9, r3, r0, r2
 80004aa:	eba4 040c 	sub.w	r4, r4, ip
 80004ae:	429c      	cmp	r4, r3
 80004b0:	46ce      	mov	lr, r9
 80004b2:	469c      	mov	ip, r3
 80004b4:	d351      	bcc.n	800055a <__udivmoddi4+0x28a>
 80004b6:	d04e      	beq.n	8000556 <__udivmoddi4+0x286>
 80004b8:	b155      	cbz	r5, 80004d0 <__udivmoddi4+0x200>
 80004ba:	ebb8 030e 	subs.w	r3, r8, lr
 80004be:	eb64 040c 	sbc.w	r4, r4, ip
 80004c2:	fa04 f606 	lsl.w	r6, r4, r6
 80004c6:	40cb      	lsrs	r3, r1
 80004c8:	431e      	orrs	r6, r3
 80004ca:	40cc      	lsrs	r4, r1
 80004cc:	e9c5 6400 	strd	r6, r4, [r5]
 80004d0:	2100      	movs	r1, #0
 80004d2:	e750      	b.n	8000376 <__udivmoddi4+0xa6>
 80004d4:	f1c2 0320 	rsb	r3, r2, #32
 80004d8:	fa20 f103 	lsr.w	r1, r0, r3
 80004dc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e0:	fa24 f303 	lsr.w	r3, r4, r3
 80004e4:	4094      	lsls	r4, r2
 80004e6:	430c      	orrs	r4, r1
 80004e8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004ec:	fa00 fe02 	lsl.w	lr, r0, r2
 80004f0:	fa1f f78c 	uxth.w	r7, ip
 80004f4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004f8:	fb08 3110 	mls	r1, r8, r0, r3
 80004fc:	0c23      	lsrs	r3, r4, #16
 80004fe:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000502:	fb00 f107 	mul.w	r1, r0, r7
 8000506:	4299      	cmp	r1, r3
 8000508:	d908      	bls.n	800051c <__udivmoddi4+0x24c>
 800050a:	eb1c 0303 	adds.w	r3, ip, r3
 800050e:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000512:	d22c      	bcs.n	800056e <__udivmoddi4+0x29e>
 8000514:	4299      	cmp	r1, r3
 8000516:	d92a      	bls.n	800056e <__udivmoddi4+0x29e>
 8000518:	3802      	subs	r0, #2
 800051a:	4463      	add	r3, ip
 800051c:	1a5b      	subs	r3, r3, r1
 800051e:	b2a4      	uxth	r4, r4
 8000520:	fbb3 f1f8 	udiv	r1, r3, r8
 8000524:	fb08 3311 	mls	r3, r8, r1, r3
 8000528:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800052c:	fb01 f307 	mul.w	r3, r1, r7
 8000530:	42a3      	cmp	r3, r4
 8000532:	d908      	bls.n	8000546 <__udivmoddi4+0x276>
 8000534:	eb1c 0404 	adds.w	r4, ip, r4
 8000538:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 800053c:	d213      	bcs.n	8000566 <__udivmoddi4+0x296>
 800053e:	42a3      	cmp	r3, r4
 8000540:	d911      	bls.n	8000566 <__udivmoddi4+0x296>
 8000542:	3902      	subs	r1, #2
 8000544:	4464      	add	r4, ip
 8000546:	1ae4      	subs	r4, r4, r3
 8000548:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800054c:	e739      	b.n	80003c2 <__udivmoddi4+0xf2>
 800054e:	4604      	mov	r4, r0
 8000550:	e6f0      	b.n	8000334 <__udivmoddi4+0x64>
 8000552:	4608      	mov	r0, r1
 8000554:	e706      	b.n	8000364 <__udivmoddi4+0x94>
 8000556:	45c8      	cmp	r8, r9
 8000558:	d2ae      	bcs.n	80004b8 <__udivmoddi4+0x1e8>
 800055a:	ebb9 0e02 	subs.w	lr, r9, r2
 800055e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000562:	3801      	subs	r0, #1
 8000564:	e7a8      	b.n	80004b8 <__udivmoddi4+0x1e8>
 8000566:	4631      	mov	r1, r6
 8000568:	e7ed      	b.n	8000546 <__udivmoddi4+0x276>
 800056a:	4603      	mov	r3, r0
 800056c:	e799      	b.n	80004a2 <__udivmoddi4+0x1d2>
 800056e:	4630      	mov	r0, r6
 8000570:	e7d4      	b.n	800051c <__udivmoddi4+0x24c>
 8000572:	46d6      	mov	lr, sl
 8000574:	e77f      	b.n	8000476 <__udivmoddi4+0x1a6>
 8000576:	4463      	add	r3, ip
 8000578:	3802      	subs	r0, #2
 800057a:	e74d      	b.n	8000418 <__udivmoddi4+0x148>
 800057c:	4606      	mov	r6, r0
 800057e:	4623      	mov	r3, r4
 8000580:	4608      	mov	r0, r1
 8000582:	e70f      	b.n	80003a4 <__udivmoddi4+0xd4>
 8000584:	3e02      	subs	r6, #2
 8000586:	4463      	add	r3, ip
 8000588:	e730      	b.n	80003ec <__udivmoddi4+0x11c>
 800058a:	bf00      	nop

0800058c <__aeabi_idiv0>:
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop

08000590 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	initialise_monitor_handles();
 8000594:	f004 ffd8 	bl	8005548 <initialise_monitor_handles>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000598:	f000 fd30 	bl	8000ffc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800059c:	f000 f816 	bl	80005cc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005a0:	f000 f972 	bl	8000888 <MX_GPIO_Init>
  MX_ETH_Init();
 80005a4:	f000 f87c 	bl	80006a0 <MX_ETH_Init>
  MX_USART3_UART_Init();
 80005a8:	f000 f916 	bl	80007d8 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 80005ac:	f000 f93e 	bl	800082c <MX_USB_OTG_FS_PCD_Init>
  MX_TIM2_Init();
 80005b0:	f000 f8c4 	bl	800073c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  /* Start timer */
	HAL_TIM_Base_Start_IT(&htim2);
 80005b4:	4804      	ldr	r0, [pc, #16]	@ (80005c8 <main+0x38>)
 80005b6:	f002 f97f 	bl	80028b8 <HAL_TIM_Base_Start_IT>
	
    /* add application, ... */
	app_init();
 80005ba:	f004 fc1b 	bl	8004df4 <app_init>

  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80005be:	f003 fb64 	bl	8003c8a <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80005c2:	bf00      	nop
 80005c4:	e7fd      	b.n	80005c2 <main+0x32>
 80005c6:	bf00      	nop
 80005c8:	200002c8 	.word	0x200002c8

080005cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005cc:	b580      	push	{r7, lr}
 80005ce:	b094      	sub	sp, #80	@ 0x50
 80005d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005d2:	f107 0320 	add.w	r3, r7, #32
 80005d6:	2230      	movs	r2, #48	@ 0x30
 80005d8:	2100      	movs	r1, #0
 80005da:	4618      	mov	r0, r3
 80005dc:	f005 fa3d 	bl	8005a5a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005e0:	f107 030c 	add.w	r3, r7, #12
 80005e4:	2200      	movs	r2, #0
 80005e6:	601a      	str	r2, [r3, #0]
 80005e8:	605a      	str	r2, [r3, #4]
 80005ea:	609a      	str	r2, [r3, #8]
 80005ec:	60da      	str	r2, [r3, #12]
 80005ee:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80005f0:	2300      	movs	r3, #0
 80005f2:	60bb      	str	r3, [r7, #8]
 80005f4:	4b28      	ldr	r3, [pc, #160]	@ (8000698 <SystemClock_Config+0xcc>)
 80005f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80005f8:	4a27      	ldr	r2, [pc, #156]	@ (8000698 <SystemClock_Config+0xcc>)
 80005fa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80005fe:	6413      	str	r3, [r2, #64]	@ 0x40
 8000600:	4b25      	ldr	r3, [pc, #148]	@ (8000698 <SystemClock_Config+0xcc>)
 8000602:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000604:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000608:	60bb      	str	r3, [r7, #8]
 800060a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800060c:	2300      	movs	r3, #0
 800060e:	607b      	str	r3, [r7, #4]
 8000610:	4b22      	ldr	r3, [pc, #136]	@ (800069c <SystemClock_Config+0xd0>)
 8000612:	681b      	ldr	r3, [r3, #0]
 8000614:	4a21      	ldr	r2, [pc, #132]	@ (800069c <SystemClock_Config+0xd0>)
 8000616:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800061a:	6013      	str	r3, [r2, #0]
 800061c:	4b1f      	ldr	r3, [pc, #124]	@ (800069c <SystemClock_Config+0xd0>)
 800061e:	681b      	ldr	r3, [r3, #0]
 8000620:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000624:	607b      	str	r3, [r7, #4]
 8000626:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000628:	2301      	movs	r3, #1
 800062a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800062c:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8000630:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000632:	2302      	movs	r3, #2
 8000634:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000636:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800063a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800063c:	2304      	movs	r3, #4
 800063e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000640:	23a8      	movs	r3, #168	@ 0xa8
 8000642:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000644:	2302      	movs	r3, #2
 8000646:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000648:	2307      	movs	r3, #7
 800064a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800064c:	f107 0320 	add.w	r3, r7, #32
 8000650:	4618      	mov	r0, r3
 8000652:	f001 fc17 	bl	8001e84 <HAL_RCC_OscConfig>
 8000656:	4603      	mov	r3, r0
 8000658:	2b00      	cmp	r3, #0
 800065a:	d001      	beq.n	8000660 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800065c:	f000 f9f8 	bl	8000a50 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000660:	230f      	movs	r3, #15
 8000662:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000664:	2302      	movs	r3, #2
 8000666:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000668:	2300      	movs	r3, #0
 800066a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800066c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000670:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000672:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000676:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000678:	f107 030c 	add.w	r3, r7, #12
 800067c:	2105      	movs	r1, #5
 800067e:	4618      	mov	r0, r3
 8000680:	f001 fe78 	bl	8002374 <HAL_RCC_ClockConfig>
 8000684:	4603      	mov	r3, r0
 8000686:	2b00      	cmp	r3, #0
 8000688:	d001      	beq.n	800068e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800068a:	f000 f9e1 	bl	8000a50 <Error_Handler>
  }
}
 800068e:	bf00      	nop
 8000690:	3750      	adds	r7, #80	@ 0x50
 8000692:	46bd      	mov	sp, r7
 8000694:	bd80      	pop	{r7, pc}
 8000696:	bf00      	nop
 8000698:	40023800 	.word	0x40023800
 800069c:	40007000 	.word	0x40007000

080006a0 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 80006a4:	4b1f      	ldr	r3, [pc, #124]	@ (8000724 <MX_ETH_Init+0x84>)
 80006a6:	4a20      	ldr	r2, [pc, #128]	@ (8000728 <MX_ETH_Init+0x88>)
 80006a8:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 80006aa:	4b20      	ldr	r3, [pc, #128]	@ (800072c <MX_ETH_Init+0x8c>)
 80006ac:	2200      	movs	r2, #0
 80006ae:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 80006b0:	4b1e      	ldr	r3, [pc, #120]	@ (800072c <MX_ETH_Init+0x8c>)
 80006b2:	2280      	movs	r2, #128	@ 0x80
 80006b4:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 80006b6:	4b1d      	ldr	r3, [pc, #116]	@ (800072c <MX_ETH_Init+0x8c>)
 80006b8:	22e1      	movs	r2, #225	@ 0xe1
 80006ba:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 80006bc:	4b1b      	ldr	r3, [pc, #108]	@ (800072c <MX_ETH_Init+0x8c>)
 80006be:	2200      	movs	r2, #0
 80006c0:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 80006c2:	4b1a      	ldr	r3, [pc, #104]	@ (800072c <MX_ETH_Init+0x8c>)
 80006c4:	2200      	movs	r2, #0
 80006c6:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 80006c8:	4b18      	ldr	r3, [pc, #96]	@ (800072c <MX_ETH_Init+0x8c>)
 80006ca:	2200      	movs	r2, #0
 80006cc:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 80006ce:	4b15      	ldr	r3, [pc, #84]	@ (8000724 <MX_ETH_Init+0x84>)
 80006d0:	4a16      	ldr	r2, [pc, #88]	@ (800072c <MX_ETH_Init+0x8c>)
 80006d2:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 80006d4:	4b13      	ldr	r3, [pc, #76]	@ (8000724 <MX_ETH_Init+0x84>)
 80006d6:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80006da:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 80006dc:	4b11      	ldr	r3, [pc, #68]	@ (8000724 <MX_ETH_Init+0x84>)
 80006de:	4a14      	ldr	r2, [pc, #80]	@ (8000730 <MX_ETH_Init+0x90>)
 80006e0:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 80006e2:	4b10      	ldr	r3, [pc, #64]	@ (8000724 <MX_ETH_Init+0x84>)
 80006e4:	4a13      	ldr	r2, [pc, #76]	@ (8000734 <MX_ETH_Init+0x94>)
 80006e6:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 80006e8:	4b0e      	ldr	r3, [pc, #56]	@ (8000724 <MX_ETH_Init+0x84>)
 80006ea:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 80006ee:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 80006f0:	480c      	ldr	r0, [pc, #48]	@ (8000724 <MX_ETH_Init+0x84>)
 80006f2:	f000 fdcb 	bl	800128c <HAL_ETH_Init>
 80006f6:	4603      	mov	r3, r0
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	d001      	beq.n	8000700 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 80006fc:	f000 f9a8 	bl	8000a50 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8000700:	2238      	movs	r2, #56	@ 0x38
 8000702:	2100      	movs	r1, #0
 8000704:	480c      	ldr	r0, [pc, #48]	@ (8000738 <MX_ETH_Init+0x98>)
 8000706:	f005 f9a8 	bl	8005a5a <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 800070a:	4b0b      	ldr	r3, [pc, #44]	@ (8000738 <MX_ETH_Init+0x98>)
 800070c:	2221      	movs	r2, #33	@ 0x21
 800070e:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8000710:	4b09      	ldr	r3, [pc, #36]	@ (8000738 <MX_ETH_Init+0x98>)
 8000712:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 8000716:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8000718:	4b07      	ldr	r3, [pc, #28]	@ (8000738 <MX_ETH_Init+0x98>)
 800071a:	2200      	movs	r2, #0
 800071c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 800071e:	bf00      	nop
 8000720:	bd80      	pop	{r7, pc}
 8000722:	bf00      	nop
 8000724:	20000218 	.word	0x20000218
 8000728:	40028000 	.word	0x40028000
 800072c:	20000840 	.word	0x20000840
 8000730:	20000178 	.word	0x20000178
 8000734:	200000d8 	.word	0x200000d8
 8000738:	200000a0 	.word	0x200000a0

0800073c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	b086      	sub	sp, #24
 8000740:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000742:	f107 0308 	add.w	r3, r7, #8
 8000746:	2200      	movs	r2, #0
 8000748:	601a      	str	r2, [r3, #0]
 800074a:	605a      	str	r2, [r3, #4]
 800074c:	609a      	str	r2, [r3, #8]
 800074e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000750:	463b      	mov	r3, r7
 8000752:	2200      	movs	r2, #0
 8000754:	601a      	str	r2, [r3, #0]
 8000756:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000758:	4b1d      	ldr	r3, [pc, #116]	@ (80007d0 <MX_TIM2_Init+0x94>)
 800075a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800075e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 2-1;
 8000760:	4b1b      	ldr	r3, [pc, #108]	@ (80007d0 <MX_TIM2_Init+0x94>)
 8000762:	2201      	movs	r2, #1
 8000764:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000766:	4b1a      	ldr	r3, [pc, #104]	@ (80007d0 <MX_TIM2_Init+0x94>)
 8000768:	2200      	movs	r2, #0
 800076a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 84000-1;
 800076c:	4b18      	ldr	r3, [pc, #96]	@ (80007d0 <MX_TIM2_Init+0x94>)
 800076e:	4a19      	ldr	r2, [pc, #100]	@ (80007d4 <MX_TIM2_Init+0x98>)
 8000770:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000772:	4b17      	ldr	r3, [pc, #92]	@ (80007d0 <MX_TIM2_Init+0x94>)
 8000774:	2200      	movs	r2, #0
 8000776:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000778:	4b15      	ldr	r3, [pc, #84]	@ (80007d0 <MX_TIM2_Init+0x94>)
 800077a:	2200      	movs	r2, #0
 800077c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800077e:	4814      	ldr	r0, [pc, #80]	@ (80007d0 <MX_TIM2_Init+0x94>)
 8000780:	f002 f84a 	bl	8002818 <HAL_TIM_Base_Init>
 8000784:	4603      	mov	r3, r0
 8000786:	2b00      	cmp	r3, #0
 8000788:	d001      	beq.n	800078e <MX_TIM2_Init+0x52>
  {
    Error_Handler();
 800078a:	f000 f961 	bl	8000a50 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800078e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000792:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000794:	f107 0308 	add.w	r3, r7, #8
 8000798:	4619      	mov	r1, r3
 800079a:	480d      	ldr	r0, [pc, #52]	@ (80007d0 <MX_TIM2_Init+0x94>)
 800079c:	f002 f9ec 	bl	8002b78 <HAL_TIM_ConfigClockSource>
 80007a0:	4603      	mov	r3, r0
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	d001      	beq.n	80007aa <MX_TIM2_Init+0x6e>
  {
    Error_Handler();
 80007a6:	f000 f953 	bl	8000a50 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80007aa:	2300      	movs	r3, #0
 80007ac:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80007ae:	2300      	movs	r3, #0
 80007b0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80007b2:	463b      	mov	r3, r7
 80007b4:	4619      	mov	r1, r3
 80007b6:	4806      	ldr	r0, [pc, #24]	@ (80007d0 <MX_TIM2_Init+0x94>)
 80007b8:	f002 fc14 	bl	8002fe4 <HAL_TIMEx_MasterConfigSynchronization>
 80007bc:	4603      	mov	r3, r0
 80007be:	2b00      	cmp	r3, #0
 80007c0:	d001      	beq.n	80007c6 <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 80007c2:	f000 f945 	bl	8000a50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80007c6:	bf00      	nop
 80007c8:	3718      	adds	r7, #24
 80007ca:	46bd      	mov	sp, r7
 80007cc:	bd80      	pop	{r7, pc}
 80007ce:	bf00      	nop
 80007d0:	200002c8 	.word	0x200002c8
 80007d4:	0001481f 	.word	0x0001481f

080007d8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80007dc:	4b11      	ldr	r3, [pc, #68]	@ (8000824 <MX_USART3_UART_Init+0x4c>)
 80007de:	4a12      	ldr	r2, [pc, #72]	@ (8000828 <MX_USART3_UART_Init+0x50>)
 80007e0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80007e2:	4b10      	ldr	r3, [pc, #64]	@ (8000824 <MX_USART3_UART_Init+0x4c>)
 80007e4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80007e8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80007ea:	4b0e      	ldr	r3, [pc, #56]	@ (8000824 <MX_USART3_UART_Init+0x4c>)
 80007ec:	2200      	movs	r2, #0
 80007ee:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80007f0:	4b0c      	ldr	r3, [pc, #48]	@ (8000824 <MX_USART3_UART_Init+0x4c>)
 80007f2:	2200      	movs	r2, #0
 80007f4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80007f6:	4b0b      	ldr	r3, [pc, #44]	@ (8000824 <MX_USART3_UART_Init+0x4c>)
 80007f8:	2200      	movs	r2, #0
 80007fa:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80007fc:	4b09      	ldr	r3, [pc, #36]	@ (8000824 <MX_USART3_UART_Init+0x4c>)
 80007fe:	220c      	movs	r2, #12
 8000800:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000802:	4b08      	ldr	r3, [pc, #32]	@ (8000824 <MX_USART3_UART_Init+0x4c>)
 8000804:	2200      	movs	r2, #0
 8000806:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000808:	4b06      	ldr	r3, [pc, #24]	@ (8000824 <MX_USART3_UART_Init+0x4c>)
 800080a:	2200      	movs	r2, #0
 800080c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800080e:	4805      	ldr	r0, [pc, #20]	@ (8000824 <MX_USART3_UART_Init+0x4c>)
 8000810:	f002 fc78 	bl	8003104 <HAL_UART_Init>
 8000814:	4603      	mov	r3, r0
 8000816:	2b00      	cmp	r3, #0
 8000818:	d001      	beq.n	800081e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800081a:	f000 f919 	bl	8000a50 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800081e:	bf00      	nop
 8000820:	bd80      	pop	{r7, pc}
 8000822:	bf00      	nop
 8000824:	20000310 	.word	0x20000310
 8000828:	40004800 	.word	0x40004800

0800082c <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000830:	4b14      	ldr	r3, [pc, #80]	@ (8000884 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000832:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000836:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8000838:	4b12      	ldr	r3, [pc, #72]	@ (8000884 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800083a:	2204      	movs	r2, #4
 800083c:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800083e:	4b11      	ldr	r3, [pc, #68]	@ (8000884 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000840:	2202      	movs	r2, #2
 8000842:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8000844:	4b0f      	ldr	r3, [pc, #60]	@ (8000884 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000846:	2200      	movs	r2, #0
 8000848:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800084a:	4b0e      	ldr	r3, [pc, #56]	@ (8000884 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800084c:	2202      	movs	r2, #2
 800084e:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8000850:	4b0c      	ldr	r3, [pc, #48]	@ (8000884 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000852:	2201      	movs	r2, #1
 8000854:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000856:	4b0b      	ldr	r3, [pc, #44]	@ (8000884 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000858:	2200      	movs	r2, #0
 800085a:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800085c:	4b09      	ldr	r3, [pc, #36]	@ (8000884 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800085e:	2200      	movs	r2, #0
 8000860:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8000862:	4b08      	ldr	r3, [pc, #32]	@ (8000884 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000864:	2201      	movs	r2, #1
 8000866:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000868:	4b06      	ldr	r3, [pc, #24]	@ (8000884 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800086a:	2200      	movs	r2, #0
 800086c:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800086e:	4805      	ldr	r0, [pc, #20]	@ (8000884 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000870:	f001 f9f9 	bl	8001c66 <HAL_PCD_Init>
 8000874:	4603      	mov	r3, r0
 8000876:	2b00      	cmp	r3, #0
 8000878:	d001      	beq.n	800087e <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 800087a:	f000 f8e9 	bl	8000a50 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 800087e:	bf00      	nop
 8000880:	bd80      	pop	{r7, pc}
 8000882:	bf00      	nop
 8000884:	20000358 	.word	0x20000358

08000888 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	b08c      	sub	sp, #48	@ 0x30
 800088c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800088e:	f107 031c 	add.w	r3, r7, #28
 8000892:	2200      	movs	r2, #0
 8000894:	601a      	str	r2, [r3, #0]
 8000896:	605a      	str	r2, [r3, #4]
 8000898:	609a      	str	r2, [r3, #8]
 800089a:	60da      	str	r2, [r3, #12]
 800089c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800089e:	2300      	movs	r3, #0
 80008a0:	61bb      	str	r3, [r7, #24]
 80008a2:	4b4c      	ldr	r3, [pc, #304]	@ (80009d4 <MX_GPIO_Init+0x14c>)
 80008a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008a6:	4a4b      	ldr	r2, [pc, #300]	@ (80009d4 <MX_GPIO_Init+0x14c>)
 80008a8:	f043 0304 	orr.w	r3, r3, #4
 80008ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80008ae:	4b49      	ldr	r3, [pc, #292]	@ (80009d4 <MX_GPIO_Init+0x14c>)
 80008b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008b2:	f003 0304 	and.w	r3, r3, #4
 80008b6:	61bb      	str	r3, [r7, #24]
 80008b8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80008ba:	2300      	movs	r3, #0
 80008bc:	617b      	str	r3, [r7, #20]
 80008be:	4b45      	ldr	r3, [pc, #276]	@ (80009d4 <MX_GPIO_Init+0x14c>)
 80008c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008c2:	4a44      	ldr	r2, [pc, #272]	@ (80009d4 <MX_GPIO_Init+0x14c>)
 80008c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80008c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80008ca:	4b42      	ldr	r3, [pc, #264]	@ (80009d4 <MX_GPIO_Init+0x14c>)
 80008cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80008d2:	617b      	str	r3, [r7, #20]
 80008d4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008d6:	2300      	movs	r3, #0
 80008d8:	613b      	str	r3, [r7, #16]
 80008da:	4b3e      	ldr	r3, [pc, #248]	@ (80009d4 <MX_GPIO_Init+0x14c>)
 80008dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008de:	4a3d      	ldr	r2, [pc, #244]	@ (80009d4 <MX_GPIO_Init+0x14c>)
 80008e0:	f043 0301 	orr.w	r3, r3, #1
 80008e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80008e6:	4b3b      	ldr	r3, [pc, #236]	@ (80009d4 <MX_GPIO_Init+0x14c>)
 80008e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008ea:	f003 0301 	and.w	r3, r3, #1
 80008ee:	613b      	str	r3, [r7, #16]
 80008f0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008f2:	2300      	movs	r3, #0
 80008f4:	60fb      	str	r3, [r7, #12]
 80008f6:	4b37      	ldr	r3, [pc, #220]	@ (80009d4 <MX_GPIO_Init+0x14c>)
 80008f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008fa:	4a36      	ldr	r2, [pc, #216]	@ (80009d4 <MX_GPIO_Init+0x14c>)
 80008fc:	f043 0302 	orr.w	r3, r3, #2
 8000900:	6313      	str	r3, [r2, #48]	@ 0x30
 8000902:	4b34      	ldr	r3, [pc, #208]	@ (80009d4 <MX_GPIO_Init+0x14c>)
 8000904:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000906:	f003 0302 	and.w	r3, r3, #2
 800090a:	60fb      	str	r3, [r7, #12]
 800090c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800090e:	2300      	movs	r3, #0
 8000910:	60bb      	str	r3, [r7, #8]
 8000912:	4b30      	ldr	r3, [pc, #192]	@ (80009d4 <MX_GPIO_Init+0x14c>)
 8000914:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000916:	4a2f      	ldr	r2, [pc, #188]	@ (80009d4 <MX_GPIO_Init+0x14c>)
 8000918:	f043 0308 	orr.w	r3, r3, #8
 800091c:	6313      	str	r3, [r2, #48]	@ 0x30
 800091e:	4b2d      	ldr	r3, [pc, #180]	@ (80009d4 <MX_GPIO_Init+0x14c>)
 8000920:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000922:	f003 0308 	and.w	r3, r3, #8
 8000926:	60bb      	str	r3, [r7, #8]
 8000928:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800092a:	2300      	movs	r3, #0
 800092c:	607b      	str	r3, [r7, #4]
 800092e:	4b29      	ldr	r3, [pc, #164]	@ (80009d4 <MX_GPIO_Init+0x14c>)
 8000930:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000932:	4a28      	ldr	r2, [pc, #160]	@ (80009d4 <MX_GPIO_Init+0x14c>)
 8000934:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000938:	6313      	str	r3, [r2, #48]	@ 0x30
 800093a:	4b26      	ldr	r3, [pc, #152]	@ (80009d4 <MX_GPIO_Init+0x14c>)
 800093c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800093e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000942:	607b      	str	r3, [r7, #4]
 8000944:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000946:	2200      	movs	r2, #0
 8000948:	f244 0181 	movw	r1, #16513	@ 0x4081
 800094c:	4822      	ldr	r0, [pc, #136]	@ (80009d8 <MX_GPIO_Init+0x150>)
 800094e:	f001 f971 	bl	8001c34 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000952:	2200      	movs	r2, #0
 8000954:	2140      	movs	r1, #64	@ 0x40
 8000956:	4821      	ldr	r0, [pc, #132]	@ (80009dc <MX_GPIO_Init+0x154>)
 8000958:	f001 f96c 	bl	8001c34 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 800095c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000960:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000962:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000966:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000968:	2300      	movs	r3, #0
 800096a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 800096c:	f107 031c 	add.w	r3, r7, #28
 8000970:	4619      	mov	r1, r3
 8000972:	481b      	ldr	r0, [pc, #108]	@ (80009e0 <MX_GPIO_Init+0x158>)
 8000974:	f000 ffb2 	bl	80018dc <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8000978:	f244 0381 	movw	r3, #16513	@ 0x4081
 800097c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800097e:	2301      	movs	r3, #1
 8000980:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000982:	2300      	movs	r3, #0
 8000984:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000986:	2300      	movs	r3, #0
 8000988:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800098a:	f107 031c 	add.w	r3, r7, #28
 800098e:	4619      	mov	r1, r3
 8000990:	4811      	ldr	r0, [pc, #68]	@ (80009d8 <MX_GPIO_Init+0x150>)
 8000992:	f000 ffa3 	bl	80018dc <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000996:	2340      	movs	r3, #64	@ 0x40
 8000998:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800099a:	2301      	movs	r3, #1
 800099c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800099e:	2300      	movs	r3, #0
 80009a0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009a2:	2300      	movs	r3, #0
 80009a4:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80009a6:	f107 031c 	add.w	r3, r7, #28
 80009aa:	4619      	mov	r1, r3
 80009ac:	480b      	ldr	r0, [pc, #44]	@ (80009dc <MX_GPIO_Init+0x154>)
 80009ae:	f000 ff95 	bl	80018dc <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80009b2:	2380      	movs	r3, #128	@ 0x80
 80009b4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009b6:	2300      	movs	r3, #0
 80009b8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ba:	2300      	movs	r3, #0
 80009bc:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80009be:	f107 031c 	add.w	r3, r7, #28
 80009c2:	4619      	mov	r1, r3
 80009c4:	4805      	ldr	r0, [pc, #20]	@ (80009dc <MX_GPIO_Init+0x154>)
 80009c6:	f000 ff89 	bl	80018dc <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80009ca:	bf00      	nop
 80009cc:	3730      	adds	r7, #48	@ 0x30
 80009ce:	46bd      	mov	sp, r7
 80009d0:	bd80      	pop	{r7, pc}
 80009d2:	bf00      	nop
 80009d4:	40023800 	.word	0x40023800
 80009d8:	40020400 	.word	0x40020400
 80009dc:	40021800 	.word	0x40021800
 80009e0:	40020800 	.word	0x40020800

080009e4 <configureTimerForRunTimeStats>:

/* USER CODE BEGIN 4 */
/* Functions needed when configGENERATE_RUN_TIME_STATS is on */
void configureTimerForRunTimeStats(void)
{
 80009e4:	b480      	push	{r7}
 80009e6:	af00      	add	r7, sp, #0
    ulHighFrequencyTimerTicks = 0;
 80009e8:	4b03      	ldr	r3, [pc, #12]	@ (80009f8 <configureTimerForRunTimeStats+0x14>)
 80009ea:	2200      	movs	r2, #0
 80009ec:	601a      	str	r2, [r3, #0]
}
 80009ee:	bf00      	nop
 80009f0:	46bd      	mov	sp, r7
 80009f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f6:	4770      	bx	lr
 80009f8:	2000083c 	.word	0x2000083c

080009fc <getRunTimeCounterValue>:

unsigned long getRunTimeCounterValue(void)
{
 80009fc:	b480      	push	{r7}
 80009fe:	af00      	add	r7, sp, #0
	return ulHighFrequencyTimerTicks;
 8000a00:	4b03      	ldr	r3, [pc, #12]	@ (8000a10 <getRunTimeCounterValue+0x14>)
 8000a02:	681b      	ldr	r3, [r3, #0]
}
 8000a04:	4618      	mov	r0, r3
 8000a06:	46bd      	mov	sp, r7
 8000a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a0c:	4770      	bx	lr
 8000a0e:	bf00      	nop
 8000a10:	2000083c 	.word	0x2000083c

08000a14 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000a14:	b580      	push	{r7, lr}
 8000a16:	b082      	sub	sp, #8
 8000a18:	af00      	add	r7, sp, #0
 8000a1a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	681b      	ldr	r3, [r3, #0]
 8000a20:	4a09      	ldr	r2, [pc, #36]	@ (8000a48 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8000a22:	4293      	cmp	r3, r2
 8000a24:	d101      	bne.n	8000a2a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000a26:	f000 fb0b 	bl	8001040 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
	if (htim->Instance == TIM2)
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	681b      	ldr	r3, [r3, #0]
 8000a2e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000a32:	d104      	bne.n	8000a3e <HAL_TIM_PeriodElapsedCallback+0x2a>
	{
		ulHighFrequencyTimerTicks++;
 8000a34:	4b05      	ldr	r3, [pc, #20]	@ (8000a4c <HAL_TIM_PeriodElapsedCallback+0x38>)
 8000a36:	681b      	ldr	r3, [r3, #0]
 8000a38:	3301      	adds	r3, #1
 8000a3a:	4a04      	ldr	r2, [pc, #16]	@ (8000a4c <HAL_TIM_PeriodElapsedCallback+0x38>)
 8000a3c:	6013      	str	r3, [r2, #0]
	}

  /* USER CODE END Callback 1 */
}
 8000a3e:	bf00      	nop
 8000a40:	3708      	adds	r7, #8
 8000a42:	46bd      	mov	sp, r7
 8000a44:	bd80      	pop	{r7, pc}
 8000a46:	bf00      	nop
 8000a48:	40010000 	.word	0x40010000
 8000a4c:	2000083c 	.word	0x2000083c

08000a50 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a50:	b480      	push	{r7}
 8000a52:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a54:	b672      	cpsid	i
}
 8000a56:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a58:	bf00      	nop
 8000a5a:	e7fd      	b.n	8000a58 <Error_Handler+0x8>

08000a5c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	b082      	sub	sp, #8
 8000a60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a62:	2300      	movs	r3, #0
 8000a64:	607b      	str	r3, [r7, #4]
 8000a66:	4b12      	ldr	r3, [pc, #72]	@ (8000ab0 <HAL_MspInit+0x54>)
 8000a68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a6a:	4a11      	ldr	r2, [pc, #68]	@ (8000ab0 <HAL_MspInit+0x54>)
 8000a6c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000a70:	6453      	str	r3, [r2, #68]	@ 0x44
 8000a72:	4b0f      	ldr	r3, [pc, #60]	@ (8000ab0 <HAL_MspInit+0x54>)
 8000a74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a76:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000a7a:	607b      	str	r3, [r7, #4]
 8000a7c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a7e:	2300      	movs	r3, #0
 8000a80:	603b      	str	r3, [r7, #0]
 8000a82:	4b0b      	ldr	r3, [pc, #44]	@ (8000ab0 <HAL_MspInit+0x54>)
 8000a84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a86:	4a0a      	ldr	r2, [pc, #40]	@ (8000ab0 <HAL_MspInit+0x54>)
 8000a88:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a8c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a8e:	4b08      	ldr	r3, [pc, #32]	@ (8000ab0 <HAL_MspInit+0x54>)
 8000a90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a92:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a96:	603b      	str	r3, [r7, #0]
 8000a98:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	210f      	movs	r1, #15
 8000a9e:	f06f 0001 	mvn.w	r0, #1
 8000aa2:	f000 fbc9 	bl	8001238 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000aa6:	bf00      	nop
 8000aa8:	3708      	adds	r7, #8
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	bd80      	pop	{r7, pc}
 8000aae:	bf00      	nop
 8000ab0:	40023800 	.word	0x40023800

08000ab4 <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	b08e      	sub	sp, #56	@ 0x38
 8000ab8:	af00      	add	r7, sp, #0
 8000aba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000abc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	601a      	str	r2, [r3, #0]
 8000ac4:	605a      	str	r2, [r3, #4]
 8000ac6:	609a      	str	r2, [r3, #8]
 8000ac8:	60da      	str	r2, [r3, #12]
 8000aca:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	681b      	ldr	r3, [r3, #0]
 8000ad0:	4a55      	ldr	r2, [pc, #340]	@ (8000c28 <HAL_ETH_MspInit+0x174>)
 8000ad2:	4293      	cmp	r3, r2
 8000ad4:	f040 80a4 	bne.w	8000c20 <HAL_ETH_MspInit+0x16c>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8000ad8:	2300      	movs	r3, #0
 8000ada:	623b      	str	r3, [r7, #32]
 8000adc:	4b53      	ldr	r3, [pc, #332]	@ (8000c2c <HAL_ETH_MspInit+0x178>)
 8000ade:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ae0:	4a52      	ldr	r2, [pc, #328]	@ (8000c2c <HAL_ETH_MspInit+0x178>)
 8000ae2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000ae6:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ae8:	4b50      	ldr	r3, [pc, #320]	@ (8000c2c <HAL_ETH_MspInit+0x178>)
 8000aea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000af0:	623b      	str	r3, [r7, #32]
 8000af2:	6a3b      	ldr	r3, [r7, #32]
 8000af4:	2300      	movs	r3, #0
 8000af6:	61fb      	str	r3, [r7, #28]
 8000af8:	4b4c      	ldr	r3, [pc, #304]	@ (8000c2c <HAL_ETH_MspInit+0x178>)
 8000afa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000afc:	4a4b      	ldr	r2, [pc, #300]	@ (8000c2c <HAL_ETH_MspInit+0x178>)
 8000afe:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000b02:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b04:	4b49      	ldr	r3, [pc, #292]	@ (8000c2c <HAL_ETH_MspInit+0x178>)
 8000b06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b08:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8000b0c:	61fb      	str	r3, [r7, #28]
 8000b0e:	69fb      	ldr	r3, [r7, #28]
 8000b10:	2300      	movs	r3, #0
 8000b12:	61bb      	str	r3, [r7, #24]
 8000b14:	4b45      	ldr	r3, [pc, #276]	@ (8000c2c <HAL_ETH_MspInit+0x178>)
 8000b16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b18:	4a44      	ldr	r2, [pc, #272]	@ (8000c2c <HAL_ETH_MspInit+0x178>)
 8000b1a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8000b1e:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b20:	4b42      	ldr	r3, [pc, #264]	@ (8000c2c <HAL_ETH_MspInit+0x178>)
 8000b22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b24:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8000b28:	61bb      	str	r3, [r7, #24]
 8000b2a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b2c:	2300      	movs	r3, #0
 8000b2e:	617b      	str	r3, [r7, #20]
 8000b30:	4b3e      	ldr	r3, [pc, #248]	@ (8000c2c <HAL_ETH_MspInit+0x178>)
 8000b32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b34:	4a3d      	ldr	r2, [pc, #244]	@ (8000c2c <HAL_ETH_MspInit+0x178>)
 8000b36:	f043 0304 	orr.w	r3, r3, #4
 8000b3a:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b3c:	4b3b      	ldr	r3, [pc, #236]	@ (8000c2c <HAL_ETH_MspInit+0x178>)
 8000b3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b40:	f003 0304 	and.w	r3, r3, #4
 8000b44:	617b      	str	r3, [r7, #20]
 8000b46:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b48:	2300      	movs	r3, #0
 8000b4a:	613b      	str	r3, [r7, #16]
 8000b4c:	4b37      	ldr	r3, [pc, #220]	@ (8000c2c <HAL_ETH_MspInit+0x178>)
 8000b4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b50:	4a36      	ldr	r2, [pc, #216]	@ (8000c2c <HAL_ETH_MspInit+0x178>)
 8000b52:	f043 0301 	orr.w	r3, r3, #1
 8000b56:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b58:	4b34      	ldr	r3, [pc, #208]	@ (8000c2c <HAL_ETH_MspInit+0x178>)
 8000b5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b5c:	f003 0301 	and.w	r3, r3, #1
 8000b60:	613b      	str	r3, [r7, #16]
 8000b62:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b64:	2300      	movs	r3, #0
 8000b66:	60fb      	str	r3, [r7, #12]
 8000b68:	4b30      	ldr	r3, [pc, #192]	@ (8000c2c <HAL_ETH_MspInit+0x178>)
 8000b6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b6c:	4a2f      	ldr	r2, [pc, #188]	@ (8000c2c <HAL_ETH_MspInit+0x178>)
 8000b6e:	f043 0302 	orr.w	r3, r3, #2
 8000b72:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b74:	4b2d      	ldr	r3, [pc, #180]	@ (8000c2c <HAL_ETH_MspInit+0x178>)
 8000b76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b78:	f003 0302 	and.w	r3, r3, #2
 8000b7c:	60fb      	str	r3, [r7, #12]
 8000b7e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000b80:	2300      	movs	r3, #0
 8000b82:	60bb      	str	r3, [r7, #8]
 8000b84:	4b29      	ldr	r3, [pc, #164]	@ (8000c2c <HAL_ETH_MspInit+0x178>)
 8000b86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b88:	4a28      	ldr	r2, [pc, #160]	@ (8000c2c <HAL_ETH_MspInit+0x178>)
 8000b8a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000b8e:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b90:	4b26      	ldr	r3, [pc, #152]	@ (8000c2c <HAL_ETH_MspInit+0x178>)
 8000b92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000b98:	60bb      	str	r3, [r7, #8]
 8000b9a:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8000b9c:	2332      	movs	r3, #50	@ 0x32
 8000b9e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ba0:	2302      	movs	r3, #2
 8000ba2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ba8:	2303      	movs	r3, #3
 8000baa:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000bac:	230b      	movs	r3, #11
 8000bae:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000bb0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000bb4:	4619      	mov	r1, r3
 8000bb6:	481e      	ldr	r0, [pc, #120]	@ (8000c30 <HAL_ETH_MspInit+0x17c>)
 8000bb8:	f000 fe90 	bl	80018dc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8000bbc:	2386      	movs	r3, #134	@ 0x86
 8000bbe:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bc0:	2302      	movs	r3, #2
 8000bc2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bc8:	2303      	movs	r3, #3
 8000bca:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000bcc:	230b      	movs	r3, #11
 8000bce:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bd0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000bd4:	4619      	mov	r1, r3
 8000bd6:	4817      	ldr	r0, [pc, #92]	@ (8000c34 <HAL_ETH_MspInit+0x180>)
 8000bd8:	f000 fe80 	bl	80018dc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8000bdc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000be0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000be2:	2302      	movs	r3, #2
 8000be4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000be6:	2300      	movs	r3, #0
 8000be8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bea:	2303      	movs	r3, #3
 8000bec:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000bee:	230b      	movs	r3, #11
 8000bf0:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8000bf2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000bf6:	4619      	mov	r1, r3
 8000bf8:	480f      	ldr	r0, [pc, #60]	@ (8000c38 <HAL_ETH_MspInit+0x184>)
 8000bfa:	f000 fe6f 	bl	80018dc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8000bfe:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8000c02:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c04:	2302      	movs	r3, #2
 8000c06:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c08:	2300      	movs	r3, #0
 8000c0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c0c:	2303      	movs	r3, #3
 8000c0e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000c10:	230b      	movs	r3, #11
 8000c12:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000c14:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c18:	4619      	mov	r1, r3
 8000c1a:	4808      	ldr	r0, [pc, #32]	@ (8000c3c <HAL_ETH_MspInit+0x188>)
 8000c1c:	f000 fe5e 	bl	80018dc <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 8000c20:	bf00      	nop
 8000c22:	3738      	adds	r7, #56	@ 0x38
 8000c24:	46bd      	mov	sp, r7
 8000c26:	bd80      	pop	{r7, pc}
 8000c28:	40028000 	.word	0x40028000
 8000c2c:	40023800 	.word	0x40023800
 8000c30:	40020800 	.word	0x40020800
 8000c34:	40020000 	.word	0x40020000
 8000c38:	40020400 	.word	0x40020400
 8000c3c:	40021800 	.word	0x40021800

08000c40 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b084      	sub	sp, #16
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	681b      	ldr	r3, [r3, #0]
 8000c4c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000c50:	d115      	bne.n	8000c7e <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000c52:	2300      	movs	r3, #0
 8000c54:	60fb      	str	r3, [r7, #12]
 8000c56:	4b0c      	ldr	r3, [pc, #48]	@ (8000c88 <HAL_TIM_Base_MspInit+0x48>)
 8000c58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c5a:	4a0b      	ldr	r2, [pc, #44]	@ (8000c88 <HAL_TIM_Base_MspInit+0x48>)
 8000c5c:	f043 0301 	orr.w	r3, r3, #1
 8000c60:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c62:	4b09      	ldr	r3, [pc, #36]	@ (8000c88 <HAL_TIM_Base_MspInit+0x48>)
 8000c64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c66:	f003 0301 	and.w	r3, r3, #1
 8000c6a:	60fb      	str	r3, [r7, #12]
 8000c6c:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8000c6e:	2200      	movs	r2, #0
 8000c70:	2105      	movs	r1, #5
 8000c72:	201c      	movs	r0, #28
 8000c74:	f000 fae0 	bl	8001238 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000c78:	201c      	movs	r0, #28
 8000c7a:	f000 faf9 	bl	8001270 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000c7e:	bf00      	nop
 8000c80:	3710      	adds	r7, #16
 8000c82:	46bd      	mov	sp, r7
 8000c84:	bd80      	pop	{r7, pc}
 8000c86:	bf00      	nop
 8000c88:	40023800 	.word	0x40023800

08000c8c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	b08a      	sub	sp, #40	@ 0x28
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c94:	f107 0314 	add.w	r3, r7, #20
 8000c98:	2200      	movs	r2, #0
 8000c9a:	601a      	str	r2, [r3, #0]
 8000c9c:	605a      	str	r2, [r3, #4]
 8000c9e:	609a      	str	r2, [r3, #8]
 8000ca0:	60da      	str	r2, [r3, #12]
 8000ca2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	4a19      	ldr	r2, [pc, #100]	@ (8000d10 <HAL_UART_MspInit+0x84>)
 8000caa:	4293      	cmp	r3, r2
 8000cac:	d12c      	bne.n	8000d08 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000cae:	2300      	movs	r3, #0
 8000cb0:	613b      	str	r3, [r7, #16]
 8000cb2:	4b18      	ldr	r3, [pc, #96]	@ (8000d14 <HAL_UART_MspInit+0x88>)
 8000cb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cb6:	4a17      	ldr	r2, [pc, #92]	@ (8000d14 <HAL_UART_MspInit+0x88>)
 8000cb8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000cbc:	6413      	str	r3, [r2, #64]	@ 0x40
 8000cbe:	4b15      	ldr	r3, [pc, #84]	@ (8000d14 <HAL_UART_MspInit+0x88>)
 8000cc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cc2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000cc6:	613b      	str	r3, [r7, #16]
 8000cc8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000cca:	2300      	movs	r3, #0
 8000ccc:	60fb      	str	r3, [r7, #12]
 8000cce:	4b11      	ldr	r3, [pc, #68]	@ (8000d14 <HAL_UART_MspInit+0x88>)
 8000cd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cd2:	4a10      	ldr	r2, [pc, #64]	@ (8000d14 <HAL_UART_MspInit+0x88>)
 8000cd4:	f043 0308 	orr.w	r3, r3, #8
 8000cd8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000cda:	4b0e      	ldr	r3, [pc, #56]	@ (8000d14 <HAL_UART_MspInit+0x88>)
 8000cdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cde:	f003 0308 	and.w	r3, r3, #8
 8000ce2:	60fb      	str	r3, [r7, #12]
 8000ce4:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8000ce6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000cea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cec:	2302      	movs	r3, #2
 8000cee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cf0:	2300      	movs	r3, #0
 8000cf2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cf4:	2303      	movs	r3, #3
 8000cf6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000cf8:	2307      	movs	r3, #7
 8000cfa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000cfc:	f107 0314 	add.w	r3, r7, #20
 8000d00:	4619      	mov	r1, r3
 8000d02:	4805      	ldr	r0, [pc, #20]	@ (8000d18 <HAL_UART_MspInit+0x8c>)
 8000d04:	f000 fdea 	bl	80018dc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000d08:	bf00      	nop
 8000d0a:	3728      	adds	r7, #40	@ 0x28
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	bd80      	pop	{r7, pc}
 8000d10:	40004800 	.word	0x40004800
 8000d14:	40023800 	.word	0x40023800
 8000d18:	40020c00 	.word	0x40020c00

08000d1c <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	b08a      	sub	sp, #40	@ 0x28
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d24:	f107 0314 	add.w	r3, r7, #20
 8000d28:	2200      	movs	r2, #0
 8000d2a:	601a      	str	r2, [r3, #0]
 8000d2c:	605a      	str	r2, [r3, #4]
 8000d2e:	609a      	str	r2, [r3, #8]
 8000d30:	60da      	str	r2, [r3, #12]
 8000d32:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000d3c:	d13f      	bne.n	8000dbe <HAL_PCD_MspInit+0xa2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d3e:	2300      	movs	r3, #0
 8000d40:	613b      	str	r3, [r7, #16]
 8000d42:	4b21      	ldr	r3, [pc, #132]	@ (8000dc8 <HAL_PCD_MspInit+0xac>)
 8000d44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d46:	4a20      	ldr	r2, [pc, #128]	@ (8000dc8 <HAL_PCD_MspInit+0xac>)
 8000d48:	f043 0301 	orr.w	r3, r3, #1
 8000d4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d4e:	4b1e      	ldr	r3, [pc, #120]	@ (8000dc8 <HAL_PCD_MspInit+0xac>)
 8000d50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d52:	f003 0301 	and.w	r3, r3, #1
 8000d56:	613b      	str	r3, [r7, #16]
 8000d58:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8000d5a:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8000d5e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d60:	2302      	movs	r3, #2
 8000d62:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d64:	2300      	movs	r3, #0
 8000d66:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d68:	2303      	movs	r3, #3
 8000d6a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000d6c:	230a      	movs	r3, #10
 8000d6e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d70:	f107 0314 	add.w	r3, r7, #20
 8000d74:	4619      	mov	r1, r3
 8000d76:	4815      	ldr	r0, [pc, #84]	@ (8000dcc <HAL_PCD_MspInit+0xb0>)
 8000d78:	f000 fdb0 	bl	80018dc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8000d7c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000d80:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d82:	2300      	movs	r3, #0
 8000d84:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d86:	2300      	movs	r3, #0
 8000d88:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000d8a:	f107 0314 	add.w	r3, r7, #20
 8000d8e:	4619      	mov	r1, r3
 8000d90:	480e      	ldr	r0, [pc, #56]	@ (8000dcc <HAL_PCD_MspInit+0xb0>)
 8000d92:	f000 fda3 	bl	80018dc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8000d96:	4b0c      	ldr	r3, [pc, #48]	@ (8000dc8 <HAL_PCD_MspInit+0xac>)
 8000d98:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000d9a:	4a0b      	ldr	r2, [pc, #44]	@ (8000dc8 <HAL_PCD_MspInit+0xac>)
 8000d9c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000da0:	6353      	str	r3, [r2, #52]	@ 0x34
 8000da2:	2300      	movs	r3, #0
 8000da4:	60fb      	str	r3, [r7, #12]
 8000da6:	4b08      	ldr	r3, [pc, #32]	@ (8000dc8 <HAL_PCD_MspInit+0xac>)
 8000da8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000daa:	4a07      	ldr	r2, [pc, #28]	@ (8000dc8 <HAL_PCD_MspInit+0xac>)
 8000dac:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000db0:	6453      	str	r3, [r2, #68]	@ 0x44
 8000db2:	4b05      	ldr	r3, [pc, #20]	@ (8000dc8 <HAL_PCD_MspInit+0xac>)
 8000db4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000db6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000dba:	60fb      	str	r3, [r7, #12]
 8000dbc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8000dbe:	bf00      	nop
 8000dc0:	3728      	adds	r7, #40	@ 0x28
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	bd80      	pop	{r7, pc}
 8000dc6:	bf00      	nop
 8000dc8:	40023800 	.word	0x40023800
 8000dcc:	40020000 	.word	0x40020000

08000dd0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	b08c      	sub	sp, #48	@ 0x30
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8000dd8:	2300      	movs	r3, #0
 8000dda:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8000ddc:	2300      	movs	r3, #0
 8000dde:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000de0:	2300      	movs	r3, #0
 8000de2:	60bb      	str	r3, [r7, #8]
 8000de4:	4b2f      	ldr	r3, [pc, #188]	@ (8000ea4 <HAL_InitTick+0xd4>)
 8000de6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000de8:	4a2e      	ldr	r2, [pc, #184]	@ (8000ea4 <HAL_InitTick+0xd4>)
 8000dea:	f043 0301 	orr.w	r3, r3, #1
 8000dee:	6453      	str	r3, [r2, #68]	@ 0x44
 8000df0:	4b2c      	ldr	r3, [pc, #176]	@ (8000ea4 <HAL_InitTick+0xd4>)
 8000df2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000df4:	f003 0301 	and.w	r3, r3, #1
 8000df8:	60bb      	str	r3, [r7, #8]
 8000dfa:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000dfc:	f107 020c 	add.w	r2, r7, #12
 8000e00:	f107 0310 	add.w	r3, r7, #16
 8000e04:	4611      	mov	r1, r2
 8000e06:	4618      	mov	r0, r3
 8000e08:	f001 fcd4 	bl	80027b4 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8000e0c:	f001 fcbe 	bl	800278c <HAL_RCC_GetPCLK2Freq>
 8000e10:	4603      	mov	r3, r0
 8000e12:	005b      	lsls	r3, r3, #1
 8000e14:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000e16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000e18:	4a23      	ldr	r2, [pc, #140]	@ (8000ea8 <HAL_InitTick+0xd8>)
 8000e1a:	fba2 2303 	umull	r2, r3, r2, r3
 8000e1e:	0c9b      	lsrs	r3, r3, #18
 8000e20:	3b01      	subs	r3, #1
 8000e22:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000e24:	4b21      	ldr	r3, [pc, #132]	@ (8000eac <HAL_InitTick+0xdc>)
 8000e26:	4a22      	ldr	r2, [pc, #136]	@ (8000eb0 <HAL_InitTick+0xe0>)
 8000e28:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000e2a:	4b20      	ldr	r3, [pc, #128]	@ (8000eac <HAL_InitTick+0xdc>)
 8000e2c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000e30:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000e32:	4a1e      	ldr	r2, [pc, #120]	@ (8000eac <HAL_InitTick+0xdc>)
 8000e34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e36:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000e38:	4b1c      	ldr	r3, [pc, #112]	@ (8000eac <HAL_InitTick+0xdc>)
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e3e:	4b1b      	ldr	r3, [pc, #108]	@ (8000eac <HAL_InitTick+0xdc>)
 8000e40:	2200      	movs	r2, #0
 8000e42:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e44:	4b19      	ldr	r3, [pc, #100]	@ (8000eac <HAL_InitTick+0xdc>)
 8000e46:	2200      	movs	r2, #0
 8000e48:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8000e4a:	4818      	ldr	r0, [pc, #96]	@ (8000eac <HAL_InitTick+0xdc>)
 8000e4c:	f001 fce4 	bl	8002818 <HAL_TIM_Base_Init>
 8000e50:	4603      	mov	r3, r0
 8000e52:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8000e56:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d11b      	bne.n	8000e96 <HAL_InitTick+0xc6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8000e5e:	4813      	ldr	r0, [pc, #76]	@ (8000eac <HAL_InitTick+0xdc>)
 8000e60:	f001 fd2a 	bl	80028b8 <HAL_TIM_Base_Start_IT>
 8000e64:	4603      	mov	r3, r0
 8000e66:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8000e6a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d111      	bne.n	8000e96 <HAL_InitTick+0xc6>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8000e72:	2019      	movs	r0, #25
 8000e74:	f000 f9fc 	bl	8001270 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	2b0f      	cmp	r3, #15
 8000e7c:	d808      	bhi.n	8000e90 <HAL_InitTick+0xc0>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8000e7e:	2200      	movs	r2, #0
 8000e80:	6879      	ldr	r1, [r7, #4]
 8000e82:	2019      	movs	r0, #25
 8000e84:	f000 f9d8 	bl	8001238 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000e88:	4a0a      	ldr	r2, [pc, #40]	@ (8000eb4 <HAL_InitTick+0xe4>)
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	6013      	str	r3, [r2, #0]
 8000e8e:	e002      	b.n	8000e96 <HAL_InitTick+0xc6>
      }
      else
      {
        status = HAL_ERROR;
 8000e90:	2301      	movs	r3, #1
 8000e92:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000e96:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8000e9a:	4618      	mov	r0, r3
 8000e9c:	3730      	adds	r7, #48	@ 0x30
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	bd80      	pop	{r7, pc}
 8000ea2:	bf00      	nop
 8000ea4:	40023800 	.word	0x40023800
 8000ea8:	431bde83 	.word	0x431bde83
 8000eac:	20000848 	.word	0x20000848
 8000eb0:	40010000 	.word	0x40010000
 8000eb4:	20000004 	.word	0x20000004

08000eb8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000eb8:	b480      	push	{r7}
 8000eba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000ebc:	bf00      	nop
 8000ebe:	e7fd      	b.n	8000ebc <NMI_Handler+0x4>

08000ec0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ec0:	b480      	push	{r7}
 8000ec2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ec4:	bf00      	nop
 8000ec6:	e7fd      	b.n	8000ec4 <HardFault_Handler+0x4>

08000ec8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ec8:	b480      	push	{r7}
 8000eca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ecc:	bf00      	nop
 8000ece:	e7fd      	b.n	8000ecc <MemManage_Handler+0x4>

08000ed0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ed0:	b480      	push	{r7}
 8000ed2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ed4:	bf00      	nop
 8000ed6:	e7fd      	b.n	8000ed4 <BusFault_Handler+0x4>

08000ed8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ed8:	b480      	push	{r7}
 8000eda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000edc:	bf00      	nop
 8000ede:	e7fd      	b.n	8000edc <UsageFault_Handler+0x4>

08000ee0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ee0:	b480      	push	{r7}
 8000ee2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ee4:	bf00      	nop
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eec:	4770      	bx	lr
	...

08000ef0 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000ef4:	4802      	ldr	r0, [pc, #8]	@ (8000f00 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8000ef6:	f001 fd4f 	bl	8002998 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000efa:	bf00      	nop
 8000efc:	bd80      	pop	{r7, pc}
 8000efe:	bf00      	nop
 8000f00:	20000848 	.word	0x20000848

08000f04 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000f08:	4802      	ldr	r0, [pc, #8]	@ (8000f14 <TIM2_IRQHandler+0x10>)
 8000f0a:	f001 fd45 	bl	8002998 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000f0e:	bf00      	nop
 8000f10:	bd80      	pop	{r7, pc}
 8000f12:	bf00      	nop
 8000f14:	200002c8 	.word	0x200002c8

08000f18 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b086      	sub	sp, #24
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f20:	4a14      	ldr	r2, [pc, #80]	@ (8000f74 <_sbrk+0x5c>)
 8000f22:	4b15      	ldr	r3, [pc, #84]	@ (8000f78 <_sbrk+0x60>)
 8000f24:	1ad3      	subs	r3, r2, r3
 8000f26:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f28:	697b      	ldr	r3, [r7, #20]
 8000f2a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f2c:	4b13      	ldr	r3, [pc, #76]	@ (8000f7c <_sbrk+0x64>)
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d102      	bne.n	8000f3a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f34:	4b11      	ldr	r3, [pc, #68]	@ (8000f7c <_sbrk+0x64>)
 8000f36:	4a12      	ldr	r2, [pc, #72]	@ (8000f80 <_sbrk+0x68>)
 8000f38:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f3a:	4b10      	ldr	r3, [pc, #64]	@ (8000f7c <_sbrk+0x64>)
 8000f3c:	681a      	ldr	r2, [r3, #0]
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	4413      	add	r3, r2
 8000f42:	693a      	ldr	r2, [r7, #16]
 8000f44:	429a      	cmp	r2, r3
 8000f46:	d207      	bcs.n	8000f58 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f48:	f004 fdd6 	bl	8005af8 <__errno>
 8000f4c:	4603      	mov	r3, r0
 8000f4e:	220c      	movs	r2, #12
 8000f50:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f52:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000f56:	e009      	b.n	8000f6c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f58:	4b08      	ldr	r3, [pc, #32]	@ (8000f7c <_sbrk+0x64>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f5e:	4b07      	ldr	r3, [pc, #28]	@ (8000f7c <_sbrk+0x64>)
 8000f60:	681a      	ldr	r2, [r3, #0]
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	4413      	add	r3, r2
 8000f66:	4a05      	ldr	r2, [pc, #20]	@ (8000f7c <_sbrk+0x64>)
 8000f68:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f6a:	68fb      	ldr	r3, [r7, #12]
}
 8000f6c:	4618      	mov	r0, r3
 8000f6e:	3718      	adds	r7, #24
 8000f70:	46bd      	mov	sp, r7
 8000f72:	bd80      	pop	{r7, pc}
 8000f74:	20030000 	.word	0x20030000
 8000f78:	00000400 	.word	0x00000400
 8000f7c:	20000890 	.word	0x20000890
 8000f80:	20004840 	.word	0x20004840

08000f84 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000f84:	b480      	push	{r7}
 8000f86:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000f88:	4b06      	ldr	r3, [pc, #24]	@ (8000fa4 <SystemInit+0x20>)
 8000f8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000f8e:	4a05      	ldr	r2, [pc, #20]	@ (8000fa4 <SystemInit+0x20>)
 8000f90:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000f94:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000f98:	bf00      	nop
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa0:	4770      	bx	lr
 8000fa2:	bf00      	nop
 8000fa4:	e000ed00 	.word	0xe000ed00

08000fa8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8000fa8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000fe0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000fac:	f7ff ffea 	bl	8000f84 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000fb0:	480c      	ldr	r0, [pc, #48]	@ (8000fe4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000fb2:	490d      	ldr	r1, [pc, #52]	@ (8000fe8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000fb4:	4a0d      	ldr	r2, [pc, #52]	@ (8000fec <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000fb6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000fb8:	e002      	b.n	8000fc0 <LoopCopyDataInit>

08000fba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000fba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000fbc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000fbe:	3304      	adds	r3, #4

08000fc0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000fc0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000fc2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000fc4:	d3f9      	bcc.n	8000fba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000fc6:	4a0a      	ldr	r2, [pc, #40]	@ (8000ff0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000fc8:	4c0a      	ldr	r4, [pc, #40]	@ (8000ff4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000fca:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000fcc:	e001      	b.n	8000fd2 <LoopFillZerobss>

08000fce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000fce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000fd0:	3204      	adds	r2, #4

08000fd2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000fd2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000fd4:	d3fb      	bcc.n	8000fce <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000fd6:	f004 fd95 	bl	8005b04 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000fda:	f7ff fad9 	bl	8000590 <main>
  bx  lr    
 8000fde:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8000fe0:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8000fe4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000fe8:	20000084 	.word	0x20000084
  ldr r2, =_sidata
 8000fec:	08006ac0 	.word	0x08006ac0
  ldr r2, =_sbss
 8000ff0:	20000084 	.word	0x20000084
  ldr r4, =_ebss
 8000ff4:	20004840 	.word	0x20004840

08000ff8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000ff8:	e7fe      	b.n	8000ff8 <ADC_IRQHandler>
	...

08000ffc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001000:	4b0e      	ldr	r3, [pc, #56]	@ (800103c <HAL_Init+0x40>)
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	4a0d      	ldr	r2, [pc, #52]	@ (800103c <HAL_Init+0x40>)
 8001006:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800100a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800100c:	4b0b      	ldr	r3, [pc, #44]	@ (800103c <HAL_Init+0x40>)
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	4a0a      	ldr	r2, [pc, #40]	@ (800103c <HAL_Init+0x40>)
 8001012:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001016:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001018:	4b08      	ldr	r3, [pc, #32]	@ (800103c <HAL_Init+0x40>)
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	4a07      	ldr	r2, [pc, #28]	@ (800103c <HAL_Init+0x40>)
 800101e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001022:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001024:	2003      	movs	r0, #3
 8001026:	f000 f8fc 	bl	8001222 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800102a:	200f      	movs	r0, #15
 800102c:	f7ff fed0 	bl	8000dd0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001030:	f7ff fd14 	bl	8000a5c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001034:	2300      	movs	r3, #0
}
 8001036:	4618      	mov	r0, r3
 8001038:	bd80      	pop	{r7, pc}
 800103a:	bf00      	nop
 800103c:	40023c00 	.word	0x40023c00

08001040 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001040:	b480      	push	{r7}
 8001042:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001044:	4b06      	ldr	r3, [pc, #24]	@ (8001060 <HAL_IncTick+0x20>)
 8001046:	781b      	ldrb	r3, [r3, #0]
 8001048:	461a      	mov	r2, r3
 800104a:	4b06      	ldr	r3, [pc, #24]	@ (8001064 <HAL_IncTick+0x24>)
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	4413      	add	r3, r2
 8001050:	4a04      	ldr	r2, [pc, #16]	@ (8001064 <HAL_IncTick+0x24>)
 8001052:	6013      	str	r3, [r2, #0]
}
 8001054:	bf00      	nop
 8001056:	46bd      	mov	sp, r7
 8001058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105c:	4770      	bx	lr
 800105e:	bf00      	nop
 8001060:	20000008 	.word	0x20000008
 8001064:	20000894 	.word	0x20000894

08001068 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001068:	b480      	push	{r7}
 800106a:	af00      	add	r7, sp, #0
  return uwTick;
 800106c:	4b03      	ldr	r3, [pc, #12]	@ (800107c <HAL_GetTick+0x14>)
 800106e:	681b      	ldr	r3, [r3, #0]
}
 8001070:	4618      	mov	r0, r3
 8001072:	46bd      	mov	sp, r7
 8001074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001078:	4770      	bx	lr
 800107a:	bf00      	nop
 800107c:	20000894 	.word	0x20000894

08001080 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	b084      	sub	sp, #16
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001088:	f7ff ffee 	bl	8001068 <HAL_GetTick>
 800108c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001092:	68fb      	ldr	r3, [r7, #12]
 8001094:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001098:	d005      	beq.n	80010a6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800109a:	4b0a      	ldr	r3, [pc, #40]	@ (80010c4 <HAL_Delay+0x44>)
 800109c:	781b      	ldrb	r3, [r3, #0]
 800109e:	461a      	mov	r2, r3
 80010a0:	68fb      	ldr	r3, [r7, #12]
 80010a2:	4413      	add	r3, r2
 80010a4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80010a6:	bf00      	nop
 80010a8:	f7ff ffde 	bl	8001068 <HAL_GetTick>
 80010ac:	4602      	mov	r2, r0
 80010ae:	68bb      	ldr	r3, [r7, #8]
 80010b0:	1ad3      	subs	r3, r2, r3
 80010b2:	68fa      	ldr	r2, [r7, #12]
 80010b4:	429a      	cmp	r2, r3
 80010b6:	d8f7      	bhi.n	80010a8 <HAL_Delay+0x28>
  {
  }
}
 80010b8:	bf00      	nop
 80010ba:	bf00      	nop
 80010bc:	3710      	adds	r7, #16
 80010be:	46bd      	mov	sp, r7
 80010c0:	bd80      	pop	{r7, pc}
 80010c2:	bf00      	nop
 80010c4:	20000008 	.word	0x20000008

080010c8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010c8:	b480      	push	{r7}
 80010ca:	b085      	sub	sp, #20
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	f003 0307 	and.w	r3, r3, #7
 80010d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80010d8:	4b0c      	ldr	r3, [pc, #48]	@ (800110c <__NVIC_SetPriorityGrouping+0x44>)
 80010da:	68db      	ldr	r3, [r3, #12]
 80010dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80010de:	68ba      	ldr	r2, [r7, #8]
 80010e0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80010e4:	4013      	ands	r3, r2
 80010e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80010e8:	68fb      	ldr	r3, [r7, #12]
 80010ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80010ec:	68bb      	ldr	r3, [r7, #8]
 80010ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80010f0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80010f4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80010f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80010fa:	4a04      	ldr	r2, [pc, #16]	@ (800110c <__NVIC_SetPriorityGrouping+0x44>)
 80010fc:	68bb      	ldr	r3, [r7, #8]
 80010fe:	60d3      	str	r3, [r2, #12]
}
 8001100:	bf00      	nop
 8001102:	3714      	adds	r7, #20
 8001104:	46bd      	mov	sp, r7
 8001106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110a:	4770      	bx	lr
 800110c:	e000ed00 	.word	0xe000ed00

08001110 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001110:	b480      	push	{r7}
 8001112:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001114:	4b04      	ldr	r3, [pc, #16]	@ (8001128 <__NVIC_GetPriorityGrouping+0x18>)
 8001116:	68db      	ldr	r3, [r3, #12]
 8001118:	0a1b      	lsrs	r3, r3, #8
 800111a:	f003 0307 	and.w	r3, r3, #7
}
 800111e:	4618      	mov	r0, r3
 8001120:	46bd      	mov	sp, r7
 8001122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001126:	4770      	bx	lr
 8001128:	e000ed00 	.word	0xe000ed00

0800112c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800112c:	b480      	push	{r7}
 800112e:	b083      	sub	sp, #12
 8001130:	af00      	add	r7, sp, #0
 8001132:	4603      	mov	r3, r0
 8001134:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001136:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800113a:	2b00      	cmp	r3, #0
 800113c:	db0b      	blt.n	8001156 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800113e:	79fb      	ldrb	r3, [r7, #7]
 8001140:	f003 021f 	and.w	r2, r3, #31
 8001144:	4907      	ldr	r1, [pc, #28]	@ (8001164 <__NVIC_EnableIRQ+0x38>)
 8001146:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800114a:	095b      	lsrs	r3, r3, #5
 800114c:	2001      	movs	r0, #1
 800114e:	fa00 f202 	lsl.w	r2, r0, r2
 8001152:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001156:	bf00      	nop
 8001158:	370c      	adds	r7, #12
 800115a:	46bd      	mov	sp, r7
 800115c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001160:	4770      	bx	lr
 8001162:	bf00      	nop
 8001164:	e000e100 	.word	0xe000e100

08001168 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001168:	b480      	push	{r7}
 800116a:	b083      	sub	sp, #12
 800116c:	af00      	add	r7, sp, #0
 800116e:	4603      	mov	r3, r0
 8001170:	6039      	str	r1, [r7, #0]
 8001172:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001174:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001178:	2b00      	cmp	r3, #0
 800117a:	db0a      	blt.n	8001192 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800117c:	683b      	ldr	r3, [r7, #0]
 800117e:	b2da      	uxtb	r2, r3
 8001180:	490c      	ldr	r1, [pc, #48]	@ (80011b4 <__NVIC_SetPriority+0x4c>)
 8001182:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001186:	0112      	lsls	r2, r2, #4
 8001188:	b2d2      	uxtb	r2, r2
 800118a:	440b      	add	r3, r1
 800118c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001190:	e00a      	b.n	80011a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001192:	683b      	ldr	r3, [r7, #0]
 8001194:	b2da      	uxtb	r2, r3
 8001196:	4908      	ldr	r1, [pc, #32]	@ (80011b8 <__NVIC_SetPriority+0x50>)
 8001198:	79fb      	ldrb	r3, [r7, #7]
 800119a:	f003 030f 	and.w	r3, r3, #15
 800119e:	3b04      	subs	r3, #4
 80011a0:	0112      	lsls	r2, r2, #4
 80011a2:	b2d2      	uxtb	r2, r2
 80011a4:	440b      	add	r3, r1
 80011a6:	761a      	strb	r2, [r3, #24]
}
 80011a8:	bf00      	nop
 80011aa:	370c      	adds	r7, #12
 80011ac:	46bd      	mov	sp, r7
 80011ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b2:	4770      	bx	lr
 80011b4:	e000e100 	.word	0xe000e100
 80011b8:	e000ed00 	.word	0xe000ed00

080011bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80011bc:	b480      	push	{r7}
 80011be:	b089      	sub	sp, #36	@ 0x24
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	60f8      	str	r0, [r7, #12]
 80011c4:	60b9      	str	r1, [r7, #8]
 80011c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80011c8:	68fb      	ldr	r3, [r7, #12]
 80011ca:	f003 0307 	and.w	r3, r3, #7
 80011ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80011d0:	69fb      	ldr	r3, [r7, #28]
 80011d2:	f1c3 0307 	rsb	r3, r3, #7
 80011d6:	2b04      	cmp	r3, #4
 80011d8:	bf28      	it	cs
 80011da:	2304      	movcs	r3, #4
 80011dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80011de:	69fb      	ldr	r3, [r7, #28]
 80011e0:	3304      	adds	r3, #4
 80011e2:	2b06      	cmp	r3, #6
 80011e4:	d902      	bls.n	80011ec <NVIC_EncodePriority+0x30>
 80011e6:	69fb      	ldr	r3, [r7, #28]
 80011e8:	3b03      	subs	r3, #3
 80011ea:	e000      	b.n	80011ee <NVIC_EncodePriority+0x32>
 80011ec:	2300      	movs	r3, #0
 80011ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011f0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80011f4:	69bb      	ldr	r3, [r7, #24]
 80011f6:	fa02 f303 	lsl.w	r3, r2, r3
 80011fa:	43da      	mvns	r2, r3
 80011fc:	68bb      	ldr	r3, [r7, #8]
 80011fe:	401a      	ands	r2, r3
 8001200:	697b      	ldr	r3, [r7, #20]
 8001202:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001204:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001208:	697b      	ldr	r3, [r7, #20]
 800120a:	fa01 f303 	lsl.w	r3, r1, r3
 800120e:	43d9      	mvns	r1, r3
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001214:	4313      	orrs	r3, r2
         );
}
 8001216:	4618      	mov	r0, r3
 8001218:	3724      	adds	r7, #36	@ 0x24
 800121a:	46bd      	mov	sp, r7
 800121c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001220:	4770      	bx	lr

08001222 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001222:	b580      	push	{r7, lr}
 8001224:	b082      	sub	sp, #8
 8001226:	af00      	add	r7, sp, #0
 8001228:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800122a:	6878      	ldr	r0, [r7, #4]
 800122c:	f7ff ff4c 	bl	80010c8 <__NVIC_SetPriorityGrouping>
}
 8001230:	bf00      	nop
 8001232:	3708      	adds	r7, #8
 8001234:	46bd      	mov	sp, r7
 8001236:	bd80      	pop	{r7, pc}

08001238 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001238:	b580      	push	{r7, lr}
 800123a:	b086      	sub	sp, #24
 800123c:	af00      	add	r7, sp, #0
 800123e:	4603      	mov	r3, r0
 8001240:	60b9      	str	r1, [r7, #8]
 8001242:	607a      	str	r2, [r7, #4]
 8001244:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001246:	2300      	movs	r3, #0
 8001248:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800124a:	f7ff ff61 	bl	8001110 <__NVIC_GetPriorityGrouping>
 800124e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001250:	687a      	ldr	r2, [r7, #4]
 8001252:	68b9      	ldr	r1, [r7, #8]
 8001254:	6978      	ldr	r0, [r7, #20]
 8001256:	f7ff ffb1 	bl	80011bc <NVIC_EncodePriority>
 800125a:	4602      	mov	r2, r0
 800125c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001260:	4611      	mov	r1, r2
 8001262:	4618      	mov	r0, r3
 8001264:	f7ff ff80 	bl	8001168 <__NVIC_SetPriority>
}
 8001268:	bf00      	nop
 800126a:	3718      	adds	r7, #24
 800126c:	46bd      	mov	sp, r7
 800126e:	bd80      	pop	{r7, pc}

08001270 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b082      	sub	sp, #8
 8001274:	af00      	add	r7, sp, #0
 8001276:	4603      	mov	r3, r0
 8001278:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800127a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800127e:	4618      	mov	r0, r3
 8001280:	f7ff ff54 	bl	800112c <__NVIC_EnableIRQ>
}
 8001284:	bf00      	nop
 8001286:	3708      	adds	r7, #8
 8001288:	46bd      	mov	sp, r7
 800128a:	bd80      	pop	{r7, pc}

0800128c <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b084      	sub	sp, #16
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	2b00      	cmp	r3, #0
 8001298:	d101      	bne.n	800129e <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 800129a:	2301      	movs	r3, #1
 800129c:	e06c      	b.n	8001378 <HAL_ETH_Init+0xec>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d106      	bne.n	80012b6 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	2223      	movs	r2, #35	@ 0x23
 80012ac:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 80012b0:	6878      	ldr	r0, [r7, #4]
 80012b2:	f7ff fbff 	bl	8000ab4 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012b6:	2300      	movs	r3, #0
 80012b8:	60bb      	str	r3, [r7, #8]
 80012ba:	4b31      	ldr	r3, [pc, #196]	@ (8001380 <HAL_ETH_Init+0xf4>)
 80012bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012be:	4a30      	ldr	r2, [pc, #192]	@ (8001380 <HAL_ETH_Init+0xf4>)
 80012c0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80012c4:	6453      	str	r3, [r2, #68]	@ 0x44
 80012c6:	4b2e      	ldr	r3, [pc, #184]	@ (8001380 <HAL_ETH_Init+0xf4>)
 80012c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012ca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80012ce:	60bb      	str	r3, [r7, #8]
 80012d0:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 80012d2:	4b2c      	ldr	r3, [pc, #176]	@ (8001384 <HAL_ETH_Init+0xf8>)
 80012d4:	685b      	ldr	r3, [r3, #4]
 80012d6:	4a2b      	ldr	r2, [pc, #172]	@ (8001384 <HAL_ETH_Init+0xf8>)
 80012d8:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80012dc:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 80012de:	4b29      	ldr	r3, [pc, #164]	@ (8001384 <HAL_ETH_Init+0xf8>)
 80012e0:	685a      	ldr	r2, [r3, #4]
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	689b      	ldr	r3, [r3, #8]
 80012e6:	4927      	ldr	r1, [pc, #156]	@ (8001384 <HAL_ETH_Init+0xf8>)
 80012e8:	4313      	orrs	r3, r2
 80012ea:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 80012ec:	4b25      	ldr	r3, [pc, #148]	@ (8001384 <HAL_ETH_Init+0xf8>)
 80012ee:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	687a      	ldr	r2, [r7, #4]
 80012fc:	6812      	ldr	r2, [r2, #0]
 80012fe:	f043 0301 	orr.w	r3, r3, #1
 8001302:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001306:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001308:	f7ff feae 	bl	8001068 <HAL_GetTick>
 800130c:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 800130e:	e011      	b.n	8001334 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8001310:	f7ff feaa 	bl	8001068 <HAL_GetTick>
 8001314:	4602      	mov	r2, r0
 8001316:	68fb      	ldr	r3, [r7, #12]
 8001318:	1ad3      	subs	r3, r2, r3
 800131a:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800131e:	d909      	bls.n	8001334 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	2204      	movs	r2, #4
 8001324:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	22e0      	movs	r2, #224	@ 0xe0
 800132c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 8001330:	2301      	movs	r3, #1
 8001332:	e021      	b.n	8001378 <HAL_ETH_Init+0xec>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	f003 0301 	and.w	r3, r3, #1
 8001342:	2b00      	cmp	r3, #0
 8001344:	d1e4      	bne.n	8001310 <HAL_ETH_Init+0x84>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8001346:	6878      	ldr	r0, [r7, #4]
 8001348:	f000 f958 	bl	80015fc <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 800134c:	6878      	ldr	r0, [r7, #4]
 800134e:	f000 f9ff 	bl	8001750 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8001352:	6878      	ldr	r0, [r7, #4]
 8001354:	f000 fa55 	bl	8001802 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	685b      	ldr	r3, [r3, #4]
 800135c:	461a      	mov	r2, r3
 800135e:	2100      	movs	r1, #0
 8001360:	6878      	ldr	r0, [r7, #4]
 8001362:	f000 f9bd 	bl	80016e0 <ETH_MACAddressConfig>

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	2200      	movs	r2, #0
 800136a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	2210      	movs	r2, #16
 8001372:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8001376:	2300      	movs	r3, #0
}
 8001378:	4618      	mov	r0, r3
 800137a:	3710      	adds	r7, #16
 800137c:	46bd      	mov	sp, r7
 800137e:	bd80      	pop	{r7, pc}
 8001380:	40023800 	.word	0x40023800
 8001384:	40013800 	.word	0x40013800

08001388 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b084      	sub	sp, #16
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]
 8001390:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	60fb      	str	r3, [r7, #12]
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 800139a:	68fa      	ldr	r2, [r7, #12]
 800139c:	4b51      	ldr	r3, [pc, #324]	@ (80014e4 <ETH_SetMACConfig+0x15c>)
 800139e:	4013      	ands	r3, r2
 80013a0:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80013a2:	683b      	ldr	r3, [r7, #0]
 80013a4:	7c1b      	ldrb	r3, [r3, #16]
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d102      	bne.n	80013b0 <ETH_SetMACConfig+0x28>
 80013aa:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80013ae:	e000      	b.n	80013b2 <ETH_SetMACConfig+0x2a>
 80013b0:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 80013b2:	683b      	ldr	r3, [r7, #0]
 80013b4:	7c5b      	ldrb	r3, [r3, #17]
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d102      	bne.n	80013c0 <ETH_SetMACConfig+0x38>
 80013ba:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80013be:	e000      	b.n	80013c2 <ETH_SetMACConfig+0x3a>
 80013c0:	2300      	movs	r3, #0
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80013c2:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 80013c4:	683b      	ldr	r3, [r7, #0]
 80013c6:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 80013c8:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 80013ca:	683b      	ldr	r3, [r7, #0]
 80013cc:	7fdb      	ldrb	r3, [r3, #31]
 80013ce:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 80013d0:	431a      	orrs	r2, r3
                        macconf->Speed |
 80013d2:	683b      	ldr	r3, [r7, #0]
 80013d4:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 80013d6:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 80013d8:	683a      	ldr	r2, [r7, #0]
 80013da:	7f92      	ldrb	r2, [r2, #30]
 80013dc:	2a00      	cmp	r2, #0
 80013de:	d102      	bne.n	80013e6 <ETH_SetMACConfig+0x5e>
 80013e0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80013e4:	e000      	b.n	80013e8 <ETH_SetMACConfig+0x60>
 80013e6:	2200      	movs	r2, #0
                        macconf->Speed |
 80013e8:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 80013ea:	683b      	ldr	r3, [r7, #0]
 80013ec:	7f1b      	ldrb	r3, [r3, #28]
 80013ee:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 80013f0:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 80013f2:	683b      	ldr	r3, [r7, #0]
 80013f4:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 80013f6:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 80013f8:	683b      	ldr	r3, [r7, #0]
 80013fa:	791b      	ldrb	r3, [r3, #4]
 80013fc:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 80013fe:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8001400:	683a      	ldr	r2, [r7, #0]
 8001402:	f892 2020 	ldrb.w	r2, [r2, #32]
 8001406:	2a00      	cmp	r2, #0
 8001408:	d102      	bne.n	8001410 <ETH_SetMACConfig+0x88>
 800140a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800140e:	e000      	b.n	8001412 <ETH_SetMACConfig+0x8a>
 8001410:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8001412:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8001414:	683b      	ldr	r3, [r7, #0]
 8001416:	7bdb      	ldrb	r3, [r3, #15]
 8001418:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 800141a:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 800141c:	683b      	ldr	r3, [r7, #0]
 800141e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8001420:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8001422:	683b      	ldr	r3, [r7, #0]
 8001424:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8001428:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 800142a:	4313      	orrs	r3, r2
 800142c:	68fa      	ldr	r2, [r7, #12]
 800142e:	4313      	orrs	r3, r2
 8001430:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	68fa      	ldr	r2, [r7, #12]
 8001438:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001442:	2001      	movs	r0, #1
 8001444:	f7ff fe1c 	bl	8001080 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	68fa      	ldr	r2, [r7, #12]
 800144e:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	699b      	ldr	r3, [r3, #24]
 8001456:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8001458:	68fa      	ldr	r2, [r7, #12]
 800145a:	f64f 7341 	movw	r3, #65345	@ 0xff41
 800145e:	4013      	ands	r3, r2
 8001460:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8001462:	683b      	ldr	r3, [r7, #0]
 8001464:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001466:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8001468:	683a      	ldr	r2, [r7, #0]
 800146a:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 800146e:	2a00      	cmp	r2, #0
 8001470:	d101      	bne.n	8001476 <ETH_SetMACConfig+0xee>
 8001472:	2280      	movs	r2, #128	@ 0x80
 8001474:	e000      	b.n	8001478 <ETH_SetMACConfig+0xf0>
 8001476:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8001478:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 800147a:	683b      	ldr	r3, [r7, #0]
 800147c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 800147e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8001480:	683a      	ldr	r2, [r7, #0]
 8001482:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 8001486:	2a01      	cmp	r2, #1
 8001488:	d101      	bne.n	800148e <ETH_SetMACConfig+0x106>
 800148a:	2208      	movs	r2, #8
 800148c:	e000      	b.n	8001490 <ETH_SetMACConfig+0x108>
 800148e:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8001490:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8001492:	683a      	ldr	r2, [r7, #0]
 8001494:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 8001498:	2a01      	cmp	r2, #1
 800149a:	d101      	bne.n	80014a0 <ETH_SetMACConfig+0x118>
 800149c:	2204      	movs	r2, #4
 800149e:	e000      	b.n	80014a2 <ETH_SetMACConfig+0x11a>
 80014a0:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 80014a2:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 80014a4:	683a      	ldr	r2, [r7, #0]
 80014a6:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 80014aa:	2a01      	cmp	r2, #1
 80014ac:	d101      	bne.n	80014b2 <ETH_SetMACConfig+0x12a>
 80014ae:	2202      	movs	r2, #2
 80014b0:	e000      	b.n	80014b4 <ETH_SetMACConfig+0x12c>
 80014b2:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80014b4:	4313      	orrs	r3, r2
 80014b6:	68fa      	ldr	r2, [r7, #12]
 80014b8:	4313      	orrs	r3, r2
 80014ba:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	68fa      	ldr	r2, [r7, #12]
 80014c2:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	699b      	ldr	r3, [r3, #24]
 80014ca:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80014cc:	2001      	movs	r0, #1
 80014ce:	f7ff fdd7 	bl	8001080 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	68fa      	ldr	r2, [r7, #12]
 80014d8:	619a      	str	r2, [r3, #24]
}
 80014da:	bf00      	nop
 80014dc:	3710      	adds	r7, #16
 80014de:	46bd      	mov	sp, r7
 80014e0:	bd80      	pop	{r7, pc}
 80014e2:	bf00      	nop
 80014e4:	ff20810f 	.word	0xff20810f

080014e8 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b084      	sub	sp, #16
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	6078      	str	r0, [r7, #4]
 80014f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80014fa:	699b      	ldr	r3, [r3, #24]
 80014fc:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 80014fe:	68fa      	ldr	r2, [r7, #12]
 8001500:	4b3d      	ldr	r3, [pc, #244]	@ (80015f8 <ETH_SetDMAConfig+0x110>)
 8001502:	4013      	ands	r3, r2
 8001504:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8001506:	683b      	ldr	r3, [r7, #0]
 8001508:	7b1b      	ldrb	r3, [r3, #12]
 800150a:	2b00      	cmp	r3, #0
 800150c:	d102      	bne.n	8001514 <ETH_SetDMAConfig+0x2c>
 800150e:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001512:	e000      	b.n	8001516 <ETH_SetDMAConfig+0x2e>
 8001514:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8001516:	683b      	ldr	r3, [r7, #0]
 8001518:	7b5b      	ldrb	r3, [r3, #13]
 800151a:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 800151c:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 800151e:	683a      	ldr	r2, [r7, #0]
 8001520:	7f52      	ldrb	r2, [r2, #29]
 8001522:	2a00      	cmp	r2, #0
 8001524:	d102      	bne.n	800152c <ETH_SetDMAConfig+0x44>
 8001526:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800152a:	e000      	b.n	800152e <ETH_SetDMAConfig+0x46>
 800152c:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 800152e:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8001530:	683b      	ldr	r3, [r7, #0]
 8001532:	7b9b      	ldrb	r3, [r3, #14]
 8001534:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8001536:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8001538:	683b      	ldr	r3, [r7, #0]
 800153a:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 800153c:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 800153e:	683b      	ldr	r3, [r7, #0]
 8001540:	7f1b      	ldrb	r3, [r3, #28]
 8001542:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8001544:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8001546:	683b      	ldr	r3, [r7, #0]
 8001548:	7f9b      	ldrb	r3, [r3, #30]
 800154a:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 800154c:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 800154e:	683b      	ldr	r3, [r7, #0]
 8001550:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8001552:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8001554:	683b      	ldr	r3, [r7, #0]
 8001556:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800155a:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 800155c:	4313      	orrs	r3, r2
 800155e:	68fa      	ldr	r2, [r7, #12]
 8001560:	4313      	orrs	r3, r2
 8001562:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800156c:	461a      	mov	r2, r3
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800157a:	699b      	ldr	r3, [r3, #24]
 800157c:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800157e:	2001      	movs	r0, #1
 8001580:	f7ff fd7e 	bl	8001080 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800158c:	461a      	mov	r2, r3
 800158e:	68fb      	ldr	r3, [r7, #12]
 8001590:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8001592:	683b      	ldr	r3, [r7, #0]
 8001594:	791b      	ldrb	r3, [r3, #4]
 8001596:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8001598:	683b      	ldr	r3, [r7, #0]
 800159a:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800159c:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 800159e:	683b      	ldr	r3, [r7, #0]
 80015a0:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 80015a2:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 80015a4:	683b      	ldr	r3, [r7, #0]
 80015a6:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 80015a8:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 80015aa:	683b      	ldr	r3, [r7, #0]
 80015ac:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80015b0:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 80015b2:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 80015b4:	683b      	ldr	r3, [r7, #0]
 80015b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80015b8:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 80015ba:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 80015bc:	683b      	ldr	r3, [r7, #0]
 80015be:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 80015c0:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80015c2:	687a      	ldr	r2, [r7, #4]
 80015c4:	6812      	ldr	r2, [r2, #0]
 80015c6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80015ca:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80015ce:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80015dc:	2001      	movs	r0, #1
 80015de:	f7ff fd4f 	bl	8001080 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80015ea:	461a      	mov	r2, r3
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	6013      	str	r3, [r2, #0]
}
 80015f0:	bf00      	nop
 80015f2:	3710      	adds	r7, #16
 80015f4:	46bd      	mov	sp, r7
 80015f6:	bd80      	pop	{r7, pc}
 80015f8:	f8de3f23 	.word	0xf8de3f23

080015fc <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b0a6      	sub	sp, #152	@ 0x98
 8001600:	af00      	add	r7, sp, #0
 8001602:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8001604:	2301      	movs	r3, #1
 8001606:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 800160a:	2301      	movs	r3, #1
 800160c:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8001610:	2300      	movs	r3, #0
 8001612:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8001614:	2300      	movs	r3, #0
 8001616:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 800161a:	2301      	movs	r3, #1
 800161c:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8001620:	2300      	movs	r3, #0
 8001622:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.ChecksumOffload = ENABLE;
 8001626:	2301      	movs	r3, #1
 8001628:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 800162c:	2300      	movs	r3, #0
 800162e:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8001632:	2300      	movs	r3, #0
 8001634:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8001638:	2300      	movs	r3, #0
 800163a:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 800163c:	2300      	movs	r3, #0
 800163e:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8001642:	2300      	movs	r3, #0
 8001644:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8001646:	2300      	movs	r3, #0
 8001648:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 800164c:	2300      	movs	r3, #0
 800164e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8001652:	2300      	movs	r3, #0
 8001654:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8001658:	2300      	movs	r3, #0
 800165a:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 800165e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001662:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8001664:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001668:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 800166a:	2300      	movs	r3, #0
 800166c:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8001670:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001674:	4619      	mov	r1, r3
 8001676:	6878      	ldr	r0, [r7, #4]
 8001678:	f7ff fe86 	bl	8001388 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 800167c:	2301      	movs	r3, #1
 800167e:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8001680:	2301      	movs	r3, #1
 8001682:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8001684:	2301      	movs	r3, #1
 8001686:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 800168a:	2301      	movs	r3, #1
 800168c:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 800168e:	2300      	movs	r3, #0
 8001690:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8001692:	2300      	movs	r3, #0
 8001694:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8001698:	2300      	movs	r3, #0
 800169a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 800169e:	2300      	movs	r3, #0
 80016a0:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 80016a2:	2301      	movs	r3, #1
 80016a4:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 80016a8:	2301      	movs	r3, #1
 80016aa:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 80016ac:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80016b0:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 80016b2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80016b6:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 80016b8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80016bc:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 80016be:	2301      	movs	r3, #1
 80016c0:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 80016c4:	2300      	movs	r3, #0
 80016c6:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 80016c8:	2300      	movs	r3, #0
 80016ca:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 80016cc:	f107 0308 	add.w	r3, r7, #8
 80016d0:	4619      	mov	r1, r3
 80016d2:	6878      	ldr	r0, [r7, #4]
 80016d4:	f7ff ff08 	bl	80014e8 <ETH_SetDMAConfig>
}
 80016d8:	bf00      	nop
 80016da:	3798      	adds	r7, #152	@ 0x98
 80016dc:	46bd      	mov	sp, r7
 80016de:	bd80      	pop	{r7, pc}

080016e0 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 80016e0:	b480      	push	{r7}
 80016e2:	b087      	sub	sp, #28
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	60f8      	str	r0, [r7, #12]
 80016e8:	60b9      	str	r1, [r7, #8]
 80016ea:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	3305      	adds	r3, #5
 80016f0:	781b      	ldrb	r3, [r3, #0]
 80016f2:	021b      	lsls	r3, r3, #8
 80016f4:	687a      	ldr	r2, [r7, #4]
 80016f6:	3204      	adds	r2, #4
 80016f8:	7812      	ldrb	r2, [r2, #0]
 80016fa:	4313      	orrs	r3, r2
 80016fc:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 80016fe:	68ba      	ldr	r2, [r7, #8]
 8001700:	4b11      	ldr	r3, [pc, #68]	@ (8001748 <ETH_MACAddressConfig+0x68>)
 8001702:	4413      	add	r3, r2
 8001704:	461a      	mov	r2, r3
 8001706:	697b      	ldr	r3, [r7, #20]
 8001708:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	3303      	adds	r3, #3
 800170e:	781b      	ldrb	r3, [r3, #0]
 8001710:	061a      	lsls	r2, r3, #24
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	3302      	adds	r3, #2
 8001716:	781b      	ldrb	r3, [r3, #0]
 8001718:	041b      	lsls	r3, r3, #16
 800171a:	431a      	orrs	r2, r3
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	3301      	adds	r3, #1
 8001720:	781b      	ldrb	r3, [r3, #0]
 8001722:	021b      	lsls	r3, r3, #8
 8001724:	4313      	orrs	r3, r2
 8001726:	687a      	ldr	r2, [r7, #4]
 8001728:	7812      	ldrb	r2, [r2, #0]
 800172a:	4313      	orrs	r3, r2
 800172c:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 800172e:	68ba      	ldr	r2, [r7, #8]
 8001730:	4b06      	ldr	r3, [pc, #24]	@ (800174c <ETH_MACAddressConfig+0x6c>)
 8001732:	4413      	add	r3, r2
 8001734:	461a      	mov	r2, r3
 8001736:	697b      	ldr	r3, [r7, #20]
 8001738:	6013      	str	r3, [r2, #0]
}
 800173a:	bf00      	nop
 800173c:	371c      	adds	r7, #28
 800173e:	46bd      	mov	sp, r7
 8001740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001744:	4770      	bx	lr
 8001746:	bf00      	nop
 8001748:	40028040 	.word	0x40028040
 800174c:	40028044 	.word	0x40028044

08001750 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8001750:	b480      	push	{r7}
 8001752:	b085      	sub	sp, #20
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8001758:	2300      	movs	r3, #0
 800175a:	60fb      	str	r3, [r7, #12]
 800175c:	e03e      	b.n	80017dc <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	68d9      	ldr	r1, [r3, #12]
 8001762:	68fa      	ldr	r2, [r7, #12]
 8001764:	4613      	mov	r3, r2
 8001766:	009b      	lsls	r3, r3, #2
 8001768:	4413      	add	r3, r2
 800176a:	00db      	lsls	r3, r3, #3
 800176c:	440b      	add	r3, r1
 800176e:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8001770:	68bb      	ldr	r3, [r7, #8]
 8001772:	2200      	movs	r2, #0
 8001774:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8001776:	68bb      	ldr	r3, [r7, #8]
 8001778:	2200      	movs	r2, #0
 800177a:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 800177c:	68bb      	ldr	r3, [r7, #8]
 800177e:	2200      	movs	r2, #0
 8001780:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 8001782:	68bb      	ldr	r3, [r7, #8]
 8001784:	2200      	movs	r2, #0
 8001786:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8001788:	68b9      	ldr	r1, [r7, #8]
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	68fa      	ldr	r2, [r7, #12]
 800178e:	3206      	adds	r2, #6
 8001790:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8001794:	68bb      	ldr	r3, [r7, #8]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800179c:	68bb      	ldr	r3, [r7, #8]
 800179e:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	2b02      	cmp	r3, #2
 80017a4:	d80c      	bhi.n	80017c0 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	68d9      	ldr	r1, [r3, #12]
 80017aa:	68fb      	ldr	r3, [r7, #12]
 80017ac:	1c5a      	adds	r2, r3, #1
 80017ae:	4613      	mov	r3, r2
 80017b0:	009b      	lsls	r3, r3, #2
 80017b2:	4413      	add	r3, r2
 80017b4:	00db      	lsls	r3, r3, #3
 80017b6:	440b      	add	r3, r1
 80017b8:	461a      	mov	r2, r3
 80017ba:	68bb      	ldr	r3, [r7, #8]
 80017bc:	60da      	str	r2, [r3, #12]
 80017be:	e004      	b.n	80017ca <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	68db      	ldr	r3, [r3, #12]
 80017c4:	461a      	mov	r2, r3
 80017c6:	68bb      	ldr	r3, [r7, #8]
 80017c8:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 80017ca:	68bb      	ldr	r3, [r7, #8]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 80017d2:	68bb      	ldr	r3, [r7, #8]
 80017d4:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	3301      	adds	r3, #1
 80017da:	60fb      	str	r3, [r7, #12]
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	2b03      	cmp	r3, #3
 80017e0:	d9bd      	bls.n	800175e <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	2200      	movs	r2, #0
 80017e6:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	68da      	ldr	r2, [r3, #12]
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80017f4:	611a      	str	r2, [r3, #16]
}
 80017f6:	bf00      	nop
 80017f8:	3714      	adds	r7, #20
 80017fa:	46bd      	mov	sp, r7
 80017fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001800:	4770      	bx	lr

08001802 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8001802:	b480      	push	{r7}
 8001804:	b085      	sub	sp, #20
 8001806:	af00      	add	r7, sp, #0
 8001808:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 800180a:	2300      	movs	r3, #0
 800180c:	60fb      	str	r3, [r7, #12]
 800180e:	e046      	b.n	800189e <ETH_DMARxDescListInit+0x9c>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	6919      	ldr	r1, [r3, #16]
 8001814:	68fa      	ldr	r2, [r7, #12]
 8001816:	4613      	mov	r3, r2
 8001818:	009b      	lsls	r3, r3, #2
 800181a:	4413      	add	r3, r2
 800181c:	00db      	lsls	r3, r3, #3
 800181e:	440b      	add	r3, r1
 8001820:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 8001822:	68bb      	ldr	r3, [r7, #8]
 8001824:	2200      	movs	r2, #0
 8001826:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 8001828:	68bb      	ldr	r3, [r7, #8]
 800182a:	2200      	movs	r2, #0
 800182c:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 800182e:	68bb      	ldr	r3, [r7, #8]
 8001830:	2200      	movs	r2, #0
 8001832:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 8001834:	68bb      	ldr	r3, [r7, #8]
 8001836:	2200      	movs	r2, #0
 8001838:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 800183a:	68bb      	ldr	r3, [r7, #8]
 800183c:	2200      	movs	r2, #0
 800183e:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8001840:	68bb      	ldr	r3, [r7, #8]
 8001842:	2200      	movs	r2, #0
 8001844:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8001846:	68bb      	ldr	r3, [r7, #8]
 8001848:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800184c:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
 800184e:	68bb      	ldr	r3, [r7, #8]
 8001850:	f244 52f4 	movw	r2, #17908	@ 0x45f4
 8001854:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8001856:	68bb      	ldr	r3, [r7, #8]
 8001858:	685b      	ldr	r3, [r3, #4]
 800185a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800185e:	68bb      	ldr	r3, [r7, #8]
 8001860:	605a      	str	r2, [r3, #4]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8001862:	68b9      	ldr	r1, [r7, #8]
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	68fa      	ldr	r2, [r7, #12]
 8001868:	3212      	adds	r2, #18
 800186a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 800186e:	68fb      	ldr	r3, [r7, #12]
 8001870:	2b02      	cmp	r3, #2
 8001872:	d80c      	bhi.n	800188e <ETH_DMARxDescListInit+0x8c>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	6919      	ldr	r1, [r3, #16]
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	1c5a      	adds	r2, r3, #1
 800187c:	4613      	mov	r3, r2
 800187e:	009b      	lsls	r3, r3, #2
 8001880:	4413      	add	r3, r2
 8001882:	00db      	lsls	r3, r3, #3
 8001884:	440b      	add	r3, r1
 8001886:	461a      	mov	r2, r3
 8001888:	68bb      	ldr	r3, [r7, #8]
 800188a:	60da      	str	r2, [r3, #12]
 800188c:	e004      	b.n	8001898 <ETH_DMARxDescListInit+0x96>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	691b      	ldr	r3, [r3, #16]
 8001892:	461a      	mov	r2, r3
 8001894:	68bb      	ldr	r3, [r7, #8]
 8001896:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	3301      	adds	r3, #1
 800189c:	60fb      	str	r3, [r7, #12]
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	2b03      	cmp	r3, #3
 80018a2:	d9b5      	bls.n	8001810 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	2200      	movs	r2, #0
 80018a8:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	2200      	movs	r2, #0
 80018ae:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	2200      	movs	r2, #0
 80018b4:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	2200      	movs	r2, #0
 80018ba:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	2200      	movs	r2, #0
 80018c0:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	691a      	ldr	r2, [r3, #16]
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80018ce:	60da      	str	r2, [r3, #12]
}
 80018d0:	bf00      	nop
 80018d2:	3714      	adds	r7, #20
 80018d4:	46bd      	mov	sp, r7
 80018d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018da:	4770      	bx	lr

080018dc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80018dc:	b480      	push	{r7}
 80018de:	b089      	sub	sp, #36	@ 0x24
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
 80018e4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80018e6:	2300      	movs	r3, #0
 80018e8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80018ea:	2300      	movs	r3, #0
 80018ec:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80018ee:	2300      	movs	r3, #0
 80018f0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80018f2:	2300      	movs	r3, #0
 80018f4:	61fb      	str	r3, [r7, #28]
 80018f6:	e177      	b.n	8001be8 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80018f8:	2201      	movs	r2, #1
 80018fa:	69fb      	ldr	r3, [r7, #28]
 80018fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001900:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001902:	683b      	ldr	r3, [r7, #0]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	697a      	ldr	r2, [r7, #20]
 8001908:	4013      	ands	r3, r2
 800190a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800190c:	693a      	ldr	r2, [r7, #16]
 800190e:	697b      	ldr	r3, [r7, #20]
 8001910:	429a      	cmp	r2, r3
 8001912:	f040 8166 	bne.w	8001be2 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001916:	683b      	ldr	r3, [r7, #0]
 8001918:	685b      	ldr	r3, [r3, #4]
 800191a:	f003 0303 	and.w	r3, r3, #3
 800191e:	2b01      	cmp	r3, #1
 8001920:	d005      	beq.n	800192e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001922:	683b      	ldr	r3, [r7, #0]
 8001924:	685b      	ldr	r3, [r3, #4]
 8001926:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800192a:	2b02      	cmp	r3, #2
 800192c:	d130      	bne.n	8001990 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	689b      	ldr	r3, [r3, #8]
 8001932:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001934:	69fb      	ldr	r3, [r7, #28]
 8001936:	005b      	lsls	r3, r3, #1
 8001938:	2203      	movs	r2, #3
 800193a:	fa02 f303 	lsl.w	r3, r2, r3
 800193e:	43db      	mvns	r3, r3
 8001940:	69ba      	ldr	r2, [r7, #24]
 8001942:	4013      	ands	r3, r2
 8001944:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001946:	683b      	ldr	r3, [r7, #0]
 8001948:	68da      	ldr	r2, [r3, #12]
 800194a:	69fb      	ldr	r3, [r7, #28]
 800194c:	005b      	lsls	r3, r3, #1
 800194e:	fa02 f303 	lsl.w	r3, r2, r3
 8001952:	69ba      	ldr	r2, [r7, #24]
 8001954:	4313      	orrs	r3, r2
 8001956:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	69ba      	ldr	r2, [r7, #24]
 800195c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	685b      	ldr	r3, [r3, #4]
 8001962:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001964:	2201      	movs	r2, #1
 8001966:	69fb      	ldr	r3, [r7, #28]
 8001968:	fa02 f303 	lsl.w	r3, r2, r3
 800196c:	43db      	mvns	r3, r3
 800196e:	69ba      	ldr	r2, [r7, #24]
 8001970:	4013      	ands	r3, r2
 8001972:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001974:	683b      	ldr	r3, [r7, #0]
 8001976:	685b      	ldr	r3, [r3, #4]
 8001978:	091b      	lsrs	r3, r3, #4
 800197a:	f003 0201 	and.w	r2, r3, #1
 800197e:	69fb      	ldr	r3, [r7, #28]
 8001980:	fa02 f303 	lsl.w	r3, r2, r3
 8001984:	69ba      	ldr	r2, [r7, #24]
 8001986:	4313      	orrs	r3, r2
 8001988:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	69ba      	ldr	r2, [r7, #24]
 800198e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001990:	683b      	ldr	r3, [r7, #0]
 8001992:	685b      	ldr	r3, [r3, #4]
 8001994:	f003 0303 	and.w	r3, r3, #3
 8001998:	2b03      	cmp	r3, #3
 800199a:	d017      	beq.n	80019cc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	68db      	ldr	r3, [r3, #12]
 80019a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80019a2:	69fb      	ldr	r3, [r7, #28]
 80019a4:	005b      	lsls	r3, r3, #1
 80019a6:	2203      	movs	r2, #3
 80019a8:	fa02 f303 	lsl.w	r3, r2, r3
 80019ac:	43db      	mvns	r3, r3
 80019ae:	69ba      	ldr	r2, [r7, #24]
 80019b0:	4013      	ands	r3, r2
 80019b2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80019b4:	683b      	ldr	r3, [r7, #0]
 80019b6:	689a      	ldr	r2, [r3, #8]
 80019b8:	69fb      	ldr	r3, [r7, #28]
 80019ba:	005b      	lsls	r3, r3, #1
 80019bc:	fa02 f303 	lsl.w	r3, r2, r3
 80019c0:	69ba      	ldr	r2, [r7, #24]
 80019c2:	4313      	orrs	r3, r2
 80019c4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	69ba      	ldr	r2, [r7, #24]
 80019ca:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80019cc:	683b      	ldr	r3, [r7, #0]
 80019ce:	685b      	ldr	r3, [r3, #4]
 80019d0:	f003 0303 	and.w	r3, r3, #3
 80019d4:	2b02      	cmp	r3, #2
 80019d6:	d123      	bne.n	8001a20 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80019d8:	69fb      	ldr	r3, [r7, #28]
 80019da:	08da      	lsrs	r2, r3, #3
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	3208      	adds	r2, #8
 80019e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80019e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80019e6:	69fb      	ldr	r3, [r7, #28]
 80019e8:	f003 0307 	and.w	r3, r3, #7
 80019ec:	009b      	lsls	r3, r3, #2
 80019ee:	220f      	movs	r2, #15
 80019f0:	fa02 f303 	lsl.w	r3, r2, r3
 80019f4:	43db      	mvns	r3, r3
 80019f6:	69ba      	ldr	r2, [r7, #24]
 80019f8:	4013      	ands	r3, r2
 80019fa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80019fc:	683b      	ldr	r3, [r7, #0]
 80019fe:	691a      	ldr	r2, [r3, #16]
 8001a00:	69fb      	ldr	r3, [r7, #28]
 8001a02:	f003 0307 	and.w	r3, r3, #7
 8001a06:	009b      	lsls	r3, r3, #2
 8001a08:	fa02 f303 	lsl.w	r3, r2, r3
 8001a0c:	69ba      	ldr	r2, [r7, #24]
 8001a0e:	4313      	orrs	r3, r2
 8001a10:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001a12:	69fb      	ldr	r3, [r7, #28]
 8001a14:	08da      	lsrs	r2, r3, #3
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	3208      	adds	r2, #8
 8001a1a:	69b9      	ldr	r1, [r7, #24]
 8001a1c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001a26:	69fb      	ldr	r3, [r7, #28]
 8001a28:	005b      	lsls	r3, r3, #1
 8001a2a:	2203      	movs	r2, #3
 8001a2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a30:	43db      	mvns	r3, r3
 8001a32:	69ba      	ldr	r2, [r7, #24]
 8001a34:	4013      	ands	r3, r2
 8001a36:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001a38:	683b      	ldr	r3, [r7, #0]
 8001a3a:	685b      	ldr	r3, [r3, #4]
 8001a3c:	f003 0203 	and.w	r2, r3, #3
 8001a40:	69fb      	ldr	r3, [r7, #28]
 8001a42:	005b      	lsls	r3, r3, #1
 8001a44:	fa02 f303 	lsl.w	r3, r2, r3
 8001a48:	69ba      	ldr	r2, [r7, #24]
 8001a4a:	4313      	orrs	r3, r2
 8001a4c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	69ba      	ldr	r2, [r7, #24]
 8001a52:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001a54:	683b      	ldr	r3, [r7, #0]
 8001a56:	685b      	ldr	r3, [r3, #4]
 8001a58:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	f000 80c0 	beq.w	8001be2 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a62:	2300      	movs	r3, #0
 8001a64:	60fb      	str	r3, [r7, #12]
 8001a66:	4b66      	ldr	r3, [pc, #408]	@ (8001c00 <HAL_GPIO_Init+0x324>)
 8001a68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a6a:	4a65      	ldr	r2, [pc, #404]	@ (8001c00 <HAL_GPIO_Init+0x324>)
 8001a6c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001a70:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a72:	4b63      	ldr	r3, [pc, #396]	@ (8001c00 <HAL_GPIO_Init+0x324>)
 8001a74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a76:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001a7a:	60fb      	str	r3, [r7, #12]
 8001a7c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001a7e:	4a61      	ldr	r2, [pc, #388]	@ (8001c04 <HAL_GPIO_Init+0x328>)
 8001a80:	69fb      	ldr	r3, [r7, #28]
 8001a82:	089b      	lsrs	r3, r3, #2
 8001a84:	3302      	adds	r3, #2
 8001a86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a8a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001a8c:	69fb      	ldr	r3, [r7, #28]
 8001a8e:	f003 0303 	and.w	r3, r3, #3
 8001a92:	009b      	lsls	r3, r3, #2
 8001a94:	220f      	movs	r2, #15
 8001a96:	fa02 f303 	lsl.w	r3, r2, r3
 8001a9a:	43db      	mvns	r3, r3
 8001a9c:	69ba      	ldr	r2, [r7, #24]
 8001a9e:	4013      	ands	r3, r2
 8001aa0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	4a58      	ldr	r2, [pc, #352]	@ (8001c08 <HAL_GPIO_Init+0x32c>)
 8001aa6:	4293      	cmp	r3, r2
 8001aa8:	d037      	beq.n	8001b1a <HAL_GPIO_Init+0x23e>
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	4a57      	ldr	r2, [pc, #348]	@ (8001c0c <HAL_GPIO_Init+0x330>)
 8001aae:	4293      	cmp	r3, r2
 8001ab0:	d031      	beq.n	8001b16 <HAL_GPIO_Init+0x23a>
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	4a56      	ldr	r2, [pc, #344]	@ (8001c10 <HAL_GPIO_Init+0x334>)
 8001ab6:	4293      	cmp	r3, r2
 8001ab8:	d02b      	beq.n	8001b12 <HAL_GPIO_Init+0x236>
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	4a55      	ldr	r2, [pc, #340]	@ (8001c14 <HAL_GPIO_Init+0x338>)
 8001abe:	4293      	cmp	r3, r2
 8001ac0:	d025      	beq.n	8001b0e <HAL_GPIO_Init+0x232>
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	4a54      	ldr	r2, [pc, #336]	@ (8001c18 <HAL_GPIO_Init+0x33c>)
 8001ac6:	4293      	cmp	r3, r2
 8001ac8:	d01f      	beq.n	8001b0a <HAL_GPIO_Init+0x22e>
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	4a53      	ldr	r2, [pc, #332]	@ (8001c1c <HAL_GPIO_Init+0x340>)
 8001ace:	4293      	cmp	r3, r2
 8001ad0:	d019      	beq.n	8001b06 <HAL_GPIO_Init+0x22a>
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	4a52      	ldr	r2, [pc, #328]	@ (8001c20 <HAL_GPIO_Init+0x344>)
 8001ad6:	4293      	cmp	r3, r2
 8001ad8:	d013      	beq.n	8001b02 <HAL_GPIO_Init+0x226>
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	4a51      	ldr	r2, [pc, #324]	@ (8001c24 <HAL_GPIO_Init+0x348>)
 8001ade:	4293      	cmp	r3, r2
 8001ae0:	d00d      	beq.n	8001afe <HAL_GPIO_Init+0x222>
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	4a50      	ldr	r2, [pc, #320]	@ (8001c28 <HAL_GPIO_Init+0x34c>)
 8001ae6:	4293      	cmp	r3, r2
 8001ae8:	d007      	beq.n	8001afa <HAL_GPIO_Init+0x21e>
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	4a4f      	ldr	r2, [pc, #316]	@ (8001c2c <HAL_GPIO_Init+0x350>)
 8001aee:	4293      	cmp	r3, r2
 8001af0:	d101      	bne.n	8001af6 <HAL_GPIO_Init+0x21a>
 8001af2:	2309      	movs	r3, #9
 8001af4:	e012      	b.n	8001b1c <HAL_GPIO_Init+0x240>
 8001af6:	230a      	movs	r3, #10
 8001af8:	e010      	b.n	8001b1c <HAL_GPIO_Init+0x240>
 8001afa:	2308      	movs	r3, #8
 8001afc:	e00e      	b.n	8001b1c <HAL_GPIO_Init+0x240>
 8001afe:	2307      	movs	r3, #7
 8001b00:	e00c      	b.n	8001b1c <HAL_GPIO_Init+0x240>
 8001b02:	2306      	movs	r3, #6
 8001b04:	e00a      	b.n	8001b1c <HAL_GPIO_Init+0x240>
 8001b06:	2305      	movs	r3, #5
 8001b08:	e008      	b.n	8001b1c <HAL_GPIO_Init+0x240>
 8001b0a:	2304      	movs	r3, #4
 8001b0c:	e006      	b.n	8001b1c <HAL_GPIO_Init+0x240>
 8001b0e:	2303      	movs	r3, #3
 8001b10:	e004      	b.n	8001b1c <HAL_GPIO_Init+0x240>
 8001b12:	2302      	movs	r3, #2
 8001b14:	e002      	b.n	8001b1c <HAL_GPIO_Init+0x240>
 8001b16:	2301      	movs	r3, #1
 8001b18:	e000      	b.n	8001b1c <HAL_GPIO_Init+0x240>
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	69fa      	ldr	r2, [r7, #28]
 8001b1e:	f002 0203 	and.w	r2, r2, #3
 8001b22:	0092      	lsls	r2, r2, #2
 8001b24:	4093      	lsls	r3, r2
 8001b26:	69ba      	ldr	r2, [r7, #24]
 8001b28:	4313      	orrs	r3, r2
 8001b2a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001b2c:	4935      	ldr	r1, [pc, #212]	@ (8001c04 <HAL_GPIO_Init+0x328>)
 8001b2e:	69fb      	ldr	r3, [r7, #28]
 8001b30:	089b      	lsrs	r3, r3, #2
 8001b32:	3302      	adds	r3, #2
 8001b34:	69ba      	ldr	r2, [r7, #24]
 8001b36:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001b3a:	4b3d      	ldr	r3, [pc, #244]	@ (8001c30 <HAL_GPIO_Init+0x354>)
 8001b3c:	689b      	ldr	r3, [r3, #8]
 8001b3e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b40:	693b      	ldr	r3, [r7, #16]
 8001b42:	43db      	mvns	r3, r3
 8001b44:	69ba      	ldr	r2, [r7, #24]
 8001b46:	4013      	ands	r3, r2
 8001b48:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001b4a:	683b      	ldr	r3, [r7, #0]
 8001b4c:	685b      	ldr	r3, [r3, #4]
 8001b4e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d003      	beq.n	8001b5e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001b56:	69ba      	ldr	r2, [r7, #24]
 8001b58:	693b      	ldr	r3, [r7, #16]
 8001b5a:	4313      	orrs	r3, r2
 8001b5c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001b5e:	4a34      	ldr	r2, [pc, #208]	@ (8001c30 <HAL_GPIO_Init+0x354>)
 8001b60:	69bb      	ldr	r3, [r7, #24]
 8001b62:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001b64:	4b32      	ldr	r3, [pc, #200]	@ (8001c30 <HAL_GPIO_Init+0x354>)
 8001b66:	68db      	ldr	r3, [r3, #12]
 8001b68:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b6a:	693b      	ldr	r3, [r7, #16]
 8001b6c:	43db      	mvns	r3, r3
 8001b6e:	69ba      	ldr	r2, [r7, #24]
 8001b70:	4013      	ands	r3, r2
 8001b72:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001b74:	683b      	ldr	r3, [r7, #0]
 8001b76:	685b      	ldr	r3, [r3, #4]
 8001b78:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d003      	beq.n	8001b88 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001b80:	69ba      	ldr	r2, [r7, #24]
 8001b82:	693b      	ldr	r3, [r7, #16]
 8001b84:	4313      	orrs	r3, r2
 8001b86:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001b88:	4a29      	ldr	r2, [pc, #164]	@ (8001c30 <HAL_GPIO_Init+0x354>)
 8001b8a:	69bb      	ldr	r3, [r7, #24]
 8001b8c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001b8e:	4b28      	ldr	r3, [pc, #160]	@ (8001c30 <HAL_GPIO_Init+0x354>)
 8001b90:	685b      	ldr	r3, [r3, #4]
 8001b92:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b94:	693b      	ldr	r3, [r7, #16]
 8001b96:	43db      	mvns	r3, r3
 8001b98:	69ba      	ldr	r2, [r7, #24]
 8001b9a:	4013      	ands	r3, r2
 8001b9c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001b9e:	683b      	ldr	r3, [r7, #0]
 8001ba0:	685b      	ldr	r3, [r3, #4]
 8001ba2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d003      	beq.n	8001bb2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001baa:	69ba      	ldr	r2, [r7, #24]
 8001bac:	693b      	ldr	r3, [r7, #16]
 8001bae:	4313      	orrs	r3, r2
 8001bb0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001bb2:	4a1f      	ldr	r2, [pc, #124]	@ (8001c30 <HAL_GPIO_Init+0x354>)
 8001bb4:	69bb      	ldr	r3, [r7, #24]
 8001bb6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001bb8:	4b1d      	ldr	r3, [pc, #116]	@ (8001c30 <HAL_GPIO_Init+0x354>)
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001bbe:	693b      	ldr	r3, [r7, #16]
 8001bc0:	43db      	mvns	r3, r3
 8001bc2:	69ba      	ldr	r2, [r7, #24]
 8001bc4:	4013      	ands	r3, r2
 8001bc6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001bc8:	683b      	ldr	r3, [r7, #0]
 8001bca:	685b      	ldr	r3, [r3, #4]
 8001bcc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d003      	beq.n	8001bdc <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001bd4:	69ba      	ldr	r2, [r7, #24]
 8001bd6:	693b      	ldr	r3, [r7, #16]
 8001bd8:	4313      	orrs	r3, r2
 8001bda:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001bdc:	4a14      	ldr	r2, [pc, #80]	@ (8001c30 <HAL_GPIO_Init+0x354>)
 8001bde:	69bb      	ldr	r3, [r7, #24]
 8001be0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001be2:	69fb      	ldr	r3, [r7, #28]
 8001be4:	3301      	adds	r3, #1
 8001be6:	61fb      	str	r3, [r7, #28]
 8001be8:	69fb      	ldr	r3, [r7, #28]
 8001bea:	2b0f      	cmp	r3, #15
 8001bec:	f67f ae84 	bls.w	80018f8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001bf0:	bf00      	nop
 8001bf2:	bf00      	nop
 8001bf4:	3724      	adds	r7, #36	@ 0x24
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfc:	4770      	bx	lr
 8001bfe:	bf00      	nop
 8001c00:	40023800 	.word	0x40023800
 8001c04:	40013800 	.word	0x40013800
 8001c08:	40020000 	.word	0x40020000
 8001c0c:	40020400 	.word	0x40020400
 8001c10:	40020800 	.word	0x40020800
 8001c14:	40020c00 	.word	0x40020c00
 8001c18:	40021000 	.word	0x40021000
 8001c1c:	40021400 	.word	0x40021400
 8001c20:	40021800 	.word	0x40021800
 8001c24:	40021c00 	.word	0x40021c00
 8001c28:	40022000 	.word	0x40022000
 8001c2c:	40022400 	.word	0x40022400
 8001c30:	40013c00 	.word	0x40013c00

08001c34 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c34:	b480      	push	{r7}
 8001c36:	b083      	sub	sp, #12
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
 8001c3c:	460b      	mov	r3, r1
 8001c3e:	807b      	strh	r3, [r7, #2]
 8001c40:	4613      	mov	r3, r2
 8001c42:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001c44:	787b      	ldrb	r3, [r7, #1]
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d003      	beq.n	8001c52 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001c4a:	887a      	ldrh	r2, [r7, #2]
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001c50:	e003      	b.n	8001c5a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001c52:	887b      	ldrh	r3, [r7, #2]
 8001c54:	041a      	lsls	r2, r3, #16
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	619a      	str	r2, [r3, #24]
}
 8001c5a:	bf00      	nop
 8001c5c:	370c      	adds	r7, #12
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c64:	4770      	bx	lr

08001c66 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001c66:	b580      	push	{r7, lr}
 8001c68:	b086      	sub	sp, #24
 8001c6a:	af02      	add	r7, sp, #8
 8001c6c:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d101      	bne.n	8001c78 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001c74:	2301      	movs	r3, #1
 8001c76:	e101      	b.n	8001e7c <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8001c84:	b2db      	uxtb	r3, r3
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d106      	bne.n	8001c98 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001c92:	6878      	ldr	r0, [r7, #4]
 8001c94:	f7ff f842 	bl	8000d1c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	2203      	movs	r2, #3
 8001c9c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8001ca0:	68bb      	ldr	r3, [r7, #8]
 8001ca2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001ca6:	d102      	bne.n	8001cae <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	2200      	movs	r2, #0
 8001cac:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	f001 fd4e 	bl	8003754 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	6818      	ldr	r0, [r3, #0]
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	7c1a      	ldrb	r2, [r3, #16]
 8001cc0:	f88d 2000 	strb.w	r2, [sp]
 8001cc4:	3304      	adds	r3, #4
 8001cc6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001cc8:	f001 fce0 	bl	800368c <USB_CoreInit>
 8001ccc:	4603      	mov	r3, r0
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d005      	beq.n	8001cde <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	2202      	movs	r2, #2
 8001cd6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001cda:	2301      	movs	r3, #1
 8001cdc:	e0ce      	b.n	8001e7c <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	2100      	movs	r1, #0
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	f001 fd46 	bl	8003776 <USB_SetCurrentMode>
 8001cea:	4603      	mov	r3, r0
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d005      	beq.n	8001cfc <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	2202      	movs	r2, #2
 8001cf4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001cf8:	2301      	movs	r3, #1
 8001cfa:	e0bf      	b.n	8001e7c <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	73fb      	strb	r3, [r7, #15]
 8001d00:	e04a      	b.n	8001d98 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001d02:	7bfa      	ldrb	r2, [r7, #15]
 8001d04:	6879      	ldr	r1, [r7, #4]
 8001d06:	4613      	mov	r3, r2
 8001d08:	00db      	lsls	r3, r3, #3
 8001d0a:	4413      	add	r3, r2
 8001d0c:	009b      	lsls	r3, r3, #2
 8001d0e:	440b      	add	r3, r1
 8001d10:	3315      	adds	r3, #21
 8001d12:	2201      	movs	r2, #1
 8001d14:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001d16:	7bfa      	ldrb	r2, [r7, #15]
 8001d18:	6879      	ldr	r1, [r7, #4]
 8001d1a:	4613      	mov	r3, r2
 8001d1c:	00db      	lsls	r3, r3, #3
 8001d1e:	4413      	add	r3, r2
 8001d20:	009b      	lsls	r3, r3, #2
 8001d22:	440b      	add	r3, r1
 8001d24:	3314      	adds	r3, #20
 8001d26:	7bfa      	ldrb	r2, [r7, #15]
 8001d28:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001d2a:	7bfa      	ldrb	r2, [r7, #15]
 8001d2c:	7bfb      	ldrb	r3, [r7, #15]
 8001d2e:	b298      	uxth	r0, r3
 8001d30:	6879      	ldr	r1, [r7, #4]
 8001d32:	4613      	mov	r3, r2
 8001d34:	00db      	lsls	r3, r3, #3
 8001d36:	4413      	add	r3, r2
 8001d38:	009b      	lsls	r3, r3, #2
 8001d3a:	440b      	add	r3, r1
 8001d3c:	332e      	adds	r3, #46	@ 0x2e
 8001d3e:	4602      	mov	r2, r0
 8001d40:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001d42:	7bfa      	ldrb	r2, [r7, #15]
 8001d44:	6879      	ldr	r1, [r7, #4]
 8001d46:	4613      	mov	r3, r2
 8001d48:	00db      	lsls	r3, r3, #3
 8001d4a:	4413      	add	r3, r2
 8001d4c:	009b      	lsls	r3, r3, #2
 8001d4e:	440b      	add	r3, r1
 8001d50:	3318      	adds	r3, #24
 8001d52:	2200      	movs	r2, #0
 8001d54:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001d56:	7bfa      	ldrb	r2, [r7, #15]
 8001d58:	6879      	ldr	r1, [r7, #4]
 8001d5a:	4613      	mov	r3, r2
 8001d5c:	00db      	lsls	r3, r3, #3
 8001d5e:	4413      	add	r3, r2
 8001d60:	009b      	lsls	r3, r3, #2
 8001d62:	440b      	add	r3, r1
 8001d64:	331c      	adds	r3, #28
 8001d66:	2200      	movs	r2, #0
 8001d68:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001d6a:	7bfa      	ldrb	r2, [r7, #15]
 8001d6c:	6879      	ldr	r1, [r7, #4]
 8001d6e:	4613      	mov	r3, r2
 8001d70:	00db      	lsls	r3, r3, #3
 8001d72:	4413      	add	r3, r2
 8001d74:	009b      	lsls	r3, r3, #2
 8001d76:	440b      	add	r3, r1
 8001d78:	3320      	adds	r3, #32
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001d7e:	7bfa      	ldrb	r2, [r7, #15]
 8001d80:	6879      	ldr	r1, [r7, #4]
 8001d82:	4613      	mov	r3, r2
 8001d84:	00db      	lsls	r3, r3, #3
 8001d86:	4413      	add	r3, r2
 8001d88:	009b      	lsls	r3, r3, #2
 8001d8a:	440b      	add	r3, r1
 8001d8c:	3324      	adds	r3, #36	@ 0x24
 8001d8e:	2200      	movs	r2, #0
 8001d90:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001d92:	7bfb      	ldrb	r3, [r7, #15]
 8001d94:	3301      	adds	r3, #1
 8001d96:	73fb      	strb	r3, [r7, #15]
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	791b      	ldrb	r3, [r3, #4]
 8001d9c:	7bfa      	ldrb	r2, [r7, #15]
 8001d9e:	429a      	cmp	r2, r3
 8001da0:	d3af      	bcc.n	8001d02 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001da2:	2300      	movs	r3, #0
 8001da4:	73fb      	strb	r3, [r7, #15]
 8001da6:	e044      	b.n	8001e32 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001da8:	7bfa      	ldrb	r2, [r7, #15]
 8001daa:	6879      	ldr	r1, [r7, #4]
 8001dac:	4613      	mov	r3, r2
 8001dae:	00db      	lsls	r3, r3, #3
 8001db0:	4413      	add	r3, r2
 8001db2:	009b      	lsls	r3, r3, #2
 8001db4:	440b      	add	r3, r1
 8001db6:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8001dba:	2200      	movs	r2, #0
 8001dbc:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001dbe:	7bfa      	ldrb	r2, [r7, #15]
 8001dc0:	6879      	ldr	r1, [r7, #4]
 8001dc2:	4613      	mov	r3, r2
 8001dc4:	00db      	lsls	r3, r3, #3
 8001dc6:	4413      	add	r3, r2
 8001dc8:	009b      	lsls	r3, r3, #2
 8001dca:	440b      	add	r3, r1
 8001dcc:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8001dd0:	7bfa      	ldrb	r2, [r7, #15]
 8001dd2:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001dd4:	7bfa      	ldrb	r2, [r7, #15]
 8001dd6:	6879      	ldr	r1, [r7, #4]
 8001dd8:	4613      	mov	r3, r2
 8001dda:	00db      	lsls	r3, r3, #3
 8001ddc:	4413      	add	r3, r2
 8001dde:	009b      	lsls	r3, r3, #2
 8001de0:	440b      	add	r3, r1
 8001de2:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8001de6:	2200      	movs	r2, #0
 8001de8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001dea:	7bfa      	ldrb	r2, [r7, #15]
 8001dec:	6879      	ldr	r1, [r7, #4]
 8001dee:	4613      	mov	r3, r2
 8001df0:	00db      	lsls	r3, r3, #3
 8001df2:	4413      	add	r3, r2
 8001df4:	009b      	lsls	r3, r3, #2
 8001df6:	440b      	add	r3, r1
 8001df8:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001e00:	7bfa      	ldrb	r2, [r7, #15]
 8001e02:	6879      	ldr	r1, [r7, #4]
 8001e04:	4613      	mov	r3, r2
 8001e06:	00db      	lsls	r3, r3, #3
 8001e08:	4413      	add	r3, r2
 8001e0a:	009b      	lsls	r3, r3, #2
 8001e0c:	440b      	add	r3, r1
 8001e0e:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8001e12:	2200      	movs	r2, #0
 8001e14:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001e16:	7bfa      	ldrb	r2, [r7, #15]
 8001e18:	6879      	ldr	r1, [r7, #4]
 8001e1a:	4613      	mov	r3, r2
 8001e1c:	00db      	lsls	r3, r3, #3
 8001e1e:	4413      	add	r3, r2
 8001e20:	009b      	lsls	r3, r3, #2
 8001e22:	440b      	add	r3, r1
 8001e24:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8001e28:	2200      	movs	r2, #0
 8001e2a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001e2c:	7bfb      	ldrb	r3, [r7, #15]
 8001e2e:	3301      	adds	r3, #1
 8001e30:	73fb      	strb	r3, [r7, #15]
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	791b      	ldrb	r3, [r3, #4]
 8001e36:	7bfa      	ldrb	r2, [r7, #15]
 8001e38:	429a      	cmp	r2, r3
 8001e3a:	d3b5      	bcc.n	8001da8 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	6818      	ldr	r0, [r3, #0]
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	7c1a      	ldrb	r2, [r3, #16]
 8001e44:	f88d 2000 	strb.w	r2, [sp]
 8001e48:	3304      	adds	r3, #4
 8001e4a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e4c:	f001 fce0 	bl	8003810 <USB_DevInit>
 8001e50:	4603      	mov	r3, r0
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d005      	beq.n	8001e62 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	2202      	movs	r2, #2
 8001e5a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001e5e:	2301      	movs	r3, #1
 8001e60:	e00c      	b.n	8001e7c <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	2200      	movs	r2, #0
 8001e66:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	2201      	movs	r2, #1
 8001e6c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	4618      	mov	r0, r3
 8001e76:	f001 fea8 	bl	8003bca <USB_DevDisconnect>

  return HAL_OK;
 8001e7a:	2300      	movs	r3, #0
}
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	3710      	adds	r7, #16
 8001e80:	46bd      	mov	sp, r7
 8001e82:	bd80      	pop	{r7, pc}

08001e84 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b086      	sub	sp, #24
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d101      	bne.n	8001e96 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001e92:	2301      	movs	r3, #1
 8001e94:	e267      	b.n	8002366 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	f003 0301 	and.w	r3, r3, #1
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d075      	beq.n	8001f8e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001ea2:	4b88      	ldr	r3, [pc, #544]	@ (80020c4 <HAL_RCC_OscConfig+0x240>)
 8001ea4:	689b      	ldr	r3, [r3, #8]
 8001ea6:	f003 030c 	and.w	r3, r3, #12
 8001eaa:	2b04      	cmp	r3, #4
 8001eac:	d00c      	beq.n	8001ec8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001eae:	4b85      	ldr	r3, [pc, #532]	@ (80020c4 <HAL_RCC_OscConfig+0x240>)
 8001eb0:	689b      	ldr	r3, [r3, #8]
 8001eb2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001eb6:	2b08      	cmp	r3, #8
 8001eb8:	d112      	bne.n	8001ee0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001eba:	4b82      	ldr	r3, [pc, #520]	@ (80020c4 <HAL_RCC_OscConfig+0x240>)
 8001ebc:	685b      	ldr	r3, [r3, #4]
 8001ebe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001ec2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001ec6:	d10b      	bne.n	8001ee0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ec8:	4b7e      	ldr	r3, [pc, #504]	@ (80020c4 <HAL_RCC_OscConfig+0x240>)
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d05b      	beq.n	8001f8c <HAL_RCC_OscConfig+0x108>
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	685b      	ldr	r3, [r3, #4]
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d157      	bne.n	8001f8c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001edc:	2301      	movs	r3, #1
 8001ede:	e242      	b.n	8002366 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	685b      	ldr	r3, [r3, #4]
 8001ee4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001ee8:	d106      	bne.n	8001ef8 <HAL_RCC_OscConfig+0x74>
 8001eea:	4b76      	ldr	r3, [pc, #472]	@ (80020c4 <HAL_RCC_OscConfig+0x240>)
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	4a75      	ldr	r2, [pc, #468]	@ (80020c4 <HAL_RCC_OscConfig+0x240>)
 8001ef0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ef4:	6013      	str	r3, [r2, #0]
 8001ef6:	e01d      	b.n	8001f34 <HAL_RCC_OscConfig+0xb0>
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	685b      	ldr	r3, [r3, #4]
 8001efc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001f00:	d10c      	bne.n	8001f1c <HAL_RCC_OscConfig+0x98>
 8001f02:	4b70      	ldr	r3, [pc, #448]	@ (80020c4 <HAL_RCC_OscConfig+0x240>)
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	4a6f      	ldr	r2, [pc, #444]	@ (80020c4 <HAL_RCC_OscConfig+0x240>)
 8001f08:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001f0c:	6013      	str	r3, [r2, #0]
 8001f0e:	4b6d      	ldr	r3, [pc, #436]	@ (80020c4 <HAL_RCC_OscConfig+0x240>)
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	4a6c      	ldr	r2, [pc, #432]	@ (80020c4 <HAL_RCC_OscConfig+0x240>)
 8001f14:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f18:	6013      	str	r3, [r2, #0]
 8001f1a:	e00b      	b.n	8001f34 <HAL_RCC_OscConfig+0xb0>
 8001f1c:	4b69      	ldr	r3, [pc, #420]	@ (80020c4 <HAL_RCC_OscConfig+0x240>)
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	4a68      	ldr	r2, [pc, #416]	@ (80020c4 <HAL_RCC_OscConfig+0x240>)
 8001f22:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001f26:	6013      	str	r3, [r2, #0]
 8001f28:	4b66      	ldr	r3, [pc, #408]	@ (80020c4 <HAL_RCC_OscConfig+0x240>)
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	4a65      	ldr	r2, [pc, #404]	@ (80020c4 <HAL_RCC_OscConfig+0x240>)
 8001f2e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001f32:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	685b      	ldr	r3, [r3, #4]
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d013      	beq.n	8001f64 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f3c:	f7ff f894 	bl	8001068 <HAL_GetTick>
 8001f40:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f42:	e008      	b.n	8001f56 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001f44:	f7ff f890 	bl	8001068 <HAL_GetTick>
 8001f48:	4602      	mov	r2, r0
 8001f4a:	693b      	ldr	r3, [r7, #16]
 8001f4c:	1ad3      	subs	r3, r2, r3
 8001f4e:	2b64      	cmp	r3, #100	@ 0x64
 8001f50:	d901      	bls.n	8001f56 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001f52:	2303      	movs	r3, #3
 8001f54:	e207      	b.n	8002366 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f56:	4b5b      	ldr	r3, [pc, #364]	@ (80020c4 <HAL_RCC_OscConfig+0x240>)
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d0f0      	beq.n	8001f44 <HAL_RCC_OscConfig+0xc0>
 8001f62:	e014      	b.n	8001f8e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f64:	f7ff f880 	bl	8001068 <HAL_GetTick>
 8001f68:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f6a:	e008      	b.n	8001f7e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001f6c:	f7ff f87c 	bl	8001068 <HAL_GetTick>
 8001f70:	4602      	mov	r2, r0
 8001f72:	693b      	ldr	r3, [r7, #16]
 8001f74:	1ad3      	subs	r3, r2, r3
 8001f76:	2b64      	cmp	r3, #100	@ 0x64
 8001f78:	d901      	bls.n	8001f7e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001f7a:	2303      	movs	r3, #3
 8001f7c:	e1f3      	b.n	8002366 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f7e:	4b51      	ldr	r3, [pc, #324]	@ (80020c4 <HAL_RCC_OscConfig+0x240>)
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d1f0      	bne.n	8001f6c <HAL_RCC_OscConfig+0xe8>
 8001f8a:	e000      	b.n	8001f8e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f8c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	f003 0302 	and.w	r3, r3, #2
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d063      	beq.n	8002062 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001f9a:	4b4a      	ldr	r3, [pc, #296]	@ (80020c4 <HAL_RCC_OscConfig+0x240>)
 8001f9c:	689b      	ldr	r3, [r3, #8]
 8001f9e:	f003 030c 	and.w	r3, r3, #12
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d00b      	beq.n	8001fbe <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001fa6:	4b47      	ldr	r3, [pc, #284]	@ (80020c4 <HAL_RCC_OscConfig+0x240>)
 8001fa8:	689b      	ldr	r3, [r3, #8]
 8001faa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001fae:	2b08      	cmp	r3, #8
 8001fb0:	d11c      	bne.n	8001fec <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001fb2:	4b44      	ldr	r3, [pc, #272]	@ (80020c4 <HAL_RCC_OscConfig+0x240>)
 8001fb4:	685b      	ldr	r3, [r3, #4]
 8001fb6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d116      	bne.n	8001fec <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001fbe:	4b41      	ldr	r3, [pc, #260]	@ (80020c4 <HAL_RCC_OscConfig+0x240>)
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	f003 0302 	and.w	r3, r3, #2
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d005      	beq.n	8001fd6 <HAL_RCC_OscConfig+0x152>
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	68db      	ldr	r3, [r3, #12]
 8001fce:	2b01      	cmp	r3, #1
 8001fd0:	d001      	beq.n	8001fd6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001fd2:	2301      	movs	r3, #1
 8001fd4:	e1c7      	b.n	8002366 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fd6:	4b3b      	ldr	r3, [pc, #236]	@ (80020c4 <HAL_RCC_OscConfig+0x240>)
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	691b      	ldr	r3, [r3, #16]
 8001fe2:	00db      	lsls	r3, r3, #3
 8001fe4:	4937      	ldr	r1, [pc, #220]	@ (80020c4 <HAL_RCC_OscConfig+0x240>)
 8001fe6:	4313      	orrs	r3, r2
 8001fe8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001fea:	e03a      	b.n	8002062 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	68db      	ldr	r3, [r3, #12]
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d020      	beq.n	8002036 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001ff4:	4b34      	ldr	r3, [pc, #208]	@ (80020c8 <HAL_RCC_OscConfig+0x244>)
 8001ff6:	2201      	movs	r2, #1
 8001ff8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ffa:	f7ff f835 	bl	8001068 <HAL_GetTick>
 8001ffe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002000:	e008      	b.n	8002014 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002002:	f7ff f831 	bl	8001068 <HAL_GetTick>
 8002006:	4602      	mov	r2, r0
 8002008:	693b      	ldr	r3, [r7, #16]
 800200a:	1ad3      	subs	r3, r2, r3
 800200c:	2b02      	cmp	r3, #2
 800200e:	d901      	bls.n	8002014 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002010:	2303      	movs	r3, #3
 8002012:	e1a8      	b.n	8002366 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002014:	4b2b      	ldr	r3, [pc, #172]	@ (80020c4 <HAL_RCC_OscConfig+0x240>)
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	f003 0302 	and.w	r3, r3, #2
 800201c:	2b00      	cmp	r3, #0
 800201e:	d0f0      	beq.n	8002002 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002020:	4b28      	ldr	r3, [pc, #160]	@ (80020c4 <HAL_RCC_OscConfig+0x240>)
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	691b      	ldr	r3, [r3, #16]
 800202c:	00db      	lsls	r3, r3, #3
 800202e:	4925      	ldr	r1, [pc, #148]	@ (80020c4 <HAL_RCC_OscConfig+0x240>)
 8002030:	4313      	orrs	r3, r2
 8002032:	600b      	str	r3, [r1, #0]
 8002034:	e015      	b.n	8002062 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002036:	4b24      	ldr	r3, [pc, #144]	@ (80020c8 <HAL_RCC_OscConfig+0x244>)
 8002038:	2200      	movs	r2, #0
 800203a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800203c:	f7ff f814 	bl	8001068 <HAL_GetTick>
 8002040:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002042:	e008      	b.n	8002056 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002044:	f7ff f810 	bl	8001068 <HAL_GetTick>
 8002048:	4602      	mov	r2, r0
 800204a:	693b      	ldr	r3, [r7, #16]
 800204c:	1ad3      	subs	r3, r2, r3
 800204e:	2b02      	cmp	r3, #2
 8002050:	d901      	bls.n	8002056 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002052:	2303      	movs	r3, #3
 8002054:	e187      	b.n	8002366 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002056:	4b1b      	ldr	r3, [pc, #108]	@ (80020c4 <HAL_RCC_OscConfig+0x240>)
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	f003 0302 	and.w	r3, r3, #2
 800205e:	2b00      	cmp	r3, #0
 8002060:	d1f0      	bne.n	8002044 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	f003 0308 	and.w	r3, r3, #8
 800206a:	2b00      	cmp	r3, #0
 800206c:	d036      	beq.n	80020dc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	695b      	ldr	r3, [r3, #20]
 8002072:	2b00      	cmp	r3, #0
 8002074:	d016      	beq.n	80020a4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002076:	4b15      	ldr	r3, [pc, #84]	@ (80020cc <HAL_RCC_OscConfig+0x248>)
 8002078:	2201      	movs	r2, #1
 800207a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800207c:	f7fe fff4 	bl	8001068 <HAL_GetTick>
 8002080:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002082:	e008      	b.n	8002096 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002084:	f7fe fff0 	bl	8001068 <HAL_GetTick>
 8002088:	4602      	mov	r2, r0
 800208a:	693b      	ldr	r3, [r7, #16]
 800208c:	1ad3      	subs	r3, r2, r3
 800208e:	2b02      	cmp	r3, #2
 8002090:	d901      	bls.n	8002096 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002092:	2303      	movs	r3, #3
 8002094:	e167      	b.n	8002366 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002096:	4b0b      	ldr	r3, [pc, #44]	@ (80020c4 <HAL_RCC_OscConfig+0x240>)
 8002098:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800209a:	f003 0302 	and.w	r3, r3, #2
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d0f0      	beq.n	8002084 <HAL_RCC_OscConfig+0x200>
 80020a2:	e01b      	b.n	80020dc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80020a4:	4b09      	ldr	r3, [pc, #36]	@ (80020cc <HAL_RCC_OscConfig+0x248>)
 80020a6:	2200      	movs	r2, #0
 80020a8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020aa:	f7fe ffdd 	bl	8001068 <HAL_GetTick>
 80020ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80020b0:	e00e      	b.n	80020d0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80020b2:	f7fe ffd9 	bl	8001068 <HAL_GetTick>
 80020b6:	4602      	mov	r2, r0
 80020b8:	693b      	ldr	r3, [r7, #16]
 80020ba:	1ad3      	subs	r3, r2, r3
 80020bc:	2b02      	cmp	r3, #2
 80020be:	d907      	bls.n	80020d0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80020c0:	2303      	movs	r3, #3
 80020c2:	e150      	b.n	8002366 <HAL_RCC_OscConfig+0x4e2>
 80020c4:	40023800 	.word	0x40023800
 80020c8:	42470000 	.word	0x42470000
 80020cc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80020d0:	4b88      	ldr	r3, [pc, #544]	@ (80022f4 <HAL_RCC_OscConfig+0x470>)
 80020d2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80020d4:	f003 0302 	and.w	r3, r3, #2
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d1ea      	bne.n	80020b2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	f003 0304 	and.w	r3, r3, #4
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	f000 8097 	beq.w	8002218 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80020ea:	2300      	movs	r3, #0
 80020ec:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80020ee:	4b81      	ldr	r3, [pc, #516]	@ (80022f4 <HAL_RCC_OscConfig+0x470>)
 80020f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d10f      	bne.n	800211a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80020fa:	2300      	movs	r3, #0
 80020fc:	60bb      	str	r3, [r7, #8]
 80020fe:	4b7d      	ldr	r3, [pc, #500]	@ (80022f4 <HAL_RCC_OscConfig+0x470>)
 8002100:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002102:	4a7c      	ldr	r2, [pc, #496]	@ (80022f4 <HAL_RCC_OscConfig+0x470>)
 8002104:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002108:	6413      	str	r3, [r2, #64]	@ 0x40
 800210a:	4b7a      	ldr	r3, [pc, #488]	@ (80022f4 <HAL_RCC_OscConfig+0x470>)
 800210c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800210e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002112:	60bb      	str	r3, [r7, #8]
 8002114:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002116:	2301      	movs	r3, #1
 8002118:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800211a:	4b77      	ldr	r3, [pc, #476]	@ (80022f8 <HAL_RCC_OscConfig+0x474>)
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002122:	2b00      	cmp	r3, #0
 8002124:	d118      	bne.n	8002158 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002126:	4b74      	ldr	r3, [pc, #464]	@ (80022f8 <HAL_RCC_OscConfig+0x474>)
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	4a73      	ldr	r2, [pc, #460]	@ (80022f8 <HAL_RCC_OscConfig+0x474>)
 800212c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002130:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002132:	f7fe ff99 	bl	8001068 <HAL_GetTick>
 8002136:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002138:	e008      	b.n	800214c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800213a:	f7fe ff95 	bl	8001068 <HAL_GetTick>
 800213e:	4602      	mov	r2, r0
 8002140:	693b      	ldr	r3, [r7, #16]
 8002142:	1ad3      	subs	r3, r2, r3
 8002144:	2b02      	cmp	r3, #2
 8002146:	d901      	bls.n	800214c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002148:	2303      	movs	r3, #3
 800214a:	e10c      	b.n	8002366 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800214c:	4b6a      	ldr	r3, [pc, #424]	@ (80022f8 <HAL_RCC_OscConfig+0x474>)
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002154:	2b00      	cmp	r3, #0
 8002156:	d0f0      	beq.n	800213a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	689b      	ldr	r3, [r3, #8]
 800215c:	2b01      	cmp	r3, #1
 800215e:	d106      	bne.n	800216e <HAL_RCC_OscConfig+0x2ea>
 8002160:	4b64      	ldr	r3, [pc, #400]	@ (80022f4 <HAL_RCC_OscConfig+0x470>)
 8002162:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002164:	4a63      	ldr	r2, [pc, #396]	@ (80022f4 <HAL_RCC_OscConfig+0x470>)
 8002166:	f043 0301 	orr.w	r3, r3, #1
 800216a:	6713      	str	r3, [r2, #112]	@ 0x70
 800216c:	e01c      	b.n	80021a8 <HAL_RCC_OscConfig+0x324>
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	689b      	ldr	r3, [r3, #8]
 8002172:	2b05      	cmp	r3, #5
 8002174:	d10c      	bne.n	8002190 <HAL_RCC_OscConfig+0x30c>
 8002176:	4b5f      	ldr	r3, [pc, #380]	@ (80022f4 <HAL_RCC_OscConfig+0x470>)
 8002178:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800217a:	4a5e      	ldr	r2, [pc, #376]	@ (80022f4 <HAL_RCC_OscConfig+0x470>)
 800217c:	f043 0304 	orr.w	r3, r3, #4
 8002180:	6713      	str	r3, [r2, #112]	@ 0x70
 8002182:	4b5c      	ldr	r3, [pc, #368]	@ (80022f4 <HAL_RCC_OscConfig+0x470>)
 8002184:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002186:	4a5b      	ldr	r2, [pc, #364]	@ (80022f4 <HAL_RCC_OscConfig+0x470>)
 8002188:	f043 0301 	orr.w	r3, r3, #1
 800218c:	6713      	str	r3, [r2, #112]	@ 0x70
 800218e:	e00b      	b.n	80021a8 <HAL_RCC_OscConfig+0x324>
 8002190:	4b58      	ldr	r3, [pc, #352]	@ (80022f4 <HAL_RCC_OscConfig+0x470>)
 8002192:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002194:	4a57      	ldr	r2, [pc, #348]	@ (80022f4 <HAL_RCC_OscConfig+0x470>)
 8002196:	f023 0301 	bic.w	r3, r3, #1
 800219a:	6713      	str	r3, [r2, #112]	@ 0x70
 800219c:	4b55      	ldr	r3, [pc, #340]	@ (80022f4 <HAL_RCC_OscConfig+0x470>)
 800219e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021a0:	4a54      	ldr	r2, [pc, #336]	@ (80022f4 <HAL_RCC_OscConfig+0x470>)
 80021a2:	f023 0304 	bic.w	r3, r3, #4
 80021a6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	689b      	ldr	r3, [r3, #8]
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d015      	beq.n	80021dc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021b0:	f7fe ff5a 	bl	8001068 <HAL_GetTick>
 80021b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021b6:	e00a      	b.n	80021ce <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80021b8:	f7fe ff56 	bl	8001068 <HAL_GetTick>
 80021bc:	4602      	mov	r2, r0
 80021be:	693b      	ldr	r3, [r7, #16]
 80021c0:	1ad3      	subs	r3, r2, r3
 80021c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80021c6:	4293      	cmp	r3, r2
 80021c8:	d901      	bls.n	80021ce <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80021ca:	2303      	movs	r3, #3
 80021cc:	e0cb      	b.n	8002366 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021ce:	4b49      	ldr	r3, [pc, #292]	@ (80022f4 <HAL_RCC_OscConfig+0x470>)
 80021d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021d2:	f003 0302 	and.w	r3, r3, #2
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d0ee      	beq.n	80021b8 <HAL_RCC_OscConfig+0x334>
 80021da:	e014      	b.n	8002206 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021dc:	f7fe ff44 	bl	8001068 <HAL_GetTick>
 80021e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80021e2:	e00a      	b.n	80021fa <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80021e4:	f7fe ff40 	bl	8001068 <HAL_GetTick>
 80021e8:	4602      	mov	r2, r0
 80021ea:	693b      	ldr	r3, [r7, #16]
 80021ec:	1ad3      	subs	r3, r2, r3
 80021ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80021f2:	4293      	cmp	r3, r2
 80021f4:	d901      	bls.n	80021fa <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80021f6:	2303      	movs	r3, #3
 80021f8:	e0b5      	b.n	8002366 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80021fa:	4b3e      	ldr	r3, [pc, #248]	@ (80022f4 <HAL_RCC_OscConfig+0x470>)
 80021fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021fe:	f003 0302 	and.w	r3, r3, #2
 8002202:	2b00      	cmp	r3, #0
 8002204:	d1ee      	bne.n	80021e4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002206:	7dfb      	ldrb	r3, [r7, #23]
 8002208:	2b01      	cmp	r3, #1
 800220a:	d105      	bne.n	8002218 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800220c:	4b39      	ldr	r3, [pc, #228]	@ (80022f4 <HAL_RCC_OscConfig+0x470>)
 800220e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002210:	4a38      	ldr	r2, [pc, #224]	@ (80022f4 <HAL_RCC_OscConfig+0x470>)
 8002212:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002216:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	699b      	ldr	r3, [r3, #24]
 800221c:	2b00      	cmp	r3, #0
 800221e:	f000 80a1 	beq.w	8002364 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002222:	4b34      	ldr	r3, [pc, #208]	@ (80022f4 <HAL_RCC_OscConfig+0x470>)
 8002224:	689b      	ldr	r3, [r3, #8]
 8002226:	f003 030c 	and.w	r3, r3, #12
 800222a:	2b08      	cmp	r3, #8
 800222c:	d05c      	beq.n	80022e8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	699b      	ldr	r3, [r3, #24]
 8002232:	2b02      	cmp	r3, #2
 8002234:	d141      	bne.n	80022ba <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002236:	4b31      	ldr	r3, [pc, #196]	@ (80022fc <HAL_RCC_OscConfig+0x478>)
 8002238:	2200      	movs	r2, #0
 800223a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800223c:	f7fe ff14 	bl	8001068 <HAL_GetTick>
 8002240:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002242:	e008      	b.n	8002256 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002244:	f7fe ff10 	bl	8001068 <HAL_GetTick>
 8002248:	4602      	mov	r2, r0
 800224a:	693b      	ldr	r3, [r7, #16]
 800224c:	1ad3      	subs	r3, r2, r3
 800224e:	2b02      	cmp	r3, #2
 8002250:	d901      	bls.n	8002256 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002252:	2303      	movs	r3, #3
 8002254:	e087      	b.n	8002366 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002256:	4b27      	ldr	r3, [pc, #156]	@ (80022f4 <HAL_RCC_OscConfig+0x470>)
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800225e:	2b00      	cmp	r3, #0
 8002260:	d1f0      	bne.n	8002244 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	69da      	ldr	r2, [r3, #28]
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	6a1b      	ldr	r3, [r3, #32]
 800226a:	431a      	orrs	r2, r3
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002270:	019b      	lsls	r3, r3, #6
 8002272:	431a      	orrs	r2, r3
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002278:	085b      	lsrs	r3, r3, #1
 800227a:	3b01      	subs	r3, #1
 800227c:	041b      	lsls	r3, r3, #16
 800227e:	431a      	orrs	r2, r3
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002284:	061b      	lsls	r3, r3, #24
 8002286:	491b      	ldr	r1, [pc, #108]	@ (80022f4 <HAL_RCC_OscConfig+0x470>)
 8002288:	4313      	orrs	r3, r2
 800228a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800228c:	4b1b      	ldr	r3, [pc, #108]	@ (80022fc <HAL_RCC_OscConfig+0x478>)
 800228e:	2201      	movs	r2, #1
 8002290:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002292:	f7fe fee9 	bl	8001068 <HAL_GetTick>
 8002296:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002298:	e008      	b.n	80022ac <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800229a:	f7fe fee5 	bl	8001068 <HAL_GetTick>
 800229e:	4602      	mov	r2, r0
 80022a0:	693b      	ldr	r3, [r7, #16]
 80022a2:	1ad3      	subs	r3, r2, r3
 80022a4:	2b02      	cmp	r3, #2
 80022a6:	d901      	bls.n	80022ac <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80022a8:	2303      	movs	r3, #3
 80022aa:	e05c      	b.n	8002366 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80022ac:	4b11      	ldr	r3, [pc, #68]	@ (80022f4 <HAL_RCC_OscConfig+0x470>)
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d0f0      	beq.n	800229a <HAL_RCC_OscConfig+0x416>
 80022b8:	e054      	b.n	8002364 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022ba:	4b10      	ldr	r3, [pc, #64]	@ (80022fc <HAL_RCC_OscConfig+0x478>)
 80022bc:	2200      	movs	r2, #0
 80022be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022c0:	f7fe fed2 	bl	8001068 <HAL_GetTick>
 80022c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80022c6:	e008      	b.n	80022da <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80022c8:	f7fe fece 	bl	8001068 <HAL_GetTick>
 80022cc:	4602      	mov	r2, r0
 80022ce:	693b      	ldr	r3, [r7, #16]
 80022d0:	1ad3      	subs	r3, r2, r3
 80022d2:	2b02      	cmp	r3, #2
 80022d4:	d901      	bls.n	80022da <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80022d6:	2303      	movs	r3, #3
 80022d8:	e045      	b.n	8002366 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80022da:	4b06      	ldr	r3, [pc, #24]	@ (80022f4 <HAL_RCC_OscConfig+0x470>)
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d1f0      	bne.n	80022c8 <HAL_RCC_OscConfig+0x444>
 80022e6:	e03d      	b.n	8002364 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	699b      	ldr	r3, [r3, #24]
 80022ec:	2b01      	cmp	r3, #1
 80022ee:	d107      	bne.n	8002300 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80022f0:	2301      	movs	r3, #1
 80022f2:	e038      	b.n	8002366 <HAL_RCC_OscConfig+0x4e2>
 80022f4:	40023800 	.word	0x40023800
 80022f8:	40007000 	.word	0x40007000
 80022fc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002300:	4b1b      	ldr	r3, [pc, #108]	@ (8002370 <HAL_RCC_OscConfig+0x4ec>)
 8002302:	685b      	ldr	r3, [r3, #4]
 8002304:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	699b      	ldr	r3, [r3, #24]
 800230a:	2b01      	cmp	r3, #1
 800230c:	d028      	beq.n	8002360 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002318:	429a      	cmp	r2, r3
 800231a:	d121      	bne.n	8002360 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002326:	429a      	cmp	r2, r3
 8002328:	d11a      	bne.n	8002360 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800232a:	68fa      	ldr	r2, [r7, #12]
 800232c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002330:	4013      	ands	r3, r2
 8002332:	687a      	ldr	r2, [r7, #4]
 8002334:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002336:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002338:	4293      	cmp	r3, r2
 800233a:	d111      	bne.n	8002360 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002346:	085b      	lsrs	r3, r3, #1
 8002348:	3b01      	subs	r3, #1
 800234a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800234c:	429a      	cmp	r2, r3
 800234e:	d107      	bne.n	8002360 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800235a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800235c:	429a      	cmp	r2, r3
 800235e:	d001      	beq.n	8002364 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002360:	2301      	movs	r3, #1
 8002362:	e000      	b.n	8002366 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002364:	2300      	movs	r3, #0
}
 8002366:	4618      	mov	r0, r3
 8002368:	3718      	adds	r7, #24
 800236a:	46bd      	mov	sp, r7
 800236c:	bd80      	pop	{r7, pc}
 800236e:	bf00      	nop
 8002370:	40023800 	.word	0x40023800

08002374 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	b084      	sub	sp, #16
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]
 800237c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	2b00      	cmp	r3, #0
 8002382:	d101      	bne.n	8002388 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002384:	2301      	movs	r3, #1
 8002386:	e0cc      	b.n	8002522 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002388:	4b68      	ldr	r3, [pc, #416]	@ (800252c <HAL_RCC_ClockConfig+0x1b8>)
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	f003 030f 	and.w	r3, r3, #15
 8002390:	683a      	ldr	r2, [r7, #0]
 8002392:	429a      	cmp	r2, r3
 8002394:	d90c      	bls.n	80023b0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002396:	4b65      	ldr	r3, [pc, #404]	@ (800252c <HAL_RCC_ClockConfig+0x1b8>)
 8002398:	683a      	ldr	r2, [r7, #0]
 800239a:	b2d2      	uxtb	r2, r2
 800239c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800239e:	4b63      	ldr	r3, [pc, #396]	@ (800252c <HAL_RCC_ClockConfig+0x1b8>)
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	f003 030f 	and.w	r3, r3, #15
 80023a6:	683a      	ldr	r2, [r7, #0]
 80023a8:	429a      	cmp	r2, r3
 80023aa:	d001      	beq.n	80023b0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80023ac:	2301      	movs	r3, #1
 80023ae:	e0b8      	b.n	8002522 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	f003 0302 	and.w	r3, r3, #2
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d020      	beq.n	80023fe <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	f003 0304 	and.w	r3, r3, #4
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d005      	beq.n	80023d4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80023c8:	4b59      	ldr	r3, [pc, #356]	@ (8002530 <HAL_RCC_ClockConfig+0x1bc>)
 80023ca:	689b      	ldr	r3, [r3, #8]
 80023cc:	4a58      	ldr	r2, [pc, #352]	@ (8002530 <HAL_RCC_ClockConfig+0x1bc>)
 80023ce:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80023d2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	f003 0308 	and.w	r3, r3, #8
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d005      	beq.n	80023ec <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80023e0:	4b53      	ldr	r3, [pc, #332]	@ (8002530 <HAL_RCC_ClockConfig+0x1bc>)
 80023e2:	689b      	ldr	r3, [r3, #8]
 80023e4:	4a52      	ldr	r2, [pc, #328]	@ (8002530 <HAL_RCC_ClockConfig+0x1bc>)
 80023e6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80023ea:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80023ec:	4b50      	ldr	r3, [pc, #320]	@ (8002530 <HAL_RCC_ClockConfig+0x1bc>)
 80023ee:	689b      	ldr	r3, [r3, #8]
 80023f0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	689b      	ldr	r3, [r3, #8]
 80023f8:	494d      	ldr	r1, [pc, #308]	@ (8002530 <HAL_RCC_ClockConfig+0x1bc>)
 80023fa:	4313      	orrs	r3, r2
 80023fc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	f003 0301 	and.w	r3, r3, #1
 8002406:	2b00      	cmp	r3, #0
 8002408:	d044      	beq.n	8002494 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	685b      	ldr	r3, [r3, #4]
 800240e:	2b01      	cmp	r3, #1
 8002410:	d107      	bne.n	8002422 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002412:	4b47      	ldr	r3, [pc, #284]	@ (8002530 <HAL_RCC_ClockConfig+0x1bc>)
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800241a:	2b00      	cmp	r3, #0
 800241c:	d119      	bne.n	8002452 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800241e:	2301      	movs	r3, #1
 8002420:	e07f      	b.n	8002522 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	685b      	ldr	r3, [r3, #4]
 8002426:	2b02      	cmp	r3, #2
 8002428:	d003      	beq.n	8002432 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800242e:	2b03      	cmp	r3, #3
 8002430:	d107      	bne.n	8002442 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002432:	4b3f      	ldr	r3, [pc, #252]	@ (8002530 <HAL_RCC_ClockConfig+0x1bc>)
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800243a:	2b00      	cmp	r3, #0
 800243c:	d109      	bne.n	8002452 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800243e:	2301      	movs	r3, #1
 8002440:	e06f      	b.n	8002522 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002442:	4b3b      	ldr	r3, [pc, #236]	@ (8002530 <HAL_RCC_ClockConfig+0x1bc>)
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	f003 0302 	and.w	r3, r3, #2
 800244a:	2b00      	cmp	r3, #0
 800244c:	d101      	bne.n	8002452 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800244e:	2301      	movs	r3, #1
 8002450:	e067      	b.n	8002522 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002452:	4b37      	ldr	r3, [pc, #220]	@ (8002530 <HAL_RCC_ClockConfig+0x1bc>)
 8002454:	689b      	ldr	r3, [r3, #8]
 8002456:	f023 0203 	bic.w	r2, r3, #3
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	685b      	ldr	r3, [r3, #4]
 800245e:	4934      	ldr	r1, [pc, #208]	@ (8002530 <HAL_RCC_ClockConfig+0x1bc>)
 8002460:	4313      	orrs	r3, r2
 8002462:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002464:	f7fe fe00 	bl	8001068 <HAL_GetTick>
 8002468:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800246a:	e00a      	b.n	8002482 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800246c:	f7fe fdfc 	bl	8001068 <HAL_GetTick>
 8002470:	4602      	mov	r2, r0
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	1ad3      	subs	r3, r2, r3
 8002476:	f241 3288 	movw	r2, #5000	@ 0x1388
 800247a:	4293      	cmp	r3, r2
 800247c:	d901      	bls.n	8002482 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800247e:	2303      	movs	r3, #3
 8002480:	e04f      	b.n	8002522 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002482:	4b2b      	ldr	r3, [pc, #172]	@ (8002530 <HAL_RCC_ClockConfig+0x1bc>)
 8002484:	689b      	ldr	r3, [r3, #8]
 8002486:	f003 020c 	and.w	r2, r3, #12
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	685b      	ldr	r3, [r3, #4]
 800248e:	009b      	lsls	r3, r3, #2
 8002490:	429a      	cmp	r2, r3
 8002492:	d1eb      	bne.n	800246c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002494:	4b25      	ldr	r3, [pc, #148]	@ (800252c <HAL_RCC_ClockConfig+0x1b8>)
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	f003 030f 	and.w	r3, r3, #15
 800249c:	683a      	ldr	r2, [r7, #0]
 800249e:	429a      	cmp	r2, r3
 80024a0:	d20c      	bcs.n	80024bc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024a2:	4b22      	ldr	r3, [pc, #136]	@ (800252c <HAL_RCC_ClockConfig+0x1b8>)
 80024a4:	683a      	ldr	r2, [r7, #0]
 80024a6:	b2d2      	uxtb	r2, r2
 80024a8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80024aa:	4b20      	ldr	r3, [pc, #128]	@ (800252c <HAL_RCC_ClockConfig+0x1b8>)
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	f003 030f 	and.w	r3, r3, #15
 80024b2:	683a      	ldr	r2, [r7, #0]
 80024b4:	429a      	cmp	r2, r3
 80024b6:	d001      	beq.n	80024bc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80024b8:	2301      	movs	r3, #1
 80024ba:	e032      	b.n	8002522 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f003 0304 	and.w	r3, r3, #4
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d008      	beq.n	80024da <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80024c8:	4b19      	ldr	r3, [pc, #100]	@ (8002530 <HAL_RCC_ClockConfig+0x1bc>)
 80024ca:	689b      	ldr	r3, [r3, #8]
 80024cc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	68db      	ldr	r3, [r3, #12]
 80024d4:	4916      	ldr	r1, [pc, #88]	@ (8002530 <HAL_RCC_ClockConfig+0x1bc>)
 80024d6:	4313      	orrs	r3, r2
 80024d8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	f003 0308 	and.w	r3, r3, #8
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d009      	beq.n	80024fa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80024e6:	4b12      	ldr	r3, [pc, #72]	@ (8002530 <HAL_RCC_ClockConfig+0x1bc>)
 80024e8:	689b      	ldr	r3, [r3, #8]
 80024ea:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	691b      	ldr	r3, [r3, #16]
 80024f2:	00db      	lsls	r3, r3, #3
 80024f4:	490e      	ldr	r1, [pc, #56]	@ (8002530 <HAL_RCC_ClockConfig+0x1bc>)
 80024f6:	4313      	orrs	r3, r2
 80024f8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80024fa:	f000 f821 	bl	8002540 <HAL_RCC_GetSysClockFreq>
 80024fe:	4602      	mov	r2, r0
 8002500:	4b0b      	ldr	r3, [pc, #44]	@ (8002530 <HAL_RCC_ClockConfig+0x1bc>)
 8002502:	689b      	ldr	r3, [r3, #8]
 8002504:	091b      	lsrs	r3, r3, #4
 8002506:	f003 030f 	and.w	r3, r3, #15
 800250a:	490a      	ldr	r1, [pc, #40]	@ (8002534 <HAL_RCC_ClockConfig+0x1c0>)
 800250c:	5ccb      	ldrb	r3, [r1, r3]
 800250e:	fa22 f303 	lsr.w	r3, r2, r3
 8002512:	4a09      	ldr	r2, [pc, #36]	@ (8002538 <HAL_RCC_ClockConfig+0x1c4>)
 8002514:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002516:	4b09      	ldr	r3, [pc, #36]	@ (800253c <HAL_RCC_ClockConfig+0x1c8>)
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	4618      	mov	r0, r3
 800251c:	f7fe fc58 	bl	8000dd0 <HAL_InitTick>

  return HAL_OK;
 8002520:	2300      	movs	r3, #0
}
 8002522:	4618      	mov	r0, r3
 8002524:	3710      	adds	r7, #16
 8002526:	46bd      	mov	sp, r7
 8002528:	bd80      	pop	{r7, pc}
 800252a:	bf00      	nop
 800252c:	40023c00 	.word	0x40023c00
 8002530:	40023800 	.word	0x40023800
 8002534:	08006a44 	.word	0x08006a44
 8002538:	20000000 	.word	0x20000000
 800253c:	20000004 	.word	0x20000004

08002540 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002540:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002544:	b094      	sub	sp, #80	@ 0x50
 8002546:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002548:	2300      	movs	r3, #0
 800254a:	647b      	str	r3, [r7, #68]	@ 0x44
 800254c:	2300      	movs	r3, #0
 800254e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002550:	2300      	movs	r3, #0
 8002552:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8002554:	2300      	movs	r3, #0
 8002556:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002558:	4b79      	ldr	r3, [pc, #484]	@ (8002740 <HAL_RCC_GetSysClockFreq+0x200>)
 800255a:	689b      	ldr	r3, [r3, #8]
 800255c:	f003 030c 	and.w	r3, r3, #12
 8002560:	2b08      	cmp	r3, #8
 8002562:	d00d      	beq.n	8002580 <HAL_RCC_GetSysClockFreq+0x40>
 8002564:	2b08      	cmp	r3, #8
 8002566:	f200 80e1 	bhi.w	800272c <HAL_RCC_GetSysClockFreq+0x1ec>
 800256a:	2b00      	cmp	r3, #0
 800256c:	d002      	beq.n	8002574 <HAL_RCC_GetSysClockFreq+0x34>
 800256e:	2b04      	cmp	r3, #4
 8002570:	d003      	beq.n	800257a <HAL_RCC_GetSysClockFreq+0x3a>
 8002572:	e0db      	b.n	800272c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002574:	4b73      	ldr	r3, [pc, #460]	@ (8002744 <HAL_RCC_GetSysClockFreq+0x204>)
 8002576:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 8002578:	e0db      	b.n	8002732 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800257a:	4b73      	ldr	r3, [pc, #460]	@ (8002748 <HAL_RCC_GetSysClockFreq+0x208>)
 800257c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800257e:	e0d8      	b.n	8002732 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002580:	4b6f      	ldr	r3, [pc, #444]	@ (8002740 <HAL_RCC_GetSysClockFreq+0x200>)
 8002582:	685b      	ldr	r3, [r3, #4]
 8002584:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002588:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800258a:	4b6d      	ldr	r3, [pc, #436]	@ (8002740 <HAL_RCC_GetSysClockFreq+0x200>)
 800258c:	685b      	ldr	r3, [r3, #4]
 800258e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002592:	2b00      	cmp	r3, #0
 8002594:	d063      	beq.n	800265e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002596:	4b6a      	ldr	r3, [pc, #424]	@ (8002740 <HAL_RCC_GetSysClockFreq+0x200>)
 8002598:	685b      	ldr	r3, [r3, #4]
 800259a:	099b      	lsrs	r3, r3, #6
 800259c:	2200      	movs	r2, #0
 800259e:	63bb      	str	r3, [r7, #56]	@ 0x38
 80025a0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80025a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80025a4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80025a8:	633b      	str	r3, [r7, #48]	@ 0x30
 80025aa:	2300      	movs	r3, #0
 80025ac:	637b      	str	r3, [r7, #52]	@ 0x34
 80025ae:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80025b2:	4622      	mov	r2, r4
 80025b4:	462b      	mov	r3, r5
 80025b6:	f04f 0000 	mov.w	r0, #0
 80025ba:	f04f 0100 	mov.w	r1, #0
 80025be:	0159      	lsls	r1, r3, #5
 80025c0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80025c4:	0150      	lsls	r0, r2, #5
 80025c6:	4602      	mov	r2, r0
 80025c8:	460b      	mov	r3, r1
 80025ca:	4621      	mov	r1, r4
 80025cc:	1a51      	subs	r1, r2, r1
 80025ce:	6139      	str	r1, [r7, #16]
 80025d0:	4629      	mov	r1, r5
 80025d2:	eb63 0301 	sbc.w	r3, r3, r1
 80025d6:	617b      	str	r3, [r7, #20]
 80025d8:	f04f 0200 	mov.w	r2, #0
 80025dc:	f04f 0300 	mov.w	r3, #0
 80025e0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80025e4:	4659      	mov	r1, fp
 80025e6:	018b      	lsls	r3, r1, #6
 80025e8:	4651      	mov	r1, sl
 80025ea:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80025ee:	4651      	mov	r1, sl
 80025f0:	018a      	lsls	r2, r1, #6
 80025f2:	4651      	mov	r1, sl
 80025f4:	ebb2 0801 	subs.w	r8, r2, r1
 80025f8:	4659      	mov	r1, fp
 80025fa:	eb63 0901 	sbc.w	r9, r3, r1
 80025fe:	f04f 0200 	mov.w	r2, #0
 8002602:	f04f 0300 	mov.w	r3, #0
 8002606:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800260a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800260e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002612:	4690      	mov	r8, r2
 8002614:	4699      	mov	r9, r3
 8002616:	4623      	mov	r3, r4
 8002618:	eb18 0303 	adds.w	r3, r8, r3
 800261c:	60bb      	str	r3, [r7, #8]
 800261e:	462b      	mov	r3, r5
 8002620:	eb49 0303 	adc.w	r3, r9, r3
 8002624:	60fb      	str	r3, [r7, #12]
 8002626:	f04f 0200 	mov.w	r2, #0
 800262a:	f04f 0300 	mov.w	r3, #0
 800262e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002632:	4629      	mov	r1, r5
 8002634:	024b      	lsls	r3, r1, #9
 8002636:	4621      	mov	r1, r4
 8002638:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800263c:	4621      	mov	r1, r4
 800263e:	024a      	lsls	r2, r1, #9
 8002640:	4610      	mov	r0, r2
 8002642:	4619      	mov	r1, r3
 8002644:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002646:	2200      	movs	r2, #0
 8002648:	62bb      	str	r3, [r7, #40]	@ 0x28
 800264a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800264c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002650:	f7fd fe26 	bl	80002a0 <__aeabi_uldivmod>
 8002654:	4602      	mov	r2, r0
 8002656:	460b      	mov	r3, r1
 8002658:	4613      	mov	r3, r2
 800265a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800265c:	e058      	b.n	8002710 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800265e:	4b38      	ldr	r3, [pc, #224]	@ (8002740 <HAL_RCC_GetSysClockFreq+0x200>)
 8002660:	685b      	ldr	r3, [r3, #4]
 8002662:	099b      	lsrs	r3, r3, #6
 8002664:	2200      	movs	r2, #0
 8002666:	4618      	mov	r0, r3
 8002668:	4611      	mov	r1, r2
 800266a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800266e:	623b      	str	r3, [r7, #32]
 8002670:	2300      	movs	r3, #0
 8002672:	627b      	str	r3, [r7, #36]	@ 0x24
 8002674:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002678:	4642      	mov	r2, r8
 800267a:	464b      	mov	r3, r9
 800267c:	f04f 0000 	mov.w	r0, #0
 8002680:	f04f 0100 	mov.w	r1, #0
 8002684:	0159      	lsls	r1, r3, #5
 8002686:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800268a:	0150      	lsls	r0, r2, #5
 800268c:	4602      	mov	r2, r0
 800268e:	460b      	mov	r3, r1
 8002690:	4641      	mov	r1, r8
 8002692:	ebb2 0a01 	subs.w	sl, r2, r1
 8002696:	4649      	mov	r1, r9
 8002698:	eb63 0b01 	sbc.w	fp, r3, r1
 800269c:	f04f 0200 	mov.w	r2, #0
 80026a0:	f04f 0300 	mov.w	r3, #0
 80026a4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80026a8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80026ac:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80026b0:	ebb2 040a 	subs.w	r4, r2, sl
 80026b4:	eb63 050b 	sbc.w	r5, r3, fp
 80026b8:	f04f 0200 	mov.w	r2, #0
 80026bc:	f04f 0300 	mov.w	r3, #0
 80026c0:	00eb      	lsls	r3, r5, #3
 80026c2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80026c6:	00e2      	lsls	r2, r4, #3
 80026c8:	4614      	mov	r4, r2
 80026ca:	461d      	mov	r5, r3
 80026cc:	4643      	mov	r3, r8
 80026ce:	18e3      	adds	r3, r4, r3
 80026d0:	603b      	str	r3, [r7, #0]
 80026d2:	464b      	mov	r3, r9
 80026d4:	eb45 0303 	adc.w	r3, r5, r3
 80026d8:	607b      	str	r3, [r7, #4]
 80026da:	f04f 0200 	mov.w	r2, #0
 80026de:	f04f 0300 	mov.w	r3, #0
 80026e2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80026e6:	4629      	mov	r1, r5
 80026e8:	028b      	lsls	r3, r1, #10
 80026ea:	4621      	mov	r1, r4
 80026ec:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80026f0:	4621      	mov	r1, r4
 80026f2:	028a      	lsls	r2, r1, #10
 80026f4:	4610      	mov	r0, r2
 80026f6:	4619      	mov	r1, r3
 80026f8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80026fa:	2200      	movs	r2, #0
 80026fc:	61bb      	str	r3, [r7, #24]
 80026fe:	61fa      	str	r2, [r7, #28]
 8002700:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002704:	f7fd fdcc 	bl	80002a0 <__aeabi_uldivmod>
 8002708:	4602      	mov	r2, r0
 800270a:	460b      	mov	r3, r1
 800270c:	4613      	mov	r3, r2
 800270e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002710:	4b0b      	ldr	r3, [pc, #44]	@ (8002740 <HAL_RCC_GetSysClockFreq+0x200>)
 8002712:	685b      	ldr	r3, [r3, #4]
 8002714:	0c1b      	lsrs	r3, r3, #16
 8002716:	f003 0303 	and.w	r3, r3, #3
 800271a:	3301      	adds	r3, #1
 800271c:	005b      	lsls	r3, r3, #1
 800271e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 8002720:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002722:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002724:	fbb2 f3f3 	udiv	r3, r2, r3
 8002728:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800272a:	e002      	b.n	8002732 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800272c:	4b05      	ldr	r3, [pc, #20]	@ (8002744 <HAL_RCC_GetSysClockFreq+0x204>)
 800272e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002730:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002732:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002734:	4618      	mov	r0, r3
 8002736:	3750      	adds	r7, #80	@ 0x50
 8002738:	46bd      	mov	sp, r7
 800273a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800273e:	bf00      	nop
 8002740:	40023800 	.word	0x40023800
 8002744:	00f42400 	.word	0x00f42400
 8002748:	007a1200 	.word	0x007a1200

0800274c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800274c:	b480      	push	{r7}
 800274e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002750:	4b03      	ldr	r3, [pc, #12]	@ (8002760 <HAL_RCC_GetHCLKFreq+0x14>)
 8002752:	681b      	ldr	r3, [r3, #0]
}
 8002754:	4618      	mov	r0, r3
 8002756:	46bd      	mov	sp, r7
 8002758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275c:	4770      	bx	lr
 800275e:	bf00      	nop
 8002760:	20000000 	.word	0x20000000

08002764 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002768:	f7ff fff0 	bl	800274c <HAL_RCC_GetHCLKFreq>
 800276c:	4602      	mov	r2, r0
 800276e:	4b05      	ldr	r3, [pc, #20]	@ (8002784 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002770:	689b      	ldr	r3, [r3, #8]
 8002772:	0a9b      	lsrs	r3, r3, #10
 8002774:	f003 0307 	and.w	r3, r3, #7
 8002778:	4903      	ldr	r1, [pc, #12]	@ (8002788 <HAL_RCC_GetPCLK1Freq+0x24>)
 800277a:	5ccb      	ldrb	r3, [r1, r3]
 800277c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002780:	4618      	mov	r0, r3
 8002782:	bd80      	pop	{r7, pc}
 8002784:	40023800 	.word	0x40023800
 8002788:	08006a54 	.word	0x08006a54

0800278c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002790:	f7ff ffdc 	bl	800274c <HAL_RCC_GetHCLKFreq>
 8002794:	4602      	mov	r2, r0
 8002796:	4b05      	ldr	r3, [pc, #20]	@ (80027ac <HAL_RCC_GetPCLK2Freq+0x20>)
 8002798:	689b      	ldr	r3, [r3, #8]
 800279a:	0b5b      	lsrs	r3, r3, #13
 800279c:	f003 0307 	and.w	r3, r3, #7
 80027a0:	4903      	ldr	r1, [pc, #12]	@ (80027b0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80027a2:	5ccb      	ldrb	r3, [r1, r3]
 80027a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80027a8:	4618      	mov	r0, r3
 80027aa:	bd80      	pop	{r7, pc}
 80027ac:	40023800 	.word	0x40023800
 80027b0:	08006a54 	.word	0x08006a54

080027b4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80027b4:	b480      	push	{r7}
 80027b6:	b083      	sub	sp, #12
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	6078      	str	r0, [r7, #4]
 80027bc:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	220f      	movs	r2, #15
 80027c2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80027c4:	4b12      	ldr	r3, [pc, #72]	@ (8002810 <HAL_RCC_GetClockConfig+0x5c>)
 80027c6:	689b      	ldr	r3, [r3, #8]
 80027c8:	f003 0203 	and.w	r2, r3, #3
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80027d0:	4b0f      	ldr	r3, [pc, #60]	@ (8002810 <HAL_RCC_GetClockConfig+0x5c>)
 80027d2:	689b      	ldr	r3, [r3, #8]
 80027d4:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80027dc:	4b0c      	ldr	r3, [pc, #48]	@ (8002810 <HAL_RCC_GetClockConfig+0x5c>)
 80027de:	689b      	ldr	r3, [r3, #8]
 80027e0:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80027e8:	4b09      	ldr	r3, [pc, #36]	@ (8002810 <HAL_RCC_GetClockConfig+0x5c>)
 80027ea:	689b      	ldr	r3, [r3, #8]
 80027ec:	08db      	lsrs	r3, r3, #3
 80027ee:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80027f6:	4b07      	ldr	r3, [pc, #28]	@ (8002814 <HAL_RCC_GetClockConfig+0x60>)
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f003 020f 	and.w	r2, r3, #15
 80027fe:	683b      	ldr	r3, [r7, #0]
 8002800:	601a      	str	r2, [r3, #0]
}
 8002802:	bf00      	nop
 8002804:	370c      	adds	r7, #12
 8002806:	46bd      	mov	sp, r7
 8002808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280c:	4770      	bx	lr
 800280e:	bf00      	nop
 8002810:	40023800 	.word	0x40023800
 8002814:	40023c00 	.word	0x40023c00

08002818 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002818:	b580      	push	{r7, lr}
 800281a:	b082      	sub	sp, #8
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	2b00      	cmp	r3, #0
 8002824:	d101      	bne.n	800282a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002826:	2301      	movs	r3, #1
 8002828:	e041      	b.n	80028ae <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002830:	b2db      	uxtb	r3, r3
 8002832:	2b00      	cmp	r3, #0
 8002834:	d106      	bne.n	8002844 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	2200      	movs	r2, #0
 800283a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800283e:	6878      	ldr	r0, [r7, #4]
 8002840:	f7fe f9fe 	bl	8000c40 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	2202      	movs	r2, #2
 8002848:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681a      	ldr	r2, [r3, #0]
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	3304      	adds	r3, #4
 8002854:	4619      	mov	r1, r3
 8002856:	4610      	mov	r0, r2
 8002858:	f000 fa7e 	bl	8002d58 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	2201      	movs	r2, #1
 8002860:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	2201      	movs	r2, #1
 8002868:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	2201      	movs	r2, #1
 8002870:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	2201      	movs	r2, #1
 8002878:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	2201      	movs	r2, #1
 8002880:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	2201      	movs	r2, #1
 8002888:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	2201      	movs	r2, #1
 8002890:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	2201      	movs	r2, #1
 8002898:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	2201      	movs	r2, #1
 80028a0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	2201      	movs	r2, #1
 80028a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80028ac:	2300      	movs	r3, #0
}
 80028ae:	4618      	mov	r0, r3
 80028b0:	3708      	adds	r7, #8
 80028b2:	46bd      	mov	sp, r7
 80028b4:	bd80      	pop	{r7, pc}
	...

080028b8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80028b8:	b480      	push	{r7}
 80028ba:	b085      	sub	sp, #20
 80028bc:	af00      	add	r7, sp, #0
 80028be:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80028c6:	b2db      	uxtb	r3, r3
 80028c8:	2b01      	cmp	r3, #1
 80028ca:	d001      	beq.n	80028d0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80028cc:	2301      	movs	r3, #1
 80028ce:	e04e      	b.n	800296e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	2202      	movs	r2, #2
 80028d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	68da      	ldr	r2, [r3, #12]
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f042 0201 	orr.w	r2, r2, #1
 80028e6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	4a23      	ldr	r2, [pc, #140]	@ (800297c <HAL_TIM_Base_Start_IT+0xc4>)
 80028ee:	4293      	cmp	r3, r2
 80028f0:	d022      	beq.n	8002938 <HAL_TIM_Base_Start_IT+0x80>
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80028fa:	d01d      	beq.n	8002938 <HAL_TIM_Base_Start_IT+0x80>
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	4a1f      	ldr	r2, [pc, #124]	@ (8002980 <HAL_TIM_Base_Start_IT+0xc8>)
 8002902:	4293      	cmp	r3, r2
 8002904:	d018      	beq.n	8002938 <HAL_TIM_Base_Start_IT+0x80>
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	4a1e      	ldr	r2, [pc, #120]	@ (8002984 <HAL_TIM_Base_Start_IT+0xcc>)
 800290c:	4293      	cmp	r3, r2
 800290e:	d013      	beq.n	8002938 <HAL_TIM_Base_Start_IT+0x80>
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	4a1c      	ldr	r2, [pc, #112]	@ (8002988 <HAL_TIM_Base_Start_IT+0xd0>)
 8002916:	4293      	cmp	r3, r2
 8002918:	d00e      	beq.n	8002938 <HAL_TIM_Base_Start_IT+0x80>
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	4a1b      	ldr	r2, [pc, #108]	@ (800298c <HAL_TIM_Base_Start_IT+0xd4>)
 8002920:	4293      	cmp	r3, r2
 8002922:	d009      	beq.n	8002938 <HAL_TIM_Base_Start_IT+0x80>
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	4a19      	ldr	r2, [pc, #100]	@ (8002990 <HAL_TIM_Base_Start_IT+0xd8>)
 800292a:	4293      	cmp	r3, r2
 800292c:	d004      	beq.n	8002938 <HAL_TIM_Base_Start_IT+0x80>
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	4a18      	ldr	r2, [pc, #96]	@ (8002994 <HAL_TIM_Base_Start_IT+0xdc>)
 8002934:	4293      	cmp	r3, r2
 8002936:	d111      	bne.n	800295c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	689b      	ldr	r3, [r3, #8]
 800293e:	f003 0307 	and.w	r3, r3, #7
 8002942:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	2b06      	cmp	r3, #6
 8002948:	d010      	beq.n	800296c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	681a      	ldr	r2, [r3, #0]
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	f042 0201 	orr.w	r2, r2, #1
 8002958:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800295a:	e007      	b.n	800296c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	681a      	ldr	r2, [r3, #0]
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f042 0201 	orr.w	r2, r2, #1
 800296a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800296c:	2300      	movs	r3, #0
}
 800296e:	4618      	mov	r0, r3
 8002970:	3714      	adds	r7, #20
 8002972:	46bd      	mov	sp, r7
 8002974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002978:	4770      	bx	lr
 800297a:	bf00      	nop
 800297c:	40010000 	.word	0x40010000
 8002980:	40000400 	.word	0x40000400
 8002984:	40000800 	.word	0x40000800
 8002988:	40000c00 	.word	0x40000c00
 800298c:	40010400 	.word	0x40010400
 8002990:	40014000 	.word	0x40014000
 8002994:	40001800 	.word	0x40001800

08002998 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002998:	b580      	push	{r7, lr}
 800299a:	b084      	sub	sp, #16
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	68db      	ldr	r3, [r3, #12]
 80029a6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	691b      	ldr	r3, [r3, #16]
 80029ae:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80029b0:	68bb      	ldr	r3, [r7, #8]
 80029b2:	f003 0302 	and.w	r3, r3, #2
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d020      	beq.n	80029fc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	f003 0302 	and.w	r3, r3, #2
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d01b      	beq.n	80029fc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f06f 0202 	mvn.w	r2, #2
 80029cc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	2201      	movs	r2, #1
 80029d2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	699b      	ldr	r3, [r3, #24]
 80029da:	f003 0303 	and.w	r3, r3, #3
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d003      	beq.n	80029ea <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80029e2:	6878      	ldr	r0, [r7, #4]
 80029e4:	f000 f999 	bl	8002d1a <HAL_TIM_IC_CaptureCallback>
 80029e8:	e005      	b.n	80029f6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80029ea:	6878      	ldr	r0, [r7, #4]
 80029ec:	f000 f98b 	bl	8002d06 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80029f0:	6878      	ldr	r0, [r7, #4]
 80029f2:	f000 f99c 	bl	8002d2e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	2200      	movs	r2, #0
 80029fa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80029fc:	68bb      	ldr	r3, [r7, #8]
 80029fe:	f003 0304 	and.w	r3, r3, #4
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d020      	beq.n	8002a48 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	f003 0304 	and.w	r3, r3, #4
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d01b      	beq.n	8002a48 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f06f 0204 	mvn.w	r2, #4
 8002a18:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	2202      	movs	r2, #2
 8002a1e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	699b      	ldr	r3, [r3, #24]
 8002a26:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d003      	beq.n	8002a36 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002a2e:	6878      	ldr	r0, [r7, #4]
 8002a30:	f000 f973 	bl	8002d1a <HAL_TIM_IC_CaptureCallback>
 8002a34:	e005      	b.n	8002a42 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a36:	6878      	ldr	r0, [r7, #4]
 8002a38:	f000 f965 	bl	8002d06 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a3c:	6878      	ldr	r0, [r7, #4]
 8002a3e:	f000 f976 	bl	8002d2e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	2200      	movs	r2, #0
 8002a46:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002a48:	68bb      	ldr	r3, [r7, #8]
 8002a4a:	f003 0308 	and.w	r3, r3, #8
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d020      	beq.n	8002a94 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	f003 0308 	and.w	r3, r3, #8
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d01b      	beq.n	8002a94 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f06f 0208 	mvn.w	r2, #8
 8002a64:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	2204      	movs	r2, #4
 8002a6a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	69db      	ldr	r3, [r3, #28]
 8002a72:	f003 0303 	and.w	r3, r3, #3
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d003      	beq.n	8002a82 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002a7a:	6878      	ldr	r0, [r7, #4]
 8002a7c:	f000 f94d 	bl	8002d1a <HAL_TIM_IC_CaptureCallback>
 8002a80:	e005      	b.n	8002a8e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a82:	6878      	ldr	r0, [r7, #4]
 8002a84:	f000 f93f 	bl	8002d06 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a88:	6878      	ldr	r0, [r7, #4]
 8002a8a:	f000 f950 	bl	8002d2e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	2200      	movs	r2, #0
 8002a92:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002a94:	68bb      	ldr	r3, [r7, #8]
 8002a96:	f003 0310 	and.w	r3, r3, #16
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d020      	beq.n	8002ae0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	f003 0310 	and.w	r3, r3, #16
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d01b      	beq.n	8002ae0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f06f 0210 	mvn.w	r2, #16
 8002ab0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	2208      	movs	r2, #8
 8002ab6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	69db      	ldr	r3, [r3, #28]
 8002abe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d003      	beq.n	8002ace <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002ac6:	6878      	ldr	r0, [r7, #4]
 8002ac8:	f000 f927 	bl	8002d1a <HAL_TIM_IC_CaptureCallback>
 8002acc:	e005      	b.n	8002ada <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002ace:	6878      	ldr	r0, [r7, #4]
 8002ad0:	f000 f919 	bl	8002d06 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ad4:	6878      	ldr	r0, [r7, #4]
 8002ad6:	f000 f92a 	bl	8002d2e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	2200      	movs	r2, #0
 8002ade:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002ae0:	68bb      	ldr	r3, [r7, #8]
 8002ae2:	f003 0301 	and.w	r3, r3, #1
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d00c      	beq.n	8002b04 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	f003 0301 	and.w	r3, r3, #1
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d007      	beq.n	8002b04 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	f06f 0201 	mvn.w	r2, #1
 8002afc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002afe:	6878      	ldr	r0, [r7, #4]
 8002b00:	f7fd ff88 	bl	8000a14 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002b04:	68bb      	ldr	r3, [r7, #8]
 8002b06:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d00c      	beq.n	8002b28 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d007      	beq.n	8002b28 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002b20:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002b22:	6878      	ldr	r0, [r7, #4]
 8002b24:	f000 fae4 	bl	80030f0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002b28:	68bb      	ldr	r3, [r7, #8]
 8002b2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d00c      	beq.n	8002b4c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d007      	beq.n	8002b4c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002b44:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002b46:	6878      	ldr	r0, [r7, #4]
 8002b48:	f000 f8fb 	bl	8002d42 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002b4c:	68bb      	ldr	r3, [r7, #8]
 8002b4e:	f003 0320 	and.w	r3, r3, #32
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d00c      	beq.n	8002b70 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	f003 0320 	and.w	r3, r3, #32
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d007      	beq.n	8002b70 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f06f 0220 	mvn.w	r2, #32
 8002b68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002b6a:	6878      	ldr	r0, [r7, #4]
 8002b6c:	f000 fab6 	bl	80030dc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002b70:	bf00      	nop
 8002b72:	3710      	adds	r7, #16
 8002b74:	46bd      	mov	sp, r7
 8002b76:	bd80      	pop	{r7, pc}

08002b78 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	b084      	sub	sp, #16
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	6078      	str	r0, [r7, #4]
 8002b80:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002b82:	2300      	movs	r3, #0
 8002b84:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002b8c:	2b01      	cmp	r3, #1
 8002b8e:	d101      	bne.n	8002b94 <HAL_TIM_ConfigClockSource+0x1c>
 8002b90:	2302      	movs	r3, #2
 8002b92:	e0b4      	b.n	8002cfe <HAL_TIM_ConfigClockSource+0x186>
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	2201      	movs	r2, #1
 8002b98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	2202      	movs	r2, #2
 8002ba0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	689b      	ldr	r3, [r3, #8]
 8002baa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002bac:	68bb      	ldr	r3, [r7, #8]
 8002bae:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8002bb2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002bb4:	68bb      	ldr	r3, [r7, #8]
 8002bb6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002bba:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	68ba      	ldr	r2, [r7, #8]
 8002bc2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002bc4:	683b      	ldr	r3, [r7, #0]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002bcc:	d03e      	beq.n	8002c4c <HAL_TIM_ConfigClockSource+0xd4>
 8002bce:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002bd2:	f200 8087 	bhi.w	8002ce4 <HAL_TIM_ConfigClockSource+0x16c>
 8002bd6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002bda:	f000 8086 	beq.w	8002cea <HAL_TIM_ConfigClockSource+0x172>
 8002bde:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002be2:	d87f      	bhi.n	8002ce4 <HAL_TIM_ConfigClockSource+0x16c>
 8002be4:	2b70      	cmp	r3, #112	@ 0x70
 8002be6:	d01a      	beq.n	8002c1e <HAL_TIM_ConfigClockSource+0xa6>
 8002be8:	2b70      	cmp	r3, #112	@ 0x70
 8002bea:	d87b      	bhi.n	8002ce4 <HAL_TIM_ConfigClockSource+0x16c>
 8002bec:	2b60      	cmp	r3, #96	@ 0x60
 8002bee:	d050      	beq.n	8002c92 <HAL_TIM_ConfigClockSource+0x11a>
 8002bf0:	2b60      	cmp	r3, #96	@ 0x60
 8002bf2:	d877      	bhi.n	8002ce4 <HAL_TIM_ConfigClockSource+0x16c>
 8002bf4:	2b50      	cmp	r3, #80	@ 0x50
 8002bf6:	d03c      	beq.n	8002c72 <HAL_TIM_ConfigClockSource+0xfa>
 8002bf8:	2b50      	cmp	r3, #80	@ 0x50
 8002bfa:	d873      	bhi.n	8002ce4 <HAL_TIM_ConfigClockSource+0x16c>
 8002bfc:	2b40      	cmp	r3, #64	@ 0x40
 8002bfe:	d058      	beq.n	8002cb2 <HAL_TIM_ConfigClockSource+0x13a>
 8002c00:	2b40      	cmp	r3, #64	@ 0x40
 8002c02:	d86f      	bhi.n	8002ce4 <HAL_TIM_ConfigClockSource+0x16c>
 8002c04:	2b30      	cmp	r3, #48	@ 0x30
 8002c06:	d064      	beq.n	8002cd2 <HAL_TIM_ConfigClockSource+0x15a>
 8002c08:	2b30      	cmp	r3, #48	@ 0x30
 8002c0a:	d86b      	bhi.n	8002ce4 <HAL_TIM_ConfigClockSource+0x16c>
 8002c0c:	2b20      	cmp	r3, #32
 8002c0e:	d060      	beq.n	8002cd2 <HAL_TIM_ConfigClockSource+0x15a>
 8002c10:	2b20      	cmp	r3, #32
 8002c12:	d867      	bhi.n	8002ce4 <HAL_TIM_ConfigClockSource+0x16c>
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d05c      	beq.n	8002cd2 <HAL_TIM_ConfigClockSource+0x15a>
 8002c18:	2b10      	cmp	r3, #16
 8002c1a:	d05a      	beq.n	8002cd2 <HAL_TIM_ConfigClockSource+0x15a>
 8002c1c:	e062      	b.n	8002ce4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002c22:	683b      	ldr	r3, [r7, #0]
 8002c24:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002c26:	683b      	ldr	r3, [r7, #0]
 8002c28:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002c2a:	683b      	ldr	r3, [r7, #0]
 8002c2c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002c2e:	f000 f9b9 	bl	8002fa4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	689b      	ldr	r3, [r3, #8]
 8002c38:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002c3a:	68bb      	ldr	r3, [r7, #8]
 8002c3c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8002c40:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	68ba      	ldr	r2, [r7, #8]
 8002c48:	609a      	str	r2, [r3, #8]
      break;
 8002c4a:	e04f      	b.n	8002cec <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002c50:	683b      	ldr	r3, [r7, #0]
 8002c52:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002c54:	683b      	ldr	r3, [r7, #0]
 8002c56:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002c58:	683b      	ldr	r3, [r7, #0]
 8002c5a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002c5c:	f000 f9a2 	bl	8002fa4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	689a      	ldr	r2, [r3, #8]
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002c6e:	609a      	str	r2, [r3, #8]
      break;
 8002c70:	e03c      	b.n	8002cec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002c76:	683b      	ldr	r3, [r7, #0]
 8002c78:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002c7a:	683b      	ldr	r3, [r7, #0]
 8002c7c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002c7e:	461a      	mov	r2, r3
 8002c80:	f000 f916 	bl	8002eb0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	2150      	movs	r1, #80	@ 0x50
 8002c8a:	4618      	mov	r0, r3
 8002c8c:	f000 f96f 	bl	8002f6e <TIM_ITRx_SetConfig>
      break;
 8002c90:	e02c      	b.n	8002cec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002c96:	683b      	ldr	r3, [r7, #0]
 8002c98:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002c9a:	683b      	ldr	r3, [r7, #0]
 8002c9c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002c9e:	461a      	mov	r2, r3
 8002ca0:	f000 f935 	bl	8002f0e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	2160      	movs	r1, #96	@ 0x60
 8002caa:	4618      	mov	r0, r3
 8002cac:	f000 f95f 	bl	8002f6e <TIM_ITRx_SetConfig>
      break;
 8002cb0:	e01c      	b.n	8002cec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002cb6:	683b      	ldr	r3, [r7, #0]
 8002cb8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002cba:	683b      	ldr	r3, [r7, #0]
 8002cbc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002cbe:	461a      	mov	r2, r3
 8002cc0:	f000 f8f6 	bl	8002eb0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	2140      	movs	r1, #64	@ 0x40
 8002cca:	4618      	mov	r0, r3
 8002ccc:	f000 f94f 	bl	8002f6e <TIM_ITRx_SetConfig>
      break;
 8002cd0:	e00c      	b.n	8002cec <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681a      	ldr	r2, [r3, #0]
 8002cd6:	683b      	ldr	r3, [r7, #0]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	4619      	mov	r1, r3
 8002cdc:	4610      	mov	r0, r2
 8002cde:	f000 f946 	bl	8002f6e <TIM_ITRx_SetConfig>
      break;
 8002ce2:	e003      	b.n	8002cec <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002ce4:	2301      	movs	r3, #1
 8002ce6:	73fb      	strb	r3, [r7, #15]
      break;
 8002ce8:	e000      	b.n	8002cec <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002cea:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	2201      	movs	r2, #1
 8002cf0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	2200      	movs	r2, #0
 8002cf8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002cfc:	7bfb      	ldrb	r3, [r7, #15]
}
 8002cfe:	4618      	mov	r0, r3
 8002d00:	3710      	adds	r7, #16
 8002d02:	46bd      	mov	sp, r7
 8002d04:	bd80      	pop	{r7, pc}

08002d06 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002d06:	b480      	push	{r7}
 8002d08:	b083      	sub	sp, #12
 8002d0a:	af00      	add	r7, sp, #0
 8002d0c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002d0e:	bf00      	nop
 8002d10:	370c      	adds	r7, #12
 8002d12:	46bd      	mov	sp, r7
 8002d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d18:	4770      	bx	lr

08002d1a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002d1a:	b480      	push	{r7}
 8002d1c:	b083      	sub	sp, #12
 8002d1e:	af00      	add	r7, sp, #0
 8002d20:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002d22:	bf00      	nop
 8002d24:	370c      	adds	r7, #12
 8002d26:	46bd      	mov	sp, r7
 8002d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2c:	4770      	bx	lr

08002d2e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002d2e:	b480      	push	{r7}
 8002d30:	b083      	sub	sp, #12
 8002d32:	af00      	add	r7, sp, #0
 8002d34:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002d36:	bf00      	nop
 8002d38:	370c      	adds	r7, #12
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d40:	4770      	bx	lr

08002d42 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002d42:	b480      	push	{r7}
 8002d44:	b083      	sub	sp, #12
 8002d46:	af00      	add	r7, sp, #0
 8002d48:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002d4a:	bf00      	nop
 8002d4c:	370c      	adds	r7, #12
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d54:	4770      	bx	lr
	...

08002d58 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002d58:	b480      	push	{r7}
 8002d5a:	b085      	sub	sp, #20
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	6078      	str	r0, [r7, #4]
 8002d60:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	4a46      	ldr	r2, [pc, #280]	@ (8002e84 <TIM_Base_SetConfig+0x12c>)
 8002d6c:	4293      	cmp	r3, r2
 8002d6e:	d013      	beq.n	8002d98 <TIM_Base_SetConfig+0x40>
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002d76:	d00f      	beq.n	8002d98 <TIM_Base_SetConfig+0x40>
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	4a43      	ldr	r2, [pc, #268]	@ (8002e88 <TIM_Base_SetConfig+0x130>)
 8002d7c:	4293      	cmp	r3, r2
 8002d7e:	d00b      	beq.n	8002d98 <TIM_Base_SetConfig+0x40>
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	4a42      	ldr	r2, [pc, #264]	@ (8002e8c <TIM_Base_SetConfig+0x134>)
 8002d84:	4293      	cmp	r3, r2
 8002d86:	d007      	beq.n	8002d98 <TIM_Base_SetConfig+0x40>
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	4a41      	ldr	r2, [pc, #260]	@ (8002e90 <TIM_Base_SetConfig+0x138>)
 8002d8c:	4293      	cmp	r3, r2
 8002d8e:	d003      	beq.n	8002d98 <TIM_Base_SetConfig+0x40>
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	4a40      	ldr	r2, [pc, #256]	@ (8002e94 <TIM_Base_SetConfig+0x13c>)
 8002d94:	4293      	cmp	r3, r2
 8002d96:	d108      	bne.n	8002daa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002d9e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002da0:	683b      	ldr	r3, [r7, #0]
 8002da2:	685b      	ldr	r3, [r3, #4]
 8002da4:	68fa      	ldr	r2, [r7, #12]
 8002da6:	4313      	orrs	r3, r2
 8002da8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	4a35      	ldr	r2, [pc, #212]	@ (8002e84 <TIM_Base_SetConfig+0x12c>)
 8002dae:	4293      	cmp	r3, r2
 8002db0:	d02b      	beq.n	8002e0a <TIM_Base_SetConfig+0xb2>
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002db8:	d027      	beq.n	8002e0a <TIM_Base_SetConfig+0xb2>
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	4a32      	ldr	r2, [pc, #200]	@ (8002e88 <TIM_Base_SetConfig+0x130>)
 8002dbe:	4293      	cmp	r3, r2
 8002dc0:	d023      	beq.n	8002e0a <TIM_Base_SetConfig+0xb2>
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	4a31      	ldr	r2, [pc, #196]	@ (8002e8c <TIM_Base_SetConfig+0x134>)
 8002dc6:	4293      	cmp	r3, r2
 8002dc8:	d01f      	beq.n	8002e0a <TIM_Base_SetConfig+0xb2>
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	4a30      	ldr	r2, [pc, #192]	@ (8002e90 <TIM_Base_SetConfig+0x138>)
 8002dce:	4293      	cmp	r3, r2
 8002dd0:	d01b      	beq.n	8002e0a <TIM_Base_SetConfig+0xb2>
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	4a2f      	ldr	r2, [pc, #188]	@ (8002e94 <TIM_Base_SetConfig+0x13c>)
 8002dd6:	4293      	cmp	r3, r2
 8002dd8:	d017      	beq.n	8002e0a <TIM_Base_SetConfig+0xb2>
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	4a2e      	ldr	r2, [pc, #184]	@ (8002e98 <TIM_Base_SetConfig+0x140>)
 8002dde:	4293      	cmp	r3, r2
 8002de0:	d013      	beq.n	8002e0a <TIM_Base_SetConfig+0xb2>
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	4a2d      	ldr	r2, [pc, #180]	@ (8002e9c <TIM_Base_SetConfig+0x144>)
 8002de6:	4293      	cmp	r3, r2
 8002de8:	d00f      	beq.n	8002e0a <TIM_Base_SetConfig+0xb2>
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	4a2c      	ldr	r2, [pc, #176]	@ (8002ea0 <TIM_Base_SetConfig+0x148>)
 8002dee:	4293      	cmp	r3, r2
 8002df0:	d00b      	beq.n	8002e0a <TIM_Base_SetConfig+0xb2>
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	4a2b      	ldr	r2, [pc, #172]	@ (8002ea4 <TIM_Base_SetConfig+0x14c>)
 8002df6:	4293      	cmp	r3, r2
 8002df8:	d007      	beq.n	8002e0a <TIM_Base_SetConfig+0xb2>
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	4a2a      	ldr	r2, [pc, #168]	@ (8002ea8 <TIM_Base_SetConfig+0x150>)
 8002dfe:	4293      	cmp	r3, r2
 8002e00:	d003      	beq.n	8002e0a <TIM_Base_SetConfig+0xb2>
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	4a29      	ldr	r2, [pc, #164]	@ (8002eac <TIM_Base_SetConfig+0x154>)
 8002e06:	4293      	cmp	r3, r2
 8002e08:	d108      	bne.n	8002e1c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002e10:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002e12:	683b      	ldr	r3, [r7, #0]
 8002e14:	68db      	ldr	r3, [r3, #12]
 8002e16:	68fa      	ldr	r2, [r7, #12]
 8002e18:	4313      	orrs	r3, r2
 8002e1a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002e22:	683b      	ldr	r3, [r7, #0]
 8002e24:	695b      	ldr	r3, [r3, #20]
 8002e26:	4313      	orrs	r3, r2
 8002e28:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	68fa      	ldr	r2, [r7, #12]
 8002e2e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002e30:	683b      	ldr	r3, [r7, #0]
 8002e32:	689a      	ldr	r2, [r3, #8]
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002e38:	683b      	ldr	r3, [r7, #0]
 8002e3a:	681a      	ldr	r2, [r3, #0]
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	4a10      	ldr	r2, [pc, #64]	@ (8002e84 <TIM_Base_SetConfig+0x12c>)
 8002e44:	4293      	cmp	r3, r2
 8002e46:	d003      	beq.n	8002e50 <TIM_Base_SetConfig+0xf8>
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	4a12      	ldr	r2, [pc, #72]	@ (8002e94 <TIM_Base_SetConfig+0x13c>)
 8002e4c:	4293      	cmp	r3, r2
 8002e4e:	d103      	bne.n	8002e58 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002e50:	683b      	ldr	r3, [r7, #0]
 8002e52:	691a      	ldr	r2, [r3, #16]
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	2201      	movs	r2, #1
 8002e5c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	691b      	ldr	r3, [r3, #16]
 8002e62:	f003 0301 	and.w	r3, r3, #1
 8002e66:	2b01      	cmp	r3, #1
 8002e68:	d105      	bne.n	8002e76 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	691b      	ldr	r3, [r3, #16]
 8002e6e:	f023 0201 	bic.w	r2, r3, #1
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	611a      	str	r2, [r3, #16]
  }
}
 8002e76:	bf00      	nop
 8002e78:	3714      	adds	r7, #20
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e80:	4770      	bx	lr
 8002e82:	bf00      	nop
 8002e84:	40010000 	.word	0x40010000
 8002e88:	40000400 	.word	0x40000400
 8002e8c:	40000800 	.word	0x40000800
 8002e90:	40000c00 	.word	0x40000c00
 8002e94:	40010400 	.word	0x40010400
 8002e98:	40014000 	.word	0x40014000
 8002e9c:	40014400 	.word	0x40014400
 8002ea0:	40014800 	.word	0x40014800
 8002ea4:	40001800 	.word	0x40001800
 8002ea8:	40001c00 	.word	0x40001c00
 8002eac:	40002000 	.word	0x40002000

08002eb0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002eb0:	b480      	push	{r7}
 8002eb2:	b087      	sub	sp, #28
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	60f8      	str	r0, [r7, #12]
 8002eb8:	60b9      	str	r1, [r7, #8]
 8002eba:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	6a1b      	ldr	r3, [r3, #32]
 8002ec0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	6a1b      	ldr	r3, [r3, #32]
 8002ec6:	f023 0201 	bic.w	r2, r3, #1
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	699b      	ldr	r3, [r3, #24]
 8002ed2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002ed4:	693b      	ldr	r3, [r7, #16]
 8002ed6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002eda:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	011b      	lsls	r3, r3, #4
 8002ee0:	693a      	ldr	r2, [r7, #16]
 8002ee2:	4313      	orrs	r3, r2
 8002ee4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002ee6:	697b      	ldr	r3, [r7, #20]
 8002ee8:	f023 030a 	bic.w	r3, r3, #10
 8002eec:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002eee:	697a      	ldr	r2, [r7, #20]
 8002ef0:	68bb      	ldr	r3, [r7, #8]
 8002ef2:	4313      	orrs	r3, r2
 8002ef4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	693a      	ldr	r2, [r7, #16]
 8002efa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	697a      	ldr	r2, [r7, #20]
 8002f00:	621a      	str	r2, [r3, #32]
}
 8002f02:	bf00      	nop
 8002f04:	371c      	adds	r7, #28
 8002f06:	46bd      	mov	sp, r7
 8002f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0c:	4770      	bx	lr

08002f0e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002f0e:	b480      	push	{r7}
 8002f10:	b087      	sub	sp, #28
 8002f12:	af00      	add	r7, sp, #0
 8002f14:	60f8      	str	r0, [r7, #12]
 8002f16:	60b9      	str	r1, [r7, #8]
 8002f18:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	6a1b      	ldr	r3, [r3, #32]
 8002f1e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	6a1b      	ldr	r3, [r3, #32]
 8002f24:	f023 0210 	bic.w	r2, r3, #16
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	699b      	ldr	r3, [r3, #24]
 8002f30:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002f32:	693b      	ldr	r3, [r7, #16]
 8002f34:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8002f38:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	031b      	lsls	r3, r3, #12
 8002f3e:	693a      	ldr	r2, [r7, #16]
 8002f40:	4313      	orrs	r3, r2
 8002f42:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002f44:	697b      	ldr	r3, [r7, #20]
 8002f46:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8002f4a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002f4c:	68bb      	ldr	r3, [r7, #8]
 8002f4e:	011b      	lsls	r3, r3, #4
 8002f50:	697a      	ldr	r2, [r7, #20]
 8002f52:	4313      	orrs	r3, r2
 8002f54:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	693a      	ldr	r2, [r7, #16]
 8002f5a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	697a      	ldr	r2, [r7, #20]
 8002f60:	621a      	str	r2, [r3, #32]
}
 8002f62:	bf00      	nop
 8002f64:	371c      	adds	r7, #28
 8002f66:	46bd      	mov	sp, r7
 8002f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f6c:	4770      	bx	lr

08002f6e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002f6e:	b480      	push	{r7}
 8002f70:	b085      	sub	sp, #20
 8002f72:	af00      	add	r7, sp, #0
 8002f74:	6078      	str	r0, [r7, #4]
 8002f76:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	689b      	ldr	r3, [r3, #8]
 8002f7c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002f84:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002f86:	683a      	ldr	r2, [r7, #0]
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	4313      	orrs	r3, r2
 8002f8c:	f043 0307 	orr.w	r3, r3, #7
 8002f90:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	68fa      	ldr	r2, [r7, #12]
 8002f96:	609a      	str	r2, [r3, #8]
}
 8002f98:	bf00      	nop
 8002f9a:	3714      	adds	r7, #20
 8002f9c:	46bd      	mov	sp, r7
 8002f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa2:	4770      	bx	lr

08002fa4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002fa4:	b480      	push	{r7}
 8002fa6:	b087      	sub	sp, #28
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	60f8      	str	r0, [r7, #12]
 8002fac:	60b9      	str	r1, [r7, #8]
 8002fae:	607a      	str	r2, [r7, #4]
 8002fb0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	689b      	ldr	r3, [r3, #8]
 8002fb6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002fb8:	697b      	ldr	r3, [r7, #20]
 8002fba:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002fbe:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002fc0:	683b      	ldr	r3, [r7, #0]
 8002fc2:	021a      	lsls	r2, r3, #8
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	431a      	orrs	r2, r3
 8002fc8:	68bb      	ldr	r3, [r7, #8]
 8002fca:	4313      	orrs	r3, r2
 8002fcc:	697a      	ldr	r2, [r7, #20]
 8002fce:	4313      	orrs	r3, r2
 8002fd0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	697a      	ldr	r2, [r7, #20]
 8002fd6:	609a      	str	r2, [r3, #8]
}
 8002fd8:	bf00      	nop
 8002fda:	371c      	adds	r7, #28
 8002fdc:	46bd      	mov	sp, r7
 8002fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe2:	4770      	bx	lr

08002fe4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002fe4:	b480      	push	{r7}
 8002fe6:	b085      	sub	sp, #20
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	6078      	str	r0, [r7, #4]
 8002fec:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002ff4:	2b01      	cmp	r3, #1
 8002ff6:	d101      	bne.n	8002ffc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002ff8:	2302      	movs	r3, #2
 8002ffa:	e05a      	b.n	80030b2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	2201      	movs	r2, #1
 8003000:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	2202      	movs	r2, #2
 8003008:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	685b      	ldr	r3, [r3, #4]
 8003012:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	689b      	ldr	r3, [r3, #8]
 800301a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003022:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003024:	683b      	ldr	r3, [r7, #0]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	68fa      	ldr	r2, [r7, #12]
 800302a:	4313      	orrs	r3, r2
 800302c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	68fa      	ldr	r2, [r7, #12]
 8003034:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	4a21      	ldr	r2, [pc, #132]	@ (80030c0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800303c:	4293      	cmp	r3, r2
 800303e:	d022      	beq.n	8003086 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003048:	d01d      	beq.n	8003086 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	4a1d      	ldr	r2, [pc, #116]	@ (80030c4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8003050:	4293      	cmp	r3, r2
 8003052:	d018      	beq.n	8003086 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	4a1b      	ldr	r2, [pc, #108]	@ (80030c8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800305a:	4293      	cmp	r3, r2
 800305c:	d013      	beq.n	8003086 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	4a1a      	ldr	r2, [pc, #104]	@ (80030cc <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8003064:	4293      	cmp	r3, r2
 8003066:	d00e      	beq.n	8003086 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	4a18      	ldr	r2, [pc, #96]	@ (80030d0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800306e:	4293      	cmp	r3, r2
 8003070:	d009      	beq.n	8003086 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	4a17      	ldr	r2, [pc, #92]	@ (80030d4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8003078:	4293      	cmp	r3, r2
 800307a:	d004      	beq.n	8003086 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	4a15      	ldr	r2, [pc, #84]	@ (80030d8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8003082:	4293      	cmp	r3, r2
 8003084:	d10c      	bne.n	80030a0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003086:	68bb      	ldr	r3, [r7, #8]
 8003088:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800308c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800308e:	683b      	ldr	r3, [r7, #0]
 8003090:	685b      	ldr	r3, [r3, #4]
 8003092:	68ba      	ldr	r2, [r7, #8]
 8003094:	4313      	orrs	r3, r2
 8003096:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	68ba      	ldr	r2, [r7, #8]
 800309e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	2201      	movs	r2, #1
 80030a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	2200      	movs	r2, #0
 80030ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80030b0:	2300      	movs	r3, #0
}
 80030b2:	4618      	mov	r0, r3
 80030b4:	3714      	adds	r7, #20
 80030b6:	46bd      	mov	sp, r7
 80030b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030bc:	4770      	bx	lr
 80030be:	bf00      	nop
 80030c0:	40010000 	.word	0x40010000
 80030c4:	40000400 	.word	0x40000400
 80030c8:	40000800 	.word	0x40000800
 80030cc:	40000c00 	.word	0x40000c00
 80030d0:	40010400 	.word	0x40010400
 80030d4:	40014000 	.word	0x40014000
 80030d8:	40001800 	.word	0x40001800

080030dc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80030dc:	b480      	push	{r7}
 80030de:	b083      	sub	sp, #12
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80030e4:	bf00      	nop
 80030e6:	370c      	adds	r7, #12
 80030e8:	46bd      	mov	sp, r7
 80030ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ee:	4770      	bx	lr

080030f0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80030f0:	b480      	push	{r7}
 80030f2:	b083      	sub	sp, #12
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80030f8:	bf00      	nop
 80030fa:	370c      	adds	r7, #12
 80030fc:	46bd      	mov	sp, r7
 80030fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003102:	4770      	bx	lr

08003104 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003104:	b580      	push	{r7, lr}
 8003106:	b082      	sub	sp, #8
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	2b00      	cmp	r3, #0
 8003110:	d101      	bne.n	8003116 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003112:	2301      	movs	r3, #1
 8003114:	e042      	b.n	800319c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800311c:	b2db      	uxtb	r3, r3
 800311e:	2b00      	cmp	r3, #0
 8003120:	d106      	bne.n	8003130 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	2200      	movs	r2, #0
 8003126:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800312a:	6878      	ldr	r0, [r7, #4]
 800312c:	f7fd fdae 	bl	8000c8c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	2224      	movs	r2, #36	@ 0x24
 8003134:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	68da      	ldr	r2, [r3, #12]
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003146:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003148:	6878      	ldr	r0, [r7, #4]
 800314a:	f000 f82b 	bl	80031a4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	691a      	ldr	r2, [r3, #16]
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800315c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	695a      	ldr	r2, [r3, #20]
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800316c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	68da      	ldr	r2, [r3, #12]
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800317c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	2200      	movs	r2, #0
 8003182:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	2220      	movs	r2, #32
 8003188:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	2220      	movs	r2, #32
 8003190:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	2200      	movs	r2, #0
 8003198:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800319a:	2300      	movs	r3, #0
}
 800319c:	4618      	mov	r0, r3
 800319e:	3708      	adds	r7, #8
 80031a0:	46bd      	mov	sp, r7
 80031a2:	bd80      	pop	{r7, pc}

080031a4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80031a4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80031a8:	b0c0      	sub	sp, #256	@ 0x100
 80031aa:	af00      	add	r7, sp, #0
 80031ac:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80031b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	691b      	ldr	r3, [r3, #16]
 80031b8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80031bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031c0:	68d9      	ldr	r1, [r3, #12]
 80031c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031c6:	681a      	ldr	r2, [r3, #0]
 80031c8:	ea40 0301 	orr.w	r3, r0, r1
 80031cc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80031ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031d2:	689a      	ldr	r2, [r3, #8]
 80031d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031d8:	691b      	ldr	r3, [r3, #16]
 80031da:	431a      	orrs	r2, r3
 80031dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031e0:	695b      	ldr	r3, [r3, #20]
 80031e2:	431a      	orrs	r2, r3
 80031e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031e8:	69db      	ldr	r3, [r3, #28]
 80031ea:	4313      	orrs	r3, r2
 80031ec:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80031f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	68db      	ldr	r3, [r3, #12]
 80031f8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80031fc:	f021 010c 	bic.w	r1, r1, #12
 8003200:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003204:	681a      	ldr	r2, [r3, #0]
 8003206:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800320a:	430b      	orrs	r3, r1
 800320c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800320e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	695b      	ldr	r3, [r3, #20]
 8003216:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800321a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800321e:	6999      	ldr	r1, [r3, #24]
 8003220:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003224:	681a      	ldr	r2, [r3, #0]
 8003226:	ea40 0301 	orr.w	r3, r0, r1
 800322a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800322c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003230:	681a      	ldr	r2, [r3, #0]
 8003232:	4b8f      	ldr	r3, [pc, #572]	@ (8003470 <UART_SetConfig+0x2cc>)
 8003234:	429a      	cmp	r2, r3
 8003236:	d005      	beq.n	8003244 <UART_SetConfig+0xa0>
 8003238:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800323c:	681a      	ldr	r2, [r3, #0]
 800323e:	4b8d      	ldr	r3, [pc, #564]	@ (8003474 <UART_SetConfig+0x2d0>)
 8003240:	429a      	cmp	r2, r3
 8003242:	d104      	bne.n	800324e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003244:	f7ff faa2 	bl	800278c <HAL_RCC_GetPCLK2Freq>
 8003248:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800324c:	e003      	b.n	8003256 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800324e:	f7ff fa89 	bl	8002764 <HAL_RCC_GetPCLK1Freq>
 8003252:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003256:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800325a:	69db      	ldr	r3, [r3, #28]
 800325c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003260:	f040 810c 	bne.w	800347c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003264:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003268:	2200      	movs	r2, #0
 800326a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800326e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003272:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003276:	4622      	mov	r2, r4
 8003278:	462b      	mov	r3, r5
 800327a:	1891      	adds	r1, r2, r2
 800327c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800327e:	415b      	adcs	r3, r3
 8003280:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003282:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003286:	4621      	mov	r1, r4
 8003288:	eb12 0801 	adds.w	r8, r2, r1
 800328c:	4629      	mov	r1, r5
 800328e:	eb43 0901 	adc.w	r9, r3, r1
 8003292:	f04f 0200 	mov.w	r2, #0
 8003296:	f04f 0300 	mov.w	r3, #0
 800329a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800329e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80032a2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80032a6:	4690      	mov	r8, r2
 80032a8:	4699      	mov	r9, r3
 80032aa:	4623      	mov	r3, r4
 80032ac:	eb18 0303 	adds.w	r3, r8, r3
 80032b0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80032b4:	462b      	mov	r3, r5
 80032b6:	eb49 0303 	adc.w	r3, r9, r3
 80032ba:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80032be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032c2:	685b      	ldr	r3, [r3, #4]
 80032c4:	2200      	movs	r2, #0
 80032c6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80032ca:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80032ce:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80032d2:	460b      	mov	r3, r1
 80032d4:	18db      	adds	r3, r3, r3
 80032d6:	653b      	str	r3, [r7, #80]	@ 0x50
 80032d8:	4613      	mov	r3, r2
 80032da:	eb42 0303 	adc.w	r3, r2, r3
 80032de:	657b      	str	r3, [r7, #84]	@ 0x54
 80032e0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80032e4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80032e8:	f7fc ffda 	bl	80002a0 <__aeabi_uldivmod>
 80032ec:	4602      	mov	r2, r0
 80032ee:	460b      	mov	r3, r1
 80032f0:	4b61      	ldr	r3, [pc, #388]	@ (8003478 <UART_SetConfig+0x2d4>)
 80032f2:	fba3 2302 	umull	r2, r3, r3, r2
 80032f6:	095b      	lsrs	r3, r3, #5
 80032f8:	011c      	lsls	r4, r3, #4
 80032fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80032fe:	2200      	movs	r2, #0
 8003300:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003304:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003308:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800330c:	4642      	mov	r2, r8
 800330e:	464b      	mov	r3, r9
 8003310:	1891      	adds	r1, r2, r2
 8003312:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003314:	415b      	adcs	r3, r3
 8003316:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003318:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800331c:	4641      	mov	r1, r8
 800331e:	eb12 0a01 	adds.w	sl, r2, r1
 8003322:	4649      	mov	r1, r9
 8003324:	eb43 0b01 	adc.w	fp, r3, r1
 8003328:	f04f 0200 	mov.w	r2, #0
 800332c:	f04f 0300 	mov.w	r3, #0
 8003330:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003334:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003338:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800333c:	4692      	mov	sl, r2
 800333e:	469b      	mov	fp, r3
 8003340:	4643      	mov	r3, r8
 8003342:	eb1a 0303 	adds.w	r3, sl, r3
 8003346:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800334a:	464b      	mov	r3, r9
 800334c:	eb4b 0303 	adc.w	r3, fp, r3
 8003350:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003354:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003358:	685b      	ldr	r3, [r3, #4]
 800335a:	2200      	movs	r2, #0
 800335c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003360:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003364:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003368:	460b      	mov	r3, r1
 800336a:	18db      	adds	r3, r3, r3
 800336c:	643b      	str	r3, [r7, #64]	@ 0x40
 800336e:	4613      	mov	r3, r2
 8003370:	eb42 0303 	adc.w	r3, r2, r3
 8003374:	647b      	str	r3, [r7, #68]	@ 0x44
 8003376:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800337a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800337e:	f7fc ff8f 	bl	80002a0 <__aeabi_uldivmod>
 8003382:	4602      	mov	r2, r0
 8003384:	460b      	mov	r3, r1
 8003386:	4611      	mov	r1, r2
 8003388:	4b3b      	ldr	r3, [pc, #236]	@ (8003478 <UART_SetConfig+0x2d4>)
 800338a:	fba3 2301 	umull	r2, r3, r3, r1
 800338e:	095b      	lsrs	r3, r3, #5
 8003390:	2264      	movs	r2, #100	@ 0x64
 8003392:	fb02 f303 	mul.w	r3, r2, r3
 8003396:	1acb      	subs	r3, r1, r3
 8003398:	00db      	lsls	r3, r3, #3
 800339a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800339e:	4b36      	ldr	r3, [pc, #216]	@ (8003478 <UART_SetConfig+0x2d4>)
 80033a0:	fba3 2302 	umull	r2, r3, r3, r2
 80033a4:	095b      	lsrs	r3, r3, #5
 80033a6:	005b      	lsls	r3, r3, #1
 80033a8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80033ac:	441c      	add	r4, r3
 80033ae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80033b2:	2200      	movs	r2, #0
 80033b4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80033b8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80033bc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80033c0:	4642      	mov	r2, r8
 80033c2:	464b      	mov	r3, r9
 80033c4:	1891      	adds	r1, r2, r2
 80033c6:	63b9      	str	r1, [r7, #56]	@ 0x38
 80033c8:	415b      	adcs	r3, r3
 80033ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80033cc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80033d0:	4641      	mov	r1, r8
 80033d2:	1851      	adds	r1, r2, r1
 80033d4:	6339      	str	r1, [r7, #48]	@ 0x30
 80033d6:	4649      	mov	r1, r9
 80033d8:	414b      	adcs	r3, r1
 80033da:	637b      	str	r3, [r7, #52]	@ 0x34
 80033dc:	f04f 0200 	mov.w	r2, #0
 80033e0:	f04f 0300 	mov.w	r3, #0
 80033e4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80033e8:	4659      	mov	r1, fp
 80033ea:	00cb      	lsls	r3, r1, #3
 80033ec:	4651      	mov	r1, sl
 80033ee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80033f2:	4651      	mov	r1, sl
 80033f4:	00ca      	lsls	r2, r1, #3
 80033f6:	4610      	mov	r0, r2
 80033f8:	4619      	mov	r1, r3
 80033fa:	4603      	mov	r3, r0
 80033fc:	4642      	mov	r2, r8
 80033fe:	189b      	adds	r3, r3, r2
 8003400:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003404:	464b      	mov	r3, r9
 8003406:	460a      	mov	r2, r1
 8003408:	eb42 0303 	adc.w	r3, r2, r3
 800340c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003410:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003414:	685b      	ldr	r3, [r3, #4]
 8003416:	2200      	movs	r2, #0
 8003418:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800341c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003420:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003424:	460b      	mov	r3, r1
 8003426:	18db      	adds	r3, r3, r3
 8003428:	62bb      	str	r3, [r7, #40]	@ 0x28
 800342a:	4613      	mov	r3, r2
 800342c:	eb42 0303 	adc.w	r3, r2, r3
 8003430:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003432:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003436:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800343a:	f7fc ff31 	bl	80002a0 <__aeabi_uldivmod>
 800343e:	4602      	mov	r2, r0
 8003440:	460b      	mov	r3, r1
 8003442:	4b0d      	ldr	r3, [pc, #52]	@ (8003478 <UART_SetConfig+0x2d4>)
 8003444:	fba3 1302 	umull	r1, r3, r3, r2
 8003448:	095b      	lsrs	r3, r3, #5
 800344a:	2164      	movs	r1, #100	@ 0x64
 800344c:	fb01 f303 	mul.w	r3, r1, r3
 8003450:	1ad3      	subs	r3, r2, r3
 8003452:	00db      	lsls	r3, r3, #3
 8003454:	3332      	adds	r3, #50	@ 0x32
 8003456:	4a08      	ldr	r2, [pc, #32]	@ (8003478 <UART_SetConfig+0x2d4>)
 8003458:	fba2 2303 	umull	r2, r3, r2, r3
 800345c:	095b      	lsrs	r3, r3, #5
 800345e:	f003 0207 	and.w	r2, r3, #7
 8003462:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	4422      	add	r2, r4
 800346a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800346c:	e106      	b.n	800367c <UART_SetConfig+0x4d8>
 800346e:	bf00      	nop
 8003470:	40011000 	.word	0x40011000
 8003474:	40011400 	.word	0x40011400
 8003478:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800347c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003480:	2200      	movs	r2, #0
 8003482:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003486:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800348a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800348e:	4642      	mov	r2, r8
 8003490:	464b      	mov	r3, r9
 8003492:	1891      	adds	r1, r2, r2
 8003494:	6239      	str	r1, [r7, #32]
 8003496:	415b      	adcs	r3, r3
 8003498:	627b      	str	r3, [r7, #36]	@ 0x24
 800349a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800349e:	4641      	mov	r1, r8
 80034a0:	1854      	adds	r4, r2, r1
 80034a2:	4649      	mov	r1, r9
 80034a4:	eb43 0501 	adc.w	r5, r3, r1
 80034a8:	f04f 0200 	mov.w	r2, #0
 80034ac:	f04f 0300 	mov.w	r3, #0
 80034b0:	00eb      	lsls	r3, r5, #3
 80034b2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80034b6:	00e2      	lsls	r2, r4, #3
 80034b8:	4614      	mov	r4, r2
 80034ba:	461d      	mov	r5, r3
 80034bc:	4643      	mov	r3, r8
 80034be:	18e3      	adds	r3, r4, r3
 80034c0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80034c4:	464b      	mov	r3, r9
 80034c6:	eb45 0303 	adc.w	r3, r5, r3
 80034ca:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80034ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80034d2:	685b      	ldr	r3, [r3, #4]
 80034d4:	2200      	movs	r2, #0
 80034d6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80034da:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80034de:	f04f 0200 	mov.w	r2, #0
 80034e2:	f04f 0300 	mov.w	r3, #0
 80034e6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80034ea:	4629      	mov	r1, r5
 80034ec:	008b      	lsls	r3, r1, #2
 80034ee:	4621      	mov	r1, r4
 80034f0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80034f4:	4621      	mov	r1, r4
 80034f6:	008a      	lsls	r2, r1, #2
 80034f8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80034fc:	f7fc fed0 	bl	80002a0 <__aeabi_uldivmod>
 8003500:	4602      	mov	r2, r0
 8003502:	460b      	mov	r3, r1
 8003504:	4b60      	ldr	r3, [pc, #384]	@ (8003688 <UART_SetConfig+0x4e4>)
 8003506:	fba3 2302 	umull	r2, r3, r3, r2
 800350a:	095b      	lsrs	r3, r3, #5
 800350c:	011c      	lsls	r4, r3, #4
 800350e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003512:	2200      	movs	r2, #0
 8003514:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003518:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800351c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003520:	4642      	mov	r2, r8
 8003522:	464b      	mov	r3, r9
 8003524:	1891      	adds	r1, r2, r2
 8003526:	61b9      	str	r1, [r7, #24]
 8003528:	415b      	adcs	r3, r3
 800352a:	61fb      	str	r3, [r7, #28]
 800352c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003530:	4641      	mov	r1, r8
 8003532:	1851      	adds	r1, r2, r1
 8003534:	6139      	str	r1, [r7, #16]
 8003536:	4649      	mov	r1, r9
 8003538:	414b      	adcs	r3, r1
 800353a:	617b      	str	r3, [r7, #20]
 800353c:	f04f 0200 	mov.w	r2, #0
 8003540:	f04f 0300 	mov.w	r3, #0
 8003544:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003548:	4659      	mov	r1, fp
 800354a:	00cb      	lsls	r3, r1, #3
 800354c:	4651      	mov	r1, sl
 800354e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003552:	4651      	mov	r1, sl
 8003554:	00ca      	lsls	r2, r1, #3
 8003556:	4610      	mov	r0, r2
 8003558:	4619      	mov	r1, r3
 800355a:	4603      	mov	r3, r0
 800355c:	4642      	mov	r2, r8
 800355e:	189b      	adds	r3, r3, r2
 8003560:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003564:	464b      	mov	r3, r9
 8003566:	460a      	mov	r2, r1
 8003568:	eb42 0303 	adc.w	r3, r2, r3
 800356c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003570:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003574:	685b      	ldr	r3, [r3, #4]
 8003576:	2200      	movs	r2, #0
 8003578:	67bb      	str	r3, [r7, #120]	@ 0x78
 800357a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800357c:	f04f 0200 	mov.w	r2, #0
 8003580:	f04f 0300 	mov.w	r3, #0
 8003584:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003588:	4649      	mov	r1, r9
 800358a:	008b      	lsls	r3, r1, #2
 800358c:	4641      	mov	r1, r8
 800358e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003592:	4641      	mov	r1, r8
 8003594:	008a      	lsls	r2, r1, #2
 8003596:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800359a:	f7fc fe81 	bl	80002a0 <__aeabi_uldivmod>
 800359e:	4602      	mov	r2, r0
 80035a0:	460b      	mov	r3, r1
 80035a2:	4611      	mov	r1, r2
 80035a4:	4b38      	ldr	r3, [pc, #224]	@ (8003688 <UART_SetConfig+0x4e4>)
 80035a6:	fba3 2301 	umull	r2, r3, r3, r1
 80035aa:	095b      	lsrs	r3, r3, #5
 80035ac:	2264      	movs	r2, #100	@ 0x64
 80035ae:	fb02 f303 	mul.w	r3, r2, r3
 80035b2:	1acb      	subs	r3, r1, r3
 80035b4:	011b      	lsls	r3, r3, #4
 80035b6:	3332      	adds	r3, #50	@ 0x32
 80035b8:	4a33      	ldr	r2, [pc, #204]	@ (8003688 <UART_SetConfig+0x4e4>)
 80035ba:	fba2 2303 	umull	r2, r3, r2, r3
 80035be:	095b      	lsrs	r3, r3, #5
 80035c0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80035c4:	441c      	add	r4, r3
 80035c6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80035ca:	2200      	movs	r2, #0
 80035cc:	673b      	str	r3, [r7, #112]	@ 0x70
 80035ce:	677a      	str	r2, [r7, #116]	@ 0x74
 80035d0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80035d4:	4642      	mov	r2, r8
 80035d6:	464b      	mov	r3, r9
 80035d8:	1891      	adds	r1, r2, r2
 80035da:	60b9      	str	r1, [r7, #8]
 80035dc:	415b      	adcs	r3, r3
 80035de:	60fb      	str	r3, [r7, #12]
 80035e0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80035e4:	4641      	mov	r1, r8
 80035e6:	1851      	adds	r1, r2, r1
 80035e8:	6039      	str	r1, [r7, #0]
 80035ea:	4649      	mov	r1, r9
 80035ec:	414b      	adcs	r3, r1
 80035ee:	607b      	str	r3, [r7, #4]
 80035f0:	f04f 0200 	mov.w	r2, #0
 80035f4:	f04f 0300 	mov.w	r3, #0
 80035f8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80035fc:	4659      	mov	r1, fp
 80035fe:	00cb      	lsls	r3, r1, #3
 8003600:	4651      	mov	r1, sl
 8003602:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003606:	4651      	mov	r1, sl
 8003608:	00ca      	lsls	r2, r1, #3
 800360a:	4610      	mov	r0, r2
 800360c:	4619      	mov	r1, r3
 800360e:	4603      	mov	r3, r0
 8003610:	4642      	mov	r2, r8
 8003612:	189b      	adds	r3, r3, r2
 8003614:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003616:	464b      	mov	r3, r9
 8003618:	460a      	mov	r2, r1
 800361a:	eb42 0303 	adc.w	r3, r2, r3
 800361e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003620:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003624:	685b      	ldr	r3, [r3, #4]
 8003626:	2200      	movs	r2, #0
 8003628:	663b      	str	r3, [r7, #96]	@ 0x60
 800362a:	667a      	str	r2, [r7, #100]	@ 0x64
 800362c:	f04f 0200 	mov.w	r2, #0
 8003630:	f04f 0300 	mov.w	r3, #0
 8003634:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003638:	4649      	mov	r1, r9
 800363a:	008b      	lsls	r3, r1, #2
 800363c:	4641      	mov	r1, r8
 800363e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003642:	4641      	mov	r1, r8
 8003644:	008a      	lsls	r2, r1, #2
 8003646:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800364a:	f7fc fe29 	bl	80002a0 <__aeabi_uldivmod>
 800364e:	4602      	mov	r2, r0
 8003650:	460b      	mov	r3, r1
 8003652:	4b0d      	ldr	r3, [pc, #52]	@ (8003688 <UART_SetConfig+0x4e4>)
 8003654:	fba3 1302 	umull	r1, r3, r3, r2
 8003658:	095b      	lsrs	r3, r3, #5
 800365a:	2164      	movs	r1, #100	@ 0x64
 800365c:	fb01 f303 	mul.w	r3, r1, r3
 8003660:	1ad3      	subs	r3, r2, r3
 8003662:	011b      	lsls	r3, r3, #4
 8003664:	3332      	adds	r3, #50	@ 0x32
 8003666:	4a08      	ldr	r2, [pc, #32]	@ (8003688 <UART_SetConfig+0x4e4>)
 8003668:	fba2 2303 	umull	r2, r3, r2, r3
 800366c:	095b      	lsrs	r3, r3, #5
 800366e:	f003 020f 	and.w	r2, r3, #15
 8003672:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	4422      	add	r2, r4
 800367a:	609a      	str	r2, [r3, #8]
}
 800367c:	bf00      	nop
 800367e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003682:	46bd      	mov	sp, r7
 8003684:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003688:	51eb851f 	.word	0x51eb851f

0800368c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800368c:	b084      	sub	sp, #16
 800368e:	b580      	push	{r7, lr}
 8003690:	b084      	sub	sp, #16
 8003692:	af00      	add	r7, sp, #0
 8003694:	6078      	str	r0, [r7, #4]
 8003696:	f107 001c 	add.w	r0, r7, #28
 800369a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800369e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80036a2:	2b01      	cmp	r3, #1
 80036a4:	d123      	bne.n	80036ee <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036aa:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	68db      	ldr	r3, [r3, #12]
 80036b6:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 80036ba:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80036be:	687a      	ldr	r2, [r7, #4]
 80036c0:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	68db      	ldr	r3, [r3, #12]
 80036c6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80036ce:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80036d2:	2b01      	cmp	r3, #1
 80036d4:	d105      	bne.n	80036e2 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	68db      	ldr	r3, [r3, #12]
 80036da:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80036e2:	6878      	ldr	r0, [r7, #4]
 80036e4:	f000 faa0 	bl	8003c28 <USB_CoreReset>
 80036e8:	4603      	mov	r3, r0
 80036ea:	73fb      	strb	r3, [r7, #15]
 80036ec:	e01b      	b.n	8003726 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	68db      	ldr	r3, [r3, #12]
 80036f2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80036fa:	6878      	ldr	r0, [r7, #4]
 80036fc:	f000 fa94 	bl	8003c28 <USB_CoreReset>
 8003700:	4603      	mov	r3, r0
 8003702:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8003704:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8003708:	2b00      	cmp	r3, #0
 800370a:	d106      	bne.n	800371a <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003710:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	639a      	str	r2, [r3, #56]	@ 0x38
 8003718:	e005      	b.n	8003726 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800371e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8003726:	7fbb      	ldrb	r3, [r7, #30]
 8003728:	2b01      	cmp	r3, #1
 800372a:	d10b      	bne.n	8003744 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	689b      	ldr	r3, [r3, #8]
 8003730:	f043 0206 	orr.w	r2, r3, #6
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	689b      	ldr	r3, [r3, #8]
 800373c:	f043 0220 	orr.w	r2, r3, #32
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8003744:	7bfb      	ldrb	r3, [r7, #15]
}
 8003746:	4618      	mov	r0, r3
 8003748:	3710      	adds	r7, #16
 800374a:	46bd      	mov	sp, r7
 800374c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003750:	b004      	add	sp, #16
 8003752:	4770      	bx	lr

08003754 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8003754:	b480      	push	{r7}
 8003756:	b083      	sub	sp, #12
 8003758:	af00      	add	r7, sp, #0
 800375a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	689b      	ldr	r3, [r3, #8]
 8003760:	f023 0201 	bic.w	r2, r3, #1
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8003768:	2300      	movs	r3, #0
}
 800376a:	4618      	mov	r0, r3
 800376c:	370c      	adds	r7, #12
 800376e:	46bd      	mov	sp, r7
 8003770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003774:	4770      	bx	lr

08003776 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8003776:	b580      	push	{r7, lr}
 8003778:	b084      	sub	sp, #16
 800377a:	af00      	add	r7, sp, #0
 800377c:	6078      	str	r0, [r7, #4]
 800377e:	460b      	mov	r3, r1
 8003780:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8003782:	2300      	movs	r3, #0
 8003784:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	68db      	ldr	r3, [r3, #12]
 800378a:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8003792:	78fb      	ldrb	r3, [r7, #3]
 8003794:	2b01      	cmp	r3, #1
 8003796:	d115      	bne.n	80037c4 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	68db      	ldr	r3, [r3, #12]
 800379c:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80037a4:	200a      	movs	r0, #10
 80037a6:	f7fd fc6b 	bl	8001080 <HAL_Delay>
      ms += 10U;
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	330a      	adds	r3, #10
 80037ae:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80037b0:	6878      	ldr	r0, [r7, #4]
 80037b2:	f000 fa2b 	bl	8003c0c <USB_GetMode>
 80037b6:	4603      	mov	r3, r0
 80037b8:	2b01      	cmp	r3, #1
 80037ba:	d01e      	beq.n	80037fa <USB_SetCurrentMode+0x84>
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	2bc7      	cmp	r3, #199	@ 0xc7
 80037c0:	d9f0      	bls.n	80037a4 <USB_SetCurrentMode+0x2e>
 80037c2:	e01a      	b.n	80037fa <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80037c4:	78fb      	ldrb	r3, [r7, #3]
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d115      	bne.n	80037f6 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	68db      	ldr	r3, [r3, #12]
 80037ce:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80037d6:	200a      	movs	r0, #10
 80037d8:	f7fd fc52 	bl	8001080 <HAL_Delay>
      ms += 10U;
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	330a      	adds	r3, #10
 80037e0:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80037e2:	6878      	ldr	r0, [r7, #4]
 80037e4:	f000 fa12 	bl	8003c0c <USB_GetMode>
 80037e8:	4603      	mov	r3, r0
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d005      	beq.n	80037fa <USB_SetCurrentMode+0x84>
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	2bc7      	cmp	r3, #199	@ 0xc7
 80037f2:	d9f0      	bls.n	80037d6 <USB_SetCurrentMode+0x60>
 80037f4:	e001      	b.n	80037fa <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80037f6:	2301      	movs	r3, #1
 80037f8:	e005      	b.n	8003806 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	2bc8      	cmp	r3, #200	@ 0xc8
 80037fe:	d101      	bne.n	8003804 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8003800:	2301      	movs	r3, #1
 8003802:	e000      	b.n	8003806 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8003804:	2300      	movs	r3, #0
}
 8003806:	4618      	mov	r0, r3
 8003808:	3710      	adds	r7, #16
 800380a:	46bd      	mov	sp, r7
 800380c:	bd80      	pop	{r7, pc}
	...

08003810 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003810:	b084      	sub	sp, #16
 8003812:	b580      	push	{r7, lr}
 8003814:	b086      	sub	sp, #24
 8003816:	af00      	add	r7, sp, #0
 8003818:	6078      	str	r0, [r7, #4]
 800381a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800381e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8003822:	2300      	movs	r3, #0
 8003824:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800382a:	2300      	movs	r3, #0
 800382c:	613b      	str	r3, [r7, #16]
 800382e:	e009      	b.n	8003844 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8003830:	687a      	ldr	r2, [r7, #4]
 8003832:	693b      	ldr	r3, [r7, #16]
 8003834:	3340      	adds	r3, #64	@ 0x40
 8003836:	009b      	lsls	r3, r3, #2
 8003838:	4413      	add	r3, r2
 800383a:	2200      	movs	r2, #0
 800383c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800383e:	693b      	ldr	r3, [r7, #16]
 8003840:	3301      	adds	r3, #1
 8003842:	613b      	str	r3, [r7, #16]
 8003844:	693b      	ldr	r3, [r7, #16]
 8003846:	2b0e      	cmp	r3, #14
 8003848:	d9f2      	bls.n	8003830 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800384a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800384e:	2b00      	cmp	r3, #0
 8003850:	d11c      	bne.n	800388c <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003858:	685b      	ldr	r3, [r3, #4]
 800385a:	68fa      	ldr	r2, [r7, #12]
 800385c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003860:	f043 0302 	orr.w	r3, r3, #2
 8003864:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800386a:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003876:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003882:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	639a      	str	r2, [r3, #56]	@ 0x38
 800388a:	e00b      	b.n	80038a4 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003890:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800389c:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80038aa:	461a      	mov	r2, r3
 80038ac:	2300      	movs	r3, #0
 80038ae:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80038b0:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80038b4:	2b01      	cmp	r3, #1
 80038b6:	d10d      	bne.n	80038d4 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80038b8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d104      	bne.n	80038ca <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80038c0:	2100      	movs	r1, #0
 80038c2:	6878      	ldr	r0, [r7, #4]
 80038c4:	f000 f968 	bl	8003b98 <USB_SetDevSpeed>
 80038c8:	e008      	b.n	80038dc <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80038ca:	2101      	movs	r1, #1
 80038cc:	6878      	ldr	r0, [r7, #4]
 80038ce:	f000 f963 	bl	8003b98 <USB_SetDevSpeed>
 80038d2:	e003      	b.n	80038dc <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80038d4:	2103      	movs	r1, #3
 80038d6:	6878      	ldr	r0, [r7, #4]
 80038d8:	f000 f95e 	bl	8003b98 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80038dc:	2110      	movs	r1, #16
 80038de:	6878      	ldr	r0, [r7, #4]
 80038e0:	f000 f8fa 	bl	8003ad8 <USB_FlushTxFifo>
 80038e4:	4603      	mov	r3, r0
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d001      	beq.n	80038ee <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 80038ea:	2301      	movs	r3, #1
 80038ec:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80038ee:	6878      	ldr	r0, [r7, #4]
 80038f0:	f000 f924 	bl	8003b3c <USB_FlushRxFifo>
 80038f4:	4603      	mov	r3, r0
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d001      	beq.n	80038fe <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 80038fa:	2301      	movs	r3, #1
 80038fc:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003904:	461a      	mov	r2, r3
 8003906:	2300      	movs	r3, #0
 8003908:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003910:	461a      	mov	r2, r3
 8003912:	2300      	movs	r3, #0
 8003914:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800391c:	461a      	mov	r2, r3
 800391e:	2300      	movs	r3, #0
 8003920:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003922:	2300      	movs	r3, #0
 8003924:	613b      	str	r3, [r7, #16]
 8003926:	e043      	b.n	80039b0 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8003928:	693b      	ldr	r3, [r7, #16]
 800392a:	015a      	lsls	r2, r3, #5
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	4413      	add	r3, r2
 8003930:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800393a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800393e:	d118      	bne.n	8003972 <USB_DevInit+0x162>
    {
      if (i == 0U)
 8003940:	693b      	ldr	r3, [r7, #16]
 8003942:	2b00      	cmp	r3, #0
 8003944:	d10a      	bne.n	800395c <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8003946:	693b      	ldr	r3, [r7, #16]
 8003948:	015a      	lsls	r2, r3, #5
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	4413      	add	r3, r2
 800394e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003952:	461a      	mov	r2, r3
 8003954:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8003958:	6013      	str	r3, [r2, #0]
 800395a:	e013      	b.n	8003984 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800395c:	693b      	ldr	r3, [r7, #16]
 800395e:	015a      	lsls	r2, r3, #5
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	4413      	add	r3, r2
 8003964:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003968:	461a      	mov	r2, r3
 800396a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800396e:	6013      	str	r3, [r2, #0]
 8003970:	e008      	b.n	8003984 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8003972:	693b      	ldr	r3, [r7, #16]
 8003974:	015a      	lsls	r2, r3, #5
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	4413      	add	r3, r2
 800397a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800397e:	461a      	mov	r2, r3
 8003980:	2300      	movs	r3, #0
 8003982:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8003984:	693b      	ldr	r3, [r7, #16]
 8003986:	015a      	lsls	r2, r3, #5
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	4413      	add	r3, r2
 800398c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003990:	461a      	mov	r2, r3
 8003992:	2300      	movs	r3, #0
 8003994:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8003996:	693b      	ldr	r3, [r7, #16]
 8003998:	015a      	lsls	r2, r3, #5
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	4413      	add	r3, r2
 800399e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80039a2:	461a      	mov	r2, r3
 80039a4:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80039a8:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80039aa:	693b      	ldr	r3, [r7, #16]
 80039ac:	3301      	adds	r3, #1
 80039ae:	613b      	str	r3, [r7, #16]
 80039b0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80039b4:	461a      	mov	r2, r3
 80039b6:	693b      	ldr	r3, [r7, #16]
 80039b8:	4293      	cmp	r3, r2
 80039ba:	d3b5      	bcc.n	8003928 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80039bc:	2300      	movs	r3, #0
 80039be:	613b      	str	r3, [r7, #16]
 80039c0:	e043      	b.n	8003a4a <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80039c2:	693b      	ldr	r3, [r7, #16]
 80039c4:	015a      	lsls	r2, r3, #5
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	4413      	add	r3, r2
 80039ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80039d4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80039d8:	d118      	bne.n	8003a0c <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 80039da:	693b      	ldr	r3, [r7, #16]
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d10a      	bne.n	80039f6 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80039e0:	693b      	ldr	r3, [r7, #16]
 80039e2:	015a      	lsls	r2, r3, #5
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	4413      	add	r3, r2
 80039e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80039ec:	461a      	mov	r2, r3
 80039ee:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80039f2:	6013      	str	r3, [r2, #0]
 80039f4:	e013      	b.n	8003a1e <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80039f6:	693b      	ldr	r3, [r7, #16]
 80039f8:	015a      	lsls	r2, r3, #5
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	4413      	add	r3, r2
 80039fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003a02:	461a      	mov	r2, r3
 8003a04:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8003a08:	6013      	str	r3, [r2, #0]
 8003a0a:	e008      	b.n	8003a1e <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8003a0c:	693b      	ldr	r3, [r7, #16]
 8003a0e:	015a      	lsls	r2, r3, #5
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	4413      	add	r3, r2
 8003a14:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003a18:	461a      	mov	r2, r3
 8003a1a:	2300      	movs	r3, #0
 8003a1c:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8003a1e:	693b      	ldr	r3, [r7, #16]
 8003a20:	015a      	lsls	r2, r3, #5
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	4413      	add	r3, r2
 8003a26:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003a2a:	461a      	mov	r2, r3
 8003a2c:	2300      	movs	r3, #0
 8003a2e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8003a30:	693b      	ldr	r3, [r7, #16]
 8003a32:	015a      	lsls	r2, r3, #5
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	4413      	add	r3, r2
 8003a38:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003a3c:	461a      	mov	r2, r3
 8003a3e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8003a42:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003a44:	693b      	ldr	r3, [r7, #16]
 8003a46:	3301      	adds	r3, #1
 8003a48:	613b      	str	r3, [r7, #16]
 8003a4a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8003a4e:	461a      	mov	r2, r3
 8003a50:	693b      	ldr	r3, [r7, #16]
 8003a52:	4293      	cmp	r3, r2
 8003a54:	d3b5      	bcc.n	80039c2 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003a5c:	691b      	ldr	r3, [r3, #16]
 8003a5e:	68fa      	ldr	r2, [r7, #12]
 8003a60:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003a64:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003a68:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	2200      	movs	r2, #0
 8003a6e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8003a76:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8003a78:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d105      	bne.n	8003a8c <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	699b      	ldr	r3, [r3, #24]
 8003a84:	f043 0210 	orr.w	r2, r3, #16
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	699a      	ldr	r2, [r3, #24]
 8003a90:	4b10      	ldr	r3, [pc, #64]	@ (8003ad4 <USB_DevInit+0x2c4>)
 8003a92:	4313      	orrs	r3, r2
 8003a94:	687a      	ldr	r2, [r7, #4]
 8003a96:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8003a98:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d005      	beq.n	8003aac <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	699b      	ldr	r3, [r3, #24]
 8003aa4:	f043 0208 	orr.w	r2, r3, #8
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8003aac:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8003ab0:	2b01      	cmp	r3, #1
 8003ab2:	d107      	bne.n	8003ac4 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	699b      	ldr	r3, [r3, #24]
 8003ab8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003abc:	f043 0304 	orr.w	r3, r3, #4
 8003ac0:	687a      	ldr	r2, [r7, #4]
 8003ac2:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8003ac4:	7dfb      	ldrb	r3, [r7, #23]
}
 8003ac6:	4618      	mov	r0, r3
 8003ac8:	3718      	adds	r7, #24
 8003aca:	46bd      	mov	sp, r7
 8003acc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003ad0:	b004      	add	sp, #16
 8003ad2:	4770      	bx	lr
 8003ad4:	803c3800 	.word	0x803c3800

08003ad8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8003ad8:	b480      	push	{r7}
 8003ada:	b085      	sub	sp, #20
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]
 8003ae0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8003ae2:	2300      	movs	r3, #0
 8003ae4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	3301      	adds	r3, #1
 8003aea:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8003af2:	d901      	bls.n	8003af8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8003af4:	2303      	movs	r3, #3
 8003af6:	e01b      	b.n	8003b30 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	691b      	ldr	r3, [r3, #16]
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	daf2      	bge.n	8003ae6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8003b00:	2300      	movs	r3, #0
 8003b02:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8003b04:	683b      	ldr	r3, [r7, #0]
 8003b06:	019b      	lsls	r3, r3, #6
 8003b08:	f043 0220 	orr.w	r2, r3, #32
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	3301      	adds	r3, #1
 8003b14:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8003b1c:	d901      	bls.n	8003b22 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8003b1e:	2303      	movs	r3, #3
 8003b20:	e006      	b.n	8003b30 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	691b      	ldr	r3, [r3, #16]
 8003b26:	f003 0320 	and.w	r3, r3, #32
 8003b2a:	2b20      	cmp	r3, #32
 8003b2c:	d0f0      	beq.n	8003b10 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8003b2e:	2300      	movs	r3, #0
}
 8003b30:	4618      	mov	r0, r3
 8003b32:	3714      	adds	r7, #20
 8003b34:	46bd      	mov	sp, r7
 8003b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b3a:	4770      	bx	lr

08003b3c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8003b3c:	b480      	push	{r7}
 8003b3e:	b085      	sub	sp, #20
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8003b44:	2300      	movs	r3, #0
 8003b46:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	3301      	adds	r3, #1
 8003b4c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8003b54:	d901      	bls.n	8003b5a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8003b56:	2303      	movs	r3, #3
 8003b58:	e018      	b.n	8003b8c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	691b      	ldr	r3, [r3, #16]
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	daf2      	bge.n	8003b48 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8003b62:	2300      	movs	r3, #0
 8003b64:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	2210      	movs	r2, #16
 8003b6a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	3301      	adds	r3, #1
 8003b70:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8003b78:	d901      	bls.n	8003b7e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8003b7a:	2303      	movs	r3, #3
 8003b7c:	e006      	b.n	8003b8c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	691b      	ldr	r3, [r3, #16]
 8003b82:	f003 0310 	and.w	r3, r3, #16
 8003b86:	2b10      	cmp	r3, #16
 8003b88:	d0f0      	beq.n	8003b6c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8003b8a:	2300      	movs	r3, #0
}
 8003b8c:	4618      	mov	r0, r3
 8003b8e:	3714      	adds	r7, #20
 8003b90:	46bd      	mov	sp, r7
 8003b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b96:	4770      	bx	lr

08003b98 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8003b98:	b480      	push	{r7}
 8003b9a:	b085      	sub	sp, #20
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	6078      	str	r0, [r7, #4]
 8003ba0:	460b      	mov	r3, r1
 8003ba2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003bae:	681a      	ldr	r2, [r3, #0]
 8003bb0:	78fb      	ldrb	r3, [r7, #3]
 8003bb2:	68f9      	ldr	r1, [r7, #12]
 8003bb4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8003bb8:	4313      	orrs	r3, r2
 8003bba:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8003bbc:	2300      	movs	r3, #0
}
 8003bbe:	4618      	mov	r0, r3
 8003bc0:	3714      	adds	r7, #20
 8003bc2:	46bd      	mov	sp, r7
 8003bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc8:	4770      	bx	lr

08003bca <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8003bca:	b480      	push	{r7}
 8003bcc:	b085      	sub	sp, #20
 8003bce:	af00      	add	r7, sp, #0
 8003bd0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	68fa      	ldr	r2, [r7, #12]
 8003be0:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8003be4:	f023 0303 	bic.w	r3, r3, #3
 8003be8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003bf0:	685b      	ldr	r3, [r3, #4]
 8003bf2:	68fa      	ldr	r2, [r7, #12]
 8003bf4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003bf8:	f043 0302 	orr.w	r3, r3, #2
 8003bfc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8003bfe:	2300      	movs	r3, #0
}
 8003c00:	4618      	mov	r0, r3
 8003c02:	3714      	adds	r7, #20
 8003c04:	46bd      	mov	sp, r7
 8003c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c0a:	4770      	bx	lr

08003c0c <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8003c0c:	b480      	push	{r7}
 8003c0e:	b083      	sub	sp, #12
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	695b      	ldr	r3, [r3, #20]
 8003c18:	f003 0301 	and.w	r3, r3, #1
}
 8003c1c:	4618      	mov	r0, r3
 8003c1e:	370c      	adds	r7, #12
 8003c20:	46bd      	mov	sp, r7
 8003c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c26:	4770      	bx	lr

08003c28 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8003c28:	b480      	push	{r7}
 8003c2a:	b085      	sub	sp, #20
 8003c2c:	af00      	add	r7, sp, #0
 8003c2e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8003c30:	2300      	movs	r3, #0
 8003c32:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	3301      	adds	r3, #1
 8003c38:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8003c40:	d901      	bls.n	8003c46 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8003c42:	2303      	movs	r3, #3
 8003c44:	e01b      	b.n	8003c7e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	691b      	ldr	r3, [r3, #16]
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	daf2      	bge.n	8003c34 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8003c4e:	2300      	movs	r3, #0
 8003c50:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	691b      	ldr	r3, [r3, #16]
 8003c56:	f043 0201 	orr.w	r2, r3, #1
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	3301      	adds	r3, #1
 8003c62:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8003c6a:	d901      	bls.n	8003c70 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8003c6c:	2303      	movs	r3, #3
 8003c6e:	e006      	b.n	8003c7e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	691b      	ldr	r3, [r3, #16]
 8003c74:	f003 0301 	and.w	r3, r3, #1
 8003c78:	2b01      	cmp	r3, #1
 8003c7a:	d0f0      	beq.n	8003c5e <USB_CoreReset+0x36>

  return HAL_OK;
 8003c7c:	2300      	movs	r3, #0
}
 8003c7e:	4618      	mov	r0, r3
 8003c80:	3714      	adds	r7, #20
 8003c82:	46bd      	mov	sp, r7
 8003c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c88:	4770      	bx	lr

08003c8a <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8003c8a:	b580      	push	{r7, lr}
 8003c8c:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8003c8e:	f000 f9c3 	bl	8004018 <vTaskStartScheduler>
  
  return osOK;
 8003c92:	2300      	movs	r3, #0
}
 8003c94:	4618      	mov	r0, r3
 8003c96:	bd80      	pop	{r7, pc}

08003c98 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003c98:	b480      	push	{r7}
 8003c9a:	b083      	sub	sp, #12
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	f103 0208 	add.w	r2, r3, #8
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003cb0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	f103 0208 	add.w	r2, r3, #8
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	f103 0208 	add.w	r2, r3, #8
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	2200      	movs	r2, #0
 8003cca:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003ccc:	bf00      	nop
 8003cce:	370c      	adds	r7, #12
 8003cd0:	46bd      	mov	sp, r7
 8003cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd6:	4770      	bx	lr

08003cd8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003cd8:	b480      	push	{r7}
 8003cda:	b083      	sub	sp, #12
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	2200      	movs	r2, #0
 8003ce4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003ce6:	bf00      	nop
 8003ce8:	370c      	adds	r7, #12
 8003cea:	46bd      	mov	sp, r7
 8003cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf0:	4770      	bx	lr

08003cf2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003cf2:	b480      	push	{r7}
 8003cf4:	b085      	sub	sp, #20
 8003cf6:	af00      	add	r7, sp, #0
 8003cf8:	6078      	str	r0, [r7, #4]
 8003cfa:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	685b      	ldr	r3, [r3, #4]
 8003d00:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003d02:	683b      	ldr	r3, [r7, #0]
 8003d04:	68fa      	ldr	r2, [r7, #12]
 8003d06:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	689a      	ldr	r2, [r3, #8]
 8003d0c:	683b      	ldr	r3, [r7, #0]
 8003d0e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	689b      	ldr	r3, [r3, #8]
 8003d14:	683a      	ldr	r2, [r7, #0]
 8003d16:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	683a      	ldr	r2, [r7, #0]
 8003d1c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003d1e:	683b      	ldr	r3, [r7, #0]
 8003d20:	687a      	ldr	r2, [r7, #4]
 8003d22:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	1c5a      	adds	r2, r3, #1
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	601a      	str	r2, [r3, #0]
}
 8003d2e:	bf00      	nop
 8003d30:	3714      	adds	r7, #20
 8003d32:	46bd      	mov	sp, r7
 8003d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d38:	4770      	bx	lr

08003d3a <uxListRemove>:
	( pxList->uxNumberOfItems )++;
}
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003d3a:	b480      	push	{r7}
 8003d3c:	b085      	sub	sp, #20
 8003d3e:	af00      	add	r7, sp, #0
 8003d40:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	691b      	ldr	r3, [r3, #16]
 8003d46:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	685b      	ldr	r3, [r3, #4]
 8003d4c:	687a      	ldr	r2, [r7, #4]
 8003d4e:	6892      	ldr	r2, [r2, #8]
 8003d50:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	689b      	ldr	r3, [r3, #8]
 8003d56:	687a      	ldr	r2, [r7, #4]
 8003d58:	6852      	ldr	r2, [r2, #4]
 8003d5a:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	685b      	ldr	r3, [r3, #4]
 8003d60:	687a      	ldr	r2, [r7, #4]
 8003d62:	429a      	cmp	r2, r3
 8003d64:	d103      	bne.n	8003d6e <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	689a      	ldr	r2, [r3, #8]
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	2200      	movs	r2, #0
 8003d72:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	1e5a      	subs	r2, r3, #1
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	681b      	ldr	r3, [r3, #0]
}
 8003d82:	4618      	mov	r0, r3
 8003d84:	3714      	adds	r7, #20
 8003d86:	46bd      	mov	sp, r7
 8003d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d8c:	4770      	bx	lr

08003d8e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003d8e:	b580      	push	{r7, lr}
 8003d90:	b08c      	sub	sp, #48	@ 0x30
 8003d92:	af04      	add	r7, sp, #16
 8003d94:	60f8      	str	r0, [r7, #12]
 8003d96:	60b9      	str	r1, [r7, #8]
 8003d98:	603b      	str	r3, [r7, #0]
 8003d9a:	4613      	mov	r3, r2
 8003d9c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8003d9e:	88fb      	ldrh	r3, [r7, #6]
 8003da0:	009b      	lsls	r3, r3, #2
 8003da2:	4618      	mov	r0, r3
 8003da4:	f000 fe38 	bl	8004a18 <pvPortMalloc>
 8003da8:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8003daa:	697b      	ldr	r3, [r7, #20]
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d00e      	beq.n	8003dce <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8003db0:	2064      	movs	r0, #100	@ 0x64
 8003db2:	f000 fe31 	bl	8004a18 <pvPortMalloc>
 8003db6:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8003db8:	69fb      	ldr	r3, [r7, #28]
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d003      	beq.n	8003dc6 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003dbe:	69fb      	ldr	r3, [r7, #28]
 8003dc0:	697a      	ldr	r2, [r7, #20]
 8003dc2:	631a      	str	r2, [r3, #48]	@ 0x30
 8003dc4:	e005      	b.n	8003dd2 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003dc6:	6978      	ldr	r0, [r7, #20]
 8003dc8:	f000 fef4 	bl	8004bb4 <vPortFree>
 8003dcc:	e001      	b.n	8003dd2 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003dce:	2300      	movs	r3, #0
 8003dd0:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003dd2:	69fb      	ldr	r3, [r7, #28]
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d013      	beq.n	8003e00 <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003dd8:	88fa      	ldrh	r2, [r7, #6]
 8003dda:	2300      	movs	r3, #0
 8003ddc:	9303      	str	r3, [sp, #12]
 8003dde:	69fb      	ldr	r3, [r7, #28]
 8003de0:	9302      	str	r3, [sp, #8]
 8003de2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003de4:	9301      	str	r3, [sp, #4]
 8003de6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003de8:	9300      	str	r3, [sp, #0]
 8003dea:	683b      	ldr	r3, [r7, #0]
 8003dec:	68b9      	ldr	r1, [r7, #8]
 8003dee:	68f8      	ldr	r0, [r7, #12]
 8003df0:	f000 f80e 	bl	8003e10 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003df4:	69f8      	ldr	r0, [r7, #28]
 8003df6:	f000 f8a1 	bl	8003f3c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003dfa:	2301      	movs	r3, #1
 8003dfc:	61bb      	str	r3, [r7, #24]
 8003dfe:	e002      	b.n	8003e06 <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003e00:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003e04:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003e06:	69bb      	ldr	r3, [r7, #24]
	}
 8003e08:	4618      	mov	r0, r3
 8003e0a:	3720      	adds	r7, #32
 8003e0c:	46bd      	mov	sp, r7
 8003e0e:	bd80      	pop	{r7, pc}

08003e10 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003e10:	b580      	push	{r7, lr}
 8003e12:	b088      	sub	sp, #32
 8003e14:	af00      	add	r7, sp, #0
 8003e16:	60f8      	str	r0, [r7, #12]
 8003e18:	60b9      	str	r1, [r7, #8]
 8003e1a:	607a      	str	r2, [r7, #4]
 8003e1c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8003e1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e20:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	009b      	lsls	r3, r3, #2
 8003e26:	461a      	mov	r2, r3
 8003e28:	21a5      	movs	r1, #165	@ 0xa5
 8003e2a:	f001 fe16 	bl	8005a5a <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003e2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e30:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8003e38:	3b01      	subs	r3, #1
 8003e3a:	009b      	lsls	r3, r3, #2
 8003e3c:	4413      	add	r3, r2
 8003e3e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8003e40:	69bb      	ldr	r3, [r7, #24]
 8003e42:	f023 0307 	bic.w	r3, r3, #7
 8003e46:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003e48:	69bb      	ldr	r3, [r7, #24]
 8003e4a:	f003 0307 	and.w	r3, r3, #7
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d00b      	beq.n	8003e6a <prvInitialiseNewTask+0x5a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003e52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e56:	f383 8811 	msr	BASEPRI, r3
 8003e5a:	f3bf 8f6f 	isb	sy
 8003e5e:	f3bf 8f4f 	dsb	sy
 8003e62:	617b      	str	r3, [r7, #20]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8003e64:	bf00      	nop
 8003e66:	bf00      	nop
 8003e68:	e7fd      	b.n	8003e66 <prvInitialiseNewTask+0x56>

		#if( configRECORD_STACK_HIGH_ADDRESS == 1 )
		{
			/* Also record the stack's high address, which may assist
			debugging. */
			pxNewTCB->pxEndOfStack = pxTopOfStack;
 8003e6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e6c:	69ba      	ldr	r2, [r7, #24]
 8003e6e:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8003e70:	68bb      	ldr	r3, [r7, #8]
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d01f      	beq.n	8003eb6 <prvInitialiseNewTask+0xa6>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003e76:	2300      	movs	r3, #0
 8003e78:	61fb      	str	r3, [r7, #28]
 8003e7a:	e012      	b.n	8003ea2 <prvInitialiseNewTask+0x92>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003e7c:	68ba      	ldr	r2, [r7, #8]
 8003e7e:	69fb      	ldr	r3, [r7, #28]
 8003e80:	4413      	add	r3, r2
 8003e82:	7819      	ldrb	r1, [r3, #0]
 8003e84:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003e86:	69fb      	ldr	r3, [r7, #28]
 8003e88:	4413      	add	r3, r2
 8003e8a:	3334      	adds	r3, #52	@ 0x34
 8003e8c:	460a      	mov	r2, r1
 8003e8e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8003e90:	68ba      	ldr	r2, [r7, #8]
 8003e92:	69fb      	ldr	r3, [r7, #28]
 8003e94:	4413      	add	r3, r2
 8003e96:	781b      	ldrb	r3, [r3, #0]
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d006      	beq.n	8003eaa <prvInitialiseNewTask+0x9a>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003e9c:	69fb      	ldr	r3, [r7, #28]
 8003e9e:	3301      	adds	r3, #1
 8003ea0:	61fb      	str	r3, [r7, #28]
 8003ea2:	69fb      	ldr	r3, [r7, #28]
 8003ea4:	2b0f      	cmp	r3, #15
 8003ea6:	d9e9      	bls.n	8003e7c <prvInitialiseNewTask+0x6c>
 8003ea8:	e000      	b.n	8003eac <prvInitialiseNewTask+0x9c>
			{
				break;
 8003eaa:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003eac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003eae:	2200      	movs	r2, #0
 8003eb0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003eb4:	e003      	b.n	8003ebe <prvInitialiseNewTask+0xae>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8003eb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003eb8:	2200      	movs	r2, #0
 8003eba:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003ebe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ec0:	2b06      	cmp	r3, #6
 8003ec2:	d901      	bls.n	8003ec8 <prvInitialiseNewTask+0xb8>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003ec4:	2306      	movs	r3, #6
 8003ec6:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003ec8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003eca:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003ecc:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003ece:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ed0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003ed2:	651a      	str	r2, [r3, #80]	@ 0x50
		pxNewTCB->uxMutexesHeld = 0;
 8003ed4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ed6:	2200      	movs	r2, #0
 8003ed8:	655a      	str	r2, [r3, #84]	@ 0x54
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003eda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003edc:	3304      	adds	r3, #4
 8003ede:	4618      	mov	r0, r3
 8003ee0:	f7ff fefa 	bl	8003cd8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003ee4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ee6:	3318      	adds	r3, #24
 8003ee8:	4618      	mov	r0, r3
 8003eea:	f7ff fef5 	bl	8003cd8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003eee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ef0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003ef2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003ef4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ef6:	f1c3 0207 	rsb	r2, r3, #7
 8003efa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003efc:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003efe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f00:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003f02:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif /* configUSE_APPLICATION_TASK_TAG */

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxNewTCB->ulRunTimeCounter = 0UL;
 8003f04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f06:	2200      	movs	r2, #0
 8003f08:	659a      	str	r2, [r3, #88]	@ 0x58
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003f0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f0c:	2200      	movs	r2, #0
 8003f0e:	65da      	str	r2, [r3, #92]	@ 0x5c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003f10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f12:	2200      	movs	r2, #0
 8003f14:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003f18:	683a      	ldr	r2, [r7, #0]
 8003f1a:	68f9      	ldr	r1, [r7, #12]
 8003f1c:	69b8      	ldr	r0, [r7, #24]
 8003f1e:	f000 fb6b 	bl	80045f8 <pxPortInitialiseStack>
 8003f22:	4602      	mov	r2, r0
 8003f24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f26:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8003f28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d002      	beq.n	8003f34 <prvInitialiseNewTask+0x124>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003f2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f30:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003f32:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003f34:	bf00      	nop
 8003f36:	3720      	adds	r7, #32
 8003f38:	46bd      	mov	sp, r7
 8003f3a:	bd80      	pop	{r7, pc}

08003f3c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003f3c:	b580      	push	{r7, lr}
 8003f3e:	b082      	sub	sp, #8
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003f44:	f000 fc88 	bl	8004858 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003f48:	4b2c      	ldr	r3, [pc, #176]	@ (8003ffc <prvAddNewTaskToReadyList+0xc0>)
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	3301      	adds	r3, #1
 8003f4e:	4a2b      	ldr	r2, [pc, #172]	@ (8003ffc <prvAddNewTaskToReadyList+0xc0>)
 8003f50:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003f52:	4b2b      	ldr	r3, [pc, #172]	@ (8004000 <prvAddNewTaskToReadyList+0xc4>)
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d109      	bne.n	8003f6e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8003f5a:	4a29      	ldr	r2, [pc, #164]	@ (8004000 <prvAddNewTaskToReadyList+0xc4>)
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003f60:	4b26      	ldr	r3, [pc, #152]	@ (8003ffc <prvAddNewTaskToReadyList+0xc0>)
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	2b01      	cmp	r3, #1
 8003f66:	d110      	bne.n	8003f8a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003f68:	f000 faa8 	bl	80044bc <prvInitialiseTaskLists>
 8003f6c:	e00d      	b.n	8003f8a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8003f6e:	4b25      	ldr	r3, [pc, #148]	@ (8004004 <prvAddNewTaskToReadyList+0xc8>)
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d109      	bne.n	8003f8a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003f76:	4b22      	ldr	r3, [pc, #136]	@ (8004000 <prvAddNewTaskToReadyList+0xc4>)
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f80:	429a      	cmp	r2, r3
 8003f82:	d802      	bhi.n	8003f8a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003f84:	4a1e      	ldr	r2, [pc, #120]	@ (8004000 <prvAddNewTaskToReadyList+0xc4>)
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003f8a:	4b1f      	ldr	r3, [pc, #124]	@ (8004008 <prvAddNewTaskToReadyList+0xcc>)
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	3301      	adds	r3, #1
 8003f90:	4a1d      	ldr	r2, [pc, #116]	@ (8004008 <prvAddNewTaskToReadyList+0xcc>)
 8003f92:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8003f94:	4b1c      	ldr	r3, [pc, #112]	@ (8004008 <prvAddNewTaskToReadyList+0xcc>)
 8003f96:	681a      	ldr	r2, [r3, #0]
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	649a      	str	r2, [r3, #72]	@ 0x48
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fa0:	2201      	movs	r2, #1
 8003fa2:	409a      	lsls	r2, r3
 8003fa4:	4b19      	ldr	r3, [pc, #100]	@ (800400c <prvAddNewTaskToReadyList+0xd0>)
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	4313      	orrs	r3, r2
 8003faa:	4a18      	ldr	r2, [pc, #96]	@ (800400c <prvAddNewTaskToReadyList+0xd0>)
 8003fac:	6013      	str	r3, [r2, #0]
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003fb2:	4613      	mov	r3, r2
 8003fb4:	009b      	lsls	r3, r3, #2
 8003fb6:	4413      	add	r3, r2
 8003fb8:	009b      	lsls	r3, r3, #2
 8003fba:	4a15      	ldr	r2, [pc, #84]	@ (8004010 <prvAddNewTaskToReadyList+0xd4>)
 8003fbc:	441a      	add	r2, r3
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	3304      	adds	r3, #4
 8003fc2:	4619      	mov	r1, r3
 8003fc4:	4610      	mov	r0, r2
 8003fc6:	f7ff fe94 	bl	8003cf2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003fca:	f000 fc77 	bl	80048bc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003fce:	4b0d      	ldr	r3, [pc, #52]	@ (8004004 <prvAddNewTaskToReadyList+0xc8>)
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d00e      	beq.n	8003ff4 <prvAddNewTaskToReadyList+0xb8>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003fd6:	4b0a      	ldr	r3, [pc, #40]	@ (8004000 <prvAddNewTaskToReadyList+0xc4>)
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fe0:	429a      	cmp	r2, r3
 8003fe2:	d207      	bcs.n	8003ff4 <prvAddNewTaskToReadyList+0xb8>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003fe4:	4b0b      	ldr	r3, [pc, #44]	@ (8004014 <prvAddNewTaskToReadyList+0xd8>)
 8003fe6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003fea:	601a      	str	r2, [r3, #0]
 8003fec:	f3bf 8f4f 	dsb	sy
 8003ff0:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003ff4:	bf00      	nop
 8003ff6:	3708      	adds	r7, #8
 8003ff8:	46bd      	mov	sp, r7
 8003ffa:	bd80      	pop	{r7, pc}
 8003ffc:	20000998 	.word	0x20000998
 8004000:	20000898 	.word	0x20000898
 8004004:	200009a4 	.word	0x200009a4
 8004008:	200009b4 	.word	0x200009b4
 800400c:	200009a0 	.word	0x200009a0
 8004010:	2000089c 	.word	0x2000089c
 8004014:	e000ed04 	.word	0xe000ed04

08004018 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004018:	b580      	push	{r7, lr}
 800401a:	b086      	sub	sp, #24
 800401c:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 800401e:	4b1d      	ldr	r3, [pc, #116]	@ (8004094 <vTaskStartScheduler+0x7c>)
 8004020:	9301      	str	r3, [sp, #4]
 8004022:	2300      	movs	r3, #0
 8004024:	9300      	str	r3, [sp, #0]
 8004026:	2300      	movs	r3, #0
 8004028:	2280      	movs	r2, #128	@ 0x80
 800402a:	491b      	ldr	r1, [pc, #108]	@ (8004098 <vTaskStartScheduler+0x80>)
 800402c:	481b      	ldr	r0, [pc, #108]	@ (800409c <vTaskStartScheduler+0x84>)
 800402e:	f7ff feae 	bl	8003d8e <xTaskCreate>
 8004032:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	2b01      	cmp	r3, #1
 8004038:	d118      	bne.n	800406c <vTaskStartScheduler+0x54>
	__asm volatile
 800403a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800403e:	f383 8811 	msr	BASEPRI, r3
 8004042:	f3bf 8f6f 	isb	sy
 8004046:	f3bf 8f4f 	dsb	sy
 800404a:	60bb      	str	r3, [r7, #8]
}
 800404c:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800404e:	4b14      	ldr	r3, [pc, #80]	@ (80040a0 <vTaskStartScheduler+0x88>)
 8004050:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004054:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004056:	4b13      	ldr	r3, [pc, #76]	@ (80040a4 <vTaskStartScheduler+0x8c>)
 8004058:	2201      	movs	r2, #1
 800405a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800405c:	4b12      	ldr	r3, [pc, #72]	@ (80040a8 <vTaskStartScheduler+0x90>)
 800405e:	2200      	movs	r2, #0
 8004060:	601a      	str	r2, [r3, #0]
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base.   NOTE:  If configGENERATE_RUN_TIME_STATS
		is set to 0 and the following line fails to build then ensure you do not
		have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 8004062:	f7fc fcbf 	bl	80009e4 <configureTimerForRunTimeStats>

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8004066:	f000 fb53 	bl	8004710 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800406a:	e00f      	b.n	800408c <vTaskStartScheduler+0x74>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004072:	d10b      	bne.n	800408c <vTaskStartScheduler+0x74>
	__asm volatile
 8004074:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004078:	f383 8811 	msr	BASEPRI, r3
 800407c:	f3bf 8f6f 	isb	sy
 8004080:	f3bf 8f4f 	dsb	sy
 8004084:	607b      	str	r3, [r7, #4]
}
 8004086:	bf00      	nop
 8004088:	bf00      	nop
 800408a:	e7fd      	b.n	8004088 <vTaskStartScheduler+0x70>
}
 800408c:	bf00      	nop
 800408e:	3710      	adds	r7, #16
 8004090:	46bd      	mov	sp, r7
 8004092:	bd80      	pop	{r7, pc}
 8004094:	200009bc 	.word	0x200009bc
 8004098:	080068b8 	.word	0x080068b8
 800409c:	08004489 	.word	0x08004489
 80040a0:	200009b8 	.word	0x200009b8
 80040a4:	200009a4 	.word	0x200009a4
 80040a8:	2000099c 	.word	0x2000099c

080040ac <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80040ac:	b480      	push	{r7}
 80040ae:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80040b0:	4b04      	ldr	r3, [pc, #16]	@ (80040c4 <vTaskSuspendAll+0x18>)
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	3301      	adds	r3, #1
 80040b6:	4a03      	ldr	r2, [pc, #12]	@ (80040c4 <vTaskSuspendAll+0x18>)
 80040b8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80040ba:	bf00      	nop
 80040bc:	46bd      	mov	sp, r7
 80040be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c2:	4770      	bx	lr
 80040c4:	200009c0 	.word	0x200009c0

080040c8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80040c8:	b580      	push	{r7, lr}
 80040ca:	b084      	sub	sp, #16
 80040cc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80040ce:	2300      	movs	r3, #0
 80040d0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80040d2:	2300      	movs	r3, #0
 80040d4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80040d6:	4b42      	ldr	r3, [pc, #264]	@ (80041e0 <xTaskResumeAll+0x118>)
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d10b      	bne.n	80040f6 <xTaskResumeAll+0x2e>
	__asm volatile
 80040de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80040e2:	f383 8811 	msr	BASEPRI, r3
 80040e6:	f3bf 8f6f 	isb	sy
 80040ea:	f3bf 8f4f 	dsb	sy
 80040ee:	603b      	str	r3, [r7, #0]
}
 80040f0:	bf00      	nop
 80040f2:	bf00      	nop
 80040f4:	e7fd      	b.n	80040f2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80040f6:	f000 fbaf 	bl	8004858 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80040fa:	4b39      	ldr	r3, [pc, #228]	@ (80041e0 <xTaskResumeAll+0x118>)
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	3b01      	subs	r3, #1
 8004100:	4a37      	ldr	r2, [pc, #220]	@ (80041e0 <xTaskResumeAll+0x118>)
 8004102:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004104:	4b36      	ldr	r3, [pc, #216]	@ (80041e0 <xTaskResumeAll+0x118>)
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	2b00      	cmp	r3, #0
 800410a:	d161      	bne.n	80041d0 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800410c:	4b35      	ldr	r3, [pc, #212]	@ (80041e4 <xTaskResumeAll+0x11c>)
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	2b00      	cmp	r3, #0
 8004112:	d05d      	beq.n	80041d0 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004114:	e02e      	b.n	8004174 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004116:	4b34      	ldr	r3, [pc, #208]	@ (80041e8 <xTaskResumeAll+0x120>)
 8004118:	68db      	ldr	r3, [r3, #12]
 800411a:	68db      	ldr	r3, [r3, #12]
 800411c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	3318      	adds	r3, #24
 8004122:	4618      	mov	r0, r3
 8004124:	f7ff fe09 	bl	8003d3a <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	3304      	adds	r3, #4
 800412c:	4618      	mov	r0, r3
 800412e:	f7ff fe04 	bl	8003d3a <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004136:	2201      	movs	r2, #1
 8004138:	409a      	lsls	r2, r3
 800413a:	4b2c      	ldr	r3, [pc, #176]	@ (80041ec <xTaskResumeAll+0x124>)
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	4313      	orrs	r3, r2
 8004140:	4a2a      	ldr	r2, [pc, #168]	@ (80041ec <xTaskResumeAll+0x124>)
 8004142:	6013      	str	r3, [r2, #0]
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004148:	4613      	mov	r3, r2
 800414a:	009b      	lsls	r3, r3, #2
 800414c:	4413      	add	r3, r2
 800414e:	009b      	lsls	r3, r3, #2
 8004150:	4a27      	ldr	r2, [pc, #156]	@ (80041f0 <xTaskResumeAll+0x128>)
 8004152:	441a      	add	r2, r3
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	3304      	adds	r3, #4
 8004158:	4619      	mov	r1, r3
 800415a:	4610      	mov	r0, r2
 800415c:	f7ff fdc9 	bl	8003cf2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004164:	4b23      	ldr	r3, [pc, #140]	@ (80041f4 <xTaskResumeAll+0x12c>)
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800416a:	429a      	cmp	r2, r3
 800416c:	d302      	bcc.n	8004174 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800416e:	4b22      	ldr	r3, [pc, #136]	@ (80041f8 <xTaskResumeAll+0x130>)
 8004170:	2201      	movs	r2, #1
 8004172:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004174:	4b1c      	ldr	r3, [pc, #112]	@ (80041e8 <xTaskResumeAll+0x120>)
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	2b00      	cmp	r3, #0
 800417a:	d1cc      	bne.n	8004116 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	2b00      	cmp	r3, #0
 8004180:	d001      	beq.n	8004186 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004182:	f000 fa19 	bl	80045b8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8004186:	4b1d      	ldr	r3, [pc, #116]	@ (80041fc <xTaskResumeAll+0x134>)
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	2b00      	cmp	r3, #0
 8004190:	d010      	beq.n	80041b4 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004192:	f000 f847 	bl	8004224 <xTaskIncrementTick>
 8004196:	4603      	mov	r3, r0
 8004198:	2b00      	cmp	r3, #0
 800419a:	d002      	beq.n	80041a2 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800419c:	4b16      	ldr	r3, [pc, #88]	@ (80041f8 <xTaskResumeAll+0x130>)
 800419e:	2201      	movs	r2, #1
 80041a0:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	3b01      	subs	r3, #1
 80041a6:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d1f1      	bne.n	8004192 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80041ae:	4b13      	ldr	r3, [pc, #76]	@ (80041fc <xTaskResumeAll+0x134>)
 80041b0:	2200      	movs	r2, #0
 80041b2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80041b4:	4b10      	ldr	r3, [pc, #64]	@ (80041f8 <xTaskResumeAll+0x130>)
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d009      	beq.n	80041d0 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80041bc:	2301      	movs	r3, #1
 80041be:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80041c0:	4b0f      	ldr	r3, [pc, #60]	@ (8004200 <xTaskResumeAll+0x138>)
 80041c2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80041c6:	601a      	str	r2, [r3, #0]
 80041c8:	f3bf 8f4f 	dsb	sy
 80041cc:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80041d0:	f000 fb74 	bl	80048bc <vPortExitCritical>

	return xAlreadyYielded;
 80041d4:	68bb      	ldr	r3, [r7, #8]
}
 80041d6:	4618      	mov	r0, r3
 80041d8:	3710      	adds	r7, #16
 80041da:	46bd      	mov	sp, r7
 80041dc:	bd80      	pop	{r7, pc}
 80041de:	bf00      	nop
 80041e0:	200009c0 	.word	0x200009c0
 80041e4:	20000998 	.word	0x20000998
 80041e8:	20000958 	.word	0x20000958
 80041ec:	200009a0 	.word	0x200009a0
 80041f0:	2000089c 	.word	0x2000089c
 80041f4:	20000898 	.word	0x20000898
 80041f8:	200009ac 	.word	0x200009ac
 80041fc:	200009a8 	.word	0x200009a8
 8004200:	e000ed04 	.word	0xe000ed04

08004204 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8004204:	b480      	push	{r7}
 8004206:	b083      	sub	sp, #12
 8004208:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800420a:	4b05      	ldr	r3, [pc, #20]	@ (8004220 <xTaskGetTickCount+0x1c>)
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8004210:	687b      	ldr	r3, [r7, #4]
}
 8004212:	4618      	mov	r0, r3
 8004214:	370c      	adds	r7, #12
 8004216:	46bd      	mov	sp, r7
 8004218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800421c:	4770      	bx	lr
 800421e:	bf00      	nop
 8004220:	2000099c 	.word	0x2000099c

08004224 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004224:	b580      	push	{r7, lr}
 8004226:	b086      	sub	sp, #24
 8004228:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800422a:	2300      	movs	r3, #0
 800422c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800422e:	4b4f      	ldr	r3, [pc, #316]	@ (800436c <xTaskIncrementTick+0x148>)
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	2b00      	cmp	r3, #0
 8004234:	f040 808f 	bne.w	8004356 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004238:	4b4d      	ldr	r3, [pc, #308]	@ (8004370 <xTaskIncrementTick+0x14c>)
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	3301      	adds	r3, #1
 800423e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004240:	4a4b      	ldr	r2, [pc, #300]	@ (8004370 <xTaskIncrementTick+0x14c>)
 8004242:	693b      	ldr	r3, [r7, #16]
 8004244:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004246:	693b      	ldr	r3, [r7, #16]
 8004248:	2b00      	cmp	r3, #0
 800424a:	d121      	bne.n	8004290 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800424c:	4b49      	ldr	r3, [pc, #292]	@ (8004374 <xTaskIncrementTick+0x150>)
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	2b00      	cmp	r3, #0
 8004254:	d00b      	beq.n	800426e <xTaskIncrementTick+0x4a>
	__asm volatile
 8004256:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800425a:	f383 8811 	msr	BASEPRI, r3
 800425e:	f3bf 8f6f 	isb	sy
 8004262:	f3bf 8f4f 	dsb	sy
 8004266:	603b      	str	r3, [r7, #0]
}
 8004268:	bf00      	nop
 800426a:	bf00      	nop
 800426c:	e7fd      	b.n	800426a <xTaskIncrementTick+0x46>
 800426e:	4b41      	ldr	r3, [pc, #260]	@ (8004374 <xTaskIncrementTick+0x150>)
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	60fb      	str	r3, [r7, #12]
 8004274:	4b40      	ldr	r3, [pc, #256]	@ (8004378 <xTaskIncrementTick+0x154>)
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	4a3e      	ldr	r2, [pc, #248]	@ (8004374 <xTaskIncrementTick+0x150>)
 800427a:	6013      	str	r3, [r2, #0]
 800427c:	4a3e      	ldr	r2, [pc, #248]	@ (8004378 <xTaskIncrementTick+0x154>)
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	6013      	str	r3, [r2, #0]
 8004282:	4b3e      	ldr	r3, [pc, #248]	@ (800437c <xTaskIncrementTick+0x158>)
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	3301      	adds	r3, #1
 8004288:	4a3c      	ldr	r2, [pc, #240]	@ (800437c <xTaskIncrementTick+0x158>)
 800428a:	6013      	str	r3, [r2, #0]
 800428c:	f000 f994 	bl	80045b8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004290:	4b3b      	ldr	r3, [pc, #236]	@ (8004380 <xTaskIncrementTick+0x15c>)
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	693a      	ldr	r2, [r7, #16]
 8004296:	429a      	cmp	r2, r3
 8004298:	d348      	bcc.n	800432c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800429a:	4b36      	ldr	r3, [pc, #216]	@ (8004374 <xTaskIncrementTick+0x150>)
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d104      	bne.n	80042ae <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80042a4:	4b36      	ldr	r3, [pc, #216]	@ (8004380 <xTaskIncrementTick+0x15c>)
 80042a6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80042aa:	601a      	str	r2, [r3, #0]
					break;
 80042ac:	e03e      	b.n	800432c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80042ae:	4b31      	ldr	r3, [pc, #196]	@ (8004374 <xTaskIncrementTick+0x150>)
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	68db      	ldr	r3, [r3, #12]
 80042b4:	68db      	ldr	r3, [r3, #12]
 80042b6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80042b8:	68bb      	ldr	r3, [r7, #8]
 80042ba:	685b      	ldr	r3, [r3, #4]
 80042bc:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80042be:	693a      	ldr	r2, [r7, #16]
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	429a      	cmp	r2, r3
 80042c4:	d203      	bcs.n	80042ce <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80042c6:	4a2e      	ldr	r2, [pc, #184]	@ (8004380 <xTaskIncrementTick+0x15c>)
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80042cc:	e02e      	b.n	800432c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80042ce:	68bb      	ldr	r3, [r7, #8]
 80042d0:	3304      	adds	r3, #4
 80042d2:	4618      	mov	r0, r3
 80042d4:	f7ff fd31 	bl	8003d3a <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80042d8:	68bb      	ldr	r3, [r7, #8]
 80042da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d004      	beq.n	80042ea <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80042e0:	68bb      	ldr	r3, [r7, #8]
 80042e2:	3318      	adds	r3, #24
 80042e4:	4618      	mov	r0, r3
 80042e6:	f7ff fd28 	bl	8003d3a <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80042ea:	68bb      	ldr	r3, [r7, #8]
 80042ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042ee:	2201      	movs	r2, #1
 80042f0:	409a      	lsls	r2, r3
 80042f2:	4b24      	ldr	r3, [pc, #144]	@ (8004384 <xTaskIncrementTick+0x160>)
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	4313      	orrs	r3, r2
 80042f8:	4a22      	ldr	r2, [pc, #136]	@ (8004384 <xTaskIncrementTick+0x160>)
 80042fa:	6013      	str	r3, [r2, #0]
 80042fc:	68bb      	ldr	r3, [r7, #8]
 80042fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004300:	4613      	mov	r3, r2
 8004302:	009b      	lsls	r3, r3, #2
 8004304:	4413      	add	r3, r2
 8004306:	009b      	lsls	r3, r3, #2
 8004308:	4a1f      	ldr	r2, [pc, #124]	@ (8004388 <xTaskIncrementTick+0x164>)
 800430a:	441a      	add	r2, r3
 800430c:	68bb      	ldr	r3, [r7, #8]
 800430e:	3304      	adds	r3, #4
 8004310:	4619      	mov	r1, r3
 8004312:	4610      	mov	r0, r2
 8004314:	f7ff fced 	bl	8003cf2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004318:	68bb      	ldr	r3, [r7, #8]
 800431a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800431c:	4b1b      	ldr	r3, [pc, #108]	@ (800438c <xTaskIncrementTick+0x168>)
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004322:	429a      	cmp	r2, r3
 8004324:	d3b9      	bcc.n	800429a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8004326:	2301      	movs	r3, #1
 8004328:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800432a:	e7b6      	b.n	800429a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800432c:	4b17      	ldr	r3, [pc, #92]	@ (800438c <xTaskIncrementTick+0x168>)
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004332:	4915      	ldr	r1, [pc, #84]	@ (8004388 <xTaskIncrementTick+0x164>)
 8004334:	4613      	mov	r3, r2
 8004336:	009b      	lsls	r3, r3, #2
 8004338:	4413      	add	r3, r2
 800433a:	009b      	lsls	r3, r3, #2
 800433c:	440b      	add	r3, r1
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	2b01      	cmp	r3, #1
 8004342:	d901      	bls.n	8004348 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8004344:	2301      	movs	r3, #1
 8004346:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8004348:	4b11      	ldr	r3, [pc, #68]	@ (8004390 <xTaskIncrementTick+0x16c>)
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	2b00      	cmp	r3, #0
 800434e:	d007      	beq.n	8004360 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8004350:	2301      	movs	r3, #1
 8004352:	617b      	str	r3, [r7, #20]
 8004354:	e004      	b.n	8004360 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8004356:	4b0f      	ldr	r3, [pc, #60]	@ (8004394 <xTaskIncrementTick+0x170>)
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	3301      	adds	r3, #1
 800435c:	4a0d      	ldr	r2, [pc, #52]	@ (8004394 <xTaskIncrementTick+0x170>)
 800435e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8004360:	697b      	ldr	r3, [r7, #20]
}
 8004362:	4618      	mov	r0, r3
 8004364:	3718      	adds	r7, #24
 8004366:	46bd      	mov	sp, r7
 8004368:	bd80      	pop	{r7, pc}
 800436a:	bf00      	nop
 800436c:	200009c0 	.word	0x200009c0
 8004370:	2000099c 	.word	0x2000099c
 8004374:	20000950 	.word	0x20000950
 8004378:	20000954 	.word	0x20000954
 800437c:	200009b0 	.word	0x200009b0
 8004380:	200009b8 	.word	0x200009b8
 8004384:	200009a0 	.word	0x200009a0
 8004388:	2000089c 	.word	0x2000089c
 800438c:	20000898 	.word	0x20000898
 8004390:	200009ac 	.word	0x200009ac
 8004394:	200009a8 	.word	0x200009a8

08004398 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004398:	b580      	push	{r7, lr}
 800439a:	b086      	sub	sp, #24
 800439c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800439e:	4b33      	ldr	r3, [pc, #204]	@ (800446c <vTaskSwitchContext+0xd4>)
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d003      	beq.n	80043ae <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80043a6:	4b32      	ldr	r3, [pc, #200]	@ (8004470 <vTaskSwitchContext+0xd8>)
 80043a8:	2201      	movs	r2, #1
 80043aa:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80043ac:	e059      	b.n	8004462 <vTaskSwitchContext+0xca>
		xYieldPending = pdFALSE;
 80043ae:	4b30      	ldr	r3, [pc, #192]	@ (8004470 <vTaskSwitchContext+0xd8>)
 80043b0:	2200      	movs	r2, #0
 80043b2:	601a      	str	r2, [r3, #0]
				ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 80043b4:	f7fc fb22 	bl	80009fc <getRunTimeCounterValue>
 80043b8:	4603      	mov	r3, r0
 80043ba:	4a2e      	ldr	r2, [pc, #184]	@ (8004474 <vTaskSwitchContext+0xdc>)
 80043bc:	6013      	str	r3, [r2, #0]
			if( ulTotalRunTime > ulTaskSwitchedInTime )
 80043be:	4b2d      	ldr	r3, [pc, #180]	@ (8004474 <vTaskSwitchContext+0xdc>)
 80043c0:	681a      	ldr	r2, [r3, #0]
 80043c2:	4b2d      	ldr	r3, [pc, #180]	@ (8004478 <vTaskSwitchContext+0xe0>)
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	429a      	cmp	r2, r3
 80043c8:	d909      	bls.n	80043de <vTaskSwitchContext+0x46>
				pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 80043ca:	4b2c      	ldr	r3, [pc, #176]	@ (800447c <vTaskSwitchContext+0xe4>)
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	6d99      	ldr	r1, [r3, #88]	@ 0x58
 80043d0:	4a28      	ldr	r2, [pc, #160]	@ (8004474 <vTaskSwitchContext+0xdc>)
 80043d2:	6810      	ldr	r0, [r2, #0]
 80043d4:	4a28      	ldr	r2, [pc, #160]	@ (8004478 <vTaskSwitchContext+0xe0>)
 80043d6:	6812      	ldr	r2, [r2, #0]
 80043d8:	1a82      	subs	r2, r0, r2
 80043da:	440a      	add	r2, r1
 80043dc:	659a      	str	r2, [r3, #88]	@ 0x58
			ulTaskSwitchedInTime = ulTotalRunTime;
 80043de:	4b25      	ldr	r3, [pc, #148]	@ (8004474 <vTaskSwitchContext+0xdc>)
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	4a25      	ldr	r2, [pc, #148]	@ (8004478 <vTaskSwitchContext+0xe0>)
 80043e4:	6013      	str	r3, [r2, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80043e6:	4b26      	ldr	r3, [pc, #152]	@ (8004480 <vTaskSwitchContext+0xe8>)
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	fab3 f383 	clz	r3, r3
 80043f2:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80043f4:	7afb      	ldrb	r3, [r7, #11]
 80043f6:	f1c3 031f 	rsb	r3, r3, #31
 80043fa:	617b      	str	r3, [r7, #20]
 80043fc:	4921      	ldr	r1, [pc, #132]	@ (8004484 <vTaskSwitchContext+0xec>)
 80043fe:	697a      	ldr	r2, [r7, #20]
 8004400:	4613      	mov	r3, r2
 8004402:	009b      	lsls	r3, r3, #2
 8004404:	4413      	add	r3, r2
 8004406:	009b      	lsls	r3, r3, #2
 8004408:	440b      	add	r3, r1
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	2b00      	cmp	r3, #0
 800440e:	d10b      	bne.n	8004428 <vTaskSwitchContext+0x90>
	__asm volatile
 8004410:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004414:	f383 8811 	msr	BASEPRI, r3
 8004418:	f3bf 8f6f 	isb	sy
 800441c:	f3bf 8f4f 	dsb	sy
 8004420:	607b      	str	r3, [r7, #4]
}
 8004422:	bf00      	nop
 8004424:	bf00      	nop
 8004426:	e7fd      	b.n	8004424 <vTaskSwitchContext+0x8c>
 8004428:	697a      	ldr	r2, [r7, #20]
 800442a:	4613      	mov	r3, r2
 800442c:	009b      	lsls	r3, r3, #2
 800442e:	4413      	add	r3, r2
 8004430:	009b      	lsls	r3, r3, #2
 8004432:	4a14      	ldr	r2, [pc, #80]	@ (8004484 <vTaskSwitchContext+0xec>)
 8004434:	4413      	add	r3, r2
 8004436:	613b      	str	r3, [r7, #16]
 8004438:	693b      	ldr	r3, [r7, #16]
 800443a:	685b      	ldr	r3, [r3, #4]
 800443c:	685a      	ldr	r2, [r3, #4]
 800443e:	693b      	ldr	r3, [r7, #16]
 8004440:	605a      	str	r2, [r3, #4]
 8004442:	693b      	ldr	r3, [r7, #16]
 8004444:	685a      	ldr	r2, [r3, #4]
 8004446:	693b      	ldr	r3, [r7, #16]
 8004448:	3308      	adds	r3, #8
 800444a:	429a      	cmp	r2, r3
 800444c:	d104      	bne.n	8004458 <vTaskSwitchContext+0xc0>
 800444e:	693b      	ldr	r3, [r7, #16]
 8004450:	685b      	ldr	r3, [r3, #4]
 8004452:	685a      	ldr	r2, [r3, #4]
 8004454:	693b      	ldr	r3, [r7, #16]
 8004456:	605a      	str	r2, [r3, #4]
 8004458:	693b      	ldr	r3, [r7, #16]
 800445a:	685b      	ldr	r3, [r3, #4]
 800445c:	68db      	ldr	r3, [r3, #12]
 800445e:	4a07      	ldr	r2, [pc, #28]	@ (800447c <vTaskSwitchContext+0xe4>)
 8004460:	6013      	str	r3, [r2, #0]
}
 8004462:	bf00      	nop
 8004464:	3718      	adds	r7, #24
 8004466:	46bd      	mov	sp, r7
 8004468:	bd80      	pop	{r7, pc}
 800446a:	bf00      	nop
 800446c:	200009c0 	.word	0x200009c0
 8004470:	200009ac 	.word	0x200009ac
 8004474:	200009c8 	.word	0x200009c8
 8004478:	200009c4 	.word	0x200009c4
 800447c:	20000898 	.word	0x20000898
 8004480:	200009a0 	.word	0x200009a0
 8004484:	2000089c 	.word	0x2000089c

08004488 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004488:	b580      	push	{r7, lr}
 800448a:	b082      	sub	sp, #8
 800448c:	af00      	add	r7, sp, #0
 800448e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004490:	f000 f854 	bl	800453c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004494:	4b07      	ldr	r3, [pc, #28]	@ (80044b4 <prvIdleTask+0x2c>)
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	2b01      	cmp	r3, #1
 800449a:	d907      	bls.n	80044ac <prvIdleTask+0x24>
			{
				taskYIELD();
 800449c:	4b06      	ldr	r3, [pc, #24]	@ (80044b8 <prvIdleTask+0x30>)
 800449e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80044a2:	601a      	str	r2, [r3, #0]
 80044a4:	f3bf 8f4f 	dsb	sy
 80044a8:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 80044ac:	f000 fd60 	bl	8004f70 <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 80044b0:	e7ee      	b.n	8004490 <prvIdleTask+0x8>
 80044b2:	bf00      	nop
 80044b4:	2000089c 	.word	0x2000089c
 80044b8:	e000ed04 	.word	0xe000ed04

080044bc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80044bc:	b580      	push	{r7, lr}
 80044be:	b082      	sub	sp, #8
 80044c0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80044c2:	2300      	movs	r3, #0
 80044c4:	607b      	str	r3, [r7, #4]
 80044c6:	e00c      	b.n	80044e2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80044c8:	687a      	ldr	r2, [r7, #4]
 80044ca:	4613      	mov	r3, r2
 80044cc:	009b      	lsls	r3, r3, #2
 80044ce:	4413      	add	r3, r2
 80044d0:	009b      	lsls	r3, r3, #2
 80044d2:	4a12      	ldr	r2, [pc, #72]	@ (800451c <prvInitialiseTaskLists+0x60>)
 80044d4:	4413      	add	r3, r2
 80044d6:	4618      	mov	r0, r3
 80044d8:	f7ff fbde 	bl	8003c98 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	3301      	adds	r3, #1
 80044e0:	607b      	str	r3, [r7, #4]
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	2b06      	cmp	r3, #6
 80044e6:	d9ef      	bls.n	80044c8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80044e8:	480d      	ldr	r0, [pc, #52]	@ (8004520 <prvInitialiseTaskLists+0x64>)
 80044ea:	f7ff fbd5 	bl	8003c98 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80044ee:	480d      	ldr	r0, [pc, #52]	@ (8004524 <prvInitialiseTaskLists+0x68>)
 80044f0:	f7ff fbd2 	bl	8003c98 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80044f4:	480c      	ldr	r0, [pc, #48]	@ (8004528 <prvInitialiseTaskLists+0x6c>)
 80044f6:	f7ff fbcf 	bl	8003c98 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80044fa:	480c      	ldr	r0, [pc, #48]	@ (800452c <prvInitialiseTaskLists+0x70>)
 80044fc:	f7ff fbcc 	bl	8003c98 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004500:	480b      	ldr	r0, [pc, #44]	@ (8004530 <prvInitialiseTaskLists+0x74>)
 8004502:	f7ff fbc9 	bl	8003c98 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8004506:	4b0b      	ldr	r3, [pc, #44]	@ (8004534 <prvInitialiseTaskLists+0x78>)
 8004508:	4a05      	ldr	r2, [pc, #20]	@ (8004520 <prvInitialiseTaskLists+0x64>)
 800450a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800450c:	4b0a      	ldr	r3, [pc, #40]	@ (8004538 <prvInitialiseTaskLists+0x7c>)
 800450e:	4a05      	ldr	r2, [pc, #20]	@ (8004524 <prvInitialiseTaskLists+0x68>)
 8004510:	601a      	str	r2, [r3, #0]
}
 8004512:	bf00      	nop
 8004514:	3708      	adds	r7, #8
 8004516:	46bd      	mov	sp, r7
 8004518:	bd80      	pop	{r7, pc}
 800451a:	bf00      	nop
 800451c:	2000089c 	.word	0x2000089c
 8004520:	20000928 	.word	0x20000928
 8004524:	2000093c 	.word	0x2000093c
 8004528:	20000958 	.word	0x20000958
 800452c:	2000096c 	.word	0x2000096c
 8004530:	20000984 	.word	0x20000984
 8004534:	20000950 	.word	0x20000950
 8004538:	20000954 	.word	0x20000954

0800453c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800453c:	b580      	push	{r7, lr}
 800453e:	b082      	sub	sp, #8
 8004540:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004542:	e019      	b.n	8004578 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004544:	f000 f988 	bl	8004858 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004548:	4b10      	ldr	r3, [pc, #64]	@ (800458c <prvCheckTasksWaitingTermination+0x50>)
 800454a:	68db      	ldr	r3, [r3, #12]
 800454c:	68db      	ldr	r3, [r3, #12]
 800454e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	3304      	adds	r3, #4
 8004554:	4618      	mov	r0, r3
 8004556:	f7ff fbf0 	bl	8003d3a <uxListRemove>
				--uxCurrentNumberOfTasks;
 800455a:	4b0d      	ldr	r3, [pc, #52]	@ (8004590 <prvCheckTasksWaitingTermination+0x54>)
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	3b01      	subs	r3, #1
 8004560:	4a0b      	ldr	r2, [pc, #44]	@ (8004590 <prvCheckTasksWaitingTermination+0x54>)
 8004562:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004564:	4b0b      	ldr	r3, [pc, #44]	@ (8004594 <prvCheckTasksWaitingTermination+0x58>)
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	3b01      	subs	r3, #1
 800456a:	4a0a      	ldr	r2, [pc, #40]	@ (8004594 <prvCheckTasksWaitingTermination+0x58>)
 800456c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800456e:	f000 f9a5 	bl	80048bc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8004572:	6878      	ldr	r0, [r7, #4]
 8004574:	f000 f810 	bl	8004598 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004578:	4b06      	ldr	r3, [pc, #24]	@ (8004594 <prvCheckTasksWaitingTermination+0x58>)
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	2b00      	cmp	r3, #0
 800457e:	d1e1      	bne.n	8004544 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004580:	bf00      	nop
 8004582:	bf00      	nop
 8004584:	3708      	adds	r7, #8
 8004586:	46bd      	mov	sp, r7
 8004588:	bd80      	pop	{r7, pc}
 800458a:	bf00      	nop
 800458c:	2000096c 	.word	0x2000096c
 8004590:	20000998 	.word	0x20000998
 8004594:	20000980 	.word	0x20000980

08004598 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004598:	b580      	push	{r7, lr}
 800459a:	b082      	sub	sp, #8
 800459c:	af00      	add	r7, sp, #0
 800459e:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045a4:	4618      	mov	r0, r3
 80045a6:	f000 fb05 	bl	8004bb4 <vPortFree>
			vPortFree( pxTCB );
 80045aa:	6878      	ldr	r0, [r7, #4]
 80045ac:	f000 fb02 	bl	8004bb4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80045b0:	bf00      	nop
 80045b2:	3708      	adds	r7, #8
 80045b4:	46bd      	mov	sp, r7
 80045b6:	bd80      	pop	{r7, pc}

080045b8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80045b8:	b480      	push	{r7}
 80045ba:	b083      	sub	sp, #12
 80045bc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80045be:	4b0c      	ldr	r3, [pc, #48]	@ (80045f0 <prvResetNextTaskUnblockTime+0x38>)
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d104      	bne.n	80045d2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80045c8:	4b0a      	ldr	r3, [pc, #40]	@ (80045f4 <prvResetNextTaskUnblockTime+0x3c>)
 80045ca:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80045ce:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80045d0:	e008      	b.n	80045e4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80045d2:	4b07      	ldr	r3, [pc, #28]	@ (80045f0 <prvResetNextTaskUnblockTime+0x38>)
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	68db      	ldr	r3, [r3, #12]
 80045d8:	68db      	ldr	r3, [r3, #12]
 80045da:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	685b      	ldr	r3, [r3, #4]
 80045e0:	4a04      	ldr	r2, [pc, #16]	@ (80045f4 <prvResetNextTaskUnblockTime+0x3c>)
 80045e2:	6013      	str	r3, [r2, #0]
}
 80045e4:	bf00      	nop
 80045e6:	370c      	adds	r7, #12
 80045e8:	46bd      	mov	sp, r7
 80045ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ee:	4770      	bx	lr
 80045f0:	20000950 	.word	0x20000950
 80045f4:	200009b8 	.word	0x200009b8

080045f8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80045f8:	b480      	push	{r7}
 80045fa:	b085      	sub	sp, #20
 80045fc:	af00      	add	r7, sp, #0
 80045fe:	60f8      	str	r0, [r7, #12]
 8004600:	60b9      	str	r1, [r7, #8]
 8004602:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	3b04      	subs	r3, #4
 8004608:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8004610:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	3b04      	subs	r3, #4
 8004616:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004618:	68bb      	ldr	r3, [r7, #8]
 800461a:	f023 0201 	bic.w	r2, r3, #1
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	3b04      	subs	r3, #4
 8004626:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004628:	4a0c      	ldr	r2, [pc, #48]	@ (800465c <pxPortInitialiseStack+0x64>)
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	3b14      	subs	r3, #20
 8004632:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004634:	687a      	ldr	r2, [r7, #4]
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	3b04      	subs	r3, #4
 800463e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	f06f 0202 	mvn.w	r2, #2
 8004646:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	3b20      	subs	r3, #32
 800464c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800464e:	68fb      	ldr	r3, [r7, #12]
}
 8004650:	4618      	mov	r0, r3
 8004652:	3714      	adds	r7, #20
 8004654:	46bd      	mov	sp, r7
 8004656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800465a:	4770      	bx	lr
 800465c:	08004661 	.word	0x08004661

08004660 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004660:	b480      	push	{r7}
 8004662:	b085      	sub	sp, #20
 8004664:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8004666:	2300      	movs	r3, #0
 8004668:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800466a:	4b13      	ldr	r3, [pc, #76]	@ (80046b8 <prvTaskExitError+0x58>)
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004672:	d00b      	beq.n	800468c <prvTaskExitError+0x2c>
	__asm volatile
 8004674:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004678:	f383 8811 	msr	BASEPRI, r3
 800467c:	f3bf 8f6f 	isb	sy
 8004680:	f3bf 8f4f 	dsb	sy
 8004684:	60fb      	str	r3, [r7, #12]
}
 8004686:	bf00      	nop
 8004688:	bf00      	nop
 800468a:	e7fd      	b.n	8004688 <prvTaskExitError+0x28>
	__asm volatile
 800468c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004690:	f383 8811 	msr	BASEPRI, r3
 8004694:	f3bf 8f6f 	isb	sy
 8004698:	f3bf 8f4f 	dsb	sy
 800469c:	60bb      	str	r3, [r7, #8]
}
 800469e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80046a0:	bf00      	nop
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d0fc      	beq.n	80046a2 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80046a8:	bf00      	nop
 80046aa:	bf00      	nop
 80046ac:	3714      	adds	r7, #20
 80046ae:	46bd      	mov	sp, r7
 80046b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b4:	4770      	bx	lr
 80046b6:	bf00      	nop
 80046b8:	2000000c 	.word	0x2000000c
 80046bc:	00000000 	.word	0x00000000

080046c0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80046c0:	4b07      	ldr	r3, [pc, #28]	@ (80046e0 <pxCurrentTCBConst2>)
 80046c2:	6819      	ldr	r1, [r3, #0]
 80046c4:	6808      	ldr	r0, [r1, #0]
 80046c6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80046ca:	f380 8809 	msr	PSP, r0
 80046ce:	f3bf 8f6f 	isb	sy
 80046d2:	f04f 0000 	mov.w	r0, #0
 80046d6:	f380 8811 	msr	BASEPRI, r0
 80046da:	4770      	bx	lr
 80046dc:	f3af 8000 	nop.w

080046e0 <pxCurrentTCBConst2>:
 80046e0:	20000898 	.word	0x20000898
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80046e4:	bf00      	nop
 80046e6:	bf00      	nop

080046e8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80046e8:	4808      	ldr	r0, [pc, #32]	@ (800470c <prvPortStartFirstTask+0x24>)
 80046ea:	6800      	ldr	r0, [r0, #0]
 80046ec:	6800      	ldr	r0, [r0, #0]
 80046ee:	f380 8808 	msr	MSP, r0
 80046f2:	f04f 0000 	mov.w	r0, #0
 80046f6:	f380 8814 	msr	CONTROL, r0
 80046fa:	b662      	cpsie	i
 80046fc:	b661      	cpsie	f
 80046fe:	f3bf 8f4f 	dsb	sy
 8004702:	f3bf 8f6f 	isb	sy
 8004706:	df00      	svc	0
 8004708:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800470a:	bf00      	nop
 800470c:	e000ed08 	.word	0xe000ed08

08004710 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004710:	b580      	push	{r7, lr}
 8004712:	b086      	sub	sp, #24
 8004714:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004716:	4b47      	ldr	r3, [pc, #284]	@ (8004834 <xPortStartScheduler+0x124>)
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	4a47      	ldr	r2, [pc, #284]	@ (8004838 <xPortStartScheduler+0x128>)
 800471c:	4293      	cmp	r3, r2
 800471e:	d10b      	bne.n	8004738 <xPortStartScheduler+0x28>
	__asm volatile
 8004720:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004724:	f383 8811 	msr	BASEPRI, r3
 8004728:	f3bf 8f6f 	isb	sy
 800472c:	f3bf 8f4f 	dsb	sy
 8004730:	613b      	str	r3, [r7, #16]
}
 8004732:	bf00      	nop
 8004734:	bf00      	nop
 8004736:	e7fd      	b.n	8004734 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004738:	4b3e      	ldr	r3, [pc, #248]	@ (8004834 <xPortStartScheduler+0x124>)
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	4a3f      	ldr	r2, [pc, #252]	@ (800483c <xPortStartScheduler+0x12c>)
 800473e:	4293      	cmp	r3, r2
 8004740:	d10b      	bne.n	800475a <xPortStartScheduler+0x4a>
	__asm volatile
 8004742:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004746:	f383 8811 	msr	BASEPRI, r3
 800474a:	f3bf 8f6f 	isb	sy
 800474e:	f3bf 8f4f 	dsb	sy
 8004752:	60fb      	str	r3, [r7, #12]
}
 8004754:	bf00      	nop
 8004756:	bf00      	nop
 8004758:	e7fd      	b.n	8004756 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800475a:	4b39      	ldr	r3, [pc, #228]	@ (8004840 <xPortStartScheduler+0x130>)
 800475c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800475e:	697b      	ldr	r3, [r7, #20]
 8004760:	781b      	ldrb	r3, [r3, #0]
 8004762:	b2db      	uxtb	r3, r3
 8004764:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004766:	697b      	ldr	r3, [r7, #20]
 8004768:	22ff      	movs	r2, #255	@ 0xff
 800476a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800476c:	697b      	ldr	r3, [r7, #20]
 800476e:	781b      	ldrb	r3, [r3, #0]
 8004770:	b2db      	uxtb	r3, r3
 8004772:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004774:	78fb      	ldrb	r3, [r7, #3]
 8004776:	b2db      	uxtb	r3, r3
 8004778:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800477c:	b2da      	uxtb	r2, r3
 800477e:	4b31      	ldr	r3, [pc, #196]	@ (8004844 <xPortStartScheduler+0x134>)
 8004780:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004782:	4b31      	ldr	r3, [pc, #196]	@ (8004848 <xPortStartScheduler+0x138>)
 8004784:	2207      	movs	r2, #7
 8004786:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004788:	e009      	b.n	800479e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800478a:	4b2f      	ldr	r3, [pc, #188]	@ (8004848 <xPortStartScheduler+0x138>)
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	3b01      	subs	r3, #1
 8004790:	4a2d      	ldr	r2, [pc, #180]	@ (8004848 <xPortStartScheduler+0x138>)
 8004792:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004794:	78fb      	ldrb	r3, [r7, #3]
 8004796:	b2db      	uxtb	r3, r3
 8004798:	005b      	lsls	r3, r3, #1
 800479a:	b2db      	uxtb	r3, r3
 800479c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800479e:	78fb      	ldrb	r3, [r7, #3]
 80047a0:	b2db      	uxtb	r3, r3
 80047a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80047a6:	2b80      	cmp	r3, #128	@ 0x80
 80047a8:	d0ef      	beq.n	800478a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80047aa:	4b27      	ldr	r3, [pc, #156]	@ (8004848 <xPortStartScheduler+0x138>)
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f1c3 0307 	rsb	r3, r3, #7
 80047b2:	2b04      	cmp	r3, #4
 80047b4:	d00b      	beq.n	80047ce <xPortStartScheduler+0xbe>
	__asm volatile
 80047b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047ba:	f383 8811 	msr	BASEPRI, r3
 80047be:	f3bf 8f6f 	isb	sy
 80047c2:	f3bf 8f4f 	dsb	sy
 80047c6:	60bb      	str	r3, [r7, #8]
}
 80047c8:	bf00      	nop
 80047ca:	bf00      	nop
 80047cc:	e7fd      	b.n	80047ca <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80047ce:	4b1e      	ldr	r3, [pc, #120]	@ (8004848 <xPortStartScheduler+0x138>)
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	021b      	lsls	r3, r3, #8
 80047d4:	4a1c      	ldr	r2, [pc, #112]	@ (8004848 <xPortStartScheduler+0x138>)
 80047d6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80047d8:	4b1b      	ldr	r3, [pc, #108]	@ (8004848 <xPortStartScheduler+0x138>)
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80047e0:	4a19      	ldr	r2, [pc, #100]	@ (8004848 <xPortStartScheduler+0x138>)
 80047e2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	b2da      	uxtb	r2, r3
 80047e8:	697b      	ldr	r3, [r7, #20]
 80047ea:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80047ec:	4b17      	ldr	r3, [pc, #92]	@ (800484c <xPortStartScheduler+0x13c>)
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	4a16      	ldr	r2, [pc, #88]	@ (800484c <xPortStartScheduler+0x13c>)
 80047f2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80047f6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80047f8:	4b14      	ldr	r3, [pc, #80]	@ (800484c <xPortStartScheduler+0x13c>)
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	4a13      	ldr	r2, [pc, #76]	@ (800484c <xPortStartScheduler+0x13c>)
 80047fe:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8004802:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004804:	f000 f8da 	bl	80049bc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004808:	4b11      	ldr	r3, [pc, #68]	@ (8004850 <xPortStartScheduler+0x140>)
 800480a:	2200      	movs	r2, #0
 800480c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800480e:	f000 f8f9 	bl	8004a04 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004812:	4b10      	ldr	r3, [pc, #64]	@ (8004854 <xPortStartScheduler+0x144>)
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	4a0f      	ldr	r2, [pc, #60]	@ (8004854 <xPortStartScheduler+0x144>)
 8004818:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800481c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800481e:	f7ff ff63 	bl	80046e8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004822:	f7ff fdb9 	bl	8004398 <vTaskSwitchContext>
	prvTaskExitError();
 8004826:	f7ff ff1b 	bl	8004660 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800482a:	2300      	movs	r3, #0
}
 800482c:	4618      	mov	r0, r3
 800482e:	3718      	adds	r7, #24
 8004830:	46bd      	mov	sp, r7
 8004832:	bd80      	pop	{r7, pc}
 8004834:	e000ed00 	.word	0xe000ed00
 8004838:	410fc271 	.word	0x410fc271
 800483c:	410fc270 	.word	0x410fc270
 8004840:	e000e400 	.word	0xe000e400
 8004844:	200009cc 	.word	0x200009cc
 8004848:	200009d0 	.word	0x200009d0
 800484c:	e000ed20 	.word	0xe000ed20
 8004850:	2000000c 	.word	0x2000000c
 8004854:	e000ef34 	.word	0xe000ef34

08004858 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004858:	b480      	push	{r7}
 800485a:	b083      	sub	sp, #12
 800485c:	af00      	add	r7, sp, #0
	__asm volatile
 800485e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004862:	f383 8811 	msr	BASEPRI, r3
 8004866:	f3bf 8f6f 	isb	sy
 800486a:	f3bf 8f4f 	dsb	sy
 800486e:	607b      	str	r3, [r7, #4]
}
 8004870:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004872:	4b10      	ldr	r3, [pc, #64]	@ (80048b4 <vPortEnterCritical+0x5c>)
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	3301      	adds	r3, #1
 8004878:	4a0e      	ldr	r2, [pc, #56]	@ (80048b4 <vPortEnterCritical+0x5c>)
 800487a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800487c:	4b0d      	ldr	r3, [pc, #52]	@ (80048b4 <vPortEnterCritical+0x5c>)
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	2b01      	cmp	r3, #1
 8004882:	d110      	bne.n	80048a6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004884:	4b0c      	ldr	r3, [pc, #48]	@ (80048b8 <vPortEnterCritical+0x60>)
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	b2db      	uxtb	r3, r3
 800488a:	2b00      	cmp	r3, #0
 800488c:	d00b      	beq.n	80048a6 <vPortEnterCritical+0x4e>
	__asm volatile
 800488e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004892:	f383 8811 	msr	BASEPRI, r3
 8004896:	f3bf 8f6f 	isb	sy
 800489a:	f3bf 8f4f 	dsb	sy
 800489e:	603b      	str	r3, [r7, #0]
}
 80048a0:	bf00      	nop
 80048a2:	bf00      	nop
 80048a4:	e7fd      	b.n	80048a2 <vPortEnterCritical+0x4a>
	}
}
 80048a6:	bf00      	nop
 80048a8:	370c      	adds	r7, #12
 80048aa:	46bd      	mov	sp, r7
 80048ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b0:	4770      	bx	lr
 80048b2:	bf00      	nop
 80048b4:	2000000c 	.word	0x2000000c
 80048b8:	e000ed04 	.word	0xe000ed04

080048bc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80048bc:	b480      	push	{r7}
 80048be:	b083      	sub	sp, #12
 80048c0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80048c2:	4b12      	ldr	r3, [pc, #72]	@ (800490c <vPortExitCritical+0x50>)
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d10b      	bne.n	80048e2 <vPortExitCritical+0x26>
	__asm volatile
 80048ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048ce:	f383 8811 	msr	BASEPRI, r3
 80048d2:	f3bf 8f6f 	isb	sy
 80048d6:	f3bf 8f4f 	dsb	sy
 80048da:	607b      	str	r3, [r7, #4]
}
 80048dc:	bf00      	nop
 80048de:	bf00      	nop
 80048e0:	e7fd      	b.n	80048de <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80048e2:	4b0a      	ldr	r3, [pc, #40]	@ (800490c <vPortExitCritical+0x50>)
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	3b01      	subs	r3, #1
 80048e8:	4a08      	ldr	r2, [pc, #32]	@ (800490c <vPortExitCritical+0x50>)
 80048ea:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80048ec:	4b07      	ldr	r3, [pc, #28]	@ (800490c <vPortExitCritical+0x50>)
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d105      	bne.n	8004900 <vPortExitCritical+0x44>
 80048f4:	2300      	movs	r3, #0
 80048f6:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80048f8:	683b      	ldr	r3, [r7, #0]
 80048fa:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80048fe:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8004900:	bf00      	nop
 8004902:	370c      	adds	r7, #12
 8004904:	46bd      	mov	sp, r7
 8004906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800490a:	4770      	bx	lr
 800490c:	2000000c 	.word	0x2000000c

08004910 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004910:	f3ef 8009 	mrs	r0, PSP
 8004914:	f3bf 8f6f 	isb	sy
 8004918:	4b15      	ldr	r3, [pc, #84]	@ (8004970 <pxCurrentTCBConst>)
 800491a:	681a      	ldr	r2, [r3, #0]
 800491c:	f01e 0f10 	tst.w	lr, #16
 8004920:	bf08      	it	eq
 8004922:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004926:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800492a:	6010      	str	r0, [r2, #0]
 800492c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004930:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8004934:	f380 8811 	msr	BASEPRI, r0
 8004938:	f3bf 8f4f 	dsb	sy
 800493c:	f3bf 8f6f 	isb	sy
 8004940:	f7ff fd2a 	bl	8004398 <vTaskSwitchContext>
 8004944:	f04f 0000 	mov.w	r0, #0
 8004948:	f380 8811 	msr	BASEPRI, r0
 800494c:	bc09      	pop	{r0, r3}
 800494e:	6819      	ldr	r1, [r3, #0]
 8004950:	6808      	ldr	r0, [r1, #0]
 8004952:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004956:	f01e 0f10 	tst.w	lr, #16
 800495a:	bf08      	it	eq
 800495c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004960:	f380 8809 	msr	PSP, r0
 8004964:	f3bf 8f6f 	isb	sy
 8004968:	4770      	bx	lr
 800496a:	bf00      	nop
 800496c:	f3af 8000 	nop.w

08004970 <pxCurrentTCBConst>:
 8004970:	20000898 	.word	0x20000898
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004974:	bf00      	nop
 8004976:	bf00      	nop

08004978 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004978:	b580      	push	{r7, lr}
 800497a:	b082      	sub	sp, #8
 800497c:	af00      	add	r7, sp, #0
	__asm volatile
 800497e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004982:	f383 8811 	msr	BASEPRI, r3
 8004986:	f3bf 8f6f 	isb	sy
 800498a:	f3bf 8f4f 	dsb	sy
 800498e:	607b      	str	r3, [r7, #4]
}
 8004990:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004992:	f7ff fc47 	bl	8004224 <xTaskIncrementTick>
 8004996:	4603      	mov	r3, r0
 8004998:	2b00      	cmp	r3, #0
 800499a:	d003      	beq.n	80049a4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800499c:	4b06      	ldr	r3, [pc, #24]	@ (80049b8 <SysTick_Handler+0x40>)
 800499e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80049a2:	601a      	str	r2, [r3, #0]
 80049a4:	2300      	movs	r3, #0
 80049a6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80049a8:	683b      	ldr	r3, [r7, #0]
 80049aa:	f383 8811 	msr	BASEPRI, r3
}
 80049ae:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80049b0:	bf00      	nop
 80049b2:	3708      	adds	r7, #8
 80049b4:	46bd      	mov	sp, r7
 80049b6:	bd80      	pop	{r7, pc}
 80049b8:	e000ed04 	.word	0xe000ed04

080049bc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80049bc:	b480      	push	{r7}
 80049be:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80049c0:	4b0b      	ldr	r3, [pc, #44]	@ (80049f0 <vPortSetupTimerInterrupt+0x34>)
 80049c2:	2200      	movs	r2, #0
 80049c4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80049c6:	4b0b      	ldr	r3, [pc, #44]	@ (80049f4 <vPortSetupTimerInterrupt+0x38>)
 80049c8:	2200      	movs	r2, #0
 80049ca:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80049cc:	4b0a      	ldr	r3, [pc, #40]	@ (80049f8 <vPortSetupTimerInterrupt+0x3c>)
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	4a0a      	ldr	r2, [pc, #40]	@ (80049fc <vPortSetupTimerInterrupt+0x40>)
 80049d2:	fba2 2303 	umull	r2, r3, r2, r3
 80049d6:	099b      	lsrs	r3, r3, #6
 80049d8:	4a09      	ldr	r2, [pc, #36]	@ (8004a00 <vPortSetupTimerInterrupt+0x44>)
 80049da:	3b01      	subs	r3, #1
 80049dc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80049de:	4b04      	ldr	r3, [pc, #16]	@ (80049f0 <vPortSetupTimerInterrupt+0x34>)
 80049e0:	2207      	movs	r2, #7
 80049e2:	601a      	str	r2, [r3, #0]
}
 80049e4:	bf00      	nop
 80049e6:	46bd      	mov	sp, r7
 80049e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ec:	4770      	bx	lr
 80049ee:	bf00      	nop
 80049f0:	e000e010 	.word	0xe000e010
 80049f4:	e000e018 	.word	0xe000e018
 80049f8:	20000000 	.word	0x20000000
 80049fc:	10624dd3 	.word	0x10624dd3
 8004a00:	e000e014 	.word	0xe000e014

08004a04 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004a04:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8004a14 <vPortEnableVFP+0x10>
 8004a08:	6801      	ldr	r1, [r0, #0]
 8004a0a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8004a0e:	6001      	str	r1, [r0, #0]
 8004a10:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8004a12:	bf00      	nop
 8004a14:	e000ed88 	.word	0xe000ed88

08004a18 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004a18:	b580      	push	{r7, lr}
 8004a1a:	b08a      	sub	sp, #40	@ 0x28
 8004a1c:	af00      	add	r7, sp, #0
 8004a1e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004a20:	2300      	movs	r3, #0
 8004a22:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004a24:	f7ff fb42 	bl	80040ac <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004a28:	4b5c      	ldr	r3, [pc, #368]	@ (8004b9c <pvPortMalloc+0x184>)
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d101      	bne.n	8004a34 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004a30:	f000 f924 	bl	8004c7c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004a34:	4b5a      	ldr	r3, [pc, #360]	@ (8004ba0 <pvPortMalloc+0x188>)
 8004a36:	681a      	ldr	r2, [r3, #0]
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	4013      	ands	r3, r2
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	f040 8095 	bne.w	8004b6c <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d01e      	beq.n	8004a86 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8004a48:	2208      	movs	r2, #8
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	4413      	add	r3, r2
 8004a4e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	f003 0307 	and.w	r3, r3, #7
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d015      	beq.n	8004a86 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	f023 0307 	bic.w	r3, r3, #7
 8004a60:	3308      	adds	r3, #8
 8004a62:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	f003 0307 	and.w	r3, r3, #7
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d00b      	beq.n	8004a86 <pvPortMalloc+0x6e>
	__asm volatile
 8004a6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a72:	f383 8811 	msr	BASEPRI, r3
 8004a76:	f3bf 8f6f 	isb	sy
 8004a7a:	f3bf 8f4f 	dsb	sy
 8004a7e:	617b      	str	r3, [r7, #20]
}
 8004a80:	bf00      	nop
 8004a82:	bf00      	nop
 8004a84:	e7fd      	b.n	8004a82 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d06f      	beq.n	8004b6c <pvPortMalloc+0x154>
 8004a8c:	4b45      	ldr	r3, [pc, #276]	@ (8004ba4 <pvPortMalloc+0x18c>)
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	687a      	ldr	r2, [r7, #4]
 8004a92:	429a      	cmp	r2, r3
 8004a94:	d86a      	bhi.n	8004b6c <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8004a96:	4b44      	ldr	r3, [pc, #272]	@ (8004ba8 <pvPortMalloc+0x190>)
 8004a98:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8004a9a:	4b43      	ldr	r3, [pc, #268]	@ (8004ba8 <pvPortMalloc+0x190>)
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004aa0:	e004      	b.n	8004aac <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8004aa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004aa4:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8004aa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004aac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004aae:	685b      	ldr	r3, [r3, #4]
 8004ab0:	687a      	ldr	r2, [r7, #4]
 8004ab2:	429a      	cmp	r2, r3
 8004ab4:	d903      	bls.n	8004abe <pvPortMalloc+0xa6>
 8004ab6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d1f1      	bne.n	8004aa2 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8004abe:	4b37      	ldr	r3, [pc, #220]	@ (8004b9c <pvPortMalloc+0x184>)
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ac4:	429a      	cmp	r2, r3
 8004ac6:	d051      	beq.n	8004b6c <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004ac8:	6a3b      	ldr	r3, [r7, #32]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	2208      	movs	r2, #8
 8004ace:	4413      	add	r3, r2
 8004ad0:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004ad2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ad4:	681a      	ldr	r2, [r3, #0]
 8004ad6:	6a3b      	ldr	r3, [r7, #32]
 8004ad8:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004ada:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004adc:	685a      	ldr	r2, [r3, #4]
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	1ad2      	subs	r2, r2, r3
 8004ae2:	2308      	movs	r3, #8
 8004ae4:	005b      	lsls	r3, r3, #1
 8004ae6:	429a      	cmp	r2, r3
 8004ae8:	d920      	bls.n	8004b2c <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004aea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	4413      	add	r3, r2
 8004af0:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004af2:	69bb      	ldr	r3, [r7, #24]
 8004af4:	f003 0307 	and.w	r3, r3, #7
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d00b      	beq.n	8004b14 <pvPortMalloc+0xfc>
	__asm volatile
 8004afc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b00:	f383 8811 	msr	BASEPRI, r3
 8004b04:	f3bf 8f6f 	isb	sy
 8004b08:	f3bf 8f4f 	dsb	sy
 8004b0c:	613b      	str	r3, [r7, #16]
}
 8004b0e:	bf00      	nop
 8004b10:	bf00      	nop
 8004b12:	e7fd      	b.n	8004b10 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004b14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b16:	685a      	ldr	r2, [r3, #4]
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	1ad2      	subs	r2, r2, r3
 8004b1c:	69bb      	ldr	r3, [r7, #24]
 8004b1e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004b20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b22:	687a      	ldr	r2, [r7, #4]
 8004b24:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004b26:	69b8      	ldr	r0, [r7, #24]
 8004b28:	f000 f90a 	bl	8004d40 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004b2c:	4b1d      	ldr	r3, [pc, #116]	@ (8004ba4 <pvPortMalloc+0x18c>)
 8004b2e:	681a      	ldr	r2, [r3, #0]
 8004b30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b32:	685b      	ldr	r3, [r3, #4]
 8004b34:	1ad3      	subs	r3, r2, r3
 8004b36:	4a1b      	ldr	r2, [pc, #108]	@ (8004ba4 <pvPortMalloc+0x18c>)
 8004b38:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004b3a:	4b1a      	ldr	r3, [pc, #104]	@ (8004ba4 <pvPortMalloc+0x18c>)
 8004b3c:	681a      	ldr	r2, [r3, #0]
 8004b3e:	4b1b      	ldr	r3, [pc, #108]	@ (8004bac <pvPortMalloc+0x194>)
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	429a      	cmp	r2, r3
 8004b44:	d203      	bcs.n	8004b4e <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004b46:	4b17      	ldr	r3, [pc, #92]	@ (8004ba4 <pvPortMalloc+0x18c>)
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	4a18      	ldr	r2, [pc, #96]	@ (8004bac <pvPortMalloc+0x194>)
 8004b4c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004b4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b50:	685a      	ldr	r2, [r3, #4]
 8004b52:	4b13      	ldr	r3, [pc, #76]	@ (8004ba0 <pvPortMalloc+0x188>)
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	431a      	orrs	r2, r3
 8004b58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b5a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004b5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b5e:	2200      	movs	r2, #0
 8004b60:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8004b62:	4b13      	ldr	r3, [pc, #76]	@ (8004bb0 <pvPortMalloc+0x198>)
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	3301      	adds	r3, #1
 8004b68:	4a11      	ldr	r2, [pc, #68]	@ (8004bb0 <pvPortMalloc+0x198>)
 8004b6a:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8004b6c:	f7ff faac 	bl	80040c8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004b70:	69fb      	ldr	r3, [r7, #28]
 8004b72:	f003 0307 	and.w	r3, r3, #7
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d00b      	beq.n	8004b92 <pvPortMalloc+0x17a>
	__asm volatile
 8004b7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b7e:	f383 8811 	msr	BASEPRI, r3
 8004b82:	f3bf 8f6f 	isb	sy
 8004b86:	f3bf 8f4f 	dsb	sy
 8004b8a:	60fb      	str	r3, [r7, #12]
}
 8004b8c:	bf00      	nop
 8004b8e:	bf00      	nop
 8004b90:	e7fd      	b.n	8004b8e <pvPortMalloc+0x176>
	return pvReturn;
 8004b92:	69fb      	ldr	r3, [r7, #28]
}
 8004b94:	4618      	mov	r0, r3
 8004b96:	3728      	adds	r7, #40	@ 0x28
 8004b98:	46bd      	mov	sp, r7
 8004b9a:	bd80      	pop	{r7, pc}
 8004b9c:	200045dc 	.word	0x200045dc
 8004ba0:	200045f0 	.word	0x200045f0
 8004ba4:	200045e0 	.word	0x200045e0
 8004ba8:	200045d4 	.word	0x200045d4
 8004bac:	200045e4 	.word	0x200045e4
 8004bb0:	200045e8 	.word	0x200045e8

08004bb4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004bb4:	b580      	push	{r7, lr}
 8004bb6:	b086      	sub	sp, #24
 8004bb8:	af00      	add	r7, sp, #0
 8004bba:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d04f      	beq.n	8004c66 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8004bc6:	2308      	movs	r3, #8
 8004bc8:	425b      	negs	r3, r3
 8004bca:	697a      	ldr	r2, [r7, #20]
 8004bcc:	4413      	add	r3, r2
 8004bce:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8004bd0:	697b      	ldr	r3, [r7, #20]
 8004bd2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004bd4:	693b      	ldr	r3, [r7, #16]
 8004bd6:	685a      	ldr	r2, [r3, #4]
 8004bd8:	4b25      	ldr	r3, [pc, #148]	@ (8004c70 <vPortFree+0xbc>)
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	4013      	ands	r3, r2
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d10b      	bne.n	8004bfa <vPortFree+0x46>
	__asm volatile
 8004be2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004be6:	f383 8811 	msr	BASEPRI, r3
 8004bea:	f3bf 8f6f 	isb	sy
 8004bee:	f3bf 8f4f 	dsb	sy
 8004bf2:	60fb      	str	r3, [r7, #12]
}
 8004bf4:	bf00      	nop
 8004bf6:	bf00      	nop
 8004bf8:	e7fd      	b.n	8004bf6 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004bfa:	693b      	ldr	r3, [r7, #16]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d00b      	beq.n	8004c1a <vPortFree+0x66>
	__asm volatile
 8004c02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c06:	f383 8811 	msr	BASEPRI, r3
 8004c0a:	f3bf 8f6f 	isb	sy
 8004c0e:	f3bf 8f4f 	dsb	sy
 8004c12:	60bb      	str	r3, [r7, #8]
}
 8004c14:	bf00      	nop
 8004c16:	bf00      	nop
 8004c18:	e7fd      	b.n	8004c16 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8004c1a:	693b      	ldr	r3, [r7, #16]
 8004c1c:	685a      	ldr	r2, [r3, #4]
 8004c1e:	4b14      	ldr	r3, [pc, #80]	@ (8004c70 <vPortFree+0xbc>)
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	4013      	ands	r3, r2
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d01e      	beq.n	8004c66 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8004c28:	693b      	ldr	r3, [r7, #16]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d11a      	bne.n	8004c66 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004c30:	693b      	ldr	r3, [r7, #16]
 8004c32:	685a      	ldr	r2, [r3, #4]
 8004c34:	4b0e      	ldr	r3, [pc, #56]	@ (8004c70 <vPortFree+0xbc>)
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	43db      	mvns	r3, r3
 8004c3a:	401a      	ands	r2, r3
 8004c3c:	693b      	ldr	r3, [r7, #16]
 8004c3e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8004c40:	f7ff fa34 	bl	80040ac <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004c44:	693b      	ldr	r3, [r7, #16]
 8004c46:	685a      	ldr	r2, [r3, #4]
 8004c48:	4b0a      	ldr	r3, [pc, #40]	@ (8004c74 <vPortFree+0xc0>)
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	4413      	add	r3, r2
 8004c4e:	4a09      	ldr	r2, [pc, #36]	@ (8004c74 <vPortFree+0xc0>)
 8004c50:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004c52:	6938      	ldr	r0, [r7, #16]
 8004c54:	f000 f874 	bl	8004d40 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8004c58:	4b07      	ldr	r3, [pc, #28]	@ (8004c78 <vPortFree+0xc4>)
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	3301      	adds	r3, #1
 8004c5e:	4a06      	ldr	r2, [pc, #24]	@ (8004c78 <vPortFree+0xc4>)
 8004c60:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8004c62:	f7ff fa31 	bl	80040c8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8004c66:	bf00      	nop
 8004c68:	3718      	adds	r7, #24
 8004c6a:	46bd      	mov	sp, r7
 8004c6c:	bd80      	pop	{r7, pc}
 8004c6e:	bf00      	nop
 8004c70:	200045f0 	.word	0x200045f0
 8004c74:	200045e0 	.word	0x200045e0
 8004c78:	200045ec 	.word	0x200045ec

08004c7c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8004c7c:	b480      	push	{r7}
 8004c7e:	b085      	sub	sp, #20
 8004c80:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004c82:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8004c86:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8004c88:	4b27      	ldr	r3, [pc, #156]	@ (8004d28 <prvHeapInit+0xac>)
 8004c8a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	f003 0307 	and.w	r3, r3, #7
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d00c      	beq.n	8004cb0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	3307      	adds	r3, #7
 8004c9a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	f023 0307 	bic.w	r3, r3, #7
 8004ca2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004ca4:	68ba      	ldr	r2, [r7, #8]
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	1ad3      	subs	r3, r2, r3
 8004caa:	4a1f      	ldr	r2, [pc, #124]	@ (8004d28 <prvHeapInit+0xac>)
 8004cac:	4413      	add	r3, r2
 8004cae:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004cb4:	4a1d      	ldr	r2, [pc, #116]	@ (8004d2c <prvHeapInit+0xb0>)
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8004cba:	4b1c      	ldr	r3, [pc, #112]	@ (8004d2c <prvHeapInit+0xb0>)
 8004cbc:	2200      	movs	r2, #0
 8004cbe:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	68ba      	ldr	r2, [r7, #8]
 8004cc4:	4413      	add	r3, r2
 8004cc6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8004cc8:	2208      	movs	r2, #8
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	1a9b      	subs	r3, r3, r2
 8004cce:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	f023 0307 	bic.w	r3, r3, #7
 8004cd6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	4a15      	ldr	r2, [pc, #84]	@ (8004d30 <prvHeapInit+0xb4>)
 8004cdc:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8004cde:	4b14      	ldr	r3, [pc, #80]	@ (8004d30 <prvHeapInit+0xb4>)
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	2200      	movs	r2, #0
 8004ce4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8004ce6:	4b12      	ldr	r3, [pc, #72]	@ (8004d30 <prvHeapInit+0xb4>)
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	2200      	movs	r2, #0
 8004cec:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004cf2:	683b      	ldr	r3, [r7, #0]
 8004cf4:	68fa      	ldr	r2, [r7, #12]
 8004cf6:	1ad2      	subs	r2, r2, r3
 8004cf8:	683b      	ldr	r3, [r7, #0]
 8004cfa:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004cfc:	4b0c      	ldr	r3, [pc, #48]	@ (8004d30 <prvHeapInit+0xb4>)
 8004cfe:	681a      	ldr	r2, [r3, #0]
 8004d00:	683b      	ldr	r3, [r7, #0]
 8004d02:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004d04:	683b      	ldr	r3, [r7, #0]
 8004d06:	685b      	ldr	r3, [r3, #4]
 8004d08:	4a0a      	ldr	r2, [pc, #40]	@ (8004d34 <prvHeapInit+0xb8>)
 8004d0a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004d0c:	683b      	ldr	r3, [r7, #0]
 8004d0e:	685b      	ldr	r3, [r3, #4]
 8004d10:	4a09      	ldr	r2, [pc, #36]	@ (8004d38 <prvHeapInit+0xbc>)
 8004d12:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004d14:	4b09      	ldr	r3, [pc, #36]	@ (8004d3c <prvHeapInit+0xc0>)
 8004d16:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8004d1a:	601a      	str	r2, [r3, #0]
}
 8004d1c:	bf00      	nop
 8004d1e:	3714      	adds	r7, #20
 8004d20:	46bd      	mov	sp, r7
 8004d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d26:	4770      	bx	lr
 8004d28:	200009d4 	.word	0x200009d4
 8004d2c:	200045d4 	.word	0x200045d4
 8004d30:	200045dc 	.word	0x200045dc
 8004d34:	200045e4 	.word	0x200045e4
 8004d38:	200045e0 	.word	0x200045e0
 8004d3c:	200045f0 	.word	0x200045f0

08004d40 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8004d40:	b480      	push	{r7}
 8004d42:	b085      	sub	sp, #20
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004d48:	4b28      	ldr	r3, [pc, #160]	@ (8004dec <prvInsertBlockIntoFreeList+0xac>)
 8004d4a:	60fb      	str	r3, [r7, #12]
 8004d4c:	e002      	b.n	8004d54 <prvInsertBlockIntoFreeList+0x14>
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	60fb      	str	r3, [r7, #12]
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	687a      	ldr	r2, [r7, #4]
 8004d5a:	429a      	cmp	r2, r3
 8004d5c:	d8f7      	bhi.n	8004d4e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	685b      	ldr	r3, [r3, #4]
 8004d66:	68ba      	ldr	r2, [r7, #8]
 8004d68:	4413      	add	r3, r2
 8004d6a:	687a      	ldr	r2, [r7, #4]
 8004d6c:	429a      	cmp	r2, r3
 8004d6e:	d108      	bne.n	8004d82 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	685a      	ldr	r2, [r3, #4]
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	685b      	ldr	r3, [r3, #4]
 8004d78:	441a      	add	r2, r3
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	685b      	ldr	r3, [r3, #4]
 8004d8a:	68ba      	ldr	r2, [r7, #8]
 8004d8c:	441a      	add	r2, r3
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	429a      	cmp	r2, r3
 8004d94:	d118      	bne.n	8004dc8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	681a      	ldr	r2, [r3, #0]
 8004d9a:	4b15      	ldr	r3, [pc, #84]	@ (8004df0 <prvInsertBlockIntoFreeList+0xb0>)
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	429a      	cmp	r2, r3
 8004da0:	d00d      	beq.n	8004dbe <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	685a      	ldr	r2, [r3, #4]
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	685b      	ldr	r3, [r3, #4]
 8004dac:	441a      	add	r2, r3
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	681a      	ldr	r2, [r3, #0]
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	601a      	str	r2, [r3, #0]
 8004dbc:	e008      	b.n	8004dd0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004dbe:	4b0c      	ldr	r3, [pc, #48]	@ (8004df0 <prvInsertBlockIntoFreeList+0xb0>)
 8004dc0:	681a      	ldr	r2, [r3, #0]
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	601a      	str	r2, [r3, #0]
 8004dc6:	e003      	b.n	8004dd0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	681a      	ldr	r2, [r3, #0]
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004dd0:	68fa      	ldr	r2, [r7, #12]
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	429a      	cmp	r2, r3
 8004dd6:	d002      	beq.n	8004dde <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	687a      	ldr	r2, [r7, #4]
 8004ddc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004dde:	bf00      	nop
 8004de0:	3714      	adds	r7, #20
 8004de2:	46bd      	mov	sp, r7
 8004de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de8:	4770      	bx	lr
 8004dea:	bf00      	nop
 8004dec:	200045d4 	.word	0x200045d4
 8004df0:	200045dc 	.word	0x200045dc

08004df4 <app_init>:
TaskHandle_t h_task_a;
TaskHandle_t h_task_b;

/********************** external functions definition ************************/
void app_init(void)
{
 8004df4:	b590      	push	{r4, r7, lr}
 8004df6:	b087      	sub	sp, #28
 8004df8:	af02      	add	r7, sp, #8
	/* Print out: Application Initialized */
	LOGGER_LOG("\r\n");
 8004dfa:	f7ff fd2d 	bl	8004858 <vPortEnterCritical>
 8004dfe:	4b4d      	ldr	r3, [pc, #308]	@ (8004f34 <app_init+0x140>)
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	4a4d      	ldr	r2, [pc, #308]	@ (8004f38 <app_init+0x144>)
 8004e04:	213f      	movs	r1, #63	@ 0x3f
 8004e06:	4618      	mov	r0, r3
 8004e08:	f000 fdb0 	bl	800596c <sniprintf>
 8004e0c:	4603      	mov	r3, r0
 8004e0e:	4a4b      	ldr	r2, [pc, #300]	@ (8004f3c <app_init+0x148>)
 8004e10:	6013      	str	r3, [r2, #0]
 8004e12:	4b48      	ldr	r3, [pc, #288]	@ (8004f34 <app_init+0x140>)
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	4618      	mov	r0, r3
 8004e18:	f000 f8b2 	bl	8004f80 <logger_log_print_>
 8004e1c:	f7ff fd4e 	bl	80048bc <vPortExitCritical>
	LOGGER_LOG("%s is running - Tick [mS] = %d\r\n", GET_NAME(app_init), (int)xTaskGetTickCount());
 8004e20:	f7ff fd1a 	bl	8004858 <vPortEnterCritical>
 8004e24:	4b43      	ldr	r3, [pc, #268]	@ (8004f34 <app_init+0x140>)
 8004e26:	681c      	ldr	r4, [r3, #0]
 8004e28:	f7ff f9ec 	bl	8004204 <xTaskGetTickCount>
 8004e2c:	4603      	mov	r3, r0
 8004e2e:	9300      	str	r3, [sp, #0]
 8004e30:	4b43      	ldr	r3, [pc, #268]	@ (8004f40 <app_init+0x14c>)
 8004e32:	4a44      	ldr	r2, [pc, #272]	@ (8004f44 <app_init+0x150>)
 8004e34:	213f      	movs	r1, #63	@ 0x3f
 8004e36:	4620      	mov	r0, r4
 8004e38:	f000 fd98 	bl	800596c <sniprintf>
 8004e3c:	4603      	mov	r3, r0
 8004e3e:	4a3f      	ldr	r2, [pc, #252]	@ (8004f3c <app_init+0x148>)
 8004e40:	6013      	str	r3, [r2, #0]
 8004e42:	4b3c      	ldr	r3, [pc, #240]	@ (8004f34 <app_init+0x140>)
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	4618      	mov	r0, r3
 8004e48:	f000 f89a 	bl	8004f80 <logger_log_print_>
 8004e4c:	f7ff fd36 	bl	80048bc <vPortExitCritical>

	LOGGER_LOG(p_sys);
 8004e50:	f7ff fd02 	bl	8004858 <vPortEnterCritical>
 8004e54:	4b37      	ldr	r3, [pc, #220]	@ (8004f34 <app_init+0x140>)
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	4a3b      	ldr	r2, [pc, #236]	@ (8004f48 <app_init+0x154>)
 8004e5a:	6812      	ldr	r2, [r2, #0]
 8004e5c:	213f      	movs	r1, #63	@ 0x3f
 8004e5e:	4618      	mov	r0, r3
 8004e60:	f000 fd84 	bl	800596c <sniprintf>
 8004e64:	4603      	mov	r3, r0
 8004e66:	4a35      	ldr	r2, [pc, #212]	@ (8004f3c <app_init+0x148>)
 8004e68:	6013      	str	r3, [r2, #0]
 8004e6a:	4b32      	ldr	r3, [pc, #200]	@ (8004f34 <app_init+0x140>)
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	4618      	mov	r0, r3
 8004e70:	f000 f886 	bl	8004f80 <logger_log_print_>
 8004e74:	f7ff fd22 	bl	80048bc <vPortExitCritical>
	LOGGER_LOG(p_app);
 8004e78:	f7ff fcee 	bl	8004858 <vPortEnterCritical>
 8004e7c:	4b2d      	ldr	r3, [pc, #180]	@ (8004f34 <app_init+0x140>)
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	4a32      	ldr	r2, [pc, #200]	@ (8004f4c <app_init+0x158>)
 8004e82:	6812      	ldr	r2, [r2, #0]
 8004e84:	213f      	movs	r1, #63	@ 0x3f
 8004e86:	4618      	mov	r0, r3
 8004e88:	f000 fd70 	bl	800596c <sniprintf>
 8004e8c:	4603      	mov	r3, r0
 8004e8e:	4a2b      	ldr	r2, [pc, #172]	@ (8004f3c <app_init+0x148>)
 8004e90:	6013      	str	r3, [r2, #0]
 8004e92:	4b28      	ldr	r3, [pc, #160]	@ (8004f34 <app_init+0x140>)
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	4618      	mov	r0, r3
 8004e98:	f000 f872 	bl	8004f80 <logger_log_print_>
 8004e9c:	f7ff fd0e 	bl	80048bc <vPortExitCritical>

	/* Add threads, ... */
    BaseType_t ret;

    /* Task A thread at priority 1 */
    ret = xTaskCreate(task_a,							/* Pointer to the function thats implement the task. */
 8004ea0:	4b2b      	ldr	r3, [pc, #172]	@ (8004f50 <app_init+0x15c>)
 8004ea2:	9301      	str	r3, [sp, #4]
 8004ea4:	2301      	movs	r3, #1
 8004ea6:	9300      	str	r3, [sp, #0]
 8004ea8:	2300      	movs	r3, #0
 8004eaa:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004eae:	4929      	ldr	r1, [pc, #164]	@ (8004f54 <app_init+0x160>)
 8004eb0:	4829      	ldr	r0, [pc, #164]	@ (8004f58 <app_init+0x164>)
 8004eb2:	f7fe ff6c 	bl	8003d8e <xTaskCreate>
 8004eb6:	60f8      	str	r0, [r7, #12]
					  NULL,								/* We are not using the task parameter. */
					  (tskIDLE_PRIORITY + 1ul),			/* This task will run at priority 1. */
					  &h_task_a);						/* We are using a variable as task handle. */

    /* Check the thread was created successfully. */
    configASSERT(pdPASS == ret);
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	2b01      	cmp	r3, #1
 8004ebc:	d00b      	beq.n	8004ed6 <app_init+0xe2>
	__asm volatile
 8004ebe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ec2:	f383 8811 	msr	BASEPRI, r3
 8004ec6:	f3bf 8f6f 	isb	sy
 8004eca:	f3bf 8f4f 	dsb	sy
 8004ece:	60bb      	str	r3, [r7, #8]
}
 8004ed0:	bf00      	nop
 8004ed2:	bf00      	nop
 8004ed4:	e7fd      	b.n	8004ed2 <app_init+0xde>

    /* Task B thread at priority 1 */
    ret = xTaskCreate(task_b,							/* Pointer to the function thats implement the task. */
 8004ed6:	4b21      	ldr	r3, [pc, #132]	@ (8004f5c <app_init+0x168>)
 8004ed8:	9301      	str	r3, [sp, #4]
 8004eda:	2301      	movs	r3, #1
 8004edc:	9300      	str	r3, [sp, #0]
 8004ede:	2300      	movs	r3, #0
 8004ee0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004ee4:	491e      	ldr	r1, [pc, #120]	@ (8004f60 <app_init+0x16c>)
 8004ee6:	481f      	ldr	r0, [pc, #124]	@ (8004f64 <app_init+0x170>)
 8004ee8:	f7fe ff51 	bl	8003d8e <xTaskCreate>
 8004eec:	60f8      	str	r0, [r7, #12]
					  NULL,								/* We are not using the task parameter. */
					  (tskIDLE_PRIORITY + 1ul),			/* This task will run at priority 1. */
					  &h_task_b);						/* We are using a variable as task handle. */

    /* Check the thread was created successfully. */
    configASSERT(pdPASS == ret);
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	2b01      	cmp	r3, #1
 8004ef2:	d00b      	beq.n	8004f0c <app_init+0x118>
	__asm volatile
 8004ef4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ef8:	f383 8811 	msr	BASEPRI, r3
 8004efc:	f3bf 8f6f 	isb	sy
 8004f00:	f3bf 8f4f 	dsb	sy
 8004f04:	607b      	str	r3, [r7, #4]
}
 8004f06:	bf00      	nop
 8004f08:	bf00      	nop
 8004f0a:	e7fd      	b.n	8004f08 <app_init+0x114>

	cycle_counter_init();
 8004f0c:	4b16      	ldr	r3, [pc, #88]	@ (8004f68 <app_init+0x174>)
 8004f0e:	68db      	ldr	r3, [r3, #12]
 8004f10:	4a15      	ldr	r2, [pc, #84]	@ (8004f68 <app_init+0x174>)
 8004f12:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004f16:	60d3      	str	r3, [r2, #12]
 8004f18:	4b14      	ldr	r3, [pc, #80]	@ (8004f6c <app_init+0x178>)
 8004f1a:	2200      	movs	r2, #0
 8004f1c:	605a      	str	r2, [r3, #4]
 8004f1e:	4b13      	ldr	r3, [pc, #76]	@ (8004f6c <app_init+0x178>)
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	4a12      	ldr	r2, [pc, #72]	@ (8004f6c <app_init+0x178>)
 8004f24:	f043 0301 	orr.w	r3, r3, #1
 8004f28:	6013      	str	r3, [r2, #0]
}
 8004f2a:	bf00      	nop
 8004f2c:	3714      	adds	r7, #20
 8004f2e:	46bd      	mov	sp, r7
 8004f30:	bd90      	pop	{r4, r7, pc}
 8004f32:	bf00      	nop
 8004f34:	08006a5c 	.word	0x08006a5c
 8004f38:	08006938 	.word	0x08006938
 8004f3c:	2000463c 	.word	0x2000463c
 8004f40:	0800693c 	.word	0x0800693c
 8004f44:	08006948 	.word	0x08006948
 8004f48:	20000010 	.word	0x20000010
 8004f4c:	20000014 	.word	0x20000014
 8004f50:	200045f4 	.word	0x200045f4
 8004f54:	0800696c 	.word	0x0800696c
 8004f58:	08004fa9 	.word	0x08004fa9
 8004f5c:	200045f8 	.word	0x200045f8
 8004f60:	08006974 	.word	0x08006974
 8004f64:	08005061 	.word	0x08005061
 8004f68:	e000edf0 	.word	0xe000edf0
 8004f6c:	e0001000 	.word	0xe0001000

08004f70 <vApplicationIdleHook>:
/********************** external data declaration *****************************/

/********************** external functions definition ************************/
/* Hook Functions */
void vApplicationIdleHook(void)
{
 8004f70:	b480      	push	{r7}
 8004f72:	af00      	add	r7, sp, #0
	   https://www.freertos.org/a00016.html
	   The idle hook is called repeatedly as long as the idle task is running. It
	   is paramount that the idle hook function does not call any API functions
	   that could cause it to block.*/
	//LOGGER_LOG("  +\r\n");
}
 8004f74:	bf00      	nop
 8004f76:	46bd      	mov	sp, r7
 8004f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f7c:	4770      	bx	lr
	...

08004f80 <logger_log_print_>:

/********************** external functions definition ************************/

#if 1 == LOGGER_CONFIG_USE_SEMIHOSTING
void logger_log_print_(char* const msg)
{
 8004f80:	b580      	push	{r7, lr}
 8004f82:	b082      	sub	sp, #8
 8004f84:	af00      	add	r7, sp, #0
 8004f86:	6078      	str	r0, [r7, #4]
	printf(msg);
 8004f88:	6878      	ldr	r0, [r7, #4]
 8004f8a:	f000 fcdd 	bl	8005948 <iprintf>
	fflush(stdout);
 8004f8e:	4b05      	ldr	r3, [pc, #20]	@ (8004fa4 <logger_log_print_+0x24>)
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	689b      	ldr	r3, [r3, #8]
 8004f94:	4618      	mov	r0, r3
 8004f96:	f000 fc01 	bl	800579c <fflush>
}
 8004f9a:	bf00      	nop
 8004f9c:	3708      	adds	r7, #8
 8004f9e:	46bd      	mov	sp, r7
 8004fa0:	bd80      	pop	{r7, pc}
 8004fa2:	bf00      	nop
 8004fa4:	20000034 	.word	0x20000034

08004fa8 <task_a>:
uint32_t g_task_a_cnt;

/********************** external functions definition ************************/
/* Task A thread */
void task_a(void *parameters)
{
 8004fa8:	b590      	push	{r4, r7, lr}
 8004faa:	b087      	sub	sp, #28
 8004fac:	af02      	add	r7, sp, #8
 8004fae:	6078      	str	r0, [r7, #4]
	#if (TEST_X == TEST_0)

	uint32_t task_a_cnt;
	g_task_a_cnt = G_TASK_A_CNT_INI;
 8004fb0:	4b23      	ldr	r3, [pc, #140]	@ (8005040 <task_a+0x98>)
 8004fb2:	2200      	movs	r2, #0
 8004fb4:	601a      	str	r2, [r3, #0]
	{

		#if (TEST_X == TEST_0)

		/* Update Task A Counter */
		g_task_a_cnt++;
 8004fb6:	4b22      	ldr	r3, [pc, #136]	@ (8005040 <task_a+0x98>)
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	3301      	adds	r3, #1
 8004fbc:	4a20      	ldr	r2, [pc, #128]	@ (8005040 <task_a+0x98>)
 8004fbe:	6013      	str	r3, [r2, #0]

		/* Print out: Application Update */
		LOGGER_LOG("  %s is running - %s\r\n", GET_NAME(task_a), p_task_a);
 8004fc0:	f7ff fc4a 	bl	8004858 <vPortEnterCritical>
 8004fc4:	4b1f      	ldr	r3, [pc, #124]	@ (8005044 <task_a+0x9c>)
 8004fc6:	6818      	ldr	r0, [r3, #0]
 8004fc8:	4b1f      	ldr	r3, [pc, #124]	@ (8005048 <task_a+0xa0>)
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	9300      	str	r3, [sp, #0]
 8004fce:	4b1f      	ldr	r3, [pc, #124]	@ (800504c <task_a+0xa4>)
 8004fd0:	4a1f      	ldr	r2, [pc, #124]	@ (8005050 <task_a+0xa8>)
 8004fd2:	213f      	movs	r1, #63	@ 0x3f
 8004fd4:	f000 fcca 	bl	800596c <sniprintf>
 8004fd8:	4603      	mov	r3, r0
 8004fda:	4a1e      	ldr	r2, [pc, #120]	@ (8005054 <task_a+0xac>)
 8004fdc:	6013      	str	r3, [r2, #0]
 8004fde:	4b19      	ldr	r3, [pc, #100]	@ (8005044 <task_a+0x9c>)
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	4618      	mov	r0, r3
 8004fe4:	f7ff ffcc 	bl	8004f80 <logger_log_print_>
 8004fe8:	f7ff fc68 	bl	80048bc <vPortExitCritical>

		/* Print out: Task execution counter */
		LOGGER_LOG("   Tick [mS] = %d - %s = %d\r\n", (int)xTaskGetTickCount(), GET_NAME(g_task_a_cnt), (int)g_task_a_cnt);
 8004fec:	f7ff fc34 	bl	8004858 <vPortEnterCritical>
 8004ff0:	4b14      	ldr	r3, [pc, #80]	@ (8005044 <task_a+0x9c>)
 8004ff2:	681c      	ldr	r4, [r3, #0]
 8004ff4:	f7ff f906 	bl	8004204 <xTaskGetTickCount>
 8004ff8:	4603      	mov	r3, r0
 8004ffa:	461a      	mov	r2, r3
 8004ffc:	4b10      	ldr	r3, [pc, #64]	@ (8005040 <task_a+0x98>)
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	9301      	str	r3, [sp, #4]
 8005002:	4b15      	ldr	r3, [pc, #84]	@ (8005058 <task_a+0xb0>)
 8005004:	9300      	str	r3, [sp, #0]
 8005006:	4613      	mov	r3, r2
 8005008:	4a14      	ldr	r2, [pc, #80]	@ (800505c <task_a+0xb4>)
 800500a:	213f      	movs	r1, #63	@ 0x3f
 800500c:	4620      	mov	r0, r4
 800500e:	f000 fcad 	bl	800596c <sniprintf>
 8005012:	4603      	mov	r3, r0
 8005014:	4a0f      	ldr	r2, [pc, #60]	@ (8005054 <task_a+0xac>)
 8005016:	6013      	str	r3, [r2, #0]
 8005018:	4b0a      	ldr	r3, [pc, #40]	@ (8005044 <task_a+0x9c>)
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	4618      	mov	r0, r3
 800501e:	f7ff ffaf 	bl	8004f80 <logger_log_print_>
 8005022:	f7ff fc4b 	bl	80048bc <vPortExitCritical>

		for (task_a_cnt = TASK_A_CNT_INI; TASK_A_CNT_MAX > task_a_cnt; task_a_cnt++);
 8005026:	2300      	movs	r3, #0
 8005028:	60fb      	str	r3, [r7, #12]
 800502a:	e002      	b.n	8005032 <task_a+0x8a>
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	3301      	adds	r3, #1
 8005030:	60fb      	str	r3, [r7, #12]
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	f242 720f 	movw	r2, #9999	@ 0x270f
 8005038:	4293      	cmp	r3, r2
 800503a:	d9f7      	bls.n	800502c <task_a+0x84>
		g_task_a_cnt++;
 800503c:	e7bb      	b.n	8004fb6 <task_a+0xe>
 800503e:	bf00      	nop
 8005040:	20004640 	.word	0x20004640
 8005044:	08006a5c 	.word	0x08006a5c
 8005048:	20000018 	.word	0x20000018
 800504c:	08006990 	.word	0x08006990
 8005050:	08006998 	.word	0x08006998
 8005054:	2000463c 	.word	0x2000463c
 8005058:	080069d0 	.word	0x080069d0
 800505c:	080069b0 	.word	0x080069b0

08005060 <task_b>:
uint32_t g_task_b_cnt;

/********************** external functions definition ************************/
/* Task B thread */
void task_b(void *parameters)
{
 8005060:	b590      	push	{r4, r7, lr}
 8005062:	b087      	sub	sp, #28
 8005064:	af02      	add	r7, sp, #8
 8005066:	6078      	str	r0, [r7, #4]
	#if (TEST_X == TEST_0)

	uint32_t task_b_cnt;
	g_task_b_cnt = G_TASK_B_CNT_INI;
 8005068:	4b23      	ldr	r3, [pc, #140]	@ (80050f8 <task_b+0x98>)
 800506a:	2200      	movs	r2, #0
 800506c:	601a      	str	r2, [r3, #0]
	for (;;)
    {
		#if (TEST_X == TEST_0)

		/* Update Task B Counter */
		g_task_b_cnt++;
 800506e:	4b22      	ldr	r3, [pc, #136]	@ (80050f8 <task_b+0x98>)
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	3301      	adds	r3, #1
 8005074:	4a20      	ldr	r2, [pc, #128]	@ (80050f8 <task_b+0x98>)
 8005076:	6013      	str	r3, [r2, #0]

		/* Print out: Application Update */
		LOGGER_LOG("  %s is running - %s\r\n", GET_NAME(task_b), p_task_b);
 8005078:	f7ff fbee 	bl	8004858 <vPortEnterCritical>
 800507c:	4b1f      	ldr	r3, [pc, #124]	@ (80050fc <task_b+0x9c>)
 800507e:	6818      	ldr	r0, [r3, #0]
 8005080:	4b1f      	ldr	r3, [pc, #124]	@ (8005100 <task_b+0xa0>)
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	9300      	str	r3, [sp, #0]
 8005086:	4b1f      	ldr	r3, [pc, #124]	@ (8005104 <task_b+0xa4>)
 8005088:	4a1f      	ldr	r2, [pc, #124]	@ (8005108 <task_b+0xa8>)
 800508a:	213f      	movs	r1, #63	@ 0x3f
 800508c:	f000 fc6e 	bl	800596c <sniprintf>
 8005090:	4603      	mov	r3, r0
 8005092:	4a1e      	ldr	r2, [pc, #120]	@ (800510c <task_b+0xac>)
 8005094:	6013      	str	r3, [r2, #0]
 8005096:	4b19      	ldr	r3, [pc, #100]	@ (80050fc <task_b+0x9c>)
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	4618      	mov	r0, r3
 800509c:	f7ff ff70 	bl	8004f80 <logger_log_print_>
 80050a0:	f7ff fc0c 	bl	80048bc <vPortExitCritical>

		/* Print out: Task execution counter */
		LOGGER_LOG("   Tick [mS] = %d - %s = %d\r\n", (int)xTaskGetTickCount(), GET_NAME(g_task_b_cnt), (int)g_task_b_cnt);
 80050a4:	f7ff fbd8 	bl	8004858 <vPortEnterCritical>
 80050a8:	4b14      	ldr	r3, [pc, #80]	@ (80050fc <task_b+0x9c>)
 80050aa:	681c      	ldr	r4, [r3, #0]
 80050ac:	f7ff f8aa 	bl	8004204 <xTaskGetTickCount>
 80050b0:	4603      	mov	r3, r0
 80050b2:	461a      	mov	r2, r3
 80050b4:	4b10      	ldr	r3, [pc, #64]	@ (80050f8 <task_b+0x98>)
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	9301      	str	r3, [sp, #4]
 80050ba:	4b15      	ldr	r3, [pc, #84]	@ (8005110 <task_b+0xb0>)
 80050bc:	9300      	str	r3, [sp, #0]
 80050be:	4613      	mov	r3, r2
 80050c0:	4a14      	ldr	r2, [pc, #80]	@ (8005114 <task_b+0xb4>)
 80050c2:	213f      	movs	r1, #63	@ 0x3f
 80050c4:	4620      	mov	r0, r4
 80050c6:	f000 fc51 	bl	800596c <sniprintf>
 80050ca:	4603      	mov	r3, r0
 80050cc:	4a0f      	ldr	r2, [pc, #60]	@ (800510c <task_b+0xac>)
 80050ce:	6013      	str	r3, [r2, #0]
 80050d0:	4b0a      	ldr	r3, [pc, #40]	@ (80050fc <task_b+0x9c>)
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	4618      	mov	r0, r3
 80050d6:	f7ff ff53 	bl	8004f80 <logger_log_print_>
 80050da:	f7ff fbef 	bl	80048bc <vPortExitCritical>

		for (task_b_cnt = TASK_B_CNT_INI; TASK_B_CNT_MAX > task_b_cnt; task_b_cnt++);
 80050de:	2300      	movs	r3, #0
 80050e0:	60fb      	str	r3, [r7, #12]
 80050e2:	e002      	b.n	80050ea <task_b+0x8a>
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	3301      	adds	r3, #1
 80050e8:	60fb      	str	r3, [r7, #12]
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	f242 720f 	movw	r2, #9999	@ 0x270f
 80050f0:	4293      	cmp	r3, r2
 80050f2:	d9f7      	bls.n	80050e4 <task_b+0x84>
		g_task_b_cnt++;
 80050f4:	e7bb      	b.n	800506e <task_b+0xe>
 80050f6:	bf00      	nop
 80050f8:	20004644 	.word	0x20004644
 80050fc:	08006a5c 	.word	0x08006a5c
 8005100:	2000001c 	.word	0x2000001c
 8005104:	080069f4 	.word	0x080069f4
 8005108:	080069fc 	.word	0x080069fc
 800510c:	2000463c 	.word	0x2000463c
 8005110:	08006a34 	.word	0x08006a34
 8005114:	08006a14 	.word	0x08006a14

08005118 <findslot>:
 8005118:	4b0a      	ldr	r3, [pc, #40]	@ (8005144 <findslot+0x2c>)
 800511a:	b510      	push	{r4, lr}
 800511c:	4604      	mov	r4, r0
 800511e:	6818      	ldr	r0, [r3, #0]
 8005120:	b118      	cbz	r0, 800512a <findslot+0x12>
 8005122:	6a03      	ldr	r3, [r0, #32]
 8005124:	b90b      	cbnz	r3, 800512a <findslot+0x12>
 8005126:	f000 fbd9 	bl	80058dc <__sinit>
 800512a:	2c13      	cmp	r4, #19
 800512c:	d807      	bhi.n	800513e <findslot+0x26>
 800512e:	4806      	ldr	r0, [pc, #24]	@ (8005148 <findslot+0x30>)
 8005130:	f850 2034 	ldr.w	r2, [r0, r4, lsl #3]
 8005134:	3201      	adds	r2, #1
 8005136:	d002      	beq.n	800513e <findslot+0x26>
 8005138:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
 800513c:	bd10      	pop	{r4, pc}
 800513e:	2000      	movs	r0, #0
 8005140:	e7fc      	b.n	800513c <findslot+0x24>
 8005142:	bf00      	nop
 8005144:	20000034 	.word	0x20000034
 8005148:	20004654 	.word	0x20004654

0800514c <error>:
 800514c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800514e:	4604      	mov	r4, r0
 8005150:	f000 fcd2 	bl	8005af8 <__errno>
 8005154:	2613      	movs	r6, #19
 8005156:	4605      	mov	r5, r0
 8005158:	2700      	movs	r7, #0
 800515a:	4630      	mov	r0, r6
 800515c:	4639      	mov	r1, r7
 800515e:	beab      	bkpt	0x00ab
 8005160:	4606      	mov	r6, r0
 8005162:	602e      	str	r6, [r5, #0]
 8005164:	4620      	mov	r0, r4
 8005166:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08005168 <checkerror>:
 8005168:	1c43      	adds	r3, r0, #1
 800516a:	d101      	bne.n	8005170 <checkerror+0x8>
 800516c:	f7ff bfee 	b.w	800514c <error>
 8005170:	4770      	bx	lr

08005172 <_swiread>:
 8005172:	b530      	push	{r4, r5, lr}
 8005174:	b085      	sub	sp, #20
 8005176:	e9cd 0101 	strd	r0, r1, [sp, #4]
 800517a:	9203      	str	r2, [sp, #12]
 800517c:	2406      	movs	r4, #6
 800517e:	ad01      	add	r5, sp, #4
 8005180:	4620      	mov	r0, r4
 8005182:	4629      	mov	r1, r5
 8005184:	beab      	bkpt	0x00ab
 8005186:	4604      	mov	r4, r0
 8005188:	4620      	mov	r0, r4
 800518a:	f7ff ffed 	bl	8005168 <checkerror>
 800518e:	b005      	add	sp, #20
 8005190:	bd30      	pop	{r4, r5, pc}

08005192 <_read>:
 8005192:	b570      	push	{r4, r5, r6, lr}
 8005194:	460e      	mov	r6, r1
 8005196:	4614      	mov	r4, r2
 8005198:	f7ff ffbe 	bl	8005118 <findslot>
 800519c:	4605      	mov	r5, r0
 800519e:	b930      	cbnz	r0, 80051ae <_read+0x1c>
 80051a0:	f000 fcaa 	bl	8005af8 <__errno>
 80051a4:	2309      	movs	r3, #9
 80051a6:	6003      	str	r3, [r0, #0]
 80051a8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80051ac:	bd70      	pop	{r4, r5, r6, pc}
 80051ae:	6800      	ldr	r0, [r0, #0]
 80051b0:	4622      	mov	r2, r4
 80051b2:	4631      	mov	r1, r6
 80051b4:	f7ff ffdd 	bl	8005172 <_swiread>
 80051b8:	1c43      	adds	r3, r0, #1
 80051ba:	d0f5      	beq.n	80051a8 <_read+0x16>
 80051bc:	686b      	ldr	r3, [r5, #4]
 80051be:	1a20      	subs	r0, r4, r0
 80051c0:	4403      	add	r3, r0
 80051c2:	606b      	str	r3, [r5, #4]
 80051c4:	e7f2      	b.n	80051ac <_read+0x1a>

080051c6 <_swilseek>:
 80051c6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80051c8:	460c      	mov	r4, r1
 80051ca:	4616      	mov	r6, r2
 80051cc:	f7ff ffa4 	bl	8005118 <findslot>
 80051d0:	4605      	mov	r5, r0
 80051d2:	b940      	cbnz	r0, 80051e6 <_swilseek+0x20>
 80051d4:	f000 fc90 	bl	8005af8 <__errno>
 80051d8:	2309      	movs	r3, #9
 80051da:	6003      	str	r3, [r0, #0]
 80051dc:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80051e0:	4620      	mov	r0, r4
 80051e2:	b003      	add	sp, #12
 80051e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80051e6:	2e02      	cmp	r6, #2
 80051e8:	d903      	bls.n	80051f2 <_swilseek+0x2c>
 80051ea:	f000 fc85 	bl	8005af8 <__errno>
 80051ee:	2316      	movs	r3, #22
 80051f0:	e7f3      	b.n	80051da <_swilseek+0x14>
 80051f2:	2e01      	cmp	r6, #1
 80051f4:	d112      	bne.n	800521c <_swilseek+0x56>
 80051f6:	6843      	ldr	r3, [r0, #4]
 80051f8:	18e4      	adds	r4, r4, r3
 80051fa:	d4f6      	bmi.n	80051ea <_swilseek+0x24>
 80051fc:	682b      	ldr	r3, [r5, #0]
 80051fe:	260a      	movs	r6, #10
 8005200:	e9cd 3400 	strd	r3, r4, [sp]
 8005204:	466f      	mov	r7, sp
 8005206:	4630      	mov	r0, r6
 8005208:	4639      	mov	r1, r7
 800520a:	beab      	bkpt	0x00ab
 800520c:	4606      	mov	r6, r0
 800520e:	4630      	mov	r0, r6
 8005210:	f7ff ffaa 	bl	8005168 <checkerror>
 8005214:	2800      	cmp	r0, #0
 8005216:	dbe1      	blt.n	80051dc <_swilseek+0x16>
 8005218:	606c      	str	r4, [r5, #4]
 800521a:	e7e1      	b.n	80051e0 <_swilseek+0x1a>
 800521c:	2e02      	cmp	r6, #2
 800521e:	6803      	ldr	r3, [r0, #0]
 8005220:	d1ec      	bne.n	80051fc <_swilseek+0x36>
 8005222:	9300      	str	r3, [sp, #0]
 8005224:	260c      	movs	r6, #12
 8005226:	466f      	mov	r7, sp
 8005228:	4630      	mov	r0, r6
 800522a:	4639      	mov	r1, r7
 800522c:	beab      	bkpt	0x00ab
 800522e:	4606      	mov	r6, r0
 8005230:	4630      	mov	r0, r6
 8005232:	f7ff ff99 	bl	8005168 <checkerror>
 8005236:	1c43      	adds	r3, r0, #1
 8005238:	d0d0      	beq.n	80051dc <_swilseek+0x16>
 800523a:	4404      	add	r4, r0
 800523c:	e7de      	b.n	80051fc <_swilseek+0x36>

0800523e <_lseek>:
 800523e:	f7ff bfc2 	b.w	80051c6 <_swilseek>

08005242 <_swiwrite>:
 8005242:	b530      	push	{r4, r5, lr}
 8005244:	b085      	sub	sp, #20
 8005246:	e9cd 0101 	strd	r0, r1, [sp, #4]
 800524a:	9203      	str	r2, [sp, #12]
 800524c:	2405      	movs	r4, #5
 800524e:	ad01      	add	r5, sp, #4
 8005250:	4620      	mov	r0, r4
 8005252:	4629      	mov	r1, r5
 8005254:	beab      	bkpt	0x00ab
 8005256:	4604      	mov	r4, r0
 8005258:	4620      	mov	r0, r4
 800525a:	f7ff ff85 	bl	8005168 <checkerror>
 800525e:	b005      	add	sp, #20
 8005260:	bd30      	pop	{r4, r5, pc}

08005262 <_write>:
 8005262:	b570      	push	{r4, r5, r6, lr}
 8005264:	460e      	mov	r6, r1
 8005266:	4615      	mov	r5, r2
 8005268:	f7ff ff56 	bl	8005118 <findslot>
 800526c:	4604      	mov	r4, r0
 800526e:	b930      	cbnz	r0, 800527e <_write+0x1c>
 8005270:	f000 fc42 	bl	8005af8 <__errno>
 8005274:	2309      	movs	r3, #9
 8005276:	6003      	str	r3, [r0, #0]
 8005278:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800527c:	bd70      	pop	{r4, r5, r6, pc}
 800527e:	6800      	ldr	r0, [r0, #0]
 8005280:	462a      	mov	r2, r5
 8005282:	4631      	mov	r1, r6
 8005284:	f7ff ffdd 	bl	8005242 <_swiwrite>
 8005288:	1e03      	subs	r3, r0, #0
 800528a:	dbf5      	blt.n	8005278 <_write+0x16>
 800528c:	6862      	ldr	r2, [r4, #4]
 800528e:	1ae8      	subs	r0, r5, r3
 8005290:	4402      	add	r2, r0
 8005292:	42ab      	cmp	r3, r5
 8005294:	6062      	str	r2, [r4, #4]
 8005296:	d1f1      	bne.n	800527c <_write+0x1a>
 8005298:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800529c:	2000      	movs	r0, #0
 800529e:	f7ff bf55 	b.w	800514c <error>

080052a2 <_swiclose>:
 80052a2:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80052a4:	2402      	movs	r4, #2
 80052a6:	9001      	str	r0, [sp, #4]
 80052a8:	ad01      	add	r5, sp, #4
 80052aa:	4620      	mov	r0, r4
 80052ac:	4629      	mov	r1, r5
 80052ae:	beab      	bkpt	0x00ab
 80052b0:	4604      	mov	r4, r0
 80052b2:	4620      	mov	r0, r4
 80052b4:	f7ff ff58 	bl	8005168 <checkerror>
 80052b8:	b003      	add	sp, #12
 80052ba:	bd30      	pop	{r4, r5, pc}

080052bc <_close>:
 80052bc:	b538      	push	{r3, r4, r5, lr}
 80052be:	4605      	mov	r5, r0
 80052c0:	f7ff ff2a 	bl	8005118 <findslot>
 80052c4:	4604      	mov	r4, r0
 80052c6:	b930      	cbnz	r0, 80052d6 <_close+0x1a>
 80052c8:	f000 fc16 	bl	8005af8 <__errno>
 80052cc:	2309      	movs	r3, #9
 80052ce:	6003      	str	r3, [r0, #0]
 80052d0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80052d4:	bd38      	pop	{r3, r4, r5, pc}
 80052d6:	3d01      	subs	r5, #1
 80052d8:	2d01      	cmp	r5, #1
 80052da:	d809      	bhi.n	80052f0 <_close+0x34>
 80052dc:	4b07      	ldr	r3, [pc, #28]	@ (80052fc <_close+0x40>)
 80052de:	689a      	ldr	r2, [r3, #8]
 80052e0:	691b      	ldr	r3, [r3, #16]
 80052e2:	429a      	cmp	r2, r3
 80052e4:	d104      	bne.n	80052f0 <_close+0x34>
 80052e6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80052ea:	6023      	str	r3, [r4, #0]
 80052ec:	2000      	movs	r0, #0
 80052ee:	e7f1      	b.n	80052d4 <_close+0x18>
 80052f0:	6820      	ldr	r0, [r4, #0]
 80052f2:	f7ff ffd6 	bl	80052a2 <_swiclose>
 80052f6:	2800      	cmp	r0, #0
 80052f8:	d0f5      	beq.n	80052e6 <_close+0x2a>
 80052fa:	e7eb      	b.n	80052d4 <_close+0x18>
 80052fc:	20004654 	.word	0x20004654

08005300 <_swistat>:
 8005300:	b570      	push	{r4, r5, r6, lr}
 8005302:	460c      	mov	r4, r1
 8005304:	f7ff ff08 	bl	8005118 <findslot>
 8005308:	4605      	mov	r5, r0
 800530a:	b930      	cbnz	r0, 800531a <_swistat+0x1a>
 800530c:	f000 fbf4 	bl	8005af8 <__errno>
 8005310:	2309      	movs	r3, #9
 8005312:	6003      	str	r3, [r0, #0]
 8005314:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005318:	bd70      	pop	{r4, r5, r6, pc}
 800531a:	6863      	ldr	r3, [r4, #4]
 800531c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8005320:	6063      	str	r3, [r4, #4]
 8005322:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005326:	64a3      	str	r3, [r4, #72]	@ 0x48
 8005328:	260c      	movs	r6, #12
 800532a:	4630      	mov	r0, r6
 800532c:	4629      	mov	r1, r5
 800532e:	beab      	bkpt	0x00ab
 8005330:	4605      	mov	r5, r0
 8005332:	4628      	mov	r0, r5
 8005334:	f7ff ff18 	bl	8005168 <checkerror>
 8005338:	1c43      	adds	r3, r0, #1
 800533a:	d0eb      	beq.n	8005314 <_swistat+0x14>
 800533c:	6120      	str	r0, [r4, #16]
 800533e:	2000      	movs	r0, #0
 8005340:	e7ea      	b.n	8005318 <_swistat+0x18>

08005342 <_fstat>:
 8005342:	460b      	mov	r3, r1
 8005344:	b510      	push	{r4, lr}
 8005346:	2100      	movs	r1, #0
 8005348:	4604      	mov	r4, r0
 800534a:	2258      	movs	r2, #88	@ 0x58
 800534c:	4618      	mov	r0, r3
 800534e:	f000 fb84 	bl	8005a5a <memset>
 8005352:	4601      	mov	r1, r0
 8005354:	4620      	mov	r0, r4
 8005356:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800535a:	f7ff bfd1 	b.w	8005300 <_swistat>

0800535e <_stat>:
 800535e:	b538      	push	{r3, r4, r5, lr}
 8005360:	460d      	mov	r5, r1
 8005362:	4604      	mov	r4, r0
 8005364:	2258      	movs	r2, #88	@ 0x58
 8005366:	2100      	movs	r1, #0
 8005368:	4628      	mov	r0, r5
 800536a:	f000 fb76 	bl	8005a5a <memset>
 800536e:	4620      	mov	r0, r4
 8005370:	2100      	movs	r1, #0
 8005372:	f000 f811 	bl	8005398 <_swiopen>
 8005376:	1c43      	adds	r3, r0, #1
 8005378:	4604      	mov	r4, r0
 800537a:	d00b      	beq.n	8005394 <_stat+0x36>
 800537c:	686b      	ldr	r3, [r5, #4]
 800537e:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8005382:	606b      	str	r3, [r5, #4]
 8005384:	4629      	mov	r1, r5
 8005386:	f7ff ffbb 	bl	8005300 <_swistat>
 800538a:	4605      	mov	r5, r0
 800538c:	4620      	mov	r0, r4
 800538e:	f7ff ff95 	bl	80052bc <_close>
 8005392:	462c      	mov	r4, r5
 8005394:	4620      	mov	r0, r4
 8005396:	bd38      	pop	{r3, r4, r5, pc}

08005398 <_swiopen>:
 8005398:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800539c:	4f29      	ldr	r7, [pc, #164]	@ (8005444 <_swiopen+0xac>)
 800539e:	b096      	sub	sp, #88	@ 0x58
 80053a0:	4682      	mov	sl, r0
 80053a2:	460e      	mov	r6, r1
 80053a4:	2400      	movs	r4, #0
 80053a6:	f857 3034 	ldr.w	r3, [r7, r4, lsl #3]
 80053aa:	3301      	adds	r3, #1
 80053ac:	ea4f 08c4 	mov.w	r8, r4, lsl #3
 80053b0:	d00c      	beq.n	80053cc <_swiopen+0x34>
 80053b2:	3401      	adds	r4, #1
 80053b4:	2c14      	cmp	r4, #20
 80053b6:	d1f6      	bne.n	80053a6 <_swiopen+0xe>
 80053b8:	f000 fb9e 	bl	8005af8 <__errno>
 80053bc:	2318      	movs	r3, #24
 80053be:	6003      	str	r3, [r0, #0]
 80053c0:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80053c4:	4620      	mov	r0, r4
 80053c6:	b016      	add	sp, #88	@ 0x58
 80053c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80053cc:	f406 6320 	and.w	r3, r6, #2560	@ 0xa00
 80053d0:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 80053d4:	46e9      	mov	r9, sp
 80053d6:	d109      	bne.n	80053ec <_swiopen+0x54>
 80053d8:	4649      	mov	r1, r9
 80053da:	4650      	mov	r0, sl
 80053dc:	f7ff ffbf 	bl	800535e <_stat>
 80053e0:	3001      	adds	r0, #1
 80053e2:	d003      	beq.n	80053ec <_swiopen+0x54>
 80053e4:	f000 fb88 	bl	8005af8 <__errno>
 80053e8:	2311      	movs	r3, #17
 80053ea:	e7e8      	b.n	80053be <_swiopen+0x26>
 80053ec:	f3c6 4500 	ubfx	r5, r6, #16, #1
 80053f0:	f240 6301 	movw	r3, #1537	@ 0x601
 80053f4:	07b2      	lsls	r2, r6, #30
 80053f6:	bf48      	it	mi
 80053f8:	f045 0502 	orrmi.w	r5, r5, #2
 80053fc:	421e      	tst	r6, r3
 80053fe:	bf18      	it	ne
 8005400:	f045 0504 	orrne.w	r5, r5, #4
 8005404:	0733      	lsls	r3, r6, #28
 8005406:	bf48      	it	mi
 8005408:	f025 0504 	bicmi.w	r5, r5, #4
 800540c:	4650      	mov	r0, sl
 800540e:	bf48      	it	mi
 8005410:	f045 0508 	orrmi.w	r5, r5, #8
 8005414:	f8cd a000 	str.w	sl, [sp]
 8005418:	f7fa feea 	bl	80001f0 <strlen>
 800541c:	e9cd 5001 	strd	r5, r0, [sp, #4]
 8005420:	2501      	movs	r5, #1
 8005422:	4628      	mov	r0, r5
 8005424:	4649      	mov	r1, r9
 8005426:	beab      	bkpt	0x00ab
 8005428:	4605      	mov	r5, r0
 800542a:	2d00      	cmp	r5, #0
 800542c:	db05      	blt.n	800543a <_swiopen+0xa2>
 800542e:	f847 5034 	str.w	r5, [r7, r4, lsl #3]
 8005432:	4447      	add	r7, r8
 8005434:	2300      	movs	r3, #0
 8005436:	607b      	str	r3, [r7, #4]
 8005438:	e7c4      	b.n	80053c4 <_swiopen+0x2c>
 800543a:	4628      	mov	r0, r5
 800543c:	f7ff fe86 	bl	800514c <error>
 8005440:	4604      	mov	r4, r0
 8005442:	e7bf      	b.n	80053c4 <_swiopen+0x2c>
 8005444:	20004654 	.word	0x20004654

08005448 <_get_semihosting_exts>:
 8005448:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800544c:	4606      	mov	r6, r0
 800544e:	460f      	mov	r7, r1
 8005450:	4829      	ldr	r0, [pc, #164]	@ (80054f8 <_get_semihosting_exts+0xb0>)
 8005452:	2100      	movs	r1, #0
 8005454:	4615      	mov	r5, r2
 8005456:	f7ff ff9f 	bl	8005398 <_swiopen>
 800545a:	462a      	mov	r2, r5
 800545c:	4604      	mov	r4, r0
 800545e:	2100      	movs	r1, #0
 8005460:	4630      	mov	r0, r6
 8005462:	f000 fafa 	bl	8005a5a <memset>
 8005466:	1c63      	adds	r3, r4, #1
 8005468:	d014      	beq.n	8005494 <_get_semihosting_exts+0x4c>
 800546a:	4620      	mov	r0, r4
 800546c:	f7ff fe54 	bl	8005118 <findslot>
 8005470:	f04f 080c 	mov.w	r8, #12
 8005474:	4681      	mov	r9, r0
 8005476:	4640      	mov	r0, r8
 8005478:	4649      	mov	r1, r9
 800547a:	beab      	bkpt	0x00ab
 800547c:	4680      	mov	r8, r0
 800547e:	4640      	mov	r0, r8
 8005480:	f7ff fe72 	bl	8005168 <checkerror>
 8005484:	2803      	cmp	r0, #3
 8005486:	dd02      	ble.n	800548e <_get_semihosting_exts+0x46>
 8005488:	1ec3      	subs	r3, r0, #3
 800548a:	42ab      	cmp	r3, r5
 800548c:	dc07      	bgt.n	800549e <_get_semihosting_exts+0x56>
 800548e:	4620      	mov	r0, r4
 8005490:	f7ff ff14 	bl	80052bc <_close>
 8005494:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005498:	b003      	add	sp, #12
 800549a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800549e:	2204      	movs	r2, #4
 80054a0:	eb0d 0102 	add.w	r1, sp, r2
 80054a4:	4620      	mov	r0, r4
 80054a6:	f7ff fe74 	bl	8005192 <_read>
 80054aa:	2803      	cmp	r0, #3
 80054ac:	ddef      	ble.n	800548e <_get_semihosting_exts+0x46>
 80054ae:	f89d 3004 	ldrb.w	r3, [sp, #4]
 80054b2:	2b53      	cmp	r3, #83	@ 0x53
 80054b4:	d1eb      	bne.n	800548e <_get_semihosting_exts+0x46>
 80054b6:	f89d 3005 	ldrb.w	r3, [sp, #5]
 80054ba:	2b48      	cmp	r3, #72	@ 0x48
 80054bc:	d1e7      	bne.n	800548e <_get_semihosting_exts+0x46>
 80054be:	f89d 3006 	ldrb.w	r3, [sp, #6]
 80054c2:	2b46      	cmp	r3, #70	@ 0x46
 80054c4:	d1e3      	bne.n	800548e <_get_semihosting_exts+0x46>
 80054c6:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80054ca:	2b42      	cmp	r3, #66	@ 0x42
 80054cc:	d1df      	bne.n	800548e <_get_semihosting_exts+0x46>
 80054ce:	2201      	movs	r2, #1
 80054d0:	4639      	mov	r1, r7
 80054d2:	4620      	mov	r0, r4
 80054d4:	f7ff fe77 	bl	80051c6 <_swilseek>
 80054d8:	2800      	cmp	r0, #0
 80054da:	dbd8      	blt.n	800548e <_get_semihosting_exts+0x46>
 80054dc:	462a      	mov	r2, r5
 80054de:	4631      	mov	r1, r6
 80054e0:	4620      	mov	r0, r4
 80054e2:	f7ff fe56 	bl	8005192 <_read>
 80054e6:	4605      	mov	r5, r0
 80054e8:	4620      	mov	r0, r4
 80054ea:	f7ff fee7 	bl	80052bc <_close>
 80054ee:	4628      	mov	r0, r5
 80054f0:	f7ff fe3a 	bl	8005168 <checkerror>
 80054f4:	e7d0      	b.n	8005498 <_get_semihosting_exts+0x50>
 80054f6:	bf00      	nop
 80054f8:	08006a60 	.word	0x08006a60

080054fc <initialise_semihosting_exts>:
 80054fc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80054fe:	4d0a      	ldr	r5, [pc, #40]	@ (8005528 <initialise_semihosting_exts+0x2c>)
 8005500:	4c0a      	ldr	r4, [pc, #40]	@ (800552c <initialise_semihosting_exts+0x30>)
 8005502:	2100      	movs	r1, #0
 8005504:	2201      	movs	r2, #1
 8005506:	a801      	add	r0, sp, #4
 8005508:	6029      	str	r1, [r5, #0]
 800550a:	6022      	str	r2, [r4, #0]
 800550c:	f7ff ff9c 	bl	8005448 <_get_semihosting_exts>
 8005510:	2800      	cmp	r0, #0
 8005512:	dd07      	ble.n	8005524 <initialise_semihosting_exts+0x28>
 8005514:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8005518:	f003 0201 	and.w	r2, r3, #1
 800551c:	f003 0302 	and.w	r3, r3, #2
 8005520:	602a      	str	r2, [r5, #0]
 8005522:	6023      	str	r3, [r4, #0]
 8005524:	b003      	add	sp, #12
 8005526:	bd30      	pop	{r4, r5, pc}
 8005528:	20000024 	.word	0x20000024
 800552c:	20000020 	.word	0x20000020

08005530 <_has_ext_stdout_stderr>:
 8005530:	b510      	push	{r4, lr}
 8005532:	4c04      	ldr	r4, [pc, #16]	@ (8005544 <_has_ext_stdout_stderr+0x14>)
 8005534:	6823      	ldr	r3, [r4, #0]
 8005536:	2b00      	cmp	r3, #0
 8005538:	da01      	bge.n	800553e <_has_ext_stdout_stderr+0xe>
 800553a:	f7ff ffdf 	bl	80054fc <initialise_semihosting_exts>
 800553e:	6820      	ldr	r0, [r4, #0]
 8005540:	bd10      	pop	{r4, pc}
 8005542:	bf00      	nop
 8005544:	20000020 	.word	0x20000020

08005548 <initialise_monitor_handles>:
 8005548:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800554c:	b085      	sub	sp, #20
 800554e:	f8df 90b0 	ldr.w	r9, [pc, #176]	@ 8005600 <initialise_monitor_handles+0xb8>
 8005552:	f8cd 9004 	str.w	r9, [sp, #4]
 8005556:	2303      	movs	r3, #3
 8005558:	2400      	movs	r4, #0
 800555a:	9303      	str	r3, [sp, #12]
 800555c:	af01      	add	r7, sp, #4
 800555e:	9402      	str	r4, [sp, #8]
 8005560:	2501      	movs	r5, #1
 8005562:	4628      	mov	r0, r5
 8005564:	4639      	mov	r1, r7
 8005566:	beab      	bkpt	0x00ab
 8005568:	4605      	mov	r5, r0
 800556a:	f8df 8098 	ldr.w	r8, [pc, #152]	@ 8005604 <initialise_monitor_handles+0xbc>
 800556e:	4623      	mov	r3, r4
 8005570:	4c20      	ldr	r4, [pc, #128]	@ (80055f4 <initialise_monitor_handles+0xac>)
 8005572:	f8c8 5000 	str.w	r5, [r8]
 8005576:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800557a:	f844 2033 	str.w	r2, [r4, r3, lsl #3]
 800557e:	3301      	adds	r3, #1
 8005580:	2b14      	cmp	r3, #20
 8005582:	d1fa      	bne.n	800557a <initialise_monitor_handles+0x32>
 8005584:	f7ff ffd4 	bl	8005530 <_has_ext_stdout_stderr>
 8005588:	4d1b      	ldr	r5, [pc, #108]	@ (80055f8 <initialise_monitor_handles+0xb0>)
 800558a:	b1d0      	cbz	r0, 80055c2 <initialise_monitor_handles+0x7a>
 800558c:	f04f 0a03 	mov.w	sl, #3
 8005590:	2304      	movs	r3, #4
 8005592:	f8cd 9004 	str.w	r9, [sp, #4]
 8005596:	2601      	movs	r6, #1
 8005598:	f8cd a00c 	str.w	sl, [sp, #12]
 800559c:	9302      	str	r3, [sp, #8]
 800559e:	4630      	mov	r0, r6
 80055a0:	4639      	mov	r1, r7
 80055a2:	beab      	bkpt	0x00ab
 80055a4:	4683      	mov	fp, r0
 80055a6:	4b15      	ldr	r3, [pc, #84]	@ (80055fc <initialise_monitor_handles+0xb4>)
 80055a8:	f8cd 9004 	str.w	r9, [sp, #4]
 80055ac:	f8c3 b000 	str.w	fp, [r3]
 80055b0:	2308      	movs	r3, #8
 80055b2:	f8cd a00c 	str.w	sl, [sp, #12]
 80055b6:	9302      	str	r3, [sp, #8]
 80055b8:	4630      	mov	r0, r6
 80055ba:	4639      	mov	r1, r7
 80055bc:	beab      	bkpt	0x00ab
 80055be:	4606      	mov	r6, r0
 80055c0:	602e      	str	r6, [r5, #0]
 80055c2:	682b      	ldr	r3, [r5, #0]
 80055c4:	3301      	adds	r3, #1
 80055c6:	bf02      	ittt	eq
 80055c8:	4b0c      	ldreq	r3, [pc, #48]	@ (80055fc <initialise_monitor_handles+0xb4>)
 80055ca:	681b      	ldreq	r3, [r3, #0]
 80055cc:	602b      	streq	r3, [r5, #0]
 80055ce:	2600      	movs	r6, #0
 80055d0:	f8d8 3000 	ldr.w	r3, [r8]
 80055d4:	6023      	str	r3, [r4, #0]
 80055d6:	6066      	str	r6, [r4, #4]
 80055d8:	f7ff ffaa 	bl	8005530 <_has_ext_stdout_stderr>
 80055dc:	b130      	cbz	r0, 80055ec <initialise_monitor_handles+0xa4>
 80055de:	4b07      	ldr	r3, [pc, #28]	@ (80055fc <initialise_monitor_handles+0xb4>)
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	e9c4 3602 	strd	r3, r6, [r4, #8]
 80055e6:	682b      	ldr	r3, [r5, #0]
 80055e8:	e9c4 3604 	strd	r3, r6, [r4, #16]
 80055ec:	b005      	add	sp, #20
 80055ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80055f2:	bf00      	nop
 80055f4:	20004654 	.word	0x20004654
 80055f8:	20004648 	.word	0x20004648
 80055fc:	2000464c 	.word	0x2000464c
 8005600:	08006a76 	.word	0x08006a76
 8005604:	20004650 	.word	0x20004650

08005608 <_isatty>:
 8005608:	b570      	push	{r4, r5, r6, lr}
 800560a:	f7ff fd85 	bl	8005118 <findslot>
 800560e:	2409      	movs	r4, #9
 8005610:	4605      	mov	r5, r0
 8005612:	b920      	cbnz	r0, 800561e <_isatty+0x16>
 8005614:	f000 fa70 	bl	8005af8 <__errno>
 8005618:	6004      	str	r4, [r0, #0]
 800561a:	2000      	movs	r0, #0
 800561c:	bd70      	pop	{r4, r5, r6, pc}
 800561e:	4620      	mov	r0, r4
 8005620:	4629      	mov	r1, r5
 8005622:	beab      	bkpt	0x00ab
 8005624:	4604      	mov	r4, r0
 8005626:	2c01      	cmp	r4, #1
 8005628:	4620      	mov	r0, r4
 800562a:	d0f7      	beq.n	800561c <_isatty+0x14>
 800562c:	f000 fa64 	bl	8005af8 <__errno>
 8005630:	2513      	movs	r5, #19
 8005632:	4604      	mov	r4, r0
 8005634:	2600      	movs	r6, #0
 8005636:	4628      	mov	r0, r5
 8005638:	4631      	mov	r1, r6
 800563a:	beab      	bkpt	0x00ab
 800563c:	4605      	mov	r5, r0
 800563e:	6025      	str	r5, [r4, #0]
 8005640:	e7eb      	b.n	800561a <_isatty+0x12>
	...

08005644 <__sflush_r>:
 8005644:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005648:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800564c:	0716      	lsls	r6, r2, #28
 800564e:	4605      	mov	r5, r0
 8005650:	460c      	mov	r4, r1
 8005652:	d454      	bmi.n	80056fe <__sflush_r+0xba>
 8005654:	684b      	ldr	r3, [r1, #4]
 8005656:	2b00      	cmp	r3, #0
 8005658:	dc02      	bgt.n	8005660 <__sflush_r+0x1c>
 800565a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800565c:	2b00      	cmp	r3, #0
 800565e:	dd48      	ble.n	80056f2 <__sflush_r+0xae>
 8005660:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005662:	2e00      	cmp	r6, #0
 8005664:	d045      	beq.n	80056f2 <__sflush_r+0xae>
 8005666:	2300      	movs	r3, #0
 8005668:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800566c:	682f      	ldr	r7, [r5, #0]
 800566e:	6a21      	ldr	r1, [r4, #32]
 8005670:	602b      	str	r3, [r5, #0]
 8005672:	d030      	beq.n	80056d6 <__sflush_r+0x92>
 8005674:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005676:	89a3      	ldrh	r3, [r4, #12]
 8005678:	0759      	lsls	r1, r3, #29
 800567a:	d505      	bpl.n	8005688 <__sflush_r+0x44>
 800567c:	6863      	ldr	r3, [r4, #4]
 800567e:	1ad2      	subs	r2, r2, r3
 8005680:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005682:	b10b      	cbz	r3, 8005688 <__sflush_r+0x44>
 8005684:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005686:	1ad2      	subs	r2, r2, r3
 8005688:	2300      	movs	r3, #0
 800568a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800568c:	6a21      	ldr	r1, [r4, #32]
 800568e:	4628      	mov	r0, r5
 8005690:	47b0      	blx	r6
 8005692:	1c43      	adds	r3, r0, #1
 8005694:	89a3      	ldrh	r3, [r4, #12]
 8005696:	d106      	bne.n	80056a6 <__sflush_r+0x62>
 8005698:	6829      	ldr	r1, [r5, #0]
 800569a:	291d      	cmp	r1, #29
 800569c:	d82b      	bhi.n	80056f6 <__sflush_r+0xb2>
 800569e:	4a2a      	ldr	r2, [pc, #168]	@ (8005748 <__sflush_r+0x104>)
 80056a0:	410a      	asrs	r2, r1
 80056a2:	07d6      	lsls	r6, r2, #31
 80056a4:	d427      	bmi.n	80056f6 <__sflush_r+0xb2>
 80056a6:	2200      	movs	r2, #0
 80056a8:	6062      	str	r2, [r4, #4]
 80056aa:	04d9      	lsls	r1, r3, #19
 80056ac:	6922      	ldr	r2, [r4, #16]
 80056ae:	6022      	str	r2, [r4, #0]
 80056b0:	d504      	bpl.n	80056bc <__sflush_r+0x78>
 80056b2:	1c42      	adds	r2, r0, #1
 80056b4:	d101      	bne.n	80056ba <__sflush_r+0x76>
 80056b6:	682b      	ldr	r3, [r5, #0]
 80056b8:	b903      	cbnz	r3, 80056bc <__sflush_r+0x78>
 80056ba:	6560      	str	r0, [r4, #84]	@ 0x54
 80056bc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80056be:	602f      	str	r7, [r5, #0]
 80056c0:	b1b9      	cbz	r1, 80056f2 <__sflush_r+0xae>
 80056c2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80056c6:	4299      	cmp	r1, r3
 80056c8:	d002      	beq.n	80056d0 <__sflush_r+0x8c>
 80056ca:	4628      	mov	r0, r5
 80056cc:	f000 fa50 	bl	8005b70 <_free_r>
 80056d0:	2300      	movs	r3, #0
 80056d2:	6363      	str	r3, [r4, #52]	@ 0x34
 80056d4:	e00d      	b.n	80056f2 <__sflush_r+0xae>
 80056d6:	2301      	movs	r3, #1
 80056d8:	4628      	mov	r0, r5
 80056da:	47b0      	blx	r6
 80056dc:	4602      	mov	r2, r0
 80056de:	1c50      	adds	r0, r2, #1
 80056e0:	d1c9      	bne.n	8005676 <__sflush_r+0x32>
 80056e2:	682b      	ldr	r3, [r5, #0]
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d0c6      	beq.n	8005676 <__sflush_r+0x32>
 80056e8:	2b1d      	cmp	r3, #29
 80056ea:	d001      	beq.n	80056f0 <__sflush_r+0xac>
 80056ec:	2b16      	cmp	r3, #22
 80056ee:	d11e      	bne.n	800572e <__sflush_r+0xea>
 80056f0:	602f      	str	r7, [r5, #0]
 80056f2:	2000      	movs	r0, #0
 80056f4:	e022      	b.n	800573c <__sflush_r+0xf8>
 80056f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80056fa:	b21b      	sxth	r3, r3
 80056fc:	e01b      	b.n	8005736 <__sflush_r+0xf2>
 80056fe:	690f      	ldr	r7, [r1, #16]
 8005700:	2f00      	cmp	r7, #0
 8005702:	d0f6      	beq.n	80056f2 <__sflush_r+0xae>
 8005704:	0793      	lsls	r3, r2, #30
 8005706:	680e      	ldr	r6, [r1, #0]
 8005708:	bf08      	it	eq
 800570a:	694b      	ldreq	r3, [r1, #20]
 800570c:	600f      	str	r7, [r1, #0]
 800570e:	bf18      	it	ne
 8005710:	2300      	movne	r3, #0
 8005712:	eba6 0807 	sub.w	r8, r6, r7
 8005716:	608b      	str	r3, [r1, #8]
 8005718:	f1b8 0f00 	cmp.w	r8, #0
 800571c:	dde9      	ble.n	80056f2 <__sflush_r+0xae>
 800571e:	6a21      	ldr	r1, [r4, #32]
 8005720:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8005722:	4643      	mov	r3, r8
 8005724:	463a      	mov	r2, r7
 8005726:	4628      	mov	r0, r5
 8005728:	47b0      	blx	r6
 800572a:	2800      	cmp	r0, #0
 800572c:	dc08      	bgt.n	8005740 <__sflush_r+0xfc>
 800572e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005732:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005736:	81a3      	strh	r3, [r4, #12]
 8005738:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800573c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005740:	4407      	add	r7, r0
 8005742:	eba8 0800 	sub.w	r8, r8, r0
 8005746:	e7e7      	b.n	8005718 <__sflush_r+0xd4>
 8005748:	dfbffffe 	.word	0xdfbffffe

0800574c <_fflush_r>:
 800574c:	b538      	push	{r3, r4, r5, lr}
 800574e:	690b      	ldr	r3, [r1, #16]
 8005750:	4605      	mov	r5, r0
 8005752:	460c      	mov	r4, r1
 8005754:	b913      	cbnz	r3, 800575c <_fflush_r+0x10>
 8005756:	2500      	movs	r5, #0
 8005758:	4628      	mov	r0, r5
 800575a:	bd38      	pop	{r3, r4, r5, pc}
 800575c:	b118      	cbz	r0, 8005766 <_fflush_r+0x1a>
 800575e:	6a03      	ldr	r3, [r0, #32]
 8005760:	b90b      	cbnz	r3, 8005766 <_fflush_r+0x1a>
 8005762:	f000 f8bb 	bl	80058dc <__sinit>
 8005766:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800576a:	2b00      	cmp	r3, #0
 800576c:	d0f3      	beq.n	8005756 <_fflush_r+0xa>
 800576e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005770:	07d0      	lsls	r0, r2, #31
 8005772:	d404      	bmi.n	800577e <_fflush_r+0x32>
 8005774:	0599      	lsls	r1, r3, #22
 8005776:	d402      	bmi.n	800577e <_fflush_r+0x32>
 8005778:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800577a:	f000 f9e8 	bl	8005b4e <__retarget_lock_acquire_recursive>
 800577e:	4628      	mov	r0, r5
 8005780:	4621      	mov	r1, r4
 8005782:	f7ff ff5f 	bl	8005644 <__sflush_r>
 8005786:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005788:	07da      	lsls	r2, r3, #31
 800578a:	4605      	mov	r5, r0
 800578c:	d4e4      	bmi.n	8005758 <_fflush_r+0xc>
 800578e:	89a3      	ldrh	r3, [r4, #12]
 8005790:	059b      	lsls	r3, r3, #22
 8005792:	d4e1      	bmi.n	8005758 <_fflush_r+0xc>
 8005794:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005796:	f000 f9db 	bl	8005b50 <__retarget_lock_release_recursive>
 800579a:	e7dd      	b.n	8005758 <_fflush_r+0xc>

0800579c <fflush>:
 800579c:	4601      	mov	r1, r0
 800579e:	b920      	cbnz	r0, 80057aa <fflush+0xe>
 80057a0:	4a04      	ldr	r2, [pc, #16]	@ (80057b4 <fflush+0x18>)
 80057a2:	4905      	ldr	r1, [pc, #20]	@ (80057b8 <fflush+0x1c>)
 80057a4:	4805      	ldr	r0, [pc, #20]	@ (80057bc <fflush+0x20>)
 80057a6:	f000 b8b1 	b.w	800590c <_fwalk_sglue>
 80057aa:	4b05      	ldr	r3, [pc, #20]	@ (80057c0 <fflush+0x24>)
 80057ac:	6818      	ldr	r0, [r3, #0]
 80057ae:	f7ff bfcd 	b.w	800574c <_fflush_r>
 80057b2:	bf00      	nop
 80057b4:	20000028 	.word	0x20000028
 80057b8:	0800574d 	.word	0x0800574d
 80057bc:	20000038 	.word	0x20000038
 80057c0:	20000034 	.word	0x20000034

080057c4 <std>:
 80057c4:	2300      	movs	r3, #0
 80057c6:	b510      	push	{r4, lr}
 80057c8:	4604      	mov	r4, r0
 80057ca:	e9c0 3300 	strd	r3, r3, [r0]
 80057ce:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80057d2:	6083      	str	r3, [r0, #8]
 80057d4:	8181      	strh	r1, [r0, #12]
 80057d6:	6643      	str	r3, [r0, #100]	@ 0x64
 80057d8:	81c2      	strh	r2, [r0, #14]
 80057da:	6183      	str	r3, [r0, #24]
 80057dc:	4619      	mov	r1, r3
 80057de:	2208      	movs	r2, #8
 80057e0:	305c      	adds	r0, #92	@ 0x5c
 80057e2:	f000 f93a 	bl	8005a5a <memset>
 80057e6:	4b0d      	ldr	r3, [pc, #52]	@ (800581c <std+0x58>)
 80057e8:	6263      	str	r3, [r4, #36]	@ 0x24
 80057ea:	4b0d      	ldr	r3, [pc, #52]	@ (8005820 <std+0x5c>)
 80057ec:	62a3      	str	r3, [r4, #40]	@ 0x28
 80057ee:	4b0d      	ldr	r3, [pc, #52]	@ (8005824 <std+0x60>)
 80057f0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80057f2:	4b0d      	ldr	r3, [pc, #52]	@ (8005828 <std+0x64>)
 80057f4:	6323      	str	r3, [r4, #48]	@ 0x30
 80057f6:	4b0d      	ldr	r3, [pc, #52]	@ (800582c <std+0x68>)
 80057f8:	6224      	str	r4, [r4, #32]
 80057fa:	429c      	cmp	r4, r3
 80057fc:	d006      	beq.n	800580c <std+0x48>
 80057fe:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005802:	4294      	cmp	r4, r2
 8005804:	d002      	beq.n	800580c <std+0x48>
 8005806:	33d0      	adds	r3, #208	@ 0xd0
 8005808:	429c      	cmp	r4, r3
 800580a:	d105      	bne.n	8005818 <std+0x54>
 800580c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005810:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005814:	f000 b99a 	b.w	8005b4c <__retarget_lock_init_recursive>
 8005818:	bd10      	pop	{r4, pc}
 800581a:	bf00      	nop
 800581c:	080059d5 	.word	0x080059d5
 8005820:	080059f7 	.word	0x080059f7
 8005824:	08005a2f 	.word	0x08005a2f
 8005828:	08005a53 	.word	0x08005a53
 800582c:	200046f4 	.word	0x200046f4

08005830 <stdio_exit_handler>:
 8005830:	4a02      	ldr	r2, [pc, #8]	@ (800583c <stdio_exit_handler+0xc>)
 8005832:	4903      	ldr	r1, [pc, #12]	@ (8005840 <stdio_exit_handler+0x10>)
 8005834:	4803      	ldr	r0, [pc, #12]	@ (8005844 <stdio_exit_handler+0x14>)
 8005836:	f000 b869 	b.w	800590c <_fwalk_sglue>
 800583a:	bf00      	nop
 800583c:	20000028 	.word	0x20000028
 8005840:	0800574d 	.word	0x0800574d
 8005844:	20000038 	.word	0x20000038

08005848 <cleanup_stdio>:
 8005848:	6841      	ldr	r1, [r0, #4]
 800584a:	4b0c      	ldr	r3, [pc, #48]	@ (800587c <cleanup_stdio+0x34>)
 800584c:	4299      	cmp	r1, r3
 800584e:	b510      	push	{r4, lr}
 8005850:	4604      	mov	r4, r0
 8005852:	d001      	beq.n	8005858 <cleanup_stdio+0x10>
 8005854:	f7ff ff7a 	bl	800574c <_fflush_r>
 8005858:	68a1      	ldr	r1, [r4, #8]
 800585a:	4b09      	ldr	r3, [pc, #36]	@ (8005880 <cleanup_stdio+0x38>)
 800585c:	4299      	cmp	r1, r3
 800585e:	d002      	beq.n	8005866 <cleanup_stdio+0x1e>
 8005860:	4620      	mov	r0, r4
 8005862:	f7ff ff73 	bl	800574c <_fflush_r>
 8005866:	68e1      	ldr	r1, [r4, #12]
 8005868:	4b06      	ldr	r3, [pc, #24]	@ (8005884 <cleanup_stdio+0x3c>)
 800586a:	4299      	cmp	r1, r3
 800586c:	d004      	beq.n	8005878 <cleanup_stdio+0x30>
 800586e:	4620      	mov	r0, r4
 8005870:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005874:	f7ff bf6a 	b.w	800574c <_fflush_r>
 8005878:	bd10      	pop	{r4, pc}
 800587a:	bf00      	nop
 800587c:	200046f4 	.word	0x200046f4
 8005880:	2000475c 	.word	0x2000475c
 8005884:	200047c4 	.word	0x200047c4

08005888 <global_stdio_init.part.0>:
 8005888:	b510      	push	{r4, lr}
 800588a:	4b0b      	ldr	r3, [pc, #44]	@ (80058b8 <global_stdio_init.part.0+0x30>)
 800588c:	4c0b      	ldr	r4, [pc, #44]	@ (80058bc <global_stdio_init.part.0+0x34>)
 800588e:	4a0c      	ldr	r2, [pc, #48]	@ (80058c0 <global_stdio_init.part.0+0x38>)
 8005890:	601a      	str	r2, [r3, #0]
 8005892:	4620      	mov	r0, r4
 8005894:	2200      	movs	r2, #0
 8005896:	2104      	movs	r1, #4
 8005898:	f7ff ff94 	bl	80057c4 <std>
 800589c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80058a0:	2201      	movs	r2, #1
 80058a2:	2109      	movs	r1, #9
 80058a4:	f7ff ff8e 	bl	80057c4 <std>
 80058a8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80058ac:	2202      	movs	r2, #2
 80058ae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80058b2:	2112      	movs	r1, #18
 80058b4:	f7ff bf86 	b.w	80057c4 <std>
 80058b8:	2000482c 	.word	0x2000482c
 80058bc:	200046f4 	.word	0x200046f4
 80058c0:	08005831 	.word	0x08005831

080058c4 <__sfp_lock_acquire>:
 80058c4:	4801      	ldr	r0, [pc, #4]	@ (80058cc <__sfp_lock_acquire+0x8>)
 80058c6:	f000 b942 	b.w	8005b4e <__retarget_lock_acquire_recursive>
 80058ca:	bf00      	nop
 80058cc:	20004835 	.word	0x20004835

080058d0 <__sfp_lock_release>:
 80058d0:	4801      	ldr	r0, [pc, #4]	@ (80058d8 <__sfp_lock_release+0x8>)
 80058d2:	f000 b93d 	b.w	8005b50 <__retarget_lock_release_recursive>
 80058d6:	bf00      	nop
 80058d8:	20004835 	.word	0x20004835

080058dc <__sinit>:
 80058dc:	b510      	push	{r4, lr}
 80058de:	4604      	mov	r4, r0
 80058e0:	f7ff fff0 	bl	80058c4 <__sfp_lock_acquire>
 80058e4:	6a23      	ldr	r3, [r4, #32]
 80058e6:	b11b      	cbz	r3, 80058f0 <__sinit+0x14>
 80058e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80058ec:	f7ff bff0 	b.w	80058d0 <__sfp_lock_release>
 80058f0:	4b04      	ldr	r3, [pc, #16]	@ (8005904 <__sinit+0x28>)
 80058f2:	6223      	str	r3, [r4, #32]
 80058f4:	4b04      	ldr	r3, [pc, #16]	@ (8005908 <__sinit+0x2c>)
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d1f5      	bne.n	80058e8 <__sinit+0xc>
 80058fc:	f7ff ffc4 	bl	8005888 <global_stdio_init.part.0>
 8005900:	e7f2      	b.n	80058e8 <__sinit+0xc>
 8005902:	bf00      	nop
 8005904:	08005849 	.word	0x08005849
 8005908:	2000482c 	.word	0x2000482c

0800590c <_fwalk_sglue>:
 800590c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005910:	4607      	mov	r7, r0
 8005912:	4688      	mov	r8, r1
 8005914:	4614      	mov	r4, r2
 8005916:	2600      	movs	r6, #0
 8005918:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800591c:	f1b9 0901 	subs.w	r9, r9, #1
 8005920:	d505      	bpl.n	800592e <_fwalk_sglue+0x22>
 8005922:	6824      	ldr	r4, [r4, #0]
 8005924:	2c00      	cmp	r4, #0
 8005926:	d1f7      	bne.n	8005918 <_fwalk_sglue+0xc>
 8005928:	4630      	mov	r0, r6
 800592a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800592e:	89ab      	ldrh	r3, [r5, #12]
 8005930:	2b01      	cmp	r3, #1
 8005932:	d907      	bls.n	8005944 <_fwalk_sglue+0x38>
 8005934:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005938:	3301      	adds	r3, #1
 800593a:	d003      	beq.n	8005944 <_fwalk_sglue+0x38>
 800593c:	4629      	mov	r1, r5
 800593e:	4638      	mov	r0, r7
 8005940:	47c0      	blx	r8
 8005942:	4306      	orrs	r6, r0
 8005944:	3568      	adds	r5, #104	@ 0x68
 8005946:	e7e9      	b.n	800591c <_fwalk_sglue+0x10>

08005948 <iprintf>:
 8005948:	b40f      	push	{r0, r1, r2, r3}
 800594a:	b507      	push	{r0, r1, r2, lr}
 800594c:	4906      	ldr	r1, [pc, #24]	@ (8005968 <iprintf+0x20>)
 800594e:	ab04      	add	r3, sp, #16
 8005950:	6808      	ldr	r0, [r1, #0]
 8005952:	f853 2b04 	ldr.w	r2, [r3], #4
 8005956:	6881      	ldr	r1, [r0, #8]
 8005958:	9301      	str	r3, [sp, #4]
 800595a:	f000 fb83 	bl	8006064 <_vfiprintf_r>
 800595e:	b003      	add	sp, #12
 8005960:	f85d eb04 	ldr.w	lr, [sp], #4
 8005964:	b004      	add	sp, #16
 8005966:	4770      	bx	lr
 8005968:	20000034 	.word	0x20000034

0800596c <sniprintf>:
 800596c:	b40c      	push	{r2, r3}
 800596e:	b530      	push	{r4, r5, lr}
 8005970:	4b17      	ldr	r3, [pc, #92]	@ (80059d0 <sniprintf+0x64>)
 8005972:	1e0c      	subs	r4, r1, #0
 8005974:	681d      	ldr	r5, [r3, #0]
 8005976:	b09d      	sub	sp, #116	@ 0x74
 8005978:	da08      	bge.n	800598c <sniprintf+0x20>
 800597a:	238b      	movs	r3, #139	@ 0x8b
 800597c:	602b      	str	r3, [r5, #0]
 800597e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005982:	b01d      	add	sp, #116	@ 0x74
 8005984:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005988:	b002      	add	sp, #8
 800598a:	4770      	bx	lr
 800598c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8005990:	f8ad 3014 	strh.w	r3, [sp, #20]
 8005994:	bf14      	ite	ne
 8005996:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 800599a:	4623      	moveq	r3, r4
 800599c:	9304      	str	r3, [sp, #16]
 800599e:	9307      	str	r3, [sp, #28]
 80059a0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80059a4:	9002      	str	r0, [sp, #8]
 80059a6:	9006      	str	r0, [sp, #24]
 80059a8:	f8ad 3016 	strh.w	r3, [sp, #22]
 80059ac:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80059ae:	ab21      	add	r3, sp, #132	@ 0x84
 80059b0:	a902      	add	r1, sp, #8
 80059b2:	4628      	mov	r0, r5
 80059b4:	9301      	str	r3, [sp, #4]
 80059b6:	f000 fa2f 	bl	8005e18 <_svfiprintf_r>
 80059ba:	1c43      	adds	r3, r0, #1
 80059bc:	bfbc      	itt	lt
 80059be:	238b      	movlt	r3, #139	@ 0x8b
 80059c0:	602b      	strlt	r3, [r5, #0]
 80059c2:	2c00      	cmp	r4, #0
 80059c4:	d0dd      	beq.n	8005982 <sniprintf+0x16>
 80059c6:	9b02      	ldr	r3, [sp, #8]
 80059c8:	2200      	movs	r2, #0
 80059ca:	701a      	strb	r2, [r3, #0]
 80059cc:	e7d9      	b.n	8005982 <sniprintf+0x16>
 80059ce:	bf00      	nop
 80059d0:	20000034 	.word	0x20000034

080059d4 <__sread>:
 80059d4:	b510      	push	{r4, lr}
 80059d6:	460c      	mov	r4, r1
 80059d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80059dc:	f000 f868 	bl	8005ab0 <_read_r>
 80059e0:	2800      	cmp	r0, #0
 80059e2:	bfab      	itete	ge
 80059e4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80059e6:	89a3      	ldrhlt	r3, [r4, #12]
 80059e8:	181b      	addge	r3, r3, r0
 80059ea:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80059ee:	bfac      	ite	ge
 80059f0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80059f2:	81a3      	strhlt	r3, [r4, #12]
 80059f4:	bd10      	pop	{r4, pc}

080059f6 <__swrite>:
 80059f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80059fa:	461f      	mov	r7, r3
 80059fc:	898b      	ldrh	r3, [r1, #12]
 80059fe:	05db      	lsls	r3, r3, #23
 8005a00:	4605      	mov	r5, r0
 8005a02:	460c      	mov	r4, r1
 8005a04:	4616      	mov	r6, r2
 8005a06:	d505      	bpl.n	8005a14 <__swrite+0x1e>
 8005a08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005a0c:	2302      	movs	r3, #2
 8005a0e:	2200      	movs	r2, #0
 8005a10:	f000 f83c 	bl	8005a8c <_lseek_r>
 8005a14:	89a3      	ldrh	r3, [r4, #12]
 8005a16:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005a1a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005a1e:	81a3      	strh	r3, [r4, #12]
 8005a20:	4632      	mov	r2, r6
 8005a22:	463b      	mov	r3, r7
 8005a24:	4628      	mov	r0, r5
 8005a26:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005a2a:	f000 b853 	b.w	8005ad4 <_write_r>

08005a2e <__sseek>:
 8005a2e:	b510      	push	{r4, lr}
 8005a30:	460c      	mov	r4, r1
 8005a32:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005a36:	f000 f829 	bl	8005a8c <_lseek_r>
 8005a3a:	1c43      	adds	r3, r0, #1
 8005a3c:	89a3      	ldrh	r3, [r4, #12]
 8005a3e:	bf15      	itete	ne
 8005a40:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005a42:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005a46:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005a4a:	81a3      	strheq	r3, [r4, #12]
 8005a4c:	bf18      	it	ne
 8005a4e:	81a3      	strhne	r3, [r4, #12]
 8005a50:	bd10      	pop	{r4, pc}

08005a52 <__sclose>:
 8005a52:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005a56:	f000 b809 	b.w	8005a6c <_close_r>

08005a5a <memset>:
 8005a5a:	4402      	add	r2, r0
 8005a5c:	4603      	mov	r3, r0
 8005a5e:	4293      	cmp	r3, r2
 8005a60:	d100      	bne.n	8005a64 <memset+0xa>
 8005a62:	4770      	bx	lr
 8005a64:	f803 1b01 	strb.w	r1, [r3], #1
 8005a68:	e7f9      	b.n	8005a5e <memset+0x4>
	...

08005a6c <_close_r>:
 8005a6c:	b538      	push	{r3, r4, r5, lr}
 8005a6e:	4d06      	ldr	r5, [pc, #24]	@ (8005a88 <_close_r+0x1c>)
 8005a70:	2300      	movs	r3, #0
 8005a72:	4604      	mov	r4, r0
 8005a74:	4608      	mov	r0, r1
 8005a76:	602b      	str	r3, [r5, #0]
 8005a78:	f7ff fc20 	bl	80052bc <_close>
 8005a7c:	1c43      	adds	r3, r0, #1
 8005a7e:	d102      	bne.n	8005a86 <_close_r+0x1a>
 8005a80:	682b      	ldr	r3, [r5, #0]
 8005a82:	b103      	cbz	r3, 8005a86 <_close_r+0x1a>
 8005a84:	6023      	str	r3, [r4, #0]
 8005a86:	bd38      	pop	{r3, r4, r5, pc}
 8005a88:	20004830 	.word	0x20004830

08005a8c <_lseek_r>:
 8005a8c:	b538      	push	{r3, r4, r5, lr}
 8005a8e:	4d07      	ldr	r5, [pc, #28]	@ (8005aac <_lseek_r+0x20>)
 8005a90:	4604      	mov	r4, r0
 8005a92:	4608      	mov	r0, r1
 8005a94:	4611      	mov	r1, r2
 8005a96:	2200      	movs	r2, #0
 8005a98:	602a      	str	r2, [r5, #0]
 8005a9a:	461a      	mov	r2, r3
 8005a9c:	f7ff fbcf 	bl	800523e <_lseek>
 8005aa0:	1c43      	adds	r3, r0, #1
 8005aa2:	d102      	bne.n	8005aaa <_lseek_r+0x1e>
 8005aa4:	682b      	ldr	r3, [r5, #0]
 8005aa6:	b103      	cbz	r3, 8005aaa <_lseek_r+0x1e>
 8005aa8:	6023      	str	r3, [r4, #0]
 8005aaa:	bd38      	pop	{r3, r4, r5, pc}
 8005aac:	20004830 	.word	0x20004830

08005ab0 <_read_r>:
 8005ab0:	b538      	push	{r3, r4, r5, lr}
 8005ab2:	4d07      	ldr	r5, [pc, #28]	@ (8005ad0 <_read_r+0x20>)
 8005ab4:	4604      	mov	r4, r0
 8005ab6:	4608      	mov	r0, r1
 8005ab8:	4611      	mov	r1, r2
 8005aba:	2200      	movs	r2, #0
 8005abc:	602a      	str	r2, [r5, #0]
 8005abe:	461a      	mov	r2, r3
 8005ac0:	f7ff fb67 	bl	8005192 <_read>
 8005ac4:	1c43      	adds	r3, r0, #1
 8005ac6:	d102      	bne.n	8005ace <_read_r+0x1e>
 8005ac8:	682b      	ldr	r3, [r5, #0]
 8005aca:	b103      	cbz	r3, 8005ace <_read_r+0x1e>
 8005acc:	6023      	str	r3, [r4, #0]
 8005ace:	bd38      	pop	{r3, r4, r5, pc}
 8005ad0:	20004830 	.word	0x20004830

08005ad4 <_write_r>:
 8005ad4:	b538      	push	{r3, r4, r5, lr}
 8005ad6:	4d07      	ldr	r5, [pc, #28]	@ (8005af4 <_write_r+0x20>)
 8005ad8:	4604      	mov	r4, r0
 8005ada:	4608      	mov	r0, r1
 8005adc:	4611      	mov	r1, r2
 8005ade:	2200      	movs	r2, #0
 8005ae0:	602a      	str	r2, [r5, #0]
 8005ae2:	461a      	mov	r2, r3
 8005ae4:	f7ff fbbd 	bl	8005262 <_write>
 8005ae8:	1c43      	adds	r3, r0, #1
 8005aea:	d102      	bne.n	8005af2 <_write_r+0x1e>
 8005aec:	682b      	ldr	r3, [r5, #0]
 8005aee:	b103      	cbz	r3, 8005af2 <_write_r+0x1e>
 8005af0:	6023      	str	r3, [r4, #0]
 8005af2:	bd38      	pop	{r3, r4, r5, pc}
 8005af4:	20004830 	.word	0x20004830

08005af8 <__errno>:
 8005af8:	4b01      	ldr	r3, [pc, #4]	@ (8005b00 <__errno+0x8>)
 8005afa:	6818      	ldr	r0, [r3, #0]
 8005afc:	4770      	bx	lr
 8005afe:	bf00      	nop
 8005b00:	20000034 	.word	0x20000034

08005b04 <__libc_init_array>:
 8005b04:	b570      	push	{r4, r5, r6, lr}
 8005b06:	4d0d      	ldr	r5, [pc, #52]	@ (8005b3c <__libc_init_array+0x38>)
 8005b08:	4c0d      	ldr	r4, [pc, #52]	@ (8005b40 <__libc_init_array+0x3c>)
 8005b0a:	1b64      	subs	r4, r4, r5
 8005b0c:	10a4      	asrs	r4, r4, #2
 8005b0e:	2600      	movs	r6, #0
 8005b10:	42a6      	cmp	r6, r4
 8005b12:	d109      	bne.n	8005b28 <__libc_init_array+0x24>
 8005b14:	4d0b      	ldr	r5, [pc, #44]	@ (8005b44 <__libc_init_array+0x40>)
 8005b16:	4c0c      	ldr	r4, [pc, #48]	@ (8005b48 <__libc_init_array+0x44>)
 8005b18:	f000 fec2 	bl	80068a0 <_init>
 8005b1c:	1b64      	subs	r4, r4, r5
 8005b1e:	10a4      	asrs	r4, r4, #2
 8005b20:	2600      	movs	r6, #0
 8005b22:	42a6      	cmp	r6, r4
 8005b24:	d105      	bne.n	8005b32 <__libc_init_array+0x2e>
 8005b26:	bd70      	pop	{r4, r5, r6, pc}
 8005b28:	f855 3b04 	ldr.w	r3, [r5], #4
 8005b2c:	4798      	blx	r3
 8005b2e:	3601      	adds	r6, #1
 8005b30:	e7ee      	b.n	8005b10 <__libc_init_array+0xc>
 8005b32:	f855 3b04 	ldr.w	r3, [r5], #4
 8005b36:	4798      	blx	r3
 8005b38:	3601      	adds	r6, #1
 8005b3a:	e7f2      	b.n	8005b22 <__libc_init_array+0x1e>
 8005b3c:	08006ab8 	.word	0x08006ab8
 8005b40:	08006ab8 	.word	0x08006ab8
 8005b44:	08006ab8 	.word	0x08006ab8
 8005b48:	08006abc 	.word	0x08006abc

08005b4c <__retarget_lock_init_recursive>:
 8005b4c:	4770      	bx	lr

08005b4e <__retarget_lock_acquire_recursive>:
 8005b4e:	4770      	bx	lr

08005b50 <__retarget_lock_release_recursive>:
 8005b50:	4770      	bx	lr

08005b52 <memcpy>:
 8005b52:	440a      	add	r2, r1
 8005b54:	4291      	cmp	r1, r2
 8005b56:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8005b5a:	d100      	bne.n	8005b5e <memcpy+0xc>
 8005b5c:	4770      	bx	lr
 8005b5e:	b510      	push	{r4, lr}
 8005b60:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005b64:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005b68:	4291      	cmp	r1, r2
 8005b6a:	d1f9      	bne.n	8005b60 <memcpy+0xe>
 8005b6c:	bd10      	pop	{r4, pc}
	...

08005b70 <_free_r>:
 8005b70:	b538      	push	{r3, r4, r5, lr}
 8005b72:	4605      	mov	r5, r0
 8005b74:	2900      	cmp	r1, #0
 8005b76:	d041      	beq.n	8005bfc <_free_r+0x8c>
 8005b78:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005b7c:	1f0c      	subs	r4, r1, #4
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	bfb8      	it	lt
 8005b82:	18e4      	addlt	r4, r4, r3
 8005b84:	f000 f8e0 	bl	8005d48 <__malloc_lock>
 8005b88:	4a1d      	ldr	r2, [pc, #116]	@ (8005c00 <_free_r+0x90>)
 8005b8a:	6813      	ldr	r3, [r2, #0]
 8005b8c:	b933      	cbnz	r3, 8005b9c <_free_r+0x2c>
 8005b8e:	6063      	str	r3, [r4, #4]
 8005b90:	6014      	str	r4, [r2, #0]
 8005b92:	4628      	mov	r0, r5
 8005b94:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005b98:	f000 b8dc 	b.w	8005d54 <__malloc_unlock>
 8005b9c:	42a3      	cmp	r3, r4
 8005b9e:	d908      	bls.n	8005bb2 <_free_r+0x42>
 8005ba0:	6820      	ldr	r0, [r4, #0]
 8005ba2:	1821      	adds	r1, r4, r0
 8005ba4:	428b      	cmp	r3, r1
 8005ba6:	bf01      	itttt	eq
 8005ba8:	6819      	ldreq	r1, [r3, #0]
 8005baa:	685b      	ldreq	r3, [r3, #4]
 8005bac:	1809      	addeq	r1, r1, r0
 8005bae:	6021      	streq	r1, [r4, #0]
 8005bb0:	e7ed      	b.n	8005b8e <_free_r+0x1e>
 8005bb2:	461a      	mov	r2, r3
 8005bb4:	685b      	ldr	r3, [r3, #4]
 8005bb6:	b10b      	cbz	r3, 8005bbc <_free_r+0x4c>
 8005bb8:	42a3      	cmp	r3, r4
 8005bba:	d9fa      	bls.n	8005bb2 <_free_r+0x42>
 8005bbc:	6811      	ldr	r1, [r2, #0]
 8005bbe:	1850      	adds	r0, r2, r1
 8005bc0:	42a0      	cmp	r0, r4
 8005bc2:	d10b      	bne.n	8005bdc <_free_r+0x6c>
 8005bc4:	6820      	ldr	r0, [r4, #0]
 8005bc6:	4401      	add	r1, r0
 8005bc8:	1850      	adds	r0, r2, r1
 8005bca:	4283      	cmp	r3, r0
 8005bcc:	6011      	str	r1, [r2, #0]
 8005bce:	d1e0      	bne.n	8005b92 <_free_r+0x22>
 8005bd0:	6818      	ldr	r0, [r3, #0]
 8005bd2:	685b      	ldr	r3, [r3, #4]
 8005bd4:	6053      	str	r3, [r2, #4]
 8005bd6:	4408      	add	r0, r1
 8005bd8:	6010      	str	r0, [r2, #0]
 8005bda:	e7da      	b.n	8005b92 <_free_r+0x22>
 8005bdc:	d902      	bls.n	8005be4 <_free_r+0x74>
 8005bde:	230c      	movs	r3, #12
 8005be0:	602b      	str	r3, [r5, #0]
 8005be2:	e7d6      	b.n	8005b92 <_free_r+0x22>
 8005be4:	6820      	ldr	r0, [r4, #0]
 8005be6:	1821      	adds	r1, r4, r0
 8005be8:	428b      	cmp	r3, r1
 8005bea:	bf04      	itt	eq
 8005bec:	6819      	ldreq	r1, [r3, #0]
 8005bee:	685b      	ldreq	r3, [r3, #4]
 8005bf0:	6063      	str	r3, [r4, #4]
 8005bf2:	bf04      	itt	eq
 8005bf4:	1809      	addeq	r1, r1, r0
 8005bf6:	6021      	streq	r1, [r4, #0]
 8005bf8:	6054      	str	r4, [r2, #4]
 8005bfa:	e7ca      	b.n	8005b92 <_free_r+0x22>
 8005bfc:	bd38      	pop	{r3, r4, r5, pc}
 8005bfe:	bf00      	nop
 8005c00:	2000483c 	.word	0x2000483c

08005c04 <sbrk_aligned>:
 8005c04:	b570      	push	{r4, r5, r6, lr}
 8005c06:	4e0f      	ldr	r6, [pc, #60]	@ (8005c44 <sbrk_aligned+0x40>)
 8005c08:	460c      	mov	r4, r1
 8005c0a:	6831      	ldr	r1, [r6, #0]
 8005c0c:	4605      	mov	r5, r0
 8005c0e:	b911      	cbnz	r1, 8005c16 <sbrk_aligned+0x12>
 8005c10:	f000 fd7c 	bl	800670c <_sbrk_r>
 8005c14:	6030      	str	r0, [r6, #0]
 8005c16:	4621      	mov	r1, r4
 8005c18:	4628      	mov	r0, r5
 8005c1a:	f000 fd77 	bl	800670c <_sbrk_r>
 8005c1e:	1c43      	adds	r3, r0, #1
 8005c20:	d103      	bne.n	8005c2a <sbrk_aligned+0x26>
 8005c22:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8005c26:	4620      	mov	r0, r4
 8005c28:	bd70      	pop	{r4, r5, r6, pc}
 8005c2a:	1cc4      	adds	r4, r0, #3
 8005c2c:	f024 0403 	bic.w	r4, r4, #3
 8005c30:	42a0      	cmp	r0, r4
 8005c32:	d0f8      	beq.n	8005c26 <sbrk_aligned+0x22>
 8005c34:	1a21      	subs	r1, r4, r0
 8005c36:	4628      	mov	r0, r5
 8005c38:	f000 fd68 	bl	800670c <_sbrk_r>
 8005c3c:	3001      	adds	r0, #1
 8005c3e:	d1f2      	bne.n	8005c26 <sbrk_aligned+0x22>
 8005c40:	e7ef      	b.n	8005c22 <sbrk_aligned+0x1e>
 8005c42:	bf00      	nop
 8005c44:	20004838 	.word	0x20004838

08005c48 <_malloc_r>:
 8005c48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005c4c:	1ccd      	adds	r5, r1, #3
 8005c4e:	f025 0503 	bic.w	r5, r5, #3
 8005c52:	3508      	adds	r5, #8
 8005c54:	2d0c      	cmp	r5, #12
 8005c56:	bf38      	it	cc
 8005c58:	250c      	movcc	r5, #12
 8005c5a:	2d00      	cmp	r5, #0
 8005c5c:	4606      	mov	r6, r0
 8005c5e:	db01      	blt.n	8005c64 <_malloc_r+0x1c>
 8005c60:	42a9      	cmp	r1, r5
 8005c62:	d904      	bls.n	8005c6e <_malloc_r+0x26>
 8005c64:	230c      	movs	r3, #12
 8005c66:	6033      	str	r3, [r6, #0]
 8005c68:	2000      	movs	r0, #0
 8005c6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005c6e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005d44 <_malloc_r+0xfc>
 8005c72:	f000 f869 	bl	8005d48 <__malloc_lock>
 8005c76:	f8d8 3000 	ldr.w	r3, [r8]
 8005c7a:	461c      	mov	r4, r3
 8005c7c:	bb44      	cbnz	r4, 8005cd0 <_malloc_r+0x88>
 8005c7e:	4629      	mov	r1, r5
 8005c80:	4630      	mov	r0, r6
 8005c82:	f7ff ffbf 	bl	8005c04 <sbrk_aligned>
 8005c86:	1c43      	adds	r3, r0, #1
 8005c88:	4604      	mov	r4, r0
 8005c8a:	d158      	bne.n	8005d3e <_malloc_r+0xf6>
 8005c8c:	f8d8 4000 	ldr.w	r4, [r8]
 8005c90:	4627      	mov	r7, r4
 8005c92:	2f00      	cmp	r7, #0
 8005c94:	d143      	bne.n	8005d1e <_malloc_r+0xd6>
 8005c96:	2c00      	cmp	r4, #0
 8005c98:	d04b      	beq.n	8005d32 <_malloc_r+0xea>
 8005c9a:	6823      	ldr	r3, [r4, #0]
 8005c9c:	4639      	mov	r1, r7
 8005c9e:	4630      	mov	r0, r6
 8005ca0:	eb04 0903 	add.w	r9, r4, r3
 8005ca4:	f000 fd32 	bl	800670c <_sbrk_r>
 8005ca8:	4581      	cmp	r9, r0
 8005caa:	d142      	bne.n	8005d32 <_malloc_r+0xea>
 8005cac:	6821      	ldr	r1, [r4, #0]
 8005cae:	1a6d      	subs	r5, r5, r1
 8005cb0:	4629      	mov	r1, r5
 8005cb2:	4630      	mov	r0, r6
 8005cb4:	f7ff ffa6 	bl	8005c04 <sbrk_aligned>
 8005cb8:	3001      	adds	r0, #1
 8005cba:	d03a      	beq.n	8005d32 <_malloc_r+0xea>
 8005cbc:	6823      	ldr	r3, [r4, #0]
 8005cbe:	442b      	add	r3, r5
 8005cc0:	6023      	str	r3, [r4, #0]
 8005cc2:	f8d8 3000 	ldr.w	r3, [r8]
 8005cc6:	685a      	ldr	r2, [r3, #4]
 8005cc8:	bb62      	cbnz	r2, 8005d24 <_malloc_r+0xdc>
 8005cca:	f8c8 7000 	str.w	r7, [r8]
 8005cce:	e00f      	b.n	8005cf0 <_malloc_r+0xa8>
 8005cd0:	6822      	ldr	r2, [r4, #0]
 8005cd2:	1b52      	subs	r2, r2, r5
 8005cd4:	d420      	bmi.n	8005d18 <_malloc_r+0xd0>
 8005cd6:	2a0b      	cmp	r2, #11
 8005cd8:	d917      	bls.n	8005d0a <_malloc_r+0xc2>
 8005cda:	1961      	adds	r1, r4, r5
 8005cdc:	42a3      	cmp	r3, r4
 8005cde:	6025      	str	r5, [r4, #0]
 8005ce0:	bf18      	it	ne
 8005ce2:	6059      	strne	r1, [r3, #4]
 8005ce4:	6863      	ldr	r3, [r4, #4]
 8005ce6:	bf08      	it	eq
 8005ce8:	f8c8 1000 	streq.w	r1, [r8]
 8005cec:	5162      	str	r2, [r4, r5]
 8005cee:	604b      	str	r3, [r1, #4]
 8005cf0:	4630      	mov	r0, r6
 8005cf2:	f000 f82f 	bl	8005d54 <__malloc_unlock>
 8005cf6:	f104 000b 	add.w	r0, r4, #11
 8005cfa:	1d23      	adds	r3, r4, #4
 8005cfc:	f020 0007 	bic.w	r0, r0, #7
 8005d00:	1ac2      	subs	r2, r0, r3
 8005d02:	bf1c      	itt	ne
 8005d04:	1a1b      	subne	r3, r3, r0
 8005d06:	50a3      	strne	r3, [r4, r2]
 8005d08:	e7af      	b.n	8005c6a <_malloc_r+0x22>
 8005d0a:	6862      	ldr	r2, [r4, #4]
 8005d0c:	42a3      	cmp	r3, r4
 8005d0e:	bf0c      	ite	eq
 8005d10:	f8c8 2000 	streq.w	r2, [r8]
 8005d14:	605a      	strne	r2, [r3, #4]
 8005d16:	e7eb      	b.n	8005cf0 <_malloc_r+0xa8>
 8005d18:	4623      	mov	r3, r4
 8005d1a:	6864      	ldr	r4, [r4, #4]
 8005d1c:	e7ae      	b.n	8005c7c <_malloc_r+0x34>
 8005d1e:	463c      	mov	r4, r7
 8005d20:	687f      	ldr	r7, [r7, #4]
 8005d22:	e7b6      	b.n	8005c92 <_malloc_r+0x4a>
 8005d24:	461a      	mov	r2, r3
 8005d26:	685b      	ldr	r3, [r3, #4]
 8005d28:	42a3      	cmp	r3, r4
 8005d2a:	d1fb      	bne.n	8005d24 <_malloc_r+0xdc>
 8005d2c:	2300      	movs	r3, #0
 8005d2e:	6053      	str	r3, [r2, #4]
 8005d30:	e7de      	b.n	8005cf0 <_malloc_r+0xa8>
 8005d32:	230c      	movs	r3, #12
 8005d34:	6033      	str	r3, [r6, #0]
 8005d36:	4630      	mov	r0, r6
 8005d38:	f000 f80c 	bl	8005d54 <__malloc_unlock>
 8005d3c:	e794      	b.n	8005c68 <_malloc_r+0x20>
 8005d3e:	6005      	str	r5, [r0, #0]
 8005d40:	e7d6      	b.n	8005cf0 <_malloc_r+0xa8>
 8005d42:	bf00      	nop
 8005d44:	2000483c 	.word	0x2000483c

08005d48 <__malloc_lock>:
 8005d48:	4801      	ldr	r0, [pc, #4]	@ (8005d50 <__malloc_lock+0x8>)
 8005d4a:	f7ff bf00 	b.w	8005b4e <__retarget_lock_acquire_recursive>
 8005d4e:	bf00      	nop
 8005d50:	20004834 	.word	0x20004834

08005d54 <__malloc_unlock>:
 8005d54:	4801      	ldr	r0, [pc, #4]	@ (8005d5c <__malloc_unlock+0x8>)
 8005d56:	f7ff befb 	b.w	8005b50 <__retarget_lock_release_recursive>
 8005d5a:	bf00      	nop
 8005d5c:	20004834 	.word	0x20004834

08005d60 <__ssputs_r>:
 8005d60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005d64:	688e      	ldr	r6, [r1, #8]
 8005d66:	461f      	mov	r7, r3
 8005d68:	42be      	cmp	r6, r7
 8005d6a:	680b      	ldr	r3, [r1, #0]
 8005d6c:	4682      	mov	sl, r0
 8005d6e:	460c      	mov	r4, r1
 8005d70:	4690      	mov	r8, r2
 8005d72:	d82d      	bhi.n	8005dd0 <__ssputs_r+0x70>
 8005d74:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005d78:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005d7c:	d026      	beq.n	8005dcc <__ssputs_r+0x6c>
 8005d7e:	6965      	ldr	r5, [r4, #20]
 8005d80:	6909      	ldr	r1, [r1, #16]
 8005d82:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005d86:	eba3 0901 	sub.w	r9, r3, r1
 8005d8a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005d8e:	1c7b      	adds	r3, r7, #1
 8005d90:	444b      	add	r3, r9
 8005d92:	106d      	asrs	r5, r5, #1
 8005d94:	429d      	cmp	r5, r3
 8005d96:	bf38      	it	cc
 8005d98:	461d      	movcc	r5, r3
 8005d9a:	0553      	lsls	r3, r2, #21
 8005d9c:	d527      	bpl.n	8005dee <__ssputs_r+0x8e>
 8005d9e:	4629      	mov	r1, r5
 8005da0:	f7ff ff52 	bl	8005c48 <_malloc_r>
 8005da4:	4606      	mov	r6, r0
 8005da6:	b360      	cbz	r0, 8005e02 <__ssputs_r+0xa2>
 8005da8:	6921      	ldr	r1, [r4, #16]
 8005daa:	464a      	mov	r2, r9
 8005dac:	f7ff fed1 	bl	8005b52 <memcpy>
 8005db0:	89a3      	ldrh	r3, [r4, #12]
 8005db2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8005db6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005dba:	81a3      	strh	r3, [r4, #12]
 8005dbc:	6126      	str	r6, [r4, #16]
 8005dbe:	6165      	str	r5, [r4, #20]
 8005dc0:	444e      	add	r6, r9
 8005dc2:	eba5 0509 	sub.w	r5, r5, r9
 8005dc6:	6026      	str	r6, [r4, #0]
 8005dc8:	60a5      	str	r5, [r4, #8]
 8005dca:	463e      	mov	r6, r7
 8005dcc:	42be      	cmp	r6, r7
 8005dce:	d900      	bls.n	8005dd2 <__ssputs_r+0x72>
 8005dd0:	463e      	mov	r6, r7
 8005dd2:	6820      	ldr	r0, [r4, #0]
 8005dd4:	4632      	mov	r2, r6
 8005dd6:	4641      	mov	r1, r8
 8005dd8:	f000 fc7e 	bl	80066d8 <memmove>
 8005ddc:	68a3      	ldr	r3, [r4, #8]
 8005dde:	1b9b      	subs	r3, r3, r6
 8005de0:	60a3      	str	r3, [r4, #8]
 8005de2:	6823      	ldr	r3, [r4, #0]
 8005de4:	4433      	add	r3, r6
 8005de6:	6023      	str	r3, [r4, #0]
 8005de8:	2000      	movs	r0, #0
 8005dea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005dee:	462a      	mov	r2, r5
 8005df0:	f000 fc9c 	bl	800672c <_realloc_r>
 8005df4:	4606      	mov	r6, r0
 8005df6:	2800      	cmp	r0, #0
 8005df8:	d1e0      	bne.n	8005dbc <__ssputs_r+0x5c>
 8005dfa:	6921      	ldr	r1, [r4, #16]
 8005dfc:	4650      	mov	r0, sl
 8005dfe:	f7ff feb7 	bl	8005b70 <_free_r>
 8005e02:	230c      	movs	r3, #12
 8005e04:	f8ca 3000 	str.w	r3, [sl]
 8005e08:	89a3      	ldrh	r3, [r4, #12]
 8005e0a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005e0e:	81a3      	strh	r3, [r4, #12]
 8005e10:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005e14:	e7e9      	b.n	8005dea <__ssputs_r+0x8a>
	...

08005e18 <_svfiprintf_r>:
 8005e18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e1c:	4698      	mov	r8, r3
 8005e1e:	898b      	ldrh	r3, [r1, #12]
 8005e20:	061b      	lsls	r3, r3, #24
 8005e22:	b09d      	sub	sp, #116	@ 0x74
 8005e24:	4607      	mov	r7, r0
 8005e26:	460d      	mov	r5, r1
 8005e28:	4614      	mov	r4, r2
 8005e2a:	d510      	bpl.n	8005e4e <_svfiprintf_r+0x36>
 8005e2c:	690b      	ldr	r3, [r1, #16]
 8005e2e:	b973      	cbnz	r3, 8005e4e <_svfiprintf_r+0x36>
 8005e30:	2140      	movs	r1, #64	@ 0x40
 8005e32:	f7ff ff09 	bl	8005c48 <_malloc_r>
 8005e36:	6028      	str	r0, [r5, #0]
 8005e38:	6128      	str	r0, [r5, #16]
 8005e3a:	b930      	cbnz	r0, 8005e4a <_svfiprintf_r+0x32>
 8005e3c:	230c      	movs	r3, #12
 8005e3e:	603b      	str	r3, [r7, #0]
 8005e40:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005e44:	b01d      	add	sp, #116	@ 0x74
 8005e46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e4a:	2340      	movs	r3, #64	@ 0x40
 8005e4c:	616b      	str	r3, [r5, #20]
 8005e4e:	2300      	movs	r3, #0
 8005e50:	9309      	str	r3, [sp, #36]	@ 0x24
 8005e52:	2320      	movs	r3, #32
 8005e54:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005e58:	f8cd 800c 	str.w	r8, [sp, #12]
 8005e5c:	2330      	movs	r3, #48	@ 0x30
 8005e5e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8005ffc <_svfiprintf_r+0x1e4>
 8005e62:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005e66:	f04f 0901 	mov.w	r9, #1
 8005e6a:	4623      	mov	r3, r4
 8005e6c:	469a      	mov	sl, r3
 8005e6e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005e72:	b10a      	cbz	r2, 8005e78 <_svfiprintf_r+0x60>
 8005e74:	2a25      	cmp	r2, #37	@ 0x25
 8005e76:	d1f9      	bne.n	8005e6c <_svfiprintf_r+0x54>
 8005e78:	ebba 0b04 	subs.w	fp, sl, r4
 8005e7c:	d00b      	beq.n	8005e96 <_svfiprintf_r+0x7e>
 8005e7e:	465b      	mov	r3, fp
 8005e80:	4622      	mov	r2, r4
 8005e82:	4629      	mov	r1, r5
 8005e84:	4638      	mov	r0, r7
 8005e86:	f7ff ff6b 	bl	8005d60 <__ssputs_r>
 8005e8a:	3001      	adds	r0, #1
 8005e8c:	f000 80a7 	beq.w	8005fde <_svfiprintf_r+0x1c6>
 8005e90:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005e92:	445a      	add	r2, fp
 8005e94:	9209      	str	r2, [sp, #36]	@ 0x24
 8005e96:	f89a 3000 	ldrb.w	r3, [sl]
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	f000 809f 	beq.w	8005fde <_svfiprintf_r+0x1c6>
 8005ea0:	2300      	movs	r3, #0
 8005ea2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005ea6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005eaa:	f10a 0a01 	add.w	sl, sl, #1
 8005eae:	9304      	str	r3, [sp, #16]
 8005eb0:	9307      	str	r3, [sp, #28]
 8005eb2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005eb6:	931a      	str	r3, [sp, #104]	@ 0x68
 8005eb8:	4654      	mov	r4, sl
 8005eba:	2205      	movs	r2, #5
 8005ebc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005ec0:	484e      	ldr	r0, [pc, #312]	@ (8005ffc <_svfiprintf_r+0x1e4>)
 8005ec2:	f7fa f99d 	bl	8000200 <memchr>
 8005ec6:	9a04      	ldr	r2, [sp, #16]
 8005ec8:	b9d8      	cbnz	r0, 8005f02 <_svfiprintf_r+0xea>
 8005eca:	06d0      	lsls	r0, r2, #27
 8005ecc:	bf44      	itt	mi
 8005ece:	2320      	movmi	r3, #32
 8005ed0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005ed4:	0711      	lsls	r1, r2, #28
 8005ed6:	bf44      	itt	mi
 8005ed8:	232b      	movmi	r3, #43	@ 0x2b
 8005eda:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005ede:	f89a 3000 	ldrb.w	r3, [sl]
 8005ee2:	2b2a      	cmp	r3, #42	@ 0x2a
 8005ee4:	d015      	beq.n	8005f12 <_svfiprintf_r+0xfa>
 8005ee6:	9a07      	ldr	r2, [sp, #28]
 8005ee8:	4654      	mov	r4, sl
 8005eea:	2000      	movs	r0, #0
 8005eec:	f04f 0c0a 	mov.w	ip, #10
 8005ef0:	4621      	mov	r1, r4
 8005ef2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005ef6:	3b30      	subs	r3, #48	@ 0x30
 8005ef8:	2b09      	cmp	r3, #9
 8005efa:	d94b      	bls.n	8005f94 <_svfiprintf_r+0x17c>
 8005efc:	b1b0      	cbz	r0, 8005f2c <_svfiprintf_r+0x114>
 8005efe:	9207      	str	r2, [sp, #28]
 8005f00:	e014      	b.n	8005f2c <_svfiprintf_r+0x114>
 8005f02:	eba0 0308 	sub.w	r3, r0, r8
 8005f06:	fa09 f303 	lsl.w	r3, r9, r3
 8005f0a:	4313      	orrs	r3, r2
 8005f0c:	9304      	str	r3, [sp, #16]
 8005f0e:	46a2      	mov	sl, r4
 8005f10:	e7d2      	b.n	8005eb8 <_svfiprintf_r+0xa0>
 8005f12:	9b03      	ldr	r3, [sp, #12]
 8005f14:	1d19      	adds	r1, r3, #4
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	9103      	str	r1, [sp, #12]
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	bfbb      	ittet	lt
 8005f1e:	425b      	neglt	r3, r3
 8005f20:	f042 0202 	orrlt.w	r2, r2, #2
 8005f24:	9307      	strge	r3, [sp, #28]
 8005f26:	9307      	strlt	r3, [sp, #28]
 8005f28:	bfb8      	it	lt
 8005f2a:	9204      	strlt	r2, [sp, #16]
 8005f2c:	7823      	ldrb	r3, [r4, #0]
 8005f2e:	2b2e      	cmp	r3, #46	@ 0x2e
 8005f30:	d10a      	bne.n	8005f48 <_svfiprintf_r+0x130>
 8005f32:	7863      	ldrb	r3, [r4, #1]
 8005f34:	2b2a      	cmp	r3, #42	@ 0x2a
 8005f36:	d132      	bne.n	8005f9e <_svfiprintf_r+0x186>
 8005f38:	9b03      	ldr	r3, [sp, #12]
 8005f3a:	1d1a      	adds	r2, r3, #4
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	9203      	str	r2, [sp, #12]
 8005f40:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005f44:	3402      	adds	r4, #2
 8005f46:	9305      	str	r3, [sp, #20]
 8005f48:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800600c <_svfiprintf_r+0x1f4>
 8005f4c:	7821      	ldrb	r1, [r4, #0]
 8005f4e:	2203      	movs	r2, #3
 8005f50:	4650      	mov	r0, sl
 8005f52:	f7fa f955 	bl	8000200 <memchr>
 8005f56:	b138      	cbz	r0, 8005f68 <_svfiprintf_r+0x150>
 8005f58:	9b04      	ldr	r3, [sp, #16]
 8005f5a:	eba0 000a 	sub.w	r0, r0, sl
 8005f5e:	2240      	movs	r2, #64	@ 0x40
 8005f60:	4082      	lsls	r2, r0
 8005f62:	4313      	orrs	r3, r2
 8005f64:	3401      	adds	r4, #1
 8005f66:	9304      	str	r3, [sp, #16]
 8005f68:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005f6c:	4824      	ldr	r0, [pc, #144]	@ (8006000 <_svfiprintf_r+0x1e8>)
 8005f6e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005f72:	2206      	movs	r2, #6
 8005f74:	f7fa f944 	bl	8000200 <memchr>
 8005f78:	2800      	cmp	r0, #0
 8005f7a:	d036      	beq.n	8005fea <_svfiprintf_r+0x1d2>
 8005f7c:	4b21      	ldr	r3, [pc, #132]	@ (8006004 <_svfiprintf_r+0x1ec>)
 8005f7e:	bb1b      	cbnz	r3, 8005fc8 <_svfiprintf_r+0x1b0>
 8005f80:	9b03      	ldr	r3, [sp, #12]
 8005f82:	3307      	adds	r3, #7
 8005f84:	f023 0307 	bic.w	r3, r3, #7
 8005f88:	3308      	adds	r3, #8
 8005f8a:	9303      	str	r3, [sp, #12]
 8005f8c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f8e:	4433      	add	r3, r6
 8005f90:	9309      	str	r3, [sp, #36]	@ 0x24
 8005f92:	e76a      	b.n	8005e6a <_svfiprintf_r+0x52>
 8005f94:	fb0c 3202 	mla	r2, ip, r2, r3
 8005f98:	460c      	mov	r4, r1
 8005f9a:	2001      	movs	r0, #1
 8005f9c:	e7a8      	b.n	8005ef0 <_svfiprintf_r+0xd8>
 8005f9e:	2300      	movs	r3, #0
 8005fa0:	3401      	adds	r4, #1
 8005fa2:	9305      	str	r3, [sp, #20]
 8005fa4:	4619      	mov	r1, r3
 8005fa6:	f04f 0c0a 	mov.w	ip, #10
 8005faa:	4620      	mov	r0, r4
 8005fac:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005fb0:	3a30      	subs	r2, #48	@ 0x30
 8005fb2:	2a09      	cmp	r2, #9
 8005fb4:	d903      	bls.n	8005fbe <_svfiprintf_r+0x1a6>
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d0c6      	beq.n	8005f48 <_svfiprintf_r+0x130>
 8005fba:	9105      	str	r1, [sp, #20]
 8005fbc:	e7c4      	b.n	8005f48 <_svfiprintf_r+0x130>
 8005fbe:	fb0c 2101 	mla	r1, ip, r1, r2
 8005fc2:	4604      	mov	r4, r0
 8005fc4:	2301      	movs	r3, #1
 8005fc6:	e7f0      	b.n	8005faa <_svfiprintf_r+0x192>
 8005fc8:	ab03      	add	r3, sp, #12
 8005fca:	9300      	str	r3, [sp, #0]
 8005fcc:	462a      	mov	r2, r5
 8005fce:	4b0e      	ldr	r3, [pc, #56]	@ (8006008 <_svfiprintf_r+0x1f0>)
 8005fd0:	a904      	add	r1, sp, #16
 8005fd2:	4638      	mov	r0, r7
 8005fd4:	f3af 8000 	nop.w
 8005fd8:	1c42      	adds	r2, r0, #1
 8005fda:	4606      	mov	r6, r0
 8005fdc:	d1d6      	bne.n	8005f8c <_svfiprintf_r+0x174>
 8005fde:	89ab      	ldrh	r3, [r5, #12]
 8005fe0:	065b      	lsls	r3, r3, #25
 8005fe2:	f53f af2d 	bmi.w	8005e40 <_svfiprintf_r+0x28>
 8005fe6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005fe8:	e72c      	b.n	8005e44 <_svfiprintf_r+0x2c>
 8005fea:	ab03      	add	r3, sp, #12
 8005fec:	9300      	str	r3, [sp, #0]
 8005fee:	462a      	mov	r2, r5
 8005ff0:	4b05      	ldr	r3, [pc, #20]	@ (8006008 <_svfiprintf_r+0x1f0>)
 8005ff2:	a904      	add	r1, sp, #16
 8005ff4:	4638      	mov	r0, r7
 8005ff6:	f000 f9bb 	bl	8006370 <_printf_i>
 8005ffa:	e7ed      	b.n	8005fd8 <_svfiprintf_r+0x1c0>
 8005ffc:	08006a7a 	.word	0x08006a7a
 8006000:	08006a84 	.word	0x08006a84
 8006004:	00000000 	.word	0x00000000
 8006008:	08005d61 	.word	0x08005d61
 800600c:	08006a80 	.word	0x08006a80

08006010 <__sfputc_r>:
 8006010:	6893      	ldr	r3, [r2, #8]
 8006012:	3b01      	subs	r3, #1
 8006014:	2b00      	cmp	r3, #0
 8006016:	b410      	push	{r4}
 8006018:	6093      	str	r3, [r2, #8]
 800601a:	da08      	bge.n	800602e <__sfputc_r+0x1e>
 800601c:	6994      	ldr	r4, [r2, #24]
 800601e:	42a3      	cmp	r3, r4
 8006020:	db01      	blt.n	8006026 <__sfputc_r+0x16>
 8006022:	290a      	cmp	r1, #10
 8006024:	d103      	bne.n	800602e <__sfputc_r+0x1e>
 8006026:	f85d 4b04 	ldr.w	r4, [sp], #4
 800602a:	f000 bac1 	b.w	80065b0 <__swbuf_r>
 800602e:	6813      	ldr	r3, [r2, #0]
 8006030:	1c58      	adds	r0, r3, #1
 8006032:	6010      	str	r0, [r2, #0]
 8006034:	7019      	strb	r1, [r3, #0]
 8006036:	4608      	mov	r0, r1
 8006038:	f85d 4b04 	ldr.w	r4, [sp], #4
 800603c:	4770      	bx	lr

0800603e <__sfputs_r>:
 800603e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006040:	4606      	mov	r6, r0
 8006042:	460f      	mov	r7, r1
 8006044:	4614      	mov	r4, r2
 8006046:	18d5      	adds	r5, r2, r3
 8006048:	42ac      	cmp	r4, r5
 800604a:	d101      	bne.n	8006050 <__sfputs_r+0x12>
 800604c:	2000      	movs	r0, #0
 800604e:	e007      	b.n	8006060 <__sfputs_r+0x22>
 8006050:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006054:	463a      	mov	r2, r7
 8006056:	4630      	mov	r0, r6
 8006058:	f7ff ffda 	bl	8006010 <__sfputc_r>
 800605c:	1c43      	adds	r3, r0, #1
 800605e:	d1f3      	bne.n	8006048 <__sfputs_r+0xa>
 8006060:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006064 <_vfiprintf_r>:
 8006064:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006068:	460d      	mov	r5, r1
 800606a:	b09d      	sub	sp, #116	@ 0x74
 800606c:	4614      	mov	r4, r2
 800606e:	4698      	mov	r8, r3
 8006070:	4606      	mov	r6, r0
 8006072:	b118      	cbz	r0, 800607c <_vfiprintf_r+0x18>
 8006074:	6a03      	ldr	r3, [r0, #32]
 8006076:	b90b      	cbnz	r3, 800607c <_vfiprintf_r+0x18>
 8006078:	f7ff fc30 	bl	80058dc <__sinit>
 800607c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800607e:	07d9      	lsls	r1, r3, #31
 8006080:	d405      	bmi.n	800608e <_vfiprintf_r+0x2a>
 8006082:	89ab      	ldrh	r3, [r5, #12]
 8006084:	059a      	lsls	r2, r3, #22
 8006086:	d402      	bmi.n	800608e <_vfiprintf_r+0x2a>
 8006088:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800608a:	f7ff fd60 	bl	8005b4e <__retarget_lock_acquire_recursive>
 800608e:	89ab      	ldrh	r3, [r5, #12]
 8006090:	071b      	lsls	r3, r3, #28
 8006092:	d501      	bpl.n	8006098 <_vfiprintf_r+0x34>
 8006094:	692b      	ldr	r3, [r5, #16]
 8006096:	b99b      	cbnz	r3, 80060c0 <_vfiprintf_r+0x5c>
 8006098:	4629      	mov	r1, r5
 800609a:	4630      	mov	r0, r6
 800609c:	f000 fac6 	bl	800662c <__swsetup_r>
 80060a0:	b170      	cbz	r0, 80060c0 <_vfiprintf_r+0x5c>
 80060a2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80060a4:	07dc      	lsls	r4, r3, #31
 80060a6:	d504      	bpl.n	80060b2 <_vfiprintf_r+0x4e>
 80060a8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80060ac:	b01d      	add	sp, #116	@ 0x74
 80060ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80060b2:	89ab      	ldrh	r3, [r5, #12]
 80060b4:	0598      	lsls	r0, r3, #22
 80060b6:	d4f7      	bmi.n	80060a8 <_vfiprintf_r+0x44>
 80060b8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80060ba:	f7ff fd49 	bl	8005b50 <__retarget_lock_release_recursive>
 80060be:	e7f3      	b.n	80060a8 <_vfiprintf_r+0x44>
 80060c0:	2300      	movs	r3, #0
 80060c2:	9309      	str	r3, [sp, #36]	@ 0x24
 80060c4:	2320      	movs	r3, #32
 80060c6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80060ca:	f8cd 800c 	str.w	r8, [sp, #12]
 80060ce:	2330      	movs	r3, #48	@ 0x30
 80060d0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006280 <_vfiprintf_r+0x21c>
 80060d4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80060d8:	f04f 0901 	mov.w	r9, #1
 80060dc:	4623      	mov	r3, r4
 80060de:	469a      	mov	sl, r3
 80060e0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80060e4:	b10a      	cbz	r2, 80060ea <_vfiprintf_r+0x86>
 80060e6:	2a25      	cmp	r2, #37	@ 0x25
 80060e8:	d1f9      	bne.n	80060de <_vfiprintf_r+0x7a>
 80060ea:	ebba 0b04 	subs.w	fp, sl, r4
 80060ee:	d00b      	beq.n	8006108 <_vfiprintf_r+0xa4>
 80060f0:	465b      	mov	r3, fp
 80060f2:	4622      	mov	r2, r4
 80060f4:	4629      	mov	r1, r5
 80060f6:	4630      	mov	r0, r6
 80060f8:	f7ff ffa1 	bl	800603e <__sfputs_r>
 80060fc:	3001      	adds	r0, #1
 80060fe:	f000 80a7 	beq.w	8006250 <_vfiprintf_r+0x1ec>
 8006102:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006104:	445a      	add	r2, fp
 8006106:	9209      	str	r2, [sp, #36]	@ 0x24
 8006108:	f89a 3000 	ldrb.w	r3, [sl]
 800610c:	2b00      	cmp	r3, #0
 800610e:	f000 809f 	beq.w	8006250 <_vfiprintf_r+0x1ec>
 8006112:	2300      	movs	r3, #0
 8006114:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006118:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800611c:	f10a 0a01 	add.w	sl, sl, #1
 8006120:	9304      	str	r3, [sp, #16]
 8006122:	9307      	str	r3, [sp, #28]
 8006124:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006128:	931a      	str	r3, [sp, #104]	@ 0x68
 800612a:	4654      	mov	r4, sl
 800612c:	2205      	movs	r2, #5
 800612e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006132:	4853      	ldr	r0, [pc, #332]	@ (8006280 <_vfiprintf_r+0x21c>)
 8006134:	f7fa f864 	bl	8000200 <memchr>
 8006138:	9a04      	ldr	r2, [sp, #16]
 800613a:	b9d8      	cbnz	r0, 8006174 <_vfiprintf_r+0x110>
 800613c:	06d1      	lsls	r1, r2, #27
 800613e:	bf44      	itt	mi
 8006140:	2320      	movmi	r3, #32
 8006142:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006146:	0713      	lsls	r3, r2, #28
 8006148:	bf44      	itt	mi
 800614a:	232b      	movmi	r3, #43	@ 0x2b
 800614c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006150:	f89a 3000 	ldrb.w	r3, [sl]
 8006154:	2b2a      	cmp	r3, #42	@ 0x2a
 8006156:	d015      	beq.n	8006184 <_vfiprintf_r+0x120>
 8006158:	9a07      	ldr	r2, [sp, #28]
 800615a:	4654      	mov	r4, sl
 800615c:	2000      	movs	r0, #0
 800615e:	f04f 0c0a 	mov.w	ip, #10
 8006162:	4621      	mov	r1, r4
 8006164:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006168:	3b30      	subs	r3, #48	@ 0x30
 800616a:	2b09      	cmp	r3, #9
 800616c:	d94b      	bls.n	8006206 <_vfiprintf_r+0x1a2>
 800616e:	b1b0      	cbz	r0, 800619e <_vfiprintf_r+0x13a>
 8006170:	9207      	str	r2, [sp, #28]
 8006172:	e014      	b.n	800619e <_vfiprintf_r+0x13a>
 8006174:	eba0 0308 	sub.w	r3, r0, r8
 8006178:	fa09 f303 	lsl.w	r3, r9, r3
 800617c:	4313      	orrs	r3, r2
 800617e:	9304      	str	r3, [sp, #16]
 8006180:	46a2      	mov	sl, r4
 8006182:	e7d2      	b.n	800612a <_vfiprintf_r+0xc6>
 8006184:	9b03      	ldr	r3, [sp, #12]
 8006186:	1d19      	adds	r1, r3, #4
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	9103      	str	r1, [sp, #12]
 800618c:	2b00      	cmp	r3, #0
 800618e:	bfbb      	ittet	lt
 8006190:	425b      	neglt	r3, r3
 8006192:	f042 0202 	orrlt.w	r2, r2, #2
 8006196:	9307      	strge	r3, [sp, #28]
 8006198:	9307      	strlt	r3, [sp, #28]
 800619a:	bfb8      	it	lt
 800619c:	9204      	strlt	r2, [sp, #16]
 800619e:	7823      	ldrb	r3, [r4, #0]
 80061a0:	2b2e      	cmp	r3, #46	@ 0x2e
 80061a2:	d10a      	bne.n	80061ba <_vfiprintf_r+0x156>
 80061a4:	7863      	ldrb	r3, [r4, #1]
 80061a6:	2b2a      	cmp	r3, #42	@ 0x2a
 80061a8:	d132      	bne.n	8006210 <_vfiprintf_r+0x1ac>
 80061aa:	9b03      	ldr	r3, [sp, #12]
 80061ac:	1d1a      	adds	r2, r3, #4
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	9203      	str	r2, [sp, #12]
 80061b2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80061b6:	3402      	adds	r4, #2
 80061b8:	9305      	str	r3, [sp, #20]
 80061ba:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006290 <_vfiprintf_r+0x22c>
 80061be:	7821      	ldrb	r1, [r4, #0]
 80061c0:	2203      	movs	r2, #3
 80061c2:	4650      	mov	r0, sl
 80061c4:	f7fa f81c 	bl	8000200 <memchr>
 80061c8:	b138      	cbz	r0, 80061da <_vfiprintf_r+0x176>
 80061ca:	9b04      	ldr	r3, [sp, #16]
 80061cc:	eba0 000a 	sub.w	r0, r0, sl
 80061d0:	2240      	movs	r2, #64	@ 0x40
 80061d2:	4082      	lsls	r2, r0
 80061d4:	4313      	orrs	r3, r2
 80061d6:	3401      	adds	r4, #1
 80061d8:	9304      	str	r3, [sp, #16]
 80061da:	f814 1b01 	ldrb.w	r1, [r4], #1
 80061de:	4829      	ldr	r0, [pc, #164]	@ (8006284 <_vfiprintf_r+0x220>)
 80061e0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80061e4:	2206      	movs	r2, #6
 80061e6:	f7fa f80b 	bl	8000200 <memchr>
 80061ea:	2800      	cmp	r0, #0
 80061ec:	d03f      	beq.n	800626e <_vfiprintf_r+0x20a>
 80061ee:	4b26      	ldr	r3, [pc, #152]	@ (8006288 <_vfiprintf_r+0x224>)
 80061f0:	bb1b      	cbnz	r3, 800623a <_vfiprintf_r+0x1d6>
 80061f2:	9b03      	ldr	r3, [sp, #12]
 80061f4:	3307      	adds	r3, #7
 80061f6:	f023 0307 	bic.w	r3, r3, #7
 80061fa:	3308      	adds	r3, #8
 80061fc:	9303      	str	r3, [sp, #12]
 80061fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006200:	443b      	add	r3, r7
 8006202:	9309      	str	r3, [sp, #36]	@ 0x24
 8006204:	e76a      	b.n	80060dc <_vfiprintf_r+0x78>
 8006206:	fb0c 3202 	mla	r2, ip, r2, r3
 800620a:	460c      	mov	r4, r1
 800620c:	2001      	movs	r0, #1
 800620e:	e7a8      	b.n	8006162 <_vfiprintf_r+0xfe>
 8006210:	2300      	movs	r3, #0
 8006212:	3401      	adds	r4, #1
 8006214:	9305      	str	r3, [sp, #20]
 8006216:	4619      	mov	r1, r3
 8006218:	f04f 0c0a 	mov.w	ip, #10
 800621c:	4620      	mov	r0, r4
 800621e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006222:	3a30      	subs	r2, #48	@ 0x30
 8006224:	2a09      	cmp	r2, #9
 8006226:	d903      	bls.n	8006230 <_vfiprintf_r+0x1cc>
 8006228:	2b00      	cmp	r3, #0
 800622a:	d0c6      	beq.n	80061ba <_vfiprintf_r+0x156>
 800622c:	9105      	str	r1, [sp, #20]
 800622e:	e7c4      	b.n	80061ba <_vfiprintf_r+0x156>
 8006230:	fb0c 2101 	mla	r1, ip, r1, r2
 8006234:	4604      	mov	r4, r0
 8006236:	2301      	movs	r3, #1
 8006238:	e7f0      	b.n	800621c <_vfiprintf_r+0x1b8>
 800623a:	ab03      	add	r3, sp, #12
 800623c:	9300      	str	r3, [sp, #0]
 800623e:	462a      	mov	r2, r5
 8006240:	4b12      	ldr	r3, [pc, #72]	@ (800628c <_vfiprintf_r+0x228>)
 8006242:	a904      	add	r1, sp, #16
 8006244:	4630      	mov	r0, r6
 8006246:	f3af 8000 	nop.w
 800624a:	4607      	mov	r7, r0
 800624c:	1c78      	adds	r0, r7, #1
 800624e:	d1d6      	bne.n	80061fe <_vfiprintf_r+0x19a>
 8006250:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006252:	07d9      	lsls	r1, r3, #31
 8006254:	d405      	bmi.n	8006262 <_vfiprintf_r+0x1fe>
 8006256:	89ab      	ldrh	r3, [r5, #12]
 8006258:	059a      	lsls	r2, r3, #22
 800625a:	d402      	bmi.n	8006262 <_vfiprintf_r+0x1fe>
 800625c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800625e:	f7ff fc77 	bl	8005b50 <__retarget_lock_release_recursive>
 8006262:	89ab      	ldrh	r3, [r5, #12]
 8006264:	065b      	lsls	r3, r3, #25
 8006266:	f53f af1f 	bmi.w	80060a8 <_vfiprintf_r+0x44>
 800626a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800626c:	e71e      	b.n	80060ac <_vfiprintf_r+0x48>
 800626e:	ab03      	add	r3, sp, #12
 8006270:	9300      	str	r3, [sp, #0]
 8006272:	462a      	mov	r2, r5
 8006274:	4b05      	ldr	r3, [pc, #20]	@ (800628c <_vfiprintf_r+0x228>)
 8006276:	a904      	add	r1, sp, #16
 8006278:	4630      	mov	r0, r6
 800627a:	f000 f879 	bl	8006370 <_printf_i>
 800627e:	e7e4      	b.n	800624a <_vfiprintf_r+0x1e6>
 8006280:	08006a7a 	.word	0x08006a7a
 8006284:	08006a84 	.word	0x08006a84
 8006288:	00000000 	.word	0x00000000
 800628c:	0800603f 	.word	0x0800603f
 8006290:	08006a80 	.word	0x08006a80

08006294 <_printf_common>:
 8006294:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006298:	4616      	mov	r6, r2
 800629a:	4698      	mov	r8, r3
 800629c:	688a      	ldr	r2, [r1, #8]
 800629e:	690b      	ldr	r3, [r1, #16]
 80062a0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80062a4:	4293      	cmp	r3, r2
 80062a6:	bfb8      	it	lt
 80062a8:	4613      	movlt	r3, r2
 80062aa:	6033      	str	r3, [r6, #0]
 80062ac:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80062b0:	4607      	mov	r7, r0
 80062b2:	460c      	mov	r4, r1
 80062b4:	b10a      	cbz	r2, 80062ba <_printf_common+0x26>
 80062b6:	3301      	adds	r3, #1
 80062b8:	6033      	str	r3, [r6, #0]
 80062ba:	6823      	ldr	r3, [r4, #0]
 80062bc:	0699      	lsls	r1, r3, #26
 80062be:	bf42      	ittt	mi
 80062c0:	6833      	ldrmi	r3, [r6, #0]
 80062c2:	3302      	addmi	r3, #2
 80062c4:	6033      	strmi	r3, [r6, #0]
 80062c6:	6825      	ldr	r5, [r4, #0]
 80062c8:	f015 0506 	ands.w	r5, r5, #6
 80062cc:	d106      	bne.n	80062dc <_printf_common+0x48>
 80062ce:	f104 0a19 	add.w	sl, r4, #25
 80062d2:	68e3      	ldr	r3, [r4, #12]
 80062d4:	6832      	ldr	r2, [r6, #0]
 80062d6:	1a9b      	subs	r3, r3, r2
 80062d8:	42ab      	cmp	r3, r5
 80062da:	dc26      	bgt.n	800632a <_printf_common+0x96>
 80062dc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80062e0:	6822      	ldr	r2, [r4, #0]
 80062e2:	3b00      	subs	r3, #0
 80062e4:	bf18      	it	ne
 80062e6:	2301      	movne	r3, #1
 80062e8:	0692      	lsls	r2, r2, #26
 80062ea:	d42b      	bmi.n	8006344 <_printf_common+0xb0>
 80062ec:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80062f0:	4641      	mov	r1, r8
 80062f2:	4638      	mov	r0, r7
 80062f4:	47c8      	blx	r9
 80062f6:	3001      	adds	r0, #1
 80062f8:	d01e      	beq.n	8006338 <_printf_common+0xa4>
 80062fa:	6823      	ldr	r3, [r4, #0]
 80062fc:	6922      	ldr	r2, [r4, #16]
 80062fe:	f003 0306 	and.w	r3, r3, #6
 8006302:	2b04      	cmp	r3, #4
 8006304:	bf02      	ittt	eq
 8006306:	68e5      	ldreq	r5, [r4, #12]
 8006308:	6833      	ldreq	r3, [r6, #0]
 800630a:	1aed      	subeq	r5, r5, r3
 800630c:	68a3      	ldr	r3, [r4, #8]
 800630e:	bf0c      	ite	eq
 8006310:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006314:	2500      	movne	r5, #0
 8006316:	4293      	cmp	r3, r2
 8006318:	bfc4      	itt	gt
 800631a:	1a9b      	subgt	r3, r3, r2
 800631c:	18ed      	addgt	r5, r5, r3
 800631e:	2600      	movs	r6, #0
 8006320:	341a      	adds	r4, #26
 8006322:	42b5      	cmp	r5, r6
 8006324:	d11a      	bne.n	800635c <_printf_common+0xc8>
 8006326:	2000      	movs	r0, #0
 8006328:	e008      	b.n	800633c <_printf_common+0xa8>
 800632a:	2301      	movs	r3, #1
 800632c:	4652      	mov	r2, sl
 800632e:	4641      	mov	r1, r8
 8006330:	4638      	mov	r0, r7
 8006332:	47c8      	blx	r9
 8006334:	3001      	adds	r0, #1
 8006336:	d103      	bne.n	8006340 <_printf_common+0xac>
 8006338:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800633c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006340:	3501      	adds	r5, #1
 8006342:	e7c6      	b.n	80062d2 <_printf_common+0x3e>
 8006344:	18e1      	adds	r1, r4, r3
 8006346:	1c5a      	adds	r2, r3, #1
 8006348:	2030      	movs	r0, #48	@ 0x30
 800634a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800634e:	4422      	add	r2, r4
 8006350:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006354:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006358:	3302      	adds	r3, #2
 800635a:	e7c7      	b.n	80062ec <_printf_common+0x58>
 800635c:	2301      	movs	r3, #1
 800635e:	4622      	mov	r2, r4
 8006360:	4641      	mov	r1, r8
 8006362:	4638      	mov	r0, r7
 8006364:	47c8      	blx	r9
 8006366:	3001      	adds	r0, #1
 8006368:	d0e6      	beq.n	8006338 <_printf_common+0xa4>
 800636a:	3601      	adds	r6, #1
 800636c:	e7d9      	b.n	8006322 <_printf_common+0x8e>
	...

08006370 <_printf_i>:
 8006370:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006374:	7e0f      	ldrb	r7, [r1, #24]
 8006376:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006378:	2f78      	cmp	r7, #120	@ 0x78
 800637a:	4691      	mov	r9, r2
 800637c:	4680      	mov	r8, r0
 800637e:	460c      	mov	r4, r1
 8006380:	469a      	mov	sl, r3
 8006382:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006386:	d807      	bhi.n	8006398 <_printf_i+0x28>
 8006388:	2f62      	cmp	r7, #98	@ 0x62
 800638a:	d80a      	bhi.n	80063a2 <_printf_i+0x32>
 800638c:	2f00      	cmp	r7, #0
 800638e:	f000 80d2 	beq.w	8006536 <_printf_i+0x1c6>
 8006392:	2f58      	cmp	r7, #88	@ 0x58
 8006394:	f000 80b9 	beq.w	800650a <_printf_i+0x19a>
 8006398:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800639c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80063a0:	e03a      	b.n	8006418 <_printf_i+0xa8>
 80063a2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80063a6:	2b15      	cmp	r3, #21
 80063a8:	d8f6      	bhi.n	8006398 <_printf_i+0x28>
 80063aa:	a101      	add	r1, pc, #4	@ (adr r1, 80063b0 <_printf_i+0x40>)
 80063ac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80063b0:	08006409 	.word	0x08006409
 80063b4:	0800641d 	.word	0x0800641d
 80063b8:	08006399 	.word	0x08006399
 80063bc:	08006399 	.word	0x08006399
 80063c0:	08006399 	.word	0x08006399
 80063c4:	08006399 	.word	0x08006399
 80063c8:	0800641d 	.word	0x0800641d
 80063cc:	08006399 	.word	0x08006399
 80063d0:	08006399 	.word	0x08006399
 80063d4:	08006399 	.word	0x08006399
 80063d8:	08006399 	.word	0x08006399
 80063dc:	0800651d 	.word	0x0800651d
 80063e0:	08006447 	.word	0x08006447
 80063e4:	080064d7 	.word	0x080064d7
 80063e8:	08006399 	.word	0x08006399
 80063ec:	08006399 	.word	0x08006399
 80063f0:	0800653f 	.word	0x0800653f
 80063f4:	08006399 	.word	0x08006399
 80063f8:	08006447 	.word	0x08006447
 80063fc:	08006399 	.word	0x08006399
 8006400:	08006399 	.word	0x08006399
 8006404:	080064df 	.word	0x080064df
 8006408:	6833      	ldr	r3, [r6, #0]
 800640a:	1d1a      	adds	r2, r3, #4
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	6032      	str	r2, [r6, #0]
 8006410:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006414:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006418:	2301      	movs	r3, #1
 800641a:	e09d      	b.n	8006558 <_printf_i+0x1e8>
 800641c:	6833      	ldr	r3, [r6, #0]
 800641e:	6820      	ldr	r0, [r4, #0]
 8006420:	1d19      	adds	r1, r3, #4
 8006422:	6031      	str	r1, [r6, #0]
 8006424:	0606      	lsls	r6, r0, #24
 8006426:	d501      	bpl.n	800642c <_printf_i+0xbc>
 8006428:	681d      	ldr	r5, [r3, #0]
 800642a:	e003      	b.n	8006434 <_printf_i+0xc4>
 800642c:	0645      	lsls	r5, r0, #25
 800642e:	d5fb      	bpl.n	8006428 <_printf_i+0xb8>
 8006430:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006434:	2d00      	cmp	r5, #0
 8006436:	da03      	bge.n	8006440 <_printf_i+0xd0>
 8006438:	232d      	movs	r3, #45	@ 0x2d
 800643a:	426d      	negs	r5, r5
 800643c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006440:	4859      	ldr	r0, [pc, #356]	@ (80065a8 <_printf_i+0x238>)
 8006442:	230a      	movs	r3, #10
 8006444:	e011      	b.n	800646a <_printf_i+0xfa>
 8006446:	6821      	ldr	r1, [r4, #0]
 8006448:	6833      	ldr	r3, [r6, #0]
 800644a:	0608      	lsls	r0, r1, #24
 800644c:	f853 5b04 	ldr.w	r5, [r3], #4
 8006450:	d402      	bmi.n	8006458 <_printf_i+0xe8>
 8006452:	0649      	lsls	r1, r1, #25
 8006454:	bf48      	it	mi
 8006456:	b2ad      	uxthmi	r5, r5
 8006458:	2f6f      	cmp	r7, #111	@ 0x6f
 800645a:	4853      	ldr	r0, [pc, #332]	@ (80065a8 <_printf_i+0x238>)
 800645c:	6033      	str	r3, [r6, #0]
 800645e:	bf14      	ite	ne
 8006460:	230a      	movne	r3, #10
 8006462:	2308      	moveq	r3, #8
 8006464:	2100      	movs	r1, #0
 8006466:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800646a:	6866      	ldr	r6, [r4, #4]
 800646c:	60a6      	str	r6, [r4, #8]
 800646e:	2e00      	cmp	r6, #0
 8006470:	bfa2      	ittt	ge
 8006472:	6821      	ldrge	r1, [r4, #0]
 8006474:	f021 0104 	bicge.w	r1, r1, #4
 8006478:	6021      	strge	r1, [r4, #0]
 800647a:	b90d      	cbnz	r5, 8006480 <_printf_i+0x110>
 800647c:	2e00      	cmp	r6, #0
 800647e:	d04b      	beq.n	8006518 <_printf_i+0x1a8>
 8006480:	4616      	mov	r6, r2
 8006482:	fbb5 f1f3 	udiv	r1, r5, r3
 8006486:	fb03 5711 	mls	r7, r3, r1, r5
 800648a:	5dc7      	ldrb	r7, [r0, r7]
 800648c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006490:	462f      	mov	r7, r5
 8006492:	42bb      	cmp	r3, r7
 8006494:	460d      	mov	r5, r1
 8006496:	d9f4      	bls.n	8006482 <_printf_i+0x112>
 8006498:	2b08      	cmp	r3, #8
 800649a:	d10b      	bne.n	80064b4 <_printf_i+0x144>
 800649c:	6823      	ldr	r3, [r4, #0]
 800649e:	07df      	lsls	r7, r3, #31
 80064a0:	d508      	bpl.n	80064b4 <_printf_i+0x144>
 80064a2:	6923      	ldr	r3, [r4, #16]
 80064a4:	6861      	ldr	r1, [r4, #4]
 80064a6:	4299      	cmp	r1, r3
 80064a8:	bfde      	ittt	le
 80064aa:	2330      	movle	r3, #48	@ 0x30
 80064ac:	f806 3c01 	strble.w	r3, [r6, #-1]
 80064b0:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80064b4:	1b92      	subs	r2, r2, r6
 80064b6:	6122      	str	r2, [r4, #16]
 80064b8:	f8cd a000 	str.w	sl, [sp]
 80064bc:	464b      	mov	r3, r9
 80064be:	aa03      	add	r2, sp, #12
 80064c0:	4621      	mov	r1, r4
 80064c2:	4640      	mov	r0, r8
 80064c4:	f7ff fee6 	bl	8006294 <_printf_common>
 80064c8:	3001      	adds	r0, #1
 80064ca:	d14a      	bne.n	8006562 <_printf_i+0x1f2>
 80064cc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80064d0:	b004      	add	sp, #16
 80064d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80064d6:	6823      	ldr	r3, [r4, #0]
 80064d8:	f043 0320 	orr.w	r3, r3, #32
 80064dc:	6023      	str	r3, [r4, #0]
 80064de:	4833      	ldr	r0, [pc, #204]	@ (80065ac <_printf_i+0x23c>)
 80064e0:	2778      	movs	r7, #120	@ 0x78
 80064e2:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80064e6:	6823      	ldr	r3, [r4, #0]
 80064e8:	6831      	ldr	r1, [r6, #0]
 80064ea:	061f      	lsls	r7, r3, #24
 80064ec:	f851 5b04 	ldr.w	r5, [r1], #4
 80064f0:	d402      	bmi.n	80064f8 <_printf_i+0x188>
 80064f2:	065f      	lsls	r7, r3, #25
 80064f4:	bf48      	it	mi
 80064f6:	b2ad      	uxthmi	r5, r5
 80064f8:	6031      	str	r1, [r6, #0]
 80064fa:	07d9      	lsls	r1, r3, #31
 80064fc:	bf44      	itt	mi
 80064fe:	f043 0320 	orrmi.w	r3, r3, #32
 8006502:	6023      	strmi	r3, [r4, #0]
 8006504:	b11d      	cbz	r5, 800650e <_printf_i+0x19e>
 8006506:	2310      	movs	r3, #16
 8006508:	e7ac      	b.n	8006464 <_printf_i+0xf4>
 800650a:	4827      	ldr	r0, [pc, #156]	@ (80065a8 <_printf_i+0x238>)
 800650c:	e7e9      	b.n	80064e2 <_printf_i+0x172>
 800650e:	6823      	ldr	r3, [r4, #0]
 8006510:	f023 0320 	bic.w	r3, r3, #32
 8006514:	6023      	str	r3, [r4, #0]
 8006516:	e7f6      	b.n	8006506 <_printf_i+0x196>
 8006518:	4616      	mov	r6, r2
 800651a:	e7bd      	b.n	8006498 <_printf_i+0x128>
 800651c:	6833      	ldr	r3, [r6, #0]
 800651e:	6825      	ldr	r5, [r4, #0]
 8006520:	6961      	ldr	r1, [r4, #20]
 8006522:	1d18      	adds	r0, r3, #4
 8006524:	6030      	str	r0, [r6, #0]
 8006526:	062e      	lsls	r6, r5, #24
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	d501      	bpl.n	8006530 <_printf_i+0x1c0>
 800652c:	6019      	str	r1, [r3, #0]
 800652e:	e002      	b.n	8006536 <_printf_i+0x1c6>
 8006530:	0668      	lsls	r0, r5, #25
 8006532:	d5fb      	bpl.n	800652c <_printf_i+0x1bc>
 8006534:	8019      	strh	r1, [r3, #0]
 8006536:	2300      	movs	r3, #0
 8006538:	6123      	str	r3, [r4, #16]
 800653a:	4616      	mov	r6, r2
 800653c:	e7bc      	b.n	80064b8 <_printf_i+0x148>
 800653e:	6833      	ldr	r3, [r6, #0]
 8006540:	1d1a      	adds	r2, r3, #4
 8006542:	6032      	str	r2, [r6, #0]
 8006544:	681e      	ldr	r6, [r3, #0]
 8006546:	6862      	ldr	r2, [r4, #4]
 8006548:	2100      	movs	r1, #0
 800654a:	4630      	mov	r0, r6
 800654c:	f7f9 fe58 	bl	8000200 <memchr>
 8006550:	b108      	cbz	r0, 8006556 <_printf_i+0x1e6>
 8006552:	1b80      	subs	r0, r0, r6
 8006554:	6060      	str	r0, [r4, #4]
 8006556:	6863      	ldr	r3, [r4, #4]
 8006558:	6123      	str	r3, [r4, #16]
 800655a:	2300      	movs	r3, #0
 800655c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006560:	e7aa      	b.n	80064b8 <_printf_i+0x148>
 8006562:	6923      	ldr	r3, [r4, #16]
 8006564:	4632      	mov	r2, r6
 8006566:	4649      	mov	r1, r9
 8006568:	4640      	mov	r0, r8
 800656a:	47d0      	blx	sl
 800656c:	3001      	adds	r0, #1
 800656e:	d0ad      	beq.n	80064cc <_printf_i+0x15c>
 8006570:	6823      	ldr	r3, [r4, #0]
 8006572:	079b      	lsls	r3, r3, #30
 8006574:	d413      	bmi.n	800659e <_printf_i+0x22e>
 8006576:	68e0      	ldr	r0, [r4, #12]
 8006578:	9b03      	ldr	r3, [sp, #12]
 800657a:	4298      	cmp	r0, r3
 800657c:	bfb8      	it	lt
 800657e:	4618      	movlt	r0, r3
 8006580:	e7a6      	b.n	80064d0 <_printf_i+0x160>
 8006582:	2301      	movs	r3, #1
 8006584:	4632      	mov	r2, r6
 8006586:	4649      	mov	r1, r9
 8006588:	4640      	mov	r0, r8
 800658a:	47d0      	blx	sl
 800658c:	3001      	adds	r0, #1
 800658e:	d09d      	beq.n	80064cc <_printf_i+0x15c>
 8006590:	3501      	adds	r5, #1
 8006592:	68e3      	ldr	r3, [r4, #12]
 8006594:	9903      	ldr	r1, [sp, #12]
 8006596:	1a5b      	subs	r3, r3, r1
 8006598:	42ab      	cmp	r3, r5
 800659a:	dcf2      	bgt.n	8006582 <_printf_i+0x212>
 800659c:	e7eb      	b.n	8006576 <_printf_i+0x206>
 800659e:	2500      	movs	r5, #0
 80065a0:	f104 0619 	add.w	r6, r4, #25
 80065a4:	e7f5      	b.n	8006592 <_printf_i+0x222>
 80065a6:	bf00      	nop
 80065a8:	08006a8b 	.word	0x08006a8b
 80065ac:	08006a9c 	.word	0x08006a9c

080065b0 <__swbuf_r>:
 80065b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065b2:	460e      	mov	r6, r1
 80065b4:	4614      	mov	r4, r2
 80065b6:	4605      	mov	r5, r0
 80065b8:	b118      	cbz	r0, 80065c2 <__swbuf_r+0x12>
 80065ba:	6a03      	ldr	r3, [r0, #32]
 80065bc:	b90b      	cbnz	r3, 80065c2 <__swbuf_r+0x12>
 80065be:	f7ff f98d 	bl	80058dc <__sinit>
 80065c2:	69a3      	ldr	r3, [r4, #24]
 80065c4:	60a3      	str	r3, [r4, #8]
 80065c6:	89a3      	ldrh	r3, [r4, #12]
 80065c8:	071a      	lsls	r2, r3, #28
 80065ca:	d501      	bpl.n	80065d0 <__swbuf_r+0x20>
 80065cc:	6923      	ldr	r3, [r4, #16]
 80065ce:	b943      	cbnz	r3, 80065e2 <__swbuf_r+0x32>
 80065d0:	4621      	mov	r1, r4
 80065d2:	4628      	mov	r0, r5
 80065d4:	f000 f82a 	bl	800662c <__swsetup_r>
 80065d8:	b118      	cbz	r0, 80065e2 <__swbuf_r+0x32>
 80065da:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 80065de:	4638      	mov	r0, r7
 80065e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80065e2:	6823      	ldr	r3, [r4, #0]
 80065e4:	6922      	ldr	r2, [r4, #16]
 80065e6:	1a98      	subs	r0, r3, r2
 80065e8:	6963      	ldr	r3, [r4, #20]
 80065ea:	b2f6      	uxtb	r6, r6
 80065ec:	4283      	cmp	r3, r0
 80065ee:	4637      	mov	r7, r6
 80065f0:	dc05      	bgt.n	80065fe <__swbuf_r+0x4e>
 80065f2:	4621      	mov	r1, r4
 80065f4:	4628      	mov	r0, r5
 80065f6:	f7ff f8a9 	bl	800574c <_fflush_r>
 80065fa:	2800      	cmp	r0, #0
 80065fc:	d1ed      	bne.n	80065da <__swbuf_r+0x2a>
 80065fe:	68a3      	ldr	r3, [r4, #8]
 8006600:	3b01      	subs	r3, #1
 8006602:	60a3      	str	r3, [r4, #8]
 8006604:	6823      	ldr	r3, [r4, #0]
 8006606:	1c5a      	adds	r2, r3, #1
 8006608:	6022      	str	r2, [r4, #0]
 800660a:	701e      	strb	r6, [r3, #0]
 800660c:	6962      	ldr	r2, [r4, #20]
 800660e:	1c43      	adds	r3, r0, #1
 8006610:	429a      	cmp	r2, r3
 8006612:	d004      	beq.n	800661e <__swbuf_r+0x6e>
 8006614:	89a3      	ldrh	r3, [r4, #12]
 8006616:	07db      	lsls	r3, r3, #31
 8006618:	d5e1      	bpl.n	80065de <__swbuf_r+0x2e>
 800661a:	2e0a      	cmp	r6, #10
 800661c:	d1df      	bne.n	80065de <__swbuf_r+0x2e>
 800661e:	4621      	mov	r1, r4
 8006620:	4628      	mov	r0, r5
 8006622:	f7ff f893 	bl	800574c <_fflush_r>
 8006626:	2800      	cmp	r0, #0
 8006628:	d0d9      	beq.n	80065de <__swbuf_r+0x2e>
 800662a:	e7d6      	b.n	80065da <__swbuf_r+0x2a>

0800662c <__swsetup_r>:
 800662c:	b538      	push	{r3, r4, r5, lr}
 800662e:	4b29      	ldr	r3, [pc, #164]	@ (80066d4 <__swsetup_r+0xa8>)
 8006630:	4605      	mov	r5, r0
 8006632:	6818      	ldr	r0, [r3, #0]
 8006634:	460c      	mov	r4, r1
 8006636:	b118      	cbz	r0, 8006640 <__swsetup_r+0x14>
 8006638:	6a03      	ldr	r3, [r0, #32]
 800663a:	b90b      	cbnz	r3, 8006640 <__swsetup_r+0x14>
 800663c:	f7ff f94e 	bl	80058dc <__sinit>
 8006640:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006644:	0719      	lsls	r1, r3, #28
 8006646:	d422      	bmi.n	800668e <__swsetup_r+0x62>
 8006648:	06da      	lsls	r2, r3, #27
 800664a:	d407      	bmi.n	800665c <__swsetup_r+0x30>
 800664c:	2209      	movs	r2, #9
 800664e:	602a      	str	r2, [r5, #0]
 8006650:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006654:	81a3      	strh	r3, [r4, #12]
 8006656:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800665a:	e033      	b.n	80066c4 <__swsetup_r+0x98>
 800665c:	0758      	lsls	r0, r3, #29
 800665e:	d512      	bpl.n	8006686 <__swsetup_r+0x5a>
 8006660:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006662:	b141      	cbz	r1, 8006676 <__swsetup_r+0x4a>
 8006664:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006668:	4299      	cmp	r1, r3
 800666a:	d002      	beq.n	8006672 <__swsetup_r+0x46>
 800666c:	4628      	mov	r0, r5
 800666e:	f7ff fa7f 	bl	8005b70 <_free_r>
 8006672:	2300      	movs	r3, #0
 8006674:	6363      	str	r3, [r4, #52]	@ 0x34
 8006676:	89a3      	ldrh	r3, [r4, #12]
 8006678:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800667c:	81a3      	strh	r3, [r4, #12]
 800667e:	2300      	movs	r3, #0
 8006680:	6063      	str	r3, [r4, #4]
 8006682:	6923      	ldr	r3, [r4, #16]
 8006684:	6023      	str	r3, [r4, #0]
 8006686:	89a3      	ldrh	r3, [r4, #12]
 8006688:	f043 0308 	orr.w	r3, r3, #8
 800668c:	81a3      	strh	r3, [r4, #12]
 800668e:	6923      	ldr	r3, [r4, #16]
 8006690:	b94b      	cbnz	r3, 80066a6 <__swsetup_r+0x7a>
 8006692:	89a3      	ldrh	r3, [r4, #12]
 8006694:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006698:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800669c:	d003      	beq.n	80066a6 <__swsetup_r+0x7a>
 800669e:	4621      	mov	r1, r4
 80066a0:	4628      	mov	r0, r5
 80066a2:	f000 f897 	bl	80067d4 <__smakebuf_r>
 80066a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80066aa:	f013 0201 	ands.w	r2, r3, #1
 80066ae:	d00a      	beq.n	80066c6 <__swsetup_r+0x9a>
 80066b0:	2200      	movs	r2, #0
 80066b2:	60a2      	str	r2, [r4, #8]
 80066b4:	6962      	ldr	r2, [r4, #20]
 80066b6:	4252      	negs	r2, r2
 80066b8:	61a2      	str	r2, [r4, #24]
 80066ba:	6922      	ldr	r2, [r4, #16]
 80066bc:	b942      	cbnz	r2, 80066d0 <__swsetup_r+0xa4>
 80066be:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80066c2:	d1c5      	bne.n	8006650 <__swsetup_r+0x24>
 80066c4:	bd38      	pop	{r3, r4, r5, pc}
 80066c6:	0799      	lsls	r1, r3, #30
 80066c8:	bf58      	it	pl
 80066ca:	6962      	ldrpl	r2, [r4, #20]
 80066cc:	60a2      	str	r2, [r4, #8]
 80066ce:	e7f4      	b.n	80066ba <__swsetup_r+0x8e>
 80066d0:	2000      	movs	r0, #0
 80066d2:	e7f7      	b.n	80066c4 <__swsetup_r+0x98>
 80066d4:	20000034 	.word	0x20000034

080066d8 <memmove>:
 80066d8:	4288      	cmp	r0, r1
 80066da:	b510      	push	{r4, lr}
 80066dc:	eb01 0402 	add.w	r4, r1, r2
 80066e0:	d902      	bls.n	80066e8 <memmove+0x10>
 80066e2:	4284      	cmp	r4, r0
 80066e4:	4623      	mov	r3, r4
 80066e6:	d807      	bhi.n	80066f8 <memmove+0x20>
 80066e8:	1e43      	subs	r3, r0, #1
 80066ea:	42a1      	cmp	r1, r4
 80066ec:	d008      	beq.n	8006700 <memmove+0x28>
 80066ee:	f811 2b01 	ldrb.w	r2, [r1], #1
 80066f2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80066f6:	e7f8      	b.n	80066ea <memmove+0x12>
 80066f8:	4402      	add	r2, r0
 80066fa:	4601      	mov	r1, r0
 80066fc:	428a      	cmp	r2, r1
 80066fe:	d100      	bne.n	8006702 <memmove+0x2a>
 8006700:	bd10      	pop	{r4, pc}
 8006702:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006706:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800670a:	e7f7      	b.n	80066fc <memmove+0x24>

0800670c <_sbrk_r>:
 800670c:	b538      	push	{r3, r4, r5, lr}
 800670e:	4d06      	ldr	r5, [pc, #24]	@ (8006728 <_sbrk_r+0x1c>)
 8006710:	2300      	movs	r3, #0
 8006712:	4604      	mov	r4, r0
 8006714:	4608      	mov	r0, r1
 8006716:	602b      	str	r3, [r5, #0]
 8006718:	f7fa fbfe 	bl	8000f18 <_sbrk>
 800671c:	1c43      	adds	r3, r0, #1
 800671e:	d102      	bne.n	8006726 <_sbrk_r+0x1a>
 8006720:	682b      	ldr	r3, [r5, #0]
 8006722:	b103      	cbz	r3, 8006726 <_sbrk_r+0x1a>
 8006724:	6023      	str	r3, [r4, #0]
 8006726:	bd38      	pop	{r3, r4, r5, pc}
 8006728:	20004830 	.word	0x20004830

0800672c <_realloc_r>:
 800672c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006730:	4680      	mov	r8, r0
 8006732:	4615      	mov	r5, r2
 8006734:	460c      	mov	r4, r1
 8006736:	b921      	cbnz	r1, 8006742 <_realloc_r+0x16>
 8006738:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800673c:	4611      	mov	r1, r2
 800673e:	f7ff ba83 	b.w	8005c48 <_malloc_r>
 8006742:	b92a      	cbnz	r2, 8006750 <_realloc_r+0x24>
 8006744:	f7ff fa14 	bl	8005b70 <_free_r>
 8006748:	2400      	movs	r4, #0
 800674a:	4620      	mov	r0, r4
 800674c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006750:	f000 f89e 	bl	8006890 <_malloc_usable_size_r>
 8006754:	4285      	cmp	r5, r0
 8006756:	4606      	mov	r6, r0
 8006758:	d802      	bhi.n	8006760 <_realloc_r+0x34>
 800675a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800675e:	d8f4      	bhi.n	800674a <_realloc_r+0x1e>
 8006760:	4629      	mov	r1, r5
 8006762:	4640      	mov	r0, r8
 8006764:	f7ff fa70 	bl	8005c48 <_malloc_r>
 8006768:	4607      	mov	r7, r0
 800676a:	2800      	cmp	r0, #0
 800676c:	d0ec      	beq.n	8006748 <_realloc_r+0x1c>
 800676e:	42b5      	cmp	r5, r6
 8006770:	462a      	mov	r2, r5
 8006772:	4621      	mov	r1, r4
 8006774:	bf28      	it	cs
 8006776:	4632      	movcs	r2, r6
 8006778:	f7ff f9eb 	bl	8005b52 <memcpy>
 800677c:	4621      	mov	r1, r4
 800677e:	4640      	mov	r0, r8
 8006780:	f7ff f9f6 	bl	8005b70 <_free_r>
 8006784:	463c      	mov	r4, r7
 8006786:	e7e0      	b.n	800674a <_realloc_r+0x1e>

08006788 <__swhatbuf_r>:
 8006788:	b570      	push	{r4, r5, r6, lr}
 800678a:	460c      	mov	r4, r1
 800678c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006790:	2900      	cmp	r1, #0
 8006792:	b096      	sub	sp, #88	@ 0x58
 8006794:	4615      	mov	r5, r2
 8006796:	461e      	mov	r6, r3
 8006798:	da0d      	bge.n	80067b6 <__swhatbuf_r+0x2e>
 800679a:	89a3      	ldrh	r3, [r4, #12]
 800679c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80067a0:	f04f 0100 	mov.w	r1, #0
 80067a4:	bf14      	ite	ne
 80067a6:	2340      	movne	r3, #64	@ 0x40
 80067a8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80067ac:	2000      	movs	r0, #0
 80067ae:	6031      	str	r1, [r6, #0]
 80067b0:	602b      	str	r3, [r5, #0]
 80067b2:	b016      	add	sp, #88	@ 0x58
 80067b4:	bd70      	pop	{r4, r5, r6, pc}
 80067b6:	466a      	mov	r2, sp
 80067b8:	f000 f848 	bl	800684c <_fstat_r>
 80067bc:	2800      	cmp	r0, #0
 80067be:	dbec      	blt.n	800679a <__swhatbuf_r+0x12>
 80067c0:	9901      	ldr	r1, [sp, #4]
 80067c2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80067c6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80067ca:	4259      	negs	r1, r3
 80067cc:	4159      	adcs	r1, r3
 80067ce:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80067d2:	e7eb      	b.n	80067ac <__swhatbuf_r+0x24>

080067d4 <__smakebuf_r>:
 80067d4:	898b      	ldrh	r3, [r1, #12]
 80067d6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80067d8:	079d      	lsls	r5, r3, #30
 80067da:	4606      	mov	r6, r0
 80067dc:	460c      	mov	r4, r1
 80067de:	d507      	bpl.n	80067f0 <__smakebuf_r+0x1c>
 80067e0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80067e4:	6023      	str	r3, [r4, #0]
 80067e6:	6123      	str	r3, [r4, #16]
 80067e8:	2301      	movs	r3, #1
 80067ea:	6163      	str	r3, [r4, #20]
 80067ec:	b003      	add	sp, #12
 80067ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80067f0:	ab01      	add	r3, sp, #4
 80067f2:	466a      	mov	r2, sp
 80067f4:	f7ff ffc8 	bl	8006788 <__swhatbuf_r>
 80067f8:	9f00      	ldr	r7, [sp, #0]
 80067fa:	4605      	mov	r5, r0
 80067fc:	4639      	mov	r1, r7
 80067fe:	4630      	mov	r0, r6
 8006800:	f7ff fa22 	bl	8005c48 <_malloc_r>
 8006804:	b948      	cbnz	r0, 800681a <__smakebuf_r+0x46>
 8006806:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800680a:	059a      	lsls	r2, r3, #22
 800680c:	d4ee      	bmi.n	80067ec <__smakebuf_r+0x18>
 800680e:	f023 0303 	bic.w	r3, r3, #3
 8006812:	f043 0302 	orr.w	r3, r3, #2
 8006816:	81a3      	strh	r3, [r4, #12]
 8006818:	e7e2      	b.n	80067e0 <__smakebuf_r+0xc>
 800681a:	89a3      	ldrh	r3, [r4, #12]
 800681c:	6020      	str	r0, [r4, #0]
 800681e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006822:	81a3      	strh	r3, [r4, #12]
 8006824:	9b01      	ldr	r3, [sp, #4]
 8006826:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800682a:	b15b      	cbz	r3, 8006844 <__smakebuf_r+0x70>
 800682c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006830:	4630      	mov	r0, r6
 8006832:	f000 f81d 	bl	8006870 <_isatty_r>
 8006836:	b128      	cbz	r0, 8006844 <__smakebuf_r+0x70>
 8006838:	89a3      	ldrh	r3, [r4, #12]
 800683a:	f023 0303 	bic.w	r3, r3, #3
 800683e:	f043 0301 	orr.w	r3, r3, #1
 8006842:	81a3      	strh	r3, [r4, #12]
 8006844:	89a3      	ldrh	r3, [r4, #12]
 8006846:	431d      	orrs	r5, r3
 8006848:	81a5      	strh	r5, [r4, #12]
 800684a:	e7cf      	b.n	80067ec <__smakebuf_r+0x18>

0800684c <_fstat_r>:
 800684c:	b538      	push	{r3, r4, r5, lr}
 800684e:	4d07      	ldr	r5, [pc, #28]	@ (800686c <_fstat_r+0x20>)
 8006850:	2300      	movs	r3, #0
 8006852:	4604      	mov	r4, r0
 8006854:	4608      	mov	r0, r1
 8006856:	4611      	mov	r1, r2
 8006858:	602b      	str	r3, [r5, #0]
 800685a:	f7fe fd72 	bl	8005342 <_fstat>
 800685e:	1c43      	adds	r3, r0, #1
 8006860:	d102      	bne.n	8006868 <_fstat_r+0x1c>
 8006862:	682b      	ldr	r3, [r5, #0]
 8006864:	b103      	cbz	r3, 8006868 <_fstat_r+0x1c>
 8006866:	6023      	str	r3, [r4, #0]
 8006868:	bd38      	pop	{r3, r4, r5, pc}
 800686a:	bf00      	nop
 800686c:	20004830 	.word	0x20004830

08006870 <_isatty_r>:
 8006870:	b538      	push	{r3, r4, r5, lr}
 8006872:	4d06      	ldr	r5, [pc, #24]	@ (800688c <_isatty_r+0x1c>)
 8006874:	2300      	movs	r3, #0
 8006876:	4604      	mov	r4, r0
 8006878:	4608      	mov	r0, r1
 800687a:	602b      	str	r3, [r5, #0]
 800687c:	f7fe fec4 	bl	8005608 <_isatty>
 8006880:	1c43      	adds	r3, r0, #1
 8006882:	d102      	bne.n	800688a <_isatty_r+0x1a>
 8006884:	682b      	ldr	r3, [r5, #0]
 8006886:	b103      	cbz	r3, 800688a <_isatty_r+0x1a>
 8006888:	6023      	str	r3, [r4, #0]
 800688a:	bd38      	pop	{r3, r4, r5, pc}
 800688c:	20004830 	.word	0x20004830

08006890 <_malloc_usable_size_r>:
 8006890:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006894:	1f18      	subs	r0, r3, #4
 8006896:	2b00      	cmp	r3, #0
 8006898:	bfbc      	itt	lt
 800689a:	580b      	ldrlt	r3, [r1, r0]
 800689c:	18c0      	addlt	r0, r0, r3
 800689e:	4770      	bx	lr

080068a0 <_init>:
 80068a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068a2:	bf00      	nop
 80068a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80068a6:	bc08      	pop	{r3}
 80068a8:	469e      	mov	lr, r3
 80068aa:	4770      	bx	lr

080068ac <_fini>:
 80068ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068ae:	bf00      	nop
 80068b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80068b2:	bc08      	pop	{r3}
 80068b4:	469e      	mov	lr, r3
 80068b6:	4770      	bx	lr
