<profile>

<section name = "Vitis HLS Report for 'Filter_vertical_HW'" level="0">
<item name = "Date">Thu Oct 26 22:48:22 2023
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">ese532_hw7</item>
<item name = "Solution">P3e (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sbva484-1-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.67 ns, 4.867 ns, 1.80 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">4346, 273992, 28.975 us, 1.827 ms, 4346, 273992, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_97_2_VITIS_LOOP_98_3">3318, 3318, 2, 1, 1, 3318, yes</column>
<column name="- VITIS_LOOP_103_4">1025, 270670, 1025, -, -, 1 ~ 264, no</column>
<column name=" + VITIS_LOOP_104_5">478, 478, 6, 1, 1, 474, yes</column>
<column name=" + VITIS_LOOP_118_7">474, 474, 2, 1, 1, 474, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 439, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">7, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 822, -</column>
<column name="Register">-, -, 632, 96, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">1, ~0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_8ns_8ns_16ns_16_4_1_U8">mac_muladd_8ns_8ns_16ns_16_4_1, i0 + i1 * i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="Input_local_0_U">Filter_vertical_HW_Input_local_0, 1, 0, 0, 0, 474, 8, 1, 3792</column>
<column name="Input_local_1_U">Filter_vertical_HW_Input_local_1, 1, 0, 0, 0, 474, 8, 1, 3792</column>
<column name="Input_local_2_U">Filter_vertical_HW_Input_local_1, 1, 0, 0, 0, 474, 8, 1, 3792</column>
<column name="Input_local_3_U">Filter_vertical_HW_Input_local_1, 1, 0, 0, 0, 474, 8, 1, 3792</column>
<column name="Input_local_4_U">Filter_vertical_HW_Input_local_1, 1, 0, 0, 0, 474, 8, 1, 3792</column>
<column name="Input_local_5_U">Filter_vertical_HW_Input_local_1, 1, 0, 0, 0, 474, 8, 1, 3792</column>
<column name="Input_local_6_U">Filter_vertical_HW_Input_local_1, 1, 0, 0, 0, 474, 8, 1, 3792</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="Sum_fu_749_p2">+, 0, 0, 23, 16, 16</column>
<column name="add_ln103_1_fu_559_p2">+, 0, 0, 24, 17, 9</column>
<column name="add_ln103_fu_571_p2">+, 0, 0, 16, 9, 1</column>
<column name="add_ln104_fu_606_p2">+, 0, 0, 16, 9, 1</column>
<column name="add_ln112_1_fu_739_p2">+, 0, 0, 22, 15, 15</column>
<column name="add_ln118_fu_785_p2">+, 0, 0, 16, 9, 1</column>
<column name="add_ln97_1_fu_529_p2">+, 0, 0, 10, 3, 1</column>
<column name="add_ln97_fu_503_p2">+, 0, 0, 19, 12, 1</column>
<column name="add_ln98_fu_543_p2">+, 0, 0, 16, 9, 1</column>
<column name="empty_49_fu_581_p2">+, 0, 0, 71, 64, 64</column>
<column name="tmp2_i_i_fu_683_p2">+, 0, 0, 16, 9, 9</column>
<column name="tmp41_i_i_fu_721_p2">+, 0, 0, 16, 9, 9</column>
<column name="tmp_i_i_fu_647_p2">+, 0, 0, 16, 9, 9</column>
<column name="grp_fu_807_p2">-, 0, 0, 23, 16, 16</column>
<column name="tmp3_i_i_fu_703_p2">-, 0, 0, 21, 14, 14</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp1_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp2_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state12_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state80">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state82_pp2_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln103_fu_565_p2">icmp, 0, 0, 11, 9, 9</column>
<column name="icmp_ln104_fu_612_p2">icmp, 0, 0, 11, 9, 7</column>
<column name="icmp_ln117_fu_779_p2">icmp, 0, 0, 11, 9, 9</column>
<column name="icmp_ln118_fu_791_p2">icmp, 0, 0, 11, 9, 7</column>
<column name="icmp_ln97_fu_509_p2">icmp, 0, 0, 12, 12, 11</column>
<column name="icmp_ln98_fu_515_p2">icmp, 0, 0, 11, 9, 7</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="select_ln114_fu_772_p3">select, 0, 0, 8, 1, 1</column>
<column name="select_ln87_fu_521_p3">select, 0, 0, 8, 1, 1</column>
<column name="select_ln97_fu_535_p3">select, 0, 0, 3, 1, 3</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp1">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp2">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp1_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp2_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="Input_local_0_address0">20, 4, 9, 36</column>
<column name="Input_local_0_d0">14, 3, 8, 24</column>
<column name="Input_local_1_address0">20, 4, 9, 36</column>
<column name="Input_local_1_d0">14, 3, 8, 24</column>
<column name="Input_local_2_address0">20, 4, 9, 36</column>
<column name="Input_local_2_d0">14, 3, 8, 24</column>
<column name="Input_local_3_address0">20, 4, 9, 36</column>
<column name="Input_local_3_d0">14, 3, 8, 24</column>
<column name="Input_local_4_address0">20, 4, 9, 36</column>
<column name="Input_local_4_d0">14, 3, 8, 24</column>
<column name="Input_local_5_address0">20, 4, 9, 36</column>
<column name="Input_local_5_d0">14, 3, 8, 24</column>
<column name="Input_local_6_address0">20, 4, 9, 36</column>
<column name="Output_r_blk_n">9, 2, 1, 2</column>
<column name="X_reg_469">9, 2, 9, 18</column>
<column name="Y_reg_446">9, 2, 9, 18</column>
<column name="ap_NS_fsm">408, 77, 1, 77</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">14, 3, 1, 3</column>
<column name="ap_enable_reg_pp1_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter5">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp2_iter1">14, 3, 1, 3</column>
<column name="ap_phi_mux_j_phi_fu_428_p4">9, 2, 3, 6</column>
<column name="ap_phi_mux_phi_ln114_phi_fu_484_p4">9, 2, 8, 16</column>
<column name="gmem_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_blk_n_B">9, 2, 1, 2</column>
<column name="gmem_blk_n_W">9, 2, 1, 2</column>
<column name="i_1_reg_492">9, 2, 9, 18</column>
<column name="i_reg_435">9, 2, 9, 18</column>
<column name="indvar_flatten_reg_413">9, 2, 12, 24</column>
<column name="j_reg_424">9, 2, 3, 6</column>
<column name="phi_ln114_reg_480">9, 2, 8, 16</column>
<column name="phi_mul_reg_458">9, 2, 17, 34</column>
<column name="tempStream_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="Input_local_1_addr_2_reg_968">9, 0, 9, 0</column>
<column name="Input_local_2_addr_2_reg_974">9, 0, 9, 0</column>
<column name="Input_local_3_addr_2_reg_980">9, 0, 9, 0</column>
<column name="Input_local_4_addr_2_reg_986">9, 0, 9, 0</column>
<column name="Input_local_5_addr_2_reg_992">9, 0, 9, 0</column>
<column name="Input_local_6_addr_2_reg_998">9, 0, 9, 0</column>
<column name="Output_read_reg_816">64, 0, 64, 0</column>
<column name="X_reg_469">9, 0, 9, 0</column>
<column name="Y_reg_446">9, 0, 9, 0</column>
<column name="add_ln103_1_reg_845">17, 0, 17, 0</column>
<column name="add_ln103_reg_854">9, 0, 9, 0</column>
<column name="ap_CS_fsm">76, 0, 76, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter1">1, 0, 1, 0</column>
<column name="gmem_addr_reg_859">64, 0, 64, 0</column>
<column name="i_1_reg_492">9, 0, 9, 0</column>
<column name="i_reg_435">9, 0, 9, 0</column>
<column name="icmp_ln103_reg_850">1, 0, 1, 0</column>
<column name="icmp_ln104_reg_870">1, 0, 1, 0</column>
<column name="icmp_ln117_reg_950">1, 0, 1, 0</column>
<column name="icmp_ln118_reg_959">1, 0, 1, 0</column>
<column name="icmp_ln97_reg_826">1, 0, 1, 0</column>
<column name="indvar_flatten_reg_413">12, 0, 12, 0</column>
<column name="j_reg_424">3, 0, 3, 0</column>
<column name="or_ln_reg_940">16, 0, 16, 0</column>
<column name="phi_ln114_reg_480">8, 0, 8, 0</column>
<column name="phi_mul_reg_458">17, 0, 17, 0</column>
<column name="select_ln114_reg_945">8, 0, 8, 0</column>
<column name="select_ln87_reg_830">9, 0, 9, 0</column>
<column name="select_ln97_reg_835">3, 0, 3, 0</column>
<column name="tmp2_i_i_reg_934">9, 0, 9, 0</column>
<column name="trunc_ln104_reg_884">1, 0, 1, 0</column>
<column name="zext_ln104_reg_874">9, 0, 64, 55</column>
<column name="zext_ln118_reg_963">9, 0, 64, 55</column>
<column name="icmp_ln104_reg_870">64, 32, 1, 0</column>
<column name="trunc_ln104_reg_884">64, 32, 1, 0</column>
<column name="zext_ln104_reg_874">64, 32, 64, 55</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Filter_vertical_HW, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Filter_vertical_HW, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Filter_vertical_HW, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Filter_vertical_HW, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Filter_vertical_HW, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Filter_vertical_HW, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Filter_vertical_HW, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 16, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 16, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="Output_r_dout">in, 64, ap_fifo, Output_r, pointer</column>
<column name="Output_r_empty_n">in, 1, ap_fifo, Output_r, pointer</column>
<column name="Output_r_read">out, 1, ap_fifo, Output_r, pointer</column>
<column name="tempStream_dout">in, 8, ap_fifo, tempStream, pointer</column>
<column name="tempStream_empty_n">in, 1, ap_fifo, tempStream, pointer</column>
<column name="tempStream_read">out, 1, ap_fifo, tempStream, pointer</column>
</table>
</item>
</section>
</profile>
