vendor_name = ModelSim
source_file = 1, /home/bruno/Documents/Insper/DesComp/mips/mips.vhd
source_file = 1, /home/bruno/Documents/Insper/DesComp/mips/unsigned_adder.vhd
source_file = 1, /home/bruno/Documents/Insper/DesComp/mips/memoria.vhd
source_file = 1, /home/bruno/Documents/Insper/DesComp/mips/bancoRegistradores.vhd
source_file = 1, /home/bruno/Documents/Insper/DesComp/mips/estendeSinalGenerico.vhd
source_file = 1, /home/bruno/Documents/Insper/DesComp/mips/single_port_ram.vhd
source_file = 1, /home/bruno/Documents/Insper/DesComp/mips/ADDER.vhd
source_file = 1, /home/bruno/Documents/Insper/DesComp/mips/registradorGenerico.vhd
source_file = 1, /home/bruno/Documents/Insper/DesComp/mips/ULA.vhd
source_file = 1, /home/bruno/Documents/Insper/DesComp/mips/decoder.vhd
source_file = 1, /home/bruno/intelFPGA/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/bruno/intelFPGA/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/bruno/intelFPGA/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/bruno/intelFPGA/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/bruno/Documents/Insper/DesComp/mips/db/Atividade14.cbx.xml
design_name = mips
instance = comp, \clk~input\, clk~input, mips, 1
