# I-C-Master-Protocol-Implementation-on-FPGA

ğŸ“Œ Project Overview

This project implements an IÂ²C master protocol on FPGA using Verilog HDL.
The design supports start and stop condition generation, serial address and data transmission, and ACK/NACK detection, controlled using a finite state machine (FSM).

The functionality of the IÂ²C controller is verified by interfacing the FPGA with an MPU6050 (6-axis IMU) sensor.

âš™ï¸ Features

âœ… IÂ²C master protocol implementation

âœ… Start and Stop condition generation

âœ… Serial clock (SCL) generation

âœ… Bidirectional SDA line control

âœ… ACK/NACK detection

âœ… FSM-based protocol control

âœ… Hardware verification using MPU6050 sensor

ğŸ§  Working Principle

The FPGA generates the IÂ²C clock (SCL) internally.

A Start condition is generated on the SDA line.

The slave address of the MPU6050 is transmitted.

The controller waits for ACK from the sensor.

Data bytes are transmitted over SDA.

ACK/NACK responses are monitored.

A Stop condition is generated to terminate communication.

ğŸ§© State Machine Description
State	Description
IDLE	Waits for start command
START	Generates IÂ²C start condition
SEND	Transmits address/data bits
READ_ACK	Reads acknowledgment from MPU6050
STOP	Generates IÂ²C stop condition
ğŸ”Œ Hardware Interfacing

Sensor Used: MPU6050 (IÂ²C interface)

SDA â†” FPGA SDA

SCL â†” FPGA SCL

Verified ACK responses from the sensor during address and data transmission

ğŸ§ª Testing & Verification

Implemented on FPGA hardware

Interfaced with MPU6050 sensor

Verified correct ACK/NACK behavior

Confirmed successful IÂ²C communication timing

ğŸ› ï¸ Tools & Technologies

Verilog HDL

Quartus II

ModelSim

FPGA Development Board (DE2 / Cyclone)

MPU6050 IMU Sensor

ğŸ“‚ File Structure
â”œâ”€â”€ I2C_protocol.v
â”œâ”€â”€ README.md

ğŸš€ Applications

FPGA-based sensor interfacing

IÂ²C protocol learning and validation

IMU data communication systems

RTL and FSM design practice


âœï¸ Author

Manthan Sabalpara
Electronics & Communication Engineering
FPGA | Verilog | Digital Design

ğŸ“œ License

This project is open-source and intended for educational use.
