// Seed: 254296590
module module_0 ();
  id_1 :
  assert property (@(posedge 1'b0) 1'h0)
  else repeat ((id_1)) assign id_1 = 1;
  assign module_2.type_2 = 0;
  assign module_1.id_2   = 0;
endmodule
module module_1 (
    input  wand id_0,
    output wire id_1,
    output wand id_2,
    output tri  id_3
);
  wire id_5;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri id_0,
    input logic id_1,
    input tri1 id_2,
    output logic id_3,
    output tri id_4,
    input supply1 id_5
);
  logic id_7;
  module_0 modCall_1 ();
  always @(1) id_7 <= {"", 1 + id_7};
  wire id_8;
  xnor primCall (id_3, id_5, id_7);
  pullup (1, id_7, id_3, (id_1), 1'b0);
endmodule
