{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714468650396 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714468650397 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 30 11:17:30 2024 " "Processing started: Tue Apr 30 11:17:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714468650397 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714468650397 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TP3 -c TP3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off TP3 -c TP3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714468650397 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714468650782 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714468650782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baseline_c5gx.v 1 1 " "Found 1 design units, including 1 entities, in source file baseline_c5gx.v" { { "Info" "ISGN_ENTITY_NAME" "1 baseline_c5gx " "Found entity 1: baseline_c5gx" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/boute/Documents/ecole/FPGA/TP3/baseline_c5gx.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714468657531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714468657531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider-Behavioral " "Found design unit 1: clock_divider-Behavioral" {  } { { "clock_divider.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/TP3/clock_divider.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714468657874 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/TP3/clock_divider.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714468657874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714468657874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_clock_divider-tb " "Found design unit 1: tb_clock_divider-tb" {  } { { "tb_clock_divider.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/TP3/tb_clock_divider.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714468657875 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_clock_divider " "Found entity 1: tb_clock_divider" {  } { { "tb_clock_divider.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/TP3/tb_clock_divider.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714468657875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714468657875 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "clock_divider " "Elaborating entity \"clock_divider\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714468657897 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "COUNT\[0\] " "Inserted always-enabled tri-state buffer between \"COUNT\[0\]\" and its non-tri-state driver." {  } { { "clock_divider.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/TP3/clock_divider.vhd" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1714468658220 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "COUNT\[1\] " "Inserted always-enabled tri-state buffer between \"COUNT\[1\]\" and its non-tri-state driver." {  } { { "clock_divider.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/TP3/clock_divider.vhd" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1714468658220 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "COUNT\[2\] " "Inserted always-enabled tri-state buffer between \"COUNT\[2\]\" and its non-tri-state driver." {  } { { "clock_divider.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/TP3/clock_divider.vhd" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1714468658220 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "COUNT\[3\] " "Inserted always-enabled tri-state buffer between \"COUNT\[3\]\" and its non-tri-state driver." {  } { { "clock_divider.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/TP3/clock_divider.vhd" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1714468658220 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "COUNT\[4\] " "Inserted always-enabled tri-state buffer between \"COUNT\[4\]\" and its non-tri-state driver." {  } { { "clock_divider.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/TP3/clock_divider.vhd" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1714468658220 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "COUNT\[5\] " "Inserted always-enabled tri-state buffer between \"COUNT\[5\]\" and its non-tri-state driver." {  } { { "clock_divider.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/TP3/clock_divider.vhd" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1714468658220 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "COUNT\[6\] " "Inserted always-enabled tri-state buffer between \"COUNT\[6\]\" and its non-tri-state driver." {  } { { "clock_divider.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/TP3/clock_divider.vhd" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1714468658220 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "COUNT\[23\] " "Inserted always-enabled tri-state buffer between \"COUNT\[23\]\" and its non-tri-state driver." {  } { { "clock_divider.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/TP3/clock_divider.vhd" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1714468658220 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "COUNT\[7\] " "Inserted always-enabled tri-state buffer between \"COUNT\[7\]\" and its non-tri-state driver." {  } { { "clock_divider.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/TP3/clock_divider.vhd" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1714468658220 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "COUNT\[8\] " "Inserted always-enabled tri-state buffer between \"COUNT\[8\]\" and its non-tri-state driver." {  } { { "clock_divider.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/TP3/clock_divider.vhd" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1714468658220 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "COUNT\[9\] " "Inserted always-enabled tri-state buffer between \"COUNT\[9\]\" and its non-tri-state driver." {  } { { "clock_divider.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/TP3/clock_divider.vhd" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1714468658220 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "COUNT\[10\] " "Inserted always-enabled tri-state buffer between \"COUNT\[10\]\" and its non-tri-state driver." {  } { { "clock_divider.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/TP3/clock_divider.vhd" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1714468658220 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "COUNT\[11\] " "Inserted always-enabled tri-state buffer between \"COUNT\[11\]\" and its non-tri-state driver." {  } { { "clock_divider.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/TP3/clock_divider.vhd" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1714468658220 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "COUNT\[12\] " "Inserted always-enabled tri-state buffer between \"COUNT\[12\]\" and its non-tri-state driver." {  } { { "clock_divider.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/TP3/clock_divider.vhd" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1714468658220 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "COUNT\[13\] " "Inserted always-enabled tri-state buffer between \"COUNT\[13\]\" and its non-tri-state driver." {  } { { "clock_divider.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/TP3/clock_divider.vhd" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1714468658220 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "COUNT\[14\] " "Inserted always-enabled tri-state buffer between \"COUNT\[14\]\" and its non-tri-state driver." {  } { { "clock_divider.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/TP3/clock_divider.vhd" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1714468658220 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "COUNT\[15\] " "Inserted always-enabled tri-state buffer between \"COUNT\[15\]\" and its non-tri-state driver." {  } { { "clock_divider.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/TP3/clock_divider.vhd" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1714468658220 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "COUNT\[16\] " "Inserted always-enabled tri-state buffer between \"COUNT\[16\]\" and its non-tri-state driver." {  } { { "clock_divider.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/TP3/clock_divider.vhd" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1714468658220 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "COUNT\[17\] " "Inserted always-enabled tri-state buffer between \"COUNT\[17\]\" and its non-tri-state driver." {  } { { "clock_divider.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/TP3/clock_divider.vhd" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1714468658220 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "COUNT\[18\] " "Inserted always-enabled tri-state buffer between \"COUNT\[18\]\" and its non-tri-state driver." {  } { { "clock_divider.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/TP3/clock_divider.vhd" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1714468658220 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "COUNT\[19\] " "Inserted always-enabled tri-state buffer between \"COUNT\[19\]\" and its non-tri-state driver." {  } { { "clock_divider.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/TP3/clock_divider.vhd" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1714468658220 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "COUNT\[20\] " "Inserted always-enabled tri-state buffer between \"COUNT\[20\]\" and its non-tri-state driver." {  } { { "clock_divider.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/TP3/clock_divider.vhd" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1714468658220 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "COUNT\[21\] " "Inserted always-enabled tri-state buffer between \"COUNT\[21\]\" and its non-tri-state driver." {  } { { "clock_divider.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/TP3/clock_divider.vhd" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1714468658220 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "COUNT\[22\] " "Inserted always-enabled tri-state buffer between \"COUNT\[22\]\" and its non-tri-state driver." {  } { { "clock_divider.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/TP3/clock_divider.vhd" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1714468658220 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1714468658220 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "COUNT\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"COUNT\[0\]\" is moved to its source" {  } { { "clock_divider.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/TP3/clock_divider.vhd" 20 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1714468658221 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "COUNT\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"COUNT\[1\]\" is moved to its source" {  } { { "clock_divider.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/TP3/clock_divider.vhd" 20 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1714468658221 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "COUNT\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"COUNT\[2\]\" is moved to its source" {  } { { "clock_divider.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/TP3/clock_divider.vhd" 20 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1714468658221 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "COUNT\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"COUNT\[3\]\" is moved to its source" {  } { { "clock_divider.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/TP3/clock_divider.vhd" 20 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1714468658221 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "COUNT\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"COUNT\[4\]\" is moved to its source" {  } { { "clock_divider.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/TP3/clock_divider.vhd" 20 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1714468658221 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "COUNT\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"COUNT\[5\]\" is moved to its source" {  } { { "clock_divider.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/TP3/clock_divider.vhd" 20 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1714468658221 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "COUNT\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"COUNT\[6\]\" is moved to its source" {  } { { "clock_divider.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/TP3/clock_divider.vhd" 20 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1714468658221 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "COUNT\[23\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"COUNT\[23\]\" is moved to its source" {  } { { "clock_divider.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/TP3/clock_divider.vhd" 20 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1714468658221 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "COUNT\[7\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"COUNT\[7\]\" is moved to its source" {  } { { "clock_divider.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/TP3/clock_divider.vhd" 20 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1714468658221 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "COUNT\[8\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"COUNT\[8\]\" is moved to its source" {  } { { "clock_divider.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/TP3/clock_divider.vhd" 20 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1714468658221 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "COUNT\[9\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"COUNT\[9\]\" is moved to its source" {  } { { "clock_divider.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/TP3/clock_divider.vhd" 20 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1714468658221 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "COUNT\[10\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"COUNT\[10\]\" is moved to its source" {  } { { "clock_divider.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/TP3/clock_divider.vhd" 20 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1714468658221 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "COUNT\[11\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"COUNT\[11\]\" is moved to its source" {  } { { "clock_divider.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/TP3/clock_divider.vhd" 20 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1714468658221 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "COUNT\[12\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"COUNT\[12\]\" is moved to its source" {  } { { "clock_divider.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/TP3/clock_divider.vhd" 20 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1714468658221 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "COUNT\[13\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"COUNT\[13\]\" is moved to its source" {  } { { "clock_divider.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/TP3/clock_divider.vhd" 20 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1714468658221 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "COUNT\[14\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"COUNT\[14\]\" is moved to its source" {  } { { "clock_divider.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/TP3/clock_divider.vhd" 20 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1714468658221 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "COUNT\[15\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"COUNT\[15\]\" is moved to its source" {  } { { "clock_divider.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/TP3/clock_divider.vhd" 20 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1714468658221 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "COUNT\[16\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"COUNT\[16\]\" is moved to its source" {  } { { "clock_divider.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/TP3/clock_divider.vhd" 20 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1714468658221 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "COUNT\[17\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"COUNT\[17\]\" is moved to its source" {  } { { "clock_divider.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/TP3/clock_divider.vhd" 20 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1714468658221 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "COUNT\[18\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"COUNT\[18\]\" is moved to its source" {  } { { "clock_divider.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/TP3/clock_divider.vhd" 20 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1714468658221 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "COUNT\[19\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"COUNT\[19\]\" is moved to its source" {  } { { "clock_divider.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/TP3/clock_divider.vhd" 20 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1714468658221 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "COUNT\[20\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"COUNT\[20\]\" is moved to its source" {  } { { "clock_divider.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/TP3/clock_divider.vhd" 20 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1714468658221 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "COUNT\[21\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"COUNT\[21\]\" is moved to its source" {  } { { "clock_divider.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/TP3/clock_divider.vhd" 20 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1714468658221 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "COUNT\[22\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"COUNT\[22\]\" is moved to its source" {  } { { "clock_divider.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/TP3/clock_divider.vhd" 20 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1714468658221 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1714468658221 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "COUNT\[0\]~synth " "Node \"COUNT\[0\]~synth\"" {  } { { "clock_divider.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/TP3/clock_divider.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714468658230 ""} { "Warning" "WMLS_MLS_NODE_NAME" "COUNT\[1\]~synth " "Node \"COUNT\[1\]~synth\"" {  } { { "clock_divider.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/TP3/clock_divider.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714468658230 ""} { "Warning" "WMLS_MLS_NODE_NAME" "COUNT\[2\]~synth " "Node \"COUNT\[2\]~synth\"" {  } { { "clock_divider.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/TP3/clock_divider.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714468658230 ""} { "Warning" "WMLS_MLS_NODE_NAME" "COUNT\[3\]~synth " "Node \"COUNT\[3\]~synth\"" {  } { { "clock_divider.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/TP3/clock_divider.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714468658230 ""} { "Warning" "WMLS_MLS_NODE_NAME" "COUNT\[4\]~synth " "Node \"COUNT\[4\]~synth\"" {  } { { "clock_divider.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/TP3/clock_divider.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714468658230 ""} { "Warning" "WMLS_MLS_NODE_NAME" "COUNT\[5\]~synth " "Node \"COUNT\[5\]~synth\"" {  } { { "clock_divider.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/TP3/clock_divider.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714468658230 ""} { "Warning" "WMLS_MLS_NODE_NAME" "COUNT\[6\]~synth " "Node \"COUNT\[6\]~synth\"" {  } { { "clock_divider.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/TP3/clock_divider.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714468658230 ""} { "Warning" "WMLS_MLS_NODE_NAME" "COUNT\[7\]~synth " "Node \"COUNT\[7\]~synth\"" {  } { { "clock_divider.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/TP3/clock_divider.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714468658230 ""} { "Warning" "WMLS_MLS_NODE_NAME" "COUNT\[8\]~synth " "Node \"COUNT\[8\]~synth\"" {  } { { "clock_divider.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/TP3/clock_divider.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714468658230 ""} { "Warning" "WMLS_MLS_NODE_NAME" "COUNT\[9\]~synth " "Node \"COUNT\[9\]~synth\"" {  } { { "clock_divider.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/TP3/clock_divider.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714468658230 ""} { "Warning" "WMLS_MLS_NODE_NAME" "COUNT\[10\]~synth " "Node \"COUNT\[10\]~synth\"" {  } { { "clock_divider.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/TP3/clock_divider.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714468658230 ""} { "Warning" "WMLS_MLS_NODE_NAME" "COUNT\[11\]~synth " "Node \"COUNT\[11\]~synth\"" {  } { { "clock_divider.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/TP3/clock_divider.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714468658230 ""} { "Warning" "WMLS_MLS_NODE_NAME" "COUNT\[12\]~synth " "Node \"COUNT\[12\]~synth\"" {  } { { "clock_divider.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/TP3/clock_divider.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714468658230 ""} { "Warning" "WMLS_MLS_NODE_NAME" "COUNT\[13\]~synth " "Node \"COUNT\[13\]~synth\"" {  } { { "clock_divider.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/TP3/clock_divider.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714468658230 ""} { "Warning" "WMLS_MLS_NODE_NAME" "COUNT\[14\]~synth " "Node \"COUNT\[14\]~synth\"" {  } { { "clock_divider.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/TP3/clock_divider.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714468658230 ""} { "Warning" "WMLS_MLS_NODE_NAME" "COUNT\[15\]~synth " "Node \"COUNT\[15\]~synth\"" {  } { { "clock_divider.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/TP3/clock_divider.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714468658230 ""} { "Warning" "WMLS_MLS_NODE_NAME" "COUNT\[16\]~synth " "Node \"COUNT\[16\]~synth\"" {  } { { "clock_divider.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/TP3/clock_divider.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714468658230 ""} { "Warning" "WMLS_MLS_NODE_NAME" "COUNT\[17\]~synth " "Node \"COUNT\[17\]~synth\"" {  } { { "clock_divider.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/TP3/clock_divider.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714468658230 ""} { "Warning" "WMLS_MLS_NODE_NAME" "COUNT\[18\]~synth " "Node \"COUNT\[18\]~synth\"" {  } { { "clock_divider.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/TP3/clock_divider.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714468658230 ""} { "Warning" "WMLS_MLS_NODE_NAME" "COUNT\[19\]~synth " "Node \"COUNT\[19\]~synth\"" {  } { { "clock_divider.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/TP3/clock_divider.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714468658230 ""} { "Warning" "WMLS_MLS_NODE_NAME" "COUNT\[20\]~synth " "Node \"COUNT\[20\]~synth\"" {  } { { "clock_divider.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/TP3/clock_divider.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714468658230 ""} { "Warning" "WMLS_MLS_NODE_NAME" "COUNT\[21\]~synth " "Node \"COUNT\[21\]~synth\"" {  } { { "clock_divider.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/TP3/clock_divider.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714468658230 ""} { "Warning" "WMLS_MLS_NODE_NAME" "COUNT\[22\]~synth " "Node \"COUNT\[22\]~synth\"" {  } { { "clock_divider.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/TP3/clock_divider.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714468658230 ""} { "Warning" "WMLS_MLS_NODE_NAME" "COUNT\[23\]~synth " "Node \"COUNT\[23\]~synth\"" {  } { { "clock_divider.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/TP3/clock_divider.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714468658230 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714468658230 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1714468658281 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1714468658583 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714468658583 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "64 " "Implemented 64 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1714468658624 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1714468658624 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "24 " "Implemented 24 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1714468658624 ""} { "Info" "ICUT_CUT_TM_LCELLS" "32 " "Implemented 32 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1714468658624 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1714468658624 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 51 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4880 " "Peak virtual memory: 4880 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714468658642 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 30 11:17:38 2024 " "Processing ended: Tue Apr 30 11:17:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714468658642 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714468658642 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714468658642 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714468658642 ""}
