// Seed: 1703312348
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  assign id_2 = id_2;
  assign module_1.type_2 = 0;
endmodule
module module_1 (
    input  wor   id_0,
    input  uwire id_1,
    input  tri   id_2,
    input  wand  id_3,
    output tri0  id_4
);
  always @(posedge 1) id_4 = 1;
  wire id_6;
  wire id_7, id_8, id_9;
  wire id_10;
  wire id_11;
  assign id_11 = id_11;
  module_0 modCall_1 (
      id_11,
      id_7
  );
endmodule
module module_2 (
    input tri id_0,
    output supply0 id_1,
    input supply1 id_2,
    output wor id_3,
    output tri id_4,
    input supply1 id_5,
    input uwire id_6,
    output tri0 id_7,
    output uwire id_8,
    input tri id_9,
    output tri1 id_10
    , id_35,
    input uwire id_11,
    input tri1 id_12,
    input tri1 id_13,
    input wor id_14,
    input wire id_15,
    output tri id_16,
    output tri0 id_17,
    output wand id_18,
    input tri0 id_19,
    input wire id_20,
    input uwire id_21,
    input tri0 id_22,
    input wand id_23,
    output uwire id_24,
    input supply1 id_25,
    input tri1 id_26,
    input wor id_27,
    input wand id_28,
    input tri id_29,
    input tri1 id_30,
    input supply1 id_31
    , id_36,
    output wire id_32,
    input tri0 id_33
);
  assign id_1 = 1'b0;
  module_0 modCall_1 (
      id_35,
      id_36
  );
  assign id_17 = id_14;
endmodule
