-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Topo2A_AD_proj_linear_ap_fixed_38_8_5_3_0_ap_fixed_16_6_5_3_0_linear_config3_s is
port (
    ap_ready : OUT STD_LOGIC;
    data_0_val : IN STD_LOGIC_VECTOR (35 downto 0);
    data_1_val : IN STD_LOGIC_VECTOR (35 downto 0);
    data_2_val : IN STD_LOGIC_VECTOR (35 downto 0);
    data_3_val : IN STD_LOGIC_VECTOR (35 downto 0);
    data_4_val : IN STD_LOGIC_VECTOR (35 downto 0);
    data_5_val : IN STD_LOGIC_VECTOR (35 downto 0);
    data_6_val : IN STD_LOGIC_VECTOR (35 downto 0);
    data_7_val : IN STD_LOGIC_VECTOR (35 downto 0);
    data_8_val : IN STD_LOGIC_VECTOR (35 downto 0);
    data_9_val : IN STD_LOGIC_VECTOR (35 downto 0);
    data_10_val : IN STD_LOGIC_VECTOR (35 downto 0);
    data_11_val : IN STD_LOGIC_VECTOR (35 downto 0);
    data_12_val : IN STD_LOGIC_VECTOR (35 downto 0);
    data_13_val : IN STD_LOGIC_VECTOR (35 downto 0);
    data_14_val : IN STD_LOGIC_VECTOR (35 downto 0);
    data_15_val : IN STD_LOGIC_VECTOR (35 downto 0);
    data_16_val : IN STD_LOGIC_VECTOR (35 downto 0);
    data_17_val : IN STD_LOGIC_VECTOR (35 downto 0);
    data_18_val : IN STD_LOGIC_VECTOR (35 downto 0);
    data_19_val : IN STD_LOGIC_VECTOR (35 downto 0);
    data_20_val : IN STD_LOGIC_VECTOR (35 downto 0);
    data_21_val : IN STD_LOGIC_VECTOR (35 downto 0);
    data_22_val : IN STD_LOGIC_VECTOR (35 downto 0);
    data_23_val : IN STD_LOGIC_VECTOR (35 downto 0);
    data_24_val : IN STD_LOGIC_VECTOR (35 downto 0);
    data_25_val : IN STD_LOGIC_VECTOR (35 downto 0);
    data_26_val : IN STD_LOGIC_VECTOR (35 downto 0);
    data_27_val : IN STD_LOGIC_VECTOR (35 downto 0);
    data_28_val : IN STD_LOGIC_VECTOR (35 downto 0);
    data_29_val : IN STD_LOGIC_VECTOR (35 downto 0);
    data_30_val : IN STD_LOGIC_VECTOR (35 downto 0);
    data_31_val : IN STD_LOGIC_VECTOR (35 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_11 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_14 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_16 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_17 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_18 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_19 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_20 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_21 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_22 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_23 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_24 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_25 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_26 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_27 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_28 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_29 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_30 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_31 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_rst : IN STD_LOGIC );
end;


architecture behav of Topo2A_AD_proj_linear_ap_fixed_38_8_5_3_0_ap_fixed_16_6_5_3_0_linear_config3_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_logic_0 : STD_LOGIC := '0';

attribute shreg_extract : string;


begin



    ap_ready <= ap_const_logic_1;
    ap_return_0 <= data_0_val(35 downto 20);
    ap_return_1 <= data_1_val(35 downto 20);
    ap_return_10 <= data_10_val(35 downto 20);
    ap_return_11 <= data_11_val(35 downto 20);
    ap_return_12 <= data_12_val(35 downto 20);
    ap_return_13 <= data_13_val(35 downto 20);
    ap_return_14 <= data_14_val(35 downto 20);
    ap_return_15 <= data_15_val(35 downto 20);
    ap_return_16 <= data_16_val(35 downto 20);
    ap_return_17 <= data_17_val(35 downto 20);
    ap_return_18 <= data_18_val(35 downto 20);
    ap_return_19 <= data_19_val(35 downto 20);
    ap_return_2 <= data_2_val(35 downto 20);
    ap_return_20 <= data_20_val(35 downto 20);
    ap_return_21 <= data_21_val(35 downto 20);
    ap_return_22 <= data_22_val(35 downto 20);
    ap_return_23 <= data_23_val(35 downto 20);
    ap_return_24 <= data_24_val(35 downto 20);
    ap_return_25 <= data_25_val(35 downto 20);
    ap_return_26 <= data_26_val(35 downto 20);
    ap_return_27 <= data_27_val(35 downto 20);
    ap_return_28 <= data_28_val(35 downto 20);
    ap_return_29 <= data_29_val(35 downto 20);
    ap_return_3 <= data_3_val(35 downto 20);
    ap_return_30 <= data_30_val(35 downto 20);
    ap_return_31 <= data_31_val(35 downto 20);
    ap_return_4 <= data_4_val(35 downto 20);
    ap_return_5 <= data_5_val(35 downto 20);
    ap_return_6 <= data_6_val(35 downto 20);
    ap_return_7 <= data_7_val(35 downto 20);
    ap_return_8 <= data_8_val(35 downto 20);
    ap_return_9 <= data_9_val(35 downto 20);
end behav;
