<profile>
    <ReportVersion>
        <Version>2022.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcu280-fsvh2892-2L-e</Part>
        <TopModelName>sha512</TopModelName>
        <TargetClockPeriod>4.00</TargetClockPeriod>
        <ClockUncertainty>1.08</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>2.898</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>0</BRAM_18K>
            <FF>10836</FF>
            <LUT>11823</LUT>
            <URAM>0</URAM>
            <DSP>0</DSP>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4032</BRAM_18K>
            <DSP>9024</DSP>
            <FF>2607360</FF>
            <LUT>1303680</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>sha512</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>sha512</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_TDATA</name>
            <Object>input_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>584</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_TVALID</name>
            <Object>input_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_TREADY</name>
            <Object>input_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_TDATA</name>
            <Object>output_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>584</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_TVALID</name>
            <Object>output_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_TREADY</name>
            <Object>output_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="5">
            <ModuleName>sha512</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_sha512Top_512u_512u_s_fu_28</InstName>
                    <ModuleName>sha512Top_512u_512u_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>28</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>preProcessing_U0</InstName>
                            <ModuleName>preProcessing</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>88</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_267</InstName>
                                    <ModuleName>preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>267</ID>
                                    <BindInstances>add_ln886_fu_282_p2 sub_ln674_fu_344_p2 sub_ln674_1_fu_356_p2 sub_ln674_2_fu_386_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>inputBuffer_V_U len_V_1_fu_406_p2 bufferIndex_V_2_fu_563_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>dup_strm_128u_U0</InstName>
                            <ModuleName>dup_strm_128u_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>98</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_dup_strm_128u_Pipeline_LOOP_DUP_STREAM_fu_56</InstName>
                                    <ModuleName>dup_strm_128u_Pipeline_LOOP_DUP_STREAM</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>56</ID>
                                </Instance>
                            </InstancesList>
                        </Instance>
                        <Instance>
                            <InstName>generateMsgSchedule_U0</InstName>
                            <ModuleName>generateMsgSchedule</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>105</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180</InstName>
                                    <ModuleName>generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>180</ID>
                                    <BindInstances>add_ln886_fu_437_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64_fu_218</InstName>
                                    <ModuleName>generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>218</ID>
                                    <BindInstances>add_ln232_1_fu_565_p2 add_ln886_fu_577_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                        <Instance>
                            <InstName>SHA512Digest_64u_512u_U0</InstName>
                            <ModuleName>SHA512Digest_64u_512u_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>112</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS_fu_163</InstName>
                                    <ModuleName>SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>163</ID>
                                    <BindInstances>add_ln886_fu_494_p2 e_V_2_fu_915_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add_ln232_fu_312_p2 add_ln232_3_fu_317_p2 add_ln232_4_fu_322_p2 add_ln232_5_fu_327_p2 add_ln232_6_fu_332_p2 add_ln232_7_fu_337_p2 add_ln232_8_fu_342_p2 add_ln232_9_fu_347_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>blk_strm_U end_nblk_strm_U end_nblk_strm1_U end_nblk_strm2_U w_strm_U tkeep_strm_U tid_strm_U</BindInstances>
                </Instance>
            </InstancesList>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1</Name>
            <Loops>
                <LOOP_COPY_TAIL_AND_PAD_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.898</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16</Best-caseLatency>
                    <Average-caseLatency>16</Average-caseLatency>
                    <Worst-caseLatency>16</Worst-caseLatency>
                    <Best-caseRealTimeLatency>64.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>64.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>64.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <LOOP_COPY_TAIL_AND_PAD_1>
                        <Name>LOOP_COPY_TAIL_AND_PAD_1</Name>
                        <TripCount>14</TripCount>
                        <Latency>14</Latency>
                        <AbsoluteTimeLatency>56.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </LOOP_COPY_TAIL_AND_PAD_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>518</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>5433</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_COPY_TAIL_AND_PAD_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_fu_282_p2" SOURCE="/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_COPY_TAIL_AND_PAD_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_fu_344_p2" SOURCE="/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_COPY_TAIL_AND_PAD_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_1_fu_356_p2" SOURCE="/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_COPY_TAIL_AND_PAD_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_2_fu_386_p2" SOURCE="/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>preProcessing</Name>
            <Loops>
                <LOOP_PREPROCESSING_MAIN/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.898</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <LOOP_PREPROCESSING_MAIN>
                        <Name>LOOP_PREPROCESSING_MAIN</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>2</min>
                                <max>22</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>2 ~ 22</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_267</Instance>
                        </InstanceList>
                    </LOOP_PREPROCESSING_MAIN>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>2196</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>6119</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="inputBuffer_V_U" SOURCE="SHA512CODE/sha512.cpp:81" URAM="0" VARIABLE="inputBuffer_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_PREPROCESSING_MAIN" OPTYPE="add" PRAGMA="" RTLNAME="len_V_1_fu_406_p2" SOURCE="/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="len_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_PREPROCESSING_MAIN" OPTYPE="add" PRAGMA="" RTLNAME="bufferIndex_V_2_fu_563_p2" SOURCE="/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="bufferIndex_V_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dup_strm_128u_Pipeline_LOOP_DUP_STREAM</Name>
            <Loops>
                <LOOP_DUP_STREAM/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>1.746</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>3</Average-caseLatency>
                    <Worst-caseLatency>3</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <LOOP_DUP_STREAM>
                        <Name>LOOP_DUP_STREAM</Name>
                        <TripCount>1</TripCount>
                        <Latency>1</Latency>
                        <AbsoluteTimeLatency>4.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </LOOP_DUP_STREAM>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>5</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>75</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>dup_strm_128u_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>1.746</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>24.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>24.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>24.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>201</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16</Name>
            <Loops>
                <LOOP_SHA512_GEN_WT16/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>72.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>72.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>72.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <LOOP_SHA512_GEN_WT16>
                        <Name>LOOP_SHA512_GEN_WT16</Name>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>64.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </LOOP_SHA512_GEN_WT16>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1096</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>136</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_SHA512_GEN_WT16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_fu_437_p2" SOURCE="/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64</Name>
            <Loops>
                <LOOP_SHA1_GEN_WT64/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.377</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>66</Best-caseLatency>
                    <Average-caseLatency>66</Average-caseLatency>
                    <Worst-caseLatency>66</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.264 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.264 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.264 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>66</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <LOOP_SHA1_GEN_WT64>
                        <Name>LOOP_SHA1_GEN_WT64</Name>
                        <TripCount>64</TripCount>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>0.256 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </LOOP_SHA1_GEN_WT64>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1099</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>672</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_SHA1_GEN_WT64" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_1_fu_565_p2" SOURCE="/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232" URAM="0" VARIABLE="add_ln232_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_SHA1_GEN_WT64" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_fu_577_p2" SOURCE="/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>generateMsgSchedule</Name>
            <Loops>
                <LOOP_GEN_W_NBLK/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.819</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>91</Best-caseLatency>
                    <Average-caseLatency>91</Average-caseLatency>
                    <Worst-caseLatency>91</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.364 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.364 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.364 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>91</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <LOOP_GEN_W_NBLK>
                        <Name>LOOP_GEN_W_NBLK</Name>
                        <TripCount>1</TripCount>
                        <Latency>90</Latency>
                        <AbsoluteTimeLatency>0.360 us</AbsoluteTimeLatency>
                        <IterationLatency>90</IterationLatency>
                        <PipelineDepth>90</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180</Instance>
                            <Instance>grp_generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64_fu_218</Instance>
                        </InstanceList>
                    </LOOP_GEN_W_NBLK>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3229</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>905</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS</Name>
            <Loops>
                <LOOP_SHA1_UPDATE_80_ROUNDS/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.548</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>163</Best-caseLatency>
                    <Average-caseLatency>163</Average-caseLatency>
                    <Worst-caseLatency>163</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.652 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.652 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.652 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>163</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <LOOP_SHA1_UPDATE_80_ROUNDS>
                        <Name>LOOP_SHA1_UPDATE_80_ROUNDS</Name>
                        <TripCount>80</TripCount>
                        <Latency>161</Latency>
                        <AbsoluteTimeLatency>0.644 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </LOOP_SHA1_UPDATE_80_ROUNDS>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>724</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1770</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_SHA1_UPDATE_80_ROUNDS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_fu_494_p2" SOURCE="/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_SHA1_UPDATE_80_ROUNDS" OPTYPE="add" PRAGMA="" RTLNAME="e_V_2_fu_915_p2" SOURCE="/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232" URAM="0" VARIABLE="e_V_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>SHA512Digest_64u_512u_s</Name>
            <Loops>
                <LOOP_SHA1_DIGEST_NBLK/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.768</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>168</Best-caseLatency>
                    <Average-caseLatency>168</Average-caseLatency>
                    <Worst-caseLatency>168</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.672 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.672 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.672 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>168</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <LOOP_SHA1_DIGEST_NBLK>
                        <Name>LOOP_SHA1_DIGEST_NBLK</Name>
                        <TripCount>1</TripCount>
                        <Latency>166</Latency>
                        <AbsoluteTimeLatency>0.664 us</AbsoluteTimeLatency>
                        <IterationLatency>166</IterationLatency>
                        <PipelineDepth>166</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS_fu_163</Instance>
                        </InstanceList>
                    </LOOP_SHA1_DIGEST_NBLK>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1755</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2501</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_SHA1_DIGEST_NBLK" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_fu_312_p2" SOURCE="/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232" URAM="0" VARIABLE="add_ln232"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_SHA1_DIGEST_NBLK" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_3_fu_317_p2" SOURCE="/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232" URAM="0" VARIABLE="add_ln232_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_SHA1_DIGEST_NBLK" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_4_fu_322_p2" SOURCE="/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232" URAM="0" VARIABLE="add_ln232_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_SHA1_DIGEST_NBLK" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_5_fu_327_p2" SOURCE="/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232" URAM="0" VARIABLE="add_ln232_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_SHA1_DIGEST_NBLK" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_6_fu_332_p2" SOURCE="/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232" URAM="0" VARIABLE="add_ln232_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_SHA1_DIGEST_NBLK" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_7_fu_337_p2" SOURCE="/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232" URAM="0" VARIABLE="add_ln232_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_SHA1_DIGEST_NBLK" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_8_fu_342_p2" SOURCE="/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232" URAM="0" VARIABLE="add_ln232_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_SHA1_DIGEST_NBLK" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_9_fu_347_p2" SOURCE="/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232" URAM="0" VARIABLE="add_ln232_9"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sha512Top_512u_512u_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.898</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>undef</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>10829</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>11782</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="blk_strm_U" SOURCE="" URAM="0" VARIABLE="blk_strm"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="end_nblk_strm_U" SOURCE="SHA512CODE/sha512.cpp:772" URAM="0" VARIABLE="end_nblk_strm"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="end_nblk_strm1_U" SOURCE="SHA512CODE/sha512.cpp:775" URAM="0" VARIABLE="end_nblk_strm1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="end_nblk_strm2_U" SOURCE="SHA512CODE/sha512.cpp:778" URAM="0" VARIABLE="end_nblk_strm2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="w_strm_U" SOURCE="SHA512CODE/sha512.cpp:783" URAM="0" VARIABLE="w_strm"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="tkeep_strm_U" SOURCE="SHA512CODE/sha512.cpp:788" URAM="0" VARIABLE="tkeep_strm"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="tid_strm_U" SOURCE="SHA512CODE/sha512.cpp:791" URAM="0" VARIABLE="tid_strm"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sha512</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.898</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>10836</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>11823</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
        </Module>
    </ModuleInformation>
    <FIFOInformation>
        <FIFOInst>
            <Name>blk_strm_U</Name>
            <ParentInst>grp_sha512Top_512u_512u_s_fu_28</ParentInst>
            <StaticDepth>32</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>end_nblk_strm_U</Name>
            <ParentInst>grp_sha512Top_512u_512u_s_fu_28</ParentInst>
            <StaticDepth>32</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>tkeep_strm_U</Name>
            <ParentInst>grp_sha512Top_512u_512u_s_fu_28</ParentInst>
            <StaticDepth>32</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>tid_strm_U</Name>
            <ParentInst>grp_sha512Top_512u_512u_s_fu_28</ParentInst>
            <StaticDepth>32</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>end_nblk_strm1_U</Name>
            <ParentInst>grp_sha512Top_512u_512u_s_fu_28</ParentInst>
            <StaticDepth>32</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>end_nblk_strm2_U</Name>
            <ParentInst>grp_sha512Top_512u_512u_s_fu_28</ParentInst>
            <StaticDepth>32</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>w_strm_U</Name>
            <ParentInst>grp_sha512Top_512u_512u_s_fu_28</ParentInst>
            <StaticDepth>32</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
    </FIFOInformation>
    <UserConfigCommands>
        <config_op>
            <ENTRY impl="all mul" latency="-1 mul" op="mul" precision="mul standard"/>
            <ENTRY impl="all add" latency="-1 add" op="add" precision="add standard"/>
            <ENTRY impl="all sub" latency="-1 sub" op="sub" precision="sub standard"/>
            <ENTRY impl="all fadd" latency="-1 fadd" op="fadd" precision="fadd standard"/>
            <ENTRY impl="all fsub" latency="-1 fsub" op="fsub" precision="fsub standard"/>
            <ENTRY impl="all fdiv" latency="-1 fdiv" op="fdiv" precision="fdiv standard"/>
            <ENTRY impl="all fexp" latency="-1 fexp" op="fexp" precision="fexp standard"/>
            <ENTRY impl="all flog" latency="-1 flog" op="flog" precision="flog standard"/>
            <ENTRY impl="all fmul" latency="-1 fmul" op="fmul" precision="fmul standard"/>
            <ENTRY impl="all frsqrt" latency="-1 frsqrt" op="frsqrt" precision="frsqrt standard"/>
            <ENTRY impl="all frecip" latency="-1 frecip" op="frecip" precision="frecip standard"/>
            <ENTRY impl="all fsqrt" latency="-1 fsqrt" op="fsqrt" precision="fsqrt standard"/>
            <ENTRY impl="all dadd" latency="-1 dadd" op="dadd" precision="dadd standard"/>
            <ENTRY impl="all dsub" latency="-1 dsub" op="dsub" precision="dsub standard"/>
            <ENTRY impl="all ddiv" latency="-1 ddiv" op="ddiv" precision="ddiv standard"/>
            <ENTRY impl="all dexp" latency="-1 dexp" op="dexp" precision="dexp standard"/>
            <ENTRY impl="all dlog" latency="-1 dlog" op="dlog" precision="dlog standard"/>
            <ENTRY impl="all dmul" latency="-1 dmul" op="dmul" precision="dmul standard"/>
            <ENTRY impl="all drsqrt" latency="-1 drsqrt" op="drsqrt" precision="drsqrt standard"/>
            <ENTRY impl="all drecip" latency="-1 drecip" op="drecip" precision="drecip standard"/>
            <ENTRY impl="all dsqrt" latency="-1 dsqrt" op="dsqrt" precision="dsqrt standard"/>
            <ENTRY impl="all hadd" latency="-1 hadd" op="hadd" precision="hadd standard"/>
            <ENTRY impl="all hsub" latency="-1 hsub" op="hsub" precision="hsub standard"/>
            <ENTRY impl="all hdiv" latency="-1 hdiv" op="hdiv" precision="hdiv standard"/>
            <ENTRY impl="all hmul" latency="-1 hmul" op="hmul" precision="hmul standard"/>
            <ENTRY impl="all hsqrt" latency="-1 hsqrt" op="hsqrt" precision="hsqrt standard"/>
            <ENTRY impl="all facc" latency="-1 facc" op="facc" precision="facc standard"/>
            <ENTRY impl="all fmacc" latency="-1 fmacc" op="fmacc" precision="fmacc standard"/>
            <ENTRY impl="all fmadd" latency="-1 fmadd" op="fmadd" precision="fmadd standard"/>
        </config_op>
        <config_storage>
            <ENTRY auto_srl_max_bits="1024 fifo" auto_srl_max_depth="2 fifo" impl="autosrl fifo" type="fifo"/>
        </config_storage>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="input" index="0" direction="in" srcType="stream&lt;axisIntf, 0&gt;&amp;" srcSize="592">
            <hwRefs>
                <hwRef type="interface" interface="input_r" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="output" index="1" direction="out" srcType="stream&lt;axisIntf, 0&gt;&amp;" srcSize="592">
            <hwRefs>
                <hwRef type="interface" interface="output_r" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">input_r:output_r</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="input_r" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="584" portPrefix="input_r_">
            <ports>
                <port>input_r_TDATA</port>
                <port>input_r_TREADY</port>
                <port>input_r_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_r" type="axi4stream" busTypeName="axis" mode="master" dataWidth="584" portPrefix="output_r_">
            <ports>
                <port>output_r_TDATA</port>
                <port>output_r_TREADY</port>
                <port>output_r_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="output"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AXIS">
                <table isCollapsed="0">
                    <keys size="5">Interface, Register Mode, TDATA, TREADY, TVALID</keys>
                    <column name="input_r">both, 584, 1, 1, , , , , , , </column>
                    <column name="output_r">both, 584, 1, 1, , , , , , , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst_n">reset, ap_rst_n, </column>
                    <column name="ap_ctrl">ap_ctrl_none, , </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="input">in, stream&lt;axisIntf 0&gt;&amp;</column>
                    <column name="output">out, stream&lt;axisIntf 0&gt;&amp;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="input">input_r, interface, , </column>
                    <column name="output">output_r, interface, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="array_partition" location="SHA512CODE/sha512.cpp:106" status="valid" parentFunction="preprocessing" variable="" isDirective="0" options="variable = b0.M complete"/>
        <Pragma type="unroll" location="SHA512CODE/sha512.cpp:114" status="valid" parentFunction="preprocessing" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="SHA512CODE/sha512.cpp:155" status="valid" parentFunction="preprocessing" variable="" isDirective="0" options="variable = b.M complete"/>
        <Pragma type="unroll" location="SHA512CODE/sha512.cpp:163" status="valid" parentFunction="preprocessing" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="SHA512CODE/sha512.cpp:182" status="valid" parentFunction="preprocessing" variable="" isDirective="0" options="variable = b0.M complete"/>
        <Pragma type="unroll" location="SHA512CODE/sha512.cpp:190" status="valid" parentFunction="preprocessing" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="SHA512CODE/sha512.cpp:216" status="valid" parentFunction="preprocessing" variable="" isDirective="0" options="variable = b.M complete"/>
        <Pragma type="pipeline" location="SHA512CODE/sha512.cpp:220" status="valid" parentFunction="preprocessing" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="SHA512CODE/sha512.cpp:271" status="valid" parentFunction="shr" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="SHA512CODE/sha512.cpp:294" status="valid" parentFunction="rotr" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="SHA512CODE/sha512.cpp:319" status="valid" parentFunction="ch" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="SHA512CODE/sha512.cpp:344" status="valid" parentFunction="maj" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="SHA512CODE/sha512.cpp:365" status="valid" parentFunction="bsig0" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="SHA512CODE/sha512.cpp:386" status="valid" parentFunction="bsig1" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="SHA512CODE/sha512.cpp:407" status="valid" parentFunction="ssig0" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="SHA512CODE/sha512.cpp:428" status="valid" parentFunction="ssig1" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="SHA512CODE/sha512.cpp:460" status="valid" parentFunction="dup_strm" variable="" isDirective="0" options="min = 1 max = 1 avg = 1"/>
        <Pragma type="pipeline" location="SHA512CODE/sha512.cpp:461" status="valid" parentFunction="dup_strm" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="loop_tripcount" location="SHA512CODE/sha512.cpp:497" status="valid" parentFunction="generatemsgschedule" variable="" isDirective="0" options="min = 1 max = 1 avg = 1"/>
        <Pragma type="array_partition" location="SHA512CODE/sha512.cpp:501" status="valid" parentFunction="generatemsgschedule" variable="" isDirective="0" options="variable = blk.M complete"/>
        <Pragma type="array_partition" location="SHA512CODE/sha512.cpp:505" status="valid" parentFunction="generatemsgschedule" variable="" isDirective="0" options="variable = W complete"/>
        <Pragma type="pipeline" location="SHA512CODE/sha512.cpp:509" status="valid" parentFunction="generatemsgschedule" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="SHA512CODE/sha512.cpp:517" status="valid" parentFunction="generatemsgschedule" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="array_partition" location="SHA512CODE/sha512.cpp:576" status="valid" parentFunction="sha512digest" variable="" isDirective="0" options="variable = K complete"/>
        <Pragma type="array_partition" location="SHA512CODE/sha512.cpp:623" status="valid" parentFunction="sha512digest" variable="" isDirective="0" options="variable = H complete"/>
        <Pragma type="loop_tripcount" location="SHA512CODE/sha512.cpp:628" status="valid" parentFunction="sha512digest" variable="" isDirective="0" options="min = 1 max = 1 avg = 1"/>
        <Pragma type="pipeline" location="SHA512CODE/sha512.cpp:646" status="valid" parentFunction="sha512digest" variable="" isDirective="0" options="II = 2"/>
        <Pragma type="unroll" location="SHA512CODE/sha512.cpp:699" status="valid" parentFunction="sha512digest" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="SHA512CODE/sha512.cpp:753" status="valid" parentFunction="sha512top" variable="" isDirective="0" options=""/>
        <Pragma type="stream" location="SHA512CODE/sha512.cpp:757" status="valid" parentFunction="sha512top" variable="" isDirective="0" options="variable = blk_strm depth = 32"/>
        <Pragma type="resource" location="SHA512CODE/sha512.cpp:758" status="warning" parentFunction="sha512top" variable="" isDirective="0" options="variable = blk_strm core = FIFO_LUTRAM">
            <Msg msg_id="207-5525" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="stream" location="SHA512CODE/sha512.cpp:762" status="valid" parentFunction="sha512top" variable="" isDirective="0" options="variable = nblk_strm depth = 32"/>
        <Pragma type="resource" location="SHA512CODE/sha512.cpp:763" status="warning" parentFunction="sha512top" variable="" isDirective="0" options="variable = nblk_strm core = FIFO_LUTRAM">
            <Msg msg_id="207-5525" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="stream" location="SHA512CODE/sha512.cpp:765" status="valid" parentFunction="sha512top" variable="" isDirective="0" options="variable = nblk_strm1 depth = 32"/>
        <Pragma type="resource" location="SHA512CODE/sha512.cpp:766" status="warning" parentFunction="sha512top" variable="" isDirective="0" options="variable = nblk_strm1 core = FIFO_LUTRAM">
            <Msg msg_id="207-5525" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="stream" location="SHA512CODE/sha512.cpp:768" status="valid" parentFunction="sha512top" variable="" isDirective="0" options="variable = nblk_strm2 depth = 32"/>
        <Pragma type="resource" location="SHA512CODE/sha512.cpp:769" status="warning" parentFunction="sha512top" variable="" isDirective="0" options="variable = nblk_strm2 core = FIFO_LUTRAM">
            <Msg msg_id="207-5525" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="stream" location="SHA512CODE/sha512.cpp:773" status="valid" parentFunction="sha512top" variable="" isDirective="0" options="variable = end_nblk_strm depth = 32"/>
        <Pragma type="resource" location="SHA512CODE/sha512.cpp:774" status="warning" parentFunction="sha512top" variable="" isDirective="0" options="variable = end_nblk_strm core = FIFO_LUTRAM">
            <Msg msg_id="207-5525" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="stream" location="SHA512CODE/sha512.cpp:776" status="valid" parentFunction="sha512top" variable="" isDirective="0" options="variable = end_nblk_strm1 depth = 32"/>
        <Pragma type="resource" location="SHA512CODE/sha512.cpp:777" status="warning" parentFunction="sha512top" variable="" isDirective="0" options="variable = end_nblk_strm1 core = FIFO_LUTRAM">
            <Msg msg_id="207-5525" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="stream" location="SHA512CODE/sha512.cpp:779" status="valid" parentFunction="sha512top" variable="" isDirective="0" options="variable = end_nblk_strm2 depth = 32"/>
        <Pragma type="resource" location="SHA512CODE/sha512.cpp:780" status="warning" parentFunction="sha512top" variable="" isDirective="0" options="variable = end_nblk_strm2 core = FIFO_LUTRAM">
            <Msg msg_id="207-5525" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="stream" location="SHA512CODE/sha512.cpp:784" status="valid" parentFunction="sha512top" variable="" isDirective="0" options="variable = w_strm depth = 32"/>
        <Pragma type="resource" location="SHA512CODE/sha512.cpp:785" status="warning" parentFunction="sha512top" variable="" isDirective="0" options="variable = w_strm core = FIFO_LUTRAM">
            <Msg msg_id="207-5525" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="stream" location="SHA512CODE/sha512.cpp:789" status="valid" parentFunction="sha512top" variable="" isDirective="0" options="variable = tkeep_strm depth = 32"/>
        <Pragma type="resource" location="SHA512CODE/sha512.cpp:790" status="warning" parentFunction="sha512top" variable="" isDirective="0" options="variable = tkeep_strm core = FIFO_LUTRAM">
            <Msg msg_id="207-5525" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="stream" location="SHA512CODE/sha512.cpp:792" status="valid" parentFunction="sha512top" variable="" isDirective="0" options="variable = tid_strm depth = 32"/>
        <Pragma type="resource" location="SHA512CODE/sha512.cpp:793" status="warning" parentFunction="sha512top" variable="" isDirective="0" options="variable = tid_strm core = FIFO_LUTRAM">
            <Msg msg_id="207-5525" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="pipeline" location="SHA512CODE/sha512.cpp:828" status="valid" parentFunction="preprocessingonetripforhmac" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="SHA512CODE/sha512.cpp:846" status="valid" parentFunction="preprocessingonetripforhmac" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="SHA512CODE/sha512.cpp:852" status="valid" parentFunction="preprocessingonetripforhmac" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="SHA512CODE/sha512.cpp:871" status="valid" parentFunction="preprocessingonetripforhmac" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="bind_storage" location="SHA512CODE/sha512.cpp:949" status="valid" parentFunction="generatemsgscheduleonetrip" variable="" isDirective="0" options="variable = K type = ROM_1P impl = LUTRAM"/>
        <Pragma type="array_partition" location="SHA512CODE/sha512.cpp:952" status="valid" parentFunction="generatemsgscheduleonetrip" variable="" isDirective="0" options="variable = H complete"/>
        <Pragma type="array_partition" location="SHA512CODE/sha512.cpp:994" status="valid" parentFunction="generatemsgscheduleonetrip" variable="" isDirective="0" options="variable = W"/>
        <Pragma type="pipeline" location="SHA512CODE/sha512.cpp:997" status="valid" parentFunction="generatemsgscheduleonetrip" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="unroll" location="SHA512CODE/sha512.cpp:1052" status="valid" parentFunction="generatemsgscheduleonetrip" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="SHA512CODE/sha512.cpp:1066" status="valid" parentFunction="hmac_sha384_2in1" variable="" isDirective="0" options="off"/>
        <Pragma type="dataflow" location="SHA512CODE/sha512.cpp:1067" status="valid" parentFunction="hmac_sha384_2in1" variable="" isDirective="0" options=""/>
        <Pragma type="stream" location="SHA512CODE/sha512.cpp:1069" status="valid" parentFunction="hmac_sha384_2in1" variable="" isDirective="0" options="variable = blk_strm depth = 32"/>
        <Pragma type="resource" location="SHA512CODE/sha512.cpp:1070" status="warning" parentFunction="hmac_sha384_2in1" variable="" isDirective="0" options="variable = blk_strm core = FIFO_LUTRAM">
            <Msg msg_id="207-5525" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="pipeline" location="SHA512CODE/sha512.cpp:1084" status="valid" parentFunction="convert32to64oneround" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="SHA512CODE/sha512.cpp:1129" status="valid" parentFunction="hmac_sha384_2in1" variable="" isDirective="0" options="off"/>
        <Pragma type="dataflow" location="SHA512CODE/sha512.cpp:1130" status="valid" parentFunction="hmac_sha384_2in1" variable="" isDirective="0" options=""/>
        <Pragma type="stream" location="SHA512CODE/sha512.cpp:1132" status="valid" parentFunction="hmac_sha384_2in1" variable="" isDirective="0" options="variable = msg_64_strm depth = 32"/>
        <Pragma type="resource" location="SHA512CODE/sha512.cpp:1133" status="warning" parentFunction="hmac_sha384_2in1" variable="" isDirective="0" options="variable = msg_64_strm core = FIFO_LUTRAM">
            <Msg msg_id="207-5525" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="stream" location="SHA512CODE/sha512.cpp:1135" status="valid" parentFunction="hmac_sha384_2in1" variable="" isDirective="0" options="variable = len_64_strm depth = 32"/>
        <Pragma type="resource" location="SHA512CODE/sha512.cpp:1136" status="warning" parentFunction="hmac_sha384_2in1" variable="" isDirective="0" options="variable = len_64_strm core = FIFO_LUTRAM">
            <Msg msg_id="207-5525" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="stream" location="SHA512CODE/sha512.cpp:1138" status="valid" parentFunction="hmac_sha384_2in1" variable="" isDirective="0" options="variable = blk_strm depth = 32"/>
        <Pragma type="resource" location="SHA512CODE/sha512.cpp:1139" status="warning" parentFunction="hmac_sha384_2in1" variable="" isDirective="0" options="variable = blk_strm core = FIFO_LUTRAM">
            <Msg msg_id="207-5525" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="allocation" location="SHA512CODE/sha512.cpp:1264" status="warning" parentFunction="hmac_sha384" variable="" isDirective="0" options="function instances = internal::HMAC_SHA384_2in1 limit = 1">
            <Msg msg_id="207-4781" msg_severity="WARNING" msg_body="'xlx_function_allocation' attribute cannot be applied to a statement"/>
            <Msg msg_id="207-5560" msg_severity="WARNING" msg_body="Allocation pragma is ignored, because Instances value is not valid function pointer expression"/>
        </Pragma>
        <Pragma type="allocation" location="SHA512CODE/sha512.cpp:1305" status="warning" parentFunction="hmac_sha384" variable="" isDirective="0" options="function instances = internal::HMAC_SHA384_2in1 limit = 1">
            <Msg msg_id="207-4781" msg_severity="WARNING" msg_body="'xlx_function_allocation' attribute cannot be applied to a statement"/>
            <Msg msg_id="207-5560" msg_severity="WARNING" msg_body="Allocation pragma is ignored, because Instances value is not valid function pointer expression"/>
        </Pragma>
        <Pragma type="interface" location="SHA512CODE/sha512.cpp:1329" status="valid" parentFunction="sha512" variable="return" isDirective="0" options="ap_ctrl_none port=return"/>
        <Pragma type="interface" location="SHA512CODE/sha512.cpp:1330" status="valid" parentFunction="sha512" variable="" isDirective="0" options="axis register port = input"/>
        <Pragma type="interface" location="SHA512CODE/sha512.cpp:1331" status="valid" parentFunction="sha512" variable="" isDirective="0" options="axis register port = output"/>
        <Pragma type="aggregate" location="SHA512CODE/sha512.cpp:1332" status="valid" parentFunction="sha512" variable="input" isDirective="0" options="variable=input bit"/>
        <Pragma type="aggregate" location="SHA512CODE/sha512.cpp:1333" status="valid" parentFunction="sha512" variable="output" isDirective="0" options="variable=output bit"/>
    </PragmaReport>
</profile>

