# //  ModelSim SE-64 10.6d Feb 24 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do {testbench_simulate.do}
# vsim -voptargs=""+acc"" -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -lib xil_defaultlib xil_defaultlib.testbench xil_defaultlib.glbl 
# Start time: 09:39:15 on Feb 15,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Error (suppressible): ../../../../ADC_data_capture.srcs/sim_1/new/testbench.sv(14): (vopt-2912) Port 'rst' not found in module 'LVDS_capture' (6th connection).
# Optimization failed
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./testbench_simulate.do PAUSED at line 9
# End time: 09:39:35 on Feb 15,2024, Elapsed time: 0:00:20
# Errors: 1, Warnings: 0
