```
iverilog -o <x>.vvb <x>.v <x>.v
vvp <x>.vvb
gtkwave <x>.vcd
```

### Simulation output of the UART protocol implemented in verilog
<img width="1284" alt="Screenshot 2024-11-11 at 2 53 27â€¯AM" src="https://github.com/user-attachments/assets/be840f0f-86ae-414e-a799-4d0c58ffb66c">
