<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-at91 › include › mach › at91_spi.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>at91_spi.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * arch/arm/mach-at91/include/mach/at91_spi.h</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2005 Ivan Kokshaysky</span>
<span class="cm"> * Copyright (C) SAN People</span>
<span class="cm"> *</span>
<span class="cm"> * Serial Peripheral Interface (SPI) registers.</span>
<span class="cm"> * Based on AT91RM9200 datasheet revision E.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> * (at your option) any later version.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef AT91_SPI_H</span>
<span class="cp">#define AT91_SPI_H</span>

<span class="cp">#define AT91_SPI_CR			0x00		</span><span class="cm">/* Control Register */</span><span class="cp"></span>
<span class="cp">#define		AT91_SPI_SPIEN		(1 &lt;&lt;  0)		</span><span class="cm">/* SPI Enable */</span><span class="cp"></span>
<span class="cp">#define		AT91_SPI_SPIDIS		(1 &lt;&lt;  1)		</span><span class="cm">/* SPI Disable */</span><span class="cp"></span>
<span class="cp">#define		AT91_SPI_SWRST		(1 &lt;&lt;  7)		</span><span class="cm">/* SPI Software Reset */</span><span class="cp"></span>
<span class="cp">#define		AT91_SPI_LASTXFER	(1 &lt;&lt; 24)		</span><span class="cm">/* Last Transfer [SAM9261 only] */</span><span class="cp"></span>

<span class="cp">#define AT91_SPI_MR			0x04		</span><span class="cm">/* Mode Register */</span><span class="cp"></span>
<span class="cp">#define		AT91_SPI_MSTR		(1    &lt;&lt;  0)		</span><span class="cm">/* Master/Slave Mode */</span><span class="cp"></span>
<span class="cp">#define		AT91_SPI_PS		(1    &lt;&lt;  1)		</span><span class="cm">/* Peripheral Select */</span><span class="cp"></span>
<span class="cp">#define			AT91_SPI_PS_FIXED	(0 &lt;&lt; 1)</span>
<span class="cp">#define			AT91_SPI_PS_VARIABLE	(1 &lt;&lt; 1)</span>
<span class="cp">#define		AT91_SPI_PCSDEC		(1    &lt;&lt;  2)		</span><span class="cm">/* Chip Select Decode */</span><span class="cp"></span>
<span class="cp">#define		AT91_SPI_DIV32		(1    &lt;&lt;  3)		</span><span class="cm">/* Clock Selection [AT91RM9200 only] */</span><span class="cp"></span>
<span class="cp">#define		AT91_SPI_MODFDIS	(1    &lt;&lt;  4)		</span><span class="cm">/* Mode Fault Detection */</span><span class="cp"></span>
<span class="cp">#define		AT91_SPI_LLB		(1    &lt;&lt;  7)		</span><span class="cm">/* Local Loopback Enable */</span><span class="cp"></span>
<span class="cp">#define		AT91_SPI_PCS		(0xf  &lt;&lt; 16)		</span><span class="cm">/* Peripheral Chip Select */</span><span class="cp"></span>
<span class="cp">#define		AT91_SPI_DLYBCS		(0xff &lt;&lt; 24)		</span><span class="cm">/* Delay Between Chip Selects */</span><span class="cp"></span>

<span class="cp">#define AT91_SPI_RDR		0x08			</span><span class="cm">/* Receive Data Register */</span><span class="cp"></span>
<span class="cp">#define		AT91_SPI_RD		(0xffff &lt;&lt;  0)		</span><span class="cm">/* Receive Data */</span><span class="cp"></span>
<span class="cp">#define		AT91_SPI_PCS		(0xf	&lt;&lt; 16)		</span><span class="cm">/* Peripheral Chip Select */</span><span class="cp"></span>

<span class="cp">#define AT91_SPI_TDR		0x0c			</span><span class="cm">/* Transmit Data Register */</span><span class="cp"></span>
<span class="cp">#define		AT91_SPI_TD		(0xffff &lt;&lt;  0)		</span><span class="cm">/* Transmit Data */</span><span class="cp"></span>
<span class="cp">#define		AT91_SPI_PCS		(0xf	&lt;&lt; 16)		</span><span class="cm">/* Peripheral Chip Select */</span><span class="cp"></span>
<span class="cp">#define		AT91_SPI_LASTXFER	(1	&lt;&lt; 24)		</span><span class="cm">/* Last Transfer [SAM9261 only] */</span><span class="cp"></span>

<span class="cp">#define AT91_SPI_SR		0x10			</span><span class="cm">/* Status Register */</span><span class="cp"></span>
<span class="cp">#define		AT91_SPI_RDRF		(1 &lt;&lt;  0)		</span><span class="cm">/* Receive Data Register Full */</span><span class="cp"></span>
<span class="cp">#define		AT91_SPI_TDRE		(1 &lt;&lt;  1)		</span><span class="cm">/* Transmit Data Register Full */</span><span class="cp"></span>
<span class="cp">#define		AT91_SPI_MODF		(1 &lt;&lt;  2)		</span><span class="cm">/* Mode Fault Error */</span><span class="cp"></span>
<span class="cp">#define		AT91_SPI_OVRES		(1 &lt;&lt;  3)		</span><span class="cm">/* Overrun Error Status */</span><span class="cp"></span>
<span class="cp">#define		AT91_SPI_ENDRX		(1 &lt;&lt;  4)		</span><span class="cm">/* End of RX buffer */</span><span class="cp"></span>
<span class="cp">#define		AT91_SPI_ENDTX		(1 &lt;&lt;  5)		</span><span class="cm">/* End of TX buffer */</span><span class="cp"></span>
<span class="cp">#define		AT91_SPI_RXBUFF		(1 &lt;&lt;  6)		</span><span class="cm">/* RX Buffer Full */</span><span class="cp"></span>
<span class="cp">#define		AT91_SPI_TXBUFE		(1 &lt;&lt;  7)		</span><span class="cm">/* TX Buffer Empty */</span><span class="cp"></span>
<span class="cp">#define		AT91_SPI_NSSR		(1 &lt;&lt;  8)		</span><span class="cm">/* NSS Rising [SAM9261 only] */</span><span class="cp"></span>
<span class="cp">#define		AT91_SPI_TXEMPTY	(1 &lt;&lt;  9)		</span><span class="cm">/* Transmission Register Empty [SAM9261 only] */</span><span class="cp"></span>
<span class="cp">#define		AT91_SPI_SPIENS		(1 &lt;&lt; 16)		</span><span class="cm">/* SPI Enable Status */</span><span class="cp"></span>

<span class="cp">#define AT91_SPI_IER		0x14			</span><span class="cm">/* Interrupt Enable Register */</span><span class="cp"></span>
<span class="cp">#define AT91_SPI_IDR		0x18			</span><span class="cm">/* Interrupt Disable Register */</span><span class="cp"></span>
<span class="cp">#define AT91_SPI_IMR		0x1c			</span><span class="cm">/* Interrupt Mask Register */</span><span class="cp"></span>

<span class="cp">#define AT91_SPI_CSR(n)		(0x30 + ((n) * 4))	</span><span class="cm">/* Chip Select Registers 0-3 */</span><span class="cp"></span>
<span class="cp">#define		AT91_SPI_CPOL		(1    &lt;&lt;  0)		</span><span class="cm">/* Clock Polarity */</span><span class="cp"></span>
<span class="cp">#define		AT91_SPI_NCPHA		(1    &lt;&lt;  1)		</span><span class="cm">/* Clock Phase */</span><span class="cp"></span>
<span class="cp">#define		AT91_SPI_CSAAT		(1    &lt;&lt;  3)		</span><span class="cm">/* Chip Select Active After Transfer [SAM9261 only] */</span><span class="cp"></span>
<span class="cp">#define		AT91_SPI_BITS		(0xf  &lt;&lt;  4)		</span><span class="cm">/* Bits Per Transfer */</span><span class="cp"></span>
<span class="cp">#define			AT91_SPI_BITS_8		(0 &lt;&lt; 4)</span>
<span class="cp">#define			AT91_SPI_BITS_9		(1 &lt;&lt; 4)</span>
<span class="cp">#define			AT91_SPI_BITS_10	(2 &lt;&lt; 4)</span>
<span class="cp">#define			AT91_SPI_BITS_11	(3 &lt;&lt; 4)</span>
<span class="cp">#define			AT91_SPI_BITS_12	(4 &lt;&lt; 4)</span>
<span class="cp">#define			AT91_SPI_BITS_13	(5 &lt;&lt; 4)</span>
<span class="cp">#define			AT91_SPI_BITS_14	(6 &lt;&lt; 4)</span>
<span class="cp">#define			AT91_SPI_BITS_15	(7 &lt;&lt; 4)</span>
<span class="cp">#define			AT91_SPI_BITS_16	(8 &lt;&lt; 4)</span>
<span class="cp">#define		AT91_SPI_SCBR		(0xff &lt;&lt;  8)		</span><span class="cm">/* Serial Clock Baud Rate */</span><span class="cp"></span>
<span class="cp">#define		AT91_SPI_DLYBS		(0xff &lt;&lt; 16)		</span><span class="cm">/* Delay before SPCK */</span><span class="cp"></span>
<span class="cp">#define		AT91_SPI_DLYBCT		(0xff &lt;&lt; 24)		</span><span class="cm">/* Delay between Consecutive Transfers */</span><span class="cp"></span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
