<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: tb_fp16_to_fp32_multiplier</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | asserts</div>

</div>
<div class="ui-layout-west">
<div name='tag_tb_fp16_to_fp32_multiplier'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_tb_fp16_to_fp32_multiplier')">tb_fp16_to_fp32_multiplier</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 79.21</td>
<td class="s9 cl rt"><a href="mod0.html#Line" > 94.82</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod0.html#Toggle" > 92.81</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod0.html#Branch" > 50.00</a></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/home/Sunny/SMC/03_fp16_to_fp32_multiplier/tb_fp16_to_fp32_multiplier.v')">/home/Sunny/SMC/03_fp16_to_fp32_multiplier/tb_fp16_to_fp32_multiplier.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod0.html#inst_tag_0"  onclick="showContent('inst_tag_0')">tb_fp16_to_fp32_multiplier</a></td>
<td class="s7 cl rt"> 79.21</td>
<td class="s9 cl rt"><a href="mod0.html#Line" > 94.82</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod0.html#Toggle" > 92.81</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod0.html#Branch" > 50.00</a></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_tb_fp16_to_fp32_multiplier'>
<hr>
<a name="inst_tag_0"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_0" >tb_fp16_to_fp32_multiplier</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 79.21</td>
<td class="s9 cl rt"><a href="mod0.html#Line" > 94.82</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod0.html#Toggle" > 92.81</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod0.html#Branch" > 50.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s9 cl rt"> 91.16</td>
<td class="s9 cl rt"> 95.76</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 94.40</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<span class=inst>none</span>
<br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1.html#inst_tag_1" id="tag_urg_inst_1">uut</a></td>
<td class="s9 cl rt"> 95.43</td>
<td class="s9 cl rt"> 98.33</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 95.11</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.86</td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_tb_fp16_to_fp32_multiplier'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod0.html" >tb_fp16_to_fp32_multiplier</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>328</td><td>311</td><td>94.82</td></tr>
<tr class="s0"><td class="lf">ROUTINE</td><td>45</td><td>1</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">ROUTINE</td><td>48</td><td>1</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">ROUTINE</td><td>49</td><td>1</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">ROUTINE</td><td>50</td><td>1</td><td>0</td><td>0.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>81</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>87</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>95</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ROUTINE</td><td>114</td><td>8</td><td>6</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ROUTINE</td><td>142</td><td>10</td><td>8</td><td>80.00</td></tr>
<tr class="s9"><td class="lf">ROUTINE</td><td>174</td><td>69</td><td>65</td><td>94.20</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>226</td><td>18</td><td>18</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>252</td><td>36</td><td>36</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>273</td><td>9</td><td>9</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>330</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ROUTINE</td><td>348</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s9"><td class="lf">ROUTINE</td><td>369</td><td>13</td><td>12</td><td>92.31</td></tr>
<tr class="s9"><td class="lf">ROUTINE</td><td>402</td><td>69</td><td>67</td><td>97.10</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>502</td><td>40</td><td>40</td><td>100.00</td></tr>
<tr class="s9"><td class="lf">INITIAL</td><td>567</td><td>31</td><td>30</td><td>96.77</td></tr>
</table>
<pre class="code"><br clear=all>
44                        
45         <font color = "red">0/1     ==>    import &quot;DPI-C&quot; function int unsigned fp16_inputs_mul_to_fp32_softfloat(</font>
46                          input shortint unsigned a, input shortint unsigned b
47                        );
48         <font color = "red">0/1     ==>    import &quot;DPI-C&quot; function void set_softfloat_rounding_mode(input int unsigned mode);</font>
49         <font color = "red">0/1     ==>    import &quot;DPI-C&quot; function void clear_softfloat_flags();</font>
50         <font color = "red">0/1     ==>    import &quot;DPI-C&quot; function int unsigned get_softfloat_flags();</font>
51                        
52                        integer test_count = 0;
53                        integer pass_count = 0;
54                        integer fail_count = 0;
55                        integer expected_fp32;
56                        integer softfloat_flags;
57                        integer random_num = 1000;
58                        
59                        fp16_to_fp32_multiplier uut (
60                          .clk(clk),
61                          .rst_n(rst_n),
62                          .dvr_fp16mul_s0(dvr_fp16mul_s0),
63                          .dvr_fp16mul_s1(dvr_fp16mul_s1),
64                          .dvr_fp16mul_s2(dvr_fp16mul_s2),
65                          .dvr_fp16mul_s3(dvr_fp16mul_s3),
66                          .dvr_fp16mul_s4567(dvr_fp16mul_s4567),
67                          .cru_fp16mul_s0123(cru_fp16mul_s0123),
68                          .cru_fp16mul_s4567(cru_fp16mul_s4567),
69                          .cru_fp16mul(cru_fp16mul),
70                          .dr_fp16mul_d0(dr_fp16mul_d0),
71                          .dr_fp16mul_d1(dr_fp16mul_d1),
72                          .dr_fp16mul_d2(dr_fp16mul_d2),
73                          .dr_fp16mul_d3(dr_fp16mul_d3),
74                          .dr_fp16mul_d4(dr_fp16mul_d4),
75                          .dr_fp16mul_d5(dr_fp16mul_d5),
76                          .dr_fp16mul_d6(dr_fp16mul_d6),
77                          .dr_fp16mul_d7(dr_fp16mul_d7)
78                        );
79                        
80                        initial begin : clock_gen
81         1/1              clk = 0;
82         3/3              forever #5 clk = ~clk;  // 10ns周期，100MHz
83                        end
84                        
85                        // VCD波形文件生成
86                        initial begin
87         1/1              $dumpfile(&quot;fp16_to_fp32_multiplier.vcd&quot;);
88         1/1              $dumpvars(0, tb_fp16_to_fp32_multiplier);
89                        end
90                        
91                      
92                        // 复位系统
93                        task reset_system;
94                        begin
95         1/1              rst_n = 0;
96         2/2              @(posedge clk);
97         1/1              rst_n = 1;
98         2/2              @(posedge clk);
99                        end
100                       endtask
101                       
102                     
103                       // 结果验证函数
104                       function verify_result;
105                         input [15:0] fp16_a;
106                         input [15:0] fp16_b;
107                         input [31:0] actual_result;
108                         input [31:0] expected_result; 
109                         input integer test_id;
110                         input string test_type;
111                         
112                         reg is_nan_expected, is_nan_actual;
113                       begin
114        1/1              test_count = test_count + 1;
115                         
116                         // 特殊处理NaN
117        1/1              is_nan_expected = (expected_result[30:23] == 8'hff) &amp;&amp; (expected_result[22:0] != 0);
118        1/1              is_nan_actual = (actual_result[30:23] == 8'hff) &amp;&amp; (actual_result[22:0] != 0);
119                         
120        1/1              if (actual_result == expected_result || (is_nan_expected &amp;&amp; is_nan_actual)) begin
121        1/1                $display(&quot;%s测试 %0d: 通过 - a=%h, b=%h, softfloat=%h (标志=%h), 实际值=%h&quot;, 
122                                    test_type, test_id, fp16_a, fp16_b, expected_result, get_softfloat_flags(), actual_result);
123        1/1                verify_result = 1; // 通过
124                         end else begin
125        <font color = "red">0/1     ==>        $display(&quot;%s测试 %0d: 失败 - a=%h, b=%h, softfloat=%h (标志=%h), 实际值=%h&quot;, </font>
126                                    test_type, test_id, fp16_a, fp16_b, expected_result, get_softfloat_flags(), actual_result);
127        <font color = "red">0/1     ==>        verify_result = 0; // 失败</font>
128                         end
129                       end
130                       endfunction
131                       
132                       
133                       // 测试无效指令
134                       task test_idle_instruction;
135                         input [15:0] fp16_a;
136                         input [15:0] fp16_b;
137                         input integer group_id;
138                         input integer reg_bank;
139                         
140                         reg [31:0] original_result;
141                       begin
142        1/1              $display(&quot;开始无效指令测试 (组%0d, 寄存器组%0d)...&quot;, group_id, reg_bank);
143                         
144                         // 先执行一次正常操作获取结果
145        1/1              write_fp16_to_registers(fp16_a, fp16_b, group_id, reg_bank, 1'b1);
146        1/1              original_result = reconstruct_result(group_id);
147                         
148                         // 使用无效指令尝试写入
149        1/1              write_fp16_to_registers(fp16_a, fp16_b, group_id, reg_bank, 1'b0);
150                         
151                         // 检查结果是否保持不变
152        1/1              if (reconstruct_result(group_id) === original_result) begin
153        1/1                $display(&quot;无效指令测试通过: 结果保持不变&quot;);
154        1/1                pass_count = pass_count + 1;
155                         end else begin
156        <font color = "red">0/1     ==>        $display(&quot;无效指令测试失败: 结果被改变&quot;);</font>
157        <font color = "red">0/1     ==>        fail_count = fail_count + 1;</font>
158                         end
159                         
160        1/1              test_count = test_count + 1;
161                       end
162                       endtask
163                       
164                       // 测试所有寄存器组选择组合
165                       task test_all_bank_combinations;
166                         input [15:0] a0, b0; // Bank 0 data
167                         input [15:0] a1, b1; // Bank 1 data
168                         input integer group_id;
169                     
170                         reg [31:0] actual_result;
171                         reg [31:0] expected_result;
172                         string test_name;
173                       begin
174        1/1              $display(&quot;开始所有寄存器组组合测试 (组%0d)...&quot;, group_id);
175                         
176                         // 写入数据到两个寄存器组
177        1/1              write_s0123_registers(a0, group_id, 0, 1'b1);
178        1/1              write_s4567_registers(b0, group_id, 0, 1'b1);
179        1/1              write_s0123_registers(a1, group_id, 1, 1'b1);
180        1/1              write_s4567_registers(b1, group_id, 1, 1'b1);
181                     
182                         // --- 测试组合 0 * 0 ---
183        1/1              test_name = &quot;交叉寄存器(0*0)&quot;;
184        1/1              clear_softfloat_flags();
185        1/1              expected_result = fp16_inputs_mul_to_fp32_softfloat(a0, b0);
186        9/9              cru_fp16mul = {1'b1, 1'b0, 1'b0}; @(posedge clk); cru_fp16mul = 3'b000; @(posedge clk); repeat(2) @(posedge clk);
                        REPEAT_FALSE
187        1/1              actual_result = reconstruct_result(group_id);
188        <font color = "red">2/3     ==>      if (verify_result(a0, b0, actual_result, expected_result, test_count, test_name)) pass_count = pass_count + 1; else fail_count = fail_count + 1;</font>
189                     
190                         // --- 测试组合 0 * 1 ---
191        1/1              test_name = &quot;交叉寄存器(0*1)&quot;;
192        1/1              clear_softfloat_flags();
193        1/1              expected_result = fp16_inputs_mul_to_fp32_softfloat(a0, b1);
194        9/9              cru_fp16mul = {1'b1, 1'b0, 1'b1}; @(posedge clk); cru_fp16mul = 3'b000; @(posedge clk); repeat(2) @(posedge clk);
                        REPEAT_FALSE
195        1/1              actual_result = reconstruct_result(group_id);
196        <font color = "red">2/3     ==>      if (verify_result(a0, b1, actual_result, expected_result, test_count, test_name)) pass_count = pass_count + 1; else fail_count = fail_count + 1;</font>
197                     
198                         // --- 测试组合 1 * 0 ---
199        1/1              test_name = &quot;交叉寄存器(1*0)&quot;;
200        1/1              clear_softfloat_flags();
201        1/1              expected_result = fp16_inputs_mul_to_fp32_softfloat(a1, b0);
202        9/9              cru_fp16mul = {1'b1, 1'b1, 1'b0}; @(posedge clk); cru_fp16mul = 3'b000; @(posedge clk); repeat(2) @(posedge clk);
                        REPEAT_FALSE
203        1/1              actual_result = reconstruct_result(group_id);
204        <font color = "red">2/3     ==>      if (verify_result(a1, b0, actual_result, expected_result, test_count, test_name)) pass_count = pass_count + 1; else fail_count = fail_count + 1;</font>
205                     
206                         // --- 测试组合 1 * 1 ---
207        1/1              test_name = &quot;交叉寄存器(1*1)&quot;;
208        1/1              clear_softfloat_flags();
209        1/1              expected_result = fp16_inputs_mul_to_fp32_softfloat(a1, b1);
210        9/9              cru_fp16mul = {1'b1, 1'b1, 1'b1}; @(posedge clk); cru_fp16mul = 3'b000; @(posedge clk); repeat(2) @(posedge clk);
                        REPEAT_FALSE
211        1/1              actual_result = reconstruct_result(group_id);
212        <font color = "red">2/3     ==>      if (verify_result(a1, b1, actual_result, expected_result, test_count, test_name)) pass_count = pass_count + 1; else fail_count = fail_count + 1;</font>
213                       end
214                       endtask
215                     
216                     
217                       // 仅写入s0-s3寄存器
218                       task write_s0123_registers;
219                         input [15:0] fp16_val;
220                         input integer group_id;
221                         input integer reg_bank;
222                         input instruction_valid;
223                     
224                         reg [127:0] test_s0, test_s1, test_s2, test_s3;
225                       begin
226        4/4              test_s0 = 128'h0; test_s1 = 128'h0; test_s2 = 128'h0; test_s3 = 128'h0;
227        1/1              test_s0[group_id*4 +: 4] = fp16_val[3:0];    
228        1/1              test_s1[group_id*4 +: 4] = fp16_val[7:4];    
229        1/1              test_s2[group_id*4 +: 4] = fp16_val[11:8];   
230        1/1              test_s3[group_id*4 +: 4] = fp16_val[15:12];
231                     
232        1/1              dvr_fp16mul_s0 = test_s0;
233        1/1              dvr_fp16mul_s1 = test_s1;
234        1/1              dvr_fp16mul_s2 = test_s2;
235        1/1              dvr_fp16mul_s3 = test_s3;
236        1/1              cru_fp16mul_s0123 = {instruction_valid, reg_bank[0]};
237        2/2              @(posedge clk);
238        1/1              cru_fp16mul_s0123 = 2'b00;
239        2/2              @(posedge clk);
240                       end
241                       endtask
242                     
243                       // 仅写入s4-s7寄存器
244                       task write_s4567_registers;
245                         input [15:0] fp16_val;
246                         input integer group_id;
247                         input integer reg_bank;
248                         input instruction_valid;
249                     
250                         reg [127:0] test_s4, test_s5, test_s6, test_s7;
251                       begin
252        4/4              test_s4 = 128'h0; test_s5 = 128'h0; test_s6 = 128'h0; test_s7 = 128'h0;
253        1/1              test_s4[group_id*4 +: 4] = fp16_val[3:0];    
254        1/1              test_s5[group_id*4 +: 4] = fp16_val[7:4];    
255        1/1              test_s6[group_id*4 +: 4] = fp16_val[11:8];   
256        1/1              test_s7[group_id*4 +: 4] = fp16_val[15:12]; 
257                     
258        7/7              dvr_fp16mul_s4567 = test_s4; cru_fp16mul_s4567 = {instruction_valid, reg_bank[0], 2'b00}; @(posedge clk); cru_fp16mul_s4567 = 4'b0000; @(posedge clk);
259        7/7              dvr_fp16mul_s4567 = test_s5; cru_fp16mul_s4567 = {instruction_valid, reg_bank[0], 2'b01}; @(posedge clk); cru_fp16mul_s4567 = 4'b0000; @(posedge clk);
260        7/7              dvr_fp16mul_s4567 = test_s6; cru_fp16mul_s4567 = {instruction_valid, reg_bank[0], 2'b10}; @(posedge clk); cru_fp16mul_s4567 = 4'b0000; @(posedge clk);
261        7/7              dvr_fp16mul_s4567 = test_s7; cru_fp16mul_s4567 = {instruction_valid, reg_bank[0], 2'b11}; @(posedge clk); cru_fp16mul_s4567 = 4'b0000; @(posedge clk);
262                       end
263                       endtask
264                       
265                       // 写入两个FP16到寄存器
266                       task write_fp16_to_registers;
267                         input [15:0] fp16_a;
268                         input [15:0] fp16_b;
269                         input integer group_id;
270                         input integer reg_bank;
271                         input instruction_valid;
272                       begin
273        1/1              write_s0123_registers(fp16_a, group_id, reg_bank, instruction_valid);
274        1/1              write_s4567_registers(fp16_b, group_id, reg_bank, instruction_valid);
275                         
276                         // 执行乘法运算
277        1/1              if (instruction_valid) begin
278        1/1                cru_fp16mul = {1'b1, reg_bank[0], reg_bank[0]};  // 有效信号 + 源寄存器选择
279        2/2                @(posedge clk);
280        1/1                cru_fp16mul = 3'b000;  // 清除控制信号
281        2/2                @(posedge clk);
282                         end
                        MISSING_ELSE
283                         
284                       end
285                       endtask
286                       
287                       // 写入多个组的数据
288                       task write_multiple_groups;
289                         input [15:0] fp16_a [0:31];
290                         input [15:0] fp16_b [0:31];
291                         input integer reg_bank;
292                         
293                         reg [127:0] test_s0, test_s1, test_s2, test_s3;
294                         reg [127:0] test_s4, test_s5, test_s6, test_s7;
295                         integer i;
296                       begin
297                         // 为所有组准备数据
298                         test_s0 = 128'h0; test_s1 = 128'h0; test_s2 = 128'h0; test_s3 = 128'h0;
299                         test_s4 = 128'h0; test_s5 = 128'h0; test_s6 = 128'h0; test_s7 = 128'h0;
300                         
301                         for (i = 0; i &lt; NUM_GROUPS; i = i + 1) begin
302                           test_s0[i*4 +: 4] = fp16_a[i][3:0];   test_s1[i*4 +: 4] = fp16_a[i][7:4];
303                           test_s2[i*4 +: 4] = fp16_a[i][11:8];  test_s3[i*4 +: 4] = fp16_a[i][15:12];
304                           test_s4[i*4 +: 4] = fp16_b[i][3:0];   test_s5[i*4 +: 4] = fp16_b[i][7:4];
305                           test_s6[i*4 +: 4] = fp16_b[i][11:8];  test_s7[i*4 +: 4] = fp16_b[i][15:12];
306                         end
307                         
308                         // 写入s0-s3寄存器
309                         dvr_fp16mul_s0 = test_s0; dvr_fp16mul_s1 = test_s1;
310                         dvr_fp16mul_s2 = test_s2; dvr_fp16mul_s3 = test_s3;
311                         cru_fp16mul_s0123 = {1'b1, reg_bank[0]}; @(posedge clk);
312                         cru_fp16mul_s0123 = 2'b00; @(posedge clk);
313                         
314                         // 分别写入s4,s5,s6,s7寄存器
315                         dvr_fp16mul_s4567 = test_s4; cru_fp16mul_s4567 = {1'b1, reg_bank[0], 2'b00}; @(posedge clk); cru_fp16mul_s4567 = 4'b0000; @(posedge clk);
316                         dvr_fp16mul_s4567 = test_s5; cru_fp16mul_s4567 = {1'b1, reg_bank[0], 2'b01}; @(posedge clk); cru_fp16mul_s4567 = 4'b0000; @(posedge clk);
317                         dvr_fp16mul_s4567 = test_s6; cru_fp16mul_s4567 = {1'b1, reg_bank[0], 2'b10}; @(posedge clk); cru_fp16mul_s4567 = 4'b0000; @(posedge clk);
318                         dvr_fp16mul_s4567 = test_s7; cru_fp16mul_s4567 = {1'b1, reg_bank[0], 2'b11}; @(posedge clk); cru_fp16mul_s4567 = 4'b0000; @(posedge clk);
319                         
320                         // 执行乘法运算
321                         cru_fp16mul = {1'b1, reg_bank[0], reg_bank[0]}; @(posedge clk); // 发起指令
322                         cru_fp16mul = 3'b000; @(posedge clk);                          
323                       end
324                       endtask
325                       
326                       // 从输出寄存器重构结果
327                       function [31:0] reconstruct_result;
328                         input integer group_id;
329                       begin
330        1/1              reconstruct_result = {
331                           dr_fp16mul_d7[group_id*4 +: 4], dr_fp16mul_d6[group_id*4 +: 4],
332                           dr_fp16mul_d5[group_id*4 +: 4], dr_fp16mul_d4[group_id*4 +: 4],
333                           dr_fp16mul_d3[group_id*4 +: 4], dr_fp16mul_d2[group_id*4 +: 4],
334                           dr_fp16mul_d1[group_id*4 +: 4], dr_fp16mul_d0[group_id*4 +: 4]
335                         };
336                       end
337                       endfunction
338                       
339                       // 固定测试任务
340                       task test_with_softfloat;
341                         input [15:0] fp16_a;
342                         input [15:0] fp16_b;
343                         input integer group_id;
344                         input integer reg_bank;
345                         
346                         reg [31:0] actual_result;
347                       begin
348        1/1              clear_softfloat_flags();
349        1/1              expected_fp32 = fp16_inputs_mul_to_fp32_softfloat(fp16_a, fp16_b);
350        1/1              softfloat_flags = get_softfloat_flags();
351        1/1              write_fp16_to_registers(fp16_a, fp16_b, group_id, reg_bank, 1'b1);
352        1/1              actual_result = reconstruct_result(group_id);
353        1/1              if (verify_result(fp16_a, fp16_b, actual_result, expected_fp32, test_count, &quot;固定&quot;))
354        1/1                pass_count = pass_count + 1;
355                         else
356        <font color = "red">0/1     ==>        fail_count = fail_count + 1;</font>
357                       end
358                       endtask
359                       
360                       // 随机测试任务
361                       task random_test;
362                         input integer num_tests;
363                         
364                         reg [15:0] random_fp16_a;
365                         reg [15:0] random_fp16_b;
366                         reg [31:0] actual_result;
367                         integer i;
368                       begin
369        1/1              $display(&quot;开始随机测试 (%0d次)...&quot;, num_tests);
370        1/1              for (i = 0; i &lt; num_tests; i = i + 1) begin
371        1/1                random_fp16_a = $random &amp; 16'hffff;
372        1/1                random_fp16_b = $random &amp; 16'hffff;
373        1/1                clear_softfloat_flags();
374        1/1                expected_fp32 = fp16_inputs_mul_to_fp32_softfloat(random_fp16_a, random_fp16_b);
375        1/1                softfloat_flags = get_softfloat_flags();
376        1/1                write_fp16_to_registers(random_fp16_a, random_fp16_b, 0, 0, 1'b1);
377        1/1                actual_result = reconstruct_result(0);
378        1/1                if (verify_result(random_fp16_a, random_fp16_b, actual_result, expected_fp32, i, &quot;随机&quot;))
379        1/1                  pass_count = pass_count + 1;
380                           else
381        <font color = "red">0/1     ==>          fail_count = fail_count + 1;</font>
382                         end
383        1/1              $display(&quot;随机测试完成&quot;);
384                       end
385                       endtask
386                     
387                       // 32组同时随机测试任务 
388                       task test_32groups_simultaneous_random;
389                         input integer num_tests;
390                         
391                         reg [15:0] fp16_a_array [0:31];
392                         reg [15:0] fp16_b_array [0:31];
393                         reg [31:0] expected_array [0:31];
394                         reg [31:0] actual_array [0:31];
395                         
396                         reg [127:0] s0_data, s1_data, s2_data, s3_data;
397                         reg [127:0] s4_data, s5_data, s6_data, s7_data;
398                         
399                         integer i, j;
400                         integer passed_in_test, failed_in_test;
401                       begin
402        1/1              $display(&quot;开始32组同时随机测试 (%0d轮，每轮32组)...&quot;, num_tests);
403                         
404        1/1              for (i = 0; i &lt; num_tests; i = i + 1) begin
405        1/1                passed_in_test = 0;
406        1/1                failed_in_test = 0;
407                           
408        1/1                for (j = 0; j &lt; 32; j = j + 1) begin
409        1/1                  fp16_a_array[j] = $random &amp; 16'hffff;
410        1/1                  fp16_b_array[j] = $random &amp; 16'hffff;
411                             
412                             // 计算期望结果
413        1/1                  clear_softfloat_flags();
414        1/1                  expected_array[j] = fp16_inputs_mul_to_fp32_softfloat(fp16_a_array[j], fp16_b_array[j]);
415                           end
416                           
417                           // 将32组数据组装成128位寄存器值
418        4/4                s0_data = 128'h0; s1_data = 128'h0; s2_data = 128'h0; s3_data = 128'h0;
419        4/4                s4_data = 128'h0; s5_data = 128'h0; s6_data = 128'h0; s7_data = 128'h0;
420                           
421        1/1                for (j = 0; j &lt; 32; j = j + 1) begin
422        1/1                  s0_data[j*4 +: 4] = fp16_a_array[j][3:0];    
423        1/1                  s1_data[j*4 +: 4] = fp16_a_array[j][7:4];    
424        1/1                  s2_data[j*4 +: 4] = fp16_a_array[j][11:8];   
425        1/1                  s3_data[j*4 +: 4] = fp16_a_array[j][15:12];  
426        1/1                  s4_data[j*4 +: 4] = fp16_b_array[j][3:0];    
427        1/1                  s5_data[j*4 +: 4] = fp16_b_array[j][7:4];    
428        1/1                  s6_data[j*4 +: 4] = fp16_b_array[j][11:8];   
429        1/1                  s7_data[j*4 +: 4] = fp16_b_array[j][15:12];  
430                           end
431                           
432                           // 第1步：写入S0-S3寄存器（FP16_A数据）
433        1/1                dvr_fp16mul_s0 = s0_data;
434        1/1                dvr_fp16mul_s1 = s1_data;
435        1/1                dvr_fp16mul_s2 = s2_data;
436        1/1                dvr_fp16mul_s3 = s3_data;
437        1/1                cru_fp16mul_s0123 = 2'b10;  // 有效写入到寄存器组0
438        2/2                @(posedge clk);
439        1/1                cru_fp16mul_s0123 = 2'b00;
440                           
441                           // 第2步：写入S4寄存器（FP16_B的低4位）
442        1/1                dvr_fp16mul_s4567 = s4_data;
443        1/1                cru_fp16mul_s4567 = 4'b1000;  // 有效写入S4到寄存器组0
444        2/2                @(posedge clk);
445        1/1                cru_fp16mul_s4567 = 4'b0000;
446                           
447                           // 第3步：写入S5寄存器（FP16_B的次低4位）
448        1/1                dvr_fp16mul_s4567 = s5_data;
449        1/1                cru_fp16mul_s4567 = 4'b1001;  // 有效写入S5到寄存器组0
450        2/2                @(posedge clk);
451        1/1                cru_fp16mul_s4567 = 4'b0000;
452                           
453                           // 第4步：写入S6寄存器（FP16_B的次高4位）
454        1/1                dvr_fp16mul_s4567 = s6_data;
455        1/1                cru_fp16mul_s4567 = 4'b1010;  // 有效写入S6到寄存器组0
456        2/2                @(posedge clk);
457        1/1                cru_fp16mul_s4567 = 4'b0000;
458                           
459                           // 第5步：写入S7寄存器（FP16_B的高4位）
460        1/1                dvr_fp16mul_s4567 = s7_data;
461        1/1                cru_fp16mul_s4567 = 4'b1011;  // 有效写入S7到寄存器组0
462        2/2                @(posedge clk);
463        1/1                cru_fp16mul_s4567 = 4'b0000;
464                           
465                           // 第6步：乘法运算指令
466        1/1                cru_fp16mul = 3'b100;  // 有效乘法指令，使用寄存器组0*寄存器组0
467        2/2                @(posedge clk);
468        1/1                cru_fp16mul = 3'b000;
469                           
470                           // 第7步：读取结果
471        2/2                @(posedge clk);  // 等待1个时钟周期让结果稳定
472                           
473                           // 从输出寄存器读取所有32组的结果
474        1/1                for (j = 0; j &lt; 32; j = j + 1) begin
475        1/1                  actual_array[j] = {
476                               dr_fp16mul_d7[j*4 +: 4], dr_fp16mul_d6[j*4 +: 4],
477                               dr_fp16mul_d5[j*4 +: 4], dr_fp16mul_d4[j*4 +: 4],
478                               dr_fp16mul_d3[j*4 +: 4], dr_fp16mul_d2[j*4 +: 4],
479                               dr_fp16mul_d1[j*4 +: 4], dr_fp16mul_d0[j*4 +: 4]
480                             };
481                             
482                             // 验证每组的结果
483        1/1                  if (verify_result(fp16_a_array[j], fp16_b_array[j], actual_array[j], expected_array[j], test_count, &quot;32组同时&quot;)) begin
484        1/1                    passed_in_test = passed_in_test + 1;
485        1/1                    pass_count = pass_count + 1;
486                             end else begin
487        <font color = "red">0/1     ==>            failed_in_test = failed_in_test + 1;</font>
488        <font color = "red">0/1     ==>            fail_count = fail_count + 1;</font>
489                             end
490                           end
491                           
492        1/1                $display(&quot;第%0d轮32组同时测试完成：通过%0d组，失败%0d组&quot;, i+1, passed_in_test, failed_in_test);
493                         end
494                         
495        1/1              $display(&quot;32组同时随机测试完成&quot;);
496                       end
497                       endtask
498                       
499                       // 固定测试任务 
500                       task fixed_test;
501                       begin
502        1/1              $display(&quot;开始固定测试...&quot;);
503                         // 基本规格化数测试
504        1/1              test_with_softfloat (16'h3c00, 16'h3c00, 1, 0);// 测试 1: 1.0 * 1.0 = 1.0
505        1/1              test_with_softfloat (16'h4000, 16'h3c00, 2, 0);// 测试 2: 2.0 * 1.0 = 2.0
506        1/1              test_with_softfloat (16'h3c00, 16'h4000, 3, 0);// 测试 3: 1.0 * 2.0 = 2.0
507        1/1              test_with_softfloat (16'h7bff, 16'h3c00, 4, 0);// 测试 4: max_norm * 1.0
508        1/1              test_with_softfloat (16'h0400, 16'h3c00, 5, 0);// 测试 5: min_norm * 1.0
509                     
510                         // 无穷大测试
511        1/1              test_with_softfloat (16'h7c00, 16'h3c00, 6, 0);// 测试 6: +inf * 1.0 = +inf
512        1/1              test_with_softfloat (16'h3c00, 16'h7c00, 7, 0);// 测试 7: 1.0 * +inf = +inf
513        1/1              test_with_softfloat (16'h7c00, 16'h7c00, 8, 0);// 测试 8: +inf * +inf = +inf
514                     
515                         // NaN 测试
516        1/1              test_with_softfloat (16'h7c01, 16'h3c00, 1, 1);// 测试 9: NaN * 1.0 = NaN
517        1/1              test_with_softfloat (16'h3c00, 16'h7c01, 2, 1);// 测试 10: 1.0 * NaN = NaN
518                     
519                         // 零测试
520        1/1              test_with_softfloat (16'h0000, 16'h3c00, 3, 1);// 测试 11: +0 * 1.0 = +0
521        1/1              test_with_softfloat (16'h3c00, 16'h0000, 4, 1);// 测试 12: 1.0 * +0 = +0
522        1/1              test_with_softfloat (16'h8000, 16'h3c00, 5, 1);// 测试 13: -0 * 1.0 = -0
523                     
524                         // 非规格化数测试
525        1/1              test_with_softfloat (16'h0001, 16'h3c00, 6, 1);// 测试 14: min_denorm * 1.0
526        1/1              test_with_softfloat (16'h03ff, 16'h3c00, 7, 1);// 测试 15: max_denorm * 1.0
527                     
528                         // 更多规格化数测试
529        1/1              test_with_softfloat (16'h4400, 16'h4400, 8, 1);// 测试 16: 4.0 * 4.0 = 16.0
530        1/1              test_with_softfloat (16'h4400, 16'h4500, 0, 0);// 测试 17: 4.0 * 5.0 = 20.0
531        1/1              test_with_softfloat (16'h4400, 16'h3e00, 0, 0);// 测试 18: 4.0 * 1.5 = 6.0
532        1/1              test_with_softfloat (16'h3800, 16'h3800, 0, 0);// 测试 19: 0.5 * 0.5 = 0.25
533        1/1              test_with_softfloat (16'h4400, 16'hc000, 0, 0);// 测试 20: 4.0 * -2.0 = -8.0
534                     
535                         // 负数测试
536        1/1              test_with_softfloat (16'hbc00, 16'hbc00, 0, 0);// 测试 21: -1.0 * -1.0 = 1.0
537        1/1              test_with_softfloat (16'h5400, 16'h5400, 0, 0);// 测试 22: 64.0 * 64.0 = 4096.0
538        1/1              test_with_softfloat (16'h4800, 16'h3400, 0, 0);// 测试 23: 8.0 * 0.25 = 2.0
539                     
540                         // 边界条件测试
541        1/1              test_with_softfloat (16'h0400, 16'h0400, 0, 0);// 测试 24: min_norm * min_norm -&gt; denorm result
542        1/1              test_with_softfloat (16'h7800, 16'h0400, 0, 0);// 测试 25: 2^15 * min_norm
543        1/1              test_with_softfloat (16'h0400, 16'h7800, 0, 0);// 测试 26: min_norm * 2^15
544        1/1              test_with_softfloat (16'h7800, 16'h7800, 0, 0);// 测试 27: 2^15 * 2^15 = +inf
545        1/1              test_with_softfloat (16'h7800, 16'h0800, 0, 0);// 测试 28: 2^15 * 2^-13 = 4.0
546                     
547                         // 尾数边界情况
548        1/1              test_with_softfloat (16'h3bff, 16'h4000, 0, 0);// 测试 29: (1.0-eps) * 2.0
549        1/1              test_with_softfloat (16'h3c01, 16'h3c01, 0, 0);// 测试 30: (1.0+eps) * (1.0+eps)
550                         
551                         // 边界和特殊值组合测试
552        1/1              test_with_softfloat (16'h0001, 16'h0001, 0, 0); // min_denorm * min_denorm -&gt; underflow to zero
553        1/1              test_with_softfloat (16'h0400, 16'h8400, 0, 0); // min_norm * -min_norm -&gt; denormalized result
554        1/1              test_with_softfloat (16'h7c00, 16'h0000, 0, 0); // +inf * +0 -&gt; NaN
555        1/1              test_with_softfloat (16'hfc00, 16'h7c00, 0, 0); // -inf * +inf -&gt; -inf
556        1/1              test_with_softfloat (16'h7c01, 16'h7c00, 0, 0); // NaN * inf -&gt; NaN
557        1/1              test_with_softfloat (16'h0000, 16'h8000, 0, 0); // +0 * -0 -&gt; -0
558        1/1              test_with_softfloat (16'h03ff, 16'h0400, 0, 0); // max_denorm * min_norm -&gt; normalized result
559        1/1              test_with_softfloat (16'h7bff, 16'h7bff, 0, 0); // max_norm * max_norm -&gt; overflow to inf
560                     
561        1/1              $display(&quot;固定测试完成&quot;);
562                       end
563                       endtask
564                     
565                       initial begin 
566                     
567        1/1              set_softfloat_rounding_mode(SOFTFLOAT_ROUND_NEAR_EVEN);
568                         
569                         // 初始化信号
570        3/3              test_count = 0; pass_count = 0; fail_count = 0;
571        2/2              dvr_fp16mul_s0 = 128'h0; dvr_fp16mul_s1 = 128'h0;
572        2/2              dvr_fp16mul_s2 = 128'h0; dvr_fp16mul_s3 = 128'h0;
573        1/1              dvr_fp16mul_s4567 = 128'h0;
574        1/1              cru_fp16mul_s0123 = 2'b00;
575        1/1              cru_fp16mul_s4567 = 4'b0000;
576        1/1              cru_fp16mul = 3'b000;
577                         
578                         // 复位系统
579        1/1              reset_system();
580                         // 执行固定测试
581        1/1              fixed_test();
582                         // 执行无效指令测试
583        1/1              test_idle_instruction(16'h3c00, 16'h3c00, 0, 0);
584                         // 执行所有寄存器组组合测试
585        1/1              test_all_bank_combinations(16'h3c00, 16'h4000, 16'hbc00, 16'h4400, 0); 
586                         // 执行32组同时随机测试
587        1/1              test_32groups_simultaneous_random(5); 
588                         // 执行随机测试
589        1/1              random_test(random_num);
590                         
591                         // 等待所有操作完成
592        3/3              repeat (5) @(posedge clk);
                        REPEAT_FALSE
593                         
594                         // 显示测试总结
595        1/1              $display(&quot;=== 测试完成 ===&quot;);
596        1/1              $display(&quot;总测试数: %0d&quot;, test_count);
597        1/1              $display(&quot;通过: %0d&quot;, pass_count);
598        1/1              $display(&quot;失败: %0d&quot;, fail_count);
599        1/1              if (test_count &gt; 0)
600        1/1                  $display(&quot;通过率: %0.1f%%&quot;, (pass_count * 100.0) / test_count);
                   <font color = "red">==>  MISSING_ELSE</font>
601                         
602        1/1              if (fail_count == 0) begin
603        1/1                $display(&quot;*** 所有测试通过! ***&quot;);
604                         end else begin
605        <font color = "red">0/1     ==>        $display(&quot;*** 有测试失败! ***&quot;);</font>
606                         end
607                         
608        1/1              $finish;
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod0.html" >tb_fp16_to_fp32_multiplier</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">18</td>
<td class="rt">5</td>
<td class="rt">27.78 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">3350</td>
<td class="rt">3109</td>
<td class="rt">92.81 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1675</td>
<td class="rt">1555</td>
<td class="rt">92.84 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1675</td>
<td class="rt">1554</td>
<td class="rt">92.78 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Signals</td>
<td class="rt">18</td>
<td class="rt">5</td>
<td class="rt">27.78 </td>
</tr><tr class="s9">
<td>Signal Bits</td>
<td class="rt">3350</td>
<td class="rt">3109</td>
<td class="rt">92.81 </td>
</tr><tr class="s9">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">1675</td>
<td class="rt">1555</td>
<td class="rt">92.84 </td>
</tr><tr class="s9">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">1675</td>
<td class="rt">1554</td>
<td class="rt">92.78 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rst_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dvr_fp16mul_s0[47:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dvr_fp16mul_s0[48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dvr_fp16mul_s0[127:49]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dvr_fp16mul_s1[32:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dvr_fp16mul_s1[33]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dvr_fp16mul_s1[77:34]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dvr_fp16mul_s1[78]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dvr_fp16mul_s1[84:79]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dvr_fp16mul_s1[85]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dvr_fp16mul_s1[127:86]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dvr_fp16mul_s2[89:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dvr_fp16mul_s2[90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dvr_fp16mul_s2[122:91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dvr_fp16mul_s2[123]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dvr_fp16mul_s2[127:124]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dvr_fp16mul_s3[56:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dvr_fp16mul_s3[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dvr_fp16mul_s3[84:58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dvr_fp16mul_s3[85]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dvr_fp16mul_s3[119:86]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dvr_fp16mul_s3[120]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dvr_fp16mul_s3[124:121]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dvr_fp16mul_s3[125]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dvr_fp16mul_s3[127:126]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dvr_fp16mul_s4567[127:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>cru_fp16mul_s0123[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>cru_fp16mul_s4567[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>cru_fp16mul[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dr_fp16mul_d0[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dr_fp16mul_d0[3:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dr_fp16mul_d0[5:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dr_fp16mul_d0[7:6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dr_fp16mul_d0[9:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dr_fp16mul_d0[11:10]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dr_fp16mul_d0[13:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dr_fp16mul_d0[15:14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dr_fp16mul_d0[17:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dr_fp16mul_d0[18]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dr_fp16mul_d0[22:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dr_fp16mul_d0[23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dr_fp16mul_d0[25:24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dr_fp16mul_d0[27:26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dr_fp16mul_d0[30:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dr_fp16mul_d0[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dr_fp16mul_d0[33:32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dr_fp16mul_d0[35:34]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dr_fp16mul_d0[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dr_fp16mul_d0[39:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dr_fp16mul_d0[41:40]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dr_fp16mul_d0[43:42]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dr_fp16mul_d0[45:44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dr_fp16mul_d0[46]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dr_fp16mul_d0[53:47]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dr_fp16mul_d0[55:54]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dr_fp16mul_d0[57:56]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dr_fp16mul_d0[59:58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dr_fp16mul_d0[61:60]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dr_fp16mul_d0[63:62]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dr_fp16mul_d0[65:64]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dr_fp16mul_d0[67:66]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dr_fp16mul_d0[73:68]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dr_fp16mul_d0[75:74]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dr_fp16mul_d0[78:76]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dr_fp16mul_d0[79]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dr_fp16mul_d0[81:80]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dr_fp16mul_d0[83:82]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dr_fp16mul_d0[85:84]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dr_fp16mul_d0[86]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dr_fp16mul_d0[89:87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dr_fp16mul_d0[91:90]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dr_fp16mul_d0[93:92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dr_fp16mul_d0[95:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dr_fp16mul_d0[98:96]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dr_fp16mul_d0[99]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dr_fp16mul_d0[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dr_fp16mul_d0[103:102]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dr_fp16mul_d0[105:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dr_fp16mul_d0[107:106]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dr_fp16mul_d0[109:108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dr_fp16mul_d0[110]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dr_fp16mul_d0[113:111]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dr_fp16mul_d0[115:114]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dr_fp16mul_d0[118:116]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dr_fp16mul_d0[119]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dr_fp16mul_d0[121:120]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dr_fp16mul_d0[123:122]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dr_fp16mul_d0[125:124]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dr_fp16mul_d0[127:126]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dr_fp16mul_d1[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dr_fp16mul_d1[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dr_fp16mul_d1[42:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dr_fp16mul_d1[43]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dr_fp16mul_d1[58:44]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dr_fp16mul_d1[59]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dr_fp16mul_d1[62:60]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dr_fp16mul_d1[63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dr_fp16mul_d1[65:64]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dr_fp16mul_d1[66]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dr_fp16mul_d1[103:67]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dr_fp16mul_d1[104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dr_fp16mul_d1[118:105]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dr_fp16mul_d1[119]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dr_fp16mul_d1[127:120]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dr_fp16mul_d2[63:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dr_fp16mul_d2[64]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dr_fp16mul_d2[91:65]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dr_fp16mul_d2[92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dr_fp16mul_d2[93]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dr_fp16mul_d2[94]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dr_fp16mul_d2[125:95]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dr_fp16mul_d2[126]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dr_fp16mul_d2[127]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dr_fp16mul_d3[23:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dr_fp16mul_d3[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dr_fp16mul_d3[40:25]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dr_fp16mul_d3[41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dr_fp16mul_d3[57:42]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dr_fp16mul_d3[58]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dr_fp16mul_d3[60:59]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dr_fp16mul_d3[61]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dr_fp16mul_d3[66:62]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dr_fp16mul_d3[67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dr_fp16mul_d3[125:68]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dr_fp16mul_d3[126]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dr_fp16mul_d3[127]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dr_fp16mul_d4[44:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dr_fp16mul_d4[45]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dr_fp16mul_d4[75:46]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dr_fp16mul_d4[76]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dr_fp16mul_d4[80:77]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dr_fp16mul_d4[81]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dr_fp16mul_d4[102:82]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dr_fp16mul_d4[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dr_fp16mul_d4[125:104]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dr_fp16mul_d4[126]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dr_fp16mul_d4[127]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dr_fp16mul_d5[23:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dr_fp16mul_d5[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dr_fp16mul_d5[43:25]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dr_fp16mul_d5[44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dr_fp16mul_d5[49:45]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dr_fp16mul_d5[50]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dr_fp16mul_d5[72:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dr_fp16mul_d5[73]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dr_fp16mul_d5[90:74]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dr_fp16mul_d5[91]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dr_fp16mul_d5[95:92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dr_fp16mul_d5[96]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dr_fp16mul_d5[111:97]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dr_fp16mul_d5[112]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dr_fp16mul_d5[113]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dr_fp16mul_d5[114]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dr_fp16mul_d5[127:115]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dr_fp16mul_d6[65:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dr_fp16mul_d6[66]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dr_fp16mul_d6[127:67]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dr_fp16mul_d7[47:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dr_fp16mul_d7[49:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dr_fp16mul_d7[127:50]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod0.html" >tb_fp16_to_fp32_multiplier</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">599</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">602</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
599            if (test_count > 0)
               <font color = "red">-1-</font>  
600                $display("通过率: %0.1f%%", (pass_count * 100.0) / test_count);
           <font color = "green">        ==></font>
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
602            if (fail_count == 0) begin
               <font color = "red">-1-</font>  
603              $display("*** 所有测试通过! ***");
           <font color = "green">      ==></font>
604            end else begin
605              $display("*** 有测试失败! ***");
           <font color = "red">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_0">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_tb_fp16_to_fp32_multiplier">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
