INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22253/Desktop/huibian/project_multi2/project_multi2.srcs/sources_1/imports/multi-cycle/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22253/Desktop/huibian/project_multi2/project_multi2.srcs/sources_1/imports/multi-cycle/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22253/Desktop/huibian/project_multi2/project_multi2.srcs/sources_1/imports/multi-cycle/ImmProcess.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmProcess
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22253/Desktop/huibian/project_multi2/project_multi2.srcs/sources_1/imports/multi-cycle/InstAndDataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstAndDataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22253/Desktop/huibian/project_multi2/project_multi2.srcs/sources_1/imports/multi-cycle/InstReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22253/Desktop/huibian/project_multi2/project_multi2.srcs/sources_1/imports/multi-cycle/MultiCycleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultiCycleCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22253/Desktop/huibian/project_multi2/project_multi2.srcs/sources_1/imports/multi-cycle/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22253/Desktop/huibian/project_multi2/project_multi2.srcs/sources_1/imports/multi-cycle/RegTemp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegTemp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22253/Desktop/huibian/project_multi2/project_multi2.srcs/sources_1/imports/multi-cycle/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22253/Desktop/huibian/project_multi2/project_multi2.srcs/sim_1/imports/multi-cycle/test_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22253/Desktop/huibian/project_multi2/project_multi2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
