Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: Parser.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Parser.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Parser"
Output Format                      : NGC
Target Device                      : xc6slx45t-2-csg324

---- Source Options
Top Module Name                    : Parser
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/aman/Desktop/IITB/CS226/project_ospf/CS226_OSPF/OSPF/message_parser.vhd" into library work
Parsing entity <Parser>.
Parsing architecture <Behavioral> of entity <parser>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Parser> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Parser>.
    Related source file is "/home/aman/Desktop/IITB/CS226/project_ospf/CS226_OSPF/OSPF/message_parser.vhd".
    Found 32-bit register for signal <p_counter>.
    Found 3-bit register for signal <p_state>.
    Found 32-bit register for signal <processed_bytes>.
    Found 1-bit register for signal <telling_neighbour>.
    Found 1-bit register for signal <telling_rid>.
    Found 8-bit register for signal <typePacket>.
    Found 16-bit register for signal <packet_length>.
    Found 1-bit register for signal <hello_out>.
    Found 1-bit register for signal <ls_out>.
    Found 8-bit register for signal <out1>.
    Found finite state machine <FSM_0> for signal <p_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 5                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <processed_bytes[31]_GND_6_o_add_3_OUT> created at line 44.
    Found 32-bit adder for signal <p_counter[31]_GND_6_o_add_44_OUT> created at line 140.
    Found 32-bit 5-to-1 multiplexer for signal <n_counter> created at line 89.
    Found 32-bit comparator lessequal for signal <n0006> created at line 47
    Found 32-bit comparator lessequal for signal <n0008> created at line 47
    Found 32-bit comparator lessequal for signal <n0013> created at line 53
    Found 32-bit comparator lessequal for signal <n0015> created at line 53
    Found 32-bit comparator equal for signal <packet_length_int[31]_processed_bytes[31]_equal_43_o> created at line 132
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 100 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred  15 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Parser> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 2
# Registers                                            : 9
 1-bit register                                        : 4
 16-bit register                                       : 1
 32-bit register                                       : 2
 8-bit register                                        : 2
# Comparators                                          : 5
 32-bit comparator equal                               : 1
 32-bit comparator lessequal                           : 4
# Multiplexers                                         : 15
 1-bit 2-to-1 multiplexer                              : 8
 16-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 5
 32-bit 5-to-1 multiplexer                             : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Parser>.
The following registers are absorbed into counter <processed_bytes>: 1 register on signal <processed_bytes>.
Unit <Parser> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 68
 Flip-Flops                                            : 68
# Comparators                                          : 5
 32-bit comparator equal                               : 1
 32-bit comparator lessequal                           : 4
# Multiplexers                                         : 30
 1-bit 2-to-1 multiplexer                              : 24
 32-bit 2-to-1 multiplexer                             : 5
 32-bit 5-to-1 multiplexer                             : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <p_state[1:3]> with user encoding.
------------------------
 State      | Encoding
------------------------
 idle       | 000
 ip_strip   | 001
 ospf_strip | 010
 hello      | 011
 ls         | 100
------------------------
INFO:Xst:2261 - The FF/Latch <p_state_FSM_FFd1> in Unit <Parser> is equivalent to the following FF/Latch, which will be removed : <ls_out> 

Optimizing unit <Parser> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Parser, actual ratio is 1.
FlipFlop p_counter_2 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 103
 Flip-Flops                                            : 103

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Parser.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 437
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 62
#      LUT2                        : 15
#      LUT3                        : 17
#      LUT4                        : 25
#      LUT5                        : 63
#      LUT6                        : 84
#      MUXCY                       : 98
#      MUXF7                       : 5
#      VCC                         : 1
#      XORCY                       : 64
# FlipFlops/Latches                : 103
#      FD                          : 63
#      FDE                         : 8
#      FDR                         : 32
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 21
#      IBUF                        : 9
#      OBUF                        : 12

Device utilization summary:
---------------------------

Selected Device : 6slx45tcsg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:              95  out of  54576     0%  
 Number of Slice LUTs:                  268  out of  27288     0%  
    Number used as Logic:               268  out of  27288     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    301
   Number with an unused Flip Flop:     206  out of    301    68%  
   Number with an unused LUT:            33  out of    301    10%  
   Number of fully used LUT-FF pairs:    62  out of    301    20%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          22
 Number of bonded IOBs:                  22  out of    190    11%  
    IOB Flip Flops/Latches:               8

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 103   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 9.660ns (Maximum Frequency: 103.520MHz)
   Minimum input arrival time before clock: 9.891ns
   Maximum output required time after clock: 5.544ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 9.660ns (frequency: 103.520MHz)
  Total number of paths / destination ports: 82671 / 135
-------------------------------------------------------------------------
Delay:               9.660ns (Levels of Logic = 7)
  Source:            p_counter_0 (FF)
  Destination:       packet_length_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: p_counter_0 to packet_length_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   1.181  p_counter_0 (p_counter_0)
     LUT6:I0->O            5   0.254   1.271  GND_6_o_p_counter[31]_equal_29_o<31>11 (GND_6_o_p_counter[31]_equal_29_o<31>11)
     LUT5:I0->O            1   0.254   0.682  GND_6_o_p_counter[31]_equal_29_o<31>16_1 (GND_6_o_p_counter[31]_equal_29_o<31>16)
     LUT5:I4->O           19   0.254   1.369  Mmux_n_counter1121_SW33 (N102)
     LUT5:I3->O            6   0.250   0.876  Mmux_n_counter501 (n_counter<31>)
     LUT6:I5->O            2   0.254   0.726  GND_6_o_GND_6_o_AND_5_o17_SW0 (N8)
     LUT6:I5->O           16   0.254   1.182  GND_6_o_GND_6_o_AND_5_o17 (GND_6_o_GND_6_o_AND_5_o1)
     LUT6:I5->O            1   0.254   0.000  mux1111 (packet_length[15]_in1[7]_mux_18_OUT<5>)
     FD:D                      0.074          packet_length_5
    ----------------------------------------
    Total                      9.660ns (2.373ns logic, 7.287ns route)
                                       (24.6% logic, 75.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 955 / 110
-------------------------------------------------------------------------
Offset:              9.891ns (Levels of Logic = 7)
  Source:            validity (PAD)
  Destination:       packet_length_0 (FF)
  Destination Clock: clk rising

  Data Path: validity to packet_length_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            22   1.328   1.764  validity_IBUF (validity_IBUF)
     LUT5:I0->O           12   0.254   1.069  Mmux_n_counter1121_SW1 (N49)
     LUT3:I2->O            1   0.254   0.790  Mmux_n_counter1121_SW5 (N67)
     LUT6:I4->O           10   0.250   1.438  Mmux_n_counter521 (n_counter<3>)
     LUT6:I1->O            2   0.254   0.726  GND_6_o_GND_6_o_AND_5_o17_SW0 (N8)
     LUT6:I5->O           16   0.254   1.182  GND_6_o_GND_6_o_AND_5_o17 (GND_6_o_GND_6_o_AND_5_o1)
     LUT6:I5->O            1   0.254   0.000  mux1111 (packet_length[15]_in1[7]_mux_18_OUT<5>)
     FD:D                      0.074          packet_length_5
    ----------------------------------------
    Total                      9.891ns (2.922ns logic, 6.969ns route)
                                       (29.5% logic, 70.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              5.544ns (Levels of Logic = 1)
  Source:            p_state_FSM_FFd1 (FF)
  Destination:       ls_out (PAD)
  Source Clock:      clk rising

  Data Path: p_state_FSM_FFd1 to ls_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              87   0.525   2.107  p_state_FSM_FFd1 (p_state_FSM_FFd1)
     OBUF:I->O                 2.912          ls_out_OBUF (ls_out)
    ----------------------------------------
    Total                      5.544ns (3.437ns logic, 2.107ns route)
                                       (62.0% logic, 38.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.660|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.52 secs
 
--> 


Total memory usage is 399132 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

