// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module toe_top_read_data_stitching_512_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        txBufferReadData_internal_dout,
        txBufferReadData_internal_num_data_valid,
        txBufferReadData_internal_fifo_cap,
        txBufferReadData_internal_empty_n,
        txBufferReadData_internal_read,
        memAccessBreakdown2txPkgStitcher_dout,
        memAccessBreakdown2txPkgStitcher_num_data_valid,
        memAccessBreakdown2txPkgStitcher_fifo_cap,
        memAccessBreakdown2txPkgStitcher_empty_n,
        memAccessBreakdown2txPkgStitcher_read,
        txBufferReadDataStitched_din,
        txBufferReadDataStitched_num_data_valid,
        txBufferReadDataStitched_fifo_cap,
        txBufferReadDataStitched_full_n,
        txBufferReadDataStitched_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [1023:0] txBufferReadData_internal_dout;
input  [1:0] txBufferReadData_internal_num_data_valid;
input  [1:0] txBufferReadData_internal_fifo_cap;
input   txBufferReadData_internal_empty_n;
output   txBufferReadData_internal_read;
input  [0:0] memAccessBreakdown2txPkgStitcher_dout;
input  [5:0] memAccessBreakdown2txPkgStitcher_num_data_valid;
input  [5:0] memAccessBreakdown2txPkgStitcher_fifo_cap;
input   memAccessBreakdown2txPkgStitcher_empty_n;
output   memAccessBreakdown2txPkgStitcher_read;
output  [576:0] txBufferReadDataStitched_din;
input  [1:0] txBufferReadDataStitched_num_data_valid;
input  [1:0] txBufferReadDataStitched_fifo_cap;
input   txBufferReadDataStitched_full_n;
output   txBufferReadDataStitched_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg txBufferReadData_internal_read;
reg memAccessBreakdown2txPkgStitcher_read;
reg[576:0] txBufferReadDataStitched_din;
reg txBufferReadDataStitched_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire   [0:0] grp_nbreadreq_fu_390_p3;
reg    ap_predicate_op9_read_state1;
reg    ap_predicate_op109_read_state1;
reg    ap_predicate_op119_read_state1;
wire   [0:0] tmp_i_nbreadreq_fu_404_p3;
reg    ap_predicate_op224_read_state1;
reg    ap_predicate_op226_read_state1;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [2:0] state_load_reg_2072;
reg   [0:0] tmp_422_i_reg_2080;
reg    ap_predicate_op355_write_state2;
reg   [0:0] tmp_421_i_reg_2182;
reg    ap_predicate_op376_write_state2;
reg   [0:0] tmp_i_338_reg_2194;
reg   [0:0] tmp_last_V_3_reg_2203;
reg    ap_predicate_op378_write_state2;
reg   [0:0] pkgNeedsMerge_load_reg_2076;
reg    ap_predicate_op381_write_state2;
reg   [0:0] tmp_285_reg_2207;
reg    ap_predicate_op385_write_state2;
reg   [0:0] tmp_i_reg_2247;
reg   [0:0] tmp_423_i_reg_2251;
reg   [0:0] tmp_last_V_reg_2264;
reg    ap_predicate_op414_write_state2;
reg   [0:0] memAccessBreakdown2txPkgStitcher_read_reg_2255;
reg    ap_predicate_op417_write_state2;
reg   [0:0] tmp_286_reg_2268;
reg    ap_predicate_op421_write_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_subdone;
reg   [2:0] state;
reg   [0:0] pkgNeedsMerge;
reg   [7:0] offset_V_1;
reg   [511:0] prevWord_data_V_6;
reg   [63:0] prevWord_keep_V_1;
reg    memAccessBreakdown2txPkgStitcher_blk_n;
wire    ap_block_pp0_stage0;
reg    txBufferReadData_internal_blk_n;
reg    txBufferReadDataStitched_blk_n;
reg   [1023:0] reg_882;
reg    ap_block_pp0_stage0_11001;
wire   [63:0] grp_fu_847_p4;
reg   [63:0] reg_886;
wire   [0:0] pkgNeedsMerge_load_load_fu_894_p1;
wire   [9:0] sub_ln674_3_fu_937_p2;
reg   [9:0] sub_ln674_3_reg_2087;
wire   [9:0] sub_ln414_6_fu_947_p2;
reg   [9:0] sub_ln414_6_reg_2092;
wire   [6:0] sub_ln674_4_fu_963_p2;
reg   [6:0] sub_ln674_4_reg_2097;
wire   [6:0] sub_ln414_7_fu_973_p2;
reg   [6:0] sub_ln414_7_reg_2102;
wire   [0:0] icmp_ln414_fu_1015_p2;
reg   [0:0] icmp_ln414_reg_2107;
wire   [511:0] shl_ln414_fu_1077_p2;
reg   [511:0] shl_ln414_reg_2112;
wire   [511:0] and_ln414_fu_1095_p2;
reg   [511:0] and_ln414_reg_2118;
wire   [0:0] icmp_ln414_2_fu_1151_p2;
reg   [0:0] icmp_ln414_2_reg_2124;
wire   [6:0] trunc_ln414_4_fu_1157_p1;
reg   [6:0] trunc_ln414_4_reg_2131;
wire   [6:0] sub_ln414_11_fu_1175_p2;
reg   [6:0] sub_ln414_11_reg_2136;
wire   [63:0] shl_ln414_8_fu_1185_p2;
reg   [63:0] shl_ln414_8_reg_2141;
wire   [0:0] sendWord_last_V_fu_1207_p2;
reg   [0:0] sendWord_last_V_reg_2147;
wire   [9:0] sub_ln674_9_fu_1289_p2;
reg   [9:0] sub_ln674_9_reg_2152;
wire   [511:0] lshr_ln674_15_fu_1299_p2;
reg   [511:0] lshr_ln674_15_reg_2157;
wire   [9:0] sub_ln414_12_fu_1309_p2;
reg   [9:0] sub_ln414_12_reg_2162;
wire   [6:0] sub_ln674_12_fu_1391_p2;
reg   [6:0] sub_ln674_12_reg_2167;
wire   [63:0] lshr_ln674_17_fu_1401_p2;
reg   [63:0] lshr_ln674_17_reg_2172;
wire   [6:0] sub_ln414_13_fu_1411_p2;
reg   [6:0] sub_ln414_13_reg_2177;
wire   [576:0] trunc_ln174_fu_1431_p1;
reg   [576:0] trunc_ln174_reg_2189;
wire   [511:0] tmp_data_V_1_fu_1441_p1;
reg   [511:0] tmp_data_V_1_reg_2198;
wire   [0:0] grp_fu_857_p3;
wire   [0:0] grp_fu_874_p3;
wire   [9:0] sub_ln674_fu_1493_p2;
reg   [9:0] sub_ln674_reg_2211;
wire   [9:0] sub_ln414_fu_1503_p2;
reg   [9:0] sub_ln414_reg_2216;
wire   [6:0] sub_ln674_2_fu_1519_p2;
reg   [6:0] sub_ln674_2_reg_2221;
wire   [6:0] sub_ln414_5_fu_1529_p2;
reg   [6:0] sub_ln414_5_reg_2226;
wire   [0:0] icmp_ln391_fu_1539_p2;
reg   [0:0] icmp_ln391_reg_2231;
wire   [6:0] trunc_ln391_fu_1545_p1;
reg   [6:0] trunc_ln391_reg_2237;
wire   [6:0] sub_ln391_fu_1549_p2;
reg   [6:0] sub_ln391_reg_2242;
wire   [0:0] memAccessBreakdown2txPkgStitcher_read_read_fu_412_p2;
wire   [511:0] tmp_data_V_fu_1567_p1;
reg   [511:0] tmp_data_V_reg_2259;
reg   [7:0] ap_phi_mux_ref_tmp23_0_i_phi_fu_428_p130;
wire   [7:0] ap_phi_reg_pp0_iter0_ref_tmp23_0_i_reg_425;
reg   [1:0] ap_phi_mux_storemerge_i_phi_fu_628_p4;
wire   [1:0] ap_phi_reg_pp0_iter0_storemerge_i_reg_625;
reg   [7:0] ap_phi_mux_ref_tmp_0_i_phi_fu_639_p130;
wire   [7:0] ap_phi_reg_pp0_iter0_ref_tmp_0_i_reg_636;
reg   [1:0] ap_phi_mux_storemerge4_i_phi_fu_839_p4;
wire   [1:0] ap_phi_reg_pp0_iter0_storemerge4_i_reg_836;
wire   [2:0] select_ln1367_fu_1417_p3;
wire   [2:0] zext_ln1310_fu_1457_p1;
wire   [2:0] zext_ln1270_fu_1583_p1;
wire   [511:0] p_Result_s_fu_1826_p2;
wire   [63:0] p_Result_148_fu_1879_p2;
wire   [576:0] p_011_fu_1775_p4;
reg    ap_block_pp0_stage0_01001;
wire   [576:0] trunc_ln174_7_fu_1891_p1;
wire   [576:0] trunc_ln174_9_fu_1896_p1;
wire   [576:0] zext_ln174_fu_1905_p1;
wire   [576:0] p_010_fu_2031_p4;
wire   [576:0] trunc_ln174_8_fu_2042_p1;
wire   [576:0] trunc_ln174_10_fu_2047_p1;
wire   [576:0] zext_ln174_36_fu_2056_p1;
wire   [10:0] shl_ln2_fu_915_p3;
wire   [11:0] zext_ln1354_fu_923_p1;
wire   [11:0] add_ln1354_fu_927_p2;
wire   [9:0] trunc_ln674_3_fu_933_p1;
wire   [9:0] trunc_ln414_2_fu_943_p1;
wire   [8:0] zext_ln1542_fu_907_p1;
wire   [8:0] add_ln1355_fu_953_p2;
wire   [6:0] trunc_ln674_4_fu_959_p1;
wire   [6:0] trunc_ln414_3_fu_969_p1;
wire   [11:0] sub_ln1542_fu_979_p2;
wire   [9:0] trunc_ln1357_fu_985_p1;
wire   [9:0] sub_ln674_5_fu_989_p2;
wire   [511:0] zext_ln674_13_fu_995_p1;
wire   [511:0] tmp_data_V_2_fu_903_p1;
wire   [511:0] lshr_ln674_13_fu_999_p2;
wire   [1:0] grp_fu_865_p4;
wire   [22:0] zext_ln414_20_fu_1011_p1;
wire   [6:0] trunc_ln1542_fu_911_p1;
wire   [9:0] tmp_276_fu_1021_p3;
wire   [9:0] sub_ln414_8_fu_1029_p2;
wire   [9:0] sub_ln414_9_fu_1051_p2;
wire   [9:0] select_ln414_11_fu_1043_p3;
wire   [9:0] select_ln414_fu_1035_p3;
wire   [9:0] select_ln414_12_fu_1057_p3;
wire   [511:0] p_Result_153_fu_1005_p2;
wire   [511:0] zext_ln414_21_fu_1065_p1;
wire   [511:0] zext_ln414_22_fu_1069_p1;
wire   [511:0] zext_ln414_23_fu_1073_p1;
wire   [511:0] shl_ln414_7_fu_1083_p2;
wire   [511:0] lshr_ln414_10_fu_1089_p2;
wire  signed [8:0] bvh_d_index_fu_1101_p2;
wire   [6:0] trunc_ln1358_fu_1111_p1;
wire   [6:0] sub_ln674_6_fu_1115_p2;
wire   [63:0] zext_ln674_14_fu_1121_p1;
wire   [63:0] lshr_ln674_14_fu_1125_p2;
wire   [1:0] tmp_278_fu_1137_p4;
wire   [25:0] zext_ln414_24_fu_1147_p1;
wire   [6:0] sub_ln414_10_fu_1161_p2;
wire   [6:0] select_ln414_15_fu_1167_p3;
wire   [63:0] p_Result_155_fu_1131_p2;
wire   [63:0] zext_ln414_25_fu_1181_p1;
wire  signed [31:0] sext_ln1358_fu_1107_p1;
wire   [63:0] zext_ln825_fu_1191_p1;
wire   [63:0] shl_ln825_fu_1195_p2;
wire   [63:0] and_ln825_fu_1201_p2;
wire   [2:0] tmp_280_fu_1213_p4;
wire  signed [22:0] sext_ln674_fu_1223_p1;
wire   [9:0] trunc_ln674_5_fu_1233_p1;
wire   [0:0] icmp_ln674_fu_1227_p2;
wire   [9:0] add_ln674_fu_1247_p2;
wire   [9:0] sub_ln674_8_fu_1259_p2;
reg   [511:0] tmp_281_fu_1237_p4;
wire   [9:0] sub_ln674_7_fu_1253_p2;
wire   [9:0] select_ln674_fu_1265_p3;
wire   [9:0] select_ln674_2_fu_1281_p3;
wire   [511:0] select_ln674_1_fu_1273_p3;
wire   [511:0] zext_ln674_15_fu_1295_p1;
wire   [9:0] trunc_ln414_5_fu_1305_p1;
wire   [2:0] tmp_282_fu_1315_p4;
wire  signed [25:0] sext_ln674_1_fu_1325_p1;
wire   [6:0] trunc_ln674_6_fu_1335_p1;
wire   [0:0] icmp_ln674_1_fu_1329_p2;
wire   [6:0] add_ln674_1_fu_1349_p2;
wire   [6:0] sub_ln674_11_fu_1361_p2;
reg   [63:0] tmp_283_fu_1339_p4;
wire   [6:0] sub_ln674_10_fu_1355_p2;
wire   [6:0] select_ln674_3_fu_1367_p3;
wire   [6:0] select_ln674_5_fu_1383_p3;
wire   [63:0] select_ln674_4_fu_1375_p3;
wire   [63:0] zext_ln674_17_fu_1397_p1;
wire   [6:0] trunc_ln414_6_fu_1407_p1;
wire   [10:0] shl_ln_fu_1471_p3;
wire   [11:0] zext_ln1377_1_fu_1479_p1;
wire   [11:0] add_ln1377_fu_1483_p2;
wire   [9:0] trunc_ln674_fu_1489_p1;
wire   [9:0] trunc_ln414_fu_1499_p1;
wire   [8:0] zext_ln1377_fu_1467_p1;
wire   [8:0] add_ln1378_fu_1509_p2;
wire   [6:0] trunc_ln674_2_fu_1515_p1;
wire   [6:0] trunc_ln414_1_fu_1525_p1;
wire   [25:0] zext_ln391_fu_1535_p1;
wire   [511:0] zext_ln674_11_fu_1601_p1;
wire   [511:0] lshr_ln674_11_fu_1604_p2;
wire   [511:0] zext_ln414_18_fu_1616_p1;
wire   [511:0] p_Result_149_fu_1610_p2;
wire   [511:0] lshr_ln414_8_fu_1619_p2;
wire   [63:0] zext_ln674_12_fu_1631_p1;
wire   [63:0] lshr_ln674_12_fu_1634_p2;
wire   [63:0] zext_ln414_19_fu_1646_p1;
wire   [63:0] p_Result_151_fu_1640_p2;
wire   [63:0] lshr_ln414_9_fu_1649_p2;
reg   [511:0] tmp_277_fu_1661_p4;
wire   [511:0] p_Result_150_fu_1625_p2;
wire   [511:0] xor_ln414_fu_1676_p2;
wire   [511:0] select_ln414_13_fu_1670_p3;
wire   [511:0] and_ln414_12_fu_1681_p2;
wire   [511:0] and_ln414_13_fu_1687_p2;
wire   [6:0] select_ln414_14_fu_1698_p3;
wire   [6:0] select_ln414_16_fu_1704_p3;
reg   [63:0] tmp_279_fu_1718_p4;
wire   [63:0] zext_ln414_26_fu_1710_p1;
wire   [63:0] zext_ln414_27_fu_1714_p1;
wire   [63:0] shl_ln414_9_fu_1733_p2;
wire   [63:0] lshr_ln414_11_fu_1739_p2;
wire   [63:0] and_ln414_14_fu_1745_p2;
wire   [63:0] p_Result_152_fu_1655_p2;
wire   [63:0] xor_ln414_2_fu_1751_p2;
wire   [63:0] select_ln414_17_fu_1727_p3;
wire   [63:0] and_ln414_15_fu_1757_p2;
wire   [63:0] and_ln414_16_fu_1763_p2;
wire   [63:0] p_Result_156_fu_1769_p2;
wire   [511:0] p_Result_154_fu_1692_p2;
wire   [511:0] zext_ln674_16_fu_1785_p1;
wire   [511:0] lshr_ln674_16_fu_1788_p2;
wire   [511:0] zext_ln414_28_fu_1799_p1;
wire   [511:0] lshr_ln414_12_fu_1802_p2;
wire   [511:0] xor_ln414_3_fu_1808_p2;
wire   [511:0] p_Result_157_fu_1794_p2;
wire   [511:0] and_ln414_17_fu_1814_p2;
wire   [511:0] and_ln414_18_fu_1820_p2;
wire   [63:0] zext_ln674_18_fu_1838_p1;
wire   [63:0] lshr_ln674_18_fu_1841_p2;
wire   [63:0] zext_ln414_29_fu_1852_p1;
wire   [63:0] lshr_ln414_13_fu_1855_p2;
wire   [63:0] xor_ln414_4_fu_1861_p2;
wire   [63:0] p_Result_158_fu_1847_p2;
wire   [63:0] and_ln414_19_fu_1867_p2;
wire   [63:0] and_ln414_20_fu_1873_p2;
wire   [575:0] trunc_ln174_11_fu_1901_p1;
wire   [511:0] zext_ln674_fu_1921_p1;
wire   [511:0] lshr_ln674_fu_1924_p2;
wire   [511:0] zext_ln414_fu_1936_p1;
wire   [511:0] p_Result_159_fu_1930_p2;
wire   [511:0] lshr_ln414_fu_1939_p2;
wire   [63:0] zext_ln674_10_fu_1951_p1;
wire   [63:0] lshr_ln674_10_fu_1954_p2;
wire   [63:0] zext_ln414_17_fu_1966_p1;
wire   [63:0] p_Result_161_fu_1960_p2;
wire   [63:0] lshr_ln414_7_fu_1969_p2;
wire   [6:0] select_ln391_fu_1981_p3;
wire   [6:0] select_ln391_1_fu_1987_p3;
wire   [63:0] zext_ln391_1_fu_1993_p1;
wire   [63:0] zext_ln391_2_fu_1997_p1;
wire   [63:0] shl_ln391_fu_2001_p2;
wire   [63:0] lshr_ln391_fu_2007_p2;
wire   [63:0] and_ln391_fu_2013_p2;
wire   [63:0] p_Result_162_fu_1975_p2;
wire   [63:0] xor_ln391_fu_2019_p2;
wire   [63:0] p_Result_163_fu_2025_p2;
wire   [511:0] p_Result_160_fu_1945_p2;
wire   [575:0] trunc_ln174_12_fu_2052_p1;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_1921;
reg    ap_condition_80;
reg    ap_condition_351;
reg    ap_condition_325;
reg    ap_condition_79;
reg    ap_condition_1936;
reg    ap_condition_163;
reg    ap_condition_1038;
reg    ap_condition_1019;
reg    ap_condition_1022;
reg    ap_condition_1026;
reg    ap_condition_1031;
reg    ap_condition_263;
reg    ap_condition_1060;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 state = 3'd0;
#0 pkgNeedsMerge = 1'd0;
#0 offset_V_1 = 8'd0;
#0 prevWord_data_V_6 = 512'd0;
#0 prevWord_keep_V_1 = 64'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1936)) begin
        if ((1'b1 == ap_condition_79)) begin
            offset_V_1 <= ap_phi_mux_ref_tmp_0_i_phi_fu_639_p130;
        end else if ((state == 3'd1)) begin
            offset_V_1 <= ap_phi_mux_ref_tmp23_0_i_phi_fu_428_p130;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1038)) begin
        if ((1'b1 == ap_condition_163)) begin
            prevWord_data_V_6 <= tmp_data_V_reg_2259;
        end else if (((tmp_i_338_reg_2194 == 1'd1) & (state_load_reg_2072 == 3'd1))) begin
            prevWord_data_V_6 <= tmp_data_V_1_reg_2198;
        end else if (((tmp_422_i_reg_2080 == 1'd1) & (state_load_reg_2072 == 3'd2))) begin
            prevWord_data_V_6 <= p_Result_s_fu_1826_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_338_reg_2194 == 1'd1) & (state_load_reg_2072 == 3'd1)) | (~(state_load_reg_2072 == 3'd4) & ~(state_load_reg_2072 == 3'd1) & ~(state_load_reg_2072 == 3'd3) & ~(state_load_reg_2072 == 3'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_423_i_reg_2251 == 1'd1) & (tmp_i_reg_2247 == 1'd1)))) begin
        prevWord_keep_V_1 <= reg_886;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_422_i_reg_2080 == 1'd1) & (state_load_reg_2072 == 3'd2))) begin
        prevWord_keep_V_1 <= p_Result_148_fu_1879_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_263)) begin
        if ((1'b1 == ap_condition_351)) begin
            state <= zext_ln1270_fu_1583_p1;
        end else if ((1'b1 == ap_condition_1031)) begin
            state <= 3'd1;
        end else if ((state == 3'd4)) begin
            state <= 3'd0;
        end else if ((1'b1 == ap_condition_325)) begin
            state <= zext_ln1310_fu_1457_p1;
        end else if ((1'b1 == ap_condition_1026)) begin
            state <= 3'd0;
        end else if ((1'b1 == ap_condition_1022)) begin
            state <= 3'd0;
        end else if ((1'b1 == ap_condition_1019)) begin
            state <= select_ln1367_fu_1417_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_390_p3 == 1'd1) & (state == 3'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln414_reg_2118 <= and_ln414_fu_1095_p2;
        icmp_ln414_2_reg_2124 <= icmp_ln414_2_fu_1151_p2;
        icmp_ln414_reg_2107 <= icmp_ln414_fu_1015_p2;
        lshr_ln674_15_reg_2157 <= lshr_ln674_15_fu_1299_p2;
        lshr_ln674_17_reg_2172 <= lshr_ln674_17_fu_1401_p2;
        sendWord_last_V_reg_2147 <= sendWord_last_V_fu_1207_p2;
        shl_ln414_8_reg_2141 <= shl_ln414_8_fu_1185_p2;
        shl_ln414_reg_2112 <= shl_ln414_fu_1077_p2;
        sub_ln414_11_reg_2136 <= sub_ln414_11_fu_1175_p2;
        sub_ln414_12_reg_2162[9 : 3] <= sub_ln414_12_fu_1309_p2[9 : 3];
        sub_ln414_13_reg_2177 <= sub_ln414_13_fu_1411_p2;
        sub_ln414_6_reg_2092[9 : 3] <= sub_ln414_6_fu_947_p2[9 : 3];
        sub_ln414_7_reg_2102 <= sub_ln414_7_fu_973_p2;
        sub_ln674_12_reg_2167 <= sub_ln674_12_fu_1391_p2;
        sub_ln674_3_reg_2087[9 : 3] <= sub_ln674_3_fu_937_p2[9 : 3];
        sub_ln674_4_reg_2097 <= sub_ln674_4_fu_963_p2;
        sub_ln674_9_reg_2152[9 : 1] <= sub_ln674_9_fu_1289_p2[9 : 1];
        trunc_ln414_4_reg_2131 <= trunc_ln414_4_fu_1157_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((state == 3'd4) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln391_reg_2231 <= icmp_ln391_fu_1539_p2;
        sub_ln391_reg_2242 <= sub_ln391_fu_1549_p2;
        sub_ln414_5_reg_2226 <= sub_ln414_5_fu_1529_p2;
        sub_ln414_reg_2216[9 : 3] <= sub_ln414_fu_1503_p2[9 : 3];
        sub_ln674_2_reg_2221 <= sub_ln674_2_fu_1519_p2;
        sub_ln674_reg_2211[9 : 3] <= sub_ln674_fu_1493_p2[9 : 3];
        trunc_ln391_reg_2237 <= trunc_ln391_fu_1545_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_op224_read_state1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        memAccessBreakdown2txPkgStitcher_read_reg_2255 <= memAccessBreakdown2txPkgStitcher_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~(state == 3'd4) & ~(state == 3'd1) & ~(state == 3'd3) & ~(state == 3'd2) & (tmp_i_nbreadreq_fu_404_p3 == 1'd1) & (grp_nbreadreq_fu_390_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pkgNeedsMerge <= memAccessBreakdown2txPkgStitcher_dout;
        tmp_last_V_reg_2264 <= txBufferReadData_internal_dout[1024'd576];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pkgNeedsMerge_load_reg_2076 <= pkgNeedsMerge;
        state_load_reg_2072 <= state;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_predicate_op226_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op119_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_882 <= txBufferReadData_internal_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((~(state == 3'd4) & ~(state == 3'd1) & ~(state == 3'd3) & ~(state == 3'd2) & (tmp_i_nbreadreq_fu_404_p3 == 1'd1) & (grp_nbreadreq_fu_390_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((grp_nbreadreq_fu_390_p3 == 1'd1) & (state == 3'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_886 <= {{txBufferReadData_internal_dout[575:512]}};
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_390_p3 == 1'd1) & (state == 3'd1) & (grp_fu_857_p3 == 1'd1) & (pkgNeedsMerge_load_load_fu_894_p1 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_285_reg_2207 <= txBufferReadData_internal_dout[1024'd575];
    end
end

always @ (posedge ap_clk) begin
    if ((~(state == 3'd4) & ~(state == 3'd1) & ~(state == 3'd3) & ~(state == 3'd2) & (tmp_i_nbreadreq_fu_404_p3 == 1'd1) & (grp_nbreadreq_fu_390_p3 == 1'd1) & (memAccessBreakdown2txPkgStitcher_read_read_fu_412_p2 == 1'd1) & (grp_fu_857_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_286_reg_2268 <= txBufferReadData_internal_dout[1024'd575];
    end
end

always @ (posedge ap_clk) begin
    if (((state == 3'd3) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_421_i_reg_2182 <= grp_nbreadreq_fu_390_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((state == 3'd2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_422_i_reg_2080 <= grp_nbreadreq_fu_390_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(state == 3'd4) & ~(state == 3'd1) & ~(state == 3'd3) & ~(state == 3'd2) & (tmp_i_nbreadreq_fu_404_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_423_i_reg_2251 <= grp_nbreadreq_fu_390_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_390_p3 == 1'd1) & (state == 3'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_data_V_1_reg_2198 <= tmp_data_V_1_fu_1441_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(state == 3'd4) & ~(state == 3'd1) & ~(state == 3'd3) & ~(state == 3'd2) & (tmp_i_nbreadreq_fu_404_p3 == 1'd1) & (grp_nbreadreq_fu_390_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_data_V_reg_2259 <= tmp_data_V_fu_1567_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((state == 3'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_i_338_reg_2194 <= grp_nbreadreq_fu_390_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(state == 3'd4) & ~(state == 3'd1) & ~(state == 3'd3) & ~(state == 3'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_i_reg_2247 <= tmp_i_nbreadreq_fu_404_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_390_p3 == 1'd1) & (state == 3'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_last_V_3_reg_2203 <= txBufferReadData_internal_dout[1024'd576];
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_390_p3 == 1'd1) & (state == 3'd3) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        trunc_ln174_reg_2189 <= trunc_ln174_fu_1431_p1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_nbreadreq_fu_390_p3 == 1'd1) & (state == 3'd1))) begin
        if ((grp_fu_847_p4 == 64'd1)) begin
            ap_phi_mux_ref_tmp23_0_i_phi_fu_428_p130 = 8'd1;
        end else if ((grp_fu_847_p4 == 64'd3)) begin
            ap_phi_mux_ref_tmp23_0_i_phi_fu_428_p130 = 8'd2;
        end else if ((grp_fu_847_p4 == 64'd7)) begin
            ap_phi_mux_ref_tmp23_0_i_phi_fu_428_p130 = 8'd3;
        end else if ((grp_fu_847_p4 == 64'd15)) begin
            ap_phi_mux_ref_tmp23_0_i_phi_fu_428_p130 = 8'd4;
        end else if ((grp_fu_847_p4 == 64'd31)) begin
            ap_phi_mux_ref_tmp23_0_i_phi_fu_428_p130 = 8'd5;
        end else if ((grp_fu_847_p4 == 64'd63)) begin
            ap_phi_mux_ref_tmp23_0_i_phi_fu_428_p130 = 8'd6;
        end else if ((grp_fu_847_p4 == 64'd127)) begin
            ap_phi_mux_ref_tmp23_0_i_phi_fu_428_p130 = 8'd7;
        end else if ((grp_fu_847_p4 == 64'd255)) begin
            ap_phi_mux_ref_tmp23_0_i_phi_fu_428_p130 = 8'd8;
        end else if ((grp_fu_847_p4 == 64'd511)) begin
            ap_phi_mux_ref_tmp23_0_i_phi_fu_428_p130 = 8'd9;
        end else if ((grp_fu_847_p4 == 64'd1023)) begin
            ap_phi_mux_ref_tmp23_0_i_phi_fu_428_p130 = 8'd10;
        end else if ((grp_fu_847_p4 == 64'd2047)) begin
            ap_phi_mux_ref_tmp23_0_i_phi_fu_428_p130 = 8'd11;
        end else if ((grp_fu_847_p4 == 64'd4095)) begin
            ap_phi_mux_ref_tmp23_0_i_phi_fu_428_p130 = 8'd12;
        end else if ((grp_fu_847_p4 == 64'd8191)) begin
            ap_phi_mux_ref_tmp23_0_i_phi_fu_428_p130 = 8'd13;
        end else if ((grp_fu_847_p4 == 64'd16383)) begin
            ap_phi_mux_ref_tmp23_0_i_phi_fu_428_p130 = 8'd14;
        end else if ((grp_fu_847_p4 == 64'd32767)) begin
            ap_phi_mux_ref_tmp23_0_i_phi_fu_428_p130 = 8'd15;
        end else if ((grp_fu_847_p4 == 64'd65535)) begin
            ap_phi_mux_ref_tmp23_0_i_phi_fu_428_p130 = 8'd16;
        end else if ((grp_fu_847_p4 == 64'd131071)) begin
            ap_phi_mux_ref_tmp23_0_i_phi_fu_428_p130 = 8'd17;
        end else if ((grp_fu_847_p4 == 64'd262143)) begin
            ap_phi_mux_ref_tmp23_0_i_phi_fu_428_p130 = 8'd18;
        end else if ((grp_fu_847_p4 == 64'd524287)) begin
            ap_phi_mux_ref_tmp23_0_i_phi_fu_428_p130 = 8'd19;
        end else if ((grp_fu_847_p4 == 64'd1048575)) begin
            ap_phi_mux_ref_tmp23_0_i_phi_fu_428_p130 = 8'd20;
        end else if ((grp_fu_847_p4 == 64'd2097151)) begin
            ap_phi_mux_ref_tmp23_0_i_phi_fu_428_p130 = 8'd21;
        end else if ((grp_fu_847_p4 == 64'd4194303)) begin
            ap_phi_mux_ref_tmp23_0_i_phi_fu_428_p130 = 8'd22;
        end else if ((grp_fu_847_p4 == 64'd8388607)) begin
            ap_phi_mux_ref_tmp23_0_i_phi_fu_428_p130 = 8'd23;
        end else if ((grp_fu_847_p4 == 64'd16777215)) begin
            ap_phi_mux_ref_tmp23_0_i_phi_fu_428_p130 = 8'd24;
        end else if ((grp_fu_847_p4 == 64'd33554431)) begin
            ap_phi_mux_ref_tmp23_0_i_phi_fu_428_p130 = 8'd25;
        end else if ((grp_fu_847_p4 == 64'd67108863)) begin
            ap_phi_mux_ref_tmp23_0_i_phi_fu_428_p130 = 8'd26;
        end else if ((grp_fu_847_p4 == 64'd134217727)) begin
            ap_phi_mux_ref_tmp23_0_i_phi_fu_428_p130 = 8'd27;
        end else if ((grp_fu_847_p4 == 64'd268435455)) begin
            ap_phi_mux_ref_tmp23_0_i_phi_fu_428_p130 = 8'd28;
        end else if ((grp_fu_847_p4 == 64'd536870911)) begin
            ap_phi_mux_ref_tmp23_0_i_phi_fu_428_p130 = 8'd29;
        end else if ((grp_fu_847_p4 == 64'd1073741823)) begin
            ap_phi_mux_ref_tmp23_0_i_phi_fu_428_p130 = 8'd30;
        end else if ((grp_fu_847_p4 == 64'd2147483647)) begin
            ap_phi_mux_ref_tmp23_0_i_phi_fu_428_p130 = 8'd31;
        end else if ((grp_fu_847_p4 == 64'd4294967295)) begin
            ap_phi_mux_ref_tmp23_0_i_phi_fu_428_p130 = 8'd32;
        end else if ((grp_fu_847_p4 == 64'd8589934591)) begin
            ap_phi_mux_ref_tmp23_0_i_phi_fu_428_p130 = 8'd33;
        end else if ((grp_fu_847_p4 == 64'd17179869183)) begin
            ap_phi_mux_ref_tmp23_0_i_phi_fu_428_p130 = 8'd34;
        end else if ((grp_fu_847_p4 == 64'd34359738367)) begin
            ap_phi_mux_ref_tmp23_0_i_phi_fu_428_p130 = 8'd35;
        end else if ((grp_fu_847_p4 == 64'd68719476735)) begin
            ap_phi_mux_ref_tmp23_0_i_phi_fu_428_p130 = 8'd36;
        end else if ((grp_fu_847_p4 == 64'd137438953471)) begin
            ap_phi_mux_ref_tmp23_0_i_phi_fu_428_p130 = 8'd37;
        end else if ((grp_fu_847_p4 == 64'd274877906943)) begin
            ap_phi_mux_ref_tmp23_0_i_phi_fu_428_p130 = 8'd38;
        end else if ((grp_fu_847_p4 == 64'd549755813887)) begin
            ap_phi_mux_ref_tmp23_0_i_phi_fu_428_p130 = 8'd39;
        end else if ((grp_fu_847_p4 == 64'd1099511627775)) begin
            ap_phi_mux_ref_tmp23_0_i_phi_fu_428_p130 = 8'd40;
        end else if ((grp_fu_847_p4 == 64'd2199023255551)) begin
            ap_phi_mux_ref_tmp23_0_i_phi_fu_428_p130 = 8'd41;
        end else if ((grp_fu_847_p4 == 64'd4398046511103)) begin
            ap_phi_mux_ref_tmp23_0_i_phi_fu_428_p130 = 8'd42;
        end else if ((grp_fu_847_p4 == 64'd8796093022207)) begin
            ap_phi_mux_ref_tmp23_0_i_phi_fu_428_p130 = 8'd43;
        end else if ((grp_fu_847_p4 == 64'd17592186044415)) begin
            ap_phi_mux_ref_tmp23_0_i_phi_fu_428_p130 = 8'd44;
        end else if ((grp_fu_847_p4 == 64'd35184372088831)) begin
            ap_phi_mux_ref_tmp23_0_i_phi_fu_428_p130 = 8'd45;
        end else if ((grp_fu_847_p4 == 64'd70368744177663)) begin
            ap_phi_mux_ref_tmp23_0_i_phi_fu_428_p130 = 8'd46;
        end else if ((grp_fu_847_p4 == 64'd140737488355327)) begin
            ap_phi_mux_ref_tmp23_0_i_phi_fu_428_p130 = 8'd47;
        end else if ((grp_fu_847_p4 == 64'd281474976710655)) begin
            ap_phi_mux_ref_tmp23_0_i_phi_fu_428_p130 = 8'd48;
        end else if ((grp_fu_847_p4 == 64'd562949953421311)) begin
            ap_phi_mux_ref_tmp23_0_i_phi_fu_428_p130 = 8'd49;
        end else if ((grp_fu_847_p4 == 64'd1125899906842623)) begin
            ap_phi_mux_ref_tmp23_0_i_phi_fu_428_p130 = 8'd50;
        end else if ((grp_fu_847_p4 == 64'd2251799813685247)) begin
            ap_phi_mux_ref_tmp23_0_i_phi_fu_428_p130 = 8'd51;
        end else if ((grp_fu_847_p4 == 64'd4503599627370495)) begin
            ap_phi_mux_ref_tmp23_0_i_phi_fu_428_p130 = 8'd52;
        end else if ((grp_fu_847_p4 == 64'd9007199254740991)) begin
            ap_phi_mux_ref_tmp23_0_i_phi_fu_428_p130 = 8'd53;
        end else if ((grp_fu_847_p4 == 64'd18014398509481983)) begin
            ap_phi_mux_ref_tmp23_0_i_phi_fu_428_p130 = 8'd54;
        end else if ((grp_fu_847_p4 == 64'd36028797018963967)) begin
            ap_phi_mux_ref_tmp23_0_i_phi_fu_428_p130 = 8'd55;
        end else if ((grp_fu_847_p4 == 64'd72057594037927935)) begin
            ap_phi_mux_ref_tmp23_0_i_phi_fu_428_p130 = 8'd56;
        end else if ((grp_fu_847_p4 == 64'd144115188075855871)) begin
            ap_phi_mux_ref_tmp23_0_i_phi_fu_428_p130 = 8'd57;
        end else if ((grp_fu_847_p4 == 64'd288230376151711743)) begin
            ap_phi_mux_ref_tmp23_0_i_phi_fu_428_p130 = 8'd58;
        end else if ((grp_fu_847_p4 == 64'd576460752303423487)) begin
            ap_phi_mux_ref_tmp23_0_i_phi_fu_428_p130 = 8'd59;
        end else if ((grp_fu_847_p4 == 64'd1152921504606846975)) begin
            ap_phi_mux_ref_tmp23_0_i_phi_fu_428_p130 = 8'd60;
        end else if ((grp_fu_847_p4 == 64'd2305843009213693951)) begin
            ap_phi_mux_ref_tmp23_0_i_phi_fu_428_p130 = 8'd61;
        end else if ((grp_fu_847_p4 == 64'd4611686018427387903)) begin
            ap_phi_mux_ref_tmp23_0_i_phi_fu_428_p130 = 8'd62;
        end else if ((grp_fu_847_p4 == 64'd9223372036854775807)) begin
            ap_phi_mux_ref_tmp23_0_i_phi_fu_428_p130 = 8'd63;
        end else if ((grp_fu_847_p4 == 64'd18446744073709551615)) begin
            ap_phi_mux_ref_tmp23_0_i_phi_fu_428_p130 = 8'd64;
        end else if ((1'b1 == ap_condition_1921)) begin
            ap_phi_mux_ref_tmp23_0_i_phi_fu_428_p130 = 8'd255;
        end else begin
            ap_phi_mux_ref_tmp23_0_i_phi_fu_428_p130 = ap_phi_reg_pp0_iter0_ref_tmp23_0_i_reg_425;
        end
    end else begin
        ap_phi_mux_ref_tmp23_0_i_phi_fu_428_p130 = ap_phi_reg_pp0_iter0_ref_tmp23_0_i_reg_425;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_80)) begin
        if ((grp_fu_847_p4 == 64'd1)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_639_p130 = 8'd1;
        end else if ((grp_fu_847_p4 == 64'd3)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_639_p130 = 8'd2;
        end else if ((grp_fu_847_p4 == 64'd7)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_639_p130 = 8'd3;
        end else if ((grp_fu_847_p4 == 64'd15)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_639_p130 = 8'd4;
        end else if ((grp_fu_847_p4 == 64'd31)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_639_p130 = 8'd5;
        end else if ((grp_fu_847_p4 == 64'd63)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_639_p130 = 8'd6;
        end else if ((grp_fu_847_p4 == 64'd127)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_639_p130 = 8'd7;
        end else if ((grp_fu_847_p4 == 64'd255)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_639_p130 = 8'd8;
        end else if ((grp_fu_847_p4 == 64'd511)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_639_p130 = 8'd9;
        end else if ((grp_fu_847_p4 == 64'd1023)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_639_p130 = 8'd10;
        end else if ((grp_fu_847_p4 == 64'd2047)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_639_p130 = 8'd11;
        end else if ((grp_fu_847_p4 == 64'd4095)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_639_p130 = 8'd12;
        end else if ((grp_fu_847_p4 == 64'd8191)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_639_p130 = 8'd13;
        end else if ((grp_fu_847_p4 == 64'd16383)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_639_p130 = 8'd14;
        end else if ((grp_fu_847_p4 == 64'd32767)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_639_p130 = 8'd15;
        end else if ((grp_fu_847_p4 == 64'd65535)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_639_p130 = 8'd16;
        end else if ((grp_fu_847_p4 == 64'd131071)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_639_p130 = 8'd17;
        end else if ((grp_fu_847_p4 == 64'd262143)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_639_p130 = 8'd18;
        end else if ((grp_fu_847_p4 == 64'd524287)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_639_p130 = 8'd19;
        end else if ((grp_fu_847_p4 == 64'd1048575)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_639_p130 = 8'd20;
        end else if ((grp_fu_847_p4 == 64'd2097151)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_639_p130 = 8'd21;
        end else if ((grp_fu_847_p4 == 64'd4194303)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_639_p130 = 8'd22;
        end else if ((grp_fu_847_p4 == 64'd8388607)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_639_p130 = 8'd23;
        end else if ((grp_fu_847_p4 == 64'd16777215)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_639_p130 = 8'd24;
        end else if ((grp_fu_847_p4 == 64'd33554431)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_639_p130 = 8'd25;
        end else if ((grp_fu_847_p4 == 64'd67108863)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_639_p130 = 8'd26;
        end else if ((grp_fu_847_p4 == 64'd134217727)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_639_p130 = 8'd27;
        end else if ((grp_fu_847_p4 == 64'd268435455)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_639_p130 = 8'd28;
        end else if ((grp_fu_847_p4 == 64'd536870911)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_639_p130 = 8'd29;
        end else if ((grp_fu_847_p4 == 64'd1073741823)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_639_p130 = 8'd30;
        end else if ((grp_fu_847_p4 == 64'd2147483647)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_639_p130 = 8'd31;
        end else if ((grp_fu_847_p4 == 64'd4294967295)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_639_p130 = 8'd32;
        end else if ((grp_fu_847_p4 == 64'd8589934591)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_639_p130 = 8'd33;
        end else if ((grp_fu_847_p4 == 64'd17179869183)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_639_p130 = 8'd34;
        end else if ((grp_fu_847_p4 == 64'd34359738367)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_639_p130 = 8'd35;
        end else if ((grp_fu_847_p4 == 64'd68719476735)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_639_p130 = 8'd36;
        end else if ((grp_fu_847_p4 == 64'd137438953471)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_639_p130 = 8'd37;
        end else if ((grp_fu_847_p4 == 64'd274877906943)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_639_p130 = 8'd38;
        end else if ((grp_fu_847_p4 == 64'd549755813887)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_639_p130 = 8'd39;
        end else if ((grp_fu_847_p4 == 64'd1099511627775)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_639_p130 = 8'd40;
        end else if ((grp_fu_847_p4 == 64'd2199023255551)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_639_p130 = 8'd41;
        end else if ((grp_fu_847_p4 == 64'd4398046511103)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_639_p130 = 8'd42;
        end else if ((grp_fu_847_p4 == 64'd8796093022207)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_639_p130 = 8'd43;
        end else if ((grp_fu_847_p4 == 64'd17592186044415)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_639_p130 = 8'd44;
        end else if ((grp_fu_847_p4 == 64'd35184372088831)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_639_p130 = 8'd45;
        end else if ((grp_fu_847_p4 == 64'd70368744177663)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_639_p130 = 8'd46;
        end else if ((grp_fu_847_p4 == 64'd140737488355327)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_639_p130 = 8'd47;
        end else if ((grp_fu_847_p4 == 64'd281474976710655)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_639_p130 = 8'd48;
        end else if ((grp_fu_847_p4 == 64'd562949953421311)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_639_p130 = 8'd49;
        end else if ((grp_fu_847_p4 == 64'd1125899906842623)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_639_p130 = 8'd50;
        end else if ((grp_fu_847_p4 == 64'd2251799813685247)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_639_p130 = 8'd51;
        end else if ((grp_fu_847_p4 == 64'd4503599627370495)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_639_p130 = 8'd52;
        end else if ((grp_fu_847_p4 == 64'd9007199254740991)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_639_p130 = 8'd53;
        end else if ((grp_fu_847_p4 == 64'd18014398509481983)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_639_p130 = 8'd54;
        end else if ((grp_fu_847_p4 == 64'd36028797018963967)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_639_p130 = 8'd55;
        end else if ((grp_fu_847_p4 == 64'd72057594037927935)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_639_p130 = 8'd56;
        end else if ((grp_fu_847_p4 == 64'd144115188075855871)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_639_p130 = 8'd57;
        end else if ((grp_fu_847_p4 == 64'd288230376151711743)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_639_p130 = 8'd58;
        end else if ((grp_fu_847_p4 == 64'd576460752303423487)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_639_p130 = 8'd59;
        end else if ((grp_fu_847_p4 == 64'd1152921504606846975)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_639_p130 = 8'd60;
        end else if ((grp_fu_847_p4 == 64'd2305843009213693951)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_639_p130 = 8'd61;
        end else if ((grp_fu_847_p4 == 64'd4611686018427387903)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_639_p130 = 8'd62;
        end else if ((grp_fu_847_p4 == 64'd9223372036854775807)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_639_p130 = 8'd63;
        end else if ((grp_fu_847_p4 == 64'd18446744073709551615)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_639_p130 = 8'd64;
        end else if ((1'b1 == ap_condition_1921)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_639_p130 = 8'd255;
        end else begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_639_p130 = ap_phi_reg_pp0_iter0_ref_tmp_0_i_reg_636;
        end
    end else begin
        ap_phi_mux_ref_tmp_0_i_phi_fu_639_p130 = ap_phi_reg_pp0_iter0_ref_tmp_0_i_reg_636;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_351)) begin
        if ((grp_fu_874_p3 == 1'd0)) begin
            ap_phi_mux_storemerge4_i_phi_fu_839_p4 = 2'd2;
        end else if ((grp_fu_874_p3 == 1'd1)) begin
            ap_phi_mux_storemerge4_i_phi_fu_839_p4 = 2'd3;
        end else begin
            ap_phi_mux_storemerge4_i_phi_fu_839_p4 = ap_phi_reg_pp0_iter0_storemerge4_i_reg_836;
        end
    end else begin
        ap_phi_mux_storemerge4_i_phi_fu_839_p4 = ap_phi_reg_pp0_iter0_storemerge4_i_reg_836;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_325)) begin
        if ((grp_fu_874_p3 == 1'd0)) begin
            ap_phi_mux_storemerge_i_phi_fu_628_p4 = 2'd2;
        end else if ((grp_fu_874_p3 == 1'd1)) begin
            ap_phi_mux_storemerge_i_phi_fu_628_p4 = 2'd3;
        end else begin
            ap_phi_mux_storemerge_i_phi_fu_628_p4 = ap_phi_reg_pp0_iter0_storemerge_i_reg_625;
        end
    end else begin
        ap_phi_mux_storemerge_i_phi_fu_628_p4 = ap_phi_reg_pp0_iter0_storemerge_i_reg_625;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b0) & (ap_predicate_op224_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        memAccessBreakdown2txPkgStitcher_blk_n = memAccessBreakdown2txPkgStitcher_empty_n;
    end else begin
        memAccessBreakdown2txPkgStitcher_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op224_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        memAccessBreakdown2txPkgStitcher_read = 1'b1;
    end else begin
        memAccessBreakdown2txPkgStitcher_read = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op421_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op417_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op414_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (state_load_reg_2072 == 3'd4)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op385_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op381_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op378_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op376_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op355_write_state2 == 1'b1)))) begin
        txBufferReadDataStitched_blk_n = txBufferReadDataStitched_full_n;
    end else begin
        txBufferReadDataStitched_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1060)) begin
        if ((ap_predicate_op421_write_state2 == 1'b1)) begin
            txBufferReadDataStitched_din = zext_ln174_36_fu_2056_p1;
        end else if ((ap_predicate_op417_write_state2 == 1'b1)) begin
            txBufferReadDataStitched_din = trunc_ln174_10_fu_2047_p1;
        end else if ((ap_predicate_op414_write_state2 == 1'b1)) begin
            txBufferReadDataStitched_din = trunc_ln174_8_fu_2042_p1;
        end else if ((state_load_reg_2072 == 3'd4)) begin
            txBufferReadDataStitched_din = p_010_fu_2031_p4;
        end else if ((ap_predicate_op385_write_state2 == 1'b1)) begin
            txBufferReadDataStitched_din = zext_ln174_fu_1905_p1;
        end else if ((ap_predicate_op381_write_state2 == 1'b1)) begin
            txBufferReadDataStitched_din = trunc_ln174_9_fu_1896_p1;
        end else if ((ap_predicate_op378_write_state2 == 1'b1)) begin
            txBufferReadDataStitched_din = trunc_ln174_7_fu_1891_p1;
        end else if ((ap_predicate_op376_write_state2 == 1'b1)) begin
            txBufferReadDataStitched_din = trunc_ln174_reg_2189;
        end else if ((ap_predicate_op355_write_state2 == 1'b1)) begin
            txBufferReadDataStitched_din = p_011_fu_1775_p4;
        end else begin
            txBufferReadDataStitched_din = 'bx;
        end
    end else begin
        txBufferReadDataStitched_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op421_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op417_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op414_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (state_load_reg_2072 == 3'd4)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op385_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op381_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op378_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op376_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op355_write_state2 == 1'b1)))) begin
        txBufferReadDataStitched_write = 1'b1;
    end else begin
        txBufferReadDataStitched_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_done_reg == 1'b0) & (ap_predicate_op226_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_done_reg == 1'b0) & (ap_predicate_op119_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_done_reg == 1'b0) & (ap_predicate_op109_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_done_reg == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)))) begin
        txBufferReadData_internal_blk_n = txBufferReadData_internal_empty_n;
    end else begin
        txBufferReadData_internal_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_predicate_op226_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op119_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op109_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op9_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        txBufferReadData_internal_read = 1'b1;
    end else begin
        txBufferReadData_internal_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1354_fu_927_p2 = ($signed(zext_ln1354_fu_923_p1) + $signed(12'd4095));

assign add_ln1355_fu_953_p2 = ($signed(zext_ln1542_fu_907_p1) + $signed(9'd511));

assign add_ln1377_fu_1483_p2 = ($signed(zext_ln1377_1_fu_1479_p1) + $signed(12'd4095));

assign add_ln1378_fu_1509_p2 = ($signed(zext_ln1377_fu_1467_p1) + $signed(9'd511));

assign add_ln674_1_fu_1349_p2 = ($signed(trunc_ln674_6_fu_1335_p1) + $signed(7'd65));

assign add_ln674_fu_1247_p2 = ($signed(trunc_ln674_5_fu_1233_p1) + $signed(10'd513));

assign and_ln391_fu_2013_p2 = (shl_ln391_fu_2001_p2 & lshr_ln391_fu_2007_p2);

assign and_ln414_12_fu_1681_p2 = (xor_ln414_fu_1676_p2 & p_Result_150_fu_1625_p2);

assign and_ln414_13_fu_1687_p2 = (select_ln414_13_fu_1670_p3 & and_ln414_reg_2118);

assign and_ln414_14_fu_1745_p2 = (shl_ln414_9_fu_1733_p2 & lshr_ln414_11_fu_1739_p2);

assign and_ln414_15_fu_1757_p2 = (xor_ln414_2_fu_1751_p2 & p_Result_152_fu_1655_p2);

assign and_ln414_16_fu_1763_p2 = (select_ln414_17_fu_1727_p3 & and_ln414_14_fu_1745_p2);

assign and_ln414_17_fu_1814_p2 = (xor_ln414_3_fu_1808_p2 & prevWord_data_V_6);

assign and_ln414_18_fu_1820_p2 = (p_Result_157_fu_1794_p2 & lshr_ln414_12_fu_1802_p2);

assign and_ln414_19_fu_1867_p2 = (xor_ln414_4_fu_1861_p2 & prevWord_keep_V_1);

assign and_ln414_20_fu_1873_p2 = (p_Result_158_fu_1847_p2 & lshr_ln414_13_fu_1855_p2);

assign and_ln414_fu_1095_p2 = (shl_ln414_7_fu_1083_p2 & lshr_ln414_10_fu_1089_p2);

assign and_ln825_fu_1201_p2 = (shl_ln825_fu_1195_p2 & grp_fu_847_p4);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op226_read_state1 == 1'b1) & (txBufferReadData_internal_empty_n == 1'b0)) | ((ap_predicate_op224_read_state1 == 1'b1) & (memAccessBreakdown2txPkgStitcher_empty_n == 1'b0)) | ((ap_predicate_op119_read_state1 == 1'b1) & (txBufferReadData_internal_empty_n == 1'b0)) | ((ap_predicate_op109_read_state1 == 1'b1) & (txBufferReadData_internal_empty_n == 1'b0)) | ((ap_predicate_op9_read_state1 == 1'b1) & (txBufferReadData_internal_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((txBufferReadDataStitched_full_n == 1'b0) & (ap_predicate_op421_write_state2 == 1'b1)) | ((txBufferReadDataStitched_full_n == 1'b0) & (ap_predicate_op417_write_state2 == 1'b1)) | ((txBufferReadDataStitched_full_n == 1'b0) & (ap_predicate_op414_write_state2 == 1'b1)) | ((txBufferReadDataStitched_full_n == 1'b0) & (state_load_reg_2072 == 3'd4)) | ((txBufferReadDataStitched_full_n == 1'b0) & (ap_predicate_op385_write_state2 == 1'b1)) | ((txBufferReadDataStitched_full_n == 1'b0) & (ap_predicate_op381_write_state2 == 1'b1)) | ((txBufferReadDataStitched_full_n == 1'b0) & (ap_predicate_op378_write_state2 == 1'b1)) | ((txBufferReadDataStitched_full_n == 1'b0) & (ap_predicate_op376_write_state2 == 1'b1)) | ((txBufferReadDataStitched_full_n == 1'b0) & (ap_predicate_op355_write_state2 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op226_read_state1 == 1'b1) & (txBufferReadData_internal_empty_n == 1'b0)) | ((ap_predicate_op224_read_state1 == 1'b1) & (memAccessBreakdown2txPkgStitcher_empty_n == 1'b0)) | ((ap_predicate_op119_read_state1 == 1'b1) & (txBufferReadData_internal_empty_n == 1'b0)) | ((ap_predicate_op109_read_state1 == 1'b1) & (txBufferReadData_internal_empty_n == 1'b0)) | ((ap_predicate_op9_read_state1 == 1'b1) & (txBufferReadData_internal_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((txBufferReadDataStitched_full_n == 1'b0) & (ap_predicate_op421_write_state2 == 1'b1)) | ((txBufferReadDataStitched_full_n == 1'b0) & (ap_predicate_op417_write_state2 == 1'b1)) | ((txBufferReadDataStitched_full_n == 1'b0) & (ap_predicate_op414_write_state2 == 1'b1)) | ((txBufferReadDataStitched_full_n == 1'b0) & (state_load_reg_2072 == 3'd4)) | ((txBufferReadDataStitched_full_n == 1'b0) & (ap_predicate_op385_write_state2 == 1'b1)) | ((txBufferReadDataStitched_full_n == 1'b0) & (ap_predicate_op381_write_state2 == 1'b1)) | ((txBufferReadDataStitched_full_n == 1'b0) & (ap_predicate_op378_write_state2 == 1'b1)) | ((txBufferReadDataStitched_full_n == 1'b0) & (ap_predicate_op376_write_state2 == 1'b1)) | ((txBufferReadDataStitched_full_n == 1'b0) & (ap_predicate_op355_write_state2 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op226_read_state1 == 1'b1) & (txBufferReadData_internal_empty_n == 1'b0)) | ((ap_predicate_op224_read_state1 == 1'b1) & (memAccessBreakdown2txPkgStitcher_empty_n == 1'b0)) | ((ap_predicate_op119_read_state1 == 1'b1) & (txBufferReadData_internal_empty_n == 1'b0)) | ((ap_predicate_op109_read_state1 == 1'b1) & (txBufferReadData_internal_empty_n == 1'b0)) | ((ap_predicate_op9_read_state1 == 1'b1) & (txBufferReadData_internal_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((txBufferReadDataStitched_full_n == 1'b0) & (ap_predicate_op421_write_state2 == 1'b1)) | ((txBufferReadDataStitched_full_n == 1'b0) & (ap_predicate_op417_write_state2 == 1'b1)) | ((txBufferReadDataStitched_full_n == 1'b0) & (ap_predicate_op414_write_state2 == 1'b1)) | ((txBufferReadDataStitched_full_n == 1'b0) & (state_load_reg_2072 == 3'd4)) | ((txBufferReadDataStitched_full_n == 1'b0) & (ap_predicate_op385_write_state2 == 1'b1)) | ((txBufferReadDataStitched_full_n == 1'b0) & (ap_predicate_op381_write_state2 == 1'b1)) | ((txBufferReadDataStitched_full_n == 1'b0) & (ap_predicate_op378_write_state2 == 1'b1)) | ((txBufferReadDataStitched_full_n == 1'b0) & (ap_predicate_op376_write_state2 == 1'b1)) | ((txBufferReadDataStitched_full_n == 1'b0) & (ap_predicate_op355_write_state2 == 1'b1)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((ap_predicate_op226_read_state1 == 1'b1) & (txBufferReadData_internal_empty_n == 1'b0)) | ((ap_predicate_op224_read_state1 == 1'b1) & (memAccessBreakdown2txPkgStitcher_empty_n == 1'b0)) | ((ap_predicate_op119_read_state1 == 1'b1) & (txBufferReadData_internal_empty_n == 1'b0)) | ((ap_predicate_op109_read_state1 == 1'b1) & (txBufferReadData_internal_empty_n == 1'b0)) | ((ap_predicate_op9_read_state1 == 1'b1) & (txBufferReadData_internal_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (((txBufferReadDataStitched_full_n == 1'b0) & (ap_predicate_op421_write_state2 == 1'b1)) | ((txBufferReadDataStitched_full_n == 1'b0) & (ap_predicate_op417_write_state2 == 1'b1)) | ((txBufferReadDataStitched_full_n == 1'b0) & (ap_predicate_op414_write_state2 == 1'b1)) | ((txBufferReadDataStitched_full_n == 1'b0) & (state_load_reg_2072 == 3'd4)) | ((txBufferReadDataStitched_full_n == 1'b0) & (ap_predicate_op385_write_state2 == 1'b1)) | ((txBufferReadDataStitched_full_n == 1'b0) & (ap_predicate_op381_write_state2 == 1'b1)) | ((txBufferReadDataStitched_full_n == 1'b0) & (ap_predicate_op378_write_state2 == 1'b1)) | ((txBufferReadDataStitched_full_n == 1'b0) & (ap_predicate_op376_write_state2 == 1'b1)) | ((txBufferReadDataStitched_full_n == 1'b0) & (ap_predicate_op355_write_state2 == 1'b1)));
end

always @ (*) begin
    ap_condition_1019 = ((grp_nbreadreq_fu_390_p3 == 1'd1) & (state == 3'd2) & (grp_fu_857_p3 == 1'd1));
end

always @ (*) begin
    ap_condition_1022 = ((grp_nbreadreq_fu_390_p3 == 1'd1) & (state == 3'd3) & (grp_fu_857_p3 == 1'd1));
end

always @ (*) begin
    ap_condition_1026 = ((grp_nbreadreq_fu_390_p3 == 1'd1) & (state == 3'd1) & (grp_fu_857_p3 == 1'd1) & (pkgNeedsMerge_load_load_fu_894_p1 == 1'd0));
end

always @ (*) begin
    ap_condition_1031 = (~(state == 3'd4) & ~(state == 3'd1) & ~(state == 3'd3) & ~(state == 3'd2) & (tmp_i_nbreadreq_fu_404_p3 == 1'd1) & (grp_nbreadreq_fu_390_p3 == 1'd1) & (grp_fu_857_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_1038 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_1060 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001));
end

always @ (*) begin
    ap_condition_163 = (~(state_load_reg_2072 == 3'd4) & ~(state_load_reg_2072 == 3'd1) & ~(state_load_reg_2072 == 3'd3) & ~(state_load_reg_2072 == 3'd2) & (tmp_423_i_reg_2251 == 1'd1) & (tmp_i_reg_2247 == 1'd1));
end

always @ (*) begin
    ap_condition_1921 = (~(grp_fu_847_p4 == 64'd18446744073709551615) & ~(grp_fu_847_p4 == 64'd9223372036854775807) & ~(grp_fu_847_p4 == 64'd4611686018427387903) & ~(grp_fu_847_p4 == 64'd2305843009213693951) & ~(grp_fu_847_p4 == 64'd1152921504606846975) & ~(grp_fu_847_p4 == 64'd576460752303423487) & ~(grp_fu_847_p4 == 64'd288230376151711743) & ~(grp_fu_847_p4 == 64'd144115188075855871) & ~(grp_fu_847_p4 == 64'd72057594037927935) & ~(grp_fu_847_p4 == 64'd36028797018963967) & ~(grp_fu_847_p4 == 64'd18014398509481983) & ~(grp_fu_847_p4 == 64'd9007199254740991) & ~(grp_fu_847_p4 == 64'd4503599627370495) & ~(grp_fu_847_p4 == 64'd2251799813685247) & ~(grp_fu_847_p4 == 64'd1125899906842623) & ~(grp_fu_847_p4 == 64'd562949953421311) & ~(grp_fu_847_p4 == 64'd281474976710655) & ~(grp_fu_847_p4 == 64'd140737488355327) & ~(grp_fu_847_p4 == 64'd70368744177663) & ~(grp_fu_847_p4 == 64'd35184372088831) & ~(grp_fu_847_p4 == 64'd17592186044415) & ~(grp_fu_847_p4 == 64'd8796093022207) & ~(grp_fu_847_p4 == 64'd4398046511103) & ~(grp_fu_847_p4 == 64'd2199023255551) & ~(grp_fu_847_p4 == 64'd1099511627775) & ~(grp_fu_847_p4 == 64'd549755813887) & ~(grp_fu_847_p4 == 64'd274877906943) & ~(grp_fu_847_p4 == 64'd137438953471) & ~(grp_fu_847_p4 == 64'd68719476735) & ~(grp_fu_847_p4 == 64'd34359738367) & ~(grp_fu_847_p4 == 64'd17179869183) & ~(grp_fu_847_p4 == 64'd8589934591) & ~(grp_fu_847_p4 == 64'd4294967295) & ~(grp_fu_847_p4 == 64'd2147483647) & ~(grp_fu_847_p4 == 64'd1073741823) & ~(grp_fu_847_p4 == 64'd536870911) & ~(grp_fu_847_p4 == 64'd268435455) & ~(grp_fu_847_p4 == 64'd134217727) & ~(grp_fu_847_p4 == 64'd67108863) & ~(grp_fu_847_p4 == 64'd33554431) & ~(grp_fu_847_p4 == 64'd16777215) & ~(grp_fu_847_p4 == 64'd8388607) & ~(grp_fu_847_p4 == 64'd4194303) & ~(grp_fu_847_p4 == 64'd2097151) & ~(grp_fu_847_p4 == 64'd1048575) & ~(grp_fu_847_p4 == 64'd524287) & ~(grp_fu_847_p4 == 64'd262143) & ~(grp_fu_847_p4 == 64'd131071) & ~(grp_fu_847_p4 == 64'd65535) & ~(grp_fu_847_p4 == 64'd32767) & ~(grp_fu_847_p4 == 64'd16383) & ~(grp_fu_847_p4 == 64'd8191) & ~(grp_fu_847_p4 == 64'd4095) & ~(grp_fu_847_p4 == 64'd2047) & ~(grp_fu_847_p4 == 64'd1023) & ~(grp_fu_847_p4 == 64'd511) & ~(grp_fu_847_p4 == 64'd255) & ~(grp_fu_847_p4 == 64'd127) & ~(grp_fu_847_p4 == 64'd63) & ~(grp_fu_847_p4 == 64'd31) & ~(grp_fu_847_p4 == 64'd15) & ~(grp_fu_847_p4 == 64'd7) & ~(grp_fu_847_p4 == 64'd3) & ~(grp_fu_847_p4 == 64'd1));
end

always @ (*) begin
    ap_condition_1936 = ((grp_nbreadreq_fu_390_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_263 = ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_325 = ((grp_nbreadreq_fu_390_p3 == 1'd1) & (state == 3'd1) & (grp_fu_857_p3 == 1'd1) & (pkgNeedsMerge_load_load_fu_894_p1 == 1'd1));
end

always @ (*) begin
    ap_condition_351 = (~(state == 3'd4) & ~(state == 3'd1) & ~(state == 3'd3) & ~(state == 3'd2) & (tmp_i_nbreadreq_fu_404_p3 == 1'd1) & (grp_nbreadreq_fu_390_p3 == 1'd1) & (memAccessBreakdown2txPkgStitcher_read_read_fu_412_p2 == 1'd1) & (grp_fu_857_p3 == 1'd1));
end

always @ (*) begin
    ap_condition_79 = (~(state == 3'd4) & ~(state == 3'd1) & ~(state == 3'd3) & ~(state == 3'd2) & (tmp_i_nbreadreq_fu_404_p3 == 1'd1));
end

always @ (*) begin
    ap_condition_80 = (~(state == 3'd4) & ~(state == 3'd1) & ~(state == 3'd3) & ~(state == 3'd2) & (tmp_i_nbreadreq_fu_404_p3 == 1'd1) & (grp_nbreadreq_fu_390_p3 == 1'd1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_ref_tmp23_0_i_reg_425 = 'bx;

assign ap_phi_reg_pp0_iter0_ref_tmp_0_i_reg_636 = 'bx;

assign ap_phi_reg_pp0_iter0_storemerge4_i_reg_836 = 'bx;

assign ap_phi_reg_pp0_iter0_storemerge_i_reg_625 = 'bx;

always @ (*) begin
    ap_predicate_op109_read_state1 = ((grp_nbreadreq_fu_390_p3 == 1'd1) & (state == 3'd3));
end

always @ (*) begin
    ap_predicate_op119_read_state1 = ((grp_nbreadreq_fu_390_p3 == 1'd1) & (state == 3'd1));
end

always @ (*) begin
    ap_predicate_op224_read_state1 = (~(state == 3'd4) & ~(state == 3'd1) & ~(state == 3'd3) & ~(state == 3'd2) & (tmp_i_nbreadreq_fu_404_p3 == 1'd1) & (grp_nbreadreq_fu_390_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op226_read_state1 = (~(state == 3'd4) & ~(state == 3'd1) & ~(state == 3'd3) & ~(state == 3'd2) & (tmp_i_nbreadreq_fu_404_p3 == 1'd1) & (grp_nbreadreq_fu_390_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op355_write_state2 = ((tmp_422_i_reg_2080 == 1'd1) & (state_load_reg_2072 == 3'd2));
end

always @ (*) begin
    ap_predicate_op376_write_state2 = ((tmp_421_i_reg_2182 == 1'd1) & (state_load_reg_2072 == 3'd3));
end

always @ (*) begin
    ap_predicate_op378_write_state2 = ((tmp_last_V_3_reg_2203 == 1'd0) & (tmp_i_338_reg_2194 == 1'd1) & (state_load_reg_2072 == 3'd1));
end

always @ (*) begin
    ap_predicate_op381_write_state2 = ((pkgNeedsMerge_load_reg_2076 == 1'd0) & (tmp_last_V_3_reg_2203 == 1'd1) & (tmp_i_338_reg_2194 == 1'd1) & (state_load_reg_2072 == 3'd1));
end

always @ (*) begin
    ap_predicate_op385_write_state2 = ((tmp_285_reg_2207 == 1'd1) & (pkgNeedsMerge_load_reg_2076 == 1'd1) & (tmp_last_V_3_reg_2203 == 1'd1) & (tmp_i_338_reg_2194 == 1'd1) & (state_load_reg_2072 == 3'd1));
end

always @ (*) begin
    ap_predicate_op414_write_state2 = (~(state_load_reg_2072 == 3'd4) & ~(state_load_reg_2072 == 3'd1) & ~(state_load_reg_2072 == 3'd3) & ~(state_load_reg_2072 == 3'd2) & (tmp_last_V_reg_2264 == 1'd0) & (tmp_423_i_reg_2251 == 1'd1) & (tmp_i_reg_2247 == 1'd1));
end

always @ (*) begin
    ap_predicate_op417_write_state2 = (~(state_load_reg_2072 == 3'd4) & ~(state_load_reg_2072 == 3'd1) & ~(state_load_reg_2072 == 3'd3) & ~(state_load_reg_2072 == 3'd2) & (memAccessBreakdown2txPkgStitcher_read_reg_2255 == 1'd0) & (tmp_last_V_reg_2264 == 1'd1) & (tmp_423_i_reg_2251 == 1'd1) & (tmp_i_reg_2247 == 1'd1));
end

always @ (*) begin
    ap_predicate_op421_write_state2 = (~(state_load_reg_2072 == 3'd4) & ~(state_load_reg_2072 == 3'd1) & ~(state_load_reg_2072 == 3'd3) & ~(state_load_reg_2072 == 3'd2) & (tmp_286_reg_2268 == 1'd1) & (memAccessBreakdown2txPkgStitcher_read_reg_2255 == 1'd1) & (tmp_last_V_reg_2264 == 1'd1) & (tmp_423_i_reg_2251 == 1'd1) & (tmp_i_reg_2247 == 1'd1));
end

always @ (*) begin
    ap_predicate_op9_read_state1 = ((grp_nbreadreq_fu_390_p3 == 1'd1) & (state == 3'd2));
end

assign bvh_d_index_fu_1101_p2 = (9'd64 - zext_ln1542_fu_907_p1);

assign grp_fu_847_p4 = {{txBufferReadData_internal_dout[575:512]}};

assign grp_fu_857_p3 = txBufferReadData_internal_dout[1024'd576];

assign grp_fu_865_p4 = {{offset_V_1[7:6]}};

assign grp_fu_874_p3 = txBufferReadData_internal_dout[1024'd575];

assign grp_nbreadreq_fu_390_p3 = txBufferReadData_internal_empty_n;

assign icmp_ln391_fu_1539_p2 = ((zext_ln391_fu_1535_p1 != 26'd0) ? 1'b1 : 1'b0);

assign icmp_ln414_2_fu_1151_p2 = ((zext_ln414_24_fu_1147_p1 != 26'd0) ? 1'b1 : 1'b0);

assign icmp_ln414_fu_1015_p2 = ((zext_ln414_20_fu_1011_p1 != 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln674_1_fu_1329_p2 = ((sext_ln674_1_fu_1325_p1 != 26'd0) ? 1'b1 : 1'b0);

assign icmp_ln674_fu_1227_p2 = ((sext_ln674_fu_1223_p1 != 23'd0) ? 1'b1 : 1'b0);

assign lshr_ln391_fu_2007_p2 = 64'd18446744073709551615 >> zext_ln391_2_fu_1997_p1;

assign lshr_ln414_10_fu_1089_p2 = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 >> zext_ln414_23_fu_1073_p1;

assign lshr_ln414_11_fu_1739_p2 = 64'd18446744073709551615 >> zext_ln414_27_fu_1714_p1;

assign lshr_ln414_12_fu_1802_p2 = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 >> zext_ln414_28_fu_1799_p1;

assign lshr_ln414_13_fu_1855_p2 = 64'd18446744073709551615 >> zext_ln414_29_fu_1852_p1;

assign lshr_ln414_7_fu_1969_p2 = 64'd18446744073709551615 >> zext_ln414_17_fu_1966_p1;

assign lshr_ln414_8_fu_1619_p2 = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 >> zext_ln414_18_fu_1616_p1;

assign lshr_ln414_9_fu_1649_p2 = 64'd18446744073709551615 >> zext_ln414_19_fu_1646_p1;

assign lshr_ln414_fu_1939_p2 = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 >> zext_ln414_fu_1936_p1;

assign lshr_ln674_10_fu_1954_p2 = 64'd18446744073709551615 >> zext_ln674_10_fu_1951_p1;

assign lshr_ln674_11_fu_1604_p2 = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 >> zext_ln674_11_fu_1601_p1;

assign lshr_ln674_12_fu_1634_p2 = 64'd18446744073709551615 >> zext_ln674_12_fu_1631_p1;

assign lshr_ln674_13_fu_999_p2 = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 >> zext_ln674_13_fu_995_p1;

assign lshr_ln674_14_fu_1125_p2 = 64'd18446744073709551615 >> zext_ln674_14_fu_1121_p1;

assign lshr_ln674_15_fu_1299_p2 = select_ln674_1_fu_1273_p3 >> zext_ln674_15_fu_1295_p1;

assign lshr_ln674_16_fu_1788_p2 = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 >> zext_ln674_16_fu_1785_p1;

assign lshr_ln674_17_fu_1401_p2 = select_ln674_4_fu_1375_p3 >> zext_ln674_17_fu_1397_p1;

assign lshr_ln674_18_fu_1841_p2 = 64'd18446744073709551615 >> zext_ln674_18_fu_1838_p1;

assign lshr_ln674_fu_1924_p2 = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 >> zext_ln674_fu_1921_p1;

assign memAccessBreakdown2txPkgStitcher_read_read_fu_412_p2 = memAccessBreakdown2txPkgStitcher_dout;

assign p_010_fu_2031_p4 = {{{{1'd1}, {p_Result_163_fu_2025_p2}}}, {p_Result_160_fu_1945_p2}};

assign p_011_fu_1775_p4 = {{{sendWord_last_V_reg_2147}, {p_Result_156_fu_1769_p2}}, {p_Result_154_fu_1692_p2}};

assign p_Result_148_fu_1879_p2 = (and_ln414_20_fu_1873_p2 | and_ln414_19_fu_1867_p2);

assign p_Result_149_fu_1610_p2 = (prevWord_data_V_6 & lshr_ln674_11_fu_1604_p2);

assign p_Result_150_fu_1625_p2 = (p_Result_149_fu_1610_p2 & lshr_ln414_8_fu_1619_p2);

assign p_Result_151_fu_1640_p2 = (prevWord_keep_V_1 & lshr_ln674_12_fu_1634_p2);

assign p_Result_152_fu_1655_p2 = (p_Result_151_fu_1640_p2 & lshr_ln414_9_fu_1649_p2);

assign p_Result_153_fu_1005_p2 = (tmp_data_V_2_fu_903_p1 & lshr_ln674_13_fu_999_p2);

assign p_Result_154_fu_1692_p2 = (and_ln414_13_fu_1687_p2 | and_ln414_12_fu_1681_p2);

assign p_Result_155_fu_1131_p2 = (lshr_ln674_14_fu_1125_p2 & grp_fu_847_p4);

assign p_Result_156_fu_1769_p2 = (and_ln414_16_fu_1763_p2 | and_ln414_15_fu_1757_p2);

assign p_Result_157_fu_1794_p2 = (lshr_ln674_16_fu_1788_p2 & lshr_ln674_15_reg_2157);

assign p_Result_158_fu_1847_p2 = (lshr_ln674_18_fu_1841_p2 & lshr_ln674_17_reg_2172);

assign p_Result_159_fu_1930_p2 = (prevWord_data_V_6 & lshr_ln674_fu_1924_p2);

assign p_Result_160_fu_1945_p2 = (p_Result_159_fu_1930_p2 & lshr_ln414_fu_1939_p2);

assign p_Result_161_fu_1960_p2 = (prevWord_keep_V_1 & lshr_ln674_10_fu_1954_p2);

assign p_Result_162_fu_1975_p2 = (p_Result_161_fu_1960_p2 & lshr_ln414_7_fu_1969_p2);

assign p_Result_163_fu_2025_p2 = (xor_ln391_fu_2019_p2 & p_Result_162_fu_1975_p2);

assign p_Result_s_fu_1826_p2 = (and_ln414_18_fu_1820_p2 | and_ln414_17_fu_1814_p2);

assign pkgNeedsMerge_load_load_fu_894_p1 = pkgNeedsMerge;

assign select_ln1367_fu_1417_p3 = ((sendWord_last_V_fu_1207_p2[0:0] == 1'b1) ? 3'd0 : 3'd4);

assign select_ln391_1_fu_1987_p3 = ((icmp_ln391_reg_2231[0:0] == 1'b1) ? sub_ln391_reg_2242 : 7'd0);

assign select_ln391_fu_1981_p3 = ((icmp_ln391_reg_2231[0:0] == 1'b1) ? 7'd63 : trunc_ln391_reg_2237);

assign select_ln414_11_fu_1043_p3 = ((icmp_ln414_fu_1015_p2[0:0] == 1'b1) ? sub_ln414_8_fu_1029_p2 : tmp_276_fu_1021_p3);

assign select_ln414_12_fu_1057_p3 = ((icmp_ln414_fu_1015_p2[0:0] == 1'b1) ? sub_ln414_9_fu_1051_p2 : 10'd0);

assign select_ln414_13_fu_1670_p3 = ((icmp_ln414_reg_2107[0:0] == 1'b1) ? tmp_277_fu_1661_p4 : shl_ln414_reg_2112);

assign select_ln414_14_fu_1698_p3 = ((icmp_ln414_2_reg_2124[0:0] == 1'b1) ? 7'd63 : trunc_ln414_4_reg_2131);

assign select_ln414_15_fu_1167_p3 = ((icmp_ln414_2_fu_1151_p2[0:0] == 1'b1) ? sub_ln414_10_fu_1161_p2 : trunc_ln414_4_fu_1157_p1);

assign select_ln414_16_fu_1704_p3 = ((icmp_ln414_2_reg_2124[0:0] == 1'b1) ? sub_ln414_11_reg_2136 : 7'd0);

assign select_ln414_17_fu_1727_p3 = ((icmp_ln414_2_reg_2124[0:0] == 1'b1) ? tmp_279_fu_1718_p4 : shl_ln414_8_reg_2141);

assign select_ln414_fu_1035_p3 = ((icmp_ln414_fu_1015_p2[0:0] == 1'b1) ? 10'd511 : tmp_276_fu_1021_p3);

assign select_ln674_1_fu_1273_p3 = ((icmp_ln674_fu_1227_p2[0:0] == 1'b1) ? tmp_281_fu_1237_p4 : tmp_data_V_2_fu_903_p1);

assign select_ln674_2_fu_1281_p3 = ((icmp_ln674_fu_1227_p2[0:0] == 1'b1) ? sub_ln674_7_fu_1253_p2 : trunc_ln674_5_fu_1233_p1);

assign select_ln674_3_fu_1367_p3 = ((icmp_ln674_1_fu_1329_p2[0:0] == 1'b1) ? add_ln674_1_fu_1349_p2 : sub_ln674_11_fu_1361_p2);

assign select_ln674_4_fu_1375_p3 = ((icmp_ln674_1_fu_1329_p2[0:0] == 1'b1) ? tmp_283_fu_1339_p4 : grp_fu_847_p4);

assign select_ln674_5_fu_1383_p3 = ((icmp_ln674_1_fu_1329_p2[0:0] == 1'b1) ? sub_ln674_10_fu_1355_p2 : trunc_ln674_6_fu_1335_p1);

assign select_ln674_fu_1265_p3 = ((icmp_ln674_fu_1227_p2[0:0] == 1'b1) ? add_ln674_fu_1247_p2 : sub_ln674_8_fu_1259_p2);

assign sendWord_last_V_fu_1207_p2 = ((and_ln825_fu_1201_p2 == 64'd0) ? 1'b1 : 1'b0);

assign sext_ln1358_fu_1107_p1 = bvh_d_index_fu_1101_p2;

assign sext_ln674_1_fu_1325_p1 = $signed(tmp_282_fu_1315_p4);

assign sext_ln674_fu_1223_p1 = $signed(tmp_280_fu_1213_p4);

assign shl_ln2_fu_915_p3 = {{offset_V_1}, {3'd0}};

assign shl_ln391_fu_2001_p2 = 64'd18446744073709551615 << zext_ln391_1_fu_1993_p1;

assign shl_ln414_7_fu_1083_p2 = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 << zext_ln414_22_fu_1069_p1;

assign shl_ln414_8_fu_1185_p2 = p_Result_155_fu_1131_p2 << zext_ln414_25_fu_1181_p1;

assign shl_ln414_9_fu_1733_p2 = 64'd18446744073709551615 << zext_ln414_26_fu_1710_p1;

assign shl_ln414_fu_1077_p2 = p_Result_153_fu_1005_p2 << zext_ln414_21_fu_1065_p1;

assign shl_ln825_fu_1195_p2 = 64'd1 << zext_ln825_fu_1191_p1;

assign shl_ln_fu_1471_p3 = {{offset_V_1}, {3'd0}};

assign sub_ln1542_fu_979_p2 = (12'd512 - zext_ln1354_fu_923_p1);

assign sub_ln391_fu_1549_p2 = (7'd63 - trunc_ln391_fu_1545_p1);

assign sub_ln414_10_fu_1161_p2 = (7'd63 - trunc_ln414_4_fu_1157_p1);

assign sub_ln414_11_fu_1175_p2 = (7'd63 - trunc_ln414_4_fu_1157_p1);

assign sub_ln414_12_fu_1309_p2 = (10'd511 - trunc_ln414_5_fu_1305_p1);

assign sub_ln414_13_fu_1411_p2 = (7'd63 - trunc_ln414_6_fu_1407_p1);

assign sub_ln414_5_fu_1529_p2 = (7'd63 - trunc_ln414_1_fu_1525_p1);

assign sub_ln414_6_fu_947_p2 = (10'd511 - trunc_ln414_2_fu_943_p1);

assign sub_ln414_7_fu_973_p2 = (7'd63 - trunc_ln414_3_fu_969_p1);

assign sub_ln414_8_fu_1029_p2 = (10'd511 - tmp_276_fu_1021_p3);

assign sub_ln414_9_fu_1051_p2 = (10'd511 - tmp_276_fu_1021_p3);

assign sub_ln414_fu_1503_p2 = (10'd511 - trunc_ln414_fu_1499_p1);

assign sub_ln674_10_fu_1355_p2 = (7'd63 - trunc_ln674_6_fu_1335_p1);

assign sub_ln674_11_fu_1361_p2 = (7'd63 - trunc_ln674_6_fu_1335_p1);

assign sub_ln674_12_fu_1391_p2 = (7'd63 - select_ln674_3_fu_1367_p3);

assign sub_ln674_2_fu_1519_p2 = (7'd63 - trunc_ln674_2_fu_1515_p1);

assign sub_ln674_3_fu_937_p2 = (10'd511 - trunc_ln674_3_fu_933_p1);

assign sub_ln674_4_fu_963_p2 = (7'd63 - trunc_ln674_4_fu_959_p1);

assign sub_ln674_5_fu_989_p2 = ($signed(10'd512) - $signed(trunc_ln1357_fu_985_p1));

assign sub_ln674_6_fu_1115_p2 = ($signed(7'd64) - $signed(trunc_ln1358_fu_1111_p1));

assign sub_ln674_7_fu_1253_p2 = (10'd511 - trunc_ln674_5_fu_1233_p1);

assign sub_ln674_8_fu_1259_p2 = (10'd511 - trunc_ln674_5_fu_1233_p1);

assign sub_ln674_9_fu_1289_p2 = (10'd511 - select_ln674_fu_1265_p3);

assign sub_ln674_fu_1493_p2 = (10'd511 - trunc_ln674_fu_1489_p1);

assign tmp_276_fu_1021_p3 = {{trunc_ln1542_fu_911_p1}, {3'd0}};

integer ap_tvar_int_0;

always @ (shl_ln414_reg_2112) begin
    for (ap_tvar_int_0 = 512 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 511 - 0) begin
            tmp_277_fu_1661_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            tmp_277_fu_1661_p4[ap_tvar_int_0] = shl_ln414_reg_2112[511 - ap_tvar_int_0];
        end
    end
end

assign tmp_278_fu_1137_p4 = {{offset_V_1[7:6]}};

integer ap_tvar_int_1;

always @ (shl_ln414_8_reg_2141) begin
    for (ap_tvar_int_1 = 64 - 1; ap_tvar_int_1 >= 0; ap_tvar_int_1 = ap_tvar_int_1 - 1) begin
        if (ap_tvar_int_1 > 63 - 0) begin
            tmp_279_fu_1718_p4[ap_tvar_int_1] = 1'b0;
        end else begin
            tmp_279_fu_1718_p4[ap_tvar_int_1] = shl_ln414_8_reg_2141[63 - ap_tvar_int_1];
        end
    end
end

assign tmp_280_fu_1213_p4 = {{sub_ln1542_fu_979_p2[11:9]}};

integer ap_tvar_int_2;

always @ (txBufferReadData_internal_dout) begin
    for (ap_tvar_int_2 = 512 - 1; ap_tvar_int_2 >= 0; ap_tvar_int_2 = ap_tvar_int_2 - 1) begin
        if (ap_tvar_int_2 > 511 - 0) begin
            tmp_281_fu_1237_p4[ap_tvar_int_2] = 1'b0;
        end else begin
            tmp_281_fu_1237_p4[ap_tvar_int_2] = txBufferReadData_internal_dout[511 - ap_tvar_int_2];
        end
    end
end

assign tmp_282_fu_1315_p4 = {{bvh_d_index_fu_1101_p2[8:6]}};

integer ap_tvar_int_3;

always @ (txBufferReadData_internal_dout) begin
    for (ap_tvar_int_3 = 64 - 1; ap_tvar_int_3 >= 0; ap_tvar_int_3 = ap_tvar_int_3 - 1) begin
        if (ap_tvar_int_3 > 575 - 512) begin
            tmp_283_fu_1339_p4[ap_tvar_int_3] = 1'b0;
        end else begin
            tmp_283_fu_1339_p4[ap_tvar_int_3] = txBufferReadData_internal_dout[575 - ap_tvar_int_3];
        end
    end
end

assign tmp_data_V_1_fu_1441_p1 = txBufferReadData_internal_dout[511:0];

assign tmp_data_V_2_fu_903_p1 = txBufferReadData_internal_dout[511:0];

assign tmp_data_V_fu_1567_p1 = txBufferReadData_internal_dout[511:0];

assign tmp_i_nbreadreq_fu_404_p3 = memAccessBreakdown2txPkgStitcher_empty_n;

assign trunc_ln1357_fu_985_p1 = sub_ln1542_fu_979_p2[9:0];

assign trunc_ln1358_fu_1111_p1 = bvh_d_index_fu_1101_p2[6:0];

assign trunc_ln1542_fu_911_p1 = offset_V_1[6:0];

assign trunc_ln174_10_fu_2047_p1 = reg_882[576:0];

assign trunc_ln174_11_fu_1901_p1 = reg_882[575:0];

assign trunc_ln174_12_fu_2052_p1 = reg_882[575:0];

assign trunc_ln174_7_fu_1891_p1 = reg_882[576:0];

assign trunc_ln174_8_fu_2042_p1 = reg_882[576:0];

assign trunc_ln174_9_fu_1896_p1 = reg_882[576:0];

assign trunc_ln174_fu_1431_p1 = txBufferReadData_internal_dout[576:0];

assign trunc_ln391_fu_1545_p1 = offset_V_1[6:0];

assign trunc_ln414_1_fu_1525_p1 = add_ln1378_fu_1509_p2[6:0];

assign trunc_ln414_2_fu_943_p1 = add_ln1354_fu_927_p2[9:0];

assign trunc_ln414_3_fu_969_p1 = add_ln1355_fu_953_p2[6:0];

assign trunc_ln414_4_fu_1157_p1 = offset_V_1[6:0];

assign trunc_ln414_5_fu_1305_p1 = add_ln1354_fu_927_p2[9:0];

assign trunc_ln414_6_fu_1407_p1 = add_ln1355_fu_953_p2[6:0];

assign trunc_ln414_fu_1499_p1 = add_ln1377_fu_1483_p2[9:0];

assign trunc_ln674_2_fu_1515_p1 = add_ln1378_fu_1509_p2[6:0];

assign trunc_ln674_3_fu_933_p1 = add_ln1354_fu_927_p2[9:0];

assign trunc_ln674_4_fu_959_p1 = add_ln1355_fu_953_p2[6:0];

assign trunc_ln674_5_fu_1233_p1 = sub_ln1542_fu_979_p2[9:0];

assign trunc_ln674_6_fu_1335_p1 = bvh_d_index_fu_1101_p2[6:0];

assign trunc_ln674_fu_1489_p1 = add_ln1377_fu_1483_p2[9:0];

assign xor_ln391_fu_2019_p2 = (64'd18446744073709551615 ^ and_ln391_fu_2013_p2);

assign xor_ln414_2_fu_1751_p2 = (64'd18446744073709551615 ^ and_ln414_14_fu_1745_p2);

assign xor_ln414_3_fu_1808_p2 = (lshr_ln414_12_fu_1802_p2 ^ 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095);

assign xor_ln414_4_fu_1861_p2 = (lshr_ln414_13_fu_1855_p2 ^ 64'd18446744073709551615);

assign xor_ln414_fu_1676_p2 = (512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 ^ and_ln414_reg_2118);

assign zext_ln1270_fu_1583_p1 = ap_phi_mux_storemerge4_i_phi_fu_839_p4;

assign zext_ln1310_fu_1457_p1 = ap_phi_mux_storemerge_i_phi_fu_628_p4;

assign zext_ln1354_fu_923_p1 = shl_ln2_fu_915_p3;

assign zext_ln1377_1_fu_1479_p1 = shl_ln_fu_1471_p3;

assign zext_ln1377_fu_1467_p1 = offset_V_1;

assign zext_ln1542_fu_907_p1 = offset_V_1;

assign zext_ln174_36_fu_2056_p1 = trunc_ln174_12_fu_2052_p1;

assign zext_ln174_fu_1905_p1 = trunc_ln174_11_fu_1901_p1;

assign zext_ln391_1_fu_1993_p1 = select_ln391_fu_1981_p3;

assign zext_ln391_2_fu_1997_p1 = select_ln391_1_fu_1987_p3;

assign zext_ln391_fu_1535_p1 = grp_fu_865_p4;

assign zext_ln414_17_fu_1966_p1 = sub_ln414_5_reg_2226;

assign zext_ln414_18_fu_1616_p1 = sub_ln414_6_reg_2092;

assign zext_ln414_19_fu_1646_p1 = sub_ln414_7_reg_2102;

assign zext_ln414_20_fu_1011_p1 = grp_fu_865_p4;

assign zext_ln414_21_fu_1065_p1 = select_ln414_11_fu_1043_p3;

assign zext_ln414_22_fu_1069_p1 = select_ln414_fu_1035_p3;

assign zext_ln414_23_fu_1073_p1 = select_ln414_12_fu_1057_p3;

assign zext_ln414_24_fu_1147_p1 = tmp_278_fu_1137_p4;

assign zext_ln414_25_fu_1181_p1 = select_ln414_15_fu_1167_p3;

assign zext_ln414_26_fu_1710_p1 = select_ln414_14_fu_1698_p3;

assign zext_ln414_27_fu_1714_p1 = select_ln414_16_fu_1704_p3;

assign zext_ln414_28_fu_1799_p1 = sub_ln414_12_reg_2162;

assign zext_ln414_29_fu_1852_p1 = sub_ln414_13_reg_2177;

assign zext_ln414_fu_1936_p1 = sub_ln414_reg_2216;

assign zext_ln674_10_fu_1951_p1 = sub_ln674_2_reg_2221;

assign zext_ln674_11_fu_1601_p1 = sub_ln674_3_reg_2087;

assign zext_ln674_12_fu_1631_p1 = sub_ln674_4_reg_2097;

assign zext_ln674_13_fu_995_p1 = sub_ln674_5_fu_989_p2;

assign zext_ln674_14_fu_1121_p1 = sub_ln674_6_fu_1115_p2;

assign zext_ln674_15_fu_1295_p1 = select_ln674_2_fu_1281_p3;

assign zext_ln674_16_fu_1785_p1 = sub_ln674_9_reg_2152;

assign zext_ln674_17_fu_1397_p1 = select_ln674_5_fu_1383_p3;

assign zext_ln674_18_fu_1838_p1 = sub_ln674_12_reg_2167;

assign zext_ln674_fu_1921_p1 = sub_ln674_reg_2211;

assign zext_ln825_fu_1191_p1 = $unsigned(sext_ln1358_fu_1107_p1);

always @ (posedge ap_clk) begin
    sub_ln674_3_reg_2087[2:0] <= 3'b000;
    sub_ln414_6_reg_2092[2:0] <= 3'b000;
    sub_ln674_9_reg_2152[0] <= 1'b0;
    sub_ln414_12_reg_2162[2:0] <= 3'b000;
    sub_ln674_reg_2211[2:0] <= 3'b000;
    sub_ln414_reg_2216[2:0] <= 3'b000;
end

endmodule //toe_top_read_data_stitching_512_s
