# Simple-Risc-Y-processor
This project was completed for my Verilog and System Verilog I took in fall 2016. It a simple RISC-Y processor made up of its most fundamental components. 
