<stg><name>conv2_Pipeline_M1</name>


<trans_list>

<trans id="560" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="554" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="555" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="556" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="557" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_11 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_11"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:1 %bias_conv2_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %bias_conv2_load

]]></Node>
<StgValue><ssdm name="bias_conv2_load_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:2 %phi_mul296_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %phi_mul296

]]></Node>
<StgValue><ssdm name="phi_mul296_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:3 %store_ln136 = store i5 0, i5 %i_11

]]></Node>
<StgValue><ssdm name="store_ln136"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %VITIS_LOOP_138_6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
VITIS_LOOP_138_6:0 %i = load i5 %i_11

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_138_6:1 %icmp_ln136 = icmp_eq  i5 %i, i5 27

]]></Node>
<StgValue><ssdm name="icmp_ln136"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_138_6:2 %add_ln136 = add i5 %i, i5 1

]]></Node>
<StgValue><ssdm name="add_ln136"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_138_6:3 %br_ln136 = br i1 %icmp_ln136, void %VITIS_LOOP_138_6.split, void %for.inc228.exitStub

]]></Node>
<StgValue><ssdm name="br_ln136"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:0 %zext_ln136 = zext i5 %i

]]></Node>
<StgValue><ssdm name="zext_ln136"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:7 %conv_out_addr = getelementptr i32 %conv_out, i64 0, i64 %zext_ln136

]]></Node>
<StgValue><ssdm name="conv_out_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:8 %conv_out_load = load i5 %conv_out_addr

]]></Node>
<StgValue><ssdm name="conv_out_load"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:20 %conv_out_1_addr = getelementptr i32 %conv_out_1, i64 0, i64 %zext_ln136

]]></Node>
<StgValue><ssdm name="conv_out_1_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:21 %conv_out_1_load = load i5 %conv_out_1_addr

]]></Node>
<StgValue><ssdm name="conv_out_1_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:33 %conv_out_2_addr = getelementptr i32 %conv_out_2, i64 0, i64 %zext_ln136

]]></Node>
<StgValue><ssdm name="conv_out_2_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:34 %conv_out_2_load = load i5 %conv_out_2_addr

]]></Node>
<StgValue><ssdm name="conv_out_2_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:46 %conv_out_3_addr = getelementptr i32 %conv_out_3, i64 0, i64 %zext_ln136

]]></Node>
<StgValue><ssdm name="conv_out_3_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:47 %conv_out_3_load = load i5 %conv_out_3_addr

]]></Node>
<StgValue><ssdm name="conv_out_3_load"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:59 %conv_out_4_addr = getelementptr i32 %conv_out_4, i64 0, i64 %zext_ln136

]]></Node>
<StgValue><ssdm name="conv_out_4_addr"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:60 %conv_out_4_load = load i5 %conv_out_4_addr

]]></Node>
<StgValue><ssdm name="conv_out_4_load"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:72 %conv_out_5_addr = getelementptr i32 %conv_out_5, i64 0, i64 %zext_ln136

]]></Node>
<StgValue><ssdm name="conv_out_5_addr"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:73 %conv_out_5_load = load i5 %conv_out_5_addr

]]></Node>
<StgValue><ssdm name="conv_out_5_load"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:85 %conv_out_6_addr = getelementptr i32 %conv_out_6, i64 0, i64 %zext_ln136

]]></Node>
<StgValue><ssdm name="conv_out_6_addr"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:86 %conv_out_6_load = load i5 %conv_out_6_addr

]]></Node>
<StgValue><ssdm name="conv_out_6_load"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:98 %conv_out_7_addr = getelementptr i32 %conv_out_7, i64 0, i64 %zext_ln136

]]></Node>
<StgValue><ssdm name="conv_out_7_addr"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:99 %conv_out_7_load = load i5 %conv_out_7_addr

]]></Node>
<StgValue><ssdm name="conv_out_7_load"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:111 %conv_out_8_addr = getelementptr i32 %conv_out_8, i64 0, i64 %zext_ln136

]]></Node>
<StgValue><ssdm name="conv_out_8_addr"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:112 %conv_out_8_load = load i5 %conv_out_8_addr

]]></Node>
<StgValue><ssdm name="conv_out_8_load"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:124 %conv_out_9_addr = getelementptr i32 %conv_out_9, i64 0, i64 %zext_ln136

]]></Node>
<StgValue><ssdm name="conv_out_9_addr"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:125 %conv_out_9_load = load i5 %conv_out_9_addr

]]></Node>
<StgValue><ssdm name="conv_out_9_load"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:137 %conv_out_10_addr = getelementptr i32 %conv_out_10, i64 0, i64 %zext_ln136

]]></Node>
<StgValue><ssdm name="conv_out_10_addr"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:138 %conv_out_10_load = load i5 %conv_out_10_addr

]]></Node>
<StgValue><ssdm name="conv_out_10_load"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:150 %conv_out_11_addr = getelementptr i32 %conv_out_11, i64 0, i64 %zext_ln136

]]></Node>
<StgValue><ssdm name="conv_out_11_addr"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:151 %conv_out_11_load = load i5 %conv_out_11_addr

]]></Node>
<StgValue><ssdm name="conv_out_11_load"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:163 %conv_out_12_addr = getelementptr i32 %conv_out_12, i64 0, i64 %zext_ln136

]]></Node>
<StgValue><ssdm name="conv_out_12_addr"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:164 %conv_out_12_load = load i5 %conv_out_12_addr

]]></Node>
<StgValue><ssdm name="conv_out_12_load"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:176 %conv_out_13_addr = getelementptr i32 %conv_out_13, i64 0, i64 %zext_ln136

]]></Node>
<StgValue><ssdm name="conv_out_13_addr"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:177 %conv_out_13_load = load i5 %conv_out_13_addr

]]></Node>
<StgValue><ssdm name="conv_out_13_load"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:189 %conv_out_14_addr = getelementptr i32 %conv_out_14, i64 0, i64 %zext_ln136

]]></Node>
<StgValue><ssdm name="conv_out_14_addr"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:190 %conv_out_14_load = load i5 %conv_out_14_addr

]]></Node>
<StgValue><ssdm name="conv_out_14_load"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:202 %conv_out_15_addr = getelementptr i32 %conv_out_15, i64 0, i64 %zext_ln136

]]></Node>
<StgValue><ssdm name="conv_out_15_addr"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:203 %conv_out_15_load = load i5 %conv_out_15_addr

]]></Node>
<StgValue><ssdm name="conv_out_15_load"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:215 %conv_out_16_addr = getelementptr i32 %conv_out_16, i64 0, i64 %zext_ln136

]]></Node>
<StgValue><ssdm name="conv_out_16_addr"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:216 %conv_out_16_load = load i5 %conv_out_16_addr

]]></Node>
<StgValue><ssdm name="conv_out_16_load"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:228 %conv_out_17_addr = getelementptr i32 %conv_out_17, i64 0, i64 %zext_ln136

]]></Node>
<StgValue><ssdm name="conv_out_17_addr"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:229 %conv_out_17_load = load i5 %conv_out_17_addr

]]></Node>
<StgValue><ssdm name="conv_out_17_load"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:241 %conv_out_18_addr = getelementptr i32 %conv_out_18, i64 0, i64 %zext_ln136

]]></Node>
<StgValue><ssdm name="conv_out_18_addr"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:242 %conv_out_18_load = load i5 %conv_out_18_addr

]]></Node>
<StgValue><ssdm name="conv_out_18_load"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:254 %conv_out_19_addr = getelementptr i32 %conv_out_19, i64 0, i64 %zext_ln136

]]></Node>
<StgValue><ssdm name="conv_out_19_addr"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:255 %conv_out_19_load = load i5 %conv_out_19_addr

]]></Node>
<StgValue><ssdm name="conv_out_19_load"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:267 %conv_out_20_addr = getelementptr i32 %conv_out_20, i64 0, i64 %zext_ln136

]]></Node>
<StgValue><ssdm name="conv_out_20_addr"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:268 %conv_out_20_load = load i5 %conv_out_20_addr

]]></Node>
<StgValue><ssdm name="conv_out_20_load"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:280 %conv_out_21_addr = getelementptr i32 %conv_out_21, i64 0, i64 %zext_ln136

]]></Node>
<StgValue><ssdm name="conv_out_21_addr"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:281 %conv_out_21_load = load i5 %conv_out_21_addr

]]></Node>
<StgValue><ssdm name="conv_out_21_load"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:293 %conv_out_22_addr = getelementptr i32 %conv_out_22, i64 0, i64 %zext_ln136

]]></Node>
<StgValue><ssdm name="conv_out_22_addr"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:294 %conv_out_22_load = load i5 %conv_out_22_addr

]]></Node>
<StgValue><ssdm name="conv_out_22_load"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:306 %conv_out_23_addr = getelementptr i32 %conv_out_23, i64 0, i64 %zext_ln136

]]></Node>
<StgValue><ssdm name="conv_out_23_addr"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:307 %conv_out_23_load = load i5 %conv_out_23_addr

]]></Node>
<StgValue><ssdm name="conv_out_23_load"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:319 %conv_out_24_addr = getelementptr i32 %conv_out_24, i64 0, i64 %zext_ln136

]]></Node>
<StgValue><ssdm name="conv_out_24_addr"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:320 %conv_out_24_load = load i5 %conv_out_24_addr

]]></Node>
<StgValue><ssdm name="conv_out_24_load"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:332 %conv_out_25_addr = getelementptr i32 %conv_out_25, i64 0, i64 %zext_ln136

]]></Node>
<StgValue><ssdm name="conv_out_25_addr"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:333 %conv_out_25_load = load i5 %conv_out_25_addr

]]></Node>
<StgValue><ssdm name="conv_out_25_load"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:345 %conv_out_26_addr = getelementptr i32 %conv_out_26, i64 0, i64 %zext_ln136

]]></Node>
<StgValue><ssdm name="conv_out_26_addr"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:346 %conv_out_26_load = load i5 %conv_out_26_addr

]]></Node>
<StgValue><ssdm name="conv_out_26_load"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_138_6.split:385 %store_ln136 = store i5 %add_ln136, i5 %i_11

]]></Node>
<StgValue><ssdm name="store_ln136"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="75" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:8 %conv_out_load = load i5 %conv_out_addr

]]></Node>
<StgValue><ssdm name="conv_out_load"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:9 %out = fadd i32 %conv_out_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:21 %conv_out_1_load = load i5 %conv_out_1_addr

]]></Node>
<StgValue><ssdm name="conv_out_1_load"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:22 %out_89 = fadd i32 %conv_out_1_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_89"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:34 %conv_out_2_load = load i5 %conv_out_2_addr

]]></Node>
<StgValue><ssdm name="conv_out_2_load"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:35 %out_90 = fadd i32 %conv_out_2_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_90"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:47 %conv_out_3_load = load i5 %conv_out_3_addr

]]></Node>
<StgValue><ssdm name="conv_out_3_load"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:48 %out_91 = fadd i32 %conv_out_3_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_91"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:60 %conv_out_4_load = load i5 %conv_out_4_addr

]]></Node>
<StgValue><ssdm name="conv_out_4_load"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:61 %out_92 = fadd i32 %conv_out_4_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_92"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:73 %conv_out_5_load = load i5 %conv_out_5_addr

]]></Node>
<StgValue><ssdm name="conv_out_5_load"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:74 %out_93 = fadd i32 %conv_out_5_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_93"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:86 %conv_out_6_load = load i5 %conv_out_6_addr

]]></Node>
<StgValue><ssdm name="conv_out_6_load"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:87 %out_94 = fadd i32 %conv_out_6_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_94"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:99 %conv_out_7_load = load i5 %conv_out_7_addr

]]></Node>
<StgValue><ssdm name="conv_out_7_load"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:100 %out_95 = fadd i32 %conv_out_7_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_95"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:112 %conv_out_8_load = load i5 %conv_out_8_addr

]]></Node>
<StgValue><ssdm name="conv_out_8_load"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:113 %out_96 = fadd i32 %conv_out_8_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_96"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:125 %conv_out_9_load = load i5 %conv_out_9_addr

]]></Node>
<StgValue><ssdm name="conv_out_9_load"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:126 %out_97 = fadd i32 %conv_out_9_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_97"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:138 %conv_out_10_load = load i5 %conv_out_10_addr

]]></Node>
<StgValue><ssdm name="conv_out_10_load"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:139 %out_98 = fadd i32 %conv_out_10_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_98"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:151 %conv_out_11_load = load i5 %conv_out_11_addr

]]></Node>
<StgValue><ssdm name="conv_out_11_load"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:152 %out_99 = fadd i32 %conv_out_11_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_99"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:164 %conv_out_12_load = load i5 %conv_out_12_addr

]]></Node>
<StgValue><ssdm name="conv_out_12_load"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:165 %out_100 = fadd i32 %conv_out_12_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_100"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:177 %conv_out_13_load = load i5 %conv_out_13_addr

]]></Node>
<StgValue><ssdm name="conv_out_13_load"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:178 %out_101 = fadd i32 %conv_out_13_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_101"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:190 %conv_out_14_load = load i5 %conv_out_14_addr

]]></Node>
<StgValue><ssdm name="conv_out_14_load"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:191 %out_102 = fadd i32 %conv_out_14_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_102"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:203 %conv_out_15_load = load i5 %conv_out_15_addr

]]></Node>
<StgValue><ssdm name="conv_out_15_load"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:204 %out_103 = fadd i32 %conv_out_15_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_103"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:216 %conv_out_16_load = load i5 %conv_out_16_addr

]]></Node>
<StgValue><ssdm name="conv_out_16_load"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:217 %out_104 = fadd i32 %conv_out_16_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_104"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:229 %conv_out_17_load = load i5 %conv_out_17_addr

]]></Node>
<StgValue><ssdm name="conv_out_17_load"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:230 %out_105 = fadd i32 %conv_out_17_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_105"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:242 %conv_out_18_load = load i5 %conv_out_18_addr

]]></Node>
<StgValue><ssdm name="conv_out_18_load"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:243 %out_106 = fadd i32 %conv_out_18_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_106"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:255 %conv_out_19_load = load i5 %conv_out_19_addr

]]></Node>
<StgValue><ssdm name="conv_out_19_load"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:256 %out_107 = fadd i32 %conv_out_19_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_107"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:268 %conv_out_20_load = load i5 %conv_out_20_addr

]]></Node>
<StgValue><ssdm name="conv_out_20_load"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:269 %out_108 = fadd i32 %conv_out_20_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_108"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:281 %conv_out_21_load = load i5 %conv_out_21_addr

]]></Node>
<StgValue><ssdm name="conv_out_21_load"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:282 %out_109 = fadd i32 %conv_out_21_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_109"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:294 %conv_out_22_load = load i5 %conv_out_22_addr

]]></Node>
<StgValue><ssdm name="conv_out_22_load"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:295 %out_110 = fadd i32 %conv_out_22_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_110"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:307 %conv_out_23_load = load i5 %conv_out_23_addr

]]></Node>
<StgValue><ssdm name="conv_out_23_load"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:308 %out_111 = fadd i32 %conv_out_23_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_111"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:320 %conv_out_24_load = load i5 %conv_out_24_addr

]]></Node>
<StgValue><ssdm name="conv_out_24_load"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:321 %out_112 = fadd i32 %conv_out_24_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_112"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:333 %conv_out_25_load = load i5 %conv_out_25_addr

]]></Node>
<StgValue><ssdm name="conv_out_25_load"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:334 %out_113 = fadd i32 %conv_out_25_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_113"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:346 %conv_out_26_load = load i5 %conv_out_26_addr

]]></Node>
<StgValue><ssdm name="conv_out_26_load"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:347 %out_114 = fadd i32 %conv_out_26_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_114"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="129" st_id="3" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:9 %out = fadd i32 %conv_out_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:22 %out_89 = fadd i32 %conv_out_1_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_89"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:35 %out_90 = fadd i32 %conv_out_2_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_90"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:48 %out_91 = fadd i32 %conv_out_3_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_91"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:61 %out_92 = fadd i32 %conv_out_4_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_92"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:74 %out_93 = fadd i32 %conv_out_5_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_93"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:87 %out_94 = fadd i32 %conv_out_6_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_94"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:100 %out_95 = fadd i32 %conv_out_7_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_95"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:113 %out_96 = fadd i32 %conv_out_8_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_96"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:126 %out_97 = fadd i32 %conv_out_9_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_97"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:139 %out_98 = fadd i32 %conv_out_10_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_98"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:152 %out_99 = fadd i32 %conv_out_11_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_99"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:165 %out_100 = fadd i32 %conv_out_12_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_100"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:178 %out_101 = fadd i32 %conv_out_13_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_101"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:191 %out_102 = fadd i32 %conv_out_14_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_102"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:204 %out_103 = fadd i32 %conv_out_15_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_103"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:217 %out_104 = fadd i32 %conv_out_16_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_104"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:230 %out_105 = fadd i32 %conv_out_17_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_105"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:243 %out_106 = fadd i32 %conv_out_18_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_106"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:256 %out_107 = fadd i32 %conv_out_19_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_107"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:269 %out_108 = fadd i32 %conv_out_20_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_108"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:282 %out_109 = fadd i32 %conv_out_21_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_109"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:295 %out_110 = fadd i32 %conv_out_22_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_110"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:308 %out_111 = fadd i32 %conv_out_23_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_111"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:321 %out_112 = fadd i32 %conv_out_24_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_112"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:334 %out_113 = fadd i32 %conv_out_25_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_113"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:347 %out_114 = fadd i32 %conv_out_26_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_114"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="156" st_id="4" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:9 %out = fadd i32 %conv_out_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:22 %out_89 = fadd i32 %conv_out_1_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_89"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:35 %out_90 = fadd i32 %conv_out_2_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_90"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:48 %out_91 = fadd i32 %conv_out_3_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_91"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:61 %out_92 = fadd i32 %conv_out_4_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_92"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:74 %out_93 = fadd i32 %conv_out_5_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_93"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:87 %out_94 = fadd i32 %conv_out_6_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_94"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:100 %out_95 = fadd i32 %conv_out_7_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_95"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:113 %out_96 = fadd i32 %conv_out_8_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_96"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:126 %out_97 = fadd i32 %conv_out_9_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_97"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:139 %out_98 = fadd i32 %conv_out_10_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_98"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:152 %out_99 = fadd i32 %conv_out_11_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_99"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:165 %out_100 = fadd i32 %conv_out_12_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_100"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:178 %out_101 = fadd i32 %conv_out_13_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_101"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:191 %out_102 = fadd i32 %conv_out_14_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_102"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:204 %out_103 = fadd i32 %conv_out_15_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_103"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:217 %out_104 = fadd i32 %conv_out_16_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_104"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:230 %out_105 = fadd i32 %conv_out_17_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_105"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:243 %out_106 = fadd i32 %conv_out_18_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_106"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:256 %out_107 = fadd i32 %conv_out_19_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_107"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:269 %out_108 = fadd i32 %conv_out_20_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_108"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:282 %out_109 = fadd i32 %conv_out_21_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_109"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:295 %out_110 = fadd i32 %conv_out_22_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_110"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:308 %out_111 = fadd i32 %conv_out_23_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_111"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:321 %out_112 = fadd i32 %conv_out_24_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_112"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:334 %out_113 = fadd i32 %conv_out_25_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_113"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:347 %out_114 = fadd i32 %conv_out_26_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_114"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="183" st_id="5" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:9 %out = fadd i32 %conv_out_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:22 %out_89 = fadd i32 %conv_out_1_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_89"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:35 %out_90 = fadd i32 %conv_out_2_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_90"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:48 %out_91 = fadd i32 %conv_out_3_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_91"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:61 %out_92 = fadd i32 %conv_out_4_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_92"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:74 %out_93 = fadd i32 %conv_out_5_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_93"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:87 %out_94 = fadd i32 %conv_out_6_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_94"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:100 %out_95 = fadd i32 %conv_out_7_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_95"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:113 %out_96 = fadd i32 %conv_out_8_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_96"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:126 %out_97 = fadd i32 %conv_out_9_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_97"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:139 %out_98 = fadd i32 %conv_out_10_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_98"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:152 %out_99 = fadd i32 %conv_out_11_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_99"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:165 %out_100 = fadd i32 %conv_out_12_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_100"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:178 %out_101 = fadd i32 %conv_out_13_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_101"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:191 %out_102 = fadd i32 %conv_out_14_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_102"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:204 %out_103 = fadd i32 %conv_out_15_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_103"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:217 %out_104 = fadd i32 %conv_out_16_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_104"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:230 %out_105 = fadd i32 %conv_out_17_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_105"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:243 %out_106 = fadd i32 %conv_out_18_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_106"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:256 %out_107 = fadd i32 %conv_out_19_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_107"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:269 %out_108 = fadd i32 %conv_out_20_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_108"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:282 %out_109 = fadd i32 %conv_out_21_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_109"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:295 %out_110 = fadd i32 %conv_out_22_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_110"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:308 %out_111 = fadd i32 %conv_out_23_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_111"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:321 %out_112 = fadd i32 %conv_out_24_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_112"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:334 %out_113 = fadd i32 %conv_out_25_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_113"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:347 %out_114 = fadd i32 %conv_out_26_load, i32 %bias_conv2_load_read

]]></Node>
<StgValue><ssdm name="out_114"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="210" st_id="6" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:16 %tmp_247 = fcmp_ogt  i32 %out, i32 0

]]></Node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>

<operation id="211" st_id="6" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:29 %tmp_249 = fcmp_ogt  i32 %out_89, i32 0

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>

<operation id="212" st_id="6" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:42 %tmp_251 = fcmp_ogt  i32 %out_90, i32 0

]]></Node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>

<operation id="213" st_id="6" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:55 %tmp_253 = fcmp_ogt  i32 %out_91, i32 0

]]></Node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>

<operation id="214" st_id="6" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:68 %tmp_255 = fcmp_ogt  i32 %out_92, i32 0

]]></Node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>

<operation id="215" st_id="6" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:81 %tmp_257 = fcmp_ogt  i32 %out_93, i32 0

]]></Node>
<StgValue><ssdm name="tmp_257"/></StgValue>
</operation>

<operation id="216" st_id="6" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:94 %tmp_259 = fcmp_ogt  i32 %out_94, i32 0

]]></Node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>

<operation id="217" st_id="6" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:107 %tmp_261 = fcmp_ogt  i32 %out_95, i32 0

]]></Node>
<StgValue><ssdm name="tmp_261"/></StgValue>
</operation>

<operation id="218" st_id="6" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:120 %tmp_263 = fcmp_ogt  i32 %out_96, i32 0

]]></Node>
<StgValue><ssdm name="tmp_263"/></StgValue>
</operation>

<operation id="219" st_id="6" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:133 %tmp_265 = fcmp_ogt  i32 %out_97, i32 0

]]></Node>
<StgValue><ssdm name="tmp_265"/></StgValue>
</operation>

<operation id="220" st_id="6" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:146 %tmp_267 = fcmp_ogt  i32 %out_98, i32 0

]]></Node>
<StgValue><ssdm name="tmp_267"/></StgValue>
</operation>

<operation id="221" st_id="6" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:159 %tmp_269 = fcmp_ogt  i32 %out_99, i32 0

]]></Node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>

<operation id="222" st_id="6" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:172 %tmp_271 = fcmp_ogt  i32 %out_100, i32 0

]]></Node>
<StgValue><ssdm name="tmp_271"/></StgValue>
</operation>

<operation id="223" st_id="6" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:185 %tmp_273 = fcmp_ogt  i32 %out_101, i32 0

]]></Node>
<StgValue><ssdm name="tmp_273"/></StgValue>
</operation>

<operation id="224" st_id="6" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:198 %tmp_275 = fcmp_ogt  i32 %out_102, i32 0

]]></Node>
<StgValue><ssdm name="tmp_275"/></StgValue>
</operation>

<operation id="225" st_id="6" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:211 %tmp_277 = fcmp_ogt  i32 %out_103, i32 0

]]></Node>
<StgValue><ssdm name="tmp_277"/></StgValue>
</operation>

<operation id="226" st_id="6" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:224 %tmp_279 = fcmp_ogt  i32 %out_104, i32 0

]]></Node>
<StgValue><ssdm name="tmp_279"/></StgValue>
</operation>

<operation id="227" st_id="6" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:237 %tmp_281 = fcmp_ogt  i32 %out_105, i32 0

]]></Node>
<StgValue><ssdm name="tmp_281"/></StgValue>
</operation>

<operation id="228" st_id="6" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:250 %tmp_283 = fcmp_ogt  i32 %out_106, i32 0

]]></Node>
<StgValue><ssdm name="tmp_283"/></StgValue>
</operation>

<operation id="229" st_id="6" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:263 %tmp_285 = fcmp_ogt  i32 %out_107, i32 0

]]></Node>
<StgValue><ssdm name="tmp_285"/></StgValue>
</operation>

<operation id="230" st_id="6" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:276 %tmp_287 = fcmp_ogt  i32 %out_108, i32 0

]]></Node>
<StgValue><ssdm name="tmp_287"/></StgValue>
</operation>

<operation id="231" st_id="6" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:289 %tmp_289 = fcmp_ogt  i32 %out_109, i32 0

]]></Node>
<StgValue><ssdm name="tmp_289"/></StgValue>
</operation>

<operation id="232" st_id="6" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:302 %tmp_291 = fcmp_ogt  i32 %out_110, i32 0

]]></Node>
<StgValue><ssdm name="tmp_291"/></StgValue>
</operation>

<operation id="233" st_id="6" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:315 %tmp_293 = fcmp_ogt  i32 %out_111, i32 0

]]></Node>
<StgValue><ssdm name="tmp_293"/></StgValue>
</operation>

<operation id="234" st_id="6" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:328 %tmp_295 = fcmp_ogt  i32 %out_112, i32 0

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>

<operation id="235" st_id="6" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:341 %tmp_297 = fcmp_ogt  i32 %out_113, i32 0

]]></Node>
<StgValue><ssdm name="tmp_297"/></StgValue>
</operation>

<operation id="236" st_id="6" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:354 %tmp_299 = fcmp_ogt  i32 %out_114, i32 0

]]></Node>
<StgValue><ssdm name="tmp_299"/></StgValue>
</operation>

<operation id="541" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="0">
<![CDATA[
for.inc228.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="237" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="12" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:1 %zext_ln136_1 = zext i5 %i

]]></Node>
<StgValue><ssdm name="zext_ln136_1"/></StgValue>
</operation>

<operation id="238" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_138_6.split:2 %specpipeline_ln137 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_2

]]></Node>
<StgValue><ssdm name="specpipeline_ln137"/></StgValue>
</operation>

<operation id="239" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:3 %speclooptripcount_ln136 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 27, i64 27, i64 27

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln136"/></StgValue>
</operation>

<operation id="240" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_138_6.split:4 %specloopname_ln136 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln136"/></StgValue>
</operation>

<operation id="241" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_138_6.split:5 %add_ln140 = add i12 %zext_ln136_1, i12 %phi_mul296_read

]]></Node>
<StgValue><ssdm name="add_ln140"/></StgValue>
</operation>

<operation id="242" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_138_6.split:6 %zext_ln140 = zext i12 %add_ln140

]]></Node>
<StgValue><ssdm name="zext_ln140"/></StgValue>
</operation>

<operation id="243" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:10 %bitcast_ln143 = bitcast i32 %out

]]></Node>
<StgValue><ssdm name="bitcast_ln143"/></StgValue>
</operation>

<operation id="244" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:11 %tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="245" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="23" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:12 %trunc_ln143 = trunc i32 %bitcast_ln143

]]></Node>
<StgValue><ssdm name="trunc_ln143"/></StgValue>
</operation>

<operation id="246" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_138_6.split:13 %icmp_ln143 = icmp_ne  i8 %tmp_s, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln143"/></StgValue>
</operation>

<operation id="247" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
VITIS_LOOP_138_6.split:14 %icmp_ln143_26 = icmp_eq  i23 %trunc_ln143, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln143_26"/></StgValue>
</operation>

<operation id="248" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:15 %or_ln143 = or i1 %icmp_ln143_26, i1 %icmp_ln143

]]></Node>
<StgValue><ssdm name="or_ln143"/></StgValue>
</operation>

<operation id="249" st_id="7" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:16 %tmp_247 = fcmp_ogt  i32 %out, i32 0

]]></Node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>

<operation id="250" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:17 %and_ln143 = and i1 %or_ln143, i1 %tmp_247

]]></Node>
<StgValue><ssdm name="and_ln143"/></StgValue>
</operation>

<operation id="251" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:18 %out_img_0_addr = getelementptr i32 %out_img_0, i64 0, i64 %zext_ln140

]]></Node>
<StgValue><ssdm name="out_img_0_addr"/></StgValue>
</operation>

<operation id="252" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:19 %select_ln143 = select i1 %and_ln143, i32 %out, i32 0

]]></Node>
<StgValue><ssdm name="select_ln143"/></StgValue>
</operation>

<operation id="253" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:23 %bitcast_ln143_13 = bitcast i32 %out_89

]]></Node>
<StgValue><ssdm name="bitcast_ln143_13"/></StgValue>
</operation>

<operation id="254" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:24 %tmp_248 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143_13, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>

<operation id="255" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="23" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:25 %trunc_ln143_13 = trunc i32 %bitcast_ln143_13

]]></Node>
<StgValue><ssdm name="trunc_ln143_13"/></StgValue>
</operation>

<operation id="256" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_138_6.split:26 %icmp_ln143_27 = icmp_ne  i8 %tmp_248, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln143_27"/></StgValue>
</operation>

<operation id="257" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
VITIS_LOOP_138_6.split:27 %icmp_ln143_28 = icmp_eq  i23 %trunc_ln143_13, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln143_28"/></StgValue>
</operation>

<operation id="258" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:28 %or_ln143_13 = or i1 %icmp_ln143_28, i1 %icmp_ln143_27

]]></Node>
<StgValue><ssdm name="or_ln143_13"/></StgValue>
</operation>

<operation id="259" st_id="7" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:29 %tmp_249 = fcmp_ogt  i32 %out_89, i32 0

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>

<operation id="260" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:30 %and_ln143_13 = and i1 %or_ln143_13, i1 %tmp_249

]]></Node>
<StgValue><ssdm name="and_ln143_13"/></StgValue>
</operation>

<operation id="261" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:31 %out_img_1_addr = getelementptr i32 %out_img_1, i64 0, i64 %zext_ln140

]]></Node>
<StgValue><ssdm name="out_img_1_addr"/></StgValue>
</operation>

<operation id="262" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:32 %select_ln143_13 = select i1 %and_ln143_13, i32 %out_89, i32 0

]]></Node>
<StgValue><ssdm name="select_ln143_13"/></StgValue>
</operation>

<operation id="263" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:36 %bitcast_ln143_14 = bitcast i32 %out_90

]]></Node>
<StgValue><ssdm name="bitcast_ln143_14"/></StgValue>
</operation>

<operation id="264" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:37 %tmp_250 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143_14, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_250"/></StgValue>
</operation>

<operation id="265" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="23" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:38 %trunc_ln143_14 = trunc i32 %bitcast_ln143_14

]]></Node>
<StgValue><ssdm name="trunc_ln143_14"/></StgValue>
</operation>

<operation id="266" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_138_6.split:39 %icmp_ln143_29 = icmp_ne  i8 %tmp_250, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln143_29"/></StgValue>
</operation>

<operation id="267" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
VITIS_LOOP_138_6.split:40 %icmp_ln143_30 = icmp_eq  i23 %trunc_ln143_14, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln143_30"/></StgValue>
</operation>

<operation id="268" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:41 %or_ln143_14 = or i1 %icmp_ln143_30, i1 %icmp_ln143_29

]]></Node>
<StgValue><ssdm name="or_ln143_14"/></StgValue>
</operation>

<operation id="269" st_id="7" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:42 %tmp_251 = fcmp_ogt  i32 %out_90, i32 0

]]></Node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>

<operation id="270" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:43 %and_ln143_14 = and i1 %or_ln143_14, i1 %tmp_251

]]></Node>
<StgValue><ssdm name="and_ln143_14"/></StgValue>
</operation>

<operation id="271" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:44 %out_img_2_addr = getelementptr i32 %out_img_2, i64 0, i64 %zext_ln140

]]></Node>
<StgValue><ssdm name="out_img_2_addr"/></StgValue>
</operation>

<operation id="272" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:45 %select_ln143_14 = select i1 %and_ln143_14, i32 %out_90, i32 0

]]></Node>
<StgValue><ssdm name="select_ln143_14"/></StgValue>
</operation>

<operation id="273" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:49 %bitcast_ln143_15 = bitcast i32 %out_91

]]></Node>
<StgValue><ssdm name="bitcast_ln143_15"/></StgValue>
</operation>

<operation id="274" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:50 %tmp_252 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143_15, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_252"/></StgValue>
</operation>

<operation id="275" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="23" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:51 %trunc_ln143_15 = trunc i32 %bitcast_ln143_15

]]></Node>
<StgValue><ssdm name="trunc_ln143_15"/></StgValue>
</operation>

<operation id="276" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_138_6.split:52 %icmp_ln143_31 = icmp_ne  i8 %tmp_252, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln143_31"/></StgValue>
</operation>

<operation id="277" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
VITIS_LOOP_138_6.split:53 %icmp_ln143_32 = icmp_eq  i23 %trunc_ln143_15, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln143_32"/></StgValue>
</operation>

<operation id="278" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:54 %or_ln143_15 = or i1 %icmp_ln143_32, i1 %icmp_ln143_31

]]></Node>
<StgValue><ssdm name="or_ln143_15"/></StgValue>
</operation>

<operation id="279" st_id="7" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:55 %tmp_253 = fcmp_ogt  i32 %out_91, i32 0

]]></Node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>

<operation id="280" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:56 %and_ln143_15 = and i1 %or_ln143_15, i1 %tmp_253

]]></Node>
<StgValue><ssdm name="and_ln143_15"/></StgValue>
</operation>

<operation id="281" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:57 %out_img_3_addr = getelementptr i32 %out_img_3, i64 0, i64 %zext_ln140

]]></Node>
<StgValue><ssdm name="out_img_3_addr"/></StgValue>
</operation>

<operation id="282" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:58 %select_ln143_15 = select i1 %and_ln143_15, i32 %out_91, i32 0

]]></Node>
<StgValue><ssdm name="select_ln143_15"/></StgValue>
</operation>

<operation id="283" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:62 %bitcast_ln143_16 = bitcast i32 %out_92

]]></Node>
<StgValue><ssdm name="bitcast_ln143_16"/></StgValue>
</operation>

<operation id="284" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:63 %tmp_254 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143_16, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>

<operation id="285" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="23" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:64 %trunc_ln143_16 = trunc i32 %bitcast_ln143_16

]]></Node>
<StgValue><ssdm name="trunc_ln143_16"/></StgValue>
</operation>

<operation id="286" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_138_6.split:65 %icmp_ln143_33 = icmp_ne  i8 %tmp_254, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln143_33"/></StgValue>
</operation>

<operation id="287" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
VITIS_LOOP_138_6.split:66 %icmp_ln143_34 = icmp_eq  i23 %trunc_ln143_16, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln143_34"/></StgValue>
</operation>

<operation id="288" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:67 %or_ln143_16 = or i1 %icmp_ln143_34, i1 %icmp_ln143_33

]]></Node>
<StgValue><ssdm name="or_ln143_16"/></StgValue>
</operation>

<operation id="289" st_id="7" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:68 %tmp_255 = fcmp_ogt  i32 %out_92, i32 0

]]></Node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>

<operation id="290" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:69 %and_ln143_16 = and i1 %or_ln143_16, i1 %tmp_255

]]></Node>
<StgValue><ssdm name="and_ln143_16"/></StgValue>
</operation>

<operation id="291" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:70 %out_img_4_addr = getelementptr i32 %out_img_4, i64 0, i64 %zext_ln140

]]></Node>
<StgValue><ssdm name="out_img_4_addr"/></StgValue>
</operation>

<operation id="292" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:71 %select_ln143_16 = select i1 %and_ln143_16, i32 %out_92, i32 0

]]></Node>
<StgValue><ssdm name="select_ln143_16"/></StgValue>
</operation>

<operation id="293" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:75 %bitcast_ln143_17 = bitcast i32 %out_93

]]></Node>
<StgValue><ssdm name="bitcast_ln143_17"/></StgValue>
</operation>

<operation id="294" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:76 %tmp_256 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143_17, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_256"/></StgValue>
</operation>

<operation id="295" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="23" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:77 %trunc_ln143_17 = trunc i32 %bitcast_ln143_17

]]></Node>
<StgValue><ssdm name="trunc_ln143_17"/></StgValue>
</operation>

<operation id="296" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_138_6.split:78 %icmp_ln143_35 = icmp_ne  i8 %tmp_256, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln143_35"/></StgValue>
</operation>

<operation id="297" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
VITIS_LOOP_138_6.split:79 %icmp_ln143_36 = icmp_eq  i23 %trunc_ln143_17, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln143_36"/></StgValue>
</operation>

<operation id="298" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:80 %or_ln143_17 = or i1 %icmp_ln143_36, i1 %icmp_ln143_35

]]></Node>
<StgValue><ssdm name="or_ln143_17"/></StgValue>
</operation>

<operation id="299" st_id="7" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:81 %tmp_257 = fcmp_ogt  i32 %out_93, i32 0

]]></Node>
<StgValue><ssdm name="tmp_257"/></StgValue>
</operation>

<operation id="300" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:82 %and_ln143_17 = and i1 %or_ln143_17, i1 %tmp_257

]]></Node>
<StgValue><ssdm name="and_ln143_17"/></StgValue>
</operation>

<operation id="301" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:83 %out_img_5_addr = getelementptr i32 %out_img_5, i64 0, i64 %zext_ln140

]]></Node>
<StgValue><ssdm name="out_img_5_addr"/></StgValue>
</operation>

<operation id="302" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:84 %select_ln143_17 = select i1 %and_ln143_17, i32 %out_93, i32 0

]]></Node>
<StgValue><ssdm name="select_ln143_17"/></StgValue>
</operation>

<operation id="303" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:88 %bitcast_ln143_18 = bitcast i32 %out_94

]]></Node>
<StgValue><ssdm name="bitcast_ln143_18"/></StgValue>
</operation>

<operation id="304" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:89 %tmp_258 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143_18, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_258"/></StgValue>
</operation>

<operation id="305" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="23" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:90 %trunc_ln143_18 = trunc i32 %bitcast_ln143_18

]]></Node>
<StgValue><ssdm name="trunc_ln143_18"/></StgValue>
</operation>

<operation id="306" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_138_6.split:91 %icmp_ln143_37 = icmp_ne  i8 %tmp_258, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln143_37"/></StgValue>
</operation>

<operation id="307" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
VITIS_LOOP_138_6.split:92 %icmp_ln143_38 = icmp_eq  i23 %trunc_ln143_18, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln143_38"/></StgValue>
</operation>

<operation id="308" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:93 %or_ln143_18 = or i1 %icmp_ln143_38, i1 %icmp_ln143_37

]]></Node>
<StgValue><ssdm name="or_ln143_18"/></StgValue>
</operation>

<operation id="309" st_id="7" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:94 %tmp_259 = fcmp_ogt  i32 %out_94, i32 0

]]></Node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>

<operation id="310" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:95 %and_ln143_18 = and i1 %or_ln143_18, i1 %tmp_259

]]></Node>
<StgValue><ssdm name="and_ln143_18"/></StgValue>
</operation>

<operation id="311" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:96 %out_img_6_addr = getelementptr i32 %out_img_6, i64 0, i64 %zext_ln140

]]></Node>
<StgValue><ssdm name="out_img_6_addr"/></StgValue>
</operation>

<operation id="312" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:97 %select_ln143_18 = select i1 %and_ln143_18, i32 %out_94, i32 0

]]></Node>
<StgValue><ssdm name="select_ln143_18"/></StgValue>
</operation>

<operation id="313" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:101 %bitcast_ln143_19 = bitcast i32 %out_95

]]></Node>
<StgValue><ssdm name="bitcast_ln143_19"/></StgValue>
</operation>

<operation id="314" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:102 %tmp_260 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143_19, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>

<operation id="315" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="23" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:103 %trunc_ln143_19 = trunc i32 %bitcast_ln143_19

]]></Node>
<StgValue><ssdm name="trunc_ln143_19"/></StgValue>
</operation>

<operation id="316" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_138_6.split:104 %icmp_ln143_39 = icmp_ne  i8 %tmp_260, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln143_39"/></StgValue>
</operation>

<operation id="317" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
VITIS_LOOP_138_6.split:105 %icmp_ln143_40 = icmp_eq  i23 %trunc_ln143_19, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln143_40"/></StgValue>
</operation>

<operation id="318" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:106 %or_ln143_19 = or i1 %icmp_ln143_40, i1 %icmp_ln143_39

]]></Node>
<StgValue><ssdm name="or_ln143_19"/></StgValue>
</operation>

<operation id="319" st_id="7" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:107 %tmp_261 = fcmp_ogt  i32 %out_95, i32 0

]]></Node>
<StgValue><ssdm name="tmp_261"/></StgValue>
</operation>

<operation id="320" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:108 %and_ln143_19 = and i1 %or_ln143_19, i1 %tmp_261

]]></Node>
<StgValue><ssdm name="and_ln143_19"/></StgValue>
</operation>

<operation id="321" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:109 %out_img_7_addr = getelementptr i32 %out_img_7, i64 0, i64 %zext_ln140

]]></Node>
<StgValue><ssdm name="out_img_7_addr"/></StgValue>
</operation>

<operation id="322" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:110 %select_ln143_19 = select i1 %and_ln143_19, i32 %out_95, i32 0

]]></Node>
<StgValue><ssdm name="select_ln143_19"/></StgValue>
</operation>

<operation id="323" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:114 %bitcast_ln143_20 = bitcast i32 %out_96

]]></Node>
<StgValue><ssdm name="bitcast_ln143_20"/></StgValue>
</operation>

<operation id="324" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:115 %tmp_262 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143_20, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_262"/></StgValue>
</operation>

<operation id="325" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="23" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:116 %trunc_ln143_20 = trunc i32 %bitcast_ln143_20

]]></Node>
<StgValue><ssdm name="trunc_ln143_20"/></StgValue>
</operation>

<operation id="326" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_138_6.split:117 %icmp_ln143_41 = icmp_ne  i8 %tmp_262, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln143_41"/></StgValue>
</operation>

<operation id="327" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
VITIS_LOOP_138_6.split:118 %icmp_ln143_42 = icmp_eq  i23 %trunc_ln143_20, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln143_42"/></StgValue>
</operation>

<operation id="328" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:119 %or_ln143_20 = or i1 %icmp_ln143_42, i1 %icmp_ln143_41

]]></Node>
<StgValue><ssdm name="or_ln143_20"/></StgValue>
</operation>

<operation id="329" st_id="7" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:120 %tmp_263 = fcmp_ogt  i32 %out_96, i32 0

]]></Node>
<StgValue><ssdm name="tmp_263"/></StgValue>
</operation>

<operation id="330" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:121 %and_ln143_20 = and i1 %or_ln143_20, i1 %tmp_263

]]></Node>
<StgValue><ssdm name="and_ln143_20"/></StgValue>
</operation>

<operation id="331" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:122 %out_img_8_addr = getelementptr i32 %out_img_8, i64 0, i64 %zext_ln140

]]></Node>
<StgValue><ssdm name="out_img_8_addr"/></StgValue>
</operation>

<operation id="332" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:123 %select_ln143_20 = select i1 %and_ln143_20, i32 %out_96, i32 0

]]></Node>
<StgValue><ssdm name="select_ln143_20"/></StgValue>
</operation>

<operation id="333" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:127 %bitcast_ln143_21 = bitcast i32 %out_97

]]></Node>
<StgValue><ssdm name="bitcast_ln143_21"/></StgValue>
</operation>

<operation id="334" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:128 %tmp_264 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143_21, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_264"/></StgValue>
</operation>

<operation id="335" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="23" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:129 %trunc_ln143_21 = trunc i32 %bitcast_ln143_21

]]></Node>
<StgValue><ssdm name="trunc_ln143_21"/></StgValue>
</operation>

<operation id="336" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_138_6.split:130 %icmp_ln143_43 = icmp_ne  i8 %tmp_264, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln143_43"/></StgValue>
</operation>

<operation id="337" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
VITIS_LOOP_138_6.split:131 %icmp_ln143_44 = icmp_eq  i23 %trunc_ln143_21, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln143_44"/></StgValue>
</operation>

<operation id="338" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:132 %or_ln143_21 = or i1 %icmp_ln143_44, i1 %icmp_ln143_43

]]></Node>
<StgValue><ssdm name="or_ln143_21"/></StgValue>
</operation>

<operation id="339" st_id="7" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:133 %tmp_265 = fcmp_ogt  i32 %out_97, i32 0

]]></Node>
<StgValue><ssdm name="tmp_265"/></StgValue>
</operation>

<operation id="340" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:134 %and_ln143_21 = and i1 %or_ln143_21, i1 %tmp_265

]]></Node>
<StgValue><ssdm name="and_ln143_21"/></StgValue>
</operation>

<operation id="341" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:135 %out_img_9_addr = getelementptr i32 %out_img_9, i64 0, i64 %zext_ln140

]]></Node>
<StgValue><ssdm name="out_img_9_addr"/></StgValue>
</operation>

<operation id="342" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:136 %select_ln143_21 = select i1 %and_ln143_21, i32 %out_97, i32 0

]]></Node>
<StgValue><ssdm name="select_ln143_21"/></StgValue>
</operation>

<operation id="343" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:140 %bitcast_ln143_22 = bitcast i32 %out_98

]]></Node>
<StgValue><ssdm name="bitcast_ln143_22"/></StgValue>
</operation>

<operation id="344" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:141 %tmp_266 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143_22, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_266"/></StgValue>
</operation>

<operation id="345" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="23" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:142 %trunc_ln143_22 = trunc i32 %bitcast_ln143_22

]]></Node>
<StgValue><ssdm name="trunc_ln143_22"/></StgValue>
</operation>

<operation id="346" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_138_6.split:143 %icmp_ln143_45 = icmp_ne  i8 %tmp_266, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln143_45"/></StgValue>
</operation>

<operation id="347" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
VITIS_LOOP_138_6.split:144 %icmp_ln143_46 = icmp_eq  i23 %trunc_ln143_22, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln143_46"/></StgValue>
</operation>

<operation id="348" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:145 %or_ln143_22 = or i1 %icmp_ln143_46, i1 %icmp_ln143_45

]]></Node>
<StgValue><ssdm name="or_ln143_22"/></StgValue>
</operation>

<operation id="349" st_id="7" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:146 %tmp_267 = fcmp_ogt  i32 %out_98, i32 0

]]></Node>
<StgValue><ssdm name="tmp_267"/></StgValue>
</operation>

<operation id="350" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:147 %and_ln143_22 = and i1 %or_ln143_22, i1 %tmp_267

]]></Node>
<StgValue><ssdm name="and_ln143_22"/></StgValue>
</operation>

<operation id="351" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:148 %out_img_10_addr = getelementptr i32 %out_img_10, i64 0, i64 %zext_ln140

]]></Node>
<StgValue><ssdm name="out_img_10_addr"/></StgValue>
</operation>

<operation id="352" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:149 %select_ln143_22 = select i1 %and_ln143_22, i32 %out_98, i32 0

]]></Node>
<StgValue><ssdm name="select_ln143_22"/></StgValue>
</operation>

<operation id="353" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:153 %bitcast_ln143_23 = bitcast i32 %out_99

]]></Node>
<StgValue><ssdm name="bitcast_ln143_23"/></StgValue>
</operation>

<operation id="354" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:154 %tmp_268 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143_23, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_268"/></StgValue>
</operation>

<operation id="355" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="23" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:155 %trunc_ln143_23 = trunc i32 %bitcast_ln143_23

]]></Node>
<StgValue><ssdm name="trunc_ln143_23"/></StgValue>
</operation>

<operation id="356" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_138_6.split:156 %icmp_ln143_47 = icmp_ne  i8 %tmp_268, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln143_47"/></StgValue>
</operation>

<operation id="357" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
VITIS_LOOP_138_6.split:157 %icmp_ln143_48 = icmp_eq  i23 %trunc_ln143_23, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln143_48"/></StgValue>
</operation>

<operation id="358" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:158 %or_ln143_23 = or i1 %icmp_ln143_48, i1 %icmp_ln143_47

]]></Node>
<StgValue><ssdm name="or_ln143_23"/></StgValue>
</operation>

<operation id="359" st_id="7" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:159 %tmp_269 = fcmp_ogt  i32 %out_99, i32 0

]]></Node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>

<operation id="360" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:160 %and_ln143_23 = and i1 %or_ln143_23, i1 %tmp_269

]]></Node>
<StgValue><ssdm name="and_ln143_23"/></StgValue>
</operation>

<operation id="361" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:161 %out_img_11_addr = getelementptr i32 %out_img_11, i64 0, i64 %zext_ln140

]]></Node>
<StgValue><ssdm name="out_img_11_addr"/></StgValue>
</operation>

<operation id="362" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:162 %select_ln143_23 = select i1 %and_ln143_23, i32 %out_99, i32 0

]]></Node>
<StgValue><ssdm name="select_ln143_23"/></StgValue>
</operation>

<operation id="363" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:166 %bitcast_ln143_24 = bitcast i32 %out_100

]]></Node>
<StgValue><ssdm name="bitcast_ln143_24"/></StgValue>
</operation>

<operation id="364" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:167 %tmp_270 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143_24, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_270"/></StgValue>
</operation>

<operation id="365" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="23" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:168 %trunc_ln143_24 = trunc i32 %bitcast_ln143_24

]]></Node>
<StgValue><ssdm name="trunc_ln143_24"/></StgValue>
</operation>

<operation id="366" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_138_6.split:169 %icmp_ln143_49 = icmp_ne  i8 %tmp_270, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln143_49"/></StgValue>
</operation>

<operation id="367" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
VITIS_LOOP_138_6.split:170 %icmp_ln143_50 = icmp_eq  i23 %trunc_ln143_24, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln143_50"/></StgValue>
</operation>

<operation id="368" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:171 %or_ln143_24 = or i1 %icmp_ln143_50, i1 %icmp_ln143_49

]]></Node>
<StgValue><ssdm name="or_ln143_24"/></StgValue>
</operation>

<operation id="369" st_id="7" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:172 %tmp_271 = fcmp_ogt  i32 %out_100, i32 0

]]></Node>
<StgValue><ssdm name="tmp_271"/></StgValue>
</operation>

<operation id="370" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:173 %and_ln143_24 = and i1 %or_ln143_24, i1 %tmp_271

]]></Node>
<StgValue><ssdm name="and_ln143_24"/></StgValue>
</operation>

<operation id="371" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:174 %out_img_12_addr = getelementptr i32 %out_img_12, i64 0, i64 %zext_ln140

]]></Node>
<StgValue><ssdm name="out_img_12_addr"/></StgValue>
</operation>

<operation id="372" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:175 %select_ln143_24 = select i1 %and_ln143_24, i32 %out_100, i32 0

]]></Node>
<StgValue><ssdm name="select_ln143_24"/></StgValue>
</operation>

<operation id="373" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:179 %bitcast_ln143_25 = bitcast i32 %out_101

]]></Node>
<StgValue><ssdm name="bitcast_ln143_25"/></StgValue>
</operation>

<operation id="374" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:180 %tmp_272 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143_25, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_272"/></StgValue>
</operation>

<operation id="375" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="23" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:181 %trunc_ln143_25 = trunc i32 %bitcast_ln143_25

]]></Node>
<StgValue><ssdm name="trunc_ln143_25"/></StgValue>
</operation>

<operation id="376" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_138_6.split:182 %icmp_ln143_51 = icmp_ne  i8 %tmp_272, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln143_51"/></StgValue>
</operation>

<operation id="377" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
VITIS_LOOP_138_6.split:183 %icmp_ln143_52 = icmp_eq  i23 %trunc_ln143_25, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln143_52"/></StgValue>
</operation>

<operation id="378" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:184 %or_ln143_25 = or i1 %icmp_ln143_52, i1 %icmp_ln143_51

]]></Node>
<StgValue><ssdm name="or_ln143_25"/></StgValue>
</operation>

<operation id="379" st_id="7" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:185 %tmp_273 = fcmp_ogt  i32 %out_101, i32 0

]]></Node>
<StgValue><ssdm name="tmp_273"/></StgValue>
</operation>

<operation id="380" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:186 %and_ln143_25 = and i1 %or_ln143_25, i1 %tmp_273

]]></Node>
<StgValue><ssdm name="and_ln143_25"/></StgValue>
</operation>

<operation id="381" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:187 %out_img_13_addr = getelementptr i32 %out_img_13, i64 0, i64 %zext_ln140

]]></Node>
<StgValue><ssdm name="out_img_13_addr"/></StgValue>
</operation>

<operation id="382" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:188 %select_ln143_25 = select i1 %and_ln143_25, i32 %out_101, i32 0

]]></Node>
<StgValue><ssdm name="select_ln143_25"/></StgValue>
</operation>

<operation id="383" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:192 %bitcast_ln143_26 = bitcast i32 %out_102

]]></Node>
<StgValue><ssdm name="bitcast_ln143_26"/></StgValue>
</operation>

<operation id="384" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:193 %tmp_274 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143_26, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_274"/></StgValue>
</operation>

<operation id="385" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="23" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:194 %trunc_ln143_26 = trunc i32 %bitcast_ln143_26

]]></Node>
<StgValue><ssdm name="trunc_ln143_26"/></StgValue>
</operation>

<operation id="386" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_138_6.split:195 %icmp_ln143_53 = icmp_ne  i8 %tmp_274, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln143_53"/></StgValue>
</operation>

<operation id="387" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
VITIS_LOOP_138_6.split:196 %icmp_ln143_54 = icmp_eq  i23 %trunc_ln143_26, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln143_54"/></StgValue>
</operation>

<operation id="388" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:197 %or_ln143_26 = or i1 %icmp_ln143_54, i1 %icmp_ln143_53

]]></Node>
<StgValue><ssdm name="or_ln143_26"/></StgValue>
</operation>

<operation id="389" st_id="7" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:198 %tmp_275 = fcmp_ogt  i32 %out_102, i32 0

]]></Node>
<StgValue><ssdm name="tmp_275"/></StgValue>
</operation>

<operation id="390" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:199 %and_ln143_26 = and i1 %or_ln143_26, i1 %tmp_275

]]></Node>
<StgValue><ssdm name="and_ln143_26"/></StgValue>
</operation>

<operation id="391" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:200 %out_img_14_addr = getelementptr i32 %out_img_14, i64 0, i64 %zext_ln140

]]></Node>
<StgValue><ssdm name="out_img_14_addr"/></StgValue>
</operation>

<operation id="392" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:201 %select_ln143_26 = select i1 %and_ln143_26, i32 %out_102, i32 0

]]></Node>
<StgValue><ssdm name="select_ln143_26"/></StgValue>
</operation>

<operation id="393" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:205 %bitcast_ln143_27 = bitcast i32 %out_103

]]></Node>
<StgValue><ssdm name="bitcast_ln143_27"/></StgValue>
</operation>

<operation id="394" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:206 %tmp_276 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143_27, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_276"/></StgValue>
</operation>

<operation id="395" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="23" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:207 %trunc_ln143_27 = trunc i32 %bitcast_ln143_27

]]></Node>
<StgValue><ssdm name="trunc_ln143_27"/></StgValue>
</operation>

<operation id="396" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_138_6.split:208 %icmp_ln143_55 = icmp_ne  i8 %tmp_276, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln143_55"/></StgValue>
</operation>

<operation id="397" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
VITIS_LOOP_138_6.split:209 %icmp_ln143_56 = icmp_eq  i23 %trunc_ln143_27, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln143_56"/></StgValue>
</operation>

<operation id="398" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:210 %or_ln143_27 = or i1 %icmp_ln143_56, i1 %icmp_ln143_55

]]></Node>
<StgValue><ssdm name="or_ln143_27"/></StgValue>
</operation>

<operation id="399" st_id="7" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:211 %tmp_277 = fcmp_ogt  i32 %out_103, i32 0

]]></Node>
<StgValue><ssdm name="tmp_277"/></StgValue>
</operation>

<operation id="400" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:212 %and_ln143_27 = and i1 %or_ln143_27, i1 %tmp_277

]]></Node>
<StgValue><ssdm name="and_ln143_27"/></StgValue>
</operation>

<operation id="401" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:213 %out_img_15_addr = getelementptr i32 %out_img_15, i64 0, i64 %zext_ln140

]]></Node>
<StgValue><ssdm name="out_img_15_addr"/></StgValue>
</operation>

<operation id="402" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:214 %select_ln143_27 = select i1 %and_ln143_27, i32 %out_103, i32 0

]]></Node>
<StgValue><ssdm name="select_ln143_27"/></StgValue>
</operation>

<operation id="403" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:218 %bitcast_ln143_28 = bitcast i32 %out_104

]]></Node>
<StgValue><ssdm name="bitcast_ln143_28"/></StgValue>
</operation>

<operation id="404" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:219 %tmp_278 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143_28, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>

<operation id="405" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="23" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:220 %trunc_ln143_28 = trunc i32 %bitcast_ln143_28

]]></Node>
<StgValue><ssdm name="trunc_ln143_28"/></StgValue>
</operation>

<operation id="406" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_138_6.split:221 %icmp_ln143_57 = icmp_ne  i8 %tmp_278, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln143_57"/></StgValue>
</operation>

<operation id="407" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
VITIS_LOOP_138_6.split:222 %icmp_ln143_58 = icmp_eq  i23 %trunc_ln143_28, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln143_58"/></StgValue>
</operation>

<operation id="408" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:223 %or_ln143_28 = or i1 %icmp_ln143_58, i1 %icmp_ln143_57

]]></Node>
<StgValue><ssdm name="or_ln143_28"/></StgValue>
</operation>

<operation id="409" st_id="7" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:224 %tmp_279 = fcmp_ogt  i32 %out_104, i32 0

]]></Node>
<StgValue><ssdm name="tmp_279"/></StgValue>
</operation>

<operation id="410" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:225 %and_ln143_28 = and i1 %or_ln143_28, i1 %tmp_279

]]></Node>
<StgValue><ssdm name="and_ln143_28"/></StgValue>
</operation>

<operation id="411" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:226 %out_img_16_addr = getelementptr i32 %out_img_16, i64 0, i64 %zext_ln140

]]></Node>
<StgValue><ssdm name="out_img_16_addr"/></StgValue>
</operation>

<operation id="412" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:227 %select_ln143_28 = select i1 %and_ln143_28, i32 %out_104, i32 0

]]></Node>
<StgValue><ssdm name="select_ln143_28"/></StgValue>
</operation>

<operation id="413" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:231 %bitcast_ln143_29 = bitcast i32 %out_105

]]></Node>
<StgValue><ssdm name="bitcast_ln143_29"/></StgValue>
</operation>

<operation id="414" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:232 %tmp_280 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143_29, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_280"/></StgValue>
</operation>

<operation id="415" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="23" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:233 %trunc_ln143_29 = trunc i32 %bitcast_ln143_29

]]></Node>
<StgValue><ssdm name="trunc_ln143_29"/></StgValue>
</operation>

<operation id="416" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_138_6.split:234 %icmp_ln143_59 = icmp_ne  i8 %tmp_280, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln143_59"/></StgValue>
</operation>

<operation id="417" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
VITIS_LOOP_138_6.split:235 %icmp_ln143_60 = icmp_eq  i23 %trunc_ln143_29, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln143_60"/></StgValue>
</operation>

<operation id="418" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:236 %or_ln143_29 = or i1 %icmp_ln143_60, i1 %icmp_ln143_59

]]></Node>
<StgValue><ssdm name="or_ln143_29"/></StgValue>
</operation>

<operation id="419" st_id="7" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:237 %tmp_281 = fcmp_ogt  i32 %out_105, i32 0

]]></Node>
<StgValue><ssdm name="tmp_281"/></StgValue>
</operation>

<operation id="420" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:238 %and_ln143_29 = and i1 %or_ln143_29, i1 %tmp_281

]]></Node>
<StgValue><ssdm name="and_ln143_29"/></StgValue>
</operation>

<operation id="421" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:239 %out_img_17_addr = getelementptr i32 %out_img_17, i64 0, i64 %zext_ln140

]]></Node>
<StgValue><ssdm name="out_img_17_addr"/></StgValue>
</operation>

<operation id="422" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:240 %select_ln143_29 = select i1 %and_ln143_29, i32 %out_105, i32 0

]]></Node>
<StgValue><ssdm name="select_ln143_29"/></StgValue>
</operation>

<operation id="423" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:244 %bitcast_ln143_30 = bitcast i32 %out_106

]]></Node>
<StgValue><ssdm name="bitcast_ln143_30"/></StgValue>
</operation>

<operation id="424" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:245 %tmp_282 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143_30, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_282"/></StgValue>
</operation>

<operation id="425" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="23" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:246 %trunc_ln143_30 = trunc i32 %bitcast_ln143_30

]]></Node>
<StgValue><ssdm name="trunc_ln143_30"/></StgValue>
</operation>

<operation id="426" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_138_6.split:247 %icmp_ln143_61 = icmp_ne  i8 %tmp_282, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln143_61"/></StgValue>
</operation>

<operation id="427" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
VITIS_LOOP_138_6.split:248 %icmp_ln143_62 = icmp_eq  i23 %trunc_ln143_30, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln143_62"/></StgValue>
</operation>

<operation id="428" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:249 %or_ln143_30 = or i1 %icmp_ln143_62, i1 %icmp_ln143_61

]]></Node>
<StgValue><ssdm name="or_ln143_30"/></StgValue>
</operation>

<operation id="429" st_id="7" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:250 %tmp_283 = fcmp_ogt  i32 %out_106, i32 0

]]></Node>
<StgValue><ssdm name="tmp_283"/></StgValue>
</operation>

<operation id="430" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:251 %and_ln143_30 = and i1 %or_ln143_30, i1 %tmp_283

]]></Node>
<StgValue><ssdm name="and_ln143_30"/></StgValue>
</operation>

<operation id="431" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:252 %out_img_18_addr = getelementptr i32 %out_img_18, i64 0, i64 %zext_ln140

]]></Node>
<StgValue><ssdm name="out_img_18_addr"/></StgValue>
</operation>

<operation id="432" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:253 %select_ln143_30 = select i1 %and_ln143_30, i32 %out_106, i32 0

]]></Node>
<StgValue><ssdm name="select_ln143_30"/></StgValue>
</operation>

<operation id="433" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:257 %bitcast_ln143_31 = bitcast i32 %out_107

]]></Node>
<StgValue><ssdm name="bitcast_ln143_31"/></StgValue>
</operation>

<operation id="434" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:258 %tmp_284 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143_31, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_284"/></StgValue>
</operation>

<operation id="435" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="23" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:259 %trunc_ln143_31 = trunc i32 %bitcast_ln143_31

]]></Node>
<StgValue><ssdm name="trunc_ln143_31"/></StgValue>
</operation>

<operation id="436" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_138_6.split:260 %icmp_ln143_63 = icmp_ne  i8 %tmp_284, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln143_63"/></StgValue>
</operation>

<operation id="437" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
VITIS_LOOP_138_6.split:261 %icmp_ln143_64 = icmp_eq  i23 %trunc_ln143_31, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln143_64"/></StgValue>
</operation>

<operation id="438" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:262 %or_ln143_31 = or i1 %icmp_ln143_64, i1 %icmp_ln143_63

]]></Node>
<StgValue><ssdm name="or_ln143_31"/></StgValue>
</operation>

<operation id="439" st_id="7" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:263 %tmp_285 = fcmp_ogt  i32 %out_107, i32 0

]]></Node>
<StgValue><ssdm name="tmp_285"/></StgValue>
</operation>

<operation id="440" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:264 %and_ln143_31 = and i1 %or_ln143_31, i1 %tmp_285

]]></Node>
<StgValue><ssdm name="and_ln143_31"/></StgValue>
</operation>

<operation id="441" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:265 %out_img_19_addr = getelementptr i32 %out_img_19, i64 0, i64 %zext_ln140

]]></Node>
<StgValue><ssdm name="out_img_19_addr"/></StgValue>
</operation>

<operation id="442" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:266 %select_ln143_31 = select i1 %and_ln143_31, i32 %out_107, i32 0

]]></Node>
<StgValue><ssdm name="select_ln143_31"/></StgValue>
</operation>

<operation id="443" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:270 %bitcast_ln143_32 = bitcast i32 %out_108

]]></Node>
<StgValue><ssdm name="bitcast_ln143_32"/></StgValue>
</operation>

<operation id="444" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:271 %tmp_286 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143_32, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_286"/></StgValue>
</operation>

<operation id="445" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="23" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:272 %trunc_ln143_32 = trunc i32 %bitcast_ln143_32

]]></Node>
<StgValue><ssdm name="trunc_ln143_32"/></StgValue>
</operation>

<operation id="446" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_138_6.split:273 %icmp_ln143_65 = icmp_ne  i8 %tmp_286, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln143_65"/></StgValue>
</operation>

<operation id="447" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
VITIS_LOOP_138_6.split:274 %icmp_ln143_66 = icmp_eq  i23 %trunc_ln143_32, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln143_66"/></StgValue>
</operation>

<operation id="448" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:275 %or_ln143_32 = or i1 %icmp_ln143_66, i1 %icmp_ln143_65

]]></Node>
<StgValue><ssdm name="or_ln143_32"/></StgValue>
</operation>

<operation id="449" st_id="7" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:276 %tmp_287 = fcmp_ogt  i32 %out_108, i32 0

]]></Node>
<StgValue><ssdm name="tmp_287"/></StgValue>
</operation>

<operation id="450" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:277 %and_ln143_32 = and i1 %or_ln143_32, i1 %tmp_287

]]></Node>
<StgValue><ssdm name="and_ln143_32"/></StgValue>
</operation>

<operation id="451" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:278 %out_img_20_addr = getelementptr i32 %out_img_20, i64 0, i64 %zext_ln140

]]></Node>
<StgValue><ssdm name="out_img_20_addr"/></StgValue>
</operation>

<operation id="452" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:279 %select_ln143_32 = select i1 %and_ln143_32, i32 %out_108, i32 0

]]></Node>
<StgValue><ssdm name="select_ln143_32"/></StgValue>
</operation>

<operation id="453" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:283 %bitcast_ln143_33 = bitcast i32 %out_109

]]></Node>
<StgValue><ssdm name="bitcast_ln143_33"/></StgValue>
</operation>

<operation id="454" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:284 %tmp_288 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143_33, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_288"/></StgValue>
</operation>

<operation id="455" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="23" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:285 %trunc_ln143_33 = trunc i32 %bitcast_ln143_33

]]></Node>
<StgValue><ssdm name="trunc_ln143_33"/></StgValue>
</operation>

<operation id="456" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_138_6.split:286 %icmp_ln143_67 = icmp_ne  i8 %tmp_288, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln143_67"/></StgValue>
</operation>

<operation id="457" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
VITIS_LOOP_138_6.split:287 %icmp_ln143_68 = icmp_eq  i23 %trunc_ln143_33, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln143_68"/></StgValue>
</operation>

<operation id="458" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:288 %or_ln143_33 = or i1 %icmp_ln143_68, i1 %icmp_ln143_67

]]></Node>
<StgValue><ssdm name="or_ln143_33"/></StgValue>
</operation>

<operation id="459" st_id="7" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:289 %tmp_289 = fcmp_ogt  i32 %out_109, i32 0

]]></Node>
<StgValue><ssdm name="tmp_289"/></StgValue>
</operation>

<operation id="460" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:290 %and_ln143_33 = and i1 %or_ln143_33, i1 %tmp_289

]]></Node>
<StgValue><ssdm name="and_ln143_33"/></StgValue>
</operation>

<operation id="461" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:291 %out_img_21_addr = getelementptr i32 %out_img_21, i64 0, i64 %zext_ln140

]]></Node>
<StgValue><ssdm name="out_img_21_addr"/></StgValue>
</operation>

<operation id="462" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:292 %select_ln143_33 = select i1 %and_ln143_33, i32 %out_109, i32 0

]]></Node>
<StgValue><ssdm name="select_ln143_33"/></StgValue>
</operation>

<operation id="463" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:296 %bitcast_ln143_34 = bitcast i32 %out_110

]]></Node>
<StgValue><ssdm name="bitcast_ln143_34"/></StgValue>
</operation>

<operation id="464" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:297 %tmp_290 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143_34, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_290"/></StgValue>
</operation>

<operation id="465" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="23" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:298 %trunc_ln143_34 = trunc i32 %bitcast_ln143_34

]]></Node>
<StgValue><ssdm name="trunc_ln143_34"/></StgValue>
</operation>

<operation id="466" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_138_6.split:299 %icmp_ln143_69 = icmp_ne  i8 %tmp_290, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln143_69"/></StgValue>
</operation>

<operation id="467" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
VITIS_LOOP_138_6.split:300 %icmp_ln143_70 = icmp_eq  i23 %trunc_ln143_34, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln143_70"/></StgValue>
</operation>

<operation id="468" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:301 %or_ln143_34 = or i1 %icmp_ln143_70, i1 %icmp_ln143_69

]]></Node>
<StgValue><ssdm name="or_ln143_34"/></StgValue>
</operation>

<operation id="469" st_id="7" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:302 %tmp_291 = fcmp_ogt  i32 %out_110, i32 0

]]></Node>
<StgValue><ssdm name="tmp_291"/></StgValue>
</operation>

<operation id="470" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:303 %and_ln143_34 = and i1 %or_ln143_34, i1 %tmp_291

]]></Node>
<StgValue><ssdm name="and_ln143_34"/></StgValue>
</operation>

<operation id="471" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:304 %out_img_22_addr = getelementptr i32 %out_img_22, i64 0, i64 %zext_ln140

]]></Node>
<StgValue><ssdm name="out_img_22_addr"/></StgValue>
</operation>

<operation id="472" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:305 %select_ln143_34 = select i1 %and_ln143_34, i32 %out_110, i32 0

]]></Node>
<StgValue><ssdm name="select_ln143_34"/></StgValue>
</operation>

<operation id="473" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:309 %bitcast_ln143_35 = bitcast i32 %out_111

]]></Node>
<StgValue><ssdm name="bitcast_ln143_35"/></StgValue>
</operation>

<operation id="474" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:310 %tmp_292 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143_35, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_292"/></StgValue>
</operation>

<operation id="475" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="23" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:311 %trunc_ln143_35 = trunc i32 %bitcast_ln143_35

]]></Node>
<StgValue><ssdm name="trunc_ln143_35"/></StgValue>
</operation>

<operation id="476" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_138_6.split:312 %icmp_ln143_71 = icmp_ne  i8 %tmp_292, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln143_71"/></StgValue>
</operation>

<operation id="477" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
VITIS_LOOP_138_6.split:313 %icmp_ln143_72 = icmp_eq  i23 %trunc_ln143_35, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln143_72"/></StgValue>
</operation>

<operation id="478" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:314 %or_ln143_35 = or i1 %icmp_ln143_72, i1 %icmp_ln143_71

]]></Node>
<StgValue><ssdm name="or_ln143_35"/></StgValue>
</operation>

<operation id="479" st_id="7" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:315 %tmp_293 = fcmp_ogt  i32 %out_111, i32 0

]]></Node>
<StgValue><ssdm name="tmp_293"/></StgValue>
</operation>

<operation id="480" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:316 %and_ln143_35 = and i1 %or_ln143_35, i1 %tmp_293

]]></Node>
<StgValue><ssdm name="and_ln143_35"/></StgValue>
</operation>

<operation id="481" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:317 %out_img_23_addr = getelementptr i32 %out_img_23, i64 0, i64 %zext_ln140

]]></Node>
<StgValue><ssdm name="out_img_23_addr"/></StgValue>
</operation>

<operation id="482" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:318 %select_ln143_35 = select i1 %and_ln143_35, i32 %out_111, i32 0

]]></Node>
<StgValue><ssdm name="select_ln143_35"/></StgValue>
</operation>

<operation id="483" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:322 %bitcast_ln143_36 = bitcast i32 %out_112

]]></Node>
<StgValue><ssdm name="bitcast_ln143_36"/></StgValue>
</operation>

<operation id="484" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:323 %tmp_294 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143_36, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_294"/></StgValue>
</operation>

<operation id="485" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="23" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:324 %trunc_ln143_36 = trunc i32 %bitcast_ln143_36

]]></Node>
<StgValue><ssdm name="trunc_ln143_36"/></StgValue>
</operation>

<operation id="486" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_138_6.split:325 %icmp_ln143_73 = icmp_ne  i8 %tmp_294, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln143_73"/></StgValue>
</operation>

<operation id="487" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
VITIS_LOOP_138_6.split:326 %icmp_ln143_74 = icmp_eq  i23 %trunc_ln143_36, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln143_74"/></StgValue>
</operation>

<operation id="488" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:327 %or_ln143_36 = or i1 %icmp_ln143_74, i1 %icmp_ln143_73

]]></Node>
<StgValue><ssdm name="or_ln143_36"/></StgValue>
</operation>

<operation id="489" st_id="7" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:328 %tmp_295 = fcmp_ogt  i32 %out_112, i32 0

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>

<operation id="490" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:329 %and_ln143_36 = and i1 %or_ln143_36, i1 %tmp_295

]]></Node>
<StgValue><ssdm name="and_ln143_36"/></StgValue>
</operation>

<operation id="491" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:330 %out_img_24_addr = getelementptr i32 %out_img_24, i64 0, i64 %zext_ln140

]]></Node>
<StgValue><ssdm name="out_img_24_addr"/></StgValue>
</operation>

<operation id="492" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:331 %select_ln143_36 = select i1 %and_ln143_36, i32 %out_112, i32 0

]]></Node>
<StgValue><ssdm name="select_ln143_36"/></StgValue>
</operation>

<operation id="493" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:335 %bitcast_ln143_37 = bitcast i32 %out_113

]]></Node>
<StgValue><ssdm name="bitcast_ln143_37"/></StgValue>
</operation>

<operation id="494" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:336 %tmp_296 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143_37, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>

<operation id="495" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="23" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:337 %trunc_ln143_37 = trunc i32 %bitcast_ln143_37

]]></Node>
<StgValue><ssdm name="trunc_ln143_37"/></StgValue>
</operation>

<operation id="496" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_138_6.split:338 %icmp_ln143_75 = icmp_ne  i8 %tmp_296, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln143_75"/></StgValue>
</operation>

<operation id="497" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
VITIS_LOOP_138_6.split:339 %icmp_ln143_76 = icmp_eq  i23 %trunc_ln143_37, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln143_76"/></StgValue>
</operation>

<operation id="498" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:340 %or_ln143_37 = or i1 %icmp_ln143_76, i1 %icmp_ln143_75

]]></Node>
<StgValue><ssdm name="or_ln143_37"/></StgValue>
</operation>

<operation id="499" st_id="7" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:341 %tmp_297 = fcmp_ogt  i32 %out_113, i32 0

]]></Node>
<StgValue><ssdm name="tmp_297"/></StgValue>
</operation>

<operation id="500" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:342 %and_ln143_37 = and i1 %or_ln143_37, i1 %tmp_297

]]></Node>
<StgValue><ssdm name="and_ln143_37"/></StgValue>
</operation>

<operation id="501" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:343 %out_img_25_addr = getelementptr i32 %out_img_25, i64 0, i64 %zext_ln140

]]></Node>
<StgValue><ssdm name="out_img_25_addr"/></StgValue>
</operation>

<operation id="502" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:344 %select_ln143_37 = select i1 %and_ln143_37, i32 %out_113, i32 0

]]></Node>
<StgValue><ssdm name="select_ln143_37"/></StgValue>
</operation>

<operation id="503" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:348 %bitcast_ln143_38 = bitcast i32 %out_114

]]></Node>
<StgValue><ssdm name="bitcast_ln143_38"/></StgValue>
</operation>

<operation id="504" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:349 %tmp_298 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143_38, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_298"/></StgValue>
</operation>

<operation id="505" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="23" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:350 %trunc_ln143_38 = trunc i32 %bitcast_ln143_38

]]></Node>
<StgValue><ssdm name="trunc_ln143_38"/></StgValue>
</operation>

<operation id="506" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_138_6.split:351 %icmp_ln143_77 = icmp_ne  i8 %tmp_298, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln143_77"/></StgValue>
</operation>

<operation id="507" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
VITIS_LOOP_138_6.split:352 %icmp_ln143_78 = icmp_eq  i23 %trunc_ln143_38, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln143_78"/></StgValue>
</operation>

<operation id="508" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:353 %or_ln143_38 = or i1 %icmp_ln143_78, i1 %icmp_ln143_77

]]></Node>
<StgValue><ssdm name="or_ln143_38"/></StgValue>
</operation>

<operation id="509" st_id="7" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:354 %tmp_299 = fcmp_ogt  i32 %out_114, i32 0

]]></Node>
<StgValue><ssdm name="tmp_299"/></StgValue>
</operation>

<operation id="510" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:355 %and_ln143_38 = and i1 %or_ln143_38, i1 %tmp_299

]]></Node>
<StgValue><ssdm name="and_ln143_38"/></StgValue>
</operation>

<operation id="511" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:356 %out_img_26_addr = getelementptr i32 %out_img_26, i64 0, i64 %zext_ln140

]]></Node>
<StgValue><ssdm name="out_img_26_addr"/></StgValue>
</operation>

<operation id="512" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:357 %select_ln143_38 = select i1 %and_ln143_38, i32 %out_114, i32 0

]]></Node>
<StgValue><ssdm name="select_ln143_38"/></StgValue>
</operation>

<operation id="513" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
VITIS_LOOP_138_6.split:358 %store_ln143 = store i32 %select_ln143, i13 %out_img_0_addr

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="514" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
VITIS_LOOP_138_6.split:359 %store_ln143 = store i32 %select_ln143_13, i13 %out_img_1_addr

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="515" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
VITIS_LOOP_138_6.split:360 %store_ln143 = store i32 %select_ln143_14, i13 %out_img_2_addr

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="516" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
VITIS_LOOP_138_6.split:361 %store_ln143 = store i32 %select_ln143_15, i13 %out_img_3_addr

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="517" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
VITIS_LOOP_138_6.split:362 %store_ln143 = store i32 %select_ln143_16, i13 %out_img_4_addr

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="518" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
VITIS_LOOP_138_6.split:363 %store_ln143 = store i32 %select_ln143_17, i13 %out_img_5_addr

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="519" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
VITIS_LOOP_138_6.split:364 %store_ln143 = store i32 %select_ln143_18, i13 %out_img_6_addr

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="520" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
VITIS_LOOP_138_6.split:365 %store_ln143 = store i32 %select_ln143_19, i13 %out_img_7_addr

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="521" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
VITIS_LOOP_138_6.split:366 %store_ln143 = store i32 %select_ln143_20, i13 %out_img_8_addr

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="522" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
VITIS_LOOP_138_6.split:367 %store_ln143 = store i32 %select_ln143_21, i13 %out_img_9_addr

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="523" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
VITIS_LOOP_138_6.split:368 %store_ln143 = store i32 %select_ln143_22, i13 %out_img_10_addr

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="524" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
VITIS_LOOP_138_6.split:369 %store_ln143 = store i32 %select_ln143_23, i13 %out_img_11_addr

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="525" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
VITIS_LOOP_138_6.split:370 %store_ln143 = store i32 %select_ln143_24, i13 %out_img_12_addr

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="526" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
VITIS_LOOP_138_6.split:371 %store_ln143 = store i32 %select_ln143_25, i13 %out_img_13_addr

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="527" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
VITIS_LOOP_138_6.split:372 %store_ln143 = store i32 %select_ln143_26, i13 %out_img_14_addr

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="528" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
VITIS_LOOP_138_6.split:373 %store_ln143 = store i32 %select_ln143_27, i13 %out_img_15_addr

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="529" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
VITIS_LOOP_138_6.split:374 %store_ln143 = store i32 %select_ln143_28, i13 %out_img_16_addr

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="530" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
VITIS_LOOP_138_6.split:375 %store_ln143 = store i32 %select_ln143_29, i13 %out_img_17_addr

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="531" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
VITIS_LOOP_138_6.split:376 %store_ln143 = store i32 %select_ln143_30, i13 %out_img_18_addr

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="532" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
VITIS_LOOP_138_6.split:377 %store_ln143 = store i32 %select_ln143_31, i13 %out_img_19_addr

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="533" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
VITIS_LOOP_138_6.split:378 %store_ln143 = store i32 %select_ln143_32, i13 %out_img_20_addr

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="534" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
VITIS_LOOP_138_6.split:379 %store_ln143 = store i32 %select_ln143_33, i13 %out_img_21_addr

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="535" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
VITIS_LOOP_138_6.split:380 %store_ln143 = store i32 %select_ln143_34, i13 %out_img_22_addr

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="536" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
VITIS_LOOP_138_6.split:381 %store_ln143 = store i32 %select_ln143_35, i13 %out_img_23_addr

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="537" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
VITIS_LOOP_138_6.split:382 %store_ln143 = store i32 %select_ln143_36, i13 %out_img_24_addr

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="538" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
VITIS_LOOP_138_6.split:383 %store_ln143 = store i32 %select_ln143_37, i13 %out_img_25_addr

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="539" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
VITIS_LOOP_138_6.split:384 %store_ln143 = store i32 %select_ln143_38, i13 %out_img_26_addr

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="540" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_138_6.split:386 %br_ln136 = br void %VITIS_LOOP_138_6

]]></Node>
<StgValue><ssdm name="br_ln136"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
