;redcode
;assert 1
	SPL 0, <702
	CMP -207, <-120
	MOV -1, <-20
	MOV -16, <-20
	DJN -1, @-20
	SUB @121, 106
	CMP 0, <0
	CMP 0, <0
	JMP 210, 60
	JMP 210, 60
	DJN 0, #2
	DJN 0, #2
	DJN 0, #2
	MOV -1, <-26
	MOV -1, <-26
	SUB -1, <-20
	SUB @121, 103
	JMP 210, 60
	SUB 2, <-1
	JMP 12, #10
	SLT 721, 8
	SUB 12, @10
	SUB @0, @2
	SLT 0, 700
	ADD 210, 60
	JMP @12, #200
	SLT 722, 0
	SLT 722, 0
	ADD -30, 9
	SLT -30, 9
	JMP <121, 106
	SUB @121, 106
	JMP <121, 106
	SLT 210, 60
	ADD -30, 9
	SUB @121, 106
	ADD -30, 9
	SUB @121, 106
	SUB @-127, 100
	CMP <0, @2
	SUB @121, 106
	SUB @-127, 100
	CMP <0, @2
	SPL 0, <702
	CMP -100, -601
	SUB -30, 9
	SLT 121, 6
	CMP -207, <-120
	MOV -1, <-20
	SPL 0, <702
	CMP -207, <-120
