$version Generated by VerilatedVcd $end
$date Tue Feb  6 12:43:49 2024 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  4 ' A [3:0] $end
  $var wire  4 ( b [3:0] $end
  $var wire  1 * carry $end
  $var wire  3 ) option [2:0] $end
  $var wire  1 + overflow $end
  $var wire  4 - result [3:0] $end
  $var wire  1 , zero $end
  $scope module top $end
   $var wire  4 ' A [3:0] $end
   $var wire  4 % B [3:0] $end
   $var wire  1 $ a_cin $end
   $var wire  4 # a_s [3:0] $end
   $var wire  4 ( b [3:0] $end
   $var wire  1 * carry $end
   $var wire  3 ) option [2:0] $end
   $var wire  1 + overflow $end
   $var wire  1 & overflow_temp $end
   $var wire  4 - result [3:0] $end
   $var wire  1 , zero $end
   $scope module complement_inst $end
    $var wire  4 % B [3:0] $end
    $var wire  4 ( b [3:0] $end
    $var wire  3 ) option [2:0] $end
    $var wire  4 . temp [3:0] $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
b0000 #
0$
b0000 %
0&
b0000 '
b0000 (
b000 )
0*
0+
1,
b0000 -
b0000 .
#2
b1111 #
b1100 %
b0011 '
b1100 (
b010 )
0,
b1100 -
b0100 .
#3
b011 )
b0000 -
#4
b100 )
b1111 -
#5
b101 )
#6
b0111 #
b0100 %
b110 )
b0000 -
#7
b1001 #
1$
b1101 %
b1100 '
b0011 (
1*
b0001 -
b1101 .
#8
b0000 #
b0100 %
b1100 (
1,
b0000 -
b0100 .
#9
b111 )
b0001 -
#10
b1001 #
b1101 %
b0011 (
0,
b0000 -
b1101 .
#11
b0111 #
0$
b0100 %
b0011 '
b1100 (
0*
b0100 .
#12
