INTSTYLE=ise
INFILE=D:\Xilinx_FPGA\ALINX_RTC_UART_7SEGMENT\Main.ncd
OUTFILE=D:\Xilinx_FPGA\ALINX_RTC_UART_7SEGMENT\Main.bit
FAMILY=Spartan6
PART=xc6slx9-2ftg256
WORKINGDIR=D:\Xilinx_FPGA\ALINX_RTC_UART_7SEGMENT
LICENSE=WebPack
USER_INFO=__0_0_0
