From fe2aeebf2eb8566aa35312138e8e8cf02880c9bf Mon Sep 17 00:00:00 2001
From: iuncuim <iuncuim@gmail.com>
Date: Tue, 2 Jun 2020 13:58:27 +0300
Subject: [PATCH] nor_spi

---
 arch/arm/dts/somlabs-visionsom-6ull.dts       | 51 ++++++++++++++++++++++++++-
 board/somlabs/visionsom-6ull/visionsom-6ull.c | 29 +++++++++++++++
 configs/somlabs_visionsom_6ull_defconfig      | 17 +++++++++
 include/configs/somlabs_visionsom_6ull.h      | 11 ++++++
 4 files changed, 107 insertions(+), 1 deletion(-)

diff --git a/arch/arm/dts/somlabs-visionsom-6ull.dts b/arch/arm/dts/somlabs-visionsom-6ull.dts
index c427ef3..499dda6 100644
--- a/arch/arm/dts/somlabs-visionsom-6ull.dts
+++ b/arch/arm/dts/somlabs-visionsom-6ull.dts
@@ -177,6 +177,42 @@
 	
 };
 
+&ecspi2 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_ecspi2>;
+	cs-gpios = <
+		&gpio1 29 GPIO_ACTIVE_LOW
+	>;
+	status = "okay";
+
+	flash@0 {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		status = "okay";
+		compatible = "jedec,spi-nor";
+		spi-max-frequency = <40000000>;
+		reg = <0>;
+
+		partition@0 {
+			label = "u-boot";
+			reg = <0x000000 0x0c0000>;
+		};
+		partition@1 {
+			label = "u-boon-env";
+			reg = <0x0c0000 0x040000>;
+		};
+		partition@2 {
+			label = "firmware";
+			reg = <0x100000 0xF00000>;
+		}; 
+		partition@3 {
+			label = "factory";
+			reg = <0x000000 0x1000000>;
+		};
+
+	};
+};
+
 &gpc {
 	fsl,cpu_pupscr_sw2iso = <0x1>;
 	fsl,cpu_pupscr_sw = <0x0>;
@@ -185,6 +221,7 @@
 	fsl,ldo-bypass = <0>; /* DCDC, ldo-enable */
 };
 
+/*
 &i2c1 {
 	clock-frequency = <100000>;
 	pinctrl-names = "default";
@@ -199,6 +236,7 @@
 	pinctrl-0 = <&pinctrl_i2c2>;
 	//status = "okay";
 };
+*/
 
 &iomuxc {
 	pinctrl-names = "default";
@@ -235,6 +273,7 @@
 			>;
 		};
 
+		/*
 		pinctrl_i2c1: i2c1grp {
 			fsl,pins = <
 				MX6UL_PAD_UART4_TX_DATA__I2C1_SCL 0x4001b8b0
@@ -247,7 +286,8 @@
 				MX6UL_PAD_UART5_TX_DATA__I2C2_SCL 0x4001b8b0
 				MX6UL_PAD_UART5_RX_DATA__I2C2_SDA 0x4001b8b0
 			>;
-		};
+		}; 
+		*/
 
 		pinctrl_lcdif_dat: lcdifdatgrp {
 			fsl,pins = <
@@ -308,6 +348,15 @@
 			>;
 		};
 
+		pinctrl_ecspi2: ecspi2grp {
+			fsl,pins = <
+				MX6UL_PAD_UART4_RX_DATA__GPIO1_IO29	0x0b0b0 /* CSPI_SS */
+				MX6UL_PAD_UART5_TX_DATA__ECSPI2_MOSI	0x0b0b0 /* CSPI_MOSI */
+				MX6UL_PAD_UART5_RX_DATA__ECSPI2_MISO	0x0b0b0 /* CSPI_MISO */
+				MX6UL_PAD_UART4_TX_DATA__ECSPI2_SCLK	0x0b0b0 /* CSPI_SCLK */
+			>;
+		};
+
 		pinctrl_tsc: tscgrp {
 			fsl,pins = <
 				MX6UL_PAD_GPIO1_IO01__GPIO1_IO01	0xb0
diff --git a/board/somlabs/visionsom-6ull/visionsom-6ull.c b/board/somlabs/visionsom-6ull/visionsom-6ull.c
index cd8d7b7..e28c2eb 100644
--- a/board/somlabs/visionsom-6ull/visionsom-6ull.c
+++ b/board/somlabs/visionsom-6ull/visionsom-6ull.c
@@ -43,6 +43,10 @@ DECLARE_GLOBAL_DATA_PTR;
 #define LCD_PAD_CTRL    (PAD_CTL_HYS | PAD_CTL_PUS_100K_UP | PAD_CTL_PUE | \
 	PAD_CTL_PKE | PAD_CTL_SPEED_MED | PAD_CTL_DSE_40ohm)
 
+#define SPI_PAD_CTRL (PAD_CTL_HYS |				\
+	PAD_CTL_SPEED_MED |		\
+	PAD_CTL_DSE_40ohm | PAD_CTL_SRE_FAST)
+
 #define GPMI_PAD_CTRL0 (PAD_CTL_PKE | PAD_CTL_PUE | PAD_CTL_PUS_100K_UP)
 #define GPMI_PAD_CTRL1 (PAD_CTL_DSE_40ohm | PAD_CTL_SPEED_MED | \
 			PAD_CTL_SRE_FAST)
@@ -132,6 +136,27 @@ static void setup_gpmi_nand(void)
 }
 #endif
 
+#ifdef CONFIG_MXC_SPI
+static iomux_v3_cfg_t const ecspi2_pads[] = {
+	MX6_PAD_UART5_TX_DATA__ECSPI2_MOSI | MUX_PAD_CTRL(SPI_PAD_CTRL),
+	MX6_PAD_UART5_RX_DATA__ECSPI2_MISO | MUX_PAD_CTRL(SPI_PAD_CTRL),
+	MX6_PAD_UART4_TX_DATA__ECSPI2_SCLK | MUX_PAD_CTRL(SPI_PAD_CTRL),
+	MX6_PAD_UART4_RX_DATA__GPIO1_IO29  | MUX_PAD_CTRL(NO_PAD_CTRL),
+};
+
+static void setup_spinor(void)
+{
+	SETUP_IOMUX_PADS(ecspi2_pads);
+	gpio_request(IMX_GPIO_NR(1, 29), "escpi cs");
+	gpio_direction_output(IMX_GPIO_NR(1, 29), 0);
+}
+
+int board_spi_cs_gpio(unsigned bus, unsigned cs)
+{
+	return (bus == 1 && cs == 0) ? (IMX_GPIO_NR(1, 29)) : -1;
+}
+#endif
+
 #ifdef CONFIG_FEC_MXC
 static int setup_fec(int fec_id)
 {
@@ -321,6 +346,10 @@ int board_init(void)
 	setup_fec(CONFIG_FEC_ENET_DEV);
 #endif
 
+#ifdef CONFIG_MXC_SPI
+	setup_spinor();
+#endif
+
 #ifdef CONFIG_NAND_MXS
 	if(get_boot_device() == NAND_BOOT) {
 		puts("SomLabs VisionSOM-6ULL - configuring NAND interface...\n");
diff --git a/configs/somlabs_visionsom_6ull_defconfig b/configs/somlabs_visionsom_6ull_defconfig
index 9cf8453..89232ed 100644
--- a/configs/somlabs_visionsom_6ull_defconfig
+++ b/configs/somlabs_visionsom_6ull_defconfig
@@ -5,6 +5,7 @@ CONFIG_DEFAULT_DEVICE_TREE="somlabs-visionsom-6ull"
 CONFIG_OF_BOARD_SETUP=y
 CONFIG_SYS_EXTRA_OPTIONS="IMX_CONFIG=board/somlabs/visionsom-6ull/imximage.cfg"
 CONFIG_NAND_BOOT=y
+CONFIG_SPI_BOOT=y
 CONFIG_BOOTDELAY=3
 # CONFIG_CONSOLE_MUX is not set
 CONFIG_BOARD_EARLY_INIT_F=y
@@ -22,6 +23,10 @@ CONFIG_CMD_EXT4_WRITE=y
 CONFIG_CMD_FAT=y
 CONFIG_CMD_FS_GENERIC=y
 CONFIG_CMD_UBI=y
+CONFIG_CMD_SF=y
+CONFIG_CMD_NET=y
+CONFIG_CMD_TFTPSRV=y
+CONFIG_CMD_TFTPPUT=y
 CONFIG_EFI_PARTITION=y
 CONFIG_OF_CONTROL=y
 CONFIG_OF_BOARD_FIXUP=y
@@ -39,3 +42,17 @@ CONFIG_DM_REGULATOR_GPIO=y
 CONFIG_VIDEO=y
 CONFIG_REGEX=y
 # CONFIG_EFI_LOADER is not set
+CONFIG_SPI_FLASH=y
+# CONFIG_SPI_FLASH_BAR is not set
+# CONFIG_SF_DUAL_FLASH is not set
+CONFIG_SPI_FLASH_ATMEL=y
+CONFIG_SPI_FLASH_EON=y
+CONFIG_SPI_FLASH_GIGADEVICE=y
+CONFIG_SPI_FLASH_ISSI=y
+CONFIG_SPI_FLASH_MACRONIX=y
+CONFIG_SPI_FLASH_SPANSION=y
+CONFIG_SPI_FLASH_STMICRO=y
+CONFIG_SPI_FLASH_SST=y
+CONFIG_SPI_FLASH_WINBOND=y
+CONFIG_SPI_FLASH_USE_4K_SECTORS=y
+CONFIG_SPI_FLASH_MTD=y
diff --git a/include/configs/somlabs_visionsom_6ull.h b/include/configs/somlabs_visionsom_6ull.h
index a26d413..d799908 100644
--- a/include/configs/somlabs_visionsom_6ull.h
+++ b/include/configs/somlabs_visionsom_6ull.h
@@ -139,6 +139,17 @@
 #define FSL_QSPI_FLASH_SIZE		SZ_32M
 #endif	/* CONFIG_FSL_QSPI */
 
+#ifdef CONFIG_CMD_SF
+#define CONFIG_SPI_FLASH
+#define CONFIG_SPI_FLASH_SST
+#define CONFIG_SPI_FLASH_USE_4K_SECTORS
+#define CONFIG_MXC_SPI
+#define CONFIG_SF_DEFAULT_BUS		0
+#define CONFIG_SF_DEFAULT_CS		0
+#define CONFIG_SF_DEFAULT_SPEED		20000000
+#define CONFIG_SF_DEFAULT_MODE		SPI_MODE_0
+#endif
+
 #ifdef CONFIG_CMD_NAND
 #define CONFIG_CMD_NAND_TRIMFFS
 
-- 
2.7.4

