# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
# Date created = 22:41:31  February 17, 2014
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		First_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY MAX7000S
set_global_assignment -name DEVICE "EPM7128SLC84-15"
set_global_assignment -name TOP_LEVEL_ENTITY TestBedt
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "22:41:31  FEBRUARY 17, 2014"
set_global_assignment -name LAST_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name DEVICE_FILTER_PACKAGE PLCC
set_global_assignment -name DEVICE_FILTER_PIN_COUNT 84
set_global_assignment -name DEVICE_FILTER_SPEED_GRADE 15
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR "-1"
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name MAX7000_DEVICE_IO_STANDARD TTL
set_global_assignment -name SIMULATION_MODE FUNCTIONAL
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST ON -section_id eda_simulation
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_location_assignment PIN_83 -to Clock
set_global_assignment -name OPTIMIZE_HOLD_TIMING OFF
set_global_assignment -name OPTIMIZE_MULTI_CORNER_TIMING OFF
set_global_assignment -name FITTER_EFFORT "STANDARD FIT"
set_global_assignment -name USE_CONFIGURATION_DEVICE ON
set_location_assignment PIN_4 -to Switch_1_0
set_location_assignment PIN_5 -to Switch_1_1
set_location_assignment PIN_6 -to Switch_1_2
set_location_assignment PIN_8 -to Switch_1_3
set_location_assignment PIN_9 -to Switch_1_4
set_location_assignment PIN_10 -to Switch_1_5
set_location_assignment PIN_11 -to Switch_1_6
set_location_assignment PIN_12 -to Switch_1_7
set_location_assignment PIN_34 -to Switch_2_0
set_location_assignment PIN_33 -to Switch_2_1
set_location_assignment PIN_35 -to Switch_2_2
set_location_assignment PIN_37 -to Switch_2_3
set_location_assignment PIN_36 -to Switch_2_4
set_location_assignment PIN_39 -to Switch_2_5
set_location_assignment PIN_40 -to Switch_2_6
set_location_assignment PIN_41 -to Switch_2_7
set_location_assignment PIN_62 -to TCK
set_location_assignment PIN_14 -to TDI
set_location_assignment PIN_71 -to TDO
set_location_assignment PIN_23 -to TMS
set_location_assignment PIN_44 -to Output_0
set_location_assignment PIN_45 -to Output_1
set_location_assignment PIN_46 -to Output_2
set_location_assignment PIN_48 -to Output_3
set_location_assignment PIN_49 -to Output_4
set_location_assignment PIN_50 -to Output_5
set_location_assignment PIN_51 -to Output_6
set_location_assignment PIN_52 -to Output_7
set_location_assignment PIN_63 -to Output_8
set_location_assignment PIN_61 -to Output_9
set_location_assignment PIN_60 -to Output_10
set_location_assignment PIN_58 -to Output_11
set_location_assignment PIN_57 -to Output_12
set_location_assignment PIN_56 -to Output_13
set_location_assignment PIN_55 -to Output_14
set_location_assignment PIN_54 -to Output_15
set_location_assignment PIN_15 -to Output_16
set_location_assignment PIN_16 -to Output_17
set_location_assignment PIN_17 -to Output_18
set_location_assignment PIN_18 -to Output_19
set_location_assignment PIN_20 -to Output_20
set_location_assignment PIN_21 -to Output_21
set_location_assignment PIN_22 -to Output_22
set_location_assignment PIN_74 -to Output_23
set_location_assignment PIN_24 -to Output_24
set_location_assignment PIN_25 -to Output_25
set_location_assignment PIN_27 -to Output_26
set_location_assignment PIN_28 -to Output_27
set_location_assignment PIN_29 -to Output_28
set_location_assignment PIN_30 -to Output_29
set_location_assignment PIN_31 -to Output_30
set_location_assignment PIN_73 -to Output_37
set_location_assignment PIN_75 -to Output_31
set_location_assignment PIN_76 -to Output_32
set_location_assignment PIN_77 -to Output_33
set_location_assignment PIN_79 -to Output_36
set_location_assignment PIN_80 -to Output_34
set_location_assignment PIN_81 -to Output_35
set_location_assignment PIN_65 -to CK
set_location_assignment PIN_67 -to CKDiv2
set_location_assignment PIN_68 -to CKDiv4
set_location_assignment PIN_69 -to CKDiv8
set_location_assignment PIN_70 -to CKDiv16
set_location_assignment PIN_64 -to 100KHz
set_global_assignment -name INCREMENTAL_VECTOR_INPUT_SOURCE "U:/_Data/Design/Altera/Quartus/First/Waveform2.vwf"
set_global_assignment -name SDC_FILE SDC1.sdc
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform2.vwf
set_global_assignment -name VHDL_FILE Clock_Div.vhd
set_global_assignment -name VHDL_FILE Clk_Gen.vhd
set_global_assignment -name QIP_FILE output_files/lpm_constant0.qip
set_global_assignment -name BDF_FILE TestBedt.bdf