Coverage Report by instance with details

=================================================================================
=== Instance: /slave_top/slaveif
=== Design Unit: work.slave_if
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         50        50         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /slave_top/slaveif --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                              MISO           1           1                              100.00 
                                              MOSI           1           1                              100.00 
                                              SS_n           1           1                              100.00 
                                               clk           1           1                              100.00 
                                             rst_n           1           1                              100.00 
                                      rx_data[9-0]           1           1                              100.00 
                                          rx_valid           1           1                              100.00 
                                      tx_data[7-0]           1           1                              100.00 
                                          tx_valid           1           1                              100.00 

Total Node Count     =         25 
Toggled Node Count   =         25 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (50 of 50 bins)

=================================================================================
=== Instance: /slave_top/DUT
=== Design Unit: work.slave
=================================================================================

Assertion Coverage:
    Assertions                      17        17         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/slave_top/DUT/assertion_reset_asserted
                     slave.sv(462)                      0          1
/slave_top/DUT/assertion_SS_inactive
                     slave.sv(465)                      0          1
/slave_top/DUT/assertion_CHK_first
                     slave.sv(468)                      0          1
/slave_top/DUT/assertion_CHK_WR
                     slave.sv(471)                      0          1
/slave_top/DUT/assertion_CHK_RD
                     slave.sv(474)                      0          1
/slave_top/DUT/assertion_MOSI_wr
                     slave.sv(477)                      0          1
/slave_top/DUT/assertion_MOSI_rd
                     slave.sv(480)                      0          1
/slave_top/DUT/assertion_MOSI_rd_add
                     slave.sv(483)                      0          1
/slave_top/DUT/assertion_MOSI_rd_data
                     slave.sv(486)                      0          1
/slave_top/DUT/assertion_no_add_add
                     slave.sv(489)                      0          1
/slave_top/DUT/assertion_no_data_data
                     slave.sv(492)                      0          1
/slave_top/DUT/assertion_rx_wr
                     slave.sv(498)                      0          1
/slave_top/DUT/assertion_rx_rd_add
                     slave.sv(501)                      0          1
/slave_top/DUT/assertion_rx_rd_data
                     slave.sv(504)                      0          1
/slave_top/DUT/assertion_rx_tx
                     slave.sv(507)                      0          1
/slave_top/DUT/assertion_rx_chk
                     slave.sv(510)                      0          1
/slave_top/DUT/assertion_MISO_rd_only
                     slave.sv(516)                      0          1
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        65        65         0   100.00%

================================Branch Details================================

Branch Coverage for instance /slave_top/DUT

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File slave.sv
------------------------------------IF Branch------------------------------------
    135                                    89827     Count coming in to IF
    135             1                        444     		if(~intr.rst_n)	begin
    138             1                      89383     		else	begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    144                                   200247     Count coming in to CASE
    145             1                      33722     			IDLE:
    152             1                      37760     			READ_DATA:
    159             1                      21033     			READ_ADD:
    166             1                      25904     			CHK_CMD:
    172             1                       9125     			WAIT_WR:
    175             1                       9066     			WAIT_RD:
    178             1                      11989     			WAIT_RD2:
    185             1                      51647     			WRITE:
    193             1                          1     			default: ns <= IDLE;
Branch totals: 9 hits of 9 branches = 100.00%

------------------------------------IF Branch------------------------------------
    146                                    33722     Count coming in to IF
    146             1                      15380     				if(intr.SS_n)		begin
    149             1                      18342     				else	begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    153                                    37760     Count coming in to IF
    153             1                       3480     				if(intr.SS_n) 	begin
    156             1                       8591     				else if( start_to_take )	begin
                                           25689     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    160                                    21033     Count coming in to IF
    160             1                      17328     				if(~intr.SS_n && start_to_give)	begin
    163             1                       3502     				else if(intr.SS_n)	begin
                                             203     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    167                                    25904     Count coming in to IF
    167             1                        112     				if(intr.SS_n) ns <= IDLE;
    168             1                      25792     				else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    169                                    25792     Count coming in to IF
    169             1                      12946     					if(intr.MOSI) ns <= WAIT_RD;
    170             1                      12846     					else ns <= WAIT_WR;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    173                                     9125     Count coming in to IF
    173             1                        564     				if(intr.SS_n || intr.MOSI) ns <= IDLE;
    174             1                       8561     				else ns <= WRITE;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    176                                     9066     Count coming in to IF
    176             1                        544     				if(intr.SS_n || ~intr.MOSI) ns <= IDLE;
    177             1                       8522     				else ns <= WAIT_RD2;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    179                                    11989     Count coming in to IF
    179             1                          8     				if(intr.SS_n) ns <= IDLE;
    180             1                      11981     				else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    181                                    11981     Count coming in to IF
    181             1                       3972     					if(rd_addr_received && intr.MOSI) ns <= READ_DATA;
    182             1                       3517     					else if(~rd_addr_received && ~intr.MOSI) ns <= READ_ADD;
    183             1                       4492     					else ns <= IDLE;
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    186                                    51647     Count coming in to IF
    186             1                      43289     				if(~intr.SS_n && start_to_give)	begin
    189             1                       7951     				else if(intr.SS_n)	begin
                                             407     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    198                                   235797     Count coming in to IF
    198             1                      17771     		if(cs == IDLE) begin
                                          218026     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    209                                    81687     Count coming in to IF
    209             1                        296     		if(!intr.rst_n) rd_addr_received=0;
    210             1                      81391     		else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    211                                    81391     Count coming in to IF
    211             1                       7014     			if (cs == READ_ADD)
    213             1                       6956     			else if (cs == READ_DATA)
                                           67421     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    219                                   235797     Count coming in to IF
    219             1                      15861     		if(~intr.rst_n || intr.SS_n) begin
    224             1                     219936     		else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    225                                   219936     Count coming in to IF
    225             1                     134879     			if (start_to_give)	begin
    238             1                      85057     			else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    227                                   134879     Count coming in to IF
    227             1                      14547     				if (i==intr.ADDR_SIZE) begin 					//param
    233             1                     120332     				else  begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    230                                    14547     Count coming in to IF
    230             1                        983     					if(intr.tx_valid && (cs == READ_DATA)) intr.rx_valid <= 0;
    231             1                      13564     					else intr.rx_valid <= 1;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    240                                    85057     Count coming in to IF
    240             1                      15962     				if( ((cs == WAIT_WR) && ~intr.MOSI) || ((cs == WAIT_RD) && intr.MOSI) ) begin
                                           69095     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    249                                    49401     Count coming in to IF
    249             1                        226     		if(~intr.rst_n) begin
    254             1                      13645     		else if(cs == READ_DATA) begin
    258             1                      35530     		else start_to_take <= 0;
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    262                                   235797     Count coming in to IF
    262             1                      15861     		if(~intr.rst_n || intr.SS_n) begin
    267             1                     219936     		else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    268                                   219936     Count coming in to IF
    268             1                      18003     			if (intr.tx_valid && start_to_take) begin
    279             1                     201933     			else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    271                                    18003     Count coming in to IF
    271             1                          1     				if (j == intr.ADDR_SIZE)	begin 			//param
    275             1                      18002     				else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    288                                   188965     Count coming in to IF
    288             1                      58837     	assign intr.rx_data = ((cs == READ_ADD) || (cs == READ_DATA)) ? {1'b1, rx_temp} : (cs == WRITE) ? {1'b0, rx_temp} : 0;
    288             2                     130128     	assign intr.rx_data = ((cs == READ_ADD) || (cs == READ_DATA)) ? {1'b1, rx_temp} : (cs == WRITE) ? {1'b0, rx_temp} : 0;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    288                                   130128     Count coming in to IF
    288             3                      70609     	assign intr.rx_data = ((cs == READ_ADD) || (cs == READ_DATA)) ? {1'b1, rx_temp} : (cs == WRITE) ? {1'b0, rx_temp} : 0;
    288             4                      59519     	assign intr.rx_data = ((cs == READ_ADD) || (cs == READ_DATA)) ? {1'b1, rx_temp} : (cs == WRITE) ? {1'b0, rx_temp} : 0;
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      32        32         0   100.00%

================================Condition Details================================

Condition Coverage for instance /slave_top/DUT --

  File slave.sv
----------------Focused Condition View-------------------
Line       160 Item    1  (~intr.SS_n && start_to_give)
Condition totals: 2 of 2 input terms covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
      intr.SS_n         Y
  start_to_give         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  intr.SS_n_0           start_to_give                 
  Row   2:          1  intr.SS_n_1           -                             
  Row   3:          1  start_to_give_0       ~intr.SS_n                    
  Row   4:          1  start_to_give_1       ~intr.SS_n                    

----------------Focused Condition View-------------------
Line       173 Item    1  (intr.SS_n || intr.MOSI)
Condition totals: 2 of 2 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
   intr.SS_n         Y
   intr.MOSI         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  intr.SS_n_0           ~intr.MOSI                    
  Row   2:          1  intr.SS_n_1           -                             
  Row   3:          1  intr.MOSI_0           ~intr.SS_n                    
  Row   4:          1  intr.MOSI_1           ~intr.SS_n                    

----------------Focused Condition View-------------------
Line       176 Item    1  (intr.SS_n || ~intr.MOSI)
Condition totals: 2 of 2 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
   intr.SS_n         Y
   intr.MOSI         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  intr.SS_n_0           intr.MOSI                     
  Row   2:          1  intr.SS_n_1           -                             
  Row   3:          1  intr.MOSI_0           ~intr.SS_n                    
  Row   4:          1  intr.MOSI_1           ~intr.SS_n                    

----------------Focused Condition View-------------------
Line       181 Item    1  (rd_addr_received && intr.MOSI)
Condition totals: 2 of 2 input terms covered = 100.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  rd_addr_received         Y
         intr.MOSI         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  rd_addr_received_0    -                             
  Row   2:          1  rd_addr_received_1    intr.MOSI                     
  Row   3:          1  intr.MOSI_0           rd_addr_received              
  Row   4:          1  intr.MOSI_1           rd_addr_received              

----------------Focused Condition View-------------------
Line       182 Item    1  (rd_addr_received ~| intr.MOSI)
Condition totals: 2 of 2 input terms covered = 100.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  rd_addr_received         Y
         intr.MOSI         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  rd_addr_received_0    ~intr.MOSI                    
  Row   2:          1  rd_addr_received_1    ~intr.MOSI                    
  Row   3:          1  intr.MOSI_0           ~rd_addr_received             
  Row   4:          1  intr.MOSI_1           ~rd_addr_received             

----------------Focused Condition View-------------------
Line       186 Item    1  (~intr.SS_n && start_to_give)
Condition totals: 2 of 2 input terms covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
      intr.SS_n         Y
  start_to_give         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  intr.SS_n_0           start_to_give                 
  Row   2:          1  intr.SS_n_1           -                             
  Row   3:          1  start_to_give_0       ~intr.SS_n                    
  Row   4:          1  start_to_give_1       ~intr.SS_n                    

----------------Focused Condition View-------------------
Line       198 Item    1  (cs == 0)
Condition totals: 1 of 1 input term covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
   (cs == 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (cs == 0)_0           -                             
  Row   2:          1  (cs == 0)_1           -                             

----------------Focused Condition View-------------------
Line       211 Item    1  (cs == 2)
Condition totals: 1 of 1 input term covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
   (cs == 2)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (cs == 2)_0           -                             
  Row   2:          1  (cs == 2)_1           -                             

----------------Focused Condition View-------------------
Line       213 Item    1  (cs == 1)
Condition totals: 1 of 1 input term covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
   (cs == 1)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (cs == 1)_0           -                             
  Row   2:          1  (cs == 1)_1           -                             

----------------Focused Condition View-------------------
Line       219 Item    1  (~intr.rst_n || intr.SS_n)
Condition totals: 2 of 2 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
  intr.rst_n         Y
   intr.SS_n         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  intr.rst_n_0          -                             
  Row   2:          1  intr.rst_n_1          ~intr.SS_n                    
  Row   3:          1  intr.SS_n_0           intr.rst_n                    
  Row   4:          1  intr.SS_n_1           intr.rst_n                    

----------------Focused Condition View-------------------
Line       227 Item    1  (i == intr.ADDR_SIZE)
Condition totals: 1 of 1 input term covered = 100.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
  (i == intr.ADDR_SIZE)         Y

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:          1  (i == intr.ADDR_SIZE)_0  -                             
  Row   2:          1  (i == intr.ADDR_SIZE)_1  -                             

----------------Focused Condition View-------------------
Line       230 Item    1  (intr.tx_valid && (cs == 1))
Condition totals: 2 of 2 input terms covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  intr.tx_valid         Y
      (cs == 1)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  intr.tx_valid_0       -                             
  Row   2:          1  intr.tx_valid_1       (cs == 1)                     
  Row   3:          1  (cs == 1)_0           intr.tx_valid                 
  Row   4:          1  (cs == 1)_1           intr.tx_valid                 

-----------Focused Condition View (Bimodal)--------------
Line       240 Item    1  (((cs == 5) && ~intr.MOSI) || ((cs == 6) && intr.MOSI))
Condition totals: 3 of 3 input terms covered = 100.00%

   Input Term   Covered  Reason for no coverage                  Hint
  -----------  --------  --------------------------------------  --------------
    (cs == 5)         Y
    intr.MOSI         Y
    (cs == 6)         Y

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)                            

---------  ----------  ----------  --------------------  -------------------------                           
 Row   1:           1           0  (cs == 5)_0           ~((cs == 6) && intr.MOSI)                           
 Row   2:           0           1  (cs == 5)_1           ~intr.MOSI                                          
 Row   3:           1           1  intr.MOSI_0           (cs == 5), (~((cs == 5) && ~intr.MOSI) && (cs == 6))
 Row   4:           0           1  intr.MOSI_1           (~((cs == 6) && intr.MOSI) && (cs == 5)), (cs == 6) 
 Row   5:           1           0  (cs == 6)_0           ~((cs == 5) && ~intr.MOSI)                          
 Row   6:           0           1  (cs == 6)_1           intr.MOSI                                           

----------------Focused Condition View-------------------
Line       254 Item    1  (cs == 1)
Condition totals: 1 of 1 input term covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
   (cs == 1)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (cs == 1)_0           -                             
  Row   2:          1  (cs == 1)_1           -                             

----------------Focused Condition View-------------------
Line       262 Item    1  (~intr.rst_n || intr.SS_n)
Condition totals: 2 of 2 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
  intr.rst_n         Y
   intr.SS_n         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  intr.rst_n_0          -                             
  Row   2:          1  intr.rst_n_1          ~intr.SS_n                    
  Row   3:          1  intr.SS_n_0           intr.rst_n                    
  Row   4:          1  intr.SS_n_1           intr.rst_n                    

----------------Focused Condition View-------------------
Line       268 Item    1  (intr.tx_valid && start_to_take)
Condition totals: 2 of 2 input terms covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  intr.tx_valid         Y
  start_to_take         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  intr.tx_valid_0       -                             
  Row   2:          1  intr.tx_valid_1       start_to_take                 
  Row   3:          1  start_to_take_0       intr.tx_valid                 
  Row   4:          1  start_to_take_1       intr.tx_valid                 

----------------Focused Condition View-------------------
Line       271 Item    1  (j == intr.ADDR_SIZE)
Condition totals: 1 of 1 input term covered = 100.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
  (j == intr.ADDR_SIZE)         Y

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:          1  (j == intr.ADDR_SIZE)_0  -                             
  Row   2:          1  (j == intr.ADDR_SIZE)_1  -                             

----------------Focused Condition View-------------------
Line       288 Item    1  ((cs == 2) || (cs == 1))
Condition totals: 2 of 2 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
   (cs == 2)         Y
   (cs == 1)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (cs == 2)_0           ~(cs == 1)                    
  Row   2:          1  (cs == 2)_1           -                             
  Row   3:          1  (cs == 1)_0           ~(cs == 2)                    
  Row   4:          1  (cs == 1)_1           ~(cs == 2)                    

----------------Focused Condition View-------------------
Line       288 Item    2  (cs == 4)
Condition totals: 1 of 1 input term covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
   (cs == 4)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (cs == 4)_0           -                             
  Row   2:          1  (cs == 4)_1           -                             



Directive Coverage:
    Directives                      17        17         0   100.00%

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/slave_top/DUT/cover_reset_asserted      slave  Verilog  SVA  slave.sv(463)    147 Covered   
/slave_top/DUT/cover_SS_inactive         slave  Verilog  SVA  slave.sv(466)   15227 Covered   
/slave_top/DUT/cover_CHK_first           slave  Verilog  SVA  slave.sv(469)   15229 Covered   
/slave_top/DUT/cover_CHK_WR              slave  Verilog  SVA  slave.sv(472)   7601 Covered   
/slave_top/DUT/cover_CHK_RD              slave  Verilog  SVA  slave.sv(475)   7601 Covered   
/slave_top/DUT/cover_MOSI_wr             slave  Verilog  SVA  slave.sv(478)   7535 Covered   
/slave_top/DUT/cover_MOSI_rd             slave  Verilog  SVA  slave.sv(481)   7541 Covered   
/slave_top/DUT/cover_MOSI_rd_add         slave  Verilog  SVA  slave.sv(484)   59284 Covered   
/slave_top/DUT/cover_MOSI_rd_data        slave  Verilog  SVA  slave.sv(487)   28024 Covered   
/slave_top/DUT/cover_no_add_add          slave  Verilog  SVA  slave.sv(490)   3378 Covered   
/slave_top/DUT/cover_no_data_data        slave  Verilog  SVA  slave.sv(493)   3398 Covered   
/slave_top/DUT/cover_rx_wr               slave  Verilog  SVA  slave.sv(499)   7684 Covered   
/slave_top/DUT/cover_rx_rd_add           slave  Verilog  SVA  slave.sv(502)   3462 Covered   
/slave_top/DUT/cover_rx_rd_data          slave  Verilog  SVA  slave.sv(505)   2415 Covered   
/slave_top/DUT/cover_rx_tx               slave  Verilog  SVA  slave.sv(508)   13644 Covered   
/slave_top/DUT/cover_rx_chk              slave  Verilog  SVA  slave.sv(511)   59506 Covered   
/slave_top/DUT/cover_MISO_rd_only        slave  Verilog  SVA  slave.sv(517)   158561 Covered   
FSM Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    FSM States                       8         8         0   100.00%
    FSM Transitions                 14        14         0   100.00%

================================FSM Details================================

FSM Coverage for instance /slave_top/DUT --

FSM_ID: cs
    Current State Object : cs
    ----------------------
    State Value MapInfo :
    ---------------------
Line          State Name               Value
----          ----------               -----
 145                IDLE                   0
 166             CHK_CMD                   3
 152           READ_DATA                   1
 159            READ_ADD                   2
 172             WAIT_WR                   5
 175             WAIT_RD                   6
 185               WRITE                   4
 178            WAIT_RD2                   7
    Covered States :
    ----------------
                   State           Hit_count
                   -----           ---------
                    IDLE               17612          
                 CHK_CMD               17221          
               READ_DATA                6957          
                READ_ADD                7021          
                 WAIT_WR                8561          
                 WAIT_RD                8522          
                   WRITE               15960          
                WAIT_RD2                7973          
    Covered Transitions :
    ---------------------
Line            Trans_ID           Hit_count          Transition          
----            --------           ---------          ----------          
 150                   0               17221          IDLE -> CHK_CMD               
 170                   1                8561          CHK_CMD -> WAIT_WR            
 169                   2                8522          CHK_CMD -> WAIT_RD            
 167                   3                 138          CHK_CMD -> IDLE               
 154                   4                3481          READ_DATA -> IDLE             
 164                   5                3515          READ_ADD -> IDLE              
 174                   6                7989          WAIT_WR -> WRITE              
 173                   7                 572          WAIT_WR -> IDLE               
 177                   8                7973          WAIT_RD -> WAIT_RD2           
 176                   9                 549          WAIT_RD -> IDLE               
 190                  10                7989          WRITE -> IDLE                 
 183                  11                 977          WAIT_RD2 -> IDLE              
 182                  12                3515          WAIT_RD2 -> READ_ADD          
 181                  13                3481          WAIT_RD2 -> READ_DATA          


    Summary                       Bins      Hits    Misses  Coverage
    -------                       ----      ----    ------  --------
        FSM States                   8         8         0   100.00%
        FSM Transitions             14        14         0   100.00%
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      71        71         0   100.00%

================================Statement Details================================

Statement Coverage for instance /slave_top/DUT --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File slave.sv
    1                                                module slave(slave_if.DUT intr);
    2                                                
    3                                                	parameter IDLE = 3'b000;
    4                                                	parameter READ_DATA = 3'b001;
    5                                                	parameter READ_ADD = 3'b010;
    6                                                	parameter CHK_CMD = 3'b011;
    7                                                	parameter WRITE = 3'b100;
    8                                                	parameter WAIT_WR = 3'b101;
    9                                                	parameter WAIT_RD = 3'b110;
    10                                               	parameter WAIT_RD2 = 3'b111;
    11                                               	reg [2:0] cs,ns;
    12                                               	reg start_to_give,start_to_take;
    13                                               	reg [intr.ADDR_SIZE-1:0] temp;				//param
    14                                               	reg rd_addr_received;
    15                                               	reg [3:0] i = 0 ;
    16                                               	reg [3:0] j = 0;
    17                                               
    18                                               	reg [intr.ADDR_SIZE:0] rx_temp;
    19                                               
    20                                               
    21                                               /////////////////////////////////Original Code//////////////////////////////////////
    22                                               /*
    23                                               
    24                                               	always@(posedge intr.clk or negedge intr.rst_n)	begin
    25                                               		if(~intr.rst_n)	begin
    26                                               			cs <= IDLE ;
    27                                               		end
    28                                               		else	begin
    29                                               			cs <= ns ;
    30                                               		end
    31                                               	end
    32                                               	//Next state logic
    33                                               	always@(cs,intr.SS_n,intr.MOSI)	begin
    34                                               		case(cs)
    35                                               			IDLE:
    36                                               				if(intr.SS_n)		begin
    37                                               					ns <= IDLE ;
    38                                               				end
    39                                               				else	begin
    40                                               					ns <= CHK_CMD ;
    41                                               				end
    42                                               			READ_DATA:
    43                                               				if(~intr.SS_n &&( start_to_take || start_to_give ))	begin
    44                                               					ns <= READ_DATA ;
    45                                               				end
    46                                               				else	begin
    47                                               					ns <= IDLE ;
    48                                               				end
    49                                               			READ_ADD:
    50                                               				if(~intr.SS_n && start_to_give)	begin
    51                                               					ns <= READ_ADD ;
    52                                               				end
    53                                               				else	begin
    54                                               					ns <= IDLE ;
    55                                               				end
    56                                               			CHK_CMD:
    57                                               				if( (~intr.SS_n) && (intr.MOSI == 1) && rd_addr_received )	begin
    58                                               					ns <= READ_DATA ;
    59                                               				end
    60                                               				else if( (~intr.SS_n) && (intr.MOSI == 1) )	begin
    61                                               					ns <= READ_ADD ;
    62                                               				end
    63                                               				else if ( (~intr.SS_n) && (intr.MOSI == 0) )	begin
    64                                               					ns <= WRITE ;
    65                                               				end
    66                                               				else if (intr.SS_n)	begin
    67                                               					ns <= IDLE ;
    68                                               				end
    69                                               			WRITE:
    70                                               				if(~intr.SS_n && start_to_give)	begin
    71                                               					ns <= WRITE ;
    72                                               				end
    73                                               				else	begin
    74                                               					ns <= IDLE ;
    75                                               				end
    76                                               
    77                                               			default: ns <= IDLE;
    78                                               		endcase
    79                                               	end
    80                                               
    81                                               	always @(posedge intr.clk) begin
    82                                               		if (cs == READ_ADD)
    83                                               			rd_addr_received=1;
    84                                               		else if (cs == READ_DATA)
    85                                               			rd_addr_received=0;
    86                                               	end
    87                                               
    88                                               	always@(posedge intr.clk)	begin
    89                                               		if (start_to_give ==1 && ~intr.SS_n)	begin
    90                                               			intr.rx_data <= {intr.rx_data[intr.ADDR_SIZE:0],intr.MOSI};		//param
    91                                               			if (i==intr.ADDR_SIZE+1) begin 					//param
    92                                               				i<=0;
    93                                               				intr.rx_valid =1;
    94                                               				start_to_give <= 0;
    95                                               			end
    96                                               			else  begin
    97                                               				i <= i + 1 ;
    98                                               				intr.rx_valid <= 0;
    99                                               			end
    100                                              		end
    101                                              		else begin
    102                                              			intr.rx_valid <=0;
    103                                              			if((cs == CHK_CMD) && (intr.SS_n == 0))	
    104                                              				start_to_give <= 1;
    105                                              		end
    106                                              	end
    107                                              
    108                                              	
    109                                              
    110                                              	always@ (posedge intr.tx_valid)begin
    111                                              		start_to_take <=1;
    112                                              		temp <= intr.tx_data;
    113                                              	end
    114                                              
    115                                              	always@(start_to_take,posedge intr.clk)	begin
    116                                              		if (start_to_take==1 && ~intr.SS_n) begin
    117                                              			intr.MISO <= temp[0];
    118                                              			temp <= {1'b0,temp[intr.ADDR_SIZE-1:1]};			//param
    119                                              			if (j == intr.ADDR_SIZE-1)	begin 				//param
    120                                              				start_to_take <= 0 ;
    121                                              				j <= 0;
    122                                              			end
    123                                              			else begin
    124                                              			j <= j + 1 ;
    125                                              			end
    126                                              		end
    127                                              	end
    128                                              */
    129                                              ////////////////////////////////////////////////////////////////////////////////////
    130                                              
    131                                              
    132                                              /////////////////////////////////Edited Code////////////////////////////////////////
    133                                              
    134             1                      89827     	always@(posedge intr.clk or negedge intr.rst_n)	begin
    135                                              		if(~intr.rst_n)	begin
    136             1                        444     			cs <= IDLE ;
    137                                              		end
    138                                              		else	begin
    139             1                      89383     			cs <= ns ;
    140                                              		end
    141                                              	end
    142                                              	//Next state logic
    143             1                     200247     	always@(cs,intr.SS_n,intr.MOSI)	begin
    144                                              		case(cs)
    145                                              			IDLE:
    146                                              				if(intr.SS_n)		begin
    147             1                      15380     					ns <= IDLE ;
    148                                              				end
    149                                              				else	begin
    150             1                      18342     					ns <= CHK_CMD ;
    151                                              				end
    152                                              			READ_DATA:
    153                                              				if(intr.SS_n) 	begin
    154             1                       3480     					ns <= IDLE;
    155                                              				end
    156                                              				else if( start_to_take )	begin
    157             1                       8591     					ns <= READ_DATA ;
    158                                              				end
    159                                              			READ_ADD:
    160                                              				if(~intr.SS_n && start_to_give)	begin
    161             1                      17328     					ns <= READ_ADD ;
    162                                              				end
    163                                              				else if(intr.SS_n)	begin
    164             1                       3502     					ns <= IDLE ;
    165                                              				end
    166                                              			CHK_CMD:
    167             1                        112     				if(intr.SS_n) ns <= IDLE;
    168                                              				else begin
    169             1                      12946     					if(intr.MOSI) ns <= WAIT_RD;
    170             1                      12846     					else ns <= WAIT_WR;
    171                                              				end
    172                                              			WAIT_WR:
    173             1                        564     				if(intr.SS_n || intr.MOSI) ns <= IDLE;
    174             1                       8561     				else ns <= WRITE;
    175                                              			WAIT_RD:
    176             1                        544     				if(intr.SS_n || ~intr.MOSI) ns <= IDLE;
    177             1                       8522     				else ns <= WAIT_RD2;
    178                                              			WAIT_RD2:
    179             1                          8     				if(intr.SS_n) ns <= IDLE;
    180                                              				else begin
    181             1                       3972     					if(rd_addr_received && intr.MOSI) ns <= READ_DATA;
    182             1                       3517     					else if(~rd_addr_received && ~intr.MOSI) ns <= READ_ADD;
    183             1                       4492     					else ns <= IDLE;
    184                                              				end
    185                                              			WRITE:
    186                                              				if(~intr.SS_n && start_to_give)	begin
    187             1                      43289     					ns <= WRITE ;
    188                                              				end
    189                                              				else if(intr.SS_n)	begin
    190             1                       7951     					ns <= IDLE ;
    191                                              				end
    192                                              
    193             1                          1     			default: ns <= IDLE;
    194                                              		endcase
    195                                              	end
    196                                              
    197             1                     235797     	always @(posedge intr.clk or negedge intr.rst_n) begin
    198                                              		if(cs == IDLE) begin
    199             1                      17771     			rx_temp <= 0;
    200             1                      17771     			intr.rx_valid <= 0;
    201             1                      17771     			intr.MISO <= 0;
    202             1                      17771     			start_to_give <= 0;
    203             1                      17771     			start_to_take <= 0;
    204             1                      17771     			temp <= 0;
    205                                              		end
    206                                              	end
    207                                              
    208             1                      81687     	always @(posedge intr.clk or negedge intr.rst_n) begin
    209             1                        296     		if(!intr.rst_n) rd_addr_received=0;
    210                                              		else begin
    211                                              			if (cs == READ_ADD)
    212             1                       7014     				rd_addr_received=1;
    213                                              			else if (cs == READ_DATA)
    214             1                       6956     				rd_addr_received=0;
    215                                              		end
    216                                              	end
    217                                              
    218             1                     235797     	always@(posedge intr.clk or negedge intr.rst_n) begin
    219                                              		if(~intr.rst_n || intr.SS_n) begin
    220             1                      15861     			rx_temp <= 0;
    221             1                      15861     			intr.rx_valid <= 0;
    222             1                      15861     			i <= 0;
    223                                              		end
    224                                              		else begin
    225                                              			if (start_to_give)	begin
    226             1                     134879     				rx_temp <= {rx_temp[intr.ADDR_SIZE-1:0],intr.MOSI};	//param
    227                                              				if (i==intr.ADDR_SIZE) begin 					//param
    228             1                      14547     					i<=0;
    229             1                      14547     					start_to_give <= 0;
    230             1                        983     					if(intr.tx_valid && (cs == READ_DATA)) intr.rx_valid <= 0;
    231             1                      13564     					else intr.rx_valid <= 1;
    232                                              				end
    233                                              				else  begin
    234             1                     120332     					i <= i + 1 ;
    235             1                     120332     					intr.rx_valid <= 0;
    236                                              				end
    237                                              			end
    238                                              			else begin
    239             1                      85057     				intr.rx_valid <= 0;
    240                                              				if( ((cs == WAIT_WR) && ~intr.MOSI) || ((cs == WAIT_RD) && intr.MOSI) ) begin
    241             1                      15962     					start_to_give <= 1;
    242             1                      15962     					i <= 0;
    243                                              				end
    244                                              			end
    245                                              		end
    246                                              	end
    247                                              
    248             1                      49401     	always@ (posedge intr.tx_valid or negedge intr.rst_n)begin
    249                                              		if(~intr.rst_n) begin
    250             1                        226     			temp <= 0;
    251             1                        226     			start_to_take <=0;
    252             1                        226     			rd_addr_received <= 0;
    253                                              		end
    254                                              		else if(cs == READ_DATA) begin
    255             1                      13645     			start_to_take <=1;
    256             1                      13645     			temp <= intr.tx_data;
    257                                              		end
    258             1                      35530     		else start_to_take <= 0;
    259                                              	end
    260                                              
    261             1                     235797     	always@(posedge intr.clk or negedge intr.rst_n)	begin
    262                                              		if(~intr.rst_n || intr.SS_n) begin
    263             1                      15861     			intr.MISO <= 0;
    264             1                      15861     			start_to_take <= 0;
    265             1                      15861     			j <= 0;
    266                                              		end
    267                                              		else begin
    268                                              			if (intr.tx_valid && start_to_take) begin
    269             1                      18003     				intr.MISO <= temp[intr.ADDR_SIZE-1];
    270             1                      18003     				temp <= {temp[intr.ADDR_SIZE-2:0], 1'b0};	//param
    271                                              				if (j == intr.ADDR_SIZE)	begin 			//param
    272             1                          1     					start_to_take <= 0 ;
    273             1                          1     					j <= 0;
    274                                              				end
    275                                              				else begin
    276             1                      18002     					j <= j + 1 ;
    277                                              				end
    278                                              			end
    279                                              			else begin
    280             1                     201933     				intr.MISO <= 0;
    281             1                     201933     				start_to_take <= 0;
    282             1                     201933     				j <= 0;
    283                                              			end
    284                                              		end
    285                                              	end
    286                                              
    287                                              
    288             1                     188966     	assign intr.rx_data = ((cs == READ_ADD) || (cs == READ_DATA)) ? {1'b1, rx_temp} : (cs == WRITE) ? {1'b0, rx_temp} : 0;
    289                                              
    290                                              ////////////////////////////////////////////////////////////////////////////////////
    291                                              
    292                                              `ifdef SIM
    293                                              	typedef enum logic [2:0] {IDLE_, READ_DATA_, READ_ADD_, CHK_CMD_, WRITE_, WAIT_WR_, WAIT_RD_, WAIT_RD2_} state_e;
    294                                              
    295                                              	//For Visual Clarity
    296                                              	state_e cs_sva, ns_sva;
    297             1                      74485     	assign cs_sva = state_e'(cs);
    298             1                      88489     	assign ns_sva = state_e'(ns);

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         84        84         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /slave_top/DUT --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                           cs[2-0]           1           1                              100.00 
                                            cs_sva               ENUM type       Value       Count 
                                                                     IDLE_        6002      100.00 
                                                                READ_DATA_           1      100.00 
                                                                 READ_ADD_           1      100.00 
                                                                  CHK_CMD_        6002      100.00 
                                                                    WRITE_        6000      100.00 
                                                                  WAIT_WR_        6000      100.00 
                                                                  WAIT_RD_           2      100.00 
                                                                 WAIT_RD2_           2      100.00 
                                            i[3-0]           1           1                              100.00 
                                            j[3-0]           1           1                              100.00 
                                           ns[2-0]           1           1                              100.00 
                                            ns_sva               ENUM type       Value       Count 
                                                                     IDLE_        6077      100.00 
                                                                READ_DATA_           1      100.00 
                                                                 READ_ADD_           1      100.00 
                                                                  CHK_CMD_        6076      100.00 
                                                                    WRITE_        6000      100.00 
                                                                  WAIT_WR_        6001      100.00 
                                                                  WAIT_RD_        3025      100.00 
                                                                 WAIT_RD2_           2      100.00 
                                  rd_addr_received           1           1                              100.00 
                                      rx_temp[8-0]           1           1                              100.00 
                                     start_to_give           1           1                              100.00 
                                     start_to_take           1           1                              100.00 
                                         temp[7-0]           1           1                              100.00 

Total Node Count     =         50 
Toggled Node Count   =         50 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (84 of 84 bins)

=================================================================================
=== Instance: /slave_top/slaverefif
=== Design Unit: work.slave_ref_if
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         50        50         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /slave_top/slaverefif --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                          MISO_ref           1           1                              100.00 
                                              MOSI           1           1                              100.00 
                                              SS_n           1           1                              100.00 
                                               clk           1           1                              100.00 
                                             rst_n           1           1                              100.00 
                                  rx_data_ref[9-0]           1           1                              100.00 
                                      rx_valid_ref           1           1                              100.00 
                                      tx_data[7-0]           1           1                              100.00 
                                          tx_valid           1           1                              100.00 

Total Node Count     =         25 
Toggled Node Count   =         25 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (50 of 50 bins)

=================================================================================
=== Instance: /slave_top/REF
=== Design Unit: work.slave_ref
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        74        74         0   100.00%

================================Branch Details================================

Branch Coverage for instance /slave_top/REF

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File slave_ref.sv
------------------------------------IF Branch------------------------------------
    26                                     89827     Count coming in to IF
    26              1                        444     		if(~intr.rst_n) cs <= IDLE;
    27              1                      89383     		else cs <= ns;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    32                                    200251     Count coming in to CASE
    33              1                      33726     		IDLE: ns = (intr.SS_n) ? IDLE : CHK_CMD;
    34              1                      25904     		CHK_CMD: begin
    41              1                       9125     		WAIT_WR: ns = (intr.SS_n) ? IDLE : (intr.MOSI) ? IDLE : WRITE;
    42              1                       9066     		WAIT_RD: begin
    49              1                      11989     		WAIT_RD2: begin
    57              1                      51647     		WRITE: ns = (intr.SS_n) ? IDLE : WRITE;
    58              1                      21033     		READ_ADD: ns = (intr.SS_n) ? IDLE : READ_ADD;
    59              1                      37760     		READ_DATA: ns = (intr.SS_n) ? IDLE : READ_DATA;
    60              1                          1     		default: ns = IDLE;
Branch totals: 9 hits of 9 branches = 100.00%

------------------------------------IF Branch------------------------------------
    33                                     33726     Count coming in to IF
    33              2                      15380     		IDLE: ns = (intr.SS_n) ? IDLE : CHK_CMD;
    33              3                      18346     		IDLE: ns = (intr.SS_n) ? IDLE : CHK_CMD;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    35                                     25904     Count coming in to IF
    35              1                        112     			if(intr.SS_n) ns = IDLE;
    36              1                      25792     			else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    37                                     25792     Count coming in to IF
    37              1                      12946     				if(intr.MOSI) ns = WAIT_RD;
    38              1                      12846     				else ns = WAIT_WR;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    41                                      9125     Count coming in to IF
    41              2                         80     		WAIT_WR: ns = (intr.SS_n) ? IDLE : (intr.MOSI) ? IDLE : WRITE;
    41              3                       9045     		WAIT_WR: ns = (intr.SS_n) ? IDLE : (intr.MOSI) ? IDLE : WRITE;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    41                                      9045     Count coming in to IF
    41              4                        484     		WAIT_WR: ns = (intr.SS_n) ? IDLE : (intr.MOSI) ? IDLE : WRITE;
    41              5                       8561     		WAIT_WR: ns = (intr.SS_n) ? IDLE : (intr.MOSI) ? IDLE : WRITE;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    43                                      9066     Count coming in to IF
    43              1                         62     			if(intr.SS_n) ns = IDLE;
    44              1                       9004     			else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    45                                      9004     Count coming in to IF
    45              1                        482     				if(~intr.MOSI) ns = IDLE;
    46              1                       8522     				else ns = WAIT_RD2;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    50                                     11989     Count coming in to IF
    50              1                          8     			if(intr.SS_n) ns = IDLE;
    51              1                      11981     			else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    52                                     11981     Count coming in to IF
    52              1                       3972     				if(intr.MOSI && data_addr) ns = READ_DATA;
    53              1                       3517     				else if(~intr.MOSI && ~data_addr) ns = READ_ADD;
    54              1                       4492     				else ns = IDLE;
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    57                                     51647     Count coming in to IF
    57              2                       7951     		WRITE: ns = (intr.SS_n) ? IDLE : WRITE;
    57              3                      43696     		WRITE: ns = (intr.SS_n) ? IDLE : WRITE;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    58                                     21033     Count coming in to IF
    58              2                       3502     		READ_ADD: ns = (intr.SS_n) ? IDLE : READ_ADD;
    58              3                      17531     		READ_ADD: ns = (intr.SS_n) ? IDLE : READ_ADD;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    59                                     37760     Count coming in to IF
    59              2                       3480     		READ_DATA: ns = (intr.SS_n) ? IDLE : READ_DATA;
    59              3                      34280     		READ_DATA: ns = (intr.SS_n) ? IDLE : READ_DATA;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    66                                     49509     Count coming in to IF
    66              1                        226     		if(~intr.rst_n) temp_tx <= 0;
    67              1                      13645     		else if(cs == READ_DATA) temp_tx <= intr.tx_data;
                                           35638     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    71                                    235797     Count coming in to IF
    71              1                        599     		if(~intr.rst_n) begin
    83              1                     235198     		else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    84                                    235198     Count coming in to CASE
    85              1                      17295     			IDLE: begin
    96              1                      79078     			WRITE: begin
    106             1                      31759     			READ_ADD: begin
    117             1                      64855     			READ_DATA: begin
    147             1                      42211     			default: begin
Branch totals: 5 hits of 5 branches = 100.00%

------------------------------------IF Branch------------------------------------
    99                                     79078     Count coming in to IF
    99              1                       7704     				if(f_wr && (bit_cntr_wr == (intr.ADDR_SIZE))) begin //next bit_cntr=10, intr.rx_data_ref is ready
    104             1                      71374     				else intr.rx_valid_ref <= 0; //intr.rx_data_ref is not ready yet
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    109                                    31759     Count coming in to IF
    109             1                       3467     				if(f_rd && (bit_cntr_wr == (intr.ADDR_SIZE-1))) begin //next bit_cntr=10, intr.rx_data_ref is ready
    114             1                      28292     				else intr.rx_valid_ref <= 0; //intr.rx_data_ref is not ready yet
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    115                                    31759     Count coming in to IF
    115             1                       3502     				if(intr.SS_n) data_addr <= 1; //intr.SS_n high -> end of state -> READ_DATA next
                                           28257     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    118                                    64855     Count coming in to IF
    118             1                      27483     				if(f_rd && (bit_cntr_wr < intr.ADDR_SIZE)) begin //bit_cntr<10, intr.rx_data_ref (dummy) is being transferred
    127             1                      37372     				else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    120                                    27483     Count coming in to IF
    120             1                       3398     					if(bit_cntr_wr == (intr.ADDR_SIZE-1)) begin //next bit_cntr=10, intr.rx_data_ref is ready
                                           24085     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    121                                     3398     Count coming in to IF
    121             1                        983     						if(intr.tx_valid) intr.rx_valid_ref <= 0;
    122             1                       2415     						else intr.rx_valid_ref <= 1;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    131                                    64855     Count coming in to IF
    131             1                      18316     				if(f_tx && f_rd_d && intr.tx_valid) begin
    141             1                      46539     				else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    133                                    18316     Count coming in to IF
    133             1                          3     					if(bit_cntr_rd == (intr.ADDR_SIZE-2)) bit_cntr_rd <= 0; //bit_cntr_rd range=0:7
                                           18313     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    134                                    18316     Count coming in to IF
    134             1                          1     					if(bit_cntr_rd > (intr.ADDR_SIZE-1)) begin //next bit_cntr=8, intr.tx_data is ready
                                           18315     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    145                                    64855     Count coming in to IF
    145             1                       3480     				if(intr.SS_n) data_addr <= 0; //intr.SS_n high -> end of state -> READ_ADD next
                                           61375     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    158                                   235198     Count coming in to IF
    158             1                      15262     			if(intr.SS_n) begin
                                          219936     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    168                                   186355     Count coming in to IF
    168             1                      27423     	assign intr.rx_data_ref = (cs == READ_DATA) ? {2'b11, temp_rd} : (cs == READ_ADD) ? {2'b10, temp_rd} : {1'b0, temp_wr};
    168             2                     158932     	assign intr.rx_data_ref = (cs == READ_DATA) ? {2'b11, temp_rd} : (cs == READ_ADD) ? {2'b10, temp_rd} : {1'b0, temp_wr};
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    168                                   158932     Count coming in to IF
    168             3                      28271     	assign intr.rx_data_ref = (cs == READ_DATA) ? {2'b11, temp_rd} : (cs == READ_ADD) ? {2'b10, temp_rd} : {1'b0, temp_wr};
    168             4                     130661     	assign intr.rx_data_ref = (cs == READ_DATA) ? {2'b11, temp_rd} : (cs == READ_ADD) ? {2'b10, temp_rd} : {1'b0, temp_wr};
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    171                                    40568     Count coming in to IF
    171             1                       3377     		if(~intr.rst_n || intr.SS_n) f_tx <= 0;
    172             1                      37191     		else f_tx <= 1;
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      21        19         2    90.47%

================================Condition Details================================

Condition Coverage for instance /slave_top/REF --

  File slave_ref.sv
----------------Focused Condition View-------------------
Line       52 Item    1  (intr.MOSI && data_addr)
Condition totals: 2 of 2 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
   intr.MOSI         Y
   data_addr         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  intr.MOSI_0           -                             
  Row   2:          1  intr.MOSI_1           data_addr                     
  Row   3:          1  data_addr_0           intr.MOSI                     
  Row   4:          1  data_addr_1           intr.MOSI                     

----------------Focused Condition View-------------------
Line       53 Item    1  (intr.MOSI ~| data_addr)
Condition totals: 2 of 2 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
   intr.MOSI         Y
   data_addr         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  intr.MOSI_0           ~data_addr                    
  Row   2:          1  intr.MOSI_1           ~data_addr                    
  Row   3:          1  data_addr_0           ~intr.MOSI                    
  Row   4:          1  data_addr_1           ~intr.MOSI                    

----------------Focused Condition View-------------------
Line       67 Item    1  (cs == 4)
Condition totals: 1 of 1 input term covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
   (cs == 4)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (cs == 4)_0           -                             
  Row   2:          1  (cs == 4)_1           -                             

----------------Focused Condition View-------------------
Line       99 Item    1  (f_wr && (bit_cntr_wr == 8))
Condition totals: 2 of 2 input terms covered = 100.00%

          Input Term   Covered  Reason for no coverage   Hint
         -----------  --------  -----------------------  --------------
                f_wr         Y
  (bit_cntr_wr == 8)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  f_wr_0                -                             
  Row   2:          1  f_wr_1                (bit_cntr_wr == 8)            
  Row   3:          1  (bit_cntr_wr == 8)_0  f_wr                          
  Row   4:          1  (bit_cntr_wr == 8)_1  f_wr                          

----------------Focused Condition View-------------------
Line       109 Item    1  (f_rd && (bit_cntr_wr == (8 - 1)))
Condition totals: 2 of 2 input terms covered = 100.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
                      f_rd         Y
  (bit_cntr_wr == (8 - 1))         Y

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:          1  f_rd_0                      -                             
  Row   2:          1  f_rd_1                      (bit_cntr_wr == (8 - 1))      
  Row   3:          1  (bit_cntr_wr == (8 - 1))_0  f_rd                          
  Row   4:          1  (bit_cntr_wr == (8 - 1))_1  f_rd                          

----------------Focused Condition View-------------------
Line       118 Item    1  (f_rd && (bit_cntr_wr < 8))
Condition totals: 1 of 2 input terms covered = 50.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
               f_rd         Y
  (bit_cntr_wr < 8)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  f_rd_0                -                             
  Row   2:          1  f_rd_1                (bit_cntr_wr < 8)             
  Row   3:    ***0***  (bit_cntr_wr < 8)_0   f_rd                          
  Row   4:          1  (bit_cntr_wr < 8)_1   f_rd                          

----------------Focused Condition View-------------------
Line       120 Item    1  (bit_cntr_wr == (8 - 1))
Condition totals: 1 of 1 input term covered = 100.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
  (bit_cntr_wr == (8 - 1))         Y

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:          1  (bit_cntr_wr == (8 - 1))_0  -                             
  Row   2:          1  (bit_cntr_wr == (8 - 1))_1  -                             

----------------Focused Condition View-------------------
Line       131 Item    1  ((f_tx && f_rd_d) && intr.tx_valid)
Condition totals: 2 of 3 input terms covered = 66.66%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
           f_tx         Y
         f_rd_d         N  '_0' not hit             Hit '_0'
  intr.tx_valid         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  f_tx_0                -                             
  Row   2:          1  f_tx_1                (intr.tx_valid && f_rd_d)     
  Row   3:    ***0***  f_rd_d_0              f_tx                          
  Row   4:          1  f_rd_d_1              (intr.tx_valid && f_tx)       
  Row   5:          1  intr.tx_valid_0       (f_tx && f_rd_d)              
  Row   6:          1  intr.tx_valid_1       (f_tx && f_rd_d)              

----------------Focused Condition View-------------------
Line       133 Item    1  (bit_cntr_rd == (8 - 2))
Condition totals: 1 of 1 input term covered = 100.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
  (bit_cntr_rd == (8 - 2))         Y

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:          1  (bit_cntr_rd == (8 - 2))_0  -                             
  Row   2:          1  (bit_cntr_rd == (8 - 2))_1  -                             

----------------Focused Condition View-------------------
Line       134 Item    1  (bit_cntr_rd > (8 - 1))
Condition totals: 1 of 1 input term covered = 100.00%

               Input Term   Covered  Reason for no coverage   Hint
              -----------  --------  -----------------------  --------------
  (bit_cntr_rd > (8 - 1))         Y

     Rows:       Hits  FEC Target                 Non-masking condition(s)      
 ---------  ---------  --------------------       -------------------------     
  Row   1:          1  (bit_cntr_rd > (8 - 1))_0  -                             
  Row   2:          1  (bit_cntr_rd > (8 - 1))_1  -                             

----------------Focused Condition View-------------------
Line       168 Item    1  (cs == 4)
Condition totals: 1 of 1 input term covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
   (cs == 4)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (cs == 4)_0           -                             
  Row   2:          1  (cs == 4)_1           -                             

----------------Focused Condition View-------------------
Line       168 Item    2  (cs == 3)
Condition totals: 1 of 1 input term covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
   (cs == 3)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (cs == 3)_0           -                             
  Row   2:          1  (cs == 3)_1           -                             

----------------Focused Condition View-------------------
Line       171 Item    1  (~intr.rst_n || intr.SS_n)
Condition totals: 2 of 2 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
  intr.rst_n         Y
   intr.SS_n         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  intr.rst_n_0          -                             
  Row   2:          1  intr.rst_n_1          ~intr.SS_n                    
  Row   3:          1  intr.SS_n_0           intr.rst_n                    
  Row   4:          1  intr.SS_n_1           intr.rst_n                    


FSM Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    FSM States                       8         8         0   100.00%
    FSM Transitions                 14        14         0   100.00%

================================FSM Details================================

FSM Coverage for instance /slave_top/REF --

FSM_ID: cs
    Current State Object : cs
    ----------------------
    State Value MapInfo :
    ---------------------
Line          State Name               Value
----          ----------               -----
  33                IDLE                   0
  34             CHK_CMD                   1
  41             WAIT_WR                   5
  42             WAIT_RD                   6
  57               WRITE                   2
  49            WAIT_RD2                   7
  58            READ_ADD                   3
  59           READ_DATA                   4
    Covered States :
    ----------------
                   State           Hit_count
                   -----           ---------
                    IDLE               17612          
                 CHK_CMD               17221          
                 WAIT_WR                8561          
                 WAIT_RD                8522          
                   WRITE               15960          
                WAIT_RD2                7973          
                READ_ADD                7021          
               READ_DATA                6957          
    Covered Transitions :
    ---------------------
Line            Trans_ID           Hit_count          Transition          
----            --------           ---------          ----------          
  33                   0               17221          IDLE -> CHK_CMD               
  38                   1                8561          CHK_CMD -> WAIT_WR            
  37                   2                8522          CHK_CMD -> WAIT_RD            
  35                   3                 138          CHK_CMD -> IDLE               
  41                   4                7989          WAIT_WR -> WRITE              
  41                   5                 572          WAIT_WR -> IDLE               
  46                   6                7973          WAIT_RD -> WAIT_RD2           
  45                   7                 549          WAIT_RD -> IDLE               
  57                   8                7989          WRITE -> IDLE                 
  54                   9                 977          WAIT_RD2 -> IDLE              
  53                  10                3515          WAIT_RD2 -> READ_ADD          
  52                  11                3481          WAIT_RD2 -> READ_DATA          
  58                  12                3515          READ_ADD -> IDLE              
  59                  13                3481          READ_DATA -> IDLE             


    Summary                       Bins      Hits    Misses  Coverage
    -------                       ----      ----    ------  --------
        FSM States                   8         8         0   100.00%
        FSM Transitions             14        14         0   100.00%
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      88        88         0   100.00%

================================Statement Details================================

Statement Coverage for instance /slave_top/REF --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File slave_ref.sv
    1                                                module slave_ref(slave_ref_if.DUT intr);
    2                                                
    3                                                	parameter IDLE = 3'b000;
    4                                                	parameter CHK_CMD = 3'b001;
    5                                                	parameter WRITE = 3'b010;
    6                                                	parameter READ_ADD = 3'b011;
    7                                                	parameter READ_DATA = 3'b100;
    8                                                	parameter WAIT_WR = 3'b101;
    9                                                	parameter WAIT_RD = 3'b110;
    10                                               	parameter WAIT_RD2 = 3'b111;
    11                                               
    12                                                   (* fsm_encoding = "gray" *)
    13                                               	reg [2:0] cs, ns;
    14                                               	reg data_addr; //0: addr, 1: data
    15                                               	reg [4:0] bit_cntr_wr, bit_cntr_rd; //counting cycles - indicates end of state
    16                                               
    17                                               	reg f_wr, f_rd, f_rd_d;
    18                                               
    19                                               	reg [intr.ADDR_SIZE:0] temp_wr;
    20                                               	reg [intr.ADDR_SIZE-1:0] temp_rd, temp_tx;
    21                                               
    22                                               	reg f_tx;
    23                                               
    24                                               	//State Memory
    25              1                      89827     	always @(posedge intr.clk or negedge intr.rst_n) begin
    26              1                        444     		if(~intr.rst_n) cs <= IDLE;
    27              1                      89383     		else cs <= ns;
    28                                               	end
    29                                               
    30                                               	//Next State Logic
    31              1                     200251     	always @(*) begin
    32                                               		case(cs)
    33              1                      33726     		IDLE: ns = (intr.SS_n) ? IDLE : CHK_CMD;
    34                                               		CHK_CMD: begin
    35              1                        112     			if(intr.SS_n) ns = IDLE;
    36                                               			else begin
    37              1                      12946     				if(intr.MOSI) ns = WAIT_RD;
    38              1                      12846     				else ns = WAIT_WR;
    39                                               			end
    40                                               		end
    41              1                       9125     		WAIT_WR: ns = (intr.SS_n) ? IDLE : (intr.MOSI) ? IDLE : WRITE;
    42                                               		WAIT_RD: begin
    43              1                         62     			if(intr.SS_n) ns = IDLE;
    44                                               			else begin
    45              1                        482     				if(~intr.MOSI) ns = IDLE;
    46              1                       8522     				else ns = WAIT_RD2;
    47                                               			end
    48                                               		end
    49                                               		WAIT_RD2: begin
    50              1                          8     			if(intr.SS_n) ns = IDLE;
    51                                               			else begin
    52              1                       3972     				if(intr.MOSI && data_addr) ns = READ_DATA;
    53              1                       3517     				else if(~intr.MOSI && ~data_addr) ns = READ_ADD;
    54              1                       4492     				else ns = IDLE;
    55                                               			end
    56                                               		end
    57              1                      51647     		WRITE: ns = (intr.SS_n) ? IDLE : WRITE;
    58              1                      21033     		READ_ADD: ns = (intr.SS_n) ? IDLE : READ_ADD;
    59              1                      37760     		READ_DATA: ns = (intr.SS_n) ? IDLE : READ_DATA;
    60              1                          1     		default: ns = IDLE;
    61                                               		endcase
    62                                               	end
    63                                               
    64                                               	//Output Logic
    65              1                      49509     	always @(posedge intr.tx_valid or negedge intr.rst_n) begin
    66              1                        226     		if(~intr.rst_n) temp_tx <= 0;
    67              1                      13645     		else if(cs == READ_DATA) temp_tx <= intr.tx_data;
    68                                               	end
    69                                               
    70              1                     235797     	always @(posedge intr.clk or negedge intr.rst_n) begin
    71                                               		if(~intr.rst_n) begin
    72              1                        599     			intr.MISO_ref <= 0;
    73              1                        599     			intr.rx_valid_ref <= 0;
    74              1                        599     			temp_wr <= 0;
    75              1                        599     			temp_rd <= 0;
    76              1                        599     			bit_cntr_wr <= 0;
    77              1                        599     			bit_cntr_rd <= 0;
    78              1                        599     			data_addr <= 0;
    79              1                        599     			f_wr <= 1;
    80              1                        599     			f_rd <= 1;
    81              1                        599     			f_rd_d <= 1;
    82                                               		end
    83                                               		else begin
    84                                               			case(cs)
    85                                               			IDLE: begin
    86              1                      17295     				intr.MISO_ref <= 0;
    87              1                      17295     				intr.rx_valid_ref <= 0;
    88              1                      17295     				temp_wr <= 0;
    89              1                      17295     				temp_rd <= 0;
    90              1                      17295     				bit_cntr_wr <= 0;
    91              1                      17295     				bit_cntr_rd <= 0;
    92              1                      17295     				f_wr <= 1;
    93              1                      17295     				f_rd <= 1;
    94              1                      17295     				f_rd_d <= 1;
    95                                               			end
    96                                               			WRITE: begin
    97              1                      79078     				temp_wr <= {temp_wr[intr.ADDR_SIZE-1:0], intr.MOSI}; //Shift OP (Serial to Parallel)
    98              1                      79078     				bit_cntr_wr <= bit_cntr_wr + 1;
    99                                               				if(f_wr && (bit_cntr_wr == (intr.ADDR_SIZE))) begin //next bit_cntr=10, intr.rx_data_ref is ready
    100             1                       7704     					intr.rx_valid_ref <= 1;
    101             1                       7704     					bit_cntr_wr <= 0;
    102             1                       7704     					f_wr <= 0;
    103                                              				end
    104             1                      71374     				else intr.rx_valid_ref <= 0; //intr.rx_data_ref is not ready yet
    105                                              			end
    106                                              			READ_ADD: begin
    107             1                      31759     				temp_rd <= {temp_rd[intr.ADDR_SIZE-2:0], intr.MOSI}; //Shift OP (Serial to Parallel)
    108             1                      31759     				bit_cntr_wr <= bit_cntr_wr + 1;
    109                                              				if(f_rd && (bit_cntr_wr == (intr.ADDR_SIZE-1))) begin //next bit_cntr=10, intr.rx_data_ref is ready
    110             1                       3467     					intr.rx_valid_ref <= 1;
    111             1                       3467     					bit_cntr_wr <= 0;
    112             1                       3467     					f_rd <= 0;
    113                                              				end
    114             1                      28292     				else intr.rx_valid_ref <= 0; //intr.rx_data_ref is not ready yet
    115             1                       3502     				if(intr.SS_n) data_addr <= 1; //intr.SS_n high -> end of state -> READ_DATA next
    116                                              			end
    117                                              			READ_DATA: begin
    118                                              				if(f_rd && (bit_cntr_wr < intr.ADDR_SIZE)) begin //bit_cntr<10, intr.rx_data_ref (dummy) is being transferred
    119             1                      27483     					temp_rd <= {temp_rd[intr.ADDR_SIZE-2:0], intr.MOSI}; //Shift OP (Serial to Parallel)
    120                                              					if(bit_cntr_wr == (intr.ADDR_SIZE-1)) begin //next bit_cntr=10, intr.rx_data_ref is ready
    121             1                        983     						if(intr.tx_valid) intr.rx_valid_ref <= 0;
    122             1                       2415     						else intr.rx_valid_ref <= 1;
    123             1                       3398     						f_rd <= 0;
    124                                              					end
    125             1                      27483     					bit_cntr_wr <= bit_cntr_wr + 1;
    126                                              				end
    127                                              				else begin
    128             1                      37372     					bit_cntr_wr <= 0;
    129             1                      37372     					intr.rx_valid_ref <= 0;
    130                                              				end
    131                                              				if(f_tx && f_rd_d && intr.tx_valid) begin
    132             1                      18316     					intr.MISO_ref <= temp_tx[intr.ADDR_SIZE-1-bit_cntr_rd]; //Parallel to Serial
    133             1                          3     					if(bit_cntr_rd == (intr.ADDR_SIZE-2)) bit_cntr_rd <= 0; //bit_cntr_rd range=0:7
    134                                              					if(bit_cntr_rd > (intr.ADDR_SIZE-1)) begin //next bit_cntr=8, intr.tx_data is ready
    135             1                          1     						intr.MISO_ref <= 0;
    136             1                          1     						f_rd_d <= 0;
    137             1                          1     						f_tx <= 0;
    138                                              					end
    139             1                      18316     					bit_cntr_rd <= bit_cntr_rd + 1;
    140                                              				end
    141                                              				else begin
    142             1                      46539     					intr.MISO_ref <= 0; //intr.MISO_ref=0 as long as intr.tx_valid is low
    143             1                      46539     					bit_cntr_rd <= 0;
    144                                              				end
    145             1                       3480     				if(intr.SS_n) data_addr <= 0; //intr.SS_n high -> end of state -> READ_ADD next
    146                                              			end
    147                                              			default: begin
    148             1                      42211     				intr.MISO_ref <= 0;
    149             1                      42211     				intr.rx_valid_ref <= 0;
    150             1                      42211     				temp_wr <= 0;
    151             1                      42211     				temp_rd <= 0;
    152             1                      42211     				bit_cntr_wr <= 0;
    153             1                      42211     				bit_cntr_rd <= 0;
    154             1                      42211     				f_tx <= 0;
    155                                              			end
    156                                              			endcase
    157                                              
    158                                              			if(intr.SS_n) begin
    159             1                      15262     				temp_wr <= 0;
    160             1                      15262     				temp_rd <= 0;
    161             1                      15262     				intr.rx_valid_ref <= 0;
    162             1                      15262     				intr.MISO_ref <= 0;
    163             1                      15262     				f_tx <= 0;
    164                                              			end
    165                                              		end
    166                                              	end
    167                                              
    168             1                     186356     	assign intr.rx_data_ref = (cs == READ_DATA) ? {2'b11, temp_rd} : (cs == READ_ADD) ? {2'b10, temp_rd} : {1'b0, temp_wr};
    169                                              
    170             1                      40568     	always @(posedge intr.tx_valid or negedge intr.rst_n) begin
    171             1                       3377     		if(~intr.rst_n || intr.SS_n) f_tx <= 0;
    172             1                      37191     		else f_tx <= 1;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         92        90         2    97.82%

================================Toggle Details================================

Toggle Coverage for instance /slave_top/REF --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                    bit_cntr_rd[4]           0           0                                0.00 
                                  bit_cntr_rd[3-0]           1           1                              100.00 
                                  bit_cntr_wr[4-0]           1           1                              100.00 
                                           cs[2-0]           1           1                              100.00 
                                         data_addr           1           1                              100.00 
                                              f_rd           1           1                              100.00 
                                            f_rd_d           1           1                              100.00 
                                              f_tx           1           1                              100.00 
                                              f_wr           1           1                              100.00 
                                           ns[2-0]           1           1                              100.00 
                                      temp_rd[7-0]           1           1                              100.00 
                                      temp_tx[7-0]           1           1                              100.00 
                                      temp_wr[8-0]           1           1                              100.00 

Total Node Count     =         46 
Toggled Node Count   =         45 
Untoggled Node Count =          1 

Toggle Coverage      =      97.82% (90 of 92 bins)

=================================================================================
=== Instance: /slave_top
=== Design Unit: work.slave_top
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       6         6         0   100.00%

================================Statement Details================================

Statement Coverage for instance /slave_top --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File slave_top.sv
    5                                                module slave_top;
    6                                                	bit clk;
    7                                                
    8                                                	initial begin
    9               1                          1     		forever #1 clk = ~clk;
    9               2                     471301     
    9               3                     471300     
    10                                               	end
    11                                               
    12                                               	slave_if slaveif (clk);
    13                                               	slave DUT (slaveif);
    14                                               
    15                                               	slave_ref_if slaverefif (clk);
    16                                               	slave_ref REF (slaverefif);
    17                                               
    18                                               	initial begin
    19              1                          1     		uvm_config_db#(virtual slave_if)::set(null, "uvm_test_top", "SLAVE_IF", slaveif);
    20              1                          1     		uvm_config_db#(virtual slave_ref_if)::set(null, "uvm_test_top", "SLAVE_REF_IF", slaverefif);
    21              1                          1     		run_test("slave_test");

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          2         2         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /slave_top --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                               clk           1           1                              100.00 

Total Node Count     =          1 
Toggled Node Count   =          1 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (2 of 2 bins)

=================================================================================
=== Instance: /slave_sequence_item_pkg
=== Design Unit: work.slave_sequence_item_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         2         8    20.00%

================================Branch Details================================

Branch Coverage for instance /slave_sequence_item_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File slave_sequence_item_pkg.sv
------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               1                    ***0***     		`uvm_object_utils(slave_sequence_item)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                     235650     Count coming in to IF
    7               2                    ***0***     		`uvm_object_utils(slave_sequence_item)
                                          235650     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               3                    ***0***     		`uvm_object_utils(slave_sequence_item)
    7               4                    ***0***     		`uvm_object_utils(slave_sequence_item)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                     235650     Count coming in to IF
    7               5                    ***0***     		`uvm_object_utils(slave_sequence_item)
                                          235650     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               6                    ***0***     		`uvm_object_utils(slave_sequence_item)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /slave_sequence_item_pkg --

  File slave_sequence_item_pkg.sv
----------------Focused Condition View-------------------
Line       7 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       7 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      13         3        10    23.07%

================================Statement Details================================

Statement Coverage for instance /slave_sequence_item_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File slave_sequence_item_pkg.sv
    1                                                package slave_sequence_item_pkg;
    2                                                import uvm_pkg::*;
    3                                                import shared_pkg::*;
    4                                                `include "uvm_macros.svh"
    5                                                
    6                                                	class slave_sequence_item extends uvm_sequence_item;
    7               1                    ***0***     		`uvm_object_utils(slave_sequence_item)
    7               2                    ***0***     
    7               3                    ***0***     
    7               4                    ***0***     
    7               5                    ***0***     
    7               6                     235650     
    7               7                    ***0***     
    7               8                    ***0***     
    7               9                     235650     
    7              10                    ***0***     
    8                                                
    9                                                		rand bit MOSI, SS_n, rst_n, tx_valid;
    10                                               		rand logic [ADDR_SIZE-1:0] tx_data;
    11                                               
    12                                               		bit rx_valid, rx_valid_ref, MISO, MISO_ref;
    13                                               		logic [ADDR_SIZE+1:0] rx_data, rx_data_ref;
    14                                               
    15                                               		//state_e cs, ns;
    16                                               
    17                                               		rand bit [1:0] selector_tx;
    18                                               
    19                                               		function new(string name = "slave_sequence_item");
    20              1                     706952     			super.new(name);
    21                                               		endfunction : new
    22                                               
    23                                               		function string convert2string();
    24              1                    ***0***     			return $sformatf("%s 	rst_n = 0b%0b, 	SS_n = 0b%0b, 	MOSI = 0b%0b, 	tx_valid = 0b%0b, 	tx_data = 0x%0h, 	MISO = 0b%0b, 	rx_valid = 0b%0b, 	rx_data = 0x%0h",
    25                                               								super.convert2string(), rst_n, SS_n, MOSI, tx_valid, tx_data, MISO, rx_valid, rx_data);
    26                                               		endfunction : convert2string
    27                                               
    28                                               		function string convert2string_stimulus();
    29              1                    ***0***     			return $sformatf("rst_n = 0b%0b, 	SS_n = 0b%0b, 	MOSI = 0b%0b, 	tx_valid = 0b%0b, 	tx_data = 0x%0h",


=================================================================================
=== Instance: /slave_sequence_pkg
=== Design Unit: work.slave_sequence_pkg
=================================================================================

Assertion Coverage:
    Assertions                      30        30         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/slave_sequence_pkg/slave_reset_sequence/body/#ublk#94724615#124/immed__128
                     slave_sequence_pkg.sv(128)
                                                        0          1
/slave_sequence_pkg/slave_write_only_sequence/start_seq/immed__157
                     slave_sequence_pkg.sv(157)
                                                        0          1
/slave_sequence_pkg/slave_write_only_sequence/end_seq/immed__164
                     slave_sequence_pkg.sv(164)
                                                        0          1
/slave_sequence_pkg/slave_write_only_sequence/write_add_seq/#ublk#94724615#171/immed__174
                     slave_sequence_pkg.sv(174)
                                                        0          1
/slave_sequence_pkg/slave_write_only_sequence/write_add_seq/#ublk#94724615#178/immed__181
                     slave_sequence_pkg.sv(181)
                                                        0          1
/slave_sequence_pkg/slave_write_only_sequence/write_data_seq/immed__199
                     slave_sequence_pkg.sv(199)
                                                        0          1
/slave_sequence_pkg/slave_write_only_sequence/write_data_seq/#ublk#94724615#190/immed__193
                     slave_sequence_pkg.sv(193)
                                                        0          1
/slave_sequence_pkg/slave_write_only_sequence/write_data_seq/#ublk#94724615#202/immed__205
                     slave_sequence_pkg.sv(205)
                                                        0          1
/slave_sequence_pkg/slave_read_only_sequence/start_seq/immed__235
                     slave_sequence_pkg.sv(235)
                                                        0          1
/slave_sequence_pkg/slave_read_only_sequence/end_seq/immed__242
                     slave_sequence_pkg.sv(242)
                                                        0          1
/slave_sequence_pkg/slave_read_only_sequence/read_add_seq/immed__258
                     slave_sequence_pkg.sv(258)
                                                        0          1
/slave_sequence_pkg/slave_read_only_sequence/read_add_seq/#ublk#94724615#249/immed__252
                     slave_sequence_pkg.sv(252)
                                                        0          1
/slave_sequence_pkg/slave_read_only_sequence/read_add_seq/#ublk#94724615#261/immed__264
                     slave_sequence_pkg.sv(264)
                                                        0          1
/slave_sequence_pkg/slave_read_only_sequence/read_data_seq/#ublk#94724615#273/immed__276
                     slave_sequence_pkg.sv(276)
                                                        0          1
/slave_sequence_pkg/slave_read_only_sequence/read_data_seq/#ublk#94724615#280/immed__283
                     slave_sequence_pkg.sv(283)
                                                        0          1
/slave_sequence_pkg/slave_read_only_sequence/read_data_seq/#ublk#94724615#287/immed__290
                     slave_sequence_pkg.sv(290)
                                                        0          1
/slave_sequence_pkg/slave_write_read_sequence/start_seq/immed__324
                     slave_sequence_pkg.sv(324)
                                                        0          1
/slave_sequence_pkg/slave_write_read_sequence/end_seq/immed__331
                     slave_sequence_pkg.sv(331)
                                                        0          1
/slave_sequence_pkg/slave_write_read_sequence/write_add_seq/#ublk#94724615#338/immed__341
                     slave_sequence_pkg.sv(341)
                                                        0          1
/slave_sequence_pkg/slave_write_read_sequence/write_add_seq/#ublk#94724615#345/immed__348
                     slave_sequence_pkg.sv(348)
                                                        0          1
/slave_sequence_pkg/slave_write_read_sequence/write_data_seq/immed__366
                     slave_sequence_pkg.sv(366)
                                                        0          1
/slave_sequence_pkg/slave_write_read_sequence/write_data_seq/#ublk#94724615#357/immed__360
                     slave_sequence_pkg.sv(360)
                                                        0          1
/slave_sequence_pkg/slave_write_read_sequence/write_data_seq/#ublk#94724615#369/immed__372
                     slave_sequence_pkg.sv(372)
                                                        0          1
/slave_sequence_pkg/slave_write_read_sequence/read_add_seq/immed__390
                     slave_sequence_pkg.sv(390)
                                                        0          1
/slave_sequence_pkg/slave_write_read_sequence/read_add_seq/#ublk#94724615#381/immed__384
                     slave_sequence_pkg.sv(384)
                                                        0          1
/slave_sequence_pkg/slave_write_read_sequence/read_add_seq/#ublk#94724615#393/immed__396
                     slave_sequence_pkg.sv(396)
                                                        0          1
/slave_sequence_pkg/slave_write_read_sequence/read_data_seq/#ublk#94724615#405/immed__408
                     slave_sequence_pkg.sv(408)
                                                        0          1
/slave_sequence_pkg/slave_write_read_sequence/read_data_seq/#ublk#94724615#412/immed__415
                     slave_sequence_pkg.sv(415)
                                                        0          1
/slave_sequence_pkg/slave_write_read_sequence/read_data_seq/#ublk#94724615#419/immed__422
                     slave_sequence_pkg.sv(422)
                                                        0          1
/slave_sequence_pkg/slave_main_sequence/body/#ublk#94724615#442/immed__445
                     slave_sequence_pkg.sv(445)
                                                        0          1
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        55        14        41    25.45%

================================Branch Details================================

Branch Coverage for instance /slave_sequence_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File slave_sequence_pkg.sv
------------------------------------IF Branch------------------------------------
    115                                  ***0***     Count coming in to IF
    115             1                    ***0***     		`uvm_object_utils(slave_reset_sequence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    115                                        1     Count coming in to IF
    115             2                    ***0***     		`uvm_object_utils(slave_reset_sequence)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    115                                  ***0***     Count coming in to IF
    115             3                    ***0***     		`uvm_object_utils(slave_reset_sequence)
    115             4                    ***0***     		`uvm_object_utils(slave_reset_sequence)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    115                                        1     Count coming in to IF
    115             5                    ***0***     		`uvm_object_utils(slave_reset_sequence)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    115                                  ***0***     Count coming in to IF
    115             6                    ***0***     		`uvm_object_utils(slave_reset_sequence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    138                                  ***0***     Count coming in to IF
    138             1                    ***0***     		`uvm_object_utils(slave_write_only_sequence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    138                                        1     Count coming in to IF
    138             2                    ***0***     		`uvm_object_utils(slave_write_only_sequence)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    138                                  ***0***     Count coming in to IF
    138             3                    ***0***     		`uvm_object_utils(slave_write_only_sequence)
    138             4                    ***0***     		`uvm_object_utils(slave_write_only_sequence)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    138                                        1     Count coming in to IF
    138             5                    ***0***     		`uvm_object_utils(slave_write_only_sequence)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    138                                  ***0***     Count coming in to IF
    138             6                    ***0***     		`uvm_object_utils(slave_write_only_sequence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    216                                  ***0***     Count coming in to IF
    216             1                    ***0***     		`uvm_object_utils(slave_read_only_sequence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    216                                        1     Count coming in to IF
    216             2                    ***0***     		`uvm_object_utils(slave_read_only_sequence)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    216                                  ***0***     Count coming in to IF
    216             3                    ***0***     		`uvm_object_utils(slave_read_only_sequence)
    216             4                    ***0***     		`uvm_object_utils(slave_read_only_sequence)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    216                                        1     Count coming in to IF
    216             5                    ***0***     		`uvm_object_utils(slave_read_only_sequence)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    216                                  ***0***     Count coming in to IF
    216             6                    ***0***     		`uvm_object_utils(slave_read_only_sequence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    301                                  ***0***     Count coming in to IF
    301             1                    ***0***     		`uvm_object_utils(slave_write_read_sequence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    301                                        1     Count coming in to IF
    301             2                    ***0***     		`uvm_object_utils(slave_write_read_sequence)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    301                                  ***0***     Count coming in to IF
    301             3                    ***0***     		`uvm_object_utils(slave_write_read_sequence)
    301             4                    ***0***     		`uvm_object_utils(slave_write_read_sequence)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    301                                        1     Count coming in to IF
    301             5                    ***0***     		`uvm_object_utils(slave_write_read_sequence)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    301                                  ***0***     Count coming in to IF
    301             6                    ***0***     		`uvm_object_utils(slave_write_read_sequence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------CASE Branch------------------------------------
    311                                     3000     Count coming in to CASE
    312             1                        729     					0: write_add_seq(seq_item);
    313             1                        762     					1: write_data_seq(seq_item);
    314             1                        774     					2: read_add_seq(seq_item);
    315             1                        735     					3: read_data_seq(seq_item);
                                         ***0***     All False Count
Branch totals: 4 hits of 5 branches = 80.00%

------------------------------------IF Branch------------------------------------
    433                                  ***0***     Count coming in to IF
    433             1                    ***0***     		`uvm_object_utils(slave_main_sequence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    433                                        1     Count coming in to IF
    433             2                    ***0***     		`uvm_object_utils(slave_main_sequence)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    433                                  ***0***     Count coming in to IF
    433             3                    ***0***     		`uvm_object_utils(slave_main_sequence)
    433             4                    ***0***     		`uvm_object_utils(slave_main_sequence)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    433                                        1     Count coming in to IF
    433             5                    ***0***     		`uvm_object_utils(slave_main_sequence)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    433                                  ***0***     Count coming in to IF
    433             6                    ***0***     		`uvm_object_utils(slave_main_sequence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      10         0        10     0.00%

================================Condition Details================================

Condition Coverage for instance /slave_sequence_pkg --

  File slave_sequence_pkg.sv
----------------Focused Condition View-------------------
Line       115 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       115 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       138 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       138 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       216 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       216 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       301 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       301 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       433 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       433 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                     178       138        40    77.52%

================================Statement Details================================

Statement Coverage for instance /slave_sequence_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File slave_sequence_pkg.sv
    1                                                package slave_sequence_pkg;
    2                                                import uvm_pkg::*;
    3                                                import slave_sequence_item_pkg::*;
    4                                                import shared_pkg::*;
    5                                                `include "uvm_macros.svh"
    6                                                
    7                                                parameter TESTS = 3000;
    8                                                /*
    9                                                	class default_sequences extends uvm_sequence #(slave_sequence_item);
    10                                               
    11                                               		////////////////////////////////START & END////////////////////////////////
    12                                               		task start_seq(slave_sequence_item seq_item);
    13                                               			seq_item = slave_sequence_item::type_id::create("seq_item");
    14                                               			start_item(seq_item);
    15                                               			assert(seq_item.randomize() with {rst_n == 1; SS_n == 0;})
    16                                               			finish_item(seq_item);
    17                                               		endtask : start_seq
    18                                               
    19                                               		task end_seq(slave_sequence_item seq_item);
    20                                               			seq_item = slave_sequence_item::type_id::create("seq_item");
    21                                               			start_item(seq_item);
    22                                               			assert(seq_item.randomize() with {rst_n == 1; SS_n == 1;});
    23                                               			finish_item(seq_item);
    24                                               		endtask : end_seq
    25                                               
    26                                               		//////////////////////////////WRITE_ADDRESS//////////////////////////////
    27                                               		task write_add_seq(slave_sequence_item seq_item);
    28                                               			start_seq(seq_item);
    29                                               			repeat(3) begin
    30                                               				seq_item = slave_sequence_item::type_id::create("seq_item");
    31                                               				start_item(seq_item);
    32                                               				assert(seq_item.randomize() with {rst_n == 1; SS_n == 0; MOSI == 0;})
    33                                               				finish_item(seq_item);
    34                                               			end
    35                                               
    36                                               			repeat(ADDR_SIZE) begin
    37                                               				seq_item = slave_sequence_item::type_id::create("seq_item");
    38                                               				start_item(seq_item);
    39                                               				assert(seq_item.randomize() with {rst_n == 1; SS_n == 0;});
    40                                               				finish_item(seq_item);
    41                                               			end
    42                                               			end_seq(seq_item);
    43                                               		endtask : write_add_seq
    44                                               
    45                                               		///////////////////////////////WRITE_DATA///////////////////////////////
    46                                               		task write_data_seq(slave_sequence_item seq_item);
    47                                               			start_seq(seq_item);
    48                                               			repeat(2) begin
    49                                               				seq_item = slave_sequence_item::type_id::create("seq_item");
    50                                               				start_item(seq_item);
    51                                               				assert(seq_item.randomize() with {rst_n == 1; SS_n == 0; MOSI == 0;})
    52                                               				finish_item(seq_item);
    53                                               			end
    54                                               
    55                                               			seq_item = slave_sequence_item::type_id::create("seq_item");
    56                                               			start_item(seq_item);
    57                                               			assert(seq_item.randomize() with {rst_n == 1; SS_n == 0; MOSI == 1;})
    58                                               			finish_item(seq_item);
    59                                               
    60                                               			repeat(ADDR_SIZE) begin
    61                                               				seq_item = slave_sequence_item::type_id::create("seq_item");
    62                                               				start_item(seq_item);
    63                                               				assert(seq_item.randomize() with {rst_n == 1; SS_n == 0;});
    64                                               				finish_item(seq_item);
    65                                               			end
    66                                               			end_seq(seq_item);
    67                                               		endtask : write_data_seq
    68                                               
    69                                               		//////////////////////////////READ_ADDRESS//////////////////////////////
    70                                               		task read_add_seq(slave_sequence_item seq_item);
    71                                               			start_seq(seq_item);
    72                                               			repeat(2) begin
    73                                               				seq_item = slave_sequence_item::type_id::create("seq_item");
    74                                               				start_item(seq_item);
    75                                               				assert(seq_item.randomize() with {rst_n == 1; SS_n == 0; MOSI == 1;})
    76                                               				finish_item(seq_item);
    77                                               			end
    78                                               
    79                                               			seq_item = slave_sequence_item::type_id::create("seq_item");
    80                                               			start_item(seq_item);
    81                                               			assert(seq_item.randomize() with {rst_n == 1; SS_n == 0; MOSI == 0;})
    82                                               			finish_item(seq_item);
    83                                               
    84                                               			repeat(ADDR_SIZE) begin
    85                                               				seq_item = slave_sequence_item::type_id::create("seq_item");
    86                                               				start_item(seq_item);
    87                                               				assert(seq_item.randomize() with {rst_n == 1; SS_n == 0;});
    88                                               				finish_item(seq_item);
    89                                               			end
    90                                               			end_seq(seq_item);
    91                                               		endtask : read_add_seq
    92                                               
    93                                               		///////////////////////////////READ_DATA///////////////////////////////
    94                                               		task read_data_seq(slave_sequence_item seq_item);
    95                                               			start_seq(seq_item);
    96                                               			repeat(3) begin
    97                                               				seq_item = slave_sequence_item::type_id::create("seq_item");
    98                                               				start_item(seq_item);
    99                                               				assert(seq_item.randomize() with {rst_n == 1; SS_n == 0; MOSI == 1;})
    100                                              				finish_item(seq_item);
    101                                              			end
    102                                              
    103                                              			repeat(ADDR_SIZE) begin
    104                                              				seq_item = slave_sequence_item::type_id::create("seq_item");
    105                                              				start_item(seq_item);
    106                                              				assert(seq_item.randomize() with {rst_n == 1; SS_n == 0;});
    107                                              				finish_item(seq_item);
    108                                              			end
    109                                              			end_seq(seq_item);
    110                                              		endtask : read_data_seq
    111                                              
    112                                              	endclass : default_sequences
    113                                              */
    114                                              	class slave_reset_sequence extends uvm_sequence #(slave_sequence_item);
    115             1                    ***0***     		`uvm_object_utils(slave_reset_sequence)
    115             2                    ***0***     
    115             3                    ***0***     
    115             4                    ***0***     
    115             5                    ***0***     
    115             6                          1     
    115             7                    ***0***     
    115             8                    ***0***     
    115             9                          1     
    115            10                    ***0***     
    116                                              
    117                                              		slave_sequence_item seq_item;
    118                                              
    119                                              		function new(string name = "slave_reset_sequence");
    120             1                          1     			super.new(name);
    121                                              		endfunction : new
    122                                              
    123                                              		task body();
    124             1                        300     			repeat(TESTS/10) begin
    125             1                        300     				seq_item = slave_sequence_item::type_id::create("seq_item");
    126             1                        300     				start_item(seq_item);
    127             1                        300     				seq_item.constraint_mode(0);
    128                                              				assert(seq_item.randomize() with {rst_n == 0;});
    129             1                        300     				finish_item(seq_item);
    130                                              			end
    131                                              		endtask : body
    132                                              
    133                                              	endclass : slave_reset_sequence
    134                                              
    135                                              
    136                                              
    137                                              	class slave_write_only_sequence extends uvm_sequence #(slave_sequence_item);
    138             1                    ***0***     		`uvm_object_utils(slave_write_only_sequence)
    138             2                    ***0***     
    138             3                    ***0***     
    138             4                    ***0***     
    138             5                    ***0***     
    138             6                          1     
    138             7                    ***0***     
    138             8                    ***0***     
    138             9                          1     
    138            10                    ***0***     
    139                                              
    140                                              		slave_sequence_item seq_item;
    141                                              
    142                                              		function new(string name = "slave_write_only_sequence");
    143             1                          1     			super.new(name);
    144                                              		endfunction : new
    145                                              
    146                                              		task body();
    147             1                       3000     			repeat(TESTS) begin
    148             1                       3000     				write_add_seq(seq_item);
    149             1                       3000     				write_data_seq(seq_item);
    150                                              			end
    151                                              		endtask : body
    152                                              
    153                                              		////////////////////////////////START & END////////////////////////////////
    154                                              		task start_seq(slave_sequence_item seq_item);
    155             1                       6000     			seq_item = slave_sequence_item::type_id::create("seq_item");
    156             1                       6000     			start_item(seq_item);
    157                                              			assert(seq_item.randomize() with {rst_n == 1; SS_n == 0;})
    158                                              			finish_item(seq_item);
    159                                              		endtask : start_seq
    160                                              
    161                                              		task end_seq(slave_sequence_item seq_item);
    162             1                       6000     			seq_item = slave_sequence_item::type_id::create("seq_item");
    163             1                       6000     			start_item(seq_item);
    164                                              			assert(seq_item.randomize() with {rst_n == 1; SS_n == 1;});
    165             1                       6000     			finish_item(seq_item);
    166                                              		endtask : end_seq
    167                                              
    168                                              		//////////////////////////////WRITE_ADDRESS//////////////////////////////
    169                                              		task write_add_seq(slave_sequence_item seq_item);
    170             1                       3000     			start_seq(seq_item);
    171             1                       9000     			repeat(3) begin
    172             1                       9000     				seq_item = slave_sequence_item::type_id::create("seq_item");
    173             1                       9000     				start_item(seq_item);
    174                                              				assert(seq_item.randomize() with {rst_n == 1; SS_n == 0; MOSI == 0;})
    175                                              				finish_item(seq_item);
    176                                              			end
    177                                              
    178             1                      24000     			repeat(ADDR_SIZE) begin
    179             1                      24000     				seq_item = slave_sequence_item::type_id::create("seq_item");
    180             1                      24000     				start_item(seq_item);
    181                                              				assert(seq_item.randomize() with {rst_n == 1; SS_n == 0;});
    182             1                      24000     				finish_item(seq_item);
    183                                              			end
    184             1                       3000     			end_seq(seq_item);
    185                                              		endtask : write_add_seq
    186                                              
    187                                              		///////////////////////////////WRITE_DATA///////////////////////////////
    188                                              		task write_data_seq(slave_sequence_item seq_item);
    189             1                       3000     			start_seq(seq_item);
    190             1                       6000     			repeat(2) begin
    191             1                       6000     				seq_item = slave_sequence_item::type_id::create("seq_item");
    192             1                       6000     				start_item(seq_item);
    193                                              				assert(seq_item.randomize() with {rst_n == 1; SS_n == 0; MOSI == 0;})
    194                                              				finish_item(seq_item);
    195                                              			end
    196                                              
    197             1                       3000     			seq_item = slave_sequence_item::type_id::create("seq_item");
    198             1                       3000     			start_item(seq_item);
    199                                              			assert(seq_item.randomize() with {rst_n == 1; SS_n == 0; MOSI == 1;})
    200                                              			finish_item(seq_item);
    201                                              
    202             1                      24000     			repeat(ADDR_SIZE) begin
    203             1                      24000     				seq_item = slave_sequence_item::type_id::create("seq_item");
    204             1                      24000     				start_item(seq_item);
    205                                              				assert(seq_item.randomize() with {rst_n == 1; SS_n == 0;});
    206             1                      24000     				finish_item(seq_item);
    207                                              			end
    208             1                       3000     			end_seq(seq_item);
    209                                              		endtask : write_data_seq
    210                                              
    211                                              	endclass : slave_write_only_sequence
    212                                              
    213                                              
    214                                              
    215                                              	class slave_read_only_sequence extends uvm_sequence #(slave_sequence_item);
    216             1                    ***0***     		`uvm_object_utils(slave_read_only_sequence)
    216             2                    ***0***     
    216             3                    ***0***     
    216             4                    ***0***     
    216             5                    ***0***     
    216             6                          1     
    216             7                    ***0***     
    216             8                    ***0***     
    216             9                          1     
    216            10                    ***0***     
    217                                              
    218                                              		slave_sequence_item seq_item;
    219                                              
    220                                              		function new(string name = "slave_read_only_sequence");
    221             1                          1     			super.new(name);
    222                                              		endfunction : new
    223                                              
    224                                              		task body();
    225             1                       3000     			repeat(TESTS) begin
    226             1                       3000     				read_add_seq(seq_item);
    227             1                       3000     				read_data_seq(seq_item);
    228                                              			end
    229                                              		endtask : body
    230                                              
    231                                              		////////////////////////////////START & END////////////////////////////////
    232                                              		task start_seq(slave_sequence_item seq_item);
    233             1                       6000     			seq_item = slave_sequence_item::type_id::create("seq_item");
    234             1                       6000     			start_item(seq_item);
    235                                              			assert(seq_item.randomize() with {rst_n == 1; SS_n == 0;})
    236                                              			finish_item(seq_item);
    237                                              		endtask : start_seq
    238                                              
    239                                              		task end_seq(slave_sequence_item seq_item);
    240             1                       6000     			seq_item = slave_sequence_item::type_id::create("seq_item");
    241             1                       6000     			start_item(seq_item);
    242                                              			assert(seq_item.randomize() with {rst_n == 1; SS_n == 1;});
    243             1                       6000     			finish_item(seq_item);
    244                                              		endtask : end_seq
    245                                              
    246                                              		//////////////////////////////READ_ADDRESS//////////////////////////////
    247                                              		task read_add_seq(slave_sequence_item seq_item);
    248             1                       3000     			start_seq(seq_item);
    249             1                       6000     			repeat(2) begin
    250             1                       6000     				seq_item = slave_sequence_item::type_id::create("seq_item");
    251             1                       6000     				start_item(seq_item);
    252                                              				assert(seq_item.randomize() with {rst_n == 1; SS_n == 0; MOSI == 1;})
    253                                              				finish_item(seq_item);
    254                                              			end
    255                                              
    256             1                       3000     			seq_item = slave_sequence_item::type_id::create("seq_item");
    257             1                       3000     			start_item(seq_item);
    258                                              			assert(seq_item.randomize() with {rst_n == 1; SS_n == 0; MOSI == 0;})
    259                                              			finish_item(seq_item);
    260                                              
    261             1                      24000     			repeat(ADDR_SIZE) begin
    262             1                      24000     				seq_item = slave_sequence_item::type_id::create("seq_item");
    263             1                      24000     				start_item(seq_item);
    264                                              				assert(seq_item.randomize() with {rst_n == 1; SS_n == 0;});
    265             1                      24000     				finish_item(seq_item);
    266                                              			end
    267             1                       3000     			end_seq(seq_item);
    268                                              		endtask : read_add_seq
    269                                              
    270                                              		///////////////////////////////READ_DATA///////////////////////////////
    271                                              		task read_data_seq(slave_sequence_item seq_item);
    272             1                       3000     			start_seq(seq_item);
    273             1                       9000     			repeat(3) begin
    274             1                       9000     				seq_item = slave_sequence_item::type_id::create("seq_item");
    275             1                       9000     				start_item(seq_item);
    276                                              				assert(seq_item.randomize() with {rst_n == 1; SS_n == 0; MOSI == 1;})
    277                                              				finish_item(seq_item);
    278                                              			end
    279                                              
    280             1                      24000     			repeat(ADDR_SIZE) begin
    281             1                      24000     				seq_item = slave_sequence_item::type_id::create("seq_item");
    282             1                      24000     				start_item(seq_item);
    283                                              				assert(seq_item.randomize() with {rst_n == 1; SS_n == 0;});
    284             1                      24000     				finish_item(seq_item);
    285                                              			end
    286                                              
    287             1                      30000     			repeat(ADDR_SIZE+2) begin
    288             1                      30000     				seq_item = slave_sequence_item::type_id::create("seq_item");
    289             1                      30000     				start_item(seq_item);
    290                                              				assert(seq_item.randomize() with {rst_n == 1; SS_n == 0;});
    291             1                      30000     				finish_item(seq_item);
    292                                              			end
    293             1                       3000     			end_seq(seq_item);
    294                                              		endtask : read_data_seq
    295                                              
    296                                              	endclass : slave_read_only_sequence
    297                                              
    298                                              
    299                                              
    300                                              	class slave_write_read_sequence extends uvm_sequence #(slave_sequence_item);
    301             1                    ***0***     		`uvm_object_utils(slave_write_read_sequence)
    301             2                    ***0***     
    301             3                    ***0***     
    301             4                    ***0***     
    301             5                    ***0***     
    301             6                          1     
    301             7                    ***0***     
    301             8                    ***0***     
    301             9                          1     
    301            10                    ***0***     
    302                                              
    303                                              		slave_sequence_item seq_item;
    304                                              
    305                                              		function new(string name = "slave_write_read_sequence");
    306             1                          1     			super.new(name);
    307                                              		endfunction : new
    308                                              
    309                                              		task body();
    310             1                       3000     			repeat(TESTS) begin
    311                                              				case($urandom_range(0,3))
    312             1                        729     					0: write_add_seq(seq_item);
    313             1                        762     					1: write_data_seq(seq_item);
    314             1                        774     					2: read_add_seq(seq_item);
    315             1                        735     					3: read_data_seq(seq_item);
    316                                              				endcase //seq_item.selector_seq
    317                                              			end
    318                                              		endtask : body
    319                                              
    320                                              		////////////////////////////////START & END////////////////////////////////
    321                                              		task start_seq(slave_sequence_item seq_item);
    322             1                       3000     			seq_item = slave_sequence_item::type_id::create("seq_item");
    323             1                       3000     			start_item(seq_item);
    324                                              			assert(seq_item.randomize() with {rst_n == 1; SS_n == 0;})
    325                                              			finish_item(seq_item);
    326                                              		endtask : start_seq
    327                                              
    328                                              		task end_seq(slave_sequence_item seq_item);
    329             1                       3000     			seq_item = slave_sequence_item::type_id::create("seq_item");
    330             1                       3000     			start_item(seq_item);
    331                                              			assert(seq_item.randomize() with {rst_n == 1; SS_n == 1;});
    332             1                       3000     			finish_item(seq_item);
    333                                              		endtask : end_seq
    334                                              
    335                                              		//////////////////////////////WRITE_ADDRESS//////////////////////////////
    336                                              		task write_add_seq(slave_sequence_item seq_item);
    337             1                        729     			start_seq(seq_item);
    338             1                       2187     			repeat(3) begin
    339             1                       2187     				seq_item = slave_sequence_item::type_id::create("seq_item");
    340             1                       2187     				start_item(seq_item);
    341                                              				assert(seq_item.randomize() with {rst_n == 1; SS_n == 0; MOSI == 0;})
    342                                              				finish_item(seq_item);
    343                                              			end
    344                                              
    345             1                       5832     			repeat(ADDR_SIZE) begin
    346             1                       5832     				seq_item = slave_sequence_item::type_id::create("seq_item");
    347             1                       5832     				start_item(seq_item);
    348                                              				assert(seq_item.randomize() with {rst_n == 1; SS_n == 0;});
    349             1                       5832     				finish_item(seq_item);
    350                                              			end
    351             1                        729     			end_seq(seq_item);
    352                                              		endtask : write_add_seq
    353                                              
    354                                              		///////////////////////////////WRITE_DATA///////////////////////////////
    355                                              		task write_data_seq(slave_sequence_item seq_item);
    356             1                        762     			start_seq(seq_item);
    357             1                       1524     			repeat(2) begin
    358             1                       1524     				seq_item = slave_sequence_item::type_id::create("seq_item");
    359             1                       1524     				start_item(seq_item);
    360                                              				assert(seq_item.randomize() with {rst_n == 1; SS_n == 0; MOSI == 0;})
    361                                              				finish_item(seq_item);
    362                                              			end
    363                                              
    364             1                        762     			seq_item = slave_sequence_item::type_id::create("seq_item");
    365             1                        762     			start_item(seq_item);
    366                                              			assert(seq_item.randomize() with {rst_n == 1; SS_n == 0; MOSI == 1;})
    367                                              			finish_item(seq_item);
    368                                              
    369             1                       6096     			repeat(ADDR_SIZE) begin
    370             1                       6096     				seq_item = slave_sequence_item::type_id::create("seq_item");
    371             1                       6096     				start_item(seq_item);
    372                                              				assert(seq_item.randomize() with {rst_n == 1; SS_n == 0;});
    373             1                       6096     				finish_item(seq_item);
    374                                              			end
    375             1                        762     			end_seq(seq_item);
    376                                              		endtask : write_data_seq
    377                                              
    378                                              		//////////////////////////////READ_ADDRESS//////////////////////////////
    379                                              		task read_add_seq(slave_sequence_item seq_item);
    380             1                        774     			start_seq(seq_item);
    381             1                       1548     			repeat(2) begin
    382             1                       1548     				seq_item = slave_sequence_item::type_id::create("seq_item");
    383             1                       1548     				start_item(seq_item);
    384                                              				assert(seq_item.randomize() with {rst_n == 1; SS_n == 0; MOSI == 1;})
    385                                              				finish_item(seq_item);
    386                                              			end
    387                                              
    388             1                        774     			seq_item = slave_sequence_item::type_id::create("seq_item");
    389             1                        774     			start_item(seq_item);
    390                                              			assert(seq_item.randomize() with {rst_n == 1; SS_n == 0; MOSI == 0;})
    391                                              			finish_item(seq_item);
    392                                              
    393             1                       6192     			repeat(ADDR_SIZE) begin
    394             1                       6192     				seq_item = slave_sequence_item::type_id::create("seq_item");
    395             1                       6192     				start_item(seq_item);
    396                                              				assert(seq_item.randomize() with {rst_n == 1; SS_n == 0;});
    397             1                       6192     				finish_item(seq_item);
    398                                              			end
    399             1                        774     			end_seq(seq_item);
    400                                              		endtask : read_add_seq
    401                                              
    402                                              		///////////////////////////////READ_DATA///////////////////////////////
    403                                              		task read_data_seq(slave_sequence_item seq_item);
    404             1                        735     			start_seq(seq_item);
    405             1                       2205     			repeat(3) begin
    406             1                       2205     				seq_item = slave_sequence_item::type_id::create("seq_item");
    407             1                       2205     				start_item(seq_item);
    408                                              				assert(seq_item.randomize() with {rst_n == 1; SS_n == 0; MOSI == 1;})
    409                                              				finish_item(seq_item);
    410                                              			end
    411                                              
    412             1                       5880     			repeat(ADDR_SIZE) begin
    413             1                       5880     				seq_item = slave_sequence_item::type_id::create("seq_item");
    414             1                       5880     				start_item(seq_item);
    415                                              				assert(seq_item.randomize() with {rst_n == 1; SS_n == 0;});
    416             1                       5880     				finish_item(seq_item);
    417                                              			end
    418                                              
    419             1                       7350     			repeat(ADDR_SIZE+2) begin
    420             1                       7350     				seq_item = slave_sequence_item::type_id::create("seq_item");
    421             1                       7350     				start_item(seq_item);
    422                                              				assert(seq_item.randomize() with {rst_n == 1; SS_n == 0;});
    423             1                       7350     				finish_item(seq_item);
    424                                              			end
    425             1                        735     			end_seq(seq_item);
    426                                              		endtask : read_data_seq
    427                                              
    428                                              	endclass : slave_write_read_sequence
    429                                              	
    430                                              
    431                                              
    432                                              	class slave_main_sequence extends uvm_sequence #(slave_sequence_item);
    433             1                    ***0***     		`uvm_object_utils(slave_main_sequence)
    433             2                    ***0***     
    433             3                    ***0***     
    433             4                    ***0***     
    433             5                    ***0***     
    433             6                          1     
    433             7                    ***0***     
    433             8                    ***0***     
    433             9                          1     
    433            10                    ***0***     
    434                                              
    435                                              		slave_sequence_item seq_item;
    436                                              
    437                                              		function new(string name = "slave_main_sequence");
    438             1                          1     			super.new(name);
    439                                              		endfunction : new
    440                                              
    441                                              		task body();
    442             1                       3000     			repeat(TESTS) begin
    443             1                       3000     				seq_item = slave_sequence_item::type_id::create("seq_item");
    444             1                       3000     				start_item(seq_item);
    445                                              				assert(seq_item.randomize());
    446             1                       3000     				finish_item(seq_item);


=================================================================================
=== Instance: /slave_coverage_pkg
=== Design Unit: work.slave_coverage_pkg
=================================================================================

Covergroup Coverage:
    Covergroups                      1        na        na   100.00%
        Coverpoints/Crosses         10        na        na        na
            Covergroup Bins         28        28         0   100.00%
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /slave_coverage_pkg/slave_coverage/cg           100.00%        100          -    Covered              
    covered/total bins:                                    28         28          -                      
    missing/total bins:                                     0         28          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint tx_data_cp                             100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint rx_signal_cp                           100.00%        100          -    Covered              
        covered/total bins:                                 5          5          -                      
        missing/total bins:                                 0          5          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint rx_data_cp                             100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint rst_n_cp                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint SS_n_cp                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint MOSI_cp                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint tx_valid_cp                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Cross cross_MOSI_SS_rst                           100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
    Cross cross_rx_signal_data                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Cross cross_tx_valid_data                         100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/slave_coverage_pkg::slave_coverage::cg  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    28         28          -                      
    missing/total bins:                                     0         28          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint tx_data_cp                             100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin Corners                                     52156          1          -    Covered              
        default bin others[1]                            6776                     -    Occurred             
        default bin others[2]                            6757                     -    Occurred             
        default bin others[3]                             529                     -    Occurred             
        default bin others[4]                            6733                     -    Occurred             
        default bin others[5]                             519                     -    Occurred             
        default bin others[6]                             475                     -    Occurred             
        default bin others[7]                             544                     -    Occurred             
        default bin others[8]                            6821                     -    Occurred             
        default bin others[9]                             527                     -    Occurred             
        default bin others[10]                            499                     -    Occurred             
        default bin others[11]                            512                     -    Occurred             
        default bin others[12]                            529                     -    Occurred             
        default bin others[13]                            494                     -    Occurred             
        default bin others[14]                            529                     -    Occurred             
        default bin others[15]                            574                     -    Occurred             
        default bin others[16]                           6804                     -    Occurred             
        default bin others[17]                            526                     -    Occurred             
        default bin others[18]                            502                     -    Occurred             
        default bin others[19]                            514                     -    Occurred             
        default bin others[20]                            522                     -    Occurred             
        default bin others[21]                            553                     -    Occurred             
        default bin others[22]                            470                     -    Occurred             
        default bin others[23]                            509                     -    Occurred             
        default bin others[24]                            542                     -    Occurred             
        default bin others[25]                            552                     -    Occurred             
        default bin others[26]                            530                     -    Occurred             
        default bin others[27]                            500                     -    Occurred             
        default bin others[28]                            523                     -    Occurred             
        default bin others[29]                            533                     -    Occurred             
        default bin others[30]                            560                     -    Occurred             
        default bin others[31]                            560                     -    Occurred             
        default bin others[32]                           6925                     -    Occurred             
        default bin others[33]                            544                     -    Occurred             
        default bin others[34]                            512                     -    Occurred             
        default bin others[35]                            535                     -    Occurred             
        default bin others[36]                            509                     -    Occurred             
        default bin others[37]                            535                     -    Occurred             
        default bin others[38]                            506                     -    Occurred             
        default bin others[39]                            515                     -    Occurred             
        default bin others[40]                            560                     -    Occurred             
        default bin others[41]                            561                     -    Occurred             
        default bin others[42]                            515                     -    Occurred             
        default bin others[43]                            531                     -    Occurred             
        default bin others[44]                            546                     -    Occurred             
        default bin others[45]                            503                     -    Occurred             
        default bin others[46]                            491                     -    Occurred             
        default bin others[47]                            503                     -    Occurred             
        default bin others[48]                            555                     -    Occurred             
        default bin others[49]                            518                     -    Occurred             
        default bin others[50]                            539                     -    Occurred             
        default bin others[51]                            524                     -    Occurred             
        default bin others[52]                            555                     -    Occurred             
        default bin others[53]                            531                     -    Occurred             
        default bin others[54]                            581                     -    Occurred             
        default bin others[55]                            482                     -    Occurred             
        default bin others[56]                            550                     -    Occurred             
        default bin others[57]                            556                     -    Occurred             
        default bin others[58]                            534                     -    Occurred             
        default bin others[59]                            511                     -    Occurred             
        default bin others[60]                            542                     -    Occurred             
        default bin others[61]                            538                     -    Occurred             
        default bin others[62]                            530                     -    Occurred             
        default bin others[63]                            547                     -    Occurred             
        default bin others[64]                           6899                     -    Occurred             
        default bin others[65]                            498                     -    Occurred             
        default bin others[66]                            539                     -    Occurred             
        default bin others[67]                            493                     -    Occurred             
        default bin others[68]                            514                     -    Occurred             
        default bin others[69]                            553                     -    Occurred             
        default bin others[70]                            571                     -    Occurred             
        default bin others[71]                            563                     -    Occurred             
        default bin others[72]                            511                     -    Occurred             
        default bin others[73]                            499                     -    Occurred             
        default bin others[74]                            533                     -    Occurred             
        default bin others[75]                            560                     -    Occurred             
        default bin others[76]                            535                     -    Occurred             
        default bin others[77]                            536                     -    Occurred             
        default bin others[78]                            563                     -    Occurred             
        default bin others[79]                            508                     -    Occurred             
        default bin others[80]                            543                     -    Occurred             
        default bin others[81]                            527                     -    Occurred             
        default bin others[82]                            513                     -    Occurred             
        default bin others[83]                            568                     -    Occurred             
        default bin others[84]                            537                     -    Occurred             
        default bin others[86]                            533                     -    Occurred             
        default bin others[87]                            506                     -    Occurred             
        default bin others[88]                            524                     -    Occurred             
        default bin others[89]                            522                     -    Occurred             
        default bin others[90]                            553                     -    Occurred             
        default bin others[91]                            513                     -    Occurred             
        default bin others[92]                            518                     -    Occurred             
        default bin others[93]                            546                     -    Occurred             
        default bin others[94]                            502                     -    Occurred             
        default bin others[95]                            529                     -    Occurred             
        default bin others[96]                            534                     -    Occurred             
        default bin others[97]                            566                     -    Occurred             
        default bin others[98]                            509                     -    Occurred             
        default bin others[99]                            550                     -    Occurred             
        default bin others[100]                           518                     -    Occurred             
        default bin others[101]                           570                     -    Occurred             
        default bin others[102]                           586                     -    Occurred             
        default bin others[103]                           489                     -    Occurred             
        default bin others[104]                           514                     -    Occurred             
        default bin others[105]                           534                     -    Occurred             
        default bin others[106]                           521                     -    Occurred             
        default bin others[107]                           549                     -    Occurred             
        default bin others[108]                           523                     -    Occurred             
        default bin others[109]                           528                     -    Occurred             
        default bin others[110]                           515                     -    Occurred             
        default bin others[111]                           543                     -    Occurred             
        default bin others[112]                           541                     -    Occurred             
        default bin others[113]                           511                     -    Occurred             
        default bin others[114]                           532                     -    Occurred             
        default bin others[115]                           515                     -    Occurred             
        default bin others[116]                           504                     -    Occurred             
        default bin others[117]                           484                     -    Occurred             
        default bin others[118]                           548                     -    Occurred             
        default bin others[119]                           534                     -    Occurred             
        default bin others[120]                           507                     -    Occurred             
        default bin others[121]                           552                     -    Occurred             
        default bin others[122]                           517                     -    Occurred             
        default bin others[123]                           557                     -    Occurred             
        default bin others[124]                           565                     -    Occurred             
        default bin others[125]                           506                     -    Occurred             
        default bin others[126]                           519                     -    Occurred             
        default bin others[127]                           488                     -    Occurred             
        default bin others[128]                          6747                     -    Occurred             
        default bin others[129]                           488                     -    Occurred             
        default bin others[130]                           513                     -    Occurred             
        default bin others[131]                           540                     -    Occurred             
        default bin others[132]                           567                     -    Occurred             
        default bin others[133]                           519                     -    Occurred             
        default bin others[134]                           483                     -    Occurred             
        default bin others[135]                           514                     -    Occurred             
        default bin others[136]                           502                     -    Occurred             
        default bin others[137]                           524                     -    Occurred             
        default bin others[138]                           510                     -    Occurred             
        default bin others[139]                           523                     -    Occurred             
        default bin others[140]                           523                     -    Occurred             
        default bin others[141]                           545                     -    Occurred             
        default bin others[142]                           481                     -    Occurred             
        default bin others[143]                           581                     -    Occurred             
        default bin others[144]                           485                     -    Occurred             
        default bin others[145]                           510                     -    Occurred             
        default bin others[146]                           518                     -    Occurred             
        default bin others[147]                           540                     -    Occurred             
        default bin others[148]                           502                     -    Occurred             
        default bin others[149]                           509                     -    Occurred             
        default bin others[150]                           474                     -    Occurred             
        default bin others[151]                           553                     -    Occurred             
        default bin others[152]                           515                     -    Occurred             
        default bin others[153]                           610                     -    Occurred             
        default bin others[154]                           543                     -    Occurred             
        default bin others[155]                           557                     -    Occurred             
        default bin others[156]                           521                     -    Occurred             
        default bin others[157]                           498                     -    Occurred             
        default bin others[158]                           503                     -    Occurred             
        default bin others[159]                           542                     -    Occurred             
        default bin others[160]                           518                     -    Occurred             
        default bin others[161]                           518                     -    Occurred             
        default bin others[162]                           503                     -    Occurred             
        default bin others[163]                           534                     -    Occurred             
        default bin others[164]                           513                     -    Occurred             
        default bin others[165]                           532                     -    Occurred             
        default bin others[166]                           539                     -    Occurred             
        default bin others[167]                           499                     -    Occurred             
        default bin others[168]                           519                     -    Occurred             
        default bin others[169]                           566                     -    Occurred             
        default bin others[171]                           527                     -    Occurred             
        default bin others[172]                           536                     -    Occurred             
        default bin others[173]                           526                     -    Occurred             
        default bin others[174]                           496                     -    Occurred             
        default bin others[175]                           569                     -    Occurred             
        default bin others[176]                           544                     -    Occurred             
        default bin others[177]                           521                     -    Occurred             
        default bin others[178]                           516                     -    Occurred             
        default bin others[179]                           521                     -    Occurred             
        default bin others[180]                           545                     -    Occurred             
        default bin others[181]                           500                     -    Occurred             
        default bin others[182]                           529                     -    Occurred             
        default bin others[183]                           486                     -    Occurred             
        default bin others[184]                           538                     -    Occurred             
        default bin others[185]                           566                     -    Occurred             
        default bin others[186]                           553                     -    Occurred             
        default bin others[187]                           538                     -    Occurred             
        default bin others[188]                           519                     -    Occurred             
        default bin others[189]                           531                     -    Occurred             
        default bin others[190]                           500                     -    Occurred             
        default bin others[191]                           572                     -    Occurred             
        default bin others[192]                           573                     -    Occurred             
        default bin others[193]                           526                     -    Occurred             
        default bin others[194]                           542                     -    Occurred             
        default bin others[195]                           537                     -    Occurred             
        default bin others[196]                           555                     -    Occurred             
        default bin others[197]                           565                     -    Occurred             
        default bin others[198]                           581                     -    Occurred             
        default bin others[199]                           532                     -    Occurred             
        default bin others[200]                           560                     -    Occurred             
        default bin others[201]                           541                     -    Occurred             
        default bin others[202]                           494                     -    Occurred             
        default bin others[203]                           552                     -    Occurred             
        default bin others[204]                           523                     -    Occurred             
        default bin others[205]                           534                     -    Occurred             
        default bin others[206]                           551                     -    Occurred             
        default bin others[207]                           532                     -    Occurred             
        default bin others[208]                           528                     -    Occurred             
        default bin others[209]                           538                     -    Occurred             
        default bin others[210]                           514                     -    Occurred             
        default bin others[211]                           536                     -    Occurred             
        default bin others[212]                           492                     -    Occurred             
        default bin others[213]                           564                     -    Occurred             
        default bin others[214]                           529                     -    Occurred             
        default bin others[215]                           547                     -    Occurred             
        default bin others[216]                           551                     -    Occurred             
        default bin others[217]                           550                     -    Occurred             
        default bin others[218]                           501                     -    Occurred             
        default bin others[219]                           558                     -    Occurred             
        default bin others[220]                           547                     -    Occurred             
        default bin others[221]                           514                     -    Occurred             
        default bin others[222]                           494                     -    Occurred             
        default bin others[223]                           554                     -    Occurred             
        default bin others[224]                           519                     -    Occurred             
        default bin others[225]                           527                     -    Occurred             
        default bin others[226]                           505                     -    Occurred             
        default bin others[227]                           488                     -    Occurred             
        default bin others[228]                           536                     -    Occurred             
        default bin others[229]                           536                     -    Occurred             
        default bin others[230]                           500                     -    Occurred             
        default bin others[231]                           522                     -    Occurred             
        default bin others[232]                           529                     -    Occurred             
        default bin others[233]                           539                     -    Occurred             
        default bin others[234]                           552                     -    Occurred             
        default bin others[235]                           553                     -    Occurred             
        default bin others[236]                           515                     -    Occurred             
        default bin others[237]                           515                     -    Occurred             
        default bin others[238]                           594                     -    Occurred             
        default bin others[239]                           527                     -    Occurred             
        default bin others[240]                           554                     -    Occurred             
        default bin others[241]                           561                     -    Occurred             
        default bin others[242]                           531                     -    Occurred             
        default bin others[243]                           511                     -    Occurred             
        default bin others[244]                           536                     -    Occurred             
        default bin others[245]                           527                     -    Occurred             
        default bin others[246]                           523                     -    Occurred             
        default bin others[247]                           516                     -    Occurred             
        default bin others[248]                           509                     -    Occurred             
        default bin others[249]                           542                     -    Occurred             
        default bin others[250]                           506                     -    Occurred             
        default bin others[251]                           512                     -    Occurred             
        default bin others[252]                           521                     -    Occurred             
        default bin others[253]                           514                     -    Occurred             
        default bin others[254]                           505                     -    Occurred             
    Coverpoint rx_signal_cp                           100.00%        100          -    Covered              
        covered/total bins:                                 5          5          -                      
        missing/total bins:                                 0          5          -                      
        % Hit:                                        100.00%        100          -                      
        bin signal_wr_addr                               3831          1          -    Covered              
        bin signal_wr_data                               3856          1          -    Covered              
        bin signal_rd_addr                               3462          1          -    Covered              
        bin signal_rd_data                               2415          1          -    Covered              
        bin signal_trans                                   12          1          -    Covered              
    Coverpoint rx_data_cp                             100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin Corners                                       200          1          -    Covered              
        default bin others[1]                              54                     -    Occurred             
        default bin others[2]                              50                     -    Occurred             
        default bin others[3]                              48                     -    Occurred             
        default bin others[4]                              59                     -    Occurred             
        default bin others[5]                              58                     -    Occurred             
        default bin others[6]                              49                     -    Occurred             
        default bin others[7]                              56                     -    Occurred             
        default bin others[8]                              52                     -    Occurred             
        default bin others[9]                              48                     -    Occurred             
        default bin others[10]                             38                     -    Occurred             
        default bin others[11]                             56                     -    Occurred             
        default bin others[12]                             56                     -    Occurred             
        default bin others[13]                             48                     -    Occurred             
        default bin others[14]                             56                     -    Occurred             
        default bin others[15]                             61                     -    Occurred             
        default bin others[16]                             55                     -    Occurred             
        default bin others[17]                             61                     -    Occurred             
        default bin others[18]                             43                     -    Occurred             
        default bin others[19]                             56                     -    Occurred             
        default bin others[20]                             54                     -    Occurred             
        default bin others[21]                             62                     -    Occurred             
        default bin others[22]                             46                     -    Occurred             
        default bin others[23]                             65                     -    Occurred             
        default bin others[24]                             53                     -    Occurred             
        default bin others[25]                             52                     -    Occurred             
        default bin others[26]                             52                     -    Occurred             
        default bin others[27]                             52                     -    Occurred             
        default bin others[28]                             71                     -    Occurred             
        default bin others[29]                             46                     -    Occurred             
        default bin others[30]                             53                     -    Occurred             
        default bin others[31]                             55                     -    Occurred             
        default bin others[32]                             47                     -    Occurred             
        default bin others[33]                             59                     -    Occurred             
        default bin others[34]                             51                     -    Occurred             
        default bin others[35]                             60                     -    Occurred             
        default bin others[36]                             42                     -    Occurred             
        default bin others[37]                             71                     -    Occurred             
        default bin others[38]                             55                     -    Occurred             
        default bin others[39]                             63                     -    Occurred             
        default bin others[40]                             67                     -    Occurred             
        default bin others[41]                             48                     -    Occurred             
        default bin others[42]                             51                     -    Occurred             
        default bin others[43]                             53                     -    Occurred             
        default bin others[44]                             51                     -    Occurred             
        default bin others[45]                             60                     -    Occurred             
        default bin others[46]                             63                     -    Occurred             
        default bin others[47]                             40                     -    Occurred             
        default bin others[48]                             51                     -    Occurred             
        default bin others[49]                             39                     -    Occurred             
        default bin others[50]                             48                     -    Occurred             
        default bin others[51]                             59                     -    Occurred             
        default bin others[52]                             57                     -    Occurred             
        default bin others[53]                             55                     -    Occurred             
        default bin others[54]                             53                     -    Occurred             
        default bin others[55]                             53                     -    Occurred             
        default bin others[56]                             65                     -    Occurred             
        default bin others[57]                             47                     -    Occurred             
        default bin others[58]                             67                     -    Occurred             
        default bin others[59]                             52                     -    Occurred             
        default bin others[60]                             54                     -    Occurred             
        default bin others[61]                             43                     -    Occurred             
        default bin others[62]                             57                     -    Occurred             
        default bin others[63]                             48                     -    Occurred             
        default bin others[64]                             59                     -    Occurred             
        default bin others[65]                             55                     -    Occurred             
        default bin others[66]                             61                     -    Occurred             
        default bin others[67]                             48                     -    Occurred             
        default bin others[68]                             56                     -    Occurred             
        default bin others[69]                             52                     -    Occurred             
        default bin others[70]                             44                     -    Occurred             
        default bin others[71]                             43                     -    Occurred             
        default bin others[72]                             60                     -    Occurred             
        default bin others[73]                             61                     -    Occurred             
        default bin others[74]                             66                     -    Occurred             
        default bin others[75]                             62                     -    Occurred             
        default bin others[76]                             56                     -    Occurred             
        default bin others[77]                             54                     -    Occurred             
        default bin others[78]                             45                     -    Occurred             
        default bin others[79]                             58                     -    Occurred             
        default bin others[80]                             69                     -    Occurred             
        default bin others[81]                             57                     -    Occurred             
        default bin others[82]                             57                     -    Occurred             
        default bin others[83]                             47                     -    Occurred             
        default bin others[84]                             55                     -    Occurred             
        default bin others[86]                             53                     -    Occurred             
        default bin others[87]                             58                     -    Occurred             
        default bin others[88]                             61                     -    Occurred             
        default bin others[89]                             66                     -    Occurred             
        default bin others[90]                             45                     -    Occurred             
        default bin others[91]                             43                     -    Occurred             
        default bin others[92]                             53                     -    Occurred             
        default bin others[93]                             53                     -    Occurred             
        default bin others[94]                             52                     -    Occurred             
        default bin others[95]                             43                     -    Occurred             
        default bin others[96]                             51                     -    Occurred             
        default bin others[97]                             58                     -    Occurred             
        default bin others[98]                             67                     -    Occurred             
        default bin others[99]                             49                     -    Occurred             
        default bin others[100]                            53                     -    Occurred             
        default bin others[101]                            43                     -    Occurred             
        default bin others[102]                            55                     -    Occurred             
        default bin others[103]                            47                     -    Occurred             
        default bin others[104]                            57                     -    Occurred             
        default bin others[105]                            48                     -    Occurred             
        default bin others[106]                            56                     -    Occurred             
        default bin others[107]                            58                     -    Occurred             
        default bin others[108]                            44                     -    Occurred             
        default bin others[109]                            54                     -    Occurred             
        default bin others[110]                            64                     -    Occurred             
        default bin others[111]                            32                     -    Occurred             
        default bin others[112]                            49                     -    Occurred             
        default bin others[113]                            38                     -    Occurred             
        default bin others[114]                            54                     -    Occurred             
        default bin others[115]                            69                     -    Occurred             
        default bin others[116]                            42                     -    Occurred             
        default bin others[117]                            45                     -    Occurred             
        default bin others[118]                            57                     -    Occurred             
        default bin others[119]                            50                     -    Occurred             
        default bin others[120]                            44                     -    Occurred             
        default bin others[121]                            56                     -    Occurred             
        default bin others[122]                            64                     -    Occurred             
        default bin others[123]                            59                     -    Occurred             
        default bin others[124]                            59                     -    Occurred             
        default bin others[125]                            49                     -    Occurred             
        default bin others[126]                            59                     -    Occurred             
        default bin others[127]                            68                     -    Occurred             
        default bin others[128]                            61                     -    Occurred             
        default bin others[129]                            65                     -    Occurred             
        default bin others[130]                            43                     -    Occurred             
        default bin others[131]                            55                     -    Occurred             
        default bin others[132]                            55                     -    Occurred             
        default bin others[133]                            70                     -    Occurred             
        default bin others[134]                            46                     -    Occurred             
        default bin others[135]                            43                     -    Occurred             
        default bin others[136]                            49                     -    Occurred             
        default bin others[137]                            72                     -    Occurred             
        default bin others[138]                            59                     -    Occurred             
        default bin others[139]                            61                     -    Occurred             
        default bin others[140]                            55                     -    Occurred             
        default bin others[141]                            72                     -    Occurred             
        default bin others[142]                            52                     -    Occurred             
        default bin others[143]                            43                     -    Occurred             
        default bin others[144]                            53                     -    Occurred             
        default bin others[145]                            55                     -    Occurred             
        default bin others[146]                            54                     -    Occurred             
        default bin others[147]                            53                     -    Occurred             
        default bin others[148]                            51                     -    Occurred             
        default bin others[149]                            49                     -    Occurred             
        default bin others[150]                            48                     -    Occurred             
        default bin others[151]                            52                     -    Occurred             
        default bin others[152]                            43                     -    Occurred             
        default bin others[153]                            59                     -    Occurred             
        default bin others[154]                            58                     -    Occurred             
        default bin others[155]                            47                     -    Occurred             
        default bin others[156]                            44                     -    Occurred             
        default bin others[157]                            60                     -    Occurred             
        default bin others[158]                            56                     -    Occurred             
        default bin others[159]                            63                     -    Occurred             
        default bin others[160]                            59                     -    Occurred             
        default bin others[161]                            59                     -    Occurred             
        default bin others[162]                            50                     -    Occurred             
        default bin others[163]                            51                     -    Occurred             
        default bin others[164]                            50                     -    Occurred             
        default bin others[165]                            45                     -    Occurred             
        default bin others[166]                            43                     -    Occurred             
        default bin others[167]                            64                     -    Occurred             
        default bin others[168]                            53                     -    Occurred             
        default bin others[169]                            53                     -    Occurred             
        default bin others[171]                            44                     -    Occurred             
        default bin others[172]                            44                     -    Occurred             
        default bin others[173]                            56                     -    Occurred             
        default bin others[174]                            52                     -    Occurred             
        default bin others[175]                            58                     -    Occurred             
        default bin others[176]                            45                     -    Occurred             
        default bin others[177]                            64                     -    Occurred             
        default bin others[178]                            51                     -    Occurred             
        default bin others[179]                            49                     -    Occurred             
        default bin others[180]                            46                     -    Occurred             
        default bin others[181]                            45                     -    Occurred             
        default bin others[182]                            52                     -    Occurred             
        default bin others[183]                            51                     -    Occurred             
        default bin others[184]                            58                     -    Occurred             
        default bin others[185]                            60                     -    Occurred             
        default bin others[186]                            51                     -    Occurred             
        default bin others[187]                            65                     -    Occurred             
        default bin others[188]                            38                     -    Occurred             
        default bin others[189]                            48                     -    Occurred             
        default bin others[190]                            55                     -    Occurred             
        default bin others[191]                            48                     -    Occurred             
        default bin others[192]                            31                     -    Occurred             
        default bin others[193]                            42                     -    Occurred             
        default bin others[194]                            52                     -    Occurred             
        default bin others[195]                            57                     -    Occurred             
        default bin others[196]                            50                     -    Occurred             
        default bin others[197]                            54                     -    Occurred             
        default bin others[198]                            55                     -    Occurred             
        default bin others[199]                            52                     -    Occurred             
        default bin others[200]                            54                     -    Occurred             
        default bin others[201]                            55                     -    Occurred             
        default bin others[202]                            65                     -    Occurred             
        default bin others[203]                            55                     -    Occurred             
        default bin others[204]                            40                     -    Occurred             
        default bin others[205]                            55                     -    Occurred             
        default bin others[206]                            44                     -    Occurred             
        default bin others[207]                            73                     -    Occurred             
        default bin others[208]                            40                     -    Occurred             
        default bin others[209]                            47                     -    Occurred             
        default bin others[210]                            59                     -    Occurred             
        default bin others[211]                            52                     -    Occurred             
        default bin others[212]                            54                     -    Occurred             
        default bin others[213]                            59                     -    Occurred             
        default bin others[214]                            50                     -    Occurred             
        default bin others[215]                            54                     -    Occurred             
        default bin others[216]                            50                     -    Occurred             
        default bin others[217]                            51                     -    Occurred             
        default bin others[218]                            41                     -    Occurred             
        default bin others[219]                            58                     -    Occurred             
        default bin others[220]                            45                     -    Occurred             
        default bin others[221]                            50                     -    Occurred             
        default bin others[222]                            47                     -    Occurred             
        default bin others[223]                            59                     -    Occurred             
        default bin others[224]                            49                     -    Occurred             
        default bin others[225]                            46                     -    Occurred             
        default bin others[226]                            47                     -    Occurred             
        default bin others[227]                            49                     -    Occurred             
        default bin others[228]                            48                     -    Occurred             
        default bin others[229]                            44                     -    Occurred             
        default bin others[230]                            47                     -    Occurred             
        default bin others[231]                            51                     -    Occurred             
        default bin others[232]                            46                     -    Occurred             
        default bin others[233]                            56                     -    Occurred             
        default bin others[234]                            48                     -    Occurred             
        default bin others[235]                            59                     -    Occurred             
        default bin others[236]                            37                     -    Occurred             
        default bin others[237]                            43                     -    Occurred             
        default bin others[238]                            56                     -    Occurred             
        default bin others[239]                            73                     -    Occurred             
        default bin others[240]                            53                     -    Occurred             
        default bin others[241]                            43                     -    Occurred             
        default bin others[242]                            59                     -    Occurred             
        default bin others[243]                            56                     -    Occurred             
        default bin others[244]                            44                     -    Occurred             
        default bin others[245]                            51                     -    Occurred             
        default bin others[246]                            54                     -    Occurred             
        default bin others[247]                            62                     -    Occurred             
        default bin others[248]                            55                     -    Occurred             
        default bin others[249]                            51                     -    Occurred             
        default bin others[250]                            50                     -    Occurred             
        default bin others[251]                            46                     -    Occurred             
        default bin others[252]                            50                     -    Occurred             
        default bin others[253]                            63                     -    Occurred             
        default bin others[254]                            41                     -    Occurred             
    Coverpoint rst_n_cp                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                       452          1          -    Covered              
        bin auto[1]                                    235198          1          -    Covered              
    Coverpoint SS_n_cp                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                    220216          1          -    Covered              
        bin auto[1]                                     15434          1          -    Covered              
    Coverpoint MOSI_cp                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                    117926          1          -    Covered              
        bin auto[1]                                    117724          1          -    Covered              
    Coverpoint tx_valid_cp                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                    165236          1          -    Covered              
        bin auto[1]                                     70414          1          -    Covered              
    Cross cross_MOSI_SS_rst                           100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                7634          1          -    Covered              
            bin <auto[0],auto[1],auto[1]>                  91          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>              109855          1          -    Covered              
            bin <auto[0],auto[0],auto[1]>                 144          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                7628          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                  81          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>              110081          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                 136          1          -    Covered              
    Cross cross_rx_signal_data                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <signal_rd_data,Corners>                   39          1          -    Covered              
            bin <signal_wr_data,Corners>                   49          1          -    Covered              
            bin <signal_rd_addr,Corners>                   54          1          -    Covered              
            bin <signal_wr_addr,Corners>                   58          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin trans                                1                     -    Occurred             
    Cross cross_tx_valid_data                         100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin tx_val_data                             15439          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin tx_inv                           36717                     -    Occurred             
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14        12         2    85.71%

================================Statement Details================================

Statement Coverage for instance /slave_coverage_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File slave_coverage_pkg.sv
    1                                                package slave_coverage_pkg;
    2                                                import uvm_pkg::*;
    3                                                import shared_pkg::*;
    4                                                import slave_sequence_item_pkg::*;
    5                                                
    6                                                `include "uvm_macros.svh"
    7                                                
    8                                                	class slave_coverage extends uvm_component;
    9               1                    ***0***     		`uvm_component_utils(slave_coverage);
    9               2                    ***0***     
    9               3                          2     
    10                                               
    11                                               		uvm_analysis_export #(slave_sequence_item) cov_export;
    12                                               		uvm_tlm_analysis_fifo #(slave_sequence_item) cov_fifo;
    13                                               
    14                                               		slave_sequence_item cov_seq_item;
    15                                               
    16                                               		covergroup cg;
    17                                               
    18                                               			///////////////////////////////////////////////////////////////Coverpoints///////////////////////////////////////////////////////////////
    19                                               
    20                                               			tx_data_cp:		coverpoint cov_seq_item.tx_data{
    21                                               				bins Corners 	= {ZERO, ALL_ONES, 8'haa, 8'h55};	//Needs to be edited if a different ADDER_SIZE is used
    22                                               				bins others[] 	= default;
    23                                               			}
    24                                               
    25                                               			rx_signal_cp: 	coverpoint cov_seq_item.rx_data[ADDR_SIZE+1:ADDR_SIZE] iff(cov_seq_item.rx_valid){
    26                                               				bins signal_wr_addr	= {2'b00};
    27                                               				bins signal_wr_data	= {2'b01};
    28                                               				bins signal_rd_addr	= {2'b10};
    29                                               				bins signal_rd_data	= {2'b11};
    30                                               				bins signal_trans 	= (2'b00 => 2'b01 => 2'b10 => 2'b11);
    31                                               			}
    32                                               
    33                                               			rx_data_cp: 	coverpoint cov_seq_item.rx_data[ADDR_SIZE-1:0] iff(cov_seq_item.rx_valid){
    34                                               				bins Corners 	= {ZERO, ALL_ONES, 8'haa, 8'h55};	//Needs to be edited if a different ADDER_SIZE is used
    35                                               				bins others[] 	= default;
    36                                               			}
    37                                               
    38                                               			rst_n_cp: 		coverpoint cov_seq_item.rst_n;
    39                                               			SS_n_cp: 		coverpoint cov_seq_item.SS_n;
    40                                               			MOSI_cp: 		coverpoint cov_seq_item.MOSI;
    41                                               			tx_valid_cp: 	coverpoint cov_seq_item.tx_valid;
    42                                               
    43                                               			///////////////////////////////////////////////////////////////Cross Coverage///////////////////////////////////////////////////////////////
    44                                               
    45                                               			cross_MOSI_SS_rst: 		cross rst_n_cp, SS_n_cp, MOSI_cp;										//All combinations of Control Signals occured
    46                                               
    47                                               			cross_rx_signal_data: 	cross rx_signal_cp, rx_data_cp{											//Output has taken all the required values for expected usage
    48                                               				ignore_bins trans = binsof(rx_signal_cp.signal_trans) && binsof(rx_data_cp);
    49                                               			}
    50                                               
    51                                               			cross_tx_valid_data: 	cross tx_data_cp, tx_valid_cp{											//All corners of read data came along active tx_valid
    52                                               				bins tx_val_data 		= binsof(tx_data_cp) && binsof(tx_valid_cp) intersect {1};
    53                                               				ignore_bins tx_inv 		= binsof(tx_data_cp) && binsof(tx_valid_cp) intersect {0};
    54                                               			}
    55                                               		endgroup
    56                                               
    57                                               		function new(string name = "slave_coverage", uvm_component parent = null);
    58              1                          1     			super.new(name, parent);
    59              1                          1     			cg = new();
    60                                               		endfunction : new
    61                                               
    62                                               		function void build_phase(uvm_phase phase);
    63              1                          1     			super.build_phase(phase);
    64              1                          1     			cov_export = new("cov_export", this);
    65              1                          1     			cov_fifo = new("cov_fifo", this);
    66                                               		endfunction : build_phase
    67                                               
    68                                               		function void connect_phase(uvm_phase phase);
    69              1                          1     			super.connect_phase(phase);
    70              1                          1     			cov_export.connect(cov_fifo.analysis_export);
    71                                               		endfunction : connect_phase
    72                                               
    73                                               		task run_phase(uvm_phase phase);
    74              1                          1     			super.run_phase(phase);
    75              1                          1     			forever begin
    76              1                     235651     				cov_fifo.get(cov_seq_item);
    77              1                     235650     				cg.sample();


=================================================================================
=== Instance: /slave_scoreboard_pkg
=== Design Unit: work.slave_scoreboard_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        32        14        18    43.75%

================================Branch Details================================

Branch Coverage for instance /slave_scoreboard_pkg
NOTE: The modification timestamp for source file 'slave_scoreboard_pkg.sv' has been altered since compilation.

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File slave_scoreboard_pkg.sv
------------------------------------IF Branch------------------------------------
    44                                    235650     Count coming in to IF
    44              1                    ***0***     					error_count_rxvalid++;
    48              1                     235650     					correct_count_rxvalid++;
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    45                                   ***0***     Count coming in to IF
    45              1                    ***0***     				end
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    49                                    235650     Count coming in to IF
    49              1                    ***0***     					if(sb_seq_item.rx_valid) begin
                                          235650     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    51                                    235650     Count coming in to IF
    51              1                      13564     							`uvm_error("run_phase", $sformatf("Comparison Failed, Transaction received by DUT: %s, while the reference output -rx_data-:0x%0h", sb_seq_item.convert2string(), sb_seq_item.rx_data_ref));
                                          222086     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    52                                     13564     Count coming in to IF
    52              1                    ***0***     							error_count_rxdata++;
    56              1                      13564     							correct_count_rxdata++;
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    53                                   ***0***     Count coming in to IF
    53              1                    ***0***     						end
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    57                                     13564     Count coming in to IF
    57              1                    ***0***     						end
                                           13564     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    63                                    235650     Count coming in to IF
    63              1                    ***0***     					error_count_MISO++;
    67              1                     235650     					correct_count_MISO++;
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    64                                   ***0***     Count coming in to IF
    64              1                    ***0***     				end
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    68                                    235650     Count coming in to IF
    68              1                    ***0***     				end
                                          235650     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    117                                        1     Count coming in to IF
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    118                                        1     Count coming in to IF
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    119                                        1     Count coming in to IF
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    120                                        1     Count coming in to IF
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    121                                        1     Count coming in to IF
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    122                                        1     Count coming in to IF
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       3         0         3     0.00%

================================Condition Details================================

Condition Coverage for instance /slave_scoreboard_pkg --
NOTE: The modification timestamp for source file 'slave_scoreboard_pkg.sv' has been altered since compilation.

  File slave_scoreboard_pkg.sv
----------------Focused Condition View-------------------
Line       44 Item    1  (this.sb_seq_item.rx_valid !== this.sb_seq_item.rx_valid_ref)
Condition totals: 0 of 1 input term covered = 0.00%

                                                     Input Term   Covered  Reason for no coverage   Hint
                                                    -----------  --------  -----------------------  --------------
  (this.sb_seq_item.rx_valid !== this.sb_seq_item.rx_valid_ref)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                                       Non-masking condition(s)      
 ---------  ---------  --------------------                                             -------------------------     
  Row   1:          1  (this.sb_seq_item.rx_valid !== this.sb_seq_item.rx_valid_ref)_0  -                             
  Row   2:    ***0***  (this.sb_seq_item.rx_valid !== this.sb_seq_item.rx_valid_ref)_1  -                             

----------------Focused Condition View-------------------
Line       52 Item    1  (this.sb_seq_item.rx_data !== this.sb_seq_item.rx_data_ref)
Condition totals: 0 of 1 input term covered = 0.00%

                                                   Input Term   Covered  Reason for no coverage   Hint
                                                  -----------  --------  -----------------------  --------------
  (this.sb_seq_item.rx_data !== this.sb_seq_item.rx_data_ref)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                                     Non-masking condition(s)      
 ---------  ---------  --------------------                                           -------------------------     
  Row   1:          1  (this.sb_seq_item.rx_data !== this.sb_seq_item.rx_data_ref)_0  -                             
  Row   2:    ***0***  (this.sb_seq_item.rx_data !== this.sb_seq_item.rx_data_ref)_1  -                             

----------------Focused Condition View-------------------
Line       63 Item    1  (this.sb_seq_item.MISO !== this.sb_seq_item.MISO_ref)
Condition totals: 0 of 1 input term covered = 0.00%

                                             Input Term   Covered  Reason for no coverage   Hint
                                            -----------  --------  -----------------------  --------------
  (this.sb_seq_item.MISO !== this.sb_seq_item.MISO_ref)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                               Non-masking condition(s)      
 ---------  ---------  --------------------                                     -------------------------     
  Row   1:          1  (this.sb_seq_item.MISO !== this.sb_seq_item.MISO_ref)_0  -                             
  Row   2:    ***0***  (this.sb_seq_item.MISO !== this.sb_seq_item.MISO_ref)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      31        20        11    64.51%

================================Statement Details================================

Statement Coverage for instance /slave_scoreboard_pkg --
NOTE: The modification timestamp for source file 'slave_scoreboard_pkg.sv' has been altered since compilation.

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File slave_scoreboard_pkg.sv
    1                                                package slave_scoreboard_pkg;
    2                                                import uvm_pkg::*;
    3                                                import shared_pkg::*;
    4                                                import slave_sequence_item_pkg::*;
    5                                                
    6                                                `include "uvm_macros.svh"
    7                                                
    8                                                	class slave_scoreboard extends uvm_scoreboard;
    9               1                    ***0***     		`uvm_component_utils(slave_scoreboard);
    9               2                    ***0***     
    9               3                          2     
    10                                               
    11                                               		slave_sequence_item sb_seq_item;
    12                                               		uvm_analysis_export #(slave_sequence_item) sb_export;
    13                                               		uvm_tlm_analysis_fifo #(slave_sequence_item) sb_fifo;
    14                                               
    15                                               		bit data_addr;
    16                                               
    17                                               		int correct_count_rxdata, error_count_rxdata;
    18                                               		int correct_count_rxvalid, error_count_rxvalid;
    19                                               		int correct_count_MISO, error_count_MISO;
    20                                               
    21                                               
    22                                               		function new(string name = "slave_scoreboard", uvm_component parent = null);
    23              1                          1     			super.new(name, parent);
    24                                               		endfunction : new
    25                                               
    26                                               		function void build_phase(uvm_phase phase);
    27              1                          1     			super.build_phase(phase);
    28              1                          1     			sb_export = new("sb_export", this);
    29              1                          1     			sb_fifo = new("sb_fifo", this);
    30                                               		endfunction : build_phase
    31                                               
    32                                               		function void connect_phase(uvm_phase phase);
    33              1                          1     			super.connect_phase(phase);
    34              1                          1     			sb_export.connect(sb_fifo.analysis_export);
    35                                               		endfunction : connect_phase
    36                                               
    37                                               		task run_phase(uvm_phase phase);
    38              1                          1     			super.run_phase(phase);
    39              1                          1     			forever begin
    40              1                     235651     				sb_fifo.get(sb_seq_item);
    41                                               
    42                                               				if(sb_seq_item.rx_valid !== sb_seq_item.rx_valid_ref) begin
    43                                               					`uvm_error("run_phase", $sformatf("Comparison Failed, Transaction received by DUT: %s, while the reference output -rx_valid-:0b%0b", sb_seq_item.convert2string(), sb_seq_item.rx_valid_ref));
    44                                               					error_count_rxvalid++;
    45              1                    ***0***     				end
    46              1                    ***0***     				else begin
    47                                               					`uvm_info("run_phase", $sformatf("Correct slave output -rx_valid-: %s", sb_seq_item.convert2string()), UVM_HIGH);
    48                                               					correct_count_rxvalid++;
    49              1                    ***0***     					if(sb_seq_item.rx_valid) begin
    50              1                     235650     						if(sb_seq_item.rx_data !== sb_seq_item.rx_data_ref) begin
    51                                               							`uvm_error("run_phase", $sformatf("Comparison Failed, Transaction received by DUT: %s, while the reference output -rx_data-:0x%0h", sb_seq_item.convert2string(), sb_seq_item.rx_data_ref));
    52                                               							error_count_rxdata++;
    53              1                    ***0***     						end
    54              1                    ***0***     						else begin
    55                                               							`uvm_info("run_phase", $sformatf("Correct slave output -rx_data-: %s", sb_seq_item.convert2string()), UVM_HIGH);
    56                                               							correct_count_rxdata++;
    57              1                    ***0***     						end
    58              1                      13564     					end
    59                                               				end
    60                                               
    61                                               				if(sb_seq_item.MISO !== sb_seq_item.MISO_ref) begin
    62                                               					`uvm_error("run_phase", $sformatf("Comparison Failed, Transaction received by DUT: %s, while the reference output -MISO-:0b%0b", sb_seq_item.convert2string(), sb_seq_item.MISO_ref));
    63                                               					error_count_MISO++;
    64              1                    ***0***     				end
    65              1                    ***0***     				else begin
    66                                               					`uvm_info("run_phase", $sformatf("Correct slave output -MISO-: %s", sb_seq_item.convert2string()), UVM_HIGH);
    67                                               					correct_count_MISO++;
    68              1                    ***0***     				end
    69              1                     235650     			end
    70                                               				
    71                                               		endtask : run_phase
    72                                               
    73                                               		function void report_phase(uvm_phase phase);
    74                                               			super.report_phase(phase);
    75                                               			`uvm_info("report_phase", $sformatf("Total Successful Transactions -rx_data-: %0d", correct_count_rxdata), UVM_MEDIUM);
    76                                               			`uvm_info("report_phase", $sformatf("Total Failed Transactions -rx_data-: %0d", error_count_rxdata), UVM_MEDIUM);
    77                                               			`uvm_info("report_phase", $sformatf("Total Successful Transactions -rx_valid-: %0d", correct_count_rxvalid), UVM_MEDIUM);
    78                                               			`uvm_info("report_phase", $sformatf("Total Failed Transactions -rx_valid-: %0d", error_count_rxvalid), UVM_MEDIUM);
    79                                               			`uvm_info("report_phase", $sformatf("Total Successful Transactions -MISO-: %0d", correct_count_MISO), UVM_MEDIUM);
    80                                               			`uvm_info("report_phase", $sformatf("Total Failed Transactions -MISO-: %0d", error_count_MISO), UVM_MEDIUM);
    81                                               		endfunction : report_phase
    82                                               
    83                                               	endclass : slave_scoreboard
    84                                               
    85                                               endpackage : slave_scoreboard_pkg
    1                                                package slave_scoreboard_pkg;
    2                                                import uvm_pkg::*;
    3                                                import shared_pkg::*;
    4                                                import slave_sequence_item_pkg::*;
    5                                                
    6                                                `include "uvm_macros.svh"
    7                                                
    8                                                	class slave_scoreboard extends uvm_scoreboard;
    9                                                		`uvm_component_utils(slave_scoreboard);
    10                                               
    11                                               		slave_sequence_item sb_seq_item;
    12                                               		uvm_analysis_export #(slave_sequence_item) sb_export;
    13                                               		uvm_tlm_analysis_fifo #(slave_sequence_item) sb_fifo;
    14                                               
    15                                               		bit data_addr;
    16                                               
    17                                               		int correct_count_rxdata, error_count_rxdata;
    18                                               		int correct_count_rxvalid, error_count_rxvalid;
    19                                               		int correct_count_MISO, error_count_MISO;
    20                                               
    21                                               
    22                                               		function new(string name = "slave_scoreboard", uvm_component parent = null);
    23                                               			super.new(name, parent);
    24                                               		endfunction : new
    25                                               
    26                                               		function void build_phase(uvm_phase phase);
    27                                               			super.build_phase(phase);
    28                                               			sb_export = new("sb_export", this);
    29                                               			sb_fifo = new("sb_fifo", this);
    30                                               		endfunction : build_phase
    31                                               
    32                                               		function void connect_phase(uvm_phase phase);
    33                                               			super.connect_phase(phase);
    34                                               			sb_export.connect(sb_fifo.analysis_export);
    35                                               		endfunction : connect_phase
    36                                               
    37                                               		task run_phase(uvm_phase phase);
    38                                               			super.run_phase(phase);
    39                                               			forever begin
    40                                               				sb_fifo.get(sb_seq_item);
    41                                               
    42                                               				if(sb_seq_item.rx_valid !== sb_seq_item.rx_valid_ref) begin
    43                                               					`uvm_error("run_phase", $sformatf("Comparison Failed, Transaction received by DUT: %s, while the reference output -rx_valid-:0b%0b", sb_seq_item.convert2string(), sb_seq_item.rx_valid_ref));
    44                                               					error_count_rxvalid++;
    45                                               				end
    46                                               				else begin
    47                                               					`uvm_info("run_phase", $sformatf("Correct slave output -rx_valid-: %s", sb_seq_item.convert2string()), UVM_HIGH);
    48                                               					correct_count_rxvalid++;
    49                                               					if(sb_seq_item.rx_valid) begin
    50                                               						if(sb_seq_item.rx_data !== sb_seq_item.rx_data_ref) begin
    51                                               							`uvm_error("run_phase", $sformatf("Comparison Failed, Transaction received by DUT: %s, while the reference output -rx_data-:0x%0h", sb_seq_item.convert2string(), sb_seq_item.rx_data_ref));
    52                                               							error_count_rxdata++;
    53                                               						end
    54                                               						else begin
    55                                               							`uvm_info("run_phase", $sformatf("Correct slave output -rx_data-: %s", sb_seq_item.convert2string()), UVM_HIGH);
    56                                               							correct_count_rxdata++;
    57                                               						end
    58                                               					end
    59                                               				end
    60                                               
    61                                               				if(sb_seq_item.MISO !== sb_seq_item.MISO_ref) begin
    62                                               					`uvm_error("run_phase", $sformatf("Comparison Failed, Transaction received by DUT: %s, while the reference output -MISO-:0b%0b", sb_seq_item.convert2string(), sb_seq_item.MISO_ref));
    63                                               					error_count_MISO++;
    64                                               				end
    65                                               				else begin
    66                                               					`uvm_info("run_phase", $sformatf("Correct slave output -MISO-: %s", sb_seq_item.convert2string()), UVM_HIGH);
    67                                               					correct_count_MISO++;
    68                                               				end
    69                                               			end
    70                                               				
    71                                               		endtask : run_phase
    72                                               
    73                                               		function void report_phase(uvm_phase phase);
    74                                               			super.report_phase(phase);
    75                                               			`uvm_info("report_phase", $sformatf("Total Successful Transactions -rx_data-: %0d", correct_count_rxdata), UVM_MEDIUM);
    76                                               			`uvm_info("report_phase", $sformatf("Total Failed Transactions -rx_data-: %0d", error_count_rxdata), UVM_MEDIUM);
    77                                               			`uvm_info("report_phase", $sformatf("Total Successful Transactions -rx_valid-: %0d", correct_count_rxvalid), UVM_MEDIUM);
    78                                               			`uvm_info("report_phase", $sformatf("Total Failed Transactions -rx_valid-: %0d", error_count_rxvalid), UVM_MEDIUM);
    79                                               			`uvm_info("report_phase", $sformatf("Total Successful Transactions -MISO-: %0d", correct_count_MISO), UVM_MEDIUM);
    80                                               			`uvm_info("report_phase", $sformatf("Total Failed Transactions -MISO-: %0d", error_count_MISO), UVM_MEDIUM);
    81                                               		endfunction : report_phase
    82                                               
    83                                               	endclass : slave_scoreboard
    84                                               
    85                                               endpackage : slave_scoreboard_pkg
    1                                                package slave_scoreboard_pkg;
    2                                                import uvm_pkg::*;
    3                                                import shared_pkg::*;
    4                                                import slave_sequence_item_pkg::*;
    5                                                
    6                                                `include "uvm_macros.svh"
    7                                                
    8                                                	class slave_scoreboard extends uvm_scoreboard;
    9                                                		`uvm_component_utils(slave_scoreboard);
    10                                               
    11                                               		slave_sequence_item sb_seq_item;
    12                                               		uvm_analysis_export #(slave_sequence_item) sb_export;
    13                                               		uvm_tlm_analysis_fifo #(slave_sequence_item) sb_fifo;
    14                                               
    15                                               		bit data_addr;
    16                                               
    17                                               		int correct_count_rxdata, error_count_rxdata;
    18                                               		int correct_count_rxvalid, error_count_rxvalid;
    19                                               		int correct_count_MISO, error_count_MISO;
    20                                               
    21                                               
    22                                               		function new(string name = "slave_scoreboard", uvm_component parent = null);
    23                                               			super.new(name, parent);
    24                                               		endfunction : new
    25                                               
    26                                               		function void build_phase(uvm_phase phase);
    27                                               			super.build_phase(phase);
    28                                               			sb_export = new("sb_export", this);
    29                                               			sb_fifo = new("sb_fifo", this);
    30                                               		endfunction : build_phase
    31                                               
    32                                               		function void connect_phase(uvm_phase phase);
    33                                               			super.connect_phase(phase);
    34                                               			sb_export.connect(sb_fifo.analysis_export);
    35                                               		endfunction : connect_phase
    36                                               
    37                                               		task run_phase(uvm_phase phase);
    38                                               			super.run_phase(phase);
    39                                               			forever begin
    40                                               				sb_fifo.get(sb_seq_item);
    41                                               
    42                                               				if(sb_seq_item.rx_valid !== sb_seq_item.rx_valid_ref) begin
    43                                               					`uvm_error("run_phase", $sformatf("Comparison Failed, Transaction received by DUT: %s, while the reference output -rx_valid-:0b%0b", sb_seq_item.convert2string(), sb_seq_item.rx_valid_ref));
    44                                               					error_count_rxvalid++;
    45                                               				end
    46                                               				else begin
    47                                               					`uvm_info("run_phase", $sformatf("Correct slave output -rx_valid-: %s", sb_seq_item.convert2string()), UVM_HIGH);
    48                                               					correct_count_rxvalid++;
    49                                               					if(sb_seq_item.rx_valid) begin
    50                                               						if(sb_seq_item.rx_data !== sb_seq_item.rx_data_ref) begin
    51                                               							`uvm_error("run_phase", $sformatf("Comparison Failed, Transaction received by DUT: %s, while the reference output -rx_data-:0x%0h", sb_seq_item.convert2string(), sb_seq_item.rx_data_ref));
    52                                               							error_count_rxdata++;
    53                                               						end
    54                                               						else begin
    55                                               							`uvm_info("run_phase", $sformatf("Correct slave output -rx_data-: %s", sb_seq_item.convert2string()), UVM_HIGH);
    56                                               							correct_count_rxdata++;
    57                                               						end
    58                                               					end
    59                                               				end
    60                                               
    61                                               				if(sb_seq_item.MISO !== sb_seq_item.MISO_ref) begin
    62                                               					`uvm_error("run_phase", $sformatf("Comparison Failed, Transaction received by DUT: %s, while the reference output -MISO-:0b%0b", sb_seq_item.convert2string(), sb_seq_item.MISO_ref));
    63                                               					error_count_MISO++;
    64                                               				end
    65                                               				else begin
    66                                               					`uvm_info("run_phase", $sformatf("Correct slave output -MISO-: %s", sb_seq_item.convert2string()), UVM_HIGH);
    67                                               					correct_count_MISO++;
    68                                               				end
    69                                               			end
    70                                               				
    71                                               		endtask : run_phase
    72                                               
    73                                               		function void report_phase(uvm_phase phase);
    74                                               			super.report_phase(phase);
    75                                               			`uvm_info("report_phase", $sformatf("Total Successful Transactions -rx_data-: %0d", correct_count_rxdata), UVM_MEDIUM);
    76                                               			`uvm_info("report_phase", $sformatf("Total Failed Transactions -rx_data-: %0d", error_count_rxdata), UVM_MEDIUM);
    77                                               			`uvm_info("report_phase", $sformatf("Total Successful Transactions -rx_valid-: %0d", correct_count_rxvalid), UVM_MEDIUM);
    78                                               			`uvm_info("report_phase", $sformatf("Total Failed Transactions -rx_valid-: %0d", error_count_rxvalid), UVM_MEDIUM);
    79                                               			`uvm_info("report_phase", $sformatf("Total Successful Transactions -MISO-: %0d", correct_count_MISO), UVM_MEDIUM);
    80                                               			`uvm_info("report_phase", $sformatf("Total Failed Transactions -MISO-: %0d", error_count_MISO), UVM_MEDIUM);
    81                                               		endfunction : report_phase
    82                                               
    83                                               	endclass : slave_scoreboard
    84                                               
    85                                               endpackage : slave_scoreboard_pkg
    1                                                package slave_scoreboard_pkg;
    2                                                import uvm_pkg::*;
    3                                                import shared_pkg::*;
    4                                                import slave_sequence_item_pkg::*;
    5                                                
    6                                                `include "uvm_macros.svh"
    7                                                
    8                                                	class slave_scoreboard extends uvm_scoreboard;
    9                                                		`uvm_component_utils(slave_scoreboard);
    10                                               
    11                                               		slave_sequence_item sb_seq_item;
    12                                               		uvm_analysis_export #(slave_sequence_item) sb_export;
    13                                               		uvm_tlm_analysis_fifo #(slave_sequence_item) sb_fifo;
    14                                               
    15                                               		bit data_addr;
    16                                               
    17                                               		int correct_count_rxdata, error_count_rxdata;
    18                                               		int correct_count_rxvalid, error_count_rxvalid;
    19                                               		int correct_count_MISO, error_count_MISO;
    20                                               
    21                                               
    22                                               		function new(string name = "slave_scoreboard", uvm_component parent = null);
    23                                               			super.new(name, parent);
    24                                               		endfunction : new
    25                                               
    26                                               		function void build_phase(uvm_phase phase);
    27                                               			super.build_phase(phase);
    28                                               			sb_export = new("sb_export", this);
    29                                               			sb_fifo = new("sb_fifo", this);
    30                                               		endfunction : build_phase
    31                                               
    32                                               		function void connect_phase(uvm_phase phase);
    33                                               			super.connect_phase(phase);
    34                                               			sb_export.connect(sb_fifo.analysis_export);
    35                                               		endfunction : connect_phase
    36                                               
    37                                               		task run_phase(uvm_phase phase);
    38                                               			super.run_phase(phase);
    39                                               			forever begin
    40                                               				sb_fifo.get(sb_seq_item);
    41                                               
    42                                               				if(sb_seq_item.rx_valid !== sb_seq_item.rx_valid_ref) begin
    43                                               					`uvm_error("run_phase", $sformatf("Comparison Failed, Transaction received by DUT: %s, while the reference output -rx_valid-:0b%0b", sb_seq_item.convert2string(), sb_seq_item.rx_valid_ref));
    44                                               					error_count_rxvalid++;
    45                                               				end
    46                                               				else begin
    47                                               					`uvm_info("run_phase", $sformatf("Correct slave output -rx_valid-: %s", sb_seq_item.convert2string()), UVM_HIGH);
    48                                               					correct_count_rxvalid++;
    49                                               					if(sb_seq_item.rx_valid) begin
    50                                               						if(sb_seq_item.rx_data !== sb_seq_item.rx_data_ref) begin
    51                                               							`uvm_error("run_phase", $sformatf("Comparison Failed, Transaction received by DUT: %s, while the reference output -rx_data-:0x%0h", sb_seq_item.convert2string(), sb_seq_item.rx_data_ref));
    52                                               							error_count_rxdata++;
    53                                               						end
    54                                               						else begin
    55                                               							`uvm_info("run_phase", $sformatf("Correct slave output -rx_data-: %s", sb_seq_item.convert2string()), UVM_HIGH);
    56                                               							correct_count_rxdata++;
    57                                               						end
    58                                               					end
    59                                               				end
    60                                               
    61                                               				if(sb_seq_item.MISO !== sb_seq_item.MISO_ref) begin
    62                                               					`uvm_error("run_phase", $sformatf("Comparison Failed, Transaction received by DUT: %s, while the reference output -MISO-:0b%0b", sb_seq_item.convert2string(), sb_seq_item.MISO_ref));
    63                                               					error_count_MISO++;
    64                                               				end
    65                                               				else begin
    66                                               					`uvm_info("run_phase", $sformatf("Correct slave output -MISO-: %s", sb_seq_item.convert2string()), UVM_HIGH);
    67                                               					correct_count_MISO++;
    68                                               				end
    69                                               			end
    70                                               				
    71                                               		endtask : run_phase
    72                                               
    73                                               		function void report_phase(uvm_phase phase);
    74                                               			super.report_phase(phase);
    75                                               			`uvm_info("report_phase", $sformatf("Total Successful Transactions -rx_data-: %0d", correct_count_rxdata), UVM_MEDIUM);
    76                                               			`uvm_info("report_phase", $sformatf("Total Failed Transactions -rx_data-: %0d", error_count_rxdata), UVM_MEDIUM);
    77                                               			`uvm_info("report_phase", $sformatf("Total Successful Transactions -rx_valid-: %0d", correct_count_rxvalid), UVM_MEDIUM);
    78                                               			`uvm_info("report_phase", $sformatf("Total Failed Transactions -rx_valid-: %0d", error_count_rxvalid), UVM_MEDIUM);
    79                                               			`uvm_info("report_phase", $sformatf("Total Successful Transactions -MISO-: %0d", correct_count_MISO), UVM_MEDIUM);
    80                                               			`uvm_info("report_phase", $sformatf("Total Failed Transactions -MISO-: %0d", error_count_MISO), UVM_MEDIUM);
    81                                               		endfunction : report_phase
    82                                               
    83                                               	endclass : slave_scoreboard
    84                                               
    85                                               endpackage : slave_scoreboard_pkg
    1                                                package slave_scoreboard_pkg;
    2                                                import uvm_pkg::*;
    3                                                import shared_pkg::*;
    4                                                import slave_sequence_item_pkg::*;
    5                                                
    6                                                `include "uvm_macros.svh"
    7                                                
    8                                                	class slave_scoreboard extends uvm_scoreboard;
    9                                                		`uvm_component_utils(slave_scoreboard);
    10                                               
    11                                               		slave_sequence_item sb_seq_item;
    12                                               		uvm_analysis_export #(slave_sequence_item) sb_export;
    13                                               		uvm_tlm_analysis_fifo #(slave_sequence_item) sb_fifo;
    14                                               
    15                                               		bit data_addr;
    16                                               
    17                                               		int correct_count_rxdata, error_count_rxdata;
    18                                               		int correct_count_rxvalid, error_count_rxvalid;
    19                                               		int correct_count_MISO, error_count_MISO;
    20                                               
    21                                               
    22                                               		function new(string name = "slave_scoreboard", uvm_component parent = null);
    23                                               			super.new(name, parent);
    24                                               		endfunction : new
    25                                               
    26                                               		function void build_phase(uvm_phase phase);
    27                                               			super.build_phase(phase);
    28                                               			sb_export = new("sb_export", this);
    29                                               			sb_fifo = new("sb_fifo", this);
    30                                               		endfunction : build_phase
    31                                               
    32                                               		function void connect_phase(uvm_phase phase);
    33                                               			super.connect_phase(phase);
    34                                               			sb_export.connect(sb_fifo.analysis_export);
    35                                               		endfunction : connect_phase
    36                                               
    37                                               		task run_phase(uvm_phase phase);
    38                                               			super.run_phase(phase);
    39                                               			forever begin
    40                                               				sb_fifo.get(sb_seq_item);
    41                                               
    42                                               				if(sb_seq_item.rx_valid !== sb_seq_item.rx_valid_ref) begin
    43                                               					`uvm_error("run_phase", $sformatf("Comparison Failed, Transaction received by DUT: %s, while the reference output -rx_valid-:0b%0b", sb_seq_item.convert2string(), sb_seq_item.rx_valid_ref));
    44                                               					error_count_rxvalid++;
    45                                               				end
    46                                               				else begin
    47                                               					`uvm_info("run_phase", $sformatf("Correct slave output -rx_valid-: %s", sb_seq_item.convert2string()), UVM_HIGH);
    48                                               					correct_count_rxvalid++;
    49                                               					if(sb_seq_item.rx_valid) begin
    50                                               						if(sb_seq_item.rx_data !== sb_seq_item.rx_data_ref) begin
    51                                               							`uvm_error("run_phase", $sformatf("Comparison Failed, Transaction received by DUT: %s, while the reference output -rx_data-:0x%0h", sb_seq_item.convert2string(), sb_seq_item.rx_data_ref));
    52                                               							error_count_rxdata++;
    53                                               						end
    54                                               						else begin
    55                                               							`uvm_info("run_phase", $sformatf("Correct slave output -rx_data-: %s", sb_seq_item.convert2string()), UVM_HIGH);
    56                                               							correct_count_rxdata++;
    57                                               						end
    58                                               					end
    59                                               				end
    60                                               
    61                                               				if(sb_seq_item.MISO !== sb_seq_item.MISO_ref) begin
    62                                               					`uvm_error("run_phase", $sformatf("Comparison Failed, Transaction received by DUT: %s, while the reference output -MISO-:0b%0b", sb_seq_item.convert2string(), sb_seq_item.MISO_ref));
    63                                               					error_count_MISO++;
    64                                               				end
    65                                               				else begin
    66                                               					`uvm_info("run_phase", $sformatf("Correct slave output -MISO-: %s", sb_seq_item.convert2string()), UVM_HIGH);
    67                                               					correct_count_MISO++;
    68                                               				end
    69                                               			end
    70                                               				
    71                                               		endtask : run_phase
    72                                               
    73                                               		function void report_phase(uvm_phase phase);
    74                                               			super.report_phase(phase);
    75                                               			`uvm_info("report_phase", $sformatf("Total Successful Transactions -rx_data-: %0d", correct_count_rxdata), UVM_MEDIUM);
    76                                               			`uvm_info("report_phase", $sformatf("Total Failed Transactions -rx_data-: %0d", error_count_rxdata), UVM_MEDIUM);
    77                                               			`uvm_info("report_phase", $sformatf("Total Successful Transactions -rx_valid-: %0d", correct_count_rxvalid), UVM_MEDIUM);
    78                                               			`uvm_info("report_phase", $sformatf("Total Failed Transactions -rx_valid-: %0d", error_count_rxvalid), UVM_MEDIUM);
    79                                               			`uvm_info("report_phase", $sformatf("Total Successful Transactions -MISO-: %0d", correct_count_MISO), UVM_MEDIUM);
    80                                               			`uvm_info("report_phase", $sformatf("Total Failed Transactions -MISO-: %0d", error_count_MISO), UVM_MEDIUM);
    81                                               		endfunction : report_phase
    82                                               
    83                                               	endclass : slave_scoreboard
    84                                               
    85                                               endpackage : slave_scoreboard_pkg
    1                                                package slave_scoreboard_pkg;
    2                                                import uvm_pkg::*;
    3                                                import shared_pkg::*;
    4                                                import slave_sequence_item_pkg::*;
    5                                                
    6                                                `include "uvm_macros.svh"
    7                                                
    8                                                	class slave_scoreboard extends uvm_scoreboard;
    9                                                		`uvm_component_utils(slave_scoreboard);
    10                                               
    11                                               		slave_sequence_item sb_seq_item;
    12                                               		uvm_analysis_export #(slave_sequence_item) sb_export;
    13                                               		uvm_tlm_analysis_fifo #(slave_sequence_item) sb_fifo;
    14                                               
    15                                               		bit data_addr;
    16                                               
    17                                               		int correct_count_rxdata, error_count_rxdata;
    18                                               		int correct_count_rxvalid, error_count_rxvalid;
    19                                               		int correct_count_MISO, error_count_MISO;
    20                                               
    21                                               
    22                                               		function new(string name = "slave_scoreboard", uvm_component parent = null);
    23                                               			super.new(name, parent);
    24                                               		endfunction : new
    25                                               
    26                                               		function void build_phase(uvm_phase phase);
    27                                               			super.build_phase(phase);
    28                                               			sb_export = new("sb_export", this);
    29                                               			sb_fifo = new("sb_fifo", this);
    30                                               		endfunction : build_phase
    31                                               
    32                                               		function void connect_phase(uvm_phase phase);
    33                                               			super.connect_phase(phase);
    34                                               			sb_export.connect(sb_fifo.analysis_export);
    35                                               		endfunction : connect_phase
    36                                               
    37                                               		task run_phase(uvm_phase phase);
    38                                               			super.run_phase(phase);
    39                                               			forever begin
    40                                               				sb_fifo.get(sb_seq_item);
    41                                               
    42                                               				if(sb_seq_item.rx_valid !== sb_seq_item.rx_valid_ref) begin
    43                                               					`uvm_error("run_phase", $sformatf("Comparison Failed, Transaction received by DUT: %s, while the reference output -rx_valid-:0b%0b", sb_seq_item.convert2string(), sb_seq_item.rx_valid_ref));
    44                                               					error_count_rxvalid++;
    45                                               				end
    46                                               				else begin
    47                                               					`uvm_info("run_phase", $sformatf("Correct slave output -rx_valid-: %s", sb_seq_item.convert2string()), UVM_HIGH);
    48                                               					correct_count_rxvalid++;
    49                                               					if(sb_seq_item.rx_valid) begin
    50                                               						if(sb_seq_item.rx_data !== sb_seq_item.rx_data_ref) begin
    51                                               							`uvm_error("run_phase", $sformatf("Comparison Failed, Transaction received by DUT: %s, while the reference output -rx_data-:0x%0h", sb_seq_item.convert2string(), sb_seq_item.rx_data_ref));
    52                                               							error_count_rxdata++;
    53                                               						end
    54                                               						else begin
    55                                               							`uvm_info("run_phase", $sformatf("Correct slave output -rx_data-: %s", sb_seq_item.convert2string()), UVM_HIGH);
    56                                               							correct_count_rxdata++;
    57                                               						end
    58                                               					end
    59                                               				end
    60                                               
    61                                               				if(sb_seq_item.MISO !== sb_seq_item.MISO_ref) begin
    62                                               					`uvm_error("run_phase", $sformatf("Comparison Failed, Transaction received by DUT: %s, while the reference output -MISO-:0b%0b", sb_seq_item.convert2string(), sb_seq_item.MISO_ref));
    63                                               					error_count_MISO++;
    64                                               				end
    65                                               				else begin
    66                                               					`uvm_info("run_phase", $sformatf("Correct slave output -MISO-: %s", sb_seq_item.convert2string()), UVM_HIGH);
    67                                               					correct_count_MISO++;
    68                                               				end
    69                                               			end
    70                                               				
    71                                               		endtask : run_phase
    72                                               
    73                                               		function void report_phase(uvm_phase phase);
    74                                               			super.report_phase(phase);
    75                                               			`uvm_info("report_phase", $sformatf("Total Successful Transactions -rx_data-: %0d", correct_count_rxdata), UVM_MEDIUM);
    76                                               			`uvm_info("report_phase", $sformatf("Total Failed Transactions -rx_data-: %0d", error_count_rxdata), UVM_MEDIUM);
    77                                               			`uvm_info("report_phase", $sformatf("Total Successful Transactions -rx_valid-: %0d", correct_count_rxvalid), UVM_MEDIUM);
    78                                               			`uvm_info("report_phase", $sformatf("Total Failed Transactions -rx_valid-: %0d", error_count_rxvalid), UVM_MEDIUM);
    79                                               			`uvm_info("report_phase", $sformatf("Total Successful Transactions -MISO-: %0d", correct_count_MISO), UVM_MEDIUM);
    80                                               			`uvm_info("report_phase", $sformatf("Total Failed Transactions -MISO-: %0d", error_count_MISO), UVM_MEDIUM);
    81                                               		endfunction : report_phase
    82                                               
    83                                               	endclass : slave_scoreboard
    84                                               
    85                                               endpackage : slave_scoreboard_pkg
    1                                                package slave_scoreboard_pkg;
    2                                                import uvm_pkg::*;
    3                                                import shared_pkg::*;
    4                                                import slave_sequence_item_pkg::*;
    5                                                
    6                                                `include "uvm_macros.svh"
    7                                                
    8                                                	class slave_scoreboard extends uvm_scoreboard;
    9                                                		`uvm_component_utils(slave_scoreboard);
    10                                               
    11                                               		slave_sequence_item sb_seq_item;
    12                                               		uvm_analysis_export #(slave_sequence_item) sb_export;
    13                                               		uvm_tlm_analysis_fifo #(slave_sequence_item) sb_fifo;
    14                                               
    15                                               		bit data_addr;
    16                                               
    17                                               		int correct_count_rxdata, error_count_rxdata;
    18                                               		int correct_count_rxvalid, error_count_rxvalid;
    19                                               		int correct_count_MISO, error_count_MISO;
    20                                               
    21                                               
    22                                               		function new(string name = "slave_scoreboard", uvm_component parent = null);
    23                                               			super.new(name, parent);
    24                                               		endfunction : new
    25                                               
    26                                               		function void build_phase(uvm_phase phase);
    27                                               			super.build_phase(phase);
    28                                               			sb_export = new("sb_export", this);
    29                                               			sb_fifo = new("sb_fifo", this);
    30                                               		endfunction : build_phase
    31                                               
    32                                               		function void connect_phase(uvm_phase phase);
    33                                               			super.connect_phase(phase);
    34                                               			sb_export.connect(sb_fifo.analysis_export);
    35                                               		endfunction : connect_phase
    36                                               
    37                                               		task run_phase(uvm_phase phase);
    38                                               			super.run_phase(phase);
    39                                               			forever begin
    40                                               				sb_fifo.get(sb_seq_item);
    41                                               
    42                                               				if(sb_seq_item.rx_valid !== sb_seq_item.rx_valid_ref) begin
    43                                               					`uvm_error("run_phase", $sformatf("Comparison Failed, Transaction received by DUT: %s, while the reference output -rx_valid-:0b%0b", sb_seq_item.convert2string(), sb_seq_item.rx_valid_ref));
    44                                               					error_count_rxvalid++;
    45                                               				end
    46                                               				else begin
    47                                               					`uvm_info("run_phase", $sformatf("Correct slave output -rx_valid-: %s", sb_seq_item.convert2string()), UVM_HIGH);
    48                                               					correct_count_rxvalid++;
    49                                               					if(sb_seq_item.rx_valid) begin
    50                                               						if(sb_seq_item.rx_data !== sb_seq_item.rx_data_ref) begin
    51                                               							`uvm_error("run_phase", $sformatf("Comparison Failed, Transaction received by DUT: %s, while the reference output -rx_data-:0x%0h", sb_seq_item.convert2string(), sb_seq_item.rx_data_ref));
    52                                               							error_count_rxdata++;
    53                                               						end
    54                                               						else begin
    55                                               							`uvm_info("run_phase", $sformatf("Correct slave output -rx_data-: %s", sb_seq_item.convert2string()), UVM_HIGH);
    56                                               							correct_count_rxdata++;
    57                                               						end
    58                                               					end
    59                                               				end
    60                                               
    61                                               				if(sb_seq_item.MISO !== sb_seq_item.MISO_ref) begin
    62                                               					`uvm_error("run_phase", $sformatf("Comparison Failed, Transaction received by DUT: %s, while the reference output -MISO-:0b%0b", sb_seq_item.convert2string(), sb_seq_item.MISO_ref));
    63                                               					error_count_MISO++;
    64                                               				end
    65                                               				else begin
    66                                               					`uvm_info("run_phase", $sformatf("Correct slave output -MISO-: %s", sb_seq_item.convert2string()), UVM_HIGH);
    67                                               					correct_count_MISO++;
    68                                               				end
    69                                               			end
    70                                               				
    71                                               		endtask : run_phase
    72                                               
    73                                               		function void report_phase(uvm_phase phase);
    74                                               			super.report_phase(phase);
    75                                               			`uvm_info("report_phase", $sformatf("Total Successful Transactions -rx_data-: %0d", correct_count_rxdata), UVM_MEDIUM);
    76                                               			`uvm_info("report_phase", $sformatf("Total Failed Transactions -rx_data-: %0d", error_count_rxdata), UVM_MEDIUM);
    77                                               			`uvm_info("report_phase", $sformatf("Total Successful Transactions -rx_valid-: %0d", correct_count_rxvalid), UVM_MEDIUM);
    78                                               			`uvm_info("report_phase", $sformatf("Total Failed Transactions -rx_valid-: %0d", error_count_rxvalid), UVM_MEDIUM);
    79                                               			`uvm_info("report_phase", $sformatf("Total Successful Transactions -MISO-: %0d", correct_count_MISO), UVM_MEDIUM);
    80                                               			`uvm_info("report_phase", $sformatf("Total Failed Transactions -MISO-: %0d", error_count_MISO), UVM_MEDIUM);
    81                                               		endfunction : report_phase
    82                                               
    83                                               	endclass : slave_scoreboard
    84                                               
    85                                               endpackage : slave_scoreboard_pkg


=================================================================================
=== Instance: /slave_config_pkg
=== Design Unit: work.slave_config_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         0        10     0.00%

================================Branch Details================================

Branch Coverage for instance /slave_config_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File slave_config_pkg.sv
------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               1                    ***0***     		`uvm_object_utils(slave_config)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               2                    ***0***     		`uvm_object_utils(slave_config)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               3                    ***0***     		`uvm_object_utils(slave_config)
    6               4                    ***0***     		`uvm_object_utils(slave_config)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               5                    ***0***     		`uvm_object_utils(slave_config)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               6                    ***0***     		`uvm_object_utils(slave_config)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /slave_config_pkg --

  File slave_config_pkg.sv
----------------Focused Condition View-------------------
Line       6 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       6 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      11         1        10     9.09%

================================Statement Details================================

Statement Coverage for instance /slave_config_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File slave_config_pkg.sv
    1                                                package slave_config_pkg;
    2                                                import uvm_pkg::*;
    3                                                `include "uvm_macros.svh"
    4                                                
    5                                                	class slave_config extends uvm_object;
    6               1                    ***0***     		`uvm_object_utils(slave_config)
    6               2                    ***0***     
    6               3                    ***0***     
    6               4                    ***0***     
    6               5                    ***0***     
    6               6                    ***0***     
    6               7                    ***0***     
    6               8                    ***0***     
    6               9                    ***0***     
    6              10                    ***0***     
    7                                                		
    8                                                		virtual slave_if slave_vif;
    9                                                		virtual slave_ref_if slave_ref_vif;
    10                                               		uvm_active_passive_enum active;
    11                                               
    12                                               		function new(string name = "slave_config");
    13              1                          2     			super.new(name);


=================================================================================
=== Instance: /slave_monitor_pkg
=== Design Unit: work.slave_monitor_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%

================================Branch Details================================

Branch Coverage for instance /slave_monitor_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File slave_monitor_pkg.sv
------------------------------------IF Branch------------------------------------
    44                                    235650     Count coming in to IF
    44              1                    ***0***     				`uvm_info("run_phase", rsp_seq_item.convert2string(), UVM_HIGH);
                                          235650     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      23        20         3    86.95%

================================Statement Details================================

Statement Coverage for instance /slave_monitor_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File slave_monitor_pkg.sv
    1                                                package slave_monitor_pkg;
    2                                                import uvm_pkg::*;
    3                                                import shared_pkg::*;
    4                                                import slave_sequence_item_pkg::*;
    5                                                
    6                                                `include "uvm_macros.svh"
    7                                                
    8                                                	class slave_monitor extends uvm_monitor;
    9               1                    ***0***     		`uvm_component_utils(slave_monitor)
    9               2                    ***0***     
    9               3                          2     
    10                                               
    11                                               		slave_sequence_item rsp_seq_item;
    12                                               		virtual slave_if slave_mon_vif;
    13                                               		virtual slave_ref_if slave_ref_mon_vif;
    14                                               		uvm_analysis_port #(slave_sequence_item) mon_ap;
    15                                               
    16                                               		function new(string name = "slave_monitor", uvm_component parent = null);
    17              1                          1     			super.new(name, parent);
    18                                               		endfunction : new
    19                                               
    20                                               		function void build_phase(uvm_phase phase);
    21              1                          1     			super.build_phase(phase);
    22              1                          1     			mon_ap = new("mon_ap", this);
    23                                               		endfunction : build_phase
    24                                               
    25                                               		task run_phase(uvm_phase phase);
    26              1                          1     			super.run_phase(phase);
    27                                               
    28              1                          1     			forever begin
    29              1                     235651     				rsp_seq_item = slave_sequence_item::type_id::create("rsp_seq_item");
    30              1                     235651     				@(negedge slave_mon_vif.clk);
    31              1                     235650     				rsp_seq_item.rst_n 			= slave_mon_vif.rst_n;
    32              1                     235650     				rsp_seq_item.SS_n 			= slave_mon_vif.SS_n;
    33              1                     235650     				rsp_seq_item.MOSI 			= slave_mon_vif.MOSI;
    34              1                     235650     				rsp_seq_item.tx_valid 		= slave_mon_vif.tx_valid;
    35              1                     235650     				rsp_seq_item.tx_data 		= slave_mon_vif.tx_data;
    36              1                     235650     				rsp_seq_item.MISO 			= slave_mon_vif.MISO;
    37              1                     235650     				rsp_seq_item.rx_valid 		= slave_mon_vif.rx_valid;
    38              1                     235650     				rsp_seq_item.rx_data 		= slave_mon_vif.rx_data;
    39              1                     235650     				rsp_seq_item.MISO_ref 		= slave_ref_mon_vif.MISO_ref;
    40              1                     235650     				rsp_seq_item.rx_valid_ref 	= slave_ref_mon_vif.rx_valid_ref;
    41              1                     235650     				rsp_seq_item.rx_data_ref 	= slave_ref_mon_vif.rx_data_ref;
    42                                               
    43              1                     235650     				mon_ap.write(rsp_seq_item);
    44              1                    ***0***     				`uvm_info("run_phase", rsp_seq_item.convert2string(), UVM_HIGH);


=================================================================================
=== Instance: /slave_sequencer_pkg
=== Design Unit: work.slave_sequencer_pkg
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       4         2         2    50.00%

================================Statement Details================================

Statement Coverage for instance /slave_sequencer_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File slave_sequencer_pkg.sv
    1                                                package slave_sequencer_pkg;
    2                                                import slave_sequence_item_pkg::*;
    3                                                import uvm_pkg::*;
    4                                                `include "uvm_macros.svh"
    5                                                
    6                                                	class slave_sequencer extends uvm_sequencer #(slave_sequence_item);
    7               1                    ***0***     		`uvm_component_utils(slave_sequencer)
    7               2                    ***0***     
    7               3                          2     
    8                                                
    9                                                		function new(string name = "slave_sequencer", uvm_component parent = null);
    10              1                          1     			super.new(name, parent);


=================================================================================
=== Instance: /slave_driver_pkg
=== Design Unit: work.slave_driver_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%

================================Branch Details================================

Branch Coverage for instance /slave_driver_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File slave_driver_pkg.sv
------------------------------------IF Branch------------------------------------
    40                                    235650     Count coming in to IF
    40              1                    ***0***     				`uvm_info("run_phase", stim_seq_item.convert2string_stimulus(), UVM_HIGH);
                                          235650     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      21        18         3    85.71%

================================Statement Details================================

Statement Coverage for instance /slave_driver_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File slave_driver_pkg.sv
    1                                                package slave_driver_pkg;
    2                                                import slave_sequence_item_pkg::*;
    3                                                import shared_pkg::*;
    4                                                import uvm_pkg::*;
    5                                                `include "uvm_macros.svh"
    6                                                	
    7                                                	class slave_driver extends uvm_driver #(slave_sequence_item);
    8               1                    ***0***     		`uvm_component_utils(slave_driver)
    8               2                    ***0***     
    8               3                          2     
    9                                                
    10                                               		virtual slave_if slave_drv_vif;
    11                                               		virtual slave_ref_if slave_ref_drv_vif;
    12                                               
    13                                               		slave_sequence_item stim_seq_item;
    14                                               
    15                                               		function new(string name = "slave_driver", uvm_component parent = null);
    16              1                          1     			super.new(name, parent);
    17                                               		endfunction : new
    18                                               
    19                                               		task run_phase(uvm_phase phase);
    20              1                          1     			super.run_phase(phase);
    21              1                          1     			forever begin
    22              1                     235651     				stim_seq_item = slave_sequence_item::type_id::create("stim_seq_item");
    23              1                     235651     				seq_item_port.get_next_item(stim_seq_item);
    24                                               				//DUT
    25              1                     235650     				slave_drv_vif.rst_n 	= stim_seq_item.rst_n;
    26              1                     235650     				slave_drv_vif.SS_n 		= stim_seq_item.SS_n;
    27              1                     235650     				slave_drv_vif.MOSI		= stim_seq_item.MOSI;
    28              1                     235650     				slave_drv_vif.tx_valid 	= stim_seq_item.tx_valid;
    29              1                     235650     				slave_drv_vif.tx_data	= stim_seq_item.tx_data;
    30                                               
    31                                               				//REF
    32              1                     235650     				slave_ref_drv_vif.rst_n 	= stim_seq_item.rst_n;
    33              1                     235650     				slave_ref_drv_vif.SS_n 		= stim_seq_item.SS_n;
    34              1                     235650     				slave_ref_drv_vif.MOSI		= stim_seq_item.MOSI;
    35              1                     235650     				slave_ref_drv_vif.tx_valid 	= stim_seq_item.tx_valid;
    36              1                     235650     				slave_ref_drv_vif.tx_data	= stim_seq_item.tx_data;
    37                                               				
    38              1                     235650     				@(negedge slave_drv_vif.clk);
    39              1                     235650     				seq_item_port.item_done();
    40              1                    ***0***     				`uvm_info("run_phase", stim_seq_item.convert2string_stimulus(), UVM_HIGH);


=================================================================================
=== Instance: /slave_agent_pkg
=== Design Unit: work.slave_agent_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         3         5    37.50%

================================Branch Details================================

Branch Coverage for instance /slave_agent_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File slave_agent_pkg.sv
------------------------------------IF Branch------------------------------------
    27                                         1     Count coming in to IF
    27              1                    ***0***     			if(!uvm_config_db#(slave_config)::get(this, "", "SLAVE_CFG", slave_cfg))
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    28                                   ***0***     Count coming in to IF
    28              1                    ***0***     				`uvm_fatal("build_phase", "Agent - Unable to get Slave Configuration Object.");
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    30                                         1     Count coming in to IF
    30              1                          1     			if(slave_cfg.active) begin
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    41                                         1     Count coming in to IF
    41              1                          1     			if(slave_cfg.active) begin
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      18        15         3    83.33%

================================Statement Details================================

Statement Coverage for instance /slave_agent_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File slave_agent_pkg.sv
    1                                                package slave_agent_pkg;
    2                                                import uvm_pkg::*;
    3                                                import slave_driver_pkg::*;
    4                                                import slave_sequencer_pkg::*;
    5                                                import slave_monitor_pkg::*;
    6                                                import slave_config_pkg::*;
    7                                                import slave_sequence_item_pkg::*;
    8                                                
    9                                                `include "uvm_macros.svh"
    10                                               
    11                                               	class slave_agent extends uvm_agent;
    12              1                    ***0***     		`uvm_component_utils(slave_agent)
    12              2                    ***0***     
    12              3                          2     
    13                                               
    14                                               		slave_driver drv;
    15                                               		slave_sequencer sqr;
    16                                               		slave_monitor mon;
    17                                               		slave_config slave_cfg;
    18                                               		uvm_analysis_port #(slave_sequence_item) agt_ap;
    19                                               
    20                                               		function new(string name = "slave_agent", uvm_component parent = null);
    21              1                          1     			super.new(name, parent);			
    22                                               		endfunction : new
    23                                               
    24                                               		function void build_phase(uvm_phase phase);
    25              1                          1     			super.build_phase(phase);
    26              1                          1     			slave_cfg = slave_config::type_id::create("slave_cfg", this);
    27                                               			if(!uvm_config_db#(slave_config)::get(this, "", "SLAVE_CFG", slave_cfg))
    28              1                    ***0***     				`uvm_fatal("build_phase", "Agent - Unable to get Slave Configuration Object.");
    29                                               
    30                                               			if(slave_cfg.active) begin
    31              1                          1     				drv = slave_driver::type_id::create("drv", this);
    32              1                          1     				sqr = slave_sequencer::type_id::create("sqr", this);
    33                                               			end
    34              1                          1     			mon = slave_monitor::type_id::create("mon", this);
    35                                               
    36              1                          1     			agt_ap = new("agt_ap", this);
    37                                               		endfunction : build_phase
    38                                               
    39                                               		function void connect_phase(uvm_phase phase);
    40              1                          1     			super.connect_phase(phase);
    41                                               			if(slave_cfg.active) begin
    42              1                          1     				drv.slave_drv_vif = slave_cfg.slave_vif;
    43              1                          1     				drv.slave_ref_drv_vif = slave_cfg.slave_ref_vif;
    44              1                          1     				drv.seq_item_port.connect(sqr.seq_item_export);
    45                                               			end
    46              1                          1     			mon.slave_mon_vif = slave_cfg.slave_vif;
    47              1                          1     			mon.slave_ref_mon_vif = slave_cfg.slave_ref_vif;
    48              1                          1     			mon.mon_ap.connect(agt_ap);


=================================================================================
=== Instance: /slave_env_pkg
=== Design Unit: work.slave_env_pkg
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      11         9         2    81.81%

================================Statement Details================================

Statement Coverage for instance /slave_env_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File slave_env_pkg.sv
    1                                                package slave_env_pkg;
    2                                                import uvm_pkg::*;
    3                                                import slave_agent_pkg::*;
    4                                                import slave_scoreboard_pkg::*;
    5                                                import slave_coverage_pkg::*;
    6                                                `include "uvm_macros.svh"
    7                                                
    8                                                	class slave_env extends uvm_env;
    9               1                    ***0***     		`uvm_component_utils(slave_env);
    9               2                    ***0***     
    9               3                          2     
    10                                               
    11                                               		slave_agent agt;
    12                                               		slave_scoreboard sb;
    13                                               		slave_coverage cov;
    14                                               
    15                                               		function new(string name = "slave_env", uvm_component parent = null);
    16              1                          1     			super.new(name, parent);
    17                                               		endfunction : new
    18                                               
    19                                               		function void build_phase(uvm_phase phase);
    20              1                          1     			super.build_phase(phase);
    21              1                          1     			agt = slave_agent::type_id::create("agt", this);
    22              1                          1     			sb = slave_scoreboard::type_id::create("sb", this);
    23              1                          1     			cov = slave_coverage::type_id::create("cov", this);
    24                                               		endfunction
    25                                               
    26                                               		function void connect_phase(uvm_phase phase);
    27              1                          1     			super.connect_phase(phase);
    28              1                          1     			agt.agt_ap.connect(sb.sb_export);
    29              1                          1     			agt.agt_ap.connect(cov.cov_export);


=================================================================================
=== Instance: /slave_test_pkg
=== Design Unit: work.slave_test_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        24        10        14    41.66%

================================Branch Details================================

Branch Coverage for instance /slave_test_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File slave_test_pkg.sv
------------------------------------IF Branch------------------------------------
    38                                         1     Count coming in to IF
    38              1                    ***0***     			if(!uvm_config_db #(virtual slave_if)::get(this, "", "SLAVE_IF", slave_cfg.slave_vif))
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    39                                   ***0***     Count coming in to IF
    39              1                    ***0***     				`uvm_fatal("build_phase", "Test - Unable to get the virtual interface of the Slave (DUT) from the uvm_config_db");
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    41                                         1     Count coming in to IF
    41              1                    ***0***     			if(!uvm_config_db #(virtual slave_ref_if)::get(this, "", "SLAVE_REF_IF", slave_cfg.slave_ref_vif))
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    42                                   ***0***     Count coming in to IF
    42              1                    ***0***     				`uvm_fatal("build_phase", "Test - Unable to get the virtual interface of the Slave (REF) from the uvm_config_db");
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    52                                         1     Count coming in to IF
    52              1                          1     			`uvm_info("run_phase", "Reset Asserted", UVM_LOW);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    54                                         1     Count coming in to IF
    54              1                          1     			`uvm_info("run_phase", "Reset Deasserted", UVM_LOW);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    56                                         1     Count coming in to IF
    56              1                          1     			`uvm_info("run_phase", "Stimulus Generation Started", UVM_LOW);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    58                                         1     Count coming in to IF
    58              1                          1     			`uvm_info("run_phase", "Testing Write-Only Operations", UVM_LOW);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    61                                         1     Count coming in to IF
    61              1                          1     			`uvm_info("run_phase", "Testing Read-Only Operations", UVM_LOW);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    64                                         1     Count coming in to IF
    64              1                          1     			`uvm_info("run_phase", "Testing Write-Read Operations", UVM_LOW);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    67                                         1     Count coming in to IF
    67              1                          1     			`uvm_info("run_phase", "Main Sequence (Complete Randomization)", UVM_LOW);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    70                                         1     Count coming in to IF
    70              1                          1     			`uvm_info("run_phase", "Stimulus Generation Ended", UVM_LOW);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      32        28         4    87.50%

================================Statement Details================================

Statement Coverage for instance /slave_test_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File slave_test_pkg.sv
    1                                                package slave_test_pkg;
    2                                                import uvm_pkg::*;
    3                                                import slave_env_pkg::*;
    4                                                import slave_config_pkg::*;
    5                                                import slave_sequence_pkg::*;
    6                                                `include "uvm_macros.svh"
    7                                                
    8                                                	class slave_test extends uvm_test;
    9               1                    ***0***     		`uvm_component_utils(slave_test)
    9               2                    ***0***     
    9               3                          4     
    10                                               
    11                                               		slave_env env_s;
    12                                               		slave_config slave_cfg;
    13                                               		
    14                                               		slave_reset_sequence reset_seq;
    15                                               		slave_write_only_sequence write_only_seq;
    16                                               		slave_read_only_sequence read_only_seq;
    17                                               		slave_write_read_sequence write_read_seq;
    18                                               		slave_main_sequence main_seq;
    19                                               		
    20                                               
    21                                               		function new(string name = "slave_test", uvm_component parent = null);
    22              1                          1     			super.new(name, parent);
    23                                               		endfunction : new
    24                                               
    25                                               		function void build_phase(uvm_phase phase);
    26              1                          1     			super.build_phase(phase);
    27              1                          1     			env_s = slave_env::type_id::create("env_s", this);
    28              1                          1     			slave_cfg = slave_config::type_id::create("slave_cfg", this);
    29                                               			
    30              1                          1     			reset_seq 		= slave_reset_sequence::type_id::create("reset_seq", this);
    31              1                          1     			write_only_seq 	= slave_write_only_sequence::type_id::create("write_only_seq", this);
    32              1                          1     			read_only_seq 	= slave_read_only_sequence::type_id::create("read_only_seq", this);
    33              1                          1     			write_read_seq 	= slave_write_read_sequence::type_id::create("write_read_seq", this);
    34              1                          1     			main_seq 		= slave_main_sequence::type_id::create("main_seq", this);
    35                                               			
    36              1                          1     			slave_cfg.active = UVM_ACTIVE;
    37                                               
    38                                               			if(!uvm_config_db #(virtual slave_if)::get(this, "", "SLAVE_IF", slave_cfg.slave_vif))
    39              1                    ***0***     				`uvm_fatal("build_phase", "Test - Unable to get the virtual interface of the Slave (DUT) from the uvm_config_db");
    40                                               
    41                                               			if(!uvm_config_db #(virtual slave_ref_if)::get(this, "", "SLAVE_REF_IF", slave_cfg.slave_ref_vif))
    42              1                    ***0***     				`uvm_fatal("build_phase", "Test - Unable to get the virtual interface of the Slave (REF) from the uvm_config_db");
    43                                               			
    44              1                          1     			uvm_config_db #(slave_config)::set(this, "*", "SLAVE_CFG", slave_cfg);
    45                                               
    46                                               			//set_report_verbosity_level_hier(UVM_HIGH);
    47                                               		endfunction
    48                                               
    49                                               		task run_phase(uvm_phase phase);
    50              1                          1     			super.run_phase(phase);
    51              1                          1     			phase.raise_objection(this);
    52              1                          1     			`uvm_info("run_phase", "Reset Asserted", UVM_LOW);
    53              1                          1     			reset_seq.start(env_s.agt.sqr);
    54              1                          1     			`uvm_info("run_phase", "Reset Deasserted", UVM_LOW);
    55                                               
    56              1                          1     			`uvm_info("run_phase", "Stimulus Generation Started", UVM_LOW);
    57                                               
    58              1                          1     			`uvm_info("run_phase", "Testing Write-Only Operations", UVM_LOW);
    59              1                          1     			write_only_seq.start(env_s.agt.sqr);
    60                                               
    61              1                          1     			`uvm_info("run_phase", "Testing Read-Only Operations", UVM_LOW);
    62              1                          1     			read_only_seq.start(env_s.agt.sqr);
    63                                               
    64              1                          1     			`uvm_info("run_phase", "Testing Write-Read Operations", UVM_LOW);
    65              1                          1     			write_read_seq.start(env_s.agt.sqr);
    66                                               
    67              1                          1     			`uvm_info("run_phase", "Main Sequence (Complete Randomization)", UVM_LOW);
    68              1                          1     			main_seq.start(env_s.agt.sqr);
    69                                               
    70              1                          1     			`uvm_info("run_phase", "Stimulus Generation Ended", UVM_LOW);
    71              1                          1     			phase.drop_objection(this);


COVERGROUP COVERAGE:
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /slave_coverage_pkg/slave_coverage/cg           100.00%        100          -    Covered              
    covered/total bins:                                    28         28          -                      
    missing/total bins:                                     0         28          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint tx_data_cp                             100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint rx_signal_cp                           100.00%        100          -    Covered              
        covered/total bins:                                 5          5          -                      
        missing/total bins:                                 0          5          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint rx_data_cp                             100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint rst_n_cp                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint SS_n_cp                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint MOSI_cp                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint tx_valid_cp                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Cross cross_MOSI_SS_rst                           100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
    Cross cross_rx_signal_data                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Cross cross_tx_valid_data                         100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/slave_coverage_pkg::slave_coverage::cg  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    28         28          -                      
    missing/total bins:                                     0         28          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint tx_data_cp                             100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin Corners                                     52156          1          -    Covered              
        default bin others[1]                            6776                     -    Occurred             
        default bin others[2]                            6757                     -    Occurred             
        default bin others[3]                             529                     -    Occurred             
        default bin others[4]                            6733                     -    Occurred             
        default bin others[5]                             519                     -    Occurred             
        default bin others[6]                             475                     -    Occurred             
        default bin others[7]                             544                     -    Occurred             
        default bin others[8]                            6821                     -    Occurred             
        default bin others[9]                             527                     -    Occurred             
        default bin others[10]                            499                     -    Occurred             
        default bin others[11]                            512                     -    Occurred             
        default bin others[12]                            529                     -    Occurred             
        default bin others[13]                            494                     -    Occurred             
        default bin others[14]                            529                     -    Occurred             
        default bin others[15]                            574                     -    Occurred             
        default bin others[16]                           6804                     -    Occurred             
        default bin others[17]                            526                     -    Occurred             
        default bin others[18]                            502                     -    Occurred             
        default bin others[19]                            514                     -    Occurred             
        default bin others[20]                            522                     -    Occurred             
        default bin others[21]                            553                     -    Occurred             
        default bin others[22]                            470                     -    Occurred             
        default bin others[23]                            509                     -    Occurred             
        default bin others[24]                            542                     -    Occurred             
        default bin others[25]                            552                     -    Occurred             
        default bin others[26]                            530                     -    Occurred             
        default bin others[27]                            500                     -    Occurred             
        default bin others[28]                            523                     -    Occurred             
        default bin others[29]                            533                     -    Occurred             
        default bin others[30]                            560                     -    Occurred             
        default bin others[31]                            560                     -    Occurred             
        default bin others[32]                           6925                     -    Occurred             
        default bin others[33]                            544                     -    Occurred             
        default bin others[34]                            512                     -    Occurred             
        default bin others[35]                            535                     -    Occurred             
        default bin others[36]                            509                     -    Occurred             
        default bin others[37]                            535                     -    Occurred             
        default bin others[38]                            506                     -    Occurred             
        default bin others[39]                            515                     -    Occurred             
        default bin others[40]                            560                     -    Occurred             
        default bin others[41]                            561                     -    Occurred             
        default bin others[42]                            515                     -    Occurred             
        default bin others[43]                            531                     -    Occurred             
        default bin others[44]                            546                     -    Occurred             
        default bin others[45]                            503                     -    Occurred             
        default bin others[46]                            491                     -    Occurred             
        default bin others[47]                            503                     -    Occurred             
        default bin others[48]                            555                     -    Occurred             
        default bin others[49]                            518                     -    Occurred             
        default bin others[50]                            539                     -    Occurred             
        default bin others[51]                            524                     -    Occurred             
        default bin others[52]                            555                     -    Occurred             
        default bin others[53]                            531                     -    Occurred             
        default bin others[54]                            581                     -    Occurred             
        default bin others[55]                            482                     -    Occurred             
        default bin others[56]                            550                     -    Occurred             
        default bin others[57]                            556                     -    Occurred             
        default bin others[58]                            534                     -    Occurred             
        default bin others[59]                            511                     -    Occurred             
        default bin others[60]                            542                     -    Occurred             
        default bin others[61]                            538                     -    Occurred             
        default bin others[62]                            530                     -    Occurred             
        default bin others[63]                            547                     -    Occurred             
        default bin others[64]                           6899                     -    Occurred             
        default bin others[65]                            498                     -    Occurred             
        default bin others[66]                            539                     -    Occurred             
        default bin others[67]                            493                     -    Occurred             
        default bin others[68]                            514                     -    Occurred             
        default bin others[69]                            553                     -    Occurred             
        default bin others[70]                            571                     -    Occurred             
        default bin others[71]                            563                     -    Occurred             
        default bin others[72]                            511                     -    Occurred             
        default bin others[73]                            499                     -    Occurred             
        default bin others[74]                            533                     -    Occurred             
        default bin others[75]                            560                     -    Occurred             
        default bin others[76]                            535                     -    Occurred             
        default bin others[77]                            536                     -    Occurred             
        default bin others[78]                            563                     -    Occurred             
        default bin others[79]                            508                     -    Occurred             
        default bin others[80]                            543                     -    Occurred             
        default bin others[81]                            527                     -    Occurred             
        default bin others[82]                            513                     -    Occurred             
        default bin others[83]                            568                     -    Occurred             
        default bin others[84]                            537                     -    Occurred             
        default bin others[86]                            533                     -    Occurred             
        default bin others[87]                            506                     -    Occurred             
        default bin others[88]                            524                     -    Occurred             
        default bin others[89]                            522                     -    Occurred             
        default bin others[90]                            553                     -    Occurred             
        default bin others[91]                            513                     -    Occurred             
        default bin others[92]                            518                     -    Occurred             
        default bin others[93]                            546                     -    Occurred             
        default bin others[94]                            502                     -    Occurred             
        default bin others[95]                            529                     -    Occurred             
        default bin others[96]                            534                     -    Occurred             
        default bin others[97]                            566                     -    Occurred             
        default bin others[98]                            509                     -    Occurred             
        default bin others[99]                            550                     -    Occurred             
        default bin others[100]                           518                     -    Occurred             
        default bin others[101]                           570                     -    Occurred             
        default bin others[102]                           586                     -    Occurred             
        default bin others[103]                           489                     -    Occurred             
        default bin others[104]                           514                     -    Occurred             
        default bin others[105]                           534                     -    Occurred             
        default bin others[106]                           521                     -    Occurred             
        default bin others[107]                           549                     -    Occurred             
        default bin others[108]                           523                     -    Occurred             
        default bin others[109]                           528                     -    Occurred             
        default bin others[110]                           515                     -    Occurred             
        default bin others[111]                           543                     -    Occurred             
        default bin others[112]                           541                     -    Occurred             
        default bin others[113]                           511                     -    Occurred             
        default bin others[114]                           532                     -    Occurred             
        default bin others[115]                           515                     -    Occurred             
        default bin others[116]                           504                     -    Occurred             
        default bin others[117]                           484                     -    Occurred             
        default bin others[118]                           548                     -    Occurred             
        default bin others[119]                           534                     -    Occurred             
        default bin others[120]                           507                     -    Occurred             
        default bin others[121]                           552                     -    Occurred             
        default bin others[122]                           517                     -    Occurred             
        default bin others[123]                           557                     -    Occurred             
        default bin others[124]                           565                     -    Occurred             
        default bin others[125]                           506                     -    Occurred             
        default bin others[126]                           519                     -    Occurred             
        default bin others[127]                           488                     -    Occurred             
        default bin others[128]                          6747                     -    Occurred             
        default bin others[129]                           488                     -    Occurred             
        default bin others[130]                           513                     -    Occurred             
        default bin others[131]                           540                     -    Occurred             
        default bin others[132]                           567                     -    Occurred             
        default bin others[133]                           519                     -    Occurred             
        default bin others[134]                           483                     -    Occurred             
        default bin others[135]                           514                     -    Occurred             
        default bin others[136]                           502                     -    Occurred             
        default bin others[137]                           524                     -    Occurred             
        default bin others[138]                           510                     -    Occurred             
        default bin others[139]                           523                     -    Occurred             
        default bin others[140]                           523                     -    Occurred             
        default bin others[141]                           545                     -    Occurred             
        default bin others[142]                           481                     -    Occurred             
        default bin others[143]                           581                     -    Occurred             
        default bin others[144]                           485                     -    Occurred             
        default bin others[145]                           510                     -    Occurred             
        default bin others[146]                           518                     -    Occurred             
        default bin others[147]                           540                     -    Occurred             
        default bin others[148]                           502                     -    Occurred             
        default bin others[149]                           509                     -    Occurred             
        default bin others[150]                           474                     -    Occurred             
        default bin others[151]                           553                     -    Occurred             
        default bin others[152]                           515                     -    Occurred             
        default bin others[153]                           610                     -    Occurred             
        default bin others[154]                           543                     -    Occurred             
        default bin others[155]                           557                     -    Occurred             
        default bin others[156]                           521                     -    Occurred             
        default bin others[157]                           498                     -    Occurred             
        default bin others[158]                           503                     -    Occurred             
        default bin others[159]                           542                     -    Occurred             
        default bin others[160]                           518                     -    Occurred             
        default bin others[161]                           518                     -    Occurred             
        default bin others[162]                           503                     -    Occurred             
        default bin others[163]                           534                     -    Occurred             
        default bin others[164]                           513                     -    Occurred             
        default bin others[165]                           532                     -    Occurred             
        default bin others[166]                           539                     -    Occurred             
        default bin others[167]                           499                     -    Occurred             
        default bin others[168]                           519                     -    Occurred             
        default bin others[169]                           566                     -    Occurred             
        default bin others[171]                           527                     -    Occurred             
        default bin others[172]                           536                     -    Occurred             
        default bin others[173]                           526                     -    Occurred             
        default bin others[174]                           496                     -    Occurred             
        default bin others[175]                           569                     -    Occurred             
        default bin others[176]                           544                     -    Occurred             
        default bin others[177]                           521                     -    Occurred             
        default bin others[178]                           516                     -    Occurred             
        default bin others[179]                           521                     -    Occurred             
        default bin others[180]                           545                     -    Occurred             
        default bin others[181]                           500                     -    Occurred             
        default bin others[182]                           529                     -    Occurred             
        default bin others[183]                           486                     -    Occurred             
        default bin others[184]                           538                     -    Occurred             
        default bin others[185]                           566                     -    Occurred             
        default bin others[186]                           553                     -    Occurred             
        default bin others[187]                           538                     -    Occurred             
        default bin others[188]                           519                     -    Occurred             
        default bin others[189]                           531                     -    Occurred             
        default bin others[190]                           500                     -    Occurred             
        default bin others[191]                           572                     -    Occurred             
        default bin others[192]                           573                     -    Occurred             
        default bin others[193]                           526                     -    Occurred             
        default bin others[194]                           542                     -    Occurred             
        default bin others[195]                           537                     -    Occurred             
        default bin others[196]                           555                     -    Occurred             
        default bin others[197]                           565                     -    Occurred             
        default bin others[198]                           581                     -    Occurred             
        default bin others[199]                           532                     -    Occurred             
        default bin others[200]                           560                     -    Occurred             
        default bin others[201]                           541                     -    Occurred             
        default bin others[202]                           494                     -    Occurred             
        default bin others[203]                           552                     -    Occurred             
        default bin others[204]                           523                     -    Occurred             
        default bin others[205]                           534                     -    Occurred             
        default bin others[206]                           551                     -    Occurred             
        default bin others[207]                           532                     -    Occurred             
        default bin others[208]                           528                     -    Occurred             
        default bin others[209]                           538                     -    Occurred             
        default bin others[210]                           514                     -    Occurred             
        default bin others[211]                           536                     -    Occurred             
        default bin others[212]                           492                     -    Occurred             
        default bin others[213]                           564                     -    Occurred             
        default bin others[214]                           529                     -    Occurred             
        default bin others[215]                           547                     -    Occurred             
        default bin others[216]                           551                     -    Occurred             
        default bin others[217]                           550                     -    Occurred             
        default bin others[218]                           501                     -    Occurred             
        default bin others[219]                           558                     -    Occurred             
        default bin others[220]                           547                     -    Occurred             
        default bin others[221]                           514                     -    Occurred             
        default bin others[222]                           494                     -    Occurred             
        default bin others[223]                           554                     -    Occurred             
        default bin others[224]                           519                     -    Occurred             
        default bin others[225]                           527                     -    Occurred             
        default bin others[226]                           505                     -    Occurred             
        default bin others[227]                           488                     -    Occurred             
        default bin others[228]                           536                     -    Occurred             
        default bin others[229]                           536                     -    Occurred             
        default bin others[230]                           500                     -    Occurred             
        default bin others[231]                           522                     -    Occurred             
        default bin others[232]                           529                     -    Occurred             
        default bin others[233]                           539                     -    Occurred             
        default bin others[234]                           552                     -    Occurred             
        default bin others[235]                           553                     -    Occurred             
        default bin others[236]                           515                     -    Occurred             
        default bin others[237]                           515                     -    Occurred             
        default bin others[238]                           594                     -    Occurred             
        default bin others[239]                           527                     -    Occurred             
        default bin others[240]                           554                     -    Occurred             
        default bin others[241]                           561                     -    Occurred             
        default bin others[242]                           531                     -    Occurred             
        default bin others[243]                           511                     -    Occurred             
        default bin others[244]                           536                     -    Occurred             
        default bin others[245]                           527                     -    Occurred             
        default bin others[246]                           523                     -    Occurred             
        default bin others[247]                           516                     -    Occurred             
        default bin others[248]                           509                     -    Occurred             
        default bin others[249]                           542                     -    Occurred             
        default bin others[250]                           506                     -    Occurred             
        default bin others[251]                           512                     -    Occurred             
        default bin others[252]                           521                     -    Occurred             
        default bin others[253]                           514                     -    Occurred             
        default bin others[254]                           505                     -    Occurred             
    Coverpoint rx_signal_cp                           100.00%        100          -    Covered              
        covered/total bins:                                 5          5          -                      
        missing/total bins:                                 0          5          -                      
        % Hit:                                        100.00%        100          -                      
        bin signal_wr_addr                               3831          1          -    Covered              
        bin signal_wr_data                               3856          1          -    Covered              
        bin signal_rd_addr                               3462          1          -    Covered              
        bin signal_rd_data                               2415          1          -    Covered              
        bin signal_trans                                   12          1          -    Covered              
    Coverpoint rx_data_cp                             100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin Corners                                       200          1          -    Covered              
        default bin others[1]                              54                     -    Occurred             
        default bin others[2]                              50                     -    Occurred             
        default bin others[3]                              48                     -    Occurred             
        default bin others[4]                              59                     -    Occurred             
        default bin others[5]                              58                     -    Occurred             
        default bin others[6]                              49                     -    Occurred             
        default bin others[7]                              56                     -    Occurred             
        default bin others[8]                              52                     -    Occurred             
        default bin others[9]                              48                     -    Occurred             
        default bin others[10]                             38                     -    Occurred             
        default bin others[11]                             56                     -    Occurred             
        default bin others[12]                             56                     -    Occurred             
        default bin others[13]                             48                     -    Occurred             
        default bin others[14]                             56                     -    Occurred             
        default bin others[15]                             61                     -    Occurred             
        default bin others[16]                             55                     -    Occurred             
        default bin others[17]                             61                     -    Occurred             
        default bin others[18]                             43                     -    Occurred             
        default bin others[19]                             56                     -    Occurred             
        default bin others[20]                             54                     -    Occurred             
        default bin others[21]                             62                     -    Occurred             
        default bin others[22]                             46                     -    Occurred             
        default bin others[23]                             65                     -    Occurred             
        default bin others[24]                             53                     -    Occurred             
        default bin others[25]                             52                     -    Occurred             
        default bin others[26]                             52                     -    Occurred             
        default bin others[27]                             52                     -    Occurred             
        default bin others[28]                             71                     -    Occurred             
        default bin others[29]                             46                     -    Occurred             
        default bin others[30]                             53                     -    Occurred             
        default bin others[31]                             55                     -    Occurred             
        default bin others[32]                             47                     -    Occurred             
        default bin others[33]                             59                     -    Occurred             
        default bin others[34]                             51                     -    Occurred             
        default bin others[35]                             60                     -    Occurred             
        default bin others[36]                             42                     -    Occurred             
        default bin others[37]                             71                     -    Occurred             
        default bin others[38]                             55                     -    Occurred             
        default bin others[39]                             63                     -    Occurred             
        default bin others[40]                             67                     -    Occurred             
        default bin others[41]                             48                     -    Occurred             
        default bin others[42]                             51                     -    Occurred             
        default bin others[43]                             53                     -    Occurred             
        default bin others[44]                             51                     -    Occurred             
        default bin others[45]                             60                     -    Occurred             
        default bin others[46]                             63                     -    Occurred             
        default bin others[47]                             40                     -    Occurred             
        default bin others[48]                             51                     -    Occurred             
        default bin others[49]                             39                     -    Occurred             
        default bin others[50]                             48                     -    Occurred             
        default bin others[51]                             59                     -    Occurred             
        default bin others[52]                             57                     -    Occurred             
        default bin others[53]                             55                     -    Occurred             
        default bin others[54]                             53                     -    Occurred             
        default bin others[55]                             53                     -    Occurred             
        default bin others[56]                             65                     -    Occurred             
        default bin others[57]                             47                     -    Occurred             
        default bin others[58]                             67                     -    Occurred             
        default bin others[59]                             52                     -    Occurred             
        default bin others[60]                             54                     -    Occurred             
        default bin others[61]                             43                     -    Occurred             
        default bin others[62]                             57                     -    Occurred             
        default bin others[63]                             48                     -    Occurred             
        default bin others[64]                             59                     -    Occurred             
        default bin others[65]                             55                     -    Occurred             
        default bin others[66]                             61                     -    Occurred             
        default bin others[67]                             48                     -    Occurred             
        default bin others[68]                             56                     -    Occurred             
        default bin others[69]                             52                     -    Occurred             
        default bin others[70]                             44                     -    Occurred             
        default bin others[71]                             43                     -    Occurred             
        default bin others[72]                             60                     -    Occurred             
        default bin others[73]                             61                     -    Occurred             
        default bin others[74]                             66                     -    Occurred             
        default bin others[75]                             62                     -    Occurred             
        default bin others[76]                             56                     -    Occurred             
        default bin others[77]                             54                     -    Occurred             
        default bin others[78]                             45                     -    Occurred             
        default bin others[79]                             58                     -    Occurred             
        default bin others[80]                             69                     -    Occurred             
        default bin others[81]                             57                     -    Occurred             
        default bin others[82]                             57                     -    Occurred             
        default bin others[83]                             47                     -    Occurred             
        default bin others[84]                             55                     -    Occurred             
        default bin others[86]                             53                     -    Occurred             
        default bin others[87]                             58                     -    Occurred             
        default bin others[88]                             61                     -    Occurred             
        default bin others[89]                             66                     -    Occurred             
        default bin others[90]                             45                     -    Occurred             
        default bin others[91]                             43                     -    Occurred             
        default bin others[92]                             53                     -    Occurred             
        default bin others[93]                             53                     -    Occurred             
        default bin others[94]                             52                     -    Occurred             
        default bin others[95]                             43                     -    Occurred             
        default bin others[96]                             51                     -    Occurred             
        default bin others[97]                             58                     -    Occurred             
        default bin others[98]                             67                     -    Occurred             
        default bin others[99]                             49                     -    Occurred             
        default bin others[100]                            53                     -    Occurred             
        default bin others[101]                            43                     -    Occurred             
        default bin others[102]                            55                     -    Occurred             
        default bin others[103]                            47                     -    Occurred             
        default bin others[104]                            57                     -    Occurred             
        default bin others[105]                            48                     -    Occurred             
        default bin others[106]                            56                     -    Occurred             
        default bin others[107]                            58                     -    Occurred             
        default bin others[108]                            44                     -    Occurred             
        default bin others[109]                            54                     -    Occurred             
        default bin others[110]                            64                     -    Occurred             
        default bin others[111]                            32                     -    Occurred             
        default bin others[112]                            49                     -    Occurred             
        default bin others[113]                            38                     -    Occurred             
        default bin others[114]                            54                     -    Occurred             
        default bin others[115]                            69                     -    Occurred             
        default bin others[116]                            42                     -    Occurred             
        default bin others[117]                            45                     -    Occurred             
        default bin others[118]                            57                     -    Occurred             
        default bin others[119]                            50                     -    Occurred             
        default bin others[120]                            44                     -    Occurred             
        default bin others[121]                            56                     -    Occurred             
        default bin others[122]                            64                     -    Occurred             
        default bin others[123]                            59                     -    Occurred             
        default bin others[124]                            59                     -    Occurred             
        default bin others[125]                            49                     -    Occurred             
        default bin others[126]                            59                     -    Occurred             
        default bin others[127]                            68                     -    Occurred             
        default bin others[128]                            61                     -    Occurred             
        default bin others[129]                            65                     -    Occurred             
        default bin others[130]                            43                     -    Occurred             
        default bin others[131]                            55                     -    Occurred             
        default bin others[132]                            55                     -    Occurred             
        default bin others[133]                            70                     -    Occurred             
        default bin others[134]                            46                     -    Occurred             
        default bin others[135]                            43                     -    Occurred             
        default bin others[136]                            49                     -    Occurred             
        default bin others[137]                            72                     -    Occurred             
        default bin others[138]                            59                     -    Occurred             
        default bin others[139]                            61                     -    Occurred             
        default bin others[140]                            55                     -    Occurred             
        default bin others[141]                            72                     -    Occurred             
        default bin others[142]                            52                     -    Occurred             
        default bin others[143]                            43                     -    Occurred             
        default bin others[144]                            53                     -    Occurred             
        default bin others[145]                            55                     -    Occurred             
        default bin others[146]                            54                     -    Occurred             
        default bin others[147]                            53                     -    Occurred             
        default bin others[148]                            51                     -    Occurred             
        default bin others[149]                            49                     -    Occurred             
        default bin others[150]                            48                     -    Occurred             
        default bin others[151]                            52                     -    Occurred             
        default bin others[152]                            43                     -    Occurred             
        default bin others[153]                            59                     -    Occurred             
        default bin others[154]                            58                     -    Occurred             
        default bin others[155]                            47                     -    Occurred             
        default bin others[156]                            44                     -    Occurred             
        default bin others[157]                            60                     -    Occurred             
        default bin others[158]                            56                     -    Occurred             
        default bin others[159]                            63                     -    Occurred             
        default bin others[160]                            59                     -    Occurred             
        default bin others[161]                            59                     -    Occurred             
        default bin others[162]                            50                     -    Occurred             
        default bin others[163]                            51                     -    Occurred             
        default bin others[164]                            50                     -    Occurred             
        default bin others[165]                            45                     -    Occurred             
        default bin others[166]                            43                     -    Occurred             
        default bin others[167]                            64                     -    Occurred             
        default bin others[168]                            53                     -    Occurred             
        default bin others[169]                            53                     -    Occurred             
        default bin others[171]                            44                     -    Occurred             
        default bin others[172]                            44                     -    Occurred             
        default bin others[173]                            56                     -    Occurred             
        default bin others[174]                            52                     -    Occurred             
        default bin others[175]                            58                     -    Occurred             
        default bin others[176]                            45                     -    Occurred             
        default bin others[177]                            64                     -    Occurred             
        default bin others[178]                            51                     -    Occurred             
        default bin others[179]                            49                     -    Occurred             
        default bin others[180]                            46                     -    Occurred             
        default bin others[181]                            45                     -    Occurred             
        default bin others[182]                            52                     -    Occurred             
        default bin others[183]                            51                     -    Occurred             
        default bin others[184]                            58                     -    Occurred             
        default bin others[185]                            60                     -    Occurred             
        default bin others[186]                            51                     -    Occurred             
        default bin others[187]                            65                     -    Occurred             
        default bin others[188]                            38                     -    Occurred             
        default bin others[189]                            48                     -    Occurred             
        default bin others[190]                            55                     -    Occurred             
        default bin others[191]                            48                     -    Occurred             
        default bin others[192]                            31                     -    Occurred             
        default bin others[193]                            42                     -    Occurred             
        default bin others[194]                            52                     -    Occurred             
        default bin others[195]                            57                     -    Occurred             
        default bin others[196]                            50                     -    Occurred             
        default bin others[197]                            54                     -    Occurred             
        default bin others[198]                            55                     -    Occurred             
        default bin others[199]                            52                     -    Occurred             
        default bin others[200]                            54                     -    Occurred             
        default bin others[201]                            55                     -    Occurred             
        default bin others[202]                            65                     -    Occurred             
        default bin others[203]                            55                     -    Occurred             
        default bin others[204]                            40                     -    Occurred             
        default bin others[205]                            55                     -    Occurred             
        default bin others[206]                            44                     -    Occurred             
        default bin others[207]                            73                     -    Occurred             
        default bin others[208]                            40                     -    Occurred             
        default bin others[209]                            47                     -    Occurred             
        default bin others[210]                            59                     -    Occurred             
        default bin others[211]                            52                     -    Occurred             
        default bin others[212]                            54                     -    Occurred             
        default bin others[213]                            59                     -    Occurred             
        default bin others[214]                            50                     -    Occurred             
        default bin others[215]                            54                     -    Occurred             
        default bin others[216]                            50                     -    Occurred             
        default bin others[217]                            51                     -    Occurred             
        default bin others[218]                            41                     -    Occurred             
        default bin others[219]                            58                     -    Occurred             
        default bin others[220]                            45                     -    Occurred             
        default bin others[221]                            50                     -    Occurred             
        default bin others[222]                            47                     -    Occurred             
        default bin others[223]                            59                     -    Occurred             
        default bin others[224]                            49                     -    Occurred             
        default bin others[225]                            46                     -    Occurred             
        default bin others[226]                            47                     -    Occurred             
        default bin others[227]                            49                     -    Occurred             
        default bin others[228]                            48                     -    Occurred             
        default bin others[229]                            44                     -    Occurred             
        default bin others[230]                            47                     -    Occurred             
        default bin others[231]                            51                     -    Occurred             
        default bin others[232]                            46                     -    Occurred             
        default bin others[233]                            56                     -    Occurred             
        default bin others[234]                            48                     -    Occurred             
        default bin others[235]                            59                     -    Occurred             
        default bin others[236]                            37                     -    Occurred             
        default bin others[237]                            43                     -    Occurred             
        default bin others[238]                            56                     -    Occurred             
        default bin others[239]                            73                     -    Occurred             
        default bin others[240]                            53                     -    Occurred             
        default bin others[241]                            43                     -    Occurred             
        default bin others[242]                            59                     -    Occurred             
        default bin others[243]                            56                     -    Occurred             
        default bin others[244]                            44                     -    Occurred             
        default bin others[245]                            51                     -    Occurred             
        default bin others[246]                            54                     -    Occurred             
        default bin others[247]                            62                     -    Occurred             
        default bin others[248]                            55                     -    Occurred             
        default bin others[249]                            51                     -    Occurred             
        default bin others[250]                            50                     -    Occurred             
        default bin others[251]                            46                     -    Occurred             
        default bin others[252]                            50                     -    Occurred             
        default bin others[253]                            63                     -    Occurred             
        default bin others[254]                            41                     -    Occurred             
    Coverpoint rst_n_cp                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                       452          1          -    Covered              
        bin auto[1]                                    235198          1          -    Covered              
    Coverpoint SS_n_cp                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                    220216          1          -    Covered              
        bin auto[1]                                     15434          1          -    Covered              
    Coverpoint MOSI_cp                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                    117926          1          -    Covered              
        bin auto[1]                                    117724          1          -    Covered              
    Coverpoint tx_valid_cp                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                    165236          1          -    Covered              
        bin auto[1]                                     70414          1          -    Covered              
    Cross cross_MOSI_SS_rst                           100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                7634          1          -    Covered              
            bin <auto[0],auto[1],auto[1]>                  91          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>              109855          1          -    Covered              
            bin <auto[0],auto[0],auto[1]>                 144          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                7628          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                  81          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>              110081          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                 136          1          -    Covered              
    Cross cross_rx_signal_data                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <signal_rd_data,Corners>                   39          1          -    Covered              
            bin <signal_wr_data,Corners>                   49          1          -    Covered              
            bin <signal_rd_addr,Corners>                   54          1          -    Covered              
            bin <signal_wr_addr,Corners>                   58          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin trans                                1                     -    Occurred             
    Cross cross_tx_valid_data                         100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin tx_val_data                             15439          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin tx_inv                           36717                     -    Occurred             

TOTAL COVERGROUP COVERAGE: 100.00%  COVERGROUP TYPES: 1

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/slave_top/DUT/cover_reset_asserted      slave  Verilog  SVA  slave.sv(463)    147 Covered   
/slave_top/DUT/cover_SS_inactive         slave  Verilog  SVA  slave.sv(466)   15227 Covered   
/slave_top/DUT/cover_CHK_first           slave  Verilog  SVA  slave.sv(469)   15229 Covered   
/slave_top/DUT/cover_CHK_WR              slave  Verilog  SVA  slave.sv(472)   7601 Covered   
/slave_top/DUT/cover_CHK_RD              slave  Verilog  SVA  slave.sv(475)   7601 Covered   
/slave_top/DUT/cover_MOSI_wr             slave  Verilog  SVA  slave.sv(478)   7535 Covered   
/slave_top/DUT/cover_MOSI_rd             slave  Verilog  SVA  slave.sv(481)   7541 Covered   
/slave_top/DUT/cover_MOSI_rd_add         slave  Verilog  SVA  slave.sv(484)   59284 Covered   
/slave_top/DUT/cover_MOSI_rd_data        slave  Verilog  SVA  slave.sv(487)   28024 Covered   
/slave_top/DUT/cover_no_add_add          slave  Verilog  SVA  slave.sv(490)   3378 Covered   
/slave_top/DUT/cover_no_data_data        slave  Verilog  SVA  slave.sv(493)   3398 Covered   
/slave_top/DUT/cover_rx_wr               slave  Verilog  SVA  slave.sv(499)   7684 Covered   
/slave_top/DUT/cover_rx_rd_add           slave  Verilog  SVA  slave.sv(502)   3462 Covered   
/slave_top/DUT/cover_rx_rd_data          slave  Verilog  SVA  slave.sv(505)   2415 Covered   
/slave_top/DUT/cover_rx_tx               slave  Verilog  SVA  slave.sv(508)   13644 Covered   
/slave_top/DUT/cover_rx_chk              slave  Verilog  SVA  slave.sv(511)   59506 Covered   
/slave_top/DUT/cover_MISO_rd_only        slave  Verilog  SVA  slave.sv(517)   158561 Covered   

TOTAL DIRECTIVE COVERAGE: 100.00%  COVERS: 17

ASSERTION RESULTS:
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/slave_top/DUT/assertion_reset_asserted
                     slave.sv(462)                      0          1
/slave_top/DUT/assertion_SS_inactive
                     slave.sv(465)                      0          1
/slave_top/DUT/assertion_CHK_first
                     slave.sv(468)                      0          1
/slave_top/DUT/assertion_CHK_WR
                     slave.sv(471)                      0          1
/slave_top/DUT/assertion_CHK_RD
                     slave.sv(474)                      0          1
/slave_top/DUT/assertion_MOSI_wr
                     slave.sv(477)                      0          1
/slave_top/DUT/assertion_MOSI_rd
                     slave.sv(480)                      0          1
/slave_top/DUT/assertion_MOSI_rd_add
                     slave.sv(483)                      0          1
/slave_top/DUT/assertion_MOSI_rd_data
                     slave.sv(486)                      0          1
/slave_top/DUT/assertion_no_add_add
                     slave.sv(489)                      0          1
/slave_top/DUT/assertion_no_data_data
                     slave.sv(492)                      0          1
/slave_top/DUT/assertion_rx_wr
                     slave.sv(498)                      0          1
/slave_top/DUT/assertion_rx_rd_add
                     slave.sv(501)                      0          1
/slave_top/DUT/assertion_rx_rd_data
                     slave.sv(504)                      0          1
/slave_top/DUT/assertion_rx_tx
                     slave.sv(507)                      0          1
/slave_top/DUT/assertion_rx_chk
                     slave.sv(510)                      0          1
/slave_top/DUT/assertion_MISO_rd_only
                     slave.sv(516)                      0          1
/slave_sequence_pkg/slave_reset_sequence/body/#ublk#94724615#124/immed__128
                     slave_sequence_pkg.sv(128)
                                                        0          1
/slave_sequence_pkg/slave_write_only_sequence/start_seq/immed__157
                     slave_sequence_pkg.sv(157)
                                                        0          1
/slave_sequence_pkg/slave_write_only_sequence/end_seq/immed__164
                     slave_sequence_pkg.sv(164)
                                                        0          1
/slave_sequence_pkg/slave_write_only_sequence/write_add_seq/#ublk#94724615#171/immed__174
                     slave_sequence_pkg.sv(174)
                                                        0          1
/slave_sequence_pkg/slave_write_only_sequence/write_add_seq/#ublk#94724615#178/immed__181
                     slave_sequence_pkg.sv(181)
                                                        0          1
/slave_sequence_pkg/slave_write_only_sequence/write_data_seq/immed__199
                     slave_sequence_pkg.sv(199)
                                                        0          1
/slave_sequence_pkg/slave_write_only_sequence/write_data_seq/#ublk#94724615#190/immed__193
                     slave_sequence_pkg.sv(193)
                                                        0          1
/slave_sequence_pkg/slave_write_only_sequence/write_data_seq/#ublk#94724615#202/immed__205
                     slave_sequence_pkg.sv(205)
                                                        0          1
/slave_sequence_pkg/slave_read_only_sequence/start_seq/immed__235
                     slave_sequence_pkg.sv(235)
                                                        0          1
/slave_sequence_pkg/slave_read_only_sequence/end_seq/immed__242
                     slave_sequence_pkg.sv(242)
                                                        0          1
/slave_sequence_pkg/slave_read_only_sequence/read_add_seq/immed__258
                     slave_sequence_pkg.sv(258)
                                                        0          1
/slave_sequence_pkg/slave_read_only_sequence/read_add_seq/#ublk#94724615#249/immed__252
                     slave_sequence_pkg.sv(252)
                                                        0          1
/slave_sequence_pkg/slave_read_only_sequence/read_add_seq/#ublk#94724615#261/immed__264
                     slave_sequence_pkg.sv(264)
                                                        0          1
/slave_sequence_pkg/slave_read_only_sequence/read_data_seq/#ublk#94724615#273/immed__276
                     slave_sequence_pkg.sv(276)
                                                        0          1
/slave_sequence_pkg/slave_read_only_sequence/read_data_seq/#ublk#94724615#280/immed__283
                     slave_sequence_pkg.sv(283)
                                                        0          1
/slave_sequence_pkg/slave_read_only_sequence/read_data_seq/#ublk#94724615#287/immed__290
                     slave_sequence_pkg.sv(290)
                                                        0          1
/slave_sequence_pkg/slave_write_read_sequence/start_seq/immed__324
                     slave_sequence_pkg.sv(324)
                                                        0          1
/slave_sequence_pkg/slave_write_read_sequence/end_seq/immed__331
                     slave_sequence_pkg.sv(331)
                                                        0          1
/slave_sequence_pkg/slave_write_read_sequence/write_add_seq/#ublk#94724615#338/immed__341
                     slave_sequence_pkg.sv(341)
                                                        0          1
/slave_sequence_pkg/slave_write_read_sequence/write_add_seq/#ublk#94724615#345/immed__348
                     slave_sequence_pkg.sv(348)
                                                        0          1
/slave_sequence_pkg/slave_write_read_sequence/write_data_seq/immed__366
                     slave_sequence_pkg.sv(366)
                                                        0          1
/slave_sequence_pkg/slave_write_read_sequence/write_data_seq/#ublk#94724615#357/immed__360
                     slave_sequence_pkg.sv(360)
                                                        0          1
/slave_sequence_pkg/slave_write_read_sequence/write_data_seq/#ublk#94724615#369/immed__372
                     slave_sequence_pkg.sv(372)
                                                        0          1
/slave_sequence_pkg/slave_write_read_sequence/read_add_seq/immed__390
                     slave_sequence_pkg.sv(390)
                                                        0          1
/slave_sequence_pkg/slave_write_read_sequence/read_add_seq/#ublk#94724615#381/immed__384
                     slave_sequence_pkg.sv(384)
                                                        0          1
/slave_sequence_pkg/slave_write_read_sequence/read_add_seq/#ublk#94724615#393/immed__396
                     slave_sequence_pkg.sv(396)
                                                        0          1
/slave_sequence_pkg/slave_write_read_sequence/read_data_seq/#ublk#94724615#405/immed__408
                     slave_sequence_pkg.sv(408)
                                                        0          1
/slave_sequence_pkg/slave_write_read_sequence/read_data_seq/#ublk#94724615#412/immed__415
                     slave_sequence_pkg.sv(415)
                                                        0          1
/slave_sequence_pkg/slave_write_read_sequence/read_data_seq/#ublk#94724615#419/immed__422
                     slave_sequence_pkg.sv(422)
                                                        0          1
/slave_sequence_pkg/slave_main_sequence/body/#ublk#94724615#442/immed__445
                     slave_sequence_pkg.sv(445)
                                                        0          1

Total Coverage By Instance (filtered view): 91.12%

