
==============================================================================
XRT Build Version: 2.15.225 (2023.1)
       Build Date: 2023-05-03 10:13:19
          Hash ID: adf27adb3cfadc6e4c41d6db814159f1329b24f3
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2023.1) on 2023-05-04-06:32:48
   Version:                2.15.225
   Kernels:                CCL
   Signature:              
   Content:                SW Emulation Binary
   UUID (xclbin):          63048e80-16be-d337-f2a0-a50960d0062b
   UUID (IINTF):           fb2b2c5a19ed63593fea95f51fbc8eb9
   Sections:               BITSTREAM, MEM_TOPOLOGY, IP_LAYOUT, CONNECTIVITY, 
                           BUILD_METADATA, EMBEDDED_METADATA, DEBUG_DATA, 
                           SYSTEM_METADATA, PARTITION_METADATA, 
                           GROUP_CONNECTIVITY, GROUP_TOPOLOGY
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  u280
   Name:                   gen3x16_xdma_1
   Version:                202211.1
   Generated Version:      Vivado 2022.1.1 (SW Build: 3557992)
   Created:
               Tue Jul 12 12:59:20 2022   FPGA Device:            xcu280
   Board Vendor:           xilinx.com
   Board Name:             xilinx.com:au280:1.3
   Board Part:             xilinx.com:au280:part0:1.3
   Platform VBNV:          <not defined>
   Static UUID:            fb2b2c5a-19ed-6359-3fea-95f51fbc8eb9
   Feature ROM TimeStamp:  0

Scalable Clocks
---------------
   No scalable clock data available.

System Clocks
------
   Name:           ulp_ucs_aclk_kernel_00 
   Type:           SCALABLE 
   Default Freq:   300 MHz
   Requested Freq: 0 MHz
   Achieved Freq:  0 MHz

   Name:           ulp_ucs_aclk_kernel_01 
   Type:           SCALABLE 
   Default Freq:   500 MHz
   Requested Freq: 0 MHz
   Achieved Freq:  0 MHz

   Name:           _bd_top_blp_s_aclk_freerun_ref_00 
   Type:           FIXED 
   Default Freq:   100 MHz

Memory Configuration
--------------------
   Name:         DDR[0]
   Index:        0
   Type:         MEM_DDR4
   Base Address: 0x0
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         DDR[1]
   Index:        1
   Type:         MEM_DDR4
   Base Address: 0x1
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[0]
   Index:        2
   Type:         MEM_DDR4
   Base Address: 0x2
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[10]
   Index:        3
   Type:         MEM_DDR4
   Base Address: 0x3
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[11]
   Index:        4
   Type:         MEM_DDR4
   Base Address: 0x4
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[12]
   Index:        5
   Type:         MEM_DDR4
   Base Address: 0x5
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[13]
   Index:        6
   Type:         MEM_DDR4
   Base Address: 0x6
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[14]
   Index:        7
   Type:         MEM_DDR4
   Base Address: 0x7
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[15]
   Index:        8
   Type:         MEM_DDR4
   Base Address: 0x8
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[16]
   Index:        9
   Type:         MEM_DDR4
   Base Address: 0x9
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[17]
   Index:        10
   Type:         MEM_DDR4
   Base Address: 0xa
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[18]
   Index:        11
   Type:         MEM_DDR4
   Base Address: 0xb
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[19]
   Index:        12
   Type:         MEM_DDR4
   Base Address: 0xc
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[1]
   Index:        13
   Type:         MEM_DDR4
   Base Address: 0xd
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[20]
   Index:        14
   Type:         MEM_DDR4
   Base Address: 0xe
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[21]
   Index:        15
   Type:         MEM_DDR4
   Base Address: 0xf
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[22]
   Index:        16
   Type:         MEM_DDR4
   Base Address: 0x10
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[23]
   Index:        17
   Type:         MEM_DDR4
   Base Address: 0x11
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[24]
   Index:        18
   Type:         MEM_DDR4
   Base Address: 0x12
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[25]
   Index:        19
   Type:         MEM_DDR4
   Base Address: 0x13
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[26]
   Index:        20
   Type:         MEM_DDR4
   Base Address: 0x14
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[27]
   Index:        21
   Type:         MEM_DDR4
   Base Address: 0x15
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[28]
   Index:        22
   Type:         MEM_DDR4
   Base Address: 0x16
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[29]
   Index:        23
   Type:         MEM_DDR4
   Base Address: 0x17
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[2]
   Index:        24
   Type:         MEM_DDR4
   Base Address: 0x18
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[30]
   Index:        25
   Type:         MEM_DDR4
   Base Address: 0x19
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[31]
   Index:        26
   Type:         MEM_DDR4
   Base Address: 0x1a
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[3]
   Index:        27
   Type:         MEM_DDR4
   Base Address: 0x1b
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[4]
   Index:        28
   Type:         MEM_DDR4
   Base Address: 0x1c
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[5]
   Index:        29
   Type:         MEM_DDR4
   Base Address: 0x1d
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[6]
   Index:        30
   Type:         MEM_DDR4
   Base Address: 0x1e
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[7]
   Index:        31
   Type:         MEM_DDR4
   Base Address: 0x1f
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[8]
   Index:        32
   Type:         MEM_DDR4
   Base Address: 0x20
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[9]
   Index:        33
   Type:         MEM_DDR4
   Base Address: 0x21
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HOST[0]
   Index:        34
   Type:         MEM_DDR4
   Base Address: 0x22
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         PLRAM[0]
   Index:        35
   Type:         MEM_DDR4
   Base Address: 0x23
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         PLRAM[1]
   Index:        36
   Type:         MEM_DDR4
   Base Address: 0x24
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         PLRAM[2]
   Index:        37
   Type:         MEM_DDR4
   Base Address: 0x25
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         PLRAM[3]
   Index:        38
   Type:         MEM_DDR4
   Base Address: 0x26
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         PLRAM[4]
   Index:        39
   Type:         MEM_DDR4
   Base Address: 0x27
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         PLRAM[5]
   Index:        40
   Type:         MEM_DDR4
   Base Address: 0x28
   Address Size: 0x100000000000
   Bank Used:    Yes
==============================================================================
Kernel: CCL

Definition
----------
   Signature: CCL (void* in_edge_from, void* in_edge_to, void* in_scores, void* out_labels, unsigned int num_edges, unsigned int num_nodes)

Ports
-----
   Port:          M_AXI_GMEM1
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM2
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM0
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x1050
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        CCL
   Base Address: 0x0

   Argument:          in_edge_from
   Register Offset:   0x10
   Port:              M_AXI_GMEM1
   Memory:            DDR[0] (MEM_DDR4)

   Argument:          in_edge_to
   Register Offset:   0x1C
   Port:              M_AXI_GMEM
   Memory:            DDR[0] (MEM_DDR4)

   Argument:          in_scores
   Register Offset:   0x28
   Port:              M_AXI_GMEM2
   Memory:            DDR[0] (MEM_DDR4)

   Argument:          out_labels
   Register Offset:   0x34
   Port:              M_AXI_GMEM0
   Memory:            DDR[0] (MEM_DDR4)

   Argument:          num_edges
   Register Offset:   0x40
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          num_nodes
   Register Offset:   0x48
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2023.1 - 2023-05-04-06:32:48 (SW BUILD: 3860322)
   Command Line:  v++ --config /home/linker/hls_ccl/conf/u280.cfg --connectivity.nk CCL:1:CCL --connectivity.sp CCL.in_edge_from:HBM[0] --connectivity.sp CCL.in_edge_to:HBM[1] --connectivity.sp CCL.in_scores:HBM[2] --connectivity.sp CCL.out_labels:HBM[0] --debug --input_files /home/linker/hls_ccl/out/emu_sw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo --link --optimize 0 --output /home/linker/hls_ccl/out/emu_sw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin --platform xilinx_u280_gen3x16_xdma_1_202211_1 --profile.aie all --profile.data all:all:all --profile.exec all:all --profile.memory all --profile.stall all:all --report_level 0 --save-temps --target sw_emu 
   Options:       --config /home/linker/hls_ccl/conf/u280.cfg
                  --connectivity.nk CCL:1:CCL
                  --connectivity.sp CCL.in_edge_from:HBM[0]
                  --connectivity.sp CCL.in_edge_to:HBM[1]
                  --connectivity.sp CCL.in_scores:HBM[2]
                  --connectivity.sp CCL.out_labels:HBM[0]
                  --debug
                  --input_files /home/linker/hls_ccl/out/emu_sw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo
                  --link
                  --optimize 0
                  --output /home/linker/hls_ccl/out/emu_sw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
                  --platform xilinx_u280_gen3x16_xdma_1_202211_1
                  --profile.aie all
                  --profile.data all:all:all
                  --profile.exec all:all
                  --profile.memory all
                  --profile.stall all:all
                  --report_level 0
                  --save-temps
                  --target sw_emu 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
