---
layout: simple
title: Work Experience
---

<style>
.hero-body .column {
	margin-bottom: 180px;
}

.hero-body .tagline {
	font-size: 18px;
	margin-top: 5px;
}

#self-photo {
	margin-top: 30px;
	margin-left: 30px;
	border-radius: 0%;
	width: 130px;
}
</style>

<img id="self-photo" src="/nvidia.jpg" align="right">

# Work 🏦  
I have worked for [Nvidia](https://www.nvidia.com/en-us/) from 2016 to 2019. I joined Nvidia as a summer intern in 2016 in VLSI PD team. I was then absorbed in the same team and was converted to Full Time Employee. 


### Key role(s)
VLSI Physical Design Engineer - II Bengaluru, India
 Accomplished 3 GPU/Mobile chip tapeouts on cutting edge technology
 Implemented (gate level netlist -> GDS) for sub-chiplet of 5+ blocks using EDA tool
 Automation of Placement and Route flow by developing methodologies for optimizing Performance and Area
 Leakage and Dynamic Power optimization based on Activity of nets and routing layer assignment to save Power

### Projects worked upon
- GPU Project 
- Tegra Project 
