{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 25 18:23:00 2020 " "Info: Processing started: Tue Aug 25 18:23:00 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Exp02Task01 -c Exp02Task01 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Exp02Task01 -c Exp02Task01" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "y\[1\]\$latch " "Warning: Node \"y\[1\]\$latch\" is a latch" {  } { { "Exp02Task01.v" "" { Text "D:/Documents/BRACU/11. 2020 Summer/CSE460/Lab/Exp 02/Exp02Task01/Exp02Task01.v" 38 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "y\[3\]\$latch " "Warning: Node \"y\[3\]\$latch\" is a latch" {  } { { "Exp02Task01.v" "" { Text "D:/Documents/BRACU/11. 2020 Summer/CSE460/Lab/Exp 02/Exp02Task01/Exp02Task01.v" 38 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "s\[0\] " "Info: Assuming node \"s\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "Exp02Task01.v" "" { Text "D:/Documents/BRACU/11. 2020 Summer/CSE460/Lab/Exp 02/Exp02Task01/Exp02Task01.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "s\[1\] " "Info: Assuming node \"s\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "Exp02Task01.v" "" { Text "D:/Documents/BRACU/11. 2020 Summer/CSE460/Lab/Exp 02/Exp02Task01/Exp02Task01.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Equal0~36 " "Info: Detected gated clock \"Equal0~36\" as buffer" {  } { { "Exp02Task01.v" "" { Text "D:/Documents/BRACU/11. 2020 Summer/CSE460/Lab/Exp 02/Exp02Task01/Exp02Task01.v" 10 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~36" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "Equal0~35 " "Info: Detected gated clock \"Equal0~35\" as buffer" {  } { { "Exp02Task01.v" "" { Text "D:/Documents/BRACU/11. 2020 Summer/CSE460/Lab/Exp 02/Exp02Task01/Exp02Task01.v" 10 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~35" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "y\[1\]\$latch s\[0\] s\[0\] 2.400 ns register " "Info: tsu for register \"y\[1\]\$latch\" (data pin = \"s\[0\]\", clock pin = \"s\[0\]\") is 2.400 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.700 ns + Longest pin register " "Info: + Longest pin to register delay is 3.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns s\[0\] 1 CLK PIN_124 7 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_124; Fanout = 7; CLK Node = 's\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[0] } "NODE_NAME" } } { "Exp02Task01.v" "" { Text "D:/Documents/BRACU/11. 2020 Summer/CSE460/Lab/Exp 02/Exp02Task01/Exp02Task01.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.000 ns) 2.500 ns y\[1\]~87 2 COMB LC4_A17 1 " "Info: 2: + IC(0.200 ns) + CELL(1.000 ns) = 2.500 ns; Loc. = LC4_A17; Fanout = 1; COMB Node = 'y\[1\]~87'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { s[0] y[1]~87 } "NODE_NAME" } } { "Exp02Task01.v" "" { Text "D:/Documents/BRACU/11. 2020 Summer/CSE460/Lab/Exp 02/Exp02Task01/Exp02Task01.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.100 ns) 3.700 ns y\[1\]\$latch 3 REG LC7_A17 1 " "Info: 3: + IC(0.100 ns) + CELL(1.100 ns) = 3.700 ns; Loc. = LC7_A17; Fanout = 1; REG Node = 'y\[1\]\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { y[1]~87 y[1]$latch } "NODE_NAME" } } { "Exp02Task01.v" "" { Text "D:/Documents/BRACU/11. 2020 Summer/CSE460/Lab/Exp 02/Exp02Task01/Exp02Task01.v" 38 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.400 ns ( 91.89 % ) " "Info: Total cell delay = 3.400 ns ( 91.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.300 ns ( 8.11 % ) " "Info: Total interconnect delay = 0.300 ns ( 8.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.700 ns" { s[0] y[1]~87 y[1]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.700 ns" { s[0] {} s[0]~out {} y[1]~87 {} y[1]$latch {} } { 0.000ns 0.000ns 0.200ns 0.100ns } { 0.000ns 1.300ns 1.000ns 1.100ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "2.100 ns + " "Info: + Micro setup delay of destination is 2.100 ns" {  } { { "Exp02Task01.v" "" { Text "D:/Documents/BRACU/11. 2020 Summer/CSE460/Lab/Exp 02/Exp02Task01/Exp02Task01.v" 38 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "s\[0\] destination 3.400 ns - Shortest register " "Info: - Shortest clock path from clock \"s\[0\]\" to destination register is 3.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns s\[0\] 1 CLK PIN_124 7 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_124; Fanout = 7; CLK Node = 's\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[0] } "NODE_NAME" } } { "Exp02Task01.v" "" { Text "D:/Documents/BRACU/11. 2020 Summer/CSE460/Lab/Exp 02/Exp02Task01/Exp02Task01.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.800 ns) 2.300 ns Equal0~35 2 COMB LC5_A17 1 " "Info: 2: + IC(0.200 ns) + CELL(0.800 ns) = 2.300 ns; Loc. = LC5_A17; Fanout = 1; COMB Node = 'Equal0~35'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { s[0] Equal0~35 } "NODE_NAME" } } { "Exp02Task01.v" "" { Text "D:/Documents/BRACU/11. 2020 Summer/CSE460/Lab/Exp 02/Exp02Task01/Exp02Task01.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.000 ns) 3.400 ns y\[1\]\$latch 3 REG LC7_A17 1 " "Info: 3: + IC(0.100 ns) + CELL(1.000 ns) = 3.400 ns; Loc. = LC7_A17; Fanout = 1; REG Node = 'y\[1\]\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { Equal0~35 y[1]$latch } "NODE_NAME" } } { "Exp02Task01.v" "" { Text "D:/Documents/BRACU/11. 2020 Summer/CSE460/Lab/Exp 02/Exp02Task01/Exp02Task01.v" 38 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.100 ns ( 91.18 % ) " "Info: Total cell delay = 3.100 ns ( 91.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.300 ns ( 8.82 % ) " "Info: Total interconnect delay = 0.300 ns ( 8.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { s[0] Equal0~35 y[1]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { s[0] {} s[0]~out {} Equal0~35 {} y[1]$latch {} } { 0.000ns 0.000ns 0.200ns 0.100ns } { 0.000ns 1.300ns 0.800ns 1.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.700 ns" { s[0] y[1]~87 y[1]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.700 ns" { s[0] {} s[0]~out {} y[1]~87 {} y[1]$latch {} } { 0.000ns 0.000ns 0.200ns 0.100ns } { 0.000ns 1.300ns 1.000ns 1.100ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { s[0] Equal0~35 y[1]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { s[0] {} s[0]~out {} Equal0~35 {} y[1]$latch {} } { 0.000ns 0.000ns 0.200ns 0.100ns } { 0.000ns 1.300ns 0.800ns 1.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "s\[1\] y\[3\] y\[3\]\$latch 8.800 ns register " "Info: tco from clock \"s\[1\]\" to destination pin \"y\[3\]\" through register \"y\[3\]\$latch\" is 8.800 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "s\[1\] source 4.400 ns + Longest register " "Info: + Longest clock path from clock \"s\[1\]\" to source register is 4.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns s\[1\] 1 CLK PIN_126 7 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_126; Fanout = 7; CLK Node = 's\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[1] } "NODE_NAME" } } { "Exp02Task01.v" "" { Text "D:/Documents/BRACU/11. 2020 Summer/CSE460/Lab/Exp 02/Exp02Task01/Exp02Task01.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.000 ns) 2.500 ns Equal0~36 2 COMB LC3_A17 1 " "Info: 2: + IC(0.200 ns) + CELL(1.000 ns) = 2.500 ns; Loc. = LC3_A17; Fanout = 1; COMB Node = 'Equal0~36'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { s[1] Equal0~36 } "NODE_NAME" } } { "Exp02Task01.v" "" { Text "D:/Documents/BRACU/11. 2020 Summer/CSE460/Lab/Exp 02/Exp02Task01/Exp02Task01.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(1.000 ns) 4.400 ns y\[3\]\$latch 3 REG LC5_A4 1 " "Info: 3: + IC(0.900 ns) + CELL(1.000 ns) = 4.400 ns; Loc. = LC5_A4; Fanout = 1; REG Node = 'y\[3\]\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { Equal0~36 y[3]$latch } "NODE_NAME" } } { "Exp02Task01.v" "" { Text "D:/Documents/BRACU/11. 2020 Summer/CSE460/Lab/Exp 02/Exp02Task01/Exp02Task01.v" 38 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.300 ns ( 75.00 % ) " "Info: Total cell delay = 3.300 ns ( 75.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.100 ns ( 25.00 % ) " "Info: Total interconnect delay = 1.100 ns ( 25.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { s[1] Equal0~36 y[3]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.400 ns" { s[1] {} s[1]~out {} Equal0~36 {} y[3]$latch {} } { 0.000ns 0.000ns 0.200ns 0.900ns } { 0.000ns 1.300ns 1.000ns 1.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Exp02Task01.v" "" { Text "D:/Documents/BRACU/11. 2020 Summer/CSE460/Lab/Exp 02/Exp02Task01/Exp02Task01.v" 38 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.400 ns + Longest register pin " "Info: + Longest register to pin delay is 4.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns y\[3\]\$latch 1 REG LC5_A4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC5_A4; Fanout = 1; REG Node = 'y\[3\]\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { y[3]$latch } "NODE_NAME" } } { "Exp02Task01.v" "" { Text "D:/Documents/BRACU/11. 2020 Summer/CSE460/Lab/Exp 02/Exp02Task01/Exp02Task01.v" 38 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(3.800 ns) 4.400 ns y\[3\] 2 PIN PIN_101 0 " "Info: 2: + IC(0.600 ns) + CELL(3.800 ns) = 4.400 ns; Loc. = PIN_101; Fanout = 0; PIN Node = 'y\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { y[3]$latch y[3] } "NODE_NAME" } } { "Exp02Task01.v" "" { Text "D:/Documents/BRACU/11. 2020 Summer/CSE460/Lab/Exp 02/Exp02Task01/Exp02Task01.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.800 ns ( 86.36 % ) " "Info: Total cell delay = 3.800 ns ( 86.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.600 ns ( 13.64 % ) " "Info: Total interconnect delay = 0.600 ns ( 13.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { y[3]$latch y[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.400 ns" { y[3]$latch {} y[3] {} } { 0.000ns 0.600ns } { 0.000ns 3.800ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { s[1] Equal0~36 y[3]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.400 ns" { s[1] {} s[1]~out {} Equal0~36 {} y[3]$latch {} } { 0.000ns 0.000ns 0.200ns 0.900ns } { 0.000ns 1.300ns 1.000ns 1.000ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { y[3]$latch y[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.400 ns" { y[3]$latch {} y[3] {} } { 0.000ns 0.600ns } { 0.000ns 3.800ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "en y\[2\] 7.300 ns Longest " "Info: Longest tpd from source pin \"en\" to destination pin \"y\[2\]\" is 7.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns en 1 PIN PIN_54 4 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_54; Fanout = 4; PIN Node = 'en'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { en } "NODE_NAME" } } { "Exp02Task01.v" "" { Text "D:/Documents/BRACU/11. 2020 Summer/CSE460/Lab/Exp 02/Exp02Task01/Exp02Task01.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.100 ns) 2.600 ns y\[2\]\$latch~21 2 COMB LC1_A17 1 " "Info: 2: + IC(0.200 ns) + CELL(1.100 ns) = 2.600 ns; Loc. = LC1_A17; Fanout = 1; COMB Node = 'y\[2\]\$latch~21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { en y[2]$latch~21 } "NODE_NAME" } } { "Exp02Task01.v" "" { Text "D:/Documents/BRACU/11. 2020 Summer/CSE460/Lab/Exp 02/Exp02Task01/Exp02Task01.v" 38 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(3.800 ns) 7.300 ns y\[2\] 3 PIN PIN_102 0 " "Info: 3: + IC(0.900 ns) + CELL(3.800 ns) = 7.300 ns; Loc. = PIN_102; Fanout = 0; PIN Node = 'y\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.700 ns" { y[2]$latch~21 y[2] } "NODE_NAME" } } { "Exp02Task01.v" "" { Text "D:/Documents/BRACU/11. 2020 Summer/CSE460/Lab/Exp 02/Exp02Task01/Exp02Task01.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.200 ns ( 84.93 % ) " "Info: Total cell delay = 6.200 ns ( 84.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.100 ns ( 15.07 % ) " "Info: Total interconnect delay = 1.100 ns ( 15.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.300 ns" { en y[2]$latch~21 y[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.300 ns" { en {} en~out {} y[2]$latch~21 {} y[2] {} } { 0.000ns 0.000ns 0.200ns 0.900ns } { 0.000ns 1.300ns 1.100ns 3.800ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "y\[3\]\$latch i s\[1\] 1.900 ns register " "Info: th for register \"y\[3\]\$latch\" (data pin = \"i\", clock pin = \"s\[1\]\") is 1.900 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "s\[1\] destination 4.400 ns + Longest register " "Info: + Longest clock path from clock \"s\[1\]\" to destination register is 4.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns s\[1\] 1 CLK PIN_126 7 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_126; Fanout = 7; CLK Node = 's\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[1] } "NODE_NAME" } } { "Exp02Task01.v" "" { Text "D:/Documents/BRACU/11. 2020 Summer/CSE460/Lab/Exp 02/Exp02Task01/Exp02Task01.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.000 ns) 2.500 ns Equal0~36 2 COMB LC3_A17 1 " "Info: 2: + IC(0.200 ns) + CELL(1.000 ns) = 2.500 ns; Loc. = LC3_A17; Fanout = 1; COMB Node = 'Equal0~36'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { s[1] Equal0~36 } "NODE_NAME" } } { "Exp02Task01.v" "" { Text "D:/Documents/BRACU/11. 2020 Summer/CSE460/Lab/Exp 02/Exp02Task01/Exp02Task01.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(1.000 ns) 4.400 ns y\[3\]\$latch 3 REG LC5_A4 1 " "Info: 3: + IC(0.900 ns) + CELL(1.000 ns) = 4.400 ns; Loc. = LC5_A4; Fanout = 1; REG Node = 'y\[3\]\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { Equal0~36 y[3]$latch } "NODE_NAME" } } { "Exp02Task01.v" "" { Text "D:/Documents/BRACU/11. 2020 Summer/CSE460/Lab/Exp 02/Exp02Task01/Exp02Task01.v" 38 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.300 ns ( 75.00 % ) " "Info: Total cell delay = 3.300 ns ( 75.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.100 ns ( 25.00 % ) " "Info: Total interconnect delay = 1.100 ns ( 25.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { s[1] Equal0~36 y[3]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.400 ns" { s[1] {} s[1]~out {} Equal0~36 {} y[3]$latch {} } { 0.000ns 0.000ns 0.200ns 0.900ns } { 0.000ns 1.300ns 1.000ns 1.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Exp02Task01.v" "" { Text "D:/Documents/BRACU/11. 2020 Summer/CSE460/Lab/Exp 02/Exp02Task01/Exp02Task01.v" 38 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.500 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns i 1 PIN PIN_56 4 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_56; Fanout = 4; PIN Node = 'i'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { i } "NODE_NAME" } } { "Exp02Task01.v" "" { Text "D:/Documents/BRACU/11. 2020 Summer/CSE460/Lab/Exp 02/Exp02Task01/Exp02Task01.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.100 ns) 2.500 ns y\[3\]\$latch 2 REG LC5_A4 1 " "Info: 2: + IC(0.100 ns) + CELL(1.100 ns) = 2.500 ns; Loc. = LC5_A4; Fanout = 1; REG Node = 'y\[3\]\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { i y[3]$latch } "NODE_NAME" } } { "Exp02Task01.v" "" { Text "D:/Documents/BRACU/11. 2020 Summer/CSE460/Lab/Exp 02/Exp02Task01/Exp02Task01.v" 38 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.400 ns ( 96.00 % ) " "Info: Total cell delay = 2.400 ns ( 96.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.100 ns ( 4.00 % ) " "Info: Total interconnect delay = 0.100 ns ( 4.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { i y[3]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.500 ns" { i {} i~out {} y[3]$latch {} } { 0.000ns 0.000ns 0.100ns } { 0.000ns 1.300ns 1.100ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { s[1] Equal0~36 y[3]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.400 ns" { s[1] {} s[1]~out {} Equal0~36 {} y[3]$latch {} } { 0.000ns 0.000ns 0.200ns 0.900ns } { 0.000ns 1.300ns 1.000ns 1.000ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { i y[3]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.500 ns" { i {} i~out {} y[3]$latch {} } { 0.000ns 0.000ns 0.100ns } { 0.000ns 1.300ns 1.100ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 5 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "179 " "Info: Peak virtual memory: 179 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 25 18:23:00 2020 " "Info: Processing ended: Tue Aug 25 18:23:00 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
