{
    "full/ansiportlist_2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/ansiportlist_2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "ansiportlist_2.blif",
        "Pi": 8,
        "Po": 60,
        "logic element": 168,
        "Adder": 10,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 168,
        "Total Node": 179
    },
    "full/ansiportlist_2/no_arch": {
        "test_name": "full/ansiportlist_2/no_arch",
        "input_blif": "ansiportlist_2.blif",
        "Pi": 8,
        "Po": 60,
        "logic element": 201,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 201,
        "Total Node": 201
    },
    "full/ansiportlist/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/ansiportlist/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "ansiportlist.blif",
        "Pi": 8,
        "Po": 60,
        "logic element": 168,
        "Adder": 10,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 168,
        "Total Node": 179
    },
    "full/ansiportlist/no_arch": {
        "test_name": "full/ansiportlist/no_arch",
        "input_blif": "ansiportlist.blif",
        "Pi": 8,
        "Po": 60,
        "logic element": 201,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 201,
        "Total Node": 201
    },
    "full/binops/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/binops/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "binops.blif",
        "Pi": 8,
        "Po": 60,
        "logic element": 168,
        "Adder": 10,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 168,
        "Total Node": 179
    },
    "full/binops/no_arch": {
        "test_name": "full/binops/no_arch",
        "input_blif": "binops.blif",
        "Pi": 8,
        "Po": 60,
        "logic element": 201,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 201,
        "Total Node": 201
    },
    "full/blob_merge/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/blob_merge/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "blob_merge.blif",
        "Latch Drivers": 1,
        "Pi": 35,
        "Po": 100,
        "logic element": 26405,
        "latch": 554,
        "Adder": 5080,
        "generic logic size": 4,
        "Longest Path": 1084,
        "Average Path": 5,
        "Estimated LUTs": 27806,
        "Total Node": 32040
    },
    "full/blob_merge/no_arch": {
        "test_name": "full/blob_merge/no_arch",
        "input_blif": "blob_merge.blif",
        "Latch Drivers": 1,
        "Pi": 35,
        "Po": 100,
        "logic element": 34231,
        "latch": 558,
        "Longest Path": 1521,
        "Average Path": 5,
        "Estimated LUTs": 34231,
        "Total Node": 34790
    },
    "full/bm_base_memory/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/bm_base_memory/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_base_memory.blif",
        "max_rss(MiB)": 8.2,
        "exec_time(ms)": 13,
        "techmap_time(ms)": 0.7,
        "Latch Drivers": 1,
        "Pi": 13,
        "Po": 12,
        "logic element": 31,
        "latch": 8,
        "Memory": 4,
        "generic logic size": 4,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 31,
        "Total Node": 44
    },
    "full/bm_base_memory/no_arch": {
        "test_name": "full/bm_base_memory/no_arch",
        "input_blif": "bm_base_memory.blif",
        "max_rss(MiB)": 7.4,
        "exec_time(ms)": 0.9,
        "techmap_time(ms)": 0.7,
        "Latch Drivers": 2,
        "Pi": 13,
        "Po": 12,
        "logic element": 314,
        "latch": 72,
        "Longest Path": 17,
        "Average Path": 5,
        "Estimated LUTs": 314,
        "Total Node": 388
    },
    "full/bm_DL_four_bit_adder_continuous_assign_using_vectors/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/bm_DL_four_bit_adder_continuous_assign_using_vectors/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_DL_four_bit_adder_continuous_assign_using_vectors.blif",
        "max_rss(MiB)": 12.2,
        "exec_time(ms)": 15.8,
        "techmap_time(ms)": 3.8,
        "Pi": 9,
        "Po": 5,
        "logic element": 54,
        "generic logic size": 4,
        "Longest Path": 15,
        "Average Path": 5,
        "Estimated LUTs": 54,
        "Total Node": 54
    },
    "full/bm_DL_four_bit_adder_continuous_assign_using_vectors/no_arch": {
        "test_name": "full/bm_DL_four_bit_adder_continuous_assign_using_vectors/no_arch",
        "input_blif": "bm_DL_four_bit_adder_continuous_assign_using_vectors.blif",
        "max_rss(MiB)": 11.9,
        "exec_time(ms)": 4.8,
        "techmap_time(ms)": 4.1,
        "Pi": 9,
        "Po": 5,
        "logic element": 54,
        "Longest Path": 15,
        "Average Path": 5,
        "Estimated LUTs": 54,
        "Total Node": 54
    },
    "full/bm_sfifo_rtl/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/bm_sfifo_rtl/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_sfifo_rtl.blif",
        "max_rss(MiB)": 8.1,
        "exec_time(ms)": 12.2,
        "techmap_time(ms)": 0.7,
        "Latch Drivers": 1,
        "Pi": 11,
        "Po": 11,
        "logic element": 132,
        "latch": 20,
        "Adder": 15,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 23,
        "Average Path": 5,
        "Estimated LUTs": 132,
        "Total Node": 176
    },
    "full/bm_sfifo_rtl/no_arch": {
        "test_name": "full/bm_sfifo_rtl/no_arch",
        "input_blif": "bm_sfifo_rtl.blif",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 0.9,
        "techmap_time(ms)": 0.7,
        "Latch Drivers": 2,
        "Pi": 11,
        "Po": 11,
        "logic element": 632,
        "latch": 148,
        "Longest Path": 39,
        "Average Path": 5,
        "Estimated LUTs": 632,
        "Total Node": 782
    },
    "full/cf_cordic_v_18_18_18/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/cf_cordic_v_18_18_18/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "cf_cordic_v_18_18_18.blif",
        "Latch Drivers": 1,
        "Pi": 56,
        "Po": 54,
        "logic element": 7924,
        "latch": 2052,
        "Adder": 1388,
        "generic logic size": 4,
        "Longest Path": 890,
        "Average Path": 5,
        "Estimated LUTs": 8176,
        "Total Node": 11365
    },
    "full/cf_cordic_v_18_18_18/no_arch": {
        "test_name": "full/cf_cordic_v_18_18_18/no_arch",
        "input_blif": "cf_cordic_v_18_18_18.blif",
        "Latch Drivers": 1,
        "Pi": 56,
        "Po": 54,
        "logic element": 12412,
        "latch": 2052,
        "Longest Path": 895,
        "Average Path": 5,
        "Estimated LUTs": 12412,
        "Total Node": 14465
    },
    "full/cf_cordic_v_8_8_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/cf_cordic_v_8_8_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "cf_cordic_v_8_8_8.blif",
        "Latch Drivers": 1,
        "Pi": 26,
        "Po": 24,
        "logic element": 1773,
        "latch": 432,
        "Adder": 297,
        "generic logic size": 4,
        "Longest Path": 240,
        "Average Path": 5,
        "Estimated LUTs": 1805,
        "Total Node": 2503
    },
    "full/cf_cordic_v_8_8_8/no_arch": {
        "test_name": "full/cf_cordic_v_8_8_8/no_arch",
        "input_blif": "cf_cordic_v_8_8_8.blif",
        "Latch Drivers": 1,
        "Pi": 26,
        "Po": 24,
        "logic element": 2639,
        "latch": 432,
        "Longest Path": 246,
        "Average Path": 5,
        "Estimated LUTs": 2639,
        "Total Node": 3072
    },
    "full/cf_fft_256_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/cf_fft_256_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "cf_fft_256_8.blif",
        "Latch Drivers": 1,
        "Pi": 35,
        "Po": 33,
        "logic element": 14465,
        "latch": 2575,
        "Adder": 549,
        "Multiplier": 23,
        "generic logic size": 4,
        "Longest Path": 324,
        "Average Path": 9,
        "Estimated LUTs": 15085,
        "Total Node": 17613
    },
    "full/cf_fft_256_8/no_arch": {
        "test_name": "full/cf_fft_256_8/no_arch",
        "input_blif": "cf_fft_256_8.blif",
        "Latch Drivers": 1,
        "Pi": 35,
        "Po": 33,
        "logic element": 24222,
        "latch": 2631,
        "Longest Path": 613,
        "Average Path": 9,
        "Estimated LUTs": 24222,
        "Total Node": 26854
    },
    "full/cf_fir_24_16_16/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/cf_fir_24_16_16/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "cf_fir_24_16_16.blif",
        "max_rss(MiB)": 66.1,
        "exec_time(ms)": 1055.2,
        "techmap_time(ms)": 930.4,
        "Latch Drivers": 1,
        "Pi": 417,
        "Po": 37,
        "logic element": 4535,
        "latch": 2116,
        "Adder": 838,
        "Multiplier": 25,
        "generic logic size": 4,
        "Longest Path": 136,
        "Average Path": 3,
        "Estimated LUTs": 4535,
        "Total Node": 7515
    },
    "full/cf_fir_24_16_16/no_arch": {
        "test_name": "full/cf_fir_24_16_16/no_arch",
        "input_blif": "cf_fir_24_16_16.blif",
        "Latch Drivers": 1,
        "Pi": 417,
        "Po": 37,
        "logic element": 43364,
        "latch": 2116,
        "Longest Path": 166,
        "Average Path": 3,
        "Estimated LUTs": 43364,
        "Total Node": 45481
    },
    "full/cf_fir_3_8_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/cf_fir_3_8_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "cf_fir_3_8_8.blif",
        "max_rss(MiB)": 14.3,
        "exec_time(ms)": 41.9,
        "techmap_time(ms)": 22.1,
        "Latch Drivers": 1,
        "Pi": 41,
        "Po": 18,
        "logic element": 364,
        "latch": 148,
        "Adder": 55,
        "Multiplier": 4,
        "generic logic size": 4,
        "Longest Path": 46,
        "Average Path": 3,
        "Estimated LUTs": 364,
        "Total Node": 572
    },
    "full/cf_fir_3_8_8/no_arch": {
        "test_name": "full/cf_fir_3_8_8/no_arch",
        "input_blif": "cf_fir_3_8_8.blif",
        "Latch Drivers": 1,
        "Pi": 41,
        "Po": 18,
        "logic element": 1909,
        "latch": 148,
        "Longest Path": 60,
        "Average Path": 3,
        "Estimated LUTs": 1909,
        "Total Node": 2058
    },
    "full/CRC33_D264/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/CRC33_D264/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "CRC33_D264.blif",
        "max_rss(MiB)": 16.2,
        "exec_time(ms)": 53.3,
        "techmap_time(ms)": 31.3,
        "Pi": 297,
        "Po": 33,
        "logic element": 1722,
        "generic logic size": 4,
        "Longest Path": 37,
        "Average Path": 4,
        "Estimated LUTs": 1722,
        "Total Node": 1722
    },
    "full/CRC33_D264/no_arch": {
        "test_name": "full/CRC33_D264/no_arch",
        "input_blif": "CRC33_D264.blif",
        "max_rss(MiB)": 15.3,
        "exec_time(ms)": 43.4,
        "techmap_time(ms)": 32.8,
        "Pi": 297,
        "Po": 33,
        "logic element": 1722,
        "Longest Path": 37,
        "Average Path": 4,
        "Estimated LUTs": 1722,
        "Total Node": 1722
    },
    "full/diffeq1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/diffeq1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "diffeq1.blif",
        "Latch Drivers": 1,
        "Pi": 161,
        "Po": 96,
        "logic element": 855,
        "latch": 193,
        "Adder": 132,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 122,
        "Average Path": 6,
        "Estimated LUTs": 865,
        "Total Node": 1182
    },
    "full/diffeq1/no_arch": {
        "test_name": "full/diffeq1/no_arch",
        "input_blif": "diffeq1.blif",
        "Latch Drivers": 1,
        "Pi": 161,
        "Po": 96,
        "logic element": 5764,
        "latch": 193,
        "Longest Path": 1585,
        "Average Path": 6,
        "Estimated LUTs": 5764,
        "Total Node": 5958
    },
    "full/diffeq2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/diffeq2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "diffeq2.blif",
        "max_rss(MiB)": 14.1,
        "exec_time(ms)": 41.1,
        "techmap_time(ms)": 17.7,
        "Latch Drivers": 1,
        "Pi": 65,
        "Po": 96,
        "logic element": 455,
        "latch": 96,
        "Adder": 132,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 113,
        "Average Path": 5,
        "Estimated LUTs": 465,
        "Total Node": 685
    },
    "full/diffeq2/no_arch": {
        "test_name": "full/diffeq2/no_arch",
        "input_blif": "diffeq2.blif",
        "Latch Drivers": 1,
        "Pi": 65,
        "Po": 96,
        "logic element": 5364,
        "latch": 96,
        "Longest Path": 1466,
        "Average Path": 5,
        "Estimated LUTs": 5364,
        "Total Node": 5461
    },
    "full/fir_scu_rtl_restructured_for_cmm_exp/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/fir_scu_rtl_restructured_for_cmm_exp/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "fir_scu_rtl_restructured_for_cmm_exp.blif",
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 10,
        "logic element": 1375,
        "latch": 202,
        "Adder": 20,
        "Multiplier": 15,
        "generic logic size": 4,
        "Longest Path": 131,
        "Average Path": 5,
        "Estimated LUTs": 1446,
        "Total Node": 1613
    },
    "full/fir_scu_rtl_restructured_for_cmm_exp/no_arch": {
        "test_name": "full/fir_scu_rtl_restructured_for_cmm_exp/no_arch",
        "input_blif": "fir_scu_rtl_restructured_for_cmm_exp.blif",
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 10,
        "logic element": 4799,
        "latch": 202,
        "Longest Path": 223,
        "Average Path": 5,
        "Estimated LUTs": 4799,
        "Total Node": 5002
    },
    "full/iir1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/iir1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "iir1.blif",
        "Latch Drivers": 2,
        "Pi": 9,
        "Po": 25,
        "logic element": 126,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 14,
        "Average Path": 3,
        "Estimated LUTs": 126,
        "Total Node": 130
    },
    "full/iir1/no_arch": {
        "test_name": "full/iir1/no_arch",
        "input_blif": "iir1.blif",
        "Latch Drivers": 2,
        "Pi": 9,
        "Po": 25,
        "logic element": 126,
        "latch": 2,
        "Longest Path": 14,
        "Average Path": 3,
        "Estimated LUTs": 126,
        "Total Node": 130
    },
    "full/iir_no_combinational/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/iir_no_combinational/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "iir_no_combinational.blif",
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 10,
        "logic element": 43,
        "latch": 8,
        "Adder": 8,
        "generic logic size": 4,
        "Longest Path": 19,
        "Average Path": 3,
        "Estimated LUTs": 45,
        "Total Node": 60
    },
    "full/iir_no_combinational/no_arch": {
        "test_name": "full/iir_no_combinational/no_arch",
        "input_blif": "iir_no_combinational.blif",
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 10,
        "logic element": 49,
        "latch": 8,
        "Longest Path": 42,
        "Average Path": 3,
        "Estimated LUTs": 49,
        "Total Node": 58
    },
    "full/matmul/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/matmul/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "matmul.blif",
        "max_rss(MiB)": 8.2,
        "exec_time(ms)": 12.1,
        "techmap_time(ms)": 0.7,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 7,
        "logic element": 145,
        "latch": 7,
        "Adder": 13,
        "Memory": 2,
        "generic logic size": 4,
        "Longest Path": 43,
        "Average Path": 5,
        "Estimated LUTs": 155,
        "Total Node": 168
    },
    "full/matmul/no_arch": {
        "test_name": "full/matmul/no_arch",
        "input_blif": "matmul.blif",
        "max_rss(MiB)": 7.3,
        "exec_time(ms)": 0.9,
        "techmap_time(ms)": 0.7,
        "Latch Drivers": 2,
        "Pi": 1,
        "Po": 7,
        "logic element": 205,
        "latch": 15,
        "Longest Path": 50,
        "Average Path": 5,
        "Estimated LUTs": 205,
        "Total Node": 222
    },
    "full/oc54_cpu/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/oc54_cpu/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "oc54_cpu.blif",
        "Latch Drivers": 1,
        "Pi": 99,
        "Po": 40,
        "logic element": 8761,
        "latch": 419,
        "Adder": 499,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 1088,
        "Average Path": 5,
        "Estimated LUTs": 8991,
        "Total Node": 9681
    },
    "full/oc54_cpu/no_arch": {
        "test_name": "full/oc54_cpu/no_arch",
        "input_blif": "oc54_cpu.blif",
        "Latch Drivers": 1,
        "Pi": 99,
        "Po": 40,
        "logic element": 10557,
        "latch": 419,
        "Longest Path": 1307,
        "Average Path": 5,
        "Estimated LUTs": 10557,
        "Total Node": 10977
    },
    "full/paj_framebuftop_hierarchy_no_mem_no_combinational/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/paj_framebuftop_hierarchy_no_mem_no_combinational/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "paj_framebuftop_hierarchy_no_mem_no_combinational.blif",
        "Latch Drivers": 1,
        "Pi": 67,
        "Po": 35,
        "logic element": 3278,
        "latch": 599,
        "Adder": 142,
        "generic logic size": 4,
        "Longest Path": 105,
        "Average Path": 5,
        "Estimated LUTs": 3416,
        "Total Node": 4020
    },
    "full/paj_framebuftop_hierarchy_no_mem_no_combinational/no_arch": {
        "test_name": "full/paj_framebuftop_hierarchy_no_mem_no_combinational/no_arch",
        "input_blif": "paj_framebuftop_hierarchy_no_mem_no_combinational.blif",
        "Latch Drivers": 1,
        "Pi": 67,
        "Po": 35,
        "logic element": 3511,
        "latch": 599,
        "Longest Path": 188,
        "Average Path": 5,
        "Estimated LUTs": 3511,
        "Total Node": 4111
    },
    "full/sha/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/sha/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "sha.blif",
        "Latch Drivers": 1,
        "Pi": 37,
        "Po": 36,
        "logic element": 6862,
        "latch": 910,
        "Adder": 309,
        "generic logic size": 4,
        "Longest Path": 358,
        "Average Path": 5,
        "Estimated LUTs": 7245,
        "Total Node": 8082
    },
    "full/sha/no_arch": {
        "test_name": "full/sha/no_arch",
        "input_blif": "sha.blif",
        "Latch Drivers": 1,
        "Pi": 37,
        "Po": 36,
        "logic element": 7444,
        "latch": 910,
        "Longest Path": 900,
        "Average Path": 5,
        "Estimated LUTs": 7444,
        "Total Node": 8355
    },
    "full/stereovision1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/stereovision1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "stereovision1.blif",
        "Latch Drivers": 1,
        "Pi": 132,
        "Po": 145,
        "logic element": 15304,
        "latch": 11449,
        "Adder": 2332,
        "Multiplier": 152,
        "generic logic size": 4,
        "Longest Path": 210,
        "Average Path": 5,
        "Estimated LUTs": 15331,
        "Total Node": 29238
    },
    "full/stereovision1/no_arch": {
        "test_name": "full/stereovision1/no_arch",
        "input_blif": "stereovision1.blif",
        "Latch Drivers": 1,
        "Pi": 132,
        "Po": 145,
        "logic element": 46810,
        "latch": 11449,
        "Longest Path": 231,
        "Average Path": 5,
        "Estimated LUTs": 46810,
        "Total Node": 58260
    },
    "full/stereovision2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/stereovision2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "stereovision2.blif",
        "Latch Drivers": 1,
        "Pi": 148,
        "Po": 182,
        "logic element": 12418,
        "latch": 16281,
        "Adder": 12873,
        "Multiplier": 468,
        "generic logic size": 4,
        "Longest Path": 139,
        "Average Path": 5,
        "Estimated LUTs": 12432,
        "Total Node": 42041
    },
    "full/stereovision2/no_arch": {
        "test_name": "full/stereovision2/no_arch",
        "input_blif": "stereovision2.blif",
        "exec_time(ms)": 106115.6,
        "Latch Drivers": 1,
        "Pi": 148,
        "Po": 182,
        "logic element": 116776,
        "latch": 16281,
        "Longest Path": 130,
        "Average Path": 5,
        "Estimated LUTs": 116776,
        "Total Node": 133058
    },
    "full/stereovision3/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/stereovision3/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "stereovision3.blif",
        "max_rss(MiB)": 22.9,
        "exec_time(ms)": 112.5,
        "techmap_time(ms)": 74,
        "Latch Drivers": 2,
        "Pi": 9,
        "Po": 30,
        "logic element": 1568,
        "latch": 99,
        "Adder": 28,
        "generic logic size": 4,
        "Longest Path": 113,
        "Average Path": 6,
        "Estimated LUTs": 1864,
        "Total Node": 1697
    },
    "full/stereovision3/no_arch": {
        "test_name": "full/stereovision3/no_arch",
        "input_blif": "stereovision3.blif",
        "max_rss(MiB)": 21.7,
        "exec_time(ms)": 98.4,
        "techmap_time(ms)": 74.5,
        "Latch Drivers": 2,
        "Pi": 9,
        "Po": 30,
        "logic element": 1615,
        "latch": 99,
        "Longest Path": 132,
        "Average Path": 6,
        "Estimated LUTs": 1615,
        "Total Node": 1716
    },
    "full/stereovision0/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/stereovision0/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "stereovision0.blif",
        "exit": 1,
        "leaks": 2
    },
    "full/stereovision0/no_arch": {
        "test_name": "full/stereovision0/no_arch",
        "input_blif": "stereovision0.blif",
        "exit": 6
    },
    "full/ch_intrinsics/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/ch_intrinsics/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "ch_intrinsics.blif",
        "max_rss(MiB)": 15.4,
        "exec_time(ms)": 55,
        "techmap_time(ms)": 33.4,
        "Latch Drivers": 1,
        "Pi": 98,
        "Po": 130,
        "logic element": 808,
        "latch": 208,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 62,
        "Average Path": 5,
        "Estimated LUTs": 853,
        "Total Node": 1025
    },
    "full/ch_intrinsics/no_arch": {
        "test_name": "full/ch_intrinsics/no_arch",
        "input_blif": "ch_intrinsics.blif",
        "max_rss(MiB)": 17.1,
        "exec_time(ms)": 51.9,
        "techmap_time(ms)": 35.6,
        "Latch Drivers": 2,
        "Pi": 98,
        "Po": 130,
        "logic element": 1396,
        "latch": 464,
        "Longest Path": 66,
        "Average Path": 5,
        "Estimated LUTs": 1396,
        "Total Node": 1862
    },
    "full/LU8PEEng/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/LU8PEEng/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "LU8PEEng.blif",
        "max_rss(MiB)": 802.8,
        "exec_time(ms)": 16563.9,
        "techmap_time(ms)": 14221.2,
        "Latch Drivers": 1,
        "Pi": 113,
        "Po": 102,
        "logic element": 134182,
        "latch": 7877,
        "Adder": 4794,
        "Multiplier": 8,
        "Memory": 1409,
        "generic logic size": 4,
        "Longest Path": 6189,
        "Average Path": 4,
        "Estimated LUTs": 137661,
        "Total Node": 148271
    },
    "full/LU8PEEng/no_arch": {
        "test_name": "full/LU8PEEng/no_arch",
        "input_blif": "LU8PEEng.blif",
        "max_rss(MiB)": 1460.4,
        "exec_time(ms)": 19255.5,
        "techmap_time(ms)": 15264,
        "Latch Drivers": 10,
        "Pi": 113,
        "Po": 102,
        "logic element": 298043,
        "latch": 54485,
        "Longest Path": 20256,
        "Average Path": 4,
        "Estimated LUTs": 298043,
        "Total Node": 352538
    },
    "full/mcml/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/mcml/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "mcml.blif",
        "exit": 1,
        "leaks": 2
    },
    "full/mcml/no_arch": {
        "test_name": "full/mcml/no_arch",
        "input_blif": "mcml.blif",
        "exit": 6
    },
    "full/memory_controller/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/memory_controller/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "memory_controller.blif",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 274.9,
        "techmap_time(ms)": 255.3,
        "Latch Drivers": 1,
        "Pi": 18,
        "Po": 12,
        "logic element": 47,
        "latch": 24,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 12,
        "Average Path": 5,
        "Estimated LUTs": 47,
        "Total Node": 80
    },
    "full/memory_controller/no_arch": {
        "test_name": "full/memory_controller/no_arch",
        "input_blif": "memory_controller.blif",
        "max_rss(MiB)": 12.9,
        "exec_time(ms)": 14.3,
        "techmap_time(ms)": 7.7,
        "Latch Drivers": 3,
        "Pi": 18,
        "Po": 12,
        "logic element": 501,
        "latch": 152,
        "Longest Path": 17,
        "Average Path": 5,
        "Estimated LUTs": 501,
        "Total Node": 656
    },
    "full/mkPktMerge/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/mkPktMerge/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "mkPktMerge.blif",
        "max_rss(MiB)": 43.6,
        "exec_time(ms)": 520.2,
        "techmap_time(ms)": 408.2,
        "Latch Drivers": 1,
        "Pi": 310,
        "Po": 156,
        "logic element": 3783,
        "latch": 495,
        "Adder": 42,
        "Memory": 459,
        "generic logic size": 4,
        "Longest Path": 644,
        "Average Path": 5,
        "Estimated LUTs": 3783,
        "Total Node": 4780
    },
    "full/mkPktMerge/no_arch": {
        "test_name": "full/mkPktMerge/no_arch",
        "input_blif": "mkPktMerge.blif",
        "max_rss(MiB)": 132.3,
        "exec_time(ms)": 642.6,
        "techmap_time(ms)": 334.3,
        "Latch Drivers": 4,
        "Pi": 310,
        "Po": 156,
        "logic element": 26592,
        "latch": 7839,
        "Longest Path": 654,
        "Average Path": 7,
        "Estimated LUTs": 26592,
        "Total Node": 34435
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "input_blif": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "techmap_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
