{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1728857201358 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1728857201359 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 13 19:06:41 2024 " "Processing started: Sun Oct 13 19:06:41 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1728857201359 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1728857201359 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1728857201359 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1728857202054 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1728857202054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/shiftl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/shiftl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftL-bhv " "Found design unit 1: ShiftL-bhv" {  } { { "Componentes/ShiftL.vhd" "" { Text "C:/Users/Usuário/Desktop/Preparação riot/GitHub/0rganizado_FALTAreadme/Arquitetura/Projeto Final/Inicio de projeto/Componentes/ShiftL.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728857216299 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftL " "Found entity 1: ShiftL" {  } { { "Componentes/ShiftL.vhd" "" { Text "C:/Users/Usuário/Desktop/Preparação riot/GitHub/0rganizado_FALTAreadme/Arquitetura/Projeto Final/Inicio de projeto/Componentes/ShiftL.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728857216299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1728857216299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/ja testado/regbank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/ja testado/regbank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegBank-bhv " "Found design unit 1: RegBank-bhv" {  } { { "Componentes/Ja testado/RegBank.vhd" "" { Text "C:/Users/Usuário/Desktop/Preparação riot/GitHub/0rganizado_FALTAreadme/Arquitetura/Projeto Final/Inicio de projeto/Componentes/Ja testado/RegBank.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728857216304 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegBank " "Found entity 1: RegBank" {  } { { "Componentes/Ja testado/RegBank.vhd" "" { Text "C:/Users/Usuário/Desktop/Preparação riot/GitHub/0rganizado_FALTAreadme/Arquitetura/Projeto Final/Inicio de projeto/Componentes/Ja testado/RegBank.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728857216304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1728857216304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/ja testado/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/ja testado/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-ALU_Simples " "Found design unit 1: ALU-ALU_Simples" {  } { { "Componentes/Ja testado/ALU.vhd" "" { Text "C:/Users/Usuário/Desktop/Preparação riot/GitHub/0rganizado_FALTAreadme/Arquitetura/Projeto Final/Inicio de projeto/Componentes/Ja testado/ALU.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728857216308 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "Componentes/Ja testado/ALU.vhd" "" { Text "C:/Users/Usuário/Desktop/Preparação riot/GitHub/0rganizado_FALTAreadme/Arquitetura/Projeto Final/Inicio de projeto/Componentes/Ja testado/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728857216308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1728857216308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/sign_extend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/sign_extend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extend-bhv " "Found design unit 1: sign_extend-bhv" {  } { { "Componentes/sign_extend.vhd" "" { Text "C:/Users/Usuário/Desktop/Preparação riot/GitHub/0rganizado_FALTAreadme/Arquitetura/Projeto Final/Inicio de projeto/Componentes/sign_extend.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728857216312 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "Componentes/sign_extend.vhd" "" { Text "C:/Users/Usuário/Desktop/Preparação riot/GitHub/0rganizado_FALTAreadme/Arquitetura/Projeto Final/Inicio de projeto/Componentes/sign_extend.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728857216312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1728857216312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-bhv " "Found design unit 1: PC-bhv" {  } { { "Componentes/PC.vhd" "" { Text "C:/Users/Usuário/Desktop/Preparação riot/GitHub/0rganizado_FALTAreadme/Arquitetura/Projeto Final/Inicio de projeto/Componentes/PC.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728857216316 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "Componentes/PC.vhd" "" { Text "C:/Users/Usuário/Desktop/Preparação riot/GitHub/0rganizado_FALTAreadme/Arquitetura/Projeto Final/Inicio de projeto/Componentes/PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728857216316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1728857216316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/mux21.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/mux21.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX21-bhv " "Found design unit 1: MUX21-bhv" {  } { { "Componentes/MUX21.vhd" "" { Text "C:/Users/Usuário/Desktop/Preparação riot/GitHub/0rganizado_FALTAreadme/Arquitetura/Projeto Final/Inicio de projeto/Componentes/MUX21.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728857216321 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX21 " "Found entity 1: MUX21" {  } { { "Componentes/MUX21.vhd" "" { Text "C:/Users/Usuário/Desktop/Preparação riot/GitHub/0rganizado_FALTAreadme/Arquitetura/Projeto Final/Inicio de projeto/Componentes/MUX21.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728857216321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1728857216321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS-bhv " "Found design unit 1: MIPS-bhv" {  } { { "MIPS.vhd" "" { Text "C:/Users/Usuário/Desktop/Preparação riot/GitHub/0rganizado_FALTAreadme/Arquitetura/Projeto Final/Inicio de projeto/MIPS.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728857216325 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS " "Found entity 1: MIPS" {  } { { "MIPS.vhd" "" { Text "C:/Users/Usuário/Desktop/Preparação riot/GitHub/0rganizado_FALTAreadme/Arquitetura/Projeto Final/Inicio de projeto/MIPS.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728857216325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1728857216325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-bhv " "Found design unit 1: memory-bhv" {  } { { "Componentes/Memory.vhd" "" { Text "C:/Users/Usuário/Desktop/Preparação riot/GitHub/0rganizado_FALTAreadme/Arquitetura/Projeto Final/Inicio de projeto/Componentes/Memory.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728857216329 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "Componentes/Memory.vhd" "" { Text "C:/Users/Usuário/Desktop/Preparação riot/GitHub/0rganizado_FALTAreadme/Arquitetura/Projeto Final/Inicio de projeto/Componentes/Memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728857216329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1728857216329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/unidcontrole.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/unidcontrole.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidControle-bhv " "Found design unit 1: UnidControle-bhv" {  } { { "Componentes/UnidControle.vhd" "" { Text "C:/Users/Usuário/Desktop/Preparação riot/GitHub/0rganizado_FALTAreadme/Arquitetura/Projeto Final/Inicio de projeto/Componentes/UnidControle.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728857216333 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidControle " "Found entity 1: UnidControle" {  } { { "Componentes/UnidControle.vhd" "" { Text "C:/Users/Usuário/Desktop/Preparação riot/GitHub/0rganizado_FALTAreadme/Arquitetura/Projeto Final/Inicio de projeto/Componentes/UnidControle.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728857216333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1728857216333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alucontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AluControl-bhv " "Found design unit 1: AluControl-bhv" {  } { { "AluControl.vhd" "" { Text "C:/Users/Usuário/Desktop/Preparação riot/GitHub/0rganizado_FALTAreadme/Arquitetura/Projeto Final/Inicio de projeto/AluControl.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728857216338 ""} { "Info" "ISGN_ENTITY_NAME" "1 AluControl " "Found entity 1: AluControl" {  } { { "AluControl.vhd" "" { Text "C:/Users/Usuário/Desktop/Preparação riot/GitHub/0rganizado_FALTAreadme/Arquitetura/Projeto Final/Inicio de projeto/AluControl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728857216338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1728857216338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irmemvhd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file irmemvhd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IRMem-bhv " "Found design unit 1: IRMem-bhv" {  } { { "IRMemvhd.vhd" "" { Text "C:/Users/Usuário/Desktop/Preparação riot/GitHub/0rganizado_FALTAreadme/Arquitetura/Projeto Final/Inicio de projeto/IRMemvhd.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728857216342 ""} { "Info" "ISGN_ENTITY_NAME" "1 IRMem " "Found entity 1: IRMem" {  } { { "IRMemvhd.vhd" "" { Text "C:/Users/Usuário/Desktop/Preparação riot/GitHub/0rganizado_FALTAreadme/Arquitetura/Projeto Final/Inicio de projeto/IRMemvhd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728857216342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1728857216342 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS " "Elaborating entity \"MIPS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1728857216429 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Overflow MIPS.vhd(19) " "Verilog HDL or VHDL warning at MIPS.vhd(19): object \"Overflow\" assigned a value but never read" {  } { { "MIPS.vhd" "" { Text "C:/Users/Usuário/Desktop/Preparação riot/GitHub/0rganizado_FALTAreadme/Arquitetura/Projeto Final/Inicio de projeto/MIPS.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1728857216431 "|MIPS"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Cout MIPS.vhd(19) " "Verilog HDL or VHDL warning at MIPS.vhd(19): object \"Cout\" assigned a value but never read" {  } { { "MIPS.vhd" "" { Text "C:/Users/Usuário/Desktop/Preparação riot/GitHub/0rganizado_FALTAreadme/Arquitetura/Projeto Final/Inicio de projeto/MIPS.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1728857216431 "|MIPS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidControle UnidControle:Control_instance " "Elaborating entity \"UnidControle\" for hierarchy \"UnidControle:Control_instance\"" {  } { { "MIPS.vhd" "Control_instance" { Text "C:/Users/Usuário/Desktop/Preparação riot/GitHub/0rganizado_FALTAreadme/Arquitetura/Projeto Final/Inicio de projeto/MIPS.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1728857216432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IRMem IRMem:IR_Mem_instance " "Elaborating entity \"IRMem\" for hierarchy \"IRMem:IR_Mem_instance\"" {  } { { "MIPS.vhd" "IR_Mem_instance" { Text "C:/Users/Usuário/Desktop/Preparação riot/GitHub/0rganizado_FALTAreadme/Arquitetura/Projeto Final/Inicio de projeto/MIPS.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1728857216435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:Data_Mem_instance " "Elaborating entity \"memory\" for hierarchy \"memory:Data_Mem_instance\"" {  } { { "MIPS.vhd" "Data_Mem_instance" { Text "C:/Users/Usuário/Desktop/Preparação riot/GitHub/0rganizado_FALTAreadme/Arquitetura/Projeto Final/Inicio de projeto/MIPS.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1728857216437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftL ShiftL:ShiftExt_instance " "Elaborating entity \"ShiftL\" for hierarchy \"ShiftL:ShiftExt_instance\"" {  } { { "MIPS.vhd" "ShiftExt_instance" { Text "C:/Users/Usuário/Desktop/Preparação riot/GitHub/0rganizado_FALTAreadme/Arquitetura/Projeto Final/Inicio de projeto/MIPS.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1728857216439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftL ShiftL:ShiftJump_instance " "Elaborating entity \"ShiftL\" for hierarchy \"ShiftL:ShiftJump_instance\"" {  } { { "MIPS.vhd" "ShiftJump_instance" { Text "C:/Users/Usuário/Desktop/Preparação riot/GitHub/0rganizado_FALTAreadme/Arquitetura/Projeto Final/Inicio de projeto/MIPS.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1728857216441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX21 MUX21:BranchDst_instance " "Elaborating entity \"MUX21\" for hierarchy \"MUX21:BranchDst_instance\"" {  } { { "MIPS.vhd" "BranchDst_instance" { Text "C:/Users/Usuário/Desktop/Preparação riot/GitHub/0rganizado_FALTAreadme/Arquitetura/Projeto Final/Inicio de projeto/MIPS.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1728857216442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:PC_instance " "Elaborating entity \"PC\" for hierarchy \"PC:PC_instance\"" {  } { { "MIPS.vhd" "PC_instance" { Text "C:/Users/Usuário/Desktop/Preparação riot/GitHub/0rganizado_FALTAreadme/Arquitetura/Projeto Final/Inicio de projeto/MIPS.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1728857216444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend sign_extend:SigneExtend_instance " "Elaborating entity \"sign_extend\" for hierarchy \"sign_extend:SigneExtend_instance\"" {  } { { "MIPS.vhd" "SigneExtend_instance" { Text "C:/Users/Usuário/Desktop/Preparação riot/GitHub/0rganizado_FALTAreadme/Arquitetura/Projeto Final/Inicio de projeto/MIPS.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1728857216446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX21 MUX21:MuxRegDst_instance " "Elaborating entity \"MUX21\" for hierarchy \"MUX21:MuxRegDst_instance\"" {  } { { "MIPS.vhd" "MuxRegDst_instance" { Text "C:/Users/Usuário/Desktop/Preparação riot/GitHub/0rganizado_FALTAreadme/Arquitetura/Projeto Final/Inicio de projeto/MIPS.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1728857216447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegBank RegBank:RegBank_instance " "Elaborating entity \"RegBank\" for hierarchy \"RegBank:RegBank_instance\"" {  } { { "MIPS.vhd" "RegBank_instance" { Text "C:/Users/Usuário/Desktop/Preparação riot/GitHub/0rganizado_FALTAreadme/Arquitetura/Projeto Final/Inicio de projeto/MIPS.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1728857216448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AluControl AluControl:AluControl_instance " "Elaborating entity \"AluControl\" for hierarchy \"AluControl:AluControl_instance\"" {  } { { "MIPS.vhd" "AluControl_instance" { Text "C:/Users/Usuário/Desktop/Preparação riot/GitHub/0rganizado_FALTAreadme/Arquitetura/Projeto Final/Inicio de projeto/MIPS.vhd" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1728857216463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU_instance " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU_instance\"" {  } { { "MIPS.vhd" "ALU_instance" { Text "C:/Users/Usuário/Desktop/Preparação riot/GitHub/0rganizado_FALTAreadme/Arquitetura/Projeto Final/Inicio de projeto/MIPS.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1728857216466 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1728857216751 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 13 19:06:56 2024 " "Processing ended: Sun Oct 13 19:06:56 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1728857216751 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1728857216751 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1728857216751 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1728857216751 ""}
