#-----------------------------------------------------------
# Vivado v2019.2.1 (64-bit)
# SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
# IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
# Start of session at: Sun Oct 18 17:02:08 2020
# Process ID: 10968
# Current directory: /home/lukas/dev/vivado/projects/signal_generator_cmods7/signal_generator_cmods7.runs/synth_1
# Command line: vivado -log signal_generator.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source signal_generator.tcl
# Log file: /home/lukas/dev/vivado/projects/signal_generator_cmods7/signal_generator_cmods7.runs/synth_1/signal_generator.vds
# Journal file: /home/lukas/dev/vivado/projects/signal_generator_cmods7/signal_generator_cmods7.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source signal_generator.tcl -notrace
Command: synth_design -top signal_generator -part xc7s25csga225-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Device 21-403] Loading part xc7s25csga225-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11038 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1794.359 ; gain = 203.719 ; free physical = 1740 ; free virtual = 7337
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'signal_generator' [/home/lukas/dev/vivado/projects/signal_generator_cmods7/signal_generator_cmods7.srcs/sources_1/new/signal_generator.vhd:40]
INFO: [Synth 8-3491] module 'clk_divider' declared at '/home/lukas/dev/vivado/projects/signal_generator_cmods7/signal_generator_cmods7.srcs/sources_1/new/clock_divider.vhd:27' bound to instance 'divider' of component 'clk_divider' [/home/lukas/dev/vivado/projects/signal_generator_cmods7/signal_generator_cmods7.srcs/sources_1/new/signal_generator.vhd:80]
INFO: [Synth 8-638] synthesizing module 'clk_divider' [/home/lukas/dev/vivado/projects/signal_generator_cmods7/signal_generator_cmods7.srcs/sources_1/new/clock_divider.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'clk_divider' (1#1) [/home/lukas/dev/vivado/projects/signal_generator_cmods7/signal_generator_cmods7.srcs/sources_1/new/clock_divider.vhd:34]
	Parameter N bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'bincntr' declared at '/home/lukas/dev/vivado/projects/signal_generator_cmods7/signal_generator_cmods7.srcs/sources_1/new/counter.vhd:6' bound to instance 'lut_counter' of component 'bincntr' [/home/lukas/dev/vivado/projects/signal_generator_cmods7/signal_generator_cmods7.srcs/sources_1/new/signal_generator.vhd:87]
INFO: [Synth 8-638] synthesizing module 'bincntr' [/home/lukas/dev/vivado/projects/signal_generator_cmods7/signal_generator_cmods7.srcs/sources_1/new/counter.vhd:19]
	Parameter N bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'bincntr' (2#1) [/home/lukas/dev/vivado/projects/signal_generator_cmods7/signal_generator_cmods7.srcs/sources_1/new/counter.vhd:19]
INFO: [Synth 8-3491] module 'lut' declared at '/home/lukas/dev/vivado/projects/signal_generator_cmods7/signal_generator_cmods7.srcs/sources_1/new/lut.vhd:35' bound to instance 'lut1' of component 'lut' [/home/lukas/dev/vivado/projects/signal_generator_cmods7/signal_generator_cmods7.srcs/sources_1/new/signal_generator.vhd:99]
INFO: [Synth 8-638] synthesizing module 'lut' [/home/lukas/dev/vivado/projects/signal_generator_cmods7/signal_generator_cmods7.srcs/sources_1/new/lut.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'lut' (3#1) [/home/lukas/dev/vivado/projects/signal_generator_cmods7/signal_generator_cmods7.srcs/sources_1/new/lut.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'signal_generator' (4#1) [/home/lukas/dev/vivado/projects/signal_generator_cmods7/signal_generator_cmods7.srcs/sources_1/new/signal_generator.vhd:40]
WARNING: [Synth 8-3331] design lut has unconnected port clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1856.109 ; gain = 265.469 ; free physical = 1774 ; free virtual = 7373
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1859.078 ; gain = 268.438 ; free physical = 1768 ; free virtual = 7368
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1859.078 ; gain = 268.438 ; free physical = 1768 ; free virtual = 7368
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1859.078 ; gain = 0.000 ; free physical = 1762 ; free virtual = 7362
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lukas/dev/vivado/projects/signal_generator_cmods7/signal_generator_cmods7.srcs/constrs_1/new/signal_generator.xdc]
Finished Parsing XDC File [/home/lukas/dev/vivado/projects/signal_generator_cmods7/signal_generator_cmods7.srcs/constrs_1/new/signal_generator.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lukas/dev/vivado/projects/signal_generator_cmods7/signal_generator_cmods7.srcs/constrs_1/new/signal_generator.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/signal_generator_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/signal_generator_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1959.844 ; gain = 0.000 ; free physical = 1662 ; free virtual = 7277
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1959.844 ; gain = 0.000 ; free physical = 1662 ; free virtual = 7277
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1959.844 ; gain = 369.203 ; free physical = 1711 ; free virtual = 7327
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s25csga225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1959.844 ; gain = 369.203 ; free physical = 1711 ; free virtual = 7327
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1959.844 ; gain = 369.203 ; free physical = 1711 ; free virtual = 7327
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1959.844 ; gain = 369.203 ; free physical = 1693 ; free virtual = 7313
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clk_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
Module bincntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 90 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1959.844 ; gain = 369.203 ; free physical = 1678 ; free virtual = 7305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-----------------+--------------------+---------------+----------------+
|Module Name      | RTL Object         | Depth x Width | Implemented As | 
+-----------------+--------------------+---------------+----------------+
|lut              | lut_data[127]      | 128x8         | LUT            | 
|signal_generator | lut1/lut_data[127] | 128x8         | LUT            | 
+-----------------+--------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 1959.844 ; gain = 369.203 ; free physical = 1576 ; free virtual = 7204
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 1959.844 ; gain = 369.203 ; free physical = 1576 ; free virtual = 7203
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 1959.844 ; gain = 369.203 ; free physical = 1575 ; free virtual = 7203
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 1965.781 ; gain = 375.141 ; free physical = 1576 ; free virtual = 7204
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 1965.781 ; gain = 375.141 ; free physical = 1576 ; free virtual = 7204
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 1965.781 ; gain = 375.141 ; free physical = 1576 ; free virtual = 7204
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 1965.781 ; gain = 375.141 ; free physical = 1576 ; free virtual = 7204
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 1965.781 ; gain = 375.141 ; free physical = 1576 ; free virtual = 7204
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 1965.781 ; gain = 375.141 ; free physical = 1576 ; free virtual = 7204
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     4|
|3     |LUT1   |     8|
|4     |LUT2   |     1|
|5     |LUT3   |     2|
|6     |LUT4   |     5|
|7     |LUT5   |     4|
|8     |LUT6   |     1|
|9     |FDRE   |    25|
|10    |IBUF   |     1|
|11    |OBUF   |     9|
+------+-------+------+

Report Instance Areas: 
+------+--------------+------------+------+
|      |Instance      |Module      |Cells |
+------+--------------+------------+------+
|1     |top           |            |    61|
|2     |  divider     |clk_divider |    29|
|3     |  lut1        |lut         |     7|
|4     |  lut_counter |bincntr     |    14|
+------+--------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 1965.781 ; gain = 375.141 ; free physical = 1576 ; free virtual = 7204
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 1965.781 ; gain = 274.375 ; free physical = 1628 ; free virtual = 7256
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 1965.789 ; gain = 375.141 ; free physical = 1628 ; free virtual = 7256
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1965.789 ; gain = 0.000 ; free physical = 1693 ; free virtual = 7324
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1971.719 ; gain = 0.000 ; free physical = 1642 ; free virtual = 7273
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:52 . Memory (MB): peak = 1971.719 ; gain = 527.453 ; free physical = 1775 ; free virtual = 7407
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1971.719 ; gain = 0.000 ; free physical = 1775 ; free virtual = 7407
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/lukas/dev/vivado/projects/signal_generator_cmods7/signal_generator_cmods7.runs/synth_1/signal_generator.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file signal_generator_utilization_synth.rpt -pb signal_generator_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Oct 18 17:03:13 2020...
