-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.1
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity spfph_mualgo is
port (
    ap_ready : OUT STD_LOGIC;
    mu_0_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    mu_1_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_0_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_1_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_2_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_3_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_4_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_5_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_6_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_7_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_8_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_9_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_10_hwPt_V_rea : IN STD_LOGIC_VECTOR (15 downto 0);
    track_11_hwPt_V_rea : IN STD_LOGIC_VECTOR (15 downto 0);
    track_12_hwPt_V_rea : IN STD_LOGIC_VECTOR (15 downto 0);
    track_13_hwPt_V_rea : IN STD_LOGIC_VECTOR (15 downto 0);
    track_14_hwPt_V_rea : IN STD_LOGIC_VECTOR (15 downto 0);
    track_0_hwEta_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_1_hwEta_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_2_hwEta_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_3_hwEta_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_4_hwEta_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_5_hwEta_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_6_hwEta_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_7_hwEta_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_8_hwEta_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_9_hwEta_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_10_hwEta_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    track_11_hwEta_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    track_12_hwEta_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    track_13_hwEta_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    track_14_hwEta_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    track_0_hwPhi_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_1_hwPhi_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_2_hwPhi_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_3_hwPhi_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_4_hwPhi_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_5_hwPhi_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_6_hwPhi_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_7_hwPhi_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_8_hwPhi_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_9_hwPhi_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_10_hwPhi_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    track_11_hwPhi_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    track_12_hwPhi_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    track_13_hwPhi_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    track_14_hwPhi_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    track_0_hwZ0_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    track_1_hwZ0_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    track_2_hwZ0_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    track_3_hwZ0_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    track_4_hwZ0_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    track_5_hwZ0_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    track_6_hwZ0_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    track_7_hwZ0_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    track_8_hwZ0_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    track_9_hwZ0_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    track_10_hwZ0_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_11_hwZ0_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_12_hwZ0_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_13_hwZ0_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_14_hwZ0_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    mu_track_link_bit_0 : IN STD_LOGIC_VECTOR (1 downto 0);
    mu_track_link_bit_1 : IN STD_LOGIC_VECTOR (1 downto 0);
    mu_track_link_bit_2 : IN STD_LOGIC_VECTOR (1 downto 0);
    mu_track_link_bit_3 : IN STD_LOGIC_VECTOR (1 downto 0);
    mu_track_link_bit_4 : IN STD_LOGIC_VECTOR (1 downto 0);
    mu_track_link_bit_5 : IN STD_LOGIC_VECTOR (1 downto 0);
    mu_track_link_bit_6 : IN STD_LOGIC_VECTOR (1 downto 0);
    mu_track_link_bit_7 : IN STD_LOGIC_VECTOR (1 downto 0);
    mu_track_link_bit_8 : IN STD_LOGIC_VECTOR (1 downto 0);
    mu_track_link_bit_9 : IN STD_LOGIC_VECTOR (1 downto 0);
    mu_track_link_bit_10 : IN STD_LOGIC_VECTOR (1 downto 0);
    mu_track_link_bit_11 : IN STD_LOGIC_VECTOR (1 downto 0);
    mu_track_link_bit_12 : IN STD_LOGIC_VECTOR (1 downto 0);
    mu_track_link_bit_13 : IN STD_LOGIC_VECTOR (1 downto 0);
    mu_track_link_bit_14 : IN STD_LOGIC_VECTOR (1 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (2 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (2 downto 0);
    ap_return_8 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_9 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_10 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_11 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_12 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_13 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_14 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_15 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_16 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_17 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_18 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_19 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_20 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_21 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_22 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_23 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_24 : OUT STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of spfph_mualgo is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv4_E : STD_LOGIC_VECTOR (3 downto 0) := "1110";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv5_8 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_const_lv5_7 : STD_LOGIC_VECTOR (4 downto 0) := "00111";
    constant ap_const_lv5_A : STD_LOGIC_VECTOR (4 downto 0) := "01010";
    constant ap_const_lv5_9 : STD_LOGIC_VECTOR (4 downto 0) := "01001";
    constant ap_const_lv5_C : STD_LOGIC_VECTOR (4 downto 0) := "01100";
    constant ap_const_lv5_B : STD_LOGIC_VECTOR (4 downto 0) := "01011";
    constant ap_const_lv5_E : STD_LOGIC_VECTOR (4 downto 0) := "01110";
    constant ap_const_lv5_D : STD_LOGIC_VECTOR (4 downto 0) := "01101";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv5_1F : STD_LOGIC_VECTOR (4 downto 0) := "11111";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_logic_0 : STD_LOGIC := '0';

    signal tmp_52_fu_3163_p17 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pfmuout_0_hwZ0_V_wr_phi_fu_701_p32 : STD_LOGIC_VECTOR (9 downto 0);
    signal or_cond_fu_3000_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_806_fu_3006_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_write_flag46_2_phi_fu_739_p32 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_write_flag49_2_phi_fu_792_p32 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_pfmuout_0_hwId_V_wr_phi_fu_845_p32 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_mux_write_flag52_2_phi_fu_898_p32 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_write_flag55_2_phi_fu_951_p32 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_write_flag58_2_phi_fu_1004_p32 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_write_flag61_2_phi_fu_1057_p32 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_51_fu_3112_p17 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pfmuout_0_hwPhi_V_w_phi_fu_1110_p32 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_write_flag64_2_phi_fu_1148_p32 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_write_flag67_2_phi_fu_1201_p32 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_write_flag70_2_phi_fu_1254_p32 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_write_flag73_2_phi_fu_1307_p32 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_50_fu_3061_p17 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pfmuout_0_hwEta_V_w_phi_fu_1360_p32 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_write_flag76_2_phi_fu_1398_p32 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_write_flag79_2_phi_fu_1451_p32 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_write_flag82_2_phi_fu_1504_p32 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_write_flag85_2_phi_fu_1557_p32 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_3010_p17 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_pfmuout_0_hwPt_V_wr_phi_fu_1610_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_write_flag88_2_phi_fu_1648_p32 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_pfmuout_1_hwId_V_wr_phi_fu_1701_p32 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_cond_1_fu_3576_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_822_fu_3582_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_65_fu_3739_p17 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pfmuout_1_hwZ0_V_wr_phi_fu_1754_p32 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_isMu_0_write_assign_phi_fu_1792_p32 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_isMu_1_write_assign_phi_fu_1845_p32 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_isMu_2_write_assign_phi_fu_1898_p32 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_isMu_3_write_assign_phi_fu_1951_p32 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_64_fu_3688_p17 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pfmuout_1_hwPhi_V_w_phi_fu_2004_p32 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_isMu_4_write_assign_phi_fu_2042_p32 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_isMu_5_write_assign_phi_fu_2095_p32 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_isMu_6_write_assign_phi_fu_2148_p32 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_isMu_7_write_assign_phi_fu_2201_p32 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_63_fu_3637_p17 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pfmuout_1_hwEta_V_w_phi_fu_2254_p32 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_isMu_8_write_assign_phi_fu_2292_p32 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_isMu_9_write_assign_phi_fu_2345_p32 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_isMu_10_write_assig_phi_fu_2398_p32 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_isMu_11_write_assig_phi_fu_2451_p32 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_62_fu_3586_p17 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_pfmuout_1_hwPt_V_wr_phi_fu_2504_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_isMu_12_write_assig_phi_fu_2542_p32 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_isMu_13_write_assig_phi_fu_2595_p32 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_isMu_14_write_assig_phi_fu_2648_p32 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_791_fu_2698_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_Result_s_fu_2702_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_793_fu_2720_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_792_fu_2716_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_41_fu_2732_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ibest_0_it_0_1_cast_s_fu_2724_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ibest_0_it_cast_fu_2708_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ibest_0_it_0_2_fu_2738_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_795_fu_2754_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_794_fu_2750_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_fu_2766_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ibest_0_it_0_3_cast_s_fu_2758_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal ibest_0_it_0_2_cast_fu_2746_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_797_fu_2784_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_796_fu_2780_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_43_fu_2796_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ibest_0_it_0_5_cast_s_fu_2788_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal ibest_0_it_0_4_fu_2772_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal ibest_0_it_0_6_fu_2802_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_799_fu_2818_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_798_fu_2814_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_44_fu_2830_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ibest_0_it_0_7_cast_s_fu_2822_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal ibest_0_it_0_6_cast_fu_2810_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_801_fu_2848_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_800_fu_2844_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_45_fu_2860_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ibest_0_it_0_9_cast_s_fu_2852_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal ibest_0_it_0_8_fu_2836_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_803_fu_2878_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_802_fu_2874_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_46_fu_2890_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ibest_0_it_0_10_cast_fu_2882_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal ibest_0_it_0_s_fu_2866_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_805_fu_2908_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_804_fu_2904_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_fu_2920_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ibest_0_it_0_12_cast_fu_2912_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal ibest_0_it_0_1_fu_2896_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp63_fu_2946_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp61_fu_2940_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp70_fu_2964_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp67_fu_2958_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp66_fu_2970_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp60_fu_2952_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_fu_2976_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ibest_0_it_0_3_fu_2926_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_s_fu_2988_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_fu_2982_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp73_fu_2994_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_fu_2934_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_807_fu_3214_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_Result_1_fu_3222_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_809_fu_3244_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_808_fu_3236_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_fu_3260_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ibest_0_it_1_1_cast_s_fu_3252_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ibest_0_it_1_cast_fu_3228_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ibest_0_it_1_2_fu_3266_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_811_fu_3286_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_810_fu_3278_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_54_fu_3302_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ibest_0_it_1_3_cast_s_fu_3294_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal ibest_0_it_1_2_cast_fu_3274_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_813_fu_3324_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_812_fu_3316_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_55_fu_3340_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ibest_0_it_1_5_cast_s_fu_3332_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal ibest_0_it_1_4_fu_3308_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal ibest_0_it_1_6_fu_3346_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_815_fu_3366_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_814_fu_3358_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_56_fu_3382_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ibest_0_it_1_7_cast_s_fu_3374_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal ibest_0_it_1_6_cast_fu_3354_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_817_fu_3404_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_816_fu_3396_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_57_fu_3420_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ibest_0_it_1_9_cast_s_fu_3412_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal ibest_0_it_1_8_fu_3388_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_819_fu_3442_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_818_fu_3434_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_58_fu_3458_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ibest_0_it_1_10_cast_fu_3450_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal ibest_0_it_1_s_fu_3426_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_821_fu_3480_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_820_fu_3472_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_59_fu_3496_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ibest_0_it_1_12_cast_fu_3488_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal ibest_0_it_1_1_fu_3464_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp77_fu_3522_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp75_fu_3516_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp84_fu_3540_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp81_fu_3534_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp80_fu_3546_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp74_fu_3528_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_fu_3552_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ibest_0_it_1_3_fu_3502_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_1_fu_3564_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_61_fu_3558_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp87_fu_3570_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_1_fu_3510_p2 : STD_LOGIC_VECTOR (0 downto 0);

    component mp7wrapped_pfalgocud IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        din3 : IN STD_LOGIC_VECTOR (15 downto 0);
        din4 : IN STD_LOGIC_VECTOR (15 downto 0);
        din5 : IN STD_LOGIC_VECTOR (15 downto 0);
        din6 : IN STD_LOGIC_VECTOR (15 downto 0);
        din7 : IN STD_LOGIC_VECTOR (15 downto 0);
        din8 : IN STD_LOGIC_VECTOR (15 downto 0);
        din9 : IN STD_LOGIC_VECTOR (15 downto 0);
        din10 : IN STD_LOGIC_VECTOR (15 downto 0);
        din11 : IN STD_LOGIC_VECTOR (15 downto 0);
        din12 : IN STD_LOGIC_VECTOR (15 downto 0);
        din13 : IN STD_LOGIC_VECTOR (15 downto 0);
        din14 : IN STD_LOGIC_VECTOR (15 downto 0);
        din15 : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component mp7wrapped_pfalgodEe IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (9 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        din2 : IN STD_LOGIC_VECTOR (9 downto 0);
        din3 : IN STD_LOGIC_VECTOR (9 downto 0);
        din4 : IN STD_LOGIC_VECTOR (9 downto 0);
        din5 : IN STD_LOGIC_VECTOR (9 downto 0);
        din6 : IN STD_LOGIC_VECTOR (9 downto 0);
        din7 : IN STD_LOGIC_VECTOR (9 downto 0);
        din8 : IN STD_LOGIC_VECTOR (9 downto 0);
        din9 : IN STD_LOGIC_VECTOR (9 downto 0);
        din10 : IN STD_LOGIC_VECTOR (9 downto 0);
        din11 : IN STD_LOGIC_VECTOR (9 downto 0);
        din12 : IN STD_LOGIC_VECTOR (9 downto 0);
        din13 : IN STD_LOGIC_VECTOR (9 downto 0);
        din14 : IN STD_LOGIC_VECTOR (9 downto 0);
        din15 : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;



begin
    mp7wrapped_pfalgocud_U185 : component mp7wrapped_pfalgocud
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 16,
        din8_WIDTH => 16,
        din9_WIDTH => 16,
        din10_WIDTH => 16,
        din11_WIDTH => 16,
        din12_WIDTH => 16,
        din13_WIDTH => 16,
        din14_WIDTH => 16,
        din15_WIDTH => 4,
        dout_WIDTH => 16)
    port map (
        din0 => track_0_hwPt_V_read,
        din1 => track_1_hwPt_V_read,
        din2 => track_2_hwPt_V_read,
        din3 => track_3_hwPt_V_read,
        din4 => track_4_hwPt_V_read,
        din5 => track_5_hwPt_V_read,
        din6 => track_6_hwPt_V_read,
        din7 => track_7_hwPt_V_read,
        din8 => track_8_hwPt_V_read,
        din9 => track_9_hwPt_V_read,
        din10 => track_10_hwPt_V_rea,
        din11 => track_11_hwPt_V_rea,
        din12 => track_12_hwPt_V_rea,
        din13 => track_13_hwPt_V_rea,
        din14 => track_14_hwPt_V_rea,
        din15 => tmp_806_fu_3006_p1,
        dout => tmp_fu_3010_p17);

    mp7wrapped_pfalgodEe_U186 : component mp7wrapped_pfalgodEe
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 10,
        din2_WIDTH => 10,
        din3_WIDTH => 10,
        din4_WIDTH => 10,
        din5_WIDTH => 10,
        din6_WIDTH => 10,
        din7_WIDTH => 10,
        din8_WIDTH => 10,
        din9_WIDTH => 10,
        din10_WIDTH => 10,
        din11_WIDTH => 10,
        din12_WIDTH => 10,
        din13_WIDTH => 10,
        din14_WIDTH => 10,
        din15_WIDTH => 4,
        dout_WIDTH => 10)
    port map (
        din0 => track_0_hwEta_V_rea,
        din1 => track_1_hwEta_V_rea,
        din2 => track_2_hwEta_V_rea,
        din3 => track_3_hwEta_V_rea,
        din4 => track_4_hwEta_V_rea,
        din5 => track_5_hwEta_V_rea,
        din6 => track_6_hwEta_V_rea,
        din7 => track_7_hwEta_V_rea,
        din8 => track_8_hwEta_V_rea,
        din9 => track_9_hwEta_V_rea,
        din10 => track_10_hwEta_V_re,
        din11 => track_11_hwEta_V_re,
        din12 => track_12_hwEta_V_re,
        din13 => track_13_hwEta_V_re,
        din14 => track_14_hwEta_V_re,
        din15 => tmp_806_fu_3006_p1,
        dout => tmp_50_fu_3061_p17);

    mp7wrapped_pfalgodEe_U187 : component mp7wrapped_pfalgodEe
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 10,
        din2_WIDTH => 10,
        din3_WIDTH => 10,
        din4_WIDTH => 10,
        din5_WIDTH => 10,
        din6_WIDTH => 10,
        din7_WIDTH => 10,
        din8_WIDTH => 10,
        din9_WIDTH => 10,
        din10_WIDTH => 10,
        din11_WIDTH => 10,
        din12_WIDTH => 10,
        din13_WIDTH => 10,
        din14_WIDTH => 10,
        din15_WIDTH => 4,
        dout_WIDTH => 10)
    port map (
        din0 => track_0_hwPhi_V_rea,
        din1 => track_1_hwPhi_V_rea,
        din2 => track_2_hwPhi_V_rea,
        din3 => track_3_hwPhi_V_rea,
        din4 => track_4_hwPhi_V_rea,
        din5 => track_5_hwPhi_V_rea,
        din6 => track_6_hwPhi_V_rea,
        din7 => track_7_hwPhi_V_rea,
        din8 => track_8_hwPhi_V_rea,
        din9 => track_9_hwPhi_V_rea,
        din10 => track_10_hwPhi_V_re,
        din11 => track_11_hwPhi_V_re,
        din12 => track_12_hwPhi_V_re,
        din13 => track_13_hwPhi_V_re,
        din14 => track_14_hwPhi_V_re,
        din15 => tmp_806_fu_3006_p1,
        dout => tmp_51_fu_3112_p17);

    mp7wrapped_pfalgodEe_U188 : component mp7wrapped_pfalgodEe
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 10,
        din2_WIDTH => 10,
        din3_WIDTH => 10,
        din4_WIDTH => 10,
        din5_WIDTH => 10,
        din6_WIDTH => 10,
        din7_WIDTH => 10,
        din8_WIDTH => 10,
        din9_WIDTH => 10,
        din10_WIDTH => 10,
        din11_WIDTH => 10,
        din12_WIDTH => 10,
        din13_WIDTH => 10,
        din14_WIDTH => 10,
        din15_WIDTH => 4,
        dout_WIDTH => 10)
    port map (
        din0 => track_0_hwZ0_V_read,
        din1 => track_1_hwZ0_V_read,
        din2 => track_2_hwZ0_V_read,
        din3 => track_3_hwZ0_V_read,
        din4 => track_4_hwZ0_V_read,
        din5 => track_5_hwZ0_V_read,
        din6 => track_6_hwZ0_V_read,
        din7 => track_7_hwZ0_V_read,
        din8 => track_8_hwZ0_V_read,
        din9 => track_9_hwZ0_V_read,
        din10 => track_10_hwZ0_V_rea,
        din11 => track_11_hwZ0_V_rea,
        din12 => track_12_hwZ0_V_rea,
        din13 => track_13_hwZ0_V_rea,
        din14 => track_14_hwZ0_V_rea,
        din15 => tmp_806_fu_3006_p1,
        dout => tmp_52_fu_3163_p17);

    mp7wrapped_pfalgocud_U189 : component mp7wrapped_pfalgocud
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 16,
        din8_WIDTH => 16,
        din9_WIDTH => 16,
        din10_WIDTH => 16,
        din11_WIDTH => 16,
        din12_WIDTH => 16,
        din13_WIDTH => 16,
        din14_WIDTH => 16,
        din15_WIDTH => 4,
        dout_WIDTH => 16)
    port map (
        din0 => track_0_hwPt_V_read,
        din1 => track_1_hwPt_V_read,
        din2 => track_2_hwPt_V_read,
        din3 => track_3_hwPt_V_read,
        din4 => track_4_hwPt_V_read,
        din5 => track_5_hwPt_V_read,
        din6 => track_6_hwPt_V_read,
        din7 => track_7_hwPt_V_read,
        din8 => track_8_hwPt_V_read,
        din9 => track_9_hwPt_V_read,
        din10 => track_10_hwPt_V_rea,
        din11 => track_11_hwPt_V_rea,
        din12 => track_12_hwPt_V_rea,
        din13 => track_13_hwPt_V_rea,
        din14 => track_14_hwPt_V_rea,
        din15 => tmp_822_fu_3582_p1,
        dout => tmp_62_fu_3586_p17);

    mp7wrapped_pfalgodEe_U190 : component mp7wrapped_pfalgodEe
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 10,
        din2_WIDTH => 10,
        din3_WIDTH => 10,
        din4_WIDTH => 10,
        din5_WIDTH => 10,
        din6_WIDTH => 10,
        din7_WIDTH => 10,
        din8_WIDTH => 10,
        din9_WIDTH => 10,
        din10_WIDTH => 10,
        din11_WIDTH => 10,
        din12_WIDTH => 10,
        din13_WIDTH => 10,
        din14_WIDTH => 10,
        din15_WIDTH => 4,
        dout_WIDTH => 10)
    port map (
        din0 => track_0_hwEta_V_rea,
        din1 => track_1_hwEta_V_rea,
        din2 => track_2_hwEta_V_rea,
        din3 => track_3_hwEta_V_rea,
        din4 => track_4_hwEta_V_rea,
        din5 => track_5_hwEta_V_rea,
        din6 => track_6_hwEta_V_rea,
        din7 => track_7_hwEta_V_rea,
        din8 => track_8_hwEta_V_rea,
        din9 => track_9_hwEta_V_rea,
        din10 => track_10_hwEta_V_re,
        din11 => track_11_hwEta_V_re,
        din12 => track_12_hwEta_V_re,
        din13 => track_13_hwEta_V_re,
        din14 => track_14_hwEta_V_re,
        din15 => tmp_822_fu_3582_p1,
        dout => tmp_63_fu_3637_p17);

    mp7wrapped_pfalgodEe_U191 : component mp7wrapped_pfalgodEe
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 10,
        din2_WIDTH => 10,
        din3_WIDTH => 10,
        din4_WIDTH => 10,
        din5_WIDTH => 10,
        din6_WIDTH => 10,
        din7_WIDTH => 10,
        din8_WIDTH => 10,
        din9_WIDTH => 10,
        din10_WIDTH => 10,
        din11_WIDTH => 10,
        din12_WIDTH => 10,
        din13_WIDTH => 10,
        din14_WIDTH => 10,
        din15_WIDTH => 4,
        dout_WIDTH => 10)
    port map (
        din0 => track_0_hwPhi_V_rea,
        din1 => track_1_hwPhi_V_rea,
        din2 => track_2_hwPhi_V_rea,
        din3 => track_3_hwPhi_V_rea,
        din4 => track_4_hwPhi_V_rea,
        din5 => track_5_hwPhi_V_rea,
        din6 => track_6_hwPhi_V_rea,
        din7 => track_7_hwPhi_V_rea,
        din8 => track_8_hwPhi_V_rea,
        din9 => track_9_hwPhi_V_rea,
        din10 => track_10_hwPhi_V_re,
        din11 => track_11_hwPhi_V_re,
        din12 => track_12_hwPhi_V_re,
        din13 => track_13_hwPhi_V_re,
        din14 => track_14_hwPhi_V_re,
        din15 => tmp_822_fu_3582_p1,
        dout => tmp_64_fu_3688_p17);

    mp7wrapped_pfalgodEe_U192 : component mp7wrapped_pfalgodEe
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 10,
        din2_WIDTH => 10,
        din3_WIDTH => 10,
        din4_WIDTH => 10,
        din5_WIDTH => 10,
        din6_WIDTH => 10,
        din7_WIDTH => 10,
        din8_WIDTH => 10,
        din9_WIDTH => 10,
        din10_WIDTH => 10,
        din11_WIDTH => 10,
        din12_WIDTH => 10,
        din13_WIDTH => 10,
        din14_WIDTH => 10,
        din15_WIDTH => 4,
        dout_WIDTH => 10)
    port map (
        din0 => track_0_hwZ0_V_read,
        din1 => track_1_hwZ0_V_read,
        din2 => track_2_hwZ0_V_read,
        din3 => track_3_hwZ0_V_read,
        din4 => track_4_hwZ0_V_read,
        din5 => track_5_hwZ0_V_read,
        din6 => track_6_hwZ0_V_read,
        din7 => track_7_hwZ0_V_read,
        din8 => track_8_hwZ0_V_read,
        din9 => track_9_hwZ0_V_read,
        din10 => track_10_hwZ0_V_rea,
        din11 => track_11_hwZ0_V_rea,
        din12 => track_12_hwZ0_V_rea,
        din13 => track_13_hwZ0_V_rea,
        din14 => track_14_hwZ0_V_rea,
        din15 => tmp_822_fu_3582_p1,
        dout => tmp_65_fu_3739_p17);





    ap_phi_mux_isMu_0_write_assign_phi_fu_1792_p32_assign_proc : process(ap_phi_mux_write_flag46_2_phi_fu_739_p32, or_cond_1_fu_3576_p2, tmp_822_fu_3582_p1)
    begin
        if (((tmp_822_fu_3582_p1 = ap_const_lv4_0) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0))) then 
            ap_phi_mux_isMu_0_write_assign_phi_fu_1792_p32 <= ap_const_lv1_1;
        elsif (((or_cond_1_fu_3576_p2 = ap_const_lv1_1) or ((tmp_822_fu_3582_p1 = ap_const_lv4_1) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_2) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_3) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_4) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_5) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_6) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_7) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_8) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_9) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_A) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_B) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_C) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_D) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_F) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_E) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)))) then 
            ap_phi_mux_isMu_0_write_assign_phi_fu_1792_p32 <= ap_phi_mux_write_flag46_2_phi_fu_739_p32;
        else 
            ap_phi_mux_isMu_0_write_assign_phi_fu_1792_p32 <= "X";
        end if; 
    end process;


    ap_phi_mux_isMu_10_write_assig_phi_fu_2398_p32_assign_proc : process(ap_phi_mux_write_flag76_2_phi_fu_1398_p32, or_cond_1_fu_3576_p2, tmp_822_fu_3582_p1)
    begin
        if (((tmp_822_fu_3582_p1 = ap_const_lv4_A) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0))) then 
            ap_phi_mux_isMu_10_write_assig_phi_fu_2398_p32 <= ap_const_lv1_1;
        elsif (((or_cond_1_fu_3576_p2 = ap_const_lv1_1) or ((tmp_822_fu_3582_p1 = ap_const_lv4_0) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_1) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_2) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_3) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_4) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_5) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_6) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_7) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_8) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_9) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_B) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_C) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_D) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_F) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_E) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)))) then 
            ap_phi_mux_isMu_10_write_assig_phi_fu_2398_p32 <= ap_phi_mux_write_flag76_2_phi_fu_1398_p32;
        else 
            ap_phi_mux_isMu_10_write_assig_phi_fu_2398_p32 <= "X";
        end if; 
    end process;


    ap_phi_mux_isMu_11_write_assig_phi_fu_2451_p32_assign_proc : process(ap_phi_mux_write_flag79_2_phi_fu_1451_p32, or_cond_1_fu_3576_p2, tmp_822_fu_3582_p1)
    begin
        if (((tmp_822_fu_3582_p1 = ap_const_lv4_B) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0))) then 
            ap_phi_mux_isMu_11_write_assig_phi_fu_2451_p32 <= ap_const_lv1_1;
        elsif (((or_cond_1_fu_3576_p2 = ap_const_lv1_1) or ((tmp_822_fu_3582_p1 = ap_const_lv4_0) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_1) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_2) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_3) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_4) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_5) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_6) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_7) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_8) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_9) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_A) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_C) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_D) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_F) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_E) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)))) then 
            ap_phi_mux_isMu_11_write_assig_phi_fu_2451_p32 <= ap_phi_mux_write_flag79_2_phi_fu_1451_p32;
        else 
            ap_phi_mux_isMu_11_write_assig_phi_fu_2451_p32 <= "X";
        end if; 
    end process;


    ap_phi_mux_isMu_12_write_assig_phi_fu_2542_p32_assign_proc : process(ap_phi_mux_write_flag82_2_phi_fu_1504_p32, or_cond_1_fu_3576_p2, tmp_822_fu_3582_p1)
    begin
        if (((tmp_822_fu_3582_p1 = ap_const_lv4_C) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0))) then 
            ap_phi_mux_isMu_12_write_assig_phi_fu_2542_p32 <= ap_const_lv1_1;
        elsif (((or_cond_1_fu_3576_p2 = ap_const_lv1_1) or ((tmp_822_fu_3582_p1 = ap_const_lv4_0) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_1) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_2) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_3) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_4) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_5) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_6) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_7) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_8) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_9) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_A) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_B) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_D) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_F) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_E) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)))) then 
            ap_phi_mux_isMu_12_write_assig_phi_fu_2542_p32 <= ap_phi_mux_write_flag82_2_phi_fu_1504_p32;
        else 
            ap_phi_mux_isMu_12_write_assig_phi_fu_2542_p32 <= "X";
        end if; 
    end process;


    ap_phi_mux_isMu_13_write_assig_phi_fu_2595_p32_assign_proc : process(ap_phi_mux_write_flag85_2_phi_fu_1557_p32, or_cond_1_fu_3576_p2, tmp_822_fu_3582_p1)
    begin
        if (((tmp_822_fu_3582_p1 = ap_const_lv4_D) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0))) then 
            ap_phi_mux_isMu_13_write_assig_phi_fu_2595_p32 <= ap_const_lv1_1;
        elsif (((or_cond_1_fu_3576_p2 = ap_const_lv1_1) or ((tmp_822_fu_3582_p1 = ap_const_lv4_0) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_1) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_2) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_3) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_4) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_5) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_6) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_7) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_8) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_9) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_A) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_B) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_C) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_F) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_E) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)))) then 
            ap_phi_mux_isMu_13_write_assig_phi_fu_2595_p32 <= ap_phi_mux_write_flag85_2_phi_fu_1557_p32;
        else 
            ap_phi_mux_isMu_13_write_assig_phi_fu_2595_p32 <= "X";
        end if; 
    end process;


    ap_phi_mux_isMu_14_write_assig_phi_fu_2648_p32_assign_proc : process(ap_phi_mux_write_flag88_2_phi_fu_1648_p32, or_cond_1_fu_3576_p2, tmp_822_fu_3582_p1)
    begin
        if (((or_cond_1_fu_3576_p2 = ap_const_lv1_1) or ((tmp_822_fu_3582_p1 = ap_const_lv4_0) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_1) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_2) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_3) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_4) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_5) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_6) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_7) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_8) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_9) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_A) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_B) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_C) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_D) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)))) then 
            ap_phi_mux_isMu_14_write_assig_phi_fu_2648_p32 <= ap_phi_mux_write_flag88_2_phi_fu_1648_p32;
        elsif ((((tmp_822_fu_3582_p1 = ap_const_lv4_F) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_E) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)))) then 
            ap_phi_mux_isMu_14_write_assig_phi_fu_2648_p32 <= ap_const_lv1_1;
        else 
            ap_phi_mux_isMu_14_write_assig_phi_fu_2648_p32 <= "X";
        end if; 
    end process;


    ap_phi_mux_isMu_1_write_assign_phi_fu_1845_p32_assign_proc : process(ap_phi_mux_write_flag49_2_phi_fu_792_p32, or_cond_1_fu_3576_p2, tmp_822_fu_3582_p1)
    begin
        if (((tmp_822_fu_3582_p1 = ap_const_lv4_1) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0))) then 
            ap_phi_mux_isMu_1_write_assign_phi_fu_1845_p32 <= ap_const_lv1_1;
        elsif (((or_cond_1_fu_3576_p2 = ap_const_lv1_1) or ((tmp_822_fu_3582_p1 = ap_const_lv4_0) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_2) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_3) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_4) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_5) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_6) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_7) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_8) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_9) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_A) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_B) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_C) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_D) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_F) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_E) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)))) then 
            ap_phi_mux_isMu_1_write_assign_phi_fu_1845_p32 <= ap_phi_mux_write_flag49_2_phi_fu_792_p32;
        else 
            ap_phi_mux_isMu_1_write_assign_phi_fu_1845_p32 <= "X";
        end if; 
    end process;


    ap_phi_mux_isMu_2_write_assign_phi_fu_1898_p32_assign_proc : process(ap_phi_mux_write_flag52_2_phi_fu_898_p32, or_cond_1_fu_3576_p2, tmp_822_fu_3582_p1)
    begin
        if (((tmp_822_fu_3582_p1 = ap_const_lv4_2) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0))) then 
            ap_phi_mux_isMu_2_write_assign_phi_fu_1898_p32 <= ap_const_lv1_1;
        elsif (((or_cond_1_fu_3576_p2 = ap_const_lv1_1) or ((tmp_822_fu_3582_p1 = ap_const_lv4_0) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_1) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_3) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_4) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_5) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_6) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_7) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_8) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_9) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_A) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_B) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_C) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_D) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_F) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_E) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)))) then 
            ap_phi_mux_isMu_2_write_assign_phi_fu_1898_p32 <= ap_phi_mux_write_flag52_2_phi_fu_898_p32;
        else 
            ap_phi_mux_isMu_2_write_assign_phi_fu_1898_p32 <= "X";
        end if; 
    end process;


    ap_phi_mux_isMu_3_write_assign_phi_fu_1951_p32_assign_proc : process(ap_phi_mux_write_flag55_2_phi_fu_951_p32, or_cond_1_fu_3576_p2, tmp_822_fu_3582_p1)
    begin
        if (((tmp_822_fu_3582_p1 = ap_const_lv4_3) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0))) then 
            ap_phi_mux_isMu_3_write_assign_phi_fu_1951_p32 <= ap_const_lv1_1;
        elsif (((or_cond_1_fu_3576_p2 = ap_const_lv1_1) or ((tmp_822_fu_3582_p1 = ap_const_lv4_0) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_1) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_2) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_4) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_5) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_6) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_7) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_8) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_9) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_A) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_B) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_C) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_D) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_F) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_E) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)))) then 
            ap_phi_mux_isMu_3_write_assign_phi_fu_1951_p32 <= ap_phi_mux_write_flag55_2_phi_fu_951_p32;
        else 
            ap_phi_mux_isMu_3_write_assign_phi_fu_1951_p32 <= "X";
        end if; 
    end process;


    ap_phi_mux_isMu_4_write_assign_phi_fu_2042_p32_assign_proc : process(ap_phi_mux_write_flag58_2_phi_fu_1004_p32, or_cond_1_fu_3576_p2, tmp_822_fu_3582_p1)
    begin
        if (((tmp_822_fu_3582_p1 = ap_const_lv4_4) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0))) then 
            ap_phi_mux_isMu_4_write_assign_phi_fu_2042_p32 <= ap_const_lv1_1;
        elsif (((or_cond_1_fu_3576_p2 = ap_const_lv1_1) or ((tmp_822_fu_3582_p1 = ap_const_lv4_0) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_1) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_2) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_3) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_5) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_6) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_7) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_8) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_9) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_A) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_B) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_C) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_D) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_F) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_E) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)))) then 
            ap_phi_mux_isMu_4_write_assign_phi_fu_2042_p32 <= ap_phi_mux_write_flag58_2_phi_fu_1004_p32;
        else 
            ap_phi_mux_isMu_4_write_assign_phi_fu_2042_p32 <= "X";
        end if; 
    end process;


    ap_phi_mux_isMu_5_write_assign_phi_fu_2095_p32_assign_proc : process(ap_phi_mux_write_flag61_2_phi_fu_1057_p32, or_cond_1_fu_3576_p2, tmp_822_fu_3582_p1)
    begin
        if (((tmp_822_fu_3582_p1 = ap_const_lv4_5) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0))) then 
            ap_phi_mux_isMu_5_write_assign_phi_fu_2095_p32 <= ap_const_lv1_1;
        elsif (((or_cond_1_fu_3576_p2 = ap_const_lv1_1) or ((tmp_822_fu_3582_p1 = ap_const_lv4_0) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_1) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_2) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_3) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_4) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_6) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_7) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_8) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_9) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_A) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_B) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_C) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_D) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_F) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_E) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)))) then 
            ap_phi_mux_isMu_5_write_assign_phi_fu_2095_p32 <= ap_phi_mux_write_flag61_2_phi_fu_1057_p32;
        else 
            ap_phi_mux_isMu_5_write_assign_phi_fu_2095_p32 <= "X";
        end if; 
    end process;


    ap_phi_mux_isMu_6_write_assign_phi_fu_2148_p32_assign_proc : process(ap_phi_mux_write_flag64_2_phi_fu_1148_p32, or_cond_1_fu_3576_p2, tmp_822_fu_3582_p1)
    begin
        if (((tmp_822_fu_3582_p1 = ap_const_lv4_6) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0))) then 
            ap_phi_mux_isMu_6_write_assign_phi_fu_2148_p32 <= ap_const_lv1_1;
        elsif (((or_cond_1_fu_3576_p2 = ap_const_lv1_1) or ((tmp_822_fu_3582_p1 = ap_const_lv4_0) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_1) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_2) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_3) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_4) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_5) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_7) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_8) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_9) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_A) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_B) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_C) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_D) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_F) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_E) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)))) then 
            ap_phi_mux_isMu_6_write_assign_phi_fu_2148_p32 <= ap_phi_mux_write_flag64_2_phi_fu_1148_p32;
        else 
            ap_phi_mux_isMu_6_write_assign_phi_fu_2148_p32 <= "X";
        end if; 
    end process;


    ap_phi_mux_isMu_7_write_assign_phi_fu_2201_p32_assign_proc : process(ap_phi_mux_write_flag67_2_phi_fu_1201_p32, or_cond_1_fu_3576_p2, tmp_822_fu_3582_p1)
    begin
        if (((tmp_822_fu_3582_p1 = ap_const_lv4_7) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0))) then 
            ap_phi_mux_isMu_7_write_assign_phi_fu_2201_p32 <= ap_const_lv1_1;
        elsif (((or_cond_1_fu_3576_p2 = ap_const_lv1_1) or ((tmp_822_fu_3582_p1 = ap_const_lv4_0) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_1) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_2) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_3) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_4) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_5) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_6) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_8) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_9) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_A) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_B) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_C) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_D) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_F) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_E) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)))) then 
            ap_phi_mux_isMu_7_write_assign_phi_fu_2201_p32 <= ap_phi_mux_write_flag67_2_phi_fu_1201_p32;
        else 
            ap_phi_mux_isMu_7_write_assign_phi_fu_2201_p32 <= "X";
        end if; 
    end process;


    ap_phi_mux_isMu_8_write_assign_phi_fu_2292_p32_assign_proc : process(ap_phi_mux_write_flag70_2_phi_fu_1254_p32, or_cond_1_fu_3576_p2, tmp_822_fu_3582_p1)
    begin
        if (((tmp_822_fu_3582_p1 = ap_const_lv4_8) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0))) then 
            ap_phi_mux_isMu_8_write_assign_phi_fu_2292_p32 <= ap_const_lv1_1;
        elsif (((or_cond_1_fu_3576_p2 = ap_const_lv1_1) or ((tmp_822_fu_3582_p1 = ap_const_lv4_0) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_1) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_2) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_3) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_4) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_5) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_6) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_7) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_9) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_A) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_B) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_C) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_D) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_F) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_E) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)))) then 
            ap_phi_mux_isMu_8_write_assign_phi_fu_2292_p32 <= ap_phi_mux_write_flag70_2_phi_fu_1254_p32;
        else 
            ap_phi_mux_isMu_8_write_assign_phi_fu_2292_p32 <= "X";
        end if; 
    end process;


    ap_phi_mux_isMu_9_write_assign_phi_fu_2345_p32_assign_proc : process(ap_phi_mux_write_flag73_2_phi_fu_1307_p32, or_cond_1_fu_3576_p2, tmp_822_fu_3582_p1)
    begin
        if (((tmp_822_fu_3582_p1 = ap_const_lv4_9) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0))) then 
            ap_phi_mux_isMu_9_write_assign_phi_fu_2345_p32 <= ap_const_lv1_1;
        elsif (((or_cond_1_fu_3576_p2 = ap_const_lv1_1) or ((tmp_822_fu_3582_p1 = ap_const_lv4_0) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_1) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_2) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_3) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_4) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_5) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_6) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_7) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_8) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_A) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_B) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_C) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_D) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_F) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_E) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)))) then 
            ap_phi_mux_isMu_9_write_assign_phi_fu_2345_p32 <= ap_phi_mux_write_flag73_2_phi_fu_1307_p32;
        else 
            ap_phi_mux_isMu_9_write_assign_phi_fu_2345_p32 <= "X";
        end if; 
    end process;


    ap_phi_mux_pfmuout_0_hwEta_V_w_phi_fu_1360_p32_assign_proc : process(or_cond_fu_3000_p2, tmp_806_fu_3006_p1, tmp_50_fu_3061_p17)
    begin
        if ((or_cond_fu_3000_p2 = ap_const_lv1_1)) then 
            ap_phi_mux_pfmuout_0_hwEta_V_w_phi_fu_1360_p32 <= ap_const_lv10_0;
        elsif ((((tmp_806_fu_3006_p1 = ap_const_lv4_0) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_1) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_2) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_3) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_4) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_5) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_6) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_7) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_8) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_9) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_A) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_B) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_C) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_D) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_F) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_E) and (or_cond_fu_3000_p2 = ap_const_lv1_0)))) then 
            ap_phi_mux_pfmuout_0_hwEta_V_w_phi_fu_1360_p32 <= tmp_50_fu_3061_p17;
        else 
            ap_phi_mux_pfmuout_0_hwEta_V_w_phi_fu_1360_p32 <= "XXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_pfmuout_0_hwId_V_wr_phi_fu_845_p32_assign_proc : process(or_cond_fu_3000_p2, tmp_806_fu_3006_p1)
    begin
        if ((or_cond_fu_3000_p2 = ap_const_lv1_1)) then 
            ap_phi_mux_pfmuout_0_hwId_V_wr_phi_fu_845_p32 <= ap_const_lv3_0;
        elsif ((((tmp_806_fu_3006_p1 = ap_const_lv4_0) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_1) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_2) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_3) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_4) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_5) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_6) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_7) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_8) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_9) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_A) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_B) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_C) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_D) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_F) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_E) and (or_cond_fu_3000_p2 = ap_const_lv1_0)))) then 
            ap_phi_mux_pfmuout_0_hwId_V_wr_phi_fu_845_p32 <= ap_const_lv3_4;
        else 
            ap_phi_mux_pfmuout_0_hwId_V_wr_phi_fu_845_p32 <= "XXX";
        end if; 
    end process;


    ap_phi_mux_pfmuout_0_hwPhi_V_w_phi_fu_1110_p32_assign_proc : process(or_cond_fu_3000_p2, tmp_806_fu_3006_p1, tmp_51_fu_3112_p17)
    begin
        if ((or_cond_fu_3000_p2 = ap_const_lv1_1)) then 
            ap_phi_mux_pfmuout_0_hwPhi_V_w_phi_fu_1110_p32 <= ap_const_lv10_0;
        elsif ((((tmp_806_fu_3006_p1 = ap_const_lv4_0) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_1) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_2) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_3) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_4) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_5) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_6) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_7) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_8) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_9) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_A) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_B) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_C) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_D) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_F) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_E) and (or_cond_fu_3000_p2 = ap_const_lv1_0)))) then 
            ap_phi_mux_pfmuout_0_hwPhi_V_w_phi_fu_1110_p32 <= tmp_51_fu_3112_p17;
        else 
            ap_phi_mux_pfmuout_0_hwPhi_V_w_phi_fu_1110_p32 <= "XXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_pfmuout_0_hwPt_V_wr_phi_fu_1610_p32_assign_proc : process(or_cond_fu_3000_p2, tmp_806_fu_3006_p1, tmp_fu_3010_p17)
    begin
        if ((or_cond_fu_3000_p2 = ap_const_lv1_1)) then 
            ap_phi_mux_pfmuout_0_hwPt_V_wr_phi_fu_1610_p32 <= ap_const_lv16_0;
        elsif ((((tmp_806_fu_3006_p1 = ap_const_lv4_0) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_1) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_2) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_3) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_4) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_5) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_6) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_7) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_8) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_9) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_A) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_B) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_C) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_D) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_F) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_E) and (or_cond_fu_3000_p2 = ap_const_lv1_0)))) then 
            ap_phi_mux_pfmuout_0_hwPt_V_wr_phi_fu_1610_p32 <= tmp_fu_3010_p17;
        else 
            ap_phi_mux_pfmuout_0_hwPt_V_wr_phi_fu_1610_p32 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_pfmuout_0_hwZ0_V_wr_phi_fu_701_p32_assign_proc : process(tmp_52_fu_3163_p17, or_cond_fu_3000_p2, tmp_806_fu_3006_p1)
    begin
        if ((or_cond_fu_3000_p2 = ap_const_lv1_1)) then 
            ap_phi_mux_pfmuout_0_hwZ0_V_wr_phi_fu_701_p32 <= ap_const_lv10_0;
        elsif ((((tmp_806_fu_3006_p1 = ap_const_lv4_0) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_1) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_2) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_3) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_4) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_5) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_6) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_7) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_8) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_9) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_A) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_B) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_C) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_D) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_F) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_E) and (or_cond_fu_3000_p2 = ap_const_lv1_0)))) then 
            ap_phi_mux_pfmuout_0_hwZ0_V_wr_phi_fu_701_p32 <= tmp_52_fu_3163_p17;
        else 
            ap_phi_mux_pfmuout_0_hwZ0_V_wr_phi_fu_701_p32 <= "XXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_pfmuout_1_hwEta_V_w_phi_fu_2254_p32_assign_proc : process(or_cond_1_fu_3576_p2, tmp_822_fu_3582_p1, tmp_63_fu_3637_p17)
    begin
        if ((or_cond_1_fu_3576_p2 = ap_const_lv1_1)) then 
            ap_phi_mux_pfmuout_1_hwEta_V_w_phi_fu_2254_p32 <= ap_const_lv10_0;
        elsif ((((tmp_822_fu_3582_p1 = ap_const_lv4_0) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_1) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_2) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_3) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_4) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_5) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_6) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_7) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_8) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_9) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_A) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_B) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_C) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_D) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_F) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_E) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)))) then 
            ap_phi_mux_pfmuout_1_hwEta_V_w_phi_fu_2254_p32 <= tmp_63_fu_3637_p17;
        else 
            ap_phi_mux_pfmuout_1_hwEta_V_w_phi_fu_2254_p32 <= "XXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_pfmuout_1_hwId_V_wr_phi_fu_1701_p32_assign_proc : process(or_cond_1_fu_3576_p2, tmp_822_fu_3582_p1)
    begin
        if ((or_cond_1_fu_3576_p2 = ap_const_lv1_1)) then 
            ap_phi_mux_pfmuout_1_hwId_V_wr_phi_fu_1701_p32 <= ap_const_lv3_0;
        elsif ((((tmp_822_fu_3582_p1 = ap_const_lv4_0) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_1) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_2) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_3) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_4) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_5) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_6) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_7) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_8) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_9) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_A) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_B) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_C) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_D) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_F) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_E) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)))) then 
            ap_phi_mux_pfmuout_1_hwId_V_wr_phi_fu_1701_p32 <= ap_const_lv3_4;
        else 
            ap_phi_mux_pfmuout_1_hwId_V_wr_phi_fu_1701_p32 <= "XXX";
        end if; 
    end process;


    ap_phi_mux_pfmuout_1_hwPhi_V_w_phi_fu_2004_p32_assign_proc : process(or_cond_1_fu_3576_p2, tmp_822_fu_3582_p1, tmp_64_fu_3688_p17)
    begin
        if ((or_cond_1_fu_3576_p2 = ap_const_lv1_1)) then 
            ap_phi_mux_pfmuout_1_hwPhi_V_w_phi_fu_2004_p32 <= ap_const_lv10_0;
        elsif ((((tmp_822_fu_3582_p1 = ap_const_lv4_0) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_1) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_2) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_3) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_4) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_5) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_6) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_7) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_8) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_9) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_A) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_B) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_C) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_D) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_F) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_E) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)))) then 
            ap_phi_mux_pfmuout_1_hwPhi_V_w_phi_fu_2004_p32 <= tmp_64_fu_3688_p17;
        else 
            ap_phi_mux_pfmuout_1_hwPhi_V_w_phi_fu_2004_p32 <= "XXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_pfmuout_1_hwPt_V_wr_phi_fu_2504_p32_assign_proc : process(or_cond_1_fu_3576_p2, tmp_822_fu_3582_p1, tmp_62_fu_3586_p17)
    begin
        if ((or_cond_1_fu_3576_p2 = ap_const_lv1_1)) then 
            ap_phi_mux_pfmuout_1_hwPt_V_wr_phi_fu_2504_p32 <= ap_const_lv16_0;
        elsif ((((tmp_822_fu_3582_p1 = ap_const_lv4_0) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_1) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_2) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_3) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_4) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_5) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_6) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_7) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_8) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_9) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_A) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_B) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_C) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_D) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_F) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_E) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)))) then 
            ap_phi_mux_pfmuout_1_hwPt_V_wr_phi_fu_2504_p32 <= tmp_62_fu_3586_p17;
        else 
            ap_phi_mux_pfmuout_1_hwPt_V_wr_phi_fu_2504_p32 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_pfmuout_1_hwZ0_V_wr_phi_fu_1754_p32_assign_proc : process(or_cond_1_fu_3576_p2, tmp_822_fu_3582_p1, tmp_65_fu_3739_p17)
    begin
        if ((or_cond_1_fu_3576_p2 = ap_const_lv1_1)) then 
            ap_phi_mux_pfmuout_1_hwZ0_V_wr_phi_fu_1754_p32 <= ap_const_lv10_0;
        elsif ((((tmp_822_fu_3582_p1 = ap_const_lv4_0) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_1) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_2) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_3) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_4) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_5) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_6) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_7) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_8) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_9) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_A) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_B) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_C) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_D) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_F) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)) or ((tmp_822_fu_3582_p1 = ap_const_lv4_E) and (or_cond_1_fu_3576_p2 = ap_const_lv1_0)))) then 
            ap_phi_mux_pfmuout_1_hwZ0_V_wr_phi_fu_1754_p32 <= tmp_65_fu_3739_p17;
        else 
            ap_phi_mux_pfmuout_1_hwZ0_V_wr_phi_fu_1754_p32 <= "XXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_write_flag46_2_phi_fu_739_p32_assign_proc : process(or_cond_fu_3000_p2, tmp_806_fu_3006_p1)
    begin
        if (((tmp_806_fu_3006_p1 = ap_const_lv4_0) and (or_cond_fu_3000_p2 = ap_const_lv1_0))) then 
            ap_phi_mux_write_flag46_2_phi_fu_739_p32 <= ap_const_lv1_1;
        elsif (((or_cond_fu_3000_p2 = ap_const_lv1_1) or ((tmp_806_fu_3006_p1 = ap_const_lv4_1) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_2) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_3) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_4) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_5) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_6) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_7) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_8) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_9) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_A) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_B) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_C) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_D) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_F) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_E) and (or_cond_fu_3000_p2 = ap_const_lv1_0)))) then 
            ap_phi_mux_write_flag46_2_phi_fu_739_p32 <= ap_const_lv1_0;
        else 
            ap_phi_mux_write_flag46_2_phi_fu_739_p32 <= "X";
        end if; 
    end process;


    ap_phi_mux_write_flag49_2_phi_fu_792_p32_assign_proc : process(or_cond_fu_3000_p2, tmp_806_fu_3006_p1)
    begin
        if (((tmp_806_fu_3006_p1 = ap_const_lv4_1) and (or_cond_fu_3000_p2 = ap_const_lv1_0))) then 
            ap_phi_mux_write_flag49_2_phi_fu_792_p32 <= ap_const_lv1_1;
        elsif (((or_cond_fu_3000_p2 = ap_const_lv1_1) or ((tmp_806_fu_3006_p1 = ap_const_lv4_0) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_2) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_3) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_4) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_5) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_6) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_7) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_8) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_9) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_A) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_B) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_C) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_D) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_F) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_E) and (or_cond_fu_3000_p2 = ap_const_lv1_0)))) then 
            ap_phi_mux_write_flag49_2_phi_fu_792_p32 <= ap_const_lv1_0;
        else 
            ap_phi_mux_write_flag49_2_phi_fu_792_p32 <= "X";
        end if; 
    end process;


    ap_phi_mux_write_flag52_2_phi_fu_898_p32_assign_proc : process(or_cond_fu_3000_p2, tmp_806_fu_3006_p1)
    begin
        if (((tmp_806_fu_3006_p1 = ap_const_lv4_2) and (or_cond_fu_3000_p2 = ap_const_lv1_0))) then 
            ap_phi_mux_write_flag52_2_phi_fu_898_p32 <= ap_const_lv1_1;
        elsif (((or_cond_fu_3000_p2 = ap_const_lv1_1) or ((tmp_806_fu_3006_p1 = ap_const_lv4_0) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_1) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_3) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_4) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_5) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_6) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_7) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_8) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_9) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_A) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_B) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_C) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_D) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_F) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_E) and (or_cond_fu_3000_p2 = ap_const_lv1_0)))) then 
            ap_phi_mux_write_flag52_2_phi_fu_898_p32 <= ap_const_lv1_0;
        else 
            ap_phi_mux_write_flag52_2_phi_fu_898_p32 <= "X";
        end if; 
    end process;


    ap_phi_mux_write_flag55_2_phi_fu_951_p32_assign_proc : process(or_cond_fu_3000_p2, tmp_806_fu_3006_p1)
    begin
        if (((tmp_806_fu_3006_p1 = ap_const_lv4_3) and (or_cond_fu_3000_p2 = ap_const_lv1_0))) then 
            ap_phi_mux_write_flag55_2_phi_fu_951_p32 <= ap_const_lv1_1;
        elsif (((or_cond_fu_3000_p2 = ap_const_lv1_1) or ((tmp_806_fu_3006_p1 = ap_const_lv4_0) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_1) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_2) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_4) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_5) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_6) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_7) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_8) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_9) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_A) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_B) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_C) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_D) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_F) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_E) and (or_cond_fu_3000_p2 = ap_const_lv1_0)))) then 
            ap_phi_mux_write_flag55_2_phi_fu_951_p32 <= ap_const_lv1_0;
        else 
            ap_phi_mux_write_flag55_2_phi_fu_951_p32 <= "X";
        end if; 
    end process;


    ap_phi_mux_write_flag58_2_phi_fu_1004_p32_assign_proc : process(or_cond_fu_3000_p2, tmp_806_fu_3006_p1)
    begin
        if (((tmp_806_fu_3006_p1 = ap_const_lv4_4) and (or_cond_fu_3000_p2 = ap_const_lv1_0))) then 
            ap_phi_mux_write_flag58_2_phi_fu_1004_p32 <= ap_const_lv1_1;
        elsif (((or_cond_fu_3000_p2 = ap_const_lv1_1) or ((tmp_806_fu_3006_p1 = ap_const_lv4_0) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_1) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_2) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_3) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_5) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_6) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_7) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_8) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_9) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_A) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_B) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_C) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_D) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_F) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_E) and (or_cond_fu_3000_p2 = ap_const_lv1_0)))) then 
            ap_phi_mux_write_flag58_2_phi_fu_1004_p32 <= ap_const_lv1_0;
        else 
            ap_phi_mux_write_flag58_2_phi_fu_1004_p32 <= "X";
        end if; 
    end process;


    ap_phi_mux_write_flag61_2_phi_fu_1057_p32_assign_proc : process(or_cond_fu_3000_p2, tmp_806_fu_3006_p1)
    begin
        if (((tmp_806_fu_3006_p1 = ap_const_lv4_5) and (or_cond_fu_3000_p2 = ap_const_lv1_0))) then 
            ap_phi_mux_write_flag61_2_phi_fu_1057_p32 <= ap_const_lv1_1;
        elsif (((or_cond_fu_3000_p2 = ap_const_lv1_1) or ((tmp_806_fu_3006_p1 = ap_const_lv4_0) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_1) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_2) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_3) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_4) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_6) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_7) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_8) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_9) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_A) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_B) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_C) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_D) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_F) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_E) and (or_cond_fu_3000_p2 = ap_const_lv1_0)))) then 
            ap_phi_mux_write_flag61_2_phi_fu_1057_p32 <= ap_const_lv1_0;
        else 
            ap_phi_mux_write_flag61_2_phi_fu_1057_p32 <= "X";
        end if; 
    end process;


    ap_phi_mux_write_flag64_2_phi_fu_1148_p32_assign_proc : process(or_cond_fu_3000_p2, tmp_806_fu_3006_p1)
    begin
        if (((tmp_806_fu_3006_p1 = ap_const_lv4_6) and (or_cond_fu_3000_p2 = ap_const_lv1_0))) then 
            ap_phi_mux_write_flag64_2_phi_fu_1148_p32 <= ap_const_lv1_1;
        elsif (((or_cond_fu_3000_p2 = ap_const_lv1_1) or ((tmp_806_fu_3006_p1 = ap_const_lv4_0) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_1) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_2) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_3) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_4) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_5) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_7) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_8) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_9) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_A) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_B) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_C) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_D) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_F) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_E) and (or_cond_fu_3000_p2 = ap_const_lv1_0)))) then 
            ap_phi_mux_write_flag64_2_phi_fu_1148_p32 <= ap_const_lv1_0;
        else 
            ap_phi_mux_write_flag64_2_phi_fu_1148_p32 <= "X";
        end if; 
    end process;


    ap_phi_mux_write_flag67_2_phi_fu_1201_p32_assign_proc : process(or_cond_fu_3000_p2, tmp_806_fu_3006_p1)
    begin
        if (((tmp_806_fu_3006_p1 = ap_const_lv4_7) and (or_cond_fu_3000_p2 = ap_const_lv1_0))) then 
            ap_phi_mux_write_flag67_2_phi_fu_1201_p32 <= ap_const_lv1_1;
        elsif (((or_cond_fu_3000_p2 = ap_const_lv1_1) or ((tmp_806_fu_3006_p1 = ap_const_lv4_0) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_1) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_2) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_3) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_4) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_5) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_6) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_8) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_9) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_A) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_B) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_C) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_D) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_F) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_E) and (or_cond_fu_3000_p2 = ap_const_lv1_0)))) then 
            ap_phi_mux_write_flag67_2_phi_fu_1201_p32 <= ap_const_lv1_0;
        else 
            ap_phi_mux_write_flag67_2_phi_fu_1201_p32 <= "X";
        end if; 
    end process;


    ap_phi_mux_write_flag70_2_phi_fu_1254_p32_assign_proc : process(or_cond_fu_3000_p2, tmp_806_fu_3006_p1)
    begin
        if (((tmp_806_fu_3006_p1 = ap_const_lv4_8) and (or_cond_fu_3000_p2 = ap_const_lv1_0))) then 
            ap_phi_mux_write_flag70_2_phi_fu_1254_p32 <= ap_const_lv1_1;
        elsif (((or_cond_fu_3000_p2 = ap_const_lv1_1) or ((tmp_806_fu_3006_p1 = ap_const_lv4_0) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_1) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_2) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_3) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_4) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_5) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_6) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_7) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_9) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_A) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_B) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_C) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_D) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_F) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_E) and (or_cond_fu_3000_p2 = ap_const_lv1_0)))) then 
            ap_phi_mux_write_flag70_2_phi_fu_1254_p32 <= ap_const_lv1_0;
        else 
            ap_phi_mux_write_flag70_2_phi_fu_1254_p32 <= "X";
        end if; 
    end process;


    ap_phi_mux_write_flag73_2_phi_fu_1307_p32_assign_proc : process(or_cond_fu_3000_p2, tmp_806_fu_3006_p1)
    begin
        if (((tmp_806_fu_3006_p1 = ap_const_lv4_9) and (or_cond_fu_3000_p2 = ap_const_lv1_0))) then 
            ap_phi_mux_write_flag73_2_phi_fu_1307_p32 <= ap_const_lv1_1;
        elsif (((or_cond_fu_3000_p2 = ap_const_lv1_1) or ((tmp_806_fu_3006_p1 = ap_const_lv4_0) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_1) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_2) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_3) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_4) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_5) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_6) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_7) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_8) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_A) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_B) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_C) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_D) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_F) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_E) and (or_cond_fu_3000_p2 = ap_const_lv1_0)))) then 
            ap_phi_mux_write_flag73_2_phi_fu_1307_p32 <= ap_const_lv1_0;
        else 
            ap_phi_mux_write_flag73_2_phi_fu_1307_p32 <= "X";
        end if; 
    end process;


    ap_phi_mux_write_flag76_2_phi_fu_1398_p32_assign_proc : process(or_cond_fu_3000_p2, tmp_806_fu_3006_p1)
    begin
        if (((tmp_806_fu_3006_p1 = ap_const_lv4_A) and (or_cond_fu_3000_p2 = ap_const_lv1_0))) then 
            ap_phi_mux_write_flag76_2_phi_fu_1398_p32 <= ap_const_lv1_1;
        elsif (((or_cond_fu_3000_p2 = ap_const_lv1_1) or ((tmp_806_fu_3006_p1 = ap_const_lv4_0) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_1) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_2) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_3) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_4) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_5) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_6) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_7) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_8) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_9) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_B) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_C) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_D) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_F) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_E) and (or_cond_fu_3000_p2 = ap_const_lv1_0)))) then 
            ap_phi_mux_write_flag76_2_phi_fu_1398_p32 <= ap_const_lv1_0;
        else 
            ap_phi_mux_write_flag76_2_phi_fu_1398_p32 <= "X";
        end if; 
    end process;


    ap_phi_mux_write_flag79_2_phi_fu_1451_p32_assign_proc : process(or_cond_fu_3000_p2, tmp_806_fu_3006_p1)
    begin
        if (((tmp_806_fu_3006_p1 = ap_const_lv4_B) and (or_cond_fu_3000_p2 = ap_const_lv1_0))) then 
            ap_phi_mux_write_flag79_2_phi_fu_1451_p32 <= ap_const_lv1_1;
        elsif (((or_cond_fu_3000_p2 = ap_const_lv1_1) or ((tmp_806_fu_3006_p1 = ap_const_lv4_0) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_1) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_2) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_3) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_4) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_5) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_6) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_7) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_8) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_9) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_A) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_C) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_D) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_F) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_E) and (or_cond_fu_3000_p2 = ap_const_lv1_0)))) then 
            ap_phi_mux_write_flag79_2_phi_fu_1451_p32 <= ap_const_lv1_0;
        else 
            ap_phi_mux_write_flag79_2_phi_fu_1451_p32 <= "X";
        end if; 
    end process;


    ap_phi_mux_write_flag82_2_phi_fu_1504_p32_assign_proc : process(or_cond_fu_3000_p2, tmp_806_fu_3006_p1)
    begin
        if (((tmp_806_fu_3006_p1 = ap_const_lv4_C) and (or_cond_fu_3000_p2 = ap_const_lv1_0))) then 
            ap_phi_mux_write_flag82_2_phi_fu_1504_p32 <= ap_const_lv1_1;
        elsif (((or_cond_fu_3000_p2 = ap_const_lv1_1) or ((tmp_806_fu_3006_p1 = ap_const_lv4_0) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_1) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_2) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_3) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_4) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_5) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_6) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_7) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_8) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_9) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_A) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_B) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_D) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_F) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_E) and (or_cond_fu_3000_p2 = ap_const_lv1_0)))) then 
            ap_phi_mux_write_flag82_2_phi_fu_1504_p32 <= ap_const_lv1_0;
        else 
            ap_phi_mux_write_flag82_2_phi_fu_1504_p32 <= "X";
        end if; 
    end process;


    ap_phi_mux_write_flag85_2_phi_fu_1557_p32_assign_proc : process(or_cond_fu_3000_p2, tmp_806_fu_3006_p1)
    begin
        if (((tmp_806_fu_3006_p1 = ap_const_lv4_D) and (or_cond_fu_3000_p2 = ap_const_lv1_0))) then 
            ap_phi_mux_write_flag85_2_phi_fu_1557_p32 <= ap_const_lv1_1;
        elsif (((or_cond_fu_3000_p2 = ap_const_lv1_1) or ((tmp_806_fu_3006_p1 = ap_const_lv4_0) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_1) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_2) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_3) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_4) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_5) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_6) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_7) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_8) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_9) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_A) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_B) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_C) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_F) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_E) and (or_cond_fu_3000_p2 = ap_const_lv1_0)))) then 
            ap_phi_mux_write_flag85_2_phi_fu_1557_p32 <= ap_const_lv1_0;
        else 
            ap_phi_mux_write_flag85_2_phi_fu_1557_p32 <= "X";
        end if; 
    end process;


    ap_phi_mux_write_flag88_2_phi_fu_1648_p32_assign_proc : process(or_cond_fu_3000_p2, tmp_806_fu_3006_p1)
    begin
        if (((or_cond_fu_3000_p2 = ap_const_lv1_1) or ((tmp_806_fu_3006_p1 = ap_const_lv4_0) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_1) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_2) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_3) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_4) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_5) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_6) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_7) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_8) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_9) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_A) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_B) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_C) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_D) and (or_cond_fu_3000_p2 = ap_const_lv1_0)))) then 
            ap_phi_mux_write_flag88_2_phi_fu_1648_p32 <= ap_const_lv1_0;
        elsif ((((tmp_806_fu_3006_p1 = ap_const_lv4_F) and (or_cond_fu_3000_p2 = ap_const_lv1_0)) or ((tmp_806_fu_3006_p1 = ap_const_lv4_E) and (or_cond_fu_3000_p2 = ap_const_lv1_0)))) then 
            ap_phi_mux_write_flag88_2_phi_fu_1648_p32 <= ap_const_lv1_1;
        else 
            ap_phi_mux_write_flag88_2_phi_fu_1648_p32 <= "X";
        end if; 
    end process;

    ap_ready <= ap_const_logic_1;
    ap_return_0 <= ap_phi_mux_pfmuout_0_hwPt_V_wr_phi_fu_1610_p32;
    ap_return_1 <= ap_phi_mux_pfmuout_1_hwPt_V_wr_phi_fu_2504_p32;
    ap_return_10 <= ap_phi_mux_isMu_0_write_assign_phi_fu_1792_p32;
    ap_return_11 <= ap_phi_mux_isMu_1_write_assign_phi_fu_1845_p32;
    ap_return_12 <= ap_phi_mux_isMu_2_write_assign_phi_fu_1898_p32;
    ap_return_13 <= ap_phi_mux_isMu_3_write_assign_phi_fu_1951_p32;
    ap_return_14 <= ap_phi_mux_isMu_4_write_assign_phi_fu_2042_p32;
    ap_return_15 <= ap_phi_mux_isMu_5_write_assign_phi_fu_2095_p32;
    ap_return_16 <= ap_phi_mux_isMu_6_write_assign_phi_fu_2148_p32;
    ap_return_17 <= ap_phi_mux_isMu_7_write_assign_phi_fu_2201_p32;
    ap_return_18 <= ap_phi_mux_isMu_8_write_assign_phi_fu_2292_p32;
    ap_return_19 <= ap_phi_mux_isMu_9_write_assign_phi_fu_2345_p32;
    ap_return_2 <= ap_phi_mux_pfmuout_0_hwEta_V_w_phi_fu_1360_p32;
    ap_return_20 <= ap_phi_mux_isMu_10_write_assig_phi_fu_2398_p32;
    ap_return_21 <= ap_phi_mux_isMu_11_write_assig_phi_fu_2451_p32;
    ap_return_22 <= ap_phi_mux_isMu_12_write_assig_phi_fu_2542_p32;
    ap_return_23 <= ap_phi_mux_isMu_13_write_assig_phi_fu_2595_p32;
    ap_return_24 <= ap_phi_mux_isMu_14_write_assig_phi_fu_2648_p32;
    ap_return_3 <= ap_phi_mux_pfmuout_1_hwEta_V_w_phi_fu_2254_p32;
    ap_return_4 <= ap_phi_mux_pfmuout_0_hwPhi_V_w_phi_fu_1110_p32;
    ap_return_5 <= ap_phi_mux_pfmuout_1_hwPhi_V_w_phi_fu_2004_p32;
    ap_return_6 <= ap_phi_mux_pfmuout_0_hwId_V_wr_phi_fu_845_p32;
    ap_return_7 <= ap_phi_mux_pfmuout_1_hwId_V_wr_phi_fu_1701_p32;
    ap_return_8 <= ap_phi_mux_pfmuout_0_hwZ0_V_wr_phi_fu_701_p32;
    ap_return_9 <= ap_phi_mux_pfmuout_1_hwZ0_V_wr_phi_fu_1754_p32;
    ibest_0_it_0_10_cast_fu_2882_p3 <= 
        ap_const_lv5_C when (tmp_803_fu_2878_p1(0) = '1') else 
        ap_const_lv5_B;
    ibest_0_it_0_12_cast_fu_2912_p3 <= 
        ap_const_lv5_E when (tmp_805_fu_2908_p1(0) = '1') else 
        ap_const_lv5_D;
    ibest_0_it_0_1_cast_s_fu_2724_p3 <= 
        ap_const_lv3_2 when (tmp_793_fu_2720_p1(0) = '1') else 
        ap_const_lv3_1;
    ibest_0_it_0_1_fu_2896_p3 <= 
        ibest_0_it_0_10_cast_fu_2882_p3 when (tmp_46_fu_2890_p2(0) = '1') else 
        ibest_0_it_0_s_fu_2866_p3;
        ibest_0_it_0_2_cast_fu_2746_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ibest_0_it_0_2_fu_2738_p3),4));

    ibest_0_it_0_2_fu_2738_p3 <= 
        ibest_0_it_0_1_cast_s_fu_2724_p3 when (tmp_41_fu_2732_p2(0) = '1') else 
        ibest_0_it_cast_fu_2708_p3;
    ibest_0_it_0_3_cast_s_fu_2758_p3 <= 
        ap_const_lv4_4 when (tmp_795_fu_2754_p1(0) = '1') else 
        ap_const_lv4_3;
    ibest_0_it_0_3_fu_2926_p3 <= 
        ibest_0_it_0_12_cast_fu_2912_p3 when (tmp_47_fu_2920_p2(0) = '1') else 
        ibest_0_it_0_1_fu_2896_p3;
    ibest_0_it_0_4_fu_2772_p3 <= 
        ibest_0_it_0_3_cast_s_fu_2758_p3 when (tmp_42_fu_2766_p2(0) = '1') else 
        ibest_0_it_0_2_cast_fu_2746_p1;
    ibest_0_it_0_5_cast_s_fu_2788_p3 <= 
        ap_const_lv4_6 when (tmp_797_fu_2784_p1(0) = '1') else 
        ap_const_lv4_5;
        ibest_0_it_0_6_cast_fu_2810_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ibest_0_it_0_6_fu_2802_p3),5));

    ibest_0_it_0_6_fu_2802_p3 <= 
        ibest_0_it_0_5_cast_s_fu_2788_p3 when (tmp_43_fu_2796_p2(0) = '1') else 
        ibest_0_it_0_4_fu_2772_p3;
    ibest_0_it_0_7_cast_s_fu_2822_p3 <= 
        ap_const_lv5_8 when (tmp_799_fu_2818_p1(0) = '1') else 
        ap_const_lv5_7;
    ibest_0_it_0_8_fu_2836_p3 <= 
        ibest_0_it_0_7_cast_s_fu_2822_p3 when (tmp_44_fu_2830_p2(0) = '1') else 
        ibest_0_it_0_6_cast_fu_2810_p1;
    ibest_0_it_0_9_cast_s_fu_2852_p3 <= 
        ap_const_lv5_A when (tmp_801_fu_2848_p1(0) = '1') else 
        ap_const_lv5_9;
    ibest_0_it_0_s_fu_2866_p3 <= 
        ibest_0_it_0_9_cast_s_fu_2852_p3 when (tmp_45_fu_2860_p2(0) = '1') else 
        ibest_0_it_0_8_fu_2836_p3;
    ibest_0_it_1_10_cast_fu_3450_p3 <= 
        ap_const_lv5_C when (tmp_819_fu_3442_p3(0) = '1') else 
        ap_const_lv5_B;
    ibest_0_it_1_12_cast_fu_3488_p3 <= 
        ap_const_lv5_E when (tmp_821_fu_3480_p3(0) = '1') else 
        ap_const_lv5_D;
    ibest_0_it_1_1_cast_s_fu_3252_p3 <= 
        ap_const_lv3_2 when (tmp_809_fu_3244_p3(0) = '1') else 
        ap_const_lv3_1;
    ibest_0_it_1_1_fu_3464_p3 <= 
        ibest_0_it_1_10_cast_fu_3450_p3 when (tmp_58_fu_3458_p2(0) = '1') else 
        ibest_0_it_1_s_fu_3426_p3;
        ibest_0_it_1_2_cast_fu_3274_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ibest_0_it_1_2_fu_3266_p3),4));

    ibest_0_it_1_2_fu_3266_p3 <= 
        ibest_0_it_1_1_cast_s_fu_3252_p3 when (tmp_53_fu_3260_p2(0) = '1') else 
        ibest_0_it_1_cast_fu_3228_p3;
    ibest_0_it_1_3_cast_s_fu_3294_p3 <= 
        ap_const_lv4_4 when (tmp_811_fu_3286_p3(0) = '1') else 
        ap_const_lv4_3;
    ibest_0_it_1_3_fu_3502_p3 <= 
        ibest_0_it_1_12_cast_fu_3488_p3 when (tmp_59_fu_3496_p2(0) = '1') else 
        ibest_0_it_1_1_fu_3464_p3;
    ibest_0_it_1_4_fu_3308_p3 <= 
        ibest_0_it_1_3_cast_s_fu_3294_p3 when (tmp_54_fu_3302_p2(0) = '1') else 
        ibest_0_it_1_2_cast_fu_3274_p1;
    ibest_0_it_1_5_cast_s_fu_3332_p3 <= 
        ap_const_lv4_6 when (tmp_813_fu_3324_p3(0) = '1') else 
        ap_const_lv4_5;
        ibest_0_it_1_6_cast_fu_3354_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ibest_0_it_1_6_fu_3346_p3),5));

    ibest_0_it_1_6_fu_3346_p3 <= 
        ibest_0_it_1_5_cast_s_fu_3332_p3 when (tmp_55_fu_3340_p2(0) = '1') else 
        ibest_0_it_1_4_fu_3308_p3;
    ibest_0_it_1_7_cast_s_fu_3374_p3 <= 
        ap_const_lv5_8 when (tmp_815_fu_3366_p3(0) = '1') else 
        ap_const_lv5_7;
    ibest_0_it_1_8_fu_3388_p3 <= 
        ibest_0_it_1_7_cast_s_fu_3374_p3 when (tmp_56_fu_3382_p2(0) = '1') else 
        ibest_0_it_1_6_cast_fu_3354_p1;
    ibest_0_it_1_9_cast_s_fu_3412_p3 <= 
        ap_const_lv5_A when (tmp_817_fu_3404_p3(0) = '1') else 
        ap_const_lv5_9;
    ibest_0_it_1_cast_fu_3228_p3 <= 
        ap_const_lv3_7 when (not_Result_1_fu_3222_p2(0) = '1') else 
        ap_const_lv3_0;
    ibest_0_it_1_s_fu_3426_p3 <= 
        ibest_0_it_1_9_cast_s_fu_3412_p3 when (tmp_57_fu_3420_p2(0) = '1') else 
        ibest_0_it_1_8_fu_3388_p3;
    ibest_0_it_cast_fu_2708_p3 <= 
        ap_const_lv3_7 when (not_Result_s_fu_2702_p2(0) = '1') else 
        ap_const_lv3_0;
    not_Result_1_fu_3222_p2 <= (tmp_807_fu_3214_p3 xor ap_const_lv1_1);
    not_Result_s_fu_2702_p2 <= (tmp_791_fu_2698_p1 xor ap_const_lv1_1);
    or_cond_1_fu_3576_p2 <= (tmp87_fu_3570_p2 or p_not_1_fu_3510_p2);
    or_cond_fu_3000_p2 <= (tmp73_fu_2994_p2 or p_not_fu_2934_p2);
    p_not_1_fu_3510_p2 <= "1" when (signed(mu_1_hwPt_V_read) < signed(ap_const_lv16_1)) else "0";
    p_not_fu_2934_p2 <= "1" when (signed(mu_0_hwPt_V_read) < signed(ap_const_lv16_1)) else "0";
    tmp60_fu_2952_p2 <= (tmp63_fu_2946_p2 or tmp61_fu_2940_p2);
    tmp61_fu_2940_p2 <= (tmp_791_fu_2698_p1 or tmp_41_fu_2732_p2);
    tmp63_fu_2946_p2 <= (tmp_43_fu_2796_p2 or tmp_42_fu_2766_p2);
    tmp66_fu_2970_p2 <= (tmp70_fu_2964_p2 or tmp67_fu_2958_p2);
    tmp67_fu_2958_p2 <= (tmp_45_fu_2860_p2 or tmp_44_fu_2830_p2);
    tmp70_fu_2964_p2 <= (tmp_47_fu_2920_p2 or tmp_46_fu_2890_p2);
    tmp73_fu_2994_p2 <= (tmp_s_fu_2988_p2 or tmp_49_fu_2982_p2);
    tmp74_fu_3528_p2 <= (tmp77_fu_3522_p2 or tmp75_fu_3516_p2);
    tmp75_fu_3516_p2 <= (tmp_807_fu_3214_p3 or tmp_53_fu_3260_p2);
    tmp77_fu_3522_p2 <= (tmp_55_fu_3340_p2 or tmp_54_fu_3302_p2);
    tmp80_fu_3546_p2 <= (tmp84_fu_3540_p2 or tmp81_fu_3534_p2);
    tmp81_fu_3534_p2 <= (tmp_57_fu_3420_p2 or tmp_56_fu_3382_p2);
    tmp84_fu_3540_p2 <= (tmp_59_fu_3496_p2 or tmp_58_fu_3458_p2);
    tmp87_fu_3570_p2 <= (tmp_61_fu_3558_p2 or tmp_1_fu_3564_p2);
    tmp_1_fu_3564_p2 <= "1" when (ibest_0_it_1_3_fu_3502_p3 = ap_const_lv5_1F) else "0";
    tmp_41_fu_2732_p2 <= (tmp_793_fu_2720_p1 or tmp_792_fu_2716_p1);
    tmp_42_fu_2766_p2 <= (tmp_795_fu_2754_p1 or tmp_794_fu_2750_p1);
    tmp_43_fu_2796_p2 <= (tmp_797_fu_2784_p1 or tmp_796_fu_2780_p1);
    tmp_44_fu_2830_p2 <= (tmp_799_fu_2818_p1 or tmp_798_fu_2814_p1);
    tmp_45_fu_2860_p2 <= (tmp_801_fu_2848_p1 or tmp_800_fu_2844_p1);
    tmp_46_fu_2890_p2 <= (tmp_803_fu_2878_p1 or tmp_802_fu_2874_p1);
    tmp_47_fu_2920_p2 <= (tmp_805_fu_2908_p1 or tmp_804_fu_2904_p1);
    tmp_48_fu_2976_p2 <= (tmp66_fu_2970_p2 or tmp60_fu_2952_p2);
    tmp_49_fu_2982_p2 <= (tmp_48_fu_2976_p2 xor ap_const_lv1_1);
    tmp_53_fu_3260_p2 <= (tmp_809_fu_3244_p3 or tmp_808_fu_3236_p3);
    tmp_54_fu_3302_p2 <= (tmp_811_fu_3286_p3 or tmp_810_fu_3278_p3);
    tmp_55_fu_3340_p2 <= (tmp_813_fu_3324_p3 or tmp_812_fu_3316_p3);
    tmp_56_fu_3382_p2 <= (tmp_815_fu_3366_p3 or tmp_814_fu_3358_p3);
    tmp_57_fu_3420_p2 <= (tmp_817_fu_3404_p3 or tmp_816_fu_3396_p3);
    tmp_58_fu_3458_p2 <= (tmp_819_fu_3442_p3 or tmp_818_fu_3434_p3);
    tmp_59_fu_3496_p2 <= (tmp_821_fu_3480_p3 or tmp_820_fu_3472_p3);
    tmp_60_fu_3552_p2 <= (tmp80_fu_3546_p2 or tmp74_fu_3528_p2);
    tmp_61_fu_3558_p2 <= (tmp_60_fu_3552_p2 xor ap_const_lv1_1);
    tmp_791_fu_2698_p1 <= mu_track_link_bit_0(1 - 1 downto 0);
    tmp_792_fu_2716_p1 <= mu_track_link_bit_1(1 - 1 downto 0);
    tmp_793_fu_2720_p1 <= mu_track_link_bit_2(1 - 1 downto 0);
    tmp_794_fu_2750_p1 <= mu_track_link_bit_3(1 - 1 downto 0);
    tmp_795_fu_2754_p1 <= mu_track_link_bit_4(1 - 1 downto 0);
    tmp_796_fu_2780_p1 <= mu_track_link_bit_5(1 - 1 downto 0);
    tmp_797_fu_2784_p1 <= mu_track_link_bit_6(1 - 1 downto 0);
    tmp_798_fu_2814_p1 <= mu_track_link_bit_7(1 - 1 downto 0);
    tmp_799_fu_2818_p1 <= mu_track_link_bit_8(1 - 1 downto 0);
    tmp_800_fu_2844_p1 <= mu_track_link_bit_9(1 - 1 downto 0);
    tmp_801_fu_2848_p1 <= mu_track_link_bit_10(1 - 1 downto 0);
    tmp_802_fu_2874_p1 <= mu_track_link_bit_11(1 - 1 downto 0);
    tmp_803_fu_2878_p1 <= mu_track_link_bit_12(1 - 1 downto 0);
    tmp_804_fu_2904_p1 <= mu_track_link_bit_13(1 - 1 downto 0);
    tmp_805_fu_2908_p1 <= mu_track_link_bit_14(1 - 1 downto 0);
    tmp_806_fu_3006_p1 <= ibest_0_it_0_3_fu_2926_p3(4 - 1 downto 0);
    tmp_807_fu_3214_p3 <= mu_track_link_bit_0(1 downto 1);
    tmp_808_fu_3236_p3 <= mu_track_link_bit_1(1 downto 1);
    tmp_809_fu_3244_p3 <= mu_track_link_bit_2(1 downto 1);
    tmp_810_fu_3278_p3 <= mu_track_link_bit_3(1 downto 1);
    tmp_811_fu_3286_p3 <= mu_track_link_bit_4(1 downto 1);
    tmp_812_fu_3316_p3 <= mu_track_link_bit_5(1 downto 1);
    tmp_813_fu_3324_p3 <= mu_track_link_bit_6(1 downto 1);
    tmp_814_fu_3358_p3 <= mu_track_link_bit_7(1 downto 1);
    tmp_815_fu_3366_p3 <= mu_track_link_bit_8(1 downto 1);
    tmp_816_fu_3396_p3 <= mu_track_link_bit_9(1 downto 1);
    tmp_817_fu_3404_p3 <= mu_track_link_bit_10(1 downto 1);
    tmp_818_fu_3434_p3 <= mu_track_link_bit_11(1 downto 1);
    tmp_819_fu_3442_p3 <= mu_track_link_bit_12(1 downto 1);
    tmp_820_fu_3472_p3 <= mu_track_link_bit_13(1 downto 1);
    tmp_821_fu_3480_p3 <= mu_track_link_bit_14(1 downto 1);
    tmp_822_fu_3582_p1 <= ibest_0_it_1_3_fu_3502_p3(4 - 1 downto 0);
    tmp_s_fu_2988_p2 <= "1" when (ibest_0_it_0_3_fu_2926_p3 = ap_const_lv5_1F) else "0";
end behav;
