Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (win64) Build 5164865 Thu Sep  5 14:37:11 MDT 2024
| Date         : Wed May 14 14:19:08 2025
| Host         : LAPTOP-7GKHMVFU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mrb3973_test_timing_summary_routed.rpt -pb mrb3973_test_timing_summary_routed.pb -rpx mrb3973_test_timing_summary_routed.rpx -warn_on_violation
| Design       : mrb3973_test
| Device       : 7a35t-csg325
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       21          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         1           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (21)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (42)
5. checking no_input_delay (1)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (21)
-------------------------
 There are 21 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (42)
-------------------------------------------------
 There are 42 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     10.206        0.000                      0                  335        0.164        0.000                      0                  335        7.000        0.000                       0                   192  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
lcd_clk_pll/inst/clk_in1  {0.000 10.000}     20.000          50.000          
  clk_out1_clk_wiz_0      {0.000 8.000}      16.000          62.500          
  clkfbout_clk_wiz_0      {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
lcd_clk_pll/inst/clk_in1                                                                                                                                                    7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0           10.206        0.000                      0                  335        0.164        0.000                      0                  335        7.500        0.000                       0                   188  
  clkfbout_clk_wiz_0                                                                                                                                                       17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  lcd_clk_pll/inst/clk_in1
  To Clock:  lcd_clk_pll/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lcd_clk_pll/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { lcd_clk_pll/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       10.206ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.206ns  (required time - arrival time)
  Source:                 delay_counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            delay_counter_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_out1_clk_wiz_0 rise@16.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.469ns  (logic 1.076ns (19.674%)  route 4.393ns (80.326%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.887ns = ( 13.113 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.359ns
    Clock Pessimism Removal (CPR):    0.504ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.611    -2.359    lcd_clk_OBUF
    SLICE_X7Y69          FDCE                                         r  delay_counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDCE (Prop_fdce_C_Q)         0.456    -1.903 r  delay_counter_reg[21]/Q
                         net (fo=3, routed)           0.870    -1.034    cmd_ndata_writer/delay_counter[31]_i_6_0[21]
    SLICE_X7Y69          LUT4 (Prop_lut4_I0_O)        0.124    -0.910 r  cmd_ndata_writer/delay_counter[31]_i_17/O
                         net (fo=1, routed)           0.698    -0.211    cmd_ndata_writer/delay_counter[31]_i_17_n_0
    SLICE_X7Y65          LUT5 (Prop_lut5_I4_O)        0.124    -0.087 f  cmd_ndata_writer/delay_counter[31]_i_10/O
                         net (fo=1, routed)           0.779     0.692    cmd_ndata_writer/delay_counter[31]_i_10_n_0
    SLICE_X7Y68          LUT4 (Prop_lut4_I1_O)        0.124     0.816 f  cmd_ndata_writer/delay_counter[31]_i_6/O
                         net (fo=35, routed)          0.846     1.662    cmd_ndata_writer/delay_counter_reg[19]
    SLICE_X4Y73          LUT3 (Prop_lut3_I0_O)        0.124     1.786 r  cmd_ndata_writer/delay_counter[31]_i_4/O
                         net (fo=1, routed)           0.158     1.944    cmd_ndata_writer/delay_counter[31]_i_4_n_0
    SLICE_X4Y73          LUT6 (Prop_lut6_I4_O)        0.124     2.068 r  cmd_ndata_writer/delay_counter[31]_i_1/O
                         net (fo=32, routed)          1.042     3.110    delay_counter
    SLICE_X7Y68          FDCE                                         r  delay_counter_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.000    16.000 r  
    R2                   IBUF                         0.000    16.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.162    17.162    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     9.944 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.525    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.616 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.497    13.113    lcd_clk_OBUF
    SLICE_X7Y68          FDCE                                         r  delay_counter_reg[18]/C
                         clock pessimism              0.504    13.618    
                         clock uncertainty           -0.097    13.520    
    SLICE_X7Y68          FDCE (Setup_fdce_C_CE)      -0.205    13.315    delay_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         13.315    
                         arrival time                          -3.110    
  -------------------------------------------------------------------
                         slack                                 10.206    

Slack (MET) :             10.234ns  (required time - arrival time)
  Source:                 delay_counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            delay_counter_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_out1_clk_wiz_0 rise@16.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.441ns  (logic 1.076ns (19.776%)  route 4.365ns (80.224%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.887ns = ( 13.113 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.359ns
    Clock Pessimism Removal (CPR):    0.504ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.611    -2.359    lcd_clk_OBUF
    SLICE_X7Y69          FDCE                                         r  delay_counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDCE (Prop_fdce_C_Q)         0.456    -1.903 r  delay_counter_reg[21]/Q
                         net (fo=3, routed)           0.870    -1.034    cmd_ndata_writer/delay_counter[31]_i_6_0[21]
    SLICE_X7Y69          LUT4 (Prop_lut4_I0_O)        0.124    -0.910 r  cmd_ndata_writer/delay_counter[31]_i_17/O
                         net (fo=1, routed)           0.698    -0.211    cmd_ndata_writer/delay_counter[31]_i_17_n_0
    SLICE_X7Y65          LUT5 (Prop_lut5_I4_O)        0.124    -0.087 f  cmd_ndata_writer/delay_counter[31]_i_10/O
                         net (fo=1, routed)           0.779     0.692    cmd_ndata_writer/delay_counter[31]_i_10_n_0
    SLICE_X7Y68          LUT4 (Prop_lut4_I1_O)        0.124     0.816 f  cmd_ndata_writer/delay_counter[31]_i_6/O
                         net (fo=35, routed)          0.846     1.662    cmd_ndata_writer/delay_counter_reg[19]
    SLICE_X4Y73          LUT3 (Prop_lut3_I0_O)        0.124     1.786 r  cmd_ndata_writer/delay_counter[31]_i_4/O
                         net (fo=1, routed)           0.158     1.944    cmd_ndata_writer/delay_counter[31]_i_4_n_0
    SLICE_X4Y73          LUT6 (Prop_lut6_I4_O)        0.124     2.068 r  cmd_ndata_writer/delay_counter[31]_i_1/O
                         net (fo=32, routed)          1.014     3.082    delay_counter
    SLICE_X5Y68          FDCE                                         r  delay_counter_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.000    16.000 r  
    R2                   IBUF                         0.000    16.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.162    17.162    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     9.944 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.525    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.616 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.497    13.113    lcd_clk_OBUF
    SLICE_X5Y68          FDCE                                         r  delay_counter_reg[17]/C
                         clock pessimism              0.504    13.618    
                         clock uncertainty           -0.097    13.520    
    SLICE_X5Y68          FDCE (Setup_fdce_C_CE)      -0.205    13.315    delay_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         13.315    
                         arrival time                          -3.082    
  -------------------------------------------------------------------
                         slack                                 10.234    

Slack (MET) :             10.234ns  (required time - arrival time)
  Source:                 delay_counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            delay_counter_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_out1_clk_wiz_0 rise@16.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.441ns  (logic 1.076ns (19.776%)  route 4.365ns (80.224%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.887ns = ( 13.113 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.359ns
    Clock Pessimism Removal (CPR):    0.504ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.611    -2.359    lcd_clk_OBUF
    SLICE_X7Y69          FDCE                                         r  delay_counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDCE (Prop_fdce_C_Q)         0.456    -1.903 r  delay_counter_reg[21]/Q
                         net (fo=3, routed)           0.870    -1.034    cmd_ndata_writer/delay_counter[31]_i_6_0[21]
    SLICE_X7Y69          LUT4 (Prop_lut4_I0_O)        0.124    -0.910 r  cmd_ndata_writer/delay_counter[31]_i_17/O
                         net (fo=1, routed)           0.698    -0.211    cmd_ndata_writer/delay_counter[31]_i_17_n_0
    SLICE_X7Y65          LUT5 (Prop_lut5_I4_O)        0.124    -0.087 f  cmd_ndata_writer/delay_counter[31]_i_10/O
                         net (fo=1, routed)           0.779     0.692    cmd_ndata_writer/delay_counter[31]_i_10_n_0
    SLICE_X7Y68          LUT4 (Prop_lut4_I1_O)        0.124     0.816 f  cmd_ndata_writer/delay_counter[31]_i_6/O
                         net (fo=35, routed)          0.846     1.662    cmd_ndata_writer/delay_counter_reg[19]
    SLICE_X4Y73          LUT3 (Prop_lut3_I0_O)        0.124     1.786 r  cmd_ndata_writer/delay_counter[31]_i_4/O
                         net (fo=1, routed)           0.158     1.944    cmd_ndata_writer/delay_counter[31]_i_4_n_0
    SLICE_X4Y73          LUT6 (Prop_lut6_I4_O)        0.124     2.068 r  cmd_ndata_writer/delay_counter[31]_i_1/O
                         net (fo=32, routed)          1.014     3.082    delay_counter
    SLICE_X5Y68          FDCE                                         r  delay_counter_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.000    16.000 r  
    R2                   IBUF                         0.000    16.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.162    17.162    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     9.944 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.525    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.616 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.497    13.113    lcd_clk_OBUF
    SLICE_X5Y68          FDCE                                         r  delay_counter_reg[19]/C
                         clock pessimism              0.504    13.618    
                         clock uncertainty           -0.097    13.520    
    SLICE_X5Y68          FDCE (Setup_fdce_C_CE)      -0.205    13.315    delay_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         13.315    
                         arrival time                          -3.082    
  -------------------------------------------------------------------
                         slack                                 10.234    

Slack (MET) :             10.234ns  (required time - arrival time)
  Source:                 delay_counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            delay_counter_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_out1_clk_wiz_0 rise@16.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.441ns  (logic 1.076ns (19.776%)  route 4.365ns (80.224%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.887ns = ( 13.113 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.359ns
    Clock Pessimism Removal (CPR):    0.504ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.611    -2.359    lcd_clk_OBUF
    SLICE_X7Y69          FDCE                                         r  delay_counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDCE (Prop_fdce_C_Q)         0.456    -1.903 r  delay_counter_reg[21]/Q
                         net (fo=3, routed)           0.870    -1.034    cmd_ndata_writer/delay_counter[31]_i_6_0[21]
    SLICE_X7Y69          LUT4 (Prop_lut4_I0_O)        0.124    -0.910 r  cmd_ndata_writer/delay_counter[31]_i_17/O
                         net (fo=1, routed)           0.698    -0.211    cmd_ndata_writer/delay_counter[31]_i_17_n_0
    SLICE_X7Y65          LUT5 (Prop_lut5_I4_O)        0.124    -0.087 f  cmd_ndata_writer/delay_counter[31]_i_10/O
                         net (fo=1, routed)           0.779     0.692    cmd_ndata_writer/delay_counter[31]_i_10_n_0
    SLICE_X7Y68          LUT4 (Prop_lut4_I1_O)        0.124     0.816 f  cmd_ndata_writer/delay_counter[31]_i_6/O
                         net (fo=35, routed)          0.846     1.662    cmd_ndata_writer/delay_counter_reg[19]
    SLICE_X4Y73          LUT3 (Prop_lut3_I0_O)        0.124     1.786 r  cmd_ndata_writer/delay_counter[31]_i_4/O
                         net (fo=1, routed)           0.158     1.944    cmd_ndata_writer/delay_counter[31]_i_4_n_0
    SLICE_X4Y73          LUT6 (Prop_lut6_I4_O)        0.124     2.068 r  cmd_ndata_writer/delay_counter[31]_i_1/O
                         net (fo=32, routed)          1.014     3.082    delay_counter
    SLICE_X5Y68          FDCE                                         r  delay_counter_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.000    16.000 r  
    R2                   IBUF                         0.000    16.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.162    17.162    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     9.944 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.525    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.616 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.497    13.113    lcd_clk_OBUF
    SLICE_X5Y68          FDCE                                         r  delay_counter_reg[20]/C
                         clock pessimism              0.504    13.618    
                         clock uncertainty           -0.097    13.520    
    SLICE_X5Y68          FDCE (Setup_fdce_C_CE)      -0.205    13.315    delay_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         13.315    
                         arrival time                          -3.082    
  -------------------------------------------------------------------
                         slack                                 10.234    

Slack (MET) :             10.292ns  (required time - arrival time)
  Source:                 delay_counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_out1_clk_wiz_0 rise@16.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.201ns  (logic 1.164ns (22.382%)  route 4.037ns (77.618%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.894ns = ( 13.106 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.359ns
    Clock Pessimism Removal (CPR):    0.504ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.611    -2.359    lcd_clk_OBUF
    SLICE_X7Y69          FDCE                                         r  delay_counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDCE (Prop_fdce_C_Q)         0.456    -1.903 f  delay_counter_reg[21]/Q
                         net (fo=3, routed)           0.870    -1.034    cmd_ndata_writer/delay_counter[31]_i_6_0[21]
    SLICE_X7Y69          LUT4 (Prop_lut4_I0_O)        0.124    -0.910 f  cmd_ndata_writer/delay_counter[31]_i_17/O
                         net (fo=1, routed)           0.698    -0.211    cmd_ndata_writer/delay_counter[31]_i_17_n_0
    SLICE_X7Y65          LUT5 (Prop_lut5_I4_O)        0.124    -0.087 r  cmd_ndata_writer/delay_counter[31]_i_10/O
                         net (fo=1, routed)           0.779     0.692    cmd_ndata_writer/delay_counter[31]_i_10_n_0
    SLICE_X7Y68          LUT4 (Prop_lut4_I1_O)        0.124     0.816 r  cmd_ndata_writer/delay_counter[31]_i_6/O
                         net (fo=35, routed)          1.058     1.874    cmd_ndata_writer/delay_counter_reg[19]
    SLICE_X4Y74          LUT6 (Prop_lut6_I5_O)        0.124     1.998 r  cmd_ndata_writer/state[4]_i_3/O
                         net (fo=1, routed)           0.000     1.998    cmd_ndata_writer/state[4]_i_3_n_0
    SLICE_X4Y74          MUXF7 (Prop_muxf7_I0_O)      0.212     2.210 r  cmd_ndata_writer/state_reg[4]_i_1/O
                         net (fo=5, routed)           0.631     2.841    state
    SLICE_X5Y74          FDCE                                         r  state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.000    16.000 r  
    R2                   IBUF                         0.000    16.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.162    17.162    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     9.944 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.525    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.616 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.490    13.106    lcd_clk_OBUF
    SLICE_X5Y74          FDCE                                         r  state_reg[1]/C
                         clock pessimism              0.504    13.611    
                         clock uncertainty           -0.097    13.513    
    SLICE_X5Y74          FDCE (Setup_fdce_C_CE)      -0.380    13.133    state_reg[1]
  -------------------------------------------------------------------
                         required time                         13.133    
                         arrival time                          -2.841    
  -------------------------------------------------------------------
                         slack                                 10.292    

Slack (MET) :             10.292ns  (required time - arrival time)
  Source:                 delay_counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_out1_clk_wiz_0 rise@16.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.201ns  (logic 1.164ns (22.382%)  route 4.037ns (77.618%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.894ns = ( 13.106 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.359ns
    Clock Pessimism Removal (CPR):    0.504ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.611    -2.359    lcd_clk_OBUF
    SLICE_X7Y69          FDCE                                         r  delay_counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDCE (Prop_fdce_C_Q)         0.456    -1.903 f  delay_counter_reg[21]/Q
                         net (fo=3, routed)           0.870    -1.034    cmd_ndata_writer/delay_counter[31]_i_6_0[21]
    SLICE_X7Y69          LUT4 (Prop_lut4_I0_O)        0.124    -0.910 f  cmd_ndata_writer/delay_counter[31]_i_17/O
                         net (fo=1, routed)           0.698    -0.211    cmd_ndata_writer/delay_counter[31]_i_17_n_0
    SLICE_X7Y65          LUT5 (Prop_lut5_I4_O)        0.124    -0.087 r  cmd_ndata_writer/delay_counter[31]_i_10/O
                         net (fo=1, routed)           0.779     0.692    cmd_ndata_writer/delay_counter[31]_i_10_n_0
    SLICE_X7Y68          LUT4 (Prop_lut4_I1_O)        0.124     0.816 r  cmd_ndata_writer/delay_counter[31]_i_6/O
                         net (fo=35, routed)          1.058     1.874    cmd_ndata_writer/delay_counter_reg[19]
    SLICE_X4Y74          LUT6 (Prop_lut6_I5_O)        0.124     1.998 r  cmd_ndata_writer/state[4]_i_3/O
                         net (fo=1, routed)           0.000     1.998    cmd_ndata_writer/state[4]_i_3_n_0
    SLICE_X4Y74          MUXF7 (Prop_muxf7_I0_O)      0.212     2.210 r  cmd_ndata_writer/state_reg[4]_i_1/O
                         net (fo=5, routed)           0.631     2.841    state
    SLICE_X5Y74          FDCE                                         r  state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.000    16.000 r  
    R2                   IBUF                         0.000    16.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.162    17.162    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     9.944 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.525    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.616 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.490    13.106    lcd_clk_OBUF
    SLICE_X5Y74          FDCE                                         r  state_reg[2]/C
                         clock pessimism              0.504    13.611    
                         clock uncertainty           -0.097    13.513    
    SLICE_X5Y74          FDCE (Setup_fdce_C_CE)      -0.380    13.133    state_reg[2]
  -------------------------------------------------------------------
                         required time                         13.133    
                         arrival time                          -2.841    
  -------------------------------------------------------------------
                         slack                                 10.292    

Slack (MET) :             10.292ns  (required time - arrival time)
  Source:                 delay_counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_out1_clk_wiz_0 rise@16.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.201ns  (logic 1.164ns (22.382%)  route 4.037ns (77.618%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.894ns = ( 13.106 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.359ns
    Clock Pessimism Removal (CPR):    0.504ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.611    -2.359    lcd_clk_OBUF
    SLICE_X7Y69          FDCE                                         r  delay_counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDCE (Prop_fdce_C_Q)         0.456    -1.903 f  delay_counter_reg[21]/Q
                         net (fo=3, routed)           0.870    -1.034    cmd_ndata_writer/delay_counter[31]_i_6_0[21]
    SLICE_X7Y69          LUT4 (Prop_lut4_I0_O)        0.124    -0.910 f  cmd_ndata_writer/delay_counter[31]_i_17/O
                         net (fo=1, routed)           0.698    -0.211    cmd_ndata_writer/delay_counter[31]_i_17_n_0
    SLICE_X7Y65          LUT5 (Prop_lut5_I4_O)        0.124    -0.087 r  cmd_ndata_writer/delay_counter[31]_i_10/O
                         net (fo=1, routed)           0.779     0.692    cmd_ndata_writer/delay_counter[31]_i_10_n_0
    SLICE_X7Y68          LUT4 (Prop_lut4_I1_O)        0.124     0.816 r  cmd_ndata_writer/delay_counter[31]_i_6/O
                         net (fo=35, routed)          1.058     1.874    cmd_ndata_writer/delay_counter_reg[19]
    SLICE_X4Y74          LUT6 (Prop_lut6_I5_O)        0.124     1.998 r  cmd_ndata_writer/state[4]_i_3/O
                         net (fo=1, routed)           0.000     1.998    cmd_ndata_writer/state[4]_i_3_n_0
    SLICE_X4Y74          MUXF7 (Prop_muxf7_I0_O)      0.212     2.210 r  cmd_ndata_writer/state_reg[4]_i_1/O
                         net (fo=5, routed)           0.631     2.841    state
    SLICE_X5Y74          FDCE                                         r  state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.000    16.000 r  
    R2                   IBUF                         0.000    16.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.162    17.162    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     9.944 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.525    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.616 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.490    13.106    lcd_clk_OBUF
    SLICE_X5Y74          FDCE                                         r  state_reg[3]/C
                         clock pessimism              0.504    13.611    
                         clock uncertainty           -0.097    13.513    
    SLICE_X5Y74          FDCE (Setup_fdce_C_CE)      -0.380    13.133    state_reg[3]
  -------------------------------------------------------------------
                         required time                         13.133    
                         arrival time                          -2.841    
  -------------------------------------------------------------------
                         slack                                 10.292    

Slack (MET) :             10.292ns  (required time - arrival time)
  Source:                 delay_counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            state_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_out1_clk_wiz_0 rise@16.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.201ns  (logic 1.164ns (22.382%)  route 4.037ns (77.618%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.894ns = ( 13.106 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.359ns
    Clock Pessimism Removal (CPR):    0.504ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.611    -2.359    lcd_clk_OBUF
    SLICE_X7Y69          FDCE                                         r  delay_counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDCE (Prop_fdce_C_Q)         0.456    -1.903 f  delay_counter_reg[21]/Q
                         net (fo=3, routed)           0.870    -1.034    cmd_ndata_writer/delay_counter[31]_i_6_0[21]
    SLICE_X7Y69          LUT4 (Prop_lut4_I0_O)        0.124    -0.910 f  cmd_ndata_writer/delay_counter[31]_i_17/O
                         net (fo=1, routed)           0.698    -0.211    cmd_ndata_writer/delay_counter[31]_i_17_n_0
    SLICE_X7Y65          LUT5 (Prop_lut5_I4_O)        0.124    -0.087 r  cmd_ndata_writer/delay_counter[31]_i_10/O
                         net (fo=1, routed)           0.779     0.692    cmd_ndata_writer/delay_counter[31]_i_10_n_0
    SLICE_X7Y68          LUT4 (Prop_lut4_I1_O)        0.124     0.816 r  cmd_ndata_writer/delay_counter[31]_i_6/O
                         net (fo=35, routed)          1.058     1.874    cmd_ndata_writer/delay_counter_reg[19]
    SLICE_X4Y74          LUT6 (Prop_lut6_I5_O)        0.124     1.998 r  cmd_ndata_writer/state[4]_i_3/O
                         net (fo=1, routed)           0.000     1.998    cmd_ndata_writer/state[4]_i_3_n_0
    SLICE_X4Y74          MUXF7 (Prop_muxf7_I0_O)      0.212     2.210 r  cmd_ndata_writer/state_reg[4]_i_1/O
                         net (fo=5, routed)           0.631     2.841    state
    SLICE_X5Y74          FDCE                                         r  state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.000    16.000 r  
    R2                   IBUF                         0.000    16.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.162    17.162    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     9.944 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.525    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.616 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.490    13.106    lcd_clk_OBUF
    SLICE_X5Y74          FDCE                                         r  state_reg[4]/C
                         clock pessimism              0.504    13.611    
                         clock uncertainty           -0.097    13.513    
    SLICE_X5Y74          FDCE (Setup_fdce_C_CE)      -0.380    13.133    state_reg[4]
  -------------------------------------------------------------------
                         required time                         13.133    
                         arrival time                          -2.841    
  -------------------------------------------------------------------
                         slack                                 10.292    

Slack (MET) :             10.344ns  (required time - arrival time)
  Source:                 delay_counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            delay_counter_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_out1_clk_wiz_0 rise@16.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.333ns  (logic 1.076ns (20.176%)  route 4.257ns (79.824%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.885ns = ( 13.115 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.359ns
    Clock Pessimism Removal (CPR):    0.504ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.611    -2.359    lcd_clk_OBUF
    SLICE_X7Y69          FDCE                                         r  delay_counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDCE (Prop_fdce_C_Q)         0.456    -1.903 r  delay_counter_reg[21]/Q
                         net (fo=3, routed)           0.870    -1.034    cmd_ndata_writer/delay_counter[31]_i_6_0[21]
    SLICE_X7Y69          LUT4 (Prop_lut4_I0_O)        0.124    -0.910 r  cmd_ndata_writer/delay_counter[31]_i_17/O
                         net (fo=1, routed)           0.698    -0.211    cmd_ndata_writer/delay_counter[31]_i_17_n_0
    SLICE_X7Y65          LUT5 (Prop_lut5_I4_O)        0.124    -0.087 f  cmd_ndata_writer/delay_counter[31]_i_10/O
                         net (fo=1, routed)           0.779     0.692    cmd_ndata_writer/delay_counter[31]_i_10_n_0
    SLICE_X7Y68          LUT4 (Prop_lut4_I1_O)        0.124     0.816 f  cmd_ndata_writer/delay_counter[31]_i_6/O
                         net (fo=35, routed)          0.846     1.662    cmd_ndata_writer/delay_counter_reg[19]
    SLICE_X4Y73          LUT3 (Prop_lut3_I0_O)        0.124     1.786 r  cmd_ndata_writer/delay_counter[31]_i_4/O
                         net (fo=1, routed)           0.158     1.944    cmd_ndata_writer/delay_counter[31]_i_4_n_0
    SLICE_X4Y73          LUT6 (Prop_lut6_I4_O)        0.124     2.068 r  cmd_ndata_writer/delay_counter[31]_i_1/O
                         net (fo=32, routed)          0.906     2.974    delay_counter
    SLICE_X7Y67          FDCE                                         r  delay_counter_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.000    16.000 r  
    R2                   IBUF                         0.000    16.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.162    17.162    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     9.944 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.525    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.616 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.499    13.115    lcd_clk_OBUF
    SLICE_X7Y67          FDCE                                         r  delay_counter_reg[14]/C
                         clock pessimism              0.504    13.620    
                         clock uncertainty           -0.097    13.522    
    SLICE_X7Y67          FDCE (Setup_fdce_C_CE)      -0.205    13.317    delay_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         13.317    
                         arrival time                          -2.974    
  -------------------------------------------------------------------
                         slack                                 10.344    

Slack (MET) :             10.344ns  (required time - arrival time)
  Source:                 delay_counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            delay_counter_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_out1_clk_wiz_0 rise@16.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.333ns  (logic 1.076ns (20.176%)  route 4.257ns (79.824%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.885ns = ( 13.115 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.359ns
    Clock Pessimism Removal (CPR):    0.504ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.611    -2.359    lcd_clk_OBUF
    SLICE_X7Y69          FDCE                                         r  delay_counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDCE (Prop_fdce_C_Q)         0.456    -1.903 r  delay_counter_reg[21]/Q
                         net (fo=3, routed)           0.870    -1.034    cmd_ndata_writer/delay_counter[31]_i_6_0[21]
    SLICE_X7Y69          LUT4 (Prop_lut4_I0_O)        0.124    -0.910 r  cmd_ndata_writer/delay_counter[31]_i_17/O
                         net (fo=1, routed)           0.698    -0.211    cmd_ndata_writer/delay_counter[31]_i_17_n_0
    SLICE_X7Y65          LUT5 (Prop_lut5_I4_O)        0.124    -0.087 f  cmd_ndata_writer/delay_counter[31]_i_10/O
                         net (fo=1, routed)           0.779     0.692    cmd_ndata_writer/delay_counter[31]_i_10_n_0
    SLICE_X7Y68          LUT4 (Prop_lut4_I1_O)        0.124     0.816 f  cmd_ndata_writer/delay_counter[31]_i_6/O
                         net (fo=35, routed)          0.846     1.662    cmd_ndata_writer/delay_counter_reg[19]
    SLICE_X4Y73          LUT3 (Prop_lut3_I0_O)        0.124     1.786 r  cmd_ndata_writer/delay_counter[31]_i_4/O
                         net (fo=1, routed)           0.158     1.944    cmd_ndata_writer/delay_counter[31]_i_4_n_0
    SLICE_X4Y73          LUT6 (Prop_lut6_I4_O)        0.124     2.068 r  cmd_ndata_writer/delay_counter[31]_i_1/O
                         net (fo=32, routed)          0.906     2.974    delay_counter
    SLICE_X7Y67          FDCE                                         r  delay_counter_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.000    16.000 r  
    R2                   IBUF                         0.000    16.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.162    17.162    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     9.944 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.525    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.616 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.499    13.115    lcd_clk_OBUF
    SLICE_X7Y67          FDCE                                         r  delay_counter_reg[15]/C
                         clock pessimism              0.504    13.620    
                         clock uncertainty           -0.097    13.522    
    SLICE_X7Y67          FDCE (Setup_fdce_C_CE)      -0.205    13.317    delay_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         13.317    
                         arrival time                          -2.974    
  -------------------------------------------------------------------
                         slack                                 10.344    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 cmd_ndata_writer/wr_substate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            cmd_ndata_writer/wr_substate_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.186ns (69.269%)  route 0.083ns (30.731%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.255ns
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.581    -0.827    cmd_ndata_writer/clk_out1
    SLICE_X1Y73          FDCE                                         r  cmd_ndata_writer/wr_substate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDCE (Prop_fdce_C_Q)         0.141    -0.686 r  cmd_ndata_writer/wr_substate_reg[2]/Q
                         net (fo=8, routed)           0.083    -0.603    cmd_ndata_writer/wr_substate_reg_n_0_[2]
    SLICE_X0Y73          LUT6 (Prop_lut6_I1_O)        0.045    -0.558 r  cmd_ndata_writer/wr_substate[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.558    cmd_ndata_writer/wr_substate[1]_i_1_n_0
    SLICE_X0Y73          FDCE                                         r  cmd_ndata_writer/wr_substate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.848    -1.255    cmd_ndata_writer/clk_out1
    SLICE_X0Y73          FDCE                                         r  cmd_ndata_writer/wr_substate_reg[1]/C
                         clock pessimism              0.441    -0.814    
    SLICE_X0Y73          FDCE (Hold_fdce_C_D)         0.092    -0.722    cmd_ndata_writer/wr_substate_reg[1]
  -------------------------------------------------------------------
                         required time                          0.722    
                         arrival time                          -0.558    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 write_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            cmd_data_writer/LCD_DATA_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.189ns (48.561%)  route 0.200ns (51.439%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.253ns
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.578    -0.830    lcd_clk_OBUF
    SLICE_X5Y75          FDCE                                         r  write_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDCE (Prop_fdce_C_Q)         0.141    -0.689 r  write_data_reg[1]/Q
                         net (fo=1, routed)           0.200    -0.489    cmd_data_writer/LCD_DATA_reg[7]_0[1]
    SLICE_X2Y77          LUT3 (Prop_lut3_I0_O)        0.048    -0.441 r  cmd_data_writer/LCD_DATA[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.441    cmd_data_writer/LCD_DATA[1]_i_1_n_0
    SLICE_X2Y77          FDRE                                         r  cmd_data_writer/LCD_DATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.850    -1.253    cmd_data_writer/clk_out1
    SLICE_X2Y77          FDRE                                         r  cmd_data_writer/LCD_DATA_reg[1]/C
                         clock pessimism              0.462    -0.791    
    SLICE_X2Y77          FDRE (Hold_fdre_C_D)         0.131    -0.660    cmd_data_writer/LCD_DATA_reg[1]
  -------------------------------------------------------------------
                         required time                          0.660    
                         arrival time                          -0.441    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 cmd_data_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            cmd_writer/LCD_DATA_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.081%)  route 0.165ns (53.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.253ns
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.581    -0.827    lcd_clk_OBUF
    SLICE_X4Y78          FDCE                                         r  cmd_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.141    -0.686 r  cmd_data_reg[13]/Q
                         net (fo=2, routed)           0.165    -0.521    cmd_writer/LCD_DATA_reg[15]_1[11]
    SLICE_X1Y77          FDRE                                         r  cmd_writer/LCD_DATA_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.850    -1.253    cmd_writer/clk_out1
    SLICE_X1Y77          FDRE                                         r  cmd_writer/LCD_DATA_reg[13]/C
                         clock pessimism              0.462    -0.791    
    SLICE_X1Y77          FDRE (Hold_fdre_C_D)         0.047    -0.744    cmd_writer/LCD_DATA_reg[13]
  -------------------------------------------------------------------
                         required time                          0.744    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 cmd_ndata_writer/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            cmd_ndata_writer/wr_substate_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.495%)  route 0.143ns (43.505%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.255ns
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.581    -0.827    cmd_ndata_writer/clk_out1
    SLICE_X0Y73          FDCE                                         r  cmd_ndata_writer/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDCE (Prop_fdce_C_Q)         0.141    -0.686 r  cmd_ndata_writer/FSM_sequential_state_reg[0]/Q
                         net (fo=8, routed)           0.143    -0.542    cmd_ndata_writer/state[0]
    SLICE_X1Y73          LUT6 (Prop_lut6_I3_O)        0.045    -0.497 r  cmd_ndata_writer/wr_substate[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.497    cmd_ndata_writer/wr_substate[2]_i_1_n_0
    SLICE_X1Y73          FDCE                                         r  cmd_ndata_writer/wr_substate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.848    -1.255    cmd_ndata_writer/clk_out1
    SLICE_X1Y73          FDCE                                         r  cmd_ndata_writer/wr_substate_reg[2]/C
                         clock pessimism              0.441    -0.814    
    SLICE_X1Y73          FDCE (Hold_fdce_C_D)         0.092    -0.722    cmd_ndata_writer/wr_substate_reg[2]
  -------------------------------------------------------------------
                         required time                          0.722    
                         arrival time                          -0.497    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 cmd_ndata_writer/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            cmd_ndata_writer/wr_substate_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.667%)  route 0.142ns (43.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.255ns
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.581    -0.827    cmd_ndata_writer/clk_out1
    SLICE_X0Y73          FDCE                                         r  cmd_ndata_writer/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDCE (Prop_fdce_C_Q)         0.141    -0.686 r  cmd_ndata_writer/FSM_sequential_state_reg[0]/Q
                         net (fo=8, routed)           0.142    -0.543    cmd_ndata_writer/state[0]
    SLICE_X1Y73          LUT6 (Prop_lut6_I2_O)        0.045    -0.498 r  cmd_ndata_writer/wr_substate[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.498    cmd_ndata_writer/wr_substate[0]_i_1_n_0
    SLICE_X1Y73          FDCE                                         r  cmd_ndata_writer/wr_substate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.848    -1.255    cmd_ndata_writer/clk_out1
    SLICE_X1Y73          FDCE                                         r  cmd_ndata_writer/wr_substate_reg[0]/C
                         clock pessimism              0.441    -0.814    
    SLICE_X1Y73          FDCE (Hold_fdce_C_D)         0.091    -0.723    cmd_ndata_writer/wr_substate_reg[0]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.498    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 read_writer/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            read_writer/done_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.208ns (58.224%)  route 0.149ns (41.776%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.256ns
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.580    -0.828    read_writer/clk_out1
    SLICE_X2Y74          FDCE                                         r  read_writer/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDCE (Prop_fdce_C_Q)         0.164    -0.664 r  read_writer/FSM_sequential_state_reg[2]/Q
                         net (fo=7, routed)           0.149    -0.514    read_writer/FSM_sequential_state_reg_n_0_[2]
    SLICE_X2Y74          LUT5 (Prop_lut5_I3_O)        0.044    -0.470 r  read_writer/done_i_1__2/O
                         net (fo=1, routed)           0.000    -0.470    read_writer/done_i_1__2_n_0
    SLICE_X2Y74          FDCE                                         r  read_writer/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.847    -1.256    read_writer/clk_out1
    SLICE_X2Y74          FDCE                                         r  read_writer/done_reg/C
                         clock pessimism              0.428    -0.828    
    SLICE_X2Y74          FDCE (Hold_fdce_C_D)         0.131    -0.697    read_writer/done_reg
  -------------------------------------------------------------------
                         required time                          0.697    
                         arrival time                          -0.470    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 read_start_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            active_writer_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.446%)  route 0.176ns (48.554%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.255ns
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.581    -0.827    lcd_clk_OBUF
    SLICE_X3Y73          FDCE                                         r  read_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDCE (Prop_fdce_C_Q)         0.141    -0.686 f  read_start_reg/Q
                         net (fo=9, routed)           0.176    -0.510    cmd_data_writer/read_start
    SLICE_X2Y73          LUT5 (Prop_lut5_I0_O)        0.045    -0.465 r  cmd_data_writer/active_writer[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.465    cmd_data_writer_n_3
    SLICE_X2Y73          FDCE                                         r  active_writer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.848    -1.255    lcd_clk_OBUF
    SLICE_X2Y73          FDCE                                         r  active_writer_reg[2]/C
                         clock pessimism              0.441    -0.814    
    SLICE_X2Y73          FDCE (Hold_fdce_C_D)         0.120    -0.694    active_writer_reg[2]
  -------------------------------------------------------------------
                         required time                          0.694    
                         arrival time                          -0.465    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 write_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            cmd_data_writer/LCD_DATA_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.035%)  route 0.201ns (51.965%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.253ns
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.579    -0.829    lcd_clk_OBUF
    SLICE_X5Y76          FDCE                                         r  write_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76          FDCE (Prop_fdce_C_Q)         0.141    -0.688 r  write_data_reg[0]/Q
                         net (fo=1, routed)           0.201    -0.486    cmd_data_writer/LCD_DATA_reg[7]_0[0]
    SLICE_X2Y77          LUT3 (Prop_lut3_I0_O)        0.045    -0.441 r  cmd_data_writer/LCD_DATA[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.441    cmd_data_writer/LCD_DATA[0]_i_1_n_0
    SLICE_X2Y77          FDRE                                         r  cmd_data_writer/LCD_DATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.850    -1.253    cmd_data_writer/clk_out1
    SLICE_X2Y77          FDRE                                         r  cmd_data_writer/LCD_DATA_reg[0]/C
                         clock pessimism              0.462    -0.791    
    SLICE_X2Y77          FDRE (Hold_fdre_C_D)         0.120    -0.671    cmd_data_writer/LCD_DATA_reg[0]
  -------------------------------------------------------------------
                         required time                          0.671    
                         arrival time                          -0.441    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 read_writer/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            read_writer/LCD_CS_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.227ns (69.909%)  route 0.098ns (30.091%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.256ns
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.580    -0.828    read_writer/clk_out1
    SLICE_X1Y74          FDCE                                         r  read_writer/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDCE (Prop_fdce_C_Q)         0.128    -0.700 r  read_writer/FSM_sequential_state_reg[1]/Q
                         net (fo=7, routed)           0.098    -0.602    read_writer/FSM_sequential_state_reg_n_0_[1]
    SLICE_X1Y74          LUT5 (Prop_lut5_I0_O)        0.099    -0.503 r  read_writer/LCD_CS_i_1/O
                         net (fo=1, routed)           0.000    -0.503    read_writer/LCD_CS_i_1_n_0
    SLICE_X1Y74          FDPE                                         r  read_writer/LCD_CS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.847    -1.256    read_writer/clk_out1
    SLICE_X1Y74          FDPE                                         r  read_writer/LCD_CS_reg/C
                         clock pessimism              0.428    -0.828    
    SLICE_X1Y74          FDPE (Hold_fdpe_C_D)         0.092    -0.736    read_writer/LCD_CS_reg
  -------------------------------------------------------------------
                         required time                          0.736    
                         arrival time                          -0.503    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 read_writer/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            read_writer/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.256ns
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.580    -0.828    read_writer/clk_out1
    SLICE_X2Y74          FDCE                                         r  read_writer/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDCE (Prop_fdce_C_Q)         0.164    -0.664 r  read_writer/FSM_sequential_state_reg[2]/Q
                         net (fo=7, routed)           0.149    -0.514    read_writer/FSM_sequential_state_reg_n_0_[2]
    SLICE_X2Y74          LUT4 (Prop_lut4_I1_O)        0.045    -0.469 r  read_writer/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.469    read_writer/FSM_sequential_state[2]_i_1_n_0
    SLICE_X2Y74          FDCE                                         r  read_writer/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.847    -1.256    read_writer/clk_out1
    SLICE_X2Y74          FDCE                                         r  read_writer/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.428    -0.828    
    SLICE_X2Y74          FDCE (Hold_fdce_C_D)         0.121    -0.707    read_writer/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.707    
                         arrival time                          -0.469    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         16.000      13.845     BUFGCTRL_X0Y0    lcd_clk_pll/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         16.000      14.751     MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         16.000      15.000     SLICE_X4Y74      LCD_BL_reg_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         16.000      15.000     SLICE_X0Y74      LCD_DATA_OBUFT[15]_inst_i_2/C
Min Period        n/a     FDCE/C              n/a            1.000         16.000      15.000     SLICE_X6Y75      LCD_RESET_reg_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         16.000      15.000     SLICE_X2Y74      active_writer_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         16.000      15.000     SLICE_X2Y74      active_writer_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         16.000      15.000     SLICE_X2Y73      active_writer_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         16.000      15.000     SLICE_X6Y78      cmd_data_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         16.000      15.000     SLICE_X5Y78      cmd_data_reg[10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.000      197.360    MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X4Y74      LCD_BL_reg_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X4Y74      LCD_BL_reg_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X0Y74      LCD_DATA_OBUFT[15]_inst_i_2/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X0Y74      LCD_DATA_OBUFT[15]_inst_i_2/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X6Y75      LCD_RESET_reg_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X6Y75      LCD_RESET_reg_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X2Y74      active_writer_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X2Y74      active_writer_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X2Y74      active_writer_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X2Y74      active_writer_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X4Y74      LCD_BL_reg_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X4Y74      LCD_BL_reg_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X0Y74      LCD_DATA_OBUFT[15]_inst_i_2/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X0Y74      LCD_DATA_OBUFT[15]_inst_i_2/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X6Y75      LCD_RESET_reg_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X6Y75      LCD_RESET_reg_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X2Y74      active_writer_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X2Y74      active_writer_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X2Y74      active_writer_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X2Y74      active_writer_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { lcd_clk_pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    lcd_clk_pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            43 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 keyboard/key_valid_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.504ns  (logic 4.070ns (62.575%)  route 2.434ns (37.425%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDCE                         0.000     0.000 r  keyboard/key_valid_reg/C
    SLICE_X3Y70          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  keyboard/key_valid_reg/Q
                         net (fo=1, routed)           2.434     2.890    led_1_OBUF
    C8                   OBUF (Prop_obuf_I_O)         3.614     6.504 r  led_1_OBUF_inst/O
                         net (fo=0)                   0.000     6.504    led_1
    C8                                                                r  led_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/scan_counter_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            keyboard/scan_counter_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.183ns  (logic 2.064ns (39.824%)  route 3.119ns (60.176%))
  Logic Levels:           10  (CARRY4=5 FDCE=1 LUT2=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDCE                         0.000     0.000 r  keyboard/scan_counter_reg[12]/C
    SLICE_X2Y69          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  keyboard/scan_counter_reg[12]/Q
                         net (fo=2, routed)           0.808     1.326    keyboard/scan_counter_reg[12]
    SLICE_X3Y68          LUT4 (Prop_lut4_I1_O)        0.124     1.450 f  keyboard/key_valid_i_3/O
                         net (fo=1, routed)           0.433     1.883    keyboard/key_valid_i_3_n_0
    SLICE_X3Y68          LUT6 (Prop_lut6_I1_O)        0.124     2.007 f  keyboard/key_valid_i_2/O
                         net (fo=1, routed)           0.634     2.642    keyboard/key_valid_i_2_n_0
    SLICE_X3Y69          LUT6 (Prop_lut6_I0_O)        0.124     2.766 f  keyboard/key_valid_i_1/O
                         net (fo=21, routed)          1.243     4.009    keyboard/p_0_in
    SLICE_X2Y66          LUT2 (Prop_lut2_I1_O)        0.124     4.133 r  keyboard/scan_counter[0]_i_3/O
                         net (fo=1, routed)           0.000     4.133    keyboard/scan_counter[0]_i_3_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.509 r  keyboard/scan_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.509    keyboard/scan_counter_reg[0]_i_1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.626 r  keyboard/scan_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.626    keyboard/scan_counter_reg[4]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.743 r  keyboard/scan_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.743    keyboard/scan_counter_reg[8]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.860 r  keyboard/scan_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.860    keyboard/scan_counter_reg[12]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.183 r  keyboard/scan_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.183    keyboard/scan_counter_reg[16]_i_1_n_6
    SLICE_X2Y70          FDCE                                         r  keyboard/scan_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/scan_counter_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            keyboard/scan_counter_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.175ns  (logic 2.056ns (39.731%)  route 3.119ns (60.269%))
  Logic Levels:           10  (CARRY4=5 FDCE=1 LUT2=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDCE                         0.000     0.000 r  keyboard/scan_counter_reg[12]/C
    SLICE_X2Y69          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  keyboard/scan_counter_reg[12]/Q
                         net (fo=2, routed)           0.808     1.326    keyboard/scan_counter_reg[12]
    SLICE_X3Y68          LUT4 (Prop_lut4_I1_O)        0.124     1.450 f  keyboard/key_valid_i_3/O
                         net (fo=1, routed)           0.433     1.883    keyboard/key_valid_i_3_n_0
    SLICE_X3Y68          LUT6 (Prop_lut6_I1_O)        0.124     2.007 f  keyboard/key_valid_i_2/O
                         net (fo=1, routed)           0.634     2.642    keyboard/key_valid_i_2_n_0
    SLICE_X3Y69          LUT6 (Prop_lut6_I0_O)        0.124     2.766 f  keyboard/key_valid_i_1/O
                         net (fo=21, routed)          1.243     4.009    keyboard/p_0_in
    SLICE_X2Y66          LUT2 (Prop_lut2_I1_O)        0.124     4.133 r  keyboard/scan_counter[0]_i_3/O
                         net (fo=1, routed)           0.000     4.133    keyboard/scan_counter[0]_i_3_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.509 r  keyboard/scan_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.509    keyboard/scan_counter_reg[0]_i_1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.626 r  keyboard/scan_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.626    keyboard/scan_counter_reg[4]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.743 r  keyboard/scan_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.743    keyboard/scan_counter_reg[8]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.860 r  keyboard/scan_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.860    keyboard/scan_counter_reg[12]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.175 r  keyboard/scan_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.175    keyboard/scan_counter_reg[16]_i_1_n_4
    SLICE_X2Y70          FDCE                                         r  keyboard/scan_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/scan_counter_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            keyboard/scan_counter_reg[18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.099ns  (logic 1.980ns (38.832%)  route 3.119ns (61.168%))
  Logic Levels:           10  (CARRY4=5 FDCE=1 LUT2=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDCE                         0.000     0.000 r  keyboard/scan_counter_reg[12]/C
    SLICE_X2Y69          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  keyboard/scan_counter_reg[12]/Q
                         net (fo=2, routed)           0.808     1.326    keyboard/scan_counter_reg[12]
    SLICE_X3Y68          LUT4 (Prop_lut4_I1_O)        0.124     1.450 f  keyboard/key_valid_i_3/O
                         net (fo=1, routed)           0.433     1.883    keyboard/key_valid_i_3_n_0
    SLICE_X3Y68          LUT6 (Prop_lut6_I1_O)        0.124     2.007 f  keyboard/key_valid_i_2/O
                         net (fo=1, routed)           0.634     2.642    keyboard/key_valid_i_2_n_0
    SLICE_X3Y69          LUT6 (Prop_lut6_I0_O)        0.124     2.766 f  keyboard/key_valid_i_1/O
                         net (fo=21, routed)          1.243     4.009    keyboard/p_0_in
    SLICE_X2Y66          LUT2 (Prop_lut2_I1_O)        0.124     4.133 r  keyboard/scan_counter[0]_i_3/O
                         net (fo=1, routed)           0.000     4.133    keyboard/scan_counter[0]_i_3_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.509 r  keyboard/scan_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.509    keyboard/scan_counter_reg[0]_i_1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.626 r  keyboard/scan_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.626    keyboard/scan_counter_reg[4]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.743 r  keyboard/scan_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.743    keyboard/scan_counter_reg[8]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.860 r  keyboard/scan_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.860    keyboard/scan_counter_reg[12]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.099 r  keyboard/scan_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.099    keyboard/scan_counter_reg[16]_i_1_n_5
    SLICE_X2Y70          FDCE                                         r  keyboard/scan_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/scan_counter_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            keyboard/scan_counter_reg[16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.079ns  (logic 1.960ns (38.592%)  route 3.119ns (61.408%))
  Logic Levels:           10  (CARRY4=5 FDCE=1 LUT2=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDCE                         0.000     0.000 r  keyboard/scan_counter_reg[12]/C
    SLICE_X2Y69          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  keyboard/scan_counter_reg[12]/Q
                         net (fo=2, routed)           0.808     1.326    keyboard/scan_counter_reg[12]
    SLICE_X3Y68          LUT4 (Prop_lut4_I1_O)        0.124     1.450 f  keyboard/key_valid_i_3/O
                         net (fo=1, routed)           0.433     1.883    keyboard/key_valid_i_3_n_0
    SLICE_X3Y68          LUT6 (Prop_lut6_I1_O)        0.124     2.007 f  keyboard/key_valid_i_2/O
                         net (fo=1, routed)           0.634     2.642    keyboard/key_valid_i_2_n_0
    SLICE_X3Y69          LUT6 (Prop_lut6_I0_O)        0.124     2.766 f  keyboard/key_valid_i_1/O
                         net (fo=21, routed)          1.243     4.009    keyboard/p_0_in
    SLICE_X2Y66          LUT2 (Prop_lut2_I1_O)        0.124     4.133 r  keyboard/scan_counter[0]_i_3/O
                         net (fo=1, routed)           0.000     4.133    keyboard/scan_counter[0]_i_3_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.509 r  keyboard/scan_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.509    keyboard/scan_counter_reg[0]_i_1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.626 r  keyboard/scan_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.626    keyboard/scan_counter_reg[4]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.743 r  keyboard/scan_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.743    keyboard/scan_counter_reg[8]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.860 r  keyboard/scan_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.860    keyboard/scan_counter_reg[12]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.079 r  keyboard/scan_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.079    keyboard/scan_counter_reg[16]_i_1_n_7
    SLICE_X2Y70          FDCE                                         r  keyboard/scan_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/scan_counter_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            keyboard/scan_counter_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.066ns  (logic 1.947ns (38.434%)  route 3.119ns (61.566%))
  Logic Levels:           9  (CARRY4=4 FDCE=1 LUT2=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDCE                         0.000     0.000 r  keyboard/scan_counter_reg[12]/C
    SLICE_X2Y69          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  keyboard/scan_counter_reg[12]/Q
                         net (fo=2, routed)           0.808     1.326    keyboard/scan_counter_reg[12]
    SLICE_X3Y68          LUT4 (Prop_lut4_I1_O)        0.124     1.450 f  keyboard/key_valid_i_3/O
                         net (fo=1, routed)           0.433     1.883    keyboard/key_valid_i_3_n_0
    SLICE_X3Y68          LUT6 (Prop_lut6_I1_O)        0.124     2.007 f  keyboard/key_valid_i_2/O
                         net (fo=1, routed)           0.634     2.642    keyboard/key_valid_i_2_n_0
    SLICE_X3Y69          LUT6 (Prop_lut6_I0_O)        0.124     2.766 f  keyboard/key_valid_i_1/O
                         net (fo=21, routed)          1.243     4.009    keyboard/p_0_in
    SLICE_X2Y66          LUT2 (Prop_lut2_I1_O)        0.124     4.133 r  keyboard/scan_counter[0]_i_3/O
                         net (fo=1, routed)           0.000     4.133    keyboard/scan_counter[0]_i_3_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.509 r  keyboard/scan_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.509    keyboard/scan_counter_reg[0]_i_1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.626 r  keyboard/scan_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.626    keyboard/scan_counter_reg[4]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.743 r  keyboard/scan_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.743    keyboard/scan_counter_reg[8]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.066 r  keyboard/scan_counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.066    keyboard/scan_counter_reg[12]_i_1_n_6
    SLICE_X2Y69          FDCE                                         r  keyboard/scan_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/scan_counter_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            keyboard/scan_counter_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.058ns  (logic 1.939ns (38.337%)  route 3.119ns (61.663%))
  Logic Levels:           9  (CARRY4=4 FDCE=1 LUT2=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDCE                         0.000     0.000 r  keyboard/scan_counter_reg[12]/C
    SLICE_X2Y69          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  keyboard/scan_counter_reg[12]/Q
                         net (fo=2, routed)           0.808     1.326    keyboard/scan_counter_reg[12]
    SLICE_X3Y68          LUT4 (Prop_lut4_I1_O)        0.124     1.450 f  keyboard/key_valid_i_3/O
                         net (fo=1, routed)           0.433     1.883    keyboard/key_valid_i_3_n_0
    SLICE_X3Y68          LUT6 (Prop_lut6_I1_O)        0.124     2.007 f  keyboard/key_valid_i_2/O
                         net (fo=1, routed)           0.634     2.642    keyboard/key_valid_i_2_n_0
    SLICE_X3Y69          LUT6 (Prop_lut6_I0_O)        0.124     2.766 f  keyboard/key_valid_i_1/O
                         net (fo=21, routed)          1.243     4.009    keyboard/p_0_in
    SLICE_X2Y66          LUT2 (Prop_lut2_I1_O)        0.124     4.133 r  keyboard/scan_counter[0]_i_3/O
                         net (fo=1, routed)           0.000     4.133    keyboard/scan_counter[0]_i_3_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.509 r  keyboard/scan_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.509    keyboard/scan_counter_reg[0]_i_1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.626 r  keyboard/scan_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.626    keyboard/scan_counter_reg[4]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.743 r  keyboard/scan_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.743    keyboard/scan_counter_reg[8]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.058 r  keyboard/scan_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.058    keyboard/scan_counter_reg[12]_i_1_n_4
    SLICE_X2Y69          FDCE                                         r  keyboard/scan_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/scan_counter_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            keyboard/scan_counter_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.982ns  (logic 1.863ns (37.396%)  route 3.119ns (62.604%))
  Logic Levels:           9  (CARRY4=4 FDCE=1 LUT2=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDCE                         0.000     0.000 r  keyboard/scan_counter_reg[12]/C
    SLICE_X2Y69          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  keyboard/scan_counter_reg[12]/Q
                         net (fo=2, routed)           0.808     1.326    keyboard/scan_counter_reg[12]
    SLICE_X3Y68          LUT4 (Prop_lut4_I1_O)        0.124     1.450 f  keyboard/key_valid_i_3/O
                         net (fo=1, routed)           0.433     1.883    keyboard/key_valid_i_3_n_0
    SLICE_X3Y68          LUT6 (Prop_lut6_I1_O)        0.124     2.007 f  keyboard/key_valid_i_2/O
                         net (fo=1, routed)           0.634     2.642    keyboard/key_valid_i_2_n_0
    SLICE_X3Y69          LUT6 (Prop_lut6_I0_O)        0.124     2.766 f  keyboard/key_valid_i_1/O
                         net (fo=21, routed)          1.243     4.009    keyboard/p_0_in
    SLICE_X2Y66          LUT2 (Prop_lut2_I1_O)        0.124     4.133 r  keyboard/scan_counter[0]_i_3/O
                         net (fo=1, routed)           0.000     4.133    keyboard/scan_counter[0]_i_3_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.509 r  keyboard/scan_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.509    keyboard/scan_counter_reg[0]_i_1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.626 r  keyboard/scan_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.626    keyboard/scan_counter_reg[4]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.743 r  keyboard/scan_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.743    keyboard/scan_counter_reg[8]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.982 r  keyboard/scan_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.982    keyboard/scan_counter_reg[12]_i_1_n_5
    SLICE_X2Y69          FDCE                                         r  keyboard/scan_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/scan_counter_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            keyboard/scan_counter_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.962ns  (logic 1.843ns (37.144%)  route 3.119ns (62.856%))
  Logic Levels:           9  (CARRY4=4 FDCE=1 LUT2=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDCE                         0.000     0.000 r  keyboard/scan_counter_reg[12]/C
    SLICE_X2Y69          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  keyboard/scan_counter_reg[12]/Q
                         net (fo=2, routed)           0.808     1.326    keyboard/scan_counter_reg[12]
    SLICE_X3Y68          LUT4 (Prop_lut4_I1_O)        0.124     1.450 f  keyboard/key_valid_i_3/O
                         net (fo=1, routed)           0.433     1.883    keyboard/key_valid_i_3_n_0
    SLICE_X3Y68          LUT6 (Prop_lut6_I1_O)        0.124     2.007 f  keyboard/key_valid_i_2/O
                         net (fo=1, routed)           0.634     2.642    keyboard/key_valid_i_2_n_0
    SLICE_X3Y69          LUT6 (Prop_lut6_I0_O)        0.124     2.766 f  keyboard/key_valid_i_1/O
                         net (fo=21, routed)          1.243     4.009    keyboard/p_0_in
    SLICE_X2Y66          LUT2 (Prop_lut2_I1_O)        0.124     4.133 r  keyboard/scan_counter[0]_i_3/O
                         net (fo=1, routed)           0.000     4.133    keyboard/scan_counter[0]_i_3_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.509 r  keyboard/scan_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.509    keyboard/scan_counter_reg[0]_i_1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.626 r  keyboard/scan_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.626    keyboard/scan_counter_reg[4]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.743 r  keyboard/scan_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.743    keyboard/scan_counter_reg[8]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.962 r  keyboard/scan_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.962    keyboard/scan_counter_reg[12]_i_1_n_7
    SLICE_X2Y69          FDCE                                         r  keyboard/scan_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/scan_counter_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            keyboard/scan_counter_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.949ns  (logic 1.830ns (36.978%)  route 3.119ns (63.022%))
  Logic Levels:           8  (CARRY4=3 FDCE=1 LUT2=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDCE                         0.000     0.000 r  keyboard/scan_counter_reg[12]/C
    SLICE_X2Y69          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  keyboard/scan_counter_reg[12]/Q
                         net (fo=2, routed)           0.808     1.326    keyboard/scan_counter_reg[12]
    SLICE_X3Y68          LUT4 (Prop_lut4_I1_O)        0.124     1.450 f  keyboard/key_valid_i_3/O
                         net (fo=1, routed)           0.433     1.883    keyboard/key_valid_i_3_n_0
    SLICE_X3Y68          LUT6 (Prop_lut6_I1_O)        0.124     2.007 f  keyboard/key_valid_i_2/O
                         net (fo=1, routed)           0.634     2.642    keyboard/key_valid_i_2_n_0
    SLICE_X3Y69          LUT6 (Prop_lut6_I0_O)        0.124     2.766 f  keyboard/key_valid_i_1/O
                         net (fo=21, routed)          1.243     4.009    keyboard/p_0_in
    SLICE_X2Y66          LUT2 (Prop_lut2_I1_O)        0.124     4.133 r  keyboard/scan_counter[0]_i_3/O
                         net (fo=1, routed)           0.000     4.133    keyboard/scan_counter[0]_i_3_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.509 r  keyboard/scan_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.509    keyboard/scan_counter_reg[0]_i_1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.626 r  keyboard/scan_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.626    keyboard/scan_counter_reg[4]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.949 r  keyboard/scan_counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.949    keyboard/scan_counter_reg[8]_i_1_n_6
    SLICE_X2Y68          FDCE                                         r  keyboard/scan_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 keyboard/scan_counter_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            keyboard/scan_counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDCE                         0.000     0.000 r  keyboard/scan_counter_reg[3]/C
    SLICE_X2Y66          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  keyboard/scan_counter_reg[3]/Q
                         net (fo=1, routed)           0.137     0.301    keyboard/scan_counter_reg_n_0_[3]
    SLICE_X2Y66          LUT2 (Prop_lut2_I0_O)        0.045     0.346 r  keyboard/scan_counter[0]_i_3/O
                         net (fo=1, routed)           0.000     0.346    keyboard/scan_counter[0]_i_3_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.410 r  keyboard/scan_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.410    keyboard/scan_counter_reg[0]_i_1_n_4
    SLICE_X2Y66          FDCE                                         r  keyboard/scan_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/scan_counter_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            keyboard/scan_counter_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDCE                         0.000     0.000 r  keyboard/scan_counter_reg[11]/C
    SLICE_X2Y68          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  keyboard/scan_counter_reg[11]/Q
                         net (fo=2, routed)           0.148     0.312    keyboard/scan_counter_reg[11]
    SLICE_X2Y68          LUT2 (Prop_lut2_I0_O)        0.045     0.357 r  keyboard/scan_counter[8]_i_2/O
                         net (fo=1, routed)           0.000     0.357    keyboard/scan_counter[8]_i_2_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.421 r  keyboard/scan_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.421    keyboard/scan_counter_reg[8]_i_1_n_4
    SLICE_X2Y68          FDCE                                         r  keyboard/scan_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/scan_counter_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            keyboard/scan_counter_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDCE                         0.000     0.000 r  keyboard/scan_counter_reg[15]/C
    SLICE_X2Y69          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  keyboard/scan_counter_reg[15]/Q
                         net (fo=2, routed)           0.148     0.312    keyboard/scan_counter_reg[15]
    SLICE_X2Y69          LUT5 (Prop_lut5_I0_O)        0.045     0.357 r  keyboard/scan_counter[12]_i_2/O
                         net (fo=1, routed)           0.000     0.357    keyboard/scan_counter[12]_i_2_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.421 r  keyboard/scan_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.421    keyboard/scan_counter_reg[12]_i_1_n_4
    SLICE_X2Y69          FDCE                                         r  keyboard/scan_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/scan_counter_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            keyboard/scan_counter_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDCE                         0.000     0.000 r  keyboard/scan_counter_reg[19]/C
    SLICE_X2Y70          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  keyboard/scan_counter_reg[19]/Q
                         net (fo=3, routed)           0.149     0.313    keyboard/scan_counter_reg[19]
    SLICE_X2Y70          LUT2 (Prop_lut2_I0_O)        0.045     0.358 r  keyboard/scan_counter[16]_i_2/O
                         net (fo=1, routed)           0.000     0.358    keyboard/scan_counter[16]_i_2_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.422 r  keyboard/scan_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.422    keyboard/scan_counter_reg[16]_i_1_n_4
    SLICE_X2Y70          FDCE                                         r  keyboard/scan_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/scan_counter_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            keyboard/scan_counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDCE                         0.000     0.000 r  keyboard/scan_counter_reg[7]/C
    SLICE_X2Y67          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  keyboard/scan_counter_reg[7]/Q
                         net (fo=2, routed)           0.149     0.313    keyboard/scan_counter_reg[7]
    SLICE_X2Y67          LUT2 (Prop_lut2_I0_O)        0.045     0.358 r  keyboard/scan_counter[4]_i_2/O
                         net (fo=1, routed)           0.000     0.358    keyboard/scan_counter[4]_i_2_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.422 r  keyboard/scan_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.422    keyboard/scan_counter_reg[4]_i_1_n_4
    SLICE_X2Y67          FDCE                                         r  keyboard/scan_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/scan_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            keyboard/scan_counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDCE                         0.000     0.000 r  keyboard/scan_counter_reg[0]/C
    SLICE_X2Y66          FDCE (Prop_fdce_C_Q)         0.164     0.164 f  keyboard/scan_counter_reg[0]/Q
                         net (fo=2, routed)           0.163     0.327    keyboard/scan_counter_reg_n_0_[0]
    SLICE_X2Y66          LUT2 (Prop_lut2_I0_O)        0.045     0.372 r  keyboard/scan_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     0.372    keyboard/scan_counter[0]_i_6_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.442 r  keyboard/scan_counter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.442    keyboard/scan_counter_reg[0]_i_1_n_7
    SLICE_X2Y66          FDCE                                         r  keyboard/scan_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/scan_counter_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            keyboard/scan_counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDCE                         0.000     0.000 r  keyboard/scan_counter_reg[4]/C
    SLICE_X2Y67          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  keyboard/scan_counter_reg[4]/Q
                         net (fo=1, routed)           0.163     0.327    keyboard/scan_counter_reg_n_0_[4]
    SLICE_X2Y67          LUT2 (Prop_lut2_I0_O)        0.045     0.372 r  keyboard/scan_counter[4]_i_5/O
                         net (fo=1, routed)           0.000     0.372    keyboard/scan_counter[4]_i_5_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.442 r  keyboard/scan_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.442    keyboard/scan_counter_reg[4]_i_1_n_7
    SLICE_X2Y67          FDCE                                         r  keyboard/scan_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/scan_counter_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            keyboard/scan_counter_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.454ns  (logic 0.279ns (61.421%)  route 0.175ns (38.579%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDCE                         0.000     0.000 r  keyboard/scan_counter_reg[12]/C
    SLICE_X2Y69          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  keyboard/scan_counter_reg[12]/Q
                         net (fo=2, routed)           0.175     0.339    keyboard/scan_counter_reg[12]
    SLICE_X2Y69          LUT2 (Prop_lut2_I0_O)        0.045     0.384 r  keyboard/scan_counter[12]_i_5/O
                         net (fo=1, routed)           0.000     0.384    keyboard/scan_counter[12]_i_5_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.454 r  keyboard/scan_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.454    keyboard/scan_counter_reg[12]_i_1_n_7
    SLICE_X2Y69          FDCE                                         r  keyboard/scan_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/scan_counter_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            keyboard/scan_counter_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.454ns  (logic 0.279ns (61.421%)  route 0.175ns (38.579%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDCE                         0.000     0.000 r  keyboard/scan_counter_reg[16]/C
    SLICE_X2Y70          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  keyboard/scan_counter_reg[16]/Q
                         net (fo=3, routed)           0.175     0.339    keyboard/scan_counter_reg[16]
    SLICE_X2Y70          LUT2 (Prop_lut2_I0_O)        0.045     0.384 r  keyboard/scan_counter[16]_i_5/O
                         net (fo=1, routed)           0.000     0.384    keyboard/scan_counter[16]_i_5_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.454 r  keyboard/scan_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.454    keyboard/scan_counter_reg[16]_i_1_n_7
    SLICE_X2Y70          FDCE                                         r  keyboard/scan_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/scan_counter_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            keyboard/scan_counter_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.454ns  (logic 0.279ns (61.421%)  route 0.175ns (38.579%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDCE                         0.000     0.000 r  keyboard/scan_counter_reg[8]/C
    SLICE_X2Y68          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  keyboard/scan_counter_reg[8]/Q
                         net (fo=2, routed)           0.175     0.339    keyboard/scan_counter_reg[8]
    SLICE_X2Y68          LUT2 (Prop_lut2_I0_O)        0.045     0.384 r  keyboard/scan_counter[8]_i_5/O
                         net (fo=1, routed)           0.000     0.384    keyboard/scan_counter[8]_i_5_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.454 r  keyboard/scan_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.454    keyboard/scan_counter_reg[8]_i_1_n_7
    SLICE_X2Y68          FDCE                                         r  keyboard/scan_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            lcd_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.257ns  (logic 3.686ns (44.648%)  route 4.570ns (55.352%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.000     8.000 f  
    R2                   IBUF                         0.000     8.000 f  clk_IBUF_inst/O
                         net (fo=22, routed)          1.233     9.233    lcd_clk_pll/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     2.272 f  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.934    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.030 f  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         2.909     6.938    lcd_clk_OBUF
    D14                  OBUF (Prop_obuf_I_O)         3.590    10.529 f  lcd_clk_OBUF_inst/O
                         net (fo=0)                   0.000    10.529    lcd_clk
    D14                                                               f  lcd_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 active_writer_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_CS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.206ns  (logic 4.373ns (53.287%)  route 3.833ns (46.713%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.606    -2.364    lcd_clk_OBUF
    SLICE_X2Y74          FDCE                                         r  active_writer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDCE (Prop_fdce_C_Q)         0.518    -1.846 r  active_writer_reg[1]/Q
                         net (fo=22, routed)          1.509    -0.338    cmd_writer/LCD_CS
    SLICE_X2Y77          LUT6 (Prop_lut6_I3_O)        0.124    -0.214 r  cmd_writer/LCD_CS_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.466     0.252    cmd_writer/LCD_CS_OBUF_inst_i_2_n_0
    SLICE_X2Y77          LUT5 (Prop_lut5_I0_O)        0.124     0.376 r  cmd_writer/LCD_CS_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.859     2.235    LCD_CS_OBUF
    A13                  OBUF (Prop_obuf_I_O)         3.607     5.841 r  LCD_CS_OBUF_inst/O
                         net (fo=0)                   0.000     5.841    LCD_CS
    A13                                                               r  LCD_CS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 active_writer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_DATA[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.087ns  (logic 4.084ns (50.496%)  route 4.004ns (49.504%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.608    -2.362    lcd_clk_OBUF
    SLICE_X2Y73          FDCE                                         r  active_writer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDCE (Prop_fdce_C_Q)         0.518    -1.844 f  active_writer_reg[2]/Q
                         net (fo=22, routed)          4.004     2.159    LCD_DATA_TRI[0]
    F15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.566     5.725 r  LCD_DATA_OBUFT[13]_inst/O
                         net (fo=0)                   0.000     5.725    LCD_DATA[13]
    F15                                                               r  LCD_DATA[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 active_writer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_DATA[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.951ns  (logic 4.088ns (51.411%)  route 3.863ns (48.589%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.608    -2.362    lcd_clk_OBUF
    SLICE_X2Y73          FDCE                                         r  active_writer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDCE (Prop_fdce_C_Q)         0.518    -1.844 f  active_writer_reg[2]/Q
                         net (fo=22, routed)          3.863     2.019    LCD_DATA_TRI[0]
    G16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.570     5.589 r  LCD_DATA_OBUFT[8]_inst/O
                         net (fo=0)                   0.000     5.589    LCD_DATA[8]
    G16                                                               r  LCD_DATA[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 active_writer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_DATA[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.915ns  (logic 4.219ns (53.311%)  route 3.695ns (46.689%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.606    -2.364    lcd_clk_OBUF
    SLICE_X2Y74          FDCE                                         r  active_writer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDCE (Prop_fdce_C_Q)         0.518    -1.846 r  active_writer_reg[0]/Q
                         net (fo=22, routed)          1.601    -0.245    cmd_writer/LCD_CS_0
    SLICE_X1Y77          LUT4 (Prop_lut4_I1_O)        0.124    -0.121 r  cmd_writer/LCD_DATA_OBUFT[12]_inst_i_1/O
                         net (fo=1, routed)           2.094     1.973    LCD_DATA_OBUF[12]
    C18                  OBUFT (Prop_obuft_I_O)       3.577     5.550 r  LCD_DATA_OBUFT[12]_inst/O
                         net (fo=0)                   0.000     5.550    LCD_DATA[12]
    C18                                                               r  LCD_DATA[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 active_writer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_DATA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.854ns  (logic 4.253ns (54.150%)  route 3.601ns (45.850%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.606    -2.364    lcd_clk_OBUF
    SLICE_X2Y74          FDCE                                         r  active_writer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDCE (Prop_fdce_C_Q)         0.518    -1.846 r  active_writer_reg[0]/Q
                         net (fo=22, routed)          1.739    -0.107    cmd_writer/LCD_CS_0
    SLICE_X1Y78          LUT4 (Prop_lut4_I1_O)        0.124     0.017 r  cmd_writer/LCD_DATA_OBUFT[1]_inst_i_1/O
                         net (fo=1, routed)           1.862     1.879    LCD_DATA_OBUF[1]
    A14                  OBUFT (Prop_obuft_I_O)       3.611     5.490 r  LCD_DATA_OBUFT[1]_inst/O
                         net (fo=0)                   0.000     5.490    LCD_DATA[1]
    A14                                                               r  LCD_DATA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 active_writer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_DATA[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.800ns  (logic 4.087ns (52.395%)  route 3.713ns (47.605%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.608    -2.362    lcd_clk_OBUF
    SLICE_X2Y73          FDCE                                         r  active_writer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDCE (Prop_fdce_C_Q)         0.518    -1.844 f  active_writer_reg[2]/Q
                         net (fo=22, routed)          3.713     1.869    LCD_DATA_TRI[0]
    H16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.569     5.438 r  LCD_DATA_OBUFT[10]_inst/O
                         net (fo=0)                   0.000     5.438    LCD_DATA[10]
    H16                                                               r  LCD_DATA[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 active_writer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_DATA[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.743ns  (logic 4.208ns (54.340%)  route 3.536ns (45.660%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.606    -2.364    lcd_clk_OBUF
    SLICE_X2Y74          FDCE                                         r  active_writer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDCE (Prop_fdce_C_Q)         0.518    -1.846 r  active_writer_reg[0]/Q
                         net (fo=22, routed)          1.429    -0.417    cmd_writer/LCD_CS_0
    SLICE_X0Y77          LUT4 (Prop_lut4_I1_O)        0.124    -0.293 r  cmd_writer/LCD_DATA_OBUFT[14]_inst_i_1/O
                         net (fo=1, routed)           2.107     1.813    LCD_DATA_OBUF[14]
    E17                  OBUFT (Prop_obuft_I_O)       3.566     5.379 r  LCD_DATA_OBUFT[14]_inst/O
                         net (fo=0)                   0.000     5.379    LCD_DATA[14]
    E17                                                               r  LCD_DATA[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 active_writer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_DATA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.727ns  (logic 4.225ns (54.681%)  route 3.502ns (45.319%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.606    -2.364    lcd_clk_OBUF
    SLICE_X2Y74          FDCE                                         r  active_writer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDCE (Prop_fdce_C_Q)         0.518    -1.846 r  active_writer_reg[0]/Q
                         net (fo=22, routed)          1.599    -0.247    cmd_writer/LCD_CS_0
    SLICE_X1Y77          LUT4 (Prop_lut4_I1_O)        0.124    -0.123 r  cmd_writer/LCD_DATA_OBUFT[0]_inst_i_1/O
                         net (fo=1, routed)           1.903     1.780    LCD_DATA_OBUF[0]
    B16                  OBUFT (Prop_obuft_I_O)       3.583     5.363 r  LCD_DATA_OBUFT[0]_inst/O
                         net (fo=0)                   0.000     5.363    LCD_DATA[0]
    B16                                                               r  LCD_DATA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 active_writer_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_DATA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.703ns  (logic 4.227ns (54.882%)  route 3.475ns (45.118%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.606    -2.364    lcd_clk_OBUF
    SLICE_X2Y74          FDCE                                         r  active_writer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDCE (Prop_fdce_C_Q)         0.518    -1.846 r  active_writer_reg[1]/Q
                         net (fo=22, routed)          1.528    -0.318    cmd_writer/LCD_CS
    SLICE_X0Y78          LUT4 (Prop_lut4_I2_O)        0.124    -0.194 r  cmd_writer/LCD_DATA_OBUFT[2]_inst_i_1/O
                         net (fo=1, routed)           1.947     1.753    LCD_DATA_OBUF[2]
    B17                  OBUFT (Prop_obuft_I_O)       3.585     5.339 r  LCD_DATA_OBUFT[2]_inst/O
                         net (fo=0)                   0.000     5.339    LCD_DATA[2]
    B17                                                               r  LCD_DATA[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            lcd_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.537ns  (logic 1.317ns (51.899%)  route 1.220ns (48.101%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    lcd_clk_pll/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.734    -0.673    lcd_clk_OBUF
    D14                  OBUF (Prop_obuf_I_O)         1.291     0.618 r  lcd_clk_OBUF_inst/O
                         net (fo=0)                   0.000     0.618    lcd_clk
    D14                                                               r  lcd_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 active_writer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_DATA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.766ns  (logic 0.988ns (55.944%)  route 0.778ns (44.056%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.581    -0.827    lcd_clk_OBUF
    SLICE_X2Y73          FDCE                                         r  active_writer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDCE (Prop_fdce_C_Q)         0.164    -0.663 r  active_writer_reg[2]/Q
                         net (fo=22, routed)          0.778     0.115    LCD_DATA_TRI[0]
    E15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.939 r  LCD_DATA_OBUFT[6]_inst/O
                         net (fo=0)                   0.000     0.939    LCD_DATA[6]
    E15                                                               r  LCD_DATA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 active_writer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_DATA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.824ns  (logic 0.988ns (54.152%)  route 0.836ns (45.848%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.581    -0.827    lcd_clk_OBUF
    SLICE_X2Y73          FDCE                                         r  active_writer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDCE (Prop_fdce_C_Q)         0.164    -0.663 r  active_writer_reg[2]/Q
                         net (fo=22, routed)          0.836     0.174    LCD_DATA_TRI[0]
    D15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.998 r  LCD_DATA_OBUFT[4]_inst/O
                         net (fo=0)                   0.000     0.998    LCD_DATA[4]
    D15                                                               r  LCD_DATA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_RESET_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_RESET
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.845ns  (logic 1.438ns (77.904%)  route 0.408ns (22.096%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.578    -0.830    lcd_clk_OBUF
    SLICE_X6Y75          FDCE                                         r  LCD_RESET_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y75          FDCE (Prop_fdce_C_Q)         0.164    -0.666 r  LCD_RESET_reg_reg/Q
                         net (fo=1, routed)           0.408    -0.258    LCD_RESET_OBUF
    C14                  OBUF (Prop_obuf_I_O)         1.274     1.016 r  LCD_RESET_OBUF_inst/O
                         net (fo=0)                   0.000     1.016    LCD_RESET
    C14                                                               r  LCD_RESET (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 active_writer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_DATA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.884ns  (logic 0.988ns (52.429%)  route 0.896ns (47.571%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.581    -0.827    lcd_clk_OBUF
    SLICE_X2Y73          FDCE                                         r  active_writer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDCE (Prop_fdce_C_Q)         0.164    -0.663 r  active_writer_reg[2]/Q
                         net (fo=22, routed)          0.896     0.234    LCD_DATA_TRI[0]
    A15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.058 r  LCD_DATA_OBUFT[3]_inst/O
                         net (fo=0)                   0.000     1.058    LCD_DATA[3]
    A15                                                               r  LCD_DATA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 active_writer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_DATA[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.887ns  (logic 0.988ns (52.347%)  route 0.899ns (47.653%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.581    -0.827    lcd_clk_OBUF
    SLICE_X2Y73          FDCE                                         r  active_writer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDCE (Prop_fdce_C_Q)         0.164    -0.663 r  active_writer_reg[2]/Q
                         net (fo=22, routed)          0.899     0.237    LCD_DATA_TRI[0]
    E16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.061 r  LCD_DATA_OBUFT[11]_inst/O
                         net (fo=0)                   0.000     1.061    LCD_DATA[11]
    E16                                                               r  LCD_DATA[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_BL_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_BL
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.929ns  (logic 1.397ns (72.404%)  route 0.532ns (27.596%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.578    -0.830    lcd_clk_OBUF
    SLICE_X4Y74          FDCE                                         r  LCD_BL_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y74          FDCE (Prop_fdce_C_Q)         0.141    -0.689 r  LCD_BL_reg_reg/Q
                         net (fo=1, routed)           0.532    -0.156    LCD_BL_OBUF
    G15                  OBUF (Prop_obuf_I_O)         1.256     1.099 r  LCD_BL_OBUF_inst/O
                         net (fo=0)                   0.000     1.099    LCD_BL
    G15                                                               r  LCD_BL (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 active_writer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_DATA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.950ns  (logic 0.988ns (50.674%)  route 0.962ns (49.326%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.581    -0.827    lcd_clk_OBUF
    SLICE_X2Y73          FDCE                                         r  active_writer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDCE (Prop_fdce_C_Q)         0.164    -0.663 r  active_writer_reg[2]/Q
                         net (fo=22, routed)          0.962     0.299    LCD_DATA_TRI[0]
    A14                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.123 r  LCD_DATA_OBUFT[1]_inst/O
                         net (fo=0)                   0.000     1.123    LCD_DATA[1]
    A14                                                               r  LCD_DATA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 active_writer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_DATA[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.950ns  (logic 0.988ns (50.659%)  route 0.962ns (49.341%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.581    -0.827    lcd_clk_OBUF
    SLICE_X2Y73          FDCE                                         r  active_writer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDCE (Prop_fdce_C_Q)         0.164    -0.663 r  active_writer_reg[2]/Q
                         net (fo=22, routed)          0.962     0.300    LCD_DATA_TRI[0]
    D16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.124 r  LCD_DATA_OBUFT[9]_inst/O
                         net (fo=0)                   0.000     1.124    LCD_DATA[9]
    D16                                                               r  LCD_DATA[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cmd_data_writer/LCD_WR_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_WR
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.959ns  (logic 1.514ns (77.269%)  route 0.445ns (22.731%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.583    -0.825    cmd_data_writer/clk_out1
    SLICE_X2Y78          FDPE                                         r  cmd_data_writer/LCD_WR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDPE (Prop_fdpe_C_Q)         0.164    -0.661 r  cmd_data_writer/LCD_WR_reg/Q
                         net (fo=2, routed)           0.113    -0.548    cmd_ndata_writer/LCD_WR_1
    SLICE_X0Y77          LUT6 (Prop_lut6_I2_O)        0.045    -0.503 r  cmd_ndata_writer/LCD_WR_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.333    -0.170    LCD_WR_OBUF
    C13                  OBUF (Prop_obuf_I_O)         1.305     1.134 r  LCD_WR_OBUF_inst/O
                         net (fo=0)                   0.000     1.134    LCD_WR
    C13                                                               r  LCD_WR (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd_clk_pll/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lcd_clk_pll/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    R2                   IBUF                         0.000    10.000 f  clk_IBUF_inst/O
                         net (fo=22, routed)          0.480    10.480    lcd_clk_pll/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     7.338 f  lcd_clk_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     7.867    lcd_clk_pll/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.896 f  lcd_clk_pll/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     8.713    lcd_clk_pll/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  lcd_clk_pll/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd_clk_pll/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lcd_clk_pll/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.130ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.162     1.162    lcd_clk_pll/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -6.056 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -4.474    lcd_clk_pll/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  lcd_clk_pll/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -2.926    lcd_clk_pll/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  lcd_clk_pll/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           208 Endpoints
Min Delay           208 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            cmd_data_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.515ns  (logic 1.625ns (21.624%)  route 5.890ns (78.376%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.888ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.888ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           1.655     3.156    cmd_ndata_writer/reset_n_IBUF
    SLICE_X0Y65          LUT1 (Prop_lut1_I0_O)        0.124     3.280 f  cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=171, routed)         4.235     7.515    cmd_ndata_writer_n_1
    SLICE_X5Y79          FDCE                                         f  cmd_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.162     1.162    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.496    -2.888    lcd_clk_OBUF
    SLICE_X5Y79          FDCE                                         r  cmd_data_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            cmd_data_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.515ns  (logic 1.625ns (21.624%)  route 5.890ns (78.376%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.888ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.888ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           1.655     3.156    cmd_ndata_writer/reset_n_IBUF
    SLICE_X0Y65          LUT1 (Prop_lut1_I0_O)        0.124     3.280 f  cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=171, routed)         4.235     7.515    cmd_ndata_writer_n_1
    SLICE_X5Y79          FDCE                                         f  cmd_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.162     1.162    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.496    -2.888    lcd_clk_OBUF
    SLICE_X5Y79          FDCE                                         r  cmd_data_reg[5]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            init_rom_addr_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.351ns  (logic 1.625ns (22.106%)  route 5.726ns (77.894%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.958ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           1.655     3.156    cmd_ndata_writer/reset_n_IBUF
    SLICE_X0Y65          LUT1 (Prop_lut1_I0_O)        0.124     3.280 f  cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=171, routed)         4.071     7.351    cmd_ndata_writer_n_1
    SLICE_X11Y76         FDCE                                         f  init_rom_addr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.162     1.162    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.426    -2.958    lcd_clk_OBUF
    SLICE_X11Y76         FDCE                                         r  init_rom_addr_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            init_rom_addr_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.351ns  (logic 1.625ns (22.106%)  route 5.726ns (77.894%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.958ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           1.655     3.156    cmd_ndata_writer/reset_n_IBUF
    SLICE_X0Y65          LUT1 (Prop_lut1_I0_O)        0.124     3.280 f  cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=171, routed)         4.071     7.351    cmd_ndata_writer_n_1
    SLICE_X11Y76         FDCE                                         f  init_rom_addr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.162     1.162    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.426    -2.958    lcd_clk_OBUF
    SLICE_X11Y76         FDCE                                         r  init_rom_addr_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            init_rom_addr_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.351ns  (logic 1.625ns (22.106%)  route 5.726ns (77.894%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.958ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           1.655     3.156    cmd_ndata_writer/reset_n_IBUF
    SLICE_X0Y65          LUT1 (Prop_lut1_I0_O)        0.124     3.280 f  cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=171, routed)         4.071     7.351    cmd_ndata_writer_n_1
    SLICE_X10Y76         FDCE                                         f  init_rom_addr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.162     1.162    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.426    -2.958    lcd_clk_OBUF
    SLICE_X10Y76         FDCE                                         r  init_rom_addr_reg[5]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            init_rom_addr_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.351ns  (logic 1.625ns (22.106%)  route 5.726ns (77.894%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.958ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           1.655     3.156    cmd_ndata_writer/reset_n_IBUF
    SLICE_X0Y65          LUT1 (Prop_lut1_I0_O)        0.124     3.280 f  cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=171, routed)         4.071     7.351    cmd_ndata_writer_n_1
    SLICE_X11Y76         FDCE                                         f  init_rom_addr_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.162     1.162    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.426    -2.958    lcd_clk_OBUF
    SLICE_X11Y76         FDCE                                         r  init_rom_addr_reg[7]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            init_rom_addr_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.351ns  (logic 1.625ns (22.106%)  route 5.726ns (77.894%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.958ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           1.655     3.156    cmd_ndata_writer/reset_n_IBUF
    SLICE_X0Y65          LUT1 (Prop_lut1_I0_O)        0.124     3.280 f  cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=171, routed)         4.071     7.351    cmd_ndata_writer_n_1
    SLICE_X10Y76         FDCE                                         f  init_rom_addr_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.162     1.162    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.426    -2.958    lcd_clk_OBUF
    SLICE_X10Y76         FDCE                                         r  init_rom_addr_reg[9]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            init_rom_addr_reg_rep[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.351ns  (logic 1.625ns (22.106%)  route 5.726ns (77.894%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.958ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           1.655     3.156    cmd_ndata_writer/reset_n_IBUF
    SLICE_X0Y65          LUT1 (Prop_lut1_I0_O)        0.124     3.280 f  cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=171, routed)         4.071     7.351    cmd_ndata_writer_n_1
    SLICE_X11Y76         FDCE                                         f  init_rom_addr_reg_rep[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.162     1.162    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.426    -2.958    lcd_clk_OBUF
    SLICE_X11Y76         FDCE                                         r  init_rom_addr_reg_rep[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            init_rom_addr_reg_rep[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.351ns  (logic 1.625ns (22.106%)  route 5.726ns (77.894%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.958ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           1.655     3.156    cmd_ndata_writer/reset_n_IBUF
    SLICE_X0Y65          LUT1 (Prop_lut1_I0_O)        0.124     3.280 f  cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=171, routed)         4.071     7.351    cmd_ndata_writer_n_1
    SLICE_X11Y76         FDCE                                         f  init_rom_addr_reg_rep[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.162     1.162    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.426    -2.958    lcd_clk_OBUF
    SLICE_X11Y76         FDCE                                         r  init_rom_addr_reg_rep[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            init_rom_addr_reg_rep[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.351ns  (logic 1.625ns (22.106%)  route 5.726ns (77.894%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.958ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           1.655     3.156    cmd_ndata_writer/reset_n_IBUF
    SLICE_X0Y65          LUT1 (Prop_lut1_I0_O)        0.124     3.280 f  cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=171, routed)         4.071     7.351    cmd_ndata_writer_n_1
    SLICE_X10Y76         FDCE                                         f  init_rom_addr_reg_rep[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.162     1.162    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.426    -2.958    lcd_clk_OBUF
    SLICE_X10Y76         FDCE                                         r  init_rom_addr_reg_rep[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            fillcolor_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.070ns  (logic 0.314ns (29.317%)  route 0.756ns (70.683%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.256ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           0.756     1.025    reset_n_IBUF
    SLICE_X2Y75          LUT6 (Prop_lut6_I4_O)        0.045     1.070 r  fillcolor[9]_i_1/O
                         net (fo=1, routed)           0.000     1.070    fillcolor[9]_i_1_n_0
    SLICE_X2Y75          FDRE                                         r  fillcolor_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.847    -1.256    lcd_clk_OBUF
    SLICE_X2Y75          FDRE                                         r  fillcolor_reg[9]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            fillcolor_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.117ns  (logic 0.314ns (28.096%)  route 0.803ns (71.904%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.256ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           0.803     1.072    reset_n_IBUF
    SLICE_X2Y75          LUT6 (Prop_lut6_I4_O)        0.045     1.117 r  fillcolor[15]_i_1/O
                         net (fo=1, routed)           0.000     1.117    fillcolor[15]_i_1_n_0
    SLICE_X2Y75          FDRE                                         r  fillcolor_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.847    -1.256    lcd_clk_OBUF
    SLICE_X2Y75          FDRE                                         r  fillcolor_reg[15]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            cmd_ndata_writer/data_count_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.160ns  (logic 0.314ns (27.041%)  route 0.847ns (72.959%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.247ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           0.655     0.924    cmd_ndata_writer/reset_n_IBUF
    SLICE_X0Y65          LUT1 (Prop_lut1_I0_O)        0.045     0.969 f  cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=171, routed)         0.192     1.160    cmd_ndata_writer/reset_n
    SLICE_X0Y66          FDCE                                         f  cmd_ndata_writer/data_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.856    -1.247    cmd_ndata_writer/clk_out1
    SLICE_X0Y66          FDCE                                         r  cmd_ndata_writer/data_count_reg[6]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            cmd_ndata_writer/data_count_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.160ns  (logic 0.314ns (27.041%)  route 0.847ns (72.959%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.247ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           0.655     0.924    cmd_ndata_writer/reset_n_IBUF
    SLICE_X0Y65          LUT1 (Prop_lut1_I0_O)        0.045     0.969 f  cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=171, routed)         0.192     1.160    cmd_ndata_writer/reset_n
    SLICE_X0Y66          FDCE                                         f  cmd_ndata_writer/data_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.856    -1.247    cmd_ndata_writer/clk_out1
    SLICE_X0Y66          FDCE                                         r  cmd_ndata_writer/data_count_reg[7]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            cmd_ndata_writer/data_count_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.160ns  (logic 0.314ns (27.041%)  route 0.847ns (72.959%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.247ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           0.655     0.924    cmd_ndata_writer/reset_n_IBUF
    SLICE_X0Y65          LUT1 (Prop_lut1_I0_O)        0.045     0.969 f  cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=171, routed)         0.192     1.160    cmd_ndata_writer/reset_n
    SLICE_X0Y66          FDCE                                         f  cmd_ndata_writer/data_count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.856    -1.247    cmd_ndata_writer/clk_out1
    SLICE_X0Y66          FDCE                                         r  cmd_ndata_writer/data_count_reg[8]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            cmd_ndata_writer/data_count_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.160ns  (logic 0.314ns (27.041%)  route 0.847ns (72.959%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.247ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           0.655     0.924    cmd_ndata_writer/reset_n_IBUF
    SLICE_X0Y65          LUT1 (Prop_lut1_I0_O)        0.045     0.969 f  cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=171, routed)         0.192     1.160    cmd_ndata_writer/reset_n
    SLICE_X0Y66          FDCE                                         f  cmd_ndata_writer/data_count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.856    -1.247    cmd_ndata_writer/clk_out1
    SLICE_X0Y66          FDCE                                         r  cmd_ndata_writer/data_count_reg[9]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            cmd_ndata_writer/data_count_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.274ns  (logic 0.314ns (24.622%)  route 0.961ns (75.378%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.248ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           0.655     0.924    cmd_ndata_writer/reset_n_IBUF
    SLICE_X0Y65          LUT1 (Prop_lut1_I0_O)        0.045     0.969 f  cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=171, routed)         0.306     1.274    cmd_ndata_writer/reset_n
    SLICE_X1Y67          FDCE                                         f  cmd_ndata_writer/data_count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.855    -1.248    cmd_ndata_writer/clk_out1
    SLICE_X1Y67          FDCE                                         r  cmd_ndata_writer/data_count_reg[13]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            cmd_ndata_writer/data_count_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.279ns  (logic 0.314ns (24.538%)  route 0.965ns (75.462%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.248ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           0.655     0.924    cmd_ndata_writer/reset_n_IBUF
    SLICE_X0Y65          LUT1 (Prop_lut1_I0_O)        0.045     0.969 f  cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=171, routed)         0.310     1.279    cmd_ndata_writer/reset_n
    SLICE_X0Y67          FDCE                                         f  cmd_ndata_writer/data_count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.855    -1.248    cmd_ndata_writer/clk_out1
    SLICE_X0Y67          FDCE                                         r  cmd_ndata_writer/data_count_reg[10]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            cmd_ndata_writer/data_count_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.279ns  (logic 0.314ns (24.538%)  route 0.965ns (75.462%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.248ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           0.655     0.924    cmd_ndata_writer/reset_n_IBUF
    SLICE_X0Y65          LUT1 (Prop_lut1_I0_O)        0.045     0.969 f  cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=171, routed)         0.310     1.279    cmd_ndata_writer/reset_n
    SLICE_X0Y67          FDCE                                         f  cmd_ndata_writer/data_count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.855    -1.248    cmd_ndata_writer/clk_out1
    SLICE_X0Y67          FDCE                                         r  cmd_ndata_writer/data_count_reg[11]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            cmd_ndata_writer/data_count_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.279ns  (logic 0.314ns (24.538%)  route 0.965ns (75.462%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.248ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           0.655     0.924    cmd_ndata_writer/reset_n_IBUF
    SLICE_X0Y65          LUT1 (Prop_lut1_I0_O)        0.045     0.969 f  cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=171, routed)         0.310     1.279    cmd_ndata_writer/reset_n
    SLICE_X0Y67          FDCE                                         f  cmd_ndata_writer/data_count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.855    -1.248    cmd_ndata_writer/clk_out1
    SLICE_X0Y67          FDCE                                         r  cmd_ndata_writer/data_count_reg[12]/C





