$date
	Thu Nov 21 23:17:58 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_dec_counter $end
$var wire 4 ! p_count [3:0] $end
$var reg 1 " p_clk $end
$var reg 1 # p_reset $end
$scope module counter $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var reg 4 $ count [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $
1#
0"
bx !
$end
#50
b0 !
b0 $
0#
1"
#100
0"
#150
b1 !
b1 $
1"
#200
0"
#250
b10 !
b10 $
1"
#300
0"
#350
b11 !
b11 $
1"
#400
0"
#450
b100 !
b100 $
1"
#500
0"
#550
b101 !
b101 $
1"
#600
0"
#650
b110 !
b110 $
1"
#700
0"
#750
b111 !
b111 $
1"
#800
0"
#850
b1000 !
b1000 $
1"
#900
0"
#950
b1001 !
b1001 $
1"
#1000
0"
#1050
b0 !
b0 $
1"
#1100
0"
#1150
b1 !
b1 $
1"
#1200
0"
#1250
b0 !
b0 $
1"
1#
#1300
0"
0#
#1350
b1 !
b1 $
1"
#1400
0"
#1450
b10 !
b10 $
1"
#1500
0"
#1550
b11 !
b11 $
1"
#1600
0"
#1650
b100 !
b100 $
1"
#1700
0"
#1750
b101 !
b101 $
1"
#1800
0"
