.device LFE5U-85F

.comment Part: LFE5U-85F-6CABGA381
.sysconfig COMPRESS_CONFIG ON
.sysconfig CONFIG_IOVOLTAGE 3.3
.sysconfig MCCLK_FREQ 62

.tile CIB_R10C2:CIB_DSP
arc: N3_V06N0103 S3_V06N0103

.tile CIB_R10C3:CIB_DSP
arc: N1_V02N0001 E1_H02W0001

.tile CIB_R10C3:PVT_COUNT2
unknown: F2B0
unknown: F3B0
unknown: F5B0
unknown: F11B0
unknown: F13B0

.tile CIB_R10C4:CIB_DSP
arc: N1_V01N0001 S3_V06N0003

.tile CIB_R10C5:CIB_DSP
arc: N1_V02N0001 S3_V06N0003
arc: N3_V06N0003 S3_V06N0003
arc: W1_H02W0001 S3_V06N0003

.tile CIB_R10C8:CIB_DSP
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0203 S3_V06N0203

.tile CIB_R11C1:CIB_LR
arc: N3_V06N0203 S3_V06N0203
arc: S3_V06S0303 JF5

.tile CIB_R13C125:CIB_LR
arc: S3_V06S0003 N3_V06S0303

.tile CIB_R17C125:CIB_LR
arc: JA0 W1_H02E0701
enum: CIB.JB0MUX 0

.tile CIB_R17C1:CIB_LR
arc: E3_H06E0303 N3_V06S0303
arc: N3_V06N0203 S3_V06N0203

.tile CIB_R19C125:CIB_LR
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0301 W1_H02E0301

.tile CIB_R1C101:CIB
arc: E3_H06E0003 W3_H06E0303

.tile CIB_R1C102:CIB
arc: E3_H06E0003 W3_H06E0303

.tile CIB_R1C107:CIB
arc: E3_H06E0003 W3_H06E0003

.tile CIB_R1C108:CIB
arc: E3_H06E0103 W3_H06E0003

.tile CIB_R1C10:CIB
arc: E1_H02E0601 W1_H02E0301

.tile CIB_R1C113:CIB
arc: E3_H06E0103 W3_H06E0003

.tile CIB_R1C114:CIB
arc: E3_H06E0203 W3_H06E0103

.tile CIB_R1C119:CIB
arc: E3_H06E0203 W3_H06E0103

.tile CIB_R1C11:CIB
arc: E3_H06E0003 JQ0
arc: JA0 W1_H02E0501
enum: CIB.JB0MUX 0

.tile CIB_R1C120:CIB
arc: E3_H06E0203 W3_H06E0203

.tile CIB_R1C123:CIB
arc: S3_V06S0203 H06E0203

.tile CIB_R1C125:CIB_LR_S
arc: S3_V06S0203 W3_H06E0203

.tile CIB_R1C12:CIB
arc: E3_H06E0003 JQ0
arc: H00R0000 W1_H02E0601
arc: JA0 H00R0000
enum: CIB.JB0MUX 0

.tile CIB_R1C16:CIB
arc: JA0 V02N0501
enum: CIB.JB0MUX 0

.tile CIB_R1C17:CIB
arc: E3_H06E0103 W3_H06E0003

.tile CIB_R1C18:CIB
arc: E3_H06E0003 W3_H06E0003

.tile CIB_R1C23:CIB
arc: E3_H06E0203 W3_H06E0103

.tile CIB_R1C24:CIB
arc: E3_H06E0003 W3_H06E0003

.tile CIB_R1C29:CIB
arc: E3_H06E0203 W3_H06E0203

.tile CIB_R1C30:CIB
arc: E3_H06E0003 W3_H06E0003

.tile CIB_R1C35:CIB
arc: E3_H06E0203 W3_H06E0203

.tile CIB_R1C36:CIB
arc: E3_H06E0103 W3_H06E0003

.tile CIB_R1C41:CIB
arc: E3_H06E0203 W3_H06E0203

.tile CIB_R1C42:CIB
arc: E3_H06E0203 W3_H06E0103

.tile CIB_R1C47:CIB
arc: E3_H06E0203 W3_H06E0203

.tile CIB_R1C48:CIB
arc: E3_H06E0303 W3_H06E0203

.tile CIB_R1C53:CIB
arc: E3_H06E0203 W3_H06E0203

.tile CIB_R1C54:CIB
arc: E3_H06E0303 W3_H06E0303

.tile CIB_R1C59:CIB
arc: E3_H06E0303 W3_H06E0203

.tile CIB_R1C60:CIB
arc: E3_H06E0303 W3_H06E0303

.tile CIB_R1C65:CIB
arc: E3_H06E0003 W3_H06E0303

.tile CIB_R1C66:CIB
arc: E3_H06E0003 W3_H06E0303

.tile CIB_R1C71:CIB
arc: E3_H06E0003 W3_H06E0003

.tile CIB_R1C72:CIB
arc: E3_H06E0103 W3_H06E0003

.tile CIB_R1C77:CIB
arc: E3_H06E0103 W3_H06E0003

.tile CIB_R1C78:CIB
arc: E3_H06E0103 W3_H06E0103

.tile CIB_R1C83:CIB
arc: E3_H06E0203 W3_H06E0103

.tile CIB_R1C84:CIB
arc: E3_H06E0103 W3_H06E0103

.tile CIB_R1C89:CIB
arc: E3_H06E0303 W3_H06E0203

.tile CIB_R1C8:CIB
arc: E1_H02E0301 V06N0003

.tile CIB_R1C90:CIB
arc: E3_H06E0203 W3_H06E0103

.tile CIB_R1C95:CIB
arc: E3_H06E0303 W3_H06E0303

.tile CIB_R1C96:CIB
arc: E3_H06E0303 W3_H06E0203

.tile CIB_R1C9:CIB
arc: E1_H02E0501 V06N0303

.tile CIB_R20C125:CIB_LR
arc: H00L0100 V02S0301
arc: JA0 H00L0100
arc: JA3 V00B0000
arc: V00B0000 V02S0001
enum: CIB.JB3MUX 0
enum: CIB.JB0MUX 0

.tile CIB_R20C1:CIB_LR
arc: E3_H06E0203 S3_V06N0203

.tile CIB_R22C2:CIB_EBR
arc: N3_V06N0103 S3_V06N0003

.tile CIB_R22C4:CIB_EBR
arc: N3_V06N0303 S3_V06N0203

.tile CIB_R22C5:CIB_EBR
arc: N3_V06N0303 S3_V06N0303

.tile CIB_R22C8:CIB_EBR
arc: N3_V06N0103 S3_V06N0003

.tile CIB_R23C1:CIB_LR
arc: N3_V06N0203 S3_V06N0103

.tile CIB_R26C1:CIB_LR
arc: N3_V06N0203 S3_V06N0103

.tile CIB_R29C1:CIB_LR
arc: N3_V06N0103 S3_V06N0103

.tile CIB_R32C1:CIB_LR
arc: N3_V06N0103 S3_V06N0003

.tile CIB_R34C2:CIB_DSP
arc: N3_V06N0003 S3_V06N0303

.tile CIB_R34C4:CIB_DSP
arc: N3_V06N0103 S3_V06N0103

.tile CIB_R34C5:CIB_DSP
arc: N3_V06N0203 S3_V06N0103

.tile CIB_R34C8:CIB_DSP
arc: N3_V06N0303 S3_V06N0303

.tile CIB_R35C1:CIB_LR
arc: E3_H06E0303 JF5
arc: N3_V06N0103 S3_V06N0003

.tile CIB_R38C1:CIB_LR
arc: N3_V06N0003 S3_V06N0303

.tile CIB_R3C1:CIB_LR
arc: S1_V02S0101 E1_H01W0100

.tile CIB_R41C1:CIB_LR
arc: N3_V06N0003 S3_V06N0303

.tile CIB_R44C1:CIB_LR
arc: N3_V06N0303 JF5

.tile CIB_R46C2:CIB_EBR
arc: N3_V06N0303 S3_V06N0203

.tile CIB_R46C4:CIB_EBR
arc: N3_V06N0003 S3_V06N0003

.tile CIB_R46C5:CIB_EBR
arc: N3_V06N0103 S3_V06N0003

.tile CIB_R46C8:CIB_EBR
arc: N3_V06N0303 S3_V06N0203

.tile CIB_R47C1:CIB_LR
arc: N3_V06N0303 JF5

.tile CIB_R4C1:CIB_PLL0
arc: E3_H06E0103 JF2
arc: JA3 V00B0000
arc: JA4 V02S0101
arc: JB1 V02S0101
arc: JB3 V02S0101
arc: JB4 V00B0100
arc: JC2 H02W0601
arc: JC3 H02W0601
arc: JC4 V00B0100
arc: JCLK0 V02N0701
arc: JD2 V00B0100
arc: JD4 H02W0001
arc: JLSR0 V00B0100
arc: S1_V02S0201 JF0
arc: V00B0000 H02W0601
arc: V00B0100 V02S0101
arc: PLLCSOUT_PLLREFCS CLK0_PLLREFCS

.tile CIB_R50C125:CIB_LR
arc: JA0 H02E0701
enum: CIB.JB0MUX 0

.tile CIB_R53C125:CIB_LR
arc: H00L0000 H02E0001
arc: JA0 H00L0000
enum: CIB.JB0MUX 0

.tile CIB_R58C2:CIB_DSP
arc: N3_V06N0103 S3_V06N0003

.tile CIB_R58C4:CIB_DSP
arc: N3_V06N0003 S3_V06N0303

.tile CIB_R58C5:CIB_DSP
arc: N3_V06N0003 S3_V06N0303

.tile CIB_R58C8:CIB_DSP
arc: N3_V06N0203 S3_V06N0203

.tile CIB_R5C125:CIB_PLL1
enum: CIB.JA3MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R5C1:CIB_PLL1
arc: JCLK0 V00B0000
arc: N1_V02N0701 S3_V06N0203
arc: V00B0000 V02S0201
enum: CIB.JA3MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R6C1:CIB_LR
arc: E1_H02E0401 E1_H01W0000

.tile CIB_R70C2:CIB_EBR
arc: N3_V06N0303 S3_V06N0203

.tile CIB_R70C4:CIB_EBR
arc: N3_V06N0203 S3_V06N0203

.tile CIB_R70C5:CIB_EBR
arc: N3_V06N0203 S3_V06N0203

.tile CIB_R70C8:CIB_EBR
arc: N3_V06N0203 S3_V06N0203

.tile CIB_R7C125:CIB_LR
arc: S3_V06S0303 N3_V06S0203

.tile CIB_R7C1:CIB_LR
arc: E1_H02E0401 E1_H01W0000

.tile CIB_R82C2:CIB_EBR
arc: N3_V06N0103 S3_V06N0003

.tile CIB_R82C4:CIB_EBR
arc: N3_V06N0203 S3_V06N0103

.tile CIB_R82C5:CIB_EBR
arc: N3_V06N0203 S3_V06N0103

.tile CIB_R82C8:CIB_EBR
arc: N3_V06N0103 S3_V06N0003

.tile CIB_R94C123:CIB_PLL3
enum: CIB.JA3MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R94C2:CIB_PLL2
arc: N3_V06N0003 H06W0003

.tile CIB_R94C3:CIB_PLL3
enum: CIB.JA3MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R94C46:VCIB_DCU0
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C47:VCIB_DCUA
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C48:VCIB_DCUB
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C49:VCIB_DCUC
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C4:CIB
arc: N3_V06N0003 JQ0

.tile CIB_R94C50:VCIB_DCUD
enum: CIB.JA1MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C51:VCIB_DCUF
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C52:VCIB_DCU3
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C53:VCIB_DCU2
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C54:VCIB_DCUG
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C55:VCIB_DCUH
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C56:VCIB_DCUI
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C57:VCIB_DCU1
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0

.tile CIB_R94C5:CIB
arc: E3_H06E0003 JQ0
arc: N3_V06N0003 JQ0
arc: W3_H06W0003 JQ0

.tile CIB_R94C6:CIB_EFB0
enum: CIB.JB3MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C71:VCIB_DCU0
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C72:VCIB_DCUA
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C73:VCIB_DCUB
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C74:VCIB_DCUC
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C75:VCIB_DCUD
enum: CIB.JA1MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C76:VCIB_DCUF
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C77:VCIB_DCU3
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C78:VCIB_DCU2
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C79:VCIB_DCUG
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C7:CIB_EFB1
enum: CIB.JA3MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD5MUX 0

.tile CIB_R94C80:VCIB_DCUH
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C81:VCIB_DCUI
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C82:VCIB_DCU1
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0

.tile CIB_R94C8:CIB
arc: N3_V06N0003 H06E0003

.tile MIB_R0C11:PIOT0
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOA.PULLMODE NONE

.tile MIB_R0C12:PIOT1
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.PULLMODE NONE

.tile MIB_R0C16:PIOT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.PULLMODE UP
enum: PIOB.DRIVE 4

.tile MIB_R0C3:BANKREF0
enum: BANK.VCCIO 3V3

.tile MIB_R0C67:TMID_0
arc: G_TDCC3CLKI G_JULCPLL0CLKOS

.tile MIB_R10C0:BANKREF7
enum: BANK.DIFF_REF ON

.tile MIB_R10C126:BANKREF2
enum: BANK.VCCIO 3V3

.tile MIB_R11C0:PICL0
arc: JDIA JPADDIA_PIO
enum: PIOA.BASE_TYPE INPUT_LVCMOS33D

.tile MIB_R12C0:PICL1
enum: PIOA.BASE_TYPE INPUT_LVCMOS33D
enum: PIOB.PULLMODE NONE
enum: PIOA.PULLMODE NONE
enum: PIOA.PULLMODE UP
enum: PIOA.DRIVE 4
enum: PIOB.DRIVE 4

.tile MIB_R17C126:PICR0_DQS2
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R18C126:PICR1_DQS3
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.PULLMODE UP
enum: PIOA.DRIVE 4

.tile MIB_R1C11:PICT0
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R1C12:PICT1
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R1C16:PICT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R20C126:PICR0
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R21C126:PICR1
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.PULLMODE UP
enum: PIOB.DRIVE 4
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOA.PULLMODE UP
enum: PIOA.DRIVE 4

.tile MIB_R22C12:EBR_SPINE_UL2
arc: G_VPTX0000 G_HPRX0000

.tile MIB_R22C67:CMUX_UL_0
arc: G_DCS0CLK0 G_VPFN0000
arc: G_ULPCLK0 G_VPFS0300

.tile MIB_R22C68:CMUX_UR_0
arc: G_DCS0CLK1 G_VPFN0000
arc: G_URPCLK0 G_VPFS0300

.tile MIB_R35C0:PICL0
arc: JDIA JPADDIA_PIO
enum: PIOA.BASE_TYPE INPUT_LVCMOS33D

.tile MIB_R36C0:PICL1
enum: PIOA.BASE_TYPE INPUT_LVCMOS33D
enum: PIOB.PULLMODE NONE
enum: PIOA.PULLMODE NONE
enum: PIOA.PULLMODE UP
enum: PIOA.DRIVE 4
enum: PIOB.DRIVE 4

.tile MIB_R44C0:PICL0
arc: JDIA JPADDIA_PIO
enum: PIOA.BASE_TYPE INPUT_LVCMOS18D

.tile MIB_R45C0:PICL1
enum: PIOA.BASE_TYPE INPUT_LVCMOS18D
enum: PIOB.PULLMODE NONE
enum: PIOA.PULLMODE NONE
enum: PIOA.PULLMODE NONE

.tile MIB_R47C0:PICL0
arc: JDIA JPADDIA_PIO
enum: PIOA.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R48C0:PICL1
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOA.PULLMODE NONE

.tile MIB_R4C0:PLL0_UL
arc: E1_CLKFB E1_JCLKFB3
arc: E1_REFCLK0 E1_JREFCLK0_0

.tile MIB_R50C126:PICR0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33D

.tile MIB_R51C126:PICR1_DQS0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33D
enum: PIOB.PULLMODE NONE
enum: PIOA.PULLMODE NONE
enum: PIOA.PULLMODE UP
enum: PIOA.DRIVE 4
enum: PIOB.DRIVE 4

.tile MIB_R53C126:PICR0_DQS2
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33D

.tile MIB_R54C126:PICR1_DQS3
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33D
enum: PIOB.PULLMODE NONE
enum: PIOA.PULLMODE NONE
enum: PIOA.PULLMODE UP
enum: PIOA.DRIVE 4
enum: PIOB.DRIVE 4

.tile MIB_R70C67:CMUX_LL_0
arc: G_DCS1CLK0 G_VPFN0000
arc: G_LLPCLK0 G_VPFS0300

.tile MIB_R70C68:CMUX_LR_0
arc: G_DCS1CLK1 G_VPFN0000
arc: G_LRPCLK0 G_VPFS0300

.tile MIB_R95C101:PICB0
unknown: F0B1

.tile MIB_R95C102:PICB1
unknown: F0B1

.tile MIB_R95C103:PICB0
unknown: F0B1

.tile MIB_R95C104:PICB1
unknown: F0B1

.tile MIB_R95C105:PICB0
unknown: F0B1

.tile MIB_R95C106:PICB1
unknown: F0B1

.tile MIB_R95C107:PICB0
unknown: F0B1

.tile MIB_R95C108:PICB1
unknown: F0B1

.tile MIB_R95C110:PICB0
unknown: F0B1

.tile MIB_R95C111:PICB1
unknown: F0B1

.tile MIB_R95C112:PICB0
unknown: F0B1

.tile MIB_R95C113:PICB1
unknown: F0B1

.tile MIB_R95C114:PICB0
unknown: F0B1

.tile MIB_R95C115:PICB1
unknown: F0B1

.tile MIB_R95C116:PICB0
unknown: F0B1

.tile MIB_R95C117:PICB1
unknown: F0B1

.tile MIB_R95C119:PICB0
unknown: F0B1

.tile MIB_R95C120:PICB1
unknown: F0B1

.tile MIB_R95C121:PICB0
unknown: F0B1

.tile MIB_R95C122:PICB1
unknown: F0B1

.tile MIB_R95C125:BANKREF3
enum: BANK.VCCIO 3V3

.tile MIB_R95C3:BANKREF8
enum: BANK.VCCIO 3V3

.tile MIB_R95C4:EFB0_PICB0
arc: JDIA JPADDIA_PIO
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOA.PULLMODE DOWN
enum: PIOA.DRIVE 4
enum: SYSCONFIG.SLAVE_PARALLEL_PORT DISABLE
enum: SYSCONFIG.SLAVE_SPI_PORT DISABLE
unknown: F54B1
unknown: F56B1
unknown: F82B1
unknown: F94B1

.tile MIB_R95C5:EFB1_PICB1
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.PULLMODE DOWN
enum: PIOB.DRIVE 4
enum: SYSCONFIG.MASTER_SPI_PORT ENABLE

.tile MIB_R95C6:EFB2_PICB0
enum: SYSCONFIG.SLAVE_SPI_PORT DISABLE

.tile MIB_R95C96:PICB0
unknown: F0B1

.tile MIB_R95C97:PICB1
unknown: F0B1

.tile MIB_R95C98:PICB0
unknown: F0B1

.tile MIB_R95C99:PICB1
unknown: F0B1

.tile R11C6:PLC2
arc: N1_V02N0201 N3_V06S0103

.tile R13C123:PLC2
arc: S3_V06S0003 N3_V06S0303

.tile R16C2:PLC2
arc: N3_V06N0103 S3_V06N0103

.tile R16C4:PLC2
arc: N3_V06N0003 S3_V06N0303

.tile R16C5:PLC2
arc: N3_V06N0003 S3_V06N0303

.tile R16C8:PLC2
arc: N3_V06N0203 S3_V06N0103

.tile R17C103:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R17C109:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R17C115:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R17C121:PLC2
arc: E1_H02E0601 V02N0601
arc: E3_H06E0103 W3_H06E0103

.tile R17C123:PLC2
arc: E1_H02E0701 W1_H02E0601

.tile R17C124:PLC2
arc: S3_V06S0103 H06E0103

.tile R17C13:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R17C19:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R17C25:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R17C31:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R17C37:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R17C43:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R17C49:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R17C55:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R17C61:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R17C67:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R17C73:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R17C79:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R17C7:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R17C85:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R17C91:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R17C97:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R18C121:PLC2
arc: N1_V02N0601 S1_V02N0301

.tile R19C123:PLC2
arc: E1_H02E0301 N3_V06S0003

.tile R20C103:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R20C109:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R20C115:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R20C121:PLC2
arc: N1_V02N0301 W3_H06E0003

.tile R20C13:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R20C19:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R20C25:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R20C31:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R20C37:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R20C43:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R20C49:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R20C55:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R20C61:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R20C67:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R20C73:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R20C79:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R20C7:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R20C85:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R20C91:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R20C97:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R23C124:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R28C2:PLC2
arc: N3_V06N0003 S3_V06N0003

.tile R28C4:PLC2
arc: N3_V06N0203 S3_V06N0103

.tile R28C5:PLC2
arc: N3_V06N0303 S3_V06N0203

.tile R28C8:PLC2
arc: N3_V06N0003 S3_V06N0303

.tile R29C124:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R2C15:PLC2
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
word: SLICEA.K0.INIT 1111111111111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R2C16:PLC2
arc: N1_V02N0501 H01E0101

.tile R2C2:PLC2
arc: V00B0000 V02N0201
arc: A0 V02N0501
arc: A4 V02N0301
arc: A5 H02W0501
arc: B0 E1_H02W0101
arc: B4 E1_H02W0101
arc: B5 E1_H02W0301
arc: C0 E1_H02W0401
arc: C4 E1_H02W0401
arc: C5 F4
arc: D0 V02N0201
arc: D4 V00B0000
arc: D5 F0
arc: E1_H02E0501 F5
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
word: SLICEA.K0.INIT 1000100100101001
word: SLICEC.K1.INIT 1011101010011000
word: SLICEC.K0.INIT 0101000100011000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R2C3:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 V06N0103
arc: W1_H02W0501 S1_V02N0501
arc: C1 H02W0401
arc: D1 S1_V02N0201
arc: E1_H01E0101 F1
arc: F1 F1_SLICE
arc: V01S0000 F1
word: SLICEA.K1.INIT 0000111100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1

.tile R2C4:PLC2
arc: S1_V02S0101 H01E0101
arc: V00T0000 S1_V02N0401
arc: V00T0100 S1_V02N0501
arc: W1_H02W0101 V06N0103
arc: W1_H02W0301 V06N0003
arc: W1_H02W0401 S1_V02N0401
arc: A0 W1_H02E0501
arc: A3 V02N0501
arc: A4 V00T0000
arc: B0 F3
arc: B3 V02N0101
arc: B4 V02N0501
arc: C0 F4
arc: C3 S1_V02N0401
arc: C4 V02N0001
arc: CE0 H02E0101
arc: CLK0 G_HPBX0000
arc: D0 V00T0100
arc: D3 H02E0201
arc: D4 H02E0201
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: MUXCLK0 CLK0
arc: S3_V06S0003 Q0
word: SLICEB.K1.INIT 0000000000110001
word: SLICEC.K0.INIT 0101010101001100
word: SLICEA.K0.INIT 1110010010101010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C5:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0401 V01N0001
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0601 E1_H01W0000
arc: A1 F7
arc: A4 V00T0000
arc: A7 V00T0100
arc: B0 S1_V02N0301
arc: B1 S1_V02N0301
arc: B7 V00T0000
arc: C0 F4
arc: C2 E1_H01W0000
arc: C4 E1_H01E0101
arc: C7 E1_H01E0101
arc: CE0 V02N0201
arc: CLK0 G_HPBX0000
arc: D0 S1_V02N0001
arc: D1 S1_V02N0001
arc: D2 V02N0001
arc: D4 S1_V02N0601
arc: D7 S1_V02N0401
arc: E1_H01E0001 Q1
arc: E1_H01E0101 F2
arc: E1_H02E0201 Q0
arc: E1_H02E0301 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: LSR1 E1_H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: V00T0000 Q0
arc: V00T0100 Q1
word: SLICEB.K0.INIT 1111000000000000
word: SLICEC.K0.INIT 0101101000000000
word: SLICEA.K0.INIT 0011000000000000
word: SLICED.K1.INIT 0110101000000000
word: SLICEA.K1.INIT 0010001000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C6:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: H00L0000 E1_H02W0201
arc: H00R0000 V02N0401
arc: A2 F7
arc: A3 V01N0101
arc: A5 V02N0101
arc: A6 E1_H01W0000
arc: A7 F5
arc: B0 H02E0101
arc: B1 Q1
arc: B2 H01W0100
arc: B3 V02N0301
arc: B5 F3
arc: B6 H02E0301
arc: B7 E1_H02W0301
arc: C0 S1_V02N0401
arc: C1 F4
arc: C2 H00L0000
arc: C3 H02W0601
arc: C4 E1_H01E0101
arc: C5 H01E0001
arc: C6 V00T0000
arc: C7 H02E0401
arc: CE0 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 H02E0001
arc: D1 S1_V02N0201
arc: D2 E1_H02W0001
arc: D3 V01S0100
arc: D4 E1_H02W0001
arc: D5 H02E0201
arc: D6 H02E0201
arc: D7 E1_H01W0100
arc: E1_H01E0001 F2
arc: E1_H01E0101 F7
arc: E1_H02E0201 F2
arc: E1_H02E0301 Q1
arc: E1_H02E0501 F7
arc: E1_H02E0601 F4
arc: E1_H02E0701 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: H01W0100 Q1
arc: LSR1 H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0301 Q1
arc: S1_V02S0501 F5
arc: V00T0000 Q0
arc: V01S0000 F6
arc: V01S0100 Q0
word: SLICED.K0.INIT 0000000000000001
word: SLICEA.K0.INIT 0011000000000000
word: SLICEB.K1.INIT 1000000000000000
word: SLICEC.K1.INIT 1000000000000000
word: SLICED.K1.INIT 1000000000000000
word: SLICEB.K0.INIT 1000000000000000
word: SLICEC.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 0011110000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C7:PLC2
arc: E1_H02E0401 S1_V02N0401
arc: H00L0100 W1_H02E0101
arc: H00R0000 S1_V02N0401
arc: S1_V02S0001 H01E0001
arc: S1_V02S0701 E1_H01W0100
arc: V00B0100 S1_V02N0301
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0601 V06N0303
arc: A3 F7
arc: A4 V02N0101
arc: A5 F7
arc: A7 H02E0701
arc: B0 F3
arc: B2 H00L0000
arc: B3 H01W0100
arc: B5 H02W0301
arc: C0 H00L0100
arc: C2 F4
arc: C4 V02N0001
arc: C5 V00T0000
arc: C7 W1_H02E0401
arc: CE0 V02N0201
arc: CE1 V02N0201
arc: CLK0 G_HPBX0000
arc: D0 W1_H02E0001
arc: D2 H00R0000
arc: D3 H02E0001
arc: D4 H02E0201
arc: D5 H02E0001
arc: E1_H01E0101 Q2
arc: E1_H02E0501 F5
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H01W0000 Q0
arc: H01W0100 Q0
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: S1_V02S0201 Q2
arc: V00T0000 Q0
word: SLICED.K1.INIT 1010000010100000
word: SLICEB.K1.INIT 0110011000000000
word: SLICEA.K0.INIT 0000110000000000
word: SLICEC.K1.INIT 0110110000000000
word: SLICEC.K0.INIT 1010000000000000
word: SLICEB.K0.INIT 0011110000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C8:PLC2
arc: H00L0000 S1_V02N0001
arc: H00R0000 V02N0601
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0501 H01E0101
arc: V00T0000 S1_V02N0401
arc: A0 W1_H02E0501
arc: A1 H02E0501
arc: A2 F5
arc: A7 V02N0301
arc: B5 W1_H02E0301
arc: B7 V01S0000
arc: C0 H02E0401
arc: C1 H00L0000
arc: C2 H02E0401
arc: C5 W1_H02E0601
arc: C7 V00T0100
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D1 S1_V02N0201
arc: D2 Q2
arc: D7 H01W0000
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: H01W0100 F7
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: V00T0100 Q1
arc: V01S0000 Q2
arc: W1_H02W0001 Q0
arc: W1_H02W0201 Q2
arc: W1_H02W0301 Q1
word: SLICED.K1.INIT 0000000000000001
word: SLICEA.K1.INIT 0000000010100000
word: SLICEA.K0.INIT 0101000010100000
word: SLICEC.K1.INIT 1100000011000000
word: SLICEB.K0.INIT 0101000010100000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R35C103:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R35C109:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R35C115:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R35C121:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R35C124:PLC2
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 N3_V06S0303

.tile R35C13:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R35C19:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R35C25:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R35C31:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R35C37:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R35C43:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R35C49:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R35C55:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R35C61:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R35C67:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R35C73:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R35C79:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R35C7:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R35C85:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R35C91:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R35C97:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R3C2:PLC2
arc: E1_H02E0301 V02N0301
arc: H00R0100 S1_V02N0701
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 S1_V02N0401
arc: V00B0100 V02N0101
arc: B2 E1_H01W0100
arc: C2 E1_H01W0000
arc: CE0 H00R0100
arc: CE1 V02N0201
arc: CLK0 G_HPBX0000
arc: D2 V01S0100
arc: E1_H01E0001 F2
arc: E1_H02E0001 Q2
arc: E1_H02E0201 Q2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: H01W0100 F0
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: V01S0000 F0
arc: V01S0100 Q0
word: SLICEA.K0.INIT 0000000000000000
word: SLICEB.K0.INIT 1111111100001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C3:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0301 S1_V02N0301
arc: H00L0000 S1_V02N0001
arc: H00L0100 H02E0301
arc: H00R0000 V02N0401
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0601 H01E0001
arc: V00B0000 H02W0401
arc: V00B0100 S1_V02N0301
arc: A0 F5
arc: A1 H00L0000
arc: A3 V02N0701
arc: A4 S1_V02N0101
arc: A5 S1_V02N0301
arc: A7 V02N0301
arc: B1 V00B0000
arc: B3 H02W0101
arc: B4 N1_V01S0000
arc: B5 F3
arc: B7 H02W0101
arc: C0 F4
arc: C1 V02N0601
arc: C2 N1_V01N0001
arc: C3 H02W0401
arc: C4 V00B0100
arc: C5 F4
arc: C7 H02W0401
arc: CE0 H00R0000
arc: CE1 E1_H02W0101
arc: CE2 H00L0100
arc: CLK0 G_HPBX0000
arc: D0 S1_V02N0001
arc: D1 N1_V01S0000
arc: D2 H02E0201
arc: D3 H02W0001
arc: D4 E1_H01W0100
arc: D5 H00R0100
arc: D7 H02W0001
arc: E1_H02E0001 Q0
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 Q4
arc: H01W0100 Q2
arc: M4 V00T0000
arc: M5 H02E0001
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 Q5
arc: V00T0000 Q2
arc: V01S0000 F1
word: SLICEC.K1.INIT 0111001000100010
word: SLICED.K1.INIT 1110011001110010
word: SLICEB.K1.INIT 1011100111101111
word: SLICEC.K0.INIT 1100110111000101
word: SLICEA.K0.INIT 1111000010101010
word: SLICEA.K1.INIT 0101111011111110
word: SLICEB.K0.INIT 1111000011111111
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C4:PLC2
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0501 S1_V02N0501
arc: V00B0000 S1_V02N0001
arc: V00T0100 V02N0701
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 V06N0103
arc: W1_H02W0201 V06N0103
arc: W1_H02W0401 V02N0401
arc: A0 V02N0501
arc: A3 V00B0000
arc: A4 V02N0301
arc: A6 F5
arc: A7 V02S0101
arc: B0 H02E0301
arc: B3 V02N0301
arc: B4 S1_V02N0501
arc: B5 S1_V02N0501
arc: B7 V02N0501
arc: C0 H00R0100
arc: C2 V02N0601
arc: C3 V02N0401
arc: C4 S1_V02N0001
arc: C5 V00T0100
arc: C6 V02N0201
arc: C7 F4
arc: CE0 H02E0101
arc: CLK0 G_HPBX0000
arc: D0 V02N0201
arc: D2 V02N0001
arc: D3 V02N0001
arc: D4 V02N0401
arc: D5 V00B0000
arc: D6 V01N0001
arc: D7 F2
arc: E1_H01E0101 Q0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0100 F2
arc: MUXCLK0 CLK0
arc: S1_V02S0001 F2
arc: S1_V02S0301 F3
arc: V01S0000 F6
word: SLICEB.K0.INIT 0000000000001111
word: SLICEC.K0.INIT 1011111111110111
word: SLICED.K1.INIT 1011100000110000
word: SLICEA.K0.INIT 0010010000110101
word: SLICEB.K1.INIT 1101101110110110
word: SLICEC.K1.INIT 1100000000000000
word: SLICED.K0.INIT 0101000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1

.tile R3C5:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0401 V01N0001
arc: N1_V02N0201 E1_H01W0000
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0701 H01E0101
arc: V00B0100 V02S0301
arc: W1_H02W0101 E1_H01W0100
arc: A0 F7
arc: A1 V01N0101
arc: A3 H02W0501
arc: B0 V02N0101
arc: B1 F3
arc: B3 H01W0100
arc: B7 V00T0000
arc: C5 V01N0101
arc: C7 V02N0201
arc: CE0 E1_H02W0101
arc: CLK0 G_HPBX0000
arc: D0 V02N0001
arc: D1 V02N0001
arc: D3 V02N0201
arc: D5 S1_V02N0401
arc: D7 V02S0601
arc: E1_H01E0101 Q0
arc: E1_H02E0201 Q0
arc: E1_H02E0301 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q1
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 Q1
arc: N1_V02N0001 Q0
arc: S1_V02S0501 F5
arc: V00T0000 Q0
word: SLICEC.K1.INIT 0000000011110000
word: SLICED.K1.INIT 0011000011000000
word: SLICEA.K0.INIT 0010001000000000
word: SLICEB.K1.INIT 0110011000000000
word: SLICEA.K1.INIT 0100010000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C6:PLC2
arc: E1_H02E0201 N1_V01S0000
arc: N1_V02N0101 H01E0101
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0601 H02W0601
arc: V00B0100 V02N0301
arc: W1_H02W0501 V02S0501
arc: A0 V01N0101
arc: A6 V02N0101
arc: A7 V02S0301
arc: B0 V02N0101
arc: B1 V00T0000
arc: B7 H02E0301
arc: C1 N1_V01N0001
arc: C2 H00L0000
arc: C4 H02E0401
arc: C6 E1_H02W0401
arc: C7 V00T0100
arc: CE0 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 H02E0001
arc: D1 V02N0201
arc: D2 S1_V02N0001
arc: D4 H02E0001
arc: D6 H02E0001
arc: D7 H02E0201
arc: E1_H01E0001 F6
arc: E1_H01E0101 F6
arc: E1_H02E0401 F6
arc: E1_H02E0601 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00R0000 F6
arc: H01W0000 F6
arc: H01W0100 F4
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q0
arc: N1_V02N0301 Q1
arc: N1_V02N0401 F6
arc: S1_V02S0001 F2
arc: S1_V02S0301 Q1
arc: S1_V02S0401 F4
arc: S3_V06S0303 F6
arc: V00T0000 F2
arc: V00T0100 Q1
arc: V01S0000 F7
arc: V01S0100 Q0
word: SLICED.K1.INIT 0000000000000001
word: SLICED.K0.INIT 0101010100000101
word: SLICEC.K0.INIT 0000000011110000
word: SLICEA.K0.INIT 0010001000000000
word: SLICEB.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 0011110000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C7:PLC2
arc: H00R0000 H02E0401
arc: N1_V02N0201 H01E0001
arc: S1_V02S0101 V01N0101
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0601 H01E0001
arc: V00B0100 V02N0301
arc: W1_H02W0101 H01E0101
arc: A0 H00L0000
arc: A1 H00L0000
arc: A2 V00T0000
arc: A3 F7
arc: A4 F5
arc: A5 V02N0101
arc: A6 H00L0000
arc: B1 Q1
arc: B2 H02W0301
arc: B3 Q3
arc: B4 V02S0701
arc: B6 H02W0301
arc: B7 H02W0301
arc: C0 V02N0401
arc: C1 V02N0401
arc: C2 V02N0401
arc: C5 E1_H01E0101
arc: C6 V02S0201
arc: C7 V00T0000
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 V02S0001
arc: D1 V02S0001
arc: D2 E1_H02W0201
arc: D3 S1_V02N0001
arc: D4 H02E0201
arc: D5 H02W0201
arc: D6 V02N0601
arc: D7 E1_H01W0100
arc: E1_H01E0101 Q2
arc: E1_H02E0201 Q0
arc: E1_H02E0301 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0100 F6
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V02N0001 Q0
arc: N1_V02N0101 Q1
arc: S1_V02S0201 Q2
arc: V00T0000 Q2
arc: V01S0000 Q3
arc: V01S0100 Q3
arc: W1_H02W0601 F4
word: SLICEC.K1.INIT 0000000000000101
word: SLICEC.K0.INIT 1000100000000000
word: SLICED.K0.INIT 0000000000000001
word: SLICEB.K0.INIT 0110000010100000
word: SLICED.K1.INIT 1100000000000000
word: SLICEB.K1.INIT 0110011000000000
word: SLICEA.K0.INIT 0101000010100000
word: SLICEA.K1.INIT 0110000011000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C8:PLC2
arc: H00R0000 W1_H02E0601
arc: N1_V02N0301 H02E0301
arc: N1_V02N0601 W1_H02E0601
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0601 W1_H02E0601
arc: V00T0000 V02N0401
arc: V00T0100 H02E0301
arc: W1_H02W0401 E1_H01W0000
arc: A4 F5
arc: A5 V00T0100
arc: A7 F5
arc: B0 V02N0301
arc: B1 V02N0101
arc: B5 V02S0501
arc: B7 V01S0000
arc: C0 F4
arc: C1 H00L0100
arc: C4 V01N0101
arc: C5 V02S0201
arc: C7 V01N0101
arc: CE0 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D1 V01S0100
arc: D4 V01N0001
arc: D5 H02E0201
arc: D7 V01N0001
arc: E1_H01E0001 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H01W0000 F7
arc: H01W0100 F7
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0501 F5
arc: S1_V02S0701 F5
arc: V01S0000 Q0
arc: V01S0100 F7
arc: W1_H02W0201 Q0
arc: W1_H02W0301 Q1
word: SLICEC.K0.INIT 1010000000000000
word: SLICEA.K0.INIT 0000110011000000
word: SLICED.K1.INIT 1000000000000000
word: SLICEA.K1.INIT 0000110011000000
word: SLICEC.K1.INIT 1000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R3C9:PLC2
arc: H01W0000 W3_H06E0103
arc: W1_H02W0201 H01E0001

.tile R40C2:PLC2
arc: N3_V06N0303 S3_V06N0303

.tile R40C4:PLC2
arc: N3_V06N0103 S3_V06N0003

.tile R40C5:PLC2
arc: N3_V06N0103 S3_V06N0103

.tile R40C8:PLC2
arc: N3_V06N0303 S3_V06N0303

.tile R41C124:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0203

.tile R47C124:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203

.tile R4C2:PLC2
arc: H00L0000 S1_V02N0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 H06W0003
arc: V00B0000 S1_V02N0001
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0601 N1_V01S0000
arc: A0 H00L0000
arc: A3 V00B0000
arc: A4 V00B0000
arc: A6 E1_H02W0501
arc: A7 V00T0100
arc: B0 S1_V02N0301
arc: B4 E1_H02W0101
arc: B6 H02W0301
arc: B7 E1_H02W0101
arc: C0 E1_H02W0601
arc: C3 V02N0401
arc: C4 E1_H02W0601
arc: C6 F4
arc: C7 E1_H02W0601
arc: D0 E1_H02W0201
arc: D3 H02W0201
arc: D4 E1_H02W0201
arc: D6 H00R0100
arc: D7 E1_H02W0201
arc: E1_H01E0101 F0
arc: E1_H02E0601 F6
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: V00T0100 F3
word: SLICEA.K0.INIT 1111010111010010
word: SLICEB.K1.INIT 0000111100001010
word: SLICED.K1.INIT 0000101010001010
word: SLICEC.K0.INIT 1110001101100001
word: SLICED.K0.INIT 1111010100100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R4C3:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0701 V01N0101
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 S1_V02N0601
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 V01N0101
arc: A0 F7
arc: A1 F5
arc: A2 S1_V02N0501
arc: A3 H02W0501
arc: A7 E1_H01W0000
arc: B1 F3
arc: B2 H02W0101
arc: B3 S1_V02N0301
arc: B4 H02W0101
arc: B5 N1_V01S0000
arc: B7 V00T0000
arc: C0 H02E0601
arc: C1 S1_V02N0401
arc: C2 H02W0601
arc: C3 F4
arc: C5 V01N0101
arc: C6 F4
arc: C7 H02W0401
arc: CE0 V02N0201
arc: CLK0 G_HPBX0000
arc: D1 V02N0001
arc: D2 H02W0001
arc: D3 H01E0101
arc: D4 E1_H02W0201
arc: D5 H02W0001
arc: D6 V02N0401
arc: D7 V01N0001
arc: E1_H01E0001 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: MUXCLK0 CLK0
arc: V00T0000 F2
arc: V01S0000 Q1
arc: V01S0100 Q0
word: SLICEC.K1.INIT 0000001100001111
word: SLICEB.K1.INIT 1100110111001100
word: SLICEB.K0.INIT 1011101111010010
word: SLICED.K1.INIT 0100010111001111
word: SLICEA.K0.INIT 1111010111110101
word: SLICEC.K0.INIT 0011001100000000
word: SLICEA.K1.INIT 1011101100111011
word: SLICED.K0.INIT 0000000000001111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C4:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0301 V01N0101
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 V01N0001
arc: H00L0000 V02N0001
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 S1_V02N0701
arc: V00B0000 S1_V02N0201
arc: V00B0100 N1_V02S0101
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 V01N0001
arc: A0 E1_H02W0701
arc: A1 F5
arc: A2 H02E0701
arc: A3 V02N0701
arc: A4 V02N0301
arc: A5 V00B0000
arc: A6 S1_V02N0301
arc: B0 F3
arc: B1 V02N0301
arc: B2 V02N0101
arc: B3 V02S0301
arc: B5 H00L0000
arc: B7 S1_V02N0501
arc: C0 V02N0401
arc: C1 E1_H01W0000
arc: C2 H00R0100
arc: C3 S1_V02N0401
arc: C4 V01N0101
arc: C5 F6
arc: C6 S1_V02N0001
arc: C7 F6
arc: CE0 H02E0101
arc: CLK0 G_HPBX0000
arc: D0 F2
arc: D1 N1_V01S0000
arc: D2 V02N0201
arc: D3 V00B0100
arc: D5 V02N0601
arc: D7 V01N0001
arc: E1_H01E0001 F4
arc: E1_H02E0101 Q1
arc: E1_H02E0201 Q0
arc: E1_H02E0401 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 F6
arc: MUXCLK0 CLK0
arc: N1_V01N0001 F4
arc: V01S0000 F4
word: SLICED.K1.INIT 0000000000000011
word: SLICEB.K0.INIT 0101010001010101
word: SLICEB.K1.INIT 0100010111001111
word: SLICEA.K0.INIT 1111011100110011
word: SLICEC.K1.INIT 1110111100000000
word: SLICEA.K1.INIT 0000000011010000
word: SLICED.K0.INIT 0000101000001010
word: SLICEC.K0.INIT 0000010100000101
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.D0MUX 1

.tile R4C5:PLC2
arc: E1_H02E0301 S3_V06N0003
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 E1_H01W0000
arc: S1_V02S0201 H02E0201
arc: S1_V02S0601 H01E0001
arc: V00B0000 S1_V02N0201
arc: V00T0000 S1_V02N0401
arc: W1_H02W0201 V02N0201
arc: W3_H06W0003 S3_V06N0003
arc: A0 V02S0501
arc: A2 V02S0501
arc: A3 V00B0000
arc: A4 V02N0301
arc: A6 H02E0501
arc: A7 V02N0101
arc: B3 H02E0301
arc: B4 V02N0701
arc: B7 S1_V02N0701
arc: C0 H02W0601
arc: C1 H02W0601
arc: C3 H02E0601
arc: C4 E1_H01E0101
arc: C5 V00T0100
arc: C6 H02E0401
arc: C7 E1_H02W0401
arc: CE0 H00L0000
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D1 V01S0100
arc: D2 V02S0201
arc: D3 W1_H02E0201
arc: D4 V02N0601
arc: D5 S1_V02N0401
arc: D6 H02E0001
arc: D7 E1_H01W0100
arc: E1_H01E0001 F6
arc: E1_H01E0101 F3
arc: E1_H02E0101 Q1
arc: E1_H02E0201 Q0
arc: E1_H02E0501 F5
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H01W0000 F4
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F5
arc: N1_V01N0101 Q1
arc: N1_V02N0001 Q0
arc: N1_V02N0101 Q1
arc: N1_V02N0301 Q1
arc: V00B0100 F7
arc: V00T0100 Q1
arc: V01S0000 Q0
arc: V01S0100 F7
word: SLICED.K1.INIT 0000100000000000
word: SLICEA.K0.INIT 1111000001010101
word: SLICEA.K1.INIT 0000111100000000
word: SLICEB.K0.INIT 1111111110101010
word: SLICEC.K1.INIT 0000000000001111
word: SLICEC.K0.INIT 0000000001111111
word: SLICEB.K1.INIT 0001001100110011
word: SLICED.K0.INIT 0101000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1

.tile R4C6:PLC2
arc: H00R0000 V02N0401
arc: H00R0100 H02E0501
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 H02E0301
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0601 H01E0001
arc: V00T0000 V02S0401
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 H01E0101
arc: A0 V02N0501
arc: A1 F5
arc: A2 H02W0701
arc: A5 N1_V01S0100
arc: A6 V02S0301
arc: A7 V02S0101
arc: B1 V02S0301
arc: B2 E1_H01W0100
arc: B3 S1_V02N0101
arc: B4 H00R0000
arc: B6 V02S0501
arc: B7 F3
arc: C0 E1_H02W0601
arc: C1 F4
arc: C2 H02W0601
arc: C3 N1_V01S0100
arc: C4 V02N0201
arc: C5 V02N0001
arc: C6 V02S0001
arc: C7 E1_H01E0101
arc: CE0 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D2 H02W0201
arc: D3 N1_V01S0000
arc: D4 F0
arc: D5 F0
arc: D6 F0
arc: D7 V02S0601
arc: E1_H01E0001 F6
arc: E1_H01E0101 F2
arc: E1_H02E0001 F0
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: H01W0100 F1
arc: LSR0 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0101 F5
arc: N1_V02N0001 F0
arc: N1_V02N0401 F6
arc: V00B0100 F7
arc: V01S0000 F4
arc: V01S0100 F0
word: SLICEB.K1.INIT 0000001100000000
word: SLICEB.K0.INIT 0000000000000001
word: SLICED.K1.INIT 1000000000000000
word: SLICEA.K0.INIT 1111010111110000
word: SLICEC.K0.INIT 0011110000000000
word: SLICEC.K1.INIT 0101101000000000
word: SLICEA.K1.INIT 0000000100000001
word: SLICED.K0.INIT 0110110000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R4C7:PLC2
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 W1_H02E0101
arc: H00L0100 W1_H02E0101
arc: H00R0000 V02S0601
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0601 E1_H01W0000
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 W1_H02E0301
arc: V00T0000 W1_H02E0201
arc: W1_H02W0401 H01E0001
arc: W1_H02W0701 N1_V01S0100
arc: A0 F7
arc: A2 F5
arc: A3 F5
arc: A4 F5
arc: A5 V02S0301
arc: A7 F5
arc: B0 V00T0000
arc: B1 F3
arc: B2 V02S0101
arc: B5 N1_V01S0000
arc: B6 W1_H02E0101
arc: B7 V02N0501
arc: C0 H00L0100
arc: C1 F6
arc: C2 F6
arc: C3 N1_V01N0001
arc: C4 F6
arc: C5 V02S0201
arc: C6 V00T0000
arc: C7 V00T0100
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 V02S0601
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D1 V00T0100
arc: D2 Q2
arc: D3 V01S0100
arc: D4 V00B0000
arc: D5 V02S0401
arc: D6 H02E0001
arc: D7 V00B0000
arc: E1_H01E0001 Q0
arc: E1_H01E0101 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 Q1
arc: LSR0 W1_H02E0301
arc: LSR1 W1_H02E0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0001 Q4
arc: N1_V01N0101 Q4
arc: N1_V02N0401 F6
arc: S1_V02S0601 F6
arc: V00B0000 Q4
arc: V00T0100 Q1
arc: V01S0000 F6
arc: V01S0100 Q2
arc: W1_H02W0201 Q2
arc: W1_H02W0601 Q4
word: SLICED.K1.INIT 1000000000000000
word: SLICEA.K0.INIT 0000010000000000
word: SLICEC.K1.INIT 1000000000000000
word: SLICEC.K0.INIT 0101000010100000
word: SLICEB.K0.INIT 0111000010000000
word: SLICEB.K1.INIT 1010000000000000
word: SLICEA.K1.INIT 0011000011000000
word: SLICED.K0.INIT 0011000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C8:PLC2
arc: E1_H02E0301 W1_H02E0201
arc: H00R0000 V02S0601
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 S3_V06N0203
arc: N3_V06N0003 S1_V02N0001
arc: S1_V02S0001 H06E0003
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 H01E0101
arc: S1_V02S0401 S3_V06N0203
arc: V00B0000 S1_V02N0201
arc: W1_H02W0601 H01E0001
arc: A0 V02S0701
arc: A1 V02S0501
arc: B1 Q1
arc: B7 H02E0301
arc: C0 H00L0000
arc: C1 H00L0000
arc: C7 H02E0401
arc: CE0 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 H01E0101
arc: D1 H01E0101
arc: D7 V02S0401
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0000 Q1
arc: H01W0100 Q0
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q0
arc: S1_V02S0501 F7
word: SLICED.K1.INIT 1100001100000000
word: SLICEA.K0.INIT 0101101000000000
word: SLICEA.K1.INIT 0110110000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C9:PLC2
arc: B5 H02E0301
arc: D5 W1_H02E0201
arc: F5 F5_SLICE
arc: N3_V06N0303 F5
word: SLICEC.K1.INIT 0011001111111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1

.tile R50C124:PLC2
arc: E1_H02E0701 V06S0203

.tile R52C2:PLC2
arc: N3_V06N0203 S3_V06N0103

.tile R52C4:PLC2
arc: N3_V06N0003 S3_V06N0003

.tile R52C5:PLC2
arc: N3_V06N0003 S3_V06N0003

.tile R52C8:PLC2
arc: N3_V06N0203 S3_V06N0203

.tile R53C124:PLC2
arc: E1_H02E0001 N3_V06S0003

.tile R5C2:PLC2
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0701 E1_H01W0100
arc: V00B0100 V02N0101
arc: V00T0000 S1_V02N0401
arc: A0 V01N0101
arc: A1 S1_V02N0701
arc: A4 V00T0100
arc: B0 V01N0001
arc: B1 Q1
arc: B3 H01W0100
arc: B4 V01S0000
arc: C0 V02N0401
arc: C2 N1_V01N0001
arc: C3 H00L0100
arc: C4 Q4
arc: CE0 V02N0201
arc: CE1 V02N0201
arc: CE2 V02N0601
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D2 F0
arc: D3 F0
arc: D4 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: H00L0100 Q3
arc: H01W0100 Q2
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 Q2
arc: S1_V02S0101 Q3
arc: S1_V02S0301 Q1
arc: S3_V06S0103 Q2
arc: V00T0100 Q3
arc: V01S0000 Q2
arc: V01S0100 Q4
word: SLICEA.K0.INIT 1000000000000000
word: SLICEB.K0.INIT 0000111111110000
word: SLICEA.K1.INIT 0110011001100110
word: SLICEB.K1.INIT 0011110011110000
word: SLICEC.K0.INIT 0111100011110000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R5C3:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 N1_V01S0100
arc: H00L0000 H02W0201
arc: H00L0100 H02W0301
arc: H00R0100 V02N0701
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 V01N0001
arc: N1_V02N0401 H02W0401
arc: S1_V02S0701 H02W0701
arc: V00T0000 S1_V02N0401
arc: A6 E1_H01W0000
arc: A7 N1_V02S0101
arc: B0 E1_H01W0100
arc: B1 H02W0301
arc: B3 H00L0000
arc: B7 F3
arc: C0 H00L0100
arc: C1 E1_H01W0000
arc: C2 N1_V02S0601
arc: C3 V02N0401
arc: C4 V02N0201
arc: C6 H02W0401
arc: C7 V01N0101
arc: CE0 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D1 V01S0100
arc: D2 V02N0001
arc: D3 H02W0001
arc: D4 E1_H01W0100
arc: D6 E1_H02W0001
arc: D7 V00B0000
arc: E1_H01E0001 F3
arc: E1_H02E0001 Q0
arc: E1_H02E0301 Q1
arc: E1_H02E0601 F4
arc: E1_H02E0701 F7
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q1
arc: H01W0100 F2
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F4
arc: N1_V01N0101 Q1
arc: N1_V02N0101 F3
arc: N1_V02N0301 Q1
arc: N3_V06N0103 Q1
arc: S1_V02S0001 Q0
arc: V00B0000 F6
arc: V01S0000 F2
arc: V01S0100 Q1
word: SLICEB.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 0011111111000000
word: SLICED.K0.INIT 0000000000000101
word: SLICED.K1.INIT 0000000000111011
word: SLICEC.K0.INIT 1111000000000000
word: SLICEA.K0.INIT 0011111111000000
word: SLICEB.K1.INIT 0000110011001100
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R5C4:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 V01N0101
arc: E1_H02E0301 V06S0003
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 H01E0001
arc: H00R0000 V02N0601
arc: N1_V02N0301 H02E0301
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 H01E0001
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0301 H02E0301
arc: V00B0100 S1_V02N0101
arc: A1 E1_H01E0001
arc: A3 V01N0101
arc: A5 F7
arc: A6 V02N0101
arc: B0 F3
arc: B1 V02N0301
arc: B2 F3
arc: B3 V01N0001
arc: B4 H00L0000
arc: B5 F3
arc: B6 V00T0000
arc: B7 H02E0301
arc: C1 F6
arc: C3 H00L0000
arc: C4 V02N0001
arc: C6 V02N0201
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D1 N1_V01S0000
arc: D2 V00B0100
arc: D3 V02N0201
arc: D4 S1_V02N0401
arc: D5 H02E0001
arc: D6 V01N0001
arc: D7 H01W0000
arc: E1_H01E0001 F4
arc: E1_H01E0101 Q0
arc: E1_H02E0201 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H01W0000 Q0
arc: H01W0100 F7
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q0
arc: N1_V02N0001 Q2
arc: N1_V02N0101 F3
arc: N1_V02N0201 Q0
arc: N1_V02N0401 F6
arc: N1_V02N0701 F7
arc: N3_V06N0003 Q0
arc: N3_V06N0103 Q2
arc: S1_V02S0101 F1
arc: S1_V02S0201 Q2
arc: S1_V02S0701 F5
arc: S3_V06S0003 Q0
arc: S3_V06S0103 Q2
arc: V00T0000 Q2
arc: V01S0000 Q0
arc: V01S0100 Q2
arc: W1_H02W0001 Q2
arc: W1_H02W0201 Q0
arc: W1_H02W0301 F3
arc: W1_H02W0401 F6
arc: W1_H02W0701 F7
word: SLICEB.K1.INIT 1000000000000000
word: SLICEA.K0.INIT 0011001111001100
word: SLICED.K0.INIT 0000001000010000
word: SLICEC.K0.INIT 0000110000000000
word: SLICEA.K1.INIT 1111100000000000
word: SLICED.K1.INIT 1100110000000000
word: SLICEC.K1.INIT 1000100000000000
word: SLICEB.K0.INIT 0011001100000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1

.tile R5C5:PLC2
arc: E1_H02E0401 N1_V01S0000
arc: H00R0100 E1_H02W0701
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0601 W1_H02E0601
arc: S1_V02S0101 H02E0101
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 H01E0101
arc: V00B0000 W1_H02E0401
arc: V00B0100 W1_H02E0701
arc: V00T0000 H02E0201
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 H01E0001
arc: W1_H02W0301 S1_V02N0301
arc: A1 H01E0001
arc: A2 E1_H02W0701
arc: A3 V00B0000
arc: A4 V02N0101
arc: A5 W1_H02E0501
arc: A7 H02E0501
arc: B0 W1_H02E0301
arc: B1 H02E0101
arc: B2 E1_H02W0301
arc: B3 E1_H02W0301
arc: B4 E1_H02W0301
arc: B5 E1_H02W0301
arc: B6 H01E0101
arc: B7 V00T0000
arc: C0 F6
arc: C1 H02E0601
arc: C2 H00L0000
arc: C3 H00R0100
arc: C4 V02N0001
arc: C5 V02S0201
arc: C6 E1_H01E0101
arc: C7 V02N0201
arc: CE0 W1_H02E0101
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D1 S1_V02N0001
arc: D2 N1_V02S0001
arc: D3 V00T0100
arc: D4 E1_H01W0100
arc: D5 H00R0100
arc: D6 V02N0601
arc: D7 H02E0001
arc: E1_H01E0101 F7
arc: E1_H02E0101 F3
arc: E1_H02E0201 F2
arc: E1_H02E0601 F4
arc: E1_H02E0701 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: MUXCLK0 CLK0
arc: N1_V02N0701 F7
arc: V01S0000 F1
word: SLICEC.K0.INIT 1100110011100010
word: SLICEB.K1.INIT 1101110011011111
word: SLICEB.K0.INIT 0101011111011111
word: SLICEC.K1.INIT 1111110010001000
word: SLICED.K0.INIT 1100111100000011
word: SLICEA.K0.INIT 1111001111000000
word: SLICEA.K1.INIT 0000000001110000
word: SLICED.K1.INIT 1110111110111101
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R5C6:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0501 N1_V01S0100
arc: H00L0000 V02N0001
arc: H00L0100 H02W0301
arc: H00R0100 H02W0501
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 H02W0201
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 E1_H02W0501
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0103 H06E0103
arc: V00B0000 V02N0201
arc: V00B0100 E1_H02W0701
arc: V00T0100 W1_H02E0301
arc: A0 V01N0101
arc: A1 H02W0701
arc: A2 F7
arc: A3 H02E0701
arc: A5 V02N0301
arc: A6 F5
arc: B0 V00B0000
arc: B1 V02S0101
arc: B2 V01N0001
arc: B3 F1
arc: B5 H02E0101
arc: B6 F3
arc: B7 E1_H02W0301
arc: C0 V02S0601
arc: C1 H00L0100
arc: C2 H02E0601
arc: C3 N1_V01N0001
arc: C5 E1_H01E0101
arc: C6 V00B0100
arc: CE0 H00L0000
arc: CLK0 G_HPBX0000
arc: D0 S1_V02N0001
arc: D1 V00T0100
arc: D2 E1_H02W0201
arc: D3 H02E0201
arc: D5 F2
arc: D6 H00R0100
arc: D7 E1_H01W0100
arc: E1_H01E0101 F7
arc: E1_H02E0401 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: MUXCLK0 CLK0
arc: N1_V01N0001 F7
arc: V01S0100 Q0
word: SLICED.K1.INIT 1100110000110011
word: SLICEB.K0.INIT 0111111100001111
word: SLICEA.K1.INIT 1011101010111111
word: SLICEB.K1.INIT 1010001110101111
word: SLICEC.K1.INIT 0011010111111111
word: SLICED.K0.INIT 0000000000110101
word: SLICEA.K0.INIT 1010101100000011
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R5C7:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: H00R0000 N1_V02S0601
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0501 N1_V01S0100
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 H02W0101
arc: S1_V02S0701 E1_H01W0100
arc: V00B0100 V02S0301
arc: W1_H02W0701 E1_H01W0100
arc: A2 H02E0501
arc: A4 N1_V01N0101
arc: A6 E1_H01W0000
arc: B0 V02S0101
arc: B1 E1_H01W0100
arc: B2 V02S0101
arc: B3 V02N0101
arc: B4 H00L0000
arc: B6 V00T0000
arc: B7 V00T0000
arc: C0 W1_H02E0401
arc: C1 N1_V01N0001
arc: C2 S1_V02N0601
arc: C3 H00L0100
arc: C4 V00T0100
arc: C5 V00T0000
arc: C6 F4
arc: C7 E1_H01E0101
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 H02E0001
arc: D1 N1_V01S0000
arc: D2 V02S0201
arc: D3 N1_V01S0000
arc: D4 E1_H01W0100
arc: D5 V00B0000
arc: D6 V01N0001
arc: D7 E1_H02W0201
arc: E1_H01E0001 Q0
arc: E1_H01E0101 Q2
arc: E1_H02E0101 Q1
arc: E1_H02E0201 Q2
arc: E1_H02E0301 Q3
arc: E1_H02E0701 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00L0100 Q3
arc: H01W0000 F6
arc: H01W0100 Q3
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q3
arc: N3_V06N0303 F6
arc: S1_V02S0201 Q2
arc: S1_V02S0301 Q3
arc: S1_V02S0501 F5
arc: V00B0000 F4
arc: V00T0000 Q0
arc: V00T0100 Q1
arc: V01S0000 Q0
arc: V01S0100 Q1
arc: W1_H02W0101 F3
arc: W1_H02W0201 Q0
arc: W1_H02W0301 Q1
arc: W1_H02W0401 F4
arc: W1_H02W0501 F7
word: SLICED.K1.INIT 0011001100111100
word: SLICEA.K1.INIT 0011110000000000
word: SLICEB.K0.INIT 0010000000000000
word: SLICEA.K0.INIT 0011000000000000
word: SLICEC.K0.INIT 1000000000000000
word: SLICEC.K1.INIT 1111000000000000
word: SLICED.K0.INIT 1000000000000000
word: SLICEB.K1.INIT 0011110000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R5C8:PLC2
arc: H00R0000 N1_V02S0601
arc: S1_V02S0401 W1_H02E0401
arc: V00B0000 V02S0201
arc: V00B0100 V02S0301
arc: V00T0000 V02S0401
arc: A1 H02E0701
arc: B0 H01W0100
arc: B1 Q1
arc: B2 H02E0301
arc: B3 H02E0101
arc: B4 H01E0101
arc: B5 H02E0301
arc: C4 H01E0001
arc: C5 F4
arc: C6 V02S0001
arc: C7 E1_H01E0101
arc: CE0 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 H02E0001
arc: D1 V00B0100
arc: D2 V00T0100
arc: D3 V01S0100
arc: D4 F2
arc: D5 H00L0100
arc: D6 V00B0000
arc: D7 H02E0201
arc: E1_H01E0001 F2
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H01W0000 Q1
arc: H01W0100 Q0
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0001 F2
arc: S1_V02S0101 Q1
arc: S1_V02S0201 Q0
arc: S1_V02S0301 F3
arc: S1_V02S0501 F7
arc: S1_V02S0601 F6
arc: V00T0100 F3
arc: V01S0000 F4
arc: V01S0100 Q0
arc: W1_H02W0001 Q0
arc: W1_H02W0101 Q1
arc: W1_H02W0201 Q0
arc: W1_H02W0301 F3
arc: W1_H02W0501 F5
arc: W1_H02W0701 F7
word: SLICEB.K1.INIT 0000000000110011
word: SLICEB.K0.INIT 0000000011001100
word: SLICED.K1.INIT 1111000000001111
word: SLICEC.K0.INIT 0000000000000011
word: SLICEC.K1.INIT 1100111100000000
word: SLICEA.K0.INIT 0011001100000000
word: SLICEA.K1.INIT 0110011000000000
word: SLICED.K0.INIT 0000111111111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1

.tile R5C9:PLC2
arc: W1_H02W0201 H01E0001

.tile R64C2:PLC2
arc: N3_V06N0003 S3_V06N0303

.tile R64C4:PLC2
arc: N3_V06N0303 S3_V06N0203

.tile R64C5:PLC2
arc: N3_V06N0303 S3_V06N0203

.tile R64C8:PLC2
arc: N3_V06N0203 S3_V06N0203

.tile R6C2:PLC2
arc: E1_H02E0701 N1_V01S0100
arc: H00R0100 H02W0501
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0201 E1_H01W0000
arc: A1 F5
arc: A2 F5
arc: A3 F5
arc: A5 V02N0301
arc: A7 H00L0000
arc: B0 V01N0001
arc: B3 Q3
arc: B5 H00L0000
arc: B7 V00T0000
arc: C0 H00L0000
arc: C2 H00L0100
arc: C3 N1_V01N0001
arc: C5 V02N0001
arc: C7 V01N0101
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V02N0201
arc: D1 V00T0100
arc: D2 Q2
arc: D3 V00T0100
arc: D5 V01N0001
arc: D7 H00L0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00L0100 Q1
arc: H01W0000 Q1
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q2
arc: N1_V01N0101 F5
arc: N1_V02N0101 Q3
arc: S1_V02S0001 Q0
arc: V00T0000 Q2
arc: V00T0100 Q1
arc: V01S0000 F7
arc: V01S0100 Q3
word: SLICED.K1.INIT 0000000000000001
word: SLICEA.K0.INIT 0011110011110000
word: SLICEC.K1.INIT 1000000000000000
word: SLICEA.K1.INIT 0101010110101010
word: SLICEB.K0.INIT 0101111110100000
word: SLICEB.K1.INIT 0110110011001100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R6C3:PLC2
arc: E1_H02E0601 E1_H01W0000
arc: H00L0000 S1_V02N0001
arc: H00R0100 V02S0701
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 E1_H01W0000
arc: S1_V02S0001 H02W0001
arc: A0 H00L0000
arc: A1 F5
arc: A2 H02E0701
arc: A6 V02N0301
arc: B0 V00T0000
arc: B2 V01N0001
arc: B3 E1_H02W0101
arc: B5 H02W0301
arc: B7 F3
arc: C0 V02N0601
arc: C1 N1_V01S0100
arc: C2 F6
arc: CLK0 G_HPBX0000
arc: D0 F2
arc: D1 H02W0201
arc: D2 V02N0201
arc: D3 N1_V01S0000
arc: D5 E1_H01W0100
arc: D6 H00R0100
arc: D7 V02N0401
arc: E1_H01E0001 F7
arc: E1_H01E0101 F1
arc: E1_H02E0101 F3
arc: E1_H02E0301 F3
arc: E1_H02E0501 F5
arc: E1_H02E0701 F7
arc: E3_H06E0003 F3
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 Q0
arc: MUXCLK0 CLK0
arc: N1_V01N0001 F3
arc: N1_V01N0101 F5
arc: N1_V02N0001 Q0
arc: N1_V02N0101 F3
arc: N1_V02N0301 F1
arc: N1_V02N0701 F7
arc: S1_V02S0501 F5
arc: S1_V02S0701 F7
arc: V00T0000 Q0
arc: V01S0000 F2
arc: V01S0100 Q0
arc: W1_H02W0501 F7
word: SLICED.K1.INIT 1111111111001100
word: SLICEB.K1.INIT 0011001100000000
word: SLICEA.K0.INIT 1111000011110100
word: SLICEC.K1.INIT 1100110000000000
word: SLICEA.K1.INIT 1010111100001111
word: SLICED.K0.INIT 1010101000000000
word: SLICEB.K0.INIT 0101000101010101
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R6C4:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0701 H01E0101
arc: H00R0100 H02E0701
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 H01E0001
arc: S1_V02S0201 H01E0001
arc: S1_V02S0601 N1_V01S0000
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0501 V01N0101
arc: A3 V00T0000
arc: A4 F7
arc: A5 N1_V01S0100
arc: A6 V02S0101
arc: B0 V02N0301
arc: B3 H01W0100
arc: B5 H00L0000
arc: B6 V00B0100
arc: B7 V01S0000
arc: C1 H00L0000
arc: C3 N1_V01S0100
arc: C4 V00T0000
arc: C5 V00T0100
arc: C6 V02S0001
arc: C7 V00T0100
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D1 V00T0100
arc: D2 Q2
arc: D3 V00T0100
arc: D5 H01W0000
arc: D6 E1_H02W0201
arc: E1_H01E0001 F3
arc: E1_H01E0101 F1
arc: E1_H02E0101 F1
arc: E1_H02E0201 Q2
arc: E1_H02E0401 F6
arc: E1_H02E0501 F7
arc: E1_H02E0601 F4
arc: E3_H06E0003 Q0
arc: E3_H06E0103 F1
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H01W0000 Q0
arc: H01W0100 Q0
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q1
arc: N1_V02N0001 Q2
arc: N1_V02N0101 Q1
arc: N1_V02N0201 Q0
arc: N1_V02N0301 Q1
arc: N1_V02N0701 F7
arc: N3_V06N0103 Q2
arc: S1_V02S0001 Q2
arc: S1_V02S0101 Q1
arc: S1_V02S0401 F4
arc: S1_V02S0701 F5
arc: S3_V06S0103 Q1
arc: V00B0100 F7
arc: V00T0000 Q2
arc: V00T0100 Q1
arc: V01S0000 Q0
arc: V01S0100 Q2
arc: W1_H02W0001 Q2
arc: W1_H02W0301 Q1
arc: W1_H02W0401 F4
word: SLICED.K1.INIT 0000001100000011
word: SLICEB.K0.INIT 0000000011111111
word: SLICEC.K0.INIT 0000101000001010
word: SLICED.K0.INIT 0100010101010101
word: SLICEC.K1.INIT 1000001010101000
word: SLICEA.K0.INIT 0011001111001100
word: SLICEA.K1.INIT 0000111111110000
word: SLICEB.K1.INIT 1011110101111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R6C5:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 V01N0101
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 V02S0701
arc: H00L0000 H02E0201
arc: H00R0100 H02E0701
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0701 H01E0101
arc: V00B0000 V02N0201
arc: V00B0100 H02E0701
arc: V00T0000 N1_V02S0601
arc: V00T0100 S1_V02N0701
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 V02N0301
arc: A0 F5
arc: A1 V02N0701
arc: A2 V02N0501
arc: A3 H02E0501
arc: A4 V02S0301
arc: A5 V02S0101
arc: A7 V02N0101
arc: B0 V00B0000
arc: B4 N1_V01S0000
arc: B5 H02E0301
arc: B6 F3
arc: B7 V00T0000
arc: C0 V02S0601
arc: C1 F4
arc: C2 N1_V02S0601
arc: C3 H00L0000
arc: C4 V00T0100
arc: C5 W1_H02E0601
arc: C6 H01E0001
arc: C7 F6
arc: CE0 W1_H02E0101
arc: CE1 W1_H02E0101
arc: CLK0 G_HPBX0000
arc: D0 F2
arc: D1 V00B0100
arc: D3 H02E0001
arc: D4 S1_V02N0401
arc: D5 H02E0001
arc: D6 H00R0100
arc: D7 V01N0001
arc: E1_H01E0101 F7
arc: E1_H02E0001 Q2
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V02N0101 Q1
word: SLICEB.K1.INIT 0000000011111010
word: SLICEC.K0.INIT 0001000000010001
word: SLICEA.K1.INIT 1111000011110101
word: SLICED.K1.INIT 0000111100000111
word: SLICEA.K0.INIT 0000000000010101
word: SLICED.K0.INIT 0000000000110000
word: SLICEB.K0.INIT 0101000001010000
word: SLICEC.K1.INIT 0010010000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R6C6:PLC2
arc: E1_H02E0501 V06S0303
arc: H00L0100 W1_H02E0101
arc: H00R0000 H02E0601
arc: H00R0100 H02W0501
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 H06E0103
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 H06E0003
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 W1_H02E0601
arc: V00B0000 S1_V02N0001
arc: V00B0100 H02E0701
arc: V00T0100 E1_H02W0301
arc: A0 H00L0100
arc: A1 V02N0501
arc: A3 V00B0000
arc: A4 V02N0101
arc: A5 N1_V01S0100
arc: A6 F5
arc: A7 H02E0501
arc: B0 W1_H02E0301
arc: B2 V02S0101
arc: B3 H00L0000
arc: B4 W1_H02E0301
arc: B5 H02E0301
arc: B6 V02S0701
arc: B7 W1_H02E0301
arc: C0 F4
arc: C1 W1_H02E0401
arc: C3 H00R0100
arc: C4 W1_H02E0601
arc: C5 V02S0201
arc: C6 V00T0100
arc: CE0 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 H01E0101
arc: D1 V01S0100
arc: D2 V00B0100
arc: D3 V02S0001
arc: D4 F2
arc: D5 H00R0100
arc: D6 H02E0201
arc: D7 W1_H02E0201
arc: E1_H02E0601 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: MUXCLK0 CLK0
arc: N1_V01N0001 Q1
arc: N1_V01N0101 F2
arc: N1_V02N0301 F3
arc: V01S0000 F7
arc: V01S0100 F7
arc: W1_H02W0201 F2
word: SLICEC.K1.INIT 0101001111111111
word: SLICED.K0.INIT 0000100000101000
word: SLICEB.K1.INIT 0011010111111111
word: SLICED.K1.INIT 0010001000000000
word: SLICEA.K1.INIT 1010111100001111
word: SLICEC.K0.INIT 1111110100000000
word: SLICEA.K0.INIT 0111000011111111
word: SLICEB.K0.INIT 0011001100000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R6C7:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 V02S0301
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 N1_V01S0100
arc: H00R0100 H02E0501
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 H06E0103
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 W1_H02E0501
arc: V00B0000 V02S0001
arc: V00B0100 V02S0301
arc: V00T0100 W1_H02E0101
arc: W1_H02W0501 N1_V01S0100
arc: A1 V02S0701
arc: A2 V02S0501
arc: A3 V02S0701
arc: A4 N1_V01S0100
arc: A5 F7
arc: A7 V02S0101
arc: B2 H02W0101
arc: B3 V02S0301
arc: B4 V00B0100
arc: B5 F3
arc: B7 V02S0501
arc: C1 N1_V01S0100
arc: C2 N1_V02S0601
arc: C3 N1_V01S0100
arc: C4 V02N0001
arc: C7 E1_H01E0101
arc: CE1 H00R0100
arc: CLK0 G_HPBX0000
arc: D2 Q2
arc: D3 V02S0201
arc: D4 V00B0000
arc: D7 H01W0000
arc: E1_H01E0101 F1
arc: E1_H02E0401 F4
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q2
arc: H01W0100 Q2
arc: LSR0 V00T0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q2
arc: N1_V02N0101 F1
arc: V01S0000 F3
arc: W1_H02W0701 F5
word: SLICEC.K0.INIT 1111111101001110
word: SLICEB.K1.INIT 0111111110000000
word: SLICEA.K1.INIT 1010000010100000
word: SLICED.K1.INIT 0000000001100000
word: SLICEB.K0.INIT 0111000010000000
word: SLICEC.K1.INIT 0010001000100010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R6C8:PLC2
arc: H00L0000 H02E0201
arc: H00R0000 V02S0601
arc: H00R0100 V02S0501
arc: N1_V02N0201 S1_V02N0701
arc: V00B0000 V02S0201
arc: V00B0100 N1_V02S0301
arc: V00T0100 S1_V02N0701
arc: W1_H02W0101 V02S0101
arc: W1_H02W0301 V02S0301
arc: A0 N1_V02S0501
arc: A1 H02E0701
arc: A2 F7
arc: A4 F5
arc: A6 V02S0101
arc: A7 H02E0701
arc: B0 F1
arc: B1 H02E0301
arc: B2 H00L0000
arc: B4 V01S0000
arc: B5 V02N0701
arc: B6 N1_V01S0000
arc: B7 H02E0101
arc: C0 F4
arc: C1 F6
arc: C2 H02E0601
arc: C4 F6
arc: C5 W1_H02E0601
arc: C7 H02E0401
arc: CE0 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D1 V02S0201
arc: D2 V02S0001
arc: D4 V02S0401
arc: D5 H00R0100
arc: D7 V00B0000
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V02N0001 Q0
arc: V01S0000 F2
word: SLICED.K1.INIT 0111000010110000
word: SLICEC.K1.INIT 0000001100000000
word: SLICED.K0.INIT 1001100110011001
word: SLICEB.K0.INIT 0000111100111000
word: SLICEC.K0.INIT 1111000001000000
word: SLICEA.K1.INIT 0000111100001101
word: SLICEA.K0.INIT 1010101110101010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R76C2:PLC2
arc: N3_V06N0203 S3_V06N0103

.tile R76C4:PLC2
arc: N3_V06N0203 S3_V06N0203

.tile R76C5:PLC2
arc: N3_V06N0203 S3_V06N0203

.tile R76C8:PLC2
arc: N3_V06N0203 S3_V06N0103

.tile R7C123:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R7C2:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0701 N1_V01S0100
arc: N1_V02N0401 E1_H02W0401
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0601 N1_V02S0301
arc: V00B0000 E1_H02W0401
arc: A0 F5
arc: A1 F5
arc: A3 V00T0000
arc: A5 N1_V02S0301
arc: A6 V00T0100
arc: A7 V02N0301
arc: B1 H01W0100
arc: B2 V02N0101
arc: B3 Q3
arc: B4 E1_H02W0301
arc: B5 S1_V02N0701
arc: B6 N1_V01S0000
arc: B7 V00T0000
arc: C1 H02E0401
arc: C2 F4
arc: C3 F4
arc: C5 V01N0101
arc: C6 V01N0101
arc: C7 F4
arc: CE0 V02S0201
arc: CE1 V02S0201
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D1 V02S0001
arc: D2 Q2
arc: D3 S1_V02N0001
arc: D4 V02N0601
arc: D5 H00R0100
arc: D6 V01N0001
arc: D7 H00L0100
arc: E1_H02E0001 Q2
arc: E1_H02E0201 Q0
arc: E1_H02E0601 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H00R0100 F7
arc: H01W0000 Q1
arc: H01W0100 Q0
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F5
arc: N1_V01N0101 Q1
arc: N1_V02N0001 Q0
arc: N1_V02N0201 Q0
arc: N1_V02N0301 Q1
arc: N1_V02N0701 F7
arc: V00T0000 Q2
arc: V00T0100 Q3
arc: V01S0000 F7
arc: V01S0100 F4
word: SLICED.K0.INIT 0000000000000100
word: SLICED.K1.INIT 1000000000000000
word: SLICEC.K1.INIT 1000000000000000
word: SLICEA.K0.INIT 0101010110101010
word: SLICEA.K1.INIT 0111100011110000
word: SLICEC.K0.INIT 1100110000000000
word: SLICEB.K0.INIT 0011111111000000
word: SLICEB.K1.INIT 0110110011001100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R7C3:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0501 V02S0501
arc: E1_H02E0701 N1_V01S0100
arc: H00L0000 H02W0201
arc: H00L0100 H02W0301
arc: N1_V02N0401 E1_H01W0000
arc: S1_V02S0201 E1_H01W0000
arc: A1 V02S0501
arc: A2 E1_H01E0001
arc: A4 S1_V02N0301
arc: A5 H02E0701
arc: A6 S1_V02N0301
arc: B0 V00B0000
arc: B2 H02E0101
arc: B3 H02E0301
arc: B4 E1_H02W0101
arc: B5 H02W0101
arc: B6 E1_H02W0101
arc: C0 N1_V01S0100
arc: C1 H00L0000
arc: C2 H02W0601
arc: C3 H00L0100
arc: C4 V00T0000
arc: C5 H02E0601
arc: C6 V00T0000
arc: CLK0 G_HPBX0000
arc: D0 N1_V01S0000
arc: D1 V02S0001
arc: D2 V02N0201
arc: D3 H02E0001
arc: D4 H02W0001
arc: D5 V01N0001
arc: D6 H02W0001
arc: E1_H01E0001 F3
arc: E1_H02E0101 F1
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: MUXCLK0 CLK0
arc: N1_V01N0001 F5
arc: N1_V02N0201 F2
arc: N1_V02N0301 F1
arc: N1_V02N0601 F4
arc: V00B0000 F6
arc: V00T0000 Q0
word: SLICEA.K0.INIT 1111001100110011
word: SLICEA.K1.INIT 1111101011110000
word: SLICEB.K1.INIT 0000000000000011
word: SLICEB.K0.INIT 0000000000100000
word: SLICEC.K1.INIT 0001000000000000
word: SLICEC.K0.INIT 0001000000000000
word: SLICED.K0.INIT 0001001100000011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R7C4:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 N1_V01S0100
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 H02E0101
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 N1_V01S0100
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0701 N1_V02S0701
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 N1_V02S0201
arc: A0 N1_V02S0701
arc: A2 N1_V02S0701
arc: A4 H02E0701
arc: A5 N1_V02S0301
arc: A6 V02N0301
arc: A7 V02N0101
arc: B2 V01N0001
arc: B3 V02S0101
arc: B6 V01S0000
arc: B7 S1_V02N0501
arc: C1 V02N0601
arc: C2 H00L0000
arc: C4 V02N0001
arc: C6 V00B0100
arc: C7 V00T0000
arc: CE0 V02S0201
arc: CE1 V02S0201
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D1 V00T0100
arc: D2 Q2
arc: D3 V02S0001
arc: D4 H02E0201
arc: D5 V02S0601
arc: D6 W1_H02E0201
arc: D7 H02E0001
arc: E1_H01E0001 F3
arc: E1_H01E0101 F4
arc: E1_H02E0301 F3
arc: E1_H02E0501 F5
arc: E3_H06E0003 F3
arc: E3_H06E0303 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0000 F4
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F5
arc: N1_V01N0101 F4
arc: N1_V02N0301 F3
arc: S1_V02S0201 Q0
arc: S1_V02S0401 F4
arc: V00B0000 F4
arc: V00B0100 F7
arc: V00T0000 Q0
arc: V00T0100 Q1
arc: V01S0000 Q2
arc: W1_H02W0301 Q1
arc: W1_H02W0401 F4
arc: W1_H02W0601 F6
word: SLICEB.K1.INIT 1100110000000000
word: SLICEC.K1.INIT 0000000010101010
word: SLICEA.K0.INIT 0101010110101010
word: SLICEB.K0.INIT 0111111110000000
word: SLICEC.K0.INIT 0000010100000000
word: SLICEA.K1.INIT 0000111111110000
word: SLICED.K1.INIT 0000000000000001
word: SLICED.K0.INIT 0000000000010000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R7C5:PLC2
arc: E1_H02E0501 V02S0501
arc: E1_H02E0701 N1_V02S0701
arc: H00L0100 V02S0101
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H01E0101
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0401 H02E0401
arc: V00B0100 N1_V02S0301
arc: V00T0000 H02E0201
arc: V00T0100 N1_V02S0701
arc: W1_H02W0101 V02N0101
arc: A0 W1_H02E0501
arc: A2 V00T0000
arc: A4 V02S0301
arc: A6 H02E0701
arc: A7 F5
arc: B0 V02N0301
arc: B2 H02E0101
arc: B5 H02E0301
arc: B6 H02E0101
arc: C2 H02E0401
arc: C4 V00B0100
arc: C5 H02E0601
arc: C6 H02E0601
arc: C7 V00T0100
arc: CE0 H00L0100
arc: CLK0 G_HPBX0000
arc: D0 V02N0201
arc: D2 H02E0001
arc: D5 H02E0201
arc: D7 F2
arc: E1_H01E0101 F6
arc: E1_H02E0001 F2
arc: E1_H02E0401 F4
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F6
arc: N1_V01N0101 Q0
arc: N1_V02N0501 F7
arc: V00B0000 F4
arc: V01S0000 F7
word: SLICEC.K0.INIT 0000101000001010
word: SLICED.K0.INIT 0001111100011111
word: SLICEC.K1.INIT 0000000000110000
word: SLICEB.K0.INIT 0000010100000100
word: SLICED.K1.INIT 0000000000000101
word: SLICEA.K0.INIT 0111011101100110
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C6:PLC2
arc: E1_H02E0301 V02S0301
arc: E1_H02E0501 W1_H02E0501
arc: H00L0100 V02S0301
arc: H00R0100 V02S0501
arc: N1_V02N0101 H01E0101
arc: N1_V02N0501 W1_H02E0501
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 W1_H02E0401
arc: V00B0000 H02E0401
arc: V00B0100 V02N0301
arc: A0 H02E0501
arc: A1 H02E0701
arc: A4 V02S0101
arc: A6 H02E0701
arc: A7 V02N0301
arc: B1 N1_V02S0101
arc: B2 V02N0101
arc: B3 V02N0101
arc: B6 N1_V01S0000
arc: B7 F3
arc: C0 N1_V01N0001
arc: C1 F4
arc: C4 V02N0201
arc: C5 V02N0201
arc: C6 V00T0100
arc: CE0 H00L0100
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D1 F2
arc: D2 H01E0101
arc: D3 H01E0101
arc: D5 H00R0100
arc: D6 V02S0601
arc: D7 H02E0001
arc: E1_H01E0101 F1
arc: E1_H02E0001 Q0
arc: E1_H02E0701 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: H01W0100 F7
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F5
arc: N1_V02N0001 F2
arc: S1_V02S0701 F5
arc: V00T0100 F3
arc: V01S0000 F6
arc: V01S0100 F1
word: SLICEC.K1.INIT 0000000011110000
word: SLICEB.K1.INIT 1100110000000000
word: SLICED.K0.INIT 1011101100011011
word: SLICED.K1.INIT 0000000000010001
word: SLICEA.K1.INIT 1111111011011100
word: SLICEA.K0.INIT 0101010111110000
word: SLICEC.K0.INIT 0000010100000101
word: SLICEB.K0.INIT 0000000011001100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C7:PLC2
arc: H00L0100 H02E0301
arc: H00R0100 N1_V02S0701
arc: N1_V02N0001 H02E0001
arc: N1_V02N0601 N1_V01S0000
arc: S1_V02S0301 H06E0003
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 H02E0701
arc: V00B0100 V02S0301
arc: A0 H02E0501
arc: A3 V01N0101
arc: A5 N1_V02S0301
arc: B0 V02N0301
arc: B3 V01N0001
arc: B5 H02W0301
arc: C3 H00R0100
arc: C5 E1_H01E0101
arc: CE0 H00L0100
arc: CLK0 G_HPBX0000
arc: D0 H01E0101
arc: D3 V00B0100
arc: D5 H01W0000
arc: E1_H01E0101 F3
arc: E1_H02E0701 F5
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: H01W0000 Q0
arc: MUXCLK0 CLK0
word: SLICEB.K1.INIT 0101001100001111
word: SLICEC.K1.INIT 0001000010010000
word: SLICEA.K0.INIT 0010001011111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C8:PLC2
arc: N1_V02N0701 H02E0701
arc: W1_H02W0301 N1_V02S0301

.tile R88C2:PLC2
arc: N3_V06N0003 S3_V06N0003

.tile R88C4:PLC2
arc: N3_V06N0103 S3_V06N0003

.tile R88C5:PLC2
arc: N3_V06N0103 S3_V06N0003

.tile R88C8:PLC2
arc: N3_V06N0003 S3_V06N0003

.tile R8C2:PLC2
arc: E1_H02E0201 V06S0103
arc: H00R0100 H02W0701
arc: N1_V02N0601 E1_H02W0601
arc: V00T0000 V02S0401
arc: A0 E1_H01E0001
arc: B0 H01W0100
arc: B1 Q1
arc: B2 H01W0100
arc: C0 V02S0601
arc: C1 N1_V01S0100
arc: C2 V02S0601
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 N1_V01S0000
arc: D2 N1_V01S0000
arc: E1_H01E0001 Q0
arc: E1_H02E0101 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: H01W0100 Q2
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q0
arc: N1_V02N0101 Q1
arc: N1_V02N0301 Q1
arc: V01S0000 Q1
arc: V01S0100 Q2
word: SLICEA.K0.INIT 0110101010101010
word: SLICEA.K1.INIT 0011110000111100
word: SLICEB.K0.INIT 0011110011001100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1

.tile R8C3:PLC2
arc: H00R0100 N1_V02S0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 H02E0201
arc: V00B0000 V02S0201
arc: V00B0100 H02W0701
arc: W1_H02W0701 N1_V02S0701
arc: A0 H00L0000
arc: A3 H02W0701
arc: A5 V00T0000
arc: B0 E1_H01W0100
arc: B1 Q1
arc: B3 Q3
arc: B5 H00L0000
arc: C0 E1_H02W0601
arc: C1 E1_H01W0000
arc: C2 E1_H02W0401
arc: C3 E1_H01W0000
arc: C5 V00T0100
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V01S0100
arc: D1 V00B0100
arc: D2 Q2
arc: D3 V00T0100
arc: D5 E1_H01W0100
arc: E1_H01E0001 Q1
arc: E1_H01E0101 Q0
arc: E1_H02E0001 Q2
arc: E1_H02E0101 Q3
arc: E1_H02E0301 Q3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: H00L0000 Q0
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: N1_V01N0001 F5
arc: V00T0000 Q2
arc: V00T0100 Q1
arc: V01S0100 Q2
word: SLICEC.K1.INIT 0000000000000001
word: SLICEA.K1.INIT 0011110011001100
word: SLICEB.K1.INIT 0110110011001100
word: SLICEB.K0.INIT 0000111111110000
word: SLICEA.K0.INIT 0110101010101010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R8C4:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 V02S0501
arc: E1_H02E0701 N1_V02S0701
arc: H00R0100 V02S0701
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0301 H02E0301
arc: V00T0000 V02S0401
arc: A0 F5
arc: A1 V02S0701
arc: A3 F7
arc: A5 V00T0100
arc: A6 F7
arc: A7 F5
arc: B1 Q1
arc: B3 Q3
arc: B5 N1_V01S0000
arc: B6 H01E0101
arc: B7 H02E0101
arc: C5 V02S0201
arc: C6 E1_H01E0101
arc: C7 H01E0001
arc: CE0 N1_V02S0201
arc: CE1 N1_V02S0201
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D1 V02S0201
arc: D3 H02E0001
arc: D5 H00R0100
arc: D6 H02E0001
arc: D7 H01W0000
arc: E1_H01E0001 F7
arc: E1_H01E0101 Q3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q3
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q0
arc: N1_V02N0601 F6
arc: V00T0100 Q1
arc: V01S0100 Q1
arc: W1_H02W0601 F6
arc: W1_H02W0701 F5
word: SLICEC.K1.INIT 1000000000000000
word: SLICEA.K1.INIT 0110011011001100
word: SLICEA.K0.INIT 0101010110101010
word: SLICED.K1.INIT 1000000000000000
word: SLICEB.K1.INIT 0110011011001100
word: SLICED.K0.INIT 1000000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R8C5:PLC2
arc: H00L0000 H02E0001
arc: H00L0100 N1_V02S0301
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0701 H02E0701
arc: N3_V06N0003 S1_V02N0001
arc: V00T0000 H02E0001
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0401 H01E0001
arc: W1_H02W0601 H01E0001
arc: A0 F7
arc: A2 H02E0501
arc: A3 V00T0000
arc: A7 H00L0000
arc: B0 F3
arc: B2 H02E0101
arc: B3 H02W0101
arc: B4 N1_V02S0501
arc: B7 H02W0101
arc: C0 E1_H01W0000
arc: C2 V02S0401
arc: C3 F4
arc: C4 V00T0100
arc: C7 H02E0401
arc: CE0 H00L0100
arc: CLK0 G_HPBX0000
arc: D0 N1_V01S0000
arc: D2 V02N0201
arc: D3 F2
arc: D4 H02E0001
arc: D7 H02E0201
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: MUXCLK0 CLK0
arc: N1_V02N0001 Q0
word: SLICED.K1.INIT 0011000100010011
word: SLICEA.K0.INIT 1110110011101110
word: SLICEC.K0.INIT 0011000000000000
word: SLICEB.K0.INIT 1111000111001111
word: SLICEB.K1.INIT 1100000011000100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C6:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 N1_V01S0100
arc: H00L0000 W1_H02E0201
arc: H00L0100 N1_V02S0301
arc: H00R0100 V02S0701
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 W1_H02E0301
arc: V00B0000 N1_V02S0201
arc: V00T0000 V02S0401
arc: W1_H02W0101 V06S0103
arc: A0 F5
arc: A2 W1_H02E0501
arc: A4 V00B0000
arc: A5 V02S0101
arc: B0 V02N0301
arc: B2 V02S0101
arc: B3 V02S0301
arc: B4 W1_H02E0301
arc: B5 W1_H02E0301
arc: C0 F4
arc: C2 H00L0000
arc: C3 H00L0000
arc: C4 V00T0000
arc: C5 V00T0000
arc: CE0 H00L0100
arc: CLK0 G_HPBX0000
arc: D0 N1_V01S0000
arc: D2 H02W0001
arc: D3 H02W0001
arc: D4 H00R0100
arc: D5 V00B0000
arc: E1_H01E0001 F3
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0000 F3
arc: MUXCLK0 CLK0
arc: N1_V02N0001 Q0
word: SLICEC.K1.INIT 0100100001000100
word: SLICEC.K0.INIT 0010001100000000
word: SLICEA.K0.INIT 1100100011111011
word: SLICEB.K1.INIT 0000000000110000
word: SLICEB.K0.INIT 0110001111001111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C7:PLC2
arc: H00L0100 H02E0301
arc: H00R0000 N1_V02S0401
arc: N1_V02N0301 H01E0101
arc: V00B0000 H02E0401
arc: W1_H02W0001 N1_V02S0001
arc: A0 V02S0701
arc: A1 E1_H01E0001
arc: A2 V00B0000
arc: A4 V02S0301
arc: A7 H02E0701
arc: B0 V02S0301
arc: B1 N1_V02S0101
arc: B2 H02E0101
arc: B4 N1_V02S0501
arc: C0 V02S0601
arc: C1 F4
arc: C2 H02E0601
arc: C4 N1_V02S0001
arc: C7 H01E0001
arc: CE0 H00L0100
arc: CLK0 G_HPBX0000
arc: D0 V01S0100
arc: D1 H02E0201
arc: D2 H00R0000
arc: D4 H02E0001
arc: D7 H02E0001
arc: E1_H01E0001 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: MUXCLK0 CLK0
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q0
arc: V01S0100 F7
word: SLICEB.K0.INIT 0000100111001001
word: SLICEC.K0.INIT 0011001110100000
word: SLICEA.K1.INIT 1010000010001000
word: SLICED.K1.INIT 0101010100000101
word: SLICEA.K0.INIT 1111111100100000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C8:PLC2
arc: N1_V02N0701 S1_V02N0701

.tile R9C2:PLC2
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0701 N1_V01S0100

.tile R9C3:PLC2
arc: V00B0000 V02N0001
arc: CLK0 G_HPBX0000
arc: LSR1 V00B0000
arc: M3 H02W0201
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V02N0301 Q3
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C4:PLC2
arc: E1_H02E0201 V06S0103
arc: N1_V02N0001 V01N0001
arc: N1_V02N0501 N1_V01S0100
arc: W1_H02W0201 V01N0001

.tile R9C5:PLC2
arc: N1_V02N0201 H02E0201

.tile R9C6:PLC2
arc: N1_V02N0301 S1_V02N0201

.tile TAP_R2C13:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R3C13:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R4C13:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R5C13:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R6C13:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R7C13:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R8C13:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R9C13:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile_group MIB_R4C0:PLL0_UL MIB_R5C0:PLL1_UL
word: CLKI_DIV 0000000
word: CLKFB_DIV 0000001
word: CLKOP_DIV 0000000
word: CLKOP_CPHASE 0000011
word: CLKOP_FPHASE 000
word: CLKOS_DIV 1111100
word: CLKOS_CPHASE 0000001
word: CLKOS_FPHASE 000
word: CLKOS2_DIV 1111001
word: CLKOS2_CPHASE 0000000
word: CLKOS2_FPHASE 000
word: CLKOS3_DIV 0000011
word: CLKOS3_CPHASE 0000101
word: CLKOS3_FPHASE 000
word: PLL_LOCK_MODE 000
word: KVCO 000
word: LPF_CAPACITOR 00
word: LPF_RESISTOR 0001000
word: ICP_CURRENT 01001
word: FREQ_LOCK_ACCURACY 00
word: MFG_GMC_GAIN 000
word: MFG_GMC_TEST 1110
word: MFG1_TEST 000
word: MFG2_TEST 000
word: MFG_FORCE_VFILTER 0
word: MFG_ICP_TEST 0
word: MFG_EN_UP 0
word: MFG_FLOAT_ICP 0
word: MFG_GMC_PRESET 0
word: MFG_LF_PRESET 0
word: MFG_GMC_RESET 0
word: MFG_LF_RESET 0
word: MFG_LF_RESGRND 0
word: MFG_GMCREF_SEL 10
word: MFG_ENABLE_FILTEROPAMP 1
enum: MODE EHXPLLL
enum: CLKOP_ENABLE ENABLED
enum: CLKOS_ENABLE ENABLED
enum: CLKOS2_ENABLE ENABLED
enum: CLKOS3_ENABLE ENABLED
enum: FEEDBK_PATH CLKOP
enum: CLKOP_TRIM_POL RISING
enum: CLKOP_TRIM_DELAY 0
enum: CLKOS_TRIM_POL RISING
enum: CLKOS_TRIM_DELAY 0
enum: OUTDIVIDER_MUXA DIVA
enum: OUTDIVIDER_MUXB DIVB
enum: OUTDIVIDER_MUXC DIVC
enum: OUTDIVIDER_MUXD DIVD
enum: STDBY_ENABLE DISABLED
enum: REFIN_RESET DISABLED
enum: SYNC_ENABLE DISABLED
enum: INT_LOCK_STICKY ENABLED
enum: DPHASE_SOURCE DISABLED
enum: PLLRST_ENA DISABLED
enum: INTFB_WAKE DISABLED

