
           Lattice Mapping Report File for Design Module 'toplcd00'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 4 -oc Commercial
     lcd00_lcd0.ngd -o lcd00_lcd0_map.ncd -pr lcd00_lcd0.prf -mp lcd00_lcd0.mrp
     -lpf C:/Users/ameri/Documentos/Arquitectura-de-Computadoras-master/II/Pract
     icas/lcd00/lcd0/lcd00_lcd0_synplify.lpf -lpf C:/Users/ameri/Documentos/Arqu
     itectura-de-Computadoras-master/II/Practicas/lcd00/lcd00.lpf -c 0 -gui
     -msgset C:/Users/ameri/Documentos/Arquitectura-de-Computadoras-master/II/Pr
     acticas/lcd00/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   4
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.11.0.396.4
Mapped on:  10/19/19  11:51:54

Design Summary
--------------

   Number of registers:     50 out of  7209 (1%)
      PFU registers:           50 out of  6864 (1%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:        60 out of  3432 (2%)
      SLICEs as Logic/ROM:     60 out of  3432 (2%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:         11 out of  3432 (0%)
   Number of LUT4s:        120 out of  6864 (2%)
      Number used as logic LUTs:         98
      Number used as distributed RAM:     0
      Number used as ripple logic:       22
      Number used as shift registers:     0
   Number of PIO sites used: 41 + 4(JTAG) out of 115 (39%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:        0 out of 1 (0%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : Yes
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  2
     Net clk00_c: 18 loads, 18 rising, 0 falling (Driver: LC00/OS01/outdiv )

                                    Page 1




Design:  toplcd00                                      Date:  10/19/19  11:51:54

Design Summary (cont)
---------------------
     Net LC00/sclk: 12 loads, 12 rising, 0 falling (Driver: LC00/OS00/OSCInst0 )
     
   Number of Clock Enables:  4
     Net reset0_c: 4 loads, 4 LSLICEs
     Net outRS0_c: 1 loads, 1 LSLICEs
     Net LC02/outCommandc_1ce[0]: 5 loads, 5 LSLICEs
     Net LC02/ENcce: 1 loads, 1 LSLICEs
   Number of LSRs:  4
     Net reset0_c: 8 loads, 8 LSLICEs
     Net LC01.outcontcc_0_sqmuxa: 4 loads, 4 LSLICEs
     Net LC03/outcontcd20: 2 loads, 2 LSLICEs
     Net LC00/OS01/un1_sdiv69_RNIRR1T: 11 loads, 11 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net reset0_c: 25 loads
     Net outFlagc0_c: 17 loads
     Net outcontcc0_c[2]: 13 loads
     Net outcontd0_c[1]: 13 loads
     Net outcontcc0_c[3]: 12 loads
     Net outcontd0_c[2]: 12 loads
     Net LC00/OS01/un1_sdiv69_RNIRR1T: 11 loads
     Net outcontcc0_c[0]: 11 loads
     Net outcontd0_c[0]: 11 loads
     Net outcontd0_c[3]: 11 loads




   Number of warnings:  0
   Number of errors:    0
     

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| clk00               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv00[0]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outEN0              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outRS0              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outRW0              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outENLED0           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

                                    Page 2




Design:  toplcd00                                      Date:  10/19/19  11:51:54

IO (PIO) Attributes (cont)
--------------------------
| outRSLED0           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outRWLED0           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outwordLCD0[7]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outwordLCD0[6]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outwordLCD0[5]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outwordLCD0[4]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outwordLCD0[3]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outwordLCD0[2]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outwordLCD0[1]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outwordLCD0[0]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outwordLED0[7]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outwordLED0[6]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outwordLED0[5]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outwordLED0[4]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outwordLED0[3]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outwordLED0[2]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outwordLED0[1]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outwordLED0[0]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcontd0[4]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcontd0[3]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcontd0[2]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcontd0[1]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcontd0[0]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcontcc0[4]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcontcc0[3]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcontcc0[2]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcontcc0[1]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcontcc0[0]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

                                    Page 3




Design:  toplcd00                                      Date:  10/19/19  11:51:54

IO (PIO) Attributes (cont)
--------------------------
| outFlagc0           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outFlagcc0          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| reset0              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv00[4]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv00[3]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv00[2]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv00[1]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block VCC undriven or does not drive anything - clipped.
Block GSR_INST undriven or does not drive anything - clipped.
Block LC00/OS01/VCC undriven or does not drive anything - clipped.
Block LC01/GND undriven or does not drive anything - clipped.
Block LC01/VCC undriven or does not drive anything - clipped.
Block LC02/GND undriven or does not drive anything - clipped.
Block LC02/VCC undriven or does not drive anything - clipped.
Block LC03/VCC undriven or does not drive anything - clipped.
Block LC03/GND undriven or does not drive anything - clipped.
Block LC04/GND undriven or does not drive anything - clipped.
Block LC04/VCC undriven or does not drive anything - clipped.
Block LC05/GND undriven or does not drive anything - clipped.
Signal reset0_c_i was merged into signal reset0_c
Signal LC00/OS00/GND undriven or does not drive anything - clipped.
Signal LC00/OS01/GND undriven or does not drive anything - clipped.
Signal VCC undriven or does not drive anything - clipped.
Signal LC00/OS00/OSCInst0_SEDSTDBY undriven or does not drive anything -
     clipped.
Signal LC00/OS01/un1_sdiv_cry_19_0_COUT undriven or does not drive anything -
     clipped.
Signal LC00/OS01/un1_sdiv_cry_0_0_S0 undriven or does not drive anything -
     clipped.
Signal LC00/OS01/N_1 undriven or does not drive anything - clipped.
Block reset0_pad_RNI7EK5 was optimized away.
Block LC00/OS00/GND was optimized away.
Block LC00/OS01/GND was optimized away.

     

OSC Summary
-----------

OSC 1:                                     Pin/Node Value
  OSC Instance Name:                                LC00/OS00/OSCInst0
  OSC Type:                                         OSCH
  STDBY Input:                                      NONE
  OSC Output:                              NODE     LC00/sclk
  OSC Nominal Frequency (MHz):                      2.08

                                    Page 4




Design:  toplcd00                                      Date:  10/19/19  11:51:54


ASIC Components
---------------

Instance Name: LC00/OS00/OSCInst0
         Type: OSCH

Run Time and Memory Usage
-------------------------

   Total CPU Time: 1 secs  
   Total REAL Time: 2 secs  
   Peak Memory Usage: 58 MB
        













































                                    Page 5


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights
     reserved.
