
// File generated by mist version N-2018.03#7d02e3ca79#180723, Sun Apr 14 19:31:09 2019
// Copyright 2014-2018 Synopsys, Inc. All rights reserved.
// mist -B -I../../../.. -I../../../../isg -r +f +i softfloat-float32_to_int32_round_to_zero_ tlx


// m3;   next: m38, jump target: m7 (next offset: 10)
000000  1 0  "10011100100000110000000000010111"   // (R[3]) = _rs_const_1_B1 (R[4]); 
000001  1 0  "00010000011000110000000011111111"   // (R[3]) = _ad_const_1_B1 (R[3]); 
000002  1 0  "10011100100001010000000000011111"   // (R[5]) = _rs_const_2_B1 (R[4]); 
000003  1 0  "00001000011001111111111101100010"   // (R[7],MC) = _pl_const_1_B1 (R[3]); 
000004  1 0  "00000000111000000100100000001100"   // (R[9]) = _ge_const_1_B2 (R[7]); 
000005  1 0  "00000000101000000100000000001011"   // (R[8]) = eqz_1_B1 (R[5]); 
000006  1 0  "01001000000001100000000001111111"   // (R[6]) = lhi_const_1_B1 (127); 
000007  1 0  "00100001001000000000000000001000"   // () = nez_br_const_1_B1 (R[9],8); 
000008  1 0  "01010100110001101111111111111111"   // (R[6]) = w32_const_bor_1_B1 (R[6],65535); 
000009  1 0  "00000000100001100011000000000011"   // (R[6]) = _ad_1_B1 (R[4],R[6]); 

// m38;   next: m44, jump target: m75 (next offset: 14)
000010  1 0  "01110100011001000000000001111110"   // (R[4]) = _gt_const_1_B1 (R[3]); 
000011  1 0  "00100000100000000000000000010110"   // () = nez_br_const_1_B1 (R[4],22); 
000012  1 0  "00000000000000000000000000000000"  .swstall "delay_slot"   // () = vd_nop_ID (); 
000013  1 0  "00000000000000000000000000000000"  .swstall "delay_slot"   // () = vd_nop_ID (); 

// m44 (next offset: 17)
000014  1 0  "00110000010000000000000000000000"   // () = __rts_jr_1_B1 (R[2]); 
000015  1 0  "01001000000000110000000000000000"   // (R[3]) = const_4_B3 (); 
000016  1 0  "00000000000000000000000000000000"  .swstall "delay_slot"   // () = vd_nop_ID (); 

// m7;   next: m68, jump target: m32 (next offset: 22)
000017  1 0  "01001000000001011100111100000000"   // (R[5]) = const_3_B1 (); 
000018  1 0  "00000000100001010010000000001011"   // (R[4]) = _eq_1_B1 (R[4],R[5]); 
000019  1 0  "00100000100000000000000000001011"   // () = nez_br_const_1_B1 (R[4],11); 
000020  1 0  "00000000000000000000000000000000"  .swstall "delay_slot"   // () = vd_nop_ID (); 
000021  1 0  "00000000000000000000000000000000"  .swstall "delay_slot"   // () = vd_nop_ID (); 

// m68;   next: m29, jump target: m30 (next offset: 29)
000022  1 0  "00000000110000000010000000010101"   // (R[4]) = nez_1_B1 (R[6]); 
000023  1 0  "01100100011000110000000011111111"   // (R[3]) = _eq_const_1_B1 (R[3]); 
000024  1 0  "00000000011001000010000000000011"   // (R[4]) = land_1_B1 (R[3],R[4]); 
000025  1 0  "00000000100010000010000000001010"   // (R[4]) = lor_1_B1 (R[8],R[4]); 
000026  1 0  "00010100100000000000000000000100"   // () = eqz_br_const_1_B1 (R[4],4); 
000027  1 0  "00000000000000000000000000000000"  .swstall "delay_slot"   // () = vd_nop_ID (); 
000028  1 0  "00000000000000000000000000000000"  .swstall "delay_slot"   // () = vd_nop_ID (); 

// m29 (next offset: 32)
000029  1 0  "00110000010000000000000000000000"   // () = __rts_jr_1_B1 (R[2]); 
000030  1 0  "01001000000001000111111111111111"   // (R[4]) = lhi_const_1_B1 (32767); 
000031  1 0  "01010100100000111111111111111111"   // (R[3]) = w32_const_bor_1_B1 (R[4],65535); 

// m30;   next: m82 (next offset: 32)

// m82;   next: m36 (next offset: 32)

// m32;   next: m36 (next offset: 32)

// m36 (next offset: 35)
000032  1 0  "00110000010000000000000000000000"   // () = __rts_jr_1_B1 (R[2]); 
000033  1 0  "01001000000000111000000000000000"   // (R[3]) = const_2_B1 (); 
000034  1 0  "00000000000000000000000000000000"  .swstall "delay_slot"   // () = vd_nop_ID (); 

// m75;   next: m51, jump target: m52 (next offset: 41)
000035  1 0  "01001000000001000000000010000000"   // (R[4]) = const_1_B1 (); 
000036  1 0  "00000000100001100010000000001010"   // (R[4]) = _or_1_B1 (R[6],R[4]); 
000037  1 0  "00000000000001110001100000011000"   // (R[3],MC) = _mi_const_1_B1 (R[7]); 
000038  1 0  "00010100101000000000000000000100"   // () = br_eqz_const_1_B1 (R[5],4); 
000039  1 0  "10001000100001000000000000001000"   // (R[4]) = _ls_const_1_B1 (R[4]); 
000040  1 0  "00000000100000110001100000010111"   // (R[3]) = _rs_1_B1 (R[4],R[3]); 

// m51 (next offset: 44)
000041  1 0  "00110000010000000000000000000000"   // () = __rts_jr_1_B1 (R[2]); 
000042  1 0  "00000000000000110001100000011000"   // (R[3],MC) = _mi_const_1_B1 (R[3]); 
000043  1 0  "00000000000000000000000000000000"  .swstall "delay_slot"   // () = vd_nop_ID (); 

// m52;   next: m55 (next offset: 44)

// m55 (next offset: /)
000044  1 0  "00110000010000000000000000000000"   // () = __rts_jr_1_B1 (R[2]); 
000045  1 0  "00000000000000000000000000000000"  .swstall "delay_slot"   // () = vd_nop_ID (); 
000046  1 0  "00000000000000000000000000000000"  .swstall "delay_slot"   // () = vd_nop_ID (); 

