// Seed: 22345852
module module_0 (
    input  wire id_0,
    input  wire id_1,
    input  wor  id_2,
    output wire id_3
);
  supply1 id_5 = {1'b0, id_5 && 1};
endmodule
module module_1 (
    input logic id_0,
    output tri id_1,
    output tri0 id_2,
    input supply1 id_3,
    output tri id_4,
    input tri1 id_5,
    output tri id_6,
    output uwire id_7
    , id_10,
    output logic id_8
);
  always @(posedge {id_5{id_3}})
    if (id_3) id_8 <= id_10;
    else begin
      assign id_2 = id_0;
      fork
        id_11(id_3);
      join_any
      id_6 = id_5;
      id_10 <= 1;
    end
  wire id_12;
  xor (id_4, id_3, id_13, id_12, id_5, id_10, id_14, id_0);
  uwire id_13 = 1;
  assign id_6 = 1'b0 == id_12;
  wire id_14;
  module_0(
      id_5, id_5, id_5, id_4
  );
  wire id_15;
  always @(posedge 1'b0) id_8 = id_10;
  always_latch @(posedge 1 - 1'b0 or posedge id_5) id_1 = 1;
endmodule
