<!-- =========================== -->
<!--     SURESH GADI README     -->
<!-- =========================== -->

<h1 align="center">ğŸ‘‹ Hi, I'm <span style="color:#00bcd4;">Suresh Gadi</span></h1>

<h3 align="center">ğŸš€ Aspiring VLSI Design & Verification Engineer | B.Tech ECE | Aditya University</h3>


<p align="center">
  <a href="https://mail.google.com/mail/?view=cm&fs=1&to=ggsuresh61@gmail.com" target="_blank">
  <img src="https://img.shields.io/badge/Gmail-D14836?style=for-the-badge&logo=gmail&logoColor=white" />
</a>

  </a>
  <a href="https://www.linkedin.com/in/suresh-gadi-6201a0293/">
    <img src="https://img.shields.io/badge/LinkedIn-0077B5?style=for-the-badge&logo=linkedin&logoColor=white" />
  </a>
  <a href="https://github.com/suresh2327">
    <img src="https://img.shields.io/badge/GitHub-171515?style=for-the-badge&logo=github&logoColor=white" />
  </a>
</p>

---

## ğŸ§  About Me  

ğŸ“ **B.Tech ECE** student at **Aditya University** (CGPA: 9.12)  
ğŸ’¡ Passionate about **VLSI Design, Verification, and Digital IC Design**  
ğŸ§© Skilled in **Verilog, SystemVerilog, and EDA Tools** (**Cadence [Xcelium, Genus, Innovus]**, **Xilinx Vivado**, **MATLAB**)  
âš™ï¸ Focused on **power-efficient and high-performance chip design**  
ğŸŒ± Exploring **SystemVerilog**, **UVM methodology** and **Low-Power VLSI**

> â€œDesign today, verify tomorrow â€” innovate forever.â€

---

## âš™ï¸ Tech Stack  

### ğŸ’» Programming Languages  
![C](https://img.shields.io/badge/C-00599C?style=for-the-badge&logo=c&logoColor=white)
![Python](https://img.shields.io/badge/Python-3776AB?style=for-the-badge&logo=python&logoColor=white)
![JavaScript](https://img.shields.io/badge/JavaScript-F7E018?style=for-the-badge&logo=javascript&logoColor=black)
![Verilog](https://img.shields.io/badge/Verilog-FF6F00?style=for-the-badge)
![SystemVerilog](https://img.shields.io/badge/SystemVerilog-FFC107?style=for-the-badge)

### ğŸ§° Tools & EDA Frameworks  
![Cadence](https://img.shields.io/badge/Cadence-CC0000?style=for-the-badge)
![Vivado](https://img.shields.io/badge/Xilinx%20Vivado-00A1E4?style=for-the-badge)
![MATLAB](https://img.shields.io/badge/MATLAB-0076A8?style=for-the-badge)
![Keil](https://img.shields.io/badge/Keil-00BFFF?style=for-the-badge)
![Proteus](https://img.shields.io/badge/Proteus-2D2E2E?style=for-the-badge)
![PSpice](https://img.shields.io/badge/PSpice-FF4B00?style=for-the-badge)

---

## ğŸ’¼ Experience  

### ğŸ§© VLSI Design & Verification Intern â€” *Technical Hub Pvt. Ltd.*  
ğŸ“… *May 2025 â€“ June 2025*  
- Designed and implemented **digital circuits using Verilog HDL**  
- Learned **SystemVerilog** from scratch for **module verification**  
- Created **testbenches** and performed **functional verification**
- Acquired strong understanding of **protocols** like **AXI, APB, UART, I2C, and SPI** 
- Optimized **timing, area, and power** of RTL designs  
- Worked with **Cadence Xcelium ,Genus & Innovus** for simulation and implementation
  
---

## ğŸš€ Projects  

### ğŸ”¹ AXI to APB Bridge Design *(Aug 2025)*  
- Designed and implemented a **bridge interface** between **AXI** and **APB** protocols  
- Developed **SystemVerilog testbenches** to verify handshaking, data transfer, and timing synchronization  
- Strengthened understanding of **AMBA bus architecture** and **inter-protocol communication**  

### ğŸ”¹ APB Protocol Interfacing *(Jun 2025)*  
- Implemented **APB bus protocol** for efficient **masterâ€“slave communication**  
- Verified **read/write transactions**, **Hold**, **Setup**, and **Active** states using **SystemVerilog testbenches**  
- Enhanced skills in **protocol-level verification** and **transaction-based design**  


---

## ğŸ… Certifications  

ğŸ“ **Cadence:** Semiconductor 101 â€¢ Digital IC Design â€¢ Verilog â€¢ SystemVerilog  
ğŸ“ **Cisco:** C Programming â€¢ IT Specialist (HTML/CSS)  
ğŸ“ **IIT Bombay:** Python â€¢ C++  
ğŸ“ **GeeksforGeeks:** Embedded Systems  

---

## ğŸ“Š GitHub Analytics  

<p align="center">
  <img height="180em" src="https://github-readme-stats.vercel.app/api?username=suresh2327&show_icons=true&theme=tokyonight&hide_border=true&count_private=true" />
  <img height="180em" src="https://github-readme-streak-stats.herokuapp.com/?user=suresh2327&theme=tokyonight&hide_border=true" />
</p>

<p align="center">
  <img src="https://github-readme-stats.vercel.app/api/top-langs/?username=suresh2327&layout=compact&theme=tokyonight&hide_border=true" />
</p>

---

## ğŸŒ Connect with Me  

<p align="center">
  <a href="https://mail.google.com/mail/?view=cm&fs=1&to=ggsuresh61@gmail.com" target="_blank">
  <img src="https://img.shields.io/badge/Gmail-D14836?style=for-the-badge&logo=gmail&logoColor=white" />
</a>

  </a>
  <a href="https://www.linkedin.com/in/suresh-gadi-6201a0293/">
    <img src="https://img.shields.io/badge/LinkedIn-0077B5?style=for-the-badge&logo=linkedin&logoColor=white" />
  </a>
  <a href="https://github.com/suresh2327">
    <img src="https://img.shields.io/badge/GitHub-171515?style=for-the-badge&logo=github&logoColor=white" />
  </a>
</p>

---

<h3 align="center">â­ â€œTurning Digital Logic into Real-World Innovation.â€ â­</h3>
