****************************************
Report : qor
Design : img2_jtag_tap_wrap
Version: P-2019.03-SP4
Date   : Tue Nov 19 19:14:49 2024
****************************************
Information: The stitching and editing of coupling caps is turned OFF for design 'img2_jtag_tap_wrap.nlib:img2_jtag_tap_wrap/route_auto.design'. (TIM-125)
Information: Design img2_jtag_tap_wrap has 571 nets, 0 global routed, 569 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'img2_jtag_tap_wrap'. (NEX-022)
---extraction options---
Corner: norm.tt0p8v85c.typical_CCworst
 late_cap_scale                : 1
 late_res_scale                : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: norm.ffgnp0p88vm40c.rcbest_CCbest
 late_cap_scale                : 1
 late_res_scale                : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: norm.ssgnp0p72v125c.rcworst_CCworst
 late_cap_scale                : 1
 late_res_scale                : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : false
---app options---
 host.max_cores                   : 4
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : false
Extracting design: img2_jtag_tap_wrap 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 569 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 569, routed nets = 569, across physical hierarchy nets = 0, parasitics cached nets = 569, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Timer using 'CRPR'. (TIM-050)


Scenario           'norm.ffgnp0p88vm40c.rcbest_CCbest'
Timing Path Group  'clock'
----------------------------------------
Worst Hold Violation:           -0.0015
Total Hold Violation:           -0.0203
No. of Hold Violations:              53
----------------------------------------

Scenario           'norm.ffgnp0p88vm40c.rcbest_CCbest'
Timing Path Group  'FEEDTHROUGH'
----------------------------------------
Worst Hold Violation:            0.0000
Total Hold Violation:            0.0000
No. of Hold Violations:               0
----------------------------------------

Scenario           'norm.ffgnp0p88vm40c.rcbest_CCbest'
Timing Path Group  'REGIN'
----------------------------------------
Worst Hold Violation:            0.0000
Total Hold Violation:            0.0000
No. of Hold Violations:               0
----------------------------------------

Scenario           'norm.ffgnp0p88vm40c.rcbest_CCbest'
Timing Path Group  'REGOUT'
----------------------------------------
Worst Hold Violation:            0.0000
Total Hold Violation:            0.0000
No. of Hold Violations:               0
----------------------------------------

Scenario           'norm.ssgnp0p72v125c.rcworst_CCworst'
Timing Path Group  'clock'
----------------------------------------
Worst Hold Violation:            0.0000
Total Hold Violation:            0.0000
No. of Hold Violations:               0
----------------------------------------

Scenario           'norm.ssgnp0p72v125c.rcworst_CCworst'
Timing Path Group  'FEEDTHROUGH'
----------------------------------------
Worst Hold Violation:            0.0000
Total Hold Violation:            0.0000
No. of Hold Violations:               0
----------------------------------------

Scenario           'norm.ssgnp0p72v125c.rcworst_CCworst'
Timing Path Group  'REGIN'
----------------------------------------
Worst Hold Violation:            0.0000
Total Hold Violation:            0.0000
No. of Hold Violations:               0
----------------------------------------

Scenario           'norm.ssgnp0p72v125c.rcworst_CCworst'
Timing Path Group  'REGOUT'
----------------------------------------
Worst Hold Violation:            0.0000
Total Hold Violation:            0.0000
No. of Hold Violations:               0
----------------------------------------

Scenario           'norm.tt0p8v85c.typical_CCworst'
Timing Path Group  'clock'
----------------------------------------
Levels of Logic:                     10
Critical Path Length:            0.3292
Critical Path Slack:             0.1725
Critical Path Clk Period:        1.1000
Total Negative Slack:            0.0000
No. of Violating Paths:               0
Worst Hold Violation:            0.0000
Total Hold Violation:            0.0000
No. of Hold Violations:               0
----------------------------------------

Scenario           'norm.tt0p8v85c.typical_CCworst'
Timing Path Group  'FEEDTHROUGH'
----------------------------------------
Levels of Logic:                      2
Critical Path Length:            0.5498
Critical Path Slack:             0.0132
Critical Path Clk Period:        1.1000
Total Negative Slack:            0.0000
No. of Violating Paths:               0
Worst Hold Violation:            0.0000
Total Hold Violation:            0.0000
No. of Hold Violations:               0
----------------------------------------

Scenario           'norm.tt0p8v85c.typical_CCworst'
Timing Path Group  'REGIN'
----------------------------------------
Levels of Logic:                      2
Critical Path Length:            0.5190
Critical Path Slack:            -0.0288
Critical Path Clk Period:        1.1000
Total Negative Slack:           -0.0288
No. of Violating Paths:               1
Worst Hold Violation:            0.0000
Total Hold Violation:            0.0000
No. of Hold Violations:               0
----------------------------------------

Scenario           'norm.tt0p8v85c.typical_CCworst'
Timing Path Group  'REGOUT'
----------------------------------------
Levels of Logic:                      1
Critical Path Length:            0.0653
Critical Path Slack:            -0.0471
Critical Path Clk Period:        1.1000
Total Negative Slack:           -0.0927
No. of Violating Paths:               2
Worst Hold Violation:            0.0000
Total Hold Violation:            0.0000
No. of Hold Violations:               0
----------------------------------------


Cell Count
----------------------------------------
Hierarchical Cell Count:              0
Hierarchical Port Count:              0
Leaf Cell Count:                    559
Buf/Inv Cell Count:                 198
Buf Cell Count:                     129
Inv Cell Count:                      69
CT Buf/Inv Cell Count:                0
Combinational Cell Count:           415
Sequential Cell Count:              144
   Integrated Clock-Gating Cell Count:                     5
   Sequential Macro Cell Count:                            0
   Single-bit Sequential Cell Count:                       139
   Multi-bit Sequential Cell Count:                        0
   Sequential Cell Banking Ratio:                          0.00%
   BitsPerflop:                                            1.00
Macro Count:                          0
----------------------------------------


Area
----------------------------------------
Combinational Area:            109.7971
Noncombinational Area:         152.8762
Buf/Inv Area:                   56.2464
Total Buffer Area:              37.4803
Total Inverter Area:            18.7661
Macro/Black Box Area:            0.0000
Net Area:                             0
Net XLength:                  1770.8620
Net YLength:                  1587.0470
----------------------------------------
Cell Area (netlist):                          262.6733
Cell Area (netlist and physical only):        385.8970
Net Length:                   3357.9090


Design Rules
----------------------------------------
Total Number of Nets:               571
Nets with Violations:                 4
Max Trans Violations:                 4
Max Cap Violations:                   0
----------------------------------------

1
****************************************
Report : qor
        -summary
Design : img2_jtag_tap_wrap
Version: P-2019.03-SP4
Date   : Tue Nov 19 19:14:49 2024
****************************************
Information: Timer using 'CRPR'. (TIM-050)

Timing
---------------------------------------------------------------------------
Context                                 WNS            TNS            NVE
---------------------------------------------------------------------------
norm.tt0p8v85c.typical_CCworst (Setup)        -0.0471        -0.1215              3
Design             (Setup)          -0.0471        -0.1215              3

norm.ffgnp0p88vm40c.rcbest_CCbest (Hold)        -0.0015        -0.0203             53
norm.ssgnp0p72v125c.rcworst_CCworst (Hold)         0.0259         0.0000              0
norm.tt0p8v85c.typical_CCworst (Hold)         0.0066         0.0000              0
Design             (Hold)           -0.0015        -0.0203             53
---------------------------------------------------------------------------

Miscellaneous
---------------------------------------------------------------------------
Cell Area (netlist):                          262.6733
Cell Area (netlist and physical only):        385.8970
Nets with DRC Violations:        4
1
