<profile>

<section name = "Vitis HLS Report for 'workload'" level="0">
<item name = "Date">Tue May 18 19:42:18 2021
</item>
<item name = "Version">2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)</item>
<item name = "Project">hotspot_2_kernel</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu200-fsgd2104-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 2.433 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">59651681, 59651681, 0.199 sec, 0.199 sec, 59651682, 59651682, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_hotspot_fu_524">hotspot, 16961, 16961, 56.531 us, 56.531 us, 16961, 16961, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_104_1">59651680, 59651680, 1864115, -, -, 32, no</column>
<column name=" + VITIS_LOOP_105_2">932056, 932056, 116507, -, -, 8, no</column>
<column name="  ++ VITIS_LOOP_105_2.1">33793, 33793, 3, 1, 1, 33792, yes</column>
<column name="  ++ VITIS_LOOP_105_2.2">32769, 32769, 3, 1, 1, 32768, yes</column>
<column name="  ++ VITIS_LOOP_105_2.3">32769, 32769, 3, 1, 1, 32768, yes</column>
<column name=" + VITIS_LOOP_114_3">932056, 932056, 116507, -, -, 8, no</column>
<column name="  ++ VITIS_LOOP_114_3.1">33793, 33793, 3, 1, 1, 33792, yes</column>
<column name="  ++ VITIS_LOOP_114_3.2">32769, 32769, 3, 1, 1, 32768, yes</column>
<column name="  ++ VITIS_LOOP_114_3.3">32769, 32769, 3, 1, 1, 32768, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 1764, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">90, 64, 119253, 23216, -</column>
<column name="Memory">178, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 2552, -</column>
<column name="Register">-, -, 6249, -, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">18, 2, 15, 6, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">6, ~0, 5, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 246, 424, 0</column>
<column name="gmem1_m_axi_U">gmem1_m_axi, 30, 0, 1415, 1585, 0</column>
<column name="gmem2_m_axi_U">gmem2_m_axi, 30, 0, 1415, 1585, 0</column>
<column name="gmem_m_axi_U">gmem_m_axi, 30, 0, 1415, 1585, 0</column>
<column name="grp_hotspot_fu_524">hotspot, 0, 64, 114762, 18037, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="power_inner_U">power_inner, 58, 0, 0, 0, 32768, 32, 1, 1048576</column>
<column name="result_inner_U">result_inner, 58, 0, 0, 0, 32768, 32, 1, 1048576</column>
<column name="temp_inner_U">temp_inner, 62, 0, 0, 0, 33792, 32, 1, 1081344</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln105_fu_554_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln106_1_fu_586_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln106_2_fu_665_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln106_3_fu_740_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln106_fu_576_p2">+, 0, 0, 28, 13, 21</column>
<column name="add_ln114_fu_835_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln115_1_fu_867_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln115_2_fu_946_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln115_3_fu_1021_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln115_fu_857_p2">+, 0, 0, 28, 13, 21</column>
<column name="empty_29_fu_620_p2">+, 0, 0, 23, 16, 1</column>
<column name="empty_37_fu_695_p2">+, 0, 0, 23, 16, 1</column>
<column name="empty_45_fu_770_p2">+, 0, 0, 23, 16, 1</column>
<column name="empty_54_fu_901_p2">+, 0, 0, 23, 16, 1</column>
<column name="empty_62_fu_976_p2">+, 0, 0, 23, 16, 1</column>
<column name="empty_70_fu_1051_p2">+, 0, 0, 23, 16, 1</column>
<column name="i_1_fu_542_p2">+, 0, 0, 15, 6, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp1_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp2_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp3_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp4_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp5_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state149_pp1_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state155_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state296_pp3_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state370_pp4_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state376_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state75_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op572_read_state75">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op668_read_state149">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op876_read_state296">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op972_read_state370">and, 0, 0, 2, 1, 1</column>
<column name="empty_31_fu_630_p2">icmp, 0, 0, 9, 4, 1</column>
<column name="empty_39_fu_705_p2">icmp, 0, 0, 9, 4, 1</column>
<column name="empty_47_fu_785_p2">icmp, 0, 0, 9, 4, 2</column>
<column name="empty_56_fu_911_p2">icmp, 0, 0, 9, 4, 1</column>
<column name="empty_64_fu_986_p2">icmp, 0, 0, 9, 4, 1</column>
<column name="empty_72_fu_1066_p2">icmp, 0, 0, 9, 4, 2</column>
<column name="exitcond1_fu_614_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="exitcond232_fu_689_p2">icmp, 0, 0, 20, 16, 17</column>
<column name="exitcond243_fu_764_p2">icmp, 0, 0, 20, 16, 17</column>
<column name="exitcond285_fu_895_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="exitcond296_fu_970_p2">icmp, 0, 0, 20, 16, 17</column>
<column name="exitcond307_fu_1045_p2">icmp, 0, 0, 20, 16, 17</column>
<column name="icmp_ln104_fu_536_p2">icmp, 0, 0, 11, 6, 7</column>
<column name="icmp_ln105_fu_548_p2">icmp, 0, 0, 11, 4, 5</column>
<column name="icmp_ln114_fu_829_p2">icmp, 0, 0, 11, 4, 5</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="empty_49_fu_822_p3">select, 0, 0, 428, 1, 1</column>
<column name="empty_74_fu_1103_p3">select, 0, 0, 428, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp1">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp2">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp3">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp4">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp5">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp1_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp3_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp4_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp5_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">1877, 433, 1, 433</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp2_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp2_iter2">15, 3, 1, 3</column>
<column name="ap_enable_reg_pp3_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp3_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp4_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp4_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp5_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp5_iter2">9, 2, 1, 2</column>
<column name="ap_phi_mux_empty_32_phi_fu_362_p4">15, 3, 512, 1536</column>
<column name="ap_phi_mux_empty_40_phi_fu_395_p4">15, 3, 512, 1536</column>
<column name="ap_phi_mux_empty_57_phi_fu_462_p4">15, 3, 512, 1536</column>
<column name="ap_phi_mux_empty_65_phi_fu_495_p4">15, 3, 512, 1536</column>
<column name="ap_phi_mux_loop_index11_phi_fu_439_p4">9, 2, 16, 32</column>
<column name="ap_phi_mux_loop_index17_phi_fu_372_p4">9, 2, 16, 32</column>
<column name="ap_phi_mux_loop_index20_phi_fu_339_p4">9, 2, 16, 32</column>
<column name="ap_phi_mux_loop_index8_phi_fu_472_p4">9, 2, 16, 32</column>
<column name="gmem1_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem1_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem1_blk_n_B">9, 2, 1, 2</column>
<column name="gmem1_blk_n_R">9, 2, 1, 2</column>
<column name="gmem1_blk_n_W">9, 2, 1, 2</column>
<column name="gmem2_ARADDR">15, 3, 64, 192</column>
<column name="gmem2_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem2_blk_n_R">9, 2, 1, 2</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_blk_n_B">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="gmem_blk_n_W">9, 2, 1, 2</column>
<column name="grp_hotspot_fu_524_which_boundary">15, 3, 3, 9</column>
<column name="i_reg_313">9, 2, 6, 12</column>
<column name="k_1_reg_424">9, 2, 4, 8</column>
<column name="k_reg_324">9, 2, 4, 8</column>
<column name="loop_index11_reg_435">9, 2, 16, 32</column>
<column name="loop_index14_reg_401">9, 2, 16, 32</column>
<column name="loop_index17_reg_368">9, 2, 16, 32</column>
<column name="loop_index20_reg_335">9, 2, 16, 32</column>
<column name="loop_index8_reg_468">9, 2, 16, 32</column>
<column name="loop_index_reg_501">9, 2, 16, 32</column>
<column name="power_inner_address0">21, 4, 15, 60</column>
<column name="power_inner_ce0">15, 3, 1, 3</column>
<column name="power_inner_ce1">9, 2, 1, 2</column>
<column name="power_inner_d0">15, 3, 32, 96</column>
<column name="result_inner_address0">21, 4, 15, 60</column>
<column name="result_inner_ce0">15, 3, 1, 3</column>
<column name="result_inner_ce1">9, 2, 1, 2</column>
<column name="result_inner_we0">9, 2, 1, 2</column>
<column name="result_inner_we1">9, 2, 1, 2</column>
<column name="shiftreg43_reg_480">9, 2, 480, 960</column>
<column name="shiftreg45_reg_447">9, 2, 480, 960</column>
<column name="shiftreg47_reg_412">9, 2, 480, 960</column>
<column name="shiftreg49_reg_380">9, 2, 480, 960</column>
<column name="shiftreg51_reg_347">9, 2, 480, 960</column>
<column name="shiftreg_reg_512">9, 2, 480, 960</column>
<column name="temp_inner_address0">21, 4, 16, 64</column>
<column name="temp_inner_ce0">15, 3, 1, 3</column>
<column name="temp_inner_ce1">9, 2, 1, 2</column>
<column name="temp_inner_d0">15, 3, 32, 96</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln105_reg_1139">4, 0, 4, 0</column>
<column name="add_ln114_reg_1266">4, 0, 4, 0</column>
<column name="ap_CS_fsm">432, 0, 432, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp4_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp4_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp4_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp5_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp5_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp5_iter2">1, 0, 1, 0</column>
<column name="ap_rst_n_inv">1, 0, 1, 0</column>
<column name="ap_rst_reg_1">1, 0, 1, 0</column>
<column name="ap_rst_reg_2">1, 0, 1, 0</column>
<column name="empty_29_reg_1175">16, 0, 16, 0</column>
<column name="empty_31_reg_1180">1, 0, 1, 0</column>
<column name="empty_31_reg_1180_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="empty_37_reg_1209">16, 0, 16, 0</column>
<column name="empty_39_reg_1214">1, 0, 1, 0</column>
<column name="empty_39_reg_1214_pp1_iter1_reg">1, 0, 1, 0</column>
<column name="empty_47_reg_1253">1, 0, 1, 0</column>
<column name="empty_47_reg_1253_pp2_iter1_reg">1, 0, 1, 0</column>
<column name="empty_54_reg_1302">16, 0, 16, 0</column>
<column name="empty_56_reg_1307">1, 0, 1, 0</column>
<column name="empty_56_reg_1307_pp3_iter1_reg">1, 0, 1, 0</column>
<column name="empty_62_reg_1336">16, 0, 16, 0</column>
<column name="empty_64_reg_1341">1, 0, 1, 0</column>
<column name="empty_64_reg_1341_pp4_iter1_reg">1, 0, 1, 0</column>
<column name="empty_72_reg_1380">1, 0, 1, 0</column>
<column name="empty_72_reg_1380_pp5_iter1_reg">1, 0, 1, 0</column>
<column name="exitcond1_reg_1171">1, 0, 1, 0</column>
<column name="exitcond1_reg_1171_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="exitcond232_reg_1205">1, 0, 1, 0</column>
<column name="exitcond232_reg_1205_pp1_iter1_reg">1, 0, 1, 0</column>
<column name="exitcond243_reg_1239">1, 0, 1, 0</column>
<column name="exitcond243_reg_1239_pp2_iter1_reg">1, 0, 1, 0</column>
<column name="exitcond285_reg_1298">1, 0, 1, 0</column>
<column name="exitcond285_reg_1298_pp3_iter1_reg">1, 0, 1, 0</column>
<column name="exitcond296_reg_1332">1, 0, 1, 0</column>
<column name="exitcond296_reg_1332_pp4_iter1_reg">1, 0, 1, 0</column>
<column name="exitcond307_reg_1366">1, 0, 1, 0</column>
<column name="exitcond307_reg_1366_pp5_iter1_reg">1, 0, 1, 0</column>
<column name="gmem1_addr_read_reg_1184">512, 0, 512, 0</column>
<column name="gmem2_addr_1_read_reg_1345">512, 0, 512, 0</column>
<column name="gmem2_addr_read_reg_1218">512, 0, 512, 0</column>
<column name="gmem_addr_read_reg_1311">512, 0, 512, 0</column>
<column name="grp_hotspot_fu_524_ap_start_reg">1, 0, 1, 0</column>
<column name="i_1_reg_1131">6, 0, 6, 0</column>
<column name="i_reg_313">6, 0, 6, 0</column>
<column name="k_1_reg_424">4, 0, 4, 0</column>
<column name="k_reg_324">4, 0, 4, 0</column>
<column name="loop_index11_reg_435">16, 0, 16, 0</column>
<column name="loop_index11_reg_435_pp3_iter1_reg">16, 0, 16, 0</column>
<column name="loop_index14_reg_401">16, 0, 16, 0</column>
<column name="loop_index17_reg_368">16, 0, 16, 0</column>
<column name="loop_index17_reg_368_pp1_iter1_reg">16, 0, 16, 0</column>
<column name="loop_index20_reg_335">16, 0, 16, 0</column>
<column name="loop_index20_reg_335_pp0_iter1_reg">16, 0, 16, 0</column>
<column name="loop_index8_reg_468">16, 0, 16, 0</column>
<column name="loop_index8_reg_468_pp4_iter1_reg">16, 0, 16, 0</column>
<column name="loop_index_reg_501">16, 0, 16, 0</column>
<column name="power_read_reg_1110">64, 0, 64, 0</column>
<column name="reg_532">32, 0, 32, 0</column>
<column name="result_read_reg_1122">64, 0, 64, 0</column>
<column name="shiftreg43_reg_480">480, 0, 480, 0</column>
<column name="shiftreg45_reg_447">480, 0, 480, 0</column>
<column name="shiftreg47_reg_412">480, 0, 480, 0</column>
<column name="shiftreg49_reg_380">480, 0, 480, 0</column>
<column name="shiftreg51_reg_347">480, 0, 480, 0</column>
<column name="shiftreg_reg_512">480, 0, 480, 0</column>
<column name="shl_ln1_reg_1276">3, 0, 20, 17</column>
<column name="shl_ln_reg_1149">3, 0, 20, 17</column>
<column name="temp_read_reg_1116">64, 0, 64, 0</column>
<column name="trunc_ln106_reg_1144">3, 0, 3, 0</column>
<column name="trunc_ln115_reg_1271">3, 0, 3, 0</column>
<column name="trunc_ln1_reg_1281">58, 0, 58, 0</column>
<column name="trunc_ln2_reg_1194">58, 0, 58, 0</column>
<column name="trunc_ln3_reg_1321">58, 0, 58, 0</column>
<column name="trunc_ln5_reg_1228">58, 0, 58, 0</column>
<column name="trunc_ln7_reg_1355">58, 0, 58, 0</column>
<column name="trunc_ln_reg_1154">58, 0, 58, 0</column>
<column name="zext_ln106_reg_1165">3, 0, 64, 61</column>
<column name="zext_ln115_reg_1292">3, 0, 64, 61</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_AWADDR">in, 6, s_axi, control, return void</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, return void</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, return void</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_ARADDR">in, 6, s_axi, control, return void</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, return void</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, return void</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, return void</column>
<column name="ap_clk">in, 1, ap_ctrl_chain, workload, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_chain, workload, return value</column>
<column name="interrupt">out, 1, ap_ctrl_chain, workload, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 512, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 512, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem1_AWVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWADDR">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWLEN">out, 8, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWSIZE">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWBURST">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWLOCK">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWCACHE">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWPROT">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWQOS">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWREGION">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WDATA">out, 512, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WSTRB">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WLAST">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARADDR">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARLEN">out, 8, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARSIZE">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARBURST">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARLOCK">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARCACHE">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARPROT">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARQOS">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARREGION">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RVALID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RREADY">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RDATA">in, 512, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RLAST">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RUSER">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RRESP">in, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BVALID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BREADY">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BRESP">in, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BUSER">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem2_AWVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWADDR">out, 64, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWLEN">out, 8, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWSIZE">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWBURST">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWLOCK">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWCACHE">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWPROT">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWQOS">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWREGION">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WDATA">out, 512, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WSTRB">out, 64, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WLAST">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARADDR">out, 64, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARLEN">out, 8, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARSIZE">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARBURST">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARLOCK">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARCACHE">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARPROT">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARQOS">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARREGION">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RVALID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RREADY">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RDATA">in, 512, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RLAST">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RUSER">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RRESP">in, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BVALID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BREADY">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BRESP">in, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BUSER">in, 1, m_axi, gmem2, pointer</column>
</table>
</item>
</section>
</profile>
