The following files were generated for 'eth_v4_afifo_18x1023' in directory
/afs/slac.stanford.edu/u/ey/rherbst/projects/pgp2/devel/xil_cores/

XCO file generator:
   Generate an XCO file for compatibility with legacy flows.

   * eth_v4_afifo_18x1023.xco

Creates an implementation netlist:
   Creates an implementation netlist for the IP.

   * eth_v4_afifo_18x1023.ngc
   * eth_v4_afifo_18x1023.vhd
   * eth_v4_afifo_18x1023.vho
   * fifo_generator_ug175.pdf

Creates an HDL instantiation template:
   Creates an HDL instantiation template for the IP.

   * eth_v4_afifo_18x1023.vho

IP Symbol Generator:
   Generate an IP symbol based on the current project options'.

   * eth_v4_afifo_18x1023.asy

Generate ISE metadata:
   Create a metadata file for use when including this core in ISE designs

   * eth_v4_afifo_18x1023_xmdf.tcl

Generate ISE subproject:
   Create an ISE subproject for use when including this core in ISE designs

   * eth_v4_afifo_18x1023.gise
   * eth_v4_afifo_18x1023.xise

Deliver Readme:
   Text file indicating the files generated and how they are used.

   * eth_v4_afifo_18x1023_readme.txt

Generate FLIST file:
   Text file listing all of the output files produced when a customized core was
   generated in the CORE Generator.

   * eth_v4_afifo_18x1023_flist.txt

Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

