# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../SingleToneFFT.srcs/sources_1/new/signal_delay.v" \
"../../../../SingleToneFFT.srcs/sources_1/new/mux_acc.v" \
"../../../../SingleToneFFT.srcs/sources_1/new/latch.v" \
"../../../../SingleToneFFT.ip_user_files/bd/design_singletoneFFT/ip/design_singletoneFFT_xlconstant_0_1/sim/design_singletoneFFT_xlconstant_0_1.v" \
"../../../../SingleToneFFT.ip_user_files/bd/design_singletoneFFT/ip/design_singletoneFFT_xlconstant_0_2/sim/design_singletoneFFT_xlconstant_0_2.v" \
"../../../../SingleToneFFT.ip_user_files/bd/design_singletoneFFT/ip/design_singletoneFFT_xlconstant_2_1/sim/design_singletoneFFT_xlconstant_2_1.v" \
"../../../../SingleToneFFT.ip_user_files/bd/design_singletoneFFT/ip/design_singletoneFFT_xlconstant_3_0/sim/design_singletoneFFT_xlconstant_3_0.v" \
"../../../../SingleToneFFT.ip_user_files/bd/design_singletoneFFT/ip/design_singletoneFFT_xlconstant_4_0/sim/design_singletoneFFT_xlconstant_4_0.v" \
"../../../../SingleToneFFT.ip_user_files/bd/design_singletoneFFT/ip/design_singletoneFFT_xlslice_0_0/sim/design_singletoneFFT_xlslice_0_0.v" \
"../../../../SingleToneFFT.ip_user_files/bd/design_singletoneFFT/ip/design_singletoneFFT_xlslice_0_1/sim/design_singletoneFFT_xlslice_0_1.v" \
"../../../../SingleToneFFT.ip_user_files/bd/design_singletoneFFT/ip/design_singletoneFFT_blk_mem_gen_0_0/sim/design_singletoneFFT_blk_mem_gen_0_0.v" \
"../../../../SingleToneFFT.ip_user_files/bd/design_singletoneFFT/ip/design_singletoneFFT_signal_delay_1_0/sim/design_singletoneFFT_signal_delay_1_0.v" \
"../../../../SingleToneFFT.ip_user_files/bd/design_singletoneFFT/sim/design_singletoneFFT.v" \
"../../../../SingleToneFFT.ip_user_files/bd/design_singletoneFFT/ip/design_singletoneFFT_mux_acc_0_0/sim/design_singletoneFFT_mux_acc_0_0.v" \
"../../../../SingleToneFFT.ip_user_files/bd/design_singletoneFFT/ip/design_singletoneFFT_signal_delay_0_2/sim/design_singletoneFFT_signal_delay_0_2.v" \
"../../../../SingleToneFFT.ip_user_files/bd/design_singletoneFFT/ip/design_singletoneFFT_latch_0_0/sim/design_singletoneFFT_latch_0_0.v" \
"../../../../SingleToneFFT.gen/sources_1/bd/design_singletoneFFT/hdl/design_singletoneFFT_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
