// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.0 Build 991 11/28/2023 SC Standard Edition"

// DATE "04/19/2024 18:08:39"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module PHOTO_test (
	CLOCK_50,
	HEX0_N,
	HEX1_N,
	KEY_N,
	LEDR,
	SW,
	GPIO_0,
	GPIO_1,
	VGA_BLANK_N,
	VGA_CLK,
	VGA_R,
	VGA_B,
	VGA_SYNC_N);
input 	CLOCK_50;
output 	[6:0] HEX0_N;
output 	[6:0] HEX1_N;
input 	[3:0] KEY_N;
output 	[9:0] LEDR;
input 	[9:0] SW;
inout 	[35:0] GPIO_0;
inout 	[35:0] GPIO_1;
output 	VGA_BLANK_N;
output 	VGA_CLK;
output 	[7:0] VGA_R;
output 	[7:0] VGA_B;
output 	VGA_SYNC_N;

// Design Ports Information
// HEX0_N[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0_N[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0_N[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0_N[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0_N[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0_N[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0_N[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1_N[0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1_N[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1_N[2]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1_N[3]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1_N[4]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1_N[5]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1_N[6]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY_N[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY_N[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK_N	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[1]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[2]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[3]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[4]	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[5]	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[6]	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[7]	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[8]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[9]	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[10]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[11]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[12]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[13]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[14]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[15]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[16]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[17]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[18]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[19]	=>  Location: PIN_AC20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[20]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[21]	=>  Location: PIN_AJ20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[22]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[23]	=>  Location: PIN_AK21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[24]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[25]	=>  Location: PIN_AD20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[26]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[27]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[0]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[1]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[2]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[3]	=>  Location: PIN_AC23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[4]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[5]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[6]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[7]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[8]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[9]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[10]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[11]	=>  Location: PIN_AH24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[12]	=>  Location: PIN_AH27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[13]	=>  Location: PIN_AJ27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[14]	=>  Location: PIN_AK29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[15]	=>  Location: PIN_AK28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[16]	=>  Location: PIN_AK27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[17]	=>  Location: PIN_AJ26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[18]	=>  Location: PIN_AK26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[19]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[20]	=>  Location: PIN_AJ25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[21]	=>  Location: PIN_AJ24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[22]	=>  Location: PIN_AK24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[23]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[24]	=>  Location: PIN_AK23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[25]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[26]	=>  Location: PIN_AK22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[27]	=>  Location: PIN_AJ22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[28]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[29]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[30]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[31]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[32]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[33]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[34]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[0]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[28]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[29]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[30]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[31]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[32]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[33]	=>  Location: PIN_AG20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[34]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[35]	=>  Location: PIN_AJ21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[35]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY_N[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY_N[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \KEY_N[2]~input_o ;
wire \KEY_N[3]~input_o ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \GPIO_0[1]~input_o ;
wire \GPIO_0[2]~input_o ;
wire \GPIO_0[3]~input_o ;
wire \GPIO_0[4]~input_o ;
wire \GPIO_0[5]~input_o ;
wire \GPIO_0[6]~input_o ;
wire \GPIO_0[7]~input_o ;
wire \GPIO_0[8]~input_o ;
wire \GPIO_0[9]~input_o ;
wire \GPIO_0[10]~input_o ;
wire \GPIO_0[11]~input_o ;
wire \GPIO_0[12]~input_o ;
wire \GPIO_0[13]~input_o ;
wire \GPIO_0[14]~input_o ;
wire \GPIO_0[15]~input_o ;
wire \GPIO_0[16]~input_o ;
wire \GPIO_0[17]~input_o ;
wire \GPIO_0[18]~input_o ;
wire \GPIO_0[19]~input_o ;
wire \GPIO_0[20]~input_o ;
wire \GPIO_0[21]~input_o ;
wire \GPIO_0[22]~input_o ;
wire \GPIO_0[23]~input_o ;
wire \GPIO_0[24]~input_o ;
wire \GPIO_0[25]~input_o ;
wire \GPIO_0[26]~input_o ;
wire \GPIO_0[27]~input_o ;
wire \GPIO_1[0]~input_o ;
wire \GPIO_1[1]~input_o ;
wire \GPIO_1[2]~input_o ;
wire \GPIO_1[3]~input_o ;
wire \GPIO_1[4]~input_o ;
wire \GPIO_1[5]~input_o ;
wire \GPIO_1[6]~input_o ;
wire \GPIO_1[7]~input_o ;
wire \GPIO_1[8]~input_o ;
wire \GPIO_1[9]~input_o ;
wire \GPIO_1[10]~input_o ;
wire \GPIO_1[11]~input_o ;
wire \GPIO_1[12]~input_o ;
wire \GPIO_1[13]~input_o ;
wire \GPIO_1[14]~input_o ;
wire \GPIO_1[15]~input_o ;
wire \GPIO_1[16]~input_o ;
wire \GPIO_1[17]~input_o ;
wire \GPIO_1[18]~input_o ;
wire \GPIO_1[19]~input_o ;
wire \GPIO_1[20]~input_o ;
wire \GPIO_1[21]~input_o ;
wire \GPIO_1[22]~input_o ;
wire \GPIO_1[23]~input_o ;
wire \GPIO_1[24]~input_o ;
wire \GPIO_1[25]~input_o ;
wire \GPIO_1[26]~input_o ;
wire \GPIO_1[27]~input_o ;
wire \GPIO_1[28]~input_o ;
wire \GPIO_1[29]~input_o ;
wire \GPIO_1[30]~input_o ;
wire \GPIO_1[31]~input_o ;
wire \GPIO_1[32]~input_o ;
wire \GPIO_1[33]~input_o ;
wire \GPIO_1[34]~input_o ;
wire \GPIO_0[28]~input_o ;
wire \GPIO_0[29]~input_o ;
wire \GPIO_0[30]~input_o ;
wire \GPIO_0[31]~input_o ;
wire \GPIO_0[32]~input_o ;
wire \GPIO_0[33]~input_o ;
wire \GPIO_0[34]~input_o ;
wire \GPIO_0[35]~input_o ;
wire \GPIO_1[35]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \clk_divisor|Add1~85_sumout ;
wire \KEY_N[1]~input_o ;
wire \clk_divisor|count[0]~DUPLICATE_q ;
wire \clk_divisor|Add1~86 ;
wire \clk_divisor|Add1~5_sumout ;
wire \clk_divisor|Add1~6 ;
wire \clk_divisor|Add1~1_sumout ;
wire \clk_divisor|count[2]~DUPLICATE_q ;
wire \clk_divisor|Equal0~0_combout ;
wire \clk_divisor|Add1~2 ;
wire \clk_divisor|Add1~29_sumout ;
wire \clk_divisor|count[3]~DUPLICATE_q ;
wire \clk_divisor|Add1~30 ;
wire \clk_divisor|Add1~25_sumout ;
wire \clk_divisor|count[4]~DUPLICATE_q ;
wire \clk_divisor|Add1~26 ;
wire \clk_divisor|Add1~21_sumout ;
wire \clk_divisor|Add1~22 ;
wire \clk_divisor|Add1~17_sumout ;
wire \clk_divisor|Add1~18 ;
wire \clk_divisor|Add1~13_sumout ;
wire \clk_divisor|Add1~14 ;
wire \clk_divisor|Add1~9_sumout ;
wire \clk_divisor|Add1~10 ;
wire \clk_divisor|Add1~53_sumout ;
wire \clk_divisor|Add1~54 ;
wire \clk_divisor|Add1~49_sumout ;
wire \clk_divisor|Add1~50 ;
wire \clk_divisor|Add1~45_sumout ;
wire \clk_divisor|count[11]~DUPLICATE_q ;
wire \clk_divisor|Add1~46 ;
wire \clk_divisor|Add1~41_sumout ;
wire \clk_divisor|count[12]~DUPLICATE_q ;
wire \clk_divisor|Add1~42 ;
wire \clk_divisor|Add1~37_sumout ;
wire \clk_divisor|Add1~38 ;
wire \clk_divisor|Add1~33_sumout ;
wire \clk_divisor|count[14]~DUPLICATE_q ;
wire \clk_divisor|Add1~34 ;
wire \clk_divisor|Add1~77_sumout ;
wire \clk_divisor|count[15]~DUPLICATE_q ;
wire \clk_divisor|Add1~78 ;
wire \clk_divisor|Add1~89_sumout ;
wire \clk_divisor|Add1~90 ;
wire \clk_divisor|Add1~93_sumout ;
wire \clk_divisor|Add1~94 ;
wire \clk_divisor|Add1~73_sumout ;
wire \clk_divisor|Add1~74 ;
wire \clk_divisor|Add1~69_sumout ;
wire \clk_divisor|Add1~70 ;
wire \clk_divisor|Add1~65_sumout ;
wire \clk_divisor|Add1~66 ;
wire \clk_divisor|Add1~61_sumout ;
wire \clk_divisor|Add1~62 ;
wire \clk_divisor|Add1~57_sumout ;
wire \clk_divisor|Equal0~3_combout ;
wire \clk_divisor|Add1~58 ;
wire \clk_divisor|Add1~125_sumout ;
wire \clk_divisor|Add1~126 ;
wire \clk_divisor|Add1~121_sumout ;
wire \clk_divisor|count[24]~DUPLICATE_q ;
wire \clk_divisor|Add1~122 ;
wire \clk_divisor|Add1~117_sumout ;
wire \clk_divisor|Add1~118 ;
wire \clk_divisor|Add1~113_sumout ;
wire \clk_divisor|Add1~114 ;
wire \clk_divisor|Add1~109_sumout ;
wire \clk_divisor|count[27]~DUPLICATE_q ;
wire \clk_divisor|Add1~110 ;
wire \clk_divisor|Add1~105_sumout ;
wire \clk_divisor|Add1~106 ;
wire \clk_divisor|Add1~101_sumout ;
wire \clk_divisor|Add1~102 ;
wire \clk_divisor|Add1~97_sumout ;
wire \clk_divisor|Add1~98 ;
wire \clk_divisor|Add1~81_sumout ;
wire \clk_divisor|Equal0~4_combout ;
wire \clk_divisor|Equal0~5_combout ;
wire \clk_divisor|Equal0~1_combout ;
wire \clk_divisor|Equal0~2_combout ;
wire \clk_divisor|Equal0~6_combout ;
wire \clk_divisor|internal~0_combout ;
wire \clk_divisor|internal~feeder_combout ;
wire \clk_divisor|internal~q ;
wire \ADC|sar|mask|value[7]~feeder_combout ;
wire \KEY_N[0]~input_o ;
wire \ADC|sar|count|value[0]~0_combout ;
wire \ADC|sar|count|value[0]~DUPLICATE_q ;
wire \ADC|sar|count|Add0~126_cout ;
wire \ADC|sar|count|Add0~89_sumout ;
wire \ADC|sar|count|value[1]~DUPLICATE_q ;
wire \ADC|sar|count|Add0~90 ;
wire \ADC|sar|count|Add0~93_sumout ;
wire \ADC|sar|count|value[2]~DUPLICATE_q ;
wire \ADC|sar|count|Add0~94 ;
wire \ADC|sar|count|Add0~97_sumout ;
wire \ADC|sar|count|value[3]~1_combout ;
wire \ADC|sar|count|value[3]~DUPLICATE_q ;
wire \ADC|sar|count|Add0~98 ;
wire \ADC|sar|count|Add0~101_sumout ;
wire \ADC|sar|count|value[4]~DUPLICATE_q ;
wire \ADC|sar|count|Add0~102 ;
wire \ADC|sar|count|Add0~57_sumout ;
wire \ADC|sar|count|Add0~58 ;
wire \ADC|sar|count|Add0~105_sumout ;
wire \ADC|sar|count|Add0~106 ;
wire \ADC|sar|count|Add0~109_sumout ;
wire \ADC|sar|count|value[7]~DUPLICATE_q ;
wire \ADC|sar|count|Add0~110 ;
wire \ADC|sar|count|Add0~113_sumout ;
wire \ADC|sar|count|Add0~114 ;
wire \ADC|sar|count|Add0~117_sumout ;
wire \ADC|sar|count|Add0~118 ;
wire \ADC|sar|count|Add0~121_sumout ;
wire \ADC|sar|count|Add0~122 ;
wire \ADC|sar|count|Add0~61_sumout ;
wire \ADC|sar|count|Add0~62 ;
wire \ADC|sar|count|Add0~69_sumout ;
wire \ADC|sar|count|Add0~70 ;
wire \ADC|sar|count|Add0~73_sumout ;
wire \ADC|sar|count|Add0~74 ;
wire \ADC|sar|count|Add0~77_sumout ;
wire \ADC|sar|count|Add0~78 ;
wire \ADC|sar|count|Add0~81_sumout ;
wire \ADC|sar|count|value[15]~DUPLICATE_q ;
wire \ADC|sar|count|Add0~82 ;
wire \ADC|sar|count|Add0~85_sumout ;
wire \ADC|sar|count|Add0~86 ;
wire \ADC|sar|count|Add0~65_sumout ;
wire \ADC|sar|count|Add0~66 ;
wire \ADC|sar|count|Add0~37_sumout ;
wire \ADC|sar|count|Add0~38 ;
wire \ADC|sar|count|Add0~41_sumout ;
wire \ADC|sar|count|value[19]~DUPLICATE_q ;
wire \ADC|sar|count|Add0~42 ;
wire \ADC|sar|count|Add0~45_sumout ;
wire \ADC|sar|count|Add0~46 ;
wire \ADC|sar|count|Add0~49_sumout ;
wire \ADC|sar|count|value[18]~DUPLICATE_q ;
wire \ADC|sar|count|Add0~50 ;
wire \ADC|sar|count|Add0~53_sumout ;
wire \ADC|sar|count|zero~2_combout ;
wire \ADC|sar|count|Add0~54 ;
wire \ADC|sar|count|Add0~1_sumout ;
wire \ADC|sar|count|Add0~2 ;
wire \ADC|sar|count|Add0~13_sumout ;
wire \ADC|sar|count|value[24]~DUPLICATE_q ;
wire \ADC|sar|count|Add0~14 ;
wire \ADC|sar|count|Add0~17_sumout ;
wire \ADC|sar|count|Add0~18 ;
wire \ADC|sar|count|Add0~21_sumout ;
wire \ADC|sar|count|Add0~22 ;
wire \ADC|sar|count|Add0~25_sumout ;
wire \ADC|sar|count|Add0~26 ;
wire \ADC|sar|count|Add0~29_sumout ;
wire \ADC|sar|count|Add0~30 ;
wire \ADC|sar|count|Add0~33_sumout ;
wire \ADC|sar|count|Add0~34 ;
wire \ADC|sar|count|Add0~5_sumout ;
wire \ADC|sar|count|value[30]~DUPLICATE_q ;
wire \ADC|sar|count|Add0~6 ;
wire \ADC|sar|count|Add0~9_sumout ;
wire \ADC|sar|count|zero~0_combout ;
wire \ADC|sar|count|zero~1_combout ;
wire \ADC|sar|count|value[11]~DUPLICATE_q ;
wire \ADC|sar|count|zero~4_combout ;
wire \ADC|sar|count|zero~3_combout ;
wire \ADC|sar|count|value[9]~DUPLICATE_q ;
wire \ADC|sar|count|value[10]~DUPLICATE_q ;
wire \ADC|sar|count|zero~5_combout ;
wire \ADC|sar|count|zero~6_combout ;
wire \ADC|sar|count|zero~7_combout ;
wire \ADC|sar|count|zero~q ;
wire \ADC|control_unit|Selector3~0_combout ;
wire \ADC|control_unit|curr_state.SAMPLING~q ;
wire \ADC|control_unit|next_state.UPDATE~0_combout ;
wire \ADC|control_unit|curr_state.UPDATE~q ;
wire \ADC|control_unit|curr_state.RESET~feeder_combout ;
wire \ADC|control_unit|curr_state.RESET~q ;
wire \ADC|control_unit|Selector2~0_combout ;
wire \ADC|control_unit|curr_state.IDLE~q ;
wire \ADC|control_unit|init~combout ;
wire \ADC|sar|mask|value[6]~0_combout ;
wire \ADC|sar|mask|value[2]~DUPLICATE_q ;
wire \GPIO_0[0]~input_o ;
wire \ADC|sar|data_reg|outp[0]~0_combout ;
wire \ADC|sar|data_reg|outp[1]~1_combout ;
wire \ADC|sar|data_reg|outp[2]~2_combout ;
wire \ADC|sar|data_reg|outp[3]~3_combout ;
wire \ADC|sar|data_reg|outp[3]~feeder_combout ;
wire \ADC|sar|data_reg|outp[4]~4_combout ;
wire \ADC|sar|data_reg|outp[5]~5_combout ;
wire \ADC|sar|data_reg|outp[5]~feeder_combout ;
wire \ADC|sar|data_reg|outp[6]~6_combout ;
wire \ADC|sar|data_reg|outp[7]~7_combout ;
wire \ADC|control_unit|done~combout ;
wire \h0|Mux6~0_combout ;
wire \h0|Mux5~0_combout ;
wire \h0|Mux4~0_combout ;
wire \h0|Mux3~0_combout ;
wire \h0|Mux2~0_combout ;
wire \h0|Mux1~0_combout ;
wire \h0|Mux0~0_combout ;
wire \h1|Mux6~0_combout ;
wire \h1|Mux5~0_combout ;
wire \h1|Mux4~0_combout ;
wire \h1|Mux3~0_combout ;
wire \h1|Mux2~0_combout ;
wire \h1|Mux1~0_combout ;
wire \h1|Mux0~0_combout ;
wire [31:0] \clk_divisor|count ;
wire [7:0] result;
wire [7:0] \ADC|sar|mask|value ;
wire [7:0] \ADC|sar|data_reg|outp ;
wire [7:0] \ADC|sar|to_dac ;
wire [31:0] \ADC|sar|count|value ;
wire [7:0] \ADC|sar|final_val|outp ;


// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0_N[0]~output (
	.i(\h0|Mux6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0_N[0]),
	.obar());
// synopsys translate_off
defparam \HEX0_N[0]~output .bus_hold = "false";
defparam \HEX0_N[0]~output .open_drain_output = "false";
defparam \HEX0_N[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \HEX0_N[1]~output (
	.i(\h0|Mux5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0_N[1]),
	.obar());
// synopsys translate_off
defparam \HEX0_N[1]~output .bus_hold = "false";
defparam \HEX0_N[1]~output .open_drain_output = "false";
defparam \HEX0_N[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX0_N[2]~output (
	.i(\h0|Mux4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0_N[2]),
	.obar());
// synopsys translate_off
defparam \HEX0_N[2]~output .bus_hold = "false";
defparam \HEX0_N[2]~output .open_drain_output = "false";
defparam \HEX0_N[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX0_N[3]~output (
	.i(\h0|Mux3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0_N[3]),
	.obar());
// synopsys translate_off
defparam \HEX0_N[3]~output .bus_hold = "false";
defparam \HEX0_N[3]~output .open_drain_output = "false";
defparam \HEX0_N[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HEX0_N[4]~output (
	.i(\h0|Mux2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0_N[4]),
	.obar());
// synopsys translate_off
defparam \HEX0_N[4]~output .bus_hold = "false";
defparam \HEX0_N[4]~output .open_drain_output = "false";
defparam \HEX0_N[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \HEX0_N[5]~output (
	.i(\h0|Mux1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0_N[5]),
	.obar());
// synopsys translate_off
defparam \HEX0_N[5]~output .bus_hold = "false";
defparam \HEX0_N[5]~output .open_drain_output = "false";
defparam \HEX0_N[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX0_N[6]~output (
	.i(!\h0|Mux0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0_N[6]),
	.obar());
// synopsys translate_off
defparam \HEX0_N[6]~output .bus_hold = "false";
defparam \HEX0_N[6]~output .open_drain_output = "false";
defparam \HEX0_N[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \HEX1_N[0]~output (
	.i(\h1|Mux6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1_N[0]),
	.obar());
// synopsys translate_off
defparam \HEX1_N[0]~output .bus_hold = "false";
defparam \HEX1_N[0]~output .open_drain_output = "false";
defparam \HEX1_N[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \HEX1_N[1]~output (
	.i(\h1|Mux5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1_N[1]),
	.obar());
// synopsys translate_off
defparam \HEX1_N[1]~output .bus_hold = "false";
defparam \HEX1_N[1]~output .open_drain_output = "false";
defparam \HEX1_N[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \HEX1_N[2]~output (
	.i(\h1|Mux4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1_N[2]),
	.obar());
// synopsys translate_off
defparam \HEX1_N[2]~output .bus_hold = "false";
defparam \HEX1_N[2]~output .open_drain_output = "false";
defparam \HEX1_N[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \HEX1_N[3]~output (
	.i(\h1|Mux3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1_N[3]),
	.obar());
// synopsys translate_off
defparam \HEX1_N[3]~output .bus_hold = "false";
defparam \HEX1_N[3]~output .open_drain_output = "false";
defparam \HEX1_N[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \HEX1_N[4]~output (
	.i(\h1|Mux2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1_N[4]),
	.obar());
// synopsys translate_off
defparam \HEX1_N[4]~output .bus_hold = "false";
defparam \HEX1_N[4]~output .open_drain_output = "false";
defparam \HEX1_N[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \HEX1_N[5]~output (
	.i(\h1|Mux1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1_N[5]),
	.obar());
// synopsys translate_off
defparam \HEX1_N[5]~output .bus_hold = "false";
defparam \HEX1_N[5]~output .open_drain_output = "false";
defparam \HEX1_N[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \HEX1_N[6]~output (
	.i(!\h1|Mux0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1_N[6]),
	.obar());
// synopsys translate_off
defparam \HEX1_N[6]~output .bus_hold = "false";
defparam \HEX1_N[6]~output .open_drain_output = "false";
defparam \HEX1_N[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \LEDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \LEDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \VGA_BLANK_N~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
defparam \VGA_BLANK_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \VGA_CLK~output (
	.i(\CLOCK_50~inputCLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \VGA_R[0]~output (
	.i(\ADC|sar|to_dac [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \VGA_R[1]~output (
	.i(\ADC|sar|to_dac [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \VGA_R[2]~output (
	.i(\ADC|sar|to_dac [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \VGA_R[3]~output (
	.i(\ADC|sar|to_dac [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \VGA_R[4]~output (
	.i(\ADC|sar|to_dac [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \VGA_R[5]~output (
	.i(\ADC|sar|to_dac [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \VGA_R[6]~output (
	.i(\ADC|sar|to_dac [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \VGA_R[7]~output (
	.i(\ADC|sar|to_dac [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \VGA_B[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \VGA_B[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \VGA_B[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \VGA_B[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \VGA_B[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \VGA_B[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \VGA_B[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \VGA_B[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \VGA_SYNC_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
defparam \VGA_SYNC_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cyclonev_io_obuf \GPIO_0[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[1]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[1]~output .bus_hold = "false";
defparam \GPIO_0[1]~output .open_drain_output = "true";
defparam \GPIO_0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \GPIO_0[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[2]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[2]~output .bus_hold = "false";
defparam \GPIO_0[2]~output .open_drain_output = "true";
defparam \GPIO_0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cyclonev_io_obuf \GPIO_0[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[3]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[3]~output .bus_hold = "false";
defparam \GPIO_0[3]~output .open_drain_output = "true";
defparam \GPIO_0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \GPIO_0[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[4]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[4]~output .bus_hold = "false";
defparam \GPIO_0[4]~output .open_drain_output = "true";
defparam \GPIO_0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \GPIO_0[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[5]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[5]~output .bus_hold = "false";
defparam \GPIO_0[5]~output .open_drain_output = "true";
defparam \GPIO_0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \GPIO_0[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[6]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[6]~output .bus_hold = "false";
defparam \GPIO_0[6]~output .open_drain_output = "true";
defparam \GPIO_0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \GPIO_0[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[7]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[7]~output .bus_hold = "false";
defparam \GPIO_0[7]~output .open_drain_output = "true";
defparam \GPIO_0[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \GPIO_0[8]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[8]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[8]~output .bus_hold = "false";
defparam \GPIO_0[8]~output .open_drain_output = "true";
defparam \GPIO_0[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \GPIO_0[9]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[9]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[9]~output .bus_hold = "false";
defparam \GPIO_0[9]~output .open_drain_output = "true";
defparam \GPIO_0[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \GPIO_0[10]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[10]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[10]~output .bus_hold = "false";
defparam \GPIO_0[10]~output .open_drain_output = "true";
defparam \GPIO_0[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \GPIO_0[11]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[11]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[11]~output .bus_hold = "false";
defparam \GPIO_0[11]~output .open_drain_output = "true";
defparam \GPIO_0[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \GPIO_0[12]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[12]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[12]~output .bus_hold = "false";
defparam \GPIO_0[12]~output .open_drain_output = "true";
defparam \GPIO_0[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \GPIO_0[13]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[13]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[13]~output .bus_hold = "false";
defparam \GPIO_0[13]~output .open_drain_output = "true";
defparam \GPIO_0[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \GPIO_0[14]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[14]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[14]~output .bus_hold = "false";
defparam \GPIO_0[14]~output .open_drain_output = "true";
defparam \GPIO_0[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \GPIO_0[15]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[15]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[15]~output .bus_hold = "false";
defparam \GPIO_0[15]~output .open_drain_output = "true";
defparam \GPIO_0[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \GPIO_0[16]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[16]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[16]~output .bus_hold = "false";
defparam \GPIO_0[16]~output .open_drain_output = "true";
defparam \GPIO_0[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N19
cyclonev_io_obuf \GPIO_0[17]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[17]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[17]~output .bus_hold = "false";
defparam \GPIO_0[17]~output .open_drain_output = "true";
defparam \GPIO_0[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \GPIO_0[18]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[18]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[18]~output .bus_hold = "false";
defparam \GPIO_0[18]~output .open_drain_output = "true";
defparam \GPIO_0[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N2
cyclonev_io_obuf \GPIO_0[19]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[19]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[19]~output .bus_hold = "false";
defparam \GPIO_0[19]~output .open_drain_output = "true";
defparam \GPIO_0[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \GPIO_0[20]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[20]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[20]~output .bus_hold = "false";
defparam \GPIO_0[20]~output .open_drain_output = "true";
defparam \GPIO_0[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \GPIO_0[21]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[21]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[21]~output .bus_hold = "false";
defparam \GPIO_0[21]~output .open_drain_output = "true";
defparam \GPIO_0[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \GPIO_0[22]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[22]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[22]~output .bus_hold = "false";
defparam \GPIO_0[22]~output .open_drain_output = "true";
defparam \GPIO_0[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \GPIO_0[23]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[23]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[23]~output .bus_hold = "false";
defparam \GPIO_0[23]~output .open_drain_output = "true";
defparam \GPIO_0[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N19
cyclonev_io_obuf \GPIO_0[24]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[24]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[24]~output .bus_hold = "false";
defparam \GPIO_0[24]~output .open_drain_output = "true";
defparam \GPIO_0[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N42
cyclonev_io_obuf \GPIO_0[25]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[25]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[25]~output .bus_hold = "false";
defparam \GPIO_0[25]~output .open_drain_output = "true";
defparam \GPIO_0[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N42
cyclonev_io_obuf \GPIO_0[26]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[26]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[26]~output .bus_hold = "false";
defparam \GPIO_0[26]~output .open_drain_output = "true";
defparam \GPIO_0[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \GPIO_0[27]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[27]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[27]~output .bus_hold = "false";
defparam \GPIO_0[27]~output .open_drain_output = "true";
defparam \GPIO_0[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \GPIO_1[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[0]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[0]~output .bus_hold = "false";
defparam \GPIO_1[0]~output .open_drain_output = "true";
defparam \GPIO_1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N3
cyclonev_io_obuf \GPIO_1[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[1]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[1]~output .bus_hold = "false";
defparam \GPIO_1[1]~output .open_drain_output = "true";
defparam \GPIO_1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N20
cyclonev_io_obuf \GPIO_1[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[2]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[2]~output .bus_hold = "false";
defparam \GPIO_1[2]~output .open_drain_output = "true";
defparam \GPIO_1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N19
cyclonev_io_obuf \GPIO_1[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[3]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[3]~output .bus_hold = "false";
defparam \GPIO_1[3]~output .open_drain_output = "true";
defparam \GPIO_1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N37
cyclonev_io_obuf \GPIO_1[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[4]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[4]~output .bus_hold = "false";
defparam \GPIO_1[4]~output .open_drain_output = "true";
defparam \GPIO_1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N19
cyclonev_io_obuf \GPIO_1[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[5]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[5]~output .bus_hold = "false";
defparam \GPIO_1[5]~output .open_drain_output = "true";
defparam \GPIO_1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N54
cyclonev_io_obuf \GPIO_1[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[6]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[6]~output .bus_hold = "false";
defparam \GPIO_1[6]~output .open_drain_output = "true";
defparam \GPIO_1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N36
cyclonev_io_obuf \GPIO_1[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[7]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[7]~output .bus_hold = "false";
defparam \GPIO_1[7]~output .open_drain_output = "true";
defparam \GPIO_1[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N53
cyclonev_io_obuf \GPIO_1[8]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[8]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[8]~output .bus_hold = "false";
defparam \GPIO_1[8]~output .open_drain_output = "true";
defparam \GPIO_1[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N36
cyclonev_io_obuf \GPIO_1[9]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[9]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[9]~output .bus_hold = "false";
defparam \GPIO_1[9]~output .open_drain_output = "true";
defparam \GPIO_1[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N36
cyclonev_io_obuf \GPIO_1[10]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[10]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[10]~output .bus_hold = "false";
defparam \GPIO_1[10]~output .open_drain_output = "true";
defparam \GPIO_1[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N53
cyclonev_io_obuf \GPIO_1[11]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[11]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[11]~output .bus_hold = "false";
defparam \GPIO_1[11]~output .open_drain_output = "true";
defparam \GPIO_1[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N53
cyclonev_io_obuf \GPIO_1[12]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[12]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[12]~output .bus_hold = "false";
defparam \GPIO_1[12]~output .open_drain_output = "true";
defparam \GPIO_1[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N36
cyclonev_io_obuf \GPIO_1[13]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[13]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[13]~output .bus_hold = "false";
defparam \GPIO_1[13]~output .open_drain_output = "true";
defparam \GPIO_1[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N93
cyclonev_io_obuf \GPIO_1[14]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[14]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[14]~output .bus_hold = "false";
defparam \GPIO_1[14]~output .open_drain_output = "true";
defparam \GPIO_1[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N76
cyclonev_io_obuf \GPIO_1[15]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[15]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[15]~output .bus_hold = "false";
defparam \GPIO_1[15]~output .open_drain_output = "true";
defparam \GPIO_1[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N53
cyclonev_io_obuf \GPIO_1[16]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[16]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[16]~output .bus_hold = "false";
defparam \GPIO_1[16]~output .open_drain_output = "true";
defparam \GPIO_1[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N36
cyclonev_io_obuf \GPIO_1[17]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[17]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[17]~output .bus_hold = "false";
defparam \GPIO_1[17]~output .open_drain_output = "true";
defparam \GPIO_1[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N53
cyclonev_io_obuf \GPIO_1[18]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[18]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[18]~output .bus_hold = "false";
defparam \GPIO_1[18]~output .open_drain_output = "true";
defparam \GPIO_1[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N53
cyclonev_io_obuf \GPIO_1[19]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[19]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[19]~output .bus_hold = "false";
defparam \GPIO_1[19]~output .open_drain_output = "true";
defparam \GPIO_1[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N93
cyclonev_io_obuf \GPIO_1[20]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[20]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[20]~output .bus_hold = "false";
defparam \GPIO_1[20]~output .open_drain_output = "true";
defparam \GPIO_1[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N76
cyclonev_io_obuf \GPIO_1[21]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[21]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[21]~output .bus_hold = "false";
defparam \GPIO_1[21]~output .open_drain_output = "true";
defparam \GPIO_1[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N53
cyclonev_io_obuf \GPIO_1[22]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[22]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[22]~output .bus_hold = "false";
defparam \GPIO_1[22]~output .open_drain_output = "true";
defparam \GPIO_1[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N36
cyclonev_io_obuf \GPIO_1[23]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[23]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[23]~output .bus_hold = "false";
defparam \GPIO_1[23]~output .open_drain_output = "true";
defparam \GPIO_1[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N36
cyclonev_io_obuf \GPIO_1[24]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[24]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[24]~output .bus_hold = "false";
defparam \GPIO_1[24]~output .open_drain_output = "true";
defparam \GPIO_1[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N36
cyclonev_io_obuf \GPIO_1[25]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[25]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[25]~output .bus_hold = "false";
defparam \GPIO_1[25]~output .open_drain_output = "true";
defparam \GPIO_1[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N53
cyclonev_io_obuf \GPIO_1[26]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[26]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[26]~output .bus_hold = "false";
defparam \GPIO_1[26]~output .open_drain_output = "true";
defparam \GPIO_1[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N53
cyclonev_io_obuf \GPIO_1[27]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[27]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[27]~output .bus_hold = "false";
defparam \GPIO_1[27]~output .open_drain_output = "true";
defparam \GPIO_1[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N93
cyclonev_io_obuf \GPIO_1[28]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[28]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[28]~output .bus_hold = "false";
defparam \GPIO_1[28]~output .open_drain_output = "true";
defparam \GPIO_1[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N76
cyclonev_io_obuf \GPIO_1[29]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[29]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[29]~output .bus_hold = "false";
defparam \GPIO_1[29]~output .open_drain_output = "true";
defparam \GPIO_1[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N59
cyclonev_io_obuf \GPIO_1[30]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[30]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[30]~output .bus_hold = "false";
defparam \GPIO_1[30]~output .open_drain_output = "true";
defparam \GPIO_1[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N42
cyclonev_io_obuf \GPIO_1[31]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[31]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[31]~output .bus_hold = "false";
defparam \GPIO_1[31]~output .open_drain_output = "true";
defparam \GPIO_1[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N2
cyclonev_io_obuf \GPIO_1[32]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[32]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[32]~output .bus_hold = "false";
defparam \GPIO_1[32]~output .open_drain_output = "true";
defparam \GPIO_1[32]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N59
cyclonev_io_obuf \GPIO_1[33]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[33]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[33]~output .bus_hold = "false";
defparam \GPIO_1[33]~output .open_drain_output = "true";
defparam \GPIO_1[33]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N19
cyclonev_io_obuf \GPIO_1[34]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[34]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[34]~output .bus_hold = "false";
defparam \GPIO_1[34]~output .open_drain_output = "true";
defparam \GPIO_1[34]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N2
cyclonev_io_obuf \GPIO_0[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[0]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[0]~output .bus_hold = "false";
defparam \GPIO_0[0]~output .open_drain_output = "true";
defparam \GPIO_0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N2
cyclonev_io_obuf \GPIO_0[28]~output (
	.i(\ADC|sar|to_dac [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[28]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[28]~output .bus_hold = "false";
defparam \GPIO_0[28]~output .open_drain_output = "false";
defparam \GPIO_0[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf \GPIO_0[29]~output (
	.i(\ADC|sar|to_dac [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[29]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[29]~output .bus_hold = "false";
defparam \GPIO_0[29]~output .open_drain_output = "false";
defparam \GPIO_0[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N2
cyclonev_io_obuf \GPIO_0[30]~output (
	.i(\ADC|sar|to_dac [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[30]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[30]~output .bus_hold = "false";
defparam \GPIO_0[30]~output .open_drain_output = "false";
defparam \GPIO_0[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \GPIO_0[31]~output (
	.i(\ADC|sar|to_dac [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[31]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[31]~output .bus_hold = "false";
defparam \GPIO_0[31]~output .open_drain_output = "false";
defparam \GPIO_0[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \GPIO_0[32]~output (
	.i(\ADC|sar|to_dac [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[32]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[32]~output .bus_hold = "false";
defparam \GPIO_0[32]~output .open_drain_output = "false";
defparam \GPIO_0[32]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \GPIO_0[33]~output (
	.i(\ADC|sar|to_dac [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[33]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[33]~output .bus_hold = "false";
defparam \GPIO_0[33]~output .open_drain_output = "false";
defparam \GPIO_0[33]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \GPIO_0[34]~output (
	.i(\ADC|sar|to_dac [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[34]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[34]~output .bus_hold = "false";
defparam \GPIO_0[34]~output .open_drain_output = "false";
defparam \GPIO_0[34]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \GPIO_0[35]~output (
	.i(\ADC|sar|to_dac [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[35]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[35]~output .bus_hold = "false";
defparam \GPIO_0[35]~output .open_drain_output = "false";
defparam \GPIO_0[35]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N2
cyclonev_io_obuf \GPIO_1[35]~output (
	.i(!\KEY_N[0]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[35]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[35]~output .bus_hold = "false";
defparam \GPIO_1[35]~output .open_drain_output = "false";
defparam \GPIO_1[35]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N0
cyclonev_lcell_comb \clk_divisor|Add1~85 (
// Equation(s):
// \clk_divisor|Add1~85_sumout  = SUM(( \clk_divisor|count[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \clk_divisor|Add1~86  = CARRY(( \clk_divisor|count[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clk_divisor|count[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divisor|Add1~85_sumout ),
	.cout(\clk_divisor|Add1~86 ),
	.shareout());
// synopsys translate_off
defparam \clk_divisor|Add1~85 .extended_lut = "off";
defparam \clk_divisor|Add1~85 .lut_mask = 64'h00000000000000FF;
defparam \clk_divisor|Add1~85 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY_N[1]~input (
	.i(KEY_N[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY_N[1]~input_o ));
// synopsys translate_off
defparam \KEY_N[1]~input .bus_hold = "false";
defparam \KEY_N[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X70_Y10_N1
dffeas \clk_divisor|count[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divisor|Add1~85_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divisor|count[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divisor|count[0]~DUPLICATE .is_wysiwyg = "true";
defparam \clk_divisor|count[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N3
cyclonev_lcell_comb \clk_divisor|Add1~5 (
// Equation(s):
// \clk_divisor|Add1~5_sumout  = SUM(( \clk_divisor|count [1] ) + ( GND ) + ( \clk_divisor|Add1~86  ))
// \clk_divisor|Add1~6  = CARRY(( \clk_divisor|count [1] ) + ( GND ) + ( \clk_divisor|Add1~86  ))

	.dataa(!\clk_divisor|count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divisor|Add1~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divisor|Add1~5_sumout ),
	.cout(\clk_divisor|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \clk_divisor|Add1~5 .extended_lut = "off";
defparam \clk_divisor|Add1~5 .lut_mask = 64'h0000FFFF00005555;
defparam \clk_divisor|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y10_N5
dffeas \clk_divisor|count[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divisor|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[1]~input_o ),
	.aload(gnd),
	.sclr(\clk_divisor|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divisor|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divisor|count[1] .is_wysiwyg = "true";
defparam \clk_divisor|count[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y10_N7
dffeas \clk_divisor|count[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divisor|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[1]~input_o ),
	.aload(gnd),
	.sclr(\clk_divisor|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divisor|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divisor|count[2] .is_wysiwyg = "true";
defparam \clk_divisor|count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N6
cyclonev_lcell_comb \clk_divisor|Add1~1 (
// Equation(s):
// \clk_divisor|Add1~1_sumout  = SUM(( \clk_divisor|count [2] ) + ( GND ) + ( \clk_divisor|Add1~6  ))
// \clk_divisor|Add1~2  = CARRY(( \clk_divisor|count [2] ) + ( GND ) + ( \clk_divisor|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clk_divisor|count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divisor|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divisor|Add1~1_sumout ),
	.cout(\clk_divisor|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \clk_divisor|Add1~1 .extended_lut = "off";
defparam \clk_divisor|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \clk_divisor|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y10_N8
dffeas \clk_divisor|count[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divisor|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[1]~input_o ),
	.aload(gnd),
	.sclr(\clk_divisor|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divisor|count[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divisor|count[2]~DUPLICATE .is_wysiwyg = "true";
defparam \clk_divisor|count[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N51
cyclonev_lcell_comb \clk_divisor|Equal0~0 (
// Equation(s):
// \clk_divisor|Equal0~0_combout  = ( !\clk_divisor|count[2]~DUPLICATE_q  & ( !\clk_divisor|count [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clk_divisor|count [1]),
	.datae(gnd),
	.dataf(!\clk_divisor|count[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_divisor|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_divisor|Equal0~0 .extended_lut = "off";
defparam \clk_divisor|Equal0~0 .lut_mask = 64'hFF00FF0000000000;
defparam \clk_divisor|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N9
cyclonev_lcell_comb \clk_divisor|Add1~29 (
// Equation(s):
// \clk_divisor|Add1~29_sumout  = SUM(( \clk_divisor|count[3]~DUPLICATE_q  ) + ( GND ) + ( \clk_divisor|Add1~2  ))
// \clk_divisor|Add1~30  = CARRY(( \clk_divisor|count[3]~DUPLICATE_q  ) + ( GND ) + ( \clk_divisor|Add1~2  ))

	.dataa(gnd),
	.datab(!\clk_divisor|count[3]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divisor|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divisor|Add1~29_sumout ),
	.cout(\clk_divisor|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \clk_divisor|Add1~29 .extended_lut = "off";
defparam \clk_divisor|Add1~29 .lut_mask = 64'h0000FFFF00003333;
defparam \clk_divisor|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y10_N11
dffeas \clk_divisor|count[3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divisor|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[1]~input_o ),
	.aload(gnd),
	.sclr(\clk_divisor|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divisor|count[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divisor|count[3]~DUPLICATE .is_wysiwyg = "true";
defparam \clk_divisor|count[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N12
cyclonev_lcell_comb \clk_divisor|Add1~25 (
// Equation(s):
// \clk_divisor|Add1~25_sumout  = SUM(( \clk_divisor|count[4]~DUPLICATE_q  ) + ( GND ) + ( \clk_divisor|Add1~30  ))
// \clk_divisor|Add1~26  = CARRY(( \clk_divisor|count[4]~DUPLICATE_q  ) + ( GND ) + ( \clk_divisor|Add1~30  ))

	.dataa(gnd),
	.datab(!\clk_divisor|count[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divisor|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divisor|Add1~25_sumout ),
	.cout(\clk_divisor|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \clk_divisor|Add1~25 .extended_lut = "off";
defparam \clk_divisor|Add1~25 .lut_mask = 64'h0000FFFF00003333;
defparam \clk_divisor|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y10_N14
dffeas \clk_divisor|count[4]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divisor|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[1]~input_o ),
	.aload(gnd),
	.sclr(\clk_divisor|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divisor|count[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divisor|count[4]~DUPLICATE .is_wysiwyg = "true";
defparam \clk_divisor|count[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N15
cyclonev_lcell_comb \clk_divisor|Add1~21 (
// Equation(s):
// \clk_divisor|Add1~21_sumout  = SUM(( \clk_divisor|count [5] ) + ( GND ) + ( \clk_divisor|Add1~26  ))
// \clk_divisor|Add1~22  = CARRY(( \clk_divisor|count [5] ) + ( GND ) + ( \clk_divisor|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clk_divisor|count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divisor|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divisor|Add1~21_sumout ),
	.cout(\clk_divisor|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \clk_divisor|Add1~21 .extended_lut = "off";
defparam \clk_divisor|Add1~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clk_divisor|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y10_N16
dffeas \clk_divisor|count[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divisor|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[1]~input_o ),
	.aload(gnd),
	.sclr(\clk_divisor|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divisor|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divisor|count[5] .is_wysiwyg = "true";
defparam \clk_divisor|count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N18
cyclonev_lcell_comb \clk_divisor|Add1~17 (
// Equation(s):
// \clk_divisor|Add1~17_sumout  = SUM(( \clk_divisor|count [6] ) + ( GND ) + ( \clk_divisor|Add1~22  ))
// \clk_divisor|Add1~18  = CARRY(( \clk_divisor|count [6] ) + ( GND ) + ( \clk_divisor|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clk_divisor|count [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divisor|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divisor|Add1~17_sumout ),
	.cout(\clk_divisor|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \clk_divisor|Add1~17 .extended_lut = "off";
defparam \clk_divisor|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \clk_divisor|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y10_N19
dffeas \clk_divisor|count[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divisor|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[1]~input_o ),
	.aload(gnd),
	.sclr(\clk_divisor|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divisor|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divisor|count[6] .is_wysiwyg = "true";
defparam \clk_divisor|count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N21
cyclonev_lcell_comb \clk_divisor|Add1~13 (
// Equation(s):
// \clk_divisor|Add1~13_sumout  = SUM(( \clk_divisor|count [7] ) + ( GND ) + ( \clk_divisor|Add1~18  ))
// \clk_divisor|Add1~14  = CARRY(( \clk_divisor|count [7] ) + ( GND ) + ( \clk_divisor|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clk_divisor|count [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divisor|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divisor|Add1~13_sumout ),
	.cout(\clk_divisor|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \clk_divisor|Add1~13 .extended_lut = "off";
defparam \clk_divisor|Add1~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clk_divisor|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y10_N22
dffeas \clk_divisor|count[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divisor|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[1]~input_o ),
	.aload(gnd),
	.sclr(\clk_divisor|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divisor|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divisor|count[7] .is_wysiwyg = "true";
defparam \clk_divisor|count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N24
cyclonev_lcell_comb \clk_divisor|Add1~9 (
// Equation(s):
// \clk_divisor|Add1~9_sumout  = SUM(( \clk_divisor|count [8] ) + ( GND ) + ( \clk_divisor|Add1~14  ))
// \clk_divisor|Add1~10  = CARRY(( \clk_divisor|count [8] ) + ( GND ) + ( \clk_divisor|Add1~14  ))

	.dataa(gnd),
	.datab(!\clk_divisor|count [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divisor|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divisor|Add1~9_sumout ),
	.cout(\clk_divisor|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \clk_divisor|Add1~9 .extended_lut = "off";
defparam \clk_divisor|Add1~9 .lut_mask = 64'h0000FFFF00003333;
defparam \clk_divisor|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y10_N25
dffeas \clk_divisor|count[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divisor|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[1]~input_o ),
	.aload(gnd),
	.sclr(\clk_divisor|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divisor|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divisor|count[8] .is_wysiwyg = "true";
defparam \clk_divisor|count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N27
cyclonev_lcell_comb \clk_divisor|Add1~53 (
// Equation(s):
// \clk_divisor|Add1~53_sumout  = SUM(( \clk_divisor|count [9] ) + ( GND ) + ( \clk_divisor|Add1~10  ))
// \clk_divisor|Add1~54  = CARRY(( \clk_divisor|count [9] ) + ( GND ) + ( \clk_divisor|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clk_divisor|count [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divisor|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divisor|Add1~53_sumout ),
	.cout(\clk_divisor|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \clk_divisor|Add1~53 .extended_lut = "off";
defparam \clk_divisor|Add1~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clk_divisor|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y10_N28
dffeas \clk_divisor|count[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divisor|Add1~53_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[1]~input_o ),
	.aload(gnd),
	.sclr(\clk_divisor|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divisor|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divisor|count[9] .is_wysiwyg = "true";
defparam \clk_divisor|count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N30
cyclonev_lcell_comb \clk_divisor|Add1~49 (
// Equation(s):
// \clk_divisor|Add1~49_sumout  = SUM(( \clk_divisor|count [10] ) + ( GND ) + ( \clk_divisor|Add1~54  ))
// \clk_divisor|Add1~50  = CARRY(( \clk_divisor|count [10] ) + ( GND ) + ( \clk_divisor|Add1~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clk_divisor|count [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divisor|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divisor|Add1~49_sumout ),
	.cout(\clk_divisor|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \clk_divisor|Add1~49 .extended_lut = "off";
defparam \clk_divisor|Add1~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clk_divisor|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y10_N31
dffeas \clk_divisor|count[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divisor|Add1~49_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[1]~input_o ),
	.aload(gnd),
	.sclr(\clk_divisor|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divisor|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divisor|count[10] .is_wysiwyg = "true";
defparam \clk_divisor|count[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N33
cyclonev_lcell_comb \clk_divisor|Add1~45 (
// Equation(s):
// \clk_divisor|Add1~45_sumout  = SUM(( \clk_divisor|count[11]~DUPLICATE_q  ) + ( GND ) + ( \clk_divisor|Add1~50  ))
// \clk_divisor|Add1~46  = CARRY(( \clk_divisor|count[11]~DUPLICATE_q  ) + ( GND ) + ( \clk_divisor|Add1~50  ))

	.dataa(!\clk_divisor|count[11]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divisor|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divisor|Add1~45_sumout ),
	.cout(\clk_divisor|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \clk_divisor|Add1~45 .extended_lut = "off";
defparam \clk_divisor|Add1~45 .lut_mask = 64'h0000FFFF00005555;
defparam \clk_divisor|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y10_N35
dffeas \clk_divisor|count[11]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divisor|Add1~45_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[1]~input_o ),
	.aload(gnd),
	.sclr(\clk_divisor|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divisor|count[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divisor|count[11]~DUPLICATE .is_wysiwyg = "true";
defparam \clk_divisor|count[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N36
cyclonev_lcell_comb \clk_divisor|Add1~41 (
// Equation(s):
// \clk_divisor|Add1~41_sumout  = SUM(( \clk_divisor|count[12]~DUPLICATE_q  ) + ( GND ) + ( \clk_divisor|Add1~46  ))
// \clk_divisor|Add1~42  = CARRY(( \clk_divisor|count[12]~DUPLICATE_q  ) + ( GND ) + ( \clk_divisor|Add1~46  ))

	.dataa(!\clk_divisor|count[12]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divisor|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divisor|Add1~41_sumout ),
	.cout(\clk_divisor|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \clk_divisor|Add1~41 .extended_lut = "off";
defparam \clk_divisor|Add1~41 .lut_mask = 64'h0000FFFF00005555;
defparam \clk_divisor|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y10_N38
dffeas \clk_divisor|count[12]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divisor|Add1~41_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[1]~input_o ),
	.aload(gnd),
	.sclr(\clk_divisor|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divisor|count[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divisor|count[12]~DUPLICATE .is_wysiwyg = "true";
defparam \clk_divisor|count[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N39
cyclonev_lcell_comb \clk_divisor|Add1~37 (
// Equation(s):
// \clk_divisor|Add1~37_sumout  = SUM(( \clk_divisor|count [13] ) + ( GND ) + ( \clk_divisor|Add1~42  ))
// \clk_divisor|Add1~38  = CARRY(( \clk_divisor|count [13] ) + ( GND ) + ( \clk_divisor|Add1~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clk_divisor|count [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divisor|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divisor|Add1~37_sumout ),
	.cout(\clk_divisor|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \clk_divisor|Add1~37 .extended_lut = "off";
defparam \clk_divisor|Add1~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \clk_divisor|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y10_N40
dffeas \clk_divisor|count[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divisor|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[1]~input_o ),
	.aload(gnd),
	.sclr(\clk_divisor|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divisor|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divisor|count[13] .is_wysiwyg = "true";
defparam \clk_divisor|count[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N42
cyclonev_lcell_comb \clk_divisor|Add1~33 (
// Equation(s):
// \clk_divisor|Add1~33_sumout  = SUM(( \clk_divisor|count[14]~DUPLICATE_q  ) + ( GND ) + ( \clk_divisor|Add1~38  ))
// \clk_divisor|Add1~34  = CARRY(( \clk_divisor|count[14]~DUPLICATE_q  ) + ( GND ) + ( \clk_divisor|Add1~38  ))

	.dataa(gnd),
	.datab(!\clk_divisor|count[14]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divisor|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divisor|Add1~33_sumout ),
	.cout(\clk_divisor|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \clk_divisor|Add1~33 .extended_lut = "off";
defparam \clk_divisor|Add1~33 .lut_mask = 64'h0000FFFF00003333;
defparam \clk_divisor|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y10_N44
dffeas \clk_divisor|count[14]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divisor|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[1]~input_o ),
	.aload(gnd),
	.sclr(\clk_divisor|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divisor|count[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divisor|count[14]~DUPLICATE .is_wysiwyg = "true";
defparam \clk_divisor|count[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N45
cyclonev_lcell_comb \clk_divisor|Add1~77 (
// Equation(s):
// \clk_divisor|Add1~77_sumout  = SUM(( \clk_divisor|count[15]~DUPLICATE_q  ) + ( GND ) + ( \clk_divisor|Add1~34  ))
// \clk_divisor|Add1~78  = CARRY(( \clk_divisor|count[15]~DUPLICATE_q  ) + ( GND ) + ( \clk_divisor|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clk_divisor|count[15]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divisor|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divisor|Add1~77_sumout ),
	.cout(\clk_divisor|Add1~78 ),
	.shareout());
// synopsys translate_off
defparam \clk_divisor|Add1~77 .extended_lut = "off";
defparam \clk_divisor|Add1~77 .lut_mask = 64'h0000FFFF000000FF;
defparam \clk_divisor|Add1~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y10_N46
dffeas \clk_divisor|count[15]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divisor|Add1~77_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[1]~input_o ),
	.aload(gnd),
	.sclr(\clk_divisor|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divisor|count[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divisor|count[15]~DUPLICATE .is_wysiwyg = "true";
defparam \clk_divisor|count[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N48
cyclonev_lcell_comb \clk_divisor|Add1~89 (
// Equation(s):
// \clk_divisor|Add1~89_sumout  = SUM(( \clk_divisor|count [16] ) + ( GND ) + ( \clk_divisor|Add1~78  ))
// \clk_divisor|Add1~90  = CARRY(( \clk_divisor|count [16] ) + ( GND ) + ( \clk_divisor|Add1~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clk_divisor|count [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divisor|Add1~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divisor|Add1~89_sumout ),
	.cout(\clk_divisor|Add1~90 ),
	.shareout());
// synopsys translate_off
defparam \clk_divisor|Add1~89 .extended_lut = "off";
defparam \clk_divisor|Add1~89 .lut_mask = 64'h0000FFFF000000FF;
defparam \clk_divisor|Add1~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y10_N49
dffeas \clk_divisor|count[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divisor|Add1~89_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[1]~input_o ),
	.aload(gnd),
	.sclr(\clk_divisor|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divisor|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divisor|count[16] .is_wysiwyg = "true";
defparam \clk_divisor|count[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N51
cyclonev_lcell_comb \clk_divisor|Add1~93 (
// Equation(s):
// \clk_divisor|Add1~93_sumout  = SUM(( \clk_divisor|count [17] ) + ( GND ) + ( \clk_divisor|Add1~90  ))
// \clk_divisor|Add1~94  = CARRY(( \clk_divisor|count [17] ) + ( GND ) + ( \clk_divisor|Add1~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clk_divisor|count [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divisor|Add1~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divisor|Add1~93_sumout ),
	.cout(\clk_divisor|Add1~94 ),
	.shareout());
// synopsys translate_off
defparam \clk_divisor|Add1~93 .extended_lut = "off";
defparam \clk_divisor|Add1~93 .lut_mask = 64'h0000FFFF000000FF;
defparam \clk_divisor|Add1~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y9_N56
dffeas \clk_divisor|count[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\clk_divisor|Add1~93_sumout ),
	.clrn(\KEY_N[1]~input_o ),
	.aload(gnd),
	.sclr(\clk_divisor|Equal0~6_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divisor|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divisor|count[17] .is_wysiwyg = "true";
defparam \clk_divisor|count[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N54
cyclonev_lcell_comb \clk_divisor|Add1~73 (
// Equation(s):
// \clk_divisor|Add1~73_sumout  = SUM(( \clk_divisor|count [18] ) + ( GND ) + ( \clk_divisor|Add1~94  ))
// \clk_divisor|Add1~74  = CARRY(( \clk_divisor|count [18] ) + ( GND ) + ( \clk_divisor|Add1~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clk_divisor|count [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divisor|Add1~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divisor|Add1~73_sumout ),
	.cout(\clk_divisor|Add1~74 ),
	.shareout());
// synopsys translate_off
defparam \clk_divisor|Add1~73 .extended_lut = "off";
defparam \clk_divisor|Add1~73 .lut_mask = 64'h0000FFFF000000FF;
defparam \clk_divisor|Add1~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y10_N55
dffeas \clk_divisor|count[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divisor|Add1~73_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[1]~input_o ),
	.aload(gnd),
	.sclr(\clk_divisor|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divisor|count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divisor|count[18] .is_wysiwyg = "true";
defparam \clk_divisor|count[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N57
cyclonev_lcell_comb \clk_divisor|Add1~69 (
// Equation(s):
// \clk_divisor|Add1~69_sumout  = SUM(( \clk_divisor|count [19] ) + ( GND ) + ( \clk_divisor|Add1~74  ))
// \clk_divisor|Add1~70  = CARRY(( \clk_divisor|count [19] ) + ( GND ) + ( \clk_divisor|Add1~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clk_divisor|count [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divisor|Add1~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divisor|Add1~69_sumout ),
	.cout(\clk_divisor|Add1~70 ),
	.shareout());
// synopsys translate_off
defparam \clk_divisor|Add1~69 .extended_lut = "off";
defparam \clk_divisor|Add1~69 .lut_mask = 64'h0000FFFF000000FF;
defparam \clk_divisor|Add1~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y9_N37
dffeas \clk_divisor|count[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\clk_divisor|Add1~69_sumout ),
	.clrn(\KEY_N[1]~input_o ),
	.aload(gnd),
	.sclr(\clk_divisor|Equal0~6_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divisor|count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divisor|count[19] .is_wysiwyg = "true";
defparam \clk_divisor|count[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N0
cyclonev_lcell_comb \clk_divisor|Add1~65 (
// Equation(s):
// \clk_divisor|Add1~65_sumout  = SUM(( \clk_divisor|count [20] ) + ( GND ) + ( \clk_divisor|Add1~70  ))
// \clk_divisor|Add1~66  = CARRY(( \clk_divisor|count [20] ) + ( GND ) + ( \clk_divisor|Add1~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clk_divisor|count [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divisor|Add1~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divisor|Add1~65_sumout ),
	.cout(\clk_divisor|Add1~66 ),
	.shareout());
// synopsys translate_off
defparam \clk_divisor|Add1~65 .extended_lut = "off";
defparam \clk_divisor|Add1~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clk_divisor|Add1~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y9_N2
dffeas \clk_divisor|count[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divisor|Add1~65_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[1]~input_o ),
	.aload(gnd),
	.sclr(\clk_divisor|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divisor|count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divisor|count[20] .is_wysiwyg = "true";
defparam \clk_divisor|count[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N3
cyclonev_lcell_comb \clk_divisor|Add1~61 (
// Equation(s):
// \clk_divisor|Add1~61_sumout  = SUM(( \clk_divisor|count [21] ) + ( GND ) + ( \clk_divisor|Add1~66  ))
// \clk_divisor|Add1~62  = CARRY(( \clk_divisor|count [21] ) + ( GND ) + ( \clk_divisor|Add1~66  ))

	.dataa(!\clk_divisor|count [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divisor|Add1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divisor|Add1~61_sumout ),
	.cout(\clk_divisor|Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \clk_divisor|Add1~61 .extended_lut = "off";
defparam \clk_divisor|Add1~61 .lut_mask = 64'h0000FFFF00005555;
defparam \clk_divisor|Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y9_N5
dffeas \clk_divisor|count[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divisor|Add1~61_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[1]~input_o ),
	.aload(gnd),
	.sclr(\clk_divisor|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divisor|count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divisor|count[21] .is_wysiwyg = "true";
defparam \clk_divisor|count[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N6
cyclonev_lcell_comb \clk_divisor|Add1~57 (
// Equation(s):
// \clk_divisor|Add1~57_sumout  = SUM(( \clk_divisor|count [22] ) + ( GND ) + ( \clk_divisor|Add1~62  ))
// \clk_divisor|Add1~58  = CARRY(( \clk_divisor|count [22] ) + ( GND ) + ( \clk_divisor|Add1~62  ))

	.dataa(gnd),
	.datab(!\clk_divisor|count [22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divisor|Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divisor|Add1~57_sumout ),
	.cout(\clk_divisor|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \clk_divisor|Add1~57 .extended_lut = "off";
defparam \clk_divisor|Add1~57 .lut_mask = 64'h0000FFFF00003333;
defparam \clk_divisor|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y9_N8
dffeas \clk_divisor|count[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divisor|Add1~57_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[1]~input_o ),
	.aload(gnd),
	.sclr(\clk_divisor|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divisor|count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divisor|count[22] .is_wysiwyg = "true";
defparam \clk_divisor|count[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y10_N47
dffeas \clk_divisor|count[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divisor|Add1~77_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[1]~input_o ),
	.aload(gnd),
	.sclr(\clk_divisor|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divisor|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divisor|count[15] .is_wysiwyg = "true";
defparam \clk_divisor|count[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N39
cyclonev_lcell_comb \clk_divisor|Equal0~3 (
// Equation(s):
// \clk_divisor|Equal0~3_combout  = ( !\clk_divisor|count [15] & ( !\clk_divisor|count [18] & ( (!\clk_divisor|count [20] & (!\clk_divisor|count [19] & (!\clk_divisor|count [22] & !\clk_divisor|count [21]))) ) ) )

	.dataa(!\clk_divisor|count [20]),
	.datab(!\clk_divisor|count [19]),
	.datac(!\clk_divisor|count [22]),
	.datad(!\clk_divisor|count [21]),
	.datae(!\clk_divisor|count [15]),
	.dataf(!\clk_divisor|count [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_divisor|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_divisor|Equal0~3 .extended_lut = "off";
defparam \clk_divisor|Equal0~3 .lut_mask = 64'h8000000000000000;
defparam \clk_divisor|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N9
cyclonev_lcell_comb \clk_divisor|Add1~125 (
// Equation(s):
// \clk_divisor|Add1~125_sumout  = SUM(( \clk_divisor|count [23] ) + ( GND ) + ( \clk_divisor|Add1~58  ))
// \clk_divisor|Add1~126  = CARRY(( \clk_divisor|count [23] ) + ( GND ) + ( \clk_divisor|Add1~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clk_divisor|count [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divisor|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divisor|Add1~125_sumout ),
	.cout(\clk_divisor|Add1~126 ),
	.shareout());
// synopsys translate_off
defparam \clk_divisor|Add1~125 .extended_lut = "off";
defparam \clk_divisor|Add1~125 .lut_mask = 64'h0000FFFF000000FF;
defparam \clk_divisor|Add1~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y9_N10
dffeas \clk_divisor|count[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divisor|Add1~125_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[1]~input_o ),
	.aload(gnd),
	.sclr(\clk_divisor|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divisor|count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divisor|count[23] .is_wysiwyg = "true";
defparam \clk_divisor|count[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N12
cyclonev_lcell_comb \clk_divisor|Add1~121 (
// Equation(s):
// \clk_divisor|Add1~121_sumout  = SUM(( \clk_divisor|count[24]~DUPLICATE_q  ) + ( GND ) + ( \clk_divisor|Add1~126  ))
// \clk_divisor|Add1~122  = CARRY(( \clk_divisor|count[24]~DUPLICATE_q  ) + ( GND ) + ( \clk_divisor|Add1~126  ))

	.dataa(gnd),
	.datab(!\clk_divisor|count[24]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divisor|Add1~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divisor|Add1~121_sumout ),
	.cout(\clk_divisor|Add1~122 ),
	.shareout());
// synopsys translate_off
defparam \clk_divisor|Add1~121 .extended_lut = "off";
defparam \clk_divisor|Add1~121 .lut_mask = 64'h0000FFFF00003333;
defparam \clk_divisor|Add1~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y9_N14
dffeas \clk_divisor|count[24]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divisor|Add1~121_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[1]~input_o ),
	.aload(gnd),
	.sclr(\clk_divisor|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divisor|count[24]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divisor|count[24]~DUPLICATE .is_wysiwyg = "true";
defparam \clk_divisor|count[24]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N15
cyclonev_lcell_comb \clk_divisor|Add1~117 (
// Equation(s):
// \clk_divisor|Add1~117_sumout  = SUM(( \clk_divisor|count [25] ) + ( GND ) + ( \clk_divisor|Add1~122  ))
// \clk_divisor|Add1~118  = CARRY(( \clk_divisor|count [25] ) + ( GND ) + ( \clk_divisor|Add1~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clk_divisor|count [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divisor|Add1~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divisor|Add1~117_sumout ),
	.cout(\clk_divisor|Add1~118 ),
	.shareout());
// synopsys translate_off
defparam \clk_divisor|Add1~117 .extended_lut = "off";
defparam \clk_divisor|Add1~117 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clk_divisor|Add1~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y9_N16
dffeas \clk_divisor|count[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divisor|Add1~117_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[1]~input_o ),
	.aload(gnd),
	.sclr(\clk_divisor|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divisor|count [25]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divisor|count[25] .is_wysiwyg = "true";
defparam \clk_divisor|count[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N18
cyclonev_lcell_comb \clk_divisor|Add1~113 (
// Equation(s):
// \clk_divisor|Add1~113_sumout  = SUM(( \clk_divisor|count [26] ) + ( GND ) + ( \clk_divisor|Add1~118  ))
// \clk_divisor|Add1~114  = CARRY(( \clk_divisor|count [26] ) + ( GND ) + ( \clk_divisor|Add1~118  ))

	.dataa(gnd),
	.datab(!\clk_divisor|count [26]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divisor|Add1~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divisor|Add1~113_sumout ),
	.cout(\clk_divisor|Add1~114 ),
	.shareout());
// synopsys translate_off
defparam \clk_divisor|Add1~113 .extended_lut = "off";
defparam \clk_divisor|Add1~113 .lut_mask = 64'h0000FFFF00003333;
defparam \clk_divisor|Add1~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y9_N19
dffeas \clk_divisor|count[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divisor|Add1~113_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[1]~input_o ),
	.aload(gnd),
	.sclr(\clk_divisor|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divisor|count [26]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divisor|count[26] .is_wysiwyg = "true";
defparam \clk_divisor|count[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N21
cyclonev_lcell_comb \clk_divisor|Add1~109 (
// Equation(s):
// \clk_divisor|Add1~109_sumout  = SUM(( \clk_divisor|count[27]~DUPLICATE_q  ) + ( GND ) + ( \clk_divisor|Add1~114  ))
// \clk_divisor|Add1~110  = CARRY(( \clk_divisor|count[27]~DUPLICATE_q  ) + ( GND ) + ( \clk_divisor|Add1~114  ))

	.dataa(!\clk_divisor|count[27]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divisor|Add1~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divisor|Add1~109_sumout ),
	.cout(\clk_divisor|Add1~110 ),
	.shareout());
// synopsys translate_off
defparam \clk_divisor|Add1~109 .extended_lut = "off";
defparam \clk_divisor|Add1~109 .lut_mask = 64'h0000FFFF00005555;
defparam \clk_divisor|Add1~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y9_N23
dffeas \clk_divisor|count[27]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divisor|Add1~109_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[1]~input_o ),
	.aload(gnd),
	.sclr(\clk_divisor|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divisor|count[27]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divisor|count[27]~DUPLICATE .is_wysiwyg = "true";
defparam \clk_divisor|count[27]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N24
cyclonev_lcell_comb \clk_divisor|Add1~105 (
// Equation(s):
// \clk_divisor|Add1~105_sumout  = SUM(( \clk_divisor|count [28] ) + ( GND ) + ( \clk_divisor|Add1~110  ))
// \clk_divisor|Add1~106  = CARRY(( \clk_divisor|count [28] ) + ( GND ) + ( \clk_divisor|Add1~110  ))

	.dataa(gnd),
	.datab(!\clk_divisor|count [28]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divisor|Add1~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divisor|Add1~105_sumout ),
	.cout(\clk_divisor|Add1~106 ),
	.shareout());
// synopsys translate_off
defparam \clk_divisor|Add1~105 .extended_lut = "off";
defparam \clk_divisor|Add1~105 .lut_mask = 64'h0000FFFF00003333;
defparam \clk_divisor|Add1~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y9_N25
dffeas \clk_divisor|count[28] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divisor|Add1~105_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[1]~input_o ),
	.aload(gnd),
	.sclr(\clk_divisor|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divisor|count [28]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divisor|count[28] .is_wysiwyg = "true";
defparam \clk_divisor|count[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N27
cyclonev_lcell_comb \clk_divisor|Add1~101 (
// Equation(s):
// \clk_divisor|Add1~101_sumout  = SUM(( \clk_divisor|count [29] ) + ( GND ) + ( \clk_divisor|Add1~106  ))
// \clk_divisor|Add1~102  = CARRY(( \clk_divisor|count [29] ) + ( GND ) + ( \clk_divisor|Add1~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clk_divisor|count [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divisor|Add1~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divisor|Add1~101_sumout ),
	.cout(\clk_divisor|Add1~102 ),
	.shareout());
// synopsys translate_off
defparam \clk_divisor|Add1~101 .extended_lut = "off";
defparam \clk_divisor|Add1~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clk_divisor|Add1~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y9_N28
dffeas \clk_divisor|count[29] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divisor|Add1~101_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[1]~input_o ),
	.aload(gnd),
	.sclr(\clk_divisor|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divisor|count [29]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divisor|count[29] .is_wysiwyg = "true";
defparam \clk_divisor|count[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N30
cyclonev_lcell_comb \clk_divisor|Add1~97 (
// Equation(s):
// \clk_divisor|Add1~97_sumout  = SUM(( \clk_divisor|count [30] ) + ( GND ) + ( \clk_divisor|Add1~102  ))
// \clk_divisor|Add1~98  = CARRY(( \clk_divisor|count [30] ) + ( GND ) + ( \clk_divisor|Add1~102  ))

	.dataa(gnd),
	.datab(!\clk_divisor|count [30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divisor|Add1~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divisor|Add1~97_sumout ),
	.cout(\clk_divisor|Add1~98 ),
	.shareout());
// synopsys translate_off
defparam \clk_divisor|Add1~97 .extended_lut = "off";
defparam \clk_divisor|Add1~97 .lut_mask = 64'h0000FFFF00003333;
defparam \clk_divisor|Add1~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y9_N32
dffeas \clk_divisor|count[30] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divisor|Add1~97_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[1]~input_o ),
	.aload(gnd),
	.sclr(\clk_divisor|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divisor|count [30]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divisor|count[30] .is_wysiwyg = "true";
defparam \clk_divisor|count[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N33
cyclonev_lcell_comb \clk_divisor|Add1~81 (
// Equation(s):
// \clk_divisor|Add1~81_sumout  = SUM(( \clk_divisor|count [31] ) + ( GND ) + ( \clk_divisor|Add1~98  ))

	.dataa(!\clk_divisor|count [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divisor|Add1~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divisor|Add1~81_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_divisor|Add1~81 .extended_lut = "off";
defparam \clk_divisor|Add1~81 .lut_mask = 64'h0000FFFF00005555;
defparam \clk_divisor|Add1~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y9_N35
dffeas \clk_divisor|count[31] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divisor|Add1~81_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divisor|count [31]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divisor|count[31] .is_wysiwyg = "true";
defparam \clk_divisor|count[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y10_N2
dffeas \clk_divisor|count[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divisor|Add1~85_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divisor|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divisor|count[0] .is_wysiwyg = "true";
defparam \clk_divisor|count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N42
cyclonev_lcell_comb \clk_divisor|Equal0~4 (
// Equation(s):
// \clk_divisor|Equal0~4_combout  = ( \clk_divisor|count [0] & ( !\clk_divisor|count [16] & ( (!\clk_divisor|count [31] & (!\clk_divisor|count [29] & (!\clk_divisor|count [17] & !\clk_divisor|count [30]))) ) ) )

	.dataa(!\clk_divisor|count [31]),
	.datab(!\clk_divisor|count [29]),
	.datac(!\clk_divisor|count [17]),
	.datad(!\clk_divisor|count [30]),
	.datae(!\clk_divisor|count [0]),
	.dataf(!\clk_divisor|count [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_divisor|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_divisor|Equal0~4 .extended_lut = "off";
defparam \clk_divisor|Equal0~4 .lut_mask = 64'h0000800000000000;
defparam \clk_divisor|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y9_N22
dffeas \clk_divisor|count[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divisor|Add1~109_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[1]~input_o ),
	.aload(gnd),
	.sclr(\clk_divisor|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divisor|count [27]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divisor|count[27] .is_wysiwyg = "true";
defparam \clk_divisor|count[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y9_N13
dffeas \clk_divisor|count[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divisor|Add1~121_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[1]~input_o ),
	.aload(gnd),
	.sclr(\clk_divisor|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divisor|count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divisor|count[24] .is_wysiwyg = "true";
defparam \clk_divisor|count[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N0
cyclonev_lcell_comb \clk_divisor|Equal0~5 (
// Equation(s):
// \clk_divisor|Equal0~5_combout  = ( !\clk_divisor|count [28] & ( !\clk_divisor|count [23] & ( (!\clk_divisor|count [27] & (!\clk_divisor|count [25] & (!\clk_divisor|count [24] & !\clk_divisor|count [26]))) ) ) )

	.dataa(!\clk_divisor|count [27]),
	.datab(!\clk_divisor|count [25]),
	.datac(!\clk_divisor|count [24]),
	.datad(!\clk_divisor|count [26]),
	.datae(!\clk_divisor|count [28]),
	.dataf(!\clk_divisor|count [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_divisor|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_divisor|Equal0~5 .extended_lut = "off";
defparam \clk_divisor|Equal0~5 .lut_mask = 64'h8000000000000000;
defparam \clk_divisor|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y10_N13
dffeas \clk_divisor|count[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divisor|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[1]~input_o ),
	.aload(gnd),
	.sclr(\clk_divisor|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divisor|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divisor|count[4] .is_wysiwyg = "true";
defparam \clk_divisor|count[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y10_N10
dffeas \clk_divisor|count[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divisor|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[1]~input_o ),
	.aload(gnd),
	.sclr(\clk_divisor|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divisor|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divisor|count[3] .is_wysiwyg = "true";
defparam \clk_divisor|count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N0
cyclonev_lcell_comb \clk_divisor|Equal0~1 (
// Equation(s):
// \clk_divisor|Equal0~1_combout  = ( !\clk_divisor|count [8] & ( \clk_divisor|count [6] & ( (\clk_divisor|count [4] & (\clk_divisor|count [3] & (\clk_divisor|count [7] & \clk_divisor|count [5]))) ) ) )

	.dataa(!\clk_divisor|count [4]),
	.datab(!\clk_divisor|count [3]),
	.datac(!\clk_divisor|count [7]),
	.datad(!\clk_divisor|count [5]),
	.datae(!\clk_divisor|count [8]),
	.dataf(!\clk_divisor|count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_divisor|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_divisor|Equal0~1 .extended_lut = "off";
defparam \clk_divisor|Equal0~1 .lut_mask = 64'h0000000000010000;
defparam \clk_divisor|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y10_N34
dffeas \clk_divisor|count[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divisor|Add1~45_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[1]~input_o ),
	.aload(gnd),
	.sclr(\clk_divisor|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divisor|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divisor|count[11] .is_wysiwyg = "true";
defparam \clk_divisor|count[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y10_N43
dffeas \clk_divisor|count[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divisor|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[1]~input_o ),
	.aload(gnd),
	.sclr(\clk_divisor|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divisor|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divisor|count[14] .is_wysiwyg = "true";
defparam \clk_divisor|count[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y10_N37
dffeas \clk_divisor|count[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divisor|Add1~41_sumout ),
	.asdata(vcc),
	.clrn(\KEY_N[1]~input_o ),
	.aload(gnd),
	.sclr(\clk_divisor|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divisor|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divisor|count[12] .is_wysiwyg = "true";
defparam \clk_divisor|count[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N45
cyclonev_lcell_comb \clk_divisor|Equal0~2 (
// Equation(s):
// \clk_divisor|Equal0~2_combout  = ( !\clk_divisor|count [9] & ( !\clk_divisor|count [10] & ( (!\clk_divisor|count [13] & (!\clk_divisor|count [11] & (!\clk_divisor|count [14] & !\clk_divisor|count [12]))) ) ) )

	.dataa(!\clk_divisor|count [13]),
	.datab(!\clk_divisor|count [11]),
	.datac(!\clk_divisor|count [14]),
	.datad(!\clk_divisor|count [12]),
	.datae(!\clk_divisor|count [9]),
	.dataf(!\clk_divisor|count [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_divisor|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_divisor|Equal0~2 .extended_lut = "off";
defparam \clk_divisor|Equal0~2 .lut_mask = 64'h8000000000000000;
defparam \clk_divisor|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N57
cyclonev_lcell_comb \clk_divisor|Equal0~6 (
// Equation(s):
// \clk_divisor|Equal0~6_combout  = ( \clk_divisor|Equal0~1_combout  & ( \clk_divisor|Equal0~2_combout  & ( (\clk_divisor|Equal0~0_combout  & (\clk_divisor|Equal0~3_combout  & (\clk_divisor|Equal0~4_combout  & \clk_divisor|Equal0~5_combout ))) ) ) )

	.dataa(!\clk_divisor|Equal0~0_combout ),
	.datab(!\clk_divisor|Equal0~3_combout ),
	.datac(!\clk_divisor|Equal0~4_combout ),
	.datad(!\clk_divisor|Equal0~5_combout ),
	.datae(!\clk_divisor|Equal0~1_combout ),
	.dataf(!\clk_divisor|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_divisor|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_divisor|Equal0~6 .extended_lut = "off";
defparam \clk_divisor|Equal0~6 .lut_mask = 64'h0000000000000001;
defparam \clk_divisor|Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N48
cyclonev_lcell_comb \clk_divisor|internal~0 (
// Equation(s):
// \clk_divisor|internal~0_combout  = ( \clk_divisor|internal~q  & ( !\clk_divisor|Equal0~6_combout  ) ) # ( !\clk_divisor|internal~q  & ( \clk_divisor|Equal0~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clk_divisor|Equal0~6_combout ),
	.datae(gnd),
	.dataf(!\clk_divisor|internal~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_divisor|internal~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_divisor|internal~0 .extended_lut = "off";
defparam \clk_divisor|internal~0 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \clk_divisor|internal~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y9_N24
cyclonev_lcell_comb \clk_divisor|internal~feeder (
// Equation(s):
// \clk_divisor|internal~feeder_combout  = ( \clk_divisor|internal~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\clk_divisor|internal~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_divisor|internal~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_divisor|internal~feeder .extended_lut = "off";
defparam \clk_divisor|internal~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \clk_divisor|internal~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y9_N26
dffeas \clk_divisor|internal (
	.clk(\CLOCK_50~input_o ),
	.d(\clk_divisor|internal~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY_N[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divisor|internal~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divisor|internal .is_wysiwyg = "true";
defparam \clk_divisor|internal .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y7_N9
cyclonev_lcell_comb \ADC|sar|mask|value[7]~feeder (
// Equation(s):
// \ADC|sar|mask|value[7]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC|sar|mask|value[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC|sar|mask|value[7]~feeder .extended_lut = "off";
defparam \ADC|sar|mask|value[7]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \ADC|sar|mask|value[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY_N[0]~input (
	.i(KEY_N[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY_N[0]~input_o ));
// synopsys translate_off
defparam \KEY_N[0]~input .bus_hold = "false";
defparam \KEY_N[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X73_Y8_N2
dffeas \ADC|sar|count|value[0] (
	.clk(\clk_divisor|internal~q ),
	.d(gnd),
	.asdata(\ADC|sar|count|value[0]~0_combout ),
	.clrn(!\ADC|control_unit|init~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ADC|control_unit|curr_state.SAMPLING~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC|sar|count|value [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC|sar|count|value[0] .is_wysiwyg = "true";
defparam \ADC|sar|count|value[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y8_N45
cyclonev_lcell_comb \ADC|sar|count|value[0]~0 (
// Equation(s):
// \ADC|sar|count|value[0]~0_combout  = ( !\ADC|sar|count|value [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ADC|sar|count|value [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC|sar|count|value[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC|sar|count|value[0]~0 .extended_lut = "off";
defparam \ADC|sar|count|value[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ADC|sar|count|value[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y8_N1
dffeas \ADC|sar|count|value[0]~DUPLICATE (
	.clk(\clk_divisor|internal~q ),
	.d(gnd),
	.asdata(\ADC|sar|count|value[0]~0_combout ),
	.clrn(!\ADC|control_unit|init~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ADC|control_unit|curr_state.SAMPLING~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC|sar|count|value[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ADC|sar|count|value[0]~DUPLICATE .is_wysiwyg = "true";
defparam \ADC|sar|count|value[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N0
cyclonev_lcell_comb \ADC|sar|count|Add0~126 (
// Equation(s):
// \ADC|sar|count|Add0~126_cout  = CARRY(( \ADC|sar|count|value[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ADC|sar|count|value[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\ADC|sar|count|Add0~126_cout ),
	.shareout());
// synopsys translate_off
defparam \ADC|sar|count|Add0~126 .extended_lut = "off";
defparam \ADC|sar|count|Add0~126 .lut_mask = 64'h00000000000000FF;
defparam \ADC|sar|count|Add0~126 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N3
cyclonev_lcell_comb \ADC|sar|count|Add0~89 (
// Equation(s):
// \ADC|sar|count|Add0~89_sumout  = SUM(( \ADC|sar|count|value[1]~DUPLICATE_q  ) + ( VCC ) + ( \ADC|sar|count|Add0~126_cout  ))
// \ADC|sar|count|Add0~90  = CARRY(( \ADC|sar|count|value[1]~DUPLICATE_q  ) + ( VCC ) + ( \ADC|sar|count|Add0~126_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ADC|sar|count|value[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ADC|sar|count|Add0~126_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\ADC|sar|count|Add0~89_sumout ),
	.cout(\ADC|sar|count|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \ADC|sar|count|Add0~89 .extended_lut = "off";
defparam \ADC|sar|count|Add0~89 .lut_mask = 64'h00000000000000FF;
defparam \ADC|sar|count|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y8_N5
dffeas \ADC|sar|count|value[1]~DUPLICATE (
	.clk(\clk_divisor|internal~q ),
	.d(\ADC|sar|count|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(!\ADC|control_unit|init~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC|control_unit|curr_state.SAMPLING~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC|sar|count|value[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ADC|sar|count|value[1]~DUPLICATE .is_wysiwyg = "true";
defparam \ADC|sar|count|value[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N6
cyclonev_lcell_comb \ADC|sar|count|Add0~93 (
// Equation(s):
// \ADC|sar|count|Add0~93_sumout  = SUM(( \ADC|sar|count|value[2]~DUPLICATE_q  ) + ( VCC ) + ( \ADC|sar|count|Add0~90  ))
// \ADC|sar|count|Add0~94  = CARRY(( \ADC|sar|count|value[2]~DUPLICATE_q  ) + ( VCC ) + ( \ADC|sar|count|Add0~90  ))

	.dataa(gnd),
	.datab(!\ADC|sar|count|value[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ADC|sar|count|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ADC|sar|count|Add0~93_sumout ),
	.cout(\ADC|sar|count|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \ADC|sar|count|Add0~93 .extended_lut = "off";
defparam \ADC|sar|count|Add0~93 .lut_mask = 64'h0000000000003333;
defparam \ADC|sar|count|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y8_N8
dffeas \ADC|sar|count|value[2]~DUPLICATE (
	.clk(\clk_divisor|internal~q ),
	.d(\ADC|sar|count|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(!\ADC|control_unit|init~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC|control_unit|curr_state.SAMPLING~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC|sar|count|value[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ADC|sar|count|value[2]~DUPLICATE .is_wysiwyg = "true";
defparam \ADC|sar|count|value[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N9
cyclonev_lcell_comb \ADC|sar|count|Add0~97 (
// Equation(s):
// \ADC|sar|count|Add0~97_sumout  = SUM(( !\ADC|sar|count|value[3]~DUPLICATE_q  ) + ( VCC ) + ( \ADC|sar|count|Add0~94  ))
// \ADC|sar|count|Add0~98  = CARRY(( !\ADC|sar|count|value[3]~DUPLICATE_q  ) + ( VCC ) + ( \ADC|sar|count|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ADC|sar|count|value[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ADC|sar|count|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ADC|sar|count|Add0~97_sumout ),
	.cout(\ADC|sar|count|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \ADC|sar|count|Add0~97 .extended_lut = "off";
defparam \ADC|sar|count|Add0~97 .lut_mask = 64'h000000000000FF00;
defparam \ADC|sar|count|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y8_N54
cyclonev_lcell_comb \ADC|sar|count|value[3]~1 (
// Equation(s):
// \ADC|sar|count|value[3]~1_combout  = ( !\ADC|sar|count|Add0~97_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ADC|sar|count|Add0~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC|sar|count|value[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC|sar|count|value[3]~1 .extended_lut = "off";
defparam \ADC|sar|count|value[3]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ADC|sar|count|value[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y8_N55
dffeas \ADC|sar|count|value[3]~DUPLICATE (
	.clk(\clk_divisor|internal~q ),
	.d(\ADC|sar|count|value[3]~1_combout ),
	.asdata(vcc),
	.clrn(!\ADC|control_unit|init~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC|control_unit|curr_state.SAMPLING~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC|sar|count|value[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ADC|sar|count|value[3]~DUPLICATE .is_wysiwyg = "true";
defparam \ADC|sar|count|value[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N12
cyclonev_lcell_comb \ADC|sar|count|Add0~101 (
// Equation(s):
// \ADC|sar|count|Add0~101_sumout  = SUM(( \ADC|sar|count|value[4]~DUPLICATE_q  ) + ( VCC ) + ( \ADC|sar|count|Add0~98  ))
// \ADC|sar|count|Add0~102  = CARRY(( \ADC|sar|count|value[4]~DUPLICATE_q  ) + ( VCC ) + ( \ADC|sar|count|Add0~98  ))

	.dataa(gnd),
	.datab(!\ADC|sar|count|value[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ADC|sar|count|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ADC|sar|count|Add0~101_sumout ),
	.cout(\ADC|sar|count|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \ADC|sar|count|Add0~101 .extended_lut = "off";
defparam \ADC|sar|count|Add0~101 .lut_mask = 64'h0000000000003333;
defparam \ADC|sar|count|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y8_N14
dffeas \ADC|sar|count|value[4]~DUPLICATE (
	.clk(\clk_divisor|internal~q ),
	.d(\ADC|sar|count|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(!\ADC|control_unit|init~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC|control_unit|curr_state.SAMPLING~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC|sar|count|value[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ADC|sar|count|value[4]~DUPLICATE .is_wysiwyg = "true";
defparam \ADC|sar|count|value[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N15
cyclonev_lcell_comb \ADC|sar|count|Add0~57 (
// Equation(s):
// \ADC|sar|count|Add0~57_sumout  = SUM(( \ADC|sar|count|value [5] ) + ( VCC ) + ( \ADC|sar|count|Add0~102  ))
// \ADC|sar|count|Add0~58  = CARRY(( \ADC|sar|count|value [5] ) + ( VCC ) + ( \ADC|sar|count|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ADC|sar|count|value [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ADC|sar|count|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ADC|sar|count|Add0~57_sumout ),
	.cout(\ADC|sar|count|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \ADC|sar|count|Add0~57 .extended_lut = "off";
defparam \ADC|sar|count|Add0~57 .lut_mask = 64'h00000000000000FF;
defparam \ADC|sar|count|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y8_N16
dffeas \ADC|sar|count|value[5] (
	.clk(\clk_divisor|internal~q ),
	.d(\ADC|sar|count|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(!\ADC|control_unit|init~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC|control_unit|curr_state.SAMPLING~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC|sar|count|value [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC|sar|count|value[5] .is_wysiwyg = "true";
defparam \ADC|sar|count|value[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N18
cyclonev_lcell_comb \ADC|sar|count|Add0~105 (
// Equation(s):
// \ADC|sar|count|Add0~105_sumout  = SUM(( \ADC|sar|count|value [6] ) + ( VCC ) + ( \ADC|sar|count|Add0~58  ))
// \ADC|sar|count|Add0~106  = CARRY(( \ADC|sar|count|value [6] ) + ( VCC ) + ( \ADC|sar|count|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ADC|sar|count|value [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ADC|sar|count|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ADC|sar|count|Add0~105_sumout ),
	.cout(\ADC|sar|count|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \ADC|sar|count|Add0~105 .extended_lut = "off";
defparam \ADC|sar|count|Add0~105 .lut_mask = 64'h0000000000000F0F;
defparam \ADC|sar|count|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y8_N19
dffeas \ADC|sar|count|value[6] (
	.clk(\clk_divisor|internal~q ),
	.d(\ADC|sar|count|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(!\ADC|control_unit|init~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC|control_unit|curr_state.SAMPLING~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC|sar|count|value [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC|sar|count|value[6] .is_wysiwyg = "true";
defparam \ADC|sar|count|value[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N21
cyclonev_lcell_comb \ADC|sar|count|Add0~109 (
// Equation(s):
// \ADC|sar|count|Add0~109_sumout  = SUM(( \ADC|sar|count|value[7]~DUPLICATE_q  ) + ( VCC ) + ( \ADC|sar|count|Add0~106  ))
// \ADC|sar|count|Add0~110  = CARRY(( \ADC|sar|count|value[7]~DUPLICATE_q  ) + ( VCC ) + ( \ADC|sar|count|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ADC|sar|count|value[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ADC|sar|count|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ADC|sar|count|Add0~109_sumout ),
	.cout(\ADC|sar|count|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \ADC|sar|count|Add0~109 .extended_lut = "off";
defparam \ADC|sar|count|Add0~109 .lut_mask = 64'h00000000000000FF;
defparam \ADC|sar|count|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y8_N23
dffeas \ADC|sar|count|value[7]~DUPLICATE (
	.clk(\clk_divisor|internal~q ),
	.d(\ADC|sar|count|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(!\ADC|control_unit|init~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC|control_unit|curr_state.SAMPLING~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC|sar|count|value[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ADC|sar|count|value[7]~DUPLICATE .is_wysiwyg = "true";
defparam \ADC|sar|count|value[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N24
cyclonev_lcell_comb \ADC|sar|count|Add0~113 (
// Equation(s):
// \ADC|sar|count|Add0~113_sumout  = SUM(( \ADC|sar|count|value [8] ) + ( VCC ) + ( \ADC|sar|count|Add0~110  ))
// \ADC|sar|count|Add0~114  = CARRY(( \ADC|sar|count|value [8] ) + ( VCC ) + ( \ADC|sar|count|Add0~110  ))

	.dataa(gnd),
	.datab(!\ADC|sar|count|value [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ADC|sar|count|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ADC|sar|count|Add0~113_sumout ),
	.cout(\ADC|sar|count|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \ADC|sar|count|Add0~113 .extended_lut = "off";
defparam \ADC|sar|count|Add0~113 .lut_mask = 64'h0000000000003333;
defparam \ADC|sar|count|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y8_N25
dffeas \ADC|sar|count|value[8] (
	.clk(\clk_divisor|internal~q ),
	.d(\ADC|sar|count|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(!\ADC|control_unit|init~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC|control_unit|curr_state.SAMPLING~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC|sar|count|value [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC|sar|count|value[8] .is_wysiwyg = "true";
defparam \ADC|sar|count|value[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N27
cyclonev_lcell_comb \ADC|sar|count|Add0~117 (
// Equation(s):
// \ADC|sar|count|Add0~117_sumout  = SUM(( \ADC|sar|count|value [9] ) + ( VCC ) + ( \ADC|sar|count|Add0~114  ))
// \ADC|sar|count|Add0~118  = CARRY(( \ADC|sar|count|value [9] ) + ( VCC ) + ( \ADC|sar|count|Add0~114  ))

	.dataa(!\ADC|sar|count|value [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ADC|sar|count|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ADC|sar|count|Add0~117_sumout ),
	.cout(\ADC|sar|count|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \ADC|sar|count|Add0~117 .extended_lut = "off";
defparam \ADC|sar|count|Add0~117 .lut_mask = 64'h0000000000005555;
defparam \ADC|sar|count|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y8_N29
dffeas \ADC|sar|count|value[9] (
	.clk(\clk_divisor|internal~q ),
	.d(\ADC|sar|count|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(!\ADC|control_unit|init~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC|control_unit|curr_state.SAMPLING~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC|sar|count|value [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC|sar|count|value[9] .is_wysiwyg = "true";
defparam \ADC|sar|count|value[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N30
cyclonev_lcell_comb \ADC|sar|count|Add0~121 (
// Equation(s):
// \ADC|sar|count|Add0~121_sumout  = SUM(( \ADC|sar|count|value [10] ) + ( VCC ) + ( \ADC|sar|count|Add0~118  ))
// \ADC|sar|count|Add0~122  = CARRY(( \ADC|sar|count|value [10] ) + ( VCC ) + ( \ADC|sar|count|Add0~118  ))

	.dataa(gnd),
	.datab(!\ADC|sar|count|value [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ADC|sar|count|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ADC|sar|count|Add0~121_sumout ),
	.cout(\ADC|sar|count|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \ADC|sar|count|Add0~121 .extended_lut = "off";
defparam \ADC|sar|count|Add0~121 .lut_mask = 64'h0000000000003333;
defparam \ADC|sar|count|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y8_N32
dffeas \ADC|sar|count|value[10] (
	.clk(\clk_divisor|internal~q ),
	.d(\ADC|sar|count|Add0~121_sumout ),
	.asdata(vcc),
	.clrn(!\ADC|control_unit|init~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC|control_unit|curr_state.SAMPLING~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC|sar|count|value [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC|sar|count|value[10] .is_wysiwyg = "true";
defparam \ADC|sar|count|value[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N33
cyclonev_lcell_comb \ADC|sar|count|Add0~61 (
// Equation(s):
// \ADC|sar|count|Add0~61_sumout  = SUM(( \ADC|sar|count|value [11] ) + ( VCC ) + ( \ADC|sar|count|Add0~122  ))
// \ADC|sar|count|Add0~62  = CARRY(( \ADC|sar|count|value [11] ) + ( VCC ) + ( \ADC|sar|count|Add0~122  ))

	.dataa(!\ADC|sar|count|value [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ADC|sar|count|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ADC|sar|count|Add0~61_sumout ),
	.cout(\ADC|sar|count|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \ADC|sar|count|Add0~61 .extended_lut = "off";
defparam \ADC|sar|count|Add0~61 .lut_mask = 64'h0000000000005555;
defparam \ADC|sar|count|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y8_N35
dffeas \ADC|sar|count|value[11] (
	.clk(\clk_divisor|internal~q ),
	.d(\ADC|sar|count|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(!\ADC|control_unit|init~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC|control_unit|curr_state.SAMPLING~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC|sar|count|value [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC|sar|count|value[11] .is_wysiwyg = "true";
defparam \ADC|sar|count|value[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N36
cyclonev_lcell_comb \ADC|sar|count|Add0~69 (
// Equation(s):
// \ADC|sar|count|Add0~69_sumout  = SUM(( \ADC|sar|count|value [12] ) + ( VCC ) + ( \ADC|sar|count|Add0~62  ))
// \ADC|sar|count|Add0~70  = CARRY(( \ADC|sar|count|value [12] ) + ( VCC ) + ( \ADC|sar|count|Add0~62  ))

	.dataa(gnd),
	.datab(!\ADC|sar|count|value [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ADC|sar|count|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ADC|sar|count|Add0~69_sumout ),
	.cout(\ADC|sar|count|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \ADC|sar|count|Add0~69 .extended_lut = "off";
defparam \ADC|sar|count|Add0~69 .lut_mask = 64'h0000000000003333;
defparam \ADC|sar|count|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y8_N37
dffeas \ADC|sar|count|value[12] (
	.clk(\clk_divisor|internal~q ),
	.d(\ADC|sar|count|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(!\ADC|control_unit|init~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC|control_unit|curr_state.SAMPLING~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC|sar|count|value [12]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC|sar|count|value[12] .is_wysiwyg = "true";
defparam \ADC|sar|count|value[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N39
cyclonev_lcell_comb \ADC|sar|count|Add0~73 (
// Equation(s):
// \ADC|sar|count|Add0~73_sumout  = SUM(( \ADC|sar|count|value [13] ) + ( VCC ) + ( \ADC|sar|count|Add0~70  ))
// \ADC|sar|count|Add0~74  = CARRY(( \ADC|sar|count|value [13] ) + ( VCC ) + ( \ADC|sar|count|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ADC|sar|count|value [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ADC|sar|count|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ADC|sar|count|Add0~73_sumout ),
	.cout(\ADC|sar|count|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \ADC|sar|count|Add0~73 .extended_lut = "off";
defparam \ADC|sar|count|Add0~73 .lut_mask = 64'h00000000000000FF;
defparam \ADC|sar|count|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y8_N41
dffeas \ADC|sar|count|value[13] (
	.clk(\clk_divisor|internal~q ),
	.d(\ADC|sar|count|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(!\ADC|control_unit|init~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC|control_unit|curr_state.SAMPLING~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC|sar|count|value [13]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC|sar|count|value[13] .is_wysiwyg = "true";
defparam \ADC|sar|count|value[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N42
cyclonev_lcell_comb \ADC|sar|count|Add0~77 (
// Equation(s):
// \ADC|sar|count|Add0~77_sumout  = SUM(( \ADC|sar|count|value [14] ) + ( VCC ) + ( \ADC|sar|count|Add0~74  ))
// \ADC|sar|count|Add0~78  = CARRY(( \ADC|sar|count|value [14] ) + ( VCC ) + ( \ADC|sar|count|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ADC|sar|count|value [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ADC|sar|count|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ADC|sar|count|Add0~77_sumout ),
	.cout(\ADC|sar|count|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \ADC|sar|count|Add0~77 .extended_lut = "off";
defparam \ADC|sar|count|Add0~77 .lut_mask = 64'h00000000000000FF;
defparam \ADC|sar|count|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y8_N43
dffeas \ADC|sar|count|value[14] (
	.clk(\clk_divisor|internal~q ),
	.d(\ADC|sar|count|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(!\ADC|control_unit|init~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC|control_unit|curr_state.SAMPLING~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC|sar|count|value [14]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC|sar|count|value[14] .is_wysiwyg = "true";
defparam \ADC|sar|count|value[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N45
cyclonev_lcell_comb \ADC|sar|count|Add0~81 (
// Equation(s):
// \ADC|sar|count|Add0~81_sumout  = SUM(( \ADC|sar|count|value[15]~DUPLICATE_q  ) + ( VCC ) + ( \ADC|sar|count|Add0~78  ))
// \ADC|sar|count|Add0~82  = CARRY(( \ADC|sar|count|value[15]~DUPLICATE_q  ) + ( VCC ) + ( \ADC|sar|count|Add0~78  ))

	.dataa(gnd),
	.datab(!\ADC|sar|count|value[15]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ADC|sar|count|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ADC|sar|count|Add0~81_sumout ),
	.cout(\ADC|sar|count|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \ADC|sar|count|Add0~81 .extended_lut = "off";
defparam \ADC|sar|count|Add0~81 .lut_mask = 64'h0000000000003333;
defparam \ADC|sar|count|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y8_N47
dffeas \ADC|sar|count|value[15]~DUPLICATE (
	.clk(\clk_divisor|internal~q ),
	.d(\ADC|sar|count|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(!\ADC|control_unit|init~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC|control_unit|curr_state.SAMPLING~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC|sar|count|value[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ADC|sar|count|value[15]~DUPLICATE .is_wysiwyg = "true";
defparam \ADC|sar|count|value[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N48
cyclonev_lcell_comb \ADC|sar|count|Add0~85 (
// Equation(s):
// \ADC|sar|count|Add0~85_sumout  = SUM(( \ADC|sar|count|value [16] ) + ( VCC ) + ( \ADC|sar|count|Add0~82  ))
// \ADC|sar|count|Add0~86  = CARRY(( \ADC|sar|count|value [16] ) + ( VCC ) + ( \ADC|sar|count|Add0~82  ))

	.dataa(gnd),
	.datab(!\ADC|sar|count|value [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ADC|sar|count|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ADC|sar|count|Add0~85_sumout ),
	.cout(\ADC|sar|count|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \ADC|sar|count|Add0~85 .extended_lut = "off";
defparam \ADC|sar|count|Add0~85 .lut_mask = 64'h0000000000003333;
defparam \ADC|sar|count|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y8_N49
dffeas \ADC|sar|count|value[16] (
	.clk(\clk_divisor|internal~q ),
	.d(\ADC|sar|count|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(!\ADC|control_unit|init~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC|control_unit|curr_state.SAMPLING~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC|sar|count|value [16]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC|sar|count|value[16] .is_wysiwyg = "true";
defparam \ADC|sar|count|value[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N51
cyclonev_lcell_comb \ADC|sar|count|Add0~65 (
// Equation(s):
// \ADC|sar|count|Add0~65_sumout  = SUM(( \ADC|sar|count|value [17] ) + ( VCC ) + ( \ADC|sar|count|Add0~86  ))
// \ADC|sar|count|Add0~66  = CARRY(( \ADC|sar|count|value [17] ) + ( VCC ) + ( \ADC|sar|count|Add0~86  ))

	.dataa(!\ADC|sar|count|value [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ADC|sar|count|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ADC|sar|count|Add0~65_sumout ),
	.cout(\ADC|sar|count|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \ADC|sar|count|Add0~65 .extended_lut = "off";
defparam \ADC|sar|count|Add0~65 .lut_mask = 64'h0000000000005555;
defparam \ADC|sar|count|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y8_N52
dffeas \ADC|sar|count|value[17] (
	.clk(\clk_divisor|internal~q ),
	.d(\ADC|sar|count|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(!\ADC|control_unit|init~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC|control_unit|curr_state.SAMPLING~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC|sar|count|value [17]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC|sar|count|value[17] .is_wysiwyg = "true";
defparam \ADC|sar|count|value[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N54
cyclonev_lcell_comb \ADC|sar|count|Add0~37 (
// Equation(s):
// \ADC|sar|count|Add0~37_sumout  = SUM(( \ADC|sar|count|value [18] ) + ( VCC ) + ( \ADC|sar|count|Add0~66  ))
// \ADC|sar|count|Add0~38  = CARRY(( \ADC|sar|count|value [18] ) + ( VCC ) + ( \ADC|sar|count|Add0~66  ))

	.dataa(!\ADC|sar|count|value [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ADC|sar|count|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ADC|sar|count|Add0~37_sumout ),
	.cout(\ADC|sar|count|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \ADC|sar|count|Add0~37 .extended_lut = "off";
defparam \ADC|sar|count|Add0~37 .lut_mask = 64'h0000000000005555;
defparam \ADC|sar|count|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y8_N56
dffeas \ADC|sar|count|value[18] (
	.clk(\clk_divisor|internal~q ),
	.d(\ADC|sar|count|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(!\ADC|control_unit|init~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC|control_unit|curr_state.SAMPLING~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC|sar|count|value [18]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC|sar|count|value[18] .is_wysiwyg = "true";
defparam \ADC|sar|count|value[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N57
cyclonev_lcell_comb \ADC|sar|count|Add0~41 (
// Equation(s):
// \ADC|sar|count|Add0~41_sumout  = SUM(( \ADC|sar|count|value[19]~DUPLICATE_q  ) + ( VCC ) + ( \ADC|sar|count|Add0~38  ))
// \ADC|sar|count|Add0~42  = CARRY(( \ADC|sar|count|value[19]~DUPLICATE_q  ) + ( VCC ) + ( \ADC|sar|count|Add0~38  ))

	.dataa(gnd),
	.datab(!\ADC|sar|count|value[19]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ADC|sar|count|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ADC|sar|count|Add0~41_sumout ),
	.cout(\ADC|sar|count|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \ADC|sar|count|Add0~41 .extended_lut = "off";
defparam \ADC|sar|count|Add0~41 .lut_mask = 64'h0000000000003333;
defparam \ADC|sar|count|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y8_N59
dffeas \ADC|sar|count|value[19]~DUPLICATE (
	.clk(\clk_divisor|internal~q ),
	.d(\ADC|sar|count|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(!\ADC|control_unit|init~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC|control_unit|curr_state.SAMPLING~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC|sar|count|value[19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ADC|sar|count|value[19]~DUPLICATE .is_wysiwyg = "true";
defparam \ADC|sar|count|value[19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y7_N0
cyclonev_lcell_comb \ADC|sar|count|Add0~45 (
// Equation(s):
// \ADC|sar|count|Add0~45_sumout  = SUM(( \ADC|sar|count|value [20] ) + ( VCC ) + ( \ADC|sar|count|Add0~42  ))
// \ADC|sar|count|Add0~46  = CARRY(( \ADC|sar|count|value [20] ) + ( VCC ) + ( \ADC|sar|count|Add0~42  ))

	.dataa(!\ADC|sar|count|value [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ADC|sar|count|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ADC|sar|count|Add0~45_sumout ),
	.cout(\ADC|sar|count|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \ADC|sar|count|Add0~45 .extended_lut = "off";
defparam \ADC|sar|count|Add0~45 .lut_mask = 64'h0000000000005555;
defparam \ADC|sar|count|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y7_N1
dffeas \ADC|sar|count|value[20] (
	.clk(\clk_divisor|internal~q ),
	.d(\ADC|sar|count|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(!\ADC|control_unit|init~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC|control_unit|curr_state.SAMPLING~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC|sar|count|value [20]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC|sar|count|value[20] .is_wysiwyg = "true";
defparam \ADC|sar|count|value[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y7_N3
cyclonev_lcell_comb \ADC|sar|count|Add0~49 (
// Equation(s):
// \ADC|sar|count|Add0~49_sumout  = SUM(( \ADC|sar|count|value [21] ) + ( VCC ) + ( \ADC|sar|count|Add0~46  ))
// \ADC|sar|count|Add0~50  = CARRY(( \ADC|sar|count|value [21] ) + ( VCC ) + ( \ADC|sar|count|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ADC|sar|count|value [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ADC|sar|count|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ADC|sar|count|Add0~49_sumout ),
	.cout(\ADC|sar|count|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \ADC|sar|count|Add0~49 .extended_lut = "off";
defparam \ADC|sar|count|Add0~49 .lut_mask = 64'h0000000000000F0F;
defparam \ADC|sar|count|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y7_N5
dffeas \ADC|sar|count|value[21] (
	.clk(\clk_divisor|internal~q ),
	.d(\ADC|sar|count|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(!\ADC|control_unit|init~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC|control_unit|curr_state.SAMPLING~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC|sar|count|value [21]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC|sar|count|value[21] .is_wysiwyg = "true";
defparam \ADC|sar|count|value[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y8_N58
dffeas \ADC|sar|count|value[19] (
	.clk(\clk_divisor|internal~q ),
	.d(\ADC|sar|count|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(!\ADC|control_unit|init~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC|control_unit|curr_state.SAMPLING~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC|sar|count|value [19]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC|sar|count|value[19] .is_wysiwyg = "true";
defparam \ADC|sar|count|value[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y8_N55
dffeas \ADC|sar|count|value[18]~DUPLICATE (
	.clk(\clk_divisor|internal~q ),
	.d(\ADC|sar|count|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(!\ADC|control_unit|init~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC|control_unit|curr_state.SAMPLING~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC|sar|count|value[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ADC|sar|count|value[18]~DUPLICATE .is_wysiwyg = "true";
defparam \ADC|sar|count|value[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y7_N6
cyclonev_lcell_comb \ADC|sar|count|Add0~53 (
// Equation(s):
// \ADC|sar|count|Add0~53_sumout  = SUM(( \ADC|sar|count|value [22] ) + ( VCC ) + ( \ADC|sar|count|Add0~50  ))
// \ADC|sar|count|Add0~54  = CARRY(( \ADC|sar|count|value [22] ) + ( VCC ) + ( \ADC|sar|count|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ADC|sar|count|value [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ADC|sar|count|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ADC|sar|count|Add0~53_sumout ),
	.cout(\ADC|sar|count|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \ADC|sar|count|Add0~53 .extended_lut = "off";
defparam \ADC|sar|count|Add0~53 .lut_mask = 64'h0000000000000F0F;
defparam \ADC|sar|count|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y7_N7
dffeas \ADC|sar|count|value[22] (
	.clk(\clk_divisor|internal~q ),
	.d(\ADC|sar|count|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(!\ADC|control_unit|init~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC|control_unit|curr_state.SAMPLING~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC|sar|count|value [22]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC|sar|count|value[22] .is_wysiwyg = "true";
defparam \ADC|sar|count|value[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y8_N9
cyclonev_lcell_comb \ADC|sar|count|zero~2 (
// Equation(s):
// \ADC|sar|count|zero~2_combout  = ( !\ADC|sar|count|value [22] & ( !\ADC|sar|count|value [20] & ( (!\ADC|sar|count|value [21] & (!\ADC|sar|count|value [19] & !\ADC|sar|count|value[18]~DUPLICATE_q )) ) ) )

	.dataa(!\ADC|sar|count|value [21]),
	.datab(gnd),
	.datac(!\ADC|sar|count|value [19]),
	.datad(!\ADC|sar|count|value[18]~DUPLICATE_q ),
	.datae(!\ADC|sar|count|value [22]),
	.dataf(!\ADC|sar|count|value [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC|sar|count|zero~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC|sar|count|zero~2 .extended_lut = "off";
defparam \ADC|sar|count|zero~2 .lut_mask = 64'hA000000000000000;
defparam \ADC|sar|count|zero~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y7_N9
cyclonev_lcell_comb \ADC|sar|count|Add0~1 (
// Equation(s):
// \ADC|sar|count|Add0~1_sumout  = SUM(( \ADC|sar|count|value [23] ) + ( VCC ) + ( \ADC|sar|count|Add0~54  ))
// \ADC|sar|count|Add0~2  = CARRY(( \ADC|sar|count|value [23] ) + ( VCC ) + ( \ADC|sar|count|Add0~54  ))

	.dataa(!\ADC|sar|count|value [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ADC|sar|count|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ADC|sar|count|Add0~1_sumout ),
	.cout(\ADC|sar|count|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \ADC|sar|count|Add0~1 .extended_lut = "off";
defparam \ADC|sar|count|Add0~1 .lut_mask = 64'h0000000000005555;
defparam \ADC|sar|count|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y7_N10
dffeas \ADC|sar|count|value[23] (
	.clk(\clk_divisor|internal~q ),
	.d(\ADC|sar|count|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(!\ADC|control_unit|init~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC|control_unit|curr_state.SAMPLING~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC|sar|count|value [23]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC|sar|count|value[23] .is_wysiwyg = "true";
defparam \ADC|sar|count|value[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y7_N12
cyclonev_lcell_comb \ADC|sar|count|Add0~13 (
// Equation(s):
// \ADC|sar|count|Add0~13_sumout  = SUM(( \ADC|sar|count|value[24]~DUPLICATE_q  ) + ( VCC ) + ( \ADC|sar|count|Add0~2  ))
// \ADC|sar|count|Add0~14  = CARRY(( \ADC|sar|count|value[24]~DUPLICATE_q  ) + ( VCC ) + ( \ADC|sar|count|Add0~2  ))

	.dataa(gnd),
	.datab(!\ADC|sar|count|value[24]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ADC|sar|count|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ADC|sar|count|Add0~13_sumout ),
	.cout(\ADC|sar|count|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \ADC|sar|count|Add0~13 .extended_lut = "off";
defparam \ADC|sar|count|Add0~13 .lut_mask = 64'h0000000000003333;
defparam \ADC|sar|count|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y7_N13
dffeas \ADC|sar|count|value[24]~DUPLICATE (
	.clk(\clk_divisor|internal~q ),
	.d(\ADC|sar|count|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(!\ADC|control_unit|init~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC|control_unit|curr_state.SAMPLING~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC|sar|count|value[24]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ADC|sar|count|value[24]~DUPLICATE .is_wysiwyg = "true";
defparam \ADC|sar|count|value[24]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y7_N15
cyclonev_lcell_comb \ADC|sar|count|Add0~17 (
// Equation(s):
// \ADC|sar|count|Add0~17_sumout  = SUM(( \ADC|sar|count|value [25] ) + ( VCC ) + ( \ADC|sar|count|Add0~14  ))
// \ADC|sar|count|Add0~18  = CARRY(( \ADC|sar|count|value [25] ) + ( VCC ) + ( \ADC|sar|count|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ADC|sar|count|value [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ADC|sar|count|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ADC|sar|count|Add0~17_sumout ),
	.cout(\ADC|sar|count|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \ADC|sar|count|Add0~17 .extended_lut = "off";
defparam \ADC|sar|count|Add0~17 .lut_mask = 64'h00000000000000FF;
defparam \ADC|sar|count|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y7_N16
dffeas \ADC|sar|count|value[25] (
	.clk(\clk_divisor|internal~q ),
	.d(\ADC|sar|count|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(!\ADC|control_unit|init~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC|control_unit|curr_state.SAMPLING~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC|sar|count|value [25]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC|sar|count|value[25] .is_wysiwyg = "true";
defparam \ADC|sar|count|value[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y7_N18
cyclonev_lcell_comb \ADC|sar|count|Add0~21 (
// Equation(s):
// \ADC|sar|count|Add0~21_sumout  = SUM(( \ADC|sar|count|value [26] ) + ( VCC ) + ( \ADC|sar|count|Add0~18  ))
// \ADC|sar|count|Add0~22  = CARRY(( \ADC|sar|count|value [26] ) + ( VCC ) + ( \ADC|sar|count|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ADC|sar|count|value [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ADC|sar|count|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ADC|sar|count|Add0~21_sumout ),
	.cout(\ADC|sar|count|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \ADC|sar|count|Add0~21 .extended_lut = "off";
defparam \ADC|sar|count|Add0~21 .lut_mask = 64'h0000000000000F0F;
defparam \ADC|sar|count|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y7_N19
dffeas \ADC|sar|count|value[26] (
	.clk(\clk_divisor|internal~q ),
	.d(\ADC|sar|count|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(!\ADC|control_unit|init~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC|control_unit|curr_state.SAMPLING~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC|sar|count|value [26]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC|sar|count|value[26] .is_wysiwyg = "true";
defparam \ADC|sar|count|value[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y7_N21
cyclonev_lcell_comb \ADC|sar|count|Add0~25 (
// Equation(s):
// \ADC|sar|count|Add0~25_sumout  = SUM(( \ADC|sar|count|value [27] ) + ( VCC ) + ( \ADC|sar|count|Add0~22  ))
// \ADC|sar|count|Add0~26  = CARRY(( \ADC|sar|count|value [27] ) + ( VCC ) + ( \ADC|sar|count|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ADC|sar|count|value [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ADC|sar|count|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ADC|sar|count|Add0~25_sumout ),
	.cout(\ADC|sar|count|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \ADC|sar|count|Add0~25 .extended_lut = "off";
defparam \ADC|sar|count|Add0~25 .lut_mask = 64'h0000000000000F0F;
defparam \ADC|sar|count|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y7_N22
dffeas \ADC|sar|count|value[27] (
	.clk(\clk_divisor|internal~q ),
	.d(\ADC|sar|count|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(!\ADC|control_unit|init~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC|control_unit|curr_state.SAMPLING~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC|sar|count|value [27]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC|sar|count|value[27] .is_wysiwyg = "true";
defparam \ADC|sar|count|value[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y7_N24
cyclonev_lcell_comb \ADC|sar|count|Add0~29 (
// Equation(s):
// \ADC|sar|count|Add0~29_sumout  = SUM(( \ADC|sar|count|value [28] ) + ( VCC ) + ( \ADC|sar|count|Add0~26  ))
// \ADC|sar|count|Add0~30  = CARRY(( \ADC|sar|count|value [28] ) + ( VCC ) + ( \ADC|sar|count|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ADC|sar|count|value [28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ADC|sar|count|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ADC|sar|count|Add0~29_sumout ),
	.cout(\ADC|sar|count|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \ADC|sar|count|Add0~29 .extended_lut = "off";
defparam \ADC|sar|count|Add0~29 .lut_mask = 64'h00000000000000FF;
defparam \ADC|sar|count|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y7_N26
dffeas \ADC|sar|count|value[28] (
	.clk(\clk_divisor|internal~q ),
	.d(\ADC|sar|count|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(!\ADC|control_unit|init~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC|control_unit|curr_state.SAMPLING~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC|sar|count|value [28]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC|sar|count|value[28] .is_wysiwyg = "true";
defparam \ADC|sar|count|value[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y7_N27
cyclonev_lcell_comb \ADC|sar|count|Add0~33 (
// Equation(s):
// \ADC|sar|count|Add0~33_sumout  = SUM(( \ADC|sar|count|value [29] ) + ( VCC ) + ( \ADC|sar|count|Add0~30  ))
// \ADC|sar|count|Add0~34  = CARRY(( \ADC|sar|count|value [29] ) + ( VCC ) + ( \ADC|sar|count|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ADC|sar|count|value [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ADC|sar|count|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ADC|sar|count|Add0~33_sumout ),
	.cout(\ADC|sar|count|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \ADC|sar|count|Add0~33 .extended_lut = "off";
defparam \ADC|sar|count|Add0~33 .lut_mask = 64'h0000000000000F0F;
defparam \ADC|sar|count|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y7_N28
dffeas \ADC|sar|count|value[29] (
	.clk(\clk_divisor|internal~q ),
	.d(\ADC|sar|count|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(!\ADC|control_unit|init~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC|control_unit|curr_state.SAMPLING~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC|sar|count|value [29]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC|sar|count|value[29] .is_wysiwyg = "true";
defparam \ADC|sar|count|value[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y7_N30
cyclonev_lcell_comb \ADC|sar|count|Add0~5 (
// Equation(s):
// \ADC|sar|count|Add0~5_sumout  = SUM(( \ADC|sar|count|value[30]~DUPLICATE_q  ) + ( VCC ) + ( \ADC|sar|count|Add0~34  ))
// \ADC|sar|count|Add0~6  = CARRY(( \ADC|sar|count|value[30]~DUPLICATE_q  ) + ( VCC ) + ( \ADC|sar|count|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ADC|sar|count|value[30]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ADC|sar|count|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ADC|sar|count|Add0~5_sumout ),
	.cout(\ADC|sar|count|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \ADC|sar|count|Add0~5 .extended_lut = "off";
defparam \ADC|sar|count|Add0~5 .lut_mask = 64'h0000000000000F0F;
defparam \ADC|sar|count|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y7_N31
dffeas \ADC|sar|count|value[30]~DUPLICATE (
	.clk(\clk_divisor|internal~q ),
	.d(\ADC|sar|count|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(!\ADC|control_unit|init~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC|control_unit|curr_state.SAMPLING~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC|sar|count|value[30]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ADC|sar|count|value[30]~DUPLICATE .is_wysiwyg = "true";
defparam \ADC|sar|count|value[30]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y7_N33
cyclonev_lcell_comb \ADC|sar|count|Add0~9 (
// Equation(s):
// \ADC|sar|count|Add0~9_sumout  = SUM(( \ADC|sar|count|value [31] ) + ( VCC ) + ( \ADC|sar|count|Add0~6  ))

	.dataa(!\ADC|sar|count|value [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ADC|sar|count|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ADC|sar|count|Add0~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC|sar|count|Add0~9 .extended_lut = "off";
defparam \ADC|sar|count|Add0~9 .lut_mask = 64'h0000000000005555;
defparam \ADC|sar|count|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y7_N35
dffeas \ADC|sar|count|value[31] (
	.clk(\clk_divisor|internal~q ),
	.d(\ADC|sar|count|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(!\ADC|control_unit|init~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC|control_unit|curr_state.SAMPLING~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC|sar|count|value [31]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC|sar|count|value[31] .is_wysiwyg = "true";
defparam \ADC|sar|count|value[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y7_N32
dffeas \ADC|sar|count|value[30] (
	.clk(\clk_divisor|internal~q ),
	.d(\ADC|sar|count|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(!\ADC|control_unit|init~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC|control_unit|curr_state.SAMPLING~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC|sar|count|value [30]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC|sar|count|value[30] .is_wysiwyg = "true";
defparam \ADC|sar|count|value[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y7_N48
cyclonev_lcell_comb \ADC|sar|count|zero~0 (
// Equation(s):
// \ADC|sar|count|zero~0_combout  = ( !\ADC|sar|count|value [30] & ( (!\ADC|sar|count|value [31] & \ADC|control_unit|curr_state.SAMPLING~q ) ) )

	.dataa(!\ADC|sar|count|value [31]),
	.datab(gnd),
	.datac(!\ADC|control_unit|curr_state.SAMPLING~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ADC|sar|count|value [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC|sar|count|zero~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC|sar|count|zero~0 .extended_lut = "off";
defparam \ADC|sar|count|zero~0 .lut_mask = 64'h0A0A0A0A00000000;
defparam \ADC|sar|count|zero~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y7_N14
dffeas \ADC|sar|count|value[24] (
	.clk(\clk_divisor|internal~q ),
	.d(\ADC|sar|count|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(!\ADC|control_unit|init~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC|control_unit|curr_state.SAMPLING~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC|sar|count|value [24]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC|sar|count|value[24] .is_wysiwyg = "true";
defparam \ADC|sar|count|value[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y7_N21
cyclonev_lcell_comb \ADC|sar|count|zero~1 (
// Equation(s):
// \ADC|sar|count|zero~1_combout  = ( !\ADC|sar|count|value [25] & ( !\ADC|sar|count|value [24] & ( (!\ADC|sar|count|value [29] & (!\ADC|sar|count|value [28] & (!\ADC|sar|count|value [26] & !\ADC|sar|count|value [27]))) ) ) )

	.dataa(!\ADC|sar|count|value [29]),
	.datab(!\ADC|sar|count|value [28]),
	.datac(!\ADC|sar|count|value [26]),
	.datad(!\ADC|sar|count|value [27]),
	.datae(!\ADC|sar|count|value [25]),
	.dataf(!\ADC|sar|count|value [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC|sar|count|zero~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC|sar|count|zero~1 .extended_lut = "off";
defparam \ADC|sar|count|zero~1 .lut_mask = 64'h8000000000000000;
defparam \ADC|sar|count|zero~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y8_N34
dffeas \ADC|sar|count|value[11]~DUPLICATE (
	.clk(\clk_divisor|internal~q ),
	.d(\ADC|sar|count|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(!\ADC|control_unit|init~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC|control_unit|curr_state.SAMPLING~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC|sar|count|value[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ADC|sar|count|value[11]~DUPLICATE .is_wysiwyg = "true";
defparam \ADC|sar|count|value[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y8_N56
dffeas \ADC|sar|count|value[3] (
	.clk(\clk_divisor|internal~q ),
	.d(\ADC|sar|count|value[3]~1_combout ),
	.asdata(vcc),
	.clrn(!\ADC|control_unit|init~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC|control_unit|curr_state.SAMPLING~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC|sar|count|value [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC|sar|count|value[3] .is_wysiwyg = "true";
defparam \ADC|sar|count|value[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y8_N7
dffeas \ADC|sar|count|value[2] (
	.clk(\clk_divisor|internal~q ),
	.d(\ADC|sar|count|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(!\ADC|control_unit|init~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC|control_unit|curr_state.SAMPLING~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC|sar|count|value [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC|sar|count|value[2] .is_wysiwyg = "true";
defparam \ADC|sar|count|value[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y8_N13
dffeas \ADC|sar|count|value[4] (
	.clk(\clk_divisor|internal~q ),
	.d(\ADC|sar|count|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(!\ADC|control_unit|init~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC|control_unit|curr_state.SAMPLING~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC|sar|count|value [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC|sar|count|value[4] .is_wysiwyg = "true";
defparam \ADC|sar|count|value[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y8_N4
dffeas \ADC|sar|count|value[1] (
	.clk(\clk_divisor|internal~q ),
	.d(\ADC|sar|count|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(!\ADC|control_unit|init~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC|control_unit|curr_state.SAMPLING~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC|sar|count|value [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC|sar|count|value[1] .is_wysiwyg = "true";
defparam \ADC|sar|count|value[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y8_N15
cyclonev_lcell_comb \ADC|sar|count|zero~4 (
// Equation(s):
// \ADC|sar|count|zero~4_combout  = ( !\ADC|sar|count|value [4] & ( !\ADC|sar|count|value [1] & ( (\ADC|sar|count|value [3] & (!\ADC|sar|count|value[0]~DUPLICATE_q  & !\ADC|sar|count|value [2])) ) ) )

	.dataa(!\ADC|sar|count|value [3]),
	.datab(gnd),
	.datac(!\ADC|sar|count|value[0]~DUPLICATE_q ),
	.datad(!\ADC|sar|count|value [2]),
	.datae(!\ADC|sar|count|value [4]),
	.dataf(!\ADC|sar|count|value [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC|sar|count|zero~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC|sar|count|zero~4 .extended_lut = "off";
defparam \ADC|sar|count|zero~4 .lut_mask = 64'h5000000000000000;
defparam \ADC|sar|count|zero~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y8_N46
dffeas \ADC|sar|count|value[15] (
	.clk(\clk_divisor|internal~q ),
	.d(\ADC|sar|count|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(!\ADC|control_unit|init~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC|control_unit|curr_state.SAMPLING~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC|sar|count|value [15]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC|sar|count|value[15] .is_wysiwyg = "true";
defparam \ADC|sar|count|value[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y8_N27
cyclonev_lcell_comb \ADC|sar|count|zero~3 (
// Equation(s):
// \ADC|sar|count|zero~3_combout  = ( !\ADC|sar|count|value [16] & ( !\ADC|sar|count|value [13] & ( (!\ADC|sar|count|value [15] & (!\ADC|sar|count|value [14] & !\ADC|sar|count|value [12])) ) ) )

	.dataa(!\ADC|sar|count|value [15]),
	.datab(gnd),
	.datac(!\ADC|sar|count|value [14]),
	.datad(!\ADC|sar|count|value [12]),
	.datae(!\ADC|sar|count|value [16]),
	.dataf(!\ADC|sar|count|value [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC|sar|count|zero~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC|sar|count|zero~3 .extended_lut = "off";
defparam \ADC|sar|count|zero~3 .lut_mask = 64'hA000000000000000;
defparam \ADC|sar|count|zero~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y8_N22
dffeas \ADC|sar|count|value[7] (
	.clk(\clk_divisor|internal~q ),
	.d(\ADC|sar|count|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(!\ADC|control_unit|init~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC|control_unit|curr_state.SAMPLING~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC|sar|count|value [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC|sar|count|value[7] .is_wysiwyg = "true";
defparam \ADC|sar|count|value[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y8_N28
dffeas \ADC|sar|count|value[9]~DUPLICATE (
	.clk(\clk_divisor|internal~q ),
	.d(\ADC|sar|count|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(!\ADC|control_unit|init~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC|control_unit|curr_state.SAMPLING~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC|sar|count|value[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ADC|sar|count|value[9]~DUPLICATE .is_wysiwyg = "true";
defparam \ADC|sar|count|value[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y8_N31
dffeas \ADC|sar|count|value[10]~DUPLICATE (
	.clk(\clk_divisor|internal~q ),
	.d(\ADC|sar|count|Add0~121_sumout ),
	.asdata(vcc),
	.clrn(!\ADC|control_unit|init~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC|control_unit|curr_state.SAMPLING~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC|sar|count|value[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ADC|sar|count|value[10]~DUPLICATE .is_wysiwyg = "true";
defparam \ADC|sar|count|value[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y8_N18
cyclonev_lcell_comb \ADC|sar|count|zero~5 (
// Equation(s):
// \ADC|sar|count|zero~5_combout  = ( !\ADC|sar|count|value[9]~DUPLICATE_q  & ( !\ADC|sar|count|value[10]~DUPLICATE_q  & ( (!\ADC|sar|count|value [6] & (!\ADC|sar|count|value [7] & !\ADC|sar|count|value [8])) ) ) )

	.dataa(gnd),
	.datab(!\ADC|sar|count|value [6]),
	.datac(!\ADC|sar|count|value [7]),
	.datad(!\ADC|sar|count|value [8]),
	.datae(!\ADC|sar|count|value[9]~DUPLICATE_q ),
	.dataf(!\ADC|sar|count|value[10]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC|sar|count|zero~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC|sar|count|zero~5 .extended_lut = "off";
defparam \ADC|sar|count|zero~5 .lut_mask = 64'hC000000000000000;
defparam \ADC|sar|count|zero~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y8_N0
cyclonev_lcell_comb \ADC|sar|count|zero~6 (
// Equation(s):
// \ADC|sar|count|zero~6_combout  = ( \ADC|sar|count|zero~3_combout  & ( \ADC|sar|count|zero~5_combout  & ( (!\ADC|sar|count|value [5] & (!\ADC|sar|count|value[11]~DUPLICATE_q  & (!\ADC|sar|count|value [17] & \ADC|sar|count|zero~4_combout ))) ) ) )

	.dataa(!\ADC|sar|count|value [5]),
	.datab(!\ADC|sar|count|value[11]~DUPLICATE_q ),
	.datac(!\ADC|sar|count|value [17]),
	.datad(!\ADC|sar|count|zero~4_combout ),
	.datae(!\ADC|sar|count|zero~3_combout ),
	.dataf(!\ADC|sar|count|zero~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC|sar|count|zero~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC|sar|count|zero~6 .extended_lut = "off";
defparam \ADC|sar|count|zero~6 .lut_mask = 64'h0000000000000080;
defparam \ADC|sar|count|zero~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y7_N21
cyclonev_lcell_comb \ADC|sar|count|zero~7 (
// Equation(s):
// \ADC|sar|count|zero~7_combout  = ( \ADC|sar|count|zero~6_combout  & ( \ADC|sar|count|value [23] & ( \ADC|sar|count|zero~q  ) ) ) # ( !\ADC|sar|count|zero~6_combout  & ( \ADC|sar|count|value [23] & ( \ADC|sar|count|zero~q  ) ) ) # ( 
// \ADC|sar|count|zero~6_combout  & ( !\ADC|sar|count|value [23] & ( ((\ADC|sar|count|zero~2_combout  & (\ADC|sar|count|zero~0_combout  & \ADC|sar|count|zero~1_combout ))) # (\ADC|sar|count|zero~q ) ) ) ) # ( !\ADC|sar|count|zero~6_combout  & ( 
// !\ADC|sar|count|value [23] & ( \ADC|sar|count|zero~q  ) ) )

	.dataa(!\ADC|sar|count|zero~q ),
	.datab(!\ADC|sar|count|zero~2_combout ),
	.datac(!\ADC|sar|count|zero~0_combout ),
	.datad(!\ADC|sar|count|zero~1_combout ),
	.datae(!\ADC|sar|count|zero~6_combout ),
	.dataf(!\ADC|sar|count|value [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC|sar|count|zero~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC|sar|count|zero~7 .extended_lut = "off";
defparam \ADC|sar|count|zero~7 .lut_mask = 64'h5555555755555555;
defparam \ADC|sar|count|zero~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y7_N59
dffeas \ADC|sar|count|zero (
	.clk(\clk_divisor|internal~q ),
	.d(gnd),
	.asdata(\ADC|sar|count|zero~7_combout ),
	.clrn(!\ADC|control_unit|init~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC|sar|count|zero~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ADC|sar|count|zero .is_wysiwyg = "true";
defparam \ADC|sar|count|zero .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y7_N42
cyclonev_lcell_comb \ADC|control_unit|Selector3~0 (
// Equation(s):
// \ADC|control_unit|Selector3~0_combout  = ( \ADC|sar|count|zero~q  & ( (\ADC|control_unit|curr_state.IDLE~q  & !\KEY_N[0]~input_o ) ) ) # ( !\ADC|sar|count|zero~q  & ( ((\ADC|control_unit|curr_state.IDLE~q  & !\KEY_N[0]~input_o )) # 
// (\ADC|control_unit|curr_state.SAMPLING~q ) ) )

	.dataa(!\ADC|control_unit|curr_state.IDLE~q ),
	.datab(gnd),
	.datac(!\ADC|control_unit|curr_state.SAMPLING~q ),
	.datad(!\KEY_N[0]~input_o ),
	.datae(gnd),
	.dataf(!\ADC|sar|count|zero~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC|control_unit|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC|control_unit|Selector3~0 .extended_lut = "off";
defparam \ADC|control_unit|Selector3~0 .lut_mask = 64'h5F0F5F0F55005500;
defparam \ADC|control_unit|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y7_N38
dffeas \ADC|control_unit|curr_state.SAMPLING (
	.clk(\clk_divisor|internal~q ),
	.d(gnd),
	.asdata(\ADC|control_unit|Selector3~0_combout ),
	.clrn(\KEY_N[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC|control_unit|curr_state.SAMPLING~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ADC|control_unit|curr_state.SAMPLING .is_wysiwyg = "true";
defparam \ADC|control_unit|curr_state.SAMPLING .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y7_N45
cyclonev_lcell_comb \ADC|control_unit|next_state.UPDATE~0 (
// Equation(s):
// \ADC|control_unit|next_state.UPDATE~0_combout  = (\ADC|control_unit|curr_state.SAMPLING~q  & \ADC|sar|count|zero~q )

	.dataa(!\ADC|control_unit|curr_state.SAMPLING~q ),
	.datab(gnd),
	.datac(!\ADC|sar|count|zero~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC|control_unit|next_state.UPDATE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC|control_unit|next_state.UPDATE~0 .extended_lut = "off";
defparam \ADC|control_unit|next_state.UPDATE~0 .lut_mask = 64'h0505050505050505;
defparam \ADC|control_unit|next_state.UPDATE~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y7_N47
dffeas \ADC|control_unit|curr_state.UPDATE (
	.clk(\clk_divisor|internal~q ),
	.d(\ADC|control_unit|next_state.UPDATE~0_combout ),
	.asdata(vcc),
	.clrn(\KEY_N[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC|control_unit|curr_state.UPDATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ADC|control_unit|curr_state.UPDATE .is_wysiwyg = "true";
defparam \ADC|control_unit|curr_state.UPDATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y7_N39
cyclonev_lcell_comb \ADC|control_unit|curr_state.RESET~feeder (
// Equation(s):
// \ADC|control_unit|curr_state.RESET~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC|control_unit|curr_state.RESET~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC|control_unit|curr_state.RESET~feeder .extended_lut = "off";
defparam \ADC|control_unit|curr_state.RESET~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \ADC|control_unit|curr_state.RESET~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y7_N41
dffeas \ADC|control_unit|curr_state.RESET (
	.clk(\clk_divisor|internal~q ),
	.d(\ADC|control_unit|curr_state.RESET~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY_N[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC|control_unit|curr_state.RESET~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ADC|control_unit|curr_state.RESET .is_wysiwyg = "true";
defparam \ADC|control_unit|curr_state.RESET .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y7_N57
cyclonev_lcell_comb \ADC|control_unit|Selector2~0 (
// Equation(s):
// \ADC|control_unit|Selector2~0_combout  = ( \ADC|control_unit|curr_state.RESET~q  & ( ((\ADC|control_unit|curr_state.IDLE~q  & \KEY_N[0]~input_o )) # (\ADC|control_unit|curr_state.UPDATE~q ) ) ) # ( !\ADC|control_unit|curr_state.RESET~q  )

	.dataa(!\ADC|control_unit|curr_state.IDLE~q ),
	.datab(!\ADC|control_unit|curr_state.UPDATE~q ),
	.datac(!\KEY_N[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ADC|control_unit|curr_state.RESET~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC|control_unit|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC|control_unit|Selector2~0 .extended_lut = "off";
defparam \ADC|control_unit|Selector2~0 .lut_mask = 64'hFFFFFFFF37373737;
defparam \ADC|control_unit|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y7_N50
dffeas \ADC|control_unit|curr_state.IDLE (
	.clk(\clk_divisor|internal~q ),
	.d(gnd),
	.asdata(\ADC|control_unit|Selector2~0_combout ),
	.clrn(\KEY_N[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC|control_unit|curr_state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ADC|control_unit|curr_state.IDLE .is_wysiwyg = "true";
defparam \ADC|control_unit|curr_state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y7_N51
cyclonev_lcell_comb \ADC|control_unit|init (
// Equation(s):
// \ADC|control_unit|init~combout  = ( \ADC|control_unit|curr_state.RESET~q  & ( \ADC|control_unit|curr_state.IDLE~q  ) ) # ( !\ADC|control_unit|curr_state.RESET~q  )

	.dataa(gnd),
	.datab(!\ADC|control_unit|curr_state.IDLE~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ADC|control_unit|curr_state.RESET~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC|control_unit|init~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC|control_unit|init .extended_lut = "off";
defparam \ADC|control_unit|init .lut_mask = 64'hFFFFFFFF33333333;
defparam \ADC|control_unit|init .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y7_N10
dffeas \ADC|sar|mask|value[7] (
	.clk(\clk_divisor|internal~q ),
	.d(\ADC|sar|mask|value[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\ADC|control_unit|init~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC|control_unit|curr_state.SAMPLING~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC|sar|mask|value [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC|sar|mask|value[7] .is_wysiwyg = "true";
defparam \ADC|sar|mask|value[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N24
cyclonev_lcell_comb \ADC|sar|mask|value[6]~0 (
// Equation(s):
// \ADC|sar|mask|value[6]~0_combout  = ( !\ADC|sar|mask|value [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ADC|sar|mask|value [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC|sar|mask|value[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC|sar|mask|value[6]~0 .extended_lut = "off";
defparam \ADC|sar|mask|value[6]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ADC|sar|mask|value[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y7_N8
dffeas \ADC|sar|mask|value[6] (
	.clk(\clk_divisor|internal~q ),
	.d(gnd),
	.asdata(\ADC|sar|mask|value[6]~0_combout ),
	.clrn(!\ADC|control_unit|init~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ADC|control_unit|curr_state.SAMPLING~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC|sar|mask|value [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC|sar|mask|value[6] .is_wysiwyg = "true";
defparam \ADC|sar|mask|value[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y7_N44
dffeas \ADC|sar|mask|value[5] (
	.clk(\clk_divisor|internal~q ),
	.d(gnd),
	.asdata(\ADC|sar|mask|value [6]),
	.clrn(!\ADC|control_unit|init~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ADC|control_unit|curr_state.SAMPLING~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC|sar|mask|value [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC|sar|mask|value[5] .is_wysiwyg = "true";
defparam \ADC|sar|mask|value[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y7_N47
dffeas \ADC|sar|mask|value[4] (
	.clk(\clk_divisor|internal~q ),
	.d(gnd),
	.asdata(\ADC|sar|mask|value [5]),
	.clrn(!\ADC|control_unit|init~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ADC|control_unit|curr_state.SAMPLING~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC|sar|mask|value [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC|sar|mask|value[4] .is_wysiwyg = "true";
defparam \ADC|sar|mask|value[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y7_N19
dffeas \ADC|sar|mask|value[3] (
	.clk(\clk_divisor|internal~q ),
	.d(gnd),
	.asdata(\ADC|sar|mask|value [4]),
	.clrn(!\ADC|control_unit|init~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ADC|control_unit|curr_state.SAMPLING~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC|sar|mask|value [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC|sar|mask|value[3] .is_wysiwyg = "true";
defparam \ADC|sar|mask|value[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y7_N52
dffeas \ADC|sar|mask|value[2]~DUPLICATE (
	.clk(\clk_divisor|internal~q ),
	.d(gnd),
	.asdata(\ADC|sar|mask|value [3]),
	.clrn(!\ADC|control_unit|init~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ADC|control_unit|curr_state.SAMPLING~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC|sar|mask|value[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ADC|sar|mask|value[2]~DUPLICATE .is_wysiwyg = "true";
defparam \ADC|sar|mask|value[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y7_N31
dffeas \ADC|sar|mask|value[1] (
	.clk(\clk_divisor|internal~q ),
	.d(gnd),
	.asdata(\ADC|sar|mask|value[2]~DUPLICATE_q ),
	.clrn(!\ADC|control_unit|init~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ADC|control_unit|curr_state.SAMPLING~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC|sar|mask|value [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC|sar|mask|value[1] .is_wysiwyg = "true";
defparam \ADC|sar|mask|value[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y7_N5
dffeas \ADC|sar|mask|value[0] (
	.clk(\clk_divisor|internal~q ),
	.d(gnd),
	.asdata(\ADC|sar|mask|value [1]),
	.clrn(!\ADC|control_unit|init~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ADC|control_unit|curr_state.SAMPLING~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC|sar|mask|value [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC|sar|mask|value[0] .is_wysiwyg = "true";
defparam \ADC|sar|mask|value[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N1
cyclonev_io_ibuf \GPIO_0[0]~input (
	.i(GPIO_0[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[0]~input_o ));
// synopsys translate_off
defparam \GPIO_0[0]~input .bus_hold = "false";
defparam \GPIO_0[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X72_Y7_N3
cyclonev_lcell_comb \ADC|sar|data_reg|outp[0]~0 (
// Equation(s):
// \ADC|sar|data_reg|outp[0]~0_combout  = ( \ADC|sar|data_reg|outp [0] ) # ( !\ADC|sar|data_reg|outp [0] & ( (\ADC|control_unit|curr_state.SAMPLING~q  & (\GPIO_0[0]~input_o  & \ADC|sar|mask|value [0])) ) )

	.dataa(!\ADC|control_unit|curr_state.SAMPLING~q ),
	.datab(gnd),
	.datac(!\GPIO_0[0]~input_o ),
	.datad(!\ADC|sar|mask|value [0]),
	.datae(gnd),
	.dataf(!\ADC|sar|data_reg|outp [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC|sar|data_reg|outp[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC|sar|data_reg|outp[0]~0 .extended_lut = "off";
defparam \ADC|sar|data_reg|outp[0]~0 .lut_mask = 64'h00050005FFFFFFFF;
defparam \ADC|sar|data_reg|outp[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y7_N44
dffeas \ADC|sar|data_reg|outp[0] (
	.clk(\clk_divisor|internal~q ),
	.d(gnd),
	.asdata(\ADC|sar|data_reg|outp[0]~0_combout ),
	.clrn(!\ADC|control_unit|init~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC|sar|data_reg|outp [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC|sar|data_reg|outp[0] .is_wysiwyg = "true";
defparam \ADC|sar|data_reg|outp[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y7_N24
cyclonev_lcell_comb \ADC|sar|to_dac[0] (
// Equation(s):
// \ADC|sar|to_dac [0] = ( \ADC|sar|data_reg|outp [0] ) # ( !\ADC|sar|data_reg|outp [0] & ( \ADC|sar|mask|value [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ADC|sar|mask|value [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ADC|sar|data_reg|outp [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC|sar|to_dac [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC|sar|to_dac[0] .extended_lut = "off";
defparam \ADC|sar|to_dac[0] .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \ADC|sar|to_dac[0] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y7_N57
cyclonev_lcell_comb \ADC|sar|data_reg|outp[1]~1 (
// Equation(s):
// \ADC|sar|data_reg|outp[1]~1_combout  = ( \ADC|sar|mask|value [1] & ( ((\ADC|control_unit|curr_state.SAMPLING~q  & \GPIO_0[0]~input_o )) # (\ADC|sar|data_reg|outp [1]) ) ) # ( !\ADC|sar|mask|value [1] & ( \ADC|sar|data_reg|outp [1] ) )

	.dataa(!\ADC|control_unit|curr_state.SAMPLING~q ),
	.datab(!\GPIO_0[0]~input_o ),
	.datac(!\ADC|sar|data_reg|outp [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ADC|sar|mask|value [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC|sar|data_reg|outp[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC|sar|data_reg|outp[1]~1 .extended_lut = "off";
defparam \ADC|sar|data_reg|outp[1]~1 .lut_mask = 64'h0F0F0F0F1F1F1F1F;
defparam \ADC|sar|data_reg|outp[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y7_N17
dffeas \ADC|sar|data_reg|outp[1] (
	.clk(\clk_divisor|internal~q ),
	.d(gnd),
	.asdata(\ADC|sar|data_reg|outp[1]~1_combout ),
	.clrn(!\ADC|control_unit|init~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC|sar|data_reg|outp [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC|sar|data_reg|outp[1] .is_wysiwyg = "true";
defparam \ADC|sar|data_reg|outp[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y7_N33
cyclonev_lcell_comb \ADC|sar|to_dac[1] (
// Equation(s):
// \ADC|sar|to_dac [1] = ( \ADC|sar|data_reg|outp [1] ) # ( !\ADC|sar|data_reg|outp [1] & ( \ADC|sar|mask|value [1] ) )

	.dataa(!\ADC|sar|mask|value [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ADC|sar|data_reg|outp [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC|sar|to_dac [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC|sar|to_dac[1] .extended_lut = "off";
defparam \ADC|sar|to_dac[1] .lut_mask = 64'h55555555FFFFFFFF;
defparam \ADC|sar|to_dac[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y7_N53
dffeas \ADC|sar|mask|value[2] (
	.clk(\clk_divisor|internal~q ),
	.d(gnd),
	.asdata(\ADC|sar|mask|value [3]),
	.clrn(!\ADC|control_unit|init~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ADC|control_unit|curr_state.SAMPLING~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC|sar|mask|value [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC|sar|mask|value[2] .is_wysiwyg = "true";
defparam \ADC|sar|mask|value[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y7_N54
cyclonev_lcell_comb \ADC|sar|data_reg|outp[2]~2 (
// Equation(s):
// \ADC|sar|data_reg|outp[2]~2_combout  = ( \ADC|sar|mask|value [2] & ( ((\ADC|control_unit|curr_state.SAMPLING~q  & \GPIO_0[0]~input_o )) # (\ADC|sar|data_reg|outp [2]) ) ) # ( !\ADC|sar|mask|value [2] & ( \ADC|sar|data_reg|outp [2] ) )

	.dataa(!\ADC|control_unit|curr_state.SAMPLING~q ),
	.datab(!\GPIO_0[0]~input_o ),
	.datac(!\ADC|sar|data_reg|outp [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ADC|sar|mask|value [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC|sar|data_reg|outp[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC|sar|data_reg|outp[2]~2 .extended_lut = "off";
defparam \ADC|sar|data_reg|outp[2]~2 .lut_mask = 64'h0F0F0F0F1F1F1F1F;
defparam \ADC|sar|data_reg|outp[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y7_N47
dffeas \ADC|sar|data_reg|outp[2] (
	.clk(\clk_divisor|internal~q ),
	.d(gnd),
	.asdata(\ADC|sar|data_reg|outp[2]~2_combout ),
	.clrn(!\ADC|control_unit|init~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC|sar|data_reg|outp [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC|sar|data_reg|outp[2] .is_wysiwyg = "true";
defparam \ADC|sar|data_reg|outp[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y7_N45
cyclonev_lcell_comb \ADC|sar|to_dac[2] (
// Equation(s):
// \ADC|sar|to_dac [2] = (\ADC|sar|data_reg|outp [2]) # (\ADC|sar|mask|value[2]~DUPLICATE_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ADC|sar|mask|value[2]~DUPLICATE_q ),
	.datad(!\ADC|sar|data_reg|outp [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC|sar|to_dac [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC|sar|to_dac[2] .extended_lut = "off";
defparam \ADC|sar|to_dac[2] .lut_mask = 64'h0FFF0FFF0FFF0FFF;
defparam \ADC|sar|to_dac[2] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y7_N48
cyclonev_lcell_comb \ADC|sar|data_reg|outp[3]~3 (
// Equation(s):
// \ADC|sar|data_reg|outp[3]~3_combout  = ( \ADC|control_unit|curr_state.SAMPLING~q  & ( \ADC|sar|mask|value [3] & ( (\ADC|sar|data_reg|outp [3]) # (\GPIO_0[0]~input_o ) ) ) ) # ( !\ADC|control_unit|curr_state.SAMPLING~q  & ( \ADC|sar|mask|value [3] & ( 
// \ADC|sar|data_reg|outp [3] ) ) ) # ( \ADC|control_unit|curr_state.SAMPLING~q  & ( !\ADC|sar|mask|value [3] & ( \ADC|sar|data_reg|outp [3] ) ) ) # ( !\ADC|control_unit|curr_state.SAMPLING~q  & ( !\ADC|sar|mask|value [3] & ( \ADC|sar|data_reg|outp [3] ) ) )

	.dataa(gnd),
	.datab(!\GPIO_0[0]~input_o ),
	.datac(!\ADC|sar|data_reg|outp [3]),
	.datad(gnd),
	.datae(!\ADC|control_unit|curr_state.SAMPLING~q ),
	.dataf(!\ADC|sar|mask|value [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC|sar|data_reg|outp[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC|sar|data_reg|outp[3]~3 .extended_lut = "off";
defparam \ADC|sar|data_reg|outp[3]~3 .lut_mask = 64'h0F0F0F0F0F0F3F3F;
defparam \ADC|sar|data_reg|outp[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y7_N30
cyclonev_lcell_comb \ADC|sar|data_reg|outp[3]~feeder (
// Equation(s):
// \ADC|sar|data_reg|outp[3]~feeder_combout  = \ADC|sar|data_reg|outp[3]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ADC|sar|data_reg|outp[3]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC|sar|data_reg|outp[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC|sar|data_reg|outp[3]~feeder .extended_lut = "off";
defparam \ADC|sar|data_reg|outp[3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \ADC|sar|data_reg|outp[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y7_N32
dffeas \ADC|sar|data_reg|outp[3] (
	.clk(\clk_divisor|internal~q ),
	.d(\ADC|sar|data_reg|outp[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\ADC|control_unit|init~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC|sar|data_reg|outp [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC|sar|data_reg|outp[3] .is_wysiwyg = "true";
defparam \ADC|sar|data_reg|outp[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y7_N6
cyclonev_lcell_comb \ADC|sar|to_dac[3] (
// Equation(s):
// \ADC|sar|to_dac [3] = ( \ADC|sar|mask|value [3] ) # ( !\ADC|sar|mask|value [3] & ( \ADC|sar|data_reg|outp [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ADC|sar|data_reg|outp [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ADC|sar|mask|value [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC|sar|to_dac [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC|sar|to_dac[3] .extended_lut = "off";
defparam \ADC|sar|to_dac[3] .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \ADC|sar|to_dac[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y7_N45
cyclonev_lcell_comb \ADC|sar|data_reg|outp[4]~4 (
// Equation(s):
// \ADC|sar|data_reg|outp[4]~4_combout  = ( \ADC|sar|data_reg|outp [4] ) # ( !\ADC|sar|data_reg|outp [4] & ( (\ADC|control_unit|curr_state.SAMPLING~q  & (\GPIO_0[0]~input_o  & \ADC|sar|mask|value [4])) ) )

	.dataa(!\ADC|control_unit|curr_state.SAMPLING~q ),
	.datab(gnd),
	.datac(!\GPIO_0[0]~input_o ),
	.datad(!\ADC|sar|mask|value [4]),
	.datae(gnd),
	.dataf(!\ADC|sar|data_reg|outp [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC|sar|data_reg|outp[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC|sar|data_reg|outp[4]~4 .extended_lut = "off";
defparam \ADC|sar|data_reg|outp[4]~4 .lut_mask = 64'h00050005FFFFFFFF;
defparam \ADC|sar|data_reg|outp[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y7_N38
dffeas \ADC|sar|data_reg|outp[4] (
	.clk(\clk_divisor|internal~q ),
	.d(gnd),
	.asdata(\ADC|sar|data_reg|outp[4]~4_combout ),
	.clrn(!\ADC|control_unit|init~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC|sar|data_reg|outp [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC|sar|data_reg|outp[4] .is_wysiwyg = "true";
defparam \ADC|sar|data_reg|outp[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y7_N36
cyclonev_lcell_comb \ADC|sar|to_dac[4] (
// Equation(s):
// \ADC|sar|to_dac [4] = (\ADC|sar|data_reg|outp [4]) # (\ADC|sar|mask|value [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ADC|sar|mask|value [4]),
	.datad(!\ADC|sar|data_reg|outp [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC|sar|to_dac [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC|sar|to_dac[4] .extended_lut = "off";
defparam \ADC|sar|to_dac[4] .lut_mask = 64'h0FFF0FFF0FFF0FFF;
defparam \ADC|sar|to_dac[4] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y7_N42
cyclonev_lcell_comb \ADC|sar|data_reg|outp[5]~5 (
// Equation(s):
// \ADC|sar|data_reg|outp[5]~5_combout  = ( \ADC|sar|data_reg|outp [5] ) # ( !\ADC|sar|data_reg|outp [5] & ( (\GPIO_0[0]~input_o  & (\ADC|control_unit|curr_state.SAMPLING~q  & \ADC|sar|mask|value [5])) ) )

	.dataa(gnd),
	.datab(!\GPIO_0[0]~input_o ),
	.datac(!\ADC|control_unit|curr_state.SAMPLING~q ),
	.datad(!\ADC|sar|mask|value [5]),
	.datae(gnd),
	.dataf(!\ADC|sar|data_reg|outp [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC|sar|data_reg|outp[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC|sar|data_reg|outp[5]~5 .extended_lut = "off";
defparam \ADC|sar|data_reg|outp[5]~5 .lut_mask = 64'h00030003FFFFFFFF;
defparam \ADC|sar|data_reg|outp[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y7_N45
cyclonev_lcell_comb \ADC|sar|data_reg|outp[5]~feeder (
// Equation(s):
// \ADC|sar|data_reg|outp[5]~feeder_combout  = \ADC|sar|data_reg|outp[5]~5_combout 

	.dataa(!\ADC|sar|data_reg|outp[5]~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC|sar|data_reg|outp[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC|sar|data_reg|outp[5]~feeder .extended_lut = "off";
defparam \ADC|sar|data_reg|outp[5]~feeder .lut_mask = 64'h5555555555555555;
defparam \ADC|sar|data_reg|outp[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y7_N47
dffeas \ADC|sar|data_reg|outp[5] (
	.clk(\clk_divisor|internal~q ),
	.d(\ADC|sar|data_reg|outp[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\ADC|control_unit|init~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC|sar|data_reg|outp [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC|sar|data_reg|outp[5] .is_wysiwyg = "true";
defparam \ADC|sar|data_reg|outp[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y7_N12
cyclonev_lcell_comb \ADC|sar|to_dac[5] (
// Equation(s):
// \ADC|sar|to_dac [5] = ( \ADC|sar|mask|value [5] ) # ( !\ADC|sar|mask|value [5] & ( \ADC|sar|data_reg|outp [5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ADC|sar|data_reg|outp [5]),
	.datad(gnd),
	.datae(!\ADC|sar|mask|value [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC|sar|to_dac [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC|sar|to_dac[5] .extended_lut = "off";
defparam \ADC|sar|to_dac[5] .lut_mask = 64'h0F0FFFFF0F0FFFFF;
defparam \ADC|sar|to_dac[5] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y7_N39
cyclonev_lcell_comb \ADC|sar|data_reg|outp[6]~6 (
// Equation(s):
// \ADC|sar|data_reg|outp[6]~6_combout  = ( \ADC|sar|mask|value [6] & ( ((\GPIO_0[0]~input_o  & \ADC|control_unit|curr_state.SAMPLING~q )) # (\ADC|sar|data_reg|outp [6]) ) ) # ( !\ADC|sar|mask|value [6] & ( \ADC|sar|data_reg|outp [6] ) )

	.dataa(!\ADC|sar|data_reg|outp [6]),
	.datab(!\GPIO_0[0]~input_o ),
	.datac(gnd),
	.datad(!\ADC|control_unit|curr_state.SAMPLING~q ),
	.datae(gnd),
	.dataf(!\ADC|sar|mask|value [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC|sar|data_reg|outp[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC|sar|data_reg|outp[6]~6 .extended_lut = "off";
defparam \ADC|sar|data_reg|outp[6]~6 .lut_mask = 64'h5555555555775577;
defparam \ADC|sar|data_reg|outp[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y7_N56
dffeas \ADC|sar|data_reg|outp[6] (
	.clk(\clk_divisor|internal~q ),
	.d(gnd),
	.asdata(\ADC|sar|data_reg|outp[6]~6_combout ),
	.clrn(!\ADC|control_unit|init~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC|sar|data_reg|outp [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC|sar|data_reg|outp[6] .is_wysiwyg = "true";
defparam \ADC|sar|data_reg|outp[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y7_N54
cyclonev_lcell_comb \ADC|sar|to_dac[6] (
// Equation(s):
// \ADC|sar|to_dac [6] = ( \ADC|sar|mask|value [6] ) # ( !\ADC|sar|mask|value [6] & ( \ADC|sar|data_reg|outp [6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ADC|sar|data_reg|outp [6]),
	.datae(gnd),
	.dataf(!\ADC|sar|mask|value [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC|sar|to_dac [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC|sar|to_dac[6] .extended_lut = "off";
defparam \ADC|sar|to_dac[6] .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \ADC|sar|to_dac[6] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y7_N27
cyclonev_lcell_comb \ADC|sar|data_reg|outp[7]~7 (
// Equation(s):
// \ADC|sar|data_reg|outp[7]~7_combout  = ( \ADC|sar|mask|value [7] & ( \ADC|sar|data_reg|outp [7] ) ) # ( !\ADC|sar|mask|value [7] & ( ((\GPIO_0[0]~input_o  & \ADC|control_unit|curr_state.SAMPLING~q )) # (\ADC|sar|data_reg|outp [7]) ) )

	.dataa(!\ADC|sar|data_reg|outp [7]),
	.datab(gnd),
	.datac(!\GPIO_0[0]~input_o ),
	.datad(!\ADC|control_unit|curr_state.SAMPLING~q ),
	.datae(gnd),
	.dataf(!\ADC|sar|mask|value [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC|sar|data_reg|outp[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC|sar|data_reg|outp[7]~7 .extended_lut = "off";
defparam \ADC|sar|data_reg|outp[7]~7 .lut_mask = 64'h555F555F55555555;
defparam \ADC|sar|data_reg|outp[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y7_N56
dffeas \ADC|sar|data_reg|outp[7] (
	.clk(\clk_divisor|internal~q ),
	.d(gnd),
	.asdata(\ADC|sar|data_reg|outp[7]~7_combout ),
	.clrn(!\ADC|control_unit|init~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC|sar|data_reg|outp [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC|sar|data_reg|outp[7] .is_wysiwyg = "true";
defparam \ADC|sar|data_reg|outp[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y7_N0
cyclonev_lcell_comb \ADC|sar|to_dac[7] (
// Equation(s):
// \ADC|sar|to_dac [7] = (!\ADC|sar|mask|value [7]) # (\ADC|sar|data_reg|outp [7])

	.dataa(gnd),
	.datab(!\ADC|sar|mask|value [7]),
	.datac(!\ADC|sar|data_reg|outp [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC|sar|to_dac [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC|sar|to_dac[7] .extended_lut = "off";
defparam \ADC|sar|to_dac[7] .lut_mask = 64'hCFCFCFCFCFCFCFCF;
defparam \ADC|sar|to_dac[7] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y7_N0
cyclonev_lcell_comb \ADC|control_unit|done (
// Equation(s):
// \ADC|control_unit|done~combout  = ( \ADC|control_unit|curr_state.UPDATE~q  & ( (!\ADC|control_unit|curr_state.IDLE~q ) # (\ADC|control_unit|done~combout ) ) ) # ( !\ADC|control_unit|curr_state.UPDATE~q  & ( (\ADC|control_unit|curr_state.IDLE~q  & 
// \ADC|control_unit|done~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ADC|control_unit|curr_state.IDLE~q ),
	.datad(!\ADC|control_unit|done~combout ),
	.datae(gnd),
	.dataf(!\ADC|control_unit|curr_state.UPDATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC|control_unit|done~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC|control_unit|done .extended_lut = "off";
defparam \ADC|control_unit|done .lut_mask = 64'h000F000FF0FFF0FF;
defparam \ADC|control_unit|done .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y7_N36
cyclonev_lcell_comb \ADC|sar|final_val|outp[2] (
// Equation(s):
// \ADC|sar|final_val|outp [2] = ( \ADC|sar|data_reg|outp [2] & ( (\KEY_N[1]~input_o  & ((\ADC|sar|final_val|outp [2]) # (\ADC|control_unit|curr_state.UPDATE~q ))) ) ) # ( !\ADC|sar|data_reg|outp [2] & ( (\KEY_N[1]~input_o  & 
// (!\ADC|control_unit|curr_state.UPDATE~q  & \ADC|sar|final_val|outp [2])) ) )

	.dataa(!\KEY_N[1]~input_o ),
	.datab(!\ADC|control_unit|curr_state.UPDATE~q ),
	.datac(!\ADC|sar|final_val|outp [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ADC|sar|data_reg|outp [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC|sar|final_val|outp [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC|sar|final_val|outp[2] .extended_lut = "off";
defparam \ADC|sar|final_val|outp[2] .lut_mask = 64'h0404040415151515;
defparam \ADC|sar|final_val|outp[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y7_N53
dffeas \result[2] (
	.clk(\ADC|control_unit|done~combout ),
	.d(gnd),
	.asdata(\ADC|sar|final_val|outp [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result[2]),
	.prn(vcc));
// synopsys translate_off
defparam \result[2] .is_wysiwyg = "true";
defparam \result[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y7_N27
cyclonev_lcell_comb \ADC|sar|final_val|outp[1] (
// Equation(s):
// \ADC|sar|final_val|outp [1] = ( \ADC|sar|data_reg|outp [1] & ( (\KEY_N[1]~input_o  & ((\ADC|sar|final_val|outp [1]) # (\ADC|control_unit|curr_state.UPDATE~q ))) ) ) # ( !\ADC|sar|data_reg|outp [1] & ( (\KEY_N[1]~input_o  & 
// (!\ADC|control_unit|curr_state.UPDATE~q  & \ADC|sar|final_val|outp [1])) ) )

	.dataa(!\KEY_N[1]~input_o ),
	.datab(gnd),
	.datac(!\ADC|control_unit|curr_state.UPDATE~q ),
	.datad(!\ADC|sar|final_val|outp [1]),
	.datae(gnd),
	.dataf(!\ADC|sar|data_reg|outp [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC|sar|final_val|outp [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC|sar|final_val|outp[1] .extended_lut = "off";
defparam \ADC|sar|final_val|outp[1] .lut_mask = 64'h0050005005550555;
defparam \ADC|sar|final_val|outp[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y7_N59
dffeas \result[1] (
	.clk(\ADC|control_unit|done~combout ),
	.d(gnd),
	.asdata(\ADC|sar|final_val|outp [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result[1]),
	.prn(vcc));
// synopsys translate_off
defparam \result[1] .is_wysiwyg = "true";
defparam \result[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y7_N48
cyclonev_lcell_comb \ADC|sar|final_val|outp[3] (
// Equation(s):
// \ADC|sar|final_val|outp [3] = ( \ADC|sar|data_reg|outp [3] & ( (\KEY_N[1]~input_o  & ((\ADC|sar|final_val|outp [3]) # (\ADC|control_unit|curr_state.UPDATE~q ))) ) ) # ( !\ADC|sar|data_reg|outp [3] & ( (\KEY_N[1]~input_o  & 
// (!\ADC|control_unit|curr_state.UPDATE~q  & \ADC|sar|final_val|outp [3])) ) )

	.dataa(!\KEY_N[1]~input_o ),
	.datab(!\ADC|control_unit|curr_state.UPDATE~q ),
	.datac(!\ADC|sar|final_val|outp [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ADC|sar|data_reg|outp [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC|sar|final_val|outp [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC|sar|final_val|outp[3] .extended_lut = "off";
defparam \ADC|sar|final_val|outp[3] .lut_mask = 64'h0404040415151515;
defparam \ADC|sar|final_val|outp[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y7_N5
dffeas \result[3] (
	.clk(\ADC|control_unit|done~combout ),
	.d(gnd),
	.asdata(\ADC|sar|final_val|outp [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result[3]),
	.prn(vcc));
// synopsys translate_off
defparam \result[3] .is_wysiwyg = "true";
defparam \result[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y7_N36
cyclonev_lcell_comb \ADC|sar|final_val|outp[0] (
// Equation(s):
// \ADC|sar|final_val|outp [0] = ( \ADC|sar|data_reg|outp [0] & ( (\KEY_N[1]~input_o  & ((\ADC|control_unit|curr_state.UPDATE~q ) # (\ADC|sar|final_val|outp [0]))) ) ) # ( !\ADC|sar|data_reg|outp [0] & ( (\ADC|sar|final_val|outp [0] & 
// (!\ADC|control_unit|curr_state.UPDATE~q  & \KEY_N[1]~input_o )) ) )

	.dataa(!\ADC|sar|final_val|outp [0]),
	.datab(gnd),
	.datac(!\ADC|control_unit|curr_state.UPDATE~q ),
	.datad(!\KEY_N[1]~input_o ),
	.datae(gnd),
	.dataf(!\ADC|sar|data_reg|outp [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC|sar|final_val|outp [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC|sar|final_val|outp[0] .extended_lut = "off";
defparam \ADC|sar|final_val|outp[0] .lut_mask = 64'h00500050005F005F;
defparam \ADC|sar|final_val|outp[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y7_N26
dffeas \result[0] (
	.clk(\ADC|control_unit|done~combout ),
	.d(gnd),
	.asdata(\ADC|sar|final_val|outp [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result[0]),
	.prn(vcc));
// synopsys translate_off
defparam \result[0] .is_wysiwyg = "true";
defparam \result[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y7_N33
cyclonev_lcell_comb \h0|Mux6~0 (
// Equation(s):
// \h0|Mux6~0_combout  = ( result[0] & ( (!result[2] & (!result[1] $ (result[3]))) # (result[2] & (!result[1] & result[3])) ) ) # ( !result[0] & ( (result[2] & (!result[1] & !result[3])) ) )

	.dataa(!result[2]),
	.datab(gnd),
	.datac(!result[1]),
	.datad(!result[3]),
	.datae(gnd),
	.dataf(!result[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h0|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h0|Mux6~0 .extended_lut = "off";
defparam \h0|Mux6~0 .lut_mask = 64'h50005000A05AA05A;
defparam \h0|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y7_N12
cyclonev_lcell_comb \h0|Mux5~0 (
// Equation(s):
// \h0|Mux5~0_combout  = ( result[2] & ( (!result[0] & ((result[3]) # (result[1]))) # (result[0] & (!result[1] $ (result[3]))) ) ) # ( !result[2] & ( (result[0] & (result[1] & result[3])) ) )

	.dataa(!result[0]),
	.datab(!result[1]),
	.datac(!result[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!result[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h0|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h0|Mux5~0 .extended_lut = "off";
defparam \h0|Mux5~0 .lut_mask = 64'h010101016B6B6B6B;
defparam \h0|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y7_N15
cyclonev_lcell_comb \h0|Mux4~0 (
// Equation(s):
// \h0|Mux4~0_combout  = ( result[2] & ( (result[3] & ((!result[0]) # (result[1]))) ) ) # ( !result[2] & ( (!result[0] & (result[1] & !result[3])) ) )

	.dataa(!result[0]),
	.datab(gnd),
	.datac(!result[1]),
	.datad(!result[3]),
	.datae(gnd),
	.dataf(!result[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h0|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h0|Mux4~0 .extended_lut = "off";
defparam \h0|Mux4~0 .lut_mask = 64'h0A000A0000AF00AF;
defparam \h0|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y7_N42
cyclonev_lcell_comb \h0|Mux3~0 (
// Equation(s):
// \h0|Mux3~0_combout  = ( result[0] & ( (!result[1] & (!result[2] & !result[3])) # (result[1] & (result[2])) ) ) # ( !result[0] & ( (!result[1] & (result[2] & !result[3])) # (result[1] & (!result[2] & result[3])) ) )

	.dataa(gnd),
	.datab(!result[1]),
	.datac(!result[2]),
	.datad(!result[3]),
	.datae(gnd),
	.dataf(!result[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h0|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h0|Mux3~0 .extended_lut = "off";
defparam \h0|Mux3~0 .lut_mask = 64'h0C300C30C303C303;
defparam \h0|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y7_N3
cyclonev_lcell_comb \h0|Mux2~0 (
// Equation(s):
// \h0|Mux2~0_combout  = ( result[0] & ( (!result[3]) # ((!result[2] & !result[1])) ) ) # ( !result[0] & ( (result[2] & (!result[1] & !result[3])) ) )

	.dataa(!result[2]),
	.datab(gnd),
	.datac(!result[1]),
	.datad(!result[3]),
	.datae(gnd),
	.dataf(!result[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h0|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h0|Mux2~0 .extended_lut = "off";
defparam \h0|Mux2~0 .lut_mask = 64'h50005000FFA0FFA0;
defparam \h0|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y7_N6
cyclonev_lcell_comb \h0|Mux1~0 (
// Equation(s):
// \h0|Mux1~0_combout  = ( result[0] & ( !result[3] $ (((!result[1] & result[2]))) ) ) # ( !result[0] & ( (result[1] & (!result[2] & !result[3])) ) )

	.dataa(gnd),
	.datab(!result[1]),
	.datac(!result[2]),
	.datad(!result[3]),
	.datae(gnd),
	.dataf(!result[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h0|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h0|Mux1~0 .extended_lut = "off";
defparam \h0|Mux1~0 .lut_mask = 64'h30003000F30CF30C;
defparam \h0|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y7_N24
cyclonev_lcell_comb \h0|Mux0~0 (
// Equation(s):
// \h0|Mux0~0_combout  = ( result[2] & ( (!result[1] & ((!result[3]) # (result[0]))) # (result[1] & ((!result[0]) # (result[3]))) ) ) # ( !result[2] & ( (result[3]) # (result[1]) ) )

	.dataa(gnd),
	.datab(!result[1]),
	.datac(!result[3]),
	.datad(!result[0]),
	.datae(gnd),
	.dataf(!result[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h0|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h0|Mux0~0 .extended_lut = "off";
defparam \h0|Mux0~0 .lut_mask = 64'h3F3F3F3FF3CFF3CF;
defparam \h0|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y7_N39
cyclonev_lcell_comb \ADC|sar|final_val|outp[5] (
// Equation(s):
// \ADC|sar|final_val|outp [5] = ( \ADC|sar|data_reg|outp [5] & ( (\KEY_N[1]~input_o  & ((\ADC|sar|final_val|outp [5]) # (\ADC|control_unit|curr_state.UPDATE~q ))) ) ) # ( !\ADC|sar|data_reg|outp [5] & ( (\KEY_N[1]~input_o  & 
// (!\ADC|control_unit|curr_state.UPDATE~q  & \ADC|sar|final_val|outp [5])) ) )

	.dataa(!\KEY_N[1]~input_o ),
	.datab(!\ADC|control_unit|curr_state.UPDATE~q ),
	.datac(!\ADC|sar|final_val|outp [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ADC|sar|data_reg|outp [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC|sar|final_val|outp [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC|sar|final_val|outp[5] .extended_lut = "off";
defparam \ADC|sar|final_val|outp[5] .lut_mask = 64'h0404040415151515;
defparam \ADC|sar|final_val|outp[5] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y7_N50
dffeas \result[5] (
	.clk(\ADC|control_unit|done~combout ),
	.d(gnd),
	.asdata(\ADC|sar|final_val|outp [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result[5]),
	.prn(vcc));
// synopsys translate_off
defparam \result[5] .is_wysiwyg = "true";
defparam \result[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y7_N54
cyclonev_lcell_comb \ADC|sar|final_val|outp[7] (
// Equation(s):
// \ADC|sar|final_val|outp [7] = ( \ADC|sar|data_reg|outp [7] & ( (\KEY_N[1]~input_o  & ((\ADC|sar|final_val|outp [7]) # (\ADC|control_unit|curr_state.UPDATE~q ))) ) ) # ( !\ADC|sar|data_reg|outp [7] & ( (\KEY_N[1]~input_o  & 
// (!\ADC|control_unit|curr_state.UPDATE~q  & \ADC|sar|final_val|outp [7])) ) )

	.dataa(!\KEY_N[1]~input_o ),
	.datab(!\ADC|control_unit|curr_state.UPDATE~q ),
	.datac(!\ADC|sar|final_val|outp [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ADC|sar|data_reg|outp [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC|sar|final_val|outp [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC|sar|final_val|outp[7] .extended_lut = "off";
defparam \ADC|sar|final_val|outp[7] .lut_mask = 64'h0404040415151515;
defparam \ADC|sar|final_val|outp[7] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y7_N41
dffeas \result[7] (
	.clk(\ADC|control_unit|done~combout ),
	.d(gnd),
	.asdata(\ADC|sar|final_val|outp [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result[7]),
	.prn(vcc));
// synopsys translate_off
defparam \result[7] .is_wysiwyg = "true";
defparam \result[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y7_N51
cyclonev_lcell_comb \ADC|sar|final_val|outp[4] (
// Equation(s):
// \ADC|sar|final_val|outp [4] = ( \ADC|sar|data_reg|outp [4] & ( (\KEY_N[1]~input_o  & ((\ADC|sar|final_val|outp [4]) # (\ADC|control_unit|curr_state.UPDATE~q ))) ) ) # ( !\ADC|sar|data_reg|outp [4] & ( (\KEY_N[1]~input_o  & 
// (!\ADC|control_unit|curr_state.UPDATE~q  & \ADC|sar|final_val|outp [4])) ) )

	.dataa(!\KEY_N[1]~input_o ),
	.datab(!\ADC|control_unit|curr_state.UPDATE~q ),
	.datac(!\ADC|sar|final_val|outp [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ADC|sar|data_reg|outp [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC|sar|final_val|outp [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC|sar|final_val|outp[4] .extended_lut = "off";
defparam \ADC|sar|final_val|outp[4] .lut_mask = 64'h0404040415151515;
defparam \ADC|sar|final_val|outp[4] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y7_N38
dffeas \result[4] (
	.clk(\ADC|control_unit|done~combout ),
	.d(gnd),
	.asdata(\ADC|sar|final_val|outp [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result[4]),
	.prn(vcc));
// synopsys translate_off
defparam \result[4] .is_wysiwyg = "true";
defparam \result[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y7_N57
cyclonev_lcell_comb \ADC|sar|final_val|outp[6] (
// Equation(s):
// \ADC|sar|final_val|outp [6] = ( \ADC|sar|data_reg|outp [6] & ( (\KEY_N[1]~input_o  & ((\ADC|sar|final_val|outp [6]) # (\ADC|control_unit|curr_state.UPDATE~q ))) ) ) # ( !\ADC|sar|data_reg|outp [6] & ( (\KEY_N[1]~input_o  & 
// (!\ADC|control_unit|curr_state.UPDATE~q  & \ADC|sar|final_val|outp [6])) ) )

	.dataa(!\KEY_N[1]~input_o ),
	.datab(!\ADC|control_unit|curr_state.UPDATE~q ),
	.datac(!\ADC|sar|final_val|outp [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ADC|sar|data_reg|outp [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC|sar|final_val|outp [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC|sar|final_val|outp[6] .extended_lut = "off";
defparam \ADC|sar|final_val|outp[6] .lut_mask = 64'h0404040415151515;
defparam \ADC|sar|final_val|outp[6] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y7_N56
dffeas \result[6] (
	.clk(\ADC|control_unit|done~combout ),
	.d(gnd),
	.asdata(\ADC|sar|final_val|outp [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result[6]),
	.prn(vcc));
// synopsys translate_off
defparam \result[6] .is_wysiwyg = "true";
defparam \result[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y8_N48
cyclonev_lcell_comb \h1|Mux6~0 (
// Equation(s):
// \h1|Mux6~0_combout  = ( result[4] & ( result[6] & ( (!result[5] & result[7]) ) ) ) # ( !result[4] & ( result[6] & ( (!result[5] & !result[7]) ) ) ) # ( result[4] & ( !result[6] & ( !result[5] $ (result[7]) ) ) )

	.dataa(gnd),
	.datab(!result[5]),
	.datac(!result[7]),
	.datad(gnd),
	.datae(!result[4]),
	.dataf(!result[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h1|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h1|Mux6~0 .extended_lut = "off";
defparam \h1|Mux6~0 .lut_mask = 64'h0000C3C3C0C00C0C;
defparam \h1|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y8_N57
cyclonev_lcell_comb \h1|Mux5~0 (
// Equation(s):
// \h1|Mux5~0_combout  = ( result[6] & ( (!result[7] & (!result[5] $ (!result[4]))) # (result[7] & ((!result[4]) # (result[5]))) ) ) # ( !result[6] & ( (result[7] & (result[5] & result[4])) ) )

	.dataa(!result[7]),
	.datab(gnd),
	.datac(!result[5]),
	.datad(!result[4]),
	.datae(gnd),
	.dataf(!result[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h1|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h1|Mux5~0 .extended_lut = "off";
defparam \h1|Mux5~0 .lut_mask = 64'h000500055FA55FA5;
defparam \h1|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y8_N30
cyclonev_lcell_comb \h1|Mux4~0 (
// Equation(s):
// \h1|Mux4~0_combout  = ( result[4] & ( result[6] & ( (result[5] & result[7]) ) ) ) # ( !result[4] & ( result[6] & ( result[7] ) ) ) # ( !result[4] & ( !result[6] & ( (result[5] & !result[7]) ) ) )

	.dataa(gnd),
	.datab(!result[5]),
	.datac(!result[7]),
	.datad(gnd),
	.datae(!result[4]),
	.dataf(!result[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h1|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h1|Mux4~0 .extended_lut = "off";
defparam \h1|Mux4~0 .lut_mask = 64'h303000000F0F0303;
defparam \h1|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y7_N9
cyclonev_lcell_comb \h1|Mux3~0 (
// Equation(s):
// \h1|Mux3~0_combout  = ( result[4] & ( (!result[5] & (!result[6] & !result[7])) # (result[5] & (result[6])) ) ) # ( !result[4] & ( (!result[5] & (result[6] & !result[7])) # (result[5] & (!result[6] & result[7])) ) )

	.dataa(!result[5]),
	.datab(gnd),
	.datac(!result[6]),
	.datad(!result[7]),
	.datae(gnd),
	.dataf(!result[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h1|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h1|Mux3~0 .extended_lut = "off";
defparam \h1|Mux3~0 .lut_mask = 64'h0A500A50A505A505;
defparam \h1|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y8_N36
cyclonev_lcell_comb \h1|Mux2~0 (
// Equation(s):
// \h1|Mux2~0_combout  = ( result[4] & ( result[6] & ( !result[7] ) ) ) # ( !result[4] & ( result[6] & ( (!result[5] & !result[7]) ) ) ) # ( result[4] & ( !result[6] & ( (!result[5]) # (!result[7]) ) ) )

	.dataa(gnd),
	.datab(!result[5]),
	.datac(!result[7]),
	.datad(gnd),
	.datae(!result[4]),
	.dataf(!result[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h1|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h1|Mux2~0 .extended_lut = "off";
defparam \h1|Mux2~0 .lut_mask = 64'h0000FCFCC0C0F0F0;
defparam \h1|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y7_N30
cyclonev_lcell_comb \h1|Mux1~0 (
// Equation(s):
// \h1|Mux1~0_combout  = ( result[4] & ( !result[7] $ (((result[6] & !result[5]))) ) ) # ( !result[4] & ( (!result[6] & (!result[7] & result[5])) ) )

	.dataa(gnd),
	.datab(!result[6]),
	.datac(!result[7]),
	.datad(!result[5]),
	.datae(gnd),
	.dataf(!result[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h1|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h1|Mux1~0 .extended_lut = "off";
defparam \h1|Mux1~0 .lut_mask = 64'h00C000C0C3F0C3F0;
defparam \h1|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y8_N42
cyclonev_lcell_comb \h1|Mux0~0 (
// Equation(s):
// \h1|Mux0~0_combout  = ( result[5] & ( ((!result[6]) # (!result[4])) # (result[7]) ) ) # ( !result[5] & ( (!result[7] & (result[6])) # (result[7] & ((!result[6]) # (result[4]))) ) )

	.dataa(!result[7]),
	.datab(!result[6]),
	.datac(!result[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!result[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h1|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h1|Mux0~0 .extended_lut = "off";
defparam \h1|Mux0~0 .lut_mask = 64'h67676767FDFDFDFD;
defparam \h1|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY_N[2]~input (
	.i(KEY_N[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY_N[2]~input_o ));
// synopsys translate_off
defparam \KEY_N[2]~input .bus_hold = "false";
defparam \KEY_N[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY_N[3]~input (
	.i(KEY_N[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY_N[3]~input_o ));
// synopsys translate_off
defparam \KEY_N[3]~input .bus_hold = "false";
defparam \KEY_N[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N1
cyclonev_io_ibuf \GPIO_0[1]~input (
	.i(GPIO_0[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[1]~input_o ));
// synopsys translate_off
defparam \GPIO_0[1]~input .bus_hold = "false";
defparam \GPIO_0[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N18
cyclonev_io_ibuf \GPIO_0[2]~input (
	.i(GPIO_0[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[2]~input_o ));
// synopsys translate_off
defparam \GPIO_0[2]~input .bus_hold = "false";
defparam \GPIO_0[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N1
cyclonev_io_ibuf \GPIO_0[3]~input (
	.i(GPIO_0[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[3]~input_o ));
// synopsys translate_off
defparam \GPIO_0[3]~input .bus_hold = "false";
defparam \GPIO_0[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N52
cyclonev_io_ibuf \GPIO_0[4]~input (
	.i(GPIO_0[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[4]~input_o ));
// synopsys translate_off
defparam \GPIO_0[4]~input .bus_hold = "false";
defparam \GPIO_0[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N58
cyclonev_io_ibuf \GPIO_0[5]~input (
	.i(GPIO_0[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[5]~input_o ));
// synopsys translate_off
defparam \GPIO_0[5]~input .bus_hold = "false";
defparam \GPIO_0[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N52
cyclonev_io_ibuf \GPIO_0[6]~input (
	.i(GPIO_0[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[6]~input_o ));
// synopsys translate_off
defparam \GPIO_0[6]~input .bus_hold = "false";
defparam \GPIO_0[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N35
cyclonev_io_ibuf \GPIO_0[7]~input (
	.i(GPIO_0[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[7]~input_o ));
// synopsys translate_off
defparam \GPIO_0[7]~input .bus_hold = "false";
defparam \GPIO_0[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N41
cyclonev_io_ibuf \GPIO_0[8]~input (
	.i(GPIO_0[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[8]~input_o ));
// synopsys translate_off
defparam \GPIO_0[8]~input .bus_hold = "false";
defparam \GPIO_0[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N35
cyclonev_io_ibuf \GPIO_0[9]~input (
	.i(GPIO_0[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[9]~input_o ));
// synopsys translate_off
defparam \GPIO_0[9]~input .bus_hold = "false";
defparam \GPIO_0[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N52
cyclonev_io_ibuf \GPIO_0[10]~input (
	.i(GPIO_0[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[10]~input_o ));
// synopsys translate_off
defparam \GPIO_0[10]~input .bus_hold = "false";
defparam \GPIO_0[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N35
cyclonev_io_ibuf \GPIO_0[11]~input (
	.i(GPIO_0[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[11]~input_o ));
// synopsys translate_off
defparam \GPIO_0[11]~input .bus_hold = "false";
defparam \GPIO_0[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N75
cyclonev_io_ibuf \GPIO_0[12]~input (
	.i(GPIO_0[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[12]~input_o ));
// synopsys translate_off
defparam \GPIO_0[12]~input .bus_hold = "false";
defparam \GPIO_0[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N35
cyclonev_io_ibuf \GPIO_0[13]~input (
	.i(GPIO_0[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[13]~input_o ));
// synopsys translate_off
defparam \GPIO_0[13]~input .bus_hold = "false";
defparam \GPIO_0[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N52
cyclonev_io_ibuf \GPIO_0[14]~input (
	.i(GPIO_0[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[14]~input_o ));
// synopsys translate_off
defparam \GPIO_0[14]~input .bus_hold = "false";
defparam \GPIO_0[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N92
cyclonev_io_ibuf \GPIO_0[15]~input (
	.i(GPIO_0[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[15]~input_o ));
// synopsys translate_off
defparam \GPIO_0[15]~input .bus_hold = "false";
defparam \GPIO_0[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N18
cyclonev_io_ibuf \GPIO_0[16]~input (
	.i(GPIO_0[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[16]~input_o ));
// synopsys translate_off
defparam \GPIO_0[16]~input .bus_hold = "false";
defparam \GPIO_0[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N18
cyclonev_io_ibuf \GPIO_0[17]~input (
	.i(GPIO_0[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[17]~input_o ));
// synopsys translate_off
defparam \GPIO_0[17]~input .bus_hold = "false";
defparam \GPIO_0[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N41
cyclonev_io_ibuf \GPIO_0[18]~input (
	.i(GPIO_0[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[18]~input_o ));
// synopsys translate_off
defparam \GPIO_0[18]~input .bus_hold = "false";
defparam \GPIO_0[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N1
cyclonev_io_ibuf \GPIO_0[19]~input (
	.i(GPIO_0[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[19]~input_o ));
// synopsys translate_off
defparam \GPIO_0[19]~input .bus_hold = "false";
defparam \GPIO_0[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N92
cyclonev_io_ibuf \GPIO_0[20]~input (
	.i(GPIO_0[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[20]~input_o ));
// synopsys translate_off
defparam \GPIO_0[20]~input .bus_hold = "false";
defparam \GPIO_0[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N35
cyclonev_io_ibuf \GPIO_0[21]~input (
	.i(GPIO_0[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[21]~input_o ));
// synopsys translate_off
defparam \GPIO_0[21]~input .bus_hold = "false";
defparam \GPIO_0[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N18
cyclonev_io_ibuf \GPIO_0[22]~input (
	.i(GPIO_0[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[22]~input_o ));
// synopsys translate_off
defparam \GPIO_0[22]~input .bus_hold = "false";
defparam \GPIO_0[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N35
cyclonev_io_ibuf \GPIO_0[23]~input (
	.i(GPIO_0[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[23]~input_o ));
// synopsys translate_off
defparam \GPIO_0[23]~input .bus_hold = "false";
defparam \GPIO_0[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N18
cyclonev_io_ibuf \GPIO_0[24]~input (
	.i(GPIO_0[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[24]~input_o ));
// synopsys translate_off
defparam \GPIO_0[24]~input .bus_hold = "false";
defparam \GPIO_0[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N41
cyclonev_io_ibuf \GPIO_0[25]~input (
	.i(GPIO_0[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[25]~input_o ));
// synopsys translate_off
defparam \GPIO_0[25]~input .bus_hold = "false";
defparam \GPIO_0[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N41
cyclonev_io_ibuf \GPIO_0[26]~input (
	.i(GPIO_0[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[26]~input_o ));
// synopsys translate_off
defparam \GPIO_0[26]~input .bus_hold = "false";
defparam \GPIO_0[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N58
cyclonev_io_ibuf \GPIO_0[27]~input (
	.i(GPIO_0[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[27]~input_o ));
// synopsys translate_off
defparam \GPIO_0[27]~input .bus_hold = "false";
defparam \GPIO_0[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N18
cyclonev_io_ibuf \GPIO_1[0]~input (
	.i(GPIO_1[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[0]~input_o ));
// synopsys translate_off
defparam \GPIO_1[0]~input .bus_hold = "false";
defparam \GPIO_1[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N2
cyclonev_io_ibuf \GPIO_1[1]~input (
	.i(GPIO_1[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[1]~input_o ));
// synopsys translate_off
defparam \GPIO_1[1]~input .bus_hold = "false";
defparam \GPIO_1[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N19
cyclonev_io_ibuf \GPIO_1[2]~input (
	.i(GPIO_1[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[2]~input_o ));
// synopsys translate_off
defparam \GPIO_1[2]~input .bus_hold = "false";
defparam \GPIO_1[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N18
cyclonev_io_ibuf \GPIO_1[3]~input (
	.i(GPIO_1[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[3]~input_o ));
// synopsys translate_off
defparam \GPIO_1[3]~input .bus_hold = "false";
defparam \GPIO_1[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N36
cyclonev_io_ibuf \GPIO_1[4]~input (
	.i(GPIO_1[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[4]~input_o ));
// synopsys translate_off
defparam \GPIO_1[4]~input .bus_hold = "false";
defparam \GPIO_1[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y0_N18
cyclonev_io_ibuf \GPIO_1[5]~input (
	.i(GPIO_1[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[5]~input_o ));
// synopsys translate_off
defparam \GPIO_1[5]~input .bus_hold = "false";
defparam \GPIO_1[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N53
cyclonev_io_ibuf \GPIO_1[6]~input (
	.i(GPIO_1[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[6]~input_o ));
// synopsys translate_off
defparam \GPIO_1[6]~input .bus_hold = "false";
defparam \GPIO_1[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N35
cyclonev_io_ibuf \GPIO_1[7]~input (
	.i(GPIO_1[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[7]~input_o ));
// synopsys translate_off
defparam \GPIO_1[7]~input .bus_hold = "false";
defparam \GPIO_1[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N52
cyclonev_io_ibuf \GPIO_1[8]~input (
	.i(GPIO_1[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[8]~input_o ));
// synopsys translate_off
defparam \GPIO_1[8]~input .bus_hold = "false";
defparam \GPIO_1[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y0_N35
cyclonev_io_ibuf \GPIO_1[9]~input (
	.i(GPIO_1[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[9]~input_o ));
// synopsys translate_off
defparam \GPIO_1[9]~input .bus_hold = "false";
defparam \GPIO_1[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X84_Y0_N35
cyclonev_io_ibuf \GPIO_1[10]~input (
	.i(GPIO_1[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[10]~input_o ));
// synopsys translate_off
defparam \GPIO_1[10]~input .bus_hold = "false";
defparam \GPIO_1[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N52
cyclonev_io_ibuf \GPIO_1[11]~input (
	.i(GPIO_1[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[11]~input_o ));
// synopsys translate_off
defparam \GPIO_1[11]~input .bus_hold = "false";
defparam \GPIO_1[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X84_Y0_N52
cyclonev_io_ibuf \GPIO_1[12]~input (
	.i(GPIO_1[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[12]~input_o ));
// synopsys translate_off
defparam \GPIO_1[12]~input .bus_hold = "false";
defparam \GPIO_1[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X80_Y0_N35
cyclonev_io_ibuf \GPIO_1[13]~input (
	.i(GPIO_1[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[13]~input_o ));
// synopsys translate_off
defparam \GPIO_1[13]~input .bus_hold = "false";
defparam \GPIO_1[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N92
cyclonev_io_ibuf \GPIO_1[14]~input (
	.i(GPIO_1[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[14]~input_o ));
// synopsys translate_off
defparam \GPIO_1[14]~input .bus_hold = "false";
defparam \GPIO_1[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N75
cyclonev_io_ibuf \GPIO_1[15]~input (
	.i(GPIO_1[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[15]~input_o ));
// synopsys translate_off
defparam \GPIO_1[15]~input .bus_hold = "false";
defparam \GPIO_1[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X80_Y0_N52
cyclonev_io_ibuf \GPIO_1[16]~input (
	.i(GPIO_1[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[16]~input_o ));
// synopsys translate_off
defparam \GPIO_1[16]~input .bus_hold = "false";
defparam \GPIO_1[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N35
cyclonev_io_ibuf \GPIO_1[17]~input (
	.i(GPIO_1[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[17]~input_o ));
// synopsys translate_off
defparam \GPIO_1[17]~input .bus_hold = "false";
defparam \GPIO_1[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N52
cyclonev_io_ibuf \GPIO_1[18]~input (
	.i(GPIO_1[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[18]~input_o ));
// synopsys translate_off
defparam \GPIO_1[18]~input .bus_hold = "false";
defparam \GPIO_1[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y0_N52
cyclonev_io_ibuf \GPIO_1[19]~input (
	.i(GPIO_1[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[19]~input_o ));
// synopsys translate_off
defparam \GPIO_1[19]~input .bus_hold = "false";
defparam \GPIO_1[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N92
cyclonev_io_ibuf \GPIO_1[20]~input (
	.i(GPIO_1[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[20]~input_o ));
// synopsys translate_off
defparam \GPIO_1[20]~input .bus_hold = "false";
defparam \GPIO_1[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N75
cyclonev_io_ibuf \GPIO_1[21]~input (
	.i(GPIO_1[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[21]~input_o ));
// synopsys translate_off
defparam \GPIO_1[21]~input .bus_hold = "false";
defparam \GPIO_1[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N52
cyclonev_io_ibuf \GPIO_1[22]~input (
	.i(GPIO_1[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[22]~input_o ));
// synopsys translate_off
defparam \GPIO_1[22]~input .bus_hold = "false";
defparam \GPIO_1[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N35
cyclonev_io_ibuf \GPIO_1[23]~input (
	.i(GPIO_1[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[23]~input_o ));
// synopsys translate_off
defparam \GPIO_1[23]~input .bus_hold = "false";
defparam \GPIO_1[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N35
cyclonev_io_ibuf \GPIO_1[24]~input (
	.i(GPIO_1[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[24]~input_o ));
// synopsys translate_off
defparam \GPIO_1[24]~input .bus_hold = "false";
defparam \GPIO_1[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N35
cyclonev_io_ibuf \GPIO_1[25]~input (
	.i(GPIO_1[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[25]~input_o ));
// synopsys translate_off
defparam \GPIO_1[25]~input .bus_hold = "false";
defparam \GPIO_1[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N52
cyclonev_io_ibuf \GPIO_1[26]~input (
	.i(GPIO_1[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[26]~input_o ));
// synopsys translate_off
defparam \GPIO_1[26]~input .bus_hold = "false";
defparam \GPIO_1[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N52
cyclonev_io_ibuf \GPIO_1[27]~input (
	.i(GPIO_1[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[27]~input_o ));
// synopsys translate_off
defparam \GPIO_1[27]~input .bus_hold = "false";
defparam \GPIO_1[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N92
cyclonev_io_ibuf \GPIO_1[28]~input (
	.i(GPIO_1[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[28]~input_o ));
// synopsys translate_off
defparam \GPIO_1[28]~input .bus_hold = "false";
defparam \GPIO_1[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N75
cyclonev_io_ibuf \GPIO_1[29]~input (
	.i(GPIO_1[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[29]~input_o ));
// synopsys translate_off
defparam \GPIO_1[29]~input .bus_hold = "false";
defparam \GPIO_1[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N58
cyclonev_io_ibuf \GPIO_1[30]~input (
	.i(GPIO_1[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[30]~input_o ));
// synopsys translate_off
defparam \GPIO_1[30]~input .bus_hold = "false";
defparam \GPIO_1[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N41
cyclonev_io_ibuf \GPIO_1[31]~input (
	.i(GPIO_1[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[31]~input_o ));
// synopsys translate_off
defparam \GPIO_1[31]~input .bus_hold = "false";
defparam \GPIO_1[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y0_N1
cyclonev_io_ibuf \GPIO_1[32]~input (
	.i(GPIO_1[32]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[32]~input_o ));
// synopsys translate_off
defparam \GPIO_1[32]~input .bus_hold = "false";
defparam \GPIO_1[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N58
cyclonev_io_ibuf \GPIO_1[33]~input (
	.i(GPIO_1[33]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[33]~input_o ));
// synopsys translate_off
defparam \GPIO_1[33]~input .bus_hold = "false";
defparam \GPIO_1[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X84_Y0_N18
cyclonev_io_ibuf \GPIO_1[34]~input (
	.i(GPIO_1[34]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[34]~input_o ));
// synopsys translate_off
defparam \GPIO_1[34]~input .bus_hold = "false";
defparam \GPIO_1[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N1
cyclonev_io_ibuf \GPIO_0[28]~input (
	.i(GPIO_0[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[28]~input_o ));
// synopsys translate_off
defparam \GPIO_0[28]~input .bus_hold = "false";
defparam \GPIO_0[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N18
cyclonev_io_ibuf \GPIO_0[29]~input (
	.i(GPIO_0[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[29]~input_o ));
// synopsys translate_off
defparam \GPIO_0[29]~input .bus_hold = "false";
defparam \GPIO_0[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N1
cyclonev_io_ibuf \GPIO_0[30]~input (
	.i(GPIO_0[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[30]~input_o ));
// synopsys translate_off
defparam \GPIO_0[30]~input .bus_hold = "false";
defparam \GPIO_0[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N1
cyclonev_io_ibuf \GPIO_0[31]~input (
	.i(GPIO_0[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[31]~input_o ));
// synopsys translate_off
defparam \GPIO_0[31]~input .bus_hold = "false";
defparam \GPIO_0[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N58
cyclonev_io_ibuf \GPIO_0[32]~input (
	.i(GPIO_0[32]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[32]~input_o ));
// synopsys translate_off
defparam \GPIO_0[32]~input .bus_hold = "false";
defparam \GPIO_0[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N18
cyclonev_io_ibuf \GPIO_0[33]~input (
	.i(GPIO_0[33]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[33]~input_o ));
// synopsys translate_off
defparam \GPIO_0[33]~input .bus_hold = "false";
defparam \GPIO_0[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N75
cyclonev_io_ibuf \GPIO_0[34]~input (
	.i(GPIO_0[34]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[34]~input_o ));
// synopsys translate_off
defparam \GPIO_0[34]~input .bus_hold = "false";
defparam \GPIO_0[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N52
cyclonev_io_ibuf \GPIO_0[35]~input (
	.i(GPIO_0[35]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[35]~input_o ));
// synopsys translate_off
defparam \GPIO_0[35]~input .bus_hold = "false";
defparam \GPIO_0[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N1
cyclonev_io_ibuf \GPIO_1[35]~input (
	.i(GPIO_1[35]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[35]~input_o ));
// synopsys translate_off
defparam \GPIO_1[35]~input .bus_hold = "false";
defparam \GPIO_1[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X19_Y25_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
