

# ğŸ–¥ï¸ MIPS Processor Design using VHDL â€“ Full Project

**Course:** CESS3005 â€“ Computer Architecture
**University:** Ain Shams University â€“ Faculty of Engineering
**Department:** Computer Engineering and Software Systems


## ğŸ“Œ Project Overview

This project demonstrates the design and simulation of a simplified **MIPS processor** using **VHDL**, structured in **two phases**:

* âœ… **Phase I**: Building the Register File, ALU, and the Datapath for R-type instructions.
* âœ… **Phase II**: Extending the processor to support I-type (`lw`, `sw`, `beq`) and J-type (`j`) instructions, integrating memory modules and the control unit.

---



## ğŸ“ Directory Structure

```
/MIPS_Processor_VHDL_Project
â”‚
â”‚   â”œâ”€â”€ register_file.vhd
â”‚   â”œâ”€â”€ alu.vhd
â”‚   â”œâ”€â”€ control_unit.vhd
â”‚   â”œâ”€â”€ datapath.vhd
â”‚   â”œâ”€â”€ instruction_memory.vhd
â”‚   â”œâ”€â”€ data_memory.vhd
â”‚   â”œâ”€â”€ mips.vhd
â”‚   â””â”€â”€ top_level.vhd
â”‚

â”‚   â””â”€â”€ mips_testbench.vhd
â”‚

â”œâ”€â”€ 1_CESS3005_CSE112_Major_Task_students_Ver2.pdf
â””â”€â”€ README.md
```

---

## ğŸ“ Phase I Summary

### âœ… Implemented Components:

* **Register File**:

  * Simultaneous read from two registers, write to one
  * `RegisterFile` entity with full 32-register support
* **ALU**:

  * Supports `AND`, `OR`, `ADD`, `SUB`, `NOR`
  * Zero flag output
* **Datapath**:

  * Executes R-type instructions (`add`, `sub`, `and`, `or`, `nor`, `slt`)

### âœ… Deliverables:

* VHDL code for all modules
* Testbench verifying all supported R-type operations
* Simulation waveforms

---

## ğŸ§© Phase II Summary

### âœ… Extended Functionality:

* **Control Unit**: Generates control signals for full instruction set
* **Instruction & Data Memory**: Simulated with simple program
* **I-type Support**: `lw`, `sw`, `beq`
* **J-type Support**: `j`
* **Top-level `mips` module** integrates datapath + control + memory

### âœ… Test Case Program:

A sample program is loaded in memory to:

1. Load values into registers from memory
2. Perform arithmetic and logic operations
3. Store results back to memory
4. Branch and jump based on conditions

---

## ğŸ“„ Report Contents

Available in `docs/Final_Project_Report.pdf`, includes:

* ğŸ“˜ Project Description & Requirements
* ğŸ”§ Implementation Details (with schematics)
* ğŸ§  Design Decisions & Assumptions
* ğŸ“Š Simulation Screenshots
* ğŸ§ª Test Program & Sample Outputs
* ğŸ‘¥ Contribution Breakdown (who did what)

---

## ğŸ§ª Simulation Tools

* VHDL Simulated using **ModelSim** or **QuestaSim**
* Waveforms and behavioral outputs observed and verified


