

================================================================
== Vivado HLS Report for 'LinFil'
================================================================
* Date:           Mon Oct 22 19:11:42 2018

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        NTPG
* Solution:       solution2
* Product family: kintexu
* Target device:  xcku115-flvb2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.25|      5.33|        0.78|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    4|    4|    4|    4|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
* FSM state operations: 

 <State 1>: 2.05ns
ST_1: lincoeff_read (9)  [1/1] 0.00ns
._crit_edge_ifconv:0  %lincoeff_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %lincoeff)

ST_1: tmp_2 (13)  [1/1] 0.00ns  loc: TPG.cc:41
._crit_edge_ifconv:4  %tmp_2 = trunc i32 %lincoeff_read to i24

ST_1: tmp_4 (14)  [1/1] 0.00ns  loc: TPG.cc:41
._crit_edge_ifconv:5  %tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %lincoeff_read, i32 16, i32 23)

ST_1: icmp (15)  [1/1] 1.34ns  loc: TPG.cc:41
._crit_edge_ifconv:6  %icmp = icmp eq i8 %tmp_4, 0

ST_1: tmp_3 (16)  [1/1] 0.71ns  loc: TPG.cc:41
._crit_edge_ifconv:7  %tmp_3 = select i1 %icmp, i24 0, i24 %tmp_2

ST_1: base (17)  [1/1] 0.00ns  loc: TPG.cc:43
._crit_edge_ifconv:8  %base = trunc i24 %tmp_3 to i12

ST_1: shiftlin (19)  [1/1] 0.00ns  loc: TPG.cc:44
._crit_edge_ifconv:10  %shiftlin = call i4 @_ssdm_op_PartSelect.i4.i24.i32.i32(i24 %tmp_3, i32 12, i32 15)

ST_1: mult (20)  [1/1] 0.00ns  loc: TPG.cc:45
._crit_edge_ifconv:11  %mult = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %tmp_3, i32 16, i32 23)


 <State 2>: 5.09ns
ST_2: data_int_read (10)  [1/1] 0.00ns
._crit_edge_ifconv:1  %data_int_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_int)

ST_2: uncorrectedADC (11)  [1/1] 0.00ns  loc: TPG.cc:40
._crit_edge_ifconv:2  %uncorrectedADC = trunc i16 %data_int_read to i12

ST_2: uncorrectedADC_cast (12)  [1/1] 0.00ns  loc: TPG.cc:40
._crit_edge_ifconv:3  %uncorrectedADC_cast = zext i12 %uncorrectedADC to i13

ST_2: base_cast (18)  [1/1] 0.00ns  loc: TPG.cc:43
._crit_edge_ifconv:9  %base_cast = zext i12 %base to i13

ST_2: correctedADC (21)  [1/1] 0.00ns  loc: TPG.cc:46
._crit_edge_ifconv:12  %correctedADC = sub i13 %uncorrectedADC_cast, %base_cast

ST_2: tmp_cast (22)  [1/1] 0.00ns  loc: TPG.cc:48
._crit_edge_ifconv:13  %tmp_cast = sext i13 %correctedADC to i21

ST_2: tmp_1_cast (23)  [1/1] 0.00ns  loc: TPG.cc:48
._crit_edge_ifconv:14  %tmp_1_cast = zext i8 %mult to i21

ST_2: prod (24)  [1/1] 5.09ns  loc: TPG.cc:48
._crit_edge_ifconv:15  %prod = mul i21 %tmp_1_cast, %tmp_cast


 <State 3>: 5.09ns
ST_3: tmp_4_cast (25)  [1/1] 0.00ns  loc: TPG.cc:49
._crit_edge_ifconv:16  %tmp_4_cast = zext i4 %shiftlin to i5

ST_3: tmp_7 (26)  [1/1] 0.43ns  loc: TPG.cc:49
._crit_edge_ifconv:17  %tmp_7 = add i5 2, %tmp_4_cast

ST_3: tmp_7_cast (27)  [1/1] 0.00ns  loc: TPG.cc:49
._crit_edge_ifconv:18  %tmp_7_cast = zext i5 %tmp_7 to i21

ST_3: linearizerOutput (28)  [1/1] 2.00ns  loc: TPG.cc:49
._crit_edge_ifconv:19  %linearizerOutput = ashr i21 %prod, %tmp_7_cast

ST_3: m (29)  [1/1] 0.00ns  loc: TPG.cc:51
._crit_edge_ifconv:20  %m = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %r_3_shift_reg)

ST_3: r_2_shift_reg_read (31)  [1/1] 0.00ns
._crit_edge_ifconv:22  %r_2_shift_reg_read = call i21 @_ssdm_op_Read.ap_auto.i21P(i21* %r_2_shift_reg)

ST_3: extLd (32)  [1/1] 0.00ns
._crit_edge_ifconv:23  %extLd = sext i21 %r_2_shift_reg_read to i32

ST_3: StgValue_29 (33)  [1/1] 0.00ns  loc: TPG.cc:55
._crit_edge_ifconv:24  call void @_ssdm_op_Write.ap_auto.i32P(i32* %r_3_shift_reg, i32 %extLd)

ST_3: tmp_8 (45)  [1/1] 0.00ns  loc: TPG.cc:58
._crit_edge_ifconv:36  %tmp_8 = shl i32 %m, 5

ST_3: p_neg (46)  [1/1] 1.37ns  loc: TPG.cc:58
._crit_edge_ifconv:37  %p_neg = sub i32 0, %tmp_8

ST_3: tmp_9 (47)  [1/1] 0.00ns  loc: TPG.cc:58
._crit_edge_ifconv:38  %tmp_9 = shl i32 %m, 2

ST_3: pro (48)  [1/1] 1.37ns  loc: TPG.cc:58
._crit_edge_ifconv:39  %pro = sub i32 %p_neg, %tmp_9

ST_3: tmp_300 (49)  [1/1] 0.00ns  loc: TPG.cc:59
._crit_edge_ifconv:40  %tmp_300 = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %pro, i32 6, i32 31)

ST_3: pro_1 (51)  [1/1] 5.09ns  loc: TPG.cc:63
._crit_edge_ifconv:42  %pro_1 = mul i32 -35, %extLd

ST_3: tmp_16 (61)  [1/1] 0.00ns  loc: TPG.cc:49
._crit_edge_ifconv:52  %tmp_16 = trunc i21 %linearizerOutput to i19

ST_3: p_shl3 (62)  [1/1] 0.00ns  loc: TPG.cc:63
._crit_edge_ifconv:53  %p_shl3 = call i24 @_ssdm_op_BitConcatenate.i24.i19.i5(i19 %tmp_16, i5 0)

ST_3: p_shl3_cast (63)  [1/1] 0.00ns  loc: TPG.cc:63
._crit_edge_ifconv:54  %p_shl3_cast = sext i24 %p_shl3 to i25

ST_3: p_shl4 (64)  [1/1] 0.00ns  loc: TPG.cc:63
._crit_edge_ifconv:55  %p_shl4 = call i22 @_ssdm_op_BitConcatenate.i22.i19.i3(i19 %tmp_16, i3 0)

ST_3: p_shl4_cast (65)  [1/1] 0.00ns  loc: TPG.cc:63
._crit_edge_ifconv:56  %p_shl4_cast = sext i22 %p_shl4 to i25

ST_3: pro_1_3 (66)  [1/1] 1.48ns  loc: TPG.cc:63
._crit_edge_ifconv:57  %pro_1_3 = sub i25 %p_shl3_cast, %p_shl4_cast

ST_3: tmp_14 (67)  [1/1] 0.00ns  loc: TPG.cc:64
._crit_edge_ifconv:58  %tmp_14 = call i19 @_ssdm_op_PartSelect.i19.i25.i32.i32(i25 %pro_1_3, i32 6, i32 24)


 <State 4>: 5.33ns
ST_4: r_1_shift_reg_read (36)  [1/1] 0.00ns
._crit_edge_ifconv:27  %r_1_shift_reg_read = call i21 @_ssdm_op_Read.ap_auto.i21P(i21* %r_1_shift_reg)

ST_4: StgValue_44 (37)  [1/1] 0.00ns  loc: TPG.cc:55
._crit_edge_ifconv:28  call void @_ssdm_op_Write.ap_auto.i21P(i21* %r_2_shift_reg, i21 %r_1_shift_reg_read)

ST_4: r_0_shift_reg_read (40)  [1/1] 0.00ns
._crit_edge_ifconv:31  %r_0_shift_reg_read = call i21 @_ssdm_op_Read.ap_auto.i21P(i21* %r_0_shift_reg)

ST_4: extLd_cast (41)  [1/1] 0.00ns  loc: TPG.cc:55
._crit_edge_ifconv:32  %extLd_cast = sext i21 %r_0_shift_reg_read to i27

ST_4: StgValue_47 (42)  [1/1] 0.00ns  loc: TPG.cc:55
._crit_edge_ifconv:33  call void @_ssdm_op_Write.ap_auto.i21P(i21* %r_1_shift_reg, i21 %r_0_shift_reg_read)

ST_4: StgValue_48 (44)  [1/1] 0.00ns  loc: TPG.cc:57
._crit_edge_ifconv:35  call void @_ssdm_op_Write.ap_auto.i21P(i21* %r_0_shift_reg, i21 %linearizerOutput)

ST_4: mul_4_cast (50)  [1/1] 0.00ns  loc: TPG.cc:59
._crit_edge_ifconv:41  %mul_4_cast = sext i26 %tmp_300 to i28

ST_4: tmp_301 (52)  [1/1] 0.00ns  loc: TPG.cc:64
._crit_edge_ifconv:43  %tmp_301 = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %pro_1, i32 6, i32 31)

ST_4: mul_cast (53)  [1/1] 0.00ns  loc: TPG.cc:64
._crit_edge_ifconv:44  %mul_cast = sext i26 %tmp_301 to i27

ST_4: tmp_10 (54)  [1/1] 0.00ns  loc: TPG.cc:64
._crit_edge_ifconv:45  %tmp_10 = call i19 @_ssdm_op_PartSelect.i19.i21.i32.i32(i21 %r_1_shift_reg_read, i32 2, i32 20)

ST_4: mul_1_cast (55)  [1/1] 0.00ns  loc: TPG.cc:63
._crit_edge_ifconv:46  %mul_1_cast = sext i19 %tmp_10 to i27

ST_4: tmp_5 (56)  [1/1] 0.00ns
._crit_edge_ifconv:47  %tmp_5 = call i26 @_ssdm_op_BitConcatenate.i26.i21.i5(i21 %r_0_shift_reg_read, i5 0)

ST_4: p_shl2_cast (57)  [1/1] 0.00ns  loc: TPG.cc:63
._crit_edge_ifconv:48  %p_shl2_cast = sext i26 %tmp_5 to i27

ST_4: pro_1_2 (58)  [1/1] 1.54ns  loc: TPG.cc:63
._crit_edge_ifconv:49  %pro_1_2 = sub i27 %p_shl2_cast, %extLd_cast

ST_4: tmp_13 (59)  [1/1] 0.00ns  loc: TPG.cc:64
._crit_edge_ifconv:50  %tmp_13 = call i21 @_ssdm_op_PartSelect.i21.i27.i32.i32(i27 %pro_1_2, i32 6, i32 26)

ST_4: mul_cast_36 (60)  [1/1] 0.00ns  loc: TPG.cc:63
._crit_edge_ifconv:51  %mul_cast_36 = sext i21 %tmp_13 to i27

ST_4: mul_3_cast (68)  [1/1] 0.00ns  loc: TPG.cc:65
._crit_edge_ifconv:59  %mul_3_cast = sext i19 %tmp_14 to i27

ST_4: tmp4 (69)  [1/1] 1.48ns  loc: TPG.cc:65
._crit_edge_ifconv:60  %tmp4 = add i27 %mul_cast_36, %mul_1_cast

ST_4: tmp4_cast (70)  [1/1] 0.00ns  loc: TPG.cc:65
._crit_edge_ifconv:61  %tmp4_cast = sext i27 %tmp4 to i29

ST_4: tmp6 (71)  [1/1] 1.54ns  loc: TPG.cc:65
._crit_edge_ifconv:62  %tmp6 = add i27 %mul_3_cast, %mul_cast

ST_4: tmp6_cast (72)  [1/1] 0.00ns  loc: TPG.cc:65
._crit_edge_ifconv:63  %tmp6_cast = sext i27 %tmp6 to i28

ST_4: tmp5 (73)  [1/1] 1.54ns  loc: TPG.cc:65
._crit_edge_ifconv:64  %tmp5 = add i28 %mul_4_cast, %tmp6_cast

ST_4: tmp5_cast (74)  [1/1] 0.00ns  loc: TPG.cc:65
._crit_edge_ifconv:65  %tmp5_cast = sext i28 %tmp5 to i29

ST_4: tmp_15 (75)  [1/1] 0.00ns  loc: TPG.cc:65
._crit_edge_ifconv:66  %tmp_15 = sext i27 %tmp4 to i28

ST_4: acc_1_3 (76)  [1/1] 1.54ns  loc: TPG.cc:65
._crit_edge_ifconv:67  %acc_1_3 = add i29 %tmp4_cast, %tmp5_cast

ST_4: acc_1_3_cast (77)  [1/1] 1.54ns  loc: TPG.cc:65
._crit_edge_ifconv:68  %acc_1_3_cast = add i28 %tmp5, %tmp_15

ST_4: tmp_17 (78)  [1/1] 0.00ns  loc: TPG.cc:68
._crit_edge_ifconv:69  %tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %acc_1_3, i32 28)

ST_4: p_acc (79)  [1/1] 0.71ns  loc: TPG.cc:68
._crit_edge_ifconv:70  %p_acc = select i1 %tmp_17, i28 0, i28 %acc_1_3_cast

ST_4: tmp_18 (80)  [1/1] 0.00ns  loc: TPG.cc:68
._crit_edge_ifconv:71  %tmp_18 = trunc i28 %p_acc to i18

ST_4: tmp_19 (81)  [1/1] 0.00ns  loc: TPG.cc:69
._crit_edge_ifconv:72  %tmp_19 = call i10 @_ssdm_op_PartSelect.i10.i28.i32.i32(i28 %p_acc, i32 18, i32 27)


 <State 5>: 4.03ns
ST_5: tmp (30)  [1/1] 0.00ns  loc: TPG.cc:52
._crit_edge_ifconv:21  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

ST_5: empty (34)  [1/1] 0.00ns  loc: TPG.cc:56
._crit_edge_ifconv:25  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp)

ST_5: tmp_s (35)  [1/1] 0.00ns  loc: TPG.cc:52
._crit_edge_ifconv:26  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

ST_5: empty_34 (38)  [1/1] 0.00ns  loc: TPG.cc:56
._crit_edge_ifconv:29  %empty_34 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_s)

ST_5: tmp_299 (39)  [1/1] 0.00ns  loc: TPG.cc:52
._crit_edge_ifconv:30  %tmp_299 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

ST_5: empty_35 (43)  [1/1] 0.00ns  loc: TPG.cc:56
._crit_edge_ifconv:34  %empty_35 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_299)

ST_5: icmp6 (82)  [1/1] 1.32ns  loc: TPG.cc:69
._crit_edge_ifconv:73  %icmp6 = icmp ne i10 %tmp_19, 0

ST_5: o_filOut (83)  [1/1] 0.71ns  loc: TPG.cc:69
._crit_edge_ifconv:74  %o_filOut = select i1 %icmp6, i18 -1, i18 %tmp_18

ST_5: o_filOut_cast (84)  [1/1] 0.00ns  loc: TPG.cc:69
._crit_edge_ifconv:75  %o_filOut_cast = zext i18 %o_filOut to i32

ST_5: r_0_peak_reg_read (85)  [1/1] 0.00ns
._crit_edge_ifconv:76  %r_0_peak_reg_read = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %r_0_peak_reg)

ST_5: tmp_11 (86)  [1/1] 1.29ns  loc: TPG.cc:72
._crit_edge_ifconv:77  %tmp_11 = icmp ugt i18 %r_0_peak_reg_read, %o_filOut

ST_5: r_1_peak_reg_read (87)  [1/1] 0.00ns
._crit_edge_ifconv:78  %r_1_peak_reg_read = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %r_1_peak_reg)

ST_5: tmp_12 (88)  [1/1] 1.29ns  loc: TPG.cc:72
._crit_edge_ifconv:79  %tmp_12 = icmp ugt i18 %r_0_peak_reg_read, %r_1_peak_reg_read

ST_5: agg_result_peakOut_w (89)  [1/1] 0.71ns  loc: TPG.cc:72
._crit_edge_ifconv:80  %agg_result_peakOut_w = and i1 %tmp_11, %tmp_12

ST_5: tmp_302 (90)  [1/1] 0.00ns  loc: TPG.cc:75
._crit_edge_ifconv:81  %tmp_302 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)

ST_5: StgValue_88 (91)  [1/1] 0.00ns  loc: TPG.cc:78
._crit_edge_ifconv:82  call void @_ssdm_op_Write.ap_auto.i18P(i18* %r_1_peak_reg, i18 %r_0_peak_reg_read)

ST_5: empty_37 (92)  [1/1] 0.00ns  loc: TPG.cc:79
._crit_edge_ifconv:83  %empty_37 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_302)

ST_5: StgValue_90 (93)  [1/1] 0.00ns  loc: TPG.cc:80
._crit_edge_ifconv:84  call void @_ssdm_op_Write.ap_auto.i18P(i18* %r_0_peak_reg, i18 %o_filOut)

ST_5: mrv (94)  [1/1] 0.00ns  loc: TPG.cc:81
._crit_edge_ifconv:85  %mrv = insertvalue { i32, i1 } undef, i32 %o_filOut_cast, 0

ST_5: mrv_1 (95)  [1/1] 0.00ns  loc: TPG.cc:81
._crit_edge_ifconv:86  %mrv_1 = insertvalue { i32, i1 } %mrv, i1 %agg_result_peakOut_w, 1

ST_5: StgValue_93 (96)  [1/1] 0.00ns  loc: TPG.cc:81
._crit_edge_ifconv:87  ret { i32, i1 } %mrv_1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_int]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lincoeff]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r_0_shift_reg]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ r_1_shift_reg]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ r_2_shift_reg]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ r_3_shift_reg]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ r_0_peak_reg]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ r_1_peak_reg]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
lincoeff_read        (read           ) [ 000000]
tmp_2                (trunc          ) [ 000000]
tmp_4                (partselect     ) [ 000000]
icmp                 (icmp           ) [ 000000]
tmp_3                (select         ) [ 000000]
base                 (trunc          ) [ 001000]
shiftlin             (partselect     ) [ 001100]
mult                 (partselect     ) [ 001000]
data_int_read        (read           ) [ 000000]
uncorrectedADC       (trunc          ) [ 000000]
uncorrectedADC_cast  (zext           ) [ 000000]
base_cast            (zext           ) [ 000000]
correctedADC         (sub            ) [ 000000]
tmp_cast             (sext           ) [ 000000]
tmp_1_cast           (zext           ) [ 000000]
prod                 (mul            ) [ 000100]
tmp_4_cast           (zext           ) [ 000000]
tmp_7                (add            ) [ 000000]
tmp_7_cast           (zext           ) [ 000000]
linearizerOutput     (ashr           ) [ 000010]
m                    (read           ) [ 000000]
r_2_shift_reg_read   (read           ) [ 000000]
extLd                (sext           ) [ 000000]
StgValue_29          (write          ) [ 000000]
tmp_8                (shl            ) [ 000000]
p_neg                (sub            ) [ 000000]
tmp_9                (shl            ) [ 000000]
pro                  (sub            ) [ 000000]
tmp_300              (partselect     ) [ 000010]
pro_1                (mul            ) [ 000010]
tmp_16               (trunc          ) [ 000000]
p_shl3               (bitconcatenate ) [ 000000]
p_shl3_cast          (sext           ) [ 000000]
p_shl4               (bitconcatenate ) [ 000000]
p_shl4_cast          (sext           ) [ 000000]
pro_1_3              (sub            ) [ 000000]
tmp_14               (partselect     ) [ 000010]
r_1_shift_reg_read   (read           ) [ 000000]
StgValue_44          (write          ) [ 000000]
r_0_shift_reg_read   (read           ) [ 000000]
extLd_cast           (sext           ) [ 000000]
StgValue_47          (write          ) [ 000000]
StgValue_48          (write          ) [ 000000]
mul_4_cast           (sext           ) [ 000000]
tmp_301              (partselect     ) [ 000000]
mul_cast             (sext           ) [ 000000]
tmp_10               (partselect     ) [ 000000]
mul_1_cast           (sext           ) [ 000000]
tmp_5                (bitconcatenate ) [ 000000]
p_shl2_cast          (sext           ) [ 000000]
pro_1_2              (sub            ) [ 000000]
tmp_13               (partselect     ) [ 000000]
mul_cast_36          (sext           ) [ 000000]
mul_3_cast           (sext           ) [ 000000]
tmp4                 (add            ) [ 000000]
tmp4_cast            (sext           ) [ 000000]
tmp6                 (add            ) [ 000000]
tmp6_cast            (sext           ) [ 000000]
tmp5                 (add            ) [ 000000]
tmp5_cast            (sext           ) [ 000000]
tmp_15               (sext           ) [ 000000]
acc_1_3              (add            ) [ 000000]
acc_1_3_cast         (add            ) [ 000000]
tmp_17               (bitselect      ) [ 000000]
p_acc                (select         ) [ 000000]
tmp_18               (trunc          ) [ 000001]
tmp_19               (partselect     ) [ 000001]
tmp                  (specregionbegin) [ 000000]
empty                (specregionend  ) [ 000000]
tmp_s                (specregionbegin) [ 000000]
empty_34             (specregionend  ) [ 000000]
tmp_299              (specregionbegin) [ 000000]
empty_35             (specregionend  ) [ 000000]
icmp6                (icmp           ) [ 000000]
o_filOut             (select         ) [ 000000]
o_filOut_cast        (zext           ) [ 000000]
r_0_peak_reg_read    (read           ) [ 000000]
tmp_11               (icmp           ) [ 000000]
r_1_peak_reg_read    (read           ) [ 000000]
tmp_12               (icmp           ) [ 000000]
agg_result_peakOut_w (and            ) [ 000000]
tmp_302              (specregionbegin) [ 000000]
StgValue_88          (write          ) [ 000000]
empty_37             (specregionend  ) [ 000000]
StgValue_90          (write          ) [ 000000]
mrv                  (insertvalue    ) [ 000000]
mrv_1                (insertvalue    ) [ 000000]
StgValue_93          (ret            ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_int">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_int"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="lincoeff">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lincoeff"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="r_0_shift_reg">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_0_shift_reg"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="r_1_shift_reg">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_1_shift_reg"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="r_2_shift_reg">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_2_shift_reg"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="r_3_shift_reg">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_3_shift_reg"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="r_0_peak_reg">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_0_peak_reg"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="r_1_peak_reg">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_1_peak_reg"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i21P"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i26.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i19.i5"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i19.i3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i19.i25.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i21P"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i19.i21.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i26.i21.i5"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i21.i27.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i29.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i28.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i18P"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i18P"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1004" name="lincoeff_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lincoeff_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="data_int_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="16" slack="0"/>
<pin id="122" dir="0" index="1" bw="16" slack="0"/>
<pin id="123" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_int_read/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="m_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="r_2_shift_reg_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="21" slack="0"/>
<pin id="134" dir="0" index="1" bw="21" slack="0"/>
<pin id="135" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_2_shift_reg_read/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="StgValue_29_write_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="0" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="0" index="2" bw="21" slack="0"/>
<pin id="142" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_29/3 "/>
</bind>
</comp>

<comp id="145" class="1004" name="r_1_shift_reg_read_read_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="21" slack="0"/>
<pin id="147" dir="0" index="1" bw="21" slack="0"/>
<pin id="148" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_1_shift_reg_read/4 "/>
</bind>
</comp>

<comp id="151" class="1004" name="StgValue_44_write_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="0" slack="0"/>
<pin id="153" dir="0" index="1" bw="21" slack="0"/>
<pin id="154" dir="0" index="2" bw="21" slack="0"/>
<pin id="155" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_44/4 "/>
</bind>
</comp>

<comp id="159" class="1004" name="r_0_shift_reg_read_read_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="21" slack="0"/>
<pin id="161" dir="0" index="1" bw="21" slack="0"/>
<pin id="162" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_0_shift_reg_read/4 "/>
</bind>
</comp>

<comp id="165" class="1004" name="StgValue_47_write_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="0" slack="0"/>
<pin id="167" dir="0" index="1" bw="21" slack="0"/>
<pin id="168" dir="0" index="2" bw="21" slack="0"/>
<pin id="169" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_47/4 "/>
</bind>
</comp>

<comp id="173" class="1004" name="StgValue_48_write_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="0" slack="0"/>
<pin id="175" dir="0" index="1" bw="21" slack="0"/>
<pin id="176" dir="0" index="2" bw="21" slack="1"/>
<pin id="177" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_48/4 "/>
</bind>
</comp>

<comp id="180" class="1004" name="r_0_peak_reg_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="18" slack="0"/>
<pin id="182" dir="0" index="1" bw="18" slack="0"/>
<pin id="183" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_0_peak_reg_read/5 "/>
</bind>
</comp>

<comp id="186" class="1004" name="r_1_peak_reg_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="18" slack="0"/>
<pin id="188" dir="0" index="1" bw="18" slack="0"/>
<pin id="189" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_1_peak_reg_read/5 "/>
</bind>
</comp>

<comp id="192" class="1004" name="StgValue_88_write_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="0" slack="0"/>
<pin id="194" dir="0" index="1" bw="18" slack="0"/>
<pin id="195" dir="0" index="2" bw="18" slack="0"/>
<pin id="196" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_88/5 "/>
</bind>
</comp>

<comp id="200" class="1004" name="StgValue_90_write_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="0" slack="0"/>
<pin id="202" dir="0" index="1" bw="18" slack="0"/>
<pin id="203" dir="0" index="2" bw="18" slack="0"/>
<pin id="204" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_90/5 "/>
</bind>
</comp>

<comp id="207" class="1004" name="tmp_2_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="tmp_4_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="8" slack="0"/>
<pin id="213" dir="0" index="1" bw="32" slack="0"/>
<pin id="214" dir="0" index="2" bw="6" slack="0"/>
<pin id="215" dir="0" index="3" bw="6" slack="0"/>
<pin id="216" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="icmp_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="8" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="tmp_3_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="24" slack="0"/>
<pin id="231" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="base_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="24" slack="0"/>
<pin id="237" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="base/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="shiftlin_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="4" slack="0"/>
<pin id="241" dir="0" index="1" bw="24" slack="0"/>
<pin id="242" dir="0" index="2" bw="5" slack="0"/>
<pin id="243" dir="0" index="3" bw="5" slack="0"/>
<pin id="244" dir="1" index="4" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="shiftlin/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="mult_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="8" slack="0"/>
<pin id="251" dir="0" index="1" bw="24" slack="0"/>
<pin id="252" dir="0" index="2" bw="6" slack="0"/>
<pin id="253" dir="0" index="3" bw="6" slack="0"/>
<pin id="254" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="mult/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="uncorrectedADC_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="16" slack="0"/>
<pin id="261" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="uncorrectedADC/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="uncorrectedADC_cast_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="12" slack="0"/>
<pin id="265" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="uncorrectedADC_cast/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="base_cast_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="12" slack="1"/>
<pin id="269" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="base_cast/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="tmp_1_cast_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="8" slack="1"/>
<pin id="272" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_cast/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="tmp_4_cast_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="4" slack="2"/>
<pin id="275" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_cast/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_7_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="3" slack="0"/>
<pin id="278" dir="0" index="1" bw="4" slack="0"/>
<pin id="279" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="tmp_7_cast_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="5" slack="0"/>
<pin id="284" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_cast/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="linearizerOutput_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="21" slack="1"/>
<pin id="288" dir="0" index="1" bw="5" slack="0"/>
<pin id="289" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="linearizerOutput/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="extLd_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="21" slack="0"/>
<pin id="293" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="extLd/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_8_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="0" index="1" bw="4" slack="0"/>
<pin id="299" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="p_neg_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="0" index="1" bw="32" slack="0"/>
<pin id="305" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="tmp_9_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="0"/>
<pin id="310" dir="0" index="1" bw="3" slack="0"/>
<pin id="311" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="314" class="1004" name="pro_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="0" index="1" bw="32" slack="0"/>
<pin id="317" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="pro/3 "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp_300_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="26" slack="0"/>
<pin id="322" dir="0" index="1" bw="32" slack="0"/>
<pin id="323" dir="0" index="2" bw="4" slack="0"/>
<pin id="324" dir="0" index="3" bw="6" slack="0"/>
<pin id="325" dir="1" index="4" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_300/3 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_16_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="21" slack="0"/>
<pin id="332" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_16/3 "/>
</bind>
</comp>

<comp id="334" class="1004" name="p_shl3_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="24" slack="0"/>
<pin id="336" dir="0" index="1" bw="19" slack="0"/>
<pin id="337" dir="0" index="2" bw="1" slack="0"/>
<pin id="338" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3/3 "/>
</bind>
</comp>

<comp id="342" class="1004" name="p_shl3_cast_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="24" slack="0"/>
<pin id="344" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl3_cast/3 "/>
</bind>
</comp>

<comp id="346" class="1004" name="p_shl4_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="22" slack="0"/>
<pin id="348" dir="0" index="1" bw="19" slack="0"/>
<pin id="349" dir="0" index="2" bw="1" slack="0"/>
<pin id="350" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4/3 "/>
</bind>
</comp>

<comp id="354" class="1004" name="p_shl4_cast_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="22" slack="0"/>
<pin id="356" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl4_cast/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="pro_1_3_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="24" slack="0"/>
<pin id="360" dir="0" index="1" bw="22" slack="0"/>
<pin id="361" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="pro_1_3/3 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_14_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="19" slack="0"/>
<pin id="366" dir="0" index="1" bw="25" slack="0"/>
<pin id="367" dir="0" index="2" bw="4" slack="0"/>
<pin id="368" dir="0" index="3" bw="6" slack="0"/>
<pin id="369" dir="1" index="4" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/3 "/>
</bind>
</comp>

<comp id="374" class="1004" name="extLd_cast_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="21" slack="0"/>
<pin id="376" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="extLd_cast/4 "/>
</bind>
</comp>

<comp id="378" class="1004" name="mul_4_cast_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="26" slack="1"/>
<pin id="380" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="mul_4_cast/4 "/>
</bind>
</comp>

<comp id="381" class="1004" name="tmp_301_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="26" slack="0"/>
<pin id="383" dir="0" index="1" bw="28" slack="1"/>
<pin id="384" dir="0" index="2" bw="4" slack="0"/>
<pin id="385" dir="0" index="3" bw="6" slack="0"/>
<pin id="386" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_301/4 "/>
</bind>
</comp>

<comp id="390" class="1004" name="mul_cast_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="26" slack="0"/>
<pin id="392" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="mul_cast/4 "/>
</bind>
</comp>

<comp id="394" class="1004" name="tmp_10_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="19" slack="0"/>
<pin id="396" dir="0" index="1" bw="21" slack="0"/>
<pin id="397" dir="0" index="2" bw="3" slack="0"/>
<pin id="398" dir="0" index="3" bw="6" slack="0"/>
<pin id="399" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/4 "/>
</bind>
</comp>

<comp id="404" class="1004" name="mul_1_cast_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="19" slack="0"/>
<pin id="406" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="mul_1_cast/4 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_5_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="26" slack="0"/>
<pin id="410" dir="0" index="1" bw="21" slack="0"/>
<pin id="411" dir="0" index="2" bw="1" slack="0"/>
<pin id="412" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="416" class="1004" name="p_shl2_cast_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="26" slack="0"/>
<pin id="418" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl2_cast/4 "/>
</bind>
</comp>

<comp id="420" class="1004" name="pro_1_2_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="26" slack="0"/>
<pin id="422" dir="0" index="1" bw="21" slack="0"/>
<pin id="423" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="pro_1_2/4 "/>
</bind>
</comp>

<comp id="426" class="1004" name="tmp_13_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="21" slack="0"/>
<pin id="428" dir="0" index="1" bw="27" slack="0"/>
<pin id="429" dir="0" index="2" bw="4" slack="0"/>
<pin id="430" dir="0" index="3" bw="6" slack="0"/>
<pin id="431" dir="1" index="4" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/4 "/>
</bind>
</comp>

<comp id="436" class="1004" name="mul_cast_36_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="21" slack="0"/>
<pin id="438" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="mul_cast_36/4 "/>
</bind>
</comp>

<comp id="440" class="1004" name="mul_3_cast_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="19" slack="1"/>
<pin id="442" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="mul_3_cast/4 "/>
</bind>
</comp>

<comp id="443" class="1004" name="tmp4_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="21" slack="0"/>
<pin id="445" dir="0" index="1" bw="19" slack="0"/>
<pin id="446" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/4 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp4_cast_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="22" slack="0"/>
<pin id="451" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp4_cast/4 "/>
</bind>
</comp>

<comp id="453" class="1004" name="tmp6_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="19" slack="0"/>
<pin id="455" dir="0" index="1" bw="26" slack="0"/>
<pin id="456" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/4 "/>
</bind>
</comp>

<comp id="459" class="1004" name="tmp6_cast_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="27" slack="0"/>
<pin id="461" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp6_cast/4 "/>
</bind>
</comp>

<comp id="463" class="1004" name="tmp5_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="26" slack="0"/>
<pin id="465" dir="0" index="1" bw="27" slack="0"/>
<pin id="466" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/4 "/>
</bind>
</comp>

<comp id="469" class="1004" name="tmp5_cast_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="28" slack="0"/>
<pin id="471" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp5_cast/4 "/>
</bind>
</comp>

<comp id="473" class="1004" name="tmp_15_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="22" slack="0"/>
<pin id="475" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_15/4 "/>
</bind>
</comp>

<comp id="477" class="1004" name="acc_1_3_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="22" slack="0"/>
<pin id="479" dir="0" index="1" bw="28" slack="0"/>
<pin id="480" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_1_3/4 "/>
</bind>
</comp>

<comp id="483" class="1004" name="acc_1_3_cast_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="28" slack="0"/>
<pin id="485" dir="0" index="1" bw="22" slack="0"/>
<pin id="486" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_1_3_cast/4 "/>
</bind>
</comp>

<comp id="489" class="1004" name="tmp_17_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="0"/>
<pin id="491" dir="0" index="1" bw="29" slack="0"/>
<pin id="492" dir="0" index="2" bw="6" slack="0"/>
<pin id="493" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_17/4 "/>
</bind>
</comp>

<comp id="497" class="1004" name="p_acc_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="0"/>
<pin id="499" dir="0" index="1" bw="1" slack="0"/>
<pin id="500" dir="0" index="2" bw="28" slack="0"/>
<pin id="501" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_acc/4 "/>
</bind>
</comp>

<comp id="505" class="1004" name="tmp_18_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="28" slack="0"/>
<pin id="507" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_18/4 "/>
</bind>
</comp>

<comp id="509" class="1004" name="tmp_19_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="10" slack="0"/>
<pin id="511" dir="0" index="1" bw="28" slack="0"/>
<pin id="512" dir="0" index="2" bw="6" slack="0"/>
<pin id="513" dir="0" index="3" bw="6" slack="0"/>
<pin id="514" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_19/4 "/>
</bind>
</comp>

<comp id="519" class="1004" name="icmp6_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="10" slack="1"/>
<pin id="521" dir="0" index="1" bw="1" slack="0"/>
<pin id="522" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp6/5 "/>
</bind>
</comp>

<comp id="524" class="1004" name="o_filOut_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="0"/>
<pin id="526" dir="0" index="1" bw="1" slack="0"/>
<pin id="527" dir="0" index="2" bw="18" slack="1"/>
<pin id="528" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="o_filOut/5 "/>
</bind>
</comp>

<comp id="532" class="1004" name="o_filOut_cast_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="18" slack="0"/>
<pin id="534" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="o_filOut_cast/5 "/>
</bind>
</comp>

<comp id="536" class="1004" name="tmp_11_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="18" slack="0"/>
<pin id="538" dir="0" index="1" bw="18" slack="0"/>
<pin id="539" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_11/5 "/>
</bind>
</comp>

<comp id="542" class="1004" name="tmp_12_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="18" slack="0"/>
<pin id="544" dir="0" index="1" bw="18" slack="0"/>
<pin id="545" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_12/5 "/>
</bind>
</comp>

<comp id="548" class="1004" name="agg_result_peakOut_w_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="0"/>
<pin id="550" dir="0" index="1" bw="1" slack="0"/>
<pin id="551" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="agg_result_peakOut_w/5 "/>
</bind>
</comp>

<comp id="554" class="1004" name="mrv_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="33" slack="0"/>
<pin id="556" dir="0" index="1" bw="18" slack="0"/>
<pin id="557" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/5 "/>
</bind>
</comp>

<comp id="560" class="1004" name="mrv_1_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="33" slack="0"/>
<pin id="562" dir="0" index="1" bw="1" slack="0"/>
<pin id="563" dir="1" index="2" bw="33" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/5 "/>
</bind>
</comp>

<comp id="566" class="1007" name="grp_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="12" slack="0"/>
<pin id="568" dir="0" index="1" bw="12" slack="0"/>
<pin id="569" dir="0" index="2" bw="8" slack="0"/>
<pin id="570" dir="1" index="3" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="submul(1171) " fcode="submul"/>
<opset="correctedADC/2 tmp_cast/2 prod/2 "/>
</bind>
</comp>

<comp id="574" class="1007" name="pro_1_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="7" slack="0"/>
<pin id="576" dir="0" index="1" bw="21" slack="0"/>
<pin id="577" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="pro_1/3 "/>
</bind>
</comp>

<comp id="580" class="1005" name="base_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="12" slack="1"/>
<pin id="582" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="base "/>
</bind>
</comp>

<comp id="585" class="1005" name="shiftlin_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="4" slack="2"/>
<pin id="587" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="shiftlin "/>
</bind>
</comp>

<comp id="590" class="1005" name="mult_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="8" slack="1"/>
<pin id="592" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mult "/>
</bind>
</comp>

<comp id="595" class="1005" name="prod_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="21" slack="1"/>
<pin id="597" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="prod "/>
</bind>
</comp>

<comp id="600" class="1005" name="linearizerOutput_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="21" slack="1"/>
<pin id="602" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="linearizerOutput "/>
</bind>
</comp>

<comp id="605" class="1005" name="tmp_300_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="26" slack="1"/>
<pin id="607" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="tmp_300 "/>
</bind>
</comp>

<comp id="610" class="1005" name="pro_1_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="32" slack="1"/>
<pin id="612" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pro_1 "/>
</bind>
</comp>

<comp id="615" class="1005" name="tmp_14_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="19" slack="1"/>
<pin id="617" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="620" class="1005" name="tmp_18_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="18" slack="1"/>
<pin id="622" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="625" class="1005" name="tmp_19_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="10" slack="1"/>
<pin id="627" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="118"><net_src comp="16" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="36" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="40" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="10" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="42" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="8" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="44" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="10" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="42" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="6" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="156"><net_src comp="72" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="8" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="158"><net_src comp="145" pin="2"/><net_sink comp="151" pin=2"/></net>

<net id="163"><net_src comp="42" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="4" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="170"><net_src comp="72" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="6" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="172"><net_src comp="159" pin="2"/><net_sink comp="165" pin=2"/></net>

<net id="178"><net_src comp="72" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="4" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="184"><net_src comp="106" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="12" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="106" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="14" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="197"><net_src comp="110" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="14" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="180" pin="2"/><net_sink comp="192" pin=2"/></net>

<net id="205"><net_src comp="110" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="12" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="114" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="18" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="218"><net_src comp="114" pin="2"/><net_sink comp="211" pin=1"/></net>

<net id="219"><net_src comp="20" pin="0"/><net_sink comp="211" pin=2"/></net>

<net id="220"><net_src comp="22" pin="0"/><net_sink comp="211" pin=3"/></net>

<net id="225"><net_src comp="211" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="24" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="232"><net_src comp="221" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="26" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="234"><net_src comp="207" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="238"><net_src comp="227" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="245"><net_src comp="28" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="246"><net_src comp="227" pin="3"/><net_sink comp="239" pin=1"/></net>

<net id="247"><net_src comp="30" pin="0"/><net_sink comp="239" pin=2"/></net>

<net id="248"><net_src comp="32" pin="0"/><net_sink comp="239" pin=3"/></net>

<net id="255"><net_src comp="34" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="256"><net_src comp="227" pin="3"/><net_sink comp="249" pin=1"/></net>

<net id="257"><net_src comp="20" pin="0"/><net_sink comp="249" pin=2"/></net>

<net id="258"><net_src comp="22" pin="0"/><net_sink comp="249" pin=3"/></net>

<net id="262"><net_src comp="120" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="266"><net_src comp="259" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="280"><net_src comp="38" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="273" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="285"><net_src comp="276" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="290"><net_src comp="282" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="294"><net_src comp="132" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="300"><net_src comp="126" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="46" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="48" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="296" pin="2"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="126" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="50" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="302" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="308" pin="2"/><net_sink comp="314" pin=1"/></net>

<net id="326"><net_src comp="52" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="314" pin="2"/><net_sink comp="320" pin=1"/></net>

<net id="328"><net_src comp="54" pin="0"/><net_sink comp="320" pin=2"/></net>

<net id="329"><net_src comp="56" pin="0"/><net_sink comp="320" pin=3"/></net>

<net id="333"><net_src comp="286" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="339"><net_src comp="60" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="330" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="341"><net_src comp="62" pin="0"/><net_sink comp="334" pin=2"/></net>

<net id="345"><net_src comp="334" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="351"><net_src comp="64" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="330" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="353"><net_src comp="66" pin="0"/><net_sink comp="346" pin=2"/></net>

<net id="357"><net_src comp="346" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="362"><net_src comp="342" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="354" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="370"><net_src comp="68" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="358" pin="2"/><net_sink comp="364" pin=1"/></net>

<net id="372"><net_src comp="54" pin="0"/><net_sink comp="364" pin=2"/></net>

<net id="373"><net_src comp="70" pin="0"/><net_sink comp="364" pin=3"/></net>

<net id="377"><net_src comp="159" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="387"><net_src comp="52" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="388"><net_src comp="54" pin="0"/><net_sink comp="381" pin=2"/></net>

<net id="389"><net_src comp="56" pin="0"/><net_sink comp="381" pin=3"/></net>

<net id="393"><net_src comp="381" pin="4"/><net_sink comp="390" pin=0"/></net>

<net id="400"><net_src comp="74" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="401"><net_src comp="145" pin="2"/><net_sink comp="394" pin=1"/></net>

<net id="402"><net_src comp="50" pin="0"/><net_sink comp="394" pin=2"/></net>

<net id="403"><net_src comp="76" pin="0"/><net_sink comp="394" pin=3"/></net>

<net id="407"><net_src comp="394" pin="4"/><net_sink comp="404" pin=0"/></net>

<net id="413"><net_src comp="78" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="414"><net_src comp="159" pin="2"/><net_sink comp="408" pin=1"/></net>

<net id="415"><net_src comp="62" pin="0"/><net_sink comp="408" pin=2"/></net>

<net id="419"><net_src comp="408" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="424"><net_src comp="416" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="374" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="432"><net_src comp="80" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="433"><net_src comp="420" pin="2"/><net_sink comp="426" pin=1"/></net>

<net id="434"><net_src comp="54" pin="0"/><net_sink comp="426" pin=2"/></net>

<net id="435"><net_src comp="82" pin="0"/><net_sink comp="426" pin=3"/></net>

<net id="439"><net_src comp="426" pin="4"/><net_sink comp="436" pin=0"/></net>

<net id="447"><net_src comp="436" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="404" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="452"><net_src comp="443" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="457"><net_src comp="440" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="390" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="462"><net_src comp="453" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="467"><net_src comp="378" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="459" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="472"><net_src comp="463" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="476"><net_src comp="443" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="481"><net_src comp="449" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="469" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="487"><net_src comp="463" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="473" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="494"><net_src comp="84" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="495"><net_src comp="477" pin="2"/><net_sink comp="489" pin=1"/></net>

<net id="496"><net_src comp="86" pin="0"/><net_sink comp="489" pin=2"/></net>

<net id="502"><net_src comp="489" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="503"><net_src comp="88" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="504"><net_src comp="483" pin="2"/><net_sink comp="497" pin=2"/></net>

<net id="508"><net_src comp="497" pin="3"/><net_sink comp="505" pin=0"/></net>

<net id="515"><net_src comp="90" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="516"><net_src comp="497" pin="3"/><net_sink comp="509" pin=1"/></net>

<net id="517"><net_src comp="92" pin="0"/><net_sink comp="509" pin=2"/></net>

<net id="518"><net_src comp="94" pin="0"/><net_sink comp="509" pin=3"/></net>

<net id="523"><net_src comp="102" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="529"><net_src comp="519" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="530"><net_src comp="104" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="531"><net_src comp="524" pin="3"/><net_sink comp="200" pin=2"/></net>

<net id="535"><net_src comp="524" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="540"><net_src comp="180" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="524" pin="3"/><net_sink comp="536" pin=1"/></net>

<net id="546"><net_src comp="180" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="186" pin="2"/><net_sink comp="542" pin=1"/></net>

<net id="552"><net_src comp="536" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="542" pin="2"/><net_sink comp="548" pin=1"/></net>

<net id="558"><net_src comp="112" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="532" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="564"><net_src comp="554" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="548" pin="2"/><net_sink comp="560" pin=1"/></net>

<net id="571"><net_src comp="263" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="572"><net_src comp="267" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="573"><net_src comp="270" pin="1"/><net_sink comp="566" pin=2"/></net>

<net id="578"><net_src comp="58" pin="0"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="291" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="583"><net_src comp="235" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="588"><net_src comp="239" pin="4"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="593"><net_src comp="249" pin="4"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="598"><net_src comp="566" pin="3"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="603"><net_src comp="286" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="608"><net_src comp="320" pin="4"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="613"><net_src comp="574" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="618"><net_src comp="364" pin="4"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="623"><net_src comp="505" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="524" pin=2"/></net>

<net id="628"><net_src comp="509" pin="4"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="519" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: r_0_shift_reg | {4 }
	Port: r_1_shift_reg | {4 }
	Port: r_2_shift_reg | {4 }
	Port: r_3_shift_reg | {3 }
	Port: r_0_peak_reg | {5 }
	Port: r_1_peak_reg | {5 }
 - Input state : 
	Port: LinFil : data_int | {2 }
	Port: LinFil : lincoeff | {1 }
	Port: LinFil : r_0_shift_reg | {4 }
	Port: LinFil : r_1_shift_reg | {4 }
	Port: LinFil : r_2_shift_reg | {3 }
	Port: LinFil : r_3_shift_reg | {3 }
	Port: LinFil : r_0_peak_reg | {5 }
	Port: LinFil : r_1_peak_reg | {5 }
  - Chain level:
	State 1
		icmp : 1
		tmp_3 : 2
		base : 3
		shiftlin : 3
		mult : 3
	State 2
		uncorrectedADC_cast : 1
		correctedADC : 2
		tmp_cast : 3
		prod : 4
	State 3
		tmp_7 : 1
		tmp_7_cast : 2
		linearizerOutput : 3
		StgValue_29 : 1
		pro : 1
		tmp_300 : 2
		pro_1 : 1
		tmp_16 : 4
		p_shl3 : 5
		p_shl3_cast : 6
		p_shl4 : 5
		p_shl4_cast : 6
		pro_1_3 : 7
		tmp_14 : 8
	State 4
		mul_cast : 1
		mul_1_cast : 1
		p_shl2_cast : 1
		pro_1_2 : 2
		tmp_13 : 3
		mul_cast_36 : 4
		tmp4 : 5
		tmp4_cast : 6
		tmp6 : 2
		tmp6_cast : 3
		tmp5 : 4
		tmp5_cast : 5
		tmp_15 : 6
		acc_1_3 : 7
		acc_1_3_cast : 7
		tmp_17 : 8
		p_acc : 9
		tmp_18 : 10
		tmp_19 : 10
	State 5
		empty : 1
		empty_34 : 1
		empty_35 : 1
		o_filOut : 1
		o_filOut_cast : 2
		tmp_11 : 2
		agg_result_peakOut_w : 3
		empty_37 : 1
		StgValue_90 : 2
		mrv : 3
		mrv_1 : 3
		StgValue_93 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|          |          tmp_7_fu_276          |    0    |    0    |    4    |
|          |           tmp4_fu_443          |    0    |    0    |    21   |
|    add   |           tmp6_fu_453          |    0    |    0    |    26   |
|          |           tmp5_fu_463          |    0    |    0    |    27   |
|          |         acc_1_3_fu_477         |    0    |    0    |    28   |
|          |       acc_1_3_cast_fu_483      |    0    |    0    |    28   |
|----------|--------------------------------|---------|---------|---------|
|          |          p_neg_fu_302          |    0    |    0    |    16   |
|    sub   |           pro_fu_314           |    0    |    0    |    16   |
|          |         pro_1_3_fu_358         |    0    |    0    |    24   |
|          |         pro_1_2_fu_420         |    0    |    0    |    26   |
|----------|--------------------------------|---------|---------|---------|
|          |          tmp_3_fu_227          |    0    |    0    |    24   |
|  select  |          p_acc_fu_497          |    0    |    0    |    28   |
|          |         o_filOut_fu_524        |    0    |    0    |    18   |
|----------|--------------------------------|---------|---------|---------|
|   ashr   |     linearizerOutput_fu_286    |    0    |    0    |    55   |
|----------|--------------------------------|---------|---------|---------|
|          |           icmp_fu_221          |    0    |    0    |    3    |
|   icmp   |          icmp6_fu_519          |    0    |    0    |    4    |
|          |          tmp_11_fu_536         |    0    |    0    |    7    |
|          |          tmp_12_fu_542         |    0    |    0    |    7    |
|----------|--------------------------------|---------|---------|---------|
|    and   |   agg_result_peakOut_w_fu_548  |    0    |    0    |    1    |
|----------|--------------------------------|---------|---------|---------|
|  submul  |           grp_fu_566           |    1    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|    mul   |          pro_1_fu_574          |    1    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |    lincoeff_read_read_fu_114   |    0    |    0    |    0    |
|          |    data_int_read_read_fu_120   |    0    |    0    |    0    |
|          |          m_read_fu_126         |    0    |    0    |    0    |
|   read   | r_2_shift_reg_read_read_fu_132 |    0    |    0    |    0    |
|          | r_1_shift_reg_read_read_fu_145 |    0    |    0    |    0    |
|          | r_0_shift_reg_read_read_fu_159 |    0    |    0    |    0    |
|          |  r_0_peak_reg_read_read_fu_180 |    0    |    0    |    0    |
|          |  r_1_peak_reg_read_read_fu_186 |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |    StgValue_29_write_fu_138    |    0    |    0    |    0    |
|          |    StgValue_44_write_fu_151    |    0    |    0    |    0    |
|   write  |    StgValue_47_write_fu_165    |    0    |    0    |    0    |
|          |    StgValue_48_write_fu_173    |    0    |    0    |    0    |
|          |    StgValue_88_write_fu_192    |    0    |    0    |    0    |
|          |    StgValue_90_write_fu_200    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |          tmp_2_fu_207          |    0    |    0    |    0    |
|          |           base_fu_235          |    0    |    0    |    0    |
|   trunc  |      uncorrectedADC_fu_259     |    0    |    0    |    0    |
|          |          tmp_16_fu_330         |    0    |    0    |    0    |
|          |          tmp_18_fu_505         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |          tmp_4_fu_211          |    0    |    0    |    0    |
|          |         shiftlin_fu_239        |    0    |    0    |    0    |
|          |           mult_fu_249          |    0    |    0    |    0    |
|          |         tmp_300_fu_320         |    0    |    0    |    0    |
|partselect|          tmp_14_fu_364         |    0    |    0    |    0    |
|          |         tmp_301_fu_381         |    0    |    0    |    0    |
|          |          tmp_10_fu_394         |    0    |    0    |    0    |
|          |          tmp_13_fu_426         |    0    |    0    |    0    |
|          |          tmp_19_fu_509         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |   uncorrectedADC_cast_fu_263   |    0    |    0    |    0    |
|          |        base_cast_fu_267        |    0    |    0    |    0    |
|   zext   |        tmp_1_cast_fu_270       |    0    |    0    |    0    |
|          |        tmp_4_cast_fu_273       |    0    |    0    |    0    |
|          |        tmp_7_cast_fu_282       |    0    |    0    |    0    |
|          |      o_filOut_cast_fu_532      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |          extLd_fu_291          |    0    |    0    |    0    |
|          |       p_shl3_cast_fu_342       |    0    |    0    |    0    |
|          |       p_shl4_cast_fu_354       |    0    |    0    |    0    |
|          |        extLd_cast_fu_374       |    0    |    0    |    0    |
|          |        mul_4_cast_fu_378       |    0    |    0    |    0    |
|          |         mul_cast_fu_390        |    0    |    0    |    0    |
|   sext   |        mul_1_cast_fu_404       |    0    |    0    |    0    |
|          |       p_shl2_cast_fu_416       |    0    |    0    |    0    |
|          |       mul_cast_36_fu_436       |    0    |    0    |    0    |
|          |        mul_3_cast_fu_440       |    0    |    0    |    0    |
|          |        tmp4_cast_fu_449        |    0    |    0    |    0    |
|          |        tmp6_cast_fu_459        |    0    |    0    |    0    |
|          |        tmp5_cast_fu_469        |    0    |    0    |    0    |
|          |          tmp_15_fu_473         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|    shl   |          tmp_8_fu_296          |    0    |    0    |    0    |
|          |          tmp_9_fu_308          |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |          p_shl3_fu_334         |    0    |    0    |    0    |
|bitconcatenate|          p_shl4_fu_346         |    0    |    0    |    0    |
|          |          tmp_5_fu_408          |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
| bitselect|          tmp_17_fu_489         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|insertvalue|           mrv_fu_554           |    0    |    0    |    0    |
|          |          mrv_1_fu_560          |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    2    |    0    |   363   |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|      base_reg_580      |   12   |
|linearizerOutput_reg_600|   21   |
|      mult_reg_590      |    8   |
|      pro_1_reg_610     |   32   |
|      prod_reg_595      |   21   |
|    shiftlin_reg_585    |    4   |
|     tmp_14_reg_615     |   19   |
|     tmp_18_reg_620     |   18   |
|     tmp_19_reg_625     |   10   |
|     tmp_300_reg_605    |   26   |
+------------------------+--------+
|          Total         |   171  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    2   |    0   |   363  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   171  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   171  |   363  |
+-----------+--------+--------+--------+
