Analysis for QUEUE_SIZE = 15, ENQ_ENA = 1

Frequency: 100 MHz -> Synthesis: 14s -> 14s
Frequency: 100 MHz -> Implementation: 2m 52s -> 172s
Frequency: 100 MHz -> Power: 5.832 W
Frequency: 100 MHz -> CLB LUTs Used: 392
Frequency: 100 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 100 MHz -> CLB Registers Used: 245
Frequency: 100 MHz -> CLB Registers Util%: <0.01 %
Frequency: 100 MHz -> BRAM Util: 0
Frequency: 100 MHz -> BRAM Util%: 0.00 %
Frequency: 100 MHz -> WNS: 6.698 ns
Frequency: 100 MHz -> Achieved Frequency: 302.847 MHz


Frequency: 150 MHz -> Synthesis: 8s -> 8s
Frequency: 150 MHz -> Implementation: 2m 27s -> 147s
Frequency: 150 MHz -> Power: 5.839 W
Frequency: 150 MHz -> CLB LUTs Used: 392
Frequency: 150 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 150 MHz -> CLB Registers Used: 245
Frequency: 150 MHz -> CLB Registers Util%: <0.01 %
Frequency: 150 MHz -> BRAM Util: 0
Frequency: 150 MHz -> BRAM Util%: 0.00 %
Frequency: 150 MHz -> WNS: 3.896 ns
Frequency: 150 MHz -> Achieved Frequency: 360.924 MHz


Frequency: 200 MHz -> Synthesis: 10s -> 10s
Frequency: 200 MHz -> Implementation: 2m 20s -> 140s
Frequency: 200 MHz -> Power: 5.845 W
Frequency: 200 MHz -> CLB LUTs Used: 392
Frequency: 200 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 200 MHz -> CLB Registers Used: 245
Frequency: 200 MHz -> CLB Registers Util%: <0.01 %
Frequency: 200 MHz -> BRAM Util: 0
Frequency: 200 MHz -> BRAM Util%: 0.00 %
Frequency: 200 MHz -> WNS: 2.403 ns
Frequency: 200 MHz -> Achieved Frequency: 385.060 MHz


Frequency: 250 MHz -> Synthesis: 9s -> 9s
Frequency: 250 MHz -> Implementation: 2m 21s -> 141s
Frequency: 250 MHz -> Power: 5.851 W
Frequency: 250 MHz -> CLB LUTs Used: 392
Frequency: 250 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 250 MHz -> CLB Registers Used: 245
Frequency: 250 MHz -> CLB Registers Util%: <0.01 %
Frequency: 250 MHz -> BRAM Util: 0
Frequency: 250 MHz -> BRAM Util%: 0.00 %
Frequency: 250 MHz -> WNS: 1.632 ns
Frequency: 250 MHz -> Achieved Frequency: 422.297 MHz


Frequency: 300 MHz -> Synthesis: 8s -> 8s
Frequency: 300 MHz -> Implementation: 2m 20s -> 140s
Frequency: 300 MHz -> Power: 5.858 W
Frequency: 300 MHz -> CLB LUTs Used: 392
Frequency: 300 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 300 MHz -> CLB Registers Used: 245
Frequency: 300 MHz -> CLB Registers Util%: <0.01 %
Frequency: 300 MHz -> BRAM Util: 0
Frequency: 300 MHz -> BRAM Util%: 0.00 %
Frequency: 300 MHz -> WNS: 0.837 ns
Frequency: 300 MHz -> Achieved Frequency: 400.588 MHz


Frequency: 350 MHz -> Synthesis: 9s -> 9s
Frequency: 350 MHz -> Implementation: 2m 20s -> 140s
Frequency: 350 MHz -> Power: 5.864 W
Frequency: 350 MHz -> CLB LUTs Used: 392
Frequency: 350 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 350 MHz -> CLB Registers Used: 245
Frequency: 350 MHz -> CLB Registers Util%: <0.01 %
Frequency: 350 MHz -> BRAM Util: 0
Frequency: 350 MHz -> BRAM Util%: 0.00 %
Frequency: 350 MHz -> WNS: 0.514 ns
Frequency: 350 MHz -> Achieved Frequency: 426.777 MHz


Frequency: 400 MHz -> Synthesis: 9s -> 9s
Frequency: 400 MHz -> Implementation: 2m 31s -> 151s
Frequency: 400 MHz -> Power: 5.871 W
Frequency: 400 MHz -> CLB LUTs Used: 395
Frequency: 400 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 400 MHz -> CLB Registers Used: 245
Frequency: 400 MHz -> CLB Registers Util%: <0.01 %
Frequency: 400 MHz -> BRAM Util: 0
Frequency: 400 MHz -> BRAM Util%: 0.00 %
Frequency: 400 MHz -> WNS: 0.397 ns
Frequency: 400 MHz -> Achieved Frequency: 475.511 MHz


Frequency: 450 MHz -> Synthesis: 9s -> 9s
Frequency: 450 MHz -> Implementation: 2m 37s -> 157s
Frequency: 450 MHz -> Power: 5.877 W
Frequency: 450 MHz -> CLB LUTs Used: 400
Frequency: 450 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 450 MHz -> CLB Registers Used: 245
Frequency: 450 MHz -> CLB Registers Util%: <0.01 %
Frequency: 450 MHz -> BRAM Util: 0
Frequency: 450 MHz -> BRAM Util%: 0.00 %
Frequency: 450 MHz -> WNS: 0.344 ns
Frequency: 450 MHz -> Achieved Frequency: 532.418 MHz


Frequency: 500 MHz -> Synthesis: 10s -> 10s
Frequency: 500 MHz -> Implementation: 2m 54s -> 174s
Frequency: 500 MHz -> Power: 5.884 W
Frequency: 500 MHz -> CLB LUTs Used: 403
Frequency: 500 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 500 MHz -> CLB Registers Used: 245
Frequency: 500 MHz -> CLB Registers Util%: <0.01 %
Frequency: 500 MHz -> BRAM Util: 0
Frequency: 500 MHz -> BRAM Util%: 0.00 %
Frequency: 500 MHz -> WNS: 0.114 ns
Frequency: 500 MHz -> Achieved Frequency: 530.223 MHz


Frequency: 550 MHz -> Synthesis: 9s -> 9s
Frequency: 550 MHz -> Implementation: 3m 49s -> 229s
Frequency: 550 MHz -> Power: 5.890 W
Frequency: 550 MHz -> CLB LUTs Used: 402
Frequency: 550 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 550 MHz -> CLB Registers Used: 245
Frequency: 550 MHz -> CLB Registers Util%: <0.01 %
Frequency: 550 MHz -> BRAM Util: 0
Frequency: 550 MHz -> BRAM Util%: 0.00 %
Frequency: 550 MHz -> WNS: -0.053 ns
Frequency: 550 MHz -> Achieved Frequency: 534.422 MHz


Frequency: 600 MHz -> Synthesis: 9s -> 9s
Frequency: 600 MHz -> Implementation: 4m 1s -> 241s
Frequency: 600 MHz -> Power: 5.897 W
Frequency: 600 MHz -> CLB LUTs Used: 403
Frequency: 600 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 600 MHz -> CLB Registers Used: 245
Frequency: 600 MHz -> CLB Registers Util%: <0.01 %
Frequency: 600 MHz -> BRAM Util: 0
Frequency: 600 MHz -> BRAM Util%: 0.00 %
Frequency: 600 MHz -> WNS: -0.224 ns
Frequency: 600 MHz -> Achieved Frequency: 528.914 MHz


Frequency: 650 MHz -> Synthesis: 10s -> 10s
Frequency: 650 MHz -> Implementation: 4m 0s -> 240s
Frequency: 650 MHz -> Power: 5.904 W
Frequency: 650 MHz -> CLB LUTs Used: 404
Frequency: 650 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 650 MHz -> CLB Registers Used: 245
Frequency: 650 MHz -> CLB Registers Util%: <0.01 %
Frequency: 650 MHz -> BRAM Util: 0
Frequency: 650 MHz -> BRAM Util%: 0.00 %
Frequency: 650 MHz -> WNS: -0.337 ns
Frequency: 650 MHz -> Achieved Frequency: 533.202 MHz


Frequency: 700 MHz -> Synthesis: 9s -> 9s
Frequency: 700 MHz -> Implementation: 4m 30s -> 270s
Frequency: 700 MHz -> Power: 5.910 W
Frequency: 700 MHz -> CLB LUTs Used: 407
Frequency: 700 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 700 MHz -> CLB Registers Used: 246
Frequency: 700 MHz -> CLB Registers Util%: <0.01 %
Frequency: 700 MHz -> BRAM Util: 0
Frequency: 700 MHz -> BRAM Util%: 0.00 %
Frequency: 700 MHz -> WNS: -0.298 ns
Frequency: 700 MHz -> Achieved Frequency: 579.183 MHz


Frequency: 750 MHz -> Synthesis: 9s -> 9s
Frequency: 750 MHz -> Implementation: 4m 14s -> 254s
Frequency: 750 MHz -> Power: 5.916 W
Frequency: 750 MHz -> CLB LUTs Used: 403
Frequency: 750 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 750 MHz -> CLB Registers Used: 246
Frequency: 750 MHz -> CLB Registers Util%: <0.01 %
Frequency: 750 MHz -> BRAM Util: 0
Frequency: 750 MHz -> BRAM Util%: 0.00 %
Frequency: 750 MHz -> WNS: -0.486 ns
Frequency: 750 MHz -> Achieved Frequency: 549.652 MHz


Frequency: 800 MHz -> Synthesis: 10s -> 10s
Frequency: 800 MHz -> Implementation: 4m 12s -> 252s
Frequency: 800 MHz -> Power: 5.924 W
Frequency: 800 MHz -> CLB LUTs Used: 407
Frequency: 800 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 800 MHz -> CLB Registers Used: 246
Frequency: 800 MHz -> CLB Registers Util%: <0.01 %
Frequency: 800 MHz -> BRAM Util: 0
Frequency: 800 MHz -> BRAM Util%: 0.00 %
Frequency: 800 MHz -> WNS: -0.550 ns
Frequency: 800 MHz -> Achieved Frequency: 555.556 MHz


