#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\fpga_competition\FPGA_competition\ziguangtongchuang_file\MES50HP_v3\set_up\set_up_file\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22000
#Hostname: Thecomputerofmartin
Generated by Fabric Compiler (version 2022.1 build 99559) at Mon Apr  1 10:32:39 2024
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/fft_top/pango_datamodule_newton_prj} C:/Users/86151/Desktop/auido_fft_fir/fft_top/src/cordic_newton.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/fft_top/src/cordic_newton.v
I: Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/fft_top/src/cordic_newton.v(line number: 23)] Analyzing module cordic_newton (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/fft_top/pango_datamodule_newton_prj} C:/Users/86151/Desktop/auido_fft_fir/fft_top/src/cordic_newton.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/fft_top/pango_datamodule_newton_prj} C:/Users/86151/Desktop/auido_fft_fir/fft_top/src/data_module_fft.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/fft_top/src/data_module_fft.v
I: Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/fft_top/src/data_module_fft.v(line number: 14)] Analyzing module data_module_fft (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/fft_top/pango_datamodule_newton_prj} C:/Users/86151/Desktop/auido_fft_fir/fft_top/src/data_module_fft.v successfully.
I: Module "data_module_fft" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.495s wall, 0.016s user + 0.000s system = 0.016s CPU (1.0%)

Start rtl-elaborate.
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/fft_top/src/data_module_fft.v(line number: 14)] Elaborating module data_module_fft
I: Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/fft_top/src/data_module_fft.v(line number: 106)] Elaborating instance cordic_newton_inst
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/fft_top/src/cordic_newton.v(line number: 23)] Elaborating module cordic_newton
I: Module instance {data_module_fft.cordic_newton_inst} parameter value:
    d_width = 32'b00000000000000000000000000110000
    q_width = 32'b00000000000000000000000000010111
    r_width = 32'b00000000000000000000000000011000
W: Verilog-2039: [C:/Users/86151/Desktop/auido_fft_fir/fft_top/src/cordic_newton.v(line number: 93)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [C:/Users/86151/Desktop/auido_fft_fir/fft_top/src/cordic_newton.v(line number: 98)] Repeat multiplier in concatenation evaluates to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.006s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.008s wall, 0.016s user + 0.000s system = 0.016s CPU (185.9%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.275s wall, 0.188s user + 0.094s system = 0.281s CPU (102.4%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.009s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N1252 (bmsWIDEMUX).
Executing : sdm2adm successfully. Time elapsed: 0.046s wall, 0.047s user + 0.000s system = 0.047s CPU (101.1%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Mon Apr  1 10:32:42 2024
Action compile: Peak memory pool usage is 142 MB
