// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module vALUv2(	// ventus/src/pipeline/execution.scala:476:7
  input         clock,	// ventus/src/pipeline/execution.scala:476:7
                reset,	// ventus/src/pipeline/execution.scala:476:7
  output        io_in_ready,	// ventus/src/pipeline/execution.scala:496:14
  input         io_in_valid,	// ventus/src/pipeline/execution.scala:496:14
  input  [2:0]  io_in_bits_ctrl_wid,	// ventus/src/pipeline/execution.scala:496:14
  input         io_in_bits_ctrl_simt_stack,	// ventus/src/pipeline/execution.scala:496:14
                io_in_bits_ctrl_reverse,	// ventus/src/pipeline/execution.scala:496:14
  input  [5:0]  io_in_bits_ctrl_alu_fn,	// ventus/src/pipeline/execution.scala:496:14
  input  [7:0]  io_in_bits_ctrl_reg_idxw,	// ventus/src/pipeline/execution.scala:496:14
  input         io_in_bits_ctrl_wvd,	// ventus/src/pipeline/execution.scala:496:14
                io_in_bits_ctrl_readmask,	// ventus/src/pipeline/execution.scala:496:14
                io_in_bits_ctrl_writemask,	// ventus/src/pipeline/execution.scala:496:14
  input  [7:0]  io_in_bits_ctrl_spike_info_sm_id,	// ventus/src/pipeline/execution.scala:496:14
  input  [31:0] io_in_bits_ctrl_spike_info_pc,	// ventus/src/pipeline/execution.scala:496:14
                io_in_bits_ctrl_spike_info_inst,	// ventus/src/pipeline/execution.scala:496:14
                io_in_bits_in1_0,	// ventus/src/pipeline/execution.scala:496:14
                io_in_bits_in1_1,	// ventus/src/pipeline/execution.scala:496:14
                io_in_bits_in1_2,	// ventus/src/pipeline/execution.scala:496:14
                io_in_bits_in1_3,	// ventus/src/pipeline/execution.scala:496:14
                io_in_bits_in1_4,	// ventus/src/pipeline/execution.scala:496:14
                io_in_bits_in1_5,	// ventus/src/pipeline/execution.scala:496:14
                io_in_bits_in1_6,	// ventus/src/pipeline/execution.scala:496:14
                io_in_bits_in1_7,	// ventus/src/pipeline/execution.scala:496:14
                io_in_bits_in1_8,	// ventus/src/pipeline/execution.scala:496:14
                io_in_bits_in1_9,	// ventus/src/pipeline/execution.scala:496:14
                io_in_bits_in1_10,	// ventus/src/pipeline/execution.scala:496:14
                io_in_bits_in1_11,	// ventus/src/pipeline/execution.scala:496:14
                io_in_bits_in1_12,	// ventus/src/pipeline/execution.scala:496:14
                io_in_bits_in1_13,	// ventus/src/pipeline/execution.scala:496:14
                io_in_bits_in1_14,	// ventus/src/pipeline/execution.scala:496:14
                io_in_bits_in1_15,	// ventus/src/pipeline/execution.scala:496:14
                io_in_bits_in2_0,	// ventus/src/pipeline/execution.scala:496:14
                io_in_bits_in2_1,	// ventus/src/pipeline/execution.scala:496:14
                io_in_bits_in2_2,	// ventus/src/pipeline/execution.scala:496:14
                io_in_bits_in2_3,	// ventus/src/pipeline/execution.scala:496:14
                io_in_bits_in2_4,	// ventus/src/pipeline/execution.scala:496:14
                io_in_bits_in2_5,	// ventus/src/pipeline/execution.scala:496:14
                io_in_bits_in2_6,	// ventus/src/pipeline/execution.scala:496:14
                io_in_bits_in2_7,	// ventus/src/pipeline/execution.scala:496:14
                io_in_bits_in2_8,	// ventus/src/pipeline/execution.scala:496:14
                io_in_bits_in2_9,	// ventus/src/pipeline/execution.scala:496:14
                io_in_bits_in2_10,	// ventus/src/pipeline/execution.scala:496:14
                io_in_bits_in2_11,	// ventus/src/pipeline/execution.scala:496:14
                io_in_bits_in2_12,	// ventus/src/pipeline/execution.scala:496:14
                io_in_bits_in2_13,	// ventus/src/pipeline/execution.scala:496:14
                io_in_bits_in2_14,	// ventus/src/pipeline/execution.scala:496:14
                io_in_bits_in2_15,	// ventus/src/pipeline/execution.scala:496:14
  input         io_in_bits_mask_0,	// ventus/src/pipeline/execution.scala:496:14
                io_in_bits_mask_1,	// ventus/src/pipeline/execution.scala:496:14
                io_in_bits_mask_2,	// ventus/src/pipeline/execution.scala:496:14
                io_in_bits_mask_3,	// ventus/src/pipeline/execution.scala:496:14
                io_in_bits_mask_4,	// ventus/src/pipeline/execution.scala:496:14
                io_in_bits_mask_5,	// ventus/src/pipeline/execution.scala:496:14
                io_in_bits_mask_6,	// ventus/src/pipeline/execution.scala:496:14
                io_in_bits_mask_7,	// ventus/src/pipeline/execution.scala:496:14
                io_in_bits_mask_8,	// ventus/src/pipeline/execution.scala:496:14
                io_in_bits_mask_9,	// ventus/src/pipeline/execution.scala:496:14
                io_in_bits_mask_10,	// ventus/src/pipeline/execution.scala:496:14
                io_in_bits_mask_11,	// ventus/src/pipeline/execution.scala:496:14
                io_in_bits_mask_12,	// ventus/src/pipeline/execution.scala:496:14
                io_in_bits_mask_13,	// ventus/src/pipeline/execution.scala:496:14
                io_in_bits_mask_14,	// ventus/src/pipeline/execution.scala:496:14
                io_in_bits_mask_15,	// ventus/src/pipeline/execution.scala:496:14
  output        io_out_valid,	// ventus/src/pipeline/execution.scala:496:14
                io_out_bits_wvd,	// ventus/src/pipeline/execution.scala:496:14
  output [7:0]  io_out_bits_reg_idxw,	// ventus/src/pipeline/execution.scala:496:14
  output [2:0]  io_out_bits_warp_id,	// ventus/src/pipeline/execution.scala:496:14
  output [7:0]  io_out_bits_spike_info_sm_id,	// ventus/src/pipeline/execution.scala:496:14
  output [31:0] io_out_bits_spike_info_pc,	// ventus/src/pipeline/execution.scala:496:14
                io_out_bits_spike_info_inst,	// ventus/src/pipeline/execution.scala:496:14
                io_out_bits_wb_wvd_rd_0,	// ventus/src/pipeline/execution.scala:496:14
                io_out_bits_wb_wvd_rd_1,	// ventus/src/pipeline/execution.scala:496:14
                io_out_bits_wb_wvd_rd_2,	// ventus/src/pipeline/execution.scala:496:14
                io_out_bits_wb_wvd_rd_3,	// ventus/src/pipeline/execution.scala:496:14
                io_out_bits_wb_wvd_rd_4,	// ventus/src/pipeline/execution.scala:496:14
                io_out_bits_wb_wvd_rd_5,	// ventus/src/pipeline/execution.scala:496:14
                io_out_bits_wb_wvd_rd_6,	// ventus/src/pipeline/execution.scala:496:14
                io_out_bits_wb_wvd_rd_7,	// ventus/src/pipeline/execution.scala:496:14
                io_out_bits_wb_wvd_rd_8,	// ventus/src/pipeline/execution.scala:496:14
                io_out_bits_wb_wvd_rd_9,	// ventus/src/pipeline/execution.scala:496:14
                io_out_bits_wb_wvd_rd_10,	// ventus/src/pipeline/execution.scala:496:14
                io_out_bits_wb_wvd_rd_11,	// ventus/src/pipeline/execution.scala:496:14
                io_out_bits_wb_wvd_rd_12,	// ventus/src/pipeline/execution.scala:496:14
                io_out_bits_wb_wvd_rd_13,	// ventus/src/pipeline/execution.scala:496:14
                io_out_bits_wb_wvd_rd_14,	// ventus/src/pipeline/execution.scala:496:14
                io_out_bits_wb_wvd_rd_15,	// ventus/src/pipeline/execution.scala:496:14
  output        io_out_bits_wvd_mask_0,	// ventus/src/pipeline/execution.scala:496:14
                io_out_bits_wvd_mask_1,	// ventus/src/pipeline/execution.scala:496:14
                io_out_bits_wvd_mask_2,	// ventus/src/pipeline/execution.scala:496:14
                io_out_bits_wvd_mask_3,	// ventus/src/pipeline/execution.scala:496:14
                io_out_bits_wvd_mask_4,	// ventus/src/pipeline/execution.scala:496:14
                io_out_bits_wvd_mask_5,	// ventus/src/pipeline/execution.scala:496:14
                io_out_bits_wvd_mask_6,	// ventus/src/pipeline/execution.scala:496:14
                io_out_bits_wvd_mask_7,	// ventus/src/pipeline/execution.scala:496:14
                io_out_bits_wvd_mask_8,	// ventus/src/pipeline/execution.scala:496:14
                io_out_bits_wvd_mask_9,	// ventus/src/pipeline/execution.scala:496:14
                io_out_bits_wvd_mask_10,	// ventus/src/pipeline/execution.scala:496:14
                io_out_bits_wvd_mask_11,	// ventus/src/pipeline/execution.scala:496:14
                io_out_bits_wvd_mask_12,	// ventus/src/pipeline/execution.scala:496:14
                io_out_bits_wvd_mask_13,	// ventus/src/pipeline/execution.scala:496:14
                io_out_bits_wvd_mask_14,	// ventus/src/pipeline/execution.scala:496:14
                io_out_bits_wvd_mask_15,	// ventus/src/pipeline/execution.scala:496:14
  input         io_out2simt_stack_ready,	// ventus/src/pipeline/execution.scala:496:14
  output        io_out2simt_stack_valid,	// ventus/src/pipeline/execution.scala:496:14
  output [2:0]  io_out2simt_stack_bits_wid,	// ventus/src/pipeline/execution.scala:496:14
  output [15:0] io_out2simt_stack_bits_if_mask	// ventus/src/pipeline/execution.scala:496:14
);

  wire        _result2simt_io_enq_ready;	// ventus/src/pipeline/execution.scala:505:27
  wire        _result_io_enq_ready;	// ventus/src/pipeline/execution.scala:504:22
  wire [31:0] _ScalarALU_15_io_out;	// ventus/src/pipeline/execution.scala:502:47
  wire        _ScalarALU_15_io_cmp_out;	// ventus/src/pipeline/execution.scala:502:47
  wire [31:0] _ScalarALU_14_io_out;	// ventus/src/pipeline/execution.scala:502:47
  wire        _ScalarALU_14_io_cmp_out;	// ventus/src/pipeline/execution.scala:502:47
  wire [31:0] _ScalarALU_13_io_out;	// ventus/src/pipeline/execution.scala:502:47
  wire        _ScalarALU_13_io_cmp_out;	// ventus/src/pipeline/execution.scala:502:47
  wire [31:0] _ScalarALU_12_io_out;	// ventus/src/pipeline/execution.scala:502:47
  wire        _ScalarALU_12_io_cmp_out;	// ventus/src/pipeline/execution.scala:502:47
  wire [31:0] _ScalarALU_11_io_out;	// ventus/src/pipeline/execution.scala:502:47
  wire        _ScalarALU_11_io_cmp_out;	// ventus/src/pipeline/execution.scala:502:47
  wire [31:0] _ScalarALU_10_io_out;	// ventus/src/pipeline/execution.scala:502:47
  wire        _ScalarALU_10_io_cmp_out;	// ventus/src/pipeline/execution.scala:502:47
  wire [31:0] _ScalarALU_9_io_out;	// ventus/src/pipeline/execution.scala:502:47
  wire        _ScalarALU_9_io_cmp_out;	// ventus/src/pipeline/execution.scala:502:47
  wire [31:0] _ScalarALU_8_io_out;	// ventus/src/pipeline/execution.scala:502:47
  wire        _ScalarALU_8_io_cmp_out;	// ventus/src/pipeline/execution.scala:502:47
  wire [31:0] _ScalarALU_7_io_out;	// ventus/src/pipeline/execution.scala:502:47
  wire        _ScalarALU_7_io_cmp_out;	// ventus/src/pipeline/execution.scala:502:47
  wire [31:0] _ScalarALU_6_io_out;	// ventus/src/pipeline/execution.scala:502:47
  wire        _ScalarALU_6_io_cmp_out;	// ventus/src/pipeline/execution.scala:502:47
  wire [31:0] _ScalarALU_5_io_out;	// ventus/src/pipeline/execution.scala:502:47
  wire        _ScalarALU_5_io_cmp_out;	// ventus/src/pipeline/execution.scala:502:47
  wire [31:0] _ScalarALU_4_io_out;	// ventus/src/pipeline/execution.scala:502:47
  wire        _ScalarALU_4_io_cmp_out;	// ventus/src/pipeline/execution.scala:502:47
  wire [31:0] _ScalarALU_3_io_out;	// ventus/src/pipeline/execution.scala:502:47
  wire        _ScalarALU_3_io_cmp_out;	// ventus/src/pipeline/execution.scala:502:47
  wire [31:0] _ScalarALU_2_io_out;	// ventus/src/pipeline/execution.scala:502:47
  wire        _ScalarALU_2_io_cmp_out;	// ventus/src/pipeline/execution.scala:502:47
  wire [31:0] _ScalarALU_1_io_out;	// ventus/src/pipeline/execution.scala:502:47
  wire        _ScalarALU_1_io_cmp_out;	// ventus/src/pipeline/execution.scala:502:47
  wire [31:0] _ScalarALU_io_out;	// ventus/src/pipeline/execution.scala:502:47
  wire        _ScalarALU_io_cmp_out;	// ventus/src/pipeline/execution.scala:502:47
  wire        _GEN = io_in_bits_ctrl_alu_fn == 6'h3B | io_in_bits_ctrl_alu_fn == 6'h3A;	// ventus/src/pipeline/execution.scala:518:{36,53,79}
  wire        _GEN_0 = io_in_bits_ctrl_alu_fn == 6'h37;	// ventus/src/pipeline/execution.scala:518:121
  wire        _GEN_1 = io_in_bits_ctrl_alu_fn == 6'h36;	// ventus/src/pipeline/execution.scala:518:162
  wire        _GEN_2 = io_in_bits_ctrl_alu_fn == 6'h38;	// ventus/src/pipeline/execution.scala:518:202
  wire        _GEN_3 = _GEN | _GEN_0 | _GEN_1 | _GEN_2;	// ventus/src/pipeline/execution.scala:518:{53,121,162,176,202}
  wire        _GEN_4 = _GEN_3 & _GEN;	// ventus/src/pipeline/execution.scala:514:37, :518:{53,176,218}, :519:98, :520:22
  wire [31:0] _GEN_5 = {32{_GEN_3}} & {32{~_GEN}};	// ventus/src/pipeline/execution.scala:513:39, :518:{53,176,218}, :519:98, :527:43
  wire        _GEN_6 = io_in_bits_ctrl_alu_fn == 6'h39;	// ventus/src/pipeline/execution.scala:530:35
  wire        _GEN_7 = io_in_bits_ctrl_alu_fn == 6'h33;	// ventus/src/pipeline/execution.scala:533:35
  ScalarALU ScalarALU (	// ventus/src/pipeline/execution.scala:502:47
    .io_func
      (_GEN_3
         ? (_GEN
              ? {4'h3, io_in_bits_ctrl_alu_fn[0]}
              : _GEN_2 ? 5'h4 : {4'h3, io_in_bits_ctrl_alu_fn[0]})
         : io_in_bits_ctrl_alu_fn[4:0]),	// ventus/src/pipeline/execution.scala:512:{19,44}, :518:{53,176,202,218}, :519:98, :521:{23,29,62}, :523:54, :524:25, :526:{36,42,75}
    .io_in2     (io_in_bits_ctrl_reverse ? io_in_bits_in1_0 : io_in_bits_in2_0),	// ventus/src/pipeline/execution.scala:510:18, :514:37, :516:20
    .io_in1
      (_GEN_4
         ? ~io_in_bits_in1_0
         : io_in_bits_ctrl_reverse ? io_in_bits_in2_0 : io_in_bits_in1_0),	// ventus/src/pipeline/execution.scala:509:18, :514:37, :515:20, :518:218, :519:98, :520:{22,26}
    .io_out     (_ScalarALU_io_out),
    .io_cmp_out (_ScalarALU_io_cmp_out)
  );
  ScalarALU ScalarALU_1 (	// ventus/src/pipeline/execution.scala:502:47
    .io_func
      (_GEN_3
         ? (_GEN
              ? {4'h3, io_in_bits_ctrl_alu_fn[0]}
              : _GEN_2 ? 5'h4 : {4'h3, io_in_bits_ctrl_alu_fn[0]})
         : io_in_bits_ctrl_alu_fn[4:0]),	// ventus/src/pipeline/execution.scala:512:{19,44}, :518:{53,176,202,218}, :519:98, :521:{23,29,62}, :523:54, :524:25, :526:{36,42,75}
    .io_in2     (io_in_bits_ctrl_reverse ? io_in_bits_in1_1 : io_in_bits_in2_1),	// ventus/src/pipeline/execution.scala:510:18, :514:37, :516:20
    .io_in1
      (_GEN_4
         ? ~io_in_bits_in1_1
         : io_in_bits_ctrl_reverse ? io_in_bits_in2_1 : io_in_bits_in1_1),	// ventus/src/pipeline/execution.scala:509:18, :514:37, :515:20, :518:218, :519:98, :520:{22,26}
    .io_out     (_ScalarALU_1_io_out),
    .io_cmp_out (_ScalarALU_1_io_cmp_out)
  );
  ScalarALU ScalarALU_2 (	// ventus/src/pipeline/execution.scala:502:47
    .io_func
      (_GEN_3
         ? (_GEN
              ? {4'h3, io_in_bits_ctrl_alu_fn[0]}
              : _GEN_2 ? 5'h4 : {4'h3, io_in_bits_ctrl_alu_fn[0]})
         : io_in_bits_ctrl_alu_fn[4:0]),	// ventus/src/pipeline/execution.scala:512:{19,44}, :518:{53,176,202,218}, :519:98, :521:{23,29,62}, :523:54, :524:25, :526:{36,42,75}
    .io_in2     (io_in_bits_ctrl_reverse ? io_in_bits_in1_2 : io_in_bits_in2_2),	// ventus/src/pipeline/execution.scala:510:18, :514:37, :516:20
    .io_in1
      (_GEN_4
         ? ~io_in_bits_in1_2
         : io_in_bits_ctrl_reverse ? io_in_bits_in2_2 : io_in_bits_in1_2),	// ventus/src/pipeline/execution.scala:509:18, :514:37, :515:20, :518:218, :519:98, :520:{22,26}
    .io_out     (_ScalarALU_2_io_out),
    .io_cmp_out (_ScalarALU_2_io_cmp_out)
  );
  ScalarALU ScalarALU_3 (	// ventus/src/pipeline/execution.scala:502:47
    .io_func
      (_GEN_3
         ? (_GEN
              ? {4'h3, io_in_bits_ctrl_alu_fn[0]}
              : _GEN_2 ? 5'h4 : {4'h3, io_in_bits_ctrl_alu_fn[0]})
         : io_in_bits_ctrl_alu_fn[4:0]),	// ventus/src/pipeline/execution.scala:512:{19,44}, :518:{53,176,202,218}, :519:98, :521:{23,29,62}, :523:54, :524:25, :526:{36,42,75}
    .io_in2     (io_in_bits_ctrl_reverse ? io_in_bits_in1_3 : io_in_bits_in2_3),	// ventus/src/pipeline/execution.scala:510:18, :514:37, :516:20
    .io_in1
      (_GEN_4
         ? ~io_in_bits_in1_3
         : io_in_bits_ctrl_reverse ? io_in_bits_in2_3 : io_in_bits_in1_3),	// ventus/src/pipeline/execution.scala:509:18, :514:37, :515:20, :518:218, :519:98, :520:{22,26}
    .io_out     (_ScalarALU_3_io_out),
    .io_cmp_out (_ScalarALU_3_io_cmp_out)
  );
  ScalarALU ScalarALU_4 (	// ventus/src/pipeline/execution.scala:502:47
    .io_func
      (_GEN_3
         ? (_GEN
              ? {4'h3, io_in_bits_ctrl_alu_fn[0]}
              : _GEN_2 ? 5'h4 : {4'h3, io_in_bits_ctrl_alu_fn[0]})
         : io_in_bits_ctrl_alu_fn[4:0]),	// ventus/src/pipeline/execution.scala:512:{19,44}, :518:{53,176,202,218}, :519:98, :521:{23,29,62}, :523:54, :524:25, :526:{36,42,75}
    .io_in2     (io_in_bits_ctrl_reverse ? io_in_bits_in1_4 : io_in_bits_in2_4),	// ventus/src/pipeline/execution.scala:510:18, :514:37, :516:20
    .io_in1
      (_GEN_4
         ? ~io_in_bits_in1_4
         : io_in_bits_ctrl_reverse ? io_in_bits_in2_4 : io_in_bits_in1_4),	// ventus/src/pipeline/execution.scala:509:18, :514:37, :515:20, :518:218, :519:98, :520:{22,26}
    .io_out     (_ScalarALU_4_io_out),
    .io_cmp_out (_ScalarALU_4_io_cmp_out)
  );
  ScalarALU ScalarALU_5 (	// ventus/src/pipeline/execution.scala:502:47
    .io_func
      (_GEN_3
         ? (_GEN
              ? {4'h3, io_in_bits_ctrl_alu_fn[0]}
              : _GEN_2 ? 5'h4 : {4'h3, io_in_bits_ctrl_alu_fn[0]})
         : io_in_bits_ctrl_alu_fn[4:0]),	// ventus/src/pipeline/execution.scala:512:{19,44}, :518:{53,176,202,218}, :519:98, :521:{23,29,62}, :523:54, :524:25, :526:{36,42,75}
    .io_in2     (io_in_bits_ctrl_reverse ? io_in_bits_in1_5 : io_in_bits_in2_5),	// ventus/src/pipeline/execution.scala:510:18, :514:37, :516:20
    .io_in1
      (_GEN_4
         ? ~io_in_bits_in1_5
         : io_in_bits_ctrl_reverse ? io_in_bits_in2_5 : io_in_bits_in1_5),	// ventus/src/pipeline/execution.scala:509:18, :514:37, :515:20, :518:218, :519:98, :520:{22,26}
    .io_out     (_ScalarALU_5_io_out),
    .io_cmp_out (_ScalarALU_5_io_cmp_out)
  );
  ScalarALU ScalarALU_6 (	// ventus/src/pipeline/execution.scala:502:47
    .io_func
      (_GEN_3
         ? (_GEN
              ? {4'h3, io_in_bits_ctrl_alu_fn[0]}
              : _GEN_2 ? 5'h4 : {4'h3, io_in_bits_ctrl_alu_fn[0]})
         : io_in_bits_ctrl_alu_fn[4:0]),	// ventus/src/pipeline/execution.scala:512:{19,44}, :518:{53,176,202,218}, :519:98, :521:{23,29,62}, :523:54, :524:25, :526:{36,42,75}
    .io_in2     (io_in_bits_ctrl_reverse ? io_in_bits_in1_6 : io_in_bits_in2_6),	// ventus/src/pipeline/execution.scala:510:18, :514:37, :516:20
    .io_in1
      (_GEN_4
         ? ~io_in_bits_in1_6
         : io_in_bits_ctrl_reverse ? io_in_bits_in2_6 : io_in_bits_in1_6),	// ventus/src/pipeline/execution.scala:509:18, :514:37, :515:20, :518:218, :519:98, :520:{22,26}
    .io_out     (_ScalarALU_6_io_out),
    .io_cmp_out (_ScalarALU_6_io_cmp_out)
  );
  ScalarALU ScalarALU_7 (	// ventus/src/pipeline/execution.scala:502:47
    .io_func
      (_GEN_3
         ? (_GEN
              ? {4'h3, io_in_bits_ctrl_alu_fn[0]}
              : _GEN_2 ? 5'h4 : {4'h3, io_in_bits_ctrl_alu_fn[0]})
         : io_in_bits_ctrl_alu_fn[4:0]),	// ventus/src/pipeline/execution.scala:512:{19,44}, :518:{53,176,202,218}, :519:98, :521:{23,29,62}, :523:54, :524:25, :526:{36,42,75}
    .io_in2     (io_in_bits_ctrl_reverse ? io_in_bits_in1_7 : io_in_bits_in2_7),	// ventus/src/pipeline/execution.scala:510:18, :514:37, :516:20
    .io_in1
      (_GEN_4
         ? ~io_in_bits_in1_7
         : io_in_bits_ctrl_reverse ? io_in_bits_in2_7 : io_in_bits_in1_7),	// ventus/src/pipeline/execution.scala:509:18, :514:37, :515:20, :518:218, :519:98, :520:{22,26}
    .io_out     (_ScalarALU_7_io_out),
    .io_cmp_out (_ScalarALU_7_io_cmp_out)
  );
  ScalarALU ScalarALU_8 (	// ventus/src/pipeline/execution.scala:502:47
    .io_func
      (_GEN_3
         ? (_GEN
              ? {4'h3, io_in_bits_ctrl_alu_fn[0]}
              : _GEN_2 ? 5'h4 : {4'h3, io_in_bits_ctrl_alu_fn[0]})
         : io_in_bits_ctrl_alu_fn[4:0]),	// ventus/src/pipeline/execution.scala:512:{19,44}, :518:{53,176,202,218}, :519:98, :521:{23,29,62}, :523:54, :524:25, :526:{36,42,75}
    .io_in2     (io_in_bits_ctrl_reverse ? io_in_bits_in1_8 : io_in_bits_in2_8),	// ventus/src/pipeline/execution.scala:510:18, :514:37, :516:20
    .io_in1
      (_GEN_4
         ? ~io_in_bits_in1_8
         : io_in_bits_ctrl_reverse ? io_in_bits_in2_8 : io_in_bits_in1_8),	// ventus/src/pipeline/execution.scala:509:18, :514:37, :515:20, :518:218, :519:98, :520:{22,26}
    .io_out     (_ScalarALU_8_io_out),
    .io_cmp_out (_ScalarALU_8_io_cmp_out)
  );
  ScalarALU ScalarALU_9 (	// ventus/src/pipeline/execution.scala:502:47
    .io_func
      (_GEN_3
         ? (_GEN
              ? {4'h3, io_in_bits_ctrl_alu_fn[0]}
              : _GEN_2 ? 5'h4 : {4'h3, io_in_bits_ctrl_alu_fn[0]})
         : io_in_bits_ctrl_alu_fn[4:0]),	// ventus/src/pipeline/execution.scala:512:{19,44}, :518:{53,176,202,218}, :519:98, :521:{23,29,62}, :523:54, :524:25, :526:{36,42,75}
    .io_in2     (io_in_bits_ctrl_reverse ? io_in_bits_in1_9 : io_in_bits_in2_9),	// ventus/src/pipeline/execution.scala:510:18, :514:37, :516:20
    .io_in1
      (_GEN_4
         ? ~io_in_bits_in1_9
         : io_in_bits_ctrl_reverse ? io_in_bits_in2_9 : io_in_bits_in1_9),	// ventus/src/pipeline/execution.scala:509:18, :514:37, :515:20, :518:218, :519:98, :520:{22,26}
    .io_out     (_ScalarALU_9_io_out),
    .io_cmp_out (_ScalarALU_9_io_cmp_out)
  );
  ScalarALU ScalarALU_10 (	// ventus/src/pipeline/execution.scala:502:47
    .io_func
      (_GEN_3
         ? (_GEN
              ? {4'h3, io_in_bits_ctrl_alu_fn[0]}
              : _GEN_2 ? 5'h4 : {4'h3, io_in_bits_ctrl_alu_fn[0]})
         : io_in_bits_ctrl_alu_fn[4:0]),	// ventus/src/pipeline/execution.scala:512:{19,44}, :518:{53,176,202,218}, :519:98, :521:{23,29,62}, :523:54, :524:25, :526:{36,42,75}
    .io_in2     (io_in_bits_ctrl_reverse ? io_in_bits_in1_10 : io_in_bits_in2_10),	// ventus/src/pipeline/execution.scala:510:18, :514:37, :516:20
    .io_in1
      (_GEN_4
         ? ~io_in_bits_in1_10
         : io_in_bits_ctrl_reverse ? io_in_bits_in2_10 : io_in_bits_in1_10),	// ventus/src/pipeline/execution.scala:509:18, :514:37, :515:20, :518:218, :519:98, :520:{22,26}
    .io_out     (_ScalarALU_10_io_out),
    .io_cmp_out (_ScalarALU_10_io_cmp_out)
  );
  ScalarALU ScalarALU_11 (	// ventus/src/pipeline/execution.scala:502:47
    .io_func
      (_GEN_3
         ? (_GEN
              ? {4'h3, io_in_bits_ctrl_alu_fn[0]}
              : _GEN_2 ? 5'h4 : {4'h3, io_in_bits_ctrl_alu_fn[0]})
         : io_in_bits_ctrl_alu_fn[4:0]),	// ventus/src/pipeline/execution.scala:512:{19,44}, :518:{53,176,202,218}, :519:98, :521:{23,29,62}, :523:54, :524:25, :526:{36,42,75}
    .io_in2     (io_in_bits_ctrl_reverse ? io_in_bits_in1_11 : io_in_bits_in2_11),	// ventus/src/pipeline/execution.scala:510:18, :514:37, :516:20
    .io_in1
      (_GEN_4
         ? ~io_in_bits_in1_11
         : io_in_bits_ctrl_reverse ? io_in_bits_in2_11 : io_in_bits_in1_11),	// ventus/src/pipeline/execution.scala:509:18, :514:37, :515:20, :518:218, :519:98, :520:{22,26}
    .io_out     (_ScalarALU_11_io_out),
    .io_cmp_out (_ScalarALU_11_io_cmp_out)
  );
  ScalarALU ScalarALU_12 (	// ventus/src/pipeline/execution.scala:502:47
    .io_func
      (_GEN_3
         ? (_GEN
              ? {4'h3, io_in_bits_ctrl_alu_fn[0]}
              : _GEN_2 ? 5'h4 : {4'h3, io_in_bits_ctrl_alu_fn[0]})
         : io_in_bits_ctrl_alu_fn[4:0]),	// ventus/src/pipeline/execution.scala:512:{19,44}, :518:{53,176,202,218}, :519:98, :521:{23,29,62}, :523:54, :524:25, :526:{36,42,75}
    .io_in2     (io_in_bits_ctrl_reverse ? io_in_bits_in1_12 : io_in_bits_in2_12),	// ventus/src/pipeline/execution.scala:510:18, :514:37, :516:20
    .io_in1
      (_GEN_4
         ? ~io_in_bits_in1_12
         : io_in_bits_ctrl_reverse ? io_in_bits_in2_12 : io_in_bits_in1_12),	// ventus/src/pipeline/execution.scala:509:18, :514:37, :515:20, :518:218, :519:98, :520:{22,26}
    .io_out     (_ScalarALU_12_io_out),
    .io_cmp_out (_ScalarALU_12_io_cmp_out)
  );
  ScalarALU ScalarALU_13 (	// ventus/src/pipeline/execution.scala:502:47
    .io_func
      (_GEN_3
         ? (_GEN
              ? {4'h3, io_in_bits_ctrl_alu_fn[0]}
              : _GEN_2 ? 5'h4 : {4'h3, io_in_bits_ctrl_alu_fn[0]})
         : io_in_bits_ctrl_alu_fn[4:0]),	// ventus/src/pipeline/execution.scala:512:{19,44}, :518:{53,176,202,218}, :519:98, :521:{23,29,62}, :523:54, :524:25, :526:{36,42,75}
    .io_in2     (io_in_bits_ctrl_reverse ? io_in_bits_in1_13 : io_in_bits_in2_13),	// ventus/src/pipeline/execution.scala:510:18, :514:37, :516:20
    .io_in1
      (_GEN_4
         ? ~io_in_bits_in1_13
         : io_in_bits_ctrl_reverse ? io_in_bits_in2_13 : io_in_bits_in1_13),	// ventus/src/pipeline/execution.scala:509:18, :514:37, :515:20, :518:218, :519:98, :520:{22,26}
    .io_out     (_ScalarALU_13_io_out),
    .io_cmp_out (_ScalarALU_13_io_cmp_out)
  );
  ScalarALU ScalarALU_14 (	// ventus/src/pipeline/execution.scala:502:47
    .io_func
      (_GEN_3
         ? (_GEN
              ? {4'h3, io_in_bits_ctrl_alu_fn[0]}
              : _GEN_2 ? 5'h4 : {4'h3, io_in_bits_ctrl_alu_fn[0]})
         : io_in_bits_ctrl_alu_fn[4:0]),	// ventus/src/pipeline/execution.scala:512:{19,44}, :518:{53,176,202,218}, :519:98, :521:{23,29,62}, :523:54, :524:25, :526:{36,42,75}
    .io_in2     (io_in_bits_ctrl_reverse ? io_in_bits_in1_14 : io_in_bits_in2_14),	// ventus/src/pipeline/execution.scala:510:18, :514:37, :516:20
    .io_in1
      (_GEN_4
         ? ~io_in_bits_in1_14
         : io_in_bits_ctrl_reverse ? io_in_bits_in2_14 : io_in_bits_in1_14),	// ventus/src/pipeline/execution.scala:509:18, :514:37, :515:20, :518:218, :519:98, :520:{22,26}
    .io_out     (_ScalarALU_14_io_out),
    .io_cmp_out (_ScalarALU_14_io_cmp_out)
  );
  ScalarALU ScalarALU_15 (	// ventus/src/pipeline/execution.scala:502:47
    .io_func
      (_GEN_3
         ? (_GEN
              ? {4'h3, io_in_bits_ctrl_alu_fn[0]}
              : _GEN_2 ? 5'h4 : {4'h3, io_in_bits_ctrl_alu_fn[0]})
         : io_in_bits_ctrl_alu_fn[4:0]),	// ventus/src/pipeline/execution.scala:512:{19,44}, :518:{53,176,202,218}, :519:98, :521:{23,29,62}, :523:54, :524:25, :526:{36,42,75}
    .io_in2     (io_in_bits_ctrl_reverse ? io_in_bits_in1_15 : io_in_bits_in2_15),	// ventus/src/pipeline/execution.scala:510:18, :514:37, :516:20
    .io_in1
      (_GEN_4
         ? ~io_in_bits_in1_15
         : io_in_bits_ctrl_reverse ? io_in_bits_in2_15 : io_in_bits_in1_15),	// ventus/src/pipeline/execution.scala:509:18, :514:37, :515:20, :518:218, :519:98, :520:{22,26}
    .io_out     (_ScalarALU_15_io_out),
    .io_cmp_out (_ScalarALU_15_io_cmp_out)
  );
  Queue1_WriteVecCtrl2 result (	// ventus/src/pipeline/execution.scala:504:22
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_result_io_enq_ready),
    .io_enq_valid
      (io_in_valid & io_in_bits_ctrl_wvd & ~io_in_bits_ctrl_simt_stack),	// ventus/src/pipeline/execution.scala:554:{62,65}
    .io_enq_bits_wvd              (io_in_bits_ctrl_wvd),
    .io_enq_bits_reg_idxw         (io_in_bits_ctrl_reg_idxw),
    .io_enq_bits_warp_id          (io_in_bits_ctrl_wid),
    .io_enq_bits_spike_info_sm_id (io_in_bits_ctrl_spike_info_sm_id),
    .io_enq_bits_spike_info_pc    (io_in_bits_ctrl_spike_info_pc),
    .io_enq_bits_spike_info_inst  (io_in_bits_ctrl_spike_info_inst),
    .io_enq_bits_wb_wvd_rd_0
      (io_in_bits_ctrl_writemask
         ? (_GEN_0 | _GEN_1 | _GEN_2
              ? {16'h0,
                 io_in_bits_mask_15 & ~(_ScalarALU_15_io_out[0]),
                 io_in_bits_mask_14 & ~(_ScalarALU_14_io_out[0]),
                 io_in_bits_mask_13 & ~(_ScalarALU_13_io_out[0]),
                 io_in_bits_mask_12 & ~(_ScalarALU_12_io_out[0]),
                 io_in_bits_mask_11 & ~(_ScalarALU_11_io_out[0]),
                 io_in_bits_mask_10 & ~(_ScalarALU_10_io_out[0]),
                 io_in_bits_mask_9 & ~(_ScalarALU_9_io_out[0]),
                 io_in_bits_mask_8 & ~(_ScalarALU_8_io_out[0]),
                 io_in_bits_mask_7 & ~(_ScalarALU_7_io_out[0]),
                 io_in_bits_mask_6 & ~(_ScalarALU_6_io_out[0]),
                 io_in_bits_mask_5 & ~(_ScalarALU_5_io_out[0]),
                 io_in_bits_mask_4 & ~(_ScalarALU_4_io_out[0]),
                 io_in_bits_mask_3 & ~(_ScalarALU_3_io_out[0]),
                 io_in_bits_mask_2 & ~(_ScalarALU_2_io_out[0]),
                 io_in_bits_mask_1 & ~(_ScalarALU_1_io_out[0]),
                 io_in_bits_mask_0 & ~(_ScalarALU_io_out[0])}
              : io_in_bits_ctrl_readmask
                  ? _ScalarALU_io_out
                  : {16'h0,
                     io_in_bits_mask_15 & _ScalarALU_15_io_out[0],
                     io_in_bits_mask_14 & _ScalarALU_14_io_out[0],
                     io_in_bits_mask_13 & _ScalarALU_13_io_out[0],
                     io_in_bits_mask_12 & _ScalarALU_12_io_out[0],
                     io_in_bits_mask_11 & _ScalarALU_11_io_out[0],
                     io_in_bits_mask_10 & _ScalarALU_10_io_out[0],
                     io_in_bits_mask_9 & _ScalarALU_9_io_out[0],
                     io_in_bits_mask_8 & _ScalarALU_8_io_out[0],
                     io_in_bits_mask_7 & _ScalarALU_7_io_out[0],
                     io_in_bits_mask_6 & _ScalarALU_6_io_out[0],
                     io_in_bits_mask_5 & _ScalarALU_5_io_out[0],
                     io_in_bits_mask_4 & _ScalarALU_4_io_out[0],
                     io_in_bits_mask_3 & _ScalarALU_3_io_out[0],
                     io_in_bits_mask_2 & _ScalarALU_2_io_out[0],
                     io_in_bits_mask_1 & _ScalarALU_1_io_out[0],
                     io_in_bits_mask_0 & _ScalarALU_io_out[0]})
         : _GEN_7
             ? (io_in_bits_mask_0 ? io_in_bits_in1_0 : io_in_bits_in2_0)
             : _GEN_6 ? 32'h0 : _GEN_5 ^ _ScalarALU_io_out),	// ventus/src/pipeline/execution.scala:502:47, :513:39, :518:{121,162,202,218}, :519:98, :530:{35,47}, :531:41, :533:{35,50}, :534:{41,47}, :538:37, :539:{39,45}, :540:{12,43}, :543:{91,133}, :544:41, :545:{14,35}
    .io_enq_bits_wb_wvd_rd_1
      (_GEN_7
         ? (io_in_bits_mask_1 ? io_in_bits_in1_1 : io_in_bits_in2_1)
         : _GEN_6 ? 32'h1 : _GEN_5 ^ _ScalarALU_1_io_out),	// ventus/src/pipeline/execution.scala:502:47, :513:39, :518:218, :519:98, :530:{35,47}, :531:41, :533:{35,50}, :534:{41,47}
    .io_enq_bits_wb_wvd_rd_2
      (_GEN_7
         ? (io_in_bits_mask_2 ? io_in_bits_in1_2 : io_in_bits_in2_2)
         : _GEN_6 ? 32'h2 : _GEN_5 ^ _ScalarALU_2_io_out),	// ventus/src/pipeline/execution.scala:502:47, :513:39, :518:218, :519:98, :530:{35,47}, :531:41, :533:{35,50}, :534:{41,47}
    .io_enq_bits_wb_wvd_rd_3
      (_GEN_7
         ? (io_in_bits_mask_3 ? io_in_bits_in1_3 : io_in_bits_in2_3)
         : _GEN_6 ? 32'h3 : _GEN_5 ^ _ScalarALU_3_io_out),	// ventus/src/pipeline/execution.scala:502:47, :513:39, :518:218, :519:98, :530:{35,47}, :531:41, :533:{35,50}, :534:{41,47}
    .io_enq_bits_wb_wvd_rd_4
      (_GEN_7
         ? (io_in_bits_mask_4 ? io_in_bits_in1_4 : io_in_bits_in2_4)
         : _GEN_6 ? 32'h4 : _GEN_5 ^ _ScalarALU_4_io_out),	// ventus/src/pipeline/execution.scala:502:47, :513:39, :518:218, :519:98, :530:{35,47}, :531:41, :533:{35,50}, :534:{41,47}
    .io_enq_bits_wb_wvd_rd_5
      (_GEN_7
         ? (io_in_bits_mask_5 ? io_in_bits_in1_5 : io_in_bits_in2_5)
         : _GEN_6 ? 32'h5 : _GEN_5 ^ _ScalarALU_5_io_out),	// ventus/src/pipeline/execution.scala:502:47, :513:39, :518:218, :519:98, :530:{35,47}, :531:41, :533:{35,50}, :534:{41,47}
    .io_enq_bits_wb_wvd_rd_6
      (_GEN_7
         ? (io_in_bits_mask_6 ? io_in_bits_in1_6 : io_in_bits_in2_6)
         : _GEN_6 ? 32'h6 : _GEN_5 ^ _ScalarALU_6_io_out),	// ventus/src/pipeline/execution.scala:502:47, :513:39, :518:218, :519:98, :530:{35,47}, :531:41, :533:{35,50}, :534:{41,47}
    .io_enq_bits_wb_wvd_rd_7
      (_GEN_7
         ? (io_in_bits_mask_7 ? io_in_bits_in1_7 : io_in_bits_in2_7)
         : _GEN_6 ? 32'h7 : _GEN_5 ^ _ScalarALU_7_io_out),	// ventus/src/pipeline/execution.scala:502:47, :513:39, :518:218, :519:98, :530:{35,47}, :531:41, :533:{35,50}, :534:{41,47}
    .io_enq_bits_wb_wvd_rd_8
      (_GEN_7
         ? (io_in_bits_mask_8 ? io_in_bits_in1_8 : io_in_bits_in2_8)
         : _GEN_6 ? 32'h8 : _GEN_5 ^ _ScalarALU_8_io_out),	// ventus/src/pipeline/execution.scala:502:47, :513:39, :518:218, :519:98, :530:{35,47}, :531:41, :533:{35,50}, :534:{41,47}
    .io_enq_bits_wb_wvd_rd_9
      (_GEN_7
         ? (io_in_bits_mask_9 ? io_in_bits_in1_9 : io_in_bits_in2_9)
         : _GEN_6 ? 32'h9 : _GEN_5 ^ _ScalarALU_9_io_out),	// ventus/src/pipeline/execution.scala:502:47, :513:39, :518:218, :519:98, :530:{35,47}, :531:41, :533:{35,50}, :534:{41,47}
    .io_enq_bits_wb_wvd_rd_10
      (_GEN_7
         ? (io_in_bits_mask_10 ? io_in_bits_in1_10 : io_in_bits_in2_10)
         : _GEN_6 ? 32'hA : _GEN_5 ^ _ScalarALU_10_io_out),	// ventus/src/pipeline/execution.scala:502:47, :513:39, :518:218, :519:98, :530:{35,47}, :531:41, :533:{35,50}, :534:{41,47}
    .io_enq_bits_wb_wvd_rd_11
      (_GEN_7
         ? (io_in_bits_mask_11 ? io_in_bits_in1_11 : io_in_bits_in2_11)
         : _GEN_6 ? 32'hB : _GEN_5 ^ _ScalarALU_11_io_out),	// ventus/src/pipeline/execution.scala:502:47, :513:39, :518:218, :519:98, :530:{35,47}, :531:41, :533:{35,50}, :534:{41,47}
    .io_enq_bits_wb_wvd_rd_12
      (_GEN_7
         ? (io_in_bits_mask_12 ? io_in_bits_in1_12 : io_in_bits_in2_12)
         : _GEN_6 ? 32'hC : _GEN_5 ^ _ScalarALU_12_io_out),	// ventus/src/pipeline/execution.scala:502:47, :513:39, :518:218, :519:98, :530:{35,47}, :531:41, :533:{35,50}, :534:{41,47}
    .io_enq_bits_wb_wvd_rd_13
      (_GEN_7
         ? (io_in_bits_mask_13 ? io_in_bits_in1_13 : io_in_bits_in2_13)
         : _GEN_6 ? 32'hD : _GEN_5 ^ _ScalarALU_13_io_out),	// ventus/src/pipeline/execution.scala:502:47, :513:39, :518:218, :519:98, :530:{35,47}, :531:41, :533:{35,50}, :534:{41,47}
    .io_enq_bits_wb_wvd_rd_14
      (_GEN_7
         ? (io_in_bits_mask_14 ? io_in_bits_in1_14 : io_in_bits_in2_14)
         : _GEN_6 ? 32'hE : _GEN_5 ^ _ScalarALU_14_io_out),	// ventus/src/pipeline/execution.scala:502:47, :513:39, :518:218, :519:98, :530:{35,47}, :531:41, :533:{35,50}, :534:{41,47}
    .io_enq_bits_wb_wvd_rd_15
      (_GEN_7
         ? (io_in_bits_mask_15 ? io_in_bits_in1_15 : io_in_bits_in2_15)
         : _GEN_6 ? 32'hF : _GEN_5 ^ _ScalarALU_15_io_out),	// ventus/src/pipeline/execution.scala:502:47, :513:39, :518:218, :519:98, :530:{35,47}, :531:41, :533:{35,50}, :534:{41,47}
    .io_enq_bits_wvd_mask_0       (io_in_bits_mask_0),
    .io_enq_bits_wvd_mask_1       (io_in_bits_mask_1),
    .io_enq_bits_wvd_mask_2       (io_in_bits_mask_2),
    .io_enq_bits_wvd_mask_3       (io_in_bits_mask_3),
    .io_enq_bits_wvd_mask_4       (io_in_bits_mask_4),
    .io_enq_bits_wvd_mask_5       (io_in_bits_mask_5),
    .io_enq_bits_wvd_mask_6       (io_in_bits_mask_6),
    .io_enq_bits_wvd_mask_7       (io_in_bits_mask_7),
    .io_enq_bits_wvd_mask_8       (io_in_bits_mask_8),
    .io_enq_bits_wvd_mask_9       (io_in_bits_mask_9),
    .io_enq_bits_wvd_mask_10      (io_in_bits_mask_10),
    .io_enq_bits_wvd_mask_11      (io_in_bits_mask_11),
    .io_enq_bits_wvd_mask_12      (io_in_bits_mask_12),
    .io_enq_bits_wvd_mask_13      (io_in_bits_mask_13),
    .io_enq_bits_wvd_mask_14      (io_in_bits_mask_14),
    .io_enq_bits_wvd_mask_15      (io_in_bits_mask_15),
    .io_deq_ready                 (1'h1),	// ventus/src/pipeline/execution.scala:496:14, :504:22
    .io_deq_valid                 (io_out_valid),
    .io_deq_bits_wvd              (io_out_bits_wvd),
    .io_deq_bits_reg_idxw         (io_out_bits_reg_idxw),
    .io_deq_bits_warp_id          (io_out_bits_warp_id),
    .io_deq_bits_spike_info_sm_id (io_out_bits_spike_info_sm_id),
    .io_deq_bits_spike_info_pc    (io_out_bits_spike_info_pc),
    .io_deq_bits_spike_info_inst  (io_out_bits_spike_info_inst),
    .io_deq_bits_wb_wvd_rd_0      (io_out_bits_wb_wvd_rd_0),
    .io_deq_bits_wb_wvd_rd_1      (io_out_bits_wb_wvd_rd_1),
    .io_deq_bits_wb_wvd_rd_2      (io_out_bits_wb_wvd_rd_2),
    .io_deq_bits_wb_wvd_rd_3      (io_out_bits_wb_wvd_rd_3),
    .io_deq_bits_wb_wvd_rd_4      (io_out_bits_wb_wvd_rd_4),
    .io_deq_bits_wb_wvd_rd_5      (io_out_bits_wb_wvd_rd_5),
    .io_deq_bits_wb_wvd_rd_6      (io_out_bits_wb_wvd_rd_6),
    .io_deq_bits_wb_wvd_rd_7      (io_out_bits_wb_wvd_rd_7),
    .io_deq_bits_wb_wvd_rd_8      (io_out_bits_wb_wvd_rd_8),
    .io_deq_bits_wb_wvd_rd_9      (io_out_bits_wb_wvd_rd_9),
    .io_deq_bits_wb_wvd_rd_10     (io_out_bits_wb_wvd_rd_10),
    .io_deq_bits_wb_wvd_rd_11     (io_out_bits_wb_wvd_rd_11),
    .io_deq_bits_wb_wvd_rd_12     (io_out_bits_wb_wvd_rd_12),
    .io_deq_bits_wb_wvd_rd_13     (io_out_bits_wb_wvd_rd_13),
    .io_deq_bits_wb_wvd_rd_14     (io_out_bits_wb_wvd_rd_14),
    .io_deq_bits_wb_wvd_rd_15     (io_out_bits_wb_wvd_rd_15),
    .io_deq_bits_wvd_mask_0       (io_out_bits_wvd_mask_0),
    .io_deq_bits_wvd_mask_1       (io_out_bits_wvd_mask_1),
    .io_deq_bits_wvd_mask_2       (io_out_bits_wvd_mask_2),
    .io_deq_bits_wvd_mask_3       (io_out_bits_wvd_mask_3),
    .io_deq_bits_wvd_mask_4       (io_out_bits_wvd_mask_4),
    .io_deq_bits_wvd_mask_5       (io_out_bits_wvd_mask_5),
    .io_deq_bits_wvd_mask_6       (io_out_bits_wvd_mask_6),
    .io_deq_bits_wvd_mask_7       (io_out_bits_wvd_mask_7),
    .io_deq_bits_wvd_mask_8       (io_out_bits_wvd_mask_8),
    .io_deq_bits_wvd_mask_9       (io_out_bits_wvd_mask_9),
    .io_deq_bits_wvd_mask_10      (io_out_bits_wvd_mask_10),
    .io_deq_bits_wvd_mask_11      (io_out_bits_wvd_mask_11),
    .io_deq_bits_wvd_mask_12      (io_out_bits_wvd_mask_12),
    .io_deq_bits_wvd_mask_13      (io_out_bits_wvd_mask_13),
    .io_deq_bits_wvd_mask_14      (io_out_bits_wvd_mask_14),
    .io_deq_bits_wvd_mask_15      (io_out_bits_wvd_mask_15)
  );
  Queue1_vec_alu_bus2 result2simt (	// ventus/src/pipeline/execution.scala:505:27
    .clock               (clock),
    .reset               (reset),
    .io_enq_ready        (_result2simt_io_enq_ready),
    .io_enq_valid        (io_in_valid & io_in_bits_ctrl_simt_stack),	// ventus/src/pipeline/execution.scala:558:45
    .io_enq_bits_wid     (io_in_bits_ctrl_wid),
    .io_enq_bits_if_mask
      (~{_ScalarALU_15_io_cmp_out,
         _ScalarALU_14_io_cmp_out,
         _ScalarALU_13_io_cmp_out,
         _ScalarALU_12_io_cmp_out,
         _ScalarALU_11_io_cmp_out,
         _ScalarALU_10_io_cmp_out,
         _ScalarALU_9_io_cmp_out,
         _ScalarALU_8_io_cmp_out,
         _ScalarALU_7_io_cmp_out,
         _ScalarALU_6_io_cmp_out,
         _ScalarALU_5_io_cmp_out,
         _ScalarALU_4_io_cmp_out,
         _ScalarALU_3_io_cmp_out,
         _ScalarALU_2_io_cmp_out,
         _ScalarALU_1_io_cmp_out,
         _ScalarALU_io_cmp_out}),	// ventus/src/pipeline/execution.scala:502:47, :557:{40,79}
    .io_deq_ready        (io_out2simt_stack_ready),
    .io_deq_valid        (io_out2simt_stack_valid),
    .io_deq_bits_wid     (io_out2simt_stack_bits_wid),
    .io_deq_bits_if_mask (io_out2simt_stack_bits_if_mask)
  );
  assign io_in_ready =
    io_in_bits_ctrl_simt_stack ? _result2simt_io_enq_ready : _result_io_enq_ready;	// ventus/src/pipeline/execution.scala:476:7, :504:22, :505:27, :564:23
endmodule

