Protel Design System Design Rule Check
PCB File : C:\Users\aitor\Documents\GitHub\SemesterProjectPED2\Interface board\2019_02_25_PCB\V2_PCB.PcbDoc
Date     : 11/03/2019
Time     : 12:49:02

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=15mil) (All),(All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Direct Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=100mil) (Preferred=20mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
   Violation between Hole Size Constraint: (137.795mil > 100mil) Pad Con2-1(9645.669mil,7440.945mil) on Multi-Layer Actual Hole Size = 137.795mil
   Violation between Hole Size Constraint: (137.795mil > 100mil) Pad Con1-1(9640mil,2160mil) on Multi-Layer Actual Hole Size = 137.795mil
   Violation between Hole Size Constraint: (137.795mil > 100mil) Pad Con4-1(2165.354mil,2165.354mil) on Multi-Layer Actual Hole Size = 137.795mil
   Violation between Hole Size Constraint: (137.795mil > 100mil) Pad Con3-1(2165.354mil,7440.945mil) on Multi-Layer Actual Hole Size = 137.795mil
   Violation between Hole Size Constraint: (125.984mil > 100mil) Pad P5-1(9335.906mil,2753.071mil) on Multi-Layer Actual Hole Size = 125.984mil
   Violation between Hole Size Constraint: (125.984mil > 100mil) Pad P5-1(8824.094mil,2753.071mil) on Multi-Layer Actual Hole Size = 125.984mil
   Violation between Hole Size Constraint: (125.984mil > 100mil) Pad P4-1(9335.906mil,3653.071mil) on Multi-Layer Actual Hole Size = 125.984mil
   Violation between Hole Size Constraint: (125.984mil > 100mil) Pad P4-1(8824.094mil,3653.071mil) on Multi-Layer Actual Hole Size = 125.984mil
   Violation between Hole Size Constraint: (106.299mil > 100mil) Pad S6-0(3140mil,2400mil) on Multi-Layer Actual Hole Size = 106.299mil
   Violation between Hole Size Constraint: (106.299mil > 100mil) Pad S6-1(2951.024mil,2400mil) on Multi-Layer Actual Hole Size = 106.299mil
   Violation between Hole Size Constraint: (106.299mil > 100mil) Pad S6-2(2762.047mil,2400mil) on Multi-Layer Actual Hole Size = 106.299mil
   Violation between Hole Size Constraint: (106.299mil > 100mil) Pad S5-0(3140mil,2940mil) on Multi-Layer Actual Hole Size = 106.299mil
   Violation between Hole Size Constraint: (106.299mil > 100mil) Pad S5-1(2951.024mil,2940mil) on Multi-Layer Actual Hole Size = 106.299mil
   Violation between Hole Size Constraint: (106.299mil > 100mil) Pad S5-2(2762.047mil,2940mil) on Multi-Layer Actual Hole Size = 106.299mil
   Violation between Hole Size Constraint: (106.299mil > 100mil) Pad S4-0(3140mil,3500mil) on Multi-Layer Actual Hole Size = 106.299mil
   Violation between Hole Size Constraint: (106.299mil > 100mil) Pad S4-1(2951.024mil,3500mil) on Multi-Layer Actual Hole Size = 106.299mil
   Violation between Hole Size Constraint: (106.299mil > 100mil) Pad S4-2(2762.047mil,3500mil) on Multi-Layer Actual Hole Size = 106.299mil
   Violation between Hole Size Constraint: (106.299mil > 100mil) Pad S3-0(3140mil,4020mil) on Multi-Layer Actual Hole Size = 106.299mil
   Violation between Hole Size Constraint: (106.299mil > 100mil) Pad S3-1(2951.024mil,4020mil) on Multi-Layer Actual Hole Size = 106.299mil
   Violation between Hole Size Constraint: (106.299mil > 100mil) Pad S3-2(2762.047mil,4020mil) on Multi-Layer Actual Hole Size = 106.299mil
   Violation between Hole Size Constraint: (106.299mil > 100mil) Pad S2-0(6300mil,3440mil) on Multi-Layer Actual Hole Size = 106.299mil
   Violation between Hole Size Constraint: (106.299mil > 100mil) Pad S2-1(6111.024mil,3440mil) on Multi-Layer Actual Hole Size = 106.299mil
   Violation between Hole Size Constraint: (106.299mil > 100mil) Pad S2-2(5922.047mil,3440mil) on Multi-Layer Actual Hole Size = 106.299mil
   Violation between Hole Size Constraint: (106.299mil > 100mil) Pad S1-0(6300mil,4020mil) on Multi-Layer Actual Hole Size = 106.299mil
   Violation between Hole Size Constraint: (106.299mil > 100mil) Pad S1-1(6111.024mil,4020mil) on Multi-Layer Actual Hole Size = 106.299mil
   Violation between Hole Size Constraint: (106.299mil > 100mil) Pad S1-2(5922.047mil,4020mil) on Multi-Layer Actual Hole Size = 106.299mil
   Violation between Hole Size Constraint: (106.299mil > 100mil) Pad B8-2(3960mil,4082.047mil) on Multi-Layer Actual Hole Size = 106.299mil
   Violation between Hole Size Constraint: (106.299mil > 100mil) Pad B8-1(3960mil,4271.024mil) on Multi-Layer Actual Hole Size = 106.299mil
   Violation between Hole Size Constraint: (106.299mil > 100mil) Pad B8-0(3960mil,4460mil) on Multi-Layer Actual Hole Size = 106.299mil
   Violation between Hole Size Constraint: (106.299mil > 100mil) Pad B7-2(3960mil,3442.047mil) on Multi-Layer Actual Hole Size = 106.299mil
   Violation between Hole Size Constraint: (106.299mil > 100mil) Pad B7-1(3960mil,3631.024mil) on Multi-Layer Actual Hole Size = 106.299mil
   Violation between Hole Size Constraint: (106.299mil > 100mil) Pad B7-0(3960mil,3820mil) on Multi-Layer Actual Hole Size = 106.299mil
   Violation between Hole Size Constraint: (106.299mil > 100mil) Pad B6-2(3960mil,2802.047mil) on Multi-Layer Actual Hole Size = 106.299mil
   Violation between Hole Size Constraint: (106.299mil > 100mil) Pad B6-1(3960mil,2991.024mil) on Multi-Layer Actual Hole Size = 106.299mil
   Violation between Hole Size Constraint: (106.299mil > 100mil) Pad B6-0(3960mil,3180mil) on Multi-Layer Actual Hole Size = 106.299mil
   Violation between Hole Size Constraint: (106.299mil > 100mil) Pad B5-2(3960mil,2162.047mil) on Multi-Layer Actual Hole Size = 106.299mil
   Violation between Hole Size Constraint: (106.299mil > 100mil) Pad B5-1(3960mil,2351.024mil) on Multi-Layer Actual Hole Size = 106.299mil
   Violation between Hole Size Constraint: (106.299mil > 100mil) Pad B5-0(3960mil,2540mil) on Multi-Layer Actual Hole Size = 106.299mil
   Violation between Hole Size Constraint: (106.299mil > 100mil) Pad B4-2(4700mil,2422.047mil) on Multi-Layer Actual Hole Size = 106.299mil
   Violation between Hole Size Constraint: (106.299mil > 100mil) Pad B4-1(4700mil,2611.024mil) on Multi-Layer Actual Hole Size = 106.299mil
   Violation between Hole Size Constraint: (106.299mil > 100mil) Pad B4-0(4700mil,2800mil) on Multi-Layer Actual Hole Size = 106.299mil
   Violation between Hole Size Constraint: (106.299mil > 100mil) Pad B3-2(5220mil,2422.047mil) on Multi-Layer Actual Hole Size = 106.299mil
   Violation between Hole Size Constraint: (106.299mil > 100mil) Pad B3-1(5220mil,2611.024mil) on Multi-Layer Actual Hole Size = 106.299mil
   Violation between Hole Size Constraint: (106.299mil > 100mil) Pad B3-0(5220mil,2800mil) on Multi-Layer Actual Hole Size = 106.299mil
   Violation between Hole Size Constraint: (106.299mil > 100mil) Pad B2-2(5760mil,2422.047mil) on Multi-Layer Actual Hole Size = 106.299mil
   Violation between Hole Size Constraint: (106.299mil > 100mil) Pad B2-1(5760mil,2611.024mil) on Multi-Layer Actual Hole Size = 106.299mil
   Violation between Hole Size Constraint: (106.299mil > 100mil) Pad B2-0(5760mil,2800mil) on Multi-Layer Actual Hole Size = 106.299mil
   Violation between Hole Size Constraint: (106.299mil > 100mil) Pad B1-2(6480mil,2422.047mil) on Multi-Layer Actual Hole Size = 106.299mil
   Violation between Hole Size Constraint: (106.299mil > 100mil) Pad B1-1(6480mil,2611.024mil) on Multi-Layer Actual Hole Size = 106.299mil
   Violation between Hole Size Constraint: (106.299mil > 100mil) Pad B1-0(6480mil,2800mil) on Multi-Layer Actual Hole Size = 106.299mil
   Violation between Hole Size Constraint: (137.795mil > 100mil) Pad Con5-1(5905.512mil,4803.15mil) on Multi-Layer Actual Hole Size = 137.795mil
   Violation between Hole Size Constraint: (128.346mil > 100mil) Pad J28-10(2234.016mil,6128.071mil) on Multi-Layer Actual Hole Size = 128.346mil
   Violation between Hole Size Constraint: (128.346mil > 100mil) Pad J28-11(2234.016mil,7111.929mil) on Multi-Layer Actual Hole Size = 128.346mil
   Violation between Hole Size Constraint: (125.984mil > 100mil) Pad P3-1(9335.906mil,4553.071mil) on Multi-Layer Actual Hole Size = 125.984mil
   Violation between Hole Size Constraint: (125.984mil > 100mil) Pad P3-1(8824.094mil,4553.071mil) on Multi-Layer Actual Hole Size = 125.984mil
Rule Violations :55

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (8.633mil < 10mil) Between Arc (9680mil,6240mil) on Top Overlay And Pad J24-1(9680mil,6240mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.633mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.633mil < 10mil) Between Arc (9680mil,6051.024mil) on Top Overlay And Pad J24-2(9680mil,6051.024mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.633mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3960mil,4528.898mil) on Top Overlay And Pad B8-0(3960mil,4460mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3960mil,3888.898mil) on Top Overlay And Pad B7-0(3960mil,3820mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3960mil,3248.898mil) on Top Overlay And Pad B6-0(3960mil,3180mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3960mil,2608.898mil) on Top Overlay And Pad B5-0(3960mil,2540mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (4700mil,2868.898mil) on Top Overlay And Pad B4-0(4700mil,2800mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (5220mil,2868.898mil) on Top Overlay And Pad B3-0(5220mil,2800mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (5760mil,2868.898mil) on Top Overlay And Pad B2-0(5760mil,2800mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (6480mil,2868.898mil) on Top Overlay And Pad B1-0(6480mil,2800mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.395mil < 10mil) Between Track (2310.709mil,5540.551mil)(2784.724mil,5540.551mil) on Top Overlay And Pad U7-4(2697.717mil,5496.063mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.395mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.395mil < 10mil) Between Track (2310.709mil,5540.551mil)(2784.724mil,5540.551mil) on Top Overlay And Pad U7-1(2397.717mil,5496.063mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.395mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.395mil < 10mil) Between Track (2310.709mil,5540.551mil)(2784.724mil,5540.551mil) on Top Overlay And Pad U7-3(2597.717mil,5496.063mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.395mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.395mil < 10mil) Between Track (2310.709mil,5540.551mil)(2784.724mil,5540.551mil) on Top Overlay And Pad U7-2(2497.717mil,5496.063mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.395mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (9604.882mil,6403.465mil)(9604.882mil,6698.74mil) on Top Overlay And Pad J22-2(9660mil,6482.205mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (9604.882mil,6403.465mil)(9604.882mil,6698.74mil) on Top Overlay And Pad J22-1(9660mil,6620mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5270mil,4975mil)(5370mil,4975mil) on Top Overlay And Pad Dz1-2(5320mil,5000mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5320mil,4625mil)(5370mil,4625mil) on Top Overlay And Pad Dz1-1(5320mil,4600mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5270mil,4625mil)(5320mil,4625mil) on Top Overlay And Pad Dz1-1(5320mil,4600mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2809.289mil,6019.289mil)(2950.711mil,6019.289mil) on Top Overlay And Pad DS22-A(2880mil,6040mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2809.289mil,6299.289mil)(2950.711mil,6299.289mil) on Top Overlay And Pad DS24-A(2880mil,6320mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2809.289mil,6559.289mil)(2950.711mil,6559.289mil) on Top Overlay And Pad DS23-A(2880mil,6580mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.514mil < 10mil) Between Text "R46" (2920mil,6480mil) on Bottom Overlay And Pad DS23-A(2880mil,6580mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [4.514mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2809.289mil,6819.289mil)(2950.711mil,6819.289mil) on Top Overlay And Pad DS25-A(2880mil,6840mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2809.289mil,7079.289mil)(2950.711mil,7079.289mil) on Top Overlay And Pad DS21-A(2880mil,7100mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.979mil < 10mil) Between Text "R48" (2940mil,7000mil) on Bottom Overlay And Pad DS21-A(2880mil,7100mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [5.979mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.495mil < 10mil) Between Text "R49" (2940mil,7240mil) on Bottom Overlay And Pad DS21-K(2880mil,7200mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [4.495mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.808mil < 10mil) Between Text "C12" (2820mil,5680mil) on Bottom Overlay And Pad U8-1(2640mil,5660mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.808mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (8182.835mil,2083.622mil)(8182.835mil,5036.378mil) on Top Overlay And Pad P2-3(8194.646mil,4843.465mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (8182.835mil,2083.622mil)(8182.835mil,5036.378mil) on Top Overlay And Pad P2-3(8194.646mil,2276.535mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (8537.165mil,2083.622mil)(8537.165mil,5036.378mil) on Top Overlay And Pad P2-3(8525.354mil,2323.78mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (8308.819mil,2241.102mil)(8308.819mil,4878.898mil) on Top Overlay And Pad P2-2'(8320.63mil,2319.843mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (8411.181mil,2241.102mil)(8411.181mil,4878.898mil) on Top Overlay And Pad P2-2(8399.37mil,4800.158mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (8182.835mil,2083.622mil)(8537.165mil,2083.622mil) on Top Overlay And Pad P2-3'(8291.102mil,2111.181mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (8182.835mil,2083.622mil)(8537.165mil,2083.622mil) on Top Overlay And Pad P2-3(8428.898mil,2111.181mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (8182.835mil,5036.378mil)(8537.165mil,5036.378mil) on Top Overlay And Pad P2-1'(8291.102mil,5008.819mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (8182.835mil,5036.378mil)(8537.165mil,5036.378mil) on Top Overlay And Pad P2-1(8428.898mil,5008.819mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (8537.165mil,2083.622mil)(8537.165mil,5036.378mil) on Top Overlay And Pad P2-3(8525.354mil,4796.221mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7502.835mil,2083.622mil)(7502.835mil,5036.378mil) on Top Overlay And Pad P1-3(7514.646mil,4843.465mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7502.835mil,2083.622mil)(7502.835mil,5036.378mil) on Top Overlay And Pad P1-3(7514.646mil,2276.535mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7857.165mil,2083.622mil)(7857.165mil,5036.378mil) on Top Overlay And Pad P1-3(7845.354mil,2323.78mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7628.819mil,2241.102mil)(7628.819mil,4878.898mil) on Top Overlay And Pad P1-2'(7640.63mil,2319.843mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7731.181mil,2241.102mil)(7731.181mil,4878.898mil) on Top Overlay And Pad P1-2(7719.37mil,4800.158mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7502.835mil,2083.622mil)(7857.165mil,2083.622mil) on Top Overlay And Pad P1-3'(7611.102mil,2111.181mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7502.835mil,2083.622mil)(7857.165mil,2083.622mil) on Top Overlay And Pad P1-3(7748.898mil,2111.181mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7502.835mil,5036.378mil)(7857.165mil,5036.378mil) on Top Overlay And Pad P1-1'(7611.102mil,5008.819mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7502.835mil,5036.378mil)(7857.165mil,5036.378mil) on Top Overlay And Pad P1-1(7748.898mil,5008.819mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7857.165mil,2083.622mil)(7857.165mil,5036.378mil) on Top Overlay And Pad P1-3(7845.354mil,4796.221mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4629.289mil,2200.711mil)(4770.711mil,2200.711mil) on Top Overlay And Pad DS16-A(4700mil,2180mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5149.289mil,2200.711mil)(5290.711mil,2200.711mil) on Top Overlay And Pad DS15-A(5220mil,2180mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.495mil < 10mil) Between Text "R39" (5160mil,2160mil) on Bottom Overlay And Pad DS15-A(5220mil,2180mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [4.495mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5689.289mil,2200.711mil)(5830.711mil,2200.711mil) on Top Overlay And Pad DS14-A(5760mil,2180mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6129.289mil,2200.711mil)(6270.711mil,2200.711mil) on Top Overlay And Pad DS13-A(6200mil,2180mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6409.289mil,2200.711mil)(6550.711mil,2200.711mil) on Top Overlay And Pad DS12-A(6480mil,2180mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.016mil < 10mil) Between Text "R36" (6700mil,2180mil) on Bottom Overlay And Pad DS12-A(6480mil,2180mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [6.016mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6689.289mil,2200.711mil)(6830.711mil,2200.711mil) on Top Overlay And Pad DS11-A(6760mil,2180mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.495mil < 10mil) Between Text "R36" (6700mil,2180mil) on Bottom Overlay And Pad DS11-A(6760mil,2180mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [4.495mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7320.711mil,2709.289mil)(7320.711mil,2850.711mil) on Top Overlay And Pad DS10-A(7300mil,2780mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7320.711mil,3429.289mil)(7320.711mil,3570.711mil) on Top Overlay And Pad DS20-A(7300mil,3500mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7320.711mil,3789.289mil)(7320.711mil,3930.711mil) on Top Overlay And Pad DS19-A(7300mil,3860mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7320.711mil,4149.289mil)(7320.711mil,4290.711mil) on Top Overlay And Pad DS18-A(7300mil,4220mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4659.289mil,4329.289mil)(4659.289mil,4470.711mil) on Top Overlay And Pad DS8-A(4680mil,4400mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3419.289mil,2509.289mil)(3419.289mil,2650.711mil) on Top Overlay And Pad DS4-A(3440mil,2580mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4659.289mil,3969.289mil)(4659.289mil,4110.711mil) on Top Overlay And Pad DS7-A(4680mil,4040mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3419.289mil,2849.289mil)(3419.289mil,2990.711mil) on Top Overlay And Pad DS3-A(3440mil,2920mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4659.289mil,3629.289mil)(4659.289mil,3770.711mil) on Top Overlay And Pad DS6-A(4680mil,3700mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3419.289mil,3189.289mil)(3419.289mil,3330.711mil) on Top Overlay And Pad DS2-A(3440mil,3260mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4659.289mil,3289.289mil)(4659.289mil,3430.711mil) on Top Overlay And Pad DS5-A(4680mil,3360mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3419.289mil,3549.289mil)(3419.289mil,3690.711mil) on Top Overlay And Pad DS1-A(3440mil,3620mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7320.711mil,4509.289mil)(7320.711mil,4650.711mil) on Top Overlay And Pad DS17-A(7300mil,4580mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7320.711mil,3069.289mil)(7320.711mil,3210.711mil) on Top Overlay And Pad DS9-A(7300mil,3140mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (9335.906mil,2394.803mil)(9335.906mil,3012.913mil) on Top Overlay And Pad P5-1(9335.906mil,2753.071mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (8824.094mil,2394.803mil)(8824.094mil,3012.913mil) on Top Overlay And Pad P5-1(8824.094mil,2753.071mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (9335.906mil,3294.803mil)(9335.906mil,3912.913mil) on Top Overlay And Pad P4-1(9335.906mil,3653.071mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (8824.094mil,3294.803mil)(8824.094mil,3912.913mil) on Top Overlay And Pad P4-1(8824.094mil,3653.071mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4330mil,4160mil)(4330mil,4480mil) on Top Overlay And Pad J12-3(4400mil,4220mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4465mil,4160mil)(4465mil,4480mil) on Top Overlay And Pad J12-3(4400mil,4220mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4330mil,4160mil)(4330mil,4480mil) on Top Overlay And Pad J12-1(4400mil,4420mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4465mil,4160mil)(4465mil,4480mil) on Top Overlay And Pad J12-1(4400mil,4420mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4330mil,4160mil)(4330mil,4480mil) on Top Overlay And Pad J12-2(4400mil,4320mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4465mil,4160mil)(4465mil,4480mil) on Top Overlay And Pad J12-2(4400mil,4320mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2375mil,2200mil)(2375mil,2520mil) on Top Overlay And Pad J8-3(2440mil,2460mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2510mil,2200mil)(2510mil,2520mil) on Top Overlay And Pad J8-3(2440mil,2460mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2375mil,2200mil)(2375mil,2520mil) on Top Overlay And Pad J8-1(2440mil,2260mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2510mil,2200mil)(2510mil,2520mil) on Top Overlay And Pad J8-1(2440mil,2260mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2375mil,2200mil)(2375mil,2520mil) on Top Overlay And Pad J8-2(2440mil,2360mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2510mil,2200mil)(2510mil,2520mil) on Top Overlay And Pad J8-2(2440mil,2360mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4330mil,3520mil)(4330mil,3840mil) on Top Overlay And Pad J11-3(4400mil,3580mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4465mil,3520mil)(4465mil,3840mil) on Top Overlay And Pad J11-3(4400mil,3580mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4330mil,3520mil)(4330mil,3840mil) on Top Overlay And Pad J11-1(4400mil,3780mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4465mil,3520mil)(4465mil,3840mil) on Top Overlay And Pad J11-1(4400mil,3780mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4330mil,3520mil)(4330mil,3840mil) on Top Overlay And Pad J11-2(4400mil,3680mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4465mil,3520mil)(4465mil,3840mil) on Top Overlay And Pad J11-2(4400mil,3680mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2375mil,2740mil)(2375mil,3060mil) on Top Overlay And Pad J7-3(2440mil,3000mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2510mil,2740mil)(2510mil,3060mil) on Top Overlay And Pad J7-3(2440mil,3000mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2375mil,2740mil)(2375mil,3060mil) on Top Overlay And Pad J7-1(2440mil,2800mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2510mil,2740mil)(2510mil,3060mil) on Top Overlay And Pad J7-1(2440mil,2800mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2375mil,2740mil)(2375mil,3060mil) on Top Overlay And Pad J7-2(2440mil,2900mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2510mil,2740mil)(2510mil,3060mil) on Top Overlay And Pad J7-2(2440mil,2900mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4330mil,2880mil)(4330mil,3200mil) on Top Overlay And Pad J10-3(4400mil,2940mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4465mil,2880mil)(4465mil,3200mil) on Top Overlay And Pad J10-3(4400mil,2940mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4330mil,2880mil)(4330mil,3200mil) on Top Overlay And Pad J10-1(4400mil,3140mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4465mil,2880mil)(4465mil,3200mil) on Top Overlay And Pad J10-1(4400mil,3140mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4330mil,2880mil)(4330mil,3200mil) on Top Overlay And Pad J10-2(4400mil,3040mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4465mil,2880mil)(4465mil,3200mil) on Top Overlay And Pad J10-2(4400mil,3040mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2375mil,3300mil)(2375mil,3620mil) on Top Overlay And Pad J6-3(2440mil,3560mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2510mil,3300mil)(2510mil,3620mil) on Top Overlay And Pad J6-3(2440mil,3560mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2375mil,3300mil)(2375mil,3620mil) on Top Overlay And Pad J6-1(2440mil,3360mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2510mil,3300mil)(2510mil,3620mil) on Top Overlay And Pad J6-1(2440mil,3360mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2375mil,3300mil)(2375mil,3620mil) on Top Overlay And Pad J6-2(2440mil,3460mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2510mil,3300mil)(2510mil,3620mil) on Top Overlay And Pad J6-2(2440mil,3460mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4330mil,2260mil)(4330mil,2580mil) on Top Overlay And Pad J9-3(4400mil,2320mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4465mil,2260mil)(4465mil,2580mil) on Top Overlay And Pad J9-3(4400mil,2320mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4330mil,2260mil)(4330mil,2580mil) on Top Overlay And Pad J9-1(4400mil,2520mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4465mil,2260mil)(4465mil,2580mil) on Top Overlay And Pad J9-1(4400mil,2520mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4330mil,2260mil)(4330mil,2580mil) on Top Overlay And Pad J9-2(4400mil,2420mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4465mil,2260mil)(4465mil,2580mil) on Top Overlay And Pad J9-2(4400mil,2420mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2375mil,3820mil)(2375mil,4140mil) on Top Overlay And Pad J5-3(2440mil,4080mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2510mil,3820mil)(2510mil,4140mil) on Top Overlay And Pad J5-3(2440mil,4080mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2375mil,3820mil)(2375mil,4140mil) on Top Overlay And Pad J5-1(2440mil,3880mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2510mil,3820mil)(2510mil,4140mil) on Top Overlay And Pad J5-1(2440mil,3880mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2375mil,3820mil)(2375mil,4140mil) on Top Overlay And Pad J5-2(2440mil,3980mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2510mil,3820mil)(2510mil,4140mil) on Top Overlay And Pad J5-2(2440mil,3980mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3208.898mil,2262.205mil)(3208.898mil,2537.795mil) on Top Overlay And Pad S6-0(3140mil,2400mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2693.15mil,2262.205mil)(2693.15mil,2537.795mil) on Top Overlay And Pad S6-2(2762.047mil,2400mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3208.898mil,2802.205mil)(3208.898mil,3077.795mil) on Top Overlay And Pad S5-0(3140mil,2940mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2693.15mil,2802.205mil)(2693.15mil,3077.795mil) on Top Overlay And Pad S5-2(2762.047mil,2940mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3208.898mil,3362.205mil)(3208.898mil,3637.795mil) on Top Overlay And Pad S4-0(3140mil,3500mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2693.15mil,3362.205mil)(2693.15mil,3637.795mil) on Top Overlay And Pad S4-2(2762.047mil,3500mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3208.898mil,3882.205mil)(3208.898mil,4157.795mil) on Top Overlay And Pad S3-0(3140mil,4020mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2693.15mil,3882.205mil)(2693.15mil,4157.795mil) on Top Overlay And Pad S3-2(2762.047mil,4020mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6368.898mil,3302.205mil)(6368.898mil,3577.795mil) on Top Overlay And Pad S2-0(6300mil,3440mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5853.15mil,3302.205mil)(5853.15mil,3577.795mil) on Top Overlay And Pad S2-2(5922.047mil,3440mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6368.898mil,3882.205mil)(6368.898mil,4157.795mil) on Top Overlay And Pad S1-0(6300mil,4020mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5853.15mil,3882.205mil)(5853.15mil,4157.795mil) on Top Overlay And Pad S1-2(5922.047mil,4020mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "B7" (3827.102mil,3963.425mil) on Top Overlay And Pad B8-2(3960mil,4082.047mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3822.205mil,4013.15mil)(4097.795mil,4013.15mil) on Top Overlay And Pad B8-2(3960mil,4082.047mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R30" (4204.488mil,4319mil) on Bottom Overlay And Pad B8-1(3960mil,4271.024mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3822.205mil,4528.898mil)(4097.795mil,4528.898mil) on Top Overlay And Pad B8-0(3960mil,4460mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "B6" (3827.394mil,3323.732mil) on Top Overlay And Pad B7-2(3960mil,3442.047mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3822.205mil,3373.15mil)(4097.795mil,3373.15mil) on Top Overlay And Pad B7-2(3960mil,3442.047mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R29" (4204.488mil,3679mil) on Bottom Overlay And Pad B7-1(3960mil,3631.024mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3822.205mil,3888.898mil)(4097.795mil,3888.898mil) on Top Overlay And Pad B7-0(3960mil,3820mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "B5" (3827.394mil,2683.055mil) on Top Overlay And Pad B6-2(3960mil,2802.047mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3822.205mil,2733.15mil)(4097.795mil,2733.15mil) on Top Overlay And Pad B6-2(3960mil,2802.047mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R28" (4204.26mil,3039.244mil) on Bottom Overlay And Pad B6-1(3960mil,2991.024mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3822.205mil,3248.898mil)(4097.795mil,3248.898mil) on Top Overlay And Pad B6-0(3960mil,3180mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3822.205mil,2093.15mil)(4097.795mil,2093.15mil) on Top Overlay And Pad B5-2(3960mil,2162.047mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3822.205mil,2608.898mil)(4097.795mil,2608.898mil) on Top Overlay And Pad B5-0(3960mil,2540mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4562.205mil,2353.15mil)(4837.795mil,2353.15mil) on Top Overlay And Pad B4-2(4700mil,2422.047mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4562.205mil,2868.898mil)(4837.795mil,2868.898mil) on Top Overlay And Pad B4-0(4700mil,2800mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.393mil < 10mil) Between Text "R5" (4923.512mil,2804mil) on Bottom Overlay And Pad B4-0(4700mil,2800mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [1.393mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5082.205mil,2353.15mil)(5357.795mil,2353.15mil) on Top Overlay And Pad B3-2(5220mil,2422.047mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5082.205mil,2868.898mil)(5357.795mil,2868.898mil) on Top Overlay And Pad B3-0(5220mil,2800mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.234mil < 10mil) Between Text "R4" (5444mil,2804mil) on Bottom Overlay And Pad B3-0(5220mil,2800mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [8.234mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5622.205mil,2353.15mil)(5897.795mil,2353.15mil) on Top Overlay And Pad B2-2(5760mil,2422.047mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5622.205mil,2868.898mil)(5897.795mil,2868.898mil) on Top Overlay And Pad B2-0(5760mil,2800mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.393mil < 10mil) Between Text "R3" (5983.512mil,2804mil) on Bottom Overlay And Pad B2-0(5760mil,2800mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [1.393mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6342.205mil,2353.15mil)(6617.795mil,2353.15mil) on Top Overlay And Pad B1-2(6480mil,2422.047mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6342.205mil,2868.898mil)(6617.795mil,2868.898mil) on Top Overlay And Pad B1-0(6480mil,2800mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.685mil < 10mil) Between Text "R52" (2380mil,6720mil) on Bottom Overlay And Pad J28-9(2178.11mil,6783.583mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [5.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R56" (2380mil,6640mil) on Bottom Overlay And Pad J28-4(2289.921mil,6729.055mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R52" (2380mil,6720mil) on Bottom Overlay And Pad J28-4(2289.921mil,6729.055mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.043mil < 10mil) Between Text "R56" (2380mil,6640mil) on Bottom Overlay And Pad J28-8(2178.11mil,6674.528mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [6.043mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R56" (2380mil,6640mil) on Bottom Overlay And Pad J28-3(2289.921mil,6620mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.237mil < 10mil) Between Text "R51" (2380mil,6520mil) on Bottom Overlay And Pad J28-3(2289.921mil,6620mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [1.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R51" (2380mil,6520mil) on Bottom Overlay And Pad J28-2(2289.921mil,6510.945mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R55" (2380mil,6420mil) on Bottom Overlay And Pad J28-2(2289.921mil,6510.945mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.753mil < 10mil) Between Text "R55" (2380mil,6420mil) on Bottom Overlay And Pad J28-6(2178.11mil,6456.417mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [3.753mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.229mil < 10mil) Between Text "C21" (2360mil,6300mil) on Bottom Overlay And Pad J28-1(2289.921mil,6401.89mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [3.229mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R55" (2380mil,6420mil) on Bottom Overlay And Pad J28-1(2289.921mil,6401.89mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (8060mil,7100mil)(8060mil,7280mil) on Top Overlay And Pad DSP*1-1(8020mil,7240mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7080mil,7280mil)(8060mil,7280mil) on Top Overlay And Pad DSP*1-1(8020mil,7240mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7080mil,7280mil)(8060mil,7280mil) on Top Overlay And Pad DSP*1-2(7920mil,7240mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7080mil,7280mil)(8060mil,7280mil) on Top Overlay And Pad DSP*1-3(7820mil,7240mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (8060mil,7100mil)(8060mil,7280mil) on Top Overlay And Pad DSP*1-21(8020mil,7140mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7080mil,7100mil)(8060mil,7100mil) on Top Overlay And Pad DSP*1-21(8020mil,7140mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7080mil,7100mil)(8060mil,7100mil) on Top Overlay And Pad DSP*1-22(7920mil,7140mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7080mil,7100mil)(8060mil,7100mil) on Top Overlay And Pad DSP*1-23(7820mil,7140mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7080mil,7280mil)(8060mil,7280mil) on Top Overlay And Pad DSP*1-4(7720mil,7240mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7080mil,7280mil)(8060mil,7280mil) on Top Overlay And Pad DSP*1-6(7520mil,7240mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7080mil,7280mil)(8060mil,7280mil) on Top Overlay And Pad DSP*1-5(7620mil,7240mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7080mil,7280mil)(8060mil,7280mil) on Top Overlay And Pad DSP*1-8(7320mil,7240mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7080mil,7280mil)(8060mil,7280mil) on Top Overlay And Pad DSP*1-7(7420mil,7240mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7080mil,7100mil)(7080mil,7280mil) on Top Overlay And Pad DSP*1-10(7120mil,7240mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7080mil,7280mil)(8060mil,7280mil) on Top Overlay And Pad DSP*1-10(7120mil,7240mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7080mil,7280mil)(8060mil,7280mil) on Top Overlay And Pad DSP*1-9(7220mil,7240mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7080mil,7100mil)(8060mil,7100mil) on Top Overlay And Pad DSP*1-29(7220mil,7140mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7080mil,7100mil)(7080mil,7280mil) on Top Overlay And Pad DSP*1-30(7120mil,7140mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7080mil,7100mil)(8060mil,7100mil) on Top Overlay And Pad DSP*1-30(7120mil,7140mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7080mil,7100mil)(8060mil,7100mil) on Top Overlay And Pad DSP*1-27(7420mil,7140mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7080mil,7100mil)(8060mil,7100mil) on Top Overlay And Pad DSP*1-28(7320mil,7140mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7080mil,7100mil)(8060mil,7100mil) on Top Overlay And Pad DSP*1-25(7620mil,7140mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7080mil,7100mil)(8060mil,7100mil) on Top Overlay And Pad DSP*1-26(7520mil,7140mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7080mil,7100mil)(8060mil,7100mil) on Top Overlay And Pad DSP*1-24(7720mil,7140mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7080mil,5400mil)(8060mil,5400mil) on Top Overlay And Pad DSP*1-17(7720mil,5440mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7080mil,5400mil)(8060mil,5400mil) on Top Overlay And Pad DSP*1-15(7520mil,5440mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7080mil,5400mil)(8060mil,5400mil) on Top Overlay And Pad DSP*1-16(7620mil,5440mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7080mil,5400mil)(8060mil,5400mil) on Top Overlay And Pad DSP*1-13(7320mil,5440mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7080mil,5400mil)(8060mil,5400mil) on Top Overlay And Pad DSP*1-14(7420mil,5440mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7080mil,5400mil)(7080mil,5580mil) on Top Overlay And Pad DSP*1-11(7120mil,5440mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7080mil,5400mil)(8060mil,5400mil) on Top Overlay And Pad DSP*1-11(7120mil,5440mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7080mil,5400mil)(8060mil,5400mil) on Top Overlay And Pad DSP*1-12(7220mil,5440mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7080mil,5400mil)(8060mil,5400mil) on Top Overlay And Pad DSP*1-18(7820mil,5440mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7080mil,5400mil)(8060mil,5400mil) on Top Overlay And Pad DSP*1-19(7920mil,5440mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (8060mil,5400mil)(8060mil,5580mil) on Top Overlay And Pad DSP*1-20(8020mil,5440mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7080mil,5400mil)(8060mil,5400mil) on Top Overlay And Pad DSP*1-20(8020mil,5440mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7080mil,5580mil)(8060mil,5580mil) on Top Overlay And Pad DSP*1-39(7920mil,5540mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7080mil,5580mil)(8060mil,5580mil) on Top Overlay And Pad DSP*1-38(7820mil,5540mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7080mil,5580mil)(8060mil,5580mil) on Top Overlay And Pad DSP*1-32(7220mil,5540mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7080mil,5400mil)(7080mil,5580mil) on Top Overlay And Pad DSP*1-31(7120mil,5540mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7080mil,5580mil)(8060mil,5580mil) on Top Overlay And Pad DSP*1-31(7120mil,5540mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7080mil,5580mil)(8060mil,5580mil) on Top Overlay And Pad DSP*1-34(7420mil,5540mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7080mil,5580mil)(8060mil,5580mil) on Top Overlay And Pad DSP*1-33(7320mil,5540mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7080mil,5580mil)(8060mil,5580mil) on Top Overlay And Pad DSP*1-36(7620mil,5540mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7080mil,5580mil)(8060mil,5580mil) on Top Overlay And Pad DSP*1-35(7520mil,5540mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7080mil,5580mil)(8060mil,5580mil) on Top Overlay And Pad DSP*1-37(7720mil,5540mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (8060mil,5400mil)(8060mil,5580mil) on Top Overlay And Pad DSP*1-40(8020mil,5540mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7080mil,5580mil)(8060mil,5580mil) on Top Overlay And Pad DSP*1-40(8020mil,5540mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5560mil,5400mil)(5560mil,5580mil) on Top Overlay And Pad DSP*1-80(5520mil,5540mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4580mil,5580mil)(5560mil,5580mil) on Top Overlay And Pad DSP*1-80(5520mil,5540mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4580mil,5580mil)(5560mil,5580mil) on Top Overlay And Pad DSP*1-77(5220mil,5540mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4580mil,5580mil)(5560mil,5580mil) on Top Overlay And Pad DSP*1-75(5020mil,5540mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4580mil,5580mil)(5560mil,5580mil) on Top Overlay And Pad DSP*1-76(5120mil,5540mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4580mil,5580mil)(5560mil,5580mil) on Top Overlay And Pad DSP*1-73(4820mil,5540mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4580mil,5580mil)(5560mil,5580mil) on Top Overlay And Pad DSP*1-74(4920mil,5540mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4580mil,5400mil)(4580mil,5580mil) on Top Overlay And Pad DSP*1-71(4620mil,5540mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4580mil,5580mil)(5560mil,5580mil) on Top Overlay And Pad DSP*1-71(4620mil,5540mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4580mil,5580mil)(5560mil,5580mil) on Top Overlay And Pad DSP*1-72(4720mil,5540mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4580mil,5580mil)(5560mil,5580mil) on Top Overlay And Pad DSP*1-78(5320mil,5540mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4580mil,5580mil)(5560mil,5580mil) on Top Overlay And Pad DSP*1-79(5420mil,5540mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5560mil,5400mil)(5560mil,5580mil) on Top Overlay And Pad DSP*1-60(5520mil,5440mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4580mil,5400mil)(5560mil,5400mil) on Top Overlay And Pad DSP*1-60(5520mil,5440mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4580mil,5400mil)(5560mil,5400mil) on Top Overlay And Pad DSP*1-59(5420mil,5440mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4580mil,5400mil)(5560mil,5400mil) on Top Overlay And Pad DSP*1-58(5320mil,5440mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4580mil,5400mil)(5560mil,5400mil) on Top Overlay And Pad DSP*1-52(4720mil,5440mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4580mil,5400mil)(4580mil,5580mil) on Top Overlay And Pad DSP*1-51(4620mil,5440mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4580mil,5400mil)(5560mil,5400mil) on Top Overlay And Pad DSP*1-51(4620mil,5440mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4580mil,5400mil)(5560mil,5400mil) on Top Overlay And Pad DSP*1-54(4920mil,5440mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4580mil,5400mil)(5560mil,5400mil) on Top Overlay And Pad DSP*1-53(4820mil,5440mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4580mil,5400mil)(5560mil,5400mil) on Top Overlay And Pad DSP*1-56(5120mil,5440mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4580mil,5400mil)(5560mil,5400mil) on Top Overlay And Pad DSP*1-55(5020mil,5440mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4580mil,5400mil)(5560mil,5400mil) on Top Overlay And Pad DSP*1-57(5220mil,5440mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4580mil,7100mil)(5560mil,7100mil) on Top Overlay And Pad DSP*1-64(5220mil,7140mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4580mil,7100mil)(5560mil,7100mil) on Top Overlay And Pad DSP*1-66(5020mil,7140mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4580mil,7100mil)(5560mil,7100mil) on Top Overlay And Pad DSP*1-65(5120mil,7140mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4580mil,7100mil)(5560mil,7100mil) on Top Overlay And Pad DSP*1-68(4820mil,7140mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4580mil,7100mil)(5560mil,7100mil) on Top Overlay And Pad DSP*1-67(4920mil,7140mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4580mil,7100mil)(4580mil,7280mil) on Top Overlay And Pad DSP*1-70(4620mil,7140mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4580mil,7100mil)(5560mil,7100mil) on Top Overlay And Pad DSP*1-70(4620mil,7140mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4580mil,7100mil)(5560mil,7100mil) on Top Overlay And Pad DSP*1-69(4720mil,7140mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4580mil,7280mil)(5560mil,7280mil) on Top Overlay And Pad DSP*1-49(4720mil,7240mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4580mil,7100mil)(4580mil,7280mil) on Top Overlay And Pad DSP*1-50(4620mil,7240mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4580mil,7280mil)(5560mil,7280mil) on Top Overlay And Pad DSP*1-50(4620mil,7240mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4580mil,7280mil)(5560mil,7280mil) on Top Overlay And Pad DSP*1-47(4920mil,7240mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4580mil,7280mil)(5560mil,7280mil) on Top Overlay And Pad DSP*1-48(4820mil,7240mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4580mil,7280mil)(5560mil,7280mil) on Top Overlay And Pad DSP*1-45(5120mil,7240mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4580mil,7280mil)(5560mil,7280mil) on Top Overlay And Pad DSP*1-46(5020mil,7240mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4580mil,7280mil)(5560mil,7280mil) on Top Overlay And Pad DSP*1-44(5220mil,7240mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4580mil,7100mil)(5560mil,7100mil) on Top Overlay And Pad DSP*1-63(5320mil,7140mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4580mil,7100mil)(5560mil,7100mil) on Top Overlay And Pad DSP*1-62(5420mil,7140mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5560mil,7100mil)(5560mil,7280mil) on Top Overlay And Pad DSP*1-61(5520mil,7140mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4580mil,7100mil)(5560mil,7100mil) on Top Overlay And Pad DSP*1-61(5520mil,7140mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4580mil,7280mil)(5560mil,7280mil) on Top Overlay And Pad DSP*1-43(5320mil,7240mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4580mil,7280mil)(5560mil,7280mil) on Top Overlay And Pad DSP*1-42(5420mil,7240mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5560mil,7100mil)(5560mil,7280mil) on Top Overlay And Pad DSP*1-41(5520mil,7240mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4580mil,7280mil)(5560mil,7280mil) on Top Overlay And Pad DSP*1-41(5520mil,7240mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (9335.906mil,4194.803mil)(9335.906mil,4812.913mil) on Top Overlay And Pad P3-1(9335.906mil,4553.071mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (8824.094mil,4194.803mil)(8824.094mil,4812.913mil) on Top Overlay And Pad P3-1(8824.094mil,4553.071mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4995mil,4595mil)(4995mil,4630mil) on Top Overlay And Pad C18-1(5020mil,4640mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4995mil,4630mil)(4995mil,4665mil) on Top Overlay And Pad C18-1(5020mil,4640mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4995mil,4665mil)(5045mil,4665mil) on Top Overlay And Pad C18-1(5020mil,4640mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5045mil,4655mil)(5045mil,4665mil) on Top Overlay And Pad C18-1(5020mil,4640mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5045mil,4595mil)(5045mil,4655mil) on Top Overlay And Pad C18-1(5020mil,4640mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4995mil,4480mil)(4995mil,4550mil) on Top Overlay And Pad C18-2(5020mil,4505mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4995mil,4480mil)(5045mil,4480mil) on Top Overlay And Pad C18-2(5020mil,4505mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5045mil,4480mil)(5045mil,4550mil) on Top Overlay And Pad C18-2(5020mil,4505mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5160mil,4910mil)(5160mil,4945mil) on Top Overlay And Pad R53-1(5185mil,4920mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5210mil,4935mil)(5210mil,4945mil) on Top Overlay And Pad R53-1(5185mil,4920mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5160mil,4875mil)(5160mil,4910mil) on Top Overlay And Pad R53-1(5185mil,4920mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5210mil,4875mil)(5210mil,4935mil) on Top Overlay And Pad R53-1(5185mil,4920mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5160mil,4945mil)(5210mil,4945mil) on Top Overlay And Pad R53-1(5185mil,4920mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5160mil,4760mil)(5160mil,4830mil) on Top Overlay And Pad R53-2(5185mil,4785mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5210mil,4760mil)(5210mil,4830mil) on Top Overlay And Pad R53-2(5185mil,4785mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5160mil,4760mil)(5210mil,4760mil) on Top Overlay And Pad R53-2(5185mil,4785mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5075mil,4910mil)(5075mil,4945mil) on Top Overlay And Pad R57-1(5100mil,4920mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5075mil,4875mil)(5075mil,4910mil) on Top Overlay And Pad R57-1(5100mil,4920mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5075mil,4945mil)(5125mil,4945mil) on Top Overlay And Pad R57-1(5100mil,4920mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5125mil,4935mil)(5125mil,4945mil) on Top Overlay And Pad R57-1(5100mil,4920mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5125mil,4875mil)(5125mil,4935mil) on Top Overlay And Pad R57-1(5100mil,4920mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5075mil,4760mil)(5075mil,4830mil) on Top Overlay And Pad R57-2(5100mil,4785mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5075mil,4760mil)(5125mil,4760mil) on Top Overlay And Pad R57-2(5100mil,4785mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5125mil,4760mil)(5125mil,4830mil) on Top Overlay And Pad R57-2(5100mil,4785mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4995mil,4910mil)(4995mil,4945mil) on Top Overlay And Pad C22-1(5020mil,4920mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4995mil,4875mil)(4995mil,4910mil) on Top Overlay And Pad C22-1(5020mil,4920mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4995mil,4945mil)(5045mil,4945mil) on Top Overlay And Pad C22-1(5020mil,4920mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5045mil,4935mil)(5045mil,4945mil) on Top Overlay And Pad C22-1(5020mil,4920mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5045mil,4875mil)(5045mil,4935mil) on Top Overlay And Pad C22-1(5020mil,4920mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4995mil,4760mil)(4995mil,4830mil) on Top Overlay And Pad C22-2(5020mil,4785mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4995mil,4760mil)(5045mil,4760mil) on Top Overlay And Pad C22-2(5020mil,4785mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5045mil,4760mil)(5045mil,4830mil) on Top Overlay And Pad C22-2(5020mil,4785mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "DS8" (4650mil,4535mil) on Top Overlay And Pad U9-6(4815mil,4569.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "DS8" (4650mil,4535mil) on Top Overlay And Pad U9-5(4765mil,4569.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4685mil,5015mil)(4685mil,5025mil) on Top Overlay And Pad C19-1(4660mil,5000mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4685mil,4955mil)(4685mil,5015mil) on Top Overlay And Pad C19-1(4660mil,5000mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4635mil,5025mil)(4685mil,5025mil) on Top Overlay And Pad C19-1(4660mil,5000mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4635mil,4990mil)(4635mil,5025mil) on Top Overlay And Pad C19-1(4660mil,5000mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4635mil,4955mil)(4635mil,4990mil) on Top Overlay And Pad C19-1(4660mil,5000mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4685mil,4840mil)(4685mil,4910mil) on Top Overlay And Pad C19-2(4660mil,4865mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4635mil,4840mil)(4685mil,4840mil) on Top Overlay And Pad C19-2(4660mil,4865mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4635mil,4840mil)(4635mil,4910mil) on Top Overlay And Pad C19-2(4660mil,4865mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4605mil,4875mil)(4605mil,4910mil) on Top Overlay And Pad R60-1(4580mil,4865mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4605mil,4840mil)(4605mil,4875mil) on Top Overlay And Pad R60-1(4580mil,4865mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4555mil,4840mil)(4605mil,4840mil) on Top Overlay And Pad R60-1(4580mil,4865mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4555mil,4840mil)(4555mil,4850mil) on Top Overlay And Pad R60-1(4580mil,4865mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4555mil,4850mil)(4555mil,4910mil) on Top Overlay And Pad R60-1(4580mil,4865mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4605mil,4955mil)(4605mil,5025mil) on Top Overlay And Pad R60-2(4580mil,5000mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4555mil,5025mil)(4605mil,5025mil) on Top Overlay And Pad R60-2(4580mil,5000mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4555mil,4955mil)(4555mil,5025mil) on Top Overlay And Pad R60-2(4580mil,5000mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4525mil,5015mil)(4525mil,5025mil) on Top Overlay And Pad R58-1(4500mil,5000mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4525mil,4955mil)(4525mil,5015mil) on Top Overlay And Pad R58-1(4500mil,5000mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4475mil,4990mil)(4475mil,5025mil) on Top Overlay And Pad R58-1(4500mil,5000mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4475mil,4955mil)(4475mil,4990mil) on Top Overlay And Pad R58-1(4500mil,5000mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4475mil,5025mil)(4525mil,5025mil) on Top Overlay And Pad R58-1(4500mil,5000mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4525mil,4840mil)(4525mil,4910mil) on Top Overlay And Pad R58-2(4500mil,4865mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4475mil,4840mil)(4475mil,4910mil) on Top Overlay And Pad R58-2(4500mil,4865mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4475mil,4840mil)(4525mil,4840mil) on Top Overlay And Pad R58-2(4500mil,4865mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4445mil,5015mil)(4445mil,5025mil) on Top Overlay And Pad R59-1(4420mil,5000mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4445mil,4955mil)(4445mil,5015mil) on Top Overlay And Pad R59-1(4420mil,5000mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4395mil,5025mil)(4445mil,5025mil) on Top Overlay And Pad R59-1(4420mil,5000mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4395mil,4990mil)(4395mil,5025mil) on Top Overlay And Pad R59-1(4420mil,5000mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4395mil,4955mil)(4395mil,4990mil) on Top Overlay And Pad R59-1(4420mil,5000mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4445mil,4840mil)(4445mil,4910mil) on Top Overlay And Pad R59-2(4420mil,4865mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4395mil,4840mil)(4445mil,4840mil) on Top Overlay And Pad R59-2(4420mil,4865mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4395mil,4840mil)(4395mil,4910mil) on Top Overlay And Pad R59-2(4420mil,4865mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4365mil,5015mil)(4365mil,5025mil) on Top Overlay And Pad R61-1(4340mil,5000mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4365mil,4955mil)(4365mil,5015mil) on Top Overlay And Pad R61-1(4340mil,5000mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4315mil,5025mil)(4365mil,5025mil) on Top Overlay And Pad R61-1(4340mil,5000mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4315mil,4990mil)(4315mil,5025mil) on Top Overlay And Pad R61-1(4340mil,5000mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4315mil,4955mil)(4315mil,4990mil) on Top Overlay And Pad R61-1(4340mil,5000mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4365mil,4840mil)(4365mil,4910mil) on Top Overlay And Pad R61-2(4340mil,4865mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4315mil,4840mil)(4365mil,4840mil) on Top Overlay And Pad R61-2(4340mil,4865mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4315mil,4840mil)(4315mil,4910mil) on Top Overlay And Pad R61-2(4340mil,4865mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4285mil,4840mil)(4285mil,4910mil) on Top Overlay And Pad R74-2(4260mil,4865mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4235mil,4840mil)(4285mil,4840mil) on Top Overlay And Pad R74-2(4260mil,4865mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4235mil,4840mil)(4235mil,4910mil) on Top Overlay And Pad R74-2(4260mil,4865mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4285mil,5015mil)(4285mil,5025mil) on Top Overlay And Pad R74-1(4260mil,5000mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4285mil,4955mil)(4285mil,5015mil) on Top Overlay And Pad R74-1(4260mil,5000mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4235mil,4990mil)(4235mil,5025mil) on Top Overlay And Pad R74-1(4260mil,5000mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4235mil,5025mil)(4285mil,5025mil) on Top Overlay And Pad R74-1(4260mil,5000mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4235mil,4955mil)(4235mil,4990mil) on Top Overlay And Pad R74-1(4260mil,5000mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4205mil,5015mil)(4205mil,5025mil) on Top Overlay And Pad R75-1(4180mil,5000mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4205mil,4955mil)(4205mil,5015mil) on Top Overlay And Pad R75-1(4180mil,5000mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4155mil,4990mil)(4155mil,5025mil) on Top Overlay And Pad R75-1(4180mil,5000mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4155mil,4955mil)(4155mil,4990mil) on Top Overlay And Pad R75-1(4180mil,5000mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4155mil,5025mil)(4205mil,5025mil) on Top Overlay And Pad R75-1(4180mil,5000mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4205mil,4840mil)(4205mil,4910mil) on Top Overlay And Pad R75-2(4180mil,4865mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4155mil,4840mil)(4155mil,4910mil) on Top Overlay And Pad R75-2(4180mil,4865mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4155mil,4840mil)(4205mil,4840mil) on Top Overlay And Pad R75-2(4180mil,4865mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4125mil,5015mil)(4125mil,5025mil) on Top Overlay And Pad R76-1(4100mil,5000mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4125mil,4955mil)(4125mil,5015mil) on Top Overlay And Pad R76-1(4100mil,5000mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4075mil,5025mil)(4125mil,5025mil) on Top Overlay And Pad R76-1(4100mil,5000mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4075mil,4990mil)(4075mil,5025mil) on Top Overlay And Pad R76-1(4100mil,5000mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4075mil,4955mil)(4075mil,4990mil) on Top Overlay And Pad R76-1(4100mil,5000mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4125mil,4840mil)(4125mil,4910mil) on Top Overlay And Pad R76-2(4100mil,4865mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4075mil,4840mil)(4125mil,4840mil) on Top Overlay And Pad R76-2(4100mil,4865mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4075mil,4840mil)(4075mil,4910mil) on Top Overlay And Pad R76-2(4100mil,4865mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4045mil,5015mil)(4045mil,5025mil) on Top Overlay And Pad C27-1(4020mil,5000mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4045mil,4955mil)(4045mil,5015mil) on Top Overlay And Pad C27-1(4020mil,5000mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3995mil,5025mil)(4045mil,5025mil) on Top Overlay And Pad C27-1(4020mil,5000mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3995mil,4990mil)(3995mil,5025mil) on Top Overlay And Pad C27-1(4020mil,5000mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3995mil,4955mil)(3995mil,4990mil) on Top Overlay And Pad C27-1(4020mil,5000mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4045mil,4840mil)(4045mil,4910mil) on Top Overlay And Pad C27-2(4020mil,4865mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3995mil,4840mil)(4045mil,4840mil) on Top Overlay And Pad C27-2(4020mil,4865mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3995mil,4840mil)(3995mil,4910mil) on Top Overlay And Pad C27-2(4020mil,4865mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3315mil,4575mil)(3315mil,4585mil) on Top Overlay And Pad R72-1(3340mil,4600mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3315mil,4585mil)(3315mil,4645mil) on Top Overlay And Pad R72-1(3340mil,4600mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3315mil,4575mil)(3365mil,4575mil) on Top Overlay And Pad R72-1(3340mil,4600mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3365mil,4575mil)(3365mil,4610mil) on Top Overlay And Pad R72-1(3340mil,4600mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3365mil,4610mil)(3365mil,4645mil) on Top Overlay And Pad R72-1(3340mil,4600mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3315mil,4690mil)(3315mil,4760mil) on Top Overlay And Pad R72-2(3340mil,4735mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3315mil,4760mil)(3365mil,4760mil) on Top Overlay And Pad R72-2(3340mil,4735mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3365mil,4690mil)(3365mil,4760mil) on Top Overlay And Pad R72-2(3340mil,4735mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3475mil,4575mil)(3475mil,4585mil) on Top Overlay And Pad R69-1(3500mil,4600mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3475mil,4585mil)(3475mil,4645mil) on Top Overlay And Pad R69-1(3500mil,4600mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3475mil,4575mil)(3525mil,4575mil) on Top Overlay And Pad R69-1(3500mil,4600mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3525mil,4575mil)(3525mil,4610mil) on Top Overlay And Pad R69-1(3500mil,4600mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3525mil,4610mil)(3525mil,4645mil) on Top Overlay And Pad R69-1(3500mil,4600mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3475mil,4690mil)(3475mil,4760mil) on Top Overlay And Pad R69-2(3500mil,4735mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3475mil,4760mil)(3525mil,4760mil) on Top Overlay And Pad R69-2(3500mil,4735mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3525mil,4690mil)(3525mil,4760mil) on Top Overlay And Pad R69-2(3500mil,4735mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3795mil,5215mil)(3795mil,5265mil) on Top Overlay And Pad C24-1(3820mil,5240mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3795mil,5215mil)(3830mil,5215mil) on Top Overlay And Pad C24-1(3820mil,5240mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3795mil,5265mil)(3805mil,5265mil) on Top Overlay And Pad C24-1(3820mil,5240mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3830mil,5215mil)(3865mil,5215mil) on Top Overlay And Pad C24-1(3820mil,5240mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3805mil,5265mil)(3865mil,5265mil) on Top Overlay And Pad C24-1(3820mil,5240mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.607mil < 10mil) Between Text "C24" (3820mil,5140mil) on Top Overlay And Pad C24-1(3820mil,5240mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.607mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3980mil,5215mil)(3980mil,5265mil) on Top Overlay And Pad C24-2(3955mil,5240mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3910mil,5265mil)(3980mil,5265mil) on Top Overlay And Pad C24-2(3955mil,5240mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3910mil,5215mil)(3980mil,5215mil) on Top Overlay And Pad C24-2(3955mil,5240mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.607mil < 10mil) Between Text "C27" (4060mil,5060mil) on Top Overlay And Pad C24-2(3955mil,5240mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.607mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.607mil < 10mil) Between Text "C24" (3820mil,5140mil) on Top Overlay And Pad C24-2(3955mil,5240mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.607mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3395mil,4990mil)(3395mil,5025mil) on Top Overlay And Pad R70-1(3420mil,5000mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3395mil,4955mil)(3395mil,4990mil) on Top Overlay And Pad R70-1(3420mil,5000mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3395mil,5025mil)(3445mil,5025mil) on Top Overlay And Pad R70-1(3420mil,5000mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3445mil,5015mil)(3445mil,5025mil) on Top Overlay And Pad R70-1(3420mil,5000mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3445mil,4955mil)(3445mil,5015mil) on Top Overlay And Pad R70-1(3420mil,5000mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3395mil,4840mil)(3395mil,4910mil) on Top Overlay And Pad R70-2(3420mil,4865mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3395mil,4840mil)(3445mil,4840mil) on Top Overlay And Pad R70-2(3420mil,4865mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3445mil,4840mil)(3445mil,4910mil) on Top Overlay And Pad R70-2(3420mil,4865mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3005mil,5015mil)(3005mil,5025mil) on Top Overlay And Pad C26-1(2980mil,5000mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3005mil,4955mil)(3005mil,5015mil) on Top Overlay And Pad C26-1(2980mil,5000mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2955mil,5025mil)(3005mil,5025mil) on Top Overlay And Pad C26-1(2980mil,5000mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2955mil,4990mil)(2955mil,5025mil) on Top Overlay And Pad C26-1(2980mil,5000mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2955mil,4955mil)(2955mil,4990mil) on Top Overlay And Pad C26-1(2980mil,5000mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3005mil,4840mil)(3005mil,4910mil) on Top Overlay And Pad C26-2(2980mil,4865mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2955mil,4840mil)(3005mil,4840mil) on Top Overlay And Pad C26-2(2980mil,4865mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2955mil,4840mil)(2955mil,4910mil) on Top Overlay And Pad C26-2(2980mil,4865mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2925mil,5015mil)(2925mil,5025mil) on Top Overlay And Pad R71-1(2900mil,5000mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2925mil,4955mil)(2925mil,5015mil) on Top Overlay And Pad R71-1(2900mil,5000mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2875mil,4990mil)(2875mil,5025mil) on Top Overlay And Pad R71-1(2900mil,5000mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2875mil,4955mil)(2875mil,4990mil) on Top Overlay And Pad R71-1(2900mil,5000mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2875mil,5025mil)(2925mil,5025mil) on Top Overlay And Pad R71-1(2900mil,5000mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2925mil,4840mil)(2925mil,4910mil) on Top Overlay And Pad R71-2(2900mil,4865mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2875mil,4840mil)(2875mil,4910mil) on Top Overlay And Pad R71-2(2900mil,4865mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2875mil,4840mil)(2925mil,4840mil) on Top Overlay And Pad R71-2(2900mil,4865mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (3900mil,4954.764mil)(3900mil,5020mil) on Top Overlay And Pad U10-1(3880mil,5040mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3560mil,5020mil)(3900mil,5020mil) on Top Overlay And Pad U10-1(3880mil,5040mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3560mil,5020mil)(3900mil,5020mil) on Top Overlay And Pad U10-2(3830mil,5040mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3560mil,5020mil)(3900mil,5020mil) on Top Overlay And Pad U10-3(3780mil,5040mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3560mil,5020mil)(3900mil,5020mil) on Top Overlay And Pad U10-4(3730mil,5040mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.049mil < 10mil) Between Track (3560mil,4839.213mil)(3560mil,4945mil) on Top Overlay And Pad U10-8(3580mil,4819.528mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.049mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3560mil,4839.213mil)(3900mil,4839.213mil) on Top Overlay And Pad U10-8(3580mil,4819.528mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.09mil < 10mil) Between Track (3560mil,4945mil)(3560mil,5020mil) on Top Overlay And Pad U10-7(3580mil,5040mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3560mil,5020mil)(3900mil,5020mil) on Top Overlay And Pad U10-7(3580mil,5040mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3560mil,5020mil)(3900mil,5020mil) on Top Overlay And Pad U10-6(3630mil,5040mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3560mil,5020mil)(3900mil,5020mil) on Top Overlay And Pad U10-5(3680mil,5040mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3560mil,4839.213mil)(3900mil,4839.213mil) on Top Overlay And Pad U10-9(3630mil,4819.528mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3560mil,4839.213mil)(3900mil,4839.213mil) on Top Overlay And Pad U10-10(3680mil,4819.528mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3560mil,4839.213mil)(3900mil,4839.213mil) on Top Overlay And Pad U10-12(3780mil,4819.528mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.049mil < 10mil) Between Track (3900mil,4839.213mil)(3900mil,4904.764mil) on Top Overlay And Pad U10-14(3880mil,4819.528mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.049mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3560mil,4839.213mil)(3900mil,4839.213mil) on Top Overlay And Pad U10-14(3880mil,4819.528mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3560mil,4839.213mil)(3900mil,4839.213mil) on Top Overlay And Pad U10-13(3830mil,4819.528mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
Rule Violations :443

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (6.436mil < 10mil) Between Text "DS23" (2560mil,6680mil) on Top Overlay And Arc (2880mil,6630mil) on Top Overlay Silk Text to Silk Clearance [6.436mil]
   Violation between Silk To Silk Clearance Constraint: (6.436mil < 10mil) Between Text "DS25" (2560mil,6940mil) on Top Overlay And Arc (2880mil,6890mil) on Top Overlay Silk Text to Silk Clearance [6.436mil]
Rule Violations :2

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0


Violations Detected : 500
Time Elapsed        : 00:00:01