

================================================================
== Vitis HLS Report for 'runge_kutta_45_Pipeline_sqrt_loop'
================================================================
* Date:           Sat Jun 24 07:23:10 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        rk45_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  0.10 us|  9.679 ns|    27.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       91|       91|  9.100 us|  9.100 us|   91|   91|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- sqrt_loop  |       89|       89|         1|          1|          4|    89|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    476|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|     453|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     453|    530|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+-----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+-----+------------+------------+
    |i_5_fu_122_p2        |         +|   0|  0|   14|           7|           1|
    |T_V_fu_177_p2        |         -|   0|  0|  185|         178|         178|
    |icmp_ln85_fu_116_p2  |      icmp|   0|  0|   10|           7|           7|
    |A_V_6_fu_233_p3      |    select|   0|  0|  176|           1|         176|
    |Q_V_3_fu_209_p3      |    select|   0|  0|   89|           1|          89|
    |ap_enable_pp0        |       xor|   0|  0|    2|           1|           2|
    +---------------------+----------+----+---+-----+------------+------------+
    |Total                |          |   0|  0|  476|         195|         453|
    +---------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |A_V_fu_68                |   9|          2|  176|        352|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |i_fu_72                  |   9|          2|    7|         14|
    |p_Repl2_s_fu_60          |   9|          2|   89|        178|
    |p_Val2_s_fu_64           |   9|          2|  178|        356|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|  452|        904|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |A_V_fu_68                |  176|   0|  176|          0|
    |ap_CS_fsm                |    1|   0|    1|          0|
    |ap_done_reg              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |i_fu_72                  |    7|   0|    7|          0|
    |p_Repl2_s_fu_60          |   89|   0|   89|          0|
    |p_Val2_s_fu_64           |  178|   0|  178|          0|
    +-------------------------+-----+----+-----+-----------+
    |Total                    |  453|   0|  453|          0|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-----------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_sqrt_loop|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_sqrt_loop|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_sqrt_loop|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_sqrt_loop|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_sqrt_loop|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_sqrt_loop|  return value|
|zext_ln449        |   in|  177|     ap_none|                         zext_ln449|        scalar|
|Q_V_5_out         |  out|   89|      ap_vld|                          Q_V_5_out|       pointer|
|Q_V_5_out_ap_vld  |  out|    1|      ap_vld|                          Q_V_5_out|       pointer|
+------------------+-----+-----+------------+-----------------------------------+--------------+

