

================================================================
== Vitis HLS Report for 'conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_33_1_VITIS_LOOP_34_2'
================================================================
* Date:           Tue Oct 28 17:21:35 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.619 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    18498|    18498|  0.185 ms|  0.185 ms|  18498|  18498|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                      Loop Name                      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- STREAM_READ_CONV2_VITIS_LOOP_33_1_VITIS_LOOP_34_2  |    18496|    18496|         2|          1|          1|  18496|       yes|
        +-----------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     186|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      81|    -|
|Register         |        -|     -|      59|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      59|     267|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln32_1_fu_1183_p2      |         +|   0|  0|  22|          15|           1|
    |add_ln32_fu_1195_p2        |         +|   0|  0|  14|           7|           1|
    |add_ln33_2_fu_1267_p2      |         +|   0|  0|  17|          10|           1|
    |add_ln33_fu_1321_p2        |         +|   0|  0|  12|           5|           1|
    |add_ln34_fu_1261_p2        |         +|   0|  0|  12|           5|           1|
    |add_ln35_fu_1338_p2        |         +|   0|  0|  16|           9|           9|
    |and_ln32_fu_1241_p2        |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln32_fu_1177_p2       |      icmp|   0|  0|  22|          15|          15|
    |icmp_ln33_fu_1201_p2       |      icmp|   0|  0|  17|          10|           9|
    |icmp_ln34_fu_1235_p2       |      icmp|   0|  0|  12|           5|           5|
    |or_ln33_fu_1247_p2         |        or|   0|  0|   2|           1|           1|
    |select_ln32_1_fu_1207_p3   |    select|   0|  0|   7|           1|           7|
    |select_ln32_fu_1304_p3     |    select|   0|  0|   5|           1|           1|
    |select_ln33_2_fu_1327_p3   |    select|   0|  0|   5|           1|           5|
    |select_ln33_3_fu_1273_p3   |    select|   0|  0|  10|           1|           1|
    |select_ln33_fu_1253_p3     |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln32_fu_1229_p2        |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 186|          91|          65|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |conv1_to_conv2_blk_n     |   9|          2|    1|          2|
    |feat_fu_248              |   9|          2|    7|         14|
    |i_fu_240                 |   9|          2|    5|         10|
    |indvar_flatten80_fu_252  |   9|          2|   15|         30|
    |indvar_flatten_fu_244    |   9|          2|   10|         20|
    |j_fu_236                 |   9|          2|    5|         10|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  81|         18|   46|         92|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |and_ln32_reg_1546          |   1|   0|    1|          0|
    |ap_CS_fsm                  |   1|   0|    1|          0|
    |ap_done_reg                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2    |   1|   0|    1|          0|
    |feat_fu_248                |   7|   0|    7|          0|
    |i_fu_240                   |   5|   0|    5|          0|
    |icmp_ln33_reg_1531         |   1|   0|    1|          0|
    |indvar_flatten80_fu_252    |  15|   0|   15|          0|
    |indvar_flatten_fu_244      |  10|   0|   10|          0|
    |j_fu_236                   |   5|   0|    5|          0|
    |select_ln33_reg_1551       |   5|   0|    5|          0|
    |trunc_ln32_reg_1536        |   2|   0|    2|          0|
    |zext_ln32_mid2_v_reg_1540  |   4|   0|    4|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      |  59|   0|   59|          0|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+------------------------------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                           Source Object                          |    C Type    |
+------------------------+-----+-----+------------+------------------------------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_33_1_VITIS_LOOP_34_2|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_33_1_VITIS_LOOP_34_2|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_33_1_VITIS_LOOP_34_2|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_33_1_VITIS_LOOP_34_2|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_33_1_VITIS_LOOP_34_2|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_33_1_VITIS_LOOP_34_2|  return value|
|conv1_to_conv2_dout     |   in|   32|     ap_fifo|                                                    conv1_to_conv2|       pointer|
|conv1_to_conv2_empty_n  |   in|    1|     ap_fifo|                                                    conv1_to_conv2|       pointer|
|conv1_to_conv2_read     |  out|    1|     ap_fifo|                                                    conv1_to_conv2|       pointer|
|input_tile_address0     |  out|    9|   ap_memory|                                                        input_tile|         array|
|input_tile_ce0          |  out|    1|   ap_memory|                                                        input_tile|         array|
|input_tile_we0          |  out|    1|   ap_memory|                                                        input_tile|         array|
|input_tile_d0           |  out|   32|   ap_memory|                                                        input_tile|         array|
|input_tile_1_address0   |  out|    9|   ap_memory|                                                      input_tile_1|         array|
|input_tile_1_ce0        |  out|    1|   ap_memory|                                                      input_tile_1|         array|
|input_tile_1_we0        |  out|    1|   ap_memory|                                                      input_tile_1|         array|
|input_tile_1_d0         |  out|   32|   ap_memory|                                                      input_tile_1|         array|
|input_tile_2_address0   |  out|    9|   ap_memory|                                                      input_tile_2|         array|
|input_tile_2_ce0        |  out|    1|   ap_memory|                                                      input_tile_2|         array|
|input_tile_2_we0        |  out|    1|   ap_memory|                                                      input_tile_2|         array|
|input_tile_2_d0         |  out|   32|   ap_memory|                                                      input_tile_2|         array|
|input_tile_3_address0   |  out|    9|   ap_memory|                                                      input_tile_3|         array|
|input_tile_3_ce0        |  out|    1|   ap_memory|                                                      input_tile_3|         array|
|input_tile_3_we0        |  out|    1|   ap_memory|                                                      input_tile_3|         array|
|input_tile_3_d0         |  out|   32|   ap_memory|                                                      input_tile_3|         array|
|input_tile_4_address0   |  out|    9|   ap_memory|                                                      input_tile_4|         array|
|input_tile_4_ce0        |  out|    1|   ap_memory|                                                      input_tile_4|         array|
|input_tile_4_we0        |  out|    1|   ap_memory|                                                      input_tile_4|         array|
|input_tile_4_d0         |  out|   32|   ap_memory|                                                      input_tile_4|         array|
|input_tile_5_address0   |  out|    9|   ap_memory|                                                      input_tile_5|         array|
|input_tile_5_ce0        |  out|    1|   ap_memory|                                                      input_tile_5|         array|
|input_tile_5_we0        |  out|    1|   ap_memory|                                                      input_tile_5|         array|
|input_tile_5_d0         |  out|   32|   ap_memory|                                                      input_tile_5|         array|
|input_tile_6_address0   |  out|    9|   ap_memory|                                                      input_tile_6|         array|
|input_tile_6_ce0        |  out|    1|   ap_memory|                                                      input_tile_6|         array|
|input_tile_6_we0        |  out|    1|   ap_memory|                                                      input_tile_6|         array|
|input_tile_6_d0         |  out|   32|   ap_memory|                                                      input_tile_6|         array|
|input_tile_7_address0   |  out|    9|   ap_memory|                                                      input_tile_7|         array|
|input_tile_7_ce0        |  out|    1|   ap_memory|                                                      input_tile_7|         array|
|input_tile_7_we0        |  out|    1|   ap_memory|                                                      input_tile_7|         array|
|input_tile_7_d0         |  out|   32|   ap_memory|                                                      input_tile_7|         array|
|input_tile_8_address0   |  out|    9|   ap_memory|                                                      input_tile_8|         array|
|input_tile_8_ce0        |  out|    1|   ap_memory|                                                      input_tile_8|         array|
|input_tile_8_we0        |  out|    1|   ap_memory|                                                      input_tile_8|         array|
|input_tile_8_d0         |  out|   32|   ap_memory|                                                      input_tile_8|         array|
|input_tile_9_address0   |  out|    9|   ap_memory|                                                      input_tile_9|         array|
|input_tile_9_ce0        |  out|    1|   ap_memory|                                                      input_tile_9|         array|
|input_tile_9_we0        |  out|    1|   ap_memory|                                                      input_tile_9|         array|
|input_tile_9_d0         |  out|   32|   ap_memory|                                                      input_tile_9|         array|
|input_tile_10_address0  |  out|    9|   ap_memory|                                                     input_tile_10|         array|
|input_tile_10_ce0       |  out|    1|   ap_memory|                                                     input_tile_10|         array|
|input_tile_10_we0       |  out|    1|   ap_memory|                                                     input_tile_10|         array|
|input_tile_10_d0        |  out|   32|   ap_memory|                                                     input_tile_10|         array|
|input_tile_11_address0  |  out|    9|   ap_memory|                                                     input_tile_11|         array|
|input_tile_11_ce0       |  out|    1|   ap_memory|                                                     input_tile_11|         array|
|input_tile_11_we0       |  out|    1|   ap_memory|                                                     input_tile_11|         array|
|input_tile_11_d0        |  out|   32|   ap_memory|                                                     input_tile_11|         array|
|input_tile_12_address0  |  out|    9|   ap_memory|                                                     input_tile_12|         array|
|input_tile_12_ce0       |  out|    1|   ap_memory|                                                     input_tile_12|         array|
|input_tile_12_we0       |  out|    1|   ap_memory|                                                     input_tile_12|         array|
|input_tile_12_d0        |  out|   32|   ap_memory|                                                     input_tile_12|         array|
|input_tile_13_address0  |  out|    9|   ap_memory|                                                     input_tile_13|         array|
|input_tile_13_ce0       |  out|    1|   ap_memory|                                                     input_tile_13|         array|
|input_tile_13_we0       |  out|    1|   ap_memory|                                                     input_tile_13|         array|
|input_tile_13_d0        |  out|   32|   ap_memory|                                                     input_tile_13|         array|
|input_tile_14_address0  |  out|    9|   ap_memory|                                                     input_tile_14|         array|
|input_tile_14_ce0       |  out|    1|   ap_memory|                                                     input_tile_14|         array|
|input_tile_14_we0       |  out|    1|   ap_memory|                                                     input_tile_14|         array|
|input_tile_14_d0        |  out|   32|   ap_memory|                                                     input_tile_14|         array|
|input_tile_15_address0  |  out|    9|   ap_memory|                                                     input_tile_15|         array|
|input_tile_15_ce0       |  out|    1|   ap_memory|                                                     input_tile_15|         array|
|input_tile_15_we0       |  out|    1|   ap_memory|                                                     input_tile_15|         array|
|input_tile_15_d0        |  out|   32|   ap_memory|                                                     input_tile_15|         array|
|input_tile_16_address0  |  out|    9|   ap_memory|                                                     input_tile_16|         array|
|input_tile_16_ce0       |  out|    1|   ap_memory|                                                     input_tile_16|         array|
|input_tile_16_we0       |  out|    1|   ap_memory|                                                     input_tile_16|         array|
|input_tile_16_d0        |  out|   32|   ap_memory|                                                     input_tile_16|         array|
|input_tile_17_address0  |  out|    9|   ap_memory|                                                     input_tile_17|         array|
|input_tile_17_ce0       |  out|    1|   ap_memory|                                                     input_tile_17|         array|
|input_tile_17_we0       |  out|    1|   ap_memory|                                                     input_tile_17|         array|
|input_tile_17_d0        |  out|   32|   ap_memory|                                                     input_tile_17|         array|
|input_tile_18_address0  |  out|    9|   ap_memory|                                                     input_tile_18|         array|
|input_tile_18_ce0       |  out|    1|   ap_memory|                                                     input_tile_18|         array|
|input_tile_18_we0       |  out|    1|   ap_memory|                                                     input_tile_18|         array|
|input_tile_18_d0        |  out|   32|   ap_memory|                                                     input_tile_18|         array|
|input_tile_19_address0  |  out|    9|   ap_memory|                                                     input_tile_19|         array|
|input_tile_19_ce0       |  out|    1|   ap_memory|                                                     input_tile_19|         array|
|input_tile_19_we0       |  out|    1|   ap_memory|                                                     input_tile_19|         array|
|input_tile_19_d0        |  out|   32|   ap_memory|                                                     input_tile_19|         array|
|input_tile_20_address0  |  out|    9|   ap_memory|                                                     input_tile_20|         array|
|input_tile_20_ce0       |  out|    1|   ap_memory|                                                     input_tile_20|         array|
|input_tile_20_we0       |  out|    1|   ap_memory|                                                     input_tile_20|         array|
|input_tile_20_d0        |  out|   32|   ap_memory|                                                     input_tile_20|         array|
|input_tile_21_address0  |  out|    9|   ap_memory|                                                     input_tile_21|         array|
|input_tile_21_ce0       |  out|    1|   ap_memory|                                                     input_tile_21|         array|
|input_tile_21_we0       |  out|    1|   ap_memory|                                                     input_tile_21|         array|
|input_tile_21_d0        |  out|   32|   ap_memory|                                                     input_tile_21|         array|
|input_tile_22_address0  |  out|    9|   ap_memory|                                                     input_tile_22|         array|
|input_tile_22_ce0       |  out|    1|   ap_memory|                                                     input_tile_22|         array|
|input_tile_22_we0       |  out|    1|   ap_memory|                                                     input_tile_22|         array|
|input_tile_22_d0        |  out|   32|   ap_memory|                                                     input_tile_22|         array|
|input_tile_23_address0  |  out|    9|   ap_memory|                                                     input_tile_23|         array|
|input_tile_23_ce0       |  out|    1|   ap_memory|                                                     input_tile_23|         array|
|input_tile_23_we0       |  out|    1|   ap_memory|                                                     input_tile_23|         array|
|input_tile_23_d0        |  out|   32|   ap_memory|                                                     input_tile_23|         array|
|input_tile_24_address0  |  out|    9|   ap_memory|                                                     input_tile_24|         array|
|input_tile_24_ce0       |  out|    1|   ap_memory|                                                     input_tile_24|         array|
|input_tile_24_we0       |  out|    1|   ap_memory|                                                     input_tile_24|         array|
|input_tile_24_d0        |  out|   32|   ap_memory|                                                     input_tile_24|         array|
|input_tile_25_address0  |  out|    9|   ap_memory|                                                     input_tile_25|         array|
|input_tile_25_ce0       |  out|    1|   ap_memory|                                                     input_tile_25|         array|
|input_tile_25_we0       |  out|    1|   ap_memory|                                                     input_tile_25|         array|
|input_tile_25_d0        |  out|   32|   ap_memory|                                                     input_tile_25|         array|
|input_tile_26_address0  |  out|    9|   ap_memory|                                                     input_tile_26|         array|
|input_tile_26_ce0       |  out|    1|   ap_memory|                                                     input_tile_26|         array|
|input_tile_26_we0       |  out|    1|   ap_memory|                                                     input_tile_26|         array|
|input_tile_26_d0        |  out|   32|   ap_memory|                                                     input_tile_26|         array|
|input_tile_27_address0  |  out|    9|   ap_memory|                                                     input_tile_27|         array|
|input_tile_27_ce0       |  out|    1|   ap_memory|                                                     input_tile_27|         array|
|input_tile_27_we0       |  out|    1|   ap_memory|                                                     input_tile_27|         array|
|input_tile_27_d0        |  out|   32|   ap_memory|                                                     input_tile_27|         array|
|input_tile_28_address0  |  out|    9|   ap_memory|                                                     input_tile_28|         array|
|input_tile_28_ce0       |  out|    1|   ap_memory|                                                     input_tile_28|         array|
|input_tile_28_we0       |  out|    1|   ap_memory|                                                     input_tile_28|         array|
|input_tile_28_d0        |  out|   32|   ap_memory|                                                     input_tile_28|         array|
|input_tile_29_address0  |  out|    9|   ap_memory|                                                     input_tile_29|         array|
|input_tile_29_ce0       |  out|    1|   ap_memory|                                                     input_tile_29|         array|
|input_tile_29_we0       |  out|    1|   ap_memory|                                                     input_tile_29|         array|
|input_tile_29_d0        |  out|   32|   ap_memory|                                                     input_tile_29|         array|
|input_tile_30_address0  |  out|    9|   ap_memory|                                                     input_tile_30|         array|
|input_tile_30_ce0       |  out|    1|   ap_memory|                                                     input_tile_30|         array|
|input_tile_30_we0       |  out|    1|   ap_memory|                                                     input_tile_30|         array|
|input_tile_30_d0        |  out|   32|   ap_memory|                                                     input_tile_30|         array|
|input_tile_31_address0  |  out|    9|   ap_memory|                                                     input_tile_31|         array|
|input_tile_31_ce0       |  out|    1|   ap_memory|                                                     input_tile_31|         array|
|input_tile_31_we0       |  out|    1|   ap_memory|                                                     input_tile_31|         array|
|input_tile_31_d0        |  out|   32|   ap_memory|                                                     input_tile_31|         array|
|input_tile_32_address0  |  out|    9|   ap_memory|                                                     input_tile_32|         array|
|input_tile_32_ce0       |  out|    1|   ap_memory|                                                     input_tile_32|         array|
|input_tile_32_we0       |  out|    1|   ap_memory|                                                     input_tile_32|         array|
|input_tile_32_d0        |  out|   32|   ap_memory|                                                     input_tile_32|         array|
|input_tile_33_address0  |  out|    9|   ap_memory|                                                     input_tile_33|         array|
|input_tile_33_ce0       |  out|    1|   ap_memory|                                                     input_tile_33|         array|
|input_tile_33_we0       |  out|    1|   ap_memory|                                                     input_tile_33|         array|
|input_tile_33_d0        |  out|   32|   ap_memory|                                                     input_tile_33|         array|
|input_tile_34_address0  |  out|    9|   ap_memory|                                                     input_tile_34|         array|
|input_tile_34_ce0       |  out|    1|   ap_memory|                                                     input_tile_34|         array|
|input_tile_34_we0       |  out|    1|   ap_memory|                                                     input_tile_34|         array|
|input_tile_34_d0        |  out|   32|   ap_memory|                                                     input_tile_34|         array|
|input_tile_35_address0  |  out|    9|   ap_memory|                                                     input_tile_35|         array|
|input_tile_35_ce0       |  out|    1|   ap_memory|                                                     input_tile_35|         array|
|input_tile_35_we0       |  out|    1|   ap_memory|                                                     input_tile_35|         array|
|input_tile_35_d0        |  out|   32|   ap_memory|                                                     input_tile_35|         array|
|input_tile_36_address0  |  out|    9|   ap_memory|                                                     input_tile_36|         array|
|input_tile_36_ce0       |  out|    1|   ap_memory|                                                     input_tile_36|         array|
|input_tile_36_we0       |  out|    1|   ap_memory|                                                     input_tile_36|         array|
|input_tile_36_d0        |  out|   32|   ap_memory|                                                     input_tile_36|         array|
|input_tile_37_address0  |  out|    9|   ap_memory|                                                     input_tile_37|         array|
|input_tile_37_ce0       |  out|    1|   ap_memory|                                                     input_tile_37|         array|
|input_tile_37_we0       |  out|    1|   ap_memory|                                                     input_tile_37|         array|
|input_tile_37_d0        |  out|   32|   ap_memory|                                                     input_tile_37|         array|
|input_tile_38_address0  |  out|    9|   ap_memory|                                                     input_tile_38|         array|
|input_tile_38_ce0       |  out|    1|   ap_memory|                                                     input_tile_38|         array|
|input_tile_38_we0       |  out|    1|   ap_memory|                                                     input_tile_38|         array|
|input_tile_38_d0        |  out|   32|   ap_memory|                                                     input_tile_38|         array|
|input_tile_39_address0  |  out|    9|   ap_memory|                                                     input_tile_39|         array|
|input_tile_39_ce0       |  out|    1|   ap_memory|                                                     input_tile_39|         array|
|input_tile_39_we0       |  out|    1|   ap_memory|                                                     input_tile_39|         array|
|input_tile_39_d0        |  out|   32|   ap_memory|                                                     input_tile_39|         array|
|input_tile_40_address0  |  out|    9|   ap_memory|                                                     input_tile_40|         array|
|input_tile_40_ce0       |  out|    1|   ap_memory|                                                     input_tile_40|         array|
|input_tile_40_we0       |  out|    1|   ap_memory|                                                     input_tile_40|         array|
|input_tile_40_d0        |  out|   32|   ap_memory|                                                     input_tile_40|         array|
|input_tile_41_address0  |  out|    9|   ap_memory|                                                     input_tile_41|         array|
|input_tile_41_ce0       |  out|    1|   ap_memory|                                                     input_tile_41|         array|
|input_tile_41_we0       |  out|    1|   ap_memory|                                                     input_tile_41|         array|
|input_tile_41_d0        |  out|   32|   ap_memory|                                                     input_tile_41|         array|
|input_tile_42_address0  |  out|    9|   ap_memory|                                                     input_tile_42|         array|
|input_tile_42_ce0       |  out|    1|   ap_memory|                                                     input_tile_42|         array|
|input_tile_42_we0       |  out|    1|   ap_memory|                                                     input_tile_42|         array|
|input_tile_42_d0        |  out|   32|   ap_memory|                                                     input_tile_42|         array|
|input_tile_43_address0  |  out|    9|   ap_memory|                                                     input_tile_43|         array|
|input_tile_43_ce0       |  out|    1|   ap_memory|                                                     input_tile_43|         array|
|input_tile_43_we0       |  out|    1|   ap_memory|                                                     input_tile_43|         array|
|input_tile_43_d0        |  out|   32|   ap_memory|                                                     input_tile_43|         array|
|input_tile_44_address0  |  out|    9|   ap_memory|                                                     input_tile_44|         array|
|input_tile_44_ce0       |  out|    1|   ap_memory|                                                     input_tile_44|         array|
|input_tile_44_we0       |  out|    1|   ap_memory|                                                     input_tile_44|         array|
|input_tile_44_d0        |  out|   32|   ap_memory|                                                     input_tile_44|         array|
|input_tile_45_address0  |  out|    9|   ap_memory|                                                     input_tile_45|         array|
|input_tile_45_ce0       |  out|    1|   ap_memory|                                                     input_tile_45|         array|
|input_tile_45_we0       |  out|    1|   ap_memory|                                                     input_tile_45|         array|
|input_tile_45_d0        |  out|   32|   ap_memory|                                                     input_tile_45|         array|
|input_tile_46_address0  |  out|    9|   ap_memory|                                                     input_tile_46|         array|
|input_tile_46_ce0       |  out|    1|   ap_memory|                                                     input_tile_46|         array|
|input_tile_46_we0       |  out|    1|   ap_memory|                                                     input_tile_46|         array|
|input_tile_46_d0        |  out|   32|   ap_memory|                                                     input_tile_46|         array|
|input_tile_47_address0  |  out|    9|   ap_memory|                                                     input_tile_47|         array|
|input_tile_47_ce0       |  out|    1|   ap_memory|                                                     input_tile_47|         array|
|input_tile_47_we0       |  out|    1|   ap_memory|                                                     input_tile_47|         array|
|input_tile_47_d0        |  out|   32|   ap_memory|                                                     input_tile_47|         array|
|input_tile_48_address0  |  out|    9|   ap_memory|                                                     input_tile_48|         array|
|input_tile_48_ce0       |  out|    1|   ap_memory|                                                     input_tile_48|         array|
|input_tile_48_we0       |  out|    1|   ap_memory|                                                     input_tile_48|         array|
|input_tile_48_d0        |  out|   32|   ap_memory|                                                     input_tile_48|         array|
|input_tile_49_address0  |  out|    9|   ap_memory|                                                     input_tile_49|         array|
|input_tile_49_ce0       |  out|    1|   ap_memory|                                                     input_tile_49|         array|
|input_tile_49_we0       |  out|    1|   ap_memory|                                                     input_tile_49|         array|
|input_tile_49_d0        |  out|   32|   ap_memory|                                                     input_tile_49|         array|
|input_tile_50_address0  |  out|    9|   ap_memory|                                                     input_tile_50|         array|
|input_tile_50_ce0       |  out|    1|   ap_memory|                                                     input_tile_50|         array|
|input_tile_50_we0       |  out|    1|   ap_memory|                                                     input_tile_50|         array|
|input_tile_50_d0        |  out|   32|   ap_memory|                                                     input_tile_50|         array|
|input_tile_51_address0  |  out|    9|   ap_memory|                                                     input_tile_51|         array|
|input_tile_51_ce0       |  out|    1|   ap_memory|                                                     input_tile_51|         array|
|input_tile_51_we0       |  out|    1|   ap_memory|                                                     input_tile_51|         array|
|input_tile_51_d0        |  out|   32|   ap_memory|                                                     input_tile_51|         array|
|input_tile_52_address0  |  out|    9|   ap_memory|                                                     input_tile_52|         array|
|input_tile_52_ce0       |  out|    1|   ap_memory|                                                     input_tile_52|         array|
|input_tile_52_we0       |  out|    1|   ap_memory|                                                     input_tile_52|         array|
|input_tile_52_d0        |  out|   32|   ap_memory|                                                     input_tile_52|         array|
|input_tile_53_address0  |  out|    9|   ap_memory|                                                     input_tile_53|         array|
|input_tile_53_ce0       |  out|    1|   ap_memory|                                                     input_tile_53|         array|
|input_tile_53_we0       |  out|    1|   ap_memory|                                                     input_tile_53|         array|
|input_tile_53_d0        |  out|   32|   ap_memory|                                                     input_tile_53|         array|
|input_tile_54_address0  |  out|    9|   ap_memory|                                                     input_tile_54|         array|
|input_tile_54_ce0       |  out|    1|   ap_memory|                                                     input_tile_54|         array|
|input_tile_54_we0       |  out|    1|   ap_memory|                                                     input_tile_54|         array|
|input_tile_54_d0        |  out|   32|   ap_memory|                                                     input_tile_54|         array|
|input_tile_55_address0  |  out|    9|   ap_memory|                                                     input_tile_55|         array|
|input_tile_55_ce0       |  out|    1|   ap_memory|                                                     input_tile_55|         array|
|input_tile_55_we0       |  out|    1|   ap_memory|                                                     input_tile_55|         array|
|input_tile_55_d0        |  out|   32|   ap_memory|                                                     input_tile_55|         array|
|input_tile_56_address0  |  out|    9|   ap_memory|                                                     input_tile_56|         array|
|input_tile_56_ce0       |  out|    1|   ap_memory|                                                     input_tile_56|         array|
|input_tile_56_we0       |  out|    1|   ap_memory|                                                     input_tile_56|         array|
|input_tile_56_d0        |  out|   32|   ap_memory|                                                     input_tile_56|         array|
|input_tile_57_address0  |  out|    9|   ap_memory|                                                     input_tile_57|         array|
|input_tile_57_ce0       |  out|    1|   ap_memory|                                                     input_tile_57|         array|
|input_tile_57_we0       |  out|    1|   ap_memory|                                                     input_tile_57|         array|
|input_tile_57_d0        |  out|   32|   ap_memory|                                                     input_tile_57|         array|
|input_tile_58_address0  |  out|    9|   ap_memory|                                                     input_tile_58|         array|
|input_tile_58_ce0       |  out|    1|   ap_memory|                                                     input_tile_58|         array|
|input_tile_58_we0       |  out|    1|   ap_memory|                                                     input_tile_58|         array|
|input_tile_58_d0        |  out|   32|   ap_memory|                                                     input_tile_58|         array|
|input_tile_59_address0  |  out|    9|   ap_memory|                                                     input_tile_59|         array|
|input_tile_59_ce0       |  out|    1|   ap_memory|                                                     input_tile_59|         array|
|input_tile_59_we0       |  out|    1|   ap_memory|                                                     input_tile_59|         array|
|input_tile_59_d0        |  out|   32|   ap_memory|                                                     input_tile_59|         array|
|input_tile_60_address0  |  out|    9|   ap_memory|                                                     input_tile_60|         array|
|input_tile_60_ce0       |  out|    1|   ap_memory|                                                     input_tile_60|         array|
|input_tile_60_we0       |  out|    1|   ap_memory|                                                     input_tile_60|         array|
|input_tile_60_d0        |  out|   32|   ap_memory|                                                     input_tile_60|         array|
|input_tile_61_address0  |  out|    9|   ap_memory|                                                     input_tile_61|         array|
|input_tile_61_ce0       |  out|    1|   ap_memory|                                                     input_tile_61|         array|
|input_tile_61_we0       |  out|    1|   ap_memory|                                                     input_tile_61|         array|
|input_tile_61_d0        |  out|   32|   ap_memory|                                                     input_tile_61|         array|
|input_tile_62_address0  |  out|    9|   ap_memory|                                                     input_tile_62|         array|
|input_tile_62_ce0       |  out|    1|   ap_memory|                                                     input_tile_62|         array|
|input_tile_62_we0       |  out|    1|   ap_memory|                                                     input_tile_62|         array|
|input_tile_62_d0        |  out|   32|   ap_memory|                                                     input_tile_62|         array|
|input_tile_63_address0  |  out|    9|   ap_memory|                                                     input_tile_63|         array|
|input_tile_63_ce0       |  out|    1|   ap_memory|                                                     input_tile_63|         array|
|input_tile_63_we0       |  out|    1|   ap_memory|                                                     input_tile_63|         array|
|input_tile_63_d0        |  out|   32|   ap_memory|                                                     input_tile_63|         array|
|input_tile_64_address0  |  out|    9|   ap_memory|                                                     input_tile_64|         array|
|input_tile_64_ce0       |  out|    1|   ap_memory|                                                     input_tile_64|         array|
|input_tile_64_we0       |  out|    1|   ap_memory|                                                     input_tile_64|         array|
|input_tile_64_d0        |  out|   32|   ap_memory|                                                     input_tile_64|         array|
|input_tile_65_address0  |  out|    9|   ap_memory|                                                     input_tile_65|         array|
|input_tile_65_ce0       |  out|    1|   ap_memory|                                                     input_tile_65|         array|
|input_tile_65_we0       |  out|    1|   ap_memory|                                                     input_tile_65|         array|
|input_tile_65_d0        |  out|   32|   ap_memory|                                                     input_tile_65|         array|
|input_tile_66_address0  |  out|    9|   ap_memory|                                                     input_tile_66|         array|
|input_tile_66_ce0       |  out|    1|   ap_memory|                                                     input_tile_66|         array|
|input_tile_66_we0       |  out|    1|   ap_memory|                                                     input_tile_66|         array|
|input_tile_66_d0        |  out|   32|   ap_memory|                                                     input_tile_66|         array|
|input_tile_67_address0  |  out|    9|   ap_memory|                                                     input_tile_67|         array|
|input_tile_67_ce0       |  out|    1|   ap_memory|                                                     input_tile_67|         array|
|input_tile_67_we0       |  out|    1|   ap_memory|                                                     input_tile_67|         array|
|input_tile_67_d0        |  out|   32|   ap_memory|                                                     input_tile_67|         array|
+------------------------+-----+-----+------------+------------------------------------------------------------------+--------------+

