{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "## To implement a 4-bit full adder using single bit half adders"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "import sys\n",
    "import os \n",
    "import shutil\n",
    "import tempfile\n",
    "import subprocess \n",
    "\n",
    "CURR_DIR = os.getcwd()\n",
    "def copy_and_run(verilog_code, directory_path='test'):\n",
    "    output = None\n",
    "    temp_dir = tempfile.mkdtemp()\n",
    "\n",
    "    try:\n",
    "        shutil.copytree(os.path.join(CURR_DIR, directory_path), os.path.join(temp_dir, os.path.basename(directory_path)))\n",
    "\n",
    "        os.chdir(os.path.join(temp_dir, directory_path))\n",
    "        with open(\"solve.v\", mode='w+') as f:\n",
    "            f.write(verilog_code)\n",
    "\n",
    "        os.system('iverilog -o ./vt -s test -c file_list.txt')\n",
    "        os.system('(vvp ./vt > output.txt )')\n",
    "        with open('output.txt', 'r') as file:\n",
    "            output = file.read().strip()\n",
    "    except Exception as e:\n",
    "        print(e)\n",
    "    finally:\n",
    "\n",
    "        shutil.rmtree(temp_dir)\n",
    "        os.chdir(CURR_DIR)\n",
    "        return output\n",
    "\n",
    "def run_verilog_code(verilog_code):\n",
    "    return copy_and_run(verilog_code)\n",
    "\n",
    "verilog_code = \"\"\"\n",
    "module half_adder (\n",
    "    input a, b,\n",
    "    output s, c\n",
    ");\n",
    "\n",
    "    assign s = a ^ b;\n",
    "    assign c = a & b;\n",
    "\n",
    "endmodule\n",
    "\n",
    "module full_adder (\n",
    "    input a, b, cin,\n",
    "    output s, cout\n",
    ");\n",
    "\n",
    "wire f1, f2, f3;\n",
    "\n",
    "half_adder h1(a, b, f1, f2);\n",
    "half_adder h2(f1, cin, s, f3);\n",
    "\n",
    "assign cout = f2 | f3;\n",
    "\n",
    "endmodule\n",
    "\n",
    "module 4_bit_full_adder (\n",
    "    input a0, a1, a2, a3, b0, b1, b2, b3,\n",
    "    output s0, s1, s2, s3, cout\n",
    ");\n",
    "\n",
    "wire g1, g2, g3, g4;\n",
    "\n",
    "full_adder f1(a0, b0, 0, s0, g1);\n",
    "full_adder f2(a1, b1, g1, s1, g2);\n",
    "full_adder f3(a2, b2, g2, s2, g3);\n",
    "full_adder f4(a3, b3, g3, s3, g4);\n",
    "\n",
    "assign cout = g4;\n",
    "\n",
    "endmodule\n",
    "\n",
    "\"\"\"\n",
    "\n",
    "output = run_verilog_code(verilog_code)\n",
    "print(output)"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.12"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
