







.version 7.0
.target sm_80
.address_size 64



.visible .entry _Z17ExecuteFirstLayerPdPiS0_S0_S_(
.param .u64 _Z17ExecuteFirstLayerPdPiS0_S0_S__param_0,
.param .u64 _Z17ExecuteFirstLayerPdPiS0_S0_S__param_1,
.param .u64 _Z17ExecuteFirstLayerPdPiS0_S0_S__param_2,
.param .u64 _Z17ExecuteFirstLayerPdPiS0_S0_S__param_3,
.param .u64 _Z17ExecuteFirstLayerPdPiS0_S0_S__param_4
)
{
.reg .pred %p<38>;
.reg .b32 %r<102>;
.reg .f64 %fd<116>;
.reg .b64 %rd<43>;


ld.param.u64 %rd15, [_Z17ExecuteFirstLayerPdPiS0_S0_S__param_0];
ld.param.u64 %rd16, [_Z17ExecuteFirstLayerPdPiS0_S0_S__param_1];
ld.param.u64 %rd17, [_Z17ExecuteFirstLayerPdPiS0_S0_S__param_2];
ld.param.u64 %rd18, [_Z17ExecuteFirstLayerPdPiS0_S0_S__param_3];
ld.param.u64 %rd19, [_Z17ExecuteFirstLayerPdPiS0_S0_S__param_4];
cvta.to.global.u64 %rd1, %rd19;
cvta.to.global.u64 %rd2, %rd18;
cvta.to.global.u64 %rd3, %rd17;
cvta.to.global.u64 %rd4, %rd15;
cvta.to.global.u64 %rd5, %rd16;
mov.u32 %r1, %tid.x;
shl.b32 %r32, %r1, 5;
mov.u32 %r2, %tid.y;
add.s32 %r3, %r2, %r32;
add.s32 %r33, %r2, -2;
add.s32 %r34, %r2, 2;
max.s32 %r35, %r33, %r34;
add.s32 %r36, %r35, 3;
sub.s32 %r4, %r36, %r2;
and.b32 %r5, %r4, 3;
neg.s32 %r37, %r2;
mov.u32 %r96, 0;
mul.lo.s32 %r38, %r1, 5;
sub.s32 %r6, %r37, %r38;

BB0_1:
add.s32 %r39, %r1, 2;
add.s32 %r97, %r1, -2;
setp.gt.s32	%p1, %r97, %r39;
mov.f64 %fd113, 0d0000000000000000;
@%p1 bra BB0_43;

mul.lo.s32 %r41, %r96, 75;
add.s32 %r8, %r41, 12;
add.s32 %r9, %r6, %r41;
mov.f64 %fd113, 0d0000000000000000;

BB0_3:
mov.u32 %r11, %r97;
setp.gt.s32	%p2, %r33, %r34;
@%p2 bra BB0_42;

setp.eq.s32	%p3, %r5, 0;
sub.s32 %r44, %r11, %r1;
mul.lo.s32 %r12, %r44, 5;
shl.b32 %r13, %r11, 5;
mov.f64 %fd38, 0d0000000000000000;
@%p3 bra BB0_5;
bra.uni BB0_6;

BB0_5:
mov.u32 %r101, %r33;
mov.f64 %fd106, %fd113;
mov.f64 %fd113, %fd38;
bra.uni BB0_23;

BB0_6:
setp.eq.s32	%p4, %r5, 1;
add.s32 %r99, %r2, -2;
@%p4 bra BB0_18;

setp.eq.s32	%p5, %r5, 2;
add.s32 %r98, %r2, -2;
@%p5 bra BB0_13;

add.s32 %r45, %r2, -2;
or.b32 %r46, %r45, %r11;
setp.lt.s32	%p6, %r46, 0;
@%p6 bra BB0_11;

setp.gt.s32	%p7, %r11, 31;
setp.gt.s32	%p8, %r45, 31;
or.pred %p9, %p8, %p7;
@%p9 bra BB0_11;
bra.uni BB0_10;

BB0_11:
add.f64 %fd113, %fd113, 0d0000000000000000;
bra.uni BB0_12;

BB0_10:
add.s32 %r48, %r2, %r13;
add.s32 %r49, %r48, -2;
mul.wide.s32 %rd20, %r49, 4;
add.s64 %rd21, %rd5, %rd20;
ld.global.u32 %r50, [%rd21];
cvt.rn.f64.s32	%fd39, %r50;
add.s32 %r51, %r12, %r8;
add.s32 %r52, %r51, -2;
mul.wide.s32 %rd22, %r52, 8;
add.s64 %rd23, %rd4, %rd22;
ld.global.f64 %fd40, [%rd23];
add.s64 %rd24, %rd3, %rd20;
ld.global.u32 %r53, [%rd24];
cvt.rn.f64.s32	%fd41, %r53;
ld.global.f64 %fd42, [%rd23+200];
mul.f64 %fd43, %fd41, %fd42;
fma.rn.f64 %fd44, %fd39, %fd40, %fd43;
add.s64 %rd25, %rd2, %rd20;
ld.global.u32 %r54, [%rd25];
cvt.rn.f64.s32	%fd45, %r54;
ld.global.f64 %fd46, [%rd23+400];
fma.rn.f64 %fd47, %fd45, %fd46, %fd44;
add.f64 %fd113, %fd113, %fd47;

BB0_12:
add.s32 %r98, %r2, -1;

BB0_13:
or.b32 %r55, %r98, %r11;
setp.lt.s32	%p10, %r55, 0;
@%p10 bra BB0_16;

setp.gt.s32	%p11, %r11, 31;
setp.gt.s32	%p12, %r98, 31;
or.pred %p13, %p12, %p11;
@%p13 bra BB0_16;
bra.uni BB0_15;

BB0_16:
add.f64 %fd113, %fd113, 0d0000000000000000;
bra.uni BB0_17;

BB0_15:
add.s32 %r56, %r13, %r98;
mul.wide.s32 %rd26, %r56, 4;
add.s64 %rd27, %rd5, %rd26;
ld.global.u32 %r57, [%rd27];
cvt.rn.f64.s32	%fd48, %r57;
sub.s32 %r58, %r98, %r2;
add.s32 %r59, %r58, %r12;
add.s32 %r60, %r8, %r59;
mul.wide.s32 %rd28, %r60, 8;
add.s64 %rd29, %rd4, %rd28;
ld.global.f64 %fd49, [%rd29];
add.s64 %rd30, %rd3, %rd26;
ld.global.u32 %r61, [%rd30];
cvt.rn.f64.s32	%fd50, %r61;
ld.global.f64 %fd51, [%rd29+200];
mul.f64 %fd52, %fd50, %fd51;
fma.rn.f64 %fd53, %fd48, %fd49, %fd52;
add.s64 %rd31, %rd2, %rd26;
ld.global.u32 %r62, [%rd31];
cvt.rn.f64.s32	%fd54, %r62;
ld.global.f64 %fd55, [%rd29+400];
fma.rn.f64 %fd56, %fd54, %fd55, %fd53;
add.f64 %fd113, %fd113, %fd56;

BB0_17:
add.s32 %r99, %r98, 1;

BB0_18:
or.b32 %r63, %r99, %r11;
setp.lt.s32	%p14, %r63, 0;
@%p14 bra BB0_21;

setp.gt.s32	%p15, %r11, 31;
setp.gt.s32	%p16, %r99, 31;
or.pred %p17, %p16, %p15;
@%p17 bra BB0_21;
bra.uni BB0_20;

BB0_21:
add.f64 %fd106, %fd113, 0d0000000000000000;
bra.uni BB0_22;

BB0_20:
add.s32 %r64, %r13, %r99;
mul.wide.s32 %rd32, %r64, 4;
add.s64 %rd33, %rd5, %rd32;
ld.global.u32 %r65, [%rd33];
cvt.rn.f64.s32	%fd57, %r65;
sub.s32 %r66, %r99, %r2;
add.s32 %r67, %r66, %r12;
add.s32 %r68, %r8, %r67;
mul.wide.s32 %rd34, %r68, 8;
add.s64 %rd35, %rd4, %rd34;
ld.global.f64 %fd58, [%rd35];
add.s64 %rd36, %rd3, %rd32;
ld.global.u32 %r69, [%rd36];
cvt.rn.f64.s32	%fd59, %r69;
ld.global.f64 %fd60, [%rd35+200];
mul.f64 %fd61, %fd59, %fd60;
fma.rn.f64 %fd62, %fd57, %fd58, %fd61;
add.s64 %rd37, %rd2, %rd32;
ld.global.u32 %r70, [%rd37];
cvt.rn.f64.s32	%fd63, %r70;
ld.global.f64 %fd64, [%rd35+400];
fma.rn.f64 %fd65, %fd63, %fd64, %fd62;
add.f64 %fd106, %fd113, %fd65;

BB0_22:
add.s32 %r101, %r99, 1;
mov.f64 %fd113, %fd106;

BB0_23:
setp.lt.u32	%p18, %r4, 4;
@%p18 bra BB0_42;

mad.lo.s32 %r71, %r11, 32, %r101;
mul.wide.s32 %rd42, %r71, 4;
add.s32 %r72, %r9, %r101;
mad.lo.s32 %r73, %r11, 5, %r72;
mul.wide.s32 %rd38, %r73, 8;
add.s64 %rd41, %rd4, %rd38;
mov.f64 %fd113, %fd106;

BB0_25:
or.b32 %r74, %r101, %r11;
setp.lt.s32	%p19, %r74, 0;
add.s64 %rd10, %rd5, %rd42;
add.s64 %rd11, %rd3, %rd42;
add.s64 %rd12, %rd2, %rd42;
@%p19 bra BB0_28;

setp.gt.s32	%p20, %r11, 31;
setp.gt.s32	%p21, %r101, 31;
or.pred %p22, %p21, %p20;
@%p22 bra BB0_28;
bra.uni BB0_27;

BB0_28:
add.f64 %fd110, %fd113, 0d0000000000000000;
bra.uni BB0_29;

BB0_27:
ld.global.u32 %r75, [%rd10];
cvt.rn.f64.s32	%fd66, %r75;
ld.global.f64 %fd67, [%rd41+96];
ld.global.u32 %r76, [%rd11];
cvt.rn.f64.s32	%fd68, %r76;
ld.global.f64 %fd69, [%rd41+296];
mul.f64 %fd70, %fd68, %fd69;
fma.rn.f64 %fd71, %fd66, %fd67, %fd70;
ld.global.u32 %r77, [%rd12];
cvt.rn.f64.s32	%fd72, %r77;
ld.global.f64 %fd73, [%rd41+496];
fma.rn.f64 %fd74, %fd72, %fd73, %fd71;
add.f64 %fd110, %fd113, %fd74;

BB0_29:
add.s32 %r78, %r101, 1;
or.b32 %r79, %r78, %r11;
setp.lt.s32	%p23, %r79, 0;
@%p23 bra BB0_32;

setp.gt.s32	%p24, %r11, 31;
setp.gt.s32	%p25, %r101, 30;
or.pred %p26, %p25, %p24;
@%p26 bra BB0_32;
bra.uni BB0_31;

BB0_32:
add.f64 %fd111, %fd110, 0d0000000000000000;
bra.uni BB0_33;

BB0_31:
ld.global.u32 %r80, [%rd10+4];
cvt.rn.f64.s32	%fd75, %r80;
ld.global.f64 %fd76, [%rd41+104];
ld.global.u32 %r81, [%rd11+4];
cvt.rn.f64.s32	%fd77, %r81;
ld.global.f64 %fd78, [%rd41+304];
mul.f64 %fd79, %fd77, %fd78;
fma.rn.f64 %fd80, %fd75, %fd76, %fd79;
ld.global.u32 %r82, [%rd12+4];
cvt.rn.f64.s32	%fd81, %r82;
ld.global.f64 %fd82, [%rd41+504];
fma.rn.f64 %fd83, %fd81, %fd82, %fd80;
add.f64 %fd111, %fd110, %fd83;

BB0_33:
add.s32 %r26, %r101, 2;
or.b32 %r83, %r26, %r11;
setp.lt.s32	%p27, %r83, 0;
@%p27 bra BB0_36;

setp.gt.s32	%p28, %r11, 31;
setp.gt.s32	%p29, %r26, 31;
or.pred %p30, %p29, %p28;
@%p30 bra BB0_36;
bra.uni BB0_35;

BB0_36:
add.f64 %fd112, %fd111, 0d0000000000000000;
bra.uni BB0_37;

BB0_35:
ld.global.u32 %r84, [%rd10+8];
cvt.rn.f64.s32	%fd84, %r84;
ld.global.f64 %fd85, [%rd41+112];
ld.global.u32 %r85, [%rd11+8];
cvt.rn.f64.s32	%fd86, %r85;
ld.global.f64 %fd87, [%rd41+312];
mul.f64 %fd88, %fd86, %fd87;
fma.rn.f64 %fd89, %fd84, %fd85, %fd88;
ld.global.u32 %r86, [%rd12+8];
cvt.rn.f64.s32	%fd90, %r86;
ld.global.f64 %fd91, [%rd41+512];
fma.rn.f64 %fd92, %fd90, %fd91, %fd89;
add.f64 %fd112, %fd111, %fd92;

BB0_37:
add.s32 %r27, %r101, 3;
or.b32 %r87, %r27, %r11;
setp.lt.s32	%p31, %r87, 0;
@%p31 bra BB0_40;

setp.gt.s32	%p32, %r11, 31;
setp.gt.s32	%p33, %r27, 31;
or.pred %p34, %p33, %p32;
@%p34 bra BB0_40;
bra.uni BB0_39;

BB0_40:
add.f64 %fd113, %fd112, 0d0000000000000000;
bra.uni BB0_41;

BB0_39:
ld.global.u32 %r88, [%rd10+12];
cvt.rn.f64.s32	%fd93, %r88;
ld.global.f64 %fd94, [%rd41+120];
ld.global.u32 %r89, [%rd11+12];
cvt.rn.f64.s32	%fd95, %r89;
ld.global.f64 %fd96, [%rd41+320];
mul.f64 %fd97, %fd95, %fd96;
fma.rn.f64 %fd98, %fd93, %fd94, %fd97;
ld.global.u32 %r90, [%rd12+12];
cvt.rn.f64.s32	%fd99, %r90;
ld.global.f64 %fd100, [%rd41+520];
fma.rn.f64 %fd101, %fd99, %fd100, %fd98;
add.f64 %fd113, %fd112, %fd101;

BB0_41:
add.s32 %r101, %r101, 4;
add.s64 %rd42, %rd42, 16;
add.s64 %rd41, %rd41, 32;
setp.lt.s32	%p35, %r27, %r34;
@%p35 bra BB0_25;

BB0_42:
add.s32 %r97, %r11, 1;
setp.lt.s32	%p36, %r11, %r39;
@%p36 bra BB0_3;

BB0_43:
shl.b32 %r94, %r96, 10;
add.s32 %r95, %r3, %r94;
mul.wide.s32 %rd39, %r95, 8;
add.s64 %rd40, %rd1, %rd39;
st.global.f64 [%rd40], %fd113;
add.s32 %r96, %r96, 1;
setp.lt.s32	%p37, %r96, 32;
@%p37 bra BB0_1;

ret;
}


.visible .entry _Z18ExecuteSecondLayerPdS_S_(
.param .u64 _Z18ExecuteSecondLayerPdS_S__param_0,
.param .u64 _Z18ExecuteSecondLayerPdS_S__param_1,
.param .u64 _Z18ExecuteSecondLayerPdS_S__param_2
)
{
.reg .pred %p<43>;
.reg .b32 %r<80>;
.reg .f64 %fd<74>;
.reg .b64 %rd<31>;


ld.param.u64 %rd10, [_Z18ExecuteSecondLayerPdS_S__param_0];
ld.param.u64 %rd11, [_Z18ExecuteSecondLayerPdS_S__param_1];
ld.param.u64 %rd12, [_Z18ExecuteSecondLayerPdS_S__param_2];
cvta.to.global.u64 %rd1, %rd10;
cvta.to.global.u64 %rd2, %rd12;
cvta.to.global.u64 %rd3, %rd11;
mov.u32 %r1, %tid.x;
setp.lt.s32	%p2, %r1, 16;
mov.u32 %r35, %tid.y;
setp.lt.s32	%p3, %r35, 16;
and.pred %p1, %p2, %p3;
add.s32 %r2, %r35, -2;
mov.u32 %r36, 12;
sub.s32 %r3, %r36, %r35;
shl.b32 %r37, %r1, 4;
add.s32 %r4, %r35, %r37;
add.s32 %r38, %r35, 2;
max.s32 %r39, %r2, %r38;
add.s32 %r40, %r39, 3;
sub.s32 %r5, %r40, %r35;
and.b32 %r6, %r5, 3;
neg.s32 %r41, %r35;
mov.u32 %r34, 0;
mul.lo.s32 %r42, %r1, 5;
sub.s32 %r7, %r41, %r42;
mov.u32 %r73, %r34;

BB1_1:
mul.lo.s32 %r44, %r73, 800;
add.s32 %r9, %r3, %r44;
add.s32 %r10, %r7, %r44;
mov.f64 %fd73, 0d0000000000000000;
mov.u32 %r74, %r34;

BB1_2:
@!%p1 bra BB1_48;
bra.uni BB1_3;

BB1_3:
add.s32 %r75, %r1, -2;
add.s32 %r46, %r1, 2;
setp.gt.s32	%p4, %r75, %r46;
mov.f64 %fd70, 0d0000000000000000;
@%p4 bra BB1_47;

shl.b32 %r12, %r74, 8;
mul.lo.s32 %r47, %r74, 25;
add.s32 %r13, %r9, %r47;
add.s32 %r14, %r10, %r47;
mov.f64 %fd70, 0d0000000000000000;

BB1_5:
mov.u32 %r16, %r75;
add.s32 %r48, %r2, 4;
setp.gt.s32	%p5, %r2, %r48;
@%p5 bra BB1_46;

setp.eq.s32	%p6, %r6, 0;
sub.s32 %r49, %r16, %r1;
shl.b32 %r50, %r16, 4;
add.s32 %r17, %r50, %r12;
mad.lo.s32 %r18, %r49, 5, %r13;
mov.f64 %fd42, 0d0000000000000000;
@%p6 bra BB1_7;
bra.uni BB1_8;

BB1_7:
mov.u32 %r79, %r2;
mov.f64 %fd63, %fd70;
mov.f64 %fd70, %fd42;
bra.uni BB1_27;

BB1_8:
setp.eq.s32	%p7, %r6, 1;
@%p7 bra BB1_9;
bra.uni BB1_10;

BB1_9:
mov.u32 %r77, %r2;
bra.uni BB1_22;

BB1_10:
setp.eq.s32	%p8, %r6, 2;
@%p8 bra BB1_11;
bra.uni BB1_12;

BB1_11:
mov.u32 %r76, %r2;
bra.uni BB1_17;

BB1_12:
or.b32 %r51, %r2, %r16;
setp.lt.s32	%p9, %r51, 0;
@%p9 bra BB1_15;

setp.gt.s32	%p10, %r16, 15;
setp.gt.s32	%p11, %r2, 15;
or.pred %p12, %p11, %p10;
@%p12 bra BB1_15;
bra.uni BB1_14;

BB1_15:
add.f64 %fd70, %fd70, 0d0000000000000000;
bra.uni BB1_16;

BB1_14:
add.s32 %r52, %r17, %r2;
mul.wide.s32 %rd13, %r52, 8;
add.s64 %rd14, %rd2, %rd13;
add.s32 %r53, %r18, %r2;
mul.wide.s32 %rd15, %r53, 8;
add.s64 %rd16, %rd1, %rd15;
ld.global.f64 %fd43, [%rd16];
ld.global.f64 %fd44, [%rd14];
fma.rn.f64 %fd70, %fd44, %fd43, %fd70;

BB1_16:
add.s32 %r76, %r2, 1;

BB1_17:
or.b32 %r54, %r76, %r16;
setp.lt.s32	%p13, %r54, 0;
@%p13 bra BB1_20;

setp.gt.s32	%p14, %r16, 15;
setp.gt.s32	%p15, %r76, 15;
or.pred %p16, %p15, %p14;
@%p16 bra BB1_20;
bra.uni BB1_19;

BB1_20:
add.f64 %fd70, %fd70, 0d0000000000000000;
bra.uni BB1_21;

BB1_19:
add.s32 %r55, %r17, %r76;
mul.wide.s32 %rd17, %r55, 8;
add.s64 %rd18, %rd2, %rd17;
add.s32 %r56, %r18, %r76;
mul.wide.s32 %rd19, %r56, 8;
add.s64 %rd20, %rd1, %rd19;
ld.global.f64 %fd45, [%rd20];
ld.global.f64 %fd46, [%rd18];
fma.rn.f64 %fd70, %fd46, %fd45, %fd70;

BB1_21:
add.s32 %r77, %r76, 1;

BB1_22:
or.b32 %r57, %r77, %r16;
setp.lt.s32	%p17, %r57, 0;
@%p17 bra BB1_25;

setp.gt.s32	%p18, %r16, 15;
setp.gt.s32	%p19, %r77, 15;
or.pred %p20, %p19, %p18;
@%p20 bra BB1_25;
bra.uni BB1_24;

BB1_25:
add.f64 %fd63, %fd70, 0d0000000000000000;
bra.uni BB1_26;

BB1_24:
add.s32 %r58, %r17, %r77;
mul.wide.s32 %rd21, %r58, 8;
add.s64 %rd22, %rd2, %rd21;
add.s32 %r59, %r18, %r77;
mul.wide.s32 %rd23, %r59, 8;
add.s64 %rd24, %rd1, %rd23;
ld.global.f64 %fd47, [%rd24];
ld.global.f64 %fd48, [%rd22];
fma.rn.f64 %fd63, %fd48, %fd47, %fd70;

BB1_26:
add.s32 %r79, %r77, 1;
mov.f64 %fd70, %fd63;

BB1_27:
setp.lt.u32	%p21, %r5, 4;
@%p21 bra BB1_46;

add.s32 %r60, %r14, %r79;
mad.lo.s32 %r61, %r16, 5, %r60;
mul.wide.s32 %rd25, %r61, 8;
add.s64 %rd30, %rd1, %rd25;
add.s32 %r62, %r17, %r79;
mul.wide.s32 %rd26, %r62, 8;
add.s64 %rd29, %rd2, %rd26;
mov.f64 %fd70, %fd63;

BB1_29:
or.b32 %r63, %r79, %r16;
setp.lt.s32	%p22, %r63, 0;
@%p22 bra BB1_32;

setp.gt.s32	%p23, %r16, 15;
setp.gt.s32	%p24, %r79, 15;
or.pred %p25, %p24, %p23;
@%p25 bra BB1_32;
bra.uni BB1_31;

BB1_32:
add.f64 %fd67, %fd70, 0d0000000000000000;
bra.uni BB1_33;

BB1_31:
ld.global.f64 %fd49, [%rd29];
ld.global.f64 %fd50, [%rd30+96];
fma.rn.f64 %fd67, %fd49, %fd50, %fd70;

BB1_33:
add.s32 %r64, %r79, 1;
or.b32 %r65, %r64, %r16;
setp.lt.s32	%p26, %r65, 0;
@%p26 bra BB1_36;

setp.gt.s32	%p27, %r16, 15;
setp.gt.s32	%p28, %r79, 14;
or.pred %p29, %p28, %p27;
@%p29 bra BB1_36;
bra.uni BB1_35;

BB1_36:
add.f64 %fd68, %fd67, 0d0000000000000000;
bra.uni BB1_37;

BB1_35:
ld.global.f64 %fd51, [%rd30+104];
ld.global.f64 %fd52, [%rd29+8];
fma.rn.f64 %fd68, %fd52, %fd51, %fd67;

BB1_37:
add.s32 %r28, %r79, 2;
or.b32 %r66, %r28, %r16;
setp.lt.s32	%p30, %r66, 0;
@%p30 bra BB1_40;

setp.gt.s32	%p31, %r16, 15;
setp.gt.s32	%p32, %r28, 15;
or.pred %p33, %p32, %p31;
@%p33 bra BB1_40;
bra.uni BB1_39;

BB1_40:
add.f64 %fd69, %fd68, 0d0000000000000000;
bra.uni BB1_41;

BB1_39:
ld.global.f64 %fd53, [%rd30+112];
ld.global.f64 %fd54, [%rd29+16];
fma.rn.f64 %fd69, %fd54, %fd53, %fd68;

BB1_41:
add.s32 %r29, %r79, 3;
or.b32 %r67, %r29, %r16;
setp.lt.s32	%p34, %r67, 0;
@%p34 bra BB1_44;

setp.gt.s32	%p35, %r16, 15;
setp.gt.s32	%p36, %r29, 15;
or.pred %p37, %p36, %p35;
@%p37 bra BB1_44;
bra.uni BB1_43;

BB1_44:
add.f64 %fd70, %fd69, 0d0000000000000000;
bra.uni BB1_45;

BB1_43:
ld.global.f64 %fd55, [%rd30+120];
ld.global.f64 %fd56, [%rd29+24];
fma.rn.f64 %fd70, %fd56, %fd55, %fd69;

BB1_45:
add.s32 %r79, %r79, 4;
add.s64 %rd30, %rd30, 32;
add.s64 %rd29, %rd29, 32;
setp.lt.s32	%p38, %r29, %r48;
@%p38 bra BB1_29;

BB1_46:
add.s32 %r75, %r16, 1;
setp.lt.s32	%p39, %r16, %r46;
@%p39 bra BB1_5;

BB1_47:
add.f64 %fd73, %fd73, %fd70;

BB1_48:
add.s32 %r74, %r74, 1;
setp.lt.s32	%p40, %r74, 32;
@%p40 bra BB1_2;

setp.lt.f64	%p41, %fd73, 0d0000000000000000;
selp.f64	%fd57, 0d0000000000000000, %fd73, %p41;
shl.b32 %r71, %r73, 8;
add.s32 %r72, %r4, %r71;
mul.wide.s32 %rd27, %r72, 8;
add.s64 %rd28, %rd3, %rd27;
st.global.f64 [%rd28], %fd57;
add.s32 %r73, %r73, 1;
setp.lt.s32	%p42, %r73, 32;
@%p42 bra BB1_1;

ret;
}


.visible .entry _Z17ExecuteThirdLayerPdS_S_(
.param .u64 _Z17ExecuteThirdLayerPdS_S__param_0,
.param .u64 _Z17ExecuteThirdLayerPdS_S__param_1,
.param .u64 _Z17ExecuteThirdLayerPdS_S__param_2
)
{
.reg .pred %p<43>;
.reg .b32 %r<80>;
.reg .f64 %fd<74>;
.reg .b64 %rd<31>;


ld.param.u64 %rd10, [_Z17ExecuteThirdLayerPdS_S__param_0];
ld.param.u64 %rd11, [_Z17ExecuteThirdLayerPdS_S__param_1];
ld.param.u64 %rd12, [_Z17ExecuteThirdLayerPdS_S__param_2];
cvta.to.global.u64 %rd1, %rd10;
cvta.to.global.u64 %rd2, %rd12;
cvta.to.global.u64 %rd3, %rd11;
mov.u32 %r1, %tid.x;
setp.lt.s32	%p2, %r1, 8;
mov.u32 %r35, %tid.y;
setp.lt.s32	%p3, %r35, 8;
and.pred %p1, %p2, %p3;
add.s32 %r2, %r35, -2;
mov.u32 %r36, 12;
sub.s32 %r3, %r36, %r35;
shl.b32 %r37, %r1, 3;
add.s32 %r4, %r35, %r37;
add.s32 %r38, %r35, 2;
max.s32 %r39, %r2, %r38;
add.s32 %r40, %r39, 3;
sub.s32 %r5, %r40, %r35;
and.b32 %r6, %r5, 3;
neg.s32 %r41, %r35;
mov.u32 %r34, 0;
mul.lo.s32 %r42, %r1, 5;
sub.s32 %r7, %r41, %r42;
mov.u32 %r73, %r34;

BB2_1:
mul.lo.s32 %r44, %r73, 800;
add.s32 %r9, %r3, %r44;
add.s32 %r10, %r7, %r44;
mov.f64 %fd73, 0d0000000000000000;
mov.u32 %r74, %r34;

BB2_2:
@!%p1 bra BB2_48;
bra.uni BB2_3;

BB2_3:
add.s32 %r75, %r1, -2;
add.s32 %r46, %r1, 2;
setp.gt.s32	%p4, %r75, %r46;
mov.f64 %fd70, 0d0000000000000000;
@%p4 bra BB2_47;

shl.b32 %r12, %r74, 6;
mul.lo.s32 %r47, %r74, 25;
add.s32 %r13, %r9, %r47;
add.s32 %r14, %r10, %r47;
mov.f64 %fd70, 0d0000000000000000;

BB2_5:
mov.u32 %r16, %r75;
add.s32 %r48, %r2, 4;
setp.gt.s32	%p5, %r2, %r48;
@%p5 bra BB2_46;

setp.eq.s32	%p6, %r6, 0;
sub.s32 %r49, %r16, %r1;
shl.b32 %r50, %r16, 3;
add.s32 %r17, %r50, %r12;
mad.lo.s32 %r18, %r49, 5, %r13;
mov.f64 %fd42, 0d0000000000000000;
@%p6 bra BB2_7;
bra.uni BB2_8;

BB2_7:
mov.u32 %r79, %r2;
mov.f64 %fd63, %fd70;
mov.f64 %fd70, %fd42;
bra.uni BB2_27;

BB2_8:
setp.eq.s32	%p7, %r6, 1;
@%p7 bra BB2_9;
bra.uni BB2_10;

BB2_9:
mov.u32 %r77, %r2;
bra.uni BB2_22;

BB2_10:
setp.eq.s32	%p8, %r6, 2;
@%p8 bra BB2_11;
bra.uni BB2_12;

BB2_11:
mov.u32 %r76, %r2;
bra.uni BB2_17;

BB2_12:
or.b32 %r51, %r2, %r16;
setp.lt.s32	%p9, %r51, 0;
@%p9 bra BB2_15;

setp.gt.s32	%p10, %r16, 7;
setp.gt.s32	%p11, %r2, 7;
or.pred %p12, %p11, %p10;
@%p12 bra BB2_15;
bra.uni BB2_14;

BB2_15:
add.f64 %fd70, %fd70, 0d0000000000000000;
bra.uni BB2_16;

BB2_14:
add.s32 %r52, %r17, %r2;
mul.wide.s32 %rd13, %r52, 8;
add.s64 %rd14, %rd2, %rd13;
add.s32 %r53, %r18, %r2;
mul.wide.s32 %rd15, %r53, 8;
add.s64 %rd16, %rd1, %rd15;
ld.global.f64 %fd43, [%rd16];
ld.global.f64 %fd44, [%rd14];
fma.rn.f64 %fd70, %fd44, %fd43, %fd70;

BB2_16:
add.s32 %r76, %r2, 1;

BB2_17:
or.b32 %r54, %r76, %r16;
setp.lt.s32	%p13, %r54, 0;
@%p13 bra BB2_20;

setp.gt.s32	%p14, %r16, 7;
setp.gt.s32	%p15, %r76, 7;
or.pred %p16, %p15, %p14;
@%p16 bra BB2_20;
bra.uni BB2_19;

BB2_20:
add.f64 %fd70, %fd70, 0d0000000000000000;
bra.uni BB2_21;

BB2_19:
add.s32 %r55, %r17, %r76;
mul.wide.s32 %rd17, %r55, 8;
add.s64 %rd18, %rd2, %rd17;
add.s32 %r56, %r18, %r76;
mul.wide.s32 %rd19, %r56, 8;
add.s64 %rd20, %rd1, %rd19;
ld.global.f64 %fd45, [%rd20];
ld.global.f64 %fd46, [%rd18];
fma.rn.f64 %fd70, %fd46, %fd45, %fd70;

BB2_21:
add.s32 %r77, %r76, 1;

BB2_22:
or.b32 %r57, %r77, %r16;
setp.lt.s32	%p17, %r57, 0;
@%p17 bra BB2_25;

setp.gt.s32	%p18, %r16, 7;
setp.gt.s32	%p19, %r77, 7;
or.pred %p20, %p19, %p18;
@%p20 bra BB2_25;
bra.uni BB2_24;

BB2_25:
add.f64 %fd63, %fd70, 0d0000000000000000;
bra.uni BB2_26;

BB2_24:
add.s32 %r58, %r17, %r77;
mul.wide.s32 %rd21, %r58, 8;
add.s64 %rd22, %rd2, %rd21;
add.s32 %r59, %r18, %r77;
mul.wide.s32 %rd23, %r59, 8;
add.s64 %rd24, %rd1, %rd23;
ld.global.f64 %fd47, [%rd24];
ld.global.f64 %fd48, [%rd22];
fma.rn.f64 %fd63, %fd48, %fd47, %fd70;

BB2_26:
add.s32 %r79, %r77, 1;
mov.f64 %fd70, %fd63;

BB2_27:
setp.lt.u32	%p21, %r5, 4;
@%p21 bra BB2_46;

add.s32 %r60, %r14, %r79;
mad.lo.s32 %r61, %r16, 5, %r60;
mul.wide.s32 %rd25, %r61, 8;
add.s64 %rd30, %rd1, %rd25;
add.s32 %r62, %r17, %r79;
mul.wide.s32 %rd26, %r62, 8;
add.s64 %rd29, %rd2, %rd26;
mov.f64 %fd70, %fd63;

BB2_29:
or.b32 %r63, %r79, %r16;
setp.lt.s32	%p22, %r63, 0;
@%p22 bra BB2_32;

setp.gt.s32	%p23, %r16, 7;
setp.gt.s32	%p24, %r79, 7;
or.pred %p25, %p24, %p23;
@%p25 bra BB2_32;
bra.uni BB2_31;

BB2_32:
add.f64 %fd67, %fd70, 0d0000000000000000;
bra.uni BB2_33;

BB2_31:
ld.global.f64 %fd49, [%rd29];
ld.global.f64 %fd50, [%rd30+96];
fma.rn.f64 %fd67, %fd49, %fd50, %fd70;

BB2_33:
add.s32 %r64, %r79, 1;
or.b32 %r65, %r64, %r16;
setp.lt.s32	%p26, %r65, 0;
@%p26 bra BB2_36;

setp.gt.s32	%p27, %r16, 7;
setp.gt.s32	%p28, %r79, 6;
or.pred %p29, %p28, %p27;
@%p29 bra BB2_36;
bra.uni BB2_35;

BB2_36:
add.f64 %fd68, %fd67, 0d0000000000000000;
bra.uni BB2_37;

BB2_35:
ld.global.f64 %fd51, [%rd30+104];
ld.global.f64 %fd52, [%rd29+8];
fma.rn.f64 %fd68, %fd52, %fd51, %fd67;

BB2_37:
add.s32 %r28, %r79, 2;
or.b32 %r66, %r28, %r16;
setp.lt.s32	%p30, %r66, 0;
@%p30 bra BB2_40;

setp.gt.s32	%p31, %r16, 7;
setp.gt.s32	%p32, %r28, 7;
or.pred %p33, %p32, %p31;
@%p33 bra BB2_40;
bra.uni BB2_39;

BB2_40:
add.f64 %fd69, %fd68, 0d0000000000000000;
bra.uni BB2_41;

BB2_39:
ld.global.f64 %fd53, [%rd30+112];
ld.global.f64 %fd54, [%rd29+16];
fma.rn.f64 %fd69, %fd54, %fd53, %fd68;

BB2_41:
add.s32 %r29, %r79, 3;
or.b32 %r67, %r29, %r16;
setp.lt.s32	%p34, %r67, 0;
@%p34 bra BB2_44;

setp.gt.s32	%p35, %r16, 7;
setp.gt.s32	%p36, %r29, 7;
or.pred %p37, %p36, %p35;
@%p37 bra BB2_44;
bra.uni BB2_43;

BB2_44:
add.f64 %fd70, %fd69, 0d0000000000000000;
bra.uni BB2_45;

BB2_43:
ld.global.f64 %fd55, [%rd30+120];
ld.global.f64 %fd56, [%rd29+24];
fma.rn.f64 %fd70, %fd56, %fd55, %fd69;

BB2_45:
add.s32 %r79, %r79, 4;
add.s64 %rd30, %rd30, 32;
add.s64 %rd29, %rd29, 32;
setp.lt.s32	%p38, %r29, %r48;
@%p38 bra BB2_29;

BB2_46:
add.s32 %r75, %r16, 1;
setp.lt.s32	%p39, %r16, %r46;
@%p39 bra BB2_5;

BB2_47:
add.f64 %fd73, %fd73, %fd70;

BB2_48:
add.s32 %r74, %r74, 1;
setp.lt.s32	%p40, %r74, 32;
@%p40 bra BB2_2;

setp.lt.f64	%p41, %fd73, 0d0000000000000000;
selp.f64	%fd57, 0d0000000000000000, %fd73, %p41;
shl.b32 %r71, %r73, 6;
add.s32 %r72, %r4, %r71;
mul.wide.s32 %rd27, %r72, 8;
add.s64 %rd28, %rd3, %rd27;
st.global.f64 [%rd28], %fd57;
add.s32 %r73, %r73, 1;
setp.lt.s32	%p42, %r73, 64;
@%p42 bra BB2_1;

ret;
}


.visible .entry _Z18ExecuteFourthLayerPdS_S_(
.param .u64 _Z18ExecuteFourthLayerPdS_S__param_0,
.param .u64 _Z18ExecuteFourthLayerPdS_S__param_1,
.param .u64 _Z18ExecuteFourthLayerPdS_S__param_2
)
{
.reg .pred %p<2>;
.reg .b32 %r<7>;
.reg .f64 %fd<52>;
.reg .b64 %rd<17>;


ld.param.u64 %rd8, [_Z18ExecuteFourthLayerPdS_S__param_0];
ld.param.u64 %rd9, [_Z18ExecuteFourthLayerPdS_S__param_1];
ld.param.u64 %rd10, [_Z18ExecuteFourthLayerPdS_S__param_2];
cvta.to.global.u64 %rd11, %rd8;
cvta.to.global.u64 %rd16, %rd10;
cvta.to.global.u64 %rd2, %rd9;
mov.u32 %r1, %tid.x;
shl.b32 %r5, %r1, 10;
mul.wide.s32 %rd12, %r5, 8;
add.s64 %rd15, %rd11, %rd12;
mov.f64 %fd51, 0d0000000000000000;
mov.u32 %r6, 0;

BB3_1:
ld.global.f64 %fd4, [%rd15];
ld.global.f64 %fd5, [%rd16];
fma.rn.f64 %fd6, %fd5, %fd4, %fd51;
ld.global.f64 %fd7, [%rd15+8];
ld.global.f64 %fd8, [%rd16+8];
fma.rn.f64 %fd9, %fd8, %fd7, %fd6;
ld.global.f64 %fd10, [%rd15+16];
ld.global.f64 %fd11, [%rd16+16];
fma.rn.f64 %fd12, %fd11, %fd10, %fd9;
ld.global.f64 %fd13, [%rd15+24];
ld.global.f64 %fd14, [%rd16+24];
fma.rn.f64 %fd15, %fd14, %fd13, %fd12;
ld.global.f64 %fd16, [%rd15+32];
ld.global.f64 %fd17, [%rd16+32];
fma.rn.f64 %fd18, %fd17, %fd16, %fd15;
ld.global.f64 %fd19, [%rd15+40];
ld.global.f64 %fd20, [%rd16+40];
fma.rn.f64 %fd21, %fd20, %fd19, %fd18;
ld.global.f64 %fd22, [%rd15+48];
ld.global.f64 %fd23, [%rd16+48];
fma.rn.f64 %fd24, %fd23, %fd22, %fd21;
ld.global.f64 %fd25, [%rd15+56];
ld.global.f64 %fd26, [%rd16+56];
fma.rn.f64 %fd27, %fd26, %fd25, %fd24;
ld.global.f64 %fd28, [%rd15+64];
ld.global.f64 %fd29, [%rd16+64];
fma.rn.f64 %fd30, %fd29, %fd28, %fd27;
ld.global.f64 %fd31, [%rd15+72];
ld.global.f64 %fd32, [%rd16+72];
fma.rn.f64 %fd33, %fd32, %fd31, %fd30;
ld.global.f64 %fd34, [%rd15+80];
ld.global.f64 %fd35, [%rd16+80];
fma.rn.f64 %fd36, %fd35, %fd34, %fd33;
ld.global.f64 %fd37, [%rd15+88];
ld.global.f64 %fd38, [%rd16+88];
fma.rn.f64 %fd39, %fd38, %fd37, %fd36;
ld.global.f64 %fd40, [%rd15+96];
ld.global.f64 %fd41, [%rd16+96];
fma.rn.f64 %fd42, %fd41, %fd40, %fd39;
ld.global.f64 %fd43, [%rd15+104];
ld.global.f64 %fd44, [%rd16+104];
fma.rn.f64 %fd45, %fd44, %fd43, %fd42;
ld.global.f64 %fd46, [%rd15+112];
ld.global.f64 %fd47, [%rd16+112];
fma.rn.f64 %fd48, %fd47, %fd46, %fd45;
ld.global.f64 %fd49, [%rd15+120];
ld.global.f64 %fd50, [%rd16+120];
fma.rn.f64 %fd51, %fd50, %fd49, %fd48;
add.s64 %rd16, %rd16, 128;
add.s64 %rd15, %rd15, 128;
add.s32 %r6, %r6, 1;
setp.lt.s32	%p1, %r6, 64;
@%p1 bra BB3_1;

mul.wide.s32 %rd13, %r1, 8;
add.s64 %rd14, %rd2, %rd13;
st.global.f64 [%rd14], %fd51;
ret;
}


.visible .entry _Z17ExecuteFifthLayerPdS_S_(
.param .u64 _Z17ExecuteFifthLayerPdS_S__param_0,
.param .u64 _Z17ExecuteFifthLayerPdS_S__param_1,
.param .u64 _Z17ExecuteFifthLayerPdS_S__param_2
)
{
.reg .pred %p<3>;
.reg .b32 %r<7>;
.reg .f64 %fd<52>;
.reg .b64 %rd<17>;


ld.param.u64 %rd8, [_Z17ExecuteFifthLayerPdS_S__param_0];
ld.param.u64 %rd9, [_Z17ExecuteFifthLayerPdS_S__param_1];
ld.param.u64 %rd10, [_Z17ExecuteFifthLayerPdS_S__param_2];
mov.u32 %r1, %tid.x;
setp.gt.s32	%p1, %r1, 8;
@%p1 bra BB4_4;

cvta.to.global.u64 %rd11, %rd8;
cvta.to.global.u64 %rd1, %rd9;
shl.b32 %r5, %r1, 6;
mul.wide.s32 %rd12, %r5, 8;
add.s64 %rd16, %rd11, %rd12;
cvta.to.global.u64 %rd15, %rd10;
mov.f64 %fd51, 0d0000000000000000;
mov.u32 %r6, -64;

BB4_2:
ld.global.f64 %fd4, [%rd16];
ld.global.f64 %fd5, [%rd15];
fma.rn.f64 %fd6, %fd5, %fd4, %fd51;
ld.global.f64 %fd7, [%rd16+8];
ld.global.f64 %fd8, [%rd15+8];
fma.rn.f64 %fd9, %fd8, %fd7, %fd6;
ld.global.f64 %fd10, [%rd16+16];
ld.global.f64 %fd11, [%rd15+16];
fma.rn.f64 %fd12, %fd11, %fd10, %fd9;
ld.global.f64 %fd13, [%rd16+24];
ld.global.f64 %fd14, [%rd15+24];
fma.rn.f64 %fd15, %fd14, %fd13, %fd12;
ld.global.f64 %fd16, [%rd16+32];
ld.global.f64 %fd17, [%rd15+32];
fma.rn.f64 %fd18, %fd17, %fd16, %fd15;
ld.global.f64 %fd19, [%rd16+40];
ld.global.f64 %fd20, [%rd15+40];
fma.rn.f64 %fd21, %fd20, %fd19, %fd18;
ld.global.f64 %fd22, [%rd16+48];
ld.global.f64 %fd23, [%rd15+48];
fma.rn.f64 %fd24, %fd23, %fd22, %fd21;
ld.global.f64 %fd25, [%rd16+56];
ld.global.f64 %fd26, [%rd15+56];
fma.rn.f64 %fd27, %fd26, %fd25, %fd24;
ld.global.f64 %fd28, [%rd16+64];
ld.global.f64 %fd29, [%rd15+64];
fma.rn.f64 %fd30, %fd29, %fd28, %fd27;
ld.global.f64 %fd31, [%rd16+72];
ld.global.f64 %fd32, [%rd15+72];
fma.rn.f64 %fd33, %fd32, %fd31, %fd30;
ld.global.f64 %fd34, [%rd16+80];
ld.global.f64 %fd35, [%rd15+80];
fma.rn.f64 %fd36, %fd35, %fd34, %fd33;
ld.global.f64 %fd37, [%rd16+88];
ld.global.f64 %fd38, [%rd15+88];
fma.rn.f64 %fd39, %fd38, %fd37, %fd36;
ld.global.f64 %fd40, [%rd16+96];
ld.global.f64 %fd41, [%rd15+96];
fma.rn.f64 %fd42, %fd41, %fd40, %fd39;
ld.global.f64 %fd43, [%rd16+104];
ld.global.f64 %fd44, [%rd15+104];
fma.rn.f64 %fd45, %fd44, %fd43, %fd42;
ld.global.f64 %fd46, [%rd16+112];
ld.global.f64 %fd47, [%rd15+112];
fma.rn.f64 %fd48, %fd47, %fd46, %fd45;
ld.global.f64 %fd49, [%rd16+120];
ld.global.f64 %fd50, [%rd15+120];
fma.rn.f64 %fd51, %fd50, %fd49, %fd48;
add.s64 %rd16, %rd16, 128;
add.s64 %rd15, %rd15, 128;
add.s32 %r6, %r6, 16;
setp.ne.s32	%p2, %r6, 0;
@%p2 bra BB4_2;

mul.wide.s32 %rd13, %r1, 8;
add.s64 %rd14, %rd1, %rd13;
st.global.f64 [%rd14], %fd51;

BB4_4:
ret;
}


.visible .entry _Z8pooling1PdS_iiiiiii(
.param .u64 _Z8pooling1PdS_iiiiiii_param_0,
.param .u64 _Z8pooling1PdS_iiiiiii_param_1,
.param .u32 _Z8pooling1PdS_iiiiiii_param_2,
.param .u32 _Z8pooling1PdS_iiiiiii_param_3,
.param .u32 _Z8pooling1PdS_iiiiiii_param_4,
.param .u32 _Z8pooling1PdS_iiiiiii_param_5,
.param .u32 _Z8pooling1PdS_iiiiiii_param_6,
.param .u32 _Z8pooling1PdS_iiiiiii_param_7,
.param .u32 _Z8pooling1PdS_iiiiiii_param_8
)
{
.reg .pred %p<28>;
.reg .b32 %r<53>;
.reg .f64 %fd<34>;
.reg .b64 %rd<18>;


ld.param.u64 %rd7, [_Z8pooling1PdS_iiiiiii_param_0];
ld.param.u64 %rd6, [_Z8pooling1PdS_iiiiiii_param_1];
ld.param.u32 %r25, [_Z8pooling1PdS_iiiiiii_param_2];
cvta.to.global.u64 %rd1, %rd7;
mov.u32 %r1, %tid.y;
setp.lt.s32	%p3, %r25, 1;
@%p3 bra BB5_22;

cvta.to.global.u64 %rd2, %rd6;
mov.u32 %r27, %tid.x;
and.b32 %r28, %r27, %r1;
and.b32 %r2, %r28, 1;
add.s32 %r3, %r27, 1;
add.s32 %r4, %r27, -1;
setp.gt.s32	%p4, %r4, %r3;
setp.gt.s32	%p5, %r4, 31;
mov.u32 %r29, 31;
or.pred %p1, %p4, %p5;
shl.b32 %r30, %r27, 3;
add.s32 %r5, %r30, -8;
add.s32 %r6, %r1, -1;
shr.u32 %r31, %r6, 31;
add.s32 %r32, %r6, %r31;
shr.s32 %r7, %r32, 1;
add.s32 %r8, %r1, 1;
setp.gt.s32	%p6, %r6, %r8;
setp.gt.s32	%p7, %r6, 31;
or.pred %p2, %p6, %p7;
max.s32 %r33, %r6, %r8;
add.s32 %r34, %r1, -2;
sub.s32 %r35, %r34, %r33;
max.s32 %r36, %r6, %r29;
sub.s32 %r37, %r34, %r36;
max.u32 %r38, %r35, %r37;
neg.s32 %r9, %r38;
mov.u32 %r47, 0;
and.b32 %r10, %r9, 3;

BB5_2:
setp.eq.s32	%p8, %r2, 0;
@%p8 bra BB5_21;

mov.f64 %fd32, 0d0000000000000000;
@%p1 bra BB5_20;

shl.b32 %r12, %r47, 10;
mov.f64 %fd32, 0d0000000000000000;
mov.u32 %r48, %r4;

BB5_5:
mov.u32 %r13, %r48;
@%p2 bra BB5_19;

setp.eq.s32	%p9, %r10, 0;
shl.b32 %r39, %r13, 5;
add.s32 %r14, %r39, %r12;
mov.f64 %fd29, 0d0000000000000000;
@%p9 bra BB5_7;
bra.uni BB5_8;

BB5_7:
mov.u32 %r51, %r6;
mov.f64 %fd30, %fd32;
bra.uni BB5_16;

BB5_8:
setp.eq.s32	%p10, %r10, 1;
@%p10 bra BB5_9;
bra.uni BB5_10;

BB5_9:
mov.u32 %r50, %r6;
bra.uni BB5_15;

BB5_10:
setp.eq.s32	%p11, %r10, 2;
@%p11 bra BB5_11;
bra.uni BB5_12;

BB5_11:
mov.u32 %r49, %r6;
bra.uni BB5_14;

BB5_12:
add.s32 %r40, %r14, %r6;
mul.wide.s32 %rd8, %r40, 8;
add.s64 %rd9, %rd1, %rd8;
ld.global.f64 %fd2, [%rd9];
setp.geu.f64	%p12, %fd32, %fd2;
mov.u32 %r49, %r1;
@%p12 bra BB5_14;

mov.u32 %r49, %r1;
mov.f64 %fd32, %fd2;

BB5_14:
add.s32 %r41, %r14, %r49;
mul.wide.s32 %rd10, %r41, 8;
add.s64 %rd11, %rd1, %rd10;
ld.global.f64 %fd16, [%rd11];
setp.lt.f64	%p13, %fd32, %fd16;
selp.f64	%fd32, %fd16, %fd32, %p13;
add.s32 %r50, %r49, 1;

BB5_15:
add.s32 %r42, %r14, %r50;
mul.wide.s32 %rd12, %r42, 8;
add.s64 %rd13, %rd1, %rd12;
ld.global.f64 %fd17, [%rd13];
setp.lt.f64	%p14, %fd32, %fd17;
selp.f64	%fd29, %fd17, %fd32, %p14;
add.s32 %r51, %r50, 1;
mov.f64 %fd30, %fd29;

BB5_16:
setp.lt.u32	%p15, %r9, 4;
mov.f64 %fd32, %fd29;
@%p15 bra BB5_19;

add.s32 %r52, %r51, 3;
add.s32 %r43, %r14, %r51;
mul.wide.s32 %rd14, %r43, 8;
add.s64 %rd17, %rd1, %rd14;
mov.f64 %fd32, %fd30;

BB5_18:
ld.global.f64 %fd18, [%rd17];
setp.lt.f64	%p16, %fd32, %fd18;
selp.f64	%fd19, %fd18, %fd32, %p16;
ld.global.f64 %fd20, [%rd17+8];
setp.lt.f64	%p17, %fd19, %fd20;
selp.f64	%fd21, %fd20, %fd19, %p17;
ld.global.f64 %fd22, [%rd17+16];
setp.lt.f64	%p18, %fd21, %fd22;
selp.f64	%fd23, %fd22, %fd21, %p18;
ld.global.f64 %fd24, [%rd17+24];
setp.lt.f64	%p19, %fd23, %fd24;
selp.f64	%fd32, %fd24, %fd23, %p19;
setp.gt.s32	%p20, %r52, 30;
setp.ge.s32	%p21, %r52, %r8;
or.pred %p22, %p21, %p20;
add.s32 %r52, %r52, 4;
add.s64 %rd17, %rd17, 32;
@!%p22 bra BB5_18;
bra.uni BB5_19;

BB5_19:
add.s32 %r48, %r13, 1;
setp.gt.s32	%p23, %r13, 30;
setp.ge.s32	%p24, %r13, %r3;
or.pred %p25, %p24, %p23;
@!%p25 bra BB5_5;
bra.uni BB5_20;

BB5_20:
setp.lt.f64	%p26, %fd32, 0d0000000000000000;
selp.f64	%fd25, 0d0000000000000000, %fd32, %p26;
shl.b32 %r44, %r47, 8;
add.s32 %r45, %r5, %r44;
add.s32 %r46, %r45, %r7;
mul.wide.s32 %rd15, %r46, 8;
add.s64 %rd16, %rd2, %rd15;
st.global.f64 [%rd16], %fd25;

BB5_21:
add.s32 %r47, %r47, 1;
setp.lt.s32	%p27, %r47, %r25;
@%p27 bra BB5_2;

BB5_22:
ret;
}


.visible .entry _Z8pooling2PdS_iiiiiii(
.param .u64 _Z8pooling2PdS_iiiiiii_param_0,
.param .u64 _Z8pooling2PdS_iiiiiii_param_1,
.param .u32 _Z8pooling2PdS_iiiiiii_param_2,
.param .u32 _Z8pooling2PdS_iiiiiii_param_3,
.param .u32 _Z8pooling2PdS_iiiiiii_param_4,
.param .u32 _Z8pooling2PdS_iiiiiii_param_5,
.param .u32 _Z8pooling2PdS_iiiiiii_param_6,
.param .u32 _Z8pooling2PdS_iiiiiii_param_7,
.param .u32 _Z8pooling2PdS_iiiiiii_param_8
)
{
.reg .pred %p<28>;
.reg .b32 %r<78>;
.reg .f64 %fd<36>;
.reg .b64 %rd<18>;


ld.param.u64 %rd7, [_Z8pooling2PdS_iiiiiii_param_0];
ld.param.u64 %rd6, [_Z8pooling2PdS_iiiiiii_param_1];
ld.param.u32 %r34, [_Z8pooling2PdS_iiiiiii_param_2];
cvta.to.global.u64 %rd1, %rd7;
mov.u32 %r1, %tid.y;
setp.lt.s32	%p4, %r34, 1;
@%p4 bra BB6_21;

cvta.to.global.u64 %rd2, %rd6;
mov.u32 %r36, %tid.x;
add.s32 %r2, %r36, -1;
add.s32 %r37, %r36, 1;
setp.gt.s32	%p5, %r2, %r37;
setp.gt.s32	%p6, %r2, 15;
mov.u32 %r38, 15;
or.pred %p1, %p5, %p6;
shl.b32 %r39, %r36, 2;
add.s32 %r3, %r39, -4;
add.s32 %r4, %r1, -1;
shr.u32 %r40, %r4, 31;
add.s32 %r41, %r4, %r40;
shr.s32 %r5, %r41, 1;
add.s32 %r42, %r1, 1;
setp.gt.s32	%p7, %r4, %r42;
setp.gt.s32	%p8, %r4, 15;
or.pred %p2, %p7, %p8;
max.s32 %r43, %r4, %r42;
add.s32 %r44, %r1, -2;
sub.s32 %r45, %r44, %r43;
max.s32 %r46, %r4, %r38;
sub.s32 %r47, %r44, %r46;
max.u32 %r48, %r45, %r47;
neg.s32 %r6, %r48;
mov.u32 %r64, 0;
and.b32 %r49, %r36, 1;
setp.eq.b32	%p9, %r49, 1;
not.pred %p10, %p9;
setp.gt.s32	%p11, %r36, 15;
or.pred %p12, %p10, %p11;
and.b32 %r50, %r1, 1;
setp.eq.b32	%p13, %r50, 1;
not.pred %p14, %p13;
setp.gt.s32	%p15, %r1, 15;
or.pred %p16, %p14, %p15;
or.pred %p3, %p12, %p16;
and.b32 %r7, %r6, 3;

BB6_2:
@%p3 bra BB6_20;

mov.f64 %fd34, 0d0000000000000000;
mov.u32 %r76, 0;
@%p1 bra BB6_19;

shl.b32 %r9, %r64, 8;
mov.f64 %fd34, 0d0000000000000000;
mov.u32 %r76, 0;
mov.u32 %r65, %r2;

BB6_5:
mov.u32 %r10, %r65;
@%p2 bra BB6_18;

setp.eq.s32	%p17, %r7, 0;
mov.u32 %r71, 0;
shl.b32 %r54, %r10, 4;
add.s32 %r12, %r54, %r9;
mov.f64 %fd31, 0d0000000000000000;
@%p17 bra BB6_7;
bra.uni BB6_8;

BB6_7:
mov.u32 %r72, %r4;
mov.u32 %r73, %r76;
mov.f64 %fd32, %fd34;
bra.uni BB6_15;

BB6_8:
setp.eq.s32	%p18, %r7, 1;
@%p18 bra BB6_9;
bra.uni BB6_10;

BB6_9:
mov.u32 %r69, %r4;
bra.uni BB6_14;

BB6_10:
setp.eq.s32	%p19, %r7, 2;
@%p19 bra BB6_11;
bra.uni BB6_12;

BB6_11:
mov.u32 %r67, %r4;
bra.uni BB6_13;

BB6_12:
add.s32 %r55, %r12, %r4;
mul.wide.s32 %rd8, %r55, 8;
add.s64 %rd9, %rd1, %rd8;
ld.global.f64 %fd16, [%rd9];
add.f64 %fd34, %fd34, %fd16;
add.s32 %r76, %r76, 1;
mov.u32 %r67, %r1;

BB6_13:
add.s32 %r56, %r12, %r67;
mul.wide.s32 %rd10, %r56, 8;
add.s64 %rd11, %rd1, %rd10;
ld.global.f64 %fd17, [%rd11];
add.f64 %fd34, %fd34, %fd17;
add.s32 %r76, %r76, 1;
add.s32 %r69, %r67, 1;

BB6_14:
add.s32 %r57, %r12, %r69;
mul.wide.s32 %rd12, %r57, 8;
add.s64 %rd13, %rd1, %rd12;
ld.global.f64 %fd18, [%rd13];
add.f64 %fd31, %fd34, %fd18;
add.s32 %r71, %r76, 1;
add.s32 %r72, %r69, 1;
mov.u32 %r73, %r71;
mov.f64 %fd32, %fd31;

BB6_15:
setp.lt.u32	%p20, %r6, 4;
mov.u32 %r76, %r71;
mov.f64 %fd34, %fd31;
@%p20 bra BB6_18;

add.s32 %r74, %r72, 3;
add.s32 %r58, %r12, %r72;
mul.wide.s32 %rd14, %r58, 8;
add.s64 %rd17, %rd1, %rd14;
mov.u32 %r76, %r73;
mov.f64 %fd34, %fd32;

BB6_17:
ld.global.f64 %fd19, [%rd17];
add.f64 %fd20, %fd34, %fd19;
ld.global.f64 %fd21, [%rd17+8];
add.f64 %fd22, %fd20, %fd21;
ld.global.f64 %fd23, [%rd17+16];
add.f64 %fd24, %fd22, %fd23;
ld.global.f64 %fd25, [%rd17+24];
add.f64 %fd34, %fd24, %fd25;
add.s32 %r76, %r76, 4;
add.s32 %r59, %r4, 2;
setp.ge.s32	%p21, %r74, %r59;
setp.gt.s32	%p22, %r74, 14;
or.pred %p23, %p21, %p22;
add.s32 %r74, %r74, 4;
add.s64 %rd17, %rd17, 32;
@!%p23 bra BB6_17;
bra.uni BB6_18;

BB6_18:
add.s32 %r65, %r10, 1;
add.s32 %r60, %r2, 2;
setp.ge.s32	%p24, %r10, %r60;
setp.gt.s32	%p25, %r10, 14;
or.pred %p26, %p24, %p25;
@!%p26 bra BB6_5;
bra.uni BB6_19;

BB6_19:
cvt.rn.f64.s32	%fd26, %r76;
div.rn.f64 %fd27, %fd34, %fd26;
shl.b32 %r61, %r64, 6;
add.s32 %r62, %r3, %r61;
add.s32 %r63, %r62, %r5;
mul.wide.s32 %rd15, %r63, 8;
add.s64 %rd16, %rd2, %rd15;
st.global.f64 [%rd16], %fd27;

BB6_20:
add.s32 %r64, %r64, 1;
setp.lt.s32	%p27, %r64, %r34;
@%p27 bra BB6_2;

BB6_21:
ret;
}


.visible .entry _Z8pooling3PdS_iiiiiii(
.param .u64 _Z8pooling3PdS_iiiiiii_param_0,
.param .u64 _Z8pooling3PdS_iiiiiii_param_1,
.param .u32 _Z8pooling3PdS_iiiiiii_param_2,
.param .u32 _Z8pooling3PdS_iiiiiii_param_3,
.param .u32 _Z8pooling3PdS_iiiiiii_param_4,
.param .u32 _Z8pooling3PdS_iiiiiii_param_5,
.param .u32 _Z8pooling3PdS_iiiiiii_param_6,
.param .u32 _Z8pooling3PdS_iiiiiii_param_7,
.param .u32 _Z8pooling3PdS_iiiiiii_param_8
)
{
.reg .pred %p<28>;
.reg .b32 %r<78>;
.reg .f64 %fd<36>;
.reg .b64 %rd<18>;


ld.param.u64 %rd7, [_Z8pooling3PdS_iiiiiii_param_0];
ld.param.u64 %rd6, [_Z8pooling3PdS_iiiiiii_param_1];
ld.param.u32 %r34, [_Z8pooling3PdS_iiiiiii_param_2];
cvta.to.global.u64 %rd1, %rd7;
mov.u32 %r1, %tid.y;
setp.lt.s32	%p4, %r34, 1;
@%p4 bra BB7_21;

cvta.to.global.u64 %rd2, %rd6;
mov.u32 %r36, %tid.x;
add.s32 %r2, %r36, -1;
add.s32 %r37, %r36, 1;
setp.gt.s32	%p5, %r2, %r37;
setp.gt.s32	%p6, %r2, 7;
mov.u32 %r38, 7;
or.pred %p1, %p5, %p6;
shl.b32 %r39, %r36, 1;
add.s32 %r3, %r39, -2;
add.s32 %r4, %r1, -1;
shr.u32 %r40, %r4, 31;
add.s32 %r41, %r4, %r40;
shr.s32 %r5, %r41, 1;
add.s32 %r42, %r1, 1;
setp.gt.s32	%p7, %r4, %r42;
setp.gt.s32	%p8, %r4, 7;
or.pred %p2, %p7, %p8;
max.s32 %r43, %r4, %r42;
add.s32 %r44, %r1, -2;
sub.s32 %r45, %r44, %r43;
max.s32 %r46, %r4, %r38;
sub.s32 %r47, %r44, %r46;
max.u32 %r48, %r45, %r47;
neg.s32 %r6, %r48;
mov.u32 %r64, 0;
and.b32 %r49, %r36, 1;
setp.eq.b32	%p9, %r49, 1;
not.pred %p10, %p9;
setp.gt.s32	%p11, %r36, 7;
or.pred %p12, %p10, %p11;
and.b32 %r50, %r1, 1;
setp.eq.b32	%p13, %r50, 1;
not.pred %p14, %p13;
setp.gt.s32	%p15, %r1, 7;
or.pred %p16, %p14, %p15;
or.pred %p3, %p12, %p16;
and.b32 %r7, %r6, 3;

BB7_2:
@%p3 bra BB7_20;

mov.f64 %fd34, 0d0000000000000000;
mov.u32 %r76, 0;
@%p1 bra BB7_19;

shl.b32 %r9, %r64, 6;
mov.f64 %fd34, 0d0000000000000000;
mov.u32 %r76, 0;
mov.u32 %r65, %r2;

BB7_5:
mov.u32 %r10, %r65;
@%p2 bra BB7_18;

setp.eq.s32	%p17, %r7, 0;
mov.u32 %r71, 0;
shl.b32 %r54, %r10, 3;
add.s32 %r12, %r54, %r9;
mov.f64 %fd31, 0d0000000000000000;
@%p17 bra BB7_7;
bra.uni BB7_8;

BB7_7:
mov.u32 %r72, %r4;
mov.u32 %r73, %r76;
mov.f64 %fd32, %fd34;
bra.uni BB7_15;

BB7_8:
setp.eq.s32	%p18, %r7, 1;
@%p18 bra BB7_9;
bra.uni BB7_10;

BB7_9:
mov.u32 %r69, %r4;
bra.uni BB7_14;

BB7_10:
setp.eq.s32	%p19, %r7, 2;
@%p19 bra BB7_11;
bra.uni BB7_12;

BB7_11:
mov.u32 %r67, %r4;
bra.uni BB7_13;

BB7_12:
add.s32 %r55, %r12, %r4;
mul.wide.s32 %rd8, %r55, 8;
add.s64 %rd9, %rd1, %rd8;
ld.global.f64 %fd16, [%rd9];
add.f64 %fd34, %fd34, %fd16;
add.s32 %r76, %r76, 1;
mov.u32 %r67, %r1;

BB7_13:
add.s32 %r56, %r12, %r67;
mul.wide.s32 %rd10, %r56, 8;
add.s64 %rd11, %rd1, %rd10;
ld.global.f64 %fd17, [%rd11];
add.f64 %fd34, %fd34, %fd17;
add.s32 %r76, %r76, 1;
add.s32 %r69, %r67, 1;

BB7_14:
add.s32 %r57, %r12, %r69;
mul.wide.s32 %rd12, %r57, 8;
add.s64 %rd13, %rd1, %rd12;
ld.global.f64 %fd18, [%rd13];
add.f64 %fd31, %fd34, %fd18;
add.s32 %r71, %r76, 1;
add.s32 %r72, %r69, 1;
mov.u32 %r73, %r71;
mov.f64 %fd32, %fd31;

BB7_15:
setp.lt.u32	%p20, %r6, 4;
mov.u32 %r76, %r71;
mov.f64 %fd34, %fd31;
@%p20 bra BB7_18;

add.s32 %r74, %r72, 3;
add.s32 %r58, %r12, %r72;
mul.wide.s32 %rd14, %r58, 8;
add.s64 %rd17, %rd1, %rd14;
mov.u32 %r76, %r73;
mov.f64 %fd34, %fd32;

BB7_17:
ld.global.f64 %fd19, [%rd17];
add.f64 %fd20, %fd34, %fd19;
ld.global.f64 %fd21, [%rd17+8];
add.f64 %fd22, %fd20, %fd21;
ld.global.f64 %fd23, [%rd17+16];
add.f64 %fd24, %fd22, %fd23;
ld.global.f64 %fd25, [%rd17+24];
add.f64 %fd34, %fd24, %fd25;
add.s32 %r76, %r76, 4;
add.s32 %r59, %r4, 2;
setp.ge.s32	%p21, %r74, %r59;
setp.gt.s32	%p22, %r74, 6;
or.pred %p23, %p21, %p22;
add.s32 %r74, %r74, 4;
add.s64 %rd17, %rd17, 32;
@!%p23 bra BB7_17;
bra.uni BB7_18;

BB7_18:
add.s32 %r65, %r10, 1;
add.s32 %r60, %r2, 2;
setp.ge.s32	%p24, %r10, %r60;
setp.gt.s32	%p25, %r10, 6;
or.pred %p26, %p24, %p25;
@!%p26 bra BB7_5;
bra.uni BB7_19;

BB7_19:
cvt.rn.f64.s32	%fd26, %r76;
div.rn.f64 %fd27, %fd34, %fd26;
shl.b32 %r61, %r64, 4;
add.s32 %r62, %r3, %r61;
add.s32 %r63, %r62, %r5;
mul.wide.s32 %rd15, %r63, 8;
add.s64 %rd16, %rd2, %rd15;
st.global.f64 [%rd16], %fd27;

BB7_20:
add.s32 %r64, %r64, 1;
setp.lt.s32	%p27, %r64, %r34;
@%p27 bra BB7_2;

BB7_21:
ret;
}


