Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016
| Date         : Tue Aug 21 12:42:30 2018
| Host         : pcminn34.cern.ch running 64-bit Scientific Linux CERN SLC release 6.10 (Carbon)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file MakeHT_timing_summary_routed.rpt -rpx MakeHT_timing_summary_routed.rpx
| Design       : MakeHT
| Device       : 7vx690t-ffg1927
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6338 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 51 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.971        0.000                      0                26963        0.021        0.000                      0                26963        4.358        0.000                       0                 13379  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.971        0.000                      0                26963        0.021        0.000                      0                26963        4.358        0.000                       0                 13379  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.971ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.971ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_pipeline_reg_pp0_iter5_tmp_4_148_reg_30700_reg[0]_srl6/CE
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.497ns  (logic 0.259ns (3.048%)  route 8.238ns (96.952%))
  Logic Levels:           0  
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.262ns = ( 11.262 - 10.000 ) 
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13378, unset)        1.483     1.483    ap_clk
    SLICE_X52Y300        FDRE                                         r  ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y300        FDRE (Prop_fdre_C_Q)         0.259     1.742 r  ap_CS_fsm_reg[3]/Q
                         net (fo=2455, routed)        8.238     9.980    ap_CS_fsm_pp0_stage3
    SLICE_X44Y246        SRL16E                                       r  ap_pipeline_reg_pp0_iter5_tmp_4_148_reg_30700_reg[0]_srl6/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=13378, unset)        1.262    11.262    ap_clk
    SLICE_X44Y246        SRL16E                                       r  ap_pipeline_reg_pp0_iter5_tmp_4_148_reg_30700_reg[0]_srl6/CLK
                         clock pessimism              0.000    11.262    
                         clock uncertainty           -0.035    11.227    
    SLICE_X44Y246        SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.276    10.951    ap_pipeline_reg_pp0_iter5_tmp_4_148_reg_30700_reg[0]_srl6
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -9.980    
  -------------------------------------------------------------------
                         slack                                  0.971    

Slack (MET) :             0.995ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_646_reg_34497_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.570ns  (logic 0.259ns (3.022%)  route 8.311ns (96.978%))
  Logic Levels:           0  
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.261ns = ( 11.261 - 10.000 ) 
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13378, unset)        1.483     1.483    ap_clk
    SLICE_X52Y300        FDRE                                         r  ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y300        FDRE (Prop_fdre_C_Q)         0.259     1.742 r  ap_CS_fsm_reg[3]/Q
                         net (fo=2455, routed)        8.311    10.053    ap_CS_fsm_pp0_stage3
    SLICE_X40Y240        FDRE                                         r  tmp_646_reg_34497_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=13378, unset)        1.261    11.261    ap_clk
    SLICE_X40Y240        FDRE                                         r  tmp_646_reg_34497_reg[0]/C
                         clock pessimism              0.000    11.261    
                         clock uncertainty           -0.035    11.226    
    SLICE_X40Y240        FDRE (Setup_fdre_C_CE)      -0.178    11.048    tmp_646_reg_34497_reg[0]
  -------------------------------------------------------------------
                         required time                         11.048    
                         arrival time                         -10.053    
  -------------------------------------------------------------------
                         slack                                  0.995    

Slack (MET) :             0.998ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_pipeline_reg_pp0_iter3_rgnETLUT_3_load_7_reg_30340_reg[0]_srl3/CE
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.471ns  (logic 0.259ns (3.058%)  route 8.212ns (96.942%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.263ns = ( 11.263 - 10.000 ) 
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13378, unset)        1.483     1.483    ap_clk
    SLICE_X52Y300        FDRE                                         r  ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y300        FDRE (Prop_fdre_C_Q)         0.259     1.742 r  ap_CS_fsm_reg[3]/Q
                         net (fo=2455, routed)        8.212     9.954    ap_CS_fsm_pp0_stage3
    SLICE_X36Y242        SRL16E                                       r  ap_pipeline_reg_pp0_iter3_rgnETLUT_3_load_7_reg_30340_reg[0]_srl3/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=13378, unset)        1.263    11.263    ap_clk
    SLICE_X36Y242        SRL16E                                       r  ap_pipeline_reg_pp0_iter3_rgnETLUT_3_load_7_reg_30340_reg[0]_srl3/CLK
                         clock pessimism              0.000    11.263    
                         clock uncertainty           -0.035    11.228    
    SLICE_X36Y242        SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.276    10.952    ap_pipeline_reg_pp0_iter3_rgnETLUT_3_load_7_reg_30340_reg[0]_srl3
  -------------------------------------------------------------------
                         required time                         10.952    
                         arrival time                          -9.954    
  -------------------------------------------------------------------
                         slack                                  0.998    

Slack (MET) :             0.998ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_pipeline_reg_pp0_iter3_rgnETLUT_3_load_7_reg_30340_reg[1]_srl3/CE
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.471ns  (logic 0.259ns (3.058%)  route 8.212ns (96.942%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.263ns = ( 11.263 - 10.000 ) 
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13378, unset)        1.483     1.483    ap_clk
    SLICE_X52Y300        FDRE                                         r  ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y300        FDRE (Prop_fdre_C_Q)         0.259     1.742 r  ap_CS_fsm_reg[3]/Q
                         net (fo=2455, routed)        8.212     9.954    ap_CS_fsm_pp0_stage3
    SLICE_X36Y242        SRL16E                                       r  ap_pipeline_reg_pp0_iter3_rgnETLUT_3_load_7_reg_30340_reg[1]_srl3/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=13378, unset)        1.263    11.263    ap_clk
    SLICE_X36Y242        SRL16E                                       r  ap_pipeline_reg_pp0_iter3_rgnETLUT_3_load_7_reg_30340_reg[1]_srl3/CLK
                         clock pessimism              0.000    11.263    
                         clock uncertainty           -0.035    11.228    
    SLICE_X36Y242        SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.276    10.952    ap_pipeline_reg_pp0_iter3_rgnETLUT_3_load_7_reg_30340_reg[1]_srl3
  -------------------------------------------------------------------
                         required time                         10.952    
                         arrival time                          -9.954    
  -------------------------------------------------------------------
                         slack                                  0.998    

Slack (MET) :             0.998ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_pipeline_reg_pp0_iter3_rgnETLUT_3_load_7_reg_30340_reg[2]_srl3/CE
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.471ns  (logic 0.259ns (3.058%)  route 8.212ns (96.942%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.263ns = ( 11.263 - 10.000 ) 
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13378, unset)        1.483     1.483    ap_clk
    SLICE_X52Y300        FDRE                                         r  ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y300        FDRE (Prop_fdre_C_Q)         0.259     1.742 r  ap_CS_fsm_reg[3]/Q
                         net (fo=2455, routed)        8.212     9.954    ap_CS_fsm_pp0_stage3
    SLICE_X36Y242        SRL16E                                       r  ap_pipeline_reg_pp0_iter3_rgnETLUT_3_load_7_reg_30340_reg[2]_srl3/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=13378, unset)        1.263    11.263    ap_clk
    SLICE_X36Y242        SRL16E                                       r  ap_pipeline_reg_pp0_iter3_rgnETLUT_3_load_7_reg_30340_reg[2]_srl3/CLK
                         clock pessimism              0.000    11.263    
                         clock uncertainty           -0.035    11.228    
    SLICE_X36Y242        SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.276    10.952    ap_pipeline_reg_pp0_iter3_rgnETLUT_3_load_7_reg_30340_reg[2]_srl3
  -------------------------------------------------------------------
                         required time                         10.952    
                         arrival time                          -9.954    
  -------------------------------------------------------------------
                         slack                                  0.998    

Slack (MET) :             0.998ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_pipeline_reg_pp0_iter3_rgnETLUT_3_load_7_reg_30340_reg[3]_srl3/CE
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.471ns  (logic 0.259ns (3.058%)  route 8.212ns (96.942%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.263ns = ( 11.263 - 10.000 ) 
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13378, unset)        1.483     1.483    ap_clk
    SLICE_X52Y300        FDRE                                         r  ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y300        FDRE (Prop_fdre_C_Q)         0.259     1.742 r  ap_CS_fsm_reg[3]/Q
                         net (fo=2455, routed)        8.212     9.954    ap_CS_fsm_pp0_stage3
    SLICE_X36Y242        SRL16E                                       r  ap_pipeline_reg_pp0_iter3_rgnETLUT_3_load_7_reg_30340_reg[3]_srl3/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=13378, unset)        1.263    11.263    ap_clk
    SLICE_X36Y242        SRL16E                                       r  ap_pipeline_reg_pp0_iter3_rgnETLUT_3_load_7_reg_30340_reg[3]_srl3/CLK
                         clock pessimism              0.000    11.263    
                         clock uncertainty           -0.035    11.228    
    SLICE_X36Y242        SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.276    10.952    ap_pipeline_reg_pp0_iter3_rgnETLUT_3_load_7_reg_30340_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                         10.952    
                         arrival time                          -9.954    
  -------------------------------------------------------------------
                         slack                                  0.998    

Slack (MET) :             0.998ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_pipeline_reg_pp0_iter3_rgnETLUT_3_load_7_reg_30340_reg[4]_srl3/CE
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.471ns  (logic 0.259ns (3.058%)  route 8.212ns (96.942%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.263ns = ( 11.263 - 10.000 ) 
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13378, unset)        1.483     1.483    ap_clk
    SLICE_X52Y300        FDRE                                         r  ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y300        FDRE (Prop_fdre_C_Q)         0.259     1.742 r  ap_CS_fsm_reg[3]/Q
                         net (fo=2455, routed)        8.212     9.954    ap_CS_fsm_pp0_stage3
    SLICE_X36Y242        SRL16E                                       r  ap_pipeline_reg_pp0_iter3_rgnETLUT_3_load_7_reg_30340_reg[4]_srl3/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=13378, unset)        1.263    11.263    ap_clk
    SLICE_X36Y242        SRL16E                                       r  ap_pipeline_reg_pp0_iter3_rgnETLUT_3_load_7_reg_30340_reg[4]_srl3/CLK
                         clock pessimism              0.000    11.263    
                         clock uncertainty           -0.035    11.228    
    SLICE_X36Y242        SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.276    10.952    ap_pipeline_reg_pp0_iter3_rgnETLUT_3_load_7_reg_30340_reg[4]_srl3
  -------------------------------------------------------------------
                         required time                         10.952    
                         arrival time                          -9.954    
  -------------------------------------------------------------------
                         slack                                  0.998    

Slack (MET) :             0.998ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_pipeline_reg_pp0_iter3_rgnETLUT_3_load_7_reg_30340_reg[5]_srl3/CE
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.471ns  (logic 0.259ns (3.058%)  route 8.212ns (96.942%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.263ns = ( 11.263 - 10.000 ) 
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13378, unset)        1.483     1.483    ap_clk
    SLICE_X52Y300        FDRE                                         r  ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y300        FDRE (Prop_fdre_C_Q)         0.259     1.742 r  ap_CS_fsm_reg[3]/Q
                         net (fo=2455, routed)        8.212     9.954    ap_CS_fsm_pp0_stage3
    SLICE_X36Y242        SRL16E                                       r  ap_pipeline_reg_pp0_iter3_rgnETLUT_3_load_7_reg_30340_reg[5]_srl3/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=13378, unset)        1.263    11.263    ap_clk
    SLICE_X36Y242        SRL16E                                       r  ap_pipeline_reg_pp0_iter3_rgnETLUT_3_load_7_reg_30340_reg[5]_srl3/CLK
                         clock pessimism              0.000    11.263    
                         clock uncertainty           -0.035    11.228    
    SLICE_X36Y242        SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.276    10.952    ap_pipeline_reg_pp0_iter3_rgnETLUT_3_load_7_reg_30340_reg[5]_srl3
  -------------------------------------------------------------------
                         required time                         10.952    
                         arrival time                          -9.954    
  -------------------------------------------------------------------
                         slack                                  0.998    

Slack (MET) :             0.998ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_pipeline_reg_pp0_iter3_rgnETLUT_3_load_7_reg_30340_reg[6]_srl3/CE
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.471ns  (logic 0.259ns (3.058%)  route 8.212ns (96.942%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.263ns = ( 11.263 - 10.000 ) 
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13378, unset)        1.483     1.483    ap_clk
    SLICE_X52Y300        FDRE                                         r  ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y300        FDRE (Prop_fdre_C_Q)         0.259     1.742 r  ap_CS_fsm_reg[3]/Q
                         net (fo=2455, routed)        8.212     9.954    ap_CS_fsm_pp0_stage3
    SLICE_X36Y242        SRL16E                                       r  ap_pipeline_reg_pp0_iter3_rgnETLUT_3_load_7_reg_30340_reg[6]_srl3/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=13378, unset)        1.263    11.263    ap_clk
    SLICE_X36Y242        SRL16E                                       r  ap_pipeline_reg_pp0_iter3_rgnETLUT_3_load_7_reg_30340_reg[6]_srl3/CLK
                         clock pessimism              0.000    11.263    
                         clock uncertainty           -0.035    11.228    
    SLICE_X36Y242        SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.276    10.952    ap_pipeline_reg_pp0_iter3_rgnETLUT_3_load_7_reg_30340_reg[6]_srl3
  -------------------------------------------------------------------
                         required time                         10.952    
                         arrival time                          -9.954    
  -------------------------------------------------------------------
                         slack                                  0.998    

Slack (MET) :             0.998ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_pipeline_reg_pp0_iter3_rgnETLUT_3_load_7_reg_30340_reg[7]_srl3/CE
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.471ns  (logic 0.259ns (3.058%)  route 8.212ns (96.942%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.263ns = ( 11.263 - 10.000 ) 
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13378, unset)        1.483     1.483    ap_clk
    SLICE_X52Y300        FDRE                                         r  ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y300        FDRE (Prop_fdre_C_Q)         0.259     1.742 r  ap_CS_fsm_reg[3]/Q
                         net (fo=2455, routed)        8.212     9.954    ap_CS_fsm_pp0_stage3
    SLICE_X36Y242        SRL16E                                       r  ap_pipeline_reg_pp0_iter3_rgnETLUT_3_load_7_reg_30340_reg[7]_srl3/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=13378, unset)        1.263    11.263    ap_clk
    SLICE_X36Y242        SRL16E                                       r  ap_pipeline_reg_pp0_iter3_rgnETLUT_3_load_7_reg_30340_reg[7]_srl3/CLK
                         clock pessimism              0.000    11.263    
                         clock uncertainty           -0.035    11.228    
    SLICE_X36Y242        SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.276    10.952    ap_pipeline_reg_pp0_iter3_rgnETLUT_3_load_7_reg_30340_reg[7]_srl3
  -------------------------------------------------------------------
                         required time                         10.952    
                         arrival time                          -9.954    
  -------------------------------------------------------------------
                         slack                                  0.998    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 hfETLUT_3_load_11_reg_32000_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_pipeline_reg_pp0_iter2_hfETLUT_3_load_11_reg_32000_reg[6]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.100ns (42.528%)  route 0.135ns (57.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.717ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13378, unset)        0.717     0.717    ap_clk
    SLICE_X37Y300        FDRE                                         r  hfETLUT_3_load_11_reg_32000_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y300        FDRE (Prop_fdre_C_Q)         0.100     0.817 r  hfETLUT_3_load_11_reg_32000_reg[6]/Q
                         net (fo=1, routed)           0.135     0.952    hfETLUT_3_load_11_reg_32000[6]
    SLICE_X36Y299        SRL16E                                       r  ap_pipeline_reg_pp0_iter2_hfETLUT_3_load_11_reg_32000_reg[6]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13378, unset)        0.845     0.845    ap_clk
    SLICE_X36Y299        SRL16E                                       r  ap_pipeline_reg_pp0_iter2_hfETLUT_3_load_11_reg_32000_reg[6]_srl2/CLK
                         clock pessimism             -0.008     0.837    
    SLICE_X36Y299        SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     0.931    ap_pipeline_reg_pp0_iter2_hfETLUT_3_load_11_reg_32000_reg[6]_srl2
  -------------------------------------------------------------------
                         required time                         -0.931    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 hfETLUT_2_load_10_reg_31955_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_pipeline_reg_pp0_iter2_hfETLUT_2_load_10_reg_31955_reg[4]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.100ns (39.309%)  route 0.154ns (60.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.753ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13378, unset)        0.753     0.753    ap_clk
    SLICE_X19Y300        FDRE                                         r  hfETLUT_2_load_10_reg_31955_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y300        FDRE (Prop_fdre_C_Q)         0.100     0.853 r  hfETLUT_2_load_10_reg_31955_reg[4]/Q
                         net (fo=1, routed)           0.154     1.007    hfETLUT_2_load_10_reg_31955[4]
    SLICE_X18Y299        SRL16E                                       r  ap_pipeline_reg_pp0_iter2_hfETLUT_2_load_10_reg_31955_reg[4]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13378, unset)        0.882     0.882    ap_clk
    SLICE_X18Y299        SRL16E                                       r  ap_pipeline_reg_pp0_iter2_hfETLUT_2_load_10_reg_31955_reg[4]_srl2/CLK
                         clock pessimism             -0.008     0.874    
    SLICE_X18Y299        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.976    ap_pipeline_reg_pp0_iter2_hfETLUT_2_load_10_reg_31955_reg[4]_srl2
  -------------------------------------------------------------------
                         required time                         -0.976    
                         arrival time                           1.007    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 rgnETLUT_6_load_15_reg_33315_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_pipeline_reg_pp0_iter10_rgnETLUT_6_load_15_reg_33315_reg[4]_srl9/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.592%)  route 0.102ns (50.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.898ns
    Source Clock Delay      (SCD):    0.694ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13378, unset)        0.694     0.694    ap_clk
    SLICE_X13Y246        FDRE                                         r  rgnETLUT_6_load_15_reg_33315_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y246        FDRE (Prop_fdre_C_Q)         0.100     0.794 r  rgnETLUT_6_load_15_reg_33315_reg[4]/Q
                         net (fo=1, routed)           0.102     0.896    rgnETLUT_6_load_15_reg_33315[4]
    SLICE_X14Y246        SRL16E                                       r  ap_pipeline_reg_pp0_iter10_rgnETLUT_6_load_15_reg_33315_reg[4]_srl9/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13378, unset)        0.898     0.898    ap_clk
    SLICE_X14Y246        SRL16E                                       r  ap_pipeline_reg_pp0_iter10_rgnETLUT_6_load_15_reg_33315_reg[4]_srl9/CLK
                         clock pessimism             -0.168     0.730    
    SLICE_X14Y246        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.832    ap_pipeline_reg_pp0_iter10_rgnETLUT_6_load_15_reg_33315_reg[4]_srl9
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           0.896    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 rgnETLUT_8_load_15_reg_33325_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_pipeline_reg_pp0_iter10_rgnETLUT_8_load_15_reg_33325_reg[4]_srl9/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.592%)  route 0.102ns (50.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.899ns
    Source Clock Delay      (SCD):    0.695ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13378, unset)        0.695     0.695    ap_clk
    SLICE_X13Y249        FDRE                                         r  rgnETLUT_8_load_15_reg_33325_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y249        FDRE (Prop_fdre_C_Q)         0.100     0.795 r  rgnETLUT_8_load_15_reg_33325_reg[4]/Q
                         net (fo=1, routed)           0.102     0.897    rgnETLUT_8_load_15_reg_33325[4]
    SLICE_X14Y249        SRL16E                                       r  ap_pipeline_reg_pp0_iter10_rgnETLUT_8_load_15_reg_33325_reg[4]_srl9/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13378, unset)        0.899     0.899    ap_clk
    SLICE_X14Y249        SRL16E                                       r  ap_pipeline_reg_pp0_iter10_rgnETLUT_8_load_15_reg_33325_reg[4]_srl9/CLK
                         clock pessimism             -0.168     0.731    
    SLICE_X14Y249        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.833    ap_pipeline_reg_pp0_iter10_rgnETLUT_8_load_15_reg_33325_reg[4]_srl9
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           0.897    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 rgnETLUT_2_load_9_reg_31275_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_pipeline_reg_pp0_iter4_rgnETLUT_2_load_9_reg_31275_reg[4]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.592%)  route 0.102ns (50.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.884ns
    Source Clock Delay      (SCD):    0.675ns
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13378, unset)        0.675     0.675    ap_clk
    SLICE_X13Y258        FDRE                                         r  rgnETLUT_2_load_9_reg_31275_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y258        FDRE (Prop_fdre_C_Q)         0.100     0.775 r  rgnETLUT_2_load_9_reg_31275_reg[4]/Q
                         net (fo=1, routed)           0.102     0.877    rgnETLUT_2_load_9_reg_31275[4]
    SLICE_X14Y258        SRL16E                                       r  ap_pipeline_reg_pp0_iter4_rgnETLUT_2_load_9_reg_31275_reg[4]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13378, unset)        0.884     0.884    ap_clk
    SLICE_X14Y258        SRL16E                                       r  ap_pipeline_reg_pp0_iter4_rgnETLUT_2_load_9_reg_31275_reg[4]_srl4/CLK
                         clock pessimism             -0.173     0.711    
    SLICE_X14Y258        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.813    ap_pipeline_reg_pp0_iter4_rgnETLUT_2_load_9_reg_31275_reg[4]_srl4
  -------------------------------------------------------------------
                         required time                         -0.813    
                         arrival time                           0.877    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 rgnETLUT_13_load_5_reg_29450_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_pipeline_reg_pp0_iter2_rgnETLUT_13_load_5_reg_29450_reg[4]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.445%)  route 0.102ns (50.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.660ns
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13378, unset)        0.660     0.660    ap_clk
    SLICE_X21Y278        FDRE                                         r  rgnETLUT_13_load_5_reg_29450_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y278        FDRE (Prop_fdre_C_Q)         0.100     0.760 r  rgnETLUT_13_load_5_reg_29450_reg[4]/Q
                         net (fo=1, routed)           0.102     0.862    rgnETLUT_13_load_5_reg_29450[4]
    SLICE_X18Y278        SRL16E                                       r  ap_pipeline_reg_pp0_iter2_rgnETLUT_13_load_5_reg_29450_reg[4]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13378, unset)        0.869     0.869    ap_clk
    SLICE_X18Y278        SRL16E                                       r  ap_pipeline_reg_pp0_iter2_rgnETLUT_13_load_5_reg_29450_reg[4]_srl2/CLK
                         clock pessimism             -0.173     0.696    
    SLICE_X18Y278        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.798    ap_pipeline_reg_pp0_iter2_rgnETLUT_13_load_5_reg_29450_reg[4]_srl2
  -------------------------------------------------------------------
                         required time                         -0.798    
                         arrival time                           0.862    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 hfETLUT_7_load_12_reg_32950_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_pipeline_reg_pp0_iter3_hfETLUT_7_load_12_reg_32950_reg[4]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.592%)  route 0.102ns (50.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.884ns
    Source Clock Delay      (SCD):    0.676ns
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13378, unset)        0.676     0.676    ap_clk
    SLICE_X13Y294        FDRE                                         r  hfETLUT_7_load_12_reg_32950_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y294        FDRE (Prop_fdre_C_Q)         0.100     0.776 r  hfETLUT_7_load_12_reg_32950_reg[4]/Q
                         net (fo=1, routed)           0.102     0.878    hfETLUT_7_load_12_reg_32950[4]
    SLICE_X14Y294        SRL16E                                       r  ap_pipeline_reg_pp0_iter3_hfETLUT_7_load_12_reg_32950_reg[4]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13378, unset)        0.884     0.884    ap_clk
    SLICE_X14Y294        SRL16E                                       r  ap_pipeline_reg_pp0_iter3_hfETLUT_7_load_12_reg_32950_reg[4]_srl3/CLK
                         clock pessimism             -0.173     0.711    
    SLICE_X14Y294        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.813    ap_pipeline_reg_pp0_iter3_hfETLUT_7_load_12_reg_32950_reg[4]_srl3
  -------------------------------------------------------------------
                         required time                         -0.813    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 rgnETLUT_13_load_8_reg_30460_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_pipeline_reg_pp0_iter4_rgnETLUT_13_load_8_reg_30460_reg[4]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.592%)  route 0.102ns (50.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13378, unset)        0.672     0.672    ap_clk
    SLICE_X13Y263        FDRE                                         r  rgnETLUT_13_load_8_reg_30460_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y263        FDRE (Prop_fdre_C_Q)         0.100     0.772 r  rgnETLUT_13_load_8_reg_30460_reg[4]/Q
                         net (fo=1, routed)           0.102     0.874    rgnETLUT_13_load_8_reg_30460[4]
    SLICE_X14Y263        SRL16E                                       r  ap_pipeline_reg_pp0_iter4_rgnETLUT_13_load_8_reg_30460_reg[4]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13378, unset)        0.880     0.880    ap_clk
    SLICE_X14Y263        SRL16E                                       r  ap_pipeline_reg_pp0_iter4_rgnETLUT_13_load_8_reg_30460_reg[4]_srl4/CLK
                         clock pessimism             -0.173     0.707    
    SLICE_X14Y263        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.809    ap_pipeline_reg_pp0_iter4_rgnETLUT_13_load_8_reg_30460_reg[4]_srl4
  -------------------------------------------------------------------
                         required time                         -0.809    
                         arrival time                           0.874    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 rgnETLUT_7_load_13_reg_32380_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_pipeline_reg_pp0_iter7_rgnETLUT_7_load_13_reg_32380_reg[4]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.592%)  route 0.102ns (50.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.651ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13378, unset)        0.651     0.651    ap_clk
    SLICE_X45Y242        FDRE                                         r  rgnETLUT_7_load_13_reg_32380_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y242        FDRE (Prop_fdre_C_Q)         0.100     0.751 r  rgnETLUT_7_load_13_reg_32380_reg[4]/Q
                         net (fo=1, routed)           0.102     0.853    rgnETLUT_7_load_13_reg_32380[4]
    SLICE_X46Y242        SRL16E                                       r  ap_pipeline_reg_pp0_iter7_rgnETLUT_7_load_13_reg_32380_reg[4]_srl7/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13378, unset)        0.854     0.854    ap_clk
    SLICE_X46Y242        SRL16E                                       r  ap_pipeline_reg_pp0_iter7_rgnETLUT_7_load_13_reg_32380_reg[4]_srl7/CLK
                         clock pessimism             -0.168     0.686    
    SLICE_X46Y242        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.788    ap_pipeline_reg_pp0_iter7_rgnETLUT_7_load_13_reg_32380_reg[4]_srl7
  -------------------------------------------------------------------
                         required time                         -0.788    
                         arrival time                           0.853    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 hfETLUT_2_load_17_reg_33595_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_pipeline_reg_pp0_iter5_hfETLUT_2_load_17_reg_33595_reg[7]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.275%)  route 0.106ns (53.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13378, unset)        0.634     0.634    ap_clk
    SLICE_X47Y298        FDRE                                         r  hfETLUT_2_load_17_reg_33595_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y298        FDRE (Prop_fdre_C_Q)         0.091     0.725 r  hfETLUT_2_load_17_reg_33595_reg[7]/Q
                         net (fo=1, routed)           0.106     0.831    hfETLUT_2_load_17_reg_33595[7]
    SLICE_X46Y297        SRL16E                                       r  ap_pipeline_reg_pp0_iter5_hfETLUT_2_load_17_reg_33595_reg[7]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13378, unset)        0.843     0.843    ap_clk
    SLICE_X46Y297        SRL16E                                       r  ap_pipeline_reg_pp0_iter5_hfETLUT_2_load_17_reg_33595_reg[7]_srl4/CLK
                         clock pessimism             -0.195     0.648    
    SLICE_X46Y297        SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     0.766    ap_pipeline_reg_pp0_iter5_hfETLUT_2_load_17_reg_33595_reg[7]_srl4
  -------------------------------------------------------------------
                         required time                         -0.766    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  0.065    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB18_X1Y108  rgnETLUT_6_U/MakeHT_rgnETLUT_6_rom_U/q2_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB18_X0Y105  rgnETLUT_11_U/MakeHT_rgnETLUT_11_rom_U/q2_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB18_X1Y116  hfETLUT_1_U/MakeHT_rgnETLUT_1_rom_U/q0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         10.000      8.161      RAMB18_X1Y116  hfETLUT_1_U/MakeHT_rgnETLUT_1_rom_U/q0_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB18_X3Y122  hfETLUT_1_U/MakeHT_rgnETLUT_1_rom_U/q2_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         10.000      8.161      RAMB18_X3Y122  hfETLUT_1_U/MakeHT_rgnETLUT_1_rom_U/q2_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB18_X3Y100  rgnETLUT_12_U/MakeHT_rgnETLUT_12_rom_U/q0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         10.000      8.161      RAMB18_X3Y100  rgnETLUT_12_U/MakeHT_rgnETLUT_12_rom_U/q0_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB18_X1Y96   rgnETLUT_7_U/MakeHT_rgnETLUT_7_rom_U/q0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         10.000      8.161      RAMB18_X1Y96   rgnETLUT_7_U/MakeHT_rgnETLUT_7_rom_U/q0_reg/CLKBWRCLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X32Y308  ap_pipeline_reg_pp0_iter2_tmp_15_91_reg_31220_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X2Y245   ap_pipeline_reg_pp0_iter7_tmp_4_173_reg_31540_reg[0]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X14Y289  ap_pipeline_reg_pp0_iter1_tmp_15_57_reg_30110_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X32Y308  ap_pipeline_reg_pp0_iter2_tmp_15_92_reg_31230_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X2Y245   ap_pipeline_reg_pp0_iter7_tmp_4_174_reg_31550_reg[0]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X32Y308  ap_pipeline_reg_pp0_iter2_tmp_15_93_reg_31240_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X10Y242  ap_pipeline_reg_pp0_iter7_tmp_4_175_reg_31560_reg[0]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X14Y289  ap_pipeline_reg_pp0_iter1_tmp_15_59_reg_30130_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X26Y240  ap_pipeline_reg_pp0_iter3_tmp_4_94_reg_29570_reg[0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X26Y240  ap_pipeline_reg_pp0_iter3_tmp_4_94_reg_29570_reg[0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X18Y249  ap_pipeline_reg_pp0_iter3_tmp_4_93_reg_29560_reg[0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X8Y236   ap_pipeline_reg_pp0_iter7_tmp_4_176_reg_31570_reg[0]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X18Y306  ap_pipeline_reg_pp0_iter2_tmp_15_95_reg_32030_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X42Y308  ap_pipeline_reg_pp0_iter1_tmp_15_62_reg_30160_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X8Y236   ap_pipeline_reg_pp0_iter7_tmp_4_180_reg_31610_reg[0]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X18Y248  ap_pipeline_reg_pp0_iter10_rgnETLUT_10_load_15_reg_33335_reg[0]_srl9/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X18Y248  ap_pipeline_reg_pp0_iter10_rgnETLUT_10_load_15_reg_33335_reg[1]_srl9/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X18Y248  ap_pipeline_reg_pp0_iter10_rgnETLUT_10_load_15_reg_33335_reg[2]_srl9/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X18Y248  ap_pipeline_reg_pp0_iter10_rgnETLUT_10_load_15_reg_33335_reg[3]_srl9/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X18Y248  ap_pipeline_reg_pp0_iter10_rgnETLUT_10_load_15_reg_33335_reg[4]_srl9/CLK



