# 4-stage-Pipelined-8-bit-Processor
Implementation of a pipelined 8-bit processor for a custom ISA in Verilog
