-- Copyright (C) 2017  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

-- DATE "06/27/2020 18:06:37"

-- 
-- Device: Altera 5CSEMA5F31C6 Package FBGA896
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	CPU IS
    PORT (
	Pc_Ld : OUT std_logic;
	PC_Ld_En : OUT std_logic;
	reset : IN std_logic;
	clock : IN std_logic;
	instruction : OUT std_logic_vector(31 DOWNTO 0);
	IR_Ld : OUT std_logic;
	Pc_Inc : OUT std_logic;
	Stat_Wr : OUT std_logic;
	Reg_Wr : OUT std_logic;
	ALU_2_DBus : OUT std_logic;
	DM_Wr : OUT std_logic;
	DM_Rd : OUT std_logic;
	DM_2_DBus : OUT std_logic;
	IO_IN : IN std_logic_vector(31 DOWNTO 0);
	IO_2_Reg : OUT std_logic;
	Reg_2_IO : OUT std_logic;
	DBus : OUT std_logic_vector(31 DOWNTO 0);
	IM_address : OUT std_logic_vector(31 DOWNTO 0);
	IM_instruction_out : OUT std_logic_vector(31 DOWNTO 0);
	IO_OUT : OUT std_logic_vector(31 DOWNTO 0);
	RSource1 : OUT std_logic_vector(31 DOWNTO 0);
	RSource2 : OUT std_logic_vector(31 DOWNTO 0);
	stat_CVNZ : OUT std_logic_vector(3 DOWNTO 0)
	);
END CPU;

ARCHITECTURE structure OF CPU IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_Pc_Ld : std_logic;
SIGNAL ww_PC_Ld_En : std_logic;
SIGNAL ww_reset : std_logic;
SIGNAL ww_clock : std_logic;
SIGNAL ww_instruction : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_IR_Ld : std_logic;
SIGNAL ww_Pc_Inc : std_logic;
SIGNAL ww_Stat_Wr : std_logic;
SIGNAL ww_Reg_Wr : std_logic;
SIGNAL ww_ALU_2_DBus : std_logic;
SIGNAL ww_DM_Wr : std_logic;
SIGNAL ww_DM_Rd : std_logic;
SIGNAL ww_DM_2_DBus : std_logic;
SIGNAL ww_IO_IN : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_IO_2_Reg : std_logic;
SIGNAL ww_Reg_2_IO : std_logic;
SIGNAL ww_DBus : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_IM_address : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_IM_instruction_out : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_IO_OUT : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_RSource1 : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_RSource2 : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_stat_CVNZ : std_logic_vector(3 DOWNTO 0);
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DBus[31]~output_o\ : std_logic;
SIGNAL \DBus[30]~output_o\ : std_logic;
SIGNAL \DBus[29]~output_o\ : std_logic;
SIGNAL \DBus[28]~output_o\ : std_logic;
SIGNAL \DBus[27]~output_o\ : std_logic;
SIGNAL \DBus[26]~output_o\ : std_logic;
SIGNAL \DBus[25]~output_o\ : std_logic;
SIGNAL \DBus[24]~output_o\ : std_logic;
SIGNAL \DBus[23]~output_o\ : std_logic;
SIGNAL \DBus[22]~output_o\ : std_logic;
SIGNAL \DBus[21]~output_o\ : std_logic;
SIGNAL \DBus[20]~output_o\ : std_logic;
SIGNAL \DBus[19]~output_o\ : std_logic;
SIGNAL \DBus[18]~output_o\ : std_logic;
SIGNAL \DBus[17]~output_o\ : std_logic;
SIGNAL \DBus[16]~output_o\ : std_logic;
SIGNAL \DBus[15]~output_o\ : std_logic;
SIGNAL \DBus[14]~output_o\ : std_logic;
SIGNAL \DBus[13]~output_o\ : std_logic;
SIGNAL \DBus[12]~output_o\ : std_logic;
SIGNAL \DBus[11]~output_o\ : std_logic;
SIGNAL \DBus[10]~output_o\ : std_logic;
SIGNAL \DBus[9]~output_o\ : std_logic;
SIGNAL \DBus[8]~output_o\ : std_logic;
SIGNAL \DBus[7]~output_o\ : std_logic;
SIGNAL \DBus[6]~output_o\ : std_logic;
SIGNAL \DBus[5]~output_o\ : std_logic;
SIGNAL \DBus[4]~output_o\ : std_logic;
SIGNAL \DBus[3]~output_o\ : std_logic;
SIGNAL \DBus[2]~output_o\ : std_logic;
SIGNAL \DBus[1]~output_o\ : std_logic;
SIGNAL \DBus[0]~output_o\ : std_logic;
SIGNAL \IO_OUT[31]~output_o\ : std_logic;
SIGNAL \IO_OUT[30]~output_o\ : std_logic;
SIGNAL \IO_OUT[29]~output_o\ : std_logic;
SIGNAL \IO_OUT[28]~output_o\ : std_logic;
SIGNAL \IO_OUT[27]~output_o\ : std_logic;
SIGNAL \IO_OUT[26]~output_o\ : std_logic;
SIGNAL \IO_OUT[25]~output_o\ : std_logic;
SIGNAL \IO_OUT[24]~output_o\ : std_logic;
SIGNAL \IO_OUT[23]~output_o\ : std_logic;
SIGNAL \IO_OUT[22]~output_o\ : std_logic;
SIGNAL \IO_OUT[21]~output_o\ : std_logic;
SIGNAL \IO_OUT[20]~output_o\ : std_logic;
SIGNAL \IO_OUT[19]~output_o\ : std_logic;
SIGNAL \IO_OUT[18]~output_o\ : std_logic;
SIGNAL \IO_OUT[17]~output_o\ : std_logic;
SIGNAL \IO_OUT[16]~output_o\ : std_logic;
SIGNAL \IO_OUT[15]~output_o\ : std_logic;
SIGNAL \IO_OUT[14]~output_o\ : std_logic;
SIGNAL \IO_OUT[13]~output_o\ : std_logic;
SIGNAL \IO_OUT[12]~output_o\ : std_logic;
SIGNAL \IO_OUT[11]~output_o\ : std_logic;
SIGNAL \IO_OUT[10]~output_o\ : std_logic;
SIGNAL \IO_OUT[9]~output_o\ : std_logic;
SIGNAL \IO_OUT[8]~output_o\ : std_logic;
SIGNAL \IO_OUT[7]~output_o\ : std_logic;
SIGNAL \IO_OUT[6]~output_o\ : std_logic;
SIGNAL \IO_OUT[5]~output_o\ : std_logic;
SIGNAL \IO_OUT[4]~output_o\ : std_logic;
SIGNAL \IO_OUT[3]~output_o\ : std_logic;
SIGNAL \IO_OUT[2]~output_o\ : std_logic;
SIGNAL \IO_OUT[1]~output_o\ : std_logic;
SIGNAL \IO_OUT[0]~output_o\ : std_logic;
SIGNAL \RSource1[31]~output_o\ : std_logic;
SIGNAL \RSource1[30]~output_o\ : std_logic;
SIGNAL \RSource1[29]~output_o\ : std_logic;
SIGNAL \RSource1[28]~output_o\ : std_logic;
SIGNAL \RSource1[27]~output_o\ : std_logic;
SIGNAL \RSource1[26]~output_o\ : std_logic;
SIGNAL \RSource1[25]~output_o\ : std_logic;
SIGNAL \RSource1[24]~output_o\ : std_logic;
SIGNAL \RSource1[23]~output_o\ : std_logic;
SIGNAL \RSource1[22]~output_o\ : std_logic;
SIGNAL \RSource1[21]~output_o\ : std_logic;
SIGNAL \RSource1[20]~output_o\ : std_logic;
SIGNAL \RSource1[19]~output_o\ : std_logic;
SIGNAL \RSource1[18]~output_o\ : std_logic;
SIGNAL \RSource1[17]~output_o\ : std_logic;
SIGNAL \RSource1[16]~output_o\ : std_logic;
SIGNAL \RSource1[15]~output_o\ : std_logic;
SIGNAL \RSource1[14]~output_o\ : std_logic;
SIGNAL \RSource1[13]~output_o\ : std_logic;
SIGNAL \RSource1[12]~output_o\ : std_logic;
SIGNAL \RSource1[11]~output_o\ : std_logic;
SIGNAL \RSource1[10]~output_o\ : std_logic;
SIGNAL \RSource1[9]~output_o\ : std_logic;
SIGNAL \RSource1[8]~output_o\ : std_logic;
SIGNAL \RSource1[7]~output_o\ : std_logic;
SIGNAL \RSource1[6]~output_o\ : std_logic;
SIGNAL \RSource1[5]~output_o\ : std_logic;
SIGNAL \RSource1[4]~output_o\ : std_logic;
SIGNAL \RSource1[3]~output_o\ : std_logic;
SIGNAL \RSource1[2]~output_o\ : std_logic;
SIGNAL \RSource1[1]~output_o\ : std_logic;
SIGNAL \RSource1[0]~output_o\ : std_logic;
SIGNAL \RSource2[31]~output_o\ : std_logic;
SIGNAL \RSource2[30]~output_o\ : std_logic;
SIGNAL \RSource2[29]~output_o\ : std_logic;
SIGNAL \RSource2[28]~output_o\ : std_logic;
SIGNAL \RSource2[27]~output_o\ : std_logic;
SIGNAL \RSource2[26]~output_o\ : std_logic;
SIGNAL \RSource2[25]~output_o\ : std_logic;
SIGNAL \RSource2[24]~output_o\ : std_logic;
SIGNAL \RSource2[23]~output_o\ : std_logic;
SIGNAL \RSource2[22]~output_o\ : std_logic;
SIGNAL \RSource2[21]~output_o\ : std_logic;
SIGNAL \RSource2[20]~output_o\ : std_logic;
SIGNAL \RSource2[19]~output_o\ : std_logic;
SIGNAL \RSource2[18]~output_o\ : std_logic;
SIGNAL \RSource2[17]~output_o\ : std_logic;
SIGNAL \RSource2[16]~output_o\ : std_logic;
SIGNAL \RSource2[15]~output_o\ : std_logic;
SIGNAL \RSource2[14]~output_o\ : std_logic;
SIGNAL \RSource2[13]~output_o\ : std_logic;
SIGNAL \RSource2[12]~output_o\ : std_logic;
SIGNAL \RSource2[11]~output_o\ : std_logic;
SIGNAL \RSource2[10]~output_o\ : std_logic;
SIGNAL \RSource2[9]~output_o\ : std_logic;
SIGNAL \RSource2[8]~output_o\ : std_logic;
SIGNAL \RSource2[7]~output_o\ : std_logic;
SIGNAL \RSource2[6]~output_o\ : std_logic;
SIGNAL \RSource2[5]~output_o\ : std_logic;
SIGNAL \RSource2[4]~output_o\ : std_logic;
SIGNAL \RSource2[3]~output_o\ : std_logic;
SIGNAL \RSource2[2]~output_o\ : std_logic;
SIGNAL \RSource2[1]~output_o\ : std_logic;
SIGNAL \RSource2[0]~output_o\ : std_logic;
SIGNAL \Pc_Ld~output_o\ : std_logic;
SIGNAL \PC_Ld_En~output_o\ : std_logic;
SIGNAL \instruction[31]~output_o\ : std_logic;
SIGNAL \instruction[30]~output_o\ : std_logic;
SIGNAL \instruction[29]~output_o\ : std_logic;
SIGNAL \instruction[28]~output_o\ : std_logic;
SIGNAL \instruction[27]~output_o\ : std_logic;
SIGNAL \instruction[26]~output_o\ : std_logic;
SIGNAL \instruction[25]~output_o\ : std_logic;
SIGNAL \instruction[24]~output_o\ : std_logic;
SIGNAL \instruction[23]~output_o\ : std_logic;
SIGNAL \instruction[22]~output_o\ : std_logic;
SIGNAL \instruction[21]~output_o\ : std_logic;
SIGNAL \instruction[20]~output_o\ : std_logic;
SIGNAL \instruction[19]~output_o\ : std_logic;
SIGNAL \instruction[18]~output_o\ : std_logic;
SIGNAL \instruction[17]~output_o\ : std_logic;
SIGNAL \instruction[16]~output_o\ : std_logic;
SIGNAL \instruction[15]~output_o\ : std_logic;
SIGNAL \instruction[14]~output_o\ : std_logic;
SIGNAL \instruction[13]~output_o\ : std_logic;
SIGNAL \instruction[12]~output_o\ : std_logic;
SIGNAL \instruction[11]~output_o\ : std_logic;
SIGNAL \instruction[10]~output_o\ : std_logic;
SIGNAL \instruction[9]~output_o\ : std_logic;
SIGNAL \instruction[8]~output_o\ : std_logic;
SIGNAL \instruction[7]~output_o\ : std_logic;
SIGNAL \instruction[6]~output_o\ : std_logic;
SIGNAL \instruction[5]~output_o\ : std_logic;
SIGNAL \instruction[4]~output_o\ : std_logic;
SIGNAL \instruction[3]~output_o\ : std_logic;
SIGNAL \instruction[2]~output_o\ : std_logic;
SIGNAL \instruction[1]~output_o\ : std_logic;
SIGNAL \instruction[0]~output_o\ : std_logic;
SIGNAL \IR_Ld~output_o\ : std_logic;
SIGNAL \Pc_Inc~output_o\ : std_logic;
SIGNAL \Stat_Wr~output_o\ : std_logic;
SIGNAL \Reg_Wr~output_o\ : std_logic;
SIGNAL \ALU_2_DBus~output_o\ : std_logic;
SIGNAL \DM_Wr~output_o\ : std_logic;
SIGNAL \DM_Rd~output_o\ : std_logic;
SIGNAL \DM_2_DBus~output_o\ : std_logic;
SIGNAL \IO_2_Reg~output_o\ : std_logic;
SIGNAL \Reg_2_IO~output_o\ : std_logic;
SIGNAL \IM_address[31]~output_o\ : std_logic;
SIGNAL \IM_address[30]~output_o\ : std_logic;
SIGNAL \IM_address[29]~output_o\ : std_logic;
SIGNAL \IM_address[28]~output_o\ : std_logic;
SIGNAL \IM_address[27]~output_o\ : std_logic;
SIGNAL \IM_address[26]~output_o\ : std_logic;
SIGNAL \IM_address[25]~output_o\ : std_logic;
SIGNAL \IM_address[24]~output_o\ : std_logic;
SIGNAL \IM_address[23]~output_o\ : std_logic;
SIGNAL \IM_address[22]~output_o\ : std_logic;
SIGNAL \IM_address[21]~output_o\ : std_logic;
SIGNAL \IM_address[20]~output_o\ : std_logic;
SIGNAL \IM_address[19]~output_o\ : std_logic;
SIGNAL \IM_address[18]~output_o\ : std_logic;
SIGNAL \IM_address[17]~output_o\ : std_logic;
SIGNAL \IM_address[16]~output_o\ : std_logic;
SIGNAL \IM_address[15]~output_o\ : std_logic;
SIGNAL \IM_address[14]~output_o\ : std_logic;
SIGNAL \IM_address[13]~output_o\ : std_logic;
SIGNAL \IM_address[12]~output_o\ : std_logic;
SIGNAL \IM_address[11]~output_o\ : std_logic;
SIGNAL \IM_address[10]~output_o\ : std_logic;
SIGNAL \IM_address[9]~output_o\ : std_logic;
SIGNAL \IM_address[8]~output_o\ : std_logic;
SIGNAL \IM_address[7]~output_o\ : std_logic;
SIGNAL \IM_address[6]~output_o\ : std_logic;
SIGNAL \IM_address[5]~output_o\ : std_logic;
SIGNAL \IM_address[4]~output_o\ : std_logic;
SIGNAL \IM_address[3]~output_o\ : std_logic;
SIGNAL \IM_address[2]~output_o\ : std_logic;
SIGNAL \IM_address[1]~output_o\ : std_logic;
SIGNAL \IM_address[0]~output_o\ : std_logic;
SIGNAL \IM_instruction_out[31]~output_o\ : std_logic;
SIGNAL \IM_instruction_out[30]~output_o\ : std_logic;
SIGNAL \IM_instruction_out[29]~output_o\ : std_logic;
SIGNAL \IM_instruction_out[28]~output_o\ : std_logic;
SIGNAL \IM_instruction_out[27]~output_o\ : std_logic;
SIGNAL \IM_instruction_out[26]~output_o\ : std_logic;
SIGNAL \IM_instruction_out[25]~output_o\ : std_logic;
SIGNAL \IM_instruction_out[24]~output_o\ : std_logic;
SIGNAL \IM_instruction_out[23]~output_o\ : std_logic;
SIGNAL \IM_instruction_out[22]~output_o\ : std_logic;
SIGNAL \IM_instruction_out[21]~output_o\ : std_logic;
SIGNAL \IM_instruction_out[20]~output_o\ : std_logic;
SIGNAL \IM_instruction_out[19]~output_o\ : std_logic;
SIGNAL \IM_instruction_out[18]~output_o\ : std_logic;
SIGNAL \IM_instruction_out[17]~output_o\ : std_logic;
SIGNAL \IM_instruction_out[16]~output_o\ : std_logic;
SIGNAL \IM_instruction_out[15]~output_o\ : std_logic;
SIGNAL \IM_instruction_out[14]~output_o\ : std_logic;
SIGNAL \IM_instruction_out[13]~output_o\ : std_logic;
SIGNAL \IM_instruction_out[12]~output_o\ : std_logic;
SIGNAL \IM_instruction_out[11]~output_o\ : std_logic;
SIGNAL \IM_instruction_out[10]~output_o\ : std_logic;
SIGNAL \IM_instruction_out[9]~output_o\ : std_logic;
SIGNAL \IM_instruction_out[8]~output_o\ : std_logic;
SIGNAL \IM_instruction_out[7]~output_o\ : std_logic;
SIGNAL \IM_instruction_out[6]~output_o\ : std_logic;
SIGNAL \IM_instruction_out[5]~output_o\ : std_logic;
SIGNAL \IM_instruction_out[4]~output_o\ : std_logic;
SIGNAL \IM_instruction_out[3]~output_o\ : std_logic;
SIGNAL \IM_instruction_out[2]~output_o\ : std_logic;
SIGNAL \IM_instruction_out[1]~output_o\ : std_logic;
SIGNAL \IM_instruction_out[0]~output_o\ : std_logic;
SIGNAL \stat_CVNZ[3]~output_o\ : std_logic;
SIGNAL \stat_CVNZ[2]~output_o\ : std_logic;
SIGNAL \stat_CVNZ[1]~output_o\ : std_logic;
SIGNAL \stat_CVNZ[0]~output_o\ : std_logic;
SIGNAL \clock~input_o\ : std_logic;
SIGNAL \inst13|Add0~126\ : std_logic;
SIGNAL \inst13|Add0~121_sumout\ : std_logic;
SIGNAL \inst13|Add0~122\ : std_logic;
SIGNAL \inst13|Add0~117_sumout\ : std_logic;
SIGNAL \inst13|Add0~118\ : std_logic;
SIGNAL \inst13|Add0~113_sumout\ : std_logic;
SIGNAL \inst13|Add0~114\ : std_logic;
SIGNAL \inst13|Add0~109_sumout\ : std_logic;
SIGNAL \inst13|Add0~110\ : std_logic;
SIGNAL \inst13|Add0~105_sumout\ : std_logic;
SIGNAL \inst13|Add0~106\ : std_logic;
SIGNAL \inst13|Add0~101_sumout\ : std_logic;
SIGNAL \inst13|Add0~102\ : std_logic;
SIGNAL \inst13|Add0~97_sumout\ : std_logic;
SIGNAL \inst13|Add0~98\ : std_logic;
SIGNAL \inst13|Add0~93_sumout\ : std_logic;
SIGNAL \inst13|Add0~94\ : std_logic;
SIGNAL \inst13|Add0~89_sumout\ : std_logic;
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a9~portadataout\ : std_logic;
SIGNAL \reset~input_o\ : std_logic;
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a29~portadataout\ : std_logic;
SIGNAL \UC|Selector1~0_combout\ : std_logic;
SIGNAL \UC|current_state.EX~q\ : std_logic;
SIGNAL \UC|PC_Ld_En~0_combout\ : std_logic;
SIGNAL \UC|PC_Ld_En~q\ : std_logic;
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a28~portadataout\ : std_logic;
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a26~portadataout\ : std_logic;
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a27~portadataout\ : std_logic;
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a15~portadataout\ : std_logic;
SIGNAL \selector|Mux31~0_combout\ : std_logic;
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a14~portadataout\ : std_logic;
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a13~portadataout\ : std_logic;
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a12~portadataout\ : std_logic;
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a11~portadataout\ : std_logic;
SIGNAL \inst4|dec_rdB|Mux31~0_combout\ : std_logic;
SIGNAL \UC|DM_Rd~0_combout\ : std_logic;
SIGNAL \UC|DM_Rd~q\ : std_logic;
SIGNAL \UC|IO_2_Reg~0_combout\ : std_logic;
SIGNAL \UC|IO_2_Reg~q\ : std_logic;
SIGNAL \IO_IN[29]~input_o\ : std_logic;
SIGNAL \UC|DM_Wr~0_combout\ : std_logic;
SIGNAL \UC|DM_Wr~q\ : std_logic;
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|F[0]~24_combout\ : std_logic;
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a25~portadataout\ : std_logic;
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a24~portadataout\ : std_logic;
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a23~portadataout\ : std_logic;
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a22~portadataout\ : std_logic;
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a21~portadataout\ : std_logic;
SIGNAL \UC|Reg_Wr~0_combout\ : std_logic;
SIGNAL \UC|Reg_Wr~q\ : std_logic;
SIGNAL \inst4|dec_wr|Mux1~0_combout\ : std_logic;
SIGNAL \inst4|g2:30:buffersB|F[0]~14_combout\ : std_logic;
SIGNAL \inst4|dec_wr|Mux2~0_combout\ : std_logic;
SIGNAL \inst4|g2:29:buffersB|F[0]~4_combout\ : std_logic;
SIGNAL \inst4|dec_wr|Mux4~0_combout\ : std_logic;
SIGNAL \inst4|g2:27:buffersB|F[0]~4_combout\ : std_logic;
SIGNAL \inst4|dec_wr|Mux16~0_combout\ : std_logic;
SIGNAL \inst4|g2:15:buffersB|F[0]~4_combout\ : std_logic;
SIGNAL \inst4|dec_wr|Mux21~0_combout\ : std_logic;
SIGNAL \inst4|g2:10:buffersB|F[0]~4_combout\ : std_logic;
SIGNAL \inst4|dec_wr|Mux17~0_combout\ : std_logic;
SIGNAL \inst4|g2:14:buffersB|F[0]~4_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[0]~345_combout\ : std_logic;
SIGNAL \inst4|dec_wr|Mux5~0_combout\ : std_logic;
SIGNAL \inst4|g2:26:buffersB|F[0]~14_combout\ : std_logic;
SIGNAL \inst4|dec_wr|Mux12~0_combout\ : std_logic;
SIGNAL \inst4|g2:19:buffersB|F[0]~4_combout\ : std_logic;
SIGNAL \inst4|dec_wr|Mux10~0_combout\ : std_logic;
SIGNAL \inst4|g2:21:buffersB|F[0]~4_combout\ : std_logic;
SIGNAL \inst4|dec_wr|Mux18~0_combout\ : std_logic;
SIGNAL \inst4|g2:13:buffersB|F[0]~4_combout\ : std_logic;
SIGNAL \inst4|dec_wr|Mux22~0_combout\ : std_logic;
SIGNAL \inst4|g2:9:buffersB|F[0]~4_combout\ : std_logic;
SIGNAL \inst4|dec_wr|Mux20~0_combout\ : std_logic;
SIGNAL \inst4|g2:11:buffersB|F[0]~4_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[0]~346_combout\ : std_logic;
SIGNAL \inst4|dec_wr|Mux6~0_combout\ : std_logic;
SIGNAL \inst4|g2:25:buffersB|F[0]~14_combout\ : std_logic;
SIGNAL \inst4|dec_wr|Mux7~0_combout\ : std_logic;
SIGNAL \inst4|g2:24:buffersB|F[0]~4_combout\ : std_logic;
SIGNAL \inst4|dec_wr|Mux3~0_combout\ : std_logic;
SIGNAL \inst4|g2:28:buffersB|F[0]~4_combout\ : std_logic;
SIGNAL \inst4|dec_wr|Mux11~0_combout\ : std_logic;
SIGNAL \inst4|g2:20:buffersB|F[0]~4_combout\ : std_logic;
SIGNAL \inst4|dec_wr|Mux23~0_combout\ : std_logic;
SIGNAL \inst4|g2:8:buffersB|F[0]~4_combout\ : std_logic;
SIGNAL \inst4|dec_wr|Mux19~0_combout\ : std_logic;
SIGNAL \inst4|g2:12:buffersB|F[0]~4_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[0]~347_combout\ : std_logic;
SIGNAL \inst4|dec_wr|Mux24~0_combout\ : std_logic;
SIGNAL \inst4|g2:7:buffersB|F[0]~12_combout\ : std_logic;
SIGNAL \inst4|dec_wr|Mux28~0_combout\ : std_logic;
SIGNAL \inst4|g2:3:buffersB|F[0]~12_combout\ : std_logic;
SIGNAL \inst4|dec_wr|Mux26~0_combout\ : std_logic;
SIGNAL \inst4|g2:5:buffersB|F[0]~12_combout\ : std_logic;
SIGNAL \inst4|dec_wr|Mux27~0_combout\ : std_logic;
SIGNAL \inst4|g2:4:buffersB|F[0]~4_combout\ : std_logic;
SIGNAL \inst4|dec_wr|Mux29~0_combout\ : std_logic;
SIGNAL \inst4|g2:2:buffersB|F[0]~4_combout\ : std_logic;
SIGNAL \inst4|dec_wr|Mux30~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[0]~348_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[0]~349_combout\ : std_logic;
SIGNAL \inst4|dec_wr|Mux13~0_combout\ : std_logic;
SIGNAL \inst4|g2:18:buffersB|F[0]~14_combout\ : std_logic;
SIGNAL \inst4|dec_wr|Mux15~0_combout\ : std_logic;
SIGNAL \inst4|g2:16:buffersB|F[0]~4_combout\ : std_logic;
SIGNAL \inst4|dec_wr|Mux14~0_combout\ : std_logic;
SIGNAL \inst4|g2:17:buffersB|F[0]~4_combout\ : std_logic;
SIGNAL \inst4|dec_wr|Mux8~0_combout\ : std_logic;
SIGNAL \inst4|g2:23:buffersB|F[0]~4_combout\ : std_logic;
SIGNAL \inst4|dec_wr|Mux25~0_combout\ : std_logic;
SIGNAL \inst4|g2:6:buffersB|F[0]~4_combout\ : std_logic;
SIGNAL \inst4|dec_wr|Mux9~0_combout\ : std_logic;
SIGNAL \inst4|g2:22:buffersB|F[0]~4_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[0]~350_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[0]~351_combout\ : std_logic;
SIGNAL \selector|Mux31~1_combout\ : std_logic;
SIGNAL \ALU|Add0~77_sumout\ : std_logic;
SIGNAL \ALU|Add1~77_sumout\ : std_logic;
SIGNAL \ALU|Mux32~0_combout\ : std_logic;
SIGNAL \IO_IN[0]~input_o\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|F[1]~23_combout\ : std_logic;
SIGNAL \inst4|g2:30:buffersB|F[1]~13_combout\ : std_logic;
SIGNAL \inst4|g2:29:buffersB|F[1]~3_combout\ : std_logic;
SIGNAL \inst4|g2:27:buffersB|F[1]~3_combout\ : std_logic;
SIGNAL \inst4|g2:15:buffersB|F[1]~3_combout\ : std_logic;
SIGNAL \inst4|g2:10:buffersB|F[1]~3_combout\ : std_logic;
SIGNAL \inst4|g2:14:buffersB|F[1]~3_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[1]~338_combout\ : std_logic;
SIGNAL \inst4|g2:26:buffersB|F[1]~13_combout\ : std_logic;
SIGNAL \inst4|g2:19:buffersB|F[1]~3_combout\ : std_logic;
SIGNAL \inst4|g2:21:buffersB|F[1]~3_combout\ : std_logic;
SIGNAL \inst4|g2:13:buffersB|F[1]~3_combout\ : std_logic;
SIGNAL \inst4|g2:9:buffersB|F[1]~3_combout\ : std_logic;
SIGNAL \inst4|g2:11:buffersB|F[1]~3_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[1]~339_combout\ : std_logic;
SIGNAL \inst4|g2:25:buffersB|F[1]~13_combout\ : std_logic;
SIGNAL \inst4|g2:24:buffersB|F[1]~3_combout\ : std_logic;
SIGNAL \inst4|g2:28:buffersB|F[1]~3_combout\ : std_logic;
SIGNAL \inst4|g2:20:buffersB|F[1]~3_combout\ : std_logic;
SIGNAL \inst4|g2:8:buffersB|F[1]~3_combout\ : std_logic;
SIGNAL \inst4|g2:12:buffersB|F[1]~3_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[1]~340_combout\ : std_logic;
SIGNAL \inst4|g2:7:buffersB|F[1]~11_combout\ : std_logic;
SIGNAL \inst4|g2:3:buffersB|F[1]~11_combout\ : std_logic;
SIGNAL \inst4|g2:5:buffersB|F[1]~11_combout\ : std_logic;
SIGNAL \inst4|g2:4:buffersB|F[1]~3_combout\ : std_logic;
SIGNAL \inst4|g2:2:buffersB|F[1]~3_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[1]~341_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[1]~342_combout\ : std_logic;
SIGNAL \inst4|g2:18:buffersB|F[1]~13_combout\ : std_logic;
SIGNAL \inst4|g2:16:buffersB|F[1]~3_combout\ : std_logic;
SIGNAL \inst4|g2:17:buffersB|F[1]~3_combout\ : std_logic;
SIGNAL \inst4|g2:23:buffersB|F[1]~3_combout\ : std_logic;
SIGNAL \inst4|g2:6:buffersB|F[1]~3_combout\ : std_logic;
SIGNAL \inst4|g2:22:buffersB|F[1]~3_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[1]~343_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[1]~344_combout\ : std_logic;
SIGNAL \selector|Mux30~0_combout\ : std_logic;
SIGNAL \ALU|Add0~78\ : std_logic;
SIGNAL \ALU|Add0~73_sumout\ : std_logic;
SIGNAL \ALU|Add1~78\ : std_logic;
SIGNAL \ALU|Add1~73_sumout\ : std_logic;
SIGNAL \ALU|Mux31~0_combout\ : std_logic;
SIGNAL \IO_IN[1]~input_o\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|F[2]~22_combout\ : std_logic;
SIGNAL \inst4|g2:30:buffersB|F[2]~12_combout\ : std_logic;
SIGNAL \inst4|g2:29:buffersB|F[2]~2_combout\ : std_logic;
SIGNAL \inst4|g2:27:buffersB|F[2]~2_combout\ : std_logic;
SIGNAL \inst4|g2:15:buffersB|F[2]~2_combout\ : std_logic;
SIGNAL \inst4|g2:10:buffersB|F[2]~2_combout\ : std_logic;
SIGNAL \inst4|g2:14:buffersB|F[2]~2_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[2]~331_combout\ : std_logic;
SIGNAL \inst4|g2:26:buffersB|F[2]~12_combout\ : std_logic;
SIGNAL \inst4|g2:19:buffersB|F[2]~2_combout\ : std_logic;
SIGNAL \inst4|g2:21:buffersB|F[2]~2_combout\ : std_logic;
SIGNAL \inst4|g2:13:buffersB|F[2]~2_combout\ : std_logic;
SIGNAL \inst4|g2:9:buffersB|F[2]~2_combout\ : std_logic;
SIGNAL \inst4|g2:11:buffersB|F[2]~2_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[2]~332_combout\ : std_logic;
SIGNAL \inst4|g2:25:buffersB|F[2]~12_combout\ : std_logic;
SIGNAL \inst4|g2:24:buffersB|F[2]~2_combout\ : std_logic;
SIGNAL \inst4|g2:28:buffersB|F[2]~2_combout\ : std_logic;
SIGNAL \inst4|g2:20:buffersB|F[2]~2_combout\ : std_logic;
SIGNAL \inst4|g2:8:buffersB|F[2]~2_combout\ : std_logic;
SIGNAL \inst4|g2:12:buffersB|F[2]~2_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[2]~333_combout\ : std_logic;
SIGNAL \inst4|g2:7:buffersB|F[2]~10_combout\ : std_logic;
SIGNAL \inst4|g2:3:buffersB|F[2]~10_combout\ : std_logic;
SIGNAL \inst4|g2:5:buffersB|F[2]~10_combout\ : std_logic;
SIGNAL \inst4|g2:4:buffersB|F[2]~2_combout\ : std_logic;
SIGNAL \inst4|g2:2:buffersB|F[2]~2_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[2]~334_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[2]~335_combout\ : std_logic;
SIGNAL \inst4|g2:18:buffersB|F[2]~12_combout\ : std_logic;
SIGNAL \inst4|g2:16:buffersB|F[2]~2_combout\ : std_logic;
SIGNAL \inst4|g2:17:buffersB|F[2]~2_combout\ : std_logic;
SIGNAL \inst4|g2:23:buffersB|F[2]~2_combout\ : std_logic;
SIGNAL \inst4|g2:6:buffersB|F[2]~2_combout\ : std_logic;
SIGNAL \inst4|g2:22:buffersB|F[2]~2_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[2]~336_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[2]~337_combout\ : std_logic;
SIGNAL \selector|Mux29~0_combout\ : std_logic;
SIGNAL \ALU|Add0~74\ : std_logic;
SIGNAL \ALU|Add0~101_sumout\ : std_logic;
SIGNAL \ALU|Add1~74\ : std_logic;
SIGNAL \ALU|Add1~101_sumout\ : std_logic;
SIGNAL \ALU|Mux30~0_combout\ : std_logic;
SIGNAL \IO_IN[2]~input_o\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|F[3]~21_combout\ : std_logic;
SIGNAL \inst4|g2:30:buffersB|F[3]~11_combout\ : std_logic;
SIGNAL \inst4|g2:29:buffersB|F[3]~1_combout\ : std_logic;
SIGNAL \inst4|g2:27:buffersB|F[3]~1_combout\ : std_logic;
SIGNAL \inst4|g2:15:buffersB|F[3]~1_combout\ : std_logic;
SIGNAL \inst4|g2:10:buffersB|F[3]~1_combout\ : std_logic;
SIGNAL \inst4|g2:14:buffersB|F[3]~1_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[3]~324_combout\ : std_logic;
SIGNAL \inst4|g2:26:buffersB|F[3]~11_combout\ : std_logic;
SIGNAL \inst4|g2:19:buffersB|F[3]~1_combout\ : std_logic;
SIGNAL \inst4|g2:21:buffersB|F[3]~1_combout\ : std_logic;
SIGNAL \inst4|g2:13:buffersB|F[3]~1_combout\ : std_logic;
SIGNAL \inst4|g2:9:buffersB|F[3]~1_combout\ : std_logic;
SIGNAL \inst4|g2:11:buffersB|F[3]~1_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[3]~325_combout\ : std_logic;
SIGNAL \inst4|g2:25:buffersB|F[3]~11_combout\ : std_logic;
SIGNAL \inst4|g2:24:buffersB|F[3]~1_combout\ : std_logic;
SIGNAL \inst4|g2:28:buffersB|F[3]~1_combout\ : std_logic;
SIGNAL \inst4|g2:20:buffersB|F[3]~1_combout\ : std_logic;
SIGNAL \inst4|g2:8:buffersB|F[3]~1_combout\ : std_logic;
SIGNAL \inst4|g2:12:buffersB|F[3]~1_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[3]~326_combout\ : std_logic;
SIGNAL \inst4|g2:7:buffersB|F[3]~9_combout\ : std_logic;
SIGNAL \inst4|g2:3:buffersB|F[3]~9_combout\ : std_logic;
SIGNAL \inst4|g2:5:buffersB|F[3]~9_combout\ : std_logic;
SIGNAL \inst4|g2:4:buffersB|F[3]~1_combout\ : std_logic;
SIGNAL \inst4|g2:2:buffersB|F[3]~1_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[3]~327_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[3]~328_combout\ : std_logic;
SIGNAL \inst4|g2:18:buffersB|F[3]~11_combout\ : std_logic;
SIGNAL \inst4|g2:16:buffersB|F[3]~1_combout\ : std_logic;
SIGNAL \inst4|g2:17:buffersB|F[3]~1_combout\ : std_logic;
SIGNAL \inst4|g2:23:buffersB|F[3]~1_combout\ : std_logic;
SIGNAL \inst4|g2:6:buffersB|F[3]~1_combout\ : std_logic;
SIGNAL \inst4|g2:22:buffersB|F[3]~1_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[3]~329_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[3]~330_combout\ : std_logic;
SIGNAL \selector|Mux28~0_combout\ : std_logic;
SIGNAL \ALU|Add0~102\ : std_logic;
SIGNAL \ALU|Add0~97_sumout\ : std_logic;
SIGNAL \ALU|Add1~102\ : std_logic;
SIGNAL \ALU|Add1~97_sumout\ : std_logic;
SIGNAL \ALU|Mux29~0_combout\ : std_logic;
SIGNAL \IO_IN[3]~input_o\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|F[4]~20_combout\ : std_logic;
SIGNAL \inst4|g2:30:buffersB|F[4]~10_combout\ : std_logic;
SIGNAL \inst4|g2:29:buffersB|F[4]~0_combout\ : std_logic;
SIGNAL \inst4|g2:27:buffersB|F[4]~0_combout\ : std_logic;
SIGNAL \inst4|g2:15:buffersB|F[4]~0_combout\ : std_logic;
SIGNAL \inst4|g2:10:buffersB|F[4]~0_combout\ : std_logic;
SIGNAL \inst4|g2:14:buffersB|F[4]~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[4]~317_combout\ : std_logic;
SIGNAL \inst4|g2:26:buffersB|F[4]~10_combout\ : std_logic;
SIGNAL \inst4|g2:19:buffersB|F[4]~0_combout\ : std_logic;
SIGNAL \inst4|g2:21:buffersB|F[4]~0_combout\ : std_logic;
SIGNAL \inst4|g2:13:buffersB|F[4]~0_combout\ : std_logic;
SIGNAL \inst4|g2:9:buffersB|F[4]~0_combout\ : std_logic;
SIGNAL \inst4|g2:11:buffersB|F[4]~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[4]~318_combout\ : std_logic;
SIGNAL \inst4|g2:25:buffersB|F[4]~10_combout\ : std_logic;
SIGNAL \inst4|g2:24:buffersB|F[4]~0_combout\ : std_logic;
SIGNAL \inst4|g2:28:buffersB|F[4]~0_combout\ : std_logic;
SIGNAL \inst4|g2:20:buffersB|F[4]~0_combout\ : std_logic;
SIGNAL \inst4|g2:8:buffersB|F[4]~0_combout\ : std_logic;
SIGNAL \inst4|g2:12:buffersB|F[4]~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[4]~319_combout\ : std_logic;
SIGNAL \inst4|g2:7:buffersB|F[4]~8_combout\ : std_logic;
SIGNAL \inst4|g2:3:buffersB|F[4]~8_combout\ : std_logic;
SIGNAL \inst4|g2:5:buffersB|F[4]~8_combout\ : std_logic;
SIGNAL \inst4|g2:4:buffersB|F[4]~0_combout\ : std_logic;
SIGNAL \inst4|g2:2:buffersB|F[4]~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[4]~320_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[4]~321_combout\ : std_logic;
SIGNAL \inst4|g2:18:buffersB|F[4]~10_combout\ : std_logic;
SIGNAL \inst4|g2:16:buffersB|F[4]~0_combout\ : std_logic;
SIGNAL \inst4|g2:17:buffersB|F[4]~0_combout\ : std_logic;
SIGNAL \inst4|g2:23:buffersB|F[4]~0_combout\ : std_logic;
SIGNAL \inst4|g2:6:buffersB|F[4]~0_combout\ : std_logic;
SIGNAL \inst4|g2:22:buffersB|F[4]~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[4]~322_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[4]~323_combout\ : std_logic;
SIGNAL \selector|Mux27~0_combout\ : std_logic;
SIGNAL \ALU|Add0~98\ : std_logic;
SIGNAL \ALU|Add0~117_sumout\ : std_logic;
SIGNAL \ALU|Add1~98\ : std_logic;
SIGNAL \ALU|Add1~117_sumout\ : std_logic;
SIGNAL \ALU|Mux28~0_combout\ : std_logic;
SIGNAL \IO_IN[4]~input_o\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|F[5]~19_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|Mux31~2_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|Mux31~3_combout\ : std_logic;
SIGNAL \inst4|g2:30:buffersB|F[5]~9_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|Mux31~4_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|Mux31~5_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|Mux31~6_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[5]~307_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[5]~308_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|Mux31~8_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|Mux31~9_combout\ : std_logic;
SIGNAL \inst4|g2:26:buffersB|F[5]~9_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|Mux31~10_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|Mux31~11_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|Mux31~12_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[5]~309_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[5]~310_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|Mux31~14_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|Mux31~15_combout\ : std_logic;
SIGNAL \inst4|g2:25:buffersB|F[5]~9_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|Mux31~16_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|Mux31~17_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|Mux31~18_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[5]~311_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[5]~312_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|Mux31~22_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|Mux31~24_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|Mux31~19_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|Mux31~20_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|Mux31~21_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[5]~436_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|Mux31~23_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|Mux31~25_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[5]~437_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[5]~313_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|Mux31~27_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|Mux31~28_combout\ : std_logic;
SIGNAL \inst4|g2:18:buffersB|F[5]~9_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|Mux31~29_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|Mux31~30_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|Mux31~31_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[5]~314_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[5]~315_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[5]~316_combout\ : std_logic;
SIGNAL \selector|Mux26~0_combout\ : std_logic;
SIGNAL \ALU|Add0~118\ : std_logic;
SIGNAL \ALU|Add0~113_sumout\ : std_logic;
SIGNAL \ALU|Add1~118\ : std_logic;
SIGNAL \ALU|Add1~113_sumout\ : std_logic;
SIGNAL \ALU|Mux27~0_combout\ : std_logic;
SIGNAL \IO_IN[5]~input_o\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|F[6]~18_combout\ : std_logic;
SIGNAL \inst4|g2:30:buffersB|F[6]~8_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[6]~297_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[6]~298_combout\ : std_logic;
SIGNAL \inst4|g2:26:buffersB|F[6]~8_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[6]~299_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[6]~300_combout\ : std_logic;
SIGNAL \inst4|g2:25:buffersB|F[6]~8_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[6]~301_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[6]~302_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[6]~434_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[6]~435_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[6]~303_combout\ : std_logic;
SIGNAL \inst4|g2:18:buffersB|F[6]~8_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[6]~304_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[6]~305_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[6]~306_combout\ : std_logic;
SIGNAL \selector|Mux25~0_combout\ : std_logic;
SIGNAL \ALU|Add0~114\ : std_logic;
SIGNAL \ALU|Add0~21_sumout\ : std_logic;
SIGNAL \ALU|Add1~114\ : std_logic;
SIGNAL \ALU|Add1~21_sumout\ : std_logic;
SIGNAL \ALU|Mux26~0_combout\ : std_logic;
SIGNAL \IO_IN[6]~input_o\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|F[7]~17_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|Mux31~1_combout\ : std_logic;
SIGNAL \inst4|g2:30:buffersB|F[7]~7_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[7]~286_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[7]~287_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|Mux31~7_combout\ : std_logic;
SIGNAL \inst4|g2:26:buffersB|F[7]~7_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[7]~288_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[7]~289_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|Mux31~13_combout\ : std_logic;
SIGNAL \inst4|g2:25:buffersB|F[7]~7_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[7]~290_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[7]~291_combout\ : std_logic;
SIGNAL \inst4|g2:7:buffersB|F[7]~7_combout\ : std_logic;
SIGNAL \inst4|g2:3:buffersB|F[7]~7_combout\ : std_logic;
SIGNAL \inst4|g2:5:buffersB|F[7]~7_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[7]~292_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[7]~293_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|Mux31~26_combout\ : std_logic;
SIGNAL \inst4|g2:18:buffersB|F[7]~7_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[7]~294_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[7]~295_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[7]~296_combout\ : std_logic;
SIGNAL \selector|Mux24~0_combout\ : std_logic;
SIGNAL \ALU|Add0~22\ : std_logic;
SIGNAL \ALU|Add0~17_sumout\ : std_logic;
SIGNAL \ALU|Add1~22\ : std_logic;
SIGNAL \ALU|Add1~17_sumout\ : std_logic;
SIGNAL \ALU|Mux25~0_combout\ : std_logic;
SIGNAL \IO_IN[7]~input_o\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|F[8]~16_combout\ : std_logic;
SIGNAL \inst4|g2:30:buffersB|F[8]~6_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[8]~275_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[8]~276_combout\ : std_logic;
SIGNAL \inst4|g2:26:buffersB|F[8]~6_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[8]~277_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[8]~278_combout\ : std_logic;
SIGNAL \inst4|g2:25:buffersB|F[8]~6_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[8]~279_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[8]~280_combout\ : std_logic;
SIGNAL \inst4|g2:7:buffersB|F[8]~6_combout\ : std_logic;
SIGNAL \inst4|g2:3:buffersB|F[8]~6_combout\ : std_logic;
SIGNAL \inst4|g2:5:buffersB|F[8]~6_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[8]~281_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[8]~282_combout\ : std_logic;
SIGNAL \inst4|g2:18:buffersB|F[8]~6_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[8]~283_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[8]~284_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[8]~285_combout\ : std_logic;
SIGNAL \selector|Mux23~0_combout\ : std_logic;
SIGNAL \ALU|Add0~18\ : std_logic;
SIGNAL \ALU|Add0~45_sumout\ : std_logic;
SIGNAL \ALU|Add1~18\ : std_logic;
SIGNAL \ALU|Add1~45_sumout\ : std_logic;
SIGNAL \ALU|Mux24~0_combout\ : std_logic;
SIGNAL \IO_IN[8]~input_o\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|F[9]~15_combout\ : std_logic;
SIGNAL \inst4|g2:30:buffersB|F[9]~5_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[9]~264_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[9]~265_combout\ : std_logic;
SIGNAL \inst4|g2:26:buffersB|F[9]~5_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[9]~266_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[9]~267_combout\ : std_logic;
SIGNAL \inst4|g2:25:buffersB|F[9]~5_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[9]~268_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[9]~269_combout\ : std_logic;
SIGNAL \inst4|g2:7:buffersB|F[9]~5_combout\ : std_logic;
SIGNAL \inst4|g2:3:buffersB|F[9]~5_combout\ : std_logic;
SIGNAL \inst4|g2:5:buffersB|F[9]~5_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[9]~270_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[9]~271_combout\ : std_logic;
SIGNAL \inst4|g2:18:buffersB|F[9]~5_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[9]~272_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[9]~273_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[9]~274_combout\ : std_logic;
SIGNAL \selector|Mux22~0_combout\ : std_logic;
SIGNAL \ALU|Add0~46\ : std_logic;
SIGNAL \ALU|Add0~41_sumout\ : std_logic;
SIGNAL \ALU|Add1~46\ : std_logic;
SIGNAL \ALU|Add1~41_sumout\ : std_logic;
SIGNAL \ALU|Mux23~0_combout\ : std_logic;
SIGNAL \IO_IN[9]~input_o\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a9~portadataout\ : std_logic;
SIGNAL \tri1[9]~55_combout\ : std_logic;
SIGNAL \inst4|dec_wr|Mux0~0_combout\ : std_logic;
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a20~portadataout\ : std_logic;
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a19~portadataout\ : std_logic;
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a18~portadataout\ : std_logic;
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a17~portadataout\ : std_logic;
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a16~portadataout\ : std_logic;
SIGNAL \inst4|dec_rdA|Mux31~0_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|Mux31~1_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|Mux31~2_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|Mux31~3_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|Mux31~4_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|Mux31~5_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|Mux31~6_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[9]~202_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[9]~203_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[9]~204_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|Mux31~7_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|Mux31~8_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|Mux31~9_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|Mux31~10_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|Mux31~11_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|Mux31~12_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[9]~205_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[9]~206_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[9]~207_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|Mux31~13_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|Mux31~14_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|Mux31~15_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|Mux31~16_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|Mux31~17_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|Mux31~18_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[9]~208_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[9]~209_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[9]~210_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|Mux31~19_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|Mux31~20_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|Mux31~21_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|Mux31~22_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|Mux31~23_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|Mux31~24_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|Mux31~25_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[9]~211_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[9]~212_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[9]~213_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|Mux31~26_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|Mux31~27_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|Mux31~28_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|Mux31~29_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|Mux31~30_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|Mux31~31_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[9]~214_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[9]~215_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[9]~216_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[9]~217_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[9]~218_combout\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a8~portadataout\ : std_logic;
SIGNAL \tri1[8]~56_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[8]~219_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[8]~220_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[8]~221_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[8]~222_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[8]~223_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[8]~224_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[8]~225_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[8]~226_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[8]~227_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[8]~228_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[8]~229_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[8]~230_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[8]~231_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[8]~232_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[8]~233_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[8]~234_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[8]~235_combout\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a7~portadataout\ : std_logic;
SIGNAL \tri1[7]~57_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[7]~100_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[7]~101_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[7]~102_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[7]~103_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[7]~104_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[7]~105_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[7]~106_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[7]~107_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[7]~108_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[7]~109_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[7]~110_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[7]~111_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[7]~112_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[7]~113_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[7]~114_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[7]~115_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[7]~116_combout\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a6~portadataout\ : std_logic;
SIGNAL \tri1[6]~58_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[6]~117_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[6]~118_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[6]~119_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[6]~120_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[6]~121_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[6]~122_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[6]~123_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[6]~124_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[6]~125_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[6]~126_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[6]~127_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[6]~128_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[6]~129_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[6]~130_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[6]~131_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[6]~132_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[6]~133_combout\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a5~portadataout\ : std_logic;
SIGNAL \tri1[5]~59_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[5]~504_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[5]~505_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[5]~506_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[5]~507_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[5]~508_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[5]~509_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[5]~510_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[5]~511_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[5]~512_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[5]~513_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[5]~514_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[5]~515_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[5]~516_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[5]~517_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[5]~518_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[5]~519_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[5]~520_combout\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \tri1[4]~60_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersA|F[4]~4_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[4]~521_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[4]~522_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[4]~523_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[4]~524_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[4]~525_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[4]~526_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[4]~527_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[4]~528_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[4]~529_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[4]~530_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[4]~531_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[4]~532_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[4]~533_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[4]~534_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[4]~535_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[4]~536_combout\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a3~portadataout\ : std_logic;
SIGNAL \tri1[3]~61_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersA|F[3]~2_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[3]~438_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[3]~439_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[3]~440_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[3]~441_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[3]~442_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[3]~443_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[3]~444_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[3]~445_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[3]~446_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[3]~447_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[3]~448_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[3]~449_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[3]~450_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[3]~451_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[3]~452_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[3]~453_combout\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \tri1[2]~62_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersA|F[2]~3_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[2]~454_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[2]~455_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[2]~456_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[2]~457_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[2]~458_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[2]~459_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[2]~460_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[2]~461_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[2]~462_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[2]~463_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[2]~464_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[2]~465_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[2]~466_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[2]~467_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[2]~468_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[2]~469_combout\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a1~portadataout\ : std_logic;
SIGNAL \tri1[1]~63_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersA|F[1]~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[1]~338_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[1]~339_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[1]~340_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[1]~341_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[1]~342_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[1]~343_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[1]~344_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[1]~345_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[1]~346_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[1]~347_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[1]~348_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[1]~349_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[1]~350_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[1]~351_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[1]~352_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[1]~353_combout\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \tri1[0]~64_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersA|F[0]~1_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[0]~354_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[0]~355_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[0]~356_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[0]~357_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[0]~358_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[0]~359_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[0]~360_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[0]~361_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[0]~362_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[0]~363_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[0]~364_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[0]~365_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[0]~366_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[0]~367_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[0]~368_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[0]~369_combout\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a29~portadataout\ : std_logic;
SIGNAL \tri1[29]~35_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[29]~66_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[29]~67_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[29]~68_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[29]~69_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[29]~70_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[29]~71_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[29]~72_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[29]~73_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[29]~74_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[29]~75_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[29]~76_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[29]~77_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[29]~78_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[29]~79_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[29]~80_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[29]~81_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[29]~82_combout\ : std_logic;
SIGNAL \selector|Mux2~0_combout\ : std_logic;
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a10~portadataout\ : std_logic;
SIGNAL \ALU|Add0~42\ : std_logic;
SIGNAL \ALU|Add0~69_sumout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[10]~321_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[10]~322_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[10]~323_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[10]~324_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[10]~325_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[10]~326_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[10]~327_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[10]~328_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[10]~329_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[10]~330_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[10]~331_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[10]~332_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[10]~333_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[10]~334_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[10]~335_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[10]~336_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[10]~337_combout\ : std_logic;
SIGNAL \ALU|Add1~42\ : std_logic;
SIGNAL \ALU|Add1~69_sumout\ : std_logic;
SIGNAL \ALU|Mux22~0_combout\ : std_logic;
SIGNAL \ALU|Mux22~1_combout\ : std_logic;
SIGNAL \IO_IN[10]~input_o\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a10~portadataout\ : std_logic;
SIGNAL \tri1[10]~54_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|F[10]~14_combout\ : std_logic;
SIGNAL \inst4|g2:30:buffersB|F[10]~4_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[10]~253_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[10]~254_combout\ : std_logic;
SIGNAL \inst4|g2:26:buffersB|F[10]~4_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[10]~255_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[10]~256_combout\ : std_logic;
SIGNAL \inst4|g2:25:buffersB|F[10]~4_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[10]~257_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[10]~258_combout\ : std_logic;
SIGNAL \inst4|g2:7:buffersB|F[10]~4_combout\ : std_logic;
SIGNAL \inst4|g2:3:buffersB|F[10]~4_combout\ : std_logic;
SIGNAL \inst4|g2:5:buffersB|F[10]~4_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[10]~259_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[10]~260_combout\ : std_logic;
SIGNAL \inst4|g2:18:buffersB|F[10]~4_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[10]~261_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[10]~262_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[10]~263_combout\ : std_logic;
SIGNAL \selector|Mux21~0_combout\ : std_logic;
SIGNAL \ALU|Add0~70\ : std_logic;
SIGNAL \ALU|Add0~65_sumout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[11]~304_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[11]~305_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[11]~306_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[11]~307_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[11]~308_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[11]~309_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[11]~310_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[11]~311_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[11]~312_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[11]~313_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[11]~314_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[11]~315_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[11]~316_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[11]~317_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[11]~318_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[11]~319_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[11]~320_combout\ : std_logic;
SIGNAL \ALU|Add1~70\ : std_logic;
SIGNAL \ALU|Add1~65_sumout\ : std_logic;
SIGNAL \ALU|Mux21~0_combout\ : std_logic;
SIGNAL \IO_IN[11]~input_o\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a11~portadataout\ : std_logic;
SIGNAL \tri1[11]~53_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|F[11]~13_combout\ : std_logic;
SIGNAL \inst4|g2:30:buffersB|F[11]~3_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[11]~242_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[11]~243_combout\ : std_logic;
SIGNAL \inst4|g2:26:buffersB|F[11]~3_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[11]~244_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[11]~245_combout\ : std_logic;
SIGNAL \inst4|g2:25:buffersB|F[11]~3_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[11]~246_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[11]~247_combout\ : std_logic;
SIGNAL \inst4|g2:7:buffersB|F[11]~3_combout\ : std_logic;
SIGNAL \inst4|g2:3:buffersB|F[11]~3_combout\ : std_logic;
SIGNAL \inst4|g2:5:buffersB|F[11]~3_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[11]~248_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[11]~249_combout\ : std_logic;
SIGNAL \inst4|g2:18:buffersB|F[11]~3_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[11]~250_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[11]~251_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[11]~252_combout\ : std_logic;
SIGNAL \selector|Mux20~0_combout\ : std_logic;
SIGNAL \ALU|Add0~66\ : std_logic;
SIGNAL \ALU|Add0~105_sumout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[12]~470_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[12]~471_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[12]~472_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[12]~473_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[12]~474_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[12]~475_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[12]~476_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[12]~477_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[12]~478_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[12]~479_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[12]~480_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[12]~481_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[12]~482_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[12]~483_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[12]~484_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[12]~485_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[12]~486_combout\ : std_logic;
SIGNAL \ALU|Add1~66\ : std_logic;
SIGNAL \ALU|Add1~105_sumout\ : std_logic;
SIGNAL \ALU|Mux20~0_combout\ : std_logic;
SIGNAL \IO_IN[12]~input_o\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a12~portadataout\ : std_logic;
SIGNAL \tri1[12]~52_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|F[12]~12_combout\ : std_logic;
SIGNAL \inst4|g2:30:buffersB|F[12]~2_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[12]~231_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[12]~232_combout\ : std_logic;
SIGNAL \inst4|g2:26:buffersB|F[12]~2_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[12]~233_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[12]~234_combout\ : std_logic;
SIGNAL \inst4|g2:25:buffersB|F[12]~2_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[12]~235_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[12]~236_combout\ : std_logic;
SIGNAL \inst4|g2:7:buffersB|F[12]~2_combout\ : std_logic;
SIGNAL \inst4|g2:3:buffersB|F[12]~2_combout\ : std_logic;
SIGNAL \inst4|g2:5:buffersB|F[12]~2_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[12]~237_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[12]~238_combout\ : std_logic;
SIGNAL \inst4|g2:18:buffersB|F[12]~2_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[12]~239_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[12]~240_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[12]~241_combout\ : std_logic;
SIGNAL \selector|Mux19~0_combout\ : std_logic;
SIGNAL \ALU|Add0~106\ : std_logic;
SIGNAL \ALU|Add0~109_sumout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[13]~487_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[13]~488_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[13]~489_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[13]~490_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[13]~491_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[13]~492_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[13]~493_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[13]~494_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[13]~495_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[13]~496_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[13]~497_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[13]~498_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[13]~499_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[13]~500_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[13]~501_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[13]~502_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[13]~503_combout\ : std_logic;
SIGNAL \ALU|Add1~106\ : std_logic;
SIGNAL \ALU|Add1~109_sumout\ : std_logic;
SIGNAL \ALU|Mux19~0_combout\ : std_logic;
SIGNAL \IO_IN[13]~input_o\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a13~portadataout\ : std_logic;
SIGNAL \tri1[13]~51_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|F[13]~11_combout\ : std_logic;
SIGNAL \inst4|g2:30:buffersB|F[13]~1_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[13]~220_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[13]~221_combout\ : std_logic;
SIGNAL \inst4|g2:26:buffersB|F[13]~1_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[13]~222_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[13]~223_combout\ : std_logic;
SIGNAL \inst4|g2:25:buffersB|F[13]~1_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[13]~224_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[13]~225_combout\ : std_logic;
SIGNAL \inst4|g2:7:buffersB|F[13]~1_combout\ : std_logic;
SIGNAL \inst4|g2:3:buffersB|F[13]~1_combout\ : std_logic;
SIGNAL \inst4|g2:5:buffersB|F[13]~1_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[13]~226_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[13]~227_combout\ : std_logic;
SIGNAL \inst4|g2:18:buffersB|F[13]~1_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[13]~228_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[13]~229_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[13]~230_combout\ : std_logic;
SIGNAL \selector|Mux18~0_combout\ : std_logic;
SIGNAL \ALU|Add0~110\ : std_logic;
SIGNAL \ALU|Add0~121_sumout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[14]~537_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[14]~538_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[14]~539_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[14]~540_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[14]~541_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[14]~542_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[14]~543_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[14]~544_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[14]~545_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[14]~546_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[14]~547_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[14]~548_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[14]~549_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[14]~550_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[14]~551_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[14]~552_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[14]~553_combout\ : std_logic;
SIGNAL \ALU|Add1~110\ : std_logic;
SIGNAL \ALU|Add1~121_sumout\ : std_logic;
SIGNAL \ALU|Mux18~0_combout\ : std_logic;
SIGNAL \IO_IN[14]~input_o\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a14~portadataout\ : std_logic;
SIGNAL \tri1[14]~50_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|F[14]~10_combout\ : std_logic;
SIGNAL \inst4|g2:30:buffersB|F[14]~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[14]~209_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[14]~210_combout\ : std_logic;
SIGNAL \inst4|g2:26:buffersB|F[14]~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[14]~211_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[14]~212_combout\ : std_logic;
SIGNAL \inst4|g2:25:buffersB|F[14]~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[14]~213_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[14]~214_combout\ : std_logic;
SIGNAL \inst4|g2:7:buffersB|F[14]~0_combout\ : std_logic;
SIGNAL \inst4|g2:3:buffersB|F[14]~0_combout\ : std_logic;
SIGNAL \inst4|g2:5:buffersB|F[14]~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[14]~215_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[14]~216_combout\ : std_logic;
SIGNAL \inst4|g2:18:buffersB|F[14]~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[14]~217_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[14]~218_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[14]~219_combout\ : std_logic;
SIGNAL \selector|Mux17~0_combout\ : std_logic;
SIGNAL \ALU|Add0~122\ : std_logic;
SIGNAL \ALU|Add0~125_sumout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[15]~554_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[15]~555_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[15]~556_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[15]~557_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[15]~558_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[15]~559_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[15]~560_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[15]~561_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[15]~562_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[15]~563_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[15]~564_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[15]~565_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[15]~566_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[15]~567_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[15]~568_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[15]~569_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[15]~570_combout\ : std_logic;
SIGNAL \ALU|Add1~122\ : std_logic;
SIGNAL \ALU|Add1~125_sumout\ : std_logic;
SIGNAL \ALU|Mux17~0_combout\ : std_logic;
SIGNAL \IO_IN[15]~input_o\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a15~portadataout\ : std_logic;
SIGNAL \tri1[15]~49_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|F[15]~9_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[15]~380_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[15]~381_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[15]~203_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[15]~378_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[15]~379_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[15]~204_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[15]~376_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[15]~377_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[15]~205_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[15]~372_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[15]~373_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[15]~206_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[15]~374_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[15]~375_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[15]~207_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[15]~208_combout\ : std_logic;
SIGNAL \selector|Mux16~0_combout\ : std_logic;
SIGNAL \ALU|Add0~126\ : std_logic;
SIGNAL \ALU|Add0~25_sumout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[16]~134_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[16]~135_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[16]~136_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[16]~137_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[16]~138_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[16]~139_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[16]~140_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[16]~141_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[16]~142_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[16]~143_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[16]~144_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[16]~145_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[16]~146_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[16]~147_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[16]~148_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[16]~149_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[16]~150_combout\ : std_logic;
SIGNAL \ALU|Add1~126\ : std_logic;
SIGNAL \ALU|Add1~25_sumout\ : std_logic;
SIGNAL \ALU|Mux16~0_combout\ : std_logic;
SIGNAL \IO_IN[16]~input_o\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a16~portadataout\ : std_logic;
SIGNAL \tri1[16]~48_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|F[16]~8_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[16]~370_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[16]~371_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[16]~197_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[16]~368_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[16]~369_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[16]~198_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[16]~366_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[16]~367_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[16]~199_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[16]~362_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[16]~363_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[16]~200_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[16]~364_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[16]~365_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[16]~201_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[16]~202_combout\ : std_logic;
SIGNAL \selector|Mux15~0_combout\ : std_logic;
SIGNAL \ALU|Add0~26\ : std_logic;
SIGNAL \ALU|Add0~29_sumout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[17]~151_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[17]~152_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[17]~153_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[17]~154_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[17]~155_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[17]~156_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[17]~157_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[17]~158_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[17]~159_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[17]~160_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[17]~161_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[17]~162_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[17]~163_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[17]~164_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[17]~165_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[17]~166_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[17]~167_combout\ : std_logic;
SIGNAL \ALU|Add1~26\ : std_logic;
SIGNAL \ALU|Add1~29_sumout\ : std_logic;
SIGNAL \ALU|Mux15~0_combout\ : std_logic;
SIGNAL \IO_IN[17]~input_o\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a17~portadataout\ : std_logic;
SIGNAL \tri1[17]~47_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|F[17]~7_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[17]~360_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[17]~361_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[17]~191_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[17]~358_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[17]~359_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[17]~192_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[17]~356_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[17]~357_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[17]~193_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[17]~352_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[17]~353_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[17]~194_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[17]~354_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[17]~355_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[17]~195_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[17]~196_combout\ : std_logic;
SIGNAL \selector|Mux14~0_combout\ : std_logic;
SIGNAL \ALU|Add0~30\ : std_logic;
SIGNAL \ALU|Add0~49_sumout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[18]~236_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[18]~237_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[18]~238_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[18]~239_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[18]~240_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[18]~241_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[18]~242_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[18]~243_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[18]~244_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[18]~245_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[18]~246_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[18]~247_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[18]~248_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[18]~249_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[18]~250_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[18]~251_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[18]~252_combout\ : std_logic;
SIGNAL \ALU|Add1~30\ : std_logic;
SIGNAL \ALU|Add1~49_sumout\ : std_logic;
SIGNAL \ALU|Mux14~0_combout\ : std_logic;
SIGNAL \IO_IN[18]~input_o\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a18~portadataout\ : std_logic;
SIGNAL \tri1[18]~46_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|F[18]~6_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[18]~432_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[18]~433_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[18]~185_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[18]~430_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[18]~431_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[18]~186_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[18]~428_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[18]~429_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[18]~187_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[18]~424_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[18]~425_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[18]~188_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[18]~426_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[18]~427_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[18]~189_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[18]~190_combout\ : std_logic;
SIGNAL \selector|Mux13~0_combout\ : std_logic;
SIGNAL \ALU|Add0~50\ : std_logic;
SIGNAL \ALU|Add0~37_sumout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[19]~185_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[19]~186_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[19]~187_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[19]~188_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[19]~189_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[19]~190_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[19]~191_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[19]~192_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[19]~193_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[19]~194_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[19]~195_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[19]~196_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[19]~197_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[19]~198_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[19]~199_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[19]~200_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[19]~201_combout\ : std_logic;
SIGNAL \ALU|Add1~50\ : std_logic;
SIGNAL \ALU|Add1~37_sumout\ : std_logic;
SIGNAL \ALU|Mux13~0_combout\ : std_logic;
SIGNAL \IO_IN[19]~input_o\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a19~portadataout\ : std_logic;
SIGNAL \tri1[19]~45_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|F[19]~5_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[19]~422_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[19]~423_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[19]~179_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[19]~420_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[19]~421_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[19]~180_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[19]~418_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[19]~419_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[19]~181_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[19]~414_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[19]~415_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[19]~182_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[19]~416_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[19]~417_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[19]~183_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[19]~184_combout\ : std_logic;
SIGNAL \selector|Mux12~0_combout\ : std_logic;
SIGNAL \ALU|Add0~38\ : std_logic;
SIGNAL \ALU|Add0~61_sumout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[20]~287_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[20]~288_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[20]~289_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[20]~290_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[20]~291_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[20]~292_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[20]~293_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[20]~294_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[20]~295_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[20]~296_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[20]~297_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[20]~298_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[20]~299_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[20]~300_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[20]~301_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[20]~302_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[20]~303_combout\ : std_logic;
SIGNAL \ALU|Add1~38\ : std_logic;
SIGNAL \ALU|Add1~61_sumout\ : std_logic;
SIGNAL \ALU|Mux12~0_combout\ : std_logic;
SIGNAL \ALU|Mux12~1_combout\ : std_logic;
SIGNAL \IO_IN[20]~input_o\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a20~portadataout\ : std_logic;
SIGNAL \tri1[20]~44_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|F[20]~4_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[20]~446_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[20]~447_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[20]~173_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[20]~444_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[20]~445_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[20]~174_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[20]~442_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[20]~443_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[20]~175_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[20]~438_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[20]~439_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[20]~176_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[20]~440_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[20]~441_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[20]~177_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[20]~178_combout\ : std_logic;
SIGNAL \selector|Mux11~0_combout\ : std_logic;
SIGNAL \ALU|Add0~62\ : std_logic;
SIGNAL \ALU|Add0~53_sumout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[21]~253_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[21]~254_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[21]~255_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[21]~256_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[21]~257_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[21]~258_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[21]~259_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[21]~260_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[21]~261_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[21]~262_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[21]~263_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[21]~264_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[21]~265_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[21]~266_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[21]~267_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[21]~268_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[21]~269_combout\ : std_logic;
SIGNAL \ALU|Add1~62\ : std_logic;
SIGNAL \ALU|Add1~53_sumout\ : std_logic;
SIGNAL \ALU|Mux11~0_combout\ : std_logic;
SIGNAL \IO_IN[21]~input_o\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a21~portadataout\ : std_logic;
SIGNAL \tri1[21]~43_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|F[21]~3_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[21]~456_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[21]~457_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[21]~167_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[21]~454_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[21]~455_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[21]~168_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[21]~452_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[21]~453_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[21]~169_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[21]~448_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[21]~449_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[21]~170_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[21]~450_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[21]~451_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[21]~171_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[21]~172_combout\ : std_logic;
SIGNAL \selector|Mux10~0_combout\ : std_logic;
SIGNAL \ALU|Add0~54\ : std_logic;
SIGNAL \ALU|Add0~81_sumout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[22]~370_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[22]~371_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[22]~372_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[22]~373_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[22]~374_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[22]~375_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[22]~376_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[22]~377_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[22]~378_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[22]~379_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[22]~380_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[22]~381_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[22]~382_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[22]~383_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[22]~384_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[22]~385_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[22]~386_combout\ : std_logic;
SIGNAL \ALU|Add1~54\ : std_logic;
SIGNAL \ALU|Add1~81_sumout\ : std_logic;
SIGNAL \ALU|Mux10~0_combout\ : std_logic;
SIGNAL \IO_IN[22]~input_o\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a22~portadataout\ : std_logic;
SIGNAL \tri1[22]~42_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|F[22]~2_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[22]~151_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[22]~152_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[22]~153_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[22]~154_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[22]~155_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[22]~156_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[22]~157_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[22]~158_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[22]~159_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[22]~160_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[22]~161_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[22]~162_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[22]~163_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[22]~164_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[22]~165_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[22]~166_combout\ : std_logic;
SIGNAL \selector|Mux9~0_combout\ : std_logic;
SIGNAL \ALU|Add0~82\ : std_logic;
SIGNAL \ALU|Add0~85_sumout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[23]~387_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[23]~388_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[23]~389_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[23]~390_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[23]~391_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[23]~392_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[23]~393_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[23]~394_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[23]~395_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[23]~396_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[23]~397_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[23]~398_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[23]~399_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[23]~400_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[23]~401_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[23]~402_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[23]~403_combout\ : std_logic;
SIGNAL \ALU|Add1~82\ : std_logic;
SIGNAL \ALU|Add1~85_sumout\ : std_logic;
SIGNAL \ALU|Mux9~0_combout\ : std_logic;
SIGNAL \IO_IN[23]~input_o\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a23~portadataout\ : std_logic;
SIGNAL \tri1[23]~41_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|F[23]~1_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[23]~135_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[23]~136_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[23]~137_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[23]~138_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[23]~139_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[23]~140_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[23]~141_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[23]~142_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[23]~143_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[23]~144_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[23]~145_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[23]~146_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[23]~147_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[23]~148_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[23]~149_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[23]~150_combout\ : std_logic;
SIGNAL \selector|Mux8~0_combout\ : std_logic;
SIGNAL \ALU|Add0~86\ : std_logic;
SIGNAL \ALU|Add0~89_sumout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[24]~404_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[24]~405_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[24]~406_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[24]~407_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[24]~408_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[24]~409_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[24]~410_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[24]~411_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[24]~412_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[24]~413_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[24]~414_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[24]~415_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[24]~416_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[24]~417_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[24]~418_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[24]~419_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[24]~420_combout\ : std_logic;
SIGNAL \ALU|Add1~86\ : std_logic;
SIGNAL \ALU|Add1~89_sumout\ : std_logic;
SIGNAL \ALU|Mux8~0_combout\ : std_logic;
SIGNAL \IO_IN[24]~input_o\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a24~portadataout\ : std_logic;
SIGNAL \tri1[24]~40_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|F[24]~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[24]~119_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[24]~120_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[24]~121_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[24]~122_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[24]~123_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[24]~124_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[24]~125_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[24]~126_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[24]~127_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[24]~128_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[24]~129_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[24]~130_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[24]~131_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[24]~132_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[24]~133_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[24]~134_combout\ : std_logic;
SIGNAL \selector|Mux7~0_combout\ : std_logic;
SIGNAL \ALU|Add0~90\ : std_logic;
SIGNAL \ALU|Add0~93_sumout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[25]~421_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[25]~422_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[25]~423_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[25]~424_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[25]~425_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[25]~426_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[25]~427_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[25]~428_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[25]~429_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[25]~430_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[25]~431_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[25]~432_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[25]~433_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[25]~434_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[25]~435_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[25]~436_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[25]~437_combout\ : std_logic;
SIGNAL \ALU|Add1~90\ : std_logic;
SIGNAL \ALU|Add1~93_sumout\ : std_logic;
SIGNAL \ALU|Mux7~0_combout\ : std_logic;
SIGNAL \IO_IN[25]~input_o\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a25~portadataout\ : std_logic;
SIGNAL \tri1[25]~39_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[25]~110_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[25]~111_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[25]~112_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[25]~396_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[25]~397_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[25]~113_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[25]~394_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[25]~395_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[25]~114_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[25]~390_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[25]~391_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[25]~115_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[25]~392_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[25]~393_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[25]~116_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[25]~117_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[25]~118_combout\ : std_logic;
SIGNAL \selector|Mux6~0_combout\ : std_logic;
SIGNAL \ALU|Add0~94\ : std_logic;
SIGNAL \ALU|Add0~9_sumout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[26]~66_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[26]~67_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[26]~68_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[26]~69_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[26]~70_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[26]~71_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[26]~72_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[26]~73_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[26]~74_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[26]~75_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[26]~76_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[26]~77_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[26]~78_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[26]~79_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[26]~80_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[26]~81_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[26]~82_combout\ : std_logic;
SIGNAL \ALU|Add1~94\ : std_logic;
SIGNAL \ALU|Add1~9_sumout\ : std_logic;
SIGNAL \ALU|Mux6~0_combout\ : std_logic;
SIGNAL \IO_IN[26]~input_o\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a26~portadataout\ : std_logic;
SIGNAL \tri1[26]~38_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[26]~101_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[26]~102_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[26]~103_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[26]~388_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[26]~389_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[26]~104_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[26]~386_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[26]~387_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[26]~105_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[26]~382_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[26]~383_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[26]~106_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[26]~384_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[26]~385_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[26]~107_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[26]~108_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[26]~109_combout\ : std_logic;
SIGNAL \selector|Mux5~0_combout\ : std_logic;
SIGNAL \ALU|Add0~10\ : std_logic;
SIGNAL \ALU|Add0~13_sumout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[27]~83_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[27]~84_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[27]~85_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[27]~86_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[27]~87_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[27]~88_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[27]~89_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[27]~90_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[27]~91_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[27]~92_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[27]~93_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[27]~94_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[27]~95_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[27]~96_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[27]~97_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[27]~98_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[27]~99_combout\ : std_logic;
SIGNAL \ALU|Add1~10\ : std_logic;
SIGNAL \ALU|Add1~13_sumout\ : std_logic;
SIGNAL \ALU|Mux5~0_combout\ : std_logic;
SIGNAL \IO_IN[27]~input_o\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a27~portadataout\ : std_logic;
SIGNAL \tri1[27]~37_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[27]~92_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[27]~93_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[27]~94_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[27]~404_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[27]~405_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[27]~95_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[27]~402_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[27]~403_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[27]~96_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[27]~398_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[27]~399_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[27]~97_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[27]~400_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[27]~401_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[27]~98_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[27]~99_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[27]~100_combout\ : std_logic;
SIGNAL \selector|Mux4~0_combout\ : std_logic;
SIGNAL \ALU|Add0~14\ : std_logic;
SIGNAL \ALU|Add0~33_sumout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[28]~168_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[28]~169_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[28]~170_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[28]~171_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[28]~172_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[28]~173_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[28]~174_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[28]~175_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[28]~176_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[28]~177_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[28]~178_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[28]~179_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[28]~180_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[28]~181_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[28]~182_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[28]~183_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[28]~184_combout\ : std_logic;
SIGNAL \ALU|Add1~14\ : std_logic;
SIGNAL \ALU|Add1~33_sumout\ : std_logic;
SIGNAL \ALU|Mux4~0_combout\ : std_logic;
SIGNAL \IO_IN[28]~input_o\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a28~portadataout\ : std_logic;
SIGNAL \tri1[28]~36_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[28]~83_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[28]~84_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[28]~85_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[28]~412_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[28]~413_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[28]~86_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[28]~410_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[28]~411_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[28]~87_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[28]~406_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[28]~407_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[28]~88_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[28]~408_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[28]~409_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[28]~89_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[28]~90_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[28]~91_combout\ : std_logic;
SIGNAL \selector|Mux3~0_combout\ : std_logic;
SIGNAL \ALU|Add0~34\ : std_logic;
SIGNAL \ALU|Add0~1_sumout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[29]~32_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[29]~33_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[29]~34_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[29]~35_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[29]~36_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[29]~37_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[29]~38_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[29]~39_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[29]~40_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[29]~41_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[29]~42_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[29]~43_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[29]~44_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[29]~45_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[29]~46_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[29]~47_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[29]~48_combout\ : std_logic;
SIGNAL \ALU|Add1~34\ : std_logic;
SIGNAL \ALU|Add1~1_sumout\ : std_logic;
SIGNAL \ALU|Mux3~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[31]~32_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[31]~33_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[31]~34_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[31]~35_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[31]~36_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[31]~37_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[31]~38_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[31]~39_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[31]~40_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[31]~41_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[31]~42_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[31]~43_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[31]~44_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[31]~45_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[31]~46_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[31]~47_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[31]~48_combout\ : std_logic;
SIGNAL \selector|Mux0~0_combout\ : std_logic;
SIGNAL \ALU|Add0~2\ : std_logic;
SIGNAL \ALU|Add0~57_sumout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[30]~270_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[30]~271_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[30]~272_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[30]~273_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[30]~274_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[30]~275_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[30]~276_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[30]~277_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[30]~278_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[30]~279_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[30]~280_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[30]~281_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[30]~282_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[30]~283_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[30]~284_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[30]~285_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[30]~286_combout\ : std_logic;
SIGNAL \ALU|Add1~2\ : std_logic;
SIGNAL \ALU|Add1~57_sumout\ : std_logic;
SIGNAL \ALU|Mux2~0_combout\ : std_logic;
SIGNAL \ALU|Mux2~1_combout\ : std_logic;
SIGNAL \IO_IN[30]~input_o\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a30~portadataout\ : std_logic;
SIGNAL \tri1[30]~34_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[30]~49_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[30]~50_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[30]~51_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[30]~52_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[30]~53_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[30]~54_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[30]~55_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[30]~56_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[30]~57_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[30]~58_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[30]~59_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[30]~60_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[30]~61_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[30]~62_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[30]~63_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[30]~64_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[30]~65_combout\ : std_logic;
SIGNAL \selector|Mux1~0_combout\ : std_logic;
SIGNAL \ALU|Add0~58\ : std_logic;
SIGNAL \ALU|Add0~5_sumout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[31]~49_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[31]~50_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[31]~51_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[31]~52_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[31]~53_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[31]~54_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[31]~55_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[31]~56_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[31]~57_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[31]~58_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[31]~59_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[31]~60_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[31]~61_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[31]~62_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[31]~63_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[31]~64_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[31]~65_combout\ : std_logic;
SIGNAL \ALU|Add1~58\ : std_logic;
SIGNAL \ALU|Add1~5_sumout\ : std_logic;
SIGNAL \ALU|Mux1~0_combout\ : std_logic;
SIGNAL \ALU|Equal1~0_combout\ : std_logic;
SIGNAL \ALU|Equal1~1_combout\ : std_logic;
SIGNAL \ALU|Equal1~2_combout\ : std_logic;
SIGNAL \ALU|Equal1~3_combout\ : std_logic;
SIGNAL \ALU|Equal1~4_combout\ : std_logic;
SIGNAL \ALU|Equal1~10_combout\ : std_logic;
SIGNAL \ALU|Equal1~5_combout\ : std_logic;
SIGNAL \ALU|Equal1~9_combout\ : std_logic;
SIGNAL \ALU|Equal1~6_combout\ : std_logic;
SIGNAL \ALU|Equal1~7_combout\ : std_logic;
SIGNAL \ALU|Equal1~8_combout\ : std_logic;
SIGNAL \ALU|V~0_combout\ : std_logic;
SIGNAL \ALU|Add1~6\ : std_logic;
SIGNAL \ALU|Add1~129_sumout\ : std_logic;
SIGNAL \ALU|Mux0~0_combout\ : std_logic;
SIGNAL \mux4to1|$00001|auto_generated|l2_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst9~0_combout\ : std_logic;
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a8~portadataout\ : std_logic;
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a7~portadataout\ : std_logic;
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a6~portadataout\ : std_logic;
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a5~portadataout\ : std_logic;
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a3~portadataout\ : std_logic;
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a1~portadataout\ : std_logic;
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a30~portadataout\ : std_logic;
SIGNAL \UC|current_state~7_combout\ : std_logic;
SIGNAL \UC|current_state.FETCH~q\ : std_logic;
SIGNAL \UC|IR_Ld~0_combout\ : std_logic;
SIGNAL \UC|IR_Ld~q\ : std_logic;
SIGNAL \inst13|Add0~125_sumout\ : std_logic;
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a31~portadataout\ : std_logic;
SIGNAL \UC|ALU_2_DBus~0_combout\ : std_logic;
SIGNAL \UC|ALU_2_DBus~q\ : std_logic;
SIGNAL \IO_IN[31]~input_o\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a31~portadataout\ : std_logic;
SIGNAL \tri1[31]~32_combout\ : std_logic;
SIGNAL \tri1[31]~33_combout\ : std_logic;
SIGNAL \UC|Reg_2_IO~0_combout\ : std_logic;
SIGNAL \UC|Reg_2_IO~q\ : std_logic;
SIGNAL \inst13|Add0~90\ : std_logic;
SIGNAL \inst13|Add0~85_sumout\ : std_logic;
SIGNAL \inst13|Add0~86\ : std_logic;
SIGNAL \inst13|Add0~81_sumout\ : std_logic;
SIGNAL \inst13|Add0~82\ : std_logic;
SIGNAL \inst13|Add0~77_sumout\ : std_logic;
SIGNAL \inst13|Add0~78\ : std_logic;
SIGNAL \inst13|Add0~73_sumout\ : std_logic;
SIGNAL \inst13|Add0~74\ : std_logic;
SIGNAL \inst13|Add0~69_sumout\ : std_logic;
SIGNAL \inst13|Add0~70\ : std_logic;
SIGNAL \inst13|Add0~65_sumout\ : std_logic;
SIGNAL \inst13|Add0~66\ : std_logic;
SIGNAL \inst13|Add0~61_sumout\ : std_logic;
SIGNAL \inst13|Add0~62\ : std_logic;
SIGNAL \inst13|Add0~57_sumout\ : std_logic;
SIGNAL \inst13|Add0~58\ : std_logic;
SIGNAL \inst13|Add0~53_sumout\ : std_logic;
SIGNAL \inst13|Add0~54\ : std_logic;
SIGNAL \inst13|Add0~49_sumout\ : std_logic;
SIGNAL \inst13|Add0~50\ : std_logic;
SIGNAL \inst13|Add0~45_sumout\ : std_logic;
SIGNAL \inst13|Add0~46\ : std_logic;
SIGNAL \inst13|Add0~41_sumout\ : std_logic;
SIGNAL \inst13|Add0~42\ : std_logic;
SIGNAL \inst13|Add0~37_sumout\ : std_logic;
SIGNAL \inst13|Add0~38\ : std_logic;
SIGNAL \inst13|Add0~33_sumout\ : std_logic;
SIGNAL \inst13|Add0~34\ : std_logic;
SIGNAL \inst13|Add0~29_sumout\ : std_logic;
SIGNAL \inst13|Add0~30\ : std_logic;
SIGNAL \inst13|Add0~25_sumout\ : std_logic;
SIGNAL \inst13|Add0~26\ : std_logic;
SIGNAL \inst13|Add0~21_sumout\ : std_logic;
SIGNAL \inst13|DATA_OUT~5_combout\ : std_logic;
SIGNAL \inst13|Add0~22\ : std_logic;
SIGNAL \inst13|Add0~17_sumout\ : std_logic;
SIGNAL \inst13|DATA_OUT~4_combout\ : std_logic;
SIGNAL \inst13|Add0~18\ : std_logic;
SIGNAL \inst13|Add0~13_sumout\ : std_logic;
SIGNAL \inst13|DATA_OUT~3_combout\ : std_logic;
SIGNAL \inst13|Add0~14\ : std_logic;
SIGNAL \inst13|Add0~9_sumout\ : std_logic;
SIGNAL \inst13|DATA_OUT~2_combout\ : std_logic;
SIGNAL \inst13|Add0~10\ : std_logic;
SIGNAL \inst13|Add0~5_sumout\ : std_logic;
SIGNAL \inst13|DATA_OUT~1_combout\ : std_logic;
SIGNAL \inst13|Add0~6\ : std_logic;
SIGNAL \inst13|Add0~1_sumout\ : std_logic;
SIGNAL \inst13|DATA_OUT~0_combout\ : std_logic;
SIGNAL \inst4|g1:15:regs|dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst13|DATA_OUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:31:regs|dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:29:regs|dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \IR|dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \Status|dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:30:regs|dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:27:regs|dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:10:regs|dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:14:regs|dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:26:regs|dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:19:regs|dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:21:regs|dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:13:regs|dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:9:regs|dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:11:regs|dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:25:regs|dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:24:regs|dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:28:regs|dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:20:regs|dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:8:regs|dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:12:regs|dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:7:regs|dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:3:regs|dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:5:regs|dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:4:regs|dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:2:regs|dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:1:regs|dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:18:regs|dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:16:regs|dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:17:regs|dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:23:regs|dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:6:regs|dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:22:regs|dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:24:regs|ALT_INV_dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:25:regs|ALT_INV_dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[11]~309_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[11]~308_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[11]~307_combout\ : std_logic;
SIGNAL \inst4|g1:11:regs|ALT_INV_dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:9:regs|ALT_INV_dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:13:regs|ALT_INV_dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:21:regs|ALT_INV_dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:19:regs|ALT_INV_dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:26:regs|ALT_INV_dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[11]~306_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[11]~305_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[11]~304_combout\ : std_logic;
SIGNAL \inst4|g1:14:regs|ALT_INV_dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:10:regs|ALT_INV_dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:15:regs|ALT_INV_dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:27:regs|ALT_INV_dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:29:regs|ALT_INV_dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:30:regs|ALT_INV_dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:31:regs|ALT_INV_dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ALU|ALT_INV_Mux12~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[20]~303_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[20]~302_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[20]~301_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[20]~300_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[20]~299_combout\ : std_logic;
SIGNAL \inst4|g1:22:regs|ALT_INV_dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:6:regs|ALT_INV_dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:23:regs|ALT_INV_dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:17:regs|ALT_INV_dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:16:regs|ALT_INV_dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:18:regs|ALT_INV_dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[20]~298_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[20]~297_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[20]~296_combout\ : std_logic;
SIGNAL \inst4|g1:1:regs|ALT_INV_dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:2:regs|ALT_INV_dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:4:regs|ALT_INV_dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:5:regs|ALT_INV_dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:3:regs|ALT_INV_dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:7:regs|ALT_INV_dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[20]~295_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[20]~294_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[20]~293_combout\ : std_logic;
SIGNAL \inst4|g1:12:regs|ALT_INV_dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:8:regs|ALT_INV_dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:20:regs|ALT_INV_dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:28:regs|ALT_INV_dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[20]~292_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[20]~291_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[20]~290_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[20]~289_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[20]~288_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[20]~287_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[30]~286_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[30]~285_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[30]~284_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[30]~283_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[30]~282_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[30]~281_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[30]~280_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[30]~279_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[30]~278_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[30]~277_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[30]~276_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[30]~275_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[30]~274_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[30]~273_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[30]~272_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[30]~271_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[30]~270_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux11~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[21]~269_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[21]~268_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[21]~267_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[21]~266_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[21]~265_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[21]~264_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[21]~263_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[21]~262_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[21]~261_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[21]~260_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[21]~259_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[21]~258_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[21]~257_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[21]~256_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[21]~255_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[21]~254_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[21]~253_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Equal1~1_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux14~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[18]~252_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[18]~251_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[18]~250_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[18]~249_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[18]~248_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[18]~247_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[18]~246_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[18]~245_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[18]~244_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[18]~243_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[18]~242_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[18]~241_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[18]~240_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[18]~239_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[18]~238_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[18]~237_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[18]~236_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux24~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[8]~235_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[8]~234_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[8]~233_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[8]~232_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[8]~231_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[8]~230_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[8]~229_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[8]~228_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[8]~227_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[8]~226_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[8]~225_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[8]~224_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[8]~223_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[8]~222_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[8]~221_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[8]~220_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[8]~219_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux23~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[9]~218_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[9]~217_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[9]~216_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[9]~215_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[9]~214_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[9]~213_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[9]~212_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[9]~211_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[9]~210_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[9]~209_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[9]~208_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[9]~207_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[9]~206_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[9]~205_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[9]~204_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[9]~203_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[9]~202_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux13~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[19]~201_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[19]~200_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[19]~199_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[19]~198_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[19]~197_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[19]~196_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[19]~195_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[19]~194_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[19]~193_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[19]~192_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[19]~191_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[19]~190_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[19]~189_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[19]~188_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[19]~187_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[19]~186_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[19]~185_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[28]~184_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[28]~183_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[28]~182_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[28]~181_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[28]~180_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[28]~179_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[28]~178_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[28]~177_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[28]~176_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[28]~175_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[28]~174_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[28]~173_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[28]~172_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[28]~171_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[28]~170_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[28]~169_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[28]~168_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux15~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[17]~167_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[17]~166_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[17]~165_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[17]~164_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[17]~163_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[17]~162_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[17]~161_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[17]~160_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[17]~159_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[17]~158_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[17]~157_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[17]~156_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[17]~155_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[17]~154_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[17]~153_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[17]~152_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[17]~151_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux16~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[16]~150_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[16]~149_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[16]~148_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[16]~147_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[16]~146_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[16]~145_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[16]~144_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[16]~143_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[16]~142_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[16]~141_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[16]~140_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[16]~139_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[16]~138_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[16]~137_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[16]~136_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[16]~135_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[16]~134_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux26~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[6]~133_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[6]~132_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[6]~131_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[6]~130_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[6]~129_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[6]~128_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[6]~127_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[6]~126_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[6]~125_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[6]~124_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[6]~123_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[6]~122_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[6]~121_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[6]~120_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[6]~119_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[6]~118_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[6]~117_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux25~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[7]~116_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[7]~115_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[7]~114_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[7]~113_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[7]~112_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[7]~111_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[7]~110_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[7]~109_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[7]~108_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[7]~107_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[7]~106_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[7]~105_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[7]~104_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[7]~103_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[7]~102_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[7]~101_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[7]~100_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[27]~99_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[27]~98_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[27]~97_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[27]~96_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[27]~95_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[27]~94_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[27]~93_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[27]~92_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[27]~91_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[27]~90_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[27]~89_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[27]~88_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[27]~87_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[27]~86_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[27]~85_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[27]~84_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[27]~83_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[26]~82_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[26]~81_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[26]~80_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[26]~79_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[26]~78_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[26]~77_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[26]~76_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[26]~75_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[26]~74_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[26]~73_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[26]~72_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[26]~71_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[26]~70_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[26]~69_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[26]~68_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[26]~67_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[26]~66_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[31]~65_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[31]~64_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[31]~63_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[31]~62_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[31]~61_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[31]~60_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[31]~59_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[31]~58_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[31]~57_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[31]~56_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[31]~55_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[31]~54_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[31]~53_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[31]~52_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[31]~51_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[31]~50_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[31]~49_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[29]~48_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[29]~47_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[29]~46_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[29]~45_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[29]~44_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|ALT_INV_Mux31~31_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|ALT_INV_Mux31~30_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|ALT_INV_Mux31~29_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|ALT_INV_Mux31~28_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|ALT_INV_Mux31~27_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|ALT_INV_Mux31~26_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[29]~43_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[29]~42_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[29]~41_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|ALT_INV_Mux31~25_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|ALT_INV_Mux31~24_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|ALT_INV_Mux31~23_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|ALT_INV_Mux31~22_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|ALT_INV_Mux31~21_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|ALT_INV_Mux31~20_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|ALT_INV_Mux31~19_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[29]~40_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[29]~39_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[29]~38_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|ALT_INV_Mux31~18_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|ALT_INV_Mux31~17_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|ALT_INV_Mux31~16_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|ALT_INV_Mux31~15_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|ALT_INV_Mux31~14_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|ALT_INV_Mux31~13_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[29]~37_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[29]~36_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[29]~35_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|ALT_INV_Mux31~12_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|ALT_INV_Mux31~11_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|ALT_INV_Mux31~10_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|ALT_INV_Mux31~9_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|ALT_INV_Mux31~8_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|ALT_INV_Mux31~7_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[29]~34_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[29]~33_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[29]~32_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|ALT_INV_Mux31~6_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|ALT_INV_Mux31~5_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|ALT_INV_Mux31~4_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|ALT_INV_Mux31~3_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|ALT_INV_Mux31~2_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|ALT_INV_Mux31~1_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|ALT_INV_Mux31~0_combout\ : std_logic;
SIGNAL \UC|ALT_INV_current_state.EX~q\ : std_logic;
SIGNAL \inst13|ALT_INV_DATA_OUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \UC|ALT_INV_IO_2_Reg~q\ : std_logic;
SIGNAL \UC|ALT_INV_DM_Rd~q\ : std_logic;
SIGNAL \UC|ALT_INV_Reg_Wr~q\ : std_logic;
SIGNAL \UC|ALT_INV_ALU_2_DBus~q\ : std_logic;
SIGNAL \UC|ALT_INV_IR_Ld~q\ : std_logic;
SIGNAL \IR|ALT_INV_dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ALT_INV_inst9~0_combout\ : std_logic;
SIGNAL \mux4to1|$00001|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \Status|ALT_INV_dataout\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \UC|ALT_INV_PC_Ld_En~q\ : std_logic;
SIGNAL \inst13|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \inst13|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \inst13|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \inst13|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \inst13|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \inst13|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a0~portadataout\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a1~portadataout\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a2~portadataout\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a3~portadataout\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a4~portadataout\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a5~portadataout\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a6~portadataout\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a7~portadataout\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a8~portadataout\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a9~portadataout\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a10~portadataout\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a11~portadataout\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a12~portadataout\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a13~portadataout\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a14~portadataout\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a15~portadataout\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a16~portadataout\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a17~portadataout\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a18~portadataout\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a19~portadataout\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a20~portadataout\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a21~portadataout\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a22~portadataout\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a23~portadataout\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a24~portadataout\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a25~portadataout\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a26~portadataout\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a27~portadataout\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a28~portadataout\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a29~portadataout\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a30~portadataout\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a31~portadataout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~129_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~125_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~125_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~121_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~121_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~117_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~117_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~113_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~113_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~109_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~109_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~105_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~105_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~101_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~101_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~97_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~97_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~93_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~93_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~89_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~89_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~85_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~85_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~81_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~81_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~77_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~77_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~73_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~73_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~69_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~69_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~65_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~65_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~61_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~61_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~57_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~57_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~53_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~53_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~49_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~49_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~45_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~45_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~41_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~41_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~37_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~33_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~29_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~25_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~21_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[18]~187_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[18]~186_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[18]~185_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|ALT_INV_F[18]~6_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[19]~184_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[19]~183_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[19]~182_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[19]~181_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[19]~180_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[19]~179_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|ALT_INV_F[19]~5_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[20]~178_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[20]~177_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[20]~176_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[20]~175_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[20]~174_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[20]~173_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|ALT_INV_F[20]~4_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[21]~172_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[21]~171_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[21]~170_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[21]~169_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[21]~168_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[21]~167_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|ALT_INV_F[21]~3_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[22]~166_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[22]~165_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[22]~164_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[22]~163_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[22]~162_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[22]~161_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[22]~160_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[22]~159_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[22]~158_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[22]~157_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[22]~156_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[22]~155_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[22]~154_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[22]~153_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[22]~152_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[22]~151_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|ALT_INV_F[22]~2_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[23]~150_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[23]~149_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[23]~148_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[23]~147_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[23]~146_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[23]~145_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[23]~144_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[23]~143_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[23]~142_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[23]~141_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[23]~140_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[23]~139_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[23]~138_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[23]~137_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[23]~136_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[23]~135_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|ALT_INV_F[23]~1_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[24]~134_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[24]~133_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[24]~132_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[24]~131_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[24]~130_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[24]~129_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[24]~128_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[24]~127_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[24]~126_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[24]~125_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[24]~124_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[24]~123_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[24]~122_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[24]~121_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[24]~120_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[24]~119_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|ALT_INV_F[24]~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[25]~118_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[25]~117_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[25]~116_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[25]~115_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[25]~114_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[25]~113_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[25]~112_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[25]~111_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[25]~110_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[26]~109_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[26]~108_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[26]~107_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[26]~106_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[26]~105_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[26]~104_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[26]~103_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[26]~102_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[26]~101_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[27]~100_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[27]~99_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[27]~98_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[27]~97_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[27]~96_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[27]~95_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[27]~94_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[27]~93_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[27]~92_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[28]~91_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[28]~90_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[28]~89_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[28]~88_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[28]~87_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[28]~86_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[28]~85_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[28]~84_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[28]~83_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[29]~82_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[29]~81_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[29]~80_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[29]~79_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[29]~78_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[29]~77_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[29]~76_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[29]~75_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[29]~74_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[29]~73_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[29]~72_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[29]~71_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[29]~70_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[29]~69_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[29]~68_combout\ : std_logic;
SIGNAL \ALT_INV_IO_IN[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_IO_IN[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_IO_IN[2]~input_o\ : std_logic;
SIGNAL \ALT_INV_IO_IN[3]~input_o\ : std_logic;
SIGNAL \ALT_INV_IO_IN[4]~input_o\ : std_logic;
SIGNAL \ALT_INV_IO_IN[5]~input_o\ : std_logic;
SIGNAL \ALT_INV_IO_IN[6]~input_o\ : std_logic;
SIGNAL \ALT_INV_IO_IN[7]~input_o\ : std_logic;
SIGNAL \ALT_INV_IO_IN[8]~input_o\ : std_logic;
SIGNAL \ALT_INV_IO_IN[9]~input_o\ : std_logic;
SIGNAL \ALT_INV_IO_IN[10]~input_o\ : std_logic;
SIGNAL \ALT_INV_IO_IN[11]~input_o\ : std_logic;
SIGNAL \ALT_INV_IO_IN[12]~input_o\ : std_logic;
SIGNAL \ALT_INV_IO_IN[13]~input_o\ : std_logic;
SIGNAL \ALT_INV_IO_IN[14]~input_o\ : std_logic;
SIGNAL \ALT_INV_IO_IN[15]~input_o\ : std_logic;
SIGNAL \ALT_INV_IO_IN[16]~input_o\ : std_logic;
SIGNAL \ALT_INV_IO_IN[17]~input_o\ : std_logic;
SIGNAL \ALT_INV_IO_IN[18]~input_o\ : std_logic;
SIGNAL \ALT_INV_IO_IN[19]~input_o\ : std_logic;
SIGNAL \ALT_INV_IO_IN[20]~input_o\ : std_logic;
SIGNAL \ALT_INV_IO_IN[21]~input_o\ : std_logic;
SIGNAL \ALT_INV_IO_IN[22]~input_o\ : std_logic;
SIGNAL \ALT_INV_IO_IN[23]~input_o\ : std_logic;
SIGNAL \ALT_INV_IO_IN[24]~input_o\ : std_logic;
SIGNAL \ALT_INV_IO_IN[25]~input_o\ : std_logic;
SIGNAL \ALT_INV_IO_IN[26]~input_o\ : std_logic;
SIGNAL \ALT_INV_IO_IN[27]~input_o\ : std_logic;
SIGNAL \ALT_INV_IO_IN[28]~input_o\ : std_logic;
SIGNAL \ALT_INV_IO_IN[29]~input_o\ : std_logic;
SIGNAL \ALT_INV_IO_IN[30]~input_o\ : std_logic;
SIGNAL \ALT_INV_IO_IN[31]~input_o\ : std_logic;
SIGNAL \ALT_INV_reset~input_o\ : std_logic;
SIGNAL \ALT_INV_clock~input_o\ : std_logic;
SIGNAL \ALU|ALT_INV_Equal1~10_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[21]~457_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[21]~456_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[21]~455_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[21]~454_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[21]~453_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[21]~452_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[21]~451_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[21]~450_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[21]~449_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[21]~448_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[20]~447_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[20]~446_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[20]~445_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[20]~444_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[20]~443_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[20]~442_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[20]~441_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[20]~440_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[20]~439_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[20]~438_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Equal1~9_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[5]~437_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[5]~436_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[6]~435_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[6]~434_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[18]~433_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[18]~432_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[18]~431_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[18]~430_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[18]~429_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[18]~428_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[18]~427_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[18]~426_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[18]~425_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[18]~424_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[19]~423_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[19]~422_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[19]~421_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[19]~420_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[19]~419_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[19]~418_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[19]~417_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[19]~416_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[19]~415_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[19]~414_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[28]~413_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[28]~412_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[28]~411_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[28]~410_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[28]~409_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[28]~408_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[28]~407_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[28]~406_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[27]~405_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[27]~404_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[27]~403_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[27]~402_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[27]~401_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[27]~400_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[27]~399_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[27]~398_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[25]~397_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[25]~396_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[25]~395_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[25]~394_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[25]~393_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[25]~392_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[25]~391_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[25]~390_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[26]~389_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[26]~388_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[26]~387_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[26]~386_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[26]~385_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[26]~384_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[26]~383_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[26]~382_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[15]~381_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[15]~380_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[15]~379_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[15]~378_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[15]~377_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[15]~376_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[15]~375_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[15]~374_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[15]~373_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[15]~372_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[16]~371_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[16]~370_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[16]~369_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[16]~368_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[16]~367_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[16]~366_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[16]~365_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[16]~364_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[16]~363_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[16]~362_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[17]~361_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[17]~360_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[17]~359_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[17]~358_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[17]~357_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[17]~356_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[17]~355_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[17]~354_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[17]~353_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[17]~352_combout\ : std_logic;
SIGNAL \selector|ALT_INV_Mux16~0_combout\ : std_logic;
SIGNAL \selector|ALT_INV_Mux17~0_combout\ : std_logic;
SIGNAL \selector|ALT_INV_Mux27~0_combout\ : std_logic;
SIGNAL \selector|ALT_INV_Mux26~0_combout\ : std_logic;
SIGNAL \selector|ALT_INV_Mux18~0_combout\ : std_logic;
SIGNAL \selector|ALT_INV_Mux19~0_combout\ : std_logic;
SIGNAL \selector|ALT_INV_Mux29~0_combout\ : std_logic;
SIGNAL \selector|ALT_INV_Mux28~0_combout\ : std_logic;
SIGNAL \selector|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \selector|ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \selector|ALT_INV_Mux8~0_combout\ : std_logic;
SIGNAL \selector|ALT_INV_Mux9~0_combout\ : std_logic;
SIGNAL \selector|ALT_INV_Mux31~1_combout\ : std_logic;
SIGNAL \selector|ALT_INV_Mux30~0_combout\ : std_logic;
SIGNAL \selector|ALT_INV_Mux21~0_combout\ : std_logic;
SIGNAL \selector|ALT_INV_Mux20~0_combout\ : std_logic;
SIGNAL \selector|ALT_INV_Mux11~0_combout\ : std_logic;
SIGNAL \selector|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \selector|ALT_INV_Mux10~0_combout\ : std_logic;
SIGNAL \selector|ALT_INV_Mux13~0_combout\ : std_logic;
SIGNAL \selector|ALT_INV_Mux23~0_combout\ : std_logic;
SIGNAL \selector|ALT_INV_Mux22~0_combout\ : std_logic;
SIGNAL \selector|ALT_INV_Mux12~0_combout\ : std_logic;
SIGNAL \selector|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \selector|ALT_INV_Mux14~0_combout\ : std_logic;
SIGNAL \selector|ALT_INV_Mux15~0_combout\ : std_logic;
SIGNAL \selector|ALT_INV_Mux25~0_combout\ : std_logic;
SIGNAL \selector|ALT_INV_Mux24~0_combout\ : std_logic;
SIGNAL \selector|ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \selector|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \selector|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \selector|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \selector|ALT_INV_Mux31~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[0]~351_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[0]~350_combout\ : std_logic;
SIGNAL \inst4|g2:22:buffersB|ALT_INV_F[0]~4_combout\ : std_logic;
SIGNAL \inst4|g2:6:buffersB|ALT_INV_F[0]~4_combout\ : std_logic;
SIGNAL \inst4|g2:23:buffersB|ALT_INV_F[0]~4_combout\ : std_logic;
SIGNAL \inst4|g2:17:buffersB|ALT_INV_F[0]~4_combout\ : std_logic;
SIGNAL \inst4|g2:16:buffersB|ALT_INV_F[0]~4_combout\ : std_logic;
SIGNAL \inst4|g2:18:buffersB|ALT_INV_F[0]~14_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[0]~349_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[0]~348_combout\ : std_logic;
SIGNAL \inst4|g2:2:buffersB|ALT_INV_F[0]~4_combout\ : std_logic;
SIGNAL \inst4|g2:4:buffersB|ALT_INV_F[0]~4_combout\ : std_logic;
SIGNAL \inst4|g2:5:buffersB|ALT_INV_F[0]~12_combout\ : std_logic;
SIGNAL \inst4|g2:3:buffersB|ALT_INV_F[0]~12_combout\ : std_logic;
SIGNAL \inst4|g2:7:buffersB|ALT_INV_F[0]~12_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[0]~347_combout\ : std_logic;
SIGNAL \inst4|g2:12:buffersB|ALT_INV_F[0]~4_combout\ : std_logic;
SIGNAL \inst4|g2:8:buffersB|ALT_INV_F[0]~4_combout\ : std_logic;
SIGNAL \inst4|g2:20:buffersB|ALT_INV_F[0]~4_combout\ : std_logic;
SIGNAL \inst4|g2:28:buffersB|ALT_INV_F[0]~4_combout\ : std_logic;
SIGNAL \inst4|g2:24:buffersB|ALT_INV_F[0]~4_combout\ : std_logic;
SIGNAL \inst4|g2:25:buffersB|ALT_INV_F[0]~14_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[0]~346_combout\ : std_logic;
SIGNAL \inst4|g2:11:buffersB|ALT_INV_F[0]~4_combout\ : std_logic;
SIGNAL \inst4|g2:9:buffersB|ALT_INV_F[0]~4_combout\ : std_logic;
SIGNAL \inst4|g2:13:buffersB|ALT_INV_F[0]~4_combout\ : std_logic;
SIGNAL \inst4|g2:21:buffersB|ALT_INV_F[0]~4_combout\ : std_logic;
SIGNAL \inst4|g2:19:buffersB|ALT_INV_F[0]~4_combout\ : std_logic;
SIGNAL \inst4|g2:26:buffersB|ALT_INV_F[0]~14_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[0]~345_combout\ : std_logic;
SIGNAL \inst4|g2:14:buffersB|ALT_INV_F[0]~4_combout\ : std_logic;
SIGNAL \inst4|g2:10:buffersB|ALT_INV_F[0]~4_combout\ : std_logic;
SIGNAL \inst4|g2:15:buffersB|ALT_INV_F[0]~4_combout\ : std_logic;
SIGNAL \inst4|g2:27:buffersB|ALT_INV_F[0]~4_combout\ : std_logic;
SIGNAL \inst4|g2:29:buffersB|ALT_INV_F[0]~4_combout\ : std_logic;
SIGNAL \inst4|g2:30:buffersB|ALT_INV_F[0]~14_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|ALT_INV_F[0]~24_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[1]~344_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[1]~343_combout\ : std_logic;
SIGNAL \inst4|g2:22:buffersB|ALT_INV_F[1]~3_combout\ : std_logic;
SIGNAL \inst4|g2:6:buffersB|ALT_INV_F[1]~3_combout\ : std_logic;
SIGNAL \inst4|g2:23:buffersB|ALT_INV_F[1]~3_combout\ : std_logic;
SIGNAL \inst4|g2:17:buffersB|ALT_INV_F[1]~3_combout\ : std_logic;
SIGNAL \inst4|g2:16:buffersB|ALT_INV_F[1]~3_combout\ : std_logic;
SIGNAL \inst4|g2:18:buffersB|ALT_INV_F[1]~13_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[1]~342_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[1]~341_combout\ : std_logic;
SIGNAL \inst4|g2:2:buffersB|ALT_INV_F[1]~3_combout\ : std_logic;
SIGNAL \inst4|g2:4:buffersB|ALT_INV_F[1]~3_combout\ : std_logic;
SIGNAL \inst4|g2:5:buffersB|ALT_INV_F[1]~11_combout\ : std_logic;
SIGNAL \inst4|g2:3:buffersB|ALT_INV_F[1]~11_combout\ : std_logic;
SIGNAL \inst4|g2:7:buffersB|ALT_INV_F[1]~11_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[1]~340_combout\ : std_logic;
SIGNAL \inst4|g2:12:buffersB|ALT_INV_F[1]~3_combout\ : std_logic;
SIGNAL \inst4|g2:8:buffersB|ALT_INV_F[1]~3_combout\ : std_logic;
SIGNAL \inst4|g2:20:buffersB|ALT_INV_F[1]~3_combout\ : std_logic;
SIGNAL \inst4|g2:28:buffersB|ALT_INV_F[1]~3_combout\ : std_logic;
SIGNAL \inst4|g2:24:buffersB|ALT_INV_F[1]~3_combout\ : std_logic;
SIGNAL \inst4|g2:25:buffersB|ALT_INV_F[1]~13_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[1]~339_combout\ : std_logic;
SIGNAL \inst4|g2:11:buffersB|ALT_INV_F[1]~3_combout\ : std_logic;
SIGNAL \inst4|g2:9:buffersB|ALT_INV_F[1]~3_combout\ : std_logic;
SIGNAL \inst4|g2:13:buffersB|ALT_INV_F[1]~3_combout\ : std_logic;
SIGNAL \inst4|g2:21:buffersB|ALT_INV_F[1]~3_combout\ : std_logic;
SIGNAL \inst4|g2:19:buffersB|ALT_INV_F[1]~3_combout\ : std_logic;
SIGNAL \inst4|g2:26:buffersB|ALT_INV_F[1]~13_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[1]~338_combout\ : std_logic;
SIGNAL \inst4|g2:14:buffersB|ALT_INV_F[1]~3_combout\ : std_logic;
SIGNAL \inst4|g2:10:buffersB|ALT_INV_F[1]~3_combout\ : std_logic;
SIGNAL \inst4|g2:15:buffersB|ALT_INV_F[1]~3_combout\ : std_logic;
SIGNAL \inst4|g2:27:buffersB|ALT_INV_F[1]~3_combout\ : std_logic;
SIGNAL \inst4|g2:29:buffersB|ALT_INV_F[1]~3_combout\ : std_logic;
SIGNAL \inst4|g2:30:buffersB|ALT_INV_F[1]~13_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|ALT_INV_F[1]~23_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[2]~337_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[2]~336_combout\ : std_logic;
SIGNAL \inst4|g2:22:buffersB|ALT_INV_F[2]~2_combout\ : std_logic;
SIGNAL \inst4|g2:6:buffersB|ALT_INV_F[2]~2_combout\ : std_logic;
SIGNAL \inst4|g2:23:buffersB|ALT_INV_F[2]~2_combout\ : std_logic;
SIGNAL \inst4|g2:17:buffersB|ALT_INV_F[2]~2_combout\ : std_logic;
SIGNAL \inst4|g2:16:buffersB|ALT_INV_F[2]~2_combout\ : std_logic;
SIGNAL \inst4|g2:18:buffersB|ALT_INV_F[2]~12_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[2]~335_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[2]~334_combout\ : std_logic;
SIGNAL \inst4|g2:2:buffersB|ALT_INV_F[2]~2_combout\ : std_logic;
SIGNAL \inst4|g2:4:buffersB|ALT_INV_F[2]~2_combout\ : std_logic;
SIGNAL \inst4|g2:5:buffersB|ALT_INV_F[2]~10_combout\ : std_logic;
SIGNAL \inst4|g2:3:buffersB|ALT_INV_F[2]~10_combout\ : std_logic;
SIGNAL \inst4|g2:7:buffersB|ALT_INV_F[2]~10_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[2]~333_combout\ : std_logic;
SIGNAL \inst4|g2:12:buffersB|ALT_INV_F[2]~2_combout\ : std_logic;
SIGNAL \inst4|g2:8:buffersB|ALT_INV_F[2]~2_combout\ : std_logic;
SIGNAL \inst4|g2:20:buffersB|ALT_INV_F[2]~2_combout\ : std_logic;
SIGNAL \inst4|g2:28:buffersB|ALT_INV_F[2]~2_combout\ : std_logic;
SIGNAL \inst4|g2:24:buffersB|ALT_INV_F[2]~2_combout\ : std_logic;
SIGNAL \inst4|g2:25:buffersB|ALT_INV_F[2]~12_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[2]~332_combout\ : std_logic;
SIGNAL \inst4|g2:11:buffersB|ALT_INV_F[2]~2_combout\ : std_logic;
SIGNAL \inst4|g2:9:buffersB|ALT_INV_F[2]~2_combout\ : std_logic;
SIGNAL \inst4|g2:13:buffersB|ALT_INV_F[2]~2_combout\ : std_logic;
SIGNAL \inst4|g2:21:buffersB|ALT_INV_F[2]~2_combout\ : std_logic;
SIGNAL \inst4|g2:19:buffersB|ALT_INV_F[2]~2_combout\ : std_logic;
SIGNAL \inst4|g2:26:buffersB|ALT_INV_F[2]~12_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[2]~331_combout\ : std_logic;
SIGNAL \inst4|g2:14:buffersB|ALT_INV_F[2]~2_combout\ : std_logic;
SIGNAL \inst4|g2:10:buffersB|ALT_INV_F[2]~2_combout\ : std_logic;
SIGNAL \inst4|g2:15:buffersB|ALT_INV_F[2]~2_combout\ : std_logic;
SIGNAL \inst4|g2:27:buffersB|ALT_INV_F[2]~2_combout\ : std_logic;
SIGNAL \inst4|g2:29:buffersB|ALT_INV_F[2]~2_combout\ : std_logic;
SIGNAL \inst4|g2:30:buffersB|ALT_INV_F[2]~12_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|ALT_INV_F[2]~22_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[3]~330_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[3]~329_combout\ : std_logic;
SIGNAL \inst4|g2:22:buffersB|ALT_INV_F[3]~1_combout\ : std_logic;
SIGNAL \inst4|g2:6:buffersB|ALT_INV_F[3]~1_combout\ : std_logic;
SIGNAL \inst4|g2:23:buffersB|ALT_INV_F[3]~1_combout\ : std_logic;
SIGNAL \inst4|g2:17:buffersB|ALT_INV_F[3]~1_combout\ : std_logic;
SIGNAL \inst4|g2:16:buffersB|ALT_INV_F[3]~1_combout\ : std_logic;
SIGNAL \inst4|g2:18:buffersB|ALT_INV_F[3]~11_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[3]~328_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[3]~327_combout\ : std_logic;
SIGNAL \inst4|g2:2:buffersB|ALT_INV_F[3]~1_combout\ : std_logic;
SIGNAL \inst4|g2:4:buffersB|ALT_INV_F[3]~1_combout\ : std_logic;
SIGNAL \inst4|g2:5:buffersB|ALT_INV_F[3]~9_combout\ : std_logic;
SIGNAL \inst4|g2:3:buffersB|ALT_INV_F[3]~9_combout\ : std_logic;
SIGNAL \inst4|g2:7:buffersB|ALT_INV_F[3]~9_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[3]~326_combout\ : std_logic;
SIGNAL \inst4|g2:12:buffersB|ALT_INV_F[3]~1_combout\ : std_logic;
SIGNAL \inst4|g2:8:buffersB|ALT_INV_F[3]~1_combout\ : std_logic;
SIGNAL \inst4|g2:20:buffersB|ALT_INV_F[3]~1_combout\ : std_logic;
SIGNAL \inst4|g2:28:buffersB|ALT_INV_F[3]~1_combout\ : std_logic;
SIGNAL \inst4|g2:24:buffersB|ALT_INV_F[3]~1_combout\ : std_logic;
SIGNAL \inst4|g2:25:buffersB|ALT_INV_F[3]~11_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[3]~325_combout\ : std_logic;
SIGNAL \inst4|g2:11:buffersB|ALT_INV_F[3]~1_combout\ : std_logic;
SIGNAL \inst4|g2:9:buffersB|ALT_INV_F[3]~1_combout\ : std_logic;
SIGNAL \inst4|g2:13:buffersB|ALT_INV_F[3]~1_combout\ : std_logic;
SIGNAL \inst4|g2:21:buffersB|ALT_INV_F[3]~1_combout\ : std_logic;
SIGNAL \inst4|g2:19:buffersB|ALT_INV_F[3]~1_combout\ : std_logic;
SIGNAL \inst4|g2:26:buffersB|ALT_INV_F[3]~11_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[3]~324_combout\ : std_logic;
SIGNAL \inst4|g2:14:buffersB|ALT_INV_F[3]~1_combout\ : std_logic;
SIGNAL \inst4|g2:10:buffersB|ALT_INV_F[3]~1_combout\ : std_logic;
SIGNAL \inst4|g2:15:buffersB|ALT_INV_F[3]~1_combout\ : std_logic;
SIGNAL \inst4|g2:27:buffersB|ALT_INV_F[3]~1_combout\ : std_logic;
SIGNAL \inst4|g2:29:buffersB|ALT_INV_F[3]~1_combout\ : std_logic;
SIGNAL \inst4|g2:30:buffersB|ALT_INV_F[3]~11_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|ALT_INV_F[3]~21_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[4]~323_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[4]~322_combout\ : std_logic;
SIGNAL \inst4|g2:22:buffersB|ALT_INV_F[4]~0_combout\ : std_logic;
SIGNAL \inst4|g2:6:buffersB|ALT_INV_F[4]~0_combout\ : std_logic;
SIGNAL \inst4|g2:23:buffersB|ALT_INV_F[4]~0_combout\ : std_logic;
SIGNAL \inst4|g2:17:buffersB|ALT_INV_F[4]~0_combout\ : std_logic;
SIGNAL \inst4|g2:16:buffersB|ALT_INV_F[4]~0_combout\ : std_logic;
SIGNAL \inst4|g2:18:buffersB|ALT_INV_F[4]~10_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[4]~321_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[4]~320_combout\ : std_logic;
SIGNAL \inst4|g2:2:buffersB|ALT_INV_F[4]~0_combout\ : std_logic;
SIGNAL \inst4|g2:4:buffersB|ALT_INV_F[4]~0_combout\ : std_logic;
SIGNAL \inst4|g2:5:buffersB|ALT_INV_F[4]~8_combout\ : std_logic;
SIGNAL \inst4|g2:3:buffersB|ALT_INV_F[4]~8_combout\ : std_logic;
SIGNAL \inst4|g2:7:buffersB|ALT_INV_F[4]~8_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[4]~319_combout\ : std_logic;
SIGNAL \inst4|g2:12:buffersB|ALT_INV_F[4]~0_combout\ : std_logic;
SIGNAL \inst4|g2:8:buffersB|ALT_INV_F[4]~0_combout\ : std_logic;
SIGNAL \inst4|g2:20:buffersB|ALT_INV_F[4]~0_combout\ : std_logic;
SIGNAL \inst4|g2:28:buffersB|ALT_INV_F[4]~0_combout\ : std_logic;
SIGNAL \inst4|g2:24:buffersB|ALT_INV_F[4]~0_combout\ : std_logic;
SIGNAL \inst4|g2:25:buffersB|ALT_INV_F[4]~10_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[4]~318_combout\ : std_logic;
SIGNAL \inst4|g2:11:buffersB|ALT_INV_F[4]~0_combout\ : std_logic;
SIGNAL \inst4|g2:9:buffersB|ALT_INV_F[4]~0_combout\ : std_logic;
SIGNAL \inst4|g2:13:buffersB|ALT_INV_F[4]~0_combout\ : std_logic;
SIGNAL \inst4|g2:21:buffersB|ALT_INV_F[4]~0_combout\ : std_logic;
SIGNAL \inst4|g2:19:buffersB|ALT_INV_F[4]~0_combout\ : std_logic;
SIGNAL \inst4|g2:26:buffersB|ALT_INV_F[4]~10_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[4]~317_combout\ : std_logic;
SIGNAL \inst4|g2:14:buffersB|ALT_INV_F[4]~0_combout\ : std_logic;
SIGNAL \inst4|g2:10:buffersB|ALT_INV_F[4]~0_combout\ : std_logic;
SIGNAL \inst4|g2:15:buffersB|ALT_INV_F[4]~0_combout\ : std_logic;
SIGNAL \inst4|g2:27:buffersB|ALT_INV_F[4]~0_combout\ : std_logic;
SIGNAL \inst4|g2:29:buffersB|ALT_INV_F[4]~0_combout\ : std_logic;
SIGNAL \inst4|g2:30:buffersB|ALT_INV_F[4]~10_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|ALT_INV_F[4]~20_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[5]~316_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[5]~315_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[5]~314_combout\ : std_logic;
SIGNAL \inst4|g2:18:buffersB|ALT_INV_F[5]~9_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[5]~313_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[5]~312_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[5]~311_combout\ : std_logic;
SIGNAL \inst4|g2:25:buffersB|ALT_INV_F[5]~9_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[5]~310_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[5]~309_combout\ : std_logic;
SIGNAL \inst4|g2:26:buffersB|ALT_INV_F[5]~9_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[5]~308_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[5]~307_combout\ : std_logic;
SIGNAL \inst4|g2:30:buffersB|ALT_INV_F[5]~9_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|ALT_INV_F[5]~19_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[6]~306_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[6]~305_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[6]~304_combout\ : std_logic;
SIGNAL \inst4|g2:18:buffersB|ALT_INV_F[6]~8_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[6]~303_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[6]~302_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[6]~301_combout\ : std_logic;
SIGNAL \inst4|g2:25:buffersB|ALT_INV_F[6]~8_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[6]~300_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[6]~299_combout\ : std_logic;
SIGNAL \inst4|g2:26:buffersB|ALT_INV_F[6]~8_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[6]~298_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[6]~297_combout\ : std_logic;
SIGNAL \inst4|g2:30:buffersB|ALT_INV_F[6]~8_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|ALT_INV_F[6]~18_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[7]~296_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[7]~295_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[7]~294_combout\ : std_logic;
SIGNAL \inst4|g2:18:buffersB|ALT_INV_F[7]~7_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[7]~293_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[7]~292_combout\ : std_logic;
SIGNAL \inst4|g2:5:buffersB|ALT_INV_F[7]~7_combout\ : std_logic;
SIGNAL \inst4|g2:3:buffersB|ALT_INV_F[7]~7_combout\ : std_logic;
SIGNAL \inst4|g2:7:buffersB|ALT_INV_F[7]~7_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[7]~291_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[7]~290_combout\ : std_logic;
SIGNAL \inst4|g2:25:buffersB|ALT_INV_F[7]~7_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[7]~289_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[7]~288_combout\ : std_logic;
SIGNAL \inst4|g2:26:buffersB|ALT_INV_F[7]~7_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[7]~287_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[7]~286_combout\ : std_logic;
SIGNAL \inst4|g2:30:buffersB|ALT_INV_F[7]~7_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|ALT_INV_F[7]~17_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[8]~285_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[8]~284_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[8]~283_combout\ : std_logic;
SIGNAL \inst4|g2:18:buffersB|ALT_INV_F[8]~6_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[8]~282_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[8]~281_combout\ : std_logic;
SIGNAL \inst4|g2:5:buffersB|ALT_INV_F[8]~6_combout\ : std_logic;
SIGNAL \inst4|g2:3:buffersB|ALT_INV_F[8]~6_combout\ : std_logic;
SIGNAL \inst4|g2:7:buffersB|ALT_INV_F[8]~6_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[8]~280_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[8]~279_combout\ : std_logic;
SIGNAL \inst4|g2:25:buffersB|ALT_INV_F[8]~6_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[8]~278_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[8]~277_combout\ : std_logic;
SIGNAL \inst4|g2:26:buffersB|ALT_INV_F[8]~6_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[8]~276_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[8]~275_combout\ : std_logic;
SIGNAL \inst4|g2:30:buffersB|ALT_INV_F[8]~6_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|ALT_INV_F[8]~16_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[9]~274_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[9]~273_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[9]~272_combout\ : std_logic;
SIGNAL \inst4|g2:18:buffersB|ALT_INV_F[9]~5_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[9]~271_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[9]~270_combout\ : std_logic;
SIGNAL \inst4|g2:5:buffersB|ALT_INV_F[9]~5_combout\ : std_logic;
SIGNAL \inst4|g2:3:buffersB|ALT_INV_F[9]~5_combout\ : std_logic;
SIGNAL \inst4|g2:7:buffersB|ALT_INV_F[9]~5_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[9]~269_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[9]~268_combout\ : std_logic;
SIGNAL \inst4|g2:25:buffersB|ALT_INV_F[9]~5_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[9]~267_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[9]~266_combout\ : std_logic;
SIGNAL \inst4|g2:26:buffersB|ALT_INV_F[9]~5_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[9]~265_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[9]~264_combout\ : std_logic;
SIGNAL \inst4|g2:30:buffersB|ALT_INV_F[9]~5_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|ALT_INV_F[9]~15_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[10]~263_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[10]~262_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[10]~261_combout\ : std_logic;
SIGNAL \inst4|g2:18:buffersB|ALT_INV_F[10]~4_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[10]~260_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[10]~259_combout\ : std_logic;
SIGNAL \inst4|g2:5:buffersB|ALT_INV_F[10]~4_combout\ : std_logic;
SIGNAL \inst4|g2:3:buffersB|ALT_INV_F[10]~4_combout\ : std_logic;
SIGNAL \inst4|g2:7:buffersB|ALT_INV_F[10]~4_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[10]~258_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[10]~257_combout\ : std_logic;
SIGNAL \inst4|g2:25:buffersB|ALT_INV_F[10]~4_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[10]~256_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[10]~255_combout\ : std_logic;
SIGNAL \inst4|g2:26:buffersB|ALT_INV_F[10]~4_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[10]~254_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[10]~253_combout\ : std_logic;
SIGNAL \inst4|g2:30:buffersB|ALT_INV_F[10]~4_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|ALT_INV_F[10]~14_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[11]~252_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[11]~251_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[11]~250_combout\ : std_logic;
SIGNAL \inst4|g2:18:buffersB|ALT_INV_F[11]~3_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[11]~249_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[11]~248_combout\ : std_logic;
SIGNAL \inst4|g2:5:buffersB|ALT_INV_F[11]~3_combout\ : std_logic;
SIGNAL \inst4|g2:3:buffersB|ALT_INV_F[11]~3_combout\ : std_logic;
SIGNAL \inst4|g2:7:buffersB|ALT_INV_F[11]~3_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[11]~247_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[11]~246_combout\ : std_logic;
SIGNAL \inst4|g2:25:buffersB|ALT_INV_F[11]~3_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[11]~245_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[11]~244_combout\ : std_logic;
SIGNAL \inst4|g2:26:buffersB|ALT_INV_F[11]~3_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[11]~243_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[11]~242_combout\ : std_logic;
SIGNAL \inst4|g2:30:buffersB|ALT_INV_F[11]~3_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|ALT_INV_F[11]~13_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[12]~241_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[12]~240_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[12]~239_combout\ : std_logic;
SIGNAL \inst4|g2:18:buffersB|ALT_INV_F[12]~2_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[12]~238_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[12]~237_combout\ : std_logic;
SIGNAL \inst4|g2:5:buffersB|ALT_INV_F[12]~2_combout\ : std_logic;
SIGNAL \inst4|g2:3:buffersB|ALT_INV_F[12]~2_combout\ : std_logic;
SIGNAL \inst4|g2:7:buffersB|ALT_INV_F[12]~2_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[12]~236_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[12]~235_combout\ : std_logic;
SIGNAL \inst4|g2:25:buffersB|ALT_INV_F[12]~2_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[12]~234_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[12]~233_combout\ : std_logic;
SIGNAL \inst4|g2:26:buffersB|ALT_INV_F[12]~2_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[12]~232_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[12]~231_combout\ : std_logic;
SIGNAL \inst4|g2:30:buffersB|ALT_INV_F[12]~2_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|ALT_INV_F[12]~12_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[13]~230_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[13]~229_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[13]~228_combout\ : std_logic;
SIGNAL \inst4|g2:18:buffersB|ALT_INV_F[13]~1_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[13]~227_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[13]~226_combout\ : std_logic;
SIGNAL \inst4|g2:5:buffersB|ALT_INV_F[13]~1_combout\ : std_logic;
SIGNAL \inst4|g2:3:buffersB|ALT_INV_F[13]~1_combout\ : std_logic;
SIGNAL \inst4|g2:7:buffersB|ALT_INV_F[13]~1_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[13]~225_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[13]~224_combout\ : std_logic;
SIGNAL \inst4|g2:25:buffersB|ALT_INV_F[13]~1_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[13]~223_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[13]~222_combout\ : std_logic;
SIGNAL \inst4|g2:26:buffersB|ALT_INV_F[13]~1_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[13]~221_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[13]~220_combout\ : std_logic;
SIGNAL \inst4|g2:30:buffersB|ALT_INV_F[13]~1_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|ALT_INV_F[13]~11_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[14]~219_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[14]~218_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[14]~217_combout\ : std_logic;
SIGNAL \inst4|g2:18:buffersB|ALT_INV_F[14]~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[14]~216_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[14]~215_combout\ : std_logic;
SIGNAL \inst4|g2:5:buffersB|ALT_INV_F[14]~0_combout\ : std_logic;
SIGNAL \inst4|g2:3:buffersB|ALT_INV_F[14]~0_combout\ : std_logic;
SIGNAL \inst4|g2:7:buffersB|ALT_INV_F[14]~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[14]~214_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[14]~213_combout\ : std_logic;
SIGNAL \inst4|g2:25:buffersB|ALT_INV_F[14]~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[14]~212_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[14]~211_combout\ : std_logic;
SIGNAL \inst4|g2:26:buffersB|ALT_INV_F[14]~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[14]~210_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[14]~209_combout\ : std_logic;
SIGNAL \inst4|g2:30:buffersB|ALT_INV_F[14]~0_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|ALT_INV_F[14]~10_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[15]~208_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[15]~207_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[15]~206_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[15]~205_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[15]~204_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[15]~203_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|ALT_INV_F[15]~9_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[16]~202_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[16]~201_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[16]~200_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[16]~199_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[16]~198_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[16]~197_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|ALT_INV_F[16]~8_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[17]~196_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[17]~195_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[17]~194_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[17]~193_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[17]~192_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[17]~191_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|ALT_INV_F[17]~7_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[18]~190_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[18]~189_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[18]~188_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[29]~67_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[29]~66_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[30]~65_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[30]~64_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[30]~63_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[30]~62_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[30]~61_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[30]~60_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[30]~59_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[30]~58_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[30]~57_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[30]~56_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[30]~55_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[30]~54_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[30]~53_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[30]~52_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[30]~51_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[30]~50_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[30]~49_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[31]~48_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[31]~47_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[31]~46_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[31]~45_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[31]~44_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|ALT_INV_Mux31~31_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|ALT_INV_Mux31~30_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|ALT_INV_Mux31~29_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|ALT_INV_Mux31~28_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|ALT_INV_Mux31~27_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|ALT_INV_Mux31~26_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[31]~43_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[31]~42_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[31]~41_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|ALT_INV_Mux31~25_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|ALT_INV_Mux31~24_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|ALT_INV_Mux31~23_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|ALT_INV_Mux31~22_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|ALT_INV_Mux31~21_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|ALT_INV_Mux31~20_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|ALT_INV_Mux31~19_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[31]~40_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[31]~39_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[31]~38_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|ALT_INV_Mux31~18_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|ALT_INV_Mux31~17_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|ALT_INV_Mux31~16_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|ALT_INV_Mux31~15_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|ALT_INV_Mux31~14_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|ALT_INV_Mux31~13_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[31]~37_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[31]~36_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[31]~35_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|ALT_INV_Mux31~12_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|ALT_INV_Mux31~11_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|ALT_INV_Mux31~10_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|ALT_INV_Mux31~9_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|ALT_INV_Mux31~8_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|ALT_INV_Mux31~7_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[31]~34_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[31]~33_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[31]~32_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|ALT_INV_Mux31~6_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|ALT_INV_Mux31~5_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|ALT_INV_Mux31~4_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|ALT_INV_Mux31~3_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|ALT_INV_Mux31~2_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|ALT_INV_Mux31~1_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|ALT_INV_Mux31~0_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux22~1_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux12~1_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux2~1_combout\ : std_logic;
SIGNAL \UC|ALT_INV_current_state.FETCH~q\ : std_logic;
SIGNAL \ALU|ALT_INV_Equal1~7_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Equal1~6_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux17~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[15]~570_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[15]~569_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[15]~568_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[15]~567_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[15]~566_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[15]~565_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[15]~564_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[15]~563_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[15]~562_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[15]~561_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[15]~560_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[15]~559_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[15]~558_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[15]~557_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[15]~556_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[15]~555_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[15]~554_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux18~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[14]~553_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[14]~552_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[14]~551_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[14]~550_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[14]~549_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[14]~548_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[14]~547_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[14]~546_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[14]~545_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[14]~544_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[14]~543_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[14]~542_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[14]~541_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[14]~540_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[14]~539_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[14]~538_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[14]~537_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux28~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[4]~536_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[4]~535_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[4]~534_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[4]~533_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[4]~532_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[4]~531_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[4]~530_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[4]~529_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[4]~528_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[4]~527_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[4]~526_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[4]~525_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[4]~524_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[4]~523_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[4]~522_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[4]~521_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersA|ALT_INV_F[4]~4_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux27~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[5]~520_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[5]~519_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[5]~518_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[5]~517_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[5]~516_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[5]~515_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[5]~514_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[5]~513_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[5]~512_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[5]~511_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[5]~510_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[5]~509_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[5]~508_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[5]~507_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[5]~506_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[5]~505_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[5]~504_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Equal1~5_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux19~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[13]~503_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[13]~502_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[13]~501_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[13]~500_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[13]~499_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[13]~498_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[13]~497_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[13]~496_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[13]~495_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[13]~494_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[13]~493_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[13]~492_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[13]~491_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[13]~490_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[13]~489_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[13]~488_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[13]~487_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux20~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[12]~486_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[12]~485_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[12]~484_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[12]~483_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[12]~482_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[12]~481_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[12]~480_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[12]~479_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[12]~478_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[12]~477_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[12]~476_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[12]~475_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[12]~474_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[12]~473_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[12]~472_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[12]~471_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[12]~470_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux30~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[2]~469_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[2]~468_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[2]~467_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[2]~466_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[2]~465_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[2]~464_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[2]~463_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[2]~462_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[2]~461_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[2]~460_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[2]~459_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[2]~458_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[2]~457_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[2]~456_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[2]~455_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[2]~454_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersA|ALT_INV_F[2]~3_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux29~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[3]~453_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[3]~452_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[3]~451_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[3]~450_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[3]~449_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[3]~448_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[3]~447_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[3]~446_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[3]~445_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[3]~444_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[3]~443_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[3]~442_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[3]~441_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[3]~440_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[3]~439_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[3]~438_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersA|ALT_INV_F[3]~2_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[25]~437_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[25]~436_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[25]~435_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[25]~434_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[25]~433_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[25]~432_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[25]~431_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[25]~430_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[25]~429_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[25]~428_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[25]~427_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[25]~426_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[25]~425_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[25]~424_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[25]~423_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[25]~422_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[25]~421_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux8~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[24]~420_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[24]~419_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[24]~418_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[24]~417_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[24]~416_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[24]~415_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[24]~414_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[24]~413_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[24]~412_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[24]~411_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[24]~410_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[24]~409_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[24]~408_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[24]~407_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[24]~406_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[24]~405_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[24]~404_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux9~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[23]~403_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[23]~402_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[23]~401_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[23]~400_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[23]~399_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[23]~398_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[23]~397_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[23]~396_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[23]~395_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[23]~394_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[23]~393_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[23]~392_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[23]~391_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[23]~390_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[23]~389_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[23]~388_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[23]~387_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux10~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[22]~386_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[22]~385_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[22]~384_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[22]~383_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[22]~382_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[22]~381_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[22]~380_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[22]~379_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[22]~378_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[22]~377_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[22]~376_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[22]~375_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[22]~374_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[22]~373_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[22]~372_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[22]~371_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[22]~370_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Equal1~4_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Equal1~3_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Equal1~2_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux32~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[0]~369_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[0]~368_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[0]~367_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[0]~366_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[0]~365_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[0]~364_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[0]~363_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[0]~362_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[0]~361_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[0]~360_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[0]~359_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[0]~358_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[0]~357_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[0]~356_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[0]~355_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[0]~354_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersA|ALT_INV_F[0]~1_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux31~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[1]~353_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[1]~352_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[1]~351_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[1]~350_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[1]~349_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[1]~348_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[1]~347_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[1]~346_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[1]~345_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[1]~344_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[1]~343_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[1]~342_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[1]~341_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[1]~340_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[1]~339_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[1]~338_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersA|ALT_INV_F[1]~0_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux22~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[10]~337_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[10]~336_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[10]~335_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[10]~334_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[10]~333_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[10]~332_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[10]~331_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[10]~330_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[10]~329_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[10]~328_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[10]~327_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[10]~326_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[10]~325_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[10]~324_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[10]~323_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[10]~322_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[10]~321_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux21~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[11]~320_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[11]~319_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[11]~318_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[11]~317_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[11]~316_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[11]~315_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[11]~314_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[11]~313_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[11]~312_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[11]~311_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[11]~310_combout\ : std_logic;

BEGIN

Pc_Ld <= ww_Pc_Ld;
PC_Ld_En <= ww_PC_Ld_En;
ww_reset <= reset;
ww_clock <= clock;
instruction <= ww_instruction;
IR_Ld <= ww_IR_Ld;
Pc_Inc <= ww_Pc_Inc;
Stat_Wr <= ww_Stat_Wr;
Reg_Wr <= ww_Reg_Wr;
ALU_2_DBus <= ww_ALU_2_DBus;
DM_Wr <= ww_DM_Wr;
DM_Rd <= ww_DM_Rd;
DM_2_DBus <= ww_DM_2_DBus;
ww_IO_IN <= IO_IN;
IO_2_Reg <= ww_IO_2_Reg;
Reg_2_IO <= ww_Reg_2_IO;
DBus <= ww_DBus;
IM_address <= ww_IM_address;
IM_instruction_out <= ww_IM_instruction_out;
IO_OUT <= ww_IO_OUT;
RSource1 <= ww_RSource1;
RSource2 <= ww_RSource2;
stat_CVNZ <= ww_stat_CVNZ;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\I-Memory|ram_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\inst13|DATA_OUT\(9) & \inst13|DATA_OUT\(8) & \inst13|DATA_OUT\(7) & \inst13|DATA_OUT\(6) & \inst13|DATA_OUT\(5) & \inst13|DATA_OUT\(4) & \inst13|DATA_OUT\(3) & 
\inst13|DATA_OUT\(2) & \inst13|DATA_OUT\(1) & \inst13|DATA_OUT\(0));

\I-Memory|ram_rtl_0|auto_generated|ram_block1a31~portadataout\ <= \I-Memory|ram_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus\(0);

\I-Memory|ram_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\inst13|DATA_OUT\(9) & \inst13|DATA_OUT\(8) & \inst13|DATA_OUT\(7) & \inst13|DATA_OUT\(6) & \inst13|DATA_OUT\(5) & \inst13|DATA_OUT\(4) & \inst13|DATA_OUT\(3) & 
\inst13|DATA_OUT\(2) & \inst13|DATA_OUT\(1) & \inst13|DATA_OUT\(0));

\I-Memory|ram_rtl_0|auto_generated|ram_block1a30~portadataout\ <= \I-Memory|ram_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus\(0);

\I-Memory|ram_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\inst13|DATA_OUT\(9) & \inst13|DATA_OUT\(8) & \inst13|DATA_OUT\(7) & \inst13|DATA_OUT\(6) & \inst13|DATA_OUT\(5) & \inst13|DATA_OUT\(4) & \inst13|DATA_OUT\(3) & 
\inst13|DATA_OUT\(2) & \inst13|DATA_OUT\(1) & \inst13|DATA_OUT\(0));

\I-Memory|ram_rtl_0|auto_generated|ram_block1a29~portadataout\ <= \I-Memory|ram_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus\(0);

\I-Memory|ram_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\inst13|DATA_OUT\(9) & \inst13|DATA_OUT\(8) & \inst13|DATA_OUT\(7) & \inst13|DATA_OUT\(6) & \inst13|DATA_OUT\(5) & \inst13|DATA_OUT\(4) & \inst13|DATA_OUT\(3) & 
\inst13|DATA_OUT\(2) & \inst13|DATA_OUT\(1) & \inst13|DATA_OUT\(0));

\I-Memory|ram_rtl_0|auto_generated|ram_block1a28~portadataout\ <= \I-Memory|ram_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus\(0);

\I-Memory|ram_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\inst13|DATA_OUT\(9) & \inst13|DATA_OUT\(8) & \inst13|DATA_OUT\(7) & \inst13|DATA_OUT\(6) & \inst13|DATA_OUT\(5) & \inst13|DATA_OUT\(4) & \inst13|DATA_OUT\(3) & 
\inst13|DATA_OUT\(2) & \inst13|DATA_OUT\(1) & \inst13|DATA_OUT\(0));

\I-Memory|ram_rtl_0|auto_generated|ram_block1a27~portadataout\ <= \I-Memory|ram_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus\(0);

\I-Memory|ram_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\inst13|DATA_OUT\(9) & \inst13|DATA_OUT\(8) & \inst13|DATA_OUT\(7) & \inst13|DATA_OUT\(6) & \inst13|DATA_OUT\(5) & \inst13|DATA_OUT\(4) & \inst13|DATA_OUT\(3) & 
\inst13|DATA_OUT\(2) & \inst13|DATA_OUT\(1) & \inst13|DATA_OUT\(0));

\I-Memory|ram_rtl_0|auto_generated|ram_block1a26~portadataout\ <= \I-Memory|ram_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus\(0);

\I-Memory|ram_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\inst13|DATA_OUT\(9) & \inst13|DATA_OUT\(8) & \inst13|DATA_OUT\(7) & \inst13|DATA_OUT\(6) & \inst13|DATA_OUT\(5) & \inst13|DATA_OUT\(4) & \inst13|DATA_OUT\(3) & 
\inst13|DATA_OUT\(2) & \inst13|DATA_OUT\(1) & \inst13|DATA_OUT\(0));

\I-Memory|ram_rtl_0|auto_generated|ram_block1a25~portadataout\ <= \I-Memory|ram_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus\(0);

\I-Memory|ram_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\inst13|DATA_OUT\(9) & \inst13|DATA_OUT\(8) & \inst13|DATA_OUT\(7) & \inst13|DATA_OUT\(6) & \inst13|DATA_OUT\(5) & \inst13|DATA_OUT\(4) & \inst13|DATA_OUT\(3) & 
\inst13|DATA_OUT\(2) & \inst13|DATA_OUT\(1) & \inst13|DATA_OUT\(0));

\I-Memory|ram_rtl_0|auto_generated|ram_block1a24~portadataout\ <= \I-Memory|ram_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);

\I-Memory|ram_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\inst13|DATA_OUT\(9) & \inst13|DATA_OUT\(8) & \inst13|DATA_OUT\(7) & \inst13|DATA_OUT\(6) & \inst13|DATA_OUT\(5) & \inst13|DATA_OUT\(4) & \inst13|DATA_OUT\(3) & 
\inst13|DATA_OUT\(2) & \inst13|DATA_OUT\(1) & \inst13|DATA_OUT\(0));

\I-Memory|ram_rtl_0|auto_generated|ram_block1a23~portadataout\ <= \I-Memory|ram_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus\(0);

\I-Memory|ram_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\inst13|DATA_OUT\(9) & \inst13|DATA_OUT\(8) & \inst13|DATA_OUT\(7) & \inst13|DATA_OUT\(6) & \inst13|DATA_OUT\(5) & \inst13|DATA_OUT\(4) & \inst13|DATA_OUT\(3) & 
\inst13|DATA_OUT\(2) & \inst13|DATA_OUT\(1) & \inst13|DATA_OUT\(0));

\I-Memory|ram_rtl_0|auto_generated|ram_block1a22~portadataout\ <= \I-Memory|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus\(0);

\I-Memory|ram_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\inst13|DATA_OUT\(9) & \inst13|DATA_OUT\(8) & \inst13|DATA_OUT\(7) & \inst13|DATA_OUT\(6) & \inst13|DATA_OUT\(5) & \inst13|DATA_OUT\(4) & \inst13|DATA_OUT\(3) & 
\inst13|DATA_OUT\(2) & \inst13|DATA_OUT\(1) & \inst13|DATA_OUT\(0));

\I-Memory|ram_rtl_0|auto_generated|ram_block1a21~portadataout\ <= \I-Memory|ram_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus\(0);

\I-Memory|ram_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\inst13|DATA_OUT\(9) & \inst13|DATA_OUT\(8) & \inst13|DATA_OUT\(7) & \inst13|DATA_OUT\(6) & \inst13|DATA_OUT\(5) & \inst13|DATA_OUT\(4) & \inst13|DATA_OUT\(3) & 
\inst13|DATA_OUT\(2) & \inst13|DATA_OUT\(1) & \inst13|DATA_OUT\(0));

\I-Memory|ram_rtl_0|auto_generated|ram_block1a20~portadataout\ <= \I-Memory|ram_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus\(0);

\I-Memory|ram_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\inst13|DATA_OUT\(9) & \inst13|DATA_OUT\(8) & \inst13|DATA_OUT\(7) & \inst13|DATA_OUT\(6) & \inst13|DATA_OUT\(5) & \inst13|DATA_OUT\(4) & \inst13|DATA_OUT\(3) & 
\inst13|DATA_OUT\(2) & \inst13|DATA_OUT\(1) & \inst13|DATA_OUT\(0));

\I-Memory|ram_rtl_0|auto_generated|ram_block1a19~portadataout\ <= \I-Memory|ram_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus\(0);

\I-Memory|ram_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\inst13|DATA_OUT\(9) & \inst13|DATA_OUT\(8) & \inst13|DATA_OUT\(7) & \inst13|DATA_OUT\(6) & \inst13|DATA_OUT\(5) & \inst13|DATA_OUT\(4) & \inst13|DATA_OUT\(3) & 
\inst13|DATA_OUT\(2) & \inst13|DATA_OUT\(1) & \inst13|DATA_OUT\(0));

\I-Memory|ram_rtl_0|auto_generated|ram_block1a18~portadataout\ <= \I-Memory|ram_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);

\I-Memory|ram_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\inst13|DATA_OUT\(9) & \inst13|DATA_OUT\(8) & \inst13|DATA_OUT\(7) & \inst13|DATA_OUT\(6) & \inst13|DATA_OUT\(5) & \inst13|DATA_OUT\(4) & \inst13|DATA_OUT\(3) & 
\inst13|DATA_OUT\(2) & \inst13|DATA_OUT\(1) & \inst13|DATA_OUT\(0));

\I-Memory|ram_rtl_0|auto_generated|ram_block1a17~portadataout\ <= \I-Memory|ram_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus\(0);

\I-Memory|ram_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\inst13|DATA_OUT\(9) & \inst13|DATA_OUT\(8) & \inst13|DATA_OUT\(7) & \inst13|DATA_OUT\(6) & \inst13|DATA_OUT\(5) & \inst13|DATA_OUT\(4) & \inst13|DATA_OUT\(3) & 
\inst13|DATA_OUT\(2) & \inst13|DATA_OUT\(1) & \inst13|DATA_OUT\(0));

\I-Memory|ram_rtl_0|auto_generated|ram_block1a16~portadataout\ <= \I-Memory|ram_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);

\I-Memory|ram_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\inst13|DATA_OUT\(9) & \inst13|DATA_OUT\(8) & \inst13|DATA_OUT\(7) & \inst13|DATA_OUT\(6) & \inst13|DATA_OUT\(5) & \inst13|DATA_OUT\(4) & \inst13|DATA_OUT\(3) & 
\inst13|DATA_OUT\(2) & \inst13|DATA_OUT\(1) & \inst13|DATA_OUT\(0));

\I-Memory|ram_rtl_0|auto_generated|ram_block1a15~portadataout\ <= \I-Memory|ram_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus\(0);

\I-Memory|ram_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\inst13|DATA_OUT\(9) & \inst13|DATA_OUT\(8) & \inst13|DATA_OUT\(7) & \inst13|DATA_OUT\(6) & \inst13|DATA_OUT\(5) & \inst13|DATA_OUT\(4) & \inst13|DATA_OUT\(3) & 
\inst13|DATA_OUT\(2) & \inst13|DATA_OUT\(1) & \inst13|DATA_OUT\(0));

\I-Memory|ram_rtl_0|auto_generated|ram_block1a14~portadataout\ <= \I-Memory|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);

\I-Memory|ram_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\inst13|DATA_OUT\(9) & \inst13|DATA_OUT\(8) & \inst13|DATA_OUT\(7) & \inst13|DATA_OUT\(6) & \inst13|DATA_OUT\(5) & \inst13|DATA_OUT\(4) & \inst13|DATA_OUT\(3) & 
\inst13|DATA_OUT\(2) & \inst13|DATA_OUT\(1) & \inst13|DATA_OUT\(0));

\I-Memory|ram_rtl_0|auto_generated|ram_block1a13~portadataout\ <= \I-Memory|ram_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus\(0);

\I-Memory|ram_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\inst13|DATA_OUT\(9) & \inst13|DATA_OUT\(8) & \inst13|DATA_OUT\(7) & \inst13|DATA_OUT\(6) & \inst13|DATA_OUT\(5) & \inst13|DATA_OUT\(4) & \inst13|DATA_OUT\(3) & 
\inst13|DATA_OUT\(2) & \inst13|DATA_OUT\(1) & \inst13|DATA_OUT\(0));

\I-Memory|ram_rtl_0|auto_generated|ram_block1a12~portadataout\ <= \I-Memory|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);

\I-Memory|ram_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\inst13|DATA_OUT\(9) & \inst13|DATA_OUT\(8) & \inst13|DATA_OUT\(7) & \inst13|DATA_OUT\(6) & \inst13|DATA_OUT\(5) & \inst13|DATA_OUT\(4) & \inst13|DATA_OUT\(3) & 
\inst13|DATA_OUT\(2) & \inst13|DATA_OUT\(1) & \inst13|DATA_OUT\(0));

\I-Memory|ram_rtl_0|auto_generated|ram_block1a11~portadataout\ <= \I-Memory|ram_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);

\I-Memory|ram_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\inst13|DATA_OUT\(9) & \inst13|DATA_OUT\(8) & \inst13|DATA_OUT\(7) & \inst13|DATA_OUT\(6) & \inst13|DATA_OUT\(5) & \inst13|DATA_OUT\(4) & \inst13|DATA_OUT\(3) & 
\inst13|DATA_OUT\(2) & \inst13|DATA_OUT\(1) & \inst13|DATA_OUT\(0));

\I-Memory|ram_rtl_0|auto_generated|ram_block1a10~portadataout\ <= \I-Memory|ram_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);

\I-Memory|ram_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\inst13|DATA_OUT\(9) & \inst13|DATA_OUT\(8) & \inst13|DATA_OUT\(7) & \inst13|DATA_OUT\(6) & \inst13|DATA_OUT\(5) & \inst13|DATA_OUT\(4) & \inst13|DATA_OUT\(3) & 
\inst13|DATA_OUT\(2) & \inst13|DATA_OUT\(1) & \inst13|DATA_OUT\(0));

\I-Memory|ram_rtl_0|auto_generated|ram_block1a9~portadataout\ <= \I-Memory|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);

\I-Memory|ram_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\inst13|DATA_OUT\(9) & \inst13|DATA_OUT\(8) & \inst13|DATA_OUT\(7) & \inst13|DATA_OUT\(6) & \inst13|DATA_OUT\(5) & \inst13|DATA_OUT\(4) & \inst13|DATA_OUT\(3) & 
\inst13|DATA_OUT\(2) & \inst13|DATA_OUT\(1) & \inst13|DATA_OUT\(0));

\I-Memory|ram_rtl_0|auto_generated|ram_block1a8~portadataout\ <= \I-Memory|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);

\I-Memory|ram_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\inst13|DATA_OUT\(9) & \inst13|DATA_OUT\(8) & \inst13|DATA_OUT\(7) & \inst13|DATA_OUT\(6) & \inst13|DATA_OUT\(5) & \inst13|DATA_OUT\(4) & \inst13|DATA_OUT\(3) & 
\inst13|DATA_OUT\(2) & \inst13|DATA_OUT\(1) & \inst13|DATA_OUT\(0));

\I-Memory|ram_rtl_0|auto_generated|ram_block1a7~portadataout\ <= \I-Memory|ram_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);

\I-Memory|ram_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\inst13|DATA_OUT\(9) & \inst13|DATA_OUT\(8) & \inst13|DATA_OUT\(7) & \inst13|DATA_OUT\(6) & \inst13|DATA_OUT\(5) & \inst13|DATA_OUT\(4) & \inst13|DATA_OUT\(3) & 
\inst13|DATA_OUT\(2) & \inst13|DATA_OUT\(1) & \inst13|DATA_OUT\(0));

\I-Memory|ram_rtl_0|auto_generated|ram_block1a6~portadataout\ <= \I-Memory|ram_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);

\I-Memory|ram_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\inst13|DATA_OUT\(9) & \inst13|DATA_OUT\(8) & \inst13|DATA_OUT\(7) & \inst13|DATA_OUT\(6) & \inst13|DATA_OUT\(5) & \inst13|DATA_OUT\(4) & \inst13|DATA_OUT\(3) & 
\inst13|DATA_OUT\(2) & \inst13|DATA_OUT\(1) & \inst13|DATA_OUT\(0));

\I-Memory|ram_rtl_0|auto_generated|ram_block1a5~portadataout\ <= \I-Memory|ram_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\I-Memory|ram_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\inst13|DATA_OUT\(9) & \inst13|DATA_OUT\(8) & \inst13|DATA_OUT\(7) & \inst13|DATA_OUT\(6) & \inst13|DATA_OUT\(5) & \inst13|DATA_OUT\(4) & \inst13|DATA_OUT\(3) & 
\inst13|DATA_OUT\(2) & \inst13|DATA_OUT\(1) & \inst13|DATA_OUT\(0));

\I-Memory|ram_rtl_0|auto_generated|ram_block1a4~portadataout\ <= \I-Memory|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\I-Memory|ram_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\inst13|DATA_OUT\(9) & \inst13|DATA_OUT\(8) & \inst13|DATA_OUT\(7) & \inst13|DATA_OUT\(6) & \inst13|DATA_OUT\(5) & \inst13|DATA_OUT\(4) & \inst13|DATA_OUT\(3) & 
\inst13|DATA_OUT\(2) & \inst13|DATA_OUT\(1) & \inst13|DATA_OUT\(0));

\I-Memory|ram_rtl_0|auto_generated|ram_block1a3~portadataout\ <= \I-Memory|ram_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\I-Memory|ram_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\inst13|DATA_OUT\(9) & \inst13|DATA_OUT\(8) & \inst13|DATA_OUT\(7) & \inst13|DATA_OUT\(6) & \inst13|DATA_OUT\(5) & \inst13|DATA_OUT\(4) & \inst13|DATA_OUT\(3) & 
\inst13|DATA_OUT\(2) & \inst13|DATA_OUT\(1) & \inst13|DATA_OUT\(0));

\I-Memory|ram_rtl_0|auto_generated|ram_block1a2~portadataout\ <= \I-Memory|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\I-Memory|ram_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\inst13|DATA_OUT\(9) & \inst13|DATA_OUT\(8) & \inst13|DATA_OUT\(7) & \inst13|DATA_OUT\(6) & \inst13|DATA_OUT\(5) & \inst13|DATA_OUT\(4) & \inst13|DATA_OUT\(3) & 
\inst13|DATA_OUT\(2) & \inst13|DATA_OUT\(1) & \inst13|DATA_OUT\(0));

\I-Memory|ram_rtl_0|auto_generated|ram_block1a1~portadataout\ <= \I-Memory|ram_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\I-Memory|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst13|DATA_OUT\(9) & \inst13|DATA_OUT\(8) & \inst13|DATA_OUT\(7) & \inst13|DATA_OUT\(6) & \inst13|DATA_OUT\(5) & \inst13|DATA_OUT\(4) & \inst13|DATA_OUT\(3) & 
\inst13|DATA_OUT\(2) & \inst13|DATA_OUT\(1) & \inst13|DATA_OUT\(0));

\I-Memory|ram_rtl_0|auto_generated|ram_block1a0~portadataout\ <= \I-Memory|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \inst4|g2:0:buffersB|F[31]~48_combout\;

\D-Memory|ram_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\inst4|g2:0:buffersA|F[9]~218_combout\ & \inst4|g2:0:buffersA|F[8]~235_combout\ & \inst4|g2:0:buffersA|F[7]~116_combout\ & \inst4|g2:0:buffersA|F[6]~133_combout\ & 
\inst4|g2:0:buffersA|F[5]~520_combout\ & \inst4|g2:0:buffersA|F[4]~536_combout\ & \inst4|g2:0:buffersA|F[3]~453_combout\ & \inst4|g2:0:buffersA|F[2]~469_combout\ & \inst4|g2:0:buffersA|F[1]~353_combout\ & \inst4|g2:0:buffersA|F[0]~369_combout\);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a31~portadataout\ <= \D-Memory|ram_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus\(0);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \inst4|g2:0:buffersB|F[30]~65_combout\;

\D-Memory|ram_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\inst4|g2:0:buffersA|F[9]~218_combout\ & \inst4|g2:0:buffersA|F[8]~235_combout\ & \inst4|g2:0:buffersA|F[7]~116_combout\ & \inst4|g2:0:buffersA|F[6]~133_combout\ & 
\inst4|g2:0:buffersA|F[5]~520_combout\ & \inst4|g2:0:buffersA|F[4]~536_combout\ & \inst4|g2:0:buffersA|F[3]~453_combout\ & \inst4|g2:0:buffersA|F[2]~469_combout\ & \inst4|g2:0:buffersA|F[1]~353_combout\ & \inst4|g2:0:buffersA|F[0]~369_combout\);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a30~portadataout\ <= \D-Memory|ram_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus\(0);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \inst4|g2:0:buffersB|F[29]~82_combout\;

\D-Memory|ram_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\inst4|g2:0:buffersA|F[9]~218_combout\ & \inst4|g2:0:buffersA|F[8]~235_combout\ & \inst4|g2:0:buffersA|F[7]~116_combout\ & \inst4|g2:0:buffersA|F[6]~133_combout\ & 
\inst4|g2:0:buffersA|F[5]~520_combout\ & \inst4|g2:0:buffersA|F[4]~536_combout\ & \inst4|g2:0:buffersA|F[3]~453_combout\ & \inst4|g2:0:buffersA|F[2]~469_combout\ & \inst4|g2:0:buffersA|F[1]~353_combout\ & \inst4|g2:0:buffersA|F[0]~369_combout\);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a29~portadataout\ <= \D-Memory|ram_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus\(0);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \inst4|g2:0:buffersB|F[28]~91_combout\;

\D-Memory|ram_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\inst4|g2:0:buffersA|F[9]~218_combout\ & \inst4|g2:0:buffersA|F[8]~235_combout\ & \inst4|g2:0:buffersA|F[7]~116_combout\ & \inst4|g2:0:buffersA|F[6]~133_combout\ & 
\inst4|g2:0:buffersA|F[5]~520_combout\ & \inst4|g2:0:buffersA|F[4]~536_combout\ & \inst4|g2:0:buffersA|F[3]~453_combout\ & \inst4|g2:0:buffersA|F[2]~469_combout\ & \inst4|g2:0:buffersA|F[1]~353_combout\ & \inst4|g2:0:buffersA|F[0]~369_combout\);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a28~portadataout\ <= \D-Memory|ram_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus\(0);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a27_PORTADATAIN_bus\(0) <= \inst4|g2:0:buffersB|F[27]~100_combout\;

\D-Memory|ram_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\inst4|g2:0:buffersA|F[9]~218_combout\ & \inst4|g2:0:buffersA|F[8]~235_combout\ & \inst4|g2:0:buffersA|F[7]~116_combout\ & \inst4|g2:0:buffersA|F[6]~133_combout\ & 
\inst4|g2:0:buffersA|F[5]~520_combout\ & \inst4|g2:0:buffersA|F[4]~536_combout\ & \inst4|g2:0:buffersA|F[3]~453_combout\ & \inst4|g2:0:buffersA|F[2]~469_combout\ & \inst4|g2:0:buffersA|F[1]~353_combout\ & \inst4|g2:0:buffersA|F[0]~369_combout\);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a27~portadataout\ <= \D-Memory|ram_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus\(0);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \inst4|g2:0:buffersB|F[26]~109_combout\;

\D-Memory|ram_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\inst4|g2:0:buffersA|F[9]~218_combout\ & \inst4|g2:0:buffersA|F[8]~235_combout\ & \inst4|g2:0:buffersA|F[7]~116_combout\ & \inst4|g2:0:buffersA|F[6]~133_combout\ & 
\inst4|g2:0:buffersA|F[5]~520_combout\ & \inst4|g2:0:buffersA|F[4]~536_combout\ & \inst4|g2:0:buffersA|F[3]~453_combout\ & \inst4|g2:0:buffersA|F[2]~469_combout\ & \inst4|g2:0:buffersA|F[1]~353_combout\ & \inst4|g2:0:buffersA|F[0]~369_combout\);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a26~portadataout\ <= \D-Memory|ram_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus\(0);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \inst4|g2:0:buffersB|F[25]~118_combout\;

\D-Memory|ram_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\inst4|g2:0:buffersA|F[9]~218_combout\ & \inst4|g2:0:buffersA|F[8]~235_combout\ & \inst4|g2:0:buffersA|F[7]~116_combout\ & \inst4|g2:0:buffersA|F[6]~133_combout\ & 
\inst4|g2:0:buffersA|F[5]~520_combout\ & \inst4|g2:0:buffersA|F[4]~536_combout\ & \inst4|g2:0:buffersA|F[3]~453_combout\ & \inst4|g2:0:buffersA|F[2]~469_combout\ & \inst4|g2:0:buffersA|F[1]~353_combout\ & \inst4|g2:0:buffersA|F[0]~369_combout\);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a25~portadataout\ <= \D-Memory|ram_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus\(0);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \inst4|g2:0:buffersB|F[24]~134_combout\;

\D-Memory|ram_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\inst4|g2:0:buffersA|F[9]~218_combout\ & \inst4|g2:0:buffersA|F[8]~235_combout\ & \inst4|g2:0:buffersA|F[7]~116_combout\ & \inst4|g2:0:buffersA|F[6]~133_combout\ & 
\inst4|g2:0:buffersA|F[5]~520_combout\ & \inst4|g2:0:buffersA|F[4]~536_combout\ & \inst4|g2:0:buffersA|F[3]~453_combout\ & \inst4|g2:0:buffersA|F[2]~469_combout\ & \inst4|g2:0:buffersA|F[1]~353_combout\ & \inst4|g2:0:buffersA|F[0]~369_combout\);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a24~portadataout\ <= \D-Memory|ram_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \inst4|g2:0:buffersB|F[23]~150_combout\;

\D-Memory|ram_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\inst4|g2:0:buffersA|F[9]~218_combout\ & \inst4|g2:0:buffersA|F[8]~235_combout\ & \inst4|g2:0:buffersA|F[7]~116_combout\ & \inst4|g2:0:buffersA|F[6]~133_combout\ & 
\inst4|g2:0:buffersA|F[5]~520_combout\ & \inst4|g2:0:buffersA|F[4]~536_combout\ & \inst4|g2:0:buffersA|F[3]~453_combout\ & \inst4|g2:0:buffersA|F[2]~469_combout\ & \inst4|g2:0:buffersA|F[1]~353_combout\ & \inst4|g2:0:buffersA|F[0]~369_combout\);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a23~portadataout\ <= \D-Memory|ram_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus\(0);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \inst4|g2:0:buffersB|F[22]~166_combout\;

\D-Memory|ram_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\inst4|g2:0:buffersA|F[9]~218_combout\ & \inst4|g2:0:buffersA|F[8]~235_combout\ & \inst4|g2:0:buffersA|F[7]~116_combout\ & \inst4|g2:0:buffersA|F[6]~133_combout\ & 
\inst4|g2:0:buffersA|F[5]~520_combout\ & \inst4|g2:0:buffersA|F[4]~536_combout\ & \inst4|g2:0:buffersA|F[3]~453_combout\ & \inst4|g2:0:buffersA|F[2]~469_combout\ & \inst4|g2:0:buffersA|F[1]~353_combout\ & \inst4|g2:0:buffersA|F[0]~369_combout\);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a22~portadataout\ <= \D-Memory|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus\(0);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \inst4|g2:0:buffersB|F[21]~172_combout\;

\D-Memory|ram_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\inst4|g2:0:buffersA|F[9]~218_combout\ & \inst4|g2:0:buffersA|F[8]~235_combout\ & \inst4|g2:0:buffersA|F[7]~116_combout\ & \inst4|g2:0:buffersA|F[6]~133_combout\ & 
\inst4|g2:0:buffersA|F[5]~520_combout\ & \inst4|g2:0:buffersA|F[4]~536_combout\ & \inst4|g2:0:buffersA|F[3]~453_combout\ & \inst4|g2:0:buffersA|F[2]~469_combout\ & \inst4|g2:0:buffersA|F[1]~353_combout\ & \inst4|g2:0:buffersA|F[0]~369_combout\);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a21~portadataout\ <= \D-Memory|ram_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus\(0);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \inst4|g2:0:buffersB|F[20]~178_combout\;

\D-Memory|ram_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\inst4|g2:0:buffersA|F[9]~218_combout\ & \inst4|g2:0:buffersA|F[8]~235_combout\ & \inst4|g2:0:buffersA|F[7]~116_combout\ & \inst4|g2:0:buffersA|F[6]~133_combout\ & 
\inst4|g2:0:buffersA|F[5]~520_combout\ & \inst4|g2:0:buffersA|F[4]~536_combout\ & \inst4|g2:0:buffersA|F[3]~453_combout\ & \inst4|g2:0:buffersA|F[2]~469_combout\ & \inst4|g2:0:buffersA|F[1]~353_combout\ & \inst4|g2:0:buffersA|F[0]~369_combout\);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a20~portadataout\ <= \D-Memory|ram_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus\(0);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \inst4|g2:0:buffersB|F[19]~184_combout\;

\D-Memory|ram_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\inst4|g2:0:buffersA|F[9]~218_combout\ & \inst4|g2:0:buffersA|F[8]~235_combout\ & \inst4|g2:0:buffersA|F[7]~116_combout\ & \inst4|g2:0:buffersA|F[6]~133_combout\ & 
\inst4|g2:0:buffersA|F[5]~520_combout\ & \inst4|g2:0:buffersA|F[4]~536_combout\ & \inst4|g2:0:buffersA|F[3]~453_combout\ & \inst4|g2:0:buffersA|F[2]~469_combout\ & \inst4|g2:0:buffersA|F[1]~353_combout\ & \inst4|g2:0:buffersA|F[0]~369_combout\);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a19~portadataout\ <= \D-Memory|ram_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus\(0);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \inst4|g2:0:buffersB|F[18]~190_combout\;

\D-Memory|ram_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\inst4|g2:0:buffersA|F[9]~218_combout\ & \inst4|g2:0:buffersA|F[8]~235_combout\ & \inst4|g2:0:buffersA|F[7]~116_combout\ & \inst4|g2:0:buffersA|F[6]~133_combout\ & 
\inst4|g2:0:buffersA|F[5]~520_combout\ & \inst4|g2:0:buffersA|F[4]~536_combout\ & \inst4|g2:0:buffersA|F[3]~453_combout\ & \inst4|g2:0:buffersA|F[2]~469_combout\ & \inst4|g2:0:buffersA|F[1]~353_combout\ & \inst4|g2:0:buffersA|F[0]~369_combout\);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a18~portadataout\ <= \D-Memory|ram_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \inst4|g2:0:buffersB|F[17]~196_combout\;

\D-Memory|ram_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\inst4|g2:0:buffersA|F[9]~218_combout\ & \inst4|g2:0:buffersA|F[8]~235_combout\ & \inst4|g2:0:buffersA|F[7]~116_combout\ & \inst4|g2:0:buffersA|F[6]~133_combout\ & 
\inst4|g2:0:buffersA|F[5]~520_combout\ & \inst4|g2:0:buffersA|F[4]~536_combout\ & \inst4|g2:0:buffersA|F[3]~453_combout\ & \inst4|g2:0:buffersA|F[2]~469_combout\ & \inst4|g2:0:buffersA|F[1]~353_combout\ & \inst4|g2:0:buffersA|F[0]~369_combout\);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a17~portadataout\ <= \D-Memory|ram_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus\(0);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \inst4|g2:0:buffersB|F[16]~202_combout\;

\D-Memory|ram_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\inst4|g2:0:buffersA|F[9]~218_combout\ & \inst4|g2:0:buffersA|F[8]~235_combout\ & \inst4|g2:0:buffersA|F[7]~116_combout\ & \inst4|g2:0:buffersA|F[6]~133_combout\ & 
\inst4|g2:0:buffersA|F[5]~520_combout\ & \inst4|g2:0:buffersA|F[4]~536_combout\ & \inst4|g2:0:buffersA|F[3]~453_combout\ & \inst4|g2:0:buffersA|F[2]~469_combout\ & \inst4|g2:0:buffersA|F[1]~353_combout\ & \inst4|g2:0:buffersA|F[0]~369_combout\);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a16~portadataout\ <= \D-Memory|ram_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \inst4|g2:0:buffersB|F[15]~208_combout\;

\D-Memory|ram_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\inst4|g2:0:buffersA|F[9]~218_combout\ & \inst4|g2:0:buffersA|F[8]~235_combout\ & \inst4|g2:0:buffersA|F[7]~116_combout\ & \inst4|g2:0:buffersA|F[6]~133_combout\ & 
\inst4|g2:0:buffersA|F[5]~520_combout\ & \inst4|g2:0:buffersA|F[4]~536_combout\ & \inst4|g2:0:buffersA|F[3]~453_combout\ & \inst4|g2:0:buffersA|F[2]~469_combout\ & \inst4|g2:0:buffersA|F[1]~353_combout\ & \inst4|g2:0:buffersA|F[0]~369_combout\);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a15~portadataout\ <= \D-Memory|ram_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus\(0);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \inst4|g2:0:buffersB|F[14]~219_combout\;

\D-Memory|ram_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\inst4|g2:0:buffersA|F[9]~218_combout\ & \inst4|g2:0:buffersA|F[8]~235_combout\ & \inst4|g2:0:buffersA|F[7]~116_combout\ & \inst4|g2:0:buffersA|F[6]~133_combout\ & 
\inst4|g2:0:buffersA|F[5]~520_combout\ & \inst4|g2:0:buffersA|F[4]~536_combout\ & \inst4|g2:0:buffersA|F[3]~453_combout\ & \inst4|g2:0:buffersA|F[2]~469_combout\ & \inst4|g2:0:buffersA|F[1]~353_combout\ & \inst4|g2:0:buffersA|F[0]~369_combout\);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a14~portadataout\ <= \D-Memory|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \inst4|g2:0:buffersB|F[13]~230_combout\;

\D-Memory|ram_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\inst4|g2:0:buffersA|F[9]~218_combout\ & \inst4|g2:0:buffersA|F[8]~235_combout\ & \inst4|g2:0:buffersA|F[7]~116_combout\ & \inst4|g2:0:buffersA|F[6]~133_combout\ & 
\inst4|g2:0:buffersA|F[5]~520_combout\ & \inst4|g2:0:buffersA|F[4]~536_combout\ & \inst4|g2:0:buffersA|F[3]~453_combout\ & \inst4|g2:0:buffersA|F[2]~469_combout\ & \inst4|g2:0:buffersA|F[1]~353_combout\ & \inst4|g2:0:buffersA|F[0]~369_combout\);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a13~portadataout\ <= \D-Memory|ram_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus\(0);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \inst4|g2:0:buffersB|F[12]~241_combout\;

\D-Memory|ram_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\inst4|g2:0:buffersA|F[9]~218_combout\ & \inst4|g2:0:buffersA|F[8]~235_combout\ & \inst4|g2:0:buffersA|F[7]~116_combout\ & \inst4|g2:0:buffersA|F[6]~133_combout\ & 
\inst4|g2:0:buffersA|F[5]~520_combout\ & \inst4|g2:0:buffersA|F[4]~536_combout\ & \inst4|g2:0:buffersA|F[3]~453_combout\ & \inst4|g2:0:buffersA|F[2]~469_combout\ & \inst4|g2:0:buffersA|F[1]~353_combout\ & \inst4|g2:0:buffersA|F[0]~369_combout\);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a12~portadataout\ <= \D-Memory|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \inst4|g2:0:buffersB|F[11]~252_combout\;

\D-Memory|ram_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\inst4|g2:0:buffersA|F[9]~218_combout\ & \inst4|g2:0:buffersA|F[8]~235_combout\ & \inst4|g2:0:buffersA|F[7]~116_combout\ & \inst4|g2:0:buffersA|F[6]~133_combout\ & 
\inst4|g2:0:buffersA|F[5]~520_combout\ & \inst4|g2:0:buffersA|F[4]~536_combout\ & \inst4|g2:0:buffersA|F[3]~453_combout\ & \inst4|g2:0:buffersA|F[2]~469_combout\ & \inst4|g2:0:buffersA|F[1]~353_combout\ & \inst4|g2:0:buffersA|F[0]~369_combout\);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a11~portadataout\ <= \D-Memory|ram_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \inst4|g2:0:buffersB|F[10]~263_combout\;

\D-Memory|ram_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\inst4|g2:0:buffersA|F[9]~218_combout\ & \inst4|g2:0:buffersA|F[8]~235_combout\ & \inst4|g2:0:buffersA|F[7]~116_combout\ & \inst4|g2:0:buffersA|F[6]~133_combout\ & 
\inst4|g2:0:buffersA|F[5]~520_combout\ & \inst4|g2:0:buffersA|F[4]~536_combout\ & \inst4|g2:0:buffersA|F[3]~453_combout\ & \inst4|g2:0:buffersA|F[2]~469_combout\ & \inst4|g2:0:buffersA|F[1]~353_combout\ & \inst4|g2:0:buffersA|F[0]~369_combout\);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a10~portadataout\ <= \D-Memory|ram_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \inst4|g2:0:buffersB|F[9]~274_combout\;

\D-Memory|ram_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\inst4|g2:0:buffersA|F[9]~218_combout\ & \inst4|g2:0:buffersA|F[8]~235_combout\ & \inst4|g2:0:buffersA|F[7]~116_combout\ & \inst4|g2:0:buffersA|F[6]~133_combout\ & 
\inst4|g2:0:buffersA|F[5]~520_combout\ & \inst4|g2:0:buffersA|F[4]~536_combout\ & \inst4|g2:0:buffersA|F[3]~453_combout\ & \inst4|g2:0:buffersA|F[2]~469_combout\ & \inst4|g2:0:buffersA|F[1]~353_combout\ & \inst4|g2:0:buffersA|F[0]~369_combout\);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a9~portadataout\ <= \D-Memory|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \inst4|g2:0:buffersB|F[8]~285_combout\;

\D-Memory|ram_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\inst4|g2:0:buffersA|F[9]~218_combout\ & \inst4|g2:0:buffersA|F[8]~235_combout\ & \inst4|g2:0:buffersA|F[7]~116_combout\ & \inst4|g2:0:buffersA|F[6]~133_combout\ & 
\inst4|g2:0:buffersA|F[5]~520_combout\ & \inst4|g2:0:buffersA|F[4]~536_combout\ & \inst4|g2:0:buffersA|F[3]~453_combout\ & \inst4|g2:0:buffersA|F[2]~469_combout\ & \inst4|g2:0:buffersA|F[1]~353_combout\ & \inst4|g2:0:buffersA|F[0]~369_combout\);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a8~portadataout\ <= \D-Memory|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \inst4|g2:0:buffersB|F[7]~296_combout\;

\D-Memory|ram_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\inst4|g2:0:buffersA|F[9]~218_combout\ & \inst4|g2:0:buffersA|F[8]~235_combout\ & \inst4|g2:0:buffersA|F[7]~116_combout\ & \inst4|g2:0:buffersA|F[6]~133_combout\ & 
\inst4|g2:0:buffersA|F[5]~520_combout\ & \inst4|g2:0:buffersA|F[4]~536_combout\ & \inst4|g2:0:buffersA|F[3]~453_combout\ & \inst4|g2:0:buffersA|F[2]~469_combout\ & \inst4|g2:0:buffersA|F[1]~353_combout\ & \inst4|g2:0:buffersA|F[0]~369_combout\);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a7~portadataout\ <= \D-Memory|ram_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \inst4|g2:0:buffersB|F[6]~306_combout\;

\D-Memory|ram_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\inst4|g2:0:buffersA|F[9]~218_combout\ & \inst4|g2:0:buffersA|F[8]~235_combout\ & \inst4|g2:0:buffersA|F[7]~116_combout\ & \inst4|g2:0:buffersA|F[6]~133_combout\ & 
\inst4|g2:0:buffersA|F[5]~520_combout\ & \inst4|g2:0:buffersA|F[4]~536_combout\ & \inst4|g2:0:buffersA|F[3]~453_combout\ & \inst4|g2:0:buffersA|F[2]~469_combout\ & \inst4|g2:0:buffersA|F[1]~353_combout\ & \inst4|g2:0:buffersA|F[0]~369_combout\);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a6~portadataout\ <= \D-Memory|ram_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \inst4|g2:0:buffersB|F[5]~316_combout\;

\D-Memory|ram_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\inst4|g2:0:buffersA|F[9]~218_combout\ & \inst4|g2:0:buffersA|F[8]~235_combout\ & \inst4|g2:0:buffersA|F[7]~116_combout\ & \inst4|g2:0:buffersA|F[6]~133_combout\ & 
\inst4|g2:0:buffersA|F[5]~520_combout\ & \inst4|g2:0:buffersA|F[4]~536_combout\ & \inst4|g2:0:buffersA|F[3]~453_combout\ & \inst4|g2:0:buffersA|F[2]~469_combout\ & \inst4|g2:0:buffersA|F[1]~353_combout\ & \inst4|g2:0:buffersA|F[0]~369_combout\);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a5~portadataout\ <= \D-Memory|ram_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \inst4|g2:0:buffersB|F[4]~323_combout\;

\D-Memory|ram_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\inst4|g2:0:buffersA|F[9]~218_combout\ & \inst4|g2:0:buffersA|F[8]~235_combout\ & \inst4|g2:0:buffersA|F[7]~116_combout\ & \inst4|g2:0:buffersA|F[6]~133_combout\ & 
\inst4|g2:0:buffersA|F[5]~520_combout\ & \inst4|g2:0:buffersA|F[4]~536_combout\ & \inst4|g2:0:buffersA|F[3]~453_combout\ & \inst4|g2:0:buffersA|F[2]~469_combout\ & \inst4|g2:0:buffersA|F[1]~353_combout\ & \inst4|g2:0:buffersA|F[0]~369_combout\);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a4~portadataout\ <= \D-Memory|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \inst4|g2:0:buffersB|F[3]~330_combout\;

\D-Memory|ram_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\inst4|g2:0:buffersA|F[9]~218_combout\ & \inst4|g2:0:buffersA|F[8]~235_combout\ & \inst4|g2:0:buffersA|F[7]~116_combout\ & \inst4|g2:0:buffersA|F[6]~133_combout\ & 
\inst4|g2:0:buffersA|F[5]~520_combout\ & \inst4|g2:0:buffersA|F[4]~536_combout\ & \inst4|g2:0:buffersA|F[3]~453_combout\ & \inst4|g2:0:buffersA|F[2]~469_combout\ & \inst4|g2:0:buffersA|F[1]~353_combout\ & \inst4|g2:0:buffersA|F[0]~369_combout\);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a3~portadataout\ <= \D-Memory|ram_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \inst4|g2:0:buffersB|F[2]~337_combout\;

\D-Memory|ram_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\inst4|g2:0:buffersA|F[9]~218_combout\ & \inst4|g2:0:buffersA|F[8]~235_combout\ & \inst4|g2:0:buffersA|F[7]~116_combout\ & \inst4|g2:0:buffersA|F[6]~133_combout\ & 
\inst4|g2:0:buffersA|F[5]~520_combout\ & \inst4|g2:0:buffersA|F[4]~536_combout\ & \inst4|g2:0:buffersA|F[3]~453_combout\ & \inst4|g2:0:buffersA|F[2]~469_combout\ & \inst4|g2:0:buffersA|F[1]~353_combout\ & \inst4|g2:0:buffersA|F[0]~369_combout\);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a2~portadataout\ <= \D-Memory|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \inst4|g2:0:buffersB|F[1]~344_combout\;

\D-Memory|ram_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\inst4|g2:0:buffersA|F[9]~218_combout\ & \inst4|g2:0:buffersA|F[8]~235_combout\ & \inst4|g2:0:buffersA|F[7]~116_combout\ & \inst4|g2:0:buffersA|F[6]~133_combout\ & 
\inst4|g2:0:buffersA|F[5]~520_combout\ & \inst4|g2:0:buffersA|F[4]~536_combout\ & \inst4|g2:0:buffersA|F[3]~453_combout\ & \inst4|g2:0:buffersA|F[2]~469_combout\ & \inst4|g2:0:buffersA|F[1]~353_combout\ & \inst4|g2:0:buffersA|F[0]~369_combout\);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a1~portadataout\ <= \D-Memory|ram_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \inst4|g2:0:buffersB|F[0]~351_combout\;

\D-Memory|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst4|g2:0:buffersA|F[9]~218_combout\ & \inst4|g2:0:buffersA|F[8]~235_combout\ & \inst4|g2:0:buffersA|F[7]~116_combout\ & \inst4|g2:0:buffersA|F[6]~133_combout\ & 
\inst4|g2:0:buffersA|F[5]~520_combout\ & \inst4|g2:0:buffersA|F[4]~536_combout\ & \inst4|g2:0:buffersA|F[3]~453_combout\ & \inst4|g2:0:buffersA|F[2]~469_combout\ & \inst4|g2:0:buffersA|F[1]~353_combout\ & \inst4|g2:0:buffersA|F[0]~369_combout\);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a0~portadataout\ <= \D-Memory|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\inst4|g1:24:regs|ALT_INV_dataout\(11) <= NOT \inst4|g1:24:regs|dataout\(11);
\inst4|g1:25:regs|ALT_INV_dataout\(11) <= NOT \inst4|g1:25:regs|dataout\(11);
\inst4|g2:0:buffersA|ALT_INV_F[11]~309_combout\ <= NOT \inst4|g2:0:buffersA|F[11]~309_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[11]~308_combout\ <= NOT \inst4|g2:0:buffersA|F[11]~308_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[11]~307_combout\ <= NOT \inst4|g2:0:buffersA|F[11]~307_combout\;
\inst4|g1:11:regs|ALT_INV_dataout\(11) <= NOT \inst4|g1:11:regs|dataout\(11);
\inst4|g1:9:regs|ALT_INV_dataout\(11) <= NOT \inst4|g1:9:regs|dataout\(11);
\inst4|g1:13:regs|ALT_INV_dataout\(11) <= NOT \inst4|g1:13:regs|dataout\(11);
\inst4|g1:21:regs|ALT_INV_dataout\(11) <= NOT \inst4|g1:21:regs|dataout\(11);
\inst4|g1:19:regs|ALT_INV_dataout\(11) <= NOT \inst4|g1:19:regs|dataout\(11);
\inst4|g1:26:regs|ALT_INV_dataout\(11) <= NOT \inst4|g1:26:regs|dataout\(11);
\inst4|g2:0:buffersA|ALT_INV_F[11]~306_combout\ <= NOT \inst4|g2:0:buffersA|F[11]~306_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[11]~305_combout\ <= NOT \inst4|g2:0:buffersA|F[11]~305_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[11]~304_combout\ <= NOT \inst4|g2:0:buffersA|F[11]~304_combout\;
\inst4|g1:14:regs|ALT_INV_dataout\(11) <= NOT \inst4|g1:14:regs|dataout\(11);
\inst4|g1:10:regs|ALT_INV_dataout\(11) <= NOT \inst4|g1:10:regs|dataout\(11);
\inst4|g1:15:regs|ALT_INV_dataout\(11) <= NOT \inst4|g1:15:regs|dataout\(11);
\inst4|g1:27:regs|ALT_INV_dataout\(11) <= NOT \inst4|g1:27:regs|dataout\(11);
\inst4|g1:29:regs|ALT_INV_dataout\(11) <= NOT \inst4|g1:29:regs|dataout\(11);
\inst4|g1:30:regs|ALT_INV_dataout\(11) <= NOT \inst4|g1:30:regs|dataout\(11);
\inst4|g1:31:regs|ALT_INV_dataout\(11) <= NOT \inst4|g1:31:regs|dataout\(11);
\ALU|ALT_INV_Mux12~0_combout\ <= NOT \ALU|Mux12~0_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[20]~303_combout\ <= NOT \inst4|g2:0:buffersA|F[20]~303_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[20]~302_combout\ <= NOT \inst4|g2:0:buffersA|F[20]~302_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[20]~301_combout\ <= NOT \inst4|g2:0:buffersA|F[20]~301_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[20]~300_combout\ <= NOT \inst4|g2:0:buffersA|F[20]~300_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[20]~299_combout\ <= NOT \inst4|g2:0:buffersA|F[20]~299_combout\;
\inst4|g1:22:regs|ALT_INV_dataout\(20) <= NOT \inst4|g1:22:regs|dataout\(20);
\inst4|g1:6:regs|ALT_INV_dataout\(20) <= NOT \inst4|g1:6:regs|dataout\(20);
\inst4|g1:23:regs|ALT_INV_dataout\(20) <= NOT \inst4|g1:23:regs|dataout\(20);
\inst4|g1:17:regs|ALT_INV_dataout\(20) <= NOT \inst4|g1:17:regs|dataout\(20);
\inst4|g1:16:regs|ALT_INV_dataout\(20) <= NOT \inst4|g1:16:regs|dataout\(20);
\inst4|g1:18:regs|ALT_INV_dataout\(20) <= NOT \inst4|g1:18:regs|dataout\(20);
\inst4|g2:0:buffersA|ALT_INV_F[20]~298_combout\ <= NOT \inst4|g2:0:buffersA|F[20]~298_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[20]~297_combout\ <= NOT \inst4|g2:0:buffersA|F[20]~297_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[20]~296_combout\ <= NOT \inst4|g2:0:buffersA|F[20]~296_combout\;
\inst4|g1:1:regs|ALT_INV_dataout\(20) <= NOT \inst4|g1:1:regs|dataout\(20);
\inst4|g1:2:regs|ALT_INV_dataout\(20) <= NOT \inst4|g1:2:regs|dataout\(20);
\inst4|g1:4:regs|ALT_INV_dataout\(20) <= NOT \inst4|g1:4:regs|dataout\(20);
\inst4|g1:5:regs|ALT_INV_dataout\(20) <= NOT \inst4|g1:5:regs|dataout\(20);
\inst4|g1:3:regs|ALT_INV_dataout\(20) <= NOT \inst4|g1:3:regs|dataout\(20);
\inst4|g1:7:regs|ALT_INV_dataout\(20) <= NOT \inst4|g1:7:regs|dataout\(20);
\inst4|g2:0:buffersA|ALT_INV_F[20]~295_combout\ <= NOT \inst4|g2:0:buffersA|F[20]~295_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[20]~294_combout\ <= NOT \inst4|g2:0:buffersA|F[20]~294_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[20]~293_combout\ <= NOT \inst4|g2:0:buffersA|F[20]~293_combout\;
\inst4|g1:12:regs|ALT_INV_dataout\(20) <= NOT \inst4|g1:12:regs|dataout\(20);
\inst4|g1:8:regs|ALT_INV_dataout\(20) <= NOT \inst4|g1:8:regs|dataout\(20);
\inst4|g1:20:regs|ALT_INV_dataout\(20) <= NOT \inst4|g1:20:regs|dataout\(20);
\inst4|g1:28:regs|ALT_INV_dataout\(20) <= NOT \inst4|g1:28:regs|dataout\(20);
\inst4|g1:24:regs|ALT_INV_dataout\(20) <= NOT \inst4|g1:24:regs|dataout\(20);
\inst4|g1:25:regs|ALT_INV_dataout\(20) <= NOT \inst4|g1:25:regs|dataout\(20);
\inst4|g2:0:buffersA|ALT_INV_F[20]~292_combout\ <= NOT \inst4|g2:0:buffersA|F[20]~292_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[20]~291_combout\ <= NOT \inst4|g2:0:buffersA|F[20]~291_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[20]~290_combout\ <= NOT \inst4|g2:0:buffersA|F[20]~290_combout\;
\inst4|g1:11:regs|ALT_INV_dataout\(20) <= NOT \inst4|g1:11:regs|dataout\(20);
\inst4|g1:9:regs|ALT_INV_dataout\(20) <= NOT \inst4|g1:9:regs|dataout\(20);
\inst4|g1:13:regs|ALT_INV_dataout\(20) <= NOT \inst4|g1:13:regs|dataout\(20);
\inst4|g1:21:regs|ALT_INV_dataout\(20) <= NOT \inst4|g1:21:regs|dataout\(20);
\inst4|g1:19:regs|ALT_INV_dataout\(20) <= NOT \inst4|g1:19:regs|dataout\(20);
\inst4|g1:26:regs|ALT_INV_dataout\(20) <= NOT \inst4|g1:26:regs|dataout\(20);
\inst4|g2:0:buffersA|ALT_INV_F[20]~289_combout\ <= NOT \inst4|g2:0:buffersA|F[20]~289_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[20]~288_combout\ <= NOT \inst4|g2:0:buffersA|F[20]~288_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[20]~287_combout\ <= NOT \inst4|g2:0:buffersA|F[20]~287_combout\;
\inst4|g1:14:regs|ALT_INV_dataout\(20) <= NOT \inst4|g1:14:regs|dataout\(20);
\inst4|g1:10:regs|ALT_INV_dataout\(20) <= NOT \inst4|g1:10:regs|dataout\(20);
\inst4|g1:15:regs|ALT_INV_dataout\(20) <= NOT \inst4|g1:15:regs|dataout\(20);
\inst4|g1:27:regs|ALT_INV_dataout\(20) <= NOT \inst4|g1:27:regs|dataout\(20);
\inst4|g1:29:regs|ALT_INV_dataout\(20) <= NOT \inst4|g1:29:regs|dataout\(20);
\inst4|g1:30:regs|ALT_INV_dataout\(20) <= NOT \inst4|g1:30:regs|dataout\(20);
\inst4|g1:31:regs|ALT_INV_dataout\(20) <= NOT \inst4|g1:31:regs|dataout\(20);
\ALU|ALT_INV_Mux2~0_combout\ <= NOT \ALU|Mux2~0_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[30]~286_combout\ <= NOT \inst4|g2:0:buffersA|F[30]~286_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[30]~285_combout\ <= NOT \inst4|g2:0:buffersA|F[30]~285_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[30]~284_combout\ <= NOT \inst4|g2:0:buffersA|F[30]~284_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[30]~283_combout\ <= NOT \inst4|g2:0:buffersA|F[30]~283_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[30]~282_combout\ <= NOT \inst4|g2:0:buffersA|F[30]~282_combout\;
\inst4|g1:22:regs|ALT_INV_dataout\(30) <= NOT \inst4|g1:22:regs|dataout\(30);
\inst4|g1:6:regs|ALT_INV_dataout\(30) <= NOT \inst4|g1:6:regs|dataout\(30);
\inst4|g1:23:regs|ALT_INV_dataout\(30) <= NOT \inst4|g1:23:regs|dataout\(30);
\inst4|g1:17:regs|ALT_INV_dataout\(30) <= NOT \inst4|g1:17:regs|dataout\(30);
\inst4|g1:16:regs|ALT_INV_dataout\(30) <= NOT \inst4|g1:16:regs|dataout\(30);
\inst4|g1:18:regs|ALT_INV_dataout\(30) <= NOT \inst4|g1:18:regs|dataout\(30);
\inst4|g2:0:buffersA|ALT_INV_F[30]~281_combout\ <= NOT \inst4|g2:0:buffersA|F[30]~281_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[30]~280_combout\ <= NOT \inst4|g2:0:buffersA|F[30]~280_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[30]~279_combout\ <= NOT \inst4|g2:0:buffersA|F[30]~279_combout\;
\inst4|g1:1:regs|ALT_INV_dataout\(30) <= NOT \inst4|g1:1:regs|dataout\(30);
\inst4|g1:2:regs|ALT_INV_dataout\(30) <= NOT \inst4|g1:2:regs|dataout\(30);
\inst4|g1:4:regs|ALT_INV_dataout\(30) <= NOT \inst4|g1:4:regs|dataout\(30);
\inst4|g1:5:regs|ALT_INV_dataout\(30) <= NOT \inst4|g1:5:regs|dataout\(30);
\inst4|g1:3:regs|ALT_INV_dataout\(30) <= NOT \inst4|g1:3:regs|dataout\(30);
\inst4|g1:7:regs|ALT_INV_dataout\(30) <= NOT \inst4|g1:7:regs|dataout\(30);
\inst4|g2:0:buffersA|ALT_INV_F[30]~278_combout\ <= NOT \inst4|g2:0:buffersA|F[30]~278_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[30]~277_combout\ <= NOT \inst4|g2:0:buffersA|F[30]~277_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[30]~276_combout\ <= NOT \inst4|g2:0:buffersA|F[30]~276_combout\;
\inst4|g1:12:regs|ALT_INV_dataout\(30) <= NOT \inst4|g1:12:regs|dataout\(30);
\inst4|g1:8:regs|ALT_INV_dataout\(30) <= NOT \inst4|g1:8:regs|dataout\(30);
\inst4|g1:20:regs|ALT_INV_dataout\(30) <= NOT \inst4|g1:20:regs|dataout\(30);
\inst4|g1:28:regs|ALT_INV_dataout\(30) <= NOT \inst4|g1:28:regs|dataout\(30);
\inst4|g1:24:regs|ALT_INV_dataout\(30) <= NOT \inst4|g1:24:regs|dataout\(30);
\inst4|g1:25:regs|ALT_INV_dataout\(30) <= NOT \inst4|g1:25:regs|dataout\(30);
\inst4|g2:0:buffersA|ALT_INV_F[30]~275_combout\ <= NOT \inst4|g2:0:buffersA|F[30]~275_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[30]~274_combout\ <= NOT \inst4|g2:0:buffersA|F[30]~274_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[30]~273_combout\ <= NOT \inst4|g2:0:buffersA|F[30]~273_combout\;
\inst4|g1:11:regs|ALT_INV_dataout\(30) <= NOT \inst4|g1:11:regs|dataout\(30);
\inst4|g1:9:regs|ALT_INV_dataout\(30) <= NOT \inst4|g1:9:regs|dataout\(30);
\inst4|g1:13:regs|ALT_INV_dataout\(30) <= NOT \inst4|g1:13:regs|dataout\(30);
\inst4|g1:21:regs|ALT_INV_dataout\(30) <= NOT \inst4|g1:21:regs|dataout\(30);
\inst4|g1:19:regs|ALT_INV_dataout\(30) <= NOT \inst4|g1:19:regs|dataout\(30);
\inst4|g1:26:regs|ALT_INV_dataout\(30) <= NOT \inst4|g1:26:regs|dataout\(30);
\inst4|g2:0:buffersA|ALT_INV_F[30]~272_combout\ <= NOT \inst4|g2:0:buffersA|F[30]~272_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[30]~271_combout\ <= NOT \inst4|g2:0:buffersA|F[30]~271_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[30]~270_combout\ <= NOT \inst4|g2:0:buffersA|F[30]~270_combout\;
\inst4|g1:14:regs|ALT_INV_dataout\(30) <= NOT \inst4|g1:14:regs|dataout\(30);
\inst4|g1:10:regs|ALT_INV_dataout\(30) <= NOT \inst4|g1:10:regs|dataout\(30);
\inst4|g1:15:regs|ALT_INV_dataout\(30) <= NOT \inst4|g1:15:regs|dataout\(30);
\inst4|g1:27:regs|ALT_INV_dataout\(30) <= NOT \inst4|g1:27:regs|dataout\(30);
\inst4|g1:29:regs|ALT_INV_dataout\(30) <= NOT \inst4|g1:29:regs|dataout\(30);
\inst4|g1:30:regs|ALT_INV_dataout\(30) <= NOT \inst4|g1:30:regs|dataout\(30);
\inst4|g1:31:regs|ALT_INV_dataout\(30) <= NOT \inst4|g1:31:regs|dataout\(30);
\ALU|ALT_INV_Mux11~0_combout\ <= NOT \ALU|Mux11~0_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[21]~269_combout\ <= NOT \inst4|g2:0:buffersA|F[21]~269_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[21]~268_combout\ <= NOT \inst4|g2:0:buffersA|F[21]~268_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[21]~267_combout\ <= NOT \inst4|g2:0:buffersA|F[21]~267_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[21]~266_combout\ <= NOT \inst4|g2:0:buffersA|F[21]~266_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[21]~265_combout\ <= NOT \inst4|g2:0:buffersA|F[21]~265_combout\;
\inst4|g1:22:regs|ALT_INV_dataout\(21) <= NOT \inst4|g1:22:regs|dataout\(21);
\inst4|g1:6:regs|ALT_INV_dataout\(21) <= NOT \inst4|g1:6:regs|dataout\(21);
\inst4|g1:23:regs|ALT_INV_dataout\(21) <= NOT \inst4|g1:23:regs|dataout\(21);
\inst4|g1:17:regs|ALT_INV_dataout\(21) <= NOT \inst4|g1:17:regs|dataout\(21);
\inst4|g1:16:regs|ALT_INV_dataout\(21) <= NOT \inst4|g1:16:regs|dataout\(21);
\inst4|g1:18:regs|ALT_INV_dataout\(21) <= NOT \inst4|g1:18:regs|dataout\(21);
\inst4|g2:0:buffersA|ALT_INV_F[21]~264_combout\ <= NOT \inst4|g2:0:buffersA|F[21]~264_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[21]~263_combout\ <= NOT \inst4|g2:0:buffersA|F[21]~263_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[21]~262_combout\ <= NOT \inst4|g2:0:buffersA|F[21]~262_combout\;
\inst4|g1:1:regs|ALT_INV_dataout\(21) <= NOT \inst4|g1:1:regs|dataout\(21);
\inst4|g1:2:regs|ALT_INV_dataout\(21) <= NOT \inst4|g1:2:regs|dataout\(21);
\inst4|g1:4:regs|ALT_INV_dataout\(21) <= NOT \inst4|g1:4:regs|dataout\(21);
\inst4|g1:5:regs|ALT_INV_dataout\(21) <= NOT \inst4|g1:5:regs|dataout\(21);
\inst4|g1:3:regs|ALT_INV_dataout\(21) <= NOT \inst4|g1:3:regs|dataout\(21);
\inst4|g1:7:regs|ALT_INV_dataout\(21) <= NOT \inst4|g1:7:regs|dataout\(21);
\inst4|g2:0:buffersA|ALT_INV_F[21]~261_combout\ <= NOT \inst4|g2:0:buffersA|F[21]~261_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[21]~260_combout\ <= NOT \inst4|g2:0:buffersA|F[21]~260_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[21]~259_combout\ <= NOT \inst4|g2:0:buffersA|F[21]~259_combout\;
\inst4|g1:12:regs|ALT_INV_dataout\(21) <= NOT \inst4|g1:12:regs|dataout\(21);
\inst4|g1:8:regs|ALT_INV_dataout\(21) <= NOT \inst4|g1:8:regs|dataout\(21);
\inst4|g1:20:regs|ALT_INV_dataout\(21) <= NOT \inst4|g1:20:regs|dataout\(21);
\inst4|g1:28:regs|ALT_INV_dataout\(21) <= NOT \inst4|g1:28:regs|dataout\(21);
\inst4|g1:24:regs|ALT_INV_dataout\(21) <= NOT \inst4|g1:24:regs|dataout\(21);
\inst4|g1:25:regs|ALT_INV_dataout\(21) <= NOT \inst4|g1:25:regs|dataout\(21);
\inst4|g2:0:buffersA|ALT_INV_F[21]~258_combout\ <= NOT \inst4|g2:0:buffersA|F[21]~258_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[21]~257_combout\ <= NOT \inst4|g2:0:buffersA|F[21]~257_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[21]~256_combout\ <= NOT \inst4|g2:0:buffersA|F[21]~256_combout\;
\inst4|g1:11:regs|ALT_INV_dataout\(21) <= NOT \inst4|g1:11:regs|dataout\(21);
\inst4|g1:9:regs|ALT_INV_dataout\(21) <= NOT \inst4|g1:9:regs|dataout\(21);
\inst4|g1:13:regs|ALT_INV_dataout\(21) <= NOT \inst4|g1:13:regs|dataout\(21);
\inst4|g1:21:regs|ALT_INV_dataout\(21) <= NOT \inst4|g1:21:regs|dataout\(21);
\inst4|g1:19:regs|ALT_INV_dataout\(21) <= NOT \inst4|g1:19:regs|dataout\(21);
\inst4|g1:26:regs|ALT_INV_dataout\(21) <= NOT \inst4|g1:26:regs|dataout\(21);
\inst4|g2:0:buffersA|ALT_INV_F[21]~255_combout\ <= NOT \inst4|g2:0:buffersA|F[21]~255_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[21]~254_combout\ <= NOT \inst4|g2:0:buffersA|F[21]~254_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[21]~253_combout\ <= NOT \inst4|g2:0:buffersA|F[21]~253_combout\;
\inst4|g1:14:regs|ALT_INV_dataout\(21) <= NOT \inst4|g1:14:regs|dataout\(21);
\inst4|g1:10:regs|ALT_INV_dataout\(21) <= NOT \inst4|g1:10:regs|dataout\(21);
\inst4|g1:15:regs|ALT_INV_dataout\(21) <= NOT \inst4|g1:15:regs|dataout\(21);
\inst4|g1:27:regs|ALT_INV_dataout\(21) <= NOT \inst4|g1:27:regs|dataout\(21);
\inst4|g1:29:regs|ALT_INV_dataout\(21) <= NOT \inst4|g1:29:regs|dataout\(21);
\inst4|g1:30:regs|ALT_INV_dataout\(21) <= NOT \inst4|g1:30:regs|dataout\(21);
\inst4|g1:31:regs|ALT_INV_dataout\(21) <= NOT \inst4|g1:31:regs|dataout\(21);
\ALU|ALT_INV_Equal1~1_combout\ <= NOT \ALU|Equal1~1_combout\;
\ALU|ALT_INV_Mux14~0_combout\ <= NOT \ALU|Mux14~0_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[18]~252_combout\ <= NOT \inst4|g2:0:buffersA|F[18]~252_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[18]~251_combout\ <= NOT \inst4|g2:0:buffersA|F[18]~251_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[18]~250_combout\ <= NOT \inst4|g2:0:buffersA|F[18]~250_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[18]~249_combout\ <= NOT \inst4|g2:0:buffersA|F[18]~249_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[18]~248_combout\ <= NOT \inst4|g2:0:buffersA|F[18]~248_combout\;
\inst4|g1:22:regs|ALT_INV_dataout\(18) <= NOT \inst4|g1:22:regs|dataout\(18);
\inst4|g1:6:regs|ALT_INV_dataout\(18) <= NOT \inst4|g1:6:regs|dataout\(18);
\inst4|g1:23:regs|ALT_INV_dataout\(18) <= NOT \inst4|g1:23:regs|dataout\(18);
\inst4|g1:17:regs|ALT_INV_dataout\(18) <= NOT \inst4|g1:17:regs|dataout\(18);
\inst4|g1:16:regs|ALT_INV_dataout\(18) <= NOT \inst4|g1:16:regs|dataout\(18);
\inst4|g1:18:regs|ALT_INV_dataout\(18) <= NOT \inst4|g1:18:regs|dataout\(18);
\inst4|g2:0:buffersA|ALT_INV_F[18]~247_combout\ <= NOT \inst4|g2:0:buffersA|F[18]~247_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[18]~246_combout\ <= NOT \inst4|g2:0:buffersA|F[18]~246_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[18]~245_combout\ <= NOT \inst4|g2:0:buffersA|F[18]~245_combout\;
\inst4|g1:1:regs|ALT_INV_dataout\(18) <= NOT \inst4|g1:1:regs|dataout\(18);
\inst4|g1:2:regs|ALT_INV_dataout\(18) <= NOT \inst4|g1:2:regs|dataout\(18);
\inst4|g1:4:regs|ALT_INV_dataout\(18) <= NOT \inst4|g1:4:regs|dataout\(18);
\inst4|g1:5:regs|ALT_INV_dataout\(18) <= NOT \inst4|g1:5:regs|dataout\(18);
\inst4|g1:3:regs|ALT_INV_dataout\(18) <= NOT \inst4|g1:3:regs|dataout\(18);
\inst4|g1:7:regs|ALT_INV_dataout\(18) <= NOT \inst4|g1:7:regs|dataout\(18);
\inst4|g2:0:buffersA|ALT_INV_F[18]~244_combout\ <= NOT \inst4|g2:0:buffersA|F[18]~244_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[18]~243_combout\ <= NOT \inst4|g2:0:buffersA|F[18]~243_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[18]~242_combout\ <= NOT \inst4|g2:0:buffersA|F[18]~242_combout\;
\inst4|g1:12:regs|ALT_INV_dataout\(18) <= NOT \inst4|g1:12:regs|dataout\(18);
\inst4|g1:8:regs|ALT_INV_dataout\(18) <= NOT \inst4|g1:8:regs|dataout\(18);
\inst4|g1:20:regs|ALT_INV_dataout\(18) <= NOT \inst4|g1:20:regs|dataout\(18);
\inst4|g1:28:regs|ALT_INV_dataout\(18) <= NOT \inst4|g1:28:regs|dataout\(18);
\inst4|g1:24:regs|ALT_INV_dataout\(18) <= NOT \inst4|g1:24:regs|dataout\(18);
\inst4|g1:25:regs|ALT_INV_dataout\(18) <= NOT \inst4|g1:25:regs|dataout\(18);
\inst4|g2:0:buffersA|ALT_INV_F[18]~241_combout\ <= NOT \inst4|g2:0:buffersA|F[18]~241_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[18]~240_combout\ <= NOT \inst4|g2:0:buffersA|F[18]~240_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[18]~239_combout\ <= NOT \inst4|g2:0:buffersA|F[18]~239_combout\;
\inst4|g1:11:regs|ALT_INV_dataout\(18) <= NOT \inst4|g1:11:regs|dataout\(18);
\inst4|g1:9:regs|ALT_INV_dataout\(18) <= NOT \inst4|g1:9:regs|dataout\(18);
\inst4|g1:13:regs|ALT_INV_dataout\(18) <= NOT \inst4|g1:13:regs|dataout\(18);
\inst4|g1:21:regs|ALT_INV_dataout\(18) <= NOT \inst4|g1:21:regs|dataout\(18);
\inst4|g1:19:regs|ALT_INV_dataout\(18) <= NOT \inst4|g1:19:regs|dataout\(18);
\inst4|g1:26:regs|ALT_INV_dataout\(18) <= NOT \inst4|g1:26:regs|dataout\(18);
\inst4|g2:0:buffersA|ALT_INV_F[18]~238_combout\ <= NOT \inst4|g2:0:buffersA|F[18]~238_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[18]~237_combout\ <= NOT \inst4|g2:0:buffersA|F[18]~237_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[18]~236_combout\ <= NOT \inst4|g2:0:buffersA|F[18]~236_combout\;
\inst4|g1:14:regs|ALT_INV_dataout\(18) <= NOT \inst4|g1:14:regs|dataout\(18);
\inst4|g1:10:regs|ALT_INV_dataout\(18) <= NOT \inst4|g1:10:regs|dataout\(18);
\inst4|g1:15:regs|ALT_INV_dataout\(18) <= NOT \inst4|g1:15:regs|dataout\(18);
\inst4|g1:27:regs|ALT_INV_dataout\(18) <= NOT \inst4|g1:27:regs|dataout\(18);
\inst4|g1:29:regs|ALT_INV_dataout\(18) <= NOT \inst4|g1:29:regs|dataout\(18);
\inst4|g1:30:regs|ALT_INV_dataout\(18) <= NOT \inst4|g1:30:regs|dataout\(18);
\inst4|g1:31:regs|ALT_INV_dataout\(18) <= NOT \inst4|g1:31:regs|dataout\(18);
\ALU|ALT_INV_Mux24~0_combout\ <= NOT \ALU|Mux24~0_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[8]~235_combout\ <= NOT \inst4|g2:0:buffersA|F[8]~235_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[8]~234_combout\ <= NOT \inst4|g2:0:buffersA|F[8]~234_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[8]~233_combout\ <= NOT \inst4|g2:0:buffersA|F[8]~233_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[8]~232_combout\ <= NOT \inst4|g2:0:buffersA|F[8]~232_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[8]~231_combout\ <= NOT \inst4|g2:0:buffersA|F[8]~231_combout\;
\inst4|g1:22:regs|ALT_INV_dataout\(8) <= NOT \inst4|g1:22:regs|dataout\(8);
\inst4|g1:6:regs|ALT_INV_dataout\(8) <= NOT \inst4|g1:6:regs|dataout\(8);
\inst4|g1:23:regs|ALT_INV_dataout\(8) <= NOT \inst4|g1:23:regs|dataout\(8);
\inst4|g1:17:regs|ALT_INV_dataout\(8) <= NOT \inst4|g1:17:regs|dataout\(8);
\inst4|g1:16:regs|ALT_INV_dataout\(8) <= NOT \inst4|g1:16:regs|dataout\(8);
\inst4|g1:18:regs|ALT_INV_dataout\(8) <= NOT \inst4|g1:18:regs|dataout\(8);
\inst4|g2:0:buffersA|ALT_INV_F[8]~230_combout\ <= NOT \inst4|g2:0:buffersA|F[8]~230_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[8]~229_combout\ <= NOT \inst4|g2:0:buffersA|F[8]~229_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[8]~228_combout\ <= NOT \inst4|g2:0:buffersA|F[8]~228_combout\;
\inst4|g1:1:regs|ALT_INV_dataout\(8) <= NOT \inst4|g1:1:regs|dataout\(8);
\inst4|g1:2:regs|ALT_INV_dataout\(8) <= NOT \inst4|g1:2:regs|dataout\(8);
\inst4|g1:4:regs|ALT_INV_dataout\(8) <= NOT \inst4|g1:4:regs|dataout\(8);
\inst4|g1:5:regs|ALT_INV_dataout\(8) <= NOT \inst4|g1:5:regs|dataout\(8);
\inst4|g1:3:regs|ALT_INV_dataout\(8) <= NOT \inst4|g1:3:regs|dataout\(8);
\inst4|g1:7:regs|ALT_INV_dataout\(8) <= NOT \inst4|g1:7:regs|dataout\(8);
\inst4|g2:0:buffersA|ALT_INV_F[8]~227_combout\ <= NOT \inst4|g2:0:buffersA|F[8]~227_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[8]~226_combout\ <= NOT \inst4|g2:0:buffersA|F[8]~226_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[8]~225_combout\ <= NOT \inst4|g2:0:buffersA|F[8]~225_combout\;
\inst4|g1:12:regs|ALT_INV_dataout\(8) <= NOT \inst4|g1:12:regs|dataout\(8);
\inst4|g1:8:regs|ALT_INV_dataout\(8) <= NOT \inst4|g1:8:regs|dataout\(8);
\inst4|g1:20:regs|ALT_INV_dataout\(8) <= NOT \inst4|g1:20:regs|dataout\(8);
\inst4|g1:28:regs|ALT_INV_dataout\(8) <= NOT \inst4|g1:28:regs|dataout\(8);
\inst4|g1:24:regs|ALT_INV_dataout\(8) <= NOT \inst4|g1:24:regs|dataout\(8);
\inst4|g1:25:regs|ALT_INV_dataout\(8) <= NOT \inst4|g1:25:regs|dataout\(8);
\inst4|g2:0:buffersA|ALT_INV_F[8]~224_combout\ <= NOT \inst4|g2:0:buffersA|F[8]~224_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[8]~223_combout\ <= NOT \inst4|g2:0:buffersA|F[8]~223_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[8]~222_combout\ <= NOT \inst4|g2:0:buffersA|F[8]~222_combout\;
\inst4|g1:11:regs|ALT_INV_dataout\(8) <= NOT \inst4|g1:11:regs|dataout\(8);
\inst4|g1:9:regs|ALT_INV_dataout\(8) <= NOT \inst4|g1:9:regs|dataout\(8);
\inst4|g1:13:regs|ALT_INV_dataout\(8) <= NOT \inst4|g1:13:regs|dataout\(8);
\inst4|g1:21:regs|ALT_INV_dataout\(8) <= NOT \inst4|g1:21:regs|dataout\(8);
\inst4|g1:19:regs|ALT_INV_dataout\(8) <= NOT \inst4|g1:19:regs|dataout\(8);
\inst4|g1:26:regs|ALT_INV_dataout\(8) <= NOT \inst4|g1:26:regs|dataout\(8);
\inst4|g2:0:buffersA|ALT_INV_F[8]~221_combout\ <= NOT \inst4|g2:0:buffersA|F[8]~221_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[8]~220_combout\ <= NOT \inst4|g2:0:buffersA|F[8]~220_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[8]~219_combout\ <= NOT \inst4|g2:0:buffersA|F[8]~219_combout\;
\inst4|g1:14:regs|ALT_INV_dataout\(8) <= NOT \inst4|g1:14:regs|dataout\(8);
\inst4|g1:10:regs|ALT_INV_dataout\(8) <= NOT \inst4|g1:10:regs|dataout\(8);
\inst4|g1:15:regs|ALT_INV_dataout\(8) <= NOT \inst4|g1:15:regs|dataout\(8);
\inst4|g1:27:regs|ALT_INV_dataout\(8) <= NOT \inst4|g1:27:regs|dataout\(8);
\inst4|g1:29:regs|ALT_INV_dataout\(8) <= NOT \inst4|g1:29:regs|dataout\(8);
\inst4|g1:30:regs|ALT_INV_dataout\(8) <= NOT \inst4|g1:30:regs|dataout\(8);
\inst4|g1:31:regs|ALT_INV_dataout\(8) <= NOT \inst4|g1:31:regs|dataout\(8);
\ALU|ALT_INV_Mux23~0_combout\ <= NOT \ALU|Mux23~0_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[9]~218_combout\ <= NOT \inst4|g2:0:buffersA|F[9]~218_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[9]~217_combout\ <= NOT \inst4|g2:0:buffersA|F[9]~217_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[9]~216_combout\ <= NOT \inst4|g2:0:buffersA|F[9]~216_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[9]~215_combout\ <= NOT \inst4|g2:0:buffersA|F[9]~215_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[9]~214_combout\ <= NOT \inst4|g2:0:buffersA|F[9]~214_combout\;
\inst4|g1:22:regs|ALT_INV_dataout\(9) <= NOT \inst4|g1:22:regs|dataout\(9);
\inst4|g1:6:regs|ALT_INV_dataout\(9) <= NOT \inst4|g1:6:regs|dataout\(9);
\inst4|g1:23:regs|ALT_INV_dataout\(9) <= NOT \inst4|g1:23:regs|dataout\(9);
\inst4|g1:17:regs|ALT_INV_dataout\(9) <= NOT \inst4|g1:17:regs|dataout\(9);
\inst4|g1:16:regs|ALT_INV_dataout\(9) <= NOT \inst4|g1:16:regs|dataout\(9);
\inst4|g1:18:regs|ALT_INV_dataout\(9) <= NOT \inst4|g1:18:regs|dataout\(9);
\inst4|g2:0:buffersA|ALT_INV_F[9]~213_combout\ <= NOT \inst4|g2:0:buffersA|F[9]~213_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[9]~212_combout\ <= NOT \inst4|g2:0:buffersA|F[9]~212_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[9]~211_combout\ <= NOT \inst4|g2:0:buffersA|F[9]~211_combout\;
\inst4|g1:1:regs|ALT_INV_dataout\(9) <= NOT \inst4|g1:1:regs|dataout\(9);
\inst4|g1:2:regs|ALT_INV_dataout\(9) <= NOT \inst4|g1:2:regs|dataout\(9);
\inst4|g1:4:regs|ALT_INV_dataout\(9) <= NOT \inst4|g1:4:regs|dataout\(9);
\inst4|g1:5:regs|ALT_INV_dataout\(9) <= NOT \inst4|g1:5:regs|dataout\(9);
\inst4|g1:3:regs|ALT_INV_dataout\(9) <= NOT \inst4|g1:3:regs|dataout\(9);
\inst4|g1:7:regs|ALT_INV_dataout\(9) <= NOT \inst4|g1:7:regs|dataout\(9);
\inst4|g2:0:buffersA|ALT_INV_F[9]~210_combout\ <= NOT \inst4|g2:0:buffersA|F[9]~210_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[9]~209_combout\ <= NOT \inst4|g2:0:buffersA|F[9]~209_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[9]~208_combout\ <= NOT \inst4|g2:0:buffersA|F[9]~208_combout\;
\inst4|g1:12:regs|ALT_INV_dataout\(9) <= NOT \inst4|g1:12:regs|dataout\(9);
\inst4|g1:8:regs|ALT_INV_dataout\(9) <= NOT \inst4|g1:8:regs|dataout\(9);
\inst4|g1:20:regs|ALT_INV_dataout\(9) <= NOT \inst4|g1:20:regs|dataout\(9);
\inst4|g1:28:regs|ALT_INV_dataout\(9) <= NOT \inst4|g1:28:regs|dataout\(9);
\inst4|g1:24:regs|ALT_INV_dataout\(9) <= NOT \inst4|g1:24:regs|dataout\(9);
\inst4|g1:25:regs|ALT_INV_dataout\(9) <= NOT \inst4|g1:25:regs|dataout\(9);
\inst4|g2:0:buffersA|ALT_INV_F[9]~207_combout\ <= NOT \inst4|g2:0:buffersA|F[9]~207_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[9]~206_combout\ <= NOT \inst4|g2:0:buffersA|F[9]~206_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[9]~205_combout\ <= NOT \inst4|g2:0:buffersA|F[9]~205_combout\;
\inst4|g1:11:regs|ALT_INV_dataout\(9) <= NOT \inst4|g1:11:regs|dataout\(9);
\inst4|g1:9:regs|ALT_INV_dataout\(9) <= NOT \inst4|g1:9:regs|dataout\(9);
\inst4|g1:13:regs|ALT_INV_dataout\(9) <= NOT \inst4|g1:13:regs|dataout\(9);
\inst4|g1:21:regs|ALT_INV_dataout\(9) <= NOT \inst4|g1:21:regs|dataout\(9);
\inst4|g1:19:regs|ALT_INV_dataout\(9) <= NOT \inst4|g1:19:regs|dataout\(9);
\inst4|g1:26:regs|ALT_INV_dataout\(9) <= NOT \inst4|g1:26:regs|dataout\(9);
\inst4|g2:0:buffersA|ALT_INV_F[9]~204_combout\ <= NOT \inst4|g2:0:buffersA|F[9]~204_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[9]~203_combout\ <= NOT \inst4|g2:0:buffersA|F[9]~203_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[9]~202_combout\ <= NOT \inst4|g2:0:buffersA|F[9]~202_combout\;
\inst4|g1:14:regs|ALT_INV_dataout\(9) <= NOT \inst4|g1:14:regs|dataout\(9);
\inst4|g1:10:regs|ALT_INV_dataout\(9) <= NOT \inst4|g1:10:regs|dataout\(9);
\inst4|g1:15:regs|ALT_INV_dataout\(9) <= NOT \inst4|g1:15:regs|dataout\(9);
\inst4|g1:27:regs|ALT_INV_dataout\(9) <= NOT \inst4|g1:27:regs|dataout\(9);
\inst4|g1:29:regs|ALT_INV_dataout\(9) <= NOT \inst4|g1:29:regs|dataout\(9);
\inst4|g1:30:regs|ALT_INV_dataout\(9) <= NOT \inst4|g1:30:regs|dataout\(9);
\inst4|g1:31:regs|ALT_INV_dataout\(9) <= NOT \inst4|g1:31:regs|dataout\(9);
\ALU|ALT_INV_Mux13~0_combout\ <= NOT \ALU|Mux13~0_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[19]~201_combout\ <= NOT \inst4|g2:0:buffersA|F[19]~201_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[19]~200_combout\ <= NOT \inst4|g2:0:buffersA|F[19]~200_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[19]~199_combout\ <= NOT \inst4|g2:0:buffersA|F[19]~199_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[19]~198_combout\ <= NOT \inst4|g2:0:buffersA|F[19]~198_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[19]~197_combout\ <= NOT \inst4|g2:0:buffersA|F[19]~197_combout\;
\inst4|g1:22:regs|ALT_INV_dataout\(19) <= NOT \inst4|g1:22:regs|dataout\(19);
\inst4|g1:6:regs|ALT_INV_dataout\(19) <= NOT \inst4|g1:6:regs|dataout\(19);
\inst4|g1:23:regs|ALT_INV_dataout\(19) <= NOT \inst4|g1:23:regs|dataout\(19);
\inst4|g1:17:regs|ALT_INV_dataout\(19) <= NOT \inst4|g1:17:regs|dataout\(19);
\inst4|g1:16:regs|ALT_INV_dataout\(19) <= NOT \inst4|g1:16:regs|dataout\(19);
\inst4|g1:18:regs|ALT_INV_dataout\(19) <= NOT \inst4|g1:18:regs|dataout\(19);
\inst4|g2:0:buffersA|ALT_INV_F[19]~196_combout\ <= NOT \inst4|g2:0:buffersA|F[19]~196_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[19]~195_combout\ <= NOT \inst4|g2:0:buffersA|F[19]~195_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[19]~194_combout\ <= NOT \inst4|g2:0:buffersA|F[19]~194_combout\;
\inst4|g1:1:regs|ALT_INV_dataout\(19) <= NOT \inst4|g1:1:regs|dataout\(19);
\inst4|g1:2:regs|ALT_INV_dataout\(19) <= NOT \inst4|g1:2:regs|dataout\(19);
\inst4|g1:4:regs|ALT_INV_dataout\(19) <= NOT \inst4|g1:4:regs|dataout\(19);
\inst4|g1:5:regs|ALT_INV_dataout\(19) <= NOT \inst4|g1:5:regs|dataout\(19);
\inst4|g1:3:regs|ALT_INV_dataout\(19) <= NOT \inst4|g1:3:regs|dataout\(19);
\inst4|g1:7:regs|ALT_INV_dataout\(19) <= NOT \inst4|g1:7:regs|dataout\(19);
\inst4|g2:0:buffersA|ALT_INV_F[19]~193_combout\ <= NOT \inst4|g2:0:buffersA|F[19]~193_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[19]~192_combout\ <= NOT \inst4|g2:0:buffersA|F[19]~192_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[19]~191_combout\ <= NOT \inst4|g2:0:buffersA|F[19]~191_combout\;
\inst4|g1:12:regs|ALT_INV_dataout\(19) <= NOT \inst4|g1:12:regs|dataout\(19);
\inst4|g1:8:regs|ALT_INV_dataout\(19) <= NOT \inst4|g1:8:regs|dataout\(19);
\inst4|g1:20:regs|ALT_INV_dataout\(19) <= NOT \inst4|g1:20:regs|dataout\(19);
\inst4|g1:28:regs|ALT_INV_dataout\(19) <= NOT \inst4|g1:28:regs|dataout\(19);
\inst4|g1:24:regs|ALT_INV_dataout\(19) <= NOT \inst4|g1:24:regs|dataout\(19);
\inst4|g1:25:regs|ALT_INV_dataout\(19) <= NOT \inst4|g1:25:regs|dataout\(19);
\inst4|g2:0:buffersA|ALT_INV_F[19]~190_combout\ <= NOT \inst4|g2:0:buffersA|F[19]~190_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[19]~189_combout\ <= NOT \inst4|g2:0:buffersA|F[19]~189_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[19]~188_combout\ <= NOT \inst4|g2:0:buffersA|F[19]~188_combout\;
\inst4|g1:11:regs|ALT_INV_dataout\(19) <= NOT \inst4|g1:11:regs|dataout\(19);
\inst4|g1:9:regs|ALT_INV_dataout\(19) <= NOT \inst4|g1:9:regs|dataout\(19);
\inst4|g1:13:regs|ALT_INV_dataout\(19) <= NOT \inst4|g1:13:regs|dataout\(19);
\inst4|g1:21:regs|ALT_INV_dataout\(19) <= NOT \inst4|g1:21:regs|dataout\(19);
\inst4|g1:19:regs|ALT_INV_dataout\(19) <= NOT \inst4|g1:19:regs|dataout\(19);
\inst4|g1:26:regs|ALT_INV_dataout\(19) <= NOT \inst4|g1:26:regs|dataout\(19);
\inst4|g2:0:buffersA|ALT_INV_F[19]~187_combout\ <= NOT \inst4|g2:0:buffersA|F[19]~187_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[19]~186_combout\ <= NOT \inst4|g2:0:buffersA|F[19]~186_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[19]~185_combout\ <= NOT \inst4|g2:0:buffersA|F[19]~185_combout\;
\inst4|g1:14:regs|ALT_INV_dataout\(19) <= NOT \inst4|g1:14:regs|dataout\(19);
\inst4|g1:10:regs|ALT_INV_dataout\(19) <= NOT \inst4|g1:10:regs|dataout\(19);
\inst4|g1:15:regs|ALT_INV_dataout\(19) <= NOT \inst4|g1:15:regs|dataout\(19);
\inst4|g1:27:regs|ALT_INV_dataout\(19) <= NOT \inst4|g1:27:regs|dataout\(19);
\inst4|g1:29:regs|ALT_INV_dataout\(19) <= NOT \inst4|g1:29:regs|dataout\(19);
\inst4|g1:30:regs|ALT_INV_dataout\(19) <= NOT \inst4|g1:30:regs|dataout\(19);
\inst4|g1:31:regs|ALT_INV_dataout\(19) <= NOT \inst4|g1:31:regs|dataout\(19);
\ALU|ALT_INV_Mux4~0_combout\ <= NOT \ALU|Mux4~0_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[28]~184_combout\ <= NOT \inst4|g2:0:buffersA|F[28]~184_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[28]~183_combout\ <= NOT \inst4|g2:0:buffersA|F[28]~183_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[28]~182_combout\ <= NOT \inst4|g2:0:buffersA|F[28]~182_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[28]~181_combout\ <= NOT \inst4|g2:0:buffersA|F[28]~181_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[28]~180_combout\ <= NOT \inst4|g2:0:buffersA|F[28]~180_combout\;
\inst4|g1:22:regs|ALT_INV_dataout\(28) <= NOT \inst4|g1:22:regs|dataout\(28);
\inst4|g1:6:regs|ALT_INV_dataout\(28) <= NOT \inst4|g1:6:regs|dataout\(28);
\inst4|g1:23:regs|ALT_INV_dataout\(28) <= NOT \inst4|g1:23:regs|dataout\(28);
\inst4|g1:17:regs|ALT_INV_dataout\(28) <= NOT \inst4|g1:17:regs|dataout\(28);
\inst4|g1:16:regs|ALT_INV_dataout\(28) <= NOT \inst4|g1:16:regs|dataout\(28);
\inst4|g1:18:regs|ALT_INV_dataout\(28) <= NOT \inst4|g1:18:regs|dataout\(28);
\inst4|g2:0:buffersA|ALT_INV_F[28]~179_combout\ <= NOT \inst4|g2:0:buffersA|F[28]~179_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[28]~178_combout\ <= NOT \inst4|g2:0:buffersA|F[28]~178_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[28]~177_combout\ <= NOT \inst4|g2:0:buffersA|F[28]~177_combout\;
\inst4|g1:1:regs|ALT_INV_dataout\(28) <= NOT \inst4|g1:1:regs|dataout\(28);
\inst4|g1:2:regs|ALT_INV_dataout\(28) <= NOT \inst4|g1:2:regs|dataout\(28);
\inst4|g1:4:regs|ALT_INV_dataout\(28) <= NOT \inst4|g1:4:regs|dataout\(28);
\inst4|g1:5:regs|ALT_INV_dataout\(28) <= NOT \inst4|g1:5:regs|dataout\(28);
\inst4|g1:3:regs|ALT_INV_dataout\(28) <= NOT \inst4|g1:3:regs|dataout\(28);
\inst4|g1:7:regs|ALT_INV_dataout\(28) <= NOT \inst4|g1:7:regs|dataout\(28);
\inst4|g2:0:buffersA|ALT_INV_F[28]~176_combout\ <= NOT \inst4|g2:0:buffersA|F[28]~176_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[28]~175_combout\ <= NOT \inst4|g2:0:buffersA|F[28]~175_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[28]~174_combout\ <= NOT \inst4|g2:0:buffersA|F[28]~174_combout\;
\inst4|g1:12:regs|ALT_INV_dataout\(28) <= NOT \inst4|g1:12:regs|dataout\(28);
\inst4|g1:8:regs|ALT_INV_dataout\(28) <= NOT \inst4|g1:8:regs|dataout\(28);
\inst4|g1:20:regs|ALT_INV_dataout\(28) <= NOT \inst4|g1:20:regs|dataout\(28);
\inst4|g1:28:regs|ALT_INV_dataout\(28) <= NOT \inst4|g1:28:regs|dataout\(28);
\inst4|g1:24:regs|ALT_INV_dataout\(28) <= NOT \inst4|g1:24:regs|dataout\(28);
\inst4|g1:25:regs|ALT_INV_dataout\(28) <= NOT \inst4|g1:25:regs|dataout\(28);
\inst4|g2:0:buffersA|ALT_INV_F[28]~173_combout\ <= NOT \inst4|g2:0:buffersA|F[28]~173_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[28]~172_combout\ <= NOT \inst4|g2:0:buffersA|F[28]~172_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[28]~171_combout\ <= NOT \inst4|g2:0:buffersA|F[28]~171_combout\;
\inst4|g1:11:regs|ALT_INV_dataout\(28) <= NOT \inst4|g1:11:regs|dataout\(28);
\inst4|g1:9:regs|ALT_INV_dataout\(28) <= NOT \inst4|g1:9:regs|dataout\(28);
\inst4|g1:13:regs|ALT_INV_dataout\(28) <= NOT \inst4|g1:13:regs|dataout\(28);
\inst4|g1:21:regs|ALT_INV_dataout\(28) <= NOT \inst4|g1:21:regs|dataout\(28);
\inst4|g1:19:regs|ALT_INV_dataout\(28) <= NOT \inst4|g1:19:regs|dataout\(28);
\inst4|g1:26:regs|ALT_INV_dataout\(28) <= NOT \inst4|g1:26:regs|dataout\(28);
\inst4|g2:0:buffersA|ALT_INV_F[28]~170_combout\ <= NOT \inst4|g2:0:buffersA|F[28]~170_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[28]~169_combout\ <= NOT \inst4|g2:0:buffersA|F[28]~169_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[28]~168_combout\ <= NOT \inst4|g2:0:buffersA|F[28]~168_combout\;
\inst4|g1:14:regs|ALT_INV_dataout\(28) <= NOT \inst4|g1:14:regs|dataout\(28);
\inst4|g1:10:regs|ALT_INV_dataout\(28) <= NOT \inst4|g1:10:regs|dataout\(28);
\inst4|g1:15:regs|ALT_INV_dataout\(28) <= NOT \inst4|g1:15:regs|dataout\(28);
\inst4|g1:27:regs|ALT_INV_dataout\(28) <= NOT \inst4|g1:27:regs|dataout\(28);
\inst4|g1:29:regs|ALT_INV_dataout\(28) <= NOT \inst4|g1:29:regs|dataout\(28);
\inst4|g1:30:regs|ALT_INV_dataout\(28) <= NOT \inst4|g1:30:regs|dataout\(28);
\inst4|g1:31:regs|ALT_INV_dataout\(28) <= NOT \inst4|g1:31:regs|dataout\(28);
\ALU|ALT_INV_Equal1~0_combout\ <= NOT \ALU|Equal1~0_combout\;
\ALU|ALT_INV_Mux15~0_combout\ <= NOT \ALU|Mux15~0_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[17]~167_combout\ <= NOT \inst4|g2:0:buffersA|F[17]~167_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[17]~166_combout\ <= NOT \inst4|g2:0:buffersA|F[17]~166_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[17]~165_combout\ <= NOT \inst4|g2:0:buffersA|F[17]~165_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[17]~164_combout\ <= NOT \inst4|g2:0:buffersA|F[17]~164_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[17]~163_combout\ <= NOT \inst4|g2:0:buffersA|F[17]~163_combout\;
\inst4|g1:22:regs|ALT_INV_dataout\(17) <= NOT \inst4|g1:22:regs|dataout\(17);
\inst4|g1:6:regs|ALT_INV_dataout\(17) <= NOT \inst4|g1:6:regs|dataout\(17);
\inst4|g1:23:regs|ALT_INV_dataout\(17) <= NOT \inst4|g1:23:regs|dataout\(17);
\inst4|g1:17:regs|ALT_INV_dataout\(17) <= NOT \inst4|g1:17:regs|dataout\(17);
\inst4|g1:16:regs|ALT_INV_dataout\(17) <= NOT \inst4|g1:16:regs|dataout\(17);
\inst4|g1:18:regs|ALT_INV_dataout\(17) <= NOT \inst4|g1:18:regs|dataout\(17);
\inst4|g2:0:buffersA|ALT_INV_F[17]~162_combout\ <= NOT \inst4|g2:0:buffersA|F[17]~162_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[17]~161_combout\ <= NOT \inst4|g2:0:buffersA|F[17]~161_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[17]~160_combout\ <= NOT \inst4|g2:0:buffersA|F[17]~160_combout\;
\inst4|g1:1:regs|ALT_INV_dataout\(17) <= NOT \inst4|g1:1:regs|dataout\(17);
\inst4|g1:2:regs|ALT_INV_dataout\(17) <= NOT \inst4|g1:2:regs|dataout\(17);
\inst4|g1:4:regs|ALT_INV_dataout\(17) <= NOT \inst4|g1:4:regs|dataout\(17);
\inst4|g1:5:regs|ALT_INV_dataout\(17) <= NOT \inst4|g1:5:regs|dataout\(17);
\inst4|g1:3:regs|ALT_INV_dataout\(17) <= NOT \inst4|g1:3:regs|dataout\(17);
\inst4|g1:7:regs|ALT_INV_dataout\(17) <= NOT \inst4|g1:7:regs|dataout\(17);
\inst4|g2:0:buffersA|ALT_INV_F[17]~159_combout\ <= NOT \inst4|g2:0:buffersA|F[17]~159_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[17]~158_combout\ <= NOT \inst4|g2:0:buffersA|F[17]~158_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[17]~157_combout\ <= NOT \inst4|g2:0:buffersA|F[17]~157_combout\;
\inst4|g1:12:regs|ALT_INV_dataout\(17) <= NOT \inst4|g1:12:regs|dataout\(17);
\inst4|g1:8:regs|ALT_INV_dataout\(17) <= NOT \inst4|g1:8:regs|dataout\(17);
\inst4|g1:20:regs|ALT_INV_dataout\(17) <= NOT \inst4|g1:20:regs|dataout\(17);
\inst4|g1:28:regs|ALT_INV_dataout\(17) <= NOT \inst4|g1:28:regs|dataout\(17);
\inst4|g1:24:regs|ALT_INV_dataout\(17) <= NOT \inst4|g1:24:regs|dataout\(17);
\inst4|g1:25:regs|ALT_INV_dataout\(17) <= NOT \inst4|g1:25:regs|dataout\(17);
\inst4|g2:0:buffersA|ALT_INV_F[17]~156_combout\ <= NOT \inst4|g2:0:buffersA|F[17]~156_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[17]~155_combout\ <= NOT \inst4|g2:0:buffersA|F[17]~155_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[17]~154_combout\ <= NOT \inst4|g2:0:buffersA|F[17]~154_combout\;
\inst4|g1:11:regs|ALT_INV_dataout\(17) <= NOT \inst4|g1:11:regs|dataout\(17);
\inst4|g1:9:regs|ALT_INV_dataout\(17) <= NOT \inst4|g1:9:regs|dataout\(17);
\inst4|g1:13:regs|ALT_INV_dataout\(17) <= NOT \inst4|g1:13:regs|dataout\(17);
\inst4|g1:21:regs|ALT_INV_dataout\(17) <= NOT \inst4|g1:21:regs|dataout\(17);
\inst4|g1:19:regs|ALT_INV_dataout\(17) <= NOT \inst4|g1:19:regs|dataout\(17);
\inst4|g1:26:regs|ALT_INV_dataout\(17) <= NOT \inst4|g1:26:regs|dataout\(17);
\inst4|g2:0:buffersA|ALT_INV_F[17]~153_combout\ <= NOT \inst4|g2:0:buffersA|F[17]~153_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[17]~152_combout\ <= NOT \inst4|g2:0:buffersA|F[17]~152_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[17]~151_combout\ <= NOT \inst4|g2:0:buffersA|F[17]~151_combout\;
\inst4|g1:14:regs|ALT_INV_dataout\(17) <= NOT \inst4|g1:14:regs|dataout\(17);
\inst4|g1:10:regs|ALT_INV_dataout\(17) <= NOT \inst4|g1:10:regs|dataout\(17);
\inst4|g1:15:regs|ALT_INV_dataout\(17) <= NOT \inst4|g1:15:regs|dataout\(17);
\inst4|g1:27:regs|ALT_INV_dataout\(17) <= NOT \inst4|g1:27:regs|dataout\(17);
\inst4|g1:29:regs|ALT_INV_dataout\(17) <= NOT \inst4|g1:29:regs|dataout\(17);
\inst4|g1:30:regs|ALT_INV_dataout\(17) <= NOT \inst4|g1:30:regs|dataout\(17);
\inst4|g1:31:regs|ALT_INV_dataout\(17) <= NOT \inst4|g1:31:regs|dataout\(17);
\ALU|ALT_INV_Mux16~0_combout\ <= NOT \ALU|Mux16~0_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[16]~150_combout\ <= NOT \inst4|g2:0:buffersA|F[16]~150_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[16]~149_combout\ <= NOT \inst4|g2:0:buffersA|F[16]~149_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[16]~148_combout\ <= NOT \inst4|g2:0:buffersA|F[16]~148_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[16]~147_combout\ <= NOT \inst4|g2:0:buffersA|F[16]~147_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[16]~146_combout\ <= NOT \inst4|g2:0:buffersA|F[16]~146_combout\;
\inst4|g1:22:regs|ALT_INV_dataout\(16) <= NOT \inst4|g1:22:regs|dataout\(16);
\inst4|g1:6:regs|ALT_INV_dataout\(16) <= NOT \inst4|g1:6:regs|dataout\(16);
\inst4|g1:23:regs|ALT_INV_dataout\(16) <= NOT \inst4|g1:23:regs|dataout\(16);
\inst4|g1:17:regs|ALT_INV_dataout\(16) <= NOT \inst4|g1:17:regs|dataout\(16);
\inst4|g1:16:regs|ALT_INV_dataout\(16) <= NOT \inst4|g1:16:regs|dataout\(16);
\inst4|g1:18:regs|ALT_INV_dataout\(16) <= NOT \inst4|g1:18:regs|dataout\(16);
\inst4|g2:0:buffersA|ALT_INV_F[16]~145_combout\ <= NOT \inst4|g2:0:buffersA|F[16]~145_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[16]~144_combout\ <= NOT \inst4|g2:0:buffersA|F[16]~144_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[16]~143_combout\ <= NOT \inst4|g2:0:buffersA|F[16]~143_combout\;
\inst4|g1:1:regs|ALT_INV_dataout\(16) <= NOT \inst4|g1:1:regs|dataout\(16);
\inst4|g1:2:regs|ALT_INV_dataout\(16) <= NOT \inst4|g1:2:regs|dataout\(16);
\inst4|g1:4:regs|ALT_INV_dataout\(16) <= NOT \inst4|g1:4:regs|dataout\(16);
\inst4|g1:5:regs|ALT_INV_dataout\(16) <= NOT \inst4|g1:5:regs|dataout\(16);
\inst4|g1:3:regs|ALT_INV_dataout\(16) <= NOT \inst4|g1:3:regs|dataout\(16);
\inst4|g1:7:regs|ALT_INV_dataout\(16) <= NOT \inst4|g1:7:regs|dataout\(16);
\inst4|g2:0:buffersA|ALT_INV_F[16]~142_combout\ <= NOT \inst4|g2:0:buffersA|F[16]~142_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[16]~141_combout\ <= NOT \inst4|g2:0:buffersA|F[16]~141_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[16]~140_combout\ <= NOT \inst4|g2:0:buffersA|F[16]~140_combout\;
\inst4|g1:12:regs|ALT_INV_dataout\(16) <= NOT \inst4|g1:12:regs|dataout\(16);
\inst4|g1:8:regs|ALT_INV_dataout\(16) <= NOT \inst4|g1:8:regs|dataout\(16);
\inst4|g1:20:regs|ALT_INV_dataout\(16) <= NOT \inst4|g1:20:regs|dataout\(16);
\inst4|g1:28:regs|ALT_INV_dataout\(16) <= NOT \inst4|g1:28:regs|dataout\(16);
\inst4|g1:24:regs|ALT_INV_dataout\(16) <= NOT \inst4|g1:24:regs|dataout\(16);
\inst4|g1:25:regs|ALT_INV_dataout\(16) <= NOT \inst4|g1:25:regs|dataout\(16);
\inst4|g2:0:buffersA|ALT_INV_F[16]~139_combout\ <= NOT \inst4|g2:0:buffersA|F[16]~139_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[16]~138_combout\ <= NOT \inst4|g2:0:buffersA|F[16]~138_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[16]~137_combout\ <= NOT \inst4|g2:0:buffersA|F[16]~137_combout\;
\inst4|g1:11:regs|ALT_INV_dataout\(16) <= NOT \inst4|g1:11:regs|dataout\(16);
\inst4|g1:9:regs|ALT_INV_dataout\(16) <= NOT \inst4|g1:9:regs|dataout\(16);
\inst4|g1:13:regs|ALT_INV_dataout\(16) <= NOT \inst4|g1:13:regs|dataout\(16);
\inst4|g1:21:regs|ALT_INV_dataout\(16) <= NOT \inst4|g1:21:regs|dataout\(16);
\inst4|g1:19:regs|ALT_INV_dataout\(16) <= NOT \inst4|g1:19:regs|dataout\(16);
\inst4|g1:26:regs|ALT_INV_dataout\(16) <= NOT \inst4|g1:26:regs|dataout\(16);
\inst4|g2:0:buffersA|ALT_INV_F[16]~136_combout\ <= NOT \inst4|g2:0:buffersA|F[16]~136_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[16]~135_combout\ <= NOT \inst4|g2:0:buffersA|F[16]~135_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[16]~134_combout\ <= NOT \inst4|g2:0:buffersA|F[16]~134_combout\;
\inst4|g1:14:regs|ALT_INV_dataout\(16) <= NOT \inst4|g1:14:regs|dataout\(16);
\inst4|g1:10:regs|ALT_INV_dataout\(16) <= NOT \inst4|g1:10:regs|dataout\(16);
\inst4|g1:15:regs|ALT_INV_dataout\(16) <= NOT \inst4|g1:15:regs|dataout\(16);
\inst4|g1:27:regs|ALT_INV_dataout\(16) <= NOT \inst4|g1:27:regs|dataout\(16);
\inst4|g1:29:regs|ALT_INV_dataout\(16) <= NOT \inst4|g1:29:regs|dataout\(16);
\inst4|g1:30:regs|ALT_INV_dataout\(16) <= NOT \inst4|g1:30:regs|dataout\(16);
\inst4|g1:31:regs|ALT_INV_dataout\(16) <= NOT \inst4|g1:31:regs|dataout\(16);
\ALU|ALT_INV_Mux26~0_combout\ <= NOT \ALU|Mux26~0_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[6]~133_combout\ <= NOT \inst4|g2:0:buffersA|F[6]~133_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[6]~132_combout\ <= NOT \inst4|g2:0:buffersA|F[6]~132_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[6]~131_combout\ <= NOT \inst4|g2:0:buffersA|F[6]~131_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[6]~130_combout\ <= NOT \inst4|g2:0:buffersA|F[6]~130_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[6]~129_combout\ <= NOT \inst4|g2:0:buffersA|F[6]~129_combout\;
\inst4|g1:22:regs|ALT_INV_dataout\(6) <= NOT \inst4|g1:22:regs|dataout\(6);
\inst4|g1:6:regs|ALT_INV_dataout\(6) <= NOT \inst4|g1:6:regs|dataout\(6);
\inst4|g1:23:regs|ALT_INV_dataout\(6) <= NOT \inst4|g1:23:regs|dataout\(6);
\inst4|g1:17:regs|ALT_INV_dataout\(6) <= NOT \inst4|g1:17:regs|dataout\(6);
\inst4|g1:16:regs|ALT_INV_dataout\(6) <= NOT \inst4|g1:16:regs|dataout\(6);
\inst4|g1:18:regs|ALT_INV_dataout\(6) <= NOT \inst4|g1:18:regs|dataout\(6);
\inst4|g2:0:buffersA|ALT_INV_F[6]~128_combout\ <= NOT \inst4|g2:0:buffersA|F[6]~128_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[6]~127_combout\ <= NOT \inst4|g2:0:buffersA|F[6]~127_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[6]~126_combout\ <= NOT \inst4|g2:0:buffersA|F[6]~126_combout\;
\inst4|g1:1:regs|ALT_INV_dataout\(6) <= NOT \inst4|g1:1:regs|dataout\(6);
\inst4|g1:2:regs|ALT_INV_dataout\(6) <= NOT \inst4|g1:2:regs|dataout\(6);
\inst4|g1:4:regs|ALT_INV_dataout\(6) <= NOT \inst4|g1:4:regs|dataout\(6);
\inst4|g1:5:regs|ALT_INV_dataout\(6) <= NOT \inst4|g1:5:regs|dataout\(6);
\inst4|g1:3:regs|ALT_INV_dataout\(6) <= NOT \inst4|g1:3:regs|dataout\(6);
\inst4|g1:7:regs|ALT_INV_dataout\(6) <= NOT \inst4|g1:7:regs|dataout\(6);
\inst4|g2:0:buffersA|ALT_INV_F[6]~125_combout\ <= NOT \inst4|g2:0:buffersA|F[6]~125_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[6]~124_combout\ <= NOT \inst4|g2:0:buffersA|F[6]~124_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[6]~123_combout\ <= NOT \inst4|g2:0:buffersA|F[6]~123_combout\;
\inst4|g1:12:regs|ALT_INV_dataout\(6) <= NOT \inst4|g1:12:regs|dataout\(6);
\inst4|g1:8:regs|ALT_INV_dataout\(6) <= NOT \inst4|g1:8:regs|dataout\(6);
\inst4|g1:20:regs|ALT_INV_dataout\(6) <= NOT \inst4|g1:20:regs|dataout\(6);
\inst4|g1:28:regs|ALT_INV_dataout\(6) <= NOT \inst4|g1:28:regs|dataout\(6);
\inst4|g1:24:regs|ALT_INV_dataout\(6) <= NOT \inst4|g1:24:regs|dataout\(6);
\inst4|g1:25:regs|ALT_INV_dataout\(6) <= NOT \inst4|g1:25:regs|dataout\(6);
\inst4|g2:0:buffersA|ALT_INV_F[6]~122_combout\ <= NOT \inst4|g2:0:buffersA|F[6]~122_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[6]~121_combout\ <= NOT \inst4|g2:0:buffersA|F[6]~121_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[6]~120_combout\ <= NOT \inst4|g2:0:buffersA|F[6]~120_combout\;
\inst4|g1:11:regs|ALT_INV_dataout\(6) <= NOT \inst4|g1:11:regs|dataout\(6);
\inst4|g1:9:regs|ALT_INV_dataout\(6) <= NOT \inst4|g1:9:regs|dataout\(6);
\inst4|g1:13:regs|ALT_INV_dataout\(6) <= NOT \inst4|g1:13:regs|dataout\(6);
\inst4|g1:21:regs|ALT_INV_dataout\(6) <= NOT \inst4|g1:21:regs|dataout\(6);
\inst4|g1:19:regs|ALT_INV_dataout\(6) <= NOT \inst4|g1:19:regs|dataout\(6);
\inst4|g1:26:regs|ALT_INV_dataout\(6) <= NOT \inst4|g1:26:regs|dataout\(6);
\inst4|g2:0:buffersA|ALT_INV_F[6]~119_combout\ <= NOT \inst4|g2:0:buffersA|F[6]~119_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[6]~118_combout\ <= NOT \inst4|g2:0:buffersA|F[6]~118_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[6]~117_combout\ <= NOT \inst4|g2:0:buffersA|F[6]~117_combout\;
\inst4|g1:14:regs|ALT_INV_dataout\(6) <= NOT \inst4|g1:14:regs|dataout\(6);
\inst4|g1:10:regs|ALT_INV_dataout\(6) <= NOT \inst4|g1:10:regs|dataout\(6);
\inst4|g1:15:regs|ALT_INV_dataout\(6) <= NOT \inst4|g1:15:regs|dataout\(6);
\inst4|g1:27:regs|ALT_INV_dataout\(6) <= NOT \inst4|g1:27:regs|dataout\(6);
\inst4|g1:29:regs|ALT_INV_dataout\(6) <= NOT \inst4|g1:29:regs|dataout\(6);
\inst4|g1:30:regs|ALT_INV_dataout\(6) <= NOT \inst4|g1:30:regs|dataout\(6);
\inst4|g1:31:regs|ALT_INV_dataout\(6) <= NOT \inst4|g1:31:regs|dataout\(6);
\ALU|ALT_INV_Mux25~0_combout\ <= NOT \ALU|Mux25~0_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[7]~116_combout\ <= NOT \inst4|g2:0:buffersA|F[7]~116_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[7]~115_combout\ <= NOT \inst4|g2:0:buffersA|F[7]~115_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[7]~114_combout\ <= NOT \inst4|g2:0:buffersA|F[7]~114_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[7]~113_combout\ <= NOT \inst4|g2:0:buffersA|F[7]~113_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[7]~112_combout\ <= NOT \inst4|g2:0:buffersA|F[7]~112_combout\;
\inst4|g1:22:regs|ALT_INV_dataout\(7) <= NOT \inst4|g1:22:regs|dataout\(7);
\inst4|g1:6:regs|ALT_INV_dataout\(7) <= NOT \inst4|g1:6:regs|dataout\(7);
\inst4|g1:23:regs|ALT_INV_dataout\(7) <= NOT \inst4|g1:23:regs|dataout\(7);
\inst4|g1:17:regs|ALT_INV_dataout\(7) <= NOT \inst4|g1:17:regs|dataout\(7);
\inst4|g1:16:regs|ALT_INV_dataout\(7) <= NOT \inst4|g1:16:regs|dataout\(7);
\inst4|g1:18:regs|ALT_INV_dataout\(7) <= NOT \inst4|g1:18:regs|dataout\(7);
\inst4|g2:0:buffersA|ALT_INV_F[7]~111_combout\ <= NOT \inst4|g2:0:buffersA|F[7]~111_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[7]~110_combout\ <= NOT \inst4|g2:0:buffersA|F[7]~110_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[7]~109_combout\ <= NOT \inst4|g2:0:buffersA|F[7]~109_combout\;
\inst4|g1:1:regs|ALT_INV_dataout\(7) <= NOT \inst4|g1:1:regs|dataout\(7);
\inst4|g1:2:regs|ALT_INV_dataout\(7) <= NOT \inst4|g1:2:regs|dataout\(7);
\inst4|g1:4:regs|ALT_INV_dataout\(7) <= NOT \inst4|g1:4:regs|dataout\(7);
\inst4|g1:5:regs|ALT_INV_dataout\(7) <= NOT \inst4|g1:5:regs|dataout\(7);
\inst4|g1:3:regs|ALT_INV_dataout\(7) <= NOT \inst4|g1:3:regs|dataout\(7);
\inst4|g1:7:regs|ALT_INV_dataout\(7) <= NOT \inst4|g1:7:regs|dataout\(7);
\inst4|g2:0:buffersA|ALT_INV_F[7]~108_combout\ <= NOT \inst4|g2:0:buffersA|F[7]~108_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[7]~107_combout\ <= NOT \inst4|g2:0:buffersA|F[7]~107_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[7]~106_combout\ <= NOT \inst4|g2:0:buffersA|F[7]~106_combout\;
\inst4|g1:12:regs|ALT_INV_dataout\(7) <= NOT \inst4|g1:12:regs|dataout\(7);
\inst4|g1:8:regs|ALT_INV_dataout\(7) <= NOT \inst4|g1:8:regs|dataout\(7);
\inst4|g1:20:regs|ALT_INV_dataout\(7) <= NOT \inst4|g1:20:regs|dataout\(7);
\inst4|g1:28:regs|ALT_INV_dataout\(7) <= NOT \inst4|g1:28:regs|dataout\(7);
\inst4|g1:24:regs|ALT_INV_dataout\(7) <= NOT \inst4|g1:24:regs|dataout\(7);
\inst4|g1:25:regs|ALT_INV_dataout\(7) <= NOT \inst4|g1:25:regs|dataout\(7);
\inst4|g2:0:buffersA|ALT_INV_F[7]~105_combout\ <= NOT \inst4|g2:0:buffersA|F[7]~105_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[7]~104_combout\ <= NOT \inst4|g2:0:buffersA|F[7]~104_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[7]~103_combout\ <= NOT \inst4|g2:0:buffersA|F[7]~103_combout\;
\inst4|g1:11:regs|ALT_INV_dataout\(7) <= NOT \inst4|g1:11:regs|dataout\(7);
\inst4|g1:9:regs|ALT_INV_dataout\(7) <= NOT \inst4|g1:9:regs|dataout\(7);
\inst4|g1:13:regs|ALT_INV_dataout\(7) <= NOT \inst4|g1:13:regs|dataout\(7);
\inst4|g1:21:regs|ALT_INV_dataout\(7) <= NOT \inst4|g1:21:regs|dataout\(7);
\inst4|g1:19:regs|ALT_INV_dataout\(7) <= NOT \inst4|g1:19:regs|dataout\(7);
\inst4|g1:26:regs|ALT_INV_dataout\(7) <= NOT \inst4|g1:26:regs|dataout\(7);
\inst4|g2:0:buffersA|ALT_INV_F[7]~102_combout\ <= NOT \inst4|g2:0:buffersA|F[7]~102_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[7]~101_combout\ <= NOT \inst4|g2:0:buffersA|F[7]~101_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[7]~100_combout\ <= NOT \inst4|g2:0:buffersA|F[7]~100_combout\;
\inst4|g1:14:regs|ALT_INV_dataout\(7) <= NOT \inst4|g1:14:regs|dataout\(7);
\inst4|g1:10:regs|ALT_INV_dataout\(7) <= NOT \inst4|g1:10:regs|dataout\(7);
\inst4|g1:15:regs|ALT_INV_dataout\(7) <= NOT \inst4|g1:15:regs|dataout\(7);
\inst4|g1:27:regs|ALT_INV_dataout\(7) <= NOT \inst4|g1:27:regs|dataout\(7);
\inst4|g1:29:regs|ALT_INV_dataout\(7) <= NOT \inst4|g1:29:regs|dataout\(7);
\inst4|g1:30:regs|ALT_INV_dataout\(7) <= NOT \inst4|g1:30:regs|dataout\(7);
\inst4|g1:31:regs|ALT_INV_dataout\(7) <= NOT \inst4|g1:31:regs|dataout\(7);
\ALU|ALT_INV_Mux5~0_combout\ <= NOT \ALU|Mux5~0_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[27]~99_combout\ <= NOT \inst4|g2:0:buffersA|F[27]~99_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[27]~98_combout\ <= NOT \inst4|g2:0:buffersA|F[27]~98_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[27]~97_combout\ <= NOT \inst4|g2:0:buffersA|F[27]~97_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[27]~96_combout\ <= NOT \inst4|g2:0:buffersA|F[27]~96_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[27]~95_combout\ <= NOT \inst4|g2:0:buffersA|F[27]~95_combout\;
\inst4|g1:22:regs|ALT_INV_dataout\(27) <= NOT \inst4|g1:22:regs|dataout\(27);
\inst4|g1:6:regs|ALT_INV_dataout\(27) <= NOT \inst4|g1:6:regs|dataout\(27);
\inst4|g1:23:regs|ALT_INV_dataout\(27) <= NOT \inst4|g1:23:regs|dataout\(27);
\inst4|g1:17:regs|ALT_INV_dataout\(27) <= NOT \inst4|g1:17:regs|dataout\(27);
\inst4|g1:16:regs|ALT_INV_dataout\(27) <= NOT \inst4|g1:16:regs|dataout\(27);
\inst4|g1:18:regs|ALT_INV_dataout\(27) <= NOT \inst4|g1:18:regs|dataout\(27);
\inst4|g2:0:buffersA|ALT_INV_F[27]~94_combout\ <= NOT \inst4|g2:0:buffersA|F[27]~94_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[27]~93_combout\ <= NOT \inst4|g2:0:buffersA|F[27]~93_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[27]~92_combout\ <= NOT \inst4|g2:0:buffersA|F[27]~92_combout\;
\inst4|g1:1:regs|ALT_INV_dataout\(27) <= NOT \inst4|g1:1:regs|dataout\(27);
\inst4|g1:2:regs|ALT_INV_dataout\(27) <= NOT \inst4|g1:2:regs|dataout\(27);
\inst4|g1:4:regs|ALT_INV_dataout\(27) <= NOT \inst4|g1:4:regs|dataout\(27);
\inst4|g1:5:regs|ALT_INV_dataout\(27) <= NOT \inst4|g1:5:regs|dataout\(27);
\inst4|g1:3:regs|ALT_INV_dataout\(27) <= NOT \inst4|g1:3:regs|dataout\(27);
\inst4|g1:7:regs|ALT_INV_dataout\(27) <= NOT \inst4|g1:7:regs|dataout\(27);
\inst4|g2:0:buffersA|ALT_INV_F[27]~91_combout\ <= NOT \inst4|g2:0:buffersA|F[27]~91_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[27]~90_combout\ <= NOT \inst4|g2:0:buffersA|F[27]~90_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[27]~89_combout\ <= NOT \inst4|g2:0:buffersA|F[27]~89_combout\;
\inst4|g1:12:regs|ALT_INV_dataout\(27) <= NOT \inst4|g1:12:regs|dataout\(27);
\inst4|g1:8:regs|ALT_INV_dataout\(27) <= NOT \inst4|g1:8:regs|dataout\(27);
\inst4|g1:20:regs|ALT_INV_dataout\(27) <= NOT \inst4|g1:20:regs|dataout\(27);
\inst4|g1:28:regs|ALT_INV_dataout\(27) <= NOT \inst4|g1:28:regs|dataout\(27);
\inst4|g1:24:regs|ALT_INV_dataout\(27) <= NOT \inst4|g1:24:regs|dataout\(27);
\inst4|g1:25:regs|ALT_INV_dataout\(27) <= NOT \inst4|g1:25:regs|dataout\(27);
\inst4|g2:0:buffersA|ALT_INV_F[27]~88_combout\ <= NOT \inst4|g2:0:buffersA|F[27]~88_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[27]~87_combout\ <= NOT \inst4|g2:0:buffersA|F[27]~87_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[27]~86_combout\ <= NOT \inst4|g2:0:buffersA|F[27]~86_combout\;
\inst4|g1:11:regs|ALT_INV_dataout\(27) <= NOT \inst4|g1:11:regs|dataout\(27);
\inst4|g1:9:regs|ALT_INV_dataout\(27) <= NOT \inst4|g1:9:regs|dataout\(27);
\inst4|g1:13:regs|ALT_INV_dataout\(27) <= NOT \inst4|g1:13:regs|dataout\(27);
\inst4|g1:21:regs|ALT_INV_dataout\(27) <= NOT \inst4|g1:21:regs|dataout\(27);
\inst4|g1:19:regs|ALT_INV_dataout\(27) <= NOT \inst4|g1:19:regs|dataout\(27);
\inst4|g1:26:regs|ALT_INV_dataout\(27) <= NOT \inst4|g1:26:regs|dataout\(27);
\inst4|g2:0:buffersA|ALT_INV_F[27]~85_combout\ <= NOT \inst4|g2:0:buffersA|F[27]~85_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[27]~84_combout\ <= NOT \inst4|g2:0:buffersA|F[27]~84_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[27]~83_combout\ <= NOT \inst4|g2:0:buffersA|F[27]~83_combout\;
\inst4|g1:14:regs|ALT_INV_dataout\(27) <= NOT \inst4|g1:14:regs|dataout\(27);
\inst4|g1:10:regs|ALT_INV_dataout\(27) <= NOT \inst4|g1:10:regs|dataout\(27);
\inst4|g1:15:regs|ALT_INV_dataout\(27) <= NOT \inst4|g1:15:regs|dataout\(27);
\inst4|g1:27:regs|ALT_INV_dataout\(27) <= NOT \inst4|g1:27:regs|dataout\(27);
\inst4|g1:29:regs|ALT_INV_dataout\(27) <= NOT \inst4|g1:29:regs|dataout\(27);
\inst4|g1:30:regs|ALT_INV_dataout\(27) <= NOT \inst4|g1:30:regs|dataout\(27);
\inst4|g1:31:regs|ALT_INV_dataout\(27) <= NOT \inst4|g1:31:regs|dataout\(27);
\ALU|ALT_INV_Mux6~0_combout\ <= NOT \ALU|Mux6~0_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[26]~82_combout\ <= NOT \inst4|g2:0:buffersA|F[26]~82_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[26]~81_combout\ <= NOT \inst4|g2:0:buffersA|F[26]~81_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[26]~80_combout\ <= NOT \inst4|g2:0:buffersA|F[26]~80_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[26]~79_combout\ <= NOT \inst4|g2:0:buffersA|F[26]~79_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[26]~78_combout\ <= NOT \inst4|g2:0:buffersA|F[26]~78_combout\;
\inst4|g1:22:regs|ALT_INV_dataout\(26) <= NOT \inst4|g1:22:regs|dataout\(26);
\inst4|g1:6:regs|ALT_INV_dataout\(26) <= NOT \inst4|g1:6:regs|dataout\(26);
\inst4|g1:23:regs|ALT_INV_dataout\(26) <= NOT \inst4|g1:23:regs|dataout\(26);
\inst4|g1:17:regs|ALT_INV_dataout\(26) <= NOT \inst4|g1:17:regs|dataout\(26);
\inst4|g1:16:regs|ALT_INV_dataout\(26) <= NOT \inst4|g1:16:regs|dataout\(26);
\inst4|g1:18:regs|ALT_INV_dataout\(26) <= NOT \inst4|g1:18:regs|dataout\(26);
\inst4|g2:0:buffersA|ALT_INV_F[26]~77_combout\ <= NOT \inst4|g2:0:buffersA|F[26]~77_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[26]~76_combout\ <= NOT \inst4|g2:0:buffersA|F[26]~76_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[26]~75_combout\ <= NOT \inst4|g2:0:buffersA|F[26]~75_combout\;
\inst4|g1:1:regs|ALT_INV_dataout\(26) <= NOT \inst4|g1:1:regs|dataout\(26);
\inst4|g1:2:regs|ALT_INV_dataout\(26) <= NOT \inst4|g1:2:regs|dataout\(26);
\inst4|g1:4:regs|ALT_INV_dataout\(26) <= NOT \inst4|g1:4:regs|dataout\(26);
\inst4|g1:5:regs|ALT_INV_dataout\(26) <= NOT \inst4|g1:5:regs|dataout\(26);
\inst4|g1:3:regs|ALT_INV_dataout\(26) <= NOT \inst4|g1:3:regs|dataout\(26);
\inst4|g1:7:regs|ALT_INV_dataout\(26) <= NOT \inst4|g1:7:regs|dataout\(26);
\inst4|g2:0:buffersA|ALT_INV_F[26]~74_combout\ <= NOT \inst4|g2:0:buffersA|F[26]~74_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[26]~73_combout\ <= NOT \inst4|g2:0:buffersA|F[26]~73_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[26]~72_combout\ <= NOT \inst4|g2:0:buffersA|F[26]~72_combout\;
\inst4|g1:12:regs|ALT_INV_dataout\(26) <= NOT \inst4|g1:12:regs|dataout\(26);
\inst4|g1:8:regs|ALT_INV_dataout\(26) <= NOT \inst4|g1:8:regs|dataout\(26);
\inst4|g1:20:regs|ALT_INV_dataout\(26) <= NOT \inst4|g1:20:regs|dataout\(26);
\inst4|g1:28:regs|ALT_INV_dataout\(26) <= NOT \inst4|g1:28:regs|dataout\(26);
\inst4|g1:24:regs|ALT_INV_dataout\(26) <= NOT \inst4|g1:24:regs|dataout\(26);
\inst4|g1:25:regs|ALT_INV_dataout\(26) <= NOT \inst4|g1:25:regs|dataout\(26);
\inst4|g2:0:buffersA|ALT_INV_F[26]~71_combout\ <= NOT \inst4|g2:0:buffersA|F[26]~71_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[26]~70_combout\ <= NOT \inst4|g2:0:buffersA|F[26]~70_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[26]~69_combout\ <= NOT \inst4|g2:0:buffersA|F[26]~69_combout\;
\inst4|g1:11:regs|ALT_INV_dataout\(26) <= NOT \inst4|g1:11:regs|dataout\(26);
\inst4|g1:9:regs|ALT_INV_dataout\(26) <= NOT \inst4|g1:9:regs|dataout\(26);
\inst4|g1:13:regs|ALT_INV_dataout\(26) <= NOT \inst4|g1:13:regs|dataout\(26);
\inst4|g1:21:regs|ALT_INV_dataout\(26) <= NOT \inst4|g1:21:regs|dataout\(26);
\inst4|g1:19:regs|ALT_INV_dataout\(26) <= NOT \inst4|g1:19:regs|dataout\(26);
\inst4|g1:26:regs|ALT_INV_dataout\(26) <= NOT \inst4|g1:26:regs|dataout\(26);
\inst4|g2:0:buffersA|ALT_INV_F[26]~68_combout\ <= NOT \inst4|g2:0:buffersA|F[26]~68_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[26]~67_combout\ <= NOT \inst4|g2:0:buffersA|F[26]~67_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[26]~66_combout\ <= NOT \inst4|g2:0:buffersA|F[26]~66_combout\;
\inst4|g1:14:regs|ALT_INV_dataout\(26) <= NOT \inst4|g1:14:regs|dataout\(26);
\inst4|g1:10:regs|ALT_INV_dataout\(26) <= NOT \inst4|g1:10:regs|dataout\(26);
\inst4|g1:15:regs|ALT_INV_dataout\(26) <= NOT \inst4|g1:15:regs|dataout\(26);
\inst4|g1:27:regs|ALT_INV_dataout\(26) <= NOT \inst4|g1:27:regs|dataout\(26);
\inst4|g1:29:regs|ALT_INV_dataout\(26) <= NOT \inst4|g1:29:regs|dataout\(26);
\inst4|g1:30:regs|ALT_INV_dataout\(26) <= NOT \inst4|g1:30:regs|dataout\(26);
\inst4|g1:31:regs|ALT_INV_dataout\(26) <= NOT \inst4|g1:31:regs|dataout\(26);
\ALU|ALT_INV_Mux1~0_combout\ <= NOT \ALU|Mux1~0_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[31]~65_combout\ <= NOT \inst4|g2:0:buffersA|F[31]~65_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[31]~64_combout\ <= NOT \inst4|g2:0:buffersA|F[31]~64_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[31]~63_combout\ <= NOT \inst4|g2:0:buffersA|F[31]~63_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[31]~62_combout\ <= NOT \inst4|g2:0:buffersA|F[31]~62_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[31]~61_combout\ <= NOT \inst4|g2:0:buffersA|F[31]~61_combout\;
\inst4|g1:22:regs|ALT_INV_dataout\(31) <= NOT \inst4|g1:22:regs|dataout\(31);
\inst4|g1:6:regs|ALT_INV_dataout\(31) <= NOT \inst4|g1:6:regs|dataout\(31);
\inst4|g1:23:regs|ALT_INV_dataout\(31) <= NOT \inst4|g1:23:regs|dataout\(31);
\inst4|g1:17:regs|ALT_INV_dataout\(31) <= NOT \inst4|g1:17:regs|dataout\(31);
\inst4|g1:16:regs|ALT_INV_dataout\(31) <= NOT \inst4|g1:16:regs|dataout\(31);
\inst4|g1:18:regs|ALT_INV_dataout\(31) <= NOT \inst4|g1:18:regs|dataout\(31);
\inst4|g2:0:buffersA|ALT_INV_F[31]~60_combout\ <= NOT \inst4|g2:0:buffersA|F[31]~60_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[31]~59_combout\ <= NOT \inst4|g2:0:buffersA|F[31]~59_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[31]~58_combout\ <= NOT \inst4|g2:0:buffersA|F[31]~58_combout\;
\inst4|g1:1:regs|ALT_INV_dataout\(31) <= NOT \inst4|g1:1:regs|dataout\(31);
\inst4|g1:2:regs|ALT_INV_dataout\(31) <= NOT \inst4|g1:2:regs|dataout\(31);
\inst4|g1:4:regs|ALT_INV_dataout\(31) <= NOT \inst4|g1:4:regs|dataout\(31);
\inst4|g1:5:regs|ALT_INV_dataout\(31) <= NOT \inst4|g1:5:regs|dataout\(31);
\inst4|g1:3:regs|ALT_INV_dataout\(31) <= NOT \inst4|g1:3:regs|dataout\(31);
\inst4|g1:7:regs|ALT_INV_dataout\(31) <= NOT \inst4|g1:7:regs|dataout\(31);
\inst4|g2:0:buffersA|ALT_INV_F[31]~57_combout\ <= NOT \inst4|g2:0:buffersA|F[31]~57_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[31]~56_combout\ <= NOT \inst4|g2:0:buffersA|F[31]~56_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[31]~55_combout\ <= NOT \inst4|g2:0:buffersA|F[31]~55_combout\;
\inst4|g1:12:regs|ALT_INV_dataout\(31) <= NOT \inst4|g1:12:regs|dataout\(31);
\inst4|g1:8:regs|ALT_INV_dataout\(31) <= NOT \inst4|g1:8:regs|dataout\(31);
\inst4|g1:20:regs|ALT_INV_dataout\(31) <= NOT \inst4|g1:20:regs|dataout\(31);
\inst4|g1:28:regs|ALT_INV_dataout\(31) <= NOT \inst4|g1:28:regs|dataout\(31);
\inst4|g1:24:regs|ALT_INV_dataout\(31) <= NOT \inst4|g1:24:regs|dataout\(31);
\inst4|g1:25:regs|ALT_INV_dataout\(31) <= NOT \inst4|g1:25:regs|dataout\(31);
\inst4|g2:0:buffersA|ALT_INV_F[31]~54_combout\ <= NOT \inst4|g2:0:buffersA|F[31]~54_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[31]~53_combout\ <= NOT \inst4|g2:0:buffersA|F[31]~53_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[31]~52_combout\ <= NOT \inst4|g2:0:buffersA|F[31]~52_combout\;
\inst4|g1:11:regs|ALT_INV_dataout\(31) <= NOT \inst4|g1:11:regs|dataout\(31);
\inst4|g1:9:regs|ALT_INV_dataout\(31) <= NOT \inst4|g1:9:regs|dataout\(31);
\inst4|g1:13:regs|ALT_INV_dataout\(31) <= NOT \inst4|g1:13:regs|dataout\(31);
\inst4|g1:21:regs|ALT_INV_dataout\(31) <= NOT \inst4|g1:21:regs|dataout\(31);
\inst4|g1:19:regs|ALT_INV_dataout\(31) <= NOT \inst4|g1:19:regs|dataout\(31);
\inst4|g1:26:regs|ALT_INV_dataout\(31) <= NOT \inst4|g1:26:regs|dataout\(31);
\inst4|g2:0:buffersA|ALT_INV_F[31]~51_combout\ <= NOT \inst4|g2:0:buffersA|F[31]~51_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[31]~50_combout\ <= NOT \inst4|g2:0:buffersA|F[31]~50_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[31]~49_combout\ <= NOT \inst4|g2:0:buffersA|F[31]~49_combout\;
\inst4|g1:14:regs|ALT_INV_dataout\(31) <= NOT \inst4|g1:14:regs|dataout\(31);
\inst4|g1:10:regs|ALT_INV_dataout\(31) <= NOT \inst4|g1:10:regs|dataout\(31);
\inst4|g1:15:regs|ALT_INV_dataout\(31) <= NOT \inst4|g1:15:regs|dataout\(31);
\inst4|g1:27:regs|ALT_INV_dataout\(31) <= NOT \inst4|g1:27:regs|dataout\(31);
\inst4|g1:29:regs|ALT_INV_dataout\(31) <= NOT \inst4|g1:29:regs|dataout\(31);
\inst4|g1:30:regs|ALT_INV_dataout\(31) <= NOT \inst4|g1:30:regs|dataout\(31);
\inst4|g1:31:regs|ALT_INV_dataout\(31) <= NOT \inst4|g1:31:regs|dataout\(31);
\ALU|ALT_INV_Mux3~0_combout\ <= NOT \ALU|Mux3~0_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[29]~48_combout\ <= NOT \inst4|g2:0:buffersA|F[29]~48_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[29]~47_combout\ <= NOT \inst4|g2:0:buffersA|F[29]~47_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[29]~46_combout\ <= NOT \inst4|g2:0:buffersA|F[29]~46_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[29]~45_combout\ <= NOT \inst4|g2:0:buffersA|F[29]~45_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[29]~44_combout\ <= NOT \inst4|g2:0:buffersA|F[29]~44_combout\;
\inst4|g1:22:regs|ALT_INV_dataout\(29) <= NOT \inst4|g1:22:regs|dataout\(29);
\inst4|g1:6:regs|ALT_INV_dataout\(29) <= NOT \inst4|g1:6:regs|dataout\(29);
\inst4|dec_rdA|ALT_INV_Mux31~31_combout\ <= NOT \inst4|dec_rdA|Mux31~31_combout\;
\inst4|dec_rdA|ALT_INV_Mux31~30_combout\ <= NOT \inst4|dec_rdA|Mux31~30_combout\;
\inst4|g1:23:regs|ALT_INV_dataout\(29) <= NOT \inst4|g1:23:regs|dataout\(29);
\inst4|g1:17:regs|ALT_INV_dataout\(29) <= NOT \inst4|g1:17:regs|dataout\(29);
\inst4|dec_rdA|ALT_INV_Mux31~29_combout\ <= NOT \inst4|dec_rdA|Mux31~29_combout\;
\inst4|dec_rdA|ALT_INV_Mux31~28_combout\ <= NOT \inst4|dec_rdA|Mux31~28_combout\;
\inst4|g1:16:regs|ALT_INV_dataout\(29) <= NOT \inst4|g1:16:regs|dataout\(29);
\inst4|g1:18:regs|ALT_INV_dataout\(29) <= NOT \inst4|g1:18:regs|dataout\(29);
\inst4|dec_rdA|ALT_INV_Mux31~27_combout\ <= NOT \inst4|dec_rdA|Mux31~27_combout\;
\inst4|dec_rdA|ALT_INV_Mux31~26_combout\ <= NOT \inst4|dec_rdA|Mux31~26_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[29]~43_combout\ <= NOT \inst4|g2:0:buffersA|F[29]~43_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[29]~42_combout\ <= NOT \inst4|g2:0:buffersA|F[29]~42_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[29]~41_combout\ <= NOT \inst4|g2:0:buffersA|F[29]~41_combout\;
\inst4|g1:1:regs|ALT_INV_dataout\(29) <= NOT \inst4|g1:1:regs|dataout\(29);
\inst4|g1:2:regs|ALT_INV_dataout\(29) <= NOT \inst4|g1:2:regs|dataout\(29);
\inst4|dec_rdA|ALT_INV_Mux31~25_combout\ <= NOT \inst4|dec_rdA|Mux31~25_combout\;
\inst4|dec_rdA|ALT_INV_Mux31~24_combout\ <= NOT \inst4|dec_rdA|Mux31~24_combout\;
\inst4|dec_rdA|ALT_INV_Mux31~23_combout\ <= NOT \inst4|dec_rdA|Mux31~23_combout\;
\inst4|g1:4:regs|ALT_INV_dataout\(29) <= NOT \inst4|g1:4:regs|dataout\(29);
\inst4|g1:5:regs|ALT_INV_dataout\(29) <= NOT \inst4|g1:5:regs|dataout\(29);
\inst4|dec_rdA|ALT_INV_Mux31~22_combout\ <= NOT \inst4|dec_rdA|Mux31~22_combout\;
\inst4|dec_rdA|ALT_INV_Mux31~21_combout\ <= NOT \inst4|dec_rdA|Mux31~21_combout\;
\inst4|g1:3:regs|ALT_INV_dataout\(29) <= NOT \inst4|g1:3:regs|dataout\(29);
\inst4|g1:7:regs|ALT_INV_dataout\(29) <= NOT \inst4|g1:7:regs|dataout\(29);
\inst4|dec_rdA|ALT_INV_Mux31~20_combout\ <= NOT \inst4|dec_rdA|Mux31~20_combout\;
\inst4|dec_rdA|ALT_INV_Mux31~19_combout\ <= NOT \inst4|dec_rdA|Mux31~19_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[29]~40_combout\ <= NOT \inst4|g2:0:buffersA|F[29]~40_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[29]~39_combout\ <= NOT \inst4|g2:0:buffersA|F[29]~39_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[29]~38_combout\ <= NOT \inst4|g2:0:buffersA|F[29]~38_combout\;
\inst4|g1:12:regs|ALT_INV_dataout\(29) <= NOT \inst4|g1:12:regs|dataout\(29);
\inst4|g1:8:regs|ALT_INV_dataout\(29) <= NOT \inst4|g1:8:regs|dataout\(29);
\inst4|dec_rdA|ALT_INV_Mux31~18_combout\ <= NOT \inst4|dec_rdA|Mux31~18_combout\;
\inst4|dec_rdA|ALT_INV_Mux31~17_combout\ <= NOT \inst4|dec_rdA|Mux31~17_combout\;
\inst4|g1:20:regs|ALT_INV_dataout\(29) <= NOT \inst4|g1:20:regs|dataout\(29);
\inst4|g1:28:regs|ALT_INV_dataout\(29) <= NOT \inst4|g1:28:regs|dataout\(29);
\inst4|dec_rdA|ALT_INV_Mux31~16_combout\ <= NOT \inst4|dec_rdA|Mux31~16_combout\;
\inst4|dec_rdA|ALT_INV_Mux31~15_combout\ <= NOT \inst4|dec_rdA|Mux31~15_combout\;
\inst4|g1:24:regs|ALT_INV_dataout\(29) <= NOT \inst4|g1:24:regs|dataout\(29);
\inst4|g1:25:regs|ALT_INV_dataout\(29) <= NOT \inst4|g1:25:regs|dataout\(29);
\inst4|dec_rdA|ALT_INV_Mux31~14_combout\ <= NOT \inst4|dec_rdA|Mux31~14_combout\;
\inst4|dec_rdA|ALT_INV_Mux31~13_combout\ <= NOT \inst4|dec_rdA|Mux31~13_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[29]~37_combout\ <= NOT \inst4|g2:0:buffersA|F[29]~37_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[29]~36_combout\ <= NOT \inst4|g2:0:buffersA|F[29]~36_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[29]~35_combout\ <= NOT \inst4|g2:0:buffersA|F[29]~35_combout\;
\inst4|g1:11:regs|ALT_INV_dataout\(29) <= NOT \inst4|g1:11:regs|dataout\(29);
\inst4|g1:9:regs|ALT_INV_dataout\(29) <= NOT \inst4|g1:9:regs|dataout\(29);
\inst4|dec_rdA|ALT_INV_Mux31~12_combout\ <= NOT \inst4|dec_rdA|Mux31~12_combout\;
\inst4|dec_rdA|ALT_INV_Mux31~11_combout\ <= NOT \inst4|dec_rdA|Mux31~11_combout\;
\inst4|g1:13:regs|ALT_INV_dataout\(29) <= NOT \inst4|g1:13:regs|dataout\(29);
\inst4|g1:21:regs|ALT_INV_dataout\(29) <= NOT \inst4|g1:21:regs|dataout\(29);
\inst4|dec_rdA|ALT_INV_Mux31~10_combout\ <= NOT \inst4|dec_rdA|Mux31~10_combout\;
\inst4|dec_rdA|ALT_INV_Mux31~9_combout\ <= NOT \inst4|dec_rdA|Mux31~9_combout\;
\inst4|g1:19:regs|ALT_INV_dataout\(29) <= NOT \inst4|g1:19:regs|dataout\(29);
\inst4|g1:26:regs|ALT_INV_dataout\(29) <= NOT \inst4|g1:26:regs|dataout\(29);
\inst4|dec_rdA|ALT_INV_Mux31~8_combout\ <= NOT \inst4|dec_rdA|Mux31~8_combout\;
\inst4|dec_rdA|ALT_INV_Mux31~7_combout\ <= NOT \inst4|dec_rdA|Mux31~7_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[29]~34_combout\ <= NOT \inst4|g2:0:buffersA|F[29]~34_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[29]~33_combout\ <= NOT \inst4|g2:0:buffersA|F[29]~33_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[29]~32_combout\ <= NOT \inst4|g2:0:buffersA|F[29]~32_combout\;
\inst4|g1:14:regs|ALT_INV_dataout\(29) <= NOT \inst4|g1:14:regs|dataout\(29);
\inst4|g1:10:regs|ALT_INV_dataout\(29) <= NOT \inst4|g1:10:regs|dataout\(29);
\inst4|dec_rdA|ALT_INV_Mux31~6_combout\ <= NOT \inst4|dec_rdA|Mux31~6_combout\;
\inst4|dec_rdA|ALT_INV_Mux31~5_combout\ <= NOT \inst4|dec_rdA|Mux31~5_combout\;
\inst4|g1:15:regs|ALT_INV_dataout\(29) <= NOT \inst4|g1:15:regs|dataout\(29);
\inst4|g1:27:regs|ALT_INV_dataout\(29) <= NOT \inst4|g1:27:regs|dataout\(29);
\inst4|dec_rdA|ALT_INV_Mux31~4_combout\ <= NOT \inst4|dec_rdA|Mux31~4_combout\;
\inst4|dec_rdA|ALT_INV_Mux31~3_combout\ <= NOT \inst4|dec_rdA|Mux31~3_combout\;
\inst4|g1:29:regs|ALT_INV_dataout\(29) <= NOT \inst4|g1:29:regs|dataout\(29);
\inst4|g1:30:regs|ALT_INV_dataout\(29) <= NOT \inst4|g1:30:regs|dataout\(29);
\inst4|dec_rdA|ALT_INV_Mux31~2_combout\ <= NOT \inst4|dec_rdA|Mux31~2_combout\;
\inst4|dec_rdA|ALT_INV_Mux31~1_combout\ <= NOT \inst4|dec_rdA|Mux31~1_combout\;
\inst4|g1:31:regs|ALT_INV_dataout\(29) <= NOT \inst4|g1:31:regs|dataout\(29);
\inst4|dec_rdA|ALT_INV_Mux31~0_combout\ <= NOT \inst4|dec_rdA|Mux31~0_combout\;
\UC|ALT_INV_current_state.EX~q\ <= NOT \UC|current_state.EX~q\;
\inst13|ALT_INV_DATA_OUT\(26) <= NOT \inst13|DATA_OUT\(26);
\inst13|ALT_INV_DATA_OUT\(27) <= NOT \inst13|DATA_OUT\(27);
\inst13|ALT_INV_DATA_OUT\(28) <= NOT \inst13|DATA_OUT\(28);
\inst13|ALT_INV_DATA_OUT\(29) <= NOT \inst13|DATA_OUT\(29);
\inst13|ALT_INV_DATA_OUT\(30) <= NOT \inst13|DATA_OUT\(30);
\inst13|ALT_INV_DATA_OUT\(31) <= NOT \inst13|DATA_OUT\(31);
\UC|ALT_INV_IO_2_Reg~q\ <= NOT \UC|IO_2_Reg~q\;
\UC|ALT_INV_DM_Rd~q\ <= NOT \UC|DM_Rd~q\;
\UC|ALT_INV_Reg_Wr~q\ <= NOT \UC|Reg_Wr~q\;
\UC|ALT_INV_ALU_2_DBus~q\ <= NOT \UC|ALU_2_DBus~q\;
\UC|ALT_INV_IR_Ld~q\ <= NOT \UC|IR_Ld~q\;
\IR|ALT_INV_dataout\(0) <= NOT \IR|dataout\(0);
\IR|ALT_INV_dataout\(1) <= NOT \IR|dataout\(1);
\IR|ALT_INV_dataout\(2) <= NOT \IR|dataout\(2);
\IR|ALT_INV_dataout\(3) <= NOT \IR|dataout\(3);
\IR|ALT_INV_dataout\(4) <= NOT \IR|dataout\(4);
\IR|ALT_INV_dataout\(5) <= NOT \IR|dataout\(5);
\IR|ALT_INV_dataout\(6) <= NOT \IR|dataout\(6);
\IR|ALT_INV_dataout\(7) <= NOT \IR|dataout\(7);
\IR|ALT_INV_dataout\(8) <= NOT \IR|dataout\(8);
\IR|ALT_INV_dataout\(9) <= NOT \IR|dataout\(9);
\IR|ALT_INV_dataout\(10) <= NOT \IR|dataout\(10);
\IR|ALT_INV_dataout\(11) <= NOT \IR|dataout\(11);
\IR|ALT_INV_dataout\(12) <= NOT \IR|dataout\(12);
\IR|ALT_INV_dataout\(13) <= NOT \IR|dataout\(13);
\IR|ALT_INV_dataout\(14) <= NOT \IR|dataout\(14);
\IR|ALT_INV_dataout\(15) <= NOT \IR|dataout\(15);
\IR|ALT_INV_dataout\(16) <= NOT \IR|dataout\(16);
\IR|ALT_INV_dataout\(17) <= NOT \IR|dataout\(17);
\IR|ALT_INV_dataout\(18) <= NOT \IR|dataout\(18);
\IR|ALT_INV_dataout\(19) <= NOT \IR|dataout\(19);
\IR|ALT_INV_dataout\(20) <= NOT \IR|dataout\(20);
\IR|ALT_INV_dataout\(21) <= NOT \IR|dataout\(21);
\IR|ALT_INV_dataout\(22) <= NOT \IR|dataout\(22);
\IR|ALT_INV_dataout\(23) <= NOT \IR|dataout\(23);
\IR|ALT_INV_dataout\(24) <= NOT \IR|dataout\(24);
\IR|ALT_INV_dataout\(25) <= NOT \IR|dataout\(25);
\IR|ALT_INV_dataout\(29) <= NOT \IR|dataout\(29);
\IR|ALT_INV_dataout\(30) <= NOT \IR|dataout\(30);
\IR|ALT_INV_dataout\(31) <= NOT \IR|dataout\(31);
\ALT_INV_inst9~0_combout\ <= NOT \inst9~0_combout\;
\mux4to1|$00001|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\ <= NOT \mux4to1|$00001|auto_generated|l2_w0_n0_mux_dataout~0_combout\;
\Status|ALT_INV_dataout\(3) <= NOT \Status|dataout\(3);
\Status|ALT_INV_dataout\(2) <= NOT \Status|dataout\(2);
\Status|ALT_INV_dataout\(1) <= NOT \Status|dataout\(1);
\Status|ALT_INV_dataout\(0) <= NOT \Status|dataout\(0);
\IR|ALT_INV_dataout\(27) <= NOT \IR|dataout\(27);
\IR|ALT_INV_dataout\(26) <= NOT \IR|dataout\(26);
\IR|ALT_INV_dataout\(28) <= NOT \IR|dataout\(28);
\UC|ALT_INV_PC_Ld_En~q\ <= NOT \UC|PC_Ld_En~q\;
\inst13|ALT_INV_Add0~21_sumout\ <= NOT \inst13|Add0~21_sumout\;
\inst13|ALT_INV_Add0~17_sumout\ <= NOT \inst13|Add0~17_sumout\;
\inst13|ALT_INV_Add0~13_sumout\ <= NOT \inst13|Add0~13_sumout\;
\inst13|ALT_INV_Add0~9_sumout\ <= NOT \inst13|Add0~9_sumout\;
\inst13|ALT_INV_Add0~5_sumout\ <= NOT \inst13|Add0~5_sumout\;
\inst13|ALT_INV_Add0~1_sumout\ <= NOT \inst13|Add0~1_sumout\;
\D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a0~portadataout\ <= NOT \D-Memory|ram_rtl_0|auto_generated|ram_block1a0~portadataout\;
\D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a1~portadataout\ <= NOT \D-Memory|ram_rtl_0|auto_generated|ram_block1a1~portadataout\;
\D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a2~portadataout\ <= NOT \D-Memory|ram_rtl_0|auto_generated|ram_block1a2~portadataout\;
\D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a3~portadataout\ <= NOT \D-Memory|ram_rtl_0|auto_generated|ram_block1a3~portadataout\;
\D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a4~portadataout\ <= NOT \D-Memory|ram_rtl_0|auto_generated|ram_block1a4~portadataout\;
\D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a5~portadataout\ <= NOT \D-Memory|ram_rtl_0|auto_generated|ram_block1a5~portadataout\;
\D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a6~portadataout\ <= NOT \D-Memory|ram_rtl_0|auto_generated|ram_block1a6~portadataout\;
\D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a7~portadataout\ <= NOT \D-Memory|ram_rtl_0|auto_generated|ram_block1a7~portadataout\;
\D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a8~portadataout\ <= NOT \D-Memory|ram_rtl_0|auto_generated|ram_block1a8~portadataout\;
\D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a9~portadataout\ <= NOT \D-Memory|ram_rtl_0|auto_generated|ram_block1a9~portadataout\;
\D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a10~portadataout\ <= NOT \D-Memory|ram_rtl_0|auto_generated|ram_block1a10~portadataout\;
\D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a11~portadataout\ <= NOT \D-Memory|ram_rtl_0|auto_generated|ram_block1a11~portadataout\;
\D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a12~portadataout\ <= NOT \D-Memory|ram_rtl_0|auto_generated|ram_block1a12~portadataout\;
\D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a13~portadataout\ <= NOT \D-Memory|ram_rtl_0|auto_generated|ram_block1a13~portadataout\;
\D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a14~portadataout\ <= NOT \D-Memory|ram_rtl_0|auto_generated|ram_block1a14~portadataout\;
\D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a15~portadataout\ <= NOT \D-Memory|ram_rtl_0|auto_generated|ram_block1a15~portadataout\;
\D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a16~portadataout\ <= NOT \D-Memory|ram_rtl_0|auto_generated|ram_block1a16~portadataout\;
\D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a17~portadataout\ <= NOT \D-Memory|ram_rtl_0|auto_generated|ram_block1a17~portadataout\;
\D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a18~portadataout\ <= NOT \D-Memory|ram_rtl_0|auto_generated|ram_block1a18~portadataout\;
\D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a19~portadataout\ <= NOT \D-Memory|ram_rtl_0|auto_generated|ram_block1a19~portadataout\;
\D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a20~portadataout\ <= NOT \D-Memory|ram_rtl_0|auto_generated|ram_block1a20~portadataout\;
\D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a21~portadataout\ <= NOT \D-Memory|ram_rtl_0|auto_generated|ram_block1a21~portadataout\;
\D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a22~portadataout\ <= NOT \D-Memory|ram_rtl_0|auto_generated|ram_block1a22~portadataout\;
\D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a23~portadataout\ <= NOT \D-Memory|ram_rtl_0|auto_generated|ram_block1a23~portadataout\;
\D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a24~portadataout\ <= NOT \D-Memory|ram_rtl_0|auto_generated|ram_block1a24~portadataout\;
\D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a25~portadataout\ <= NOT \D-Memory|ram_rtl_0|auto_generated|ram_block1a25~portadataout\;
\D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a26~portadataout\ <= NOT \D-Memory|ram_rtl_0|auto_generated|ram_block1a26~portadataout\;
\D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a27~portadataout\ <= NOT \D-Memory|ram_rtl_0|auto_generated|ram_block1a27~portadataout\;
\D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a28~portadataout\ <= NOT \D-Memory|ram_rtl_0|auto_generated|ram_block1a28~portadataout\;
\D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a29~portadataout\ <= NOT \D-Memory|ram_rtl_0|auto_generated|ram_block1a29~portadataout\;
\D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a30~portadataout\ <= NOT \D-Memory|ram_rtl_0|auto_generated|ram_block1a30~portadataout\;
\D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a31~portadataout\ <= NOT \D-Memory|ram_rtl_0|auto_generated|ram_block1a31~portadataout\;
\ALU|ALT_INV_Add1~129_sumout\ <= NOT \ALU|Add1~129_sumout\;
\ALU|ALT_INV_Add1~125_sumout\ <= NOT \ALU|Add1~125_sumout\;
\ALU|ALT_INV_Add0~125_sumout\ <= NOT \ALU|Add0~125_sumout\;
\ALU|ALT_INV_Add1~121_sumout\ <= NOT \ALU|Add1~121_sumout\;
\ALU|ALT_INV_Add0~121_sumout\ <= NOT \ALU|Add0~121_sumout\;
\ALU|ALT_INV_Add1~117_sumout\ <= NOT \ALU|Add1~117_sumout\;
\ALU|ALT_INV_Add0~117_sumout\ <= NOT \ALU|Add0~117_sumout\;
\ALU|ALT_INV_Add1~113_sumout\ <= NOT \ALU|Add1~113_sumout\;
\ALU|ALT_INV_Add0~113_sumout\ <= NOT \ALU|Add0~113_sumout\;
\ALU|ALT_INV_Add1~109_sumout\ <= NOT \ALU|Add1~109_sumout\;
\ALU|ALT_INV_Add0~109_sumout\ <= NOT \ALU|Add0~109_sumout\;
\ALU|ALT_INV_Add1~105_sumout\ <= NOT \ALU|Add1~105_sumout\;
\ALU|ALT_INV_Add0~105_sumout\ <= NOT \ALU|Add0~105_sumout\;
\ALU|ALT_INV_Add1~101_sumout\ <= NOT \ALU|Add1~101_sumout\;
\ALU|ALT_INV_Add0~101_sumout\ <= NOT \ALU|Add0~101_sumout\;
\ALU|ALT_INV_Add1~97_sumout\ <= NOT \ALU|Add1~97_sumout\;
\ALU|ALT_INV_Add0~97_sumout\ <= NOT \ALU|Add0~97_sumout\;
\ALU|ALT_INV_Add1~93_sumout\ <= NOT \ALU|Add1~93_sumout\;
\ALU|ALT_INV_Add0~93_sumout\ <= NOT \ALU|Add0~93_sumout\;
\ALU|ALT_INV_Add1~89_sumout\ <= NOT \ALU|Add1~89_sumout\;
\ALU|ALT_INV_Add0~89_sumout\ <= NOT \ALU|Add0~89_sumout\;
\ALU|ALT_INV_Add1~85_sumout\ <= NOT \ALU|Add1~85_sumout\;
\ALU|ALT_INV_Add0~85_sumout\ <= NOT \ALU|Add0~85_sumout\;
\ALU|ALT_INV_Add1~81_sumout\ <= NOT \ALU|Add1~81_sumout\;
\ALU|ALT_INV_Add0~81_sumout\ <= NOT \ALU|Add0~81_sumout\;
\ALU|ALT_INV_Add1~77_sumout\ <= NOT \ALU|Add1~77_sumout\;
\ALU|ALT_INV_Add0~77_sumout\ <= NOT \ALU|Add0~77_sumout\;
\ALU|ALT_INV_Add1~73_sumout\ <= NOT \ALU|Add1~73_sumout\;
\ALU|ALT_INV_Add0~73_sumout\ <= NOT \ALU|Add0~73_sumout\;
\ALU|ALT_INV_Add0~69_sumout\ <= NOT \ALU|Add0~69_sumout\;
\ALU|ALT_INV_Add1~69_sumout\ <= NOT \ALU|Add1~69_sumout\;
\ALU|ALT_INV_Add1~65_sumout\ <= NOT \ALU|Add1~65_sumout\;
\ALU|ALT_INV_Add0~65_sumout\ <= NOT \ALU|Add0~65_sumout\;
\ALU|ALT_INV_Add0~61_sumout\ <= NOT \ALU|Add0~61_sumout\;
\ALU|ALT_INV_Add1~61_sumout\ <= NOT \ALU|Add1~61_sumout\;
\ALU|ALT_INV_Add0~57_sumout\ <= NOT \ALU|Add0~57_sumout\;
\ALU|ALT_INV_Add1~57_sumout\ <= NOT \ALU|Add1~57_sumout\;
\ALU|ALT_INV_Add1~53_sumout\ <= NOT \ALU|Add1~53_sumout\;
\ALU|ALT_INV_Add0~53_sumout\ <= NOT \ALU|Add0~53_sumout\;
\ALU|ALT_INV_Add1~49_sumout\ <= NOT \ALU|Add1~49_sumout\;
\ALU|ALT_INV_Add0~49_sumout\ <= NOT \ALU|Add0~49_sumout\;
\ALU|ALT_INV_Add1~45_sumout\ <= NOT \ALU|Add1~45_sumout\;
\ALU|ALT_INV_Add0~45_sumout\ <= NOT \ALU|Add0~45_sumout\;
\ALU|ALT_INV_Add1~41_sumout\ <= NOT \ALU|Add1~41_sumout\;
\ALU|ALT_INV_Add0~41_sumout\ <= NOT \ALU|Add0~41_sumout\;
\ALU|ALT_INV_Add1~37_sumout\ <= NOT \ALU|Add1~37_sumout\;
\ALU|ALT_INV_Add0~37_sumout\ <= NOT \ALU|Add0~37_sumout\;
\ALU|ALT_INV_Add1~33_sumout\ <= NOT \ALU|Add1~33_sumout\;
\ALU|ALT_INV_Add0~33_sumout\ <= NOT \ALU|Add0~33_sumout\;
\ALU|ALT_INV_Add1~29_sumout\ <= NOT \ALU|Add1~29_sumout\;
\ALU|ALT_INV_Add0~29_sumout\ <= NOT \ALU|Add0~29_sumout\;
\ALU|ALT_INV_Add1~25_sumout\ <= NOT \ALU|Add1~25_sumout\;
\ALU|ALT_INV_Add0~25_sumout\ <= NOT \ALU|Add0~25_sumout\;
\ALU|ALT_INV_Add1~21_sumout\ <= NOT \ALU|Add1~21_sumout\;
\ALU|ALT_INV_Add0~21_sumout\ <= NOT \ALU|Add0~21_sumout\;
\ALU|ALT_INV_Add1~17_sumout\ <= NOT \ALU|Add1~17_sumout\;
\ALU|ALT_INV_Add0~17_sumout\ <= NOT \ALU|Add0~17_sumout\;
\ALU|ALT_INV_Add1~13_sumout\ <= NOT \ALU|Add1~13_sumout\;
\ALU|ALT_INV_Add0~13_sumout\ <= NOT \ALU|Add0~13_sumout\;
\ALU|ALT_INV_Add1~9_sumout\ <= NOT \ALU|Add1~9_sumout\;
\ALU|ALT_INV_Add0~9_sumout\ <= NOT \ALU|Add0~9_sumout\;
\ALU|ALT_INV_Add1~5_sumout\ <= NOT \ALU|Add1~5_sumout\;
\ALU|ALT_INV_Add0~5_sumout\ <= NOT \ALU|Add0~5_sumout\;
\ALU|ALT_INV_Add1~1_sumout\ <= NOT \ALU|Add1~1_sumout\;
\ALU|ALT_INV_Add0~1_sumout\ <= NOT \ALU|Add0~1_sumout\;
\inst13|ALT_INV_DATA_OUT\(0) <= NOT \inst13|DATA_OUT\(0);
\inst13|ALT_INV_DATA_OUT\(1) <= NOT \inst13|DATA_OUT\(1);
\inst13|ALT_INV_DATA_OUT\(2) <= NOT \inst13|DATA_OUT\(2);
\inst13|ALT_INV_DATA_OUT\(3) <= NOT \inst13|DATA_OUT\(3);
\inst13|ALT_INV_DATA_OUT\(4) <= NOT \inst13|DATA_OUT\(4);
\inst13|ALT_INV_DATA_OUT\(5) <= NOT \inst13|DATA_OUT\(5);
\inst13|ALT_INV_DATA_OUT\(6) <= NOT \inst13|DATA_OUT\(6);
\inst13|ALT_INV_DATA_OUT\(7) <= NOT \inst13|DATA_OUT\(7);
\inst13|ALT_INV_DATA_OUT\(8) <= NOT \inst13|DATA_OUT\(8);
\inst13|ALT_INV_DATA_OUT\(9) <= NOT \inst13|DATA_OUT\(9);
\inst13|ALT_INV_DATA_OUT\(10) <= NOT \inst13|DATA_OUT\(10);
\inst13|ALT_INV_DATA_OUT\(11) <= NOT \inst13|DATA_OUT\(11);
\inst13|ALT_INV_DATA_OUT\(12) <= NOT \inst13|DATA_OUT\(12);
\inst13|ALT_INV_DATA_OUT\(13) <= NOT \inst13|DATA_OUT\(13);
\inst13|ALT_INV_DATA_OUT\(14) <= NOT \inst13|DATA_OUT\(14);
\inst13|ALT_INV_DATA_OUT\(15) <= NOT \inst13|DATA_OUT\(15);
\inst13|ALT_INV_DATA_OUT\(16) <= NOT \inst13|DATA_OUT\(16);
\inst13|ALT_INV_DATA_OUT\(17) <= NOT \inst13|DATA_OUT\(17);
\inst13|ALT_INV_DATA_OUT\(18) <= NOT \inst13|DATA_OUT\(18);
\inst13|ALT_INV_DATA_OUT\(19) <= NOT \inst13|DATA_OUT\(19);
\inst13|ALT_INV_DATA_OUT\(20) <= NOT \inst13|DATA_OUT\(20);
\inst13|ALT_INV_DATA_OUT\(21) <= NOT \inst13|DATA_OUT\(21);
\inst13|ALT_INV_DATA_OUT\(22) <= NOT \inst13|DATA_OUT\(22);
\inst13|ALT_INV_DATA_OUT\(23) <= NOT \inst13|DATA_OUT\(23);
\inst13|ALT_INV_DATA_OUT\(24) <= NOT \inst13|DATA_OUT\(24);
\inst13|ALT_INV_DATA_OUT\(25) <= NOT \inst13|DATA_OUT\(25);
\inst4|g2:0:buffersB|ALT_INV_F[18]~187_combout\ <= NOT \inst4|g2:0:buffersB|F[18]~187_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[18]~186_combout\ <= NOT \inst4|g2:0:buffersB|F[18]~186_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[18]~185_combout\ <= NOT \inst4|g2:0:buffersB|F[18]~185_combout\;
\inst4|g2:31:buffersB|ALT_INV_F[18]~6_combout\ <= NOT \inst4|g2:31:buffersB|F[18]~6_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[19]~184_combout\ <= NOT \inst4|g2:0:buffersB|F[19]~184_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[19]~183_combout\ <= NOT \inst4|g2:0:buffersB|F[19]~183_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[19]~182_combout\ <= NOT \inst4|g2:0:buffersB|F[19]~182_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[19]~181_combout\ <= NOT \inst4|g2:0:buffersB|F[19]~181_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[19]~180_combout\ <= NOT \inst4|g2:0:buffersB|F[19]~180_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[19]~179_combout\ <= NOT \inst4|g2:0:buffersB|F[19]~179_combout\;
\inst4|g2:31:buffersB|ALT_INV_F[19]~5_combout\ <= NOT \inst4|g2:31:buffersB|F[19]~5_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[20]~178_combout\ <= NOT \inst4|g2:0:buffersB|F[20]~178_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[20]~177_combout\ <= NOT \inst4|g2:0:buffersB|F[20]~177_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[20]~176_combout\ <= NOT \inst4|g2:0:buffersB|F[20]~176_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[20]~175_combout\ <= NOT \inst4|g2:0:buffersB|F[20]~175_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[20]~174_combout\ <= NOT \inst4|g2:0:buffersB|F[20]~174_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[20]~173_combout\ <= NOT \inst4|g2:0:buffersB|F[20]~173_combout\;
\inst4|g2:31:buffersB|ALT_INV_F[20]~4_combout\ <= NOT \inst4|g2:31:buffersB|F[20]~4_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[21]~172_combout\ <= NOT \inst4|g2:0:buffersB|F[21]~172_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[21]~171_combout\ <= NOT \inst4|g2:0:buffersB|F[21]~171_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[21]~170_combout\ <= NOT \inst4|g2:0:buffersB|F[21]~170_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[21]~169_combout\ <= NOT \inst4|g2:0:buffersB|F[21]~169_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[21]~168_combout\ <= NOT \inst4|g2:0:buffersB|F[21]~168_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[21]~167_combout\ <= NOT \inst4|g2:0:buffersB|F[21]~167_combout\;
\inst4|g2:31:buffersB|ALT_INV_F[21]~3_combout\ <= NOT \inst4|g2:31:buffersB|F[21]~3_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[22]~166_combout\ <= NOT \inst4|g2:0:buffersB|F[22]~166_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[22]~165_combout\ <= NOT \inst4|g2:0:buffersB|F[22]~165_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[22]~164_combout\ <= NOT \inst4|g2:0:buffersB|F[22]~164_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[22]~163_combout\ <= NOT \inst4|g2:0:buffersB|F[22]~163_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[22]~162_combout\ <= NOT \inst4|g2:0:buffersB|F[22]~162_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[22]~161_combout\ <= NOT \inst4|g2:0:buffersB|F[22]~161_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[22]~160_combout\ <= NOT \inst4|g2:0:buffersB|F[22]~160_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[22]~159_combout\ <= NOT \inst4|g2:0:buffersB|F[22]~159_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[22]~158_combout\ <= NOT \inst4|g2:0:buffersB|F[22]~158_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[22]~157_combout\ <= NOT \inst4|g2:0:buffersB|F[22]~157_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[22]~156_combout\ <= NOT \inst4|g2:0:buffersB|F[22]~156_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[22]~155_combout\ <= NOT \inst4|g2:0:buffersB|F[22]~155_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[22]~154_combout\ <= NOT \inst4|g2:0:buffersB|F[22]~154_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[22]~153_combout\ <= NOT \inst4|g2:0:buffersB|F[22]~153_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[22]~152_combout\ <= NOT \inst4|g2:0:buffersB|F[22]~152_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[22]~151_combout\ <= NOT \inst4|g2:0:buffersB|F[22]~151_combout\;
\inst4|g2:31:buffersB|ALT_INV_F[22]~2_combout\ <= NOT \inst4|g2:31:buffersB|F[22]~2_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[23]~150_combout\ <= NOT \inst4|g2:0:buffersB|F[23]~150_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[23]~149_combout\ <= NOT \inst4|g2:0:buffersB|F[23]~149_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[23]~148_combout\ <= NOT \inst4|g2:0:buffersB|F[23]~148_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[23]~147_combout\ <= NOT \inst4|g2:0:buffersB|F[23]~147_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[23]~146_combout\ <= NOT \inst4|g2:0:buffersB|F[23]~146_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[23]~145_combout\ <= NOT \inst4|g2:0:buffersB|F[23]~145_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[23]~144_combout\ <= NOT \inst4|g2:0:buffersB|F[23]~144_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[23]~143_combout\ <= NOT \inst4|g2:0:buffersB|F[23]~143_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[23]~142_combout\ <= NOT \inst4|g2:0:buffersB|F[23]~142_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[23]~141_combout\ <= NOT \inst4|g2:0:buffersB|F[23]~141_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[23]~140_combout\ <= NOT \inst4|g2:0:buffersB|F[23]~140_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[23]~139_combout\ <= NOT \inst4|g2:0:buffersB|F[23]~139_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[23]~138_combout\ <= NOT \inst4|g2:0:buffersB|F[23]~138_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[23]~137_combout\ <= NOT \inst4|g2:0:buffersB|F[23]~137_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[23]~136_combout\ <= NOT \inst4|g2:0:buffersB|F[23]~136_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[23]~135_combout\ <= NOT \inst4|g2:0:buffersB|F[23]~135_combout\;
\inst4|g2:31:buffersB|ALT_INV_F[23]~1_combout\ <= NOT \inst4|g2:31:buffersB|F[23]~1_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[24]~134_combout\ <= NOT \inst4|g2:0:buffersB|F[24]~134_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[24]~133_combout\ <= NOT \inst4|g2:0:buffersB|F[24]~133_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[24]~132_combout\ <= NOT \inst4|g2:0:buffersB|F[24]~132_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[24]~131_combout\ <= NOT \inst4|g2:0:buffersB|F[24]~131_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[24]~130_combout\ <= NOT \inst4|g2:0:buffersB|F[24]~130_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[24]~129_combout\ <= NOT \inst4|g2:0:buffersB|F[24]~129_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[24]~128_combout\ <= NOT \inst4|g2:0:buffersB|F[24]~128_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[24]~127_combout\ <= NOT \inst4|g2:0:buffersB|F[24]~127_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[24]~126_combout\ <= NOT \inst4|g2:0:buffersB|F[24]~126_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[24]~125_combout\ <= NOT \inst4|g2:0:buffersB|F[24]~125_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[24]~124_combout\ <= NOT \inst4|g2:0:buffersB|F[24]~124_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[24]~123_combout\ <= NOT \inst4|g2:0:buffersB|F[24]~123_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[24]~122_combout\ <= NOT \inst4|g2:0:buffersB|F[24]~122_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[24]~121_combout\ <= NOT \inst4|g2:0:buffersB|F[24]~121_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[24]~120_combout\ <= NOT \inst4|g2:0:buffersB|F[24]~120_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[24]~119_combout\ <= NOT \inst4|g2:0:buffersB|F[24]~119_combout\;
\inst4|g2:31:buffersB|ALT_INV_F[24]~0_combout\ <= NOT \inst4|g2:31:buffersB|F[24]~0_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[25]~118_combout\ <= NOT \inst4|g2:0:buffersB|F[25]~118_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[25]~117_combout\ <= NOT \inst4|g2:0:buffersB|F[25]~117_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[25]~116_combout\ <= NOT \inst4|g2:0:buffersB|F[25]~116_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[25]~115_combout\ <= NOT \inst4|g2:0:buffersB|F[25]~115_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[25]~114_combout\ <= NOT \inst4|g2:0:buffersB|F[25]~114_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[25]~113_combout\ <= NOT \inst4|g2:0:buffersB|F[25]~113_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[25]~112_combout\ <= NOT \inst4|g2:0:buffersB|F[25]~112_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[25]~111_combout\ <= NOT \inst4|g2:0:buffersB|F[25]~111_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[25]~110_combout\ <= NOT \inst4|g2:0:buffersB|F[25]~110_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[26]~109_combout\ <= NOT \inst4|g2:0:buffersB|F[26]~109_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[26]~108_combout\ <= NOT \inst4|g2:0:buffersB|F[26]~108_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[26]~107_combout\ <= NOT \inst4|g2:0:buffersB|F[26]~107_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[26]~106_combout\ <= NOT \inst4|g2:0:buffersB|F[26]~106_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[26]~105_combout\ <= NOT \inst4|g2:0:buffersB|F[26]~105_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[26]~104_combout\ <= NOT \inst4|g2:0:buffersB|F[26]~104_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[26]~103_combout\ <= NOT \inst4|g2:0:buffersB|F[26]~103_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[26]~102_combout\ <= NOT \inst4|g2:0:buffersB|F[26]~102_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[26]~101_combout\ <= NOT \inst4|g2:0:buffersB|F[26]~101_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[27]~100_combout\ <= NOT \inst4|g2:0:buffersB|F[27]~100_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[27]~99_combout\ <= NOT \inst4|g2:0:buffersB|F[27]~99_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[27]~98_combout\ <= NOT \inst4|g2:0:buffersB|F[27]~98_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[27]~97_combout\ <= NOT \inst4|g2:0:buffersB|F[27]~97_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[27]~96_combout\ <= NOT \inst4|g2:0:buffersB|F[27]~96_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[27]~95_combout\ <= NOT \inst4|g2:0:buffersB|F[27]~95_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[27]~94_combout\ <= NOT \inst4|g2:0:buffersB|F[27]~94_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[27]~93_combout\ <= NOT \inst4|g2:0:buffersB|F[27]~93_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[27]~92_combout\ <= NOT \inst4|g2:0:buffersB|F[27]~92_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[28]~91_combout\ <= NOT \inst4|g2:0:buffersB|F[28]~91_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[28]~90_combout\ <= NOT \inst4|g2:0:buffersB|F[28]~90_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[28]~89_combout\ <= NOT \inst4|g2:0:buffersB|F[28]~89_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[28]~88_combout\ <= NOT \inst4|g2:0:buffersB|F[28]~88_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[28]~87_combout\ <= NOT \inst4|g2:0:buffersB|F[28]~87_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[28]~86_combout\ <= NOT \inst4|g2:0:buffersB|F[28]~86_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[28]~85_combout\ <= NOT \inst4|g2:0:buffersB|F[28]~85_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[28]~84_combout\ <= NOT \inst4|g2:0:buffersB|F[28]~84_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[28]~83_combout\ <= NOT \inst4|g2:0:buffersB|F[28]~83_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[29]~82_combout\ <= NOT \inst4|g2:0:buffersB|F[29]~82_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[29]~81_combout\ <= NOT \inst4|g2:0:buffersB|F[29]~81_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[29]~80_combout\ <= NOT \inst4|g2:0:buffersB|F[29]~80_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[29]~79_combout\ <= NOT \inst4|g2:0:buffersB|F[29]~79_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[29]~78_combout\ <= NOT \inst4|g2:0:buffersB|F[29]~78_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[29]~77_combout\ <= NOT \inst4|g2:0:buffersB|F[29]~77_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[29]~76_combout\ <= NOT \inst4|g2:0:buffersB|F[29]~76_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[29]~75_combout\ <= NOT \inst4|g2:0:buffersB|F[29]~75_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[29]~74_combout\ <= NOT \inst4|g2:0:buffersB|F[29]~74_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[29]~73_combout\ <= NOT \inst4|g2:0:buffersB|F[29]~73_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[29]~72_combout\ <= NOT \inst4|g2:0:buffersB|F[29]~72_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[29]~71_combout\ <= NOT \inst4|g2:0:buffersB|F[29]~71_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[29]~70_combout\ <= NOT \inst4|g2:0:buffersB|F[29]~70_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[29]~69_combout\ <= NOT \inst4|g2:0:buffersB|F[29]~69_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[29]~68_combout\ <= NOT \inst4|g2:0:buffersB|F[29]~68_combout\;
\ALT_INV_IO_IN[0]~input_o\ <= NOT \IO_IN[0]~input_o\;
\ALT_INV_IO_IN[1]~input_o\ <= NOT \IO_IN[1]~input_o\;
\ALT_INV_IO_IN[2]~input_o\ <= NOT \IO_IN[2]~input_o\;
\ALT_INV_IO_IN[3]~input_o\ <= NOT \IO_IN[3]~input_o\;
\ALT_INV_IO_IN[4]~input_o\ <= NOT \IO_IN[4]~input_o\;
\ALT_INV_IO_IN[5]~input_o\ <= NOT \IO_IN[5]~input_o\;
\ALT_INV_IO_IN[6]~input_o\ <= NOT \IO_IN[6]~input_o\;
\ALT_INV_IO_IN[7]~input_o\ <= NOT \IO_IN[7]~input_o\;
\ALT_INV_IO_IN[8]~input_o\ <= NOT \IO_IN[8]~input_o\;
\ALT_INV_IO_IN[9]~input_o\ <= NOT \IO_IN[9]~input_o\;
\ALT_INV_IO_IN[10]~input_o\ <= NOT \IO_IN[10]~input_o\;
\ALT_INV_IO_IN[11]~input_o\ <= NOT \IO_IN[11]~input_o\;
\ALT_INV_IO_IN[12]~input_o\ <= NOT \IO_IN[12]~input_o\;
\ALT_INV_IO_IN[13]~input_o\ <= NOT \IO_IN[13]~input_o\;
\ALT_INV_IO_IN[14]~input_o\ <= NOT \IO_IN[14]~input_o\;
\ALT_INV_IO_IN[15]~input_o\ <= NOT \IO_IN[15]~input_o\;
\ALT_INV_IO_IN[16]~input_o\ <= NOT \IO_IN[16]~input_o\;
\ALT_INV_IO_IN[17]~input_o\ <= NOT \IO_IN[17]~input_o\;
\ALT_INV_IO_IN[18]~input_o\ <= NOT \IO_IN[18]~input_o\;
\ALT_INV_IO_IN[19]~input_o\ <= NOT \IO_IN[19]~input_o\;
\ALT_INV_IO_IN[20]~input_o\ <= NOT \IO_IN[20]~input_o\;
\ALT_INV_IO_IN[21]~input_o\ <= NOT \IO_IN[21]~input_o\;
\ALT_INV_IO_IN[22]~input_o\ <= NOT \IO_IN[22]~input_o\;
\ALT_INV_IO_IN[23]~input_o\ <= NOT \IO_IN[23]~input_o\;
\ALT_INV_IO_IN[24]~input_o\ <= NOT \IO_IN[24]~input_o\;
\ALT_INV_IO_IN[25]~input_o\ <= NOT \IO_IN[25]~input_o\;
\ALT_INV_IO_IN[26]~input_o\ <= NOT \IO_IN[26]~input_o\;
\ALT_INV_IO_IN[27]~input_o\ <= NOT \IO_IN[27]~input_o\;
\ALT_INV_IO_IN[28]~input_o\ <= NOT \IO_IN[28]~input_o\;
\ALT_INV_IO_IN[29]~input_o\ <= NOT \IO_IN[29]~input_o\;
\ALT_INV_IO_IN[30]~input_o\ <= NOT \IO_IN[30]~input_o\;
\ALT_INV_IO_IN[31]~input_o\ <= NOT \IO_IN[31]~input_o\;
\ALT_INV_reset~input_o\ <= NOT \reset~input_o\;
\ALT_INV_clock~input_o\ <= NOT \clock~input_o\;
\ALU|ALT_INV_Equal1~10_combout\ <= NOT \ALU|Equal1~10_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[21]~457_combout\ <= NOT \inst4|g2:0:buffersB|F[21]~457_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[21]~456_combout\ <= NOT \inst4|g2:0:buffersB|F[21]~456_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[21]~455_combout\ <= NOT \inst4|g2:0:buffersB|F[21]~455_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[21]~454_combout\ <= NOT \inst4|g2:0:buffersB|F[21]~454_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[21]~453_combout\ <= NOT \inst4|g2:0:buffersB|F[21]~453_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[21]~452_combout\ <= NOT \inst4|g2:0:buffersB|F[21]~452_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[21]~451_combout\ <= NOT \inst4|g2:0:buffersB|F[21]~451_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[21]~450_combout\ <= NOT \inst4|g2:0:buffersB|F[21]~450_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[21]~449_combout\ <= NOT \inst4|g2:0:buffersB|F[21]~449_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[21]~448_combout\ <= NOT \inst4|g2:0:buffersB|F[21]~448_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[20]~447_combout\ <= NOT \inst4|g2:0:buffersB|F[20]~447_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[20]~446_combout\ <= NOT \inst4|g2:0:buffersB|F[20]~446_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[20]~445_combout\ <= NOT \inst4|g2:0:buffersB|F[20]~445_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[20]~444_combout\ <= NOT \inst4|g2:0:buffersB|F[20]~444_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[20]~443_combout\ <= NOT \inst4|g2:0:buffersB|F[20]~443_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[20]~442_combout\ <= NOT \inst4|g2:0:buffersB|F[20]~442_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[20]~441_combout\ <= NOT \inst4|g2:0:buffersB|F[20]~441_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[20]~440_combout\ <= NOT \inst4|g2:0:buffersB|F[20]~440_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[20]~439_combout\ <= NOT \inst4|g2:0:buffersB|F[20]~439_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[20]~438_combout\ <= NOT \inst4|g2:0:buffersB|F[20]~438_combout\;
\ALU|ALT_INV_Equal1~9_combout\ <= NOT \ALU|Equal1~9_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[5]~437_combout\ <= NOT \inst4|g2:0:buffersB|F[5]~437_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[5]~436_combout\ <= NOT \inst4|g2:0:buffersB|F[5]~436_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[6]~435_combout\ <= NOT \inst4|g2:0:buffersB|F[6]~435_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[6]~434_combout\ <= NOT \inst4|g2:0:buffersB|F[6]~434_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[18]~433_combout\ <= NOT \inst4|g2:0:buffersB|F[18]~433_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[18]~432_combout\ <= NOT \inst4|g2:0:buffersB|F[18]~432_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[18]~431_combout\ <= NOT \inst4|g2:0:buffersB|F[18]~431_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[18]~430_combout\ <= NOT \inst4|g2:0:buffersB|F[18]~430_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[18]~429_combout\ <= NOT \inst4|g2:0:buffersB|F[18]~429_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[18]~428_combout\ <= NOT \inst4|g2:0:buffersB|F[18]~428_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[18]~427_combout\ <= NOT \inst4|g2:0:buffersB|F[18]~427_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[18]~426_combout\ <= NOT \inst4|g2:0:buffersB|F[18]~426_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[18]~425_combout\ <= NOT \inst4|g2:0:buffersB|F[18]~425_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[18]~424_combout\ <= NOT \inst4|g2:0:buffersB|F[18]~424_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[19]~423_combout\ <= NOT \inst4|g2:0:buffersB|F[19]~423_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[19]~422_combout\ <= NOT \inst4|g2:0:buffersB|F[19]~422_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[19]~421_combout\ <= NOT \inst4|g2:0:buffersB|F[19]~421_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[19]~420_combout\ <= NOT \inst4|g2:0:buffersB|F[19]~420_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[19]~419_combout\ <= NOT \inst4|g2:0:buffersB|F[19]~419_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[19]~418_combout\ <= NOT \inst4|g2:0:buffersB|F[19]~418_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[19]~417_combout\ <= NOT \inst4|g2:0:buffersB|F[19]~417_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[19]~416_combout\ <= NOT \inst4|g2:0:buffersB|F[19]~416_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[19]~415_combout\ <= NOT \inst4|g2:0:buffersB|F[19]~415_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[19]~414_combout\ <= NOT \inst4|g2:0:buffersB|F[19]~414_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[28]~413_combout\ <= NOT \inst4|g2:0:buffersB|F[28]~413_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[28]~412_combout\ <= NOT \inst4|g2:0:buffersB|F[28]~412_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[28]~411_combout\ <= NOT \inst4|g2:0:buffersB|F[28]~411_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[28]~410_combout\ <= NOT \inst4|g2:0:buffersB|F[28]~410_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[28]~409_combout\ <= NOT \inst4|g2:0:buffersB|F[28]~409_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[28]~408_combout\ <= NOT \inst4|g2:0:buffersB|F[28]~408_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[28]~407_combout\ <= NOT \inst4|g2:0:buffersB|F[28]~407_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[28]~406_combout\ <= NOT \inst4|g2:0:buffersB|F[28]~406_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[27]~405_combout\ <= NOT \inst4|g2:0:buffersB|F[27]~405_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[27]~404_combout\ <= NOT \inst4|g2:0:buffersB|F[27]~404_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[27]~403_combout\ <= NOT \inst4|g2:0:buffersB|F[27]~403_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[27]~402_combout\ <= NOT \inst4|g2:0:buffersB|F[27]~402_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[27]~401_combout\ <= NOT \inst4|g2:0:buffersB|F[27]~401_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[27]~400_combout\ <= NOT \inst4|g2:0:buffersB|F[27]~400_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[27]~399_combout\ <= NOT \inst4|g2:0:buffersB|F[27]~399_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[27]~398_combout\ <= NOT \inst4|g2:0:buffersB|F[27]~398_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[25]~397_combout\ <= NOT \inst4|g2:0:buffersB|F[25]~397_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[25]~396_combout\ <= NOT \inst4|g2:0:buffersB|F[25]~396_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[25]~395_combout\ <= NOT \inst4|g2:0:buffersB|F[25]~395_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[25]~394_combout\ <= NOT \inst4|g2:0:buffersB|F[25]~394_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[25]~393_combout\ <= NOT \inst4|g2:0:buffersB|F[25]~393_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[25]~392_combout\ <= NOT \inst4|g2:0:buffersB|F[25]~392_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[25]~391_combout\ <= NOT \inst4|g2:0:buffersB|F[25]~391_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[25]~390_combout\ <= NOT \inst4|g2:0:buffersB|F[25]~390_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[26]~389_combout\ <= NOT \inst4|g2:0:buffersB|F[26]~389_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[26]~388_combout\ <= NOT \inst4|g2:0:buffersB|F[26]~388_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[26]~387_combout\ <= NOT \inst4|g2:0:buffersB|F[26]~387_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[26]~386_combout\ <= NOT \inst4|g2:0:buffersB|F[26]~386_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[26]~385_combout\ <= NOT \inst4|g2:0:buffersB|F[26]~385_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[26]~384_combout\ <= NOT \inst4|g2:0:buffersB|F[26]~384_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[26]~383_combout\ <= NOT \inst4|g2:0:buffersB|F[26]~383_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[26]~382_combout\ <= NOT \inst4|g2:0:buffersB|F[26]~382_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[15]~381_combout\ <= NOT \inst4|g2:0:buffersB|F[15]~381_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[15]~380_combout\ <= NOT \inst4|g2:0:buffersB|F[15]~380_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[15]~379_combout\ <= NOT \inst4|g2:0:buffersB|F[15]~379_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[15]~378_combout\ <= NOT \inst4|g2:0:buffersB|F[15]~378_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[15]~377_combout\ <= NOT \inst4|g2:0:buffersB|F[15]~377_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[15]~376_combout\ <= NOT \inst4|g2:0:buffersB|F[15]~376_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[15]~375_combout\ <= NOT \inst4|g2:0:buffersB|F[15]~375_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[15]~374_combout\ <= NOT \inst4|g2:0:buffersB|F[15]~374_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[15]~373_combout\ <= NOT \inst4|g2:0:buffersB|F[15]~373_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[15]~372_combout\ <= NOT \inst4|g2:0:buffersB|F[15]~372_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[16]~371_combout\ <= NOT \inst4|g2:0:buffersB|F[16]~371_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[16]~370_combout\ <= NOT \inst4|g2:0:buffersB|F[16]~370_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[16]~369_combout\ <= NOT \inst4|g2:0:buffersB|F[16]~369_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[16]~368_combout\ <= NOT \inst4|g2:0:buffersB|F[16]~368_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[16]~367_combout\ <= NOT \inst4|g2:0:buffersB|F[16]~367_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[16]~366_combout\ <= NOT \inst4|g2:0:buffersB|F[16]~366_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[16]~365_combout\ <= NOT \inst4|g2:0:buffersB|F[16]~365_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[16]~364_combout\ <= NOT \inst4|g2:0:buffersB|F[16]~364_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[16]~363_combout\ <= NOT \inst4|g2:0:buffersB|F[16]~363_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[16]~362_combout\ <= NOT \inst4|g2:0:buffersB|F[16]~362_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[17]~361_combout\ <= NOT \inst4|g2:0:buffersB|F[17]~361_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[17]~360_combout\ <= NOT \inst4|g2:0:buffersB|F[17]~360_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[17]~359_combout\ <= NOT \inst4|g2:0:buffersB|F[17]~359_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[17]~358_combout\ <= NOT \inst4|g2:0:buffersB|F[17]~358_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[17]~357_combout\ <= NOT \inst4|g2:0:buffersB|F[17]~357_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[17]~356_combout\ <= NOT \inst4|g2:0:buffersB|F[17]~356_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[17]~355_combout\ <= NOT \inst4|g2:0:buffersB|F[17]~355_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[17]~354_combout\ <= NOT \inst4|g2:0:buffersB|F[17]~354_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[17]~353_combout\ <= NOT \inst4|g2:0:buffersB|F[17]~353_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[17]~352_combout\ <= NOT \inst4|g2:0:buffersB|F[17]~352_combout\;
\selector|ALT_INV_Mux16~0_combout\ <= NOT \selector|Mux16~0_combout\;
\selector|ALT_INV_Mux17~0_combout\ <= NOT \selector|Mux17~0_combout\;
\selector|ALT_INV_Mux27~0_combout\ <= NOT \selector|Mux27~0_combout\;
\selector|ALT_INV_Mux26~0_combout\ <= NOT \selector|Mux26~0_combout\;
\selector|ALT_INV_Mux18~0_combout\ <= NOT \selector|Mux18~0_combout\;
\selector|ALT_INV_Mux19~0_combout\ <= NOT \selector|Mux19~0_combout\;
\selector|ALT_INV_Mux29~0_combout\ <= NOT \selector|Mux29~0_combout\;
\selector|ALT_INV_Mux28~0_combout\ <= NOT \selector|Mux28~0_combout\;
\selector|ALT_INV_Mux6~0_combout\ <= NOT \selector|Mux6~0_combout\;
\selector|ALT_INV_Mux7~0_combout\ <= NOT \selector|Mux7~0_combout\;
\selector|ALT_INV_Mux8~0_combout\ <= NOT \selector|Mux8~0_combout\;
\selector|ALT_INV_Mux9~0_combout\ <= NOT \selector|Mux9~0_combout\;
\selector|ALT_INV_Mux31~1_combout\ <= NOT \selector|Mux31~1_combout\;
\selector|ALT_INV_Mux30~0_combout\ <= NOT \selector|Mux30~0_combout\;
\selector|ALT_INV_Mux21~0_combout\ <= NOT \selector|Mux21~0_combout\;
\selector|ALT_INV_Mux20~0_combout\ <= NOT \selector|Mux20~0_combout\;
\selector|ALT_INV_Mux11~0_combout\ <= NOT \selector|Mux11~0_combout\;
\selector|ALT_INV_Mux1~0_combout\ <= NOT \selector|Mux1~0_combout\;
\selector|ALT_INV_Mux10~0_combout\ <= NOT \selector|Mux10~0_combout\;
\selector|ALT_INV_Mux13~0_combout\ <= NOT \selector|Mux13~0_combout\;
\selector|ALT_INV_Mux23~0_combout\ <= NOT \selector|Mux23~0_combout\;
\selector|ALT_INV_Mux22~0_combout\ <= NOT \selector|Mux22~0_combout\;
\selector|ALT_INV_Mux12~0_combout\ <= NOT \selector|Mux12~0_combout\;
\selector|ALT_INV_Mux3~0_combout\ <= NOT \selector|Mux3~0_combout\;
\selector|ALT_INV_Mux14~0_combout\ <= NOT \selector|Mux14~0_combout\;
\selector|ALT_INV_Mux15~0_combout\ <= NOT \selector|Mux15~0_combout\;
\selector|ALT_INV_Mux25~0_combout\ <= NOT \selector|Mux25~0_combout\;
\selector|ALT_INV_Mux24~0_combout\ <= NOT \selector|Mux24~0_combout\;
\selector|ALT_INV_Mux4~0_combout\ <= NOT \selector|Mux4~0_combout\;
\selector|ALT_INV_Mux5~0_combout\ <= NOT \selector|Mux5~0_combout\;
\selector|ALT_INV_Mux0~0_combout\ <= NOT \selector|Mux0~0_combout\;
\selector|ALT_INV_Mux2~0_combout\ <= NOT \selector|Mux2~0_combout\;
\selector|ALT_INV_Mux31~0_combout\ <= NOT \selector|Mux31~0_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[0]~351_combout\ <= NOT \inst4|g2:0:buffersB|F[0]~351_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[0]~350_combout\ <= NOT \inst4|g2:0:buffersB|F[0]~350_combout\;
\inst4|g2:22:buffersB|ALT_INV_F[0]~4_combout\ <= NOT \inst4|g2:22:buffersB|F[0]~4_combout\;
\inst4|g2:6:buffersB|ALT_INV_F[0]~4_combout\ <= NOT \inst4|g2:6:buffersB|F[0]~4_combout\;
\inst4|g2:23:buffersB|ALT_INV_F[0]~4_combout\ <= NOT \inst4|g2:23:buffersB|F[0]~4_combout\;
\inst4|g2:17:buffersB|ALT_INV_F[0]~4_combout\ <= NOT \inst4|g2:17:buffersB|F[0]~4_combout\;
\inst4|g2:16:buffersB|ALT_INV_F[0]~4_combout\ <= NOT \inst4|g2:16:buffersB|F[0]~4_combout\;
\inst4|g2:18:buffersB|ALT_INV_F[0]~14_combout\ <= NOT \inst4|g2:18:buffersB|F[0]~14_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[0]~349_combout\ <= NOT \inst4|g2:0:buffersB|F[0]~349_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[0]~348_combout\ <= NOT \inst4|g2:0:buffersB|F[0]~348_combout\;
\inst4|g2:2:buffersB|ALT_INV_F[0]~4_combout\ <= NOT \inst4|g2:2:buffersB|F[0]~4_combout\;
\inst4|g2:4:buffersB|ALT_INV_F[0]~4_combout\ <= NOT \inst4|g2:4:buffersB|F[0]~4_combout\;
\inst4|g2:5:buffersB|ALT_INV_F[0]~12_combout\ <= NOT \inst4|g2:5:buffersB|F[0]~12_combout\;
\inst4|g2:3:buffersB|ALT_INV_F[0]~12_combout\ <= NOT \inst4|g2:3:buffersB|F[0]~12_combout\;
\inst4|g2:7:buffersB|ALT_INV_F[0]~12_combout\ <= NOT \inst4|g2:7:buffersB|F[0]~12_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[0]~347_combout\ <= NOT \inst4|g2:0:buffersB|F[0]~347_combout\;
\inst4|g2:12:buffersB|ALT_INV_F[0]~4_combout\ <= NOT \inst4|g2:12:buffersB|F[0]~4_combout\;
\inst4|g2:8:buffersB|ALT_INV_F[0]~4_combout\ <= NOT \inst4|g2:8:buffersB|F[0]~4_combout\;
\inst4|g2:20:buffersB|ALT_INV_F[0]~4_combout\ <= NOT \inst4|g2:20:buffersB|F[0]~4_combout\;
\inst4|g2:28:buffersB|ALT_INV_F[0]~4_combout\ <= NOT \inst4|g2:28:buffersB|F[0]~4_combout\;
\inst4|g2:24:buffersB|ALT_INV_F[0]~4_combout\ <= NOT \inst4|g2:24:buffersB|F[0]~4_combout\;
\inst4|g2:25:buffersB|ALT_INV_F[0]~14_combout\ <= NOT \inst4|g2:25:buffersB|F[0]~14_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[0]~346_combout\ <= NOT \inst4|g2:0:buffersB|F[0]~346_combout\;
\inst4|g2:11:buffersB|ALT_INV_F[0]~4_combout\ <= NOT \inst4|g2:11:buffersB|F[0]~4_combout\;
\inst4|g2:9:buffersB|ALT_INV_F[0]~4_combout\ <= NOT \inst4|g2:9:buffersB|F[0]~4_combout\;
\inst4|g2:13:buffersB|ALT_INV_F[0]~4_combout\ <= NOT \inst4|g2:13:buffersB|F[0]~4_combout\;
\inst4|g2:21:buffersB|ALT_INV_F[0]~4_combout\ <= NOT \inst4|g2:21:buffersB|F[0]~4_combout\;
\inst4|g2:19:buffersB|ALT_INV_F[0]~4_combout\ <= NOT \inst4|g2:19:buffersB|F[0]~4_combout\;
\inst4|g2:26:buffersB|ALT_INV_F[0]~14_combout\ <= NOT \inst4|g2:26:buffersB|F[0]~14_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[0]~345_combout\ <= NOT \inst4|g2:0:buffersB|F[0]~345_combout\;
\inst4|g2:14:buffersB|ALT_INV_F[0]~4_combout\ <= NOT \inst4|g2:14:buffersB|F[0]~4_combout\;
\inst4|g2:10:buffersB|ALT_INV_F[0]~4_combout\ <= NOT \inst4|g2:10:buffersB|F[0]~4_combout\;
\inst4|g2:15:buffersB|ALT_INV_F[0]~4_combout\ <= NOT \inst4|g2:15:buffersB|F[0]~4_combout\;
\inst4|g2:27:buffersB|ALT_INV_F[0]~4_combout\ <= NOT \inst4|g2:27:buffersB|F[0]~4_combout\;
\inst4|g2:29:buffersB|ALT_INV_F[0]~4_combout\ <= NOT \inst4|g2:29:buffersB|F[0]~4_combout\;
\inst4|g2:30:buffersB|ALT_INV_F[0]~14_combout\ <= NOT \inst4|g2:30:buffersB|F[0]~14_combout\;
\inst4|g2:31:buffersB|ALT_INV_F[0]~24_combout\ <= NOT \inst4|g2:31:buffersB|F[0]~24_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[1]~344_combout\ <= NOT \inst4|g2:0:buffersB|F[1]~344_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[1]~343_combout\ <= NOT \inst4|g2:0:buffersB|F[1]~343_combout\;
\inst4|g2:22:buffersB|ALT_INV_F[1]~3_combout\ <= NOT \inst4|g2:22:buffersB|F[1]~3_combout\;
\inst4|g2:6:buffersB|ALT_INV_F[1]~3_combout\ <= NOT \inst4|g2:6:buffersB|F[1]~3_combout\;
\inst4|g2:23:buffersB|ALT_INV_F[1]~3_combout\ <= NOT \inst4|g2:23:buffersB|F[1]~3_combout\;
\inst4|g2:17:buffersB|ALT_INV_F[1]~3_combout\ <= NOT \inst4|g2:17:buffersB|F[1]~3_combout\;
\inst4|g2:16:buffersB|ALT_INV_F[1]~3_combout\ <= NOT \inst4|g2:16:buffersB|F[1]~3_combout\;
\inst4|g2:18:buffersB|ALT_INV_F[1]~13_combout\ <= NOT \inst4|g2:18:buffersB|F[1]~13_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[1]~342_combout\ <= NOT \inst4|g2:0:buffersB|F[1]~342_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[1]~341_combout\ <= NOT \inst4|g2:0:buffersB|F[1]~341_combout\;
\inst4|g2:2:buffersB|ALT_INV_F[1]~3_combout\ <= NOT \inst4|g2:2:buffersB|F[1]~3_combout\;
\inst4|g2:4:buffersB|ALT_INV_F[1]~3_combout\ <= NOT \inst4|g2:4:buffersB|F[1]~3_combout\;
\inst4|g2:5:buffersB|ALT_INV_F[1]~11_combout\ <= NOT \inst4|g2:5:buffersB|F[1]~11_combout\;
\inst4|g2:3:buffersB|ALT_INV_F[1]~11_combout\ <= NOT \inst4|g2:3:buffersB|F[1]~11_combout\;
\inst4|g2:7:buffersB|ALT_INV_F[1]~11_combout\ <= NOT \inst4|g2:7:buffersB|F[1]~11_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[1]~340_combout\ <= NOT \inst4|g2:0:buffersB|F[1]~340_combout\;
\inst4|g2:12:buffersB|ALT_INV_F[1]~3_combout\ <= NOT \inst4|g2:12:buffersB|F[1]~3_combout\;
\inst4|g2:8:buffersB|ALT_INV_F[1]~3_combout\ <= NOT \inst4|g2:8:buffersB|F[1]~3_combout\;
\inst4|g2:20:buffersB|ALT_INV_F[1]~3_combout\ <= NOT \inst4|g2:20:buffersB|F[1]~3_combout\;
\inst4|g2:28:buffersB|ALT_INV_F[1]~3_combout\ <= NOT \inst4|g2:28:buffersB|F[1]~3_combout\;
\inst4|g2:24:buffersB|ALT_INV_F[1]~3_combout\ <= NOT \inst4|g2:24:buffersB|F[1]~3_combout\;
\inst4|g2:25:buffersB|ALT_INV_F[1]~13_combout\ <= NOT \inst4|g2:25:buffersB|F[1]~13_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[1]~339_combout\ <= NOT \inst4|g2:0:buffersB|F[1]~339_combout\;
\inst4|g2:11:buffersB|ALT_INV_F[1]~3_combout\ <= NOT \inst4|g2:11:buffersB|F[1]~3_combout\;
\inst4|g2:9:buffersB|ALT_INV_F[1]~3_combout\ <= NOT \inst4|g2:9:buffersB|F[1]~3_combout\;
\inst4|g2:13:buffersB|ALT_INV_F[1]~3_combout\ <= NOT \inst4|g2:13:buffersB|F[1]~3_combout\;
\inst4|g2:21:buffersB|ALT_INV_F[1]~3_combout\ <= NOT \inst4|g2:21:buffersB|F[1]~3_combout\;
\inst4|g2:19:buffersB|ALT_INV_F[1]~3_combout\ <= NOT \inst4|g2:19:buffersB|F[1]~3_combout\;
\inst4|g2:26:buffersB|ALT_INV_F[1]~13_combout\ <= NOT \inst4|g2:26:buffersB|F[1]~13_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[1]~338_combout\ <= NOT \inst4|g2:0:buffersB|F[1]~338_combout\;
\inst4|g2:14:buffersB|ALT_INV_F[1]~3_combout\ <= NOT \inst4|g2:14:buffersB|F[1]~3_combout\;
\inst4|g2:10:buffersB|ALT_INV_F[1]~3_combout\ <= NOT \inst4|g2:10:buffersB|F[1]~3_combout\;
\inst4|g2:15:buffersB|ALT_INV_F[1]~3_combout\ <= NOT \inst4|g2:15:buffersB|F[1]~3_combout\;
\inst4|g2:27:buffersB|ALT_INV_F[1]~3_combout\ <= NOT \inst4|g2:27:buffersB|F[1]~3_combout\;
\inst4|g2:29:buffersB|ALT_INV_F[1]~3_combout\ <= NOT \inst4|g2:29:buffersB|F[1]~3_combout\;
\inst4|g2:30:buffersB|ALT_INV_F[1]~13_combout\ <= NOT \inst4|g2:30:buffersB|F[1]~13_combout\;
\inst4|g2:31:buffersB|ALT_INV_F[1]~23_combout\ <= NOT \inst4|g2:31:buffersB|F[1]~23_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[2]~337_combout\ <= NOT \inst4|g2:0:buffersB|F[2]~337_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[2]~336_combout\ <= NOT \inst4|g2:0:buffersB|F[2]~336_combout\;
\inst4|g2:22:buffersB|ALT_INV_F[2]~2_combout\ <= NOT \inst4|g2:22:buffersB|F[2]~2_combout\;
\inst4|g2:6:buffersB|ALT_INV_F[2]~2_combout\ <= NOT \inst4|g2:6:buffersB|F[2]~2_combout\;
\inst4|g2:23:buffersB|ALT_INV_F[2]~2_combout\ <= NOT \inst4|g2:23:buffersB|F[2]~2_combout\;
\inst4|g2:17:buffersB|ALT_INV_F[2]~2_combout\ <= NOT \inst4|g2:17:buffersB|F[2]~2_combout\;
\inst4|g2:16:buffersB|ALT_INV_F[2]~2_combout\ <= NOT \inst4|g2:16:buffersB|F[2]~2_combout\;
\inst4|g2:18:buffersB|ALT_INV_F[2]~12_combout\ <= NOT \inst4|g2:18:buffersB|F[2]~12_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[2]~335_combout\ <= NOT \inst4|g2:0:buffersB|F[2]~335_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[2]~334_combout\ <= NOT \inst4|g2:0:buffersB|F[2]~334_combout\;
\inst4|g2:2:buffersB|ALT_INV_F[2]~2_combout\ <= NOT \inst4|g2:2:buffersB|F[2]~2_combout\;
\inst4|g2:4:buffersB|ALT_INV_F[2]~2_combout\ <= NOT \inst4|g2:4:buffersB|F[2]~2_combout\;
\inst4|g2:5:buffersB|ALT_INV_F[2]~10_combout\ <= NOT \inst4|g2:5:buffersB|F[2]~10_combout\;
\inst4|g2:3:buffersB|ALT_INV_F[2]~10_combout\ <= NOT \inst4|g2:3:buffersB|F[2]~10_combout\;
\inst4|g2:7:buffersB|ALT_INV_F[2]~10_combout\ <= NOT \inst4|g2:7:buffersB|F[2]~10_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[2]~333_combout\ <= NOT \inst4|g2:0:buffersB|F[2]~333_combout\;
\inst4|g2:12:buffersB|ALT_INV_F[2]~2_combout\ <= NOT \inst4|g2:12:buffersB|F[2]~2_combout\;
\inst4|g2:8:buffersB|ALT_INV_F[2]~2_combout\ <= NOT \inst4|g2:8:buffersB|F[2]~2_combout\;
\inst4|g2:20:buffersB|ALT_INV_F[2]~2_combout\ <= NOT \inst4|g2:20:buffersB|F[2]~2_combout\;
\inst4|g2:28:buffersB|ALT_INV_F[2]~2_combout\ <= NOT \inst4|g2:28:buffersB|F[2]~2_combout\;
\inst4|g2:24:buffersB|ALT_INV_F[2]~2_combout\ <= NOT \inst4|g2:24:buffersB|F[2]~2_combout\;
\inst4|g2:25:buffersB|ALT_INV_F[2]~12_combout\ <= NOT \inst4|g2:25:buffersB|F[2]~12_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[2]~332_combout\ <= NOT \inst4|g2:0:buffersB|F[2]~332_combout\;
\inst4|g2:11:buffersB|ALT_INV_F[2]~2_combout\ <= NOT \inst4|g2:11:buffersB|F[2]~2_combout\;
\inst4|g2:9:buffersB|ALT_INV_F[2]~2_combout\ <= NOT \inst4|g2:9:buffersB|F[2]~2_combout\;
\inst4|g2:13:buffersB|ALT_INV_F[2]~2_combout\ <= NOT \inst4|g2:13:buffersB|F[2]~2_combout\;
\inst4|g2:21:buffersB|ALT_INV_F[2]~2_combout\ <= NOT \inst4|g2:21:buffersB|F[2]~2_combout\;
\inst4|g2:19:buffersB|ALT_INV_F[2]~2_combout\ <= NOT \inst4|g2:19:buffersB|F[2]~2_combout\;
\inst4|g2:26:buffersB|ALT_INV_F[2]~12_combout\ <= NOT \inst4|g2:26:buffersB|F[2]~12_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[2]~331_combout\ <= NOT \inst4|g2:0:buffersB|F[2]~331_combout\;
\inst4|g2:14:buffersB|ALT_INV_F[2]~2_combout\ <= NOT \inst4|g2:14:buffersB|F[2]~2_combout\;
\inst4|g2:10:buffersB|ALT_INV_F[2]~2_combout\ <= NOT \inst4|g2:10:buffersB|F[2]~2_combout\;
\inst4|g2:15:buffersB|ALT_INV_F[2]~2_combout\ <= NOT \inst4|g2:15:buffersB|F[2]~2_combout\;
\inst4|g2:27:buffersB|ALT_INV_F[2]~2_combout\ <= NOT \inst4|g2:27:buffersB|F[2]~2_combout\;
\inst4|g2:29:buffersB|ALT_INV_F[2]~2_combout\ <= NOT \inst4|g2:29:buffersB|F[2]~2_combout\;
\inst4|g2:30:buffersB|ALT_INV_F[2]~12_combout\ <= NOT \inst4|g2:30:buffersB|F[2]~12_combout\;
\inst4|g2:31:buffersB|ALT_INV_F[2]~22_combout\ <= NOT \inst4|g2:31:buffersB|F[2]~22_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[3]~330_combout\ <= NOT \inst4|g2:0:buffersB|F[3]~330_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[3]~329_combout\ <= NOT \inst4|g2:0:buffersB|F[3]~329_combout\;
\inst4|g2:22:buffersB|ALT_INV_F[3]~1_combout\ <= NOT \inst4|g2:22:buffersB|F[3]~1_combout\;
\inst4|g2:6:buffersB|ALT_INV_F[3]~1_combout\ <= NOT \inst4|g2:6:buffersB|F[3]~1_combout\;
\inst4|g2:23:buffersB|ALT_INV_F[3]~1_combout\ <= NOT \inst4|g2:23:buffersB|F[3]~1_combout\;
\inst4|g2:17:buffersB|ALT_INV_F[3]~1_combout\ <= NOT \inst4|g2:17:buffersB|F[3]~1_combout\;
\inst4|g2:16:buffersB|ALT_INV_F[3]~1_combout\ <= NOT \inst4|g2:16:buffersB|F[3]~1_combout\;
\inst4|g2:18:buffersB|ALT_INV_F[3]~11_combout\ <= NOT \inst4|g2:18:buffersB|F[3]~11_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[3]~328_combout\ <= NOT \inst4|g2:0:buffersB|F[3]~328_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[3]~327_combout\ <= NOT \inst4|g2:0:buffersB|F[3]~327_combout\;
\inst4|g2:2:buffersB|ALT_INV_F[3]~1_combout\ <= NOT \inst4|g2:2:buffersB|F[3]~1_combout\;
\inst4|g2:4:buffersB|ALT_INV_F[3]~1_combout\ <= NOT \inst4|g2:4:buffersB|F[3]~1_combout\;
\inst4|g2:5:buffersB|ALT_INV_F[3]~9_combout\ <= NOT \inst4|g2:5:buffersB|F[3]~9_combout\;
\inst4|g2:3:buffersB|ALT_INV_F[3]~9_combout\ <= NOT \inst4|g2:3:buffersB|F[3]~9_combout\;
\inst4|g2:7:buffersB|ALT_INV_F[3]~9_combout\ <= NOT \inst4|g2:7:buffersB|F[3]~9_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[3]~326_combout\ <= NOT \inst4|g2:0:buffersB|F[3]~326_combout\;
\inst4|g2:12:buffersB|ALT_INV_F[3]~1_combout\ <= NOT \inst4|g2:12:buffersB|F[3]~1_combout\;
\inst4|g2:8:buffersB|ALT_INV_F[3]~1_combout\ <= NOT \inst4|g2:8:buffersB|F[3]~1_combout\;
\inst4|g2:20:buffersB|ALT_INV_F[3]~1_combout\ <= NOT \inst4|g2:20:buffersB|F[3]~1_combout\;
\inst4|g2:28:buffersB|ALT_INV_F[3]~1_combout\ <= NOT \inst4|g2:28:buffersB|F[3]~1_combout\;
\inst4|g2:24:buffersB|ALT_INV_F[3]~1_combout\ <= NOT \inst4|g2:24:buffersB|F[3]~1_combout\;
\inst4|g2:25:buffersB|ALT_INV_F[3]~11_combout\ <= NOT \inst4|g2:25:buffersB|F[3]~11_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[3]~325_combout\ <= NOT \inst4|g2:0:buffersB|F[3]~325_combout\;
\inst4|g2:11:buffersB|ALT_INV_F[3]~1_combout\ <= NOT \inst4|g2:11:buffersB|F[3]~1_combout\;
\inst4|g2:9:buffersB|ALT_INV_F[3]~1_combout\ <= NOT \inst4|g2:9:buffersB|F[3]~1_combout\;
\inst4|g2:13:buffersB|ALT_INV_F[3]~1_combout\ <= NOT \inst4|g2:13:buffersB|F[3]~1_combout\;
\inst4|g2:21:buffersB|ALT_INV_F[3]~1_combout\ <= NOT \inst4|g2:21:buffersB|F[3]~1_combout\;
\inst4|g2:19:buffersB|ALT_INV_F[3]~1_combout\ <= NOT \inst4|g2:19:buffersB|F[3]~1_combout\;
\inst4|g2:26:buffersB|ALT_INV_F[3]~11_combout\ <= NOT \inst4|g2:26:buffersB|F[3]~11_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[3]~324_combout\ <= NOT \inst4|g2:0:buffersB|F[3]~324_combout\;
\inst4|g2:14:buffersB|ALT_INV_F[3]~1_combout\ <= NOT \inst4|g2:14:buffersB|F[3]~1_combout\;
\inst4|g2:10:buffersB|ALT_INV_F[3]~1_combout\ <= NOT \inst4|g2:10:buffersB|F[3]~1_combout\;
\inst4|g2:15:buffersB|ALT_INV_F[3]~1_combout\ <= NOT \inst4|g2:15:buffersB|F[3]~1_combout\;
\inst4|g2:27:buffersB|ALT_INV_F[3]~1_combout\ <= NOT \inst4|g2:27:buffersB|F[3]~1_combout\;
\inst4|g2:29:buffersB|ALT_INV_F[3]~1_combout\ <= NOT \inst4|g2:29:buffersB|F[3]~1_combout\;
\inst4|g2:30:buffersB|ALT_INV_F[3]~11_combout\ <= NOT \inst4|g2:30:buffersB|F[3]~11_combout\;
\inst4|g2:31:buffersB|ALT_INV_F[3]~21_combout\ <= NOT \inst4|g2:31:buffersB|F[3]~21_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[4]~323_combout\ <= NOT \inst4|g2:0:buffersB|F[4]~323_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[4]~322_combout\ <= NOT \inst4|g2:0:buffersB|F[4]~322_combout\;
\inst4|g2:22:buffersB|ALT_INV_F[4]~0_combout\ <= NOT \inst4|g2:22:buffersB|F[4]~0_combout\;
\inst4|g2:6:buffersB|ALT_INV_F[4]~0_combout\ <= NOT \inst4|g2:6:buffersB|F[4]~0_combout\;
\inst4|g2:23:buffersB|ALT_INV_F[4]~0_combout\ <= NOT \inst4|g2:23:buffersB|F[4]~0_combout\;
\inst4|g2:17:buffersB|ALT_INV_F[4]~0_combout\ <= NOT \inst4|g2:17:buffersB|F[4]~0_combout\;
\inst4|g2:16:buffersB|ALT_INV_F[4]~0_combout\ <= NOT \inst4|g2:16:buffersB|F[4]~0_combout\;
\inst4|g2:18:buffersB|ALT_INV_F[4]~10_combout\ <= NOT \inst4|g2:18:buffersB|F[4]~10_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[4]~321_combout\ <= NOT \inst4|g2:0:buffersB|F[4]~321_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[4]~320_combout\ <= NOT \inst4|g2:0:buffersB|F[4]~320_combout\;
\inst4|g2:2:buffersB|ALT_INV_F[4]~0_combout\ <= NOT \inst4|g2:2:buffersB|F[4]~0_combout\;
\inst4|g2:4:buffersB|ALT_INV_F[4]~0_combout\ <= NOT \inst4|g2:4:buffersB|F[4]~0_combout\;
\inst4|g2:5:buffersB|ALT_INV_F[4]~8_combout\ <= NOT \inst4|g2:5:buffersB|F[4]~8_combout\;
\inst4|g2:3:buffersB|ALT_INV_F[4]~8_combout\ <= NOT \inst4|g2:3:buffersB|F[4]~8_combout\;
\inst4|g2:7:buffersB|ALT_INV_F[4]~8_combout\ <= NOT \inst4|g2:7:buffersB|F[4]~8_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[4]~319_combout\ <= NOT \inst4|g2:0:buffersB|F[4]~319_combout\;
\inst4|g2:12:buffersB|ALT_INV_F[4]~0_combout\ <= NOT \inst4|g2:12:buffersB|F[4]~0_combout\;
\inst4|g2:8:buffersB|ALT_INV_F[4]~0_combout\ <= NOT \inst4|g2:8:buffersB|F[4]~0_combout\;
\inst4|g2:20:buffersB|ALT_INV_F[4]~0_combout\ <= NOT \inst4|g2:20:buffersB|F[4]~0_combout\;
\inst4|g2:28:buffersB|ALT_INV_F[4]~0_combout\ <= NOT \inst4|g2:28:buffersB|F[4]~0_combout\;
\inst4|g2:24:buffersB|ALT_INV_F[4]~0_combout\ <= NOT \inst4|g2:24:buffersB|F[4]~0_combout\;
\inst4|g2:25:buffersB|ALT_INV_F[4]~10_combout\ <= NOT \inst4|g2:25:buffersB|F[4]~10_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[4]~318_combout\ <= NOT \inst4|g2:0:buffersB|F[4]~318_combout\;
\inst4|g2:11:buffersB|ALT_INV_F[4]~0_combout\ <= NOT \inst4|g2:11:buffersB|F[4]~0_combout\;
\inst4|g2:9:buffersB|ALT_INV_F[4]~0_combout\ <= NOT \inst4|g2:9:buffersB|F[4]~0_combout\;
\inst4|g2:13:buffersB|ALT_INV_F[4]~0_combout\ <= NOT \inst4|g2:13:buffersB|F[4]~0_combout\;
\inst4|g2:21:buffersB|ALT_INV_F[4]~0_combout\ <= NOT \inst4|g2:21:buffersB|F[4]~0_combout\;
\inst4|g2:19:buffersB|ALT_INV_F[4]~0_combout\ <= NOT \inst4|g2:19:buffersB|F[4]~0_combout\;
\inst4|g2:26:buffersB|ALT_INV_F[4]~10_combout\ <= NOT \inst4|g2:26:buffersB|F[4]~10_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[4]~317_combout\ <= NOT \inst4|g2:0:buffersB|F[4]~317_combout\;
\inst4|g2:14:buffersB|ALT_INV_F[4]~0_combout\ <= NOT \inst4|g2:14:buffersB|F[4]~0_combout\;
\inst4|g2:10:buffersB|ALT_INV_F[4]~0_combout\ <= NOT \inst4|g2:10:buffersB|F[4]~0_combout\;
\inst4|g2:15:buffersB|ALT_INV_F[4]~0_combout\ <= NOT \inst4|g2:15:buffersB|F[4]~0_combout\;
\inst4|g2:27:buffersB|ALT_INV_F[4]~0_combout\ <= NOT \inst4|g2:27:buffersB|F[4]~0_combout\;
\inst4|g2:29:buffersB|ALT_INV_F[4]~0_combout\ <= NOT \inst4|g2:29:buffersB|F[4]~0_combout\;
\inst4|g2:30:buffersB|ALT_INV_F[4]~10_combout\ <= NOT \inst4|g2:30:buffersB|F[4]~10_combout\;
\inst4|g2:31:buffersB|ALT_INV_F[4]~20_combout\ <= NOT \inst4|g2:31:buffersB|F[4]~20_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[5]~316_combout\ <= NOT \inst4|g2:0:buffersB|F[5]~316_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[5]~315_combout\ <= NOT \inst4|g2:0:buffersB|F[5]~315_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[5]~314_combout\ <= NOT \inst4|g2:0:buffersB|F[5]~314_combout\;
\inst4|g2:18:buffersB|ALT_INV_F[5]~9_combout\ <= NOT \inst4|g2:18:buffersB|F[5]~9_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[5]~313_combout\ <= NOT \inst4|g2:0:buffersB|F[5]~313_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[5]~312_combout\ <= NOT \inst4|g2:0:buffersB|F[5]~312_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[5]~311_combout\ <= NOT \inst4|g2:0:buffersB|F[5]~311_combout\;
\inst4|g2:25:buffersB|ALT_INV_F[5]~9_combout\ <= NOT \inst4|g2:25:buffersB|F[5]~9_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[5]~310_combout\ <= NOT \inst4|g2:0:buffersB|F[5]~310_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[5]~309_combout\ <= NOT \inst4|g2:0:buffersB|F[5]~309_combout\;
\inst4|g2:26:buffersB|ALT_INV_F[5]~9_combout\ <= NOT \inst4|g2:26:buffersB|F[5]~9_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[5]~308_combout\ <= NOT \inst4|g2:0:buffersB|F[5]~308_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[5]~307_combout\ <= NOT \inst4|g2:0:buffersB|F[5]~307_combout\;
\inst4|g2:30:buffersB|ALT_INV_F[5]~9_combout\ <= NOT \inst4|g2:30:buffersB|F[5]~9_combout\;
\inst4|g2:31:buffersB|ALT_INV_F[5]~19_combout\ <= NOT \inst4|g2:31:buffersB|F[5]~19_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[6]~306_combout\ <= NOT \inst4|g2:0:buffersB|F[6]~306_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[6]~305_combout\ <= NOT \inst4|g2:0:buffersB|F[6]~305_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[6]~304_combout\ <= NOT \inst4|g2:0:buffersB|F[6]~304_combout\;
\inst4|g2:18:buffersB|ALT_INV_F[6]~8_combout\ <= NOT \inst4|g2:18:buffersB|F[6]~8_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[6]~303_combout\ <= NOT \inst4|g2:0:buffersB|F[6]~303_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[6]~302_combout\ <= NOT \inst4|g2:0:buffersB|F[6]~302_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[6]~301_combout\ <= NOT \inst4|g2:0:buffersB|F[6]~301_combout\;
\inst4|g2:25:buffersB|ALT_INV_F[6]~8_combout\ <= NOT \inst4|g2:25:buffersB|F[6]~8_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[6]~300_combout\ <= NOT \inst4|g2:0:buffersB|F[6]~300_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[6]~299_combout\ <= NOT \inst4|g2:0:buffersB|F[6]~299_combout\;
\inst4|g2:26:buffersB|ALT_INV_F[6]~8_combout\ <= NOT \inst4|g2:26:buffersB|F[6]~8_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[6]~298_combout\ <= NOT \inst4|g2:0:buffersB|F[6]~298_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[6]~297_combout\ <= NOT \inst4|g2:0:buffersB|F[6]~297_combout\;
\inst4|g2:30:buffersB|ALT_INV_F[6]~8_combout\ <= NOT \inst4|g2:30:buffersB|F[6]~8_combout\;
\inst4|g2:31:buffersB|ALT_INV_F[6]~18_combout\ <= NOT \inst4|g2:31:buffersB|F[6]~18_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[7]~296_combout\ <= NOT \inst4|g2:0:buffersB|F[7]~296_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[7]~295_combout\ <= NOT \inst4|g2:0:buffersB|F[7]~295_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[7]~294_combout\ <= NOT \inst4|g2:0:buffersB|F[7]~294_combout\;
\inst4|g2:18:buffersB|ALT_INV_F[7]~7_combout\ <= NOT \inst4|g2:18:buffersB|F[7]~7_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[7]~293_combout\ <= NOT \inst4|g2:0:buffersB|F[7]~293_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[7]~292_combout\ <= NOT \inst4|g2:0:buffersB|F[7]~292_combout\;
\inst4|g2:5:buffersB|ALT_INV_F[7]~7_combout\ <= NOT \inst4|g2:5:buffersB|F[7]~7_combout\;
\inst4|g2:3:buffersB|ALT_INV_F[7]~7_combout\ <= NOT \inst4|g2:3:buffersB|F[7]~7_combout\;
\inst4|g2:7:buffersB|ALT_INV_F[7]~7_combout\ <= NOT \inst4|g2:7:buffersB|F[7]~7_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[7]~291_combout\ <= NOT \inst4|g2:0:buffersB|F[7]~291_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[7]~290_combout\ <= NOT \inst4|g2:0:buffersB|F[7]~290_combout\;
\inst4|g2:25:buffersB|ALT_INV_F[7]~7_combout\ <= NOT \inst4|g2:25:buffersB|F[7]~7_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[7]~289_combout\ <= NOT \inst4|g2:0:buffersB|F[7]~289_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[7]~288_combout\ <= NOT \inst4|g2:0:buffersB|F[7]~288_combout\;
\inst4|g2:26:buffersB|ALT_INV_F[7]~7_combout\ <= NOT \inst4|g2:26:buffersB|F[7]~7_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[7]~287_combout\ <= NOT \inst4|g2:0:buffersB|F[7]~287_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[7]~286_combout\ <= NOT \inst4|g2:0:buffersB|F[7]~286_combout\;
\inst4|g2:30:buffersB|ALT_INV_F[7]~7_combout\ <= NOT \inst4|g2:30:buffersB|F[7]~7_combout\;
\inst4|g2:31:buffersB|ALT_INV_F[7]~17_combout\ <= NOT \inst4|g2:31:buffersB|F[7]~17_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[8]~285_combout\ <= NOT \inst4|g2:0:buffersB|F[8]~285_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[8]~284_combout\ <= NOT \inst4|g2:0:buffersB|F[8]~284_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[8]~283_combout\ <= NOT \inst4|g2:0:buffersB|F[8]~283_combout\;
\inst4|g2:18:buffersB|ALT_INV_F[8]~6_combout\ <= NOT \inst4|g2:18:buffersB|F[8]~6_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[8]~282_combout\ <= NOT \inst4|g2:0:buffersB|F[8]~282_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[8]~281_combout\ <= NOT \inst4|g2:0:buffersB|F[8]~281_combout\;
\inst4|g2:5:buffersB|ALT_INV_F[8]~6_combout\ <= NOT \inst4|g2:5:buffersB|F[8]~6_combout\;
\inst4|g2:3:buffersB|ALT_INV_F[8]~6_combout\ <= NOT \inst4|g2:3:buffersB|F[8]~6_combout\;
\inst4|g2:7:buffersB|ALT_INV_F[8]~6_combout\ <= NOT \inst4|g2:7:buffersB|F[8]~6_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[8]~280_combout\ <= NOT \inst4|g2:0:buffersB|F[8]~280_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[8]~279_combout\ <= NOT \inst4|g2:0:buffersB|F[8]~279_combout\;
\inst4|g2:25:buffersB|ALT_INV_F[8]~6_combout\ <= NOT \inst4|g2:25:buffersB|F[8]~6_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[8]~278_combout\ <= NOT \inst4|g2:0:buffersB|F[8]~278_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[8]~277_combout\ <= NOT \inst4|g2:0:buffersB|F[8]~277_combout\;
\inst4|g2:26:buffersB|ALT_INV_F[8]~6_combout\ <= NOT \inst4|g2:26:buffersB|F[8]~6_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[8]~276_combout\ <= NOT \inst4|g2:0:buffersB|F[8]~276_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[8]~275_combout\ <= NOT \inst4|g2:0:buffersB|F[8]~275_combout\;
\inst4|g2:30:buffersB|ALT_INV_F[8]~6_combout\ <= NOT \inst4|g2:30:buffersB|F[8]~6_combout\;
\inst4|g2:31:buffersB|ALT_INV_F[8]~16_combout\ <= NOT \inst4|g2:31:buffersB|F[8]~16_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[9]~274_combout\ <= NOT \inst4|g2:0:buffersB|F[9]~274_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[9]~273_combout\ <= NOT \inst4|g2:0:buffersB|F[9]~273_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[9]~272_combout\ <= NOT \inst4|g2:0:buffersB|F[9]~272_combout\;
\inst4|g2:18:buffersB|ALT_INV_F[9]~5_combout\ <= NOT \inst4|g2:18:buffersB|F[9]~5_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[9]~271_combout\ <= NOT \inst4|g2:0:buffersB|F[9]~271_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[9]~270_combout\ <= NOT \inst4|g2:0:buffersB|F[9]~270_combout\;
\inst4|g2:5:buffersB|ALT_INV_F[9]~5_combout\ <= NOT \inst4|g2:5:buffersB|F[9]~5_combout\;
\inst4|g2:3:buffersB|ALT_INV_F[9]~5_combout\ <= NOT \inst4|g2:3:buffersB|F[9]~5_combout\;
\inst4|g2:7:buffersB|ALT_INV_F[9]~5_combout\ <= NOT \inst4|g2:7:buffersB|F[9]~5_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[9]~269_combout\ <= NOT \inst4|g2:0:buffersB|F[9]~269_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[9]~268_combout\ <= NOT \inst4|g2:0:buffersB|F[9]~268_combout\;
\inst4|g2:25:buffersB|ALT_INV_F[9]~5_combout\ <= NOT \inst4|g2:25:buffersB|F[9]~5_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[9]~267_combout\ <= NOT \inst4|g2:0:buffersB|F[9]~267_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[9]~266_combout\ <= NOT \inst4|g2:0:buffersB|F[9]~266_combout\;
\inst4|g2:26:buffersB|ALT_INV_F[9]~5_combout\ <= NOT \inst4|g2:26:buffersB|F[9]~5_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[9]~265_combout\ <= NOT \inst4|g2:0:buffersB|F[9]~265_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[9]~264_combout\ <= NOT \inst4|g2:0:buffersB|F[9]~264_combout\;
\inst4|g2:30:buffersB|ALT_INV_F[9]~5_combout\ <= NOT \inst4|g2:30:buffersB|F[9]~5_combout\;
\inst4|g2:31:buffersB|ALT_INV_F[9]~15_combout\ <= NOT \inst4|g2:31:buffersB|F[9]~15_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[10]~263_combout\ <= NOT \inst4|g2:0:buffersB|F[10]~263_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[10]~262_combout\ <= NOT \inst4|g2:0:buffersB|F[10]~262_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[10]~261_combout\ <= NOT \inst4|g2:0:buffersB|F[10]~261_combout\;
\inst4|g2:18:buffersB|ALT_INV_F[10]~4_combout\ <= NOT \inst4|g2:18:buffersB|F[10]~4_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[10]~260_combout\ <= NOT \inst4|g2:0:buffersB|F[10]~260_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[10]~259_combout\ <= NOT \inst4|g2:0:buffersB|F[10]~259_combout\;
\inst4|g2:5:buffersB|ALT_INV_F[10]~4_combout\ <= NOT \inst4|g2:5:buffersB|F[10]~4_combout\;
\inst4|g2:3:buffersB|ALT_INV_F[10]~4_combout\ <= NOT \inst4|g2:3:buffersB|F[10]~4_combout\;
\inst4|g2:7:buffersB|ALT_INV_F[10]~4_combout\ <= NOT \inst4|g2:7:buffersB|F[10]~4_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[10]~258_combout\ <= NOT \inst4|g2:0:buffersB|F[10]~258_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[10]~257_combout\ <= NOT \inst4|g2:0:buffersB|F[10]~257_combout\;
\inst4|g2:25:buffersB|ALT_INV_F[10]~4_combout\ <= NOT \inst4|g2:25:buffersB|F[10]~4_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[10]~256_combout\ <= NOT \inst4|g2:0:buffersB|F[10]~256_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[10]~255_combout\ <= NOT \inst4|g2:0:buffersB|F[10]~255_combout\;
\inst4|g2:26:buffersB|ALT_INV_F[10]~4_combout\ <= NOT \inst4|g2:26:buffersB|F[10]~4_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[10]~254_combout\ <= NOT \inst4|g2:0:buffersB|F[10]~254_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[10]~253_combout\ <= NOT \inst4|g2:0:buffersB|F[10]~253_combout\;
\inst4|g2:30:buffersB|ALT_INV_F[10]~4_combout\ <= NOT \inst4|g2:30:buffersB|F[10]~4_combout\;
\inst4|g2:31:buffersB|ALT_INV_F[10]~14_combout\ <= NOT \inst4|g2:31:buffersB|F[10]~14_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[11]~252_combout\ <= NOT \inst4|g2:0:buffersB|F[11]~252_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[11]~251_combout\ <= NOT \inst4|g2:0:buffersB|F[11]~251_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[11]~250_combout\ <= NOT \inst4|g2:0:buffersB|F[11]~250_combout\;
\inst4|g2:18:buffersB|ALT_INV_F[11]~3_combout\ <= NOT \inst4|g2:18:buffersB|F[11]~3_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[11]~249_combout\ <= NOT \inst4|g2:0:buffersB|F[11]~249_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[11]~248_combout\ <= NOT \inst4|g2:0:buffersB|F[11]~248_combout\;
\inst4|g2:5:buffersB|ALT_INV_F[11]~3_combout\ <= NOT \inst4|g2:5:buffersB|F[11]~3_combout\;
\inst4|g2:3:buffersB|ALT_INV_F[11]~3_combout\ <= NOT \inst4|g2:3:buffersB|F[11]~3_combout\;
\inst4|g2:7:buffersB|ALT_INV_F[11]~3_combout\ <= NOT \inst4|g2:7:buffersB|F[11]~3_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[11]~247_combout\ <= NOT \inst4|g2:0:buffersB|F[11]~247_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[11]~246_combout\ <= NOT \inst4|g2:0:buffersB|F[11]~246_combout\;
\inst4|g2:25:buffersB|ALT_INV_F[11]~3_combout\ <= NOT \inst4|g2:25:buffersB|F[11]~3_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[11]~245_combout\ <= NOT \inst4|g2:0:buffersB|F[11]~245_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[11]~244_combout\ <= NOT \inst4|g2:0:buffersB|F[11]~244_combout\;
\inst4|g2:26:buffersB|ALT_INV_F[11]~3_combout\ <= NOT \inst4|g2:26:buffersB|F[11]~3_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[11]~243_combout\ <= NOT \inst4|g2:0:buffersB|F[11]~243_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[11]~242_combout\ <= NOT \inst4|g2:0:buffersB|F[11]~242_combout\;
\inst4|g2:30:buffersB|ALT_INV_F[11]~3_combout\ <= NOT \inst4|g2:30:buffersB|F[11]~3_combout\;
\inst4|g2:31:buffersB|ALT_INV_F[11]~13_combout\ <= NOT \inst4|g2:31:buffersB|F[11]~13_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[12]~241_combout\ <= NOT \inst4|g2:0:buffersB|F[12]~241_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[12]~240_combout\ <= NOT \inst4|g2:0:buffersB|F[12]~240_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[12]~239_combout\ <= NOT \inst4|g2:0:buffersB|F[12]~239_combout\;
\inst4|g2:18:buffersB|ALT_INV_F[12]~2_combout\ <= NOT \inst4|g2:18:buffersB|F[12]~2_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[12]~238_combout\ <= NOT \inst4|g2:0:buffersB|F[12]~238_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[12]~237_combout\ <= NOT \inst4|g2:0:buffersB|F[12]~237_combout\;
\inst4|g2:5:buffersB|ALT_INV_F[12]~2_combout\ <= NOT \inst4|g2:5:buffersB|F[12]~2_combout\;
\inst4|g2:3:buffersB|ALT_INV_F[12]~2_combout\ <= NOT \inst4|g2:3:buffersB|F[12]~2_combout\;
\inst4|g2:7:buffersB|ALT_INV_F[12]~2_combout\ <= NOT \inst4|g2:7:buffersB|F[12]~2_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[12]~236_combout\ <= NOT \inst4|g2:0:buffersB|F[12]~236_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[12]~235_combout\ <= NOT \inst4|g2:0:buffersB|F[12]~235_combout\;
\inst4|g2:25:buffersB|ALT_INV_F[12]~2_combout\ <= NOT \inst4|g2:25:buffersB|F[12]~2_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[12]~234_combout\ <= NOT \inst4|g2:0:buffersB|F[12]~234_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[12]~233_combout\ <= NOT \inst4|g2:0:buffersB|F[12]~233_combout\;
\inst4|g2:26:buffersB|ALT_INV_F[12]~2_combout\ <= NOT \inst4|g2:26:buffersB|F[12]~2_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[12]~232_combout\ <= NOT \inst4|g2:0:buffersB|F[12]~232_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[12]~231_combout\ <= NOT \inst4|g2:0:buffersB|F[12]~231_combout\;
\inst4|g2:30:buffersB|ALT_INV_F[12]~2_combout\ <= NOT \inst4|g2:30:buffersB|F[12]~2_combout\;
\inst4|g2:31:buffersB|ALT_INV_F[12]~12_combout\ <= NOT \inst4|g2:31:buffersB|F[12]~12_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[13]~230_combout\ <= NOT \inst4|g2:0:buffersB|F[13]~230_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[13]~229_combout\ <= NOT \inst4|g2:0:buffersB|F[13]~229_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[13]~228_combout\ <= NOT \inst4|g2:0:buffersB|F[13]~228_combout\;
\inst4|g2:18:buffersB|ALT_INV_F[13]~1_combout\ <= NOT \inst4|g2:18:buffersB|F[13]~1_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[13]~227_combout\ <= NOT \inst4|g2:0:buffersB|F[13]~227_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[13]~226_combout\ <= NOT \inst4|g2:0:buffersB|F[13]~226_combout\;
\inst4|g2:5:buffersB|ALT_INV_F[13]~1_combout\ <= NOT \inst4|g2:5:buffersB|F[13]~1_combout\;
\inst4|g2:3:buffersB|ALT_INV_F[13]~1_combout\ <= NOT \inst4|g2:3:buffersB|F[13]~1_combout\;
\inst4|g2:7:buffersB|ALT_INV_F[13]~1_combout\ <= NOT \inst4|g2:7:buffersB|F[13]~1_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[13]~225_combout\ <= NOT \inst4|g2:0:buffersB|F[13]~225_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[13]~224_combout\ <= NOT \inst4|g2:0:buffersB|F[13]~224_combout\;
\inst4|g2:25:buffersB|ALT_INV_F[13]~1_combout\ <= NOT \inst4|g2:25:buffersB|F[13]~1_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[13]~223_combout\ <= NOT \inst4|g2:0:buffersB|F[13]~223_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[13]~222_combout\ <= NOT \inst4|g2:0:buffersB|F[13]~222_combout\;
\inst4|g2:26:buffersB|ALT_INV_F[13]~1_combout\ <= NOT \inst4|g2:26:buffersB|F[13]~1_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[13]~221_combout\ <= NOT \inst4|g2:0:buffersB|F[13]~221_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[13]~220_combout\ <= NOT \inst4|g2:0:buffersB|F[13]~220_combout\;
\inst4|g2:30:buffersB|ALT_INV_F[13]~1_combout\ <= NOT \inst4|g2:30:buffersB|F[13]~1_combout\;
\inst4|g2:31:buffersB|ALT_INV_F[13]~11_combout\ <= NOT \inst4|g2:31:buffersB|F[13]~11_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[14]~219_combout\ <= NOT \inst4|g2:0:buffersB|F[14]~219_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[14]~218_combout\ <= NOT \inst4|g2:0:buffersB|F[14]~218_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[14]~217_combout\ <= NOT \inst4|g2:0:buffersB|F[14]~217_combout\;
\inst4|g2:18:buffersB|ALT_INV_F[14]~0_combout\ <= NOT \inst4|g2:18:buffersB|F[14]~0_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[14]~216_combout\ <= NOT \inst4|g2:0:buffersB|F[14]~216_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[14]~215_combout\ <= NOT \inst4|g2:0:buffersB|F[14]~215_combout\;
\inst4|g2:5:buffersB|ALT_INV_F[14]~0_combout\ <= NOT \inst4|g2:5:buffersB|F[14]~0_combout\;
\inst4|g2:3:buffersB|ALT_INV_F[14]~0_combout\ <= NOT \inst4|g2:3:buffersB|F[14]~0_combout\;
\inst4|g2:7:buffersB|ALT_INV_F[14]~0_combout\ <= NOT \inst4|g2:7:buffersB|F[14]~0_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[14]~214_combout\ <= NOT \inst4|g2:0:buffersB|F[14]~214_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[14]~213_combout\ <= NOT \inst4|g2:0:buffersB|F[14]~213_combout\;
\inst4|g2:25:buffersB|ALT_INV_F[14]~0_combout\ <= NOT \inst4|g2:25:buffersB|F[14]~0_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[14]~212_combout\ <= NOT \inst4|g2:0:buffersB|F[14]~212_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[14]~211_combout\ <= NOT \inst4|g2:0:buffersB|F[14]~211_combout\;
\inst4|g2:26:buffersB|ALT_INV_F[14]~0_combout\ <= NOT \inst4|g2:26:buffersB|F[14]~0_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[14]~210_combout\ <= NOT \inst4|g2:0:buffersB|F[14]~210_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[14]~209_combout\ <= NOT \inst4|g2:0:buffersB|F[14]~209_combout\;
\inst4|g2:30:buffersB|ALT_INV_F[14]~0_combout\ <= NOT \inst4|g2:30:buffersB|F[14]~0_combout\;
\inst4|g2:31:buffersB|ALT_INV_F[14]~10_combout\ <= NOT \inst4|g2:31:buffersB|F[14]~10_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[15]~208_combout\ <= NOT \inst4|g2:0:buffersB|F[15]~208_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[15]~207_combout\ <= NOT \inst4|g2:0:buffersB|F[15]~207_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[15]~206_combout\ <= NOT \inst4|g2:0:buffersB|F[15]~206_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[15]~205_combout\ <= NOT \inst4|g2:0:buffersB|F[15]~205_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[15]~204_combout\ <= NOT \inst4|g2:0:buffersB|F[15]~204_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[15]~203_combout\ <= NOT \inst4|g2:0:buffersB|F[15]~203_combout\;
\inst4|g2:31:buffersB|ALT_INV_F[15]~9_combout\ <= NOT \inst4|g2:31:buffersB|F[15]~9_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[16]~202_combout\ <= NOT \inst4|g2:0:buffersB|F[16]~202_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[16]~201_combout\ <= NOT \inst4|g2:0:buffersB|F[16]~201_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[16]~200_combout\ <= NOT \inst4|g2:0:buffersB|F[16]~200_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[16]~199_combout\ <= NOT \inst4|g2:0:buffersB|F[16]~199_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[16]~198_combout\ <= NOT \inst4|g2:0:buffersB|F[16]~198_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[16]~197_combout\ <= NOT \inst4|g2:0:buffersB|F[16]~197_combout\;
\inst4|g2:31:buffersB|ALT_INV_F[16]~8_combout\ <= NOT \inst4|g2:31:buffersB|F[16]~8_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[17]~196_combout\ <= NOT \inst4|g2:0:buffersB|F[17]~196_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[17]~195_combout\ <= NOT \inst4|g2:0:buffersB|F[17]~195_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[17]~194_combout\ <= NOT \inst4|g2:0:buffersB|F[17]~194_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[17]~193_combout\ <= NOT \inst4|g2:0:buffersB|F[17]~193_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[17]~192_combout\ <= NOT \inst4|g2:0:buffersB|F[17]~192_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[17]~191_combout\ <= NOT \inst4|g2:0:buffersB|F[17]~191_combout\;
\inst4|g2:31:buffersB|ALT_INV_F[17]~7_combout\ <= NOT \inst4|g2:31:buffersB|F[17]~7_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[18]~190_combout\ <= NOT \inst4|g2:0:buffersB|F[18]~190_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[18]~189_combout\ <= NOT \inst4|g2:0:buffersB|F[18]~189_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[18]~188_combout\ <= NOT \inst4|g2:0:buffersB|F[18]~188_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[29]~67_combout\ <= NOT \inst4|g2:0:buffersB|F[29]~67_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[29]~66_combout\ <= NOT \inst4|g2:0:buffersB|F[29]~66_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[30]~65_combout\ <= NOT \inst4|g2:0:buffersB|F[30]~65_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[30]~64_combout\ <= NOT \inst4|g2:0:buffersB|F[30]~64_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[30]~63_combout\ <= NOT \inst4|g2:0:buffersB|F[30]~63_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[30]~62_combout\ <= NOT \inst4|g2:0:buffersB|F[30]~62_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[30]~61_combout\ <= NOT \inst4|g2:0:buffersB|F[30]~61_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[30]~60_combout\ <= NOT \inst4|g2:0:buffersB|F[30]~60_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[30]~59_combout\ <= NOT \inst4|g2:0:buffersB|F[30]~59_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[30]~58_combout\ <= NOT \inst4|g2:0:buffersB|F[30]~58_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[30]~57_combout\ <= NOT \inst4|g2:0:buffersB|F[30]~57_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[30]~56_combout\ <= NOT \inst4|g2:0:buffersB|F[30]~56_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[30]~55_combout\ <= NOT \inst4|g2:0:buffersB|F[30]~55_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[30]~54_combout\ <= NOT \inst4|g2:0:buffersB|F[30]~54_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[30]~53_combout\ <= NOT \inst4|g2:0:buffersB|F[30]~53_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[30]~52_combout\ <= NOT \inst4|g2:0:buffersB|F[30]~52_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[30]~51_combout\ <= NOT \inst4|g2:0:buffersB|F[30]~51_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[30]~50_combout\ <= NOT \inst4|g2:0:buffersB|F[30]~50_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[30]~49_combout\ <= NOT \inst4|g2:0:buffersB|F[30]~49_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[31]~48_combout\ <= NOT \inst4|g2:0:buffersB|F[31]~48_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[31]~47_combout\ <= NOT \inst4|g2:0:buffersB|F[31]~47_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[31]~46_combout\ <= NOT \inst4|g2:0:buffersB|F[31]~46_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[31]~45_combout\ <= NOT \inst4|g2:0:buffersB|F[31]~45_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[31]~44_combout\ <= NOT \inst4|g2:0:buffersB|F[31]~44_combout\;
\inst4|dec_rdB|ALT_INV_Mux31~31_combout\ <= NOT \inst4|dec_rdB|Mux31~31_combout\;
\inst4|dec_rdB|ALT_INV_Mux31~30_combout\ <= NOT \inst4|dec_rdB|Mux31~30_combout\;
\inst4|dec_rdB|ALT_INV_Mux31~29_combout\ <= NOT \inst4|dec_rdB|Mux31~29_combout\;
\inst4|dec_rdB|ALT_INV_Mux31~28_combout\ <= NOT \inst4|dec_rdB|Mux31~28_combout\;
\inst4|dec_rdB|ALT_INV_Mux31~27_combout\ <= NOT \inst4|dec_rdB|Mux31~27_combout\;
\inst4|dec_rdB|ALT_INV_Mux31~26_combout\ <= NOT \inst4|dec_rdB|Mux31~26_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[31]~43_combout\ <= NOT \inst4|g2:0:buffersB|F[31]~43_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[31]~42_combout\ <= NOT \inst4|g2:0:buffersB|F[31]~42_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[31]~41_combout\ <= NOT \inst4|g2:0:buffersB|F[31]~41_combout\;
\inst4|dec_rdB|ALT_INV_Mux31~25_combout\ <= NOT \inst4|dec_rdB|Mux31~25_combout\;
\inst4|dec_rdB|ALT_INV_Mux31~24_combout\ <= NOT \inst4|dec_rdB|Mux31~24_combout\;
\inst4|dec_rdB|ALT_INV_Mux31~23_combout\ <= NOT \inst4|dec_rdB|Mux31~23_combout\;
\inst4|dec_rdB|ALT_INV_Mux31~22_combout\ <= NOT \inst4|dec_rdB|Mux31~22_combout\;
\inst4|dec_rdB|ALT_INV_Mux31~21_combout\ <= NOT \inst4|dec_rdB|Mux31~21_combout\;
\inst4|dec_rdB|ALT_INV_Mux31~20_combout\ <= NOT \inst4|dec_rdB|Mux31~20_combout\;
\inst4|dec_rdB|ALT_INV_Mux31~19_combout\ <= NOT \inst4|dec_rdB|Mux31~19_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[31]~40_combout\ <= NOT \inst4|g2:0:buffersB|F[31]~40_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[31]~39_combout\ <= NOT \inst4|g2:0:buffersB|F[31]~39_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[31]~38_combout\ <= NOT \inst4|g2:0:buffersB|F[31]~38_combout\;
\inst4|dec_rdB|ALT_INV_Mux31~18_combout\ <= NOT \inst4|dec_rdB|Mux31~18_combout\;
\inst4|dec_rdB|ALT_INV_Mux31~17_combout\ <= NOT \inst4|dec_rdB|Mux31~17_combout\;
\inst4|dec_rdB|ALT_INV_Mux31~16_combout\ <= NOT \inst4|dec_rdB|Mux31~16_combout\;
\inst4|dec_rdB|ALT_INV_Mux31~15_combout\ <= NOT \inst4|dec_rdB|Mux31~15_combout\;
\inst4|dec_rdB|ALT_INV_Mux31~14_combout\ <= NOT \inst4|dec_rdB|Mux31~14_combout\;
\inst4|dec_rdB|ALT_INV_Mux31~13_combout\ <= NOT \inst4|dec_rdB|Mux31~13_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[31]~37_combout\ <= NOT \inst4|g2:0:buffersB|F[31]~37_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[31]~36_combout\ <= NOT \inst4|g2:0:buffersB|F[31]~36_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[31]~35_combout\ <= NOT \inst4|g2:0:buffersB|F[31]~35_combout\;
\inst4|dec_rdB|ALT_INV_Mux31~12_combout\ <= NOT \inst4|dec_rdB|Mux31~12_combout\;
\inst4|dec_rdB|ALT_INV_Mux31~11_combout\ <= NOT \inst4|dec_rdB|Mux31~11_combout\;
\inst4|dec_rdB|ALT_INV_Mux31~10_combout\ <= NOT \inst4|dec_rdB|Mux31~10_combout\;
\inst4|dec_rdB|ALT_INV_Mux31~9_combout\ <= NOT \inst4|dec_rdB|Mux31~9_combout\;
\inst4|dec_rdB|ALT_INV_Mux31~8_combout\ <= NOT \inst4|dec_rdB|Mux31~8_combout\;
\inst4|dec_rdB|ALT_INV_Mux31~7_combout\ <= NOT \inst4|dec_rdB|Mux31~7_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[31]~34_combout\ <= NOT \inst4|g2:0:buffersB|F[31]~34_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[31]~33_combout\ <= NOT \inst4|g2:0:buffersB|F[31]~33_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[31]~32_combout\ <= NOT \inst4|g2:0:buffersB|F[31]~32_combout\;
\inst4|dec_rdB|ALT_INV_Mux31~6_combout\ <= NOT \inst4|dec_rdB|Mux31~6_combout\;
\inst4|dec_rdB|ALT_INV_Mux31~5_combout\ <= NOT \inst4|dec_rdB|Mux31~5_combout\;
\inst4|dec_rdB|ALT_INV_Mux31~4_combout\ <= NOT \inst4|dec_rdB|Mux31~4_combout\;
\inst4|dec_rdB|ALT_INV_Mux31~3_combout\ <= NOT \inst4|dec_rdB|Mux31~3_combout\;
\inst4|dec_rdB|ALT_INV_Mux31~2_combout\ <= NOT \inst4|dec_rdB|Mux31~2_combout\;
\inst4|dec_rdB|ALT_INV_Mux31~1_combout\ <= NOT \inst4|dec_rdB|Mux31~1_combout\;
\inst4|dec_rdB|ALT_INV_Mux31~0_combout\ <= NOT \inst4|dec_rdB|Mux31~0_combout\;
\ALU|ALT_INV_Mux22~1_combout\ <= NOT \ALU|Mux22~1_combout\;
\ALU|ALT_INV_Mux12~1_combout\ <= NOT \ALU|Mux12~1_combout\;
\ALU|ALT_INV_Mux2~1_combout\ <= NOT \ALU|Mux2~1_combout\;
\UC|ALT_INV_current_state.FETCH~q\ <= NOT \UC|current_state.FETCH~q\;
\ALU|ALT_INV_Equal1~7_combout\ <= NOT \ALU|Equal1~7_combout\;
\ALU|ALT_INV_Equal1~6_combout\ <= NOT \ALU|Equal1~6_combout\;
\ALU|ALT_INV_Mux17~0_combout\ <= NOT \ALU|Mux17~0_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[15]~570_combout\ <= NOT \inst4|g2:0:buffersA|F[15]~570_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[15]~569_combout\ <= NOT \inst4|g2:0:buffersA|F[15]~569_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[15]~568_combout\ <= NOT \inst4|g2:0:buffersA|F[15]~568_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[15]~567_combout\ <= NOT \inst4|g2:0:buffersA|F[15]~567_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[15]~566_combout\ <= NOT \inst4|g2:0:buffersA|F[15]~566_combout\;
\inst4|g1:22:regs|ALT_INV_dataout\(15) <= NOT \inst4|g1:22:regs|dataout\(15);
\inst4|g1:6:regs|ALT_INV_dataout\(15) <= NOT \inst4|g1:6:regs|dataout\(15);
\inst4|g1:23:regs|ALT_INV_dataout\(15) <= NOT \inst4|g1:23:regs|dataout\(15);
\inst4|g1:17:regs|ALT_INV_dataout\(15) <= NOT \inst4|g1:17:regs|dataout\(15);
\inst4|g1:16:regs|ALT_INV_dataout\(15) <= NOT \inst4|g1:16:regs|dataout\(15);
\inst4|g1:18:regs|ALT_INV_dataout\(15) <= NOT \inst4|g1:18:regs|dataout\(15);
\inst4|g2:0:buffersA|ALT_INV_F[15]~565_combout\ <= NOT \inst4|g2:0:buffersA|F[15]~565_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[15]~564_combout\ <= NOT \inst4|g2:0:buffersA|F[15]~564_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[15]~563_combout\ <= NOT \inst4|g2:0:buffersA|F[15]~563_combout\;
\inst4|g1:1:regs|ALT_INV_dataout\(15) <= NOT \inst4|g1:1:regs|dataout\(15);
\inst4|g1:2:regs|ALT_INV_dataout\(15) <= NOT \inst4|g1:2:regs|dataout\(15);
\inst4|g1:4:regs|ALT_INV_dataout\(15) <= NOT \inst4|g1:4:regs|dataout\(15);
\inst4|g1:5:regs|ALT_INV_dataout\(15) <= NOT \inst4|g1:5:regs|dataout\(15);
\inst4|g1:3:regs|ALT_INV_dataout\(15) <= NOT \inst4|g1:3:regs|dataout\(15);
\inst4|g1:7:regs|ALT_INV_dataout\(15) <= NOT \inst4|g1:7:regs|dataout\(15);
\inst4|g2:0:buffersA|ALT_INV_F[15]~562_combout\ <= NOT \inst4|g2:0:buffersA|F[15]~562_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[15]~561_combout\ <= NOT \inst4|g2:0:buffersA|F[15]~561_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[15]~560_combout\ <= NOT \inst4|g2:0:buffersA|F[15]~560_combout\;
\inst4|g1:12:regs|ALT_INV_dataout\(15) <= NOT \inst4|g1:12:regs|dataout\(15);
\inst4|g1:8:regs|ALT_INV_dataout\(15) <= NOT \inst4|g1:8:regs|dataout\(15);
\inst4|g1:20:regs|ALT_INV_dataout\(15) <= NOT \inst4|g1:20:regs|dataout\(15);
\inst4|g1:28:regs|ALT_INV_dataout\(15) <= NOT \inst4|g1:28:regs|dataout\(15);
\inst4|g1:24:regs|ALT_INV_dataout\(15) <= NOT \inst4|g1:24:regs|dataout\(15);
\inst4|g1:25:regs|ALT_INV_dataout\(15) <= NOT \inst4|g1:25:regs|dataout\(15);
\inst4|g2:0:buffersA|ALT_INV_F[15]~559_combout\ <= NOT \inst4|g2:0:buffersA|F[15]~559_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[15]~558_combout\ <= NOT \inst4|g2:0:buffersA|F[15]~558_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[15]~557_combout\ <= NOT \inst4|g2:0:buffersA|F[15]~557_combout\;
\inst4|g1:11:regs|ALT_INV_dataout\(15) <= NOT \inst4|g1:11:regs|dataout\(15);
\inst4|g1:9:regs|ALT_INV_dataout\(15) <= NOT \inst4|g1:9:regs|dataout\(15);
\inst4|g1:13:regs|ALT_INV_dataout\(15) <= NOT \inst4|g1:13:regs|dataout\(15);
\inst4|g1:21:regs|ALT_INV_dataout\(15) <= NOT \inst4|g1:21:regs|dataout\(15);
\inst4|g1:19:regs|ALT_INV_dataout\(15) <= NOT \inst4|g1:19:regs|dataout\(15);
\inst4|g1:26:regs|ALT_INV_dataout\(15) <= NOT \inst4|g1:26:regs|dataout\(15);
\inst4|g2:0:buffersA|ALT_INV_F[15]~556_combout\ <= NOT \inst4|g2:0:buffersA|F[15]~556_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[15]~555_combout\ <= NOT \inst4|g2:0:buffersA|F[15]~555_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[15]~554_combout\ <= NOT \inst4|g2:0:buffersA|F[15]~554_combout\;
\inst4|g1:14:regs|ALT_INV_dataout\(15) <= NOT \inst4|g1:14:regs|dataout\(15);
\inst4|g1:10:regs|ALT_INV_dataout\(15) <= NOT \inst4|g1:10:regs|dataout\(15);
\inst4|g1:15:regs|ALT_INV_dataout\(15) <= NOT \inst4|g1:15:regs|dataout\(15);
\inst4|g1:27:regs|ALT_INV_dataout\(15) <= NOT \inst4|g1:27:regs|dataout\(15);
\inst4|g1:29:regs|ALT_INV_dataout\(15) <= NOT \inst4|g1:29:regs|dataout\(15);
\inst4|g1:30:regs|ALT_INV_dataout\(15) <= NOT \inst4|g1:30:regs|dataout\(15);
\inst4|g1:31:regs|ALT_INV_dataout\(15) <= NOT \inst4|g1:31:regs|dataout\(15);
\ALU|ALT_INV_Mux18~0_combout\ <= NOT \ALU|Mux18~0_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[14]~553_combout\ <= NOT \inst4|g2:0:buffersA|F[14]~553_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[14]~552_combout\ <= NOT \inst4|g2:0:buffersA|F[14]~552_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[14]~551_combout\ <= NOT \inst4|g2:0:buffersA|F[14]~551_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[14]~550_combout\ <= NOT \inst4|g2:0:buffersA|F[14]~550_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[14]~549_combout\ <= NOT \inst4|g2:0:buffersA|F[14]~549_combout\;
\inst4|g1:22:regs|ALT_INV_dataout\(14) <= NOT \inst4|g1:22:regs|dataout\(14);
\inst4|g1:6:regs|ALT_INV_dataout\(14) <= NOT \inst4|g1:6:regs|dataout\(14);
\inst4|g1:23:regs|ALT_INV_dataout\(14) <= NOT \inst4|g1:23:regs|dataout\(14);
\inst4|g1:17:regs|ALT_INV_dataout\(14) <= NOT \inst4|g1:17:regs|dataout\(14);
\inst4|g1:16:regs|ALT_INV_dataout\(14) <= NOT \inst4|g1:16:regs|dataout\(14);
\inst4|g1:18:regs|ALT_INV_dataout\(14) <= NOT \inst4|g1:18:regs|dataout\(14);
\inst4|g2:0:buffersA|ALT_INV_F[14]~548_combout\ <= NOT \inst4|g2:0:buffersA|F[14]~548_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[14]~547_combout\ <= NOT \inst4|g2:0:buffersA|F[14]~547_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[14]~546_combout\ <= NOT \inst4|g2:0:buffersA|F[14]~546_combout\;
\inst4|g1:1:regs|ALT_INV_dataout\(14) <= NOT \inst4|g1:1:regs|dataout\(14);
\inst4|g1:2:regs|ALT_INV_dataout\(14) <= NOT \inst4|g1:2:regs|dataout\(14);
\inst4|g1:4:regs|ALT_INV_dataout\(14) <= NOT \inst4|g1:4:regs|dataout\(14);
\inst4|g1:5:regs|ALT_INV_dataout\(14) <= NOT \inst4|g1:5:regs|dataout\(14);
\inst4|g1:3:regs|ALT_INV_dataout\(14) <= NOT \inst4|g1:3:regs|dataout\(14);
\inst4|g1:7:regs|ALT_INV_dataout\(14) <= NOT \inst4|g1:7:regs|dataout\(14);
\inst4|g2:0:buffersA|ALT_INV_F[14]~545_combout\ <= NOT \inst4|g2:0:buffersA|F[14]~545_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[14]~544_combout\ <= NOT \inst4|g2:0:buffersA|F[14]~544_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[14]~543_combout\ <= NOT \inst4|g2:0:buffersA|F[14]~543_combout\;
\inst4|g1:12:regs|ALT_INV_dataout\(14) <= NOT \inst4|g1:12:regs|dataout\(14);
\inst4|g1:8:regs|ALT_INV_dataout\(14) <= NOT \inst4|g1:8:regs|dataout\(14);
\inst4|g1:20:regs|ALT_INV_dataout\(14) <= NOT \inst4|g1:20:regs|dataout\(14);
\inst4|g1:28:regs|ALT_INV_dataout\(14) <= NOT \inst4|g1:28:regs|dataout\(14);
\inst4|g1:24:regs|ALT_INV_dataout\(14) <= NOT \inst4|g1:24:regs|dataout\(14);
\inst4|g1:25:regs|ALT_INV_dataout\(14) <= NOT \inst4|g1:25:regs|dataout\(14);
\inst4|g2:0:buffersA|ALT_INV_F[14]~542_combout\ <= NOT \inst4|g2:0:buffersA|F[14]~542_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[14]~541_combout\ <= NOT \inst4|g2:0:buffersA|F[14]~541_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[14]~540_combout\ <= NOT \inst4|g2:0:buffersA|F[14]~540_combout\;
\inst4|g1:11:regs|ALT_INV_dataout\(14) <= NOT \inst4|g1:11:regs|dataout\(14);
\inst4|g1:9:regs|ALT_INV_dataout\(14) <= NOT \inst4|g1:9:regs|dataout\(14);
\inst4|g1:13:regs|ALT_INV_dataout\(14) <= NOT \inst4|g1:13:regs|dataout\(14);
\inst4|g1:21:regs|ALT_INV_dataout\(14) <= NOT \inst4|g1:21:regs|dataout\(14);
\inst4|g1:19:regs|ALT_INV_dataout\(14) <= NOT \inst4|g1:19:regs|dataout\(14);
\inst4|g1:26:regs|ALT_INV_dataout\(14) <= NOT \inst4|g1:26:regs|dataout\(14);
\inst4|g2:0:buffersA|ALT_INV_F[14]~539_combout\ <= NOT \inst4|g2:0:buffersA|F[14]~539_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[14]~538_combout\ <= NOT \inst4|g2:0:buffersA|F[14]~538_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[14]~537_combout\ <= NOT \inst4|g2:0:buffersA|F[14]~537_combout\;
\inst4|g1:14:regs|ALT_INV_dataout\(14) <= NOT \inst4|g1:14:regs|dataout\(14);
\inst4|g1:10:regs|ALT_INV_dataout\(14) <= NOT \inst4|g1:10:regs|dataout\(14);
\inst4|g1:15:regs|ALT_INV_dataout\(14) <= NOT \inst4|g1:15:regs|dataout\(14);
\inst4|g1:27:regs|ALT_INV_dataout\(14) <= NOT \inst4|g1:27:regs|dataout\(14);
\inst4|g1:29:regs|ALT_INV_dataout\(14) <= NOT \inst4|g1:29:regs|dataout\(14);
\inst4|g1:30:regs|ALT_INV_dataout\(14) <= NOT \inst4|g1:30:regs|dataout\(14);
\inst4|g1:31:regs|ALT_INV_dataout\(14) <= NOT \inst4|g1:31:regs|dataout\(14);
\ALU|ALT_INV_Mux28~0_combout\ <= NOT \ALU|Mux28~0_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[4]~536_combout\ <= NOT \inst4|g2:0:buffersA|F[4]~536_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[4]~535_combout\ <= NOT \inst4|g2:0:buffersA|F[4]~535_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[4]~534_combout\ <= NOT \inst4|g2:0:buffersA|F[4]~534_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[4]~533_combout\ <= NOT \inst4|g2:0:buffersA|F[4]~533_combout\;
\inst4|g1:22:regs|ALT_INV_dataout\(4) <= NOT \inst4|g1:22:regs|dataout\(4);
\inst4|g1:6:regs|ALT_INV_dataout\(4) <= NOT \inst4|g1:6:regs|dataout\(4);
\inst4|g1:23:regs|ALT_INV_dataout\(4) <= NOT \inst4|g1:23:regs|dataout\(4);
\inst4|g1:17:regs|ALT_INV_dataout\(4) <= NOT \inst4|g1:17:regs|dataout\(4);
\inst4|g1:16:regs|ALT_INV_dataout\(4) <= NOT \inst4|g1:16:regs|dataout\(4);
\inst4|g1:18:regs|ALT_INV_dataout\(4) <= NOT \inst4|g1:18:regs|dataout\(4);
\inst4|g2:0:buffersA|ALT_INV_F[4]~532_combout\ <= NOT \inst4|g2:0:buffersA|F[4]~532_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[4]~531_combout\ <= NOT \inst4|g2:0:buffersA|F[4]~531_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[4]~530_combout\ <= NOT \inst4|g2:0:buffersA|F[4]~530_combout\;
\inst4|g1:1:regs|ALT_INV_dataout\(4) <= NOT \inst4|g1:1:regs|dataout\(4);
\inst4|g1:2:regs|ALT_INV_dataout\(4) <= NOT \inst4|g1:2:regs|dataout\(4);
\inst4|g1:4:regs|ALT_INV_dataout\(4) <= NOT \inst4|g1:4:regs|dataout\(4);
\inst4|g1:5:regs|ALT_INV_dataout\(4) <= NOT \inst4|g1:5:regs|dataout\(4);
\inst4|g1:3:regs|ALT_INV_dataout\(4) <= NOT \inst4|g1:3:regs|dataout\(4);
\inst4|g1:7:regs|ALT_INV_dataout\(4) <= NOT \inst4|g1:7:regs|dataout\(4);
\inst4|g2:0:buffersA|ALT_INV_F[4]~529_combout\ <= NOT \inst4|g2:0:buffersA|F[4]~529_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[4]~528_combout\ <= NOT \inst4|g2:0:buffersA|F[4]~528_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[4]~527_combout\ <= NOT \inst4|g2:0:buffersA|F[4]~527_combout\;
\inst4|g1:12:regs|ALT_INV_dataout\(4) <= NOT \inst4|g1:12:regs|dataout\(4);
\inst4|g1:8:regs|ALT_INV_dataout\(4) <= NOT \inst4|g1:8:regs|dataout\(4);
\inst4|g1:20:regs|ALT_INV_dataout\(4) <= NOT \inst4|g1:20:regs|dataout\(4);
\inst4|g1:28:regs|ALT_INV_dataout\(4) <= NOT \inst4|g1:28:regs|dataout\(4);
\inst4|g1:24:regs|ALT_INV_dataout\(4) <= NOT \inst4|g1:24:regs|dataout\(4);
\inst4|g1:25:regs|ALT_INV_dataout\(4) <= NOT \inst4|g1:25:regs|dataout\(4);
\inst4|g2:0:buffersA|ALT_INV_F[4]~526_combout\ <= NOT \inst4|g2:0:buffersA|F[4]~526_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[4]~525_combout\ <= NOT \inst4|g2:0:buffersA|F[4]~525_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[4]~524_combout\ <= NOT \inst4|g2:0:buffersA|F[4]~524_combout\;
\inst4|g1:11:regs|ALT_INV_dataout\(4) <= NOT \inst4|g1:11:regs|dataout\(4);
\inst4|g1:9:regs|ALT_INV_dataout\(4) <= NOT \inst4|g1:9:regs|dataout\(4);
\inst4|g1:13:regs|ALT_INV_dataout\(4) <= NOT \inst4|g1:13:regs|dataout\(4);
\inst4|g1:21:regs|ALT_INV_dataout\(4) <= NOT \inst4|g1:21:regs|dataout\(4);
\inst4|g1:19:regs|ALT_INV_dataout\(4) <= NOT \inst4|g1:19:regs|dataout\(4);
\inst4|g1:26:regs|ALT_INV_dataout\(4) <= NOT \inst4|g1:26:regs|dataout\(4);
\inst4|g2:0:buffersA|ALT_INV_F[4]~523_combout\ <= NOT \inst4|g2:0:buffersA|F[4]~523_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[4]~522_combout\ <= NOT \inst4|g2:0:buffersA|F[4]~522_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[4]~521_combout\ <= NOT \inst4|g2:0:buffersA|F[4]~521_combout\;
\inst4|g1:14:regs|ALT_INV_dataout\(4) <= NOT \inst4|g1:14:regs|dataout\(4);
\inst4|g1:10:regs|ALT_INV_dataout\(4) <= NOT \inst4|g1:10:regs|dataout\(4);
\inst4|g1:15:regs|ALT_INV_dataout\(4) <= NOT \inst4|g1:15:regs|dataout\(4);
\inst4|g1:27:regs|ALT_INV_dataout\(4) <= NOT \inst4|g1:27:regs|dataout\(4);
\inst4|g1:29:regs|ALT_INV_dataout\(4) <= NOT \inst4|g1:29:regs|dataout\(4);
\inst4|g1:30:regs|ALT_INV_dataout\(4) <= NOT \inst4|g1:30:regs|dataout\(4);
\inst4|g2:31:buffersA|ALT_INV_F[4]~4_combout\ <= NOT \inst4|g2:31:buffersA|F[4]~4_combout\;
\inst4|g1:31:regs|ALT_INV_dataout\(4) <= NOT \inst4|g1:31:regs|dataout\(4);
\ALU|ALT_INV_Mux27~0_combout\ <= NOT \ALU|Mux27~0_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[5]~520_combout\ <= NOT \inst4|g2:0:buffersA|F[5]~520_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[5]~519_combout\ <= NOT \inst4|g2:0:buffersA|F[5]~519_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[5]~518_combout\ <= NOT \inst4|g2:0:buffersA|F[5]~518_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[5]~517_combout\ <= NOT \inst4|g2:0:buffersA|F[5]~517_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[5]~516_combout\ <= NOT \inst4|g2:0:buffersA|F[5]~516_combout\;
\inst4|g1:22:regs|ALT_INV_dataout\(5) <= NOT \inst4|g1:22:regs|dataout\(5);
\inst4|g1:6:regs|ALT_INV_dataout\(5) <= NOT \inst4|g1:6:regs|dataout\(5);
\inst4|g1:23:regs|ALT_INV_dataout\(5) <= NOT \inst4|g1:23:regs|dataout\(5);
\inst4|g1:17:regs|ALT_INV_dataout\(5) <= NOT \inst4|g1:17:regs|dataout\(5);
\inst4|g1:16:regs|ALT_INV_dataout\(5) <= NOT \inst4|g1:16:regs|dataout\(5);
\inst4|g1:18:regs|ALT_INV_dataout\(5) <= NOT \inst4|g1:18:regs|dataout\(5);
\inst4|g2:0:buffersA|ALT_INV_F[5]~515_combout\ <= NOT \inst4|g2:0:buffersA|F[5]~515_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[5]~514_combout\ <= NOT \inst4|g2:0:buffersA|F[5]~514_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[5]~513_combout\ <= NOT \inst4|g2:0:buffersA|F[5]~513_combout\;
\inst4|g1:1:regs|ALT_INV_dataout\(5) <= NOT \inst4|g1:1:regs|dataout\(5);
\inst4|g1:2:regs|ALT_INV_dataout\(5) <= NOT \inst4|g1:2:regs|dataout\(5);
\inst4|g1:4:regs|ALT_INV_dataout\(5) <= NOT \inst4|g1:4:regs|dataout\(5);
\inst4|g1:5:regs|ALT_INV_dataout\(5) <= NOT \inst4|g1:5:regs|dataout\(5);
\inst4|g1:3:regs|ALT_INV_dataout\(5) <= NOT \inst4|g1:3:regs|dataout\(5);
\inst4|g1:7:regs|ALT_INV_dataout\(5) <= NOT \inst4|g1:7:regs|dataout\(5);
\inst4|g2:0:buffersA|ALT_INV_F[5]~512_combout\ <= NOT \inst4|g2:0:buffersA|F[5]~512_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[5]~511_combout\ <= NOT \inst4|g2:0:buffersA|F[5]~511_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[5]~510_combout\ <= NOT \inst4|g2:0:buffersA|F[5]~510_combout\;
\inst4|g1:12:regs|ALT_INV_dataout\(5) <= NOT \inst4|g1:12:regs|dataout\(5);
\inst4|g1:8:regs|ALT_INV_dataout\(5) <= NOT \inst4|g1:8:regs|dataout\(5);
\inst4|g1:20:regs|ALT_INV_dataout\(5) <= NOT \inst4|g1:20:regs|dataout\(5);
\inst4|g1:28:regs|ALT_INV_dataout\(5) <= NOT \inst4|g1:28:regs|dataout\(5);
\inst4|g1:24:regs|ALT_INV_dataout\(5) <= NOT \inst4|g1:24:regs|dataout\(5);
\inst4|g1:25:regs|ALT_INV_dataout\(5) <= NOT \inst4|g1:25:regs|dataout\(5);
\inst4|g2:0:buffersA|ALT_INV_F[5]~509_combout\ <= NOT \inst4|g2:0:buffersA|F[5]~509_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[5]~508_combout\ <= NOT \inst4|g2:0:buffersA|F[5]~508_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[5]~507_combout\ <= NOT \inst4|g2:0:buffersA|F[5]~507_combout\;
\inst4|g1:11:regs|ALT_INV_dataout\(5) <= NOT \inst4|g1:11:regs|dataout\(5);
\inst4|g1:9:regs|ALT_INV_dataout\(5) <= NOT \inst4|g1:9:regs|dataout\(5);
\inst4|g1:13:regs|ALT_INV_dataout\(5) <= NOT \inst4|g1:13:regs|dataout\(5);
\inst4|g1:21:regs|ALT_INV_dataout\(5) <= NOT \inst4|g1:21:regs|dataout\(5);
\inst4|g1:19:regs|ALT_INV_dataout\(5) <= NOT \inst4|g1:19:regs|dataout\(5);
\inst4|g1:26:regs|ALT_INV_dataout\(5) <= NOT \inst4|g1:26:regs|dataout\(5);
\inst4|g2:0:buffersA|ALT_INV_F[5]~506_combout\ <= NOT \inst4|g2:0:buffersA|F[5]~506_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[5]~505_combout\ <= NOT \inst4|g2:0:buffersA|F[5]~505_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[5]~504_combout\ <= NOT \inst4|g2:0:buffersA|F[5]~504_combout\;
\inst4|g1:14:regs|ALT_INV_dataout\(5) <= NOT \inst4|g1:14:regs|dataout\(5);
\inst4|g1:10:regs|ALT_INV_dataout\(5) <= NOT \inst4|g1:10:regs|dataout\(5);
\inst4|g1:15:regs|ALT_INV_dataout\(5) <= NOT \inst4|g1:15:regs|dataout\(5);
\inst4|g1:27:regs|ALT_INV_dataout\(5) <= NOT \inst4|g1:27:regs|dataout\(5);
\inst4|g1:29:regs|ALT_INV_dataout\(5) <= NOT \inst4|g1:29:regs|dataout\(5);
\inst4|g1:30:regs|ALT_INV_dataout\(5) <= NOT \inst4|g1:30:regs|dataout\(5);
\inst4|g1:31:regs|ALT_INV_dataout\(5) <= NOT \inst4|g1:31:regs|dataout\(5);
\ALU|ALT_INV_Equal1~5_combout\ <= NOT \ALU|Equal1~5_combout\;
\ALU|ALT_INV_Mux19~0_combout\ <= NOT \ALU|Mux19~0_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[13]~503_combout\ <= NOT \inst4|g2:0:buffersA|F[13]~503_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[13]~502_combout\ <= NOT \inst4|g2:0:buffersA|F[13]~502_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[13]~501_combout\ <= NOT \inst4|g2:0:buffersA|F[13]~501_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[13]~500_combout\ <= NOT \inst4|g2:0:buffersA|F[13]~500_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[13]~499_combout\ <= NOT \inst4|g2:0:buffersA|F[13]~499_combout\;
\inst4|g1:22:regs|ALT_INV_dataout\(13) <= NOT \inst4|g1:22:regs|dataout\(13);
\inst4|g1:6:regs|ALT_INV_dataout\(13) <= NOT \inst4|g1:6:regs|dataout\(13);
\inst4|g1:23:regs|ALT_INV_dataout\(13) <= NOT \inst4|g1:23:regs|dataout\(13);
\inst4|g1:17:regs|ALT_INV_dataout\(13) <= NOT \inst4|g1:17:regs|dataout\(13);
\inst4|g1:16:regs|ALT_INV_dataout\(13) <= NOT \inst4|g1:16:regs|dataout\(13);
\inst4|g1:18:regs|ALT_INV_dataout\(13) <= NOT \inst4|g1:18:regs|dataout\(13);
\inst4|g2:0:buffersA|ALT_INV_F[13]~498_combout\ <= NOT \inst4|g2:0:buffersA|F[13]~498_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[13]~497_combout\ <= NOT \inst4|g2:0:buffersA|F[13]~497_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[13]~496_combout\ <= NOT \inst4|g2:0:buffersA|F[13]~496_combout\;
\inst4|g1:1:regs|ALT_INV_dataout\(13) <= NOT \inst4|g1:1:regs|dataout\(13);
\inst4|g1:2:regs|ALT_INV_dataout\(13) <= NOT \inst4|g1:2:regs|dataout\(13);
\inst4|g1:4:regs|ALT_INV_dataout\(13) <= NOT \inst4|g1:4:regs|dataout\(13);
\inst4|g1:5:regs|ALT_INV_dataout\(13) <= NOT \inst4|g1:5:regs|dataout\(13);
\inst4|g1:3:regs|ALT_INV_dataout\(13) <= NOT \inst4|g1:3:regs|dataout\(13);
\inst4|g1:7:regs|ALT_INV_dataout\(13) <= NOT \inst4|g1:7:regs|dataout\(13);
\inst4|g2:0:buffersA|ALT_INV_F[13]~495_combout\ <= NOT \inst4|g2:0:buffersA|F[13]~495_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[13]~494_combout\ <= NOT \inst4|g2:0:buffersA|F[13]~494_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[13]~493_combout\ <= NOT \inst4|g2:0:buffersA|F[13]~493_combout\;
\inst4|g1:12:regs|ALT_INV_dataout\(13) <= NOT \inst4|g1:12:regs|dataout\(13);
\inst4|g1:8:regs|ALT_INV_dataout\(13) <= NOT \inst4|g1:8:regs|dataout\(13);
\inst4|g1:20:regs|ALT_INV_dataout\(13) <= NOT \inst4|g1:20:regs|dataout\(13);
\inst4|g1:28:regs|ALT_INV_dataout\(13) <= NOT \inst4|g1:28:regs|dataout\(13);
\inst4|g1:24:regs|ALT_INV_dataout\(13) <= NOT \inst4|g1:24:regs|dataout\(13);
\inst4|g1:25:regs|ALT_INV_dataout\(13) <= NOT \inst4|g1:25:regs|dataout\(13);
\inst4|g2:0:buffersA|ALT_INV_F[13]~492_combout\ <= NOT \inst4|g2:0:buffersA|F[13]~492_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[13]~491_combout\ <= NOT \inst4|g2:0:buffersA|F[13]~491_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[13]~490_combout\ <= NOT \inst4|g2:0:buffersA|F[13]~490_combout\;
\inst4|g1:11:regs|ALT_INV_dataout\(13) <= NOT \inst4|g1:11:regs|dataout\(13);
\inst4|g1:9:regs|ALT_INV_dataout\(13) <= NOT \inst4|g1:9:regs|dataout\(13);
\inst4|g1:13:regs|ALT_INV_dataout\(13) <= NOT \inst4|g1:13:regs|dataout\(13);
\inst4|g1:21:regs|ALT_INV_dataout\(13) <= NOT \inst4|g1:21:regs|dataout\(13);
\inst4|g1:19:regs|ALT_INV_dataout\(13) <= NOT \inst4|g1:19:regs|dataout\(13);
\inst4|g1:26:regs|ALT_INV_dataout\(13) <= NOT \inst4|g1:26:regs|dataout\(13);
\inst4|g2:0:buffersA|ALT_INV_F[13]~489_combout\ <= NOT \inst4|g2:0:buffersA|F[13]~489_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[13]~488_combout\ <= NOT \inst4|g2:0:buffersA|F[13]~488_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[13]~487_combout\ <= NOT \inst4|g2:0:buffersA|F[13]~487_combout\;
\inst4|g1:14:regs|ALT_INV_dataout\(13) <= NOT \inst4|g1:14:regs|dataout\(13);
\inst4|g1:10:regs|ALT_INV_dataout\(13) <= NOT \inst4|g1:10:regs|dataout\(13);
\inst4|g1:15:regs|ALT_INV_dataout\(13) <= NOT \inst4|g1:15:regs|dataout\(13);
\inst4|g1:27:regs|ALT_INV_dataout\(13) <= NOT \inst4|g1:27:regs|dataout\(13);
\inst4|g1:29:regs|ALT_INV_dataout\(13) <= NOT \inst4|g1:29:regs|dataout\(13);
\inst4|g1:30:regs|ALT_INV_dataout\(13) <= NOT \inst4|g1:30:regs|dataout\(13);
\inst4|g1:31:regs|ALT_INV_dataout\(13) <= NOT \inst4|g1:31:regs|dataout\(13);
\ALU|ALT_INV_Mux20~0_combout\ <= NOT \ALU|Mux20~0_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[12]~486_combout\ <= NOT \inst4|g2:0:buffersA|F[12]~486_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[12]~485_combout\ <= NOT \inst4|g2:0:buffersA|F[12]~485_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[12]~484_combout\ <= NOT \inst4|g2:0:buffersA|F[12]~484_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[12]~483_combout\ <= NOT \inst4|g2:0:buffersA|F[12]~483_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[12]~482_combout\ <= NOT \inst4|g2:0:buffersA|F[12]~482_combout\;
\inst4|g1:22:regs|ALT_INV_dataout\(12) <= NOT \inst4|g1:22:regs|dataout\(12);
\inst4|g1:6:regs|ALT_INV_dataout\(12) <= NOT \inst4|g1:6:regs|dataout\(12);
\inst4|g1:23:regs|ALT_INV_dataout\(12) <= NOT \inst4|g1:23:regs|dataout\(12);
\inst4|g1:17:regs|ALT_INV_dataout\(12) <= NOT \inst4|g1:17:regs|dataout\(12);
\inst4|g1:16:regs|ALT_INV_dataout\(12) <= NOT \inst4|g1:16:regs|dataout\(12);
\inst4|g1:18:regs|ALT_INV_dataout\(12) <= NOT \inst4|g1:18:regs|dataout\(12);
\inst4|g2:0:buffersA|ALT_INV_F[12]~481_combout\ <= NOT \inst4|g2:0:buffersA|F[12]~481_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[12]~480_combout\ <= NOT \inst4|g2:0:buffersA|F[12]~480_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[12]~479_combout\ <= NOT \inst4|g2:0:buffersA|F[12]~479_combout\;
\inst4|g1:1:regs|ALT_INV_dataout\(12) <= NOT \inst4|g1:1:regs|dataout\(12);
\inst4|g1:2:regs|ALT_INV_dataout\(12) <= NOT \inst4|g1:2:regs|dataout\(12);
\inst4|g1:4:regs|ALT_INV_dataout\(12) <= NOT \inst4|g1:4:regs|dataout\(12);
\inst4|g1:5:regs|ALT_INV_dataout\(12) <= NOT \inst4|g1:5:regs|dataout\(12);
\inst4|g1:3:regs|ALT_INV_dataout\(12) <= NOT \inst4|g1:3:regs|dataout\(12);
\inst4|g1:7:regs|ALT_INV_dataout\(12) <= NOT \inst4|g1:7:regs|dataout\(12);
\inst4|g2:0:buffersA|ALT_INV_F[12]~478_combout\ <= NOT \inst4|g2:0:buffersA|F[12]~478_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[12]~477_combout\ <= NOT \inst4|g2:0:buffersA|F[12]~477_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[12]~476_combout\ <= NOT \inst4|g2:0:buffersA|F[12]~476_combout\;
\inst4|g1:12:regs|ALT_INV_dataout\(12) <= NOT \inst4|g1:12:regs|dataout\(12);
\inst4|g1:8:regs|ALT_INV_dataout\(12) <= NOT \inst4|g1:8:regs|dataout\(12);
\inst4|g1:20:regs|ALT_INV_dataout\(12) <= NOT \inst4|g1:20:regs|dataout\(12);
\inst4|g1:28:regs|ALT_INV_dataout\(12) <= NOT \inst4|g1:28:regs|dataout\(12);
\inst4|g1:24:regs|ALT_INV_dataout\(12) <= NOT \inst4|g1:24:regs|dataout\(12);
\inst4|g1:25:regs|ALT_INV_dataout\(12) <= NOT \inst4|g1:25:regs|dataout\(12);
\inst4|g2:0:buffersA|ALT_INV_F[12]~475_combout\ <= NOT \inst4|g2:0:buffersA|F[12]~475_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[12]~474_combout\ <= NOT \inst4|g2:0:buffersA|F[12]~474_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[12]~473_combout\ <= NOT \inst4|g2:0:buffersA|F[12]~473_combout\;
\inst4|g1:11:regs|ALT_INV_dataout\(12) <= NOT \inst4|g1:11:regs|dataout\(12);
\inst4|g1:9:regs|ALT_INV_dataout\(12) <= NOT \inst4|g1:9:regs|dataout\(12);
\inst4|g1:13:regs|ALT_INV_dataout\(12) <= NOT \inst4|g1:13:regs|dataout\(12);
\inst4|g1:21:regs|ALT_INV_dataout\(12) <= NOT \inst4|g1:21:regs|dataout\(12);
\inst4|g1:19:regs|ALT_INV_dataout\(12) <= NOT \inst4|g1:19:regs|dataout\(12);
\inst4|g1:26:regs|ALT_INV_dataout\(12) <= NOT \inst4|g1:26:regs|dataout\(12);
\inst4|g2:0:buffersA|ALT_INV_F[12]~472_combout\ <= NOT \inst4|g2:0:buffersA|F[12]~472_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[12]~471_combout\ <= NOT \inst4|g2:0:buffersA|F[12]~471_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[12]~470_combout\ <= NOT \inst4|g2:0:buffersA|F[12]~470_combout\;
\inst4|g1:14:regs|ALT_INV_dataout\(12) <= NOT \inst4|g1:14:regs|dataout\(12);
\inst4|g1:10:regs|ALT_INV_dataout\(12) <= NOT \inst4|g1:10:regs|dataout\(12);
\inst4|g1:15:regs|ALT_INV_dataout\(12) <= NOT \inst4|g1:15:regs|dataout\(12);
\inst4|g1:27:regs|ALT_INV_dataout\(12) <= NOT \inst4|g1:27:regs|dataout\(12);
\inst4|g1:29:regs|ALT_INV_dataout\(12) <= NOT \inst4|g1:29:regs|dataout\(12);
\inst4|g1:30:regs|ALT_INV_dataout\(12) <= NOT \inst4|g1:30:regs|dataout\(12);
\inst4|g1:31:regs|ALT_INV_dataout\(12) <= NOT \inst4|g1:31:regs|dataout\(12);
\ALU|ALT_INV_Mux30~0_combout\ <= NOT \ALU|Mux30~0_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[2]~469_combout\ <= NOT \inst4|g2:0:buffersA|F[2]~469_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[2]~468_combout\ <= NOT \inst4|g2:0:buffersA|F[2]~468_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[2]~467_combout\ <= NOT \inst4|g2:0:buffersA|F[2]~467_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[2]~466_combout\ <= NOT \inst4|g2:0:buffersA|F[2]~466_combout\;
\inst4|g1:22:regs|ALT_INV_dataout\(2) <= NOT \inst4|g1:22:regs|dataout\(2);
\inst4|g1:6:regs|ALT_INV_dataout\(2) <= NOT \inst4|g1:6:regs|dataout\(2);
\inst4|g1:23:regs|ALT_INV_dataout\(2) <= NOT \inst4|g1:23:regs|dataout\(2);
\inst4|g1:17:regs|ALT_INV_dataout\(2) <= NOT \inst4|g1:17:regs|dataout\(2);
\inst4|g1:16:regs|ALT_INV_dataout\(2) <= NOT \inst4|g1:16:regs|dataout\(2);
\inst4|g1:18:regs|ALT_INV_dataout\(2) <= NOT \inst4|g1:18:regs|dataout\(2);
\inst4|g2:0:buffersA|ALT_INV_F[2]~465_combout\ <= NOT \inst4|g2:0:buffersA|F[2]~465_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[2]~464_combout\ <= NOT \inst4|g2:0:buffersA|F[2]~464_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[2]~463_combout\ <= NOT \inst4|g2:0:buffersA|F[2]~463_combout\;
\inst4|g1:1:regs|ALT_INV_dataout\(2) <= NOT \inst4|g1:1:regs|dataout\(2);
\inst4|g1:2:regs|ALT_INV_dataout\(2) <= NOT \inst4|g1:2:regs|dataout\(2);
\inst4|g1:4:regs|ALT_INV_dataout\(2) <= NOT \inst4|g1:4:regs|dataout\(2);
\inst4|g1:5:regs|ALT_INV_dataout\(2) <= NOT \inst4|g1:5:regs|dataout\(2);
\inst4|g1:3:regs|ALT_INV_dataout\(2) <= NOT \inst4|g1:3:regs|dataout\(2);
\inst4|g1:7:regs|ALT_INV_dataout\(2) <= NOT \inst4|g1:7:regs|dataout\(2);
\inst4|g2:0:buffersA|ALT_INV_F[2]~462_combout\ <= NOT \inst4|g2:0:buffersA|F[2]~462_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[2]~461_combout\ <= NOT \inst4|g2:0:buffersA|F[2]~461_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[2]~460_combout\ <= NOT \inst4|g2:0:buffersA|F[2]~460_combout\;
\inst4|g1:12:regs|ALT_INV_dataout\(2) <= NOT \inst4|g1:12:regs|dataout\(2);
\inst4|g1:8:regs|ALT_INV_dataout\(2) <= NOT \inst4|g1:8:regs|dataout\(2);
\inst4|g1:20:regs|ALT_INV_dataout\(2) <= NOT \inst4|g1:20:regs|dataout\(2);
\inst4|g1:28:regs|ALT_INV_dataout\(2) <= NOT \inst4|g1:28:regs|dataout\(2);
\inst4|g1:24:regs|ALT_INV_dataout\(2) <= NOT \inst4|g1:24:regs|dataout\(2);
\inst4|g1:25:regs|ALT_INV_dataout\(2) <= NOT \inst4|g1:25:regs|dataout\(2);
\inst4|g2:0:buffersA|ALT_INV_F[2]~459_combout\ <= NOT \inst4|g2:0:buffersA|F[2]~459_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[2]~458_combout\ <= NOT \inst4|g2:0:buffersA|F[2]~458_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[2]~457_combout\ <= NOT \inst4|g2:0:buffersA|F[2]~457_combout\;
\inst4|g1:11:regs|ALT_INV_dataout\(2) <= NOT \inst4|g1:11:regs|dataout\(2);
\inst4|g1:9:regs|ALT_INV_dataout\(2) <= NOT \inst4|g1:9:regs|dataout\(2);
\inst4|g1:13:regs|ALT_INV_dataout\(2) <= NOT \inst4|g1:13:regs|dataout\(2);
\inst4|g1:21:regs|ALT_INV_dataout\(2) <= NOT \inst4|g1:21:regs|dataout\(2);
\inst4|g1:19:regs|ALT_INV_dataout\(2) <= NOT \inst4|g1:19:regs|dataout\(2);
\inst4|g1:26:regs|ALT_INV_dataout\(2) <= NOT \inst4|g1:26:regs|dataout\(2);
\inst4|g2:0:buffersA|ALT_INV_F[2]~456_combout\ <= NOT \inst4|g2:0:buffersA|F[2]~456_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[2]~455_combout\ <= NOT \inst4|g2:0:buffersA|F[2]~455_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[2]~454_combout\ <= NOT \inst4|g2:0:buffersA|F[2]~454_combout\;
\inst4|g1:14:regs|ALT_INV_dataout\(2) <= NOT \inst4|g1:14:regs|dataout\(2);
\inst4|g1:10:regs|ALT_INV_dataout\(2) <= NOT \inst4|g1:10:regs|dataout\(2);
\inst4|g1:15:regs|ALT_INV_dataout\(2) <= NOT \inst4|g1:15:regs|dataout\(2);
\inst4|g1:27:regs|ALT_INV_dataout\(2) <= NOT \inst4|g1:27:regs|dataout\(2);
\inst4|g1:29:regs|ALT_INV_dataout\(2) <= NOT \inst4|g1:29:regs|dataout\(2);
\inst4|g1:30:regs|ALT_INV_dataout\(2) <= NOT \inst4|g1:30:regs|dataout\(2);
\inst4|g2:31:buffersA|ALT_INV_F[2]~3_combout\ <= NOT \inst4|g2:31:buffersA|F[2]~3_combout\;
\inst4|g1:31:regs|ALT_INV_dataout\(2) <= NOT \inst4|g1:31:regs|dataout\(2);
\ALU|ALT_INV_Mux29~0_combout\ <= NOT \ALU|Mux29~0_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[3]~453_combout\ <= NOT \inst4|g2:0:buffersA|F[3]~453_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[3]~452_combout\ <= NOT \inst4|g2:0:buffersA|F[3]~452_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[3]~451_combout\ <= NOT \inst4|g2:0:buffersA|F[3]~451_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[3]~450_combout\ <= NOT \inst4|g2:0:buffersA|F[3]~450_combout\;
\inst4|g1:22:regs|ALT_INV_dataout\(3) <= NOT \inst4|g1:22:regs|dataout\(3);
\inst4|g1:6:regs|ALT_INV_dataout\(3) <= NOT \inst4|g1:6:regs|dataout\(3);
\inst4|g1:23:regs|ALT_INV_dataout\(3) <= NOT \inst4|g1:23:regs|dataout\(3);
\inst4|g1:17:regs|ALT_INV_dataout\(3) <= NOT \inst4|g1:17:regs|dataout\(3);
\inst4|g1:16:regs|ALT_INV_dataout\(3) <= NOT \inst4|g1:16:regs|dataout\(3);
\inst4|g1:18:regs|ALT_INV_dataout\(3) <= NOT \inst4|g1:18:regs|dataout\(3);
\inst4|g2:0:buffersA|ALT_INV_F[3]~449_combout\ <= NOT \inst4|g2:0:buffersA|F[3]~449_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[3]~448_combout\ <= NOT \inst4|g2:0:buffersA|F[3]~448_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[3]~447_combout\ <= NOT \inst4|g2:0:buffersA|F[3]~447_combout\;
\inst4|g1:1:regs|ALT_INV_dataout\(3) <= NOT \inst4|g1:1:regs|dataout\(3);
\inst4|g1:2:regs|ALT_INV_dataout\(3) <= NOT \inst4|g1:2:regs|dataout\(3);
\inst4|g1:4:regs|ALT_INV_dataout\(3) <= NOT \inst4|g1:4:regs|dataout\(3);
\inst4|g1:5:regs|ALT_INV_dataout\(3) <= NOT \inst4|g1:5:regs|dataout\(3);
\inst4|g1:3:regs|ALT_INV_dataout\(3) <= NOT \inst4|g1:3:regs|dataout\(3);
\inst4|g1:7:regs|ALT_INV_dataout\(3) <= NOT \inst4|g1:7:regs|dataout\(3);
\inst4|g2:0:buffersA|ALT_INV_F[3]~446_combout\ <= NOT \inst4|g2:0:buffersA|F[3]~446_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[3]~445_combout\ <= NOT \inst4|g2:0:buffersA|F[3]~445_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[3]~444_combout\ <= NOT \inst4|g2:0:buffersA|F[3]~444_combout\;
\inst4|g1:12:regs|ALT_INV_dataout\(3) <= NOT \inst4|g1:12:regs|dataout\(3);
\inst4|g1:8:regs|ALT_INV_dataout\(3) <= NOT \inst4|g1:8:regs|dataout\(3);
\inst4|g1:20:regs|ALT_INV_dataout\(3) <= NOT \inst4|g1:20:regs|dataout\(3);
\inst4|g1:28:regs|ALT_INV_dataout\(3) <= NOT \inst4|g1:28:regs|dataout\(3);
\inst4|g1:24:regs|ALT_INV_dataout\(3) <= NOT \inst4|g1:24:regs|dataout\(3);
\inst4|g1:25:regs|ALT_INV_dataout\(3) <= NOT \inst4|g1:25:regs|dataout\(3);
\inst4|g2:0:buffersA|ALT_INV_F[3]~443_combout\ <= NOT \inst4|g2:0:buffersA|F[3]~443_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[3]~442_combout\ <= NOT \inst4|g2:0:buffersA|F[3]~442_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[3]~441_combout\ <= NOT \inst4|g2:0:buffersA|F[3]~441_combout\;
\inst4|g1:11:regs|ALT_INV_dataout\(3) <= NOT \inst4|g1:11:regs|dataout\(3);
\inst4|g1:9:regs|ALT_INV_dataout\(3) <= NOT \inst4|g1:9:regs|dataout\(3);
\inst4|g1:13:regs|ALT_INV_dataout\(3) <= NOT \inst4|g1:13:regs|dataout\(3);
\inst4|g1:21:regs|ALT_INV_dataout\(3) <= NOT \inst4|g1:21:regs|dataout\(3);
\inst4|g1:19:regs|ALT_INV_dataout\(3) <= NOT \inst4|g1:19:regs|dataout\(3);
\inst4|g1:26:regs|ALT_INV_dataout\(3) <= NOT \inst4|g1:26:regs|dataout\(3);
\inst4|g2:0:buffersA|ALT_INV_F[3]~440_combout\ <= NOT \inst4|g2:0:buffersA|F[3]~440_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[3]~439_combout\ <= NOT \inst4|g2:0:buffersA|F[3]~439_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[3]~438_combout\ <= NOT \inst4|g2:0:buffersA|F[3]~438_combout\;
\inst4|g1:14:regs|ALT_INV_dataout\(3) <= NOT \inst4|g1:14:regs|dataout\(3);
\inst4|g1:10:regs|ALT_INV_dataout\(3) <= NOT \inst4|g1:10:regs|dataout\(3);
\inst4|g1:15:regs|ALT_INV_dataout\(3) <= NOT \inst4|g1:15:regs|dataout\(3);
\inst4|g1:27:regs|ALT_INV_dataout\(3) <= NOT \inst4|g1:27:regs|dataout\(3);
\inst4|g1:29:regs|ALT_INV_dataout\(3) <= NOT \inst4|g1:29:regs|dataout\(3);
\inst4|g1:30:regs|ALT_INV_dataout\(3) <= NOT \inst4|g1:30:regs|dataout\(3);
\inst4|g2:31:buffersA|ALT_INV_F[3]~2_combout\ <= NOT \inst4|g2:31:buffersA|F[3]~2_combout\;
\inst4|g1:31:regs|ALT_INV_dataout\(3) <= NOT \inst4|g1:31:regs|dataout\(3);
\ALU|ALT_INV_Mux7~0_combout\ <= NOT \ALU|Mux7~0_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[25]~437_combout\ <= NOT \inst4|g2:0:buffersA|F[25]~437_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[25]~436_combout\ <= NOT \inst4|g2:0:buffersA|F[25]~436_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[25]~435_combout\ <= NOT \inst4|g2:0:buffersA|F[25]~435_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[25]~434_combout\ <= NOT \inst4|g2:0:buffersA|F[25]~434_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[25]~433_combout\ <= NOT \inst4|g2:0:buffersA|F[25]~433_combout\;
\inst4|g1:22:regs|ALT_INV_dataout\(25) <= NOT \inst4|g1:22:regs|dataout\(25);
\inst4|g1:6:regs|ALT_INV_dataout\(25) <= NOT \inst4|g1:6:regs|dataout\(25);
\inst4|g1:23:regs|ALT_INV_dataout\(25) <= NOT \inst4|g1:23:regs|dataout\(25);
\inst4|g1:17:regs|ALT_INV_dataout\(25) <= NOT \inst4|g1:17:regs|dataout\(25);
\inst4|g1:16:regs|ALT_INV_dataout\(25) <= NOT \inst4|g1:16:regs|dataout\(25);
\inst4|g1:18:regs|ALT_INV_dataout\(25) <= NOT \inst4|g1:18:regs|dataout\(25);
\inst4|g2:0:buffersA|ALT_INV_F[25]~432_combout\ <= NOT \inst4|g2:0:buffersA|F[25]~432_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[25]~431_combout\ <= NOT \inst4|g2:0:buffersA|F[25]~431_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[25]~430_combout\ <= NOT \inst4|g2:0:buffersA|F[25]~430_combout\;
\inst4|g1:1:regs|ALT_INV_dataout\(25) <= NOT \inst4|g1:1:regs|dataout\(25);
\inst4|g1:2:regs|ALT_INV_dataout\(25) <= NOT \inst4|g1:2:regs|dataout\(25);
\inst4|g1:4:regs|ALT_INV_dataout\(25) <= NOT \inst4|g1:4:regs|dataout\(25);
\inst4|g1:5:regs|ALT_INV_dataout\(25) <= NOT \inst4|g1:5:regs|dataout\(25);
\inst4|g1:3:regs|ALT_INV_dataout\(25) <= NOT \inst4|g1:3:regs|dataout\(25);
\inst4|g1:7:regs|ALT_INV_dataout\(25) <= NOT \inst4|g1:7:regs|dataout\(25);
\inst4|g2:0:buffersA|ALT_INV_F[25]~429_combout\ <= NOT \inst4|g2:0:buffersA|F[25]~429_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[25]~428_combout\ <= NOT \inst4|g2:0:buffersA|F[25]~428_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[25]~427_combout\ <= NOT \inst4|g2:0:buffersA|F[25]~427_combout\;
\inst4|g1:12:regs|ALT_INV_dataout\(25) <= NOT \inst4|g1:12:regs|dataout\(25);
\inst4|g1:8:regs|ALT_INV_dataout\(25) <= NOT \inst4|g1:8:regs|dataout\(25);
\inst4|g1:20:regs|ALT_INV_dataout\(25) <= NOT \inst4|g1:20:regs|dataout\(25);
\inst4|g1:28:regs|ALT_INV_dataout\(25) <= NOT \inst4|g1:28:regs|dataout\(25);
\inst4|g1:24:regs|ALT_INV_dataout\(25) <= NOT \inst4|g1:24:regs|dataout\(25);
\inst4|g1:25:regs|ALT_INV_dataout\(25) <= NOT \inst4|g1:25:regs|dataout\(25);
\inst4|g2:0:buffersA|ALT_INV_F[25]~426_combout\ <= NOT \inst4|g2:0:buffersA|F[25]~426_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[25]~425_combout\ <= NOT \inst4|g2:0:buffersA|F[25]~425_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[25]~424_combout\ <= NOT \inst4|g2:0:buffersA|F[25]~424_combout\;
\inst4|g1:11:regs|ALT_INV_dataout\(25) <= NOT \inst4|g1:11:regs|dataout\(25);
\inst4|g1:9:regs|ALT_INV_dataout\(25) <= NOT \inst4|g1:9:regs|dataout\(25);
\inst4|g1:13:regs|ALT_INV_dataout\(25) <= NOT \inst4|g1:13:regs|dataout\(25);
\inst4|g1:21:regs|ALT_INV_dataout\(25) <= NOT \inst4|g1:21:regs|dataout\(25);
\inst4|g1:19:regs|ALT_INV_dataout\(25) <= NOT \inst4|g1:19:regs|dataout\(25);
\inst4|g1:26:regs|ALT_INV_dataout\(25) <= NOT \inst4|g1:26:regs|dataout\(25);
\inst4|g2:0:buffersA|ALT_INV_F[25]~423_combout\ <= NOT \inst4|g2:0:buffersA|F[25]~423_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[25]~422_combout\ <= NOT \inst4|g2:0:buffersA|F[25]~422_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[25]~421_combout\ <= NOT \inst4|g2:0:buffersA|F[25]~421_combout\;
\inst4|g1:14:regs|ALT_INV_dataout\(25) <= NOT \inst4|g1:14:regs|dataout\(25);
\inst4|g1:10:regs|ALT_INV_dataout\(25) <= NOT \inst4|g1:10:regs|dataout\(25);
\inst4|g1:15:regs|ALT_INV_dataout\(25) <= NOT \inst4|g1:15:regs|dataout\(25);
\inst4|g1:27:regs|ALT_INV_dataout\(25) <= NOT \inst4|g1:27:regs|dataout\(25);
\inst4|g1:29:regs|ALT_INV_dataout\(25) <= NOT \inst4|g1:29:regs|dataout\(25);
\inst4|g1:30:regs|ALT_INV_dataout\(25) <= NOT \inst4|g1:30:regs|dataout\(25);
\inst4|g1:31:regs|ALT_INV_dataout\(25) <= NOT \inst4|g1:31:regs|dataout\(25);
\ALU|ALT_INV_Mux8~0_combout\ <= NOT \ALU|Mux8~0_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[24]~420_combout\ <= NOT \inst4|g2:0:buffersA|F[24]~420_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[24]~419_combout\ <= NOT \inst4|g2:0:buffersA|F[24]~419_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[24]~418_combout\ <= NOT \inst4|g2:0:buffersA|F[24]~418_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[24]~417_combout\ <= NOT \inst4|g2:0:buffersA|F[24]~417_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[24]~416_combout\ <= NOT \inst4|g2:0:buffersA|F[24]~416_combout\;
\inst4|g1:22:regs|ALT_INV_dataout\(24) <= NOT \inst4|g1:22:regs|dataout\(24);
\inst4|g1:6:regs|ALT_INV_dataout\(24) <= NOT \inst4|g1:6:regs|dataout\(24);
\inst4|g1:23:regs|ALT_INV_dataout\(24) <= NOT \inst4|g1:23:regs|dataout\(24);
\inst4|g1:17:regs|ALT_INV_dataout\(24) <= NOT \inst4|g1:17:regs|dataout\(24);
\inst4|g1:16:regs|ALT_INV_dataout\(24) <= NOT \inst4|g1:16:regs|dataout\(24);
\inst4|g1:18:regs|ALT_INV_dataout\(24) <= NOT \inst4|g1:18:regs|dataout\(24);
\inst4|g2:0:buffersA|ALT_INV_F[24]~415_combout\ <= NOT \inst4|g2:0:buffersA|F[24]~415_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[24]~414_combout\ <= NOT \inst4|g2:0:buffersA|F[24]~414_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[24]~413_combout\ <= NOT \inst4|g2:0:buffersA|F[24]~413_combout\;
\inst4|g1:1:regs|ALT_INV_dataout\(24) <= NOT \inst4|g1:1:regs|dataout\(24);
\inst4|g1:2:regs|ALT_INV_dataout\(24) <= NOT \inst4|g1:2:regs|dataout\(24);
\inst4|g1:4:regs|ALT_INV_dataout\(24) <= NOT \inst4|g1:4:regs|dataout\(24);
\inst4|g1:5:regs|ALT_INV_dataout\(24) <= NOT \inst4|g1:5:regs|dataout\(24);
\inst4|g1:3:regs|ALT_INV_dataout\(24) <= NOT \inst4|g1:3:regs|dataout\(24);
\inst4|g1:7:regs|ALT_INV_dataout\(24) <= NOT \inst4|g1:7:regs|dataout\(24);
\inst4|g2:0:buffersA|ALT_INV_F[24]~412_combout\ <= NOT \inst4|g2:0:buffersA|F[24]~412_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[24]~411_combout\ <= NOT \inst4|g2:0:buffersA|F[24]~411_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[24]~410_combout\ <= NOT \inst4|g2:0:buffersA|F[24]~410_combout\;
\inst4|g1:12:regs|ALT_INV_dataout\(24) <= NOT \inst4|g1:12:regs|dataout\(24);
\inst4|g1:8:regs|ALT_INV_dataout\(24) <= NOT \inst4|g1:8:regs|dataout\(24);
\inst4|g1:20:regs|ALT_INV_dataout\(24) <= NOT \inst4|g1:20:regs|dataout\(24);
\inst4|g1:28:regs|ALT_INV_dataout\(24) <= NOT \inst4|g1:28:regs|dataout\(24);
\inst4|g1:24:regs|ALT_INV_dataout\(24) <= NOT \inst4|g1:24:regs|dataout\(24);
\inst4|g1:25:regs|ALT_INV_dataout\(24) <= NOT \inst4|g1:25:regs|dataout\(24);
\inst4|g2:0:buffersA|ALT_INV_F[24]~409_combout\ <= NOT \inst4|g2:0:buffersA|F[24]~409_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[24]~408_combout\ <= NOT \inst4|g2:0:buffersA|F[24]~408_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[24]~407_combout\ <= NOT \inst4|g2:0:buffersA|F[24]~407_combout\;
\inst4|g1:11:regs|ALT_INV_dataout\(24) <= NOT \inst4|g1:11:regs|dataout\(24);
\inst4|g1:9:regs|ALT_INV_dataout\(24) <= NOT \inst4|g1:9:regs|dataout\(24);
\inst4|g1:13:regs|ALT_INV_dataout\(24) <= NOT \inst4|g1:13:regs|dataout\(24);
\inst4|g1:21:regs|ALT_INV_dataout\(24) <= NOT \inst4|g1:21:regs|dataout\(24);
\inst4|g1:19:regs|ALT_INV_dataout\(24) <= NOT \inst4|g1:19:regs|dataout\(24);
\inst4|g1:26:regs|ALT_INV_dataout\(24) <= NOT \inst4|g1:26:regs|dataout\(24);
\inst4|g2:0:buffersA|ALT_INV_F[24]~406_combout\ <= NOT \inst4|g2:0:buffersA|F[24]~406_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[24]~405_combout\ <= NOT \inst4|g2:0:buffersA|F[24]~405_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[24]~404_combout\ <= NOT \inst4|g2:0:buffersA|F[24]~404_combout\;
\inst4|g1:14:regs|ALT_INV_dataout\(24) <= NOT \inst4|g1:14:regs|dataout\(24);
\inst4|g1:10:regs|ALT_INV_dataout\(24) <= NOT \inst4|g1:10:regs|dataout\(24);
\inst4|g1:15:regs|ALT_INV_dataout\(24) <= NOT \inst4|g1:15:regs|dataout\(24);
\inst4|g1:27:regs|ALT_INV_dataout\(24) <= NOT \inst4|g1:27:regs|dataout\(24);
\inst4|g1:29:regs|ALT_INV_dataout\(24) <= NOT \inst4|g1:29:regs|dataout\(24);
\inst4|g1:30:regs|ALT_INV_dataout\(24) <= NOT \inst4|g1:30:regs|dataout\(24);
\inst4|g1:31:regs|ALT_INV_dataout\(24) <= NOT \inst4|g1:31:regs|dataout\(24);
\ALU|ALT_INV_Mux9~0_combout\ <= NOT \ALU|Mux9~0_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[23]~403_combout\ <= NOT \inst4|g2:0:buffersA|F[23]~403_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[23]~402_combout\ <= NOT \inst4|g2:0:buffersA|F[23]~402_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[23]~401_combout\ <= NOT \inst4|g2:0:buffersA|F[23]~401_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[23]~400_combout\ <= NOT \inst4|g2:0:buffersA|F[23]~400_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[23]~399_combout\ <= NOT \inst4|g2:0:buffersA|F[23]~399_combout\;
\inst4|g1:22:regs|ALT_INV_dataout\(23) <= NOT \inst4|g1:22:regs|dataout\(23);
\inst4|g1:6:regs|ALT_INV_dataout\(23) <= NOT \inst4|g1:6:regs|dataout\(23);
\inst4|g1:23:regs|ALT_INV_dataout\(23) <= NOT \inst4|g1:23:regs|dataout\(23);
\inst4|g1:17:regs|ALT_INV_dataout\(23) <= NOT \inst4|g1:17:regs|dataout\(23);
\inst4|g1:16:regs|ALT_INV_dataout\(23) <= NOT \inst4|g1:16:regs|dataout\(23);
\inst4|g1:18:regs|ALT_INV_dataout\(23) <= NOT \inst4|g1:18:regs|dataout\(23);
\inst4|g2:0:buffersA|ALT_INV_F[23]~398_combout\ <= NOT \inst4|g2:0:buffersA|F[23]~398_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[23]~397_combout\ <= NOT \inst4|g2:0:buffersA|F[23]~397_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[23]~396_combout\ <= NOT \inst4|g2:0:buffersA|F[23]~396_combout\;
\inst4|g1:1:regs|ALT_INV_dataout\(23) <= NOT \inst4|g1:1:regs|dataout\(23);
\inst4|g1:2:regs|ALT_INV_dataout\(23) <= NOT \inst4|g1:2:regs|dataout\(23);
\inst4|g1:4:regs|ALT_INV_dataout\(23) <= NOT \inst4|g1:4:regs|dataout\(23);
\inst4|g1:5:regs|ALT_INV_dataout\(23) <= NOT \inst4|g1:5:regs|dataout\(23);
\inst4|g1:3:regs|ALT_INV_dataout\(23) <= NOT \inst4|g1:3:regs|dataout\(23);
\inst4|g1:7:regs|ALT_INV_dataout\(23) <= NOT \inst4|g1:7:regs|dataout\(23);
\inst4|g2:0:buffersA|ALT_INV_F[23]~395_combout\ <= NOT \inst4|g2:0:buffersA|F[23]~395_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[23]~394_combout\ <= NOT \inst4|g2:0:buffersA|F[23]~394_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[23]~393_combout\ <= NOT \inst4|g2:0:buffersA|F[23]~393_combout\;
\inst4|g1:12:regs|ALT_INV_dataout\(23) <= NOT \inst4|g1:12:regs|dataout\(23);
\inst4|g1:8:regs|ALT_INV_dataout\(23) <= NOT \inst4|g1:8:regs|dataout\(23);
\inst4|g1:20:regs|ALT_INV_dataout\(23) <= NOT \inst4|g1:20:regs|dataout\(23);
\inst4|g1:28:regs|ALT_INV_dataout\(23) <= NOT \inst4|g1:28:regs|dataout\(23);
\inst4|g1:24:regs|ALT_INV_dataout\(23) <= NOT \inst4|g1:24:regs|dataout\(23);
\inst4|g1:25:regs|ALT_INV_dataout\(23) <= NOT \inst4|g1:25:regs|dataout\(23);
\inst4|g2:0:buffersA|ALT_INV_F[23]~392_combout\ <= NOT \inst4|g2:0:buffersA|F[23]~392_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[23]~391_combout\ <= NOT \inst4|g2:0:buffersA|F[23]~391_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[23]~390_combout\ <= NOT \inst4|g2:0:buffersA|F[23]~390_combout\;
\inst4|g1:11:regs|ALT_INV_dataout\(23) <= NOT \inst4|g1:11:regs|dataout\(23);
\inst4|g1:9:regs|ALT_INV_dataout\(23) <= NOT \inst4|g1:9:regs|dataout\(23);
\inst4|g1:13:regs|ALT_INV_dataout\(23) <= NOT \inst4|g1:13:regs|dataout\(23);
\inst4|g1:21:regs|ALT_INV_dataout\(23) <= NOT \inst4|g1:21:regs|dataout\(23);
\inst4|g1:19:regs|ALT_INV_dataout\(23) <= NOT \inst4|g1:19:regs|dataout\(23);
\inst4|g1:26:regs|ALT_INV_dataout\(23) <= NOT \inst4|g1:26:regs|dataout\(23);
\inst4|g2:0:buffersA|ALT_INV_F[23]~389_combout\ <= NOT \inst4|g2:0:buffersA|F[23]~389_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[23]~388_combout\ <= NOT \inst4|g2:0:buffersA|F[23]~388_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[23]~387_combout\ <= NOT \inst4|g2:0:buffersA|F[23]~387_combout\;
\inst4|g1:14:regs|ALT_INV_dataout\(23) <= NOT \inst4|g1:14:regs|dataout\(23);
\inst4|g1:10:regs|ALT_INV_dataout\(23) <= NOT \inst4|g1:10:regs|dataout\(23);
\inst4|g1:15:regs|ALT_INV_dataout\(23) <= NOT \inst4|g1:15:regs|dataout\(23);
\inst4|g1:27:regs|ALT_INV_dataout\(23) <= NOT \inst4|g1:27:regs|dataout\(23);
\inst4|g1:29:regs|ALT_INV_dataout\(23) <= NOT \inst4|g1:29:regs|dataout\(23);
\inst4|g1:30:regs|ALT_INV_dataout\(23) <= NOT \inst4|g1:30:regs|dataout\(23);
\inst4|g1:31:regs|ALT_INV_dataout\(23) <= NOT \inst4|g1:31:regs|dataout\(23);
\ALU|ALT_INV_Mux10~0_combout\ <= NOT \ALU|Mux10~0_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[22]~386_combout\ <= NOT \inst4|g2:0:buffersA|F[22]~386_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[22]~385_combout\ <= NOT \inst4|g2:0:buffersA|F[22]~385_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[22]~384_combout\ <= NOT \inst4|g2:0:buffersA|F[22]~384_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[22]~383_combout\ <= NOT \inst4|g2:0:buffersA|F[22]~383_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[22]~382_combout\ <= NOT \inst4|g2:0:buffersA|F[22]~382_combout\;
\inst4|g1:22:regs|ALT_INV_dataout\(22) <= NOT \inst4|g1:22:regs|dataout\(22);
\inst4|g1:6:regs|ALT_INV_dataout\(22) <= NOT \inst4|g1:6:regs|dataout\(22);
\inst4|g1:23:regs|ALT_INV_dataout\(22) <= NOT \inst4|g1:23:regs|dataout\(22);
\inst4|g1:17:regs|ALT_INV_dataout\(22) <= NOT \inst4|g1:17:regs|dataout\(22);
\inst4|g1:16:regs|ALT_INV_dataout\(22) <= NOT \inst4|g1:16:regs|dataout\(22);
\inst4|g1:18:regs|ALT_INV_dataout\(22) <= NOT \inst4|g1:18:regs|dataout\(22);
\inst4|g2:0:buffersA|ALT_INV_F[22]~381_combout\ <= NOT \inst4|g2:0:buffersA|F[22]~381_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[22]~380_combout\ <= NOT \inst4|g2:0:buffersA|F[22]~380_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[22]~379_combout\ <= NOT \inst4|g2:0:buffersA|F[22]~379_combout\;
\inst4|g1:1:regs|ALT_INV_dataout\(22) <= NOT \inst4|g1:1:regs|dataout\(22);
\inst4|g1:2:regs|ALT_INV_dataout\(22) <= NOT \inst4|g1:2:regs|dataout\(22);
\inst4|g1:4:regs|ALT_INV_dataout\(22) <= NOT \inst4|g1:4:regs|dataout\(22);
\inst4|g1:5:regs|ALT_INV_dataout\(22) <= NOT \inst4|g1:5:regs|dataout\(22);
\inst4|g1:3:regs|ALT_INV_dataout\(22) <= NOT \inst4|g1:3:regs|dataout\(22);
\inst4|g1:7:regs|ALT_INV_dataout\(22) <= NOT \inst4|g1:7:regs|dataout\(22);
\inst4|g2:0:buffersA|ALT_INV_F[22]~378_combout\ <= NOT \inst4|g2:0:buffersA|F[22]~378_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[22]~377_combout\ <= NOT \inst4|g2:0:buffersA|F[22]~377_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[22]~376_combout\ <= NOT \inst4|g2:0:buffersA|F[22]~376_combout\;
\inst4|g1:12:regs|ALT_INV_dataout\(22) <= NOT \inst4|g1:12:regs|dataout\(22);
\inst4|g1:8:regs|ALT_INV_dataout\(22) <= NOT \inst4|g1:8:regs|dataout\(22);
\inst4|g1:20:regs|ALT_INV_dataout\(22) <= NOT \inst4|g1:20:regs|dataout\(22);
\inst4|g1:28:regs|ALT_INV_dataout\(22) <= NOT \inst4|g1:28:regs|dataout\(22);
\inst4|g1:24:regs|ALT_INV_dataout\(22) <= NOT \inst4|g1:24:regs|dataout\(22);
\inst4|g1:25:regs|ALT_INV_dataout\(22) <= NOT \inst4|g1:25:regs|dataout\(22);
\inst4|g2:0:buffersA|ALT_INV_F[22]~375_combout\ <= NOT \inst4|g2:0:buffersA|F[22]~375_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[22]~374_combout\ <= NOT \inst4|g2:0:buffersA|F[22]~374_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[22]~373_combout\ <= NOT \inst4|g2:0:buffersA|F[22]~373_combout\;
\inst4|g1:11:regs|ALT_INV_dataout\(22) <= NOT \inst4|g1:11:regs|dataout\(22);
\inst4|g1:9:regs|ALT_INV_dataout\(22) <= NOT \inst4|g1:9:regs|dataout\(22);
\inst4|g1:13:regs|ALT_INV_dataout\(22) <= NOT \inst4|g1:13:regs|dataout\(22);
\inst4|g1:21:regs|ALT_INV_dataout\(22) <= NOT \inst4|g1:21:regs|dataout\(22);
\inst4|g1:19:regs|ALT_INV_dataout\(22) <= NOT \inst4|g1:19:regs|dataout\(22);
\inst4|g1:26:regs|ALT_INV_dataout\(22) <= NOT \inst4|g1:26:regs|dataout\(22);
\inst4|g2:0:buffersA|ALT_INV_F[22]~372_combout\ <= NOT \inst4|g2:0:buffersA|F[22]~372_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[22]~371_combout\ <= NOT \inst4|g2:0:buffersA|F[22]~371_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[22]~370_combout\ <= NOT \inst4|g2:0:buffersA|F[22]~370_combout\;
\inst4|g1:14:regs|ALT_INV_dataout\(22) <= NOT \inst4|g1:14:regs|dataout\(22);
\inst4|g1:10:regs|ALT_INV_dataout\(22) <= NOT \inst4|g1:10:regs|dataout\(22);
\inst4|g1:15:regs|ALT_INV_dataout\(22) <= NOT \inst4|g1:15:regs|dataout\(22);
\inst4|g1:27:regs|ALT_INV_dataout\(22) <= NOT \inst4|g1:27:regs|dataout\(22);
\inst4|g1:29:regs|ALT_INV_dataout\(22) <= NOT \inst4|g1:29:regs|dataout\(22);
\inst4|g1:30:regs|ALT_INV_dataout\(22) <= NOT \inst4|g1:30:regs|dataout\(22);
\inst4|g1:31:regs|ALT_INV_dataout\(22) <= NOT \inst4|g1:31:regs|dataout\(22);
\ALU|ALT_INV_Equal1~4_combout\ <= NOT \ALU|Equal1~4_combout\;
\ALU|ALT_INV_Equal1~3_combout\ <= NOT \ALU|Equal1~3_combout\;
\ALU|ALT_INV_Equal1~2_combout\ <= NOT \ALU|Equal1~2_combout\;
\ALU|ALT_INV_Mux32~0_combout\ <= NOT \ALU|Mux32~0_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[0]~369_combout\ <= NOT \inst4|g2:0:buffersA|F[0]~369_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[0]~368_combout\ <= NOT \inst4|g2:0:buffersA|F[0]~368_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[0]~367_combout\ <= NOT \inst4|g2:0:buffersA|F[0]~367_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[0]~366_combout\ <= NOT \inst4|g2:0:buffersA|F[0]~366_combout\;
\inst4|g1:22:regs|ALT_INV_dataout\(0) <= NOT \inst4|g1:22:regs|dataout\(0);
\inst4|g1:6:regs|ALT_INV_dataout\(0) <= NOT \inst4|g1:6:regs|dataout\(0);
\inst4|g1:23:regs|ALT_INV_dataout\(0) <= NOT \inst4|g1:23:regs|dataout\(0);
\inst4|g1:17:regs|ALT_INV_dataout\(0) <= NOT \inst4|g1:17:regs|dataout\(0);
\inst4|g1:16:regs|ALT_INV_dataout\(0) <= NOT \inst4|g1:16:regs|dataout\(0);
\inst4|g1:18:regs|ALT_INV_dataout\(0) <= NOT \inst4|g1:18:regs|dataout\(0);
\inst4|g2:0:buffersA|ALT_INV_F[0]~365_combout\ <= NOT \inst4|g2:0:buffersA|F[0]~365_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[0]~364_combout\ <= NOT \inst4|g2:0:buffersA|F[0]~364_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[0]~363_combout\ <= NOT \inst4|g2:0:buffersA|F[0]~363_combout\;
\inst4|g1:1:regs|ALT_INV_dataout\(0) <= NOT \inst4|g1:1:regs|dataout\(0);
\inst4|g1:2:regs|ALT_INV_dataout\(0) <= NOT \inst4|g1:2:regs|dataout\(0);
\inst4|g1:4:regs|ALT_INV_dataout\(0) <= NOT \inst4|g1:4:regs|dataout\(0);
\inst4|g1:5:regs|ALT_INV_dataout\(0) <= NOT \inst4|g1:5:regs|dataout\(0);
\inst4|g1:3:regs|ALT_INV_dataout\(0) <= NOT \inst4|g1:3:regs|dataout\(0);
\inst4|g1:7:regs|ALT_INV_dataout\(0) <= NOT \inst4|g1:7:regs|dataout\(0);
\inst4|g2:0:buffersA|ALT_INV_F[0]~362_combout\ <= NOT \inst4|g2:0:buffersA|F[0]~362_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[0]~361_combout\ <= NOT \inst4|g2:0:buffersA|F[0]~361_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[0]~360_combout\ <= NOT \inst4|g2:0:buffersA|F[0]~360_combout\;
\inst4|g1:12:regs|ALT_INV_dataout\(0) <= NOT \inst4|g1:12:regs|dataout\(0);
\inst4|g1:8:regs|ALT_INV_dataout\(0) <= NOT \inst4|g1:8:regs|dataout\(0);
\inst4|g1:20:regs|ALT_INV_dataout\(0) <= NOT \inst4|g1:20:regs|dataout\(0);
\inst4|g1:28:regs|ALT_INV_dataout\(0) <= NOT \inst4|g1:28:regs|dataout\(0);
\inst4|g1:24:regs|ALT_INV_dataout\(0) <= NOT \inst4|g1:24:regs|dataout\(0);
\inst4|g1:25:regs|ALT_INV_dataout\(0) <= NOT \inst4|g1:25:regs|dataout\(0);
\inst4|g2:0:buffersA|ALT_INV_F[0]~359_combout\ <= NOT \inst4|g2:0:buffersA|F[0]~359_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[0]~358_combout\ <= NOT \inst4|g2:0:buffersA|F[0]~358_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[0]~357_combout\ <= NOT \inst4|g2:0:buffersA|F[0]~357_combout\;
\inst4|g1:11:regs|ALT_INV_dataout\(0) <= NOT \inst4|g1:11:regs|dataout\(0);
\inst4|g1:9:regs|ALT_INV_dataout\(0) <= NOT \inst4|g1:9:regs|dataout\(0);
\inst4|g1:13:regs|ALT_INV_dataout\(0) <= NOT \inst4|g1:13:regs|dataout\(0);
\inst4|g1:21:regs|ALT_INV_dataout\(0) <= NOT \inst4|g1:21:regs|dataout\(0);
\inst4|g1:19:regs|ALT_INV_dataout\(0) <= NOT \inst4|g1:19:regs|dataout\(0);
\inst4|g1:26:regs|ALT_INV_dataout\(0) <= NOT \inst4|g1:26:regs|dataout\(0);
\inst4|g2:0:buffersA|ALT_INV_F[0]~356_combout\ <= NOT \inst4|g2:0:buffersA|F[0]~356_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[0]~355_combout\ <= NOT \inst4|g2:0:buffersA|F[0]~355_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[0]~354_combout\ <= NOT \inst4|g2:0:buffersA|F[0]~354_combout\;
\inst4|g1:14:regs|ALT_INV_dataout\(0) <= NOT \inst4|g1:14:regs|dataout\(0);
\inst4|g1:10:regs|ALT_INV_dataout\(0) <= NOT \inst4|g1:10:regs|dataout\(0);
\inst4|g1:15:regs|ALT_INV_dataout\(0) <= NOT \inst4|g1:15:regs|dataout\(0);
\inst4|g1:27:regs|ALT_INV_dataout\(0) <= NOT \inst4|g1:27:regs|dataout\(0);
\inst4|g1:29:regs|ALT_INV_dataout\(0) <= NOT \inst4|g1:29:regs|dataout\(0);
\inst4|g1:30:regs|ALT_INV_dataout\(0) <= NOT \inst4|g1:30:regs|dataout\(0);
\inst4|g2:31:buffersA|ALT_INV_F[0]~1_combout\ <= NOT \inst4|g2:31:buffersA|F[0]~1_combout\;
\inst4|g1:31:regs|ALT_INV_dataout\(0) <= NOT \inst4|g1:31:regs|dataout\(0);
\ALU|ALT_INV_Mux31~0_combout\ <= NOT \ALU|Mux31~0_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[1]~353_combout\ <= NOT \inst4|g2:0:buffersA|F[1]~353_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[1]~352_combout\ <= NOT \inst4|g2:0:buffersA|F[1]~352_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[1]~351_combout\ <= NOT \inst4|g2:0:buffersA|F[1]~351_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[1]~350_combout\ <= NOT \inst4|g2:0:buffersA|F[1]~350_combout\;
\inst4|g1:22:regs|ALT_INV_dataout\(1) <= NOT \inst4|g1:22:regs|dataout\(1);
\inst4|g1:6:regs|ALT_INV_dataout\(1) <= NOT \inst4|g1:6:regs|dataout\(1);
\inst4|g1:23:regs|ALT_INV_dataout\(1) <= NOT \inst4|g1:23:regs|dataout\(1);
\inst4|g1:17:regs|ALT_INV_dataout\(1) <= NOT \inst4|g1:17:regs|dataout\(1);
\inst4|g1:16:regs|ALT_INV_dataout\(1) <= NOT \inst4|g1:16:regs|dataout\(1);
\inst4|g1:18:regs|ALT_INV_dataout\(1) <= NOT \inst4|g1:18:regs|dataout\(1);
\inst4|g2:0:buffersA|ALT_INV_F[1]~349_combout\ <= NOT \inst4|g2:0:buffersA|F[1]~349_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[1]~348_combout\ <= NOT \inst4|g2:0:buffersA|F[1]~348_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[1]~347_combout\ <= NOT \inst4|g2:0:buffersA|F[1]~347_combout\;
\inst4|g1:1:regs|ALT_INV_dataout\(1) <= NOT \inst4|g1:1:regs|dataout\(1);
\inst4|g1:2:regs|ALT_INV_dataout\(1) <= NOT \inst4|g1:2:regs|dataout\(1);
\inst4|g1:4:regs|ALT_INV_dataout\(1) <= NOT \inst4|g1:4:regs|dataout\(1);
\inst4|g1:5:regs|ALT_INV_dataout\(1) <= NOT \inst4|g1:5:regs|dataout\(1);
\inst4|g1:3:regs|ALT_INV_dataout\(1) <= NOT \inst4|g1:3:regs|dataout\(1);
\inst4|g1:7:regs|ALT_INV_dataout\(1) <= NOT \inst4|g1:7:regs|dataout\(1);
\inst4|g2:0:buffersA|ALT_INV_F[1]~346_combout\ <= NOT \inst4|g2:0:buffersA|F[1]~346_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[1]~345_combout\ <= NOT \inst4|g2:0:buffersA|F[1]~345_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[1]~344_combout\ <= NOT \inst4|g2:0:buffersA|F[1]~344_combout\;
\inst4|g1:12:regs|ALT_INV_dataout\(1) <= NOT \inst4|g1:12:regs|dataout\(1);
\inst4|g1:8:regs|ALT_INV_dataout\(1) <= NOT \inst4|g1:8:regs|dataout\(1);
\inst4|g1:20:regs|ALT_INV_dataout\(1) <= NOT \inst4|g1:20:regs|dataout\(1);
\inst4|g1:28:regs|ALT_INV_dataout\(1) <= NOT \inst4|g1:28:regs|dataout\(1);
\inst4|g1:24:regs|ALT_INV_dataout\(1) <= NOT \inst4|g1:24:regs|dataout\(1);
\inst4|g1:25:regs|ALT_INV_dataout\(1) <= NOT \inst4|g1:25:regs|dataout\(1);
\inst4|g2:0:buffersA|ALT_INV_F[1]~343_combout\ <= NOT \inst4|g2:0:buffersA|F[1]~343_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[1]~342_combout\ <= NOT \inst4|g2:0:buffersA|F[1]~342_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[1]~341_combout\ <= NOT \inst4|g2:0:buffersA|F[1]~341_combout\;
\inst4|g1:11:regs|ALT_INV_dataout\(1) <= NOT \inst4|g1:11:regs|dataout\(1);
\inst4|g1:9:regs|ALT_INV_dataout\(1) <= NOT \inst4|g1:9:regs|dataout\(1);
\inst4|g1:13:regs|ALT_INV_dataout\(1) <= NOT \inst4|g1:13:regs|dataout\(1);
\inst4|g1:21:regs|ALT_INV_dataout\(1) <= NOT \inst4|g1:21:regs|dataout\(1);
\inst4|g1:19:regs|ALT_INV_dataout\(1) <= NOT \inst4|g1:19:regs|dataout\(1);
\inst4|g1:26:regs|ALT_INV_dataout\(1) <= NOT \inst4|g1:26:regs|dataout\(1);
\inst4|g2:0:buffersA|ALT_INV_F[1]~340_combout\ <= NOT \inst4|g2:0:buffersA|F[1]~340_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[1]~339_combout\ <= NOT \inst4|g2:0:buffersA|F[1]~339_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[1]~338_combout\ <= NOT \inst4|g2:0:buffersA|F[1]~338_combout\;
\inst4|g1:14:regs|ALT_INV_dataout\(1) <= NOT \inst4|g1:14:regs|dataout\(1);
\inst4|g1:10:regs|ALT_INV_dataout\(1) <= NOT \inst4|g1:10:regs|dataout\(1);
\inst4|g1:15:regs|ALT_INV_dataout\(1) <= NOT \inst4|g1:15:regs|dataout\(1);
\inst4|g1:27:regs|ALT_INV_dataout\(1) <= NOT \inst4|g1:27:regs|dataout\(1);
\inst4|g1:29:regs|ALT_INV_dataout\(1) <= NOT \inst4|g1:29:regs|dataout\(1);
\inst4|g1:30:regs|ALT_INV_dataout\(1) <= NOT \inst4|g1:30:regs|dataout\(1);
\inst4|g2:31:buffersA|ALT_INV_F[1]~0_combout\ <= NOT \inst4|g2:31:buffersA|F[1]~0_combout\;
\inst4|g1:31:regs|ALT_INV_dataout\(1) <= NOT \inst4|g1:31:regs|dataout\(1);
\ALU|ALT_INV_Mux22~0_combout\ <= NOT \ALU|Mux22~0_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[10]~337_combout\ <= NOT \inst4|g2:0:buffersA|F[10]~337_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[10]~336_combout\ <= NOT \inst4|g2:0:buffersA|F[10]~336_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[10]~335_combout\ <= NOT \inst4|g2:0:buffersA|F[10]~335_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[10]~334_combout\ <= NOT \inst4|g2:0:buffersA|F[10]~334_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[10]~333_combout\ <= NOT \inst4|g2:0:buffersA|F[10]~333_combout\;
\inst4|g1:22:regs|ALT_INV_dataout\(10) <= NOT \inst4|g1:22:regs|dataout\(10);
\inst4|g1:6:regs|ALT_INV_dataout\(10) <= NOT \inst4|g1:6:regs|dataout\(10);
\inst4|g1:23:regs|ALT_INV_dataout\(10) <= NOT \inst4|g1:23:regs|dataout\(10);
\inst4|g1:17:regs|ALT_INV_dataout\(10) <= NOT \inst4|g1:17:regs|dataout\(10);
\inst4|g1:16:regs|ALT_INV_dataout\(10) <= NOT \inst4|g1:16:regs|dataout\(10);
\inst4|g1:18:regs|ALT_INV_dataout\(10) <= NOT \inst4|g1:18:regs|dataout\(10);
\inst4|g2:0:buffersA|ALT_INV_F[10]~332_combout\ <= NOT \inst4|g2:0:buffersA|F[10]~332_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[10]~331_combout\ <= NOT \inst4|g2:0:buffersA|F[10]~331_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[10]~330_combout\ <= NOT \inst4|g2:0:buffersA|F[10]~330_combout\;
\inst4|g1:1:regs|ALT_INV_dataout\(10) <= NOT \inst4|g1:1:regs|dataout\(10);
\inst4|g1:2:regs|ALT_INV_dataout\(10) <= NOT \inst4|g1:2:regs|dataout\(10);
\inst4|g1:4:regs|ALT_INV_dataout\(10) <= NOT \inst4|g1:4:regs|dataout\(10);
\inst4|g1:5:regs|ALT_INV_dataout\(10) <= NOT \inst4|g1:5:regs|dataout\(10);
\inst4|g1:3:regs|ALT_INV_dataout\(10) <= NOT \inst4|g1:3:regs|dataout\(10);
\inst4|g1:7:regs|ALT_INV_dataout\(10) <= NOT \inst4|g1:7:regs|dataout\(10);
\inst4|g2:0:buffersA|ALT_INV_F[10]~329_combout\ <= NOT \inst4|g2:0:buffersA|F[10]~329_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[10]~328_combout\ <= NOT \inst4|g2:0:buffersA|F[10]~328_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[10]~327_combout\ <= NOT \inst4|g2:0:buffersA|F[10]~327_combout\;
\inst4|g1:12:regs|ALT_INV_dataout\(10) <= NOT \inst4|g1:12:regs|dataout\(10);
\inst4|g1:8:regs|ALT_INV_dataout\(10) <= NOT \inst4|g1:8:regs|dataout\(10);
\inst4|g1:20:regs|ALT_INV_dataout\(10) <= NOT \inst4|g1:20:regs|dataout\(10);
\inst4|g1:28:regs|ALT_INV_dataout\(10) <= NOT \inst4|g1:28:regs|dataout\(10);
\inst4|g1:24:regs|ALT_INV_dataout\(10) <= NOT \inst4|g1:24:regs|dataout\(10);
\inst4|g1:25:regs|ALT_INV_dataout\(10) <= NOT \inst4|g1:25:regs|dataout\(10);
\inst4|g2:0:buffersA|ALT_INV_F[10]~326_combout\ <= NOT \inst4|g2:0:buffersA|F[10]~326_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[10]~325_combout\ <= NOT \inst4|g2:0:buffersA|F[10]~325_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[10]~324_combout\ <= NOT \inst4|g2:0:buffersA|F[10]~324_combout\;
\inst4|g1:11:regs|ALT_INV_dataout\(10) <= NOT \inst4|g1:11:regs|dataout\(10);
\inst4|g1:9:regs|ALT_INV_dataout\(10) <= NOT \inst4|g1:9:regs|dataout\(10);
\inst4|g1:13:regs|ALT_INV_dataout\(10) <= NOT \inst4|g1:13:regs|dataout\(10);
\inst4|g1:21:regs|ALT_INV_dataout\(10) <= NOT \inst4|g1:21:regs|dataout\(10);
\inst4|g1:19:regs|ALT_INV_dataout\(10) <= NOT \inst4|g1:19:regs|dataout\(10);
\inst4|g1:26:regs|ALT_INV_dataout\(10) <= NOT \inst4|g1:26:regs|dataout\(10);
\inst4|g2:0:buffersA|ALT_INV_F[10]~323_combout\ <= NOT \inst4|g2:0:buffersA|F[10]~323_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[10]~322_combout\ <= NOT \inst4|g2:0:buffersA|F[10]~322_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[10]~321_combout\ <= NOT \inst4|g2:0:buffersA|F[10]~321_combout\;
\inst4|g1:14:regs|ALT_INV_dataout\(10) <= NOT \inst4|g1:14:regs|dataout\(10);
\inst4|g1:10:regs|ALT_INV_dataout\(10) <= NOT \inst4|g1:10:regs|dataout\(10);
\inst4|g1:15:regs|ALT_INV_dataout\(10) <= NOT \inst4|g1:15:regs|dataout\(10);
\inst4|g1:27:regs|ALT_INV_dataout\(10) <= NOT \inst4|g1:27:regs|dataout\(10);
\inst4|g1:29:regs|ALT_INV_dataout\(10) <= NOT \inst4|g1:29:regs|dataout\(10);
\inst4|g1:30:regs|ALT_INV_dataout\(10) <= NOT \inst4|g1:30:regs|dataout\(10);
\inst4|g1:31:regs|ALT_INV_dataout\(10) <= NOT \inst4|g1:31:regs|dataout\(10);
\ALU|ALT_INV_Mux21~0_combout\ <= NOT \ALU|Mux21~0_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[11]~320_combout\ <= NOT \inst4|g2:0:buffersA|F[11]~320_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[11]~319_combout\ <= NOT \inst4|g2:0:buffersA|F[11]~319_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[11]~318_combout\ <= NOT \inst4|g2:0:buffersA|F[11]~318_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[11]~317_combout\ <= NOT \inst4|g2:0:buffersA|F[11]~317_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[11]~316_combout\ <= NOT \inst4|g2:0:buffersA|F[11]~316_combout\;
\inst4|g1:22:regs|ALT_INV_dataout\(11) <= NOT \inst4|g1:22:regs|dataout\(11);
\inst4|g1:6:regs|ALT_INV_dataout\(11) <= NOT \inst4|g1:6:regs|dataout\(11);
\inst4|g1:23:regs|ALT_INV_dataout\(11) <= NOT \inst4|g1:23:regs|dataout\(11);
\inst4|g1:17:regs|ALT_INV_dataout\(11) <= NOT \inst4|g1:17:regs|dataout\(11);
\inst4|g1:16:regs|ALT_INV_dataout\(11) <= NOT \inst4|g1:16:regs|dataout\(11);
\inst4|g1:18:regs|ALT_INV_dataout\(11) <= NOT \inst4|g1:18:regs|dataout\(11);
\inst4|g2:0:buffersA|ALT_INV_F[11]~315_combout\ <= NOT \inst4|g2:0:buffersA|F[11]~315_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[11]~314_combout\ <= NOT \inst4|g2:0:buffersA|F[11]~314_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[11]~313_combout\ <= NOT \inst4|g2:0:buffersA|F[11]~313_combout\;
\inst4|g1:1:regs|ALT_INV_dataout\(11) <= NOT \inst4|g1:1:regs|dataout\(11);
\inst4|g1:2:regs|ALT_INV_dataout\(11) <= NOT \inst4|g1:2:regs|dataout\(11);
\inst4|g1:4:regs|ALT_INV_dataout\(11) <= NOT \inst4|g1:4:regs|dataout\(11);
\inst4|g1:5:regs|ALT_INV_dataout\(11) <= NOT \inst4|g1:5:regs|dataout\(11);
\inst4|g1:3:regs|ALT_INV_dataout\(11) <= NOT \inst4|g1:3:regs|dataout\(11);
\inst4|g1:7:regs|ALT_INV_dataout\(11) <= NOT \inst4|g1:7:regs|dataout\(11);
\inst4|g2:0:buffersA|ALT_INV_F[11]~312_combout\ <= NOT \inst4|g2:0:buffersA|F[11]~312_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[11]~311_combout\ <= NOT \inst4|g2:0:buffersA|F[11]~311_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[11]~310_combout\ <= NOT \inst4|g2:0:buffersA|F[11]~310_combout\;
\inst4|g1:12:regs|ALT_INV_dataout\(11) <= NOT \inst4|g1:12:regs|dataout\(11);
\inst4|g1:8:regs|ALT_INV_dataout\(11) <= NOT \inst4|g1:8:regs|dataout\(11);
\inst4|g1:20:regs|ALT_INV_dataout\(11) <= NOT \inst4|g1:20:regs|dataout\(11);
\inst4|g1:28:regs|ALT_INV_dataout\(11) <= NOT \inst4|g1:28:regs|dataout\(11);

\DBus[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tri1[31]~32_combout\,
	oe => \tri1[31]~33_combout\,
	devoe => ww_devoe,
	o => \DBus[31]~output_o\);

\DBus[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tri1[30]~34_combout\,
	oe => \tri1[31]~33_combout\,
	devoe => ww_devoe,
	o => \DBus[30]~output_o\);

\DBus[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tri1[29]~35_combout\,
	oe => \tri1[31]~33_combout\,
	devoe => ww_devoe,
	o => \DBus[29]~output_o\);

\DBus[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tri1[28]~36_combout\,
	oe => \tri1[31]~33_combout\,
	devoe => ww_devoe,
	o => \DBus[28]~output_o\);

\DBus[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tri1[27]~37_combout\,
	oe => \tri1[31]~33_combout\,
	devoe => ww_devoe,
	o => \DBus[27]~output_o\);

\DBus[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tri1[26]~38_combout\,
	oe => \tri1[31]~33_combout\,
	devoe => ww_devoe,
	o => \DBus[26]~output_o\);

\DBus[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tri1[25]~39_combout\,
	oe => \tri1[31]~33_combout\,
	devoe => ww_devoe,
	o => \DBus[25]~output_o\);

\DBus[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tri1[24]~40_combout\,
	oe => \tri1[31]~33_combout\,
	devoe => ww_devoe,
	o => \DBus[24]~output_o\);

\DBus[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tri1[23]~41_combout\,
	oe => \tri1[31]~33_combout\,
	devoe => ww_devoe,
	o => \DBus[23]~output_o\);

\DBus[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tri1[22]~42_combout\,
	oe => \tri1[31]~33_combout\,
	devoe => ww_devoe,
	o => \DBus[22]~output_o\);

\DBus[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tri1[21]~43_combout\,
	oe => \tri1[31]~33_combout\,
	devoe => ww_devoe,
	o => \DBus[21]~output_o\);

\DBus[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tri1[20]~44_combout\,
	oe => \tri1[31]~33_combout\,
	devoe => ww_devoe,
	o => \DBus[20]~output_o\);

\DBus[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tri1[19]~45_combout\,
	oe => \tri1[31]~33_combout\,
	devoe => ww_devoe,
	o => \DBus[19]~output_o\);

\DBus[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tri1[18]~46_combout\,
	oe => \tri1[31]~33_combout\,
	devoe => ww_devoe,
	o => \DBus[18]~output_o\);

\DBus[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tri1[17]~47_combout\,
	oe => \tri1[31]~33_combout\,
	devoe => ww_devoe,
	o => \DBus[17]~output_o\);

\DBus[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tri1[16]~48_combout\,
	oe => \tri1[31]~33_combout\,
	devoe => ww_devoe,
	o => \DBus[16]~output_o\);

\DBus[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tri1[15]~49_combout\,
	oe => \tri1[31]~33_combout\,
	devoe => ww_devoe,
	o => \DBus[15]~output_o\);

\DBus[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tri1[14]~50_combout\,
	oe => \tri1[31]~33_combout\,
	devoe => ww_devoe,
	o => \DBus[14]~output_o\);

\DBus[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tri1[13]~51_combout\,
	oe => \tri1[31]~33_combout\,
	devoe => ww_devoe,
	o => \DBus[13]~output_o\);

\DBus[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tri1[12]~52_combout\,
	oe => \tri1[31]~33_combout\,
	devoe => ww_devoe,
	o => \DBus[12]~output_o\);

\DBus[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tri1[11]~53_combout\,
	oe => \tri1[31]~33_combout\,
	devoe => ww_devoe,
	o => \DBus[11]~output_o\);

\DBus[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tri1[10]~54_combout\,
	oe => \tri1[31]~33_combout\,
	devoe => ww_devoe,
	o => \DBus[10]~output_o\);

\DBus[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tri1[9]~55_combout\,
	oe => \tri1[31]~33_combout\,
	devoe => ww_devoe,
	o => \DBus[9]~output_o\);

\DBus[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tri1[8]~56_combout\,
	oe => \tri1[31]~33_combout\,
	devoe => ww_devoe,
	o => \DBus[8]~output_o\);

\DBus[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tri1[7]~57_combout\,
	oe => \tri1[31]~33_combout\,
	devoe => ww_devoe,
	o => \DBus[7]~output_o\);

\DBus[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tri1[6]~58_combout\,
	oe => \tri1[31]~33_combout\,
	devoe => ww_devoe,
	o => \DBus[6]~output_o\);

\DBus[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tri1[5]~59_combout\,
	oe => \tri1[31]~33_combout\,
	devoe => ww_devoe,
	o => \DBus[5]~output_o\);

\DBus[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tri1[4]~60_combout\,
	oe => \tri1[31]~33_combout\,
	devoe => ww_devoe,
	o => \DBus[4]~output_o\);

\DBus[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tri1[3]~61_combout\,
	oe => \tri1[31]~33_combout\,
	devoe => ww_devoe,
	o => \DBus[3]~output_o\);

\DBus[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tri1[2]~62_combout\,
	oe => \tri1[31]~33_combout\,
	devoe => ww_devoe,
	o => \DBus[2]~output_o\);

\DBus[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tri1[1]~63_combout\,
	oe => \tri1[31]~33_combout\,
	devoe => ww_devoe,
	o => \DBus[1]~output_o\);

\DBus[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tri1[0]~64_combout\,
	oe => \tri1[31]~33_combout\,
	devoe => ww_devoe,
	o => \DBus[0]~output_o\);

\IO_OUT[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[31]~65_combout\,
	oe => \UC|Reg_2_IO~q\,
	devoe => ww_devoe,
	o => \IO_OUT[31]~output_o\);

\IO_OUT[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[30]~286_combout\,
	oe => \UC|Reg_2_IO~q\,
	devoe => ww_devoe,
	o => \IO_OUT[30]~output_o\);

\IO_OUT[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[29]~48_combout\,
	oe => \UC|Reg_2_IO~q\,
	devoe => ww_devoe,
	o => \IO_OUT[29]~output_o\);

\IO_OUT[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[28]~184_combout\,
	oe => \UC|Reg_2_IO~q\,
	devoe => ww_devoe,
	o => \IO_OUT[28]~output_o\);

\IO_OUT[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[27]~99_combout\,
	oe => \UC|Reg_2_IO~q\,
	devoe => ww_devoe,
	o => \IO_OUT[27]~output_o\);

\IO_OUT[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[26]~82_combout\,
	oe => \UC|Reg_2_IO~q\,
	devoe => ww_devoe,
	o => \IO_OUT[26]~output_o\);

\IO_OUT[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[25]~437_combout\,
	oe => \UC|Reg_2_IO~q\,
	devoe => ww_devoe,
	o => \IO_OUT[25]~output_o\);

\IO_OUT[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[24]~420_combout\,
	oe => \UC|Reg_2_IO~q\,
	devoe => ww_devoe,
	o => \IO_OUT[24]~output_o\);

\IO_OUT[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[23]~403_combout\,
	oe => \UC|Reg_2_IO~q\,
	devoe => ww_devoe,
	o => \IO_OUT[23]~output_o\);

\IO_OUT[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[22]~386_combout\,
	oe => \UC|Reg_2_IO~q\,
	devoe => ww_devoe,
	o => \IO_OUT[22]~output_o\);

\IO_OUT[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[21]~269_combout\,
	oe => \UC|Reg_2_IO~q\,
	devoe => ww_devoe,
	o => \IO_OUT[21]~output_o\);

\IO_OUT[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[20]~303_combout\,
	oe => \UC|Reg_2_IO~q\,
	devoe => ww_devoe,
	o => \IO_OUT[20]~output_o\);

\IO_OUT[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[19]~201_combout\,
	oe => \UC|Reg_2_IO~q\,
	devoe => ww_devoe,
	o => \IO_OUT[19]~output_o\);

\IO_OUT[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[18]~252_combout\,
	oe => \UC|Reg_2_IO~q\,
	devoe => ww_devoe,
	o => \IO_OUT[18]~output_o\);

\IO_OUT[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[17]~167_combout\,
	oe => \UC|Reg_2_IO~q\,
	devoe => ww_devoe,
	o => \IO_OUT[17]~output_o\);

\IO_OUT[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[16]~150_combout\,
	oe => \UC|Reg_2_IO~q\,
	devoe => ww_devoe,
	o => \IO_OUT[16]~output_o\);

\IO_OUT[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[15]~570_combout\,
	oe => \UC|Reg_2_IO~q\,
	devoe => ww_devoe,
	o => \IO_OUT[15]~output_o\);

\IO_OUT[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[14]~553_combout\,
	oe => \UC|Reg_2_IO~q\,
	devoe => ww_devoe,
	o => \IO_OUT[14]~output_o\);

\IO_OUT[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[13]~503_combout\,
	oe => \UC|Reg_2_IO~q\,
	devoe => ww_devoe,
	o => \IO_OUT[13]~output_o\);

\IO_OUT[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[12]~486_combout\,
	oe => \UC|Reg_2_IO~q\,
	devoe => ww_devoe,
	o => \IO_OUT[12]~output_o\);

\IO_OUT[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[11]~320_combout\,
	oe => \UC|Reg_2_IO~q\,
	devoe => ww_devoe,
	o => \IO_OUT[11]~output_o\);

\IO_OUT[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[10]~337_combout\,
	oe => \UC|Reg_2_IO~q\,
	devoe => ww_devoe,
	o => \IO_OUT[10]~output_o\);

\IO_OUT[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[9]~218_combout\,
	oe => \UC|Reg_2_IO~q\,
	devoe => ww_devoe,
	o => \IO_OUT[9]~output_o\);

\IO_OUT[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[8]~235_combout\,
	oe => \UC|Reg_2_IO~q\,
	devoe => ww_devoe,
	o => \IO_OUT[8]~output_o\);

\IO_OUT[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[7]~116_combout\,
	oe => \UC|Reg_2_IO~q\,
	devoe => ww_devoe,
	o => \IO_OUT[7]~output_o\);

\IO_OUT[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[6]~133_combout\,
	oe => \UC|Reg_2_IO~q\,
	devoe => ww_devoe,
	o => \IO_OUT[6]~output_o\);

\IO_OUT[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[5]~520_combout\,
	oe => \UC|Reg_2_IO~q\,
	devoe => ww_devoe,
	o => \IO_OUT[5]~output_o\);

\IO_OUT[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[4]~536_combout\,
	oe => \UC|Reg_2_IO~q\,
	devoe => ww_devoe,
	o => \IO_OUT[4]~output_o\);

\IO_OUT[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[3]~453_combout\,
	oe => \UC|Reg_2_IO~q\,
	devoe => ww_devoe,
	o => \IO_OUT[3]~output_o\);

\IO_OUT[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[2]~469_combout\,
	oe => \UC|Reg_2_IO~q\,
	devoe => ww_devoe,
	o => \IO_OUT[2]~output_o\);

\IO_OUT[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[1]~353_combout\,
	oe => \UC|Reg_2_IO~q\,
	devoe => ww_devoe,
	o => \IO_OUT[1]~output_o\);

\IO_OUT[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[0]~369_combout\,
	oe => \UC|Reg_2_IO~q\,
	devoe => ww_devoe,
	o => \IO_OUT[0]~output_o\);

\RSource1[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[31]~65_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => \RSource1[31]~output_o\);

\RSource1[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[30]~286_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => \RSource1[30]~output_o\);

\RSource1[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[29]~48_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => \RSource1[29]~output_o\);

\RSource1[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[28]~184_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => \RSource1[28]~output_o\);

\RSource1[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[27]~99_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => \RSource1[27]~output_o\);

\RSource1[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[26]~82_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => \RSource1[26]~output_o\);

\RSource1[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[25]~437_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => \RSource1[25]~output_o\);

\RSource1[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[24]~420_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => \RSource1[24]~output_o\);

\RSource1[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[23]~403_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => \RSource1[23]~output_o\);

\RSource1[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[22]~386_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => \RSource1[22]~output_o\);

\RSource1[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[21]~269_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => \RSource1[21]~output_o\);

\RSource1[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[20]~303_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => \RSource1[20]~output_o\);

\RSource1[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[19]~201_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => \RSource1[19]~output_o\);

\RSource1[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[18]~252_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => \RSource1[18]~output_o\);

\RSource1[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[17]~167_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => \RSource1[17]~output_o\);

\RSource1[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[16]~150_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => \RSource1[16]~output_o\);

\RSource1[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[15]~570_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => \RSource1[15]~output_o\);

\RSource1[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[14]~553_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => \RSource1[14]~output_o\);

\RSource1[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[13]~503_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => \RSource1[13]~output_o\);

\RSource1[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[12]~486_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => \RSource1[12]~output_o\);

\RSource1[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[11]~320_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => \RSource1[11]~output_o\);

\RSource1[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[10]~337_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => \RSource1[10]~output_o\);

\RSource1[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[9]~218_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => \RSource1[9]~output_o\);

\RSource1[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[8]~235_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => \RSource1[8]~output_o\);

\RSource1[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[7]~116_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => \RSource1[7]~output_o\);

\RSource1[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[6]~133_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => \RSource1[6]~output_o\);

\RSource1[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[5]~520_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => \RSource1[5]~output_o\);

\RSource1[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[4]~536_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => \RSource1[4]~output_o\);

\RSource1[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[3]~453_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => \RSource1[3]~output_o\);

\RSource1[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[2]~469_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => \RSource1[2]~output_o\);

\RSource1[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[1]~353_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => \RSource1[1]~output_o\);

\RSource1[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[0]~369_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => \RSource1[0]~output_o\);

\RSource2[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersB|F[31]~48_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => \RSource2[31]~output_o\);

\RSource2[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersB|F[30]~65_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => \RSource2[30]~output_o\);

\RSource2[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersB|F[29]~82_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => \RSource2[29]~output_o\);

\RSource2[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersB|F[28]~91_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => \RSource2[28]~output_o\);

\RSource2[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersB|F[27]~100_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => \RSource2[27]~output_o\);

\RSource2[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersB|F[26]~109_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => \RSource2[26]~output_o\);

\RSource2[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersB|F[25]~118_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => \RSource2[25]~output_o\);

\RSource2[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersB|F[24]~134_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => \RSource2[24]~output_o\);

\RSource2[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersB|F[23]~150_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => \RSource2[23]~output_o\);

\RSource2[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersB|F[22]~166_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => \RSource2[22]~output_o\);

\RSource2[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersB|F[21]~172_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => \RSource2[21]~output_o\);

\RSource2[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersB|F[20]~178_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => \RSource2[20]~output_o\);

\RSource2[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersB|F[19]~184_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => \RSource2[19]~output_o\);

\RSource2[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersB|F[18]~190_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => \RSource2[18]~output_o\);

\RSource2[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersB|F[17]~196_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => \RSource2[17]~output_o\);

\RSource2[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersB|F[16]~202_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => \RSource2[16]~output_o\);

\RSource2[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersB|F[15]~208_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => \RSource2[15]~output_o\);

\RSource2[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersB|F[14]~219_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => \RSource2[14]~output_o\);

\RSource2[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersB|F[13]~230_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => \RSource2[13]~output_o\);

\RSource2[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersB|F[12]~241_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => \RSource2[12]~output_o\);

\RSource2[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersB|F[11]~252_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => \RSource2[11]~output_o\);

\RSource2[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersB|F[10]~263_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => \RSource2[10]~output_o\);

\RSource2[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersB|F[9]~274_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => \RSource2[9]~output_o\);

\RSource2[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersB|F[8]~285_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => \RSource2[8]~output_o\);

\RSource2[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersB|F[7]~296_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => \RSource2[7]~output_o\);

\RSource2[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersB|F[6]~306_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => \RSource2[6]~output_o\);

\RSource2[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersB|F[5]~316_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => \RSource2[5]~output_o\);

\RSource2[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersB|F[4]~323_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => \RSource2[4]~output_o\);

\RSource2[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersB|F[3]~330_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => \RSource2[3]~output_o\);

\RSource2[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersB|F[2]~337_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => \RSource2[2]~output_o\);

\RSource2[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersB|F[1]~344_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => \RSource2[1]~output_o\);

\RSource2[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersB|F[0]~351_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => \RSource2[0]~output_o\);

\Pc_Ld~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9~0_combout\,
	devoe => ww_devoe,
	o => \Pc_Ld~output_o\);

\PC_Ld_En~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|PC_Ld_En~q\,
	devoe => ww_devoe,
	o => \PC_Ld_En~output_o\);

\instruction[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IR|dataout\(31),
	devoe => ww_devoe,
	o => \instruction[31]~output_o\);

\instruction[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IR|dataout\(30),
	devoe => ww_devoe,
	o => \instruction[30]~output_o\);

\instruction[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IR|dataout\(29),
	devoe => ww_devoe,
	o => \instruction[29]~output_o\);

\instruction[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IR|dataout\(28),
	devoe => ww_devoe,
	o => \instruction[28]~output_o\);

\instruction[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IR|dataout\(27),
	devoe => ww_devoe,
	o => \instruction[27]~output_o\);

\instruction[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IR|dataout\(26),
	devoe => ww_devoe,
	o => \instruction[26]~output_o\);

\instruction[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IR|dataout\(25),
	devoe => ww_devoe,
	o => \instruction[25]~output_o\);

\instruction[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IR|dataout\(24),
	devoe => ww_devoe,
	o => \instruction[24]~output_o\);

\instruction[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IR|dataout\(23),
	devoe => ww_devoe,
	o => \instruction[23]~output_o\);

\instruction[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IR|dataout\(22),
	devoe => ww_devoe,
	o => \instruction[22]~output_o\);

\instruction[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IR|dataout\(21),
	devoe => ww_devoe,
	o => \instruction[21]~output_o\);

\instruction[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IR|dataout\(20),
	devoe => ww_devoe,
	o => \instruction[20]~output_o\);

\instruction[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IR|dataout\(19),
	devoe => ww_devoe,
	o => \instruction[19]~output_o\);

\instruction[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IR|dataout\(18),
	devoe => ww_devoe,
	o => \instruction[18]~output_o\);

\instruction[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IR|dataout\(17),
	devoe => ww_devoe,
	o => \instruction[17]~output_o\);

\instruction[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IR|dataout\(16),
	devoe => ww_devoe,
	o => \instruction[16]~output_o\);

\instruction[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IR|dataout\(15),
	devoe => ww_devoe,
	o => \instruction[15]~output_o\);

\instruction[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IR|dataout\(14),
	devoe => ww_devoe,
	o => \instruction[14]~output_o\);

\instruction[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IR|dataout\(13),
	devoe => ww_devoe,
	o => \instruction[13]~output_o\);

\instruction[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IR|dataout\(12),
	devoe => ww_devoe,
	o => \instruction[12]~output_o\);

\instruction[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IR|dataout\(11),
	devoe => ww_devoe,
	o => \instruction[11]~output_o\);

\instruction[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IR|dataout\(10),
	devoe => ww_devoe,
	o => \instruction[10]~output_o\);

\instruction[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IR|dataout\(9),
	devoe => ww_devoe,
	o => \instruction[9]~output_o\);

\instruction[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IR|dataout\(8),
	devoe => ww_devoe,
	o => \instruction[8]~output_o\);

\instruction[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IR|dataout\(7),
	devoe => ww_devoe,
	o => \instruction[7]~output_o\);

\instruction[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IR|dataout\(6),
	devoe => ww_devoe,
	o => \instruction[6]~output_o\);

\instruction[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IR|dataout\(5),
	devoe => ww_devoe,
	o => \instruction[5]~output_o\);

\instruction[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IR|dataout\(4),
	devoe => ww_devoe,
	o => \instruction[4]~output_o\);

\instruction[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IR|dataout\(3),
	devoe => ww_devoe,
	o => \instruction[3]~output_o\);

\instruction[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IR|dataout\(2),
	devoe => ww_devoe,
	o => \instruction[2]~output_o\);

\instruction[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IR|dataout\(1),
	devoe => ww_devoe,
	o => \instruction[1]~output_o\);

\instruction[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IR|dataout\(0),
	devoe => ww_devoe,
	o => \instruction[0]~output_o\);

\IR_Ld~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|IR_Ld~q\,
	devoe => ww_devoe,
	o => \IR_Ld~output_o\);

\Pc_Inc~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|IR_Ld~q\,
	devoe => ww_devoe,
	o => \Pc_Inc~output_o\);

\Stat_Wr~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|ALU_2_DBus~q\,
	devoe => ww_devoe,
	o => \Stat_Wr~output_o\);

\Reg_Wr~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|Reg_Wr~q\,
	devoe => ww_devoe,
	o => \Reg_Wr~output_o\);

\ALU_2_DBus~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|ALU_2_DBus~q\,
	devoe => ww_devoe,
	o => \ALU_2_DBus~output_o\);

\DM_Wr~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|DM_Wr~q\,
	devoe => ww_devoe,
	o => \DM_Wr~output_o\);

\DM_Rd~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|DM_Rd~q\,
	devoe => ww_devoe,
	o => \DM_Rd~output_o\);

\DM_2_DBus~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|DM_Rd~q\,
	devoe => ww_devoe,
	o => \DM_2_DBus~output_o\);

\IO_2_Reg~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|IO_2_Reg~q\,
	devoe => ww_devoe,
	o => \IO_2_Reg~output_o\);

\Reg_2_IO~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|Reg_2_IO~q\,
	devoe => ww_devoe,
	o => \Reg_2_IO~output_o\);

\IM_address[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|DATA_OUT\(31),
	devoe => ww_devoe,
	o => \IM_address[31]~output_o\);

\IM_address[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|DATA_OUT\(30),
	devoe => ww_devoe,
	o => \IM_address[30]~output_o\);

\IM_address[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|DATA_OUT\(29),
	devoe => ww_devoe,
	o => \IM_address[29]~output_o\);

\IM_address[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|DATA_OUT\(28),
	devoe => ww_devoe,
	o => \IM_address[28]~output_o\);

\IM_address[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|DATA_OUT\(27),
	devoe => ww_devoe,
	o => \IM_address[27]~output_o\);

\IM_address[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|DATA_OUT\(26),
	devoe => ww_devoe,
	o => \IM_address[26]~output_o\);

\IM_address[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|DATA_OUT\(25),
	devoe => ww_devoe,
	o => \IM_address[25]~output_o\);

\IM_address[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|DATA_OUT\(24),
	devoe => ww_devoe,
	o => \IM_address[24]~output_o\);

\IM_address[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|DATA_OUT\(23),
	devoe => ww_devoe,
	o => \IM_address[23]~output_o\);

\IM_address[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|DATA_OUT\(22),
	devoe => ww_devoe,
	o => \IM_address[22]~output_o\);

\IM_address[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|DATA_OUT\(21),
	devoe => ww_devoe,
	o => \IM_address[21]~output_o\);

\IM_address[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|DATA_OUT\(20),
	devoe => ww_devoe,
	o => \IM_address[20]~output_o\);

\IM_address[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|DATA_OUT\(19),
	devoe => ww_devoe,
	o => \IM_address[19]~output_o\);

\IM_address[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|DATA_OUT\(18),
	devoe => ww_devoe,
	o => \IM_address[18]~output_o\);

\IM_address[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|DATA_OUT\(17),
	devoe => ww_devoe,
	o => \IM_address[17]~output_o\);

\IM_address[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|DATA_OUT\(16),
	devoe => ww_devoe,
	o => \IM_address[16]~output_o\);

\IM_address[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|DATA_OUT\(15),
	devoe => ww_devoe,
	o => \IM_address[15]~output_o\);

\IM_address[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|DATA_OUT\(14),
	devoe => ww_devoe,
	o => \IM_address[14]~output_o\);

\IM_address[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|DATA_OUT\(13),
	devoe => ww_devoe,
	o => \IM_address[13]~output_o\);

\IM_address[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|DATA_OUT\(12),
	devoe => ww_devoe,
	o => \IM_address[12]~output_o\);

\IM_address[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|DATA_OUT\(11),
	devoe => ww_devoe,
	o => \IM_address[11]~output_o\);

\IM_address[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|DATA_OUT\(10),
	devoe => ww_devoe,
	o => \IM_address[10]~output_o\);

\IM_address[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|DATA_OUT\(9),
	devoe => ww_devoe,
	o => \IM_address[9]~output_o\);

\IM_address[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|DATA_OUT\(8),
	devoe => ww_devoe,
	o => \IM_address[8]~output_o\);

\IM_address[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|DATA_OUT\(7),
	devoe => ww_devoe,
	o => \IM_address[7]~output_o\);

\IM_address[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|DATA_OUT\(6),
	devoe => ww_devoe,
	o => \IM_address[6]~output_o\);

\IM_address[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|DATA_OUT\(5),
	devoe => ww_devoe,
	o => \IM_address[5]~output_o\);

\IM_address[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|DATA_OUT\(4),
	devoe => ww_devoe,
	o => \IM_address[4]~output_o\);

\IM_address[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|DATA_OUT\(3),
	devoe => ww_devoe,
	o => \IM_address[3]~output_o\);

\IM_address[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|DATA_OUT\(2),
	devoe => ww_devoe,
	o => \IM_address[2]~output_o\);

\IM_address[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|DATA_OUT\(1),
	devoe => ww_devoe,
	o => \IM_address[1]~output_o\);

\IM_address[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|DATA_OUT\(0),
	devoe => ww_devoe,
	o => \IM_address[0]~output_o\);

\IM_instruction_out[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \I-Memory|ram_rtl_0|auto_generated|ram_block1a31~portadataout\,
	devoe => ww_devoe,
	o => \IM_instruction_out[31]~output_o\);

\IM_instruction_out[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \I-Memory|ram_rtl_0|auto_generated|ram_block1a30~portadataout\,
	devoe => ww_devoe,
	o => \IM_instruction_out[30]~output_o\);

\IM_instruction_out[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \I-Memory|ram_rtl_0|auto_generated|ram_block1a29~portadataout\,
	devoe => ww_devoe,
	o => \IM_instruction_out[29]~output_o\);

\IM_instruction_out[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \I-Memory|ram_rtl_0|auto_generated|ram_block1a28~portadataout\,
	devoe => ww_devoe,
	o => \IM_instruction_out[28]~output_o\);

\IM_instruction_out[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \I-Memory|ram_rtl_0|auto_generated|ram_block1a27~portadataout\,
	devoe => ww_devoe,
	o => \IM_instruction_out[27]~output_o\);

\IM_instruction_out[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \I-Memory|ram_rtl_0|auto_generated|ram_block1a26~portadataout\,
	devoe => ww_devoe,
	o => \IM_instruction_out[26]~output_o\);

\IM_instruction_out[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \I-Memory|ram_rtl_0|auto_generated|ram_block1a25~portadataout\,
	devoe => ww_devoe,
	o => \IM_instruction_out[25]~output_o\);

\IM_instruction_out[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \I-Memory|ram_rtl_0|auto_generated|ram_block1a24~portadataout\,
	devoe => ww_devoe,
	o => \IM_instruction_out[24]~output_o\);

\IM_instruction_out[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \I-Memory|ram_rtl_0|auto_generated|ram_block1a23~portadataout\,
	devoe => ww_devoe,
	o => \IM_instruction_out[23]~output_o\);

\IM_instruction_out[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \I-Memory|ram_rtl_0|auto_generated|ram_block1a22~portadataout\,
	devoe => ww_devoe,
	o => \IM_instruction_out[22]~output_o\);

\IM_instruction_out[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \I-Memory|ram_rtl_0|auto_generated|ram_block1a21~portadataout\,
	devoe => ww_devoe,
	o => \IM_instruction_out[21]~output_o\);

\IM_instruction_out[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \I-Memory|ram_rtl_0|auto_generated|ram_block1a20~portadataout\,
	devoe => ww_devoe,
	o => \IM_instruction_out[20]~output_o\);

\IM_instruction_out[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \I-Memory|ram_rtl_0|auto_generated|ram_block1a19~portadataout\,
	devoe => ww_devoe,
	o => \IM_instruction_out[19]~output_o\);

\IM_instruction_out[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \I-Memory|ram_rtl_0|auto_generated|ram_block1a18~portadataout\,
	devoe => ww_devoe,
	o => \IM_instruction_out[18]~output_o\);

\IM_instruction_out[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \I-Memory|ram_rtl_0|auto_generated|ram_block1a17~portadataout\,
	devoe => ww_devoe,
	o => \IM_instruction_out[17]~output_o\);

\IM_instruction_out[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \I-Memory|ram_rtl_0|auto_generated|ram_block1a16~portadataout\,
	devoe => ww_devoe,
	o => \IM_instruction_out[16]~output_o\);

\IM_instruction_out[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \I-Memory|ram_rtl_0|auto_generated|ram_block1a15~portadataout\,
	devoe => ww_devoe,
	o => \IM_instruction_out[15]~output_o\);

\IM_instruction_out[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \I-Memory|ram_rtl_0|auto_generated|ram_block1a14~portadataout\,
	devoe => ww_devoe,
	o => \IM_instruction_out[14]~output_o\);

\IM_instruction_out[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \I-Memory|ram_rtl_0|auto_generated|ram_block1a13~portadataout\,
	devoe => ww_devoe,
	o => \IM_instruction_out[13]~output_o\);

\IM_instruction_out[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \I-Memory|ram_rtl_0|auto_generated|ram_block1a12~portadataout\,
	devoe => ww_devoe,
	o => \IM_instruction_out[12]~output_o\);

\IM_instruction_out[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \I-Memory|ram_rtl_0|auto_generated|ram_block1a11~portadataout\,
	devoe => ww_devoe,
	o => \IM_instruction_out[11]~output_o\);

\IM_instruction_out[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \I-Memory|ram_rtl_0|auto_generated|ram_block1a10~portadataout\,
	devoe => ww_devoe,
	o => \IM_instruction_out[10]~output_o\);

\IM_instruction_out[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \I-Memory|ram_rtl_0|auto_generated|ram_block1a9~portadataout\,
	devoe => ww_devoe,
	o => \IM_instruction_out[9]~output_o\);

\IM_instruction_out[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \I-Memory|ram_rtl_0|auto_generated|ram_block1a8~portadataout\,
	devoe => ww_devoe,
	o => \IM_instruction_out[8]~output_o\);

\IM_instruction_out[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \I-Memory|ram_rtl_0|auto_generated|ram_block1a7~portadataout\,
	devoe => ww_devoe,
	o => \IM_instruction_out[7]~output_o\);

\IM_instruction_out[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \I-Memory|ram_rtl_0|auto_generated|ram_block1a6~portadataout\,
	devoe => ww_devoe,
	o => \IM_instruction_out[6]~output_o\);

\IM_instruction_out[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \I-Memory|ram_rtl_0|auto_generated|ram_block1a5~portadataout\,
	devoe => ww_devoe,
	o => \IM_instruction_out[5]~output_o\);

\IM_instruction_out[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \I-Memory|ram_rtl_0|auto_generated|ram_block1a4~portadataout\,
	devoe => ww_devoe,
	o => \IM_instruction_out[4]~output_o\);

\IM_instruction_out[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \I-Memory|ram_rtl_0|auto_generated|ram_block1a3~portadataout\,
	devoe => ww_devoe,
	o => \IM_instruction_out[3]~output_o\);

\IM_instruction_out[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \I-Memory|ram_rtl_0|auto_generated|ram_block1a2~portadataout\,
	devoe => ww_devoe,
	o => \IM_instruction_out[2]~output_o\);

\IM_instruction_out[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \I-Memory|ram_rtl_0|auto_generated|ram_block1a1~portadataout\,
	devoe => ww_devoe,
	o => \IM_instruction_out[1]~output_o\);

\IM_instruction_out[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \I-Memory|ram_rtl_0|auto_generated|ram_block1a0~portadataout\,
	devoe => ww_devoe,
	o => \IM_instruction_out[0]~output_o\);

\stat_CVNZ[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Status|dataout\(3),
	devoe => ww_devoe,
	o => \stat_CVNZ[3]~output_o\);

\stat_CVNZ[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Status|dataout\(2),
	devoe => ww_devoe,
	o => \stat_CVNZ[2]~output_o\);

\stat_CVNZ[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Status|dataout\(1),
	devoe => ww_devoe,
	o => \stat_CVNZ[1]~output_o\);

\stat_CVNZ[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Status|dataout\(0),
	devoe => ww_devoe,
	o => \stat_CVNZ[0]~output_o\);

\clock~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clock,
	o => \clock~input_o\);

\inst13|Add0~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Add0~125_sumout\ = SUM(( \inst13|DATA_OUT\(0) ) + ( \UC|IR_Ld~q\ ) + ( !VCC ))
-- \inst13|Add0~126\ = CARRY(( \inst13|DATA_OUT\(0) ) + ( \UC|IR_Ld~q\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst13|ALT_INV_DATA_OUT\(0),
	dataf => \UC|ALT_INV_IR_Ld~q\,
	cin => GND,
	sumout => \inst13|Add0~125_sumout\,
	cout => \inst13|Add0~126\);

\inst13|Add0~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Add0~121_sumout\ = SUM(( \inst13|DATA_OUT\(1) ) + ( GND ) + ( \inst13|Add0~126\ ))
-- \inst13|Add0~122\ = CARRY(( \inst13|DATA_OUT\(1) ) + ( GND ) + ( \inst13|Add0~126\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst13|ALT_INV_DATA_OUT\(1),
	cin => \inst13|Add0~126\,
	sumout => \inst13|Add0~121_sumout\,
	cout => \inst13|Add0~122\);

\inst13|Add0~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Add0~117_sumout\ = SUM(( \inst13|DATA_OUT\(2) ) + ( GND ) + ( \inst13|Add0~122\ ))
-- \inst13|Add0~118\ = CARRY(( \inst13|DATA_OUT\(2) ) + ( GND ) + ( \inst13|Add0~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst13|ALT_INV_DATA_OUT\(2),
	cin => \inst13|Add0~122\,
	sumout => \inst13|Add0~117_sumout\,
	cout => \inst13|Add0~118\);

\inst13|Add0~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Add0~113_sumout\ = SUM(( \inst13|DATA_OUT\(3) ) + ( GND ) + ( \inst13|Add0~118\ ))
-- \inst13|Add0~114\ = CARRY(( \inst13|DATA_OUT\(3) ) + ( GND ) + ( \inst13|Add0~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst13|ALT_INV_DATA_OUT\(3),
	cin => \inst13|Add0~118\,
	sumout => \inst13|Add0~113_sumout\,
	cout => \inst13|Add0~114\);

\inst13|Add0~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Add0~109_sumout\ = SUM(( \inst13|DATA_OUT\(4) ) + ( GND ) + ( \inst13|Add0~114\ ))
-- \inst13|Add0~110\ = CARRY(( \inst13|DATA_OUT\(4) ) + ( GND ) + ( \inst13|Add0~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst13|ALT_INV_DATA_OUT\(4),
	cin => \inst13|Add0~114\,
	sumout => \inst13|Add0~109_sumout\,
	cout => \inst13|Add0~110\);

\inst13|Add0~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Add0~105_sumout\ = SUM(( \inst13|DATA_OUT\(5) ) + ( GND ) + ( \inst13|Add0~110\ ))
-- \inst13|Add0~106\ = CARRY(( \inst13|DATA_OUT\(5) ) + ( GND ) + ( \inst13|Add0~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst13|ALT_INV_DATA_OUT\(5),
	cin => \inst13|Add0~110\,
	sumout => \inst13|Add0~105_sumout\,
	cout => \inst13|Add0~106\);

\inst13|Add0~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Add0~101_sumout\ = SUM(( \inst13|DATA_OUT\(6) ) + ( GND ) + ( \inst13|Add0~106\ ))
-- \inst13|Add0~102\ = CARRY(( \inst13|DATA_OUT\(6) ) + ( GND ) + ( \inst13|Add0~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst13|ALT_INV_DATA_OUT\(6),
	cin => \inst13|Add0~106\,
	sumout => \inst13|Add0~101_sumout\,
	cout => \inst13|Add0~102\);

\inst13|Add0~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Add0~97_sumout\ = SUM(( \inst13|DATA_OUT\(7) ) + ( GND ) + ( \inst13|Add0~102\ ))
-- \inst13|Add0~98\ = CARRY(( \inst13|DATA_OUT\(7) ) + ( GND ) + ( \inst13|Add0~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst13|ALT_INV_DATA_OUT\(7),
	cin => \inst13|Add0~102\,
	sumout => \inst13|Add0~97_sumout\,
	cout => \inst13|Add0~98\);

\inst13|Add0~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Add0~93_sumout\ = SUM(( \inst13|DATA_OUT\(8) ) + ( GND ) + ( \inst13|Add0~98\ ))
-- \inst13|Add0~94\ = CARRY(( \inst13|DATA_OUT\(8) ) + ( GND ) + ( \inst13|Add0~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst13|ALT_INV_DATA_OUT\(8),
	cin => \inst13|Add0~98\,
	sumout => \inst13|Add0~93_sumout\,
	cout => \inst13|Add0~94\);

\inst13|Add0~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Add0~89_sumout\ = SUM(( \inst13|DATA_OUT\(9) ) + ( GND ) + ( \inst13|Add0~94\ ))
-- \inst13|Add0~90\ = CARRY(( \inst13|DATA_OUT\(9) ) + ( GND ) + ( \inst13|Add0~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst13|ALT_INV_DATA_OUT\(9),
	cin => \inst13|Add0~94\,
	sumout => \inst13|Add0~89_sumout\,
	cout => \inst13|Add0~90\);

\I-Memory|ram_rtl_0|auto_generated|ram_block1a9\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "fibonacci_halt.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memory:I-Memory|altsyncram:ram_rtl_0|altsyncram_5gb1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 10,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clock~input_o\,
	portaaddr => \I-Memory|ram_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \I-Memory|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

\reset~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reset,
	o => \reset~input_o\);

\IR|dataout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \I-Memory|ram_rtl_0|auto_generated|ram_block1a9~portadataout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \UC|IR_Ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR|dataout\(9));

\I-Memory|ram_rtl_0|auto_generated|ram_block1a29\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003E7EEEFF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "fibonacci_halt.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memory:I-Memory|altsyncram:ram_rtl_0|altsyncram_5gb1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 10,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clock~input_o\,
	portaaddr => \I-Memory|ram_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \I-Memory|ram_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus\);

\IR|dataout[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \I-Memory|ram_rtl_0|auto_generated|ram_block1a29~portadataout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \UC|IR_Ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR|dataout\(29));

\UC|Selector1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \UC|Selector1~0_combout\ = ( \UC|current_state.EX~q\ & ( ((!\IR|dataout\(31) & (\IR|dataout\(30) & \IR|dataout\(29)))) # (\UC|IR_Ld~q\) ) ) # ( !\UC|current_state.EX~q\ & ( \UC|IR_Ld~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000101111111100000000111111110000001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(31),
	datab => \IR|ALT_INV_dataout\(30),
	datac => \IR|ALT_INV_dataout\(29),
	datad => \UC|ALT_INV_IR_Ld~q\,
	datae => \UC|ALT_INV_current_state.EX~q\,
	combout => \UC|Selector1~0_combout\);

\UC|current_state.EX\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \UC|Selector1~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UC|current_state.EX~q\);

\UC|PC_Ld_En~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \UC|PC_Ld_En~0_combout\ = (\IR|dataout\(31) & (\IR|dataout\(30) & (\IR|dataout\(29) & \UC|current_state.EX~q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(31),
	datab => \IR|ALT_INV_dataout\(30),
	datac => \IR|ALT_INV_dataout\(29),
	datad => \UC|ALT_INV_current_state.EX~q\,
	combout => \UC|PC_Ld_En~0_combout\);

\UC|PC_Ld_En\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \UC|PC_Ld_En~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UC|PC_Ld_En~q\);

\I-Memory|ram_rtl_0|auto_generated|ram_block1a28\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000028A1111F",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "fibonacci_halt.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memory:I-Memory|altsyncram:ram_rtl_0|altsyncram_5gb1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 10,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clock~input_o\,
	portaaddr => \I-Memory|ram_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \I-Memory|ram_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus\);

\IR|dataout[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \I-Memory|ram_rtl_0|auto_generated|ram_block1a28~portadataout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \UC|IR_Ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR|dataout\(28));

\I-Memory|ram_rtl_0|auto_generated|ram_block1a26\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002CC91900",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "fibonacci_halt.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memory:I-Memory|altsyncram:ram_rtl_0|altsyncram_5gb1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 10,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clock~input_o\,
	portaaddr => \I-Memory|ram_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \I-Memory|ram_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus\);

\IR|dataout[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \I-Memory|ram_rtl_0|auto_generated|ram_block1a26~portadataout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \UC|IR_Ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR|dataout\(26));

\I-Memory|ram_rtl_0|auto_generated|ram_block1a27\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020811100",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "fibonacci_halt.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memory:I-Memory|altsyncram:ram_rtl_0|altsyncram_5gb1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 10,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clock~input_o\,
	portaaddr => \I-Memory|ram_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \I-Memory|ram_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus\);

\IR|dataout[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \I-Memory|ram_rtl_0|auto_generated|ram_block1a27~portadataout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \UC|IR_Ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR|dataout\(27));

\I-Memory|ram_rtl_0|auto_generated|ram_block1a15\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000064D4C1E",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "fibonacci_halt.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memory:I-Memory|altsyncram:ram_rtl_0|altsyncram_5gb1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 10,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clock~input_o\,
	portaaddr => \I-Memory|ram_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \I-Memory|ram_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus\);

\IR|dataout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \I-Memory|ram_rtl_0|auto_generated|ram_block1a15~portadataout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \UC|IR_Ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR|dataout\(15));

\selector|Mux31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \selector|Mux31~0_combout\ = ( !\IR|dataout\(30) & ( \IR|dataout\(29) & ( (\IR|dataout\(28) & (!\IR|dataout\(26) & (!\IR|dataout\(27) & !\IR|dataout\(31)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(28),
	datab => \IR|ALT_INV_dataout\(26),
	datac => \IR|ALT_INV_dataout\(27),
	datad => \IR|ALT_INV_dataout\(31),
	datae => \IR|ALT_INV_dataout\(30),
	dataf => \IR|ALT_INV_dataout\(29),
	combout => \selector|Mux31~0_combout\);

\I-Memory|ram_rtl_0|auto_generated|ram_block1a14\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006484C1E",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "fibonacci_halt.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memory:I-Memory|altsyncram:ram_rtl_0|altsyncram_5gb1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 10,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clock~input_o\,
	portaaddr => \I-Memory|ram_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \I-Memory|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

\IR|dataout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \I-Memory|ram_rtl_0|auto_generated|ram_block1a14~portadataout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \UC|IR_Ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR|dataout\(14));

\I-Memory|ram_rtl_0|auto_generated|ram_block1a13\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000064D4C1E",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "fibonacci_halt.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memory:I-Memory|altsyncram:ram_rtl_0|altsyncram_5gb1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 10,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clock~input_o\,
	portaaddr => \I-Memory|ram_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \I-Memory|ram_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus\);

\IR|dataout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \I-Memory|ram_rtl_0|auto_generated|ram_block1a13~portadataout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \UC|IR_Ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR|dataout\(13));

\I-Memory|ram_rtl_0|auto_generated|ram_block1a12\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000064ADDBE",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "fibonacci_halt.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memory:I-Memory|altsyncram:ram_rtl_0|altsyncram_5gb1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 10,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clock~input_o\,
	portaaddr => \I-Memory|ram_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \I-Memory|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

\IR|dataout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \I-Memory|ram_rtl_0|auto_generated|ram_block1a12~portadataout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \UC|IR_Ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR|dataout\(12));

\I-Memory|ram_rtl_0|auto_generated|ram_block1a11\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000042107E",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "fibonacci_halt.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memory:I-Memory|altsyncram:ram_rtl_0|altsyncram_5gb1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 10,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clock~input_o\,
	portaaddr => \I-Memory|ram_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \I-Memory|ram_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus\);

\IR|dataout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \I-Memory|ram_rtl_0|auto_generated|ram_block1a11~portadataout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \UC|IR_Ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR|dataout\(11));

\inst4|dec_rdB|Mux31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdB|Mux31~0_combout\ = ( \IR|dataout\(11) & ( (\IR|dataout\(15) & (\IR|dataout\(14) & (\IR|dataout\(13) & \IR|dataout\(12)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	combout => \inst4|dec_rdB|Mux31~0_combout\);

\UC|DM_Rd~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \UC|DM_Rd~0_combout\ = (!\IR|dataout\(31) & (!\IR|dataout\(30) & (!\IR|dataout\(29) & \UC|current_state.EX~q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000001000000000000000100000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(31),
	datab => \IR|ALT_INV_dataout\(30),
	datac => \IR|ALT_INV_dataout\(29),
	datad => \UC|ALT_INV_current_state.EX~q\,
	combout => \UC|DM_Rd~0_combout\);

\UC|DM_Rd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \UC|DM_Rd~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UC|DM_Rd~q\);

\UC|IO_2_Reg~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \UC|IO_2_Reg~0_combout\ = (\IR|dataout\(31) & (!\IR|dataout\(30) & (!\IR|dataout\(29) & \UC|current_state.EX~q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000000000000100000000000000010000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(31),
	datab => \IR|ALT_INV_dataout\(30),
	datac => \IR|ALT_INV_dataout\(29),
	datad => \UC|ALT_INV_current_state.EX~q\,
	combout => \UC|IO_2_Reg~0_combout\);

\UC|IO_2_Reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \UC|IO_2_Reg~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UC|IO_2_Reg~q\);

\IO_IN[29]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IO_IN(29),
	o => \IO_IN[29]~input_o\);

\UC|DM_Wr~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \UC|DM_Wr~0_combout\ = (!\IR|dataout\(31) & (\IR|dataout\(30) & (!\IR|dataout\(29) & \UC|current_state.EX~q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000000010000000000000001000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(31),
	datab => \IR|ALT_INV_dataout\(30),
	datac => \IR|ALT_INV_dataout\(29),
	datad => \UC|ALT_INV_current_state.EX~q\,
	combout => \UC|DM_Wr~0_combout\);

\UC|DM_Wr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \UC|DM_Wr~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UC|DM_Wr~q\);

\I-Memory|ram_rtl_0|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000004",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "fibonacci_halt.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memory:I-Memory|altsyncram:ram_rtl_0|altsyncram_5gb1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 10,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clock~input_o\,
	portaaddr => \I-Memory|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \I-Memory|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

\IR|dataout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \I-Memory|ram_rtl_0|auto_generated|ram_block1a0~portadataout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \UC|IR_Ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR|dataout\(0));

\inst4|g2:31:buffersB|F[0]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:31:buffersB|F[0]~24_combout\ = (\inst4|dec_rdB|Mux31~0_combout\ & !\inst4|g1:31:regs|dataout\(0))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~0_combout\,
	datab => \inst4|g1:31:regs|ALT_INV_dataout\(0),
	combout => \inst4|g2:31:buffersB|F[0]~24_combout\);

\I-Memory|ram_rtl_0|auto_generated|ram_block1a25\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000048080F0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "fibonacci_halt.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memory:I-Memory|altsyncram:ram_rtl_0|altsyncram_5gb1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 10,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clock~input_o\,
	portaaddr => \I-Memory|ram_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \I-Memory|ram_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus\);

\IR|dataout[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \I-Memory|ram_rtl_0|auto_generated|ram_block1a25~portadataout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \UC|IR_Ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR|dataout\(25));

\I-Memory|ram_rtl_0|auto_generated|ram_block1a24\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000060",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "fibonacci_halt.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memory:I-Memory|altsyncram:ram_rtl_0|altsyncram_5gb1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 10,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clock~input_o\,
	portaaddr => \I-Memory|ram_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \I-Memory|ram_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

\IR|dataout[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \I-Memory|ram_rtl_0|auto_generated|ram_block1a24~portadataout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \UC|IR_Ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR|dataout\(24));

\I-Memory|ram_rtl_0|auto_generated|ram_block1a23\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006C0C4F1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "fibonacci_halt.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memory:I-Memory|altsyncram:ram_rtl_0|altsyncram_5gb1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 10,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clock~input_o\,
	portaaddr => \I-Memory|ram_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \I-Memory|ram_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus\);

\IR|dataout[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \I-Memory|ram_rtl_0|auto_generated|ram_block1a23~portadataout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \UC|IR_Ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR|dataout\(23));

\I-Memory|ram_rtl_0|auto_generated|ram_block1a22\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004060066",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "fibonacci_halt.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memory:I-Memory|altsyncram:ram_rtl_0|altsyncram_5gb1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 10,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clock~input_o\,
	portaaddr => \I-Memory|ram_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \I-Memory|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus\);

\IR|dataout[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \I-Memory|ram_rtl_0|auto_generated|ram_block1a22~portadataout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \UC|IR_Ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR|dataout\(22));

\I-Memory|ram_rtl_0|auto_generated|ram_block1a21\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040C084C",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "fibonacci_halt.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memory:I-Memory|altsyncram:ram_rtl_0|altsyncram_5gb1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 10,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clock~input_o\,
	portaaddr => \I-Memory|ram_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \I-Memory|ram_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus\);

\IR|dataout[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \I-Memory|ram_rtl_0|auto_generated|ram_block1a21~portadataout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \UC|IR_Ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR|dataout\(21));

\UC|Reg_Wr~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \UC|Reg_Wr~0_combout\ = (!\IR|dataout\(30) & (\UC|current_state.EX~q\ & ((!\IR|dataout\(31)) # (!\IR|dataout\(29)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001000000000001100100000000000110010000000000011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(31),
	datab => \IR|ALT_INV_dataout\(30),
	datac => \IR|ALT_INV_dataout\(29),
	datad => \UC|ALT_INV_current_state.EX~q\,
	combout => \UC|Reg_Wr~0_combout\);

\UC|Reg_Wr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \UC|Reg_Wr~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UC|Reg_Wr~q\);

\inst4|dec_wr|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_wr|Mux1~0_combout\ = ( !\IR|dataout\(21) & ( \UC|Reg_Wr~q\ & ( (\IR|dataout\(25) & (\IR|dataout\(24) & (\IR|dataout\(23) & \IR|dataout\(22)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(25),
	datab => \IR|ALT_INV_dataout\(24),
	datac => \IR|ALT_INV_dataout\(23),
	datad => \IR|ALT_INV_dataout\(22),
	datae => \IR|ALT_INV_dataout\(21),
	dataf => \UC|ALT_INV_Reg_Wr~q\,
	combout => \inst4|dec_wr|Mux1~0_combout\);

\inst4|g1:30:regs|dataout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[0]~64_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:30:regs|dataout\(0));

\inst4|g2:30:buffersB|F[0]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:30:buffersB|F[0]~14_combout\ = ( !\IR|dataout\(11) & ( !\inst4|g1:30:regs|dataout\(0) & ( (\IR|dataout\(15) & (\IR|dataout\(14) & (\IR|dataout\(13) & \IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:30:regs|ALT_INV_dataout\(0),
	combout => \inst4|g2:30:buffersB|F[0]~14_combout\);

\inst4|dec_wr|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_wr|Mux2~0_combout\ = ( \IR|dataout\(21) & ( \UC|Reg_Wr~q\ & ( (\IR|dataout\(25) & (\IR|dataout\(24) & (\IR|dataout\(23) & !\IR|dataout\(22)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(25),
	datab => \IR|ALT_INV_dataout\(24),
	datac => \IR|ALT_INV_dataout\(23),
	datad => \IR|ALT_INV_dataout\(22),
	datae => \IR|ALT_INV_dataout\(21),
	dataf => \UC|ALT_INV_Reg_Wr~q\,
	combout => \inst4|dec_wr|Mux2~0_combout\);

\inst4|g1:29:regs|dataout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[0]~64_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:29:regs|dataout\(0));

\inst4|g2:29:buffersB|F[0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:29:buffersB|F[0]~4_combout\ = ( \IR|dataout\(11) & ( !\inst4|g1:29:regs|dataout\(0) & ( (\IR|dataout\(15) & (\IR|dataout\(14) & (\IR|dataout\(13) & !\IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:29:regs|ALT_INV_dataout\(0),
	combout => \inst4|g2:29:buffersB|F[0]~4_combout\);

\inst4|dec_wr|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_wr|Mux4~0_combout\ = ( \IR|dataout\(21) & ( \UC|Reg_Wr~q\ & ( (\IR|dataout\(25) & (\IR|dataout\(24) & (!\IR|dataout\(23) & \IR|dataout\(22)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(25),
	datab => \IR|ALT_INV_dataout\(24),
	datac => \IR|ALT_INV_dataout\(23),
	datad => \IR|ALT_INV_dataout\(22),
	datae => \IR|ALT_INV_dataout\(21),
	dataf => \UC|ALT_INV_Reg_Wr~q\,
	combout => \inst4|dec_wr|Mux4~0_combout\);

\inst4|g1:27:regs|dataout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[0]~64_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:27:regs|dataout\(0));

\inst4|g2:27:buffersB|F[0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:27:buffersB|F[0]~4_combout\ = ( \IR|dataout\(11) & ( !\inst4|g1:27:regs|dataout\(0) & ( (\IR|dataout\(15) & (\IR|dataout\(14) & (!\IR|dataout\(13) & \IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:27:regs|ALT_INV_dataout\(0),
	combout => \inst4|g2:27:buffersB|F[0]~4_combout\);

\inst4|dec_wr|Mux16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_wr|Mux16~0_combout\ = ( \IR|dataout\(21) & ( \UC|Reg_Wr~q\ & ( (!\IR|dataout\(25) & (\IR|dataout\(24) & (\IR|dataout\(23) & \IR|dataout\(22)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(25),
	datab => \IR|ALT_INV_dataout\(24),
	datac => \IR|ALT_INV_dataout\(23),
	datad => \IR|ALT_INV_dataout\(22),
	datae => \IR|ALT_INV_dataout\(21),
	dataf => \UC|ALT_INV_Reg_Wr~q\,
	combout => \inst4|dec_wr|Mux16~0_combout\);

\inst4|g1:15:regs|dataout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[0]~64_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:15:regs|dataout\(0));

\inst4|g2:15:buffersB|F[0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:15:buffersB|F[0]~4_combout\ = ( \IR|dataout\(11) & ( !\inst4|g1:15:regs|dataout\(0) & ( (!\IR|dataout\(15) & (\IR|dataout\(14) & (\IR|dataout\(13) & \IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:15:regs|ALT_INV_dataout\(0),
	combout => \inst4|g2:15:buffersB|F[0]~4_combout\);

\inst4|dec_wr|Mux21~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_wr|Mux21~0_combout\ = ( !\IR|dataout\(21) & ( \UC|Reg_Wr~q\ & ( (!\IR|dataout\(25) & (\IR|dataout\(24) & (!\IR|dataout\(23) & \IR|dataout\(22)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(25),
	datab => \IR|ALT_INV_dataout\(24),
	datac => \IR|ALT_INV_dataout\(23),
	datad => \IR|ALT_INV_dataout\(22),
	datae => \IR|ALT_INV_dataout\(21),
	dataf => \UC|ALT_INV_Reg_Wr~q\,
	combout => \inst4|dec_wr|Mux21~0_combout\);

\inst4|g1:10:regs|dataout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[0]~64_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:10:regs|dataout\(0));

\inst4|g2:10:buffersB|F[0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:10:buffersB|F[0]~4_combout\ = ( !\IR|dataout\(11) & ( !\inst4|g1:10:regs|dataout\(0) & ( (!\IR|dataout\(15) & (\IR|dataout\(14) & (!\IR|dataout\(13) & \IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:10:regs|ALT_INV_dataout\(0),
	combout => \inst4|g2:10:buffersB|F[0]~4_combout\);

\inst4|dec_wr|Mux17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_wr|Mux17~0_combout\ = ( !\IR|dataout\(21) & ( \UC|Reg_Wr~q\ & ( (!\IR|dataout\(25) & (\IR|dataout\(24) & (\IR|dataout\(23) & \IR|dataout\(22)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(25),
	datab => \IR|ALT_INV_dataout\(24),
	datac => \IR|ALT_INV_dataout\(23),
	datad => \IR|ALT_INV_dataout\(22),
	datae => \IR|ALT_INV_dataout\(21),
	dataf => \UC|ALT_INV_Reg_Wr~q\,
	combout => \inst4|dec_wr|Mux17~0_combout\);

\inst4|g1:14:regs|dataout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[0]~64_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux17~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:14:regs|dataout\(0));

\inst4|g2:14:buffersB|F[0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:14:buffersB|F[0]~4_combout\ = ( !\IR|dataout\(11) & ( !\inst4|g1:14:regs|dataout\(0) & ( (!\IR|dataout\(15) & (\IR|dataout\(14) & (\IR|dataout\(13) & \IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:14:regs|ALT_INV_dataout\(0),
	combout => \inst4|g2:14:buffersB|F[0]~4_combout\);

\inst4|g2:0:buffersB|F[0]~345\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[0]~345_combout\ = ( !\inst4|g2:10:buffersB|F[0]~4_combout\ & ( !\inst4|g2:14:buffersB|F[0]~4_combout\ & ( (!\inst4|g2:30:buffersB|F[0]~14_combout\ & (!\inst4|g2:29:buffersB|F[0]~4_combout\ & (!\inst4|g2:27:buffersB|F[0]~4_combout\ & 
-- !\inst4|g2:15:buffersB|F[0]~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:30:buffersB|ALT_INV_F[0]~14_combout\,
	datab => \inst4|g2:29:buffersB|ALT_INV_F[0]~4_combout\,
	datac => \inst4|g2:27:buffersB|ALT_INV_F[0]~4_combout\,
	datad => \inst4|g2:15:buffersB|ALT_INV_F[0]~4_combout\,
	datae => \inst4|g2:10:buffersB|ALT_INV_F[0]~4_combout\,
	dataf => \inst4|g2:14:buffersB|ALT_INV_F[0]~4_combout\,
	combout => \inst4|g2:0:buffersB|F[0]~345_combout\);

\inst4|dec_wr|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_wr|Mux5~0_combout\ = ( !\IR|dataout\(21) & ( \UC|Reg_Wr~q\ & ( (\IR|dataout\(25) & (\IR|dataout\(24) & (!\IR|dataout\(23) & \IR|dataout\(22)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(25),
	datab => \IR|ALT_INV_dataout\(24),
	datac => \IR|ALT_INV_dataout\(23),
	datad => \IR|ALT_INV_dataout\(22),
	datae => \IR|ALT_INV_dataout\(21),
	dataf => \UC|ALT_INV_Reg_Wr~q\,
	combout => \inst4|dec_wr|Mux5~0_combout\);

\inst4|g1:26:regs|dataout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[0]~64_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:26:regs|dataout\(0));

\inst4|g2:26:buffersB|F[0]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:26:buffersB|F[0]~14_combout\ = ( !\IR|dataout\(11) & ( !\inst4|g1:26:regs|dataout\(0) & ( (\IR|dataout\(15) & (\IR|dataout\(14) & (!\IR|dataout\(13) & \IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:26:regs|ALT_INV_dataout\(0),
	combout => \inst4|g2:26:buffersB|F[0]~14_combout\);

\inst4|dec_wr|Mux12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_wr|Mux12~0_combout\ = ( \IR|dataout\(21) & ( \UC|Reg_Wr~q\ & ( (\IR|dataout\(25) & (!\IR|dataout\(24) & (!\IR|dataout\(23) & \IR|dataout\(22)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(25),
	datab => \IR|ALT_INV_dataout\(24),
	datac => \IR|ALT_INV_dataout\(23),
	datad => \IR|ALT_INV_dataout\(22),
	datae => \IR|ALT_INV_dataout\(21),
	dataf => \UC|ALT_INV_Reg_Wr~q\,
	combout => \inst4|dec_wr|Mux12~0_combout\);

\inst4|g1:19:regs|dataout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[0]~64_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:19:regs|dataout\(0));

\inst4|g2:19:buffersB|F[0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:19:buffersB|F[0]~4_combout\ = ( \IR|dataout\(11) & ( !\inst4|g1:19:regs|dataout\(0) & ( (\IR|dataout\(15) & (!\IR|dataout\(14) & (!\IR|dataout\(13) & \IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:19:regs|ALT_INV_dataout\(0),
	combout => \inst4|g2:19:buffersB|F[0]~4_combout\);

\inst4|dec_wr|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_wr|Mux10~0_combout\ = ( \IR|dataout\(21) & ( \UC|Reg_Wr~q\ & ( (\IR|dataout\(25) & (!\IR|dataout\(24) & (\IR|dataout\(23) & !\IR|dataout\(22)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(25),
	datab => \IR|ALT_INV_dataout\(24),
	datac => \IR|ALT_INV_dataout\(23),
	datad => \IR|ALT_INV_dataout\(22),
	datae => \IR|ALT_INV_dataout\(21),
	dataf => \UC|ALT_INV_Reg_Wr~q\,
	combout => \inst4|dec_wr|Mux10~0_combout\);

\inst4|g1:21:regs|dataout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[0]~64_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:21:regs|dataout\(0));

\inst4|g2:21:buffersB|F[0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:21:buffersB|F[0]~4_combout\ = ( \IR|dataout\(11) & ( !\inst4|g1:21:regs|dataout\(0) & ( (\IR|dataout\(15) & (!\IR|dataout\(14) & (\IR|dataout\(13) & !\IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:21:regs|ALT_INV_dataout\(0),
	combout => \inst4|g2:21:buffersB|F[0]~4_combout\);

\inst4|dec_wr|Mux18~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_wr|Mux18~0_combout\ = ( \IR|dataout\(21) & ( \UC|Reg_Wr~q\ & ( (!\IR|dataout\(25) & (\IR|dataout\(24) & (\IR|dataout\(23) & !\IR|dataout\(22)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(25),
	datab => \IR|ALT_INV_dataout\(24),
	datac => \IR|ALT_INV_dataout\(23),
	datad => \IR|ALT_INV_dataout\(22),
	datae => \IR|ALT_INV_dataout\(21),
	dataf => \UC|ALT_INV_Reg_Wr~q\,
	combout => \inst4|dec_wr|Mux18~0_combout\);

\inst4|g1:13:regs|dataout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[0]~64_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:13:regs|dataout\(0));

\inst4|g2:13:buffersB|F[0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:13:buffersB|F[0]~4_combout\ = ( \IR|dataout\(11) & ( !\inst4|g1:13:regs|dataout\(0) & ( (!\IR|dataout\(15) & (\IR|dataout\(14) & (\IR|dataout\(13) & !\IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:13:regs|ALT_INV_dataout\(0),
	combout => \inst4|g2:13:buffersB|F[0]~4_combout\);

\inst4|dec_wr|Mux22~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_wr|Mux22~0_combout\ = ( \IR|dataout\(21) & ( \UC|Reg_Wr~q\ & ( (!\IR|dataout\(25) & (\IR|dataout\(24) & (!\IR|dataout\(23) & !\IR|dataout\(22)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(25),
	datab => \IR|ALT_INV_dataout\(24),
	datac => \IR|ALT_INV_dataout\(23),
	datad => \IR|ALT_INV_dataout\(22),
	datae => \IR|ALT_INV_dataout\(21),
	dataf => \UC|ALT_INV_Reg_Wr~q\,
	combout => \inst4|dec_wr|Mux22~0_combout\);

\inst4|g1:9:regs|dataout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[0]~64_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux22~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:9:regs|dataout\(0));

\inst4|g2:9:buffersB|F[0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:9:buffersB|F[0]~4_combout\ = ( \IR|dataout\(11) & ( !\inst4|g1:9:regs|dataout\(0) & ( (!\IR|dataout\(15) & (\IR|dataout\(14) & (!\IR|dataout\(13) & !\IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:9:regs|ALT_INV_dataout\(0),
	combout => \inst4|g2:9:buffersB|F[0]~4_combout\);

\inst4|dec_wr|Mux20~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_wr|Mux20~0_combout\ = ( \IR|dataout\(21) & ( \UC|Reg_Wr~q\ & ( (!\IR|dataout\(25) & (\IR|dataout\(24) & (!\IR|dataout\(23) & \IR|dataout\(22)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(25),
	datab => \IR|ALT_INV_dataout\(24),
	datac => \IR|ALT_INV_dataout\(23),
	datad => \IR|ALT_INV_dataout\(22),
	datae => \IR|ALT_INV_dataout\(21),
	dataf => \UC|ALT_INV_Reg_Wr~q\,
	combout => \inst4|dec_wr|Mux20~0_combout\);

\inst4|g1:11:regs|dataout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[0]~64_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux20~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:11:regs|dataout\(0));

\inst4|g2:11:buffersB|F[0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:11:buffersB|F[0]~4_combout\ = ( \IR|dataout\(11) & ( !\inst4|g1:11:regs|dataout\(0) & ( (!\IR|dataout\(15) & (\IR|dataout\(14) & (!\IR|dataout\(13) & \IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:11:regs|ALT_INV_dataout\(0),
	combout => \inst4|g2:11:buffersB|F[0]~4_combout\);

\inst4|g2:0:buffersB|F[0]~346\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[0]~346_combout\ = ( !\inst4|g2:9:buffersB|F[0]~4_combout\ & ( !\inst4|g2:11:buffersB|F[0]~4_combout\ & ( (!\inst4|g2:26:buffersB|F[0]~14_combout\ & (!\inst4|g2:19:buffersB|F[0]~4_combout\ & (!\inst4|g2:21:buffersB|F[0]~4_combout\ & 
-- !\inst4|g2:13:buffersB|F[0]~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:26:buffersB|ALT_INV_F[0]~14_combout\,
	datab => \inst4|g2:19:buffersB|ALT_INV_F[0]~4_combout\,
	datac => \inst4|g2:21:buffersB|ALT_INV_F[0]~4_combout\,
	datad => \inst4|g2:13:buffersB|ALT_INV_F[0]~4_combout\,
	datae => \inst4|g2:9:buffersB|ALT_INV_F[0]~4_combout\,
	dataf => \inst4|g2:11:buffersB|ALT_INV_F[0]~4_combout\,
	combout => \inst4|g2:0:buffersB|F[0]~346_combout\);

\inst4|dec_wr|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_wr|Mux6~0_combout\ = ( \IR|dataout\(21) & ( \UC|Reg_Wr~q\ & ( (\IR|dataout\(25) & (\IR|dataout\(24) & (!\IR|dataout\(23) & !\IR|dataout\(22)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(25),
	datab => \IR|ALT_INV_dataout\(24),
	datac => \IR|ALT_INV_dataout\(23),
	datad => \IR|ALT_INV_dataout\(22),
	datae => \IR|ALT_INV_dataout\(21),
	dataf => \UC|ALT_INV_Reg_Wr~q\,
	combout => \inst4|dec_wr|Mux6~0_combout\);

\inst4|g1:25:regs|dataout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[0]~64_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:25:regs|dataout\(0));

\inst4|g2:25:buffersB|F[0]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:25:buffersB|F[0]~14_combout\ = ( \IR|dataout\(11) & ( !\inst4|g1:25:regs|dataout\(0) & ( (\IR|dataout\(15) & (\IR|dataout\(14) & (!\IR|dataout\(13) & !\IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:25:regs|ALT_INV_dataout\(0),
	combout => \inst4|g2:25:buffersB|F[0]~14_combout\);

\inst4|dec_wr|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_wr|Mux7~0_combout\ = ( !\IR|dataout\(21) & ( \UC|Reg_Wr~q\ & ( (\IR|dataout\(25) & (\IR|dataout\(24) & (!\IR|dataout\(23) & !\IR|dataout\(22)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(25),
	datab => \IR|ALT_INV_dataout\(24),
	datac => \IR|ALT_INV_dataout\(23),
	datad => \IR|ALT_INV_dataout\(22),
	datae => \IR|ALT_INV_dataout\(21),
	dataf => \UC|ALT_INV_Reg_Wr~q\,
	combout => \inst4|dec_wr|Mux7~0_combout\);

\inst4|g1:24:regs|dataout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[0]~64_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:24:regs|dataout\(0));

\inst4|g2:24:buffersB|F[0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:24:buffersB|F[0]~4_combout\ = ( !\IR|dataout\(11) & ( !\inst4|g1:24:regs|dataout\(0) & ( (\IR|dataout\(15) & (\IR|dataout\(14) & (!\IR|dataout\(13) & !\IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:24:regs|ALT_INV_dataout\(0),
	combout => \inst4|g2:24:buffersB|F[0]~4_combout\);

\inst4|dec_wr|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_wr|Mux3~0_combout\ = ( !\IR|dataout\(21) & ( \UC|Reg_Wr~q\ & ( (\IR|dataout\(25) & (\IR|dataout\(24) & (\IR|dataout\(23) & !\IR|dataout\(22)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(25),
	datab => \IR|ALT_INV_dataout\(24),
	datac => \IR|ALT_INV_dataout\(23),
	datad => \IR|ALT_INV_dataout\(22),
	datae => \IR|ALT_INV_dataout\(21),
	dataf => \UC|ALT_INV_Reg_Wr~q\,
	combout => \inst4|dec_wr|Mux3~0_combout\);

\inst4|g1:28:regs|dataout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[0]~64_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:28:regs|dataout\(0));

\inst4|g2:28:buffersB|F[0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:28:buffersB|F[0]~4_combout\ = ( !\IR|dataout\(11) & ( !\inst4|g1:28:regs|dataout\(0) & ( (\IR|dataout\(15) & (\IR|dataout\(14) & (\IR|dataout\(13) & !\IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:28:regs|ALT_INV_dataout\(0),
	combout => \inst4|g2:28:buffersB|F[0]~4_combout\);

\inst4|dec_wr|Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_wr|Mux11~0_combout\ = ( !\IR|dataout\(21) & ( \UC|Reg_Wr~q\ & ( (\IR|dataout\(25) & (!\IR|dataout\(24) & (\IR|dataout\(23) & !\IR|dataout\(22)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(25),
	datab => \IR|ALT_INV_dataout\(24),
	datac => \IR|ALT_INV_dataout\(23),
	datad => \IR|ALT_INV_dataout\(22),
	datae => \IR|ALT_INV_dataout\(21),
	dataf => \UC|ALT_INV_Reg_Wr~q\,
	combout => \inst4|dec_wr|Mux11~0_combout\);

\inst4|g1:20:regs|dataout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[0]~64_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:20:regs|dataout\(0));

\inst4|g2:20:buffersB|F[0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:20:buffersB|F[0]~4_combout\ = ( !\IR|dataout\(11) & ( !\inst4|g1:20:regs|dataout\(0) & ( (\IR|dataout\(15) & (!\IR|dataout\(14) & (\IR|dataout\(13) & !\IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:20:regs|ALT_INV_dataout\(0),
	combout => \inst4|g2:20:buffersB|F[0]~4_combout\);

\inst4|dec_wr|Mux23~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_wr|Mux23~0_combout\ = ( !\IR|dataout\(21) & ( \UC|Reg_Wr~q\ & ( (!\IR|dataout\(25) & (\IR|dataout\(24) & (!\IR|dataout\(23) & !\IR|dataout\(22)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(25),
	datab => \IR|ALT_INV_dataout\(24),
	datac => \IR|ALT_INV_dataout\(23),
	datad => \IR|ALT_INV_dataout\(22),
	datae => \IR|ALT_INV_dataout\(21),
	dataf => \UC|ALT_INV_Reg_Wr~q\,
	combout => \inst4|dec_wr|Mux23~0_combout\);

\inst4|g1:8:regs|dataout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[0]~64_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:8:regs|dataout\(0));

\inst4|g2:8:buffersB|F[0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:8:buffersB|F[0]~4_combout\ = ( !\IR|dataout\(11) & ( !\inst4|g1:8:regs|dataout\(0) & ( (!\IR|dataout\(15) & (\IR|dataout\(14) & (!\IR|dataout\(13) & !\IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:8:regs|ALT_INV_dataout\(0),
	combout => \inst4|g2:8:buffersB|F[0]~4_combout\);

\inst4|dec_wr|Mux19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_wr|Mux19~0_combout\ = ( !\IR|dataout\(21) & ( \UC|Reg_Wr~q\ & ( (!\IR|dataout\(25) & (\IR|dataout\(24) & (\IR|dataout\(23) & !\IR|dataout\(22)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(25),
	datab => \IR|ALT_INV_dataout\(24),
	datac => \IR|ALT_INV_dataout\(23),
	datad => \IR|ALT_INV_dataout\(22),
	datae => \IR|ALT_INV_dataout\(21),
	dataf => \UC|ALT_INV_Reg_Wr~q\,
	combout => \inst4|dec_wr|Mux19~0_combout\);

\inst4|g1:12:regs|dataout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[0]~64_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:12:regs|dataout\(0));

\inst4|g2:12:buffersB|F[0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:12:buffersB|F[0]~4_combout\ = ( !\IR|dataout\(11) & ( !\inst4|g1:12:regs|dataout\(0) & ( (!\IR|dataout\(15) & (\IR|dataout\(14) & (\IR|dataout\(13) & !\IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:12:regs|ALT_INV_dataout\(0),
	combout => \inst4|g2:12:buffersB|F[0]~4_combout\);

\inst4|g2:0:buffersB|F[0]~347\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[0]~347_combout\ = ( !\inst4|g2:8:buffersB|F[0]~4_combout\ & ( !\inst4|g2:12:buffersB|F[0]~4_combout\ & ( (!\inst4|g2:25:buffersB|F[0]~14_combout\ & (!\inst4|g2:24:buffersB|F[0]~4_combout\ & (!\inst4|g2:28:buffersB|F[0]~4_combout\ & 
-- !\inst4|g2:20:buffersB|F[0]~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:25:buffersB|ALT_INV_F[0]~14_combout\,
	datab => \inst4|g2:24:buffersB|ALT_INV_F[0]~4_combout\,
	datac => \inst4|g2:28:buffersB|ALT_INV_F[0]~4_combout\,
	datad => \inst4|g2:20:buffersB|ALT_INV_F[0]~4_combout\,
	datae => \inst4|g2:8:buffersB|ALT_INV_F[0]~4_combout\,
	dataf => \inst4|g2:12:buffersB|ALT_INV_F[0]~4_combout\,
	combout => \inst4|g2:0:buffersB|F[0]~347_combout\);

\inst4|dec_wr|Mux24~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_wr|Mux24~0_combout\ = ( \IR|dataout\(21) & ( \UC|Reg_Wr~q\ & ( (!\IR|dataout\(25) & (!\IR|dataout\(24) & (\IR|dataout\(23) & \IR|dataout\(22)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(25),
	datab => \IR|ALT_INV_dataout\(24),
	datac => \IR|ALT_INV_dataout\(23),
	datad => \IR|ALT_INV_dataout\(22),
	datae => \IR|ALT_INV_dataout\(21),
	dataf => \UC|ALT_INV_Reg_Wr~q\,
	combout => \inst4|dec_wr|Mux24~0_combout\);

\inst4|g1:7:regs|dataout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[0]~64_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:7:regs|dataout\(0));

\inst4|g2:7:buffersB|F[0]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:7:buffersB|F[0]~12_combout\ = ( \IR|dataout\(11) & ( !\inst4|g1:7:regs|dataout\(0) & ( (!\IR|dataout\(15) & (!\IR|dataout\(14) & (\IR|dataout\(13) & \IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:7:regs|ALT_INV_dataout\(0),
	combout => \inst4|g2:7:buffersB|F[0]~12_combout\);

\inst4|dec_wr|Mux28~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_wr|Mux28~0_combout\ = ( \IR|dataout\(21) & ( \UC|Reg_Wr~q\ & ( (!\IR|dataout\(25) & (!\IR|dataout\(24) & (!\IR|dataout\(23) & \IR|dataout\(22)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(25),
	datab => \IR|ALT_INV_dataout\(24),
	datac => \IR|ALT_INV_dataout\(23),
	datad => \IR|ALT_INV_dataout\(22),
	datae => \IR|ALT_INV_dataout\(21),
	dataf => \UC|ALT_INV_Reg_Wr~q\,
	combout => \inst4|dec_wr|Mux28~0_combout\);

\inst4|g1:3:regs|dataout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[0]~64_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:3:regs|dataout\(0));

\inst4|g2:3:buffersB|F[0]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:3:buffersB|F[0]~12_combout\ = ( \IR|dataout\(11) & ( !\inst4|g1:3:regs|dataout\(0) & ( (!\IR|dataout\(15) & (!\IR|dataout\(14) & (!\IR|dataout\(13) & \IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:3:regs|ALT_INV_dataout\(0),
	combout => \inst4|g2:3:buffersB|F[0]~12_combout\);

\inst4|dec_wr|Mux26~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_wr|Mux26~0_combout\ = ( \IR|dataout\(21) & ( \UC|Reg_Wr~q\ & ( (!\IR|dataout\(25) & (!\IR|dataout\(24) & (\IR|dataout\(23) & !\IR|dataout\(22)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(25),
	datab => \IR|ALT_INV_dataout\(24),
	datac => \IR|ALT_INV_dataout\(23),
	datad => \IR|ALT_INV_dataout\(22),
	datae => \IR|ALT_INV_dataout\(21),
	dataf => \UC|ALT_INV_Reg_Wr~q\,
	combout => \inst4|dec_wr|Mux26~0_combout\);

\inst4|g1:5:regs|dataout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[0]~64_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:5:regs|dataout\(0));

\inst4|g2:5:buffersB|F[0]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:5:buffersB|F[0]~12_combout\ = ( \IR|dataout\(11) & ( !\inst4|g1:5:regs|dataout\(0) & ( (!\IR|dataout\(15) & (!\IR|dataout\(14) & (\IR|dataout\(13) & !\IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:5:regs|ALT_INV_dataout\(0),
	combout => \inst4|g2:5:buffersB|F[0]~12_combout\);

\inst4|dec_wr|Mux27~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_wr|Mux27~0_combout\ = ( !\IR|dataout\(21) & ( \UC|Reg_Wr~q\ & ( (!\IR|dataout\(25) & (!\IR|dataout\(24) & (\IR|dataout\(23) & !\IR|dataout\(22)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(25),
	datab => \IR|ALT_INV_dataout\(24),
	datac => \IR|ALT_INV_dataout\(23),
	datad => \IR|ALT_INV_dataout\(22),
	datae => \IR|ALT_INV_dataout\(21),
	dataf => \UC|ALT_INV_Reg_Wr~q\,
	combout => \inst4|dec_wr|Mux27~0_combout\);

\inst4|g1:4:regs|dataout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[0]~64_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:4:regs|dataout\(0));

\inst4|g2:4:buffersB|F[0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:4:buffersB|F[0]~4_combout\ = ( !\IR|dataout\(11) & ( !\inst4|g1:4:regs|dataout\(0) & ( (!\IR|dataout\(15) & (!\IR|dataout\(14) & (\IR|dataout\(13) & !\IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:4:regs|ALT_INV_dataout\(0),
	combout => \inst4|g2:4:buffersB|F[0]~4_combout\);

\inst4|dec_wr|Mux29~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_wr|Mux29~0_combout\ = ( !\IR|dataout\(21) & ( \UC|Reg_Wr~q\ & ( (!\IR|dataout\(25) & (!\IR|dataout\(24) & (!\IR|dataout\(23) & \IR|dataout\(22)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000100000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(25),
	datab => \IR|ALT_INV_dataout\(24),
	datac => \IR|ALT_INV_dataout\(23),
	datad => \IR|ALT_INV_dataout\(22),
	datae => \IR|ALT_INV_dataout\(21),
	dataf => \UC|ALT_INV_Reg_Wr~q\,
	combout => \inst4|dec_wr|Mux29~0_combout\);

\inst4|g1:2:regs|dataout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[0]~64_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:2:regs|dataout\(0));

\inst4|g2:2:buffersB|F[0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:2:buffersB|F[0]~4_combout\ = ( !\IR|dataout\(11) & ( !\inst4|g1:2:regs|dataout\(0) & ( (!\IR|dataout\(15) & (!\IR|dataout\(14) & (!\IR|dataout\(13) & \IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:2:regs|ALT_INV_dataout\(0),
	combout => \inst4|g2:2:buffersB|F[0]~4_combout\);

\inst4|dec_wr|Mux30~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_wr|Mux30~0_combout\ = ( \IR|dataout\(21) & ( \UC|Reg_Wr~q\ & ( (!\IR|dataout\(25) & (!\IR|dataout\(24) & (!\IR|dataout\(23) & !\IR|dataout\(22)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(25),
	datab => \IR|ALT_INV_dataout\(24),
	datac => \IR|ALT_INV_dataout\(23),
	datad => \IR|ALT_INV_dataout\(22),
	datae => \IR|ALT_INV_dataout\(21),
	dataf => \UC|ALT_INV_Reg_Wr~q\,
	combout => \inst4|dec_wr|Mux30~0_combout\);

\inst4|g1:1:regs|dataout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[0]~64_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:1:regs|dataout\(0));

\inst4|g2:0:buffersB|F[0]~348\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[0]~348_combout\ = ( !\IR|dataout\(11) & ( \inst4|g1:1:regs|dataout\(0) & ( (!\IR|dataout\(15) & (!\IR|dataout\(14) & (!\IR|dataout\(13) & !\IR|dataout\(12)))) ) ) ) # ( \IR|dataout\(11) & ( !\inst4|g1:1:regs|dataout\(0) & ( 
-- (!\IR|dataout\(15) & (!\IR|dataout\(14) & (!\IR|dataout\(13) & !\IR|dataout\(12)))) ) ) ) # ( !\IR|dataout\(11) & ( !\inst4|g1:1:regs|dataout\(0) & ( (!\IR|dataout\(15) & (!\IR|dataout\(14) & (!\IR|dataout\(13) & !\IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:1:regs|ALT_INV_dataout\(0),
	combout => \inst4|g2:0:buffersB|F[0]~348_combout\);

\inst4|g2:0:buffersB|F[0]~349\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[0]~349_combout\ = ( !\inst4|g2:2:buffersB|F[0]~4_combout\ & ( !\inst4|g2:0:buffersB|F[0]~348_combout\ & ( (!\inst4|g2:7:buffersB|F[0]~12_combout\ & (!\inst4|g2:3:buffersB|F[0]~12_combout\ & (!\inst4|g2:5:buffersB|F[0]~12_combout\ & 
-- !\inst4|g2:4:buffersB|F[0]~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:7:buffersB|ALT_INV_F[0]~12_combout\,
	datab => \inst4|g2:3:buffersB|ALT_INV_F[0]~12_combout\,
	datac => \inst4|g2:5:buffersB|ALT_INV_F[0]~12_combout\,
	datad => \inst4|g2:4:buffersB|ALT_INV_F[0]~4_combout\,
	datae => \inst4|g2:2:buffersB|ALT_INV_F[0]~4_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[0]~348_combout\,
	combout => \inst4|g2:0:buffersB|F[0]~349_combout\);

\inst4|dec_wr|Mux13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_wr|Mux13~0_combout\ = ( !\IR|dataout\(21) & ( \UC|Reg_Wr~q\ & ( (\IR|dataout\(25) & (!\IR|dataout\(24) & (!\IR|dataout\(23) & \IR|dataout\(22)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(25),
	datab => \IR|ALT_INV_dataout\(24),
	datac => \IR|ALT_INV_dataout\(23),
	datad => \IR|ALT_INV_dataout\(22),
	datae => \IR|ALT_INV_dataout\(21),
	dataf => \UC|ALT_INV_Reg_Wr~q\,
	combout => \inst4|dec_wr|Mux13~0_combout\);

\inst4|g1:18:regs|dataout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[0]~64_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:18:regs|dataout\(0));

\inst4|g2:18:buffersB|F[0]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:18:buffersB|F[0]~14_combout\ = ( !\IR|dataout\(11) & ( !\inst4|g1:18:regs|dataout\(0) & ( (\IR|dataout\(15) & (!\IR|dataout\(14) & (!\IR|dataout\(13) & \IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:18:regs|ALT_INV_dataout\(0),
	combout => \inst4|g2:18:buffersB|F[0]~14_combout\);

\inst4|dec_wr|Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_wr|Mux15~0_combout\ = ( !\IR|dataout\(21) & ( \UC|Reg_Wr~q\ & ( (\IR|dataout\(25) & (!\IR|dataout\(24) & (!\IR|dataout\(23) & !\IR|dataout\(22)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(25),
	datab => \IR|ALT_INV_dataout\(24),
	datac => \IR|ALT_INV_dataout\(23),
	datad => \IR|ALT_INV_dataout\(22),
	datae => \IR|ALT_INV_dataout\(21),
	dataf => \UC|ALT_INV_Reg_Wr~q\,
	combout => \inst4|dec_wr|Mux15~0_combout\);

\inst4|g1:16:regs|dataout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[0]~64_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:16:regs|dataout\(0));

\inst4|g2:16:buffersB|F[0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:16:buffersB|F[0]~4_combout\ = ( !\IR|dataout\(11) & ( !\inst4|g1:16:regs|dataout\(0) & ( (\IR|dataout\(15) & (!\IR|dataout\(14) & (!\IR|dataout\(13) & !\IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:16:regs|ALT_INV_dataout\(0),
	combout => \inst4|g2:16:buffersB|F[0]~4_combout\);

\inst4|dec_wr|Mux14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_wr|Mux14~0_combout\ = ( \IR|dataout\(21) & ( \UC|Reg_Wr~q\ & ( (\IR|dataout\(25) & (!\IR|dataout\(24) & (!\IR|dataout\(23) & !\IR|dataout\(22)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(25),
	datab => \IR|ALT_INV_dataout\(24),
	datac => \IR|ALT_INV_dataout\(23),
	datad => \IR|ALT_INV_dataout\(22),
	datae => \IR|ALT_INV_dataout\(21),
	dataf => \UC|ALT_INV_Reg_Wr~q\,
	combout => \inst4|dec_wr|Mux14~0_combout\);

\inst4|g1:17:regs|dataout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[0]~64_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:17:regs|dataout\(0));

\inst4|g2:17:buffersB|F[0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:17:buffersB|F[0]~4_combout\ = ( \IR|dataout\(11) & ( !\inst4|g1:17:regs|dataout\(0) & ( (\IR|dataout\(15) & (!\IR|dataout\(14) & (!\IR|dataout\(13) & !\IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:17:regs|ALT_INV_dataout\(0),
	combout => \inst4|g2:17:buffersB|F[0]~4_combout\);

\inst4|dec_wr|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_wr|Mux8~0_combout\ = ( \IR|dataout\(21) & ( \UC|Reg_Wr~q\ & ( (\IR|dataout\(25) & (!\IR|dataout\(24) & (\IR|dataout\(23) & \IR|dataout\(22)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(25),
	datab => \IR|ALT_INV_dataout\(24),
	datac => \IR|ALT_INV_dataout\(23),
	datad => \IR|ALT_INV_dataout\(22),
	datae => \IR|ALT_INV_dataout\(21),
	dataf => \UC|ALT_INV_Reg_Wr~q\,
	combout => \inst4|dec_wr|Mux8~0_combout\);

\inst4|g1:23:regs|dataout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[0]~64_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:23:regs|dataout\(0));

\inst4|g2:23:buffersB|F[0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:23:buffersB|F[0]~4_combout\ = ( \IR|dataout\(11) & ( !\inst4|g1:23:regs|dataout\(0) & ( (\IR|dataout\(15) & (!\IR|dataout\(14) & (\IR|dataout\(13) & \IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:23:regs|ALT_INV_dataout\(0),
	combout => \inst4|g2:23:buffersB|F[0]~4_combout\);

\inst4|dec_wr|Mux25~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_wr|Mux25~0_combout\ = ( !\IR|dataout\(21) & ( \UC|Reg_Wr~q\ & ( (!\IR|dataout\(25) & (!\IR|dataout\(24) & (\IR|dataout\(23) & \IR|dataout\(22)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(25),
	datab => \IR|ALT_INV_dataout\(24),
	datac => \IR|ALT_INV_dataout\(23),
	datad => \IR|ALT_INV_dataout\(22),
	datae => \IR|ALT_INV_dataout\(21),
	dataf => \UC|ALT_INV_Reg_Wr~q\,
	combout => \inst4|dec_wr|Mux25~0_combout\);

\inst4|g1:6:regs|dataout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[0]~64_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:6:regs|dataout\(0));

\inst4|g2:6:buffersB|F[0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:6:buffersB|F[0]~4_combout\ = ( !\IR|dataout\(11) & ( !\inst4|g1:6:regs|dataout\(0) & ( (!\IR|dataout\(15) & (!\IR|dataout\(14) & (\IR|dataout\(13) & \IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:6:regs|ALT_INV_dataout\(0),
	combout => \inst4|g2:6:buffersB|F[0]~4_combout\);

\inst4|dec_wr|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_wr|Mux9~0_combout\ = ( !\IR|dataout\(21) & ( \UC|Reg_Wr~q\ & ( (\IR|dataout\(25) & (!\IR|dataout\(24) & (\IR|dataout\(23) & \IR|dataout\(22)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(25),
	datab => \IR|ALT_INV_dataout\(24),
	datac => \IR|ALT_INV_dataout\(23),
	datad => \IR|ALT_INV_dataout\(22),
	datae => \IR|ALT_INV_dataout\(21),
	dataf => \UC|ALT_INV_Reg_Wr~q\,
	combout => \inst4|dec_wr|Mux9~0_combout\);

\inst4|g1:22:regs|dataout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[0]~64_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:22:regs|dataout\(0));

\inst4|g2:22:buffersB|F[0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:22:buffersB|F[0]~4_combout\ = ( !\IR|dataout\(11) & ( !\inst4|g1:22:regs|dataout\(0) & ( (\IR|dataout\(15) & (!\IR|dataout\(14) & (\IR|dataout\(13) & \IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:22:regs|ALT_INV_dataout\(0),
	combout => \inst4|g2:22:buffersB|F[0]~4_combout\);

\inst4|g2:0:buffersB|F[0]~350\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[0]~350_combout\ = ( !\inst4|g2:6:buffersB|F[0]~4_combout\ & ( !\inst4|g2:22:buffersB|F[0]~4_combout\ & ( (!\inst4|g2:18:buffersB|F[0]~14_combout\ & (!\inst4|g2:16:buffersB|F[0]~4_combout\ & (!\inst4|g2:17:buffersB|F[0]~4_combout\ & 
-- !\inst4|g2:23:buffersB|F[0]~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:18:buffersB|ALT_INV_F[0]~14_combout\,
	datab => \inst4|g2:16:buffersB|ALT_INV_F[0]~4_combout\,
	datac => \inst4|g2:17:buffersB|ALT_INV_F[0]~4_combout\,
	datad => \inst4|g2:23:buffersB|ALT_INV_F[0]~4_combout\,
	datae => \inst4|g2:6:buffersB|ALT_INV_F[0]~4_combout\,
	dataf => \inst4|g2:22:buffersB|ALT_INV_F[0]~4_combout\,
	combout => \inst4|g2:0:buffersB|F[0]~350_combout\);

\inst4|g2:0:buffersB|F[0]~351\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[0]~351_combout\ = ( \inst4|g2:0:buffersB|F[0]~349_combout\ & ( \inst4|g2:0:buffersB|F[0]~350_combout\ & ( (!\inst4|g2:31:buffersB|F[0]~24_combout\ & (\inst4|g2:0:buffersB|F[0]~345_combout\ & (\inst4|g2:0:buffersB|F[0]~346_combout\ & 
-- \inst4|g2:0:buffersB|F[0]~347_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:31:buffersB|ALT_INV_F[0]~24_combout\,
	datab => \inst4|g2:0:buffersB|ALT_INV_F[0]~345_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[0]~346_combout\,
	datad => \inst4|g2:0:buffersB|ALT_INV_F[0]~347_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[0]~349_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[0]~350_combout\,
	combout => \inst4|g2:0:buffersB|F[0]~351_combout\);

\selector|Mux31~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \selector|Mux31~1_combout\ = (!\selector|Mux31~0_combout\ & ((\inst4|g2:0:buffersB|F[0]~351_combout\))) # (\selector|Mux31~0_combout\ & (\IR|dataout\(0)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(0),
	datab => \selector|ALT_INV_Mux31~0_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[0]~351_combout\,
	combout => \selector|Mux31~1_combout\);

\ALU|Add0~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~77_sumout\ = SUM(( (!\IR|dataout\(27) & \IR|dataout\(26)) ) + ( !\selector|Mux31~1_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( !VCC ))
-- \ALU|Add0~78\ = CARRY(( (!\IR|dataout\(27) & \IR|dataout\(26)) ) + ( !\selector|Mux31~1_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110111010010001000000000000000000010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(27),
	datab => \IR|ALT_INV_dataout\(26),
	dataf => \selector|ALT_INV_Mux31~1_combout\,
	cin => GND,
	sumout => \ALU|Add0~77_sumout\,
	cout => \ALU|Add0~78\);

\ALU|Add1~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~77_sumout\ = SUM(( \ALU|Add0~77_sumout\ ) + ( \inst4|g2:0:buffersA|F[0]~369_combout\ ) + ( !VCC ))
-- \ALU|Add1~78\ = CARRY(( \ALU|Add0~77_sumout\ ) + ( \inst4|g2:0:buffersA|F[0]~369_combout\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALU|ALT_INV_Add0~77_sumout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[0]~369_combout\,
	cin => GND,
	sumout => \ALU|Add1~77_sumout\,
	cout => \ALU|Add1~78\);

\ALU|Mux32~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux32~0_combout\ = ( \ALU|Add1~77_sumout\ & ( (!\IR|dataout\(27)) # ((!\IR|dataout\(26) & (\ALU|Add0~77_sumout\ & \inst4|g2:0:buffersA|F[0]~369_combout\)) # (\IR|dataout\(26) & ((\inst4|g2:0:buffersA|F[0]~369_combout\) # (\ALU|Add0~77_sumout\)))) ) ) 
-- # ( !\ALU|Add1~77_sumout\ & ( (\IR|dataout\(27) & ((!\IR|dataout\(26) & (\ALU|Add0~77_sumout\ & \inst4|g2:0:buffersA|F[0]~369_combout\)) # (\IR|dataout\(26) & ((\inst4|g2:0:buffersA|F[0]~369_combout\) # (\ALU|Add0~77_sumout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010011110011011101111100000001000100111100110111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(26),
	datab => \IR|ALT_INV_dataout\(27),
	datac => \ALU|ALT_INV_Add0~77_sumout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[0]~369_combout\,
	datae => \ALU|ALT_INV_Add1~77_sumout\,
	combout => \ALU|Mux32~0_combout\);

\IO_IN[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IO_IN(0),
	o => \IO_IN[0]~input_o\);

\inst4|g2:31:buffersB|F[1]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:31:buffersB|F[1]~23_combout\ = (\inst4|dec_rdB|Mux31~0_combout\ & !\inst4|g1:31:regs|dataout\(1))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~0_combout\,
	datab => \inst4|g1:31:regs|ALT_INV_dataout\(1),
	combout => \inst4|g2:31:buffersB|F[1]~23_combout\);

\inst4|g1:30:regs|dataout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[1]~63_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:30:regs|dataout\(1));

\inst4|g2:30:buffersB|F[1]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:30:buffersB|F[1]~13_combout\ = ( !\IR|dataout\(11) & ( !\inst4|g1:30:regs|dataout\(1) & ( (\IR|dataout\(15) & (\IR|dataout\(14) & (\IR|dataout\(13) & \IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:30:regs|ALT_INV_dataout\(1),
	combout => \inst4|g2:30:buffersB|F[1]~13_combout\);

\inst4|g1:29:regs|dataout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[1]~63_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:29:regs|dataout\(1));

\inst4|g2:29:buffersB|F[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:29:buffersB|F[1]~3_combout\ = ( \IR|dataout\(11) & ( !\inst4|g1:29:regs|dataout\(1) & ( (\IR|dataout\(15) & (\IR|dataout\(14) & (\IR|dataout\(13) & !\IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:29:regs|ALT_INV_dataout\(1),
	combout => \inst4|g2:29:buffersB|F[1]~3_combout\);

\inst4|g1:27:regs|dataout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[1]~63_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:27:regs|dataout\(1));

\inst4|g2:27:buffersB|F[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:27:buffersB|F[1]~3_combout\ = ( \IR|dataout\(11) & ( !\inst4|g1:27:regs|dataout\(1) & ( (\IR|dataout\(15) & (\IR|dataout\(14) & (!\IR|dataout\(13) & \IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:27:regs|ALT_INV_dataout\(1),
	combout => \inst4|g2:27:buffersB|F[1]~3_combout\);

\inst4|g1:15:regs|dataout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[1]~63_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:15:regs|dataout\(1));

\inst4|g2:15:buffersB|F[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:15:buffersB|F[1]~3_combout\ = ( \IR|dataout\(11) & ( !\inst4|g1:15:regs|dataout\(1) & ( (!\IR|dataout\(15) & (\IR|dataout\(14) & (\IR|dataout\(13) & \IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:15:regs|ALT_INV_dataout\(1),
	combout => \inst4|g2:15:buffersB|F[1]~3_combout\);

\inst4|g1:10:regs|dataout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[1]~63_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:10:regs|dataout\(1));

\inst4|g2:10:buffersB|F[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:10:buffersB|F[1]~3_combout\ = ( !\IR|dataout\(11) & ( !\inst4|g1:10:regs|dataout\(1) & ( (!\IR|dataout\(15) & (\IR|dataout\(14) & (!\IR|dataout\(13) & \IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:10:regs|ALT_INV_dataout\(1),
	combout => \inst4|g2:10:buffersB|F[1]~3_combout\);

\inst4|g1:14:regs|dataout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[1]~63_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux17~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:14:regs|dataout\(1));

\inst4|g2:14:buffersB|F[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:14:buffersB|F[1]~3_combout\ = ( !\IR|dataout\(11) & ( !\inst4|g1:14:regs|dataout\(1) & ( (!\IR|dataout\(15) & (\IR|dataout\(14) & (\IR|dataout\(13) & \IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:14:regs|ALT_INV_dataout\(1),
	combout => \inst4|g2:14:buffersB|F[1]~3_combout\);

\inst4|g2:0:buffersB|F[1]~338\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[1]~338_combout\ = ( !\inst4|g2:10:buffersB|F[1]~3_combout\ & ( !\inst4|g2:14:buffersB|F[1]~3_combout\ & ( (!\inst4|g2:30:buffersB|F[1]~13_combout\ & (!\inst4|g2:29:buffersB|F[1]~3_combout\ & (!\inst4|g2:27:buffersB|F[1]~3_combout\ & 
-- !\inst4|g2:15:buffersB|F[1]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:30:buffersB|ALT_INV_F[1]~13_combout\,
	datab => \inst4|g2:29:buffersB|ALT_INV_F[1]~3_combout\,
	datac => \inst4|g2:27:buffersB|ALT_INV_F[1]~3_combout\,
	datad => \inst4|g2:15:buffersB|ALT_INV_F[1]~3_combout\,
	datae => \inst4|g2:10:buffersB|ALT_INV_F[1]~3_combout\,
	dataf => \inst4|g2:14:buffersB|ALT_INV_F[1]~3_combout\,
	combout => \inst4|g2:0:buffersB|F[1]~338_combout\);

\inst4|g1:26:regs|dataout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[1]~63_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:26:regs|dataout\(1));

\inst4|g2:26:buffersB|F[1]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:26:buffersB|F[1]~13_combout\ = ( !\IR|dataout\(11) & ( !\inst4|g1:26:regs|dataout\(1) & ( (\IR|dataout\(15) & (\IR|dataout\(14) & (!\IR|dataout\(13) & \IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:26:regs|ALT_INV_dataout\(1),
	combout => \inst4|g2:26:buffersB|F[1]~13_combout\);

\inst4|g1:19:regs|dataout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[1]~63_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:19:regs|dataout\(1));

\inst4|g2:19:buffersB|F[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:19:buffersB|F[1]~3_combout\ = ( \IR|dataout\(11) & ( !\inst4|g1:19:regs|dataout\(1) & ( (\IR|dataout\(15) & (!\IR|dataout\(14) & (!\IR|dataout\(13) & \IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:19:regs|ALT_INV_dataout\(1),
	combout => \inst4|g2:19:buffersB|F[1]~3_combout\);

\inst4|g1:21:regs|dataout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[1]~63_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:21:regs|dataout\(1));

\inst4|g2:21:buffersB|F[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:21:buffersB|F[1]~3_combout\ = ( \IR|dataout\(11) & ( !\inst4|g1:21:regs|dataout\(1) & ( (\IR|dataout\(15) & (!\IR|dataout\(14) & (\IR|dataout\(13) & !\IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:21:regs|ALT_INV_dataout\(1),
	combout => \inst4|g2:21:buffersB|F[1]~3_combout\);

\inst4|g1:13:regs|dataout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[1]~63_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:13:regs|dataout\(1));

\inst4|g2:13:buffersB|F[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:13:buffersB|F[1]~3_combout\ = ( \IR|dataout\(11) & ( !\inst4|g1:13:regs|dataout\(1) & ( (!\IR|dataout\(15) & (\IR|dataout\(14) & (\IR|dataout\(13) & !\IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:13:regs|ALT_INV_dataout\(1),
	combout => \inst4|g2:13:buffersB|F[1]~3_combout\);

\inst4|g1:9:regs|dataout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[1]~63_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux22~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:9:regs|dataout\(1));

\inst4|g2:9:buffersB|F[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:9:buffersB|F[1]~3_combout\ = ( \IR|dataout\(11) & ( !\inst4|g1:9:regs|dataout\(1) & ( (!\IR|dataout\(15) & (\IR|dataout\(14) & (!\IR|dataout\(13) & !\IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:9:regs|ALT_INV_dataout\(1),
	combout => \inst4|g2:9:buffersB|F[1]~3_combout\);

\inst4|g1:11:regs|dataout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[1]~63_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux20~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:11:regs|dataout\(1));

\inst4|g2:11:buffersB|F[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:11:buffersB|F[1]~3_combout\ = ( \IR|dataout\(11) & ( !\inst4|g1:11:regs|dataout\(1) & ( (!\IR|dataout\(15) & (\IR|dataout\(14) & (!\IR|dataout\(13) & \IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:11:regs|ALT_INV_dataout\(1),
	combout => \inst4|g2:11:buffersB|F[1]~3_combout\);

\inst4|g2:0:buffersB|F[1]~339\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[1]~339_combout\ = ( !\inst4|g2:9:buffersB|F[1]~3_combout\ & ( !\inst4|g2:11:buffersB|F[1]~3_combout\ & ( (!\inst4|g2:26:buffersB|F[1]~13_combout\ & (!\inst4|g2:19:buffersB|F[1]~3_combout\ & (!\inst4|g2:21:buffersB|F[1]~3_combout\ & 
-- !\inst4|g2:13:buffersB|F[1]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:26:buffersB|ALT_INV_F[1]~13_combout\,
	datab => \inst4|g2:19:buffersB|ALT_INV_F[1]~3_combout\,
	datac => \inst4|g2:21:buffersB|ALT_INV_F[1]~3_combout\,
	datad => \inst4|g2:13:buffersB|ALT_INV_F[1]~3_combout\,
	datae => \inst4|g2:9:buffersB|ALT_INV_F[1]~3_combout\,
	dataf => \inst4|g2:11:buffersB|ALT_INV_F[1]~3_combout\,
	combout => \inst4|g2:0:buffersB|F[1]~339_combout\);

\inst4|g1:25:regs|dataout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[1]~63_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:25:regs|dataout\(1));

\inst4|g2:25:buffersB|F[1]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:25:buffersB|F[1]~13_combout\ = ( \IR|dataout\(11) & ( !\inst4|g1:25:regs|dataout\(1) & ( (\IR|dataout\(15) & (\IR|dataout\(14) & (!\IR|dataout\(13) & !\IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:25:regs|ALT_INV_dataout\(1),
	combout => \inst4|g2:25:buffersB|F[1]~13_combout\);

\inst4|g1:24:regs|dataout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[1]~63_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:24:regs|dataout\(1));

\inst4|g2:24:buffersB|F[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:24:buffersB|F[1]~3_combout\ = ( !\IR|dataout\(11) & ( !\inst4|g1:24:regs|dataout\(1) & ( (\IR|dataout\(15) & (\IR|dataout\(14) & (!\IR|dataout\(13) & !\IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:24:regs|ALT_INV_dataout\(1),
	combout => \inst4|g2:24:buffersB|F[1]~3_combout\);

\inst4|g1:28:regs|dataout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[1]~63_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:28:regs|dataout\(1));

\inst4|g2:28:buffersB|F[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:28:buffersB|F[1]~3_combout\ = ( !\IR|dataout\(11) & ( !\inst4|g1:28:regs|dataout\(1) & ( (\IR|dataout\(15) & (\IR|dataout\(14) & (\IR|dataout\(13) & !\IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:28:regs|ALT_INV_dataout\(1),
	combout => \inst4|g2:28:buffersB|F[1]~3_combout\);

\inst4|g1:20:regs|dataout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[1]~63_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:20:regs|dataout\(1));

\inst4|g2:20:buffersB|F[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:20:buffersB|F[1]~3_combout\ = ( !\IR|dataout\(11) & ( !\inst4|g1:20:regs|dataout\(1) & ( (\IR|dataout\(15) & (!\IR|dataout\(14) & (\IR|dataout\(13) & !\IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:20:regs|ALT_INV_dataout\(1),
	combout => \inst4|g2:20:buffersB|F[1]~3_combout\);

\inst4|g1:8:regs|dataout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[1]~63_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:8:regs|dataout\(1));

\inst4|g2:8:buffersB|F[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:8:buffersB|F[1]~3_combout\ = ( !\IR|dataout\(11) & ( !\inst4|g1:8:regs|dataout\(1) & ( (!\IR|dataout\(15) & (\IR|dataout\(14) & (!\IR|dataout\(13) & !\IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:8:regs|ALT_INV_dataout\(1),
	combout => \inst4|g2:8:buffersB|F[1]~3_combout\);

\inst4|g1:12:regs|dataout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[1]~63_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:12:regs|dataout\(1));

\inst4|g2:12:buffersB|F[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:12:buffersB|F[1]~3_combout\ = ( !\IR|dataout\(11) & ( !\inst4|g1:12:regs|dataout\(1) & ( (!\IR|dataout\(15) & (\IR|dataout\(14) & (\IR|dataout\(13) & !\IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:12:regs|ALT_INV_dataout\(1),
	combout => \inst4|g2:12:buffersB|F[1]~3_combout\);

\inst4|g2:0:buffersB|F[1]~340\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[1]~340_combout\ = ( !\inst4|g2:8:buffersB|F[1]~3_combout\ & ( !\inst4|g2:12:buffersB|F[1]~3_combout\ & ( (!\inst4|g2:25:buffersB|F[1]~13_combout\ & (!\inst4|g2:24:buffersB|F[1]~3_combout\ & (!\inst4|g2:28:buffersB|F[1]~3_combout\ & 
-- !\inst4|g2:20:buffersB|F[1]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:25:buffersB|ALT_INV_F[1]~13_combout\,
	datab => \inst4|g2:24:buffersB|ALT_INV_F[1]~3_combout\,
	datac => \inst4|g2:28:buffersB|ALT_INV_F[1]~3_combout\,
	datad => \inst4|g2:20:buffersB|ALT_INV_F[1]~3_combout\,
	datae => \inst4|g2:8:buffersB|ALT_INV_F[1]~3_combout\,
	dataf => \inst4|g2:12:buffersB|ALT_INV_F[1]~3_combout\,
	combout => \inst4|g2:0:buffersB|F[1]~340_combout\);

\inst4|g1:7:regs|dataout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[1]~63_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:7:regs|dataout\(1));

\inst4|g2:7:buffersB|F[1]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:7:buffersB|F[1]~11_combout\ = ( \IR|dataout\(11) & ( !\inst4|g1:7:regs|dataout\(1) & ( (!\IR|dataout\(15) & (!\IR|dataout\(14) & (\IR|dataout\(13) & \IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:7:regs|ALT_INV_dataout\(1),
	combout => \inst4|g2:7:buffersB|F[1]~11_combout\);

\inst4|g1:3:regs|dataout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[1]~63_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:3:regs|dataout\(1));

\inst4|g2:3:buffersB|F[1]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:3:buffersB|F[1]~11_combout\ = ( \IR|dataout\(11) & ( !\inst4|g1:3:regs|dataout\(1) & ( (!\IR|dataout\(15) & (!\IR|dataout\(14) & (!\IR|dataout\(13) & \IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:3:regs|ALT_INV_dataout\(1),
	combout => \inst4|g2:3:buffersB|F[1]~11_combout\);

\inst4|g1:5:regs|dataout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[1]~63_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:5:regs|dataout\(1));

\inst4|g2:5:buffersB|F[1]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:5:buffersB|F[1]~11_combout\ = ( \IR|dataout\(11) & ( !\inst4|g1:5:regs|dataout\(1) & ( (!\IR|dataout\(15) & (!\IR|dataout\(14) & (\IR|dataout\(13) & !\IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:5:regs|ALT_INV_dataout\(1),
	combout => \inst4|g2:5:buffersB|F[1]~11_combout\);

\inst4|g1:4:regs|dataout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[1]~63_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:4:regs|dataout\(1));

\inst4|g2:4:buffersB|F[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:4:buffersB|F[1]~3_combout\ = ( !\IR|dataout\(11) & ( !\inst4|g1:4:regs|dataout\(1) & ( (!\IR|dataout\(15) & (!\IR|dataout\(14) & (\IR|dataout\(13) & !\IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:4:regs|ALT_INV_dataout\(1),
	combout => \inst4|g2:4:buffersB|F[1]~3_combout\);

\inst4|g1:2:regs|dataout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[1]~63_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:2:regs|dataout\(1));

\inst4|g2:2:buffersB|F[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:2:buffersB|F[1]~3_combout\ = ( !\IR|dataout\(11) & ( !\inst4|g1:2:regs|dataout\(1) & ( (!\IR|dataout\(15) & (!\IR|dataout\(14) & (!\IR|dataout\(13) & \IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:2:regs|ALT_INV_dataout\(1),
	combout => \inst4|g2:2:buffersB|F[1]~3_combout\);

\inst4|g1:1:regs|dataout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[1]~63_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:1:regs|dataout\(1));

\inst4|g2:0:buffersB|F[1]~341\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[1]~341_combout\ = ( !\IR|dataout\(11) & ( \inst4|g1:1:regs|dataout\(1) & ( (!\IR|dataout\(15) & (!\IR|dataout\(14) & (!\IR|dataout\(13) & !\IR|dataout\(12)))) ) ) ) # ( \IR|dataout\(11) & ( !\inst4|g1:1:regs|dataout\(1) & ( 
-- (!\IR|dataout\(15) & (!\IR|dataout\(14) & (!\IR|dataout\(13) & !\IR|dataout\(12)))) ) ) ) # ( !\IR|dataout\(11) & ( !\inst4|g1:1:regs|dataout\(1) & ( (!\IR|dataout\(15) & (!\IR|dataout\(14) & (!\IR|dataout\(13) & !\IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:1:regs|ALT_INV_dataout\(1),
	combout => \inst4|g2:0:buffersB|F[1]~341_combout\);

\inst4|g2:0:buffersB|F[1]~342\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[1]~342_combout\ = ( !\inst4|g2:2:buffersB|F[1]~3_combout\ & ( !\inst4|g2:0:buffersB|F[1]~341_combout\ & ( (!\inst4|g2:7:buffersB|F[1]~11_combout\ & (!\inst4|g2:3:buffersB|F[1]~11_combout\ & (!\inst4|g2:5:buffersB|F[1]~11_combout\ & 
-- !\inst4|g2:4:buffersB|F[1]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:7:buffersB|ALT_INV_F[1]~11_combout\,
	datab => \inst4|g2:3:buffersB|ALT_INV_F[1]~11_combout\,
	datac => \inst4|g2:5:buffersB|ALT_INV_F[1]~11_combout\,
	datad => \inst4|g2:4:buffersB|ALT_INV_F[1]~3_combout\,
	datae => \inst4|g2:2:buffersB|ALT_INV_F[1]~3_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[1]~341_combout\,
	combout => \inst4|g2:0:buffersB|F[1]~342_combout\);

\inst4|g1:18:regs|dataout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[1]~63_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:18:regs|dataout\(1));

\inst4|g2:18:buffersB|F[1]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:18:buffersB|F[1]~13_combout\ = ( !\IR|dataout\(11) & ( !\inst4|g1:18:regs|dataout\(1) & ( (\IR|dataout\(15) & (!\IR|dataout\(14) & (!\IR|dataout\(13) & \IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:18:regs|ALT_INV_dataout\(1),
	combout => \inst4|g2:18:buffersB|F[1]~13_combout\);

\inst4|g1:16:regs|dataout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[1]~63_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:16:regs|dataout\(1));

\inst4|g2:16:buffersB|F[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:16:buffersB|F[1]~3_combout\ = ( !\IR|dataout\(11) & ( !\inst4|g1:16:regs|dataout\(1) & ( (\IR|dataout\(15) & (!\IR|dataout\(14) & (!\IR|dataout\(13) & !\IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:16:regs|ALT_INV_dataout\(1),
	combout => \inst4|g2:16:buffersB|F[1]~3_combout\);

\inst4|g1:17:regs|dataout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[1]~63_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:17:regs|dataout\(1));

\inst4|g2:17:buffersB|F[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:17:buffersB|F[1]~3_combout\ = ( \IR|dataout\(11) & ( !\inst4|g1:17:regs|dataout\(1) & ( (\IR|dataout\(15) & (!\IR|dataout\(14) & (!\IR|dataout\(13) & !\IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:17:regs|ALT_INV_dataout\(1),
	combout => \inst4|g2:17:buffersB|F[1]~3_combout\);

\inst4|g1:23:regs|dataout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[1]~63_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:23:regs|dataout\(1));

\inst4|g2:23:buffersB|F[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:23:buffersB|F[1]~3_combout\ = ( \IR|dataout\(11) & ( !\inst4|g1:23:regs|dataout\(1) & ( (\IR|dataout\(15) & (!\IR|dataout\(14) & (\IR|dataout\(13) & \IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:23:regs|ALT_INV_dataout\(1),
	combout => \inst4|g2:23:buffersB|F[1]~3_combout\);

\inst4|g1:6:regs|dataout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[1]~63_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:6:regs|dataout\(1));

\inst4|g2:6:buffersB|F[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:6:buffersB|F[1]~3_combout\ = ( !\IR|dataout\(11) & ( !\inst4|g1:6:regs|dataout\(1) & ( (!\IR|dataout\(15) & (!\IR|dataout\(14) & (\IR|dataout\(13) & \IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:6:regs|ALT_INV_dataout\(1),
	combout => \inst4|g2:6:buffersB|F[1]~3_combout\);

\inst4|g1:22:regs|dataout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[1]~63_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:22:regs|dataout\(1));

\inst4|g2:22:buffersB|F[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:22:buffersB|F[1]~3_combout\ = ( !\IR|dataout\(11) & ( !\inst4|g1:22:regs|dataout\(1) & ( (\IR|dataout\(15) & (!\IR|dataout\(14) & (\IR|dataout\(13) & \IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:22:regs|ALT_INV_dataout\(1),
	combout => \inst4|g2:22:buffersB|F[1]~3_combout\);

\inst4|g2:0:buffersB|F[1]~343\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[1]~343_combout\ = ( !\inst4|g2:6:buffersB|F[1]~3_combout\ & ( !\inst4|g2:22:buffersB|F[1]~3_combout\ & ( (!\inst4|g2:18:buffersB|F[1]~13_combout\ & (!\inst4|g2:16:buffersB|F[1]~3_combout\ & (!\inst4|g2:17:buffersB|F[1]~3_combout\ & 
-- !\inst4|g2:23:buffersB|F[1]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:18:buffersB|ALT_INV_F[1]~13_combout\,
	datab => \inst4|g2:16:buffersB|ALT_INV_F[1]~3_combout\,
	datac => \inst4|g2:17:buffersB|ALT_INV_F[1]~3_combout\,
	datad => \inst4|g2:23:buffersB|ALT_INV_F[1]~3_combout\,
	datae => \inst4|g2:6:buffersB|ALT_INV_F[1]~3_combout\,
	dataf => \inst4|g2:22:buffersB|ALT_INV_F[1]~3_combout\,
	combout => \inst4|g2:0:buffersB|F[1]~343_combout\);

\inst4|g2:0:buffersB|F[1]~344\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[1]~344_combout\ = ( \inst4|g2:0:buffersB|F[1]~342_combout\ & ( \inst4|g2:0:buffersB|F[1]~343_combout\ & ( (!\inst4|g2:31:buffersB|F[1]~23_combout\ & (\inst4|g2:0:buffersB|F[1]~338_combout\ & (\inst4|g2:0:buffersB|F[1]~339_combout\ & 
-- \inst4|g2:0:buffersB|F[1]~340_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:31:buffersB|ALT_INV_F[1]~23_combout\,
	datab => \inst4|g2:0:buffersB|ALT_INV_F[1]~338_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[1]~339_combout\,
	datad => \inst4|g2:0:buffersB|ALT_INV_F[1]~340_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[1]~342_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[1]~343_combout\,
	combout => \inst4|g2:0:buffersB|F[1]~344_combout\);

\selector|Mux30~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \selector|Mux30~0_combout\ = (!\selector|Mux31~0_combout\ & ((\inst4|g2:0:buffersB|F[1]~344_combout\))) # (\selector|Mux31~0_combout\ & (\IR|dataout\(1)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(1),
	datab => \selector|ALT_INV_Mux31~0_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[1]~344_combout\,
	combout => \selector|Mux30~0_combout\);

\ALU|Add0~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~73_sumout\ = SUM(( !\selector|Mux30~0_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~78\ ))
-- \ALU|Add0~74\ = CARRY(( !\selector|Mux30~0_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000010001011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(27),
	datab => \IR|ALT_INV_dataout\(26),
	datad => \selector|ALT_INV_Mux30~0_combout\,
	cin => \ALU|Add0~78\,
	sumout => \ALU|Add0~73_sumout\,
	cout => \ALU|Add0~74\);

\ALU|Add1~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~73_sumout\ = SUM(( \ALU|Add0~73_sumout\ ) + ( \inst4|g2:0:buffersA|F[1]~353_combout\ ) + ( \ALU|Add1~78\ ))
-- \ALU|Add1~74\ = CARRY(( \ALU|Add0~73_sumout\ ) + ( \inst4|g2:0:buffersA|F[1]~353_combout\ ) + ( \ALU|Add1~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALU|ALT_INV_Add0~73_sumout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[1]~353_combout\,
	cin => \ALU|Add1~78\,
	sumout => \ALU|Add1~73_sumout\,
	cout => \ALU|Add1~74\);

\ALU|Mux31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux31~0_combout\ = ( \ALU|Add1~73_sumout\ & ( (!\IR|dataout\(27)) # ((!\IR|dataout\(26) & (\ALU|Add0~73_sumout\ & \inst4|g2:0:buffersA|F[1]~353_combout\)) # (\IR|dataout\(26) & ((\inst4|g2:0:buffersA|F[1]~353_combout\) # (\ALU|Add0~73_sumout\)))) ) ) 
-- # ( !\ALU|Add1~73_sumout\ & ( (\IR|dataout\(27) & ((!\IR|dataout\(26) & (\ALU|Add0~73_sumout\ & \inst4|g2:0:buffersA|F[1]~353_combout\)) # (\IR|dataout\(26) & ((\inst4|g2:0:buffersA|F[1]~353_combout\) # (\ALU|Add0~73_sumout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010011110011011101111100000001000100111100110111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(26),
	datab => \IR|ALT_INV_dataout\(27),
	datac => \ALU|ALT_INV_Add0~73_sumout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[1]~353_combout\,
	datae => \ALU|ALT_INV_Add1~73_sumout\,
	combout => \ALU|Mux31~0_combout\);

\IO_IN[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IO_IN(1),
	o => \IO_IN[1]~input_o\);

\inst4|g2:31:buffersB|F[2]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:31:buffersB|F[2]~22_combout\ = (\inst4|dec_rdB|Mux31~0_combout\ & !\inst4|g1:31:regs|dataout\(2))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~0_combout\,
	datab => \inst4|g1:31:regs|ALT_INV_dataout\(2),
	combout => \inst4|g2:31:buffersB|F[2]~22_combout\);

\inst4|g1:30:regs|dataout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[2]~62_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:30:regs|dataout\(2));

\inst4|g2:30:buffersB|F[2]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:30:buffersB|F[2]~12_combout\ = ( !\IR|dataout\(11) & ( !\inst4|g1:30:regs|dataout\(2) & ( (\IR|dataout\(15) & (\IR|dataout\(14) & (\IR|dataout\(13) & \IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:30:regs|ALT_INV_dataout\(2),
	combout => \inst4|g2:30:buffersB|F[2]~12_combout\);

\inst4|g1:29:regs|dataout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[2]~62_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:29:regs|dataout\(2));

\inst4|g2:29:buffersB|F[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:29:buffersB|F[2]~2_combout\ = ( \IR|dataout\(11) & ( !\inst4|g1:29:regs|dataout\(2) & ( (\IR|dataout\(15) & (\IR|dataout\(14) & (\IR|dataout\(13) & !\IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:29:regs|ALT_INV_dataout\(2),
	combout => \inst4|g2:29:buffersB|F[2]~2_combout\);

\inst4|g1:27:regs|dataout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[2]~62_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:27:regs|dataout\(2));

\inst4|g2:27:buffersB|F[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:27:buffersB|F[2]~2_combout\ = ( \IR|dataout\(11) & ( !\inst4|g1:27:regs|dataout\(2) & ( (\IR|dataout\(15) & (\IR|dataout\(14) & (!\IR|dataout\(13) & \IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:27:regs|ALT_INV_dataout\(2),
	combout => \inst4|g2:27:buffersB|F[2]~2_combout\);

\inst4|g1:15:regs|dataout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[2]~62_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:15:regs|dataout\(2));

\inst4|g2:15:buffersB|F[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:15:buffersB|F[2]~2_combout\ = ( \IR|dataout\(11) & ( !\inst4|g1:15:regs|dataout\(2) & ( (!\IR|dataout\(15) & (\IR|dataout\(14) & (\IR|dataout\(13) & \IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:15:regs|ALT_INV_dataout\(2),
	combout => \inst4|g2:15:buffersB|F[2]~2_combout\);

\inst4|g1:10:regs|dataout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[2]~62_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:10:regs|dataout\(2));

\inst4|g2:10:buffersB|F[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:10:buffersB|F[2]~2_combout\ = ( !\IR|dataout\(11) & ( !\inst4|g1:10:regs|dataout\(2) & ( (!\IR|dataout\(15) & (\IR|dataout\(14) & (!\IR|dataout\(13) & \IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:10:regs|ALT_INV_dataout\(2),
	combout => \inst4|g2:10:buffersB|F[2]~2_combout\);

\inst4|g1:14:regs|dataout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[2]~62_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux17~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:14:regs|dataout\(2));

\inst4|g2:14:buffersB|F[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:14:buffersB|F[2]~2_combout\ = ( !\IR|dataout\(11) & ( !\inst4|g1:14:regs|dataout\(2) & ( (!\IR|dataout\(15) & (\IR|dataout\(14) & (\IR|dataout\(13) & \IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:14:regs|ALT_INV_dataout\(2),
	combout => \inst4|g2:14:buffersB|F[2]~2_combout\);

\inst4|g2:0:buffersB|F[2]~331\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[2]~331_combout\ = ( !\inst4|g2:10:buffersB|F[2]~2_combout\ & ( !\inst4|g2:14:buffersB|F[2]~2_combout\ & ( (!\inst4|g2:30:buffersB|F[2]~12_combout\ & (!\inst4|g2:29:buffersB|F[2]~2_combout\ & (!\inst4|g2:27:buffersB|F[2]~2_combout\ & 
-- !\inst4|g2:15:buffersB|F[2]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:30:buffersB|ALT_INV_F[2]~12_combout\,
	datab => \inst4|g2:29:buffersB|ALT_INV_F[2]~2_combout\,
	datac => \inst4|g2:27:buffersB|ALT_INV_F[2]~2_combout\,
	datad => \inst4|g2:15:buffersB|ALT_INV_F[2]~2_combout\,
	datae => \inst4|g2:10:buffersB|ALT_INV_F[2]~2_combout\,
	dataf => \inst4|g2:14:buffersB|ALT_INV_F[2]~2_combout\,
	combout => \inst4|g2:0:buffersB|F[2]~331_combout\);

\inst4|g1:26:regs|dataout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[2]~62_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:26:regs|dataout\(2));

\inst4|g2:26:buffersB|F[2]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:26:buffersB|F[2]~12_combout\ = ( !\IR|dataout\(11) & ( !\inst4|g1:26:regs|dataout\(2) & ( (\IR|dataout\(15) & (\IR|dataout\(14) & (!\IR|dataout\(13) & \IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:26:regs|ALT_INV_dataout\(2),
	combout => \inst4|g2:26:buffersB|F[2]~12_combout\);

\inst4|g1:19:regs|dataout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[2]~62_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:19:regs|dataout\(2));

\inst4|g2:19:buffersB|F[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:19:buffersB|F[2]~2_combout\ = ( \IR|dataout\(11) & ( !\inst4|g1:19:regs|dataout\(2) & ( (\IR|dataout\(15) & (!\IR|dataout\(14) & (!\IR|dataout\(13) & \IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:19:regs|ALT_INV_dataout\(2),
	combout => \inst4|g2:19:buffersB|F[2]~2_combout\);

\inst4|g1:21:regs|dataout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[2]~62_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:21:regs|dataout\(2));

\inst4|g2:21:buffersB|F[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:21:buffersB|F[2]~2_combout\ = ( \IR|dataout\(11) & ( !\inst4|g1:21:regs|dataout\(2) & ( (\IR|dataout\(15) & (!\IR|dataout\(14) & (\IR|dataout\(13) & !\IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:21:regs|ALT_INV_dataout\(2),
	combout => \inst4|g2:21:buffersB|F[2]~2_combout\);

\inst4|g1:13:regs|dataout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[2]~62_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:13:regs|dataout\(2));

\inst4|g2:13:buffersB|F[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:13:buffersB|F[2]~2_combout\ = ( \IR|dataout\(11) & ( !\inst4|g1:13:regs|dataout\(2) & ( (!\IR|dataout\(15) & (\IR|dataout\(14) & (\IR|dataout\(13) & !\IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:13:regs|ALT_INV_dataout\(2),
	combout => \inst4|g2:13:buffersB|F[2]~2_combout\);

\inst4|g1:9:regs|dataout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[2]~62_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux22~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:9:regs|dataout\(2));

\inst4|g2:9:buffersB|F[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:9:buffersB|F[2]~2_combout\ = ( \IR|dataout\(11) & ( !\inst4|g1:9:regs|dataout\(2) & ( (!\IR|dataout\(15) & (\IR|dataout\(14) & (!\IR|dataout\(13) & !\IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:9:regs|ALT_INV_dataout\(2),
	combout => \inst4|g2:9:buffersB|F[2]~2_combout\);

\inst4|g1:11:regs|dataout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[2]~62_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux20~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:11:regs|dataout\(2));

\inst4|g2:11:buffersB|F[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:11:buffersB|F[2]~2_combout\ = ( \IR|dataout\(11) & ( !\inst4|g1:11:regs|dataout\(2) & ( (!\IR|dataout\(15) & (\IR|dataout\(14) & (!\IR|dataout\(13) & \IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:11:regs|ALT_INV_dataout\(2),
	combout => \inst4|g2:11:buffersB|F[2]~2_combout\);

\inst4|g2:0:buffersB|F[2]~332\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[2]~332_combout\ = ( !\inst4|g2:9:buffersB|F[2]~2_combout\ & ( !\inst4|g2:11:buffersB|F[2]~2_combout\ & ( (!\inst4|g2:26:buffersB|F[2]~12_combout\ & (!\inst4|g2:19:buffersB|F[2]~2_combout\ & (!\inst4|g2:21:buffersB|F[2]~2_combout\ & 
-- !\inst4|g2:13:buffersB|F[2]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:26:buffersB|ALT_INV_F[2]~12_combout\,
	datab => \inst4|g2:19:buffersB|ALT_INV_F[2]~2_combout\,
	datac => \inst4|g2:21:buffersB|ALT_INV_F[2]~2_combout\,
	datad => \inst4|g2:13:buffersB|ALT_INV_F[2]~2_combout\,
	datae => \inst4|g2:9:buffersB|ALT_INV_F[2]~2_combout\,
	dataf => \inst4|g2:11:buffersB|ALT_INV_F[2]~2_combout\,
	combout => \inst4|g2:0:buffersB|F[2]~332_combout\);

\inst4|g1:25:regs|dataout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[2]~62_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:25:regs|dataout\(2));

\inst4|g2:25:buffersB|F[2]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:25:buffersB|F[2]~12_combout\ = ( \IR|dataout\(11) & ( !\inst4|g1:25:regs|dataout\(2) & ( (\IR|dataout\(15) & (\IR|dataout\(14) & (!\IR|dataout\(13) & !\IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:25:regs|ALT_INV_dataout\(2),
	combout => \inst4|g2:25:buffersB|F[2]~12_combout\);

\inst4|g1:24:regs|dataout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[2]~62_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:24:regs|dataout\(2));

\inst4|g2:24:buffersB|F[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:24:buffersB|F[2]~2_combout\ = ( !\IR|dataout\(11) & ( !\inst4|g1:24:regs|dataout\(2) & ( (\IR|dataout\(15) & (\IR|dataout\(14) & (!\IR|dataout\(13) & !\IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:24:regs|ALT_INV_dataout\(2),
	combout => \inst4|g2:24:buffersB|F[2]~2_combout\);

\inst4|g1:28:regs|dataout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[2]~62_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:28:regs|dataout\(2));

\inst4|g2:28:buffersB|F[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:28:buffersB|F[2]~2_combout\ = ( !\IR|dataout\(11) & ( !\inst4|g1:28:regs|dataout\(2) & ( (\IR|dataout\(15) & (\IR|dataout\(14) & (\IR|dataout\(13) & !\IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:28:regs|ALT_INV_dataout\(2),
	combout => \inst4|g2:28:buffersB|F[2]~2_combout\);

\inst4|g1:20:regs|dataout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[2]~62_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:20:regs|dataout\(2));

\inst4|g2:20:buffersB|F[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:20:buffersB|F[2]~2_combout\ = ( !\IR|dataout\(11) & ( !\inst4|g1:20:regs|dataout\(2) & ( (\IR|dataout\(15) & (!\IR|dataout\(14) & (\IR|dataout\(13) & !\IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:20:regs|ALT_INV_dataout\(2),
	combout => \inst4|g2:20:buffersB|F[2]~2_combout\);

\inst4|g1:8:regs|dataout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[2]~62_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:8:regs|dataout\(2));

\inst4|g2:8:buffersB|F[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:8:buffersB|F[2]~2_combout\ = ( !\IR|dataout\(11) & ( !\inst4|g1:8:regs|dataout\(2) & ( (!\IR|dataout\(15) & (\IR|dataout\(14) & (!\IR|dataout\(13) & !\IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:8:regs|ALT_INV_dataout\(2),
	combout => \inst4|g2:8:buffersB|F[2]~2_combout\);

\inst4|g1:12:regs|dataout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[2]~62_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:12:regs|dataout\(2));

\inst4|g2:12:buffersB|F[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:12:buffersB|F[2]~2_combout\ = ( !\IR|dataout\(11) & ( !\inst4|g1:12:regs|dataout\(2) & ( (!\IR|dataout\(15) & (\IR|dataout\(14) & (\IR|dataout\(13) & !\IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:12:regs|ALT_INV_dataout\(2),
	combout => \inst4|g2:12:buffersB|F[2]~2_combout\);

\inst4|g2:0:buffersB|F[2]~333\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[2]~333_combout\ = ( !\inst4|g2:8:buffersB|F[2]~2_combout\ & ( !\inst4|g2:12:buffersB|F[2]~2_combout\ & ( (!\inst4|g2:25:buffersB|F[2]~12_combout\ & (!\inst4|g2:24:buffersB|F[2]~2_combout\ & (!\inst4|g2:28:buffersB|F[2]~2_combout\ & 
-- !\inst4|g2:20:buffersB|F[2]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:25:buffersB|ALT_INV_F[2]~12_combout\,
	datab => \inst4|g2:24:buffersB|ALT_INV_F[2]~2_combout\,
	datac => \inst4|g2:28:buffersB|ALT_INV_F[2]~2_combout\,
	datad => \inst4|g2:20:buffersB|ALT_INV_F[2]~2_combout\,
	datae => \inst4|g2:8:buffersB|ALT_INV_F[2]~2_combout\,
	dataf => \inst4|g2:12:buffersB|ALT_INV_F[2]~2_combout\,
	combout => \inst4|g2:0:buffersB|F[2]~333_combout\);

\inst4|g1:7:regs|dataout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[2]~62_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:7:regs|dataout\(2));

\inst4|g2:7:buffersB|F[2]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:7:buffersB|F[2]~10_combout\ = ( \IR|dataout\(11) & ( !\inst4|g1:7:regs|dataout\(2) & ( (!\IR|dataout\(15) & (!\IR|dataout\(14) & (\IR|dataout\(13) & \IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:7:regs|ALT_INV_dataout\(2),
	combout => \inst4|g2:7:buffersB|F[2]~10_combout\);

\inst4|g1:3:regs|dataout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[2]~62_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:3:regs|dataout\(2));

\inst4|g2:3:buffersB|F[2]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:3:buffersB|F[2]~10_combout\ = ( \IR|dataout\(11) & ( !\inst4|g1:3:regs|dataout\(2) & ( (!\IR|dataout\(15) & (!\IR|dataout\(14) & (!\IR|dataout\(13) & \IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:3:regs|ALT_INV_dataout\(2),
	combout => \inst4|g2:3:buffersB|F[2]~10_combout\);

\inst4|g1:5:regs|dataout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[2]~62_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:5:regs|dataout\(2));

\inst4|g2:5:buffersB|F[2]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:5:buffersB|F[2]~10_combout\ = ( \IR|dataout\(11) & ( !\inst4|g1:5:regs|dataout\(2) & ( (!\IR|dataout\(15) & (!\IR|dataout\(14) & (\IR|dataout\(13) & !\IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:5:regs|ALT_INV_dataout\(2),
	combout => \inst4|g2:5:buffersB|F[2]~10_combout\);

\inst4|g1:4:regs|dataout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[2]~62_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:4:regs|dataout\(2));

\inst4|g2:4:buffersB|F[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:4:buffersB|F[2]~2_combout\ = ( !\IR|dataout\(11) & ( !\inst4|g1:4:regs|dataout\(2) & ( (!\IR|dataout\(15) & (!\IR|dataout\(14) & (\IR|dataout\(13) & !\IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:4:regs|ALT_INV_dataout\(2),
	combout => \inst4|g2:4:buffersB|F[2]~2_combout\);

\inst4|g1:2:regs|dataout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[2]~62_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:2:regs|dataout\(2));

\inst4|g2:2:buffersB|F[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:2:buffersB|F[2]~2_combout\ = ( !\IR|dataout\(11) & ( !\inst4|g1:2:regs|dataout\(2) & ( (!\IR|dataout\(15) & (!\IR|dataout\(14) & (!\IR|dataout\(13) & \IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:2:regs|ALT_INV_dataout\(2),
	combout => \inst4|g2:2:buffersB|F[2]~2_combout\);

\inst4|g1:1:regs|dataout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[2]~62_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:1:regs|dataout\(2));

\inst4|g2:0:buffersB|F[2]~334\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[2]~334_combout\ = ( !\IR|dataout\(11) & ( \inst4|g1:1:regs|dataout\(2) & ( (!\IR|dataout\(15) & (!\IR|dataout\(14) & (!\IR|dataout\(13) & !\IR|dataout\(12)))) ) ) ) # ( \IR|dataout\(11) & ( !\inst4|g1:1:regs|dataout\(2) & ( 
-- (!\IR|dataout\(15) & (!\IR|dataout\(14) & (!\IR|dataout\(13) & !\IR|dataout\(12)))) ) ) ) # ( !\IR|dataout\(11) & ( !\inst4|g1:1:regs|dataout\(2) & ( (!\IR|dataout\(15) & (!\IR|dataout\(14) & (!\IR|dataout\(13) & !\IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:1:regs|ALT_INV_dataout\(2),
	combout => \inst4|g2:0:buffersB|F[2]~334_combout\);

\inst4|g2:0:buffersB|F[2]~335\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[2]~335_combout\ = ( !\inst4|g2:2:buffersB|F[2]~2_combout\ & ( !\inst4|g2:0:buffersB|F[2]~334_combout\ & ( (!\inst4|g2:7:buffersB|F[2]~10_combout\ & (!\inst4|g2:3:buffersB|F[2]~10_combout\ & (!\inst4|g2:5:buffersB|F[2]~10_combout\ & 
-- !\inst4|g2:4:buffersB|F[2]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:7:buffersB|ALT_INV_F[2]~10_combout\,
	datab => \inst4|g2:3:buffersB|ALT_INV_F[2]~10_combout\,
	datac => \inst4|g2:5:buffersB|ALT_INV_F[2]~10_combout\,
	datad => \inst4|g2:4:buffersB|ALT_INV_F[2]~2_combout\,
	datae => \inst4|g2:2:buffersB|ALT_INV_F[2]~2_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[2]~334_combout\,
	combout => \inst4|g2:0:buffersB|F[2]~335_combout\);

\inst4|g1:18:regs|dataout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[2]~62_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:18:regs|dataout\(2));

\inst4|g2:18:buffersB|F[2]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:18:buffersB|F[2]~12_combout\ = ( !\IR|dataout\(11) & ( !\inst4|g1:18:regs|dataout\(2) & ( (\IR|dataout\(15) & (!\IR|dataout\(14) & (!\IR|dataout\(13) & \IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:18:regs|ALT_INV_dataout\(2),
	combout => \inst4|g2:18:buffersB|F[2]~12_combout\);

\inst4|g1:16:regs|dataout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[2]~62_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:16:regs|dataout\(2));

\inst4|g2:16:buffersB|F[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:16:buffersB|F[2]~2_combout\ = ( !\IR|dataout\(11) & ( !\inst4|g1:16:regs|dataout\(2) & ( (\IR|dataout\(15) & (!\IR|dataout\(14) & (!\IR|dataout\(13) & !\IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:16:regs|ALT_INV_dataout\(2),
	combout => \inst4|g2:16:buffersB|F[2]~2_combout\);

\inst4|g1:17:regs|dataout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[2]~62_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:17:regs|dataout\(2));

\inst4|g2:17:buffersB|F[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:17:buffersB|F[2]~2_combout\ = ( \IR|dataout\(11) & ( !\inst4|g1:17:regs|dataout\(2) & ( (\IR|dataout\(15) & (!\IR|dataout\(14) & (!\IR|dataout\(13) & !\IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:17:regs|ALT_INV_dataout\(2),
	combout => \inst4|g2:17:buffersB|F[2]~2_combout\);

\inst4|g1:23:regs|dataout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[2]~62_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:23:regs|dataout\(2));

\inst4|g2:23:buffersB|F[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:23:buffersB|F[2]~2_combout\ = ( \IR|dataout\(11) & ( !\inst4|g1:23:regs|dataout\(2) & ( (\IR|dataout\(15) & (!\IR|dataout\(14) & (\IR|dataout\(13) & \IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:23:regs|ALT_INV_dataout\(2),
	combout => \inst4|g2:23:buffersB|F[2]~2_combout\);

\inst4|g1:6:regs|dataout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[2]~62_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:6:regs|dataout\(2));

\inst4|g2:6:buffersB|F[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:6:buffersB|F[2]~2_combout\ = ( !\IR|dataout\(11) & ( !\inst4|g1:6:regs|dataout\(2) & ( (!\IR|dataout\(15) & (!\IR|dataout\(14) & (\IR|dataout\(13) & \IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:6:regs|ALT_INV_dataout\(2),
	combout => \inst4|g2:6:buffersB|F[2]~2_combout\);

\inst4|g1:22:regs|dataout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[2]~62_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:22:regs|dataout\(2));

\inst4|g2:22:buffersB|F[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:22:buffersB|F[2]~2_combout\ = ( !\IR|dataout\(11) & ( !\inst4|g1:22:regs|dataout\(2) & ( (\IR|dataout\(15) & (!\IR|dataout\(14) & (\IR|dataout\(13) & \IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:22:regs|ALT_INV_dataout\(2),
	combout => \inst4|g2:22:buffersB|F[2]~2_combout\);

\inst4|g2:0:buffersB|F[2]~336\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[2]~336_combout\ = ( !\inst4|g2:6:buffersB|F[2]~2_combout\ & ( !\inst4|g2:22:buffersB|F[2]~2_combout\ & ( (!\inst4|g2:18:buffersB|F[2]~12_combout\ & (!\inst4|g2:16:buffersB|F[2]~2_combout\ & (!\inst4|g2:17:buffersB|F[2]~2_combout\ & 
-- !\inst4|g2:23:buffersB|F[2]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:18:buffersB|ALT_INV_F[2]~12_combout\,
	datab => \inst4|g2:16:buffersB|ALT_INV_F[2]~2_combout\,
	datac => \inst4|g2:17:buffersB|ALT_INV_F[2]~2_combout\,
	datad => \inst4|g2:23:buffersB|ALT_INV_F[2]~2_combout\,
	datae => \inst4|g2:6:buffersB|ALT_INV_F[2]~2_combout\,
	dataf => \inst4|g2:22:buffersB|ALT_INV_F[2]~2_combout\,
	combout => \inst4|g2:0:buffersB|F[2]~336_combout\);

\inst4|g2:0:buffersB|F[2]~337\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[2]~337_combout\ = ( \inst4|g2:0:buffersB|F[2]~335_combout\ & ( \inst4|g2:0:buffersB|F[2]~336_combout\ & ( (!\inst4|g2:31:buffersB|F[2]~22_combout\ & (\inst4|g2:0:buffersB|F[2]~331_combout\ & (\inst4|g2:0:buffersB|F[2]~332_combout\ & 
-- \inst4|g2:0:buffersB|F[2]~333_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:31:buffersB|ALT_INV_F[2]~22_combout\,
	datab => \inst4|g2:0:buffersB|ALT_INV_F[2]~331_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[2]~332_combout\,
	datad => \inst4|g2:0:buffersB|ALT_INV_F[2]~333_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[2]~335_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[2]~336_combout\,
	combout => \inst4|g2:0:buffersB|F[2]~337_combout\);

\selector|Mux29~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \selector|Mux29~0_combout\ = (!\selector|Mux31~0_combout\ & ((\inst4|g2:0:buffersB|F[2]~337_combout\))) # (\selector|Mux31~0_combout\ & (\IR|dataout\(2)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(2),
	datab => \selector|ALT_INV_Mux31~0_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[2]~337_combout\,
	combout => \selector|Mux29~0_combout\);

\ALU|Add0~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~101_sumout\ = SUM(( !\selector|Mux29~0_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~74\ ))
-- \ALU|Add0~102\ = CARRY(( !\selector|Mux29~0_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000010001011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(27),
	datab => \IR|ALT_INV_dataout\(26),
	datad => \selector|ALT_INV_Mux29~0_combout\,
	cin => \ALU|Add0~74\,
	sumout => \ALU|Add0~101_sumout\,
	cout => \ALU|Add0~102\);

\ALU|Add1~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~101_sumout\ = SUM(( \ALU|Add0~101_sumout\ ) + ( \inst4|g2:0:buffersA|F[2]~469_combout\ ) + ( \ALU|Add1~74\ ))
-- \ALU|Add1~102\ = CARRY(( \ALU|Add0~101_sumout\ ) + ( \inst4|g2:0:buffersA|F[2]~469_combout\ ) + ( \ALU|Add1~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALU|ALT_INV_Add0~101_sumout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[2]~469_combout\,
	cin => \ALU|Add1~74\,
	sumout => \ALU|Add1~101_sumout\,
	cout => \ALU|Add1~102\);

\ALU|Mux30~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux30~0_combout\ = ( \ALU|Add1~101_sumout\ & ( (!\IR|dataout\(27)) # ((!\IR|dataout\(26) & (\ALU|Add0~101_sumout\ & \inst4|g2:0:buffersA|F[2]~469_combout\)) # (\IR|dataout\(26) & ((\inst4|g2:0:buffersA|F[2]~469_combout\) # (\ALU|Add0~101_sumout\)))) 
-- ) ) # ( !\ALU|Add1~101_sumout\ & ( (\IR|dataout\(27) & ((!\IR|dataout\(26) & (\ALU|Add0~101_sumout\ & \inst4|g2:0:buffersA|F[2]~469_combout\)) # (\IR|dataout\(26) & ((\inst4|g2:0:buffersA|F[2]~469_combout\) # (\ALU|Add0~101_sumout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010011110011011101111100000001000100111100110111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(26),
	datab => \IR|ALT_INV_dataout\(27),
	datac => \ALU|ALT_INV_Add0~101_sumout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[2]~469_combout\,
	datae => \ALU|ALT_INV_Add1~101_sumout\,
	combout => \ALU|Mux30~0_combout\);

\IO_IN[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IO_IN(2),
	o => \IO_IN[2]~input_o\);

\inst4|g2:31:buffersB|F[3]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:31:buffersB|F[3]~21_combout\ = (\inst4|dec_rdB|Mux31~0_combout\ & !\inst4|g1:31:regs|dataout\(3))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~0_combout\,
	datab => \inst4|g1:31:regs|ALT_INV_dataout\(3),
	combout => \inst4|g2:31:buffersB|F[3]~21_combout\);

\inst4|g1:30:regs|dataout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[3]~61_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:30:regs|dataout\(3));

\inst4|g2:30:buffersB|F[3]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:30:buffersB|F[3]~11_combout\ = ( !\IR|dataout\(11) & ( !\inst4|g1:30:regs|dataout\(3) & ( (\IR|dataout\(15) & (\IR|dataout\(14) & (\IR|dataout\(13) & \IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:30:regs|ALT_INV_dataout\(3),
	combout => \inst4|g2:30:buffersB|F[3]~11_combout\);

\inst4|g1:29:regs|dataout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[3]~61_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:29:regs|dataout\(3));

\inst4|g2:29:buffersB|F[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:29:buffersB|F[3]~1_combout\ = ( \IR|dataout\(11) & ( !\inst4|g1:29:regs|dataout\(3) & ( (\IR|dataout\(15) & (\IR|dataout\(14) & (\IR|dataout\(13) & !\IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:29:regs|ALT_INV_dataout\(3),
	combout => \inst4|g2:29:buffersB|F[3]~1_combout\);

\inst4|g1:27:regs|dataout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[3]~61_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:27:regs|dataout\(3));

\inst4|g2:27:buffersB|F[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:27:buffersB|F[3]~1_combout\ = ( \IR|dataout\(11) & ( !\inst4|g1:27:regs|dataout\(3) & ( (\IR|dataout\(15) & (\IR|dataout\(14) & (!\IR|dataout\(13) & \IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:27:regs|ALT_INV_dataout\(3),
	combout => \inst4|g2:27:buffersB|F[3]~1_combout\);

\inst4|g1:15:regs|dataout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[3]~61_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:15:regs|dataout\(3));

\inst4|g2:15:buffersB|F[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:15:buffersB|F[3]~1_combout\ = ( \IR|dataout\(11) & ( !\inst4|g1:15:regs|dataout\(3) & ( (!\IR|dataout\(15) & (\IR|dataout\(14) & (\IR|dataout\(13) & \IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:15:regs|ALT_INV_dataout\(3),
	combout => \inst4|g2:15:buffersB|F[3]~1_combout\);

\inst4|g1:10:regs|dataout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[3]~61_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:10:regs|dataout\(3));

\inst4|g2:10:buffersB|F[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:10:buffersB|F[3]~1_combout\ = ( !\IR|dataout\(11) & ( !\inst4|g1:10:regs|dataout\(3) & ( (!\IR|dataout\(15) & (\IR|dataout\(14) & (!\IR|dataout\(13) & \IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:10:regs|ALT_INV_dataout\(3),
	combout => \inst4|g2:10:buffersB|F[3]~1_combout\);

\inst4|g1:14:regs|dataout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[3]~61_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux17~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:14:regs|dataout\(3));

\inst4|g2:14:buffersB|F[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:14:buffersB|F[3]~1_combout\ = ( !\IR|dataout\(11) & ( !\inst4|g1:14:regs|dataout\(3) & ( (!\IR|dataout\(15) & (\IR|dataout\(14) & (\IR|dataout\(13) & \IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:14:regs|ALT_INV_dataout\(3),
	combout => \inst4|g2:14:buffersB|F[3]~1_combout\);

\inst4|g2:0:buffersB|F[3]~324\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[3]~324_combout\ = ( !\inst4|g2:10:buffersB|F[3]~1_combout\ & ( !\inst4|g2:14:buffersB|F[3]~1_combout\ & ( (!\inst4|g2:30:buffersB|F[3]~11_combout\ & (!\inst4|g2:29:buffersB|F[3]~1_combout\ & (!\inst4|g2:27:buffersB|F[3]~1_combout\ & 
-- !\inst4|g2:15:buffersB|F[3]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:30:buffersB|ALT_INV_F[3]~11_combout\,
	datab => \inst4|g2:29:buffersB|ALT_INV_F[3]~1_combout\,
	datac => \inst4|g2:27:buffersB|ALT_INV_F[3]~1_combout\,
	datad => \inst4|g2:15:buffersB|ALT_INV_F[3]~1_combout\,
	datae => \inst4|g2:10:buffersB|ALT_INV_F[3]~1_combout\,
	dataf => \inst4|g2:14:buffersB|ALT_INV_F[3]~1_combout\,
	combout => \inst4|g2:0:buffersB|F[3]~324_combout\);

\inst4|g1:26:regs|dataout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[3]~61_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:26:regs|dataout\(3));

\inst4|g2:26:buffersB|F[3]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:26:buffersB|F[3]~11_combout\ = ( !\IR|dataout\(11) & ( !\inst4|g1:26:regs|dataout\(3) & ( (\IR|dataout\(15) & (\IR|dataout\(14) & (!\IR|dataout\(13) & \IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:26:regs|ALT_INV_dataout\(3),
	combout => \inst4|g2:26:buffersB|F[3]~11_combout\);

\inst4|g1:19:regs|dataout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[3]~61_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:19:regs|dataout\(3));

\inst4|g2:19:buffersB|F[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:19:buffersB|F[3]~1_combout\ = ( \IR|dataout\(11) & ( !\inst4|g1:19:regs|dataout\(3) & ( (\IR|dataout\(15) & (!\IR|dataout\(14) & (!\IR|dataout\(13) & \IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:19:regs|ALT_INV_dataout\(3),
	combout => \inst4|g2:19:buffersB|F[3]~1_combout\);

\inst4|g1:21:regs|dataout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[3]~61_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:21:regs|dataout\(3));

\inst4|g2:21:buffersB|F[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:21:buffersB|F[3]~1_combout\ = ( \IR|dataout\(11) & ( !\inst4|g1:21:regs|dataout\(3) & ( (\IR|dataout\(15) & (!\IR|dataout\(14) & (\IR|dataout\(13) & !\IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:21:regs|ALT_INV_dataout\(3),
	combout => \inst4|g2:21:buffersB|F[3]~1_combout\);

\inst4|g1:13:regs|dataout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[3]~61_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:13:regs|dataout\(3));

\inst4|g2:13:buffersB|F[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:13:buffersB|F[3]~1_combout\ = ( \IR|dataout\(11) & ( !\inst4|g1:13:regs|dataout\(3) & ( (!\IR|dataout\(15) & (\IR|dataout\(14) & (\IR|dataout\(13) & !\IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:13:regs|ALT_INV_dataout\(3),
	combout => \inst4|g2:13:buffersB|F[3]~1_combout\);

\inst4|g1:9:regs|dataout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[3]~61_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux22~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:9:regs|dataout\(3));

\inst4|g2:9:buffersB|F[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:9:buffersB|F[3]~1_combout\ = ( \IR|dataout\(11) & ( !\inst4|g1:9:regs|dataout\(3) & ( (!\IR|dataout\(15) & (\IR|dataout\(14) & (!\IR|dataout\(13) & !\IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:9:regs|ALT_INV_dataout\(3),
	combout => \inst4|g2:9:buffersB|F[3]~1_combout\);

\inst4|g1:11:regs|dataout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[3]~61_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux20~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:11:regs|dataout\(3));

\inst4|g2:11:buffersB|F[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:11:buffersB|F[3]~1_combout\ = ( \IR|dataout\(11) & ( !\inst4|g1:11:regs|dataout\(3) & ( (!\IR|dataout\(15) & (\IR|dataout\(14) & (!\IR|dataout\(13) & \IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:11:regs|ALT_INV_dataout\(3),
	combout => \inst4|g2:11:buffersB|F[3]~1_combout\);

\inst4|g2:0:buffersB|F[3]~325\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[3]~325_combout\ = ( !\inst4|g2:9:buffersB|F[3]~1_combout\ & ( !\inst4|g2:11:buffersB|F[3]~1_combout\ & ( (!\inst4|g2:26:buffersB|F[3]~11_combout\ & (!\inst4|g2:19:buffersB|F[3]~1_combout\ & (!\inst4|g2:21:buffersB|F[3]~1_combout\ & 
-- !\inst4|g2:13:buffersB|F[3]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:26:buffersB|ALT_INV_F[3]~11_combout\,
	datab => \inst4|g2:19:buffersB|ALT_INV_F[3]~1_combout\,
	datac => \inst4|g2:21:buffersB|ALT_INV_F[3]~1_combout\,
	datad => \inst4|g2:13:buffersB|ALT_INV_F[3]~1_combout\,
	datae => \inst4|g2:9:buffersB|ALT_INV_F[3]~1_combout\,
	dataf => \inst4|g2:11:buffersB|ALT_INV_F[3]~1_combout\,
	combout => \inst4|g2:0:buffersB|F[3]~325_combout\);

\inst4|g1:25:regs|dataout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[3]~61_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:25:regs|dataout\(3));

\inst4|g2:25:buffersB|F[3]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:25:buffersB|F[3]~11_combout\ = ( \IR|dataout\(11) & ( !\inst4|g1:25:regs|dataout\(3) & ( (\IR|dataout\(15) & (\IR|dataout\(14) & (!\IR|dataout\(13) & !\IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:25:regs|ALT_INV_dataout\(3),
	combout => \inst4|g2:25:buffersB|F[3]~11_combout\);

\inst4|g1:24:regs|dataout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[3]~61_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:24:regs|dataout\(3));

\inst4|g2:24:buffersB|F[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:24:buffersB|F[3]~1_combout\ = ( !\IR|dataout\(11) & ( !\inst4|g1:24:regs|dataout\(3) & ( (\IR|dataout\(15) & (\IR|dataout\(14) & (!\IR|dataout\(13) & !\IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:24:regs|ALT_INV_dataout\(3),
	combout => \inst4|g2:24:buffersB|F[3]~1_combout\);

\inst4|g1:28:regs|dataout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[3]~61_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:28:regs|dataout\(3));

\inst4|g2:28:buffersB|F[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:28:buffersB|F[3]~1_combout\ = ( !\IR|dataout\(11) & ( !\inst4|g1:28:regs|dataout\(3) & ( (\IR|dataout\(15) & (\IR|dataout\(14) & (\IR|dataout\(13) & !\IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:28:regs|ALT_INV_dataout\(3),
	combout => \inst4|g2:28:buffersB|F[3]~1_combout\);

\inst4|g1:20:regs|dataout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[3]~61_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:20:regs|dataout\(3));

\inst4|g2:20:buffersB|F[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:20:buffersB|F[3]~1_combout\ = ( !\IR|dataout\(11) & ( !\inst4|g1:20:regs|dataout\(3) & ( (\IR|dataout\(15) & (!\IR|dataout\(14) & (\IR|dataout\(13) & !\IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:20:regs|ALT_INV_dataout\(3),
	combout => \inst4|g2:20:buffersB|F[3]~1_combout\);

\inst4|g1:8:regs|dataout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[3]~61_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:8:regs|dataout\(3));

\inst4|g2:8:buffersB|F[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:8:buffersB|F[3]~1_combout\ = ( !\IR|dataout\(11) & ( !\inst4|g1:8:regs|dataout\(3) & ( (!\IR|dataout\(15) & (\IR|dataout\(14) & (!\IR|dataout\(13) & !\IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:8:regs|ALT_INV_dataout\(3),
	combout => \inst4|g2:8:buffersB|F[3]~1_combout\);

\inst4|g1:12:regs|dataout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[3]~61_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:12:regs|dataout\(3));

\inst4|g2:12:buffersB|F[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:12:buffersB|F[3]~1_combout\ = ( !\IR|dataout\(11) & ( !\inst4|g1:12:regs|dataout\(3) & ( (!\IR|dataout\(15) & (\IR|dataout\(14) & (\IR|dataout\(13) & !\IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:12:regs|ALT_INV_dataout\(3),
	combout => \inst4|g2:12:buffersB|F[3]~1_combout\);

\inst4|g2:0:buffersB|F[3]~326\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[3]~326_combout\ = ( !\inst4|g2:8:buffersB|F[3]~1_combout\ & ( !\inst4|g2:12:buffersB|F[3]~1_combout\ & ( (!\inst4|g2:25:buffersB|F[3]~11_combout\ & (!\inst4|g2:24:buffersB|F[3]~1_combout\ & (!\inst4|g2:28:buffersB|F[3]~1_combout\ & 
-- !\inst4|g2:20:buffersB|F[3]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:25:buffersB|ALT_INV_F[3]~11_combout\,
	datab => \inst4|g2:24:buffersB|ALT_INV_F[3]~1_combout\,
	datac => \inst4|g2:28:buffersB|ALT_INV_F[3]~1_combout\,
	datad => \inst4|g2:20:buffersB|ALT_INV_F[3]~1_combout\,
	datae => \inst4|g2:8:buffersB|ALT_INV_F[3]~1_combout\,
	dataf => \inst4|g2:12:buffersB|ALT_INV_F[3]~1_combout\,
	combout => \inst4|g2:0:buffersB|F[3]~326_combout\);

\inst4|g1:7:regs|dataout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[3]~61_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:7:regs|dataout\(3));

\inst4|g2:7:buffersB|F[3]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:7:buffersB|F[3]~9_combout\ = ( \IR|dataout\(11) & ( !\inst4|g1:7:regs|dataout\(3) & ( (!\IR|dataout\(15) & (!\IR|dataout\(14) & (\IR|dataout\(13) & \IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:7:regs|ALT_INV_dataout\(3),
	combout => \inst4|g2:7:buffersB|F[3]~9_combout\);

\inst4|g1:3:regs|dataout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[3]~61_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:3:regs|dataout\(3));

\inst4|g2:3:buffersB|F[3]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:3:buffersB|F[3]~9_combout\ = ( \IR|dataout\(11) & ( !\inst4|g1:3:regs|dataout\(3) & ( (!\IR|dataout\(15) & (!\IR|dataout\(14) & (!\IR|dataout\(13) & \IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:3:regs|ALT_INV_dataout\(3),
	combout => \inst4|g2:3:buffersB|F[3]~9_combout\);

\inst4|g1:5:regs|dataout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[3]~61_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:5:regs|dataout\(3));

\inst4|g2:5:buffersB|F[3]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:5:buffersB|F[3]~9_combout\ = ( \IR|dataout\(11) & ( !\inst4|g1:5:regs|dataout\(3) & ( (!\IR|dataout\(15) & (!\IR|dataout\(14) & (\IR|dataout\(13) & !\IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:5:regs|ALT_INV_dataout\(3),
	combout => \inst4|g2:5:buffersB|F[3]~9_combout\);

\inst4|g1:4:regs|dataout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[3]~61_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:4:regs|dataout\(3));

\inst4|g2:4:buffersB|F[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:4:buffersB|F[3]~1_combout\ = ( !\IR|dataout\(11) & ( !\inst4|g1:4:regs|dataout\(3) & ( (!\IR|dataout\(15) & (!\IR|dataout\(14) & (\IR|dataout\(13) & !\IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:4:regs|ALT_INV_dataout\(3),
	combout => \inst4|g2:4:buffersB|F[3]~1_combout\);

\inst4|g1:2:regs|dataout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[3]~61_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:2:regs|dataout\(3));

\inst4|g2:2:buffersB|F[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:2:buffersB|F[3]~1_combout\ = ( !\IR|dataout\(11) & ( !\inst4|g1:2:regs|dataout\(3) & ( (!\IR|dataout\(15) & (!\IR|dataout\(14) & (!\IR|dataout\(13) & \IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:2:regs|ALT_INV_dataout\(3),
	combout => \inst4|g2:2:buffersB|F[3]~1_combout\);

\inst4|g1:1:regs|dataout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[3]~61_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:1:regs|dataout\(3));

\inst4|g2:0:buffersB|F[3]~327\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[3]~327_combout\ = ( !\IR|dataout\(11) & ( \inst4|g1:1:regs|dataout\(3) & ( (!\IR|dataout\(15) & (!\IR|dataout\(14) & (!\IR|dataout\(13) & !\IR|dataout\(12)))) ) ) ) # ( \IR|dataout\(11) & ( !\inst4|g1:1:regs|dataout\(3) & ( 
-- (!\IR|dataout\(15) & (!\IR|dataout\(14) & (!\IR|dataout\(13) & !\IR|dataout\(12)))) ) ) ) # ( !\IR|dataout\(11) & ( !\inst4|g1:1:regs|dataout\(3) & ( (!\IR|dataout\(15) & (!\IR|dataout\(14) & (!\IR|dataout\(13) & !\IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:1:regs|ALT_INV_dataout\(3),
	combout => \inst4|g2:0:buffersB|F[3]~327_combout\);

\inst4|g2:0:buffersB|F[3]~328\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[3]~328_combout\ = ( !\inst4|g2:2:buffersB|F[3]~1_combout\ & ( !\inst4|g2:0:buffersB|F[3]~327_combout\ & ( (!\inst4|g2:7:buffersB|F[3]~9_combout\ & (!\inst4|g2:3:buffersB|F[3]~9_combout\ & (!\inst4|g2:5:buffersB|F[3]~9_combout\ & 
-- !\inst4|g2:4:buffersB|F[3]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:7:buffersB|ALT_INV_F[3]~9_combout\,
	datab => \inst4|g2:3:buffersB|ALT_INV_F[3]~9_combout\,
	datac => \inst4|g2:5:buffersB|ALT_INV_F[3]~9_combout\,
	datad => \inst4|g2:4:buffersB|ALT_INV_F[3]~1_combout\,
	datae => \inst4|g2:2:buffersB|ALT_INV_F[3]~1_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[3]~327_combout\,
	combout => \inst4|g2:0:buffersB|F[3]~328_combout\);

\inst4|g1:18:regs|dataout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[3]~61_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:18:regs|dataout\(3));

\inst4|g2:18:buffersB|F[3]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:18:buffersB|F[3]~11_combout\ = ( !\IR|dataout\(11) & ( !\inst4|g1:18:regs|dataout\(3) & ( (\IR|dataout\(15) & (!\IR|dataout\(14) & (!\IR|dataout\(13) & \IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:18:regs|ALT_INV_dataout\(3),
	combout => \inst4|g2:18:buffersB|F[3]~11_combout\);

\inst4|g1:16:regs|dataout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[3]~61_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:16:regs|dataout\(3));

\inst4|g2:16:buffersB|F[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:16:buffersB|F[3]~1_combout\ = ( !\IR|dataout\(11) & ( !\inst4|g1:16:regs|dataout\(3) & ( (\IR|dataout\(15) & (!\IR|dataout\(14) & (!\IR|dataout\(13) & !\IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:16:regs|ALT_INV_dataout\(3),
	combout => \inst4|g2:16:buffersB|F[3]~1_combout\);

\inst4|g1:17:regs|dataout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[3]~61_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:17:regs|dataout\(3));

\inst4|g2:17:buffersB|F[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:17:buffersB|F[3]~1_combout\ = ( \IR|dataout\(11) & ( !\inst4|g1:17:regs|dataout\(3) & ( (\IR|dataout\(15) & (!\IR|dataout\(14) & (!\IR|dataout\(13) & !\IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:17:regs|ALT_INV_dataout\(3),
	combout => \inst4|g2:17:buffersB|F[3]~1_combout\);

\inst4|g1:23:regs|dataout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[3]~61_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:23:regs|dataout\(3));

\inst4|g2:23:buffersB|F[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:23:buffersB|F[3]~1_combout\ = ( \IR|dataout\(11) & ( !\inst4|g1:23:regs|dataout\(3) & ( (\IR|dataout\(15) & (!\IR|dataout\(14) & (\IR|dataout\(13) & \IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:23:regs|ALT_INV_dataout\(3),
	combout => \inst4|g2:23:buffersB|F[3]~1_combout\);

\inst4|g1:6:regs|dataout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[3]~61_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:6:regs|dataout\(3));

\inst4|g2:6:buffersB|F[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:6:buffersB|F[3]~1_combout\ = ( !\IR|dataout\(11) & ( !\inst4|g1:6:regs|dataout\(3) & ( (!\IR|dataout\(15) & (!\IR|dataout\(14) & (\IR|dataout\(13) & \IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:6:regs|ALT_INV_dataout\(3),
	combout => \inst4|g2:6:buffersB|F[3]~1_combout\);

\inst4|g1:22:regs|dataout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[3]~61_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:22:regs|dataout\(3));

\inst4|g2:22:buffersB|F[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:22:buffersB|F[3]~1_combout\ = ( !\IR|dataout\(11) & ( !\inst4|g1:22:regs|dataout\(3) & ( (\IR|dataout\(15) & (!\IR|dataout\(14) & (\IR|dataout\(13) & \IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:22:regs|ALT_INV_dataout\(3),
	combout => \inst4|g2:22:buffersB|F[3]~1_combout\);

\inst4|g2:0:buffersB|F[3]~329\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[3]~329_combout\ = ( !\inst4|g2:6:buffersB|F[3]~1_combout\ & ( !\inst4|g2:22:buffersB|F[3]~1_combout\ & ( (!\inst4|g2:18:buffersB|F[3]~11_combout\ & (!\inst4|g2:16:buffersB|F[3]~1_combout\ & (!\inst4|g2:17:buffersB|F[3]~1_combout\ & 
-- !\inst4|g2:23:buffersB|F[3]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:18:buffersB|ALT_INV_F[3]~11_combout\,
	datab => \inst4|g2:16:buffersB|ALT_INV_F[3]~1_combout\,
	datac => \inst4|g2:17:buffersB|ALT_INV_F[3]~1_combout\,
	datad => \inst4|g2:23:buffersB|ALT_INV_F[3]~1_combout\,
	datae => \inst4|g2:6:buffersB|ALT_INV_F[3]~1_combout\,
	dataf => \inst4|g2:22:buffersB|ALT_INV_F[3]~1_combout\,
	combout => \inst4|g2:0:buffersB|F[3]~329_combout\);

\inst4|g2:0:buffersB|F[3]~330\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[3]~330_combout\ = ( \inst4|g2:0:buffersB|F[3]~328_combout\ & ( \inst4|g2:0:buffersB|F[3]~329_combout\ & ( (!\inst4|g2:31:buffersB|F[3]~21_combout\ & (\inst4|g2:0:buffersB|F[3]~324_combout\ & (\inst4|g2:0:buffersB|F[3]~325_combout\ & 
-- \inst4|g2:0:buffersB|F[3]~326_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:31:buffersB|ALT_INV_F[3]~21_combout\,
	datab => \inst4|g2:0:buffersB|ALT_INV_F[3]~324_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[3]~325_combout\,
	datad => \inst4|g2:0:buffersB|ALT_INV_F[3]~326_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[3]~328_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[3]~329_combout\,
	combout => \inst4|g2:0:buffersB|F[3]~330_combout\);

\selector|Mux28~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \selector|Mux28~0_combout\ = (!\selector|Mux31~0_combout\ & ((\inst4|g2:0:buffersB|F[3]~330_combout\))) # (\selector|Mux31~0_combout\ & (\IR|dataout\(3)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(3),
	datab => \selector|ALT_INV_Mux31~0_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[3]~330_combout\,
	combout => \selector|Mux28~0_combout\);

\ALU|Add0~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~97_sumout\ = SUM(( !\selector|Mux28~0_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~102\ ))
-- \ALU|Add0~98\ = CARRY(( !\selector|Mux28~0_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000010001011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(27),
	datab => \IR|ALT_INV_dataout\(26),
	datad => \selector|ALT_INV_Mux28~0_combout\,
	cin => \ALU|Add0~102\,
	sumout => \ALU|Add0~97_sumout\,
	cout => \ALU|Add0~98\);

\ALU|Add1~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~97_sumout\ = SUM(( \ALU|Add0~97_sumout\ ) + ( \inst4|g2:0:buffersA|F[3]~453_combout\ ) + ( \ALU|Add1~102\ ))
-- \ALU|Add1~98\ = CARRY(( \ALU|Add0~97_sumout\ ) + ( \inst4|g2:0:buffersA|F[3]~453_combout\ ) + ( \ALU|Add1~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALU|ALT_INV_Add0~97_sumout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[3]~453_combout\,
	cin => \ALU|Add1~102\,
	sumout => \ALU|Add1~97_sumout\,
	cout => \ALU|Add1~98\);

\ALU|Mux29~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux29~0_combout\ = ( \ALU|Add1~97_sumout\ & ( (!\IR|dataout\(27)) # ((!\IR|dataout\(26) & (\ALU|Add0~97_sumout\ & \inst4|g2:0:buffersA|F[3]~453_combout\)) # (\IR|dataout\(26) & ((\inst4|g2:0:buffersA|F[3]~453_combout\) # (\ALU|Add0~97_sumout\)))) ) ) 
-- # ( !\ALU|Add1~97_sumout\ & ( (\IR|dataout\(27) & ((!\IR|dataout\(26) & (\ALU|Add0~97_sumout\ & \inst4|g2:0:buffersA|F[3]~453_combout\)) # (\IR|dataout\(26) & ((\inst4|g2:0:buffersA|F[3]~453_combout\) # (\ALU|Add0~97_sumout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010011110011011101111100000001000100111100110111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(26),
	datab => \IR|ALT_INV_dataout\(27),
	datac => \ALU|ALT_INV_Add0~97_sumout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[3]~453_combout\,
	datae => \ALU|ALT_INV_Add1~97_sumout\,
	combout => \ALU|Mux29~0_combout\);

\IO_IN[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IO_IN(3),
	o => \IO_IN[3]~input_o\);

\inst4|g2:31:buffersB|F[4]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:31:buffersB|F[4]~20_combout\ = (\inst4|dec_rdB|Mux31~0_combout\ & !\inst4|g1:31:regs|dataout\(4))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~0_combout\,
	datab => \inst4|g1:31:regs|ALT_INV_dataout\(4),
	combout => \inst4|g2:31:buffersB|F[4]~20_combout\);

\inst4|g1:30:regs|dataout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[4]~60_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:30:regs|dataout\(4));

\inst4|g2:30:buffersB|F[4]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:30:buffersB|F[4]~10_combout\ = ( !\IR|dataout\(11) & ( !\inst4|g1:30:regs|dataout\(4) & ( (\IR|dataout\(15) & (\IR|dataout\(14) & (\IR|dataout\(13) & \IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:30:regs|ALT_INV_dataout\(4),
	combout => \inst4|g2:30:buffersB|F[4]~10_combout\);

\inst4|g1:29:regs|dataout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[4]~60_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:29:regs|dataout\(4));

\inst4|g2:29:buffersB|F[4]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:29:buffersB|F[4]~0_combout\ = ( \IR|dataout\(11) & ( !\inst4|g1:29:regs|dataout\(4) & ( (\IR|dataout\(15) & (\IR|dataout\(14) & (\IR|dataout\(13) & !\IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:29:regs|ALT_INV_dataout\(4),
	combout => \inst4|g2:29:buffersB|F[4]~0_combout\);

\inst4|g1:27:regs|dataout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[4]~60_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:27:regs|dataout\(4));

\inst4|g2:27:buffersB|F[4]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:27:buffersB|F[4]~0_combout\ = ( \IR|dataout\(11) & ( !\inst4|g1:27:regs|dataout\(4) & ( (\IR|dataout\(15) & (\IR|dataout\(14) & (!\IR|dataout\(13) & \IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:27:regs|ALT_INV_dataout\(4),
	combout => \inst4|g2:27:buffersB|F[4]~0_combout\);

\inst4|g1:15:regs|dataout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[4]~60_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:15:regs|dataout\(4));

\inst4|g2:15:buffersB|F[4]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:15:buffersB|F[4]~0_combout\ = ( \IR|dataout\(11) & ( !\inst4|g1:15:regs|dataout\(4) & ( (!\IR|dataout\(15) & (\IR|dataout\(14) & (\IR|dataout\(13) & \IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:15:regs|ALT_INV_dataout\(4),
	combout => \inst4|g2:15:buffersB|F[4]~0_combout\);

\inst4|g1:10:regs|dataout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[4]~60_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:10:regs|dataout\(4));

\inst4|g2:10:buffersB|F[4]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:10:buffersB|F[4]~0_combout\ = ( !\IR|dataout\(11) & ( !\inst4|g1:10:regs|dataout\(4) & ( (!\IR|dataout\(15) & (\IR|dataout\(14) & (!\IR|dataout\(13) & \IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:10:regs|ALT_INV_dataout\(4),
	combout => \inst4|g2:10:buffersB|F[4]~0_combout\);

\inst4|g1:14:regs|dataout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[4]~60_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux17~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:14:regs|dataout\(4));

\inst4|g2:14:buffersB|F[4]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:14:buffersB|F[4]~0_combout\ = ( !\IR|dataout\(11) & ( !\inst4|g1:14:regs|dataout\(4) & ( (!\IR|dataout\(15) & (\IR|dataout\(14) & (\IR|dataout\(13) & \IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:14:regs|ALT_INV_dataout\(4),
	combout => \inst4|g2:14:buffersB|F[4]~0_combout\);

\inst4|g2:0:buffersB|F[4]~317\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[4]~317_combout\ = ( !\inst4|g2:10:buffersB|F[4]~0_combout\ & ( !\inst4|g2:14:buffersB|F[4]~0_combout\ & ( (!\inst4|g2:30:buffersB|F[4]~10_combout\ & (!\inst4|g2:29:buffersB|F[4]~0_combout\ & (!\inst4|g2:27:buffersB|F[4]~0_combout\ & 
-- !\inst4|g2:15:buffersB|F[4]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:30:buffersB|ALT_INV_F[4]~10_combout\,
	datab => \inst4|g2:29:buffersB|ALT_INV_F[4]~0_combout\,
	datac => \inst4|g2:27:buffersB|ALT_INV_F[4]~0_combout\,
	datad => \inst4|g2:15:buffersB|ALT_INV_F[4]~0_combout\,
	datae => \inst4|g2:10:buffersB|ALT_INV_F[4]~0_combout\,
	dataf => \inst4|g2:14:buffersB|ALT_INV_F[4]~0_combout\,
	combout => \inst4|g2:0:buffersB|F[4]~317_combout\);

\inst4|g1:26:regs|dataout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[4]~60_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:26:regs|dataout\(4));

\inst4|g2:26:buffersB|F[4]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:26:buffersB|F[4]~10_combout\ = ( !\IR|dataout\(11) & ( !\inst4|g1:26:regs|dataout\(4) & ( (\IR|dataout\(15) & (\IR|dataout\(14) & (!\IR|dataout\(13) & \IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:26:regs|ALT_INV_dataout\(4),
	combout => \inst4|g2:26:buffersB|F[4]~10_combout\);

\inst4|g1:19:regs|dataout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[4]~60_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:19:regs|dataout\(4));

\inst4|g2:19:buffersB|F[4]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:19:buffersB|F[4]~0_combout\ = ( \IR|dataout\(11) & ( !\inst4|g1:19:regs|dataout\(4) & ( (\IR|dataout\(15) & (!\IR|dataout\(14) & (!\IR|dataout\(13) & \IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:19:regs|ALT_INV_dataout\(4),
	combout => \inst4|g2:19:buffersB|F[4]~0_combout\);

\inst4|g1:21:regs|dataout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[4]~60_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:21:regs|dataout\(4));

\inst4|g2:21:buffersB|F[4]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:21:buffersB|F[4]~0_combout\ = ( \IR|dataout\(11) & ( !\inst4|g1:21:regs|dataout\(4) & ( (\IR|dataout\(15) & (!\IR|dataout\(14) & (\IR|dataout\(13) & !\IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:21:regs|ALT_INV_dataout\(4),
	combout => \inst4|g2:21:buffersB|F[4]~0_combout\);

\inst4|g1:13:regs|dataout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[4]~60_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:13:regs|dataout\(4));

\inst4|g2:13:buffersB|F[4]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:13:buffersB|F[4]~0_combout\ = ( \IR|dataout\(11) & ( !\inst4|g1:13:regs|dataout\(4) & ( (!\IR|dataout\(15) & (\IR|dataout\(14) & (\IR|dataout\(13) & !\IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:13:regs|ALT_INV_dataout\(4),
	combout => \inst4|g2:13:buffersB|F[4]~0_combout\);

\inst4|g1:9:regs|dataout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[4]~60_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux22~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:9:regs|dataout\(4));

\inst4|g2:9:buffersB|F[4]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:9:buffersB|F[4]~0_combout\ = ( \IR|dataout\(11) & ( !\inst4|g1:9:regs|dataout\(4) & ( (!\IR|dataout\(15) & (\IR|dataout\(14) & (!\IR|dataout\(13) & !\IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:9:regs|ALT_INV_dataout\(4),
	combout => \inst4|g2:9:buffersB|F[4]~0_combout\);

\inst4|g1:11:regs|dataout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[4]~60_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux20~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:11:regs|dataout\(4));

\inst4|g2:11:buffersB|F[4]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:11:buffersB|F[4]~0_combout\ = ( \IR|dataout\(11) & ( !\inst4|g1:11:regs|dataout\(4) & ( (!\IR|dataout\(15) & (\IR|dataout\(14) & (!\IR|dataout\(13) & \IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:11:regs|ALT_INV_dataout\(4),
	combout => \inst4|g2:11:buffersB|F[4]~0_combout\);

\inst4|g2:0:buffersB|F[4]~318\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[4]~318_combout\ = ( !\inst4|g2:9:buffersB|F[4]~0_combout\ & ( !\inst4|g2:11:buffersB|F[4]~0_combout\ & ( (!\inst4|g2:26:buffersB|F[4]~10_combout\ & (!\inst4|g2:19:buffersB|F[4]~0_combout\ & (!\inst4|g2:21:buffersB|F[4]~0_combout\ & 
-- !\inst4|g2:13:buffersB|F[4]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:26:buffersB|ALT_INV_F[4]~10_combout\,
	datab => \inst4|g2:19:buffersB|ALT_INV_F[4]~0_combout\,
	datac => \inst4|g2:21:buffersB|ALT_INV_F[4]~0_combout\,
	datad => \inst4|g2:13:buffersB|ALT_INV_F[4]~0_combout\,
	datae => \inst4|g2:9:buffersB|ALT_INV_F[4]~0_combout\,
	dataf => \inst4|g2:11:buffersB|ALT_INV_F[4]~0_combout\,
	combout => \inst4|g2:0:buffersB|F[4]~318_combout\);

\inst4|g1:25:regs|dataout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[4]~60_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:25:regs|dataout\(4));

\inst4|g2:25:buffersB|F[4]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:25:buffersB|F[4]~10_combout\ = ( \IR|dataout\(11) & ( !\inst4|g1:25:regs|dataout\(4) & ( (\IR|dataout\(15) & (\IR|dataout\(14) & (!\IR|dataout\(13) & !\IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:25:regs|ALT_INV_dataout\(4),
	combout => \inst4|g2:25:buffersB|F[4]~10_combout\);

\inst4|g1:24:regs|dataout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[4]~60_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:24:regs|dataout\(4));

\inst4|g2:24:buffersB|F[4]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:24:buffersB|F[4]~0_combout\ = ( !\IR|dataout\(11) & ( !\inst4|g1:24:regs|dataout\(4) & ( (\IR|dataout\(15) & (\IR|dataout\(14) & (!\IR|dataout\(13) & !\IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:24:regs|ALT_INV_dataout\(4),
	combout => \inst4|g2:24:buffersB|F[4]~0_combout\);

\inst4|g1:28:regs|dataout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[4]~60_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:28:regs|dataout\(4));

\inst4|g2:28:buffersB|F[4]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:28:buffersB|F[4]~0_combout\ = ( !\IR|dataout\(11) & ( !\inst4|g1:28:regs|dataout\(4) & ( (\IR|dataout\(15) & (\IR|dataout\(14) & (\IR|dataout\(13) & !\IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:28:regs|ALT_INV_dataout\(4),
	combout => \inst4|g2:28:buffersB|F[4]~0_combout\);

\inst4|g1:20:regs|dataout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[4]~60_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:20:regs|dataout\(4));

\inst4|g2:20:buffersB|F[4]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:20:buffersB|F[4]~0_combout\ = ( !\IR|dataout\(11) & ( !\inst4|g1:20:regs|dataout\(4) & ( (\IR|dataout\(15) & (!\IR|dataout\(14) & (\IR|dataout\(13) & !\IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:20:regs|ALT_INV_dataout\(4),
	combout => \inst4|g2:20:buffersB|F[4]~0_combout\);

\inst4|g1:8:regs|dataout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[4]~60_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:8:regs|dataout\(4));

\inst4|g2:8:buffersB|F[4]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:8:buffersB|F[4]~0_combout\ = ( !\IR|dataout\(11) & ( !\inst4|g1:8:regs|dataout\(4) & ( (!\IR|dataout\(15) & (\IR|dataout\(14) & (!\IR|dataout\(13) & !\IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:8:regs|ALT_INV_dataout\(4),
	combout => \inst4|g2:8:buffersB|F[4]~0_combout\);

\inst4|g1:12:regs|dataout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[4]~60_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:12:regs|dataout\(4));

\inst4|g2:12:buffersB|F[4]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:12:buffersB|F[4]~0_combout\ = ( !\IR|dataout\(11) & ( !\inst4|g1:12:regs|dataout\(4) & ( (!\IR|dataout\(15) & (\IR|dataout\(14) & (\IR|dataout\(13) & !\IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:12:regs|ALT_INV_dataout\(4),
	combout => \inst4|g2:12:buffersB|F[4]~0_combout\);

\inst4|g2:0:buffersB|F[4]~319\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[4]~319_combout\ = ( !\inst4|g2:8:buffersB|F[4]~0_combout\ & ( !\inst4|g2:12:buffersB|F[4]~0_combout\ & ( (!\inst4|g2:25:buffersB|F[4]~10_combout\ & (!\inst4|g2:24:buffersB|F[4]~0_combout\ & (!\inst4|g2:28:buffersB|F[4]~0_combout\ & 
-- !\inst4|g2:20:buffersB|F[4]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:25:buffersB|ALT_INV_F[4]~10_combout\,
	datab => \inst4|g2:24:buffersB|ALT_INV_F[4]~0_combout\,
	datac => \inst4|g2:28:buffersB|ALT_INV_F[4]~0_combout\,
	datad => \inst4|g2:20:buffersB|ALT_INV_F[4]~0_combout\,
	datae => \inst4|g2:8:buffersB|ALT_INV_F[4]~0_combout\,
	dataf => \inst4|g2:12:buffersB|ALT_INV_F[4]~0_combout\,
	combout => \inst4|g2:0:buffersB|F[4]~319_combout\);

\inst4|g1:7:regs|dataout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[4]~60_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:7:regs|dataout\(4));

\inst4|g2:7:buffersB|F[4]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:7:buffersB|F[4]~8_combout\ = ( \IR|dataout\(11) & ( !\inst4|g1:7:regs|dataout\(4) & ( (!\IR|dataout\(15) & (!\IR|dataout\(14) & (\IR|dataout\(13) & \IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:7:regs|ALT_INV_dataout\(4),
	combout => \inst4|g2:7:buffersB|F[4]~8_combout\);

\inst4|g1:3:regs|dataout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[4]~60_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:3:regs|dataout\(4));

\inst4|g2:3:buffersB|F[4]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:3:buffersB|F[4]~8_combout\ = ( \IR|dataout\(11) & ( !\inst4|g1:3:regs|dataout\(4) & ( (!\IR|dataout\(15) & (!\IR|dataout\(14) & (!\IR|dataout\(13) & \IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:3:regs|ALT_INV_dataout\(4),
	combout => \inst4|g2:3:buffersB|F[4]~8_combout\);

\inst4|g1:5:regs|dataout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[4]~60_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:5:regs|dataout\(4));

\inst4|g2:5:buffersB|F[4]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:5:buffersB|F[4]~8_combout\ = ( \IR|dataout\(11) & ( !\inst4|g1:5:regs|dataout\(4) & ( (!\IR|dataout\(15) & (!\IR|dataout\(14) & (\IR|dataout\(13) & !\IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:5:regs|ALT_INV_dataout\(4),
	combout => \inst4|g2:5:buffersB|F[4]~8_combout\);

\inst4|g1:4:regs|dataout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[4]~60_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:4:regs|dataout\(4));

\inst4|g2:4:buffersB|F[4]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:4:buffersB|F[4]~0_combout\ = ( !\IR|dataout\(11) & ( !\inst4|g1:4:regs|dataout\(4) & ( (!\IR|dataout\(15) & (!\IR|dataout\(14) & (\IR|dataout\(13) & !\IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:4:regs|ALT_INV_dataout\(4),
	combout => \inst4|g2:4:buffersB|F[4]~0_combout\);

\inst4|g1:2:regs|dataout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[4]~60_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:2:regs|dataout\(4));

\inst4|g2:2:buffersB|F[4]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:2:buffersB|F[4]~0_combout\ = ( !\IR|dataout\(11) & ( !\inst4|g1:2:regs|dataout\(4) & ( (!\IR|dataout\(15) & (!\IR|dataout\(14) & (!\IR|dataout\(13) & \IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:2:regs|ALT_INV_dataout\(4),
	combout => \inst4|g2:2:buffersB|F[4]~0_combout\);

\inst4|g1:1:regs|dataout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[4]~60_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:1:regs|dataout\(4));

\inst4|g2:0:buffersB|F[4]~320\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[4]~320_combout\ = ( !\IR|dataout\(11) & ( \inst4|g1:1:regs|dataout\(4) & ( (!\IR|dataout\(15) & (!\IR|dataout\(14) & (!\IR|dataout\(13) & !\IR|dataout\(12)))) ) ) ) # ( \IR|dataout\(11) & ( !\inst4|g1:1:regs|dataout\(4) & ( 
-- (!\IR|dataout\(15) & (!\IR|dataout\(14) & (!\IR|dataout\(13) & !\IR|dataout\(12)))) ) ) ) # ( !\IR|dataout\(11) & ( !\inst4|g1:1:regs|dataout\(4) & ( (!\IR|dataout\(15) & (!\IR|dataout\(14) & (!\IR|dataout\(13) & !\IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:1:regs|ALT_INV_dataout\(4),
	combout => \inst4|g2:0:buffersB|F[4]~320_combout\);

\inst4|g2:0:buffersB|F[4]~321\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[4]~321_combout\ = ( !\inst4|g2:2:buffersB|F[4]~0_combout\ & ( !\inst4|g2:0:buffersB|F[4]~320_combout\ & ( (!\inst4|g2:7:buffersB|F[4]~8_combout\ & (!\inst4|g2:3:buffersB|F[4]~8_combout\ & (!\inst4|g2:5:buffersB|F[4]~8_combout\ & 
-- !\inst4|g2:4:buffersB|F[4]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:7:buffersB|ALT_INV_F[4]~8_combout\,
	datab => \inst4|g2:3:buffersB|ALT_INV_F[4]~8_combout\,
	datac => \inst4|g2:5:buffersB|ALT_INV_F[4]~8_combout\,
	datad => \inst4|g2:4:buffersB|ALT_INV_F[4]~0_combout\,
	datae => \inst4|g2:2:buffersB|ALT_INV_F[4]~0_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[4]~320_combout\,
	combout => \inst4|g2:0:buffersB|F[4]~321_combout\);

\inst4|g1:18:regs|dataout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[4]~60_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:18:regs|dataout\(4));

\inst4|g2:18:buffersB|F[4]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:18:buffersB|F[4]~10_combout\ = ( !\IR|dataout\(11) & ( !\inst4|g1:18:regs|dataout\(4) & ( (\IR|dataout\(15) & (!\IR|dataout\(14) & (!\IR|dataout\(13) & \IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:18:regs|ALT_INV_dataout\(4),
	combout => \inst4|g2:18:buffersB|F[4]~10_combout\);

\inst4|g1:16:regs|dataout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[4]~60_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:16:regs|dataout\(4));

\inst4|g2:16:buffersB|F[4]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:16:buffersB|F[4]~0_combout\ = ( !\IR|dataout\(11) & ( !\inst4|g1:16:regs|dataout\(4) & ( (\IR|dataout\(15) & (!\IR|dataout\(14) & (!\IR|dataout\(13) & !\IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:16:regs|ALT_INV_dataout\(4),
	combout => \inst4|g2:16:buffersB|F[4]~0_combout\);

\inst4|g1:17:regs|dataout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[4]~60_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:17:regs|dataout\(4));

\inst4|g2:17:buffersB|F[4]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:17:buffersB|F[4]~0_combout\ = ( \IR|dataout\(11) & ( !\inst4|g1:17:regs|dataout\(4) & ( (\IR|dataout\(15) & (!\IR|dataout\(14) & (!\IR|dataout\(13) & !\IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:17:regs|ALT_INV_dataout\(4),
	combout => \inst4|g2:17:buffersB|F[4]~0_combout\);

\inst4|g1:23:regs|dataout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[4]~60_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:23:regs|dataout\(4));

\inst4|g2:23:buffersB|F[4]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:23:buffersB|F[4]~0_combout\ = ( \IR|dataout\(11) & ( !\inst4|g1:23:regs|dataout\(4) & ( (\IR|dataout\(15) & (!\IR|dataout\(14) & (\IR|dataout\(13) & \IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:23:regs|ALT_INV_dataout\(4),
	combout => \inst4|g2:23:buffersB|F[4]~0_combout\);

\inst4|g1:6:regs|dataout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[4]~60_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:6:regs|dataout\(4));

\inst4|g2:6:buffersB|F[4]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:6:buffersB|F[4]~0_combout\ = ( !\IR|dataout\(11) & ( !\inst4|g1:6:regs|dataout\(4) & ( (!\IR|dataout\(15) & (!\IR|dataout\(14) & (\IR|dataout\(13) & \IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:6:regs|ALT_INV_dataout\(4),
	combout => \inst4|g2:6:buffersB|F[4]~0_combout\);

\inst4|g1:22:regs|dataout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[4]~60_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:22:regs|dataout\(4));

\inst4|g2:22:buffersB|F[4]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:22:buffersB|F[4]~0_combout\ = ( !\IR|dataout\(11) & ( !\inst4|g1:22:regs|dataout\(4) & ( (\IR|dataout\(15) & (!\IR|dataout\(14) & (\IR|dataout\(13) & \IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:22:regs|ALT_INV_dataout\(4),
	combout => \inst4|g2:22:buffersB|F[4]~0_combout\);

\inst4|g2:0:buffersB|F[4]~322\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[4]~322_combout\ = ( !\inst4|g2:6:buffersB|F[4]~0_combout\ & ( !\inst4|g2:22:buffersB|F[4]~0_combout\ & ( (!\inst4|g2:18:buffersB|F[4]~10_combout\ & (!\inst4|g2:16:buffersB|F[4]~0_combout\ & (!\inst4|g2:17:buffersB|F[4]~0_combout\ & 
-- !\inst4|g2:23:buffersB|F[4]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:18:buffersB|ALT_INV_F[4]~10_combout\,
	datab => \inst4|g2:16:buffersB|ALT_INV_F[4]~0_combout\,
	datac => \inst4|g2:17:buffersB|ALT_INV_F[4]~0_combout\,
	datad => \inst4|g2:23:buffersB|ALT_INV_F[4]~0_combout\,
	datae => \inst4|g2:6:buffersB|ALT_INV_F[4]~0_combout\,
	dataf => \inst4|g2:22:buffersB|ALT_INV_F[4]~0_combout\,
	combout => \inst4|g2:0:buffersB|F[4]~322_combout\);

\inst4|g2:0:buffersB|F[4]~323\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[4]~323_combout\ = ( \inst4|g2:0:buffersB|F[4]~321_combout\ & ( \inst4|g2:0:buffersB|F[4]~322_combout\ & ( (!\inst4|g2:31:buffersB|F[4]~20_combout\ & (\inst4|g2:0:buffersB|F[4]~317_combout\ & (\inst4|g2:0:buffersB|F[4]~318_combout\ & 
-- \inst4|g2:0:buffersB|F[4]~319_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:31:buffersB|ALT_INV_F[4]~20_combout\,
	datab => \inst4|g2:0:buffersB|ALT_INV_F[4]~317_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[4]~318_combout\,
	datad => \inst4|g2:0:buffersB|ALT_INV_F[4]~319_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[4]~321_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[4]~322_combout\,
	combout => \inst4|g2:0:buffersB|F[4]~323_combout\);

\selector|Mux27~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \selector|Mux27~0_combout\ = (!\selector|Mux31~0_combout\ & ((\inst4|g2:0:buffersB|F[4]~323_combout\))) # (\selector|Mux31~0_combout\ & (\IR|dataout\(4)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(4),
	datab => \selector|ALT_INV_Mux31~0_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[4]~323_combout\,
	combout => \selector|Mux27~0_combout\);

\ALU|Add0~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~117_sumout\ = SUM(( !\selector|Mux27~0_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~98\ ))
-- \ALU|Add0~118\ = CARRY(( !\selector|Mux27~0_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000010001011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(27),
	datab => \IR|ALT_INV_dataout\(26),
	datad => \selector|ALT_INV_Mux27~0_combout\,
	cin => \ALU|Add0~98\,
	sumout => \ALU|Add0~117_sumout\,
	cout => \ALU|Add0~118\);

\ALU|Add1~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~117_sumout\ = SUM(( \ALU|Add0~117_sumout\ ) + ( \inst4|g2:0:buffersA|F[4]~536_combout\ ) + ( \ALU|Add1~98\ ))
-- \ALU|Add1~118\ = CARRY(( \ALU|Add0~117_sumout\ ) + ( \inst4|g2:0:buffersA|F[4]~536_combout\ ) + ( \ALU|Add1~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALU|ALT_INV_Add0~117_sumout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[4]~536_combout\,
	cin => \ALU|Add1~98\,
	sumout => \ALU|Add1~117_sumout\,
	cout => \ALU|Add1~118\);

\ALU|Mux28~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux28~0_combout\ = ( \ALU|Add1~117_sumout\ & ( (!\IR|dataout\(27)) # ((!\IR|dataout\(26) & (\ALU|Add0~117_sumout\ & \inst4|g2:0:buffersA|F[4]~536_combout\)) # (\IR|dataout\(26) & ((\inst4|g2:0:buffersA|F[4]~536_combout\) # (\ALU|Add0~117_sumout\)))) 
-- ) ) # ( !\ALU|Add1~117_sumout\ & ( (\IR|dataout\(27) & ((!\IR|dataout\(26) & (\ALU|Add0~117_sumout\ & \inst4|g2:0:buffersA|F[4]~536_combout\)) # (\IR|dataout\(26) & ((\inst4|g2:0:buffersA|F[4]~536_combout\) # (\ALU|Add0~117_sumout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010011110011011101111100000001000100111100110111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(26),
	datab => \IR|ALT_INV_dataout\(27),
	datac => \ALU|ALT_INV_Add0~117_sumout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[4]~536_combout\,
	datae => \ALU|ALT_INV_Add1~117_sumout\,
	combout => \ALU|Mux28~0_combout\);

\IO_IN[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IO_IN(4),
	o => \IO_IN[4]~input_o\);

\inst4|g2:31:buffersB|F[5]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:31:buffersB|F[5]~19_combout\ = (\inst4|dec_rdB|Mux31~0_combout\ & !\inst4|g1:31:regs|dataout\(5))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~0_combout\,
	datab => \inst4|g1:31:regs|ALT_INV_dataout\(5),
	combout => \inst4|g2:31:buffersB|F[5]~19_combout\);

\inst4|dec_rdB|Mux31~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdB|Mux31~2_combout\ = ( \IR|dataout\(11) & ( (\IR|dataout\(15) & (\IR|dataout\(14) & (\IR|dataout\(13) & !\IR|dataout\(12)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000000000000000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	combout => \inst4|dec_rdB|Mux31~2_combout\);

\inst4|dec_rdB|Mux31~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdB|Mux31~3_combout\ = ( \IR|dataout\(11) & ( (\IR|dataout\(15) & (\IR|dataout\(14) & (!\IR|dataout\(13) & \IR|dataout\(12)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001000000000000000000000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	combout => \inst4|dec_rdB|Mux31~3_combout\);

\inst4|g1:30:regs|dataout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[5]~59_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:30:regs|dataout\(5));

\inst4|g2:30:buffersB|F[5]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:30:buffersB|F[5]~9_combout\ = ( \IR|dataout\(12) & ( !\IR|dataout\(11) & ( (!\inst4|g1:30:regs|dataout\(5) & (\IR|dataout\(15) & (\IR|dataout\(14) & \IR|dataout\(13)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:30:regs|ALT_INV_dataout\(5),
	datab => \IR|ALT_INV_dataout\(15),
	datac => \IR|ALT_INV_dataout\(14),
	datad => \IR|ALT_INV_dataout\(13),
	datae => \IR|ALT_INV_dataout\(12),
	dataf => \IR|ALT_INV_dataout\(11),
	combout => \inst4|g2:30:buffersB|F[5]~9_combout\);

\inst4|g1:29:regs|dataout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[5]~59_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:29:regs|dataout\(5));

\inst4|g1:27:regs|dataout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[5]~59_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:27:regs|dataout\(5));

\inst4|dec_rdB|Mux31~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdB|Mux31~4_combout\ = ( \IR|dataout\(11) & ( (!\IR|dataout\(15) & (\IR|dataout\(14) & (\IR|dataout\(13) & \IR|dataout\(12)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	combout => \inst4|dec_rdB|Mux31~4_combout\);

\inst4|dec_rdB|Mux31~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdB|Mux31~5_combout\ = ( !\IR|dataout\(11) & ( (!\IR|dataout\(15) & (\IR|dataout\(14) & (!\IR|dataout\(13) & \IR|dataout\(12)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000000000000000000000001000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	combout => \inst4|dec_rdB|Mux31~5_combout\);

\inst4|dec_rdB|Mux31~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdB|Mux31~6_combout\ = ( !\IR|dataout\(11) & ( (!\IR|dataout\(15) & (\IR|dataout\(14) & (\IR|dataout\(13) & \IR|dataout\(12)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000000000000000000000100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	combout => \inst4|dec_rdB|Mux31~6_combout\);

\inst4|g1:15:regs|dataout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[5]~59_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:15:regs|dataout\(5));

\inst4|g1:10:regs|dataout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[5]~59_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:10:regs|dataout\(5));

\inst4|g1:14:regs|dataout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[5]~59_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux17~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:14:regs|dataout\(5));

\inst4|g2:0:buffersB|F[5]~307\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[5]~307_combout\ = ( \inst4|g1:10:regs|dataout\(5) & ( \inst4|g1:14:regs|dataout\(5) & ( (!\inst4|dec_rdB|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(5)) ) ) ) # ( !\inst4|g1:10:regs|dataout\(5) & ( \inst4|g1:14:regs|dataout\(5) 
-- & ( (!\inst4|dec_rdB|Mux31~5_combout\ & ((!\inst4|dec_rdB|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(5)))) ) ) ) # ( \inst4|g1:10:regs|dataout\(5) & ( !\inst4|g1:14:regs|dataout\(5) & ( (!\inst4|dec_rdB|Mux31~6_combout\ & 
-- ((!\inst4|dec_rdB|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(5)))) ) ) ) # ( !\inst4|g1:10:regs|dataout\(5) & ( !\inst4|g1:14:regs|dataout\(5) & ( (!\inst4|dec_rdB|Mux31~5_combout\ & (!\inst4|dec_rdB|Mux31~6_combout\ & 
-- ((!\inst4|dec_rdB|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(5))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000101000001111000010001000110011001010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~4_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~5_combout\,
	datac => \inst4|dec_rdB|ALT_INV_Mux31~6_combout\,
	datad => \inst4|g1:15:regs|ALT_INV_dataout\(5),
	datae => \inst4|g1:10:regs|ALT_INV_dataout\(5),
	dataf => \inst4|g1:14:regs|ALT_INV_dataout\(5),
	combout => \inst4|g2:0:buffersB|F[5]~307_combout\);

\inst4|g2:0:buffersB|F[5]~308\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[5]~308_combout\ = ( \inst4|g1:27:regs|dataout\(5) & ( \inst4|g2:0:buffersB|F[5]~307_combout\ & ( (!\inst4|g2:30:buffersB|F[5]~9_combout\ & ((!\inst4|dec_rdB|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(5)))) ) ) ) # ( 
-- !\inst4|g1:27:regs|dataout\(5) & ( \inst4|g2:0:buffersB|F[5]~307_combout\ & ( (!\inst4|dec_rdB|Mux31~3_combout\ & (!\inst4|g2:30:buffersB|F[5]~9_combout\ & ((!\inst4|dec_rdB|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(5))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000110000001010000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~2_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~3_combout\,
	datac => \inst4|g2:30:buffersB|ALT_INV_F[5]~9_combout\,
	datad => \inst4|g1:29:regs|ALT_INV_dataout\(5),
	datae => \inst4|g1:27:regs|ALT_INV_dataout\(5),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[5]~307_combout\,
	combout => \inst4|g2:0:buffersB|F[5]~308_combout\);

\inst4|dec_rdB|Mux31~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdB|Mux31~8_combout\ = ( \IR|dataout\(11) & ( (\IR|dataout\(15) & (!\IR|dataout\(14) & (!\IR|dataout\(13) & \IR|dataout\(12)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000100000000000000000000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	combout => \inst4|dec_rdB|Mux31~8_combout\);

\inst4|dec_rdB|Mux31~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdB|Mux31~9_combout\ = ( \IR|dataout\(11) & ( (\IR|dataout\(15) & (!\IR|dataout\(14) & (\IR|dataout\(13) & !\IR|dataout\(12)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001000000000000000000000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	combout => \inst4|dec_rdB|Mux31~9_combout\);

\inst4|g1:26:regs|dataout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[5]~59_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:26:regs|dataout\(5));

\inst4|g2:26:buffersB|F[5]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:26:buffersB|F[5]~9_combout\ = ( \IR|dataout\(12) & ( !\IR|dataout\(11) & ( (!\inst4|g1:26:regs|dataout\(5) & (\IR|dataout\(15) & (\IR|dataout\(14) & !\IR|dataout\(13)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:26:regs|ALT_INV_dataout\(5),
	datab => \IR|ALT_INV_dataout\(15),
	datac => \IR|ALT_INV_dataout\(14),
	datad => \IR|ALT_INV_dataout\(13),
	datae => \IR|ALT_INV_dataout\(12),
	dataf => \IR|ALT_INV_dataout\(11),
	combout => \inst4|g2:26:buffersB|F[5]~9_combout\);

\inst4|g1:19:regs|dataout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[5]~59_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:19:regs|dataout\(5));

\inst4|g1:21:regs|dataout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[5]~59_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:21:regs|dataout\(5));

\inst4|dec_rdB|Mux31~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdB|Mux31~10_combout\ = ( \IR|dataout\(11) & ( (!\IR|dataout\(15) & (\IR|dataout\(14) & (\IR|dataout\(13) & !\IR|dataout\(12)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100000000000000000000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	combout => \inst4|dec_rdB|Mux31~10_combout\);

\inst4|dec_rdB|Mux31~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdB|Mux31~11_combout\ = ( \IR|dataout\(11) & ( (!\IR|dataout\(15) & (\IR|dataout\(14) & (!\IR|dataout\(13) & !\IR|dataout\(12)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000000000000000000000010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	combout => \inst4|dec_rdB|Mux31~11_combout\);

\inst4|dec_rdB|Mux31~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdB|Mux31~12_combout\ = ( \IR|dataout\(11) & ( (!\IR|dataout\(15) & (\IR|dataout\(14) & (!\IR|dataout\(13) & \IR|dataout\(12)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000010000000000000000000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	combout => \inst4|dec_rdB|Mux31~12_combout\);

\inst4|g1:13:regs|dataout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[5]~59_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:13:regs|dataout\(5));

\inst4|g1:9:regs|dataout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[5]~59_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux22~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:9:regs|dataout\(5));

\inst4|g1:11:regs|dataout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[5]~59_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux20~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:11:regs|dataout\(5));

\inst4|g2:0:buffersB|F[5]~309\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[5]~309_combout\ = ( \inst4|g1:9:regs|dataout\(5) & ( \inst4|g1:11:regs|dataout\(5) & ( (!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(5)) ) ) ) # ( !\inst4|g1:9:regs|dataout\(5) & ( \inst4|g1:11:regs|dataout\(5) & 
-- ( (!\inst4|dec_rdB|Mux31~11_combout\ & ((!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(5)))) ) ) ) # ( \inst4|g1:9:regs|dataout\(5) & ( !\inst4|g1:11:regs|dataout\(5) & ( (!\inst4|dec_rdB|Mux31~12_combout\ & 
-- ((!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(5)))) ) ) ) # ( !\inst4|g1:9:regs|dataout\(5) & ( !\inst4|g1:11:regs|dataout\(5) & ( (!\inst4|dec_rdB|Mux31~11_combout\ & (!\inst4|dec_rdB|Mux31~12_combout\ & 
-- ((!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(5))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000101000001111000010001000110011001010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~10_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~11_combout\,
	datac => \inst4|dec_rdB|ALT_INV_Mux31~12_combout\,
	datad => \inst4|g1:13:regs|ALT_INV_dataout\(5),
	datae => \inst4|g1:9:regs|ALT_INV_dataout\(5),
	dataf => \inst4|g1:11:regs|ALT_INV_dataout\(5),
	combout => \inst4|g2:0:buffersB|F[5]~309_combout\);

\inst4|g2:0:buffersB|F[5]~310\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[5]~310_combout\ = ( \inst4|g1:21:regs|dataout\(5) & ( \inst4|g2:0:buffersB|F[5]~309_combout\ & ( (!\inst4|g2:26:buffersB|F[5]~9_combout\ & ((!\inst4|dec_rdB|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(5)))) ) ) ) # ( 
-- !\inst4|g1:21:regs|dataout\(5) & ( \inst4|g2:0:buffersB|F[5]~309_combout\ & ( (!\inst4|dec_rdB|Mux31~9_combout\ & (!\inst4|g2:26:buffersB|F[5]~9_combout\ & ((!\inst4|dec_rdB|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(5))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000110000001010000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~8_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~9_combout\,
	datac => \inst4|g2:26:buffersB|ALT_INV_F[5]~9_combout\,
	datad => \inst4|g1:19:regs|ALT_INV_dataout\(5),
	datae => \inst4|g1:21:regs|ALT_INV_dataout\(5),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[5]~309_combout\,
	combout => \inst4|g2:0:buffersB|F[5]~310_combout\);

\inst4|dec_rdB|Mux31~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdB|Mux31~14_combout\ = ( !\IR|dataout\(11) & ( (\IR|dataout\(15) & (\IR|dataout\(14) & (!\IR|dataout\(13) & !\IR|dataout\(12)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000000000000000000010000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	combout => \inst4|dec_rdB|Mux31~14_combout\);

\inst4|dec_rdB|Mux31~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdB|Mux31~15_combout\ = ( !\IR|dataout\(11) & ( (\IR|dataout\(15) & (\IR|dataout\(14) & (\IR|dataout\(13) & !\IR|dataout\(12)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000000000000000000001000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	combout => \inst4|dec_rdB|Mux31~15_combout\);

\inst4|g1:25:regs|dataout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[5]~59_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:25:regs|dataout\(5));

\inst4|g2:25:buffersB|F[5]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:25:buffersB|F[5]~9_combout\ = ( !\IR|dataout\(12) & ( \IR|dataout\(11) & ( (!\inst4|g1:25:regs|dataout\(5) & (\IR|dataout\(15) & (\IR|dataout\(14) & !\IR|dataout\(13)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:25:regs|ALT_INV_dataout\(5),
	datab => \IR|ALT_INV_dataout\(15),
	datac => \IR|ALT_INV_dataout\(14),
	datad => \IR|ALT_INV_dataout\(13),
	datae => \IR|ALT_INV_dataout\(12),
	dataf => \IR|ALT_INV_dataout\(11),
	combout => \inst4|g2:25:buffersB|F[5]~9_combout\);

\inst4|g1:24:regs|dataout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[5]~59_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:24:regs|dataout\(5));

\inst4|g1:28:regs|dataout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[5]~59_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:28:regs|dataout\(5));

\inst4|dec_rdB|Mux31~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdB|Mux31~16_combout\ = ( !\IR|dataout\(11) & ( (\IR|dataout\(15) & (!\IR|dataout\(14) & (\IR|dataout\(13) & !\IR|dataout\(12)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000000000000000000000100000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	combout => \inst4|dec_rdB|Mux31~16_combout\);

\inst4|dec_rdB|Mux31~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdB|Mux31~17_combout\ = ( !\IR|dataout\(11) & ( (!\IR|dataout\(15) & (\IR|dataout\(14) & (!\IR|dataout\(13) & !\IR|dataout\(12)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000000000000000000000100000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	combout => \inst4|dec_rdB|Mux31~17_combout\);

\inst4|dec_rdB|Mux31~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdB|Mux31~18_combout\ = ( !\IR|dataout\(11) & ( (!\IR|dataout\(15) & (\IR|dataout\(14) & (\IR|dataout\(13) & !\IR|dataout\(12)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000000000000000000010000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	combout => \inst4|dec_rdB|Mux31~18_combout\);

\inst4|g1:20:regs|dataout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[5]~59_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:20:regs|dataout\(5));

\inst4|g1:8:regs|dataout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[5]~59_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:8:regs|dataout\(5));

\inst4|g1:12:regs|dataout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[5]~59_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:12:regs|dataout\(5));

\inst4|g2:0:buffersB|F[5]~311\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[5]~311_combout\ = ( \inst4|g1:8:regs|dataout\(5) & ( \inst4|g1:12:regs|dataout\(5) & ( (!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(5)) ) ) ) # ( !\inst4|g1:8:regs|dataout\(5) & ( \inst4|g1:12:regs|dataout\(5) & 
-- ( (!\inst4|dec_rdB|Mux31~17_combout\ & ((!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(5)))) ) ) ) # ( \inst4|g1:8:regs|dataout\(5) & ( !\inst4|g1:12:regs|dataout\(5) & ( (!\inst4|dec_rdB|Mux31~18_combout\ & 
-- ((!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(5)))) ) ) ) # ( !\inst4|g1:8:regs|dataout\(5) & ( !\inst4|g1:12:regs|dataout\(5) & ( (!\inst4|dec_rdB|Mux31~17_combout\ & (!\inst4|dec_rdB|Mux31~18_combout\ & 
-- ((!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(5))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000101000001111000010001000110011001010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~16_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~17_combout\,
	datac => \inst4|dec_rdB|ALT_INV_Mux31~18_combout\,
	datad => \inst4|g1:20:regs|ALT_INV_dataout\(5),
	datae => \inst4|g1:8:regs|ALT_INV_dataout\(5),
	dataf => \inst4|g1:12:regs|ALT_INV_dataout\(5),
	combout => \inst4|g2:0:buffersB|F[5]~311_combout\);

\inst4|g2:0:buffersB|F[5]~312\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[5]~312_combout\ = ( \inst4|g1:28:regs|dataout\(5) & ( \inst4|g2:0:buffersB|F[5]~311_combout\ & ( (!\inst4|g2:25:buffersB|F[5]~9_combout\ & ((!\inst4|dec_rdB|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(5)))) ) ) ) # ( 
-- !\inst4|g1:28:regs|dataout\(5) & ( \inst4|g2:0:buffersB|F[5]~311_combout\ & ( (!\inst4|dec_rdB|Mux31~15_combout\ & (!\inst4|g2:25:buffersB|F[5]~9_combout\ & ((!\inst4|dec_rdB|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(5))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000110000001010000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~14_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~15_combout\,
	datac => \inst4|g2:25:buffersB|ALT_INV_F[5]~9_combout\,
	datad => \inst4|g1:24:regs|ALT_INV_dataout\(5),
	datae => \inst4|g1:28:regs|ALT_INV_dataout\(5),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[5]~311_combout\,
	combout => \inst4|g2:0:buffersB|F[5]~312_combout\);

\inst4|dec_rdB|Mux31~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdB|Mux31~22_combout\ = ( !\IR|dataout\(11) & ( (!\IR|dataout\(15) & (!\IR|dataout\(14) & (\IR|dataout\(13) & !\IR|dataout\(12)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000000000000000000001000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	combout => \inst4|dec_rdB|Mux31~22_combout\);

\inst4|g1:4:regs|dataout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[5]~59_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:4:regs|dataout\(5));

\inst4|dec_rdB|Mux31~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdB|Mux31~24_combout\ = ( !\IR|dataout\(11) & ( (!\IR|dataout\(15) & (!\IR|dataout\(14) & (!\IR|dataout\(13) & !\IR|dataout\(12)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	combout => \inst4|dec_rdB|Mux31~24_combout\);

\inst4|dec_rdB|Mux31~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdB|Mux31~19_combout\ = ( \IR|dataout\(11) & ( (!\IR|dataout\(15) & (!\IR|dataout\(14) & (\IR|dataout\(13) & \IR|dataout\(12)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000100000000000000000000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	combout => \inst4|dec_rdB|Mux31~19_combout\);

\inst4|g1:7:regs|dataout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[5]~59_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:7:regs|dataout\(5));

\inst4|dec_rdB|Mux31~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdB|Mux31~20_combout\ = ( \IR|dataout\(11) & ( (!\IR|dataout\(15) & (!\IR|dataout\(14) & (!\IR|dataout\(13) & \IR|dataout\(12)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001000000000000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	combout => \inst4|dec_rdB|Mux31~20_combout\);

\inst4|g1:3:regs|dataout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[5]~59_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:3:regs|dataout\(5));

\inst4|dec_rdB|Mux31~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdB|Mux31~21_combout\ = ( \IR|dataout\(11) & ( (!\IR|dataout\(15) & (!\IR|dataout\(14) & (\IR|dataout\(13) & !\IR|dataout\(12)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010000000000000000000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	combout => \inst4|dec_rdB|Mux31~21_combout\);

\inst4|g1:5:regs|dataout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[5]~59_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:5:regs|dataout\(5));

\inst4|g2:0:buffersB|F[5]~436\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[5]~436_combout\ = ( \inst4|dec_rdB|Mux31~21_combout\ & ( \inst4|g1:5:regs|dataout\(5) & ( (!\inst4|dec_rdB|Mux31~19_combout\ & (((!\inst4|dec_rdB|Mux31~20_combout\) # (\inst4|g1:3:regs|dataout\(5))))) # 
-- (\inst4|dec_rdB|Mux31~19_combout\ & (\inst4|g1:7:regs|dataout\(5) & ((!\inst4|dec_rdB|Mux31~20_combout\) # (\inst4|g1:3:regs|dataout\(5))))) ) ) ) # ( !\inst4|dec_rdB|Mux31~21_combout\ & ( \inst4|g1:5:regs|dataout\(5) & ( 
-- (!\inst4|dec_rdB|Mux31~19_combout\ & (((!\inst4|dec_rdB|Mux31~20_combout\) # (\inst4|g1:3:regs|dataout\(5))))) # (\inst4|dec_rdB|Mux31~19_combout\ & (\inst4|g1:7:regs|dataout\(5) & ((!\inst4|dec_rdB|Mux31~20_combout\) # (\inst4|g1:3:regs|dataout\(5))))) ) 
-- ) ) # ( !\inst4|dec_rdB|Mux31~21_combout\ & ( !\inst4|g1:5:regs|dataout\(5) & ( (!\inst4|dec_rdB|Mux31~19_combout\ & (((!\inst4|dec_rdB|Mux31~20_combout\) # (\inst4|g1:3:regs|dataout\(5))))) # (\inst4|dec_rdB|Mux31~19_combout\ & 
-- (\inst4|g1:7:regs|dataout\(5) & ((!\inst4|dec_rdB|Mux31~20_combout\) # (\inst4|g1:3:regs|dataout\(5))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000010111011000000000000000010110000101110111011000010111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~19_combout\,
	datab => \inst4|g1:7:regs|ALT_INV_dataout\(5),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~20_combout\,
	datad => \inst4|g1:3:regs|ALT_INV_dataout\(5),
	datae => \inst4|dec_rdB|ALT_INV_Mux31~21_combout\,
	dataf => \inst4|g1:5:regs|ALT_INV_dataout\(5),
	combout => \inst4|g2:0:buffersB|F[5]~436_combout\);

\inst4|dec_rdB|Mux31~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdB|Mux31~23_combout\ = ( !\IR|dataout\(11) & ( (!\IR|dataout\(15) & (!\IR|dataout\(14) & (!\IR|dataout\(13) & \IR|dataout\(12)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000000000000000000000100000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	combout => \inst4|dec_rdB|Mux31~23_combout\);

\inst4|dec_rdB|Mux31~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdB|Mux31~25_combout\ = ( \IR|dataout\(11) & ( (!\IR|dataout\(15) & (!\IR|dataout\(14) & (!\IR|dataout\(13) & !\IR|dataout\(12)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	combout => \inst4|dec_rdB|Mux31~25_combout\);

\inst4|g1:2:regs|dataout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[5]~59_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:2:regs|dataout\(5));

\inst4|g1:1:regs|dataout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[5]~59_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:1:regs|dataout\(5));

\inst4|g2:0:buffersB|F[5]~437\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[5]~437_combout\ = (!\inst4|dec_rdB|Mux31~23_combout\ & (\inst4|dec_rdB|Mux31~25_combout\ & ((!\inst4|g1:1:regs|dataout\(5))))) # (\inst4|dec_rdB|Mux31~23_combout\ & ((!\inst4|g1:2:regs|dataout\(5)) # 
-- ((\inst4|dec_rdB|Mux31~25_combout\ & !\inst4|g1:1:regs|dataout\(5)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001101010000011100110101000001110011010100000111001101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~23_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~25_combout\,
	datac => \inst4|g1:2:regs|ALT_INV_dataout\(5),
	datad => \inst4|g1:1:regs|ALT_INV_dataout\(5),
	combout => \inst4|g2:0:buffersB|F[5]~437_combout\);

\inst4|g2:0:buffersB|F[5]~313\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[5]~313_combout\ = ( !\inst4|g2:0:buffersB|F[5]~437_combout\ & ( (!\inst4|dec_rdB|Mux31~24_combout\ & (\inst4|g2:0:buffersB|F[5]~436_combout\ & ((!\inst4|dec_rdB|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(5))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010110000000000000000000000000000101100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~22_combout\,
	datab => \inst4|g1:4:regs|ALT_INV_dataout\(5),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~24_combout\,
	datad => \inst4|g2:0:buffersB|ALT_INV_F[5]~436_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[5]~437_combout\,
	combout => \inst4|g2:0:buffersB|F[5]~313_combout\);

\inst4|dec_rdB|Mux31~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdB|Mux31~27_combout\ = ( !\IR|dataout\(11) & ( (\IR|dataout\(15) & (!\IR|dataout\(14) & (!\IR|dataout\(13) & !\IR|dataout\(12)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000000000000000000001000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	combout => \inst4|dec_rdB|Mux31~27_combout\);

\inst4|dec_rdB|Mux31~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdB|Mux31~28_combout\ = ( \IR|dataout\(11) & ( (\IR|dataout\(15) & (!\IR|dataout\(14) & (!\IR|dataout\(13) & !\IR|dataout\(12)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010000000000000000000000000000000100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	combout => \inst4|dec_rdB|Mux31~28_combout\);

\inst4|g1:18:regs|dataout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[5]~59_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:18:regs|dataout\(5));

\inst4|g2:18:buffersB|F[5]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:18:buffersB|F[5]~9_combout\ = ( \IR|dataout\(12) & ( !\IR|dataout\(11) & ( (!\inst4|g1:18:regs|dataout\(5) & (\IR|dataout\(15) & (!\IR|dataout\(14) & !\IR|dataout\(13)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:18:regs|ALT_INV_dataout\(5),
	datab => \IR|ALT_INV_dataout\(15),
	datac => \IR|ALT_INV_dataout\(14),
	datad => \IR|ALT_INV_dataout\(13),
	datae => \IR|ALT_INV_dataout\(12),
	dataf => \IR|ALT_INV_dataout\(11),
	combout => \inst4|g2:18:buffersB|F[5]~9_combout\);

\inst4|g1:16:regs|dataout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[5]~59_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:16:regs|dataout\(5));

\inst4|g1:17:regs|dataout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[5]~59_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:17:regs|dataout\(5));

\inst4|dec_rdB|Mux31~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdB|Mux31~29_combout\ = ( \IR|dataout\(11) & ( (\IR|dataout\(15) & (!\IR|dataout\(14) & (\IR|dataout\(13) & \IR|dataout\(12)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010000000000000000000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	combout => \inst4|dec_rdB|Mux31~29_combout\);

\inst4|dec_rdB|Mux31~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdB|Mux31~30_combout\ = ( !\IR|dataout\(11) & ( (!\IR|dataout\(15) & (!\IR|dataout\(14) & (\IR|dataout\(13) & \IR|dataout\(12)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000000000000000000010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	combout => \inst4|dec_rdB|Mux31~30_combout\);

\inst4|dec_rdB|Mux31~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdB|Mux31~31_combout\ = ( !\IR|dataout\(11) & ( (\IR|dataout\(15) & (!\IR|dataout\(14) & (\IR|dataout\(13) & \IR|dataout\(12)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000000000000000000001000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	combout => \inst4|dec_rdB|Mux31~31_combout\);

\inst4|g1:23:regs|dataout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[5]~59_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:23:regs|dataout\(5));

\inst4|g1:6:regs|dataout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[5]~59_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:6:regs|dataout\(5));

\inst4|g1:22:regs|dataout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[5]~59_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:22:regs|dataout\(5));

\inst4|g2:0:buffersB|F[5]~314\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[5]~314_combout\ = ( \inst4|g1:6:regs|dataout\(5) & ( \inst4|g1:22:regs|dataout\(5) & ( (!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(5)) ) ) ) # ( !\inst4|g1:6:regs|dataout\(5) & ( \inst4|g1:22:regs|dataout\(5) & 
-- ( (!\inst4|dec_rdB|Mux31~30_combout\ & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(5)))) ) ) ) # ( \inst4|g1:6:regs|dataout\(5) & ( !\inst4|g1:22:regs|dataout\(5) & ( (!\inst4|dec_rdB|Mux31~31_combout\ & 
-- ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(5)))) ) ) ) # ( !\inst4|g1:6:regs|dataout\(5) & ( !\inst4|g1:22:regs|dataout\(5) & ( (!\inst4|dec_rdB|Mux31~30_combout\ & (!\inst4|dec_rdB|Mux31~31_combout\ & 
-- ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(5))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000101000001111000010001000110011001010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~29_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~30_combout\,
	datac => \inst4|dec_rdB|ALT_INV_Mux31~31_combout\,
	datad => \inst4|g1:23:regs|ALT_INV_dataout\(5),
	datae => \inst4|g1:6:regs|ALT_INV_dataout\(5),
	dataf => \inst4|g1:22:regs|ALT_INV_dataout\(5),
	combout => \inst4|g2:0:buffersB|F[5]~314_combout\);

\inst4|g2:0:buffersB|F[5]~315\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[5]~315_combout\ = ( \inst4|g1:17:regs|dataout\(5) & ( \inst4|g2:0:buffersB|F[5]~314_combout\ & ( (!\inst4|g2:18:buffersB|F[5]~9_combout\ & ((!\inst4|dec_rdB|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(5)))) ) ) ) # ( 
-- !\inst4|g1:17:regs|dataout\(5) & ( \inst4|g2:0:buffersB|F[5]~314_combout\ & ( (!\inst4|dec_rdB|Mux31~28_combout\ & (!\inst4|g2:18:buffersB|F[5]~9_combout\ & ((!\inst4|dec_rdB|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(5))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000110000001010000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~27_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~28_combout\,
	datac => \inst4|g2:18:buffersB|ALT_INV_F[5]~9_combout\,
	datad => \inst4|g1:16:regs|ALT_INV_dataout\(5),
	datae => \inst4|g1:17:regs|ALT_INV_dataout\(5),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[5]~314_combout\,
	combout => \inst4|g2:0:buffersB|F[5]~315_combout\);

\inst4|g2:0:buffersB|F[5]~316\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[5]~316_combout\ = ( \inst4|g2:0:buffersB|F[5]~313_combout\ & ( \inst4|g2:0:buffersB|F[5]~315_combout\ & ( (!\inst4|g2:31:buffersB|F[5]~19_combout\ & (\inst4|g2:0:buffersB|F[5]~308_combout\ & (\inst4|g2:0:buffersB|F[5]~310_combout\ & 
-- \inst4|g2:0:buffersB|F[5]~312_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:31:buffersB|ALT_INV_F[5]~19_combout\,
	datab => \inst4|g2:0:buffersB|ALT_INV_F[5]~308_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[5]~310_combout\,
	datad => \inst4|g2:0:buffersB|ALT_INV_F[5]~312_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[5]~313_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[5]~315_combout\,
	combout => \inst4|g2:0:buffersB|F[5]~316_combout\);

\selector|Mux26~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \selector|Mux26~0_combout\ = (!\selector|Mux31~0_combout\ & ((\inst4|g2:0:buffersB|F[5]~316_combout\))) # (\selector|Mux31~0_combout\ & (\IR|dataout\(5)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(5),
	datab => \selector|ALT_INV_Mux31~0_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[5]~316_combout\,
	combout => \selector|Mux26~0_combout\);

\ALU|Add0~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~113_sumout\ = SUM(( !\selector|Mux26~0_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~118\ ))
-- \ALU|Add0~114\ = CARRY(( !\selector|Mux26~0_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000010001011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(27),
	datab => \IR|ALT_INV_dataout\(26),
	datad => \selector|ALT_INV_Mux26~0_combout\,
	cin => \ALU|Add0~118\,
	sumout => \ALU|Add0~113_sumout\,
	cout => \ALU|Add0~114\);

\ALU|Add1~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~113_sumout\ = SUM(( \ALU|Add0~113_sumout\ ) + ( \inst4|g2:0:buffersA|F[5]~520_combout\ ) + ( \ALU|Add1~118\ ))
-- \ALU|Add1~114\ = CARRY(( \ALU|Add0~113_sumout\ ) + ( \inst4|g2:0:buffersA|F[5]~520_combout\ ) + ( \ALU|Add1~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALU|ALT_INV_Add0~113_sumout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[5]~520_combout\,
	cin => \ALU|Add1~118\,
	sumout => \ALU|Add1~113_sumout\,
	cout => \ALU|Add1~114\);

\ALU|Mux27~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux27~0_combout\ = ( \ALU|Add1~113_sumout\ & ( (!\IR|dataout\(27)) # ((!\IR|dataout\(26) & (\ALU|Add0~113_sumout\ & \inst4|g2:0:buffersA|F[5]~520_combout\)) # (\IR|dataout\(26) & ((\inst4|g2:0:buffersA|F[5]~520_combout\) # (\ALU|Add0~113_sumout\)))) 
-- ) ) # ( !\ALU|Add1~113_sumout\ & ( (\IR|dataout\(27) & ((!\IR|dataout\(26) & (\ALU|Add0~113_sumout\ & \inst4|g2:0:buffersA|F[5]~520_combout\)) # (\IR|dataout\(26) & ((\inst4|g2:0:buffersA|F[5]~520_combout\) # (\ALU|Add0~113_sumout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010011110011011101111100000001000100111100110111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(26),
	datab => \IR|ALT_INV_dataout\(27),
	datac => \ALU|ALT_INV_Add0~113_sumout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[5]~520_combout\,
	datae => \ALU|ALT_INV_Add1~113_sumout\,
	combout => \ALU|Mux27~0_combout\);

\IO_IN[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IO_IN(5),
	o => \IO_IN[5]~input_o\);

\inst4|g2:31:buffersB|F[6]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:31:buffersB|F[6]~18_combout\ = (\inst4|dec_rdB|Mux31~0_combout\ & !\inst4|g1:31:regs|dataout\(6))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~0_combout\,
	datab => \inst4|g1:31:regs|ALT_INV_dataout\(6),
	combout => \inst4|g2:31:buffersB|F[6]~18_combout\);

\inst4|g1:30:regs|dataout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[6]~58_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:30:regs|dataout\(6));

\inst4|g2:30:buffersB|F[6]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:30:buffersB|F[6]~8_combout\ = ( \IR|dataout\(12) & ( !\IR|dataout\(11) & ( (!\inst4|g1:30:regs|dataout\(6) & (\IR|dataout\(15) & (\IR|dataout\(14) & \IR|dataout\(13)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:30:regs|ALT_INV_dataout\(6),
	datab => \IR|ALT_INV_dataout\(15),
	datac => \IR|ALT_INV_dataout\(14),
	datad => \IR|ALT_INV_dataout\(13),
	datae => \IR|ALT_INV_dataout\(12),
	dataf => \IR|ALT_INV_dataout\(11),
	combout => \inst4|g2:30:buffersB|F[6]~8_combout\);

\inst4|g1:29:regs|dataout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[6]~58_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:29:regs|dataout\(6));

\inst4|g1:27:regs|dataout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[6]~58_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:27:regs|dataout\(6));

\inst4|g1:15:regs|dataout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[6]~58_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:15:regs|dataout\(6));

\inst4|g1:10:regs|dataout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[6]~58_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:10:regs|dataout\(6));

\inst4|g1:14:regs|dataout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[6]~58_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux17~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:14:regs|dataout\(6));

\inst4|g2:0:buffersB|F[6]~297\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[6]~297_combout\ = ( \inst4|g1:10:regs|dataout\(6) & ( \inst4|g1:14:regs|dataout\(6) & ( (!\inst4|dec_rdB|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(6)) ) ) ) # ( !\inst4|g1:10:regs|dataout\(6) & ( \inst4|g1:14:regs|dataout\(6) 
-- & ( (!\inst4|dec_rdB|Mux31~5_combout\ & ((!\inst4|dec_rdB|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(6)))) ) ) ) # ( \inst4|g1:10:regs|dataout\(6) & ( !\inst4|g1:14:regs|dataout\(6) & ( (!\inst4|dec_rdB|Mux31~6_combout\ & 
-- ((!\inst4|dec_rdB|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(6)))) ) ) ) # ( !\inst4|g1:10:regs|dataout\(6) & ( !\inst4|g1:14:regs|dataout\(6) & ( (!\inst4|dec_rdB|Mux31~5_combout\ & (!\inst4|dec_rdB|Mux31~6_combout\ & 
-- ((!\inst4|dec_rdB|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(6))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000101000001111000010001000110011001010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~4_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~5_combout\,
	datac => \inst4|dec_rdB|ALT_INV_Mux31~6_combout\,
	datad => \inst4|g1:15:regs|ALT_INV_dataout\(6),
	datae => \inst4|g1:10:regs|ALT_INV_dataout\(6),
	dataf => \inst4|g1:14:regs|ALT_INV_dataout\(6),
	combout => \inst4|g2:0:buffersB|F[6]~297_combout\);

\inst4|g2:0:buffersB|F[6]~298\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[6]~298_combout\ = ( \inst4|g1:27:regs|dataout\(6) & ( \inst4|g2:0:buffersB|F[6]~297_combout\ & ( (!\inst4|g2:30:buffersB|F[6]~8_combout\ & ((!\inst4|dec_rdB|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(6)))) ) ) ) # ( 
-- !\inst4|g1:27:regs|dataout\(6) & ( \inst4|g2:0:buffersB|F[6]~297_combout\ & ( (!\inst4|dec_rdB|Mux31~3_combout\ & (!\inst4|g2:30:buffersB|F[6]~8_combout\ & ((!\inst4|dec_rdB|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(6))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000110000001010000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~2_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~3_combout\,
	datac => \inst4|g2:30:buffersB|ALT_INV_F[6]~8_combout\,
	datad => \inst4|g1:29:regs|ALT_INV_dataout\(6),
	datae => \inst4|g1:27:regs|ALT_INV_dataout\(6),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[6]~297_combout\,
	combout => \inst4|g2:0:buffersB|F[6]~298_combout\);

\inst4|g1:26:regs|dataout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[6]~58_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:26:regs|dataout\(6));

\inst4|g2:26:buffersB|F[6]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:26:buffersB|F[6]~8_combout\ = ( \IR|dataout\(12) & ( !\IR|dataout\(11) & ( (!\inst4|g1:26:regs|dataout\(6) & (\IR|dataout\(15) & (\IR|dataout\(14) & !\IR|dataout\(13)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:26:regs|ALT_INV_dataout\(6),
	datab => \IR|ALT_INV_dataout\(15),
	datac => \IR|ALT_INV_dataout\(14),
	datad => \IR|ALT_INV_dataout\(13),
	datae => \IR|ALT_INV_dataout\(12),
	dataf => \IR|ALT_INV_dataout\(11),
	combout => \inst4|g2:26:buffersB|F[6]~8_combout\);

\inst4|g1:19:regs|dataout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[6]~58_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:19:regs|dataout\(6));

\inst4|g1:21:regs|dataout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[6]~58_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:21:regs|dataout\(6));

\inst4|g1:13:regs|dataout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[6]~58_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:13:regs|dataout\(6));

\inst4|g1:9:regs|dataout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[6]~58_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux22~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:9:regs|dataout\(6));

\inst4|g1:11:regs|dataout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[6]~58_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux20~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:11:regs|dataout\(6));

\inst4|g2:0:buffersB|F[6]~299\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[6]~299_combout\ = ( \inst4|g1:9:regs|dataout\(6) & ( \inst4|g1:11:regs|dataout\(6) & ( (!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(6)) ) ) ) # ( !\inst4|g1:9:regs|dataout\(6) & ( \inst4|g1:11:regs|dataout\(6) & 
-- ( (!\inst4|dec_rdB|Mux31~11_combout\ & ((!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(6)))) ) ) ) # ( \inst4|g1:9:regs|dataout\(6) & ( !\inst4|g1:11:regs|dataout\(6) & ( (!\inst4|dec_rdB|Mux31~12_combout\ & 
-- ((!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(6)))) ) ) ) # ( !\inst4|g1:9:regs|dataout\(6) & ( !\inst4|g1:11:regs|dataout\(6) & ( (!\inst4|dec_rdB|Mux31~11_combout\ & (!\inst4|dec_rdB|Mux31~12_combout\ & 
-- ((!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(6))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000101000001111000010001000110011001010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~10_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~11_combout\,
	datac => \inst4|dec_rdB|ALT_INV_Mux31~12_combout\,
	datad => \inst4|g1:13:regs|ALT_INV_dataout\(6),
	datae => \inst4|g1:9:regs|ALT_INV_dataout\(6),
	dataf => \inst4|g1:11:regs|ALT_INV_dataout\(6),
	combout => \inst4|g2:0:buffersB|F[6]~299_combout\);

\inst4|g2:0:buffersB|F[6]~300\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[6]~300_combout\ = ( \inst4|g1:21:regs|dataout\(6) & ( \inst4|g2:0:buffersB|F[6]~299_combout\ & ( (!\inst4|g2:26:buffersB|F[6]~8_combout\ & ((!\inst4|dec_rdB|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(6)))) ) ) ) # ( 
-- !\inst4|g1:21:regs|dataout\(6) & ( \inst4|g2:0:buffersB|F[6]~299_combout\ & ( (!\inst4|dec_rdB|Mux31~9_combout\ & (!\inst4|g2:26:buffersB|F[6]~8_combout\ & ((!\inst4|dec_rdB|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(6))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000110000001010000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~8_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~9_combout\,
	datac => \inst4|g2:26:buffersB|ALT_INV_F[6]~8_combout\,
	datad => \inst4|g1:19:regs|ALT_INV_dataout\(6),
	datae => \inst4|g1:21:regs|ALT_INV_dataout\(6),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[6]~299_combout\,
	combout => \inst4|g2:0:buffersB|F[6]~300_combout\);

\inst4|g1:25:regs|dataout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[6]~58_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:25:regs|dataout\(6));

\inst4|g2:25:buffersB|F[6]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:25:buffersB|F[6]~8_combout\ = ( !\IR|dataout\(12) & ( \IR|dataout\(11) & ( (!\inst4|g1:25:regs|dataout\(6) & (\IR|dataout\(15) & (\IR|dataout\(14) & !\IR|dataout\(13)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:25:regs|ALT_INV_dataout\(6),
	datab => \IR|ALT_INV_dataout\(15),
	datac => \IR|ALT_INV_dataout\(14),
	datad => \IR|ALT_INV_dataout\(13),
	datae => \IR|ALT_INV_dataout\(12),
	dataf => \IR|ALT_INV_dataout\(11),
	combout => \inst4|g2:25:buffersB|F[6]~8_combout\);

\inst4|g1:24:regs|dataout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[6]~58_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:24:regs|dataout\(6));

\inst4|g1:28:regs|dataout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[6]~58_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:28:regs|dataout\(6));

\inst4|g1:20:regs|dataout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[6]~58_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:20:regs|dataout\(6));

\inst4|g1:8:regs|dataout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[6]~58_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:8:regs|dataout\(6));

\inst4|g1:12:regs|dataout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[6]~58_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:12:regs|dataout\(6));

\inst4|g2:0:buffersB|F[6]~301\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[6]~301_combout\ = ( \inst4|g1:8:regs|dataout\(6) & ( \inst4|g1:12:regs|dataout\(6) & ( (!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(6)) ) ) ) # ( !\inst4|g1:8:regs|dataout\(6) & ( \inst4|g1:12:regs|dataout\(6) & 
-- ( (!\inst4|dec_rdB|Mux31~17_combout\ & ((!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(6)))) ) ) ) # ( \inst4|g1:8:regs|dataout\(6) & ( !\inst4|g1:12:regs|dataout\(6) & ( (!\inst4|dec_rdB|Mux31~18_combout\ & 
-- ((!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(6)))) ) ) ) # ( !\inst4|g1:8:regs|dataout\(6) & ( !\inst4|g1:12:regs|dataout\(6) & ( (!\inst4|dec_rdB|Mux31~17_combout\ & (!\inst4|dec_rdB|Mux31~18_combout\ & 
-- ((!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(6))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000101000001111000010001000110011001010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~16_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~17_combout\,
	datac => \inst4|dec_rdB|ALT_INV_Mux31~18_combout\,
	datad => \inst4|g1:20:regs|ALT_INV_dataout\(6),
	datae => \inst4|g1:8:regs|ALT_INV_dataout\(6),
	dataf => \inst4|g1:12:regs|ALT_INV_dataout\(6),
	combout => \inst4|g2:0:buffersB|F[6]~301_combout\);

\inst4|g2:0:buffersB|F[6]~302\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[6]~302_combout\ = ( \inst4|g1:28:regs|dataout\(6) & ( \inst4|g2:0:buffersB|F[6]~301_combout\ & ( (!\inst4|g2:25:buffersB|F[6]~8_combout\ & ((!\inst4|dec_rdB|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(6)))) ) ) ) # ( 
-- !\inst4|g1:28:regs|dataout\(6) & ( \inst4|g2:0:buffersB|F[6]~301_combout\ & ( (!\inst4|dec_rdB|Mux31~15_combout\ & (!\inst4|g2:25:buffersB|F[6]~8_combout\ & ((!\inst4|dec_rdB|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(6))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000110000001010000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~14_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~15_combout\,
	datac => \inst4|g2:25:buffersB|ALT_INV_F[6]~8_combout\,
	datad => \inst4|g1:24:regs|ALT_INV_dataout\(6),
	datae => \inst4|g1:28:regs|ALT_INV_dataout\(6),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[6]~301_combout\,
	combout => \inst4|g2:0:buffersB|F[6]~302_combout\);

\inst4|g1:4:regs|dataout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[6]~58_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:4:regs|dataout\(6));

\inst4|g1:7:regs|dataout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[6]~58_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:7:regs|dataout\(6));

\inst4|g1:3:regs|dataout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[6]~58_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:3:regs|dataout\(6));

\inst4|g1:5:regs|dataout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[6]~58_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:5:regs|dataout\(6));

\inst4|g2:0:buffersB|F[6]~434\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[6]~434_combout\ = ( \inst4|dec_rdB|Mux31~21_combout\ & ( \inst4|g1:5:regs|dataout\(6) & ( (!\inst4|dec_rdB|Mux31~19_combout\ & (((!\inst4|dec_rdB|Mux31~20_combout\) # (\inst4|g1:3:regs|dataout\(6))))) # 
-- (\inst4|dec_rdB|Mux31~19_combout\ & (\inst4|g1:7:regs|dataout\(6) & ((!\inst4|dec_rdB|Mux31~20_combout\) # (\inst4|g1:3:regs|dataout\(6))))) ) ) ) # ( !\inst4|dec_rdB|Mux31~21_combout\ & ( \inst4|g1:5:regs|dataout\(6) & ( 
-- (!\inst4|dec_rdB|Mux31~19_combout\ & (((!\inst4|dec_rdB|Mux31~20_combout\) # (\inst4|g1:3:regs|dataout\(6))))) # (\inst4|dec_rdB|Mux31~19_combout\ & (\inst4|g1:7:regs|dataout\(6) & ((!\inst4|dec_rdB|Mux31~20_combout\) # (\inst4|g1:3:regs|dataout\(6))))) ) 
-- ) ) # ( !\inst4|dec_rdB|Mux31~21_combout\ & ( !\inst4|g1:5:regs|dataout\(6) & ( (!\inst4|dec_rdB|Mux31~19_combout\ & (((!\inst4|dec_rdB|Mux31~20_combout\) # (\inst4|g1:3:regs|dataout\(6))))) # (\inst4|dec_rdB|Mux31~19_combout\ & 
-- (\inst4|g1:7:regs|dataout\(6) & ((!\inst4|dec_rdB|Mux31~20_combout\) # (\inst4|g1:3:regs|dataout\(6))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000010111011000000000000000010110000101110111011000010111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~19_combout\,
	datab => \inst4|g1:7:regs|ALT_INV_dataout\(6),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~20_combout\,
	datad => \inst4|g1:3:regs|ALT_INV_dataout\(6),
	datae => \inst4|dec_rdB|ALT_INV_Mux31~21_combout\,
	dataf => \inst4|g1:5:regs|ALT_INV_dataout\(6),
	combout => \inst4|g2:0:buffersB|F[6]~434_combout\);

\inst4|g1:2:regs|dataout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[6]~58_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:2:regs|dataout\(6));

\inst4|g1:1:regs|dataout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[6]~58_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:1:regs|dataout\(6));

\inst4|g2:0:buffersB|F[6]~435\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[6]~435_combout\ = (!\inst4|dec_rdB|Mux31~23_combout\ & (\inst4|dec_rdB|Mux31~25_combout\ & ((!\inst4|g1:1:regs|dataout\(6))))) # (\inst4|dec_rdB|Mux31~23_combout\ & ((!\inst4|g1:2:regs|dataout\(6)) # 
-- ((\inst4|dec_rdB|Mux31~25_combout\ & !\inst4|g1:1:regs|dataout\(6)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001101010000011100110101000001110011010100000111001101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~23_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~25_combout\,
	datac => \inst4|g1:2:regs|ALT_INV_dataout\(6),
	datad => \inst4|g1:1:regs|ALT_INV_dataout\(6),
	combout => \inst4|g2:0:buffersB|F[6]~435_combout\);

\inst4|g2:0:buffersB|F[6]~303\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[6]~303_combout\ = ( !\inst4|g2:0:buffersB|F[6]~435_combout\ & ( (!\inst4|dec_rdB|Mux31~24_combout\ & (\inst4|g2:0:buffersB|F[6]~434_combout\ & ((!\inst4|dec_rdB|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(6))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010110000000000000000000000000000101100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~22_combout\,
	datab => \inst4|g1:4:regs|ALT_INV_dataout\(6),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~24_combout\,
	datad => \inst4|g2:0:buffersB|ALT_INV_F[6]~434_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[6]~435_combout\,
	combout => \inst4|g2:0:buffersB|F[6]~303_combout\);

\inst4|g1:18:regs|dataout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[6]~58_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:18:regs|dataout\(6));

\inst4|g2:18:buffersB|F[6]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:18:buffersB|F[6]~8_combout\ = ( \IR|dataout\(12) & ( !\IR|dataout\(11) & ( (!\inst4|g1:18:regs|dataout\(6) & (\IR|dataout\(15) & (!\IR|dataout\(14) & !\IR|dataout\(13)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:18:regs|ALT_INV_dataout\(6),
	datab => \IR|ALT_INV_dataout\(15),
	datac => \IR|ALT_INV_dataout\(14),
	datad => \IR|ALT_INV_dataout\(13),
	datae => \IR|ALT_INV_dataout\(12),
	dataf => \IR|ALT_INV_dataout\(11),
	combout => \inst4|g2:18:buffersB|F[6]~8_combout\);

\inst4|g1:16:regs|dataout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[6]~58_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:16:regs|dataout\(6));

\inst4|g1:17:regs|dataout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[6]~58_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:17:regs|dataout\(6));

\inst4|g1:23:regs|dataout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[6]~58_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:23:regs|dataout\(6));

\inst4|g1:6:regs|dataout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[6]~58_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:6:regs|dataout\(6));

\inst4|g1:22:regs|dataout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[6]~58_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:22:regs|dataout\(6));

\inst4|g2:0:buffersB|F[6]~304\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[6]~304_combout\ = ( \inst4|g1:6:regs|dataout\(6) & ( \inst4|g1:22:regs|dataout\(6) & ( (!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(6)) ) ) ) # ( !\inst4|g1:6:regs|dataout\(6) & ( \inst4|g1:22:regs|dataout\(6) & 
-- ( (!\inst4|dec_rdB|Mux31~30_combout\ & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(6)))) ) ) ) # ( \inst4|g1:6:regs|dataout\(6) & ( !\inst4|g1:22:regs|dataout\(6) & ( (!\inst4|dec_rdB|Mux31~31_combout\ & 
-- ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(6)))) ) ) ) # ( !\inst4|g1:6:regs|dataout\(6) & ( !\inst4|g1:22:regs|dataout\(6) & ( (!\inst4|dec_rdB|Mux31~30_combout\ & (!\inst4|dec_rdB|Mux31~31_combout\ & 
-- ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(6))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000101000001111000010001000110011001010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~29_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~30_combout\,
	datac => \inst4|dec_rdB|ALT_INV_Mux31~31_combout\,
	datad => \inst4|g1:23:regs|ALT_INV_dataout\(6),
	datae => \inst4|g1:6:regs|ALT_INV_dataout\(6),
	dataf => \inst4|g1:22:regs|ALT_INV_dataout\(6),
	combout => \inst4|g2:0:buffersB|F[6]~304_combout\);

\inst4|g2:0:buffersB|F[6]~305\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[6]~305_combout\ = ( \inst4|g1:17:regs|dataout\(6) & ( \inst4|g2:0:buffersB|F[6]~304_combout\ & ( (!\inst4|g2:18:buffersB|F[6]~8_combout\ & ((!\inst4|dec_rdB|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(6)))) ) ) ) # ( 
-- !\inst4|g1:17:regs|dataout\(6) & ( \inst4|g2:0:buffersB|F[6]~304_combout\ & ( (!\inst4|dec_rdB|Mux31~28_combout\ & (!\inst4|g2:18:buffersB|F[6]~8_combout\ & ((!\inst4|dec_rdB|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(6))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000110000001010000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~27_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~28_combout\,
	datac => \inst4|g2:18:buffersB|ALT_INV_F[6]~8_combout\,
	datad => \inst4|g1:16:regs|ALT_INV_dataout\(6),
	datae => \inst4|g1:17:regs|ALT_INV_dataout\(6),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[6]~304_combout\,
	combout => \inst4|g2:0:buffersB|F[6]~305_combout\);

\inst4|g2:0:buffersB|F[6]~306\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[6]~306_combout\ = ( \inst4|g2:0:buffersB|F[6]~303_combout\ & ( \inst4|g2:0:buffersB|F[6]~305_combout\ & ( (!\inst4|g2:31:buffersB|F[6]~18_combout\ & (\inst4|g2:0:buffersB|F[6]~298_combout\ & (\inst4|g2:0:buffersB|F[6]~300_combout\ & 
-- \inst4|g2:0:buffersB|F[6]~302_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:31:buffersB|ALT_INV_F[6]~18_combout\,
	datab => \inst4|g2:0:buffersB|ALT_INV_F[6]~298_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[6]~300_combout\,
	datad => \inst4|g2:0:buffersB|ALT_INV_F[6]~302_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[6]~303_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[6]~305_combout\,
	combout => \inst4|g2:0:buffersB|F[6]~306_combout\);

\selector|Mux25~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \selector|Mux25~0_combout\ = (!\selector|Mux31~0_combout\ & ((\inst4|g2:0:buffersB|F[6]~306_combout\))) # (\selector|Mux31~0_combout\ & (\IR|dataout\(6)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(6),
	datab => \selector|ALT_INV_Mux31~0_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[6]~306_combout\,
	combout => \selector|Mux25~0_combout\);

\ALU|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~21_sumout\ = SUM(( !\selector|Mux25~0_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~114\ ))
-- \ALU|Add0~22\ = CARRY(( !\selector|Mux25~0_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000010001011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(27),
	datab => \IR|ALT_INV_dataout\(26),
	datad => \selector|ALT_INV_Mux25~0_combout\,
	cin => \ALU|Add0~114\,
	sumout => \ALU|Add0~21_sumout\,
	cout => \ALU|Add0~22\);

\ALU|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~21_sumout\ = SUM(( \ALU|Add0~21_sumout\ ) + ( \inst4|g2:0:buffersA|F[6]~133_combout\ ) + ( \ALU|Add1~114\ ))
-- \ALU|Add1~22\ = CARRY(( \ALU|Add0~21_sumout\ ) + ( \inst4|g2:0:buffersA|F[6]~133_combout\ ) + ( \ALU|Add1~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALU|ALT_INV_Add0~21_sumout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[6]~133_combout\,
	cin => \ALU|Add1~114\,
	sumout => \ALU|Add1~21_sumout\,
	cout => \ALU|Add1~22\);

\ALU|Mux26~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux26~0_combout\ = ( \ALU|Add1~21_sumout\ & ( (!\IR|dataout\(27)) # ((!\IR|dataout\(26) & (\ALU|Add0~21_sumout\ & \inst4|g2:0:buffersA|F[6]~133_combout\)) # (\IR|dataout\(26) & ((\inst4|g2:0:buffersA|F[6]~133_combout\) # (\ALU|Add0~21_sumout\)))) ) ) 
-- # ( !\ALU|Add1~21_sumout\ & ( (\IR|dataout\(27) & ((!\IR|dataout\(26) & (\ALU|Add0~21_sumout\ & \inst4|g2:0:buffersA|F[6]~133_combout\)) # (\IR|dataout\(26) & ((\inst4|g2:0:buffersA|F[6]~133_combout\) # (\ALU|Add0~21_sumout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010011110011011101111100000001000100111100110111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(26),
	datab => \IR|ALT_INV_dataout\(27),
	datac => \ALU|ALT_INV_Add0~21_sumout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[6]~133_combout\,
	datae => \ALU|ALT_INV_Add1~21_sumout\,
	combout => \ALU|Mux26~0_combout\);

\IO_IN[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IO_IN(6),
	o => \IO_IN[6]~input_o\);

\inst4|g2:31:buffersB|F[7]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:31:buffersB|F[7]~17_combout\ = (\inst4|dec_rdB|Mux31~0_combout\ & !\inst4|g1:31:regs|dataout\(7))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~0_combout\,
	datab => \inst4|g1:31:regs|ALT_INV_dataout\(7),
	combout => \inst4|g2:31:buffersB|F[7]~17_combout\);

\inst4|dec_rdB|Mux31~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdB|Mux31~1_combout\ = ( !\IR|dataout\(11) & ( (\IR|dataout\(15) & (\IR|dataout\(14) & (\IR|dataout\(13) & \IR|dataout\(12)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	combout => \inst4|dec_rdB|Mux31~1_combout\);

\inst4|g1:30:regs|dataout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[7]~57_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:30:regs|dataout\(7));

\inst4|g2:30:buffersB|F[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:30:buffersB|F[7]~7_combout\ = (\inst4|dec_rdB|Mux31~1_combout\ & !\inst4|g1:30:regs|dataout\(7))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~1_combout\,
	datab => \inst4|g1:30:regs|ALT_INV_dataout\(7),
	combout => \inst4|g2:30:buffersB|F[7]~7_combout\);

\inst4|g1:29:regs|dataout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[7]~57_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:29:regs|dataout\(7));

\inst4|g1:27:regs|dataout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[7]~57_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:27:regs|dataout\(7));

\inst4|g1:15:regs|dataout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[7]~57_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:15:regs|dataout\(7));

\inst4|g1:10:regs|dataout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[7]~57_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:10:regs|dataout\(7));

\inst4|g1:14:regs|dataout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[7]~57_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux17~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:14:regs|dataout\(7));

\inst4|g2:0:buffersB|F[7]~286\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[7]~286_combout\ = ( \inst4|g1:10:regs|dataout\(7) & ( \inst4|g1:14:regs|dataout\(7) & ( (!\inst4|dec_rdB|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(7)) ) ) ) # ( !\inst4|g1:10:regs|dataout\(7) & ( \inst4|g1:14:regs|dataout\(7) 
-- & ( (!\inst4|dec_rdB|Mux31~5_combout\ & ((!\inst4|dec_rdB|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(7)))) ) ) ) # ( \inst4|g1:10:regs|dataout\(7) & ( !\inst4|g1:14:regs|dataout\(7) & ( (!\inst4|dec_rdB|Mux31~6_combout\ & 
-- ((!\inst4|dec_rdB|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(7)))) ) ) ) # ( !\inst4|g1:10:regs|dataout\(7) & ( !\inst4|g1:14:regs|dataout\(7) & ( (!\inst4|dec_rdB|Mux31~5_combout\ & (!\inst4|dec_rdB|Mux31~6_combout\ & 
-- ((!\inst4|dec_rdB|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(7))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000101000001111000010001000110011001010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~4_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~5_combout\,
	datac => \inst4|dec_rdB|ALT_INV_Mux31~6_combout\,
	datad => \inst4|g1:15:regs|ALT_INV_dataout\(7),
	datae => \inst4|g1:10:regs|ALT_INV_dataout\(7),
	dataf => \inst4|g1:14:regs|ALT_INV_dataout\(7),
	combout => \inst4|g2:0:buffersB|F[7]~286_combout\);

\inst4|g2:0:buffersB|F[7]~287\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[7]~287_combout\ = ( \inst4|g1:27:regs|dataout\(7) & ( \inst4|g2:0:buffersB|F[7]~286_combout\ & ( (!\inst4|g2:30:buffersB|F[7]~7_combout\ & ((!\inst4|dec_rdB|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(7)))) ) ) ) # ( 
-- !\inst4|g1:27:regs|dataout\(7) & ( \inst4|g2:0:buffersB|F[7]~286_combout\ & ( (!\inst4|dec_rdB|Mux31~3_combout\ & (!\inst4|g2:30:buffersB|F[7]~7_combout\ & ((!\inst4|dec_rdB|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(7))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000110000001010000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~2_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~3_combout\,
	datac => \inst4|g2:30:buffersB|ALT_INV_F[7]~7_combout\,
	datad => \inst4|g1:29:regs|ALT_INV_dataout\(7),
	datae => \inst4|g1:27:regs|ALT_INV_dataout\(7),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[7]~286_combout\,
	combout => \inst4|g2:0:buffersB|F[7]~287_combout\);

\inst4|dec_rdB|Mux31~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdB|Mux31~7_combout\ = ( !\IR|dataout\(11) & ( (\IR|dataout\(15) & (\IR|dataout\(14) & (!\IR|dataout\(13) & \IR|dataout\(12)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000000000000000000000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	combout => \inst4|dec_rdB|Mux31~7_combout\);

\inst4|g1:26:regs|dataout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[7]~57_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:26:regs|dataout\(7));

\inst4|g2:26:buffersB|F[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:26:buffersB|F[7]~7_combout\ = (\inst4|dec_rdB|Mux31~7_combout\ & !\inst4|g1:26:regs|dataout\(7))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~7_combout\,
	datab => \inst4|g1:26:regs|ALT_INV_dataout\(7),
	combout => \inst4|g2:26:buffersB|F[7]~7_combout\);

\inst4|g1:19:regs|dataout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[7]~57_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:19:regs|dataout\(7));

\inst4|g1:21:regs|dataout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[7]~57_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:21:regs|dataout\(7));

\inst4|g1:13:regs|dataout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[7]~57_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:13:regs|dataout\(7));

\inst4|g1:9:regs|dataout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[7]~57_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux22~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:9:regs|dataout\(7));

\inst4|g1:11:regs|dataout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[7]~57_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux20~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:11:regs|dataout\(7));

\inst4|g2:0:buffersB|F[7]~288\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[7]~288_combout\ = ( \inst4|g1:9:regs|dataout\(7) & ( \inst4|g1:11:regs|dataout\(7) & ( (!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(7)) ) ) ) # ( !\inst4|g1:9:regs|dataout\(7) & ( \inst4|g1:11:regs|dataout\(7) & 
-- ( (!\inst4|dec_rdB|Mux31~11_combout\ & ((!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(7)))) ) ) ) # ( \inst4|g1:9:regs|dataout\(7) & ( !\inst4|g1:11:regs|dataout\(7) & ( (!\inst4|dec_rdB|Mux31~12_combout\ & 
-- ((!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(7)))) ) ) ) # ( !\inst4|g1:9:regs|dataout\(7) & ( !\inst4|g1:11:regs|dataout\(7) & ( (!\inst4|dec_rdB|Mux31~11_combout\ & (!\inst4|dec_rdB|Mux31~12_combout\ & 
-- ((!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(7))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000101000001111000010001000110011001010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~10_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~11_combout\,
	datac => \inst4|dec_rdB|ALT_INV_Mux31~12_combout\,
	datad => \inst4|g1:13:regs|ALT_INV_dataout\(7),
	datae => \inst4|g1:9:regs|ALT_INV_dataout\(7),
	dataf => \inst4|g1:11:regs|ALT_INV_dataout\(7),
	combout => \inst4|g2:0:buffersB|F[7]~288_combout\);

\inst4|g2:0:buffersB|F[7]~289\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[7]~289_combout\ = ( \inst4|g1:21:regs|dataout\(7) & ( \inst4|g2:0:buffersB|F[7]~288_combout\ & ( (!\inst4|g2:26:buffersB|F[7]~7_combout\ & ((!\inst4|dec_rdB|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(7)))) ) ) ) # ( 
-- !\inst4|g1:21:regs|dataout\(7) & ( \inst4|g2:0:buffersB|F[7]~288_combout\ & ( (!\inst4|dec_rdB|Mux31~9_combout\ & (!\inst4|g2:26:buffersB|F[7]~7_combout\ & ((!\inst4|dec_rdB|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(7))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000110000001010000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~8_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~9_combout\,
	datac => \inst4|g2:26:buffersB|ALT_INV_F[7]~7_combout\,
	datad => \inst4|g1:19:regs|ALT_INV_dataout\(7),
	datae => \inst4|g1:21:regs|ALT_INV_dataout\(7),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[7]~288_combout\,
	combout => \inst4|g2:0:buffersB|F[7]~289_combout\);

\inst4|dec_rdB|Mux31~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdB|Mux31~13_combout\ = ( \IR|dataout\(11) & ( (\IR|dataout\(15) & (\IR|dataout\(14) & (!\IR|dataout\(13) & !\IR|dataout\(12)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100000000000000000000000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	combout => \inst4|dec_rdB|Mux31~13_combout\);

\inst4|g1:25:regs|dataout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[7]~57_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:25:regs|dataout\(7));

\inst4|g2:25:buffersB|F[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:25:buffersB|F[7]~7_combout\ = (\inst4|dec_rdB|Mux31~13_combout\ & !\inst4|g1:25:regs|dataout\(7))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~13_combout\,
	datab => \inst4|g1:25:regs|ALT_INV_dataout\(7),
	combout => \inst4|g2:25:buffersB|F[7]~7_combout\);

\inst4|g1:24:regs|dataout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[7]~57_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:24:regs|dataout\(7));

\inst4|g1:28:regs|dataout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[7]~57_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:28:regs|dataout\(7));

\inst4|g1:20:regs|dataout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[7]~57_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:20:regs|dataout\(7));

\inst4|g1:8:regs|dataout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[7]~57_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:8:regs|dataout\(7));

\inst4|g1:12:regs|dataout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[7]~57_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:12:regs|dataout\(7));

\inst4|g2:0:buffersB|F[7]~290\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[7]~290_combout\ = ( \inst4|g1:8:regs|dataout\(7) & ( \inst4|g1:12:regs|dataout\(7) & ( (!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(7)) ) ) ) # ( !\inst4|g1:8:regs|dataout\(7) & ( \inst4|g1:12:regs|dataout\(7) & 
-- ( (!\inst4|dec_rdB|Mux31~17_combout\ & ((!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(7)))) ) ) ) # ( \inst4|g1:8:regs|dataout\(7) & ( !\inst4|g1:12:regs|dataout\(7) & ( (!\inst4|dec_rdB|Mux31~18_combout\ & 
-- ((!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(7)))) ) ) ) # ( !\inst4|g1:8:regs|dataout\(7) & ( !\inst4|g1:12:regs|dataout\(7) & ( (!\inst4|dec_rdB|Mux31~17_combout\ & (!\inst4|dec_rdB|Mux31~18_combout\ & 
-- ((!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(7))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000101000001111000010001000110011001010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~16_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~17_combout\,
	datac => \inst4|dec_rdB|ALT_INV_Mux31~18_combout\,
	datad => \inst4|g1:20:regs|ALT_INV_dataout\(7),
	datae => \inst4|g1:8:regs|ALT_INV_dataout\(7),
	dataf => \inst4|g1:12:regs|ALT_INV_dataout\(7),
	combout => \inst4|g2:0:buffersB|F[7]~290_combout\);

\inst4|g2:0:buffersB|F[7]~291\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[7]~291_combout\ = ( \inst4|g1:28:regs|dataout\(7) & ( \inst4|g2:0:buffersB|F[7]~290_combout\ & ( (!\inst4|g2:25:buffersB|F[7]~7_combout\ & ((!\inst4|dec_rdB|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(7)))) ) ) ) # ( 
-- !\inst4|g1:28:regs|dataout\(7) & ( \inst4|g2:0:buffersB|F[7]~290_combout\ & ( (!\inst4|dec_rdB|Mux31~15_combout\ & (!\inst4|g2:25:buffersB|F[7]~7_combout\ & ((!\inst4|dec_rdB|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(7))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000110000001010000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~14_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~15_combout\,
	datac => \inst4|g2:25:buffersB|ALT_INV_F[7]~7_combout\,
	datad => \inst4|g1:24:regs|ALT_INV_dataout\(7),
	datae => \inst4|g1:28:regs|ALT_INV_dataout\(7),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[7]~290_combout\,
	combout => \inst4|g2:0:buffersB|F[7]~291_combout\);

\inst4|g1:7:regs|dataout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[7]~57_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:7:regs|dataout\(7));

\inst4|g2:7:buffersB|F[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:7:buffersB|F[7]~7_combout\ = (\inst4|dec_rdB|Mux31~19_combout\ & !\inst4|g1:7:regs|dataout\(7))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~19_combout\,
	datab => \inst4|g1:7:regs|ALT_INV_dataout\(7),
	combout => \inst4|g2:7:buffersB|F[7]~7_combout\);

\inst4|g1:3:regs|dataout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[7]~57_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:3:regs|dataout\(7));

\inst4|g2:3:buffersB|F[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:3:buffersB|F[7]~7_combout\ = (\inst4|dec_rdB|Mux31~20_combout\ & !\inst4|g1:3:regs|dataout\(7))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~20_combout\,
	datab => \inst4|g1:3:regs|ALT_INV_dataout\(7),
	combout => \inst4|g2:3:buffersB|F[7]~7_combout\);

\inst4|g1:5:regs|dataout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[7]~57_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:5:regs|dataout\(7));

\inst4|g2:5:buffersB|F[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:5:buffersB|F[7]~7_combout\ = (\inst4|dec_rdB|Mux31~21_combout\ & !\inst4|g1:5:regs|dataout\(7))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~21_combout\,
	datab => \inst4|g1:5:regs|ALT_INV_dataout\(7),
	combout => \inst4|g2:5:buffersB|F[7]~7_combout\);

\inst4|g1:4:regs|dataout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[7]~57_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:4:regs|dataout\(7));

\inst4|g1:2:regs|dataout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[7]~57_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:2:regs|dataout\(7));

\inst4|g1:1:regs|dataout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[7]~57_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:1:regs|dataout\(7));

\inst4|g2:0:buffersB|F[7]~292\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[7]~292_combout\ = ( \inst4|g1:1:regs|dataout\(7) & ( (!\inst4|dec_rdB|Mux31~24_combout\ & ((!\inst4|dec_rdB|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(7)))) ) ) # ( !\inst4|g1:1:regs|dataout\(7) & ( 
-- (!\inst4|dec_rdB|Mux31~24_combout\ & (!\inst4|dec_rdB|Mux31~25_combout\ & ((!\inst4|dec_rdB|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(7))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000100010001100110010000000110000001000100011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~23_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~24_combout\,
	datac => \inst4|dec_rdB|ALT_INV_Mux31~25_combout\,
	datad => \inst4|g1:2:regs|ALT_INV_dataout\(7),
	datae => \inst4|g1:1:regs|ALT_INV_dataout\(7),
	combout => \inst4|g2:0:buffersB|F[7]~292_combout\);

\inst4|g2:0:buffersB|F[7]~293\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[7]~293_combout\ = ( \inst4|g1:4:regs|dataout\(7) & ( \inst4|g2:0:buffersB|F[7]~292_combout\ & ( (!\inst4|g2:7:buffersB|F[7]~7_combout\ & (!\inst4|g2:3:buffersB|F[7]~7_combout\ & !\inst4|g2:5:buffersB|F[7]~7_combout\)) ) ) ) # ( 
-- !\inst4|g1:4:regs|dataout\(7) & ( \inst4|g2:0:buffersB|F[7]~292_combout\ & ( (!\inst4|dec_rdB|Mux31~22_combout\ & (!\inst4|g2:7:buffersB|F[7]~7_combout\ & (!\inst4|g2:3:buffersB|F[7]~7_combout\ & !\inst4|g2:5:buffersB|F[7]~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~22_combout\,
	datab => \inst4|g2:7:buffersB|ALT_INV_F[7]~7_combout\,
	datac => \inst4|g2:3:buffersB|ALT_INV_F[7]~7_combout\,
	datad => \inst4|g2:5:buffersB|ALT_INV_F[7]~7_combout\,
	datae => \inst4|g1:4:regs|ALT_INV_dataout\(7),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[7]~292_combout\,
	combout => \inst4|g2:0:buffersB|F[7]~293_combout\);

\inst4|dec_rdB|Mux31~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdB|Mux31~26_combout\ = ( !\IR|dataout\(11) & ( (\IR|dataout\(15) & (!\IR|dataout\(14) & (!\IR|dataout\(13) & \IR|dataout\(12)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000000000000000000000000000010000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(11),
	combout => \inst4|dec_rdB|Mux31~26_combout\);

\inst4|g1:18:regs|dataout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[7]~57_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:18:regs|dataout\(7));

\inst4|g2:18:buffersB|F[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:18:buffersB|F[7]~7_combout\ = (\inst4|dec_rdB|Mux31~26_combout\ & !\inst4|g1:18:regs|dataout\(7))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~26_combout\,
	datab => \inst4|g1:18:regs|ALT_INV_dataout\(7),
	combout => \inst4|g2:18:buffersB|F[7]~7_combout\);

\inst4|g1:16:regs|dataout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[7]~57_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:16:regs|dataout\(7));

\inst4|g1:17:regs|dataout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[7]~57_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:17:regs|dataout\(7));

\inst4|g1:23:regs|dataout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[7]~57_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:23:regs|dataout\(7));

\inst4|g1:6:regs|dataout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[7]~57_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:6:regs|dataout\(7));

\inst4|g1:22:regs|dataout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[7]~57_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:22:regs|dataout\(7));

\inst4|g2:0:buffersB|F[7]~294\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[7]~294_combout\ = ( \inst4|g1:6:regs|dataout\(7) & ( \inst4|g1:22:regs|dataout\(7) & ( (!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(7)) ) ) ) # ( !\inst4|g1:6:regs|dataout\(7) & ( \inst4|g1:22:regs|dataout\(7) & 
-- ( (!\inst4|dec_rdB|Mux31~30_combout\ & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(7)))) ) ) ) # ( \inst4|g1:6:regs|dataout\(7) & ( !\inst4|g1:22:regs|dataout\(7) & ( (!\inst4|dec_rdB|Mux31~31_combout\ & 
-- ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(7)))) ) ) ) # ( !\inst4|g1:6:regs|dataout\(7) & ( !\inst4|g1:22:regs|dataout\(7) & ( (!\inst4|dec_rdB|Mux31~30_combout\ & (!\inst4|dec_rdB|Mux31~31_combout\ & 
-- ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(7))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000101000001111000010001000110011001010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~29_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~30_combout\,
	datac => \inst4|dec_rdB|ALT_INV_Mux31~31_combout\,
	datad => \inst4|g1:23:regs|ALT_INV_dataout\(7),
	datae => \inst4|g1:6:regs|ALT_INV_dataout\(7),
	dataf => \inst4|g1:22:regs|ALT_INV_dataout\(7),
	combout => \inst4|g2:0:buffersB|F[7]~294_combout\);

\inst4|g2:0:buffersB|F[7]~295\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[7]~295_combout\ = ( \inst4|g1:17:regs|dataout\(7) & ( \inst4|g2:0:buffersB|F[7]~294_combout\ & ( (!\inst4|g2:18:buffersB|F[7]~7_combout\ & ((!\inst4|dec_rdB|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(7)))) ) ) ) # ( 
-- !\inst4|g1:17:regs|dataout\(7) & ( \inst4|g2:0:buffersB|F[7]~294_combout\ & ( (!\inst4|dec_rdB|Mux31~28_combout\ & (!\inst4|g2:18:buffersB|F[7]~7_combout\ & ((!\inst4|dec_rdB|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(7))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000110000001010000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~27_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~28_combout\,
	datac => \inst4|g2:18:buffersB|ALT_INV_F[7]~7_combout\,
	datad => \inst4|g1:16:regs|ALT_INV_dataout\(7),
	datae => \inst4|g1:17:regs|ALT_INV_dataout\(7),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[7]~294_combout\,
	combout => \inst4|g2:0:buffersB|F[7]~295_combout\);

\inst4|g2:0:buffersB|F[7]~296\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[7]~296_combout\ = ( \inst4|g2:0:buffersB|F[7]~293_combout\ & ( \inst4|g2:0:buffersB|F[7]~295_combout\ & ( (!\inst4|g2:31:buffersB|F[7]~17_combout\ & (\inst4|g2:0:buffersB|F[7]~287_combout\ & (\inst4|g2:0:buffersB|F[7]~289_combout\ & 
-- \inst4|g2:0:buffersB|F[7]~291_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:31:buffersB|ALT_INV_F[7]~17_combout\,
	datab => \inst4|g2:0:buffersB|ALT_INV_F[7]~287_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[7]~289_combout\,
	datad => \inst4|g2:0:buffersB|ALT_INV_F[7]~291_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[7]~293_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[7]~295_combout\,
	combout => \inst4|g2:0:buffersB|F[7]~296_combout\);

\selector|Mux24~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \selector|Mux24~0_combout\ = (!\selector|Mux31~0_combout\ & ((\inst4|g2:0:buffersB|F[7]~296_combout\))) # (\selector|Mux31~0_combout\ & (\IR|dataout\(7)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(7),
	datab => \selector|ALT_INV_Mux31~0_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[7]~296_combout\,
	combout => \selector|Mux24~0_combout\);

\ALU|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~17_sumout\ = SUM(( !\selector|Mux24~0_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~22\ ))
-- \ALU|Add0~18\ = CARRY(( !\selector|Mux24~0_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000010001011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(27),
	datab => \IR|ALT_INV_dataout\(26),
	datad => \selector|ALT_INV_Mux24~0_combout\,
	cin => \ALU|Add0~22\,
	sumout => \ALU|Add0~17_sumout\,
	cout => \ALU|Add0~18\);

\ALU|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~17_sumout\ = SUM(( \ALU|Add0~17_sumout\ ) + ( \inst4|g2:0:buffersA|F[7]~116_combout\ ) + ( \ALU|Add1~22\ ))
-- \ALU|Add1~18\ = CARRY(( \ALU|Add0~17_sumout\ ) + ( \inst4|g2:0:buffersA|F[7]~116_combout\ ) + ( \ALU|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALU|ALT_INV_Add0~17_sumout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[7]~116_combout\,
	cin => \ALU|Add1~22\,
	sumout => \ALU|Add1~17_sumout\,
	cout => \ALU|Add1~18\);

\ALU|Mux25~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux25~0_combout\ = ( \ALU|Add1~17_sumout\ & ( (!\IR|dataout\(27)) # ((!\IR|dataout\(26) & (\ALU|Add0~17_sumout\ & \inst4|g2:0:buffersA|F[7]~116_combout\)) # (\IR|dataout\(26) & ((\inst4|g2:0:buffersA|F[7]~116_combout\) # (\ALU|Add0~17_sumout\)))) ) ) 
-- # ( !\ALU|Add1~17_sumout\ & ( (\IR|dataout\(27) & ((!\IR|dataout\(26) & (\ALU|Add0~17_sumout\ & \inst4|g2:0:buffersA|F[7]~116_combout\)) # (\IR|dataout\(26) & ((\inst4|g2:0:buffersA|F[7]~116_combout\) # (\ALU|Add0~17_sumout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010011110011011101111100000001000100111100110111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(26),
	datab => \IR|ALT_INV_dataout\(27),
	datac => \ALU|ALT_INV_Add0~17_sumout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[7]~116_combout\,
	datae => \ALU|ALT_INV_Add1~17_sumout\,
	combout => \ALU|Mux25~0_combout\);

\IO_IN[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IO_IN(7),
	o => \IO_IN[7]~input_o\);

\inst4|g2:31:buffersB|F[8]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:31:buffersB|F[8]~16_combout\ = (\inst4|dec_rdB|Mux31~0_combout\ & !\inst4|g1:31:regs|dataout\(8))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~0_combout\,
	datab => \inst4|g1:31:regs|ALT_INV_dataout\(8),
	combout => \inst4|g2:31:buffersB|F[8]~16_combout\);

\inst4|g1:30:regs|dataout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[8]~56_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:30:regs|dataout\(8));

\inst4|g2:30:buffersB|F[8]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:30:buffersB|F[8]~6_combout\ = (\inst4|dec_rdB|Mux31~1_combout\ & !\inst4|g1:30:regs|dataout\(8))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~1_combout\,
	datab => \inst4|g1:30:regs|ALT_INV_dataout\(8),
	combout => \inst4|g2:30:buffersB|F[8]~6_combout\);

\inst4|g1:29:regs|dataout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[8]~56_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:29:regs|dataout\(8));

\inst4|g1:27:regs|dataout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[8]~56_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:27:regs|dataout\(8));

\inst4|g1:15:regs|dataout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[8]~56_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:15:regs|dataout\(8));

\inst4|g1:10:regs|dataout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[8]~56_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:10:regs|dataout\(8));

\inst4|g1:14:regs|dataout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[8]~56_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux17~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:14:regs|dataout\(8));

\inst4|g2:0:buffersB|F[8]~275\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[8]~275_combout\ = ( \inst4|g1:10:regs|dataout\(8) & ( \inst4|g1:14:regs|dataout\(8) & ( (!\inst4|dec_rdB|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(8)) ) ) ) # ( !\inst4|g1:10:regs|dataout\(8) & ( \inst4|g1:14:regs|dataout\(8) 
-- & ( (!\inst4|dec_rdB|Mux31~5_combout\ & ((!\inst4|dec_rdB|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(8)))) ) ) ) # ( \inst4|g1:10:regs|dataout\(8) & ( !\inst4|g1:14:regs|dataout\(8) & ( (!\inst4|dec_rdB|Mux31~6_combout\ & 
-- ((!\inst4|dec_rdB|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(8)))) ) ) ) # ( !\inst4|g1:10:regs|dataout\(8) & ( !\inst4|g1:14:regs|dataout\(8) & ( (!\inst4|dec_rdB|Mux31~5_combout\ & (!\inst4|dec_rdB|Mux31~6_combout\ & 
-- ((!\inst4|dec_rdB|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(8))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000101000001111000010001000110011001010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~4_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~5_combout\,
	datac => \inst4|dec_rdB|ALT_INV_Mux31~6_combout\,
	datad => \inst4|g1:15:regs|ALT_INV_dataout\(8),
	datae => \inst4|g1:10:regs|ALT_INV_dataout\(8),
	dataf => \inst4|g1:14:regs|ALT_INV_dataout\(8),
	combout => \inst4|g2:0:buffersB|F[8]~275_combout\);

\inst4|g2:0:buffersB|F[8]~276\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[8]~276_combout\ = ( \inst4|g1:27:regs|dataout\(8) & ( \inst4|g2:0:buffersB|F[8]~275_combout\ & ( (!\inst4|g2:30:buffersB|F[8]~6_combout\ & ((!\inst4|dec_rdB|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(8)))) ) ) ) # ( 
-- !\inst4|g1:27:regs|dataout\(8) & ( \inst4|g2:0:buffersB|F[8]~275_combout\ & ( (!\inst4|dec_rdB|Mux31~3_combout\ & (!\inst4|g2:30:buffersB|F[8]~6_combout\ & ((!\inst4|dec_rdB|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(8))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000110000001010000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~2_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~3_combout\,
	datac => \inst4|g2:30:buffersB|ALT_INV_F[8]~6_combout\,
	datad => \inst4|g1:29:regs|ALT_INV_dataout\(8),
	datae => \inst4|g1:27:regs|ALT_INV_dataout\(8),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[8]~275_combout\,
	combout => \inst4|g2:0:buffersB|F[8]~276_combout\);

\inst4|g1:26:regs|dataout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[8]~56_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:26:regs|dataout\(8));

\inst4|g2:26:buffersB|F[8]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:26:buffersB|F[8]~6_combout\ = (\inst4|dec_rdB|Mux31~7_combout\ & !\inst4|g1:26:regs|dataout\(8))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~7_combout\,
	datab => \inst4|g1:26:regs|ALT_INV_dataout\(8),
	combout => \inst4|g2:26:buffersB|F[8]~6_combout\);

\inst4|g1:19:regs|dataout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[8]~56_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:19:regs|dataout\(8));

\inst4|g1:21:regs|dataout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[8]~56_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:21:regs|dataout\(8));

\inst4|g1:13:regs|dataout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[8]~56_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:13:regs|dataout\(8));

\inst4|g1:9:regs|dataout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[8]~56_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux22~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:9:regs|dataout\(8));

\inst4|g1:11:regs|dataout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[8]~56_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux20~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:11:regs|dataout\(8));

\inst4|g2:0:buffersB|F[8]~277\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[8]~277_combout\ = ( \inst4|g1:9:regs|dataout\(8) & ( \inst4|g1:11:regs|dataout\(8) & ( (!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(8)) ) ) ) # ( !\inst4|g1:9:regs|dataout\(8) & ( \inst4|g1:11:regs|dataout\(8) & 
-- ( (!\inst4|dec_rdB|Mux31~11_combout\ & ((!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(8)))) ) ) ) # ( \inst4|g1:9:regs|dataout\(8) & ( !\inst4|g1:11:regs|dataout\(8) & ( (!\inst4|dec_rdB|Mux31~12_combout\ & 
-- ((!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(8)))) ) ) ) # ( !\inst4|g1:9:regs|dataout\(8) & ( !\inst4|g1:11:regs|dataout\(8) & ( (!\inst4|dec_rdB|Mux31~11_combout\ & (!\inst4|dec_rdB|Mux31~12_combout\ & 
-- ((!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(8))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000101000001111000010001000110011001010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~10_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~11_combout\,
	datac => \inst4|dec_rdB|ALT_INV_Mux31~12_combout\,
	datad => \inst4|g1:13:regs|ALT_INV_dataout\(8),
	datae => \inst4|g1:9:regs|ALT_INV_dataout\(8),
	dataf => \inst4|g1:11:regs|ALT_INV_dataout\(8),
	combout => \inst4|g2:0:buffersB|F[8]~277_combout\);

\inst4|g2:0:buffersB|F[8]~278\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[8]~278_combout\ = ( \inst4|g1:21:regs|dataout\(8) & ( \inst4|g2:0:buffersB|F[8]~277_combout\ & ( (!\inst4|g2:26:buffersB|F[8]~6_combout\ & ((!\inst4|dec_rdB|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(8)))) ) ) ) # ( 
-- !\inst4|g1:21:regs|dataout\(8) & ( \inst4|g2:0:buffersB|F[8]~277_combout\ & ( (!\inst4|dec_rdB|Mux31~9_combout\ & (!\inst4|g2:26:buffersB|F[8]~6_combout\ & ((!\inst4|dec_rdB|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(8))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000110000001010000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~8_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~9_combout\,
	datac => \inst4|g2:26:buffersB|ALT_INV_F[8]~6_combout\,
	datad => \inst4|g1:19:regs|ALT_INV_dataout\(8),
	datae => \inst4|g1:21:regs|ALT_INV_dataout\(8),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[8]~277_combout\,
	combout => \inst4|g2:0:buffersB|F[8]~278_combout\);

\inst4|g1:25:regs|dataout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[8]~56_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:25:regs|dataout\(8));

\inst4|g2:25:buffersB|F[8]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:25:buffersB|F[8]~6_combout\ = (\inst4|dec_rdB|Mux31~13_combout\ & !\inst4|g1:25:regs|dataout\(8))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~13_combout\,
	datab => \inst4|g1:25:regs|ALT_INV_dataout\(8),
	combout => \inst4|g2:25:buffersB|F[8]~6_combout\);

\inst4|g1:24:regs|dataout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[8]~56_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:24:regs|dataout\(8));

\inst4|g1:28:regs|dataout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[8]~56_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:28:regs|dataout\(8));

\inst4|g1:20:regs|dataout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[8]~56_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:20:regs|dataout\(8));

\inst4|g1:8:regs|dataout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[8]~56_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:8:regs|dataout\(8));

\inst4|g1:12:regs|dataout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[8]~56_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:12:regs|dataout\(8));

\inst4|g2:0:buffersB|F[8]~279\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[8]~279_combout\ = ( \inst4|g1:8:regs|dataout\(8) & ( \inst4|g1:12:regs|dataout\(8) & ( (!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(8)) ) ) ) # ( !\inst4|g1:8:regs|dataout\(8) & ( \inst4|g1:12:regs|dataout\(8) & 
-- ( (!\inst4|dec_rdB|Mux31~17_combout\ & ((!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(8)))) ) ) ) # ( \inst4|g1:8:regs|dataout\(8) & ( !\inst4|g1:12:regs|dataout\(8) & ( (!\inst4|dec_rdB|Mux31~18_combout\ & 
-- ((!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(8)))) ) ) ) # ( !\inst4|g1:8:regs|dataout\(8) & ( !\inst4|g1:12:regs|dataout\(8) & ( (!\inst4|dec_rdB|Mux31~17_combout\ & (!\inst4|dec_rdB|Mux31~18_combout\ & 
-- ((!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(8))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000101000001111000010001000110011001010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~16_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~17_combout\,
	datac => \inst4|dec_rdB|ALT_INV_Mux31~18_combout\,
	datad => \inst4|g1:20:regs|ALT_INV_dataout\(8),
	datae => \inst4|g1:8:regs|ALT_INV_dataout\(8),
	dataf => \inst4|g1:12:regs|ALT_INV_dataout\(8),
	combout => \inst4|g2:0:buffersB|F[8]~279_combout\);

\inst4|g2:0:buffersB|F[8]~280\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[8]~280_combout\ = ( \inst4|g1:28:regs|dataout\(8) & ( \inst4|g2:0:buffersB|F[8]~279_combout\ & ( (!\inst4|g2:25:buffersB|F[8]~6_combout\ & ((!\inst4|dec_rdB|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(8)))) ) ) ) # ( 
-- !\inst4|g1:28:regs|dataout\(8) & ( \inst4|g2:0:buffersB|F[8]~279_combout\ & ( (!\inst4|dec_rdB|Mux31~15_combout\ & (!\inst4|g2:25:buffersB|F[8]~6_combout\ & ((!\inst4|dec_rdB|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(8))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000110000001010000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~14_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~15_combout\,
	datac => \inst4|g2:25:buffersB|ALT_INV_F[8]~6_combout\,
	datad => \inst4|g1:24:regs|ALT_INV_dataout\(8),
	datae => \inst4|g1:28:regs|ALT_INV_dataout\(8),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[8]~279_combout\,
	combout => \inst4|g2:0:buffersB|F[8]~280_combout\);

\inst4|g1:7:regs|dataout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[8]~56_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:7:regs|dataout\(8));

\inst4|g2:7:buffersB|F[8]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:7:buffersB|F[8]~6_combout\ = (\inst4|dec_rdB|Mux31~19_combout\ & !\inst4|g1:7:regs|dataout\(8))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~19_combout\,
	datab => \inst4|g1:7:regs|ALT_INV_dataout\(8),
	combout => \inst4|g2:7:buffersB|F[8]~6_combout\);

\inst4|g1:3:regs|dataout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[8]~56_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:3:regs|dataout\(8));

\inst4|g2:3:buffersB|F[8]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:3:buffersB|F[8]~6_combout\ = (\inst4|dec_rdB|Mux31~20_combout\ & !\inst4|g1:3:regs|dataout\(8))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~20_combout\,
	datab => \inst4|g1:3:regs|ALT_INV_dataout\(8),
	combout => \inst4|g2:3:buffersB|F[8]~6_combout\);

\inst4|g1:5:regs|dataout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[8]~56_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:5:regs|dataout\(8));

\inst4|g2:5:buffersB|F[8]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:5:buffersB|F[8]~6_combout\ = (\inst4|dec_rdB|Mux31~21_combout\ & !\inst4|g1:5:regs|dataout\(8))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~21_combout\,
	datab => \inst4|g1:5:regs|ALT_INV_dataout\(8),
	combout => \inst4|g2:5:buffersB|F[8]~6_combout\);

\inst4|g1:4:regs|dataout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[8]~56_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:4:regs|dataout\(8));

\inst4|g1:2:regs|dataout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[8]~56_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:2:regs|dataout\(8));

\inst4|g1:1:regs|dataout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[8]~56_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:1:regs|dataout\(8));

\inst4|g2:0:buffersB|F[8]~281\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[8]~281_combout\ = ( \inst4|g1:1:regs|dataout\(8) & ( (!\inst4|dec_rdB|Mux31~24_combout\ & ((!\inst4|dec_rdB|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(8)))) ) ) # ( !\inst4|g1:1:regs|dataout\(8) & ( 
-- (!\inst4|dec_rdB|Mux31~24_combout\ & (!\inst4|dec_rdB|Mux31~25_combout\ & ((!\inst4|dec_rdB|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(8))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000100010001100110010000000110000001000100011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~23_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~24_combout\,
	datac => \inst4|dec_rdB|ALT_INV_Mux31~25_combout\,
	datad => \inst4|g1:2:regs|ALT_INV_dataout\(8),
	datae => \inst4|g1:1:regs|ALT_INV_dataout\(8),
	combout => \inst4|g2:0:buffersB|F[8]~281_combout\);

\inst4|g2:0:buffersB|F[8]~282\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[8]~282_combout\ = ( \inst4|g1:4:regs|dataout\(8) & ( \inst4|g2:0:buffersB|F[8]~281_combout\ & ( (!\inst4|g2:7:buffersB|F[8]~6_combout\ & (!\inst4|g2:3:buffersB|F[8]~6_combout\ & !\inst4|g2:5:buffersB|F[8]~6_combout\)) ) ) ) # ( 
-- !\inst4|g1:4:regs|dataout\(8) & ( \inst4|g2:0:buffersB|F[8]~281_combout\ & ( (!\inst4|dec_rdB|Mux31~22_combout\ & (!\inst4|g2:7:buffersB|F[8]~6_combout\ & (!\inst4|g2:3:buffersB|F[8]~6_combout\ & !\inst4|g2:5:buffersB|F[8]~6_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~22_combout\,
	datab => \inst4|g2:7:buffersB|ALT_INV_F[8]~6_combout\,
	datac => \inst4|g2:3:buffersB|ALT_INV_F[8]~6_combout\,
	datad => \inst4|g2:5:buffersB|ALT_INV_F[8]~6_combout\,
	datae => \inst4|g1:4:regs|ALT_INV_dataout\(8),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[8]~281_combout\,
	combout => \inst4|g2:0:buffersB|F[8]~282_combout\);

\inst4|g1:18:regs|dataout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[8]~56_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:18:regs|dataout\(8));

\inst4|g2:18:buffersB|F[8]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:18:buffersB|F[8]~6_combout\ = (\inst4|dec_rdB|Mux31~26_combout\ & !\inst4|g1:18:regs|dataout\(8))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~26_combout\,
	datab => \inst4|g1:18:regs|ALT_INV_dataout\(8),
	combout => \inst4|g2:18:buffersB|F[8]~6_combout\);

\inst4|g1:16:regs|dataout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[8]~56_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:16:regs|dataout\(8));

\inst4|g1:17:regs|dataout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[8]~56_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:17:regs|dataout\(8));

\inst4|g1:23:regs|dataout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[8]~56_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:23:regs|dataout\(8));

\inst4|g1:6:regs|dataout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[8]~56_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:6:regs|dataout\(8));

\inst4|g1:22:regs|dataout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[8]~56_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:22:regs|dataout\(8));

\inst4|g2:0:buffersB|F[8]~283\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[8]~283_combout\ = ( \inst4|g1:6:regs|dataout\(8) & ( \inst4|g1:22:regs|dataout\(8) & ( (!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(8)) ) ) ) # ( !\inst4|g1:6:regs|dataout\(8) & ( \inst4|g1:22:regs|dataout\(8) & 
-- ( (!\inst4|dec_rdB|Mux31~30_combout\ & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(8)))) ) ) ) # ( \inst4|g1:6:regs|dataout\(8) & ( !\inst4|g1:22:regs|dataout\(8) & ( (!\inst4|dec_rdB|Mux31~31_combout\ & 
-- ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(8)))) ) ) ) # ( !\inst4|g1:6:regs|dataout\(8) & ( !\inst4|g1:22:regs|dataout\(8) & ( (!\inst4|dec_rdB|Mux31~30_combout\ & (!\inst4|dec_rdB|Mux31~31_combout\ & 
-- ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(8))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000101000001111000010001000110011001010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~29_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~30_combout\,
	datac => \inst4|dec_rdB|ALT_INV_Mux31~31_combout\,
	datad => \inst4|g1:23:regs|ALT_INV_dataout\(8),
	datae => \inst4|g1:6:regs|ALT_INV_dataout\(8),
	dataf => \inst4|g1:22:regs|ALT_INV_dataout\(8),
	combout => \inst4|g2:0:buffersB|F[8]~283_combout\);

\inst4|g2:0:buffersB|F[8]~284\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[8]~284_combout\ = ( \inst4|g1:17:regs|dataout\(8) & ( \inst4|g2:0:buffersB|F[8]~283_combout\ & ( (!\inst4|g2:18:buffersB|F[8]~6_combout\ & ((!\inst4|dec_rdB|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(8)))) ) ) ) # ( 
-- !\inst4|g1:17:regs|dataout\(8) & ( \inst4|g2:0:buffersB|F[8]~283_combout\ & ( (!\inst4|dec_rdB|Mux31~28_combout\ & (!\inst4|g2:18:buffersB|F[8]~6_combout\ & ((!\inst4|dec_rdB|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(8))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000110000001010000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~27_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~28_combout\,
	datac => \inst4|g2:18:buffersB|ALT_INV_F[8]~6_combout\,
	datad => \inst4|g1:16:regs|ALT_INV_dataout\(8),
	datae => \inst4|g1:17:regs|ALT_INV_dataout\(8),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[8]~283_combout\,
	combout => \inst4|g2:0:buffersB|F[8]~284_combout\);

\inst4|g2:0:buffersB|F[8]~285\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[8]~285_combout\ = ( \inst4|g2:0:buffersB|F[8]~282_combout\ & ( \inst4|g2:0:buffersB|F[8]~284_combout\ & ( (!\inst4|g2:31:buffersB|F[8]~16_combout\ & (\inst4|g2:0:buffersB|F[8]~276_combout\ & (\inst4|g2:0:buffersB|F[8]~278_combout\ & 
-- \inst4|g2:0:buffersB|F[8]~280_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:31:buffersB|ALT_INV_F[8]~16_combout\,
	datab => \inst4|g2:0:buffersB|ALT_INV_F[8]~276_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[8]~278_combout\,
	datad => \inst4|g2:0:buffersB|ALT_INV_F[8]~280_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[8]~282_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[8]~284_combout\,
	combout => \inst4|g2:0:buffersB|F[8]~285_combout\);

\selector|Mux23~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \selector|Mux23~0_combout\ = (!\selector|Mux31~0_combout\ & ((\inst4|g2:0:buffersB|F[8]~285_combout\))) # (\selector|Mux31~0_combout\ & (\IR|dataout\(8)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(8),
	datab => \selector|ALT_INV_Mux31~0_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[8]~285_combout\,
	combout => \selector|Mux23~0_combout\);

\ALU|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~45_sumout\ = SUM(( !\selector|Mux23~0_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~18\ ))
-- \ALU|Add0~46\ = CARRY(( !\selector|Mux23~0_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000010001011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(27),
	datab => \IR|ALT_INV_dataout\(26),
	datad => \selector|ALT_INV_Mux23~0_combout\,
	cin => \ALU|Add0~18\,
	sumout => \ALU|Add0~45_sumout\,
	cout => \ALU|Add0~46\);

\ALU|Add1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~45_sumout\ = SUM(( \ALU|Add0~45_sumout\ ) + ( \inst4|g2:0:buffersA|F[8]~235_combout\ ) + ( \ALU|Add1~18\ ))
-- \ALU|Add1~46\ = CARRY(( \ALU|Add0~45_sumout\ ) + ( \inst4|g2:0:buffersA|F[8]~235_combout\ ) + ( \ALU|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALU|ALT_INV_Add0~45_sumout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[8]~235_combout\,
	cin => \ALU|Add1~18\,
	sumout => \ALU|Add1~45_sumout\,
	cout => \ALU|Add1~46\);

\ALU|Mux24~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux24~0_combout\ = ( \ALU|Add1~45_sumout\ & ( (!\IR|dataout\(27)) # ((!\IR|dataout\(26) & (\ALU|Add0~45_sumout\ & \inst4|g2:0:buffersA|F[8]~235_combout\)) # (\IR|dataout\(26) & ((\inst4|g2:0:buffersA|F[8]~235_combout\) # (\ALU|Add0~45_sumout\)))) ) ) 
-- # ( !\ALU|Add1~45_sumout\ & ( (\IR|dataout\(27) & ((!\IR|dataout\(26) & (\ALU|Add0~45_sumout\ & \inst4|g2:0:buffersA|F[8]~235_combout\)) # (\IR|dataout\(26) & ((\inst4|g2:0:buffersA|F[8]~235_combout\) # (\ALU|Add0~45_sumout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010011110011011101111100000001000100111100110111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(26),
	datab => \IR|ALT_INV_dataout\(27),
	datac => \ALU|ALT_INV_Add0~45_sumout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[8]~235_combout\,
	datae => \ALU|ALT_INV_Add1~45_sumout\,
	combout => \ALU|Mux24~0_combout\);

\IO_IN[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IO_IN(8),
	o => \IO_IN[8]~input_o\);

\inst4|g2:31:buffersB|F[9]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:31:buffersB|F[9]~15_combout\ = (\inst4|dec_rdB|Mux31~0_combout\ & !\inst4|g1:31:regs|dataout\(9))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~0_combout\,
	datab => \inst4|g1:31:regs|ALT_INV_dataout\(9),
	combout => \inst4|g2:31:buffersB|F[9]~15_combout\);

\inst4|g1:30:regs|dataout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[9]~55_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:30:regs|dataout\(9));

\inst4|g2:30:buffersB|F[9]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:30:buffersB|F[9]~5_combout\ = (\inst4|dec_rdB|Mux31~1_combout\ & !\inst4|g1:30:regs|dataout\(9))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~1_combout\,
	datab => \inst4|g1:30:regs|ALT_INV_dataout\(9),
	combout => \inst4|g2:30:buffersB|F[9]~5_combout\);

\inst4|g1:29:regs|dataout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[9]~55_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:29:regs|dataout\(9));

\inst4|g1:27:regs|dataout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[9]~55_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:27:regs|dataout\(9));

\inst4|g1:15:regs|dataout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[9]~55_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:15:regs|dataout\(9));

\inst4|g1:10:regs|dataout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[9]~55_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:10:regs|dataout\(9));

\inst4|g1:14:regs|dataout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[9]~55_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux17~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:14:regs|dataout\(9));

\inst4|g2:0:buffersB|F[9]~264\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[9]~264_combout\ = ( \inst4|g1:10:regs|dataout\(9) & ( \inst4|g1:14:regs|dataout\(9) & ( (!\inst4|dec_rdB|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(9)) ) ) ) # ( !\inst4|g1:10:regs|dataout\(9) & ( \inst4|g1:14:regs|dataout\(9) 
-- & ( (!\inst4|dec_rdB|Mux31~5_combout\ & ((!\inst4|dec_rdB|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(9)))) ) ) ) # ( \inst4|g1:10:regs|dataout\(9) & ( !\inst4|g1:14:regs|dataout\(9) & ( (!\inst4|dec_rdB|Mux31~6_combout\ & 
-- ((!\inst4|dec_rdB|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(9)))) ) ) ) # ( !\inst4|g1:10:regs|dataout\(9) & ( !\inst4|g1:14:regs|dataout\(9) & ( (!\inst4|dec_rdB|Mux31~5_combout\ & (!\inst4|dec_rdB|Mux31~6_combout\ & 
-- ((!\inst4|dec_rdB|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(9))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000101000001111000010001000110011001010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~4_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~5_combout\,
	datac => \inst4|dec_rdB|ALT_INV_Mux31~6_combout\,
	datad => \inst4|g1:15:regs|ALT_INV_dataout\(9),
	datae => \inst4|g1:10:regs|ALT_INV_dataout\(9),
	dataf => \inst4|g1:14:regs|ALT_INV_dataout\(9),
	combout => \inst4|g2:0:buffersB|F[9]~264_combout\);

\inst4|g2:0:buffersB|F[9]~265\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[9]~265_combout\ = ( \inst4|g1:27:regs|dataout\(9) & ( \inst4|g2:0:buffersB|F[9]~264_combout\ & ( (!\inst4|g2:30:buffersB|F[9]~5_combout\ & ((!\inst4|dec_rdB|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(9)))) ) ) ) # ( 
-- !\inst4|g1:27:regs|dataout\(9) & ( \inst4|g2:0:buffersB|F[9]~264_combout\ & ( (!\inst4|dec_rdB|Mux31~3_combout\ & (!\inst4|g2:30:buffersB|F[9]~5_combout\ & ((!\inst4|dec_rdB|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(9))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000110000001010000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~2_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~3_combout\,
	datac => \inst4|g2:30:buffersB|ALT_INV_F[9]~5_combout\,
	datad => \inst4|g1:29:regs|ALT_INV_dataout\(9),
	datae => \inst4|g1:27:regs|ALT_INV_dataout\(9),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[9]~264_combout\,
	combout => \inst4|g2:0:buffersB|F[9]~265_combout\);

\inst4|g1:26:regs|dataout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[9]~55_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:26:regs|dataout\(9));

\inst4|g2:26:buffersB|F[9]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:26:buffersB|F[9]~5_combout\ = (\inst4|dec_rdB|Mux31~7_combout\ & !\inst4|g1:26:regs|dataout\(9))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~7_combout\,
	datab => \inst4|g1:26:regs|ALT_INV_dataout\(9),
	combout => \inst4|g2:26:buffersB|F[9]~5_combout\);

\inst4|g1:19:regs|dataout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[9]~55_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:19:regs|dataout\(9));

\inst4|g1:21:regs|dataout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[9]~55_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:21:regs|dataout\(9));

\inst4|g1:13:regs|dataout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[9]~55_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:13:regs|dataout\(9));

\inst4|g1:9:regs|dataout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[9]~55_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux22~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:9:regs|dataout\(9));

\inst4|g1:11:regs|dataout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[9]~55_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux20~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:11:regs|dataout\(9));

\inst4|g2:0:buffersB|F[9]~266\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[9]~266_combout\ = ( \inst4|g1:9:regs|dataout\(9) & ( \inst4|g1:11:regs|dataout\(9) & ( (!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(9)) ) ) ) # ( !\inst4|g1:9:regs|dataout\(9) & ( \inst4|g1:11:regs|dataout\(9) & 
-- ( (!\inst4|dec_rdB|Mux31~11_combout\ & ((!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(9)))) ) ) ) # ( \inst4|g1:9:regs|dataout\(9) & ( !\inst4|g1:11:regs|dataout\(9) & ( (!\inst4|dec_rdB|Mux31~12_combout\ & 
-- ((!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(9)))) ) ) ) # ( !\inst4|g1:9:regs|dataout\(9) & ( !\inst4|g1:11:regs|dataout\(9) & ( (!\inst4|dec_rdB|Mux31~11_combout\ & (!\inst4|dec_rdB|Mux31~12_combout\ & 
-- ((!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(9))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000101000001111000010001000110011001010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~10_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~11_combout\,
	datac => \inst4|dec_rdB|ALT_INV_Mux31~12_combout\,
	datad => \inst4|g1:13:regs|ALT_INV_dataout\(9),
	datae => \inst4|g1:9:regs|ALT_INV_dataout\(9),
	dataf => \inst4|g1:11:regs|ALT_INV_dataout\(9),
	combout => \inst4|g2:0:buffersB|F[9]~266_combout\);

\inst4|g2:0:buffersB|F[9]~267\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[9]~267_combout\ = ( \inst4|g1:21:regs|dataout\(9) & ( \inst4|g2:0:buffersB|F[9]~266_combout\ & ( (!\inst4|g2:26:buffersB|F[9]~5_combout\ & ((!\inst4|dec_rdB|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(9)))) ) ) ) # ( 
-- !\inst4|g1:21:regs|dataout\(9) & ( \inst4|g2:0:buffersB|F[9]~266_combout\ & ( (!\inst4|dec_rdB|Mux31~9_combout\ & (!\inst4|g2:26:buffersB|F[9]~5_combout\ & ((!\inst4|dec_rdB|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(9))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000110000001010000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~8_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~9_combout\,
	datac => \inst4|g2:26:buffersB|ALT_INV_F[9]~5_combout\,
	datad => \inst4|g1:19:regs|ALT_INV_dataout\(9),
	datae => \inst4|g1:21:regs|ALT_INV_dataout\(9),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[9]~266_combout\,
	combout => \inst4|g2:0:buffersB|F[9]~267_combout\);

\inst4|g1:25:regs|dataout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[9]~55_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:25:regs|dataout\(9));

\inst4|g2:25:buffersB|F[9]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:25:buffersB|F[9]~5_combout\ = (\inst4|dec_rdB|Mux31~13_combout\ & !\inst4|g1:25:regs|dataout\(9))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~13_combout\,
	datab => \inst4|g1:25:regs|ALT_INV_dataout\(9),
	combout => \inst4|g2:25:buffersB|F[9]~5_combout\);

\inst4|g1:24:regs|dataout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[9]~55_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:24:regs|dataout\(9));

\inst4|g1:28:regs|dataout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[9]~55_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:28:regs|dataout\(9));

\inst4|g1:20:regs|dataout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[9]~55_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:20:regs|dataout\(9));

\inst4|g1:8:regs|dataout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[9]~55_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:8:regs|dataout\(9));

\inst4|g1:12:regs|dataout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[9]~55_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:12:regs|dataout\(9));

\inst4|g2:0:buffersB|F[9]~268\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[9]~268_combout\ = ( \inst4|g1:8:regs|dataout\(9) & ( \inst4|g1:12:regs|dataout\(9) & ( (!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(9)) ) ) ) # ( !\inst4|g1:8:regs|dataout\(9) & ( \inst4|g1:12:regs|dataout\(9) & 
-- ( (!\inst4|dec_rdB|Mux31~17_combout\ & ((!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(9)))) ) ) ) # ( \inst4|g1:8:regs|dataout\(9) & ( !\inst4|g1:12:regs|dataout\(9) & ( (!\inst4|dec_rdB|Mux31~18_combout\ & 
-- ((!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(9)))) ) ) ) # ( !\inst4|g1:8:regs|dataout\(9) & ( !\inst4|g1:12:regs|dataout\(9) & ( (!\inst4|dec_rdB|Mux31~17_combout\ & (!\inst4|dec_rdB|Mux31~18_combout\ & 
-- ((!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(9))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000101000001111000010001000110011001010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~16_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~17_combout\,
	datac => \inst4|dec_rdB|ALT_INV_Mux31~18_combout\,
	datad => \inst4|g1:20:regs|ALT_INV_dataout\(9),
	datae => \inst4|g1:8:regs|ALT_INV_dataout\(9),
	dataf => \inst4|g1:12:regs|ALT_INV_dataout\(9),
	combout => \inst4|g2:0:buffersB|F[9]~268_combout\);

\inst4|g2:0:buffersB|F[9]~269\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[9]~269_combout\ = ( \inst4|g1:28:regs|dataout\(9) & ( \inst4|g2:0:buffersB|F[9]~268_combout\ & ( (!\inst4|g2:25:buffersB|F[9]~5_combout\ & ((!\inst4|dec_rdB|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(9)))) ) ) ) # ( 
-- !\inst4|g1:28:regs|dataout\(9) & ( \inst4|g2:0:buffersB|F[9]~268_combout\ & ( (!\inst4|dec_rdB|Mux31~15_combout\ & (!\inst4|g2:25:buffersB|F[9]~5_combout\ & ((!\inst4|dec_rdB|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(9))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000110000001010000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~14_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~15_combout\,
	datac => \inst4|g2:25:buffersB|ALT_INV_F[9]~5_combout\,
	datad => \inst4|g1:24:regs|ALT_INV_dataout\(9),
	datae => \inst4|g1:28:regs|ALT_INV_dataout\(9),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[9]~268_combout\,
	combout => \inst4|g2:0:buffersB|F[9]~269_combout\);

\inst4|g1:7:regs|dataout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[9]~55_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:7:regs|dataout\(9));

\inst4|g2:7:buffersB|F[9]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:7:buffersB|F[9]~5_combout\ = (\inst4|dec_rdB|Mux31~19_combout\ & !\inst4|g1:7:regs|dataout\(9))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~19_combout\,
	datab => \inst4|g1:7:regs|ALT_INV_dataout\(9),
	combout => \inst4|g2:7:buffersB|F[9]~5_combout\);

\inst4|g1:3:regs|dataout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[9]~55_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:3:regs|dataout\(9));

\inst4|g2:3:buffersB|F[9]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:3:buffersB|F[9]~5_combout\ = (\inst4|dec_rdB|Mux31~20_combout\ & !\inst4|g1:3:regs|dataout\(9))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~20_combout\,
	datab => \inst4|g1:3:regs|ALT_INV_dataout\(9),
	combout => \inst4|g2:3:buffersB|F[9]~5_combout\);

\inst4|g1:5:regs|dataout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[9]~55_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:5:regs|dataout\(9));

\inst4|g2:5:buffersB|F[9]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:5:buffersB|F[9]~5_combout\ = (\inst4|dec_rdB|Mux31~21_combout\ & !\inst4|g1:5:regs|dataout\(9))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~21_combout\,
	datab => \inst4|g1:5:regs|ALT_INV_dataout\(9),
	combout => \inst4|g2:5:buffersB|F[9]~5_combout\);

\inst4|g1:4:regs|dataout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[9]~55_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:4:regs|dataout\(9));

\inst4|g1:2:regs|dataout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[9]~55_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:2:regs|dataout\(9));

\inst4|g1:1:regs|dataout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[9]~55_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:1:regs|dataout\(9));

\inst4|g2:0:buffersB|F[9]~270\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[9]~270_combout\ = ( \inst4|g1:1:regs|dataout\(9) & ( (!\inst4|dec_rdB|Mux31~24_combout\ & ((!\inst4|dec_rdB|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(9)))) ) ) # ( !\inst4|g1:1:regs|dataout\(9) & ( 
-- (!\inst4|dec_rdB|Mux31~24_combout\ & (!\inst4|dec_rdB|Mux31~25_combout\ & ((!\inst4|dec_rdB|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(9))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000100010001100110010000000110000001000100011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~23_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~24_combout\,
	datac => \inst4|dec_rdB|ALT_INV_Mux31~25_combout\,
	datad => \inst4|g1:2:regs|ALT_INV_dataout\(9),
	datae => \inst4|g1:1:regs|ALT_INV_dataout\(9),
	combout => \inst4|g2:0:buffersB|F[9]~270_combout\);

\inst4|g2:0:buffersB|F[9]~271\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[9]~271_combout\ = ( \inst4|g1:4:regs|dataout\(9) & ( \inst4|g2:0:buffersB|F[9]~270_combout\ & ( (!\inst4|g2:7:buffersB|F[9]~5_combout\ & (!\inst4|g2:3:buffersB|F[9]~5_combout\ & !\inst4|g2:5:buffersB|F[9]~5_combout\)) ) ) ) # ( 
-- !\inst4|g1:4:regs|dataout\(9) & ( \inst4|g2:0:buffersB|F[9]~270_combout\ & ( (!\inst4|dec_rdB|Mux31~22_combout\ & (!\inst4|g2:7:buffersB|F[9]~5_combout\ & (!\inst4|g2:3:buffersB|F[9]~5_combout\ & !\inst4|g2:5:buffersB|F[9]~5_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~22_combout\,
	datab => \inst4|g2:7:buffersB|ALT_INV_F[9]~5_combout\,
	datac => \inst4|g2:3:buffersB|ALT_INV_F[9]~5_combout\,
	datad => \inst4|g2:5:buffersB|ALT_INV_F[9]~5_combout\,
	datae => \inst4|g1:4:regs|ALT_INV_dataout\(9),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[9]~270_combout\,
	combout => \inst4|g2:0:buffersB|F[9]~271_combout\);

\inst4|g1:18:regs|dataout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[9]~55_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:18:regs|dataout\(9));

\inst4|g2:18:buffersB|F[9]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:18:buffersB|F[9]~5_combout\ = (\inst4|dec_rdB|Mux31~26_combout\ & !\inst4|g1:18:regs|dataout\(9))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~26_combout\,
	datab => \inst4|g1:18:regs|ALT_INV_dataout\(9),
	combout => \inst4|g2:18:buffersB|F[9]~5_combout\);

\inst4|g1:16:regs|dataout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[9]~55_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:16:regs|dataout\(9));

\inst4|g1:17:regs|dataout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[9]~55_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:17:regs|dataout\(9));

\inst4|g1:23:regs|dataout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[9]~55_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:23:regs|dataout\(9));

\inst4|g1:6:regs|dataout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[9]~55_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:6:regs|dataout\(9));

\inst4|g1:22:regs|dataout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[9]~55_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:22:regs|dataout\(9));

\inst4|g2:0:buffersB|F[9]~272\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[9]~272_combout\ = ( \inst4|g1:6:regs|dataout\(9) & ( \inst4|g1:22:regs|dataout\(9) & ( (!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(9)) ) ) ) # ( !\inst4|g1:6:regs|dataout\(9) & ( \inst4|g1:22:regs|dataout\(9) & 
-- ( (!\inst4|dec_rdB|Mux31~30_combout\ & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(9)))) ) ) ) # ( \inst4|g1:6:regs|dataout\(9) & ( !\inst4|g1:22:regs|dataout\(9) & ( (!\inst4|dec_rdB|Mux31~31_combout\ & 
-- ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(9)))) ) ) ) # ( !\inst4|g1:6:regs|dataout\(9) & ( !\inst4|g1:22:regs|dataout\(9) & ( (!\inst4|dec_rdB|Mux31~30_combout\ & (!\inst4|dec_rdB|Mux31~31_combout\ & 
-- ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(9))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000101000001111000010001000110011001010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~29_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~30_combout\,
	datac => \inst4|dec_rdB|ALT_INV_Mux31~31_combout\,
	datad => \inst4|g1:23:regs|ALT_INV_dataout\(9),
	datae => \inst4|g1:6:regs|ALT_INV_dataout\(9),
	dataf => \inst4|g1:22:regs|ALT_INV_dataout\(9),
	combout => \inst4|g2:0:buffersB|F[9]~272_combout\);

\inst4|g2:0:buffersB|F[9]~273\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[9]~273_combout\ = ( \inst4|g1:17:regs|dataout\(9) & ( \inst4|g2:0:buffersB|F[9]~272_combout\ & ( (!\inst4|g2:18:buffersB|F[9]~5_combout\ & ((!\inst4|dec_rdB|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(9)))) ) ) ) # ( 
-- !\inst4|g1:17:regs|dataout\(9) & ( \inst4|g2:0:buffersB|F[9]~272_combout\ & ( (!\inst4|dec_rdB|Mux31~28_combout\ & (!\inst4|g2:18:buffersB|F[9]~5_combout\ & ((!\inst4|dec_rdB|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(9))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000110000001010000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~27_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~28_combout\,
	datac => \inst4|g2:18:buffersB|ALT_INV_F[9]~5_combout\,
	datad => \inst4|g1:16:regs|ALT_INV_dataout\(9),
	datae => \inst4|g1:17:regs|ALT_INV_dataout\(9),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[9]~272_combout\,
	combout => \inst4|g2:0:buffersB|F[9]~273_combout\);

\inst4|g2:0:buffersB|F[9]~274\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[9]~274_combout\ = ( \inst4|g2:0:buffersB|F[9]~271_combout\ & ( \inst4|g2:0:buffersB|F[9]~273_combout\ & ( (!\inst4|g2:31:buffersB|F[9]~15_combout\ & (\inst4|g2:0:buffersB|F[9]~265_combout\ & (\inst4|g2:0:buffersB|F[9]~267_combout\ & 
-- \inst4|g2:0:buffersB|F[9]~269_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:31:buffersB|ALT_INV_F[9]~15_combout\,
	datab => \inst4|g2:0:buffersB|ALT_INV_F[9]~265_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[9]~267_combout\,
	datad => \inst4|g2:0:buffersB|ALT_INV_F[9]~269_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[9]~271_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[9]~273_combout\,
	combout => \inst4|g2:0:buffersB|F[9]~274_combout\);

\selector|Mux22~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \selector|Mux22~0_combout\ = (!\selector|Mux31~0_combout\ & ((\inst4|g2:0:buffersB|F[9]~274_combout\))) # (\selector|Mux31~0_combout\ & (\IR|dataout\(9)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(9),
	datab => \selector|ALT_INV_Mux31~0_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[9]~274_combout\,
	combout => \selector|Mux22~0_combout\);

\ALU|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~41_sumout\ = SUM(( !\selector|Mux22~0_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~46\ ))
-- \ALU|Add0~42\ = CARRY(( !\selector|Mux22~0_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000010001011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(27),
	datab => \IR|ALT_INV_dataout\(26),
	datad => \selector|ALT_INV_Mux22~0_combout\,
	cin => \ALU|Add0~46\,
	sumout => \ALU|Add0~41_sumout\,
	cout => \ALU|Add0~42\);

\ALU|Add1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~41_sumout\ = SUM(( \ALU|Add0~41_sumout\ ) + ( \inst4|g2:0:buffersA|F[9]~218_combout\ ) + ( \ALU|Add1~46\ ))
-- \ALU|Add1~42\ = CARRY(( \ALU|Add0~41_sumout\ ) + ( \inst4|g2:0:buffersA|F[9]~218_combout\ ) + ( \ALU|Add1~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALU|ALT_INV_Add0~41_sumout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[9]~218_combout\,
	cin => \ALU|Add1~46\,
	sumout => \ALU|Add1~41_sumout\,
	cout => \ALU|Add1~42\);

\ALU|Mux23~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux23~0_combout\ = ( \ALU|Add1~41_sumout\ & ( (!\IR|dataout\(27)) # ((!\IR|dataout\(26) & (\ALU|Add0~41_sumout\ & \inst4|g2:0:buffersA|F[9]~218_combout\)) # (\IR|dataout\(26) & ((\inst4|g2:0:buffersA|F[9]~218_combout\) # (\ALU|Add0~41_sumout\)))) ) ) 
-- # ( !\ALU|Add1~41_sumout\ & ( (\IR|dataout\(27) & ((!\IR|dataout\(26) & (\ALU|Add0~41_sumout\ & \inst4|g2:0:buffersA|F[9]~218_combout\)) # (\IR|dataout\(26) & ((\inst4|g2:0:buffersA|F[9]~218_combout\) # (\ALU|Add0~41_sumout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010011110011011101111100000001000100111100110111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(26),
	datab => \IR|ALT_INV_dataout\(27),
	datac => \ALU|ALT_INV_Add0~41_sumout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[9]~218_combout\,
	datae => \ALU|ALT_INV_Add1~41_sumout\,
	combout => \ALU|Mux23~0_combout\);

\IO_IN[9]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IO_IN(9),
	o => \IO_IN[9]~input_o\);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a9\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "dmemory.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memory:D-Memory|altsyncram:ram_rtl_0|altsyncram_auc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \UC|DM_Wr~q\,
	portare => VCC,
	clk0 => \clock~input_o\,
	portadatain => \D-Memory|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \D-Memory|ram_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \D-Memory|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

\tri1[9]~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \tri1[9]~55_combout\ = ( \IO_IN[9]~input_o\ & ( \D-Memory|ram_rtl_0|auto_generated|ram_block1a9~portadataout\ & ( (!\UC|ALU_2_DBus~q\) # (\ALU|Mux23~0_combout\) ) ) ) # ( !\IO_IN[9]~input_o\ & ( 
-- \D-Memory|ram_rtl_0|auto_generated|ram_block1a9~portadataout\ & ( (!\UC|IO_2_Reg~q\ & ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux23~0_combout\))) ) ) ) # ( \IO_IN[9]~input_o\ & ( !\D-Memory|ram_rtl_0|auto_generated|ram_block1a9~portadataout\ & ( (!\UC|DM_Rd~q\ & 
-- ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux23~0_combout\))) ) ) ) # ( !\IO_IN[9]~input_o\ & ( !\D-Memory|ram_rtl_0|auto_generated|ram_block1a9~portadataout\ & ( (!\UC|DM_Rd~q\ & (!\UC|IO_2_Reg~q\ & ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux23~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000100010001100110010100000111100001010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_ALU_2_DBus~q\,
	datab => \UC|ALT_INV_DM_Rd~q\,
	datac => \UC|ALT_INV_IO_2_Reg~q\,
	datad => \ALU|ALT_INV_Mux23~0_combout\,
	datae => \ALT_INV_IO_IN[9]~input_o\,
	dataf => \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a9~portadataout\,
	combout => \tri1[9]~55_combout\);

\inst4|dec_wr|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_wr|Mux0~0_combout\ = ( \IR|dataout\(21) & ( \UC|Reg_Wr~q\ & ( (\IR|dataout\(25) & (\IR|dataout\(24) & (\IR|dataout\(23) & \IR|dataout\(22)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(25),
	datab => \IR|ALT_INV_dataout\(24),
	datac => \IR|ALT_INV_dataout\(23),
	datad => \IR|ALT_INV_dataout\(22),
	datae => \IR|ALT_INV_dataout\(21),
	dataf => \UC|ALT_INV_Reg_Wr~q\,
	combout => \inst4|dec_wr|Mux0~0_combout\);

\inst4|g1:31:regs|dataout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[9]~55_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:31:regs|dataout\(9));

\I-Memory|ram_rtl_0|auto_generated|ram_block1a20\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005000010",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "fibonacci_halt.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memory:I-Memory|altsyncram:ram_rtl_0|altsyncram_5gb1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 10,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clock~input_o\,
	portaaddr => \I-Memory|ram_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \I-Memory|ram_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus\);

\IR|dataout[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \I-Memory|ram_rtl_0|auto_generated|ram_block1a20~portadataout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \UC|IR_Ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR|dataout\(20));

\I-Memory|ram_rtl_0|auto_generated|ram_block1a19\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "fibonacci_halt.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memory:I-Memory|altsyncram:ram_rtl_0|altsyncram_5gb1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 10,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clock~input_o\,
	portaaddr => \I-Memory|ram_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \I-Memory|ram_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus\);

\IR|dataout[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \I-Memory|ram_rtl_0|auto_generated|ram_block1a19~portadataout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \UC|IR_Ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR|dataout\(19));

\I-Memory|ram_rtl_0|auto_generated|ram_block1a18\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007C1551E",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "fibonacci_halt.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memory:I-Memory|altsyncram:ram_rtl_0|altsyncram_5gb1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 10,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clock~input_o\,
	portaaddr => \I-Memory|ram_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \I-Memory|ram_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

\IR|dataout[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \I-Memory|ram_rtl_0|auto_generated|ram_block1a18~portadataout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \UC|IR_Ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR|dataout\(18));

\I-Memory|ram_rtl_0|auto_generated|ram_block1a17\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004008000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "fibonacci_halt.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memory:I-Memory|altsyncram:ram_rtl_0|altsyncram_5gb1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 10,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clock~input_o\,
	portaaddr => \I-Memory|ram_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \I-Memory|ram_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus\);

\IR|dataout[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \I-Memory|ram_rtl_0|auto_generated|ram_block1a17~portadataout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \UC|IR_Ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR|dataout\(17));

\I-Memory|ram_rtl_0|auto_generated|ram_block1a16\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004088880",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "fibonacci_halt.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memory:I-Memory|altsyncram:ram_rtl_0|altsyncram_5gb1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 10,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clock~input_o\,
	portaaddr => \I-Memory|ram_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \I-Memory|ram_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

\IR|dataout[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \I-Memory|ram_rtl_0|auto_generated|ram_block1a16~portadataout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \UC|IR_Ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR|dataout\(16));

\inst4|dec_rdA|Mux31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdA|Mux31~0_combout\ = ( \IR|dataout\(16) & ( (\IR|dataout\(20) & (\IR|dataout\(19) & (\IR|dataout\(18) & \IR|dataout\(17)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(20),
	datab => \IR|ALT_INV_dataout\(19),
	datac => \IR|ALT_INV_dataout\(18),
	datad => \IR|ALT_INV_dataout\(17),
	datae => \IR|ALT_INV_dataout\(16),
	combout => \inst4|dec_rdA|Mux31~0_combout\);

\inst4|dec_rdA|Mux31~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdA|Mux31~1_combout\ = ( !\IR|dataout\(16) & ( (\IR|dataout\(20) & (\IR|dataout\(19) & (\IR|dataout\(18) & \IR|dataout\(17)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(20),
	datab => \IR|ALT_INV_dataout\(19),
	datac => \IR|ALT_INV_dataout\(18),
	datad => \IR|ALT_INV_dataout\(17),
	datae => \IR|ALT_INV_dataout\(16),
	combout => \inst4|dec_rdA|Mux31~1_combout\);

\inst4|dec_rdA|Mux31~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdA|Mux31~2_combout\ = ( \IR|dataout\(16) & ( (\IR|dataout\(20) & (\IR|dataout\(19) & (\IR|dataout\(18) & !\IR|dataout\(17)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000000000000000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(20),
	datab => \IR|ALT_INV_dataout\(19),
	datac => \IR|ALT_INV_dataout\(18),
	datad => \IR|ALT_INV_dataout\(17),
	datae => \IR|ALT_INV_dataout\(16),
	combout => \inst4|dec_rdA|Mux31~2_combout\);

\inst4|dec_rdA|Mux31~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdA|Mux31~3_combout\ = ( \IR|dataout\(16) & ( (\IR|dataout\(20) & (\IR|dataout\(19) & (!\IR|dataout\(18) & \IR|dataout\(17)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001000000000000000000000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(20),
	datab => \IR|ALT_INV_dataout\(19),
	datac => \IR|ALT_INV_dataout\(18),
	datad => \IR|ALT_INV_dataout\(17),
	datae => \IR|ALT_INV_dataout\(16),
	combout => \inst4|dec_rdA|Mux31~3_combout\);

\inst4|dec_rdA|Mux31~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdA|Mux31~4_combout\ = ( \IR|dataout\(16) & ( (!\IR|dataout\(20) & (\IR|dataout\(19) & (\IR|dataout\(18) & \IR|dataout\(17)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(20),
	datab => \IR|ALT_INV_dataout\(19),
	datac => \IR|ALT_INV_dataout\(18),
	datad => \IR|ALT_INV_dataout\(17),
	datae => \IR|ALT_INV_dataout\(16),
	combout => \inst4|dec_rdA|Mux31~4_combout\);

\inst4|dec_rdA|Mux31~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdA|Mux31~5_combout\ = ( !\IR|dataout\(16) & ( (!\IR|dataout\(20) & (\IR|dataout\(19) & (!\IR|dataout\(18) & \IR|dataout\(17)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000000000000000000000001000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(20),
	datab => \IR|ALT_INV_dataout\(19),
	datac => \IR|ALT_INV_dataout\(18),
	datad => \IR|ALT_INV_dataout\(17),
	datae => \IR|ALT_INV_dataout\(16),
	combout => \inst4|dec_rdA|Mux31~5_combout\);

\inst4|dec_rdA|Mux31~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdA|Mux31~6_combout\ = ( !\IR|dataout\(16) & ( (!\IR|dataout\(20) & (\IR|dataout\(19) & (\IR|dataout\(18) & \IR|dataout\(17)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000000000000000000000100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(20),
	datab => \IR|ALT_INV_dataout\(19),
	datac => \IR|ALT_INV_dataout\(18),
	datad => \IR|ALT_INV_dataout\(17),
	datae => \IR|ALT_INV_dataout\(16),
	combout => \inst4|dec_rdA|Mux31~6_combout\);

\inst4|g2:0:buffersA|F[9]~202\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[9]~202_combout\ = (!\inst4|g1:10:regs|dataout\(9) & (((!\inst4|g1:14:regs|dataout\(9) & \inst4|dec_rdA|Mux31~6_combout\)) # (\inst4|dec_rdA|Mux31~5_combout\))) # (\inst4|g1:10:regs|dataout\(9) & (!\inst4|g1:14:regs|dataout\(9) & 
-- ((\inst4|dec_rdA|Mux31~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001110000010101100111000001010110011100000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:10:regs|ALT_INV_dataout\(9),
	datab => \inst4|g1:14:regs|ALT_INV_dataout\(9),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~5_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~6_combout\,
	combout => \inst4|g2:0:buffersA|F[9]~202_combout\);

\inst4|g2:0:buffersA|F[9]~203\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[9]~203_combout\ = ( !\inst4|g2:0:buffersA|F[9]~202_combout\ & ( (!\inst4|g1:27:regs|dataout\(9) & (!\inst4|dec_rdA|Mux31~3_combout\ & ((!\inst4|dec_rdA|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(9))))) # 
-- (\inst4|g1:27:regs|dataout\(9) & (((!\inst4|dec_rdA|Mux31~4_combout\)) # (\inst4|g1:15:regs|dataout\(9)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100110001000000000000000011110101001100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:27:regs|ALT_INV_dataout\(9),
	datab => \inst4|g1:15:regs|ALT_INV_dataout\(9),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~3_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~4_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[9]~202_combout\,
	combout => \inst4|g2:0:buffersA|F[9]~203_combout\);

\inst4|g2:0:buffersA|F[9]~204\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[9]~204_combout\ = ( \inst4|g2:0:buffersA|F[9]~203_combout\ & ( (!\inst4|g1:30:regs|dataout\(9) & (!\inst4|dec_rdA|Mux31~1_combout\ & ((!\inst4|dec_rdA|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(9))))) # 
-- (\inst4|g1:30:regs|dataout\(9) & (((!\inst4|dec_rdA|Mux31~2_combout\)) # (\inst4|g1:29:regs|dataout\(9)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:30:regs|ALT_INV_dataout\(9),
	datab => \inst4|g1:29:regs|ALT_INV_dataout\(9),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~1_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~2_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[9]~203_combout\,
	combout => \inst4|g2:0:buffersA|F[9]~204_combout\);

\inst4|dec_rdA|Mux31~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdA|Mux31~7_combout\ = ( !\IR|dataout\(16) & ( (\IR|dataout\(20) & (\IR|dataout\(19) & (!\IR|dataout\(18) & \IR|dataout\(17)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000000000000000000000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(20),
	datab => \IR|ALT_INV_dataout\(19),
	datac => \IR|ALT_INV_dataout\(18),
	datad => \IR|ALT_INV_dataout\(17),
	datae => \IR|ALT_INV_dataout\(16),
	combout => \inst4|dec_rdA|Mux31~7_combout\);

\inst4|dec_rdA|Mux31~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdA|Mux31~8_combout\ = ( \IR|dataout\(16) & ( (\IR|dataout\(20) & (!\IR|dataout\(19) & (!\IR|dataout\(18) & \IR|dataout\(17)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000100000000000000000000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(20),
	datab => \IR|ALT_INV_dataout\(19),
	datac => \IR|ALT_INV_dataout\(18),
	datad => \IR|ALT_INV_dataout\(17),
	datae => \IR|ALT_INV_dataout\(16),
	combout => \inst4|dec_rdA|Mux31~8_combout\);

\inst4|dec_rdA|Mux31~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdA|Mux31~9_combout\ = ( \IR|dataout\(16) & ( (\IR|dataout\(20) & (!\IR|dataout\(19) & (\IR|dataout\(18) & !\IR|dataout\(17)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001000000000000000000000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(20),
	datab => \IR|ALT_INV_dataout\(19),
	datac => \IR|ALT_INV_dataout\(18),
	datad => \IR|ALT_INV_dataout\(17),
	datae => \IR|ALT_INV_dataout\(16),
	combout => \inst4|dec_rdA|Mux31~9_combout\);

\inst4|dec_rdA|Mux31~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdA|Mux31~10_combout\ = ( \IR|dataout\(16) & ( (!\IR|dataout\(20) & (\IR|dataout\(19) & (\IR|dataout\(18) & !\IR|dataout\(17)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100000000000000000000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(20),
	datab => \IR|ALT_INV_dataout\(19),
	datac => \IR|ALT_INV_dataout\(18),
	datad => \IR|ALT_INV_dataout\(17),
	datae => \IR|ALT_INV_dataout\(16),
	combout => \inst4|dec_rdA|Mux31~10_combout\);

\inst4|dec_rdA|Mux31~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdA|Mux31~11_combout\ = ( \IR|dataout\(16) & ( (!\IR|dataout\(20) & (\IR|dataout\(19) & (!\IR|dataout\(18) & !\IR|dataout\(17)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000000000000000000000010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(20),
	datab => \IR|ALT_INV_dataout\(19),
	datac => \IR|ALT_INV_dataout\(18),
	datad => \IR|ALT_INV_dataout\(17),
	datae => \IR|ALT_INV_dataout\(16),
	combout => \inst4|dec_rdA|Mux31~11_combout\);

\inst4|dec_rdA|Mux31~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdA|Mux31~12_combout\ = ( \IR|dataout\(16) & ( (!\IR|dataout\(20) & (\IR|dataout\(19) & (!\IR|dataout\(18) & \IR|dataout\(17)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000010000000000000000000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(20),
	datab => \IR|ALT_INV_dataout\(19),
	datac => \IR|ALT_INV_dataout\(18),
	datad => \IR|ALT_INV_dataout\(17),
	datae => \IR|ALT_INV_dataout\(16),
	combout => \inst4|dec_rdA|Mux31~12_combout\);

\inst4|g2:0:buffersA|F[9]~205\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[9]~205_combout\ = (!\inst4|g1:9:regs|dataout\(9) & (((!\inst4|g1:11:regs|dataout\(9) & \inst4|dec_rdA|Mux31~12_combout\)) # (\inst4|dec_rdA|Mux31~11_combout\))) # (\inst4|g1:9:regs|dataout\(9) & (!\inst4|g1:11:regs|dataout\(9) & 
-- ((\inst4|dec_rdA|Mux31~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001110000010101100111000001010110011100000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:9:regs|ALT_INV_dataout\(9),
	datab => \inst4|g1:11:regs|ALT_INV_dataout\(9),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~11_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~12_combout\,
	combout => \inst4|g2:0:buffersA|F[9]~205_combout\);

\inst4|g2:0:buffersA|F[9]~206\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[9]~206_combout\ = ( !\inst4|g2:0:buffersA|F[9]~205_combout\ & ( (!\inst4|g1:21:regs|dataout\(9) & (!\inst4|dec_rdA|Mux31~9_combout\ & ((!\inst4|dec_rdA|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(9))))) # 
-- (\inst4|g1:21:regs|dataout\(9) & (((!\inst4|dec_rdA|Mux31~10_combout\)) # (\inst4|g1:13:regs|dataout\(9)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100110001000000000000000011110101001100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:21:regs|ALT_INV_dataout\(9),
	datab => \inst4|g1:13:regs|ALT_INV_dataout\(9),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~9_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~10_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[9]~205_combout\,
	combout => \inst4|g2:0:buffersA|F[9]~206_combout\);

\inst4|g2:0:buffersA|F[9]~207\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[9]~207_combout\ = ( \inst4|g2:0:buffersA|F[9]~206_combout\ & ( (!\inst4|g1:26:regs|dataout\(9) & (!\inst4|dec_rdA|Mux31~7_combout\ & ((!\inst4|dec_rdA|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(9))))) # 
-- (\inst4|g1:26:regs|dataout\(9) & (((!\inst4|dec_rdA|Mux31~8_combout\)) # (\inst4|g1:19:regs|dataout\(9)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:26:regs|ALT_INV_dataout\(9),
	datab => \inst4|g1:19:regs|ALT_INV_dataout\(9),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~7_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~8_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[9]~206_combout\,
	combout => \inst4|g2:0:buffersA|F[9]~207_combout\);

\inst4|dec_rdA|Mux31~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdA|Mux31~13_combout\ = ( \IR|dataout\(16) & ( (\IR|dataout\(20) & (\IR|dataout\(19) & (!\IR|dataout\(18) & !\IR|dataout\(17)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100000000000000000000000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(20),
	datab => \IR|ALT_INV_dataout\(19),
	datac => \IR|ALT_INV_dataout\(18),
	datad => \IR|ALT_INV_dataout\(17),
	datae => \IR|ALT_INV_dataout\(16),
	combout => \inst4|dec_rdA|Mux31~13_combout\);

\inst4|dec_rdA|Mux31~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdA|Mux31~14_combout\ = ( !\IR|dataout\(16) & ( (\IR|dataout\(20) & (\IR|dataout\(19) & (!\IR|dataout\(18) & !\IR|dataout\(17)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000000000000000000010000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(20),
	datab => \IR|ALT_INV_dataout\(19),
	datac => \IR|ALT_INV_dataout\(18),
	datad => \IR|ALT_INV_dataout\(17),
	datae => \IR|ALT_INV_dataout\(16),
	combout => \inst4|dec_rdA|Mux31~14_combout\);

\inst4|dec_rdA|Mux31~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdA|Mux31~15_combout\ = ( !\IR|dataout\(16) & ( (\IR|dataout\(20) & (\IR|dataout\(19) & (\IR|dataout\(18) & !\IR|dataout\(17)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000000000000000000001000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(20),
	datab => \IR|ALT_INV_dataout\(19),
	datac => \IR|ALT_INV_dataout\(18),
	datad => \IR|ALT_INV_dataout\(17),
	datae => \IR|ALT_INV_dataout\(16),
	combout => \inst4|dec_rdA|Mux31~15_combout\);

\inst4|dec_rdA|Mux31~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdA|Mux31~16_combout\ = ( !\IR|dataout\(16) & ( (\IR|dataout\(20) & (!\IR|dataout\(19) & (\IR|dataout\(18) & !\IR|dataout\(17)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000000000000000000000100000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(20),
	datab => \IR|ALT_INV_dataout\(19),
	datac => \IR|ALT_INV_dataout\(18),
	datad => \IR|ALT_INV_dataout\(17),
	datae => \IR|ALT_INV_dataout\(16),
	combout => \inst4|dec_rdA|Mux31~16_combout\);

\inst4|dec_rdA|Mux31~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdA|Mux31~17_combout\ = ( !\IR|dataout\(16) & ( (!\IR|dataout\(20) & (\IR|dataout\(19) & (!\IR|dataout\(18) & !\IR|dataout\(17)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000000000000000000000100000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(20),
	datab => \IR|ALT_INV_dataout\(19),
	datac => \IR|ALT_INV_dataout\(18),
	datad => \IR|ALT_INV_dataout\(17),
	datae => \IR|ALT_INV_dataout\(16),
	combout => \inst4|dec_rdA|Mux31~17_combout\);

\inst4|dec_rdA|Mux31~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdA|Mux31~18_combout\ = ( !\IR|dataout\(16) & ( (!\IR|dataout\(20) & (\IR|dataout\(19) & (\IR|dataout\(18) & !\IR|dataout\(17)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000000000000000000010000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(20),
	datab => \IR|ALT_INV_dataout\(19),
	datac => \IR|ALT_INV_dataout\(18),
	datad => \IR|ALT_INV_dataout\(17),
	datae => \IR|ALT_INV_dataout\(16),
	combout => \inst4|dec_rdA|Mux31~18_combout\);

\inst4|g2:0:buffersA|F[9]~208\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[9]~208_combout\ = (!\inst4|g1:8:regs|dataout\(9) & (((!\inst4|g1:12:regs|dataout\(9) & \inst4|dec_rdA|Mux31~18_combout\)) # (\inst4|dec_rdA|Mux31~17_combout\))) # (\inst4|g1:8:regs|dataout\(9) & (!\inst4|g1:12:regs|dataout\(9) & 
-- ((\inst4|dec_rdA|Mux31~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001110000010101100111000001010110011100000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:8:regs|ALT_INV_dataout\(9),
	datab => \inst4|g1:12:regs|ALT_INV_dataout\(9),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~17_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~18_combout\,
	combout => \inst4|g2:0:buffersA|F[9]~208_combout\);

\inst4|g2:0:buffersA|F[9]~209\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[9]~209_combout\ = ( !\inst4|g2:0:buffersA|F[9]~208_combout\ & ( (!\inst4|g1:28:regs|dataout\(9) & (!\inst4|dec_rdA|Mux31~15_combout\ & ((!\inst4|dec_rdA|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(9))))) # 
-- (\inst4|g1:28:regs|dataout\(9) & (((!\inst4|dec_rdA|Mux31~16_combout\)) # (\inst4|g1:20:regs|dataout\(9)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100110001000000000000000011110101001100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:28:regs|ALT_INV_dataout\(9),
	datab => \inst4|g1:20:regs|ALT_INV_dataout\(9),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~15_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~16_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[9]~208_combout\,
	combout => \inst4|g2:0:buffersA|F[9]~209_combout\);

\inst4|g2:0:buffersA|F[9]~210\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[9]~210_combout\ = ( \inst4|g2:0:buffersA|F[9]~209_combout\ & ( (!\inst4|g1:25:regs|dataout\(9) & (!\inst4|dec_rdA|Mux31~13_combout\ & ((!\inst4|dec_rdA|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(9))))) # 
-- (\inst4|g1:25:regs|dataout\(9) & (((!\inst4|dec_rdA|Mux31~14_combout\)) # (\inst4|g1:24:regs|dataout\(9)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:25:regs|ALT_INV_dataout\(9),
	datab => \inst4|g1:24:regs|ALT_INV_dataout\(9),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~13_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~14_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[9]~209_combout\,
	combout => \inst4|g2:0:buffersA|F[9]~210_combout\);

\inst4|dec_rdA|Mux31~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdA|Mux31~19_combout\ = ( \IR|dataout\(16) & ( (!\IR|dataout\(20) & (!\IR|dataout\(19) & (\IR|dataout\(18) & \IR|dataout\(17)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000100000000000000000000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(20),
	datab => \IR|ALT_INV_dataout\(19),
	datac => \IR|ALT_INV_dataout\(18),
	datad => \IR|ALT_INV_dataout\(17),
	datae => \IR|ALT_INV_dataout\(16),
	combout => \inst4|dec_rdA|Mux31~19_combout\);

\inst4|dec_rdA|Mux31~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdA|Mux31~20_combout\ = ( \IR|dataout\(16) & ( (!\IR|dataout\(20) & (!\IR|dataout\(19) & (!\IR|dataout\(18) & \IR|dataout\(17)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001000000000000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(20),
	datab => \IR|ALT_INV_dataout\(19),
	datac => \IR|ALT_INV_dataout\(18),
	datad => \IR|ALT_INV_dataout\(17),
	datae => \IR|ALT_INV_dataout\(16),
	combout => \inst4|dec_rdA|Mux31~20_combout\);

\inst4|dec_rdA|Mux31~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdA|Mux31~21_combout\ = ( \IR|dataout\(16) & ( (!\IR|dataout\(20) & (!\IR|dataout\(19) & (\IR|dataout\(18) & !\IR|dataout\(17)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010000000000000000000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(20),
	datab => \IR|ALT_INV_dataout\(19),
	datac => \IR|ALT_INV_dataout\(18),
	datad => \IR|ALT_INV_dataout\(17),
	datae => \IR|ALT_INV_dataout\(16),
	combout => \inst4|dec_rdA|Mux31~21_combout\);

\inst4|dec_rdA|Mux31~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdA|Mux31~22_combout\ = ( !\IR|dataout\(16) & ( (!\IR|dataout\(20) & (!\IR|dataout\(19) & (\IR|dataout\(18) & !\IR|dataout\(17)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000000000000000000001000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(20),
	datab => \IR|ALT_INV_dataout\(19),
	datac => \IR|ALT_INV_dataout\(18),
	datad => \IR|ALT_INV_dataout\(17),
	datae => \IR|ALT_INV_dataout\(16),
	combout => \inst4|dec_rdA|Mux31~22_combout\);

\inst4|dec_rdA|Mux31~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdA|Mux31~23_combout\ = ( !\IR|dataout\(16) & ( (!\IR|dataout\(20) & (!\IR|dataout\(19) & (!\IR|dataout\(18) & \IR|dataout\(17)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000000000000000000000100000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(20),
	datab => \IR|ALT_INV_dataout\(19),
	datac => \IR|ALT_INV_dataout\(18),
	datad => \IR|ALT_INV_dataout\(17),
	datae => \IR|ALT_INV_dataout\(16),
	combout => \inst4|dec_rdA|Mux31~23_combout\);

\inst4|dec_rdA|Mux31~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdA|Mux31~24_combout\ = ( !\IR|dataout\(16) & ( (!\IR|dataout\(20) & (!\IR|dataout\(19) & (!\IR|dataout\(18) & !\IR|dataout\(17)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(20),
	datab => \IR|ALT_INV_dataout\(19),
	datac => \IR|ALT_INV_dataout\(18),
	datad => \IR|ALT_INV_dataout\(17),
	datae => \IR|ALT_INV_dataout\(16),
	combout => \inst4|dec_rdA|Mux31~24_combout\);

\inst4|dec_rdA|Mux31~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdA|Mux31~25_combout\ = ( \IR|dataout\(16) & ( (!\IR|dataout\(20) & (!\IR|dataout\(19) & (!\IR|dataout\(18) & !\IR|dataout\(17)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(20),
	datab => \IR|ALT_INV_dataout\(19),
	datac => \IR|ALT_INV_dataout\(18),
	datad => \IR|ALT_INV_dataout\(17),
	datae => \IR|ALT_INV_dataout\(16),
	combout => \inst4|dec_rdA|Mux31~25_combout\);

\inst4|g2:0:buffersA|F[9]~211\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[9]~211_combout\ = ( \inst4|dec_rdA|Mux31~25_combout\ & ( (\inst4|g1:1:regs|dataout\(9) & (!\inst4|dec_rdA|Mux31~24_combout\ & ((!\inst4|dec_rdA|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(9))))) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~25_combout\ & ( (!\inst4|dec_rdA|Mux31~24_combout\ & ((!\inst4|dec_rdA|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(9)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100000000001100010000000011110101000000000011000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:2:regs|ALT_INV_dataout\(9),
	datab => \inst4|g1:1:regs|ALT_INV_dataout\(9),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~23_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~24_combout\,
	datae => \inst4|dec_rdA|ALT_INV_Mux31~25_combout\,
	combout => \inst4|g2:0:buffersA|F[9]~211_combout\);

\inst4|g2:0:buffersA|F[9]~212\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[9]~212_combout\ = ( \inst4|g2:0:buffersA|F[9]~211_combout\ & ( (!\inst4|g1:5:regs|dataout\(9) & (!\inst4|dec_rdA|Mux31~21_combout\ & ((!\inst4|dec_rdA|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(9))))) # 
-- (\inst4|g1:5:regs|dataout\(9) & (((!\inst4|dec_rdA|Mux31~22_combout\)) # (\inst4|g1:4:regs|dataout\(9)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:5:regs|ALT_INV_dataout\(9),
	datab => \inst4|g1:4:regs|ALT_INV_dataout\(9),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~21_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~22_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[9]~211_combout\,
	combout => \inst4|g2:0:buffersA|F[9]~212_combout\);

\inst4|g2:0:buffersA|F[9]~213\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[9]~213_combout\ = ( \inst4|g2:0:buffersA|F[9]~212_combout\ & ( (!\inst4|g1:7:regs|dataout\(9) & (!\inst4|dec_rdA|Mux31~19_combout\ & ((!\inst4|dec_rdA|Mux31~20_combout\) # (\inst4|g1:3:regs|dataout\(9))))) # 
-- (\inst4|g1:7:regs|dataout\(9) & (((!\inst4|dec_rdA|Mux31~20_combout\)) # (\inst4|g1:3:regs|dataout\(9)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:7:regs|ALT_INV_dataout\(9),
	datab => \inst4|g1:3:regs|ALT_INV_dataout\(9),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~19_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~20_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[9]~212_combout\,
	combout => \inst4|g2:0:buffersA|F[9]~213_combout\);

\inst4|dec_rdA|Mux31~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdA|Mux31~26_combout\ = ( !\IR|dataout\(16) & ( (\IR|dataout\(20) & (!\IR|dataout\(19) & (!\IR|dataout\(18) & \IR|dataout\(17)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000000000000000000000000000010000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(20),
	datab => \IR|ALT_INV_dataout\(19),
	datac => \IR|ALT_INV_dataout\(18),
	datad => \IR|ALT_INV_dataout\(17),
	datae => \IR|ALT_INV_dataout\(16),
	combout => \inst4|dec_rdA|Mux31~26_combout\);

\inst4|dec_rdA|Mux31~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdA|Mux31~27_combout\ = ( !\IR|dataout\(16) & ( (\IR|dataout\(20) & (!\IR|dataout\(19) & (!\IR|dataout\(18) & !\IR|dataout\(17)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000000000000000000001000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(20),
	datab => \IR|ALT_INV_dataout\(19),
	datac => \IR|ALT_INV_dataout\(18),
	datad => \IR|ALT_INV_dataout\(17),
	datae => \IR|ALT_INV_dataout\(16),
	combout => \inst4|dec_rdA|Mux31~27_combout\);

\inst4|dec_rdA|Mux31~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdA|Mux31~28_combout\ = ( \IR|dataout\(16) & ( (\IR|dataout\(20) & (!\IR|dataout\(19) & (!\IR|dataout\(18) & !\IR|dataout\(17)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010000000000000000000000000000000100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(20),
	datab => \IR|ALT_INV_dataout\(19),
	datac => \IR|ALT_INV_dataout\(18),
	datad => \IR|ALT_INV_dataout\(17),
	datae => \IR|ALT_INV_dataout\(16),
	combout => \inst4|dec_rdA|Mux31~28_combout\);

\inst4|dec_rdA|Mux31~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdA|Mux31~29_combout\ = ( \IR|dataout\(16) & ( (\IR|dataout\(20) & (!\IR|dataout\(19) & (\IR|dataout\(18) & \IR|dataout\(17)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010000000000000000000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(20),
	datab => \IR|ALT_INV_dataout\(19),
	datac => \IR|ALT_INV_dataout\(18),
	datad => \IR|ALT_INV_dataout\(17),
	datae => \IR|ALT_INV_dataout\(16),
	combout => \inst4|dec_rdA|Mux31~29_combout\);

\inst4|dec_rdA|Mux31~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdA|Mux31~30_combout\ = ( !\IR|dataout\(16) & ( (!\IR|dataout\(20) & (!\IR|dataout\(19) & (\IR|dataout\(18) & \IR|dataout\(17)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000000000000000000010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(20),
	datab => \IR|ALT_INV_dataout\(19),
	datac => \IR|ALT_INV_dataout\(18),
	datad => \IR|ALT_INV_dataout\(17),
	datae => \IR|ALT_INV_dataout\(16),
	combout => \inst4|dec_rdA|Mux31~30_combout\);

\inst4|dec_rdA|Mux31~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdA|Mux31~31_combout\ = ( !\IR|dataout\(16) & ( (\IR|dataout\(20) & (!\IR|dataout\(19) & (\IR|dataout\(18) & \IR|dataout\(17)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000000000000000000001000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(20),
	datab => \IR|ALT_INV_dataout\(19),
	datac => \IR|ALT_INV_dataout\(18),
	datad => \IR|ALT_INV_dataout\(17),
	datae => \IR|ALT_INV_dataout\(16),
	combout => \inst4|dec_rdA|Mux31~31_combout\);

\inst4|g2:0:buffersA|F[9]~214\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[9]~214_combout\ = (!\inst4|g1:6:regs|dataout\(9) & (((!\inst4|g1:22:regs|dataout\(9) & \inst4|dec_rdA|Mux31~31_combout\)) # (\inst4|dec_rdA|Mux31~30_combout\))) # (\inst4|g1:6:regs|dataout\(9) & (!\inst4|g1:22:regs|dataout\(9) & 
-- ((\inst4|dec_rdA|Mux31~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001110000010101100111000001010110011100000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:6:regs|ALT_INV_dataout\(9),
	datab => \inst4|g1:22:regs|ALT_INV_dataout\(9),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~30_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~31_combout\,
	combout => \inst4|g2:0:buffersA|F[9]~214_combout\);

\inst4|g2:0:buffersA|F[9]~215\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[9]~215_combout\ = ( !\inst4|g2:0:buffersA|F[9]~214_combout\ & ( (!\inst4|g1:17:regs|dataout\(9) & (!\inst4|dec_rdA|Mux31~28_combout\ & ((!\inst4|dec_rdA|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(9))))) # 
-- (\inst4|g1:17:regs|dataout\(9) & (((!\inst4|dec_rdA|Mux31~29_combout\)) # (\inst4|g1:23:regs|dataout\(9)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100110001000000000000000011110101001100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:17:regs|ALT_INV_dataout\(9),
	datab => \inst4|g1:23:regs|ALT_INV_dataout\(9),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~28_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~29_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[9]~214_combout\,
	combout => \inst4|g2:0:buffersA|F[9]~215_combout\);

\inst4|g2:0:buffersA|F[9]~216\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[9]~216_combout\ = ( \inst4|g2:0:buffersA|F[9]~215_combout\ & ( (!\inst4|g1:18:regs|dataout\(9) & (!\inst4|dec_rdA|Mux31~26_combout\ & ((!\inst4|dec_rdA|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(9))))) # 
-- (\inst4|g1:18:regs|dataout\(9) & (((!\inst4|dec_rdA|Mux31~27_combout\)) # (\inst4|g1:16:regs|dataout\(9)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:18:regs|ALT_INV_dataout\(9),
	datab => \inst4|g1:16:regs|ALT_INV_dataout\(9),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~26_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~27_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[9]~215_combout\,
	combout => \inst4|g2:0:buffersA|F[9]~216_combout\);

\inst4|g2:0:buffersA|F[9]~217\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[9]~217_combout\ = (\inst4|g2:0:buffersA|F[9]~207_combout\ & (\inst4|g2:0:buffersA|F[9]~210_combout\ & (\inst4|g2:0:buffersA|F[9]~213_combout\ & \inst4|g2:0:buffersA|F[9]~216_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersA|ALT_INV_F[9]~207_combout\,
	datab => \inst4|g2:0:buffersA|ALT_INV_F[9]~210_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[9]~213_combout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[9]~216_combout\,
	combout => \inst4|g2:0:buffersA|F[9]~217_combout\);

\inst4|g2:0:buffersA|F[9]~218\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[9]~218_combout\ = (\inst4|g2:0:buffersA|F[9]~204_combout\ & (\inst4|g2:0:buffersA|F[9]~217_combout\ & ((!\inst4|dec_rdA|Mux31~0_combout\) # (\inst4|g1:31:regs|dataout\(9)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001101000000000000110100000000000011010000000000001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:31:regs|ALT_INV_dataout\(9),
	datab => \inst4|dec_rdA|ALT_INV_Mux31~0_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[9]~204_combout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[9]~217_combout\,
	combout => \inst4|g2:0:buffersA|F[9]~218_combout\);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "dmemory.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memory:D-Memory|altsyncram:ram_rtl_0|altsyncram_auc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \UC|DM_Wr~q\,
	portare => VCC,
	clk0 => \clock~input_o\,
	portadatain => \D-Memory|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \D-Memory|ram_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \D-Memory|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

\tri1[8]~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \tri1[8]~56_combout\ = ( \IO_IN[8]~input_o\ & ( \D-Memory|ram_rtl_0|auto_generated|ram_block1a8~portadataout\ & ( (!\UC|ALU_2_DBus~q\) # (\ALU|Mux24~0_combout\) ) ) ) # ( !\IO_IN[8]~input_o\ & ( 
-- \D-Memory|ram_rtl_0|auto_generated|ram_block1a8~portadataout\ & ( (!\UC|IO_2_Reg~q\ & ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux24~0_combout\))) ) ) ) # ( \IO_IN[8]~input_o\ & ( !\D-Memory|ram_rtl_0|auto_generated|ram_block1a8~portadataout\ & ( (!\UC|DM_Rd~q\ & 
-- ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux24~0_combout\))) ) ) ) # ( !\IO_IN[8]~input_o\ & ( !\D-Memory|ram_rtl_0|auto_generated|ram_block1a8~portadataout\ & ( (!\UC|DM_Rd~q\ & (!\UC|IO_2_Reg~q\ & ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux24~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000100010001100110010100000111100001010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_ALU_2_DBus~q\,
	datab => \UC|ALT_INV_DM_Rd~q\,
	datac => \UC|ALT_INV_IO_2_Reg~q\,
	datad => \ALU|ALT_INV_Mux24~0_combout\,
	datae => \ALT_INV_IO_IN[8]~input_o\,
	dataf => \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a8~portadataout\,
	combout => \tri1[8]~56_combout\);

\inst4|g1:31:regs|dataout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[8]~56_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:31:regs|dataout\(8));

\inst4|g2:0:buffersA|F[8]~219\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[8]~219_combout\ = (!\inst4|g1:10:regs|dataout\(8) & (((!\inst4|g1:14:regs|dataout\(8) & \inst4|dec_rdA|Mux31~6_combout\)) # (\inst4|dec_rdA|Mux31~5_combout\))) # (\inst4|g1:10:regs|dataout\(8) & (!\inst4|g1:14:regs|dataout\(8) & 
-- ((\inst4|dec_rdA|Mux31~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001110000010101100111000001010110011100000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:10:regs|ALT_INV_dataout\(8),
	datab => \inst4|g1:14:regs|ALT_INV_dataout\(8),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~5_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~6_combout\,
	combout => \inst4|g2:0:buffersA|F[8]~219_combout\);

\inst4|g2:0:buffersA|F[8]~220\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[8]~220_combout\ = ( !\inst4|g2:0:buffersA|F[8]~219_combout\ & ( (!\inst4|g1:27:regs|dataout\(8) & (!\inst4|dec_rdA|Mux31~3_combout\ & ((!\inst4|dec_rdA|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(8))))) # 
-- (\inst4|g1:27:regs|dataout\(8) & (((!\inst4|dec_rdA|Mux31~4_combout\)) # (\inst4|g1:15:regs|dataout\(8)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100110001000000000000000011110101001100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:27:regs|ALT_INV_dataout\(8),
	datab => \inst4|g1:15:regs|ALT_INV_dataout\(8),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~3_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~4_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[8]~219_combout\,
	combout => \inst4|g2:0:buffersA|F[8]~220_combout\);

\inst4|g2:0:buffersA|F[8]~221\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[8]~221_combout\ = ( \inst4|g2:0:buffersA|F[8]~220_combout\ & ( (!\inst4|g1:30:regs|dataout\(8) & (!\inst4|dec_rdA|Mux31~1_combout\ & ((!\inst4|dec_rdA|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(8))))) # 
-- (\inst4|g1:30:regs|dataout\(8) & (((!\inst4|dec_rdA|Mux31~2_combout\)) # (\inst4|g1:29:regs|dataout\(8)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:30:regs|ALT_INV_dataout\(8),
	datab => \inst4|g1:29:regs|ALT_INV_dataout\(8),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~1_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~2_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[8]~220_combout\,
	combout => \inst4|g2:0:buffersA|F[8]~221_combout\);

\inst4|g2:0:buffersA|F[8]~222\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[8]~222_combout\ = (!\inst4|g1:9:regs|dataout\(8) & (((!\inst4|g1:11:regs|dataout\(8) & \inst4|dec_rdA|Mux31~12_combout\)) # (\inst4|dec_rdA|Mux31~11_combout\))) # (\inst4|g1:9:regs|dataout\(8) & (!\inst4|g1:11:regs|dataout\(8) & 
-- ((\inst4|dec_rdA|Mux31~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001110000010101100111000001010110011100000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:9:regs|ALT_INV_dataout\(8),
	datab => \inst4|g1:11:regs|ALT_INV_dataout\(8),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~11_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~12_combout\,
	combout => \inst4|g2:0:buffersA|F[8]~222_combout\);

\inst4|g2:0:buffersA|F[8]~223\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[8]~223_combout\ = ( !\inst4|g2:0:buffersA|F[8]~222_combout\ & ( (!\inst4|g1:21:regs|dataout\(8) & (!\inst4|dec_rdA|Mux31~9_combout\ & ((!\inst4|dec_rdA|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(8))))) # 
-- (\inst4|g1:21:regs|dataout\(8) & (((!\inst4|dec_rdA|Mux31~10_combout\)) # (\inst4|g1:13:regs|dataout\(8)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100110001000000000000000011110101001100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:21:regs|ALT_INV_dataout\(8),
	datab => \inst4|g1:13:regs|ALT_INV_dataout\(8),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~9_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~10_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[8]~222_combout\,
	combout => \inst4|g2:0:buffersA|F[8]~223_combout\);

\inst4|g2:0:buffersA|F[8]~224\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[8]~224_combout\ = ( \inst4|g2:0:buffersA|F[8]~223_combout\ & ( (!\inst4|g1:26:regs|dataout\(8) & (!\inst4|dec_rdA|Mux31~7_combout\ & ((!\inst4|dec_rdA|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(8))))) # 
-- (\inst4|g1:26:regs|dataout\(8) & (((!\inst4|dec_rdA|Mux31~8_combout\)) # (\inst4|g1:19:regs|dataout\(8)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:26:regs|ALT_INV_dataout\(8),
	datab => \inst4|g1:19:regs|ALT_INV_dataout\(8),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~7_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~8_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[8]~223_combout\,
	combout => \inst4|g2:0:buffersA|F[8]~224_combout\);

\inst4|g2:0:buffersA|F[8]~225\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[8]~225_combout\ = (!\inst4|g1:8:regs|dataout\(8) & (((!\inst4|g1:12:regs|dataout\(8) & \inst4|dec_rdA|Mux31~18_combout\)) # (\inst4|dec_rdA|Mux31~17_combout\))) # (\inst4|g1:8:regs|dataout\(8) & (!\inst4|g1:12:regs|dataout\(8) & 
-- ((\inst4|dec_rdA|Mux31~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001110000010101100111000001010110011100000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:8:regs|ALT_INV_dataout\(8),
	datab => \inst4|g1:12:regs|ALT_INV_dataout\(8),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~17_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~18_combout\,
	combout => \inst4|g2:0:buffersA|F[8]~225_combout\);

\inst4|g2:0:buffersA|F[8]~226\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[8]~226_combout\ = ( !\inst4|g2:0:buffersA|F[8]~225_combout\ & ( (!\inst4|g1:28:regs|dataout\(8) & (!\inst4|dec_rdA|Mux31~15_combout\ & ((!\inst4|dec_rdA|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(8))))) # 
-- (\inst4|g1:28:regs|dataout\(8) & (((!\inst4|dec_rdA|Mux31~16_combout\)) # (\inst4|g1:20:regs|dataout\(8)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100110001000000000000000011110101001100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:28:regs|ALT_INV_dataout\(8),
	datab => \inst4|g1:20:regs|ALT_INV_dataout\(8),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~15_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~16_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[8]~225_combout\,
	combout => \inst4|g2:0:buffersA|F[8]~226_combout\);

\inst4|g2:0:buffersA|F[8]~227\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[8]~227_combout\ = ( \inst4|g2:0:buffersA|F[8]~226_combout\ & ( (!\inst4|g1:25:regs|dataout\(8) & (!\inst4|dec_rdA|Mux31~13_combout\ & ((!\inst4|dec_rdA|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(8))))) # 
-- (\inst4|g1:25:regs|dataout\(8) & (((!\inst4|dec_rdA|Mux31~14_combout\)) # (\inst4|g1:24:regs|dataout\(8)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:25:regs|ALT_INV_dataout\(8),
	datab => \inst4|g1:24:regs|ALT_INV_dataout\(8),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~13_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~14_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[8]~226_combout\,
	combout => \inst4|g2:0:buffersA|F[8]~227_combout\);

\inst4|g2:0:buffersA|F[8]~228\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[8]~228_combout\ = ( \inst4|dec_rdA|Mux31~25_combout\ & ( (\inst4|g1:1:regs|dataout\(8) & (!\inst4|dec_rdA|Mux31~24_combout\ & ((!\inst4|dec_rdA|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(8))))) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~25_combout\ & ( (!\inst4|dec_rdA|Mux31~24_combout\ & ((!\inst4|dec_rdA|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(8)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100000000001100010000000011110101000000000011000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:2:regs|ALT_INV_dataout\(8),
	datab => \inst4|g1:1:regs|ALT_INV_dataout\(8),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~23_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~24_combout\,
	datae => \inst4|dec_rdA|ALT_INV_Mux31~25_combout\,
	combout => \inst4|g2:0:buffersA|F[8]~228_combout\);

\inst4|g2:0:buffersA|F[8]~229\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[8]~229_combout\ = ( \inst4|g2:0:buffersA|F[8]~228_combout\ & ( (!\inst4|g1:5:regs|dataout\(8) & (!\inst4|dec_rdA|Mux31~21_combout\ & ((!\inst4|dec_rdA|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(8))))) # 
-- (\inst4|g1:5:regs|dataout\(8) & (((!\inst4|dec_rdA|Mux31~22_combout\)) # (\inst4|g1:4:regs|dataout\(8)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:5:regs|ALT_INV_dataout\(8),
	datab => \inst4|g1:4:regs|ALT_INV_dataout\(8),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~21_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~22_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[8]~228_combout\,
	combout => \inst4|g2:0:buffersA|F[8]~229_combout\);

\inst4|g2:0:buffersA|F[8]~230\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[8]~230_combout\ = ( \inst4|g2:0:buffersA|F[8]~229_combout\ & ( (!\inst4|g1:7:regs|dataout\(8) & (!\inst4|dec_rdA|Mux31~19_combout\ & ((!\inst4|dec_rdA|Mux31~20_combout\) # (\inst4|g1:3:regs|dataout\(8))))) # 
-- (\inst4|g1:7:regs|dataout\(8) & (((!\inst4|dec_rdA|Mux31~20_combout\)) # (\inst4|g1:3:regs|dataout\(8)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:7:regs|ALT_INV_dataout\(8),
	datab => \inst4|g1:3:regs|ALT_INV_dataout\(8),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~19_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~20_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[8]~229_combout\,
	combout => \inst4|g2:0:buffersA|F[8]~230_combout\);

\inst4|g2:0:buffersA|F[8]~231\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[8]~231_combout\ = (!\inst4|g1:6:regs|dataout\(8) & (((!\inst4|g1:22:regs|dataout\(8) & \inst4|dec_rdA|Mux31~31_combout\)) # (\inst4|dec_rdA|Mux31~30_combout\))) # (\inst4|g1:6:regs|dataout\(8) & (!\inst4|g1:22:regs|dataout\(8) & 
-- ((\inst4|dec_rdA|Mux31~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001110000010101100111000001010110011100000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:6:regs|ALT_INV_dataout\(8),
	datab => \inst4|g1:22:regs|ALT_INV_dataout\(8),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~30_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~31_combout\,
	combout => \inst4|g2:0:buffersA|F[8]~231_combout\);

\inst4|g2:0:buffersA|F[8]~232\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[8]~232_combout\ = ( !\inst4|g2:0:buffersA|F[8]~231_combout\ & ( (!\inst4|g1:17:regs|dataout\(8) & (!\inst4|dec_rdA|Mux31~28_combout\ & ((!\inst4|dec_rdA|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(8))))) # 
-- (\inst4|g1:17:regs|dataout\(8) & (((!\inst4|dec_rdA|Mux31~29_combout\)) # (\inst4|g1:23:regs|dataout\(8)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100110001000000000000000011110101001100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:17:regs|ALT_INV_dataout\(8),
	datab => \inst4|g1:23:regs|ALT_INV_dataout\(8),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~28_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~29_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[8]~231_combout\,
	combout => \inst4|g2:0:buffersA|F[8]~232_combout\);

\inst4|g2:0:buffersA|F[8]~233\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[8]~233_combout\ = ( \inst4|g2:0:buffersA|F[8]~232_combout\ & ( (!\inst4|g1:18:regs|dataout\(8) & (!\inst4|dec_rdA|Mux31~26_combout\ & ((!\inst4|dec_rdA|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(8))))) # 
-- (\inst4|g1:18:regs|dataout\(8) & (((!\inst4|dec_rdA|Mux31~27_combout\)) # (\inst4|g1:16:regs|dataout\(8)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:18:regs|ALT_INV_dataout\(8),
	datab => \inst4|g1:16:regs|ALT_INV_dataout\(8),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~26_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~27_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[8]~232_combout\,
	combout => \inst4|g2:0:buffersA|F[8]~233_combout\);

\inst4|g2:0:buffersA|F[8]~234\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[8]~234_combout\ = (\inst4|g2:0:buffersA|F[8]~224_combout\ & (\inst4|g2:0:buffersA|F[8]~227_combout\ & (\inst4|g2:0:buffersA|F[8]~230_combout\ & \inst4|g2:0:buffersA|F[8]~233_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersA|ALT_INV_F[8]~224_combout\,
	datab => \inst4|g2:0:buffersA|ALT_INV_F[8]~227_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[8]~230_combout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[8]~233_combout\,
	combout => \inst4|g2:0:buffersA|F[8]~234_combout\);

\inst4|g2:0:buffersA|F[8]~235\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[8]~235_combout\ = (\inst4|g2:0:buffersA|F[8]~221_combout\ & (\inst4|g2:0:buffersA|F[8]~234_combout\ & ((!\inst4|dec_rdA|Mux31~0_combout\) # (\inst4|g1:31:regs|dataout\(8)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001101000000000000110100000000000011010000000000001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:31:regs|ALT_INV_dataout\(8),
	datab => \inst4|dec_rdA|ALT_INV_Mux31~0_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[8]~221_combout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[8]~234_combout\,
	combout => \inst4|g2:0:buffersA|F[8]~235_combout\);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a7\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "dmemory.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memory:D-Memory|altsyncram:ram_rtl_0|altsyncram_auc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \UC|DM_Wr~q\,
	portare => VCC,
	clk0 => \clock~input_o\,
	portadatain => \D-Memory|ram_rtl_0|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \D-Memory|ram_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \D-Memory|ram_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

\tri1[7]~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \tri1[7]~57_combout\ = ( \IO_IN[7]~input_o\ & ( \D-Memory|ram_rtl_0|auto_generated|ram_block1a7~portadataout\ & ( (!\UC|ALU_2_DBus~q\) # (\ALU|Mux25~0_combout\) ) ) ) # ( !\IO_IN[7]~input_o\ & ( 
-- \D-Memory|ram_rtl_0|auto_generated|ram_block1a7~portadataout\ & ( (!\UC|IO_2_Reg~q\ & ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux25~0_combout\))) ) ) ) # ( \IO_IN[7]~input_o\ & ( !\D-Memory|ram_rtl_0|auto_generated|ram_block1a7~portadataout\ & ( (!\UC|DM_Rd~q\ & 
-- ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux25~0_combout\))) ) ) ) # ( !\IO_IN[7]~input_o\ & ( !\D-Memory|ram_rtl_0|auto_generated|ram_block1a7~portadataout\ & ( (!\UC|DM_Rd~q\ & (!\UC|IO_2_Reg~q\ & ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux25~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000100010001100110010100000111100001010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_ALU_2_DBus~q\,
	datab => \UC|ALT_INV_DM_Rd~q\,
	datac => \UC|ALT_INV_IO_2_Reg~q\,
	datad => \ALU|ALT_INV_Mux25~0_combout\,
	datae => \ALT_INV_IO_IN[7]~input_o\,
	dataf => \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a7~portadataout\,
	combout => \tri1[7]~57_combout\);

\inst4|g1:31:regs|dataout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[7]~57_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:31:regs|dataout\(7));

\inst4|g2:0:buffersA|F[7]~100\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[7]~100_combout\ = (!\inst4|g1:10:regs|dataout\(7) & (((!\inst4|g1:14:regs|dataout\(7) & \inst4|dec_rdA|Mux31~6_combout\)) # (\inst4|dec_rdA|Mux31~5_combout\))) # (\inst4|g1:10:regs|dataout\(7) & (!\inst4|g1:14:regs|dataout\(7) & 
-- ((\inst4|dec_rdA|Mux31~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001110000010101100111000001010110011100000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:10:regs|ALT_INV_dataout\(7),
	datab => \inst4|g1:14:regs|ALT_INV_dataout\(7),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~5_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~6_combout\,
	combout => \inst4|g2:0:buffersA|F[7]~100_combout\);

\inst4|g2:0:buffersA|F[7]~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[7]~101_combout\ = ( !\inst4|g2:0:buffersA|F[7]~100_combout\ & ( (!\inst4|g1:27:regs|dataout\(7) & (!\inst4|dec_rdA|Mux31~3_combout\ & ((!\inst4|dec_rdA|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(7))))) # 
-- (\inst4|g1:27:regs|dataout\(7) & (((!\inst4|dec_rdA|Mux31~4_combout\)) # (\inst4|g1:15:regs|dataout\(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100110001000000000000000011110101001100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:27:regs|ALT_INV_dataout\(7),
	datab => \inst4|g1:15:regs|ALT_INV_dataout\(7),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~3_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~4_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[7]~100_combout\,
	combout => \inst4|g2:0:buffersA|F[7]~101_combout\);

\inst4|g2:0:buffersA|F[7]~102\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[7]~102_combout\ = ( \inst4|g2:0:buffersA|F[7]~101_combout\ & ( (!\inst4|g1:30:regs|dataout\(7) & (!\inst4|dec_rdA|Mux31~1_combout\ & ((!\inst4|dec_rdA|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(7))))) # 
-- (\inst4|g1:30:regs|dataout\(7) & (((!\inst4|dec_rdA|Mux31~2_combout\)) # (\inst4|g1:29:regs|dataout\(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:30:regs|ALT_INV_dataout\(7),
	datab => \inst4|g1:29:regs|ALT_INV_dataout\(7),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~1_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~2_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[7]~101_combout\,
	combout => \inst4|g2:0:buffersA|F[7]~102_combout\);

\inst4|g2:0:buffersA|F[7]~103\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[7]~103_combout\ = (!\inst4|g1:9:regs|dataout\(7) & (((!\inst4|g1:11:regs|dataout\(7) & \inst4|dec_rdA|Mux31~12_combout\)) # (\inst4|dec_rdA|Mux31~11_combout\))) # (\inst4|g1:9:regs|dataout\(7) & (!\inst4|g1:11:regs|dataout\(7) & 
-- ((\inst4|dec_rdA|Mux31~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001110000010101100111000001010110011100000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:9:regs|ALT_INV_dataout\(7),
	datab => \inst4|g1:11:regs|ALT_INV_dataout\(7),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~11_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~12_combout\,
	combout => \inst4|g2:0:buffersA|F[7]~103_combout\);

\inst4|g2:0:buffersA|F[7]~104\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[7]~104_combout\ = ( !\inst4|g2:0:buffersA|F[7]~103_combout\ & ( (!\inst4|g1:21:regs|dataout\(7) & (!\inst4|dec_rdA|Mux31~9_combout\ & ((!\inst4|dec_rdA|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(7))))) # 
-- (\inst4|g1:21:regs|dataout\(7) & (((!\inst4|dec_rdA|Mux31~10_combout\)) # (\inst4|g1:13:regs|dataout\(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100110001000000000000000011110101001100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:21:regs|ALT_INV_dataout\(7),
	datab => \inst4|g1:13:regs|ALT_INV_dataout\(7),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~9_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~10_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[7]~103_combout\,
	combout => \inst4|g2:0:buffersA|F[7]~104_combout\);

\inst4|g2:0:buffersA|F[7]~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[7]~105_combout\ = ( \inst4|g2:0:buffersA|F[7]~104_combout\ & ( (!\inst4|g1:26:regs|dataout\(7) & (!\inst4|dec_rdA|Mux31~7_combout\ & ((!\inst4|dec_rdA|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(7))))) # 
-- (\inst4|g1:26:regs|dataout\(7) & (((!\inst4|dec_rdA|Mux31~8_combout\)) # (\inst4|g1:19:regs|dataout\(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:26:regs|ALT_INV_dataout\(7),
	datab => \inst4|g1:19:regs|ALT_INV_dataout\(7),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~7_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~8_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[7]~104_combout\,
	combout => \inst4|g2:0:buffersA|F[7]~105_combout\);

\inst4|g2:0:buffersA|F[7]~106\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[7]~106_combout\ = (!\inst4|g1:8:regs|dataout\(7) & (((!\inst4|g1:12:regs|dataout\(7) & \inst4|dec_rdA|Mux31~18_combout\)) # (\inst4|dec_rdA|Mux31~17_combout\))) # (\inst4|g1:8:regs|dataout\(7) & (!\inst4|g1:12:regs|dataout\(7) & 
-- ((\inst4|dec_rdA|Mux31~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001110000010101100111000001010110011100000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:8:regs|ALT_INV_dataout\(7),
	datab => \inst4|g1:12:regs|ALT_INV_dataout\(7),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~17_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~18_combout\,
	combout => \inst4|g2:0:buffersA|F[7]~106_combout\);

\inst4|g2:0:buffersA|F[7]~107\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[7]~107_combout\ = ( !\inst4|g2:0:buffersA|F[7]~106_combout\ & ( (!\inst4|g1:28:regs|dataout\(7) & (!\inst4|dec_rdA|Mux31~15_combout\ & ((!\inst4|dec_rdA|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(7))))) # 
-- (\inst4|g1:28:regs|dataout\(7) & (((!\inst4|dec_rdA|Mux31~16_combout\)) # (\inst4|g1:20:regs|dataout\(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100110001000000000000000011110101001100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:28:regs|ALT_INV_dataout\(7),
	datab => \inst4|g1:20:regs|ALT_INV_dataout\(7),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~15_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~16_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[7]~106_combout\,
	combout => \inst4|g2:0:buffersA|F[7]~107_combout\);

\inst4|g2:0:buffersA|F[7]~108\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[7]~108_combout\ = ( \inst4|g2:0:buffersA|F[7]~107_combout\ & ( (!\inst4|g1:25:regs|dataout\(7) & (!\inst4|dec_rdA|Mux31~13_combout\ & ((!\inst4|dec_rdA|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(7))))) # 
-- (\inst4|g1:25:regs|dataout\(7) & (((!\inst4|dec_rdA|Mux31~14_combout\)) # (\inst4|g1:24:regs|dataout\(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:25:regs|ALT_INV_dataout\(7),
	datab => \inst4|g1:24:regs|ALT_INV_dataout\(7),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~13_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~14_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[7]~107_combout\,
	combout => \inst4|g2:0:buffersA|F[7]~108_combout\);

\inst4|g2:0:buffersA|F[7]~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[7]~109_combout\ = ( \inst4|dec_rdA|Mux31~25_combout\ & ( (\inst4|g1:1:regs|dataout\(7) & (!\inst4|dec_rdA|Mux31~24_combout\ & ((!\inst4|dec_rdA|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(7))))) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~25_combout\ & ( (!\inst4|dec_rdA|Mux31~24_combout\ & ((!\inst4|dec_rdA|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100000000001100010000000011110101000000000011000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:2:regs|ALT_INV_dataout\(7),
	datab => \inst4|g1:1:regs|ALT_INV_dataout\(7),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~23_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~24_combout\,
	datae => \inst4|dec_rdA|ALT_INV_Mux31~25_combout\,
	combout => \inst4|g2:0:buffersA|F[7]~109_combout\);

\inst4|g2:0:buffersA|F[7]~110\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[7]~110_combout\ = ( \inst4|g2:0:buffersA|F[7]~109_combout\ & ( (!\inst4|g1:5:regs|dataout\(7) & (!\inst4|dec_rdA|Mux31~21_combout\ & ((!\inst4|dec_rdA|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(7))))) # 
-- (\inst4|g1:5:regs|dataout\(7) & (((!\inst4|dec_rdA|Mux31~22_combout\)) # (\inst4|g1:4:regs|dataout\(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:5:regs|ALT_INV_dataout\(7),
	datab => \inst4|g1:4:regs|ALT_INV_dataout\(7),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~21_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~22_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[7]~109_combout\,
	combout => \inst4|g2:0:buffersA|F[7]~110_combout\);

\inst4|g2:0:buffersA|F[7]~111\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[7]~111_combout\ = ( \inst4|g2:0:buffersA|F[7]~110_combout\ & ( (!\inst4|g1:7:regs|dataout\(7) & (!\inst4|dec_rdA|Mux31~19_combout\ & ((!\inst4|dec_rdA|Mux31~20_combout\) # (\inst4|g1:3:regs|dataout\(7))))) # 
-- (\inst4|g1:7:regs|dataout\(7) & (((!\inst4|dec_rdA|Mux31~20_combout\)) # (\inst4|g1:3:regs|dataout\(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:7:regs|ALT_INV_dataout\(7),
	datab => \inst4|g1:3:regs|ALT_INV_dataout\(7),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~19_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~20_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[7]~110_combout\,
	combout => \inst4|g2:0:buffersA|F[7]~111_combout\);

\inst4|g2:0:buffersA|F[7]~112\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[7]~112_combout\ = (!\inst4|g1:6:regs|dataout\(7) & (((!\inst4|g1:22:regs|dataout\(7) & \inst4|dec_rdA|Mux31~31_combout\)) # (\inst4|dec_rdA|Mux31~30_combout\))) # (\inst4|g1:6:regs|dataout\(7) & (!\inst4|g1:22:regs|dataout\(7) & 
-- ((\inst4|dec_rdA|Mux31~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001110000010101100111000001010110011100000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:6:regs|ALT_INV_dataout\(7),
	datab => \inst4|g1:22:regs|ALT_INV_dataout\(7),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~30_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~31_combout\,
	combout => \inst4|g2:0:buffersA|F[7]~112_combout\);

\inst4|g2:0:buffersA|F[7]~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[7]~113_combout\ = ( !\inst4|g2:0:buffersA|F[7]~112_combout\ & ( (!\inst4|g1:17:regs|dataout\(7) & (!\inst4|dec_rdA|Mux31~28_combout\ & ((!\inst4|dec_rdA|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(7))))) # 
-- (\inst4|g1:17:regs|dataout\(7) & (((!\inst4|dec_rdA|Mux31~29_combout\)) # (\inst4|g1:23:regs|dataout\(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100110001000000000000000011110101001100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:17:regs|ALT_INV_dataout\(7),
	datab => \inst4|g1:23:regs|ALT_INV_dataout\(7),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~28_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~29_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[7]~112_combout\,
	combout => \inst4|g2:0:buffersA|F[7]~113_combout\);

\inst4|g2:0:buffersA|F[7]~114\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[7]~114_combout\ = ( \inst4|g2:0:buffersA|F[7]~113_combout\ & ( (!\inst4|g1:18:regs|dataout\(7) & (!\inst4|dec_rdA|Mux31~26_combout\ & ((!\inst4|dec_rdA|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(7))))) # 
-- (\inst4|g1:18:regs|dataout\(7) & (((!\inst4|dec_rdA|Mux31~27_combout\)) # (\inst4|g1:16:regs|dataout\(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:18:regs|ALT_INV_dataout\(7),
	datab => \inst4|g1:16:regs|ALT_INV_dataout\(7),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~26_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~27_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[7]~113_combout\,
	combout => \inst4|g2:0:buffersA|F[7]~114_combout\);

\inst4|g2:0:buffersA|F[7]~115\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[7]~115_combout\ = (\inst4|g2:0:buffersA|F[7]~105_combout\ & (\inst4|g2:0:buffersA|F[7]~108_combout\ & (\inst4|g2:0:buffersA|F[7]~111_combout\ & \inst4|g2:0:buffersA|F[7]~114_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersA|ALT_INV_F[7]~105_combout\,
	datab => \inst4|g2:0:buffersA|ALT_INV_F[7]~108_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[7]~111_combout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[7]~114_combout\,
	combout => \inst4|g2:0:buffersA|F[7]~115_combout\);

\inst4|g2:0:buffersA|F[7]~116\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[7]~116_combout\ = (\inst4|g2:0:buffersA|F[7]~102_combout\ & (\inst4|g2:0:buffersA|F[7]~115_combout\ & ((!\inst4|dec_rdA|Mux31~0_combout\) # (\inst4|g1:31:regs|dataout\(7)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001101000000000000110100000000000011010000000000001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:31:regs|ALT_INV_dataout\(7),
	datab => \inst4|dec_rdA|ALT_INV_Mux31~0_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[7]~102_combout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[7]~115_combout\,
	combout => \inst4|g2:0:buffersA|F[7]~116_combout\);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "dmemory.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memory:D-Memory|altsyncram:ram_rtl_0|altsyncram_auc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \UC|DM_Wr~q\,
	portare => VCC,
	clk0 => \clock~input_o\,
	portadatain => \D-Memory|ram_rtl_0|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \D-Memory|ram_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \D-Memory|ram_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

\tri1[6]~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \tri1[6]~58_combout\ = ( \IO_IN[6]~input_o\ & ( \D-Memory|ram_rtl_0|auto_generated|ram_block1a6~portadataout\ & ( (!\UC|ALU_2_DBus~q\) # (\ALU|Mux26~0_combout\) ) ) ) # ( !\IO_IN[6]~input_o\ & ( 
-- \D-Memory|ram_rtl_0|auto_generated|ram_block1a6~portadataout\ & ( (!\UC|IO_2_Reg~q\ & ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux26~0_combout\))) ) ) ) # ( \IO_IN[6]~input_o\ & ( !\D-Memory|ram_rtl_0|auto_generated|ram_block1a6~portadataout\ & ( (!\UC|DM_Rd~q\ & 
-- ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux26~0_combout\))) ) ) ) # ( !\IO_IN[6]~input_o\ & ( !\D-Memory|ram_rtl_0|auto_generated|ram_block1a6~portadataout\ & ( (!\UC|DM_Rd~q\ & (!\UC|IO_2_Reg~q\ & ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux26~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000100010001100110010100000111100001010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_ALU_2_DBus~q\,
	datab => \UC|ALT_INV_DM_Rd~q\,
	datac => \UC|ALT_INV_IO_2_Reg~q\,
	datad => \ALU|ALT_INV_Mux26~0_combout\,
	datae => \ALT_INV_IO_IN[6]~input_o\,
	dataf => \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a6~portadataout\,
	combout => \tri1[6]~58_combout\);

\inst4|g1:31:regs|dataout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[6]~58_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:31:regs|dataout\(6));

\inst4|g2:0:buffersA|F[6]~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[6]~117_combout\ = (!\inst4|g1:10:regs|dataout\(6) & (((!\inst4|g1:14:regs|dataout\(6) & \inst4|dec_rdA|Mux31~6_combout\)) # (\inst4|dec_rdA|Mux31~5_combout\))) # (\inst4|g1:10:regs|dataout\(6) & (!\inst4|g1:14:regs|dataout\(6) & 
-- ((\inst4|dec_rdA|Mux31~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001110000010101100111000001010110011100000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:10:regs|ALT_INV_dataout\(6),
	datab => \inst4|g1:14:regs|ALT_INV_dataout\(6),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~5_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~6_combout\,
	combout => \inst4|g2:0:buffersA|F[6]~117_combout\);

\inst4|g2:0:buffersA|F[6]~118\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[6]~118_combout\ = ( !\inst4|g2:0:buffersA|F[6]~117_combout\ & ( (!\inst4|g1:27:regs|dataout\(6) & (!\inst4|dec_rdA|Mux31~3_combout\ & ((!\inst4|dec_rdA|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(6))))) # 
-- (\inst4|g1:27:regs|dataout\(6) & (((!\inst4|dec_rdA|Mux31~4_combout\)) # (\inst4|g1:15:regs|dataout\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100110001000000000000000011110101001100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:27:regs|ALT_INV_dataout\(6),
	datab => \inst4|g1:15:regs|ALT_INV_dataout\(6),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~3_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~4_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[6]~117_combout\,
	combout => \inst4|g2:0:buffersA|F[6]~118_combout\);

\inst4|g2:0:buffersA|F[6]~119\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[6]~119_combout\ = ( \inst4|g2:0:buffersA|F[6]~118_combout\ & ( (!\inst4|g1:30:regs|dataout\(6) & (!\inst4|dec_rdA|Mux31~1_combout\ & ((!\inst4|dec_rdA|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(6))))) # 
-- (\inst4|g1:30:regs|dataout\(6) & (((!\inst4|dec_rdA|Mux31~2_combout\)) # (\inst4|g1:29:regs|dataout\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:30:regs|ALT_INV_dataout\(6),
	datab => \inst4|g1:29:regs|ALT_INV_dataout\(6),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~1_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~2_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[6]~118_combout\,
	combout => \inst4|g2:0:buffersA|F[6]~119_combout\);

\inst4|g2:0:buffersA|F[6]~120\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[6]~120_combout\ = (!\inst4|g1:9:regs|dataout\(6) & (((!\inst4|g1:11:regs|dataout\(6) & \inst4|dec_rdA|Mux31~12_combout\)) # (\inst4|dec_rdA|Mux31~11_combout\))) # (\inst4|g1:9:regs|dataout\(6) & (!\inst4|g1:11:regs|dataout\(6) & 
-- ((\inst4|dec_rdA|Mux31~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001110000010101100111000001010110011100000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:9:regs|ALT_INV_dataout\(6),
	datab => \inst4|g1:11:regs|ALT_INV_dataout\(6),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~11_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~12_combout\,
	combout => \inst4|g2:0:buffersA|F[6]~120_combout\);

\inst4|g2:0:buffersA|F[6]~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[6]~121_combout\ = ( !\inst4|g2:0:buffersA|F[6]~120_combout\ & ( (!\inst4|g1:21:regs|dataout\(6) & (!\inst4|dec_rdA|Mux31~9_combout\ & ((!\inst4|dec_rdA|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(6))))) # 
-- (\inst4|g1:21:regs|dataout\(6) & (((!\inst4|dec_rdA|Mux31~10_combout\)) # (\inst4|g1:13:regs|dataout\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100110001000000000000000011110101001100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:21:regs|ALT_INV_dataout\(6),
	datab => \inst4|g1:13:regs|ALT_INV_dataout\(6),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~9_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~10_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[6]~120_combout\,
	combout => \inst4|g2:0:buffersA|F[6]~121_combout\);

\inst4|g2:0:buffersA|F[6]~122\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[6]~122_combout\ = ( \inst4|g2:0:buffersA|F[6]~121_combout\ & ( (!\inst4|g1:26:regs|dataout\(6) & (!\inst4|dec_rdA|Mux31~7_combout\ & ((!\inst4|dec_rdA|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(6))))) # 
-- (\inst4|g1:26:regs|dataout\(6) & (((!\inst4|dec_rdA|Mux31~8_combout\)) # (\inst4|g1:19:regs|dataout\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:26:regs|ALT_INV_dataout\(6),
	datab => \inst4|g1:19:regs|ALT_INV_dataout\(6),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~7_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~8_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[6]~121_combout\,
	combout => \inst4|g2:0:buffersA|F[6]~122_combout\);

\inst4|g2:0:buffersA|F[6]~123\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[6]~123_combout\ = (!\inst4|g1:8:regs|dataout\(6) & (((!\inst4|g1:12:regs|dataout\(6) & \inst4|dec_rdA|Mux31~18_combout\)) # (\inst4|dec_rdA|Mux31~17_combout\))) # (\inst4|g1:8:regs|dataout\(6) & (!\inst4|g1:12:regs|dataout\(6) & 
-- ((\inst4|dec_rdA|Mux31~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001110000010101100111000001010110011100000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:8:regs|ALT_INV_dataout\(6),
	datab => \inst4|g1:12:regs|ALT_INV_dataout\(6),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~17_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~18_combout\,
	combout => \inst4|g2:0:buffersA|F[6]~123_combout\);

\inst4|g2:0:buffersA|F[6]~124\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[6]~124_combout\ = ( !\inst4|g2:0:buffersA|F[6]~123_combout\ & ( (!\inst4|g1:28:regs|dataout\(6) & (!\inst4|dec_rdA|Mux31~15_combout\ & ((!\inst4|dec_rdA|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(6))))) # 
-- (\inst4|g1:28:regs|dataout\(6) & (((!\inst4|dec_rdA|Mux31~16_combout\)) # (\inst4|g1:20:regs|dataout\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100110001000000000000000011110101001100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:28:regs|ALT_INV_dataout\(6),
	datab => \inst4|g1:20:regs|ALT_INV_dataout\(6),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~15_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~16_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[6]~123_combout\,
	combout => \inst4|g2:0:buffersA|F[6]~124_combout\);

\inst4|g2:0:buffersA|F[6]~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[6]~125_combout\ = ( \inst4|g2:0:buffersA|F[6]~124_combout\ & ( (!\inst4|g1:25:regs|dataout\(6) & (!\inst4|dec_rdA|Mux31~13_combout\ & ((!\inst4|dec_rdA|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(6))))) # 
-- (\inst4|g1:25:regs|dataout\(6) & (((!\inst4|dec_rdA|Mux31~14_combout\)) # (\inst4|g1:24:regs|dataout\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:25:regs|ALT_INV_dataout\(6),
	datab => \inst4|g1:24:regs|ALT_INV_dataout\(6),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~13_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~14_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[6]~124_combout\,
	combout => \inst4|g2:0:buffersA|F[6]~125_combout\);

\inst4|g2:0:buffersA|F[6]~126\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[6]~126_combout\ = ( \inst4|dec_rdA|Mux31~25_combout\ & ( (\inst4|g1:1:regs|dataout\(6) & (!\inst4|dec_rdA|Mux31~24_combout\ & ((!\inst4|dec_rdA|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(6))))) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~25_combout\ & ( (!\inst4|dec_rdA|Mux31~24_combout\ & ((!\inst4|dec_rdA|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100000000001100010000000011110101000000000011000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:2:regs|ALT_INV_dataout\(6),
	datab => \inst4|g1:1:regs|ALT_INV_dataout\(6),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~23_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~24_combout\,
	datae => \inst4|dec_rdA|ALT_INV_Mux31~25_combout\,
	combout => \inst4|g2:0:buffersA|F[6]~126_combout\);

\inst4|g2:0:buffersA|F[6]~127\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[6]~127_combout\ = ( \inst4|g2:0:buffersA|F[6]~126_combout\ & ( (!\inst4|g1:5:regs|dataout\(6) & (!\inst4|dec_rdA|Mux31~21_combout\ & ((!\inst4|dec_rdA|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(6))))) # 
-- (\inst4|g1:5:regs|dataout\(6) & (((!\inst4|dec_rdA|Mux31~22_combout\)) # (\inst4|g1:4:regs|dataout\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:5:regs|ALT_INV_dataout\(6),
	datab => \inst4|g1:4:regs|ALT_INV_dataout\(6),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~21_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~22_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[6]~126_combout\,
	combout => \inst4|g2:0:buffersA|F[6]~127_combout\);

\inst4|g2:0:buffersA|F[6]~128\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[6]~128_combout\ = ( \inst4|g2:0:buffersA|F[6]~127_combout\ & ( (!\inst4|g1:7:regs|dataout\(6) & (!\inst4|dec_rdA|Mux31~19_combout\ & ((!\inst4|dec_rdA|Mux31~20_combout\) # (\inst4|g1:3:regs|dataout\(6))))) # 
-- (\inst4|g1:7:regs|dataout\(6) & (((!\inst4|dec_rdA|Mux31~20_combout\)) # (\inst4|g1:3:regs|dataout\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:7:regs|ALT_INV_dataout\(6),
	datab => \inst4|g1:3:regs|ALT_INV_dataout\(6),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~19_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~20_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[6]~127_combout\,
	combout => \inst4|g2:0:buffersA|F[6]~128_combout\);

\inst4|g2:0:buffersA|F[6]~129\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[6]~129_combout\ = (!\inst4|g1:6:regs|dataout\(6) & (((!\inst4|g1:22:regs|dataout\(6) & \inst4|dec_rdA|Mux31~31_combout\)) # (\inst4|dec_rdA|Mux31~30_combout\))) # (\inst4|g1:6:regs|dataout\(6) & (!\inst4|g1:22:regs|dataout\(6) & 
-- ((\inst4|dec_rdA|Mux31~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001110000010101100111000001010110011100000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:6:regs|ALT_INV_dataout\(6),
	datab => \inst4|g1:22:regs|ALT_INV_dataout\(6),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~30_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~31_combout\,
	combout => \inst4|g2:0:buffersA|F[6]~129_combout\);

\inst4|g2:0:buffersA|F[6]~130\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[6]~130_combout\ = ( !\inst4|g2:0:buffersA|F[6]~129_combout\ & ( (!\inst4|g1:17:regs|dataout\(6) & (!\inst4|dec_rdA|Mux31~28_combout\ & ((!\inst4|dec_rdA|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(6))))) # 
-- (\inst4|g1:17:regs|dataout\(6) & (((!\inst4|dec_rdA|Mux31~29_combout\)) # (\inst4|g1:23:regs|dataout\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100110001000000000000000011110101001100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:17:regs|ALT_INV_dataout\(6),
	datab => \inst4|g1:23:regs|ALT_INV_dataout\(6),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~28_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~29_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[6]~129_combout\,
	combout => \inst4|g2:0:buffersA|F[6]~130_combout\);

\inst4|g2:0:buffersA|F[6]~131\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[6]~131_combout\ = ( \inst4|g2:0:buffersA|F[6]~130_combout\ & ( (!\inst4|g1:18:regs|dataout\(6) & (!\inst4|dec_rdA|Mux31~26_combout\ & ((!\inst4|dec_rdA|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(6))))) # 
-- (\inst4|g1:18:regs|dataout\(6) & (((!\inst4|dec_rdA|Mux31~27_combout\)) # (\inst4|g1:16:regs|dataout\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:18:regs|ALT_INV_dataout\(6),
	datab => \inst4|g1:16:regs|ALT_INV_dataout\(6),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~26_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~27_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[6]~130_combout\,
	combout => \inst4|g2:0:buffersA|F[6]~131_combout\);

\inst4|g2:0:buffersA|F[6]~132\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[6]~132_combout\ = (\inst4|g2:0:buffersA|F[6]~122_combout\ & (\inst4|g2:0:buffersA|F[6]~125_combout\ & (\inst4|g2:0:buffersA|F[6]~128_combout\ & \inst4|g2:0:buffersA|F[6]~131_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersA|ALT_INV_F[6]~122_combout\,
	datab => \inst4|g2:0:buffersA|ALT_INV_F[6]~125_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[6]~128_combout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[6]~131_combout\,
	combout => \inst4|g2:0:buffersA|F[6]~132_combout\);

\inst4|g2:0:buffersA|F[6]~133\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[6]~133_combout\ = (\inst4|g2:0:buffersA|F[6]~119_combout\ & (\inst4|g2:0:buffersA|F[6]~132_combout\ & ((!\inst4|dec_rdA|Mux31~0_combout\) # (\inst4|g1:31:regs|dataout\(6)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001101000000000000110100000000000011010000000000001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:31:regs|ALT_INV_dataout\(6),
	datab => \inst4|dec_rdA|ALT_INV_Mux31~0_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[6]~119_combout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[6]~132_combout\,
	combout => \inst4|g2:0:buffersA|F[6]~133_combout\);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "dmemory.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memory:D-Memory|altsyncram:ram_rtl_0|altsyncram_auc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \UC|DM_Wr~q\,
	portare => VCC,
	clk0 => \clock~input_o\,
	portadatain => \D-Memory|ram_rtl_0|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \D-Memory|ram_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \D-Memory|ram_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

\tri1[5]~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \tri1[5]~59_combout\ = ( \IO_IN[5]~input_o\ & ( \D-Memory|ram_rtl_0|auto_generated|ram_block1a5~portadataout\ & ( (!\UC|ALU_2_DBus~q\) # (\ALU|Mux27~0_combout\) ) ) ) # ( !\IO_IN[5]~input_o\ & ( 
-- \D-Memory|ram_rtl_0|auto_generated|ram_block1a5~portadataout\ & ( (!\UC|IO_2_Reg~q\ & ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux27~0_combout\))) ) ) ) # ( \IO_IN[5]~input_o\ & ( !\D-Memory|ram_rtl_0|auto_generated|ram_block1a5~portadataout\ & ( (!\UC|DM_Rd~q\ & 
-- ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux27~0_combout\))) ) ) ) # ( !\IO_IN[5]~input_o\ & ( !\D-Memory|ram_rtl_0|auto_generated|ram_block1a5~portadataout\ & ( (!\UC|DM_Rd~q\ & (!\UC|IO_2_Reg~q\ & ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux27~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000100010001100110010100000111100001010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_ALU_2_DBus~q\,
	datab => \UC|ALT_INV_DM_Rd~q\,
	datac => \UC|ALT_INV_IO_2_Reg~q\,
	datad => \ALU|ALT_INV_Mux27~0_combout\,
	datae => \ALT_INV_IO_IN[5]~input_o\,
	dataf => \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a5~portadataout\,
	combout => \tri1[5]~59_combout\);

\inst4|g1:31:regs|dataout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[5]~59_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:31:regs|dataout\(5));

\inst4|g2:0:buffersA|F[5]~504\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[5]~504_combout\ = (!\inst4|g1:10:regs|dataout\(5) & (((!\inst4|g1:14:regs|dataout\(5) & \inst4|dec_rdA|Mux31~6_combout\)) # (\inst4|dec_rdA|Mux31~5_combout\))) # (\inst4|g1:10:regs|dataout\(5) & (!\inst4|g1:14:regs|dataout\(5) & 
-- ((\inst4|dec_rdA|Mux31~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001110000010101100111000001010110011100000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:10:regs|ALT_INV_dataout\(5),
	datab => \inst4|g1:14:regs|ALT_INV_dataout\(5),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~5_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~6_combout\,
	combout => \inst4|g2:0:buffersA|F[5]~504_combout\);

\inst4|g2:0:buffersA|F[5]~505\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[5]~505_combout\ = ( !\inst4|g2:0:buffersA|F[5]~504_combout\ & ( (!\inst4|g1:27:regs|dataout\(5) & (!\inst4|dec_rdA|Mux31~3_combout\ & ((!\inst4|dec_rdA|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(5))))) # 
-- (\inst4|g1:27:regs|dataout\(5) & (((!\inst4|dec_rdA|Mux31~4_combout\)) # (\inst4|g1:15:regs|dataout\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100110001000000000000000011110101001100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:27:regs|ALT_INV_dataout\(5),
	datab => \inst4|g1:15:regs|ALT_INV_dataout\(5),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~3_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~4_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[5]~504_combout\,
	combout => \inst4|g2:0:buffersA|F[5]~505_combout\);

\inst4|g2:0:buffersA|F[5]~506\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[5]~506_combout\ = ( \inst4|g2:0:buffersA|F[5]~505_combout\ & ( (!\inst4|g1:30:regs|dataout\(5) & (!\inst4|dec_rdA|Mux31~1_combout\ & ((!\inst4|dec_rdA|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(5))))) # 
-- (\inst4|g1:30:regs|dataout\(5) & (((!\inst4|dec_rdA|Mux31~2_combout\)) # (\inst4|g1:29:regs|dataout\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:30:regs|ALT_INV_dataout\(5),
	datab => \inst4|g1:29:regs|ALT_INV_dataout\(5),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~1_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~2_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[5]~505_combout\,
	combout => \inst4|g2:0:buffersA|F[5]~506_combout\);

\inst4|g2:0:buffersA|F[5]~507\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[5]~507_combout\ = (!\inst4|g1:9:regs|dataout\(5) & (((!\inst4|g1:11:regs|dataout\(5) & \inst4|dec_rdA|Mux31~12_combout\)) # (\inst4|dec_rdA|Mux31~11_combout\))) # (\inst4|g1:9:regs|dataout\(5) & (!\inst4|g1:11:regs|dataout\(5) & 
-- ((\inst4|dec_rdA|Mux31~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001110000010101100111000001010110011100000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:9:regs|ALT_INV_dataout\(5),
	datab => \inst4|g1:11:regs|ALT_INV_dataout\(5),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~11_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~12_combout\,
	combout => \inst4|g2:0:buffersA|F[5]~507_combout\);

\inst4|g2:0:buffersA|F[5]~508\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[5]~508_combout\ = ( !\inst4|g2:0:buffersA|F[5]~507_combout\ & ( (!\inst4|g1:21:regs|dataout\(5) & (!\inst4|dec_rdA|Mux31~9_combout\ & ((!\inst4|dec_rdA|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(5))))) # 
-- (\inst4|g1:21:regs|dataout\(5) & (((!\inst4|dec_rdA|Mux31~10_combout\)) # (\inst4|g1:13:regs|dataout\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100110001000000000000000011110101001100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:21:regs|ALT_INV_dataout\(5),
	datab => \inst4|g1:13:regs|ALT_INV_dataout\(5),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~9_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~10_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[5]~507_combout\,
	combout => \inst4|g2:0:buffersA|F[5]~508_combout\);

\inst4|g2:0:buffersA|F[5]~509\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[5]~509_combout\ = ( \inst4|g2:0:buffersA|F[5]~508_combout\ & ( (!\inst4|g1:26:regs|dataout\(5) & (!\inst4|dec_rdA|Mux31~7_combout\ & ((!\inst4|dec_rdA|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(5))))) # 
-- (\inst4|g1:26:regs|dataout\(5) & (((!\inst4|dec_rdA|Mux31~8_combout\)) # (\inst4|g1:19:regs|dataout\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:26:regs|ALT_INV_dataout\(5),
	datab => \inst4|g1:19:regs|ALT_INV_dataout\(5),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~7_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~8_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[5]~508_combout\,
	combout => \inst4|g2:0:buffersA|F[5]~509_combout\);

\inst4|g2:0:buffersA|F[5]~510\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[5]~510_combout\ = (!\inst4|g1:8:regs|dataout\(5) & (((!\inst4|g1:12:regs|dataout\(5) & \inst4|dec_rdA|Mux31~18_combout\)) # (\inst4|dec_rdA|Mux31~17_combout\))) # (\inst4|g1:8:regs|dataout\(5) & (!\inst4|g1:12:regs|dataout\(5) & 
-- ((\inst4|dec_rdA|Mux31~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001110000010101100111000001010110011100000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:8:regs|ALT_INV_dataout\(5),
	datab => \inst4|g1:12:regs|ALT_INV_dataout\(5),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~17_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~18_combout\,
	combout => \inst4|g2:0:buffersA|F[5]~510_combout\);

\inst4|g2:0:buffersA|F[5]~511\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[5]~511_combout\ = ( !\inst4|g2:0:buffersA|F[5]~510_combout\ & ( (!\inst4|g1:28:regs|dataout\(5) & (!\inst4|dec_rdA|Mux31~15_combout\ & ((!\inst4|dec_rdA|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(5))))) # 
-- (\inst4|g1:28:regs|dataout\(5) & (((!\inst4|dec_rdA|Mux31~16_combout\)) # (\inst4|g1:20:regs|dataout\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100110001000000000000000011110101001100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:28:regs|ALT_INV_dataout\(5),
	datab => \inst4|g1:20:regs|ALT_INV_dataout\(5),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~15_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~16_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[5]~510_combout\,
	combout => \inst4|g2:0:buffersA|F[5]~511_combout\);

\inst4|g2:0:buffersA|F[5]~512\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[5]~512_combout\ = ( \inst4|g2:0:buffersA|F[5]~511_combout\ & ( (!\inst4|g1:25:regs|dataout\(5) & (!\inst4|dec_rdA|Mux31~13_combout\ & ((!\inst4|dec_rdA|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(5))))) # 
-- (\inst4|g1:25:regs|dataout\(5) & (((!\inst4|dec_rdA|Mux31~14_combout\)) # (\inst4|g1:24:regs|dataout\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:25:regs|ALT_INV_dataout\(5),
	datab => \inst4|g1:24:regs|ALT_INV_dataout\(5),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~13_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~14_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[5]~511_combout\,
	combout => \inst4|g2:0:buffersA|F[5]~512_combout\);

\inst4|g2:0:buffersA|F[5]~513\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[5]~513_combout\ = ( \inst4|dec_rdA|Mux31~25_combout\ & ( (\inst4|g1:1:regs|dataout\(5) & (!\inst4|dec_rdA|Mux31~24_combout\ & ((!\inst4|dec_rdA|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(5))))) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~25_combout\ & ( (!\inst4|dec_rdA|Mux31~24_combout\ & ((!\inst4|dec_rdA|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100000000001100010000000011110101000000000011000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:2:regs|ALT_INV_dataout\(5),
	datab => \inst4|g1:1:regs|ALT_INV_dataout\(5),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~23_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~24_combout\,
	datae => \inst4|dec_rdA|ALT_INV_Mux31~25_combout\,
	combout => \inst4|g2:0:buffersA|F[5]~513_combout\);

\inst4|g2:0:buffersA|F[5]~514\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[5]~514_combout\ = ( \inst4|g2:0:buffersA|F[5]~513_combout\ & ( (!\inst4|g1:5:regs|dataout\(5) & (!\inst4|dec_rdA|Mux31~21_combout\ & ((!\inst4|dec_rdA|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(5))))) # 
-- (\inst4|g1:5:regs|dataout\(5) & (((!\inst4|dec_rdA|Mux31~22_combout\)) # (\inst4|g1:4:regs|dataout\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:5:regs|ALT_INV_dataout\(5),
	datab => \inst4|g1:4:regs|ALT_INV_dataout\(5),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~21_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~22_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[5]~513_combout\,
	combout => \inst4|g2:0:buffersA|F[5]~514_combout\);

\inst4|g2:0:buffersA|F[5]~515\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[5]~515_combout\ = ( \inst4|g2:0:buffersA|F[5]~514_combout\ & ( (!\inst4|g1:7:regs|dataout\(5) & (!\inst4|dec_rdA|Mux31~19_combout\ & ((!\inst4|dec_rdA|Mux31~20_combout\) # (\inst4|g1:3:regs|dataout\(5))))) # 
-- (\inst4|g1:7:regs|dataout\(5) & (((!\inst4|dec_rdA|Mux31~20_combout\)) # (\inst4|g1:3:regs|dataout\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:7:regs|ALT_INV_dataout\(5),
	datab => \inst4|g1:3:regs|ALT_INV_dataout\(5),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~19_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~20_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[5]~514_combout\,
	combout => \inst4|g2:0:buffersA|F[5]~515_combout\);

\inst4|g2:0:buffersA|F[5]~516\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[5]~516_combout\ = (!\inst4|g1:6:regs|dataout\(5) & (((!\inst4|g1:22:regs|dataout\(5) & \inst4|dec_rdA|Mux31~31_combout\)) # (\inst4|dec_rdA|Mux31~30_combout\))) # (\inst4|g1:6:regs|dataout\(5) & (!\inst4|g1:22:regs|dataout\(5) & 
-- ((\inst4|dec_rdA|Mux31~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001110000010101100111000001010110011100000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:6:regs|ALT_INV_dataout\(5),
	datab => \inst4|g1:22:regs|ALT_INV_dataout\(5),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~30_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~31_combout\,
	combout => \inst4|g2:0:buffersA|F[5]~516_combout\);

\inst4|g2:0:buffersA|F[5]~517\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[5]~517_combout\ = ( !\inst4|g2:0:buffersA|F[5]~516_combout\ & ( (!\inst4|g1:17:regs|dataout\(5) & (!\inst4|dec_rdA|Mux31~28_combout\ & ((!\inst4|dec_rdA|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(5))))) # 
-- (\inst4|g1:17:regs|dataout\(5) & (((!\inst4|dec_rdA|Mux31~29_combout\)) # (\inst4|g1:23:regs|dataout\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100110001000000000000000011110101001100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:17:regs|ALT_INV_dataout\(5),
	datab => \inst4|g1:23:regs|ALT_INV_dataout\(5),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~28_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~29_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[5]~516_combout\,
	combout => \inst4|g2:0:buffersA|F[5]~517_combout\);

\inst4|g2:0:buffersA|F[5]~518\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[5]~518_combout\ = ( \inst4|g2:0:buffersA|F[5]~517_combout\ & ( (!\inst4|g1:18:regs|dataout\(5) & (!\inst4|dec_rdA|Mux31~26_combout\ & ((!\inst4|dec_rdA|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(5))))) # 
-- (\inst4|g1:18:regs|dataout\(5) & (((!\inst4|dec_rdA|Mux31~27_combout\)) # (\inst4|g1:16:regs|dataout\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:18:regs|ALT_INV_dataout\(5),
	datab => \inst4|g1:16:regs|ALT_INV_dataout\(5),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~26_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~27_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[5]~517_combout\,
	combout => \inst4|g2:0:buffersA|F[5]~518_combout\);

\inst4|g2:0:buffersA|F[5]~519\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[5]~519_combout\ = (\inst4|g2:0:buffersA|F[5]~509_combout\ & (\inst4|g2:0:buffersA|F[5]~512_combout\ & (\inst4|g2:0:buffersA|F[5]~515_combout\ & \inst4|g2:0:buffersA|F[5]~518_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersA|ALT_INV_F[5]~509_combout\,
	datab => \inst4|g2:0:buffersA|ALT_INV_F[5]~512_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[5]~515_combout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[5]~518_combout\,
	combout => \inst4|g2:0:buffersA|F[5]~519_combout\);

\inst4|g2:0:buffersA|F[5]~520\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[5]~520_combout\ = (\inst4|g2:0:buffersA|F[5]~506_combout\ & (\inst4|g2:0:buffersA|F[5]~519_combout\ & ((!\inst4|dec_rdA|Mux31~0_combout\) # (\inst4|g1:31:regs|dataout\(5)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001101000000000000110100000000000011010000000000001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:31:regs|ALT_INV_dataout\(5),
	datab => \inst4|dec_rdA|ALT_INV_Mux31~0_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[5]~506_combout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[5]~519_combout\,
	combout => \inst4|g2:0:buffersA|F[5]~520_combout\);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "dmemory.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memory:D-Memory|altsyncram:ram_rtl_0|altsyncram_auc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \UC|DM_Wr~q\,
	portare => VCC,
	clk0 => \clock~input_o\,
	portadatain => \D-Memory|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \D-Memory|ram_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \D-Memory|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

\tri1[4]~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \tri1[4]~60_combout\ = ( \IO_IN[4]~input_o\ & ( \D-Memory|ram_rtl_0|auto_generated|ram_block1a4~portadataout\ & ( (!\UC|ALU_2_DBus~q\) # (\ALU|Mux28~0_combout\) ) ) ) # ( !\IO_IN[4]~input_o\ & ( 
-- \D-Memory|ram_rtl_0|auto_generated|ram_block1a4~portadataout\ & ( (!\UC|IO_2_Reg~q\ & ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux28~0_combout\))) ) ) ) # ( \IO_IN[4]~input_o\ & ( !\D-Memory|ram_rtl_0|auto_generated|ram_block1a4~portadataout\ & ( (!\UC|DM_Rd~q\ & 
-- ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux28~0_combout\))) ) ) ) # ( !\IO_IN[4]~input_o\ & ( !\D-Memory|ram_rtl_0|auto_generated|ram_block1a4~portadataout\ & ( (!\UC|DM_Rd~q\ & (!\UC|IO_2_Reg~q\ & ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux28~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000100010001100110010100000111100001010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_ALU_2_DBus~q\,
	datab => \UC|ALT_INV_DM_Rd~q\,
	datac => \UC|ALT_INV_IO_2_Reg~q\,
	datad => \ALU|ALT_INV_Mux28~0_combout\,
	datae => \ALT_INV_IO_IN[4]~input_o\,
	dataf => \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a4~portadataout\,
	combout => \tri1[4]~60_combout\);

\inst4|g1:31:regs|dataout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[4]~60_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:31:regs|dataout\(4));

\inst4|g2:31:buffersA|F[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:31:buffersA|F[4]~4_combout\ = (!\inst4|g1:31:regs|dataout\(4) & \inst4|dec_rdA|Mux31~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:31:regs|ALT_INV_dataout\(4),
	datab => \inst4|dec_rdA|ALT_INV_Mux31~0_combout\,
	combout => \inst4|g2:31:buffersA|F[4]~4_combout\);

\inst4|g2:0:buffersA|F[4]~521\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[4]~521_combout\ = (!\inst4|g1:10:regs|dataout\(4) & (((!\inst4|g1:14:regs|dataout\(4) & \inst4|dec_rdA|Mux31~6_combout\)) # (\inst4|dec_rdA|Mux31~5_combout\))) # (\inst4|g1:10:regs|dataout\(4) & (!\inst4|g1:14:regs|dataout\(4) & 
-- ((\inst4|dec_rdA|Mux31~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001110000010101100111000001010110011100000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:10:regs|ALT_INV_dataout\(4),
	datab => \inst4|g1:14:regs|ALT_INV_dataout\(4),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~5_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~6_combout\,
	combout => \inst4|g2:0:buffersA|F[4]~521_combout\);

\inst4|g2:0:buffersA|F[4]~522\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[4]~522_combout\ = ( !\inst4|g2:0:buffersA|F[4]~521_combout\ & ( (!\inst4|g1:27:regs|dataout\(4) & (!\inst4|dec_rdA|Mux31~3_combout\ & ((!\inst4|dec_rdA|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(4))))) # 
-- (\inst4|g1:27:regs|dataout\(4) & (((!\inst4|dec_rdA|Mux31~4_combout\)) # (\inst4|g1:15:regs|dataout\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100110001000000000000000011110101001100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:27:regs|ALT_INV_dataout\(4),
	datab => \inst4|g1:15:regs|ALT_INV_dataout\(4),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~3_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~4_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[4]~521_combout\,
	combout => \inst4|g2:0:buffersA|F[4]~522_combout\);

\inst4|g2:0:buffersA|F[4]~523\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[4]~523_combout\ = ( \inst4|g2:0:buffersA|F[4]~522_combout\ & ( (!\inst4|g1:30:regs|dataout\(4) & (!\inst4|dec_rdA|Mux31~1_combout\ & ((!\inst4|dec_rdA|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(4))))) # 
-- (\inst4|g1:30:regs|dataout\(4) & (((!\inst4|dec_rdA|Mux31~2_combout\)) # (\inst4|g1:29:regs|dataout\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:30:regs|ALT_INV_dataout\(4),
	datab => \inst4|g1:29:regs|ALT_INV_dataout\(4),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~1_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~2_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[4]~522_combout\,
	combout => \inst4|g2:0:buffersA|F[4]~523_combout\);

\inst4|g2:0:buffersA|F[4]~524\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[4]~524_combout\ = (!\inst4|g1:9:regs|dataout\(4) & (((!\inst4|g1:11:regs|dataout\(4) & \inst4|dec_rdA|Mux31~12_combout\)) # (\inst4|dec_rdA|Mux31~11_combout\))) # (\inst4|g1:9:regs|dataout\(4) & (!\inst4|g1:11:regs|dataout\(4) & 
-- ((\inst4|dec_rdA|Mux31~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001110000010101100111000001010110011100000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:9:regs|ALT_INV_dataout\(4),
	datab => \inst4|g1:11:regs|ALT_INV_dataout\(4),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~11_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~12_combout\,
	combout => \inst4|g2:0:buffersA|F[4]~524_combout\);

\inst4|g2:0:buffersA|F[4]~525\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[4]~525_combout\ = ( !\inst4|g2:0:buffersA|F[4]~524_combout\ & ( (!\inst4|g1:21:regs|dataout\(4) & (!\inst4|dec_rdA|Mux31~9_combout\ & ((!\inst4|dec_rdA|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(4))))) # 
-- (\inst4|g1:21:regs|dataout\(4) & (((!\inst4|dec_rdA|Mux31~10_combout\)) # (\inst4|g1:13:regs|dataout\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100110001000000000000000011110101001100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:21:regs|ALT_INV_dataout\(4),
	datab => \inst4|g1:13:regs|ALT_INV_dataout\(4),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~9_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~10_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[4]~524_combout\,
	combout => \inst4|g2:0:buffersA|F[4]~525_combout\);

\inst4|g2:0:buffersA|F[4]~526\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[4]~526_combout\ = ( \inst4|g2:0:buffersA|F[4]~525_combout\ & ( (!\inst4|g1:26:regs|dataout\(4) & (!\inst4|dec_rdA|Mux31~7_combout\ & ((!\inst4|dec_rdA|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(4))))) # 
-- (\inst4|g1:26:regs|dataout\(4) & (((!\inst4|dec_rdA|Mux31~8_combout\)) # (\inst4|g1:19:regs|dataout\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:26:regs|ALT_INV_dataout\(4),
	datab => \inst4|g1:19:regs|ALT_INV_dataout\(4),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~7_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~8_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[4]~525_combout\,
	combout => \inst4|g2:0:buffersA|F[4]~526_combout\);

\inst4|g2:0:buffersA|F[4]~527\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[4]~527_combout\ = (!\inst4|g1:8:regs|dataout\(4) & (((!\inst4|g1:12:regs|dataout\(4) & \inst4|dec_rdA|Mux31~18_combout\)) # (\inst4|dec_rdA|Mux31~17_combout\))) # (\inst4|g1:8:regs|dataout\(4) & (!\inst4|g1:12:regs|dataout\(4) & 
-- ((\inst4|dec_rdA|Mux31~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001110000010101100111000001010110011100000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:8:regs|ALT_INV_dataout\(4),
	datab => \inst4|g1:12:regs|ALT_INV_dataout\(4),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~17_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~18_combout\,
	combout => \inst4|g2:0:buffersA|F[4]~527_combout\);

\inst4|g2:0:buffersA|F[4]~528\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[4]~528_combout\ = ( !\inst4|g2:0:buffersA|F[4]~527_combout\ & ( (!\inst4|g1:28:regs|dataout\(4) & (!\inst4|dec_rdA|Mux31~15_combout\ & ((!\inst4|dec_rdA|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(4))))) # 
-- (\inst4|g1:28:regs|dataout\(4) & (((!\inst4|dec_rdA|Mux31~16_combout\)) # (\inst4|g1:20:regs|dataout\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100110001000000000000000011110101001100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:28:regs|ALT_INV_dataout\(4),
	datab => \inst4|g1:20:regs|ALT_INV_dataout\(4),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~15_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~16_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[4]~527_combout\,
	combout => \inst4|g2:0:buffersA|F[4]~528_combout\);

\inst4|g2:0:buffersA|F[4]~529\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[4]~529_combout\ = ( \inst4|g2:0:buffersA|F[4]~528_combout\ & ( (!\inst4|g1:25:regs|dataout\(4) & (!\inst4|dec_rdA|Mux31~13_combout\ & ((!\inst4|dec_rdA|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(4))))) # 
-- (\inst4|g1:25:regs|dataout\(4) & (((!\inst4|dec_rdA|Mux31~14_combout\)) # (\inst4|g1:24:regs|dataout\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:25:regs|ALT_INV_dataout\(4),
	datab => \inst4|g1:24:regs|ALT_INV_dataout\(4),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~13_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~14_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[4]~528_combout\,
	combout => \inst4|g2:0:buffersA|F[4]~529_combout\);

\inst4|g2:0:buffersA|F[4]~530\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[4]~530_combout\ = ( \inst4|dec_rdA|Mux31~25_combout\ & ( (\inst4|g1:1:regs|dataout\(4) & (!\inst4|dec_rdA|Mux31~24_combout\ & ((!\inst4|dec_rdA|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(4))))) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~25_combout\ & ( (!\inst4|dec_rdA|Mux31~24_combout\ & ((!\inst4|dec_rdA|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100000000001100010000000011110101000000000011000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:2:regs|ALT_INV_dataout\(4),
	datab => \inst4|g1:1:regs|ALT_INV_dataout\(4),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~23_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~24_combout\,
	datae => \inst4|dec_rdA|ALT_INV_Mux31~25_combout\,
	combout => \inst4|g2:0:buffersA|F[4]~530_combout\);

\inst4|g2:0:buffersA|F[4]~531\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[4]~531_combout\ = ( \inst4|g2:0:buffersA|F[4]~530_combout\ & ( (!\inst4|g1:5:regs|dataout\(4) & (!\inst4|dec_rdA|Mux31~21_combout\ & ((!\inst4|dec_rdA|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(4))))) # 
-- (\inst4|g1:5:regs|dataout\(4) & (((!\inst4|dec_rdA|Mux31~22_combout\)) # (\inst4|g1:4:regs|dataout\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:5:regs|ALT_INV_dataout\(4),
	datab => \inst4|g1:4:regs|ALT_INV_dataout\(4),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~21_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~22_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[4]~530_combout\,
	combout => \inst4|g2:0:buffersA|F[4]~531_combout\);

\inst4|g2:0:buffersA|F[4]~532\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[4]~532_combout\ = ( \inst4|g2:0:buffersA|F[4]~531_combout\ & ( (!\inst4|g1:7:regs|dataout\(4) & (!\inst4|dec_rdA|Mux31~19_combout\ & ((!\inst4|dec_rdA|Mux31~20_combout\) # (\inst4|g1:3:regs|dataout\(4))))) # 
-- (\inst4|g1:7:regs|dataout\(4) & (((!\inst4|dec_rdA|Mux31~20_combout\)) # (\inst4|g1:3:regs|dataout\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:7:regs|ALT_INV_dataout\(4),
	datab => \inst4|g1:3:regs|ALT_INV_dataout\(4),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~19_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~20_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[4]~531_combout\,
	combout => \inst4|g2:0:buffersA|F[4]~532_combout\);

\inst4|g2:0:buffersA|F[4]~533\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[4]~533_combout\ = (!\inst4|g1:6:regs|dataout\(4) & (((!\inst4|g1:22:regs|dataout\(4) & \inst4|dec_rdA|Mux31~31_combout\)) # (\inst4|dec_rdA|Mux31~30_combout\))) # (\inst4|g1:6:regs|dataout\(4) & (!\inst4|g1:22:regs|dataout\(4) & 
-- ((\inst4|dec_rdA|Mux31~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001110000010101100111000001010110011100000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:6:regs|ALT_INV_dataout\(4),
	datab => \inst4|g1:22:regs|ALT_INV_dataout\(4),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~30_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~31_combout\,
	combout => \inst4|g2:0:buffersA|F[4]~533_combout\);

\inst4|g2:0:buffersA|F[4]~534\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[4]~534_combout\ = ( !\inst4|g2:0:buffersA|F[4]~533_combout\ & ( (!\inst4|g1:17:regs|dataout\(4) & (!\inst4|dec_rdA|Mux31~28_combout\ & ((!\inst4|dec_rdA|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(4))))) # 
-- (\inst4|g1:17:regs|dataout\(4) & (((!\inst4|dec_rdA|Mux31~29_combout\)) # (\inst4|g1:23:regs|dataout\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100110001000000000000000011110101001100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:17:regs|ALT_INV_dataout\(4),
	datab => \inst4|g1:23:regs|ALT_INV_dataout\(4),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~28_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~29_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[4]~533_combout\,
	combout => \inst4|g2:0:buffersA|F[4]~534_combout\);

\inst4|g2:0:buffersA|F[4]~535\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[4]~535_combout\ = ( \inst4|g2:0:buffersA|F[4]~534_combout\ & ( (!\inst4|g1:18:regs|dataout\(4) & (!\inst4|dec_rdA|Mux31~26_combout\ & ((!\inst4|dec_rdA|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(4))))) # 
-- (\inst4|g1:18:regs|dataout\(4) & (((!\inst4|dec_rdA|Mux31~27_combout\)) # (\inst4|g1:16:regs|dataout\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:18:regs|ALT_INV_dataout\(4),
	datab => \inst4|g1:16:regs|ALT_INV_dataout\(4),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~26_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~27_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[4]~534_combout\,
	combout => \inst4|g2:0:buffersA|F[4]~535_combout\);

\inst4|g2:0:buffersA|F[4]~536\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[4]~536_combout\ = ( \inst4|g2:0:buffersA|F[4]~532_combout\ & ( \inst4|g2:0:buffersA|F[4]~535_combout\ & ( (!\inst4|g2:31:buffersA|F[4]~4_combout\ & (\inst4|g2:0:buffersA|F[4]~523_combout\ & (\inst4|g2:0:buffersA|F[4]~526_combout\ & 
-- \inst4|g2:0:buffersA|F[4]~529_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:31:buffersA|ALT_INV_F[4]~4_combout\,
	datab => \inst4|g2:0:buffersA|ALT_INV_F[4]~523_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[4]~526_combout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[4]~529_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[4]~532_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[4]~535_combout\,
	combout => \inst4|g2:0:buffersA|F[4]~536_combout\);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "dmemory.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memory:D-Memory|altsyncram:ram_rtl_0|altsyncram_auc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \UC|DM_Wr~q\,
	portare => VCC,
	clk0 => \clock~input_o\,
	portadatain => \D-Memory|ram_rtl_0|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \D-Memory|ram_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \D-Memory|ram_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

\tri1[3]~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \tri1[3]~61_combout\ = ( \IO_IN[3]~input_o\ & ( \D-Memory|ram_rtl_0|auto_generated|ram_block1a3~portadataout\ & ( (!\UC|ALU_2_DBus~q\) # (\ALU|Mux29~0_combout\) ) ) ) # ( !\IO_IN[3]~input_o\ & ( 
-- \D-Memory|ram_rtl_0|auto_generated|ram_block1a3~portadataout\ & ( (!\UC|IO_2_Reg~q\ & ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux29~0_combout\))) ) ) ) # ( \IO_IN[3]~input_o\ & ( !\D-Memory|ram_rtl_0|auto_generated|ram_block1a3~portadataout\ & ( (!\UC|DM_Rd~q\ & 
-- ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux29~0_combout\))) ) ) ) # ( !\IO_IN[3]~input_o\ & ( !\D-Memory|ram_rtl_0|auto_generated|ram_block1a3~portadataout\ & ( (!\UC|DM_Rd~q\ & (!\UC|IO_2_Reg~q\ & ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux29~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000100010001100110010100000111100001010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_ALU_2_DBus~q\,
	datab => \UC|ALT_INV_DM_Rd~q\,
	datac => \UC|ALT_INV_IO_2_Reg~q\,
	datad => \ALU|ALT_INV_Mux29~0_combout\,
	datae => \ALT_INV_IO_IN[3]~input_o\,
	dataf => \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a3~portadataout\,
	combout => \tri1[3]~61_combout\);

\inst4|g1:31:regs|dataout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[3]~61_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:31:regs|dataout\(3));

\inst4|g2:31:buffersA|F[3]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:31:buffersA|F[3]~2_combout\ = (!\inst4|g1:31:regs|dataout\(3) & \inst4|dec_rdA|Mux31~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:31:regs|ALT_INV_dataout\(3),
	datab => \inst4|dec_rdA|ALT_INV_Mux31~0_combout\,
	combout => \inst4|g2:31:buffersA|F[3]~2_combout\);

\inst4|g2:0:buffersA|F[3]~438\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[3]~438_combout\ = (!\inst4|g1:10:regs|dataout\(3) & (((!\inst4|g1:14:regs|dataout\(3) & \inst4|dec_rdA|Mux31~6_combout\)) # (\inst4|dec_rdA|Mux31~5_combout\))) # (\inst4|g1:10:regs|dataout\(3) & (!\inst4|g1:14:regs|dataout\(3) & 
-- ((\inst4|dec_rdA|Mux31~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001110000010101100111000001010110011100000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:10:regs|ALT_INV_dataout\(3),
	datab => \inst4|g1:14:regs|ALT_INV_dataout\(3),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~5_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~6_combout\,
	combout => \inst4|g2:0:buffersA|F[3]~438_combout\);

\inst4|g2:0:buffersA|F[3]~439\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[3]~439_combout\ = ( !\inst4|g2:0:buffersA|F[3]~438_combout\ & ( (!\inst4|g1:27:regs|dataout\(3) & (!\inst4|dec_rdA|Mux31~3_combout\ & ((!\inst4|dec_rdA|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(3))))) # 
-- (\inst4|g1:27:regs|dataout\(3) & (((!\inst4|dec_rdA|Mux31~4_combout\)) # (\inst4|g1:15:regs|dataout\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100110001000000000000000011110101001100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:27:regs|ALT_INV_dataout\(3),
	datab => \inst4|g1:15:regs|ALT_INV_dataout\(3),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~3_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~4_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[3]~438_combout\,
	combout => \inst4|g2:0:buffersA|F[3]~439_combout\);

\inst4|g2:0:buffersA|F[3]~440\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[3]~440_combout\ = ( \inst4|g2:0:buffersA|F[3]~439_combout\ & ( (!\inst4|g1:30:regs|dataout\(3) & (!\inst4|dec_rdA|Mux31~1_combout\ & ((!\inst4|dec_rdA|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(3))))) # 
-- (\inst4|g1:30:regs|dataout\(3) & (((!\inst4|dec_rdA|Mux31~2_combout\)) # (\inst4|g1:29:regs|dataout\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:30:regs|ALT_INV_dataout\(3),
	datab => \inst4|g1:29:regs|ALT_INV_dataout\(3),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~1_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~2_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[3]~439_combout\,
	combout => \inst4|g2:0:buffersA|F[3]~440_combout\);

\inst4|g2:0:buffersA|F[3]~441\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[3]~441_combout\ = (!\inst4|g1:9:regs|dataout\(3) & (((!\inst4|g1:11:regs|dataout\(3) & \inst4|dec_rdA|Mux31~12_combout\)) # (\inst4|dec_rdA|Mux31~11_combout\))) # (\inst4|g1:9:regs|dataout\(3) & (!\inst4|g1:11:regs|dataout\(3) & 
-- ((\inst4|dec_rdA|Mux31~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001110000010101100111000001010110011100000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:9:regs|ALT_INV_dataout\(3),
	datab => \inst4|g1:11:regs|ALT_INV_dataout\(3),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~11_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~12_combout\,
	combout => \inst4|g2:0:buffersA|F[3]~441_combout\);

\inst4|g2:0:buffersA|F[3]~442\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[3]~442_combout\ = ( !\inst4|g2:0:buffersA|F[3]~441_combout\ & ( (!\inst4|g1:21:regs|dataout\(3) & (!\inst4|dec_rdA|Mux31~9_combout\ & ((!\inst4|dec_rdA|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(3))))) # 
-- (\inst4|g1:21:regs|dataout\(3) & (((!\inst4|dec_rdA|Mux31~10_combout\)) # (\inst4|g1:13:regs|dataout\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100110001000000000000000011110101001100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:21:regs|ALT_INV_dataout\(3),
	datab => \inst4|g1:13:regs|ALT_INV_dataout\(3),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~9_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~10_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[3]~441_combout\,
	combout => \inst4|g2:0:buffersA|F[3]~442_combout\);

\inst4|g2:0:buffersA|F[3]~443\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[3]~443_combout\ = ( \inst4|g2:0:buffersA|F[3]~442_combout\ & ( (!\inst4|g1:26:regs|dataout\(3) & (!\inst4|dec_rdA|Mux31~7_combout\ & ((!\inst4|dec_rdA|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(3))))) # 
-- (\inst4|g1:26:regs|dataout\(3) & (((!\inst4|dec_rdA|Mux31~8_combout\)) # (\inst4|g1:19:regs|dataout\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:26:regs|ALT_INV_dataout\(3),
	datab => \inst4|g1:19:regs|ALT_INV_dataout\(3),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~7_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~8_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[3]~442_combout\,
	combout => \inst4|g2:0:buffersA|F[3]~443_combout\);

\inst4|g2:0:buffersA|F[3]~444\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[3]~444_combout\ = (!\inst4|g1:8:regs|dataout\(3) & (((!\inst4|g1:12:regs|dataout\(3) & \inst4|dec_rdA|Mux31~18_combout\)) # (\inst4|dec_rdA|Mux31~17_combout\))) # (\inst4|g1:8:regs|dataout\(3) & (!\inst4|g1:12:regs|dataout\(3) & 
-- ((\inst4|dec_rdA|Mux31~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001110000010101100111000001010110011100000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:8:regs|ALT_INV_dataout\(3),
	datab => \inst4|g1:12:regs|ALT_INV_dataout\(3),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~17_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~18_combout\,
	combout => \inst4|g2:0:buffersA|F[3]~444_combout\);

\inst4|g2:0:buffersA|F[3]~445\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[3]~445_combout\ = ( !\inst4|g2:0:buffersA|F[3]~444_combout\ & ( (!\inst4|g1:28:regs|dataout\(3) & (!\inst4|dec_rdA|Mux31~15_combout\ & ((!\inst4|dec_rdA|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(3))))) # 
-- (\inst4|g1:28:regs|dataout\(3) & (((!\inst4|dec_rdA|Mux31~16_combout\)) # (\inst4|g1:20:regs|dataout\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100110001000000000000000011110101001100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:28:regs|ALT_INV_dataout\(3),
	datab => \inst4|g1:20:regs|ALT_INV_dataout\(3),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~15_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~16_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[3]~444_combout\,
	combout => \inst4|g2:0:buffersA|F[3]~445_combout\);

\inst4|g2:0:buffersA|F[3]~446\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[3]~446_combout\ = ( \inst4|g2:0:buffersA|F[3]~445_combout\ & ( (!\inst4|g1:25:regs|dataout\(3) & (!\inst4|dec_rdA|Mux31~13_combout\ & ((!\inst4|dec_rdA|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(3))))) # 
-- (\inst4|g1:25:regs|dataout\(3) & (((!\inst4|dec_rdA|Mux31~14_combout\)) # (\inst4|g1:24:regs|dataout\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:25:regs|ALT_INV_dataout\(3),
	datab => \inst4|g1:24:regs|ALT_INV_dataout\(3),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~13_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~14_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[3]~445_combout\,
	combout => \inst4|g2:0:buffersA|F[3]~446_combout\);

\inst4|g2:0:buffersA|F[3]~447\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[3]~447_combout\ = ( \inst4|dec_rdA|Mux31~25_combout\ & ( (\inst4|g1:1:regs|dataout\(3) & (!\inst4|dec_rdA|Mux31~24_combout\ & ((!\inst4|dec_rdA|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(3))))) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~25_combout\ & ( (!\inst4|dec_rdA|Mux31~24_combout\ & ((!\inst4|dec_rdA|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100000000001100010000000011110101000000000011000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:2:regs|ALT_INV_dataout\(3),
	datab => \inst4|g1:1:regs|ALT_INV_dataout\(3),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~23_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~24_combout\,
	datae => \inst4|dec_rdA|ALT_INV_Mux31~25_combout\,
	combout => \inst4|g2:0:buffersA|F[3]~447_combout\);

\inst4|g2:0:buffersA|F[3]~448\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[3]~448_combout\ = ( \inst4|g2:0:buffersA|F[3]~447_combout\ & ( (!\inst4|g1:5:regs|dataout\(3) & (!\inst4|dec_rdA|Mux31~21_combout\ & ((!\inst4|dec_rdA|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(3))))) # 
-- (\inst4|g1:5:regs|dataout\(3) & (((!\inst4|dec_rdA|Mux31~22_combout\)) # (\inst4|g1:4:regs|dataout\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:5:regs|ALT_INV_dataout\(3),
	datab => \inst4|g1:4:regs|ALT_INV_dataout\(3),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~21_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~22_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[3]~447_combout\,
	combout => \inst4|g2:0:buffersA|F[3]~448_combout\);

\inst4|g2:0:buffersA|F[3]~449\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[3]~449_combout\ = ( \inst4|g2:0:buffersA|F[3]~448_combout\ & ( (!\inst4|g1:7:regs|dataout\(3) & (!\inst4|dec_rdA|Mux31~19_combout\ & ((!\inst4|dec_rdA|Mux31~20_combout\) # (\inst4|g1:3:regs|dataout\(3))))) # 
-- (\inst4|g1:7:regs|dataout\(3) & (((!\inst4|dec_rdA|Mux31~20_combout\)) # (\inst4|g1:3:regs|dataout\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:7:regs|ALT_INV_dataout\(3),
	datab => \inst4|g1:3:regs|ALT_INV_dataout\(3),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~19_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~20_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[3]~448_combout\,
	combout => \inst4|g2:0:buffersA|F[3]~449_combout\);

\inst4|g2:0:buffersA|F[3]~450\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[3]~450_combout\ = (!\inst4|g1:6:regs|dataout\(3) & (((!\inst4|g1:22:regs|dataout\(3) & \inst4|dec_rdA|Mux31~31_combout\)) # (\inst4|dec_rdA|Mux31~30_combout\))) # (\inst4|g1:6:regs|dataout\(3) & (!\inst4|g1:22:regs|dataout\(3) & 
-- ((\inst4|dec_rdA|Mux31~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001110000010101100111000001010110011100000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:6:regs|ALT_INV_dataout\(3),
	datab => \inst4|g1:22:regs|ALT_INV_dataout\(3),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~30_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~31_combout\,
	combout => \inst4|g2:0:buffersA|F[3]~450_combout\);

\inst4|g2:0:buffersA|F[3]~451\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[3]~451_combout\ = ( !\inst4|g2:0:buffersA|F[3]~450_combout\ & ( (!\inst4|g1:17:regs|dataout\(3) & (!\inst4|dec_rdA|Mux31~28_combout\ & ((!\inst4|dec_rdA|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(3))))) # 
-- (\inst4|g1:17:regs|dataout\(3) & (((!\inst4|dec_rdA|Mux31~29_combout\)) # (\inst4|g1:23:regs|dataout\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100110001000000000000000011110101001100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:17:regs|ALT_INV_dataout\(3),
	datab => \inst4|g1:23:regs|ALT_INV_dataout\(3),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~28_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~29_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[3]~450_combout\,
	combout => \inst4|g2:0:buffersA|F[3]~451_combout\);

\inst4|g2:0:buffersA|F[3]~452\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[3]~452_combout\ = ( \inst4|g2:0:buffersA|F[3]~451_combout\ & ( (!\inst4|g1:18:regs|dataout\(3) & (!\inst4|dec_rdA|Mux31~26_combout\ & ((!\inst4|dec_rdA|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(3))))) # 
-- (\inst4|g1:18:regs|dataout\(3) & (((!\inst4|dec_rdA|Mux31~27_combout\)) # (\inst4|g1:16:regs|dataout\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:18:regs|ALT_INV_dataout\(3),
	datab => \inst4|g1:16:regs|ALT_INV_dataout\(3),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~26_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~27_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[3]~451_combout\,
	combout => \inst4|g2:0:buffersA|F[3]~452_combout\);

\inst4|g2:0:buffersA|F[3]~453\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[3]~453_combout\ = ( \inst4|g2:0:buffersA|F[3]~449_combout\ & ( \inst4|g2:0:buffersA|F[3]~452_combout\ & ( (!\inst4|g2:31:buffersA|F[3]~2_combout\ & (\inst4|g2:0:buffersA|F[3]~440_combout\ & (\inst4|g2:0:buffersA|F[3]~443_combout\ & 
-- \inst4|g2:0:buffersA|F[3]~446_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:31:buffersA|ALT_INV_F[3]~2_combout\,
	datab => \inst4|g2:0:buffersA|ALT_INV_F[3]~440_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[3]~443_combout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[3]~446_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[3]~449_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[3]~452_combout\,
	combout => \inst4|g2:0:buffersA|F[3]~453_combout\);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "dmemory.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memory:D-Memory|altsyncram:ram_rtl_0|altsyncram_auc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \UC|DM_Wr~q\,
	portare => VCC,
	clk0 => \clock~input_o\,
	portadatain => \D-Memory|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \D-Memory|ram_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \D-Memory|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

\tri1[2]~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \tri1[2]~62_combout\ = ( \IO_IN[2]~input_o\ & ( \D-Memory|ram_rtl_0|auto_generated|ram_block1a2~portadataout\ & ( (!\UC|ALU_2_DBus~q\) # (\ALU|Mux30~0_combout\) ) ) ) # ( !\IO_IN[2]~input_o\ & ( 
-- \D-Memory|ram_rtl_0|auto_generated|ram_block1a2~portadataout\ & ( (!\UC|IO_2_Reg~q\ & ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux30~0_combout\))) ) ) ) # ( \IO_IN[2]~input_o\ & ( !\D-Memory|ram_rtl_0|auto_generated|ram_block1a2~portadataout\ & ( (!\UC|DM_Rd~q\ & 
-- ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux30~0_combout\))) ) ) ) # ( !\IO_IN[2]~input_o\ & ( !\D-Memory|ram_rtl_0|auto_generated|ram_block1a2~portadataout\ & ( (!\UC|DM_Rd~q\ & (!\UC|IO_2_Reg~q\ & ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux30~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000100010001100110010100000111100001010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_ALU_2_DBus~q\,
	datab => \UC|ALT_INV_DM_Rd~q\,
	datac => \UC|ALT_INV_IO_2_Reg~q\,
	datad => \ALU|ALT_INV_Mux30~0_combout\,
	datae => \ALT_INV_IO_IN[2]~input_o\,
	dataf => \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a2~portadataout\,
	combout => \tri1[2]~62_combout\);

\inst4|g1:31:regs|dataout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[2]~62_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:31:regs|dataout\(2));

\inst4|g2:31:buffersA|F[2]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:31:buffersA|F[2]~3_combout\ = (!\inst4|g1:31:regs|dataout\(2) & \inst4|dec_rdA|Mux31~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:31:regs|ALT_INV_dataout\(2),
	datab => \inst4|dec_rdA|ALT_INV_Mux31~0_combout\,
	combout => \inst4|g2:31:buffersA|F[2]~3_combout\);

\inst4|g2:0:buffersA|F[2]~454\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[2]~454_combout\ = (!\inst4|g1:10:regs|dataout\(2) & (((!\inst4|g1:14:regs|dataout\(2) & \inst4|dec_rdA|Mux31~6_combout\)) # (\inst4|dec_rdA|Mux31~5_combout\))) # (\inst4|g1:10:regs|dataout\(2) & (!\inst4|g1:14:regs|dataout\(2) & 
-- ((\inst4|dec_rdA|Mux31~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001110000010101100111000001010110011100000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:10:regs|ALT_INV_dataout\(2),
	datab => \inst4|g1:14:regs|ALT_INV_dataout\(2),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~5_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~6_combout\,
	combout => \inst4|g2:0:buffersA|F[2]~454_combout\);

\inst4|g2:0:buffersA|F[2]~455\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[2]~455_combout\ = ( !\inst4|g2:0:buffersA|F[2]~454_combout\ & ( (!\inst4|g1:27:regs|dataout\(2) & (!\inst4|dec_rdA|Mux31~3_combout\ & ((!\inst4|dec_rdA|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(2))))) # 
-- (\inst4|g1:27:regs|dataout\(2) & (((!\inst4|dec_rdA|Mux31~4_combout\)) # (\inst4|g1:15:regs|dataout\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100110001000000000000000011110101001100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:27:regs|ALT_INV_dataout\(2),
	datab => \inst4|g1:15:regs|ALT_INV_dataout\(2),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~3_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~4_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[2]~454_combout\,
	combout => \inst4|g2:0:buffersA|F[2]~455_combout\);

\inst4|g2:0:buffersA|F[2]~456\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[2]~456_combout\ = ( \inst4|g2:0:buffersA|F[2]~455_combout\ & ( (!\inst4|g1:30:regs|dataout\(2) & (!\inst4|dec_rdA|Mux31~1_combout\ & ((!\inst4|dec_rdA|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(2))))) # 
-- (\inst4|g1:30:regs|dataout\(2) & (((!\inst4|dec_rdA|Mux31~2_combout\)) # (\inst4|g1:29:regs|dataout\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:30:regs|ALT_INV_dataout\(2),
	datab => \inst4|g1:29:regs|ALT_INV_dataout\(2),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~1_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~2_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[2]~455_combout\,
	combout => \inst4|g2:0:buffersA|F[2]~456_combout\);

\inst4|g2:0:buffersA|F[2]~457\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[2]~457_combout\ = (!\inst4|g1:9:regs|dataout\(2) & (((!\inst4|g1:11:regs|dataout\(2) & \inst4|dec_rdA|Mux31~12_combout\)) # (\inst4|dec_rdA|Mux31~11_combout\))) # (\inst4|g1:9:regs|dataout\(2) & (!\inst4|g1:11:regs|dataout\(2) & 
-- ((\inst4|dec_rdA|Mux31~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001110000010101100111000001010110011100000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:9:regs|ALT_INV_dataout\(2),
	datab => \inst4|g1:11:regs|ALT_INV_dataout\(2),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~11_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~12_combout\,
	combout => \inst4|g2:0:buffersA|F[2]~457_combout\);

\inst4|g2:0:buffersA|F[2]~458\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[2]~458_combout\ = ( !\inst4|g2:0:buffersA|F[2]~457_combout\ & ( (!\inst4|g1:21:regs|dataout\(2) & (!\inst4|dec_rdA|Mux31~9_combout\ & ((!\inst4|dec_rdA|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(2))))) # 
-- (\inst4|g1:21:regs|dataout\(2) & (((!\inst4|dec_rdA|Mux31~10_combout\)) # (\inst4|g1:13:regs|dataout\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100110001000000000000000011110101001100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:21:regs|ALT_INV_dataout\(2),
	datab => \inst4|g1:13:regs|ALT_INV_dataout\(2),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~9_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~10_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[2]~457_combout\,
	combout => \inst4|g2:0:buffersA|F[2]~458_combout\);

\inst4|g2:0:buffersA|F[2]~459\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[2]~459_combout\ = ( \inst4|g2:0:buffersA|F[2]~458_combout\ & ( (!\inst4|g1:26:regs|dataout\(2) & (!\inst4|dec_rdA|Mux31~7_combout\ & ((!\inst4|dec_rdA|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(2))))) # 
-- (\inst4|g1:26:regs|dataout\(2) & (((!\inst4|dec_rdA|Mux31~8_combout\)) # (\inst4|g1:19:regs|dataout\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:26:regs|ALT_INV_dataout\(2),
	datab => \inst4|g1:19:regs|ALT_INV_dataout\(2),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~7_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~8_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[2]~458_combout\,
	combout => \inst4|g2:0:buffersA|F[2]~459_combout\);

\inst4|g2:0:buffersA|F[2]~460\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[2]~460_combout\ = (!\inst4|g1:8:regs|dataout\(2) & (((!\inst4|g1:12:regs|dataout\(2) & \inst4|dec_rdA|Mux31~18_combout\)) # (\inst4|dec_rdA|Mux31~17_combout\))) # (\inst4|g1:8:regs|dataout\(2) & (!\inst4|g1:12:regs|dataout\(2) & 
-- ((\inst4|dec_rdA|Mux31~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001110000010101100111000001010110011100000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:8:regs|ALT_INV_dataout\(2),
	datab => \inst4|g1:12:regs|ALT_INV_dataout\(2),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~17_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~18_combout\,
	combout => \inst4|g2:0:buffersA|F[2]~460_combout\);

\inst4|g2:0:buffersA|F[2]~461\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[2]~461_combout\ = ( !\inst4|g2:0:buffersA|F[2]~460_combout\ & ( (!\inst4|g1:28:regs|dataout\(2) & (!\inst4|dec_rdA|Mux31~15_combout\ & ((!\inst4|dec_rdA|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(2))))) # 
-- (\inst4|g1:28:regs|dataout\(2) & (((!\inst4|dec_rdA|Mux31~16_combout\)) # (\inst4|g1:20:regs|dataout\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100110001000000000000000011110101001100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:28:regs|ALT_INV_dataout\(2),
	datab => \inst4|g1:20:regs|ALT_INV_dataout\(2),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~15_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~16_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[2]~460_combout\,
	combout => \inst4|g2:0:buffersA|F[2]~461_combout\);

\inst4|g2:0:buffersA|F[2]~462\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[2]~462_combout\ = ( \inst4|g2:0:buffersA|F[2]~461_combout\ & ( (!\inst4|g1:25:regs|dataout\(2) & (!\inst4|dec_rdA|Mux31~13_combout\ & ((!\inst4|dec_rdA|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(2))))) # 
-- (\inst4|g1:25:regs|dataout\(2) & (((!\inst4|dec_rdA|Mux31~14_combout\)) # (\inst4|g1:24:regs|dataout\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:25:regs|ALT_INV_dataout\(2),
	datab => \inst4|g1:24:regs|ALT_INV_dataout\(2),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~13_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~14_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[2]~461_combout\,
	combout => \inst4|g2:0:buffersA|F[2]~462_combout\);

\inst4|g2:0:buffersA|F[2]~463\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[2]~463_combout\ = ( \inst4|dec_rdA|Mux31~25_combout\ & ( (\inst4|g1:1:regs|dataout\(2) & (!\inst4|dec_rdA|Mux31~24_combout\ & ((!\inst4|dec_rdA|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(2))))) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~25_combout\ & ( (!\inst4|dec_rdA|Mux31~24_combout\ & ((!\inst4|dec_rdA|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100000000001100010000000011110101000000000011000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:2:regs|ALT_INV_dataout\(2),
	datab => \inst4|g1:1:regs|ALT_INV_dataout\(2),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~23_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~24_combout\,
	datae => \inst4|dec_rdA|ALT_INV_Mux31~25_combout\,
	combout => \inst4|g2:0:buffersA|F[2]~463_combout\);

\inst4|g2:0:buffersA|F[2]~464\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[2]~464_combout\ = ( \inst4|g2:0:buffersA|F[2]~463_combout\ & ( (!\inst4|g1:5:regs|dataout\(2) & (!\inst4|dec_rdA|Mux31~21_combout\ & ((!\inst4|dec_rdA|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(2))))) # 
-- (\inst4|g1:5:regs|dataout\(2) & (((!\inst4|dec_rdA|Mux31~22_combout\)) # (\inst4|g1:4:regs|dataout\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:5:regs|ALT_INV_dataout\(2),
	datab => \inst4|g1:4:regs|ALT_INV_dataout\(2),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~21_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~22_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[2]~463_combout\,
	combout => \inst4|g2:0:buffersA|F[2]~464_combout\);

\inst4|g2:0:buffersA|F[2]~465\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[2]~465_combout\ = ( \inst4|g2:0:buffersA|F[2]~464_combout\ & ( (!\inst4|g1:7:regs|dataout\(2) & (!\inst4|dec_rdA|Mux31~19_combout\ & ((!\inst4|dec_rdA|Mux31~20_combout\) # (\inst4|g1:3:regs|dataout\(2))))) # 
-- (\inst4|g1:7:regs|dataout\(2) & (((!\inst4|dec_rdA|Mux31~20_combout\)) # (\inst4|g1:3:regs|dataout\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:7:regs|ALT_INV_dataout\(2),
	datab => \inst4|g1:3:regs|ALT_INV_dataout\(2),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~19_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~20_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[2]~464_combout\,
	combout => \inst4|g2:0:buffersA|F[2]~465_combout\);

\inst4|g2:0:buffersA|F[2]~466\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[2]~466_combout\ = (!\inst4|g1:6:regs|dataout\(2) & (((!\inst4|g1:22:regs|dataout\(2) & \inst4|dec_rdA|Mux31~31_combout\)) # (\inst4|dec_rdA|Mux31~30_combout\))) # (\inst4|g1:6:regs|dataout\(2) & (!\inst4|g1:22:regs|dataout\(2) & 
-- ((\inst4|dec_rdA|Mux31~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001110000010101100111000001010110011100000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:6:regs|ALT_INV_dataout\(2),
	datab => \inst4|g1:22:regs|ALT_INV_dataout\(2),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~30_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~31_combout\,
	combout => \inst4|g2:0:buffersA|F[2]~466_combout\);

\inst4|g2:0:buffersA|F[2]~467\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[2]~467_combout\ = ( !\inst4|g2:0:buffersA|F[2]~466_combout\ & ( (!\inst4|g1:17:regs|dataout\(2) & (!\inst4|dec_rdA|Mux31~28_combout\ & ((!\inst4|dec_rdA|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(2))))) # 
-- (\inst4|g1:17:regs|dataout\(2) & (((!\inst4|dec_rdA|Mux31~29_combout\)) # (\inst4|g1:23:regs|dataout\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100110001000000000000000011110101001100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:17:regs|ALT_INV_dataout\(2),
	datab => \inst4|g1:23:regs|ALT_INV_dataout\(2),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~28_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~29_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[2]~466_combout\,
	combout => \inst4|g2:0:buffersA|F[2]~467_combout\);

\inst4|g2:0:buffersA|F[2]~468\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[2]~468_combout\ = ( \inst4|g2:0:buffersA|F[2]~467_combout\ & ( (!\inst4|g1:18:regs|dataout\(2) & (!\inst4|dec_rdA|Mux31~26_combout\ & ((!\inst4|dec_rdA|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(2))))) # 
-- (\inst4|g1:18:regs|dataout\(2) & (((!\inst4|dec_rdA|Mux31~27_combout\)) # (\inst4|g1:16:regs|dataout\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:18:regs|ALT_INV_dataout\(2),
	datab => \inst4|g1:16:regs|ALT_INV_dataout\(2),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~26_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~27_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[2]~467_combout\,
	combout => \inst4|g2:0:buffersA|F[2]~468_combout\);

\inst4|g2:0:buffersA|F[2]~469\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[2]~469_combout\ = ( \inst4|g2:0:buffersA|F[2]~465_combout\ & ( \inst4|g2:0:buffersA|F[2]~468_combout\ & ( (!\inst4|g2:31:buffersA|F[2]~3_combout\ & (\inst4|g2:0:buffersA|F[2]~456_combout\ & (\inst4|g2:0:buffersA|F[2]~459_combout\ & 
-- \inst4|g2:0:buffersA|F[2]~462_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:31:buffersA|ALT_INV_F[2]~3_combout\,
	datab => \inst4|g2:0:buffersA|ALT_INV_F[2]~456_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[2]~459_combout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[2]~462_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[2]~465_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[2]~468_combout\,
	combout => \inst4|g2:0:buffersA|F[2]~469_combout\);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "dmemory.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memory:D-Memory|altsyncram:ram_rtl_0|altsyncram_auc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \UC|DM_Wr~q\,
	portare => VCC,
	clk0 => \clock~input_o\,
	portadatain => \D-Memory|ram_rtl_0|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \D-Memory|ram_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \D-Memory|ram_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

\tri1[1]~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \tri1[1]~63_combout\ = ( \IO_IN[1]~input_o\ & ( \D-Memory|ram_rtl_0|auto_generated|ram_block1a1~portadataout\ & ( (!\UC|ALU_2_DBus~q\) # (\ALU|Mux31~0_combout\) ) ) ) # ( !\IO_IN[1]~input_o\ & ( 
-- \D-Memory|ram_rtl_0|auto_generated|ram_block1a1~portadataout\ & ( (!\UC|IO_2_Reg~q\ & ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux31~0_combout\))) ) ) ) # ( \IO_IN[1]~input_o\ & ( !\D-Memory|ram_rtl_0|auto_generated|ram_block1a1~portadataout\ & ( (!\UC|DM_Rd~q\ & 
-- ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux31~0_combout\))) ) ) ) # ( !\IO_IN[1]~input_o\ & ( !\D-Memory|ram_rtl_0|auto_generated|ram_block1a1~portadataout\ & ( (!\UC|DM_Rd~q\ & (!\UC|IO_2_Reg~q\ & ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux31~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000100010001100110010100000111100001010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_ALU_2_DBus~q\,
	datab => \UC|ALT_INV_DM_Rd~q\,
	datac => \UC|ALT_INV_IO_2_Reg~q\,
	datad => \ALU|ALT_INV_Mux31~0_combout\,
	datae => \ALT_INV_IO_IN[1]~input_o\,
	dataf => \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a1~portadataout\,
	combout => \tri1[1]~63_combout\);

\inst4|g1:31:regs|dataout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[1]~63_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:31:regs|dataout\(1));

\inst4|g2:31:buffersA|F[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:31:buffersA|F[1]~0_combout\ = (!\inst4|g1:31:regs|dataout\(1) & \inst4|dec_rdA|Mux31~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:31:regs|ALT_INV_dataout\(1),
	datab => \inst4|dec_rdA|ALT_INV_Mux31~0_combout\,
	combout => \inst4|g2:31:buffersA|F[1]~0_combout\);

\inst4|g2:0:buffersA|F[1]~338\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[1]~338_combout\ = (!\inst4|g1:10:regs|dataout\(1) & (((!\inst4|g1:14:regs|dataout\(1) & \inst4|dec_rdA|Mux31~6_combout\)) # (\inst4|dec_rdA|Mux31~5_combout\))) # (\inst4|g1:10:regs|dataout\(1) & (!\inst4|g1:14:regs|dataout\(1) & 
-- ((\inst4|dec_rdA|Mux31~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001110000010101100111000001010110011100000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:10:regs|ALT_INV_dataout\(1),
	datab => \inst4|g1:14:regs|ALT_INV_dataout\(1),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~5_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~6_combout\,
	combout => \inst4|g2:0:buffersA|F[1]~338_combout\);

\inst4|g2:0:buffersA|F[1]~339\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[1]~339_combout\ = ( !\inst4|g2:0:buffersA|F[1]~338_combout\ & ( (!\inst4|g1:27:regs|dataout\(1) & (!\inst4|dec_rdA|Mux31~3_combout\ & ((!\inst4|dec_rdA|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(1))))) # 
-- (\inst4|g1:27:regs|dataout\(1) & (((!\inst4|dec_rdA|Mux31~4_combout\)) # (\inst4|g1:15:regs|dataout\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100110001000000000000000011110101001100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:27:regs|ALT_INV_dataout\(1),
	datab => \inst4|g1:15:regs|ALT_INV_dataout\(1),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~3_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~4_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[1]~338_combout\,
	combout => \inst4|g2:0:buffersA|F[1]~339_combout\);

\inst4|g2:0:buffersA|F[1]~340\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[1]~340_combout\ = ( \inst4|g2:0:buffersA|F[1]~339_combout\ & ( (!\inst4|g1:30:regs|dataout\(1) & (!\inst4|dec_rdA|Mux31~1_combout\ & ((!\inst4|dec_rdA|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(1))))) # 
-- (\inst4|g1:30:regs|dataout\(1) & (((!\inst4|dec_rdA|Mux31~2_combout\)) # (\inst4|g1:29:regs|dataout\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:30:regs|ALT_INV_dataout\(1),
	datab => \inst4|g1:29:regs|ALT_INV_dataout\(1),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~1_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~2_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[1]~339_combout\,
	combout => \inst4|g2:0:buffersA|F[1]~340_combout\);

\inst4|g2:0:buffersA|F[1]~341\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[1]~341_combout\ = (!\inst4|g1:9:regs|dataout\(1) & (((!\inst4|g1:11:regs|dataout\(1) & \inst4|dec_rdA|Mux31~12_combout\)) # (\inst4|dec_rdA|Mux31~11_combout\))) # (\inst4|g1:9:regs|dataout\(1) & (!\inst4|g1:11:regs|dataout\(1) & 
-- ((\inst4|dec_rdA|Mux31~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001110000010101100111000001010110011100000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:9:regs|ALT_INV_dataout\(1),
	datab => \inst4|g1:11:regs|ALT_INV_dataout\(1),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~11_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~12_combout\,
	combout => \inst4|g2:0:buffersA|F[1]~341_combout\);

\inst4|g2:0:buffersA|F[1]~342\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[1]~342_combout\ = ( !\inst4|g2:0:buffersA|F[1]~341_combout\ & ( (!\inst4|g1:21:regs|dataout\(1) & (!\inst4|dec_rdA|Mux31~9_combout\ & ((!\inst4|dec_rdA|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(1))))) # 
-- (\inst4|g1:21:regs|dataout\(1) & (((!\inst4|dec_rdA|Mux31~10_combout\)) # (\inst4|g1:13:regs|dataout\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100110001000000000000000011110101001100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:21:regs|ALT_INV_dataout\(1),
	datab => \inst4|g1:13:regs|ALT_INV_dataout\(1),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~9_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~10_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[1]~341_combout\,
	combout => \inst4|g2:0:buffersA|F[1]~342_combout\);

\inst4|g2:0:buffersA|F[1]~343\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[1]~343_combout\ = ( \inst4|g2:0:buffersA|F[1]~342_combout\ & ( (!\inst4|g1:26:regs|dataout\(1) & (!\inst4|dec_rdA|Mux31~7_combout\ & ((!\inst4|dec_rdA|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(1))))) # 
-- (\inst4|g1:26:regs|dataout\(1) & (((!\inst4|dec_rdA|Mux31~8_combout\)) # (\inst4|g1:19:regs|dataout\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:26:regs|ALT_INV_dataout\(1),
	datab => \inst4|g1:19:regs|ALT_INV_dataout\(1),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~7_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~8_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[1]~342_combout\,
	combout => \inst4|g2:0:buffersA|F[1]~343_combout\);

\inst4|g2:0:buffersA|F[1]~344\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[1]~344_combout\ = (!\inst4|g1:8:regs|dataout\(1) & (((!\inst4|g1:12:regs|dataout\(1) & \inst4|dec_rdA|Mux31~18_combout\)) # (\inst4|dec_rdA|Mux31~17_combout\))) # (\inst4|g1:8:regs|dataout\(1) & (!\inst4|g1:12:regs|dataout\(1) & 
-- ((\inst4|dec_rdA|Mux31~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001110000010101100111000001010110011100000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:8:regs|ALT_INV_dataout\(1),
	datab => \inst4|g1:12:regs|ALT_INV_dataout\(1),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~17_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~18_combout\,
	combout => \inst4|g2:0:buffersA|F[1]~344_combout\);

\inst4|g2:0:buffersA|F[1]~345\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[1]~345_combout\ = ( !\inst4|g2:0:buffersA|F[1]~344_combout\ & ( (!\inst4|g1:28:regs|dataout\(1) & (!\inst4|dec_rdA|Mux31~15_combout\ & ((!\inst4|dec_rdA|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(1))))) # 
-- (\inst4|g1:28:regs|dataout\(1) & (((!\inst4|dec_rdA|Mux31~16_combout\)) # (\inst4|g1:20:regs|dataout\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100110001000000000000000011110101001100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:28:regs|ALT_INV_dataout\(1),
	datab => \inst4|g1:20:regs|ALT_INV_dataout\(1),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~15_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~16_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[1]~344_combout\,
	combout => \inst4|g2:0:buffersA|F[1]~345_combout\);

\inst4|g2:0:buffersA|F[1]~346\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[1]~346_combout\ = ( \inst4|g2:0:buffersA|F[1]~345_combout\ & ( (!\inst4|g1:25:regs|dataout\(1) & (!\inst4|dec_rdA|Mux31~13_combout\ & ((!\inst4|dec_rdA|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(1))))) # 
-- (\inst4|g1:25:regs|dataout\(1) & (((!\inst4|dec_rdA|Mux31~14_combout\)) # (\inst4|g1:24:regs|dataout\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:25:regs|ALT_INV_dataout\(1),
	datab => \inst4|g1:24:regs|ALT_INV_dataout\(1),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~13_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~14_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[1]~345_combout\,
	combout => \inst4|g2:0:buffersA|F[1]~346_combout\);

\inst4|g2:0:buffersA|F[1]~347\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[1]~347_combout\ = ( \inst4|dec_rdA|Mux31~25_combout\ & ( (\inst4|g1:1:regs|dataout\(1) & (!\inst4|dec_rdA|Mux31~24_combout\ & ((!\inst4|dec_rdA|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(1))))) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~25_combout\ & ( (!\inst4|dec_rdA|Mux31~24_combout\ & ((!\inst4|dec_rdA|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100000000001100010000000011110101000000000011000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:2:regs|ALT_INV_dataout\(1),
	datab => \inst4|g1:1:regs|ALT_INV_dataout\(1),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~23_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~24_combout\,
	datae => \inst4|dec_rdA|ALT_INV_Mux31~25_combout\,
	combout => \inst4|g2:0:buffersA|F[1]~347_combout\);

\inst4|g2:0:buffersA|F[1]~348\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[1]~348_combout\ = ( \inst4|g2:0:buffersA|F[1]~347_combout\ & ( (!\inst4|g1:5:regs|dataout\(1) & (!\inst4|dec_rdA|Mux31~21_combout\ & ((!\inst4|dec_rdA|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(1))))) # 
-- (\inst4|g1:5:regs|dataout\(1) & (((!\inst4|dec_rdA|Mux31~22_combout\)) # (\inst4|g1:4:regs|dataout\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:5:regs|ALT_INV_dataout\(1),
	datab => \inst4|g1:4:regs|ALT_INV_dataout\(1),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~21_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~22_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[1]~347_combout\,
	combout => \inst4|g2:0:buffersA|F[1]~348_combout\);

\inst4|g2:0:buffersA|F[1]~349\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[1]~349_combout\ = ( \inst4|g2:0:buffersA|F[1]~348_combout\ & ( (!\inst4|g1:7:regs|dataout\(1) & (!\inst4|dec_rdA|Mux31~19_combout\ & ((!\inst4|dec_rdA|Mux31~20_combout\) # (\inst4|g1:3:regs|dataout\(1))))) # 
-- (\inst4|g1:7:regs|dataout\(1) & (((!\inst4|dec_rdA|Mux31~20_combout\)) # (\inst4|g1:3:regs|dataout\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:7:regs|ALT_INV_dataout\(1),
	datab => \inst4|g1:3:regs|ALT_INV_dataout\(1),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~19_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~20_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[1]~348_combout\,
	combout => \inst4|g2:0:buffersA|F[1]~349_combout\);

\inst4|g2:0:buffersA|F[1]~350\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[1]~350_combout\ = (!\inst4|g1:6:regs|dataout\(1) & (((!\inst4|g1:22:regs|dataout\(1) & \inst4|dec_rdA|Mux31~31_combout\)) # (\inst4|dec_rdA|Mux31~30_combout\))) # (\inst4|g1:6:regs|dataout\(1) & (!\inst4|g1:22:regs|dataout\(1) & 
-- ((\inst4|dec_rdA|Mux31~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001110000010101100111000001010110011100000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:6:regs|ALT_INV_dataout\(1),
	datab => \inst4|g1:22:regs|ALT_INV_dataout\(1),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~30_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~31_combout\,
	combout => \inst4|g2:0:buffersA|F[1]~350_combout\);

\inst4|g2:0:buffersA|F[1]~351\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[1]~351_combout\ = ( !\inst4|g2:0:buffersA|F[1]~350_combout\ & ( (!\inst4|g1:17:regs|dataout\(1) & (!\inst4|dec_rdA|Mux31~28_combout\ & ((!\inst4|dec_rdA|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(1))))) # 
-- (\inst4|g1:17:regs|dataout\(1) & (((!\inst4|dec_rdA|Mux31~29_combout\)) # (\inst4|g1:23:regs|dataout\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100110001000000000000000011110101001100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:17:regs|ALT_INV_dataout\(1),
	datab => \inst4|g1:23:regs|ALT_INV_dataout\(1),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~28_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~29_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[1]~350_combout\,
	combout => \inst4|g2:0:buffersA|F[1]~351_combout\);

\inst4|g2:0:buffersA|F[1]~352\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[1]~352_combout\ = ( \inst4|g2:0:buffersA|F[1]~351_combout\ & ( (!\inst4|g1:18:regs|dataout\(1) & (!\inst4|dec_rdA|Mux31~26_combout\ & ((!\inst4|dec_rdA|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(1))))) # 
-- (\inst4|g1:18:regs|dataout\(1) & (((!\inst4|dec_rdA|Mux31~27_combout\)) # (\inst4|g1:16:regs|dataout\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:18:regs|ALT_INV_dataout\(1),
	datab => \inst4|g1:16:regs|ALT_INV_dataout\(1),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~26_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~27_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[1]~351_combout\,
	combout => \inst4|g2:0:buffersA|F[1]~352_combout\);

\inst4|g2:0:buffersA|F[1]~353\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[1]~353_combout\ = ( \inst4|g2:0:buffersA|F[1]~349_combout\ & ( \inst4|g2:0:buffersA|F[1]~352_combout\ & ( (!\inst4|g2:31:buffersA|F[1]~0_combout\ & (\inst4|g2:0:buffersA|F[1]~340_combout\ & (\inst4|g2:0:buffersA|F[1]~343_combout\ & 
-- \inst4|g2:0:buffersA|F[1]~346_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:31:buffersA|ALT_INV_F[1]~0_combout\,
	datab => \inst4|g2:0:buffersA|ALT_INV_F[1]~340_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[1]~343_combout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[1]~346_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[1]~349_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[1]~352_combout\,
	combout => \inst4|g2:0:buffersA|F[1]~353_combout\);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "dmemory.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memory:D-Memory|altsyncram:ram_rtl_0|altsyncram_auc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \UC|DM_Wr~q\,
	portare => VCC,
	clk0 => \clock~input_o\,
	portadatain => \D-Memory|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \D-Memory|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \D-Memory|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

\tri1[0]~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \tri1[0]~64_combout\ = ( \IO_IN[0]~input_o\ & ( \D-Memory|ram_rtl_0|auto_generated|ram_block1a0~portadataout\ & ( (!\UC|ALU_2_DBus~q\) # (\ALU|Mux32~0_combout\) ) ) ) # ( !\IO_IN[0]~input_o\ & ( 
-- \D-Memory|ram_rtl_0|auto_generated|ram_block1a0~portadataout\ & ( (!\UC|IO_2_Reg~q\ & ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux32~0_combout\))) ) ) ) # ( \IO_IN[0]~input_o\ & ( !\D-Memory|ram_rtl_0|auto_generated|ram_block1a0~portadataout\ & ( (!\UC|DM_Rd~q\ & 
-- ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux32~0_combout\))) ) ) ) # ( !\IO_IN[0]~input_o\ & ( !\D-Memory|ram_rtl_0|auto_generated|ram_block1a0~portadataout\ & ( (!\UC|DM_Rd~q\ & (!\UC|IO_2_Reg~q\ & ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux32~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000100010001100110010100000111100001010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_ALU_2_DBus~q\,
	datab => \UC|ALT_INV_DM_Rd~q\,
	datac => \UC|ALT_INV_IO_2_Reg~q\,
	datad => \ALU|ALT_INV_Mux32~0_combout\,
	datae => \ALT_INV_IO_IN[0]~input_o\,
	dataf => \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a0~portadataout\,
	combout => \tri1[0]~64_combout\);

\inst4|g1:31:regs|dataout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[0]~64_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:31:regs|dataout\(0));

\inst4|g2:31:buffersA|F[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:31:buffersA|F[0]~1_combout\ = (!\inst4|g1:31:regs|dataout\(0) & \inst4|dec_rdA|Mux31~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:31:regs|ALT_INV_dataout\(0),
	datab => \inst4|dec_rdA|ALT_INV_Mux31~0_combout\,
	combout => \inst4|g2:31:buffersA|F[0]~1_combout\);

\inst4|g2:0:buffersA|F[0]~354\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[0]~354_combout\ = (!\inst4|g1:10:regs|dataout\(0) & (((!\inst4|g1:14:regs|dataout\(0) & \inst4|dec_rdA|Mux31~6_combout\)) # (\inst4|dec_rdA|Mux31~5_combout\))) # (\inst4|g1:10:regs|dataout\(0) & (!\inst4|g1:14:regs|dataout\(0) & 
-- ((\inst4|dec_rdA|Mux31~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001110000010101100111000001010110011100000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:10:regs|ALT_INV_dataout\(0),
	datab => \inst4|g1:14:regs|ALT_INV_dataout\(0),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~5_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~6_combout\,
	combout => \inst4|g2:0:buffersA|F[0]~354_combout\);

\inst4|g2:0:buffersA|F[0]~355\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[0]~355_combout\ = ( !\inst4|g2:0:buffersA|F[0]~354_combout\ & ( (!\inst4|g1:27:regs|dataout\(0) & (!\inst4|dec_rdA|Mux31~3_combout\ & ((!\inst4|dec_rdA|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(0))))) # 
-- (\inst4|g1:27:regs|dataout\(0) & (((!\inst4|dec_rdA|Mux31~4_combout\)) # (\inst4|g1:15:regs|dataout\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100110001000000000000000011110101001100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:27:regs|ALT_INV_dataout\(0),
	datab => \inst4|g1:15:regs|ALT_INV_dataout\(0),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~3_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~4_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[0]~354_combout\,
	combout => \inst4|g2:0:buffersA|F[0]~355_combout\);

\inst4|g2:0:buffersA|F[0]~356\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[0]~356_combout\ = ( \inst4|g2:0:buffersA|F[0]~355_combout\ & ( (!\inst4|g1:30:regs|dataout\(0) & (!\inst4|dec_rdA|Mux31~1_combout\ & ((!\inst4|dec_rdA|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(0))))) # 
-- (\inst4|g1:30:regs|dataout\(0) & (((!\inst4|dec_rdA|Mux31~2_combout\)) # (\inst4|g1:29:regs|dataout\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:30:regs|ALT_INV_dataout\(0),
	datab => \inst4|g1:29:regs|ALT_INV_dataout\(0),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~1_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~2_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[0]~355_combout\,
	combout => \inst4|g2:0:buffersA|F[0]~356_combout\);

\inst4|g2:0:buffersA|F[0]~357\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[0]~357_combout\ = (!\inst4|g1:9:regs|dataout\(0) & (((!\inst4|g1:11:regs|dataout\(0) & \inst4|dec_rdA|Mux31~12_combout\)) # (\inst4|dec_rdA|Mux31~11_combout\))) # (\inst4|g1:9:regs|dataout\(0) & (!\inst4|g1:11:regs|dataout\(0) & 
-- ((\inst4|dec_rdA|Mux31~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001110000010101100111000001010110011100000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:9:regs|ALT_INV_dataout\(0),
	datab => \inst4|g1:11:regs|ALT_INV_dataout\(0),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~11_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~12_combout\,
	combout => \inst4|g2:0:buffersA|F[0]~357_combout\);

\inst4|g2:0:buffersA|F[0]~358\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[0]~358_combout\ = ( !\inst4|g2:0:buffersA|F[0]~357_combout\ & ( (!\inst4|g1:21:regs|dataout\(0) & (!\inst4|dec_rdA|Mux31~9_combout\ & ((!\inst4|dec_rdA|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(0))))) # 
-- (\inst4|g1:21:regs|dataout\(0) & (((!\inst4|dec_rdA|Mux31~10_combout\)) # (\inst4|g1:13:regs|dataout\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100110001000000000000000011110101001100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:21:regs|ALT_INV_dataout\(0),
	datab => \inst4|g1:13:regs|ALT_INV_dataout\(0),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~9_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~10_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[0]~357_combout\,
	combout => \inst4|g2:0:buffersA|F[0]~358_combout\);

\inst4|g2:0:buffersA|F[0]~359\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[0]~359_combout\ = ( \inst4|g2:0:buffersA|F[0]~358_combout\ & ( (!\inst4|g1:26:regs|dataout\(0) & (!\inst4|dec_rdA|Mux31~7_combout\ & ((!\inst4|dec_rdA|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(0))))) # 
-- (\inst4|g1:26:regs|dataout\(0) & (((!\inst4|dec_rdA|Mux31~8_combout\)) # (\inst4|g1:19:regs|dataout\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:26:regs|ALT_INV_dataout\(0),
	datab => \inst4|g1:19:regs|ALT_INV_dataout\(0),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~7_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~8_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[0]~358_combout\,
	combout => \inst4|g2:0:buffersA|F[0]~359_combout\);

\inst4|g2:0:buffersA|F[0]~360\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[0]~360_combout\ = (!\inst4|g1:8:regs|dataout\(0) & (((!\inst4|g1:12:regs|dataout\(0) & \inst4|dec_rdA|Mux31~18_combout\)) # (\inst4|dec_rdA|Mux31~17_combout\))) # (\inst4|g1:8:regs|dataout\(0) & (!\inst4|g1:12:regs|dataout\(0) & 
-- ((\inst4|dec_rdA|Mux31~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001110000010101100111000001010110011100000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:8:regs|ALT_INV_dataout\(0),
	datab => \inst4|g1:12:regs|ALT_INV_dataout\(0),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~17_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~18_combout\,
	combout => \inst4|g2:0:buffersA|F[0]~360_combout\);

\inst4|g2:0:buffersA|F[0]~361\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[0]~361_combout\ = ( !\inst4|g2:0:buffersA|F[0]~360_combout\ & ( (!\inst4|g1:28:regs|dataout\(0) & (!\inst4|dec_rdA|Mux31~15_combout\ & ((!\inst4|dec_rdA|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(0))))) # 
-- (\inst4|g1:28:regs|dataout\(0) & (((!\inst4|dec_rdA|Mux31~16_combout\)) # (\inst4|g1:20:regs|dataout\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100110001000000000000000011110101001100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:28:regs|ALT_INV_dataout\(0),
	datab => \inst4|g1:20:regs|ALT_INV_dataout\(0),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~15_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~16_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[0]~360_combout\,
	combout => \inst4|g2:0:buffersA|F[0]~361_combout\);

\inst4|g2:0:buffersA|F[0]~362\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[0]~362_combout\ = ( \inst4|g2:0:buffersA|F[0]~361_combout\ & ( (!\inst4|g1:25:regs|dataout\(0) & (!\inst4|dec_rdA|Mux31~13_combout\ & ((!\inst4|dec_rdA|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(0))))) # 
-- (\inst4|g1:25:regs|dataout\(0) & (((!\inst4|dec_rdA|Mux31~14_combout\)) # (\inst4|g1:24:regs|dataout\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:25:regs|ALT_INV_dataout\(0),
	datab => \inst4|g1:24:regs|ALT_INV_dataout\(0),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~13_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~14_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[0]~361_combout\,
	combout => \inst4|g2:0:buffersA|F[0]~362_combout\);

\inst4|g2:0:buffersA|F[0]~363\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[0]~363_combout\ = ( \inst4|dec_rdA|Mux31~25_combout\ & ( (\inst4|g1:1:regs|dataout\(0) & (!\inst4|dec_rdA|Mux31~24_combout\ & ((!\inst4|dec_rdA|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(0))))) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~25_combout\ & ( (!\inst4|dec_rdA|Mux31~24_combout\ & ((!\inst4|dec_rdA|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100000000001100010000000011110101000000000011000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:2:regs|ALT_INV_dataout\(0),
	datab => \inst4|g1:1:regs|ALT_INV_dataout\(0),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~23_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~24_combout\,
	datae => \inst4|dec_rdA|ALT_INV_Mux31~25_combout\,
	combout => \inst4|g2:0:buffersA|F[0]~363_combout\);

\inst4|g2:0:buffersA|F[0]~364\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[0]~364_combout\ = ( \inst4|g2:0:buffersA|F[0]~363_combout\ & ( (!\inst4|g1:5:regs|dataout\(0) & (!\inst4|dec_rdA|Mux31~21_combout\ & ((!\inst4|dec_rdA|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(0))))) # 
-- (\inst4|g1:5:regs|dataout\(0) & (((!\inst4|dec_rdA|Mux31~22_combout\)) # (\inst4|g1:4:regs|dataout\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:5:regs|ALT_INV_dataout\(0),
	datab => \inst4|g1:4:regs|ALT_INV_dataout\(0),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~21_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~22_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[0]~363_combout\,
	combout => \inst4|g2:0:buffersA|F[0]~364_combout\);

\inst4|g2:0:buffersA|F[0]~365\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[0]~365_combout\ = ( \inst4|g2:0:buffersA|F[0]~364_combout\ & ( (!\inst4|g1:7:regs|dataout\(0) & (!\inst4|dec_rdA|Mux31~19_combout\ & ((!\inst4|dec_rdA|Mux31~20_combout\) # (\inst4|g1:3:regs|dataout\(0))))) # 
-- (\inst4|g1:7:regs|dataout\(0) & (((!\inst4|dec_rdA|Mux31~20_combout\)) # (\inst4|g1:3:regs|dataout\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:7:regs|ALT_INV_dataout\(0),
	datab => \inst4|g1:3:regs|ALT_INV_dataout\(0),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~19_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~20_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[0]~364_combout\,
	combout => \inst4|g2:0:buffersA|F[0]~365_combout\);

\inst4|g2:0:buffersA|F[0]~366\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[0]~366_combout\ = (!\inst4|g1:6:regs|dataout\(0) & (((!\inst4|g1:22:regs|dataout\(0) & \inst4|dec_rdA|Mux31~31_combout\)) # (\inst4|dec_rdA|Mux31~30_combout\))) # (\inst4|g1:6:regs|dataout\(0) & (!\inst4|g1:22:regs|dataout\(0) & 
-- ((\inst4|dec_rdA|Mux31~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001110000010101100111000001010110011100000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:6:regs|ALT_INV_dataout\(0),
	datab => \inst4|g1:22:regs|ALT_INV_dataout\(0),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~30_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~31_combout\,
	combout => \inst4|g2:0:buffersA|F[0]~366_combout\);

\inst4|g2:0:buffersA|F[0]~367\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[0]~367_combout\ = ( !\inst4|g2:0:buffersA|F[0]~366_combout\ & ( (!\inst4|g1:17:regs|dataout\(0) & (!\inst4|dec_rdA|Mux31~28_combout\ & ((!\inst4|dec_rdA|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(0))))) # 
-- (\inst4|g1:17:regs|dataout\(0) & (((!\inst4|dec_rdA|Mux31~29_combout\)) # (\inst4|g1:23:regs|dataout\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100110001000000000000000011110101001100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:17:regs|ALT_INV_dataout\(0),
	datab => \inst4|g1:23:regs|ALT_INV_dataout\(0),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~28_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~29_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[0]~366_combout\,
	combout => \inst4|g2:0:buffersA|F[0]~367_combout\);

\inst4|g2:0:buffersA|F[0]~368\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[0]~368_combout\ = ( \inst4|g2:0:buffersA|F[0]~367_combout\ & ( (!\inst4|g1:18:regs|dataout\(0) & (!\inst4|dec_rdA|Mux31~26_combout\ & ((!\inst4|dec_rdA|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(0))))) # 
-- (\inst4|g1:18:regs|dataout\(0) & (((!\inst4|dec_rdA|Mux31~27_combout\)) # (\inst4|g1:16:regs|dataout\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:18:regs|ALT_INV_dataout\(0),
	datab => \inst4|g1:16:regs|ALT_INV_dataout\(0),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~26_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~27_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[0]~367_combout\,
	combout => \inst4|g2:0:buffersA|F[0]~368_combout\);

\inst4|g2:0:buffersA|F[0]~369\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[0]~369_combout\ = ( \inst4|g2:0:buffersA|F[0]~365_combout\ & ( \inst4|g2:0:buffersA|F[0]~368_combout\ & ( (!\inst4|g2:31:buffersA|F[0]~1_combout\ & (\inst4|g2:0:buffersA|F[0]~356_combout\ & (\inst4|g2:0:buffersA|F[0]~359_combout\ & 
-- \inst4|g2:0:buffersA|F[0]~362_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:31:buffersA|ALT_INV_F[0]~1_combout\,
	datab => \inst4|g2:0:buffersA|ALT_INV_F[0]~356_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[0]~359_combout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[0]~362_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[0]~365_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[0]~368_combout\,
	combout => \inst4|g2:0:buffersA|F[0]~369_combout\);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a29\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "dmemory.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memory:D-Memory|altsyncram:ram_rtl_0|altsyncram_auc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \UC|DM_Wr~q\,
	portare => VCC,
	clk0 => \clock~input_o\,
	portadatain => \D-Memory|ram_rtl_0|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \D-Memory|ram_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \D-Memory|ram_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus\);

\tri1[29]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \tri1[29]~35_combout\ = ( \IO_IN[29]~input_o\ & ( \D-Memory|ram_rtl_0|auto_generated|ram_block1a29~portadataout\ & ( (!\UC|ALU_2_DBus~q\) # (\ALU|Mux3~0_combout\) ) ) ) # ( !\IO_IN[29]~input_o\ & ( 
-- \D-Memory|ram_rtl_0|auto_generated|ram_block1a29~portadataout\ & ( (!\UC|IO_2_Reg~q\ & ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux3~0_combout\))) ) ) ) # ( \IO_IN[29]~input_o\ & ( !\D-Memory|ram_rtl_0|auto_generated|ram_block1a29~portadataout\ & ( (!\UC|DM_Rd~q\ & 
-- ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux3~0_combout\))) ) ) ) # ( !\IO_IN[29]~input_o\ & ( !\D-Memory|ram_rtl_0|auto_generated|ram_block1a29~portadataout\ & ( (!\UC|DM_Rd~q\ & (!\UC|IO_2_Reg~q\ & ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux3~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000100010001100110010100000111100001010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_ALU_2_DBus~q\,
	datab => \UC|ALT_INV_DM_Rd~q\,
	datac => \UC|ALT_INV_IO_2_Reg~q\,
	datad => \ALU|ALT_INV_Mux3~0_combout\,
	datae => \ALT_INV_IO_IN[29]~input_o\,
	dataf => \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a29~portadataout\,
	combout => \tri1[29]~35_combout\);

\inst4|g1:31:regs|dataout[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[29]~35_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:31:regs|dataout\(29));

\inst4|g1:30:regs|dataout[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[29]~35_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:30:regs|dataout\(29));

\inst4|g1:29:regs|dataout[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[29]~35_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:29:regs|dataout\(29));

\inst4|g1:27:regs|dataout[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[29]~35_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:27:regs|dataout\(29));

\inst4|g1:15:regs|dataout[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[29]~35_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:15:regs|dataout\(29));

\inst4|g1:10:regs|dataout[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[29]~35_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:10:regs|dataout\(29));

\inst4|g1:14:regs|dataout[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[29]~35_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux17~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:14:regs|dataout\(29));

\inst4|g2:0:buffersB|F[29]~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[29]~66_combout\ = (!\inst4|dec_rdB|Mux31~5_combout\ & (\inst4|dec_rdB|Mux31~6_combout\ & ((!\inst4|g1:14:regs|dataout\(29))))) # (\inst4|dec_rdB|Mux31~5_combout\ & ((!\inst4|g1:10:regs|dataout\(29)) # 
-- ((\inst4|dec_rdB|Mux31~6_combout\ & !\inst4|g1:14:regs|dataout\(29)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001101010000011100110101000001110011010100000111001101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~5_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~6_combout\,
	datac => \inst4|g1:10:regs|ALT_INV_dataout\(29),
	datad => \inst4|g1:14:regs|ALT_INV_dataout\(29),
	combout => \inst4|g2:0:buffersB|F[29]~66_combout\);

\inst4|g2:0:buffersB|F[29]~67\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[29]~67_combout\ = ( !\inst4|g2:0:buffersB|F[29]~66_combout\ & ( (!\inst4|dec_rdB|Mux31~3_combout\ & ((!\inst4|dec_rdB|Mux31~4_combout\) # ((\inst4|g1:15:regs|dataout\(29))))) # (\inst4|dec_rdB|Mux31~3_combout\ & 
-- (\inst4|g1:27:regs|dataout\(29) & ((!\inst4|dec_rdB|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(29))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010101111000000000000000010001100101011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~3_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~4_combout\,
	datac => \inst4|g1:27:regs|ALT_INV_dataout\(29),
	datad => \inst4|g1:15:regs|ALT_INV_dataout\(29),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[29]~66_combout\,
	combout => \inst4|g2:0:buffersB|F[29]~67_combout\);

\inst4|g2:0:buffersB|F[29]~68\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[29]~68_combout\ = ( \inst4|g2:0:buffersB|F[29]~67_combout\ & ( (!\inst4|dec_rdB|Mux31~1_combout\ & ((!\inst4|dec_rdB|Mux31~2_combout\) # ((\inst4|g1:29:regs|dataout\(29))))) # (\inst4|dec_rdB|Mux31~1_combout\ & 
-- (\inst4|g1:30:regs|dataout\(29) & ((!\inst4|dec_rdB|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(29))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~1_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~2_combout\,
	datac => \inst4|g1:30:regs|ALT_INV_dataout\(29),
	datad => \inst4|g1:29:regs|ALT_INV_dataout\(29),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[29]~67_combout\,
	combout => \inst4|g2:0:buffersB|F[29]~68_combout\);

\inst4|g1:26:regs|dataout[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[29]~35_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:26:regs|dataout\(29));

\inst4|g1:19:regs|dataout[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[29]~35_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:19:regs|dataout\(29));

\inst4|g1:21:regs|dataout[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[29]~35_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:21:regs|dataout\(29));

\inst4|g1:13:regs|dataout[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[29]~35_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:13:regs|dataout\(29));

\inst4|g1:9:regs|dataout[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[29]~35_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux22~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:9:regs|dataout\(29));

\inst4|g1:11:regs|dataout[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[29]~35_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux20~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:11:regs|dataout\(29));

\inst4|g2:0:buffersB|F[29]~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[29]~69_combout\ = (!\inst4|dec_rdB|Mux31~11_combout\ & (\inst4|dec_rdB|Mux31~12_combout\ & ((!\inst4|g1:11:regs|dataout\(29))))) # (\inst4|dec_rdB|Mux31~11_combout\ & ((!\inst4|g1:9:regs|dataout\(29)) # 
-- ((\inst4|dec_rdB|Mux31~12_combout\ & !\inst4|g1:11:regs|dataout\(29)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001101010000011100110101000001110011010100000111001101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~11_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~12_combout\,
	datac => \inst4|g1:9:regs|ALT_INV_dataout\(29),
	datad => \inst4|g1:11:regs|ALT_INV_dataout\(29),
	combout => \inst4|g2:0:buffersB|F[29]~69_combout\);

\inst4|g2:0:buffersB|F[29]~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[29]~70_combout\ = ( !\inst4|g2:0:buffersB|F[29]~69_combout\ & ( (!\inst4|dec_rdB|Mux31~9_combout\ & ((!\inst4|dec_rdB|Mux31~10_combout\) # ((\inst4|g1:13:regs|dataout\(29))))) # (\inst4|dec_rdB|Mux31~9_combout\ & 
-- (\inst4|g1:21:regs|dataout\(29) & ((!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(29))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010101111000000000000000010001100101011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~9_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~10_combout\,
	datac => \inst4|g1:21:regs|ALT_INV_dataout\(29),
	datad => \inst4|g1:13:regs|ALT_INV_dataout\(29),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[29]~69_combout\,
	combout => \inst4|g2:0:buffersB|F[29]~70_combout\);

\inst4|g2:0:buffersB|F[29]~71\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[29]~71_combout\ = ( \inst4|g2:0:buffersB|F[29]~70_combout\ & ( (!\inst4|dec_rdB|Mux31~7_combout\ & ((!\inst4|dec_rdB|Mux31~8_combout\) # ((\inst4|g1:19:regs|dataout\(29))))) # (\inst4|dec_rdB|Mux31~7_combout\ & 
-- (\inst4|g1:26:regs|dataout\(29) & ((!\inst4|dec_rdB|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(29))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~7_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~8_combout\,
	datac => \inst4|g1:26:regs|ALT_INV_dataout\(29),
	datad => \inst4|g1:19:regs|ALT_INV_dataout\(29),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[29]~70_combout\,
	combout => \inst4|g2:0:buffersB|F[29]~71_combout\);

\inst4|g1:25:regs|dataout[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[29]~35_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:25:regs|dataout\(29));

\inst4|g1:24:regs|dataout[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[29]~35_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:24:regs|dataout\(29));

\inst4|g1:28:regs|dataout[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[29]~35_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:28:regs|dataout\(29));

\inst4|g1:20:regs|dataout[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[29]~35_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:20:regs|dataout\(29));

\inst4|g1:8:regs|dataout[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[29]~35_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:8:regs|dataout\(29));

\inst4|g1:12:regs|dataout[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[29]~35_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:12:regs|dataout\(29));

\inst4|g2:0:buffersB|F[29]~72\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[29]~72_combout\ = (!\inst4|dec_rdB|Mux31~17_combout\ & (\inst4|dec_rdB|Mux31~18_combout\ & ((!\inst4|g1:12:regs|dataout\(29))))) # (\inst4|dec_rdB|Mux31~17_combout\ & ((!\inst4|g1:8:regs|dataout\(29)) # 
-- ((\inst4|dec_rdB|Mux31~18_combout\ & !\inst4|g1:12:regs|dataout\(29)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001101010000011100110101000001110011010100000111001101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~17_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~18_combout\,
	datac => \inst4|g1:8:regs|ALT_INV_dataout\(29),
	datad => \inst4|g1:12:regs|ALT_INV_dataout\(29),
	combout => \inst4|g2:0:buffersB|F[29]~72_combout\);

\inst4|g2:0:buffersB|F[29]~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[29]~73_combout\ = ( !\inst4|g2:0:buffersB|F[29]~72_combout\ & ( (!\inst4|dec_rdB|Mux31~15_combout\ & ((!\inst4|dec_rdB|Mux31~16_combout\) # ((\inst4|g1:20:regs|dataout\(29))))) # (\inst4|dec_rdB|Mux31~15_combout\ & 
-- (\inst4|g1:28:regs|dataout\(29) & ((!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(29))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010101111000000000000000010001100101011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~15_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~16_combout\,
	datac => \inst4|g1:28:regs|ALT_INV_dataout\(29),
	datad => \inst4|g1:20:regs|ALT_INV_dataout\(29),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[29]~72_combout\,
	combout => \inst4|g2:0:buffersB|F[29]~73_combout\);

\inst4|g2:0:buffersB|F[29]~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[29]~74_combout\ = ( \inst4|g2:0:buffersB|F[29]~73_combout\ & ( (!\inst4|dec_rdB|Mux31~13_combout\ & ((!\inst4|dec_rdB|Mux31~14_combout\) # ((\inst4|g1:24:regs|dataout\(29))))) # (\inst4|dec_rdB|Mux31~13_combout\ & 
-- (\inst4|g1:25:regs|dataout\(29) & ((!\inst4|dec_rdB|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(29))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~13_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~14_combout\,
	datac => \inst4|g1:25:regs|ALT_INV_dataout\(29),
	datad => \inst4|g1:24:regs|ALT_INV_dataout\(29),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[29]~73_combout\,
	combout => \inst4|g2:0:buffersB|F[29]~74_combout\);

\inst4|g1:7:regs|dataout[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[29]~35_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:7:regs|dataout\(29));

\inst4|g1:3:regs|dataout[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[29]~35_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:3:regs|dataout\(29));

\inst4|g1:5:regs|dataout[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[29]~35_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:5:regs|dataout\(29));

\inst4|g1:4:regs|dataout[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[29]~35_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:4:regs|dataout\(29));

\inst4|g1:2:regs|dataout[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[29]~35_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:2:regs|dataout\(29));

\inst4|g1:1:regs|dataout[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[29]~35_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:1:regs|dataout\(29));

\inst4|g2:0:buffersB|F[29]~75\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[29]~75_combout\ = ( \inst4|g1:1:regs|dataout\(29) & ( (!\inst4|dec_rdB|Mux31~24_combout\ & ((!\inst4|dec_rdB|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(29)))) ) ) # ( !\inst4|g1:1:regs|dataout\(29) & ( 
-- (!\inst4|dec_rdB|Mux31~24_combout\ & (!\inst4|dec_rdB|Mux31~25_combout\ & ((!\inst4|dec_rdB|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(29))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000100010001100110010000000110000001000100011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~23_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~24_combout\,
	datac => \inst4|dec_rdB|ALT_INV_Mux31~25_combout\,
	datad => \inst4|g1:2:regs|ALT_INV_dataout\(29),
	datae => \inst4|g1:1:regs|ALT_INV_dataout\(29),
	combout => \inst4|g2:0:buffersB|F[29]~75_combout\);

\inst4|g2:0:buffersB|F[29]~76\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[29]~76_combout\ = ( \inst4|g2:0:buffersB|F[29]~75_combout\ & ( (!\inst4|dec_rdB|Mux31~21_combout\ & ((!\inst4|dec_rdB|Mux31~22_combout\) # ((\inst4|g1:4:regs|dataout\(29))))) # (\inst4|dec_rdB|Mux31~21_combout\ & 
-- (\inst4|g1:5:regs|dataout\(29) & ((!\inst4|dec_rdB|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(29))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~21_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~22_combout\,
	datac => \inst4|g1:5:regs|ALT_INV_dataout\(29),
	datad => \inst4|g1:4:regs|ALT_INV_dataout\(29),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[29]~75_combout\,
	combout => \inst4|g2:0:buffersB|F[29]~76_combout\);

\inst4|g2:0:buffersB|F[29]~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[29]~77_combout\ = ( \inst4|g2:0:buffersB|F[29]~76_combout\ & ( (!\inst4|dec_rdB|Mux31~19_combout\ & ((!\inst4|dec_rdB|Mux31~20_combout\) # ((\inst4|g1:3:regs|dataout\(29))))) # (\inst4|dec_rdB|Mux31~19_combout\ & 
-- (\inst4|g1:7:regs|dataout\(29) & ((!\inst4|dec_rdB|Mux31~20_combout\) # (\inst4|g1:3:regs|dataout\(29))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~19_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~20_combout\,
	datac => \inst4|g1:7:regs|ALT_INV_dataout\(29),
	datad => \inst4|g1:3:regs|ALT_INV_dataout\(29),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[29]~76_combout\,
	combout => \inst4|g2:0:buffersB|F[29]~77_combout\);

\inst4|g1:18:regs|dataout[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[29]~35_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:18:regs|dataout\(29));

\inst4|g1:16:regs|dataout[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[29]~35_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:16:regs|dataout\(29));

\inst4|g1:17:regs|dataout[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[29]~35_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:17:regs|dataout\(29));

\inst4|g1:23:regs|dataout[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[29]~35_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:23:regs|dataout\(29));

\inst4|g1:6:regs|dataout[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[29]~35_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:6:regs|dataout\(29));

\inst4|g1:22:regs|dataout[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[29]~35_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:22:regs|dataout\(29));

\inst4|g2:0:buffersB|F[29]~78\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[29]~78_combout\ = (!\inst4|dec_rdB|Mux31~30_combout\ & (\inst4|dec_rdB|Mux31~31_combout\ & ((!\inst4|g1:22:regs|dataout\(29))))) # (\inst4|dec_rdB|Mux31~30_combout\ & ((!\inst4|g1:6:regs|dataout\(29)) # 
-- ((\inst4|dec_rdB|Mux31~31_combout\ & !\inst4|g1:22:regs|dataout\(29)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001101010000011100110101000001110011010100000111001101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~30_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~31_combout\,
	datac => \inst4|g1:6:regs|ALT_INV_dataout\(29),
	datad => \inst4|g1:22:regs|ALT_INV_dataout\(29),
	combout => \inst4|g2:0:buffersB|F[29]~78_combout\);

\inst4|g2:0:buffersB|F[29]~79\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[29]~79_combout\ = ( !\inst4|g2:0:buffersB|F[29]~78_combout\ & ( (!\inst4|dec_rdB|Mux31~28_combout\ & ((!\inst4|dec_rdB|Mux31~29_combout\) # ((\inst4|g1:23:regs|dataout\(29))))) # (\inst4|dec_rdB|Mux31~28_combout\ & 
-- (\inst4|g1:17:regs|dataout\(29) & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(29))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010101111000000000000000010001100101011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~28_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~29_combout\,
	datac => \inst4|g1:17:regs|ALT_INV_dataout\(29),
	datad => \inst4|g1:23:regs|ALT_INV_dataout\(29),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[29]~78_combout\,
	combout => \inst4|g2:0:buffersB|F[29]~79_combout\);

\inst4|g2:0:buffersB|F[29]~80\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[29]~80_combout\ = ( \inst4|g2:0:buffersB|F[29]~79_combout\ & ( (!\inst4|dec_rdB|Mux31~26_combout\ & ((!\inst4|dec_rdB|Mux31~27_combout\) # ((\inst4|g1:16:regs|dataout\(29))))) # (\inst4|dec_rdB|Mux31~26_combout\ & 
-- (\inst4|g1:18:regs|dataout\(29) & ((!\inst4|dec_rdB|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(29))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~26_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~27_combout\,
	datac => \inst4|g1:18:regs|ALT_INV_dataout\(29),
	datad => \inst4|g1:16:regs|ALT_INV_dataout\(29),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[29]~79_combout\,
	combout => \inst4|g2:0:buffersB|F[29]~80_combout\);

\inst4|g2:0:buffersB|F[29]~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[29]~81_combout\ = (\inst4|g2:0:buffersB|F[29]~71_combout\ & (\inst4|g2:0:buffersB|F[29]~74_combout\ & (\inst4|g2:0:buffersB|F[29]~77_combout\ & \inst4|g2:0:buffersB|F[29]~80_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersB|ALT_INV_F[29]~71_combout\,
	datab => \inst4|g2:0:buffersB|ALT_INV_F[29]~74_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[29]~77_combout\,
	datad => \inst4|g2:0:buffersB|ALT_INV_F[29]~80_combout\,
	combout => \inst4|g2:0:buffersB|F[29]~81_combout\);

\inst4|g2:0:buffersB|F[29]~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[29]~82_combout\ = (\inst4|g2:0:buffersB|F[29]~68_combout\ & (\inst4|g2:0:buffersB|F[29]~81_combout\ & ((!\inst4|dec_rdB|Mux31~0_combout\) # (\inst4|g1:31:regs|dataout\(29)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001011000000000000101100000000000010110000000000001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~0_combout\,
	datab => \inst4|g1:31:regs|ALT_INV_dataout\(29),
	datac => \inst4|g2:0:buffersB|ALT_INV_F[29]~68_combout\,
	datad => \inst4|g2:0:buffersB|ALT_INV_F[29]~81_combout\,
	combout => \inst4|g2:0:buffersB|F[29]~82_combout\);

\selector|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \selector|Mux2~0_combout\ = (!\selector|Mux31~0_combout\ & ((\inst4|g2:0:buffersB|F[29]~82_combout\))) # (\selector|Mux31~0_combout\ & (\IR|dataout\(15)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \selector|ALT_INV_Mux31~0_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[29]~82_combout\,
	combout => \selector|Mux2~0_combout\);

\I-Memory|ram_rtl_0|auto_generated|ram_block1a10\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "fibonacci_halt.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memory:I-Memory|altsyncram:ram_rtl_0|altsyncram_5gb1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 10,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clock~input_o\,
	portaaddr => \I-Memory|ram_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \I-Memory|ram_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

\IR|dataout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \I-Memory|ram_rtl_0|auto_generated|ram_block1a10~portadataout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \UC|IR_Ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR|dataout\(10));

\ALU|Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~69_sumout\ = SUM(( !\selector|Mux21~0_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~42\ ))
-- \ALU|Add0~70\ = CARRY(( !\selector|Mux21~0_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000010001011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(27),
	datab => \IR|ALT_INV_dataout\(26),
	datad => \selector|ALT_INV_Mux21~0_combout\,
	cin => \ALU|Add0~42\,
	sumout => \ALU|Add0~69_sumout\,
	cout => \ALU|Add0~70\);

\inst4|g1:30:regs|dataout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[10]~54_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:30:regs|dataout\(10));

\inst4|g1:29:regs|dataout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[10]~54_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:29:regs|dataout\(10));

\inst4|g1:27:regs|dataout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[10]~54_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:27:regs|dataout\(10));

\inst4|g1:15:regs|dataout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[10]~54_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:15:regs|dataout\(10));

\inst4|g1:10:regs|dataout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[10]~54_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:10:regs|dataout\(10));

\inst4|g1:14:regs|dataout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[10]~54_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux17~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:14:regs|dataout\(10));

\inst4|g2:0:buffersA|F[10]~321\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[10]~321_combout\ = (!\inst4|g1:10:regs|dataout\(10) & (((!\inst4|g1:14:regs|dataout\(10) & \inst4|dec_rdA|Mux31~6_combout\)) # (\inst4|dec_rdA|Mux31~5_combout\))) # (\inst4|g1:10:regs|dataout\(10) & (!\inst4|g1:14:regs|dataout\(10) 
-- & ((\inst4|dec_rdA|Mux31~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001110000010101100111000001010110011100000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:10:regs|ALT_INV_dataout\(10),
	datab => \inst4|g1:14:regs|ALT_INV_dataout\(10),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~5_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~6_combout\,
	combout => \inst4|g2:0:buffersA|F[10]~321_combout\);

\inst4|g2:0:buffersA|F[10]~322\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[10]~322_combout\ = ( !\inst4|g2:0:buffersA|F[10]~321_combout\ & ( (!\inst4|g1:27:regs|dataout\(10) & (!\inst4|dec_rdA|Mux31~3_combout\ & ((!\inst4|dec_rdA|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(10))))) # 
-- (\inst4|g1:27:regs|dataout\(10) & (((!\inst4|dec_rdA|Mux31~4_combout\)) # (\inst4|g1:15:regs|dataout\(10)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100110001000000000000000011110101001100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:27:regs|ALT_INV_dataout\(10),
	datab => \inst4|g1:15:regs|ALT_INV_dataout\(10),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~3_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~4_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[10]~321_combout\,
	combout => \inst4|g2:0:buffersA|F[10]~322_combout\);

\inst4|g2:0:buffersA|F[10]~323\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[10]~323_combout\ = ( \inst4|g2:0:buffersA|F[10]~322_combout\ & ( (!\inst4|g1:30:regs|dataout\(10) & (!\inst4|dec_rdA|Mux31~1_combout\ & ((!\inst4|dec_rdA|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(10))))) # 
-- (\inst4|g1:30:regs|dataout\(10) & (((!\inst4|dec_rdA|Mux31~2_combout\)) # (\inst4|g1:29:regs|dataout\(10)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:30:regs|ALT_INV_dataout\(10),
	datab => \inst4|g1:29:regs|ALT_INV_dataout\(10),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~1_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~2_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[10]~322_combout\,
	combout => \inst4|g2:0:buffersA|F[10]~323_combout\);

\inst4|g1:26:regs|dataout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[10]~54_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:26:regs|dataout\(10));

\inst4|g1:19:regs|dataout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[10]~54_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:19:regs|dataout\(10));

\inst4|g1:21:regs|dataout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[10]~54_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:21:regs|dataout\(10));

\inst4|g1:13:regs|dataout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[10]~54_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:13:regs|dataout\(10));

\inst4|g1:9:regs|dataout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[10]~54_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux22~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:9:regs|dataout\(10));

\inst4|g1:11:regs|dataout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[10]~54_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux20~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:11:regs|dataout\(10));

\inst4|g2:0:buffersA|F[10]~324\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[10]~324_combout\ = (!\inst4|g1:9:regs|dataout\(10) & (((!\inst4|g1:11:regs|dataout\(10) & \inst4|dec_rdA|Mux31~12_combout\)) # (\inst4|dec_rdA|Mux31~11_combout\))) # (\inst4|g1:9:regs|dataout\(10) & (!\inst4|g1:11:regs|dataout\(10) 
-- & ((\inst4|dec_rdA|Mux31~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001110000010101100111000001010110011100000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:9:regs|ALT_INV_dataout\(10),
	datab => \inst4|g1:11:regs|ALT_INV_dataout\(10),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~11_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~12_combout\,
	combout => \inst4|g2:0:buffersA|F[10]~324_combout\);

\inst4|g2:0:buffersA|F[10]~325\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[10]~325_combout\ = ( !\inst4|g2:0:buffersA|F[10]~324_combout\ & ( (!\inst4|g1:21:regs|dataout\(10) & (!\inst4|dec_rdA|Mux31~9_combout\ & ((!\inst4|dec_rdA|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(10))))) # 
-- (\inst4|g1:21:regs|dataout\(10) & (((!\inst4|dec_rdA|Mux31~10_combout\)) # (\inst4|g1:13:regs|dataout\(10)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100110001000000000000000011110101001100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:21:regs|ALT_INV_dataout\(10),
	datab => \inst4|g1:13:regs|ALT_INV_dataout\(10),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~9_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~10_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[10]~324_combout\,
	combout => \inst4|g2:0:buffersA|F[10]~325_combout\);

\inst4|g2:0:buffersA|F[10]~326\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[10]~326_combout\ = ( \inst4|g2:0:buffersA|F[10]~325_combout\ & ( (!\inst4|g1:26:regs|dataout\(10) & (!\inst4|dec_rdA|Mux31~7_combout\ & ((!\inst4|dec_rdA|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(10))))) # 
-- (\inst4|g1:26:regs|dataout\(10) & (((!\inst4|dec_rdA|Mux31~8_combout\)) # (\inst4|g1:19:regs|dataout\(10)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:26:regs|ALT_INV_dataout\(10),
	datab => \inst4|g1:19:regs|ALT_INV_dataout\(10),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~7_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~8_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[10]~325_combout\,
	combout => \inst4|g2:0:buffersA|F[10]~326_combout\);

\inst4|g1:25:regs|dataout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[10]~54_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:25:regs|dataout\(10));

\inst4|g1:24:regs|dataout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[10]~54_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:24:regs|dataout\(10));

\inst4|g1:28:regs|dataout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[10]~54_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:28:regs|dataout\(10));

\inst4|g1:20:regs|dataout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[10]~54_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:20:regs|dataout\(10));

\inst4|g1:8:regs|dataout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[10]~54_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:8:regs|dataout\(10));

\inst4|g1:12:regs|dataout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[10]~54_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:12:regs|dataout\(10));

\inst4|g2:0:buffersA|F[10]~327\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[10]~327_combout\ = (!\inst4|g1:8:regs|dataout\(10) & (((!\inst4|g1:12:regs|dataout\(10) & \inst4|dec_rdA|Mux31~18_combout\)) # (\inst4|dec_rdA|Mux31~17_combout\))) # (\inst4|g1:8:regs|dataout\(10) & (!\inst4|g1:12:regs|dataout\(10) 
-- & ((\inst4|dec_rdA|Mux31~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001110000010101100111000001010110011100000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:8:regs|ALT_INV_dataout\(10),
	datab => \inst4|g1:12:regs|ALT_INV_dataout\(10),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~17_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~18_combout\,
	combout => \inst4|g2:0:buffersA|F[10]~327_combout\);

\inst4|g2:0:buffersA|F[10]~328\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[10]~328_combout\ = ( !\inst4|g2:0:buffersA|F[10]~327_combout\ & ( (!\inst4|g1:28:regs|dataout\(10) & (!\inst4|dec_rdA|Mux31~15_combout\ & ((!\inst4|dec_rdA|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(10))))) # 
-- (\inst4|g1:28:regs|dataout\(10) & (((!\inst4|dec_rdA|Mux31~16_combout\)) # (\inst4|g1:20:regs|dataout\(10)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100110001000000000000000011110101001100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:28:regs|ALT_INV_dataout\(10),
	datab => \inst4|g1:20:regs|ALT_INV_dataout\(10),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~15_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~16_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[10]~327_combout\,
	combout => \inst4|g2:0:buffersA|F[10]~328_combout\);

\inst4|g2:0:buffersA|F[10]~329\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[10]~329_combout\ = ( \inst4|g2:0:buffersA|F[10]~328_combout\ & ( (!\inst4|g1:25:regs|dataout\(10) & (!\inst4|dec_rdA|Mux31~13_combout\ & ((!\inst4|dec_rdA|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(10))))) # 
-- (\inst4|g1:25:regs|dataout\(10) & (((!\inst4|dec_rdA|Mux31~14_combout\)) # (\inst4|g1:24:regs|dataout\(10)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:25:regs|ALT_INV_dataout\(10),
	datab => \inst4|g1:24:regs|ALT_INV_dataout\(10),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~13_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~14_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[10]~328_combout\,
	combout => \inst4|g2:0:buffersA|F[10]~329_combout\);

\inst4|g1:7:regs|dataout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[10]~54_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:7:regs|dataout\(10));

\inst4|g1:3:regs|dataout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[10]~54_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:3:regs|dataout\(10));

\inst4|g1:5:regs|dataout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[10]~54_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:5:regs|dataout\(10));

\inst4|g1:4:regs|dataout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[10]~54_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:4:regs|dataout\(10));

\inst4|g1:2:regs|dataout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[10]~54_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:2:regs|dataout\(10));

\inst4|g1:1:regs|dataout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[10]~54_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:1:regs|dataout\(10));

\inst4|g2:0:buffersA|F[10]~330\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[10]~330_combout\ = ( \inst4|dec_rdA|Mux31~25_combout\ & ( (\inst4|g1:1:regs|dataout\(10) & (!\inst4|dec_rdA|Mux31~24_combout\ & ((!\inst4|dec_rdA|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(10))))) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~25_combout\ & ( (!\inst4|dec_rdA|Mux31~24_combout\ & ((!\inst4|dec_rdA|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(10)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100000000001100010000000011110101000000000011000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:2:regs|ALT_INV_dataout\(10),
	datab => \inst4|g1:1:regs|ALT_INV_dataout\(10),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~23_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~24_combout\,
	datae => \inst4|dec_rdA|ALT_INV_Mux31~25_combout\,
	combout => \inst4|g2:0:buffersA|F[10]~330_combout\);

\inst4|g2:0:buffersA|F[10]~331\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[10]~331_combout\ = ( \inst4|g2:0:buffersA|F[10]~330_combout\ & ( (!\inst4|g1:5:regs|dataout\(10) & (!\inst4|dec_rdA|Mux31~21_combout\ & ((!\inst4|dec_rdA|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(10))))) # 
-- (\inst4|g1:5:regs|dataout\(10) & (((!\inst4|dec_rdA|Mux31~22_combout\)) # (\inst4|g1:4:regs|dataout\(10)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:5:regs|ALT_INV_dataout\(10),
	datab => \inst4|g1:4:regs|ALT_INV_dataout\(10),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~21_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~22_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[10]~330_combout\,
	combout => \inst4|g2:0:buffersA|F[10]~331_combout\);

\inst4|g2:0:buffersA|F[10]~332\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[10]~332_combout\ = ( \inst4|g2:0:buffersA|F[10]~331_combout\ & ( (!\inst4|g1:7:regs|dataout\(10) & (!\inst4|dec_rdA|Mux31~19_combout\ & ((!\inst4|dec_rdA|Mux31~20_combout\) # (\inst4|g1:3:regs|dataout\(10))))) # 
-- (\inst4|g1:7:regs|dataout\(10) & (((!\inst4|dec_rdA|Mux31~20_combout\)) # (\inst4|g1:3:regs|dataout\(10)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:7:regs|ALT_INV_dataout\(10),
	datab => \inst4|g1:3:regs|ALT_INV_dataout\(10),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~19_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~20_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[10]~331_combout\,
	combout => \inst4|g2:0:buffersA|F[10]~332_combout\);

\inst4|g1:18:regs|dataout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[10]~54_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:18:regs|dataout\(10));

\inst4|g1:16:regs|dataout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[10]~54_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:16:regs|dataout\(10));

\inst4|g1:17:regs|dataout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[10]~54_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:17:regs|dataout\(10));

\inst4|g1:23:regs|dataout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[10]~54_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:23:regs|dataout\(10));

\inst4|g1:6:regs|dataout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[10]~54_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:6:regs|dataout\(10));

\inst4|g1:22:regs|dataout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[10]~54_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:22:regs|dataout\(10));

\inst4|g2:0:buffersA|F[10]~333\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[10]~333_combout\ = (!\inst4|g1:6:regs|dataout\(10) & (((!\inst4|g1:22:regs|dataout\(10) & \inst4|dec_rdA|Mux31~31_combout\)) # (\inst4|dec_rdA|Mux31~30_combout\))) # (\inst4|g1:6:regs|dataout\(10) & (!\inst4|g1:22:regs|dataout\(10) 
-- & ((\inst4|dec_rdA|Mux31~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001110000010101100111000001010110011100000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:6:regs|ALT_INV_dataout\(10),
	datab => \inst4|g1:22:regs|ALT_INV_dataout\(10),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~30_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~31_combout\,
	combout => \inst4|g2:0:buffersA|F[10]~333_combout\);

\inst4|g2:0:buffersA|F[10]~334\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[10]~334_combout\ = ( !\inst4|g2:0:buffersA|F[10]~333_combout\ & ( (!\inst4|g1:17:regs|dataout\(10) & (!\inst4|dec_rdA|Mux31~28_combout\ & ((!\inst4|dec_rdA|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(10))))) # 
-- (\inst4|g1:17:regs|dataout\(10) & (((!\inst4|dec_rdA|Mux31~29_combout\)) # (\inst4|g1:23:regs|dataout\(10)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100110001000000000000000011110101001100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:17:regs|ALT_INV_dataout\(10),
	datab => \inst4|g1:23:regs|ALT_INV_dataout\(10),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~28_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~29_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[10]~333_combout\,
	combout => \inst4|g2:0:buffersA|F[10]~334_combout\);

\inst4|g2:0:buffersA|F[10]~335\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[10]~335_combout\ = ( \inst4|g2:0:buffersA|F[10]~334_combout\ & ( (!\inst4|g1:18:regs|dataout\(10) & (!\inst4|dec_rdA|Mux31~26_combout\ & ((!\inst4|dec_rdA|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(10))))) # 
-- (\inst4|g1:18:regs|dataout\(10) & (((!\inst4|dec_rdA|Mux31~27_combout\)) # (\inst4|g1:16:regs|dataout\(10)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:18:regs|ALT_INV_dataout\(10),
	datab => \inst4|g1:16:regs|ALT_INV_dataout\(10),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~26_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~27_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[10]~334_combout\,
	combout => \inst4|g2:0:buffersA|F[10]~335_combout\);

\inst4|g2:0:buffersA|F[10]~336\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[10]~336_combout\ = (\inst4|g2:0:buffersA|F[10]~326_combout\ & (\inst4|g2:0:buffersA|F[10]~329_combout\ & (\inst4|g2:0:buffersA|F[10]~332_combout\ & \inst4|g2:0:buffersA|F[10]~335_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersA|ALT_INV_F[10]~326_combout\,
	datab => \inst4|g2:0:buffersA|ALT_INV_F[10]~329_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[10]~332_combout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[10]~335_combout\,
	combout => \inst4|g2:0:buffersA|F[10]~336_combout\);

\inst4|g2:0:buffersA|F[10]~337\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[10]~337_combout\ = (\inst4|g2:0:buffersA|F[10]~323_combout\ & (\inst4|g2:0:buffersA|F[10]~336_combout\ & ((!\inst4|dec_rdA|Mux31~0_combout\) # (\inst4|g1:31:regs|dataout\(10)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001101000000000000110100000000000011010000000000001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:31:regs|ALT_INV_dataout\(10),
	datab => \inst4|dec_rdA|ALT_INV_Mux31~0_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[10]~323_combout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[10]~336_combout\,
	combout => \inst4|g2:0:buffersA|F[10]~337_combout\);

\ALU|Add1~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~69_sumout\ = SUM(( \ALU|Add0~69_sumout\ ) + ( \inst4|g2:0:buffersA|F[10]~337_combout\ ) + ( \ALU|Add1~42\ ))
-- \ALU|Add1~70\ = CARRY(( \ALU|Add0~69_sumout\ ) + ( \inst4|g2:0:buffersA|F[10]~337_combout\ ) + ( \ALU|Add1~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALU|ALT_INV_Add0~69_sumout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[10]~337_combout\,
	cin => \ALU|Add1~42\,
	sumout => \ALU|Add1~69_sumout\,
	cout => \ALU|Add1~70\);

\ALU|Mux22~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux22~0_combout\ = (!\IR|dataout\(26) & (\ALU|Add0~69_sumout\ & \inst4|g2:0:buffersA|F[10]~337_combout\)) # (\IR|dataout\(26) & ((\inst4|g2:0:buffersA|F[10]~337_combout\) # (\ALU|Add0~69_sumout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001011100010111000101110001011100010111000101110001011100010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(26),
	datab => \ALU|ALT_INV_Add0~69_sumout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[10]~337_combout\,
	combout => \ALU|Mux22~0_combout\);

\ALU|Mux22~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux22~1_combout\ = (!\IR|dataout\(27) & (\ALU|Add1~69_sumout\)) # (\IR|dataout\(27) & ((\ALU|Mux22~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(27),
	datab => \ALU|ALT_INV_Add1~69_sumout\,
	datac => \ALU|ALT_INV_Mux22~0_combout\,
	combout => \ALU|Mux22~1_combout\);

\IO_IN[10]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IO_IN(10),
	o => \IO_IN[10]~input_o\);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a10\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "dmemory.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memory:D-Memory|altsyncram:ram_rtl_0|altsyncram_auc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \UC|DM_Wr~q\,
	portare => VCC,
	clk0 => \clock~input_o\,
	portadatain => \D-Memory|ram_rtl_0|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \D-Memory|ram_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \D-Memory|ram_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

\tri1[10]~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \tri1[10]~54_combout\ = ( \IO_IN[10]~input_o\ & ( \D-Memory|ram_rtl_0|auto_generated|ram_block1a10~portadataout\ & ( (!\UC|ALU_2_DBus~q\) # (\ALU|Mux22~1_combout\) ) ) ) # ( !\IO_IN[10]~input_o\ & ( 
-- \D-Memory|ram_rtl_0|auto_generated|ram_block1a10~portadataout\ & ( (!\UC|IO_2_Reg~q\ & ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux22~1_combout\))) ) ) ) # ( \IO_IN[10]~input_o\ & ( !\D-Memory|ram_rtl_0|auto_generated|ram_block1a10~portadataout\ & ( (!\UC|DM_Rd~q\ & 
-- ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux22~1_combout\))) ) ) ) # ( !\IO_IN[10]~input_o\ & ( !\D-Memory|ram_rtl_0|auto_generated|ram_block1a10~portadataout\ & ( (!\UC|DM_Rd~q\ & (!\UC|IO_2_Reg~q\ & ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux22~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000100010001100110010100000111100001010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_ALU_2_DBus~q\,
	datab => \UC|ALT_INV_DM_Rd~q\,
	datac => \UC|ALT_INV_IO_2_Reg~q\,
	datad => \ALU|ALT_INV_Mux22~1_combout\,
	datae => \ALT_INV_IO_IN[10]~input_o\,
	dataf => \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a10~portadataout\,
	combout => \tri1[10]~54_combout\);

\inst4|g1:31:regs|dataout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[10]~54_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:31:regs|dataout\(10));

\inst4|g2:31:buffersB|F[10]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:31:buffersB|F[10]~14_combout\ = (\inst4|dec_rdB|Mux31~0_combout\ & !\inst4|g1:31:regs|dataout\(10))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~0_combout\,
	datab => \inst4|g1:31:regs|ALT_INV_dataout\(10),
	combout => \inst4|g2:31:buffersB|F[10]~14_combout\);

\inst4|g2:30:buffersB|F[10]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:30:buffersB|F[10]~4_combout\ = (\inst4|dec_rdB|Mux31~1_combout\ & !\inst4|g1:30:regs|dataout\(10))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~1_combout\,
	datab => \inst4|g1:30:regs|ALT_INV_dataout\(10),
	combout => \inst4|g2:30:buffersB|F[10]~4_combout\);

\inst4|g2:0:buffersB|F[10]~253\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[10]~253_combout\ = ( \inst4|g1:10:regs|dataout\(10) & ( \inst4|g1:14:regs|dataout\(10) & ( (!\inst4|dec_rdB|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(10)) ) ) ) # ( !\inst4|g1:10:regs|dataout\(10) & ( 
-- \inst4|g1:14:regs|dataout\(10) & ( (!\inst4|dec_rdB|Mux31~5_combout\ & ((!\inst4|dec_rdB|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(10)))) ) ) ) # ( \inst4|g1:10:regs|dataout\(10) & ( !\inst4|g1:14:regs|dataout\(10) & ( 
-- (!\inst4|dec_rdB|Mux31~6_combout\ & ((!\inst4|dec_rdB|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(10)))) ) ) ) # ( !\inst4|g1:10:regs|dataout\(10) & ( !\inst4|g1:14:regs|dataout\(10) & ( (!\inst4|dec_rdB|Mux31~5_combout\ & 
-- (!\inst4|dec_rdB|Mux31~6_combout\ & ((!\inst4|dec_rdB|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(10))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000101000001111000010001000110011001010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~4_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~5_combout\,
	datac => \inst4|dec_rdB|ALT_INV_Mux31~6_combout\,
	datad => \inst4|g1:15:regs|ALT_INV_dataout\(10),
	datae => \inst4|g1:10:regs|ALT_INV_dataout\(10),
	dataf => \inst4|g1:14:regs|ALT_INV_dataout\(10),
	combout => \inst4|g2:0:buffersB|F[10]~253_combout\);

\inst4|g2:0:buffersB|F[10]~254\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[10]~254_combout\ = ( \inst4|g1:27:regs|dataout\(10) & ( \inst4|g2:0:buffersB|F[10]~253_combout\ & ( (!\inst4|g2:30:buffersB|F[10]~4_combout\ & ((!\inst4|dec_rdB|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(10)))) ) ) ) # ( 
-- !\inst4|g1:27:regs|dataout\(10) & ( \inst4|g2:0:buffersB|F[10]~253_combout\ & ( (!\inst4|dec_rdB|Mux31~3_combout\ & (!\inst4|g2:30:buffersB|F[10]~4_combout\ & ((!\inst4|dec_rdB|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(10))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000110000001010000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~2_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~3_combout\,
	datac => \inst4|g2:30:buffersB|ALT_INV_F[10]~4_combout\,
	datad => \inst4|g1:29:regs|ALT_INV_dataout\(10),
	datae => \inst4|g1:27:regs|ALT_INV_dataout\(10),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[10]~253_combout\,
	combout => \inst4|g2:0:buffersB|F[10]~254_combout\);

\inst4|g2:26:buffersB|F[10]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:26:buffersB|F[10]~4_combout\ = (\inst4|dec_rdB|Mux31~7_combout\ & !\inst4|g1:26:regs|dataout\(10))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~7_combout\,
	datab => \inst4|g1:26:regs|ALT_INV_dataout\(10),
	combout => \inst4|g2:26:buffersB|F[10]~4_combout\);

\inst4|g2:0:buffersB|F[10]~255\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[10]~255_combout\ = ( \inst4|g1:9:regs|dataout\(10) & ( \inst4|g1:11:regs|dataout\(10) & ( (!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(10)) ) ) ) # ( !\inst4|g1:9:regs|dataout\(10) & ( 
-- \inst4|g1:11:regs|dataout\(10) & ( (!\inst4|dec_rdB|Mux31~11_combout\ & ((!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(10)))) ) ) ) # ( \inst4|g1:9:regs|dataout\(10) & ( !\inst4|g1:11:regs|dataout\(10) & ( 
-- (!\inst4|dec_rdB|Mux31~12_combout\ & ((!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(10)))) ) ) ) # ( !\inst4|g1:9:regs|dataout\(10) & ( !\inst4|g1:11:regs|dataout\(10) & ( (!\inst4|dec_rdB|Mux31~11_combout\ & 
-- (!\inst4|dec_rdB|Mux31~12_combout\ & ((!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(10))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000101000001111000010001000110011001010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~10_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~11_combout\,
	datac => \inst4|dec_rdB|ALT_INV_Mux31~12_combout\,
	datad => \inst4|g1:13:regs|ALT_INV_dataout\(10),
	datae => \inst4|g1:9:regs|ALT_INV_dataout\(10),
	dataf => \inst4|g1:11:regs|ALT_INV_dataout\(10),
	combout => \inst4|g2:0:buffersB|F[10]~255_combout\);

\inst4|g2:0:buffersB|F[10]~256\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[10]~256_combout\ = ( \inst4|g1:21:regs|dataout\(10) & ( \inst4|g2:0:buffersB|F[10]~255_combout\ & ( (!\inst4|g2:26:buffersB|F[10]~4_combout\ & ((!\inst4|dec_rdB|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(10)))) ) ) ) # ( 
-- !\inst4|g1:21:regs|dataout\(10) & ( \inst4|g2:0:buffersB|F[10]~255_combout\ & ( (!\inst4|dec_rdB|Mux31~9_combout\ & (!\inst4|g2:26:buffersB|F[10]~4_combout\ & ((!\inst4|dec_rdB|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(10))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000110000001010000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~8_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~9_combout\,
	datac => \inst4|g2:26:buffersB|ALT_INV_F[10]~4_combout\,
	datad => \inst4|g1:19:regs|ALT_INV_dataout\(10),
	datae => \inst4|g1:21:regs|ALT_INV_dataout\(10),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[10]~255_combout\,
	combout => \inst4|g2:0:buffersB|F[10]~256_combout\);

\inst4|g2:25:buffersB|F[10]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:25:buffersB|F[10]~4_combout\ = (\inst4|dec_rdB|Mux31~13_combout\ & !\inst4|g1:25:regs|dataout\(10))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~13_combout\,
	datab => \inst4|g1:25:regs|ALT_INV_dataout\(10),
	combout => \inst4|g2:25:buffersB|F[10]~4_combout\);

\inst4|g2:0:buffersB|F[10]~257\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[10]~257_combout\ = ( \inst4|g1:8:regs|dataout\(10) & ( \inst4|g1:12:regs|dataout\(10) & ( (!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(10)) ) ) ) # ( !\inst4|g1:8:regs|dataout\(10) & ( 
-- \inst4|g1:12:regs|dataout\(10) & ( (!\inst4|dec_rdB|Mux31~17_combout\ & ((!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(10)))) ) ) ) # ( \inst4|g1:8:regs|dataout\(10) & ( !\inst4|g1:12:regs|dataout\(10) & ( 
-- (!\inst4|dec_rdB|Mux31~18_combout\ & ((!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(10)))) ) ) ) # ( !\inst4|g1:8:regs|dataout\(10) & ( !\inst4|g1:12:regs|dataout\(10) & ( (!\inst4|dec_rdB|Mux31~17_combout\ & 
-- (!\inst4|dec_rdB|Mux31~18_combout\ & ((!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(10))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000101000001111000010001000110011001010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~16_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~17_combout\,
	datac => \inst4|dec_rdB|ALT_INV_Mux31~18_combout\,
	datad => \inst4|g1:20:regs|ALT_INV_dataout\(10),
	datae => \inst4|g1:8:regs|ALT_INV_dataout\(10),
	dataf => \inst4|g1:12:regs|ALT_INV_dataout\(10),
	combout => \inst4|g2:0:buffersB|F[10]~257_combout\);

\inst4|g2:0:buffersB|F[10]~258\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[10]~258_combout\ = ( \inst4|g1:28:regs|dataout\(10) & ( \inst4|g2:0:buffersB|F[10]~257_combout\ & ( (!\inst4|g2:25:buffersB|F[10]~4_combout\ & ((!\inst4|dec_rdB|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(10)))) ) ) ) # ( 
-- !\inst4|g1:28:regs|dataout\(10) & ( \inst4|g2:0:buffersB|F[10]~257_combout\ & ( (!\inst4|dec_rdB|Mux31~15_combout\ & (!\inst4|g2:25:buffersB|F[10]~4_combout\ & ((!\inst4|dec_rdB|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(10))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000110000001010000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~14_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~15_combout\,
	datac => \inst4|g2:25:buffersB|ALT_INV_F[10]~4_combout\,
	datad => \inst4|g1:24:regs|ALT_INV_dataout\(10),
	datae => \inst4|g1:28:regs|ALT_INV_dataout\(10),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[10]~257_combout\,
	combout => \inst4|g2:0:buffersB|F[10]~258_combout\);

\inst4|g2:7:buffersB|F[10]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:7:buffersB|F[10]~4_combout\ = (\inst4|dec_rdB|Mux31~19_combout\ & !\inst4|g1:7:regs|dataout\(10))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~19_combout\,
	datab => \inst4|g1:7:regs|ALT_INV_dataout\(10),
	combout => \inst4|g2:7:buffersB|F[10]~4_combout\);

\inst4|g2:3:buffersB|F[10]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:3:buffersB|F[10]~4_combout\ = (\inst4|dec_rdB|Mux31~20_combout\ & !\inst4|g1:3:regs|dataout\(10))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~20_combout\,
	datab => \inst4|g1:3:regs|ALT_INV_dataout\(10),
	combout => \inst4|g2:3:buffersB|F[10]~4_combout\);

\inst4|g2:5:buffersB|F[10]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:5:buffersB|F[10]~4_combout\ = (\inst4|dec_rdB|Mux31~21_combout\ & !\inst4|g1:5:regs|dataout\(10))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~21_combout\,
	datab => \inst4|g1:5:regs|ALT_INV_dataout\(10),
	combout => \inst4|g2:5:buffersB|F[10]~4_combout\);

\inst4|g2:0:buffersB|F[10]~259\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[10]~259_combout\ = ( \inst4|g1:1:regs|dataout\(10) & ( (!\inst4|dec_rdB|Mux31~24_combout\ & ((!\inst4|dec_rdB|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(10)))) ) ) # ( !\inst4|g1:1:regs|dataout\(10) & ( 
-- (!\inst4|dec_rdB|Mux31~24_combout\ & (!\inst4|dec_rdB|Mux31~25_combout\ & ((!\inst4|dec_rdB|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(10))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000100010001100110010000000110000001000100011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~23_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~24_combout\,
	datac => \inst4|dec_rdB|ALT_INV_Mux31~25_combout\,
	datad => \inst4|g1:2:regs|ALT_INV_dataout\(10),
	datae => \inst4|g1:1:regs|ALT_INV_dataout\(10),
	combout => \inst4|g2:0:buffersB|F[10]~259_combout\);

\inst4|g2:0:buffersB|F[10]~260\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[10]~260_combout\ = ( \inst4|g1:4:regs|dataout\(10) & ( \inst4|g2:0:buffersB|F[10]~259_combout\ & ( (!\inst4|g2:7:buffersB|F[10]~4_combout\ & (!\inst4|g2:3:buffersB|F[10]~4_combout\ & !\inst4|g2:5:buffersB|F[10]~4_combout\)) ) ) ) # 
-- ( !\inst4|g1:4:regs|dataout\(10) & ( \inst4|g2:0:buffersB|F[10]~259_combout\ & ( (!\inst4|dec_rdB|Mux31~22_combout\ & (!\inst4|g2:7:buffersB|F[10]~4_combout\ & (!\inst4|g2:3:buffersB|F[10]~4_combout\ & !\inst4|g2:5:buffersB|F[10]~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~22_combout\,
	datab => \inst4|g2:7:buffersB|ALT_INV_F[10]~4_combout\,
	datac => \inst4|g2:3:buffersB|ALT_INV_F[10]~4_combout\,
	datad => \inst4|g2:5:buffersB|ALT_INV_F[10]~4_combout\,
	datae => \inst4|g1:4:regs|ALT_INV_dataout\(10),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[10]~259_combout\,
	combout => \inst4|g2:0:buffersB|F[10]~260_combout\);

\inst4|g2:18:buffersB|F[10]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:18:buffersB|F[10]~4_combout\ = (\inst4|dec_rdB|Mux31~26_combout\ & !\inst4|g1:18:regs|dataout\(10))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~26_combout\,
	datab => \inst4|g1:18:regs|ALT_INV_dataout\(10),
	combout => \inst4|g2:18:buffersB|F[10]~4_combout\);

\inst4|g2:0:buffersB|F[10]~261\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[10]~261_combout\ = ( \inst4|g1:6:regs|dataout\(10) & ( \inst4|g1:22:regs|dataout\(10) & ( (!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(10)) ) ) ) # ( !\inst4|g1:6:regs|dataout\(10) & ( 
-- \inst4|g1:22:regs|dataout\(10) & ( (!\inst4|dec_rdB|Mux31~30_combout\ & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(10)))) ) ) ) # ( \inst4|g1:6:regs|dataout\(10) & ( !\inst4|g1:22:regs|dataout\(10) & ( 
-- (!\inst4|dec_rdB|Mux31~31_combout\ & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(10)))) ) ) ) # ( !\inst4|g1:6:regs|dataout\(10) & ( !\inst4|g1:22:regs|dataout\(10) & ( (!\inst4|dec_rdB|Mux31~30_combout\ & 
-- (!\inst4|dec_rdB|Mux31~31_combout\ & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(10))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000101000001111000010001000110011001010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~29_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~30_combout\,
	datac => \inst4|dec_rdB|ALT_INV_Mux31~31_combout\,
	datad => \inst4|g1:23:regs|ALT_INV_dataout\(10),
	datae => \inst4|g1:6:regs|ALT_INV_dataout\(10),
	dataf => \inst4|g1:22:regs|ALT_INV_dataout\(10),
	combout => \inst4|g2:0:buffersB|F[10]~261_combout\);

\inst4|g2:0:buffersB|F[10]~262\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[10]~262_combout\ = ( \inst4|g1:17:regs|dataout\(10) & ( \inst4|g2:0:buffersB|F[10]~261_combout\ & ( (!\inst4|g2:18:buffersB|F[10]~4_combout\ & ((!\inst4|dec_rdB|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(10)))) ) ) ) # ( 
-- !\inst4|g1:17:regs|dataout\(10) & ( \inst4|g2:0:buffersB|F[10]~261_combout\ & ( (!\inst4|dec_rdB|Mux31~28_combout\ & (!\inst4|g2:18:buffersB|F[10]~4_combout\ & ((!\inst4|dec_rdB|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(10))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000110000001010000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~27_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~28_combout\,
	datac => \inst4|g2:18:buffersB|ALT_INV_F[10]~4_combout\,
	datad => \inst4|g1:16:regs|ALT_INV_dataout\(10),
	datae => \inst4|g1:17:regs|ALT_INV_dataout\(10),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[10]~261_combout\,
	combout => \inst4|g2:0:buffersB|F[10]~262_combout\);

\inst4|g2:0:buffersB|F[10]~263\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[10]~263_combout\ = ( \inst4|g2:0:buffersB|F[10]~260_combout\ & ( \inst4|g2:0:buffersB|F[10]~262_combout\ & ( (!\inst4|g2:31:buffersB|F[10]~14_combout\ & (\inst4|g2:0:buffersB|F[10]~254_combout\ & 
-- (\inst4|g2:0:buffersB|F[10]~256_combout\ & \inst4|g2:0:buffersB|F[10]~258_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:31:buffersB|ALT_INV_F[10]~14_combout\,
	datab => \inst4|g2:0:buffersB|ALT_INV_F[10]~254_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[10]~256_combout\,
	datad => \inst4|g2:0:buffersB|ALT_INV_F[10]~258_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[10]~260_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[10]~262_combout\,
	combout => \inst4|g2:0:buffersB|F[10]~263_combout\);

\selector|Mux21~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \selector|Mux21~0_combout\ = (!\selector|Mux31~0_combout\ & ((\inst4|g2:0:buffersB|F[10]~263_combout\))) # (\selector|Mux31~0_combout\ & (\IR|dataout\(10)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(10),
	datab => \selector|ALT_INV_Mux31~0_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[10]~263_combout\,
	combout => \selector|Mux21~0_combout\);

\ALU|Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~65_sumout\ = SUM(( !\selector|Mux20~0_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~70\ ))
-- \ALU|Add0~66\ = CARRY(( !\selector|Mux20~0_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000010001011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(27),
	datab => \IR|ALT_INV_dataout\(26),
	datad => \selector|ALT_INV_Mux20~0_combout\,
	cin => \ALU|Add0~70\,
	sumout => \ALU|Add0~65_sumout\,
	cout => \ALU|Add0~66\);

\inst4|g1:30:regs|dataout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[11]~53_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:30:regs|dataout\(11));

\inst4|g1:29:regs|dataout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[11]~53_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:29:regs|dataout\(11));

\inst4|g1:27:regs|dataout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[11]~53_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:27:regs|dataout\(11));

\inst4|g1:15:regs|dataout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[11]~53_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:15:regs|dataout\(11));

\inst4|g1:10:regs|dataout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[11]~53_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:10:regs|dataout\(11));

\inst4|g1:14:regs|dataout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[11]~53_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux17~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:14:regs|dataout\(11));

\inst4|g2:0:buffersA|F[11]~304\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[11]~304_combout\ = (!\inst4|g1:10:regs|dataout\(11) & (((!\inst4|g1:14:regs|dataout\(11) & \inst4|dec_rdA|Mux31~6_combout\)) # (\inst4|dec_rdA|Mux31~5_combout\))) # (\inst4|g1:10:regs|dataout\(11) & (!\inst4|g1:14:regs|dataout\(11) 
-- & ((\inst4|dec_rdA|Mux31~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001110000010101100111000001010110011100000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:10:regs|ALT_INV_dataout\(11),
	datab => \inst4|g1:14:regs|ALT_INV_dataout\(11),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~5_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~6_combout\,
	combout => \inst4|g2:0:buffersA|F[11]~304_combout\);

\inst4|g2:0:buffersA|F[11]~305\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[11]~305_combout\ = ( !\inst4|g2:0:buffersA|F[11]~304_combout\ & ( (!\inst4|g1:27:regs|dataout\(11) & (!\inst4|dec_rdA|Mux31~3_combout\ & ((!\inst4|dec_rdA|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(11))))) # 
-- (\inst4|g1:27:regs|dataout\(11) & (((!\inst4|dec_rdA|Mux31~4_combout\)) # (\inst4|g1:15:regs|dataout\(11)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100110001000000000000000011110101001100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:27:regs|ALT_INV_dataout\(11),
	datab => \inst4|g1:15:regs|ALT_INV_dataout\(11),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~3_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~4_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[11]~304_combout\,
	combout => \inst4|g2:0:buffersA|F[11]~305_combout\);

\inst4|g2:0:buffersA|F[11]~306\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[11]~306_combout\ = ( \inst4|g2:0:buffersA|F[11]~305_combout\ & ( (!\inst4|g1:30:regs|dataout\(11) & (!\inst4|dec_rdA|Mux31~1_combout\ & ((!\inst4|dec_rdA|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(11))))) # 
-- (\inst4|g1:30:regs|dataout\(11) & (((!\inst4|dec_rdA|Mux31~2_combout\)) # (\inst4|g1:29:regs|dataout\(11)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:30:regs|ALT_INV_dataout\(11),
	datab => \inst4|g1:29:regs|ALT_INV_dataout\(11),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~1_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~2_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[11]~305_combout\,
	combout => \inst4|g2:0:buffersA|F[11]~306_combout\);

\inst4|g1:26:regs|dataout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[11]~53_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:26:regs|dataout\(11));

\inst4|g1:19:regs|dataout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[11]~53_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:19:regs|dataout\(11));

\inst4|g1:21:regs|dataout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[11]~53_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:21:regs|dataout\(11));

\inst4|g1:13:regs|dataout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[11]~53_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:13:regs|dataout\(11));

\inst4|g1:9:regs|dataout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[11]~53_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux22~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:9:regs|dataout\(11));

\inst4|g1:11:regs|dataout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[11]~53_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux20~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:11:regs|dataout\(11));

\inst4|g2:0:buffersA|F[11]~307\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[11]~307_combout\ = (!\inst4|g1:9:regs|dataout\(11) & (((!\inst4|g1:11:regs|dataout\(11) & \inst4|dec_rdA|Mux31~12_combout\)) # (\inst4|dec_rdA|Mux31~11_combout\))) # (\inst4|g1:9:regs|dataout\(11) & (!\inst4|g1:11:regs|dataout\(11) 
-- & ((\inst4|dec_rdA|Mux31~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001110000010101100111000001010110011100000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:9:regs|ALT_INV_dataout\(11),
	datab => \inst4|g1:11:regs|ALT_INV_dataout\(11),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~11_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~12_combout\,
	combout => \inst4|g2:0:buffersA|F[11]~307_combout\);

\inst4|g2:0:buffersA|F[11]~308\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[11]~308_combout\ = ( !\inst4|g2:0:buffersA|F[11]~307_combout\ & ( (!\inst4|g1:21:regs|dataout\(11) & (!\inst4|dec_rdA|Mux31~9_combout\ & ((!\inst4|dec_rdA|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(11))))) # 
-- (\inst4|g1:21:regs|dataout\(11) & (((!\inst4|dec_rdA|Mux31~10_combout\)) # (\inst4|g1:13:regs|dataout\(11)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100110001000000000000000011110101001100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:21:regs|ALT_INV_dataout\(11),
	datab => \inst4|g1:13:regs|ALT_INV_dataout\(11),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~9_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~10_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[11]~307_combout\,
	combout => \inst4|g2:0:buffersA|F[11]~308_combout\);

\inst4|g2:0:buffersA|F[11]~309\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[11]~309_combout\ = ( \inst4|g2:0:buffersA|F[11]~308_combout\ & ( (!\inst4|g1:26:regs|dataout\(11) & (!\inst4|dec_rdA|Mux31~7_combout\ & ((!\inst4|dec_rdA|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(11))))) # 
-- (\inst4|g1:26:regs|dataout\(11) & (((!\inst4|dec_rdA|Mux31~8_combout\)) # (\inst4|g1:19:regs|dataout\(11)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:26:regs|ALT_INV_dataout\(11),
	datab => \inst4|g1:19:regs|ALT_INV_dataout\(11),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~7_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~8_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[11]~308_combout\,
	combout => \inst4|g2:0:buffersA|F[11]~309_combout\);

\inst4|g1:25:regs|dataout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[11]~53_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:25:regs|dataout\(11));

\inst4|g1:24:regs|dataout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[11]~53_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:24:regs|dataout\(11));

\inst4|g1:28:regs|dataout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[11]~53_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:28:regs|dataout\(11));

\inst4|g1:20:regs|dataout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[11]~53_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:20:regs|dataout\(11));

\inst4|g1:8:regs|dataout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[11]~53_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:8:regs|dataout\(11));

\inst4|g1:12:regs|dataout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[11]~53_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:12:regs|dataout\(11));

\inst4|g2:0:buffersA|F[11]~310\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[11]~310_combout\ = (!\inst4|g1:8:regs|dataout\(11) & (((!\inst4|g1:12:regs|dataout\(11) & \inst4|dec_rdA|Mux31~18_combout\)) # (\inst4|dec_rdA|Mux31~17_combout\))) # (\inst4|g1:8:regs|dataout\(11) & (!\inst4|g1:12:regs|dataout\(11) 
-- & ((\inst4|dec_rdA|Mux31~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001110000010101100111000001010110011100000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:8:regs|ALT_INV_dataout\(11),
	datab => \inst4|g1:12:regs|ALT_INV_dataout\(11),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~17_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~18_combout\,
	combout => \inst4|g2:0:buffersA|F[11]~310_combout\);

\inst4|g2:0:buffersA|F[11]~311\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[11]~311_combout\ = ( !\inst4|g2:0:buffersA|F[11]~310_combout\ & ( (!\inst4|g1:28:regs|dataout\(11) & (!\inst4|dec_rdA|Mux31~15_combout\ & ((!\inst4|dec_rdA|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(11))))) # 
-- (\inst4|g1:28:regs|dataout\(11) & (((!\inst4|dec_rdA|Mux31~16_combout\)) # (\inst4|g1:20:regs|dataout\(11)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100110001000000000000000011110101001100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:28:regs|ALT_INV_dataout\(11),
	datab => \inst4|g1:20:regs|ALT_INV_dataout\(11),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~15_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~16_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[11]~310_combout\,
	combout => \inst4|g2:0:buffersA|F[11]~311_combout\);

\inst4|g2:0:buffersA|F[11]~312\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[11]~312_combout\ = ( \inst4|g2:0:buffersA|F[11]~311_combout\ & ( (!\inst4|g1:25:regs|dataout\(11) & (!\inst4|dec_rdA|Mux31~13_combout\ & ((!\inst4|dec_rdA|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(11))))) # 
-- (\inst4|g1:25:regs|dataout\(11) & (((!\inst4|dec_rdA|Mux31~14_combout\)) # (\inst4|g1:24:regs|dataout\(11)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:25:regs|ALT_INV_dataout\(11),
	datab => \inst4|g1:24:regs|ALT_INV_dataout\(11),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~13_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~14_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[11]~311_combout\,
	combout => \inst4|g2:0:buffersA|F[11]~312_combout\);

\inst4|g1:7:regs|dataout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[11]~53_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:7:regs|dataout\(11));

\inst4|g1:3:regs|dataout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[11]~53_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:3:regs|dataout\(11));

\inst4|g1:5:regs|dataout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[11]~53_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:5:regs|dataout\(11));

\inst4|g1:4:regs|dataout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[11]~53_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:4:regs|dataout\(11));

\inst4|g1:2:regs|dataout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[11]~53_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:2:regs|dataout\(11));

\inst4|g1:1:regs|dataout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[11]~53_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:1:regs|dataout\(11));

\inst4|g2:0:buffersA|F[11]~313\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[11]~313_combout\ = ( \inst4|dec_rdA|Mux31~25_combout\ & ( (\inst4|g1:1:regs|dataout\(11) & (!\inst4|dec_rdA|Mux31~24_combout\ & ((!\inst4|dec_rdA|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(11))))) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~25_combout\ & ( (!\inst4|dec_rdA|Mux31~24_combout\ & ((!\inst4|dec_rdA|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(11)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100000000001100010000000011110101000000000011000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:2:regs|ALT_INV_dataout\(11),
	datab => \inst4|g1:1:regs|ALT_INV_dataout\(11),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~23_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~24_combout\,
	datae => \inst4|dec_rdA|ALT_INV_Mux31~25_combout\,
	combout => \inst4|g2:0:buffersA|F[11]~313_combout\);

\inst4|g2:0:buffersA|F[11]~314\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[11]~314_combout\ = ( \inst4|g2:0:buffersA|F[11]~313_combout\ & ( (!\inst4|g1:5:regs|dataout\(11) & (!\inst4|dec_rdA|Mux31~21_combout\ & ((!\inst4|dec_rdA|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(11))))) # 
-- (\inst4|g1:5:regs|dataout\(11) & (((!\inst4|dec_rdA|Mux31~22_combout\)) # (\inst4|g1:4:regs|dataout\(11)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:5:regs|ALT_INV_dataout\(11),
	datab => \inst4|g1:4:regs|ALT_INV_dataout\(11),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~21_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~22_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[11]~313_combout\,
	combout => \inst4|g2:0:buffersA|F[11]~314_combout\);

\inst4|g2:0:buffersA|F[11]~315\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[11]~315_combout\ = ( \inst4|g2:0:buffersA|F[11]~314_combout\ & ( (!\inst4|g1:7:regs|dataout\(11) & (!\inst4|dec_rdA|Mux31~19_combout\ & ((!\inst4|dec_rdA|Mux31~20_combout\) # (\inst4|g1:3:regs|dataout\(11))))) # 
-- (\inst4|g1:7:regs|dataout\(11) & (((!\inst4|dec_rdA|Mux31~20_combout\)) # (\inst4|g1:3:regs|dataout\(11)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:7:regs|ALT_INV_dataout\(11),
	datab => \inst4|g1:3:regs|ALT_INV_dataout\(11),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~19_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~20_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[11]~314_combout\,
	combout => \inst4|g2:0:buffersA|F[11]~315_combout\);

\inst4|g1:18:regs|dataout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[11]~53_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:18:regs|dataout\(11));

\inst4|g1:16:regs|dataout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[11]~53_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:16:regs|dataout\(11));

\inst4|g1:17:regs|dataout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[11]~53_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:17:regs|dataout\(11));

\inst4|g1:23:regs|dataout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[11]~53_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:23:regs|dataout\(11));

\inst4|g1:6:regs|dataout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[11]~53_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:6:regs|dataout\(11));

\inst4|g1:22:regs|dataout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[11]~53_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:22:regs|dataout\(11));

\inst4|g2:0:buffersA|F[11]~316\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[11]~316_combout\ = (!\inst4|g1:6:regs|dataout\(11) & (((!\inst4|g1:22:regs|dataout\(11) & \inst4|dec_rdA|Mux31~31_combout\)) # (\inst4|dec_rdA|Mux31~30_combout\))) # (\inst4|g1:6:regs|dataout\(11) & (!\inst4|g1:22:regs|dataout\(11) 
-- & ((\inst4|dec_rdA|Mux31~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001110000010101100111000001010110011100000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:6:regs|ALT_INV_dataout\(11),
	datab => \inst4|g1:22:regs|ALT_INV_dataout\(11),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~30_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~31_combout\,
	combout => \inst4|g2:0:buffersA|F[11]~316_combout\);

\inst4|g2:0:buffersA|F[11]~317\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[11]~317_combout\ = ( !\inst4|g2:0:buffersA|F[11]~316_combout\ & ( (!\inst4|g1:17:regs|dataout\(11) & (!\inst4|dec_rdA|Mux31~28_combout\ & ((!\inst4|dec_rdA|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(11))))) # 
-- (\inst4|g1:17:regs|dataout\(11) & (((!\inst4|dec_rdA|Mux31~29_combout\)) # (\inst4|g1:23:regs|dataout\(11)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100110001000000000000000011110101001100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:17:regs|ALT_INV_dataout\(11),
	datab => \inst4|g1:23:regs|ALT_INV_dataout\(11),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~28_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~29_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[11]~316_combout\,
	combout => \inst4|g2:0:buffersA|F[11]~317_combout\);

\inst4|g2:0:buffersA|F[11]~318\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[11]~318_combout\ = ( \inst4|g2:0:buffersA|F[11]~317_combout\ & ( (!\inst4|g1:18:regs|dataout\(11) & (!\inst4|dec_rdA|Mux31~26_combout\ & ((!\inst4|dec_rdA|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(11))))) # 
-- (\inst4|g1:18:regs|dataout\(11) & (((!\inst4|dec_rdA|Mux31~27_combout\)) # (\inst4|g1:16:regs|dataout\(11)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:18:regs|ALT_INV_dataout\(11),
	datab => \inst4|g1:16:regs|ALT_INV_dataout\(11),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~26_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~27_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[11]~317_combout\,
	combout => \inst4|g2:0:buffersA|F[11]~318_combout\);

\inst4|g2:0:buffersA|F[11]~319\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[11]~319_combout\ = (\inst4|g2:0:buffersA|F[11]~309_combout\ & (\inst4|g2:0:buffersA|F[11]~312_combout\ & (\inst4|g2:0:buffersA|F[11]~315_combout\ & \inst4|g2:0:buffersA|F[11]~318_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersA|ALT_INV_F[11]~309_combout\,
	datab => \inst4|g2:0:buffersA|ALT_INV_F[11]~312_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[11]~315_combout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[11]~318_combout\,
	combout => \inst4|g2:0:buffersA|F[11]~319_combout\);

\inst4|g2:0:buffersA|F[11]~320\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[11]~320_combout\ = (\inst4|g2:0:buffersA|F[11]~306_combout\ & (\inst4|g2:0:buffersA|F[11]~319_combout\ & ((!\inst4|dec_rdA|Mux31~0_combout\) # (\inst4|g1:31:regs|dataout\(11)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001101000000000000110100000000000011010000000000001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:31:regs|ALT_INV_dataout\(11),
	datab => \inst4|dec_rdA|ALT_INV_Mux31~0_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[11]~306_combout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[11]~319_combout\,
	combout => \inst4|g2:0:buffersA|F[11]~320_combout\);

\ALU|Add1~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~65_sumout\ = SUM(( \ALU|Add0~65_sumout\ ) + ( \inst4|g2:0:buffersA|F[11]~320_combout\ ) + ( \ALU|Add1~70\ ))
-- \ALU|Add1~66\ = CARRY(( \ALU|Add0~65_sumout\ ) + ( \inst4|g2:0:buffersA|F[11]~320_combout\ ) + ( \ALU|Add1~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALU|ALT_INV_Add0~65_sumout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[11]~320_combout\,
	cin => \ALU|Add1~70\,
	sumout => \ALU|Add1~65_sumout\,
	cout => \ALU|Add1~66\);

\ALU|Mux21~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux21~0_combout\ = ( \ALU|Add1~65_sumout\ & ( (!\IR|dataout\(27)) # ((!\IR|dataout\(26) & (\ALU|Add0~65_sumout\ & \inst4|g2:0:buffersA|F[11]~320_combout\)) # (\IR|dataout\(26) & ((\inst4|g2:0:buffersA|F[11]~320_combout\) # (\ALU|Add0~65_sumout\)))) ) 
-- ) # ( !\ALU|Add1~65_sumout\ & ( (\IR|dataout\(27) & ((!\IR|dataout\(26) & (\ALU|Add0~65_sumout\ & \inst4|g2:0:buffersA|F[11]~320_combout\)) # (\IR|dataout\(26) & ((\inst4|g2:0:buffersA|F[11]~320_combout\) # (\ALU|Add0~65_sumout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010011110011011101111100000001000100111100110111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(26),
	datab => \IR|ALT_INV_dataout\(27),
	datac => \ALU|ALT_INV_Add0~65_sumout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[11]~320_combout\,
	datae => \ALU|ALT_INV_Add1~65_sumout\,
	combout => \ALU|Mux21~0_combout\);

\IO_IN[11]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IO_IN(11),
	o => \IO_IN[11]~input_o\);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a11\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "dmemory.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memory:D-Memory|altsyncram:ram_rtl_0|altsyncram_auc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \UC|DM_Wr~q\,
	portare => VCC,
	clk0 => \clock~input_o\,
	portadatain => \D-Memory|ram_rtl_0|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \D-Memory|ram_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \D-Memory|ram_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus\);

\tri1[11]~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \tri1[11]~53_combout\ = ( \IO_IN[11]~input_o\ & ( \D-Memory|ram_rtl_0|auto_generated|ram_block1a11~portadataout\ & ( (!\UC|ALU_2_DBus~q\) # (\ALU|Mux21~0_combout\) ) ) ) # ( !\IO_IN[11]~input_o\ & ( 
-- \D-Memory|ram_rtl_0|auto_generated|ram_block1a11~portadataout\ & ( (!\UC|IO_2_Reg~q\ & ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux21~0_combout\))) ) ) ) # ( \IO_IN[11]~input_o\ & ( !\D-Memory|ram_rtl_0|auto_generated|ram_block1a11~portadataout\ & ( (!\UC|DM_Rd~q\ & 
-- ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux21~0_combout\))) ) ) ) # ( !\IO_IN[11]~input_o\ & ( !\D-Memory|ram_rtl_0|auto_generated|ram_block1a11~portadataout\ & ( (!\UC|DM_Rd~q\ & (!\UC|IO_2_Reg~q\ & ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux21~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000100010001100110010100000111100001010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_ALU_2_DBus~q\,
	datab => \UC|ALT_INV_DM_Rd~q\,
	datac => \UC|ALT_INV_IO_2_Reg~q\,
	datad => \ALU|ALT_INV_Mux21~0_combout\,
	datae => \ALT_INV_IO_IN[11]~input_o\,
	dataf => \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a11~portadataout\,
	combout => \tri1[11]~53_combout\);

\inst4|g1:31:regs|dataout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[11]~53_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:31:regs|dataout\(11));

\inst4|g2:31:buffersB|F[11]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:31:buffersB|F[11]~13_combout\ = (\inst4|dec_rdB|Mux31~0_combout\ & !\inst4|g1:31:regs|dataout\(11))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~0_combout\,
	datab => \inst4|g1:31:regs|ALT_INV_dataout\(11),
	combout => \inst4|g2:31:buffersB|F[11]~13_combout\);

\inst4|g2:30:buffersB|F[11]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:30:buffersB|F[11]~3_combout\ = (\inst4|dec_rdB|Mux31~1_combout\ & !\inst4|g1:30:regs|dataout\(11))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~1_combout\,
	datab => \inst4|g1:30:regs|ALT_INV_dataout\(11),
	combout => \inst4|g2:30:buffersB|F[11]~3_combout\);

\inst4|g2:0:buffersB|F[11]~242\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[11]~242_combout\ = ( \inst4|g1:10:regs|dataout\(11) & ( \inst4|g1:14:regs|dataout\(11) & ( (!\inst4|dec_rdB|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(11)) ) ) ) # ( !\inst4|g1:10:regs|dataout\(11) & ( 
-- \inst4|g1:14:regs|dataout\(11) & ( (!\inst4|dec_rdB|Mux31~5_combout\ & ((!\inst4|dec_rdB|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(11)))) ) ) ) # ( \inst4|g1:10:regs|dataout\(11) & ( !\inst4|g1:14:regs|dataout\(11) & ( 
-- (!\inst4|dec_rdB|Mux31~6_combout\ & ((!\inst4|dec_rdB|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(11)))) ) ) ) # ( !\inst4|g1:10:regs|dataout\(11) & ( !\inst4|g1:14:regs|dataout\(11) & ( (!\inst4|dec_rdB|Mux31~5_combout\ & 
-- (!\inst4|dec_rdB|Mux31~6_combout\ & ((!\inst4|dec_rdB|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(11))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000101000001111000010001000110011001010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~4_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~5_combout\,
	datac => \inst4|dec_rdB|ALT_INV_Mux31~6_combout\,
	datad => \inst4|g1:15:regs|ALT_INV_dataout\(11),
	datae => \inst4|g1:10:regs|ALT_INV_dataout\(11),
	dataf => \inst4|g1:14:regs|ALT_INV_dataout\(11),
	combout => \inst4|g2:0:buffersB|F[11]~242_combout\);

\inst4|g2:0:buffersB|F[11]~243\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[11]~243_combout\ = ( \inst4|g1:27:regs|dataout\(11) & ( \inst4|g2:0:buffersB|F[11]~242_combout\ & ( (!\inst4|g2:30:buffersB|F[11]~3_combout\ & ((!\inst4|dec_rdB|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(11)))) ) ) ) # ( 
-- !\inst4|g1:27:regs|dataout\(11) & ( \inst4|g2:0:buffersB|F[11]~242_combout\ & ( (!\inst4|dec_rdB|Mux31~3_combout\ & (!\inst4|g2:30:buffersB|F[11]~3_combout\ & ((!\inst4|dec_rdB|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(11))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000110000001010000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~2_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~3_combout\,
	datac => \inst4|g2:30:buffersB|ALT_INV_F[11]~3_combout\,
	datad => \inst4|g1:29:regs|ALT_INV_dataout\(11),
	datae => \inst4|g1:27:regs|ALT_INV_dataout\(11),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[11]~242_combout\,
	combout => \inst4|g2:0:buffersB|F[11]~243_combout\);

\inst4|g2:26:buffersB|F[11]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:26:buffersB|F[11]~3_combout\ = (\inst4|dec_rdB|Mux31~7_combout\ & !\inst4|g1:26:regs|dataout\(11))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~7_combout\,
	datab => \inst4|g1:26:regs|ALT_INV_dataout\(11),
	combout => \inst4|g2:26:buffersB|F[11]~3_combout\);

\inst4|g2:0:buffersB|F[11]~244\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[11]~244_combout\ = ( \inst4|g1:9:regs|dataout\(11) & ( \inst4|g1:11:regs|dataout\(11) & ( (!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(11)) ) ) ) # ( !\inst4|g1:9:regs|dataout\(11) & ( 
-- \inst4|g1:11:regs|dataout\(11) & ( (!\inst4|dec_rdB|Mux31~11_combout\ & ((!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(11)))) ) ) ) # ( \inst4|g1:9:regs|dataout\(11) & ( !\inst4|g1:11:regs|dataout\(11) & ( 
-- (!\inst4|dec_rdB|Mux31~12_combout\ & ((!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(11)))) ) ) ) # ( !\inst4|g1:9:regs|dataout\(11) & ( !\inst4|g1:11:regs|dataout\(11) & ( (!\inst4|dec_rdB|Mux31~11_combout\ & 
-- (!\inst4|dec_rdB|Mux31~12_combout\ & ((!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(11))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000101000001111000010001000110011001010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~10_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~11_combout\,
	datac => \inst4|dec_rdB|ALT_INV_Mux31~12_combout\,
	datad => \inst4|g1:13:regs|ALT_INV_dataout\(11),
	datae => \inst4|g1:9:regs|ALT_INV_dataout\(11),
	dataf => \inst4|g1:11:regs|ALT_INV_dataout\(11),
	combout => \inst4|g2:0:buffersB|F[11]~244_combout\);

\inst4|g2:0:buffersB|F[11]~245\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[11]~245_combout\ = ( \inst4|g1:21:regs|dataout\(11) & ( \inst4|g2:0:buffersB|F[11]~244_combout\ & ( (!\inst4|g2:26:buffersB|F[11]~3_combout\ & ((!\inst4|dec_rdB|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(11)))) ) ) ) # ( 
-- !\inst4|g1:21:regs|dataout\(11) & ( \inst4|g2:0:buffersB|F[11]~244_combout\ & ( (!\inst4|dec_rdB|Mux31~9_combout\ & (!\inst4|g2:26:buffersB|F[11]~3_combout\ & ((!\inst4|dec_rdB|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(11))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000110000001010000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~8_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~9_combout\,
	datac => \inst4|g2:26:buffersB|ALT_INV_F[11]~3_combout\,
	datad => \inst4|g1:19:regs|ALT_INV_dataout\(11),
	datae => \inst4|g1:21:regs|ALT_INV_dataout\(11),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[11]~244_combout\,
	combout => \inst4|g2:0:buffersB|F[11]~245_combout\);

\inst4|g2:25:buffersB|F[11]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:25:buffersB|F[11]~3_combout\ = (\inst4|dec_rdB|Mux31~13_combout\ & !\inst4|g1:25:regs|dataout\(11))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~13_combout\,
	datab => \inst4|g1:25:regs|ALT_INV_dataout\(11),
	combout => \inst4|g2:25:buffersB|F[11]~3_combout\);

\inst4|g2:0:buffersB|F[11]~246\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[11]~246_combout\ = ( \inst4|g1:8:regs|dataout\(11) & ( \inst4|g1:12:regs|dataout\(11) & ( (!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(11)) ) ) ) # ( !\inst4|g1:8:regs|dataout\(11) & ( 
-- \inst4|g1:12:regs|dataout\(11) & ( (!\inst4|dec_rdB|Mux31~17_combout\ & ((!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(11)))) ) ) ) # ( \inst4|g1:8:regs|dataout\(11) & ( !\inst4|g1:12:regs|dataout\(11) & ( 
-- (!\inst4|dec_rdB|Mux31~18_combout\ & ((!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(11)))) ) ) ) # ( !\inst4|g1:8:regs|dataout\(11) & ( !\inst4|g1:12:regs|dataout\(11) & ( (!\inst4|dec_rdB|Mux31~17_combout\ & 
-- (!\inst4|dec_rdB|Mux31~18_combout\ & ((!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(11))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000101000001111000010001000110011001010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~16_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~17_combout\,
	datac => \inst4|dec_rdB|ALT_INV_Mux31~18_combout\,
	datad => \inst4|g1:20:regs|ALT_INV_dataout\(11),
	datae => \inst4|g1:8:regs|ALT_INV_dataout\(11),
	dataf => \inst4|g1:12:regs|ALT_INV_dataout\(11),
	combout => \inst4|g2:0:buffersB|F[11]~246_combout\);

\inst4|g2:0:buffersB|F[11]~247\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[11]~247_combout\ = ( \inst4|g1:28:regs|dataout\(11) & ( \inst4|g2:0:buffersB|F[11]~246_combout\ & ( (!\inst4|g2:25:buffersB|F[11]~3_combout\ & ((!\inst4|dec_rdB|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(11)))) ) ) ) # ( 
-- !\inst4|g1:28:regs|dataout\(11) & ( \inst4|g2:0:buffersB|F[11]~246_combout\ & ( (!\inst4|dec_rdB|Mux31~15_combout\ & (!\inst4|g2:25:buffersB|F[11]~3_combout\ & ((!\inst4|dec_rdB|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(11))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000110000001010000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~14_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~15_combout\,
	datac => \inst4|g2:25:buffersB|ALT_INV_F[11]~3_combout\,
	datad => \inst4|g1:24:regs|ALT_INV_dataout\(11),
	datae => \inst4|g1:28:regs|ALT_INV_dataout\(11),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[11]~246_combout\,
	combout => \inst4|g2:0:buffersB|F[11]~247_combout\);

\inst4|g2:7:buffersB|F[11]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:7:buffersB|F[11]~3_combout\ = (\inst4|dec_rdB|Mux31~19_combout\ & !\inst4|g1:7:regs|dataout\(11))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~19_combout\,
	datab => \inst4|g1:7:regs|ALT_INV_dataout\(11),
	combout => \inst4|g2:7:buffersB|F[11]~3_combout\);

\inst4|g2:3:buffersB|F[11]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:3:buffersB|F[11]~3_combout\ = (\inst4|dec_rdB|Mux31~20_combout\ & !\inst4|g1:3:regs|dataout\(11))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~20_combout\,
	datab => \inst4|g1:3:regs|ALT_INV_dataout\(11),
	combout => \inst4|g2:3:buffersB|F[11]~3_combout\);

\inst4|g2:5:buffersB|F[11]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:5:buffersB|F[11]~3_combout\ = (\inst4|dec_rdB|Mux31~21_combout\ & !\inst4|g1:5:regs|dataout\(11))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~21_combout\,
	datab => \inst4|g1:5:regs|ALT_INV_dataout\(11),
	combout => \inst4|g2:5:buffersB|F[11]~3_combout\);

\inst4|g2:0:buffersB|F[11]~248\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[11]~248_combout\ = ( \inst4|g1:1:regs|dataout\(11) & ( (!\inst4|dec_rdB|Mux31~24_combout\ & ((!\inst4|dec_rdB|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(11)))) ) ) # ( !\inst4|g1:1:regs|dataout\(11) & ( 
-- (!\inst4|dec_rdB|Mux31~24_combout\ & (!\inst4|dec_rdB|Mux31~25_combout\ & ((!\inst4|dec_rdB|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(11))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000100010001100110010000000110000001000100011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~23_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~24_combout\,
	datac => \inst4|dec_rdB|ALT_INV_Mux31~25_combout\,
	datad => \inst4|g1:2:regs|ALT_INV_dataout\(11),
	datae => \inst4|g1:1:regs|ALT_INV_dataout\(11),
	combout => \inst4|g2:0:buffersB|F[11]~248_combout\);

\inst4|g2:0:buffersB|F[11]~249\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[11]~249_combout\ = ( \inst4|g1:4:regs|dataout\(11) & ( \inst4|g2:0:buffersB|F[11]~248_combout\ & ( (!\inst4|g2:7:buffersB|F[11]~3_combout\ & (!\inst4|g2:3:buffersB|F[11]~3_combout\ & !\inst4|g2:5:buffersB|F[11]~3_combout\)) ) ) ) # 
-- ( !\inst4|g1:4:regs|dataout\(11) & ( \inst4|g2:0:buffersB|F[11]~248_combout\ & ( (!\inst4|dec_rdB|Mux31~22_combout\ & (!\inst4|g2:7:buffersB|F[11]~3_combout\ & (!\inst4|g2:3:buffersB|F[11]~3_combout\ & !\inst4|g2:5:buffersB|F[11]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~22_combout\,
	datab => \inst4|g2:7:buffersB|ALT_INV_F[11]~3_combout\,
	datac => \inst4|g2:3:buffersB|ALT_INV_F[11]~3_combout\,
	datad => \inst4|g2:5:buffersB|ALT_INV_F[11]~3_combout\,
	datae => \inst4|g1:4:regs|ALT_INV_dataout\(11),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[11]~248_combout\,
	combout => \inst4|g2:0:buffersB|F[11]~249_combout\);

\inst4|g2:18:buffersB|F[11]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:18:buffersB|F[11]~3_combout\ = (\inst4|dec_rdB|Mux31~26_combout\ & !\inst4|g1:18:regs|dataout\(11))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~26_combout\,
	datab => \inst4|g1:18:regs|ALT_INV_dataout\(11),
	combout => \inst4|g2:18:buffersB|F[11]~3_combout\);

\inst4|g2:0:buffersB|F[11]~250\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[11]~250_combout\ = ( \inst4|g1:6:regs|dataout\(11) & ( \inst4|g1:22:regs|dataout\(11) & ( (!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(11)) ) ) ) # ( !\inst4|g1:6:regs|dataout\(11) & ( 
-- \inst4|g1:22:regs|dataout\(11) & ( (!\inst4|dec_rdB|Mux31~30_combout\ & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(11)))) ) ) ) # ( \inst4|g1:6:regs|dataout\(11) & ( !\inst4|g1:22:regs|dataout\(11) & ( 
-- (!\inst4|dec_rdB|Mux31~31_combout\ & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(11)))) ) ) ) # ( !\inst4|g1:6:regs|dataout\(11) & ( !\inst4|g1:22:regs|dataout\(11) & ( (!\inst4|dec_rdB|Mux31~30_combout\ & 
-- (!\inst4|dec_rdB|Mux31~31_combout\ & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(11))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000101000001111000010001000110011001010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~29_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~30_combout\,
	datac => \inst4|dec_rdB|ALT_INV_Mux31~31_combout\,
	datad => \inst4|g1:23:regs|ALT_INV_dataout\(11),
	datae => \inst4|g1:6:regs|ALT_INV_dataout\(11),
	dataf => \inst4|g1:22:regs|ALT_INV_dataout\(11),
	combout => \inst4|g2:0:buffersB|F[11]~250_combout\);

\inst4|g2:0:buffersB|F[11]~251\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[11]~251_combout\ = ( \inst4|g1:17:regs|dataout\(11) & ( \inst4|g2:0:buffersB|F[11]~250_combout\ & ( (!\inst4|g2:18:buffersB|F[11]~3_combout\ & ((!\inst4|dec_rdB|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(11)))) ) ) ) # ( 
-- !\inst4|g1:17:regs|dataout\(11) & ( \inst4|g2:0:buffersB|F[11]~250_combout\ & ( (!\inst4|dec_rdB|Mux31~28_combout\ & (!\inst4|g2:18:buffersB|F[11]~3_combout\ & ((!\inst4|dec_rdB|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(11))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000110000001010000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~27_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~28_combout\,
	datac => \inst4|g2:18:buffersB|ALT_INV_F[11]~3_combout\,
	datad => \inst4|g1:16:regs|ALT_INV_dataout\(11),
	datae => \inst4|g1:17:regs|ALT_INV_dataout\(11),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[11]~250_combout\,
	combout => \inst4|g2:0:buffersB|F[11]~251_combout\);

\inst4|g2:0:buffersB|F[11]~252\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[11]~252_combout\ = ( \inst4|g2:0:buffersB|F[11]~249_combout\ & ( \inst4|g2:0:buffersB|F[11]~251_combout\ & ( (!\inst4|g2:31:buffersB|F[11]~13_combout\ & (\inst4|g2:0:buffersB|F[11]~243_combout\ & 
-- (\inst4|g2:0:buffersB|F[11]~245_combout\ & \inst4|g2:0:buffersB|F[11]~247_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:31:buffersB|ALT_INV_F[11]~13_combout\,
	datab => \inst4|g2:0:buffersB|ALT_INV_F[11]~243_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[11]~245_combout\,
	datad => \inst4|g2:0:buffersB|ALT_INV_F[11]~247_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[11]~249_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[11]~251_combout\,
	combout => \inst4|g2:0:buffersB|F[11]~252_combout\);

\selector|Mux20~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \selector|Mux20~0_combout\ = (!\selector|Mux31~0_combout\ & ((\inst4|g2:0:buffersB|F[11]~252_combout\))) # (\selector|Mux31~0_combout\ & (\IR|dataout\(11)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(11),
	datab => \selector|ALT_INV_Mux31~0_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[11]~252_combout\,
	combout => \selector|Mux20~0_combout\);

\ALU|Add0~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~105_sumout\ = SUM(( !\selector|Mux19~0_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~66\ ))
-- \ALU|Add0~106\ = CARRY(( !\selector|Mux19~0_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000010001011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(27),
	datab => \IR|ALT_INV_dataout\(26),
	datad => \selector|ALT_INV_Mux19~0_combout\,
	cin => \ALU|Add0~66\,
	sumout => \ALU|Add0~105_sumout\,
	cout => \ALU|Add0~106\);

\inst4|g1:30:regs|dataout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[12]~52_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:30:regs|dataout\(12));

\inst4|g1:29:regs|dataout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[12]~52_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:29:regs|dataout\(12));

\inst4|g1:27:regs|dataout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[12]~52_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:27:regs|dataout\(12));

\inst4|g1:15:regs|dataout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[12]~52_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:15:regs|dataout\(12));

\inst4|g1:10:regs|dataout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[12]~52_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:10:regs|dataout\(12));

\inst4|g1:14:regs|dataout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[12]~52_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux17~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:14:regs|dataout\(12));

\inst4|g2:0:buffersA|F[12]~470\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[12]~470_combout\ = (!\inst4|g1:10:regs|dataout\(12) & (((!\inst4|g1:14:regs|dataout\(12) & \inst4|dec_rdA|Mux31~6_combout\)) # (\inst4|dec_rdA|Mux31~5_combout\))) # (\inst4|g1:10:regs|dataout\(12) & (!\inst4|g1:14:regs|dataout\(12) 
-- & ((\inst4|dec_rdA|Mux31~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001110000010101100111000001010110011100000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:10:regs|ALT_INV_dataout\(12),
	datab => \inst4|g1:14:regs|ALT_INV_dataout\(12),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~5_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~6_combout\,
	combout => \inst4|g2:0:buffersA|F[12]~470_combout\);

\inst4|g2:0:buffersA|F[12]~471\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[12]~471_combout\ = ( !\inst4|g2:0:buffersA|F[12]~470_combout\ & ( (!\inst4|g1:27:regs|dataout\(12) & (!\inst4|dec_rdA|Mux31~3_combout\ & ((!\inst4|dec_rdA|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(12))))) # 
-- (\inst4|g1:27:regs|dataout\(12) & (((!\inst4|dec_rdA|Mux31~4_combout\)) # (\inst4|g1:15:regs|dataout\(12)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100110001000000000000000011110101001100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:27:regs|ALT_INV_dataout\(12),
	datab => \inst4|g1:15:regs|ALT_INV_dataout\(12),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~3_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~4_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[12]~470_combout\,
	combout => \inst4|g2:0:buffersA|F[12]~471_combout\);

\inst4|g2:0:buffersA|F[12]~472\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[12]~472_combout\ = ( \inst4|g2:0:buffersA|F[12]~471_combout\ & ( (!\inst4|g1:30:regs|dataout\(12) & (!\inst4|dec_rdA|Mux31~1_combout\ & ((!\inst4|dec_rdA|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(12))))) # 
-- (\inst4|g1:30:regs|dataout\(12) & (((!\inst4|dec_rdA|Mux31~2_combout\)) # (\inst4|g1:29:regs|dataout\(12)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:30:regs|ALT_INV_dataout\(12),
	datab => \inst4|g1:29:regs|ALT_INV_dataout\(12),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~1_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~2_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[12]~471_combout\,
	combout => \inst4|g2:0:buffersA|F[12]~472_combout\);

\inst4|g1:26:regs|dataout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[12]~52_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:26:regs|dataout\(12));

\inst4|g1:19:regs|dataout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[12]~52_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:19:regs|dataout\(12));

\inst4|g1:21:regs|dataout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[12]~52_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:21:regs|dataout\(12));

\inst4|g1:13:regs|dataout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[12]~52_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:13:regs|dataout\(12));

\inst4|g1:9:regs|dataout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[12]~52_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux22~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:9:regs|dataout\(12));

\inst4|g1:11:regs|dataout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[12]~52_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux20~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:11:regs|dataout\(12));

\inst4|g2:0:buffersA|F[12]~473\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[12]~473_combout\ = (!\inst4|g1:9:regs|dataout\(12) & (((!\inst4|g1:11:regs|dataout\(12) & \inst4|dec_rdA|Mux31~12_combout\)) # (\inst4|dec_rdA|Mux31~11_combout\))) # (\inst4|g1:9:regs|dataout\(12) & (!\inst4|g1:11:regs|dataout\(12) 
-- & ((\inst4|dec_rdA|Mux31~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001110000010101100111000001010110011100000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:9:regs|ALT_INV_dataout\(12),
	datab => \inst4|g1:11:regs|ALT_INV_dataout\(12),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~11_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~12_combout\,
	combout => \inst4|g2:0:buffersA|F[12]~473_combout\);

\inst4|g2:0:buffersA|F[12]~474\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[12]~474_combout\ = ( !\inst4|g2:0:buffersA|F[12]~473_combout\ & ( (!\inst4|g1:21:regs|dataout\(12) & (!\inst4|dec_rdA|Mux31~9_combout\ & ((!\inst4|dec_rdA|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(12))))) # 
-- (\inst4|g1:21:regs|dataout\(12) & (((!\inst4|dec_rdA|Mux31~10_combout\)) # (\inst4|g1:13:regs|dataout\(12)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100110001000000000000000011110101001100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:21:regs|ALT_INV_dataout\(12),
	datab => \inst4|g1:13:regs|ALT_INV_dataout\(12),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~9_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~10_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[12]~473_combout\,
	combout => \inst4|g2:0:buffersA|F[12]~474_combout\);

\inst4|g2:0:buffersA|F[12]~475\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[12]~475_combout\ = ( \inst4|g2:0:buffersA|F[12]~474_combout\ & ( (!\inst4|g1:26:regs|dataout\(12) & (!\inst4|dec_rdA|Mux31~7_combout\ & ((!\inst4|dec_rdA|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(12))))) # 
-- (\inst4|g1:26:regs|dataout\(12) & (((!\inst4|dec_rdA|Mux31~8_combout\)) # (\inst4|g1:19:regs|dataout\(12)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:26:regs|ALT_INV_dataout\(12),
	datab => \inst4|g1:19:regs|ALT_INV_dataout\(12),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~7_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~8_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[12]~474_combout\,
	combout => \inst4|g2:0:buffersA|F[12]~475_combout\);

\inst4|g1:25:regs|dataout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[12]~52_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:25:regs|dataout\(12));

\inst4|g1:24:regs|dataout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[12]~52_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:24:regs|dataout\(12));

\inst4|g1:28:regs|dataout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[12]~52_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:28:regs|dataout\(12));

\inst4|g1:20:regs|dataout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[12]~52_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:20:regs|dataout\(12));

\inst4|g1:8:regs|dataout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[12]~52_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:8:regs|dataout\(12));

\inst4|g1:12:regs|dataout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[12]~52_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:12:regs|dataout\(12));

\inst4|g2:0:buffersA|F[12]~476\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[12]~476_combout\ = (!\inst4|g1:8:regs|dataout\(12) & (((!\inst4|g1:12:regs|dataout\(12) & \inst4|dec_rdA|Mux31~18_combout\)) # (\inst4|dec_rdA|Mux31~17_combout\))) # (\inst4|g1:8:regs|dataout\(12) & (!\inst4|g1:12:regs|dataout\(12) 
-- & ((\inst4|dec_rdA|Mux31~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001110000010101100111000001010110011100000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:8:regs|ALT_INV_dataout\(12),
	datab => \inst4|g1:12:regs|ALT_INV_dataout\(12),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~17_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~18_combout\,
	combout => \inst4|g2:0:buffersA|F[12]~476_combout\);

\inst4|g2:0:buffersA|F[12]~477\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[12]~477_combout\ = ( !\inst4|g2:0:buffersA|F[12]~476_combout\ & ( (!\inst4|g1:28:regs|dataout\(12) & (!\inst4|dec_rdA|Mux31~15_combout\ & ((!\inst4|dec_rdA|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(12))))) # 
-- (\inst4|g1:28:regs|dataout\(12) & (((!\inst4|dec_rdA|Mux31~16_combout\)) # (\inst4|g1:20:regs|dataout\(12)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100110001000000000000000011110101001100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:28:regs|ALT_INV_dataout\(12),
	datab => \inst4|g1:20:regs|ALT_INV_dataout\(12),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~15_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~16_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[12]~476_combout\,
	combout => \inst4|g2:0:buffersA|F[12]~477_combout\);

\inst4|g2:0:buffersA|F[12]~478\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[12]~478_combout\ = ( \inst4|g2:0:buffersA|F[12]~477_combout\ & ( (!\inst4|g1:25:regs|dataout\(12) & (!\inst4|dec_rdA|Mux31~13_combout\ & ((!\inst4|dec_rdA|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(12))))) # 
-- (\inst4|g1:25:regs|dataout\(12) & (((!\inst4|dec_rdA|Mux31~14_combout\)) # (\inst4|g1:24:regs|dataout\(12)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:25:regs|ALT_INV_dataout\(12),
	datab => \inst4|g1:24:regs|ALT_INV_dataout\(12),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~13_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~14_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[12]~477_combout\,
	combout => \inst4|g2:0:buffersA|F[12]~478_combout\);

\inst4|g1:7:regs|dataout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[12]~52_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:7:regs|dataout\(12));

\inst4|g1:3:regs|dataout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[12]~52_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:3:regs|dataout\(12));

\inst4|g1:5:regs|dataout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[12]~52_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:5:regs|dataout\(12));

\inst4|g1:4:regs|dataout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[12]~52_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:4:regs|dataout\(12));

\inst4|g1:2:regs|dataout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[12]~52_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:2:regs|dataout\(12));

\inst4|g1:1:regs|dataout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[12]~52_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:1:regs|dataout\(12));

\inst4|g2:0:buffersA|F[12]~479\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[12]~479_combout\ = ( \inst4|dec_rdA|Mux31~25_combout\ & ( (\inst4|g1:1:regs|dataout\(12) & (!\inst4|dec_rdA|Mux31~24_combout\ & ((!\inst4|dec_rdA|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(12))))) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~25_combout\ & ( (!\inst4|dec_rdA|Mux31~24_combout\ & ((!\inst4|dec_rdA|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(12)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100000000001100010000000011110101000000000011000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:2:regs|ALT_INV_dataout\(12),
	datab => \inst4|g1:1:regs|ALT_INV_dataout\(12),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~23_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~24_combout\,
	datae => \inst4|dec_rdA|ALT_INV_Mux31~25_combout\,
	combout => \inst4|g2:0:buffersA|F[12]~479_combout\);

\inst4|g2:0:buffersA|F[12]~480\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[12]~480_combout\ = ( \inst4|g2:0:buffersA|F[12]~479_combout\ & ( (!\inst4|g1:5:regs|dataout\(12) & (!\inst4|dec_rdA|Mux31~21_combout\ & ((!\inst4|dec_rdA|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(12))))) # 
-- (\inst4|g1:5:regs|dataout\(12) & (((!\inst4|dec_rdA|Mux31~22_combout\)) # (\inst4|g1:4:regs|dataout\(12)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:5:regs|ALT_INV_dataout\(12),
	datab => \inst4|g1:4:regs|ALT_INV_dataout\(12),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~21_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~22_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[12]~479_combout\,
	combout => \inst4|g2:0:buffersA|F[12]~480_combout\);

\inst4|g2:0:buffersA|F[12]~481\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[12]~481_combout\ = ( \inst4|g2:0:buffersA|F[12]~480_combout\ & ( (!\inst4|g1:7:regs|dataout\(12) & (!\inst4|dec_rdA|Mux31~19_combout\ & ((!\inst4|dec_rdA|Mux31~20_combout\) # (\inst4|g1:3:regs|dataout\(12))))) # 
-- (\inst4|g1:7:regs|dataout\(12) & (((!\inst4|dec_rdA|Mux31~20_combout\)) # (\inst4|g1:3:regs|dataout\(12)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:7:regs|ALT_INV_dataout\(12),
	datab => \inst4|g1:3:regs|ALT_INV_dataout\(12),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~19_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~20_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[12]~480_combout\,
	combout => \inst4|g2:0:buffersA|F[12]~481_combout\);

\inst4|g1:18:regs|dataout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[12]~52_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:18:regs|dataout\(12));

\inst4|g1:16:regs|dataout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[12]~52_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:16:regs|dataout\(12));

\inst4|g1:17:regs|dataout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[12]~52_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:17:regs|dataout\(12));

\inst4|g1:23:regs|dataout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[12]~52_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:23:regs|dataout\(12));

\inst4|g1:6:regs|dataout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[12]~52_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:6:regs|dataout\(12));

\inst4|g1:22:regs|dataout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[12]~52_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:22:regs|dataout\(12));

\inst4|g2:0:buffersA|F[12]~482\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[12]~482_combout\ = (!\inst4|g1:6:regs|dataout\(12) & (((!\inst4|g1:22:regs|dataout\(12) & \inst4|dec_rdA|Mux31~31_combout\)) # (\inst4|dec_rdA|Mux31~30_combout\))) # (\inst4|g1:6:regs|dataout\(12) & (!\inst4|g1:22:regs|dataout\(12) 
-- & ((\inst4|dec_rdA|Mux31~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001110000010101100111000001010110011100000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:6:regs|ALT_INV_dataout\(12),
	datab => \inst4|g1:22:regs|ALT_INV_dataout\(12),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~30_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~31_combout\,
	combout => \inst4|g2:0:buffersA|F[12]~482_combout\);

\inst4|g2:0:buffersA|F[12]~483\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[12]~483_combout\ = ( !\inst4|g2:0:buffersA|F[12]~482_combout\ & ( (!\inst4|g1:17:regs|dataout\(12) & (!\inst4|dec_rdA|Mux31~28_combout\ & ((!\inst4|dec_rdA|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(12))))) # 
-- (\inst4|g1:17:regs|dataout\(12) & (((!\inst4|dec_rdA|Mux31~29_combout\)) # (\inst4|g1:23:regs|dataout\(12)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100110001000000000000000011110101001100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:17:regs|ALT_INV_dataout\(12),
	datab => \inst4|g1:23:regs|ALT_INV_dataout\(12),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~28_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~29_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[12]~482_combout\,
	combout => \inst4|g2:0:buffersA|F[12]~483_combout\);

\inst4|g2:0:buffersA|F[12]~484\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[12]~484_combout\ = ( \inst4|g2:0:buffersA|F[12]~483_combout\ & ( (!\inst4|g1:18:regs|dataout\(12) & (!\inst4|dec_rdA|Mux31~26_combout\ & ((!\inst4|dec_rdA|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(12))))) # 
-- (\inst4|g1:18:regs|dataout\(12) & (((!\inst4|dec_rdA|Mux31~27_combout\)) # (\inst4|g1:16:regs|dataout\(12)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:18:regs|ALT_INV_dataout\(12),
	datab => \inst4|g1:16:regs|ALT_INV_dataout\(12),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~26_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~27_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[12]~483_combout\,
	combout => \inst4|g2:0:buffersA|F[12]~484_combout\);

\inst4|g2:0:buffersA|F[12]~485\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[12]~485_combout\ = (\inst4|g2:0:buffersA|F[12]~475_combout\ & (\inst4|g2:0:buffersA|F[12]~478_combout\ & (\inst4|g2:0:buffersA|F[12]~481_combout\ & \inst4|g2:0:buffersA|F[12]~484_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersA|ALT_INV_F[12]~475_combout\,
	datab => \inst4|g2:0:buffersA|ALT_INV_F[12]~478_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[12]~481_combout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[12]~484_combout\,
	combout => \inst4|g2:0:buffersA|F[12]~485_combout\);

\inst4|g2:0:buffersA|F[12]~486\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[12]~486_combout\ = (\inst4|g2:0:buffersA|F[12]~472_combout\ & (\inst4|g2:0:buffersA|F[12]~485_combout\ & ((!\inst4|dec_rdA|Mux31~0_combout\) # (\inst4|g1:31:regs|dataout\(12)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001101000000000000110100000000000011010000000000001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:31:regs|ALT_INV_dataout\(12),
	datab => \inst4|dec_rdA|ALT_INV_Mux31~0_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[12]~472_combout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[12]~485_combout\,
	combout => \inst4|g2:0:buffersA|F[12]~486_combout\);

\ALU|Add1~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~105_sumout\ = SUM(( \ALU|Add0~105_sumout\ ) + ( \inst4|g2:0:buffersA|F[12]~486_combout\ ) + ( \ALU|Add1~66\ ))
-- \ALU|Add1~106\ = CARRY(( \ALU|Add0~105_sumout\ ) + ( \inst4|g2:0:buffersA|F[12]~486_combout\ ) + ( \ALU|Add1~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALU|ALT_INV_Add0~105_sumout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[12]~486_combout\,
	cin => \ALU|Add1~66\,
	sumout => \ALU|Add1~105_sumout\,
	cout => \ALU|Add1~106\);

\ALU|Mux20~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux20~0_combout\ = ( \ALU|Add1~105_sumout\ & ( (!\IR|dataout\(27)) # ((!\IR|dataout\(26) & (\ALU|Add0~105_sumout\ & \inst4|g2:0:buffersA|F[12]~486_combout\)) # (\IR|dataout\(26) & ((\inst4|g2:0:buffersA|F[12]~486_combout\) # 
-- (\ALU|Add0~105_sumout\)))) ) ) # ( !\ALU|Add1~105_sumout\ & ( (\IR|dataout\(27) & ((!\IR|dataout\(26) & (\ALU|Add0~105_sumout\ & \inst4|g2:0:buffersA|F[12]~486_combout\)) # (\IR|dataout\(26) & ((\inst4|g2:0:buffersA|F[12]~486_combout\) # 
-- (\ALU|Add0~105_sumout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010011110011011101111100000001000100111100110111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(26),
	datab => \IR|ALT_INV_dataout\(27),
	datac => \ALU|ALT_INV_Add0~105_sumout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[12]~486_combout\,
	datae => \ALU|ALT_INV_Add1~105_sumout\,
	combout => \ALU|Mux20~0_combout\);

\IO_IN[12]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IO_IN(12),
	o => \IO_IN[12]~input_o\);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a12\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "dmemory.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memory:D-Memory|altsyncram:ram_rtl_0|altsyncram_auc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \UC|DM_Wr~q\,
	portare => VCC,
	clk0 => \clock~input_o\,
	portadatain => \D-Memory|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \D-Memory|ram_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \D-Memory|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

\tri1[12]~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \tri1[12]~52_combout\ = ( \IO_IN[12]~input_o\ & ( \D-Memory|ram_rtl_0|auto_generated|ram_block1a12~portadataout\ & ( (!\UC|ALU_2_DBus~q\) # (\ALU|Mux20~0_combout\) ) ) ) # ( !\IO_IN[12]~input_o\ & ( 
-- \D-Memory|ram_rtl_0|auto_generated|ram_block1a12~portadataout\ & ( (!\UC|IO_2_Reg~q\ & ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux20~0_combout\))) ) ) ) # ( \IO_IN[12]~input_o\ & ( !\D-Memory|ram_rtl_0|auto_generated|ram_block1a12~portadataout\ & ( (!\UC|DM_Rd~q\ & 
-- ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux20~0_combout\))) ) ) ) # ( !\IO_IN[12]~input_o\ & ( !\D-Memory|ram_rtl_0|auto_generated|ram_block1a12~portadataout\ & ( (!\UC|DM_Rd~q\ & (!\UC|IO_2_Reg~q\ & ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux20~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000100010001100110010100000111100001010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_ALU_2_DBus~q\,
	datab => \UC|ALT_INV_DM_Rd~q\,
	datac => \UC|ALT_INV_IO_2_Reg~q\,
	datad => \ALU|ALT_INV_Mux20~0_combout\,
	datae => \ALT_INV_IO_IN[12]~input_o\,
	dataf => \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a12~portadataout\,
	combout => \tri1[12]~52_combout\);

\inst4|g1:31:regs|dataout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[12]~52_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:31:regs|dataout\(12));

\inst4|g2:31:buffersB|F[12]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:31:buffersB|F[12]~12_combout\ = (\inst4|dec_rdB|Mux31~0_combout\ & !\inst4|g1:31:regs|dataout\(12))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~0_combout\,
	datab => \inst4|g1:31:regs|ALT_INV_dataout\(12),
	combout => \inst4|g2:31:buffersB|F[12]~12_combout\);

\inst4|g2:30:buffersB|F[12]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:30:buffersB|F[12]~2_combout\ = (\inst4|dec_rdB|Mux31~1_combout\ & !\inst4|g1:30:regs|dataout\(12))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~1_combout\,
	datab => \inst4|g1:30:regs|ALT_INV_dataout\(12),
	combout => \inst4|g2:30:buffersB|F[12]~2_combout\);

\inst4|g2:0:buffersB|F[12]~231\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[12]~231_combout\ = ( \inst4|g1:10:regs|dataout\(12) & ( \inst4|g1:14:regs|dataout\(12) & ( (!\inst4|dec_rdB|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(12)) ) ) ) # ( !\inst4|g1:10:regs|dataout\(12) & ( 
-- \inst4|g1:14:regs|dataout\(12) & ( (!\inst4|dec_rdB|Mux31~5_combout\ & ((!\inst4|dec_rdB|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(12)))) ) ) ) # ( \inst4|g1:10:regs|dataout\(12) & ( !\inst4|g1:14:regs|dataout\(12) & ( 
-- (!\inst4|dec_rdB|Mux31~6_combout\ & ((!\inst4|dec_rdB|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(12)))) ) ) ) # ( !\inst4|g1:10:regs|dataout\(12) & ( !\inst4|g1:14:regs|dataout\(12) & ( (!\inst4|dec_rdB|Mux31~5_combout\ & 
-- (!\inst4|dec_rdB|Mux31~6_combout\ & ((!\inst4|dec_rdB|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(12))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000101000001111000010001000110011001010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~4_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~5_combout\,
	datac => \inst4|dec_rdB|ALT_INV_Mux31~6_combout\,
	datad => \inst4|g1:15:regs|ALT_INV_dataout\(12),
	datae => \inst4|g1:10:regs|ALT_INV_dataout\(12),
	dataf => \inst4|g1:14:regs|ALT_INV_dataout\(12),
	combout => \inst4|g2:0:buffersB|F[12]~231_combout\);

\inst4|g2:0:buffersB|F[12]~232\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[12]~232_combout\ = ( \inst4|g1:27:regs|dataout\(12) & ( \inst4|g2:0:buffersB|F[12]~231_combout\ & ( (!\inst4|g2:30:buffersB|F[12]~2_combout\ & ((!\inst4|dec_rdB|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(12)))) ) ) ) # ( 
-- !\inst4|g1:27:regs|dataout\(12) & ( \inst4|g2:0:buffersB|F[12]~231_combout\ & ( (!\inst4|dec_rdB|Mux31~3_combout\ & (!\inst4|g2:30:buffersB|F[12]~2_combout\ & ((!\inst4|dec_rdB|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(12))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000110000001010000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~2_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~3_combout\,
	datac => \inst4|g2:30:buffersB|ALT_INV_F[12]~2_combout\,
	datad => \inst4|g1:29:regs|ALT_INV_dataout\(12),
	datae => \inst4|g1:27:regs|ALT_INV_dataout\(12),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[12]~231_combout\,
	combout => \inst4|g2:0:buffersB|F[12]~232_combout\);

\inst4|g2:26:buffersB|F[12]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:26:buffersB|F[12]~2_combout\ = (\inst4|dec_rdB|Mux31~7_combout\ & !\inst4|g1:26:regs|dataout\(12))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~7_combout\,
	datab => \inst4|g1:26:regs|ALT_INV_dataout\(12),
	combout => \inst4|g2:26:buffersB|F[12]~2_combout\);

\inst4|g2:0:buffersB|F[12]~233\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[12]~233_combout\ = ( \inst4|g1:9:regs|dataout\(12) & ( \inst4|g1:11:regs|dataout\(12) & ( (!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(12)) ) ) ) # ( !\inst4|g1:9:regs|dataout\(12) & ( 
-- \inst4|g1:11:regs|dataout\(12) & ( (!\inst4|dec_rdB|Mux31~11_combout\ & ((!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(12)))) ) ) ) # ( \inst4|g1:9:regs|dataout\(12) & ( !\inst4|g1:11:regs|dataout\(12) & ( 
-- (!\inst4|dec_rdB|Mux31~12_combout\ & ((!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(12)))) ) ) ) # ( !\inst4|g1:9:regs|dataout\(12) & ( !\inst4|g1:11:regs|dataout\(12) & ( (!\inst4|dec_rdB|Mux31~11_combout\ & 
-- (!\inst4|dec_rdB|Mux31~12_combout\ & ((!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(12))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000101000001111000010001000110011001010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~10_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~11_combout\,
	datac => \inst4|dec_rdB|ALT_INV_Mux31~12_combout\,
	datad => \inst4|g1:13:regs|ALT_INV_dataout\(12),
	datae => \inst4|g1:9:regs|ALT_INV_dataout\(12),
	dataf => \inst4|g1:11:regs|ALT_INV_dataout\(12),
	combout => \inst4|g2:0:buffersB|F[12]~233_combout\);

\inst4|g2:0:buffersB|F[12]~234\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[12]~234_combout\ = ( \inst4|g1:21:regs|dataout\(12) & ( \inst4|g2:0:buffersB|F[12]~233_combout\ & ( (!\inst4|g2:26:buffersB|F[12]~2_combout\ & ((!\inst4|dec_rdB|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(12)))) ) ) ) # ( 
-- !\inst4|g1:21:regs|dataout\(12) & ( \inst4|g2:0:buffersB|F[12]~233_combout\ & ( (!\inst4|dec_rdB|Mux31~9_combout\ & (!\inst4|g2:26:buffersB|F[12]~2_combout\ & ((!\inst4|dec_rdB|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(12))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000110000001010000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~8_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~9_combout\,
	datac => \inst4|g2:26:buffersB|ALT_INV_F[12]~2_combout\,
	datad => \inst4|g1:19:regs|ALT_INV_dataout\(12),
	datae => \inst4|g1:21:regs|ALT_INV_dataout\(12),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[12]~233_combout\,
	combout => \inst4|g2:0:buffersB|F[12]~234_combout\);

\inst4|g2:25:buffersB|F[12]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:25:buffersB|F[12]~2_combout\ = (\inst4|dec_rdB|Mux31~13_combout\ & !\inst4|g1:25:regs|dataout\(12))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~13_combout\,
	datab => \inst4|g1:25:regs|ALT_INV_dataout\(12),
	combout => \inst4|g2:25:buffersB|F[12]~2_combout\);

\inst4|g2:0:buffersB|F[12]~235\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[12]~235_combout\ = ( \inst4|g1:8:regs|dataout\(12) & ( \inst4|g1:12:regs|dataout\(12) & ( (!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(12)) ) ) ) # ( !\inst4|g1:8:regs|dataout\(12) & ( 
-- \inst4|g1:12:regs|dataout\(12) & ( (!\inst4|dec_rdB|Mux31~17_combout\ & ((!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(12)))) ) ) ) # ( \inst4|g1:8:regs|dataout\(12) & ( !\inst4|g1:12:regs|dataout\(12) & ( 
-- (!\inst4|dec_rdB|Mux31~18_combout\ & ((!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(12)))) ) ) ) # ( !\inst4|g1:8:regs|dataout\(12) & ( !\inst4|g1:12:regs|dataout\(12) & ( (!\inst4|dec_rdB|Mux31~17_combout\ & 
-- (!\inst4|dec_rdB|Mux31~18_combout\ & ((!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(12))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000101000001111000010001000110011001010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~16_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~17_combout\,
	datac => \inst4|dec_rdB|ALT_INV_Mux31~18_combout\,
	datad => \inst4|g1:20:regs|ALT_INV_dataout\(12),
	datae => \inst4|g1:8:regs|ALT_INV_dataout\(12),
	dataf => \inst4|g1:12:regs|ALT_INV_dataout\(12),
	combout => \inst4|g2:0:buffersB|F[12]~235_combout\);

\inst4|g2:0:buffersB|F[12]~236\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[12]~236_combout\ = ( \inst4|g1:28:regs|dataout\(12) & ( \inst4|g2:0:buffersB|F[12]~235_combout\ & ( (!\inst4|g2:25:buffersB|F[12]~2_combout\ & ((!\inst4|dec_rdB|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(12)))) ) ) ) # ( 
-- !\inst4|g1:28:regs|dataout\(12) & ( \inst4|g2:0:buffersB|F[12]~235_combout\ & ( (!\inst4|dec_rdB|Mux31~15_combout\ & (!\inst4|g2:25:buffersB|F[12]~2_combout\ & ((!\inst4|dec_rdB|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(12))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000110000001010000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~14_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~15_combout\,
	datac => \inst4|g2:25:buffersB|ALT_INV_F[12]~2_combout\,
	datad => \inst4|g1:24:regs|ALT_INV_dataout\(12),
	datae => \inst4|g1:28:regs|ALT_INV_dataout\(12),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[12]~235_combout\,
	combout => \inst4|g2:0:buffersB|F[12]~236_combout\);

\inst4|g2:7:buffersB|F[12]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:7:buffersB|F[12]~2_combout\ = (\inst4|dec_rdB|Mux31~19_combout\ & !\inst4|g1:7:regs|dataout\(12))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~19_combout\,
	datab => \inst4|g1:7:regs|ALT_INV_dataout\(12),
	combout => \inst4|g2:7:buffersB|F[12]~2_combout\);

\inst4|g2:3:buffersB|F[12]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:3:buffersB|F[12]~2_combout\ = (\inst4|dec_rdB|Mux31~20_combout\ & !\inst4|g1:3:regs|dataout\(12))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~20_combout\,
	datab => \inst4|g1:3:regs|ALT_INV_dataout\(12),
	combout => \inst4|g2:3:buffersB|F[12]~2_combout\);

\inst4|g2:5:buffersB|F[12]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:5:buffersB|F[12]~2_combout\ = (\inst4|dec_rdB|Mux31~21_combout\ & !\inst4|g1:5:regs|dataout\(12))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~21_combout\,
	datab => \inst4|g1:5:regs|ALT_INV_dataout\(12),
	combout => \inst4|g2:5:buffersB|F[12]~2_combout\);

\inst4|g2:0:buffersB|F[12]~237\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[12]~237_combout\ = ( \inst4|g1:1:regs|dataout\(12) & ( (!\inst4|dec_rdB|Mux31~24_combout\ & ((!\inst4|dec_rdB|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(12)))) ) ) # ( !\inst4|g1:1:regs|dataout\(12) & ( 
-- (!\inst4|dec_rdB|Mux31~24_combout\ & (!\inst4|dec_rdB|Mux31~25_combout\ & ((!\inst4|dec_rdB|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(12))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000100010001100110010000000110000001000100011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~23_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~24_combout\,
	datac => \inst4|dec_rdB|ALT_INV_Mux31~25_combout\,
	datad => \inst4|g1:2:regs|ALT_INV_dataout\(12),
	datae => \inst4|g1:1:regs|ALT_INV_dataout\(12),
	combout => \inst4|g2:0:buffersB|F[12]~237_combout\);

\inst4|g2:0:buffersB|F[12]~238\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[12]~238_combout\ = ( \inst4|g1:4:regs|dataout\(12) & ( \inst4|g2:0:buffersB|F[12]~237_combout\ & ( (!\inst4|g2:7:buffersB|F[12]~2_combout\ & (!\inst4|g2:3:buffersB|F[12]~2_combout\ & !\inst4|g2:5:buffersB|F[12]~2_combout\)) ) ) ) # 
-- ( !\inst4|g1:4:regs|dataout\(12) & ( \inst4|g2:0:buffersB|F[12]~237_combout\ & ( (!\inst4|dec_rdB|Mux31~22_combout\ & (!\inst4|g2:7:buffersB|F[12]~2_combout\ & (!\inst4|g2:3:buffersB|F[12]~2_combout\ & !\inst4|g2:5:buffersB|F[12]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~22_combout\,
	datab => \inst4|g2:7:buffersB|ALT_INV_F[12]~2_combout\,
	datac => \inst4|g2:3:buffersB|ALT_INV_F[12]~2_combout\,
	datad => \inst4|g2:5:buffersB|ALT_INV_F[12]~2_combout\,
	datae => \inst4|g1:4:regs|ALT_INV_dataout\(12),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[12]~237_combout\,
	combout => \inst4|g2:0:buffersB|F[12]~238_combout\);

\inst4|g2:18:buffersB|F[12]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:18:buffersB|F[12]~2_combout\ = (\inst4|dec_rdB|Mux31~26_combout\ & !\inst4|g1:18:regs|dataout\(12))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~26_combout\,
	datab => \inst4|g1:18:regs|ALT_INV_dataout\(12),
	combout => \inst4|g2:18:buffersB|F[12]~2_combout\);

\inst4|g2:0:buffersB|F[12]~239\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[12]~239_combout\ = ( \inst4|g1:6:regs|dataout\(12) & ( \inst4|g1:22:regs|dataout\(12) & ( (!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(12)) ) ) ) # ( !\inst4|g1:6:regs|dataout\(12) & ( 
-- \inst4|g1:22:regs|dataout\(12) & ( (!\inst4|dec_rdB|Mux31~30_combout\ & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(12)))) ) ) ) # ( \inst4|g1:6:regs|dataout\(12) & ( !\inst4|g1:22:regs|dataout\(12) & ( 
-- (!\inst4|dec_rdB|Mux31~31_combout\ & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(12)))) ) ) ) # ( !\inst4|g1:6:regs|dataout\(12) & ( !\inst4|g1:22:regs|dataout\(12) & ( (!\inst4|dec_rdB|Mux31~30_combout\ & 
-- (!\inst4|dec_rdB|Mux31~31_combout\ & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(12))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000101000001111000010001000110011001010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~29_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~30_combout\,
	datac => \inst4|dec_rdB|ALT_INV_Mux31~31_combout\,
	datad => \inst4|g1:23:regs|ALT_INV_dataout\(12),
	datae => \inst4|g1:6:regs|ALT_INV_dataout\(12),
	dataf => \inst4|g1:22:regs|ALT_INV_dataout\(12),
	combout => \inst4|g2:0:buffersB|F[12]~239_combout\);

\inst4|g2:0:buffersB|F[12]~240\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[12]~240_combout\ = ( \inst4|g1:17:regs|dataout\(12) & ( \inst4|g2:0:buffersB|F[12]~239_combout\ & ( (!\inst4|g2:18:buffersB|F[12]~2_combout\ & ((!\inst4|dec_rdB|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(12)))) ) ) ) # ( 
-- !\inst4|g1:17:regs|dataout\(12) & ( \inst4|g2:0:buffersB|F[12]~239_combout\ & ( (!\inst4|dec_rdB|Mux31~28_combout\ & (!\inst4|g2:18:buffersB|F[12]~2_combout\ & ((!\inst4|dec_rdB|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(12))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000110000001010000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~27_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~28_combout\,
	datac => \inst4|g2:18:buffersB|ALT_INV_F[12]~2_combout\,
	datad => \inst4|g1:16:regs|ALT_INV_dataout\(12),
	datae => \inst4|g1:17:regs|ALT_INV_dataout\(12),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[12]~239_combout\,
	combout => \inst4|g2:0:buffersB|F[12]~240_combout\);

\inst4|g2:0:buffersB|F[12]~241\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[12]~241_combout\ = ( \inst4|g2:0:buffersB|F[12]~238_combout\ & ( \inst4|g2:0:buffersB|F[12]~240_combout\ & ( (!\inst4|g2:31:buffersB|F[12]~12_combout\ & (\inst4|g2:0:buffersB|F[12]~232_combout\ & 
-- (\inst4|g2:0:buffersB|F[12]~234_combout\ & \inst4|g2:0:buffersB|F[12]~236_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:31:buffersB|ALT_INV_F[12]~12_combout\,
	datab => \inst4|g2:0:buffersB|ALT_INV_F[12]~232_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[12]~234_combout\,
	datad => \inst4|g2:0:buffersB|ALT_INV_F[12]~236_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[12]~238_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[12]~240_combout\,
	combout => \inst4|g2:0:buffersB|F[12]~241_combout\);

\selector|Mux19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \selector|Mux19~0_combout\ = (!\selector|Mux31~0_combout\ & ((\inst4|g2:0:buffersB|F[12]~241_combout\))) # (\selector|Mux31~0_combout\ & (\IR|dataout\(12)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(12),
	datab => \selector|ALT_INV_Mux31~0_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[12]~241_combout\,
	combout => \selector|Mux19~0_combout\);

\ALU|Add0~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~109_sumout\ = SUM(( !\selector|Mux18~0_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~106\ ))
-- \ALU|Add0~110\ = CARRY(( !\selector|Mux18~0_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000010001011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(27),
	datab => \IR|ALT_INV_dataout\(26),
	datad => \selector|ALT_INV_Mux18~0_combout\,
	cin => \ALU|Add0~106\,
	sumout => \ALU|Add0~109_sumout\,
	cout => \ALU|Add0~110\);

\inst4|g1:30:regs|dataout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[13]~51_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:30:regs|dataout\(13));

\inst4|g1:29:regs|dataout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[13]~51_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:29:regs|dataout\(13));

\inst4|g1:27:regs|dataout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[13]~51_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:27:regs|dataout\(13));

\inst4|g1:15:regs|dataout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[13]~51_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:15:regs|dataout\(13));

\inst4|g1:10:regs|dataout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[13]~51_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:10:regs|dataout\(13));

\inst4|g1:14:regs|dataout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[13]~51_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux17~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:14:regs|dataout\(13));

\inst4|g2:0:buffersA|F[13]~487\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[13]~487_combout\ = (!\inst4|g1:10:regs|dataout\(13) & (((!\inst4|g1:14:regs|dataout\(13) & \inst4|dec_rdA|Mux31~6_combout\)) # (\inst4|dec_rdA|Mux31~5_combout\))) # (\inst4|g1:10:regs|dataout\(13) & (!\inst4|g1:14:regs|dataout\(13) 
-- & ((\inst4|dec_rdA|Mux31~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001110000010101100111000001010110011100000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:10:regs|ALT_INV_dataout\(13),
	datab => \inst4|g1:14:regs|ALT_INV_dataout\(13),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~5_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~6_combout\,
	combout => \inst4|g2:0:buffersA|F[13]~487_combout\);

\inst4|g2:0:buffersA|F[13]~488\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[13]~488_combout\ = ( !\inst4|g2:0:buffersA|F[13]~487_combout\ & ( (!\inst4|g1:27:regs|dataout\(13) & (!\inst4|dec_rdA|Mux31~3_combout\ & ((!\inst4|dec_rdA|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(13))))) # 
-- (\inst4|g1:27:regs|dataout\(13) & (((!\inst4|dec_rdA|Mux31~4_combout\)) # (\inst4|g1:15:regs|dataout\(13)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100110001000000000000000011110101001100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:27:regs|ALT_INV_dataout\(13),
	datab => \inst4|g1:15:regs|ALT_INV_dataout\(13),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~3_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~4_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[13]~487_combout\,
	combout => \inst4|g2:0:buffersA|F[13]~488_combout\);

\inst4|g2:0:buffersA|F[13]~489\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[13]~489_combout\ = ( \inst4|g2:0:buffersA|F[13]~488_combout\ & ( (!\inst4|g1:30:regs|dataout\(13) & (!\inst4|dec_rdA|Mux31~1_combout\ & ((!\inst4|dec_rdA|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(13))))) # 
-- (\inst4|g1:30:regs|dataout\(13) & (((!\inst4|dec_rdA|Mux31~2_combout\)) # (\inst4|g1:29:regs|dataout\(13)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:30:regs|ALT_INV_dataout\(13),
	datab => \inst4|g1:29:regs|ALT_INV_dataout\(13),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~1_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~2_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[13]~488_combout\,
	combout => \inst4|g2:0:buffersA|F[13]~489_combout\);

\inst4|g1:26:regs|dataout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[13]~51_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:26:regs|dataout\(13));

\inst4|g1:19:regs|dataout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[13]~51_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:19:regs|dataout\(13));

\inst4|g1:21:regs|dataout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[13]~51_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:21:regs|dataout\(13));

\inst4|g1:13:regs|dataout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[13]~51_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:13:regs|dataout\(13));

\inst4|g1:9:regs|dataout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[13]~51_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux22~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:9:regs|dataout\(13));

\inst4|g1:11:regs|dataout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[13]~51_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux20~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:11:regs|dataout\(13));

\inst4|g2:0:buffersA|F[13]~490\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[13]~490_combout\ = (!\inst4|g1:9:regs|dataout\(13) & (((!\inst4|g1:11:regs|dataout\(13) & \inst4|dec_rdA|Mux31~12_combout\)) # (\inst4|dec_rdA|Mux31~11_combout\))) # (\inst4|g1:9:regs|dataout\(13) & (!\inst4|g1:11:regs|dataout\(13) 
-- & ((\inst4|dec_rdA|Mux31~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001110000010101100111000001010110011100000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:9:regs|ALT_INV_dataout\(13),
	datab => \inst4|g1:11:regs|ALT_INV_dataout\(13),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~11_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~12_combout\,
	combout => \inst4|g2:0:buffersA|F[13]~490_combout\);

\inst4|g2:0:buffersA|F[13]~491\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[13]~491_combout\ = ( !\inst4|g2:0:buffersA|F[13]~490_combout\ & ( (!\inst4|g1:21:regs|dataout\(13) & (!\inst4|dec_rdA|Mux31~9_combout\ & ((!\inst4|dec_rdA|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(13))))) # 
-- (\inst4|g1:21:regs|dataout\(13) & (((!\inst4|dec_rdA|Mux31~10_combout\)) # (\inst4|g1:13:regs|dataout\(13)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100110001000000000000000011110101001100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:21:regs|ALT_INV_dataout\(13),
	datab => \inst4|g1:13:regs|ALT_INV_dataout\(13),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~9_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~10_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[13]~490_combout\,
	combout => \inst4|g2:0:buffersA|F[13]~491_combout\);

\inst4|g2:0:buffersA|F[13]~492\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[13]~492_combout\ = ( \inst4|g2:0:buffersA|F[13]~491_combout\ & ( (!\inst4|g1:26:regs|dataout\(13) & (!\inst4|dec_rdA|Mux31~7_combout\ & ((!\inst4|dec_rdA|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(13))))) # 
-- (\inst4|g1:26:regs|dataout\(13) & (((!\inst4|dec_rdA|Mux31~8_combout\)) # (\inst4|g1:19:regs|dataout\(13)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:26:regs|ALT_INV_dataout\(13),
	datab => \inst4|g1:19:regs|ALT_INV_dataout\(13),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~7_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~8_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[13]~491_combout\,
	combout => \inst4|g2:0:buffersA|F[13]~492_combout\);

\inst4|g1:25:regs|dataout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[13]~51_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:25:regs|dataout\(13));

\inst4|g1:24:regs|dataout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[13]~51_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:24:regs|dataout\(13));

\inst4|g1:28:regs|dataout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[13]~51_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:28:regs|dataout\(13));

\inst4|g1:20:regs|dataout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[13]~51_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:20:regs|dataout\(13));

\inst4|g1:8:regs|dataout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[13]~51_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:8:regs|dataout\(13));

\inst4|g1:12:regs|dataout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[13]~51_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:12:regs|dataout\(13));

\inst4|g2:0:buffersA|F[13]~493\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[13]~493_combout\ = (!\inst4|g1:8:regs|dataout\(13) & (((!\inst4|g1:12:regs|dataout\(13) & \inst4|dec_rdA|Mux31~18_combout\)) # (\inst4|dec_rdA|Mux31~17_combout\))) # (\inst4|g1:8:regs|dataout\(13) & (!\inst4|g1:12:regs|dataout\(13) 
-- & ((\inst4|dec_rdA|Mux31~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001110000010101100111000001010110011100000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:8:regs|ALT_INV_dataout\(13),
	datab => \inst4|g1:12:regs|ALT_INV_dataout\(13),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~17_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~18_combout\,
	combout => \inst4|g2:0:buffersA|F[13]~493_combout\);

\inst4|g2:0:buffersA|F[13]~494\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[13]~494_combout\ = ( !\inst4|g2:0:buffersA|F[13]~493_combout\ & ( (!\inst4|g1:28:regs|dataout\(13) & (!\inst4|dec_rdA|Mux31~15_combout\ & ((!\inst4|dec_rdA|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(13))))) # 
-- (\inst4|g1:28:regs|dataout\(13) & (((!\inst4|dec_rdA|Mux31~16_combout\)) # (\inst4|g1:20:regs|dataout\(13)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100110001000000000000000011110101001100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:28:regs|ALT_INV_dataout\(13),
	datab => \inst4|g1:20:regs|ALT_INV_dataout\(13),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~15_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~16_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[13]~493_combout\,
	combout => \inst4|g2:0:buffersA|F[13]~494_combout\);

\inst4|g2:0:buffersA|F[13]~495\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[13]~495_combout\ = ( \inst4|g2:0:buffersA|F[13]~494_combout\ & ( (!\inst4|g1:25:regs|dataout\(13) & (!\inst4|dec_rdA|Mux31~13_combout\ & ((!\inst4|dec_rdA|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(13))))) # 
-- (\inst4|g1:25:regs|dataout\(13) & (((!\inst4|dec_rdA|Mux31~14_combout\)) # (\inst4|g1:24:regs|dataout\(13)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:25:regs|ALT_INV_dataout\(13),
	datab => \inst4|g1:24:regs|ALT_INV_dataout\(13),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~13_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~14_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[13]~494_combout\,
	combout => \inst4|g2:0:buffersA|F[13]~495_combout\);

\inst4|g1:7:regs|dataout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[13]~51_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:7:regs|dataout\(13));

\inst4|g1:3:regs|dataout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[13]~51_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:3:regs|dataout\(13));

\inst4|g1:5:regs|dataout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[13]~51_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:5:regs|dataout\(13));

\inst4|g1:4:regs|dataout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[13]~51_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:4:regs|dataout\(13));

\inst4|g1:2:regs|dataout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[13]~51_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:2:regs|dataout\(13));

\inst4|g1:1:regs|dataout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[13]~51_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:1:regs|dataout\(13));

\inst4|g2:0:buffersA|F[13]~496\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[13]~496_combout\ = ( \inst4|dec_rdA|Mux31~25_combout\ & ( (\inst4|g1:1:regs|dataout\(13) & (!\inst4|dec_rdA|Mux31~24_combout\ & ((!\inst4|dec_rdA|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(13))))) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~25_combout\ & ( (!\inst4|dec_rdA|Mux31~24_combout\ & ((!\inst4|dec_rdA|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(13)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100000000001100010000000011110101000000000011000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:2:regs|ALT_INV_dataout\(13),
	datab => \inst4|g1:1:regs|ALT_INV_dataout\(13),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~23_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~24_combout\,
	datae => \inst4|dec_rdA|ALT_INV_Mux31~25_combout\,
	combout => \inst4|g2:0:buffersA|F[13]~496_combout\);

\inst4|g2:0:buffersA|F[13]~497\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[13]~497_combout\ = ( \inst4|g2:0:buffersA|F[13]~496_combout\ & ( (!\inst4|g1:5:regs|dataout\(13) & (!\inst4|dec_rdA|Mux31~21_combout\ & ((!\inst4|dec_rdA|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(13))))) # 
-- (\inst4|g1:5:regs|dataout\(13) & (((!\inst4|dec_rdA|Mux31~22_combout\)) # (\inst4|g1:4:regs|dataout\(13)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:5:regs|ALT_INV_dataout\(13),
	datab => \inst4|g1:4:regs|ALT_INV_dataout\(13),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~21_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~22_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[13]~496_combout\,
	combout => \inst4|g2:0:buffersA|F[13]~497_combout\);

\inst4|g2:0:buffersA|F[13]~498\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[13]~498_combout\ = ( \inst4|g2:0:buffersA|F[13]~497_combout\ & ( (!\inst4|g1:7:regs|dataout\(13) & (!\inst4|dec_rdA|Mux31~19_combout\ & ((!\inst4|dec_rdA|Mux31~20_combout\) # (\inst4|g1:3:regs|dataout\(13))))) # 
-- (\inst4|g1:7:regs|dataout\(13) & (((!\inst4|dec_rdA|Mux31~20_combout\)) # (\inst4|g1:3:regs|dataout\(13)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:7:regs|ALT_INV_dataout\(13),
	datab => \inst4|g1:3:regs|ALT_INV_dataout\(13),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~19_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~20_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[13]~497_combout\,
	combout => \inst4|g2:0:buffersA|F[13]~498_combout\);

\inst4|g1:18:regs|dataout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[13]~51_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:18:regs|dataout\(13));

\inst4|g1:16:regs|dataout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[13]~51_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:16:regs|dataout\(13));

\inst4|g1:17:regs|dataout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[13]~51_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:17:regs|dataout\(13));

\inst4|g1:23:regs|dataout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[13]~51_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:23:regs|dataout\(13));

\inst4|g1:6:regs|dataout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[13]~51_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:6:regs|dataout\(13));

\inst4|g1:22:regs|dataout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[13]~51_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:22:regs|dataout\(13));

\inst4|g2:0:buffersA|F[13]~499\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[13]~499_combout\ = (!\inst4|g1:6:regs|dataout\(13) & (((!\inst4|g1:22:regs|dataout\(13) & \inst4|dec_rdA|Mux31~31_combout\)) # (\inst4|dec_rdA|Mux31~30_combout\))) # (\inst4|g1:6:regs|dataout\(13) & (!\inst4|g1:22:regs|dataout\(13) 
-- & ((\inst4|dec_rdA|Mux31~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001110000010101100111000001010110011100000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:6:regs|ALT_INV_dataout\(13),
	datab => \inst4|g1:22:regs|ALT_INV_dataout\(13),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~30_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~31_combout\,
	combout => \inst4|g2:0:buffersA|F[13]~499_combout\);

\inst4|g2:0:buffersA|F[13]~500\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[13]~500_combout\ = ( !\inst4|g2:0:buffersA|F[13]~499_combout\ & ( (!\inst4|g1:17:regs|dataout\(13) & (!\inst4|dec_rdA|Mux31~28_combout\ & ((!\inst4|dec_rdA|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(13))))) # 
-- (\inst4|g1:17:regs|dataout\(13) & (((!\inst4|dec_rdA|Mux31~29_combout\)) # (\inst4|g1:23:regs|dataout\(13)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100110001000000000000000011110101001100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:17:regs|ALT_INV_dataout\(13),
	datab => \inst4|g1:23:regs|ALT_INV_dataout\(13),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~28_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~29_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[13]~499_combout\,
	combout => \inst4|g2:0:buffersA|F[13]~500_combout\);

\inst4|g2:0:buffersA|F[13]~501\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[13]~501_combout\ = ( \inst4|g2:0:buffersA|F[13]~500_combout\ & ( (!\inst4|g1:18:regs|dataout\(13) & (!\inst4|dec_rdA|Mux31~26_combout\ & ((!\inst4|dec_rdA|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(13))))) # 
-- (\inst4|g1:18:regs|dataout\(13) & (((!\inst4|dec_rdA|Mux31~27_combout\)) # (\inst4|g1:16:regs|dataout\(13)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:18:regs|ALT_INV_dataout\(13),
	datab => \inst4|g1:16:regs|ALT_INV_dataout\(13),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~26_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~27_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[13]~500_combout\,
	combout => \inst4|g2:0:buffersA|F[13]~501_combout\);

\inst4|g2:0:buffersA|F[13]~502\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[13]~502_combout\ = (\inst4|g2:0:buffersA|F[13]~492_combout\ & (\inst4|g2:0:buffersA|F[13]~495_combout\ & (\inst4|g2:0:buffersA|F[13]~498_combout\ & \inst4|g2:0:buffersA|F[13]~501_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersA|ALT_INV_F[13]~492_combout\,
	datab => \inst4|g2:0:buffersA|ALT_INV_F[13]~495_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[13]~498_combout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[13]~501_combout\,
	combout => \inst4|g2:0:buffersA|F[13]~502_combout\);

\inst4|g2:0:buffersA|F[13]~503\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[13]~503_combout\ = (\inst4|g2:0:buffersA|F[13]~489_combout\ & (\inst4|g2:0:buffersA|F[13]~502_combout\ & ((!\inst4|dec_rdA|Mux31~0_combout\) # (\inst4|g1:31:regs|dataout\(13)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001101000000000000110100000000000011010000000000001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:31:regs|ALT_INV_dataout\(13),
	datab => \inst4|dec_rdA|ALT_INV_Mux31~0_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[13]~489_combout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[13]~502_combout\,
	combout => \inst4|g2:0:buffersA|F[13]~503_combout\);

\ALU|Add1~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~109_sumout\ = SUM(( \ALU|Add0~109_sumout\ ) + ( \inst4|g2:0:buffersA|F[13]~503_combout\ ) + ( \ALU|Add1~106\ ))
-- \ALU|Add1~110\ = CARRY(( \ALU|Add0~109_sumout\ ) + ( \inst4|g2:0:buffersA|F[13]~503_combout\ ) + ( \ALU|Add1~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALU|ALT_INV_Add0~109_sumout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[13]~503_combout\,
	cin => \ALU|Add1~106\,
	sumout => \ALU|Add1~109_sumout\,
	cout => \ALU|Add1~110\);

\ALU|Mux19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux19~0_combout\ = ( \ALU|Add1~109_sumout\ & ( (!\IR|dataout\(27)) # ((!\IR|dataout\(26) & (\ALU|Add0~109_sumout\ & \inst4|g2:0:buffersA|F[13]~503_combout\)) # (\IR|dataout\(26) & ((\inst4|g2:0:buffersA|F[13]~503_combout\) # 
-- (\ALU|Add0~109_sumout\)))) ) ) # ( !\ALU|Add1~109_sumout\ & ( (\IR|dataout\(27) & ((!\IR|dataout\(26) & (\ALU|Add0~109_sumout\ & \inst4|g2:0:buffersA|F[13]~503_combout\)) # (\IR|dataout\(26) & ((\inst4|g2:0:buffersA|F[13]~503_combout\) # 
-- (\ALU|Add0~109_sumout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010011110011011101111100000001000100111100110111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(26),
	datab => \IR|ALT_INV_dataout\(27),
	datac => \ALU|ALT_INV_Add0~109_sumout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[13]~503_combout\,
	datae => \ALU|ALT_INV_Add1~109_sumout\,
	combout => \ALU|Mux19~0_combout\);

\IO_IN[13]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IO_IN(13),
	o => \IO_IN[13]~input_o\);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a13\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "dmemory.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memory:D-Memory|altsyncram:ram_rtl_0|altsyncram_auc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \UC|DM_Wr~q\,
	portare => VCC,
	clk0 => \clock~input_o\,
	portadatain => \D-Memory|ram_rtl_0|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \D-Memory|ram_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \D-Memory|ram_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus\);

\tri1[13]~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \tri1[13]~51_combout\ = ( \IO_IN[13]~input_o\ & ( \D-Memory|ram_rtl_0|auto_generated|ram_block1a13~portadataout\ & ( (!\UC|ALU_2_DBus~q\) # (\ALU|Mux19~0_combout\) ) ) ) # ( !\IO_IN[13]~input_o\ & ( 
-- \D-Memory|ram_rtl_0|auto_generated|ram_block1a13~portadataout\ & ( (!\UC|IO_2_Reg~q\ & ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux19~0_combout\))) ) ) ) # ( \IO_IN[13]~input_o\ & ( !\D-Memory|ram_rtl_0|auto_generated|ram_block1a13~portadataout\ & ( (!\UC|DM_Rd~q\ & 
-- ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux19~0_combout\))) ) ) ) # ( !\IO_IN[13]~input_o\ & ( !\D-Memory|ram_rtl_0|auto_generated|ram_block1a13~portadataout\ & ( (!\UC|DM_Rd~q\ & (!\UC|IO_2_Reg~q\ & ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux19~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000100010001100110010100000111100001010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_ALU_2_DBus~q\,
	datab => \UC|ALT_INV_DM_Rd~q\,
	datac => \UC|ALT_INV_IO_2_Reg~q\,
	datad => \ALU|ALT_INV_Mux19~0_combout\,
	datae => \ALT_INV_IO_IN[13]~input_o\,
	dataf => \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a13~portadataout\,
	combout => \tri1[13]~51_combout\);

\inst4|g1:31:regs|dataout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[13]~51_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:31:regs|dataout\(13));

\inst4|g2:31:buffersB|F[13]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:31:buffersB|F[13]~11_combout\ = (\inst4|dec_rdB|Mux31~0_combout\ & !\inst4|g1:31:regs|dataout\(13))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~0_combout\,
	datab => \inst4|g1:31:regs|ALT_INV_dataout\(13),
	combout => \inst4|g2:31:buffersB|F[13]~11_combout\);

\inst4|g2:30:buffersB|F[13]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:30:buffersB|F[13]~1_combout\ = (\inst4|dec_rdB|Mux31~1_combout\ & !\inst4|g1:30:regs|dataout\(13))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~1_combout\,
	datab => \inst4|g1:30:regs|ALT_INV_dataout\(13),
	combout => \inst4|g2:30:buffersB|F[13]~1_combout\);

\inst4|g2:0:buffersB|F[13]~220\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[13]~220_combout\ = ( \inst4|g1:10:regs|dataout\(13) & ( \inst4|g1:14:regs|dataout\(13) & ( (!\inst4|dec_rdB|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(13)) ) ) ) # ( !\inst4|g1:10:regs|dataout\(13) & ( 
-- \inst4|g1:14:regs|dataout\(13) & ( (!\inst4|dec_rdB|Mux31~5_combout\ & ((!\inst4|dec_rdB|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(13)))) ) ) ) # ( \inst4|g1:10:regs|dataout\(13) & ( !\inst4|g1:14:regs|dataout\(13) & ( 
-- (!\inst4|dec_rdB|Mux31~6_combout\ & ((!\inst4|dec_rdB|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(13)))) ) ) ) # ( !\inst4|g1:10:regs|dataout\(13) & ( !\inst4|g1:14:regs|dataout\(13) & ( (!\inst4|dec_rdB|Mux31~5_combout\ & 
-- (!\inst4|dec_rdB|Mux31~6_combout\ & ((!\inst4|dec_rdB|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(13))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000101000001111000010001000110011001010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~4_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~5_combout\,
	datac => \inst4|dec_rdB|ALT_INV_Mux31~6_combout\,
	datad => \inst4|g1:15:regs|ALT_INV_dataout\(13),
	datae => \inst4|g1:10:regs|ALT_INV_dataout\(13),
	dataf => \inst4|g1:14:regs|ALT_INV_dataout\(13),
	combout => \inst4|g2:0:buffersB|F[13]~220_combout\);

\inst4|g2:0:buffersB|F[13]~221\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[13]~221_combout\ = ( \inst4|g1:27:regs|dataout\(13) & ( \inst4|g2:0:buffersB|F[13]~220_combout\ & ( (!\inst4|g2:30:buffersB|F[13]~1_combout\ & ((!\inst4|dec_rdB|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(13)))) ) ) ) # ( 
-- !\inst4|g1:27:regs|dataout\(13) & ( \inst4|g2:0:buffersB|F[13]~220_combout\ & ( (!\inst4|dec_rdB|Mux31~3_combout\ & (!\inst4|g2:30:buffersB|F[13]~1_combout\ & ((!\inst4|dec_rdB|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(13))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000110000001010000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~2_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~3_combout\,
	datac => \inst4|g2:30:buffersB|ALT_INV_F[13]~1_combout\,
	datad => \inst4|g1:29:regs|ALT_INV_dataout\(13),
	datae => \inst4|g1:27:regs|ALT_INV_dataout\(13),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[13]~220_combout\,
	combout => \inst4|g2:0:buffersB|F[13]~221_combout\);

\inst4|g2:26:buffersB|F[13]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:26:buffersB|F[13]~1_combout\ = (\inst4|dec_rdB|Mux31~7_combout\ & !\inst4|g1:26:regs|dataout\(13))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~7_combout\,
	datab => \inst4|g1:26:regs|ALT_INV_dataout\(13),
	combout => \inst4|g2:26:buffersB|F[13]~1_combout\);

\inst4|g2:0:buffersB|F[13]~222\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[13]~222_combout\ = ( \inst4|g1:9:regs|dataout\(13) & ( \inst4|g1:11:regs|dataout\(13) & ( (!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(13)) ) ) ) # ( !\inst4|g1:9:regs|dataout\(13) & ( 
-- \inst4|g1:11:regs|dataout\(13) & ( (!\inst4|dec_rdB|Mux31~11_combout\ & ((!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(13)))) ) ) ) # ( \inst4|g1:9:regs|dataout\(13) & ( !\inst4|g1:11:regs|dataout\(13) & ( 
-- (!\inst4|dec_rdB|Mux31~12_combout\ & ((!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(13)))) ) ) ) # ( !\inst4|g1:9:regs|dataout\(13) & ( !\inst4|g1:11:regs|dataout\(13) & ( (!\inst4|dec_rdB|Mux31~11_combout\ & 
-- (!\inst4|dec_rdB|Mux31~12_combout\ & ((!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(13))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000101000001111000010001000110011001010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~10_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~11_combout\,
	datac => \inst4|dec_rdB|ALT_INV_Mux31~12_combout\,
	datad => \inst4|g1:13:regs|ALT_INV_dataout\(13),
	datae => \inst4|g1:9:regs|ALT_INV_dataout\(13),
	dataf => \inst4|g1:11:regs|ALT_INV_dataout\(13),
	combout => \inst4|g2:0:buffersB|F[13]~222_combout\);

\inst4|g2:0:buffersB|F[13]~223\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[13]~223_combout\ = ( \inst4|g1:21:regs|dataout\(13) & ( \inst4|g2:0:buffersB|F[13]~222_combout\ & ( (!\inst4|g2:26:buffersB|F[13]~1_combout\ & ((!\inst4|dec_rdB|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(13)))) ) ) ) # ( 
-- !\inst4|g1:21:regs|dataout\(13) & ( \inst4|g2:0:buffersB|F[13]~222_combout\ & ( (!\inst4|dec_rdB|Mux31~9_combout\ & (!\inst4|g2:26:buffersB|F[13]~1_combout\ & ((!\inst4|dec_rdB|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(13))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000110000001010000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~8_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~9_combout\,
	datac => \inst4|g2:26:buffersB|ALT_INV_F[13]~1_combout\,
	datad => \inst4|g1:19:regs|ALT_INV_dataout\(13),
	datae => \inst4|g1:21:regs|ALT_INV_dataout\(13),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[13]~222_combout\,
	combout => \inst4|g2:0:buffersB|F[13]~223_combout\);

\inst4|g2:25:buffersB|F[13]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:25:buffersB|F[13]~1_combout\ = (\inst4|dec_rdB|Mux31~13_combout\ & !\inst4|g1:25:regs|dataout\(13))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~13_combout\,
	datab => \inst4|g1:25:regs|ALT_INV_dataout\(13),
	combout => \inst4|g2:25:buffersB|F[13]~1_combout\);

\inst4|g2:0:buffersB|F[13]~224\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[13]~224_combout\ = ( \inst4|g1:8:regs|dataout\(13) & ( \inst4|g1:12:regs|dataout\(13) & ( (!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(13)) ) ) ) # ( !\inst4|g1:8:regs|dataout\(13) & ( 
-- \inst4|g1:12:regs|dataout\(13) & ( (!\inst4|dec_rdB|Mux31~17_combout\ & ((!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(13)))) ) ) ) # ( \inst4|g1:8:regs|dataout\(13) & ( !\inst4|g1:12:regs|dataout\(13) & ( 
-- (!\inst4|dec_rdB|Mux31~18_combout\ & ((!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(13)))) ) ) ) # ( !\inst4|g1:8:regs|dataout\(13) & ( !\inst4|g1:12:regs|dataout\(13) & ( (!\inst4|dec_rdB|Mux31~17_combout\ & 
-- (!\inst4|dec_rdB|Mux31~18_combout\ & ((!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(13))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000101000001111000010001000110011001010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~16_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~17_combout\,
	datac => \inst4|dec_rdB|ALT_INV_Mux31~18_combout\,
	datad => \inst4|g1:20:regs|ALT_INV_dataout\(13),
	datae => \inst4|g1:8:regs|ALT_INV_dataout\(13),
	dataf => \inst4|g1:12:regs|ALT_INV_dataout\(13),
	combout => \inst4|g2:0:buffersB|F[13]~224_combout\);

\inst4|g2:0:buffersB|F[13]~225\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[13]~225_combout\ = ( \inst4|g1:28:regs|dataout\(13) & ( \inst4|g2:0:buffersB|F[13]~224_combout\ & ( (!\inst4|g2:25:buffersB|F[13]~1_combout\ & ((!\inst4|dec_rdB|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(13)))) ) ) ) # ( 
-- !\inst4|g1:28:regs|dataout\(13) & ( \inst4|g2:0:buffersB|F[13]~224_combout\ & ( (!\inst4|dec_rdB|Mux31~15_combout\ & (!\inst4|g2:25:buffersB|F[13]~1_combout\ & ((!\inst4|dec_rdB|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(13))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000110000001010000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~14_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~15_combout\,
	datac => \inst4|g2:25:buffersB|ALT_INV_F[13]~1_combout\,
	datad => \inst4|g1:24:regs|ALT_INV_dataout\(13),
	datae => \inst4|g1:28:regs|ALT_INV_dataout\(13),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[13]~224_combout\,
	combout => \inst4|g2:0:buffersB|F[13]~225_combout\);

\inst4|g2:7:buffersB|F[13]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:7:buffersB|F[13]~1_combout\ = (\inst4|dec_rdB|Mux31~19_combout\ & !\inst4|g1:7:regs|dataout\(13))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~19_combout\,
	datab => \inst4|g1:7:regs|ALT_INV_dataout\(13),
	combout => \inst4|g2:7:buffersB|F[13]~1_combout\);

\inst4|g2:3:buffersB|F[13]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:3:buffersB|F[13]~1_combout\ = (\inst4|dec_rdB|Mux31~20_combout\ & !\inst4|g1:3:regs|dataout\(13))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~20_combout\,
	datab => \inst4|g1:3:regs|ALT_INV_dataout\(13),
	combout => \inst4|g2:3:buffersB|F[13]~1_combout\);

\inst4|g2:5:buffersB|F[13]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:5:buffersB|F[13]~1_combout\ = (\inst4|dec_rdB|Mux31~21_combout\ & !\inst4|g1:5:regs|dataout\(13))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~21_combout\,
	datab => \inst4|g1:5:regs|ALT_INV_dataout\(13),
	combout => \inst4|g2:5:buffersB|F[13]~1_combout\);

\inst4|g2:0:buffersB|F[13]~226\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[13]~226_combout\ = ( \inst4|g1:1:regs|dataout\(13) & ( (!\inst4|dec_rdB|Mux31~24_combout\ & ((!\inst4|dec_rdB|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(13)))) ) ) # ( !\inst4|g1:1:regs|dataout\(13) & ( 
-- (!\inst4|dec_rdB|Mux31~24_combout\ & (!\inst4|dec_rdB|Mux31~25_combout\ & ((!\inst4|dec_rdB|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(13))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000100010001100110010000000110000001000100011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~23_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~24_combout\,
	datac => \inst4|dec_rdB|ALT_INV_Mux31~25_combout\,
	datad => \inst4|g1:2:regs|ALT_INV_dataout\(13),
	datae => \inst4|g1:1:regs|ALT_INV_dataout\(13),
	combout => \inst4|g2:0:buffersB|F[13]~226_combout\);

\inst4|g2:0:buffersB|F[13]~227\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[13]~227_combout\ = ( \inst4|g1:4:regs|dataout\(13) & ( \inst4|g2:0:buffersB|F[13]~226_combout\ & ( (!\inst4|g2:7:buffersB|F[13]~1_combout\ & (!\inst4|g2:3:buffersB|F[13]~1_combout\ & !\inst4|g2:5:buffersB|F[13]~1_combout\)) ) ) ) # 
-- ( !\inst4|g1:4:regs|dataout\(13) & ( \inst4|g2:0:buffersB|F[13]~226_combout\ & ( (!\inst4|dec_rdB|Mux31~22_combout\ & (!\inst4|g2:7:buffersB|F[13]~1_combout\ & (!\inst4|g2:3:buffersB|F[13]~1_combout\ & !\inst4|g2:5:buffersB|F[13]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~22_combout\,
	datab => \inst4|g2:7:buffersB|ALT_INV_F[13]~1_combout\,
	datac => \inst4|g2:3:buffersB|ALT_INV_F[13]~1_combout\,
	datad => \inst4|g2:5:buffersB|ALT_INV_F[13]~1_combout\,
	datae => \inst4|g1:4:regs|ALT_INV_dataout\(13),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[13]~226_combout\,
	combout => \inst4|g2:0:buffersB|F[13]~227_combout\);

\inst4|g2:18:buffersB|F[13]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:18:buffersB|F[13]~1_combout\ = (\inst4|dec_rdB|Mux31~26_combout\ & !\inst4|g1:18:regs|dataout\(13))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~26_combout\,
	datab => \inst4|g1:18:regs|ALT_INV_dataout\(13),
	combout => \inst4|g2:18:buffersB|F[13]~1_combout\);

\inst4|g2:0:buffersB|F[13]~228\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[13]~228_combout\ = ( \inst4|g1:6:regs|dataout\(13) & ( \inst4|g1:22:regs|dataout\(13) & ( (!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(13)) ) ) ) # ( !\inst4|g1:6:regs|dataout\(13) & ( 
-- \inst4|g1:22:regs|dataout\(13) & ( (!\inst4|dec_rdB|Mux31~30_combout\ & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(13)))) ) ) ) # ( \inst4|g1:6:regs|dataout\(13) & ( !\inst4|g1:22:regs|dataout\(13) & ( 
-- (!\inst4|dec_rdB|Mux31~31_combout\ & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(13)))) ) ) ) # ( !\inst4|g1:6:regs|dataout\(13) & ( !\inst4|g1:22:regs|dataout\(13) & ( (!\inst4|dec_rdB|Mux31~30_combout\ & 
-- (!\inst4|dec_rdB|Mux31~31_combout\ & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(13))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000101000001111000010001000110011001010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~29_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~30_combout\,
	datac => \inst4|dec_rdB|ALT_INV_Mux31~31_combout\,
	datad => \inst4|g1:23:regs|ALT_INV_dataout\(13),
	datae => \inst4|g1:6:regs|ALT_INV_dataout\(13),
	dataf => \inst4|g1:22:regs|ALT_INV_dataout\(13),
	combout => \inst4|g2:0:buffersB|F[13]~228_combout\);

\inst4|g2:0:buffersB|F[13]~229\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[13]~229_combout\ = ( \inst4|g1:17:regs|dataout\(13) & ( \inst4|g2:0:buffersB|F[13]~228_combout\ & ( (!\inst4|g2:18:buffersB|F[13]~1_combout\ & ((!\inst4|dec_rdB|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(13)))) ) ) ) # ( 
-- !\inst4|g1:17:regs|dataout\(13) & ( \inst4|g2:0:buffersB|F[13]~228_combout\ & ( (!\inst4|dec_rdB|Mux31~28_combout\ & (!\inst4|g2:18:buffersB|F[13]~1_combout\ & ((!\inst4|dec_rdB|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(13))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000110000001010000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~27_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~28_combout\,
	datac => \inst4|g2:18:buffersB|ALT_INV_F[13]~1_combout\,
	datad => \inst4|g1:16:regs|ALT_INV_dataout\(13),
	datae => \inst4|g1:17:regs|ALT_INV_dataout\(13),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[13]~228_combout\,
	combout => \inst4|g2:0:buffersB|F[13]~229_combout\);

\inst4|g2:0:buffersB|F[13]~230\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[13]~230_combout\ = ( \inst4|g2:0:buffersB|F[13]~227_combout\ & ( \inst4|g2:0:buffersB|F[13]~229_combout\ & ( (!\inst4|g2:31:buffersB|F[13]~11_combout\ & (\inst4|g2:0:buffersB|F[13]~221_combout\ & 
-- (\inst4|g2:0:buffersB|F[13]~223_combout\ & \inst4|g2:0:buffersB|F[13]~225_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:31:buffersB|ALT_INV_F[13]~11_combout\,
	datab => \inst4|g2:0:buffersB|ALT_INV_F[13]~221_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[13]~223_combout\,
	datad => \inst4|g2:0:buffersB|ALT_INV_F[13]~225_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[13]~227_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[13]~229_combout\,
	combout => \inst4|g2:0:buffersB|F[13]~230_combout\);

\selector|Mux18~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \selector|Mux18~0_combout\ = (!\selector|Mux31~0_combout\ & ((\inst4|g2:0:buffersB|F[13]~230_combout\))) # (\selector|Mux31~0_combout\ & (\IR|dataout\(13)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(13),
	datab => \selector|ALT_INV_Mux31~0_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[13]~230_combout\,
	combout => \selector|Mux18~0_combout\);

\ALU|Add0~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~121_sumout\ = SUM(( !\selector|Mux17~0_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~110\ ))
-- \ALU|Add0~122\ = CARRY(( !\selector|Mux17~0_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000010001011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(27),
	datab => \IR|ALT_INV_dataout\(26),
	datad => \selector|ALT_INV_Mux17~0_combout\,
	cin => \ALU|Add0~110\,
	sumout => \ALU|Add0~121_sumout\,
	cout => \ALU|Add0~122\);

\inst4|g1:30:regs|dataout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[14]~50_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:30:regs|dataout\(14));

\inst4|g1:29:regs|dataout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[14]~50_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:29:regs|dataout\(14));

\inst4|g1:27:regs|dataout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[14]~50_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:27:regs|dataout\(14));

\inst4|g1:15:regs|dataout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[14]~50_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:15:regs|dataout\(14));

\inst4|g1:10:regs|dataout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[14]~50_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:10:regs|dataout\(14));

\inst4|g1:14:regs|dataout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[14]~50_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux17~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:14:regs|dataout\(14));

\inst4|g2:0:buffersA|F[14]~537\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[14]~537_combout\ = (!\inst4|g1:10:regs|dataout\(14) & (((!\inst4|g1:14:regs|dataout\(14) & \inst4|dec_rdA|Mux31~6_combout\)) # (\inst4|dec_rdA|Mux31~5_combout\))) # (\inst4|g1:10:regs|dataout\(14) & (!\inst4|g1:14:regs|dataout\(14) 
-- & ((\inst4|dec_rdA|Mux31~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001110000010101100111000001010110011100000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:10:regs|ALT_INV_dataout\(14),
	datab => \inst4|g1:14:regs|ALT_INV_dataout\(14),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~5_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~6_combout\,
	combout => \inst4|g2:0:buffersA|F[14]~537_combout\);

\inst4|g2:0:buffersA|F[14]~538\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[14]~538_combout\ = ( !\inst4|g2:0:buffersA|F[14]~537_combout\ & ( (!\inst4|g1:27:regs|dataout\(14) & (!\inst4|dec_rdA|Mux31~3_combout\ & ((!\inst4|dec_rdA|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(14))))) # 
-- (\inst4|g1:27:regs|dataout\(14) & (((!\inst4|dec_rdA|Mux31~4_combout\)) # (\inst4|g1:15:regs|dataout\(14)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100110001000000000000000011110101001100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:27:regs|ALT_INV_dataout\(14),
	datab => \inst4|g1:15:regs|ALT_INV_dataout\(14),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~3_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~4_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[14]~537_combout\,
	combout => \inst4|g2:0:buffersA|F[14]~538_combout\);

\inst4|g2:0:buffersA|F[14]~539\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[14]~539_combout\ = ( \inst4|g2:0:buffersA|F[14]~538_combout\ & ( (!\inst4|g1:30:regs|dataout\(14) & (!\inst4|dec_rdA|Mux31~1_combout\ & ((!\inst4|dec_rdA|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(14))))) # 
-- (\inst4|g1:30:regs|dataout\(14) & (((!\inst4|dec_rdA|Mux31~2_combout\)) # (\inst4|g1:29:regs|dataout\(14)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:30:regs|ALT_INV_dataout\(14),
	datab => \inst4|g1:29:regs|ALT_INV_dataout\(14),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~1_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~2_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[14]~538_combout\,
	combout => \inst4|g2:0:buffersA|F[14]~539_combout\);

\inst4|g1:26:regs|dataout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[14]~50_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:26:regs|dataout\(14));

\inst4|g1:19:regs|dataout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[14]~50_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:19:regs|dataout\(14));

\inst4|g1:21:regs|dataout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[14]~50_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:21:regs|dataout\(14));

\inst4|g1:13:regs|dataout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[14]~50_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:13:regs|dataout\(14));

\inst4|g1:9:regs|dataout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[14]~50_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux22~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:9:regs|dataout\(14));

\inst4|g1:11:regs|dataout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[14]~50_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux20~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:11:regs|dataout\(14));

\inst4|g2:0:buffersA|F[14]~540\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[14]~540_combout\ = (!\inst4|g1:9:regs|dataout\(14) & (((!\inst4|g1:11:regs|dataout\(14) & \inst4|dec_rdA|Mux31~12_combout\)) # (\inst4|dec_rdA|Mux31~11_combout\))) # (\inst4|g1:9:regs|dataout\(14) & (!\inst4|g1:11:regs|dataout\(14) 
-- & ((\inst4|dec_rdA|Mux31~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001110000010101100111000001010110011100000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:9:regs|ALT_INV_dataout\(14),
	datab => \inst4|g1:11:regs|ALT_INV_dataout\(14),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~11_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~12_combout\,
	combout => \inst4|g2:0:buffersA|F[14]~540_combout\);

\inst4|g2:0:buffersA|F[14]~541\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[14]~541_combout\ = ( !\inst4|g2:0:buffersA|F[14]~540_combout\ & ( (!\inst4|g1:21:regs|dataout\(14) & (!\inst4|dec_rdA|Mux31~9_combout\ & ((!\inst4|dec_rdA|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(14))))) # 
-- (\inst4|g1:21:regs|dataout\(14) & (((!\inst4|dec_rdA|Mux31~10_combout\)) # (\inst4|g1:13:regs|dataout\(14)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100110001000000000000000011110101001100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:21:regs|ALT_INV_dataout\(14),
	datab => \inst4|g1:13:regs|ALT_INV_dataout\(14),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~9_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~10_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[14]~540_combout\,
	combout => \inst4|g2:0:buffersA|F[14]~541_combout\);

\inst4|g2:0:buffersA|F[14]~542\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[14]~542_combout\ = ( \inst4|g2:0:buffersA|F[14]~541_combout\ & ( (!\inst4|g1:26:regs|dataout\(14) & (!\inst4|dec_rdA|Mux31~7_combout\ & ((!\inst4|dec_rdA|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(14))))) # 
-- (\inst4|g1:26:regs|dataout\(14) & (((!\inst4|dec_rdA|Mux31~8_combout\)) # (\inst4|g1:19:regs|dataout\(14)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:26:regs|ALT_INV_dataout\(14),
	datab => \inst4|g1:19:regs|ALT_INV_dataout\(14),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~7_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~8_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[14]~541_combout\,
	combout => \inst4|g2:0:buffersA|F[14]~542_combout\);

\inst4|g1:25:regs|dataout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[14]~50_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:25:regs|dataout\(14));

\inst4|g1:24:regs|dataout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[14]~50_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:24:regs|dataout\(14));

\inst4|g1:28:regs|dataout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[14]~50_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:28:regs|dataout\(14));

\inst4|g1:20:regs|dataout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[14]~50_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:20:regs|dataout\(14));

\inst4|g1:8:regs|dataout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[14]~50_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:8:regs|dataout\(14));

\inst4|g1:12:regs|dataout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[14]~50_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:12:regs|dataout\(14));

\inst4|g2:0:buffersA|F[14]~543\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[14]~543_combout\ = (!\inst4|g1:8:regs|dataout\(14) & (((!\inst4|g1:12:regs|dataout\(14) & \inst4|dec_rdA|Mux31~18_combout\)) # (\inst4|dec_rdA|Mux31~17_combout\))) # (\inst4|g1:8:regs|dataout\(14) & (!\inst4|g1:12:regs|dataout\(14) 
-- & ((\inst4|dec_rdA|Mux31~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001110000010101100111000001010110011100000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:8:regs|ALT_INV_dataout\(14),
	datab => \inst4|g1:12:regs|ALT_INV_dataout\(14),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~17_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~18_combout\,
	combout => \inst4|g2:0:buffersA|F[14]~543_combout\);

\inst4|g2:0:buffersA|F[14]~544\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[14]~544_combout\ = ( !\inst4|g2:0:buffersA|F[14]~543_combout\ & ( (!\inst4|g1:28:regs|dataout\(14) & (!\inst4|dec_rdA|Mux31~15_combout\ & ((!\inst4|dec_rdA|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(14))))) # 
-- (\inst4|g1:28:regs|dataout\(14) & (((!\inst4|dec_rdA|Mux31~16_combout\)) # (\inst4|g1:20:regs|dataout\(14)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100110001000000000000000011110101001100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:28:regs|ALT_INV_dataout\(14),
	datab => \inst4|g1:20:regs|ALT_INV_dataout\(14),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~15_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~16_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[14]~543_combout\,
	combout => \inst4|g2:0:buffersA|F[14]~544_combout\);

\inst4|g2:0:buffersA|F[14]~545\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[14]~545_combout\ = ( \inst4|g2:0:buffersA|F[14]~544_combout\ & ( (!\inst4|g1:25:regs|dataout\(14) & (!\inst4|dec_rdA|Mux31~13_combout\ & ((!\inst4|dec_rdA|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(14))))) # 
-- (\inst4|g1:25:regs|dataout\(14) & (((!\inst4|dec_rdA|Mux31~14_combout\)) # (\inst4|g1:24:regs|dataout\(14)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:25:regs|ALT_INV_dataout\(14),
	datab => \inst4|g1:24:regs|ALT_INV_dataout\(14),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~13_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~14_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[14]~544_combout\,
	combout => \inst4|g2:0:buffersA|F[14]~545_combout\);

\inst4|g1:7:regs|dataout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[14]~50_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:7:regs|dataout\(14));

\inst4|g1:3:regs|dataout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[14]~50_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:3:regs|dataout\(14));

\inst4|g1:5:regs|dataout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[14]~50_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:5:regs|dataout\(14));

\inst4|g1:4:regs|dataout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[14]~50_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:4:regs|dataout\(14));

\inst4|g1:2:regs|dataout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[14]~50_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:2:regs|dataout\(14));

\inst4|g1:1:regs|dataout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[14]~50_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:1:regs|dataout\(14));

\inst4|g2:0:buffersA|F[14]~546\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[14]~546_combout\ = ( \inst4|dec_rdA|Mux31~25_combout\ & ( (\inst4|g1:1:regs|dataout\(14) & (!\inst4|dec_rdA|Mux31~24_combout\ & ((!\inst4|dec_rdA|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(14))))) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~25_combout\ & ( (!\inst4|dec_rdA|Mux31~24_combout\ & ((!\inst4|dec_rdA|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(14)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100000000001100010000000011110101000000000011000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:2:regs|ALT_INV_dataout\(14),
	datab => \inst4|g1:1:regs|ALT_INV_dataout\(14),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~23_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~24_combout\,
	datae => \inst4|dec_rdA|ALT_INV_Mux31~25_combout\,
	combout => \inst4|g2:0:buffersA|F[14]~546_combout\);

\inst4|g2:0:buffersA|F[14]~547\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[14]~547_combout\ = ( \inst4|g2:0:buffersA|F[14]~546_combout\ & ( (!\inst4|g1:5:regs|dataout\(14) & (!\inst4|dec_rdA|Mux31~21_combout\ & ((!\inst4|dec_rdA|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(14))))) # 
-- (\inst4|g1:5:regs|dataout\(14) & (((!\inst4|dec_rdA|Mux31~22_combout\)) # (\inst4|g1:4:regs|dataout\(14)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:5:regs|ALT_INV_dataout\(14),
	datab => \inst4|g1:4:regs|ALT_INV_dataout\(14),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~21_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~22_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[14]~546_combout\,
	combout => \inst4|g2:0:buffersA|F[14]~547_combout\);

\inst4|g2:0:buffersA|F[14]~548\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[14]~548_combout\ = ( \inst4|g2:0:buffersA|F[14]~547_combout\ & ( (!\inst4|g1:7:regs|dataout\(14) & (!\inst4|dec_rdA|Mux31~19_combout\ & ((!\inst4|dec_rdA|Mux31~20_combout\) # (\inst4|g1:3:regs|dataout\(14))))) # 
-- (\inst4|g1:7:regs|dataout\(14) & (((!\inst4|dec_rdA|Mux31~20_combout\)) # (\inst4|g1:3:regs|dataout\(14)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:7:regs|ALT_INV_dataout\(14),
	datab => \inst4|g1:3:regs|ALT_INV_dataout\(14),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~19_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~20_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[14]~547_combout\,
	combout => \inst4|g2:0:buffersA|F[14]~548_combout\);

\inst4|g1:18:regs|dataout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[14]~50_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:18:regs|dataout\(14));

\inst4|g1:16:regs|dataout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[14]~50_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:16:regs|dataout\(14));

\inst4|g1:17:regs|dataout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[14]~50_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:17:regs|dataout\(14));

\inst4|g1:23:regs|dataout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[14]~50_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:23:regs|dataout\(14));

\inst4|g1:6:regs|dataout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[14]~50_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:6:regs|dataout\(14));

\inst4|g1:22:regs|dataout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[14]~50_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:22:regs|dataout\(14));

\inst4|g2:0:buffersA|F[14]~549\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[14]~549_combout\ = (!\inst4|g1:6:regs|dataout\(14) & (((!\inst4|g1:22:regs|dataout\(14) & \inst4|dec_rdA|Mux31~31_combout\)) # (\inst4|dec_rdA|Mux31~30_combout\))) # (\inst4|g1:6:regs|dataout\(14) & (!\inst4|g1:22:regs|dataout\(14) 
-- & ((\inst4|dec_rdA|Mux31~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001110000010101100111000001010110011100000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:6:regs|ALT_INV_dataout\(14),
	datab => \inst4|g1:22:regs|ALT_INV_dataout\(14),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~30_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~31_combout\,
	combout => \inst4|g2:0:buffersA|F[14]~549_combout\);

\inst4|g2:0:buffersA|F[14]~550\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[14]~550_combout\ = ( !\inst4|g2:0:buffersA|F[14]~549_combout\ & ( (!\inst4|g1:17:regs|dataout\(14) & (!\inst4|dec_rdA|Mux31~28_combout\ & ((!\inst4|dec_rdA|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(14))))) # 
-- (\inst4|g1:17:regs|dataout\(14) & (((!\inst4|dec_rdA|Mux31~29_combout\)) # (\inst4|g1:23:regs|dataout\(14)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100110001000000000000000011110101001100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:17:regs|ALT_INV_dataout\(14),
	datab => \inst4|g1:23:regs|ALT_INV_dataout\(14),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~28_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~29_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[14]~549_combout\,
	combout => \inst4|g2:0:buffersA|F[14]~550_combout\);

\inst4|g2:0:buffersA|F[14]~551\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[14]~551_combout\ = ( \inst4|g2:0:buffersA|F[14]~550_combout\ & ( (!\inst4|g1:18:regs|dataout\(14) & (!\inst4|dec_rdA|Mux31~26_combout\ & ((!\inst4|dec_rdA|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(14))))) # 
-- (\inst4|g1:18:regs|dataout\(14) & (((!\inst4|dec_rdA|Mux31~27_combout\)) # (\inst4|g1:16:regs|dataout\(14)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:18:regs|ALT_INV_dataout\(14),
	datab => \inst4|g1:16:regs|ALT_INV_dataout\(14),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~26_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~27_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[14]~550_combout\,
	combout => \inst4|g2:0:buffersA|F[14]~551_combout\);

\inst4|g2:0:buffersA|F[14]~552\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[14]~552_combout\ = (\inst4|g2:0:buffersA|F[14]~542_combout\ & (\inst4|g2:0:buffersA|F[14]~545_combout\ & (\inst4|g2:0:buffersA|F[14]~548_combout\ & \inst4|g2:0:buffersA|F[14]~551_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersA|ALT_INV_F[14]~542_combout\,
	datab => \inst4|g2:0:buffersA|ALT_INV_F[14]~545_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[14]~548_combout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[14]~551_combout\,
	combout => \inst4|g2:0:buffersA|F[14]~552_combout\);

\inst4|g2:0:buffersA|F[14]~553\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[14]~553_combout\ = (\inst4|g2:0:buffersA|F[14]~539_combout\ & (\inst4|g2:0:buffersA|F[14]~552_combout\ & ((!\inst4|dec_rdA|Mux31~0_combout\) # (\inst4|g1:31:regs|dataout\(14)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001101000000000000110100000000000011010000000000001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:31:regs|ALT_INV_dataout\(14),
	datab => \inst4|dec_rdA|ALT_INV_Mux31~0_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[14]~539_combout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[14]~552_combout\,
	combout => \inst4|g2:0:buffersA|F[14]~553_combout\);

\ALU|Add1~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~121_sumout\ = SUM(( \ALU|Add0~121_sumout\ ) + ( \inst4|g2:0:buffersA|F[14]~553_combout\ ) + ( \ALU|Add1~110\ ))
-- \ALU|Add1~122\ = CARRY(( \ALU|Add0~121_sumout\ ) + ( \inst4|g2:0:buffersA|F[14]~553_combout\ ) + ( \ALU|Add1~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALU|ALT_INV_Add0~121_sumout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[14]~553_combout\,
	cin => \ALU|Add1~110\,
	sumout => \ALU|Add1~121_sumout\,
	cout => \ALU|Add1~122\);

\ALU|Mux18~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux18~0_combout\ = ( \ALU|Add1~121_sumout\ & ( (!\IR|dataout\(27)) # ((!\IR|dataout\(26) & (\ALU|Add0~121_sumout\ & \inst4|g2:0:buffersA|F[14]~553_combout\)) # (\IR|dataout\(26) & ((\inst4|g2:0:buffersA|F[14]~553_combout\) # 
-- (\ALU|Add0~121_sumout\)))) ) ) # ( !\ALU|Add1~121_sumout\ & ( (\IR|dataout\(27) & ((!\IR|dataout\(26) & (\ALU|Add0~121_sumout\ & \inst4|g2:0:buffersA|F[14]~553_combout\)) # (\IR|dataout\(26) & ((\inst4|g2:0:buffersA|F[14]~553_combout\) # 
-- (\ALU|Add0~121_sumout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010011110011011101111100000001000100111100110111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(26),
	datab => \IR|ALT_INV_dataout\(27),
	datac => \ALU|ALT_INV_Add0~121_sumout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[14]~553_combout\,
	datae => \ALU|ALT_INV_Add1~121_sumout\,
	combout => \ALU|Mux18~0_combout\);

\IO_IN[14]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IO_IN(14),
	o => \IO_IN[14]~input_o\);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a14\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "dmemory.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memory:D-Memory|altsyncram:ram_rtl_0|altsyncram_auc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \UC|DM_Wr~q\,
	portare => VCC,
	clk0 => \clock~input_o\,
	portadatain => \D-Memory|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \D-Memory|ram_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \D-Memory|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

\tri1[14]~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \tri1[14]~50_combout\ = ( \IO_IN[14]~input_o\ & ( \D-Memory|ram_rtl_0|auto_generated|ram_block1a14~portadataout\ & ( (!\UC|ALU_2_DBus~q\) # (\ALU|Mux18~0_combout\) ) ) ) # ( !\IO_IN[14]~input_o\ & ( 
-- \D-Memory|ram_rtl_0|auto_generated|ram_block1a14~portadataout\ & ( (!\UC|IO_2_Reg~q\ & ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux18~0_combout\))) ) ) ) # ( \IO_IN[14]~input_o\ & ( !\D-Memory|ram_rtl_0|auto_generated|ram_block1a14~portadataout\ & ( (!\UC|DM_Rd~q\ & 
-- ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux18~0_combout\))) ) ) ) # ( !\IO_IN[14]~input_o\ & ( !\D-Memory|ram_rtl_0|auto_generated|ram_block1a14~portadataout\ & ( (!\UC|DM_Rd~q\ & (!\UC|IO_2_Reg~q\ & ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux18~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000100010001100110010100000111100001010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_ALU_2_DBus~q\,
	datab => \UC|ALT_INV_DM_Rd~q\,
	datac => \UC|ALT_INV_IO_2_Reg~q\,
	datad => \ALU|ALT_INV_Mux18~0_combout\,
	datae => \ALT_INV_IO_IN[14]~input_o\,
	dataf => \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a14~portadataout\,
	combout => \tri1[14]~50_combout\);

\inst4|g1:31:regs|dataout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[14]~50_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:31:regs|dataout\(14));

\inst4|g2:31:buffersB|F[14]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:31:buffersB|F[14]~10_combout\ = (\inst4|dec_rdB|Mux31~0_combout\ & !\inst4|g1:31:regs|dataout\(14))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~0_combout\,
	datab => \inst4|g1:31:regs|ALT_INV_dataout\(14),
	combout => \inst4|g2:31:buffersB|F[14]~10_combout\);

\inst4|g2:30:buffersB|F[14]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:30:buffersB|F[14]~0_combout\ = (\inst4|dec_rdB|Mux31~1_combout\ & !\inst4|g1:30:regs|dataout\(14))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~1_combout\,
	datab => \inst4|g1:30:regs|ALT_INV_dataout\(14),
	combout => \inst4|g2:30:buffersB|F[14]~0_combout\);

\inst4|g2:0:buffersB|F[14]~209\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[14]~209_combout\ = ( \inst4|g1:10:regs|dataout\(14) & ( \inst4|g1:14:regs|dataout\(14) & ( (!\inst4|dec_rdB|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(14)) ) ) ) # ( !\inst4|g1:10:regs|dataout\(14) & ( 
-- \inst4|g1:14:regs|dataout\(14) & ( (!\inst4|dec_rdB|Mux31~5_combout\ & ((!\inst4|dec_rdB|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(14)))) ) ) ) # ( \inst4|g1:10:regs|dataout\(14) & ( !\inst4|g1:14:regs|dataout\(14) & ( 
-- (!\inst4|dec_rdB|Mux31~6_combout\ & ((!\inst4|dec_rdB|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(14)))) ) ) ) # ( !\inst4|g1:10:regs|dataout\(14) & ( !\inst4|g1:14:regs|dataout\(14) & ( (!\inst4|dec_rdB|Mux31~5_combout\ & 
-- (!\inst4|dec_rdB|Mux31~6_combout\ & ((!\inst4|dec_rdB|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(14))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000101000001111000010001000110011001010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~4_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~5_combout\,
	datac => \inst4|dec_rdB|ALT_INV_Mux31~6_combout\,
	datad => \inst4|g1:15:regs|ALT_INV_dataout\(14),
	datae => \inst4|g1:10:regs|ALT_INV_dataout\(14),
	dataf => \inst4|g1:14:regs|ALT_INV_dataout\(14),
	combout => \inst4|g2:0:buffersB|F[14]~209_combout\);

\inst4|g2:0:buffersB|F[14]~210\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[14]~210_combout\ = ( \inst4|g1:27:regs|dataout\(14) & ( \inst4|g2:0:buffersB|F[14]~209_combout\ & ( (!\inst4|g2:30:buffersB|F[14]~0_combout\ & ((!\inst4|dec_rdB|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(14)))) ) ) ) # ( 
-- !\inst4|g1:27:regs|dataout\(14) & ( \inst4|g2:0:buffersB|F[14]~209_combout\ & ( (!\inst4|dec_rdB|Mux31~3_combout\ & (!\inst4|g2:30:buffersB|F[14]~0_combout\ & ((!\inst4|dec_rdB|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(14))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000110000001010000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~2_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~3_combout\,
	datac => \inst4|g2:30:buffersB|ALT_INV_F[14]~0_combout\,
	datad => \inst4|g1:29:regs|ALT_INV_dataout\(14),
	datae => \inst4|g1:27:regs|ALT_INV_dataout\(14),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[14]~209_combout\,
	combout => \inst4|g2:0:buffersB|F[14]~210_combout\);

\inst4|g2:26:buffersB|F[14]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:26:buffersB|F[14]~0_combout\ = (\inst4|dec_rdB|Mux31~7_combout\ & !\inst4|g1:26:regs|dataout\(14))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~7_combout\,
	datab => \inst4|g1:26:regs|ALT_INV_dataout\(14),
	combout => \inst4|g2:26:buffersB|F[14]~0_combout\);

\inst4|g2:0:buffersB|F[14]~211\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[14]~211_combout\ = ( \inst4|g1:9:regs|dataout\(14) & ( \inst4|g1:11:regs|dataout\(14) & ( (!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(14)) ) ) ) # ( !\inst4|g1:9:regs|dataout\(14) & ( 
-- \inst4|g1:11:regs|dataout\(14) & ( (!\inst4|dec_rdB|Mux31~11_combout\ & ((!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(14)))) ) ) ) # ( \inst4|g1:9:regs|dataout\(14) & ( !\inst4|g1:11:regs|dataout\(14) & ( 
-- (!\inst4|dec_rdB|Mux31~12_combout\ & ((!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(14)))) ) ) ) # ( !\inst4|g1:9:regs|dataout\(14) & ( !\inst4|g1:11:regs|dataout\(14) & ( (!\inst4|dec_rdB|Mux31~11_combout\ & 
-- (!\inst4|dec_rdB|Mux31~12_combout\ & ((!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(14))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000101000001111000010001000110011001010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~10_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~11_combout\,
	datac => \inst4|dec_rdB|ALT_INV_Mux31~12_combout\,
	datad => \inst4|g1:13:regs|ALT_INV_dataout\(14),
	datae => \inst4|g1:9:regs|ALT_INV_dataout\(14),
	dataf => \inst4|g1:11:regs|ALT_INV_dataout\(14),
	combout => \inst4|g2:0:buffersB|F[14]~211_combout\);

\inst4|g2:0:buffersB|F[14]~212\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[14]~212_combout\ = ( \inst4|g1:21:regs|dataout\(14) & ( \inst4|g2:0:buffersB|F[14]~211_combout\ & ( (!\inst4|g2:26:buffersB|F[14]~0_combout\ & ((!\inst4|dec_rdB|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(14)))) ) ) ) # ( 
-- !\inst4|g1:21:regs|dataout\(14) & ( \inst4|g2:0:buffersB|F[14]~211_combout\ & ( (!\inst4|dec_rdB|Mux31~9_combout\ & (!\inst4|g2:26:buffersB|F[14]~0_combout\ & ((!\inst4|dec_rdB|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(14))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000110000001010000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~8_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~9_combout\,
	datac => \inst4|g2:26:buffersB|ALT_INV_F[14]~0_combout\,
	datad => \inst4|g1:19:regs|ALT_INV_dataout\(14),
	datae => \inst4|g1:21:regs|ALT_INV_dataout\(14),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[14]~211_combout\,
	combout => \inst4|g2:0:buffersB|F[14]~212_combout\);

\inst4|g2:25:buffersB|F[14]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:25:buffersB|F[14]~0_combout\ = (\inst4|dec_rdB|Mux31~13_combout\ & !\inst4|g1:25:regs|dataout\(14))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~13_combout\,
	datab => \inst4|g1:25:regs|ALT_INV_dataout\(14),
	combout => \inst4|g2:25:buffersB|F[14]~0_combout\);

\inst4|g2:0:buffersB|F[14]~213\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[14]~213_combout\ = ( \inst4|g1:8:regs|dataout\(14) & ( \inst4|g1:12:regs|dataout\(14) & ( (!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(14)) ) ) ) # ( !\inst4|g1:8:regs|dataout\(14) & ( 
-- \inst4|g1:12:regs|dataout\(14) & ( (!\inst4|dec_rdB|Mux31~17_combout\ & ((!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(14)))) ) ) ) # ( \inst4|g1:8:regs|dataout\(14) & ( !\inst4|g1:12:regs|dataout\(14) & ( 
-- (!\inst4|dec_rdB|Mux31~18_combout\ & ((!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(14)))) ) ) ) # ( !\inst4|g1:8:regs|dataout\(14) & ( !\inst4|g1:12:regs|dataout\(14) & ( (!\inst4|dec_rdB|Mux31~17_combout\ & 
-- (!\inst4|dec_rdB|Mux31~18_combout\ & ((!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(14))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000101000001111000010001000110011001010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~16_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~17_combout\,
	datac => \inst4|dec_rdB|ALT_INV_Mux31~18_combout\,
	datad => \inst4|g1:20:regs|ALT_INV_dataout\(14),
	datae => \inst4|g1:8:regs|ALT_INV_dataout\(14),
	dataf => \inst4|g1:12:regs|ALT_INV_dataout\(14),
	combout => \inst4|g2:0:buffersB|F[14]~213_combout\);

\inst4|g2:0:buffersB|F[14]~214\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[14]~214_combout\ = ( \inst4|g1:28:regs|dataout\(14) & ( \inst4|g2:0:buffersB|F[14]~213_combout\ & ( (!\inst4|g2:25:buffersB|F[14]~0_combout\ & ((!\inst4|dec_rdB|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(14)))) ) ) ) # ( 
-- !\inst4|g1:28:regs|dataout\(14) & ( \inst4|g2:0:buffersB|F[14]~213_combout\ & ( (!\inst4|dec_rdB|Mux31~15_combout\ & (!\inst4|g2:25:buffersB|F[14]~0_combout\ & ((!\inst4|dec_rdB|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(14))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000110000001010000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~14_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~15_combout\,
	datac => \inst4|g2:25:buffersB|ALT_INV_F[14]~0_combout\,
	datad => \inst4|g1:24:regs|ALT_INV_dataout\(14),
	datae => \inst4|g1:28:regs|ALT_INV_dataout\(14),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[14]~213_combout\,
	combout => \inst4|g2:0:buffersB|F[14]~214_combout\);

\inst4|g2:7:buffersB|F[14]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:7:buffersB|F[14]~0_combout\ = (\inst4|dec_rdB|Mux31~19_combout\ & !\inst4|g1:7:regs|dataout\(14))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~19_combout\,
	datab => \inst4|g1:7:regs|ALT_INV_dataout\(14),
	combout => \inst4|g2:7:buffersB|F[14]~0_combout\);

\inst4|g2:3:buffersB|F[14]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:3:buffersB|F[14]~0_combout\ = (\inst4|dec_rdB|Mux31~20_combout\ & !\inst4|g1:3:regs|dataout\(14))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~20_combout\,
	datab => \inst4|g1:3:regs|ALT_INV_dataout\(14),
	combout => \inst4|g2:3:buffersB|F[14]~0_combout\);

\inst4|g2:5:buffersB|F[14]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:5:buffersB|F[14]~0_combout\ = (\inst4|dec_rdB|Mux31~21_combout\ & !\inst4|g1:5:regs|dataout\(14))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~21_combout\,
	datab => \inst4|g1:5:regs|ALT_INV_dataout\(14),
	combout => \inst4|g2:5:buffersB|F[14]~0_combout\);

\inst4|g2:0:buffersB|F[14]~215\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[14]~215_combout\ = ( \inst4|g1:1:regs|dataout\(14) & ( (!\inst4|dec_rdB|Mux31~24_combout\ & ((!\inst4|dec_rdB|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(14)))) ) ) # ( !\inst4|g1:1:regs|dataout\(14) & ( 
-- (!\inst4|dec_rdB|Mux31~24_combout\ & (!\inst4|dec_rdB|Mux31~25_combout\ & ((!\inst4|dec_rdB|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(14))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000100010001100110010000000110000001000100011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~23_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~24_combout\,
	datac => \inst4|dec_rdB|ALT_INV_Mux31~25_combout\,
	datad => \inst4|g1:2:regs|ALT_INV_dataout\(14),
	datae => \inst4|g1:1:regs|ALT_INV_dataout\(14),
	combout => \inst4|g2:0:buffersB|F[14]~215_combout\);

\inst4|g2:0:buffersB|F[14]~216\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[14]~216_combout\ = ( \inst4|g1:4:regs|dataout\(14) & ( \inst4|g2:0:buffersB|F[14]~215_combout\ & ( (!\inst4|g2:7:buffersB|F[14]~0_combout\ & (!\inst4|g2:3:buffersB|F[14]~0_combout\ & !\inst4|g2:5:buffersB|F[14]~0_combout\)) ) ) ) # 
-- ( !\inst4|g1:4:regs|dataout\(14) & ( \inst4|g2:0:buffersB|F[14]~215_combout\ & ( (!\inst4|dec_rdB|Mux31~22_combout\ & (!\inst4|g2:7:buffersB|F[14]~0_combout\ & (!\inst4|g2:3:buffersB|F[14]~0_combout\ & !\inst4|g2:5:buffersB|F[14]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~22_combout\,
	datab => \inst4|g2:7:buffersB|ALT_INV_F[14]~0_combout\,
	datac => \inst4|g2:3:buffersB|ALT_INV_F[14]~0_combout\,
	datad => \inst4|g2:5:buffersB|ALT_INV_F[14]~0_combout\,
	datae => \inst4|g1:4:regs|ALT_INV_dataout\(14),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[14]~215_combout\,
	combout => \inst4|g2:0:buffersB|F[14]~216_combout\);

\inst4|g2:18:buffersB|F[14]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:18:buffersB|F[14]~0_combout\ = (\inst4|dec_rdB|Mux31~26_combout\ & !\inst4|g1:18:regs|dataout\(14))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~26_combout\,
	datab => \inst4|g1:18:regs|ALT_INV_dataout\(14),
	combout => \inst4|g2:18:buffersB|F[14]~0_combout\);

\inst4|g2:0:buffersB|F[14]~217\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[14]~217_combout\ = ( \inst4|g1:6:regs|dataout\(14) & ( \inst4|g1:22:regs|dataout\(14) & ( (!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(14)) ) ) ) # ( !\inst4|g1:6:regs|dataout\(14) & ( 
-- \inst4|g1:22:regs|dataout\(14) & ( (!\inst4|dec_rdB|Mux31~30_combout\ & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(14)))) ) ) ) # ( \inst4|g1:6:regs|dataout\(14) & ( !\inst4|g1:22:regs|dataout\(14) & ( 
-- (!\inst4|dec_rdB|Mux31~31_combout\ & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(14)))) ) ) ) # ( !\inst4|g1:6:regs|dataout\(14) & ( !\inst4|g1:22:regs|dataout\(14) & ( (!\inst4|dec_rdB|Mux31~30_combout\ & 
-- (!\inst4|dec_rdB|Mux31~31_combout\ & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(14))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000101000001111000010001000110011001010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~29_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~30_combout\,
	datac => \inst4|dec_rdB|ALT_INV_Mux31~31_combout\,
	datad => \inst4|g1:23:regs|ALT_INV_dataout\(14),
	datae => \inst4|g1:6:regs|ALT_INV_dataout\(14),
	dataf => \inst4|g1:22:regs|ALT_INV_dataout\(14),
	combout => \inst4|g2:0:buffersB|F[14]~217_combout\);

\inst4|g2:0:buffersB|F[14]~218\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[14]~218_combout\ = ( \inst4|g1:17:regs|dataout\(14) & ( \inst4|g2:0:buffersB|F[14]~217_combout\ & ( (!\inst4|g2:18:buffersB|F[14]~0_combout\ & ((!\inst4|dec_rdB|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(14)))) ) ) ) # ( 
-- !\inst4|g1:17:regs|dataout\(14) & ( \inst4|g2:0:buffersB|F[14]~217_combout\ & ( (!\inst4|dec_rdB|Mux31~28_combout\ & (!\inst4|g2:18:buffersB|F[14]~0_combout\ & ((!\inst4|dec_rdB|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(14))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000110000001010000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~27_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~28_combout\,
	datac => \inst4|g2:18:buffersB|ALT_INV_F[14]~0_combout\,
	datad => \inst4|g1:16:regs|ALT_INV_dataout\(14),
	datae => \inst4|g1:17:regs|ALT_INV_dataout\(14),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[14]~217_combout\,
	combout => \inst4|g2:0:buffersB|F[14]~218_combout\);

\inst4|g2:0:buffersB|F[14]~219\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[14]~219_combout\ = ( \inst4|g2:0:buffersB|F[14]~216_combout\ & ( \inst4|g2:0:buffersB|F[14]~218_combout\ & ( (!\inst4|g2:31:buffersB|F[14]~10_combout\ & (\inst4|g2:0:buffersB|F[14]~210_combout\ & 
-- (\inst4|g2:0:buffersB|F[14]~212_combout\ & \inst4|g2:0:buffersB|F[14]~214_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:31:buffersB|ALT_INV_F[14]~10_combout\,
	datab => \inst4|g2:0:buffersB|ALT_INV_F[14]~210_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[14]~212_combout\,
	datad => \inst4|g2:0:buffersB|ALT_INV_F[14]~214_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[14]~216_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[14]~218_combout\,
	combout => \inst4|g2:0:buffersB|F[14]~219_combout\);

\selector|Mux17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \selector|Mux17~0_combout\ = (!\selector|Mux31~0_combout\ & ((\inst4|g2:0:buffersB|F[14]~219_combout\))) # (\selector|Mux31~0_combout\ & (\IR|dataout\(14)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(14),
	datab => \selector|ALT_INV_Mux31~0_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[14]~219_combout\,
	combout => \selector|Mux17~0_combout\);

\ALU|Add0~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~125_sumout\ = SUM(( !\selector|Mux16~0_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~122\ ))
-- \ALU|Add0~126\ = CARRY(( !\selector|Mux16~0_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000010001011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(27),
	datab => \IR|ALT_INV_dataout\(26),
	datad => \selector|ALT_INV_Mux16~0_combout\,
	cin => \ALU|Add0~122\,
	sumout => \ALU|Add0~125_sumout\,
	cout => \ALU|Add0~126\);

\inst4|g1:30:regs|dataout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[15]~49_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:30:regs|dataout\(15));

\inst4|g1:29:regs|dataout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[15]~49_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:29:regs|dataout\(15));

\inst4|g1:27:regs|dataout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[15]~49_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:27:regs|dataout\(15));

\inst4|g1:15:regs|dataout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[15]~49_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:15:regs|dataout\(15));

\inst4|g1:10:regs|dataout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[15]~49_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:10:regs|dataout\(15));

\inst4|g1:14:regs|dataout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[15]~49_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux17~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:14:regs|dataout\(15));

\inst4|g2:0:buffersA|F[15]~554\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[15]~554_combout\ = (!\inst4|g1:10:regs|dataout\(15) & (((!\inst4|g1:14:regs|dataout\(15) & \inst4|dec_rdA|Mux31~6_combout\)) # (\inst4|dec_rdA|Mux31~5_combout\))) # (\inst4|g1:10:regs|dataout\(15) & (!\inst4|g1:14:regs|dataout\(15) 
-- & ((\inst4|dec_rdA|Mux31~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001110000010101100111000001010110011100000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:10:regs|ALT_INV_dataout\(15),
	datab => \inst4|g1:14:regs|ALT_INV_dataout\(15),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~5_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~6_combout\,
	combout => \inst4|g2:0:buffersA|F[15]~554_combout\);

\inst4|g2:0:buffersA|F[15]~555\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[15]~555_combout\ = ( !\inst4|g2:0:buffersA|F[15]~554_combout\ & ( (!\inst4|g1:27:regs|dataout\(15) & (!\inst4|dec_rdA|Mux31~3_combout\ & ((!\inst4|dec_rdA|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(15))))) # 
-- (\inst4|g1:27:regs|dataout\(15) & (((!\inst4|dec_rdA|Mux31~4_combout\)) # (\inst4|g1:15:regs|dataout\(15)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100110001000000000000000011110101001100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:27:regs|ALT_INV_dataout\(15),
	datab => \inst4|g1:15:regs|ALT_INV_dataout\(15),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~3_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~4_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[15]~554_combout\,
	combout => \inst4|g2:0:buffersA|F[15]~555_combout\);

\inst4|g2:0:buffersA|F[15]~556\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[15]~556_combout\ = ( \inst4|g2:0:buffersA|F[15]~555_combout\ & ( (!\inst4|g1:30:regs|dataout\(15) & (!\inst4|dec_rdA|Mux31~1_combout\ & ((!\inst4|dec_rdA|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(15))))) # 
-- (\inst4|g1:30:regs|dataout\(15) & (((!\inst4|dec_rdA|Mux31~2_combout\)) # (\inst4|g1:29:regs|dataout\(15)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:30:regs|ALT_INV_dataout\(15),
	datab => \inst4|g1:29:regs|ALT_INV_dataout\(15),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~1_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~2_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[15]~555_combout\,
	combout => \inst4|g2:0:buffersA|F[15]~556_combout\);

\inst4|g1:26:regs|dataout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[15]~49_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:26:regs|dataout\(15));

\inst4|g1:19:regs|dataout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[15]~49_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:19:regs|dataout\(15));

\inst4|g1:21:regs|dataout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[15]~49_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:21:regs|dataout\(15));

\inst4|g1:13:regs|dataout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[15]~49_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:13:regs|dataout\(15));

\inst4|g1:9:regs|dataout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[15]~49_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux22~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:9:regs|dataout\(15));

\inst4|g1:11:regs|dataout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[15]~49_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux20~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:11:regs|dataout\(15));

\inst4|g2:0:buffersA|F[15]~557\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[15]~557_combout\ = (!\inst4|g1:9:regs|dataout\(15) & (((!\inst4|g1:11:regs|dataout\(15) & \inst4|dec_rdA|Mux31~12_combout\)) # (\inst4|dec_rdA|Mux31~11_combout\))) # (\inst4|g1:9:regs|dataout\(15) & (!\inst4|g1:11:regs|dataout\(15) 
-- & ((\inst4|dec_rdA|Mux31~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001110000010101100111000001010110011100000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:9:regs|ALT_INV_dataout\(15),
	datab => \inst4|g1:11:regs|ALT_INV_dataout\(15),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~11_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~12_combout\,
	combout => \inst4|g2:0:buffersA|F[15]~557_combout\);

\inst4|g2:0:buffersA|F[15]~558\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[15]~558_combout\ = ( !\inst4|g2:0:buffersA|F[15]~557_combout\ & ( (!\inst4|g1:21:regs|dataout\(15) & (!\inst4|dec_rdA|Mux31~9_combout\ & ((!\inst4|dec_rdA|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(15))))) # 
-- (\inst4|g1:21:regs|dataout\(15) & (((!\inst4|dec_rdA|Mux31~10_combout\)) # (\inst4|g1:13:regs|dataout\(15)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100110001000000000000000011110101001100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:21:regs|ALT_INV_dataout\(15),
	datab => \inst4|g1:13:regs|ALT_INV_dataout\(15),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~9_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~10_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[15]~557_combout\,
	combout => \inst4|g2:0:buffersA|F[15]~558_combout\);

\inst4|g2:0:buffersA|F[15]~559\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[15]~559_combout\ = ( \inst4|g2:0:buffersA|F[15]~558_combout\ & ( (!\inst4|g1:26:regs|dataout\(15) & (!\inst4|dec_rdA|Mux31~7_combout\ & ((!\inst4|dec_rdA|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(15))))) # 
-- (\inst4|g1:26:regs|dataout\(15) & (((!\inst4|dec_rdA|Mux31~8_combout\)) # (\inst4|g1:19:regs|dataout\(15)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:26:regs|ALT_INV_dataout\(15),
	datab => \inst4|g1:19:regs|ALT_INV_dataout\(15),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~7_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~8_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[15]~558_combout\,
	combout => \inst4|g2:0:buffersA|F[15]~559_combout\);

\inst4|g1:25:regs|dataout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[15]~49_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:25:regs|dataout\(15));

\inst4|g1:24:regs|dataout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[15]~49_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:24:regs|dataout\(15));

\inst4|g1:28:regs|dataout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[15]~49_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:28:regs|dataout\(15));

\inst4|g1:20:regs|dataout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[15]~49_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:20:regs|dataout\(15));

\inst4|g1:8:regs|dataout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[15]~49_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:8:regs|dataout\(15));

\inst4|g1:12:regs|dataout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[15]~49_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:12:regs|dataout\(15));

\inst4|g2:0:buffersA|F[15]~560\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[15]~560_combout\ = (!\inst4|g1:8:regs|dataout\(15) & (((!\inst4|g1:12:regs|dataout\(15) & \inst4|dec_rdA|Mux31~18_combout\)) # (\inst4|dec_rdA|Mux31~17_combout\))) # (\inst4|g1:8:regs|dataout\(15) & (!\inst4|g1:12:regs|dataout\(15) 
-- & ((\inst4|dec_rdA|Mux31~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001110000010101100111000001010110011100000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:8:regs|ALT_INV_dataout\(15),
	datab => \inst4|g1:12:regs|ALT_INV_dataout\(15),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~17_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~18_combout\,
	combout => \inst4|g2:0:buffersA|F[15]~560_combout\);

\inst4|g2:0:buffersA|F[15]~561\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[15]~561_combout\ = ( !\inst4|g2:0:buffersA|F[15]~560_combout\ & ( (!\inst4|g1:28:regs|dataout\(15) & (!\inst4|dec_rdA|Mux31~15_combout\ & ((!\inst4|dec_rdA|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(15))))) # 
-- (\inst4|g1:28:regs|dataout\(15) & (((!\inst4|dec_rdA|Mux31~16_combout\)) # (\inst4|g1:20:regs|dataout\(15)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100110001000000000000000011110101001100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:28:regs|ALT_INV_dataout\(15),
	datab => \inst4|g1:20:regs|ALT_INV_dataout\(15),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~15_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~16_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[15]~560_combout\,
	combout => \inst4|g2:0:buffersA|F[15]~561_combout\);

\inst4|g2:0:buffersA|F[15]~562\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[15]~562_combout\ = ( \inst4|g2:0:buffersA|F[15]~561_combout\ & ( (!\inst4|g1:25:regs|dataout\(15) & (!\inst4|dec_rdA|Mux31~13_combout\ & ((!\inst4|dec_rdA|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(15))))) # 
-- (\inst4|g1:25:regs|dataout\(15) & (((!\inst4|dec_rdA|Mux31~14_combout\)) # (\inst4|g1:24:regs|dataout\(15)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:25:regs|ALT_INV_dataout\(15),
	datab => \inst4|g1:24:regs|ALT_INV_dataout\(15),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~13_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~14_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[15]~561_combout\,
	combout => \inst4|g2:0:buffersA|F[15]~562_combout\);

\inst4|g1:7:regs|dataout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[15]~49_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:7:regs|dataout\(15));

\inst4|g1:3:regs|dataout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[15]~49_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:3:regs|dataout\(15));

\inst4|g1:5:regs|dataout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[15]~49_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:5:regs|dataout\(15));

\inst4|g1:4:regs|dataout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[15]~49_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:4:regs|dataout\(15));

\inst4|g1:2:regs|dataout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[15]~49_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:2:regs|dataout\(15));

\inst4|g1:1:regs|dataout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[15]~49_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:1:regs|dataout\(15));

\inst4|g2:0:buffersA|F[15]~563\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[15]~563_combout\ = ( \inst4|dec_rdA|Mux31~25_combout\ & ( (\inst4|g1:1:regs|dataout\(15) & (!\inst4|dec_rdA|Mux31~24_combout\ & ((!\inst4|dec_rdA|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(15))))) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~25_combout\ & ( (!\inst4|dec_rdA|Mux31~24_combout\ & ((!\inst4|dec_rdA|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(15)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100000000001100010000000011110101000000000011000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:2:regs|ALT_INV_dataout\(15),
	datab => \inst4|g1:1:regs|ALT_INV_dataout\(15),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~23_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~24_combout\,
	datae => \inst4|dec_rdA|ALT_INV_Mux31~25_combout\,
	combout => \inst4|g2:0:buffersA|F[15]~563_combout\);

\inst4|g2:0:buffersA|F[15]~564\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[15]~564_combout\ = ( \inst4|g2:0:buffersA|F[15]~563_combout\ & ( (!\inst4|g1:5:regs|dataout\(15) & (!\inst4|dec_rdA|Mux31~21_combout\ & ((!\inst4|dec_rdA|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(15))))) # 
-- (\inst4|g1:5:regs|dataout\(15) & (((!\inst4|dec_rdA|Mux31~22_combout\)) # (\inst4|g1:4:regs|dataout\(15)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:5:regs|ALT_INV_dataout\(15),
	datab => \inst4|g1:4:regs|ALT_INV_dataout\(15),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~21_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~22_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[15]~563_combout\,
	combout => \inst4|g2:0:buffersA|F[15]~564_combout\);

\inst4|g2:0:buffersA|F[15]~565\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[15]~565_combout\ = ( \inst4|g2:0:buffersA|F[15]~564_combout\ & ( (!\inst4|g1:7:regs|dataout\(15) & (!\inst4|dec_rdA|Mux31~19_combout\ & ((!\inst4|dec_rdA|Mux31~20_combout\) # (\inst4|g1:3:regs|dataout\(15))))) # 
-- (\inst4|g1:7:regs|dataout\(15) & (((!\inst4|dec_rdA|Mux31~20_combout\)) # (\inst4|g1:3:regs|dataout\(15)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:7:regs|ALT_INV_dataout\(15),
	datab => \inst4|g1:3:regs|ALT_INV_dataout\(15),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~19_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~20_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[15]~564_combout\,
	combout => \inst4|g2:0:buffersA|F[15]~565_combout\);

\inst4|g1:18:regs|dataout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[15]~49_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:18:regs|dataout\(15));

\inst4|g1:16:regs|dataout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[15]~49_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:16:regs|dataout\(15));

\inst4|g1:17:regs|dataout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[15]~49_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:17:regs|dataout\(15));

\inst4|g1:23:regs|dataout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[15]~49_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:23:regs|dataout\(15));

\inst4|g1:6:regs|dataout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[15]~49_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:6:regs|dataout\(15));

\inst4|g1:22:regs|dataout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[15]~49_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:22:regs|dataout\(15));

\inst4|g2:0:buffersA|F[15]~566\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[15]~566_combout\ = (!\inst4|g1:6:regs|dataout\(15) & (((!\inst4|g1:22:regs|dataout\(15) & \inst4|dec_rdA|Mux31~31_combout\)) # (\inst4|dec_rdA|Mux31~30_combout\))) # (\inst4|g1:6:regs|dataout\(15) & (!\inst4|g1:22:regs|dataout\(15) 
-- & ((\inst4|dec_rdA|Mux31~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001110000010101100111000001010110011100000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:6:regs|ALT_INV_dataout\(15),
	datab => \inst4|g1:22:regs|ALT_INV_dataout\(15),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~30_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~31_combout\,
	combout => \inst4|g2:0:buffersA|F[15]~566_combout\);

\inst4|g2:0:buffersA|F[15]~567\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[15]~567_combout\ = ( !\inst4|g2:0:buffersA|F[15]~566_combout\ & ( (!\inst4|g1:17:regs|dataout\(15) & (!\inst4|dec_rdA|Mux31~28_combout\ & ((!\inst4|dec_rdA|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(15))))) # 
-- (\inst4|g1:17:regs|dataout\(15) & (((!\inst4|dec_rdA|Mux31~29_combout\)) # (\inst4|g1:23:regs|dataout\(15)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100110001000000000000000011110101001100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:17:regs|ALT_INV_dataout\(15),
	datab => \inst4|g1:23:regs|ALT_INV_dataout\(15),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~28_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~29_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[15]~566_combout\,
	combout => \inst4|g2:0:buffersA|F[15]~567_combout\);

\inst4|g2:0:buffersA|F[15]~568\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[15]~568_combout\ = ( \inst4|g2:0:buffersA|F[15]~567_combout\ & ( (!\inst4|g1:18:regs|dataout\(15) & (!\inst4|dec_rdA|Mux31~26_combout\ & ((!\inst4|dec_rdA|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(15))))) # 
-- (\inst4|g1:18:regs|dataout\(15) & (((!\inst4|dec_rdA|Mux31~27_combout\)) # (\inst4|g1:16:regs|dataout\(15)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:18:regs|ALT_INV_dataout\(15),
	datab => \inst4|g1:16:regs|ALT_INV_dataout\(15),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~26_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~27_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[15]~567_combout\,
	combout => \inst4|g2:0:buffersA|F[15]~568_combout\);

\inst4|g2:0:buffersA|F[15]~569\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[15]~569_combout\ = (\inst4|g2:0:buffersA|F[15]~559_combout\ & (\inst4|g2:0:buffersA|F[15]~562_combout\ & (\inst4|g2:0:buffersA|F[15]~565_combout\ & \inst4|g2:0:buffersA|F[15]~568_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersA|ALT_INV_F[15]~559_combout\,
	datab => \inst4|g2:0:buffersA|ALT_INV_F[15]~562_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[15]~565_combout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[15]~568_combout\,
	combout => \inst4|g2:0:buffersA|F[15]~569_combout\);

\inst4|g2:0:buffersA|F[15]~570\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[15]~570_combout\ = (\inst4|g2:0:buffersA|F[15]~556_combout\ & (\inst4|g2:0:buffersA|F[15]~569_combout\ & ((!\inst4|dec_rdA|Mux31~0_combout\) # (\inst4|g1:31:regs|dataout\(15)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001101000000000000110100000000000011010000000000001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:31:regs|ALT_INV_dataout\(15),
	datab => \inst4|dec_rdA|ALT_INV_Mux31~0_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[15]~556_combout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[15]~569_combout\,
	combout => \inst4|g2:0:buffersA|F[15]~570_combout\);

\ALU|Add1~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~125_sumout\ = SUM(( \ALU|Add0~125_sumout\ ) + ( \inst4|g2:0:buffersA|F[15]~570_combout\ ) + ( \ALU|Add1~122\ ))
-- \ALU|Add1~126\ = CARRY(( \ALU|Add0~125_sumout\ ) + ( \inst4|g2:0:buffersA|F[15]~570_combout\ ) + ( \ALU|Add1~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALU|ALT_INV_Add0~125_sumout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[15]~570_combout\,
	cin => \ALU|Add1~122\,
	sumout => \ALU|Add1~125_sumout\,
	cout => \ALU|Add1~126\);

\ALU|Mux17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux17~0_combout\ = ( \ALU|Add1~125_sumout\ & ( (!\IR|dataout\(27)) # ((!\IR|dataout\(26) & (\ALU|Add0~125_sumout\ & \inst4|g2:0:buffersA|F[15]~570_combout\)) # (\IR|dataout\(26) & ((\inst4|g2:0:buffersA|F[15]~570_combout\) # 
-- (\ALU|Add0~125_sumout\)))) ) ) # ( !\ALU|Add1~125_sumout\ & ( (\IR|dataout\(27) & ((!\IR|dataout\(26) & (\ALU|Add0~125_sumout\ & \inst4|g2:0:buffersA|F[15]~570_combout\)) # (\IR|dataout\(26) & ((\inst4|g2:0:buffersA|F[15]~570_combout\) # 
-- (\ALU|Add0~125_sumout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010011110011011101111100000001000100111100110111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(26),
	datab => \IR|ALT_INV_dataout\(27),
	datac => \ALU|ALT_INV_Add0~125_sumout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[15]~570_combout\,
	datae => \ALU|ALT_INV_Add1~125_sumout\,
	combout => \ALU|Mux17~0_combout\);

\IO_IN[15]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IO_IN(15),
	o => \IO_IN[15]~input_o\);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a15\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "dmemory.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memory:D-Memory|altsyncram:ram_rtl_0|altsyncram_auc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \UC|DM_Wr~q\,
	portare => VCC,
	clk0 => \clock~input_o\,
	portadatain => \D-Memory|ram_rtl_0|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \D-Memory|ram_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \D-Memory|ram_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus\);

\tri1[15]~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \tri1[15]~49_combout\ = ( \IO_IN[15]~input_o\ & ( \D-Memory|ram_rtl_0|auto_generated|ram_block1a15~portadataout\ & ( (!\UC|ALU_2_DBus~q\) # (\ALU|Mux17~0_combout\) ) ) ) # ( !\IO_IN[15]~input_o\ & ( 
-- \D-Memory|ram_rtl_0|auto_generated|ram_block1a15~portadataout\ & ( (!\UC|IO_2_Reg~q\ & ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux17~0_combout\))) ) ) ) # ( \IO_IN[15]~input_o\ & ( !\D-Memory|ram_rtl_0|auto_generated|ram_block1a15~portadataout\ & ( (!\UC|DM_Rd~q\ & 
-- ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux17~0_combout\))) ) ) ) # ( !\IO_IN[15]~input_o\ & ( !\D-Memory|ram_rtl_0|auto_generated|ram_block1a15~portadataout\ & ( (!\UC|DM_Rd~q\ & (!\UC|IO_2_Reg~q\ & ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux17~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000100010001100110010100000111100001010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_ALU_2_DBus~q\,
	datab => \UC|ALT_INV_DM_Rd~q\,
	datac => \UC|ALT_INV_IO_2_Reg~q\,
	datad => \ALU|ALT_INV_Mux17~0_combout\,
	datae => \ALT_INV_IO_IN[15]~input_o\,
	dataf => \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a15~portadataout\,
	combout => \tri1[15]~49_combout\);

\inst4|g1:31:regs|dataout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[15]~49_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:31:regs|dataout\(15));

\inst4|g2:31:buffersB|F[15]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:31:buffersB|F[15]~9_combout\ = (\inst4|dec_rdB|Mux31~0_combout\ & !\inst4|g1:31:regs|dataout\(15))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~0_combout\,
	datab => \inst4|g1:31:regs|ALT_INV_dataout\(15),
	combout => \inst4|g2:31:buffersB|F[15]~9_combout\);

\inst4|g2:0:buffersB|F[15]~380\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[15]~380_combout\ = ( \inst4|g1:10:regs|dataout\(15) & ( \inst4|g1:14:regs|dataout\(15) & ( (!\inst4|dec_rdB|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(15)) ) ) ) # ( !\inst4|g1:10:regs|dataout\(15) & ( 
-- \inst4|g1:14:regs|dataout\(15) & ( (!\inst4|dec_rdB|Mux31~5_combout\ & ((!\inst4|dec_rdB|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(15)))) ) ) ) # ( \inst4|g1:10:regs|dataout\(15) & ( !\inst4|g1:14:regs|dataout\(15) & ( 
-- (!\inst4|dec_rdB|Mux31~6_combout\ & ((!\inst4|dec_rdB|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(15)))) ) ) ) # ( !\inst4|g1:10:regs|dataout\(15) & ( !\inst4|g1:14:regs|dataout\(15) & ( (!\inst4|dec_rdB|Mux31~5_combout\ & 
-- (!\inst4|dec_rdB|Mux31~6_combout\ & ((!\inst4|dec_rdB|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(15))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000000000000101110110000000010110000101100001011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~4_combout\,
	datab => \inst4|g1:15:regs|ALT_INV_dataout\(15),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~5_combout\,
	datad => \inst4|dec_rdB|ALT_INV_Mux31~6_combout\,
	datae => \inst4|g1:10:regs|ALT_INV_dataout\(15),
	dataf => \inst4|g1:14:regs|ALT_INV_dataout\(15),
	combout => \inst4|g2:0:buffersB|F[15]~380_combout\);

\inst4|g2:0:buffersB|F[15]~381\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[15]~381_combout\ = (\inst4|dec_rdB|Mux31~3_combout\ & !\inst4|g1:27:regs|dataout\(15))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~3_combout\,
	datab => \inst4|g1:27:regs|ALT_INV_dataout\(15),
	combout => \inst4|g2:0:buffersB|F[15]~381_combout\);

\inst4|g2:0:buffersB|F[15]~203\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[15]~203_combout\ = ( \inst4|g2:0:buffersB|F[15]~380_combout\ & ( !\inst4|g2:0:buffersB|F[15]~381_combout\ & ( (!\inst4|dec_rdB|Mux31~1_combout\ & ((!\inst4|dec_rdB|Mux31~2_combout\) # ((\inst4|g1:29:regs|dataout\(15))))) # 
-- (\inst4|dec_rdB|Mux31~1_combout\ & (\inst4|g1:30:regs|dataout\(15) & ((!\inst4|dec_rdB|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(15))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~1_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~2_combout\,
	datac => \inst4|g1:30:regs|ALT_INV_dataout\(15),
	datad => \inst4|g1:29:regs|ALT_INV_dataout\(15),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[15]~380_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[15]~381_combout\,
	combout => \inst4|g2:0:buffersB|F[15]~203_combout\);

\inst4|g2:0:buffersB|F[15]~378\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[15]~378_combout\ = ( \inst4|g1:9:regs|dataout\(15) & ( \inst4|g1:11:regs|dataout\(15) & ( (!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(15)) ) ) ) # ( !\inst4|g1:9:regs|dataout\(15) & ( 
-- \inst4|g1:11:regs|dataout\(15) & ( (!\inst4|dec_rdB|Mux31~11_combout\ & ((!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(15)))) ) ) ) # ( \inst4|g1:9:regs|dataout\(15) & ( !\inst4|g1:11:regs|dataout\(15) & ( 
-- (!\inst4|dec_rdB|Mux31~12_combout\ & ((!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(15)))) ) ) ) # ( !\inst4|g1:9:regs|dataout\(15) & ( !\inst4|g1:11:regs|dataout\(15) & ( (!\inst4|dec_rdB|Mux31~11_combout\ & 
-- (!\inst4|dec_rdB|Mux31~12_combout\ & ((!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(15))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000000000000101110110000000010110000101100001011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~10_combout\,
	datab => \inst4|g1:13:regs|ALT_INV_dataout\(15),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~11_combout\,
	datad => \inst4|dec_rdB|ALT_INV_Mux31~12_combout\,
	datae => \inst4|g1:9:regs|ALT_INV_dataout\(15),
	dataf => \inst4|g1:11:regs|ALT_INV_dataout\(15),
	combout => \inst4|g2:0:buffersB|F[15]~378_combout\);

\inst4|g2:0:buffersB|F[15]~379\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[15]~379_combout\ = (\inst4|dec_rdB|Mux31~9_combout\ & !\inst4|g1:21:regs|dataout\(15))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~9_combout\,
	datab => \inst4|g1:21:regs|ALT_INV_dataout\(15),
	combout => \inst4|g2:0:buffersB|F[15]~379_combout\);

\inst4|g2:0:buffersB|F[15]~204\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[15]~204_combout\ = ( \inst4|g2:0:buffersB|F[15]~378_combout\ & ( !\inst4|g2:0:buffersB|F[15]~379_combout\ & ( (!\inst4|dec_rdB|Mux31~7_combout\ & ((!\inst4|dec_rdB|Mux31~8_combout\) # ((\inst4|g1:19:regs|dataout\(15))))) # 
-- (\inst4|dec_rdB|Mux31~7_combout\ & (\inst4|g1:26:regs|dataout\(15) & ((!\inst4|dec_rdB|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(15))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~7_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~8_combout\,
	datac => \inst4|g1:26:regs|ALT_INV_dataout\(15),
	datad => \inst4|g1:19:regs|ALT_INV_dataout\(15),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[15]~378_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[15]~379_combout\,
	combout => \inst4|g2:0:buffersB|F[15]~204_combout\);

\inst4|g2:0:buffersB|F[15]~376\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[15]~376_combout\ = ( \inst4|g1:8:regs|dataout\(15) & ( \inst4|g1:12:regs|dataout\(15) & ( (!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(15)) ) ) ) # ( !\inst4|g1:8:regs|dataout\(15) & ( 
-- \inst4|g1:12:regs|dataout\(15) & ( (!\inst4|dec_rdB|Mux31~17_combout\ & ((!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(15)))) ) ) ) # ( \inst4|g1:8:regs|dataout\(15) & ( !\inst4|g1:12:regs|dataout\(15) & ( 
-- (!\inst4|dec_rdB|Mux31~18_combout\ & ((!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(15)))) ) ) ) # ( !\inst4|g1:8:regs|dataout\(15) & ( !\inst4|g1:12:regs|dataout\(15) & ( (!\inst4|dec_rdB|Mux31~17_combout\ & 
-- (!\inst4|dec_rdB|Mux31~18_combout\ & ((!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(15))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000000000000101110110000000010110000101100001011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~16_combout\,
	datab => \inst4|g1:20:regs|ALT_INV_dataout\(15),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~17_combout\,
	datad => \inst4|dec_rdB|ALT_INV_Mux31~18_combout\,
	datae => \inst4|g1:8:regs|ALT_INV_dataout\(15),
	dataf => \inst4|g1:12:regs|ALT_INV_dataout\(15),
	combout => \inst4|g2:0:buffersB|F[15]~376_combout\);

\inst4|g2:0:buffersB|F[15]~377\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[15]~377_combout\ = (\inst4|dec_rdB|Mux31~15_combout\ & !\inst4|g1:28:regs|dataout\(15))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~15_combout\,
	datab => \inst4|g1:28:regs|ALT_INV_dataout\(15),
	combout => \inst4|g2:0:buffersB|F[15]~377_combout\);

\inst4|g2:0:buffersB|F[15]~205\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[15]~205_combout\ = ( \inst4|g2:0:buffersB|F[15]~376_combout\ & ( !\inst4|g2:0:buffersB|F[15]~377_combout\ & ( (!\inst4|dec_rdB|Mux31~13_combout\ & ((!\inst4|dec_rdB|Mux31~14_combout\) # ((\inst4|g1:24:regs|dataout\(15))))) # 
-- (\inst4|dec_rdB|Mux31~13_combout\ & (\inst4|g1:25:regs|dataout\(15) & ((!\inst4|dec_rdB|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(15))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~13_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~14_combout\,
	datac => \inst4|g1:25:regs|ALT_INV_dataout\(15),
	datad => \inst4|g1:24:regs|ALT_INV_dataout\(15),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[15]~376_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[15]~377_combout\,
	combout => \inst4|g2:0:buffersB|F[15]~205_combout\);

\inst4|g2:0:buffersB|F[15]~372\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[15]~372_combout\ = ( \inst4|g1:2:regs|dataout\(15) & ( \inst4|g1:1:regs|dataout\(15) & ( (!\inst4|dec_rdB|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(15)) ) ) ) # ( !\inst4|g1:2:regs|dataout\(15) & ( 
-- \inst4|g1:1:regs|dataout\(15) & ( (!\inst4|dec_rdB|Mux31~23_combout\ & ((!\inst4|dec_rdB|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(15)))) ) ) ) # ( \inst4|g1:2:regs|dataout\(15) & ( !\inst4|g1:1:regs|dataout\(15) & ( 
-- (!\inst4|dec_rdB|Mux31~25_combout\ & ((!\inst4|dec_rdB|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(15)))) ) ) ) # ( !\inst4|g1:2:regs|dataout\(15) & ( !\inst4|g1:1:regs|dataout\(15) & ( (!\inst4|dec_rdB|Mux31~23_combout\ & 
-- (!\inst4|dec_rdB|Mux31~25_combout\ & ((!\inst4|dec_rdB|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(15))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000000000000101110110000000010110000101100001011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~22_combout\,
	datab => \inst4|g1:4:regs|ALT_INV_dataout\(15),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~23_combout\,
	datad => \inst4|dec_rdB|ALT_INV_Mux31~25_combout\,
	datae => \inst4|g1:2:regs|ALT_INV_dataout\(15),
	dataf => \inst4|g1:1:regs|ALT_INV_dataout\(15),
	combout => \inst4|g2:0:buffersB|F[15]~372_combout\);

\inst4|g2:0:buffersB|F[15]~373\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[15]~373_combout\ = (!\inst4|dec_rdB|Mux31~20_combout\ & (((\inst4|dec_rdB|Mux31~21_combout\ & !\inst4|g1:5:regs|dataout\(15))))) # (\inst4|dec_rdB|Mux31~20_combout\ & ((!\inst4|g1:3:regs|dataout\(15)) # 
-- ((\inst4|dec_rdB|Mux31~21_combout\ & !\inst4|g1:5:regs|dataout\(15)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100111101000100010011110100010001001111010001000100111101000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~20_combout\,
	datab => \inst4|g1:3:regs|ALT_INV_dataout\(15),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~21_combout\,
	datad => \inst4|g1:5:regs|ALT_INV_dataout\(15),
	combout => \inst4|g2:0:buffersB|F[15]~373_combout\);

\inst4|g2:0:buffersB|F[15]~206\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[15]~206_combout\ = ( !\inst4|g2:0:buffersB|F[15]~373_combout\ & ( (!\inst4|dec_rdB|Mux31~24_combout\ & (\inst4|g2:0:buffersB|F[15]~372_combout\ & ((!\inst4|dec_rdB|Mux31~19_combout\) # (\inst4|g1:7:regs|dataout\(15))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010110000000000000000000000000000101100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~19_combout\,
	datab => \inst4|g1:7:regs|ALT_INV_dataout\(15),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~24_combout\,
	datad => \inst4|g2:0:buffersB|ALT_INV_F[15]~372_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[15]~373_combout\,
	combout => \inst4|g2:0:buffersB|F[15]~206_combout\);

\inst4|g2:0:buffersB|F[15]~374\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[15]~374_combout\ = ( \inst4|g1:6:regs|dataout\(15) & ( \inst4|g1:22:regs|dataout\(15) & ( (!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(15)) ) ) ) # ( !\inst4|g1:6:regs|dataout\(15) & ( 
-- \inst4|g1:22:regs|dataout\(15) & ( (!\inst4|dec_rdB|Mux31~30_combout\ & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(15)))) ) ) ) # ( \inst4|g1:6:regs|dataout\(15) & ( !\inst4|g1:22:regs|dataout\(15) & ( 
-- (!\inst4|dec_rdB|Mux31~31_combout\ & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(15)))) ) ) ) # ( !\inst4|g1:6:regs|dataout\(15) & ( !\inst4|g1:22:regs|dataout\(15) & ( (!\inst4|dec_rdB|Mux31~30_combout\ & 
-- (!\inst4|dec_rdB|Mux31~31_combout\ & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(15))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000000000000101110110000000010110000101100001011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~29_combout\,
	datab => \inst4|g1:23:regs|ALT_INV_dataout\(15),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~30_combout\,
	datad => \inst4|dec_rdB|ALT_INV_Mux31~31_combout\,
	datae => \inst4|g1:6:regs|ALT_INV_dataout\(15),
	dataf => \inst4|g1:22:regs|ALT_INV_dataout\(15),
	combout => \inst4|g2:0:buffersB|F[15]~374_combout\);

\inst4|g2:0:buffersB|F[15]~375\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[15]~375_combout\ = (\inst4|dec_rdB|Mux31~28_combout\ & !\inst4|g1:17:regs|dataout\(15))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~28_combout\,
	datab => \inst4|g1:17:regs|ALT_INV_dataout\(15),
	combout => \inst4|g2:0:buffersB|F[15]~375_combout\);

\inst4|g2:0:buffersB|F[15]~207\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[15]~207_combout\ = ( \inst4|g2:0:buffersB|F[15]~374_combout\ & ( !\inst4|g2:0:buffersB|F[15]~375_combout\ & ( (!\inst4|dec_rdB|Mux31~26_combout\ & ((!\inst4|dec_rdB|Mux31~27_combout\) # ((\inst4|g1:16:regs|dataout\(15))))) # 
-- (\inst4|dec_rdB|Mux31~26_combout\ & (\inst4|g1:18:regs|dataout\(15) & ((!\inst4|dec_rdB|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(15))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~26_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~27_combout\,
	datac => \inst4|g1:18:regs|ALT_INV_dataout\(15),
	datad => \inst4|g1:16:regs|ALT_INV_dataout\(15),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[15]~374_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[15]~375_combout\,
	combout => \inst4|g2:0:buffersB|F[15]~207_combout\);

\inst4|g2:0:buffersB|F[15]~208\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[15]~208_combout\ = ( \inst4|g2:0:buffersB|F[15]~206_combout\ & ( \inst4|g2:0:buffersB|F[15]~207_combout\ & ( (!\inst4|g2:31:buffersB|F[15]~9_combout\ & (\inst4|g2:0:buffersB|F[15]~203_combout\ & 
-- (\inst4|g2:0:buffersB|F[15]~204_combout\ & \inst4|g2:0:buffersB|F[15]~205_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:31:buffersB|ALT_INV_F[15]~9_combout\,
	datab => \inst4|g2:0:buffersB|ALT_INV_F[15]~203_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[15]~204_combout\,
	datad => \inst4|g2:0:buffersB|ALT_INV_F[15]~205_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[15]~206_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[15]~207_combout\,
	combout => \inst4|g2:0:buffersB|F[15]~208_combout\);

\selector|Mux16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \selector|Mux16~0_combout\ = (!\selector|Mux31~0_combout\ & ((\inst4|g2:0:buffersB|F[15]~208_combout\))) # (\selector|Mux31~0_combout\ & (\IR|dataout\(15)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \selector|ALT_INV_Mux31~0_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[15]~208_combout\,
	combout => \selector|Mux16~0_combout\);

\ALU|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~25_sumout\ = SUM(( !\selector|Mux15~0_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~126\ ))
-- \ALU|Add0~26\ = CARRY(( !\selector|Mux15~0_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~126\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000010001011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(27),
	datab => \IR|ALT_INV_dataout\(26),
	datad => \selector|ALT_INV_Mux15~0_combout\,
	cin => \ALU|Add0~126\,
	sumout => \ALU|Add0~25_sumout\,
	cout => \ALU|Add0~26\);

\inst4|g1:30:regs|dataout[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[16]~48_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:30:regs|dataout\(16));

\inst4|g1:29:regs|dataout[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[16]~48_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:29:regs|dataout\(16));

\inst4|g1:27:regs|dataout[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[16]~48_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:27:regs|dataout\(16));

\inst4|g1:15:regs|dataout[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[16]~48_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:15:regs|dataout\(16));

\inst4|g1:10:regs|dataout[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[16]~48_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:10:regs|dataout\(16));

\inst4|g1:14:regs|dataout[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[16]~48_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux17~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:14:regs|dataout\(16));

\inst4|g2:0:buffersA|F[16]~134\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[16]~134_combout\ = (!\inst4|g1:10:regs|dataout\(16) & (((!\inst4|g1:14:regs|dataout\(16) & \inst4|dec_rdA|Mux31~6_combout\)) # (\inst4|dec_rdA|Mux31~5_combout\))) # (\inst4|g1:10:regs|dataout\(16) & (!\inst4|g1:14:regs|dataout\(16) 
-- & ((\inst4|dec_rdA|Mux31~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001110000010101100111000001010110011100000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:10:regs|ALT_INV_dataout\(16),
	datab => \inst4|g1:14:regs|ALT_INV_dataout\(16),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~5_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~6_combout\,
	combout => \inst4|g2:0:buffersA|F[16]~134_combout\);

\inst4|g2:0:buffersA|F[16]~135\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[16]~135_combout\ = ( !\inst4|g2:0:buffersA|F[16]~134_combout\ & ( (!\inst4|g1:27:regs|dataout\(16) & (!\inst4|dec_rdA|Mux31~3_combout\ & ((!\inst4|dec_rdA|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(16))))) # 
-- (\inst4|g1:27:regs|dataout\(16) & (((!\inst4|dec_rdA|Mux31~4_combout\)) # (\inst4|g1:15:regs|dataout\(16)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100110001000000000000000011110101001100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:27:regs|ALT_INV_dataout\(16),
	datab => \inst4|g1:15:regs|ALT_INV_dataout\(16),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~3_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~4_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[16]~134_combout\,
	combout => \inst4|g2:0:buffersA|F[16]~135_combout\);

\inst4|g2:0:buffersA|F[16]~136\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[16]~136_combout\ = ( \inst4|g2:0:buffersA|F[16]~135_combout\ & ( (!\inst4|g1:30:regs|dataout\(16) & (!\inst4|dec_rdA|Mux31~1_combout\ & ((!\inst4|dec_rdA|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(16))))) # 
-- (\inst4|g1:30:regs|dataout\(16) & (((!\inst4|dec_rdA|Mux31~2_combout\)) # (\inst4|g1:29:regs|dataout\(16)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:30:regs|ALT_INV_dataout\(16),
	datab => \inst4|g1:29:regs|ALT_INV_dataout\(16),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~1_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~2_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[16]~135_combout\,
	combout => \inst4|g2:0:buffersA|F[16]~136_combout\);

\inst4|g1:26:regs|dataout[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[16]~48_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:26:regs|dataout\(16));

\inst4|g1:19:regs|dataout[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[16]~48_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:19:regs|dataout\(16));

\inst4|g1:21:regs|dataout[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[16]~48_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:21:regs|dataout\(16));

\inst4|g1:13:regs|dataout[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[16]~48_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:13:regs|dataout\(16));

\inst4|g1:9:regs|dataout[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[16]~48_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux22~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:9:regs|dataout\(16));

\inst4|g1:11:regs|dataout[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[16]~48_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux20~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:11:regs|dataout\(16));

\inst4|g2:0:buffersA|F[16]~137\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[16]~137_combout\ = (!\inst4|g1:9:regs|dataout\(16) & (((!\inst4|g1:11:regs|dataout\(16) & \inst4|dec_rdA|Mux31~12_combout\)) # (\inst4|dec_rdA|Mux31~11_combout\))) # (\inst4|g1:9:regs|dataout\(16) & (!\inst4|g1:11:regs|dataout\(16) 
-- & ((\inst4|dec_rdA|Mux31~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001110000010101100111000001010110011100000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:9:regs|ALT_INV_dataout\(16),
	datab => \inst4|g1:11:regs|ALT_INV_dataout\(16),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~11_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~12_combout\,
	combout => \inst4|g2:0:buffersA|F[16]~137_combout\);

\inst4|g2:0:buffersA|F[16]~138\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[16]~138_combout\ = ( !\inst4|g2:0:buffersA|F[16]~137_combout\ & ( (!\inst4|g1:21:regs|dataout\(16) & (!\inst4|dec_rdA|Mux31~9_combout\ & ((!\inst4|dec_rdA|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(16))))) # 
-- (\inst4|g1:21:regs|dataout\(16) & (((!\inst4|dec_rdA|Mux31~10_combout\)) # (\inst4|g1:13:regs|dataout\(16)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100110001000000000000000011110101001100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:21:regs|ALT_INV_dataout\(16),
	datab => \inst4|g1:13:regs|ALT_INV_dataout\(16),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~9_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~10_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[16]~137_combout\,
	combout => \inst4|g2:0:buffersA|F[16]~138_combout\);

\inst4|g2:0:buffersA|F[16]~139\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[16]~139_combout\ = ( \inst4|g2:0:buffersA|F[16]~138_combout\ & ( (!\inst4|g1:26:regs|dataout\(16) & (!\inst4|dec_rdA|Mux31~7_combout\ & ((!\inst4|dec_rdA|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(16))))) # 
-- (\inst4|g1:26:regs|dataout\(16) & (((!\inst4|dec_rdA|Mux31~8_combout\)) # (\inst4|g1:19:regs|dataout\(16)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:26:regs|ALT_INV_dataout\(16),
	datab => \inst4|g1:19:regs|ALT_INV_dataout\(16),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~7_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~8_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[16]~138_combout\,
	combout => \inst4|g2:0:buffersA|F[16]~139_combout\);

\inst4|g1:25:regs|dataout[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[16]~48_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:25:regs|dataout\(16));

\inst4|g1:24:regs|dataout[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[16]~48_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:24:regs|dataout\(16));

\inst4|g1:28:regs|dataout[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[16]~48_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:28:regs|dataout\(16));

\inst4|g1:20:regs|dataout[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[16]~48_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:20:regs|dataout\(16));

\inst4|g1:8:regs|dataout[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[16]~48_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:8:regs|dataout\(16));

\inst4|g1:12:regs|dataout[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[16]~48_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:12:regs|dataout\(16));

\inst4|g2:0:buffersA|F[16]~140\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[16]~140_combout\ = (!\inst4|g1:8:regs|dataout\(16) & (((!\inst4|g1:12:regs|dataout\(16) & \inst4|dec_rdA|Mux31~18_combout\)) # (\inst4|dec_rdA|Mux31~17_combout\))) # (\inst4|g1:8:regs|dataout\(16) & (!\inst4|g1:12:regs|dataout\(16) 
-- & ((\inst4|dec_rdA|Mux31~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001110000010101100111000001010110011100000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:8:regs|ALT_INV_dataout\(16),
	datab => \inst4|g1:12:regs|ALT_INV_dataout\(16),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~17_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~18_combout\,
	combout => \inst4|g2:0:buffersA|F[16]~140_combout\);

\inst4|g2:0:buffersA|F[16]~141\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[16]~141_combout\ = ( !\inst4|g2:0:buffersA|F[16]~140_combout\ & ( (!\inst4|g1:28:regs|dataout\(16) & (!\inst4|dec_rdA|Mux31~15_combout\ & ((!\inst4|dec_rdA|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(16))))) # 
-- (\inst4|g1:28:regs|dataout\(16) & (((!\inst4|dec_rdA|Mux31~16_combout\)) # (\inst4|g1:20:regs|dataout\(16)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100110001000000000000000011110101001100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:28:regs|ALT_INV_dataout\(16),
	datab => \inst4|g1:20:regs|ALT_INV_dataout\(16),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~15_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~16_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[16]~140_combout\,
	combout => \inst4|g2:0:buffersA|F[16]~141_combout\);

\inst4|g2:0:buffersA|F[16]~142\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[16]~142_combout\ = ( \inst4|g2:0:buffersA|F[16]~141_combout\ & ( (!\inst4|g1:25:regs|dataout\(16) & (!\inst4|dec_rdA|Mux31~13_combout\ & ((!\inst4|dec_rdA|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(16))))) # 
-- (\inst4|g1:25:regs|dataout\(16) & (((!\inst4|dec_rdA|Mux31~14_combout\)) # (\inst4|g1:24:regs|dataout\(16)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:25:regs|ALT_INV_dataout\(16),
	datab => \inst4|g1:24:regs|ALT_INV_dataout\(16),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~13_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~14_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[16]~141_combout\,
	combout => \inst4|g2:0:buffersA|F[16]~142_combout\);

\inst4|g1:7:regs|dataout[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[16]~48_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:7:regs|dataout\(16));

\inst4|g1:3:regs|dataout[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[16]~48_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:3:regs|dataout\(16));

\inst4|g1:5:regs|dataout[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[16]~48_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:5:regs|dataout\(16));

\inst4|g1:4:regs|dataout[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[16]~48_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:4:regs|dataout\(16));

\inst4|g1:2:regs|dataout[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[16]~48_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:2:regs|dataout\(16));

\inst4|g1:1:regs|dataout[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[16]~48_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:1:regs|dataout\(16));

\inst4|g2:0:buffersA|F[16]~143\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[16]~143_combout\ = ( \inst4|dec_rdA|Mux31~25_combout\ & ( (\inst4|g1:1:regs|dataout\(16) & (!\inst4|dec_rdA|Mux31~24_combout\ & ((!\inst4|dec_rdA|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(16))))) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~25_combout\ & ( (!\inst4|dec_rdA|Mux31~24_combout\ & ((!\inst4|dec_rdA|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(16)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100000000001100010000000011110101000000000011000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:2:regs|ALT_INV_dataout\(16),
	datab => \inst4|g1:1:regs|ALT_INV_dataout\(16),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~23_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~24_combout\,
	datae => \inst4|dec_rdA|ALT_INV_Mux31~25_combout\,
	combout => \inst4|g2:0:buffersA|F[16]~143_combout\);

\inst4|g2:0:buffersA|F[16]~144\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[16]~144_combout\ = ( \inst4|g2:0:buffersA|F[16]~143_combout\ & ( (!\inst4|g1:5:regs|dataout\(16) & (!\inst4|dec_rdA|Mux31~21_combout\ & ((!\inst4|dec_rdA|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(16))))) # 
-- (\inst4|g1:5:regs|dataout\(16) & (((!\inst4|dec_rdA|Mux31~22_combout\)) # (\inst4|g1:4:regs|dataout\(16)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:5:regs|ALT_INV_dataout\(16),
	datab => \inst4|g1:4:regs|ALT_INV_dataout\(16),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~21_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~22_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[16]~143_combout\,
	combout => \inst4|g2:0:buffersA|F[16]~144_combout\);

\inst4|g2:0:buffersA|F[16]~145\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[16]~145_combout\ = ( \inst4|g2:0:buffersA|F[16]~144_combout\ & ( (!\inst4|g1:7:regs|dataout\(16) & (!\inst4|dec_rdA|Mux31~19_combout\ & ((!\inst4|dec_rdA|Mux31~20_combout\) # (\inst4|g1:3:regs|dataout\(16))))) # 
-- (\inst4|g1:7:regs|dataout\(16) & (((!\inst4|dec_rdA|Mux31~20_combout\)) # (\inst4|g1:3:regs|dataout\(16)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:7:regs|ALT_INV_dataout\(16),
	datab => \inst4|g1:3:regs|ALT_INV_dataout\(16),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~19_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~20_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[16]~144_combout\,
	combout => \inst4|g2:0:buffersA|F[16]~145_combout\);

\inst4|g1:18:regs|dataout[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[16]~48_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:18:regs|dataout\(16));

\inst4|g1:16:regs|dataout[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[16]~48_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:16:regs|dataout\(16));

\inst4|g1:17:regs|dataout[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[16]~48_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:17:regs|dataout\(16));

\inst4|g1:23:regs|dataout[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[16]~48_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:23:regs|dataout\(16));

\inst4|g1:6:regs|dataout[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[16]~48_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:6:regs|dataout\(16));

\inst4|g1:22:regs|dataout[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[16]~48_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:22:regs|dataout\(16));

\inst4|g2:0:buffersA|F[16]~146\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[16]~146_combout\ = (!\inst4|g1:6:regs|dataout\(16) & (((!\inst4|g1:22:regs|dataout\(16) & \inst4|dec_rdA|Mux31~31_combout\)) # (\inst4|dec_rdA|Mux31~30_combout\))) # (\inst4|g1:6:regs|dataout\(16) & (!\inst4|g1:22:regs|dataout\(16) 
-- & ((\inst4|dec_rdA|Mux31~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001110000010101100111000001010110011100000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:6:regs|ALT_INV_dataout\(16),
	datab => \inst4|g1:22:regs|ALT_INV_dataout\(16),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~30_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~31_combout\,
	combout => \inst4|g2:0:buffersA|F[16]~146_combout\);

\inst4|g2:0:buffersA|F[16]~147\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[16]~147_combout\ = ( !\inst4|g2:0:buffersA|F[16]~146_combout\ & ( (!\inst4|g1:17:regs|dataout\(16) & (!\inst4|dec_rdA|Mux31~28_combout\ & ((!\inst4|dec_rdA|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(16))))) # 
-- (\inst4|g1:17:regs|dataout\(16) & (((!\inst4|dec_rdA|Mux31~29_combout\)) # (\inst4|g1:23:regs|dataout\(16)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100110001000000000000000011110101001100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:17:regs|ALT_INV_dataout\(16),
	datab => \inst4|g1:23:regs|ALT_INV_dataout\(16),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~28_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~29_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[16]~146_combout\,
	combout => \inst4|g2:0:buffersA|F[16]~147_combout\);

\inst4|g2:0:buffersA|F[16]~148\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[16]~148_combout\ = ( \inst4|g2:0:buffersA|F[16]~147_combout\ & ( (!\inst4|g1:18:regs|dataout\(16) & (!\inst4|dec_rdA|Mux31~26_combout\ & ((!\inst4|dec_rdA|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(16))))) # 
-- (\inst4|g1:18:regs|dataout\(16) & (((!\inst4|dec_rdA|Mux31~27_combout\)) # (\inst4|g1:16:regs|dataout\(16)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:18:regs|ALT_INV_dataout\(16),
	datab => \inst4|g1:16:regs|ALT_INV_dataout\(16),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~26_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~27_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[16]~147_combout\,
	combout => \inst4|g2:0:buffersA|F[16]~148_combout\);

\inst4|g2:0:buffersA|F[16]~149\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[16]~149_combout\ = (\inst4|g2:0:buffersA|F[16]~139_combout\ & (\inst4|g2:0:buffersA|F[16]~142_combout\ & (\inst4|g2:0:buffersA|F[16]~145_combout\ & \inst4|g2:0:buffersA|F[16]~148_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersA|ALT_INV_F[16]~139_combout\,
	datab => \inst4|g2:0:buffersA|ALT_INV_F[16]~142_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[16]~145_combout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[16]~148_combout\,
	combout => \inst4|g2:0:buffersA|F[16]~149_combout\);

\inst4|g2:0:buffersA|F[16]~150\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[16]~150_combout\ = (\inst4|g2:0:buffersA|F[16]~136_combout\ & (\inst4|g2:0:buffersA|F[16]~149_combout\ & ((!\inst4|dec_rdA|Mux31~0_combout\) # (\inst4|g1:31:regs|dataout\(16)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001101000000000000110100000000000011010000000000001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:31:regs|ALT_INV_dataout\(16),
	datab => \inst4|dec_rdA|ALT_INV_Mux31~0_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[16]~136_combout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[16]~149_combout\,
	combout => \inst4|g2:0:buffersA|F[16]~150_combout\);

\ALU|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~25_sumout\ = SUM(( \ALU|Add0~25_sumout\ ) + ( \inst4|g2:0:buffersA|F[16]~150_combout\ ) + ( \ALU|Add1~126\ ))
-- \ALU|Add1~26\ = CARRY(( \ALU|Add0~25_sumout\ ) + ( \inst4|g2:0:buffersA|F[16]~150_combout\ ) + ( \ALU|Add1~126\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALU|ALT_INV_Add0~25_sumout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[16]~150_combout\,
	cin => \ALU|Add1~126\,
	sumout => \ALU|Add1~25_sumout\,
	cout => \ALU|Add1~26\);

\ALU|Mux16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux16~0_combout\ = ( \ALU|Add1~25_sumout\ & ( (!\IR|dataout\(27)) # ((!\IR|dataout\(26) & (\ALU|Add0~25_sumout\ & \inst4|g2:0:buffersA|F[16]~150_combout\)) # (\IR|dataout\(26) & ((\inst4|g2:0:buffersA|F[16]~150_combout\) # (\ALU|Add0~25_sumout\)))) ) 
-- ) # ( !\ALU|Add1~25_sumout\ & ( (\IR|dataout\(27) & ((!\IR|dataout\(26) & (\ALU|Add0~25_sumout\ & \inst4|g2:0:buffersA|F[16]~150_combout\)) # (\IR|dataout\(26) & ((\inst4|g2:0:buffersA|F[16]~150_combout\) # (\ALU|Add0~25_sumout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010011110011011101111100000001000100111100110111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(26),
	datab => \IR|ALT_INV_dataout\(27),
	datac => \ALU|ALT_INV_Add0~25_sumout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[16]~150_combout\,
	datae => \ALU|ALT_INV_Add1~25_sumout\,
	combout => \ALU|Mux16~0_combout\);

\IO_IN[16]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IO_IN(16),
	o => \IO_IN[16]~input_o\);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a16\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "dmemory.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memory:D-Memory|altsyncram:ram_rtl_0|altsyncram_auc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \UC|DM_Wr~q\,
	portare => VCC,
	clk0 => \clock~input_o\,
	portadatain => \D-Memory|ram_rtl_0|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \D-Memory|ram_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \D-Memory|ram_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

\tri1[16]~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \tri1[16]~48_combout\ = ( \IO_IN[16]~input_o\ & ( \D-Memory|ram_rtl_0|auto_generated|ram_block1a16~portadataout\ & ( (!\UC|ALU_2_DBus~q\) # (\ALU|Mux16~0_combout\) ) ) ) # ( !\IO_IN[16]~input_o\ & ( 
-- \D-Memory|ram_rtl_0|auto_generated|ram_block1a16~portadataout\ & ( (!\UC|IO_2_Reg~q\ & ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux16~0_combout\))) ) ) ) # ( \IO_IN[16]~input_o\ & ( !\D-Memory|ram_rtl_0|auto_generated|ram_block1a16~portadataout\ & ( (!\UC|DM_Rd~q\ & 
-- ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux16~0_combout\))) ) ) ) # ( !\IO_IN[16]~input_o\ & ( !\D-Memory|ram_rtl_0|auto_generated|ram_block1a16~portadataout\ & ( (!\UC|DM_Rd~q\ & (!\UC|IO_2_Reg~q\ & ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux16~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000100010001100110010100000111100001010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_ALU_2_DBus~q\,
	datab => \UC|ALT_INV_DM_Rd~q\,
	datac => \UC|ALT_INV_IO_2_Reg~q\,
	datad => \ALU|ALT_INV_Mux16~0_combout\,
	datae => \ALT_INV_IO_IN[16]~input_o\,
	dataf => \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a16~portadataout\,
	combout => \tri1[16]~48_combout\);

\inst4|g1:31:regs|dataout[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[16]~48_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:31:regs|dataout\(16));

\inst4|g2:31:buffersB|F[16]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:31:buffersB|F[16]~8_combout\ = (\inst4|dec_rdB|Mux31~0_combout\ & !\inst4|g1:31:regs|dataout\(16))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~0_combout\,
	datab => \inst4|g1:31:regs|ALT_INV_dataout\(16),
	combout => \inst4|g2:31:buffersB|F[16]~8_combout\);

\inst4|g2:0:buffersB|F[16]~370\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[16]~370_combout\ = ( \inst4|g1:10:regs|dataout\(16) & ( \inst4|g1:14:regs|dataout\(16) & ( (!\inst4|dec_rdB|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(16)) ) ) ) # ( !\inst4|g1:10:regs|dataout\(16) & ( 
-- \inst4|g1:14:regs|dataout\(16) & ( (!\inst4|dec_rdB|Mux31~5_combout\ & ((!\inst4|dec_rdB|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(16)))) ) ) ) # ( \inst4|g1:10:regs|dataout\(16) & ( !\inst4|g1:14:regs|dataout\(16) & ( 
-- (!\inst4|dec_rdB|Mux31~6_combout\ & ((!\inst4|dec_rdB|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(16)))) ) ) ) # ( !\inst4|g1:10:regs|dataout\(16) & ( !\inst4|g1:14:regs|dataout\(16) & ( (!\inst4|dec_rdB|Mux31~5_combout\ & 
-- (!\inst4|dec_rdB|Mux31~6_combout\ & ((!\inst4|dec_rdB|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(16))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000000000000101110110000000010110000101100001011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~4_combout\,
	datab => \inst4|g1:15:regs|ALT_INV_dataout\(16),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~5_combout\,
	datad => \inst4|dec_rdB|ALT_INV_Mux31~6_combout\,
	datae => \inst4|g1:10:regs|ALT_INV_dataout\(16),
	dataf => \inst4|g1:14:regs|ALT_INV_dataout\(16),
	combout => \inst4|g2:0:buffersB|F[16]~370_combout\);

\inst4|g2:0:buffersB|F[16]~371\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[16]~371_combout\ = (\inst4|dec_rdB|Mux31~3_combout\ & !\inst4|g1:27:regs|dataout\(16))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~3_combout\,
	datab => \inst4|g1:27:regs|ALT_INV_dataout\(16),
	combout => \inst4|g2:0:buffersB|F[16]~371_combout\);

\inst4|g2:0:buffersB|F[16]~197\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[16]~197_combout\ = ( \inst4|g2:0:buffersB|F[16]~370_combout\ & ( !\inst4|g2:0:buffersB|F[16]~371_combout\ & ( (!\inst4|dec_rdB|Mux31~1_combout\ & ((!\inst4|dec_rdB|Mux31~2_combout\) # ((\inst4|g1:29:regs|dataout\(16))))) # 
-- (\inst4|dec_rdB|Mux31~1_combout\ & (\inst4|g1:30:regs|dataout\(16) & ((!\inst4|dec_rdB|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(16))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~1_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~2_combout\,
	datac => \inst4|g1:30:regs|ALT_INV_dataout\(16),
	datad => \inst4|g1:29:regs|ALT_INV_dataout\(16),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[16]~370_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[16]~371_combout\,
	combout => \inst4|g2:0:buffersB|F[16]~197_combout\);

\inst4|g2:0:buffersB|F[16]~368\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[16]~368_combout\ = ( \inst4|g1:9:regs|dataout\(16) & ( \inst4|g1:11:regs|dataout\(16) & ( (!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(16)) ) ) ) # ( !\inst4|g1:9:regs|dataout\(16) & ( 
-- \inst4|g1:11:regs|dataout\(16) & ( (!\inst4|dec_rdB|Mux31~11_combout\ & ((!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(16)))) ) ) ) # ( \inst4|g1:9:regs|dataout\(16) & ( !\inst4|g1:11:regs|dataout\(16) & ( 
-- (!\inst4|dec_rdB|Mux31~12_combout\ & ((!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(16)))) ) ) ) # ( !\inst4|g1:9:regs|dataout\(16) & ( !\inst4|g1:11:regs|dataout\(16) & ( (!\inst4|dec_rdB|Mux31~11_combout\ & 
-- (!\inst4|dec_rdB|Mux31~12_combout\ & ((!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(16))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000000000000101110110000000010110000101100001011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~10_combout\,
	datab => \inst4|g1:13:regs|ALT_INV_dataout\(16),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~11_combout\,
	datad => \inst4|dec_rdB|ALT_INV_Mux31~12_combout\,
	datae => \inst4|g1:9:regs|ALT_INV_dataout\(16),
	dataf => \inst4|g1:11:regs|ALT_INV_dataout\(16),
	combout => \inst4|g2:0:buffersB|F[16]~368_combout\);

\inst4|g2:0:buffersB|F[16]~369\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[16]~369_combout\ = (\inst4|dec_rdB|Mux31~9_combout\ & !\inst4|g1:21:regs|dataout\(16))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~9_combout\,
	datab => \inst4|g1:21:regs|ALT_INV_dataout\(16),
	combout => \inst4|g2:0:buffersB|F[16]~369_combout\);

\inst4|g2:0:buffersB|F[16]~198\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[16]~198_combout\ = ( \inst4|g2:0:buffersB|F[16]~368_combout\ & ( !\inst4|g2:0:buffersB|F[16]~369_combout\ & ( (!\inst4|dec_rdB|Mux31~7_combout\ & ((!\inst4|dec_rdB|Mux31~8_combout\) # ((\inst4|g1:19:regs|dataout\(16))))) # 
-- (\inst4|dec_rdB|Mux31~7_combout\ & (\inst4|g1:26:regs|dataout\(16) & ((!\inst4|dec_rdB|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(16))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~7_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~8_combout\,
	datac => \inst4|g1:26:regs|ALT_INV_dataout\(16),
	datad => \inst4|g1:19:regs|ALT_INV_dataout\(16),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[16]~368_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[16]~369_combout\,
	combout => \inst4|g2:0:buffersB|F[16]~198_combout\);

\inst4|g2:0:buffersB|F[16]~366\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[16]~366_combout\ = ( \inst4|g1:8:regs|dataout\(16) & ( \inst4|g1:12:regs|dataout\(16) & ( (!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(16)) ) ) ) # ( !\inst4|g1:8:regs|dataout\(16) & ( 
-- \inst4|g1:12:regs|dataout\(16) & ( (!\inst4|dec_rdB|Mux31~17_combout\ & ((!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(16)))) ) ) ) # ( \inst4|g1:8:regs|dataout\(16) & ( !\inst4|g1:12:regs|dataout\(16) & ( 
-- (!\inst4|dec_rdB|Mux31~18_combout\ & ((!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(16)))) ) ) ) # ( !\inst4|g1:8:regs|dataout\(16) & ( !\inst4|g1:12:regs|dataout\(16) & ( (!\inst4|dec_rdB|Mux31~17_combout\ & 
-- (!\inst4|dec_rdB|Mux31~18_combout\ & ((!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(16))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000000000000101110110000000010110000101100001011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~16_combout\,
	datab => \inst4|g1:20:regs|ALT_INV_dataout\(16),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~17_combout\,
	datad => \inst4|dec_rdB|ALT_INV_Mux31~18_combout\,
	datae => \inst4|g1:8:regs|ALT_INV_dataout\(16),
	dataf => \inst4|g1:12:regs|ALT_INV_dataout\(16),
	combout => \inst4|g2:0:buffersB|F[16]~366_combout\);

\inst4|g2:0:buffersB|F[16]~367\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[16]~367_combout\ = (\inst4|dec_rdB|Mux31~15_combout\ & !\inst4|g1:28:regs|dataout\(16))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~15_combout\,
	datab => \inst4|g1:28:regs|ALT_INV_dataout\(16),
	combout => \inst4|g2:0:buffersB|F[16]~367_combout\);

\inst4|g2:0:buffersB|F[16]~199\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[16]~199_combout\ = ( \inst4|g2:0:buffersB|F[16]~366_combout\ & ( !\inst4|g2:0:buffersB|F[16]~367_combout\ & ( (!\inst4|dec_rdB|Mux31~13_combout\ & ((!\inst4|dec_rdB|Mux31~14_combout\) # ((\inst4|g1:24:regs|dataout\(16))))) # 
-- (\inst4|dec_rdB|Mux31~13_combout\ & (\inst4|g1:25:regs|dataout\(16) & ((!\inst4|dec_rdB|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(16))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~13_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~14_combout\,
	datac => \inst4|g1:25:regs|ALT_INV_dataout\(16),
	datad => \inst4|g1:24:regs|ALT_INV_dataout\(16),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[16]~366_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[16]~367_combout\,
	combout => \inst4|g2:0:buffersB|F[16]~199_combout\);

\inst4|g2:0:buffersB|F[16]~362\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[16]~362_combout\ = ( \inst4|g1:2:regs|dataout\(16) & ( \inst4|g1:1:regs|dataout\(16) & ( (!\inst4|dec_rdB|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(16)) ) ) ) # ( !\inst4|g1:2:regs|dataout\(16) & ( 
-- \inst4|g1:1:regs|dataout\(16) & ( (!\inst4|dec_rdB|Mux31~23_combout\ & ((!\inst4|dec_rdB|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(16)))) ) ) ) # ( \inst4|g1:2:regs|dataout\(16) & ( !\inst4|g1:1:regs|dataout\(16) & ( 
-- (!\inst4|dec_rdB|Mux31~25_combout\ & ((!\inst4|dec_rdB|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(16)))) ) ) ) # ( !\inst4|g1:2:regs|dataout\(16) & ( !\inst4|g1:1:regs|dataout\(16) & ( (!\inst4|dec_rdB|Mux31~23_combout\ & 
-- (!\inst4|dec_rdB|Mux31~25_combout\ & ((!\inst4|dec_rdB|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(16))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000000000000101110110000000010110000101100001011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~22_combout\,
	datab => \inst4|g1:4:regs|ALT_INV_dataout\(16),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~23_combout\,
	datad => \inst4|dec_rdB|ALT_INV_Mux31~25_combout\,
	datae => \inst4|g1:2:regs|ALT_INV_dataout\(16),
	dataf => \inst4|g1:1:regs|ALT_INV_dataout\(16),
	combout => \inst4|g2:0:buffersB|F[16]~362_combout\);

\inst4|g2:0:buffersB|F[16]~363\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[16]~363_combout\ = (!\inst4|dec_rdB|Mux31~20_combout\ & (((\inst4|dec_rdB|Mux31~21_combout\ & !\inst4|g1:5:regs|dataout\(16))))) # (\inst4|dec_rdB|Mux31~20_combout\ & ((!\inst4|g1:3:regs|dataout\(16)) # 
-- ((\inst4|dec_rdB|Mux31~21_combout\ & !\inst4|g1:5:regs|dataout\(16)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100111101000100010011110100010001001111010001000100111101000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~20_combout\,
	datab => \inst4|g1:3:regs|ALT_INV_dataout\(16),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~21_combout\,
	datad => \inst4|g1:5:regs|ALT_INV_dataout\(16),
	combout => \inst4|g2:0:buffersB|F[16]~363_combout\);

\inst4|g2:0:buffersB|F[16]~200\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[16]~200_combout\ = ( !\inst4|g2:0:buffersB|F[16]~363_combout\ & ( (!\inst4|dec_rdB|Mux31~24_combout\ & (\inst4|g2:0:buffersB|F[16]~362_combout\ & ((!\inst4|dec_rdB|Mux31~19_combout\) # (\inst4|g1:7:regs|dataout\(16))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010110000000000000000000000000000101100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~19_combout\,
	datab => \inst4|g1:7:regs|ALT_INV_dataout\(16),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~24_combout\,
	datad => \inst4|g2:0:buffersB|ALT_INV_F[16]~362_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[16]~363_combout\,
	combout => \inst4|g2:0:buffersB|F[16]~200_combout\);

\inst4|g2:0:buffersB|F[16]~364\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[16]~364_combout\ = ( \inst4|g1:6:regs|dataout\(16) & ( \inst4|g1:22:regs|dataout\(16) & ( (!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(16)) ) ) ) # ( !\inst4|g1:6:regs|dataout\(16) & ( 
-- \inst4|g1:22:regs|dataout\(16) & ( (!\inst4|dec_rdB|Mux31~30_combout\ & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(16)))) ) ) ) # ( \inst4|g1:6:regs|dataout\(16) & ( !\inst4|g1:22:regs|dataout\(16) & ( 
-- (!\inst4|dec_rdB|Mux31~31_combout\ & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(16)))) ) ) ) # ( !\inst4|g1:6:regs|dataout\(16) & ( !\inst4|g1:22:regs|dataout\(16) & ( (!\inst4|dec_rdB|Mux31~30_combout\ & 
-- (!\inst4|dec_rdB|Mux31~31_combout\ & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(16))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000000000000101110110000000010110000101100001011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~29_combout\,
	datab => \inst4|g1:23:regs|ALT_INV_dataout\(16),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~30_combout\,
	datad => \inst4|dec_rdB|ALT_INV_Mux31~31_combout\,
	datae => \inst4|g1:6:regs|ALT_INV_dataout\(16),
	dataf => \inst4|g1:22:regs|ALT_INV_dataout\(16),
	combout => \inst4|g2:0:buffersB|F[16]~364_combout\);

\inst4|g2:0:buffersB|F[16]~365\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[16]~365_combout\ = (\inst4|dec_rdB|Mux31~28_combout\ & !\inst4|g1:17:regs|dataout\(16))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~28_combout\,
	datab => \inst4|g1:17:regs|ALT_INV_dataout\(16),
	combout => \inst4|g2:0:buffersB|F[16]~365_combout\);

\inst4|g2:0:buffersB|F[16]~201\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[16]~201_combout\ = ( \inst4|g2:0:buffersB|F[16]~364_combout\ & ( !\inst4|g2:0:buffersB|F[16]~365_combout\ & ( (!\inst4|dec_rdB|Mux31~26_combout\ & ((!\inst4|dec_rdB|Mux31~27_combout\) # ((\inst4|g1:16:regs|dataout\(16))))) # 
-- (\inst4|dec_rdB|Mux31~26_combout\ & (\inst4|g1:18:regs|dataout\(16) & ((!\inst4|dec_rdB|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(16))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~26_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~27_combout\,
	datac => \inst4|g1:18:regs|ALT_INV_dataout\(16),
	datad => \inst4|g1:16:regs|ALT_INV_dataout\(16),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[16]~364_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[16]~365_combout\,
	combout => \inst4|g2:0:buffersB|F[16]~201_combout\);

\inst4|g2:0:buffersB|F[16]~202\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[16]~202_combout\ = ( \inst4|g2:0:buffersB|F[16]~200_combout\ & ( \inst4|g2:0:buffersB|F[16]~201_combout\ & ( (!\inst4|g2:31:buffersB|F[16]~8_combout\ & (\inst4|g2:0:buffersB|F[16]~197_combout\ & 
-- (\inst4|g2:0:buffersB|F[16]~198_combout\ & \inst4|g2:0:buffersB|F[16]~199_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:31:buffersB|ALT_INV_F[16]~8_combout\,
	datab => \inst4|g2:0:buffersB|ALT_INV_F[16]~197_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[16]~198_combout\,
	datad => \inst4|g2:0:buffersB|ALT_INV_F[16]~199_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[16]~200_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[16]~201_combout\,
	combout => \inst4|g2:0:buffersB|F[16]~202_combout\);

\selector|Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \selector|Mux15~0_combout\ = (!\selector|Mux31~0_combout\ & ((\inst4|g2:0:buffersB|F[16]~202_combout\))) # (\selector|Mux31~0_combout\ & (\IR|dataout\(15)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \selector|ALT_INV_Mux31~0_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[16]~202_combout\,
	combout => \selector|Mux15~0_combout\);

\ALU|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~29_sumout\ = SUM(( !\selector|Mux14~0_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~26\ ))
-- \ALU|Add0~30\ = CARRY(( !\selector|Mux14~0_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000010001011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(27),
	datab => \IR|ALT_INV_dataout\(26),
	datad => \selector|ALT_INV_Mux14~0_combout\,
	cin => \ALU|Add0~26\,
	sumout => \ALU|Add0~29_sumout\,
	cout => \ALU|Add0~30\);

\inst4|g1:30:regs|dataout[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[17]~47_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:30:regs|dataout\(17));

\inst4|g1:29:regs|dataout[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[17]~47_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:29:regs|dataout\(17));

\inst4|g1:27:regs|dataout[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[17]~47_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:27:regs|dataout\(17));

\inst4|g1:15:regs|dataout[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[17]~47_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:15:regs|dataout\(17));

\inst4|g1:10:regs|dataout[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[17]~47_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:10:regs|dataout\(17));

\inst4|g1:14:regs|dataout[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[17]~47_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux17~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:14:regs|dataout\(17));

\inst4|g2:0:buffersA|F[17]~151\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[17]~151_combout\ = (!\inst4|g1:10:regs|dataout\(17) & (((!\inst4|g1:14:regs|dataout\(17) & \inst4|dec_rdA|Mux31~6_combout\)) # (\inst4|dec_rdA|Mux31~5_combout\))) # (\inst4|g1:10:regs|dataout\(17) & (!\inst4|g1:14:regs|dataout\(17) 
-- & ((\inst4|dec_rdA|Mux31~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001110000010101100111000001010110011100000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:10:regs|ALT_INV_dataout\(17),
	datab => \inst4|g1:14:regs|ALT_INV_dataout\(17),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~5_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~6_combout\,
	combout => \inst4|g2:0:buffersA|F[17]~151_combout\);

\inst4|g2:0:buffersA|F[17]~152\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[17]~152_combout\ = ( !\inst4|g2:0:buffersA|F[17]~151_combout\ & ( (!\inst4|g1:27:regs|dataout\(17) & (!\inst4|dec_rdA|Mux31~3_combout\ & ((!\inst4|dec_rdA|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(17))))) # 
-- (\inst4|g1:27:regs|dataout\(17) & (((!\inst4|dec_rdA|Mux31~4_combout\)) # (\inst4|g1:15:regs|dataout\(17)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100110001000000000000000011110101001100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:27:regs|ALT_INV_dataout\(17),
	datab => \inst4|g1:15:regs|ALT_INV_dataout\(17),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~3_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~4_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[17]~151_combout\,
	combout => \inst4|g2:0:buffersA|F[17]~152_combout\);

\inst4|g2:0:buffersA|F[17]~153\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[17]~153_combout\ = ( \inst4|g2:0:buffersA|F[17]~152_combout\ & ( (!\inst4|g1:30:regs|dataout\(17) & (!\inst4|dec_rdA|Mux31~1_combout\ & ((!\inst4|dec_rdA|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(17))))) # 
-- (\inst4|g1:30:regs|dataout\(17) & (((!\inst4|dec_rdA|Mux31~2_combout\)) # (\inst4|g1:29:regs|dataout\(17)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:30:regs|ALT_INV_dataout\(17),
	datab => \inst4|g1:29:regs|ALT_INV_dataout\(17),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~1_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~2_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[17]~152_combout\,
	combout => \inst4|g2:0:buffersA|F[17]~153_combout\);

\inst4|g1:26:regs|dataout[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[17]~47_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:26:regs|dataout\(17));

\inst4|g1:19:regs|dataout[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[17]~47_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:19:regs|dataout\(17));

\inst4|g1:21:regs|dataout[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[17]~47_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:21:regs|dataout\(17));

\inst4|g1:13:regs|dataout[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[17]~47_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:13:regs|dataout\(17));

\inst4|g1:9:regs|dataout[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[17]~47_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux22~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:9:regs|dataout\(17));

\inst4|g1:11:regs|dataout[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[17]~47_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux20~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:11:regs|dataout\(17));

\inst4|g2:0:buffersA|F[17]~154\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[17]~154_combout\ = (!\inst4|g1:9:regs|dataout\(17) & (((!\inst4|g1:11:regs|dataout\(17) & \inst4|dec_rdA|Mux31~12_combout\)) # (\inst4|dec_rdA|Mux31~11_combout\))) # (\inst4|g1:9:regs|dataout\(17) & (!\inst4|g1:11:regs|dataout\(17) 
-- & ((\inst4|dec_rdA|Mux31~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001110000010101100111000001010110011100000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:9:regs|ALT_INV_dataout\(17),
	datab => \inst4|g1:11:regs|ALT_INV_dataout\(17),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~11_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~12_combout\,
	combout => \inst4|g2:0:buffersA|F[17]~154_combout\);

\inst4|g2:0:buffersA|F[17]~155\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[17]~155_combout\ = ( !\inst4|g2:0:buffersA|F[17]~154_combout\ & ( (!\inst4|g1:21:regs|dataout\(17) & (!\inst4|dec_rdA|Mux31~9_combout\ & ((!\inst4|dec_rdA|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(17))))) # 
-- (\inst4|g1:21:regs|dataout\(17) & (((!\inst4|dec_rdA|Mux31~10_combout\)) # (\inst4|g1:13:regs|dataout\(17)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100110001000000000000000011110101001100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:21:regs|ALT_INV_dataout\(17),
	datab => \inst4|g1:13:regs|ALT_INV_dataout\(17),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~9_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~10_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[17]~154_combout\,
	combout => \inst4|g2:0:buffersA|F[17]~155_combout\);

\inst4|g2:0:buffersA|F[17]~156\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[17]~156_combout\ = ( \inst4|g2:0:buffersA|F[17]~155_combout\ & ( (!\inst4|g1:26:regs|dataout\(17) & (!\inst4|dec_rdA|Mux31~7_combout\ & ((!\inst4|dec_rdA|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(17))))) # 
-- (\inst4|g1:26:regs|dataout\(17) & (((!\inst4|dec_rdA|Mux31~8_combout\)) # (\inst4|g1:19:regs|dataout\(17)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:26:regs|ALT_INV_dataout\(17),
	datab => \inst4|g1:19:regs|ALT_INV_dataout\(17),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~7_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~8_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[17]~155_combout\,
	combout => \inst4|g2:0:buffersA|F[17]~156_combout\);

\inst4|g1:25:regs|dataout[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[17]~47_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:25:regs|dataout\(17));

\inst4|g1:24:regs|dataout[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[17]~47_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:24:regs|dataout\(17));

\inst4|g1:28:regs|dataout[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[17]~47_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:28:regs|dataout\(17));

\inst4|g1:20:regs|dataout[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[17]~47_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:20:regs|dataout\(17));

\inst4|g1:8:regs|dataout[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[17]~47_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:8:regs|dataout\(17));

\inst4|g1:12:regs|dataout[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[17]~47_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:12:regs|dataout\(17));

\inst4|g2:0:buffersA|F[17]~157\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[17]~157_combout\ = (!\inst4|g1:8:regs|dataout\(17) & (((!\inst4|g1:12:regs|dataout\(17) & \inst4|dec_rdA|Mux31~18_combout\)) # (\inst4|dec_rdA|Mux31~17_combout\))) # (\inst4|g1:8:regs|dataout\(17) & (!\inst4|g1:12:regs|dataout\(17) 
-- & ((\inst4|dec_rdA|Mux31~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001110000010101100111000001010110011100000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:8:regs|ALT_INV_dataout\(17),
	datab => \inst4|g1:12:regs|ALT_INV_dataout\(17),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~17_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~18_combout\,
	combout => \inst4|g2:0:buffersA|F[17]~157_combout\);

\inst4|g2:0:buffersA|F[17]~158\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[17]~158_combout\ = ( !\inst4|g2:0:buffersA|F[17]~157_combout\ & ( (!\inst4|g1:28:regs|dataout\(17) & (!\inst4|dec_rdA|Mux31~15_combout\ & ((!\inst4|dec_rdA|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(17))))) # 
-- (\inst4|g1:28:regs|dataout\(17) & (((!\inst4|dec_rdA|Mux31~16_combout\)) # (\inst4|g1:20:regs|dataout\(17)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100110001000000000000000011110101001100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:28:regs|ALT_INV_dataout\(17),
	datab => \inst4|g1:20:regs|ALT_INV_dataout\(17),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~15_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~16_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[17]~157_combout\,
	combout => \inst4|g2:0:buffersA|F[17]~158_combout\);

\inst4|g2:0:buffersA|F[17]~159\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[17]~159_combout\ = ( \inst4|g2:0:buffersA|F[17]~158_combout\ & ( (!\inst4|g1:25:regs|dataout\(17) & (!\inst4|dec_rdA|Mux31~13_combout\ & ((!\inst4|dec_rdA|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(17))))) # 
-- (\inst4|g1:25:regs|dataout\(17) & (((!\inst4|dec_rdA|Mux31~14_combout\)) # (\inst4|g1:24:regs|dataout\(17)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:25:regs|ALT_INV_dataout\(17),
	datab => \inst4|g1:24:regs|ALT_INV_dataout\(17),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~13_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~14_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[17]~158_combout\,
	combout => \inst4|g2:0:buffersA|F[17]~159_combout\);

\inst4|g1:7:regs|dataout[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[17]~47_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:7:regs|dataout\(17));

\inst4|g1:3:regs|dataout[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[17]~47_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:3:regs|dataout\(17));

\inst4|g1:5:regs|dataout[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[17]~47_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:5:regs|dataout\(17));

\inst4|g1:4:regs|dataout[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[17]~47_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:4:regs|dataout\(17));

\inst4|g1:2:regs|dataout[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[17]~47_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:2:regs|dataout\(17));

\inst4|g1:1:regs|dataout[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[17]~47_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:1:regs|dataout\(17));

\inst4|g2:0:buffersA|F[17]~160\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[17]~160_combout\ = ( \inst4|dec_rdA|Mux31~25_combout\ & ( (\inst4|g1:1:regs|dataout\(17) & (!\inst4|dec_rdA|Mux31~24_combout\ & ((!\inst4|dec_rdA|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(17))))) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~25_combout\ & ( (!\inst4|dec_rdA|Mux31~24_combout\ & ((!\inst4|dec_rdA|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(17)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100000000001100010000000011110101000000000011000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:2:regs|ALT_INV_dataout\(17),
	datab => \inst4|g1:1:regs|ALT_INV_dataout\(17),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~23_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~24_combout\,
	datae => \inst4|dec_rdA|ALT_INV_Mux31~25_combout\,
	combout => \inst4|g2:0:buffersA|F[17]~160_combout\);

\inst4|g2:0:buffersA|F[17]~161\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[17]~161_combout\ = ( \inst4|g2:0:buffersA|F[17]~160_combout\ & ( (!\inst4|g1:5:regs|dataout\(17) & (!\inst4|dec_rdA|Mux31~21_combout\ & ((!\inst4|dec_rdA|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(17))))) # 
-- (\inst4|g1:5:regs|dataout\(17) & (((!\inst4|dec_rdA|Mux31~22_combout\)) # (\inst4|g1:4:regs|dataout\(17)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:5:regs|ALT_INV_dataout\(17),
	datab => \inst4|g1:4:regs|ALT_INV_dataout\(17),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~21_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~22_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[17]~160_combout\,
	combout => \inst4|g2:0:buffersA|F[17]~161_combout\);

\inst4|g2:0:buffersA|F[17]~162\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[17]~162_combout\ = ( \inst4|g2:0:buffersA|F[17]~161_combout\ & ( (!\inst4|g1:7:regs|dataout\(17) & (!\inst4|dec_rdA|Mux31~19_combout\ & ((!\inst4|dec_rdA|Mux31~20_combout\) # (\inst4|g1:3:regs|dataout\(17))))) # 
-- (\inst4|g1:7:regs|dataout\(17) & (((!\inst4|dec_rdA|Mux31~20_combout\)) # (\inst4|g1:3:regs|dataout\(17)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:7:regs|ALT_INV_dataout\(17),
	datab => \inst4|g1:3:regs|ALT_INV_dataout\(17),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~19_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~20_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[17]~161_combout\,
	combout => \inst4|g2:0:buffersA|F[17]~162_combout\);

\inst4|g1:18:regs|dataout[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[17]~47_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:18:regs|dataout\(17));

\inst4|g1:16:regs|dataout[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[17]~47_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:16:regs|dataout\(17));

\inst4|g1:17:regs|dataout[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[17]~47_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:17:regs|dataout\(17));

\inst4|g1:23:regs|dataout[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[17]~47_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:23:regs|dataout\(17));

\inst4|g1:6:regs|dataout[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[17]~47_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:6:regs|dataout\(17));

\inst4|g1:22:regs|dataout[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[17]~47_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:22:regs|dataout\(17));

\inst4|g2:0:buffersA|F[17]~163\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[17]~163_combout\ = (!\inst4|g1:6:regs|dataout\(17) & (((!\inst4|g1:22:regs|dataout\(17) & \inst4|dec_rdA|Mux31~31_combout\)) # (\inst4|dec_rdA|Mux31~30_combout\))) # (\inst4|g1:6:regs|dataout\(17) & (!\inst4|g1:22:regs|dataout\(17) 
-- & ((\inst4|dec_rdA|Mux31~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001110000010101100111000001010110011100000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:6:regs|ALT_INV_dataout\(17),
	datab => \inst4|g1:22:regs|ALT_INV_dataout\(17),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~30_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~31_combout\,
	combout => \inst4|g2:0:buffersA|F[17]~163_combout\);

\inst4|g2:0:buffersA|F[17]~164\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[17]~164_combout\ = ( !\inst4|g2:0:buffersA|F[17]~163_combout\ & ( (!\inst4|g1:17:regs|dataout\(17) & (!\inst4|dec_rdA|Mux31~28_combout\ & ((!\inst4|dec_rdA|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(17))))) # 
-- (\inst4|g1:17:regs|dataout\(17) & (((!\inst4|dec_rdA|Mux31~29_combout\)) # (\inst4|g1:23:regs|dataout\(17)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100110001000000000000000011110101001100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:17:regs|ALT_INV_dataout\(17),
	datab => \inst4|g1:23:regs|ALT_INV_dataout\(17),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~28_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~29_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[17]~163_combout\,
	combout => \inst4|g2:0:buffersA|F[17]~164_combout\);

\inst4|g2:0:buffersA|F[17]~165\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[17]~165_combout\ = ( \inst4|g2:0:buffersA|F[17]~164_combout\ & ( (!\inst4|g1:18:regs|dataout\(17) & (!\inst4|dec_rdA|Mux31~26_combout\ & ((!\inst4|dec_rdA|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(17))))) # 
-- (\inst4|g1:18:regs|dataout\(17) & (((!\inst4|dec_rdA|Mux31~27_combout\)) # (\inst4|g1:16:regs|dataout\(17)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:18:regs|ALT_INV_dataout\(17),
	datab => \inst4|g1:16:regs|ALT_INV_dataout\(17),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~26_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~27_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[17]~164_combout\,
	combout => \inst4|g2:0:buffersA|F[17]~165_combout\);

\inst4|g2:0:buffersA|F[17]~166\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[17]~166_combout\ = (\inst4|g2:0:buffersA|F[17]~156_combout\ & (\inst4|g2:0:buffersA|F[17]~159_combout\ & (\inst4|g2:0:buffersA|F[17]~162_combout\ & \inst4|g2:0:buffersA|F[17]~165_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersA|ALT_INV_F[17]~156_combout\,
	datab => \inst4|g2:0:buffersA|ALT_INV_F[17]~159_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[17]~162_combout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[17]~165_combout\,
	combout => \inst4|g2:0:buffersA|F[17]~166_combout\);

\inst4|g2:0:buffersA|F[17]~167\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[17]~167_combout\ = (\inst4|g2:0:buffersA|F[17]~153_combout\ & (\inst4|g2:0:buffersA|F[17]~166_combout\ & ((!\inst4|dec_rdA|Mux31~0_combout\) # (\inst4|g1:31:regs|dataout\(17)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001101000000000000110100000000000011010000000000001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:31:regs|ALT_INV_dataout\(17),
	datab => \inst4|dec_rdA|ALT_INV_Mux31~0_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[17]~153_combout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[17]~166_combout\,
	combout => \inst4|g2:0:buffersA|F[17]~167_combout\);

\ALU|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~29_sumout\ = SUM(( \ALU|Add0~29_sumout\ ) + ( \inst4|g2:0:buffersA|F[17]~167_combout\ ) + ( \ALU|Add1~26\ ))
-- \ALU|Add1~30\ = CARRY(( \ALU|Add0~29_sumout\ ) + ( \inst4|g2:0:buffersA|F[17]~167_combout\ ) + ( \ALU|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALU|ALT_INV_Add0~29_sumout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[17]~167_combout\,
	cin => \ALU|Add1~26\,
	sumout => \ALU|Add1~29_sumout\,
	cout => \ALU|Add1~30\);

\ALU|Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux15~0_combout\ = ( \ALU|Add1~29_sumout\ & ( (!\IR|dataout\(27)) # ((!\IR|dataout\(26) & (\ALU|Add0~29_sumout\ & \inst4|g2:0:buffersA|F[17]~167_combout\)) # (\IR|dataout\(26) & ((\inst4|g2:0:buffersA|F[17]~167_combout\) # (\ALU|Add0~29_sumout\)))) ) 
-- ) # ( !\ALU|Add1~29_sumout\ & ( (\IR|dataout\(27) & ((!\IR|dataout\(26) & (\ALU|Add0~29_sumout\ & \inst4|g2:0:buffersA|F[17]~167_combout\)) # (\IR|dataout\(26) & ((\inst4|g2:0:buffersA|F[17]~167_combout\) # (\ALU|Add0~29_sumout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010011110011011101111100000001000100111100110111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(26),
	datab => \IR|ALT_INV_dataout\(27),
	datac => \ALU|ALT_INV_Add0~29_sumout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[17]~167_combout\,
	datae => \ALU|ALT_INV_Add1~29_sumout\,
	combout => \ALU|Mux15~0_combout\);

\IO_IN[17]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IO_IN(17),
	o => \IO_IN[17]~input_o\);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a17\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "dmemory.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memory:D-Memory|altsyncram:ram_rtl_0|altsyncram_auc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \UC|DM_Wr~q\,
	portare => VCC,
	clk0 => \clock~input_o\,
	portadatain => \D-Memory|ram_rtl_0|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \D-Memory|ram_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \D-Memory|ram_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus\);

\tri1[17]~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \tri1[17]~47_combout\ = ( \IO_IN[17]~input_o\ & ( \D-Memory|ram_rtl_0|auto_generated|ram_block1a17~portadataout\ & ( (!\UC|ALU_2_DBus~q\) # (\ALU|Mux15~0_combout\) ) ) ) # ( !\IO_IN[17]~input_o\ & ( 
-- \D-Memory|ram_rtl_0|auto_generated|ram_block1a17~portadataout\ & ( (!\UC|IO_2_Reg~q\ & ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux15~0_combout\))) ) ) ) # ( \IO_IN[17]~input_o\ & ( !\D-Memory|ram_rtl_0|auto_generated|ram_block1a17~portadataout\ & ( (!\UC|DM_Rd~q\ & 
-- ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux15~0_combout\))) ) ) ) # ( !\IO_IN[17]~input_o\ & ( !\D-Memory|ram_rtl_0|auto_generated|ram_block1a17~portadataout\ & ( (!\UC|DM_Rd~q\ & (!\UC|IO_2_Reg~q\ & ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux15~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000100010001100110010100000111100001010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_ALU_2_DBus~q\,
	datab => \UC|ALT_INV_DM_Rd~q\,
	datac => \UC|ALT_INV_IO_2_Reg~q\,
	datad => \ALU|ALT_INV_Mux15~0_combout\,
	datae => \ALT_INV_IO_IN[17]~input_o\,
	dataf => \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a17~portadataout\,
	combout => \tri1[17]~47_combout\);

\inst4|g1:31:regs|dataout[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[17]~47_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:31:regs|dataout\(17));

\inst4|g2:31:buffersB|F[17]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:31:buffersB|F[17]~7_combout\ = (\inst4|dec_rdB|Mux31~0_combout\ & !\inst4|g1:31:regs|dataout\(17))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~0_combout\,
	datab => \inst4|g1:31:regs|ALT_INV_dataout\(17),
	combout => \inst4|g2:31:buffersB|F[17]~7_combout\);

\inst4|g2:0:buffersB|F[17]~360\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[17]~360_combout\ = ( \inst4|g1:10:regs|dataout\(17) & ( \inst4|g1:14:regs|dataout\(17) & ( (!\inst4|dec_rdB|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(17)) ) ) ) # ( !\inst4|g1:10:regs|dataout\(17) & ( 
-- \inst4|g1:14:regs|dataout\(17) & ( (!\inst4|dec_rdB|Mux31~5_combout\ & ((!\inst4|dec_rdB|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(17)))) ) ) ) # ( \inst4|g1:10:regs|dataout\(17) & ( !\inst4|g1:14:regs|dataout\(17) & ( 
-- (!\inst4|dec_rdB|Mux31~6_combout\ & ((!\inst4|dec_rdB|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(17)))) ) ) ) # ( !\inst4|g1:10:regs|dataout\(17) & ( !\inst4|g1:14:regs|dataout\(17) & ( (!\inst4|dec_rdB|Mux31~5_combout\ & 
-- (!\inst4|dec_rdB|Mux31~6_combout\ & ((!\inst4|dec_rdB|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(17))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000000000000101110110000000010110000101100001011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~4_combout\,
	datab => \inst4|g1:15:regs|ALT_INV_dataout\(17),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~5_combout\,
	datad => \inst4|dec_rdB|ALT_INV_Mux31~6_combout\,
	datae => \inst4|g1:10:regs|ALT_INV_dataout\(17),
	dataf => \inst4|g1:14:regs|ALT_INV_dataout\(17),
	combout => \inst4|g2:0:buffersB|F[17]~360_combout\);

\inst4|g2:0:buffersB|F[17]~361\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[17]~361_combout\ = (\inst4|dec_rdB|Mux31~3_combout\ & !\inst4|g1:27:regs|dataout\(17))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~3_combout\,
	datab => \inst4|g1:27:regs|ALT_INV_dataout\(17),
	combout => \inst4|g2:0:buffersB|F[17]~361_combout\);

\inst4|g2:0:buffersB|F[17]~191\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[17]~191_combout\ = ( \inst4|g2:0:buffersB|F[17]~360_combout\ & ( !\inst4|g2:0:buffersB|F[17]~361_combout\ & ( (!\inst4|dec_rdB|Mux31~1_combout\ & ((!\inst4|dec_rdB|Mux31~2_combout\) # ((\inst4|g1:29:regs|dataout\(17))))) # 
-- (\inst4|dec_rdB|Mux31~1_combout\ & (\inst4|g1:30:regs|dataout\(17) & ((!\inst4|dec_rdB|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(17))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~1_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~2_combout\,
	datac => \inst4|g1:30:regs|ALT_INV_dataout\(17),
	datad => \inst4|g1:29:regs|ALT_INV_dataout\(17),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[17]~360_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[17]~361_combout\,
	combout => \inst4|g2:0:buffersB|F[17]~191_combout\);

\inst4|g2:0:buffersB|F[17]~358\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[17]~358_combout\ = ( \inst4|g1:9:regs|dataout\(17) & ( \inst4|g1:11:regs|dataout\(17) & ( (!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(17)) ) ) ) # ( !\inst4|g1:9:regs|dataout\(17) & ( 
-- \inst4|g1:11:regs|dataout\(17) & ( (!\inst4|dec_rdB|Mux31~11_combout\ & ((!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(17)))) ) ) ) # ( \inst4|g1:9:regs|dataout\(17) & ( !\inst4|g1:11:regs|dataout\(17) & ( 
-- (!\inst4|dec_rdB|Mux31~12_combout\ & ((!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(17)))) ) ) ) # ( !\inst4|g1:9:regs|dataout\(17) & ( !\inst4|g1:11:regs|dataout\(17) & ( (!\inst4|dec_rdB|Mux31~11_combout\ & 
-- (!\inst4|dec_rdB|Mux31~12_combout\ & ((!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(17))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000000000000101110110000000010110000101100001011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~10_combout\,
	datab => \inst4|g1:13:regs|ALT_INV_dataout\(17),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~11_combout\,
	datad => \inst4|dec_rdB|ALT_INV_Mux31~12_combout\,
	datae => \inst4|g1:9:regs|ALT_INV_dataout\(17),
	dataf => \inst4|g1:11:regs|ALT_INV_dataout\(17),
	combout => \inst4|g2:0:buffersB|F[17]~358_combout\);

\inst4|g2:0:buffersB|F[17]~359\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[17]~359_combout\ = (\inst4|dec_rdB|Mux31~9_combout\ & !\inst4|g1:21:regs|dataout\(17))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~9_combout\,
	datab => \inst4|g1:21:regs|ALT_INV_dataout\(17),
	combout => \inst4|g2:0:buffersB|F[17]~359_combout\);

\inst4|g2:0:buffersB|F[17]~192\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[17]~192_combout\ = ( \inst4|g2:0:buffersB|F[17]~358_combout\ & ( !\inst4|g2:0:buffersB|F[17]~359_combout\ & ( (!\inst4|dec_rdB|Mux31~7_combout\ & ((!\inst4|dec_rdB|Mux31~8_combout\) # ((\inst4|g1:19:regs|dataout\(17))))) # 
-- (\inst4|dec_rdB|Mux31~7_combout\ & (\inst4|g1:26:regs|dataout\(17) & ((!\inst4|dec_rdB|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(17))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~7_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~8_combout\,
	datac => \inst4|g1:26:regs|ALT_INV_dataout\(17),
	datad => \inst4|g1:19:regs|ALT_INV_dataout\(17),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[17]~358_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[17]~359_combout\,
	combout => \inst4|g2:0:buffersB|F[17]~192_combout\);

\inst4|g2:0:buffersB|F[17]~356\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[17]~356_combout\ = ( \inst4|g1:8:regs|dataout\(17) & ( \inst4|g1:12:regs|dataout\(17) & ( (!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(17)) ) ) ) # ( !\inst4|g1:8:regs|dataout\(17) & ( 
-- \inst4|g1:12:regs|dataout\(17) & ( (!\inst4|dec_rdB|Mux31~17_combout\ & ((!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(17)))) ) ) ) # ( \inst4|g1:8:regs|dataout\(17) & ( !\inst4|g1:12:regs|dataout\(17) & ( 
-- (!\inst4|dec_rdB|Mux31~18_combout\ & ((!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(17)))) ) ) ) # ( !\inst4|g1:8:regs|dataout\(17) & ( !\inst4|g1:12:regs|dataout\(17) & ( (!\inst4|dec_rdB|Mux31~17_combout\ & 
-- (!\inst4|dec_rdB|Mux31~18_combout\ & ((!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(17))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000000000000101110110000000010110000101100001011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~16_combout\,
	datab => \inst4|g1:20:regs|ALT_INV_dataout\(17),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~17_combout\,
	datad => \inst4|dec_rdB|ALT_INV_Mux31~18_combout\,
	datae => \inst4|g1:8:regs|ALT_INV_dataout\(17),
	dataf => \inst4|g1:12:regs|ALT_INV_dataout\(17),
	combout => \inst4|g2:0:buffersB|F[17]~356_combout\);

\inst4|g2:0:buffersB|F[17]~357\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[17]~357_combout\ = (\inst4|dec_rdB|Mux31~15_combout\ & !\inst4|g1:28:regs|dataout\(17))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~15_combout\,
	datab => \inst4|g1:28:regs|ALT_INV_dataout\(17),
	combout => \inst4|g2:0:buffersB|F[17]~357_combout\);

\inst4|g2:0:buffersB|F[17]~193\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[17]~193_combout\ = ( \inst4|g2:0:buffersB|F[17]~356_combout\ & ( !\inst4|g2:0:buffersB|F[17]~357_combout\ & ( (!\inst4|dec_rdB|Mux31~13_combout\ & ((!\inst4|dec_rdB|Mux31~14_combout\) # ((\inst4|g1:24:regs|dataout\(17))))) # 
-- (\inst4|dec_rdB|Mux31~13_combout\ & (\inst4|g1:25:regs|dataout\(17) & ((!\inst4|dec_rdB|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(17))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~13_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~14_combout\,
	datac => \inst4|g1:25:regs|ALT_INV_dataout\(17),
	datad => \inst4|g1:24:regs|ALT_INV_dataout\(17),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[17]~356_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[17]~357_combout\,
	combout => \inst4|g2:0:buffersB|F[17]~193_combout\);

\inst4|g2:0:buffersB|F[17]~352\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[17]~352_combout\ = ( \inst4|g1:2:regs|dataout\(17) & ( \inst4|g1:1:regs|dataout\(17) & ( (!\inst4|dec_rdB|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(17)) ) ) ) # ( !\inst4|g1:2:regs|dataout\(17) & ( 
-- \inst4|g1:1:regs|dataout\(17) & ( (!\inst4|dec_rdB|Mux31~23_combout\ & ((!\inst4|dec_rdB|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(17)))) ) ) ) # ( \inst4|g1:2:regs|dataout\(17) & ( !\inst4|g1:1:regs|dataout\(17) & ( 
-- (!\inst4|dec_rdB|Mux31~25_combout\ & ((!\inst4|dec_rdB|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(17)))) ) ) ) # ( !\inst4|g1:2:regs|dataout\(17) & ( !\inst4|g1:1:regs|dataout\(17) & ( (!\inst4|dec_rdB|Mux31~23_combout\ & 
-- (!\inst4|dec_rdB|Mux31~25_combout\ & ((!\inst4|dec_rdB|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(17))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000000000000101110110000000010110000101100001011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~22_combout\,
	datab => \inst4|g1:4:regs|ALT_INV_dataout\(17),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~23_combout\,
	datad => \inst4|dec_rdB|ALT_INV_Mux31~25_combout\,
	datae => \inst4|g1:2:regs|ALT_INV_dataout\(17),
	dataf => \inst4|g1:1:regs|ALT_INV_dataout\(17),
	combout => \inst4|g2:0:buffersB|F[17]~352_combout\);

\inst4|g2:0:buffersB|F[17]~353\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[17]~353_combout\ = (!\inst4|dec_rdB|Mux31~20_combout\ & (((\inst4|dec_rdB|Mux31~21_combout\ & !\inst4|g1:5:regs|dataout\(17))))) # (\inst4|dec_rdB|Mux31~20_combout\ & ((!\inst4|g1:3:regs|dataout\(17)) # 
-- ((\inst4|dec_rdB|Mux31~21_combout\ & !\inst4|g1:5:regs|dataout\(17)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100111101000100010011110100010001001111010001000100111101000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~20_combout\,
	datab => \inst4|g1:3:regs|ALT_INV_dataout\(17),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~21_combout\,
	datad => \inst4|g1:5:regs|ALT_INV_dataout\(17),
	combout => \inst4|g2:0:buffersB|F[17]~353_combout\);

\inst4|g2:0:buffersB|F[17]~194\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[17]~194_combout\ = ( !\inst4|g2:0:buffersB|F[17]~353_combout\ & ( (!\inst4|dec_rdB|Mux31~24_combout\ & (\inst4|g2:0:buffersB|F[17]~352_combout\ & ((!\inst4|dec_rdB|Mux31~19_combout\) # (\inst4|g1:7:regs|dataout\(17))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010110000000000000000000000000000101100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~19_combout\,
	datab => \inst4|g1:7:regs|ALT_INV_dataout\(17),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~24_combout\,
	datad => \inst4|g2:0:buffersB|ALT_INV_F[17]~352_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[17]~353_combout\,
	combout => \inst4|g2:0:buffersB|F[17]~194_combout\);

\inst4|g2:0:buffersB|F[17]~354\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[17]~354_combout\ = ( \inst4|g1:6:regs|dataout\(17) & ( \inst4|g1:22:regs|dataout\(17) & ( (!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(17)) ) ) ) # ( !\inst4|g1:6:regs|dataout\(17) & ( 
-- \inst4|g1:22:regs|dataout\(17) & ( (!\inst4|dec_rdB|Mux31~30_combout\ & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(17)))) ) ) ) # ( \inst4|g1:6:regs|dataout\(17) & ( !\inst4|g1:22:regs|dataout\(17) & ( 
-- (!\inst4|dec_rdB|Mux31~31_combout\ & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(17)))) ) ) ) # ( !\inst4|g1:6:regs|dataout\(17) & ( !\inst4|g1:22:regs|dataout\(17) & ( (!\inst4|dec_rdB|Mux31~30_combout\ & 
-- (!\inst4|dec_rdB|Mux31~31_combout\ & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(17))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000000000000101110110000000010110000101100001011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~29_combout\,
	datab => \inst4|g1:23:regs|ALT_INV_dataout\(17),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~30_combout\,
	datad => \inst4|dec_rdB|ALT_INV_Mux31~31_combout\,
	datae => \inst4|g1:6:regs|ALT_INV_dataout\(17),
	dataf => \inst4|g1:22:regs|ALT_INV_dataout\(17),
	combout => \inst4|g2:0:buffersB|F[17]~354_combout\);

\inst4|g2:0:buffersB|F[17]~355\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[17]~355_combout\ = (\inst4|dec_rdB|Mux31~28_combout\ & !\inst4|g1:17:regs|dataout\(17))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~28_combout\,
	datab => \inst4|g1:17:regs|ALT_INV_dataout\(17),
	combout => \inst4|g2:0:buffersB|F[17]~355_combout\);

\inst4|g2:0:buffersB|F[17]~195\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[17]~195_combout\ = ( \inst4|g2:0:buffersB|F[17]~354_combout\ & ( !\inst4|g2:0:buffersB|F[17]~355_combout\ & ( (!\inst4|dec_rdB|Mux31~26_combout\ & ((!\inst4|dec_rdB|Mux31~27_combout\) # ((\inst4|g1:16:regs|dataout\(17))))) # 
-- (\inst4|dec_rdB|Mux31~26_combout\ & (\inst4|g1:18:regs|dataout\(17) & ((!\inst4|dec_rdB|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(17))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~26_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~27_combout\,
	datac => \inst4|g1:18:regs|ALT_INV_dataout\(17),
	datad => \inst4|g1:16:regs|ALT_INV_dataout\(17),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[17]~354_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[17]~355_combout\,
	combout => \inst4|g2:0:buffersB|F[17]~195_combout\);

\inst4|g2:0:buffersB|F[17]~196\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[17]~196_combout\ = ( \inst4|g2:0:buffersB|F[17]~194_combout\ & ( \inst4|g2:0:buffersB|F[17]~195_combout\ & ( (!\inst4|g2:31:buffersB|F[17]~7_combout\ & (\inst4|g2:0:buffersB|F[17]~191_combout\ & 
-- (\inst4|g2:0:buffersB|F[17]~192_combout\ & \inst4|g2:0:buffersB|F[17]~193_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:31:buffersB|ALT_INV_F[17]~7_combout\,
	datab => \inst4|g2:0:buffersB|ALT_INV_F[17]~191_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[17]~192_combout\,
	datad => \inst4|g2:0:buffersB|ALT_INV_F[17]~193_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[17]~194_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[17]~195_combout\,
	combout => \inst4|g2:0:buffersB|F[17]~196_combout\);

\selector|Mux14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \selector|Mux14~0_combout\ = (!\selector|Mux31~0_combout\ & ((\inst4|g2:0:buffersB|F[17]~196_combout\))) # (\selector|Mux31~0_combout\ & (\IR|dataout\(15)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \selector|ALT_INV_Mux31~0_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[17]~196_combout\,
	combout => \selector|Mux14~0_combout\);

\ALU|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~49_sumout\ = SUM(( !\selector|Mux13~0_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~30\ ))
-- \ALU|Add0~50\ = CARRY(( !\selector|Mux13~0_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000010001011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(27),
	datab => \IR|ALT_INV_dataout\(26),
	datad => \selector|ALT_INV_Mux13~0_combout\,
	cin => \ALU|Add0~30\,
	sumout => \ALU|Add0~49_sumout\,
	cout => \ALU|Add0~50\);

\inst4|g1:30:regs|dataout[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[18]~46_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:30:regs|dataout\(18));

\inst4|g1:29:regs|dataout[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[18]~46_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:29:regs|dataout\(18));

\inst4|g1:27:regs|dataout[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[18]~46_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:27:regs|dataout\(18));

\inst4|g1:15:regs|dataout[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[18]~46_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:15:regs|dataout\(18));

\inst4|g1:10:regs|dataout[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[18]~46_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:10:regs|dataout\(18));

\inst4|g1:14:regs|dataout[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[18]~46_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux17~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:14:regs|dataout\(18));

\inst4|g2:0:buffersA|F[18]~236\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[18]~236_combout\ = (!\inst4|g1:10:regs|dataout\(18) & (((!\inst4|g1:14:regs|dataout\(18) & \inst4|dec_rdA|Mux31~6_combout\)) # (\inst4|dec_rdA|Mux31~5_combout\))) # (\inst4|g1:10:regs|dataout\(18) & (!\inst4|g1:14:regs|dataout\(18) 
-- & ((\inst4|dec_rdA|Mux31~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001110000010101100111000001010110011100000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:10:regs|ALT_INV_dataout\(18),
	datab => \inst4|g1:14:regs|ALT_INV_dataout\(18),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~5_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~6_combout\,
	combout => \inst4|g2:0:buffersA|F[18]~236_combout\);

\inst4|g2:0:buffersA|F[18]~237\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[18]~237_combout\ = ( !\inst4|g2:0:buffersA|F[18]~236_combout\ & ( (!\inst4|g1:27:regs|dataout\(18) & (!\inst4|dec_rdA|Mux31~3_combout\ & ((!\inst4|dec_rdA|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(18))))) # 
-- (\inst4|g1:27:regs|dataout\(18) & (((!\inst4|dec_rdA|Mux31~4_combout\)) # (\inst4|g1:15:regs|dataout\(18)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100110001000000000000000011110101001100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:27:regs|ALT_INV_dataout\(18),
	datab => \inst4|g1:15:regs|ALT_INV_dataout\(18),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~3_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~4_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[18]~236_combout\,
	combout => \inst4|g2:0:buffersA|F[18]~237_combout\);

\inst4|g2:0:buffersA|F[18]~238\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[18]~238_combout\ = ( \inst4|g2:0:buffersA|F[18]~237_combout\ & ( (!\inst4|g1:30:regs|dataout\(18) & (!\inst4|dec_rdA|Mux31~1_combout\ & ((!\inst4|dec_rdA|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(18))))) # 
-- (\inst4|g1:30:regs|dataout\(18) & (((!\inst4|dec_rdA|Mux31~2_combout\)) # (\inst4|g1:29:regs|dataout\(18)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:30:regs|ALT_INV_dataout\(18),
	datab => \inst4|g1:29:regs|ALT_INV_dataout\(18),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~1_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~2_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[18]~237_combout\,
	combout => \inst4|g2:0:buffersA|F[18]~238_combout\);

\inst4|g1:26:regs|dataout[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[18]~46_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:26:regs|dataout\(18));

\inst4|g1:19:regs|dataout[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[18]~46_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:19:regs|dataout\(18));

\inst4|g1:21:regs|dataout[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[18]~46_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:21:regs|dataout\(18));

\inst4|g1:13:regs|dataout[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[18]~46_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:13:regs|dataout\(18));

\inst4|g1:9:regs|dataout[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[18]~46_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux22~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:9:regs|dataout\(18));

\inst4|g1:11:regs|dataout[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[18]~46_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux20~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:11:regs|dataout\(18));

\inst4|g2:0:buffersA|F[18]~239\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[18]~239_combout\ = (!\inst4|g1:9:regs|dataout\(18) & (((!\inst4|g1:11:regs|dataout\(18) & \inst4|dec_rdA|Mux31~12_combout\)) # (\inst4|dec_rdA|Mux31~11_combout\))) # (\inst4|g1:9:regs|dataout\(18) & (!\inst4|g1:11:regs|dataout\(18) 
-- & ((\inst4|dec_rdA|Mux31~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001110000010101100111000001010110011100000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:9:regs|ALT_INV_dataout\(18),
	datab => \inst4|g1:11:regs|ALT_INV_dataout\(18),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~11_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~12_combout\,
	combout => \inst4|g2:0:buffersA|F[18]~239_combout\);

\inst4|g2:0:buffersA|F[18]~240\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[18]~240_combout\ = ( !\inst4|g2:0:buffersA|F[18]~239_combout\ & ( (!\inst4|g1:21:regs|dataout\(18) & (!\inst4|dec_rdA|Mux31~9_combout\ & ((!\inst4|dec_rdA|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(18))))) # 
-- (\inst4|g1:21:regs|dataout\(18) & (((!\inst4|dec_rdA|Mux31~10_combout\)) # (\inst4|g1:13:regs|dataout\(18)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100110001000000000000000011110101001100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:21:regs|ALT_INV_dataout\(18),
	datab => \inst4|g1:13:regs|ALT_INV_dataout\(18),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~9_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~10_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[18]~239_combout\,
	combout => \inst4|g2:0:buffersA|F[18]~240_combout\);

\inst4|g2:0:buffersA|F[18]~241\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[18]~241_combout\ = ( \inst4|g2:0:buffersA|F[18]~240_combout\ & ( (!\inst4|g1:26:regs|dataout\(18) & (!\inst4|dec_rdA|Mux31~7_combout\ & ((!\inst4|dec_rdA|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(18))))) # 
-- (\inst4|g1:26:regs|dataout\(18) & (((!\inst4|dec_rdA|Mux31~8_combout\)) # (\inst4|g1:19:regs|dataout\(18)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:26:regs|ALT_INV_dataout\(18),
	datab => \inst4|g1:19:regs|ALT_INV_dataout\(18),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~7_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~8_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[18]~240_combout\,
	combout => \inst4|g2:0:buffersA|F[18]~241_combout\);

\inst4|g1:25:regs|dataout[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[18]~46_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:25:regs|dataout\(18));

\inst4|g1:24:regs|dataout[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[18]~46_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:24:regs|dataout\(18));

\inst4|g1:28:regs|dataout[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[18]~46_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:28:regs|dataout\(18));

\inst4|g1:20:regs|dataout[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[18]~46_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:20:regs|dataout\(18));

\inst4|g1:8:regs|dataout[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[18]~46_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:8:regs|dataout\(18));

\inst4|g1:12:regs|dataout[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[18]~46_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:12:regs|dataout\(18));

\inst4|g2:0:buffersA|F[18]~242\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[18]~242_combout\ = (!\inst4|g1:8:regs|dataout\(18) & (((!\inst4|g1:12:regs|dataout\(18) & \inst4|dec_rdA|Mux31~18_combout\)) # (\inst4|dec_rdA|Mux31~17_combout\))) # (\inst4|g1:8:regs|dataout\(18) & (!\inst4|g1:12:regs|dataout\(18) 
-- & ((\inst4|dec_rdA|Mux31~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001110000010101100111000001010110011100000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:8:regs|ALT_INV_dataout\(18),
	datab => \inst4|g1:12:regs|ALT_INV_dataout\(18),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~17_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~18_combout\,
	combout => \inst4|g2:0:buffersA|F[18]~242_combout\);

\inst4|g2:0:buffersA|F[18]~243\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[18]~243_combout\ = ( !\inst4|g2:0:buffersA|F[18]~242_combout\ & ( (!\inst4|g1:28:regs|dataout\(18) & (!\inst4|dec_rdA|Mux31~15_combout\ & ((!\inst4|dec_rdA|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(18))))) # 
-- (\inst4|g1:28:regs|dataout\(18) & (((!\inst4|dec_rdA|Mux31~16_combout\)) # (\inst4|g1:20:regs|dataout\(18)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100110001000000000000000011110101001100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:28:regs|ALT_INV_dataout\(18),
	datab => \inst4|g1:20:regs|ALT_INV_dataout\(18),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~15_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~16_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[18]~242_combout\,
	combout => \inst4|g2:0:buffersA|F[18]~243_combout\);

\inst4|g2:0:buffersA|F[18]~244\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[18]~244_combout\ = ( \inst4|g2:0:buffersA|F[18]~243_combout\ & ( (!\inst4|g1:25:regs|dataout\(18) & (!\inst4|dec_rdA|Mux31~13_combout\ & ((!\inst4|dec_rdA|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(18))))) # 
-- (\inst4|g1:25:regs|dataout\(18) & (((!\inst4|dec_rdA|Mux31~14_combout\)) # (\inst4|g1:24:regs|dataout\(18)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:25:regs|ALT_INV_dataout\(18),
	datab => \inst4|g1:24:regs|ALT_INV_dataout\(18),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~13_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~14_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[18]~243_combout\,
	combout => \inst4|g2:0:buffersA|F[18]~244_combout\);

\inst4|g1:7:regs|dataout[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[18]~46_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:7:regs|dataout\(18));

\inst4|g1:3:regs|dataout[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[18]~46_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:3:regs|dataout\(18));

\inst4|g1:5:regs|dataout[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[18]~46_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:5:regs|dataout\(18));

\inst4|g1:4:regs|dataout[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[18]~46_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:4:regs|dataout\(18));

\inst4|g1:2:regs|dataout[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[18]~46_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:2:regs|dataout\(18));

\inst4|g1:1:regs|dataout[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[18]~46_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:1:regs|dataout\(18));

\inst4|g2:0:buffersA|F[18]~245\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[18]~245_combout\ = ( \inst4|dec_rdA|Mux31~25_combout\ & ( (\inst4|g1:1:regs|dataout\(18) & (!\inst4|dec_rdA|Mux31~24_combout\ & ((!\inst4|dec_rdA|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(18))))) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~25_combout\ & ( (!\inst4|dec_rdA|Mux31~24_combout\ & ((!\inst4|dec_rdA|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(18)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100000000001100010000000011110101000000000011000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:2:regs|ALT_INV_dataout\(18),
	datab => \inst4|g1:1:regs|ALT_INV_dataout\(18),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~23_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~24_combout\,
	datae => \inst4|dec_rdA|ALT_INV_Mux31~25_combout\,
	combout => \inst4|g2:0:buffersA|F[18]~245_combout\);

\inst4|g2:0:buffersA|F[18]~246\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[18]~246_combout\ = ( \inst4|g2:0:buffersA|F[18]~245_combout\ & ( (!\inst4|g1:5:regs|dataout\(18) & (!\inst4|dec_rdA|Mux31~21_combout\ & ((!\inst4|dec_rdA|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(18))))) # 
-- (\inst4|g1:5:regs|dataout\(18) & (((!\inst4|dec_rdA|Mux31~22_combout\)) # (\inst4|g1:4:regs|dataout\(18)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:5:regs|ALT_INV_dataout\(18),
	datab => \inst4|g1:4:regs|ALT_INV_dataout\(18),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~21_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~22_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[18]~245_combout\,
	combout => \inst4|g2:0:buffersA|F[18]~246_combout\);

\inst4|g2:0:buffersA|F[18]~247\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[18]~247_combout\ = ( \inst4|g2:0:buffersA|F[18]~246_combout\ & ( (!\inst4|g1:7:regs|dataout\(18) & (!\inst4|dec_rdA|Mux31~19_combout\ & ((!\inst4|dec_rdA|Mux31~20_combout\) # (\inst4|g1:3:regs|dataout\(18))))) # 
-- (\inst4|g1:7:regs|dataout\(18) & (((!\inst4|dec_rdA|Mux31~20_combout\)) # (\inst4|g1:3:regs|dataout\(18)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:7:regs|ALT_INV_dataout\(18),
	datab => \inst4|g1:3:regs|ALT_INV_dataout\(18),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~19_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~20_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[18]~246_combout\,
	combout => \inst4|g2:0:buffersA|F[18]~247_combout\);

\inst4|g1:18:regs|dataout[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[18]~46_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:18:regs|dataout\(18));

\inst4|g1:16:regs|dataout[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[18]~46_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:16:regs|dataout\(18));

\inst4|g1:17:regs|dataout[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[18]~46_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:17:regs|dataout\(18));

\inst4|g1:23:regs|dataout[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[18]~46_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:23:regs|dataout\(18));

\inst4|g1:6:regs|dataout[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[18]~46_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:6:regs|dataout\(18));

\inst4|g1:22:regs|dataout[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[18]~46_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:22:regs|dataout\(18));

\inst4|g2:0:buffersA|F[18]~248\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[18]~248_combout\ = (!\inst4|g1:6:regs|dataout\(18) & (((!\inst4|g1:22:regs|dataout\(18) & \inst4|dec_rdA|Mux31~31_combout\)) # (\inst4|dec_rdA|Mux31~30_combout\))) # (\inst4|g1:6:regs|dataout\(18) & (!\inst4|g1:22:regs|dataout\(18) 
-- & ((\inst4|dec_rdA|Mux31~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001110000010101100111000001010110011100000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:6:regs|ALT_INV_dataout\(18),
	datab => \inst4|g1:22:regs|ALT_INV_dataout\(18),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~30_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~31_combout\,
	combout => \inst4|g2:0:buffersA|F[18]~248_combout\);

\inst4|g2:0:buffersA|F[18]~249\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[18]~249_combout\ = ( !\inst4|g2:0:buffersA|F[18]~248_combout\ & ( (!\inst4|g1:17:regs|dataout\(18) & (!\inst4|dec_rdA|Mux31~28_combout\ & ((!\inst4|dec_rdA|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(18))))) # 
-- (\inst4|g1:17:regs|dataout\(18) & (((!\inst4|dec_rdA|Mux31~29_combout\)) # (\inst4|g1:23:regs|dataout\(18)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100110001000000000000000011110101001100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:17:regs|ALT_INV_dataout\(18),
	datab => \inst4|g1:23:regs|ALT_INV_dataout\(18),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~28_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~29_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[18]~248_combout\,
	combout => \inst4|g2:0:buffersA|F[18]~249_combout\);

\inst4|g2:0:buffersA|F[18]~250\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[18]~250_combout\ = ( \inst4|g2:0:buffersA|F[18]~249_combout\ & ( (!\inst4|g1:18:regs|dataout\(18) & (!\inst4|dec_rdA|Mux31~26_combout\ & ((!\inst4|dec_rdA|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(18))))) # 
-- (\inst4|g1:18:regs|dataout\(18) & (((!\inst4|dec_rdA|Mux31~27_combout\)) # (\inst4|g1:16:regs|dataout\(18)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:18:regs|ALT_INV_dataout\(18),
	datab => \inst4|g1:16:regs|ALT_INV_dataout\(18),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~26_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~27_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[18]~249_combout\,
	combout => \inst4|g2:0:buffersA|F[18]~250_combout\);

\inst4|g2:0:buffersA|F[18]~251\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[18]~251_combout\ = (\inst4|g2:0:buffersA|F[18]~241_combout\ & (\inst4|g2:0:buffersA|F[18]~244_combout\ & (\inst4|g2:0:buffersA|F[18]~247_combout\ & \inst4|g2:0:buffersA|F[18]~250_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersA|ALT_INV_F[18]~241_combout\,
	datab => \inst4|g2:0:buffersA|ALT_INV_F[18]~244_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[18]~247_combout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[18]~250_combout\,
	combout => \inst4|g2:0:buffersA|F[18]~251_combout\);

\inst4|g2:0:buffersA|F[18]~252\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[18]~252_combout\ = (\inst4|g2:0:buffersA|F[18]~238_combout\ & (\inst4|g2:0:buffersA|F[18]~251_combout\ & ((!\inst4|dec_rdA|Mux31~0_combout\) # (\inst4|g1:31:regs|dataout\(18)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001101000000000000110100000000000011010000000000001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:31:regs|ALT_INV_dataout\(18),
	datab => \inst4|dec_rdA|ALT_INV_Mux31~0_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[18]~238_combout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[18]~251_combout\,
	combout => \inst4|g2:0:buffersA|F[18]~252_combout\);

\ALU|Add1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~49_sumout\ = SUM(( \ALU|Add0~49_sumout\ ) + ( \inst4|g2:0:buffersA|F[18]~252_combout\ ) + ( \ALU|Add1~30\ ))
-- \ALU|Add1~50\ = CARRY(( \ALU|Add0~49_sumout\ ) + ( \inst4|g2:0:buffersA|F[18]~252_combout\ ) + ( \ALU|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALU|ALT_INV_Add0~49_sumout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[18]~252_combout\,
	cin => \ALU|Add1~30\,
	sumout => \ALU|Add1~49_sumout\,
	cout => \ALU|Add1~50\);

\ALU|Mux14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux14~0_combout\ = ( \ALU|Add1~49_sumout\ & ( (!\IR|dataout\(27)) # ((!\IR|dataout\(26) & (\ALU|Add0~49_sumout\ & \inst4|g2:0:buffersA|F[18]~252_combout\)) # (\IR|dataout\(26) & ((\inst4|g2:0:buffersA|F[18]~252_combout\) # (\ALU|Add0~49_sumout\)))) ) 
-- ) # ( !\ALU|Add1~49_sumout\ & ( (\IR|dataout\(27) & ((!\IR|dataout\(26) & (\ALU|Add0~49_sumout\ & \inst4|g2:0:buffersA|F[18]~252_combout\)) # (\IR|dataout\(26) & ((\inst4|g2:0:buffersA|F[18]~252_combout\) # (\ALU|Add0~49_sumout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010011110011011101111100000001000100111100110111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(26),
	datab => \IR|ALT_INV_dataout\(27),
	datac => \ALU|ALT_INV_Add0~49_sumout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[18]~252_combout\,
	datae => \ALU|ALT_INV_Add1~49_sumout\,
	combout => \ALU|Mux14~0_combout\);

\IO_IN[18]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IO_IN(18),
	o => \IO_IN[18]~input_o\);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a18\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "dmemory.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memory:D-Memory|altsyncram:ram_rtl_0|altsyncram_auc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \UC|DM_Wr~q\,
	portare => VCC,
	clk0 => \clock~input_o\,
	portadatain => \D-Memory|ram_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \D-Memory|ram_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \D-Memory|ram_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

\tri1[18]~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \tri1[18]~46_combout\ = ( \IO_IN[18]~input_o\ & ( \D-Memory|ram_rtl_0|auto_generated|ram_block1a18~portadataout\ & ( (!\UC|ALU_2_DBus~q\) # (\ALU|Mux14~0_combout\) ) ) ) # ( !\IO_IN[18]~input_o\ & ( 
-- \D-Memory|ram_rtl_0|auto_generated|ram_block1a18~portadataout\ & ( (!\UC|IO_2_Reg~q\ & ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux14~0_combout\))) ) ) ) # ( \IO_IN[18]~input_o\ & ( !\D-Memory|ram_rtl_0|auto_generated|ram_block1a18~portadataout\ & ( (!\UC|DM_Rd~q\ & 
-- ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux14~0_combout\))) ) ) ) # ( !\IO_IN[18]~input_o\ & ( !\D-Memory|ram_rtl_0|auto_generated|ram_block1a18~portadataout\ & ( (!\UC|DM_Rd~q\ & (!\UC|IO_2_Reg~q\ & ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux14~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000100010001100110010100000111100001010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_ALU_2_DBus~q\,
	datab => \UC|ALT_INV_DM_Rd~q\,
	datac => \UC|ALT_INV_IO_2_Reg~q\,
	datad => \ALU|ALT_INV_Mux14~0_combout\,
	datae => \ALT_INV_IO_IN[18]~input_o\,
	dataf => \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a18~portadataout\,
	combout => \tri1[18]~46_combout\);

\inst4|g1:31:regs|dataout[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[18]~46_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:31:regs|dataout\(18));

\inst4|g2:31:buffersB|F[18]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:31:buffersB|F[18]~6_combout\ = (\inst4|dec_rdB|Mux31~0_combout\ & !\inst4|g1:31:regs|dataout\(18))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~0_combout\,
	datab => \inst4|g1:31:regs|ALT_INV_dataout\(18),
	combout => \inst4|g2:31:buffersB|F[18]~6_combout\);

\inst4|g2:0:buffersB|F[18]~432\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[18]~432_combout\ = ( \inst4|g1:10:regs|dataout\(18) & ( \inst4|g1:14:regs|dataout\(18) & ( (!\inst4|dec_rdB|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(18)) ) ) ) # ( !\inst4|g1:10:regs|dataout\(18) & ( 
-- \inst4|g1:14:regs|dataout\(18) & ( (!\inst4|dec_rdB|Mux31~5_combout\ & ((!\inst4|dec_rdB|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(18)))) ) ) ) # ( \inst4|g1:10:regs|dataout\(18) & ( !\inst4|g1:14:regs|dataout\(18) & ( 
-- (!\inst4|dec_rdB|Mux31~6_combout\ & ((!\inst4|dec_rdB|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(18)))) ) ) ) # ( !\inst4|g1:10:regs|dataout\(18) & ( !\inst4|g1:14:regs|dataout\(18) & ( (!\inst4|dec_rdB|Mux31~5_combout\ & 
-- (!\inst4|dec_rdB|Mux31~6_combout\ & ((!\inst4|dec_rdB|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(18))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000000000000101110110000000010110000101100001011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~4_combout\,
	datab => \inst4|g1:15:regs|ALT_INV_dataout\(18),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~5_combout\,
	datad => \inst4|dec_rdB|ALT_INV_Mux31~6_combout\,
	datae => \inst4|g1:10:regs|ALT_INV_dataout\(18),
	dataf => \inst4|g1:14:regs|ALT_INV_dataout\(18),
	combout => \inst4|g2:0:buffersB|F[18]~432_combout\);

\inst4|g2:0:buffersB|F[18]~433\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[18]~433_combout\ = (\inst4|dec_rdB|Mux31~3_combout\ & !\inst4|g1:27:regs|dataout\(18))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~3_combout\,
	datab => \inst4|g1:27:regs|ALT_INV_dataout\(18),
	combout => \inst4|g2:0:buffersB|F[18]~433_combout\);

\inst4|g2:0:buffersB|F[18]~185\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[18]~185_combout\ = ( \inst4|g2:0:buffersB|F[18]~432_combout\ & ( !\inst4|g2:0:buffersB|F[18]~433_combout\ & ( (!\inst4|dec_rdB|Mux31~1_combout\ & ((!\inst4|dec_rdB|Mux31~2_combout\) # ((\inst4|g1:29:regs|dataout\(18))))) # 
-- (\inst4|dec_rdB|Mux31~1_combout\ & (\inst4|g1:30:regs|dataout\(18) & ((!\inst4|dec_rdB|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(18))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~1_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~2_combout\,
	datac => \inst4|g1:30:regs|ALT_INV_dataout\(18),
	datad => \inst4|g1:29:regs|ALT_INV_dataout\(18),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[18]~432_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[18]~433_combout\,
	combout => \inst4|g2:0:buffersB|F[18]~185_combout\);

\inst4|g2:0:buffersB|F[18]~430\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[18]~430_combout\ = ( \inst4|g1:9:regs|dataout\(18) & ( \inst4|g1:11:regs|dataout\(18) & ( (!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(18)) ) ) ) # ( !\inst4|g1:9:regs|dataout\(18) & ( 
-- \inst4|g1:11:regs|dataout\(18) & ( (!\inst4|dec_rdB|Mux31~11_combout\ & ((!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(18)))) ) ) ) # ( \inst4|g1:9:regs|dataout\(18) & ( !\inst4|g1:11:regs|dataout\(18) & ( 
-- (!\inst4|dec_rdB|Mux31~12_combout\ & ((!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(18)))) ) ) ) # ( !\inst4|g1:9:regs|dataout\(18) & ( !\inst4|g1:11:regs|dataout\(18) & ( (!\inst4|dec_rdB|Mux31~11_combout\ & 
-- (!\inst4|dec_rdB|Mux31~12_combout\ & ((!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(18))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000000000000101110110000000010110000101100001011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~10_combout\,
	datab => \inst4|g1:13:regs|ALT_INV_dataout\(18),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~11_combout\,
	datad => \inst4|dec_rdB|ALT_INV_Mux31~12_combout\,
	datae => \inst4|g1:9:regs|ALT_INV_dataout\(18),
	dataf => \inst4|g1:11:regs|ALT_INV_dataout\(18),
	combout => \inst4|g2:0:buffersB|F[18]~430_combout\);

\inst4|g2:0:buffersB|F[18]~431\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[18]~431_combout\ = (\inst4|dec_rdB|Mux31~9_combout\ & !\inst4|g1:21:regs|dataout\(18))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~9_combout\,
	datab => \inst4|g1:21:regs|ALT_INV_dataout\(18),
	combout => \inst4|g2:0:buffersB|F[18]~431_combout\);

\inst4|g2:0:buffersB|F[18]~186\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[18]~186_combout\ = ( \inst4|g2:0:buffersB|F[18]~430_combout\ & ( !\inst4|g2:0:buffersB|F[18]~431_combout\ & ( (!\inst4|dec_rdB|Mux31~7_combout\ & ((!\inst4|dec_rdB|Mux31~8_combout\) # ((\inst4|g1:19:regs|dataout\(18))))) # 
-- (\inst4|dec_rdB|Mux31~7_combout\ & (\inst4|g1:26:regs|dataout\(18) & ((!\inst4|dec_rdB|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(18))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~7_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~8_combout\,
	datac => \inst4|g1:26:regs|ALT_INV_dataout\(18),
	datad => \inst4|g1:19:regs|ALT_INV_dataout\(18),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[18]~430_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[18]~431_combout\,
	combout => \inst4|g2:0:buffersB|F[18]~186_combout\);

\inst4|g2:0:buffersB|F[18]~428\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[18]~428_combout\ = ( \inst4|g1:8:regs|dataout\(18) & ( \inst4|g1:12:regs|dataout\(18) & ( (!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(18)) ) ) ) # ( !\inst4|g1:8:regs|dataout\(18) & ( 
-- \inst4|g1:12:regs|dataout\(18) & ( (!\inst4|dec_rdB|Mux31~17_combout\ & ((!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(18)))) ) ) ) # ( \inst4|g1:8:regs|dataout\(18) & ( !\inst4|g1:12:regs|dataout\(18) & ( 
-- (!\inst4|dec_rdB|Mux31~18_combout\ & ((!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(18)))) ) ) ) # ( !\inst4|g1:8:regs|dataout\(18) & ( !\inst4|g1:12:regs|dataout\(18) & ( (!\inst4|dec_rdB|Mux31~17_combout\ & 
-- (!\inst4|dec_rdB|Mux31~18_combout\ & ((!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(18))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000000000000101110110000000010110000101100001011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~16_combout\,
	datab => \inst4|g1:20:regs|ALT_INV_dataout\(18),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~17_combout\,
	datad => \inst4|dec_rdB|ALT_INV_Mux31~18_combout\,
	datae => \inst4|g1:8:regs|ALT_INV_dataout\(18),
	dataf => \inst4|g1:12:regs|ALT_INV_dataout\(18),
	combout => \inst4|g2:0:buffersB|F[18]~428_combout\);

\inst4|g2:0:buffersB|F[18]~429\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[18]~429_combout\ = (\inst4|dec_rdB|Mux31~15_combout\ & !\inst4|g1:28:regs|dataout\(18))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~15_combout\,
	datab => \inst4|g1:28:regs|ALT_INV_dataout\(18),
	combout => \inst4|g2:0:buffersB|F[18]~429_combout\);

\inst4|g2:0:buffersB|F[18]~187\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[18]~187_combout\ = ( \inst4|g2:0:buffersB|F[18]~428_combout\ & ( !\inst4|g2:0:buffersB|F[18]~429_combout\ & ( (!\inst4|dec_rdB|Mux31~13_combout\ & ((!\inst4|dec_rdB|Mux31~14_combout\) # ((\inst4|g1:24:regs|dataout\(18))))) # 
-- (\inst4|dec_rdB|Mux31~13_combout\ & (\inst4|g1:25:regs|dataout\(18) & ((!\inst4|dec_rdB|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(18))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~13_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~14_combout\,
	datac => \inst4|g1:25:regs|ALT_INV_dataout\(18),
	datad => \inst4|g1:24:regs|ALT_INV_dataout\(18),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[18]~428_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[18]~429_combout\,
	combout => \inst4|g2:0:buffersB|F[18]~187_combout\);

\inst4|g2:0:buffersB|F[18]~424\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[18]~424_combout\ = ( \inst4|g1:2:regs|dataout\(18) & ( \inst4|g1:1:regs|dataout\(18) & ( (!\inst4|dec_rdB|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(18)) ) ) ) # ( !\inst4|g1:2:regs|dataout\(18) & ( 
-- \inst4|g1:1:regs|dataout\(18) & ( (!\inst4|dec_rdB|Mux31~23_combout\ & ((!\inst4|dec_rdB|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(18)))) ) ) ) # ( \inst4|g1:2:regs|dataout\(18) & ( !\inst4|g1:1:regs|dataout\(18) & ( 
-- (!\inst4|dec_rdB|Mux31~25_combout\ & ((!\inst4|dec_rdB|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(18)))) ) ) ) # ( !\inst4|g1:2:regs|dataout\(18) & ( !\inst4|g1:1:regs|dataout\(18) & ( (!\inst4|dec_rdB|Mux31~23_combout\ & 
-- (!\inst4|dec_rdB|Mux31~25_combout\ & ((!\inst4|dec_rdB|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(18))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000000000000101110110000000010110000101100001011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~22_combout\,
	datab => \inst4|g1:4:regs|ALT_INV_dataout\(18),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~23_combout\,
	datad => \inst4|dec_rdB|ALT_INV_Mux31~25_combout\,
	datae => \inst4|g1:2:regs|ALT_INV_dataout\(18),
	dataf => \inst4|g1:1:regs|ALT_INV_dataout\(18),
	combout => \inst4|g2:0:buffersB|F[18]~424_combout\);

\inst4|g2:0:buffersB|F[18]~425\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[18]~425_combout\ = (!\inst4|dec_rdB|Mux31~20_combout\ & (((\inst4|dec_rdB|Mux31~21_combout\ & !\inst4|g1:5:regs|dataout\(18))))) # (\inst4|dec_rdB|Mux31~20_combout\ & ((!\inst4|g1:3:regs|dataout\(18)) # 
-- ((\inst4|dec_rdB|Mux31~21_combout\ & !\inst4|g1:5:regs|dataout\(18)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100111101000100010011110100010001001111010001000100111101000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~20_combout\,
	datab => \inst4|g1:3:regs|ALT_INV_dataout\(18),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~21_combout\,
	datad => \inst4|g1:5:regs|ALT_INV_dataout\(18),
	combout => \inst4|g2:0:buffersB|F[18]~425_combout\);

\inst4|g2:0:buffersB|F[18]~188\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[18]~188_combout\ = ( !\inst4|g2:0:buffersB|F[18]~425_combout\ & ( (!\inst4|dec_rdB|Mux31~24_combout\ & (\inst4|g2:0:buffersB|F[18]~424_combout\ & ((!\inst4|dec_rdB|Mux31~19_combout\) # (\inst4|g1:7:regs|dataout\(18))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010110000000000000000000000000000101100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~19_combout\,
	datab => \inst4|g1:7:regs|ALT_INV_dataout\(18),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~24_combout\,
	datad => \inst4|g2:0:buffersB|ALT_INV_F[18]~424_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[18]~425_combout\,
	combout => \inst4|g2:0:buffersB|F[18]~188_combout\);

\inst4|g2:0:buffersB|F[18]~426\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[18]~426_combout\ = ( \inst4|g1:6:regs|dataout\(18) & ( \inst4|g1:22:regs|dataout\(18) & ( (!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(18)) ) ) ) # ( !\inst4|g1:6:regs|dataout\(18) & ( 
-- \inst4|g1:22:regs|dataout\(18) & ( (!\inst4|dec_rdB|Mux31~30_combout\ & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(18)))) ) ) ) # ( \inst4|g1:6:regs|dataout\(18) & ( !\inst4|g1:22:regs|dataout\(18) & ( 
-- (!\inst4|dec_rdB|Mux31~31_combout\ & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(18)))) ) ) ) # ( !\inst4|g1:6:regs|dataout\(18) & ( !\inst4|g1:22:regs|dataout\(18) & ( (!\inst4|dec_rdB|Mux31~30_combout\ & 
-- (!\inst4|dec_rdB|Mux31~31_combout\ & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(18))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000000000000101110110000000010110000101100001011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~29_combout\,
	datab => \inst4|g1:23:regs|ALT_INV_dataout\(18),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~30_combout\,
	datad => \inst4|dec_rdB|ALT_INV_Mux31~31_combout\,
	datae => \inst4|g1:6:regs|ALT_INV_dataout\(18),
	dataf => \inst4|g1:22:regs|ALT_INV_dataout\(18),
	combout => \inst4|g2:0:buffersB|F[18]~426_combout\);

\inst4|g2:0:buffersB|F[18]~427\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[18]~427_combout\ = (\inst4|dec_rdB|Mux31~28_combout\ & !\inst4|g1:17:regs|dataout\(18))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~28_combout\,
	datab => \inst4|g1:17:regs|ALT_INV_dataout\(18),
	combout => \inst4|g2:0:buffersB|F[18]~427_combout\);

\inst4|g2:0:buffersB|F[18]~189\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[18]~189_combout\ = ( \inst4|g2:0:buffersB|F[18]~426_combout\ & ( !\inst4|g2:0:buffersB|F[18]~427_combout\ & ( (!\inst4|dec_rdB|Mux31~26_combout\ & ((!\inst4|dec_rdB|Mux31~27_combout\) # ((\inst4|g1:16:regs|dataout\(18))))) # 
-- (\inst4|dec_rdB|Mux31~26_combout\ & (\inst4|g1:18:regs|dataout\(18) & ((!\inst4|dec_rdB|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(18))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~26_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~27_combout\,
	datac => \inst4|g1:18:regs|ALT_INV_dataout\(18),
	datad => \inst4|g1:16:regs|ALT_INV_dataout\(18),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[18]~426_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[18]~427_combout\,
	combout => \inst4|g2:0:buffersB|F[18]~189_combout\);

\inst4|g2:0:buffersB|F[18]~190\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[18]~190_combout\ = ( \inst4|g2:0:buffersB|F[18]~188_combout\ & ( \inst4|g2:0:buffersB|F[18]~189_combout\ & ( (!\inst4|g2:31:buffersB|F[18]~6_combout\ & (\inst4|g2:0:buffersB|F[18]~185_combout\ & 
-- (\inst4|g2:0:buffersB|F[18]~186_combout\ & \inst4|g2:0:buffersB|F[18]~187_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:31:buffersB|ALT_INV_F[18]~6_combout\,
	datab => \inst4|g2:0:buffersB|ALT_INV_F[18]~185_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[18]~186_combout\,
	datad => \inst4|g2:0:buffersB|ALT_INV_F[18]~187_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[18]~188_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[18]~189_combout\,
	combout => \inst4|g2:0:buffersB|F[18]~190_combout\);

\selector|Mux13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \selector|Mux13~0_combout\ = (!\selector|Mux31~0_combout\ & ((\inst4|g2:0:buffersB|F[18]~190_combout\))) # (\selector|Mux31~0_combout\ & (\IR|dataout\(15)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \selector|ALT_INV_Mux31~0_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[18]~190_combout\,
	combout => \selector|Mux13~0_combout\);

\ALU|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~37_sumout\ = SUM(( !\selector|Mux12~0_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~50\ ))
-- \ALU|Add0~38\ = CARRY(( !\selector|Mux12~0_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000010001011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(27),
	datab => \IR|ALT_INV_dataout\(26),
	datad => \selector|ALT_INV_Mux12~0_combout\,
	cin => \ALU|Add0~50\,
	sumout => \ALU|Add0~37_sumout\,
	cout => \ALU|Add0~38\);

\inst4|g1:30:regs|dataout[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[19]~45_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:30:regs|dataout\(19));

\inst4|g1:29:regs|dataout[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[19]~45_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:29:regs|dataout\(19));

\inst4|g1:27:regs|dataout[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[19]~45_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:27:regs|dataout\(19));

\inst4|g1:15:regs|dataout[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[19]~45_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:15:regs|dataout\(19));

\inst4|g1:10:regs|dataout[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[19]~45_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:10:regs|dataout\(19));

\inst4|g1:14:regs|dataout[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[19]~45_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux17~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:14:regs|dataout\(19));

\inst4|g2:0:buffersA|F[19]~185\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[19]~185_combout\ = (!\inst4|g1:10:regs|dataout\(19) & (((!\inst4|g1:14:regs|dataout\(19) & \inst4|dec_rdA|Mux31~6_combout\)) # (\inst4|dec_rdA|Mux31~5_combout\))) # (\inst4|g1:10:regs|dataout\(19) & (!\inst4|g1:14:regs|dataout\(19) 
-- & ((\inst4|dec_rdA|Mux31~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001110000010101100111000001010110011100000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:10:regs|ALT_INV_dataout\(19),
	datab => \inst4|g1:14:regs|ALT_INV_dataout\(19),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~5_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~6_combout\,
	combout => \inst4|g2:0:buffersA|F[19]~185_combout\);

\inst4|g2:0:buffersA|F[19]~186\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[19]~186_combout\ = ( !\inst4|g2:0:buffersA|F[19]~185_combout\ & ( (!\inst4|g1:27:regs|dataout\(19) & (!\inst4|dec_rdA|Mux31~3_combout\ & ((!\inst4|dec_rdA|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(19))))) # 
-- (\inst4|g1:27:regs|dataout\(19) & (((!\inst4|dec_rdA|Mux31~4_combout\)) # (\inst4|g1:15:regs|dataout\(19)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100110001000000000000000011110101001100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:27:regs|ALT_INV_dataout\(19),
	datab => \inst4|g1:15:regs|ALT_INV_dataout\(19),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~3_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~4_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[19]~185_combout\,
	combout => \inst4|g2:0:buffersA|F[19]~186_combout\);

\inst4|g2:0:buffersA|F[19]~187\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[19]~187_combout\ = ( \inst4|g2:0:buffersA|F[19]~186_combout\ & ( (!\inst4|g1:30:regs|dataout\(19) & (!\inst4|dec_rdA|Mux31~1_combout\ & ((!\inst4|dec_rdA|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(19))))) # 
-- (\inst4|g1:30:regs|dataout\(19) & (((!\inst4|dec_rdA|Mux31~2_combout\)) # (\inst4|g1:29:regs|dataout\(19)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:30:regs|ALT_INV_dataout\(19),
	datab => \inst4|g1:29:regs|ALT_INV_dataout\(19),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~1_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~2_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[19]~186_combout\,
	combout => \inst4|g2:0:buffersA|F[19]~187_combout\);

\inst4|g1:26:regs|dataout[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[19]~45_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:26:regs|dataout\(19));

\inst4|g1:19:regs|dataout[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[19]~45_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:19:regs|dataout\(19));

\inst4|g1:21:regs|dataout[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[19]~45_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:21:regs|dataout\(19));

\inst4|g1:13:regs|dataout[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[19]~45_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:13:regs|dataout\(19));

\inst4|g1:9:regs|dataout[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[19]~45_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux22~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:9:regs|dataout\(19));

\inst4|g1:11:regs|dataout[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[19]~45_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux20~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:11:regs|dataout\(19));

\inst4|g2:0:buffersA|F[19]~188\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[19]~188_combout\ = (!\inst4|g1:9:regs|dataout\(19) & (((!\inst4|g1:11:regs|dataout\(19) & \inst4|dec_rdA|Mux31~12_combout\)) # (\inst4|dec_rdA|Mux31~11_combout\))) # (\inst4|g1:9:regs|dataout\(19) & (!\inst4|g1:11:regs|dataout\(19) 
-- & ((\inst4|dec_rdA|Mux31~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001110000010101100111000001010110011100000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:9:regs|ALT_INV_dataout\(19),
	datab => \inst4|g1:11:regs|ALT_INV_dataout\(19),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~11_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~12_combout\,
	combout => \inst4|g2:0:buffersA|F[19]~188_combout\);

\inst4|g2:0:buffersA|F[19]~189\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[19]~189_combout\ = ( !\inst4|g2:0:buffersA|F[19]~188_combout\ & ( (!\inst4|g1:21:regs|dataout\(19) & (!\inst4|dec_rdA|Mux31~9_combout\ & ((!\inst4|dec_rdA|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(19))))) # 
-- (\inst4|g1:21:regs|dataout\(19) & (((!\inst4|dec_rdA|Mux31~10_combout\)) # (\inst4|g1:13:regs|dataout\(19)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100110001000000000000000011110101001100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:21:regs|ALT_INV_dataout\(19),
	datab => \inst4|g1:13:regs|ALT_INV_dataout\(19),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~9_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~10_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[19]~188_combout\,
	combout => \inst4|g2:0:buffersA|F[19]~189_combout\);

\inst4|g2:0:buffersA|F[19]~190\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[19]~190_combout\ = ( \inst4|g2:0:buffersA|F[19]~189_combout\ & ( (!\inst4|g1:26:regs|dataout\(19) & (!\inst4|dec_rdA|Mux31~7_combout\ & ((!\inst4|dec_rdA|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(19))))) # 
-- (\inst4|g1:26:regs|dataout\(19) & (((!\inst4|dec_rdA|Mux31~8_combout\)) # (\inst4|g1:19:regs|dataout\(19)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:26:regs|ALT_INV_dataout\(19),
	datab => \inst4|g1:19:regs|ALT_INV_dataout\(19),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~7_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~8_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[19]~189_combout\,
	combout => \inst4|g2:0:buffersA|F[19]~190_combout\);

\inst4|g1:25:regs|dataout[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[19]~45_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:25:regs|dataout\(19));

\inst4|g1:24:regs|dataout[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[19]~45_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:24:regs|dataout\(19));

\inst4|g1:28:regs|dataout[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[19]~45_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:28:regs|dataout\(19));

\inst4|g1:20:regs|dataout[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[19]~45_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:20:regs|dataout\(19));

\inst4|g1:8:regs|dataout[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[19]~45_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:8:regs|dataout\(19));

\inst4|g1:12:regs|dataout[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[19]~45_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:12:regs|dataout\(19));

\inst4|g2:0:buffersA|F[19]~191\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[19]~191_combout\ = (!\inst4|g1:8:regs|dataout\(19) & (((!\inst4|g1:12:regs|dataout\(19) & \inst4|dec_rdA|Mux31~18_combout\)) # (\inst4|dec_rdA|Mux31~17_combout\))) # (\inst4|g1:8:regs|dataout\(19) & (!\inst4|g1:12:regs|dataout\(19) 
-- & ((\inst4|dec_rdA|Mux31~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001110000010101100111000001010110011100000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:8:regs|ALT_INV_dataout\(19),
	datab => \inst4|g1:12:regs|ALT_INV_dataout\(19),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~17_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~18_combout\,
	combout => \inst4|g2:0:buffersA|F[19]~191_combout\);

\inst4|g2:0:buffersA|F[19]~192\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[19]~192_combout\ = ( !\inst4|g2:0:buffersA|F[19]~191_combout\ & ( (!\inst4|g1:28:regs|dataout\(19) & (!\inst4|dec_rdA|Mux31~15_combout\ & ((!\inst4|dec_rdA|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(19))))) # 
-- (\inst4|g1:28:regs|dataout\(19) & (((!\inst4|dec_rdA|Mux31~16_combout\)) # (\inst4|g1:20:regs|dataout\(19)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100110001000000000000000011110101001100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:28:regs|ALT_INV_dataout\(19),
	datab => \inst4|g1:20:regs|ALT_INV_dataout\(19),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~15_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~16_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[19]~191_combout\,
	combout => \inst4|g2:0:buffersA|F[19]~192_combout\);

\inst4|g2:0:buffersA|F[19]~193\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[19]~193_combout\ = ( \inst4|g2:0:buffersA|F[19]~192_combout\ & ( (!\inst4|g1:25:regs|dataout\(19) & (!\inst4|dec_rdA|Mux31~13_combout\ & ((!\inst4|dec_rdA|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(19))))) # 
-- (\inst4|g1:25:regs|dataout\(19) & (((!\inst4|dec_rdA|Mux31~14_combout\)) # (\inst4|g1:24:regs|dataout\(19)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:25:regs|ALT_INV_dataout\(19),
	datab => \inst4|g1:24:regs|ALT_INV_dataout\(19),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~13_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~14_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[19]~192_combout\,
	combout => \inst4|g2:0:buffersA|F[19]~193_combout\);

\inst4|g1:7:regs|dataout[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[19]~45_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:7:regs|dataout\(19));

\inst4|g1:3:regs|dataout[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[19]~45_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:3:regs|dataout\(19));

\inst4|g1:5:regs|dataout[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[19]~45_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:5:regs|dataout\(19));

\inst4|g1:4:regs|dataout[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[19]~45_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:4:regs|dataout\(19));

\inst4|g1:2:regs|dataout[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[19]~45_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:2:regs|dataout\(19));

\inst4|g1:1:regs|dataout[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[19]~45_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:1:regs|dataout\(19));

\inst4|g2:0:buffersA|F[19]~194\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[19]~194_combout\ = ( \inst4|dec_rdA|Mux31~25_combout\ & ( (\inst4|g1:1:regs|dataout\(19) & (!\inst4|dec_rdA|Mux31~24_combout\ & ((!\inst4|dec_rdA|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(19))))) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~25_combout\ & ( (!\inst4|dec_rdA|Mux31~24_combout\ & ((!\inst4|dec_rdA|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(19)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100000000001100010000000011110101000000000011000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:2:regs|ALT_INV_dataout\(19),
	datab => \inst4|g1:1:regs|ALT_INV_dataout\(19),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~23_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~24_combout\,
	datae => \inst4|dec_rdA|ALT_INV_Mux31~25_combout\,
	combout => \inst4|g2:0:buffersA|F[19]~194_combout\);

\inst4|g2:0:buffersA|F[19]~195\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[19]~195_combout\ = ( \inst4|g2:0:buffersA|F[19]~194_combout\ & ( (!\inst4|g1:5:regs|dataout\(19) & (!\inst4|dec_rdA|Mux31~21_combout\ & ((!\inst4|dec_rdA|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(19))))) # 
-- (\inst4|g1:5:regs|dataout\(19) & (((!\inst4|dec_rdA|Mux31~22_combout\)) # (\inst4|g1:4:regs|dataout\(19)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:5:regs|ALT_INV_dataout\(19),
	datab => \inst4|g1:4:regs|ALT_INV_dataout\(19),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~21_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~22_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[19]~194_combout\,
	combout => \inst4|g2:0:buffersA|F[19]~195_combout\);

\inst4|g2:0:buffersA|F[19]~196\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[19]~196_combout\ = ( \inst4|g2:0:buffersA|F[19]~195_combout\ & ( (!\inst4|g1:7:regs|dataout\(19) & (!\inst4|dec_rdA|Mux31~19_combout\ & ((!\inst4|dec_rdA|Mux31~20_combout\) # (\inst4|g1:3:regs|dataout\(19))))) # 
-- (\inst4|g1:7:regs|dataout\(19) & (((!\inst4|dec_rdA|Mux31~20_combout\)) # (\inst4|g1:3:regs|dataout\(19)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:7:regs|ALT_INV_dataout\(19),
	datab => \inst4|g1:3:regs|ALT_INV_dataout\(19),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~19_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~20_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[19]~195_combout\,
	combout => \inst4|g2:0:buffersA|F[19]~196_combout\);

\inst4|g1:18:regs|dataout[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[19]~45_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:18:regs|dataout\(19));

\inst4|g1:16:regs|dataout[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[19]~45_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:16:regs|dataout\(19));

\inst4|g1:17:regs|dataout[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[19]~45_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:17:regs|dataout\(19));

\inst4|g1:23:regs|dataout[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[19]~45_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:23:regs|dataout\(19));

\inst4|g1:6:regs|dataout[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[19]~45_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:6:regs|dataout\(19));

\inst4|g1:22:regs|dataout[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[19]~45_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:22:regs|dataout\(19));

\inst4|g2:0:buffersA|F[19]~197\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[19]~197_combout\ = (!\inst4|g1:6:regs|dataout\(19) & (((!\inst4|g1:22:regs|dataout\(19) & \inst4|dec_rdA|Mux31~31_combout\)) # (\inst4|dec_rdA|Mux31~30_combout\))) # (\inst4|g1:6:regs|dataout\(19) & (!\inst4|g1:22:regs|dataout\(19) 
-- & ((\inst4|dec_rdA|Mux31~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001110000010101100111000001010110011100000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:6:regs|ALT_INV_dataout\(19),
	datab => \inst4|g1:22:regs|ALT_INV_dataout\(19),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~30_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~31_combout\,
	combout => \inst4|g2:0:buffersA|F[19]~197_combout\);

\inst4|g2:0:buffersA|F[19]~198\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[19]~198_combout\ = ( !\inst4|g2:0:buffersA|F[19]~197_combout\ & ( (!\inst4|g1:17:regs|dataout\(19) & (!\inst4|dec_rdA|Mux31~28_combout\ & ((!\inst4|dec_rdA|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(19))))) # 
-- (\inst4|g1:17:regs|dataout\(19) & (((!\inst4|dec_rdA|Mux31~29_combout\)) # (\inst4|g1:23:regs|dataout\(19)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100110001000000000000000011110101001100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:17:regs|ALT_INV_dataout\(19),
	datab => \inst4|g1:23:regs|ALT_INV_dataout\(19),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~28_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~29_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[19]~197_combout\,
	combout => \inst4|g2:0:buffersA|F[19]~198_combout\);

\inst4|g2:0:buffersA|F[19]~199\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[19]~199_combout\ = ( \inst4|g2:0:buffersA|F[19]~198_combout\ & ( (!\inst4|g1:18:regs|dataout\(19) & (!\inst4|dec_rdA|Mux31~26_combout\ & ((!\inst4|dec_rdA|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(19))))) # 
-- (\inst4|g1:18:regs|dataout\(19) & (((!\inst4|dec_rdA|Mux31~27_combout\)) # (\inst4|g1:16:regs|dataout\(19)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:18:regs|ALT_INV_dataout\(19),
	datab => \inst4|g1:16:regs|ALT_INV_dataout\(19),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~26_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~27_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[19]~198_combout\,
	combout => \inst4|g2:0:buffersA|F[19]~199_combout\);

\inst4|g2:0:buffersA|F[19]~200\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[19]~200_combout\ = (\inst4|g2:0:buffersA|F[19]~190_combout\ & (\inst4|g2:0:buffersA|F[19]~193_combout\ & (\inst4|g2:0:buffersA|F[19]~196_combout\ & \inst4|g2:0:buffersA|F[19]~199_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersA|ALT_INV_F[19]~190_combout\,
	datab => \inst4|g2:0:buffersA|ALT_INV_F[19]~193_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[19]~196_combout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[19]~199_combout\,
	combout => \inst4|g2:0:buffersA|F[19]~200_combout\);

\inst4|g2:0:buffersA|F[19]~201\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[19]~201_combout\ = (\inst4|g2:0:buffersA|F[19]~187_combout\ & (\inst4|g2:0:buffersA|F[19]~200_combout\ & ((!\inst4|dec_rdA|Mux31~0_combout\) # (\inst4|g1:31:regs|dataout\(19)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001101000000000000110100000000000011010000000000001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:31:regs|ALT_INV_dataout\(19),
	datab => \inst4|dec_rdA|ALT_INV_Mux31~0_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[19]~187_combout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[19]~200_combout\,
	combout => \inst4|g2:0:buffersA|F[19]~201_combout\);

\ALU|Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~37_sumout\ = SUM(( \ALU|Add0~37_sumout\ ) + ( \inst4|g2:0:buffersA|F[19]~201_combout\ ) + ( \ALU|Add1~50\ ))
-- \ALU|Add1~38\ = CARRY(( \ALU|Add0~37_sumout\ ) + ( \inst4|g2:0:buffersA|F[19]~201_combout\ ) + ( \ALU|Add1~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALU|ALT_INV_Add0~37_sumout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[19]~201_combout\,
	cin => \ALU|Add1~50\,
	sumout => \ALU|Add1~37_sumout\,
	cout => \ALU|Add1~38\);

\ALU|Mux13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux13~0_combout\ = ( \ALU|Add1~37_sumout\ & ( (!\IR|dataout\(27)) # ((!\IR|dataout\(26) & (\ALU|Add0~37_sumout\ & \inst4|g2:0:buffersA|F[19]~201_combout\)) # (\IR|dataout\(26) & ((\inst4|g2:0:buffersA|F[19]~201_combout\) # (\ALU|Add0~37_sumout\)))) ) 
-- ) # ( !\ALU|Add1~37_sumout\ & ( (\IR|dataout\(27) & ((!\IR|dataout\(26) & (\ALU|Add0~37_sumout\ & \inst4|g2:0:buffersA|F[19]~201_combout\)) # (\IR|dataout\(26) & ((\inst4|g2:0:buffersA|F[19]~201_combout\) # (\ALU|Add0~37_sumout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010011110011011101111100000001000100111100110111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(26),
	datab => \IR|ALT_INV_dataout\(27),
	datac => \ALU|ALT_INV_Add0~37_sumout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[19]~201_combout\,
	datae => \ALU|ALT_INV_Add1~37_sumout\,
	combout => \ALU|Mux13~0_combout\);

\IO_IN[19]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IO_IN(19),
	o => \IO_IN[19]~input_o\);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a19\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "dmemory.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memory:D-Memory|altsyncram:ram_rtl_0|altsyncram_auc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \UC|DM_Wr~q\,
	portare => VCC,
	clk0 => \clock~input_o\,
	portadatain => \D-Memory|ram_rtl_0|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \D-Memory|ram_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \D-Memory|ram_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus\);

\tri1[19]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \tri1[19]~45_combout\ = ( \IO_IN[19]~input_o\ & ( \D-Memory|ram_rtl_0|auto_generated|ram_block1a19~portadataout\ & ( (!\UC|ALU_2_DBus~q\) # (\ALU|Mux13~0_combout\) ) ) ) # ( !\IO_IN[19]~input_o\ & ( 
-- \D-Memory|ram_rtl_0|auto_generated|ram_block1a19~portadataout\ & ( (!\UC|IO_2_Reg~q\ & ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux13~0_combout\))) ) ) ) # ( \IO_IN[19]~input_o\ & ( !\D-Memory|ram_rtl_0|auto_generated|ram_block1a19~portadataout\ & ( (!\UC|DM_Rd~q\ & 
-- ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux13~0_combout\))) ) ) ) # ( !\IO_IN[19]~input_o\ & ( !\D-Memory|ram_rtl_0|auto_generated|ram_block1a19~portadataout\ & ( (!\UC|DM_Rd~q\ & (!\UC|IO_2_Reg~q\ & ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux13~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000100010001100110010100000111100001010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_ALU_2_DBus~q\,
	datab => \UC|ALT_INV_DM_Rd~q\,
	datac => \UC|ALT_INV_IO_2_Reg~q\,
	datad => \ALU|ALT_INV_Mux13~0_combout\,
	datae => \ALT_INV_IO_IN[19]~input_o\,
	dataf => \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a19~portadataout\,
	combout => \tri1[19]~45_combout\);

\inst4|g1:31:regs|dataout[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[19]~45_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:31:regs|dataout\(19));

\inst4|g2:31:buffersB|F[19]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:31:buffersB|F[19]~5_combout\ = (\inst4|dec_rdB|Mux31~0_combout\ & !\inst4|g1:31:regs|dataout\(19))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~0_combout\,
	datab => \inst4|g1:31:regs|ALT_INV_dataout\(19),
	combout => \inst4|g2:31:buffersB|F[19]~5_combout\);

\inst4|g2:0:buffersB|F[19]~422\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[19]~422_combout\ = ( \inst4|g1:10:regs|dataout\(19) & ( \inst4|g1:14:regs|dataout\(19) & ( (!\inst4|dec_rdB|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(19)) ) ) ) # ( !\inst4|g1:10:regs|dataout\(19) & ( 
-- \inst4|g1:14:regs|dataout\(19) & ( (!\inst4|dec_rdB|Mux31~5_combout\ & ((!\inst4|dec_rdB|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(19)))) ) ) ) # ( \inst4|g1:10:regs|dataout\(19) & ( !\inst4|g1:14:regs|dataout\(19) & ( 
-- (!\inst4|dec_rdB|Mux31~6_combout\ & ((!\inst4|dec_rdB|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(19)))) ) ) ) # ( !\inst4|g1:10:regs|dataout\(19) & ( !\inst4|g1:14:regs|dataout\(19) & ( (!\inst4|dec_rdB|Mux31~5_combout\ & 
-- (!\inst4|dec_rdB|Mux31~6_combout\ & ((!\inst4|dec_rdB|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(19))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000000000000101110110000000010110000101100001011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~4_combout\,
	datab => \inst4|g1:15:regs|ALT_INV_dataout\(19),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~5_combout\,
	datad => \inst4|dec_rdB|ALT_INV_Mux31~6_combout\,
	datae => \inst4|g1:10:regs|ALT_INV_dataout\(19),
	dataf => \inst4|g1:14:regs|ALT_INV_dataout\(19),
	combout => \inst4|g2:0:buffersB|F[19]~422_combout\);

\inst4|g2:0:buffersB|F[19]~423\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[19]~423_combout\ = (\inst4|dec_rdB|Mux31~3_combout\ & !\inst4|g1:27:regs|dataout\(19))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~3_combout\,
	datab => \inst4|g1:27:regs|ALT_INV_dataout\(19),
	combout => \inst4|g2:0:buffersB|F[19]~423_combout\);

\inst4|g2:0:buffersB|F[19]~179\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[19]~179_combout\ = ( \inst4|g2:0:buffersB|F[19]~422_combout\ & ( !\inst4|g2:0:buffersB|F[19]~423_combout\ & ( (!\inst4|dec_rdB|Mux31~1_combout\ & ((!\inst4|dec_rdB|Mux31~2_combout\) # ((\inst4|g1:29:regs|dataout\(19))))) # 
-- (\inst4|dec_rdB|Mux31~1_combout\ & (\inst4|g1:30:regs|dataout\(19) & ((!\inst4|dec_rdB|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(19))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~1_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~2_combout\,
	datac => \inst4|g1:30:regs|ALT_INV_dataout\(19),
	datad => \inst4|g1:29:regs|ALT_INV_dataout\(19),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[19]~422_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[19]~423_combout\,
	combout => \inst4|g2:0:buffersB|F[19]~179_combout\);

\inst4|g2:0:buffersB|F[19]~420\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[19]~420_combout\ = ( \inst4|g1:9:regs|dataout\(19) & ( \inst4|g1:11:regs|dataout\(19) & ( (!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(19)) ) ) ) # ( !\inst4|g1:9:regs|dataout\(19) & ( 
-- \inst4|g1:11:regs|dataout\(19) & ( (!\inst4|dec_rdB|Mux31~11_combout\ & ((!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(19)))) ) ) ) # ( \inst4|g1:9:regs|dataout\(19) & ( !\inst4|g1:11:regs|dataout\(19) & ( 
-- (!\inst4|dec_rdB|Mux31~12_combout\ & ((!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(19)))) ) ) ) # ( !\inst4|g1:9:regs|dataout\(19) & ( !\inst4|g1:11:regs|dataout\(19) & ( (!\inst4|dec_rdB|Mux31~11_combout\ & 
-- (!\inst4|dec_rdB|Mux31~12_combout\ & ((!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(19))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000000000000101110110000000010110000101100001011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~10_combout\,
	datab => \inst4|g1:13:regs|ALT_INV_dataout\(19),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~11_combout\,
	datad => \inst4|dec_rdB|ALT_INV_Mux31~12_combout\,
	datae => \inst4|g1:9:regs|ALT_INV_dataout\(19),
	dataf => \inst4|g1:11:regs|ALT_INV_dataout\(19),
	combout => \inst4|g2:0:buffersB|F[19]~420_combout\);

\inst4|g2:0:buffersB|F[19]~421\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[19]~421_combout\ = (\inst4|dec_rdB|Mux31~9_combout\ & !\inst4|g1:21:regs|dataout\(19))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~9_combout\,
	datab => \inst4|g1:21:regs|ALT_INV_dataout\(19),
	combout => \inst4|g2:0:buffersB|F[19]~421_combout\);

\inst4|g2:0:buffersB|F[19]~180\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[19]~180_combout\ = ( \inst4|g2:0:buffersB|F[19]~420_combout\ & ( !\inst4|g2:0:buffersB|F[19]~421_combout\ & ( (!\inst4|dec_rdB|Mux31~7_combout\ & ((!\inst4|dec_rdB|Mux31~8_combout\) # ((\inst4|g1:19:regs|dataout\(19))))) # 
-- (\inst4|dec_rdB|Mux31~7_combout\ & (\inst4|g1:26:regs|dataout\(19) & ((!\inst4|dec_rdB|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(19))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~7_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~8_combout\,
	datac => \inst4|g1:26:regs|ALT_INV_dataout\(19),
	datad => \inst4|g1:19:regs|ALT_INV_dataout\(19),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[19]~420_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[19]~421_combout\,
	combout => \inst4|g2:0:buffersB|F[19]~180_combout\);

\inst4|g2:0:buffersB|F[19]~418\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[19]~418_combout\ = ( \inst4|g1:8:regs|dataout\(19) & ( \inst4|g1:12:regs|dataout\(19) & ( (!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(19)) ) ) ) # ( !\inst4|g1:8:regs|dataout\(19) & ( 
-- \inst4|g1:12:regs|dataout\(19) & ( (!\inst4|dec_rdB|Mux31~17_combout\ & ((!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(19)))) ) ) ) # ( \inst4|g1:8:regs|dataout\(19) & ( !\inst4|g1:12:regs|dataout\(19) & ( 
-- (!\inst4|dec_rdB|Mux31~18_combout\ & ((!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(19)))) ) ) ) # ( !\inst4|g1:8:regs|dataout\(19) & ( !\inst4|g1:12:regs|dataout\(19) & ( (!\inst4|dec_rdB|Mux31~17_combout\ & 
-- (!\inst4|dec_rdB|Mux31~18_combout\ & ((!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(19))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000000000000101110110000000010110000101100001011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~16_combout\,
	datab => \inst4|g1:20:regs|ALT_INV_dataout\(19),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~17_combout\,
	datad => \inst4|dec_rdB|ALT_INV_Mux31~18_combout\,
	datae => \inst4|g1:8:regs|ALT_INV_dataout\(19),
	dataf => \inst4|g1:12:regs|ALT_INV_dataout\(19),
	combout => \inst4|g2:0:buffersB|F[19]~418_combout\);

\inst4|g2:0:buffersB|F[19]~419\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[19]~419_combout\ = (\inst4|dec_rdB|Mux31~15_combout\ & !\inst4|g1:28:regs|dataout\(19))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~15_combout\,
	datab => \inst4|g1:28:regs|ALT_INV_dataout\(19),
	combout => \inst4|g2:0:buffersB|F[19]~419_combout\);

\inst4|g2:0:buffersB|F[19]~181\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[19]~181_combout\ = ( \inst4|g2:0:buffersB|F[19]~418_combout\ & ( !\inst4|g2:0:buffersB|F[19]~419_combout\ & ( (!\inst4|dec_rdB|Mux31~13_combout\ & ((!\inst4|dec_rdB|Mux31~14_combout\) # ((\inst4|g1:24:regs|dataout\(19))))) # 
-- (\inst4|dec_rdB|Mux31~13_combout\ & (\inst4|g1:25:regs|dataout\(19) & ((!\inst4|dec_rdB|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(19))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~13_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~14_combout\,
	datac => \inst4|g1:25:regs|ALT_INV_dataout\(19),
	datad => \inst4|g1:24:regs|ALT_INV_dataout\(19),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[19]~418_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[19]~419_combout\,
	combout => \inst4|g2:0:buffersB|F[19]~181_combout\);

\inst4|g2:0:buffersB|F[19]~414\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[19]~414_combout\ = ( \inst4|g1:2:regs|dataout\(19) & ( \inst4|g1:1:regs|dataout\(19) & ( (!\inst4|dec_rdB|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(19)) ) ) ) # ( !\inst4|g1:2:regs|dataout\(19) & ( 
-- \inst4|g1:1:regs|dataout\(19) & ( (!\inst4|dec_rdB|Mux31~23_combout\ & ((!\inst4|dec_rdB|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(19)))) ) ) ) # ( \inst4|g1:2:regs|dataout\(19) & ( !\inst4|g1:1:regs|dataout\(19) & ( 
-- (!\inst4|dec_rdB|Mux31~25_combout\ & ((!\inst4|dec_rdB|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(19)))) ) ) ) # ( !\inst4|g1:2:regs|dataout\(19) & ( !\inst4|g1:1:regs|dataout\(19) & ( (!\inst4|dec_rdB|Mux31~23_combout\ & 
-- (!\inst4|dec_rdB|Mux31~25_combout\ & ((!\inst4|dec_rdB|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(19))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000000000000101110110000000010110000101100001011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~22_combout\,
	datab => \inst4|g1:4:regs|ALT_INV_dataout\(19),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~23_combout\,
	datad => \inst4|dec_rdB|ALT_INV_Mux31~25_combout\,
	datae => \inst4|g1:2:regs|ALT_INV_dataout\(19),
	dataf => \inst4|g1:1:regs|ALT_INV_dataout\(19),
	combout => \inst4|g2:0:buffersB|F[19]~414_combout\);

\inst4|g2:0:buffersB|F[19]~415\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[19]~415_combout\ = (!\inst4|dec_rdB|Mux31~20_combout\ & (((\inst4|dec_rdB|Mux31~21_combout\ & !\inst4|g1:5:regs|dataout\(19))))) # (\inst4|dec_rdB|Mux31~20_combout\ & ((!\inst4|g1:3:regs|dataout\(19)) # 
-- ((\inst4|dec_rdB|Mux31~21_combout\ & !\inst4|g1:5:regs|dataout\(19)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100111101000100010011110100010001001111010001000100111101000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~20_combout\,
	datab => \inst4|g1:3:regs|ALT_INV_dataout\(19),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~21_combout\,
	datad => \inst4|g1:5:regs|ALT_INV_dataout\(19),
	combout => \inst4|g2:0:buffersB|F[19]~415_combout\);

\inst4|g2:0:buffersB|F[19]~182\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[19]~182_combout\ = ( !\inst4|g2:0:buffersB|F[19]~415_combout\ & ( (!\inst4|dec_rdB|Mux31~24_combout\ & (\inst4|g2:0:buffersB|F[19]~414_combout\ & ((!\inst4|dec_rdB|Mux31~19_combout\) # (\inst4|g1:7:regs|dataout\(19))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010110000000000000000000000000000101100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~19_combout\,
	datab => \inst4|g1:7:regs|ALT_INV_dataout\(19),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~24_combout\,
	datad => \inst4|g2:0:buffersB|ALT_INV_F[19]~414_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[19]~415_combout\,
	combout => \inst4|g2:0:buffersB|F[19]~182_combout\);

\inst4|g2:0:buffersB|F[19]~416\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[19]~416_combout\ = ( \inst4|g1:6:regs|dataout\(19) & ( \inst4|g1:22:regs|dataout\(19) & ( (!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(19)) ) ) ) # ( !\inst4|g1:6:regs|dataout\(19) & ( 
-- \inst4|g1:22:regs|dataout\(19) & ( (!\inst4|dec_rdB|Mux31~30_combout\ & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(19)))) ) ) ) # ( \inst4|g1:6:regs|dataout\(19) & ( !\inst4|g1:22:regs|dataout\(19) & ( 
-- (!\inst4|dec_rdB|Mux31~31_combout\ & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(19)))) ) ) ) # ( !\inst4|g1:6:regs|dataout\(19) & ( !\inst4|g1:22:regs|dataout\(19) & ( (!\inst4|dec_rdB|Mux31~30_combout\ & 
-- (!\inst4|dec_rdB|Mux31~31_combout\ & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(19))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000000000000101110110000000010110000101100001011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~29_combout\,
	datab => \inst4|g1:23:regs|ALT_INV_dataout\(19),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~30_combout\,
	datad => \inst4|dec_rdB|ALT_INV_Mux31~31_combout\,
	datae => \inst4|g1:6:regs|ALT_INV_dataout\(19),
	dataf => \inst4|g1:22:regs|ALT_INV_dataout\(19),
	combout => \inst4|g2:0:buffersB|F[19]~416_combout\);

\inst4|g2:0:buffersB|F[19]~417\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[19]~417_combout\ = (\inst4|dec_rdB|Mux31~28_combout\ & !\inst4|g1:17:regs|dataout\(19))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~28_combout\,
	datab => \inst4|g1:17:regs|ALT_INV_dataout\(19),
	combout => \inst4|g2:0:buffersB|F[19]~417_combout\);

\inst4|g2:0:buffersB|F[19]~183\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[19]~183_combout\ = ( \inst4|g2:0:buffersB|F[19]~416_combout\ & ( !\inst4|g2:0:buffersB|F[19]~417_combout\ & ( (!\inst4|dec_rdB|Mux31~26_combout\ & ((!\inst4|dec_rdB|Mux31~27_combout\) # ((\inst4|g1:16:regs|dataout\(19))))) # 
-- (\inst4|dec_rdB|Mux31~26_combout\ & (\inst4|g1:18:regs|dataout\(19) & ((!\inst4|dec_rdB|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(19))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~26_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~27_combout\,
	datac => \inst4|g1:18:regs|ALT_INV_dataout\(19),
	datad => \inst4|g1:16:regs|ALT_INV_dataout\(19),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[19]~416_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[19]~417_combout\,
	combout => \inst4|g2:0:buffersB|F[19]~183_combout\);

\inst4|g2:0:buffersB|F[19]~184\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[19]~184_combout\ = ( \inst4|g2:0:buffersB|F[19]~182_combout\ & ( \inst4|g2:0:buffersB|F[19]~183_combout\ & ( (!\inst4|g2:31:buffersB|F[19]~5_combout\ & (\inst4|g2:0:buffersB|F[19]~179_combout\ & 
-- (\inst4|g2:0:buffersB|F[19]~180_combout\ & \inst4|g2:0:buffersB|F[19]~181_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:31:buffersB|ALT_INV_F[19]~5_combout\,
	datab => \inst4|g2:0:buffersB|ALT_INV_F[19]~179_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[19]~180_combout\,
	datad => \inst4|g2:0:buffersB|ALT_INV_F[19]~181_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[19]~182_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[19]~183_combout\,
	combout => \inst4|g2:0:buffersB|F[19]~184_combout\);

\selector|Mux12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \selector|Mux12~0_combout\ = (!\selector|Mux31~0_combout\ & ((\inst4|g2:0:buffersB|F[19]~184_combout\))) # (\selector|Mux31~0_combout\ & (\IR|dataout\(15)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \selector|ALT_INV_Mux31~0_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[19]~184_combout\,
	combout => \selector|Mux12~0_combout\);

\ALU|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~61_sumout\ = SUM(( !\selector|Mux11~0_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~38\ ))
-- \ALU|Add0~62\ = CARRY(( !\selector|Mux11~0_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000010001011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(27),
	datab => \IR|ALT_INV_dataout\(26),
	datad => \selector|ALT_INV_Mux11~0_combout\,
	cin => \ALU|Add0~38\,
	sumout => \ALU|Add0~61_sumout\,
	cout => \ALU|Add0~62\);

\inst4|g1:30:regs|dataout[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[20]~44_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:30:regs|dataout\(20));

\inst4|g1:29:regs|dataout[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[20]~44_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:29:regs|dataout\(20));

\inst4|g1:27:regs|dataout[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[20]~44_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:27:regs|dataout\(20));

\inst4|g1:15:regs|dataout[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[20]~44_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:15:regs|dataout\(20));

\inst4|g1:10:regs|dataout[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[20]~44_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:10:regs|dataout\(20));

\inst4|g1:14:regs|dataout[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[20]~44_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux17~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:14:regs|dataout\(20));

\inst4|g2:0:buffersA|F[20]~287\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[20]~287_combout\ = (!\inst4|g1:10:regs|dataout\(20) & (((!\inst4|g1:14:regs|dataout\(20) & \inst4|dec_rdA|Mux31~6_combout\)) # (\inst4|dec_rdA|Mux31~5_combout\))) # (\inst4|g1:10:regs|dataout\(20) & (!\inst4|g1:14:regs|dataout\(20) 
-- & ((\inst4|dec_rdA|Mux31~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001110000010101100111000001010110011100000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:10:regs|ALT_INV_dataout\(20),
	datab => \inst4|g1:14:regs|ALT_INV_dataout\(20),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~5_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~6_combout\,
	combout => \inst4|g2:0:buffersA|F[20]~287_combout\);

\inst4|g2:0:buffersA|F[20]~288\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[20]~288_combout\ = ( !\inst4|g2:0:buffersA|F[20]~287_combout\ & ( (!\inst4|g1:27:regs|dataout\(20) & (!\inst4|dec_rdA|Mux31~3_combout\ & ((!\inst4|dec_rdA|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(20))))) # 
-- (\inst4|g1:27:regs|dataout\(20) & (((!\inst4|dec_rdA|Mux31~4_combout\)) # (\inst4|g1:15:regs|dataout\(20)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100110001000000000000000011110101001100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:27:regs|ALT_INV_dataout\(20),
	datab => \inst4|g1:15:regs|ALT_INV_dataout\(20),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~3_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~4_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[20]~287_combout\,
	combout => \inst4|g2:0:buffersA|F[20]~288_combout\);

\inst4|g2:0:buffersA|F[20]~289\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[20]~289_combout\ = ( \inst4|g2:0:buffersA|F[20]~288_combout\ & ( (!\inst4|g1:30:regs|dataout\(20) & (!\inst4|dec_rdA|Mux31~1_combout\ & ((!\inst4|dec_rdA|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(20))))) # 
-- (\inst4|g1:30:regs|dataout\(20) & (((!\inst4|dec_rdA|Mux31~2_combout\)) # (\inst4|g1:29:regs|dataout\(20)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:30:regs|ALT_INV_dataout\(20),
	datab => \inst4|g1:29:regs|ALT_INV_dataout\(20),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~1_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~2_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[20]~288_combout\,
	combout => \inst4|g2:0:buffersA|F[20]~289_combout\);

\inst4|g1:26:regs|dataout[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[20]~44_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:26:regs|dataout\(20));

\inst4|g1:19:regs|dataout[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[20]~44_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:19:regs|dataout\(20));

\inst4|g1:21:regs|dataout[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[20]~44_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:21:regs|dataout\(20));

\inst4|g1:13:regs|dataout[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[20]~44_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:13:regs|dataout\(20));

\inst4|g1:9:regs|dataout[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[20]~44_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux22~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:9:regs|dataout\(20));

\inst4|g1:11:regs|dataout[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[20]~44_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux20~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:11:regs|dataout\(20));

\inst4|g2:0:buffersA|F[20]~290\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[20]~290_combout\ = (!\inst4|g1:9:regs|dataout\(20) & (((!\inst4|g1:11:regs|dataout\(20) & \inst4|dec_rdA|Mux31~12_combout\)) # (\inst4|dec_rdA|Mux31~11_combout\))) # (\inst4|g1:9:regs|dataout\(20) & (!\inst4|g1:11:regs|dataout\(20) 
-- & ((\inst4|dec_rdA|Mux31~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001110000010101100111000001010110011100000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:9:regs|ALT_INV_dataout\(20),
	datab => \inst4|g1:11:regs|ALT_INV_dataout\(20),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~11_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~12_combout\,
	combout => \inst4|g2:0:buffersA|F[20]~290_combout\);

\inst4|g2:0:buffersA|F[20]~291\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[20]~291_combout\ = ( !\inst4|g2:0:buffersA|F[20]~290_combout\ & ( (!\inst4|g1:21:regs|dataout\(20) & (!\inst4|dec_rdA|Mux31~9_combout\ & ((!\inst4|dec_rdA|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(20))))) # 
-- (\inst4|g1:21:regs|dataout\(20) & (((!\inst4|dec_rdA|Mux31~10_combout\)) # (\inst4|g1:13:regs|dataout\(20)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100110001000000000000000011110101001100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:21:regs|ALT_INV_dataout\(20),
	datab => \inst4|g1:13:regs|ALT_INV_dataout\(20),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~9_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~10_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[20]~290_combout\,
	combout => \inst4|g2:0:buffersA|F[20]~291_combout\);

\inst4|g2:0:buffersA|F[20]~292\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[20]~292_combout\ = ( \inst4|g2:0:buffersA|F[20]~291_combout\ & ( (!\inst4|g1:26:regs|dataout\(20) & (!\inst4|dec_rdA|Mux31~7_combout\ & ((!\inst4|dec_rdA|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(20))))) # 
-- (\inst4|g1:26:regs|dataout\(20) & (((!\inst4|dec_rdA|Mux31~8_combout\)) # (\inst4|g1:19:regs|dataout\(20)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:26:regs|ALT_INV_dataout\(20),
	datab => \inst4|g1:19:regs|ALT_INV_dataout\(20),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~7_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~8_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[20]~291_combout\,
	combout => \inst4|g2:0:buffersA|F[20]~292_combout\);

\inst4|g1:25:regs|dataout[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[20]~44_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:25:regs|dataout\(20));

\inst4|g1:24:regs|dataout[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[20]~44_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:24:regs|dataout\(20));

\inst4|g1:28:regs|dataout[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[20]~44_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:28:regs|dataout\(20));

\inst4|g1:20:regs|dataout[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[20]~44_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:20:regs|dataout\(20));

\inst4|g1:8:regs|dataout[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[20]~44_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:8:regs|dataout\(20));

\inst4|g1:12:regs|dataout[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[20]~44_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:12:regs|dataout\(20));

\inst4|g2:0:buffersA|F[20]~293\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[20]~293_combout\ = (!\inst4|g1:8:regs|dataout\(20) & (((!\inst4|g1:12:regs|dataout\(20) & \inst4|dec_rdA|Mux31~18_combout\)) # (\inst4|dec_rdA|Mux31~17_combout\))) # (\inst4|g1:8:regs|dataout\(20) & (!\inst4|g1:12:regs|dataout\(20) 
-- & ((\inst4|dec_rdA|Mux31~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001110000010101100111000001010110011100000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:8:regs|ALT_INV_dataout\(20),
	datab => \inst4|g1:12:regs|ALT_INV_dataout\(20),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~17_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~18_combout\,
	combout => \inst4|g2:0:buffersA|F[20]~293_combout\);

\inst4|g2:0:buffersA|F[20]~294\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[20]~294_combout\ = ( !\inst4|g2:0:buffersA|F[20]~293_combout\ & ( (!\inst4|g1:28:regs|dataout\(20) & (!\inst4|dec_rdA|Mux31~15_combout\ & ((!\inst4|dec_rdA|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(20))))) # 
-- (\inst4|g1:28:regs|dataout\(20) & (((!\inst4|dec_rdA|Mux31~16_combout\)) # (\inst4|g1:20:regs|dataout\(20)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100110001000000000000000011110101001100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:28:regs|ALT_INV_dataout\(20),
	datab => \inst4|g1:20:regs|ALT_INV_dataout\(20),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~15_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~16_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[20]~293_combout\,
	combout => \inst4|g2:0:buffersA|F[20]~294_combout\);

\inst4|g2:0:buffersA|F[20]~295\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[20]~295_combout\ = ( \inst4|g2:0:buffersA|F[20]~294_combout\ & ( (!\inst4|g1:25:regs|dataout\(20) & (!\inst4|dec_rdA|Mux31~13_combout\ & ((!\inst4|dec_rdA|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(20))))) # 
-- (\inst4|g1:25:regs|dataout\(20) & (((!\inst4|dec_rdA|Mux31~14_combout\)) # (\inst4|g1:24:regs|dataout\(20)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:25:regs|ALT_INV_dataout\(20),
	datab => \inst4|g1:24:regs|ALT_INV_dataout\(20),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~13_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~14_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[20]~294_combout\,
	combout => \inst4|g2:0:buffersA|F[20]~295_combout\);

\inst4|g1:7:regs|dataout[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[20]~44_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:7:regs|dataout\(20));

\inst4|g1:3:regs|dataout[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[20]~44_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:3:regs|dataout\(20));

\inst4|g1:5:regs|dataout[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[20]~44_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:5:regs|dataout\(20));

\inst4|g1:4:regs|dataout[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[20]~44_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:4:regs|dataout\(20));

\inst4|g1:2:regs|dataout[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[20]~44_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:2:regs|dataout\(20));

\inst4|g1:1:regs|dataout[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[20]~44_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:1:regs|dataout\(20));

\inst4|g2:0:buffersA|F[20]~296\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[20]~296_combout\ = ( \inst4|dec_rdA|Mux31~25_combout\ & ( (\inst4|g1:1:regs|dataout\(20) & (!\inst4|dec_rdA|Mux31~24_combout\ & ((!\inst4|dec_rdA|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(20))))) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~25_combout\ & ( (!\inst4|dec_rdA|Mux31~24_combout\ & ((!\inst4|dec_rdA|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(20)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100000000001100010000000011110101000000000011000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:2:regs|ALT_INV_dataout\(20),
	datab => \inst4|g1:1:regs|ALT_INV_dataout\(20),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~23_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~24_combout\,
	datae => \inst4|dec_rdA|ALT_INV_Mux31~25_combout\,
	combout => \inst4|g2:0:buffersA|F[20]~296_combout\);

\inst4|g2:0:buffersA|F[20]~297\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[20]~297_combout\ = ( \inst4|g2:0:buffersA|F[20]~296_combout\ & ( (!\inst4|g1:5:regs|dataout\(20) & (!\inst4|dec_rdA|Mux31~21_combout\ & ((!\inst4|dec_rdA|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(20))))) # 
-- (\inst4|g1:5:regs|dataout\(20) & (((!\inst4|dec_rdA|Mux31~22_combout\)) # (\inst4|g1:4:regs|dataout\(20)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:5:regs|ALT_INV_dataout\(20),
	datab => \inst4|g1:4:regs|ALT_INV_dataout\(20),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~21_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~22_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[20]~296_combout\,
	combout => \inst4|g2:0:buffersA|F[20]~297_combout\);

\inst4|g2:0:buffersA|F[20]~298\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[20]~298_combout\ = ( \inst4|g2:0:buffersA|F[20]~297_combout\ & ( (!\inst4|g1:7:regs|dataout\(20) & (!\inst4|dec_rdA|Mux31~19_combout\ & ((!\inst4|dec_rdA|Mux31~20_combout\) # (\inst4|g1:3:regs|dataout\(20))))) # 
-- (\inst4|g1:7:regs|dataout\(20) & (((!\inst4|dec_rdA|Mux31~20_combout\)) # (\inst4|g1:3:regs|dataout\(20)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:7:regs|ALT_INV_dataout\(20),
	datab => \inst4|g1:3:regs|ALT_INV_dataout\(20),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~19_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~20_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[20]~297_combout\,
	combout => \inst4|g2:0:buffersA|F[20]~298_combout\);

\inst4|g1:18:regs|dataout[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[20]~44_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:18:regs|dataout\(20));

\inst4|g1:16:regs|dataout[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[20]~44_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:16:regs|dataout\(20));

\inst4|g1:17:regs|dataout[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[20]~44_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:17:regs|dataout\(20));

\inst4|g1:23:regs|dataout[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[20]~44_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:23:regs|dataout\(20));

\inst4|g1:6:regs|dataout[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[20]~44_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:6:regs|dataout\(20));

\inst4|g1:22:regs|dataout[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[20]~44_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:22:regs|dataout\(20));

\inst4|g2:0:buffersA|F[20]~299\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[20]~299_combout\ = (!\inst4|g1:6:regs|dataout\(20) & (((!\inst4|g1:22:regs|dataout\(20) & \inst4|dec_rdA|Mux31~31_combout\)) # (\inst4|dec_rdA|Mux31~30_combout\))) # (\inst4|g1:6:regs|dataout\(20) & (!\inst4|g1:22:regs|dataout\(20) 
-- & ((\inst4|dec_rdA|Mux31~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001110000010101100111000001010110011100000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:6:regs|ALT_INV_dataout\(20),
	datab => \inst4|g1:22:regs|ALT_INV_dataout\(20),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~30_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~31_combout\,
	combout => \inst4|g2:0:buffersA|F[20]~299_combout\);

\inst4|g2:0:buffersA|F[20]~300\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[20]~300_combout\ = ( !\inst4|g2:0:buffersA|F[20]~299_combout\ & ( (!\inst4|g1:17:regs|dataout\(20) & (!\inst4|dec_rdA|Mux31~28_combout\ & ((!\inst4|dec_rdA|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(20))))) # 
-- (\inst4|g1:17:regs|dataout\(20) & (((!\inst4|dec_rdA|Mux31~29_combout\)) # (\inst4|g1:23:regs|dataout\(20)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100110001000000000000000011110101001100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:17:regs|ALT_INV_dataout\(20),
	datab => \inst4|g1:23:regs|ALT_INV_dataout\(20),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~28_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~29_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[20]~299_combout\,
	combout => \inst4|g2:0:buffersA|F[20]~300_combout\);

\inst4|g2:0:buffersA|F[20]~301\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[20]~301_combout\ = ( \inst4|g2:0:buffersA|F[20]~300_combout\ & ( (!\inst4|g1:18:regs|dataout\(20) & (!\inst4|dec_rdA|Mux31~26_combout\ & ((!\inst4|dec_rdA|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(20))))) # 
-- (\inst4|g1:18:regs|dataout\(20) & (((!\inst4|dec_rdA|Mux31~27_combout\)) # (\inst4|g1:16:regs|dataout\(20)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:18:regs|ALT_INV_dataout\(20),
	datab => \inst4|g1:16:regs|ALT_INV_dataout\(20),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~26_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~27_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[20]~300_combout\,
	combout => \inst4|g2:0:buffersA|F[20]~301_combout\);

\inst4|g2:0:buffersA|F[20]~302\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[20]~302_combout\ = (\inst4|g2:0:buffersA|F[20]~292_combout\ & (\inst4|g2:0:buffersA|F[20]~295_combout\ & (\inst4|g2:0:buffersA|F[20]~298_combout\ & \inst4|g2:0:buffersA|F[20]~301_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersA|ALT_INV_F[20]~292_combout\,
	datab => \inst4|g2:0:buffersA|ALT_INV_F[20]~295_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[20]~298_combout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[20]~301_combout\,
	combout => \inst4|g2:0:buffersA|F[20]~302_combout\);

\inst4|g2:0:buffersA|F[20]~303\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[20]~303_combout\ = (\inst4|g2:0:buffersA|F[20]~289_combout\ & (\inst4|g2:0:buffersA|F[20]~302_combout\ & ((!\inst4|dec_rdA|Mux31~0_combout\) # (\inst4|g1:31:regs|dataout\(20)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001101000000000000110100000000000011010000000000001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:31:regs|ALT_INV_dataout\(20),
	datab => \inst4|dec_rdA|ALT_INV_Mux31~0_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[20]~289_combout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[20]~302_combout\,
	combout => \inst4|g2:0:buffersA|F[20]~303_combout\);

\ALU|Add1~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~61_sumout\ = SUM(( \ALU|Add0~61_sumout\ ) + ( \inst4|g2:0:buffersA|F[20]~303_combout\ ) + ( \ALU|Add1~38\ ))
-- \ALU|Add1~62\ = CARRY(( \ALU|Add0~61_sumout\ ) + ( \inst4|g2:0:buffersA|F[20]~303_combout\ ) + ( \ALU|Add1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALU|ALT_INV_Add0~61_sumout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[20]~303_combout\,
	cin => \ALU|Add1~38\,
	sumout => \ALU|Add1~61_sumout\,
	cout => \ALU|Add1~62\);

\ALU|Mux12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux12~0_combout\ = (!\IR|dataout\(26) & (\ALU|Add0~61_sumout\ & \inst4|g2:0:buffersA|F[20]~303_combout\)) # (\IR|dataout\(26) & ((\inst4|g2:0:buffersA|F[20]~303_combout\) # (\ALU|Add0~61_sumout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001011100010111000101110001011100010111000101110001011100010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(26),
	datab => \ALU|ALT_INV_Add0~61_sumout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[20]~303_combout\,
	combout => \ALU|Mux12~0_combout\);

\ALU|Mux12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux12~1_combout\ = (!\IR|dataout\(27) & (\ALU|Add1~61_sumout\)) # (\IR|dataout\(27) & ((\ALU|Mux12~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(27),
	datab => \ALU|ALT_INV_Add1~61_sumout\,
	datac => \ALU|ALT_INV_Mux12~0_combout\,
	combout => \ALU|Mux12~1_combout\);

\IO_IN[20]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IO_IN(20),
	o => \IO_IN[20]~input_o\);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a20\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "dmemory.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memory:D-Memory|altsyncram:ram_rtl_0|altsyncram_auc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \UC|DM_Wr~q\,
	portare => VCC,
	clk0 => \clock~input_o\,
	portadatain => \D-Memory|ram_rtl_0|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \D-Memory|ram_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \D-Memory|ram_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus\);

\tri1[20]~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \tri1[20]~44_combout\ = ( \IO_IN[20]~input_o\ & ( \D-Memory|ram_rtl_0|auto_generated|ram_block1a20~portadataout\ & ( (!\UC|ALU_2_DBus~q\) # (\ALU|Mux12~1_combout\) ) ) ) # ( !\IO_IN[20]~input_o\ & ( 
-- \D-Memory|ram_rtl_0|auto_generated|ram_block1a20~portadataout\ & ( (!\UC|IO_2_Reg~q\ & ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux12~1_combout\))) ) ) ) # ( \IO_IN[20]~input_o\ & ( !\D-Memory|ram_rtl_0|auto_generated|ram_block1a20~portadataout\ & ( (!\UC|DM_Rd~q\ & 
-- ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux12~1_combout\))) ) ) ) # ( !\IO_IN[20]~input_o\ & ( !\D-Memory|ram_rtl_0|auto_generated|ram_block1a20~portadataout\ & ( (!\UC|DM_Rd~q\ & (!\UC|IO_2_Reg~q\ & ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux12~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000100010001100110010100000111100001010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_ALU_2_DBus~q\,
	datab => \UC|ALT_INV_DM_Rd~q\,
	datac => \UC|ALT_INV_IO_2_Reg~q\,
	datad => \ALU|ALT_INV_Mux12~1_combout\,
	datae => \ALT_INV_IO_IN[20]~input_o\,
	dataf => \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a20~portadataout\,
	combout => \tri1[20]~44_combout\);

\inst4|g1:31:regs|dataout[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[20]~44_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:31:regs|dataout\(20));

\inst4|g2:31:buffersB|F[20]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:31:buffersB|F[20]~4_combout\ = (!\inst4|g1:31:regs|dataout\(20) & \inst4|dec_rdB|Mux31~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:31:regs|ALT_INV_dataout\(20),
	datab => \inst4|dec_rdB|ALT_INV_Mux31~0_combout\,
	combout => \inst4|g2:31:buffersB|F[20]~4_combout\);

\inst4|g2:0:buffersB|F[20]~446\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[20]~446_combout\ = ( \inst4|g1:14:regs|dataout\(20) & ( \inst4|dec_rdB|Mux31~6_combout\ & ( (!\inst4|g1:15:regs|dataout\(20) & (!\inst4|dec_rdB|Mux31~4_combout\ & ((!\inst4|dec_rdB|Mux31~5_combout\) # 
-- (\inst4|g1:10:regs|dataout\(20))))) # (\inst4|g1:15:regs|dataout\(20) & (((!\inst4|dec_rdB|Mux31~5_combout\) # (\inst4|g1:10:regs|dataout\(20))))) ) ) ) # ( \inst4|g1:14:regs|dataout\(20) & ( !\inst4|dec_rdB|Mux31~6_combout\ & ( 
-- (!\inst4|g1:15:regs|dataout\(20) & (!\inst4|dec_rdB|Mux31~4_combout\ & ((!\inst4|dec_rdB|Mux31~5_combout\) # (\inst4|g1:10:regs|dataout\(20))))) # (\inst4|g1:15:regs|dataout\(20) & (((!\inst4|dec_rdB|Mux31~5_combout\) # (\inst4|g1:10:regs|dataout\(20))))) 
-- ) ) ) # ( !\inst4|g1:14:regs|dataout\(20) & ( !\inst4|dec_rdB|Mux31~6_combout\ & ( (!\inst4|g1:15:regs|dataout\(20) & (!\inst4|dec_rdB|Mux31~4_combout\ & ((!\inst4|dec_rdB|Mux31~5_combout\) # (\inst4|g1:10:regs|dataout\(20))))) # 
-- (\inst4|g1:15:regs|dataout\(20) & (((!\inst4|dec_rdB|Mux31~5_combout\) # (\inst4|g1:10:regs|dataout\(20))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110100001101110111010000110100000000000000001101110100001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:15:regs|ALT_INV_dataout\(20),
	datab => \inst4|dec_rdB|ALT_INV_Mux31~4_combout\,
	datac => \inst4|g1:10:regs|ALT_INV_dataout\(20),
	datad => \inst4|dec_rdB|ALT_INV_Mux31~5_combout\,
	datae => \inst4|g1:14:regs|ALT_INV_dataout\(20),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~6_combout\,
	combout => \inst4|g2:0:buffersB|F[20]~446_combout\);

\inst4|g2:0:buffersB|F[20]~447\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[20]~447_combout\ = (!\inst4|g1:27:regs|dataout\(20) & \inst4|dec_rdB|Mux31~3_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:27:regs|ALT_INV_dataout\(20),
	datab => \inst4|dec_rdB|ALT_INV_Mux31~3_combout\,
	combout => \inst4|g2:0:buffersB|F[20]~447_combout\);

\inst4|g2:0:buffersB|F[20]~173\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[20]~173_combout\ = ( \inst4|g2:0:buffersB|F[20]~446_combout\ & ( !\inst4|g2:0:buffersB|F[20]~447_combout\ & ( (!\inst4|g1:30:regs|dataout\(20) & (!\inst4|dec_rdB|Mux31~1_combout\ & ((!\inst4|dec_rdB|Mux31~2_combout\) # 
-- (\inst4|g1:29:regs|dataout\(20))))) # (\inst4|g1:30:regs|dataout\(20) & (((!\inst4|dec_rdB|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(20))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110111010000110100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:30:regs|ALT_INV_dataout\(20),
	datab => \inst4|dec_rdB|ALT_INV_Mux31~1_combout\,
	datac => \inst4|g1:29:regs|ALT_INV_dataout\(20),
	datad => \inst4|dec_rdB|ALT_INV_Mux31~2_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[20]~446_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[20]~447_combout\,
	combout => \inst4|g2:0:buffersB|F[20]~173_combout\);

\inst4|g2:0:buffersB|F[20]~444\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[20]~444_combout\ = ( \inst4|g1:11:regs|dataout\(20) & ( \inst4|dec_rdB|Mux31~12_combout\ & ( (!\inst4|g1:13:regs|dataout\(20) & (!\inst4|dec_rdB|Mux31~10_combout\ & ((!\inst4|dec_rdB|Mux31~11_combout\) # 
-- (\inst4|g1:9:regs|dataout\(20))))) # (\inst4|g1:13:regs|dataout\(20) & (((!\inst4|dec_rdB|Mux31~11_combout\) # (\inst4|g1:9:regs|dataout\(20))))) ) ) ) # ( \inst4|g1:11:regs|dataout\(20) & ( !\inst4|dec_rdB|Mux31~12_combout\ & ( 
-- (!\inst4|g1:13:regs|dataout\(20) & (!\inst4|dec_rdB|Mux31~10_combout\ & ((!\inst4|dec_rdB|Mux31~11_combout\) # (\inst4|g1:9:regs|dataout\(20))))) # (\inst4|g1:13:regs|dataout\(20) & (((!\inst4|dec_rdB|Mux31~11_combout\) # 
-- (\inst4|g1:9:regs|dataout\(20))))) ) ) ) # ( !\inst4|g1:11:regs|dataout\(20) & ( !\inst4|dec_rdB|Mux31~12_combout\ & ( (!\inst4|g1:13:regs|dataout\(20) & (!\inst4|dec_rdB|Mux31~10_combout\ & ((!\inst4|dec_rdB|Mux31~11_combout\) # 
-- (\inst4|g1:9:regs|dataout\(20))))) # (\inst4|g1:13:regs|dataout\(20) & (((!\inst4|dec_rdB|Mux31~11_combout\) # (\inst4|g1:9:regs|dataout\(20))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110100001101110111010000110100000000000000001101110100001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:13:regs|ALT_INV_dataout\(20),
	datab => \inst4|dec_rdB|ALT_INV_Mux31~10_combout\,
	datac => \inst4|g1:9:regs|ALT_INV_dataout\(20),
	datad => \inst4|dec_rdB|ALT_INV_Mux31~11_combout\,
	datae => \inst4|g1:11:regs|ALT_INV_dataout\(20),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~12_combout\,
	combout => \inst4|g2:0:buffersB|F[20]~444_combout\);

\inst4|g2:0:buffersB|F[20]~445\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[20]~445_combout\ = (!\inst4|g1:21:regs|dataout\(20) & \inst4|dec_rdB|Mux31~9_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:21:regs|ALT_INV_dataout\(20),
	datab => \inst4|dec_rdB|ALT_INV_Mux31~9_combout\,
	combout => \inst4|g2:0:buffersB|F[20]~445_combout\);

\inst4|g2:0:buffersB|F[20]~174\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[20]~174_combout\ = ( \inst4|g2:0:buffersB|F[20]~444_combout\ & ( !\inst4|g2:0:buffersB|F[20]~445_combout\ & ( (!\inst4|g1:26:regs|dataout\(20) & (!\inst4|dec_rdB|Mux31~7_combout\ & ((!\inst4|dec_rdB|Mux31~8_combout\) # 
-- (\inst4|g1:19:regs|dataout\(20))))) # (\inst4|g1:26:regs|dataout\(20) & (((!\inst4|dec_rdB|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(20))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110111010000110100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:26:regs|ALT_INV_dataout\(20),
	datab => \inst4|dec_rdB|ALT_INV_Mux31~7_combout\,
	datac => \inst4|g1:19:regs|ALT_INV_dataout\(20),
	datad => \inst4|dec_rdB|ALT_INV_Mux31~8_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[20]~444_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[20]~445_combout\,
	combout => \inst4|g2:0:buffersB|F[20]~174_combout\);

\inst4|g2:0:buffersB|F[20]~442\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[20]~442_combout\ = ( \inst4|g1:12:regs|dataout\(20) & ( \inst4|dec_rdB|Mux31~18_combout\ & ( (!\inst4|g1:20:regs|dataout\(20) & (!\inst4|dec_rdB|Mux31~16_combout\ & ((!\inst4|dec_rdB|Mux31~17_combout\) # 
-- (\inst4|g1:8:regs|dataout\(20))))) # (\inst4|g1:20:regs|dataout\(20) & (((!\inst4|dec_rdB|Mux31~17_combout\) # (\inst4|g1:8:regs|dataout\(20))))) ) ) ) # ( \inst4|g1:12:regs|dataout\(20) & ( !\inst4|dec_rdB|Mux31~18_combout\ & ( 
-- (!\inst4|g1:20:regs|dataout\(20) & (!\inst4|dec_rdB|Mux31~16_combout\ & ((!\inst4|dec_rdB|Mux31~17_combout\) # (\inst4|g1:8:regs|dataout\(20))))) # (\inst4|g1:20:regs|dataout\(20) & (((!\inst4|dec_rdB|Mux31~17_combout\) # 
-- (\inst4|g1:8:regs|dataout\(20))))) ) ) ) # ( !\inst4|g1:12:regs|dataout\(20) & ( !\inst4|dec_rdB|Mux31~18_combout\ & ( (!\inst4|g1:20:regs|dataout\(20) & (!\inst4|dec_rdB|Mux31~16_combout\ & ((!\inst4|dec_rdB|Mux31~17_combout\) # 
-- (\inst4|g1:8:regs|dataout\(20))))) # (\inst4|g1:20:regs|dataout\(20) & (((!\inst4|dec_rdB|Mux31~17_combout\) # (\inst4|g1:8:regs|dataout\(20))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110100001101110111010000110100000000000000001101110100001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:20:regs|ALT_INV_dataout\(20),
	datab => \inst4|dec_rdB|ALT_INV_Mux31~16_combout\,
	datac => \inst4|g1:8:regs|ALT_INV_dataout\(20),
	datad => \inst4|dec_rdB|ALT_INV_Mux31~17_combout\,
	datae => \inst4|g1:12:regs|ALT_INV_dataout\(20),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~18_combout\,
	combout => \inst4|g2:0:buffersB|F[20]~442_combout\);

\inst4|g2:0:buffersB|F[20]~443\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[20]~443_combout\ = (!\inst4|g1:28:regs|dataout\(20) & \inst4|dec_rdB|Mux31~15_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:28:regs|ALT_INV_dataout\(20),
	datab => \inst4|dec_rdB|ALT_INV_Mux31~15_combout\,
	combout => \inst4|g2:0:buffersB|F[20]~443_combout\);

\inst4|g2:0:buffersB|F[20]~175\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[20]~175_combout\ = ( \inst4|g2:0:buffersB|F[20]~442_combout\ & ( !\inst4|g2:0:buffersB|F[20]~443_combout\ & ( (!\inst4|g1:25:regs|dataout\(20) & (!\inst4|dec_rdB|Mux31~13_combout\ & ((!\inst4|dec_rdB|Mux31~14_combout\) # 
-- (\inst4|g1:24:regs|dataout\(20))))) # (\inst4|g1:25:regs|dataout\(20) & (((!\inst4|dec_rdB|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(20))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110111010000110100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:25:regs|ALT_INV_dataout\(20),
	datab => \inst4|dec_rdB|ALT_INV_Mux31~13_combout\,
	datac => \inst4|g1:24:regs|ALT_INV_dataout\(20),
	datad => \inst4|dec_rdB|ALT_INV_Mux31~14_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[20]~442_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[20]~443_combout\,
	combout => \inst4|g2:0:buffersB|F[20]~175_combout\);

\inst4|g2:0:buffersB|F[20]~438\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[20]~438_combout\ = ( \inst4|g1:1:regs|dataout\(20) & ( \inst4|dec_rdB|Mux31~25_combout\ & ( (!\inst4|g1:4:regs|dataout\(20) & (!\inst4|dec_rdB|Mux31~22_combout\ & ((!\inst4|dec_rdB|Mux31~23_combout\) # 
-- (\inst4|g1:2:regs|dataout\(20))))) # (\inst4|g1:4:regs|dataout\(20) & (((!\inst4|dec_rdB|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(20))))) ) ) ) # ( \inst4|g1:1:regs|dataout\(20) & ( !\inst4|dec_rdB|Mux31~25_combout\ & ( 
-- (!\inst4|g1:4:regs|dataout\(20) & (!\inst4|dec_rdB|Mux31~22_combout\ & ((!\inst4|dec_rdB|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(20))))) # (\inst4|g1:4:regs|dataout\(20) & (((!\inst4|dec_rdB|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(20))))) 
-- ) ) ) # ( !\inst4|g1:1:regs|dataout\(20) & ( !\inst4|dec_rdB|Mux31~25_combout\ & ( (!\inst4|g1:4:regs|dataout\(20) & (!\inst4|dec_rdB|Mux31~22_combout\ & ((!\inst4|dec_rdB|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(20))))) # 
-- (\inst4|g1:4:regs|dataout\(20) & (((!\inst4|dec_rdB|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(20))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110100001101110111010000110100000000000000001101110100001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:4:regs|ALT_INV_dataout\(20),
	datab => \inst4|dec_rdB|ALT_INV_Mux31~22_combout\,
	datac => \inst4|g1:2:regs|ALT_INV_dataout\(20),
	datad => \inst4|dec_rdB|ALT_INV_Mux31~23_combout\,
	datae => \inst4|g1:1:regs|ALT_INV_dataout\(20),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~25_combout\,
	combout => \inst4|g2:0:buffersB|F[20]~438_combout\);

\inst4|g2:0:buffersB|F[20]~439\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[20]~439_combout\ = (!\inst4|g1:3:regs|dataout\(20) & (((!\inst4|g1:5:regs|dataout\(20) & \inst4|dec_rdB|Mux31~21_combout\)) # (\inst4|dec_rdB|Mux31~20_combout\))) # (\inst4|g1:3:regs|dataout\(20) & (((!\inst4|g1:5:regs|dataout\(20) 
-- & \inst4|dec_rdB|Mux31~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001011110010001000101111001000100010111100100010001011110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:3:regs|ALT_INV_dataout\(20),
	datab => \inst4|dec_rdB|ALT_INV_Mux31~20_combout\,
	datac => \inst4|g1:5:regs|ALT_INV_dataout\(20),
	datad => \inst4|dec_rdB|ALT_INV_Mux31~21_combout\,
	combout => \inst4|g2:0:buffersB|F[20]~439_combout\);

\inst4|g2:0:buffersB|F[20]~176\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[20]~176_combout\ = ( !\inst4|g2:0:buffersB|F[20]~439_combout\ & ( (!\inst4|dec_rdB|Mux31~24_combout\ & (\inst4|g2:0:buffersB|F[20]~438_combout\ & ((!\inst4|dec_rdB|Mux31~19_combout\) # (\inst4|g1:7:regs|dataout\(20))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011010000000000000000000000000000110100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:7:regs|ALT_INV_dataout\(20),
	datab => \inst4|dec_rdB|ALT_INV_Mux31~19_combout\,
	datac => \inst4|dec_rdB|ALT_INV_Mux31~24_combout\,
	datad => \inst4|g2:0:buffersB|ALT_INV_F[20]~438_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[20]~439_combout\,
	combout => \inst4|g2:0:buffersB|F[20]~176_combout\);

\inst4|g2:0:buffersB|F[20]~440\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[20]~440_combout\ = ( \inst4|g1:22:regs|dataout\(20) & ( \inst4|dec_rdB|Mux31~31_combout\ & ( (!\inst4|g1:23:regs|dataout\(20) & (!\inst4|dec_rdB|Mux31~29_combout\ & ((!\inst4|dec_rdB|Mux31~30_combout\) # 
-- (\inst4|g1:6:regs|dataout\(20))))) # (\inst4|g1:23:regs|dataout\(20) & (((!\inst4|dec_rdB|Mux31~30_combout\) # (\inst4|g1:6:regs|dataout\(20))))) ) ) ) # ( \inst4|g1:22:regs|dataout\(20) & ( !\inst4|dec_rdB|Mux31~31_combout\ & ( 
-- (!\inst4|g1:23:regs|dataout\(20) & (!\inst4|dec_rdB|Mux31~29_combout\ & ((!\inst4|dec_rdB|Mux31~30_combout\) # (\inst4|g1:6:regs|dataout\(20))))) # (\inst4|g1:23:regs|dataout\(20) & (((!\inst4|dec_rdB|Mux31~30_combout\) # 
-- (\inst4|g1:6:regs|dataout\(20))))) ) ) ) # ( !\inst4|g1:22:regs|dataout\(20) & ( !\inst4|dec_rdB|Mux31~31_combout\ & ( (!\inst4|g1:23:regs|dataout\(20) & (!\inst4|dec_rdB|Mux31~29_combout\ & ((!\inst4|dec_rdB|Mux31~30_combout\) # 
-- (\inst4|g1:6:regs|dataout\(20))))) # (\inst4|g1:23:regs|dataout\(20) & (((!\inst4|dec_rdB|Mux31~30_combout\) # (\inst4|g1:6:regs|dataout\(20))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110100001101110111010000110100000000000000001101110100001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:23:regs|ALT_INV_dataout\(20),
	datab => \inst4|dec_rdB|ALT_INV_Mux31~29_combout\,
	datac => \inst4|g1:6:regs|ALT_INV_dataout\(20),
	datad => \inst4|dec_rdB|ALT_INV_Mux31~30_combout\,
	datae => \inst4|g1:22:regs|ALT_INV_dataout\(20),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~31_combout\,
	combout => \inst4|g2:0:buffersB|F[20]~440_combout\);

\inst4|g2:0:buffersB|F[20]~441\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[20]~441_combout\ = (!\inst4|g1:17:regs|dataout\(20) & \inst4|dec_rdB|Mux31~28_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:17:regs|ALT_INV_dataout\(20),
	datab => \inst4|dec_rdB|ALT_INV_Mux31~28_combout\,
	combout => \inst4|g2:0:buffersB|F[20]~441_combout\);

\inst4|g2:0:buffersB|F[20]~177\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[20]~177_combout\ = ( \inst4|g2:0:buffersB|F[20]~440_combout\ & ( !\inst4|g2:0:buffersB|F[20]~441_combout\ & ( (!\inst4|g1:18:regs|dataout\(20) & (!\inst4|dec_rdB|Mux31~26_combout\ & ((!\inst4|dec_rdB|Mux31~27_combout\) # 
-- (\inst4|g1:16:regs|dataout\(20))))) # (\inst4|g1:18:regs|dataout\(20) & (((!\inst4|dec_rdB|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(20))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110111010000110100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:18:regs|ALT_INV_dataout\(20),
	datab => \inst4|dec_rdB|ALT_INV_Mux31~26_combout\,
	datac => \inst4|g1:16:regs|ALT_INV_dataout\(20),
	datad => \inst4|dec_rdB|ALT_INV_Mux31~27_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[20]~440_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[20]~441_combout\,
	combout => \inst4|g2:0:buffersB|F[20]~177_combout\);

\inst4|g2:0:buffersB|F[20]~178\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[20]~178_combout\ = ( \inst4|g2:0:buffersB|F[20]~176_combout\ & ( \inst4|g2:0:buffersB|F[20]~177_combout\ & ( (!\inst4|g2:31:buffersB|F[20]~4_combout\ & (\inst4|g2:0:buffersB|F[20]~173_combout\ & 
-- (\inst4|g2:0:buffersB|F[20]~174_combout\ & \inst4|g2:0:buffersB|F[20]~175_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:31:buffersB|ALT_INV_F[20]~4_combout\,
	datab => \inst4|g2:0:buffersB|ALT_INV_F[20]~173_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[20]~174_combout\,
	datad => \inst4|g2:0:buffersB|ALT_INV_F[20]~175_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[20]~176_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[20]~177_combout\,
	combout => \inst4|g2:0:buffersB|F[20]~178_combout\);

\selector|Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \selector|Mux11~0_combout\ = (!\selector|Mux31~0_combout\ & ((\inst4|g2:0:buffersB|F[20]~178_combout\))) # (\selector|Mux31~0_combout\ & (\IR|dataout\(15)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \selector|ALT_INV_Mux31~0_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[20]~178_combout\,
	combout => \selector|Mux11~0_combout\);

\ALU|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~53_sumout\ = SUM(( !\selector|Mux10~0_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~62\ ))
-- \ALU|Add0~54\ = CARRY(( !\selector|Mux10~0_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000010001011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(27),
	datab => \IR|ALT_INV_dataout\(26),
	datad => \selector|ALT_INV_Mux10~0_combout\,
	cin => \ALU|Add0~62\,
	sumout => \ALU|Add0~53_sumout\,
	cout => \ALU|Add0~54\);

\inst4|g1:30:regs|dataout[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[21]~43_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:30:regs|dataout\(21));

\inst4|g1:29:regs|dataout[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[21]~43_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:29:regs|dataout\(21));

\inst4|g1:27:regs|dataout[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[21]~43_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:27:regs|dataout\(21));

\inst4|g1:15:regs|dataout[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[21]~43_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:15:regs|dataout\(21));

\inst4|g1:10:regs|dataout[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[21]~43_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:10:regs|dataout\(21));

\inst4|g1:14:regs|dataout[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[21]~43_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux17~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:14:regs|dataout\(21));

\inst4|g2:0:buffersA|F[21]~253\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[21]~253_combout\ = (!\inst4|dec_rdA|Mux31~5_combout\ & (\inst4|dec_rdA|Mux31~6_combout\ & ((!\inst4|g1:14:regs|dataout\(21))))) # (\inst4|dec_rdA|Mux31~5_combout\ & ((!\inst4|g1:10:regs|dataout\(21)) # 
-- ((\inst4|dec_rdA|Mux31~6_combout\ & !\inst4|g1:14:regs|dataout\(21)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001101010000011100110101000001110011010100000111001101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~5_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~6_combout\,
	datac => \inst4|g1:10:regs|ALT_INV_dataout\(21),
	datad => \inst4|g1:14:regs|ALT_INV_dataout\(21),
	combout => \inst4|g2:0:buffersA|F[21]~253_combout\);

\inst4|g2:0:buffersA|F[21]~254\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[21]~254_combout\ = ( !\inst4|g2:0:buffersA|F[21]~253_combout\ & ( (!\inst4|dec_rdA|Mux31~3_combout\ & ((!\inst4|dec_rdA|Mux31~4_combout\) # ((\inst4|g1:15:regs|dataout\(21))))) # (\inst4|dec_rdA|Mux31~3_combout\ & 
-- (\inst4|g1:27:regs|dataout\(21) & ((!\inst4|dec_rdA|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(21))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010101111000000000000000010001100101011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~3_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~4_combout\,
	datac => \inst4|g1:27:regs|ALT_INV_dataout\(21),
	datad => \inst4|g1:15:regs|ALT_INV_dataout\(21),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[21]~253_combout\,
	combout => \inst4|g2:0:buffersA|F[21]~254_combout\);

\inst4|g2:0:buffersA|F[21]~255\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[21]~255_combout\ = ( \inst4|g2:0:buffersA|F[21]~254_combout\ & ( (!\inst4|dec_rdA|Mux31~1_combout\ & ((!\inst4|dec_rdA|Mux31~2_combout\) # ((\inst4|g1:29:regs|dataout\(21))))) # (\inst4|dec_rdA|Mux31~1_combout\ & 
-- (\inst4|g1:30:regs|dataout\(21) & ((!\inst4|dec_rdA|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(21))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~1_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~2_combout\,
	datac => \inst4|g1:30:regs|ALT_INV_dataout\(21),
	datad => \inst4|g1:29:regs|ALT_INV_dataout\(21),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[21]~254_combout\,
	combout => \inst4|g2:0:buffersA|F[21]~255_combout\);

\inst4|g1:26:regs|dataout[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[21]~43_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:26:regs|dataout\(21));

\inst4|g1:19:regs|dataout[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[21]~43_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:19:regs|dataout\(21));

\inst4|g1:21:regs|dataout[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[21]~43_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:21:regs|dataout\(21));

\inst4|g1:13:regs|dataout[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[21]~43_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:13:regs|dataout\(21));

\inst4|g1:9:regs|dataout[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[21]~43_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux22~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:9:regs|dataout\(21));

\inst4|g1:11:regs|dataout[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[21]~43_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux20~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:11:regs|dataout\(21));

\inst4|g2:0:buffersA|F[21]~256\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[21]~256_combout\ = (!\inst4|dec_rdA|Mux31~11_combout\ & (\inst4|dec_rdA|Mux31~12_combout\ & ((!\inst4|g1:11:regs|dataout\(21))))) # (\inst4|dec_rdA|Mux31~11_combout\ & ((!\inst4|g1:9:regs|dataout\(21)) # 
-- ((\inst4|dec_rdA|Mux31~12_combout\ & !\inst4|g1:11:regs|dataout\(21)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001101010000011100110101000001110011010100000111001101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~11_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~12_combout\,
	datac => \inst4|g1:9:regs|ALT_INV_dataout\(21),
	datad => \inst4|g1:11:regs|ALT_INV_dataout\(21),
	combout => \inst4|g2:0:buffersA|F[21]~256_combout\);

\inst4|g2:0:buffersA|F[21]~257\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[21]~257_combout\ = ( !\inst4|g2:0:buffersA|F[21]~256_combout\ & ( (!\inst4|dec_rdA|Mux31~9_combout\ & ((!\inst4|dec_rdA|Mux31~10_combout\) # ((\inst4|g1:13:regs|dataout\(21))))) # (\inst4|dec_rdA|Mux31~9_combout\ & 
-- (\inst4|g1:21:regs|dataout\(21) & ((!\inst4|dec_rdA|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(21))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010101111000000000000000010001100101011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~9_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~10_combout\,
	datac => \inst4|g1:21:regs|ALT_INV_dataout\(21),
	datad => \inst4|g1:13:regs|ALT_INV_dataout\(21),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[21]~256_combout\,
	combout => \inst4|g2:0:buffersA|F[21]~257_combout\);

\inst4|g2:0:buffersA|F[21]~258\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[21]~258_combout\ = ( \inst4|g2:0:buffersA|F[21]~257_combout\ & ( (!\inst4|dec_rdA|Mux31~7_combout\ & ((!\inst4|dec_rdA|Mux31~8_combout\) # ((\inst4|g1:19:regs|dataout\(21))))) # (\inst4|dec_rdA|Mux31~7_combout\ & 
-- (\inst4|g1:26:regs|dataout\(21) & ((!\inst4|dec_rdA|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(21))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~7_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~8_combout\,
	datac => \inst4|g1:26:regs|ALT_INV_dataout\(21),
	datad => \inst4|g1:19:regs|ALT_INV_dataout\(21),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[21]~257_combout\,
	combout => \inst4|g2:0:buffersA|F[21]~258_combout\);

\inst4|g1:25:regs|dataout[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[21]~43_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:25:regs|dataout\(21));

\inst4|g1:24:regs|dataout[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[21]~43_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:24:regs|dataout\(21));

\inst4|g1:28:regs|dataout[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[21]~43_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:28:regs|dataout\(21));

\inst4|g1:20:regs|dataout[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[21]~43_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:20:regs|dataout\(21));

\inst4|g1:8:regs|dataout[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[21]~43_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:8:regs|dataout\(21));

\inst4|g1:12:regs|dataout[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[21]~43_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:12:regs|dataout\(21));

\inst4|g2:0:buffersA|F[21]~259\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[21]~259_combout\ = (!\inst4|dec_rdA|Mux31~17_combout\ & (\inst4|dec_rdA|Mux31~18_combout\ & ((!\inst4|g1:12:regs|dataout\(21))))) # (\inst4|dec_rdA|Mux31~17_combout\ & ((!\inst4|g1:8:regs|dataout\(21)) # 
-- ((\inst4|dec_rdA|Mux31~18_combout\ & !\inst4|g1:12:regs|dataout\(21)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001101010000011100110101000001110011010100000111001101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~17_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~18_combout\,
	datac => \inst4|g1:8:regs|ALT_INV_dataout\(21),
	datad => \inst4|g1:12:regs|ALT_INV_dataout\(21),
	combout => \inst4|g2:0:buffersA|F[21]~259_combout\);

\inst4|g2:0:buffersA|F[21]~260\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[21]~260_combout\ = ( !\inst4|g2:0:buffersA|F[21]~259_combout\ & ( (!\inst4|dec_rdA|Mux31~15_combout\ & ((!\inst4|dec_rdA|Mux31~16_combout\) # ((\inst4|g1:20:regs|dataout\(21))))) # (\inst4|dec_rdA|Mux31~15_combout\ & 
-- (\inst4|g1:28:regs|dataout\(21) & ((!\inst4|dec_rdA|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(21))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010101111000000000000000010001100101011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~15_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~16_combout\,
	datac => \inst4|g1:28:regs|ALT_INV_dataout\(21),
	datad => \inst4|g1:20:regs|ALT_INV_dataout\(21),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[21]~259_combout\,
	combout => \inst4|g2:0:buffersA|F[21]~260_combout\);

\inst4|g2:0:buffersA|F[21]~261\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[21]~261_combout\ = ( \inst4|g2:0:buffersA|F[21]~260_combout\ & ( (!\inst4|dec_rdA|Mux31~13_combout\ & ((!\inst4|dec_rdA|Mux31~14_combout\) # ((\inst4|g1:24:regs|dataout\(21))))) # (\inst4|dec_rdA|Mux31~13_combout\ & 
-- (\inst4|g1:25:regs|dataout\(21) & ((!\inst4|dec_rdA|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(21))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~13_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~14_combout\,
	datac => \inst4|g1:25:regs|ALT_INV_dataout\(21),
	datad => \inst4|g1:24:regs|ALT_INV_dataout\(21),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[21]~260_combout\,
	combout => \inst4|g2:0:buffersA|F[21]~261_combout\);

\inst4|g1:7:regs|dataout[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[21]~43_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:7:regs|dataout\(21));

\inst4|g1:3:regs|dataout[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[21]~43_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:3:regs|dataout\(21));

\inst4|g1:5:regs|dataout[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[21]~43_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:5:regs|dataout\(21));

\inst4|g1:4:regs|dataout[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[21]~43_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:4:regs|dataout\(21));

\inst4|g1:2:regs|dataout[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[21]~43_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:2:regs|dataout\(21));

\inst4|g1:1:regs|dataout[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[21]~43_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:1:regs|dataout\(21));

\inst4|g2:0:buffersA|F[21]~262\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[21]~262_combout\ = ( \inst4|g1:1:regs|dataout\(21) & ( (!\inst4|dec_rdA|Mux31~24_combout\ & ((!\inst4|dec_rdA|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(21)))) ) ) # ( !\inst4|g1:1:regs|dataout\(21) & ( 
-- (!\inst4|dec_rdA|Mux31~24_combout\ & (!\inst4|dec_rdA|Mux31~25_combout\ & ((!\inst4|dec_rdA|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(21))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000100010001100110010000000110000001000100011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~23_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~24_combout\,
	datac => \inst4|dec_rdA|ALT_INV_Mux31~25_combout\,
	datad => \inst4|g1:2:regs|ALT_INV_dataout\(21),
	datae => \inst4|g1:1:regs|ALT_INV_dataout\(21),
	combout => \inst4|g2:0:buffersA|F[21]~262_combout\);

\inst4|g2:0:buffersA|F[21]~263\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[21]~263_combout\ = ( \inst4|g2:0:buffersA|F[21]~262_combout\ & ( (!\inst4|dec_rdA|Mux31~21_combout\ & ((!\inst4|dec_rdA|Mux31~22_combout\) # ((\inst4|g1:4:regs|dataout\(21))))) # (\inst4|dec_rdA|Mux31~21_combout\ & 
-- (\inst4|g1:5:regs|dataout\(21) & ((!\inst4|dec_rdA|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(21))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~21_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~22_combout\,
	datac => \inst4|g1:5:regs|ALT_INV_dataout\(21),
	datad => \inst4|g1:4:regs|ALT_INV_dataout\(21),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[21]~262_combout\,
	combout => \inst4|g2:0:buffersA|F[21]~263_combout\);

\inst4|g2:0:buffersA|F[21]~264\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[21]~264_combout\ = ( \inst4|g2:0:buffersA|F[21]~263_combout\ & ( (!\inst4|dec_rdA|Mux31~19_combout\ & ((!\inst4|dec_rdA|Mux31~20_combout\) # ((\inst4|g1:3:regs|dataout\(21))))) # (\inst4|dec_rdA|Mux31~19_combout\ & 
-- (\inst4|g1:7:regs|dataout\(21) & ((!\inst4|dec_rdA|Mux31~20_combout\) # (\inst4|g1:3:regs|dataout\(21))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~19_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~20_combout\,
	datac => \inst4|g1:7:regs|ALT_INV_dataout\(21),
	datad => \inst4|g1:3:regs|ALT_INV_dataout\(21),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[21]~263_combout\,
	combout => \inst4|g2:0:buffersA|F[21]~264_combout\);

\inst4|g1:18:regs|dataout[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[21]~43_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:18:regs|dataout\(21));

\inst4|g1:16:regs|dataout[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[21]~43_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:16:regs|dataout\(21));

\inst4|g1:17:regs|dataout[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[21]~43_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:17:regs|dataout\(21));

\inst4|g1:23:regs|dataout[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[21]~43_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:23:regs|dataout\(21));

\inst4|g1:6:regs|dataout[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[21]~43_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:6:regs|dataout\(21));

\inst4|g1:22:regs|dataout[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[21]~43_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:22:regs|dataout\(21));

\inst4|g2:0:buffersA|F[21]~265\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[21]~265_combout\ = (!\inst4|dec_rdA|Mux31~30_combout\ & (\inst4|dec_rdA|Mux31~31_combout\ & ((!\inst4|g1:22:regs|dataout\(21))))) # (\inst4|dec_rdA|Mux31~30_combout\ & ((!\inst4|g1:6:regs|dataout\(21)) # 
-- ((\inst4|dec_rdA|Mux31~31_combout\ & !\inst4|g1:22:regs|dataout\(21)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001101010000011100110101000001110011010100000111001101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~30_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~31_combout\,
	datac => \inst4|g1:6:regs|ALT_INV_dataout\(21),
	datad => \inst4|g1:22:regs|ALT_INV_dataout\(21),
	combout => \inst4|g2:0:buffersA|F[21]~265_combout\);

\inst4|g2:0:buffersA|F[21]~266\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[21]~266_combout\ = ( !\inst4|g2:0:buffersA|F[21]~265_combout\ & ( (!\inst4|dec_rdA|Mux31~28_combout\ & ((!\inst4|dec_rdA|Mux31~29_combout\) # ((\inst4|g1:23:regs|dataout\(21))))) # (\inst4|dec_rdA|Mux31~28_combout\ & 
-- (\inst4|g1:17:regs|dataout\(21) & ((!\inst4|dec_rdA|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(21))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010101111000000000000000010001100101011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~28_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~29_combout\,
	datac => \inst4|g1:17:regs|ALT_INV_dataout\(21),
	datad => \inst4|g1:23:regs|ALT_INV_dataout\(21),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[21]~265_combout\,
	combout => \inst4|g2:0:buffersA|F[21]~266_combout\);

\inst4|g2:0:buffersA|F[21]~267\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[21]~267_combout\ = ( \inst4|g2:0:buffersA|F[21]~266_combout\ & ( (!\inst4|dec_rdA|Mux31~26_combout\ & ((!\inst4|dec_rdA|Mux31~27_combout\) # ((\inst4|g1:16:regs|dataout\(21))))) # (\inst4|dec_rdA|Mux31~26_combout\ & 
-- (\inst4|g1:18:regs|dataout\(21) & ((!\inst4|dec_rdA|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(21))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~26_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~27_combout\,
	datac => \inst4|g1:18:regs|ALT_INV_dataout\(21),
	datad => \inst4|g1:16:regs|ALT_INV_dataout\(21),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[21]~266_combout\,
	combout => \inst4|g2:0:buffersA|F[21]~267_combout\);

\inst4|g2:0:buffersA|F[21]~268\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[21]~268_combout\ = (\inst4|g2:0:buffersA|F[21]~258_combout\ & (\inst4|g2:0:buffersA|F[21]~261_combout\ & (\inst4|g2:0:buffersA|F[21]~264_combout\ & \inst4|g2:0:buffersA|F[21]~267_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersA|ALT_INV_F[21]~258_combout\,
	datab => \inst4|g2:0:buffersA|ALT_INV_F[21]~261_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[21]~264_combout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[21]~267_combout\,
	combout => \inst4|g2:0:buffersA|F[21]~268_combout\);

\inst4|g2:0:buffersA|F[21]~269\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[21]~269_combout\ = (\inst4|g2:0:buffersA|F[21]~255_combout\ & (\inst4|g2:0:buffersA|F[21]~268_combout\ & ((!\inst4|dec_rdA|Mux31~0_combout\) # (\inst4|g1:31:regs|dataout\(21)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001011000000000000101100000000000010110000000000001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~0_combout\,
	datab => \inst4|g1:31:regs|ALT_INV_dataout\(21),
	datac => \inst4|g2:0:buffersA|ALT_INV_F[21]~255_combout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[21]~268_combout\,
	combout => \inst4|g2:0:buffersA|F[21]~269_combout\);

\ALU|Add1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~53_sumout\ = SUM(( \ALU|Add0~53_sumout\ ) + ( \inst4|g2:0:buffersA|F[21]~269_combout\ ) + ( \ALU|Add1~62\ ))
-- \ALU|Add1~54\ = CARRY(( \ALU|Add0~53_sumout\ ) + ( \inst4|g2:0:buffersA|F[21]~269_combout\ ) + ( \ALU|Add1~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALU|ALT_INV_Add0~53_sumout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[21]~269_combout\,
	cin => \ALU|Add1~62\,
	sumout => \ALU|Add1~53_sumout\,
	cout => \ALU|Add1~54\);

\ALU|Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux11~0_combout\ = ( \ALU|Add1~53_sumout\ & ( (!\IR|dataout\(27)) # ((!\IR|dataout\(26) & (\ALU|Add0~53_sumout\ & \inst4|g2:0:buffersA|F[21]~269_combout\)) # (\IR|dataout\(26) & ((\inst4|g2:0:buffersA|F[21]~269_combout\) # (\ALU|Add0~53_sumout\)))) ) 
-- ) # ( !\ALU|Add1~53_sumout\ & ( (\IR|dataout\(27) & ((!\IR|dataout\(26) & (\ALU|Add0~53_sumout\ & \inst4|g2:0:buffersA|F[21]~269_combout\)) # (\IR|dataout\(26) & ((\inst4|g2:0:buffersA|F[21]~269_combout\) # (\ALU|Add0~53_sumout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010011110011011101111100000001000100111100110111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(26),
	datab => \IR|ALT_INV_dataout\(27),
	datac => \ALU|ALT_INV_Add0~53_sumout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[21]~269_combout\,
	datae => \ALU|ALT_INV_Add1~53_sumout\,
	combout => \ALU|Mux11~0_combout\);

\IO_IN[21]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IO_IN(21),
	o => \IO_IN[21]~input_o\);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a21\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "dmemory.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memory:D-Memory|altsyncram:ram_rtl_0|altsyncram_auc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \UC|DM_Wr~q\,
	portare => VCC,
	clk0 => \clock~input_o\,
	portadatain => \D-Memory|ram_rtl_0|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \D-Memory|ram_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \D-Memory|ram_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus\);

\tri1[21]~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \tri1[21]~43_combout\ = ( \IO_IN[21]~input_o\ & ( \D-Memory|ram_rtl_0|auto_generated|ram_block1a21~portadataout\ & ( (!\UC|ALU_2_DBus~q\) # (\ALU|Mux11~0_combout\) ) ) ) # ( !\IO_IN[21]~input_o\ & ( 
-- \D-Memory|ram_rtl_0|auto_generated|ram_block1a21~portadataout\ & ( (!\UC|IO_2_Reg~q\ & ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux11~0_combout\))) ) ) ) # ( \IO_IN[21]~input_o\ & ( !\D-Memory|ram_rtl_0|auto_generated|ram_block1a21~portadataout\ & ( (!\UC|DM_Rd~q\ & 
-- ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux11~0_combout\))) ) ) ) # ( !\IO_IN[21]~input_o\ & ( !\D-Memory|ram_rtl_0|auto_generated|ram_block1a21~portadataout\ & ( (!\UC|DM_Rd~q\ & (!\UC|IO_2_Reg~q\ & ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux11~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000100010001100110010100000111100001010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_ALU_2_DBus~q\,
	datab => \UC|ALT_INV_DM_Rd~q\,
	datac => \UC|ALT_INV_IO_2_Reg~q\,
	datad => \ALU|ALT_INV_Mux11~0_combout\,
	datae => \ALT_INV_IO_IN[21]~input_o\,
	dataf => \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a21~portadataout\,
	combout => \tri1[21]~43_combout\);

\inst4|g1:31:regs|dataout[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[21]~43_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:31:regs|dataout\(21));

\inst4|g2:31:buffersB|F[21]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:31:buffersB|F[21]~3_combout\ = (\inst4|dec_rdB|Mux31~0_combout\ & !\inst4|g1:31:regs|dataout\(21))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~0_combout\,
	datab => \inst4|g1:31:regs|ALT_INV_dataout\(21),
	combout => \inst4|g2:31:buffersB|F[21]~3_combout\);

\inst4|g2:0:buffersB|F[21]~456\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[21]~456_combout\ = ( \inst4|g1:10:regs|dataout\(21) & ( \inst4|g1:14:regs|dataout\(21) & ( (!\inst4|dec_rdB|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(21)) ) ) ) # ( !\inst4|g1:10:regs|dataout\(21) & ( 
-- \inst4|g1:14:regs|dataout\(21) & ( (!\inst4|dec_rdB|Mux31~5_combout\ & ((!\inst4|dec_rdB|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(21)))) ) ) ) # ( \inst4|g1:10:regs|dataout\(21) & ( !\inst4|g1:14:regs|dataout\(21) & ( 
-- (!\inst4|dec_rdB|Mux31~6_combout\ & ((!\inst4|dec_rdB|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(21)))) ) ) ) # ( !\inst4|g1:10:regs|dataout\(21) & ( !\inst4|g1:14:regs|dataout\(21) & ( (!\inst4|dec_rdB|Mux31~5_combout\ & 
-- (!\inst4|dec_rdB|Mux31~6_combout\ & ((!\inst4|dec_rdB|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(21))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000000000000101110110000000010110000101100001011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~4_combout\,
	datab => \inst4|g1:15:regs|ALT_INV_dataout\(21),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~5_combout\,
	datad => \inst4|dec_rdB|ALT_INV_Mux31~6_combout\,
	datae => \inst4|g1:10:regs|ALT_INV_dataout\(21),
	dataf => \inst4|g1:14:regs|ALT_INV_dataout\(21),
	combout => \inst4|g2:0:buffersB|F[21]~456_combout\);

\inst4|g2:0:buffersB|F[21]~457\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[21]~457_combout\ = (\inst4|dec_rdB|Mux31~3_combout\ & !\inst4|g1:27:regs|dataout\(21))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~3_combout\,
	datab => \inst4|g1:27:regs|ALT_INV_dataout\(21),
	combout => \inst4|g2:0:buffersB|F[21]~457_combout\);

\inst4|g2:0:buffersB|F[21]~167\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[21]~167_combout\ = ( \inst4|g2:0:buffersB|F[21]~456_combout\ & ( !\inst4|g2:0:buffersB|F[21]~457_combout\ & ( (!\inst4|dec_rdB|Mux31~1_combout\ & ((!\inst4|dec_rdB|Mux31~2_combout\) # ((\inst4|g1:29:regs|dataout\(21))))) # 
-- (\inst4|dec_rdB|Mux31~1_combout\ & (\inst4|g1:30:regs|dataout\(21) & ((!\inst4|dec_rdB|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(21))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~1_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~2_combout\,
	datac => \inst4|g1:30:regs|ALT_INV_dataout\(21),
	datad => \inst4|g1:29:regs|ALT_INV_dataout\(21),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[21]~456_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[21]~457_combout\,
	combout => \inst4|g2:0:buffersB|F[21]~167_combout\);

\inst4|g2:0:buffersB|F[21]~454\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[21]~454_combout\ = ( \inst4|g1:9:regs|dataout\(21) & ( \inst4|g1:11:regs|dataout\(21) & ( (!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(21)) ) ) ) # ( !\inst4|g1:9:regs|dataout\(21) & ( 
-- \inst4|g1:11:regs|dataout\(21) & ( (!\inst4|dec_rdB|Mux31~11_combout\ & ((!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(21)))) ) ) ) # ( \inst4|g1:9:regs|dataout\(21) & ( !\inst4|g1:11:regs|dataout\(21) & ( 
-- (!\inst4|dec_rdB|Mux31~12_combout\ & ((!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(21)))) ) ) ) # ( !\inst4|g1:9:regs|dataout\(21) & ( !\inst4|g1:11:regs|dataout\(21) & ( (!\inst4|dec_rdB|Mux31~11_combout\ & 
-- (!\inst4|dec_rdB|Mux31~12_combout\ & ((!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(21))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000000000000101110110000000010110000101100001011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~10_combout\,
	datab => \inst4|g1:13:regs|ALT_INV_dataout\(21),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~11_combout\,
	datad => \inst4|dec_rdB|ALT_INV_Mux31~12_combout\,
	datae => \inst4|g1:9:regs|ALT_INV_dataout\(21),
	dataf => \inst4|g1:11:regs|ALT_INV_dataout\(21),
	combout => \inst4|g2:0:buffersB|F[21]~454_combout\);

\inst4|g2:0:buffersB|F[21]~455\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[21]~455_combout\ = (\inst4|dec_rdB|Mux31~9_combout\ & !\inst4|g1:21:regs|dataout\(21))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~9_combout\,
	datab => \inst4|g1:21:regs|ALT_INV_dataout\(21),
	combout => \inst4|g2:0:buffersB|F[21]~455_combout\);

\inst4|g2:0:buffersB|F[21]~168\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[21]~168_combout\ = ( \inst4|g2:0:buffersB|F[21]~454_combout\ & ( !\inst4|g2:0:buffersB|F[21]~455_combout\ & ( (!\inst4|dec_rdB|Mux31~7_combout\ & ((!\inst4|dec_rdB|Mux31~8_combout\) # ((\inst4|g1:19:regs|dataout\(21))))) # 
-- (\inst4|dec_rdB|Mux31~7_combout\ & (\inst4|g1:26:regs|dataout\(21) & ((!\inst4|dec_rdB|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(21))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~7_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~8_combout\,
	datac => \inst4|g1:26:regs|ALT_INV_dataout\(21),
	datad => \inst4|g1:19:regs|ALT_INV_dataout\(21),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[21]~454_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[21]~455_combout\,
	combout => \inst4|g2:0:buffersB|F[21]~168_combout\);

\inst4|g2:0:buffersB|F[21]~452\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[21]~452_combout\ = ( \inst4|g1:8:regs|dataout\(21) & ( \inst4|g1:12:regs|dataout\(21) & ( (!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(21)) ) ) ) # ( !\inst4|g1:8:regs|dataout\(21) & ( 
-- \inst4|g1:12:regs|dataout\(21) & ( (!\inst4|dec_rdB|Mux31~17_combout\ & ((!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(21)))) ) ) ) # ( \inst4|g1:8:regs|dataout\(21) & ( !\inst4|g1:12:regs|dataout\(21) & ( 
-- (!\inst4|dec_rdB|Mux31~18_combout\ & ((!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(21)))) ) ) ) # ( !\inst4|g1:8:regs|dataout\(21) & ( !\inst4|g1:12:regs|dataout\(21) & ( (!\inst4|dec_rdB|Mux31~17_combout\ & 
-- (!\inst4|dec_rdB|Mux31~18_combout\ & ((!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(21))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000000000000101110110000000010110000101100001011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~16_combout\,
	datab => \inst4|g1:20:regs|ALT_INV_dataout\(21),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~17_combout\,
	datad => \inst4|dec_rdB|ALT_INV_Mux31~18_combout\,
	datae => \inst4|g1:8:regs|ALT_INV_dataout\(21),
	dataf => \inst4|g1:12:regs|ALT_INV_dataout\(21),
	combout => \inst4|g2:0:buffersB|F[21]~452_combout\);

\inst4|g2:0:buffersB|F[21]~453\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[21]~453_combout\ = (\inst4|dec_rdB|Mux31~15_combout\ & !\inst4|g1:28:regs|dataout\(21))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~15_combout\,
	datab => \inst4|g1:28:regs|ALT_INV_dataout\(21),
	combout => \inst4|g2:0:buffersB|F[21]~453_combout\);

\inst4|g2:0:buffersB|F[21]~169\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[21]~169_combout\ = ( \inst4|g2:0:buffersB|F[21]~452_combout\ & ( !\inst4|g2:0:buffersB|F[21]~453_combout\ & ( (!\inst4|dec_rdB|Mux31~13_combout\ & ((!\inst4|dec_rdB|Mux31~14_combout\) # ((\inst4|g1:24:regs|dataout\(21))))) # 
-- (\inst4|dec_rdB|Mux31~13_combout\ & (\inst4|g1:25:regs|dataout\(21) & ((!\inst4|dec_rdB|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(21))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~13_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~14_combout\,
	datac => \inst4|g1:25:regs|ALT_INV_dataout\(21),
	datad => \inst4|g1:24:regs|ALT_INV_dataout\(21),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[21]~452_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[21]~453_combout\,
	combout => \inst4|g2:0:buffersB|F[21]~169_combout\);

\inst4|g2:0:buffersB|F[21]~448\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[21]~448_combout\ = ( \inst4|g1:2:regs|dataout\(21) & ( \inst4|g1:1:regs|dataout\(21) & ( (!\inst4|dec_rdB|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(21)) ) ) ) # ( !\inst4|g1:2:regs|dataout\(21) & ( 
-- \inst4|g1:1:regs|dataout\(21) & ( (!\inst4|dec_rdB|Mux31~23_combout\ & ((!\inst4|dec_rdB|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(21)))) ) ) ) # ( \inst4|g1:2:regs|dataout\(21) & ( !\inst4|g1:1:regs|dataout\(21) & ( 
-- (!\inst4|dec_rdB|Mux31~25_combout\ & ((!\inst4|dec_rdB|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(21)))) ) ) ) # ( !\inst4|g1:2:regs|dataout\(21) & ( !\inst4|g1:1:regs|dataout\(21) & ( (!\inst4|dec_rdB|Mux31~23_combout\ & 
-- (!\inst4|dec_rdB|Mux31~25_combout\ & ((!\inst4|dec_rdB|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(21))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000000000000101110110000000010110000101100001011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~22_combout\,
	datab => \inst4|g1:4:regs|ALT_INV_dataout\(21),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~23_combout\,
	datad => \inst4|dec_rdB|ALT_INV_Mux31~25_combout\,
	datae => \inst4|g1:2:regs|ALT_INV_dataout\(21),
	dataf => \inst4|g1:1:regs|ALT_INV_dataout\(21),
	combout => \inst4|g2:0:buffersB|F[21]~448_combout\);

\inst4|g2:0:buffersB|F[21]~449\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[21]~449_combout\ = (!\inst4|dec_rdB|Mux31~20_combout\ & (((\inst4|dec_rdB|Mux31~21_combout\ & !\inst4|g1:5:regs|dataout\(21))))) # (\inst4|dec_rdB|Mux31~20_combout\ & ((!\inst4|g1:3:regs|dataout\(21)) # 
-- ((\inst4|dec_rdB|Mux31~21_combout\ & !\inst4|g1:5:regs|dataout\(21)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100111101000100010011110100010001001111010001000100111101000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~20_combout\,
	datab => \inst4|g1:3:regs|ALT_INV_dataout\(21),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~21_combout\,
	datad => \inst4|g1:5:regs|ALT_INV_dataout\(21),
	combout => \inst4|g2:0:buffersB|F[21]~449_combout\);

\inst4|g2:0:buffersB|F[21]~170\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[21]~170_combout\ = ( !\inst4|g2:0:buffersB|F[21]~449_combout\ & ( (!\inst4|dec_rdB|Mux31~24_combout\ & (\inst4|g2:0:buffersB|F[21]~448_combout\ & ((!\inst4|dec_rdB|Mux31~19_combout\) # (\inst4|g1:7:regs|dataout\(21))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010110000000000000000000000000000101100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~19_combout\,
	datab => \inst4|g1:7:regs|ALT_INV_dataout\(21),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~24_combout\,
	datad => \inst4|g2:0:buffersB|ALT_INV_F[21]~448_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[21]~449_combout\,
	combout => \inst4|g2:0:buffersB|F[21]~170_combout\);

\inst4|g2:0:buffersB|F[21]~450\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[21]~450_combout\ = ( \inst4|g1:6:regs|dataout\(21) & ( \inst4|g1:22:regs|dataout\(21) & ( (!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(21)) ) ) ) # ( !\inst4|g1:6:regs|dataout\(21) & ( 
-- \inst4|g1:22:regs|dataout\(21) & ( (!\inst4|dec_rdB|Mux31~30_combout\ & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(21)))) ) ) ) # ( \inst4|g1:6:regs|dataout\(21) & ( !\inst4|g1:22:regs|dataout\(21) & ( 
-- (!\inst4|dec_rdB|Mux31~31_combout\ & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(21)))) ) ) ) # ( !\inst4|g1:6:regs|dataout\(21) & ( !\inst4|g1:22:regs|dataout\(21) & ( (!\inst4|dec_rdB|Mux31~30_combout\ & 
-- (!\inst4|dec_rdB|Mux31~31_combout\ & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(21))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000000000000101110110000000010110000101100001011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~29_combout\,
	datab => \inst4|g1:23:regs|ALT_INV_dataout\(21),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~30_combout\,
	datad => \inst4|dec_rdB|ALT_INV_Mux31~31_combout\,
	datae => \inst4|g1:6:regs|ALT_INV_dataout\(21),
	dataf => \inst4|g1:22:regs|ALT_INV_dataout\(21),
	combout => \inst4|g2:0:buffersB|F[21]~450_combout\);

\inst4|g2:0:buffersB|F[21]~451\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[21]~451_combout\ = (\inst4|dec_rdB|Mux31~28_combout\ & !\inst4|g1:17:regs|dataout\(21))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~28_combout\,
	datab => \inst4|g1:17:regs|ALT_INV_dataout\(21),
	combout => \inst4|g2:0:buffersB|F[21]~451_combout\);

\inst4|g2:0:buffersB|F[21]~171\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[21]~171_combout\ = ( \inst4|g2:0:buffersB|F[21]~450_combout\ & ( !\inst4|g2:0:buffersB|F[21]~451_combout\ & ( (!\inst4|dec_rdB|Mux31~26_combout\ & ((!\inst4|dec_rdB|Mux31~27_combout\) # ((\inst4|g1:16:regs|dataout\(21))))) # 
-- (\inst4|dec_rdB|Mux31~26_combout\ & (\inst4|g1:18:regs|dataout\(21) & ((!\inst4|dec_rdB|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(21))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~26_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~27_combout\,
	datac => \inst4|g1:18:regs|ALT_INV_dataout\(21),
	datad => \inst4|g1:16:regs|ALT_INV_dataout\(21),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[21]~450_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[21]~451_combout\,
	combout => \inst4|g2:0:buffersB|F[21]~171_combout\);

\inst4|g2:0:buffersB|F[21]~172\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[21]~172_combout\ = ( \inst4|g2:0:buffersB|F[21]~170_combout\ & ( \inst4|g2:0:buffersB|F[21]~171_combout\ & ( (!\inst4|g2:31:buffersB|F[21]~3_combout\ & (\inst4|g2:0:buffersB|F[21]~167_combout\ & 
-- (\inst4|g2:0:buffersB|F[21]~168_combout\ & \inst4|g2:0:buffersB|F[21]~169_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:31:buffersB|ALT_INV_F[21]~3_combout\,
	datab => \inst4|g2:0:buffersB|ALT_INV_F[21]~167_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[21]~168_combout\,
	datad => \inst4|g2:0:buffersB|ALT_INV_F[21]~169_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[21]~170_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[21]~171_combout\,
	combout => \inst4|g2:0:buffersB|F[21]~172_combout\);

\selector|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \selector|Mux10~0_combout\ = (!\selector|Mux31~0_combout\ & ((\inst4|g2:0:buffersB|F[21]~172_combout\))) # (\selector|Mux31~0_combout\ & (\IR|dataout\(15)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \selector|ALT_INV_Mux31~0_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[21]~172_combout\,
	combout => \selector|Mux10~0_combout\);

\ALU|Add0~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~81_sumout\ = SUM(( !\selector|Mux9~0_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~54\ ))
-- \ALU|Add0~82\ = CARRY(( !\selector|Mux9~0_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000010001011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(27),
	datab => \IR|ALT_INV_dataout\(26),
	datad => \selector|ALT_INV_Mux9~0_combout\,
	cin => \ALU|Add0~54\,
	sumout => \ALU|Add0~81_sumout\,
	cout => \ALU|Add0~82\);

\inst4|g1:30:regs|dataout[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[22]~42_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:30:regs|dataout\(22));

\inst4|g1:29:regs|dataout[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[22]~42_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:29:regs|dataout\(22));

\inst4|g1:27:regs|dataout[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[22]~42_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:27:regs|dataout\(22));

\inst4|g1:15:regs|dataout[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[22]~42_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:15:regs|dataout\(22));

\inst4|g1:10:regs|dataout[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[22]~42_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:10:regs|dataout\(22));

\inst4|g1:14:regs|dataout[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[22]~42_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux17~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:14:regs|dataout\(22));

\inst4|g2:0:buffersA|F[22]~370\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[22]~370_combout\ = (!\inst4|dec_rdA|Mux31~5_combout\ & (\inst4|dec_rdA|Mux31~6_combout\ & ((!\inst4|g1:14:regs|dataout\(22))))) # (\inst4|dec_rdA|Mux31~5_combout\ & ((!\inst4|g1:10:regs|dataout\(22)) # 
-- ((\inst4|dec_rdA|Mux31~6_combout\ & !\inst4|g1:14:regs|dataout\(22)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001101010000011100110101000001110011010100000111001101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~5_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~6_combout\,
	datac => \inst4|g1:10:regs|ALT_INV_dataout\(22),
	datad => \inst4|g1:14:regs|ALT_INV_dataout\(22),
	combout => \inst4|g2:0:buffersA|F[22]~370_combout\);

\inst4|g2:0:buffersA|F[22]~371\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[22]~371_combout\ = ( !\inst4|g2:0:buffersA|F[22]~370_combout\ & ( (!\inst4|dec_rdA|Mux31~3_combout\ & ((!\inst4|dec_rdA|Mux31~4_combout\) # ((\inst4|g1:15:regs|dataout\(22))))) # (\inst4|dec_rdA|Mux31~3_combout\ & 
-- (\inst4|g1:27:regs|dataout\(22) & ((!\inst4|dec_rdA|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(22))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010101111000000000000000010001100101011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~3_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~4_combout\,
	datac => \inst4|g1:27:regs|ALT_INV_dataout\(22),
	datad => \inst4|g1:15:regs|ALT_INV_dataout\(22),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[22]~370_combout\,
	combout => \inst4|g2:0:buffersA|F[22]~371_combout\);

\inst4|g2:0:buffersA|F[22]~372\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[22]~372_combout\ = ( \inst4|g2:0:buffersA|F[22]~371_combout\ & ( (!\inst4|dec_rdA|Mux31~1_combout\ & ((!\inst4|dec_rdA|Mux31~2_combout\) # ((\inst4|g1:29:regs|dataout\(22))))) # (\inst4|dec_rdA|Mux31~1_combout\ & 
-- (\inst4|g1:30:regs|dataout\(22) & ((!\inst4|dec_rdA|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(22))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~1_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~2_combout\,
	datac => \inst4|g1:30:regs|ALT_INV_dataout\(22),
	datad => \inst4|g1:29:regs|ALT_INV_dataout\(22),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[22]~371_combout\,
	combout => \inst4|g2:0:buffersA|F[22]~372_combout\);

\inst4|g1:26:regs|dataout[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[22]~42_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:26:regs|dataout\(22));

\inst4|g1:19:regs|dataout[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[22]~42_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:19:regs|dataout\(22));

\inst4|g1:21:regs|dataout[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[22]~42_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:21:regs|dataout\(22));

\inst4|g1:13:regs|dataout[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[22]~42_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:13:regs|dataout\(22));

\inst4|g1:9:regs|dataout[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[22]~42_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux22~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:9:regs|dataout\(22));

\inst4|g1:11:regs|dataout[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[22]~42_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux20~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:11:regs|dataout\(22));

\inst4|g2:0:buffersA|F[22]~373\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[22]~373_combout\ = (!\inst4|dec_rdA|Mux31~11_combout\ & (\inst4|dec_rdA|Mux31~12_combout\ & ((!\inst4|g1:11:regs|dataout\(22))))) # (\inst4|dec_rdA|Mux31~11_combout\ & ((!\inst4|g1:9:regs|dataout\(22)) # 
-- ((\inst4|dec_rdA|Mux31~12_combout\ & !\inst4|g1:11:regs|dataout\(22)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001101010000011100110101000001110011010100000111001101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~11_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~12_combout\,
	datac => \inst4|g1:9:regs|ALT_INV_dataout\(22),
	datad => \inst4|g1:11:regs|ALT_INV_dataout\(22),
	combout => \inst4|g2:0:buffersA|F[22]~373_combout\);

\inst4|g2:0:buffersA|F[22]~374\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[22]~374_combout\ = ( !\inst4|g2:0:buffersA|F[22]~373_combout\ & ( (!\inst4|dec_rdA|Mux31~9_combout\ & ((!\inst4|dec_rdA|Mux31~10_combout\) # ((\inst4|g1:13:regs|dataout\(22))))) # (\inst4|dec_rdA|Mux31~9_combout\ & 
-- (\inst4|g1:21:regs|dataout\(22) & ((!\inst4|dec_rdA|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(22))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010101111000000000000000010001100101011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~9_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~10_combout\,
	datac => \inst4|g1:21:regs|ALT_INV_dataout\(22),
	datad => \inst4|g1:13:regs|ALT_INV_dataout\(22),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[22]~373_combout\,
	combout => \inst4|g2:0:buffersA|F[22]~374_combout\);

\inst4|g2:0:buffersA|F[22]~375\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[22]~375_combout\ = ( \inst4|g2:0:buffersA|F[22]~374_combout\ & ( (!\inst4|dec_rdA|Mux31~7_combout\ & ((!\inst4|dec_rdA|Mux31~8_combout\) # ((\inst4|g1:19:regs|dataout\(22))))) # (\inst4|dec_rdA|Mux31~7_combout\ & 
-- (\inst4|g1:26:regs|dataout\(22) & ((!\inst4|dec_rdA|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(22))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~7_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~8_combout\,
	datac => \inst4|g1:26:regs|ALT_INV_dataout\(22),
	datad => \inst4|g1:19:regs|ALT_INV_dataout\(22),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[22]~374_combout\,
	combout => \inst4|g2:0:buffersA|F[22]~375_combout\);

\inst4|g1:25:regs|dataout[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[22]~42_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:25:regs|dataout\(22));

\inst4|g1:24:regs|dataout[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[22]~42_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:24:regs|dataout\(22));

\inst4|g1:28:regs|dataout[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[22]~42_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:28:regs|dataout\(22));

\inst4|g1:20:regs|dataout[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[22]~42_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:20:regs|dataout\(22));

\inst4|g1:8:regs|dataout[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[22]~42_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:8:regs|dataout\(22));

\inst4|g1:12:regs|dataout[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[22]~42_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:12:regs|dataout\(22));

\inst4|g2:0:buffersA|F[22]~376\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[22]~376_combout\ = (!\inst4|dec_rdA|Mux31~17_combout\ & (\inst4|dec_rdA|Mux31~18_combout\ & ((!\inst4|g1:12:regs|dataout\(22))))) # (\inst4|dec_rdA|Mux31~17_combout\ & ((!\inst4|g1:8:regs|dataout\(22)) # 
-- ((\inst4|dec_rdA|Mux31~18_combout\ & !\inst4|g1:12:regs|dataout\(22)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001101010000011100110101000001110011010100000111001101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~17_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~18_combout\,
	datac => \inst4|g1:8:regs|ALT_INV_dataout\(22),
	datad => \inst4|g1:12:regs|ALT_INV_dataout\(22),
	combout => \inst4|g2:0:buffersA|F[22]~376_combout\);

\inst4|g2:0:buffersA|F[22]~377\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[22]~377_combout\ = ( !\inst4|g2:0:buffersA|F[22]~376_combout\ & ( (!\inst4|dec_rdA|Mux31~15_combout\ & ((!\inst4|dec_rdA|Mux31~16_combout\) # ((\inst4|g1:20:regs|dataout\(22))))) # (\inst4|dec_rdA|Mux31~15_combout\ & 
-- (\inst4|g1:28:regs|dataout\(22) & ((!\inst4|dec_rdA|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(22))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010101111000000000000000010001100101011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~15_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~16_combout\,
	datac => \inst4|g1:28:regs|ALT_INV_dataout\(22),
	datad => \inst4|g1:20:regs|ALT_INV_dataout\(22),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[22]~376_combout\,
	combout => \inst4|g2:0:buffersA|F[22]~377_combout\);

\inst4|g2:0:buffersA|F[22]~378\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[22]~378_combout\ = ( \inst4|g2:0:buffersA|F[22]~377_combout\ & ( (!\inst4|dec_rdA|Mux31~13_combout\ & ((!\inst4|dec_rdA|Mux31~14_combout\) # ((\inst4|g1:24:regs|dataout\(22))))) # (\inst4|dec_rdA|Mux31~13_combout\ & 
-- (\inst4|g1:25:regs|dataout\(22) & ((!\inst4|dec_rdA|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(22))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~13_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~14_combout\,
	datac => \inst4|g1:25:regs|ALT_INV_dataout\(22),
	datad => \inst4|g1:24:regs|ALT_INV_dataout\(22),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[22]~377_combout\,
	combout => \inst4|g2:0:buffersA|F[22]~378_combout\);

\inst4|g1:7:regs|dataout[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[22]~42_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:7:regs|dataout\(22));

\inst4|g1:3:regs|dataout[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[22]~42_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:3:regs|dataout\(22));

\inst4|g1:5:regs|dataout[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[22]~42_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:5:regs|dataout\(22));

\inst4|g1:4:regs|dataout[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[22]~42_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:4:regs|dataout\(22));

\inst4|g1:2:regs|dataout[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[22]~42_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:2:regs|dataout\(22));

\inst4|g1:1:regs|dataout[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[22]~42_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:1:regs|dataout\(22));

\inst4|g2:0:buffersA|F[22]~379\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[22]~379_combout\ = ( \inst4|g1:1:regs|dataout\(22) & ( (!\inst4|dec_rdA|Mux31~24_combout\ & ((!\inst4|dec_rdA|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(22)))) ) ) # ( !\inst4|g1:1:regs|dataout\(22) & ( 
-- (!\inst4|dec_rdA|Mux31~24_combout\ & (!\inst4|dec_rdA|Mux31~25_combout\ & ((!\inst4|dec_rdA|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(22))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000100010001100110010000000110000001000100011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~23_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~24_combout\,
	datac => \inst4|dec_rdA|ALT_INV_Mux31~25_combout\,
	datad => \inst4|g1:2:regs|ALT_INV_dataout\(22),
	datae => \inst4|g1:1:regs|ALT_INV_dataout\(22),
	combout => \inst4|g2:0:buffersA|F[22]~379_combout\);

\inst4|g2:0:buffersA|F[22]~380\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[22]~380_combout\ = ( \inst4|g2:0:buffersA|F[22]~379_combout\ & ( (!\inst4|dec_rdA|Mux31~21_combout\ & ((!\inst4|dec_rdA|Mux31~22_combout\) # ((\inst4|g1:4:regs|dataout\(22))))) # (\inst4|dec_rdA|Mux31~21_combout\ & 
-- (\inst4|g1:5:regs|dataout\(22) & ((!\inst4|dec_rdA|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(22))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~21_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~22_combout\,
	datac => \inst4|g1:5:regs|ALT_INV_dataout\(22),
	datad => \inst4|g1:4:regs|ALT_INV_dataout\(22),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[22]~379_combout\,
	combout => \inst4|g2:0:buffersA|F[22]~380_combout\);

\inst4|g2:0:buffersA|F[22]~381\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[22]~381_combout\ = ( \inst4|g2:0:buffersA|F[22]~380_combout\ & ( (!\inst4|dec_rdA|Mux31~19_combout\ & ((!\inst4|dec_rdA|Mux31~20_combout\) # ((\inst4|g1:3:regs|dataout\(22))))) # (\inst4|dec_rdA|Mux31~19_combout\ & 
-- (\inst4|g1:7:regs|dataout\(22) & ((!\inst4|dec_rdA|Mux31~20_combout\) # (\inst4|g1:3:regs|dataout\(22))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~19_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~20_combout\,
	datac => \inst4|g1:7:regs|ALT_INV_dataout\(22),
	datad => \inst4|g1:3:regs|ALT_INV_dataout\(22),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[22]~380_combout\,
	combout => \inst4|g2:0:buffersA|F[22]~381_combout\);

\inst4|g1:18:regs|dataout[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[22]~42_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:18:regs|dataout\(22));

\inst4|g1:16:regs|dataout[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[22]~42_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:16:regs|dataout\(22));

\inst4|g1:17:regs|dataout[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[22]~42_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:17:regs|dataout\(22));

\inst4|g1:23:regs|dataout[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[22]~42_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:23:regs|dataout\(22));

\inst4|g1:6:regs|dataout[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[22]~42_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:6:regs|dataout\(22));

\inst4|g1:22:regs|dataout[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[22]~42_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:22:regs|dataout\(22));

\inst4|g2:0:buffersA|F[22]~382\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[22]~382_combout\ = (!\inst4|dec_rdA|Mux31~30_combout\ & (\inst4|dec_rdA|Mux31~31_combout\ & ((!\inst4|g1:22:regs|dataout\(22))))) # (\inst4|dec_rdA|Mux31~30_combout\ & ((!\inst4|g1:6:regs|dataout\(22)) # 
-- ((\inst4|dec_rdA|Mux31~31_combout\ & !\inst4|g1:22:regs|dataout\(22)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001101010000011100110101000001110011010100000111001101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~30_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~31_combout\,
	datac => \inst4|g1:6:regs|ALT_INV_dataout\(22),
	datad => \inst4|g1:22:regs|ALT_INV_dataout\(22),
	combout => \inst4|g2:0:buffersA|F[22]~382_combout\);

\inst4|g2:0:buffersA|F[22]~383\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[22]~383_combout\ = ( !\inst4|g2:0:buffersA|F[22]~382_combout\ & ( (!\inst4|dec_rdA|Mux31~28_combout\ & ((!\inst4|dec_rdA|Mux31~29_combout\) # ((\inst4|g1:23:regs|dataout\(22))))) # (\inst4|dec_rdA|Mux31~28_combout\ & 
-- (\inst4|g1:17:regs|dataout\(22) & ((!\inst4|dec_rdA|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(22))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010101111000000000000000010001100101011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~28_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~29_combout\,
	datac => \inst4|g1:17:regs|ALT_INV_dataout\(22),
	datad => \inst4|g1:23:regs|ALT_INV_dataout\(22),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[22]~382_combout\,
	combout => \inst4|g2:0:buffersA|F[22]~383_combout\);

\inst4|g2:0:buffersA|F[22]~384\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[22]~384_combout\ = ( \inst4|g2:0:buffersA|F[22]~383_combout\ & ( (!\inst4|dec_rdA|Mux31~26_combout\ & ((!\inst4|dec_rdA|Mux31~27_combout\) # ((\inst4|g1:16:regs|dataout\(22))))) # (\inst4|dec_rdA|Mux31~26_combout\ & 
-- (\inst4|g1:18:regs|dataout\(22) & ((!\inst4|dec_rdA|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(22))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~26_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~27_combout\,
	datac => \inst4|g1:18:regs|ALT_INV_dataout\(22),
	datad => \inst4|g1:16:regs|ALT_INV_dataout\(22),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[22]~383_combout\,
	combout => \inst4|g2:0:buffersA|F[22]~384_combout\);

\inst4|g2:0:buffersA|F[22]~385\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[22]~385_combout\ = (\inst4|g2:0:buffersA|F[22]~375_combout\ & (\inst4|g2:0:buffersA|F[22]~378_combout\ & (\inst4|g2:0:buffersA|F[22]~381_combout\ & \inst4|g2:0:buffersA|F[22]~384_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersA|ALT_INV_F[22]~375_combout\,
	datab => \inst4|g2:0:buffersA|ALT_INV_F[22]~378_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[22]~381_combout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[22]~384_combout\,
	combout => \inst4|g2:0:buffersA|F[22]~385_combout\);

\inst4|g2:0:buffersA|F[22]~386\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[22]~386_combout\ = (\inst4|g2:0:buffersA|F[22]~372_combout\ & (\inst4|g2:0:buffersA|F[22]~385_combout\ & ((!\inst4|dec_rdA|Mux31~0_combout\) # (\inst4|g1:31:regs|dataout\(22)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001011000000000000101100000000000010110000000000001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~0_combout\,
	datab => \inst4|g1:31:regs|ALT_INV_dataout\(22),
	datac => \inst4|g2:0:buffersA|ALT_INV_F[22]~372_combout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[22]~385_combout\,
	combout => \inst4|g2:0:buffersA|F[22]~386_combout\);

\ALU|Add1~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~81_sumout\ = SUM(( \ALU|Add0~81_sumout\ ) + ( \inst4|g2:0:buffersA|F[22]~386_combout\ ) + ( \ALU|Add1~54\ ))
-- \ALU|Add1~82\ = CARRY(( \ALU|Add0~81_sumout\ ) + ( \inst4|g2:0:buffersA|F[22]~386_combout\ ) + ( \ALU|Add1~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALU|ALT_INV_Add0~81_sumout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[22]~386_combout\,
	cin => \ALU|Add1~54\,
	sumout => \ALU|Add1~81_sumout\,
	cout => \ALU|Add1~82\);

\ALU|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux10~0_combout\ = ( \ALU|Add1~81_sumout\ & ( (!\IR|dataout\(27)) # ((!\IR|dataout\(26) & (\ALU|Add0~81_sumout\ & \inst4|g2:0:buffersA|F[22]~386_combout\)) # (\IR|dataout\(26) & ((\inst4|g2:0:buffersA|F[22]~386_combout\) # (\ALU|Add0~81_sumout\)))) ) 
-- ) # ( !\ALU|Add1~81_sumout\ & ( (\IR|dataout\(27) & ((!\IR|dataout\(26) & (\ALU|Add0~81_sumout\ & \inst4|g2:0:buffersA|F[22]~386_combout\)) # (\IR|dataout\(26) & ((\inst4|g2:0:buffersA|F[22]~386_combout\) # (\ALU|Add0~81_sumout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010011110011011101111100000001000100111100110111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(26),
	datab => \IR|ALT_INV_dataout\(27),
	datac => \ALU|ALT_INV_Add0~81_sumout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[22]~386_combout\,
	datae => \ALU|ALT_INV_Add1~81_sumout\,
	combout => \ALU|Mux10~0_combout\);

\IO_IN[22]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IO_IN(22),
	o => \IO_IN[22]~input_o\);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a22\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "dmemory.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memory:D-Memory|altsyncram:ram_rtl_0|altsyncram_auc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \UC|DM_Wr~q\,
	portare => VCC,
	clk0 => \clock~input_o\,
	portadatain => \D-Memory|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \D-Memory|ram_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \D-Memory|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus\);

\tri1[22]~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \tri1[22]~42_combout\ = ( \IO_IN[22]~input_o\ & ( \D-Memory|ram_rtl_0|auto_generated|ram_block1a22~portadataout\ & ( (!\UC|ALU_2_DBus~q\) # (\ALU|Mux10~0_combout\) ) ) ) # ( !\IO_IN[22]~input_o\ & ( 
-- \D-Memory|ram_rtl_0|auto_generated|ram_block1a22~portadataout\ & ( (!\UC|IO_2_Reg~q\ & ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux10~0_combout\))) ) ) ) # ( \IO_IN[22]~input_o\ & ( !\D-Memory|ram_rtl_0|auto_generated|ram_block1a22~portadataout\ & ( (!\UC|DM_Rd~q\ & 
-- ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux10~0_combout\))) ) ) ) # ( !\IO_IN[22]~input_o\ & ( !\D-Memory|ram_rtl_0|auto_generated|ram_block1a22~portadataout\ & ( (!\UC|DM_Rd~q\ & (!\UC|IO_2_Reg~q\ & ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux10~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000100010001100110010100000111100001010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_ALU_2_DBus~q\,
	datab => \UC|ALT_INV_DM_Rd~q\,
	datac => \UC|ALT_INV_IO_2_Reg~q\,
	datad => \ALU|ALT_INV_Mux10~0_combout\,
	datae => \ALT_INV_IO_IN[22]~input_o\,
	dataf => \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a22~portadataout\,
	combout => \tri1[22]~42_combout\);

\inst4|g1:31:regs|dataout[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[22]~42_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:31:regs|dataout\(22));

\inst4|g2:31:buffersB|F[22]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:31:buffersB|F[22]~2_combout\ = (\inst4|dec_rdB|Mux31~0_combout\ & !\inst4|g1:31:regs|dataout\(22))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~0_combout\,
	datab => \inst4|g1:31:regs|ALT_INV_dataout\(22),
	combout => \inst4|g2:31:buffersB|F[22]~2_combout\);

\inst4|g2:0:buffersB|F[22]~151\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[22]~151_combout\ = (!\inst4|dec_rdB|Mux31~5_combout\ & (\inst4|dec_rdB|Mux31~6_combout\ & ((!\inst4|g1:14:regs|dataout\(22))))) # (\inst4|dec_rdB|Mux31~5_combout\ & ((!\inst4|g1:10:regs|dataout\(22)) # 
-- ((\inst4|dec_rdB|Mux31~6_combout\ & !\inst4|g1:14:regs|dataout\(22)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001101010000011100110101000001110011010100000111001101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~5_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~6_combout\,
	datac => \inst4|g1:10:regs|ALT_INV_dataout\(22),
	datad => \inst4|g1:14:regs|ALT_INV_dataout\(22),
	combout => \inst4|g2:0:buffersB|F[22]~151_combout\);

\inst4|g2:0:buffersB|F[22]~152\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[22]~152_combout\ = ( !\inst4|g2:0:buffersB|F[22]~151_combout\ & ( (!\inst4|dec_rdB|Mux31~3_combout\ & ((!\inst4|dec_rdB|Mux31~4_combout\) # ((\inst4|g1:15:regs|dataout\(22))))) # (\inst4|dec_rdB|Mux31~3_combout\ & 
-- (\inst4|g1:27:regs|dataout\(22) & ((!\inst4|dec_rdB|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(22))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010101111000000000000000010001100101011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~3_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~4_combout\,
	datac => \inst4|g1:27:regs|ALT_INV_dataout\(22),
	datad => \inst4|g1:15:regs|ALT_INV_dataout\(22),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[22]~151_combout\,
	combout => \inst4|g2:0:buffersB|F[22]~152_combout\);

\inst4|g2:0:buffersB|F[22]~153\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[22]~153_combout\ = ( \inst4|g2:0:buffersB|F[22]~152_combout\ & ( (!\inst4|dec_rdB|Mux31~1_combout\ & ((!\inst4|dec_rdB|Mux31~2_combout\) # ((\inst4|g1:29:regs|dataout\(22))))) # (\inst4|dec_rdB|Mux31~1_combout\ & 
-- (\inst4|g1:30:regs|dataout\(22) & ((!\inst4|dec_rdB|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(22))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~1_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~2_combout\,
	datac => \inst4|g1:30:regs|ALT_INV_dataout\(22),
	datad => \inst4|g1:29:regs|ALT_INV_dataout\(22),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[22]~152_combout\,
	combout => \inst4|g2:0:buffersB|F[22]~153_combout\);

\inst4|g2:0:buffersB|F[22]~154\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[22]~154_combout\ = (!\inst4|dec_rdB|Mux31~11_combout\ & (\inst4|dec_rdB|Mux31~12_combout\ & ((!\inst4|g1:11:regs|dataout\(22))))) # (\inst4|dec_rdB|Mux31~11_combout\ & ((!\inst4|g1:9:regs|dataout\(22)) # 
-- ((\inst4|dec_rdB|Mux31~12_combout\ & !\inst4|g1:11:regs|dataout\(22)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001101010000011100110101000001110011010100000111001101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~11_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~12_combout\,
	datac => \inst4|g1:9:regs|ALT_INV_dataout\(22),
	datad => \inst4|g1:11:regs|ALT_INV_dataout\(22),
	combout => \inst4|g2:0:buffersB|F[22]~154_combout\);

\inst4|g2:0:buffersB|F[22]~155\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[22]~155_combout\ = ( !\inst4|g2:0:buffersB|F[22]~154_combout\ & ( (!\inst4|dec_rdB|Mux31~9_combout\ & ((!\inst4|dec_rdB|Mux31~10_combout\) # ((\inst4|g1:13:regs|dataout\(22))))) # (\inst4|dec_rdB|Mux31~9_combout\ & 
-- (\inst4|g1:21:regs|dataout\(22) & ((!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(22))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010101111000000000000000010001100101011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~9_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~10_combout\,
	datac => \inst4|g1:21:regs|ALT_INV_dataout\(22),
	datad => \inst4|g1:13:regs|ALT_INV_dataout\(22),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[22]~154_combout\,
	combout => \inst4|g2:0:buffersB|F[22]~155_combout\);

\inst4|g2:0:buffersB|F[22]~156\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[22]~156_combout\ = ( \inst4|g2:0:buffersB|F[22]~155_combout\ & ( (!\inst4|dec_rdB|Mux31~7_combout\ & ((!\inst4|dec_rdB|Mux31~8_combout\) # ((\inst4|g1:19:regs|dataout\(22))))) # (\inst4|dec_rdB|Mux31~7_combout\ & 
-- (\inst4|g1:26:regs|dataout\(22) & ((!\inst4|dec_rdB|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(22))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~7_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~8_combout\,
	datac => \inst4|g1:26:regs|ALT_INV_dataout\(22),
	datad => \inst4|g1:19:regs|ALT_INV_dataout\(22),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[22]~155_combout\,
	combout => \inst4|g2:0:buffersB|F[22]~156_combout\);

\inst4|g2:0:buffersB|F[22]~157\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[22]~157_combout\ = (!\inst4|dec_rdB|Mux31~17_combout\ & (\inst4|dec_rdB|Mux31~18_combout\ & ((!\inst4|g1:12:regs|dataout\(22))))) # (\inst4|dec_rdB|Mux31~17_combout\ & ((!\inst4|g1:8:regs|dataout\(22)) # 
-- ((\inst4|dec_rdB|Mux31~18_combout\ & !\inst4|g1:12:regs|dataout\(22)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001101010000011100110101000001110011010100000111001101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~17_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~18_combout\,
	datac => \inst4|g1:8:regs|ALT_INV_dataout\(22),
	datad => \inst4|g1:12:regs|ALT_INV_dataout\(22),
	combout => \inst4|g2:0:buffersB|F[22]~157_combout\);

\inst4|g2:0:buffersB|F[22]~158\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[22]~158_combout\ = ( !\inst4|g2:0:buffersB|F[22]~157_combout\ & ( (!\inst4|dec_rdB|Mux31~15_combout\ & ((!\inst4|dec_rdB|Mux31~16_combout\) # ((\inst4|g1:20:regs|dataout\(22))))) # (\inst4|dec_rdB|Mux31~15_combout\ & 
-- (\inst4|g1:28:regs|dataout\(22) & ((!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(22))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010101111000000000000000010001100101011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~15_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~16_combout\,
	datac => \inst4|g1:28:regs|ALT_INV_dataout\(22),
	datad => \inst4|g1:20:regs|ALT_INV_dataout\(22),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[22]~157_combout\,
	combout => \inst4|g2:0:buffersB|F[22]~158_combout\);

\inst4|g2:0:buffersB|F[22]~159\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[22]~159_combout\ = ( \inst4|g2:0:buffersB|F[22]~158_combout\ & ( (!\inst4|dec_rdB|Mux31~13_combout\ & ((!\inst4|dec_rdB|Mux31~14_combout\) # ((\inst4|g1:24:regs|dataout\(22))))) # (\inst4|dec_rdB|Mux31~13_combout\ & 
-- (\inst4|g1:25:regs|dataout\(22) & ((!\inst4|dec_rdB|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(22))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~13_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~14_combout\,
	datac => \inst4|g1:25:regs|ALT_INV_dataout\(22),
	datad => \inst4|g1:24:regs|ALT_INV_dataout\(22),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[22]~158_combout\,
	combout => \inst4|g2:0:buffersB|F[22]~159_combout\);

\inst4|g2:0:buffersB|F[22]~160\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[22]~160_combout\ = ( \inst4|g1:1:regs|dataout\(22) & ( (!\inst4|dec_rdB|Mux31~24_combout\ & ((!\inst4|dec_rdB|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(22)))) ) ) # ( !\inst4|g1:1:regs|dataout\(22) & ( 
-- (!\inst4|dec_rdB|Mux31~24_combout\ & (!\inst4|dec_rdB|Mux31~25_combout\ & ((!\inst4|dec_rdB|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(22))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000100010001100110010000000110000001000100011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~23_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~24_combout\,
	datac => \inst4|dec_rdB|ALT_INV_Mux31~25_combout\,
	datad => \inst4|g1:2:regs|ALT_INV_dataout\(22),
	datae => \inst4|g1:1:regs|ALT_INV_dataout\(22),
	combout => \inst4|g2:0:buffersB|F[22]~160_combout\);

\inst4|g2:0:buffersB|F[22]~161\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[22]~161_combout\ = ( \inst4|g2:0:buffersB|F[22]~160_combout\ & ( (!\inst4|dec_rdB|Mux31~21_combout\ & ((!\inst4|dec_rdB|Mux31~22_combout\) # ((\inst4|g1:4:regs|dataout\(22))))) # (\inst4|dec_rdB|Mux31~21_combout\ & 
-- (\inst4|g1:5:regs|dataout\(22) & ((!\inst4|dec_rdB|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(22))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~21_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~22_combout\,
	datac => \inst4|g1:5:regs|ALT_INV_dataout\(22),
	datad => \inst4|g1:4:regs|ALT_INV_dataout\(22),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[22]~160_combout\,
	combout => \inst4|g2:0:buffersB|F[22]~161_combout\);

\inst4|g2:0:buffersB|F[22]~162\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[22]~162_combout\ = ( \inst4|g2:0:buffersB|F[22]~161_combout\ & ( (!\inst4|dec_rdB|Mux31~19_combout\ & ((!\inst4|dec_rdB|Mux31~20_combout\) # ((\inst4|g1:3:regs|dataout\(22))))) # (\inst4|dec_rdB|Mux31~19_combout\ & 
-- (\inst4|g1:7:regs|dataout\(22) & ((!\inst4|dec_rdB|Mux31~20_combout\) # (\inst4|g1:3:regs|dataout\(22))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~19_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~20_combout\,
	datac => \inst4|g1:7:regs|ALT_INV_dataout\(22),
	datad => \inst4|g1:3:regs|ALT_INV_dataout\(22),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[22]~161_combout\,
	combout => \inst4|g2:0:buffersB|F[22]~162_combout\);

\inst4|g2:0:buffersB|F[22]~163\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[22]~163_combout\ = (!\inst4|dec_rdB|Mux31~30_combout\ & (\inst4|dec_rdB|Mux31~31_combout\ & ((!\inst4|g1:22:regs|dataout\(22))))) # (\inst4|dec_rdB|Mux31~30_combout\ & ((!\inst4|g1:6:regs|dataout\(22)) # 
-- ((\inst4|dec_rdB|Mux31~31_combout\ & !\inst4|g1:22:regs|dataout\(22)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001101010000011100110101000001110011010100000111001101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~30_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~31_combout\,
	datac => \inst4|g1:6:regs|ALT_INV_dataout\(22),
	datad => \inst4|g1:22:regs|ALT_INV_dataout\(22),
	combout => \inst4|g2:0:buffersB|F[22]~163_combout\);

\inst4|g2:0:buffersB|F[22]~164\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[22]~164_combout\ = ( !\inst4|g2:0:buffersB|F[22]~163_combout\ & ( (!\inst4|dec_rdB|Mux31~28_combout\ & ((!\inst4|dec_rdB|Mux31~29_combout\) # ((\inst4|g1:23:regs|dataout\(22))))) # (\inst4|dec_rdB|Mux31~28_combout\ & 
-- (\inst4|g1:17:regs|dataout\(22) & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(22))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010101111000000000000000010001100101011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~28_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~29_combout\,
	datac => \inst4|g1:17:regs|ALT_INV_dataout\(22),
	datad => \inst4|g1:23:regs|ALT_INV_dataout\(22),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[22]~163_combout\,
	combout => \inst4|g2:0:buffersB|F[22]~164_combout\);

\inst4|g2:0:buffersB|F[22]~165\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[22]~165_combout\ = ( \inst4|g2:0:buffersB|F[22]~164_combout\ & ( (!\inst4|dec_rdB|Mux31~26_combout\ & ((!\inst4|dec_rdB|Mux31~27_combout\) # ((\inst4|g1:16:regs|dataout\(22))))) # (\inst4|dec_rdB|Mux31~26_combout\ & 
-- (\inst4|g1:18:regs|dataout\(22) & ((!\inst4|dec_rdB|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(22))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~26_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~27_combout\,
	datac => \inst4|g1:18:regs|ALT_INV_dataout\(22),
	datad => \inst4|g1:16:regs|ALT_INV_dataout\(22),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[22]~164_combout\,
	combout => \inst4|g2:0:buffersB|F[22]~165_combout\);

\inst4|g2:0:buffersB|F[22]~166\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[22]~166_combout\ = ( \inst4|g2:0:buffersB|F[22]~162_combout\ & ( \inst4|g2:0:buffersB|F[22]~165_combout\ & ( (!\inst4|g2:31:buffersB|F[22]~2_combout\ & (\inst4|g2:0:buffersB|F[22]~153_combout\ & 
-- (\inst4|g2:0:buffersB|F[22]~156_combout\ & \inst4|g2:0:buffersB|F[22]~159_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:31:buffersB|ALT_INV_F[22]~2_combout\,
	datab => \inst4|g2:0:buffersB|ALT_INV_F[22]~153_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[22]~156_combout\,
	datad => \inst4|g2:0:buffersB|ALT_INV_F[22]~159_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[22]~162_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[22]~165_combout\,
	combout => \inst4|g2:0:buffersB|F[22]~166_combout\);

\selector|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \selector|Mux9~0_combout\ = (!\selector|Mux31~0_combout\ & ((\inst4|g2:0:buffersB|F[22]~166_combout\))) # (\selector|Mux31~0_combout\ & (\IR|dataout\(15)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \selector|ALT_INV_Mux31~0_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[22]~166_combout\,
	combout => \selector|Mux9~0_combout\);

\ALU|Add0~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~85_sumout\ = SUM(( !\selector|Mux8~0_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~82\ ))
-- \ALU|Add0~86\ = CARRY(( !\selector|Mux8~0_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000010001011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(27),
	datab => \IR|ALT_INV_dataout\(26),
	datad => \selector|ALT_INV_Mux8~0_combout\,
	cin => \ALU|Add0~82\,
	sumout => \ALU|Add0~85_sumout\,
	cout => \ALU|Add0~86\);

\inst4|g1:30:regs|dataout[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[23]~41_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:30:regs|dataout\(23));

\inst4|g1:29:regs|dataout[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[23]~41_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:29:regs|dataout\(23));

\inst4|g1:27:regs|dataout[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[23]~41_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:27:regs|dataout\(23));

\inst4|g1:15:regs|dataout[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[23]~41_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:15:regs|dataout\(23));

\inst4|g1:10:regs|dataout[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[23]~41_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:10:regs|dataout\(23));

\inst4|g1:14:regs|dataout[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[23]~41_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux17~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:14:regs|dataout\(23));

\inst4|g2:0:buffersA|F[23]~387\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[23]~387_combout\ = (!\inst4|dec_rdA|Mux31~5_combout\ & (\inst4|dec_rdA|Mux31~6_combout\ & ((!\inst4|g1:14:regs|dataout\(23))))) # (\inst4|dec_rdA|Mux31~5_combout\ & ((!\inst4|g1:10:regs|dataout\(23)) # 
-- ((\inst4|dec_rdA|Mux31~6_combout\ & !\inst4|g1:14:regs|dataout\(23)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001101010000011100110101000001110011010100000111001101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~5_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~6_combout\,
	datac => \inst4|g1:10:regs|ALT_INV_dataout\(23),
	datad => \inst4|g1:14:regs|ALT_INV_dataout\(23),
	combout => \inst4|g2:0:buffersA|F[23]~387_combout\);

\inst4|g2:0:buffersA|F[23]~388\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[23]~388_combout\ = ( !\inst4|g2:0:buffersA|F[23]~387_combout\ & ( (!\inst4|dec_rdA|Mux31~3_combout\ & ((!\inst4|dec_rdA|Mux31~4_combout\) # ((\inst4|g1:15:regs|dataout\(23))))) # (\inst4|dec_rdA|Mux31~3_combout\ & 
-- (\inst4|g1:27:regs|dataout\(23) & ((!\inst4|dec_rdA|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(23))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010101111000000000000000010001100101011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~3_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~4_combout\,
	datac => \inst4|g1:27:regs|ALT_INV_dataout\(23),
	datad => \inst4|g1:15:regs|ALT_INV_dataout\(23),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[23]~387_combout\,
	combout => \inst4|g2:0:buffersA|F[23]~388_combout\);

\inst4|g2:0:buffersA|F[23]~389\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[23]~389_combout\ = ( \inst4|g2:0:buffersA|F[23]~388_combout\ & ( (!\inst4|dec_rdA|Mux31~1_combout\ & ((!\inst4|dec_rdA|Mux31~2_combout\) # ((\inst4|g1:29:regs|dataout\(23))))) # (\inst4|dec_rdA|Mux31~1_combout\ & 
-- (\inst4|g1:30:regs|dataout\(23) & ((!\inst4|dec_rdA|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(23))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~1_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~2_combout\,
	datac => \inst4|g1:30:regs|ALT_INV_dataout\(23),
	datad => \inst4|g1:29:regs|ALT_INV_dataout\(23),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[23]~388_combout\,
	combout => \inst4|g2:0:buffersA|F[23]~389_combout\);

\inst4|g1:26:regs|dataout[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[23]~41_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:26:regs|dataout\(23));

\inst4|g1:19:regs|dataout[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[23]~41_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:19:regs|dataout\(23));

\inst4|g1:21:regs|dataout[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[23]~41_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:21:regs|dataout\(23));

\inst4|g1:13:regs|dataout[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[23]~41_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:13:regs|dataout\(23));

\inst4|g1:9:regs|dataout[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[23]~41_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux22~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:9:regs|dataout\(23));

\inst4|g1:11:regs|dataout[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[23]~41_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux20~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:11:regs|dataout\(23));

\inst4|g2:0:buffersA|F[23]~390\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[23]~390_combout\ = (!\inst4|dec_rdA|Mux31~11_combout\ & (\inst4|dec_rdA|Mux31~12_combout\ & ((!\inst4|g1:11:regs|dataout\(23))))) # (\inst4|dec_rdA|Mux31~11_combout\ & ((!\inst4|g1:9:regs|dataout\(23)) # 
-- ((\inst4|dec_rdA|Mux31~12_combout\ & !\inst4|g1:11:regs|dataout\(23)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001101010000011100110101000001110011010100000111001101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~11_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~12_combout\,
	datac => \inst4|g1:9:regs|ALT_INV_dataout\(23),
	datad => \inst4|g1:11:regs|ALT_INV_dataout\(23),
	combout => \inst4|g2:0:buffersA|F[23]~390_combout\);

\inst4|g2:0:buffersA|F[23]~391\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[23]~391_combout\ = ( !\inst4|g2:0:buffersA|F[23]~390_combout\ & ( (!\inst4|dec_rdA|Mux31~9_combout\ & ((!\inst4|dec_rdA|Mux31~10_combout\) # ((\inst4|g1:13:regs|dataout\(23))))) # (\inst4|dec_rdA|Mux31~9_combout\ & 
-- (\inst4|g1:21:regs|dataout\(23) & ((!\inst4|dec_rdA|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(23))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010101111000000000000000010001100101011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~9_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~10_combout\,
	datac => \inst4|g1:21:regs|ALT_INV_dataout\(23),
	datad => \inst4|g1:13:regs|ALT_INV_dataout\(23),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[23]~390_combout\,
	combout => \inst4|g2:0:buffersA|F[23]~391_combout\);

\inst4|g2:0:buffersA|F[23]~392\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[23]~392_combout\ = ( \inst4|g2:0:buffersA|F[23]~391_combout\ & ( (!\inst4|dec_rdA|Mux31~7_combout\ & ((!\inst4|dec_rdA|Mux31~8_combout\) # ((\inst4|g1:19:regs|dataout\(23))))) # (\inst4|dec_rdA|Mux31~7_combout\ & 
-- (\inst4|g1:26:regs|dataout\(23) & ((!\inst4|dec_rdA|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(23))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~7_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~8_combout\,
	datac => \inst4|g1:26:regs|ALT_INV_dataout\(23),
	datad => \inst4|g1:19:regs|ALT_INV_dataout\(23),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[23]~391_combout\,
	combout => \inst4|g2:0:buffersA|F[23]~392_combout\);

\inst4|g1:25:regs|dataout[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[23]~41_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:25:regs|dataout\(23));

\inst4|g1:24:regs|dataout[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[23]~41_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:24:regs|dataout\(23));

\inst4|g1:28:regs|dataout[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[23]~41_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:28:regs|dataout\(23));

\inst4|g1:20:regs|dataout[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[23]~41_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:20:regs|dataout\(23));

\inst4|g1:8:regs|dataout[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[23]~41_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:8:regs|dataout\(23));

\inst4|g1:12:regs|dataout[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[23]~41_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:12:regs|dataout\(23));

\inst4|g2:0:buffersA|F[23]~393\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[23]~393_combout\ = (!\inst4|dec_rdA|Mux31~17_combout\ & (\inst4|dec_rdA|Mux31~18_combout\ & ((!\inst4|g1:12:regs|dataout\(23))))) # (\inst4|dec_rdA|Mux31~17_combout\ & ((!\inst4|g1:8:regs|dataout\(23)) # 
-- ((\inst4|dec_rdA|Mux31~18_combout\ & !\inst4|g1:12:regs|dataout\(23)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001101010000011100110101000001110011010100000111001101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~17_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~18_combout\,
	datac => \inst4|g1:8:regs|ALT_INV_dataout\(23),
	datad => \inst4|g1:12:regs|ALT_INV_dataout\(23),
	combout => \inst4|g2:0:buffersA|F[23]~393_combout\);

\inst4|g2:0:buffersA|F[23]~394\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[23]~394_combout\ = ( !\inst4|g2:0:buffersA|F[23]~393_combout\ & ( (!\inst4|dec_rdA|Mux31~15_combout\ & ((!\inst4|dec_rdA|Mux31~16_combout\) # ((\inst4|g1:20:regs|dataout\(23))))) # (\inst4|dec_rdA|Mux31~15_combout\ & 
-- (\inst4|g1:28:regs|dataout\(23) & ((!\inst4|dec_rdA|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(23))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010101111000000000000000010001100101011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~15_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~16_combout\,
	datac => \inst4|g1:28:regs|ALT_INV_dataout\(23),
	datad => \inst4|g1:20:regs|ALT_INV_dataout\(23),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[23]~393_combout\,
	combout => \inst4|g2:0:buffersA|F[23]~394_combout\);

\inst4|g2:0:buffersA|F[23]~395\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[23]~395_combout\ = ( \inst4|g2:0:buffersA|F[23]~394_combout\ & ( (!\inst4|dec_rdA|Mux31~13_combout\ & ((!\inst4|dec_rdA|Mux31~14_combout\) # ((\inst4|g1:24:regs|dataout\(23))))) # (\inst4|dec_rdA|Mux31~13_combout\ & 
-- (\inst4|g1:25:regs|dataout\(23) & ((!\inst4|dec_rdA|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(23))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~13_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~14_combout\,
	datac => \inst4|g1:25:regs|ALT_INV_dataout\(23),
	datad => \inst4|g1:24:regs|ALT_INV_dataout\(23),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[23]~394_combout\,
	combout => \inst4|g2:0:buffersA|F[23]~395_combout\);

\inst4|g1:7:regs|dataout[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[23]~41_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:7:regs|dataout\(23));

\inst4|g1:3:regs|dataout[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[23]~41_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:3:regs|dataout\(23));

\inst4|g1:5:regs|dataout[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[23]~41_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:5:regs|dataout\(23));

\inst4|g1:4:regs|dataout[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[23]~41_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:4:regs|dataout\(23));

\inst4|g1:2:regs|dataout[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[23]~41_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:2:regs|dataout\(23));

\inst4|g1:1:regs|dataout[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[23]~41_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:1:regs|dataout\(23));

\inst4|g2:0:buffersA|F[23]~396\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[23]~396_combout\ = ( \inst4|g1:1:regs|dataout\(23) & ( (!\inst4|dec_rdA|Mux31~24_combout\ & ((!\inst4|dec_rdA|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(23)))) ) ) # ( !\inst4|g1:1:regs|dataout\(23) & ( 
-- (!\inst4|dec_rdA|Mux31~24_combout\ & (!\inst4|dec_rdA|Mux31~25_combout\ & ((!\inst4|dec_rdA|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(23))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000100010001100110010000000110000001000100011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~23_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~24_combout\,
	datac => \inst4|dec_rdA|ALT_INV_Mux31~25_combout\,
	datad => \inst4|g1:2:regs|ALT_INV_dataout\(23),
	datae => \inst4|g1:1:regs|ALT_INV_dataout\(23),
	combout => \inst4|g2:0:buffersA|F[23]~396_combout\);

\inst4|g2:0:buffersA|F[23]~397\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[23]~397_combout\ = ( \inst4|g2:0:buffersA|F[23]~396_combout\ & ( (!\inst4|dec_rdA|Mux31~21_combout\ & ((!\inst4|dec_rdA|Mux31~22_combout\) # ((\inst4|g1:4:regs|dataout\(23))))) # (\inst4|dec_rdA|Mux31~21_combout\ & 
-- (\inst4|g1:5:regs|dataout\(23) & ((!\inst4|dec_rdA|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(23))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~21_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~22_combout\,
	datac => \inst4|g1:5:regs|ALT_INV_dataout\(23),
	datad => \inst4|g1:4:regs|ALT_INV_dataout\(23),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[23]~396_combout\,
	combout => \inst4|g2:0:buffersA|F[23]~397_combout\);

\inst4|g2:0:buffersA|F[23]~398\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[23]~398_combout\ = ( \inst4|g2:0:buffersA|F[23]~397_combout\ & ( (!\inst4|dec_rdA|Mux31~19_combout\ & ((!\inst4|dec_rdA|Mux31~20_combout\) # ((\inst4|g1:3:regs|dataout\(23))))) # (\inst4|dec_rdA|Mux31~19_combout\ & 
-- (\inst4|g1:7:regs|dataout\(23) & ((!\inst4|dec_rdA|Mux31~20_combout\) # (\inst4|g1:3:regs|dataout\(23))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~19_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~20_combout\,
	datac => \inst4|g1:7:regs|ALT_INV_dataout\(23),
	datad => \inst4|g1:3:regs|ALT_INV_dataout\(23),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[23]~397_combout\,
	combout => \inst4|g2:0:buffersA|F[23]~398_combout\);

\inst4|g1:18:regs|dataout[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[23]~41_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:18:regs|dataout\(23));

\inst4|g1:16:regs|dataout[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[23]~41_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:16:regs|dataout\(23));

\inst4|g1:17:regs|dataout[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[23]~41_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:17:regs|dataout\(23));

\inst4|g1:23:regs|dataout[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[23]~41_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:23:regs|dataout\(23));

\inst4|g1:6:regs|dataout[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[23]~41_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:6:regs|dataout\(23));

\inst4|g1:22:regs|dataout[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[23]~41_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:22:regs|dataout\(23));

\inst4|g2:0:buffersA|F[23]~399\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[23]~399_combout\ = (!\inst4|dec_rdA|Mux31~30_combout\ & (\inst4|dec_rdA|Mux31~31_combout\ & ((!\inst4|g1:22:regs|dataout\(23))))) # (\inst4|dec_rdA|Mux31~30_combout\ & ((!\inst4|g1:6:regs|dataout\(23)) # 
-- ((\inst4|dec_rdA|Mux31~31_combout\ & !\inst4|g1:22:regs|dataout\(23)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001101010000011100110101000001110011010100000111001101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~30_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~31_combout\,
	datac => \inst4|g1:6:regs|ALT_INV_dataout\(23),
	datad => \inst4|g1:22:regs|ALT_INV_dataout\(23),
	combout => \inst4|g2:0:buffersA|F[23]~399_combout\);

\inst4|g2:0:buffersA|F[23]~400\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[23]~400_combout\ = ( !\inst4|g2:0:buffersA|F[23]~399_combout\ & ( (!\inst4|dec_rdA|Mux31~28_combout\ & ((!\inst4|dec_rdA|Mux31~29_combout\) # ((\inst4|g1:23:regs|dataout\(23))))) # (\inst4|dec_rdA|Mux31~28_combout\ & 
-- (\inst4|g1:17:regs|dataout\(23) & ((!\inst4|dec_rdA|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(23))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010101111000000000000000010001100101011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~28_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~29_combout\,
	datac => \inst4|g1:17:regs|ALT_INV_dataout\(23),
	datad => \inst4|g1:23:regs|ALT_INV_dataout\(23),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[23]~399_combout\,
	combout => \inst4|g2:0:buffersA|F[23]~400_combout\);

\inst4|g2:0:buffersA|F[23]~401\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[23]~401_combout\ = ( \inst4|g2:0:buffersA|F[23]~400_combout\ & ( (!\inst4|dec_rdA|Mux31~26_combout\ & ((!\inst4|dec_rdA|Mux31~27_combout\) # ((\inst4|g1:16:regs|dataout\(23))))) # (\inst4|dec_rdA|Mux31~26_combout\ & 
-- (\inst4|g1:18:regs|dataout\(23) & ((!\inst4|dec_rdA|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(23))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~26_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~27_combout\,
	datac => \inst4|g1:18:regs|ALT_INV_dataout\(23),
	datad => \inst4|g1:16:regs|ALT_INV_dataout\(23),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[23]~400_combout\,
	combout => \inst4|g2:0:buffersA|F[23]~401_combout\);

\inst4|g2:0:buffersA|F[23]~402\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[23]~402_combout\ = (\inst4|g2:0:buffersA|F[23]~392_combout\ & (\inst4|g2:0:buffersA|F[23]~395_combout\ & (\inst4|g2:0:buffersA|F[23]~398_combout\ & \inst4|g2:0:buffersA|F[23]~401_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersA|ALT_INV_F[23]~392_combout\,
	datab => \inst4|g2:0:buffersA|ALT_INV_F[23]~395_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[23]~398_combout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[23]~401_combout\,
	combout => \inst4|g2:0:buffersA|F[23]~402_combout\);

\inst4|g2:0:buffersA|F[23]~403\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[23]~403_combout\ = (\inst4|g2:0:buffersA|F[23]~389_combout\ & (\inst4|g2:0:buffersA|F[23]~402_combout\ & ((!\inst4|dec_rdA|Mux31~0_combout\) # (\inst4|g1:31:regs|dataout\(23)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001011000000000000101100000000000010110000000000001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~0_combout\,
	datab => \inst4|g1:31:regs|ALT_INV_dataout\(23),
	datac => \inst4|g2:0:buffersA|ALT_INV_F[23]~389_combout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[23]~402_combout\,
	combout => \inst4|g2:0:buffersA|F[23]~403_combout\);

\ALU|Add1~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~85_sumout\ = SUM(( \ALU|Add0~85_sumout\ ) + ( \inst4|g2:0:buffersA|F[23]~403_combout\ ) + ( \ALU|Add1~82\ ))
-- \ALU|Add1~86\ = CARRY(( \ALU|Add0~85_sumout\ ) + ( \inst4|g2:0:buffersA|F[23]~403_combout\ ) + ( \ALU|Add1~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALU|ALT_INV_Add0~85_sumout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[23]~403_combout\,
	cin => \ALU|Add1~82\,
	sumout => \ALU|Add1~85_sumout\,
	cout => \ALU|Add1~86\);

\ALU|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux9~0_combout\ = ( \ALU|Add1~85_sumout\ & ( (!\IR|dataout\(27)) # ((!\IR|dataout\(26) & (\ALU|Add0~85_sumout\ & \inst4|g2:0:buffersA|F[23]~403_combout\)) # (\IR|dataout\(26) & ((\inst4|g2:0:buffersA|F[23]~403_combout\) # (\ALU|Add0~85_sumout\)))) ) 
-- ) # ( !\ALU|Add1~85_sumout\ & ( (\IR|dataout\(27) & ((!\IR|dataout\(26) & (\ALU|Add0~85_sumout\ & \inst4|g2:0:buffersA|F[23]~403_combout\)) # (\IR|dataout\(26) & ((\inst4|g2:0:buffersA|F[23]~403_combout\) # (\ALU|Add0~85_sumout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010011110011011101111100000001000100111100110111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(26),
	datab => \IR|ALT_INV_dataout\(27),
	datac => \ALU|ALT_INV_Add0~85_sumout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[23]~403_combout\,
	datae => \ALU|ALT_INV_Add1~85_sumout\,
	combout => \ALU|Mux9~0_combout\);

\IO_IN[23]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IO_IN(23),
	o => \IO_IN[23]~input_o\);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a23\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "dmemory.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memory:D-Memory|altsyncram:ram_rtl_0|altsyncram_auc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \UC|DM_Wr~q\,
	portare => VCC,
	clk0 => \clock~input_o\,
	portadatain => \D-Memory|ram_rtl_0|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \D-Memory|ram_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \D-Memory|ram_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus\);

\tri1[23]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \tri1[23]~41_combout\ = ( \IO_IN[23]~input_o\ & ( \D-Memory|ram_rtl_0|auto_generated|ram_block1a23~portadataout\ & ( (!\UC|ALU_2_DBus~q\) # (\ALU|Mux9~0_combout\) ) ) ) # ( !\IO_IN[23]~input_o\ & ( 
-- \D-Memory|ram_rtl_0|auto_generated|ram_block1a23~portadataout\ & ( (!\UC|IO_2_Reg~q\ & ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux9~0_combout\))) ) ) ) # ( \IO_IN[23]~input_o\ & ( !\D-Memory|ram_rtl_0|auto_generated|ram_block1a23~portadataout\ & ( (!\UC|DM_Rd~q\ & 
-- ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux9~0_combout\))) ) ) ) # ( !\IO_IN[23]~input_o\ & ( !\D-Memory|ram_rtl_0|auto_generated|ram_block1a23~portadataout\ & ( (!\UC|DM_Rd~q\ & (!\UC|IO_2_Reg~q\ & ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux9~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000100010001100110010100000111100001010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_ALU_2_DBus~q\,
	datab => \UC|ALT_INV_DM_Rd~q\,
	datac => \UC|ALT_INV_IO_2_Reg~q\,
	datad => \ALU|ALT_INV_Mux9~0_combout\,
	datae => \ALT_INV_IO_IN[23]~input_o\,
	dataf => \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a23~portadataout\,
	combout => \tri1[23]~41_combout\);

\inst4|g1:31:regs|dataout[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[23]~41_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:31:regs|dataout\(23));

\inst4|g2:31:buffersB|F[23]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:31:buffersB|F[23]~1_combout\ = (\inst4|dec_rdB|Mux31~0_combout\ & !\inst4|g1:31:regs|dataout\(23))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~0_combout\,
	datab => \inst4|g1:31:regs|ALT_INV_dataout\(23),
	combout => \inst4|g2:31:buffersB|F[23]~1_combout\);

\inst4|g2:0:buffersB|F[23]~135\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[23]~135_combout\ = (!\inst4|dec_rdB|Mux31~5_combout\ & (\inst4|dec_rdB|Mux31~6_combout\ & ((!\inst4|g1:14:regs|dataout\(23))))) # (\inst4|dec_rdB|Mux31~5_combout\ & ((!\inst4|g1:10:regs|dataout\(23)) # 
-- ((\inst4|dec_rdB|Mux31~6_combout\ & !\inst4|g1:14:regs|dataout\(23)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001101010000011100110101000001110011010100000111001101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~5_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~6_combout\,
	datac => \inst4|g1:10:regs|ALT_INV_dataout\(23),
	datad => \inst4|g1:14:regs|ALT_INV_dataout\(23),
	combout => \inst4|g2:0:buffersB|F[23]~135_combout\);

\inst4|g2:0:buffersB|F[23]~136\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[23]~136_combout\ = ( !\inst4|g2:0:buffersB|F[23]~135_combout\ & ( (!\inst4|dec_rdB|Mux31~3_combout\ & ((!\inst4|dec_rdB|Mux31~4_combout\) # ((\inst4|g1:15:regs|dataout\(23))))) # (\inst4|dec_rdB|Mux31~3_combout\ & 
-- (\inst4|g1:27:regs|dataout\(23) & ((!\inst4|dec_rdB|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(23))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010101111000000000000000010001100101011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~3_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~4_combout\,
	datac => \inst4|g1:27:regs|ALT_INV_dataout\(23),
	datad => \inst4|g1:15:regs|ALT_INV_dataout\(23),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[23]~135_combout\,
	combout => \inst4|g2:0:buffersB|F[23]~136_combout\);

\inst4|g2:0:buffersB|F[23]~137\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[23]~137_combout\ = ( \inst4|g2:0:buffersB|F[23]~136_combout\ & ( (!\inst4|dec_rdB|Mux31~1_combout\ & ((!\inst4|dec_rdB|Mux31~2_combout\) # ((\inst4|g1:29:regs|dataout\(23))))) # (\inst4|dec_rdB|Mux31~1_combout\ & 
-- (\inst4|g1:30:regs|dataout\(23) & ((!\inst4|dec_rdB|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(23))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~1_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~2_combout\,
	datac => \inst4|g1:30:regs|ALT_INV_dataout\(23),
	datad => \inst4|g1:29:regs|ALT_INV_dataout\(23),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[23]~136_combout\,
	combout => \inst4|g2:0:buffersB|F[23]~137_combout\);

\inst4|g2:0:buffersB|F[23]~138\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[23]~138_combout\ = (!\inst4|dec_rdB|Mux31~11_combout\ & (\inst4|dec_rdB|Mux31~12_combout\ & ((!\inst4|g1:11:regs|dataout\(23))))) # (\inst4|dec_rdB|Mux31~11_combout\ & ((!\inst4|g1:9:regs|dataout\(23)) # 
-- ((\inst4|dec_rdB|Mux31~12_combout\ & !\inst4|g1:11:regs|dataout\(23)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001101010000011100110101000001110011010100000111001101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~11_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~12_combout\,
	datac => \inst4|g1:9:regs|ALT_INV_dataout\(23),
	datad => \inst4|g1:11:regs|ALT_INV_dataout\(23),
	combout => \inst4|g2:0:buffersB|F[23]~138_combout\);

\inst4|g2:0:buffersB|F[23]~139\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[23]~139_combout\ = ( !\inst4|g2:0:buffersB|F[23]~138_combout\ & ( (!\inst4|dec_rdB|Mux31~9_combout\ & ((!\inst4|dec_rdB|Mux31~10_combout\) # ((\inst4|g1:13:regs|dataout\(23))))) # (\inst4|dec_rdB|Mux31~9_combout\ & 
-- (\inst4|g1:21:regs|dataout\(23) & ((!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(23))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010101111000000000000000010001100101011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~9_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~10_combout\,
	datac => \inst4|g1:21:regs|ALT_INV_dataout\(23),
	datad => \inst4|g1:13:regs|ALT_INV_dataout\(23),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[23]~138_combout\,
	combout => \inst4|g2:0:buffersB|F[23]~139_combout\);

\inst4|g2:0:buffersB|F[23]~140\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[23]~140_combout\ = ( \inst4|g2:0:buffersB|F[23]~139_combout\ & ( (!\inst4|dec_rdB|Mux31~7_combout\ & ((!\inst4|dec_rdB|Mux31~8_combout\) # ((\inst4|g1:19:regs|dataout\(23))))) # (\inst4|dec_rdB|Mux31~7_combout\ & 
-- (\inst4|g1:26:regs|dataout\(23) & ((!\inst4|dec_rdB|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(23))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~7_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~8_combout\,
	datac => \inst4|g1:26:regs|ALT_INV_dataout\(23),
	datad => \inst4|g1:19:regs|ALT_INV_dataout\(23),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[23]~139_combout\,
	combout => \inst4|g2:0:buffersB|F[23]~140_combout\);

\inst4|g2:0:buffersB|F[23]~141\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[23]~141_combout\ = (!\inst4|dec_rdB|Mux31~17_combout\ & (\inst4|dec_rdB|Mux31~18_combout\ & ((!\inst4|g1:12:regs|dataout\(23))))) # (\inst4|dec_rdB|Mux31~17_combout\ & ((!\inst4|g1:8:regs|dataout\(23)) # 
-- ((\inst4|dec_rdB|Mux31~18_combout\ & !\inst4|g1:12:regs|dataout\(23)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001101010000011100110101000001110011010100000111001101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~17_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~18_combout\,
	datac => \inst4|g1:8:regs|ALT_INV_dataout\(23),
	datad => \inst4|g1:12:regs|ALT_INV_dataout\(23),
	combout => \inst4|g2:0:buffersB|F[23]~141_combout\);

\inst4|g2:0:buffersB|F[23]~142\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[23]~142_combout\ = ( !\inst4|g2:0:buffersB|F[23]~141_combout\ & ( (!\inst4|dec_rdB|Mux31~15_combout\ & ((!\inst4|dec_rdB|Mux31~16_combout\) # ((\inst4|g1:20:regs|dataout\(23))))) # (\inst4|dec_rdB|Mux31~15_combout\ & 
-- (\inst4|g1:28:regs|dataout\(23) & ((!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(23))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010101111000000000000000010001100101011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~15_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~16_combout\,
	datac => \inst4|g1:28:regs|ALT_INV_dataout\(23),
	datad => \inst4|g1:20:regs|ALT_INV_dataout\(23),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[23]~141_combout\,
	combout => \inst4|g2:0:buffersB|F[23]~142_combout\);

\inst4|g2:0:buffersB|F[23]~143\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[23]~143_combout\ = ( \inst4|g2:0:buffersB|F[23]~142_combout\ & ( (!\inst4|dec_rdB|Mux31~13_combout\ & ((!\inst4|dec_rdB|Mux31~14_combout\) # ((\inst4|g1:24:regs|dataout\(23))))) # (\inst4|dec_rdB|Mux31~13_combout\ & 
-- (\inst4|g1:25:regs|dataout\(23) & ((!\inst4|dec_rdB|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(23))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~13_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~14_combout\,
	datac => \inst4|g1:25:regs|ALT_INV_dataout\(23),
	datad => \inst4|g1:24:regs|ALT_INV_dataout\(23),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[23]~142_combout\,
	combout => \inst4|g2:0:buffersB|F[23]~143_combout\);

\inst4|g2:0:buffersB|F[23]~144\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[23]~144_combout\ = ( \inst4|g1:1:regs|dataout\(23) & ( (!\inst4|dec_rdB|Mux31~24_combout\ & ((!\inst4|dec_rdB|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(23)))) ) ) # ( !\inst4|g1:1:regs|dataout\(23) & ( 
-- (!\inst4|dec_rdB|Mux31~24_combout\ & (!\inst4|dec_rdB|Mux31~25_combout\ & ((!\inst4|dec_rdB|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(23))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000100010001100110010000000110000001000100011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~23_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~24_combout\,
	datac => \inst4|dec_rdB|ALT_INV_Mux31~25_combout\,
	datad => \inst4|g1:2:regs|ALT_INV_dataout\(23),
	datae => \inst4|g1:1:regs|ALT_INV_dataout\(23),
	combout => \inst4|g2:0:buffersB|F[23]~144_combout\);

\inst4|g2:0:buffersB|F[23]~145\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[23]~145_combout\ = ( \inst4|g2:0:buffersB|F[23]~144_combout\ & ( (!\inst4|dec_rdB|Mux31~21_combout\ & ((!\inst4|dec_rdB|Mux31~22_combout\) # ((\inst4|g1:4:regs|dataout\(23))))) # (\inst4|dec_rdB|Mux31~21_combout\ & 
-- (\inst4|g1:5:regs|dataout\(23) & ((!\inst4|dec_rdB|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(23))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~21_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~22_combout\,
	datac => \inst4|g1:5:regs|ALT_INV_dataout\(23),
	datad => \inst4|g1:4:regs|ALT_INV_dataout\(23),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[23]~144_combout\,
	combout => \inst4|g2:0:buffersB|F[23]~145_combout\);

\inst4|g2:0:buffersB|F[23]~146\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[23]~146_combout\ = ( \inst4|g2:0:buffersB|F[23]~145_combout\ & ( (!\inst4|dec_rdB|Mux31~19_combout\ & ((!\inst4|dec_rdB|Mux31~20_combout\) # ((\inst4|g1:3:regs|dataout\(23))))) # (\inst4|dec_rdB|Mux31~19_combout\ & 
-- (\inst4|g1:7:regs|dataout\(23) & ((!\inst4|dec_rdB|Mux31~20_combout\) # (\inst4|g1:3:regs|dataout\(23))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~19_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~20_combout\,
	datac => \inst4|g1:7:regs|ALT_INV_dataout\(23),
	datad => \inst4|g1:3:regs|ALT_INV_dataout\(23),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[23]~145_combout\,
	combout => \inst4|g2:0:buffersB|F[23]~146_combout\);

\inst4|g2:0:buffersB|F[23]~147\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[23]~147_combout\ = (!\inst4|dec_rdB|Mux31~30_combout\ & (\inst4|dec_rdB|Mux31~31_combout\ & ((!\inst4|g1:22:regs|dataout\(23))))) # (\inst4|dec_rdB|Mux31~30_combout\ & ((!\inst4|g1:6:regs|dataout\(23)) # 
-- ((\inst4|dec_rdB|Mux31~31_combout\ & !\inst4|g1:22:regs|dataout\(23)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001101010000011100110101000001110011010100000111001101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~30_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~31_combout\,
	datac => \inst4|g1:6:regs|ALT_INV_dataout\(23),
	datad => \inst4|g1:22:regs|ALT_INV_dataout\(23),
	combout => \inst4|g2:0:buffersB|F[23]~147_combout\);

\inst4|g2:0:buffersB|F[23]~148\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[23]~148_combout\ = ( !\inst4|g2:0:buffersB|F[23]~147_combout\ & ( (!\inst4|dec_rdB|Mux31~28_combout\ & ((!\inst4|dec_rdB|Mux31~29_combout\) # ((\inst4|g1:23:regs|dataout\(23))))) # (\inst4|dec_rdB|Mux31~28_combout\ & 
-- (\inst4|g1:17:regs|dataout\(23) & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(23))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010101111000000000000000010001100101011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~28_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~29_combout\,
	datac => \inst4|g1:17:regs|ALT_INV_dataout\(23),
	datad => \inst4|g1:23:regs|ALT_INV_dataout\(23),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[23]~147_combout\,
	combout => \inst4|g2:0:buffersB|F[23]~148_combout\);

\inst4|g2:0:buffersB|F[23]~149\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[23]~149_combout\ = ( \inst4|g2:0:buffersB|F[23]~148_combout\ & ( (!\inst4|dec_rdB|Mux31~26_combout\ & ((!\inst4|dec_rdB|Mux31~27_combout\) # ((\inst4|g1:16:regs|dataout\(23))))) # (\inst4|dec_rdB|Mux31~26_combout\ & 
-- (\inst4|g1:18:regs|dataout\(23) & ((!\inst4|dec_rdB|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(23))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~26_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~27_combout\,
	datac => \inst4|g1:18:regs|ALT_INV_dataout\(23),
	datad => \inst4|g1:16:regs|ALT_INV_dataout\(23),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[23]~148_combout\,
	combout => \inst4|g2:0:buffersB|F[23]~149_combout\);

\inst4|g2:0:buffersB|F[23]~150\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[23]~150_combout\ = ( \inst4|g2:0:buffersB|F[23]~146_combout\ & ( \inst4|g2:0:buffersB|F[23]~149_combout\ & ( (!\inst4|g2:31:buffersB|F[23]~1_combout\ & (\inst4|g2:0:buffersB|F[23]~137_combout\ & 
-- (\inst4|g2:0:buffersB|F[23]~140_combout\ & \inst4|g2:0:buffersB|F[23]~143_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:31:buffersB|ALT_INV_F[23]~1_combout\,
	datab => \inst4|g2:0:buffersB|ALT_INV_F[23]~137_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[23]~140_combout\,
	datad => \inst4|g2:0:buffersB|ALT_INV_F[23]~143_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[23]~146_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[23]~149_combout\,
	combout => \inst4|g2:0:buffersB|F[23]~150_combout\);

\selector|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \selector|Mux8~0_combout\ = (!\selector|Mux31~0_combout\ & ((\inst4|g2:0:buffersB|F[23]~150_combout\))) # (\selector|Mux31~0_combout\ & (\IR|dataout\(15)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \selector|ALT_INV_Mux31~0_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[23]~150_combout\,
	combout => \selector|Mux8~0_combout\);

\ALU|Add0~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~89_sumout\ = SUM(( !\selector|Mux7~0_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~86\ ))
-- \ALU|Add0~90\ = CARRY(( !\selector|Mux7~0_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000010001011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(27),
	datab => \IR|ALT_INV_dataout\(26),
	datad => \selector|ALT_INV_Mux7~0_combout\,
	cin => \ALU|Add0~86\,
	sumout => \ALU|Add0~89_sumout\,
	cout => \ALU|Add0~90\);

\inst4|g1:30:regs|dataout[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[24]~40_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:30:regs|dataout\(24));

\inst4|g1:29:regs|dataout[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[24]~40_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:29:regs|dataout\(24));

\inst4|g1:27:regs|dataout[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[24]~40_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:27:regs|dataout\(24));

\inst4|g1:15:regs|dataout[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[24]~40_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:15:regs|dataout\(24));

\inst4|g1:10:regs|dataout[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[24]~40_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:10:regs|dataout\(24));

\inst4|g1:14:regs|dataout[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[24]~40_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux17~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:14:regs|dataout\(24));

\inst4|g2:0:buffersA|F[24]~404\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[24]~404_combout\ = (!\inst4|dec_rdA|Mux31~5_combout\ & (\inst4|dec_rdA|Mux31~6_combout\ & ((!\inst4|g1:14:regs|dataout\(24))))) # (\inst4|dec_rdA|Mux31~5_combout\ & ((!\inst4|g1:10:regs|dataout\(24)) # 
-- ((\inst4|dec_rdA|Mux31~6_combout\ & !\inst4|g1:14:regs|dataout\(24)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001101010000011100110101000001110011010100000111001101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~5_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~6_combout\,
	datac => \inst4|g1:10:regs|ALT_INV_dataout\(24),
	datad => \inst4|g1:14:regs|ALT_INV_dataout\(24),
	combout => \inst4|g2:0:buffersA|F[24]~404_combout\);

\inst4|g2:0:buffersA|F[24]~405\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[24]~405_combout\ = ( !\inst4|g2:0:buffersA|F[24]~404_combout\ & ( (!\inst4|dec_rdA|Mux31~3_combout\ & ((!\inst4|dec_rdA|Mux31~4_combout\) # ((\inst4|g1:15:regs|dataout\(24))))) # (\inst4|dec_rdA|Mux31~3_combout\ & 
-- (\inst4|g1:27:regs|dataout\(24) & ((!\inst4|dec_rdA|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(24))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010101111000000000000000010001100101011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~3_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~4_combout\,
	datac => \inst4|g1:27:regs|ALT_INV_dataout\(24),
	datad => \inst4|g1:15:regs|ALT_INV_dataout\(24),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[24]~404_combout\,
	combout => \inst4|g2:0:buffersA|F[24]~405_combout\);

\inst4|g2:0:buffersA|F[24]~406\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[24]~406_combout\ = ( \inst4|g2:0:buffersA|F[24]~405_combout\ & ( (!\inst4|dec_rdA|Mux31~1_combout\ & ((!\inst4|dec_rdA|Mux31~2_combout\) # ((\inst4|g1:29:regs|dataout\(24))))) # (\inst4|dec_rdA|Mux31~1_combout\ & 
-- (\inst4|g1:30:regs|dataout\(24) & ((!\inst4|dec_rdA|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(24))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~1_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~2_combout\,
	datac => \inst4|g1:30:regs|ALT_INV_dataout\(24),
	datad => \inst4|g1:29:regs|ALT_INV_dataout\(24),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[24]~405_combout\,
	combout => \inst4|g2:0:buffersA|F[24]~406_combout\);

\inst4|g1:26:regs|dataout[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[24]~40_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:26:regs|dataout\(24));

\inst4|g1:19:regs|dataout[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[24]~40_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:19:regs|dataout\(24));

\inst4|g1:21:regs|dataout[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[24]~40_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:21:regs|dataout\(24));

\inst4|g1:13:regs|dataout[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[24]~40_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:13:regs|dataout\(24));

\inst4|g1:9:regs|dataout[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[24]~40_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux22~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:9:regs|dataout\(24));

\inst4|g1:11:regs|dataout[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[24]~40_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux20~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:11:regs|dataout\(24));

\inst4|g2:0:buffersA|F[24]~407\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[24]~407_combout\ = (!\inst4|dec_rdA|Mux31~11_combout\ & (\inst4|dec_rdA|Mux31~12_combout\ & ((!\inst4|g1:11:regs|dataout\(24))))) # (\inst4|dec_rdA|Mux31~11_combout\ & ((!\inst4|g1:9:regs|dataout\(24)) # 
-- ((\inst4|dec_rdA|Mux31~12_combout\ & !\inst4|g1:11:regs|dataout\(24)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001101010000011100110101000001110011010100000111001101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~11_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~12_combout\,
	datac => \inst4|g1:9:regs|ALT_INV_dataout\(24),
	datad => \inst4|g1:11:regs|ALT_INV_dataout\(24),
	combout => \inst4|g2:0:buffersA|F[24]~407_combout\);

\inst4|g2:0:buffersA|F[24]~408\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[24]~408_combout\ = ( !\inst4|g2:0:buffersA|F[24]~407_combout\ & ( (!\inst4|dec_rdA|Mux31~9_combout\ & ((!\inst4|dec_rdA|Mux31~10_combout\) # ((\inst4|g1:13:regs|dataout\(24))))) # (\inst4|dec_rdA|Mux31~9_combout\ & 
-- (\inst4|g1:21:regs|dataout\(24) & ((!\inst4|dec_rdA|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(24))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010101111000000000000000010001100101011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~9_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~10_combout\,
	datac => \inst4|g1:21:regs|ALT_INV_dataout\(24),
	datad => \inst4|g1:13:regs|ALT_INV_dataout\(24),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[24]~407_combout\,
	combout => \inst4|g2:0:buffersA|F[24]~408_combout\);

\inst4|g2:0:buffersA|F[24]~409\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[24]~409_combout\ = ( \inst4|g2:0:buffersA|F[24]~408_combout\ & ( (!\inst4|dec_rdA|Mux31~7_combout\ & ((!\inst4|dec_rdA|Mux31~8_combout\) # ((\inst4|g1:19:regs|dataout\(24))))) # (\inst4|dec_rdA|Mux31~7_combout\ & 
-- (\inst4|g1:26:regs|dataout\(24) & ((!\inst4|dec_rdA|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(24))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~7_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~8_combout\,
	datac => \inst4|g1:26:regs|ALT_INV_dataout\(24),
	datad => \inst4|g1:19:regs|ALT_INV_dataout\(24),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[24]~408_combout\,
	combout => \inst4|g2:0:buffersA|F[24]~409_combout\);

\inst4|g1:25:regs|dataout[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[24]~40_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:25:regs|dataout\(24));

\inst4|g1:24:regs|dataout[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[24]~40_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:24:regs|dataout\(24));

\inst4|g1:28:regs|dataout[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[24]~40_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:28:regs|dataout\(24));

\inst4|g1:20:regs|dataout[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[24]~40_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:20:regs|dataout\(24));

\inst4|g1:8:regs|dataout[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[24]~40_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:8:regs|dataout\(24));

\inst4|g1:12:regs|dataout[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[24]~40_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:12:regs|dataout\(24));

\inst4|g2:0:buffersA|F[24]~410\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[24]~410_combout\ = (!\inst4|dec_rdA|Mux31~17_combout\ & (\inst4|dec_rdA|Mux31~18_combout\ & ((!\inst4|g1:12:regs|dataout\(24))))) # (\inst4|dec_rdA|Mux31~17_combout\ & ((!\inst4|g1:8:regs|dataout\(24)) # 
-- ((\inst4|dec_rdA|Mux31~18_combout\ & !\inst4|g1:12:regs|dataout\(24)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001101010000011100110101000001110011010100000111001101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~17_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~18_combout\,
	datac => \inst4|g1:8:regs|ALT_INV_dataout\(24),
	datad => \inst4|g1:12:regs|ALT_INV_dataout\(24),
	combout => \inst4|g2:0:buffersA|F[24]~410_combout\);

\inst4|g2:0:buffersA|F[24]~411\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[24]~411_combout\ = ( !\inst4|g2:0:buffersA|F[24]~410_combout\ & ( (!\inst4|dec_rdA|Mux31~15_combout\ & ((!\inst4|dec_rdA|Mux31~16_combout\) # ((\inst4|g1:20:regs|dataout\(24))))) # (\inst4|dec_rdA|Mux31~15_combout\ & 
-- (\inst4|g1:28:regs|dataout\(24) & ((!\inst4|dec_rdA|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(24))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010101111000000000000000010001100101011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~15_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~16_combout\,
	datac => \inst4|g1:28:regs|ALT_INV_dataout\(24),
	datad => \inst4|g1:20:regs|ALT_INV_dataout\(24),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[24]~410_combout\,
	combout => \inst4|g2:0:buffersA|F[24]~411_combout\);

\inst4|g2:0:buffersA|F[24]~412\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[24]~412_combout\ = ( \inst4|g2:0:buffersA|F[24]~411_combout\ & ( (!\inst4|dec_rdA|Mux31~13_combout\ & ((!\inst4|dec_rdA|Mux31~14_combout\) # ((\inst4|g1:24:regs|dataout\(24))))) # (\inst4|dec_rdA|Mux31~13_combout\ & 
-- (\inst4|g1:25:regs|dataout\(24) & ((!\inst4|dec_rdA|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(24))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~13_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~14_combout\,
	datac => \inst4|g1:25:regs|ALT_INV_dataout\(24),
	datad => \inst4|g1:24:regs|ALT_INV_dataout\(24),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[24]~411_combout\,
	combout => \inst4|g2:0:buffersA|F[24]~412_combout\);

\inst4|g1:7:regs|dataout[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[24]~40_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:7:regs|dataout\(24));

\inst4|g1:3:regs|dataout[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[24]~40_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:3:regs|dataout\(24));

\inst4|g1:5:regs|dataout[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[24]~40_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:5:regs|dataout\(24));

\inst4|g1:4:regs|dataout[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[24]~40_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:4:regs|dataout\(24));

\inst4|g1:2:regs|dataout[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[24]~40_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:2:regs|dataout\(24));

\inst4|g1:1:regs|dataout[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[24]~40_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:1:regs|dataout\(24));

\inst4|g2:0:buffersA|F[24]~413\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[24]~413_combout\ = ( \inst4|g1:1:regs|dataout\(24) & ( (!\inst4|dec_rdA|Mux31~24_combout\ & ((!\inst4|dec_rdA|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(24)))) ) ) # ( !\inst4|g1:1:regs|dataout\(24) & ( 
-- (!\inst4|dec_rdA|Mux31~24_combout\ & (!\inst4|dec_rdA|Mux31~25_combout\ & ((!\inst4|dec_rdA|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(24))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000100010001100110010000000110000001000100011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~23_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~24_combout\,
	datac => \inst4|dec_rdA|ALT_INV_Mux31~25_combout\,
	datad => \inst4|g1:2:regs|ALT_INV_dataout\(24),
	datae => \inst4|g1:1:regs|ALT_INV_dataout\(24),
	combout => \inst4|g2:0:buffersA|F[24]~413_combout\);

\inst4|g2:0:buffersA|F[24]~414\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[24]~414_combout\ = ( \inst4|g2:0:buffersA|F[24]~413_combout\ & ( (!\inst4|dec_rdA|Mux31~21_combout\ & ((!\inst4|dec_rdA|Mux31~22_combout\) # ((\inst4|g1:4:regs|dataout\(24))))) # (\inst4|dec_rdA|Mux31~21_combout\ & 
-- (\inst4|g1:5:regs|dataout\(24) & ((!\inst4|dec_rdA|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(24))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~21_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~22_combout\,
	datac => \inst4|g1:5:regs|ALT_INV_dataout\(24),
	datad => \inst4|g1:4:regs|ALT_INV_dataout\(24),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[24]~413_combout\,
	combout => \inst4|g2:0:buffersA|F[24]~414_combout\);

\inst4|g2:0:buffersA|F[24]~415\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[24]~415_combout\ = ( \inst4|g2:0:buffersA|F[24]~414_combout\ & ( (!\inst4|dec_rdA|Mux31~19_combout\ & ((!\inst4|dec_rdA|Mux31~20_combout\) # ((\inst4|g1:3:regs|dataout\(24))))) # (\inst4|dec_rdA|Mux31~19_combout\ & 
-- (\inst4|g1:7:regs|dataout\(24) & ((!\inst4|dec_rdA|Mux31~20_combout\) # (\inst4|g1:3:regs|dataout\(24))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~19_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~20_combout\,
	datac => \inst4|g1:7:regs|ALT_INV_dataout\(24),
	datad => \inst4|g1:3:regs|ALT_INV_dataout\(24),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[24]~414_combout\,
	combout => \inst4|g2:0:buffersA|F[24]~415_combout\);

\inst4|g1:18:regs|dataout[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[24]~40_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:18:regs|dataout\(24));

\inst4|g1:16:regs|dataout[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[24]~40_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:16:regs|dataout\(24));

\inst4|g1:17:regs|dataout[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[24]~40_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:17:regs|dataout\(24));

\inst4|g1:23:regs|dataout[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[24]~40_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:23:regs|dataout\(24));

\inst4|g1:6:regs|dataout[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[24]~40_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:6:regs|dataout\(24));

\inst4|g1:22:regs|dataout[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[24]~40_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:22:regs|dataout\(24));

\inst4|g2:0:buffersA|F[24]~416\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[24]~416_combout\ = (!\inst4|dec_rdA|Mux31~30_combout\ & (\inst4|dec_rdA|Mux31~31_combout\ & ((!\inst4|g1:22:regs|dataout\(24))))) # (\inst4|dec_rdA|Mux31~30_combout\ & ((!\inst4|g1:6:regs|dataout\(24)) # 
-- ((\inst4|dec_rdA|Mux31~31_combout\ & !\inst4|g1:22:regs|dataout\(24)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001101010000011100110101000001110011010100000111001101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~30_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~31_combout\,
	datac => \inst4|g1:6:regs|ALT_INV_dataout\(24),
	datad => \inst4|g1:22:regs|ALT_INV_dataout\(24),
	combout => \inst4|g2:0:buffersA|F[24]~416_combout\);

\inst4|g2:0:buffersA|F[24]~417\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[24]~417_combout\ = ( !\inst4|g2:0:buffersA|F[24]~416_combout\ & ( (!\inst4|dec_rdA|Mux31~28_combout\ & ((!\inst4|dec_rdA|Mux31~29_combout\) # ((\inst4|g1:23:regs|dataout\(24))))) # (\inst4|dec_rdA|Mux31~28_combout\ & 
-- (\inst4|g1:17:regs|dataout\(24) & ((!\inst4|dec_rdA|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(24))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010101111000000000000000010001100101011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~28_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~29_combout\,
	datac => \inst4|g1:17:regs|ALT_INV_dataout\(24),
	datad => \inst4|g1:23:regs|ALT_INV_dataout\(24),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[24]~416_combout\,
	combout => \inst4|g2:0:buffersA|F[24]~417_combout\);

\inst4|g2:0:buffersA|F[24]~418\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[24]~418_combout\ = ( \inst4|g2:0:buffersA|F[24]~417_combout\ & ( (!\inst4|dec_rdA|Mux31~26_combout\ & ((!\inst4|dec_rdA|Mux31~27_combout\) # ((\inst4|g1:16:regs|dataout\(24))))) # (\inst4|dec_rdA|Mux31~26_combout\ & 
-- (\inst4|g1:18:regs|dataout\(24) & ((!\inst4|dec_rdA|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(24))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~26_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~27_combout\,
	datac => \inst4|g1:18:regs|ALT_INV_dataout\(24),
	datad => \inst4|g1:16:regs|ALT_INV_dataout\(24),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[24]~417_combout\,
	combout => \inst4|g2:0:buffersA|F[24]~418_combout\);

\inst4|g2:0:buffersA|F[24]~419\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[24]~419_combout\ = (\inst4|g2:0:buffersA|F[24]~409_combout\ & (\inst4|g2:0:buffersA|F[24]~412_combout\ & (\inst4|g2:0:buffersA|F[24]~415_combout\ & \inst4|g2:0:buffersA|F[24]~418_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersA|ALT_INV_F[24]~409_combout\,
	datab => \inst4|g2:0:buffersA|ALT_INV_F[24]~412_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[24]~415_combout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[24]~418_combout\,
	combout => \inst4|g2:0:buffersA|F[24]~419_combout\);

\inst4|g2:0:buffersA|F[24]~420\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[24]~420_combout\ = (\inst4|g2:0:buffersA|F[24]~406_combout\ & (\inst4|g2:0:buffersA|F[24]~419_combout\ & ((!\inst4|dec_rdA|Mux31~0_combout\) # (\inst4|g1:31:regs|dataout\(24)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001011000000000000101100000000000010110000000000001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~0_combout\,
	datab => \inst4|g1:31:regs|ALT_INV_dataout\(24),
	datac => \inst4|g2:0:buffersA|ALT_INV_F[24]~406_combout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[24]~419_combout\,
	combout => \inst4|g2:0:buffersA|F[24]~420_combout\);

\ALU|Add1~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~89_sumout\ = SUM(( \ALU|Add0~89_sumout\ ) + ( \inst4|g2:0:buffersA|F[24]~420_combout\ ) + ( \ALU|Add1~86\ ))
-- \ALU|Add1~90\ = CARRY(( \ALU|Add0~89_sumout\ ) + ( \inst4|g2:0:buffersA|F[24]~420_combout\ ) + ( \ALU|Add1~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALU|ALT_INV_Add0~89_sumout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[24]~420_combout\,
	cin => \ALU|Add1~86\,
	sumout => \ALU|Add1~89_sumout\,
	cout => \ALU|Add1~90\);

\ALU|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux8~0_combout\ = ( \ALU|Add1~89_sumout\ & ( (!\IR|dataout\(27)) # ((!\IR|dataout\(26) & (\ALU|Add0~89_sumout\ & \inst4|g2:0:buffersA|F[24]~420_combout\)) # (\IR|dataout\(26) & ((\inst4|g2:0:buffersA|F[24]~420_combout\) # (\ALU|Add0~89_sumout\)))) ) 
-- ) # ( !\ALU|Add1~89_sumout\ & ( (\IR|dataout\(27) & ((!\IR|dataout\(26) & (\ALU|Add0~89_sumout\ & \inst4|g2:0:buffersA|F[24]~420_combout\)) # (\IR|dataout\(26) & ((\inst4|g2:0:buffersA|F[24]~420_combout\) # (\ALU|Add0~89_sumout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010011110011011101111100000001000100111100110111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(26),
	datab => \IR|ALT_INV_dataout\(27),
	datac => \ALU|ALT_INV_Add0~89_sumout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[24]~420_combout\,
	datae => \ALU|ALT_INV_Add1~89_sumout\,
	combout => \ALU|Mux8~0_combout\);

\IO_IN[24]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IO_IN(24),
	o => \IO_IN[24]~input_o\);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a24\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "dmemory.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memory:D-Memory|altsyncram:ram_rtl_0|altsyncram_auc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \UC|DM_Wr~q\,
	portare => VCC,
	clk0 => \clock~input_o\,
	portadatain => \D-Memory|ram_rtl_0|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \D-Memory|ram_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \D-Memory|ram_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

\tri1[24]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \tri1[24]~40_combout\ = ( \IO_IN[24]~input_o\ & ( \D-Memory|ram_rtl_0|auto_generated|ram_block1a24~portadataout\ & ( (!\UC|ALU_2_DBus~q\) # (\ALU|Mux8~0_combout\) ) ) ) # ( !\IO_IN[24]~input_o\ & ( 
-- \D-Memory|ram_rtl_0|auto_generated|ram_block1a24~portadataout\ & ( (!\UC|IO_2_Reg~q\ & ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux8~0_combout\))) ) ) ) # ( \IO_IN[24]~input_o\ & ( !\D-Memory|ram_rtl_0|auto_generated|ram_block1a24~portadataout\ & ( (!\UC|DM_Rd~q\ & 
-- ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux8~0_combout\))) ) ) ) # ( !\IO_IN[24]~input_o\ & ( !\D-Memory|ram_rtl_0|auto_generated|ram_block1a24~portadataout\ & ( (!\UC|DM_Rd~q\ & (!\UC|IO_2_Reg~q\ & ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux8~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000100010001100110010100000111100001010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_ALU_2_DBus~q\,
	datab => \UC|ALT_INV_DM_Rd~q\,
	datac => \UC|ALT_INV_IO_2_Reg~q\,
	datad => \ALU|ALT_INV_Mux8~0_combout\,
	datae => \ALT_INV_IO_IN[24]~input_o\,
	dataf => \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a24~portadataout\,
	combout => \tri1[24]~40_combout\);

\inst4|g1:31:regs|dataout[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[24]~40_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:31:regs|dataout\(24));

\inst4|g2:31:buffersB|F[24]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:31:buffersB|F[24]~0_combout\ = (\inst4|dec_rdB|Mux31~0_combout\ & !\inst4|g1:31:regs|dataout\(24))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~0_combout\,
	datab => \inst4|g1:31:regs|ALT_INV_dataout\(24),
	combout => \inst4|g2:31:buffersB|F[24]~0_combout\);

\inst4|g2:0:buffersB|F[24]~119\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[24]~119_combout\ = (!\inst4|dec_rdB|Mux31~5_combout\ & (\inst4|dec_rdB|Mux31~6_combout\ & ((!\inst4|g1:14:regs|dataout\(24))))) # (\inst4|dec_rdB|Mux31~5_combout\ & ((!\inst4|g1:10:regs|dataout\(24)) # 
-- ((\inst4|dec_rdB|Mux31~6_combout\ & !\inst4|g1:14:regs|dataout\(24)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001101010000011100110101000001110011010100000111001101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~5_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~6_combout\,
	datac => \inst4|g1:10:regs|ALT_INV_dataout\(24),
	datad => \inst4|g1:14:regs|ALT_INV_dataout\(24),
	combout => \inst4|g2:0:buffersB|F[24]~119_combout\);

\inst4|g2:0:buffersB|F[24]~120\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[24]~120_combout\ = ( !\inst4|g2:0:buffersB|F[24]~119_combout\ & ( (!\inst4|dec_rdB|Mux31~3_combout\ & ((!\inst4|dec_rdB|Mux31~4_combout\) # ((\inst4|g1:15:regs|dataout\(24))))) # (\inst4|dec_rdB|Mux31~3_combout\ & 
-- (\inst4|g1:27:regs|dataout\(24) & ((!\inst4|dec_rdB|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(24))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010101111000000000000000010001100101011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~3_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~4_combout\,
	datac => \inst4|g1:27:regs|ALT_INV_dataout\(24),
	datad => \inst4|g1:15:regs|ALT_INV_dataout\(24),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[24]~119_combout\,
	combout => \inst4|g2:0:buffersB|F[24]~120_combout\);

\inst4|g2:0:buffersB|F[24]~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[24]~121_combout\ = ( \inst4|g2:0:buffersB|F[24]~120_combout\ & ( (!\inst4|dec_rdB|Mux31~1_combout\ & ((!\inst4|dec_rdB|Mux31~2_combout\) # ((\inst4|g1:29:regs|dataout\(24))))) # (\inst4|dec_rdB|Mux31~1_combout\ & 
-- (\inst4|g1:30:regs|dataout\(24) & ((!\inst4|dec_rdB|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(24))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~1_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~2_combout\,
	datac => \inst4|g1:30:regs|ALT_INV_dataout\(24),
	datad => \inst4|g1:29:regs|ALT_INV_dataout\(24),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[24]~120_combout\,
	combout => \inst4|g2:0:buffersB|F[24]~121_combout\);

\inst4|g2:0:buffersB|F[24]~122\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[24]~122_combout\ = (!\inst4|dec_rdB|Mux31~11_combout\ & (\inst4|dec_rdB|Mux31~12_combout\ & ((!\inst4|g1:11:regs|dataout\(24))))) # (\inst4|dec_rdB|Mux31~11_combout\ & ((!\inst4|g1:9:regs|dataout\(24)) # 
-- ((\inst4|dec_rdB|Mux31~12_combout\ & !\inst4|g1:11:regs|dataout\(24)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001101010000011100110101000001110011010100000111001101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~11_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~12_combout\,
	datac => \inst4|g1:9:regs|ALT_INV_dataout\(24),
	datad => \inst4|g1:11:regs|ALT_INV_dataout\(24),
	combout => \inst4|g2:0:buffersB|F[24]~122_combout\);

\inst4|g2:0:buffersB|F[24]~123\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[24]~123_combout\ = ( !\inst4|g2:0:buffersB|F[24]~122_combout\ & ( (!\inst4|dec_rdB|Mux31~9_combout\ & ((!\inst4|dec_rdB|Mux31~10_combout\) # ((\inst4|g1:13:regs|dataout\(24))))) # (\inst4|dec_rdB|Mux31~9_combout\ & 
-- (\inst4|g1:21:regs|dataout\(24) & ((!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(24))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010101111000000000000000010001100101011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~9_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~10_combout\,
	datac => \inst4|g1:21:regs|ALT_INV_dataout\(24),
	datad => \inst4|g1:13:regs|ALT_INV_dataout\(24),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[24]~122_combout\,
	combout => \inst4|g2:0:buffersB|F[24]~123_combout\);

\inst4|g2:0:buffersB|F[24]~124\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[24]~124_combout\ = ( \inst4|g2:0:buffersB|F[24]~123_combout\ & ( (!\inst4|dec_rdB|Mux31~7_combout\ & ((!\inst4|dec_rdB|Mux31~8_combout\) # ((\inst4|g1:19:regs|dataout\(24))))) # (\inst4|dec_rdB|Mux31~7_combout\ & 
-- (\inst4|g1:26:regs|dataout\(24) & ((!\inst4|dec_rdB|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(24))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~7_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~8_combout\,
	datac => \inst4|g1:26:regs|ALT_INV_dataout\(24),
	datad => \inst4|g1:19:regs|ALT_INV_dataout\(24),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[24]~123_combout\,
	combout => \inst4|g2:0:buffersB|F[24]~124_combout\);

\inst4|g2:0:buffersB|F[24]~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[24]~125_combout\ = (!\inst4|dec_rdB|Mux31~17_combout\ & (\inst4|dec_rdB|Mux31~18_combout\ & ((!\inst4|g1:12:regs|dataout\(24))))) # (\inst4|dec_rdB|Mux31~17_combout\ & ((!\inst4|g1:8:regs|dataout\(24)) # 
-- ((\inst4|dec_rdB|Mux31~18_combout\ & !\inst4|g1:12:regs|dataout\(24)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001101010000011100110101000001110011010100000111001101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~17_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~18_combout\,
	datac => \inst4|g1:8:regs|ALT_INV_dataout\(24),
	datad => \inst4|g1:12:regs|ALT_INV_dataout\(24),
	combout => \inst4|g2:0:buffersB|F[24]~125_combout\);

\inst4|g2:0:buffersB|F[24]~126\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[24]~126_combout\ = ( !\inst4|g2:0:buffersB|F[24]~125_combout\ & ( (!\inst4|dec_rdB|Mux31~15_combout\ & ((!\inst4|dec_rdB|Mux31~16_combout\) # ((\inst4|g1:20:regs|dataout\(24))))) # (\inst4|dec_rdB|Mux31~15_combout\ & 
-- (\inst4|g1:28:regs|dataout\(24) & ((!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(24))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010101111000000000000000010001100101011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~15_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~16_combout\,
	datac => \inst4|g1:28:regs|ALT_INV_dataout\(24),
	datad => \inst4|g1:20:regs|ALT_INV_dataout\(24),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[24]~125_combout\,
	combout => \inst4|g2:0:buffersB|F[24]~126_combout\);

\inst4|g2:0:buffersB|F[24]~127\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[24]~127_combout\ = ( \inst4|g2:0:buffersB|F[24]~126_combout\ & ( (!\inst4|dec_rdB|Mux31~13_combout\ & ((!\inst4|dec_rdB|Mux31~14_combout\) # ((\inst4|g1:24:regs|dataout\(24))))) # (\inst4|dec_rdB|Mux31~13_combout\ & 
-- (\inst4|g1:25:regs|dataout\(24) & ((!\inst4|dec_rdB|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(24))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~13_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~14_combout\,
	datac => \inst4|g1:25:regs|ALT_INV_dataout\(24),
	datad => \inst4|g1:24:regs|ALT_INV_dataout\(24),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[24]~126_combout\,
	combout => \inst4|g2:0:buffersB|F[24]~127_combout\);

\inst4|g2:0:buffersB|F[24]~128\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[24]~128_combout\ = ( \inst4|g1:1:regs|dataout\(24) & ( (!\inst4|dec_rdB|Mux31~24_combout\ & ((!\inst4|dec_rdB|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(24)))) ) ) # ( !\inst4|g1:1:regs|dataout\(24) & ( 
-- (!\inst4|dec_rdB|Mux31~24_combout\ & (!\inst4|dec_rdB|Mux31~25_combout\ & ((!\inst4|dec_rdB|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(24))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000100010001100110010000000110000001000100011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~23_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~24_combout\,
	datac => \inst4|dec_rdB|ALT_INV_Mux31~25_combout\,
	datad => \inst4|g1:2:regs|ALT_INV_dataout\(24),
	datae => \inst4|g1:1:regs|ALT_INV_dataout\(24),
	combout => \inst4|g2:0:buffersB|F[24]~128_combout\);

\inst4|g2:0:buffersB|F[24]~129\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[24]~129_combout\ = ( \inst4|g2:0:buffersB|F[24]~128_combout\ & ( (!\inst4|dec_rdB|Mux31~21_combout\ & ((!\inst4|dec_rdB|Mux31~22_combout\) # ((\inst4|g1:4:regs|dataout\(24))))) # (\inst4|dec_rdB|Mux31~21_combout\ & 
-- (\inst4|g1:5:regs|dataout\(24) & ((!\inst4|dec_rdB|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(24))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~21_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~22_combout\,
	datac => \inst4|g1:5:regs|ALT_INV_dataout\(24),
	datad => \inst4|g1:4:regs|ALT_INV_dataout\(24),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[24]~128_combout\,
	combout => \inst4|g2:0:buffersB|F[24]~129_combout\);

\inst4|g2:0:buffersB|F[24]~130\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[24]~130_combout\ = ( \inst4|g2:0:buffersB|F[24]~129_combout\ & ( (!\inst4|dec_rdB|Mux31~19_combout\ & ((!\inst4|dec_rdB|Mux31~20_combout\) # ((\inst4|g1:3:regs|dataout\(24))))) # (\inst4|dec_rdB|Mux31~19_combout\ & 
-- (\inst4|g1:7:regs|dataout\(24) & ((!\inst4|dec_rdB|Mux31~20_combout\) # (\inst4|g1:3:regs|dataout\(24))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~19_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~20_combout\,
	datac => \inst4|g1:7:regs|ALT_INV_dataout\(24),
	datad => \inst4|g1:3:regs|ALT_INV_dataout\(24),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[24]~129_combout\,
	combout => \inst4|g2:0:buffersB|F[24]~130_combout\);

\inst4|g2:0:buffersB|F[24]~131\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[24]~131_combout\ = (!\inst4|dec_rdB|Mux31~30_combout\ & (\inst4|dec_rdB|Mux31~31_combout\ & ((!\inst4|g1:22:regs|dataout\(24))))) # (\inst4|dec_rdB|Mux31~30_combout\ & ((!\inst4|g1:6:regs|dataout\(24)) # 
-- ((\inst4|dec_rdB|Mux31~31_combout\ & !\inst4|g1:22:regs|dataout\(24)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001101010000011100110101000001110011010100000111001101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~30_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~31_combout\,
	datac => \inst4|g1:6:regs|ALT_INV_dataout\(24),
	datad => \inst4|g1:22:regs|ALT_INV_dataout\(24),
	combout => \inst4|g2:0:buffersB|F[24]~131_combout\);

\inst4|g2:0:buffersB|F[24]~132\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[24]~132_combout\ = ( !\inst4|g2:0:buffersB|F[24]~131_combout\ & ( (!\inst4|dec_rdB|Mux31~28_combout\ & ((!\inst4|dec_rdB|Mux31~29_combout\) # ((\inst4|g1:23:regs|dataout\(24))))) # (\inst4|dec_rdB|Mux31~28_combout\ & 
-- (\inst4|g1:17:regs|dataout\(24) & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(24))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010101111000000000000000010001100101011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~28_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~29_combout\,
	datac => \inst4|g1:17:regs|ALT_INV_dataout\(24),
	datad => \inst4|g1:23:regs|ALT_INV_dataout\(24),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[24]~131_combout\,
	combout => \inst4|g2:0:buffersB|F[24]~132_combout\);

\inst4|g2:0:buffersB|F[24]~133\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[24]~133_combout\ = ( \inst4|g2:0:buffersB|F[24]~132_combout\ & ( (!\inst4|dec_rdB|Mux31~26_combout\ & ((!\inst4|dec_rdB|Mux31~27_combout\) # ((\inst4|g1:16:regs|dataout\(24))))) # (\inst4|dec_rdB|Mux31~26_combout\ & 
-- (\inst4|g1:18:regs|dataout\(24) & ((!\inst4|dec_rdB|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(24))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~26_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~27_combout\,
	datac => \inst4|g1:18:regs|ALT_INV_dataout\(24),
	datad => \inst4|g1:16:regs|ALT_INV_dataout\(24),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[24]~132_combout\,
	combout => \inst4|g2:0:buffersB|F[24]~133_combout\);

\inst4|g2:0:buffersB|F[24]~134\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[24]~134_combout\ = ( \inst4|g2:0:buffersB|F[24]~130_combout\ & ( \inst4|g2:0:buffersB|F[24]~133_combout\ & ( (!\inst4|g2:31:buffersB|F[24]~0_combout\ & (\inst4|g2:0:buffersB|F[24]~121_combout\ & 
-- (\inst4|g2:0:buffersB|F[24]~124_combout\ & \inst4|g2:0:buffersB|F[24]~127_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:31:buffersB|ALT_INV_F[24]~0_combout\,
	datab => \inst4|g2:0:buffersB|ALT_INV_F[24]~121_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[24]~124_combout\,
	datad => \inst4|g2:0:buffersB|ALT_INV_F[24]~127_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[24]~130_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[24]~133_combout\,
	combout => \inst4|g2:0:buffersB|F[24]~134_combout\);

\selector|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \selector|Mux7~0_combout\ = (!\selector|Mux31~0_combout\ & ((\inst4|g2:0:buffersB|F[24]~134_combout\))) # (\selector|Mux31~0_combout\ & (\IR|dataout\(15)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \selector|ALT_INV_Mux31~0_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[24]~134_combout\,
	combout => \selector|Mux7~0_combout\);

\ALU|Add0~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~93_sumout\ = SUM(( !\selector|Mux6~0_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~90\ ))
-- \ALU|Add0~94\ = CARRY(( !\selector|Mux6~0_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000010001011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(27),
	datab => \IR|ALT_INV_dataout\(26),
	datad => \selector|ALT_INV_Mux6~0_combout\,
	cin => \ALU|Add0~90\,
	sumout => \ALU|Add0~93_sumout\,
	cout => \ALU|Add0~94\);

\inst4|g1:30:regs|dataout[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[25]~39_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:30:regs|dataout\(25));

\inst4|g1:29:regs|dataout[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[25]~39_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:29:regs|dataout\(25));

\inst4|g1:27:regs|dataout[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[25]~39_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:27:regs|dataout\(25));

\inst4|g1:15:regs|dataout[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[25]~39_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:15:regs|dataout\(25));

\inst4|g1:10:regs|dataout[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[25]~39_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:10:regs|dataout\(25));

\inst4|g1:14:regs|dataout[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[25]~39_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux17~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:14:regs|dataout\(25));

\inst4|g2:0:buffersA|F[25]~421\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[25]~421_combout\ = (!\inst4|dec_rdA|Mux31~5_combout\ & (\inst4|dec_rdA|Mux31~6_combout\ & ((!\inst4|g1:14:regs|dataout\(25))))) # (\inst4|dec_rdA|Mux31~5_combout\ & ((!\inst4|g1:10:regs|dataout\(25)) # 
-- ((\inst4|dec_rdA|Mux31~6_combout\ & !\inst4|g1:14:regs|dataout\(25)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001101010000011100110101000001110011010100000111001101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~5_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~6_combout\,
	datac => \inst4|g1:10:regs|ALT_INV_dataout\(25),
	datad => \inst4|g1:14:regs|ALT_INV_dataout\(25),
	combout => \inst4|g2:0:buffersA|F[25]~421_combout\);

\inst4|g2:0:buffersA|F[25]~422\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[25]~422_combout\ = ( !\inst4|g2:0:buffersA|F[25]~421_combout\ & ( (!\inst4|dec_rdA|Mux31~3_combout\ & ((!\inst4|dec_rdA|Mux31~4_combout\) # ((\inst4|g1:15:regs|dataout\(25))))) # (\inst4|dec_rdA|Mux31~3_combout\ & 
-- (\inst4|g1:27:regs|dataout\(25) & ((!\inst4|dec_rdA|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(25))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010101111000000000000000010001100101011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~3_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~4_combout\,
	datac => \inst4|g1:27:regs|ALT_INV_dataout\(25),
	datad => \inst4|g1:15:regs|ALT_INV_dataout\(25),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[25]~421_combout\,
	combout => \inst4|g2:0:buffersA|F[25]~422_combout\);

\inst4|g2:0:buffersA|F[25]~423\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[25]~423_combout\ = ( \inst4|g2:0:buffersA|F[25]~422_combout\ & ( (!\inst4|dec_rdA|Mux31~1_combout\ & ((!\inst4|dec_rdA|Mux31~2_combout\) # ((\inst4|g1:29:regs|dataout\(25))))) # (\inst4|dec_rdA|Mux31~1_combout\ & 
-- (\inst4|g1:30:regs|dataout\(25) & ((!\inst4|dec_rdA|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(25))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~1_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~2_combout\,
	datac => \inst4|g1:30:regs|ALT_INV_dataout\(25),
	datad => \inst4|g1:29:regs|ALT_INV_dataout\(25),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[25]~422_combout\,
	combout => \inst4|g2:0:buffersA|F[25]~423_combout\);

\inst4|g1:26:regs|dataout[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[25]~39_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:26:regs|dataout\(25));

\inst4|g1:19:regs|dataout[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[25]~39_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:19:regs|dataout\(25));

\inst4|g1:21:regs|dataout[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[25]~39_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:21:regs|dataout\(25));

\inst4|g1:13:regs|dataout[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[25]~39_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:13:regs|dataout\(25));

\inst4|g1:9:regs|dataout[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[25]~39_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux22~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:9:regs|dataout\(25));

\inst4|g1:11:regs|dataout[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[25]~39_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux20~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:11:regs|dataout\(25));

\inst4|g2:0:buffersA|F[25]~424\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[25]~424_combout\ = (!\inst4|dec_rdA|Mux31~11_combout\ & (\inst4|dec_rdA|Mux31~12_combout\ & ((!\inst4|g1:11:regs|dataout\(25))))) # (\inst4|dec_rdA|Mux31~11_combout\ & ((!\inst4|g1:9:regs|dataout\(25)) # 
-- ((\inst4|dec_rdA|Mux31~12_combout\ & !\inst4|g1:11:regs|dataout\(25)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001101010000011100110101000001110011010100000111001101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~11_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~12_combout\,
	datac => \inst4|g1:9:regs|ALT_INV_dataout\(25),
	datad => \inst4|g1:11:regs|ALT_INV_dataout\(25),
	combout => \inst4|g2:0:buffersA|F[25]~424_combout\);

\inst4|g2:0:buffersA|F[25]~425\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[25]~425_combout\ = ( !\inst4|g2:0:buffersA|F[25]~424_combout\ & ( (!\inst4|dec_rdA|Mux31~9_combout\ & ((!\inst4|dec_rdA|Mux31~10_combout\) # ((\inst4|g1:13:regs|dataout\(25))))) # (\inst4|dec_rdA|Mux31~9_combout\ & 
-- (\inst4|g1:21:regs|dataout\(25) & ((!\inst4|dec_rdA|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(25))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010101111000000000000000010001100101011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~9_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~10_combout\,
	datac => \inst4|g1:21:regs|ALT_INV_dataout\(25),
	datad => \inst4|g1:13:regs|ALT_INV_dataout\(25),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[25]~424_combout\,
	combout => \inst4|g2:0:buffersA|F[25]~425_combout\);

\inst4|g2:0:buffersA|F[25]~426\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[25]~426_combout\ = ( \inst4|g2:0:buffersA|F[25]~425_combout\ & ( (!\inst4|dec_rdA|Mux31~7_combout\ & ((!\inst4|dec_rdA|Mux31~8_combout\) # ((\inst4|g1:19:regs|dataout\(25))))) # (\inst4|dec_rdA|Mux31~7_combout\ & 
-- (\inst4|g1:26:regs|dataout\(25) & ((!\inst4|dec_rdA|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(25))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~7_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~8_combout\,
	datac => \inst4|g1:26:regs|ALT_INV_dataout\(25),
	datad => \inst4|g1:19:regs|ALT_INV_dataout\(25),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[25]~425_combout\,
	combout => \inst4|g2:0:buffersA|F[25]~426_combout\);

\inst4|g1:25:regs|dataout[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[25]~39_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:25:regs|dataout\(25));

\inst4|g1:24:regs|dataout[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[25]~39_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:24:regs|dataout\(25));

\inst4|g1:28:regs|dataout[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[25]~39_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:28:regs|dataout\(25));

\inst4|g1:20:regs|dataout[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[25]~39_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:20:regs|dataout\(25));

\inst4|g1:8:regs|dataout[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[25]~39_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:8:regs|dataout\(25));

\inst4|g1:12:regs|dataout[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[25]~39_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:12:regs|dataout\(25));

\inst4|g2:0:buffersA|F[25]~427\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[25]~427_combout\ = (!\inst4|dec_rdA|Mux31~17_combout\ & (\inst4|dec_rdA|Mux31~18_combout\ & ((!\inst4|g1:12:regs|dataout\(25))))) # (\inst4|dec_rdA|Mux31~17_combout\ & ((!\inst4|g1:8:regs|dataout\(25)) # 
-- ((\inst4|dec_rdA|Mux31~18_combout\ & !\inst4|g1:12:regs|dataout\(25)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001101010000011100110101000001110011010100000111001101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~17_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~18_combout\,
	datac => \inst4|g1:8:regs|ALT_INV_dataout\(25),
	datad => \inst4|g1:12:regs|ALT_INV_dataout\(25),
	combout => \inst4|g2:0:buffersA|F[25]~427_combout\);

\inst4|g2:0:buffersA|F[25]~428\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[25]~428_combout\ = ( !\inst4|g2:0:buffersA|F[25]~427_combout\ & ( (!\inst4|dec_rdA|Mux31~15_combout\ & ((!\inst4|dec_rdA|Mux31~16_combout\) # ((\inst4|g1:20:regs|dataout\(25))))) # (\inst4|dec_rdA|Mux31~15_combout\ & 
-- (\inst4|g1:28:regs|dataout\(25) & ((!\inst4|dec_rdA|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(25))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010101111000000000000000010001100101011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~15_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~16_combout\,
	datac => \inst4|g1:28:regs|ALT_INV_dataout\(25),
	datad => \inst4|g1:20:regs|ALT_INV_dataout\(25),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[25]~427_combout\,
	combout => \inst4|g2:0:buffersA|F[25]~428_combout\);

\inst4|g2:0:buffersA|F[25]~429\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[25]~429_combout\ = ( \inst4|g2:0:buffersA|F[25]~428_combout\ & ( (!\inst4|dec_rdA|Mux31~13_combout\ & ((!\inst4|dec_rdA|Mux31~14_combout\) # ((\inst4|g1:24:regs|dataout\(25))))) # (\inst4|dec_rdA|Mux31~13_combout\ & 
-- (\inst4|g1:25:regs|dataout\(25) & ((!\inst4|dec_rdA|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(25))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~13_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~14_combout\,
	datac => \inst4|g1:25:regs|ALT_INV_dataout\(25),
	datad => \inst4|g1:24:regs|ALT_INV_dataout\(25),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[25]~428_combout\,
	combout => \inst4|g2:0:buffersA|F[25]~429_combout\);

\inst4|g1:7:regs|dataout[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[25]~39_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:7:regs|dataout\(25));

\inst4|g1:3:regs|dataout[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[25]~39_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:3:regs|dataout\(25));

\inst4|g1:5:regs|dataout[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[25]~39_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:5:regs|dataout\(25));

\inst4|g1:4:regs|dataout[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[25]~39_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:4:regs|dataout\(25));

\inst4|g1:2:regs|dataout[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[25]~39_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:2:regs|dataout\(25));

\inst4|g1:1:regs|dataout[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[25]~39_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:1:regs|dataout\(25));

\inst4|g2:0:buffersA|F[25]~430\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[25]~430_combout\ = ( \inst4|g1:1:regs|dataout\(25) & ( (!\inst4|dec_rdA|Mux31~24_combout\ & ((!\inst4|dec_rdA|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(25)))) ) ) # ( !\inst4|g1:1:regs|dataout\(25) & ( 
-- (!\inst4|dec_rdA|Mux31~24_combout\ & (!\inst4|dec_rdA|Mux31~25_combout\ & ((!\inst4|dec_rdA|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(25))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000100010001100110010000000110000001000100011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~23_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~24_combout\,
	datac => \inst4|dec_rdA|ALT_INV_Mux31~25_combout\,
	datad => \inst4|g1:2:regs|ALT_INV_dataout\(25),
	datae => \inst4|g1:1:regs|ALT_INV_dataout\(25),
	combout => \inst4|g2:0:buffersA|F[25]~430_combout\);

\inst4|g2:0:buffersA|F[25]~431\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[25]~431_combout\ = ( \inst4|g2:0:buffersA|F[25]~430_combout\ & ( (!\inst4|dec_rdA|Mux31~21_combout\ & ((!\inst4|dec_rdA|Mux31~22_combout\) # ((\inst4|g1:4:regs|dataout\(25))))) # (\inst4|dec_rdA|Mux31~21_combout\ & 
-- (\inst4|g1:5:regs|dataout\(25) & ((!\inst4|dec_rdA|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(25))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~21_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~22_combout\,
	datac => \inst4|g1:5:regs|ALT_INV_dataout\(25),
	datad => \inst4|g1:4:regs|ALT_INV_dataout\(25),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[25]~430_combout\,
	combout => \inst4|g2:0:buffersA|F[25]~431_combout\);

\inst4|g2:0:buffersA|F[25]~432\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[25]~432_combout\ = ( \inst4|g2:0:buffersA|F[25]~431_combout\ & ( (!\inst4|dec_rdA|Mux31~19_combout\ & ((!\inst4|dec_rdA|Mux31~20_combout\) # ((\inst4|g1:3:regs|dataout\(25))))) # (\inst4|dec_rdA|Mux31~19_combout\ & 
-- (\inst4|g1:7:regs|dataout\(25) & ((!\inst4|dec_rdA|Mux31~20_combout\) # (\inst4|g1:3:regs|dataout\(25))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~19_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~20_combout\,
	datac => \inst4|g1:7:regs|ALT_INV_dataout\(25),
	datad => \inst4|g1:3:regs|ALT_INV_dataout\(25),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[25]~431_combout\,
	combout => \inst4|g2:0:buffersA|F[25]~432_combout\);

\inst4|g1:18:regs|dataout[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[25]~39_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:18:regs|dataout\(25));

\inst4|g1:16:regs|dataout[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[25]~39_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:16:regs|dataout\(25));

\inst4|g1:17:regs|dataout[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[25]~39_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:17:regs|dataout\(25));

\inst4|g1:23:regs|dataout[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[25]~39_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:23:regs|dataout\(25));

\inst4|g1:6:regs|dataout[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[25]~39_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:6:regs|dataout\(25));

\inst4|g1:22:regs|dataout[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[25]~39_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:22:regs|dataout\(25));

\inst4|g2:0:buffersA|F[25]~433\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[25]~433_combout\ = (!\inst4|dec_rdA|Mux31~30_combout\ & (\inst4|dec_rdA|Mux31~31_combout\ & ((!\inst4|g1:22:regs|dataout\(25))))) # (\inst4|dec_rdA|Mux31~30_combout\ & ((!\inst4|g1:6:regs|dataout\(25)) # 
-- ((\inst4|dec_rdA|Mux31~31_combout\ & !\inst4|g1:22:regs|dataout\(25)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001101010000011100110101000001110011010100000111001101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~30_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~31_combout\,
	datac => \inst4|g1:6:regs|ALT_INV_dataout\(25),
	datad => \inst4|g1:22:regs|ALT_INV_dataout\(25),
	combout => \inst4|g2:0:buffersA|F[25]~433_combout\);

\inst4|g2:0:buffersA|F[25]~434\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[25]~434_combout\ = ( !\inst4|g2:0:buffersA|F[25]~433_combout\ & ( (!\inst4|dec_rdA|Mux31~28_combout\ & ((!\inst4|dec_rdA|Mux31~29_combout\) # ((\inst4|g1:23:regs|dataout\(25))))) # (\inst4|dec_rdA|Mux31~28_combout\ & 
-- (\inst4|g1:17:regs|dataout\(25) & ((!\inst4|dec_rdA|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(25))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010101111000000000000000010001100101011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~28_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~29_combout\,
	datac => \inst4|g1:17:regs|ALT_INV_dataout\(25),
	datad => \inst4|g1:23:regs|ALT_INV_dataout\(25),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[25]~433_combout\,
	combout => \inst4|g2:0:buffersA|F[25]~434_combout\);

\inst4|g2:0:buffersA|F[25]~435\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[25]~435_combout\ = ( \inst4|g2:0:buffersA|F[25]~434_combout\ & ( (!\inst4|dec_rdA|Mux31~26_combout\ & ((!\inst4|dec_rdA|Mux31~27_combout\) # ((\inst4|g1:16:regs|dataout\(25))))) # (\inst4|dec_rdA|Mux31~26_combout\ & 
-- (\inst4|g1:18:regs|dataout\(25) & ((!\inst4|dec_rdA|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(25))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~26_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~27_combout\,
	datac => \inst4|g1:18:regs|ALT_INV_dataout\(25),
	datad => \inst4|g1:16:regs|ALT_INV_dataout\(25),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[25]~434_combout\,
	combout => \inst4|g2:0:buffersA|F[25]~435_combout\);

\inst4|g2:0:buffersA|F[25]~436\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[25]~436_combout\ = (\inst4|g2:0:buffersA|F[25]~426_combout\ & (\inst4|g2:0:buffersA|F[25]~429_combout\ & (\inst4|g2:0:buffersA|F[25]~432_combout\ & \inst4|g2:0:buffersA|F[25]~435_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersA|ALT_INV_F[25]~426_combout\,
	datab => \inst4|g2:0:buffersA|ALT_INV_F[25]~429_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[25]~432_combout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[25]~435_combout\,
	combout => \inst4|g2:0:buffersA|F[25]~436_combout\);

\inst4|g2:0:buffersA|F[25]~437\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[25]~437_combout\ = (\inst4|g2:0:buffersA|F[25]~423_combout\ & (\inst4|g2:0:buffersA|F[25]~436_combout\ & ((!\inst4|dec_rdA|Mux31~0_combout\) # (\inst4|g1:31:regs|dataout\(25)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001011000000000000101100000000000010110000000000001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~0_combout\,
	datab => \inst4|g1:31:regs|ALT_INV_dataout\(25),
	datac => \inst4|g2:0:buffersA|ALT_INV_F[25]~423_combout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[25]~436_combout\,
	combout => \inst4|g2:0:buffersA|F[25]~437_combout\);

\ALU|Add1~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~93_sumout\ = SUM(( \ALU|Add0~93_sumout\ ) + ( \inst4|g2:0:buffersA|F[25]~437_combout\ ) + ( \ALU|Add1~90\ ))
-- \ALU|Add1~94\ = CARRY(( \ALU|Add0~93_sumout\ ) + ( \inst4|g2:0:buffersA|F[25]~437_combout\ ) + ( \ALU|Add1~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALU|ALT_INV_Add0~93_sumout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[25]~437_combout\,
	cin => \ALU|Add1~90\,
	sumout => \ALU|Add1~93_sumout\,
	cout => \ALU|Add1~94\);

\ALU|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux7~0_combout\ = ( \ALU|Add1~93_sumout\ & ( (!\IR|dataout\(27)) # ((!\IR|dataout\(26) & (\ALU|Add0~93_sumout\ & \inst4|g2:0:buffersA|F[25]~437_combout\)) # (\IR|dataout\(26) & ((\inst4|g2:0:buffersA|F[25]~437_combout\) # (\ALU|Add0~93_sumout\)))) ) 
-- ) # ( !\ALU|Add1~93_sumout\ & ( (\IR|dataout\(27) & ((!\IR|dataout\(26) & (\ALU|Add0~93_sumout\ & \inst4|g2:0:buffersA|F[25]~437_combout\)) # (\IR|dataout\(26) & ((\inst4|g2:0:buffersA|F[25]~437_combout\) # (\ALU|Add0~93_sumout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010011110011011101111100000001000100111100110111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(26),
	datab => \IR|ALT_INV_dataout\(27),
	datac => \ALU|ALT_INV_Add0~93_sumout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[25]~437_combout\,
	datae => \ALU|ALT_INV_Add1~93_sumout\,
	combout => \ALU|Mux7~0_combout\);

\IO_IN[25]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IO_IN(25),
	o => \IO_IN[25]~input_o\);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a25\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "dmemory.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memory:D-Memory|altsyncram:ram_rtl_0|altsyncram_auc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \UC|DM_Wr~q\,
	portare => VCC,
	clk0 => \clock~input_o\,
	portadatain => \D-Memory|ram_rtl_0|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \D-Memory|ram_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \D-Memory|ram_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus\);

\tri1[25]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \tri1[25]~39_combout\ = ( \IO_IN[25]~input_o\ & ( \D-Memory|ram_rtl_0|auto_generated|ram_block1a25~portadataout\ & ( (!\UC|ALU_2_DBus~q\) # (\ALU|Mux7~0_combout\) ) ) ) # ( !\IO_IN[25]~input_o\ & ( 
-- \D-Memory|ram_rtl_0|auto_generated|ram_block1a25~portadataout\ & ( (!\UC|IO_2_Reg~q\ & ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux7~0_combout\))) ) ) ) # ( \IO_IN[25]~input_o\ & ( !\D-Memory|ram_rtl_0|auto_generated|ram_block1a25~portadataout\ & ( (!\UC|DM_Rd~q\ & 
-- ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux7~0_combout\))) ) ) ) # ( !\IO_IN[25]~input_o\ & ( !\D-Memory|ram_rtl_0|auto_generated|ram_block1a25~portadataout\ & ( (!\UC|DM_Rd~q\ & (!\UC|IO_2_Reg~q\ & ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux7~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000100010001100110010100000111100001010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_ALU_2_DBus~q\,
	datab => \UC|ALT_INV_DM_Rd~q\,
	datac => \UC|ALT_INV_IO_2_Reg~q\,
	datad => \ALU|ALT_INV_Mux7~0_combout\,
	datae => \ALT_INV_IO_IN[25]~input_o\,
	dataf => \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a25~portadataout\,
	combout => \tri1[25]~39_combout\);

\inst4|g1:31:regs|dataout[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[25]~39_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:31:regs|dataout\(25));

\inst4|g2:0:buffersB|F[25]~110\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[25]~110_combout\ = (!\inst4|dec_rdB|Mux31~5_combout\ & (\inst4|dec_rdB|Mux31~6_combout\ & ((!\inst4|g1:14:regs|dataout\(25))))) # (\inst4|dec_rdB|Mux31~5_combout\ & ((!\inst4|g1:10:regs|dataout\(25)) # 
-- ((\inst4|dec_rdB|Mux31~6_combout\ & !\inst4|g1:14:regs|dataout\(25)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001101010000011100110101000001110011010100000111001101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~5_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~6_combout\,
	datac => \inst4|g1:10:regs|ALT_INV_dataout\(25),
	datad => \inst4|g1:14:regs|ALT_INV_dataout\(25),
	combout => \inst4|g2:0:buffersB|F[25]~110_combout\);

\inst4|g2:0:buffersB|F[25]~111\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[25]~111_combout\ = ( !\inst4|g2:0:buffersB|F[25]~110_combout\ & ( (!\inst4|dec_rdB|Mux31~3_combout\ & ((!\inst4|dec_rdB|Mux31~4_combout\) # ((\inst4|g1:15:regs|dataout\(25))))) # (\inst4|dec_rdB|Mux31~3_combout\ & 
-- (\inst4|g1:27:regs|dataout\(25) & ((!\inst4|dec_rdB|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(25))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010101111000000000000000010001100101011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~3_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~4_combout\,
	datac => \inst4|g1:27:regs|ALT_INV_dataout\(25),
	datad => \inst4|g1:15:regs|ALT_INV_dataout\(25),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[25]~110_combout\,
	combout => \inst4|g2:0:buffersB|F[25]~111_combout\);

\inst4|g2:0:buffersB|F[25]~112\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[25]~112_combout\ = ( \inst4|g2:0:buffersB|F[25]~111_combout\ & ( (!\inst4|dec_rdB|Mux31~1_combout\ & ((!\inst4|dec_rdB|Mux31~2_combout\) # ((\inst4|g1:29:regs|dataout\(25))))) # (\inst4|dec_rdB|Mux31~1_combout\ & 
-- (\inst4|g1:30:regs|dataout\(25) & ((!\inst4|dec_rdB|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(25))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~1_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~2_combout\,
	datac => \inst4|g1:30:regs|ALT_INV_dataout\(25),
	datad => \inst4|g1:29:regs|ALT_INV_dataout\(25),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[25]~111_combout\,
	combout => \inst4|g2:0:buffersB|F[25]~112_combout\);

\inst4|g2:0:buffersB|F[25]~396\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[25]~396_combout\ = ( \inst4|g1:9:regs|dataout\(25) & ( \inst4|g1:11:regs|dataout\(25) & ( (!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(25)) ) ) ) # ( !\inst4|g1:9:regs|dataout\(25) & ( 
-- \inst4|g1:11:regs|dataout\(25) & ( (!\inst4|dec_rdB|Mux31~11_combout\ & ((!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(25)))) ) ) ) # ( \inst4|g1:9:regs|dataout\(25) & ( !\inst4|g1:11:regs|dataout\(25) & ( 
-- (!\inst4|dec_rdB|Mux31~12_combout\ & ((!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(25)))) ) ) ) # ( !\inst4|g1:9:regs|dataout\(25) & ( !\inst4|g1:11:regs|dataout\(25) & ( (!\inst4|dec_rdB|Mux31~11_combout\ & 
-- (!\inst4|dec_rdB|Mux31~12_combout\ & ((!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(25))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000000000000101110110000000010110000101100001011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~10_combout\,
	datab => \inst4|g1:13:regs|ALT_INV_dataout\(25),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~11_combout\,
	datad => \inst4|dec_rdB|ALT_INV_Mux31~12_combout\,
	datae => \inst4|g1:9:regs|ALT_INV_dataout\(25),
	dataf => \inst4|g1:11:regs|ALT_INV_dataout\(25),
	combout => \inst4|g2:0:buffersB|F[25]~396_combout\);

\inst4|g2:0:buffersB|F[25]~397\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[25]~397_combout\ = (\inst4|dec_rdB|Mux31~9_combout\ & !\inst4|g1:21:regs|dataout\(25))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~9_combout\,
	datab => \inst4|g1:21:regs|ALT_INV_dataout\(25),
	combout => \inst4|g2:0:buffersB|F[25]~397_combout\);

\inst4|g2:0:buffersB|F[25]~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[25]~113_combout\ = ( \inst4|g2:0:buffersB|F[25]~396_combout\ & ( !\inst4|g2:0:buffersB|F[25]~397_combout\ & ( (!\inst4|dec_rdB|Mux31~7_combout\ & ((!\inst4|dec_rdB|Mux31~8_combout\) # ((\inst4|g1:19:regs|dataout\(25))))) # 
-- (\inst4|dec_rdB|Mux31~7_combout\ & (\inst4|g1:26:regs|dataout\(25) & ((!\inst4|dec_rdB|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(25))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~7_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~8_combout\,
	datac => \inst4|g1:26:regs|ALT_INV_dataout\(25),
	datad => \inst4|g1:19:regs|ALT_INV_dataout\(25),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[25]~396_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[25]~397_combout\,
	combout => \inst4|g2:0:buffersB|F[25]~113_combout\);

\inst4|g2:0:buffersB|F[25]~394\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[25]~394_combout\ = ( \inst4|g1:8:regs|dataout\(25) & ( \inst4|g1:12:regs|dataout\(25) & ( (!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(25)) ) ) ) # ( !\inst4|g1:8:regs|dataout\(25) & ( 
-- \inst4|g1:12:regs|dataout\(25) & ( (!\inst4|dec_rdB|Mux31~17_combout\ & ((!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(25)))) ) ) ) # ( \inst4|g1:8:regs|dataout\(25) & ( !\inst4|g1:12:regs|dataout\(25) & ( 
-- (!\inst4|dec_rdB|Mux31~18_combout\ & ((!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(25)))) ) ) ) # ( !\inst4|g1:8:regs|dataout\(25) & ( !\inst4|g1:12:regs|dataout\(25) & ( (!\inst4|dec_rdB|Mux31~17_combout\ & 
-- (!\inst4|dec_rdB|Mux31~18_combout\ & ((!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(25))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000000000000101110110000000010110000101100001011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~16_combout\,
	datab => \inst4|g1:20:regs|ALT_INV_dataout\(25),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~17_combout\,
	datad => \inst4|dec_rdB|ALT_INV_Mux31~18_combout\,
	datae => \inst4|g1:8:regs|ALT_INV_dataout\(25),
	dataf => \inst4|g1:12:regs|ALT_INV_dataout\(25),
	combout => \inst4|g2:0:buffersB|F[25]~394_combout\);

\inst4|g2:0:buffersB|F[25]~395\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[25]~395_combout\ = (\inst4|dec_rdB|Mux31~15_combout\ & !\inst4|g1:28:regs|dataout\(25))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~15_combout\,
	datab => \inst4|g1:28:regs|ALT_INV_dataout\(25),
	combout => \inst4|g2:0:buffersB|F[25]~395_combout\);

\inst4|g2:0:buffersB|F[25]~114\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[25]~114_combout\ = ( \inst4|g2:0:buffersB|F[25]~394_combout\ & ( !\inst4|g2:0:buffersB|F[25]~395_combout\ & ( (!\inst4|dec_rdB|Mux31~13_combout\ & ((!\inst4|dec_rdB|Mux31~14_combout\) # ((\inst4|g1:24:regs|dataout\(25))))) # 
-- (\inst4|dec_rdB|Mux31~13_combout\ & (\inst4|g1:25:regs|dataout\(25) & ((!\inst4|dec_rdB|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(25))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~13_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~14_combout\,
	datac => \inst4|g1:25:regs|ALT_INV_dataout\(25),
	datad => \inst4|g1:24:regs|ALT_INV_dataout\(25),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[25]~394_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[25]~395_combout\,
	combout => \inst4|g2:0:buffersB|F[25]~114_combout\);

\inst4|g2:0:buffersB|F[25]~390\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[25]~390_combout\ = ( \inst4|g1:2:regs|dataout\(25) & ( \inst4|g1:1:regs|dataout\(25) & ( (!\inst4|dec_rdB|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(25)) ) ) ) # ( !\inst4|g1:2:regs|dataout\(25) & ( 
-- \inst4|g1:1:regs|dataout\(25) & ( (!\inst4|dec_rdB|Mux31~23_combout\ & ((!\inst4|dec_rdB|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(25)))) ) ) ) # ( \inst4|g1:2:regs|dataout\(25) & ( !\inst4|g1:1:regs|dataout\(25) & ( 
-- (!\inst4|dec_rdB|Mux31~25_combout\ & ((!\inst4|dec_rdB|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(25)))) ) ) ) # ( !\inst4|g1:2:regs|dataout\(25) & ( !\inst4|g1:1:regs|dataout\(25) & ( (!\inst4|dec_rdB|Mux31~23_combout\ & 
-- (!\inst4|dec_rdB|Mux31~25_combout\ & ((!\inst4|dec_rdB|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(25))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000000000000101110110000000010110000101100001011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~22_combout\,
	datab => \inst4|g1:4:regs|ALT_INV_dataout\(25),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~23_combout\,
	datad => \inst4|dec_rdB|ALT_INV_Mux31~25_combout\,
	datae => \inst4|g1:2:regs|ALT_INV_dataout\(25),
	dataf => \inst4|g1:1:regs|ALT_INV_dataout\(25),
	combout => \inst4|g2:0:buffersB|F[25]~390_combout\);

\inst4|g2:0:buffersB|F[25]~391\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[25]~391_combout\ = (!\inst4|dec_rdB|Mux31~20_combout\ & (((\inst4|dec_rdB|Mux31~21_combout\ & !\inst4|g1:5:regs|dataout\(25))))) # (\inst4|dec_rdB|Mux31~20_combout\ & ((!\inst4|g1:3:regs|dataout\(25)) # 
-- ((\inst4|dec_rdB|Mux31~21_combout\ & !\inst4|g1:5:regs|dataout\(25)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100111101000100010011110100010001001111010001000100111101000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~20_combout\,
	datab => \inst4|g1:3:regs|ALT_INV_dataout\(25),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~21_combout\,
	datad => \inst4|g1:5:regs|ALT_INV_dataout\(25),
	combout => \inst4|g2:0:buffersB|F[25]~391_combout\);

\inst4|g2:0:buffersB|F[25]~115\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[25]~115_combout\ = ( !\inst4|g2:0:buffersB|F[25]~391_combout\ & ( (!\inst4|dec_rdB|Mux31~24_combout\ & (\inst4|g2:0:buffersB|F[25]~390_combout\ & ((!\inst4|dec_rdB|Mux31~19_combout\) # (\inst4|g1:7:regs|dataout\(25))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010110000000000000000000000000000101100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~19_combout\,
	datab => \inst4|g1:7:regs|ALT_INV_dataout\(25),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~24_combout\,
	datad => \inst4|g2:0:buffersB|ALT_INV_F[25]~390_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[25]~391_combout\,
	combout => \inst4|g2:0:buffersB|F[25]~115_combout\);

\inst4|g2:0:buffersB|F[25]~392\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[25]~392_combout\ = ( \inst4|g1:6:regs|dataout\(25) & ( \inst4|g1:22:regs|dataout\(25) & ( (!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(25)) ) ) ) # ( !\inst4|g1:6:regs|dataout\(25) & ( 
-- \inst4|g1:22:regs|dataout\(25) & ( (!\inst4|dec_rdB|Mux31~30_combout\ & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(25)))) ) ) ) # ( \inst4|g1:6:regs|dataout\(25) & ( !\inst4|g1:22:regs|dataout\(25) & ( 
-- (!\inst4|dec_rdB|Mux31~31_combout\ & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(25)))) ) ) ) # ( !\inst4|g1:6:regs|dataout\(25) & ( !\inst4|g1:22:regs|dataout\(25) & ( (!\inst4|dec_rdB|Mux31~30_combout\ & 
-- (!\inst4|dec_rdB|Mux31~31_combout\ & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(25))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000000000000101110110000000010110000101100001011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~29_combout\,
	datab => \inst4|g1:23:regs|ALT_INV_dataout\(25),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~30_combout\,
	datad => \inst4|dec_rdB|ALT_INV_Mux31~31_combout\,
	datae => \inst4|g1:6:regs|ALT_INV_dataout\(25),
	dataf => \inst4|g1:22:regs|ALT_INV_dataout\(25),
	combout => \inst4|g2:0:buffersB|F[25]~392_combout\);

\inst4|g2:0:buffersB|F[25]~393\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[25]~393_combout\ = (\inst4|dec_rdB|Mux31~28_combout\ & !\inst4|g1:17:regs|dataout\(25))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~28_combout\,
	datab => \inst4|g1:17:regs|ALT_INV_dataout\(25),
	combout => \inst4|g2:0:buffersB|F[25]~393_combout\);

\inst4|g2:0:buffersB|F[25]~116\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[25]~116_combout\ = ( \inst4|g2:0:buffersB|F[25]~392_combout\ & ( !\inst4|g2:0:buffersB|F[25]~393_combout\ & ( (!\inst4|dec_rdB|Mux31~26_combout\ & ((!\inst4|dec_rdB|Mux31~27_combout\) # ((\inst4|g1:16:regs|dataout\(25))))) # 
-- (\inst4|dec_rdB|Mux31~26_combout\ & (\inst4|g1:18:regs|dataout\(25) & ((!\inst4|dec_rdB|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(25))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~26_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~27_combout\,
	datac => \inst4|g1:18:regs|ALT_INV_dataout\(25),
	datad => \inst4|g1:16:regs|ALT_INV_dataout\(25),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[25]~392_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[25]~393_combout\,
	combout => \inst4|g2:0:buffersB|F[25]~116_combout\);

\inst4|g2:0:buffersB|F[25]~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[25]~117_combout\ = (\inst4|g2:0:buffersB|F[25]~113_combout\ & (\inst4|g2:0:buffersB|F[25]~114_combout\ & (\inst4|g2:0:buffersB|F[25]~115_combout\ & \inst4|g2:0:buffersB|F[25]~116_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersB|ALT_INV_F[25]~113_combout\,
	datab => \inst4|g2:0:buffersB|ALT_INV_F[25]~114_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[25]~115_combout\,
	datad => \inst4|g2:0:buffersB|ALT_INV_F[25]~116_combout\,
	combout => \inst4|g2:0:buffersB|F[25]~117_combout\);

\inst4|g2:0:buffersB|F[25]~118\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[25]~118_combout\ = (\inst4|g2:0:buffersB|F[25]~112_combout\ & (\inst4|g2:0:buffersB|F[25]~117_combout\ & ((!\inst4|dec_rdB|Mux31~0_combout\) # (\inst4|g1:31:regs|dataout\(25)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001011000000000000101100000000000010110000000000001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~0_combout\,
	datab => \inst4|g1:31:regs|ALT_INV_dataout\(25),
	datac => \inst4|g2:0:buffersB|ALT_INV_F[25]~112_combout\,
	datad => \inst4|g2:0:buffersB|ALT_INV_F[25]~117_combout\,
	combout => \inst4|g2:0:buffersB|F[25]~118_combout\);

\selector|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \selector|Mux6~0_combout\ = (!\selector|Mux31~0_combout\ & ((\inst4|g2:0:buffersB|F[25]~118_combout\))) # (\selector|Mux31~0_combout\ & (\IR|dataout\(15)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \selector|ALT_INV_Mux31~0_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[25]~118_combout\,
	combout => \selector|Mux6~0_combout\);

\ALU|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~9_sumout\ = SUM(( !\selector|Mux5~0_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~94\ ))
-- \ALU|Add0~10\ = CARRY(( !\selector|Mux5~0_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000010001011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(27),
	datab => \IR|ALT_INV_dataout\(26),
	datad => \selector|ALT_INV_Mux5~0_combout\,
	cin => \ALU|Add0~94\,
	sumout => \ALU|Add0~9_sumout\,
	cout => \ALU|Add0~10\);

\inst4|g1:30:regs|dataout[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[26]~38_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:30:regs|dataout\(26));

\inst4|g1:29:regs|dataout[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[26]~38_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:29:regs|dataout\(26));

\inst4|g1:27:regs|dataout[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[26]~38_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:27:regs|dataout\(26));

\inst4|g1:15:regs|dataout[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[26]~38_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:15:regs|dataout\(26));

\inst4|g1:10:regs|dataout[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[26]~38_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:10:regs|dataout\(26));

\inst4|g1:14:regs|dataout[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[26]~38_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux17~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:14:regs|dataout\(26));

\inst4|g2:0:buffersA|F[26]~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[26]~66_combout\ = (!\inst4|dec_rdA|Mux31~5_combout\ & (\inst4|dec_rdA|Mux31~6_combout\ & ((!\inst4|g1:14:regs|dataout\(26))))) # (\inst4|dec_rdA|Mux31~5_combout\ & ((!\inst4|g1:10:regs|dataout\(26)) # 
-- ((\inst4|dec_rdA|Mux31~6_combout\ & !\inst4|g1:14:regs|dataout\(26)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001101010000011100110101000001110011010100000111001101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~5_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~6_combout\,
	datac => \inst4|g1:10:regs|ALT_INV_dataout\(26),
	datad => \inst4|g1:14:regs|ALT_INV_dataout\(26),
	combout => \inst4|g2:0:buffersA|F[26]~66_combout\);

\inst4|g2:0:buffersA|F[26]~67\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[26]~67_combout\ = ( !\inst4|g2:0:buffersA|F[26]~66_combout\ & ( (!\inst4|dec_rdA|Mux31~3_combout\ & ((!\inst4|dec_rdA|Mux31~4_combout\) # ((\inst4|g1:15:regs|dataout\(26))))) # (\inst4|dec_rdA|Mux31~3_combout\ & 
-- (\inst4|g1:27:regs|dataout\(26) & ((!\inst4|dec_rdA|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(26))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010101111000000000000000010001100101011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~3_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~4_combout\,
	datac => \inst4|g1:27:regs|ALT_INV_dataout\(26),
	datad => \inst4|g1:15:regs|ALT_INV_dataout\(26),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[26]~66_combout\,
	combout => \inst4|g2:0:buffersA|F[26]~67_combout\);

\inst4|g2:0:buffersA|F[26]~68\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[26]~68_combout\ = ( \inst4|g2:0:buffersA|F[26]~67_combout\ & ( (!\inst4|dec_rdA|Mux31~1_combout\ & ((!\inst4|dec_rdA|Mux31~2_combout\) # ((\inst4|g1:29:regs|dataout\(26))))) # (\inst4|dec_rdA|Mux31~1_combout\ & 
-- (\inst4|g1:30:regs|dataout\(26) & ((!\inst4|dec_rdA|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(26))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~1_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~2_combout\,
	datac => \inst4|g1:30:regs|ALT_INV_dataout\(26),
	datad => \inst4|g1:29:regs|ALT_INV_dataout\(26),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[26]~67_combout\,
	combout => \inst4|g2:0:buffersA|F[26]~68_combout\);

\inst4|g1:26:regs|dataout[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[26]~38_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:26:regs|dataout\(26));

\inst4|g1:19:regs|dataout[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[26]~38_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:19:regs|dataout\(26));

\inst4|g1:21:regs|dataout[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[26]~38_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:21:regs|dataout\(26));

\inst4|g1:13:regs|dataout[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[26]~38_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:13:regs|dataout\(26));

\inst4|g1:9:regs|dataout[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[26]~38_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux22~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:9:regs|dataout\(26));

\inst4|g1:11:regs|dataout[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[26]~38_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux20~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:11:regs|dataout\(26));

\inst4|g2:0:buffersA|F[26]~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[26]~69_combout\ = (!\inst4|dec_rdA|Mux31~11_combout\ & (\inst4|dec_rdA|Mux31~12_combout\ & ((!\inst4|g1:11:regs|dataout\(26))))) # (\inst4|dec_rdA|Mux31~11_combout\ & ((!\inst4|g1:9:regs|dataout\(26)) # 
-- ((\inst4|dec_rdA|Mux31~12_combout\ & !\inst4|g1:11:regs|dataout\(26)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001101010000011100110101000001110011010100000111001101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~11_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~12_combout\,
	datac => \inst4|g1:9:regs|ALT_INV_dataout\(26),
	datad => \inst4|g1:11:regs|ALT_INV_dataout\(26),
	combout => \inst4|g2:0:buffersA|F[26]~69_combout\);

\inst4|g2:0:buffersA|F[26]~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[26]~70_combout\ = ( !\inst4|g2:0:buffersA|F[26]~69_combout\ & ( (!\inst4|dec_rdA|Mux31~9_combout\ & ((!\inst4|dec_rdA|Mux31~10_combout\) # ((\inst4|g1:13:regs|dataout\(26))))) # (\inst4|dec_rdA|Mux31~9_combout\ & 
-- (\inst4|g1:21:regs|dataout\(26) & ((!\inst4|dec_rdA|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(26))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010101111000000000000000010001100101011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~9_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~10_combout\,
	datac => \inst4|g1:21:regs|ALT_INV_dataout\(26),
	datad => \inst4|g1:13:regs|ALT_INV_dataout\(26),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[26]~69_combout\,
	combout => \inst4|g2:0:buffersA|F[26]~70_combout\);

\inst4|g2:0:buffersA|F[26]~71\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[26]~71_combout\ = ( \inst4|g2:0:buffersA|F[26]~70_combout\ & ( (!\inst4|dec_rdA|Mux31~7_combout\ & ((!\inst4|dec_rdA|Mux31~8_combout\) # ((\inst4|g1:19:regs|dataout\(26))))) # (\inst4|dec_rdA|Mux31~7_combout\ & 
-- (\inst4|g1:26:regs|dataout\(26) & ((!\inst4|dec_rdA|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(26))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~7_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~8_combout\,
	datac => \inst4|g1:26:regs|ALT_INV_dataout\(26),
	datad => \inst4|g1:19:regs|ALT_INV_dataout\(26),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[26]~70_combout\,
	combout => \inst4|g2:0:buffersA|F[26]~71_combout\);

\inst4|g1:25:regs|dataout[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[26]~38_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:25:regs|dataout\(26));

\inst4|g1:24:regs|dataout[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[26]~38_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:24:regs|dataout\(26));

\inst4|g1:28:regs|dataout[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[26]~38_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:28:regs|dataout\(26));

\inst4|g1:20:regs|dataout[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[26]~38_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:20:regs|dataout\(26));

\inst4|g1:8:regs|dataout[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[26]~38_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:8:regs|dataout\(26));

\inst4|g1:12:regs|dataout[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[26]~38_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:12:regs|dataout\(26));

\inst4|g2:0:buffersA|F[26]~72\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[26]~72_combout\ = (!\inst4|dec_rdA|Mux31~17_combout\ & (\inst4|dec_rdA|Mux31~18_combout\ & ((!\inst4|g1:12:regs|dataout\(26))))) # (\inst4|dec_rdA|Mux31~17_combout\ & ((!\inst4|g1:8:regs|dataout\(26)) # 
-- ((\inst4|dec_rdA|Mux31~18_combout\ & !\inst4|g1:12:regs|dataout\(26)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001101010000011100110101000001110011010100000111001101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~17_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~18_combout\,
	datac => \inst4|g1:8:regs|ALT_INV_dataout\(26),
	datad => \inst4|g1:12:regs|ALT_INV_dataout\(26),
	combout => \inst4|g2:0:buffersA|F[26]~72_combout\);

\inst4|g2:0:buffersA|F[26]~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[26]~73_combout\ = ( !\inst4|g2:0:buffersA|F[26]~72_combout\ & ( (!\inst4|dec_rdA|Mux31~15_combout\ & ((!\inst4|dec_rdA|Mux31~16_combout\) # ((\inst4|g1:20:regs|dataout\(26))))) # (\inst4|dec_rdA|Mux31~15_combout\ & 
-- (\inst4|g1:28:regs|dataout\(26) & ((!\inst4|dec_rdA|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(26))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010101111000000000000000010001100101011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~15_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~16_combout\,
	datac => \inst4|g1:28:regs|ALT_INV_dataout\(26),
	datad => \inst4|g1:20:regs|ALT_INV_dataout\(26),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[26]~72_combout\,
	combout => \inst4|g2:0:buffersA|F[26]~73_combout\);

\inst4|g2:0:buffersA|F[26]~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[26]~74_combout\ = ( \inst4|g2:0:buffersA|F[26]~73_combout\ & ( (!\inst4|dec_rdA|Mux31~13_combout\ & ((!\inst4|dec_rdA|Mux31~14_combout\) # ((\inst4|g1:24:regs|dataout\(26))))) # (\inst4|dec_rdA|Mux31~13_combout\ & 
-- (\inst4|g1:25:regs|dataout\(26) & ((!\inst4|dec_rdA|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(26))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~13_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~14_combout\,
	datac => \inst4|g1:25:regs|ALT_INV_dataout\(26),
	datad => \inst4|g1:24:regs|ALT_INV_dataout\(26),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[26]~73_combout\,
	combout => \inst4|g2:0:buffersA|F[26]~74_combout\);

\inst4|g1:7:regs|dataout[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[26]~38_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:7:regs|dataout\(26));

\inst4|g1:3:regs|dataout[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[26]~38_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:3:regs|dataout\(26));

\inst4|g1:5:regs|dataout[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[26]~38_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:5:regs|dataout\(26));

\inst4|g1:4:regs|dataout[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[26]~38_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:4:regs|dataout\(26));

\inst4|g1:2:regs|dataout[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[26]~38_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:2:regs|dataout\(26));

\inst4|g1:1:regs|dataout[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[26]~38_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:1:regs|dataout\(26));

\inst4|g2:0:buffersA|F[26]~75\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[26]~75_combout\ = ( \inst4|g1:1:regs|dataout\(26) & ( (!\inst4|dec_rdA|Mux31~24_combout\ & ((!\inst4|dec_rdA|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(26)))) ) ) # ( !\inst4|g1:1:regs|dataout\(26) & ( 
-- (!\inst4|dec_rdA|Mux31~24_combout\ & (!\inst4|dec_rdA|Mux31~25_combout\ & ((!\inst4|dec_rdA|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(26))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000100010001100110010000000110000001000100011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~23_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~24_combout\,
	datac => \inst4|dec_rdA|ALT_INV_Mux31~25_combout\,
	datad => \inst4|g1:2:regs|ALT_INV_dataout\(26),
	datae => \inst4|g1:1:regs|ALT_INV_dataout\(26),
	combout => \inst4|g2:0:buffersA|F[26]~75_combout\);

\inst4|g2:0:buffersA|F[26]~76\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[26]~76_combout\ = ( \inst4|g2:0:buffersA|F[26]~75_combout\ & ( (!\inst4|dec_rdA|Mux31~21_combout\ & ((!\inst4|dec_rdA|Mux31~22_combout\) # ((\inst4|g1:4:regs|dataout\(26))))) # (\inst4|dec_rdA|Mux31~21_combout\ & 
-- (\inst4|g1:5:regs|dataout\(26) & ((!\inst4|dec_rdA|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(26))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~21_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~22_combout\,
	datac => \inst4|g1:5:regs|ALT_INV_dataout\(26),
	datad => \inst4|g1:4:regs|ALT_INV_dataout\(26),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[26]~75_combout\,
	combout => \inst4|g2:0:buffersA|F[26]~76_combout\);

\inst4|g2:0:buffersA|F[26]~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[26]~77_combout\ = ( \inst4|g2:0:buffersA|F[26]~76_combout\ & ( (!\inst4|dec_rdA|Mux31~19_combout\ & ((!\inst4|dec_rdA|Mux31~20_combout\) # ((\inst4|g1:3:regs|dataout\(26))))) # (\inst4|dec_rdA|Mux31~19_combout\ & 
-- (\inst4|g1:7:regs|dataout\(26) & ((!\inst4|dec_rdA|Mux31~20_combout\) # (\inst4|g1:3:regs|dataout\(26))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~19_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~20_combout\,
	datac => \inst4|g1:7:regs|ALT_INV_dataout\(26),
	datad => \inst4|g1:3:regs|ALT_INV_dataout\(26),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[26]~76_combout\,
	combout => \inst4|g2:0:buffersA|F[26]~77_combout\);

\inst4|g1:18:regs|dataout[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[26]~38_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:18:regs|dataout\(26));

\inst4|g1:16:regs|dataout[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[26]~38_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:16:regs|dataout\(26));

\inst4|g1:17:regs|dataout[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[26]~38_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:17:regs|dataout\(26));

\inst4|g1:23:regs|dataout[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[26]~38_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:23:regs|dataout\(26));

\inst4|g1:6:regs|dataout[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[26]~38_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:6:regs|dataout\(26));

\inst4|g1:22:regs|dataout[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[26]~38_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:22:regs|dataout\(26));

\inst4|g2:0:buffersA|F[26]~78\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[26]~78_combout\ = (!\inst4|dec_rdA|Mux31~30_combout\ & (\inst4|dec_rdA|Mux31~31_combout\ & ((!\inst4|g1:22:regs|dataout\(26))))) # (\inst4|dec_rdA|Mux31~30_combout\ & ((!\inst4|g1:6:regs|dataout\(26)) # 
-- ((\inst4|dec_rdA|Mux31~31_combout\ & !\inst4|g1:22:regs|dataout\(26)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001101010000011100110101000001110011010100000111001101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~30_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~31_combout\,
	datac => \inst4|g1:6:regs|ALT_INV_dataout\(26),
	datad => \inst4|g1:22:regs|ALT_INV_dataout\(26),
	combout => \inst4|g2:0:buffersA|F[26]~78_combout\);

\inst4|g2:0:buffersA|F[26]~79\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[26]~79_combout\ = ( !\inst4|g2:0:buffersA|F[26]~78_combout\ & ( (!\inst4|dec_rdA|Mux31~28_combout\ & ((!\inst4|dec_rdA|Mux31~29_combout\) # ((\inst4|g1:23:regs|dataout\(26))))) # (\inst4|dec_rdA|Mux31~28_combout\ & 
-- (\inst4|g1:17:regs|dataout\(26) & ((!\inst4|dec_rdA|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(26))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010101111000000000000000010001100101011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~28_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~29_combout\,
	datac => \inst4|g1:17:regs|ALT_INV_dataout\(26),
	datad => \inst4|g1:23:regs|ALT_INV_dataout\(26),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[26]~78_combout\,
	combout => \inst4|g2:0:buffersA|F[26]~79_combout\);

\inst4|g2:0:buffersA|F[26]~80\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[26]~80_combout\ = ( \inst4|g2:0:buffersA|F[26]~79_combout\ & ( (!\inst4|dec_rdA|Mux31~26_combout\ & ((!\inst4|dec_rdA|Mux31~27_combout\) # ((\inst4|g1:16:regs|dataout\(26))))) # (\inst4|dec_rdA|Mux31~26_combout\ & 
-- (\inst4|g1:18:regs|dataout\(26) & ((!\inst4|dec_rdA|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(26))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~26_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~27_combout\,
	datac => \inst4|g1:18:regs|ALT_INV_dataout\(26),
	datad => \inst4|g1:16:regs|ALT_INV_dataout\(26),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[26]~79_combout\,
	combout => \inst4|g2:0:buffersA|F[26]~80_combout\);

\inst4|g2:0:buffersA|F[26]~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[26]~81_combout\ = (\inst4|g2:0:buffersA|F[26]~71_combout\ & (\inst4|g2:0:buffersA|F[26]~74_combout\ & (\inst4|g2:0:buffersA|F[26]~77_combout\ & \inst4|g2:0:buffersA|F[26]~80_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersA|ALT_INV_F[26]~71_combout\,
	datab => \inst4|g2:0:buffersA|ALT_INV_F[26]~74_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[26]~77_combout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[26]~80_combout\,
	combout => \inst4|g2:0:buffersA|F[26]~81_combout\);

\inst4|g2:0:buffersA|F[26]~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[26]~82_combout\ = (\inst4|g2:0:buffersA|F[26]~68_combout\ & (\inst4|g2:0:buffersA|F[26]~81_combout\ & ((!\inst4|dec_rdA|Mux31~0_combout\) # (\inst4|g1:31:regs|dataout\(26)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001011000000000000101100000000000010110000000000001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~0_combout\,
	datab => \inst4|g1:31:regs|ALT_INV_dataout\(26),
	datac => \inst4|g2:0:buffersA|ALT_INV_F[26]~68_combout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[26]~81_combout\,
	combout => \inst4|g2:0:buffersA|F[26]~82_combout\);

\ALU|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~9_sumout\ = SUM(( \ALU|Add0~9_sumout\ ) + ( \inst4|g2:0:buffersA|F[26]~82_combout\ ) + ( \ALU|Add1~94\ ))
-- \ALU|Add1~10\ = CARRY(( \ALU|Add0~9_sumout\ ) + ( \inst4|g2:0:buffersA|F[26]~82_combout\ ) + ( \ALU|Add1~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALU|ALT_INV_Add0~9_sumout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[26]~82_combout\,
	cin => \ALU|Add1~94\,
	sumout => \ALU|Add1~9_sumout\,
	cout => \ALU|Add1~10\);

\ALU|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux6~0_combout\ = ( \ALU|Add1~9_sumout\ & ( (!\IR|dataout\(27)) # ((!\IR|dataout\(26) & (\ALU|Add0~9_sumout\ & \inst4|g2:0:buffersA|F[26]~82_combout\)) # (\IR|dataout\(26) & ((\inst4|g2:0:buffersA|F[26]~82_combout\) # (\ALU|Add0~9_sumout\)))) ) ) # ( 
-- !\ALU|Add1~9_sumout\ & ( (\IR|dataout\(27) & ((!\IR|dataout\(26) & (\ALU|Add0~9_sumout\ & \inst4|g2:0:buffersA|F[26]~82_combout\)) # (\IR|dataout\(26) & ((\inst4|g2:0:buffersA|F[26]~82_combout\) # (\ALU|Add0~9_sumout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010011110011011101111100000001000100111100110111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(26),
	datab => \IR|ALT_INV_dataout\(27),
	datac => \ALU|ALT_INV_Add0~9_sumout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[26]~82_combout\,
	datae => \ALU|ALT_INV_Add1~9_sumout\,
	combout => \ALU|Mux6~0_combout\);

\IO_IN[26]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IO_IN(26),
	o => \IO_IN[26]~input_o\);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a26\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "dmemory.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memory:D-Memory|altsyncram:ram_rtl_0|altsyncram_auc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \UC|DM_Wr~q\,
	portare => VCC,
	clk0 => \clock~input_o\,
	portadatain => \D-Memory|ram_rtl_0|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \D-Memory|ram_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \D-Memory|ram_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus\);

\tri1[26]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \tri1[26]~38_combout\ = ( \IO_IN[26]~input_o\ & ( \D-Memory|ram_rtl_0|auto_generated|ram_block1a26~portadataout\ & ( (!\UC|ALU_2_DBus~q\) # (\ALU|Mux6~0_combout\) ) ) ) # ( !\IO_IN[26]~input_o\ & ( 
-- \D-Memory|ram_rtl_0|auto_generated|ram_block1a26~portadataout\ & ( (!\UC|IO_2_Reg~q\ & ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux6~0_combout\))) ) ) ) # ( \IO_IN[26]~input_o\ & ( !\D-Memory|ram_rtl_0|auto_generated|ram_block1a26~portadataout\ & ( (!\UC|DM_Rd~q\ & 
-- ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux6~0_combout\))) ) ) ) # ( !\IO_IN[26]~input_o\ & ( !\D-Memory|ram_rtl_0|auto_generated|ram_block1a26~portadataout\ & ( (!\UC|DM_Rd~q\ & (!\UC|IO_2_Reg~q\ & ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux6~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000100010001100110010100000111100001010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_ALU_2_DBus~q\,
	datab => \UC|ALT_INV_DM_Rd~q\,
	datac => \UC|ALT_INV_IO_2_Reg~q\,
	datad => \ALU|ALT_INV_Mux6~0_combout\,
	datae => \ALT_INV_IO_IN[26]~input_o\,
	dataf => \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a26~portadataout\,
	combout => \tri1[26]~38_combout\);

\inst4|g1:31:regs|dataout[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[26]~38_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:31:regs|dataout\(26));

\inst4|g2:0:buffersB|F[26]~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[26]~101_combout\ = (!\inst4|dec_rdB|Mux31~5_combout\ & (\inst4|dec_rdB|Mux31~6_combout\ & ((!\inst4|g1:14:regs|dataout\(26))))) # (\inst4|dec_rdB|Mux31~5_combout\ & ((!\inst4|g1:10:regs|dataout\(26)) # 
-- ((\inst4|dec_rdB|Mux31~6_combout\ & !\inst4|g1:14:regs|dataout\(26)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001101010000011100110101000001110011010100000111001101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~5_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~6_combout\,
	datac => \inst4|g1:10:regs|ALT_INV_dataout\(26),
	datad => \inst4|g1:14:regs|ALT_INV_dataout\(26),
	combout => \inst4|g2:0:buffersB|F[26]~101_combout\);

\inst4|g2:0:buffersB|F[26]~102\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[26]~102_combout\ = ( !\inst4|g2:0:buffersB|F[26]~101_combout\ & ( (!\inst4|dec_rdB|Mux31~3_combout\ & ((!\inst4|dec_rdB|Mux31~4_combout\) # ((\inst4|g1:15:regs|dataout\(26))))) # (\inst4|dec_rdB|Mux31~3_combout\ & 
-- (\inst4|g1:27:regs|dataout\(26) & ((!\inst4|dec_rdB|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(26))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010101111000000000000000010001100101011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~3_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~4_combout\,
	datac => \inst4|g1:27:regs|ALT_INV_dataout\(26),
	datad => \inst4|g1:15:regs|ALT_INV_dataout\(26),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[26]~101_combout\,
	combout => \inst4|g2:0:buffersB|F[26]~102_combout\);

\inst4|g2:0:buffersB|F[26]~103\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[26]~103_combout\ = ( \inst4|g2:0:buffersB|F[26]~102_combout\ & ( (!\inst4|dec_rdB|Mux31~1_combout\ & ((!\inst4|dec_rdB|Mux31~2_combout\) # ((\inst4|g1:29:regs|dataout\(26))))) # (\inst4|dec_rdB|Mux31~1_combout\ & 
-- (\inst4|g1:30:regs|dataout\(26) & ((!\inst4|dec_rdB|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(26))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~1_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~2_combout\,
	datac => \inst4|g1:30:regs|ALT_INV_dataout\(26),
	datad => \inst4|g1:29:regs|ALT_INV_dataout\(26),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[26]~102_combout\,
	combout => \inst4|g2:0:buffersB|F[26]~103_combout\);

\inst4|g2:0:buffersB|F[26]~388\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[26]~388_combout\ = ( \inst4|g1:9:regs|dataout\(26) & ( \inst4|g1:11:regs|dataout\(26) & ( (!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(26)) ) ) ) # ( !\inst4|g1:9:regs|dataout\(26) & ( 
-- \inst4|g1:11:regs|dataout\(26) & ( (!\inst4|dec_rdB|Mux31~11_combout\ & ((!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(26)))) ) ) ) # ( \inst4|g1:9:regs|dataout\(26) & ( !\inst4|g1:11:regs|dataout\(26) & ( 
-- (!\inst4|dec_rdB|Mux31~12_combout\ & ((!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(26)))) ) ) ) # ( !\inst4|g1:9:regs|dataout\(26) & ( !\inst4|g1:11:regs|dataout\(26) & ( (!\inst4|dec_rdB|Mux31~11_combout\ & 
-- (!\inst4|dec_rdB|Mux31~12_combout\ & ((!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(26))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000000000000101110110000000010110000101100001011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~10_combout\,
	datab => \inst4|g1:13:regs|ALT_INV_dataout\(26),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~11_combout\,
	datad => \inst4|dec_rdB|ALT_INV_Mux31~12_combout\,
	datae => \inst4|g1:9:regs|ALT_INV_dataout\(26),
	dataf => \inst4|g1:11:regs|ALT_INV_dataout\(26),
	combout => \inst4|g2:0:buffersB|F[26]~388_combout\);

\inst4|g2:0:buffersB|F[26]~389\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[26]~389_combout\ = (\inst4|dec_rdB|Mux31~9_combout\ & !\inst4|g1:21:regs|dataout\(26))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~9_combout\,
	datab => \inst4|g1:21:regs|ALT_INV_dataout\(26),
	combout => \inst4|g2:0:buffersB|F[26]~389_combout\);

\inst4|g2:0:buffersB|F[26]~104\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[26]~104_combout\ = ( \inst4|g2:0:buffersB|F[26]~388_combout\ & ( !\inst4|g2:0:buffersB|F[26]~389_combout\ & ( (!\inst4|dec_rdB|Mux31~7_combout\ & ((!\inst4|dec_rdB|Mux31~8_combout\) # ((\inst4|g1:19:regs|dataout\(26))))) # 
-- (\inst4|dec_rdB|Mux31~7_combout\ & (\inst4|g1:26:regs|dataout\(26) & ((!\inst4|dec_rdB|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(26))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~7_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~8_combout\,
	datac => \inst4|g1:26:regs|ALT_INV_dataout\(26),
	datad => \inst4|g1:19:regs|ALT_INV_dataout\(26),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[26]~388_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[26]~389_combout\,
	combout => \inst4|g2:0:buffersB|F[26]~104_combout\);

\inst4|g2:0:buffersB|F[26]~386\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[26]~386_combout\ = ( \inst4|g1:8:regs|dataout\(26) & ( \inst4|g1:12:regs|dataout\(26) & ( (!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(26)) ) ) ) # ( !\inst4|g1:8:regs|dataout\(26) & ( 
-- \inst4|g1:12:regs|dataout\(26) & ( (!\inst4|dec_rdB|Mux31~17_combout\ & ((!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(26)))) ) ) ) # ( \inst4|g1:8:regs|dataout\(26) & ( !\inst4|g1:12:regs|dataout\(26) & ( 
-- (!\inst4|dec_rdB|Mux31~18_combout\ & ((!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(26)))) ) ) ) # ( !\inst4|g1:8:regs|dataout\(26) & ( !\inst4|g1:12:regs|dataout\(26) & ( (!\inst4|dec_rdB|Mux31~17_combout\ & 
-- (!\inst4|dec_rdB|Mux31~18_combout\ & ((!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(26))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000000000000101110110000000010110000101100001011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~16_combout\,
	datab => \inst4|g1:20:regs|ALT_INV_dataout\(26),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~17_combout\,
	datad => \inst4|dec_rdB|ALT_INV_Mux31~18_combout\,
	datae => \inst4|g1:8:regs|ALT_INV_dataout\(26),
	dataf => \inst4|g1:12:regs|ALT_INV_dataout\(26),
	combout => \inst4|g2:0:buffersB|F[26]~386_combout\);

\inst4|g2:0:buffersB|F[26]~387\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[26]~387_combout\ = (\inst4|dec_rdB|Mux31~15_combout\ & !\inst4|g1:28:regs|dataout\(26))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~15_combout\,
	datab => \inst4|g1:28:regs|ALT_INV_dataout\(26),
	combout => \inst4|g2:0:buffersB|F[26]~387_combout\);

\inst4|g2:0:buffersB|F[26]~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[26]~105_combout\ = ( \inst4|g2:0:buffersB|F[26]~386_combout\ & ( !\inst4|g2:0:buffersB|F[26]~387_combout\ & ( (!\inst4|dec_rdB|Mux31~13_combout\ & ((!\inst4|dec_rdB|Mux31~14_combout\) # ((\inst4|g1:24:regs|dataout\(26))))) # 
-- (\inst4|dec_rdB|Mux31~13_combout\ & (\inst4|g1:25:regs|dataout\(26) & ((!\inst4|dec_rdB|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(26))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~13_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~14_combout\,
	datac => \inst4|g1:25:regs|ALT_INV_dataout\(26),
	datad => \inst4|g1:24:regs|ALT_INV_dataout\(26),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[26]~386_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[26]~387_combout\,
	combout => \inst4|g2:0:buffersB|F[26]~105_combout\);

\inst4|g2:0:buffersB|F[26]~382\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[26]~382_combout\ = ( \inst4|g1:2:regs|dataout\(26) & ( \inst4|g1:1:regs|dataout\(26) & ( (!\inst4|dec_rdB|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(26)) ) ) ) # ( !\inst4|g1:2:regs|dataout\(26) & ( 
-- \inst4|g1:1:regs|dataout\(26) & ( (!\inst4|dec_rdB|Mux31~23_combout\ & ((!\inst4|dec_rdB|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(26)))) ) ) ) # ( \inst4|g1:2:regs|dataout\(26) & ( !\inst4|g1:1:regs|dataout\(26) & ( 
-- (!\inst4|dec_rdB|Mux31~25_combout\ & ((!\inst4|dec_rdB|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(26)))) ) ) ) # ( !\inst4|g1:2:regs|dataout\(26) & ( !\inst4|g1:1:regs|dataout\(26) & ( (!\inst4|dec_rdB|Mux31~23_combout\ & 
-- (!\inst4|dec_rdB|Mux31~25_combout\ & ((!\inst4|dec_rdB|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(26))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000000000000101110110000000010110000101100001011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~22_combout\,
	datab => \inst4|g1:4:regs|ALT_INV_dataout\(26),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~23_combout\,
	datad => \inst4|dec_rdB|ALT_INV_Mux31~25_combout\,
	datae => \inst4|g1:2:regs|ALT_INV_dataout\(26),
	dataf => \inst4|g1:1:regs|ALT_INV_dataout\(26),
	combout => \inst4|g2:0:buffersB|F[26]~382_combout\);

\inst4|g2:0:buffersB|F[26]~383\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[26]~383_combout\ = (!\inst4|dec_rdB|Mux31~20_combout\ & (((\inst4|dec_rdB|Mux31~21_combout\ & !\inst4|g1:5:regs|dataout\(26))))) # (\inst4|dec_rdB|Mux31~20_combout\ & ((!\inst4|g1:3:regs|dataout\(26)) # 
-- ((\inst4|dec_rdB|Mux31~21_combout\ & !\inst4|g1:5:regs|dataout\(26)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100111101000100010011110100010001001111010001000100111101000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~20_combout\,
	datab => \inst4|g1:3:regs|ALT_INV_dataout\(26),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~21_combout\,
	datad => \inst4|g1:5:regs|ALT_INV_dataout\(26),
	combout => \inst4|g2:0:buffersB|F[26]~383_combout\);

\inst4|g2:0:buffersB|F[26]~106\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[26]~106_combout\ = ( !\inst4|g2:0:buffersB|F[26]~383_combout\ & ( (!\inst4|dec_rdB|Mux31~24_combout\ & (\inst4|g2:0:buffersB|F[26]~382_combout\ & ((!\inst4|dec_rdB|Mux31~19_combout\) # (\inst4|g1:7:regs|dataout\(26))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010110000000000000000000000000000101100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~19_combout\,
	datab => \inst4|g1:7:regs|ALT_INV_dataout\(26),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~24_combout\,
	datad => \inst4|g2:0:buffersB|ALT_INV_F[26]~382_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[26]~383_combout\,
	combout => \inst4|g2:0:buffersB|F[26]~106_combout\);

\inst4|g2:0:buffersB|F[26]~384\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[26]~384_combout\ = ( \inst4|g1:6:regs|dataout\(26) & ( \inst4|g1:22:regs|dataout\(26) & ( (!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(26)) ) ) ) # ( !\inst4|g1:6:regs|dataout\(26) & ( 
-- \inst4|g1:22:regs|dataout\(26) & ( (!\inst4|dec_rdB|Mux31~30_combout\ & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(26)))) ) ) ) # ( \inst4|g1:6:regs|dataout\(26) & ( !\inst4|g1:22:regs|dataout\(26) & ( 
-- (!\inst4|dec_rdB|Mux31~31_combout\ & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(26)))) ) ) ) # ( !\inst4|g1:6:regs|dataout\(26) & ( !\inst4|g1:22:regs|dataout\(26) & ( (!\inst4|dec_rdB|Mux31~30_combout\ & 
-- (!\inst4|dec_rdB|Mux31~31_combout\ & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(26))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000000000000101110110000000010110000101100001011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~29_combout\,
	datab => \inst4|g1:23:regs|ALT_INV_dataout\(26),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~30_combout\,
	datad => \inst4|dec_rdB|ALT_INV_Mux31~31_combout\,
	datae => \inst4|g1:6:regs|ALT_INV_dataout\(26),
	dataf => \inst4|g1:22:regs|ALT_INV_dataout\(26),
	combout => \inst4|g2:0:buffersB|F[26]~384_combout\);

\inst4|g2:0:buffersB|F[26]~385\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[26]~385_combout\ = (\inst4|dec_rdB|Mux31~28_combout\ & !\inst4|g1:17:regs|dataout\(26))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~28_combout\,
	datab => \inst4|g1:17:regs|ALT_INV_dataout\(26),
	combout => \inst4|g2:0:buffersB|F[26]~385_combout\);

\inst4|g2:0:buffersB|F[26]~107\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[26]~107_combout\ = ( \inst4|g2:0:buffersB|F[26]~384_combout\ & ( !\inst4|g2:0:buffersB|F[26]~385_combout\ & ( (!\inst4|dec_rdB|Mux31~26_combout\ & ((!\inst4|dec_rdB|Mux31~27_combout\) # ((\inst4|g1:16:regs|dataout\(26))))) # 
-- (\inst4|dec_rdB|Mux31~26_combout\ & (\inst4|g1:18:regs|dataout\(26) & ((!\inst4|dec_rdB|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(26))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~26_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~27_combout\,
	datac => \inst4|g1:18:regs|ALT_INV_dataout\(26),
	datad => \inst4|g1:16:regs|ALT_INV_dataout\(26),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[26]~384_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[26]~385_combout\,
	combout => \inst4|g2:0:buffersB|F[26]~107_combout\);

\inst4|g2:0:buffersB|F[26]~108\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[26]~108_combout\ = (\inst4|g2:0:buffersB|F[26]~104_combout\ & (\inst4|g2:0:buffersB|F[26]~105_combout\ & (\inst4|g2:0:buffersB|F[26]~106_combout\ & \inst4|g2:0:buffersB|F[26]~107_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersB|ALT_INV_F[26]~104_combout\,
	datab => \inst4|g2:0:buffersB|ALT_INV_F[26]~105_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[26]~106_combout\,
	datad => \inst4|g2:0:buffersB|ALT_INV_F[26]~107_combout\,
	combout => \inst4|g2:0:buffersB|F[26]~108_combout\);

\inst4|g2:0:buffersB|F[26]~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[26]~109_combout\ = (\inst4|g2:0:buffersB|F[26]~103_combout\ & (\inst4|g2:0:buffersB|F[26]~108_combout\ & ((!\inst4|dec_rdB|Mux31~0_combout\) # (\inst4|g1:31:regs|dataout\(26)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001011000000000000101100000000000010110000000000001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~0_combout\,
	datab => \inst4|g1:31:regs|ALT_INV_dataout\(26),
	datac => \inst4|g2:0:buffersB|ALT_INV_F[26]~103_combout\,
	datad => \inst4|g2:0:buffersB|ALT_INV_F[26]~108_combout\,
	combout => \inst4|g2:0:buffersB|F[26]~109_combout\);

\selector|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \selector|Mux5~0_combout\ = (!\selector|Mux31~0_combout\ & ((\inst4|g2:0:buffersB|F[26]~109_combout\))) # (\selector|Mux31~0_combout\ & (\IR|dataout\(15)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \selector|ALT_INV_Mux31~0_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[26]~109_combout\,
	combout => \selector|Mux5~0_combout\);

\ALU|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~13_sumout\ = SUM(( !\selector|Mux4~0_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~10\ ))
-- \ALU|Add0~14\ = CARRY(( !\selector|Mux4~0_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000010001011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(27),
	datab => \IR|ALT_INV_dataout\(26),
	datad => \selector|ALT_INV_Mux4~0_combout\,
	cin => \ALU|Add0~10\,
	sumout => \ALU|Add0~13_sumout\,
	cout => \ALU|Add0~14\);

\inst4|g1:30:regs|dataout[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[27]~37_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:30:regs|dataout\(27));

\inst4|g1:29:regs|dataout[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[27]~37_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:29:regs|dataout\(27));

\inst4|g1:27:regs|dataout[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[27]~37_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:27:regs|dataout\(27));

\inst4|g1:15:regs|dataout[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[27]~37_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:15:regs|dataout\(27));

\inst4|g1:10:regs|dataout[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[27]~37_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:10:regs|dataout\(27));

\inst4|g1:14:regs|dataout[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[27]~37_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux17~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:14:regs|dataout\(27));

\inst4|g2:0:buffersA|F[27]~83\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[27]~83_combout\ = (!\inst4|dec_rdA|Mux31~5_combout\ & (\inst4|dec_rdA|Mux31~6_combout\ & ((!\inst4|g1:14:regs|dataout\(27))))) # (\inst4|dec_rdA|Mux31~5_combout\ & ((!\inst4|g1:10:regs|dataout\(27)) # 
-- ((\inst4|dec_rdA|Mux31~6_combout\ & !\inst4|g1:14:regs|dataout\(27)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001101010000011100110101000001110011010100000111001101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~5_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~6_combout\,
	datac => \inst4|g1:10:regs|ALT_INV_dataout\(27),
	datad => \inst4|g1:14:regs|ALT_INV_dataout\(27),
	combout => \inst4|g2:0:buffersA|F[27]~83_combout\);

\inst4|g2:0:buffersA|F[27]~84\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[27]~84_combout\ = ( !\inst4|g2:0:buffersA|F[27]~83_combout\ & ( (!\inst4|dec_rdA|Mux31~3_combout\ & ((!\inst4|dec_rdA|Mux31~4_combout\) # ((\inst4|g1:15:regs|dataout\(27))))) # (\inst4|dec_rdA|Mux31~3_combout\ & 
-- (\inst4|g1:27:regs|dataout\(27) & ((!\inst4|dec_rdA|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(27))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010101111000000000000000010001100101011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~3_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~4_combout\,
	datac => \inst4|g1:27:regs|ALT_INV_dataout\(27),
	datad => \inst4|g1:15:regs|ALT_INV_dataout\(27),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[27]~83_combout\,
	combout => \inst4|g2:0:buffersA|F[27]~84_combout\);

\inst4|g2:0:buffersA|F[27]~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[27]~85_combout\ = ( \inst4|g2:0:buffersA|F[27]~84_combout\ & ( (!\inst4|dec_rdA|Mux31~1_combout\ & ((!\inst4|dec_rdA|Mux31~2_combout\) # ((\inst4|g1:29:regs|dataout\(27))))) # (\inst4|dec_rdA|Mux31~1_combout\ & 
-- (\inst4|g1:30:regs|dataout\(27) & ((!\inst4|dec_rdA|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(27))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~1_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~2_combout\,
	datac => \inst4|g1:30:regs|ALT_INV_dataout\(27),
	datad => \inst4|g1:29:regs|ALT_INV_dataout\(27),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[27]~84_combout\,
	combout => \inst4|g2:0:buffersA|F[27]~85_combout\);

\inst4|g1:26:regs|dataout[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[27]~37_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:26:regs|dataout\(27));

\inst4|g1:19:regs|dataout[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[27]~37_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:19:regs|dataout\(27));

\inst4|g1:21:regs|dataout[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[27]~37_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:21:regs|dataout\(27));

\inst4|g1:13:regs|dataout[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[27]~37_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:13:regs|dataout\(27));

\inst4|g1:9:regs|dataout[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[27]~37_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux22~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:9:regs|dataout\(27));

\inst4|g1:11:regs|dataout[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[27]~37_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux20~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:11:regs|dataout\(27));

\inst4|g2:0:buffersA|F[27]~86\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[27]~86_combout\ = (!\inst4|dec_rdA|Mux31~11_combout\ & (\inst4|dec_rdA|Mux31~12_combout\ & ((!\inst4|g1:11:regs|dataout\(27))))) # (\inst4|dec_rdA|Mux31~11_combout\ & ((!\inst4|g1:9:regs|dataout\(27)) # 
-- ((\inst4|dec_rdA|Mux31~12_combout\ & !\inst4|g1:11:regs|dataout\(27)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001101010000011100110101000001110011010100000111001101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~11_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~12_combout\,
	datac => \inst4|g1:9:regs|ALT_INV_dataout\(27),
	datad => \inst4|g1:11:regs|ALT_INV_dataout\(27),
	combout => \inst4|g2:0:buffersA|F[27]~86_combout\);

\inst4|g2:0:buffersA|F[27]~87\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[27]~87_combout\ = ( !\inst4|g2:0:buffersA|F[27]~86_combout\ & ( (!\inst4|dec_rdA|Mux31~9_combout\ & ((!\inst4|dec_rdA|Mux31~10_combout\) # ((\inst4|g1:13:regs|dataout\(27))))) # (\inst4|dec_rdA|Mux31~9_combout\ & 
-- (\inst4|g1:21:regs|dataout\(27) & ((!\inst4|dec_rdA|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(27))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010101111000000000000000010001100101011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~9_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~10_combout\,
	datac => \inst4|g1:21:regs|ALT_INV_dataout\(27),
	datad => \inst4|g1:13:regs|ALT_INV_dataout\(27),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[27]~86_combout\,
	combout => \inst4|g2:0:buffersA|F[27]~87_combout\);

\inst4|g2:0:buffersA|F[27]~88\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[27]~88_combout\ = ( \inst4|g2:0:buffersA|F[27]~87_combout\ & ( (!\inst4|dec_rdA|Mux31~7_combout\ & ((!\inst4|dec_rdA|Mux31~8_combout\) # ((\inst4|g1:19:regs|dataout\(27))))) # (\inst4|dec_rdA|Mux31~7_combout\ & 
-- (\inst4|g1:26:regs|dataout\(27) & ((!\inst4|dec_rdA|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(27))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~7_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~8_combout\,
	datac => \inst4|g1:26:regs|ALT_INV_dataout\(27),
	datad => \inst4|g1:19:regs|ALT_INV_dataout\(27),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[27]~87_combout\,
	combout => \inst4|g2:0:buffersA|F[27]~88_combout\);

\inst4|g1:25:regs|dataout[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[27]~37_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:25:regs|dataout\(27));

\inst4|g1:24:regs|dataout[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[27]~37_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:24:regs|dataout\(27));

\inst4|g1:28:regs|dataout[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[27]~37_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:28:regs|dataout\(27));

\inst4|g1:20:regs|dataout[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[27]~37_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:20:regs|dataout\(27));

\inst4|g1:8:regs|dataout[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[27]~37_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:8:regs|dataout\(27));

\inst4|g1:12:regs|dataout[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[27]~37_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:12:regs|dataout\(27));

\inst4|g2:0:buffersA|F[27]~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[27]~89_combout\ = (!\inst4|dec_rdA|Mux31~17_combout\ & (\inst4|dec_rdA|Mux31~18_combout\ & ((!\inst4|g1:12:regs|dataout\(27))))) # (\inst4|dec_rdA|Mux31~17_combout\ & ((!\inst4|g1:8:regs|dataout\(27)) # 
-- ((\inst4|dec_rdA|Mux31~18_combout\ & !\inst4|g1:12:regs|dataout\(27)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001101010000011100110101000001110011010100000111001101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~17_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~18_combout\,
	datac => \inst4|g1:8:regs|ALT_INV_dataout\(27),
	datad => \inst4|g1:12:regs|ALT_INV_dataout\(27),
	combout => \inst4|g2:0:buffersA|F[27]~89_combout\);

\inst4|g2:0:buffersA|F[27]~90\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[27]~90_combout\ = ( !\inst4|g2:0:buffersA|F[27]~89_combout\ & ( (!\inst4|dec_rdA|Mux31~15_combout\ & ((!\inst4|dec_rdA|Mux31~16_combout\) # ((\inst4|g1:20:regs|dataout\(27))))) # (\inst4|dec_rdA|Mux31~15_combout\ & 
-- (\inst4|g1:28:regs|dataout\(27) & ((!\inst4|dec_rdA|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(27))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010101111000000000000000010001100101011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~15_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~16_combout\,
	datac => \inst4|g1:28:regs|ALT_INV_dataout\(27),
	datad => \inst4|g1:20:regs|ALT_INV_dataout\(27),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[27]~89_combout\,
	combout => \inst4|g2:0:buffersA|F[27]~90_combout\);

\inst4|g2:0:buffersA|F[27]~91\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[27]~91_combout\ = ( \inst4|g2:0:buffersA|F[27]~90_combout\ & ( (!\inst4|dec_rdA|Mux31~13_combout\ & ((!\inst4|dec_rdA|Mux31~14_combout\) # ((\inst4|g1:24:regs|dataout\(27))))) # (\inst4|dec_rdA|Mux31~13_combout\ & 
-- (\inst4|g1:25:regs|dataout\(27) & ((!\inst4|dec_rdA|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(27))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~13_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~14_combout\,
	datac => \inst4|g1:25:regs|ALT_INV_dataout\(27),
	datad => \inst4|g1:24:regs|ALT_INV_dataout\(27),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[27]~90_combout\,
	combout => \inst4|g2:0:buffersA|F[27]~91_combout\);

\inst4|g1:7:regs|dataout[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[27]~37_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:7:regs|dataout\(27));

\inst4|g1:3:regs|dataout[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[27]~37_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:3:regs|dataout\(27));

\inst4|g1:5:regs|dataout[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[27]~37_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:5:regs|dataout\(27));

\inst4|g1:4:regs|dataout[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[27]~37_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:4:regs|dataout\(27));

\inst4|g1:2:regs|dataout[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[27]~37_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:2:regs|dataout\(27));

\inst4|g1:1:regs|dataout[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[27]~37_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:1:regs|dataout\(27));

\inst4|g2:0:buffersA|F[27]~92\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[27]~92_combout\ = ( \inst4|g1:1:regs|dataout\(27) & ( (!\inst4|dec_rdA|Mux31~24_combout\ & ((!\inst4|dec_rdA|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(27)))) ) ) # ( !\inst4|g1:1:regs|dataout\(27) & ( 
-- (!\inst4|dec_rdA|Mux31~24_combout\ & (!\inst4|dec_rdA|Mux31~25_combout\ & ((!\inst4|dec_rdA|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(27))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000100010001100110010000000110000001000100011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~23_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~24_combout\,
	datac => \inst4|dec_rdA|ALT_INV_Mux31~25_combout\,
	datad => \inst4|g1:2:regs|ALT_INV_dataout\(27),
	datae => \inst4|g1:1:regs|ALT_INV_dataout\(27),
	combout => \inst4|g2:0:buffersA|F[27]~92_combout\);

\inst4|g2:0:buffersA|F[27]~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[27]~93_combout\ = ( \inst4|g2:0:buffersA|F[27]~92_combout\ & ( (!\inst4|dec_rdA|Mux31~21_combout\ & ((!\inst4|dec_rdA|Mux31~22_combout\) # ((\inst4|g1:4:regs|dataout\(27))))) # (\inst4|dec_rdA|Mux31~21_combout\ & 
-- (\inst4|g1:5:regs|dataout\(27) & ((!\inst4|dec_rdA|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(27))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~21_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~22_combout\,
	datac => \inst4|g1:5:regs|ALT_INV_dataout\(27),
	datad => \inst4|g1:4:regs|ALT_INV_dataout\(27),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[27]~92_combout\,
	combout => \inst4|g2:0:buffersA|F[27]~93_combout\);

\inst4|g2:0:buffersA|F[27]~94\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[27]~94_combout\ = ( \inst4|g2:0:buffersA|F[27]~93_combout\ & ( (!\inst4|dec_rdA|Mux31~19_combout\ & ((!\inst4|dec_rdA|Mux31~20_combout\) # ((\inst4|g1:3:regs|dataout\(27))))) # (\inst4|dec_rdA|Mux31~19_combout\ & 
-- (\inst4|g1:7:regs|dataout\(27) & ((!\inst4|dec_rdA|Mux31~20_combout\) # (\inst4|g1:3:regs|dataout\(27))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~19_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~20_combout\,
	datac => \inst4|g1:7:regs|ALT_INV_dataout\(27),
	datad => \inst4|g1:3:regs|ALT_INV_dataout\(27),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[27]~93_combout\,
	combout => \inst4|g2:0:buffersA|F[27]~94_combout\);

\inst4|g1:18:regs|dataout[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[27]~37_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:18:regs|dataout\(27));

\inst4|g1:16:regs|dataout[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[27]~37_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:16:regs|dataout\(27));

\inst4|g1:17:regs|dataout[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[27]~37_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:17:regs|dataout\(27));

\inst4|g1:23:regs|dataout[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[27]~37_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:23:regs|dataout\(27));

\inst4|g1:6:regs|dataout[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[27]~37_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:6:regs|dataout\(27));

\inst4|g1:22:regs|dataout[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[27]~37_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:22:regs|dataout\(27));

\inst4|g2:0:buffersA|F[27]~95\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[27]~95_combout\ = (!\inst4|dec_rdA|Mux31~30_combout\ & (\inst4|dec_rdA|Mux31~31_combout\ & ((!\inst4|g1:22:regs|dataout\(27))))) # (\inst4|dec_rdA|Mux31~30_combout\ & ((!\inst4|g1:6:regs|dataout\(27)) # 
-- ((\inst4|dec_rdA|Mux31~31_combout\ & !\inst4|g1:22:regs|dataout\(27)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001101010000011100110101000001110011010100000111001101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~30_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~31_combout\,
	datac => \inst4|g1:6:regs|ALT_INV_dataout\(27),
	datad => \inst4|g1:22:regs|ALT_INV_dataout\(27),
	combout => \inst4|g2:0:buffersA|F[27]~95_combout\);

\inst4|g2:0:buffersA|F[27]~96\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[27]~96_combout\ = ( !\inst4|g2:0:buffersA|F[27]~95_combout\ & ( (!\inst4|dec_rdA|Mux31~28_combout\ & ((!\inst4|dec_rdA|Mux31~29_combout\) # ((\inst4|g1:23:regs|dataout\(27))))) # (\inst4|dec_rdA|Mux31~28_combout\ & 
-- (\inst4|g1:17:regs|dataout\(27) & ((!\inst4|dec_rdA|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(27))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010101111000000000000000010001100101011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~28_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~29_combout\,
	datac => \inst4|g1:17:regs|ALT_INV_dataout\(27),
	datad => \inst4|g1:23:regs|ALT_INV_dataout\(27),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[27]~95_combout\,
	combout => \inst4|g2:0:buffersA|F[27]~96_combout\);

\inst4|g2:0:buffersA|F[27]~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[27]~97_combout\ = ( \inst4|g2:0:buffersA|F[27]~96_combout\ & ( (!\inst4|dec_rdA|Mux31~26_combout\ & ((!\inst4|dec_rdA|Mux31~27_combout\) # ((\inst4|g1:16:regs|dataout\(27))))) # (\inst4|dec_rdA|Mux31~26_combout\ & 
-- (\inst4|g1:18:regs|dataout\(27) & ((!\inst4|dec_rdA|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(27))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~26_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~27_combout\,
	datac => \inst4|g1:18:regs|ALT_INV_dataout\(27),
	datad => \inst4|g1:16:regs|ALT_INV_dataout\(27),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[27]~96_combout\,
	combout => \inst4|g2:0:buffersA|F[27]~97_combout\);

\inst4|g2:0:buffersA|F[27]~98\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[27]~98_combout\ = (\inst4|g2:0:buffersA|F[27]~88_combout\ & (\inst4|g2:0:buffersA|F[27]~91_combout\ & (\inst4|g2:0:buffersA|F[27]~94_combout\ & \inst4|g2:0:buffersA|F[27]~97_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersA|ALT_INV_F[27]~88_combout\,
	datab => \inst4|g2:0:buffersA|ALT_INV_F[27]~91_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[27]~94_combout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[27]~97_combout\,
	combout => \inst4|g2:0:buffersA|F[27]~98_combout\);

\inst4|g2:0:buffersA|F[27]~99\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[27]~99_combout\ = (\inst4|g2:0:buffersA|F[27]~85_combout\ & (\inst4|g2:0:buffersA|F[27]~98_combout\ & ((!\inst4|dec_rdA|Mux31~0_combout\) # (\inst4|g1:31:regs|dataout\(27)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001011000000000000101100000000000010110000000000001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~0_combout\,
	datab => \inst4|g1:31:regs|ALT_INV_dataout\(27),
	datac => \inst4|g2:0:buffersA|ALT_INV_F[27]~85_combout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[27]~98_combout\,
	combout => \inst4|g2:0:buffersA|F[27]~99_combout\);

\ALU|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~13_sumout\ = SUM(( \ALU|Add0~13_sumout\ ) + ( \inst4|g2:0:buffersA|F[27]~99_combout\ ) + ( \ALU|Add1~10\ ))
-- \ALU|Add1~14\ = CARRY(( \ALU|Add0~13_sumout\ ) + ( \inst4|g2:0:buffersA|F[27]~99_combout\ ) + ( \ALU|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALU|ALT_INV_Add0~13_sumout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[27]~99_combout\,
	cin => \ALU|Add1~10\,
	sumout => \ALU|Add1~13_sumout\,
	cout => \ALU|Add1~14\);

\ALU|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux5~0_combout\ = ( \ALU|Add1~13_sumout\ & ( (!\IR|dataout\(27)) # ((!\IR|dataout\(26) & (\ALU|Add0~13_sumout\ & \inst4|g2:0:buffersA|F[27]~99_combout\)) # (\IR|dataout\(26) & ((\inst4|g2:0:buffersA|F[27]~99_combout\) # (\ALU|Add0~13_sumout\)))) ) ) 
-- # ( !\ALU|Add1~13_sumout\ & ( (\IR|dataout\(27) & ((!\IR|dataout\(26) & (\ALU|Add0~13_sumout\ & \inst4|g2:0:buffersA|F[27]~99_combout\)) # (\IR|dataout\(26) & ((\inst4|g2:0:buffersA|F[27]~99_combout\) # (\ALU|Add0~13_sumout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010011110011011101111100000001000100111100110111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(26),
	datab => \IR|ALT_INV_dataout\(27),
	datac => \ALU|ALT_INV_Add0~13_sumout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[27]~99_combout\,
	datae => \ALU|ALT_INV_Add1~13_sumout\,
	combout => \ALU|Mux5~0_combout\);

\IO_IN[27]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IO_IN(27),
	o => \IO_IN[27]~input_o\);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a27\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "dmemory.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memory:D-Memory|altsyncram:ram_rtl_0|altsyncram_auc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \UC|DM_Wr~q\,
	portare => VCC,
	clk0 => \clock~input_o\,
	portadatain => \D-Memory|ram_rtl_0|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \D-Memory|ram_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \D-Memory|ram_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus\);

\tri1[27]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \tri1[27]~37_combout\ = ( \IO_IN[27]~input_o\ & ( \D-Memory|ram_rtl_0|auto_generated|ram_block1a27~portadataout\ & ( (!\UC|ALU_2_DBus~q\) # (\ALU|Mux5~0_combout\) ) ) ) # ( !\IO_IN[27]~input_o\ & ( 
-- \D-Memory|ram_rtl_0|auto_generated|ram_block1a27~portadataout\ & ( (!\UC|IO_2_Reg~q\ & ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux5~0_combout\))) ) ) ) # ( \IO_IN[27]~input_o\ & ( !\D-Memory|ram_rtl_0|auto_generated|ram_block1a27~portadataout\ & ( (!\UC|DM_Rd~q\ & 
-- ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux5~0_combout\))) ) ) ) # ( !\IO_IN[27]~input_o\ & ( !\D-Memory|ram_rtl_0|auto_generated|ram_block1a27~portadataout\ & ( (!\UC|DM_Rd~q\ & (!\UC|IO_2_Reg~q\ & ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux5~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000100010001100110010100000111100001010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_ALU_2_DBus~q\,
	datab => \UC|ALT_INV_DM_Rd~q\,
	datac => \UC|ALT_INV_IO_2_Reg~q\,
	datad => \ALU|ALT_INV_Mux5~0_combout\,
	datae => \ALT_INV_IO_IN[27]~input_o\,
	dataf => \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a27~portadataout\,
	combout => \tri1[27]~37_combout\);

\inst4|g1:31:regs|dataout[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[27]~37_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:31:regs|dataout\(27));

\inst4|g2:0:buffersB|F[27]~92\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[27]~92_combout\ = (!\inst4|dec_rdB|Mux31~5_combout\ & (\inst4|dec_rdB|Mux31~6_combout\ & ((!\inst4|g1:14:regs|dataout\(27))))) # (\inst4|dec_rdB|Mux31~5_combout\ & ((!\inst4|g1:10:regs|dataout\(27)) # 
-- ((\inst4|dec_rdB|Mux31~6_combout\ & !\inst4|g1:14:regs|dataout\(27)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001101010000011100110101000001110011010100000111001101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~5_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~6_combout\,
	datac => \inst4|g1:10:regs|ALT_INV_dataout\(27),
	datad => \inst4|g1:14:regs|ALT_INV_dataout\(27),
	combout => \inst4|g2:0:buffersB|F[27]~92_combout\);

\inst4|g2:0:buffersB|F[27]~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[27]~93_combout\ = ( !\inst4|g2:0:buffersB|F[27]~92_combout\ & ( (!\inst4|dec_rdB|Mux31~3_combout\ & ((!\inst4|dec_rdB|Mux31~4_combout\) # ((\inst4|g1:15:regs|dataout\(27))))) # (\inst4|dec_rdB|Mux31~3_combout\ & 
-- (\inst4|g1:27:regs|dataout\(27) & ((!\inst4|dec_rdB|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(27))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010101111000000000000000010001100101011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~3_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~4_combout\,
	datac => \inst4|g1:27:regs|ALT_INV_dataout\(27),
	datad => \inst4|g1:15:regs|ALT_INV_dataout\(27),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[27]~92_combout\,
	combout => \inst4|g2:0:buffersB|F[27]~93_combout\);

\inst4|g2:0:buffersB|F[27]~94\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[27]~94_combout\ = ( \inst4|g2:0:buffersB|F[27]~93_combout\ & ( (!\inst4|dec_rdB|Mux31~1_combout\ & ((!\inst4|dec_rdB|Mux31~2_combout\) # ((\inst4|g1:29:regs|dataout\(27))))) # (\inst4|dec_rdB|Mux31~1_combout\ & 
-- (\inst4|g1:30:regs|dataout\(27) & ((!\inst4|dec_rdB|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(27))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~1_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~2_combout\,
	datac => \inst4|g1:30:regs|ALT_INV_dataout\(27),
	datad => \inst4|g1:29:regs|ALT_INV_dataout\(27),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[27]~93_combout\,
	combout => \inst4|g2:0:buffersB|F[27]~94_combout\);

\inst4|g2:0:buffersB|F[27]~404\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[27]~404_combout\ = ( \inst4|g1:9:regs|dataout\(27) & ( \inst4|g1:11:regs|dataout\(27) & ( (!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(27)) ) ) ) # ( !\inst4|g1:9:regs|dataout\(27) & ( 
-- \inst4|g1:11:regs|dataout\(27) & ( (!\inst4|dec_rdB|Mux31~11_combout\ & ((!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(27)))) ) ) ) # ( \inst4|g1:9:regs|dataout\(27) & ( !\inst4|g1:11:regs|dataout\(27) & ( 
-- (!\inst4|dec_rdB|Mux31~12_combout\ & ((!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(27)))) ) ) ) # ( !\inst4|g1:9:regs|dataout\(27) & ( !\inst4|g1:11:regs|dataout\(27) & ( (!\inst4|dec_rdB|Mux31~11_combout\ & 
-- (!\inst4|dec_rdB|Mux31~12_combout\ & ((!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(27))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000000000000101110110000000010110000101100001011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~10_combout\,
	datab => \inst4|g1:13:regs|ALT_INV_dataout\(27),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~11_combout\,
	datad => \inst4|dec_rdB|ALT_INV_Mux31~12_combout\,
	datae => \inst4|g1:9:regs|ALT_INV_dataout\(27),
	dataf => \inst4|g1:11:regs|ALT_INV_dataout\(27),
	combout => \inst4|g2:0:buffersB|F[27]~404_combout\);

\inst4|g2:0:buffersB|F[27]~405\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[27]~405_combout\ = (\inst4|dec_rdB|Mux31~9_combout\ & !\inst4|g1:21:regs|dataout\(27))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~9_combout\,
	datab => \inst4|g1:21:regs|ALT_INV_dataout\(27),
	combout => \inst4|g2:0:buffersB|F[27]~405_combout\);

\inst4|g2:0:buffersB|F[27]~95\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[27]~95_combout\ = ( \inst4|g2:0:buffersB|F[27]~404_combout\ & ( !\inst4|g2:0:buffersB|F[27]~405_combout\ & ( (!\inst4|dec_rdB|Mux31~7_combout\ & ((!\inst4|dec_rdB|Mux31~8_combout\) # ((\inst4|g1:19:regs|dataout\(27))))) # 
-- (\inst4|dec_rdB|Mux31~7_combout\ & (\inst4|g1:26:regs|dataout\(27) & ((!\inst4|dec_rdB|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(27))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~7_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~8_combout\,
	datac => \inst4|g1:26:regs|ALT_INV_dataout\(27),
	datad => \inst4|g1:19:regs|ALT_INV_dataout\(27),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[27]~404_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[27]~405_combout\,
	combout => \inst4|g2:0:buffersB|F[27]~95_combout\);

\inst4|g2:0:buffersB|F[27]~402\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[27]~402_combout\ = ( \inst4|g1:8:regs|dataout\(27) & ( \inst4|g1:12:regs|dataout\(27) & ( (!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(27)) ) ) ) # ( !\inst4|g1:8:regs|dataout\(27) & ( 
-- \inst4|g1:12:regs|dataout\(27) & ( (!\inst4|dec_rdB|Mux31~17_combout\ & ((!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(27)))) ) ) ) # ( \inst4|g1:8:regs|dataout\(27) & ( !\inst4|g1:12:regs|dataout\(27) & ( 
-- (!\inst4|dec_rdB|Mux31~18_combout\ & ((!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(27)))) ) ) ) # ( !\inst4|g1:8:regs|dataout\(27) & ( !\inst4|g1:12:regs|dataout\(27) & ( (!\inst4|dec_rdB|Mux31~17_combout\ & 
-- (!\inst4|dec_rdB|Mux31~18_combout\ & ((!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(27))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000000000000101110110000000010110000101100001011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~16_combout\,
	datab => \inst4|g1:20:regs|ALT_INV_dataout\(27),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~17_combout\,
	datad => \inst4|dec_rdB|ALT_INV_Mux31~18_combout\,
	datae => \inst4|g1:8:regs|ALT_INV_dataout\(27),
	dataf => \inst4|g1:12:regs|ALT_INV_dataout\(27),
	combout => \inst4|g2:0:buffersB|F[27]~402_combout\);

\inst4|g2:0:buffersB|F[27]~403\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[27]~403_combout\ = (\inst4|dec_rdB|Mux31~15_combout\ & !\inst4|g1:28:regs|dataout\(27))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~15_combout\,
	datab => \inst4|g1:28:regs|ALT_INV_dataout\(27),
	combout => \inst4|g2:0:buffersB|F[27]~403_combout\);

\inst4|g2:0:buffersB|F[27]~96\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[27]~96_combout\ = ( \inst4|g2:0:buffersB|F[27]~402_combout\ & ( !\inst4|g2:0:buffersB|F[27]~403_combout\ & ( (!\inst4|dec_rdB|Mux31~13_combout\ & ((!\inst4|dec_rdB|Mux31~14_combout\) # ((\inst4|g1:24:regs|dataout\(27))))) # 
-- (\inst4|dec_rdB|Mux31~13_combout\ & (\inst4|g1:25:regs|dataout\(27) & ((!\inst4|dec_rdB|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(27))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~13_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~14_combout\,
	datac => \inst4|g1:25:regs|ALT_INV_dataout\(27),
	datad => \inst4|g1:24:regs|ALT_INV_dataout\(27),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[27]~402_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[27]~403_combout\,
	combout => \inst4|g2:0:buffersB|F[27]~96_combout\);

\inst4|g2:0:buffersB|F[27]~398\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[27]~398_combout\ = ( \inst4|g1:2:regs|dataout\(27) & ( \inst4|g1:1:regs|dataout\(27) & ( (!\inst4|dec_rdB|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(27)) ) ) ) # ( !\inst4|g1:2:regs|dataout\(27) & ( 
-- \inst4|g1:1:regs|dataout\(27) & ( (!\inst4|dec_rdB|Mux31~23_combout\ & ((!\inst4|dec_rdB|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(27)))) ) ) ) # ( \inst4|g1:2:regs|dataout\(27) & ( !\inst4|g1:1:regs|dataout\(27) & ( 
-- (!\inst4|dec_rdB|Mux31~25_combout\ & ((!\inst4|dec_rdB|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(27)))) ) ) ) # ( !\inst4|g1:2:regs|dataout\(27) & ( !\inst4|g1:1:regs|dataout\(27) & ( (!\inst4|dec_rdB|Mux31~23_combout\ & 
-- (!\inst4|dec_rdB|Mux31~25_combout\ & ((!\inst4|dec_rdB|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(27))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000000000000101110110000000010110000101100001011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~22_combout\,
	datab => \inst4|g1:4:regs|ALT_INV_dataout\(27),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~23_combout\,
	datad => \inst4|dec_rdB|ALT_INV_Mux31~25_combout\,
	datae => \inst4|g1:2:regs|ALT_INV_dataout\(27),
	dataf => \inst4|g1:1:regs|ALT_INV_dataout\(27),
	combout => \inst4|g2:0:buffersB|F[27]~398_combout\);

\inst4|g2:0:buffersB|F[27]~399\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[27]~399_combout\ = (!\inst4|dec_rdB|Mux31~20_combout\ & (((\inst4|dec_rdB|Mux31~21_combout\ & !\inst4|g1:5:regs|dataout\(27))))) # (\inst4|dec_rdB|Mux31~20_combout\ & ((!\inst4|g1:3:regs|dataout\(27)) # 
-- ((\inst4|dec_rdB|Mux31~21_combout\ & !\inst4|g1:5:regs|dataout\(27)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100111101000100010011110100010001001111010001000100111101000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~20_combout\,
	datab => \inst4|g1:3:regs|ALT_INV_dataout\(27),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~21_combout\,
	datad => \inst4|g1:5:regs|ALT_INV_dataout\(27),
	combout => \inst4|g2:0:buffersB|F[27]~399_combout\);

\inst4|g2:0:buffersB|F[27]~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[27]~97_combout\ = ( !\inst4|g2:0:buffersB|F[27]~399_combout\ & ( (!\inst4|dec_rdB|Mux31~24_combout\ & (\inst4|g2:0:buffersB|F[27]~398_combout\ & ((!\inst4|dec_rdB|Mux31~19_combout\) # (\inst4|g1:7:regs|dataout\(27))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010110000000000000000000000000000101100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~19_combout\,
	datab => \inst4|g1:7:regs|ALT_INV_dataout\(27),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~24_combout\,
	datad => \inst4|g2:0:buffersB|ALT_INV_F[27]~398_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[27]~399_combout\,
	combout => \inst4|g2:0:buffersB|F[27]~97_combout\);

\inst4|g2:0:buffersB|F[27]~400\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[27]~400_combout\ = ( \inst4|g1:6:regs|dataout\(27) & ( \inst4|g1:22:regs|dataout\(27) & ( (!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(27)) ) ) ) # ( !\inst4|g1:6:regs|dataout\(27) & ( 
-- \inst4|g1:22:regs|dataout\(27) & ( (!\inst4|dec_rdB|Mux31~30_combout\ & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(27)))) ) ) ) # ( \inst4|g1:6:regs|dataout\(27) & ( !\inst4|g1:22:regs|dataout\(27) & ( 
-- (!\inst4|dec_rdB|Mux31~31_combout\ & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(27)))) ) ) ) # ( !\inst4|g1:6:regs|dataout\(27) & ( !\inst4|g1:22:regs|dataout\(27) & ( (!\inst4|dec_rdB|Mux31~30_combout\ & 
-- (!\inst4|dec_rdB|Mux31~31_combout\ & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(27))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000000000000101110110000000010110000101100001011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~29_combout\,
	datab => \inst4|g1:23:regs|ALT_INV_dataout\(27),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~30_combout\,
	datad => \inst4|dec_rdB|ALT_INV_Mux31~31_combout\,
	datae => \inst4|g1:6:regs|ALT_INV_dataout\(27),
	dataf => \inst4|g1:22:regs|ALT_INV_dataout\(27),
	combout => \inst4|g2:0:buffersB|F[27]~400_combout\);

\inst4|g2:0:buffersB|F[27]~401\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[27]~401_combout\ = (\inst4|dec_rdB|Mux31~28_combout\ & !\inst4|g1:17:regs|dataout\(27))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~28_combout\,
	datab => \inst4|g1:17:regs|ALT_INV_dataout\(27),
	combout => \inst4|g2:0:buffersB|F[27]~401_combout\);

\inst4|g2:0:buffersB|F[27]~98\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[27]~98_combout\ = ( \inst4|g2:0:buffersB|F[27]~400_combout\ & ( !\inst4|g2:0:buffersB|F[27]~401_combout\ & ( (!\inst4|dec_rdB|Mux31~26_combout\ & ((!\inst4|dec_rdB|Mux31~27_combout\) # ((\inst4|g1:16:regs|dataout\(27))))) # 
-- (\inst4|dec_rdB|Mux31~26_combout\ & (\inst4|g1:18:regs|dataout\(27) & ((!\inst4|dec_rdB|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(27))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~26_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~27_combout\,
	datac => \inst4|g1:18:regs|ALT_INV_dataout\(27),
	datad => \inst4|g1:16:regs|ALT_INV_dataout\(27),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[27]~400_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[27]~401_combout\,
	combout => \inst4|g2:0:buffersB|F[27]~98_combout\);

\inst4|g2:0:buffersB|F[27]~99\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[27]~99_combout\ = (\inst4|g2:0:buffersB|F[27]~95_combout\ & (\inst4|g2:0:buffersB|F[27]~96_combout\ & (\inst4|g2:0:buffersB|F[27]~97_combout\ & \inst4|g2:0:buffersB|F[27]~98_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersB|ALT_INV_F[27]~95_combout\,
	datab => \inst4|g2:0:buffersB|ALT_INV_F[27]~96_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[27]~97_combout\,
	datad => \inst4|g2:0:buffersB|ALT_INV_F[27]~98_combout\,
	combout => \inst4|g2:0:buffersB|F[27]~99_combout\);

\inst4|g2:0:buffersB|F[27]~100\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[27]~100_combout\ = (\inst4|g2:0:buffersB|F[27]~94_combout\ & (\inst4|g2:0:buffersB|F[27]~99_combout\ & ((!\inst4|dec_rdB|Mux31~0_combout\) # (\inst4|g1:31:regs|dataout\(27)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001011000000000000101100000000000010110000000000001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~0_combout\,
	datab => \inst4|g1:31:regs|ALT_INV_dataout\(27),
	datac => \inst4|g2:0:buffersB|ALT_INV_F[27]~94_combout\,
	datad => \inst4|g2:0:buffersB|ALT_INV_F[27]~99_combout\,
	combout => \inst4|g2:0:buffersB|F[27]~100_combout\);

\selector|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \selector|Mux4~0_combout\ = (!\selector|Mux31~0_combout\ & ((\inst4|g2:0:buffersB|F[27]~100_combout\))) # (\selector|Mux31~0_combout\ & (\IR|dataout\(15)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \selector|ALT_INV_Mux31~0_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[27]~100_combout\,
	combout => \selector|Mux4~0_combout\);

\ALU|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~33_sumout\ = SUM(( !\selector|Mux3~0_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~14\ ))
-- \ALU|Add0~34\ = CARRY(( !\selector|Mux3~0_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000010001011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(27),
	datab => \IR|ALT_INV_dataout\(26),
	datad => \selector|ALT_INV_Mux3~0_combout\,
	cin => \ALU|Add0~14\,
	sumout => \ALU|Add0~33_sumout\,
	cout => \ALU|Add0~34\);

\inst4|g1:30:regs|dataout[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[28]~36_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:30:regs|dataout\(28));

\inst4|g1:29:regs|dataout[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[28]~36_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:29:regs|dataout\(28));

\inst4|g1:27:regs|dataout[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[28]~36_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:27:regs|dataout\(28));

\inst4|g1:15:regs|dataout[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[28]~36_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:15:regs|dataout\(28));

\inst4|g1:10:regs|dataout[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[28]~36_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:10:regs|dataout\(28));

\inst4|g1:14:regs|dataout[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[28]~36_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux17~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:14:regs|dataout\(28));

\inst4|g2:0:buffersA|F[28]~168\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[28]~168_combout\ = (!\inst4|dec_rdA|Mux31~5_combout\ & (\inst4|dec_rdA|Mux31~6_combout\ & ((!\inst4|g1:14:regs|dataout\(28))))) # (\inst4|dec_rdA|Mux31~5_combout\ & ((!\inst4|g1:10:regs|dataout\(28)) # 
-- ((\inst4|dec_rdA|Mux31~6_combout\ & !\inst4|g1:14:regs|dataout\(28)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001101010000011100110101000001110011010100000111001101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~5_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~6_combout\,
	datac => \inst4|g1:10:regs|ALT_INV_dataout\(28),
	datad => \inst4|g1:14:regs|ALT_INV_dataout\(28),
	combout => \inst4|g2:0:buffersA|F[28]~168_combout\);

\inst4|g2:0:buffersA|F[28]~169\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[28]~169_combout\ = ( !\inst4|g2:0:buffersA|F[28]~168_combout\ & ( (!\inst4|dec_rdA|Mux31~3_combout\ & ((!\inst4|dec_rdA|Mux31~4_combout\) # ((\inst4|g1:15:regs|dataout\(28))))) # (\inst4|dec_rdA|Mux31~3_combout\ & 
-- (\inst4|g1:27:regs|dataout\(28) & ((!\inst4|dec_rdA|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(28))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010101111000000000000000010001100101011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~3_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~4_combout\,
	datac => \inst4|g1:27:regs|ALT_INV_dataout\(28),
	datad => \inst4|g1:15:regs|ALT_INV_dataout\(28),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[28]~168_combout\,
	combout => \inst4|g2:0:buffersA|F[28]~169_combout\);

\inst4|g2:0:buffersA|F[28]~170\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[28]~170_combout\ = ( \inst4|g2:0:buffersA|F[28]~169_combout\ & ( (!\inst4|dec_rdA|Mux31~1_combout\ & ((!\inst4|dec_rdA|Mux31~2_combout\) # ((\inst4|g1:29:regs|dataout\(28))))) # (\inst4|dec_rdA|Mux31~1_combout\ & 
-- (\inst4|g1:30:regs|dataout\(28) & ((!\inst4|dec_rdA|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(28))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~1_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~2_combout\,
	datac => \inst4|g1:30:regs|ALT_INV_dataout\(28),
	datad => \inst4|g1:29:regs|ALT_INV_dataout\(28),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[28]~169_combout\,
	combout => \inst4|g2:0:buffersA|F[28]~170_combout\);

\inst4|g1:26:regs|dataout[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[28]~36_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:26:regs|dataout\(28));

\inst4|g1:19:regs|dataout[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[28]~36_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:19:regs|dataout\(28));

\inst4|g1:21:regs|dataout[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[28]~36_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:21:regs|dataout\(28));

\inst4|g1:13:regs|dataout[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[28]~36_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:13:regs|dataout\(28));

\inst4|g1:9:regs|dataout[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[28]~36_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux22~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:9:regs|dataout\(28));

\inst4|g1:11:regs|dataout[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[28]~36_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux20~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:11:regs|dataout\(28));

\inst4|g2:0:buffersA|F[28]~171\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[28]~171_combout\ = (!\inst4|dec_rdA|Mux31~11_combout\ & (\inst4|dec_rdA|Mux31~12_combout\ & ((!\inst4|g1:11:regs|dataout\(28))))) # (\inst4|dec_rdA|Mux31~11_combout\ & ((!\inst4|g1:9:regs|dataout\(28)) # 
-- ((\inst4|dec_rdA|Mux31~12_combout\ & !\inst4|g1:11:regs|dataout\(28)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001101010000011100110101000001110011010100000111001101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~11_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~12_combout\,
	datac => \inst4|g1:9:regs|ALT_INV_dataout\(28),
	datad => \inst4|g1:11:regs|ALT_INV_dataout\(28),
	combout => \inst4|g2:0:buffersA|F[28]~171_combout\);

\inst4|g2:0:buffersA|F[28]~172\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[28]~172_combout\ = ( !\inst4|g2:0:buffersA|F[28]~171_combout\ & ( (!\inst4|dec_rdA|Mux31~9_combout\ & ((!\inst4|dec_rdA|Mux31~10_combout\) # ((\inst4|g1:13:regs|dataout\(28))))) # (\inst4|dec_rdA|Mux31~9_combout\ & 
-- (\inst4|g1:21:regs|dataout\(28) & ((!\inst4|dec_rdA|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(28))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010101111000000000000000010001100101011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~9_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~10_combout\,
	datac => \inst4|g1:21:regs|ALT_INV_dataout\(28),
	datad => \inst4|g1:13:regs|ALT_INV_dataout\(28),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[28]~171_combout\,
	combout => \inst4|g2:0:buffersA|F[28]~172_combout\);

\inst4|g2:0:buffersA|F[28]~173\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[28]~173_combout\ = ( \inst4|g2:0:buffersA|F[28]~172_combout\ & ( (!\inst4|dec_rdA|Mux31~7_combout\ & ((!\inst4|dec_rdA|Mux31~8_combout\) # ((\inst4|g1:19:regs|dataout\(28))))) # (\inst4|dec_rdA|Mux31~7_combout\ & 
-- (\inst4|g1:26:regs|dataout\(28) & ((!\inst4|dec_rdA|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(28))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~7_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~8_combout\,
	datac => \inst4|g1:26:regs|ALT_INV_dataout\(28),
	datad => \inst4|g1:19:regs|ALT_INV_dataout\(28),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[28]~172_combout\,
	combout => \inst4|g2:0:buffersA|F[28]~173_combout\);

\inst4|g1:25:regs|dataout[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[28]~36_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:25:regs|dataout\(28));

\inst4|g1:24:regs|dataout[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[28]~36_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:24:regs|dataout\(28));

\inst4|g1:28:regs|dataout[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[28]~36_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:28:regs|dataout\(28));

\inst4|g1:20:regs|dataout[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[28]~36_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:20:regs|dataout\(28));

\inst4|g1:8:regs|dataout[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[28]~36_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:8:regs|dataout\(28));

\inst4|g1:12:regs|dataout[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[28]~36_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:12:regs|dataout\(28));

\inst4|g2:0:buffersA|F[28]~174\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[28]~174_combout\ = (!\inst4|dec_rdA|Mux31~17_combout\ & (\inst4|dec_rdA|Mux31~18_combout\ & ((!\inst4|g1:12:regs|dataout\(28))))) # (\inst4|dec_rdA|Mux31~17_combout\ & ((!\inst4|g1:8:regs|dataout\(28)) # 
-- ((\inst4|dec_rdA|Mux31~18_combout\ & !\inst4|g1:12:regs|dataout\(28)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001101010000011100110101000001110011010100000111001101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~17_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~18_combout\,
	datac => \inst4|g1:8:regs|ALT_INV_dataout\(28),
	datad => \inst4|g1:12:regs|ALT_INV_dataout\(28),
	combout => \inst4|g2:0:buffersA|F[28]~174_combout\);

\inst4|g2:0:buffersA|F[28]~175\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[28]~175_combout\ = ( !\inst4|g2:0:buffersA|F[28]~174_combout\ & ( (!\inst4|dec_rdA|Mux31~15_combout\ & ((!\inst4|dec_rdA|Mux31~16_combout\) # ((\inst4|g1:20:regs|dataout\(28))))) # (\inst4|dec_rdA|Mux31~15_combout\ & 
-- (\inst4|g1:28:regs|dataout\(28) & ((!\inst4|dec_rdA|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(28))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010101111000000000000000010001100101011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~15_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~16_combout\,
	datac => \inst4|g1:28:regs|ALT_INV_dataout\(28),
	datad => \inst4|g1:20:regs|ALT_INV_dataout\(28),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[28]~174_combout\,
	combout => \inst4|g2:0:buffersA|F[28]~175_combout\);

\inst4|g2:0:buffersA|F[28]~176\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[28]~176_combout\ = ( \inst4|g2:0:buffersA|F[28]~175_combout\ & ( (!\inst4|dec_rdA|Mux31~13_combout\ & ((!\inst4|dec_rdA|Mux31~14_combout\) # ((\inst4|g1:24:regs|dataout\(28))))) # (\inst4|dec_rdA|Mux31~13_combout\ & 
-- (\inst4|g1:25:regs|dataout\(28) & ((!\inst4|dec_rdA|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(28))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~13_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~14_combout\,
	datac => \inst4|g1:25:regs|ALT_INV_dataout\(28),
	datad => \inst4|g1:24:regs|ALT_INV_dataout\(28),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[28]~175_combout\,
	combout => \inst4|g2:0:buffersA|F[28]~176_combout\);

\inst4|g1:7:regs|dataout[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[28]~36_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:7:regs|dataout\(28));

\inst4|g1:3:regs|dataout[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[28]~36_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:3:regs|dataout\(28));

\inst4|g1:5:regs|dataout[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[28]~36_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:5:regs|dataout\(28));

\inst4|g1:4:regs|dataout[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[28]~36_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:4:regs|dataout\(28));

\inst4|g1:2:regs|dataout[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[28]~36_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:2:regs|dataout\(28));

\inst4|g1:1:regs|dataout[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[28]~36_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:1:regs|dataout\(28));

\inst4|g2:0:buffersA|F[28]~177\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[28]~177_combout\ = ( \inst4|g1:1:regs|dataout\(28) & ( (!\inst4|dec_rdA|Mux31~24_combout\ & ((!\inst4|dec_rdA|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(28)))) ) ) # ( !\inst4|g1:1:regs|dataout\(28) & ( 
-- (!\inst4|dec_rdA|Mux31~24_combout\ & (!\inst4|dec_rdA|Mux31~25_combout\ & ((!\inst4|dec_rdA|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(28))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000100010001100110010000000110000001000100011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~23_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~24_combout\,
	datac => \inst4|dec_rdA|ALT_INV_Mux31~25_combout\,
	datad => \inst4|g1:2:regs|ALT_INV_dataout\(28),
	datae => \inst4|g1:1:regs|ALT_INV_dataout\(28),
	combout => \inst4|g2:0:buffersA|F[28]~177_combout\);

\inst4|g2:0:buffersA|F[28]~178\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[28]~178_combout\ = ( \inst4|g2:0:buffersA|F[28]~177_combout\ & ( (!\inst4|dec_rdA|Mux31~21_combout\ & ((!\inst4|dec_rdA|Mux31~22_combout\) # ((\inst4|g1:4:regs|dataout\(28))))) # (\inst4|dec_rdA|Mux31~21_combout\ & 
-- (\inst4|g1:5:regs|dataout\(28) & ((!\inst4|dec_rdA|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(28))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~21_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~22_combout\,
	datac => \inst4|g1:5:regs|ALT_INV_dataout\(28),
	datad => \inst4|g1:4:regs|ALT_INV_dataout\(28),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[28]~177_combout\,
	combout => \inst4|g2:0:buffersA|F[28]~178_combout\);

\inst4|g2:0:buffersA|F[28]~179\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[28]~179_combout\ = ( \inst4|g2:0:buffersA|F[28]~178_combout\ & ( (!\inst4|dec_rdA|Mux31~19_combout\ & ((!\inst4|dec_rdA|Mux31~20_combout\) # ((\inst4|g1:3:regs|dataout\(28))))) # (\inst4|dec_rdA|Mux31~19_combout\ & 
-- (\inst4|g1:7:regs|dataout\(28) & ((!\inst4|dec_rdA|Mux31~20_combout\) # (\inst4|g1:3:regs|dataout\(28))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~19_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~20_combout\,
	datac => \inst4|g1:7:regs|ALT_INV_dataout\(28),
	datad => \inst4|g1:3:regs|ALT_INV_dataout\(28),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[28]~178_combout\,
	combout => \inst4|g2:0:buffersA|F[28]~179_combout\);

\inst4|g1:18:regs|dataout[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[28]~36_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:18:regs|dataout\(28));

\inst4|g1:16:regs|dataout[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[28]~36_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:16:regs|dataout\(28));

\inst4|g1:17:regs|dataout[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[28]~36_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:17:regs|dataout\(28));

\inst4|g1:23:regs|dataout[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[28]~36_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:23:regs|dataout\(28));

\inst4|g1:6:regs|dataout[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[28]~36_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:6:regs|dataout\(28));

\inst4|g1:22:regs|dataout[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[28]~36_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:22:regs|dataout\(28));

\inst4|g2:0:buffersA|F[28]~180\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[28]~180_combout\ = (!\inst4|dec_rdA|Mux31~30_combout\ & (\inst4|dec_rdA|Mux31~31_combout\ & ((!\inst4|g1:22:regs|dataout\(28))))) # (\inst4|dec_rdA|Mux31~30_combout\ & ((!\inst4|g1:6:regs|dataout\(28)) # 
-- ((\inst4|dec_rdA|Mux31~31_combout\ & !\inst4|g1:22:regs|dataout\(28)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001101010000011100110101000001110011010100000111001101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~30_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~31_combout\,
	datac => \inst4|g1:6:regs|ALT_INV_dataout\(28),
	datad => \inst4|g1:22:regs|ALT_INV_dataout\(28),
	combout => \inst4|g2:0:buffersA|F[28]~180_combout\);

\inst4|g2:0:buffersA|F[28]~181\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[28]~181_combout\ = ( !\inst4|g2:0:buffersA|F[28]~180_combout\ & ( (!\inst4|dec_rdA|Mux31~28_combout\ & ((!\inst4|dec_rdA|Mux31~29_combout\) # ((\inst4|g1:23:regs|dataout\(28))))) # (\inst4|dec_rdA|Mux31~28_combout\ & 
-- (\inst4|g1:17:regs|dataout\(28) & ((!\inst4|dec_rdA|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(28))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010101111000000000000000010001100101011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~28_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~29_combout\,
	datac => \inst4|g1:17:regs|ALT_INV_dataout\(28),
	datad => \inst4|g1:23:regs|ALT_INV_dataout\(28),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[28]~180_combout\,
	combout => \inst4|g2:0:buffersA|F[28]~181_combout\);

\inst4|g2:0:buffersA|F[28]~182\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[28]~182_combout\ = ( \inst4|g2:0:buffersA|F[28]~181_combout\ & ( (!\inst4|dec_rdA|Mux31~26_combout\ & ((!\inst4|dec_rdA|Mux31~27_combout\) # ((\inst4|g1:16:regs|dataout\(28))))) # (\inst4|dec_rdA|Mux31~26_combout\ & 
-- (\inst4|g1:18:regs|dataout\(28) & ((!\inst4|dec_rdA|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(28))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~26_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~27_combout\,
	datac => \inst4|g1:18:regs|ALT_INV_dataout\(28),
	datad => \inst4|g1:16:regs|ALT_INV_dataout\(28),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[28]~181_combout\,
	combout => \inst4|g2:0:buffersA|F[28]~182_combout\);

\inst4|g2:0:buffersA|F[28]~183\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[28]~183_combout\ = (\inst4|g2:0:buffersA|F[28]~173_combout\ & (\inst4|g2:0:buffersA|F[28]~176_combout\ & (\inst4|g2:0:buffersA|F[28]~179_combout\ & \inst4|g2:0:buffersA|F[28]~182_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersA|ALT_INV_F[28]~173_combout\,
	datab => \inst4|g2:0:buffersA|ALT_INV_F[28]~176_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[28]~179_combout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[28]~182_combout\,
	combout => \inst4|g2:0:buffersA|F[28]~183_combout\);

\inst4|g2:0:buffersA|F[28]~184\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[28]~184_combout\ = (\inst4|g2:0:buffersA|F[28]~170_combout\ & (\inst4|g2:0:buffersA|F[28]~183_combout\ & ((!\inst4|dec_rdA|Mux31~0_combout\) # (\inst4|g1:31:regs|dataout\(28)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001011000000000000101100000000000010110000000000001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~0_combout\,
	datab => \inst4|g1:31:regs|ALT_INV_dataout\(28),
	datac => \inst4|g2:0:buffersA|ALT_INV_F[28]~170_combout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[28]~183_combout\,
	combout => \inst4|g2:0:buffersA|F[28]~184_combout\);

\ALU|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~33_sumout\ = SUM(( \ALU|Add0~33_sumout\ ) + ( \inst4|g2:0:buffersA|F[28]~184_combout\ ) + ( \ALU|Add1~14\ ))
-- \ALU|Add1~34\ = CARRY(( \ALU|Add0~33_sumout\ ) + ( \inst4|g2:0:buffersA|F[28]~184_combout\ ) + ( \ALU|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALU|ALT_INV_Add0~33_sumout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[28]~184_combout\,
	cin => \ALU|Add1~14\,
	sumout => \ALU|Add1~33_sumout\,
	cout => \ALU|Add1~34\);

\ALU|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux4~0_combout\ = ( \ALU|Add1~33_sumout\ & ( (!\IR|dataout\(27)) # ((!\IR|dataout\(26) & (\ALU|Add0~33_sumout\ & \inst4|g2:0:buffersA|F[28]~184_combout\)) # (\IR|dataout\(26) & ((\inst4|g2:0:buffersA|F[28]~184_combout\) # (\ALU|Add0~33_sumout\)))) ) 
-- ) # ( !\ALU|Add1~33_sumout\ & ( (\IR|dataout\(27) & ((!\IR|dataout\(26) & (\ALU|Add0~33_sumout\ & \inst4|g2:0:buffersA|F[28]~184_combout\)) # (\IR|dataout\(26) & ((\inst4|g2:0:buffersA|F[28]~184_combout\) # (\ALU|Add0~33_sumout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010011110011011101111100000001000100111100110111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(26),
	datab => \IR|ALT_INV_dataout\(27),
	datac => \ALU|ALT_INV_Add0~33_sumout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[28]~184_combout\,
	datae => \ALU|ALT_INV_Add1~33_sumout\,
	combout => \ALU|Mux4~0_combout\);

\IO_IN[28]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IO_IN(28),
	o => \IO_IN[28]~input_o\);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a28\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "dmemory.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memory:D-Memory|altsyncram:ram_rtl_0|altsyncram_auc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \UC|DM_Wr~q\,
	portare => VCC,
	clk0 => \clock~input_o\,
	portadatain => \D-Memory|ram_rtl_0|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \D-Memory|ram_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \D-Memory|ram_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus\);

\tri1[28]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \tri1[28]~36_combout\ = ( \IO_IN[28]~input_o\ & ( \D-Memory|ram_rtl_0|auto_generated|ram_block1a28~portadataout\ & ( (!\UC|ALU_2_DBus~q\) # (\ALU|Mux4~0_combout\) ) ) ) # ( !\IO_IN[28]~input_o\ & ( 
-- \D-Memory|ram_rtl_0|auto_generated|ram_block1a28~portadataout\ & ( (!\UC|IO_2_Reg~q\ & ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux4~0_combout\))) ) ) ) # ( \IO_IN[28]~input_o\ & ( !\D-Memory|ram_rtl_0|auto_generated|ram_block1a28~portadataout\ & ( (!\UC|DM_Rd~q\ & 
-- ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux4~0_combout\))) ) ) ) # ( !\IO_IN[28]~input_o\ & ( !\D-Memory|ram_rtl_0|auto_generated|ram_block1a28~portadataout\ & ( (!\UC|DM_Rd~q\ & (!\UC|IO_2_Reg~q\ & ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux4~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000100010001100110010100000111100001010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_ALU_2_DBus~q\,
	datab => \UC|ALT_INV_DM_Rd~q\,
	datac => \UC|ALT_INV_IO_2_Reg~q\,
	datad => \ALU|ALT_INV_Mux4~0_combout\,
	datae => \ALT_INV_IO_IN[28]~input_o\,
	dataf => \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a28~portadataout\,
	combout => \tri1[28]~36_combout\);

\inst4|g1:31:regs|dataout[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[28]~36_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:31:regs|dataout\(28));

\inst4|g2:0:buffersB|F[28]~83\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[28]~83_combout\ = (!\inst4|dec_rdB|Mux31~5_combout\ & (\inst4|dec_rdB|Mux31~6_combout\ & ((!\inst4|g1:14:regs|dataout\(28))))) # (\inst4|dec_rdB|Mux31~5_combout\ & ((!\inst4|g1:10:regs|dataout\(28)) # 
-- ((\inst4|dec_rdB|Mux31~6_combout\ & !\inst4|g1:14:regs|dataout\(28)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001101010000011100110101000001110011010100000111001101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~5_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~6_combout\,
	datac => \inst4|g1:10:regs|ALT_INV_dataout\(28),
	datad => \inst4|g1:14:regs|ALT_INV_dataout\(28),
	combout => \inst4|g2:0:buffersB|F[28]~83_combout\);

\inst4|g2:0:buffersB|F[28]~84\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[28]~84_combout\ = ( !\inst4|g2:0:buffersB|F[28]~83_combout\ & ( (!\inst4|dec_rdB|Mux31~3_combout\ & ((!\inst4|dec_rdB|Mux31~4_combout\) # ((\inst4|g1:15:regs|dataout\(28))))) # (\inst4|dec_rdB|Mux31~3_combout\ & 
-- (\inst4|g1:27:regs|dataout\(28) & ((!\inst4|dec_rdB|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(28))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010101111000000000000000010001100101011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~3_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~4_combout\,
	datac => \inst4|g1:27:regs|ALT_INV_dataout\(28),
	datad => \inst4|g1:15:regs|ALT_INV_dataout\(28),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[28]~83_combout\,
	combout => \inst4|g2:0:buffersB|F[28]~84_combout\);

\inst4|g2:0:buffersB|F[28]~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[28]~85_combout\ = ( \inst4|g2:0:buffersB|F[28]~84_combout\ & ( (!\inst4|dec_rdB|Mux31~1_combout\ & ((!\inst4|dec_rdB|Mux31~2_combout\) # ((\inst4|g1:29:regs|dataout\(28))))) # (\inst4|dec_rdB|Mux31~1_combout\ & 
-- (\inst4|g1:30:regs|dataout\(28) & ((!\inst4|dec_rdB|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(28))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~1_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~2_combout\,
	datac => \inst4|g1:30:regs|ALT_INV_dataout\(28),
	datad => \inst4|g1:29:regs|ALT_INV_dataout\(28),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[28]~84_combout\,
	combout => \inst4|g2:0:buffersB|F[28]~85_combout\);

\inst4|g2:0:buffersB|F[28]~412\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[28]~412_combout\ = ( \inst4|g1:9:regs|dataout\(28) & ( \inst4|g1:11:regs|dataout\(28) & ( (!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(28)) ) ) ) # ( !\inst4|g1:9:regs|dataout\(28) & ( 
-- \inst4|g1:11:regs|dataout\(28) & ( (!\inst4|dec_rdB|Mux31~11_combout\ & ((!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(28)))) ) ) ) # ( \inst4|g1:9:regs|dataout\(28) & ( !\inst4|g1:11:regs|dataout\(28) & ( 
-- (!\inst4|dec_rdB|Mux31~12_combout\ & ((!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(28)))) ) ) ) # ( !\inst4|g1:9:regs|dataout\(28) & ( !\inst4|g1:11:regs|dataout\(28) & ( (!\inst4|dec_rdB|Mux31~11_combout\ & 
-- (!\inst4|dec_rdB|Mux31~12_combout\ & ((!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(28))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000000000000101110110000000010110000101100001011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~10_combout\,
	datab => \inst4|g1:13:regs|ALT_INV_dataout\(28),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~11_combout\,
	datad => \inst4|dec_rdB|ALT_INV_Mux31~12_combout\,
	datae => \inst4|g1:9:regs|ALT_INV_dataout\(28),
	dataf => \inst4|g1:11:regs|ALT_INV_dataout\(28),
	combout => \inst4|g2:0:buffersB|F[28]~412_combout\);

\inst4|g2:0:buffersB|F[28]~413\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[28]~413_combout\ = (\inst4|dec_rdB|Mux31~9_combout\ & !\inst4|g1:21:regs|dataout\(28))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~9_combout\,
	datab => \inst4|g1:21:regs|ALT_INV_dataout\(28),
	combout => \inst4|g2:0:buffersB|F[28]~413_combout\);

\inst4|g2:0:buffersB|F[28]~86\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[28]~86_combout\ = ( \inst4|g2:0:buffersB|F[28]~412_combout\ & ( !\inst4|g2:0:buffersB|F[28]~413_combout\ & ( (!\inst4|dec_rdB|Mux31~7_combout\ & ((!\inst4|dec_rdB|Mux31~8_combout\) # ((\inst4|g1:19:regs|dataout\(28))))) # 
-- (\inst4|dec_rdB|Mux31~7_combout\ & (\inst4|g1:26:regs|dataout\(28) & ((!\inst4|dec_rdB|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(28))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~7_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~8_combout\,
	datac => \inst4|g1:26:regs|ALT_INV_dataout\(28),
	datad => \inst4|g1:19:regs|ALT_INV_dataout\(28),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[28]~412_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[28]~413_combout\,
	combout => \inst4|g2:0:buffersB|F[28]~86_combout\);

\inst4|g2:0:buffersB|F[28]~410\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[28]~410_combout\ = ( \inst4|g1:8:regs|dataout\(28) & ( \inst4|g1:12:regs|dataout\(28) & ( (!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(28)) ) ) ) # ( !\inst4|g1:8:regs|dataout\(28) & ( 
-- \inst4|g1:12:regs|dataout\(28) & ( (!\inst4|dec_rdB|Mux31~17_combout\ & ((!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(28)))) ) ) ) # ( \inst4|g1:8:regs|dataout\(28) & ( !\inst4|g1:12:regs|dataout\(28) & ( 
-- (!\inst4|dec_rdB|Mux31~18_combout\ & ((!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(28)))) ) ) ) # ( !\inst4|g1:8:regs|dataout\(28) & ( !\inst4|g1:12:regs|dataout\(28) & ( (!\inst4|dec_rdB|Mux31~17_combout\ & 
-- (!\inst4|dec_rdB|Mux31~18_combout\ & ((!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(28))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000000000000101110110000000010110000101100001011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~16_combout\,
	datab => \inst4|g1:20:regs|ALT_INV_dataout\(28),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~17_combout\,
	datad => \inst4|dec_rdB|ALT_INV_Mux31~18_combout\,
	datae => \inst4|g1:8:regs|ALT_INV_dataout\(28),
	dataf => \inst4|g1:12:regs|ALT_INV_dataout\(28),
	combout => \inst4|g2:0:buffersB|F[28]~410_combout\);

\inst4|g2:0:buffersB|F[28]~411\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[28]~411_combout\ = (\inst4|dec_rdB|Mux31~15_combout\ & !\inst4|g1:28:regs|dataout\(28))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~15_combout\,
	datab => \inst4|g1:28:regs|ALT_INV_dataout\(28),
	combout => \inst4|g2:0:buffersB|F[28]~411_combout\);

\inst4|g2:0:buffersB|F[28]~87\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[28]~87_combout\ = ( \inst4|g2:0:buffersB|F[28]~410_combout\ & ( !\inst4|g2:0:buffersB|F[28]~411_combout\ & ( (!\inst4|dec_rdB|Mux31~13_combout\ & ((!\inst4|dec_rdB|Mux31~14_combout\) # ((\inst4|g1:24:regs|dataout\(28))))) # 
-- (\inst4|dec_rdB|Mux31~13_combout\ & (\inst4|g1:25:regs|dataout\(28) & ((!\inst4|dec_rdB|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(28))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~13_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~14_combout\,
	datac => \inst4|g1:25:regs|ALT_INV_dataout\(28),
	datad => \inst4|g1:24:regs|ALT_INV_dataout\(28),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[28]~410_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[28]~411_combout\,
	combout => \inst4|g2:0:buffersB|F[28]~87_combout\);

\inst4|g2:0:buffersB|F[28]~406\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[28]~406_combout\ = ( \inst4|g1:2:regs|dataout\(28) & ( \inst4|g1:1:regs|dataout\(28) & ( (!\inst4|dec_rdB|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(28)) ) ) ) # ( !\inst4|g1:2:regs|dataout\(28) & ( 
-- \inst4|g1:1:regs|dataout\(28) & ( (!\inst4|dec_rdB|Mux31~23_combout\ & ((!\inst4|dec_rdB|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(28)))) ) ) ) # ( \inst4|g1:2:regs|dataout\(28) & ( !\inst4|g1:1:regs|dataout\(28) & ( 
-- (!\inst4|dec_rdB|Mux31~25_combout\ & ((!\inst4|dec_rdB|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(28)))) ) ) ) # ( !\inst4|g1:2:regs|dataout\(28) & ( !\inst4|g1:1:regs|dataout\(28) & ( (!\inst4|dec_rdB|Mux31~23_combout\ & 
-- (!\inst4|dec_rdB|Mux31~25_combout\ & ((!\inst4|dec_rdB|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(28))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000000000000101110110000000010110000101100001011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~22_combout\,
	datab => \inst4|g1:4:regs|ALT_INV_dataout\(28),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~23_combout\,
	datad => \inst4|dec_rdB|ALT_INV_Mux31~25_combout\,
	datae => \inst4|g1:2:regs|ALT_INV_dataout\(28),
	dataf => \inst4|g1:1:regs|ALT_INV_dataout\(28),
	combout => \inst4|g2:0:buffersB|F[28]~406_combout\);

\inst4|g2:0:buffersB|F[28]~407\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[28]~407_combout\ = (!\inst4|dec_rdB|Mux31~20_combout\ & (((\inst4|dec_rdB|Mux31~21_combout\ & !\inst4|g1:5:regs|dataout\(28))))) # (\inst4|dec_rdB|Mux31~20_combout\ & ((!\inst4|g1:3:regs|dataout\(28)) # 
-- ((\inst4|dec_rdB|Mux31~21_combout\ & !\inst4|g1:5:regs|dataout\(28)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100111101000100010011110100010001001111010001000100111101000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~20_combout\,
	datab => \inst4|g1:3:regs|ALT_INV_dataout\(28),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~21_combout\,
	datad => \inst4|g1:5:regs|ALT_INV_dataout\(28),
	combout => \inst4|g2:0:buffersB|F[28]~407_combout\);

\inst4|g2:0:buffersB|F[28]~88\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[28]~88_combout\ = ( !\inst4|g2:0:buffersB|F[28]~407_combout\ & ( (!\inst4|dec_rdB|Mux31~24_combout\ & (\inst4|g2:0:buffersB|F[28]~406_combout\ & ((!\inst4|dec_rdB|Mux31~19_combout\) # (\inst4|g1:7:regs|dataout\(28))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010110000000000000000000000000000101100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~19_combout\,
	datab => \inst4|g1:7:regs|ALT_INV_dataout\(28),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~24_combout\,
	datad => \inst4|g2:0:buffersB|ALT_INV_F[28]~406_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[28]~407_combout\,
	combout => \inst4|g2:0:buffersB|F[28]~88_combout\);

\inst4|g2:0:buffersB|F[28]~408\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[28]~408_combout\ = ( \inst4|g1:6:regs|dataout\(28) & ( \inst4|g1:22:regs|dataout\(28) & ( (!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(28)) ) ) ) # ( !\inst4|g1:6:regs|dataout\(28) & ( 
-- \inst4|g1:22:regs|dataout\(28) & ( (!\inst4|dec_rdB|Mux31~30_combout\ & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(28)))) ) ) ) # ( \inst4|g1:6:regs|dataout\(28) & ( !\inst4|g1:22:regs|dataout\(28) & ( 
-- (!\inst4|dec_rdB|Mux31~31_combout\ & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(28)))) ) ) ) # ( !\inst4|g1:6:regs|dataout\(28) & ( !\inst4|g1:22:regs|dataout\(28) & ( (!\inst4|dec_rdB|Mux31~30_combout\ & 
-- (!\inst4|dec_rdB|Mux31~31_combout\ & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(28))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000000000000101110110000000010110000101100001011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~29_combout\,
	datab => \inst4|g1:23:regs|ALT_INV_dataout\(28),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~30_combout\,
	datad => \inst4|dec_rdB|ALT_INV_Mux31~31_combout\,
	datae => \inst4|g1:6:regs|ALT_INV_dataout\(28),
	dataf => \inst4|g1:22:regs|ALT_INV_dataout\(28),
	combout => \inst4|g2:0:buffersB|F[28]~408_combout\);

\inst4|g2:0:buffersB|F[28]~409\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[28]~409_combout\ = (\inst4|dec_rdB|Mux31~28_combout\ & !\inst4|g1:17:regs|dataout\(28))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~28_combout\,
	datab => \inst4|g1:17:regs|ALT_INV_dataout\(28),
	combout => \inst4|g2:0:buffersB|F[28]~409_combout\);

\inst4|g2:0:buffersB|F[28]~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[28]~89_combout\ = ( \inst4|g2:0:buffersB|F[28]~408_combout\ & ( !\inst4|g2:0:buffersB|F[28]~409_combout\ & ( (!\inst4|dec_rdB|Mux31~26_combout\ & ((!\inst4|dec_rdB|Mux31~27_combout\) # ((\inst4|g1:16:regs|dataout\(28))))) # 
-- (\inst4|dec_rdB|Mux31~26_combout\ & (\inst4|g1:18:regs|dataout\(28) & ((!\inst4|dec_rdB|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(28))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~26_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~27_combout\,
	datac => \inst4|g1:18:regs|ALT_INV_dataout\(28),
	datad => \inst4|g1:16:regs|ALT_INV_dataout\(28),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[28]~408_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[28]~409_combout\,
	combout => \inst4|g2:0:buffersB|F[28]~89_combout\);

\inst4|g2:0:buffersB|F[28]~90\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[28]~90_combout\ = (\inst4|g2:0:buffersB|F[28]~86_combout\ & (\inst4|g2:0:buffersB|F[28]~87_combout\ & (\inst4|g2:0:buffersB|F[28]~88_combout\ & \inst4|g2:0:buffersB|F[28]~89_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersB|ALT_INV_F[28]~86_combout\,
	datab => \inst4|g2:0:buffersB|ALT_INV_F[28]~87_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[28]~88_combout\,
	datad => \inst4|g2:0:buffersB|ALT_INV_F[28]~89_combout\,
	combout => \inst4|g2:0:buffersB|F[28]~90_combout\);

\inst4|g2:0:buffersB|F[28]~91\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[28]~91_combout\ = (\inst4|g2:0:buffersB|F[28]~85_combout\ & (\inst4|g2:0:buffersB|F[28]~90_combout\ & ((!\inst4|dec_rdB|Mux31~0_combout\) # (\inst4|g1:31:regs|dataout\(28)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001011000000000000101100000000000010110000000000001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~0_combout\,
	datab => \inst4|g1:31:regs|ALT_INV_dataout\(28),
	datac => \inst4|g2:0:buffersB|ALT_INV_F[28]~85_combout\,
	datad => \inst4|g2:0:buffersB|ALT_INV_F[28]~90_combout\,
	combout => \inst4|g2:0:buffersB|F[28]~91_combout\);

\selector|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \selector|Mux3~0_combout\ = (!\selector|Mux31~0_combout\ & ((\inst4|g2:0:buffersB|F[28]~91_combout\))) # (\selector|Mux31~0_combout\ & (\IR|dataout\(15)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \selector|ALT_INV_Mux31~0_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[28]~91_combout\,
	combout => \selector|Mux3~0_combout\);

\ALU|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~1_sumout\ = SUM(( !\selector|Mux2~0_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~34\ ))
-- \ALU|Add0~2\ = CARRY(( !\selector|Mux2~0_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000010001011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(27),
	datab => \IR|ALT_INV_dataout\(26),
	datad => \selector|ALT_INV_Mux2~0_combout\,
	cin => \ALU|Add0~34\,
	sumout => \ALU|Add0~1_sumout\,
	cout => \ALU|Add0~2\);

\inst4|g2:0:buffersA|F[29]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[29]~32_combout\ = (!\inst4|dec_rdA|Mux31~5_combout\ & (\inst4|dec_rdA|Mux31~6_combout\ & ((!\inst4|g1:14:regs|dataout\(29))))) # (\inst4|dec_rdA|Mux31~5_combout\ & ((!\inst4|g1:10:regs|dataout\(29)) # 
-- ((\inst4|dec_rdA|Mux31~6_combout\ & !\inst4|g1:14:regs|dataout\(29)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001101010000011100110101000001110011010100000111001101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~5_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~6_combout\,
	datac => \inst4|g1:10:regs|ALT_INV_dataout\(29),
	datad => \inst4|g1:14:regs|ALT_INV_dataout\(29),
	combout => \inst4|g2:0:buffersA|F[29]~32_combout\);

\inst4|g2:0:buffersA|F[29]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[29]~33_combout\ = ( !\inst4|g2:0:buffersA|F[29]~32_combout\ & ( (!\inst4|dec_rdA|Mux31~3_combout\ & ((!\inst4|dec_rdA|Mux31~4_combout\) # ((\inst4|g1:15:regs|dataout\(29))))) # (\inst4|dec_rdA|Mux31~3_combout\ & 
-- (\inst4|g1:27:regs|dataout\(29) & ((!\inst4|dec_rdA|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(29))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010101111000000000000000010001100101011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~3_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~4_combout\,
	datac => \inst4|g1:27:regs|ALT_INV_dataout\(29),
	datad => \inst4|g1:15:regs|ALT_INV_dataout\(29),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[29]~32_combout\,
	combout => \inst4|g2:0:buffersA|F[29]~33_combout\);

\inst4|g2:0:buffersA|F[29]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[29]~34_combout\ = ( \inst4|g2:0:buffersA|F[29]~33_combout\ & ( (!\inst4|dec_rdA|Mux31~1_combout\ & ((!\inst4|dec_rdA|Mux31~2_combout\) # ((\inst4|g1:29:regs|dataout\(29))))) # (\inst4|dec_rdA|Mux31~1_combout\ & 
-- (\inst4|g1:30:regs|dataout\(29) & ((!\inst4|dec_rdA|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(29))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~1_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~2_combout\,
	datac => \inst4|g1:30:regs|ALT_INV_dataout\(29),
	datad => \inst4|g1:29:regs|ALT_INV_dataout\(29),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[29]~33_combout\,
	combout => \inst4|g2:0:buffersA|F[29]~34_combout\);

\inst4|g2:0:buffersA|F[29]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[29]~35_combout\ = (!\inst4|dec_rdA|Mux31~11_combout\ & (\inst4|dec_rdA|Mux31~12_combout\ & ((!\inst4|g1:11:regs|dataout\(29))))) # (\inst4|dec_rdA|Mux31~11_combout\ & ((!\inst4|g1:9:regs|dataout\(29)) # 
-- ((\inst4|dec_rdA|Mux31~12_combout\ & !\inst4|g1:11:regs|dataout\(29)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001101010000011100110101000001110011010100000111001101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~11_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~12_combout\,
	datac => \inst4|g1:9:regs|ALT_INV_dataout\(29),
	datad => \inst4|g1:11:regs|ALT_INV_dataout\(29),
	combout => \inst4|g2:0:buffersA|F[29]~35_combout\);

\inst4|g2:0:buffersA|F[29]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[29]~36_combout\ = ( !\inst4|g2:0:buffersA|F[29]~35_combout\ & ( (!\inst4|dec_rdA|Mux31~9_combout\ & ((!\inst4|dec_rdA|Mux31~10_combout\) # ((\inst4|g1:13:regs|dataout\(29))))) # (\inst4|dec_rdA|Mux31~9_combout\ & 
-- (\inst4|g1:21:regs|dataout\(29) & ((!\inst4|dec_rdA|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(29))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010101111000000000000000010001100101011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~9_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~10_combout\,
	datac => \inst4|g1:21:regs|ALT_INV_dataout\(29),
	datad => \inst4|g1:13:regs|ALT_INV_dataout\(29),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[29]~35_combout\,
	combout => \inst4|g2:0:buffersA|F[29]~36_combout\);

\inst4|g2:0:buffersA|F[29]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[29]~37_combout\ = ( \inst4|g2:0:buffersA|F[29]~36_combout\ & ( (!\inst4|dec_rdA|Mux31~7_combout\ & ((!\inst4|dec_rdA|Mux31~8_combout\) # ((\inst4|g1:19:regs|dataout\(29))))) # (\inst4|dec_rdA|Mux31~7_combout\ & 
-- (\inst4|g1:26:regs|dataout\(29) & ((!\inst4|dec_rdA|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(29))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~7_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~8_combout\,
	datac => \inst4|g1:26:regs|ALT_INV_dataout\(29),
	datad => \inst4|g1:19:regs|ALT_INV_dataout\(29),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[29]~36_combout\,
	combout => \inst4|g2:0:buffersA|F[29]~37_combout\);

\inst4|g2:0:buffersA|F[29]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[29]~38_combout\ = (!\inst4|dec_rdA|Mux31~17_combout\ & (\inst4|dec_rdA|Mux31~18_combout\ & ((!\inst4|g1:12:regs|dataout\(29))))) # (\inst4|dec_rdA|Mux31~17_combout\ & ((!\inst4|g1:8:regs|dataout\(29)) # 
-- ((\inst4|dec_rdA|Mux31~18_combout\ & !\inst4|g1:12:regs|dataout\(29)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001101010000011100110101000001110011010100000111001101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~17_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~18_combout\,
	datac => \inst4|g1:8:regs|ALT_INV_dataout\(29),
	datad => \inst4|g1:12:regs|ALT_INV_dataout\(29),
	combout => \inst4|g2:0:buffersA|F[29]~38_combout\);

\inst4|g2:0:buffersA|F[29]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[29]~39_combout\ = ( !\inst4|g2:0:buffersA|F[29]~38_combout\ & ( (!\inst4|dec_rdA|Mux31~15_combout\ & ((!\inst4|dec_rdA|Mux31~16_combout\) # ((\inst4|g1:20:regs|dataout\(29))))) # (\inst4|dec_rdA|Mux31~15_combout\ & 
-- (\inst4|g1:28:regs|dataout\(29) & ((!\inst4|dec_rdA|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(29))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010101111000000000000000010001100101011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~15_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~16_combout\,
	datac => \inst4|g1:28:regs|ALT_INV_dataout\(29),
	datad => \inst4|g1:20:regs|ALT_INV_dataout\(29),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[29]~38_combout\,
	combout => \inst4|g2:0:buffersA|F[29]~39_combout\);

\inst4|g2:0:buffersA|F[29]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[29]~40_combout\ = ( \inst4|g2:0:buffersA|F[29]~39_combout\ & ( (!\inst4|dec_rdA|Mux31~13_combout\ & ((!\inst4|dec_rdA|Mux31~14_combout\) # ((\inst4|g1:24:regs|dataout\(29))))) # (\inst4|dec_rdA|Mux31~13_combout\ & 
-- (\inst4|g1:25:regs|dataout\(29) & ((!\inst4|dec_rdA|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(29))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~13_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~14_combout\,
	datac => \inst4|g1:25:regs|ALT_INV_dataout\(29),
	datad => \inst4|g1:24:regs|ALT_INV_dataout\(29),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[29]~39_combout\,
	combout => \inst4|g2:0:buffersA|F[29]~40_combout\);

\inst4|g2:0:buffersA|F[29]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[29]~41_combout\ = ( \inst4|g1:1:regs|dataout\(29) & ( (!\inst4|dec_rdA|Mux31~24_combout\ & ((!\inst4|dec_rdA|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(29)))) ) ) # ( !\inst4|g1:1:regs|dataout\(29) & ( 
-- (!\inst4|dec_rdA|Mux31~24_combout\ & (!\inst4|dec_rdA|Mux31~25_combout\ & ((!\inst4|dec_rdA|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(29))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000100010001100110010000000110000001000100011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~23_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~24_combout\,
	datac => \inst4|dec_rdA|ALT_INV_Mux31~25_combout\,
	datad => \inst4|g1:2:regs|ALT_INV_dataout\(29),
	datae => \inst4|g1:1:regs|ALT_INV_dataout\(29),
	combout => \inst4|g2:0:buffersA|F[29]~41_combout\);

\inst4|g2:0:buffersA|F[29]~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[29]~42_combout\ = ( \inst4|g2:0:buffersA|F[29]~41_combout\ & ( (!\inst4|dec_rdA|Mux31~21_combout\ & ((!\inst4|dec_rdA|Mux31~22_combout\) # ((\inst4|g1:4:regs|dataout\(29))))) # (\inst4|dec_rdA|Mux31~21_combout\ & 
-- (\inst4|g1:5:regs|dataout\(29) & ((!\inst4|dec_rdA|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(29))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~21_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~22_combout\,
	datac => \inst4|g1:5:regs|ALT_INV_dataout\(29),
	datad => \inst4|g1:4:regs|ALT_INV_dataout\(29),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[29]~41_combout\,
	combout => \inst4|g2:0:buffersA|F[29]~42_combout\);

\inst4|g2:0:buffersA|F[29]~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[29]~43_combout\ = ( \inst4|g2:0:buffersA|F[29]~42_combout\ & ( (!\inst4|dec_rdA|Mux31~19_combout\ & ((!\inst4|dec_rdA|Mux31~20_combout\) # ((\inst4|g1:3:regs|dataout\(29))))) # (\inst4|dec_rdA|Mux31~19_combout\ & 
-- (\inst4|g1:7:regs|dataout\(29) & ((!\inst4|dec_rdA|Mux31~20_combout\) # (\inst4|g1:3:regs|dataout\(29))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~19_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~20_combout\,
	datac => \inst4|g1:7:regs|ALT_INV_dataout\(29),
	datad => \inst4|g1:3:regs|ALT_INV_dataout\(29),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[29]~42_combout\,
	combout => \inst4|g2:0:buffersA|F[29]~43_combout\);

\inst4|g2:0:buffersA|F[29]~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[29]~44_combout\ = (!\inst4|dec_rdA|Mux31~30_combout\ & (\inst4|dec_rdA|Mux31~31_combout\ & ((!\inst4|g1:22:regs|dataout\(29))))) # (\inst4|dec_rdA|Mux31~30_combout\ & ((!\inst4|g1:6:regs|dataout\(29)) # 
-- ((\inst4|dec_rdA|Mux31~31_combout\ & !\inst4|g1:22:regs|dataout\(29)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001101010000011100110101000001110011010100000111001101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~30_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~31_combout\,
	datac => \inst4|g1:6:regs|ALT_INV_dataout\(29),
	datad => \inst4|g1:22:regs|ALT_INV_dataout\(29),
	combout => \inst4|g2:0:buffersA|F[29]~44_combout\);

\inst4|g2:0:buffersA|F[29]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[29]~45_combout\ = ( !\inst4|g2:0:buffersA|F[29]~44_combout\ & ( (!\inst4|dec_rdA|Mux31~28_combout\ & ((!\inst4|dec_rdA|Mux31~29_combout\) # ((\inst4|g1:23:regs|dataout\(29))))) # (\inst4|dec_rdA|Mux31~28_combout\ & 
-- (\inst4|g1:17:regs|dataout\(29) & ((!\inst4|dec_rdA|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(29))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010101111000000000000000010001100101011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~28_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~29_combout\,
	datac => \inst4|g1:17:regs|ALT_INV_dataout\(29),
	datad => \inst4|g1:23:regs|ALT_INV_dataout\(29),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[29]~44_combout\,
	combout => \inst4|g2:0:buffersA|F[29]~45_combout\);

\inst4|g2:0:buffersA|F[29]~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[29]~46_combout\ = ( \inst4|g2:0:buffersA|F[29]~45_combout\ & ( (!\inst4|dec_rdA|Mux31~26_combout\ & ((!\inst4|dec_rdA|Mux31~27_combout\) # ((\inst4|g1:16:regs|dataout\(29))))) # (\inst4|dec_rdA|Mux31~26_combout\ & 
-- (\inst4|g1:18:regs|dataout\(29) & ((!\inst4|dec_rdA|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(29))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~26_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~27_combout\,
	datac => \inst4|g1:18:regs|ALT_INV_dataout\(29),
	datad => \inst4|g1:16:regs|ALT_INV_dataout\(29),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[29]~45_combout\,
	combout => \inst4|g2:0:buffersA|F[29]~46_combout\);

\inst4|g2:0:buffersA|F[29]~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[29]~47_combout\ = (\inst4|g2:0:buffersA|F[29]~37_combout\ & (\inst4|g2:0:buffersA|F[29]~40_combout\ & (\inst4|g2:0:buffersA|F[29]~43_combout\ & \inst4|g2:0:buffersA|F[29]~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersA|ALT_INV_F[29]~37_combout\,
	datab => \inst4|g2:0:buffersA|ALT_INV_F[29]~40_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[29]~43_combout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[29]~46_combout\,
	combout => \inst4|g2:0:buffersA|F[29]~47_combout\);

\inst4|g2:0:buffersA|F[29]~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[29]~48_combout\ = (\inst4|g2:0:buffersA|F[29]~34_combout\ & (\inst4|g2:0:buffersA|F[29]~47_combout\ & ((!\inst4|dec_rdA|Mux31~0_combout\) # (\inst4|g1:31:regs|dataout\(29)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001011000000000000101100000000000010110000000000001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~0_combout\,
	datab => \inst4|g1:31:regs|ALT_INV_dataout\(29),
	datac => \inst4|g2:0:buffersA|ALT_INV_F[29]~34_combout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[29]~47_combout\,
	combout => \inst4|g2:0:buffersA|F[29]~48_combout\);

\ALU|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~1_sumout\ = SUM(( \ALU|Add0~1_sumout\ ) + ( \inst4|g2:0:buffersA|F[29]~48_combout\ ) + ( \ALU|Add1~34\ ))
-- \ALU|Add1~2\ = CARRY(( \ALU|Add0~1_sumout\ ) + ( \inst4|g2:0:buffersA|F[29]~48_combout\ ) + ( \ALU|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALU|ALT_INV_Add0~1_sumout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[29]~48_combout\,
	cin => \ALU|Add1~34\,
	sumout => \ALU|Add1~1_sumout\,
	cout => \ALU|Add1~2\);

\ALU|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux3~0_combout\ = ( \ALU|Add1~1_sumout\ & ( (!\IR|dataout\(27)) # ((!\IR|dataout\(26) & (\ALU|Add0~1_sumout\ & \inst4|g2:0:buffersA|F[29]~48_combout\)) # (\IR|dataout\(26) & ((\inst4|g2:0:buffersA|F[29]~48_combout\) # (\ALU|Add0~1_sumout\)))) ) ) # ( 
-- !\ALU|Add1~1_sumout\ & ( (\IR|dataout\(27) & ((!\IR|dataout\(26) & (\ALU|Add0~1_sumout\ & \inst4|g2:0:buffersA|F[29]~48_combout\)) # (\IR|dataout\(26) & ((\inst4|g2:0:buffersA|F[29]~48_combout\) # (\ALU|Add0~1_sumout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010011110011011101111100000001000100111100110111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(26),
	datab => \IR|ALT_INV_dataout\(27),
	datac => \ALU|ALT_INV_Add0~1_sumout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[29]~48_combout\,
	datae => \ALU|ALT_INV_Add1~1_sumout\,
	combout => \ALU|Mux3~0_combout\);

\inst4|g1:31:regs|dataout[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[31]~32_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:31:regs|dataout\(31));

\inst4|g1:30:regs|dataout[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[31]~32_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:30:regs|dataout\(31));

\inst4|g1:29:regs|dataout[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[31]~32_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:29:regs|dataout\(31));

\inst4|g1:27:regs|dataout[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[31]~32_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:27:regs|dataout\(31));

\inst4|g1:15:regs|dataout[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[31]~32_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:15:regs|dataout\(31));

\inst4|g1:10:regs|dataout[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[31]~32_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:10:regs|dataout\(31));

\inst4|g1:14:regs|dataout[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[31]~32_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux17~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:14:regs|dataout\(31));

\inst4|g2:0:buffersB|F[31]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[31]~32_combout\ = (!\inst4|dec_rdB|Mux31~5_combout\ & (\inst4|dec_rdB|Mux31~6_combout\ & ((!\inst4|g1:14:regs|dataout\(31))))) # (\inst4|dec_rdB|Mux31~5_combout\ & ((!\inst4|g1:10:regs|dataout\(31)) # 
-- ((\inst4|dec_rdB|Mux31~6_combout\ & !\inst4|g1:14:regs|dataout\(31)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001101010000011100110101000001110011010100000111001101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~5_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~6_combout\,
	datac => \inst4|g1:10:regs|ALT_INV_dataout\(31),
	datad => \inst4|g1:14:regs|ALT_INV_dataout\(31),
	combout => \inst4|g2:0:buffersB|F[31]~32_combout\);

\inst4|g2:0:buffersB|F[31]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[31]~33_combout\ = ( !\inst4|g2:0:buffersB|F[31]~32_combout\ & ( (!\inst4|dec_rdB|Mux31~3_combout\ & ((!\inst4|dec_rdB|Mux31~4_combout\) # ((\inst4|g1:15:regs|dataout\(31))))) # (\inst4|dec_rdB|Mux31~3_combout\ & 
-- (\inst4|g1:27:regs|dataout\(31) & ((!\inst4|dec_rdB|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(31))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010101111000000000000000010001100101011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~3_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~4_combout\,
	datac => \inst4|g1:27:regs|ALT_INV_dataout\(31),
	datad => \inst4|g1:15:regs|ALT_INV_dataout\(31),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[31]~32_combout\,
	combout => \inst4|g2:0:buffersB|F[31]~33_combout\);

\inst4|g2:0:buffersB|F[31]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[31]~34_combout\ = ( \inst4|g2:0:buffersB|F[31]~33_combout\ & ( (!\inst4|dec_rdB|Mux31~1_combout\ & ((!\inst4|dec_rdB|Mux31~2_combout\) # ((\inst4|g1:29:regs|dataout\(31))))) # (\inst4|dec_rdB|Mux31~1_combout\ & 
-- (\inst4|g1:30:regs|dataout\(31) & ((!\inst4|dec_rdB|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(31))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~1_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~2_combout\,
	datac => \inst4|g1:30:regs|ALT_INV_dataout\(31),
	datad => \inst4|g1:29:regs|ALT_INV_dataout\(31),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[31]~33_combout\,
	combout => \inst4|g2:0:buffersB|F[31]~34_combout\);

\inst4|g1:26:regs|dataout[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[31]~32_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:26:regs|dataout\(31));

\inst4|g1:19:regs|dataout[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[31]~32_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:19:regs|dataout\(31));

\inst4|g1:21:regs|dataout[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[31]~32_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:21:regs|dataout\(31));

\inst4|g1:13:regs|dataout[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[31]~32_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:13:regs|dataout\(31));

\inst4|g1:9:regs|dataout[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[31]~32_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux22~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:9:regs|dataout\(31));

\inst4|g1:11:regs|dataout[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[31]~32_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux20~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:11:regs|dataout\(31));

\inst4|g2:0:buffersB|F[31]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[31]~35_combout\ = (!\inst4|dec_rdB|Mux31~11_combout\ & (\inst4|dec_rdB|Mux31~12_combout\ & ((!\inst4|g1:11:regs|dataout\(31))))) # (\inst4|dec_rdB|Mux31~11_combout\ & ((!\inst4|g1:9:regs|dataout\(31)) # 
-- ((\inst4|dec_rdB|Mux31~12_combout\ & !\inst4|g1:11:regs|dataout\(31)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001101010000011100110101000001110011010100000111001101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~11_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~12_combout\,
	datac => \inst4|g1:9:regs|ALT_INV_dataout\(31),
	datad => \inst4|g1:11:regs|ALT_INV_dataout\(31),
	combout => \inst4|g2:0:buffersB|F[31]~35_combout\);

\inst4|g2:0:buffersB|F[31]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[31]~36_combout\ = ( !\inst4|g2:0:buffersB|F[31]~35_combout\ & ( (!\inst4|dec_rdB|Mux31~9_combout\ & ((!\inst4|dec_rdB|Mux31~10_combout\) # ((\inst4|g1:13:regs|dataout\(31))))) # (\inst4|dec_rdB|Mux31~9_combout\ & 
-- (\inst4|g1:21:regs|dataout\(31) & ((!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(31))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010101111000000000000000010001100101011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~9_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~10_combout\,
	datac => \inst4|g1:21:regs|ALT_INV_dataout\(31),
	datad => \inst4|g1:13:regs|ALT_INV_dataout\(31),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[31]~35_combout\,
	combout => \inst4|g2:0:buffersB|F[31]~36_combout\);

\inst4|g2:0:buffersB|F[31]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[31]~37_combout\ = ( \inst4|g2:0:buffersB|F[31]~36_combout\ & ( (!\inst4|dec_rdB|Mux31~7_combout\ & ((!\inst4|dec_rdB|Mux31~8_combout\) # ((\inst4|g1:19:regs|dataout\(31))))) # (\inst4|dec_rdB|Mux31~7_combout\ & 
-- (\inst4|g1:26:regs|dataout\(31) & ((!\inst4|dec_rdB|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(31))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~7_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~8_combout\,
	datac => \inst4|g1:26:regs|ALT_INV_dataout\(31),
	datad => \inst4|g1:19:regs|ALT_INV_dataout\(31),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[31]~36_combout\,
	combout => \inst4|g2:0:buffersB|F[31]~37_combout\);

\inst4|g1:25:regs|dataout[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[31]~32_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:25:regs|dataout\(31));

\inst4|g1:24:regs|dataout[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[31]~32_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:24:regs|dataout\(31));

\inst4|g1:28:regs|dataout[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[31]~32_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:28:regs|dataout\(31));

\inst4|g1:20:regs|dataout[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[31]~32_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:20:regs|dataout\(31));

\inst4|g1:8:regs|dataout[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[31]~32_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:8:regs|dataout\(31));

\inst4|g1:12:regs|dataout[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[31]~32_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:12:regs|dataout\(31));

\inst4|g2:0:buffersB|F[31]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[31]~38_combout\ = (!\inst4|dec_rdB|Mux31~17_combout\ & (\inst4|dec_rdB|Mux31~18_combout\ & ((!\inst4|g1:12:regs|dataout\(31))))) # (\inst4|dec_rdB|Mux31~17_combout\ & ((!\inst4|g1:8:regs|dataout\(31)) # 
-- ((\inst4|dec_rdB|Mux31~18_combout\ & !\inst4|g1:12:regs|dataout\(31)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001101010000011100110101000001110011010100000111001101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~17_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~18_combout\,
	datac => \inst4|g1:8:regs|ALT_INV_dataout\(31),
	datad => \inst4|g1:12:regs|ALT_INV_dataout\(31),
	combout => \inst4|g2:0:buffersB|F[31]~38_combout\);

\inst4|g2:0:buffersB|F[31]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[31]~39_combout\ = ( !\inst4|g2:0:buffersB|F[31]~38_combout\ & ( (!\inst4|dec_rdB|Mux31~15_combout\ & ((!\inst4|dec_rdB|Mux31~16_combout\) # ((\inst4|g1:20:regs|dataout\(31))))) # (\inst4|dec_rdB|Mux31~15_combout\ & 
-- (\inst4|g1:28:regs|dataout\(31) & ((!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(31))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010101111000000000000000010001100101011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~15_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~16_combout\,
	datac => \inst4|g1:28:regs|ALT_INV_dataout\(31),
	datad => \inst4|g1:20:regs|ALT_INV_dataout\(31),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[31]~38_combout\,
	combout => \inst4|g2:0:buffersB|F[31]~39_combout\);

\inst4|g2:0:buffersB|F[31]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[31]~40_combout\ = ( \inst4|g2:0:buffersB|F[31]~39_combout\ & ( (!\inst4|dec_rdB|Mux31~13_combout\ & ((!\inst4|dec_rdB|Mux31~14_combout\) # ((\inst4|g1:24:regs|dataout\(31))))) # (\inst4|dec_rdB|Mux31~13_combout\ & 
-- (\inst4|g1:25:regs|dataout\(31) & ((!\inst4|dec_rdB|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(31))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~13_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~14_combout\,
	datac => \inst4|g1:25:regs|ALT_INV_dataout\(31),
	datad => \inst4|g1:24:regs|ALT_INV_dataout\(31),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[31]~39_combout\,
	combout => \inst4|g2:0:buffersB|F[31]~40_combout\);

\inst4|g1:7:regs|dataout[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[31]~32_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:7:regs|dataout\(31));

\inst4|g1:3:regs|dataout[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[31]~32_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:3:regs|dataout\(31));

\inst4|g1:5:regs|dataout[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[31]~32_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:5:regs|dataout\(31));

\inst4|g1:4:regs|dataout[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[31]~32_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:4:regs|dataout\(31));

\inst4|g1:2:regs|dataout[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[31]~32_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:2:regs|dataout\(31));

\inst4|g1:1:regs|dataout[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[31]~32_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:1:regs|dataout\(31));

\inst4|g2:0:buffersB|F[31]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[31]~41_combout\ = ( \inst4|g1:1:regs|dataout\(31) & ( (!\inst4|dec_rdB|Mux31~24_combout\ & ((!\inst4|dec_rdB|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(31)))) ) ) # ( !\inst4|g1:1:regs|dataout\(31) & ( 
-- (!\inst4|dec_rdB|Mux31~24_combout\ & (!\inst4|dec_rdB|Mux31~25_combout\ & ((!\inst4|dec_rdB|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(31))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000100010001100110010000000110000001000100011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~23_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~24_combout\,
	datac => \inst4|dec_rdB|ALT_INV_Mux31~25_combout\,
	datad => \inst4|g1:2:regs|ALT_INV_dataout\(31),
	datae => \inst4|g1:1:regs|ALT_INV_dataout\(31),
	combout => \inst4|g2:0:buffersB|F[31]~41_combout\);

\inst4|g2:0:buffersB|F[31]~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[31]~42_combout\ = ( \inst4|g2:0:buffersB|F[31]~41_combout\ & ( (!\inst4|dec_rdB|Mux31~21_combout\ & ((!\inst4|dec_rdB|Mux31~22_combout\) # ((\inst4|g1:4:regs|dataout\(31))))) # (\inst4|dec_rdB|Mux31~21_combout\ & 
-- (\inst4|g1:5:regs|dataout\(31) & ((!\inst4|dec_rdB|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(31))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~21_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~22_combout\,
	datac => \inst4|g1:5:regs|ALT_INV_dataout\(31),
	datad => \inst4|g1:4:regs|ALT_INV_dataout\(31),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[31]~41_combout\,
	combout => \inst4|g2:0:buffersB|F[31]~42_combout\);

\inst4|g2:0:buffersB|F[31]~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[31]~43_combout\ = ( \inst4|g2:0:buffersB|F[31]~42_combout\ & ( (!\inst4|dec_rdB|Mux31~19_combout\ & ((!\inst4|dec_rdB|Mux31~20_combout\) # ((\inst4|g1:3:regs|dataout\(31))))) # (\inst4|dec_rdB|Mux31~19_combout\ & 
-- (\inst4|g1:7:regs|dataout\(31) & ((!\inst4|dec_rdB|Mux31~20_combout\) # (\inst4|g1:3:regs|dataout\(31))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~19_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~20_combout\,
	datac => \inst4|g1:7:regs|ALT_INV_dataout\(31),
	datad => \inst4|g1:3:regs|ALT_INV_dataout\(31),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[31]~42_combout\,
	combout => \inst4|g2:0:buffersB|F[31]~43_combout\);

\inst4|g1:18:regs|dataout[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[31]~32_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:18:regs|dataout\(31));

\inst4|g1:16:regs|dataout[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[31]~32_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:16:regs|dataout\(31));

\inst4|g1:17:regs|dataout[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[31]~32_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:17:regs|dataout\(31));

\inst4|g1:23:regs|dataout[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[31]~32_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:23:regs|dataout\(31));

\inst4|g1:6:regs|dataout[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[31]~32_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:6:regs|dataout\(31));

\inst4|g1:22:regs|dataout[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[31]~32_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:22:regs|dataout\(31));

\inst4|g2:0:buffersB|F[31]~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[31]~44_combout\ = (!\inst4|dec_rdB|Mux31~30_combout\ & (\inst4|dec_rdB|Mux31~31_combout\ & ((!\inst4|g1:22:regs|dataout\(31))))) # (\inst4|dec_rdB|Mux31~30_combout\ & ((!\inst4|g1:6:regs|dataout\(31)) # 
-- ((\inst4|dec_rdB|Mux31~31_combout\ & !\inst4|g1:22:regs|dataout\(31)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001101010000011100110101000001110011010100000111001101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~30_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~31_combout\,
	datac => \inst4|g1:6:regs|ALT_INV_dataout\(31),
	datad => \inst4|g1:22:regs|ALT_INV_dataout\(31),
	combout => \inst4|g2:0:buffersB|F[31]~44_combout\);

\inst4|g2:0:buffersB|F[31]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[31]~45_combout\ = ( !\inst4|g2:0:buffersB|F[31]~44_combout\ & ( (!\inst4|dec_rdB|Mux31~28_combout\ & ((!\inst4|dec_rdB|Mux31~29_combout\) # ((\inst4|g1:23:regs|dataout\(31))))) # (\inst4|dec_rdB|Mux31~28_combout\ & 
-- (\inst4|g1:17:regs|dataout\(31) & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(31))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010101111000000000000000010001100101011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~28_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~29_combout\,
	datac => \inst4|g1:17:regs|ALT_INV_dataout\(31),
	datad => \inst4|g1:23:regs|ALT_INV_dataout\(31),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[31]~44_combout\,
	combout => \inst4|g2:0:buffersB|F[31]~45_combout\);

\inst4|g2:0:buffersB|F[31]~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[31]~46_combout\ = ( \inst4|g2:0:buffersB|F[31]~45_combout\ & ( (!\inst4|dec_rdB|Mux31~26_combout\ & ((!\inst4|dec_rdB|Mux31~27_combout\) # ((\inst4|g1:16:regs|dataout\(31))))) # (\inst4|dec_rdB|Mux31~26_combout\ & 
-- (\inst4|g1:18:regs|dataout\(31) & ((!\inst4|dec_rdB|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(31))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~26_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~27_combout\,
	datac => \inst4|g1:18:regs|ALT_INV_dataout\(31),
	datad => \inst4|g1:16:regs|ALT_INV_dataout\(31),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[31]~45_combout\,
	combout => \inst4|g2:0:buffersB|F[31]~46_combout\);

\inst4|g2:0:buffersB|F[31]~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[31]~47_combout\ = (\inst4|g2:0:buffersB|F[31]~37_combout\ & (\inst4|g2:0:buffersB|F[31]~40_combout\ & (\inst4|g2:0:buffersB|F[31]~43_combout\ & \inst4|g2:0:buffersB|F[31]~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersB|ALT_INV_F[31]~37_combout\,
	datab => \inst4|g2:0:buffersB|ALT_INV_F[31]~40_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[31]~43_combout\,
	datad => \inst4|g2:0:buffersB|ALT_INV_F[31]~46_combout\,
	combout => \inst4|g2:0:buffersB|F[31]~47_combout\);

\inst4|g2:0:buffersB|F[31]~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[31]~48_combout\ = (\inst4|g2:0:buffersB|F[31]~34_combout\ & (\inst4|g2:0:buffersB|F[31]~47_combout\ & ((!\inst4|dec_rdB|Mux31~0_combout\) # (\inst4|g1:31:regs|dataout\(31)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001011000000000000101100000000000010110000000000001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~0_combout\,
	datab => \inst4|g1:31:regs|ALT_INV_dataout\(31),
	datac => \inst4|g2:0:buffersB|ALT_INV_F[31]~34_combout\,
	datad => \inst4|g2:0:buffersB|ALT_INV_F[31]~47_combout\,
	combout => \inst4|g2:0:buffersB|F[31]~48_combout\);

\selector|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \selector|Mux0~0_combout\ = (!\selector|Mux31~0_combout\ & ((\inst4|g2:0:buffersB|F[31]~48_combout\))) # (\selector|Mux31~0_combout\ & (\IR|dataout\(15)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \selector|ALT_INV_Mux31~0_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[31]~48_combout\,
	combout => \selector|Mux0~0_combout\);

\ALU|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~57_sumout\ = SUM(( !\selector|Mux1~0_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~2\ ))
-- \ALU|Add0~58\ = CARRY(( !\selector|Mux1~0_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000010001011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(27),
	datab => \IR|ALT_INV_dataout\(26),
	datad => \selector|ALT_INV_Mux1~0_combout\,
	cin => \ALU|Add0~2\,
	sumout => \ALU|Add0~57_sumout\,
	cout => \ALU|Add0~58\);

\inst4|g1:30:regs|dataout[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[30]~34_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:30:regs|dataout\(30));

\inst4|g1:29:regs|dataout[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[30]~34_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:29:regs|dataout\(30));

\inst4|g1:27:regs|dataout[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[30]~34_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:27:regs|dataout\(30));

\inst4|g1:15:regs|dataout[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[30]~34_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:15:regs|dataout\(30));

\inst4|g1:10:regs|dataout[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[30]~34_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:10:regs|dataout\(30));

\inst4|g1:14:regs|dataout[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[30]~34_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux17~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:14:regs|dataout\(30));

\inst4|g2:0:buffersA|F[30]~270\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[30]~270_combout\ = (!\inst4|dec_rdA|Mux31~5_combout\ & (\inst4|dec_rdA|Mux31~6_combout\ & ((!\inst4|g1:14:regs|dataout\(30))))) # (\inst4|dec_rdA|Mux31~5_combout\ & ((!\inst4|g1:10:regs|dataout\(30)) # 
-- ((\inst4|dec_rdA|Mux31~6_combout\ & !\inst4|g1:14:regs|dataout\(30)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001101010000011100110101000001110011010100000111001101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~5_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~6_combout\,
	datac => \inst4|g1:10:regs|ALT_INV_dataout\(30),
	datad => \inst4|g1:14:regs|ALT_INV_dataout\(30),
	combout => \inst4|g2:0:buffersA|F[30]~270_combout\);

\inst4|g2:0:buffersA|F[30]~271\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[30]~271_combout\ = ( !\inst4|g2:0:buffersA|F[30]~270_combout\ & ( (!\inst4|dec_rdA|Mux31~3_combout\ & ((!\inst4|dec_rdA|Mux31~4_combout\) # ((\inst4|g1:15:regs|dataout\(30))))) # (\inst4|dec_rdA|Mux31~3_combout\ & 
-- (\inst4|g1:27:regs|dataout\(30) & ((!\inst4|dec_rdA|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(30))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010101111000000000000000010001100101011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~3_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~4_combout\,
	datac => \inst4|g1:27:regs|ALT_INV_dataout\(30),
	datad => \inst4|g1:15:regs|ALT_INV_dataout\(30),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[30]~270_combout\,
	combout => \inst4|g2:0:buffersA|F[30]~271_combout\);

\inst4|g2:0:buffersA|F[30]~272\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[30]~272_combout\ = ( \inst4|g2:0:buffersA|F[30]~271_combout\ & ( (!\inst4|dec_rdA|Mux31~1_combout\ & ((!\inst4|dec_rdA|Mux31~2_combout\) # ((\inst4|g1:29:regs|dataout\(30))))) # (\inst4|dec_rdA|Mux31~1_combout\ & 
-- (\inst4|g1:30:regs|dataout\(30) & ((!\inst4|dec_rdA|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(30))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~1_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~2_combout\,
	datac => \inst4|g1:30:regs|ALT_INV_dataout\(30),
	datad => \inst4|g1:29:regs|ALT_INV_dataout\(30),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[30]~271_combout\,
	combout => \inst4|g2:0:buffersA|F[30]~272_combout\);

\inst4|g1:26:regs|dataout[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[30]~34_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:26:regs|dataout\(30));

\inst4|g1:19:regs|dataout[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[30]~34_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:19:regs|dataout\(30));

\inst4|g1:21:regs|dataout[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[30]~34_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:21:regs|dataout\(30));

\inst4|g1:13:regs|dataout[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[30]~34_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:13:regs|dataout\(30));

\inst4|g1:9:regs|dataout[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[30]~34_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux22~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:9:regs|dataout\(30));

\inst4|g1:11:regs|dataout[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[30]~34_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux20~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:11:regs|dataout\(30));

\inst4|g2:0:buffersA|F[30]~273\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[30]~273_combout\ = (!\inst4|dec_rdA|Mux31~11_combout\ & (\inst4|dec_rdA|Mux31~12_combout\ & ((!\inst4|g1:11:regs|dataout\(30))))) # (\inst4|dec_rdA|Mux31~11_combout\ & ((!\inst4|g1:9:regs|dataout\(30)) # 
-- ((\inst4|dec_rdA|Mux31~12_combout\ & !\inst4|g1:11:regs|dataout\(30)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001101010000011100110101000001110011010100000111001101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~11_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~12_combout\,
	datac => \inst4|g1:9:regs|ALT_INV_dataout\(30),
	datad => \inst4|g1:11:regs|ALT_INV_dataout\(30),
	combout => \inst4|g2:0:buffersA|F[30]~273_combout\);

\inst4|g2:0:buffersA|F[30]~274\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[30]~274_combout\ = ( !\inst4|g2:0:buffersA|F[30]~273_combout\ & ( (!\inst4|dec_rdA|Mux31~9_combout\ & ((!\inst4|dec_rdA|Mux31~10_combout\) # ((\inst4|g1:13:regs|dataout\(30))))) # (\inst4|dec_rdA|Mux31~9_combout\ & 
-- (\inst4|g1:21:regs|dataout\(30) & ((!\inst4|dec_rdA|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(30))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010101111000000000000000010001100101011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~9_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~10_combout\,
	datac => \inst4|g1:21:regs|ALT_INV_dataout\(30),
	datad => \inst4|g1:13:regs|ALT_INV_dataout\(30),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[30]~273_combout\,
	combout => \inst4|g2:0:buffersA|F[30]~274_combout\);

\inst4|g2:0:buffersA|F[30]~275\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[30]~275_combout\ = ( \inst4|g2:0:buffersA|F[30]~274_combout\ & ( (!\inst4|dec_rdA|Mux31~7_combout\ & ((!\inst4|dec_rdA|Mux31~8_combout\) # ((\inst4|g1:19:regs|dataout\(30))))) # (\inst4|dec_rdA|Mux31~7_combout\ & 
-- (\inst4|g1:26:regs|dataout\(30) & ((!\inst4|dec_rdA|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(30))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~7_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~8_combout\,
	datac => \inst4|g1:26:regs|ALT_INV_dataout\(30),
	datad => \inst4|g1:19:regs|ALT_INV_dataout\(30),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[30]~274_combout\,
	combout => \inst4|g2:0:buffersA|F[30]~275_combout\);

\inst4|g1:25:regs|dataout[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[30]~34_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:25:regs|dataout\(30));

\inst4|g1:24:regs|dataout[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[30]~34_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:24:regs|dataout\(30));

\inst4|g1:28:regs|dataout[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[30]~34_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:28:regs|dataout\(30));

\inst4|g1:20:regs|dataout[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[30]~34_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:20:regs|dataout\(30));

\inst4|g1:8:regs|dataout[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[30]~34_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:8:regs|dataout\(30));

\inst4|g1:12:regs|dataout[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[30]~34_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:12:regs|dataout\(30));

\inst4|g2:0:buffersA|F[30]~276\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[30]~276_combout\ = (!\inst4|dec_rdA|Mux31~17_combout\ & (\inst4|dec_rdA|Mux31~18_combout\ & ((!\inst4|g1:12:regs|dataout\(30))))) # (\inst4|dec_rdA|Mux31~17_combout\ & ((!\inst4|g1:8:regs|dataout\(30)) # 
-- ((\inst4|dec_rdA|Mux31~18_combout\ & !\inst4|g1:12:regs|dataout\(30)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001101010000011100110101000001110011010100000111001101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~17_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~18_combout\,
	datac => \inst4|g1:8:regs|ALT_INV_dataout\(30),
	datad => \inst4|g1:12:regs|ALT_INV_dataout\(30),
	combout => \inst4|g2:0:buffersA|F[30]~276_combout\);

\inst4|g2:0:buffersA|F[30]~277\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[30]~277_combout\ = ( !\inst4|g2:0:buffersA|F[30]~276_combout\ & ( (!\inst4|dec_rdA|Mux31~15_combout\ & ((!\inst4|dec_rdA|Mux31~16_combout\) # ((\inst4|g1:20:regs|dataout\(30))))) # (\inst4|dec_rdA|Mux31~15_combout\ & 
-- (\inst4|g1:28:regs|dataout\(30) & ((!\inst4|dec_rdA|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(30))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010101111000000000000000010001100101011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~15_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~16_combout\,
	datac => \inst4|g1:28:regs|ALT_INV_dataout\(30),
	datad => \inst4|g1:20:regs|ALT_INV_dataout\(30),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[30]~276_combout\,
	combout => \inst4|g2:0:buffersA|F[30]~277_combout\);

\inst4|g2:0:buffersA|F[30]~278\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[30]~278_combout\ = ( \inst4|g2:0:buffersA|F[30]~277_combout\ & ( (!\inst4|dec_rdA|Mux31~13_combout\ & ((!\inst4|dec_rdA|Mux31~14_combout\) # ((\inst4|g1:24:regs|dataout\(30))))) # (\inst4|dec_rdA|Mux31~13_combout\ & 
-- (\inst4|g1:25:regs|dataout\(30) & ((!\inst4|dec_rdA|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(30))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~13_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~14_combout\,
	datac => \inst4|g1:25:regs|ALT_INV_dataout\(30),
	datad => \inst4|g1:24:regs|ALT_INV_dataout\(30),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[30]~277_combout\,
	combout => \inst4|g2:0:buffersA|F[30]~278_combout\);

\inst4|g1:7:regs|dataout[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[30]~34_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:7:regs|dataout\(30));

\inst4|g1:3:regs|dataout[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[30]~34_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:3:regs|dataout\(30));

\inst4|g1:5:regs|dataout[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[30]~34_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:5:regs|dataout\(30));

\inst4|g1:4:regs|dataout[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[30]~34_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:4:regs|dataout\(30));

\inst4|g1:2:regs|dataout[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[30]~34_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:2:regs|dataout\(30));

\inst4|g1:1:regs|dataout[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[30]~34_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:1:regs|dataout\(30));

\inst4|g2:0:buffersA|F[30]~279\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[30]~279_combout\ = ( \inst4|g1:1:regs|dataout\(30) & ( (!\inst4|dec_rdA|Mux31~24_combout\ & ((!\inst4|dec_rdA|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(30)))) ) ) # ( !\inst4|g1:1:regs|dataout\(30) & ( 
-- (!\inst4|dec_rdA|Mux31~24_combout\ & (!\inst4|dec_rdA|Mux31~25_combout\ & ((!\inst4|dec_rdA|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(30))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000100010001100110010000000110000001000100011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~23_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~24_combout\,
	datac => \inst4|dec_rdA|ALT_INV_Mux31~25_combout\,
	datad => \inst4|g1:2:regs|ALT_INV_dataout\(30),
	datae => \inst4|g1:1:regs|ALT_INV_dataout\(30),
	combout => \inst4|g2:0:buffersA|F[30]~279_combout\);

\inst4|g2:0:buffersA|F[30]~280\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[30]~280_combout\ = ( \inst4|g2:0:buffersA|F[30]~279_combout\ & ( (!\inst4|dec_rdA|Mux31~21_combout\ & ((!\inst4|dec_rdA|Mux31~22_combout\) # ((\inst4|g1:4:regs|dataout\(30))))) # (\inst4|dec_rdA|Mux31~21_combout\ & 
-- (\inst4|g1:5:regs|dataout\(30) & ((!\inst4|dec_rdA|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(30))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~21_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~22_combout\,
	datac => \inst4|g1:5:regs|ALT_INV_dataout\(30),
	datad => \inst4|g1:4:regs|ALT_INV_dataout\(30),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[30]~279_combout\,
	combout => \inst4|g2:0:buffersA|F[30]~280_combout\);

\inst4|g2:0:buffersA|F[30]~281\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[30]~281_combout\ = ( \inst4|g2:0:buffersA|F[30]~280_combout\ & ( (!\inst4|dec_rdA|Mux31~19_combout\ & ((!\inst4|dec_rdA|Mux31~20_combout\) # ((\inst4|g1:3:regs|dataout\(30))))) # (\inst4|dec_rdA|Mux31~19_combout\ & 
-- (\inst4|g1:7:regs|dataout\(30) & ((!\inst4|dec_rdA|Mux31~20_combout\) # (\inst4|g1:3:regs|dataout\(30))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~19_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~20_combout\,
	datac => \inst4|g1:7:regs|ALT_INV_dataout\(30),
	datad => \inst4|g1:3:regs|ALT_INV_dataout\(30),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[30]~280_combout\,
	combout => \inst4|g2:0:buffersA|F[30]~281_combout\);

\inst4|g1:18:regs|dataout[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[30]~34_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:18:regs|dataout\(30));

\inst4|g1:16:regs|dataout[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[30]~34_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:16:regs|dataout\(30));

\inst4|g1:17:regs|dataout[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[30]~34_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:17:regs|dataout\(30));

\inst4|g1:23:regs|dataout[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[30]~34_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:23:regs|dataout\(30));

\inst4|g1:6:regs|dataout[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[30]~34_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:6:regs|dataout\(30));

\inst4|g1:22:regs|dataout[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[30]~34_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:22:regs|dataout\(30));

\inst4|g2:0:buffersA|F[30]~282\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[30]~282_combout\ = (!\inst4|dec_rdA|Mux31~30_combout\ & (\inst4|dec_rdA|Mux31~31_combout\ & ((!\inst4|g1:22:regs|dataout\(30))))) # (\inst4|dec_rdA|Mux31~30_combout\ & ((!\inst4|g1:6:regs|dataout\(30)) # 
-- ((\inst4|dec_rdA|Mux31~31_combout\ & !\inst4|g1:22:regs|dataout\(30)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001101010000011100110101000001110011010100000111001101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~30_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~31_combout\,
	datac => \inst4|g1:6:regs|ALT_INV_dataout\(30),
	datad => \inst4|g1:22:regs|ALT_INV_dataout\(30),
	combout => \inst4|g2:0:buffersA|F[30]~282_combout\);

\inst4|g2:0:buffersA|F[30]~283\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[30]~283_combout\ = ( !\inst4|g2:0:buffersA|F[30]~282_combout\ & ( (!\inst4|dec_rdA|Mux31~28_combout\ & ((!\inst4|dec_rdA|Mux31~29_combout\) # ((\inst4|g1:23:regs|dataout\(30))))) # (\inst4|dec_rdA|Mux31~28_combout\ & 
-- (\inst4|g1:17:regs|dataout\(30) & ((!\inst4|dec_rdA|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(30))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010101111000000000000000010001100101011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~28_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~29_combout\,
	datac => \inst4|g1:17:regs|ALT_INV_dataout\(30),
	datad => \inst4|g1:23:regs|ALT_INV_dataout\(30),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[30]~282_combout\,
	combout => \inst4|g2:0:buffersA|F[30]~283_combout\);

\inst4|g2:0:buffersA|F[30]~284\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[30]~284_combout\ = ( \inst4|g2:0:buffersA|F[30]~283_combout\ & ( (!\inst4|dec_rdA|Mux31~26_combout\ & ((!\inst4|dec_rdA|Mux31~27_combout\) # ((\inst4|g1:16:regs|dataout\(30))))) # (\inst4|dec_rdA|Mux31~26_combout\ & 
-- (\inst4|g1:18:regs|dataout\(30) & ((!\inst4|dec_rdA|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(30))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~26_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~27_combout\,
	datac => \inst4|g1:18:regs|ALT_INV_dataout\(30),
	datad => \inst4|g1:16:regs|ALT_INV_dataout\(30),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[30]~283_combout\,
	combout => \inst4|g2:0:buffersA|F[30]~284_combout\);

\inst4|g2:0:buffersA|F[30]~285\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[30]~285_combout\ = (\inst4|g2:0:buffersA|F[30]~275_combout\ & (\inst4|g2:0:buffersA|F[30]~278_combout\ & (\inst4|g2:0:buffersA|F[30]~281_combout\ & \inst4|g2:0:buffersA|F[30]~284_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersA|ALT_INV_F[30]~275_combout\,
	datab => \inst4|g2:0:buffersA|ALT_INV_F[30]~278_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[30]~281_combout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[30]~284_combout\,
	combout => \inst4|g2:0:buffersA|F[30]~285_combout\);

\inst4|g2:0:buffersA|F[30]~286\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[30]~286_combout\ = (\inst4|g2:0:buffersA|F[30]~272_combout\ & (\inst4|g2:0:buffersA|F[30]~285_combout\ & ((!\inst4|dec_rdA|Mux31~0_combout\) # (\inst4|g1:31:regs|dataout\(30)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001011000000000000101100000000000010110000000000001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~0_combout\,
	datab => \inst4|g1:31:regs|ALT_INV_dataout\(30),
	datac => \inst4|g2:0:buffersA|ALT_INV_F[30]~272_combout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[30]~285_combout\,
	combout => \inst4|g2:0:buffersA|F[30]~286_combout\);

\ALU|Add1~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~57_sumout\ = SUM(( \ALU|Add0~57_sumout\ ) + ( \inst4|g2:0:buffersA|F[30]~286_combout\ ) + ( \ALU|Add1~2\ ))
-- \ALU|Add1~58\ = CARRY(( \ALU|Add0~57_sumout\ ) + ( \inst4|g2:0:buffersA|F[30]~286_combout\ ) + ( \ALU|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALU|ALT_INV_Add0~57_sumout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[30]~286_combout\,
	cin => \ALU|Add1~2\,
	sumout => \ALU|Add1~57_sumout\,
	cout => \ALU|Add1~58\);

\ALU|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux2~0_combout\ = (!\IR|dataout\(26) & (\ALU|Add0~57_sumout\ & \inst4|g2:0:buffersA|F[30]~286_combout\)) # (\IR|dataout\(26) & ((\inst4|g2:0:buffersA|F[30]~286_combout\) # (\ALU|Add0~57_sumout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001011100010111000101110001011100010111000101110001011100010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(26),
	datab => \ALU|ALT_INV_Add0~57_sumout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[30]~286_combout\,
	combout => \ALU|Mux2~0_combout\);

\ALU|Mux2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux2~1_combout\ = (!\IR|dataout\(27) & (\ALU|Add1~57_sumout\)) # (\IR|dataout\(27) & ((\ALU|Mux2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(27),
	datab => \ALU|ALT_INV_Add1~57_sumout\,
	datac => \ALU|ALT_INV_Mux2~0_combout\,
	combout => \ALU|Mux2~1_combout\);

\IO_IN[30]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IO_IN(30),
	o => \IO_IN[30]~input_o\);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a30\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "dmemory.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memory:D-Memory|altsyncram:ram_rtl_0|altsyncram_auc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \UC|DM_Wr~q\,
	portare => VCC,
	clk0 => \clock~input_o\,
	portadatain => \D-Memory|ram_rtl_0|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \D-Memory|ram_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \D-Memory|ram_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus\);

\tri1[30]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \tri1[30]~34_combout\ = ( \IO_IN[30]~input_o\ & ( \D-Memory|ram_rtl_0|auto_generated|ram_block1a30~portadataout\ & ( (!\UC|ALU_2_DBus~q\) # (\ALU|Mux2~1_combout\) ) ) ) # ( !\IO_IN[30]~input_o\ & ( 
-- \D-Memory|ram_rtl_0|auto_generated|ram_block1a30~portadataout\ & ( (!\UC|IO_2_Reg~q\ & ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux2~1_combout\))) ) ) ) # ( \IO_IN[30]~input_o\ & ( !\D-Memory|ram_rtl_0|auto_generated|ram_block1a30~portadataout\ & ( (!\UC|DM_Rd~q\ & 
-- ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux2~1_combout\))) ) ) ) # ( !\IO_IN[30]~input_o\ & ( !\D-Memory|ram_rtl_0|auto_generated|ram_block1a30~portadataout\ & ( (!\UC|DM_Rd~q\ & (!\UC|IO_2_Reg~q\ & ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux2~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000100010001100110010100000111100001010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_ALU_2_DBus~q\,
	datab => \UC|ALT_INV_DM_Rd~q\,
	datac => \UC|ALT_INV_IO_2_Reg~q\,
	datad => \ALU|ALT_INV_Mux2~1_combout\,
	datae => \ALT_INV_IO_IN[30]~input_o\,
	dataf => \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a30~portadataout\,
	combout => \tri1[30]~34_combout\);

\inst4|g1:31:regs|dataout[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tri1[30]~34_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst4|dec_wr|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:31:regs|dataout\(30));

\inst4|g2:0:buffersB|F[30]~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[30]~49_combout\ = (!\inst4|dec_rdB|Mux31~5_combout\ & (\inst4|dec_rdB|Mux31~6_combout\ & ((!\inst4|g1:14:regs|dataout\(30))))) # (\inst4|dec_rdB|Mux31~5_combout\ & ((!\inst4|g1:10:regs|dataout\(30)) # 
-- ((\inst4|dec_rdB|Mux31~6_combout\ & !\inst4|g1:14:regs|dataout\(30)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001101010000011100110101000001110011010100000111001101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~5_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~6_combout\,
	datac => \inst4|g1:10:regs|ALT_INV_dataout\(30),
	datad => \inst4|g1:14:regs|ALT_INV_dataout\(30),
	combout => \inst4|g2:0:buffersB|F[30]~49_combout\);

\inst4|g2:0:buffersB|F[30]~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[30]~50_combout\ = ( !\inst4|g2:0:buffersB|F[30]~49_combout\ & ( (!\inst4|dec_rdB|Mux31~3_combout\ & ((!\inst4|dec_rdB|Mux31~4_combout\) # ((\inst4|g1:15:regs|dataout\(30))))) # (\inst4|dec_rdB|Mux31~3_combout\ & 
-- (\inst4|g1:27:regs|dataout\(30) & ((!\inst4|dec_rdB|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(30))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010101111000000000000000010001100101011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~3_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~4_combout\,
	datac => \inst4|g1:27:regs|ALT_INV_dataout\(30),
	datad => \inst4|g1:15:regs|ALT_INV_dataout\(30),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[30]~49_combout\,
	combout => \inst4|g2:0:buffersB|F[30]~50_combout\);

\inst4|g2:0:buffersB|F[30]~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[30]~51_combout\ = ( \inst4|g2:0:buffersB|F[30]~50_combout\ & ( (!\inst4|dec_rdB|Mux31~1_combout\ & ((!\inst4|dec_rdB|Mux31~2_combout\) # ((\inst4|g1:29:regs|dataout\(30))))) # (\inst4|dec_rdB|Mux31~1_combout\ & 
-- (\inst4|g1:30:regs|dataout\(30) & ((!\inst4|dec_rdB|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(30))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~1_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~2_combout\,
	datac => \inst4|g1:30:regs|ALT_INV_dataout\(30),
	datad => \inst4|g1:29:regs|ALT_INV_dataout\(30),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[30]~50_combout\,
	combout => \inst4|g2:0:buffersB|F[30]~51_combout\);

\inst4|g2:0:buffersB|F[30]~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[30]~52_combout\ = (!\inst4|dec_rdB|Mux31~11_combout\ & (\inst4|dec_rdB|Mux31~12_combout\ & ((!\inst4|g1:11:regs|dataout\(30))))) # (\inst4|dec_rdB|Mux31~11_combout\ & ((!\inst4|g1:9:regs|dataout\(30)) # 
-- ((\inst4|dec_rdB|Mux31~12_combout\ & !\inst4|g1:11:regs|dataout\(30)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001101010000011100110101000001110011010100000111001101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~11_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~12_combout\,
	datac => \inst4|g1:9:regs|ALT_INV_dataout\(30),
	datad => \inst4|g1:11:regs|ALT_INV_dataout\(30),
	combout => \inst4|g2:0:buffersB|F[30]~52_combout\);

\inst4|g2:0:buffersB|F[30]~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[30]~53_combout\ = ( !\inst4|g2:0:buffersB|F[30]~52_combout\ & ( (!\inst4|dec_rdB|Mux31~9_combout\ & ((!\inst4|dec_rdB|Mux31~10_combout\) # ((\inst4|g1:13:regs|dataout\(30))))) # (\inst4|dec_rdB|Mux31~9_combout\ & 
-- (\inst4|g1:21:regs|dataout\(30) & ((!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(30))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010101111000000000000000010001100101011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~9_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~10_combout\,
	datac => \inst4|g1:21:regs|ALT_INV_dataout\(30),
	datad => \inst4|g1:13:regs|ALT_INV_dataout\(30),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[30]~52_combout\,
	combout => \inst4|g2:0:buffersB|F[30]~53_combout\);

\inst4|g2:0:buffersB|F[30]~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[30]~54_combout\ = ( \inst4|g2:0:buffersB|F[30]~53_combout\ & ( (!\inst4|dec_rdB|Mux31~7_combout\ & ((!\inst4|dec_rdB|Mux31~8_combout\) # ((\inst4|g1:19:regs|dataout\(30))))) # (\inst4|dec_rdB|Mux31~7_combout\ & 
-- (\inst4|g1:26:regs|dataout\(30) & ((!\inst4|dec_rdB|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(30))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~7_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~8_combout\,
	datac => \inst4|g1:26:regs|ALT_INV_dataout\(30),
	datad => \inst4|g1:19:regs|ALT_INV_dataout\(30),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[30]~53_combout\,
	combout => \inst4|g2:0:buffersB|F[30]~54_combout\);

\inst4|g2:0:buffersB|F[30]~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[30]~55_combout\ = (!\inst4|dec_rdB|Mux31~17_combout\ & (\inst4|dec_rdB|Mux31~18_combout\ & ((!\inst4|g1:12:regs|dataout\(30))))) # (\inst4|dec_rdB|Mux31~17_combout\ & ((!\inst4|g1:8:regs|dataout\(30)) # 
-- ((\inst4|dec_rdB|Mux31~18_combout\ & !\inst4|g1:12:regs|dataout\(30)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001101010000011100110101000001110011010100000111001101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~17_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~18_combout\,
	datac => \inst4|g1:8:regs|ALT_INV_dataout\(30),
	datad => \inst4|g1:12:regs|ALT_INV_dataout\(30),
	combout => \inst4|g2:0:buffersB|F[30]~55_combout\);

\inst4|g2:0:buffersB|F[30]~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[30]~56_combout\ = ( !\inst4|g2:0:buffersB|F[30]~55_combout\ & ( (!\inst4|dec_rdB|Mux31~15_combout\ & ((!\inst4|dec_rdB|Mux31~16_combout\) # ((\inst4|g1:20:regs|dataout\(30))))) # (\inst4|dec_rdB|Mux31~15_combout\ & 
-- (\inst4|g1:28:regs|dataout\(30) & ((!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(30))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010101111000000000000000010001100101011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~15_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~16_combout\,
	datac => \inst4|g1:28:regs|ALT_INV_dataout\(30),
	datad => \inst4|g1:20:regs|ALT_INV_dataout\(30),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[30]~55_combout\,
	combout => \inst4|g2:0:buffersB|F[30]~56_combout\);

\inst4|g2:0:buffersB|F[30]~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[30]~57_combout\ = ( \inst4|g2:0:buffersB|F[30]~56_combout\ & ( (!\inst4|dec_rdB|Mux31~13_combout\ & ((!\inst4|dec_rdB|Mux31~14_combout\) # ((\inst4|g1:24:regs|dataout\(30))))) # (\inst4|dec_rdB|Mux31~13_combout\ & 
-- (\inst4|g1:25:regs|dataout\(30) & ((!\inst4|dec_rdB|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(30))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~13_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~14_combout\,
	datac => \inst4|g1:25:regs|ALT_INV_dataout\(30),
	datad => \inst4|g1:24:regs|ALT_INV_dataout\(30),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[30]~56_combout\,
	combout => \inst4|g2:0:buffersB|F[30]~57_combout\);

\inst4|g2:0:buffersB|F[30]~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[30]~58_combout\ = ( \inst4|g1:1:regs|dataout\(30) & ( (!\inst4|dec_rdB|Mux31~24_combout\ & ((!\inst4|dec_rdB|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(30)))) ) ) # ( !\inst4|g1:1:regs|dataout\(30) & ( 
-- (!\inst4|dec_rdB|Mux31~24_combout\ & (!\inst4|dec_rdB|Mux31~25_combout\ & ((!\inst4|dec_rdB|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(30))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000100010001100110010000000110000001000100011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~23_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~24_combout\,
	datac => \inst4|dec_rdB|ALT_INV_Mux31~25_combout\,
	datad => \inst4|g1:2:regs|ALT_INV_dataout\(30),
	datae => \inst4|g1:1:regs|ALT_INV_dataout\(30),
	combout => \inst4|g2:0:buffersB|F[30]~58_combout\);

\inst4|g2:0:buffersB|F[30]~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[30]~59_combout\ = ( \inst4|g2:0:buffersB|F[30]~58_combout\ & ( (!\inst4|dec_rdB|Mux31~21_combout\ & ((!\inst4|dec_rdB|Mux31~22_combout\) # ((\inst4|g1:4:regs|dataout\(30))))) # (\inst4|dec_rdB|Mux31~21_combout\ & 
-- (\inst4|g1:5:regs|dataout\(30) & ((!\inst4|dec_rdB|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(30))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~21_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~22_combout\,
	datac => \inst4|g1:5:regs|ALT_INV_dataout\(30),
	datad => \inst4|g1:4:regs|ALT_INV_dataout\(30),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[30]~58_combout\,
	combout => \inst4|g2:0:buffersB|F[30]~59_combout\);

\inst4|g2:0:buffersB|F[30]~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[30]~60_combout\ = ( \inst4|g2:0:buffersB|F[30]~59_combout\ & ( (!\inst4|dec_rdB|Mux31~19_combout\ & ((!\inst4|dec_rdB|Mux31~20_combout\) # ((\inst4|g1:3:regs|dataout\(30))))) # (\inst4|dec_rdB|Mux31~19_combout\ & 
-- (\inst4|g1:7:regs|dataout\(30) & ((!\inst4|dec_rdB|Mux31~20_combout\) # (\inst4|g1:3:regs|dataout\(30))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~19_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~20_combout\,
	datac => \inst4|g1:7:regs|ALT_INV_dataout\(30),
	datad => \inst4|g1:3:regs|ALT_INV_dataout\(30),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[30]~59_combout\,
	combout => \inst4|g2:0:buffersB|F[30]~60_combout\);

\inst4|g2:0:buffersB|F[30]~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[30]~61_combout\ = (!\inst4|dec_rdB|Mux31~30_combout\ & (\inst4|dec_rdB|Mux31~31_combout\ & ((!\inst4|g1:22:regs|dataout\(30))))) # (\inst4|dec_rdB|Mux31~30_combout\ & ((!\inst4|g1:6:regs|dataout\(30)) # 
-- ((\inst4|dec_rdB|Mux31~31_combout\ & !\inst4|g1:22:regs|dataout\(30)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001101010000011100110101000001110011010100000111001101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~30_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~31_combout\,
	datac => \inst4|g1:6:regs|ALT_INV_dataout\(30),
	datad => \inst4|g1:22:regs|ALT_INV_dataout\(30),
	combout => \inst4|g2:0:buffersB|F[30]~61_combout\);

\inst4|g2:0:buffersB|F[30]~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[30]~62_combout\ = ( !\inst4|g2:0:buffersB|F[30]~61_combout\ & ( (!\inst4|dec_rdB|Mux31~28_combout\ & ((!\inst4|dec_rdB|Mux31~29_combout\) # ((\inst4|g1:23:regs|dataout\(30))))) # (\inst4|dec_rdB|Mux31~28_combout\ & 
-- (\inst4|g1:17:regs|dataout\(30) & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(30))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010101111000000000000000010001100101011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~28_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~29_combout\,
	datac => \inst4|g1:17:regs|ALT_INV_dataout\(30),
	datad => \inst4|g1:23:regs|ALT_INV_dataout\(30),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[30]~61_combout\,
	combout => \inst4|g2:0:buffersB|F[30]~62_combout\);

\inst4|g2:0:buffersB|F[30]~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[30]~63_combout\ = ( \inst4|g2:0:buffersB|F[30]~62_combout\ & ( (!\inst4|dec_rdB|Mux31~26_combout\ & ((!\inst4|dec_rdB|Mux31~27_combout\) # ((\inst4|g1:16:regs|dataout\(30))))) # (\inst4|dec_rdB|Mux31~26_combout\ & 
-- (\inst4|g1:18:regs|dataout\(30) & ((!\inst4|dec_rdB|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(30))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~26_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~27_combout\,
	datac => \inst4|g1:18:regs|ALT_INV_dataout\(30),
	datad => \inst4|g1:16:regs|ALT_INV_dataout\(30),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[30]~62_combout\,
	combout => \inst4|g2:0:buffersB|F[30]~63_combout\);

\inst4|g2:0:buffersB|F[30]~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[30]~64_combout\ = (\inst4|g2:0:buffersB|F[30]~54_combout\ & (\inst4|g2:0:buffersB|F[30]~57_combout\ & (\inst4|g2:0:buffersB|F[30]~60_combout\ & \inst4|g2:0:buffersB|F[30]~63_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersB|ALT_INV_F[30]~54_combout\,
	datab => \inst4|g2:0:buffersB|ALT_INV_F[30]~57_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[30]~60_combout\,
	datad => \inst4|g2:0:buffersB|ALT_INV_F[30]~63_combout\,
	combout => \inst4|g2:0:buffersB|F[30]~64_combout\);

\inst4|g2:0:buffersB|F[30]~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[30]~65_combout\ = (\inst4|g2:0:buffersB|F[30]~51_combout\ & (\inst4|g2:0:buffersB|F[30]~64_combout\ & ((!\inst4|dec_rdB|Mux31~0_combout\) # (\inst4|g1:31:regs|dataout\(30)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001011000000000000101100000000000010110000000000001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~0_combout\,
	datab => \inst4|g1:31:regs|ALT_INV_dataout\(30),
	datac => \inst4|g2:0:buffersB|ALT_INV_F[30]~51_combout\,
	datad => \inst4|g2:0:buffersB|ALT_INV_F[30]~64_combout\,
	combout => \inst4|g2:0:buffersB|F[30]~65_combout\);

\selector|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \selector|Mux1~0_combout\ = (!\selector|Mux31~0_combout\ & ((\inst4|g2:0:buffersB|F[30]~65_combout\))) # (\selector|Mux31~0_combout\ & (\IR|dataout\(15)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \selector|ALT_INV_Mux31~0_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[30]~65_combout\,
	combout => \selector|Mux1~0_combout\);

\ALU|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~5_sumout\ = SUM(( !\selector|Mux0~0_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000010001011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(27),
	datab => \IR|ALT_INV_dataout\(26),
	datad => \selector|ALT_INV_Mux0~0_combout\,
	cin => \ALU|Add0~58\,
	sumout => \ALU|Add0~5_sumout\);

\inst4|g2:0:buffersA|F[31]~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[31]~49_combout\ = (!\inst4|dec_rdA|Mux31~5_combout\ & (\inst4|dec_rdA|Mux31~6_combout\ & ((!\inst4|g1:14:regs|dataout\(31))))) # (\inst4|dec_rdA|Mux31~5_combout\ & ((!\inst4|g1:10:regs|dataout\(31)) # 
-- ((\inst4|dec_rdA|Mux31~6_combout\ & !\inst4|g1:14:regs|dataout\(31)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001101010000011100110101000001110011010100000111001101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~5_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~6_combout\,
	datac => \inst4|g1:10:regs|ALT_INV_dataout\(31),
	datad => \inst4|g1:14:regs|ALT_INV_dataout\(31),
	combout => \inst4|g2:0:buffersA|F[31]~49_combout\);

\inst4|g2:0:buffersA|F[31]~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[31]~50_combout\ = ( !\inst4|g2:0:buffersA|F[31]~49_combout\ & ( (!\inst4|dec_rdA|Mux31~3_combout\ & ((!\inst4|dec_rdA|Mux31~4_combout\) # ((\inst4|g1:15:regs|dataout\(31))))) # (\inst4|dec_rdA|Mux31~3_combout\ & 
-- (\inst4|g1:27:regs|dataout\(31) & ((!\inst4|dec_rdA|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(31))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010101111000000000000000010001100101011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~3_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~4_combout\,
	datac => \inst4|g1:27:regs|ALT_INV_dataout\(31),
	datad => \inst4|g1:15:regs|ALT_INV_dataout\(31),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[31]~49_combout\,
	combout => \inst4|g2:0:buffersA|F[31]~50_combout\);

\inst4|g2:0:buffersA|F[31]~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[31]~51_combout\ = ( \inst4|g2:0:buffersA|F[31]~50_combout\ & ( (!\inst4|dec_rdA|Mux31~1_combout\ & ((!\inst4|dec_rdA|Mux31~2_combout\) # ((\inst4|g1:29:regs|dataout\(31))))) # (\inst4|dec_rdA|Mux31~1_combout\ & 
-- (\inst4|g1:30:regs|dataout\(31) & ((!\inst4|dec_rdA|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(31))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~1_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~2_combout\,
	datac => \inst4|g1:30:regs|ALT_INV_dataout\(31),
	datad => \inst4|g1:29:regs|ALT_INV_dataout\(31),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[31]~50_combout\,
	combout => \inst4|g2:0:buffersA|F[31]~51_combout\);

\inst4|g2:0:buffersA|F[31]~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[31]~52_combout\ = (!\inst4|dec_rdA|Mux31~11_combout\ & (\inst4|dec_rdA|Mux31~12_combout\ & ((!\inst4|g1:11:regs|dataout\(31))))) # (\inst4|dec_rdA|Mux31~11_combout\ & ((!\inst4|g1:9:regs|dataout\(31)) # 
-- ((\inst4|dec_rdA|Mux31~12_combout\ & !\inst4|g1:11:regs|dataout\(31)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001101010000011100110101000001110011010100000111001101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~11_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~12_combout\,
	datac => \inst4|g1:9:regs|ALT_INV_dataout\(31),
	datad => \inst4|g1:11:regs|ALT_INV_dataout\(31),
	combout => \inst4|g2:0:buffersA|F[31]~52_combout\);

\inst4|g2:0:buffersA|F[31]~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[31]~53_combout\ = ( !\inst4|g2:0:buffersA|F[31]~52_combout\ & ( (!\inst4|dec_rdA|Mux31~9_combout\ & ((!\inst4|dec_rdA|Mux31~10_combout\) # ((\inst4|g1:13:regs|dataout\(31))))) # (\inst4|dec_rdA|Mux31~9_combout\ & 
-- (\inst4|g1:21:regs|dataout\(31) & ((!\inst4|dec_rdA|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(31))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010101111000000000000000010001100101011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~9_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~10_combout\,
	datac => \inst4|g1:21:regs|ALT_INV_dataout\(31),
	datad => \inst4|g1:13:regs|ALT_INV_dataout\(31),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[31]~52_combout\,
	combout => \inst4|g2:0:buffersA|F[31]~53_combout\);

\inst4|g2:0:buffersA|F[31]~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[31]~54_combout\ = ( \inst4|g2:0:buffersA|F[31]~53_combout\ & ( (!\inst4|dec_rdA|Mux31~7_combout\ & ((!\inst4|dec_rdA|Mux31~8_combout\) # ((\inst4|g1:19:regs|dataout\(31))))) # (\inst4|dec_rdA|Mux31~7_combout\ & 
-- (\inst4|g1:26:regs|dataout\(31) & ((!\inst4|dec_rdA|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(31))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~7_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~8_combout\,
	datac => \inst4|g1:26:regs|ALT_INV_dataout\(31),
	datad => \inst4|g1:19:regs|ALT_INV_dataout\(31),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[31]~53_combout\,
	combout => \inst4|g2:0:buffersA|F[31]~54_combout\);

\inst4|g2:0:buffersA|F[31]~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[31]~55_combout\ = (!\inst4|dec_rdA|Mux31~17_combout\ & (\inst4|dec_rdA|Mux31~18_combout\ & ((!\inst4|g1:12:regs|dataout\(31))))) # (\inst4|dec_rdA|Mux31~17_combout\ & ((!\inst4|g1:8:regs|dataout\(31)) # 
-- ((\inst4|dec_rdA|Mux31~18_combout\ & !\inst4|g1:12:regs|dataout\(31)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001101010000011100110101000001110011010100000111001101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~17_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~18_combout\,
	datac => \inst4|g1:8:regs|ALT_INV_dataout\(31),
	datad => \inst4|g1:12:regs|ALT_INV_dataout\(31),
	combout => \inst4|g2:0:buffersA|F[31]~55_combout\);

\inst4|g2:0:buffersA|F[31]~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[31]~56_combout\ = ( !\inst4|g2:0:buffersA|F[31]~55_combout\ & ( (!\inst4|dec_rdA|Mux31~15_combout\ & ((!\inst4|dec_rdA|Mux31~16_combout\) # ((\inst4|g1:20:regs|dataout\(31))))) # (\inst4|dec_rdA|Mux31~15_combout\ & 
-- (\inst4|g1:28:regs|dataout\(31) & ((!\inst4|dec_rdA|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(31))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010101111000000000000000010001100101011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~15_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~16_combout\,
	datac => \inst4|g1:28:regs|ALT_INV_dataout\(31),
	datad => \inst4|g1:20:regs|ALT_INV_dataout\(31),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[31]~55_combout\,
	combout => \inst4|g2:0:buffersA|F[31]~56_combout\);

\inst4|g2:0:buffersA|F[31]~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[31]~57_combout\ = ( \inst4|g2:0:buffersA|F[31]~56_combout\ & ( (!\inst4|dec_rdA|Mux31~13_combout\ & ((!\inst4|dec_rdA|Mux31~14_combout\) # ((\inst4|g1:24:regs|dataout\(31))))) # (\inst4|dec_rdA|Mux31~13_combout\ & 
-- (\inst4|g1:25:regs|dataout\(31) & ((!\inst4|dec_rdA|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(31))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~13_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~14_combout\,
	datac => \inst4|g1:25:regs|ALT_INV_dataout\(31),
	datad => \inst4|g1:24:regs|ALT_INV_dataout\(31),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[31]~56_combout\,
	combout => \inst4|g2:0:buffersA|F[31]~57_combout\);

\inst4|g2:0:buffersA|F[31]~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[31]~58_combout\ = ( \inst4|g1:1:regs|dataout\(31) & ( (!\inst4|dec_rdA|Mux31~24_combout\ & ((!\inst4|dec_rdA|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(31)))) ) ) # ( !\inst4|g1:1:regs|dataout\(31) & ( 
-- (!\inst4|dec_rdA|Mux31~24_combout\ & (!\inst4|dec_rdA|Mux31~25_combout\ & ((!\inst4|dec_rdA|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(31))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000100010001100110010000000110000001000100011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~23_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~24_combout\,
	datac => \inst4|dec_rdA|ALT_INV_Mux31~25_combout\,
	datad => \inst4|g1:2:regs|ALT_INV_dataout\(31),
	datae => \inst4|g1:1:regs|ALT_INV_dataout\(31),
	combout => \inst4|g2:0:buffersA|F[31]~58_combout\);

\inst4|g2:0:buffersA|F[31]~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[31]~59_combout\ = ( \inst4|g2:0:buffersA|F[31]~58_combout\ & ( (!\inst4|dec_rdA|Mux31~21_combout\ & ((!\inst4|dec_rdA|Mux31~22_combout\) # ((\inst4|g1:4:regs|dataout\(31))))) # (\inst4|dec_rdA|Mux31~21_combout\ & 
-- (\inst4|g1:5:regs|dataout\(31) & ((!\inst4|dec_rdA|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(31))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~21_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~22_combout\,
	datac => \inst4|g1:5:regs|ALT_INV_dataout\(31),
	datad => \inst4|g1:4:regs|ALT_INV_dataout\(31),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[31]~58_combout\,
	combout => \inst4|g2:0:buffersA|F[31]~59_combout\);

\inst4|g2:0:buffersA|F[31]~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[31]~60_combout\ = ( \inst4|g2:0:buffersA|F[31]~59_combout\ & ( (!\inst4|dec_rdA|Mux31~19_combout\ & ((!\inst4|dec_rdA|Mux31~20_combout\) # ((\inst4|g1:3:regs|dataout\(31))))) # (\inst4|dec_rdA|Mux31~19_combout\ & 
-- (\inst4|g1:7:regs|dataout\(31) & ((!\inst4|dec_rdA|Mux31~20_combout\) # (\inst4|g1:3:regs|dataout\(31))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~19_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~20_combout\,
	datac => \inst4|g1:7:regs|ALT_INV_dataout\(31),
	datad => \inst4|g1:3:regs|ALT_INV_dataout\(31),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[31]~59_combout\,
	combout => \inst4|g2:0:buffersA|F[31]~60_combout\);

\inst4|g2:0:buffersA|F[31]~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[31]~61_combout\ = (!\inst4|dec_rdA|Mux31~30_combout\ & (\inst4|dec_rdA|Mux31~31_combout\ & ((!\inst4|g1:22:regs|dataout\(31))))) # (\inst4|dec_rdA|Mux31~30_combout\ & ((!\inst4|g1:6:regs|dataout\(31)) # 
-- ((\inst4|dec_rdA|Mux31~31_combout\ & !\inst4|g1:22:regs|dataout\(31)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001101010000011100110101000001110011010100000111001101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~30_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~31_combout\,
	datac => \inst4|g1:6:regs|ALT_INV_dataout\(31),
	datad => \inst4|g1:22:regs|ALT_INV_dataout\(31),
	combout => \inst4|g2:0:buffersA|F[31]~61_combout\);

\inst4|g2:0:buffersA|F[31]~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[31]~62_combout\ = ( !\inst4|g2:0:buffersA|F[31]~61_combout\ & ( (!\inst4|dec_rdA|Mux31~28_combout\ & ((!\inst4|dec_rdA|Mux31~29_combout\) # ((\inst4|g1:23:regs|dataout\(31))))) # (\inst4|dec_rdA|Mux31~28_combout\ & 
-- (\inst4|g1:17:regs|dataout\(31) & ((!\inst4|dec_rdA|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(31))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010101111000000000000000010001100101011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~28_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~29_combout\,
	datac => \inst4|g1:17:regs|ALT_INV_dataout\(31),
	datad => \inst4|g1:23:regs|ALT_INV_dataout\(31),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[31]~61_combout\,
	combout => \inst4|g2:0:buffersA|F[31]~62_combout\);

\inst4|g2:0:buffersA|F[31]~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[31]~63_combout\ = ( \inst4|g2:0:buffersA|F[31]~62_combout\ & ( (!\inst4|dec_rdA|Mux31~26_combout\ & ((!\inst4|dec_rdA|Mux31~27_combout\) # ((\inst4|g1:16:regs|dataout\(31))))) # (\inst4|dec_rdA|Mux31~26_combout\ & 
-- (\inst4|g1:18:regs|dataout\(31) & ((!\inst4|dec_rdA|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(31))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~26_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~27_combout\,
	datac => \inst4|g1:18:regs|ALT_INV_dataout\(31),
	datad => \inst4|g1:16:regs|ALT_INV_dataout\(31),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[31]~62_combout\,
	combout => \inst4|g2:0:buffersA|F[31]~63_combout\);

\inst4|g2:0:buffersA|F[31]~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[31]~64_combout\ = (\inst4|g2:0:buffersA|F[31]~54_combout\ & (\inst4|g2:0:buffersA|F[31]~57_combout\ & (\inst4|g2:0:buffersA|F[31]~60_combout\ & \inst4|g2:0:buffersA|F[31]~63_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersA|ALT_INV_F[31]~54_combout\,
	datab => \inst4|g2:0:buffersA|ALT_INV_F[31]~57_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[31]~60_combout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[31]~63_combout\,
	combout => \inst4|g2:0:buffersA|F[31]~64_combout\);

\inst4|g2:0:buffersA|F[31]~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[31]~65_combout\ = (\inst4|g2:0:buffersA|F[31]~51_combout\ & (\inst4|g2:0:buffersA|F[31]~64_combout\ & ((!\inst4|dec_rdA|Mux31~0_combout\) # (\inst4|g1:31:regs|dataout\(31)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001011000000000000101100000000000010110000000000001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~0_combout\,
	datab => \inst4|g1:31:regs|ALT_INV_dataout\(31),
	datac => \inst4|g2:0:buffersA|ALT_INV_F[31]~51_combout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[31]~64_combout\,
	combout => \inst4|g2:0:buffersA|F[31]~65_combout\);

\ALU|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~5_sumout\ = SUM(( \ALU|Add0~5_sumout\ ) + ( \inst4|g2:0:buffersA|F[31]~65_combout\ ) + ( \ALU|Add1~58\ ))
-- \ALU|Add1~6\ = CARRY(( \ALU|Add0~5_sumout\ ) + ( \inst4|g2:0:buffersA|F[31]~65_combout\ ) + ( \ALU|Add1~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALU|ALT_INV_Add0~5_sumout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[31]~65_combout\,
	cin => \ALU|Add1~58\,
	sumout => \ALU|Add1~5_sumout\,
	cout => \ALU|Add1~6\);

\ALU|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux1~0_combout\ = ( \ALU|Add1~5_sumout\ & ( (!\IR|dataout\(27)) # ((!\IR|dataout\(26) & (\ALU|Add0~5_sumout\ & \inst4|g2:0:buffersA|F[31]~65_combout\)) # (\IR|dataout\(26) & ((\inst4|g2:0:buffersA|F[31]~65_combout\) # (\ALU|Add0~5_sumout\)))) ) ) # ( 
-- !\ALU|Add1~5_sumout\ & ( (\IR|dataout\(27) & ((!\IR|dataout\(26) & (\ALU|Add0~5_sumout\ & \inst4|g2:0:buffersA|F[31]~65_combout\)) # (\IR|dataout\(26) & ((\inst4|g2:0:buffersA|F[31]~65_combout\) # (\ALU|Add0~5_sumout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010011110011011101111100000001000100111100110111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(26),
	datab => \IR|ALT_INV_dataout\(27),
	datac => \ALU|ALT_INV_Add0~5_sumout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[31]~65_combout\,
	datae => \ALU|ALT_INV_Add1~5_sumout\,
	combout => \ALU|Mux1~0_combout\);

\ALU|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Equal1~0_combout\ = ( !\ALU|Mux16~0_combout\ & ( !\ALU|Mux15~0_combout\ & ( (!\ALU|Mux6~0_combout\ & (!\ALU|Mux5~0_combout\ & (!\ALU|Mux25~0_combout\ & !\ALU|Mux26~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux6~0_combout\,
	datab => \ALU|ALT_INV_Mux5~0_combout\,
	datac => \ALU|ALT_INV_Mux25~0_combout\,
	datad => \ALU|ALT_INV_Mux26~0_combout\,
	datae => \ALU|ALT_INV_Mux16~0_combout\,
	dataf => \ALU|ALT_INV_Mux15~0_combout\,
	combout => \ALU|Equal1~0_combout\);

\ALU|Equal1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Equal1~1_combout\ = ( !\ALU|Mux14~0_combout\ & ( (!\ALU|Mux4~0_combout\ & (!\ALU|Mux13~0_combout\ & (!\ALU|Mux23~0_combout\ & !\ALU|Mux24~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux4~0_combout\,
	datab => \ALU|ALT_INV_Mux13~0_combout\,
	datac => \ALU|ALT_INV_Mux23~0_combout\,
	datad => \ALU|ALT_INV_Mux24~0_combout\,
	datae => \ALU|ALT_INV_Mux14~0_combout\,
	combout => \ALU|Equal1~1_combout\);

\ALU|Equal1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Equal1~2_combout\ = ( !\ALU|Mux32~0_combout\ & ( (!\ALU|Mux31~0_combout\ & ((!\IR|dataout\(27) & (!\ALU|Add1~69_sumout\)) # (\IR|dataout\(27) & ((!\ALU|Mux22~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101100000000000000000000000000011011000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(27),
	datab => \ALU|ALT_INV_Add1~69_sumout\,
	datac => \ALU|ALT_INV_Mux22~0_combout\,
	datad => \ALU|ALT_INV_Mux31~0_combout\,
	datae => \ALU|ALT_INV_Mux32~0_combout\,
	combout => \ALU|Equal1~2_combout\);

\ALU|Equal1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Equal1~3_combout\ = ( \ALU|Equal1~2_combout\ & ( (!\ALU|Mux21~0_combout\ & ((!\IR|dataout\(27) & (!\ALU|Add1~61_sumout\)) # (\IR|dataout\(27) & ((!\ALU|Mux12~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110110000000000000000000000000001101100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(27),
	datab => \ALU|ALT_INV_Add1~61_sumout\,
	datac => \ALU|ALT_INV_Mux12~0_combout\,
	datad => \ALU|ALT_INV_Mux21~0_combout\,
	datae => \ALU|ALT_INV_Equal1~2_combout\,
	combout => \ALU|Equal1~3_combout\);

\ALU|Equal1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Equal1~4_combout\ = ( \ALU|Equal1~3_combout\ & ( (!\ALU|Mux11~0_combout\ & ((!\IR|dataout\(27) & (!\ALU|Add1~57_sumout\)) # (\IR|dataout\(27) & ((!\ALU|Mux2~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110001001000000000000000000000001100010010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(27),
	datab => \ALU|ALT_INV_Mux11~0_combout\,
	datac => \ALU|ALT_INV_Add1~57_sumout\,
	datad => \ALU|ALT_INV_Mux2~0_combout\,
	datae => \ALU|ALT_INV_Equal1~3_combout\,
	combout => \ALU|Equal1~4_combout\);

\ALU|Equal1~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Equal1~10_combout\ = ( \inst4|g2:0:buffersA|F[12]~486_combout\ & ( (!\IR|dataout\(26) & (!\ALU|Add0~105_sumout\ & ((!\ALU|Add0~109_sumout\) # (!\inst4|g2:0:buffersA|F[13]~503_combout\)))) ) ) # ( !\inst4|g2:0:buffersA|F[12]~486_combout\ & ( 
-- (!\IR|dataout\(26) & ((!\ALU|Add0~109_sumout\) # ((!\inst4|g2:0:buffersA|F[13]~503_combout\)))) # (\IR|dataout\(26) & (!\ALU|Add0~109_sumout\ & (!\inst4|g2:0:buffersA|F[13]~503_combout\ & !\ALU|Add0~105_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110100010101000101010000000000011101000101010001010100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(26),
	datab => \ALU|ALT_INV_Add0~109_sumout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[13]~503_combout\,
	datad => \ALU|ALT_INV_Add0~105_sumout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[12]~486_combout\,
	combout => \ALU|Equal1~10_combout\);

\ALU|Equal1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Equal1~5_combout\ = ( \ALU|Add1~105_sumout\ & ( \ALU|Equal1~10_combout\ & ( (!\ALU|Mux29~0_combout\ & (!\ALU|Mux30~0_combout\ & \IR|dataout\(27))) ) ) ) # ( !\ALU|Add1~105_sumout\ & ( \ALU|Equal1~10_combout\ & ( (!\ALU|Mux29~0_combout\ & 
-- (!\ALU|Mux30~0_combout\ & ((!\ALU|Add1~109_sumout\) # (\IR|dataout\(27))))) ) ) ) # ( !\ALU|Add1~105_sumout\ & ( !\ALU|Equal1~10_combout\ & ( (!\ALU|Mux29~0_combout\ & (!\ALU|Mux30~0_combout\ & (!\IR|dataout\(27) & !\ALU|Add1~109_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000010001000000010000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux29~0_combout\,
	datab => \ALU|ALT_INV_Mux30~0_combout\,
	datac => \IR|ALT_INV_dataout\(27),
	datad => \ALU|ALT_INV_Add1~109_sumout\,
	datae => \ALU|ALT_INV_Add1~105_sumout\,
	dataf => \ALU|ALT_INV_Equal1~10_combout\,
	combout => \ALU|Equal1~5_combout\);

\ALU|Equal1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Equal1~9_combout\ = ( \inst4|g2:0:buffersA|F[14]~553_combout\ & ( (!\IR|dataout\(26) & (!\ALU|Add0~121_sumout\ & ((!\ALU|Add0~125_sumout\) # (!\inst4|g2:0:buffersA|F[15]~570_combout\)))) ) ) # ( !\inst4|g2:0:buffersA|F[14]~553_combout\ & ( 
-- (!\IR|dataout\(26) & ((!\ALU|Add0~125_sumout\) # ((!\inst4|g2:0:buffersA|F[15]~570_combout\)))) # (\IR|dataout\(26) & (!\ALU|Add0~125_sumout\ & (!\inst4|g2:0:buffersA|F[15]~570_combout\ & !\ALU|Add0~121_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110100010101000101010000000000011101000101010001010100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(26),
	datab => \ALU|ALT_INV_Add0~125_sumout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[15]~570_combout\,
	datad => \ALU|ALT_INV_Add0~121_sumout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[14]~553_combout\,
	combout => \ALU|Equal1~9_combout\);

\ALU|Equal1~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Equal1~6_combout\ = ( \ALU|Add1~121_sumout\ & ( \ALU|Equal1~9_combout\ & ( (!\ALU|Mux27~0_combout\ & (!\ALU|Mux28~0_combout\ & \IR|dataout\(27))) ) ) ) # ( !\ALU|Add1~121_sumout\ & ( \ALU|Equal1~9_combout\ & ( (!\ALU|Mux27~0_combout\ & 
-- (!\ALU|Mux28~0_combout\ & ((!\ALU|Add1~125_sumout\) # (\IR|dataout\(27))))) ) ) ) # ( !\ALU|Add1~121_sumout\ & ( !\ALU|Equal1~9_combout\ & ( (!\ALU|Mux27~0_combout\ & (!\ALU|Mux28~0_combout\ & (!\IR|dataout\(27) & !\ALU|Add1~125_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000010001000000010000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux27~0_combout\,
	datab => \ALU|ALT_INV_Mux28~0_combout\,
	datac => \IR|ALT_INV_dataout\(27),
	datad => \ALU|ALT_INV_Add1~125_sumout\,
	datae => \ALU|ALT_INV_Add1~121_sumout\,
	dataf => \ALU|ALT_INV_Equal1~9_combout\,
	combout => \ALU|Equal1~6_combout\);

\ALU|Equal1~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Equal1~7_combout\ = ( \ALU|Equal1~5_combout\ & ( \ALU|Equal1~6_combout\ & ( (!\ALU|Mux10~0_combout\ & (!\ALU|Mux9~0_combout\ & (!\ALU|Mux8~0_combout\ & !\ALU|Mux7~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux10~0_combout\,
	datab => \ALU|ALT_INV_Mux9~0_combout\,
	datac => \ALU|ALT_INV_Mux8~0_combout\,
	datad => \ALU|ALT_INV_Mux7~0_combout\,
	datae => \ALU|ALT_INV_Equal1~5_combout\,
	dataf => \ALU|ALT_INV_Equal1~6_combout\,
	combout => \ALU|Equal1~7_combout\);

\ALU|Equal1~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Equal1~8_combout\ = ( \ALU|Equal1~4_combout\ & ( \ALU|Equal1~7_combout\ & ( (!\ALU|Mux3~0_combout\ & (!\ALU|Mux1~0_combout\ & (\ALU|Equal1~0_combout\ & \ALU|Equal1~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux3~0_combout\,
	datab => \ALU|ALT_INV_Mux1~0_combout\,
	datac => \ALU|ALT_INV_Equal1~0_combout\,
	datad => \ALU|ALT_INV_Equal1~1_combout\,
	datae => \ALU|ALT_INV_Equal1~4_combout\,
	dataf => \ALU|ALT_INV_Equal1~7_combout\,
	combout => \ALU|Equal1~8_combout\);

\Status|dataout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \ALU|Equal1~8_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \UC|ALU_2_DBus~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Status|dataout\(0));

\Status|dataout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \ALU|Mux1~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \UC|ALU_2_DBus~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Status|dataout\(1));

\ALU|V~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|V~0_combout\ = (!\ALU|Add0~5_sumout\ & (!\inst4|g2:0:buffersA|F[31]~65_combout\ & \ALU|Mux1~0_combout\)) # (\ALU|Add0~5_sumout\ & (\inst4|g2:0:buffersA|F[31]~65_combout\ & !\ALU|Mux1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001100000011000000110000001100000011000000110000001100000011000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Add0~5_sumout\,
	datab => \inst4|g2:0:buffersA|ALT_INV_F[31]~65_combout\,
	datac => \ALU|ALT_INV_Mux1~0_combout\,
	combout => \ALU|V~0_combout\);

\Status|dataout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \ALU|V~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \UC|ALU_2_DBus~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Status|dataout\(2));

\ALU|Add1~129\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~129_sumout\ = SUM(( GND ) + ( GND ) + ( \ALU|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \ALU|Add1~6\,
	sumout => \ALU|Add1~129_sumout\);

\ALU|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux0~0_combout\ = (!\IR|dataout\(27) & \ALU|Add1~129_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(27),
	datab => \ALU|ALT_INV_Add1~129_sumout\,
	combout => \ALU|Mux0~0_combout\);

\Status|dataout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \ALU|Mux0~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \UC|ALU_2_DBus~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Status|dataout\(3));

\mux4to1|$00001|auto_generated|l2_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux4to1|$00001|auto_generated|l2_w0_n0_mux_dataout~0_combout\ = ( \IR|dataout\(26) & ( \IR|dataout\(27) & ( \Status|dataout\(3) ) ) ) # ( !\IR|dataout\(26) & ( \IR|dataout\(27) & ( \Status|dataout\(2) ) ) ) # ( \IR|dataout\(26) & ( !\IR|dataout\(27) & ( 
-- \Status|dataout\(1) ) ) ) # ( !\IR|dataout\(26) & ( !\IR|dataout\(27) & ( \Status|dataout\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Status|ALT_INV_dataout\(0),
	datab => \Status|ALT_INV_dataout\(1),
	datac => \Status|ALT_INV_dataout\(2),
	datad => \Status|ALT_INV_dataout\(3),
	datae => \IR|ALT_INV_dataout\(26),
	dataf => \IR|ALT_INV_dataout\(27),
	combout => \mux4to1|$00001|auto_generated|l2_w0_n0_mux_dataout~0_combout\);

\inst9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9~0_combout\ = ( \mux4to1|$00001|auto_generated|l2_w0_n0_mux_dataout~0_combout\ & ( (\UC|PC_Ld_En~q\ & ((!\IR|dataout\(28)) # ((\IR|dataout\(26) & \IR|dataout\(27))))) ) ) # ( !\mux4to1|$00001|auto_generated|l2_w0_n0_mux_dataout~0_combout\ & ( 
-- (\UC|PC_Ld_En~q\ & \IR|dataout\(28)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001010001000100010100010001000100010100010001000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_PC_Ld_En~q\,
	datab => \IR|ALT_INV_dataout\(28),
	datac => \IR|ALT_INV_dataout\(26),
	datad => \IR|ALT_INV_dataout\(27),
	datae => \mux4to1|$00001|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\,
	combout => \inst9~0_combout\);

\inst13|DATA_OUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clock~input_o\,
	d => \inst13|Add0~89_sumout\,
	asdata => \IR|dataout\(9),
	clrn => \ALT_INV_reset~input_o\,
	sload => \inst9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|DATA_OUT\(9));

\I-Memory|ram_rtl_0|auto_generated|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "fibonacci_halt.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memory:I-Memory|altsyncram:ram_rtl_0|altsyncram_5gb1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 10,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clock~input_o\,
	portaaddr => \I-Memory|ram_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \I-Memory|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

\IR|dataout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \I-Memory|ram_rtl_0|auto_generated|ram_block1a8~portadataout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \UC|IR_Ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR|dataout\(8));

\inst13|DATA_OUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clock~input_o\,
	d => \inst13|Add0~93_sumout\,
	asdata => \IR|dataout\(8),
	clrn => \ALT_INV_reset~input_o\,
	sload => \inst9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|DATA_OUT\(8));

\I-Memory|ram_rtl_0|auto_generated|ram_block1a7\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "fibonacci_halt.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memory:I-Memory|altsyncram:ram_rtl_0|altsyncram_5gb1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 10,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clock~input_o\,
	portaaddr => \I-Memory|ram_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \I-Memory|ram_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

\IR|dataout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \I-Memory|ram_rtl_0|auto_generated|ram_block1a7~portadataout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \UC|IR_Ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR|dataout\(7));

\inst13|DATA_OUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clock~input_o\,
	d => \inst13|Add0~97_sumout\,
	asdata => \IR|dataout\(7),
	clrn => \ALT_INV_reset~input_o\,
	sload => \inst9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|DATA_OUT\(7));

\I-Memory|ram_rtl_0|auto_generated|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "fibonacci_halt.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memory:I-Memory|altsyncram:ram_rtl_0|altsyncram_5gb1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 10,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clock~input_o\,
	portaaddr => \I-Memory|ram_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \I-Memory|ram_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

\IR|dataout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \I-Memory|ram_rtl_0|auto_generated|ram_block1a6~portadataout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \UC|IR_Ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR|dataout\(6));

\inst13|DATA_OUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clock~input_o\,
	d => \inst13|Add0~101_sumout\,
	asdata => \IR|dataout\(6),
	clrn => \ALT_INV_reset~input_o\,
	sload => \inst9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|DATA_OUT\(6));

\I-Memory|ram_rtl_0|auto_generated|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "fibonacci_halt.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memory:I-Memory|altsyncram:ram_rtl_0|altsyncram_5gb1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 10,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clock~input_o\,
	portaaddr => \I-Memory|ram_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \I-Memory|ram_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

\IR|dataout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \I-Memory|ram_rtl_0|auto_generated|ram_block1a5~portadataout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \UC|IR_Ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR|dataout\(5));

\inst13|DATA_OUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clock~input_o\,
	d => \inst13|Add0~105_sumout\,
	asdata => \IR|dataout\(5),
	clrn => \ALT_INV_reset~input_o\,
	sload => \inst9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|DATA_OUT\(5));

\I-Memory|ram_rtl_0|auto_generated|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008102200",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "fibonacci_halt.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memory:I-Memory|altsyncram:ram_rtl_0|altsyncram_5gb1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 10,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clock~input_o\,
	portaaddr => \I-Memory|ram_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \I-Memory|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

\IR|dataout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \I-Memory|ram_rtl_0|auto_generated|ram_block1a4~portadataout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \UC|IR_Ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR|dataout\(4));

\inst13|DATA_OUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clock~input_o\,
	d => \inst13|Add0~109_sumout\,
	asdata => \IR|dataout\(4),
	clrn => \ALT_INV_reset~input_o\,
	sload => \inst9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|DATA_OUT\(4));

\I-Memory|ram_rtl_0|auto_generated|ram_block1a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200018",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "fibonacci_halt.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memory:I-Memory|altsyncram:ram_rtl_0|altsyncram_5gb1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 10,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clock~input_o\,
	portaaddr => \I-Memory|ram_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \I-Memory|ram_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

\IR|dataout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \I-Memory|ram_rtl_0|auto_generated|ram_block1a3~portadataout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \UC|IR_Ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR|dataout\(3));

\inst13|DATA_OUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clock~input_o\,
	d => \inst13|Add0~113_sumout\,
	asdata => \IR|dataout\(3),
	clrn => \ALT_INV_reset~input_o\,
	sload => \inst9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|DATA_OUT\(3));

\I-Memory|ram_rtl_0|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008302200",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "fibonacci_halt.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memory:I-Memory|altsyncram:ram_rtl_0|altsyncram_5gb1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 10,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clock~input_o\,
	portaaddr => \I-Memory|ram_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \I-Memory|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

\IR|dataout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \I-Memory|ram_rtl_0|auto_generated|ram_block1a2~portadataout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \UC|IR_Ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR|dataout\(2));

\inst13|DATA_OUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clock~input_o\,
	d => \inst13|Add0~117_sumout\,
	asdata => \IR|dataout\(2),
	clrn => \ALT_INV_reset~input_o\,
	sload => \inst9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|DATA_OUT\(2));

\I-Memory|ram_rtl_0|auto_generated|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008302200",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "fibonacci_halt.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memory:I-Memory|altsyncram:ram_rtl_0|altsyncram_5gb1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 10,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clock~input_o\,
	portaaddr => \I-Memory|ram_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \I-Memory|ram_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

\IR|dataout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \I-Memory|ram_rtl_0|auto_generated|ram_block1a1~portadataout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \UC|IR_Ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR|dataout\(1));

\inst13|DATA_OUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clock~input_o\,
	d => \inst13|Add0~121_sumout\,
	asdata => \IR|dataout\(1),
	clrn => \ALT_INV_reset~input_o\,
	sload => \inst9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|DATA_OUT\(1));

\I-Memory|ram_rtl_0|auto_generated|ram_block1a30\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000039313300",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "fibonacci_halt.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memory:I-Memory|altsyncram:ram_rtl_0|altsyncram_5gb1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 10,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clock~input_o\,
	portaaddr => \I-Memory|ram_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \I-Memory|ram_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus\);

\IR|dataout[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \I-Memory|ram_rtl_0|auto_generated|ram_block1a30~portadataout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \UC|IR_Ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR|dataout\(30));

\UC|current_state~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \UC|current_state~7_combout\ = (!\UC|current_state.EX~q\) # ((!\IR|dataout\(31) & (\IR|dataout\(30) & \IR|dataout\(29))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000010111111110000001011111111000000101111111100000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(31),
	datab => \IR|ALT_INV_dataout\(30),
	datac => \IR|ALT_INV_dataout\(29),
	datad => \UC|ALT_INV_current_state.EX~q\,
	combout => \UC|current_state~7_combout\);

\UC|current_state.FETCH\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \UC|current_state~7_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UC|current_state.FETCH~q\);

\UC|IR_Ld~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \UC|IR_Ld~0_combout\ = !\UC|current_state.FETCH~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_current_state.FETCH~q\,
	combout => \UC|IR_Ld~0_combout\);

\UC|IR_Ld\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \UC|IR_Ld~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UC|IR_Ld~q\);

\inst13|DATA_OUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clock~input_o\,
	d => \inst13|Add0~125_sumout\,
	asdata => \IR|dataout\(0),
	clrn => \ALT_INV_reset~input_o\,
	sload => \inst9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|DATA_OUT\(0));

\I-Memory|ram_rtl_0|auto_generated|ram_block1a31\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000029302200",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "fibonacci_halt.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memory:I-Memory|altsyncram:ram_rtl_0|altsyncram_5gb1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 10,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clock~input_o\,
	portaaddr => \I-Memory|ram_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \I-Memory|ram_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus\);

\IR|dataout[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \I-Memory|ram_rtl_0|auto_generated|ram_block1a31~portadataout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \UC|IR_Ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR|dataout\(31));

\UC|ALU_2_DBus~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \UC|ALU_2_DBus~0_combout\ = (!\IR|dataout\(31) & (!\IR|dataout\(30) & (\IR|dataout\(29) & \UC|current_state.EX~q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000100000000000000010000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(31),
	datab => \IR|ALT_INV_dataout\(30),
	datac => \IR|ALT_INV_dataout\(29),
	datad => \UC|ALT_INV_current_state.EX~q\,
	combout => \UC|ALU_2_DBus~0_combout\);

\UC|ALU_2_DBus\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \UC|ALU_2_DBus~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UC|ALU_2_DBus~q\);

\IO_IN[31]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IO_IN(31),
	o => \IO_IN[31]~input_o\);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a31\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "dmemory.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memory:D-Memory|altsyncram:ram_rtl_0|altsyncram_auc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \UC|DM_Wr~q\,
	portare => VCC,
	clk0 => \clock~input_o\,
	portadatain => \D-Memory|ram_rtl_0|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \D-Memory|ram_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \D-Memory|ram_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus\);

\tri1[31]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \tri1[31]~32_combout\ = ( \IO_IN[31]~input_o\ & ( \D-Memory|ram_rtl_0|auto_generated|ram_block1a31~portadataout\ & ( (!\UC|ALU_2_DBus~q\) # (\ALU|Mux1~0_combout\) ) ) ) # ( !\IO_IN[31]~input_o\ & ( 
-- \D-Memory|ram_rtl_0|auto_generated|ram_block1a31~portadataout\ & ( (!\UC|IO_2_Reg~q\ & ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux1~0_combout\))) ) ) ) # ( \IO_IN[31]~input_o\ & ( !\D-Memory|ram_rtl_0|auto_generated|ram_block1a31~portadataout\ & ( (!\UC|DM_Rd~q\ & 
-- ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux1~0_combout\))) ) ) ) # ( !\IO_IN[31]~input_o\ & ( !\D-Memory|ram_rtl_0|auto_generated|ram_block1a31~portadataout\ & ( (!\UC|DM_Rd~q\ & (!\UC|IO_2_Reg~q\ & ((!\UC|ALU_2_DBus~q\) # (\ALU|Mux1~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000100010001100110010100000111100001010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_ALU_2_DBus~q\,
	datab => \UC|ALT_INV_DM_Rd~q\,
	datac => \UC|ALT_INV_IO_2_Reg~q\,
	datad => \ALU|ALT_INV_Mux1~0_combout\,
	datae => \ALT_INV_IO_IN[31]~input_o\,
	dataf => \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a31~portadataout\,
	combout => \tri1[31]~32_combout\);

\tri1[31]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \tri1[31]~33_combout\ = ((\UC|IO_2_Reg~q\) # (\UC|DM_Rd~q\)) # (\UC|ALU_2_DBus~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111101111111011111110111111101111111011111110111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_ALU_2_DBus~q\,
	datab => \UC|ALT_INV_DM_Rd~q\,
	datac => \UC|ALT_INV_IO_2_Reg~q\,
	combout => \tri1[31]~33_combout\);

\UC|Reg_2_IO~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \UC|Reg_2_IO~0_combout\ = (\IR|dataout\(31) & (\IR|dataout\(30) & (!\IR|dataout\(29) & \UC|current_state.EX~q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000001000000000000000100000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(31),
	datab => \IR|ALT_INV_dataout\(30),
	datac => \IR|ALT_INV_dataout\(29),
	datad => \UC|ALT_INV_current_state.EX~q\,
	combout => \UC|Reg_2_IO~0_combout\);

\UC|Reg_2_IO\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \UC|Reg_2_IO~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UC|Reg_2_IO~q\);

\inst13|Add0~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Add0~85_sumout\ = SUM(( \inst13|DATA_OUT\(10) ) + ( GND ) + ( \inst13|Add0~90\ ))
-- \inst13|Add0~86\ = CARRY(( \inst13|DATA_OUT\(10) ) + ( GND ) + ( \inst13|Add0~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst13|ALT_INV_DATA_OUT\(10),
	cin => \inst13|Add0~90\,
	sumout => \inst13|Add0~85_sumout\,
	cout => \inst13|Add0~86\);

\inst13|DATA_OUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clock~input_o\,
	d => \inst13|Add0~85_sumout\,
	asdata => \IR|dataout\(10),
	clrn => \ALT_INV_reset~input_o\,
	sload => \inst9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|DATA_OUT\(10));

\inst13|Add0~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Add0~81_sumout\ = SUM(( \inst13|DATA_OUT\(11) ) + ( GND ) + ( \inst13|Add0~86\ ))
-- \inst13|Add0~82\ = CARRY(( \inst13|DATA_OUT\(11) ) + ( GND ) + ( \inst13|Add0~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst13|ALT_INV_DATA_OUT\(11),
	cin => \inst13|Add0~86\,
	sumout => \inst13|Add0~81_sumout\,
	cout => \inst13|Add0~82\);

\inst13|DATA_OUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clock~input_o\,
	d => \inst13|Add0~81_sumout\,
	asdata => \IR|dataout\(11),
	clrn => \ALT_INV_reset~input_o\,
	sload => \inst9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|DATA_OUT\(11));

\inst13|Add0~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Add0~77_sumout\ = SUM(( \inst13|DATA_OUT\(12) ) + ( GND ) + ( \inst13|Add0~82\ ))
-- \inst13|Add0~78\ = CARRY(( \inst13|DATA_OUT\(12) ) + ( GND ) + ( \inst13|Add0~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst13|ALT_INV_DATA_OUT\(12),
	cin => \inst13|Add0~82\,
	sumout => \inst13|Add0~77_sumout\,
	cout => \inst13|Add0~78\);

\inst13|DATA_OUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clock~input_o\,
	d => \inst13|Add0~77_sumout\,
	asdata => \IR|dataout\(12),
	clrn => \ALT_INV_reset~input_o\,
	sload => \inst9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|DATA_OUT\(12));

\inst13|Add0~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Add0~73_sumout\ = SUM(( \inst13|DATA_OUT\(13) ) + ( GND ) + ( \inst13|Add0~78\ ))
-- \inst13|Add0~74\ = CARRY(( \inst13|DATA_OUT\(13) ) + ( GND ) + ( \inst13|Add0~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst13|ALT_INV_DATA_OUT\(13),
	cin => \inst13|Add0~78\,
	sumout => \inst13|Add0~73_sumout\,
	cout => \inst13|Add0~74\);

\inst13|DATA_OUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clock~input_o\,
	d => \inst13|Add0~73_sumout\,
	asdata => \IR|dataout\(13),
	clrn => \ALT_INV_reset~input_o\,
	sload => \inst9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|DATA_OUT\(13));

\inst13|Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Add0~69_sumout\ = SUM(( \inst13|DATA_OUT\(14) ) + ( GND ) + ( \inst13|Add0~74\ ))
-- \inst13|Add0~70\ = CARRY(( \inst13|DATA_OUT\(14) ) + ( GND ) + ( \inst13|Add0~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst13|ALT_INV_DATA_OUT\(14),
	cin => \inst13|Add0~74\,
	sumout => \inst13|Add0~69_sumout\,
	cout => \inst13|Add0~70\);

\inst13|DATA_OUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clock~input_o\,
	d => \inst13|Add0~69_sumout\,
	asdata => \IR|dataout\(14),
	clrn => \ALT_INV_reset~input_o\,
	sload => \inst9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|DATA_OUT\(14));

\inst13|Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Add0~65_sumout\ = SUM(( \inst13|DATA_OUT\(15) ) + ( GND ) + ( \inst13|Add0~70\ ))
-- \inst13|Add0~66\ = CARRY(( \inst13|DATA_OUT\(15) ) + ( GND ) + ( \inst13|Add0~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst13|ALT_INV_DATA_OUT\(15),
	cin => \inst13|Add0~70\,
	sumout => \inst13|Add0~65_sumout\,
	cout => \inst13|Add0~66\);

\inst13|DATA_OUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clock~input_o\,
	d => \inst13|Add0~65_sumout\,
	asdata => \IR|dataout\(15),
	clrn => \ALT_INV_reset~input_o\,
	sload => \inst9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|DATA_OUT\(15));

\inst13|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Add0~61_sumout\ = SUM(( \inst13|DATA_OUT\(16) ) + ( GND ) + ( \inst13|Add0~66\ ))
-- \inst13|Add0~62\ = CARRY(( \inst13|DATA_OUT\(16) ) + ( GND ) + ( \inst13|Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst13|ALT_INV_DATA_OUT\(16),
	cin => \inst13|Add0~66\,
	sumout => \inst13|Add0~61_sumout\,
	cout => \inst13|Add0~62\);

\inst13|DATA_OUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clock~input_o\,
	d => \inst13|Add0~61_sumout\,
	asdata => \IR|dataout\(16),
	clrn => \ALT_INV_reset~input_o\,
	sload => \inst9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|DATA_OUT\(16));

\inst13|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Add0~57_sumout\ = SUM(( \inst13|DATA_OUT\(17) ) + ( GND ) + ( \inst13|Add0~62\ ))
-- \inst13|Add0~58\ = CARRY(( \inst13|DATA_OUT\(17) ) + ( GND ) + ( \inst13|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst13|ALT_INV_DATA_OUT\(17),
	cin => \inst13|Add0~62\,
	sumout => \inst13|Add0~57_sumout\,
	cout => \inst13|Add0~58\);

\inst13|DATA_OUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clock~input_o\,
	d => \inst13|Add0~57_sumout\,
	asdata => \IR|dataout\(17),
	clrn => \ALT_INV_reset~input_o\,
	sload => \inst9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|DATA_OUT\(17));

\inst13|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Add0~53_sumout\ = SUM(( \inst13|DATA_OUT\(18) ) + ( GND ) + ( \inst13|Add0~58\ ))
-- \inst13|Add0~54\ = CARRY(( \inst13|DATA_OUT\(18) ) + ( GND ) + ( \inst13|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst13|ALT_INV_DATA_OUT\(18),
	cin => \inst13|Add0~58\,
	sumout => \inst13|Add0~53_sumout\,
	cout => \inst13|Add0~54\);

\inst13|DATA_OUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clock~input_o\,
	d => \inst13|Add0~53_sumout\,
	asdata => \IR|dataout\(18),
	clrn => \ALT_INV_reset~input_o\,
	sload => \inst9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|DATA_OUT\(18));

\inst13|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Add0~49_sumout\ = SUM(( \inst13|DATA_OUT\(19) ) + ( GND ) + ( \inst13|Add0~54\ ))
-- \inst13|Add0~50\ = CARRY(( \inst13|DATA_OUT\(19) ) + ( GND ) + ( \inst13|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst13|ALT_INV_DATA_OUT\(19),
	cin => \inst13|Add0~54\,
	sumout => \inst13|Add0~49_sumout\,
	cout => \inst13|Add0~50\);

\inst13|DATA_OUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clock~input_o\,
	d => \inst13|Add0~49_sumout\,
	asdata => \IR|dataout\(19),
	clrn => \ALT_INV_reset~input_o\,
	sload => \inst9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|DATA_OUT\(19));

\inst13|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Add0~45_sumout\ = SUM(( \inst13|DATA_OUT\(20) ) + ( GND ) + ( \inst13|Add0~50\ ))
-- \inst13|Add0~46\ = CARRY(( \inst13|DATA_OUT\(20) ) + ( GND ) + ( \inst13|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst13|ALT_INV_DATA_OUT\(20),
	cin => \inst13|Add0~50\,
	sumout => \inst13|Add0~45_sumout\,
	cout => \inst13|Add0~46\);

\inst13|DATA_OUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clock~input_o\,
	d => \inst13|Add0~45_sumout\,
	asdata => \IR|dataout\(20),
	clrn => \ALT_INV_reset~input_o\,
	sload => \inst9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|DATA_OUT\(20));

\inst13|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Add0~41_sumout\ = SUM(( \inst13|DATA_OUT\(21) ) + ( GND ) + ( \inst13|Add0~46\ ))
-- \inst13|Add0~42\ = CARRY(( \inst13|DATA_OUT\(21) ) + ( GND ) + ( \inst13|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst13|ALT_INV_DATA_OUT\(21),
	cin => \inst13|Add0~46\,
	sumout => \inst13|Add0~41_sumout\,
	cout => \inst13|Add0~42\);

\inst13|DATA_OUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clock~input_o\,
	d => \inst13|Add0~41_sumout\,
	asdata => \IR|dataout\(21),
	clrn => \ALT_INV_reset~input_o\,
	sload => \inst9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|DATA_OUT\(21));

\inst13|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Add0~37_sumout\ = SUM(( \inst13|DATA_OUT\(22) ) + ( GND ) + ( \inst13|Add0~42\ ))
-- \inst13|Add0~38\ = CARRY(( \inst13|DATA_OUT\(22) ) + ( GND ) + ( \inst13|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst13|ALT_INV_DATA_OUT\(22),
	cin => \inst13|Add0~42\,
	sumout => \inst13|Add0~37_sumout\,
	cout => \inst13|Add0~38\);

\inst13|DATA_OUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clock~input_o\,
	d => \inst13|Add0~37_sumout\,
	asdata => \IR|dataout\(22),
	clrn => \ALT_INV_reset~input_o\,
	sload => \inst9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|DATA_OUT\(22));

\inst13|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Add0~33_sumout\ = SUM(( \inst13|DATA_OUT\(23) ) + ( GND ) + ( \inst13|Add0~38\ ))
-- \inst13|Add0~34\ = CARRY(( \inst13|DATA_OUT\(23) ) + ( GND ) + ( \inst13|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst13|ALT_INV_DATA_OUT\(23),
	cin => \inst13|Add0~38\,
	sumout => \inst13|Add0~33_sumout\,
	cout => \inst13|Add0~34\);

\inst13|DATA_OUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clock~input_o\,
	d => \inst13|Add0~33_sumout\,
	asdata => \IR|dataout\(23),
	clrn => \ALT_INV_reset~input_o\,
	sload => \inst9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|DATA_OUT\(23));

\inst13|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Add0~29_sumout\ = SUM(( \inst13|DATA_OUT\(24) ) + ( GND ) + ( \inst13|Add0~34\ ))
-- \inst13|Add0~30\ = CARRY(( \inst13|DATA_OUT\(24) ) + ( GND ) + ( \inst13|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst13|ALT_INV_DATA_OUT\(24),
	cin => \inst13|Add0~34\,
	sumout => \inst13|Add0~29_sumout\,
	cout => \inst13|Add0~30\);

\inst13|DATA_OUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clock~input_o\,
	d => \inst13|Add0~29_sumout\,
	asdata => \IR|dataout\(24),
	clrn => \ALT_INV_reset~input_o\,
	sload => \inst9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|DATA_OUT\(24));

\inst13|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Add0~25_sumout\ = SUM(( \inst13|DATA_OUT\(25) ) + ( GND ) + ( \inst13|Add0~30\ ))
-- \inst13|Add0~26\ = CARRY(( \inst13|DATA_OUT\(25) ) + ( GND ) + ( \inst13|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst13|ALT_INV_DATA_OUT\(25),
	cin => \inst13|Add0~30\,
	sumout => \inst13|Add0~25_sumout\,
	cout => \inst13|Add0~26\);

\inst13|DATA_OUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clock~input_o\,
	d => \inst13|Add0~25_sumout\,
	asdata => \IR|dataout\(25),
	clrn => \ALT_INV_reset~input_o\,
	sload => \inst9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|DATA_OUT\(25));

\inst13|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Add0~21_sumout\ = SUM(( \inst13|DATA_OUT\(26) ) + ( GND ) + ( \inst13|Add0~26\ ))
-- \inst13|Add0~22\ = CARRY(( \inst13|DATA_OUT\(26) ) + ( GND ) + ( \inst13|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst13|ALT_INV_DATA_OUT\(26),
	cin => \inst13|Add0~26\,
	sumout => \inst13|Add0~21_sumout\,
	cout => \inst13|Add0~22\);

\inst13|DATA_OUT~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|DATA_OUT~5_combout\ = (!\inst9~0_combout\ & \inst13|Add0~21_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inst9~0_combout\,
	datab => \inst13|ALT_INV_Add0~21_sumout\,
	combout => \inst13|DATA_OUT~5_combout\);

\inst13|DATA_OUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clock~input_o\,
	d => \inst13|DATA_OUT~5_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|DATA_OUT\(26));

\inst13|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Add0~17_sumout\ = SUM(( \inst13|DATA_OUT\(27) ) + ( GND ) + ( \inst13|Add0~22\ ))
-- \inst13|Add0~18\ = CARRY(( \inst13|DATA_OUT\(27) ) + ( GND ) + ( \inst13|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst13|ALT_INV_DATA_OUT\(27),
	cin => \inst13|Add0~22\,
	sumout => \inst13|Add0~17_sumout\,
	cout => \inst13|Add0~18\);

\inst13|DATA_OUT~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|DATA_OUT~4_combout\ = (!\inst9~0_combout\ & \inst13|Add0~17_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inst9~0_combout\,
	datab => \inst13|ALT_INV_Add0~17_sumout\,
	combout => \inst13|DATA_OUT~4_combout\);

\inst13|DATA_OUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clock~input_o\,
	d => \inst13|DATA_OUT~4_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|DATA_OUT\(27));

\inst13|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Add0~13_sumout\ = SUM(( \inst13|DATA_OUT\(28) ) + ( GND ) + ( \inst13|Add0~18\ ))
-- \inst13|Add0~14\ = CARRY(( \inst13|DATA_OUT\(28) ) + ( GND ) + ( \inst13|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst13|ALT_INV_DATA_OUT\(28),
	cin => \inst13|Add0~18\,
	sumout => \inst13|Add0~13_sumout\,
	cout => \inst13|Add0~14\);

\inst13|DATA_OUT~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|DATA_OUT~3_combout\ = (!\inst9~0_combout\ & \inst13|Add0~13_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inst9~0_combout\,
	datab => \inst13|ALT_INV_Add0~13_sumout\,
	combout => \inst13|DATA_OUT~3_combout\);

\inst13|DATA_OUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clock~input_o\,
	d => \inst13|DATA_OUT~3_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|DATA_OUT\(28));

\inst13|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Add0~9_sumout\ = SUM(( \inst13|DATA_OUT\(29) ) + ( GND ) + ( \inst13|Add0~14\ ))
-- \inst13|Add0~10\ = CARRY(( \inst13|DATA_OUT\(29) ) + ( GND ) + ( \inst13|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst13|ALT_INV_DATA_OUT\(29),
	cin => \inst13|Add0~14\,
	sumout => \inst13|Add0~9_sumout\,
	cout => \inst13|Add0~10\);

\inst13|DATA_OUT~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|DATA_OUT~2_combout\ = (!\inst9~0_combout\ & \inst13|Add0~9_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inst9~0_combout\,
	datab => \inst13|ALT_INV_Add0~9_sumout\,
	combout => \inst13|DATA_OUT~2_combout\);

\inst13|DATA_OUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clock~input_o\,
	d => \inst13|DATA_OUT~2_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|DATA_OUT\(29));

\inst13|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Add0~5_sumout\ = SUM(( \inst13|DATA_OUT\(30) ) + ( GND ) + ( \inst13|Add0~10\ ))
-- \inst13|Add0~6\ = CARRY(( \inst13|DATA_OUT\(30) ) + ( GND ) + ( \inst13|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst13|ALT_INV_DATA_OUT\(30),
	cin => \inst13|Add0~10\,
	sumout => \inst13|Add0~5_sumout\,
	cout => \inst13|Add0~6\);

\inst13|DATA_OUT~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|DATA_OUT~1_combout\ = (!\inst9~0_combout\ & \inst13|Add0~5_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inst9~0_combout\,
	datab => \inst13|ALT_INV_Add0~5_sumout\,
	combout => \inst13|DATA_OUT~1_combout\);

\inst13|DATA_OUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clock~input_o\,
	d => \inst13|DATA_OUT~1_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|DATA_OUT\(30));

\inst13|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Add0~1_sumout\ = SUM(( \inst13|DATA_OUT\(31) ) + ( GND ) + ( \inst13|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst13|ALT_INV_DATA_OUT\(31),
	cin => \inst13|Add0~6\,
	sumout => \inst13|Add0~1_sumout\);

\inst13|DATA_OUT~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|DATA_OUT~0_combout\ = (!\inst9~0_combout\ & \inst13|Add0~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inst9~0_combout\,
	datab => \inst13|ALT_INV_Add0~1_sumout\,
	combout => \inst13|DATA_OUT~0_combout\);

\inst13|DATA_OUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clock~input_o\,
	d => \inst13|DATA_OUT~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|DATA_OUT\(31));

ww_Pc_Ld <= \Pc_Ld~output_o\;

ww_PC_Ld_En <= \PC_Ld_En~output_o\;

ww_instruction(31) <= \instruction[31]~output_o\;

ww_instruction(30) <= \instruction[30]~output_o\;

ww_instruction(29) <= \instruction[29]~output_o\;

ww_instruction(28) <= \instruction[28]~output_o\;

ww_instruction(27) <= \instruction[27]~output_o\;

ww_instruction(26) <= \instruction[26]~output_o\;

ww_instruction(25) <= \instruction[25]~output_o\;

ww_instruction(24) <= \instruction[24]~output_o\;

ww_instruction(23) <= \instruction[23]~output_o\;

ww_instruction(22) <= \instruction[22]~output_o\;

ww_instruction(21) <= \instruction[21]~output_o\;

ww_instruction(20) <= \instruction[20]~output_o\;

ww_instruction(19) <= \instruction[19]~output_o\;

ww_instruction(18) <= \instruction[18]~output_o\;

ww_instruction(17) <= \instruction[17]~output_o\;

ww_instruction(16) <= \instruction[16]~output_o\;

ww_instruction(15) <= \instruction[15]~output_o\;

ww_instruction(14) <= \instruction[14]~output_o\;

ww_instruction(13) <= \instruction[13]~output_o\;

ww_instruction(12) <= \instruction[12]~output_o\;

ww_instruction(11) <= \instruction[11]~output_o\;

ww_instruction(10) <= \instruction[10]~output_o\;

ww_instruction(9) <= \instruction[9]~output_o\;

ww_instruction(8) <= \instruction[8]~output_o\;

ww_instruction(7) <= \instruction[7]~output_o\;

ww_instruction(6) <= \instruction[6]~output_o\;

ww_instruction(5) <= \instruction[5]~output_o\;

ww_instruction(4) <= \instruction[4]~output_o\;

ww_instruction(3) <= \instruction[3]~output_o\;

ww_instruction(2) <= \instruction[2]~output_o\;

ww_instruction(1) <= \instruction[1]~output_o\;

ww_instruction(0) <= \instruction[0]~output_o\;

ww_IR_Ld <= \IR_Ld~output_o\;

ww_Pc_Inc <= \Pc_Inc~output_o\;

ww_Stat_Wr <= \Stat_Wr~output_o\;

ww_Reg_Wr <= \Reg_Wr~output_o\;

ww_ALU_2_DBus <= \ALU_2_DBus~output_o\;

ww_DM_Wr <= \DM_Wr~output_o\;

ww_DM_Rd <= \DM_Rd~output_o\;

ww_DM_2_DBus <= \DM_2_DBus~output_o\;

ww_IO_2_Reg <= \IO_2_Reg~output_o\;

ww_Reg_2_IO <= \Reg_2_IO~output_o\;

ww_DBus(31) <= \DBus[31]~output_o\;

ww_DBus(30) <= \DBus[30]~output_o\;

ww_DBus(29) <= \DBus[29]~output_o\;

ww_DBus(28) <= \DBus[28]~output_o\;

ww_DBus(27) <= \DBus[27]~output_o\;

ww_DBus(26) <= \DBus[26]~output_o\;

ww_DBus(25) <= \DBus[25]~output_o\;

ww_DBus(24) <= \DBus[24]~output_o\;

ww_DBus(23) <= \DBus[23]~output_o\;

ww_DBus(22) <= \DBus[22]~output_o\;

ww_DBus(21) <= \DBus[21]~output_o\;

ww_DBus(20) <= \DBus[20]~output_o\;

ww_DBus(19) <= \DBus[19]~output_o\;

ww_DBus(18) <= \DBus[18]~output_o\;

ww_DBus(17) <= \DBus[17]~output_o\;

ww_DBus(16) <= \DBus[16]~output_o\;

ww_DBus(15) <= \DBus[15]~output_o\;

ww_DBus(14) <= \DBus[14]~output_o\;

ww_DBus(13) <= \DBus[13]~output_o\;

ww_DBus(12) <= \DBus[12]~output_o\;

ww_DBus(11) <= \DBus[11]~output_o\;

ww_DBus(10) <= \DBus[10]~output_o\;

ww_DBus(9) <= \DBus[9]~output_o\;

ww_DBus(8) <= \DBus[8]~output_o\;

ww_DBus(7) <= \DBus[7]~output_o\;

ww_DBus(6) <= \DBus[6]~output_o\;

ww_DBus(5) <= \DBus[5]~output_o\;

ww_DBus(4) <= \DBus[4]~output_o\;

ww_DBus(3) <= \DBus[3]~output_o\;

ww_DBus(2) <= \DBus[2]~output_o\;

ww_DBus(1) <= \DBus[1]~output_o\;

ww_DBus(0) <= \DBus[0]~output_o\;

ww_IM_address(31) <= \IM_address[31]~output_o\;

ww_IM_address(30) <= \IM_address[30]~output_o\;

ww_IM_address(29) <= \IM_address[29]~output_o\;

ww_IM_address(28) <= \IM_address[28]~output_o\;

ww_IM_address(27) <= \IM_address[27]~output_o\;

ww_IM_address(26) <= \IM_address[26]~output_o\;

ww_IM_address(25) <= \IM_address[25]~output_o\;

ww_IM_address(24) <= \IM_address[24]~output_o\;

ww_IM_address(23) <= \IM_address[23]~output_o\;

ww_IM_address(22) <= \IM_address[22]~output_o\;

ww_IM_address(21) <= \IM_address[21]~output_o\;

ww_IM_address(20) <= \IM_address[20]~output_o\;

ww_IM_address(19) <= \IM_address[19]~output_o\;

ww_IM_address(18) <= \IM_address[18]~output_o\;

ww_IM_address(17) <= \IM_address[17]~output_o\;

ww_IM_address(16) <= \IM_address[16]~output_o\;

ww_IM_address(15) <= \IM_address[15]~output_o\;

ww_IM_address(14) <= \IM_address[14]~output_o\;

ww_IM_address(13) <= \IM_address[13]~output_o\;

ww_IM_address(12) <= \IM_address[12]~output_o\;

ww_IM_address(11) <= \IM_address[11]~output_o\;

ww_IM_address(10) <= \IM_address[10]~output_o\;

ww_IM_address(9) <= \IM_address[9]~output_o\;

ww_IM_address(8) <= \IM_address[8]~output_o\;

ww_IM_address(7) <= \IM_address[7]~output_o\;

ww_IM_address(6) <= \IM_address[6]~output_o\;

ww_IM_address(5) <= \IM_address[5]~output_o\;

ww_IM_address(4) <= \IM_address[4]~output_o\;

ww_IM_address(3) <= \IM_address[3]~output_o\;

ww_IM_address(2) <= \IM_address[2]~output_o\;

ww_IM_address(1) <= \IM_address[1]~output_o\;

ww_IM_address(0) <= \IM_address[0]~output_o\;

ww_IM_instruction_out(31) <= \IM_instruction_out[31]~output_o\;

ww_IM_instruction_out(30) <= \IM_instruction_out[30]~output_o\;

ww_IM_instruction_out(29) <= \IM_instruction_out[29]~output_o\;

ww_IM_instruction_out(28) <= \IM_instruction_out[28]~output_o\;

ww_IM_instruction_out(27) <= \IM_instruction_out[27]~output_o\;

ww_IM_instruction_out(26) <= \IM_instruction_out[26]~output_o\;

ww_IM_instruction_out(25) <= \IM_instruction_out[25]~output_o\;

ww_IM_instruction_out(24) <= \IM_instruction_out[24]~output_o\;

ww_IM_instruction_out(23) <= \IM_instruction_out[23]~output_o\;

ww_IM_instruction_out(22) <= \IM_instruction_out[22]~output_o\;

ww_IM_instruction_out(21) <= \IM_instruction_out[21]~output_o\;

ww_IM_instruction_out(20) <= \IM_instruction_out[20]~output_o\;

ww_IM_instruction_out(19) <= \IM_instruction_out[19]~output_o\;

ww_IM_instruction_out(18) <= \IM_instruction_out[18]~output_o\;

ww_IM_instruction_out(17) <= \IM_instruction_out[17]~output_o\;

ww_IM_instruction_out(16) <= \IM_instruction_out[16]~output_o\;

ww_IM_instruction_out(15) <= \IM_instruction_out[15]~output_o\;

ww_IM_instruction_out(14) <= \IM_instruction_out[14]~output_o\;

ww_IM_instruction_out(13) <= \IM_instruction_out[13]~output_o\;

ww_IM_instruction_out(12) <= \IM_instruction_out[12]~output_o\;

ww_IM_instruction_out(11) <= \IM_instruction_out[11]~output_o\;

ww_IM_instruction_out(10) <= \IM_instruction_out[10]~output_o\;

ww_IM_instruction_out(9) <= \IM_instruction_out[9]~output_o\;

ww_IM_instruction_out(8) <= \IM_instruction_out[8]~output_o\;

ww_IM_instruction_out(7) <= \IM_instruction_out[7]~output_o\;

ww_IM_instruction_out(6) <= \IM_instruction_out[6]~output_o\;

ww_IM_instruction_out(5) <= \IM_instruction_out[5]~output_o\;

ww_IM_instruction_out(4) <= \IM_instruction_out[4]~output_o\;

ww_IM_instruction_out(3) <= \IM_instruction_out[3]~output_o\;

ww_IM_instruction_out(2) <= \IM_instruction_out[2]~output_o\;

ww_IM_instruction_out(1) <= \IM_instruction_out[1]~output_o\;

ww_IM_instruction_out(0) <= \IM_instruction_out[0]~output_o\;

ww_IO_OUT(31) <= \IO_OUT[31]~output_o\;

ww_IO_OUT(30) <= \IO_OUT[30]~output_o\;

ww_IO_OUT(29) <= \IO_OUT[29]~output_o\;

ww_IO_OUT(28) <= \IO_OUT[28]~output_o\;

ww_IO_OUT(27) <= \IO_OUT[27]~output_o\;

ww_IO_OUT(26) <= \IO_OUT[26]~output_o\;

ww_IO_OUT(25) <= \IO_OUT[25]~output_o\;

ww_IO_OUT(24) <= \IO_OUT[24]~output_o\;

ww_IO_OUT(23) <= \IO_OUT[23]~output_o\;

ww_IO_OUT(22) <= \IO_OUT[22]~output_o\;

ww_IO_OUT(21) <= \IO_OUT[21]~output_o\;

ww_IO_OUT(20) <= \IO_OUT[20]~output_o\;

ww_IO_OUT(19) <= \IO_OUT[19]~output_o\;

ww_IO_OUT(18) <= \IO_OUT[18]~output_o\;

ww_IO_OUT(17) <= \IO_OUT[17]~output_o\;

ww_IO_OUT(16) <= \IO_OUT[16]~output_o\;

ww_IO_OUT(15) <= \IO_OUT[15]~output_o\;

ww_IO_OUT(14) <= \IO_OUT[14]~output_o\;

ww_IO_OUT(13) <= \IO_OUT[13]~output_o\;

ww_IO_OUT(12) <= \IO_OUT[12]~output_o\;

ww_IO_OUT(11) <= \IO_OUT[11]~output_o\;

ww_IO_OUT(10) <= \IO_OUT[10]~output_o\;

ww_IO_OUT(9) <= \IO_OUT[9]~output_o\;

ww_IO_OUT(8) <= \IO_OUT[8]~output_o\;

ww_IO_OUT(7) <= \IO_OUT[7]~output_o\;

ww_IO_OUT(6) <= \IO_OUT[6]~output_o\;

ww_IO_OUT(5) <= \IO_OUT[5]~output_o\;

ww_IO_OUT(4) <= \IO_OUT[4]~output_o\;

ww_IO_OUT(3) <= \IO_OUT[3]~output_o\;

ww_IO_OUT(2) <= \IO_OUT[2]~output_o\;

ww_IO_OUT(1) <= \IO_OUT[1]~output_o\;

ww_IO_OUT(0) <= \IO_OUT[0]~output_o\;

ww_RSource1(31) <= \RSource1[31]~output_o\;

ww_RSource1(30) <= \RSource1[30]~output_o\;

ww_RSource1(29) <= \RSource1[29]~output_o\;

ww_RSource1(28) <= \RSource1[28]~output_o\;

ww_RSource1(27) <= \RSource1[27]~output_o\;

ww_RSource1(26) <= \RSource1[26]~output_o\;

ww_RSource1(25) <= \RSource1[25]~output_o\;

ww_RSource1(24) <= \RSource1[24]~output_o\;

ww_RSource1(23) <= \RSource1[23]~output_o\;

ww_RSource1(22) <= \RSource1[22]~output_o\;

ww_RSource1(21) <= \RSource1[21]~output_o\;

ww_RSource1(20) <= \RSource1[20]~output_o\;

ww_RSource1(19) <= \RSource1[19]~output_o\;

ww_RSource1(18) <= \RSource1[18]~output_o\;

ww_RSource1(17) <= \RSource1[17]~output_o\;

ww_RSource1(16) <= \RSource1[16]~output_o\;

ww_RSource1(15) <= \RSource1[15]~output_o\;

ww_RSource1(14) <= \RSource1[14]~output_o\;

ww_RSource1(13) <= \RSource1[13]~output_o\;

ww_RSource1(12) <= \RSource1[12]~output_o\;

ww_RSource1(11) <= \RSource1[11]~output_o\;

ww_RSource1(10) <= \RSource1[10]~output_o\;

ww_RSource1(9) <= \RSource1[9]~output_o\;

ww_RSource1(8) <= \RSource1[8]~output_o\;

ww_RSource1(7) <= \RSource1[7]~output_o\;

ww_RSource1(6) <= \RSource1[6]~output_o\;

ww_RSource1(5) <= \RSource1[5]~output_o\;

ww_RSource1(4) <= \RSource1[4]~output_o\;

ww_RSource1(3) <= \RSource1[3]~output_o\;

ww_RSource1(2) <= \RSource1[2]~output_o\;

ww_RSource1(1) <= \RSource1[1]~output_o\;

ww_RSource1(0) <= \RSource1[0]~output_o\;

ww_RSource2(31) <= \RSource2[31]~output_o\;

ww_RSource2(30) <= \RSource2[30]~output_o\;

ww_RSource2(29) <= \RSource2[29]~output_o\;

ww_RSource2(28) <= \RSource2[28]~output_o\;

ww_RSource2(27) <= \RSource2[27]~output_o\;

ww_RSource2(26) <= \RSource2[26]~output_o\;

ww_RSource2(25) <= \RSource2[25]~output_o\;

ww_RSource2(24) <= \RSource2[24]~output_o\;

ww_RSource2(23) <= \RSource2[23]~output_o\;

ww_RSource2(22) <= \RSource2[22]~output_o\;

ww_RSource2(21) <= \RSource2[21]~output_o\;

ww_RSource2(20) <= \RSource2[20]~output_o\;

ww_RSource2(19) <= \RSource2[19]~output_o\;

ww_RSource2(18) <= \RSource2[18]~output_o\;

ww_RSource2(17) <= \RSource2[17]~output_o\;

ww_RSource2(16) <= \RSource2[16]~output_o\;

ww_RSource2(15) <= \RSource2[15]~output_o\;

ww_RSource2(14) <= \RSource2[14]~output_o\;

ww_RSource2(13) <= \RSource2[13]~output_o\;

ww_RSource2(12) <= \RSource2[12]~output_o\;

ww_RSource2(11) <= \RSource2[11]~output_o\;

ww_RSource2(10) <= \RSource2[10]~output_o\;

ww_RSource2(9) <= \RSource2[9]~output_o\;

ww_RSource2(8) <= \RSource2[8]~output_o\;

ww_RSource2(7) <= \RSource2[7]~output_o\;

ww_RSource2(6) <= \RSource2[6]~output_o\;

ww_RSource2(5) <= \RSource2[5]~output_o\;

ww_RSource2(4) <= \RSource2[4]~output_o\;

ww_RSource2(3) <= \RSource2[3]~output_o\;

ww_RSource2(2) <= \RSource2[2]~output_o\;

ww_RSource2(1) <= \RSource2[1]~output_o\;

ww_RSource2(0) <= \RSource2[0]~output_o\;

ww_stat_CVNZ(3) <= \stat_CVNZ[3]~output_o\;

ww_stat_CVNZ(2) <= \stat_CVNZ[2]~output_o\;

ww_stat_CVNZ(1) <= \stat_CVNZ[1]~output_o\;

ww_stat_CVNZ(0) <= \stat_CVNZ[0]~output_o\;
END structure;


