5 16 fd81 4 ffffffff main
8 /home/bryce3/trevorw/devel/covered/diags/verilog 2 -t (dut_nand_proc) 2 -i (main.dut) 2 -vcd (merge8.11a.vcd) 2 -o (merge8.11a.cdd) 2 -v (merge8.11a.v) 2 -y (lib) 2 -D (DUMP) 2 -v (merge8.11b.v)
12 /home/bryce3/trevorw/devel/covered/diags/verilog/merge8.11a.cdd main
12 /home/bryce3/trevorw/devel/covered/diags/verilog/merge8.11b.cdd main
3 0 $root "$root" 0 NA 0 0 1 
15 main 1
3 0 dut_nand_proc "main.dut" 1 merge8.11a.v 33 47 1 
2 1 0 0 0 0 1 1 1004 0 0 1 1 x
2 2 0 0 0 0 1 29 1008 1 0 1 18 0 1 0 0 0 0
2 3 43 43 43 70008 3 45 100a 2 0 1 18 0 1 0 0 0 0
2 4 43 43 43 a000e 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 a 1 34 103000e 1 0 0 0 1 17 0 1 0 0 0 0
1 b 2 35 e 1 0 0 0 1 17 1 1 0 0 0 0
1 c 3 36 e 1 0 0 0 1 17 1 1 0 1 0 0
1 x 4 39 60005 1 0 0 0 1 17 1 1 0 0 0 0
4 3 1 4 0 3
4 4 6 3 0 3
3 0 dut_and_proc "main.dut.and_proc" 1 lib/dut_and_proc.v 1 11 1 
2 5 0 0 0 0 1 1 100c 0 0 1 1 b
2 6 0 0 0 0 1 29 1008 5 0 1 18 0 1 0 0 0 0
2 7 0 0 0 0 2 1 100c 0 0 1 1 c
2 8 0 0 0 0 2 29 1008 7 0 1 18 0 1 0 0 0 0
2 9 0 0 0 0 2 2b 1008 6 8 1 18 0 1 0 0 0 0
2 10 7 7 7 70008 5 45 100a 9 0 1 18 0 1 0 0 0 0
2 11 7 7 7 a000e 2 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 a 5 3 103000c 1 0 0 0 1 17 0 1 0 0 1 0
1 b 6 4 6000c 1 0 0 0 1 17 1 1 0 0 0 0
1 c 7 5 6000c 1 0 0 0 1 17 1 1 0 1 1 0
4 10 1 11 0 10
4 11 6 10 0 10
3 1 dut_and_proc.u$0 "main.dut.and_proc.u$0" 0 lib/dut_and_proc.v 7 9 1 
2 12 8 8 8 a000a 2 1 100c 0 0 1 1 c
2 13 8 8 8 60006 1 1 100c 0 0 1 1 b
2 14 8 8 8 6000a 2 8 138c 12 13 1 18 0 1 1 1 1 0
2 15 8 8 8 20002 0 1 1410 0 0 1 1 a
2 16 8 8 8 2000a 2 37 1e 14 15
4 16 11 0 0 16
3 1 dut_nand_proc.u$0 "main.dut.u$0" 0 merge8.11a.v 43 45 1 
2 17 44 44 44 70007 1 1 1004 0 0 1 1 x
2 18 44 44 44 60007 1 1b 1008 17 0 1 18 0 1 0 1 0 0
2 19 44 44 44 20002 0 1 1410 0 0 1 1 a
2 20 44 44 44 20007 1 37 1a 18 19
4 20 11 0 0 20
