// Seed: 1526723356
module module_0 #(
    parameter id_2 = 32'd17
);
  wire id_1, _id_2;
  logic id_3[-1 : id_2];
endmodule
module module_1 #(
    parameter id_0 = 32'd28
) (
    input supply1 _id_0,
    input supply1 id_1
);
  tri [-1 : id_0] id_3, id_4;
  assign id_4 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_1 = 32'd27,
    parameter id_5 = 32'd98
) (
    _id_1[id_5 : id_1],
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  output wire _id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output logic [7:0] _id_1;
  wire id_12;
endmodule
