
RTLS_UWB_ANCHOR.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b664  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000574  0800b778  0800b778  0001b778  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bcec  0800bcec  00020264  2**0
                  CONTENTS
  4 .ARM          00000000  0800bcec  0800bcec  00020264  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800bcec  0800bcec  00020264  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bcec  0800bcec  0001bcec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800bcf0  0800bcf0  0001bcf0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000264  20000000  0800bcf4  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000288  20000268  0800bf58  00020268  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200004f0  0800bf58  000204f0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020264  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e083  00000000  00000000  0002028d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000259c  00000000  00000000  0002e310  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d50  00000000  00000000  000308b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000c48  00000000  00000000  00031600  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019606  00000000  00000000  00032248  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ec44  00000000  00000000  0004b84e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000882bb  00000000  00000000  0005a492  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e274d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004d48  00000000  00000000  000e27a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000268 	.word	0x20000268
 800012c:	00000000 	.word	0x00000000
 8000130:	0800b75c 	.word	0x0800b75c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000026c 	.word	0x2000026c
 800014c:	0800b75c 	.word	0x0800b75c

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	; 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_fmul>:
 8000d84:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d92:	ea92 0f0c 	teqne	r2, ip
 8000d96:	ea93 0f0c 	teqne	r3, ip
 8000d9a:	d06f      	beq.n	8000e7c <__aeabi_fmul+0xf8>
 8000d9c:	441a      	add	r2, r3
 8000d9e:	ea80 0c01 	eor.w	ip, r0, r1
 8000da2:	0240      	lsls	r0, r0, #9
 8000da4:	bf18      	it	ne
 8000da6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000daa:	d01e      	beq.n	8000dea <__aeabi_fmul+0x66>
 8000dac:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000db0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dbc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000dc0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000dc4:	bf3e      	ittt	cc
 8000dc6:	0049      	lslcc	r1, r1, #1
 8000dc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dcc:	005b      	lslcc	r3, r3, #1
 8000dce:	ea40 0001 	orr.w	r0, r0, r1
 8000dd2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000dd6:	2afd      	cmp	r2, #253	; 0xfd
 8000dd8:	d81d      	bhi.n	8000e16 <__aeabi_fmul+0x92>
 8000dda:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000dde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000de2:	bf08      	it	eq
 8000de4:	f020 0001 	biceq.w	r0, r0, #1
 8000de8:	4770      	bx	lr
 8000dea:	f090 0f00 	teq	r0, #0
 8000dee:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000df2:	bf08      	it	eq
 8000df4:	0249      	lsleq	r1, r1, #9
 8000df6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfe:	3a7f      	subs	r2, #127	; 0x7f
 8000e00:	bfc2      	ittt	gt
 8000e02:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0a:	4770      	bxgt	lr
 8000e0c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	3a01      	subs	r2, #1
 8000e16:	dc5d      	bgt.n	8000ed4 <__aeabi_fmul+0x150>
 8000e18:	f112 0f19 	cmn.w	r2, #25
 8000e1c:	bfdc      	itt	le
 8000e1e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e22:	4770      	bxle	lr
 8000e24:	f1c2 0200 	rsb	r2, r2, #0
 8000e28:	0041      	lsls	r1, r0, #1
 8000e2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2e:	f1c2 0220 	rsb	r2, r2, #32
 8000e32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e3a:	f140 0000 	adc.w	r0, r0, #0
 8000e3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e42:	bf08      	it	eq
 8000e44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e48:	4770      	bx	lr
 8000e4a:	f092 0f00 	teq	r2, #0
 8000e4e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e52:	bf02      	ittt	eq
 8000e54:	0040      	lsleq	r0, r0, #1
 8000e56:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e5a:	3a01      	subeq	r2, #1
 8000e5c:	d0f9      	beq.n	8000e52 <__aeabi_fmul+0xce>
 8000e5e:	ea40 000c 	orr.w	r0, r0, ip
 8000e62:	f093 0f00 	teq	r3, #0
 8000e66:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e6a:	bf02      	ittt	eq
 8000e6c:	0049      	lsleq	r1, r1, #1
 8000e6e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e72:	3b01      	subeq	r3, #1
 8000e74:	d0f9      	beq.n	8000e6a <__aeabi_fmul+0xe6>
 8000e76:	ea41 010c 	orr.w	r1, r1, ip
 8000e7a:	e78f      	b.n	8000d9c <__aeabi_fmul+0x18>
 8000e7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e80:	ea92 0f0c 	teq	r2, ip
 8000e84:	bf18      	it	ne
 8000e86:	ea93 0f0c 	teqne	r3, ip
 8000e8a:	d00a      	beq.n	8000ea2 <__aeabi_fmul+0x11e>
 8000e8c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e90:	bf18      	it	ne
 8000e92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e96:	d1d8      	bne.n	8000e4a <__aeabi_fmul+0xc6>
 8000e98:	ea80 0001 	eor.w	r0, r0, r1
 8000e9c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ea0:	4770      	bx	lr
 8000ea2:	f090 0f00 	teq	r0, #0
 8000ea6:	bf17      	itett	ne
 8000ea8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000eac:	4608      	moveq	r0, r1
 8000eae:	f091 0f00 	teqne	r1, #0
 8000eb2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000eb6:	d014      	beq.n	8000ee2 <__aeabi_fmul+0x15e>
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	d101      	bne.n	8000ec2 <__aeabi_fmul+0x13e>
 8000ebe:	0242      	lsls	r2, r0, #9
 8000ec0:	d10f      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ec2:	ea93 0f0c 	teq	r3, ip
 8000ec6:	d103      	bne.n	8000ed0 <__aeabi_fmul+0x14c>
 8000ec8:	024b      	lsls	r3, r1, #9
 8000eca:	bf18      	it	ne
 8000ecc:	4608      	movne	r0, r1
 8000ece:	d108      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ed8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ee0:	4770      	bx	lr
 8000ee2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ee6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eea:	4770      	bx	lr

08000eec <__aeabi_fdiv>:
 8000eec:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ef0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef4:	bf1e      	ittt	ne
 8000ef6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000efa:	ea92 0f0c 	teqne	r2, ip
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d069      	beq.n	8000fd8 <__aeabi_fdiv+0xec>
 8000f04:	eba2 0203 	sub.w	r2, r2, r3
 8000f08:	ea80 0c01 	eor.w	ip, r0, r1
 8000f0c:	0249      	lsls	r1, r1, #9
 8000f0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f12:	d037      	beq.n	8000f84 <__aeabi_fdiv+0x98>
 8000f14:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f20:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f24:	428b      	cmp	r3, r1
 8000f26:	bf38      	it	cc
 8000f28:	005b      	lslcc	r3, r3, #1
 8000f2a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f2e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f32:	428b      	cmp	r3, r1
 8000f34:	bf24      	itt	cs
 8000f36:	1a5b      	subcs	r3, r3, r1
 8000f38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f40:	bf24      	itt	cs
 8000f42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4e:	bf24      	itt	cs
 8000f50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f5c:	bf24      	itt	cs
 8000f5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f66:	011b      	lsls	r3, r3, #4
 8000f68:	bf18      	it	ne
 8000f6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6e:	d1e0      	bne.n	8000f32 <__aeabi_fdiv+0x46>
 8000f70:	2afd      	cmp	r2, #253	; 0xfd
 8000f72:	f63f af50 	bhi.w	8000e16 <__aeabi_fmul+0x92>
 8000f76:	428b      	cmp	r3, r1
 8000f78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f7c:	bf08      	it	eq
 8000f7e:	f020 0001 	biceq.w	r0, r0, #1
 8000f82:	4770      	bx	lr
 8000f84:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f8c:	327f      	adds	r2, #127	; 0x7f
 8000f8e:	bfc2      	ittt	gt
 8000f90:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f98:	4770      	bxgt	lr
 8000f9a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f9e:	f04f 0300 	mov.w	r3, #0
 8000fa2:	3a01      	subs	r2, #1
 8000fa4:	e737      	b.n	8000e16 <__aeabi_fmul+0x92>
 8000fa6:	f092 0f00 	teq	r2, #0
 8000faa:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000fae:	bf02      	ittt	eq
 8000fb0:	0040      	lsleq	r0, r0, #1
 8000fb2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000fb6:	3a01      	subeq	r2, #1
 8000fb8:	d0f9      	beq.n	8000fae <__aeabi_fdiv+0xc2>
 8000fba:	ea40 000c 	orr.w	r0, r0, ip
 8000fbe:	f093 0f00 	teq	r3, #0
 8000fc2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000fc6:	bf02      	ittt	eq
 8000fc8:	0049      	lsleq	r1, r1, #1
 8000fca:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000fce:	3b01      	subeq	r3, #1
 8000fd0:	d0f9      	beq.n	8000fc6 <__aeabi_fdiv+0xda>
 8000fd2:	ea41 010c 	orr.w	r1, r1, ip
 8000fd6:	e795      	b.n	8000f04 <__aeabi_fdiv+0x18>
 8000fd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fdc:	ea92 0f0c 	teq	r2, ip
 8000fe0:	d108      	bne.n	8000ff4 <__aeabi_fdiv+0x108>
 8000fe2:	0242      	lsls	r2, r0, #9
 8000fe4:	f47f af7d 	bne.w	8000ee2 <__aeabi_fmul+0x15e>
 8000fe8:	ea93 0f0c 	teq	r3, ip
 8000fec:	f47f af70 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e776      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ff4:	ea93 0f0c 	teq	r3, ip
 8000ff8:	d104      	bne.n	8001004 <__aeabi_fdiv+0x118>
 8000ffa:	024b      	lsls	r3, r1, #9
 8000ffc:	f43f af4c 	beq.w	8000e98 <__aeabi_fmul+0x114>
 8001000:	4608      	mov	r0, r1
 8001002:	e76e      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001004:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8001008:	bf18      	it	ne
 800100a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800100e:	d1ca      	bne.n	8000fa6 <__aeabi_fdiv+0xba>
 8001010:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8001014:	f47f af5c 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8001018:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 800101c:	f47f af3c 	bne.w	8000e98 <__aeabi_fmul+0x114>
 8001020:	e75f      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001022:	bf00      	nop

08001024 <__gesf2>:
 8001024:	f04f 3cff 	mov.w	ip, #4294967295
 8001028:	e006      	b.n	8001038 <__cmpsf2+0x4>
 800102a:	bf00      	nop

0800102c <__lesf2>:
 800102c:	f04f 0c01 	mov.w	ip, #1
 8001030:	e002      	b.n	8001038 <__cmpsf2+0x4>
 8001032:	bf00      	nop

08001034 <__cmpsf2>:
 8001034:	f04f 0c01 	mov.w	ip, #1
 8001038:	f84d cd04 	str.w	ip, [sp, #-4]!
 800103c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001040:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001044:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001048:	bf18      	it	ne
 800104a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800104e:	d011      	beq.n	8001074 <__cmpsf2+0x40>
 8001050:	b001      	add	sp, #4
 8001052:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001056:	bf18      	it	ne
 8001058:	ea90 0f01 	teqne	r0, r1
 800105c:	bf58      	it	pl
 800105e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001062:	bf88      	it	hi
 8001064:	17c8      	asrhi	r0, r1, #31
 8001066:	bf38      	it	cc
 8001068:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800106c:	bf18      	it	ne
 800106e:	f040 0001 	orrne.w	r0, r0, #1
 8001072:	4770      	bx	lr
 8001074:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001078:	d102      	bne.n	8001080 <__cmpsf2+0x4c>
 800107a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800107e:	d105      	bne.n	800108c <__cmpsf2+0x58>
 8001080:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001084:	d1e4      	bne.n	8001050 <__cmpsf2+0x1c>
 8001086:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800108a:	d0e1      	beq.n	8001050 <__cmpsf2+0x1c>
 800108c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop

08001094 <__aeabi_cfrcmple>:
 8001094:	4684      	mov	ip, r0
 8001096:	4608      	mov	r0, r1
 8001098:	4661      	mov	r1, ip
 800109a:	e7ff      	b.n	800109c <__aeabi_cfcmpeq>

0800109c <__aeabi_cfcmpeq>:
 800109c:	b50f      	push	{r0, r1, r2, r3, lr}
 800109e:	f7ff ffc9 	bl	8001034 <__cmpsf2>
 80010a2:	2800      	cmp	r0, #0
 80010a4:	bf48      	it	mi
 80010a6:	f110 0f00 	cmnmi.w	r0, #0
 80010aa:	bd0f      	pop	{r0, r1, r2, r3, pc}

080010ac <__aeabi_fcmpeq>:
 80010ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010b0:	f7ff fff4 	bl	800109c <__aeabi_cfcmpeq>
 80010b4:	bf0c      	ite	eq
 80010b6:	2001      	moveq	r0, #1
 80010b8:	2000      	movne	r0, #0
 80010ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80010be:	bf00      	nop

080010c0 <__aeabi_fcmplt>:
 80010c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c4:	f7ff ffea 	bl	800109c <__aeabi_cfcmpeq>
 80010c8:	bf34      	ite	cc
 80010ca:	2001      	movcc	r0, #1
 80010cc:	2000      	movcs	r0, #0
 80010ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80010d2:	bf00      	nop

080010d4 <__aeabi_fcmple>:
 80010d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010d8:	f7ff ffe0 	bl	800109c <__aeabi_cfcmpeq>
 80010dc:	bf94      	ite	ls
 80010de:	2001      	movls	r0, #1
 80010e0:	2000      	movhi	r0, #0
 80010e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010e6:	bf00      	nop

080010e8 <__aeabi_fcmpge>:
 80010e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ec:	f7ff ffd2 	bl	8001094 <__aeabi_cfrcmple>
 80010f0:	bf94      	ite	ls
 80010f2:	2001      	movls	r0, #1
 80010f4:	2000      	movhi	r0, #0
 80010f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010fa:	bf00      	nop

080010fc <__aeabi_fcmpgt>:
 80010fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001100:	f7ff ffc8 	bl	8001094 <__aeabi_cfrcmple>
 8001104:	bf34      	ite	cc
 8001106:	2001      	movcc	r0, #1
 8001108:	2000      	movcs	r0, #0
 800110a:	f85d fb08 	ldr.w	pc, [sp], #8
 800110e:	bf00      	nop

08001110 <__aeabi_fcmpun>:
 8001110:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001114:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001118:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800111c:	d102      	bne.n	8001124 <__aeabi_fcmpun+0x14>
 800111e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001122:	d108      	bne.n	8001136 <__aeabi_fcmpun+0x26>
 8001124:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001128:	d102      	bne.n	8001130 <__aeabi_fcmpun+0x20>
 800112a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800112e:	d102      	bne.n	8001136 <__aeabi_fcmpun+0x26>
 8001130:	f04f 0000 	mov.w	r0, #0
 8001134:	4770      	bx	lr
 8001136:	f04f 0001 	mov.w	r0, #1
 800113a:	4770      	bx	lr

0800113c <__aeabi_f2iz>:
 800113c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001140:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001144:	d30f      	bcc.n	8001166 <__aeabi_f2iz+0x2a>
 8001146:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800114a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800114e:	d90d      	bls.n	800116c <__aeabi_f2iz+0x30>
 8001150:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001154:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001158:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800115c:	fa23 f002 	lsr.w	r0, r3, r2
 8001160:	bf18      	it	ne
 8001162:	4240      	negne	r0, r0
 8001164:	4770      	bx	lr
 8001166:	f04f 0000 	mov.w	r0, #0
 800116a:	4770      	bx	lr
 800116c:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001170:	d101      	bne.n	8001176 <__aeabi_f2iz+0x3a>
 8001172:	0242      	lsls	r2, r0, #9
 8001174:	d105      	bne.n	8001182 <__aeabi_f2iz+0x46>
 8001176:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 800117a:	bf08      	it	eq
 800117c:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8001180:	4770      	bx	lr
 8001182:	f04f 0000 	mov.w	r0, #0
 8001186:	4770      	bx	lr

08001188 <__aeabi_d2lz>:
 8001188:	b538      	push	{r3, r4, r5, lr}
 800118a:	4605      	mov	r5, r0
 800118c:	460c      	mov	r4, r1
 800118e:	2200      	movs	r2, #0
 8001190:	2300      	movs	r3, #0
 8001192:	4628      	mov	r0, r5
 8001194:	4621      	mov	r1, r4
 8001196:	f7ff fc11 	bl	80009bc <__aeabi_dcmplt>
 800119a:	b928      	cbnz	r0, 80011a8 <__aeabi_d2lz+0x20>
 800119c:	4628      	mov	r0, r5
 800119e:	4621      	mov	r1, r4
 80011a0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80011a4:	f000 b80a 	b.w	80011bc <__aeabi_d2ulz>
 80011a8:	4628      	mov	r0, r5
 80011aa:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 80011ae:	f000 f805 	bl	80011bc <__aeabi_d2ulz>
 80011b2:	4240      	negs	r0, r0
 80011b4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80011b8:	bd38      	pop	{r3, r4, r5, pc}
 80011ba:	bf00      	nop

080011bc <__aeabi_d2ulz>:
 80011bc:	b5d0      	push	{r4, r6, r7, lr}
 80011be:	2200      	movs	r2, #0
 80011c0:	4b0b      	ldr	r3, [pc, #44]	; (80011f0 <__aeabi_d2ulz+0x34>)
 80011c2:	4606      	mov	r6, r0
 80011c4:	460f      	mov	r7, r1
 80011c6:	f7ff f987 	bl	80004d8 <__aeabi_dmul>
 80011ca:	f7ff fc5d 	bl	8000a88 <__aeabi_d2uiz>
 80011ce:	4604      	mov	r4, r0
 80011d0:	f7ff f908 	bl	80003e4 <__aeabi_ui2d>
 80011d4:	2200      	movs	r2, #0
 80011d6:	4b07      	ldr	r3, [pc, #28]	; (80011f4 <__aeabi_d2ulz+0x38>)
 80011d8:	f7ff f97e 	bl	80004d8 <__aeabi_dmul>
 80011dc:	4602      	mov	r2, r0
 80011de:	460b      	mov	r3, r1
 80011e0:	4630      	mov	r0, r6
 80011e2:	4639      	mov	r1, r7
 80011e4:	f7fe ffc0 	bl	8000168 <__aeabi_dsub>
 80011e8:	f7ff fc4e 	bl	8000a88 <__aeabi_d2uiz>
 80011ec:	4621      	mov	r1, r4
 80011ee:	bdd0      	pop	{r4, r6, r7, pc}
 80011f0:	3df00000 	.word	0x3df00000
 80011f4:	41f00000 	.word	0x41f00000

080011f8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b088      	sub	sp, #32
 80011fc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011fe:	f107 0310 	add.w	r3, r7, #16
 8001202:	2200      	movs	r2, #0
 8001204:	601a      	str	r2, [r3, #0]
 8001206:	605a      	str	r2, [r3, #4]
 8001208:	609a      	str	r2, [r3, #8]
 800120a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800120c:	4b2c      	ldr	r3, [pc, #176]	; (80012c0 <MX_GPIO_Init+0xc8>)
 800120e:	699b      	ldr	r3, [r3, #24]
 8001210:	4a2b      	ldr	r2, [pc, #172]	; (80012c0 <MX_GPIO_Init+0xc8>)
 8001212:	f043 0320 	orr.w	r3, r3, #32
 8001216:	6193      	str	r3, [r2, #24]
 8001218:	4b29      	ldr	r3, [pc, #164]	; (80012c0 <MX_GPIO_Init+0xc8>)
 800121a:	699b      	ldr	r3, [r3, #24]
 800121c:	f003 0320 	and.w	r3, r3, #32
 8001220:	60fb      	str	r3, [r7, #12]
 8001222:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001224:	4b26      	ldr	r3, [pc, #152]	; (80012c0 <MX_GPIO_Init+0xc8>)
 8001226:	699b      	ldr	r3, [r3, #24]
 8001228:	4a25      	ldr	r2, [pc, #148]	; (80012c0 <MX_GPIO_Init+0xc8>)
 800122a:	f043 0304 	orr.w	r3, r3, #4
 800122e:	6193      	str	r3, [r2, #24]
 8001230:	4b23      	ldr	r3, [pc, #140]	; (80012c0 <MX_GPIO_Init+0xc8>)
 8001232:	699b      	ldr	r3, [r3, #24]
 8001234:	f003 0304 	and.w	r3, r3, #4
 8001238:	60bb      	str	r3, [r7, #8]
 800123a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800123c:	4b20      	ldr	r3, [pc, #128]	; (80012c0 <MX_GPIO_Init+0xc8>)
 800123e:	699b      	ldr	r3, [r3, #24]
 8001240:	4a1f      	ldr	r2, [pc, #124]	; (80012c0 <MX_GPIO_Init+0xc8>)
 8001242:	f043 0308 	orr.w	r3, r3, #8
 8001246:	6193      	str	r3, [r2, #24]
 8001248:	4b1d      	ldr	r3, [pc, #116]	; (80012c0 <MX_GPIO_Init+0xc8>)
 800124a:	699b      	ldr	r3, [r3, #24]
 800124c:	f003 0308 	and.w	r3, r3, #8
 8001250:	607b      	str	r3, [r7, #4]
 8001252:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 8001254:	2200      	movs	r2, #0
 8001256:	2110      	movs	r1, #16
 8001258:	481a      	ldr	r0, [pc, #104]	; (80012c4 <MX_GPIO_Init+0xcc>)
 800125a:	f003 fb97 	bl	800498c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RST_Pin|LED_ACT_Pin|LED_ERR_Pin|LED_SYS_Pin, GPIO_PIN_RESET);
 800125e:	2200      	movs	r2, #0
 8001260:	213a      	movs	r1, #58	; 0x3a
 8001262:	4819      	ldr	r0, [pc, #100]	; (80012c8 <MX_GPIO_Init+0xd0>)
 8001264:	f003 fb92 	bl	800498c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin;
 8001268:	2310      	movs	r3, #16
 800126a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800126c:	2301      	movs	r3, #1
 800126e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001270:	2300      	movs	r3, #0
 8001272:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001274:	2302      	movs	r3, #2
 8001276:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 8001278:	f107 0310 	add.w	r3, r7, #16
 800127c:	4619      	mov	r1, r3
 800127e:	4811      	ldr	r0, [pc, #68]	; (80012c4 <MX_GPIO_Init+0xcc>)
 8001280:	f003 fa00 	bl	8004684 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI1_IRQ_Pin;
 8001284:	2301      	movs	r3, #1
 8001286:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001288:	2300      	movs	r3, #0
 800128a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800128c:	2300      	movs	r3, #0
 800128e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(SPI1_IRQ_GPIO_Port, &GPIO_InitStruct);
 8001290:	f107 0310 	add.w	r3, r7, #16
 8001294:	4619      	mov	r1, r3
 8001296:	480c      	ldr	r0, [pc, #48]	; (80012c8 <MX_GPIO_Init+0xd0>)
 8001298:	f003 f9f4 	bl	8004684 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = RST_Pin|LED_ACT_Pin|LED_ERR_Pin|LED_SYS_Pin;
 800129c:	233a      	movs	r3, #58	; 0x3a
 800129e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012a0:	2301      	movs	r3, #1
 80012a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012a4:	2300      	movs	r3, #0
 80012a6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012a8:	2302      	movs	r3, #2
 80012aa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012ac:	f107 0310 	add.w	r3, r7, #16
 80012b0:	4619      	mov	r1, r3
 80012b2:	4805      	ldr	r0, [pc, #20]	; (80012c8 <MX_GPIO_Init+0xd0>)
 80012b4:	f003 f9e6 	bl	8004684 <HAL_GPIO_Init>

}
 80012b8:	bf00      	nop
 80012ba:	3720      	adds	r7, #32
 80012bc:	46bd      	mov	sp, r7
 80012be:	bd80      	pop	{r7, pc}
 80012c0:	40021000 	.word	0x40021000
 80012c4:	40010800 	.word	0x40010800
 80012c8:	40010c00 	.word	0x40010c00

080012cc <dwInteruptHandler>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void dwInteruptHandler(void)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	af00      	add	r7, sp, #0
  dwReadSystemEventStatusRegister(&device);
 80012d0:	481e      	ldr	r0, [pc, #120]	; (800134c <dwInteruptHandler+0x80>)
 80012d2:	f000 ff80 	bl	80021d6 <dwReadSystemEventStatusRegister>
  if (dwIsTransmitDone(&device))
 80012d6:	481d      	ldr	r0, [pc, #116]	; (800134c <dwInteruptHandler+0x80>)
 80012d8:	f001 fe58 	bl	8002f8c <dwIsTransmitDone>
 80012dc:	4603      	mov	r3, r0
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d005      	beq.n	80012ee <dwInteruptHandler+0x22>
  {
    dwClearTransmitStatus(&device);
 80012e2:	481a      	ldr	r0, [pc, #104]	; (800134c <dwInteruptHandler+0x80>)
 80012e4:	f001 ff24 	bl	8003130 <dwClearTransmitStatus>
    sentAck = true;
 80012e8:	4b19      	ldr	r3, [pc, #100]	; (8001350 <dwInteruptHandler+0x84>)
 80012ea:	2201      	movs	r2, #1
 80012ec:	701a      	strb	r2, [r3, #0]
  }
  if (dwIsReceiveDone(&device))
 80012ee:	4817      	ldr	r0, [pc, #92]	; (800134c <dwInteruptHandler+0x80>)
 80012f0:	f001 fe6c 	bl	8002fcc <dwIsReceiveDone>
 80012f4:	4603      	mov	r3, r0
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d005      	beq.n	8001306 <dwInteruptHandler+0x3a>
  {
    dwClearReceiveStatus(&device);
 80012fa:	4814      	ldr	r0, [pc, #80]	; (800134c <dwInteruptHandler+0x80>)
 80012fc:	f001 ff06 	bl	800310c <dwClearReceiveStatus>
    recievedAck = true;
 8001300:	4b14      	ldr	r3, [pc, #80]	; (8001354 <dwInteruptHandler+0x88>)
 8001302:	2201      	movs	r2, #1
 8001304:	701a      	strb	r2, [r3, #0]
  }
  if (dwIsReceiveTimestampAvailable(&device))
 8001306:	4811      	ldr	r0, [pc, #68]	; (800134c <dwInteruptHandler+0x80>)
 8001308:	f001 fe50 	bl	8002fac <dwIsReceiveTimestampAvailable>
 800130c:	4603      	mov	r3, r0
 800130e:	2b00      	cmp	r3, #0
 8001310:	d002      	beq.n	8001318 <dwInteruptHandler+0x4c>
  {
    dwClearReceiveTimestampAvailableStatus(&device);
 8001312:	480e      	ldr	r0, [pc, #56]	; (800134c <dwInteruptHandler+0x80>)
 8001314:	f001 fede 	bl	80030d4 <dwClearReceiveTimestampAvailableStatus>
  }
  if (dwIsReceiveFailed(&device))
 8001318:	480c      	ldr	r0, [pc, #48]	; (800134c <dwInteruptHandler+0x80>)
 800131a:	f001 fe75 	bl	8003008 <dwIsReceiveFailed>
 800131e:	4603      	mov	r3, r0
 8001320:	2b00      	cmp	r3, #0
 8001322:	d005      	beq.n	8001330 <dwInteruptHandler+0x64>
  {
    dwClearReceiveStatus(&device);
 8001324:	4809      	ldr	r0, [pc, #36]	; (800134c <dwInteruptHandler+0x80>)
 8001326:	f001 fef1 	bl	800310c <dwClearReceiveStatus>
    dwRxSoftReset(&device);
 800132a:	4808      	ldr	r0, [pc, #32]	; (800134c <dwInteruptHandler+0x80>)
 800132c:	f000 ff04 	bl	8002138 <dwRxSoftReset>
  }
  if (dwIsReceiveTimeout(&device))
 8001330:	4806      	ldr	r0, [pc, #24]	; (800134c <dwInteruptHandler+0x80>)
 8001332:	f001 febf 	bl	80030b4 <dwIsReceiveTimeout>
 8001336:	4603      	mov	r3, r0
 8001338:	2b00      	cmp	r3, #0
 800133a:	d005      	beq.n	8001348 <dwInteruptHandler+0x7c>
  {
    dwClearReceiveStatus(&device);
 800133c:	4803      	ldr	r0, [pc, #12]	; (800134c <dwInteruptHandler+0x80>)
 800133e:	f001 fee5 	bl	800310c <dwClearReceiveStatus>
    dwRxSoftReset(&device);
 8001342:	4802      	ldr	r0, [pc, #8]	; (800134c <dwInteruptHandler+0x80>)
 8001344:	f000 fef8 	bl	8002138 <dwRxSoftReset>
  }
}
 8001348:	bf00      	nop
 800134a:	bd80      	pop	{r7, pc}
 800134c:	20000008 	.word	0x20000008
 8001350:	200003b5 	.word	0x200003b5
 8001354:	200003b6 	.word	0x200003b6

08001358 <clearAllFlag>:

void clearAllFlag(void)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	af00      	add	r7, sp, #0
  dwClearTransmitStatus(&device);
 800135c:	4803      	ldr	r0, [pc, #12]	; (800136c <clearAllFlag+0x14>)
 800135e:	f001 fee7 	bl	8003130 <dwClearTransmitStatus>
  dwClearReceiveStatus(&device);
 8001362:	4802      	ldr	r0, [pc, #8]	; (800136c <clearAllFlag+0x14>)
 8001364:	f001 fed2 	bl	800310c <dwClearReceiveStatus>
}
 8001368:	bf00      	nop
 800136a:	bd80      	pop	{r7, pc}
 800136c:	20000008 	.word	0x20000008

08001370 <log_data>:

void log_data(char *string)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	b082      	sub	sp, #8
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart1, (uint8_t *)string, strlen(string), 1000);
 8001378:	6878      	ldr	r0, [r7, #4]
 800137a:	f7fe fee9 	bl	8000150 <strlen>
 800137e:	4603      	mov	r3, r0
 8001380:	b29a      	uxth	r2, r3
 8001382:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001386:	6879      	ldr	r1, [r7, #4]
 8001388:	4803      	ldr	r0, [pc, #12]	; (8001398 <log_data+0x28>)
 800138a:	f004 fe03 	bl	8005f94 <HAL_UART_Transmit>
}
 800138e:	bf00      	nop
 8001390:	3708      	adds	r7, #8
 8001392:	46bd      	mov	sp, r7
 8001394:	bd80      	pop	{r7, pc}
 8001396:	bf00      	nop
 8001398:	20000414 	.word	0x20000414

0800139c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800139c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80013a0:	b08a      	sub	sp, #40	; 0x28
 80013a2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80013a4:	f002 ff28 	bl	80041f8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80013a8:	f000 f9b0 	bl	800170c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80013ac:	f7ff ff24 	bl	80011f8 <MX_GPIO_Init>
  MX_SPI1_Init();
 80013b0:	f000 f9f6 	bl	80017a0 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 80013b4:	f000 fbb0 	bl	8001b18 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  log_data("[ANCHOR START]\r\n");
 80013b8:	48a8      	ldr	r0, [pc, #672]	; (800165c <main+0x2c0>)
 80013ba:	f7ff ffd9 	bl	8001370 <log_data>
  // MAC80215_PACKET_INIT(txPacket, MAC802154_TYPE_DATA);
  // MAC80215_PACKET_INIT(rxPacket, MAC802154_TYPE_DATA);
  // init DW1000
  dwInit(&device);
 80013be:	48a8      	ldr	r0, [pc, #672]	; (8001660 <main+0x2c4>)
 80013c0:	f000 fd10 	bl	8001de4 <dwInit>
  if (dwConfigure(&device) == DW_ERROR_OK)
 80013c4:	48a6      	ldr	r0, [pc, #664]	; (8001660 <main+0x2c4>)
 80013c6:	f000 fd2f 	bl	8001e28 <dwConfigure>
 80013ca:	4603      	mov	r3, r0
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d10e      	bne.n	80013ee <main+0x52>
  {
    dwEnableAllLeds(&device);
 80013d0:	48a3      	ldr	r0, [pc, #652]	; (8001660 <main+0x2c4>)
 80013d2:	f000 fdfc 	bl	8001fce <dwEnableAllLeds>
  {
    log_data("[Configure failed]");
    while (1)
      ;
  }
  dwNewConfiguration(&device);
 80013d6:	48a2      	ldr	r0, [pc, #648]	; (8001660 <main+0x2c4>)
 80013d8:	f001 f98c 	bl	80026f4 <dwNewConfiguration>
  dwSetDefaults(&device);
 80013dc:	48a0      	ldr	r0, [pc, #640]	; (8001660 <main+0x2c4>)
 80013de:	f001 fb82 	bl	8002ae6 <dwSetDefaults>
  dwCommitConfiguration(&device);
 80013e2:	489f      	ldr	r0, [pc, #636]	; (8001660 <main+0x2c4>)
 80013e4:	f001 f9a0 	bl	8002728 <dwCommitConfiguration>
  clearAllFlag();
 80013e8:	f7ff ffb6 	bl	8001358 <clearAllFlag>
 80013ec:	e003      	b.n	80013f6 <main+0x5a>
    log_data("[Configure failed]");
 80013ee:	489d      	ldr	r0, [pc, #628]	; (8001664 <main+0x2c8>)
 80013f0:	f7ff ffbe 	bl	8001370 <log_data>
    while (1)
 80013f4:	e7fe      	b.n	80013f4 <main+0x58>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    //dwInteruptHandler();
    // init receive range
    if (initAck)
 80013f6:	4b9c      	ldr	r3, [pc, #624]	; (8001668 <main+0x2cc>)
 80013f8:	781b      	ldrb	r3, [r3, #0]
 80013fa:	b2db      	uxtb	r3, r3
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d027      	beq.n	8001450 <main+0xb4>
    {
      initAck = false;
 8001400:	4b99      	ldr	r3, [pc, #612]	; (8001668 <main+0x2cc>)
 8001402:	2200      	movs	r2, #0
 8001404:	701a      	strb	r2, [r3, #0]
      char buf[10] = {0};
 8001406:	2300      	movs	r3, #0
 8001408:	617b      	str	r3, [r7, #20]
 800140a:	f107 0318 	add.w	r3, r7, #24
 800140e:	2200      	movs	r2, #0
 8001410:	601a      	str	r2, [r3, #0]
 8001412:	809a      	strh	r2, [r3, #4]
      // sprintf(buf, "####SEQ: %ld\r\n", seq_mess);
      // log_data(buf);
      memset(&txPacket, 0, sizeof(txPacket));
 8001414:	2289      	movs	r2, #137	; 0x89
 8001416:	2100      	movs	r1, #0
 8001418:	4894      	ldr	r0, [pc, #592]	; (800166c <main+0x2d0>)
 800141a:	f005 fbd7 	bl	8006bcc <memset>
      memset(&rxPacket, 0, sizeof(rxPacket));
 800141e:	2289      	movs	r2, #137	; 0x89
 8001420:	2100      	movs	r1, #0
 8001422:	4893      	ldr	r0, [pc, #588]	; (8001670 <main+0x2d4>)
 8001424:	f005 fbd2 	bl	8006bcc <memset>
      dwNewReceive(&device);
 8001428:	488d      	ldr	r0, [pc, #564]	; (8001660 <main+0x2c4>)
 800142a:	f001 f8b9 	bl	80025a0 <dwNewReceive>
      dwSetDefaults(&device);
 800142e:	488c      	ldr	r0, [pc, #560]	; (8001660 <main+0x2c4>)
 8001430:	f001 fb59 	bl	8002ae6 <dwSetDefaults>
      dwStartReceive(&device);
 8001434:	488a      	ldr	r0, [pc, #552]	; (8001660 <main+0x2c4>)
 8001436:	f001 f8cb 	bl	80025d0 <dwStartReceive>
      do
      {
        dwReadSystemEventStatusRegister(&device);
 800143a:	4889      	ldr	r0, [pc, #548]	; (8001660 <main+0x2c4>)
 800143c:	f000 fecb 	bl	80021d6 <dwReadSystemEventStatusRegister>
      } while (!(device.sysstatus[1] & (((1 << RXDFR_BIT) | (1 << RXFCG_BIT)) >> 8)));
 8001440:	4b87      	ldr	r3, [pc, #540]	; (8001660 <main+0x2c4>)
 8001442:	7e9b      	ldrb	r3, [r3, #26]
 8001444:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8001448:	2b00      	cmp	r3, #0
 800144a:	d0f6      	beq.n	800143a <main+0x9e>
      dwInteruptHandler();
 800144c:	f7ff ff3e 	bl	80012cc <dwInteruptHandler>
    }

    if (recievedAck)
 8001450:	4b88      	ldr	r3, [pc, #544]	; (8001674 <main+0x2d8>)
 8001452:	781b      	ldrb	r3, [r3, #0]
 8001454:	b2db      	uxtb	r3, r3
 8001456:	2b00      	cmp	r3, #0
 8001458:	f000 80e1 	beq.w	800161e <main+0x282>
    {
      recievedAck = false;
 800145c:	4b85      	ldr	r3, [pc, #532]	; (8001674 <main+0x2d8>)
 800145e:	2200      	movs	r2, #0
 8001460:	701a      	strb	r2, [r3, #0]
      // log_data("RxCallback\r\n");
      dwTimestamp_t arival;
      // check data length
      int datalength = dwGetDataLength(&device);
 8001462:	487f      	ldr	r0, [pc, #508]	; (8001660 <main+0x2c4>)
 8001464:	f001 fbcc 	bl	8002c00 <dwGetDataLength>
 8001468:	4603      	mov	r3, r0
 800146a:	627b      	str	r3, [r7, #36]	; 0x24
      if (datalength == 0)
 800146c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800146e:	2b00      	cmp	r3, #0
 8001470:	d101      	bne.n	8001476 <main+0xda>
      {
        return 0;
 8001472:	2300      	movs	r3, #0
 8001474:	e13c      	b.n	80016f0 <main+0x354>
      }
      memset(&rxPacket, 0, sizeof(rxPacket));
 8001476:	2289      	movs	r2, #137	; 0x89
 8001478:	2100      	movs	r1, #0
 800147a:	487d      	ldr	r0, [pc, #500]	; (8001670 <main+0x2d4>)
 800147c:	f005 fba6 	bl	8006bcc <memset>

      // get data from tag and out in rxPacket
      dwGetData(&device, (uint8_t *)&rxPacket, datalength);
 8001480:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001482:	461a      	mov	r2, r3
 8001484:	497a      	ldr	r1, [pc, #488]	; (8001670 <main+0x2d4>)
 8001486:	4876      	ldr	r0, [pc, #472]	; (8001660 <main+0x2c4>)
 8001488:	f001 fbf2 	bl	8002c70 <dwGetData>
      // check address of anchor due to tag send
      // correct return 0
      if (memcmp(rxPacket.destAddress, anchorAddress, 2))
 800148c:	2202      	movs	r2, #2
 800148e:	497a      	ldr	r1, [pc, #488]	; (8001678 <main+0x2dc>)
 8001490:	487a      	ldr	r0, [pc, #488]	; (800167c <main+0x2e0>)
 8001492:	f005 fb7d 	bl	8006b90 <memcmp>
 8001496:	4603      	mov	r3, r0
 8001498:	2b00      	cmp	r3, #0
 800149a:	d00d      	beq.n	80014b8 <main+0x11c>
      {
        // wrong address and repeat receive
        log_data("error address\r\n");
 800149c:	4878      	ldr	r0, [pc, #480]	; (8001680 <main+0x2e4>)
 800149e:	f7ff ff67 	bl	8001370 <log_data>
        dwNewReceive(&device);
 80014a2:	486f      	ldr	r0, [pc, #444]	; (8001660 <main+0x2c4>)
 80014a4:	f001 f87c 	bl	80025a0 <dwNewReceive>
        dwSetDefaults(&device);
 80014a8:	486d      	ldr	r0, [pc, #436]	; (8001660 <main+0x2c4>)
 80014aa:	f001 fb1c 	bl	8002ae6 <dwSetDefaults>
        dwStartReceive(&device);
 80014ae:	486c      	ldr	r0, [pc, #432]	; (8001660 <main+0x2c4>)
 80014b0:	f001 f88e 	bl	80025d0 <dwStartReceive>
        return 0;
 80014b4:	2300      	movs	r3, #0
 80014b6:	e11b      	b.n	80016f0 <main+0x354>
      }
      else
      {
        // oke address
        switch (rxPacket.payload[TYPE])
 80014b8:	4b6d      	ldr	r3, [pc, #436]	; (8001670 <main+0x2d4>)
 80014ba:	7a5b      	ldrb	r3, [r3, #9]
 80014bc:	2b01      	cmp	r3, #1
 80014be:	d002      	beq.n	80014c6 <main+0x12a>
 80014c0:	2b03      	cmp	r3, #3
 80014c2:	d048      	beq.n	8001556 <main+0x1ba>
 80014c4:	e0ab      	b.n	800161e <main+0x282>
        {
        case POLL:
          // log_data("POLL\r\n");
          if (rxPacket.payload[SEQ] != 1) // 1
 80014c6:	4b6a      	ldr	r3, [pc, #424]	; (8001670 <main+0x2d4>)
 80014c8:	7a9b      	ldrb	r3, [r3, #10]
 80014ca:	2b01      	cmp	r3, #1
 80014cc:	d004      	beq.n	80014d8 <main+0x13c>
          {
            log_data("wrong sequence number\r\n");
 80014ce:	486d      	ldr	r0, [pc, #436]	; (8001684 <main+0x2e8>)
 80014d0:	f7ff ff4e 	bl	8001370 <log_data>
            return 0;
 80014d4:	2300      	movs	r3, #0
 80014d6:	e10b      	b.n	80016f0 <main+0x354>
          }
          dwGetReceiveTimestamp(&device, &arival);
 80014d8:	f107 0308 	add.w	r3, r7, #8
 80014dc:	4619      	mov	r1, r3
 80014de:	4860      	ldr	r0, [pc, #384]	; (8001660 <main+0x2c4>)
 80014e0:	f001 fbed 	bl	8002cbe <dwGetReceiveTimestamp>
          arival.timeFull -= ANTENNA_DELAY;
 80014e4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80014e8:	4967      	ldr	r1, [pc, #412]	; (8001688 <main+0x2ec>)
 80014ea:	1854      	adds	r4, r2, r1
 80014ec:	f143 35ff 	adc.w	r5, r3, #4294967295
 80014f0:	e9c7 4502 	strd	r4, r5, [r7, #8]
          poll_rx = arival;
 80014f4:	4b65      	ldr	r3, [pc, #404]	; (800168c <main+0x2f0>)
 80014f6:	461a      	mov	r2, r3
 80014f8:	f107 0308 	add.w	r3, r7, #8
 80014fc:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001500:	e882 0003 	stmia.w	r2, {r0, r1}

          txPacket.payload[TYPE] = ANSWER;
 8001504:	4b59      	ldr	r3, [pc, #356]	; (800166c <main+0x2d0>)
 8001506:	2202      	movs	r2, #2
 8001508:	725a      	strb	r2, [r3, #9]
          txPacket.payload[SEQ] = 2; // rxPacket.payload[SEQ] + 1; // 2
 800150a:	4b58      	ldr	r3, [pc, #352]	; (800166c <main+0x2d0>)
 800150c:	2202      	movs	r2, #2
 800150e:	729a      	strb	r2, [r3, #10]
 8001510:	4b5f      	ldr	r3, [pc, #380]	; (8001690 <main+0x2f4>)
 8001512:	881b      	ldrh	r3, [r3, #0]
          memcpy(txPacket.destAddress, tagBaseAddr, 2);
 8001514:	4a55      	ldr	r2, [pc, #340]	; (800166c <main+0x2d0>)
 8001516:	f8a2 3005 	strh.w	r3, [r2, #5]
 800151a:	4b57      	ldr	r3, [pc, #348]	; (8001678 <main+0x2dc>)
 800151c:	881b      	ldrh	r3, [r3, #0]
          memcpy(txPacket.sourceAddress, anchorAddress, 2);
 800151e:	4a53      	ldr	r2, [pc, #332]	; (800166c <main+0x2d0>)
 8001520:	f8a2 3007 	strh.w	r3, [r2, #7]
          dwNewTransmit(&device);
 8001524:	484e      	ldr	r0, [pc, #312]	; (8001660 <main+0x2c4>)
 8001526:	f001 f87f 	bl	8002628 <dwNewTransmit>
          dwSetDefaults(&device);
 800152a:	484d      	ldr	r0, [pc, #308]	; (8001660 <main+0x2c4>)
 800152c:	f001 fadb 	bl	8002ae6 <dwSetDefaults>
          dwSetData(&device, (uint8_t *)&txPacket, MAC802154_HEADER_LENGTH + 2);
 8001530:	220b      	movs	r2, #11
 8001532:	494e      	ldr	r1, [pc, #312]	; (800166c <main+0x2d0>)
 8001534:	484a      	ldr	r0, [pc, #296]	; (8001660 <main+0x2c4>)
 8001536:	f001 fb21 	bl	8002b7c <dwSetData>
          dwStartTransmit(&device);
 800153a:	4849      	ldr	r0, [pc, #292]	; (8001660 <main+0x2c4>)
 800153c:	f001 f88c 	bl	8002658 <dwStartTransmit>
          do
          {
            dwReadSystemEventStatusRegister(&device);
 8001540:	4847      	ldr	r0, [pc, #284]	; (8001660 <main+0x2c4>)
 8001542:	f000 fe48 	bl	80021d6 <dwReadSystemEventStatusRegister>
          } while (!(device.sysstatus[0] & (1 << TXFRS_BIT)));
 8001546:	4b46      	ldr	r3, [pc, #280]	; (8001660 <main+0x2c4>)
 8001548:	7e5b      	ldrb	r3, [r3, #25]
 800154a:	b25b      	sxtb	r3, r3
 800154c:	2b00      	cmp	r3, #0
 800154e:	daf7      	bge.n	8001540 <main+0x1a4>
          dwInteruptHandler();
 8001550:	f7ff febc 	bl	80012cc <dwInteruptHandler>
          break;
 8001554:	e063      	b.n	800161e <main+0x282>

        case FINAL:
          // log_data("FINAL\r\n");
          if (rxPacket.payload[SEQ] != 3) // 3
 8001556:	4b46      	ldr	r3, [pc, #280]	; (8001670 <main+0x2d4>)
 8001558:	7a9b      	ldrb	r3, [r3, #10]
 800155a:	2b03      	cmp	r3, #3
 800155c:	d004      	beq.n	8001568 <main+0x1cc>
          {
            log_data("wrong sequence number\r\n");
 800155e:	4849      	ldr	r0, [pc, #292]	; (8001684 <main+0x2e8>)
 8001560:	f7ff ff06 	bl	8001370 <log_data>
            return 0;
 8001564:	2300      	movs	r3, #0
 8001566:	e0c3      	b.n	80016f0 <main+0x354>
          }

          dwGetReceiveTimestamp(&device, &arival);
 8001568:	f107 0308 	add.w	r3, r7, #8
 800156c:	4619      	mov	r1, r3
 800156e:	483c      	ldr	r0, [pc, #240]	; (8001660 <main+0x2c4>)
 8001570:	f001 fba5 	bl	8002cbe <dwGetReceiveTimestamp>
          arival.timeFull -= ANTENNA_DELAY;
 8001574:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001578:	4943      	ldr	r1, [pc, #268]	; (8001688 <main+0x2ec>)
 800157a:	eb12 0801 	adds.w	r8, r2, r1
 800157e:	f143 39ff 	adc.w	r9, r3, #4294967295
 8001582:	e9c7 8902 	strd	r8, r9, [r7, #8]
          final_rx = arival;
 8001586:	4b43      	ldr	r3, [pc, #268]	; (8001694 <main+0x2f8>)
 8001588:	461a      	mov	r2, r3
 800158a:	f107 0308 	add.w	r3, r7, #8
 800158e:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001592:	e882 0003 	stmia.w	r2, {r0, r1}

          memset(&txPacket, 0, sizeof(txPacket));
 8001596:	2289      	movs	r2, #137	; 0x89
 8001598:	2100      	movs	r1, #0
 800159a:	4834      	ldr	r0, [pc, #208]	; (800166c <main+0x2d0>)
 800159c:	f005 fb16 	bl	8006bcc <memset>

          reportPayload_t *reportmess = (reportPayload_t *)(txPacket.payload + 2);
 80015a0:	4b3d      	ldr	r3, [pc, #244]	; (8001698 <main+0x2fc>)
 80015a2:	623b      	str	r3, [r7, #32]

          txPacket.payload[TYPE] = REPORT;
 80015a4:	4b31      	ldr	r3, [pc, #196]	; (800166c <main+0x2d0>)
 80015a6:	2204      	movs	r2, #4
 80015a8:	725a      	strb	r2, [r3, #9]
          txPacket.payload[SEQ] = 4; // rxPacket.payload[SEQ] + 1; // 4
 80015aa:	4b30      	ldr	r3, [pc, #192]	; (800166c <main+0x2d0>)
 80015ac:	2204      	movs	r2, #4
 80015ae:	729a      	strb	r2, [r3, #10]
 80015b0:	4b37      	ldr	r3, [pc, #220]	; (8001690 <main+0x2f4>)
 80015b2:	881b      	ldrh	r3, [r3, #0]
          memcpy(txPacket.destAddress, tagBaseAddr, 2);
 80015b4:	4a2d      	ldr	r2, [pc, #180]	; (800166c <main+0x2d0>)
 80015b6:	f8a2 3005 	strh.w	r3, [r2, #5]
 80015ba:	4b2f      	ldr	r3, [pc, #188]	; (8001678 <main+0x2dc>)
 80015bc:	881b      	ldrh	r3, [r3, #0]
          memcpy(txPacket.sourceAddress, anchorAddress, 2);
 80015be:	4a2b      	ldr	r2, [pc, #172]	; (800166c <main+0x2d0>)
 80015c0:	f8a2 3007 	strh.w	r3, [r2, #7]
          memcpy(&reportmess->pollRx, &poll_rx, 5);
 80015c4:	6a3b      	ldr	r3, [r7, #32]
 80015c6:	2205      	movs	r2, #5
 80015c8:	4930      	ldr	r1, [pc, #192]	; (800168c <main+0x2f0>)
 80015ca:	4618      	mov	r0, r3
 80015cc:	f005 faf0 	bl	8006bb0 <memcpy>
          memcpy(&reportmess->answerTx, &answer_tx, 5);
 80015d0:	6a3b      	ldr	r3, [r7, #32]
 80015d2:	3305      	adds	r3, #5
 80015d4:	2205      	movs	r2, #5
 80015d6:	4931      	ldr	r1, [pc, #196]	; (800169c <main+0x300>)
 80015d8:	4618      	mov	r0, r3
 80015da:	f005 fae9 	bl	8006bb0 <memcpy>
          memcpy(&reportmess->finalRx, &final_rx, 5);
 80015de:	6a3b      	ldr	r3, [r7, #32]
 80015e0:	330a      	adds	r3, #10
 80015e2:	2205      	movs	r2, #5
 80015e4:	492b      	ldr	r1, [pc, #172]	; (8001694 <main+0x2f8>)
 80015e6:	4618      	mov	r0, r3
 80015e8:	f005 fae2 	bl	8006bb0 <memcpy>
          dwNewTransmit(&device);
 80015ec:	481c      	ldr	r0, [pc, #112]	; (8001660 <main+0x2c4>)
 80015ee:	f001 f81b 	bl	8002628 <dwNewTransmit>
          dwSetDefaults(&device);
 80015f2:	481b      	ldr	r0, [pc, #108]	; (8001660 <main+0x2c4>)
 80015f4:	f001 fa77 	bl	8002ae6 <dwSetDefaults>
          dwSetData(&device, (uint8_t *)&txPacket, MAC802154_HEADER_LENGTH + 2 + sizeof(reportPayload_t));
 80015f8:	221a      	movs	r2, #26
 80015fa:	491c      	ldr	r1, [pc, #112]	; (800166c <main+0x2d0>)
 80015fc:	4818      	ldr	r0, [pc, #96]	; (8001660 <main+0x2c4>)
 80015fe:	f001 fabd 	bl	8002b7c <dwSetData>
          dwStartTransmit(&device);
 8001602:	4817      	ldr	r0, [pc, #92]	; (8001660 <main+0x2c4>)
 8001604:	f001 f828 	bl	8002658 <dwStartTransmit>
          do
          {
            dwReadSystemEventStatusRegister(&device);
 8001608:	4815      	ldr	r0, [pc, #84]	; (8001660 <main+0x2c4>)
 800160a:	f000 fde4 	bl	80021d6 <dwReadSystemEventStatusRegister>
          } while (!(device.sysstatus[0] & (1 << TXFRS_BIT)));
 800160e:	4b14      	ldr	r3, [pc, #80]	; (8001660 <main+0x2c4>)
 8001610:	7e5b      	ldrb	r3, [r3, #25]
 8001612:	b25b      	sxtb	r3, r3
 8001614:	2b00      	cmp	r3, #0
 8001616:	daf7      	bge.n	8001608 <main+0x26c>
          dwInteruptHandler();
 8001618:	f7ff fe58 	bl	80012cc <dwInteruptHandler>
          break;
 800161c:	bf00      	nop
        }
      }
    }

    if (sentAck)
 800161e:	4b20      	ldr	r3, [pc, #128]	; (80016a0 <main+0x304>)
 8001620:	781b      	ldrb	r3, [r3, #0]
 8001622:	b2db      	uxtb	r3, r3
 8001624:	2b00      	cmp	r3, #0
 8001626:	f43f aee6 	beq.w	80013f6 <main+0x5a>
    {
      sentAck = false;
 800162a:	4b1d      	ldr	r3, [pc, #116]	; (80016a0 <main+0x304>)
 800162c:	2200      	movs	r2, #0
 800162e:	701a      	strb	r2, [r3, #0]
      dwTimestamp_t departure;
      dwGetTransmitTimestamp(&device, &departure);
 8001630:	463b      	mov	r3, r7
 8001632:	4619      	mov	r1, r3
 8001634:	480a      	ldr	r0, [pc, #40]	; (8001660 <main+0x2c4>)
 8001636:	f001 fb31 	bl	8002c9c <dwGetTransmitTimestamp>
      departure.timeFull += ANTENNA_DELAY;
 800163a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800163e:	f244 015b 	movw	r1, #16475	; 0x405b
 8001642:	eb12 0a01 	adds.w	sl, r2, r1
 8001646:	f143 0b00 	adc.w	fp, r3, #0
 800164a:	e9c7 ab00 	strd	sl, fp, [r7]
      // log_data("TxCallback\r\n");
      switch (txPacket.payload[TYPE])
 800164e:	4b07      	ldr	r3, [pc, #28]	; (800166c <main+0x2d0>)
 8001650:	7a5b      	ldrb	r3, [r3, #9]
 8001652:	2b02      	cmp	r3, #2
 8001654:	d026      	beq.n	80016a4 <main+0x308>
 8001656:	2b04      	cmp	r3, #4
 8001658:	d040      	beq.n	80016dc <main+0x340>
 800165a:	e048      	b.n	80016ee <main+0x352>
 800165c:	0800b778 	.word	0x0800b778
 8001660:	20000008 	.word	0x20000008
 8001664:	0800b78c 	.word	0x0800b78c
 8001668:	2000006c 	.word	0x2000006c
 800166c:	2000032c 	.word	0x2000032c
 8001670:	200002a0 	.word	0x200002a0
 8001674:	200003b6 	.word	0x200003b6
 8001678:	20000064 	.word	0x20000064
 800167c:	200002a5 	.word	0x200002a5
 8001680:	0800b7a0 	.word	0x0800b7a0
 8001684:	0800b7b0 	.word	0x0800b7b0
 8001688:	ffffbfa5 	.word	0xffffbfa5
 800168c:	20000288 	.word	0x20000288
 8001690:	20000060 	.word	0x20000060
 8001694:	20000298 	.word	0x20000298
 8001698:	20000337 	.word	0x20000337
 800169c:	20000290 	.word	0x20000290
 80016a0:	200003b5 	.word	0x200003b5
      {
      case ANSWER:
        // log_data("ANSWER\r\n");
        answer_tx = departure;
 80016a4:	4b15      	ldr	r3, [pc, #84]	; (80016fc <main+0x360>)
 80016a6:	461a      	mov	r2, r3
 80016a8:	463b      	mov	r3, r7
 80016aa:	e893 0003 	ldmia.w	r3, {r0, r1}
 80016ae:	e882 0003 	stmia.w	r2, {r0, r1}
        //receive Final 
        dwNewReceive(&device);
 80016b2:	4813      	ldr	r0, [pc, #76]	; (8001700 <main+0x364>)
 80016b4:	f000 ff74 	bl	80025a0 <dwNewReceive>
        dwSetDefaults(&device);
 80016b8:	4811      	ldr	r0, [pc, #68]	; (8001700 <main+0x364>)
 80016ba:	f001 fa14 	bl	8002ae6 <dwSetDefaults>
        dwStartReceive(&device);
 80016be:	4810      	ldr	r0, [pc, #64]	; (8001700 <main+0x364>)
 80016c0:	f000 ff86 	bl	80025d0 <dwStartReceive>
        do
        {
          dwReadSystemEventStatusRegister(&device);
 80016c4:	480e      	ldr	r0, [pc, #56]	; (8001700 <main+0x364>)
 80016c6:	f000 fd86 	bl	80021d6 <dwReadSystemEventStatusRegister>
        } while (!(device.sysstatus[1] & (((1 << RXDFR_BIT) | (1 << RXFCG_BIT)) >> 8)));
 80016ca:	4b0d      	ldr	r3, [pc, #52]	; (8001700 <main+0x364>)
 80016cc:	7e9b      	ldrb	r3, [r3, #26]
 80016ce:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d0f6      	beq.n	80016c4 <main+0x328>
        dwInteruptHandler();
 80016d6:	f7ff fdf9 	bl	80012cc <dwInteruptHandler>
        break;
 80016da:	e008      	b.n	80016ee <main+0x352>
      case REPORT:
        // log_data("REPORT\r\n");
        // curr_seq = 1;
        seq_mess++;
 80016dc:	4b09      	ldr	r3, [pc, #36]	; (8001704 <main+0x368>)
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	3301      	adds	r3, #1
 80016e2:	4a08      	ldr	r2, [pc, #32]	; (8001704 <main+0x368>)
 80016e4:	6013      	str	r3, [r2, #0]
        initAck = true;
 80016e6:	4b08      	ldr	r3, [pc, #32]	; (8001708 <main+0x36c>)
 80016e8:	2201      	movs	r2, #1
 80016ea:	701a      	strb	r2, [r3, #0]
        break;
 80016ec:	bf00      	nop
    if (initAck)
 80016ee:	e682      	b.n	80013f6 <main+0x5a>
      //       dwSetReceiveWaitTimeout(&device, RX_TIMEOUT);
      // dwWriteSystemConfigurationRegister(&device);
    }
  }
  /* USER CODE END 3 */
}
 80016f0:	4618      	mov	r0, r3
 80016f2:	3728      	adds	r7, #40	; 0x28
 80016f4:	46bd      	mov	sp, r7
 80016f6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80016fa:	bf00      	nop
 80016fc:	20000290 	.word	0x20000290
 8001700:	20000008 	.word	0x20000008
 8001704:	20000000 	.word	0x20000000
 8001708:	2000006c 	.word	0x2000006c

0800170c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	b090      	sub	sp, #64	; 0x40
 8001710:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001712:	f107 0318 	add.w	r3, r7, #24
 8001716:	2228      	movs	r2, #40	; 0x28
 8001718:	2100      	movs	r1, #0
 800171a:	4618      	mov	r0, r3
 800171c:	f005 fa56 	bl	8006bcc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001720:	1d3b      	adds	r3, r7, #4
 8001722:	2200      	movs	r2, #0
 8001724:	601a      	str	r2, [r3, #0]
 8001726:	605a      	str	r2, [r3, #4]
 8001728:	609a      	str	r2, [r3, #8]
 800172a:	60da      	str	r2, [r3, #12]
 800172c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800172e:	2301      	movs	r3, #1
 8001730:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001732:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001736:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001738:	2300      	movs	r3, #0
 800173a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800173c:	2301      	movs	r3, #1
 800173e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001740:	2302      	movs	r3, #2
 8001742:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001744:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001748:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800174a:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800174e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001750:	f107 0318 	add.w	r3, r7, #24
 8001754:	4618      	mov	r0, r3
 8001756:	f003 f931 	bl	80049bc <HAL_RCC_OscConfig>
 800175a:	4603      	mov	r3, r0
 800175c:	2b00      	cmp	r3, #0
 800175e:	d001      	beq.n	8001764 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001760:	f000 f819 	bl	8001796 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001764:	230f      	movs	r3, #15
 8001766:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001768:	2302      	movs	r3, #2
 800176a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800176c:	2300      	movs	r3, #0
 800176e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001770:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001774:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001776:	2300      	movs	r3, #0
 8001778:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800177a:	1d3b      	adds	r3, r7, #4
 800177c:	2102      	movs	r1, #2
 800177e:	4618      	mov	r0, r3
 8001780:	f003 fb9e 	bl	8004ec0 <HAL_RCC_ClockConfig>
 8001784:	4603      	mov	r3, r0
 8001786:	2b00      	cmp	r3, #0
 8001788:	d001      	beq.n	800178e <SystemClock_Config+0x82>
  {
    Error_Handler();
 800178a:	f000 f804 	bl	8001796 <Error_Handler>
  }
}
 800178e:	bf00      	nop
 8001790:	3740      	adds	r7, #64	; 0x40
 8001792:	46bd      	mov	sp, r7
 8001794:	bd80      	pop	{r7, pc}

08001796 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001796:	b480      	push	{r7}
 8001798:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800179a:	b672      	cpsid	i
}
 800179c:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800179e:	e7fe      	b.n	800179e <Error_Handler+0x8>

080017a0 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80017a4:	4b17      	ldr	r3, [pc, #92]	; (8001804 <MX_SPI1_Init+0x64>)
 80017a6:	4a18      	ldr	r2, [pc, #96]	; (8001808 <MX_SPI1_Init+0x68>)
 80017a8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80017aa:	4b16      	ldr	r3, [pc, #88]	; (8001804 <MX_SPI1_Init+0x64>)
 80017ac:	f44f 7282 	mov.w	r2, #260	; 0x104
 80017b0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80017b2:	4b14      	ldr	r3, [pc, #80]	; (8001804 <MX_SPI1_Init+0x64>)
 80017b4:	2200      	movs	r2, #0
 80017b6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80017b8:	4b12      	ldr	r3, [pc, #72]	; (8001804 <MX_SPI1_Init+0x64>)
 80017ba:	2200      	movs	r2, #0
 80017bc:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80017be:	4b11      	ldr	r3, [pc, #68]	; (8001804 <MX_SPI1_Init+0x64>)
 80017c0:	2200      	movs	r2, #0
 80017c2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80017c4:	4b0f      	ldr	r3, [pc, #60]	; (8001804 <MX_SPI1_Init+0x64>)
 80017c6:	2200      	movs	r2, #0
 80017c8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80017ca:	4b0e      	ldr	r3, [pc, #56]	; (8001804 <MX_SPI1_Init+0x64>)
 80017cc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80017d0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80017d2:	4b0c      	ldr	r3, [pc, #48]	; (8001804 <MX_SPI1_Init+0x64>)
 80017d4:	2208      	movs	r2, #8
 80017d6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80017d8:	4b0a      	ldr	r3, [pc, #40]	; (8001804 <MX_SPI1_Init+0x64>)
 80017da:	2200      	movs	r2, #0
 80017dc:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80017de:	4b09      	ldr	r3, [pc, #36]	; (8001804 <MX_SPI1_Init+0x64>)
 80017e0:	2200      	movs	r2, #0
 80017e2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80017e4:	4b07      	ldr	r3, [pc, #28]	; (8001804 <MX_SPI1_Init+0x64>)
 80017e6:	2200      	movs	r2, #0
 80017e8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80017ea:	4b06      	ldr	r3, [pc, #24]	; (8001804 <MX_SPI1_Init+0x64>)
 80017ec:	220a      	movs	r2, #10
 80017ee:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80017f0:	4804      	ldr	r0, [pc, #16]	; (8001804 <MX_SPI1_Init+0x64>)
 80017f2:	f003 fcf3 	bl	80051dc <HAL_SPI_Init>
 80017f6:	4603      	mov	r3, r0
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d001      	beq.n	8001800 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80017fc:	f7ff ffcb 	bl	8001796 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001800:	bf00      	nop
 8001802:	bd80      	pop	{r7, pc}
 8001804:	200003b8 	.word	0x200003b8
 8001808:	40013000 	.word	0x40013000

0800180c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	b088      	sub	sp, #32
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001814:	f107 0310 	add.w	r3, r7, #16
 8001818:	2200      	movs	r2, #0
 800181a:	601a      	str	r2, [r3, #0]
 800181c:	605a      	str	r2, [r3, #4]
 800181e:	609a      	str	r2, [r3, #8]
 8001820:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	4a1f      	ldr	r2, [pc, #124]	; (80018a4 <HAL_SPI_MspInit+0x98>)
 8001828:	4293      	cmp	r3, r2
 800182a:	d137      	bne.n	800189c <HAL_SPI_MspInit+0x90>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800182c:	4b1e      	ldr	r3, [pc, #120]	; (80018a8 <HAL_SPI_MspInit+0x9c>)
 800182e:	699b      	ldr	r3, [r3, #24]
 8001830:	4a1d      	ldr	r2, [pc, #116]	; (80018a8 <HAL_SPI_MspInit+0x9c>)
 8001832:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001836:	6193      	str	r3, [r2, #24]
 8001838:	4b1b      	ldr	r3, [pc, #108]	; (80018a8 <HAL_SPI_MspInit+0x9c>)
 800183a:	699b      	ldr	r3, [r3, #24]
 800183c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001840:	60fb      	str	r3, [r7, #12]
 8001842:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001844:	4b18      	ldr	r3, [pc, #96]	; (80018a8 <HAL_SPI_MspInit+0x9c>)
 8001846:	699b      	ldr	r3, [r3, #24]
 8001848:	4a17      	ldr	r2, [pc, #92]	; (80018a8 <HAL_SPI_MspInit+0x9c>)
 800184a:	f043 0304 	orr.w	r3, r3, #4
 800184e:	6193      	str	r3, [r2, #24]
 8001850:	4b15      	ldr	r3, [pc, #84]	; (80018a8 <HAL_SPI_MspInit+0x9c>)
 8001852:	699b      	ldr	r3, [r3, #24]
 8001854:	f003 0304 	and.w	r3, r3, #4
 8001858:	60bb      	str	r3, [r7, #8]
 800185a:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 800185c:	23a0      	movs	r3, #160	; 0xa0
 800185e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001860:	2302      	movs	r3, #2
 8001862:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001864:	2303      	movs	r3, #3
 8001866:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001868:	f107 0310 	add.w	r3, r7, #16
 800186c:	4619      	mov	r1, r3
 800186e:	480f      	ldr	r0, [pc, #60]	; (80018ac <HAL_SPI_MspInit+0xa0>)
 8001870:	f002 ff08 	bl	8004684 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001874:	2340      	movs	r3, #64	; 0x40
 8001876:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001878:	2300      	movs	r3, #0
 800187a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800187c:	2300      	movs	r3, #0
 800187e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001880:	f107 0310 	add.w	r3, r7, #16
 8001884:	4619      	mov	r1, r3
 8001886:	4809      	ldr	r0, [pc, #36]	; (80018ac <HAL_SPI_MspInit+0xa0>)
 8001888:	f002 fefc 	bl	8004684 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 800188c:	2200      	movs	r2, #0
 800188e:	2100      	movs	r1, #0
 8001890:	2023      	movs	r0, #35	; 0x23
 8001892:	f002 fe0e 	bl	80044b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8001896:	2023      	movs	r0, #35	; 0x23
 8001898:	f002 fe27 	bl	80044ea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 800189c:	bf00      	nop
 800189e:	3720      	adds	r7, #32
 80018a0:	46bd      	mov	sp, r7
 80018a2:	bd80      	pop	{r7, pc}
 80018a4:	40013000 	.word	0x40013000
 80018a8:	40021000 	.word	0x40021000
 80018ac:	40010800 	.word	0x40010800

080018b0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80018b0:	b480      	push	{r7}
 80018b2:	b085      	sub	sp, #20
 80018b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80018b6:	4b15      	ldr	r3, [pc, #84]	; (800190c <HAL_MspInit+0x5c>)
 80018b8:	699b      	ldr	r3, [r3, #24]
 80018ba:	4a14      	ldr	r2, [pc, #80]	; (800190c <HAL_MspInit+0x5c>)
 80018bc:	f043 0301 	orr.w	r3, r3, #1
 80018c0:	6193      	str	r3, [r2, #24]
 80018c2:	4b12      	ldr	r3, [pc, #72]	; (800190c <HAL_MspInit+0x5c>)
 80018c4:	699b      	ldr	r3, [r3, #24]
 80018c6:	f003 0301 	and.w	r3, r3, #1
 80018ca:	60bb      	str	r3, [r7, #8]
 80018cc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80018ce:	4b0f      	ldr	r3, [pc, #60]	; (800190c <HAL_MspInit+0x5c>)
 80018d0:	69db      	ldr	r3, [r3, #28]
 80018d2:	4a0e      	ldr	r2, [pc, #56]	; (800190c <HAL_MspInit+0x5c>)
 80018d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018d8:	61d3      	str	r3, [r2, #28]
 80018da:	4b0c      	ldr	r3, [pc, #48]	; (800190c <HAL_MspInit+0x5c>)
 80018dc:	69db      	ldr	r3, [r3, #28]
 80018de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018e2:	607b      	str	r3, [r7, #4]
 80018e4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80018e6:	4b0a      	ldr	r3, [pc, #40]	; (8001910 <HAL_MspInit+0x60>)
 80018e8:	685b      	ldr	r3, [r3, #4]
 80018ea:	60fb      	str	r3, [r7, #12]
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80018f2:	60fb      	str	r3, [r7, #12]
 80018f4:	68fb      	ldr	r3, [r7, #12]
 80018f6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80018fa:	60fb      	str	r3, [r7, #12]
 80018fc:	4a04      	ldr	r2, [pc, #16]	; (8001910 <HAL_MspInit+0x60>)
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001902:	bf00      	nop
 8001904:	3714      	adds	r7, #20
 8001906:	46bd      	mov	sp, r7
 8001908:	bc80      	pop	{r7}
 800190a:	4770      	bx	lr
 800190c:	40021000 	.word	0x40021000
 8001910:	40010000 	.word	0x40010000

08001914 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001914:	b480      	push	{r7}
 8001916:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001918:	e7fe      	b.n	8001918 <NMI_Handler+0x4>

0800191a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800191a:	b480      	push	{r7}
 800191c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800191e:	e7fe      	b.n	800191e <HardFault_Handler+0x4>

08001920 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001920:	b480      	push	{r7}
 8001922:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001924:	e7fe      	b.n	8001924 <MemManage_Handler+0x4>

08001926 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001926:	b480      	push	{r7}
 8001928:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800192a:	e7fe      	b.n	800192a <BusFault_Handler+0x4>

0800192c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800192c:	b480      	push	{r7}
 800192e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001930:	e7fe      	b.n	8001930 <UsageFault_Handler+0x4>

08001932 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001932:	b480      	push	{r7}
 8001934:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001936:	bf00      	nop
 8001938:	46bd      	mov	sp, r7
 800193a:	bc80      	pop	{r7}
 800193c:	4770      	bx	lr

0800193e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800193e:	b480      	push	{r7}
 8001940:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001942:	bf00      	nop
 8001944:	46bd      	mov	sp, r7
 8001946:	bc80      	pop	{r7}
 8001948:	4770      	bx	lr

0800194a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800194a:	b480      	push	{r7}
 800194c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800194e:	bf00      	nop
 8001950:	46bd      	mov	sp, r7
 8001952:	bc80      	pop	{r7}
 8001954:	4770      	bx	lr

08001956 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001956:	b580      	push	{r7, lr}
 8001958:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800195a:	f002 fc93 	bl	8004284 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800195e:	bf00      	nop
 8001960:	bd80      	pop	{r7, pc}
	...

08001964 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8001968:	4802      	ldr	r0, [pc, #8]	; (8001974 <SPI1_IRQHandler+0x10>)
 800196a:	f004 f8c7 	bl	8005afc <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 800196e:	bf00      	nop
 8001970:	bd80      	pop	{r7, pc}
 8001972:	bf00      	nop
 8001974:	200003b8 	.word	0x200003b8

08001978 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800197c:	4802      	ldr	r0, [pc, #8]	; (8001988 <USART1_IRQHandler+0x10>)
 800197e:	f004 fb8d 	bl	800609c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001982:	bf00      	nop
 8001984:	bd80      	pop	{r7, pc}
 8001986:	bf00      	nop
 8001988:	20000414 	.word	0x20000414

0800198c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800198c:	b480      	push	{r7}
 800198e:	af00      	add	r7, sp, #0
  return 1;
 8001990:	2301      	movs	r3, #1
}
 8001992:	4618      	mov	r0, r3
 8001994:	46bd      	mov	sp, r7
 8001996:	bc80      	pop	{r7}
 8001998:	4770      	bx	lr

0800199a <_kill>:

int _kill(int pid, int sig)
{
 800199a:	b580      	push	{r7, lr}
 800199c:	b082      	sub	sp, #8
 800199e:	af00      	add	r7, sp, #0
 80019a0:	6078      	str	r0, [r7, #4]
 80019a2:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80019a4:	f005 f8ca 	bl	8006b3c <__errno>
 80019a8:	4603      	mov	r3, r0
 80019aa:	2216      	movs	r2, #22
 80019ac:	601a      	str	r2, [r3, #0]
  return -1;
 80019ae:	f04f 33ff 	mov.w	r3, #4294967295
}
 80019b2:	4618      	mov	r0, r3
 80019b4:	3708      	adds	r7, #8
 80019b6:	46bd      	mov	sp, r7
 80019b8:	bd80      	pop	{r7, pc}

080019ba <_exit>:

void _exit (int status)
{
 80019ba:	b580      	push	{r7, lr}
 80019bc:	b082      	sub	sp, #8
 80019be:	af00      	add	r7, sp, #0
 80019c0:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80019c2:	f04f 31ff 	mov.w	r1, #4294967295
 80019c6:	6878      	ldr	r0, [r7, #4]
 80019c8:	f7ff ffe7 	bl	800199a <_kill>
  while (1) {}    /* Make sure we hang here */
 80019cc:	e7fe      	b.n	80019cc <_exit+0x12>

080019ce <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80019ce:	b580      	push	{r7, lr}
 80019d0:	b086      	sub	sp, #24
 80019d2:	af00      	add	r7, sp, #0
 80019d4:	60f8      	str	r0, [r7, #12]
 80019d6:	60b9      	str	r1, [r7, #8]
 80019d8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019da:	2300      	movs	r3, #0
 80019dc:	617b      	str	r3, [r7, #20]
 80019de:	e00a      	b.n	80019f6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80019e0:	f3af 8000 	nop.w
 80019e4:	4601      	mov	r1, r0
 80019e6:	68bb      	ldr	r3, [r7, #8]
 80019e8:	1c5a      	adds	r2, r3, #1
 80019ea:	60ba      	str	r2, [r7, #8]
 80019ec:	b2ca      	uxtb	r2, r1
 80019ee:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019f0:	697b      	ldr	r3, [r7, #20]
 80019f2:	3301      	adds	r3, #1
 80019f4:	617b      	str	r3, [r7, #20]
 80019f6:	697a      	ldr	r2, [r7, #20]
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	429a      	cmp	r2, r3
 80019fc:	dbf0      	blt.n	80019e0 <_read+0x12>
  }

  return len;
 80019fe:	687b      	ldr	r3, [r7, #4]
}
 8001a00:	4618      	mov	r0, r3
 8001a02:	3718      	adds	r7, #24
 8001a04:	46bd      	mov	sp, r7
 8001a06:	bd80      	pop	{r7, pc}

08001a08 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b086      	sub	sp, #24
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	60f8      	str	r0, [r7, #12]
 8001a10:	60b9      	str	r1, [r7, #8]
 8001a12:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a14:	2300      	movs	r3, #0
 8001a16:	617b      	str	r3, [r7, #20]
 8001a18:	e009      	b.n	8001a2e <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001a1a:	68bb      	ldr	r3, [r7, #8]
 8001a1c:	1c5a      	adds	r2, r3, #1
 8001a1e:	60ba      	str	r2, [r7, #8]
 8001a20:	781b      	ldrb	r3, [r3, #0]
 8001a22:	4618      	mov	r0, r3
 8001a24:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a28:	697b      	ldr	r3, [r7, #20]
 8001a2a:	3301      	adds	r3, #1
 8001a2c:	617b      	str	r3, [r7, #20]
 8001a2e:	697a      	ldr	r2, [r7, #20]
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	429a      	cmp	r2, r3
 8001a34:	dbf1      	blt.n	8001a1a <_write+0x12>
  }
  return len;
 8001a36:	687b      	ldr	r3, [r7, #4]
}
 8001a38:	4618      	mov	r0, r3
 8001a3a:	3718      	adds	r7, #24
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	bd80      	pop	{r7, pc}

08001a40 <_close>:

int _close(int file)
{
 8001a40:	b480      	push	{r7}
 8001a42:	b083      	sub	sp, #12
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001a48:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	370c      	adds	r7, #12
 8001a50:	46bd      	mov	sp, r7
 8001a52:	bc80      	pop	{r7}
 8001a54:	4770      	bx	lr

08001a56 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001a56:	b480      	push	{r7}
 8001a58:	b083      	sub	sp, #12
 8001a5a:	af00      	add	r7, sp, #0
 8001a5c:	6078      	str	r0, [r7, #4]
 8001a5e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001a60:	683b      	ldr	r3, [r7, #0]
 8001a62:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001a66:	605a      	str	r2, [r3, #4]
  return 0;
 8001a68:	2300      	movs	r3, #0
}
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	370c      	adds	r7, #12
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bc80      	pop	{r7}
 8001a72:	4770      	bx	lr

08001a74 <_isatty>:

int _isatty(int file)
{
 8001a74:	b480      	push	{r7}
 8001a76:	b083      	sub	sp, #12
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001a7c:	2301      	movs	r3, #1
}
 8001a7e:	4618      	mov	r0, r3
 8001a80:	370c      	adds	r7, #12
 8001a82:	46bd      	mov	sp, r7
 8001a84:	bc80      	pop	{r7}
 8001a86:	4770      	bx	lr

08001a88 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001a88:	b480      	push	{r7}
 8001a8a:	b085      	sub	sp, #20
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	60f8      	str	r0, [r7, #12]
 8001a90:	60b9      	str	r1, [r7, #8]
 8001a92:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001a94:	2300      	movs	r3, #0
}
 8001a96:	4618      	mov	r0, r3
 8001a98:	3714      	adds	r7, #20
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	bc80      	pop	{r7}
 8001a9e:	4770      	bx	lr

08001aa0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b086      	sub	sp, #24
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001aa8:	4a14      	ldr	r2, [pc, #80]	; (8001afc <_sbrk+0x5c>)
 8001aaa:	4b15      	ldr	r3, [pc, #84]	; (8001b00 <_sbrk+0x60>)
 8001aac:	1ad3      	subs	r3, r2, r3
 8001aae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ab0:	697b      	ldr	r3, [r7, #20]
 8001ab2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ab4:	4b13      	ldr	r3, [pc, #76]	; (8001b04 <_sbrk+0x64>)
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d102      	bne.n	8001ac2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001abc:	4b11      	ldr	r3, [pc, #68]	; (8001b04 <_sbrk+0x64>)
 8001abe:	4a12      	ldr	r2, [pc, #72]	; (8001b08 <_sbrk+0x68>)
 8001ac0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001ac2:	4b10      	ldr	r3, [pc, #64]	; (8001b04 <_sbrk+0x64>)
 8001ac4:	681a      	ldr	r2, [r3, #0]
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	4413      	add	r3, r2
 8001aca:	693a      	ldr	r2, [r7, #16]
 8001acc:	429a      	cmp	r2, r3
 8001ace:	d207      	bcs.n	8001ae0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ad0:	f005 f834 	bl	8006b3c <__errno>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	220c      	movs	r2, #12
 8001ad8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001ada:	f04f 33ff 	mov.w	r3, #4294967295
 8001ade:	e009      	b.n	8001af4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ae0:	4b08      	ldr	r3, [pc, #32]	; (8001b04 <_sbrk+0x64>)
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001ae6:	4b07      	ldr	r3, [pc, #28]	; (8001b04 <_sbrk+0x64>)
 8001ae8:	681a      	ldr	r2, [r3, #0]
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	4413      	add	r3, r2
 8001aee:	4a05      	ldr	r2, [pc, #20]	; (8001b04 <_sbrk+0x64>)
 8001af0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001af2:	68fb      	ldr	r3, [r7, #12]
}
 8001af4:	4618      	mov	r0, r3
 8001af6:	3718      	adds	r7, #24
 8001af8:	46bd      	mov	sp, r7
 8001afa:	bd80      	pop	{r7, pc}
 8001afc:	20005000 	.word	0x20005000
 8001b00:	00000400 	.word	0x00000400
 8001b04:	20000410 	.word	0x20000410
 8001b08:	200004f0 	.word	0x200004f0

08001b0c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001b0c:	b480      	push	{r7}
 8001b0e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b10:	bf00      	nop
 8001b12:	46bd      	mov	sp, r7
 8001b14:	bc80      	pop	{r7}
 8001b16:	4770      	bx	lr

08001b18 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001b1c:	4b11      	ldr	r3, [pc, #68]	; (8001b64 <MX_USART1_UART_Init+0x4c>)
 8001b1e:	4a12      	ldr	r2, [pc, #72]	; (8001b68 <MX_USART1_UART_Init+0x50>)
 8001b20:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001b22:	4b10      	ldr	r3, [pc, #64]	; (8001b64 <MX_USART1_UART_Init+0x4c>)
 8001b24:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001b28:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001b2a:	4b0e      	ldr	r3, [pc, #56]	; (8001b64 <MX_USART1_UART_Init+0x4c>)
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001b30:	4b0c      	ldr	r3, [pc, #48]	; (8001b64 <MX_USART1_UART_Init+0x4c>)
 8001b32:	2200      	movs	r2, #0
 8001b34:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001b36:	4b0b      	ldr	r3, [pc, #44]	; (8001b64 <MX_USART1_UART_Init+0x4c>)
 8001b38:	2200      	movs	r2, #0
 8001b3a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001b3c:	4b09      	ldr	r3, [pc, #36]	; (8001b64 <MX_USART1_UART_Init+0x4c>)
 8001b3e:	220c      	movs	r2, #12
 8001b40:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b42:	4b08      	ldr	r3, [pc, #32]	; (8001b64 <MX_USART1_UART_Init+0x4c>)
 8001b44:	2200      	movs	r2, #0
 8001b46:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b48:	4b06      	ldr	r3, [pc, #24]	; (8001b64 <MX_USART1_UART_Init+0x4c>)
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001b4e:	4805      	ldr	r0, [pc, #20]	; (8001b64 <MX_USART1_UART_Init+0x4c>)
 8001b50:	f004 f9d0 	bl	8005ef4 <HAL_UART_Init>
 8001b54:	4603      	mov	r3, r0
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d001      	beq.n	8001b5e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001b5a:	f7ff fe1c 	bl	8001796 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001b5e:	bf00      	nop
 8001b60:	bd80      	pop	{r7, pc}
 8001b62:	bf00      	nop
 8001b64:	20000414 	.word	0x20000414
 8001b68:	40013800 	.word	0x40013800

08001b6c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	b088      	sub	sp, #32
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b74:	f107 0310 	add.w	r3, r7, #16
 8001b78:	2200      	movs	r2, #0
 8001b7a:	601a      	str	r2, [r3, #0]
 8001b7c:	605a      	str	r2, [r3, #4]
 8001b7e:	609a      	str	r2, [r3, #8]
 8001b80:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	4a20      	ldr	r2, [pc, #128]	; (8001c08 <HAL_UART_MspInit+0x9c>)
 8001b88:	4293      	cmp	r3, r2
 8001b8a:	d139      	bne.n	8001c00 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001b8c:	4b1f      	ldr	r3, [pc, #124]	; (8001c0c <HAL_UART_MspInit+0xa0>)
 8001b8e:	699b      	ldr	r3, [r3, #24]
 8001b90:	4a1e      	ldr	r2, [pc, #120]	; (8001c0c <HAL_UART_MspInit+0xa0>)
 8001b92:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b96:	6193      	str	r3, [r2, #24]
 8001b98:	4b1c      	ldr	r3, [pc, #112]	; (8001c0c <HAL_UART_MspInit+0xa0>)
 8001b9a:	699b      	ldr	r3, [r3, #24]
 8001b9c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001ba0:	60fb      	str	r3, [r7, #12]
 8001ba2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ba4:	4b19      	ldr	r3, [pc, #100]	; (8001c0c <HAL_UART_MspInit+0xa0>)
 8001ba6:	699b      	ldr	r3, [r3, #24]
 8001ba8:	4a18      	ldr	r2, [pc, #96]	; (8001c0c <HAL_UART_MspInit+0xa0>)
 8001baa:	f043 0304 	orr.w	r3, r3, #4
 8001bae:	6193      	str	r3, [r2, #24]
 8001bb0:	4b16      	ldr	r3, [pc, #88]	; (8001c0c <HAL_UART_MspInit+0xa0>)
 8001bb2:	699b      	ldr	r3, [r3, #24]
 8001bb4:	f003 0304 	and.w	r3, r3, #4
 8001bb8:	60bb      	str	r3, [r7, #8]
 8001bba:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001bbc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001bc0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bc2:	2302      	movs	r3, #2
 8001bc4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001bc6:	2303      	movs	r3, #3
 8001bc8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bca:	f107 0310 	add.w	r3, r7, #16
 8001bce:	4619      	mov	r1, r3
 8001bd0:	480f      	ldr	r0, [pc, #60]	; (8001c10 <HAL_UART_MspInit+0xa4>)
 8001bd2:	f002 fd57 	bl	8004684 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001bd6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001bda:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001bdc:	2300      	movs	r3, #0
 8001bde:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001be0:	2300      	movs	r3, #0
 8001be2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001be4:	f107 0310 	add.w	r3, r7, #16
 8001be8:	4619      	mov	r1, r3
 8001bea:	4809      	ldr	r0, [pc, #36]	; (8001c10 <HAL_UART_MspInit+0xa4>)
 8001bec:	f002 fd4a 	bl	8004684 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	2100      	movs	r1, #0
 8001bf4:	2025      	movs	r0, #37	; 0x25
 8001bf6:	f002 fc5c 	bl	80044b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001bfa:	2025      	movs	r0, #37	; 0x25
 8001bfc:	f002 fc75 	bl	80044ea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001c00:	bf00      	nop
 8001c02:	3720      	adds	r7, #32
 8001c04:	46bd      	mov	sp, r7
 8001c06:	bd80      	pop	{r7, pc}
 8001c08:	40013800 	.word	0x40013800
 8001c0c:	40021000 	.word	0x40021000
 8001c10:	40010800 	.word	0x40010800

08001c14 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001c14:	f7ff ff7a 	bl	8001b0c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001c18:	480b      	ldr	r0, [pc, #44]	; (8001c48 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001c1a:	490c      	ldr	r1, [pc, #48]	; (8001c4c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001c1c:	4a0c      	ldr	r2, [pc, #48]	; (8001c50 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001c1e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c20:	e002      	b.n	8001c28 <LoopCopyDataInit>

08001c22 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c22:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c24:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c26:	3304      	adds	r3, #4

08001c28 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c28:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c2a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c2c:	d3f9      	bcc.n	8001c22 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c2e:	4a09      	ldr	r2, [pc, #36]	; (8001c54 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001c30:	4c09      	ldr	r4, [pc, #36]	; (8001c58 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001c32:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c34:	e001      	b.n	8001c3a <LoopFillZerobss>

08001c36 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c36:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c38:	3204      	adds	r2, #4

08001c3a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c3a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c3c:	d3fb      	bcc.n	8001c36 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001c3e:	f004 ff83 	bl	8006b48 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001c42:	f7ff fbab 	bl	800139c <main>
  bx lr
 8001c46:	4770      	bx	lr
  ldr r0, =_sdata
 8001c48:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c4c:	20000264 	.word	0x20000264
  ldr r2, =_sidata
 8001c50:	0800bcf4 	.word	0x0800bcf4
  ldr r2, =_sbss
 8001c54:	20000268 	.word	0x20000268
  ldr r4, =_ebss
 8001c58:	200004f0 	.word	0x200004f0

08001c5c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001c5c:	e7fe      	b.n	8001c5c <ADC1_2_IRQHandler>

08001c5e <setBit>:
static const uint8_t BIAS_900_16[] = {137, 122, 105, 88, 69, 47, 25, 0, 21, 48, 79, 105, 127, 147, 160, 169, 178, 197};
static const uint8_t BIAS_900_64[] = {147, 133, 117, 99, 75, 50, 29, 0, 24, 45, 63, 76, 87, 98, 116, 122, 132, 142};

// Utility functions
static void setBit(uint8_t data[], unsigned int n, unsigned int bit, bool val)
{
 8001c5e:	b480      	push	{r7}
 8001c60:	b089      	sub	sp, #36	; 0x24
 8001c62:	af00      	add	r7, sp, #0
 8001c64:	60f8      	str	r0, [r7, #12]
 8001c66:	60b9      	str	r1, [r7, #8]
 8001c68:	607a      	str	r2, [r7, #4]
 8001c6a:	70fb      	strb	r3, [r7, #3]
    unsigned int idx;
    unsigned int shift;
    idx = bit / 8;
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	08db      	lsrs	r3, r3, #3
 8001c70:	61fb      	str	r3, [r7, #28]
    if (idx >= n)
 8001c72:	69fa      	ldr	r2, [r7, #28]
 8001c74:	68bb      	ldr	r3, [r7, #8]
 8001c76:	429a      	cmp	r2, r3
 8001c78:	d228      	bcs.n	8001ccc <setBit+0x6e>
        return; // TODO proper error handling: out of bounds
    uint8_t *targetByte = &data[idx];
 8001c7a:	68fa      	ldr	r2, [r7, #12]
 8001c7c:	69fb      	ldr	r3, [r7, #28]
 8001c7e:	4413      	add	r3, r2
 8001c80:	61bb      	str	r3, [r7, #24]
    shift = bit % 8;
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	f003 0307 	and.w	r3, r3, #7
 8001c88:	617b      	str	r3, [r7, #20]
    if (val)
 8001c8a:	78fb      	ldrb	r3, [r7, #3]
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d00d      	beq.n	8001cac <setBit+0x4e>
        *targetByte |= (1 << shift);
 8001c90:	69bb      	ldr	r3, [r7, #24]
 8001c92:	781b      	ldrb	r3, [r3, #0]
 8001c94:	b25a      	sxtb	r2, r3
 8001c96:	2101      	movs	r1, #1
 8001c98:	697b      	ldr	r3, [r7, #20]
 8001c9a:	fa01 f303 	lsl.w	r3, r1, r3
 8001c9e:	b25b      	sxtb	r3, r3
 8001ca0:	4313      	orrs	r3, r2
 8001ca2:	b25b      	sxtb	r3, r3
 8001ca4:	b2da      	uxtb	r2, r3
 8001ca6:	69bb      	ldr	r3, [r7, #24]
 8001ca8:	701a      	strb	r2, [r3, #0]
 8001caa:	e010      	b.n	8001cce <setBit+0x70>
    else
        *targetByte &= ~(1 << shift);
 8001cac:	69bb      	ldr	r3, [r7, #24]
 8001cae:	781b      	ldrb	r3, [r3, #0]
 8001cb0:	b25a      	sxtb	r2, r3
 8001cb2:	2101      	movs	r1, #1
 8001cb4:	697b      	ldr	r3, [r7, #20]
 8001cb6:	fa01 f303 	lsl.w	r3, r1, r3
 8001cba:	b25b      	sxtb	r3, r3
 8001cbc:	43db      	mvns	r3, r3
 8001cbe:	b25b      	sxtb	r3, r3
 8001cc0:	4013      	ands	r3, r2
 8001cc2:	b25b      	sxtb	r3, r3
 8001cc4:	b2da      	uxtb	r2, r3
 8001cc6:	69bb      	ldr	r3, [r7, #24]
 8001cc8:	701a      	strb	r2, [r3, #0]
 8001cca:	e000      	b.n	8001cce <setBit+0x70>
        return; // TODO proper error handling: out of bounds
 8001ccc:	bf00      	nop
}
 8001cce:	3724      	adds	r7, #36	; 0x24
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	bc80      	pop	{r7}
 8001cd4:	4770      	bx	lr

08001cd6 <getBit>:

static bool getBit(uint8_t data[], unsigned int n, unsigned int bit)
{
 8001cd6:	b480      	push	{r7}
 8001cd8:	b089      	sub	sp, #36	; 0x24
 8001cda:	af00      	add	r7, sp, #0
 8001cdc:	60f8      	str	r0, [r7, #12]
 8001cde:	60b9      	str	r1, [r7, #8]
 8001ce0:	607a      	str	r2, [r7, #4]
    unsigned int idx;
    unsigned int shift;

    idx = bit / 8;
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	08db      	lsrs	r3, r3, #3
 8001ce6:	61fb      	str	r3, [r7, #28]
    if (idx >= n)
 8001ce8:	69fa      	ldr	r2, [r7, #28]
 8001cea:	68bb      	ldr	r3, [r7, #8]
 8001cec:	429a      	cmp	r2, r3
 8001cee:	d301      	bcc.n	8001cf4 <getBit+0x1e>
        return false; // TODO proper error handling: out of bounds
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	e013      	b.n	8001d1c <getBit+0x46>
    uint8_t targetByte = data[idx];
 8001cf4:	68fa      	ldr	r2, [r7, #12]
 8001cf6:	69fb      	ldr	r3, [r7, #28]
 8001cf8:	4413      	add	r3, r2
 8001cfa:	781b      	ldrb	r3, [r3, #0]
 8001cfc:	76fb      	strb	r3, [r7, #27]
    shift = bit % 8;
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	f003 0307 	and.w	r3, r3, #7
 8001d04:	617b      	str	r3, [r7, #20]
    return (targetByte >> shift) & 0x01;
 8001d06:	7efa      	ldrb	r2, [r7, #27]
 8001d08:	697b      	ldr	r3, [r7, #20]
 8001d0a:	fa42 f303 	asr.w	r3, r2, r3
 8001d0e:	f003 0301 	and.w	r3, r3, #1
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	bf14      	ite	ne
 8001d16:	2301      	movne	r3, #1
 8001d18:	2300      	moveq	r3, #0
 8001d1a:	b2db      	uxtb	r3, r3
}
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	3724      	adds	r7, #36	; 0x24
 8001d20:	46bd      	mov	sp, r7
 8001d22:	bc80      	pop	{r7}
 8001d24:	4770      	bx	lr

08001d26 <writeValueToBytes>:

static void writeValueToBytes(uint8_t data[], long val, unsigned int n)
{
 8001d26:	b480      	push	{r7}
 8001d28:	b087      	sub	sp, #28
 8001d2a:	af00      	add	r7, sp, #0
 8001d2c:	60f8      	str	r0, [r7, #12]
 8001d2e:	60b9      	str	r1, [r7, #8]
 8001d30:	607a      	str	r2, [r7, #4]
    unsigned int i;
    for (i = 0; i < n; i++)
 8001d32:	2300      	movs	r3, #0
 8001d34:	617b      	str	r3, [r7, #20]
 8001d36:	e00c      	b.n	8001d52 <writeValueToBytes+0x2c>
    {
        data[i] = ((val >> (i * 8)) & 0xFF);
 8001d38:	697b      	ldr	r3, [r7, #20]
 8001d3a:	00db      	lsls	r3, r3, #3
 8001d3c:	68ba      	ldr	r2, [r7, #8]
 8001d3e:	fa42 f103 	asr.w	r1, r2, r3
 8001d42:	68fa      	ldr	r2, [r7, #12]
 8001d44:	697b      	ldr	r3, [r7, #20]
 8001d46:	4413      	add	r3, r2
 8001d48:	b2ca      	uxtb	r2, r1
 8001d4a:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < n; i++)
 8001d4c:	697b      	ldr	r3, [r7, #20]
 8001d4e:	3301      	adds	r3, #1
 8001d50:	617b      	str	r3, [r7, #20]
 8001d52:	697a      	ldr	r2, [r7, #20]
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	429a      	cmp	r2, r3
 8001d58:	d3ee      	bcc.n	8001d38 <writeValueToBytes+0x12>
    }
}
 8001d5a:	bf00      	nop
 8001d5c:	bf00      	nop
 8001d5e:	371c      	adds	r7, #28
 8001d60:	46bd      	mov	sp, r7
 8001d62:	bc80      	pop	{r7}
 8001d64:	4770      	bx	lr

08001d66 <readBytesOTP>:

static void readBytesOTP(dwDeviceTypes_t *dev, uint16_t address, uint8_t data[])
{
 8001d66:	b580      	push	{r7, lr}
 8001d68:	b088      	sub	sp, #32
 8001d6a:	af02      	add	r7, sp, #8
 8001d6c:	60f8      	str	r0, [r7, #12]
 8001d6e:	460b      	mov	r3, r1
 8001d70:	607a      	str	r2, [r7, #4]
 8001d72:	817b      	strh	r3, [r7, #10]
    uint8_t addressBytes[LEN_OTP_ADDR];
    addressBytes[0] = (address & 0xFF);
 8001d74:	897b      	ldrh	r3, [r7, #10]
 8001d76:	b2db      	uxtb	r3, r3
 8001d78:	753b      	strb	r3, [r7, #20]
    addressBytes[1] = ((address >> 8) & 0xFF);
 8001d7a:	897b      	ldrh	r3, [r7, #10]
 8001d7c:	0a1b      	lsrs	r3, r3, #8
 8001d7e:	b29b      	uxth	r3, r3
 8001d80:	b2db      	uxtb	r3, r3
 8001d82:	757b      	strb	r3, [r7, #21]
    // set address
    dwSpiWrite(dev, OTP_IF, OTP_ADDR_SUB, addressBytes, LEN_OTP_ADDR);
 8001d84:	f107 0314 	add.w	r3, r7, #20
 8001d88:	2202      	movs	r2, #2
 8001d8a:	9200      	str	r2, [sp, #0]
 8001d8c:	2204      	movs	r2, #4
 8001d8e:	212d      	movs	r1, #45	; 0x2d
 8001d90:	68f8      	ldr	r0, [r7, #12]
 8001d92:	f002 f9c3 	bl	800411c <dwSpiWrite>
    // switch into read mode
    dwSpiWrite8(dev, OTP_IF, OTP_CTRL_SUB, 0x03); // OTPRDEN | OTPREAD
 8001d96:	2303      	movs	r3, #3
 8001d98:	2206      	movs	r2, #6
 8001d9a:	212d      	movs	r1, #45	; 0x2d
 8001d9c:	68f8      	ldr	r0, [r7, #12]
 8001d9e:	f002 fa00 	bl	80041a2 <dwSpiWrite8>
    dwSpiWrite8(dev, OTP_IF, OTP_CTRL_SUB, 0x01); // OTPRDEN
 8001da2:	2301      	movs	r3, #1
 8001da4:	2206      	movs	r2, #6
 8001da6:	212d      	movs	r1, #45	; 0x2d
 8001da8:	68f8      	ldr	r0, [r7, #12]
 8001daa:	f002 f9fa 	bl	80041a2 <dwSpiWrite8>
    // read value/block - 4 bytes
    dwSpiRead(dev, OTP_IF, OTP_RDAT_SUB, data, LEN_OTP_RDAT);
 8001dae:	2304      	movs	r3, #4
 8001db0:	9300      	str	r3, [sp, #0]
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	220a      	movs	r2, #10
 8001db6:	212d      	movs	r1, #45	; 0x2d
 8001db8:	68f8      	ldr	r0, [r7, #12]
 8001dba:	f002 f947 	bl	800404c <dwSpiRead>
    // end read mode
    dwSpiWrite8(dev, OTP_IF, OTP_CTRL_SUB, 0x00);
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	2206      	movs	r2, #6
 8001dc2:	212d      	movs	r1, #45	; 0x2d
 8001dc4:	68f8      	ldr	r0, [r7, #12]
 8001dc6:	f002 f9ec 	bl	80041a2 <dwSpiWrite8>
}
 8001dca:	bf00      	nop
 8001dcc:	3718      	adds	r7, #24
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	bd80      	pop	{r7, pc}

08001dd2 <dummyHandler>:

void dummyHandler(dwDeviceTypes_t *dev)
{
 8001dd2:	b480      	push	{r7}
 8001dd4:	b083      	sub	sp, #12
 8001dd6:	af00      	add	r7, sp, #0
 8001dd8:	6078      	str	r0, [r7, #4]
    ;
}
 8001dda:	bf00      	nop
 8001ddc:	370c      	adds	r7, #12
 8001dde:	46bd      	mov	sp, r7
 8001de0:	bc80      	pop	{r7}
 8001de2:	4770      	bx	lr

08001de4 <dwInit>:

void dwInit(dwDeviceTypes_t *dev)
{
 8001de4:	b480      	push	{r7}
 8001de6:	b083      	sub	sp, #12
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
    dev->func = &dwFunc;
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	4a0c      	ldr	r2, [pc, #48]	; (8001e20 <dwInit+0x3c>)
 8001df0:	601a      	str	r2, [r3, #0]
    dev->handleSent = dummyHandler;
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	4a0b      	ldr	r2, [pc, #44]	; (8001e24 <dwInit+0x40>)
 8001df6:	639a      	str	r2, [r3, #56]	; 0x38
	dev->handleError = dummyHandler;
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	4a0a      	ldr	r2, [pc, #40]	; (8001e24 <dwInit+0x40>)
 8001dfc:	63da      	str	r2, [r3, #60]	; 0x3c
	dev->handleReceived = dummyHandler;
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	4a08      	ldr	r2, [pc, #32]	; (8001e24 <dwInit+0x40>)
 8001e02:	641a      	str	r2, [r3, #64]	; 0x40
	dev->handleReceiveTimeout = dummyHandler;
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	4a07      	ldr	r2, [pc, #28]	; (8001e24 <dwInit+0x40>)
 8001e08:	645a      	str	r2, [r3, #68]	; 0x44
	dev->handleReceiveFailed = dummyHandler;
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	4a05      	ldr	r2, [pc, #20]	; (8001e24 <dwInit+0x40>)
 8001e0e:	649a      	str	r2, [r3, #72]	; 0x48
	dev->handleReceiveTimestampAvailable = dummyHandler;
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	4a04      	ldr	r2, [pc, #16]	; (8001e24 <dwInit+0x40>)
 8001e14:	64da      	str	r2, [r3, #76]	; 0x4c
}
 8001e16:	bf00      	nop
 8001e18:	370c      	adds	r7, #12
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	bc80      	pop	{r7}
 8001e1e:	4770      	bx	lr
 8001e20:	20000074 	.word	0x20000074
 8001e24:	08001dd3 	.word	0x08001dd3

08001e28 <dwConfigure>:

int dwConfigure(dwDeviceTypes_t *dev)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	b086      	sub	sp, #24
 8001e2c:	af02      	add	r7, sp, #8
 8001e2e:	6078      	str	r0, [r7, #4]
    dwEnableClock(dev, dwClockAuto);
 8001e30:	2100      	movs	r1, #0
 8001e32:	6878      	ldr	r0, [r7, #4]
 8001e34:	f000 f91c 	bl	8002070 <dwEnableClock>
    dev->func->delayms(dev, 5);
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	68db      	ldr	r3, [r3, #12]
 8001e3e:	2105      	movs	r1, #5
 8001e40:	6878      	ldr	r0, [r7, #4]
 8001e42:	4798      	blx	r3
	dev->func->reset(dev);
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	691b      	ldr	r3, [r3, #16]
 8001e4a:	6878      	ldr	r0, [r7, #4]
 8001e4c:	4798      	blx	r3
    dev->func->delayms(dev, 5);
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	68db      	ldr	r3, [r3, #12]
 8001e54:	2105      	movs	r1, #5
 8001e56:	6878      	ldr	r0, [r7, #4]
 8001e58:	4798      	blx	r3
    uint32_t deviceID = dwGetDeviceId(dev);
 8001e5a:	6878      	ldr	r0, [r7, #4]
 8001e5c:	f000 f8a9 	bl	8001fb2 <dwGetDeviceId>
 8001e60:	60f8      	str	r0, [r7, #12]
    if (deviceID != 0xdeca0130) //0xdeca0130
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	4a27      	ldr	r2, [pc, #156]	; (8001f04 <dwConfigure+0xdc>)
 8001e66:	4293      	cmp	r3, r2
 8001e68:	d001      	beq.n	8001e6e <dwConfigure+0x46>
    {
        return DW_ERROR_WRONG_ID;
 8001e6a:	2301      	movs	r3, #1
 8001e6c:	e045      	b.n	8001efa <dwConfigure+0xd2>
    }

    memset(dev->networkAndAddress, 0x38, LEN_PANADR);
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	3309      	adds	r3, #9
 8001e72:	2204      	movs	r2, #4
 8001e74:	2138      	movs	r1, #56	; 0x38
 8001e76:	4618      	mov	r0, r3
 8001e78:	f004 fea8 	bl	8006bcc <memset>
    dwSpiWrite(dev, PANADR, NO_SUB, dev->networkAndAddress, LEN_PANADR);
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	3309      	adds	r3, #9
 8001e80:	2204      	movs	r2, #4
 8001e82:	9200      	str	r2, [sp, #0]
 8001e84:	2200      	movs	r2, #0
 8001e86:	2103      	movs	r1, #3
 8001e88:	6878      	ldr	r0, [r7, #4]
 8001e8a:	f002 f947 	bl	800411c <dwSpiWrite>

    memset(dev->syscfg, 0, LEN_SYS_CFG);
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	330d      	adds	r3, #13
 8001e92:	2204      	movs	r2, #4
 8001e94:	2100      	movs	r1, #0
 8001e96:	4618      	mov	r0, r3
 8001e98:	f004 fe98 	bl	8006bcc <memset>
    dwSetDoubleBuffering(dev, false);
 8001e9c:	2100      	movs	r1, #0
 8001e9e:	6878      	ldr	r0, [r7, #4]
 8001ea0:	f000 fa68 	bl	8002374 <dwSetDoubleBuffering>
    dwSetInterruptPolarity(dev, true);
 8001ea4:	2101      	movs	r1, #1
 8001ea6:	6878      	ldr	r0, [r7, #4]
 8001ea8:	f000 fa81 	bl	80023ae <dwSetInterruptPolarity>
    dwWriteSystemConfigurationRegister(dev);
 8001eac:	6878      	ldr	r0, [r7, #4]
 8001eae:	f000 f981 	bl	80021b4 <dwWriteSystemConfigurationRegister>

    dwClearInterrupts(dev);
 8001eb2:	6878      	ldr	r0, [r7, #4]
 8001eb4:	f000 fb43 	bl	800253e <dwClearInterrupts>
    dwWriteSystemEventMaskRegister(dev);
 8001eb8:	6878      	ldr	r0, [r7, #4]
 8001eba:	f000 f9d0 	bl	800225e <dwWriteSystemEventMaskRegister>

    dwEnableClock(dev, dwClockXti);
 8001ebe:	2101      	movs	r1, #1
 8001ec0:	6878      	ldr	r0, [r7, #4]
 8001ec2:	f000 f8d5 	bl	8002070 <dwEnableClock>
    dev->func->delayms(dev, 5);
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	68db      	ldr	r3, [r3, #12]
 8001ecc:	2105      	movs	r1, #5
 8001ece:	6878      	ldr	r0, [r7, #4]
 8001ed0:	4798      	blx	r3
    dwManageLDE(dev);
 8001ed2:	6878      	ldr	r0, [r7, #4]
 8001ed4:	f000 f818 	bl	8001f08 <dwManageLDE>
    dev->func->delayms(dev, 5);
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	68db      	ldr	r3, [r3, #12]
 8001ede:	2105      	movs	r1, #5
 8001ee0:	6878      	ldr	r0, [r7, #4]
 8001ee2:	4798      	blx	r3
    dwEnableClock(dev, dwClockPll);
 8001ee4:	2102      	movs	r1, #2
 8001ee6:	6878      	ldr	r0, [r7, #4]
 8001ee8:	f000 f8c2 	bl	8002070 <dwEnableClock>
    dev->func->delayms(dev, 5);
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	68db      	ldr	r3, [r3, #12]
 8001ef2:	2105      	movs	r1, #5
 8001ef4:	6878      	ldr	r0, [r7, #4]
 8001ef6:	4798      	blx	r3
//    dev->func->spiSetSpeed(dev, dwSpiSpeedHigh);
//    dev->func->delayms(dev, 5);
    return DW_ERROR_OK;
 8001ef8:	2300      	movs	r3, #0
}
 8001efa:	4618      	mov	r0, r3
 8001efc:	3710      	adds	r7, #16
 8001efe:	46bd      	mov	sp, r7
 8001f00:	bd80      	pop	{r7, pc}
 8001f02:	bf00      	nop
 8001f04:	deca0130 	.word	0xdeca0130

08001f08 <dwManageLDE>:

void dwManageLDE(dwDeviceTypes_t *dev)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b086      	sub	sp, #24
 8001f0c:	af02      	add	r7, sp, #8
 8001f0e:	6078      	str	r0, [r7, #4]
    uint8_t pmscctrl0[LEN_PMSC_CTRL0];
    uint8_t otpctrl[LEN_OTP_CTRL];
    memset(pmscctrl0, 0, LEN_PMSC_CTRL0);
 8001f10:	f107 030c 	add.w	r3, r7, #12
 8001f14:	2204      	movs	r2, #4
 8001f16:	2100      	movs	r1, #0
 8001f18:	4618      	mov	r0, r3
 8001f1a:	f004 fe57 	bl	8006bcc <memset>
    memset(otpctrl, 0, LEN_OTP_CTRL);
 8001f1e:	f107 0308 	add.w	r3, r7, #8
 8001f22:	2202      	movs	r2, #2
 8001f24:	2100      	movs	r1, #0
 8001f26:	4618      	mov	r0, r3
 8001f28:	f004 fe50 	bl	8006bcc <memset>
    dwSpiRead(dev, PMSC, PMSC_CTRL0_SUB, pmscctrl0, LEN_PMSC_CTRL0);
 8001f2c:	f107 030c 	add.w	r3, r7, #12
 8001f30:	2204      	movs	r2, #4
 8001f32:	9200      	str	r2, [sp, #0]
 8001f34:	2200      	movs	r2, #0
 8001f36:	2136      	movs	r1, #54	; 0x36
 8001f38:	6878      	ldr	r0, [r7, #4]
 8001f3a:	f002 f887 	bl	800404c <dwSpiRead>
    dwSpiRead(dev, OTP_IF, OTP_CTRL_SUB, otpctrl, LEN_OTP_CTRL);
 8001f3e:	f107 0308 	add.w	r3, r7, #8
 8001f42:	2202      	movs	r2, #2
 8001f44:	9200      	str	r2, [sp, #0]
 8001f46:	2206      	movs	r2, #6
 8001f48:	212d      	movs	r1, #45	; 0x2d
 8001f4a:	6878      	ldr	r0, [r7, #4]
 8001f4c:	f002 f87e 	bl	800404c <dwSpiRead>
    pmscctrl0[0] = 0x01;
 8001f50:	2301      	movs	r3, #1
 8001f52:	733b      	strb	r3, [r7, #12]
    pmscctrl0[1] = 0x03;
 8001f54:	2303      	movs	r3, #3
 8001f56:	737b      	strb	r3, [r7, #13]
    otpctrl[0] = 0x00;
 8001f58:	2300      	movs	r3, #0
 8001f5a:	723b      	strb	r3, [r7, #8]
    otpctrl[1] = 0x80;
 8001f5c:	2380      	movs	r3, #128	; 0x80
 8001f5e:	727b      	strb	r3, [r7, #9]
    dwSpiWrite(dev, PMSC, PMSC_CTRL0_SUB, pmscctrl0, LEN_PMSC_CTRL0);
 8001f60:	f107 030c 	add.w	r3, r7, #12
 8001f64:	2204      	movs	r2, #4
 8001f66:	9200      	str	r2, [sp, #0]
 8001f68:	2200      	movs	r2, #0
 8001f6a:	2136      	movs	r1, #54	; 0x36
 8001f6c:	6878      	ldr	r0, [r7, #4]
 8001f6e:	f002 f8d5 	bl	800411c <dwSpiWrite>
    dwSpiWrite(dev, OTP_IF, OTP_CTRL_SUB, otpctrl, LEN_OTP_CTRL);
 8001f72:	f107 0308 	add.w	r3, r7, #8
 8001f76:	2202      	movs	r2, #2
 8001f78:	9200      	str	r2, [sp, #0]
 8001f7a:	2206      	movs	r2, #6
 8001f7c:	212d      	movs	r1, #45	; 0x2d
 8001f7e:	6878      	ldr	r0, [r7, #4]
 8001f80:	f002 f8cc 	bl	800411c <dwSpiWrite>
    dev->func->delayms(dev, 5);
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	68db      	ldr	r3, [r3, #12]
 8001f8a:	2105      	movs	r1, #5
 8001f8c:	6878      	ldr	r0, [r7, #4]
 8001f8e:	4798      	blx	r3
    pmscctrl0[0] = 0x00;
 8001f90:	2300      	movs	r3, #0
 8001f92:	733b      	strb	r3, [r7, #12]
    pmscctrl0[1] = 0x02;
 8001f94:	2302      	movs	r3, #2
 8001f96:	737b      	strb	r3, [r7, #13]
    dwSpiWrite(dev, PMSC, PMSC_CTRL0_SUB, pmscctrl0, LEN_PMSC_CTRL0);
 8001f98:	f107 030c 	add.w	r3, r7, #12
 8001f9c:	2204      	movs	r2, #4
 8001f9e:	9200      	str	r2, [sp, #0]
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	2136      	movs	r1, #54	; 0x36
 8001fa4:	6878      	ldr	r0, [r7, #4]
 8001fa6:	f002 f8b9 	bl	800411c <dwSpiWrite>
}
 8001faa:	bf00      	nop
 8001fac:	3710      	adds	r7, #16
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	bd80      	pop	{r7, pc}

08001fb2 <dwGetDeviceId>:

uint32_t dwGetDeviceId(dwDeviceTypes_t *dev)
{
 8001fb2:	b580      	push	{r7, lr}
 8001fb4:	b082      	sub	sp, #8
 8001fb6:	af00      	add	r7, sp, #0
 8001fb8:	6078      	str	r0, [r7, #4]
    return dwSpiRead32(dev, DEV_ID, 0);
 8001fba:	2200      	movs	r2, #0
 8001fbc:	2100      	movs	r1, #0
 8001fbe:	6878      	ldr	r0, [r7, #4]
 8001fc0:	f002 f897 	bl	80040f2 <dwSpiRead32>
 8001fc4:	4603      	mov	r3, r0
}
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	3708      	adds	r7, #8
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	bd80      	pop	{r7, pc}

08001fce <dwEnableAllLeds>:

void dwEnableAllLeds(dwDeviceTypes_t *dev)
{
 8001fce:	b580      	push	{r7, lr}
 8001fd0:	b084      	sub	sp, #16
 8001fd2:	af00      	add	r7, sp, #0
 8001fd4:	6078      	str	r0, [r7, #4]
    uint32_t reg;
    // Set all 4 GPIO in LED mode
    reg = dwSpiRead32(dev, GPIO_CTRL, GPIO_MODE_SUB);
 8001fd6:	2200      	movs	r2, #0
 8001fd8:	2126      	movs	r1, #38	; 0x26
 8001fda:	6878      	ldr	r0, [r7, #4]
 8001fdc:	f002 f889 	bl	80040f2 <dwSpiRead32>
 8001fe0:	60f8      	str	r0, [r7, #12]
    reg &= ~0x00003FC0ul;
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8001fe8:	60fb      	str	r3, [r7, #12]
    reg |= 0x00001540ul;
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	f443 53aa 	orr.w	r3, r3, #5440	; 0x1540
 8001ff0:	60fb      	str	r3, [r7, #12]
    dwSpiWrite32(dev, GPIO_CTRL, GPIO_MODE_SUB, reg);
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	2126      	movs	r1, #38	; 0x26
 8001ff8:	6878      	ldr	r0, [r7, #4]
 8001ffa:	f002 f8e9 	bl	80041d0 <dwSpiWrite32>
    reg = 0;
 8001ffe:	2300      	movs	r3, #0
 8002000:	60fb      	str	r3, [r7, #12]
    reg = dwSpiRead32(dev, GPIO_CTRL, GPIO_MODE_SUB);
 8002002:	2200      	movs	r2, #0
 8002004:	2126      	movs	r1, #38	; 0x26
 8002006:	6878      	ldr	r0, [r7, #4]
 8002008:	f002 f873 	bl	80040f2 <dwSpiRead32>
 800200c:	60f8      	str	r0, [r7, #12]
    // Enable debounce clock (used to clock the LED blinking)
    reg = dwSpiRead32(dev, PMSC, PMSC_CTRL0_SUB);
 800200e:	2200      	movs	r2, #0
 8002010:	2136      	movs	r1, #54	; 0x36
 8002012:	6878      	ldr	r0, [r7, #4]
 8002014:	f002 f86d 	bl	80040f2 <dwSpiRead32>
 8002018:	60f8      	str	r0, [r7, #12]
    reg |= 0x00840000ul;
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	f443 0304 	orr.w	r3, r3, #8650752	; 0x840000
 8002020:	60fb      	str	r3, [r7, #12]
    dwSpiWrite32(dev, PMSC, PMSC_CTRL0_SUB, reg);
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	2200      	movs	r2, #0
 8002026:	2136      	movs	r1, #54	; 0x36
 8002028:	6878      	ldr	r0, [r7, #4]
 800202a:	f002 f8d1 	bl	80041d0 <dwSpiWrite32>

    // Enable LED blinking and set the rate
    reg = 0x00000110ul;
 800202e:	f44f 7388 	mov.w	r3, #272	; 0x110
 8002032:	60fb      	str	r3, [r7, #12]
    dwSpiWrite32(dev, PMSC, PMSC_LEDC, reg);
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	2228      	movs	r2, #40	; 0x28
 8002038:	2136      	movs	r1, #54	; 0x36
 800203a:	6878      	ldr	r0, [r7, #4]
 800203c:	f002 f8c8 	bl	80041d0 <dwSpiWrite32>

    // Trigger a manual blink of the LEDs for test
    reg |= 0x000f0000ul;
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	f443 2370 	orr.w	r3, r3, #983040	; 0xf0000
 8002046:	60fb      	str	r3, [r7, #12]
    dwSpiWrite32(dev, PMSC, PMSC_LEDC, reg);
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	2228      	movs	r2, #40	; 0x28
 800204c:	2136      	movs	r1, #54	; 0x36
 800204e:	6878      	ldr	r0, [r7, #4]
 8002050:	f002 f8be 	bl	80041d0 <dwSpiWrite32>
    reg &= ~0x000f0000ul;
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 800205a:	60fb      	str	r3, [r7, #12]
    dwSpiWrite32(dev, PMSC, PMSC_LEDC, reg);
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	2228      	movs	r2, #40	; 0x28
 8002060:	2136      	movs	r1, #54	; 0x36
 8002062:	6878      	ldr	r0, [r7, #4]
 8002064:	f002 f8b4 	bl	80041d0 <dwSpiWrite32>
}
 8002068:	bf00      	nop
 800206a:	3710      	adds	r7, #16
 800206c:	46bd      	mov	sp, r7
 800206e:	bd80      	pop	{r7, pc}

08002070 <dwEnableClock>:

void dwEnableClock(dwDeviceTypes_t *dev, dwClock_t clock)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	b086      	sub	sp, #24
 8002074:	af02      	add	r7, sp, #8
 8002076:	6078      	str	r0, [r7, #4]
 8002078:	460b      	mov	r3, r1
 800207a:	70fb      	strb	r3, [r7, #3]
    uint8_t pmscctrl0[LEN_PMSC_CTRL0];
    memset(pmscctrl0, 0, LEN_PMSC_CTRL0);
 800207c:	f107 030c 	add.w	r3, r7, #12
 8002080:	2204      	movs	r2, #4
 8002082:	2100      	movs	r1, #0
 8002084:	4618      	mov	r0, r3
 8002086:	f004 fda1 	bl	8006bcc <memset>
    dwSpiRead(dev, PMSC, PMSC_CTRL0_SUB, pmscctrl0, LEN_PMSC_CTRL0);
 800208a:	f107 030c 	add.w	r3, r7, #12
 800208e:	2204      	movs	r2, #4
 8002090:	9200      	str	r2, [sp, #0]
 8002092:	2200      	movs	r2, #0
 8002094:	2136      	movs	r1, #54	; 0x36
 8002096:	6878      	ldr	r0, [r7, #4]
 8002098:	f001 ffd8 	bl	800404c <dwSpiRead>
    if (clock == dwClockAuto)
 800209c:	78fb      	ldrb	r3, [r7, #3]
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d10d      	bne.n	80020be <dwEnableClock+0x4e>
    {
        dev->func->spiSetSpeed(dev, dwSpiSpeedLow);
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	689b      	ldr	r3, [r3, #8]
 80020a8:	2100      	movs	r1, #0
 80020aa:	6878      	ldr	r0, [r7, #4]
 80020ac:	4798      	blx	r3
        pmscctrl0[0] = dwClockAuto;
 80020ae:	2300      	movs	r3, #0
 80020b0:	733b      	strb	r3, [r7, #12]
        pmscctrl0[1] &= 0xFE;
 80020b2:	7b7b      	ldrb	r3, [r7, #13]
 80020b4:	f023 0301 	bic.w	r3, r3, #1
 80020b8:	b2db      	uxtb	r3, r3
 80020ba:	737b      	strb	r3, [r7, #13]
 80020bc:	e026      	b.n	800210c <dwEnableClock+0x9c>
    }
    else if (clock == dwClockXti)
 80020be:	78fb      	ldrb	r3, [r7, #3]
 80020c0:	2b01      	cmp	r3, #1
 80020c2:	d110      	bne.n	80020e6 <dwEnableClock+0x76>
    {
        dev->func->spiSetSpeed(dev, dwSpiSpeedLow);
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	689b      	ldr	r3, [r3, #8]
 80020ca:	2100      	movs	r1, #0
 80020cc:	6878      	ldr	r0, [r7, #4]
 80020ce:	4798      	blx	r3
        pmscctrl0[0] &= 0xFC;
 80020d0:	7b3b      	ldrb	r3, [r7, #12]
 80020d2:	f023 0303 	bic.w	r3, r3, #3
 80020d6:	b2db      	uxtb	r3, r3
 80020d8:	733b      	strb	r3, [r7, #12]
        pmscctrl0[0] |= dwClockXti;
 80020da:	7b3b      	ldrb	r3, [r7, #12]
 80020dc:	f043 0301 	orr.w	r3, r3, #1
 80020e0:	b2db      	uxtb	r3, r3
 80020e2:	733b      	strb	r3, [r7, #12]
 80020e4:	e012      	b.n	800210c <dwEnableClock+0x9c>
    }
    else if (clock == dwClockPll)
 80020e6:	78fb      	ldrb	r3, [r7, #3]
 80020e8:	2b02      	cmp	r3, #2
 80020ea:	d10f      	bne.n	800210c <dwEnableClock+0x9c>
    {
        dev->func->spiSetSpeed(dev, dwSpiSpeedHigh);
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	689b      	ldr	r3, [r3, #8]
 80020f2:	2101      	movs	r1, #1
 80020f4:	6878      	ldr	r0, [r7, #4]
 80020f6:	4798      	blx	r3
        pmscctrl0[0] &= 0xFC;
 80020f8:	7b3b      	ldrb	r3, [r7, #12]
 80020fa:	f023 0303 	bic.w	r3, r3, #3
 80020fe:	b2db      	uxtb	r3, r3
 8002100:	733b      	strb	r3, [r7, #12]
        pmscctrl0[0] |= dwClockPll;
 8002102:	7b3b      	ldrb	r3, [r7, #12]
 8002104:	f043 0302 	orr.w	r3, r3, #2
 8002108:	b2db      	uxtb	r3, r3
 800210a:	733b      	strb	r3, [r7, #12]
    }
    else
    {
        // TODO deliver proper warning
    }
    dwSpiWrite(dev, PMSC, PMSC_CTRL0_SUB, pmscctrl0, 1);
 800210c:	f107 030c 	add.w	r3, r7, #12
 8002110:	2201      	movs	r2, #1
 8002112:	9200      	str	r2, [sp, #0]
 8002114:	2200      	movs	r2, #0
 8002116:	2136      	movs	r1, #54	; 0x36
 8002118:	6878      	ldr	r0, [r7, #4]
 800211a:	f001 ffff 	bl	800411c <dwSpiWrite>
    dwSpiWrite(dev, PMSC, PMSC_CTRL0_SUB, pmscctrl0, LEN_PMSC_CTRL0);
 800211e:	f107 030c 	add.w	r3, r7, #12
 8002122:	2204      	movs	r2, #4
 8002124:	9200      	str	r2, [sp, #0]
 8002126:	2200      	movs	r2, #0
 8002128:	2136      	movs	r1, #54	; 0x36
 800212a:	6878      	ldr	r0, [r7, #4]
 800212c:	f001 fff6 	bl	800411c <dwSpiWrite>
}
 8002130:	bf00      	nop
 8002132:	3710      	adds	r7, #16
 8002134:	46bd      	mov	sp, r7
 8002136:	bd80      	pop	{r7, pc}

08002138 <dwRxSoftReset>:
/**
    Reset the receiver. Needed after errors or timeouts.
    From the DW1000 User Manual, v2.13 page 35: "Due to an issue in the re-initialisation of the receiver, it is necessary to apply a receiver reset after certain receiver error or timeout events (i.e. RXPHE (PHY Header Error), RXRFSL (Reed Solomon error), RXRFTO (Frame wait timeout), etc.). This ensures that the next good frame will have correctly calculated timestamp. It is not necessary to do this in the cases of RXPTO (Preamble detection Timeout) and RXSFDTO (SFD timeout). For details on how to apply a receiver-only reset see SOFTRESET field of Sub- Register 0x36:00 – PMSC_CTRL0."
 */
void dwRxSoftReset(dwDeviceTypes_t *dev)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	b086      	sub	sp, #24
 800213c:	af02      	add	r7, sp, #8
 800213e:	6078      	str	r0, [r7, #4]
    uint8_t pmscctrl0[LEN_PMSC_CTRL0];
    dwSpiRead(dev, PMSC, PMSC_CTRL0_SUB, pmscctrl0, LEN_PMSC_CTRL0);
 8002140:	f107 030c 	add.w	r3, r7, #12
 8002144:	2204      	movs	r2, #4
 8002146:	9200      	str	r2, [sp, #0]
 8002148:	2200      	movs	r2, #0
 800214a:	2136      	movs	r1, #54	; 0x36
 800214c:	6878      	ldr	r0, [r7, #4]
 800214e:	f001 ff7d 	bl	800404c <dwSpiRead>
    pmscctrl0[3] = pmscctrl0[3] & 0xEF;
 8002152:	7bfb      	ldrb	r3, [r7, #15]
 8002154:	f023 0310 	bic.w	r3, r3, #16
 8002158:	b2db      	uxtb	r3, r3
 800215a:	73fb      	strb	r3, [r7, #15]
    dwSpiWrite(dev, PMSC, PMSC_CTRL0_SUB, pmscctrl0, LEN_PMSC_CTRL0);
 800215c:	f107 030c 	add.w	r3, r7, #12
 8002160:	2204      	movs	r2, #4
 8002162:	9200      	str	r2, [sp, #0]
 8002164:	2200      	movs	r2, #0
 8002166:	2136      	movs	r1, #54	; 0x36
 8002168:	6878      	ldr	r0, [r7, #4]
 800216a:	f001 ffd7 	bl	800411c <dwSpiWrite>
    pmscctrl0[3] = pmscctrl0[3] | 0x10;
 800216e:	7bfb      	ldrb	r3, [r7, #15]
 8002170:	f043 0310 	orr.w	r3, r3, #16
 8002174:	b2db      	uxtb	r3, r3
 8002176:	73fb      	strb	r3, [r7, #15]
    dwSpiWrite(dev, PMSC, PMSC_CTRL0_SUB, pmscctrl0, LEN_PMSC_CTRL0);
 8002178:	f107 030c 	add.w	r3, r7, #12
 800217c:	2204      	movs	r2, #4
 800217e:	9200      	str	r2, [sp, #0]
 8002180:	2200      	movs	r2, #0
 8002182:	2136      	movs	r1, #54	; 0x36
 8002184:	6878      	ldr	r0, [r7, #4]
 8002186:	f001 ffc9 	bl	800411c <dwSpiWrite>
}
 800218a:	bf00      	nop
 800218c:	3710      	adds	r7, #16
 800218e:	46bd      	mov	sp, r7
 8002190:	bd80      	pop	{r7, pc}

08002192 <dwReadSystemConfigurationRegister>:

/* ###########################################################################
 * #### DW1000 register read/write ###########################################
 * ######################################################################### */
void dwReadSystemConfigurationRegister(dwDeviceTypes_t *dev)
{
 8002192:	b580      	push	{r7, lr}
 8002194:	b084      	sub	sp, #16
 8002196:	af02      	add	r7, sp, #8
 8002198:	6078      	str	r0, [r7, #4]
    dwSpiRead(dev, SYS_CFG, NO_SUB, dev->syscfg, LEN_SYS_CFG);
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	330d      	adds	r3, #13
 800219e:	2204      	movs	r2, #4
 80021a0:	9200      	str	r2, [sp, #0]
 80021a2:	2200      	movs	r2, #0
 80021a4:	2104      	movs	r1, #4
 80021a6:	6878      	ldr	r0, [r7, #4]
 80021a8:	f001 ff50 	bl	800404c <dwSpiRead>
}
 80021ac:	bf00      	nop
 80021ae:	3708      	adds	r7, #8
 80021b0:	46bd      	mov	sp, r7
 80021b2:	bd80      	pop	{r7, pc}

080021b4 <dwWriteSystemConfigurationRegister>:

void dwWriteSystemConfigurationRegister(dwDeviceTypes_t *dev)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b084      	sub	sp, #16
 80021b8:	af02      	add	r7, sp, #8
 80021ba:	6078      	str	r0, [r7, #4]
    dwSpiWrite(dev, SYS_CFG, NO_SUB, dev->syscfg, LEN_SYS_CFG);
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	330d      	adds	r3, #13
 80021c0:	2204      	movs	r2, #4
 80021c2:	9200      	str	r2, [sp, #0]
 80021c4:	2200      	movs	r2, #0
 80021c6:	2104      	movs	r1, #4
 80021c8:	6878      	ldr	r0, [r7, #4]
 80021ca:	f001 ffa7 	bl	800411c <dwSpiWrite>
}
 80021ce:	bf00      	nop
 80021d0:	3708      	adds	r7, #8
 80021d2:	46bd      	mov	sp, r7
 80021d4:	bd80      	pop	{r7, pc}

080021d6 <dwReadSystemEventStatusRegister>:

void dwReadSystemEventStatusRegister(dwDeviceTypes_t *dev)
{
 80021d6:	b580      	push	{r7, lr}
 80021d8:	b084      	sub	sp, #16
 80021da:	af02      	add	r7, sp, #8
 80021dc:	6078      	str	r0, [r7, #4]
    dwSpiRead(dev, SYS_STATUS, NO_SUB, dev->sysstatus, LEN_SYS_STATUS);
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	3319      	adds	r3, #25
 80021e2:	2205      	movs	r2, #5
 80021e4:	9200      	str	r2, [sp, #0]
 80021e6:	2200      	movs	r2, #0
 80021e8:	210f      	movs	r1, #15
 80021ea:	6878      	ldr	r0, [r7, #4]
 80021ec:	f001 ff2e 	bl	800404c <dwSpiRead>
}
 80021f0:	bf00      	nop
 80021f2:	3708      	adds	r7, #8
 80021f4:	46bd      	mov	sp, r7
 80021f6:	bd80      	pop	{r7, pc}

080021f8 <dwReadNetworkIdAndDeviceAddress>:

void dwReadNetworkIdAndDeviceAddress(dwDeviceTypes_t *dev)
{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	b084      	sub	sp, #16
 80021fc:	af02      	add	r7, sp, #8
 80021fe:	6078      	str	r0, [r7, #4]
    dwSpiRead(dev, PANADR, NO_SUB, dev->networkAndAddress, LEN_PANADR);
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	3309      	adds	r3, #9
 8002204:	2204      	movs	r2, #4
 8002206:	9200      	str	r2, [sp, #0]
 8002208:	2200      	movs	r2, #0
 800220a:	2103      	movs	r1, #3
 800220c:	6878      	ldr	r0, [r7, #4]
 800220e:	f001 ff1d 	bl	800404c <dwSpiRead>
}
 8002212:	bf00      	nop
 8002214:	3708      	adds	r7, #8
 8002216:	46bd      	mov	sp, r7
 8002218:	bd80      	pop	{r7, pc}

0800221a <dwWriteNetworkIdAndDeviceAddress>:

void dwWriteNetworkIdAndDeviceAddress(dwDeviceTypes_t *dev)
{
 800221a:	b580      	push	{r7, lr}
 800221c:	b084      	sub	sp, #16
 800221e:	af02      	add	r7, sp, #8
 8002220:	6078      	str	r0, [r7, #4]
    dwSpiWrite(dev, PANADR, NO_SUB, dev->networkAndAddress, LEN_PANADR);
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	3309      	adds	r3, #9
 8002226:	2204      	movs	r2, #4
 8002228:	9200      	str	r2, [sp, #0]
 800222a:	2200      	movs	r2, #0
 800222c:	2103      	movs	r1, #3
 800222e:	6878      	ldr	r0, [r7, #4]
 8002230:	f001 ff74 	bl	800411c <dwSpiWrite>
}
 8002234:	bf00      	nop
 8002236:	3708      	adds	r7, #8
 8002238:	46bd      	mov	sp, r7
 800223a:	bd80      	pop	{r7, pc}

0800223c <dwReadSystemEventMaskRegister>:

void dwReadSystemEventMaskRegister(dwDeviceTypes_t *dev)
{
 800223c:	b580      	push	{r7, lr}
 800223e:	b084      	sub	sp, #16
 8002240:	af02      	add	r7, sp, #8
 8002242:	6078      	str	r0, [r7, #4]
    dwSpiRead(dev, SYS_MASK, NO_SUB, dev->sysmask, LEN_SYS_MASK);
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	3311      	adds	r3, #17
 8002248:	2204      	movs	r2, #4
 800224a:	9200      	str	r2, [sp, #0]
 800224c:	2200      	movs	r2, #0
 800224e:	210e      	movs	r1, #14
 8002250:	6878      	ldr	r0, [r7, #4]
 8002252:	f001 fefb 	bl	800404c <dwSpiRead>
}
 8002256:	bf00      	nop
 8002258:	3708      	adds	r7, #8
 800225a:	46bd      	mov	sp, r7
 800225c:	bd80      	pop	{r7, pc}

0800225e <dwWriteSystemEventMaskRegister>:

void dwWriteSystemEventMaskRegister(dwDeviceTypes_t *dev)
{
 800225e:	b580      	push	{r7, lr}
 8002260:	b084      	sub	sp, #16
 8002262:	af02      	add	r7, sp, #8
 8002264:	6078      	str	r0, [r7, #4]
    dwSpiWrite(dev, SYS_MASK, NO_SUB, dev->sysmask, LEN_SYS_MASK);
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	3311      	adds	r3, #17
 800226a:	2204      	movs	r2, #4
 800226c:	9200      	str	r2, [sp, #0]
 800226e:	2200      	movs	r2, #0
 8002270:	210e      	movs	r1, #14
 8002272:	6878      	ldr	r0, [r7, #4]
 8002274:	f001 ff52 	bl	800411c <dwSpiWrite>
}
 8002278:	bf00      	nop
 800227a:	3708      	adds	r7, #8
 800227c:	46bd      	mov	sp, r7
 800227e:	bd80      	pop	{r7, pc}

08002280 <dwReadChannelControlRegister>:

void dwReadChannelControlRegister(dwDeviceTypes_t *dev)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b084      	sub	sp, #16
 8002284:	af02      	add	r7, sp, #8
 8002286:	6078      	str	r0, [r7, #4]
    dwSpiRead(dev, CHAN_CTRL, NO_SUB, dev->chanctrl, LEN_CHAN_CTRL);
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	3315      	adds	r3, #21
 800228c:	2204      	movs	r2, #4
 800228e:	9200      	str	r2, [sp, #0]
 8002290:	2200      	movs	r2, #0
 8002292:	211f      	movs	r1, #31
 8002294:	6878      	ldr	r0, [r7, #4]
 8002296:	f001 fed9 	bl	800404c <dwSpiRead>
}
 800229a:	bf00      	nop
 800229c:	3708      	adds	r7, #8
 800229e:	46bd      	mov	sp, r7
 80022a0:	bd80      	pop	{r7, pc}

080022a2 <dwWriteChannelControlRegister>:

void dwWriteChannelControlRegister(dwDeviceTypes_t *dev)
{
 80022a2:	b580      	push	{r7, lr}
 80022a4:	b084      	sub	sp, #16
 80022a6:	af02      	add	r7, sp, #8
 80022a8:	6078      	str	r0, [r7, #4]
    dwSpiWrite(dev, CHAN_CTRL, NO_SUB, dev->chanctrl, LEN_CHAN_CTRL);
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	3315      	adds	r3, #21
 80022ae:	2204      	movs	r2, #4
 80022b0:	9200      	str	r2, [sp, #0]
 80022b2:	2200      	movs	r2, #0
 80022b4:	211f      	movs	r1, #31
 80022b6:	6878      	ldr	r0, [r7, #4]
 80022b8:	f001 ff30 	bl	800411c <dwSpiWrite>
}
 80022bc:	bf00      	nop
 80022be:	3708      	adds	r7, #8
 80022c0:	46bd      	mov	sp, r7
 80022c2:	bd80      	pop	{r7, pc}

080022c4 <dwReadTransmitFrameControlRegister>:

void dwReadTransmitFrameControlRegister(dwDeviceTypes_t *dev)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	b084      	sub	sp, #16
 80022c8:	af02      	add	r7, sp, #8
 80022ca:	6078      	str	r0, [r7, #4]
    dwSpiRead(dev, TX_FCTRL, NO_SUB, dev->txfctrl, LEN_TX_FCTRL);
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	331e      	adds	r3, #30
 80022d0:	2205      	movs	r2, #5
 80022d2:	9200      	str	r2, [sp, #0]
 80022d4:	2200      	movs	r2, #0
 80022d6:	2108      	movs	r1, #8
 80022d8:	6878      	ldr	r0, [r7, #4]
 80022da:	f001 feb7 	bl	800404c <dwSpiRead>
}
 80022de:	bf00      	nop
 80022e0:	3708      	adds	r7, #8
 80022e2:	46bd      	mov	sp, r7
 80022e4:	bd80      	pop	{r7, pc}

080022e6 <dwWriteTransmitFrameControlRegister>:

void dwWriteTransmitFrameControlRegister(dwDeviceTypes_t *dev)
{
 80022e6:	b580      	push	{r7, lr}
 80022e8:	b084      	sub	sp, #16
 80022ea:	af02      	add	r7, sp, #8
 80022ec:	6078      	str	r0, [r7, #4]
    dwSpiWrite(dev, TX_FCTRL, NO_SUB, dev->txfctrl, LEN_TX_FCTRL);
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	331e      	adds	r3, #30
 80022f2:	2205      	movs	r2, #5
 80022f4:	9200      	str	r2, [sp, #0]
 80022f6:	2200      	movs	r2, #0
 80022f8:	2108      	movs	r1, #8
 80022fa:	6878      	ldr	r0, [r7, #4]
 80022fc:	f001 ff0e 	bl	800411c <dwSpiWrite>
}
 8002300:	bf00      	nop
 8002302:	3708      	adds	r7, #8
 8002304:	46bd      	mov	sp, r7
 8002306:	bd80      	pop	{r7, pc}

08002308 <dwSetFrameFilter>:
    dwSpiWrite(dev, RX_FWTO, NO_SUB, &timeout, 2);
    setBit(dev->syscfg, LEN_SYS_CFG, RXWTOE_BIT, timeout != 0);
}

void dwSetFrameFilter(dwDeviceTypes_t *dev, bool val)
{
 8002308:	b580      	push	{r7, lr}
 800230a:	b082      	sub	sp, #8
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]
 8002310:	460b      	mov	r3, r1
 8002312:	70fb      	strb	r3, [r7, #3]
    setBit(dev->syscfg, LEN_SYS_CFG, FFEN_BIT, val);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	f103 000d 	add.w	r0, r3, #13
 800231a:	78fb      	ldrb	r3, [r7, #3]
 800231c:	2200      	movs	r2, #0
 800231e:	2104      	movs	r1, #4
 8002320:	f7ff fc9d 	bl	8001c5e <setBit>
}
 8002324:	bf00      	nop
 8002326:	3708      	adds	r7, #8
 8002328:	46bd      	mov	sp, r7
 800232a:	bd80      	pop	{r7, pc}

0800232c <dwSetFrameFilterAllowData>:
{
    setBit(dev->syscfg, LEN_SYS_CFG, FFAB_BIT, val);
}

void dwSetFrameFilterAllowData(dwDeviceTypes_t *dev, bool val)
{
 800232c:	b580      	push	{r7, lr}
 800232e:	b082      	sub	sp, #8
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]
 8002334:	460b      	mov	r3, r1
 8002336:	70fb      	strb	r3, [r7, #3]
    setBit(dev->syscfg, LEN_SYS_CFG, FFAD_BIT, val);
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	f103 000d 	add.w	r0, r3, #13
 800233e:	78fb      	ldrb	r3, [r7, #3]
 8002340:	2203      	movs	r2, #3
 8002342:	2104      	movs	r1, #4
 8002344:	f7ff fc8b 	bl	8001c5e <setBit>
}
 8002348:	bf00      	nop
 800234a:	3708      	adds	r7, #8
 800234c:	46bd      	mov	sp, r7
 800234e:	bd80      	pop	{r7, pc}

08002350 <dwSetFrameFilterAllowReserved>:
{
    setBit(dev->syscfg, LEN_SYS_CFG, FFAM_BIT, val);
}

void dwSetFrameFilterAllowReserved(dwDeviceTypes_t *dev, bool val)
{
 8002350:	b580      	push	{r7, lr}
 8002352:	b082      	sub	sp, #8
 8002354:	af00      	add	r7, sp, #0
 8002356:	6078      	str	r0, [r7, #4]
 8002358:	460b      	mov	r3, r1
 800235a:	70fb      	strb	r3, [r7, #3]
    setBit(dev->syscfg, LEN_SYS_CFG, FFAR_BIT, val);
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	f103 000d 	add.w	r0, r3, #13
 8002362:	78fb      	ldrb	r3, [r7, #3]
 8002364:	2206      	movs	r2, #6
 8002366:	2104      	movs	r1, #4
 8002368:	f7ff fc79 	bl	8001c5e <setBit>
}
 800236c:	bf00      	nop
 800236e:	3708      	adds	r7, #8
 8002370:	46bd      	mov	sp, r7
 8002372:	bd80      	pop	{r7, pc}

08002374 <dwSetDoubleBuffering>:

void dwSetDoubleBuffering(dwDeviceTypes_t *dev, bool val)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	b082      	sub	sp, #8
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]
 800237c:	460b      	mov	r3, r1
 800237e:	70fb      	strb	r3, [r7, #3]
    setBit(dev->syscfg, LEN_SYS_CFG, DIS_DRXB_BIT, !val);
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	f103 000d 	add.w	r0, r3, #13
 8002386:	78fb      	ldrb	r3, [r7, #3]
 8002388:	2b00      	cmp	r3, #0
 800238a:	bf14      	ite	ne
 800238c:	2301      	movne	r3, #1
 800238e:	2300      	moveq	r3, #0
 8002390:	b2db      	uxtb	r3, r3
 8002392:	f083 0301 	eor.w	r3, r3, #1
 8002396:	b2db      	uxtb	r3, r3
 8002398:	f003 0301 	and.w	r3, r3, #1
 800239c:	b2db      	uxtb	r3, r3
 800239e:	220c      	movs	r2, #12
 80023a0:	2104      	movs	r1, #4
 80023a2:	f7ff fc5c 	bl	8001c5e <setBit>
}
 80023a6:	bf00      	nop
 80023a8:	3708      	adds	r7, #8
 80023aa:	46bd      	mov	sp, r7
 80023ac:	bd80      	pop	{r7, pc}

080023ae <dwSetInterruptPolarity>:

void dwSetInterruptPolarity(dwDeviceTypes_t *dev, bool val)
{
 80023ae:	b580      	push	{r7, lr}
 80023b0:	b082      	sub	sp, #8
 80023b2:	af00      	add	r7, sp, #0
 80023b4:	6078      	str	r0, [r7, #4]
 80023b6:	460b      	mov	r3, r1
 80023b8:	70fb      	strb	r3, [r7, #3]
    setBit(dev->syscfg, LEN_SYS_CFG, HIRQ_POL_BIT, val);
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	f103 000d 	add.w	r0, r3, #13
 80023c0:	78fb      	ldrb	r3, [r7, #3]
 80023c2:	2209      	movs	r2, #9
 80023c4:	2104      	movs	r1, #4
 80023c6:	f7ff fc4a 	bl	8001c5e <setBit>
}
 80023ca:	bf00      	nop
 80023cc:	3708      	adds	r7, #8
 80023ce:	46bd      	mov	sp, r7
 80023d0:	bd80      	pop	{r7, pc}

080023d2 <dwSetReceiverAutoReenable>:

void dwSetReceiverAutoReenable(dwDeviceTypes_t *dev, bool val)
{
 80023d2:	b580      	push	{r7, lr}
 80023d4:	b082      	sub	sp, #8
 80023d6:	af00      	add	r7, sp, #0
 80023d8:	6078      	str	r0, [r7, #4]
 80023da:	460b      	mov	r3, r1
 80023dc:	70fb      	strb	r3, [r7, #3]
    setBit(dev->syscfg, LEN_SYS_CFG, RXAUTR_BIT, val);
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	f103 000d 	add.w	r0, r3, #13
 80023e4:	78fb      	ldrb	r3, [r7, #3]
 80023e6:	221d      	movs	r2, #29
 80023e8:	2104      	movs	r1, #4
 80023ea:	f7ff fc38 	bl	8001c5e <setBit>
}
 80023ee:	bf00      	nop
 80023f0:	3708      	adds	r7, #8
 80023f2:	46bd      	mov	sp, r7
 80023f4:	bd80      	pop	{r7, pc}

080023f6 <dwInterruptOnSent>:

void dwInterruptOnSent(dwDeviceTypes_t *dev, bool val)
{
 80023f6:	b580      	push	{r7, lr}
 80023f8:	b082      	sub	sp, #8
 80023fa:	af00      	add	r7, sp, #0
 80023fc:	6078      	str	r0, [r7, #4]
 80023fe:	460b      	mov	r3, r1
 8002400:	70fb      	strb	r3, [r7, #3]
    setBit(dev->sysmask, LEN_SYS_MASK, TXFRS_BIT, val);
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	f103 0011 	add.w	r0, r3, #17
 8002408:	78fb      	ldrb	r3, [r7, #3]
 800240a:	2207      	movs	r2, #7
 800240c:	2104      	movs	r1, #4
 800240e:	f7ff fc26 	bl	8001c5e <setBit>
}
 8002412:	bf00      	nop
 8002414:	3708      	adds	r7, #8
 8002416:	46bd      	mov	sp, r7
 8002418:	bd80      	pop	{r7, pc}

0800241a <dwInterruptOnReceived>:

void dwInterruptOnReceived(dwDeviceTypes_t *dev, bool val)
{
 800241a:	b580      	push	{r7, lr}
 800241c:	b082      	sub	sp, #8
 800241e:	af00      	add	r7, sp, #0
 8002420:	6078      	str	r0, [r7, #4]
 8002422:	460b      	mov	r3, r1
 8002424:	70fb      	strb	r3, [r7, #3]
    setBit(dev->sysmask, LEN_SYS_MASK, RXDFR_BIT, val);
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	f103 0011 	add.w	r0, r3, #17
 800242c:	78fb      	ldrb	r3, [r7, #3]
 800242e:	220d      	movs	r2, #13
 8002430:	2104      	movs	r1, #4
 8002432:	f7ff fc14 	bl	8001c5e <setBit>
    setBit(dev->sysmask, LEN_SYS_MASK, RXFCG_BIT, val);
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	f103 0011 	add.w	r0, r3, #17
 800243c:	78fb      	ldrb	r3, [r7, #3]
 800243e:	220e      	movs	r2, #14
 8002440:	2104      	movs	r1, #4
 8002442:	f7ff fc0c 	bl	8001c5e <setBit>
}
 8002446:	bf00      	nop
 8002448:	3708      	adds	r7, #8
 800244a:	46bd      	mov	sp, r7
 800244c:	bd80      	pop	{r7, pc}

0800244e <dwInterruptOnReceiveFailed>:

void dwInterruptOnReceiveFailed(dwDeviceTypes_t *dev, bool val)
{
 800244e:	b580      	push	{r7, lr}
 8002450:	b082      	sub	sp, #8
 8002452:	af00      	add	r7, sp, #0
 8002454:	6078      	str	r0, [r7, #4]
 8002456:	460b      	mov	r3, r1
 8002458:	70fb      	strb	r3, [r7, #3]
    setBit(dev->sysmask, LEN_SYS_STATUS, LDEERR_BIT, val);
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	f103 0011 	add.w	r0, r3, #17
 8002460:	78fb      	ldrb	r3, [r7, #3]
 8002462:	2212      	movs	r2, #18
 8002464:	2105      	movs	r1, #5
 8002466:	f7ff fbfa 	bl	8001c5e <setBit>
    setBit(dev->sysmask, LEN_SYS_STATUS, RXFCE_BIT, val);
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	f103 0011 	add.w	r0, r3, #17
 8002470:	78fb      	ldrb	r3, [r7, #3]
 8002472:	220f      	movs	r2, #15
 8002474:	2105      	movs	r1, #5
 8002476:	f7ff fbf2 	bl	8001c5e <setBit>
    setBit(dev->sysmask, LEN_SYS_STATUS, RXPHE_BIT, val);
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	f103 0011 	add.w	r0, r3, #17
 8002480:	78fb      	ldrb	r3, [r7, #3]
 8002482:	220c      	movs	r2, #12
 8002484:	2105      	movs	r1, #5
 8002486:	f7ff fbea 	bl	8001c5e <setBit>
    setBit(dev->sysmask, LEN_SYS_STATUS, RXRFSL_BIT, val);
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	f103 0011 	add.w	r0, r3, #17
 8002490:	78fb      	ldrb	r3, [r7, #3]
 8002492:	2210      	movs	r2, #16
 8002494:	2105      	movs	r1, #5
 8002496:	f7ff fbe2 	bl	8001c5e <setBit>
    setBit(dev->sysmask, LEN_SYS_MASK, RXSFDTO_BIT, val);
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	f103 0011 	add.w	r0, r3, #17
 80024a0:	78fb      	ldrb	r3, [r7, #3]
 80024a2:	221a      	movs	r2, #26
 80024a4:	2104      	movs	r1, #4
 80024a6:	f7ff fbda 	bl	8001c5e <setBit>
    setBit(dev->sysmask, LEN_SYS_MASK, AFFREJ_BIT, val);
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	f103 0011 	add.w	r0, r3, #17
 80024b0:	78fb      	ldrb	r3, [r7, #3]
 80024b2:	221d      	movs	r2, #29
 80024b4:	2104      	movs	r1, #4
 80024b6:	f7ff fbd2 	bl	8001c5e <setBit>
}
 80024ba:	bf00      	nop
 80024bc:	3708      	adds	r7, #8
 80024be:	46bd      	mov	sp, r7
 80024c0:	bd80      	pop	{r7, pc}

080024c2 <dwInterruptOnReceiveTimeout>:

void dwInterruptOnReceiveTimeout(dwDeviceTypes_t *dev, bool val)
{
 80024c2:	b580      	push	{r7, lr}
 80024c4:	b082      	sub	sp, #8
 80024c6:	af00      	add	r7, sp, #0
 80024c8:	6078      	str	r0, [r7, #4]
 80024ca:	460b      	mov	r3, r1
 80024cc:	70fb      	strb	r3, [r7, #3]
    setBit(dev->sysmask, LEN_SYS_MASK, RXRFTO_BIT, val);
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	f103 0011 	add.w	r0, r3, #17
 80024d4:	78fb      	ldrb	r3, [r7, #3]
 80024d6:	2211      	movs	r2, #17
 80024d8:	2104      	movs	r1, #4
 80024da:	f7ff fbc0 	bl	8001c5e <setBit>
    setBit(dev->sysmask, LEN_SYS_MASK, RXPTO_BIT, val);
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	f103 0011 	add.w	r0, r3, #17
 80024e4:	78fb      	ldrb	r3, [r7, #3]
 80024e6:	2215      	movs	r2, #21
 80024e8:	2104      	movs	r1, #4
 80024ea:	f7ff fbb8 	bl	8001c5e <setBit>
}
 80024ee:	bf00      	nop
 80024f0:	3708      	adds	r7, #8
 80024f2:	46bd      	mov	sp, r7
 80024f4:	bd80      	pop	{r7, pc}

080024f6 <dwInterruptOnReceiveTimestampAvailable>:

void dwInterruptOnReceiveTimestampAvailable(dwDeviceTypes_t *dev, bool val)
{
 80024f6:	b580      	push	{r7, lr}
 80024f8:	b082      	sub	sp, #8
 80024fa:	af00      	add	r7, sp, #0
 80024fc:	6078      	str	r0, [r7, #4]
 80024fe:	460b      	mov	r3, r1
 8002500:	70fb      	strb	r3, [r7, #3]
    setBit(dev->sysmask, LEN_SYS_MASK, LDEDONE_BIT, val);
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	f103 0011 	add.w	r0, r3, #17
 8002508:	78fb      	ldrb	r3, [r7, #3]
 800250a:	220a      	movs	r2, #10
 800250c:	2104      	movs	r1, #4
 800250e:	f7ff fba6 	bl	8001c5e <setBit>
}
 8002512:	bf00      	nop
 8002514:	3708      	adds	r7, #8
 8002516:	46bd      	mov	sp, r7
 8002518:	bd80      	pop	{r7, pc}

0800251a <dwInterruptOnAutomaticAcknowledgeTrigger>:

void dwInterruptOnAutomaticAcknowledgeTrigger(dwDeviceTypes_t *dev, bool val)
{
 800251a:	b580      	push	{r7, lr}
 800251c:	b082      	sub	sp, #8
 800251e:	af00      	add	r7, sp, #0
 8002520:	6078      	str	r0, [r7, #4]
 8002522:	460b      	mov	r3, r1
 8002524:	70fb      	strb	r3, [r7, #3]
    setBit(dev->sysmask, LEN_SYS_MASK, AAT_BIT, val);
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	f103 0011 	add.w	r0, r3, #17
 800252c:	78fb      	ldrb	r3, [r7, #3]
 800252e:	2203      	movs	r2, #3
 8002530:	2104      	movs	r1, #4
 8002532:	f7ff fb94 	bl	8001c5e <setBit>
}
 8002536:	bf00      	nop
 8002538:	3708      	adds	r7, #8
 800253a:	46bd      	mov	sp, r7
 800253c:	bd80      	pop	{r7, pc}

0800253e <dwClearInterrupts>:

void dwClearInterrupts(dwDeviceTypes_t *dev)
{
 800253e:	b580      	push	{r7, lr}
 8002540:	b082      	sub	sp, #8
 8002542:	af00      	add	r7, sp, #0
 8002544:	6078      	str	r0, [r7, #4]
    memset(dev->sysmask, 0, LEN_SYS_MASK);
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	3311      	adds	r3, #17
 800254a:	2204      	movs	r2, #4
 800254c:	2100      	movs	r1, #0
 800254e:	4618      	mov	r0, r3
 8002550:	f004 fb3c 	bl	8006bcc <memset>
}
 8002554:	bf00      	nop
 8002556:	3708      	adds	r7, #8
 8002558:	46bd      	mov	sp, r7
 800255a:	bd80      	pop	{r7, pc}

0800255c <dwIdle>:

void dwIdle(dwDeviceTypes_t *dev)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	b084      	sub	sp, #16
 8002560:	af02      	add	r7, sp, #8
 8002562:	6078      	str	r0, [r7, #4]
    memset(dev->sysctrl, 0, LEN_SYS_CTRL);
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	3304      	adds	r3, #4
 8002568:	2204      	movs	r2, #4
 800256a:	2100      	movs	r1, #0
 800256c:	4618      	mov	r0, r3
 800256e:	f004 fb2d 	bl	8006bcc <memset>
    dev->sysctrl[0] |= 1 << TRXOFF_BIT;
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	791b      	ldrb	r3, [r3, #4]
 8002576:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800257a:	b2da      	uxtb	r2, r3
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	711a      	strb	r2, [r3, #4]
    dev->deviceMode = IDLE_MODE;
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	2200      	movs	r2, #0
 8002584:	721a      	strb	r2, [r3, #8]
    dwSpiWrite(dev, SYS_CTRL, NO_SUB, dev->sysctrl, LEN_SYS_CTRL);
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	3304      	adds	r3, #4
 800258a:	2204      	movs	r2, #4
 800258c:	9200      	str	r2, [sp, #0]
 800258e:	2200      	movs	r2, #0
 8002590:	210d      	movs	r1, #13
 8002592:	6878      	ldr	r0, [r7, #4]
 8002594:	f001 fdc2 	bl	800411c <dwSpiWrite>
}
 8002598:	bf00      	nop
 800259a:	3708      	adds	r7, #8
 800259c:	46bd      	mov	sp, r7
 800259e:	bd80      	pop	{r7, pc}

080025a0 <dwNewReceive>:
    else regval &= DRX_CARRIER_INT_MASK ;                               // make sure upper bits are clear if not sign extending
    return (int32_t) regval ; // cast unsigned value to signed quantity.
}

void dwNewReceive(dwDeviceTypes_t *dev)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	b082      	sub	sp, #8
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
    dwIdle(dev);
 80025a8:	6878      	ldr	r0, [r7, #4]
 80025aa:	f7ff ffd7 	bl	800255c <dwIdle>
    memset(dev->sysctrl, 0, LEN_SYS_CTRL);
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	3304      	adds	r3, #4
 80025b2:	2204      	movs	r2, #4
 80025b4:	2100      	movs	r1, #0
 80025b6:	4618      	mov	r0, r3
 80025b8:	f004 fb08 	bl	8006bcc <memset>
    dwClearReceiveStatus(dev);
 80025bc:	6878      	ldr	r0, [r7, #4]
 80025be:	f000 fda5 	bl	800310c <dwClearReceiveStatus>
    dev->deviceMode = RX_MODE;
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	2201      	movs	r2, #1
 80025c6:	721a      	strb	r2, [r3, #8]
}
 80025c8:	bf00      	nop
 80025ca:	3708      	adds	r7, #8
 80025cc:	46bd      	mov	sp, r7
 80025ce:	bd80      	pop	{r7, pc}

080025d0 <dwStartReceive>:

void dwStartReceive(dwDeviceTypes_t *dev)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b084      	sub	sp, #16
 80025d4:	af02      	add	r7, sp, #8
 80025d6:	6078      	str	r0, [r7, #4]
    setBit(dev->sysctrl, LEN_SYS_CTRL, SFCST_BIT, !dev->frameCheck);
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	1d18      	adds	r0, r3, #4
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	bf14      	ite	ne
 80025e6:	2301      	movne	r3, #1
 80025e8:	2300      	moveq	r3, #0
 80025ea:	b2db      	uxtb	r3, r3
 80025ec:	f083 0301 	eor.w	r3, r3, #1
 80025f0:	b2db      	uxtb	r3, r3
 80025f2:	f003 0301 	and.w	r3, r3, #1
 80025f6:	b2db      	uxtb	r3, r3
 80025f8:	2200      	movs	r2, #0
 80025fa:	2104      	movs	r1, #4
 80025fc:	f7ff fb2f 	bl	8001c5e <setBit>
    setBit(dev->sysctrl, LEN_SYS_CTRL, RXENAB_BIT, true);
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	1d18      	adds	r0, r3, #4
 8002604:	2301      	movs	r3, #1
 8002606:	2208      	movs	r2, #8
 8002608:	2104      	movs	r1, #4
 800260a:	f7ff fb28 	bl	8001c5e <setBit>
    dwSpiWrite(dev, SYS_CTRL, NO_SUB, dev->sysctrl, LEN_SYS_CTRL);
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	3304      	adds	r3, #4
 8002612:	2204      	movs	r2, #4
 8002614:	9200      	str	r2, [sp, #0]
 8002616:	2200      	movs	r2, #0
 8002618:	210d      	movs	r1, #13
 800261a:	6878      	ldr	r0, [r7, #4]
 800261c:	f001 fd7e 	bl	800411c <dwSpiWrite>
}
 8002620:	bf00      	nop
 8002622:	3708      	adds	r7, #8
 8002624:	46bd      	mov	sp, r7
 8002626:	bd80      	pop	{r7, pc}

08002628 <dwNewTransmit>:

void dwNewTransmit(dwDeviceTypes_t *dev)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	b082      	sub	sp, #8
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
    dwIdle(dev);
 8002630:	6878      	ldr	r0, [r7, #4]
 8002632:	f7ff ff93 	bl	800255c <dwIdle>
    memset(dev->sysctrl, 0, LEN_SYS_CTRL);
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	3304      	adds	r3, #4
 800263a:	2204      	movs	r2, #4
 800263c:	2100      	movs	r1, #0
 800263e:	4618      	mov	r0, r3
 8002640:	f004 fac4 	bl	8006bcc <memset>
    dwClearTransmitStatus(dev);
 8002644:	6878      	ldr	r0, [r7, #4]
 8002646:	f000 fd73 	bl	8003130 <dwClearTransmitStatus>
    dev->deviceMode = TX_MODE;
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	2202      	movs	r2, #2
 800264e:	721a      	strb	r2, [r3, #8]
}
 8002650:	bf00      	nop
 8002652:	3708      	adds	r7, #8
 8002654:	46bd      	mov	sp, r7
 8002656:	bd80      	pop	{r7, pc}

08002658 <dwStartTransmit>:

void dwStartTransmit(dwDeviceTypes_t *dev)
{
 8002658:	b580      	push	{r7, lr}
 800265a:	b084      	sub	sp, #16
 800265c:	af02      	add	r7, sp, #8
 800265e:	6078      	str	r0, [r7, #4]
    dwWriteTransmitFrameControlRegister(dev);
 8002660:	6878      	ldr	r0, [r7, #4]
 8002662:	f7ff fe40 	bl	80022e6 <dwWriteTransmitFrameControlRegister>
    setBit(dev->sysctrl, LEN_SYS_CTRL, SFCST_BIT, !dev->frameCheck);
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	1d18      	adds	r0, r3, #4
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8002670:	2b00      	cmp	r3, #0
 8002672:	bf14      	ite	ne
 8002674:	2301      	movne	r3, #1
 8002676:	2300      	moveq	r3, #0
 8002678:	b2db      	uxtb	r3, r3
 800267a:	f083 0301 	eor.w	r3, r3, #1
 800267e:	b2db      	uxtb	r3, r3
 8002680:	f003 0301 	and.w	r3, r3, #1
 8002684:	b2db      	uxtb	r3, r3
 8002686:	2200      	movs	r2, #0
 8002688:	2104      	movs	r1, #4
 800268a:	f7ff fae8 	bl	8001c5e <setBit>
    setBit(dev->sysctrl, LEN_SYS_CTRL, TXSTRT_BIT, true);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	1d18      	adds	r0, r3, #4
 8002692:	2301      	movs	r3, #1
 8002694:	2201      	movs	r2, #1
 8002696:	2104      	movs	r1, #4
 8002698:	f7ff fae1 	bl	8001c5e <setBit>
    dwSpiWrite(dev, SYS_CTRL, NO_SUB, dev->sysctrl, LEN_SYS_CTRL);
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	3304      	adds	r3, #4
 80026a0:	2204      	movs	r2, #4
 80026a2:	9200      	str	r2, [sp, #0]
 80026a4:	2200      	movs	r2, #0
 80026a6:	210d      	movs	r1, #13
 80026a8:	6878      	ldr	r0, [r7, #4]
 80026aa:	f001 fd37 	bl	800411c <dwSpiWrite>
    if (dev->permanentReceive)
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d00d      	beq.n	80026d4 <dwStartTransmit+0x7c>
    {
        memset(dev->sysctrl, 0, LEN_SYS_CTRL);
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	3304      	adds	r3, #4
 80026bc:	2204      	movs	r2, #4
 80026be:	2100      	movs	r1, #0
 80026c0:	4618      	mov	r0, r3
 80026c2:	f004 fa83 	bl	8006bcc <memset>
        dev->deviceMode = RX_MODE;
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	2201      	movs	r2, #1
 80026ca:	721a      	strb	r2, [r3, #8]
        dwStartReceive(dev);
 80026cc:	6878      	ldr	r0, [r7, #4]
 80026ce:	f7ff ff7f 	bl	80025d0 <dwStartReceive>
    }
    else
    {
        dev->deviceMode = IDLE_MODE;
    }
}
 80026d2:	e00b      	b.n	80026ec <dwStartTransmit+0x94>
    else if (dev->wait4resp)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d003      	beq.n	80026e6 <dwStartTransmit+0x8e>
        dev->deviceMode = RX_MODE;
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	2201      	movs	r2, #1
 80026e2:	721a      	strb	r2, [r3, #8]
}
 80026e4:	e002      	b.n	80026ec <dwStartTransmit+0x94>
        dev->deviceMode = IDLE_MODE;
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	2200      	movs	r2, #0
 80026ea:	721a      	strb	r2, [r3, #8]
}
 80026ec:	bf00      	nop
 80026ee:	3708      	adds	r7, #8
 80026f0:	46bd      	mov	sp, r7
 80026f2:	bd80      	pop	{r7, pc}

080026f4 <dwNewConfiguration>:

void dwNewConfiguration(dwDeviceTypes_t *dev)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	b082      	sub	sp, #8
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	6078      	str	r0, [r7, #4]
    dwIdle(dev);
 80026fc:	6878      	ldr	r0, [r7, #4]
 80026fe:	f7ff ff2d 	bl	800255c <dwIdle>
    dwReadNetworkIdAndDeviceAddress(dev);
 8002702:	6878      	ldr	r0, [r7, #4]
 8002704:	f7ff fd78 	bl	80021f8 <dwReadNetworkIdAndDeviceAddress>
    dwReadSystemConfigurationRegister(dev);
 8002708:	6878      	ldr	r0, [r7, #4]
 800270a:	f7ff fd42 	bl	8002192 <dwReadSystemConfigurationRegister>
    dwReadChannelControlRegister(dev);
 800270e:	6878      	ldr	r0, [r7, #4]
 8002710:	f7ff fdb6 	bl	8002280 <dwReadChannelControlRegister>
    dwReadTransmitFrameControlRegister(dev);
 8002714:	6878      	ldr	r0, [r7, #4]
 8002716:	f7ff fdd5 	bl	80022c4 <dwReadTransmitFrameControlRegister>
    dwReadSystemEventMaskRegister(dev);
 800271a:	6878      	ldr	r0, [r7, #4]
 800271c:	f7ff fd8e 	bl	800223c <dwReadSystemEventMaskRegister>
}
 8002720:	bf00      	nop
 8002722:	3708      	adds	r7, #8
 8002724:	46bd      	mov	sp, r7
 8002726:	bd80      	pop	{r7, pc}

08002728 <dwCommitConfiguration>:

void dwCommitConfiguration(dwDeviceTypes_t *dev)
{
 8002728:	b580      	push	{r7, lr}
 800272a:	b084      	sub	sp, #16
 800272c:	af02      	add	r7, sp, #8
 800272e:	6078      	str	r0, [r7, #4]
    // write all configurations back to device
    dwWriteNetworkIdAndDeviceAddress(dev);
 8002730:	6878      	ldr	r0, [r7, #4]
 8002732:	f7ff fd72 	bl	800221a <dwWriteNetworkIdAndDeviceAddress>
    dwWriteSystemConfigurationRegister(dev);
 8002736:	6878      	ldr	r0, [r7, #4]
 8002738:	f7ff fd3c 	bl	80021b4 <dwWriteSystemConfigurationRegister>
    dwWriteChannelControlRegister(dev);
 800273c:	6878      	ldr	r0, [r7, #4]
 800273e:	f7ff fdb0 	bl	80022a2 <dwWriteChannelControlRegister>
    dwWriteTransmitFrameControlRegister(dev);
 8002742:	6878      	ldr	r0, [r7, #4]
 8002744:	f7ff fdcf 	bl	80022e6 <dwWriteTransmitFrameControlRegister>
    dwWriteSystemEventMaskRegister(dev);
 8002748:	6878      	ldr	r0, [r7, #4]
 800274a:	f7ff fd88 	bl	800225e <dwWriteSystemEventMaskRegister>
    // tune according to configuration
    dwTune(dev);
 800274e:	6878      	ldr	r0, [r7, #4]
 8002750:	f000 fdc6 	bl	80032e0 <dwTune>
    // uint8_t antennaDelayBytes[LEN_STAMP];
    // writeValueToBytes(antennaDelayBytes, 16384, LEN_STAMP);
    // dev->antennaDelay.setTimestamp(antennaDelayBytes);
    // dwSpiRead(dev, TX_ANTD, NO_SUB, antennaDelayBytes, LEN_TX_ANTD);
    // dwSpiRead(dev, LDE_IF, LDE_RXANTD_SUB, antennaDelayBytes, LEN_LDE_RXANTD);
    dwSpiWrite(dev, TX_ANTD, NO_SUB, dev->antennaDelay.timeRaw, LEN_TX_ANTD);
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	3330      	adds	r3, #48	; 0x30
 8002758:	2202      	movs	r2, #2
 800275a:	9200      	str	r2, [sp, #0]
 800275c:	2200      	movs	r2, #0
 800275e:	2118      	movs	r1, #24
 8002760:	6878      	ldr	r0, [r7, #4]
 8002762:	f001 fcdb 	bl	800411c <dwSpiWrite>
    dwSpiWrite(dev, LDE_IF, LDE_RXANTD_SUB, dev->antennaDelay.timeRaw, LEN_LDE_RXANTD);
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	3330      	adds	r3, #48	; 0x30
 800276a:	2202      	movs	r2, #2
 800276c:	9200      	str	r2, [sp, #0]
 800276e:	f641 0204 	movw	r2, #6148	; 0x1804
 8002772:	212e      	movs	r1, #46	; 0x2e
 8002774:	6878      	ldr	r0, [r7, #4]
 8002776:	f001 fcd1 	bl	800411c <dwSpiWrite>
}
 800277a:	bf00      	nop
 800277c:	3708      	adds	r7, #8
 800277e:	46bd      	mov	sp, r7
 8002780:	bd80      	pop	{r7, pc}

08002782 <dwSuppressFrameCheck>:
    dev->wait4resp = val;
    setBit(dev->sysctrl, LEN_SYS_CTRL, WAIT4RESP_BIT, val);
}

void dwSuppressFrameCheck(dwDeviceTypes_t *dev, bool val)
{
 8002782:	b480      	push	{r7}
 8002784:	b083      	sub	sp, #12
 8002786:	af00      	add	r7, sp, #0
 8002788:	6078      	str	r0, [r7, #4]
 800278a:	460b      	mov	r3, r1
 800278c:	70fb      	strb	r3, [r7, #3]
    dev->frameCheck = !val;
 800278e:	78fb      	ldrb	r3, [r7, #3]
 8002790:	2b00      	cmp	r3, #0
 8002792:	bf14      	ite	ne
 8002794:	2301      	movne	r3, #1
 8002796:	2300      	moveq	r3, #0
 8002798:	b2db      	uxtb	r3, r3
 800279a:	f083 0301 	eor.w	r3, r3, #1
 800279e:	b2db      	uxtb	r3, r3
 80027a0:	f003 0301 	and.w	r3, r3, #1
 80027a4:	b2da      	uxtb	r2, r3
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
}
 80027ac:	bf00      	nop
 80027ae:	370c      	adds	r7, #12
 80027b0:	46bd      	mov	sp, r7
 80027b2:	bc80      	pop	{r7}
 80027b4:	4770      	bx	lr

080027b6 <dwUseSmartPower>:

void dwUseSmartPower(dwDeviceTypes_t *dev, bool smartPower)
{
 80027b6:	b580      	push	{r7, lr}
 80027b8:	b082      	sub	sp, #8
 80027ba:	af00      	add	r7, sp, #0
 80027bc:	6078      	str	r0, [r7, #4]
 80027be:	460b      	mov	r3, r1
 80027c0:	70fb      	strb	r3, [r7, #3]
    dev->smartPower = smartPower;
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	78fa      	ldrb	r2, [r7, #3]
 80027c6:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
    setBit(dev->syscfg, LEN_SYS_CFG, DIS_STXP_BIT, !smartPower);
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	f103 000d 	add.w	r0, r3, #13
 80027d0:	78fb      	ldrb	r3, [r7, #3]
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	bf14      	ite	ne
 80027d6:	2301      	movne	r3, #1
 80027d8:	2300      	moveq	r3, #0
 80027da:	b2db      	uxtb	r3, r3
 80027dc:	f083 0301 	eor.w	r3, r3, #1
 80027e0:	b2db      	uxtb	r3, r3
 80027e2:	f003 0301 	and.w	r3, r3, #1
 80027e6:	b2db      	uxtb	r3, r3
 80027e8:	2212      	movs	r2, #18
 80027ea:	2104      	movs	r1, #4
 80027ec:	f7ff fa37 	bl	8001c5e <setBit>
}
 80027f0:	bf00      	nop
 80027f2:	3708      	adds	r7, #8
 80027f4:	46bd      	mov	sp, r7
 80027f6:	bd80      	pop	{r7, pc}

080027f8 <dwSetDataRate>:
    delayBytes[1] &= 0xFE;
    dwSpiWrite(dev, DX_TIME, NO_SUB, delayBytes, LEN_DX_TIME);
}

void dwSetDataRate(dwDeviceTypes_t *dev, uint8_t rate)
{
 80027f8:	b580      	push	{r7, lr}
 80027fa:	b086      	sub	sp, #24
 80027fc:	af02      	add	r7, sp, #8
 80027fe:	6078      	str	r0, [r7, #4]
 8002800:	460b      	mov	r3, r1
 8002802:	70fb      	strb	r3, [r7, #3]
    rate &= 0x03;
 8002804:	78fb      	ldrb	r3, [r7, #3]
 8002806:	f003 0303 	and.w	r3, r3, #3
 800280a:	70fb      	strb	r3, [r7, #3]
    dev->txfctrl[1] &= 0x83;
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	7fdb      	ldrb	r3, [r3, #31]
 8002810:	f023 037c 	bic.w	r3, r3, #124	; 0x7c
 8002814:	b2da      	uxtb	r2, r3
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	77da      	strb	r2, [r3, #31]
    dev->txfctrl[1] |= (uint8_t)((rate << 5) & 0xFF);
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	7fda      	ldrb	r2, [r3, #31]
 800281e:	78fb      	ldrb	r3, [r7, #3]
 8002820:	015b      	lsls	r3, r3, #5
 8002822:	b2db      	uxtb	r3, r3
 8002824:	4313      	orrs	r3, r2
 8002826:	b2da      	uxtb	r2, r3
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	77da      	strb	r2, [r3, #31]
    // special 110kbps flag
    if (rate == TRX_RATE_110KBPS)
 800282c:	78fb      	ldrb	r3, [r7, #3]
 800282e:	2b00      	cmp	r3, #0
 8002830:	d108      	bne.n	8002844 <dwSetDataRate+0x4c>
    {
        setBit(dev->syscfg, LEN_SYS_CFG, RXM110K_BIT, true);
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	f103 000d 	add.w	r0, r3, #13
 8002838:	2301      	movs	r3, #1
 800283a:	2216      	movs	r2, #22
 800283c:	2104      	movs	r1, #4
 800283e:	f7ff fa0e 	bl	8001c5e <setBit>
 8002842:	e007      	b.n	8002854 <dwSetDataRate+0x5c>
    }
    else
    {
        setBit(dev->syscfg, LEN_SYS_CFG, RXM110K_BIT, false);
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	f103 000d 	add.w	r0, r3, #13
 800284a:	2300      	movs	r3, #0
 800284c:	2216      	movs	r2, #22
 800284e:	2104      	movs	r1, #4
 8002850:	f7ff fa05 	bl	8001c5e <setBit>
    }
    // SFD mode and type (non-configurable, as in Table )
    if (rate == TRX_RATE_6800KBPS)
 8002854:	78fb      	ldrb	r3, [r7, #3]
 8002856:	2b02      	cmp	r3, #2
 8002858:	d118      	bne.n	800288c <dwSetDataRate+0x94>
    {
        setBit(dev->chanctrl, LEN_CHAN_CTRL, DWSFD_BIT, false);
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	f103 0015 	add.w	r0, r3, #21
 8002860:	2300      	movs	r3, #0
 8002862:	2211      	movs	r2, #17
 8002864:	2104      	movs	r1, #4
 8002866:	f7ff f9fa 	bl	8001c5e <setBit>
        setBit(dev->chanctrl, LEN_CHAN_CTRL, TNSSFD_BIT, false);
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	f103 0015 	add.w	r0, r3, #21
 8002870:	2300      	movs	r3, #0
 8002872:	2214      	movs	r2, #20
 8002874:	2104      	movs	r1, #4
 8002876:	f7ff f9f2 	bl	8001c5e <setBit>
        setBit(dev->chanctrl, LEN_CHAN_CTRL, RNSSFD_BIT, false);
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	f103 0015 	add.w	r0, r3, #21
 8002880:	2300      	movs	r3, #0
 8002882:	2215      	movs	r2, #21
 8002884:	2104      	movs	r1, #4
 8002886:	f7ff f9ea 	bl	8001c5e <setBit>
 800288a:	e017      	b.n	80028bc <dwSetDataRate+0xc4>
    }
    else
    {
        setBit(dev->chanctrl, LEN_CHAN_CTRL, DWSFD_BIT, true);
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	f103 0015 	add.w	r0, r3, #21
 8002892:	2301      	movs	r3, #1
 8002894:	2211      	movs	r2, #17
 8002896:	2104      	movs	r1, #4
 8002898:	f7ff f9e1 	bl	8001c5e <setBit>
        setBit(dev->chanctrl, LEN_CHAN_CTRL, TNSSFD_BIT, true);
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	f103 0015 	add.w	r0, r3, #21
 80028a2:	2301      	movs	r3, #1
 80028a4:	2214      	movs	r2, #20
 80028a6:	2104      	movs	r1, #4
 80028a8:	f7ff f9d9 	bl	8001c5e <setBit>
        setBit(dev->chanctrl, LEN_CHAN_CTRL, RNSSFD_BIT, true);
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	f103 0015 	add.w	r0, r3, #21
 80028b2:	2301      	movs	r3, #1
 80028b4:	2215      	movs	r2, #21
 80028b6:	2104      	movs	r1, #4
 80028b8:	f7ff f9d1 	bl	8001c5e <setBit>
    }
    uint8_t sfdLength;
    if (rate == TRX_RATE_6800KBPS)
 80028bc:	78fb      	ldrb	r3, [r7, #3]
 80028be:	2b02      	cmp	r3, #2
 80028c0:	d102      	bne.n	80028c8 <dwSetDataRate+0xd0>
    {
        sfdLength = 0x08;
 80028c2:	2308      	movs	r3, #8
 80028c4:	73fb      	strb	r3, [r7, #15]
 80028c6:	e007      	b.n	80028d8 <dwSetDataRate+0xe0>
    }
    else if (rate == TRX_RATE_850KBPS)
 80028c8:	78fb      	ldrb	r3, [r7, #3]
 80028ca:	2b01      	cmp	r3, #1
 80028cc:	d102      	bne.n	80028d4 <dwSetDataRate+0xdc>
    {
        sfdLength = 0x10;
 80028ce:	2310      	movs	r3, #16
 80028d0:	73fb      	strb	r3, [r7, #15]
 80028d2:	e001      	b.n	80028d8 <dwSetDataRate+0xe0>
    }
    else
    {
        sfdLength = 0x40;
 80028d4:	2340      	movs	r3, #64	; 0x40
 80028d6:	73fb      	strb	r3, [r7, #15]
    }
    dwSpiWrite(dev, USR_SFD, SFD_LENGTH_SUB, &sfdLength, LEN_SFD_LENGTH);
 80028d8:	f107 030f 	add.w	r3, r7, #15
 80028dc:	2201      	movs	r2, #1
 80028de:	9200      	str	r2, [sp, #0]
 80028e0:	2200      	movs	r2, #0
 80028e2:	2121      	movs	r1, #33	; 0x21
 80028e4:	6878      	ldr	r0, [r7, #4]
 80028e6:	f001 fc19 	bl	800411c <dwSpiWrite>
    dev->dataRate = rate;
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	78fa      	ldrb	r2, [r7, #3]
 80028ee:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
}
 80028f2:	bf00      	nop
 80028f4:	3710      	adds	r7, #16
 80028f6:	46bd      	mov	sp, r7
 80028f8:	bd80      	pop	{r7, pc}

080028fa <dwSetPulseFrequency>:

void dwSetPulseFrequency(dwDeviceTypes_t *dev, uint8_t freq)
{
 80028fa:	b480      	push	{r7}
 80028fc:	b083      	sub	sp, #12
 80028fe:	af00      	add	r7, sp, #0
 8002900:	6078      	str	r0, [r7, #4]
 8002902:	460b      	mov	r3, r1
 8002904:	70fb      	strb	r3, [r7, #3]
    freq &= 0x03;
 8002906:	78fb      	ldrb	r3, [r7, #3]
 8002908:	f003 0303 	and.w	r3, r3, #3
 800290c:	70fb      	strb	r3, [r7, #3]
    dev->txfctrl[2] &= 0xFC;
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002914:	f023 0303 	bic.w	r3, r3, #3
 8002918:	b2da      	uxtb	r2, r3
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	f883 2020 	strb.w	r2, [r3, #32]
    dev->txfctrl[2] |= (uint8_t)(freq & 0xFF);
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	f893 2020 	ldrb.w	r2, [r3, #32]
 8002926:	78fb      	ldrb	r3, [r7, #3]
 8002928:	4313      	orrs	r3, r2
 800292a:	b2da      	uxtb	r2, r3
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	f883 2020 	strb.w	r2, [r3, #32]
    dev->chanctrl[2] &= 0xF3;
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	7ddb      	ldrb	r3, [r3, #23]
 8002936:	f023 030c 	bic.w	r3, r3, #12
 800293a:	b2da      	uxtb	r2, r3
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	75da      	strb	r2, [r3, #23]
    dev->chanctrl[2] |= (uint8_t)((freq << 2) & 0xFF);
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	7dda      	ldrb	r2, [r3, #23]
 8002944:	78fb      	ldrb	r3, [r7, #3]
 8002946:	009b      	lsls	r3, r3, #2
 8002948:	b2db      	uxtb	r3, r3
 800294a:	4313      	orrs	r3, r2
 800294c:	b2da      	uxtb	r2, r3
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	75da      	strb	r2, [r3, #23]
    dev->pulseFrequency = freq;
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	78fa      	ldrb	r2, [r7, #3]
 8002956:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
}
 800295a:	bf00      	nop
 800295c:	370c      	adds	r7, #12
 800295e:	46bd      	mov	sp, r7
 8002960:	bc80      	pop	{r7}
 8002962:	4770      	bx	lr

08002964 <dwSetPreambleLength>:
{
    return dev->pulseFrequency;
}

void dwSetPreambleLength(dwDeviceTypes_t *dev, uint8_t prealen)
{
 8002964:	b480      	push	{r7}
 8002966:	b083      	sub	sp, #12
 8002968:	af00      	add	r7, sp, #0
 800296a:	6078      	str	r0, [r7, #4]
 800296c:	460b      	mov	r3, r1
 800296e:	70fb      	strb	r3, [r7, #3]
    prealen &= 0x0F;
 8002970:	78fb      	ldrb	r3, [r7, #3]
 8002972:	f003 030f 	and.w	r3, r3, #15
 8002976:	70fb      	strb	r3, [r7, #3]
    dev->txfctrl[2] &= 0xC3;
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800297e:	f023 033c 	bic.w	r3, r3, #60	; 0x3c
 8002982:	b2da      	uxtb	r2, r3
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	f883 2020 	strb.w	r2, [r3, #32]
    dev->txfctrl[2] |= (uint8_t)((prealen << 2) & 0xFF);
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	f893 2020 	ldrb.w	r2, [r3, #32]
 8002990:	78fb      	ldrb	r3, [r7, #3]
 8002992:	009b      	lsls	r3, r3, #2
 8002994:	b2db      	uxtb	r3, r3
 8002996:	4313      	orrs	r3, r2
 8002998:	b2da      	uxtb	r2, r3
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	f883 2020 	strb.w	r2, [r3, #32]
    if (prealen == TX_PREAMBLE_LEN_64 || prealen == TX_PREAMBLE_LEN_128)
 80029a0:	78fb      	ldrb	r3, [r7, #3]
 80029a2:	2b01      	cmp	r3, #1
 80029a4:	d002      	beq.n	80029ac <dwSetPreambleLength+0x48>
 80029a6:	78fb      	ldrb	r3, [r7, #3]
 80029a8:	2b05      	cmp	r3, #5
 80029aa:	d104      	bne.n	80029b6 <dwSetPreambleLength+0x52>
    {
        dev->pacSize = PAC_SIZE_8;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	2208      	movs	r2, #8
 80029b0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 80029b4:	e016      	b.n	80029e4 <dwSetPreambleLength+0x80>
    }
    else if (prealen == TX_PREAMBLE_LEN_256 || prealen == TX_PREAMBLE_LEN_512)
 80029b6:	78fb      	ldrb	r3, [r7, #3]
 80029b8:	2b09      	cmp	r3, #9
 80029ba:	d002      	beq.n	80029c2 <dwSetPreambleLength+0x5e>
 80029bc:	78fb      	ldrb	r3, [r7, #3]
 80029be:	2b0d      	cmp	r3, #13
 80029c0:	d104      	bne.n	80029cc <dwSetPreambleLength+0x68>
    {
        dev->pacSize = PAC_SIZE_16;
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	2210      	movs	r2, #16
 80029c6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 80029ca:	e00b      	b.n	80029e4 <dwSetPreambleLength+0x80>
    }
    else if (prealen == TX_PREAMBLE_LEN_1024)
 80029cc:	78fb      	ldrb	r3, [r7, #3]
 80029ce:	2b02      	cmp	r3, #2
 80029d0:	d104      	bne.n	80029dc <dwSetPreambleLength+0x78>
    {
        dev->pacSize = PAC_SIZE_32;
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	2220      	movs	r2, #32
 80029d6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 80029da:	e003      	b.n	80029e4 <dwSetPreambleLength+0x80>
    }
    else
    {
        dev->pacSize = PAC_SIZE_64;
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	2240      	movs	r2, #64	; 0x40
 80029e0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    }
    dev->preambleLength = prealen;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	78fa      	ldrb	r2, [r7, #3]
 80029e8:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 80029ec:	bf00      	nop
 80029ee:	370c      	adds	r7, #12
 80029f0:	46bd      	mov	sp, r7
 80029f2:	bc80      	pop	{r7}
 80029f4:	4770      	bx	lr

080029f6 <dwUseExtendedFrameLength>:

void dwUseExtendedFrameLength(dwDeviceTypes_t *dev, bool val)
{
 80029f6:	b480      	push	{r7}
 80029f8:	b083      	sub	sp, #12
 80029fa:	af00      	add	r7, sp, #0
 80029fc:	6078      	str	r0, [r7, #4]
 80029fe:	460b      	mov	r3, r1
 8002a00:	70fb      	strb	r3, [r7, #3]
    dev->extendedFrameLength = (val ? FRAME_LENGTH_EXTENDED : FRAME_LENGTH_NORMAL);
 8002a02:	78fb      	ldrb	r3, [r7, #3]
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d001      	beq.n	8002a0c <dwUseExtendedFrameLength+0x16>
 8002a08:	2203      	movs	r2, #3
 8002a0a:	e000      	b.n	8002a0e <dwUseExtendedFrameLength+0x18>
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
    dev->syscfg[2] &= 0xFC;
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	7bdb      	ldrb	r3, [r3, #15]
 8002a18:	f023 0303 	bic.w	r3, r3, #3
 8002a1c:	b2da      	uxtb	r2, r3
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	73da      	strb	r2, [r3, #15]
    dev->syscfg[2] |= dev->extendedFrameLength;
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	7bda      	ldrb	r2, [r3, #15]
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8002a2c:	4313      	orrs	r3, r2
 8002a2e:	b2da      	uxtb	r2, r3
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	73da      	strb	r2, [r3, #15]
}
 8002a34:	bf00      	nop
 8002a36:	370c      	adds	r7, #12
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	bc80      	pop	{r7}
 8002a3c:	4770      	bx	lr

08002a3e <dwSetChannel>:
{
    dev->permanentReceive = val;
}

void dwSetChannel(dwDeviceTypes_t *dev, uint8_t channel)
{
 8002a3e:	b480      	push	{r7}
 8002a40:	b083      	sub	sp, #12
 8002a42:	af00      	add	r7, sp, #0
 8002a44:	6078      	str	r0, [r7, #4]
 8002a46:	460b      	mov	r3, r1
 8002a48:	70fb      	strb	r3, [r7, #3]
    channel &= 0xF;
 8002a4a:	78fb      	ldrb	r3, [r7, #3]
 8002a4c:	f003 030f 	and.w	r3, r3, #15
 8002a50:	70fb      	strb	r3, [r7, #3]
    dev->chanctrl[0] = ((channel | (channel << 4)) & 0xFF);
 8002a52:	78fb      	ldrb	r3, [r7, #3]
 8002a54:	011b      	lsls	r3, r3, #4
 8002a56:	b25a      	sxtb	r2, r3
 8002a58:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002a5c:	4313      	orrs	r3, r2
 8002a5e:	b25b      	sxtb	r3, r3
 8002a60:	b2da      	uxtb	r2, r3
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	755a      	strb	r2, [r3, #21]
    dev->channel = channel;
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	78fa      	ldrb	r2, [r7, #3]
 8002a6a:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
}
 8002a6e:	bf00      	nop
 8002a70:	370c      	adds	r7, #12
 8002a72:	46bd      	mov	sp, r7
 8002a74:	bc80      	pop	{r7}
 8002a76:	4770      	bx	lr

08002a78 <dwSetPreambleCode>:

void dwSetPreambleCode(dwDeviceTypes_t *dev, uint8_t preacode)
{
 8002a78:	b480      	push	{r7}
 8002a7a:	b083      	sub	sp, #12
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	6078      	str	r0, [r7, #4]
 8002a80:	460b      	mov	r3, r1
 8002a82:	70fb      	strb	r3, [r7, #3]
    preacode &= 0x1F;
 8002a84:	78fb      	ldrb	r3, [r7, #3]
 8002a86:	f003 031f 	and.w	r3, r3, #31
 8002a8a:	70fb      	strb	r3, [r7, #3]
    dev->chanctrl[2] &= 0x3F;
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	7ddb      	ldrb	r3, [r3, #23]
 8002a90:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002a94:	b2da      	uxtb	r2, r3
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	75da      	strb	r2, [r3, #23]
    dev->chanctrl[2] |= ((preacode << 6) & 0xFF);
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	7ddb      	ldrb	r3, [r3, #23]
 8002a9e:	b25a      	sxtb	r2, r3
 8002aa0:	78fb      	ldrb	r3, [r7, #3]
 8002aa2:	019b      	lsls	r3, r3, #6
 8002aa4:	b25b      	sxtb	r3, r3
 8002aa6:	4313      	orrs	r3, r2
 8002aa8:	b25b      	sxtb	r3, r3
 8002aaa:	b2da      	uxtb	r2, r3
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	75da      	strb	r2, [r3, #23]
    dev->chanctrl[3] = 0x00;
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	2200      	movs	r2, #0
 8002ab4:	761a      	strb	r2, [r3, #24]
    dev->chanctrl[3] = ((((preacode >> 2) & 0x07) | (preacode << 3)) & 0xFF);
 8002ab6:	78fb      	ldrb	r3, [r7, #3]
 8002ab8:	089b      	lsrs	r3, r3, #2
 8002aba:	b2db      	uxtb	r3, r3
 8002abc:	b25b      	sxtb	r3, r3
 8002abe:	f003 0307 	and.w	r3, r3, #7
 8002ac2:	b25a      	sxtb	r2, r3
 8002ac4:	78fb      	ldrb	r3, [r7, #3]
 8002ac6:	00db      	lsls	r3, r3, #3
 8002ac8:	b25b      	sxtb	r3, r3
 8002aca:	4313      	orrs	r3, r2
 8002acc:	b25b      	sxtb	r3, r3
 8002ace:	b2da      	uxtb	r2, r3
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	761a      	strb	r2, [r3, #24]
    dev->preambleCode = preacode;
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	78fa      	ldrb	r2, [r7, #3]
 8002ad8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
}
 8002adc:	bf00      	nop
 8002ade:	370c      	adds	r7, #12
 8002ae0:	46bd      	mov	sp, r7
 8002ae2:	bc80      	pop	{r7}
 8002ae4:	4770      	bx	lr

08002ae6 <dwSetDefaults>:

void dwSetDefaults(dwDeviceTypes_t *dev)
{
 8002ae6:	b580      	push	{r7, lr}
 8002ae8:	b082      	sub	sp, #8
 8002aea:	af00      	add	r7, sp, #0
 8002aec:	6078      	str	r0, [r7, #4]
    if (dev->deviceMode == TX_MODE)
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	7a1b      	ldrb	r3, [r3, #8]
 8002af2:	2b02      	cmp	r3, #2
 8002af4:	d03e      	beq.n	8002b74 <dwSetDefaults+0x8e>
    {
    }
    else if (dev->deviceMode == RX_MODE)
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	7a1b      	ldrb	r3, [r3, #8]
 8002afa:	2b01      	cmp	r3, #1
 8002afc:	d03a      	beq.n	8002b74 <dwSetDefaults+0x8e>
    {
    }
    else if (dev->deviceMode == IDLE_MODE)
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	7a1b      	ldrb	r3, [r3, #8]
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d136      	bne.n	8002b74 <dwSetDefaults+0x8e>
    {
        dwUseExtendedFrameLength(dev, false);
 8002b06:	2100      	movs	r1, #0
 8002b08:	6878      	ldr	r0, [r7, #4]
 8002b0a:	f7ff ff74 	bl	80029f6 <dwUseExtendedFrameLength>
        dwUseSmartPower(dev, true);
 8002b0e:	2101      	movs	r1, #1
 8002b10:	6878      	ldr	r0, [r7, #4]
 8002b12:	f7ff fe50 	bl	80027b6 <dwUseSmartPower>
        dwSuppressFrameCheck(dev, false);
 8002b16:	2100      	movs	r1, #0
 8002b18:	6878      	ldr	r0, [r7, #4]
 8002b1a:	f7ff fe32 	bl	8002782 <dwSuppressFrameCheck>
        // for global frame filtering
        dwSetFrameFilter(dev, false);
 8002b1e:	2100      	movs	r1, #0
 8002b20:	6878      	ldr	r0, [r7, #4]
 8002b22:	f7ff fbf1 	bl	8002308 <dwSetFrameFilter>
        // for data frame (poll, poll_ack, range, range report, range failed) filtering
        dwSetFrameFilterAllowData(dev, false);
 8002b26:	2100      	movs	r1, #0
 8002b28:	6878      	ldr	r0, [r7, #4]
 8002b2a:	f7ff fbff 	bl	800232c <dwSetFrameFilterAllowData>
        // for reserved (blink) frame filtering
        dwSetFrameFilterAllowReserved(dev, false);
 8002b2e:	2100      	movs	r1, #0
 8002b30:	6878      	ldr	r0, [r7, #4]
 8002b32:	f7ff fc0d 	bl	8002350 <dwSetFrameFilterAllowReserved>
        // setFrameFilterAllowMAC(true);
        // setFrameFilterAllowBeacon(true);
        // setFrameFilterAllowAcknowledgement(true);
        dwInterruptOnSent(dev, true);
 8002b36:	2101      	movs	r1, #1
 8002b38:	6878      	ldr	r0, [r7, #4]
 8002b3a:	f7ff fc5c 	bl	80023f6 <dwInterruptOnSent>
        dwInterruptOnReceived(dev, true);
 8002b3e:	2101      	movs	r1, #1
 8002b40:	6878      	ldr	r0, [r7, #4]
 8002b42:	f7ff fc6a 	bl	800241a <dwInterruptOnReceived>
        dwInterruptOnReceiveTimeout(dev, true);
 8002b46:	2101      	movs	r1, #1
 8002b48:	6878      	ldr	r0, [r7, #4]
 8002b4a:	f7ff fcba 	bl	80024c2 <dwInterruptOnReceiveTimeout>
        dwInterruptOnReceiveFailed(dev, false);
 8002b4e:	2100      	movs	r1, #0
 8002b50:	6878      	ldr	r0, [r7, #4]
 8002b52:	f7ff fc7c 	bl	800244e <dwInterruptOnReceiveFailed>
        dwInterruptOnReceiveTimestampAvailable(dev, false);
 8002b56:	2100      	movs	r1, #0
 8002b58:	6878      	ldr	r0, [r7, #4]
 8002b5a:	f7ff fccc 	bl	80024f6 <dwInterruptOnReceiveTimestampAvailable>
        dwInterruptOnAutomaticAcknowledgeTrigger(dev, false);
 8002b5e:	2100      	movs	r1, #0
 8002b60:	6878      	ldr	r0, [r7, #4]
 8002b62:	f7ff fcda 	bl	800251a <dwInterruptOnAutomaticAcknowledgeTrigger>
        dwSetReceiverAutoReenable(dev, true);
 8002b66:	2101      	movs	r1, #1
 8002b68:	6878      	ldr	r0, [r7, #4]
 8002b6a:	f7ff fc32 	bl	80023d2 <dwSetReceiverAutoReenable>
        // default mode when powering up the chip
        // still explicitly selected for later tuning
        dwSetMode(dev);
 8002b6e:	6878      	ldr	r0, [r7, #4]
 8002b70:	f000 fb8a 	bl	8003288 <dwSetMode>
    }
}
 8002b74:	bf00      	nop
 8002b76:	3708      	adds	r7, #8
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	bd80      	pop	{r7, pc}

08002b7c <dwSetData>:

void dwSetData(dwDeviceTypes_t *dev, uint8_t data[], unsigned int n)
{
 8002b7c:	b580      	push	{r7, lr}
 8002b7e:	b086      	sub	sp, #24
 8002b80:	af02      	add	r7, sp, #8
 8002b82:	60f8      	str	r0, [r7, #12]
 8002b84:	60b9      	str	r1, [r7, #8]
 8002b86:	607a      	str	r2, [r7, #4]
    if (dev->frameCheck)
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d002      	beq.n	8002b98 <dwSetData+0x1c>
    {
        n += 2; // two bytes CRC-16
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	3302      	adds	r3, #2
 8002b96:	607b      	str	r3, [r7, #4]
    }
    if (n > LEN_EXT_UWB_FRAMES)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b9e:	d229      	bcs.n	8002bf4 <dwSetData+0x78>
    {
        return; // TODO proper error handling: frame/buffer size
    }
    if (n > LEN_UWB_FRAMES && !dev->extendedFrameLength)
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	2b7f      	cmp	r3, #127	; 0x7f
 8002ba4:	d904      	bls.n	8002bb0 <dwSetData+0x34>
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d023      	beq.n	8002bf8 <dwSetData+0x7c>
    {
        return; // TODO proper error handling: frame/buffer size
    }
    // transmit data and length
    dwSpiWrite(dev, TX_BUFFER, NO_SUB, data, n);
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	9300      	str	r3, [sp, #0]
 8002bb4:	68bb      	ldr	r3, [r7, #8]
 8002bb6:	2200      	movs	r2, #0
 8002bb8:	2109      	movs	r1, #9
 8002bba:	68f8      	ldr	r0, [r7, #12]
 8002bbc:	f001 faae 	bl	800411c <dwSpiWrite>
    dev->txfctrl[0] = (uint8_t)(n & 0xFF); // 1 byte (regular length + 1 bit)
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	b2da      	uxtb	r2, r3
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	779a      	strb	r2, [r3, #30]
    dev->txfctrl[1] &= 0xE0;
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	7fdb      	ldrb	r3, [r3, #31]
 8002bcc:	f023 031f 	bic.w	r3, r3, #31
 8002bd0:	b2da      	uxtb	r2, r3
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	77da      	strb	r2, [r3, #31]
    dev->txfctrl[1] |= (uint8_t)((n >> 8) & 0x03); // 2 added bits if extended length
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	7fdb      	ldrb	r3, [r3, #31]
 8002bda:	b25a      	sxtb	r2, r3
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	0a1b      	lsrs	r3, r3, #8
 8002be0:	b25b      	sxtb	r3, r3
 8002be2:	f003 0303 	and.w	r3, r3, #3
 8002be6:	b25b      	sxtb	r3, r3
 8002be8:	4313      	orrs	r3, r2
 8002bea:	b25b      	sxtb	r3, r3
 8002bec:	b2da      	uxtb	r2, r3
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	77da      	strb	r2, [r3, #31]
 8002bf2:	e002      	b.n	8002bfa <dwSetData+0x7e>
        return; // TODO proper error handling: frame/buffer size
 8002bf4:	bf00      	nop
 8002bf6:	e000      	b.n	8002bfa <dwSetData+0x7e>
        return; // TODO proper error handling: frame/buffer size
 8002bf8:	bf00      	nop
}
 8002bfa:	3710      	adds	r7, #16
 8002bfc:	46bd      	mov	sp, r7
 8002bfe:	bd80      	pop	{r7, pc}

08002c00 <dwGetDataLength>:

unsigned int dwGetDataLength(dwDeviceTypes_t *dev)
{
 8002c00:	b580      	push	{r7, lr}
 8002c02:	b086      	sub	sp, #24
 8002c04:	af02      	add	r7, sp, #8
 8002c06:	6078      	str	r0, [r7, #4]
    unsigned int len = 0;
 8002c08:	2300      	movs	r3, #0
 8002c0a:	60fb      	str	r3, [r7, #12]
    if (dev->deviceMode == TX_MODE)
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	7a1b      	ldrb	r3, [r3, #8]
 8002c10:	2b02      	cmp	r3, #2
 8002c12:	d109      	bne.n	8002c28 <dwGetDataLength+0x28>
    {
        // 10 bits of TX frame control register
        len = ((((unsigned int)dev->txfctrl[1] << 8) | (unsigned int)dev->txfctrl[0]) & 0x03FF);
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	7fdb      	ldrb	r3, [r3, #31]
 8002c18:	021b      	lsls	r3, r3, #8
 8002c1a:	687a      	ldr	r2, [r7, #4]
 8002c1c:	7f92      	ldrb	r2, [r2, #30]
 8002c1e:	4313      	orrs	r3, r2
 8002c20:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002c24:	60fb      	str	r3, [r7, #12]
 8002c26:	e013      	b.n	8002c50 <dwGetDataLength+0x50>
    }
    else if (dev->deviceMode == RX_MODE)
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	7a1b      	ldrb	r3, [r3, #8]
 8002c2c:	2b01      	cmp	r3, #1
 8002c2e:	d10f      	bne.n	8002c50 <dwGetDataLength+0x50>
    {
        // 10 bits of RX frame control register
        uint8_t rxFrameInfo[LEN_RX_FINFO];
        dwSpiRead(dev, RX_FINFO, NO_SUB, rxFrameInfo, LEN_RX_FINFO);
 8002c30:	f107 0308 	add.w	r3, r7, #8
 8002c34:	2204      	movs	r2, #4
 8002c36:	9200      	str	r2, [sp, #0]
 8002c38:	2200      	movs	r2, #0
 8002c3a:	2110      	movs	r1, #16
 8002c3c:	6878      	ldr	r0, [r7, #4]
 8002c3e:	f001 fa05 	bl	800404c <dwSpiRead>
        len = ((((unsigned int)rxFrameInfo[1] << 8) | (unsigned int)rxFrameInfo[0]) & 0x03FF);
 8002c42:	7a7b      	ldrb	r3, [r7, #9]
 8002c44:	021b      	lsls	r3, r3, #8
 8002c46:	7a3a      	ldrb	r2, [r7, #8]
 8002c48:	4313      	orrs	r3, r2
 8002c4a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002c4e:	60fb      	str	r3, [r7, #12]
    }
    if (dev->frameCheck && len > 2)
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d005      	beq.n	8002c66 <dwGetDataLength+0x66>
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	2b02      	cmp	r3, #2
 8002c5e:	d902      	bls.n	8002c66 <dwGetDataLength+0x66>
    {
        return len - 2;
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	3b02      	subs	r3, #2
 8002c64:	e000      	b.n	8002c68 <dwGetDataLength+0x68>
    }
    return len;
 8002c66:	68fb      	ldr	r3, [r7, #12]
}
 8002c68:	4618      	mov	r0, r3
 8002c6a:	3710      	adds	r7, #16
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	bd80      	pop	{r7, pc}

08002c70 <dwGetData>:

void dwGetData(dwDeviceTypes_t *dev, uint8_t data[], unsigned int n)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	b086      	sub	sp, #24
 8002c74:	af02      	add	r7, sp, #8
 8002c76:	60f8      	str	r0, [r7, #12]
 8002c78:	60b9      	str	r1, [r7, #8]
 8002c7a:	607a      	str	r2, [r7, #4]
    if (n <= 0)
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d008      	beq.n	8002c94 <dwGetData+0x24>
    {
        return;
    }
    dwSpiRead(dev, RX_BUFFER, NO_SUB, data, n);
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	9300      	str	r3, [sp, #0]
 8002c86:	68bb      	ldr	r3, [r7, #8]
 8002c88:	2200      	movs	r2, #0
 8002c8a:	2111      	movs	r1, #17
 8002c8c:	68f8      	ldr	r0, [r7, #12]
 8002c8e:	f001 f9dd 	bl	800404c <dwSpiRead>
 8002c92:	e000      	b.n	8002c96 <dwGetData+0x26>
        return;
 8002c94:	bf00      	nop
}
 8002c96:	3710      	adds	r7, #16
 8002c98:	46bd      	mov	sp, r7
 8002c9a:	bd80      	pop	{r7, pc}

08002c9c <dwGetTransmitTimestamp>:

void dwGetTransmitTimestamp(dwDeviceTypes_t *dev, dwTimestamp_t *time)
{
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	b084      	sub	sp, #16
 8002ca0:	af02      	add	r7, sp, #8
 8002ca2:	6078      	str	r0, [r7, #4]
 8002ca4:	6039      	str	r1, [r7, #0]
    dwSpiRead(dev, TX_TIME, TX_STAMP_SUB, time->timeRaw, LEN_TX_STAMP);
 8002ca6:	683b      	ldr	r3, [r7, #0]
 8002ca8:	2205      	movs	r2, #5
 8002caa:	9200      	str	r2, [sp, #0]
 8002cac:	2200      	movs	r2, #0
 8002cae:	2117      	movs	r1, #23
 8002cb0:	6878      	ldr	r0, [r7, #4]
 8002cb2:	f001 f9cb 	bl	800404c <dwSpiRead>
}
 8002cb6:	bf00      	nop
 8002cb8:	3708      	adds	r7, #8
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	bd80      	pop	{r7, pc}

08002cbe <dwGetReceiveTimestamp>:

void dwGetReceiveTimestamp(dwDeviceTypes_t *dev, dwTimestamp_t *time)
{
 8002cbe:	b580      	push	{r7, lr}
 8002cc0:	b084      	sub	sp, #16
 8002cc2:	af02      	add	r7, sp, #8
 8002cc4:	6078      	str	r0, [r7, #4]
 8002cc6:	6039      	str	r1, [r7, #0]
    time->timeFull = 0;
 8002cc8:	6839      	ldr	r1, [r7, #0]
 8002cca:	f04f 0200 	mov.w	r2, #0
 8002cce:	f04f 0300 	mov.w	r3, #0
 8002cd2:	e9c1 2300 	strd	r2, r3, [r1]
    dwSpiRead(dev, RX_TIME, RX_STAMP_SUB, time->timeRaw, LEN_RX_STAMP);
 8002cd6:	683b      	ldr	r3, [r7, #0]
 8002cd8:	2205      	movs	r2, #5
 8002cda:	9200      	str	r2, [sp, #0]
 8002cdc:	2200      	movs	r2, #0
 8002cde:	2115      	movs	r1, #21
 8002ce0:	6878      	ldr	r0, [r7, #4]
 8002ce2:	f001 f9b3 	bl	800404c <dwSpiRead>
    // correct timestamp (i.e. consider range bias)
    dwCorrectTimestamp(dev, time);
 8002ce6:	6839      	ldr	r1, [r7, #0]
 8002ce8:	6878      	ldr	r0, [r7, #4]
 8002cea:	f000 f805 	bl	8002cf8 <dwCorrectTimestamp>
}
 8002cee:	bf00      	nop
 8002cf0:	3708      	adds	r7, #8
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	bd80      	pop	{r7, pc}
	...

08002cf8 <dwCorrectTimestamp>:
    time->timeFull = 0;
    dwSpiRead(dev, RX_TIME, RX_STAMP_SUB, time->timeRaw, LEN_RX_STAMP);
}

void dwCorrectTimestamp(dwDeviceTypes_t *dev, dwTimestamp_t *timestamp)
{
 8002cf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002cfc:	b08a      	sub	sp, #40	; 0x28
 8002cfe:	af00      	add	r7, sp, #0
 8002d00:	6078      	str	r0, [r7, #4]
 8002d02:	6039      	str	r1, [r7, #0]
    // base line dBm, which is -61, 2 dBm steps, total 18 data points (down to -95 dBm)
    float rxPowerBase = -(dwGetReceivePower(dev) + 61.0f) * 0.5f;
 8002d04:	6878      	ldr	r0, [r7, #4]
 8002d06:	f000 fa97 	bl	8003238 <dwGetReceivePower>
 8002d0a:	4603      	mov	r3, r0
 8002d0c:	4997      	ldr	r1, [pc, #604]	; (8002f6c <dwCorrectTimestamp+0x274>)
 8002d0e:	4618      	mov	r0, r3
 8002d10:	f7fd ff30 	bl	8000b74 <__addsf3>
 8002d14:	4603      	mov	r3, r0
 8002d16:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8002d1a:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8002d1e:	4618      	mov	r0, r3
 8002d20:	f7fe f830 	bl	8000d84 <__aeabi_fmul>
 8002d24:	4603      	mov	r3, r0
 8002d26:	617b      	str	r3, [r7, #20]

    if (!isfinite(rxPowerBase))
 8002d28:	697b      	ldr	r3, [r7, #20]
 8002d2a:	f023 4600 	bic.w	r6, r3, #2147483648	; 0x80000000
 8002d2e:	4990      	ldr	r1, [pc, #576]	; (8002f70 <dwCorrectTimestamp+0x278>)
 8002d30:	4630      	mov	r0, r6
 8002d32:	f7fe f9ed 	bl	8001110 <__aeabi_fcmpun>
 8002d36:	4603      	mov	r3, r0
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	f040 8111 	bne.w	8002f60 <dwCorrectTimestamp+0x268>
 8002d3e:	498c      	ldr	r1, [pc, #560]	; (8002f70 <dwCorrectTimestamp+0x278>)
 8002d40:	4630      	mov	r0, r6
 8002d42:	f7fe f9db 	bl	80010fc <__aeabi_fcmpgt>
 8002d46:	4603      	mov	r3, r0
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	f040 8109 	bne.w	8002f60 <dwCorrectTimestamp+0x268>
    {
        return;
    }
    int rxPowerBaseLow = (int)rxPowerBase;
 8002d4e:	6978      	ldr	r0, [r7, #20]
 8002d50:	f7fe f9f4 	bl	800113c <__aeabi_f2iz>
 8002d54:	4603      	mov	r3, r0
 8002d56:	627b      	str	r3, [r7, #36]	; 0x24
    int rxPowerBaseHigh = rxPowerBaseLow + 1;
 8002d58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d5a:	3301      	adds	r3, #1
 8002d5c:	623b      	str	r3, [r7, #32]
    if (rxPowerBaseLow <= 0)
 8002d5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	dc04      	bgt.n	8002d6e <dwCorrectTimestamp+0x76>
    {
        rxPowerBaseLow = 0;
 8002d64:	2300      	movs	r3, #0
 8002d66:	627b      	str	r3, [r7, #36]	; 0x24
        rxPowerBaseHigh = 0;
 8002d68:	2300      	movs	r3, #0
 8002d6a:	623b      	str	r3, [r7, #32]
 8002d6c:	e006      	b.n	8002d7c <dwCorrectTimestamp+0x84>
    }
    else if (rxPowerBaseHigh >= 17)
 8002d6e:	6a3b      	ldr	r3, [r7, #32]
 8002d70:	2b10      	cmp	r3, #16
 8002d72:	dd03      	ble.n	8002d7c <dwCorrectTimestamp+0x84>
    {
        rxPowerBaseLow = 17;
 8002d74:	2311      	movs	r3, #17
 8002d76:	627b      	str	r3, [r7, #36]	; 0x24
        rxPowerBaseHigh = 17;
 8002d78:	2311      	movs	r3, #17
 8002d7a:	623b      	str	r3, [r7, #32]
    }
    // select range low/high values from corresponding table
    int rangeBiasHigh = 0;
 8002d7c:	2300      	movs	r3, #0
 8002d7e:	61fb      	str	r3, [r7, #28]
    int rangeBiasLow = 0;
 8002d80:	2300      	movs	r3, #0
 8002d82:	61bb      	str	r3, [r7, #24]
    if (dev->channel == CHANNEL_4 || dev->channel == CHANNEL_7)
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8002d8a:	2b04      	cmp	r3, #4
 8002d8c:	d004      	beq.n	8002d98 <dwCorrectTimestamp+0xa0>
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8002d94:	2b07      	cmp	r3, #7
 8002d96:	d157      	bne.n	8002e48 <dwCorrectTimestamp+0x150>
    {
        // 900 MHz receiver bandwidth
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002d9e:	2b01      	cmp	r3, #1
 8002da0:	d126      	bne.n	8002df0 <dwCorrectTimestamp+0xf8>
        {
            rangeBiasHigh = (rxPowerBaseHigh < BIAS_900_16_ZERO ? -BIAS_900_16[rxPowerBaseHigh] : BIAS_900_16[rxPowerBaseHigh]);
 8002da2:	2307      	movs	r3, #7
 8002da4:	461a      	mov	r2, r3
 8002da6:	6a3b      	ldr	r3, [r7, #32]
 8002da8:	4293      	cmp	r3, r2
 8002daa:	da05      	bge.n	8002db8 <dwCorrectTimestamp+0xc0>
 8002dac:	4a71      	ldr	r2, [pc, #452]	; (8002f74 <dwCorrectTimestamp+0x27c>)
 8002dae:	6a3b      	ldr	r3, [r7, #32]
 8002db0:	4413      	add	r3, r2
 8002db2:	781b      	ldrb	r3, [r3, #0]
 8002db4:	425b      	negs	r3, r3
 8002db6:	e003      	b.n	8002dc0 <dwCorrectTimestamp+0xc8>
 8002db8:	4a6e      	ldr	r2, [pc, #440]	; (8002f74 <dwCorrectTimestamp+0x27c>)
 8002dba:	6a3b      	ldr	r3, [r7, #32]
 8002dbc:	4413      	add	r3, r2
 8002dbe:	781b      	ldrb	r3, [r3, #0]
 8002dc0:	61fb      	str	r3, [r7, #28]
            rangeBiasHigh <<= 1;
 8002dc2:	69fb      	ldr	r3, [r7, #28]
 8002dc4:	005b      	lsls	r3, r3, #1
 8002dc6:	61fb      	str	r3, [r7, #28]
            rangeBiasLow = (rxPowerBaseLow < BIAS_900_16_ZERO ? -BIAS_900_16[rxPowerBaseLow] : BIAS_900_16[rxPowerBaseLow]);
 8002dc8:	2307      	movs	r3, #7
 8002dca:	461a      	mov	r2, r3
 8002dcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dce:	4293      	cmp	r3, r2
 8002dd0:	da05      	bge.n	8002dde <dwCorrectTimestamp+0xe6>
 8002dd2:	4a68      	ldr	r2, [pc, #416]	; (8002f74 <dwCorrectTimestamp+0x27c>)
 8002dd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dd6:	4413      	add	r3, r2
 8002dd8:	781b      	ldrb	r3, [r3, #0]
 8002dda:	425b      	negs	r3, r3
 8002ddc:	e003      	b.n	8002de6 <dwCorrectTimestamp+0xee>
 8002dde:	4a65      	ldr	r2, [pc, #404]	; (8002f74 <dwCorrectTimestamp+0x27c>)
 8002de0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002de2:	4413      	add	r3, r2
 8002de4:	781b      	ldrb	r3, [r3, #0]
 8002de6:	61bb      	str	r3, [r7, #24]
            rangeBiasLow <<= 1;
 8002de8:	69bb      	ldr	r3, [r7, #24]
 8002dea:	005b      	lsls	r3, r3, #1
 8002dec:	61bb      	str	r3, [r7, #24]
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 8002dee:	e077      	b.n	8002ee0 <dwCorrectTimestamp+0x1e8>
        }
        else if (dev->pulseFrequency == TX_PULSE_FREQ_64MHZ)
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002df6:	2b02      	cmp	r3, #2
 8002df8:	d172      	bne.n	8002ee0 <dwCorrectTimestamp+0x1e8>
        {
            rangeBiasHigh = (rxPowerBaseHigh < BIAS_900_64_ZERO ? -BIAS_900_64[rxPowerBaseHigh] : BIAS_900_64[rxPowerBaseHigh]);
 8002dfa:	2307      	movs	r3, #7
 8002dfc:	461a      	mov	r2, r3
 8002dfe:	6a3b      	ldr	r3, [r7, #32]
 8002e00:	4293      	cmp	r3, r2
 8002e02:	da05      	bge.n	8002e10 <dwCorrectTimestamp+0x118>
 8002e04:	4a5c      	ldr	r2, [pc, #368]	; (8002f78 <dwCorrectTimestamp+0x280>)
 8002e06:	6a3b      	ldr	r3, [r7, #32]
 8002e08:	4413      	add	r3, r2
 8002e0a:	781b      	ldrb	r3, [r3, #0]
 8002e0c:	425b      	negs	r3, r3
 8002e0e:	e003      	b.n	8002e18 <dwCorrectTimestamp+0x120>
 8002e10:	4a59      	ldr	r2, [pc, #356]	; (8002f78 <dwCorrectTimestamp+0x280>)
 8002e12:	6a3b      	ldr	r3, [r7, #32]
 8002e14:	4413      	add	r3, r2
 8002e16:	781b      	ldrb	r3, [r3, #0]
 8002e18:	61fb      	str	r3, [r7, #28]
            rangeBiasHigh <<= 1;
 8002e1a:	69fb      	ldr	r3, [r7, #28]
 8002e1c:	005b      	lsls	r3, r3, #1
 8002e1e:	61fb      	str	r3, [r7, #28]
            rangeBiasLow = (rxPowerBaseLow < BIAS_900_64_ZERO ? -BIAS_900_64[rxPowerBaseLow] : BIAS_900_64[rxPowerBaseLow]);
 8002e20:	2307      	movs	r3, #7
 8002e22:	461a      	mov	r2, r3
 8002e24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e26:	4293      	cmp	r3, r2
 8002e28:	da05      	bge.n	8002e36 <dwCorrectTimestamp+0x13e>
 8002e2a:	4a53      	ldr	r2, [pc, #332]	; (8002f78 <dwCorrectTimestamp+0x280>)
 8002e2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e2e:	4413      	add	r3, r2
 8002e30:	781b      	ldrb	r3, [r3, #0]
 8002e32:	425b      	negs	r3, r3
 8002e34:	e003      	b.n	8002e3e <dwCorrectTimestamp+0x146>
 8002e36:	4a50      	ldr	r2, [pc, #320]	; (8002f78 <dwCorrectTimestamp+0x280>)
 8002e38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e3a:	4413      	add	r3, r2
 8002e3c:	781b      	ldrb	r3, [r3, #0]
 8002e3e:	61bb      	str	r3, [r7, #24]
            rangeBiasLow <<= 1;
 8002e40:	69bb      	ldr	r3, [r7, #24]
 8002e42:	005b      	lsls	r3, r3, #1
 8002e44:	61bb      	str	r3, [r7, #24]
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 8002e46:	e04b      	b.n	8002ee0 <dwCorrectTimestamp+0x1e8>
        }
    }
    else
    {
        // 500 MHz receiver bandwidth
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002e4e:	2b01      	cmp	r3, #1
 8002e50:	d120      	bne.n	8002e94 <dwCorrectTimestamp+0x19c>
        {
            rangeBiasHigh = (rxPowerBaseHigh < BIAS_500_16_ZERO ? -BIAS_500_16[rxPowerBaseHigh] : BIAS_500_16[rxPowerBaseHigh]);
 8002e52:	230a      	movs	r3, #10
 8002e54:	461a      	mov	r2, r3
 8002e56:	6a3b      	ldr	r3, [r7, #32]
 8002e58:	4293      	cmp	r3, r2
 8002e5a:	da05      	bge.n	8002e68 <dwCorrectTimestamp+0x170>
 8002e5c:	4a47      	ldr	r2, [pc, #284]	; (8002f7c <dwCorrectTimestamp+0x284>)
 8002e5e:	6a3b      	ldr	r3, [r7, #32]
 8002e60:	4413      	add	r3, r2
 8002e62:	781b      	ldrb	r3, [r3, #0]
 8002e64:	425b      	negs	r3, r3
 8002e66:	e003      	b.n	8002e70 <dwCorrectTimestamp+0x178>
 8002e68:	4a44      	ldr	r2, [pc, #272]	; (8002f7c <dwCorrectTimestamp+0x284>)
 8002e6a:	6a3b      	ldr	r3, [r7, #32]
 8002e6c:	4413      	add	r3, r2
 8002e6e:	781b      	ldrb	r3, [r3, #0]
 8002e70:	61fb      	str	r3, [r7, #28]
            rangeBiasLow = (rxPowerBaseLow < BIAS_500_16_ZERO ? -BIAS_500_16[rxPowerBaseLow] : BIAS_500_16[rxPowerBaseLow]);
 8002e72:	230a      	movs	r3, #10
 8002e74:	461a      	mov	r2, r3
 8002e76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e78:	4293      	cmp	r3, r2
 8002e7a:	da05      	bge.n	8002e88 <dwCorrectTimestamp+0x190>
 8002e7c:	4a3f      	ldr	r2, [pc, #252]	; (8002f7c <dwCorrectTimestamp+0x284>)
 8002e7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e80:	4413      	add	r3, r2
 8002e82:	781b      	ldrb	r3, [r3, #0]
 8002e84:	425b      	negs	r3, r3
 8002e86:	e003      	b.n	8002e90 <dwCorrectTimestamp+0x198>
 8002e88:	4a3c      	ldr	r2, [pc, #240]	; (8002f7c <dwCorrectTimestamp+0x284>)
 8002e8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e8c:	4413      	add	r3, r2
 8002e8e:	781b      	ldrb	r3, [r3, #0]
 8002e90:	61bb      	str	r3, [r7, #24]
 8002e92:	e026      	b.n	8002ee2 <dwCorrectTimestamp+0x1ea>
        }
        else if (dev->pulseFrequency == TX_PULSE_FREQ_64MHZ)
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002e9a:	2b02      	cmp	r3, #2
 8002e9c:	d121      	bne.n	8002ee2 <dwCorrectTimestamp+0x1ea>
        {
            rangeBiasHigh = (rxPowerBaseHigh < BIAS_500_64_ZERO ? -BIAS_500_64[rxPowerBaseHigh] : BIAS_500_64[rxPowerBaseHigh]);
 8002e9e:	2308      	movs	r3, #8
 8002ea0:	461a      	mov	r2, r3
 8002ea2:	6a3b      	ldr	r3, [r7, #32]
 8002ea4:	4293      	cmp	r3, r2
 8002ea6:	da05      	bge.n	8002eb4 <dwCorrectTimestamp+0x1bc>
 8002ea8:	4a35      	ldr	r2, [pc, #212]	; (8002f80 <dwCorrectTimestamp+0x288>)
 8002eaa:	6a3b      	ldr	r3, [r7, #32]
 8002eac:	4413      	add	r3, r2
 8002eae:	781b      	ldrb	r3, [r3, #0]
 8002eb0:	425b      	negs	r3, r3
 8002eb2:	e003      	b.n	8002ebc <dwCorrectTimestamp+0x1c4>
 8002eb4:	4a32      	ldr	r2, [pc, #200]	; (8002f80 <dwCorrectTimestamp+0x288>)
 8002eb6:	6a3b      	ldr	r3, [r7, #32]
 8002eb8:	4413      	add	r3, r2
 8002eba:	781b      	ldrb	r3, [r3, #0]
 8002ebc:	61fb      	str	r3, [r7, #28]
            rangeBiasLow = (rxPowerBaseLow < BIAS_500_64_ZERO ? -BIAS_500_64[rxPowerBaseLow] : BIAS_500_64[rxPowerBaseLow]);
 8002ebe:	2308      	movs	r3, #8
 8002ec0:	461a      	mov	r2, r3
 8002ec2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ec4:	4293      	cmp	r3, r2
 8002ec6:	da05      	bge.n	8002ed4 <dwCorrectTimestamp+0x1dc>
 8002ec8:	4a2d      	ldr	r2, [pc, #180]	; (8002f80 <dwCorrectTimestamp+0x288>)
 8002eca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ecc:	4413      	add	r3, r2
 8002ece:	781b      	ldrb	r3, [r3, #0]
 8002ed0:	425b      	negs	r3, r3
 8002ed2:	e003      	b.n	8002edc <dwCorrectTimestamp+0x1e4>
 8002ed4:	4a2a      	ldr	r2, [pc, #168]	; (8002f80 <dwCorrectTimestamp+0x288>)
 8002ed6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ed8:	4413      	add	r3, r2
 8002eda:	781b      	ldrb	r3, [r3, #0]
 8002edc:	61bb      	str	r3, [r7, #24]
 8002ede:	e000      	b.n	8002ee2 <dwCorrectTimestamp+0x1ea>
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 8002ee0:	bf00      	nop
        {
            // TODO proper error handling
        }
    }
    // linear interpolation of bias values
    float rangeBias = rangeBiasLow + (rxPowerBase - rxPowerBaseLow) * (rangeBiasHigh - rangeBiasLow);
 8002ee2:	69b8      	ldr	r0, [r7, #24]
 8002ee4:	f7fd fefa 	bl	8000cdc <__aeabi_i2f>
 8002ee8:	4606      	mov	r6, r0
 8002eea:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002eec:	f7fd fef6 	bl	8000cdc <__aeabi_i2f>
 8002ef0:	4603      	mov	r3, r0
 8002ef2:	4619      	mov	r1, r3
 8002ef4:	6978      	ldr	r0, [r7, #20]
 8002ef6:	f7fd fe3b 	bl	8000b70 <__aeabi_fsub>
 8002efa:	4603      	mov	r3, r0
 8002efc:	469a      	mov	sl, r3
 8002efe:	69fa      	ldr	r2, [r7, #28]
 8002f00:	69bb      	ldr	r3, [r7, #24]
 8002f02:	1ad3      	subs	r3, r2, r3
 8002f04:	4618      	mov	r0, r3
 8002f06:	f7fd fee9 	bl	8000cdc <__aeabi_i2f>
 8002f0a:	4603      	mov	r3, r0
 8002f0c:	4619      	mov	r1, r3
 8002f0e:	4650      	mov	r0, sl
 8002f10:	f7fd ff38 	bl	8000d84 <__aeabi_fmul>
 8002f14:	4603      	mov	r3, r0
 8002f16:	4619      	mov	r1, r3
 8002f18:	4630      	mov	r0, r6
 8002f1a:	f7fd fe2b 	bl	8000b74 <__addsf3>
 8002f1e:	4603      	mov	r3, r0
 8002f20:	613b      	str	r3, [r7, #16]
    // range bias [mm] to timestamp modification value conversion
    dwTimestamp_t adjustmentTime;
    adjustmentTime.timeFull = (int)(rangeBias * DISTANCE_OF_RADIO_INV * 0.001f);
 8002f22:	4918      	ldr	r1, [pc, #96]	; (8002f84 <dwCorrectTimestamp+0x28c>)
 8002f24:	6938      	ldr	r0, [r7, #16]
 8002f26:	f7fd ff2d 	bl	8000d84 <__aeabi_fmul>
 8002f2a:	4603      	mov	r3, r0
 8002f2c:	4916      	ldr	r1, [pc, #88]	; (8002f88 <dwCorrectTimestamp+0x290>)
 8002f2e:	4618      	mov	r0, r3
 8002f30:	f7fd ff28 	bl	8000d84 <__aeabi_fmul>
 8002f34:	4603      	mov	r3, r0
 8002f36:	4618      	mov	r0, r3
 8002f38:	f7fe f900 	bl	800113c <__aeabi_f2iz>
 8002f3c:	4603      	mov	r3, r0
 8002f3e:	17da      	asrs	r2, r3, #31
 8002f40:	4698      	mov	r8, r3
 8002f42:	4691      	mov	r9, r2
 8002f44:	e9c7 8902 	strd	r8, r9, [r7, #8]
    // apply correction
    timestamp->timeFull -= adjustmentTime.timeFull;
 8002f48:	683b      	ldr	r3, [r7, #0]
 8002f4a:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002f4e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002f52:	1a84      	subs	r4, r0, r2
 8002f54:	eb61 0503 	sbc.w	r5, r1, r3
 8002f58:	683b      	ldr	r3, [r7, #0]
 8002f5a:	e9c3 4500 	strd	r4, r5, [r3]
 8002f5e:	e000      	b.n	8002f62 <dwCorrectTimestamp+0x26a>
        return;
 8002f60:	bf00      	nop
}
 8002f62:	3728      	adds	r7, #40	; 0x28
 8002f64:	46bd      	mov	sp, r7
 8002f66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002f6a:	bf00      	nop
 8002f6c:	42740000 	.word	0x42740000
 8002f70:	7f7fffff 	.word	0x7f7fffff
 8002f74:	0800b808 	.word	0x0800b808
 8002f78:	0800b81c 	.word	0x0800b81c
 8002f7c:	0800b7e0 	.word	0x0800b7e0
 8002f80:	0800b7f4 	.word	0x0800b7f4
 8002f84:	435523b3 	.word	0x435523b3
 8002f88:	3a83126f 	.word	0x3a83126f

08002f8c <dwIsTransmitDone>:
{
    dwSpiRead(dev, SYS_TIME, NO_SUB, time->timeRaw, LEN_SYS_TIME);
}

bool dwIsTransmitDone(dwDeviceTypes_t *dev)
{
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	b082      	sub	sp, #8
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	6078      	str	r0, [r7, #4]
    return getBit(dev->sysstatus, LEN_SYS_STATUS, TXFRS_BIT);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	3319      	adds	r3, #25
 8002f98:	2207      	movs	r2, #7
 8002f9a:	2105      	movs	r1, #5
 8002f9c:	4618      	mov	r0, r3
 8002f9e:	f7fe fe9a 	bl	8001cd6 <getBit>
 8002fa2:	4603      	mov	r3, r0
}
 8002fa4:	4618      	mov	r0, r3
 8002fa6:	3708      	adds	r7, #8
 8002fa8:	46bd      	mov	sp, r7
 8002faa:	bd80      	pop	{r7, pc}

08002fac <dwIsReceiveTimestampAvailable>:

bool dwIsReceiveTimestampAvailable(dwDeviceTypes_t *dev)
{
 8002fac:	b580      	push	{r7, lr}
 8002fae:	b082      	sub	sp, #8
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	6078      	str	r0, [r7, #4]
    return getBit(dev->sysstatus, LEN_SYS_STATUS, LDEDONE_BIT);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	3319      	adds	r3, #25
 8002fb8:	220a      	movs	r2, #10
 8002fba:	2105      	movs	r1, #5
 8002fbc:	4618      	mov	r0, r3
 8002fbe:	f7fe fe8a 	bl	8001cd6 <getBit>
 8002fc2:	4603      	mov	r3, r0
}
 8002fc4:	4618      	mov	r0, r3
 8002fc6:	3708      	adds	r7, #8
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	bd80      	pop	{r7, pc}

08002fcc <dwIsReceiveDone>:

bool dwIsReceiveDone(dwDeviceTypes_t *dev)
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	b082      	sub	sp, #8
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	6078      	str	r0, [r7, #4]
    if (dev->frameCheck)
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d008      	beq.n	8002ff0 <dwIsReceiveDone+0x24>
    {
        return getBit(dev->sysstatus, LEN_SYS_STATUS, RXFCG_BIT);
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	3319      	adds	r3, #25
 8002fe2:	220e      	movs	r2, #14
 8002fe4:	2105      	movs	r1, #5
 8002fe6:	4618      	mov	r0, r3
 8002fe8:	f7fe fe75 	bl	8001cd6 <getBit>
 8002fec:	4603      	mov	r3, r0
 8002fee:	e007      	b.n	8003000 <dwIsReceiveDone+0x34>
    }
    return getBit(dev->sysstatus, LEN_SYS_STATUS, RXDFR_BIT);
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	3319      	adds	r3, #25
 8002ff4:	220d      	movs	r2, #13
 8002ff6:	2105      	movs	r1, #5
 8002ff8:	4618      	mov	r0, r3
 8002ffa:	f7fe fe6c 	bl	8001cd6 <getBit>
 8002ffe:	4603      	mov	r3, r0
}
 8003000:	4618      	mov	r0, r3
 8003002:	3708      	adds	r7, #8
 8003004:	46bd      	mov	sp, r7
 8003006:	bd80      	pop	{r7, pc}

08003008 <dwIsReceiveFailed>:

bool dwIsReceiveFailed(dwDeviceTypes_t *dev)
{
 8003008:	b580      	push	{r7, lr}
 800300a:	b084      	sub	sp, #16
 800300c:	af00      	add	r7, sp, #0
 800300e:	6078      	str	r0, [r7, #4]
    bool ldeErr = getBit(dev->sysstatus, LEN_SYS_STATUS, LDEERR_BIT);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	3319      	adds	r3, #25
 8003014:	2212      	movs	r2, #18
 8003016:	2105      	movs	r1, #5
 8003018:	4618      	mov	r0, r3
 800301a:	f7fe fe5c 	bl	8001cd6 <getBit>
 800301e:	4603      	mov	r3, r0
 8003020:	73fb      	strb	r3, [r7, #15]
    bool rxCRCErr = getBit(dev->sysstatus, LEN_SYS_STATUS, RXFCE_BIT);
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	3319      	adds	r3, #25
 8003026:	220f      	movs	r2, #15
 8003028:	2105      	movs	r1, #5
 800302a:	4618      	mov	r0, r3
 800302c:	f7fe fe53 	bl	8001cd6 <getBit>
 8003030:	4603      	mov	r3, r0
 8003032:	73bb      	strb	r3, [r7, #14]
    bool rxHeaderErr = getBit(dev->sysstatus, LEN_SYS_STATUS, RXPHE_BIT);
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	3319      	adds	r3, #25
 8003038:	220c      	movs	r2, #12
 800303a:	2105      	movs	r1, #5
 800303c:	4618      	mov	r0, r3
 800303e:	f7fe fe4a 	bl	8001cd6 <getBit>
 8003042:	4603      	mov	r3, r0
 8003044:	737b      	strb	r3, [r7, #13]
    bool rxDecodeErr = getBit(dev->sysstatus, LEN_SYS_STATUS, RXRFSL_BIT);
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	3319      	adds	r3, #25
 800304a:	2210      	movs	r2, #16
 800304c:	2105      	movs	r1, #5
 800304e:	4618      	mov	r0, r3
 8003050:	f7fe fe41 	bl	8001cd6 <getBit>
 8003054:	4603      	mov	r3, r0
 8003056:	733b      	strb	r3, [r7, #12]

    bool rxSfdto = getBit(dev->sysstatus, LEN_SYS_STATUS, RXSFDTO_BIT);
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	3319      	adds	r3, #25
 800305c:	221a      	movs	r2, #26
 800305e:	2105      	movs	r1, #5
 8003060:	4618      	mov	r0, r3
 8003062:	f7fe fe38 	bl	8001cd6 <getBit>
 8003066:	4603      	mov	r3, r0
 8003068:	72fb      	strb	r3, [r7, #11]
    bool affrej = getBit(dev->sysstatus, LEN_SYS_STATUS, AFFREJ_BIT);
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	3319      	adds	r3, #25
 800306e:	221d      	movs	r2, #29
 8003070:	2105      	movs	r1, #5
 8003072:	4618      	mov	r0, r3
 8003074:	f7fe fe2f 	bl	8001cd6 <getBit>
 8003078:	4603      	mov	r3, r0
 800307a:	72bb      	strb	r3, [r7, #10]

    return (ldeErr || rxCRCErr || rxHeaderErr || rxDecodeErr || rxSfdto || affrej);
 800307c:	7bfb      	ldrb	r3, [r7, #15]
 800307e:	2b00      	cmp	r3, #0
 8003080:	d10e      	bne.n	80030a0 <dwIsReceiveFailed+0x98>
 8003082:	7bbb      	ldrb	r3, [r7, #14]
 8003084:	2b00      	cmp	r3, #0
 8003086:	d10b      	bne.n	80030a0 <dwIsReceiveFailed+0x98>
 8003088:	7b7b      	ldrb	r3, [r7, #13]
 800308a:	2b00      	cmp	r3, #0
 800308c:	d108      	bne.n	80030a0 <dwIsReceiveFailed+0x98>
 800308e:	7b3b      	ldrb	r3, [r7, #12]
 8003090:	2b00      	cmp	r3, #0
 8003092:	d105      	bne.n	80030a0 <dwIsReceiveFailed+0x98>
 8003094:	7afb      	ldrb	r3, [r7, #11]
 8003096:	2b00      	cmp	r3, #0
 8003098:	d102      	bne.n	80030a0 <dwIsReceiveFailed+0x98>
 800309a:	7abb      	ldrb	r3, [r7, #10]
 800309c:	2b00      	cmp	r3, #0
 800309e:	d001      	beq.n	80030a4 <dwIsReceiveFailed+0x9c>
 80030a0:	2301      	movs	r3, #1
 80030a2:	e000      	b.n	80030a6 <dwIsReceiveFailed+0x9e>
 80030a4:	2300      	movs	r3, #0
 80030a6:	f003 0301 	and.w	r3, r3, #1
 80030aa:	b2db      	uxtb	r3, r3
}
 80030ac:	4618      	mov	r0, r3
 80030ae:	3710      	adds	r7, #16
 80030b0:	46bd      	mov	sp, r7
 80030b2:	bd80      	pop	{r7, pc}

080030b4 <dwIsReceiveTimeout>:

bool dwIsReceiveTimeout(dwDeviceTypes_t *dev)
{
 80030b4:	b580      	push	{r7, lr}
 80030b6:	b082      	sub	sp, #8
 80030b8:	af00      	add	r7, sp, #0
 80030ba:	6078      	str	r0, [r7, #4]
    return getBit(dev->sysstatus, LEN_SYS_STATUS, RXRFTO_BIT);
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	3319      	adds	r3, #25
 80030c0:	2211      	movs	r2, #17
 80030c2:	2105      	movs	r1, #5
 80030c4:	4618      	mov	r0, r3
 80030c6:	f7fe fe06 	bl	8001cd6 <getBit>
 80030ca:	4603      	mov	r3, r0
}
 80030cc:	4618      	mov	r0, r3
 80030ce:	3708      	adds	r7, #8
 80030d0:	46bd      	mov	sp, r7
 80030d2:	bd80      	pop	{r7, pc}

080030d4 <dwClearReceiveTimestampAvailableStatus>:
    uint32_t reg = 0xffffffff;
    dwSpiWrite(dev, SYS_STATUS, NO_SUB, &reg, LEN_SYS_STATUS);
}

void dwClearReceiveTimestampAvailableStatus(dwDeviceTypes_t *dev)
{
 80030d4:	b580      	push	{r7, lr}
 80030d6:	b086      	sub	sp, #24
 80030d8:	af02      	add	r7, sp, #8
 80030da:	6078      	str	r0, [r7, #4]
    uint8_t reg[LEN_SYS_STATUS] = {0};
 80030dc:	2300      	movs	r3, #0
 80030de:	60bb      	str	r3, [r7, #8]
 80030e0:	2300      	movs	r3, #0
 80030e2:	733b      	strb	r3, [r7, #12]
    setBit(reg, LEN_SYS_STATUS, LDEDONE_BIT, true);
 80030e4:	f107 0008 	add.w	r0, r7, #8
 80030e8:	2301      	movs	r3, #1
 80030ea:	220a      	movs	r2, #10
 80030ec:	2105      	movs	r1, #5
 80030ee:	f7fe fdb6 	bl	8001c5e <setBit>
    dwSpiWrite(dev, SYS_STATUS, NO_SUB, reg, LEN_SYS_STATUS);
 80030f2:	f107 0308 	add.w	r3, r7, #8
 80030f6:	2205      	movs	r2, #5
 80030f8:	9200      	str	r2, [sp, #0]
 80030fa:	2200      	movs	r2, #0
 80030fc:	210f      	movs	r1, #15
 80030fe:	6878      	ldr	r0, [r7, #4]
 8003100:	f001 f80c 	bl	800411c <dwSpiWrite>
}
 8003104:	bf00      	nop
 8003106:	3710      	adds	r7, #16
 8003108:	46bd      	mov	sp, r7
 800310a:	bd80      	pop	{r7, pc}

0800310c <dwClearReceiveStatus>:

void dwClearReceiveStatus(dwDeviceTypes_t *dev)
{
 800310c:	b580      	push	{r7, lr}
 800310e:	b084      	sub	sp, #16
 8003110:	af00      	add	r7, sp, #0
 8003112:	6078      	str	r0, [r7, #4]
    // clear latched RX bits (i.e. write 1 to clear)
    uint32_t regData = SYS_STATUS_ALL_RX_TO | SYS_STATUS_ALL_RX_ERR | SYS_STATUS_ALL_RX_GOOD;
 8003114:	4b05      	ldr	r3, [pc, #20]	; (800312c <dwClearReceiveStatus+0x20>)
 8003116:	60fb      	str	r3, [r7, #12]
    dwSpiWrite32(dev, SYS_STATUS, NO_SUB, regData);
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	2200      	movs	r2, #0
 800311c:	210f      	movs	r1, #15
 800311e:	6878      	ldr	r0, [r7, #4]
 8003120:	f001 f856 	bl	80041d0 <dwSpiWrite32>
}
 8003124:	bf00      	nop
 8003126:	3710      	adds	r7, #16
 8003128:	46bd      	mov	sp, r7
 800312a:	bd80      	pop	{r7, pc}
 800312c:	2427ff00 	.word	0x2427ff00

08003130 <dwClearTransmitStatus>:

void dwClearTransmitStatus(dwDeviceTypes_t *dev)
{
 8003130:	b580      	push	{r7, lr}
 8003132:	b084      	sub	sp, #16
 8003134:	af00      	add	r7, sp, #0
 8003136:	6078      	str	r0, [r7, #4]
    // clear latched TX bits
    uint32_t regData = SYS_STATUS_ALL_TX;
 8003138:	23f8      	movs	r3, #248	; 0xf8
 800313a:	60fb      	str	r3, [r7, #12]
    dwSpiWrite32(dev, SYS_STATUS, NO_SUB, regData);
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	2200      	movs	r2, #0
 8003140:	210f      	movs	r1, #15
 8003142:	6878      	ldr	r0, [r7, #4]
 8003144:	f001 f844 	bl	80041d0 <dwSpiWrite32>
}
 8003148:	bf00      	nop
 800314a:	3710      	adds	r7, #16
 800314c:	46bd      	mov	sp, r7
 800314e:	bd80      	pop	{r7, pc}

08003150 <spiReadRxInfo>:
    f2 = (unsigned int)fpAmpl2Bytes[0] | ((unsigned int)fpAmpl2Bytes[1] << 8);
    return (float)f2 / noise;
}

static float spiReadRxInfo(dwDeviceTypes_t *dev)
{
 8003150:	b580      	push	{r7, lr}
 8003152:	b086      	sub	sp, #24
 8003154:	af02      	add	r7, sp, #8
 8003156:	6078      	str	r0, [r7, #4]
    uint8_t rxFrameInfo[LEN_RX_FINFO];
    dwSpiRead(dev, RX_FINFO, NO_SUB, rxFrameInfo, LEN_RX_FINFO);
 8003158:	f107 030c 	add.w	r3, r7, #12
 800315c:	2204      	movs	r2, #4
 800315e:	9200      	str	r2, [sp, #0]
 8003160:	2200      	movs	r2, #0
 8003162:	2110      	movs	r1, #16
 8003164:	6878      	ldr	r0, [r7, #4]
 8003166:	f000 ff71 	bl	800404c <dwSpiRead>
    return (float)((((unsigned int)rxFrameInfo[2] >> 4) & 0xFF) | ((unsigned int)rxFrameInfo[3] << 4));
 800316a:	7bbb      	ldrb	r3, [r7, #14]
 800316c:	091b      	lsrs	r3, r3, #4
 800316e:	b2db      	uxtb	r3, r3
 8003170:	461a      	mov	r2, r3
 8003172:	7bfb      	ldrb	r3, [r7, #15]
 8003174:	011b      	lsls	r3, r3, #4
 8003176:	4313      	orrs	r3, r2
 8003178:	4618      	mov	r0, r3
 800317a:	f7fd fdab 	bl	8000cd4 <__aeabi_ui2f>
 800317e:	4603      	mov	r3, r0
}
 8003180:	4618      	mov	r0, r3
 8003182:	3710      	adds	r7, #16
 8003184:	46bd      	mov	sp, r7
 8003186:	bd80      	pop	{r7, pc}

08003188 <calculatePower>:

static float calculatePower(float base, float N, uint8_t pulseFrequency)
{
 8003188:	b580      	push	{r7, lr}
 800318a:	b088      	sub	sp, #32
 800318c:	af00      	add	r7, sp, #0
 800318e:	60f8      	str	r0, [r7, #12]
 8003190:	60b9      	str	r1, [r7, #8]
 8003192:	4613      	mov	r3, r2
 8003194:	71fb      	strb	r3, [r7, #7]
    float A, corrFac;

    if (TX_PULSE_FREQ_16MHZ == pulseFrequency)
 8003196:	79fb      	ldrb	r3, [r7, #7]
 8003198:	2b01      	cmp	r3, #1
 800319a:	d104      	bne.n	80031a6 <calculatePower+0x1e>
    {
        A = 113.77f;
 800319c:	4b1f      	ldr	r3, [pc, #124]	; (800321c <calculatePower+0x94>)
 800319e:	61fb      	str	r3, [r7, #28]
        corrFac = 2.3334f;
 80031a0:	4b1f      	ldr	r3, [pc, #124]	; (8003220 <calculatePower+0x98>)
 80031a2:	61bb      	str	r3, [r7, #24]
 80031a4:	e003      	b.n	80031ae <calculatePower+0x26>
    }
    else
    {
        A = 121.74f;
 80031a6:	4b1f      	ldr	r3, [pc, #124]	; (8003224 <calculatePower+0x9c>)
 80031a8:	61fb      	str	r3, [r7, #28]
        corrFac = 1.1667f;
 80031aa:	4b1f      	ldr	r3, [pc, #124]	; (8003228 <calculatePower+0xa0>)
 80031ac:	61bb      	str	r3, [r7, #24]
    }

    float estFpPwr = 10.0f * log10f(base / (N * N)) - A;
 80031ae:	68b9      	ldr	r1, [r7, #8]
 80031b0:	68b8      	ldr	r0, [r7, #8]
 80031b2:	f7fd fde7 	bl	8000d84 <__aeabi_fmul>
 80031b6:	4603      	mov	r3, r0
 80031b8:	4619      	mov	r1, r3
 80031ba:	68f8      	ldr	r0, [r7, #12]
 80031bc:	f7fd fe96 	bl	8000eec <__aeabi_fdiv>
 80031c0:	4603      	mov	r3, r0
 80031c2:	4618      	mov	r0, r3
 80031c4:	f008 f92c 	bl	800b420 <log10f>
 80031c8:	4603      	mov	r3, r0
 80031ca:	4918      	ldr	r1, [pc, #96]	; (800322c <calculatePower+0xa4>)
 80031cc:	4618      	mov	r0, r3
 80031ce:	f7fd fdd9 	bl	8000d84 <__aeabi_fmul>
 80031d2:	4603      	mov	r3, r0
 80031d4:	69f9      	ldr	r1, [r7, #28]
 80031d6:	4618      	mov	r0, r3
 80031d8:	f7fd fcca 	bl	8000b70 <__aeabi_fsub>
 80031dc:	4603      	mov	r3, r0
 80031de:	617b      	str	r3, [r7, #20]

    if (estFpPwr <= -88)
 80031e0:	4913      	ldr	r1, [pc, #76]	; (8003230 <calculatePower+0xa8>)
 80031e2:	6978      	ldr	r0, [r7, #20]
 80031e4:	f7fd ff76 	bl	80010d4 <__aeabi_fcmple>
 80031e8:	4603      	mov	r3, r0
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d001      	beq.n	80031f2 <calculatePower+0x6a>
    {
        return estFpPwr;
 80031ee:	697b      	ldr	r3, [r7, #20]
 80031f0:	e010      	b.n	8003214 <calculatePower+0x8c>
    }
    else
    {
        // approximation of Fig. 22 in user manual for dbm correction
        estFpPwr += (estFpPwr + 88) * corrFac;
 80031f2:	4910      	ldr	r1, [pc, #64]	; (8003234 <calculatePower+0xac>)
 80031f4:	6978      	ldr	r0, [r7, #20]
 80031f6:	f7fd fcbd 	bl	8000b74 <__addsf3>
 80031fa:	4603      	mov	r3, r0
 80031fc:	69b9      	ldr	r1, [r7, #24]
 80031fe:	4618      	mov	r0, r3
 8003200:	f7fd fdc0 	bl	8000d84 <__aeabi_fmul>
 8003204:	4603      	mov	r3, r0
 8003206:	4619      	mov	r1, r3
 8003208:	6978      	ldr	r0, [r7, #20]
 800320a:	f7fd fcb3 	bl	8000b74 <__addsf3>
 800320e:	4603      	mov	r3, r0
 8003210:	617b      	str	r3, [r7, #20]
    }

    return estFpPwr;
 8003212:	697b      	ldr	r3, [r7, #20]
}
 8003214:	4618      	mov	r0, r3
 8003216:	3720      	adds	r7, #32
 8003218:	46bd      	mov	sp, r7
 800321a:	bd80      	pop	{r7, pc}
 800321c:	42e38a3d 	.word	0x42e38a3d
 8003220:	4015566d 	.word	0x4015566d
 8003224:	42f37ae1 	.word	0x42f37ae1
 8003228:	3f95566d 	.word	0x3f95566d
 800322c:	41200000 	.word	0x41200000
 8003230:	c2b00000 	.word	0xc2b00000
 8003234:	42b00000 	.word	0x42b00000

08003238 <dwGetReceivePower>:

    return calculatePower(f1 * f1 + f2 * f2 + f3 * f3, N, dev->pulseFrequency);
}

float dwGetReceivePower(dwDeviceTypes_t *dev)
{
 8003238:	b580      	push	{r7, lr}
 800323a:	b086      	sub	sp, #24
 800323c:	af00      	add	r7, sp, #0
 800323e:	6078      	str	r0, [r7, #4]
    float C = (float)dwSpiRead16(dev, RX_FQUAL, CIR_PWR_SUB);
 8003240:	2206      	movs	r2, #6
 8003242:	2112      	movs	r1, #18
 8003244:	6878      	ldr	r0, [r7, #4]
 8003246:	f000 ff3f 	bl	80040c8 <dwSpiRead16>
 800324a:	4603      	mov	r3, r0
 800324c:	4618      	mov	r0, r3
 800324e:	f7fd fd41 	bl	8000cd4 <__aeabi_ui2f>
 8003252:	4603      	mov	r3, r0
 8003254:	617b      	str	r3, [r7, #20]
    float N = spiReadRxInfo(dev);
 8003256:	6878      	ldr	r0, [r7, #4]
 8003258:	f7ff ff7a 	bl	8003150 <spiReadRxInfo>
 800325c:	6138      	str	r0, [r7, #16]

    float twoPower17 = 131072.0f;
 800325e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8003262:	60fb      	str	r3, [r7, #12]

    return calculatePower(C * twoPower17, N, dev->pulseFrequency);
 8003264:	68f9      	ldr	r1, [r7, #12]
 8003266:	6978      	ldr	r0, [r7, #20]
 8003268:	f7fd fd8c 	bl	8000d84 <__aeabi_fmul>
 800326c:	4603      	mov	r3, r0
 800326e:	4618      	mov	r0, r3
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003276:	461a      	mov	r2, r3
 8003278:	6939      	ldr	r1, [r7, #16]
 800327a:	f7ff ff85 	bl	8003188 <calculatePower>
 800327e:	4603      	mov	r3, r0
}
 8003280:	4618      	mov	r0, r3
 8003282:	3718      	adds	r7, #24
 8003284:	46bd      	mov	sp, r7
 8003286:	bd80      	pop	{r7, pc}

08003288 <dwSetMode>:
    dwSetChannel(dev, dev->channel);
    dwSetPreambleCode(dev, dev->preambleCode);
}

void dwSetMode(dwDeviceTypes_t *dev)
{
 8003288:	b580      	push	{r7, lr}
 800328a:	b082      	sub	sp, #8
 800328c:	af00      	add	r7, sp, #0
 800328e:	6078      	str	r0, [r7, #4]
    dwSetDataRate(dev, dev->dataRate);
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8003296:	4619      	mov	r1, r3
 8003298:	6878      	ldr	r0, [r7, #4]
 800329a:	f7ff faad 	bl	80027f8 <dwSetDataRate>
    dwSetPulseFrequency(dev, dev->pulseFrequency);
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80032a4:	4619      	mov	r1, r3
 80032a6:	6878      	ldr	r0, [r7, #4]
 80032a8:	f7ff fb27 	bl	80028fa <dwSetPulseFrequency>
    dwSetPreambleLength(dev, dev->preambleLength);
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 80032b2:	4619      	mov	r1, r3
 80032b4:	6878      	ldr	r0, [r7, #4]
 80032b6:	f7ff fb55 	bl	8002964 <dwSetPreambleLength>
    // TODO add channel and code to mode tuples
    // TODO add channel and code settings with checks (see Table 58)
    dwSetChannel(dev, dev->channel);
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 80032c0:	4619      	mov	r1, r3
 80032c2:	6878      	ldr	r0, [r7, #4]
 80032c4:	f7ff fbbb 	bl	8002a3e <dwSetChannel>
    dwSetPreambleCode(dev, dev->preambleCode);
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80032ce:	4619      	mov	r1, r3
 80032d0:	6878      	ldr	r0, [r7, #4]
 80032d2:	f7ff fbd1 	bl	8002a78 <dwSetPreambleCode>
}
 80032d6:	bf00      	nop
 80032d8:	3708      	adds	r7, #8
 80032da:	46bd      	mov	sp, r7
 80032dc:	bd80      	pop	{r7, pc}
	...

080032e0 <dwTune>:

void dwTune(dwDeviceTypes_t *dev)
{
 80032e0:	b580      	push	{r7, lr}
 80032e2:	b098      	sub	sp, #96	; 0x60
 80032e4:	af02      	add	r7, sp, #8
 80032e6:	6078      	str	r0, [r7, #4]
    uint8_t tcpgdelay[LEN_TC_PGDELAY];
    uint8_t fspllcfg[LEN_FS_PLLCFG];
    uint8_t fsplltune[LEN_FS_PLLTUNE];
    uint8_t fsxtalt[LEN_FS_XTALT];
    // AGC_TUNE1
    if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80032ee:	2b01      	cmp	r3, #1
 80032f0:	d108      	bne.n	8003304 <dwTune+0x24>
    {
        writeValueToBytes(agctune1, 0x8870, LEN_AGC_TUNE1);
 80032f2:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80032f6:	2202      	movs	r2, #2
 80032f8:	f648 0170 	movw	r1, #34928	; 0x8870
 80032fc:	4618      	mov	r0, r3
 80032fe:	f7fe fd12 	bl	8001d26 <writeValueToBytes>
 8003302:	e00c      	b.n	800331e <dwTune+0x3e>
    }
    else if (dev->pulseFrequency == TX_PULSE_FREQ_64MHZ)
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800330a:	2b02      	cmp	r3, #2
 800330c:	d107      	bne.n	800331e <dwTune+0x3e>
    {
        writeValueToBytes(agctune1, 0x889B, LEN_AGC_TUNE1);
 800330e:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8003312:	2202      	movs	r2, #2
 8003314:	f648 019b 	movw	r1, #34971	; 0x889b
 8003318:	4618      	mov	r0, r3
 800331a:	f7fe fd04 	bl	8001d26 <writeValueToBytes>
    else
    {
        // TODO proper error/warning handling
    }
    // AGC_TUNE2
    writeValueToBytes(agctune2, 0x2502A907L, LEN_AGC_TUNE2);
 800331e:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8003322:	2204      	movs	r2, #4
 8003324:	49b9      	ldr	r1, [pc, #740]	; (800360c <dwTune+0x32c>)
 8003326:	4618      	mov	r0, r3
 8003328:	f7fe fcfd 	bl	8001d26 <writeValueToBytes>
    // AGC_TUNE3
    writeValueToBytes(agctune3, 0x0035, LEN_AGC_TUNE3);
 800332c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8003330:	2202      	movs	r2, #2
 8003332:	2135      	movs	r1, #53	; 0x35
 8003334:	4618      	mov	r0, r3
 8003336:	f7fe fcf6 	bl	8001d26 <writeValueToBytes>
    // DRX_TUNE0b (already optimized according to Table 20 of user manual)
    if (dev->dataRate == TRX_RATE_110KBPS)
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8003340:	2b00      	cmp	r3, #0
 8003342:	d107      	bne.n	8003354 <dwTune+0x74>
    {
        writeValueToBytes(drxtune0b, 0x0016, LEN_DRX_TUNE0b);
 8003344:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003348:	2202      	movs	r2, #2
 800334a:	2116      	movs	r1, #22
 800334c:	4618      	mov	r0, r3
 800334e:	f7fe fcea 	bl	8001d26 <writeValueToBytes>
 8003352:	e018      	b.n	8003386 <dwTune+0xa6>
    }
    else if (dev->dataRate == TRX_RATE_850KBPS)
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 800335a:	2b01      	cmp	r3, #1
 800335c:	d107      	bne.n	800336e <dwTune+0x8e>
    {
        writeValueToBytes(drxtune0b, 0x0006, LEN_DRX_TUNE0b);
 800335e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003362:	2202      	movs	r2, #2
 8003364:	2106      	movs	r1, #6
 8003366:	4618      	mov	r0, r3
 8003368:	f7fe fcdd 	bl	8001d26 <writeValueToBytes>
 800336c:	e00b      	b.n	8003386 <dwTune+0xa6>
    }
    else if (dev->dataRate == TRX_RATE_6800KBPS)
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8003374:	2b02      	cmp	r3, #2
 8003376:	d106      	bne.n	8003386 <dwTune+0xa6>
    {
        writeValueToBytes(drxtune0b, 0x0001, LEN_DRX_TUNE0b);
 8003378:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800337c:	2202      	movs	r2, #2
 800337e:	2101      	movs	r1, #1
 8003380:	4618      	mov	r0, r3
 8003382:	f7fe fcd0 	bl	8001d26 <writeValueToBytes>
    else
    {
        // TODO proper error/warning handling
    }
    // DRX_TUNE1a
    if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800338c:	2b01      	cmp	r3, #1
 800338e:	d107      	bne.n	80033a0 <dwTune+0xc0>
    {
        writeValueToBytes(drxtune1a, 0x0087, LEN_DRX_TUNE1a);
 8003390:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8003394:	2202      	movs	r2, #2
 8003396:	2187      	movs	r1, #135	; 0x87
 8003398:	4618      	mov	r0, r3
 800339a:	f7fe fcc4 	bl	8001d26 <writeValueToBytes>
 800339e:	e00b      	b.n	80033b8 <dwTune+0xd8>
    }
    else if (dev->pulseFrequency == TX_PULSE_FREQ_64MHZ)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80033a6:	2b02      	cmp	r3, #2
 80033a8:	d106      	bne.n	80033b8 <dwTune+0xd8>
    {
        writeValueToBytes(drxtune1a, 0x008D, LEN_DRX_TUNE1a);
 80033aa:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80033ae:	2202      	movs	r2, #2
 80033b0:	218d      	movs	r1, #141	; 0x8d
 80033b2:	4618      	mov	r0, r3
 80033b4:	f7fe fcb7 	bl	8001d26 <writeValueToBytes>
    else
    {
        // TODO proper error/warning handling
    }
    // DRX_TUNE1b
    if (dev->preambleLength == TX_PREAMBLE_LEN_1536 || dev->preambleLength == TX_PREAMBLE_LEN_2048 ||
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 80033be:	2b06      	cmp	r3, #6
 80033c0:	d009      	beq.n	80033d6 <dwTune+0xf6>
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 80033c8:	2b0a      	cmp	r3, #10
 80033ca:	d004      	beq.n	80033d6 <dwTune+0xf6>
        dev->preambleLength == TX_PREAMBLE_LEN_4096)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
    if (dev->preambleLength == TX_PREAMBLE_LEN_1536 || dev->preambleLength == TX_PREAMBLE_LEN_2048 ||
 80033d2:	2b03      	cmp	r3, #3
 80033d4:	d10c      	bne.n	80033f0 <dwTune+0x110>
    {
        if (dev->dataRate == TRX_RATE_110KBPS)
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d12a      	bne.n	8003436 <dwTune+0x156>
        {
            writeValueToBytes(drxtune1b, 0x0064, LEN_DRX_TUNE1b);
 80033e0:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80033e4:	2202      	movs	r2, #2
 80033e6:	2164      	movs	r1, #100	; 0x64
 80033e8:	4618      	mov	r0, r3
 80033ea:	f7fe fc9c 	bl	8001d26 <writeValueToBytes>
        if (dev->dataRate == TRX_RATE_110KBPS)
 80033ee:	e022      	b.n	8003436 <dwTune+0x156>
        else
        {
            // TODO proper error/warning handling
        }
    }
    else if (dev->preambleLength != TX_PREAMBLE_LEN_64)
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 80033f6:	2b01      	cmp	r3, #1
 80033f8:	d011      	beq.n	800341e <dwTune+0x13e>
    {
        if (dev->dataRate == TRX_RATE_850KBPS || dev->dataRate == TRX_RATE_6800KBPS)
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8003400:	2b01      	cmp	r3, #1
 8003402:	d004      	beq.n	800340e <dwTune+0x12e>
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 800340a:	2b02      	cmp	r3, #2
 800340c:	d113      	bne.n	8003436 <dwTune+0x156>
        {
            writeValueToBytes(drxtune1b, 0x0020, LEN_DRX_TUNE1b);
 800340e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003412:	2202      	movs	r2, #2
 8003414:	2120      	movs	r1, #32
 8003416:	4618      	mov	r0, r3
 8003418:	f7fe fc85 	bl	8001d26 <writeValueToBytes>
 800341c:	e00b      	b.n	8003436 <dwTune+0x156>
            // TODO proper error/warning handling
        }
    }
    else
    {
        if (dev->dataRate == TRX_RATE_6800KBPS)
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8003424:	2b02      	cmp	r3, #2
 8003426:	d106      	bne.n	8003436 <dwTune+0x156>
        {
            writeValueToBytes(drxtune1b, 0x0010, LEN_DRX_TUNE1b);
 8003428:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800342c:	2202      	movs	r2, #2
 800342e:	2110      	movs	r1, #16
 8003430:	4618      	mov	r0, r3
 8003432:	f7fe fc78 	bl	8001d26 <writeValueToBytes>
        {
            // TODO proper error/warning handling
        }
    }
    // DRX_TUNE2
    if (dev->pacSize == PAC_SIZE_8)
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800343c:	2b08      	cmp	r3, #8
 800343e:	d119      	bne.n	8003474 <dwTune+0x194>
    {
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003446:	2b01      	cmp	r3, #1
 8003448:	d107      	bne.n	800345a <dwTune+0x17a>
        {
            writeValueToBytes(drxtune2, 0x311A002DL, LEN_DRX_TUNE2);
 800344a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800344e:	2204      	movs	r2, #4
 8003450:	496f      	ldr	r1, [pc, #444]	; (8003610 <dwTune+0x330>)
 8003452:	4618      	mov	r0, r3
 8003454:	f7fe fc67 	bl	8001d26 <writeValueToBytes>
 8003458:	e068      	b.n	800352c <dwTune+0x24c>
        }
        else if (dev->pulseFrequency == TX_PULSE_FREQ_64MHZ)
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003460:	2b02      	cmp	r3, #2
 8003462:	d163      	bne.n	800352c <dwTune+0x24c>
        {
            writeValueToBytes(drxtune2, 0x313B006BL, LEN_DRX_TUNE2);
 8003464:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003468:	2204      	movs	r2, #4
 800346a:	496a      	ldr	r1, [pc, #424]	; (8003614 <dwTune+0x334>)
 800346c:	4618      	mov	r0, r3
 800346e:	f7fe fc5a 	bl	8001d26 <writeValueToBytes>
 8003472:	e05b      	b.n	800352c <dwTune+0x24c>
        else
        {
            // TODO proper error/warning handling
        }
    }
    else if (dev->pacSize == PAC_SIZE_16)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800347a:	2b10      	cmp	r3, #16
 800347c:	d119      	bne.n	80034b2 <dwTune+0x1d2>
    {
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003484:	2b01      	cmp	r3, #1
 8003486:	d107      	bne.n	8003498 <dwTune+0x1b8>
        {
            writeValueToBytes(drxtune2, 0x331A0052L, LEN_DRX_TUNE2);
 8003488:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800348c:	2204      	movs	r2, #4
 800348e:	4962      	ldr	r1, [pc, #392]	; (8003618 <dwTune+0x338>)
 8003490:	4618      	mov	r0, r3
 8003492:	f7fe fc48 	bl	8001d26 <writeValueToBytes>
 8003496:	e049      	b.n	800352c <dwTune+0x24c>
        }
        else if (dev->pulseFrequency == TX_PULSE_FREQ_64MHZ)
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800349e:	2b02      	cmp	r3, #2
 80034a0:	d144      	bne.n	800352c <dwTune+0x24c>
        {
            writeValueToBytes(drxtune2, 0x333B00BEL, LEN_DRX_TUNE2);
 80034a2:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80034a6:	2204      	movs	r2, #4
 80034a8:	495c      	ldr	r1, [pc, #368]	; (800361c <dwTune+0x33c>)
 80034aa:	4618      	mov	r0, r3
 80034ac:	f7fe fc3b 	bl	8001d26 <writeValueToBytes>
 80034b0:	e03c      	b.n	800352c <dwTune+0x24c>
        else
        {
            // TODO proper error/warning handling
        }
    }
    else if (dev->pacSize == PAC_SIZE_32)
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80034b8:	2b20      	cmp	r3, #32
 80034ba:	d119      	bne.n	80034f0 <dwTune+0x210>
    {
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80034c2:	2b01      	cmp	r3, #1
 80034c4:	d107      	bne.n	80034d6 <dwTune+0x1f6>
        {
            writeValueToBytes(drxtune2, 0x351A009AL, LEN_DRX_TUNE2);
 80034c6:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80034ca:	2204      	movs	r2, #4
 80034cc:	4954      	ldr	r1, [pc, #336]	; (8003620 <dwTune+0x340>)
 80034ce:	4618      	mov	r0, r3
 80034d0:	f7fe fc29 	bl	8001d26 <writeValueToBytes>
 80034d4:	e02a      	b.n	800352c <dwTune+0x24c>
        }
        else if (dev->pulseFrequency == TX_PULSE_FREQ_64MHZ)
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80034dc:	2b02      	cmp	r3, #2
 80034de:	d125      	bne.n	800352c <dwTune+0x24c>
        {
            writeValueToBytes(drxtune2, 0x353B015EL, LEN_DRX_TUNE2);
 80034e0:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80034e4:	2204      	movs	r2, #4
 80034e6:	494f      	ldr	r1, [pc, #316]	; (8003624 <dwTune+0x344>)
 80034e8:	4618      	mov	r0, r3
 80034ea:	f7fe fc1c 	bl	8001d26 <writeValueToBytes>
 80034ee:	e01d      	b.n	800352c <dwTune+0x24c>
        else
        {
            // TODO proper error/warning handling
        }
    }
    else if (dev->pacSize == PAC_SIZE_64)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80034f6:	2b40      	cmp	r3, #64	; 0x40
 80034f8:	d118      	bne.n	800352c <dwTune+0x24c>
    {
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003500:	2b01      	cmp	r3, #1
 8003502:	d107      	bne.n	8003514 <dwTune+0x234>
        {
            writeValueToBytes(drxtune2, 0x371A011DL, LEN_DRX_TUNE2);
 8003504:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003508:	2204      	movs	r2, #4
 800350a:	4947      	ldr	r1, [pc, #284]	; (8003628 <dwTune+0x348>)
 800350c:	4618      	mov	r0, r3
 800350e:	f7fe fc0a 	bl	8001d26 <writeValueToBytes>
 8003512:	e00b      	b.n	800352c <dwTune+0x24c>
        }
        else if (dev->pulseFrequency == TX_PULSE_FREQ_64MHZ)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800351a:	2b02      	cmp	r3, #2
 800351c:	d106      	bne.n	800352c <dwTune+0x24c>
        {
            writeValueToBytes(drxtune2, 0x373B0296L, LEN_DRX_TUNE2);
 800351e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003522:	2204      	movs	r2, #4
 8003524:	4941      	ldr	r1, [pc, #260]	; (800362c <dwTune+0x34c>)
 8003526:	4618      	mov	r0, r3
 8003528:	f7fe fbfd 	bl	8001d26 <writeValueToBytes>
    else
    {
        // TODO proper error/warning handling
    }
    // DRX_TUNE4H
    if (dev->preambleLength == TX_PREAMBLE_LEN_64)
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8003532:	2b01      	cmp	r3, #1
 8003534:	d107      	bne.n	8003546 <dwTune+0x266>
    {
        writeValueToBytes(drxtune4H, 0x0010, LEN_DRX_TUNE4H);
 8003536:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800353a:	2202      	movs	r2, #2
 800353c:	2110      	movs	r1, #16
 800353e:	4618      	mov	r0, r3
 8003540:	f7fe fbf1 	bl	8001d26 <writeValueToBytes>
 8003544:	e006      	b.n	8003554 <dwTune+0x274>
    }
    else
    {
        writeValueToBytes(drxtune4H, 0x0028, LEN_DRX_TUNE4H);
 8003546:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800354a:	2202      	movs	r2, #2
 800354c:	2128      	movs	r1, #40	; 0x28
 800354e:	4618      	mov	r0, r3
 8003550:	f7fe fbe9 	bl	8001d26 <writeValueToBytes>
    }
    // RF_RXCTRLH
    if (dev->channel != CHANNEL_4 && dev->channel != CHANNEL_7)
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 800355a:	2b04      	cmp	r3, #4
 800355c:	d00c      	beq.n	8003578 <dwTune+0x298>
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8003564:	2b07      	cmp	r3, #7
 8003566:	d007      	beq.n	8003578 <dwTune+0x298>
    {
        writeValueToBytes(rfrxctrlh, 0xD8, LEN_RF_RXCTRLH);
 8003568:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800356c:	2201      	movs	r2, #1
 800356e:	21d8      	movs	r1, #216	; 0xd8
 8003570:	4618      	mov	r0, r3
 8003572:	f7fe fbd8 	bl	8001d26 <writeValueToBytes>
 8003576:	e006      	b.n	8003586 <dwTune+0x2a6>
    }
    else
    {
        writeValueToBytes(rfrxctrlh, 0xBC, LEN_RF_RXCTRLH);
 8003578:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800357c:	2201      	movs	r2, #1
 800357e:	21bc      	movs	r1, #188	; 0xbc
 8003580:	4618      	mov	r0, r3
 8003582:	f7fe fbd0 	bl	8001d26 <writeValueToBytes>
    }
    // RX_TXCTRL
    if (dev->channel == CHANNEL_1)
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 800358c:	2b01      	cmp	r3, #1
 800358e:	d108      	bne.n	80035a2 <dwTune+0x2c2>
    {
        writeValueToBytes(rftxctrl, 0x00005C40L, LEN_RF_TXCTRL);
 8003590:	f107 0320 	add.w	r3, r7, #32
 8003594:	2204      	movs	r2, #4
 8003596:	f645 4140 	movw	r1, #23616	; 0x5c40
 800359a:	4618      	mov	r0, r3
 800359c:	f7fe fbc3 	bl	8001d26 <writeValueToBytes>
 80035a0:	e05a      	b.n	8003658 <dwTune+0x378>
    }
    else if (dev->channel == CHANNEL_2)
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 80035a8:	2b02      	cmp	r3, #2
 80035aa:	d107      	bne.n	80035bc <dwTune+0x2dc>
    {
        writeValueToBytes(rftxctrl, 0x00045CA0L, LEN_RF_TXCTRL);
 80035ac:	f107 0320 	add.w	r3, r7, #32
 80035b0:	2204      	movs	r2, #4
 80035b2:	491f      	ldr	r1, [pc, #124]	; (8003630 <dwTune+0x350>)
 80035b4:	4618      	mov	r0, r3
 80035b6:	f7fe fbb6 	bl	8001d26 <writeValueToBytes>
 80035ba:	e04d      	b.n	8003658 <dwTune+0x378>
    }
    else if (dev->channel == CHANNEL_3)
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 80035c2:	2b03      	cmp	r3, #3
 80035c4:	d107      	bne.n	80035d6 <dwTune+0x2f6>
    {
        writeValueToBytes(rftxctrl, 0x00086CC0L, LEN_RF_TXCTRL);
 80035c6:	f107 0320 	add.w	r3, r7, #32
 80035ca:	2204      	movs	r2, #4
 80035cc:	4919      	ldr	r1, [pc, #100]	; (8003634 <dwTune+0x354>)
 80035ce:	4618      	mov	r0, r3
 80035d0:	f7fe fba9 	bl	8001d26 <writeValueToBytes>
 80035d4:	e040      	b.n	8003658 <dwTune+0x378>
    }
    else if (dev->channel == CHANNEL_4)
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 80035dc:	2b04      	cmp	r3, #4
 80035de:	d107      	bne.n	80035f0 <dwTune+0x310>
    {
        writeValueToBytes(rftxctrl, 0x00045C80L, LEN_RF_TXCTRL);
 80035e0:	f107 0320 	add.w	r3, r7, #32
 80035e4:	2204      	movs	r2, #4
 80035e6:	4914      	ldr	r1, [pc, #80]	; (8003638 <dwTune+0x358>)
 80035e8:	4618      	mov	r0, r3
 80035ea:	f7fe fb9c 	bl	8001d26 <writeValueToBytes>
 80035ee:	e033      	b.n	8003658 <dwTune+0x378>
    }
    else if (dev->channel == CHANNEL_5)
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 80035f6:	2b05      	cmp	r3, #5
 80035f8:	d122      	bne.n	8003640 <dwTune+0x360>
    {
        writeValueToBytes(rftxctrl, 0x001E3FE0L, LEN_RF_TXCTRL);
 80035fa:	f107 0320 	add.w	r3, r7, #32
 80035fe:	2204      	movs	r2, #4
 8003600:	490e      	ldr	r1, [pc, #56]	; (800363c <dwTune+0x35c>)
 8003602:	4618      	mov	r0, r3
 8003604:	f7fe fb8f 	bl	8001d26 <writeValueToBytes>
 8003608:	e026      	b.n	8003658 <dwTune+0x378>
 800360a:	bf00      	nop
 800360c:	2502a907 	.word	0x2502a907
 8003610:	311a002d 	.word	0x311a002d
 8003614:	313b006b 	.word	0x313b006b
 8003618:	331a0052 	.word	0x331a0052
 800361c:	333b00be 	.word	0x333b00be
 8003620:	351a009a 	.word	0x351a009a
 8003624:	353b015e 	.word	0x353b015e
 8003628:	371a011d 	.word	0x371a011d
 800362c:	373b0296 	.word	0x373b0296
 8003630:	00045ca0 	.word	0x00045ca0
 8003634:	00086cc0 	.word	0x00086cc0
 8003638:	00045c80 	.word	0x00045c80
 800363c:	001e3fe0 	.word	0x001e3fe0
    }
    else if (dev->channel == CHANNEL_7)
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8003646:	2b07      	cmp	r3, #7
 8003648:	d106      	bne.n	8003658 <dwTune+0x378>
    {
        writeValueToBytes(rftxctrl, 0x001E7DE0L, LEN_RF_TXCTRL);
 800364a:	f107 0320 	add.w	r3, r7, #32
 800364e:	2204      	movs	r2, #4
 8003650:	49be      	ldr	r1, [pc, #760]	; (800394c <dwTune+0x66c>)
 8003652:	4618      	mov	r0, r3
 8003654:	f7fe fb67 	bl	8001d26 <writeValueToBytes>
    else
    {
        // TODO proper error/warning handling
    }
    // TC_PGDELAY
    if (dev->channel == CHANNEL_1)
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 800365e:	2b01      	cmp	r3, #1
 8003660:	d107      	bne.n	8003672 <dwTune+0x392>
    {
        writeValueToBytes(tcpgdelay, 0xC9, LEN_TC_PGDELAY);
 8003662:	f107 031c 	add.w	r3, r7, #28
 8003666:	2201      	movs	r2, #1
 8003668:	21c9      	movs	r1, #201	; 0xc9
 800366a:	4618      	mov	r0, r3
 800366c:	f7fe fb5b 	bl	8001d26 <writeValueToBytes>
 8003670:	e03f      	b.n	80036f2 <dwTune+0x412>
    }
    else if (dev->channel == CHANNEL_2)
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8003678:	2b02      	cmp	r3, #2
 800367a:	d107      	bne.n	800368c <dwTune+0x3ac>
    {
        writeValueToBytes(tcpgdelay, 0xC2, LEN_TC_PGDELAY);
 800367c:	f107 031c 	add.w	r3, r7, #28
 8003680:	2201      	movs	r2, #1
 8003682:	21c2      	movs	r1, #194	; 0xc2
 8003684:	4618      	mov	r0, r3
 8003686:	f7fe fb4e 	bl	8001d26 <writeValueToBytes>
 800368a:	e032      	b.n	80036f2 <dwTune+0x412>
    }
    else if (dev->channel == CHANNEL_3)
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8003692:	2b03      	cmp	r3, #3
 8003694:	d107      	bne.n	80036a6 <dwTune+0x3c6>
    {
        writeValueToBytes(tcpgdelay, 0xC5, LEN_TC_PGDELAY);
 8003696:	f107 031c 	add.w	r3, r7, #28
 800369a:	2201      	movs	r2, #1
 800369c:	21c5      	movs	r1, #197	; 0xc5
 800369e:	4618      	mov	r0, r3
 80036a0:	f7fe fb41 	bl	8001d26 <writeValueToBytes>
 80036a4:	e025      	b.n	80036f2 <dwTune+0x412>
    }
    else if (dev->channel == CHANNEL_4)
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 80036ac:	2b04      	cmp	r3, #4
 80036ae:	d107      	bne.n	80036c0 <dwTune+0x3e0>
    {
        writeValueToBytes(tcpgdelay, 0x95, LEN_TC_PGDELAY);
 80036b0:	f107 031c 	add.w	r3, r7, #28
 80036b4:	2201      	movs	r2, #1
 80036b6:	2195      	movs	r1, #149	; 0x95
 80036b8:	4618      	mov	r0, r3
 80036ba:	f7fe fb34 	bl	8001d26 <writeValueToBytes>
 80036be:	e018      	b.n	80036f2 <dwTune+0x412>
    }
    else if (dev->channel == CHANNEL_5)
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 80036c6:	2b05      	cmp	r3, #5
 80036c8:	d107      	bne.n	80036da <dwTune+0x3fa>
    {
        writeValueToBytes(tcpgdelay, 0xC0, LEN_TC_PGDELAY);
 80036ca:	f107 031c 	add.w	r3, r7, #28
 80036ce:	2201      	movs	r2, #1
 80036d0:	21c0      	movs	r1, #192	; 0xc0
 80036d2:	4618      	mov	r0, r3
 80036d4:	f7fe fb27 	bl	8001d26 <writeValueToBytes>
 80036d8:	e00b      	b.n	80036f2 <dwTune+0x412>
    }
    else if (dev->channel == CHANNEL_7)
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 80036e0:	2b07      	cmp	r3, #7
 80036e2:	d106      	bne.n	80036f2 <dwTune+0x412>
    {
        writeValueToBytes(tcpgdelay, 0x93, LEN_TC_PGDELAY);
 80036e4:	f107 031c 	add.w	r3, r7, #28
 80036e8:	2201      	movs	r2, #1
 80036ea:	2193      	movs	r1, #147	; 0x93
 80036ec:	4618      	mov	r0, r3
 80036ee:	f7fe fb1a 	bl	8001d26 <writeValueToBytes>
    else
    {
        // TODO proper error/warning handling
    }
    // FS_PLLCFG and FS_PLLTUNE
    if (dev->channel == CHANNEL_1)
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 80036f8:	2b01      	cmp	r3, #1
 80036fa:	d10e      	bne.n	800371a <dwTune+0x43a>
    {
        writeValueToBytes(fspllcfg, 0x09000407L, LEN_FS_PLLCFG);
 80036fc:	f107 0318 	add.w	r3, r7, #24
 8003700:	2204      	movs	r2, #4
 8003702:	4993      	ldr	r1, [pc, #588]	; (8003950 <dwTune+0x670>)
 8003704:	4618      	mov	r0, r3
 8003706:	f7fe fb0e 	bl	8001d26 <writeValueToBytes>
        writeValueToBytes(fsplltune, 0x1E, LEN_FS_PLLTUNE);
 800370a:	f107 0314 	add.w	r3, r7, #20
 800370e:	2201      	movs	r2, #1
 8003710:	211e      	movs	r1, #30
 8003712:	4618      	mov	r0, r3
 8003714:	f7fe fb07 	bl	8001d26 <writeValueToBytes>
 8003718:	e044      	b.n	80037a4 <dwTune+0x4c4>
    }
    else if (dev->channel == CHANNEL_2 || dev->channel == CHANNEL_4)
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8003720:	2b02      	cmp	r3, #2
 8003722:	d004      	beq.n	800372e <dwTune+0x44e>
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 800372a:	2b04      	cmp	r3, #4
 800372c:	d10e      	bne.n	800374c <dwTune+0x46c>
    {
        writeValueToBytes(fspllcfg, 0x08400508L, LEN_FS_PLLCFG);
 800372e:	f107 0318 	add.w	r3, r7, #24
 8003732:	2204      	movs	r2, #4
 8003734:	4987      	ldr	r1, [pc, #540]	; (8003954 <dwTune+0x674>)
 8003736:	4618      	mov	r0, r3
 8003738:	f7fe faf5 	bl	8001d26 <writeValueToBytes>
        writeValueToBytes(fsplltune, 0x26, LEN_FS_PLLTUNE);
 800373c:	f107 0314 	add.w	r3, r7, #20
 8003740:	2201      	movs	r2, #1
 8003742:	2126      	movs	r1, #38	; 0x26
 8003744:	4618      	mov	r0, r3
 8003746:	f7fe faee 	bl	8001d26 <writeValueToBytes>
 800374a:	e02b      	b.n	80037a4 <dwTune+0x4c4>
    }
    else if (dev->channel == CHANNEL_3)
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8003752:	2b03      	cmp	r3, #3
 8003754:	d10e      	bne.n	8003774 <dwTune+0x494>
    {
        writeValueToBytes(fspllcfg, 0x08401009L, LEN_FS_PLLCFG);
 8003756:	f107 0318 	add.w	r3, r7, #24
 800375a:	2204      	movs	r2, #4
 800375c:	497e      	ldr	r1, [pc, #504]	; (8003958 <dwTune+0x678>)
 800375e:	4618      	mov	r0, r3
 8003760:	f7fe fae1 	bl	8001d26 <writeValueToBytes>
        writeValueToBytes(fsplltune, 0x56, LEN_FS_PLLTUNE);
 8003764:	f107 0314 	add.w	r3, r7, #20
 8003768:	2201      	movs	r2, #1
 800376a:	2156      	movs	r1, #86	; 0x56
 800376c:	4618      	mov	r0, r3
 800376e:	f7fe fada 	bl	8001d26 <writeValueToBytes>
 8003772:	e017      	b.n	80037a4 <dwTune+0x4c4>
    }
    else if (dev->channel == CHANNEL_5 || dev->channel == CHANNEL_7)
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 800377a:	2b05      	cmp	r3, #5
 800377c:	d004      	beq.n	8003788 <dwTune+0x4a8>
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8003784:	2b07      	cmp	r3, #7
 8003786:	d10d      	bne.n	80037a4 <dwTune+0x4c4>
    {
        writeValueToBytes(fspllcfg, 0x0800041DL, LEN_FS_PLLCFG);
 8003788:	f107 0318 	add.w	r3, r7, #24
 800378c:	2204      	movs	r2, #4
 800378e:	4973      	ldr	r1, [pc, #460]	; (800395c <dwTune+0x67c>)
 8003790:	4618      	mov	r0, r3
 8003792:	f7fe fac8 	bl	8001d26 <writeValueToBytes>
        writeValueToBytes(fsplltune, 0xA6, LEN_FS_PLLTUNE);
 8003796:	f107 0314 	add.w	r3, r7, #20
 800379a:	2201      	movs	r2, #1
 800379c:	21a6      	movs	r1, #166	; 0xa6
 800379e:	4618      	mov	r0, r3
 80037a0:	f7fe fac1 	bl	8001d26 <writeValueToBytes>
    else
    {
        // TODO proper error/warning handling
    }
    // LDE_CFG1
    writeValueToBytes(ldecfg1, 0xD, LEN_LDE_CFG1);
 80037a4:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80037a8:	2201      	movs	r2, #1
 80037aa:	210d      	movs	r1, #13
 80037ac:	4618      	mov	r0, r3
 80037ae:	f7fe faba 	bl	8001d26 <writeValueToBytes>
    // LDE_CFG2
    if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80037b8:	2b01      	cmp	r3, #1
 80037ba:	d108      	bne.n	80037ce <dwTune+0x4ee>
    {
        writeValueToBytes(ldecfg2, 0x1607, LEN_LDE_CFG2);
 80037bc:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80037c0:	2202      	movs	r2, #2
 80037c2:	f241 6107 	movw	r1, #5639	; 0x1607
 80037c6:	4618      	mov	r0, r3
 80037c8:	f7fe faad 	bl	8001d26 <writeValueToBytes>
 80037cc:	e00c      	b.n	80037e8 <dwTune+0x508>
    }
    else if (dev->pulseFrequency == TX_PULSE_FREQ_64MHZ)
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80037d4:	2b02      	cmp	r3, #2
 80037d6:	d107      	bne.n	80037e8 <dwTune+0x508>
    {
        writeValueToBytes(ldecfg2, 0x0607, LEN_LDE_CFG2);
 80037d8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80037dc:	2202      	movs	r2, #2
 80037de:	f240 6107 	movw	r1, #1543	; 0x607
 80037e2:	4618      	mov	r0, r3
 80037e4:	f7fe fa9f 	bl	8001d26 <writeValueToBytes>
    else
    {
        // TODO proper error/warning handling
    }
    // LDE_REPC
    if (dev->preambleCode == PREAMBLE_CODE_16MHZ_1 || dev->preambleCode == PREAMBLE_CODE_16MHZ_2)
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80037ee:	2b01      	cmp	r3, #1
 80037f0:	d004      	beq.n	80037fc <dwTune+0x51c>
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80037f8:	2b02      	cmp	r3, #2
 80037fa:	d116      	bne.n	800382a <dwTune+0x54a>
    {
        if (dev->dataRate == TRX_RATE_110KBPS)
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8003802:	2b00      	cmp	r3, #0
 8003804:	d108      	bne.n	8003818 <dwTune+0x538>
        {
            writeValueToBytes(lderepc, ((0x5998 >> 3) & 0xFFFF), LEN_LDE_REPC);
 8003806:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800380a:	2202      	movs	r2, #2
 800380c:	f640 3133 	movw	r1, #2867	; 0xb33
 8003810:	4618      	mov	r0, r3
 8003812:	f7fe fa88 	bl	8001d26 <writeValueToBytes>
        if (dev->dataRate == TRX_RATE_110KBPS)
 8003816:	e154      	b.n	8003ac2 <dwTune+0x7e2>
        }
        else
        {
            writeValueToBytes(lderepc, 0x5998, LEN_LDE_REPC);
 8003818:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800381c:	2202      	movs	r2, #2
 800381e:	f645 1198 	movw	r1, #22936	; 0x5998
 8003822:	4618      	mov	r0, r3
 8003824:	f7fe fa7f 	bl	8001d26 <writeValueToBytes>
        if (dev->dataRate == TRX_RATE_110KBPS)
 8003828:	e14b      	b.n	8003ac2 <dwTune+0x7e2>
        }
    }
    else if (dev->preambleCode == PREAMBLE_CODE_16MHZ_3 || dev->preambleCode == PREAMBLE_CODE_16MHZ_8)
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003830:	2b03      	cmp	r3, #3
 8003832:	d004      	beq.n	800383e <dwTune+0x55e>
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800383a:	2b08      	cmp	r3, #8
 800383c:	d116      	bne.n	800386c <dwTune+0x58c>
    {
        if (dev->dataRate == TRX_RATE_110KBPS)
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8003844:	2b00      	cmp	r3, #0
 8003846:	d108      	bne.n	800385a <dwTune+0x57a>
        {
            writeValueToBytes(lderepc, ((0x51EA >> 3) & 0xFFFF), LEN_LDE_REPC);
 8003848:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800384c:	2202      	movs	r2, #2
 800384e:	f640 213d 	movw	r1, #2621	; 0xa3d
 8003852:	4618      	mov	r0, r3
 8003854:	f7fe fa67 	bl	8001d26 <writeValueToBytes>
        if (dev->dataRate == TRX_RATE_110KBPS)
 8003858:	e133      	b.n	8003ac2 <dwTune+0x7e2>
        }
        else
        {
            writeValueToBytes(lderepc, 0x51EA, LEN_LDE_REPC);
 800385a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800385e:	2202      	movs	r2, #2
 8003860:	f245 11ea 	movw	r1, #20970	; 0x51ea
 8003864:	4618      	mov	r0, r3
 8003866:	f7fe fa5e 	bl	8001d26 <writeValueToBytes>
        if (dev->dataRate == TRX_RATE_110KBPS)
 800386a:	e12a      	b.n	8003ac2 <dwTune+0x7e2>
        }
    }
    else if (dev->preambleCode == PREAMBLE_CODE_16MHZ_4)
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003872:	2b04      	cmp	r3, #4
 8003874:	d116      	bne.n	80038a4 <dwTune+0x5c4>
    {
        if (dev->dataRate == TRX_RATE_110KBPS)
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 800387c:	2b00      	cmp	r3, #0
 800387e:	d108      	bne.n	8003892 <dwTune+0x5b2>
        {
            writeValueToBytes(lderepc, ((0x428E >> 3) & 0xFFFF), LEN_LDE_REPC);
 8003880:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003884:	2202      	movs	r2, #2
 8003886:	f640 0151 	movw	r1, #2129	; 0x851
 800388a:	4618      	mov	r0, r3
 800388c:	f7fe fa4b 	bl	8001d26 <writeValueToBytes>
 8003890:	e117      	b.n	8003ac2 <dwTune+0x7e2>
        }
        else
        {
            writeValueToBytes(lderepc, 0x428E, LEN_LDE_REPC);
 8003892:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003896:	2202      	movs	r2, #2
 8003898:	f244 218e 	movw	r1, #17038	; 0x428e
 800389c:	4618      	mov	r0, r3
 800389e:	f7fe fa42 	bl	8001d26 <writeValueToBytes>
 80038a2:	e10e      	b.n	8003ac2 <dwTune+0x7e2>
        }
    }
    else if (dev->preambleCode == PREAMBLE_CODE_16MHZ_5)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80038aa:	2b05      	cmp	r3, #5
 80038ac:	d116      	bne.n	80038dc <dwTune+0x5fc>
    {
        if (dev->dataRate == TRX_RATE_110KBPS)
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d108      	bne.n	80038ca <dwTune+0x5ea>
        {
            writeValueToBytes(lderepc, ((0x451E >> 3) & 0xFFFF), LEN_LDE_REPC);
 80038b8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80038bc:	2202      	movs	r2, #2
 80038be:	f640 01a3 	movw	r1, #2211	; 0x8a3
 80038c2:	4618      	mov	r0, r3
 80038c4:	f7fe fa2f 	bl	8001d26 <writeValueToBytes>
 80038c8:	e0fb      	b.n	8003ac2 <dwTune+0x7e2>
        }
        else
        {
            writeValueToBytes(lderepc, 0x451E, LEN_LDE_REPC);
 80038ca:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80038ce:	2202      	movs	r2, #2
 80038d0:	f244 511e 	movw	r1, #17694	; 0x451e
 80038d4:	4618      	mov	r0, r3
 80038d6:	f7fe fa26 	bl	8001d26 <writeValueToBytes>
 80038da:	e0f2      	b.n	8003ac2 <dwTune+0x7e2>
        }
    }
    else if (dev->preambleCode == PREAMBLE_CODE_16MHZ_6)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80038e2:	2b06      	cmp	r3, #6
 80038e4:	d116      	bne.n	8003914 <dwTune+0x634>
    {
        if (dev->dataRate == TRX_RATE_110KBPS)
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d108      	bne.n	8003902 <dwTune+0x622>
        {
            writeValueToBytes(lderepc, ((0x2E14 >> 3) & 0xFFFF), LEN_LDE_REPC);
 80038f0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80038f4:	2202      	movs	r2, #2
 80038f6:	f240 51c2 	movw	r1, #1474	; 0x5c2
 80038fa:	4618      	mov	r0, r3
 80038fc:	f7fe fa13 	bl	8001d26 <writeValueToBytes>
 8003900:	e0df      	b.n	8003ac2 <dwTune+0x7e2>
        }
        else
        {
            writeValueToBytes(lderepc, 0x2E14, LEN_LDE_REPC);
 8003902:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003906:	2202      	movs	r2, #2
 8003908:	f642 6114 	movw	r1, #11796	; 0x2e14
 800390c:	4618      	mov	r0, r3
 800390e:	f7fe fa0a 	bl	8001d26 <writeValueToBytes>
 8003912:	e0d6      	b.n	8003ac2 <dwTune+0x7e2>
        }
    }
    else if (dev->preambleCode == PREAMBLE_CODE_16MHZ_7)
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800391a:	2b07      	cmp	r3, #7
 800391c:	d120      	bne.n	8003960 <dwTune+0x680>
    {
        if (dev->dataRate == TRX_RATE_110KBPS)
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8003924:	2b00      	cmp	r3, #0
 8003926:	d108      	bne.n	800393a <dwTune+0x65a>
        {
            writeValueToBytes(lderepc, ((0x8000 >> 3) & 0xFFFF), LEN_LDE_REPC);
 8003928:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800392c:	2202      	movs	r2, #2
 800392e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003932:	4618      	mov	r0, r3
 8003934:	f7fe f9f7 	bl	8001d26 <writeValueToBytes>
 8003938:	e0c3      	b.n	8003ac2 <dwTune+0x7e2>
        }
        else
        {
            writeValueToBytes(lderepc, 0x8000, LEN_LDE_REPC);
 800393a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800393e:	2202      	movs	r2, #2
 8003940:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003944:	4618      	mov	r0, r3
 8003946:	f7fe f9ee 	bl	8001d26 <writeValueToBytes>
 800394a:	e0ba      	b.n	8003ac2 <dwTune+0x7e2>
 800394c:	001e7de0 	.word	0x001e7de0
 8003950:	09000407 	.word	0x09000407
 8003954:	08400508 	.word	0x08400508
 8003958:	08401009 	.word	0x08401009
 800395c:	0800041d 	.word	0x0800041d
        }
    }
    else if (dev->preambleCode == PREAMBLE_CODE_64MHZ_9)
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003966:	2b09      	cmp	r3, #9
 8003968:	d116      	bne.n	8003998 <dwTune+0x6b8>
    {
        if (dev->dataRate == TRX_RATE_110KBPS)
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8003970:	2b00      	cmp	r3, #0
 8003972:	d108      	bne.n	8003986 <dwTune+0x6a6>
        {
            writeValueToBytes(lderepc, ((0x28F4 >> 3) & 0xFFFF), LEN_LDE_REPC);
 8003974:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003978:	2202      	movs	r2, #2
 800397a:	f240 511e 	movw	r1, #1310	; 0x51e
 800397e:	4618      	mov	r0, r3
 8003980:	f7fe f9d1 	bl	8001d26 <writeValueToBytes>
 8003984:	e09d      	b.n	8003ac2 <dwTune+0x7e2>
        }
        else
        {
            writeValueToBytes(lderepc, 0x28F4, LEN_LDE_REPC);
 8003986:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800398a:	2202      	movs	r2, #2
 800398c:	f642 01f4 	movw	r1, #10484	; 0x28f4
 8003990:	4618      	mov	r0, r3
 8003992:	f7fe f9c8 	bl	8001d26 <writeValueToBytes>
 8003996:	e094      	b.n	8003ac2 <dwTune+0x7e2>
        }
    }
    else if (dev->preambleCode == PREAMBLE_CODE_64MHZ_10 || dev->preambleCode == PREAMBLE_CODE_64MHZ_17)
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800399e:	2b0a      	cmp	r3, #10
 80039a0:	d004      	beq.n	80039ac <dwTune+0x6cc>
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80039a8:	2b11      	cmp	r3, #17
 80039aa:	d116      	bne.n	80039da <dwTune+0x6fa>
    {
        if (dev->dataRate == TRX_RATE_110KBPS)
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d108      	bne.n	80039c8 <dwTune+0x6e8>
        {
            writeValueToBytes(lderepc, ((0x3332 >> 3) & 0xFFFF), LEN_LDE_REPC);
 80039b6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80039ba:	2202      	movs	r2, #2
 80039bc:	f240 6166 	movw	r1, #1638	; 0x666
 80039c0:	4618      	mov	r0, r3
 80039c2:	f7fe f9b0 	bl	8001d26 <writeValueToBytes>
        if (dev->dataRate == TRX_RATE_110KBPS)
 80039c6:	e07c      	b.n	8003ac2 <dwTune+0x7e2>
        }
        else
        {
            writeValueToBytes(lderepc, 0x3332, LEN_LDE_REPC);
 80039c8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80039cc:	2202      	movs	r2, #2
 80039ce:	f243 3132 	movw	r1, #13106	; 0x3332
 80039d2:	4618      	mov	r0, r3
 80039d4:	f7fe f9a7 	bl	8001d26 <writeValueToBytes>
        if (dev->dataRate == TRX_RATE_110KBPS)
 80039d8:	e073      	b.n	8003ac2 <dwTune+0x7e2>
        }
    }
    else if (dev->preambleCode == PREAMBLE_CODE_64MHZ_11)
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80039e0:	2b0b      	cmp	r3, #11
 80039e2:	d116      	bne.n	8003a12 <dwTune+0x732>
    {
        if (dev->dataRate == TRX_RATE_110KBPS)
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d108      	bne.n	8003a00 <dwTune+0x720>
        {
            writeValueToBytes(lderepc, ((0x3AE0 >> 3) & 0xFFFF), LEN_LDE_REPC);
 80039ee:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80039f2:	2202      	movs	r2, #2
 80039f4:	f240 715c 	movw	r1, #1884	; 0x75c
 80039f8:	4618      	mov	r0, r3
 80039fa:	f7fe f994 	bl	8001d26 <writeValueToBytes>
 80039fe:	e060      	b.n	8003ac2 <dwTune+0x7e2>
        }
        else
        {
            writeValueToBytes(lderepc, 0x3AE0, LEN_LDE_REPC);
 8003a00:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003a04:	2202      	movs	r2, #2
 8003a06:	f643 21e0 	movw	r1, #15072	; 0x3ae0
 8003a0a:	4618      	mov	r0, r3
 8003a0c:	f7fe f98b 	bl	8001d26 <writeValueToBytes>
 8003a10:	e057      	b.n	8003ac2 <dwTune+0x7e2>
        }
    }
    else if (dev->preambleCode == PREAMBLE_CODE_64MHZ_12)
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003a18:	2b0c      	cmp	r3, #12
 8003a1a:	d116      	bne.n	8003a4a <dwTune+0x76a>
    {
        if (dev->dataRate == TRX_RATE_110KBPS)
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d108      	bne.n	8003a38 <dwTune+0x758>
        {
            writeValueToBytes(lderepc, ((0x3D70 >> 3) & 0xFFFF), LEN_LDE_REPC);
 8003a26:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003a2a:	2202      	movs	r2, #2
 8003a2c:	f240 71ae 	movw	r1, #1966	; 0x7ae
 8003a30:	4618      	mov	r0, r3
 8003a32:	f7fe f978 	bl	8001d26 <writeValueToBytes>
 8003a36:	e044      	b.n	8003ac2 <dwTune+0x7e2>
        }
        else
        {
            writeValueToBytes(lderepc, 0x3D70, LEN_LDE_REPC);
 8003a38:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003a3c:	2202      	movs	r2, #2
 8003a3e:	f643 5170 	movw	r1, #15728	; 0x3d70
 8003a42:	4618      	mov	r0, r3
 8003a44:	f7fe f96f 	bl	8001d26 <writeValueToBytes>
 8003a48:	e03b      	b.n	8003ac2 <dwTune+0x7e2>
        }
    }
    else if (dev->preambleCode == PREAMBLE_CODE_64MHZ_18 || dev->preambleCode == PREAMBLE_CODE_64MHZ_19)
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003a50:	2b12      	cmp	r3, #18
 8003a52:	d004      	beq.n	8003a5e <dwTune+0x77e>
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003a5a:	2b13      	cmp	r3, #19
 8003a5c:	d116      	bne.n	8003a8c <dwTune+0x7ac>
    {
        if (dev->dataRate == TRX_RATE_110KBPS)
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d108      	bne.n	8003a7a <dwTune+0x79a>
        {
            writeValueToBytes(lderepc, ((0x35C2 >> 3) & 0xFFFF), LEN_LDE_REPC);
 8003a68:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003a6c:	2202      	movs	r2, #2
 8003a6e:	f44f 61d7 	mov.w	r1, #1720	; 0x6b8
 8003a72:	4618      	mov	r0, r3
 8003a74:	f7fe f957 	bl	8001d26 <writeValueToBytes>
        if (dev->dataRate == TRX_RATE_110KBPS)
 8003a78:	e023      	b.n	8003ac2 <dwTune+0x7e2>
        }
        else
        {
            writeValueToBytes(lderepc, 0x35C2, LEN_LDE_REPC);
 8003a7a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003a7e:	2202      	movs	r2, #2
 8003a80:	f243 51c2 	movw	r1, #13762	; 0x35c2
 8003a84:	4618      	mov	r0, r3
 8003a86:	f7fe f94e 	bl	8001d26 <writeValueToBytes>
        if (dev->dataRate == TRX_RATE_110KBPS)
 8003a8a:	e01a      	b.n	8003ac2 <dwTune+0x7e2>
        }
    }
    else if (dev->preambleCode == PREAMBLE_CODE_64MHZ_20)
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003a92:	2b14      	cmp	r3, #20
 8003a94:	d115      	bne.n	8003ac2 <dwTune+0x7e2>
    {
        if (dev->dataRate == TRX_RATE_110KBPS)
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d108      	bne.n	8003ab2 <dwTune+0x7d2>
        {
            writeValueToBytes(lderepc, ((0x47AE >> 3) & 0xFFFF), LEN_LDE_REPC);
 8003aa0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003aa4:	2202      	movs	r2, #2
 8003aa6:	f640 01f5 	movw	r1, #2293	; 0x8f5
 8003aaa:	4618      	mov	r0, r3
 8003aac:	f7fe f93b 	bl	8001d26 <writeValueToBytes>
 8003ab0:	e007      	b.n	8003ac2 <dwTune+0x7e2>
        }
        else
        {
            writeValueToBytes(lderepc, 0x47AE, LEN_LDE_REPC);
 8003ab2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003ab6:	2202      	movs	r2, #2
 8003ab8:	f244 71ae 	movw	r1, #18350	; 0x47ae
 8003abc:	4618      	mov	r0, r3
 8003abe:	f7fe f932 	bl	8001d26 <writeValueToBytes>
    else
    {
        // TODO proper error/warning handling
    }
    // TX_POWER (enabled smart transmit power control)
    if (dev->forceTxPower)
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d009      	beq.n	8003ae0 <dwTune+0x800>
    {
        writeValueToBytes(txpower, dev->txPower, LEN_TX_POWER);
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003ad0:	4619      	mov	r1, r3
 8003ad2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003ad6:	2204      	movs	r2, #4
 8003ad8:	4618      	mov	r0, r3
 8003ada:	f7fe f924 	bl	8001d26 <writeValueToBytes>
 8003ade:	e12f      	b.n	8003d40 <dwTune+0xa60>
    }
    else if (dev->channel == CHANNEL_1 || dev->channel == CHANNEL_2)
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8003ae6:	2b01      	cmp	r3, #1
 8003ae8:	d004      	beq.n	8003af4 <dwTune+0x814>
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8003af0:	2b02      	cmp	r3, #2
 8003af2:	d136      	bne.n	8003b62 <dwTune+0x882>
    {
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003afa:	2b01      	cmp	r3, #1
 8003afc:	d115      	bne.n	8003b2a <dwTune+0x84a>
        {
            if (dev->smartPower)
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d007      	beq.n	8003b18 <dwTune+0x838>
            {
                writeValueToBytes(txpower, 0x15355575L, LEN_TX_POWER);
 8003b08:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003b0c:	2204      	movs	r2, #4
 8003b0e:	4995      	ldr	r1, [pc, #596]	; (8003d64 <dwTune+0xa84>)
 8003b10:	4618      	mov	r0, r3
 8003b12:	f7fe f908 	bl	8001d26 <writeValueToBytes>
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 8003b16:	e112      	b.n	8003d3e <dwTune+0xa5e>
            }
            else
            {
                writeValueToBytes(txpower, 0x75757575L, LEN_TX_POWER);
 8003b18:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003b1c:	2204      	movs	r2, #4
 8003b1e:	f04f 3175 	mov.w	r1, #1970632053	; 0x75757575
 8003b22:	4618      	mov	r0, r3
 8003b24:	f7fe f8ff 	bl	8001d26 <writeValueToBytes>
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 8003b28:	e109      	b.n	8003d3e <dwTune+0xa5e>
            }
        }
        else if (dev->pulseFrequency == TX_PULSE_FREQ_64MHZ)
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003b30:	2b02      	cmp	r3, #2
 8003b32:	f040 8104 	bne.w	8003d3e <dwTune+0xa5e>
        {
            if (dev->smartPower)
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d007      	beq.n	8003b50 <dwTune+0x870>
            {
                writeValueToBytes(txpower, 0x07274767L, LEN_TX_POWER);
 8003b40:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003b44:	2204      	movs	r2, #4
 8003b46:	4988      	ldr	r1, [pc, #544]	; (8003d68 <dwTune+0xa88>)
 8003b48:	4618      	mov	r0, r3
 8003b4a:	f7fe f8ec 	bl	8001d26 <writeValueToBytes>
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 8003b4e:	e0f6      	b.n	8003d3e <dwTune+0xa5e>
            }
            else
            {
                writeValueToBytes(txpower, 0x67676767L, LEN_TX_POWER);
 8003b50:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003b54:	2204      	movs	r2, #4
 8003b56:	f04f 3167 	mov.w	r1, #1734829927	; 0x67676767
 8003b5a:	4618      	mov	r0, r3
 8003b5c:	f7fe f8e3 	bl	8001d26 <writeValueToBytes>
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 8003b60:	e0ed      	b.n	8003d3e <dwTune+0xa5e>
        else
        {
            // TODO proper error/warning handling
        }
    }
    else if (dev->channel == CHANNEL_3)
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8003b68:	2b03      	cmp	r3, #3
 8003b6a:	d136      	bne.n	8003bda <dwTune+0x8fa>
    {
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003b72:	2b01      	cmp	r3, #1
 8003b74:	d115      	bne.n	8003ba2 <dwTune+0x8c2>
        {
            if (dev->smartPower)
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d007      	beq.n	8003b90 <dwTune+0x8b0>
            {
                writeValueToBytes(txpower, 0x0F2F4F6FL, LEN_TX_POWER);
 8003b80:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003b84:	2204      	movs	r2, #4
 8003b86:	4979      	ldr	r1, [pc, #484]	; (8003d6c <dwTune+0xa8c>)
 8003b88:	4618      	mov	r0, r3
 8003b8a:	f7fe f8cc 	bl	8001d26 <writeValueToBytes>
 8003b8e:	e0d7      	b.n	8003d40 <dwTune+0xa60>
            }
            else
            {
                writeValueToBytes(txpower, 0x6F6F6F6FL, LEN_TX_POWER);
 8003b90:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003b94:	2204      	movs	r2, #4
 8003b96:	f04f 316f 	mov.w	r1, #1869573999	; 0x6f6f6f6f
 8003b9a:	4618      	mov	r0, r3
 8003b9c:	f7fe f8c3 	bl	8001d26 <writeValueToBytes>
 8003ba0:	e0ce      	b.n	8003d40 <dwTune+0xa60>
            }
        }
        else if (dev->pulseFrequency == TX_PULSE_FREQ_64MHZ)
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003ba8:	2b02      	cmp	r3, #2
 8003baa:	f040 80c9 	bne.w	8003d40 <dwTune+0xa60>
        {
            if (dev->smartPower)
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d007      	beq.n	8003bc8 <dwTune+0x8e8>
            {
                writeValueToBytes(txpower, 0x2B4B6B8BL, LEN_TX_POWER);
 8003bb8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003bbc:	2204      	movs	r2, #4
 8003bbe:	496c      	ldr	r1, [pc, #432]	; (8003d70 <dwTune+0xa90>)
 8003bc0:	4618      	mov	r0, r3
 8003bc2:	f7fe f8b0 	bl	8001d26 <writeValueToBytes>
 8003bc6:	e0bb      	b.n	8003d40 <dwTune+0xa60>
            }
            else
            {
                writeValueToBytes(txpower, 0x8B8B8B8BL, LEN_TX_POWER);
 8003bc8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003bcc:	2204      	movs	r2, #4
 8003bce:	f04f 318b 	mov.w	r1, #2341178251	; 0x8b8b8b8b
 8003bd2:	4618      	mov	r0, r3
 8003bd4:	f7fe f8a7 	bl	8001d26 <writeValueToBytes>
 8003bd8:	e0b2      	b.n	8003d40 <dwTune+0xa60>
        else
        {
            // TODO proper error/warning handling
        }
    }
    else if (dev->channel == CHANNEL_4)
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8003be0:	2b04      	cmp	r3, #4
 8003be2:	d136      	bne.n	8003c52 <dwTune+0x972>
    {
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003bea:	2b01      	cmp	r3, #1
 8003bec:	d115      	bne.n	8003c1a <dwTune+0x93a>
        {
            if (dev->smartPower)
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d007      	beq.n	8003c08 <dwTune+0x928>
            {
                writeValueToBytes(txpower, 0x1F1F3F5FL, LEN_TX_POWER);
 8003bf8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003bfc:	2204      	movs	r2, #4
 8003bfe:	495d      	ldr	r1, [pc, #372]	; (8003d74 <dwTune+0xa94>)
 8003c00:	4618      	mov	r0, r3
 8003c02:	f7fe f890 	bl	8001d26 <writeValueToBytes>
 8003c06:	e09b      	b.n	8003d40 <dwTune+0xa60>
            }
            else
            {
                writeValueToBytes(txpower, 0x5F5F5F5FL, LEN_TX_POWER);
 8003c08:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003c0c:	2204      	movs	r2, #4
 8003c0e:	f04f 315f 	mov.w	r1, #1600085855	; 0x5f5f5f5f
 8003c12:	4618      	mov	r0, r3
 8003c14:	f7fe f887 	bl	8001d26 <writeValueToBytes>
 8003c18:	e092      	b.n	8003d40 <dwTune+0xa60>
            }
        }
        else if (dev->pulseFrequency == TX_PULSE_FREQ_64MHZ)
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003c20:	2b02      	cmp	r3, #2
 8003c22:	f040 808d 	bne.w	8003d40 <dwTune+0xa60>
        {
            if (dev->smartPower)
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d007      	beq.n	8003c40 <dwTune+0x960>
            {
                writeValueToBytes(txpower, 0x3A5A7A9AL, LEN_TX_POWER);
 8003c30:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003c34:	2204      	movs	r2, #4
 8003c36:	4950      	ldr	r1, [pc, #320]	; (8003d78 <dwTune+0xa98>)
 8003c38:	4618      	mov	r0, r3
 8003c3a:	f7fe f874 	bl	8001d26 <writeValueToBytes>
 8003c3e:	e07f      	b.n	8003d40 <dwTune+0xa60>
            }
            else
            {
                writeValueToBytes(txpower, 0x9A9A9A9AL, LEN_TX_POWER);
 8003c40:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003c44:	2204      	movs	r2, #4
 8003c46:	f04f 319a 	mov.w	r1, #2593823386	; 0x9a9a9a9a
 8003c4a:	4618      	mov	r0, r3
 8003c4c:	f7fe f86b 	bl	8001d26 <writeValueToBytes>
 8003c50:	e076      	b.n	8003d40 <dwTune+0xa60>
        else
        {
            // TODO proper error/warning handling
        }
    }
    else if (dev->channel == CHANNEL_5)
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8003c58:	2b05      	cmp	r3, #5
 8003c5a:	d135      	bne.n	8003cc8 <dwTune+0x9e8>
    {
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003c62:	2b01      	cmp	r3, #1
 8003c64:	d115      	bne.n	8003c92 <dwTune+0x9b2>
        {
            if (dev->smartPower)
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d007      	beq.n	8003c80 <dwTune+0x9a0>
            {
                writeValueToBytes(txpower, 0x0E082848L, LEN_TX_POWER);
 8003c70:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003c74:	2204      	movs	r2, #4
 8003c76:	4941      	ldr	r1, [pc, #260]	; (8003d7c <dwTune+0xa9c>)
 8003c78:	4618      	mov	r0, r3
 8003c7a:	f7fe f854 	bl	8001d26 <writeValueToBytes>
 8003c7e:	e05f      	b.n	8003d40 <dwTune+0xa60>
            }
            else
            {
                writeValueToBytes(txpower, 0x48484848L, LEN_TX_POWER);
 8003c80:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003c84:	2204      	movs	r2, #4
 8003c86:	f04f 3148 	mov.w	r1, #1212696648	; 0x48484848
 8003c8a:	4618      	mov	r0, r3
 8003c8c:	f7fe f84b 	bl	8001d26 <writeValueToBytes>
 8003c90:	e056      	b.n	8003d40 <dwTune+0xa60>
            }
        }
        else if (dev->pulseFrequency == TX_PULSE_FREQ_64MHZ)
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003c98:	2b02      	cmp	r3, #2
 8003c9a:	d151      	bne.n	8003d40 <dwTune+0xa60>
        {
            if (dev->smartPower)
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d007      	beq.n	8003cb6 <dwTune+0x9d6>
            {
                writeValueToBytes(txpower, 0x25456585L, LEN_TX_POWER);
 8003ca6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003caa:	2204      	movs	r2, #4
 8003cac:	4934      	ldr	r1, [pc, #208]	; (8003d80 <dwTune+0xaa0>)
 8003cae:	4618      	mov	r0, r3
 8003cb0:	f7fe f839 	bl	8001d26 <writeValueToBytes>
 8003cb4:	e044      	b.n	8003d40 <dwTune+0xa60>
            }
            else
            {
                writeValueToBytes(txpower, 0x85858585L, LEN_TX_POWER);
 8003cb6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003cba:	2204      	movs	r2, #4
 8003cbc:	f04f 3185 	mov.w	r1, #2240120197	; 0x85858585
 8003cc0:	4618      	mov	r0, r3
 8003cc2:	f7fe f830 	bl	8001d26 <writeValueToBytes>
 8003cc6:	e03b      	b.n	8003d40 <dwTune+0xa60>
        else
        {
            // TODO proper error/warning handling
        }
    }
    else if (dev->channel == CHANNEL_7)
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8003cce:	2b07      	cmp	r3, #7
 8003cd0:	d136      	bne.n	8003d40 <dwTune+0xa60>
    {
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003cd8:	2b01      	cmp	r3, #1
 8003cda:	d115      	bne.n	8003d08 <dwTune+0xa28>
        {
            if (dev->smartPower)
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d007      	beq.n	8003cf6 <dwTune+0xa16>
            {
                writeValueToBytes(txpower, 0x32527292L, LEN_TX_POWER);
 8003ce6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003cea:	2204      	movs	r2, #4
 8003cec:	4925      	ldr	r1, [pc, #148]	; (8003d84 <dwTune+0xaa4>)
 8003cee:	4618      	mov	r0, r3
 8003cf0:	f7fe f819 	bl	8001d26 <writeValueToBytes>
 8003cf4:	e024      	b.n	8003d40 <dwTune+0xa60>
            }
            else
            {
                writeValueToBytes(txpower, 0x92929292L, LEN_TX_POWER);
 8003cf6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003cfa:	2204      	movs	r2, #4
 8003cfc:	f04f 3192 	mov.w	r1, #2459079314	; 0x92929292
 8003d00:	4618      	mov	r0, r3
 8003d02:	f7fe f810 	bl	8001d26 <writeValueToBytes>
 8003d06:	e01b      	b.n	8003d40 <dwTune+0xa60>
            }
        }
        else if (dev->pulseFrequency == TX_PULSE_FREQ_64MHZ)
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003d0e:	2b02      	cmp	r3, #2
 8003d10:	d116      	bne.n	8003d40 <dwTune+0xa60>
        {
            if (dev->smartPower)
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d007      	beq.n	8003d2c <dwTune+0xa4c>
            {
                writeValueToBytes(txpower, 0x5171B1D1L, LEN_TX_POWER);
 8003d1c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003d20:	2204      	movs	r2, #4
 8003d22:	4919      	ldr	r1, [pc, #100]	; (8003d88 <dwTune+0xaa8>)
 8003d24:	4618      	mov	r0, r3
 8003d26:	f7fd fffe 	bl	8001d26 <writeValueToBytes>
 8003d2a:	e009      	b.n	8003d40 <dwTune+0xa60>
            }
            else
            {
                writeValueToBytes(txpower, 0xD1D1D1D1L, LEN_TX_POWER);
 8003d2c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003d30:	2204      	movs	r2, #4
 8003d32:	f04f 31d1 	mov.w	r1, #3520188881	; 0xd1d1d1d1
 8003d36:	4618      	mov	r0, r3
 8003d38:	f7fd fff5 	bl	8001d26 <writeValueToBytes>
 8003d3c:	e000      	b.n	8003d40 <dwTune+0xa60>
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 8003d3e:	bf00      	nop
    {
        // TODO proper error/warning handling
    }
    // Crystal calibration from OTP (if available)
    uint8_t buf_otp[4];
    readBytesOTP(dev, 0x01E, buf_otp);
 8003d40:	f107 030c 	add.w	r3, r7, #12
 8003d44:	461a      	mov	r2, r3
 8003d46:	211e      	movs	r1, #30
 8003d48:	6878      	ldr	r0, [r7, #4]
 8003d4a:	f7fe f80c 	bl	8001d66 <readBytesOTP>
    if (buf_otp[0] == 0)
 8003d4e:	7b3b      	ldrb	r3, [r7, #12]
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d11b      	bne.n	8003d8c <dwTune+0xaac>
    {
        // No trim value available from OTP, use midrange value of 0x10
        writeValueToBytes(fsxtalt, ((0x10 & 0x1F) | 0x60), LEN_FS_XTALT);
 8003d54:	f107 0310 	add.w	r3, r7, #16
 8003d58:	2201      	movs	r2, #1
 8003d5a:	2170      	movs	r1, #112	; 0x70
 8003d5c:	4618      	mov	r0, r3
 8003d5e:	f7fd ffe2 	bl	8001d26 <writeValueToBytes>
 8003d62:	e01e      	b.n	8003da2 <dwTune+0xac2>
 8003d64:	15355575 	.word	0x15355575
 8003d68:	07274767 	.word	0x07274767
 8003d6c:	0f2f4f6f 	.word	0x0f2f4f6f
 8003d70:	2b4b6b8b 	.word	0x2b4b6b8b
 8003d74:	1f1f3f5f 	.word	0x1f1f3f5f
 8003d78:	3a5a7a9a 	.word	0x3a5a7a9a
 8003d7c:	0e082848 	.word	0x0e082848
 8003d80:	25456585 	.word	0x25456585
 8003d84:	32527292 	.word	0x32527292
 8003d88:	5171b1d1 	.word	0x5171b1d1
    }
    else
    {
        writeValueToBytes(fsxtalt, ((buf_otp[0] & 0x1F) | 0x60), LEN_FS_XTALT);
 8003d8c:	7b3b      	ldrb	r3, [r7, #12]
 8003d8e:	f003 031f 	and.w	r3, r3, #31
 8003d92:	f043 0160 	orr.w	r1, r3, #96	; 0x60
 8003d96:	f107 0310 	add.w	r3, r7, #16
 8003d9a:	2201      	movs	r2, #1
 8003d9c:	4618      	mov	r0, r3
 8003d9e:	f7fd ffc2 	bl	8001d26 <writeValueToBytes>
    }
    // write configuration back to chip
    dwSpiWrite(dev, AGC_TUNE, AGC_TUNE1_SUB, agctune1, LEN_AGC_TUNE1);
 8003da2:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8003da6:	2202      	movs	r2, #2
 8003da8:	9200      	str	r2, [sp, #0]
 8003daa:	2204      	movs	r2, #4
 8003dac:	2123      	movs	r1, #35	; 0x23
 8003dae:	6878      	ldr	r0, [r7, #4]
 8003db0:	f000 f9b4 	bl	800411c <dwSpiWrite>
    dwSpiWrite(dev, AGC_TUNE, AGC_TUNE2_SUB, agctune2, LEN_AGC_TUNE2);
 8003db4:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8003db8:	2204      	movs	r2, #4
 8003dba:	9200      	str	r2, [sp, #0]
 8003dbc:	220c      	movs	r2, #12
 8003dbe:	2123      	movs	r1, #35	; 0x23
 8003dc0:	6878      	ldr	r0, [r7, #4]
 8003dc2:	f000 f9ab 	bl	800411c <dwSpiWrite>
    dwSpiWrite(dev, AGC_TUNE, AGC_TUNE3_SUB, agctune3, LEN_AGC_TUNE3);
 8003dc6:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8003dca:	2202      	movs	r2, #2
 8003dcc:	9200      	str	r2, [sp, #0]
 8003dce:	2212      	movs	r2, #18
 8003dd0:	2123      	movs	r1, #35	; 0x23
 8003dd2:	6878      	ldr	r0, [r7, #4]
 8003dd4:	f000 f9a2 	bl	800411c <dwSpiWrite>
    dwSpiWrite(dev, DRX_TUNE, DRX_TUNE0b_SUB, drxtune0b, LEN_DRX_TUNE0b);
 8003dd8:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003ddc:	2202      	movs	r2, #2
 8003dde:	9200      	str	r2, [sp, #0]
 8003de0:	2202      	movs	r2, #2
 8003de2:	2127      	movs	r1, #39	; 0x27
 8003de4:	6878      	ldr	r0, [r7, #4]
 8003de6:	f000 f999 	bl	800411c <dwSpiWrite>
    dwSpiWrite(dev, DRX_TUNE, DRX_TUNE1a_SUB, drxtune1a, LEN_DRX_TUNE1a);
 8003dea:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8003dee:	2202      	movs	r2, #2
 8003df0:	9200      	str	r2, [sp, #0]
 8003df2:	2204      	movs	r2, #4
 8003df4:	2127      	movs	r1, #39	; 0x27
 8003df6:	6878      	ldr	r0, [r7, #4]
 8003df8:	f000 f990 	bl	800411c <dwSpiWrite>
    dwSpiWrite(dev, DRX_TUNE, DRX_TUNE1b_SUB, drxtune1b, LEN_DRX_TUNE1b);
 8003dfc:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003e00:	2202      	movs	r2, #2
 8003e02:	9200      	str	r2, [sp, #0]
 8003e04:	2206      	movs	r2, #6
 8003e06:	2127      	movs	r1, #39	; 0x27
 8003e08:	6878      	ldr	r0, [r7, #4]
 8003e0a:	f000 f987 	bl	800411c <dwSpiWrite>
    dwSpiWrite(dev, DRX_TUNE, DRX_TUNE2_SUB, drxtune2, LEN_DRX_TUNE2);
 8003e0e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003e12:	2204      	movs	r2, #4
 8003e14:	9200      	str	r2, [sp, #0]
 8003e16:	2208      	movs	r2, #8
 8003e18:	2127      	movs	r1, #39	; 0x27
 8003e1a:	6878      	ldr	r0, [r7, #4]
 8003e1c:	f000 f97e 	bl	800411c <dwSpiWrite>
    dwSpiWrite(dev, DRX_TUNE, DRX_TUNE4H_SUB, drxtune4H, LEN_DRX_TUNE4H);
 8003e20:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8003e24:	2202      	movs	r2, #2
 8003e26:	9200      	str	r2, [sp, #0]
 8003e28:	2226      	movs	r2, #38	; 0x26
 8003e2a:	2127      	movs	r1, #39	; 0x27
 8003e2c:	6878      	ldr	r0, [r7, #4]
 8003e2e:	f000 f975 	bl	800411c <dwSpiWrite>
    dwSpiWrite(dev, LDE_IF, LDE_CFG1_SUB, ldecfg1, LEN_LDE_CFG1);
 8003e32:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003e36:	2201      	movs	r2, #1
 8003e38:	9200      	str	r2, [sp, #0]
 8003e3a:	f640 0206 	movw	r2, #2054	; 0x806
 8003e3e:	212e      	movs	r1, #46	; 0x2e
 8003e40:	6878      	ldr	r0, [r7, #4]
 8003e42:	f000 f96b 	bl	800411c <dwSpiWrite>
    dwSpiWrite(dev, LDE_IF, LDE_CFG2_SUB, ldecfg2, LEN_LDE_CFG2);
 8003e46:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003e4a:	2202      	movs	r2, #2
 8003e4c:	9200      	str	r2, [sp, #0]
 8003e4e:	f641 0206 	movw	r2, #6150	; 0x1806
 8003e52:	212e      	movs	r1, #46	; 0x2e
 8003e54:	6878      	ldr	r0, [r7, #4]
 8003e56:	f000 f961 	bl	800411c <dwSpiWrite>
    dwSpiWrite(dev, LDE_IF, LDE_REPC_SUB, lderepc, LEN_LDE_REPC);
 8003e5a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003e5e:	2202      	movs	r2, #2
 8003e60:	9200      	str	r2, [sp, #0]
 8003e62:	f642 0204 	movw	r2, #10244	; 0x2804
 8003e66:	212e      	movs	r1, #46	; 0x2e
 8003e68:	6878      	ldr	r0, [r7, #4]
 8003e6a:	f000 f957 	bl	800411c <dwSpiWrite>
    dwSpiWrite(dev, TX_POWER, NO_SUB, txpower, LEN_TX_POWER);
 8003e6e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003e72:	2204      	movs	r2, #4
 8003e74:	9200      	str	r2, [sp, #0]
 8003e76:	2200      	movs	r2, #0
 8003e78:	211e      	movs	r1, #30
 8003e7a:	6878      	ldr	r0, [r7, #4]
 8003e7c:	f000 f94e 	bl	800411c <dwSpiWrite>
    dwSpiWrite(dev, RF_CONF, RF_RXCTRLH_SUB, rfrxctrlh, LEN_RF_RXCTRLH);
 8003e80:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003e84:	2201      	movs	r2, #1
 8003e86:	9200      	str	r2, [sp, #0]
 8003e88:	220b      	movs	r2, #11
 8003e8a:	2128      	movs	r1, #40	; 0x28
 8003e8c:	6878      	ldr	r0, [r7, #4]
 8003e8e:	f000 f945 	bl	800411c <dwSpiWrite>
    dwSpiWrite(dev, RF_CONF, RF_TXCTRL_SUB, rftxctrl, LEN_RF_TXCTRL);
 8003e92:	f107 0320 	add.w	r3, r7, #32
 8003e96:	2204      	movs	r2, #4
 8003e98:	9200      	str	r2, [sp, #0]
 8003e9a:	220c      	movs	r2, #12
 8003e9c:	2128      	movs	r1, #40	; 0x28
 8003e9e:	6878      	ldr	r0, [r7, #4]
 8003ea0:	f000 f93c 	bl	800411c <dwSpiWrite>
    dwSpiWrite(dev, TX_CAL, TC_PGDELAY_SUB, tcpgdelay, LEN_TC_PGDELAY);
 8003ea4:	f107 031c 	add.w	r3, r7, #28
 8003ea8:	2201      	movs	r2, #1
 8003eaa:	9200      	str	r2, [sp, #0]
 8003eac:	220b      	movs	r2, #11
 8003eae:	212a      	movs	r1, #42	; 0x2a
 8003eb0:	6878      	ldr	r0, [r7, #4]
 8003eb2:	f000 f933 	bl	800411c <dwSpiWrite>
    dwSpiWrite(dev, FS_CTRL, FS_PLLTUNE_SUB, fsplltune, LEN_FS_PLLTUNE);
 8003eb6:	f107 0314 	add.w	r3, r7, #20
 8003eba:	2201      	movs	r2, #1
 8003ebc:	9200      	str	r2, [sp, #0]
 8003ebe:	220b      	movs	r2, #11
 8003ec0:	212b      	movs	r1, #43	; 0x2b
 8003ec2:	6878      	ldr	r0, [r7, #4]
 8003ec4:	f000 f92a 	bl	800411c <dwSpiWrite>
    dwSpiWrite(dev, FS_CTRL, FS_PLLCFG_SUB, fspllcfg, LEN_FS_PLLCFG);
 8003ec8:	f107 0318 	add.w	r3, r7, #24
 8003ecc:	2204      	movs	r2, #4
 8003ece:	9200      	str	r2, [sp, #0]
 8003ed0:	2207      	movs	r2, #7
 8003ed2:	212b      	movs	r1, #43	; 0x2b
 8003ed4:	6878      	ldr	r0, [r7, #4]
 8003ed6:	f000 f921 	bl	800411c <dwSpiWrite>
    dwSpiWrite(dev, FS_CTRL, FS_XTALT_SUB, fsxtalt, LEN_FS_XTALT);
 8003eda:	f107 0310 	add.w	r3, r7, #16
 8003ede:	2201      	movs	r2, #1
 8003ee0:	9200      	str	r2, [sp, #0]
 8003ee2:	220e      	movs	r2, #14
 8003ee4:	212b      	movs	r1, #43	; 0x2b
 8003ee6:	6878      	ldr	r0, [r7, #4]
 8003ee8:	f000 f918 	bl	800411c <dwSpiWrite>
}
 8003eec:	bf00      	nop
 8003eee:	3758      	adds	r7, #88	; 0x58
 8003ef0:	46bd      	mov	sp, r7
 8003ef2:	bd80      	pop	{r7, pc}

08003ef4 <spiWrite>:

uint16_t buffer[64];

static void spiWrite(dwDeviceTypes_t *dev, const void *header, size_t headerLength,
                     const void *data, size_t dataLength)
{
 8003ef4:	b580      	push	{r7, lr}
 8003ef6:	b084      	sub	sp, #16
 8003ef8:	af00      	add	r7, sp, #0
 8003efa:	60f8      	str	r0, [r7, #12]
 8003efc:	60b9      	str	r1, [r7, #8]
 8003efe:	607a      	str	r2, [r7, #4]
 8003f00:	603b      	str	r3, [r7, #0]
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 8003f02:	2200      	movs	r2, #0
 8003f04:	2110      	movs	r1, #16
 8003f06:	4813      	ldr	r0, [pc, #76]	; (8003f54 <spiWrite+0x60>)
 8003f08:	f000 fd40 	bl	800498c <HAL_GPIO_WritePin>
    memcpy(buffer, header, headerLength);
 8003f0c:	687a      	ldr	r2, [r7, #4]
 8003f0e:	68b9      	ldr	r1, [r7, #8]
 8003f10:	4811      	ldr	r0, [pc, #68]	; (8003f58 <spiWrite+0x64>)
 8003f12:	f002 fe4d 	bl	8006bb0 <memcpy>
    HAL_SPI_Transmit(&hspi1, (uint8_t *)buffer, headerLength, HAL_MAX_DELAY);
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	b29a      	uxth	r2, r3
 8003f1a:	f04f 33ff 	mov.w	r3, #4294967295
 8003f1e:	490e      	ldr	r1, [pc, #56]	; (8003f58 <spiWrite+0x64>)
 8003f20:	480e      	ldr	r0, [pc, #56]	; (8003f5c <spiWrite+0x68>)
 8003f22:	f001 f9df 	bl	80052e4 <HAL_SPI_Transmit>
    memcpy(buffer, data, dataLength);
 8003f26:	69ba      	ldr	r2, [r7, #24]
 8003f28:	6839      	ldr	r1, [r7, #0]
 8003f2a:	480b      	ldr	r0, [pc, #44]	; (8003f58 <spiWrite+0x64>)
 8003f2c:	f002 fe40 	bl	8006bb0 <memcpy>
    HAL_SPI_Transmit(&hspi1, (uint8_t *)buffer, dataLength, HAL_MAX_DELAY);
 8003f30:	69bb      	ldr	r3, [r7, #24]
 8003f32:	b29a      	uxth	r2, r3
 8003f34:	f04f 33ff 	mov.w	r3, #4294967295
 8003f38:	4907      	ldr	r1, [pc, #28]	; (8003f58 <spiWrite+0x64>)
 8003f3a:	4808      	ldr	r0, [pc, #32]	; (8003f5c <spiWrite+0x68>)
 8003f3c:	f001 f9d2 	bl	80052e4 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 8003f40:	2201      	movs	r2, #1
 8003f42:	2110      	movs	r1, #16
 8003f44:	4803      	ldr	r0, [pc, #12]	; (8003f54 <spiWrite+0x60>)
 8003f46:	f000 fd21 	bl	800498c <HAL_GPIO_WritePin>
}
 8003f4a:	bf00      	nop
 8003f4c:	3710      	adds	r7, #16
 8003f4e:	46bd      	mov	sp, r7
 8003f50:	bd80      	pop	{r7, pc}
 8003f52:	bf00      	nop
 8003f54:	40010800 	.word	0x40010800
 8003f58:	2000045c 	.word	0x2000045c
 8003f5c:	200003b8 	.word	0x200003b8

08003f60 <spiRead>:

static void spiRead(dwDeviceTypes_t *dev, const void *header, size_t headerLength,
                    void *data, size_t dataLength)
{
 8003f60:	b580      	push	{r7, lr}
 8003f62:	b084      	sub	sp, #16
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	60f8      	str	r0, [r7, #12]
 8003f68:	60b9      	str	r1, [r7, #8]
 8003f6a:	607a      	str	r2, [r7, #4]
 8003f6c:	603b      	str	r3, [r7, #0]
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 8003f6e:	2200      	movs	r2, #0
 8003f70:	2110      	movs	r1, #16
 8003f72:	4813      	ldr	r0, [pc, #76]	; (8003fc0 <spiRead+0x60>)
 8003f74:	f000 fd0a 	bl	800498c <HAL_GPIO_WritePin>
    memcpy(buffer, header, headerLength);
 8003f78:	687a      	ldr	r2, [r7, #4]
 8003f7a:	68b9      	ldr	r1, [r7, #8]
 8003f7c:	4811      	ldr	r0, [pc, #68]	; (8003fc4 <spiRead+0x64>)
 8003f7e:	f002 fe17 	bl	8006bb0 <memcpy>
    HAL_SPI_Transmit(&hspi1, (uint8_t *)buffer, headerLength, HAL_MAX_DELAY);
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	b29a      	uxth	r2, r3
 8003f86:	f04f 33ff 	mov.w	r3, #4294967295
 8003f8a:	490e      	ldr	r1, [pc, #56]	; (8003fc4 <spiRead+0x64>)
 8003f8c:	480e      	ldr	r0, [pc, #56]	; (8003fc8 <spiRead+0x68>)
 8003f8e:	f001 f9a9 	bl	80052e4 <HAL_SPI_Transmit>
    HAL_SPI_Receive(&hspi1, (uint8_t *)buffer, dataLength, HAL_MAX_DELAY);
 8003f92:	69bb      	ldr	r3, [r7, #24]
 8003f94:	b29a      	uxth	r2, r3
 8003f96:	f04f 33ff 	mov.w	r3, #4294967295
 8003f9a:	490a      	ldr	r1, [pc, #40]	; (8003fc4 <spiRead+0x64>)
 8003f9c:	480a      	ldr	r0, [pc, #40]	; (8003fc8 <spiRead+0x68>)
 8003f9e:	f001 fae4 	bl	800556a <HAL_SPI_Receive>
    memcpy(data, buffer, dataLength);
 8003fa2:	69ba      	ldr	r2, [r7, #24]
 8003fa4:	4907      	ldr	r1, [pc, #28]	; (8003fc4 <spiRead+0x64>)
 8003fa6:	6838      	ldr	r0, [r7, #0]
 8003fa8:	f002 fe02 	bl	8006bb0 <memcpy>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 8003fac:	2201      	movs	r2, #1
 8003fae:	2110      	movs	r1, #16
 8003fb0:	4803      	ldr	r0, [pc, #12]	; (8003fc0 <spiRead+0x60>)
 8003fb2:	f000 fceb 	bl	800498c <HAL_GPIO_WritePin>
}
 8003fb6:	bf00      	nop
 8003fb8:	3710      	adds	r7, #16
 8003fba:	46bd      	mov	sp, r7
 8003fbc:	bd80      	pop	{r7, pc}
 8003fbe:	bf00      	nop
 8003fc0:	40010800 	.word	0x40010800
 8003fc4:	2000045c 	.word	0x2000045c
 8003fc8:	200003b8 	.word	0x200003b8

08003fcc <spiSetSpeed>:

static void spiSetSpeed(dwDeviceTypes_t *dev, dwSpiSpeed_t speed)
{
 8003fcc:	b580      	push	{r7, lr}
 8003fce:	b082      	sub	sp, #8
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	6078      	str	r0, [r7, #4]
 8003fd4:	460b      	mov	r3, r1
 8003fd6:	70fb      	strb	r3, [r7, #3]
    if (speed == dwSpiSpeedLow)
 8003fd8:	78fb      	ldrb	r3, [r7, #3]
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d106      	bne.n	8003fec <spiSetSpeed+0x20>
    {
        hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8003fde:	4b08      	ldr	r3, [pc, #32]	; (8004000 <spiSetSpeed+0x34>)
 8003fe0:	2220      	movs	r2, #32
 8003fe2:	61da      	str	r2, [r3, #28]
        HAL_SPI_Init(&hspi1);
 8003fe4:	4806      	ldr	r0, [pc, #24]	; (8004000 <spiSetSpeed+0x34>)
 8003fe6:	f001 f8f9 	bl	80051dc <HAL_SPI_Init>
    else
    {
        hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
        HAL_SPI_Init(&hspi1);
    }
}
 8003fea:	e005      	b.n	8003ff8 <spiSetSpeed+0x2c>
        hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8003fec:	4b04      	ldr	r3, [pc, #16]	; (8004000 <spiSetSpeed+0x34>)
 8003fee:	2208      	movs	r2, #8
 8003ff0:	61da      	str	r2, [r3, #28]
        HAL_SPI_Init(&hspi1);
 8003ff2:	4803      	ldr	r0, [pc, #12]	; (8004000 <spiSetSpeed+0x34>)
 8003ff4:	f001 f8f2 	bl	80051dc <HAL_SPI_Init>
}
 8003ff8:	bf00      	nop
 8003ffa:	3708      	adds	r7, #8
 8003ffc:	46bd      	mov	sp, r7
 8003ffe:	bd80      	pop	{r7, pc}
 8004000:	200003b8 	.word	0x200003b8

08004004 <reset>:

static void reset(dwDeviceTypes_t *dev)
{
 8004004:	b580      	push	{r7, lr}
 8004006:	b082      	sub	sp, #8
 8004008:	af00      	add	r7, sp, #0
 800400a:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, 0);
 800400c:	2200      	movs	r2, #0
 800400e:	2102      	movs	r1, #2
 8004010:	4807      	ldr	r0, [pc, #28]	; (8004030 <reset+0x2c>)
 8004012:	f000 fcbb 	bl	800498c <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8004016:	200a      	movs	r0, #10
 8004018:	f000 f950 	bl	80042bc <HAL_Delay>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, 1);
 800401c:	2201      	movs	r2, #1
 800401e:	2102      	movs	r1, #2
 8004020:	4803      	ldr	r0, [pc, #12]	; (8004030 <reset+0x2c>)
 8004022:	f000 fcb3 	bl	800498c <HAL_GPIO_WritePin>
}
 8004026:	bf00      	nop
 8004028:	3708      	adds	r7, #8
 800402a:	46bd      	mov	sp, r7
 800402c:	bd80      	pop	{r7, pc}
 800402e:	bf00      	nop
 8004030:	40010c00 	.word	0x40010c00

08004034 <delayms>:
    HAL_Delay(2);
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, 1);
}

static void delayms(dwDeviceTypes_t *dev, unsigned int delay)
{
 8004034:	b580      	push	{r7, lr}
 8004036:	b082      	sub	sp, #8
 8004038:	af00      	add	r7, sp, #0
 800403a:	6078      	str	r0, [r7, #4]
 800403c:	6039      	str	r1, [r7, #0]
    HAL_Delay(delay);
 800403e:	6838      	ldr	r0, [r7, #0]
 8004040:	f000 f93c 	bl	80042bc <HAL_Delay>
}
 8004044:	bf00      	nop
 8004046:	3708      	adds	r7, #8
 8004048:	46bd      	mov	sp, r7
 800404a:	bd80      	pop	{r7, pc}

0800404c <dwSpiRead>:
#include "dw_spi.h"

void dwSpiRead(dwDeviceTypes_t *dev, uint8_t regid, uint32_t address, void *data, size_t length)
{
 800404c:	b590      	push	{r4, r7, lr}
 800404e:	b089      	sub	sp, #36	; 0x24
 8004050:	af02      	add	r7, sp, #8
 8004052:	60f8      	str	r0, [r7, #12]
 8004054:	607a      	str	r2, [r7, #4]
 8004056:	603b      	str	r3, [r7, #0]
 8004058:	460b      	mov	r3, r1
 800405a:	72fb      	strb	r3, [r7, #11]
    uint8_t header[3];
    size_t headerLength = 1;
 800405c:	2301      	movs	r3, #1
 800405e:	617b      	str	r3, [r7, #20]
    header[0] = regid & 0x3f;
 8004060:	7afb      	ldrb	r3, [r7, #11]
 8004062:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004066:	b2db      	uxtb	r3, r3
 8004068:	743b      	strb	r3, [r7, #16]
    if (address != 0)
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	2b00      	cmp	r3, #0
 800406e:	d01c      	beq.n	80040aa <dwSpiRead+0x5e>
    {
        header[0] |= 0x40;
 8004070:	7c3b      	ldrb	r3, [r7, #16]
 8004072:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004076:	b2db      	uxtb	r3, r3
 8004078:	743b      	strb	r3, [r7, #16]
        header[1] = address & 0x7f;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	b2db      	uxtb	r3, r3
 800407e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004082:	b2db      	uxtb	r3, r3
 8004084:	747b      	strb	r3, [r7, #17]
        address >>= 7;
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	09db      	lsrs	r3, r3, #7
 800408a:	607b      	str	r3, [r7, #4]
        headerLength = 2;
 800408c:	2302      	movs	r3, #2
 800408e:	617b      	str	r3, [r7, #20]
        if (address != 0)
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	2b00      	cmp	r3, #0
 8004094:	d009      	beq.n	80040aa <dwSpiRead+0x5e>
        {
            header[1] |= 0x80;
 8004096:	7c7b      	ldrb	r3, [r7, #17]
 8004098:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800409c:	b2db      	uxtb	r3, r3
 800409e:	747b      	strb	r3, [r7, #17]
            header[2] = address & 0xff;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	b2db      	uxtb	r3, r3
 80040a4:	74bb      	strb	r3, [r7, #18]
            headerLength = 3;
 80040a6:	2303      	movs	r3, #3
 80040a8:	617b      	str	r3, [r7, #20]
        }
    }
    dev->func->spiRead(dev, header, headerLength, data, length);
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	681c      	ldr	r4, [r3, #0]
 80040b0:	f107 0110 	add.w	r1, r7, #16
 80040b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040b6:	9300      	str	r3, [sp, #0]
 80040b8:	683b      	ldr	r3, [r7, #0]
 80040ba:	697a      	ldr	r2, [r7, #20]
 80040bc:	68f8      	ldr	r0, [r7, #12]
 80040be:	47a0      	blx	r4
}
 80040c0:	bf00      	nop
 80040c2:	371c      	adds	r7, #28
 80040c4:	46bd      	mov	sp, r7
 80040c6:	bd90      	pop	{r4, r7, pc}

080040c8 <dwSpiRead16>:

uint16_t dwSpiRead16(dwDeviceTypes_t *dev, uint8_t regid, uint32_t address)
{
 80040c8:	b580      	push	{r7, lr}
 80040ca:	b088      	sub	sp, #32
 80040cc:	af02      	add	r7, sp, #8
 80040ce:	60f8      	str	r0, [r7, #12]
 80040d0:	460b      	mov	r3, r1
 80040d2:	607a      	str	r2, [r7, #4]
 80040d4:	72fb      	strb	r3, [r7, #11]
    uint16_t data;
    dwSpiRead(dev, regid, address, &data, sizeof(data));
 80040d6:	f107 0316 	add.w	r3, r7, #22
 80040da:	7af9      	ldrb	r1, [r7, #11]
 80040dc:	2202      	movs	r2, #2
 80040de:	9200      	str	r2, [sp, #0]
 80040e0:	687a      	ldr	r2, [r7, #4]
 80040e2:	68f8      	ldr	r0, [r7, #12]
 80040e4:	f7ff ffb2 	bl	800404c <dwSpiRead>
    return data;
 80040e8:	8afb      	ldrh	r3, [r7, #22]
}
 80040ea:	4618      	mov	r0, r3
 80040ec:	3718      	adds	r7, #24
 80040ee:	46bd      	mov	sp, r7
 80040f0:	bd80      	pop	{r7, pc}

080040f2 <dwSpiRead32>:

uint32_t dwSpiRead32(dwDeviceTypes_t *dev, uint8_t regid, uint32_t address)
{
 80040f2:	b580      	push	{r7, lr}
 80040f4:	b088      	sub	sp, #32
 80040f6:	af02      	add	r7, sp, #8
 80040f8:	60f8      	str	r0, [r7, #12]
 80040fa:	460b      	mov	r3, r1
 80040fc:	607a      	str	r2, [r7, #4]
 80040fe:	72fb      	strb	r3, [r7, #11]
    uint32_t data;
    dwSpiRead(dev, regid, address, &data, sizeof(data));
 8004100:	f107 0314 	add.w	r3, r7, #20
 8004104:	7af9      	ldrb	r1, [r7, #11]
 8004106:	2204      	movs	r2, #4
 8004108:	9200      	str	r2, [sp, #0]
 800410a:	687a      	ldr	r2, [r7, #4]
 800410c:	68f8      	ldr	r0, [r7, #12]
 800410e:	f7ff ff9d 	bl	800404c <dwSpiRead>
    return data;
 8004112:	697b      	ldr	r3, [r7, #20]
}
 8004114:	4618      	mov	r0, r3
 8004116:	3718      	adds	r7, #24
 8004118:	46bd      	mov	sp, r7
 800411a:	bd80      	pop	{r7, pc}

0800411c <dwSpiWrite>:

void dwSpiWrite(dwDeviceTypes_t *dev, uint8_t regid, uint32_t address, const void *data, size_t length)
{
 800411c:	b590      	push	{r4, r7, lr}
 800411e:	b089      	sub	sp, #36	; 0x24
 8004120:	af02      	add	r7, sp, #8
 8004122:	60f8      	str	r0, [r7, #12]
 8004124:	607a      	str	r2, [r7, #4]
 8004126:	603b      	str	r3, [r7, #0]
 8004128:	460b      	mov	r3, r1
 800412a:	72fb      	strb	r3, [r7, #11]
    uint8_t header[3];
    size_t headerLength = 1;
 800412c:	2301      	movs	r3, #1
 800412e:	617b      	str	r3, [r7, #20]
    header[0] = regid & 0x3f;
 8004130:	7afb      	ldrb	r3, [r7, #11]
 8004132:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004136:	b2db      	uxtb	r3, r3
 8004138:	743b      	strb	r3, [r7, #16]
    header[0] |= 0x80;
 800413a:	7c3b      	ldrb	r3, [r7, #16]
 800413c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004140:	b2db      	uxtb	r3, r3
 8004142:	743b      	strb	r3, [r7, #16]
    if (address != 0)
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	2b00      	cmp	r3, #0
 8004148:	d01c      	beq.n	8004184 <dwSpiWrite+0x68>
    {
        header[0] |= 0x40;
 800414a:	7c3b      	ldrb	r3, [r7, #16]
 800414c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004150:	b2db      	uxtb	r3, r3
 8004152:	743b      	strb	r3, [r7, #16]
        header[1] = address & 0x7f;
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	b2db      	uxtb	r3, r3
 8004158:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800415c:	b2db      	uxtb	r3, r3
 800415e:	747b      	strb	r3, [r7, #17]
        address >>= 7;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	09db      	lsrs	r3, r3, #7
 8004164:	607b      	str	r3, [r7, #4]
        headerLength = 2;
 8004166:	2302      	movs	r3, #2
 8004168:	617b      	str	r3, [r7, #20]
        if (address != 0)
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	2b00      	cmp	r3, #0
 800416e:	d009      	beq.n	8004184 <dwSpiWrite+0x68>
        {
            header[1] |= 0x80;
 8004170:	7c7b      	ldrb	r3, [r7, #17]
 8004172:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004176:	b2db      	uxtb	r3, r3
 8004178:	747b      	strb	r3, [r7, #17]
            header[2] = address & 0xff;
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	b2db      	uxtb	r3, r3
 800417e:	74bb      	strb	r3, [r7, #18]
            headerLength = 3;
 8004180:	2303      	movs	r3, #3
 8004182:	617b      	str	r3, [r7, #20]
        }
    }
    dev->func->spiWrite(dev, header, headerLength, data, length);
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	685c      	ldr	r4, [r3, #4]
 800418a:	f107 0110 	add.w	r1, r7, #16
 800418e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004190:	9300      	str	r3, [sp, #0]
 8004192:	683b      	ldr	r3, [r7, #0]
 8004194:	697a      	ldr	r2, [r7, #20]
 8004196:	68f8      	ldr	r0, [r7, #12]
 8004198:	47a0      	blx	r4
}
 800419a:	bf00      	nop
 800419c:	371c      	adds	r7, #28
 800419e:	46bd      	mov	sp, r7
 80041a0:	bd90      	pop	{r4, r7, pc}

080041a2 <dwSpiWrite8>:

void dwSpiWrite8(dwDeviceTypes_t *dev, uint8_t regid, uint32_t address, uint8_t data)
{
 80041a2:	b580      	push	{r7, lr}
 80041a4:	b086      	sub	sp, #24
 80041a6:	af02      	add	r7, sp, #8
 80041a8:	60f8      	str	r0, [r7, #12]
 80041aa:	607a      	str	r2, [r7, #4]
 80041ac:	461a      	mov	r2, r3
 80041ae:	460b      	mov	r3, r1
 80041b0:	72fb      	strb	r3, [r7, #11]
 80041b2:	4613      	mov	r3, r2
 80041b4:	72bb      	strb	r3, [r7, #10]
    dwSpiWrite(dev, regid, address, &data, sizeof(data));
 80041b6:	f107 030a 	add.w	r3, r7, #10
 80041ba:	7af9      	ldrb	r1, [r7, #11]
 80041bc:	2201      	movs	r2, #1
 80041be:	9200      	str	r2, [sp, #0]
 80041c0:	687a      	ldr	r2, [r7, #4]
 80041c2:	68f8      	ldr	r0, [r7, #12]
 80041c4:	f7ff ffaa 	bl	800411c <dwSpiWrite>
}
 80041c8:	bf00      	nop
 80041ca:	3710      	adds	r7, #16
 80041cc:	46bd      	mov	sp, r7
 80041ce:	bd80      	pop	{r7, pc}

080041d0 <dwSpiWrite32>:

void dwSpiWrite32(dwDeviceTypes_t *dev, uint8_t regid, uint32_t address, uint32_t data)
{
 80041d0:	b580      	push	{r7, lr}
 80041d2:	b086      	sub	sp, #24
 80041d4:	af02      	add	r7, sp, #8
 80041d6:	60f8      	str	r0, [r7, #12]
 80041d8:	607a      	str	r2, [r7, #4]
 80041da:	603b      	str	r3, [r7, #0]
 80041dc:	460b      	mov	r3, r1
 80041de:	72fb      	strb	r3, [r7, #11]
    dwSpiWrite(dev, regid, address, &data, sizeof(data));
 80041e0:	463b      	mov	r3, r7
 80041e2:	7af9      	ldrb	r1, [r7, #11]
 80041e4:	2204      	movs	r2, #4
 80041e6:	9200      	str	r2, [sp, #0]
 80041e8:	687a      	ldr	r2, [r7, #4]
 80041ea:	68f8      	ldr	r0, [r7, #12]
 80041ec:	f7ff ff96 	bl	800411c <dwSpiWrite>
}
 80041f0:	bf00      	nop
 80041f2:	3710      	adds	r7, #16
 80041f4:	46bd      	mov	sp, r7
 80041f6:	bd80      	pop	{r7, pc}

080041f8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80041f8:	b580      	push	{r7, lr}
 80041fa:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80041fc:	4b08      	ldr	r3, [pc, #32]	; (8004220 <HAL_Init+0x28>)
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	4a07      	ldr	r2, [pc, #28]	; (8004220 <HAL_Init+0x28>)
 8004202:	f043 0310 	orr.w	r3, r3, #16
 8004206:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004208:	2003      	movs	r0, #3
 800420a:	f000 f947 	bl	800449c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800420e:	200f      	movs	r0, #15
 8004210:	f000 f808 	bl	8004224 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004214:	f7fd fb4c 	bl	80018b0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004218:	2300      	movs	r3, #0
}
 800421a:	4618      	mov	r0, r3
 800421c:	bd80      	pop	{r7, pc}
 800421e:	bf00      	nop
 8004220:	40022000 	.word	0x40022000

08004224 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004224:	b580      	push	{r7, lr}
 8004226:	b082      	sub	sp, #8
 8004228:	af00      	add	r7, sp, #0
 800422a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800422c:	4b12      	ldr	r3, [pc, #72]	; (8004278 <HAL_InitTick+0x54>)
 800422e:	681a      	ldr	r2, [r3, #0]
 8004230:	4b12      	ldr	r3, [pc, #72]	; (800427c <HAL_InitTick+0x58>)
 8004232:	781b      	ldrb	r3, [r3, #0]
 8004234:	4619      	mov	r1, r3
 8004236:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800423a:	fbb3 f3f1 	udiv	r3, r3, r1
 800423e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004242:	4618      	mov	r0, r3
 8004244:	f000 f95f 	bl	8004506 <HAL_SYSTICK_Config>
 8004248:	4603      	mov	r3, r0
 800424a:	2b00      	cmp	r3, #0
 800424c:	d001      	beq.n	8004252 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800424e:	2301      	movs	r3, #1
 8004250:	e00e      	b.n	8004270 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	2b0f      	cmp	r3, #15
 8004256:	d80a      	bhi.n	800426e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004258:	2200      	movs	r2, #0
 800425a:	6879      	ldr	r1, [r7, #4]
 800425c:	f04f 30ff 	mov.w	r0, #4294967295
 8004260:	f000 f927 	bl	80044b2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004264:	4a06      	ldr	r2, [pc, #24]	; (8004280 <HAL_InitTick+0x5c>)
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800426a:	2300      	movs	r3, #0
 800426c:	e000      	b.n	8004270 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800426e:	2301      	movs	r3, #1
}
 8004270:	4618      	mov	r0, r3
 8004272:	3708      	adds	r7, #8
 8004274:	46bd      	mov	sp, r7
 8004276:	bd80      	pop	{r7, pc}
 8004278:	20000070 	.word	0x20000070
 800427c:	2000008c 	.word	0x2000008c
 8004280:	20000088 	.word	0x20000088

08004284 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004284:	b480      	push	{r7}
 8004286:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004288:	4b05      	ldr	r3, [pc, #20]	; (80042a0 <HAL_IncTick+0x1c>)
 800428a:	781b      	ldrb	r3, [r3, #0]
 800428c:	461a      	mov	r2, r3
 800428e:	4b05      	ldr	r3, [pc, #20]	; (80042a4 <HAL_IncTick+0x20>)
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	4413      	add	r3, r2
 8004294:	4a03      	ldr	r2, [pc, #12]	; (80042a4 <HAL_IncTick+0x20>)
 8004296:	6013      	str	r3, [r2, #0]
}
 8004298:	bf00      	nop
 800429a:	46bd      	mov	sp, r7
 800429c:	bc80      	pop	{r7}
 800429e:	4770      	bx	lr
 80042a0:	2000008c 	.word	0x2000008c
 80042a4:	200004dc 	.word	0x200004dc

080042a8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80042a8:	b480      	push	{r7}
 80042aa:	af00      	add	r7, sp, #0
  return uwTick;
 80042ac:	4b02      	ldr	r3, [pc, #8]	; (80042b8 <HAL_GetTick+0x10>)
 80042ae:	681b      	ldr	r3, [r3, #0]
}
 80042b0:	4618      	mov	r0, r3
 80042b2:	46bd      	mov	sp, r7
 80042b4:	bc80      	pop	{r7}
 80042b6:	4770      	bx	lr
 80042b8:	200004dc 	.word	0x200004dc

080042bc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80042bc:	b580      	push	{r7, lr}
 80042be:	b084      	sub	sp, #16
 80042c0:	af00      	add	r7, sp, #0
 80042c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80042c4:	f7ff fff0 	bl	80042a8 <HAL_GetTick>
 80042c8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042d4:	d005      	beq.n	80042e2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80042d6:	4b0a      	ldr	r3, [pc, #40]	; (8004300 <HAL_Delay+0x44>)
 80042d8:	781b      	ldrb	r3, [r3, #0]
 80042da:	461a      	mov	r2, r3
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	4413      	add	r3, r2
 80042e0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80042e2:	bf00      	nop
 80042e4:	f7ff ffe0 	bl	80042a8 <HAL_GetTick>
 80042e8:	4602      	mov	r2, r0
 80042ea:	68bb      	ldr	r3, [r7, #8]
 80042ec:	1ad3      	subs	r3, r2, r3
 80042ee:	68fa      	ldr	r2, [r7, #12]
 80042f0:	429a      	cmp	r2, r3
 80042f2:	d8f7      	bhi.n	80042e4 <HAL_Delay+0x28>
  {
  }
}
 80042f4:	bf00      	nop
 80042f6:	bf00      	nop
 80042f8:	3710      	adds	r7, #16
 80042fa:	46bd      	mov	sp, r7
 80042fc:	bd80      	pop	{r7, pc}
 80042fe:	bf00      	nop
 8004300:	2000008c 	.word	0x2000008c

08004304 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004304:	b480      	push	{r7}
 8004306:	b085      	sub	sp, #20
 8004308:	af00      	add	r7, sp, #0
 800430a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	f003 0307 	and.w	r3, r3, #7
 8004312:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004314:	4b0c      	ldr	r3, [pc, #48]	; (8004348 <__NVIC_SetPriorityGrouping+0x44>)
 8004316:	68db      	ldr	r3, [r3, #12]
 8004318:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800431a:	68ba      	ldr	r2, [r7, #8]
 800431c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004320:	4013      	ands	r3, r2
 8004322:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004328:	68bb      	ldr	r3, [r7, #8]
 800432a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800432c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004330:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004334:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004336:	4a04      	ldr	r2, [pc, #16]	; (8004348 <__NVIC_SetPriorityGrouping+0x44>)
 8004338:	68bb      	ldr	r3, [r7, #8]
 800433a:	60d3      	str	r3, [r2, #12]
}
 800433c:	bf00      	nop
 800433e:	3714      	adds	r7, #20
 8004340:	46bd      	mov	sp, r7
 8004342:	bc80      	pop	{r7}
 8004344:	4770      	bx	lr
 8004346:	bf00      	nop
 8004348:	e000ed00 	.word	0xe000ed00

0800434c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800434c:	b480      	push	{r7}
 800434e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004350:	4b04      	ldr	r3, [pc, #16]	; (8004364 <__NVIC_GetPriorityGrouping+0x18>)
 8004352:	68db      	ldr	r3, [r3, #12]
 8004354:	0a1b      	lsrs	r3, r3, #8
 8004356:	f003 0307 	and.w	r3, r3, #7
}
 800435a:	4618      	mov	r0, r3
 800435c:	46bd      	mov	sp, r7
 800435e:	bc80      	pop	{r7}
 8004360:	4770      	bx	lr
 8004362:	bf00      	nop
 8004364:	e000ed00 	.word	0xe000ed00

08004368 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004368:	b480      	push	{r7}
 800436a:	b083      	sub	sp, #12
 800436c:	af00      	add	r7, sp, #0
 800436e:	4603      	mov	r3, r0
 8004370:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004372:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004376:	2b00      	cmp	r3, #0
 8004378:	db0b      	blt.n	8004392 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800437a:	79fb      	ldrb	r3, [r7, #7]
 800437c:	f003 021f 	and.w	r2, r3, #31
 8004380:	4906      	ldr	r1, [pc, #24]	; (800439c <__NVIC_EnableIRQ+0x34>)
 8004382:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004386:	095b      	lsrs	r3, r3, #5
 8004388:	2001      	movs	r0, #1
 800438a:	fa00 f202 	lsl.w	r2, r0, r2
 800438e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004392:	bf00      	nop
 8004394:	370c      	adds	r7, #12
 8004396:	46bd      	mov	sp, r7
 8004398:	bc80      	pop	{r7}
 800439a:	4770      	bx	lr
 800439c:	e000e100 	.word	0xe000e100

080043a0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80043a0:	b480      	push	{r7}
 80043a2:	b083      	sub	sp, #12
 80043a4:	af00      	add	r7, sp, #0
 80043a6:	4603      	mov	r3, r0
 80043a8:	6039      	str	r1, [r7, #0]
 80043aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80043ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	db0a      	blt.n	80043ca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80043b4:	683b      	ldr	r3, [r7, #0]
 80043b6:	b2da      	uxtb	r2, r3
 80043b8:	490c      	ldr	r1, [pc, #48]	; (80043ec <__NVIC_SetPriority+0x4c>)
 80043ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043be:	0112      	lsls	r2, r2, #4
 80043c0:	b2d2      	uxtb	r2, r2
 80043c2:	440b      	add	r3, r1
 80043c4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80043c8:	e00a      	b.n	80043e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80043ca:	683b      	ldr	r3, [r7, #0]
 80043cc:	b2da      	uxtb	r2, r3
 80043ce:	4908      	ldr	r1, [pc, #32]	; (80043f0 <__NVIC_SetPriority+0x50>)
 80043d0:	79fb      	ldrb	r3, [r7, #7]
 80043d2:	f003 030f 	and.w	r3, r3, #15
 80043d6:	3b04      	subs	r3, #4
 80043d8:	0112      	lsls	r2, r2, #4
 80043da:	b2d2      	uxtb	r2, r2
 80043dc:	440b      	add	r3, r1
 80043de:	761a      	strb	r2, [r3, #24]
}
 80043e0:	bf00      	nop
 80043e2:	370c      	adds	r7, #12
 80043e4:	46bd      	mov	sp, r7
 80043e6:	bc80      	pop	{r7}
 80043e8:	4770      	bx	lr
 80043ea:	bf00      	nop
 80043ec:	e000e100 	.word	0xe000e100
 80043f0:	e000ed00 	.word	0xe000ed00

080043f4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80043f4:	b480      	push	{r7}
 80043f6:	b089      	sub	sp, #36	; 0x24
 80043f8:	af00      	add	r7, sp, #0
 80043fa:	60f8      	str	r0, [r7, #12]
 80043fc:	60b9      	str	r1, [r7, #8]
 80043fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	f003 0307 	and.w	r3, r3, #7
 8004406:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004408:	69fb      	ldr	r3, [r7, #28]
 800440a:	f1c3 0307 	rsb	r3, r3, #7
 800440e:	2b04      	cmp	r3, #4
 8004410:	bf28      	it	cs
 8004412:	2304      	movcs	r3, #4
 8004414:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004416:	69fb      	ldr	r3, [r7, #28]
 8004418:	3304      	adds	r3, #4
 800441a:	2b06      	cmp	r3, #6
 800441c:	d902      	bls.n	8004424 <NVIC_EncodePriority+0x30>
 800441e:	69fb      	ldr	r3, [r7, #28]
 8004420:	3b03      	subs	r3, #3
 8004422:	e000      	b.n	8004426 <NVIC_EncodePriority+0x32>
 8004424:	2300      	movs	r3, #0
 8004426:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004428:	f04f 32ff 	mov.w	r2, #4294967295
 800442c:	69bb      	ldr	r3, [r7, #24]
 800442e:	fa02 f303 	lsl.w	r3, r2, r3
 8004432:	43da      	mvns	r2, r3
 8004434:	68bb      	ldr	r3, [r7, #8]
 8004436:	401a      	ands	r2, r3
 8004438:	697b      	ldr	r3, [r7, #20]
 800443a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800443c:	f04f 31ff 	mov.w	r1, #4294967295
 8004440:	697b      	ldr	r3, [r7, #20]
 8004442:	fa01 f303 	lsl.w	r3, r1, r3
 8004446:	43d9      	mvns	r1, r3
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800444c:	4313      	orrs	r3, r2
         );
}
 800444e:	4618      	mov	r0, r3
 8004450:	3724      	adds	r7, #36	; 0x24
 8004452:	46bd      	mov	sp, r7
 8004454:	bc80      	pop	{r7}
 8004456:	4770      	bx	lr

08004458 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004458:	b580      	push	{r7, lr}
 800445a:	b082      	sub	sp, #8
 800445c:	af00      	add	r7, sp, #0
 800445e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	3b01      	subs	r3, #1
 8004464:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004468:	d301      	bcc.n	800446e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800446a:	2301      	movs	r3, #1
 800446c:	e00f      	b.n	800448e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800446e:	4a0a      	ldr	r2, [pc, #40]	; (8004498 <SysTick_Config+0x40>)
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	3b01      	subs	r3, #1
 8004474:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004476:	210f      	movs	r1, #15
 8004478:	f04f 30ff 	mov.w	r0, #4294967295
 800447c:	f7ff ff90 	bl	80043a0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004480:	4b05      	ldr	r3, [pc, #20]	; (8004498 <SysTick_Config+0x40>)
 8004482:	2200      	movs	r2, #0
 8004484:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004486:	4b04      	ldr	r3, [pc, #16]	; (8004498 <SysTick_Config+0x40>)
 8004488:	2207      	movs	r2, #7
 800448a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800448c:	2300      	movs	r3, #0
}
 800448e:	4618      	mov	r0, r3
 8004490:	3708      	adds	r7, #8
 8004492:	46bd      	mov	sp, r7
 8004494:	bd80      	pop	{r7, pc}
 8004496:	bf00      	nop
 8004498:	e000e010 	.word	0xe000e010

0800449c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800449c:	b580      	push	{r7, lr}
 800449e:	b082      	sub	sp, #8
 80044a0:	af00      	add	r7, sp, #0
 80044a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80044a4:	6878      	ldr	r0, [r7, #4]
 80044a6:	f7ff ff2d 	bl	8004304 <__NVIC_SetPriorityGrouping>
}
 80044aa:	bf00      	nop
 80044ac:	3708      	adds	r7, #8
 80044ae:	46bd      	mov	sp, r7
 80044b0:	bd80      	pop	{r7, pc}

080044b2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80044b2:	b580      	push	{r7, lr}
 80044b4:	b086      	sub	sp, #24
 80044b6:	af00      	add	r7, sp, #0
 80044b8:	4603      	mov	r3, r0
 80044ba:	60b9      	str	r1, [r7, #8]
 80044bc:	607a      	str	r2, [r7, #4]
 80044be:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80044c0:	2300      	movs	r3, #0
 80044c2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80044c4:	f7ff ff42 	bl	800434c <__NVIC_GetPriorityGrouping>
 80044c8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80044ca:	687a      	ldr	r2, [r7, #4]
 80044cc:	68b9      	ldr	r1, [r7, #8]
 80044ce:	6978      	ldr	r0, [r7, #20]
 80044d0:	f7ff ff90 	bl	80043f4 <NVIC_EncodePriority>
 80044d4:	4602      	mov	r2, r0
 80044d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80044da:	4611      	mov	r1, r2
 80044dc:	4618      	mov	r0, r3
 80044de:	f7ff ff5f 	bl	80043a0 <__NVIC_SetPriority>
}
 80044e2:	bf00      	nop
 80044e4:	3718      	adds	r7, #24
 80044e6:	46bd      	mov	sp, r7
 80044e8:	bd80      	pop	{r7, pc}

080044ea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80044ea:	b580      	push	{r7, lr}
 80044ec:	b082      	sub	sp, #8
 80044ee:	af00      	add	r7, sp, #0
 80044f0:	4603      	mov	r3, r0
 80044f2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80044f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80044f8:	4618      	mov	r0, r3
 80044fa:	f7ff ff35 	bl	8004368 <__NVIC_EnableIRQ>
}
 80044fe:	bf00      	nop
 8004500:	3708      	adds	r7, #8
 8004502:	46bd      	mov	sp, r7
 8004504:	bd80      	pop	{r7, pc}

08004506 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004506:	b580      	push	{r7, lr}
 8004508:	b082      	sub	sp, #8
 800450a:	af00      	add	r7, sp, #0
 800450c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800450e:	6878      	ldr	r0, [r7, #4]
 8004510:	f7ff ffa2 	bl	8004458 <SysTick_Config>
 8004514:	4603      	mov	r3, r0
}
 8004516:	4618      	mov	r0, r3
 8004518:	3708      	adds	r7, #8
 800451a:	46bd      	mov	sp, r7
 800451c:	bd80      	pop	{r7, pc}

0800451e <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800451e:	b480      	push	{r7}
 8004520:	b085      	sub	sp, #20
 8004522:	af00      	add	r7, sp, #0
 8004524:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004526:	2300      	movs	r3, #0
 8004528:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004530:	b2db      	uxtb	r3, r3
 8004532:	2b02      	cmp	r3, #2
 8004534:	d008      	beq.n	8004548 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	2204      	movs	r2, #4
 800453a:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	2200      	movs	r2, #0
 8004540:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8004544:	2301      	movs	r3, #1
 8004546:	e020      	b.n	800458a <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	681a      	ldr	r2, [r3, #0]
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	f022 020e 	bic.w	r2, r2, #14
 8004556:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	681a      	ldr	r2, [r3, #0]
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f022 0201 	bic.w	r2, r2, #1
 8004566:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004570:	2101      	movs	r1, #1
 8004572:	fa01 f202 	lsl.w	r2, r1, r2
 8004576:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	2201      	movs	r2, #1
 800457c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	2200      	movs	r2, #0
 8004584:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8004588:	7bfb      	ldrb	r3, [r7, #15]
}
 800458a:	4618      	mov	r0, r3
 800458c:	3714      	adds	r7, #20
 800458e:	46bd      	mov	sp, r7
 8004590:	bc80      	pop	{r7}
 8004592:	4770      	bx	lr

08004594 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8004594:	b580      	push	{r7, lr}
 8004596:	b084      	sub	sp, #16
 8004598:	af00      	add	r7, sp, #0
 800459a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800459c:	2300      	movs	r3, #0
 800459e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80045a6:	b2db      	uxtb	r3, r3
 80045a8:	2b02      	cmp	r3, #2
 80045aa:	d005      	beq.n	80045b8 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	2204      	movs	r2, #4
 80045b0:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80045b2:	2301      	movs	r3, #1
 80045b4:	73fb      	strb	r3, [r7, #15]
 80045b6:	e051      	b.n	800465c <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	681a      	ldr	r2, [r3, #0]
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f022 020e 	bic.w	r2, r2, #14
 80045c6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	681a      	ldr	r2, [r3, #0]
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	f022 0201 	bic.w	r2, r2, #1
 80045d6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	4a22      	ldr	r2, [pc, #136]	; (8004668 <HAL_DMA_Abort_IT+0xd4>)
 80045de:	4293      	cmp	r3, r2
 80045e0:	d029      	beq.n	8004636 <HAL_DMA_Abort_IT+0xa2>
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	4a21      	ldr	r2, [pc, #132]	; (800466c <HAL_DMA_Abort_IT+0xd8>)
 80045e8:	4293      	cmp	r3, r2
 80045ea:	d022      	beq.n	8004632 <HAL_DMA_Abort_IT+0x9e>
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	4a1f      	ldr	r2, [pc, #124]	; (8004670 <HAL_DMA_Abort_IT+0xdc>)
 80045f2:	4293      	cmp	r3, r2
 80045f4:	d01a      	beq.n	800462c <HAL_DMA_Abort_IT+0x98>
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	4a1e      	ldr	r2, [pc, #120]	; (8004674 <HAL_DMA_Abort_IT+0xe0>)
 80045fc:	4293      	cmp	r3, r2
 80045fe:	d012      	beq.n	8004626 <HAL_DMA_Abort_IT+0x92>
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	4a1c      	ldr	r2, [pc, #112]	; (8004678 <HAL_DMA_Abort_IT+0xe4>)
 8004606:	4293      	cmp	r3, r2
 8004608:	d00a      	beq.n	8004620 <HAL_DMA_Abort_IT+0x8c>
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	4a1b      	ldr	r2, [pc, #108]	; (800467c <HAL_DMA_Abort_IT+0xe8>)
 8004610:	4293      	cmp	r3, r2
 8004612:	d102      	bne.n	800461a <HAL_DMA_Abort_IT+0x86>
 8004614:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8004618:	e00e      	b.n	8004638 <HAL_DMA_Abort_IT+0xa4>
 800461a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800461e:	e00b      	b.n	8004638 <HAL_DMA_Abort_IT+0xa4>
 8004620:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004624:	e008      	b.n	8004638 <HAL_DMA_Abort_IT+0xa4>
 8004626:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800462a:	e005      	b.n	8004638 <HAL_DMA_Abort_IT+0xa4>
 800462c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004630:	e002      	b.n	8004638 <HAL_DMA_Abort_IT+0xa4>
 8004632:	2310      	movs	r3, #16
 8004634:	e000      	b.n	8004638 <HAL_DMA_Abort_IT+0xa4>
 8004636:	2301      	movs	r3, #1
 8004638:	4a11      	ldr	r2, [pc, #68]	; (8004680 <HAL_DMA_Abort_IT+0xec>)
 800463a:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	2201      	movs	r2, #1
 8004640:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	2200      	movs	r2, #0
 8004648:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004650:	2b00      	cmp	r3, #0
 8004652:	d003      	beq.n	800465c <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004658:	6878      	ldr	r0, [r7, #4]
 800465a:	4798      	blx	r3
    } 
  }
  return status;
 800465c:	7bfb      	ldrb	r3, [r7, #15]
}
 800465e:	4618      	mov	r0, r3
 8004660:	3710      	adds	r7, #16
 8004662:	46bd      	mov	sp, r7
 8004664:	bd80      	pop	{r7, pc}
 8004666:	bf00      	nop
 8004668:	40020008 	.word	0x40020008
 800466c:	4002001c 	.word	0x4002001c
 8004670:	40020030 	.word	0x40020030
 8004674:	40020044 	.word	0x40020044
 8004678:	40020058 	.word	0x40020058
 800467c:	4002006c 	.word	0x4002006c
 8004680:	40020000 	.word	0x40020000

08004684 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004684:	b480      	push	{r7}
 8004686:	b08b      	sub	sp, #44	; 0x2c
 8004688:	af00      	add	r7, sp, #0
 800468a:	6078      	str	r0, [r7, #4]
 800468c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800468e:	2300      	movs	r3, #0
 8004690:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8004692:	2300      	movs	r3, #0
 8004694:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004696:	e169      	b.n	800496c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8004698:	2201      	movs	r2, #1
 800469a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800469c:	fa02 f303 	lsl.w	r3, r2, r3
 80046a0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80046a2:	683b      	ldr	r3, [r7, #0]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	69fa      	ldr	r2, [r7, #28]
 80046a8:	4013      	ands	r3, r2
 80046aa:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80046ac:	69ba      	ldr	r2, [r7, #24]
 80046ae:	69fb      	ldr	r3, [r7, #28]
 80046b0:	429a      	cmp	r2, r3
 80046b2:	f040 8158 	bne.w	8004966 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80046b6:	683b      	ldr	r3, [r7, #0]
 80046b8:	685b      	ldr	r3, [r3, #4]
 80046ba:	4a9a      	ldr	r2, [pc, #616]	; (8004924 <HAL_GPIO_Init+0x2a0>)
 80046bc:	4293      	cmp	r3, r2
 80046be:	d05e      	beq.n	800477e <HAL_GPIO_Init+0xfa>
 80046c0:	4a98      	ldr	r2, [pc, #608]	; (8004924 <HAL_GPIO_Init+0x2a0>)
 80046c2:	4293      	cmp	r3, r2
 80046c4:	d875      	bhi.n	80047b2 <HAL_GPIO_Init+0x12e>
 80046c6:	4a98      	ldr	r2, [pc, #608]	; (8004928 <HAL_GPIO_Init+0x2a4>)
 80046c8:	4293      	cmp	r3, r2
 80046ca:	d058      	beq.n	800477e <HAL_GPIO_Init+0xfa>
 80046cc:	4a96      	ldr	r2, [pc, #600]	; (8004928 <HAL_GPIO_Init+0x2a4>)
 80046ce:	4293      	cmp	r3, r2
 80046d0:	d86f      	bhi.n	80047b2 <HAL_GPIO_Init+0x12e>
 80046d2:	4a96      	ldr	r2, [pc, #600]	; (800492c <HAL_GPIO_Init+0x2a8>)
 80046d4:	4293      	cmp	r3, r2
 80046d6:	d052      	beq.n	800477e <HAL_GPIO_Init+0xfa>
 80046d8:	4a94      	ldr	r2, [pc, #592]	; (800492c <HAL_GPIO_Init+0x2a8>)
 80046da:	4293      	cmp	r3, r2
 80046dc:	d869      	bhi.n	80047b2 <HAL_GPIO_Init+0x12e>
 80046de:	4a94      	ldr	r2, [pc, #592]	; (8004930 <HAL_GPIO_Init+0x2ac>)
 80046e0:	4293      	cmp	r3, r2
 80046e2:	d04c      	beq.n	800477e <HAL_GPIO_Init+0xfa>
 80046e4:	4a92      	ldr	r2, [pc, #584]	; (8004930 <HAL_GPIO_Init+0x2ac>)
 80046e6:	4293      	cmp	r3, r2
 80046e8:	d863      	bhi.n	80047b2 <HAL_GPIO_Init+0x12e>
 80046ea:	4a92      	ldr	r2, [pc, #584]	; (8004934 <HAL_GPIO_Init+0x2b0>)
 80046ec:	4293      	cmp	r3, r2
 80046ee:	d046      	beq.n	800477e <HAL_GPIO_Init+0xfa>
 80046f0:	4a90      	ldr	r2, [pc, #576]	; (8004934 <HAL_GPIO_Init+0x2b0>)
 80046f2:	4293      	cmp	r3, r2
 80046f4:	d85d      	bhi.n	80047b2 <HAL_GPIO_Init+0x12e>
 80046f6:	2b12      	cmp	r3, #18
 80046f8:	d82a      	bhi.n	8004750 <HAL_GPIO_Init+0xcc>
 80046fa:	2b12      	cmp	r3, #18
 80046fc:	d859      	bhi.n	80047b2 <HAL_GPIO_Init+0x12e>
 80046fe:	a201      	add	r2, pc, #4	; (adr r2, 8004704 <HAL_GPIO_Init+0x80>)
 8004700:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004704:	0800477f 	.word	0x0800477f
 8004708:	08004759 	.word	0x08004759
 800470c:	0800476b 	.word	0x0800476b
 8004710:	080047ad 	.word	0x080047ad
 8004714:	080047b3 	.word	0x080047b3
 8004718:	080047b3 	.word	0x080047b3
 800471c:	080047b3 	.word	0x080047b3
 8004720:	080047b3 	.word	0x080047b3
 8004724:	080047b3 	.word	0x080047b3
 8004728:	080047b3 	.word	0x080047b3
 800472c:	080047b3 	.word	0x080047b3
 8004730:	080047b3 	.word	0x080047b3
 8004734:	080047b3 	.word	0x080047b3
 8004738:	080047b3 	.word	0x080047b3
 800473c:	080047b3 	.word	0x080047b3
 8004740:	080047b3 	.word	0x080047b3
 8004744:	080047b3 	.word	0x080047b3
 8004748:	08004761 	.word	0x08004761
 800474c:	08004775 	.word	0x08004775
 8004750:	4a79      	ldr	r2, [pc, #484]	; (8004938 <HAL_GPIO_Init+0x2b4>)
 8004752:	4293      	cmp	r3, r2
 8004754:	d013      	beq.n	800477e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8004756:	e02c      	b.n	80047b2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8004758:	683b      	ldr	r3, [r7, #0]
 800475a:	68db      	ldr	r3, [r3, #12]
 800475c:	623b      	str	r3, [r7, #32]
          break;
 800475e:	e029      	b.n	80047b4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8004760:	683b      	ldr	r3, [r7, #0]
 8004762:	68db      	ldr	r3, [r3, #12]
 8004764:	3304      	adds	r3, #4
 8004766:	623b      	str	r3, [r7, #32]
          break;
 8004768:	e024      	b.n	80047b4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800476a:	683b      	ldr	r3, [r7, #0]
 800476c:	68db      	ldr	r3, [r3, #12]
 800476e:	3308      	adds	r3, #8
 8004770:	623b      	str	r3, [r7, #32]
          break;
 8004772:	e01f      	b.n	80047b4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8004774:	683b      	ldr	r3, [r7, #0]
 8004776:	68db      	ldr	r3, [r3, #12]
 8004778:	330c      	adds	r3, #12
 800477a:	623b      	str	r3, [r7, #32]
          break;
 800477c:	e01a      	b.n	80047b4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800477e:	683b      	ldr	r3, [r7, #0]
 8004780:	689b      	ldr	r3, [r3, #8]
 8004782:	2b00      	cmp	r3, #0
 8004784:	d102      	bne.n	800478c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8004786:	2304      	movs	r3, #4
 8004788:	623b      	str	r3, [r7, #32]
          break;
 800478a:	e013      	b.n	80047b4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800478c:	683b      	ldr	r3, [r7, #0]
 800478e:	689b      	ldr	r3, [r3, #8]
 8004790:	2b01      	cmp	r3, #1
 8004792:	d105      	bne.n	80047a0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004794:	2308      	movs	r3, #8
 8004796:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	69fa      	ldr	r2, [r7, #28]
 800479c:	611a      	str	r2, [r3, #16]
          break;
 800479e:	e009      	b.n	80047b4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80047a0:	2308      	movs	r3, #8
 80047a2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	69fa      	ldr	r2, [r7, #28]
 80047a8:	615a      	str	r2, [r3, #20]
          break;
 80047aa:	e003      	b.n	80047b4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80047ac:	2300      	movs	r3, #0
 80047ae:	623b      	str	r3, [r7, #32]
          break;
 80047b0:	e000      	b.n	80047b4 <HAL_GPIO_Init+0x130>
          break;
 80047b2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80047b4:	69bb      	ldr	r3, [r7, #24]
 80047b6:	2bff      	cmp	r3, #255	; 0xff
 80047b8:	d801      	bhi.n	80047be <HAL_GPIO_Init+0x13a>
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	e001      	b.n	80047c2 <HAL_GPIO_Init+0x13e>
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	3304      	adds	r3, #4
 80047c2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80047c4:	69bb      	ldr	r3, [r7, #24]
 80047c6:	2bff      	cmp	r3, #255	; 0xff
 80047c8:	d802      	bhi.n	80047d0 <HAL_GPIO_Init+0x14c>
 80047ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047cc:	009b      	lsls	r3, r3, #2
 80047ce:	e002      	b.n	80047d6 <HAL_GPIO_Init+0x152>
 80047d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047d2:	3b08      	subs	r3, #8
 80047d4:	009b      	lsls	r3, r3, #2
 80047d6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80047d8:	697b      	ldr	r3, [r7, #20]
 80047da:	681a      	ldr	r2, [r3, #0]
 80047dc:	210f      	movs	r1, #15
 80047de:	693b      	ldr	r3, [r7, #16]
 80047e0:	fa01 f303 	lsl.w	r3, r1, r3
 80047e4:	43db      	mvns	r3, r3
 80047e6:	401a      	ands	r2, r3
 80047e8:	6a39      	ldr	r1, [r7, #32]
 80047ea:	693b      	ldr	r3, [r7, #16]
 80047ec:	fa01 f303 	lsl.w	r3, r1, r3
 80047f0:	431a      	orrs	r2, r3
 80047f2:	697b      	ldr	r3, [r7, #20]
 80047f4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80047f6:	683b      	ldr	r3, [r7, #0]
 80047f8:	685b      	ldr	r3, [r3, #4]
 80047fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80047fe:	2b00      	cmp	r3, #0
 8004800:	f000 80b1 	beq.w	8004966 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8004804:	4b4d      	ldr	r3, [pc, #308]	; (800493c <HAL_GPIO_Init+0x2b8>)
 8004806:	699b      	ldr	r3, [r3, #24]
 8004808:	4a4c      	ldr	r2, [pc, #304]	; (800493c <HAL_GPIO_Init+0x2b8>)
 800480a:	f043 0301 	orr.w	r3, r3, #1
 800480e:	6193      	str	r3, [r2, #24]
 8004810:	4b4a      	ldr	r3, [pc, #296]	; (800493c <HAL_GPIO_Init+0x2b8>)
 8004812:	699b      	ldr	r3, [r3, #24]
 8004814:	f003 0301 	and.w	r3, r3, #1
 8004818:	60bb      	str	r3, [r7, #8]
 800481a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800481c:	4a48      	ldr	r2, [pc, #288]	; (8004940 <HAL_GPIO_Init+0x2bc>)
 800481e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004820:	089b      	lsrs	r3, r3, #2
 8004822:	3302      	adds	r3, #2
 8004824:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004828:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800482a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800482c:	f003 0303 	and.w	r3, r3, #3
 8004830:	009b      	lsls	r3, r3, #2
 8004832:	220f      	movs	r2, #15
 8004834:	fa02 f303 	lsl.w	r3, r2, r3
 8004838:	43db      	mvns	r3, r3
 800483a:	68fa      	ldr	r2, [r7, #12]
 800483c:	4013      	ands	r3, r2
 800483e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	4a40      	ldr	r2, [pc, #256]	; (8004944 <HAL_GPIO_Init+0x2c0>)
 8004844:	4293      	cmp	r3, r2
 8004846:	d013      	beq.n	8004870 <HAL_GPIO_Init+0x1ec>
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	4a3f      	ldr	r2, [pc, #252]	; (8004948 <HAL_GPIO_Init+0x2c4>)
 800484c:	4293      	cmp	r3, r2
 800484e:	d00d      	beq.n	800486c <HAL_GPIO_Init+0x1e8>
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	4a3e      	ldr	r2, [pc, #248]	; (800494c <HAL_GPIO_Init+0x2c8>)
 8004854:	4293      	cmp	r3, r2
 8004856:	d007      	beq.n	8004868 <HAL_GPIO_Init+0x1e4>
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	4a3d      	ldr	r2, [pc, #244]	; (8004950 <HAL_GPIO_Init+0x2cc>)
 800485c:	4293      	cmp	r3, r2
 800485e:	d101      	bne.n	8004864 <HAL_GPIO_Init+0x1e0>
 8004860:	2303      	movs	r3, #3
 8004862:	e006      	b.n	8004872 <HAL_GPIO_Init+0x1ee>
 8004864:	2304      	movs	r3, #4
 8004866:	e004      	b.n	8004872 <HAL_GPIO_Init+0x1ee>
 8004868:	2302      	movs	r3, #2
 800486a:	e002      	b.n	8004872 <HAL_GPIO_Init+0x1ee>
 800486c:	2301      	movs	r3, #1
 800486e:	e000      	b.n	8004872 <HAL_GPIO_Init+0x1ee>
 8004870:	2300      	movs	r3, #0
 8004872:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004874:	f002 0203 	and.w	r2, r2, #3
 8004878:	0092      	lsls	r2, r2, #2
 800487a:	4093      	lsls	r3, r2
 800487c:	68fa      	ldr	r2, [r7, #12]
 800487e:	4313      	orrs	r3, r2
 8004880:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8004882:	492f      	ldr	r1, [pc, #188]	; (8004940 <HAL_GPIO_Init+0x2bc>)
 8004884:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004886:	089b      	lsrs	r3, r3, #2
 8004888:	3302      	adds	r3, #2
 800488a:	68fa      	ldr	r2, [r7, #12]
 800488c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004890:	683b      	ldr	r3, [r7, #0]
 8004892:	685b      	ldr	r3, [r3, #4]
 8004894:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004898:	2b00      	cmp	r3, #0
 800489a:	d006      	beq.n	80048aa <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800489c:	4b2d      	ldr	r3, [pc, #180]	; (8004954 <HAL_GPIO_Init+0x2d0>)
 800489e:	689a      	ldr	r2, [r3, #8]
 80048a0:	492c      	ldr	r1, [pc, #176]	; (8004954 <HAL_GPIO_Init+0x2d0>)
 80048a2:	69bb      	ldr	r3, [r7, #24]
 80048a4:	4313      	orrs	r3, r2
 80048a6:	608b      	str	r3, [r1, #8]
 80048a8:	e006      	b.n	80048b8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80048aa:	4b2a      	ldr	r3, [pc, #168]	; (8004954 <HAL_GPIO_Init+0x2d0>)
 80048ac:	689a      	ldr	r2, [r3, #8]
 80048ae:	69bb      	ldr	r3, [r7, #24]
 80048b0:	43db      	mvns	r3, r3
 80048b2:	4928      	ldr	r1, [pc, #160]	; (8004954 <HAL_GPIO_Init+0x2d0>)
 80048b4:	4013      	ands	r3, r2
 80048b6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80048b8:	683b      	ldr	r3, [r7, #0]
 80048ba:	685b      	ldr	r3, [r3, #4]
 80048bc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d006      	beq.n	80048d2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80048c4:	4b23      	ldr	r3, [pc, #140]	; (8004954 <HAL_GPIO_Init+0x2d0>)
 80048c6:	68da      	ldr	r2, [r3, #12]
 80048c8:	4922      	ldr	r1, [pc, #136]	; (8004954 <HAL_GPIO_Init+0x2d0>)
 80048ca:	69bb      	ldr	r3, [r7, #24]
 80048cc:	4313      	orrs	r3, r2
 80048ce:	60cb      	str	r3, [r1, #12]
 80048d0:	e006      	b.n	80048e0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80048d2:	4b20      	ldr	r3, [pc, #128]	; (8004954 <HAL_GPIO_Init+0x2d0>)
 80048d4:	68da      	ldr	r2, [r3, #12]
 80048d6:	69bb      	ldr	r3, [r7, #24]
 80048d8:	43db      	mvns	r3, r3
 80048da:	491e      	ldr	r1, [pc, #120]	; (8004954 <HAL_GPIO_Init+0x2d0>)
 80048dc:	4013      	ands	r3, r2
 80048de:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80048e0:	683b      	ldr	r3, [r7, #0]
 80048e2:	685b      	ldr	r3, [r3, #4]
 80048e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d006      	beq.n	80048fa <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80048ec:	4b19      	ldr	r3, [pc, #100]	; (8004954 <HAL_GPIO_Init+0x2d0>)
 80048ee:	685a      	ldr	r2, [r3, #4]
 80048f0:	4918      	ldr	r1, [pc, #96]	; (8004954 <HAL_GPIO_Init+0x2d0>)
 80048f2:	69bb      	ldr	r3, [r7, #24]
 80048f4:	4313      	orrs	r3, r2
 80048f6:	604b      	str	r3, [r1, #4]
 80048f8:	e006      	b.n	8004908 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80048fa:	4b16      	ldr	r3, [pc, #88]	; (8004954 <HAL_GPIO_Init+0x2d0>)
 80048fc:	685a      	ldr	r2, [r3, #4]
 80048fe:	69bb      	ldr	r3, [r7, #24]
 8004900:	43db      	mvns	r3, r3
 8004902:	4914      	ldr	r1, [pc, #80]	; (8004954 <HAL_GPIO_Init+0x2d0>)
 8004904:	4013      	ands	r3, r2
 8004906:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004908:	683b      	ldr	r3, [r7, #0]
 800490a:	685b      	ldr	r3, [r3, #4]
 800490c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004910:	2b00      	cmp	r3, #0
 8004912:	d021      	beq.n	8004958 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8004914:	4b0f      	ldr	r3, [pc, #60]	; (8004954 <HAL_GPIO_Init+0x2d0>)
 8004916:	681a      	ldr	r2, [r3, #0]
 8004918:	490e      	ldr	r1, [pc, #56]	; (8004954 <HAL_GPIO_Init+0x2d0>)
 800491a:	69bb      	ldr	r3, [r7, #24]
 800491c:	4313      	orrs	r3, r2
 800491e:	600b      	str	r3, [r1, #0]
 8004920:	e021      	b.n	8004966 <HAL_GPIO_Init+0x2e2>
 8004922:	bf00      	nop
 8004924:	10320000 	.word	0x10320000
 8004928:	10310000 	.word	0x10310000
 800492c:	10220000 	.word	0x10220000
 8004930:	10210000 	.word	0x10210000
 8004934:	10120000 	.word	0x10120000
 8004938:	10110000 	.word	0x10110000
 800493c:	40021000 	.word	0x40021000
 8004940:	40010000 	.word	0x40010000
 8004944:	40010800 	.word	0x40010800
 8004948:	40010c00 	.word	0x40010c00
 800494c:	40011000 	.word	0x40011000
 8004950:	40011400 	.word	0x40011400
 8004954:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8004958:	4b0b      	ldr	r3, [pc, #44]	; (8004988 <HAL_GPIO_Init+0x304>)
 800495a:	681a      	ldr	r2, [r3, #0]
 800495c:	69bb      	ldr	r3, [r7, #24]
 800495e:	43db      	mvns	r3, r3
 8004960:	4909      	ldr	r1, [pc, #36]	; (8004988 <HAL_GPIO_Init+0x304>)
 8004962:	4013      	ands	r3, r2
 8004964:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8004966:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004968:	3301      	adds	r3, #1
 800496a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800496c:	683b      	ldr	r3, [r7, #0]
 800496e:	681a      	ldr	r2, [r3, #0]
 8004970:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004972:	fa22 f303 	lsr.w	r3, r2, r3
 8004976:	2b00      	cmp	r3, #0
 8004978:	f47f ae8e 	bne.w	8004698 <HAL_GPIO_Init+0x14>
  }
}
 800497c:	bf00      	nop
 800497e:	bf00      	nop
 8004980:	372c      	adds	r7, #44	; 0x2c
 8004982:	46bd      	mov	sp, r7
 8004984:	bc80      	pop	{r7}
 8004986:	4770      	bx	lr
 8004988:	40010400 	.word	0x40010400

0800498c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800498c:	b480      	push	{r7}
 800498e:	b083      	sub	sp, #12
 8004990:	af00      	add	r7, sp, #0
 8004992:	6078      	str	r0, [r7, #4]
 8004994:	460b      	mov	r3, r1
 8004996:	807b      	strh	r3, [r7, #2]
 8004998:	4613      	mov	r3, r2
 800499a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800499c:	787b      	ldrb	r3, [r7, #1]
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d003      	beq.n	80049aa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80049a2:	887a      	ldrh	r2, [r7, #2]
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80049a8:	e003      	b.n	80049b2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80049aa:	887b      	ldrh	r3, [r7, #2]
 80049ac:	041a      	lsls	r2, r3, #16
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	611a      	str	r2, [r3, #16]
}
 80049b2:	bf00      	nop
 80049b4:	370c      	adds	r7, #12
 80049b6:	46bd      	mov	sp, r7
 80049b8:	bc80      	pop	{r7}
 80049ba:	4770      	bx	lr

080049bc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80049bc:	b580      	push	{r7, lr}
 80049be:	b086      	sub	sp, #24
 80049c0:	af00      	add	r7, sp, #0
 80049c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d101      	bne.n	80049ce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80049ca:	2301      	movs	r3, #1
 80049cc:	e272      	b.n	8004eb4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f003 0301 	and.w	r3, r3, #1
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	f000 8087 	beq.w	8004aea <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80049dc:	4b92      	ldr	r3, [pc, #584]	; (8004c28 <HAL_RCC_OscConfig+0x26c>)
 80049de:	685b      	ldr	r3, [r3, #4]
 80049e0:	f003 030c 	and.w	r3, r3, #12
 80049e4:	2b04      	cmp	r3, #4
 80049e6:	d00c      	beq.n	8004a02 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80049e8:	4b8f      	ldr	r3, [pc, #572]	; (8004c28 <HAL_RCC_OscConfig+0x26c>)
 80049ea:	685b      	ldr	r3, [r3, #4]
 80049ec:	f003 030c 	and.w	r3, r3, #12
 80049f0:	2b08      	cmp	r3, #8
 80049f2:	d112      	bne.n	8004a1a <HAL_RCC_OscConfig+0x5e>
 80049f4:	4b8c      	ldr	r3, [pc, #560]	; (8004c28 <HAL_RCC_OscConfig+0x26c>)
 80049f6:	685b      	ldr	r3, [r3, #4]
 80049f8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80049fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004a00:	d10b      	bne.n	8004a1a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a02:	4b89      	ldr	r3, [pc, #548]	; (8004c28 <HAL_RCC_OscConfig+0x26c>)
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d06c      	beq.n	8004ae8 <HAL_RCC_OscConfig+0x12c>
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	685b      	ldr	r3, [r3, #4]
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d168      	bne.n	8004ae8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004a16:	2301      	movs	r3, #1
 8004a18:	e24c      	b.n	8004eb4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	685b      	ldr	r3, [r3, #4]
 8004a1e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004a22:	d106      	bne.n	8004a32 <HAL_RCC_OscConfig+0x76>
 8004a24:	4b80      	ldr	r3, [pc, #512]	; (8004c28 <HAL_RCC_OscConfig+0x26c>)
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	4a7f      	ldr	r2, [pc, #508]	; (8004c28 <HAL_RCC_OscConfig+0x26c>)
 8004a2a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a2e:	6013      	str	r3, [r2, #0]
 8004a30:	e02e      	b.n	8004a90 <HAL_RCC_OscConfig+0xd4>
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	685b      	ldr	r3, [r3, #4]
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d10c      	bne.n	8004a54 <HAL_RCC_OscConfig+0x98>
 8004a3a:	4b7b      	ldr	r3, [pc, #492]	; (8004c28 <HAL_RCC_OscConfig+0x26c>)
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	4a7a      	ldr	r2, [pc, #488]	; (8004c28 <HAL_RCC_OscConfig+0x26c>)
 8004a40:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004a44:	6013      	str	r3, [r2, #0]
 8004a46:	4b78      	ldr	r3, [pc, #480]	; (8004c28 <HAL_RCC_OscConfig+0x26c>)
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	4a77      	ldr	r2, [pc, #476]	; (8004c28 <HAL_RCC_OscConfig+0x26c>)
 8004a4c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004a50:	6013      	str	r3, [r2, #0]
 8004a52:	e01d      	b.n	8004a90 <HAL_RCC_OscConfig+0xd4>
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	685b      	ldr	r3, [r3, #4]
 8004a58:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004a5c:	d10c      	bne.n	8004a78 <HAL_RCC_OscConfig+0xbc>
 8004a5e:	4b72      	ldr	r3, [pc, #456]	; (8004c28 <HAL_RCC_OscConfig+0x26c>)
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	4a71      	ldr	r2, [pc, #452]	; (8004c28 <HAL_RCC_OscConfig+0x26c>)
 8004a64:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004a68:	6013      	str	r3, [r2, #0]
 8004a6a:	4b6f      	ldr	r3, [pc, #444]	; (8004c28 <HAL_RCC_OscConfig+0x26c>)
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	4a6e      	ldr	r2, [pc, #440]	; (8004c28 <HAL_RCC_OscConfig+0x26c>)
 8004a70:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a74:	6013      	str	r3, [r2, #0]
 8004a76:	e00b      	b.n	8004a90 <HAL_RCC_OscConfig+0xd4>
 8004a78:	4b6b      	ldr	r3, [pc, #428]	; (8004c28 <HAL_RCC_OscConfig+0x26c>)
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	4a6a      	ldr	r2, [pc, #424]	; (8004c28 <HAL_RCC_OscConfig+0x26c>)
 8004a7e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004a82:	6013      	str	r3, [r2, #0]
 8004a84:	4b68      	ldr	r3, [pc, #416]	; (8004c28 <HAL_RCC_OscConfig+0x26c>)
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	4a67      	ldr	r2, [pc, #412]	; (8004c28 <HAL_RCC_OscConfig+0x26c>)
 8004a8a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004a8e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	685b      	ldr	r3, [r3, #4]
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d013      	beq.n	8004ac0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a98:	f7ff fc06 	bl	80042a8 <HAL_GetTick>
 8004a9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a9e:	e008      	b.n	8004ab2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004aa0:	f7ff fc02 	bl	80042a8 <HAL_GetTick>
 8004aa4:	4602      	mov	r2, r0
 8004aa6:	693b      	ldr	r3, [r7, #16]
 8004aa8:	1ad3      	subs	r3, r2, r3
 8004aaa:	2b64      	cmp	r3, #100	; 0x64
 8004aac:	d901      	bls.n	8004ab2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004aae:	2303      	movs	r3, #3
 8004ab0:	e200      	b.n	8004eb4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ab2:	4b5d      	ldr	r3, [pc, #372]	; (8004c28 <HAL_RCC_OscConfig+0x26c>)
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d0f0      	beq.n	8004aa0 <HAL_RCC_OscConfig+0xe4>
 8004abe:	e014      	b.n	8004aea <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ac0:	f7ff fbf2 	bl	80042a8 <HAL_GetTick>
 8004ac4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004ac6:	e008      	b.n	8004ada <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004ac8:	f7ff fbee 	bl	80042a8 <HAL_GetTick>
 8004acc:	4602      	mov	r2, r0
 8004ace:	693b      	ldr	r3, [r7, #16]
 8004ad0:	1ad3      	subs	r3, r2, r3
 8004ad2:	2b64      	cmp	r3, #100	; 0x64
 8004ad4:	d901      	bls.n	8004ada <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004ad6:	2303      	movs	r3, #3
 8004ad8:	e1ec      	b.n	8004eb4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004ada:	4b53      	ldr	r3, [pc, #332]	; (8004c28 <HAL_RCC_OscConfig+0x26c>)
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d1f0      	bne.n	8004ac8 <HAL_RCC_OscConfig+0x10c>
 8004ae6:	e000      	b.n	8004aea <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ae8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	f003 0302 	and.w	r3, r3, #2
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d063      	beq.n	8004bbe <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004af6:	4b4c      	ldr	r3, [pc, #304]	; (8004c28 <HAL_RCC_OscConfig+0x26c>)
 8004af8:	685b      	ldr	r3, [r3, #4]
 8004afa:	f003 030c 	and.w	r3, r3, #12
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d00b      	beq.n	8004b1a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004b02:	4b49      	ldr	r3, [pc, #292]	; (8004c28 <HAL_RCC_OscConfig+0x26c>)
 8004b04:	685b      	ldr	r3, [r3, #4]
 8004b06:	f003 030c 	and.w	r3, r3, #12
 8004b0a:	2b08      	cmp	r3, #8
 8004b0c:	d11c      	bne.n	8004b48 <HAL_RCC_OscConfig+0x18c>
 8004b0e:	4b46      	ldr	r3, [pc, #280]	; (8004c28 <HAL_RCC_OscConfig+0x26c>)
 8004b10:	685b      	ldr	r3, [r3, #4]
 8004b12:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d116      	bne.n	8004b48 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b1a:	4b43      	ldr	r3, [pc, #268]	; (8004c28 <HAL_RCC_OscConfig+0x26c>)
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f003 0302 	and.w	r3, r3, #2
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d005      	beq.n	8004b32 <HAL_RCC_OscConfig+0x176>
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	691b      	ldr	r3, [r3, #16]
 8004b2a:	2b01      	cmp	r3, #1
 8004b2c:	d001      	beq.n	8004b32 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004b2e:	2301      	movs	r3, #1
 8004b30:	e1c0      	b.n	8004eb4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b32:	4b3d      	ldr	r3, [pc, #244]	; (8004c28 <HAL_RCC_OscConfig+0x26c>)
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	695b      	ldr	r3, [r3, #20]
 8004b3e:	00db      	lsls	r3, r3, #3
 8004b40:	4939      	ldr	r1, [pc, #228]	; (8004c28 <HAL_RCC_OscConfig+0x26c>)
 8004b42:	4313      	orrs	r3, r2
 8004b44:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b46:	e03a      	b.n	8004bbe <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	691b      	ldr	r3, [r3, #16]
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d020      	beq.n	8004b92 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004b50:	4b36      	ldr	r3, [pc, #216]	; (8004c2c <HAL_RCC_OscConfig+0x270>)
 8004b52:	2201      	movs	r2, #1
 8004b54:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b56:	f7ff fba7 	bl	80042a8 <HAL_GetTick>
 8004b5a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b5c:	e008      	b.n	8004b70 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004b5e:	f7ff fba3 	bl	80042a8 <HAL_GetTick>
 8004b62:	4602      	mov	r2, r0
 8004b64:	693b      	ldr	r3, [r7, #16]
 8004b66:	1ad3      	subs	r3, r2, r3
 8004b68:	2b02      	cmp	r3, #2
 8004b6a:	d901      	bls.n	8004b70 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004b6c:	2303      	movs	r3, #3
 8004b6e:	e1a1      	b.n	8004eb4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b70:	4b2d      	ldr	r3, [pc, #180]	; (8004c28 <HAL_RCC_OscConfig+0x26c>)
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	f003 0302 	and.w	r3, r3, #2
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d0f0      	beq.n	8004b5e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b7c:	4b2a      	ldr	r3, [pc, #168]	; (8004c28 <HAL_RCC_OscConfig+0x26c>)
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	695b      	ldr	r3, [r3, #20]
 8004b88:	00db      	lsls	r3, r3, #3
 8004b8a:	4927      	ldr	r1, [pc, #156]	; (8004c28 <HAL_RCC_OscConfig+0x26c>)
 8004b8c:	4313      	orrs	r3, r2
 8004b8e:	600b      	str	r3, [r1, #0]
 8004b90:	e015      	b.n	8004bbe <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004b92:	4b26      	ldr	r3, [pc, #152]	; (8004c2c <HAL_RCC_OscConfig+0x270>)
 8004b94:	2200      	movs	r2, #0
 8004b96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b98:	f7ff fb86 	bl	80042a8 <HAL_GetTick>
 8004b9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004b9e:	e008      	b.n	8004bb2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004ba0:	f7ff fb82 	bl	80042a8 <HAL_GetTick>
 8004ba4:	4602      	mov	r2, r0
 8004ba6:	693b      	ldr	r3, [r7, #16]
 8004ba8:	1ad3      	subs	r3, r2, r3
 8004baa:	2b02      	cmp	r3, #2
 8004bac:	d901      	bls.n	8004bb2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004bae:	2303      	movs	r3, #3
 8004bb0:	e180      	b.n	8004eb4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004bb2:	4b1d      	ldr	r3, [pc, #116]	; (8004c28 <HAL_RCC_OscConfig+0x26c>)
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	f003 0302 	and.w	r3, r3, #2
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d1f0      	bne.n	8004ba0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	f003 0308 	and.w	r3, r3, #8
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d03a      	beq.n	8004c40 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	699b      	ldr	r3, [r3, #24]
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d019      	beq.n	8004c06 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004bd2:	4b17      	ldr	r3, [pc, #92]	; (8004c30 <HAL_RCC_OscConfig+0x274>)
 8004bd4:	2201      	movs	r2, #1
 8004bd6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004bd8:	f7ff fb66 	bl	80042a8 <HAL_GetTick>
 8004bdc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004bde:	e008      	b.n	8004bf2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004be0:	f7ff fb62 	bl	80042a8 <HAL_GetTick>
 8004be4:	4602      	mov	r2, r0
 8004be6:	693b      	ldr	r3, [r7, #16]
 8004be8:	1ad3      	subs	r3, r2, r3
 8004bea:	2b02      	cmp	r3, #2
 8004bec:	d901      	bls.n	8004bf2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004bee:	2303      	movs	r3, #3
 8004bf0:	e160      	b.n	8004eb4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004bf2:	4b0d      	ldr	r3, [pc, #52]	; (8004c28 <HAL_RCC_OscConfig+0x26c>)
 8004bf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bf6:	f003 0302 	and.w	r3, r3, #2
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d0f0      	beq.n	8004be0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004bfe:	2001      	movs	r0, #1
 8004c00:	f000 face 	bl	80051a0 <RCC_Delay>
 8004c04:	e01c      	b.n	8004c40 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004c06:	4b0a      	ldr	r3, [pc, #40]	; (8004c30 <HAL_RCC_OscConfig+0x274>)
 8004c08:	2200      	movs	r2, #0
 8004c0a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004c0c:	f7ff fb4c 	bl	80042a8 <HAL_GetTick>
 8004c10:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c12:	e00f      	b.n	8004c34 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004c14:	f7ff fb48 	bl	80042a8 <HAL_GetTick>
 8004c18:	4602      	mov	r2, r0
 8004c1a:	693b      	ldr	r3, [r7, #16]
 8004c1c:	1ad3      	subs	r3, r2, r3
 8004c1e:	2b02      	cmp	r3, #2
 8004c20:	d908      	bls.n	8004c34 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004c22:	2303      	movs	r3, #3
 8004c24:	e146      	b.n	8004eb4 <HAL_RCC_OscConfig+0x4f8>
 8004c26:	bf00      	nop
 8004c28:	40021000 	.word	0x40021000
 8004c2c:	42420000 	.word	0x42420000
 8004c30:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c34:	4b92      	ldr	r3, [pc, #584]	; (8004e80 <HAL_RCC_OscConfig+0x4c4>)
 8004c36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c38:	f003 0302 	and.w	r3, r3, #2
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d1e9      	bne.n	8004c14 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	f003 0304 	and.w	r3, r3, #4
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	f000 80a6 	beq.w	8004d9a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004c4e:	2300      	movs	r3, #0
 8004c50:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004c52:	4b8b      	ldr	r3, [pc, #556]	; (8004e80 <HAL_RCC_OscConfig+0x4c4>)
 8004c54:	69db      	ldr	r3, [r3, #28]
 8004c56:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d10d      	bne.n	8004c7a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004c5e:	4b88      	ldr	r3, [pc, #544]	; (8004e80 <HAL_RCC_OscConfig+0x4c4>)
 8004c60:	69db      	ldr	r3, [r3, #28]
 8004c62:	4a87      	ldr	r2, [pc, #540]	; (8004e80 <HAL_RCC_OscConfig+0x4c4>)
 8004c64:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004c68:	61d3      	str	r3, [r2, #28]
 8004c6a:	4b85      	ldr	r3, [pc, #532]	; (8004e80 <HAL_RCC_OscConfig+0x4c4>)
 8004c6c:	69db      	ldr	r3, [r3, #28]
 8004c6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c72:	60bb      	str	r3, [r7, #8]
 8004c74:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004c76:	2301      	movs	r3, #1
 8004c78:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c7a:	4b82      	ldr	r3, [pc, #520]	; (8004e84 <HAL_RCC_OscConfig+0x4c8>)
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d118      	bne.n	8004cb8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004c86:	4b7f      	ldr	r3, [pc, #508]	; (8004e84 <HAL_RCC_OscConfig+0x4c8>)
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	4a7e      	ldr	r2, [pc, #504]	; (8004e84 <HAL_RCC_OscConfig+0x4c8>)
 8004c8c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c90:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004c92:	f7ff fb09 	bl	80042a8 <HAL_GetTick>
 8004c96:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c98:	e008      	b.n	8004cac <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c9a:	f7ff fb05 	bl	80042a8 <HAL_GetTick>
 8004c9e:	4602      	mov	r2, r0
 8004ca0:	693b      	ldr	r3, [r7, #16]
 8004ca2:	1ad3      	subs	r3, r2, r3
 8004ca4:	2b64      	cmp	r3, #100	; 0x64
 8004ca6:	d901      	bls.n	8004cac <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004ca8:	2303      	movs	r3, #3
 8004caa:	e103      	b.n	8004eb4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004cac:	4b75      	ldr	r3, [pc, #468]	; (8004e84 <HAL_RCC_OscConfig+0x4c8>)
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d0f0      	beq.n	8004c9a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	68db      	ldr	r3, [r3, #12]
 8004cbc:	2b01      	cmp	r3, #1
 8004cbe:	d106      	bne.n	8004cce <HAL_RCC_OscConfig+0x312>
 8004cc0:	4b6f      	ldr	r3, [pc, #444]	; (8004e80 <HAL_RCC_OscConfig+0x4c4>)
 8004cc2:	6a1b      	ldr	r3, [r3, #32]
 8004cc4:	4a6e      	ldr	r2, [pc, #440]	; (8004e80 <HAL_RCC_OscConfig+0x4c4>)
 8004cc6:	f043 0301 	orr.w	r3, r3, #1
 8004cca:	6213      	str	r3, [r2, #32]
 8004ccc:	e02d      	b.n	8004d2a <HAL_RCC_OscConfig+0x36e>
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	68db      	ldr	r3, [r3, #12]
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d10c      	bne.n	8004cf0 <HAL_RCC_OscConfig+0x334>
 8004cd6:	4b6a      	ldr	r3, [pc, #424]	; (8004e80 <HAL_RCC_OscConfig+0x4c4>)
 8004cd8:	6a1b      	ldr	r3, [r3, #32]
 8004cda:	4a69      	ldr	r2, [pc, #420]	; (8004e80 <HAL_RCC_OscConfig+0x4c4>)
 8004cdc:	f023 0301 	bic.w	r3, r3, #1
 8004ce0:	6213      	str	r3, [r2, #32]
 8004ce2:	4b67      	ldr	r3, [pc, #412]	; (8004e80 <HAL_RCC_OscConfig+0x4c4>)
 8004ce4:	6a1b      	ldr	r3, [r3, #32]
 8004ce6:	4a66      	ldr	r2, [pc, #408]	; (8004e80 <HAL_RCC_OscConfig+0x4c4>)
 8004ce8:	f023 0304 	bic.w	r3, r3, #4
 8004cec:	6213      	str	r3, [r2, #32]
 8004cee:	e01c      	b.n	8004d2a <HAL_RCC_OscConfig+0x36e>
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	68db      	ldr	r3, [r3, #12]
 8004cf4:	2b05      	cmp	r3, #5
 8004cf6:	d10c      	bne.n	8004d12 <HAL_RCC_OscConfig+0x356>
 8004cf8:	4b61      	ldr	r3, [pc, #388]	; (8004e80 <HAL_RCC_OscConfig+0x4c4>)
 8004cfa:	6a1b      	ldr	r3, [r3, #32]
 8004cfc:	4a60      	ldr	r2, [pc, #384]	; (8004e80 <HAL_RCC_OscConfig+0x4c4>)
 8004cfe:	f043 0304 	orr.w	r3, r3, #4
 8004d02:	6213      	str	r3, [r2, #32]
 8004d04:	4b5e      	ldr	r3, [pc, #376]	; (8004e80 <HAL_RCC_OscConfig+0x4c4>)
 8004d06:	6a1b      	ldr	r3, [r3, #32]
 8004d08:	4a5d      	ldr	r2, [pc, #372]	; (8004e80 <HAL_RCC_OscConfig+0x4c4>)
 8004d0a:	f043 0301 	orr.w	r3, r3, #1
 8004d0e:	6213      	str	r3, [r2, #32]
 8004d10:	e00b      	b.n	8004d2a <HAL_RCC_OscConfig+0x36e>
 8004d12:	4b5b      	ldr	r3, [pc, #364]	; (8004e80 <HAL_RCC_OscConfig+0x4c4>)
 8004d14:	6a1b      	ldr	r3, [r3, #32]
 8004d16:	4a5a      	ldr	r2, [pc, #360]	; (8004e80 <HAL_RCC_OscConfig+0x4c4>)
 8004d18:	f023 0301 	bic.w	r3, r3, #1
 8004d1c:	6213      	str	r3, [r2, #32]
 8004d1e:	4b58      	ldr	r3, [pc, #352]	; (8004e80 <HAL_RCC_OscConfig+0x4c4>)
 8004d20:	6a1b      	ldr	r3, [r3, #32]
 8004d22:	4a57      	ldr	r2, [pc, #348]	; (8004e80 <HAL_RCC_OscConfig+0x4c4>)
 8004d24:	f023 0304 	bic.w	r3, r3, #4
 8004d28:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	68db      	ldr	r3, [r3, #12]
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d015      	beq.n	8004d5e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004d32:	f7ff fab9 	bl	80042a8 <HAL_GetTick>
 8004d36:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d38:	e00a      	b.n	8004d50 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d3a:	f7ff fab5 	bl	80042a8 <HAL_GetTick>
 8004d3e:	4602      	mov	r2, r0
 8004d40:	693b      	ldr	r3, [r7, #16]
 8004d42:	1ad3      	subs	r3, r2, r3
 8004d44:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d48:	4293      	cmp	r3, r2
 8004d4a:	d901      	bls.n	8004d50 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004d4c:	2303      	movs	r3, #3
 8004d4e:	e0b1      	b.n	8004eb4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d50:	4b4b      	ldr	r3, [pc, #300]	; (8004e80 <HAL_RCC_OscConfig+0x4c4>)
 8004d52:	6a1b      	ldr	r3, [r3, #32]
 8004d54:	f003 0302 	and.w	r3, r3, #2
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d0ee      	beq.n	8004d3a <HAL_RCC_OscConfig+0x37e>
 8004d5c:	e014      	b.n	8004d88 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004d5e:	f7ff faa3 	bl	80042a8 <HAL_GetTick>
 8004d62:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004d64:	e00a      	b.n	8004d7c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d66:	f7ff fa9f 	bl	80042a8 <HAL_GetTick>
 8004d6a:	4602      	mov	r2, r0
 8004d6c:	693b      	ldr	r3, [r7, #16]
 8004d6e:	1ad3      	subs	r3, r2, r3
 8004d70:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d74:	4293      	cmp	r3, r2
 8004d76:	d901      	bls.n	8004d7c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004d78:	2303      	movs	r3, #3
 8004d7a:	e09b      	b.n	8004eb4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004d7c:	4b40      	ldr	r3, [pc, #256]	; (8004e80 <HAL_RCC_OscConfig+0x4c4>)
 8004d7e:	6a1b      	ldr	r3, [r3, #32]
 8004d80:	f003 0302 	and.w	r3, r3, #2
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d1ee      	bne.n	8004d66 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004d88:	7dfb      	ldrb	r3, [r7, #23]
 8004d8a:	2b01      	cmp	r3, #1
 8004d8c:	d105      	bne.n	8004d9a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004d8e:	4b3c      	ldr	r3, [pc, #240]	; (8004e80 <HAL_RCC_OscConfig+0x4c4>)
 8004d90:	69db      	ldr	r3, [r3, #28]
 8004d92:	4a3b      	ldr	r2, [pc, #236]	; (8004e80 <HAL_RCC_OscConfig+0x4c4>)
 8004d94:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004d98:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	69db      	ldr	r3, [r3, #28]
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	f000 8087 	beq.w	8004eb2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004da4:	4b36      	ldr	r3, [pc, #216]	; (8004e80 <HAL_RCC_OscConfig+0x4c4>)
 8004da6:	685b      	ldr	r3, [r3, #4]
 8004da8:	f003 030c 	and.w	r3, r3, #12
 8004dac:	2b08      	cmp	r3, #8
 8004dae:	d061      	beq.n	8004e74 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	69db      	ldr	r3, [r3, #28]
 8004db4:	2b02      	cmp	r3, #2
 8004db6:	d146      	bne.n	8004e46 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004db8:	4b33      	ldr	r3, [pc, #204]	; (8004e88 <HAL_RCC_OscConfig+0x4cc>)
 8004dba:	2200      	movs	r2, #0
 8004dbc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004dbe:	f7ff fa73 	bl	80042a8 <HAL_GetTick>
 8004dc2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004dc4:	e008      	b.n	8004dd8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004dc6:	f7ff fa6f 	bl	80042a8 <HAL_GetTick>
 8004dca:	4602      	mov	r2, r0
 8004dcc:	693b      	ldr	r3, [r7, #16]
 8004dce:	1ad3      	subs	r3, r2, r3
 8004dd0:	2b02      	cmp	r3, #2
 8004dd2:	d901      	bls.n	8004dd8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004dd4:	2303      	movs	r3, #3
 8004dd6:	e06d      	b.n	8004eb4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004dd8:	4b29      	ldr	r3, [pc, #164]	; (8004e80 <HAL_RCC_OscConfig+0x4c4>)
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d1f0      	bne.n	8004dc6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	6a1b      	ldr	r3, [r3, #32]
 8004de8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004dec:	d108      	bne.n	8004e00 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004dee:	4b24      	ldr	r3, [pc, #144]	; (8004e80 <HAL_RCC_OscConfig+0x4c4>)
 8004df0:	685b      	ldr	r3, [r3, #4]
 8004df2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	689b      	ldr	r3, [r3, #8]
 8004dfa:	4921      	ldr	r1, [pc, #132]	; (8004e80 <HAL_RCC_OscConfig+0x4c4>)
 8004dfc:	4313      	orrs	r3, r2
 8004dfe:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004e00:	4b1f      	ldr	r3, [pc, #124]	; (8004e80 <HAL_RCC_OscConfig+0x4c4>)
 8004e02:	685b      	ldr	r3, [r3, #4]
 8004e04:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	6a19      	ldr	r1, [r3, #32]
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e10:	430b      	orrs	r3, r1
 8004e12:	491b      	ldr	r1, [pc, #108]	; (8004e80 <HAL_RCC_OscConfig+0x4c4>)
 8004e14:	4313      	orrs	r3, r2
 8004e16:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004e18:	4b1b      	ldr	r3, [pc, #108]	; (8004e88 <HAL_RCC_OscConfig+0x4cc>)
 8004e1a:	2201      	movs	r2, #1
 8004e1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e1e:	f7ff fa43 	bl	80042a8 <HAL_GetTick>
 8004e22:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004e24:	e008      	b.n	8004e38 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e26:	f7ff fa3f 	bl	80042a8 <HAL_GetTick>
 8004e2a:	4602      	mov	r2, r0
 8004e2c:	693b      	ldr	r3, [r7, #16]
 8004e2e:	1ad3      	subs	r3, r2, r3
 8004e30:	2b02      	cmp	r3, #2
 8004e32:	d901      	bls.n	8004e38 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004e34:	2303      	movs	r3, #3
 8004e36:	e03d      	b.n	8004eb4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004e38:	4b11      	ldr	r3, [pc, #68]	; (8004e80 <HAL_RCC_OscConfig+0x4c4>)
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d0f0      	beq.n	8004e26 <HAL_RCC_OscConfig+0x46a>
 8004e44:	e035      	b.n	8004eb2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e46:	4b10      	ldr	r3, [pc, #64]	; (8004e88 <HAL_RCC_OscConfig+0x4cc>)
 8004e48:	2200      	movs	r2, #0
 8004e4a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e4c:	f7ff fa2c 	bl	80042a8 <HAL_GetTick>
 8004e50:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004e52:	e008      	b.n	8004e66 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e54:	f7ff fa28 	bl	80042a8 <HAL_GetTick>
 8004e58:	4602      	mov	r2, r0
 8004e5a:	693b      	ldr	r3, [r7, #16]
 8004e5c:	1ad3      	subs	r3, r2, r3
 8004e5e:	2b02      	cmp	r3, #2
 8004e60:	d901      	bls.n	8004e66 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004e62:	2303      	movs	r3, #3
 8004e64:	e026      	b.n	8004eb4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004e66:	4b06      	ldr	r3, [pc, #24]	; (8004e80 <HAL_RCC_OscConfig+0x4c4>)
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d1f0      	bne.n	8004e54 <HAL_RCC_OscConfig+0x498>
 8004e72:	e01e      	b.n	8004eb2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	69db      	ldr	r3, [r3, #28]
 8004e78:	2b01      	cmp	r3, #1
 8004e7a:	d107      	bne.n	8004e8c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004e7c:	2301      	movs	r3, #1
 8004e7e:	e019      	b.n	8004eb4 <HAL_RCC_OscConfig+0x4f8>
 8004e80:	40021000 	.word	0x40021000
 8004e84:	40007000 	.word	0x40007000
 8004e88:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004e8c:	4b0b      	ldr	r3, [pc, #44]	; (8004ebc <HAL_RCC_OscConfig+0x500>)
 8004e8e:	685b      	ldr	r3, [r3, #4]
 8004e90:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	6a1b      	ldr	r3, [r3, #32]
 8004e9c:	429a      	cmp	r2, r3
 8004e9e:	d106      	bne.n	8004eae <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004eaa:	429a      	cmp	r2, r3
 8004eac:	d001      	beq.n	8004eb2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8004eae:	2301      	movs	r3, #1
 8004eb0:	e000      	b.n	8004eb4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8004eb2:	2300      	movs	r3, #0
}
 8004eb4:	4618      	mov	r0, r3
 8004eb6:	3718      	adds	r7, #24
 8004eb8:	46bd      	mov	sp, r7
 8004eba:	bd80      	pop	{r7, pc}
 8004ebc:	40021000 	.word	0x40021000

08004ec0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004ec0:	b580      	push	{r7, lr}
 8004ec2:	b084      	sub	sp, #16
 8004ec4:	af00      	add	r7, sp, #0
 8004ec6:	6078      	str	r0, [r7, #4]
 8004ec8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d101      	bne.n	8004ed4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004ed0:	2301      	movs	r3, #1
 8004ed2:	e0d0      	b.n	8005076 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004ed4:	4b6a      	ldr	r3, [pc, #424]	; (8005080 <HAL_RCC_ClockConfig+0x1c0>)
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	f003 0307 	and.w	r3, r3, #7
 8004edc:	683a      	ldr	r2, [r7, #0]
 8004ede:	429a      	cmp	r2, r3
 8004ee0:	d910      	bls.n	8004f04 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ee2:	4b67      	ldr	r3, [pc, #412]	; (8005080 <HAL_RCC_ClockConfig+0x1c0>)
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	f023 0207 	bic.w	r2, r3, #7
 8004eea:	4965      	ldr	r1, [pc, #404]	; (8005080 <HAL_RCC_ClockConfig+0x1c0>)
 8004eec:	683b      	ldr	r3, [r7, #0]
 8004eee:	4313      	orrs	r3, r2
 8004ef0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ef2:	4b63      	ldr	r3, [pc, #396]	; (8005080 <HAL_RCC_ClockConfig+0x1c0>)
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	f003 0307 	and.w	r3, r3, #7
 8004efa:	683a      	ldr	r2, [r7, #0]
 8004efc:	429a      	cmp	r2, r3
 8004efe:	d001      	beq.n	8004f04 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004f00:	2301      	movs	r3, #1
 8004f02:	e0b8      	b.n	8005076 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	f003 0302 	and.w	r3, r3, #2
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d020      	beq.n	8004f52 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	f003 0304 	and.w	r3, r3, #4
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d005      	beq.n	8004f28 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004f1c:	4b59      	ldr	r3, [pc, #356]	; (8005084 <HAL_RCC_ClockConfig+0x1c4>)
 8004f1e:	685b      	ldr	r3, [r3, #4]
 8004f20:	4a58      	ldr	r2, [pc, #352]	; (8005084 <HAL_RCC_ClockConfig+0x1c4>)
 8004f22:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004f26:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	f003 0308 	and.w	r3, r3, #8
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d005      	beq.n	8004f40 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004f34:	4b53      	ldr	r3, [pc, #332]	; (8005084 <HAL_RCC_ClockConfig+0x1c4>)
 8004f36:	685b      	ldr	r3, [r3, #4]
 8004f38:	4a52      	ldr	r2, [pc, #328]	; (8005084 <HAL_RCC_ClockConfig+0x1c4>)
 8004f3a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8004f3e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004f40:	4b50      	ldr	r3, [pc, #320]	; (8005084 <HAL_RCC_ClockConfig+0x1c4>)
 8004f42:	685b      	ldr	r3, [r3, #4]
 8004f44:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	689b      	ldr	r3, [r3, #8]
 8004f4c:	494d      	ldr	r1, [pc, #308]	; (8005084 <HAL_RCC_ClockConfig+0x1c4>)
 8004f4e:	4313      	orrs	r3, r2
 8004f50:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	f003 0301 	and.w	r3, r3, #1
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d040      	beq.n	8004fe0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	685b      	ldr	r3, [r3, #4]
 8004f62:	2b01      	cmp	r3, #1
 8004f64:	d107      	bne.n	8004f76 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f66:	4b47      	ldr	r3, [pc, #284]	; (8005084 <HAL_RCC_ClockConfig+0x1c4>)
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d115      	bne.n	8004f9e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004f72:	2301      	movs	r3, #1
 8004f74:	e07f      	b.n	8005076 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	685b      	ldr	r3, [r3, #4]
 8004f7a:	2b02      	cmp	r3, #2
 8004f7c:	d107      	bne.n	8004f8e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004f7e:	4b41      	ldr	r3, [pc, #260]	; (8005084 <HAL_RCC_ClockConfig+0x1c4>)
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d109      	bne.n	8004f9e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004f8a:	2301      	movs	r3, #1
 8004f8c:	e073      	b.n	8005076 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f8e:	4b3d      	ldr	r3, [pc, #244]	; (8005084 <HAL_RCC_ClockConfig+0x1c4>)
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	f003 0302 	and.w	r3, r3, #2
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d101      	bne.n	8004f9e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004f9a:	2301      	movs	r3, #1
 8004f9c:	e06b      	b.n	8005076 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004f9e:	4b39      	ldr	r3, [pc, #228]	; (8005084 <HAL_RCC_ClockConfig+0x1c4>)
 8004fa0:	685b      	ldr	r3, [r3, #4]
 8004fa2:	f023 0203 	bic.w	r2, r3, #3
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	685b      	ldr	r3, [r3, #4]
 8004faa:	4936      	ldr	r1, [pc, #216]	; (8005084 <HAL_RCC_ClockConfig+0x1c4>)
 8004fac:	4313      	orrs	r3, r2
 8004fae:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004fb0:	f7ff f97a 	bl	80042a8 <HAL_GetTick>
 8004fb4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004fb6:	e00a      	b.n	8004fce <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004fb8:	f7ff f976 	bl	80042a8 <HAL_GetTick>
 8004fbc:	4602      	mov	r2, r0
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	1ad3      	subs	r3, r2, r3
 8004fc2:	f241 3288 	movw	r2, #5000	; 0x1388
 8004fc6:	4293      	cmp	r3, r2
 8004fc8:	d901      	bls.n	8004fce <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004fca:	2303      	movs	r3, #3
 8004fcc:	e053      	b.n	8005076 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004fce:	4b2d      	ldr	r3, [pc, #180]	; (8005084 <HAL_RCC_ClockConfig+0x1c4>)
 8004fd0:	685b      	ldr	r3, [r3, #4]
 8004fd2:	f003 020c 	and.w	r2, r3, #12
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	685b      	ldr	r3, [r3, #4]
 8004fda:	009b      	lsls	r3, r3, #2
 8004fdc:	429a      	cmp	r2, r3
 8004fde:	d1eb      	bne.n	8004fb8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004fe0:	4b27      	ldr	r3, [pc, #156]	; (8005080 <HAL_RCC_ClockConfig+0x1c0>)
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	f003 0307 	and.w	r3, r3, #7
 8004fe8:	683a      	ldr	r2, [r7, #0]
 8004fea:	429a      	cmp	r2, r3
 8004fec:	d210      	bcs.n	8005010 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004fee:	4b24      	ldr	r3, [pc, #144]	; (8005080 <HAL_RCC_ClockConfig+0x1c0>)
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	f023 0207 	bic.w	r2, r3, #7
 8004ff6:	4922      	ldr	r1, [pc, #136]	; (8005080 <HAL_RCC_ClockConfig+0x1c0>)
 8004ff8:	683b      	ldr	r3, [r7, #0]
 8004ffa:	4313      	orrs	r3, r2
 8004ffc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ffe:	4b20      	ldr	r3, [pc, #128]	; (8005080 <HAL_RCC_ClockConfig+0x1c0>)
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	f003 0307 	and.w	r3, r3, #7
 8005006:	683a      	ldr	r2, [r7, #0]
 8005008:	429a      	cmp	r2, r3
 800500a:	d001      	beq.n	8005010 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800500c:	2301      	movs	r3, #1
 800500e:	e032      	b.n	8005076 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	f003 0304 	and.w	r3, r3, #4
 8005018:	2b00      	cmp	r3, #0
 800501a:	d008      	beq.n	800502e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800501c:	4b19      	ldr	r3, [pc, #100]	; (8005084 <HAL_RCC_ClockConfig+0x1c4>)
 800501e:	685b      	ldr	r3, [r3, #4]
 8005020:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	68db      	ldr	r3, [r3, #12]
 8005028:	4916      	ldr	r1, [pc, #88]	; (8005084 <HAL_RCC_ClockConfig+0x1c4>)
 800502a:	4313      	orrs	r3, r2
 800502c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	f003 0308 	and.w	r3, r3, #8
 8005036:	2b00      	cmp	r3, #0
 8005038:	d009      	beq.n	800504e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800503a:	4b12      	ldr	r3, [pc, #72]	; (8005084 <HAL_RCC_ClockConfig+0x1c4>)
 800503c:	685b      	ldr	r3, [r3, #4]
 800503e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	691b      	ldr	r3, [r3, #16]
 8005046:	00db      	lsls	r3, r3, #3
 8005048:	490e      	ldr	r1, [pc, #56]	; (8005084 <HAL_RCC_ClockConfig+0x1c4>)
 800504a:	4313      	orrs	r3, r2
 800504c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800504e:	f000 f821 	bl	8005094 <HAL_RCC_GetSysClockFreq>
 8005052:	4602      	mov	r2, r0
 8005054:	4b0b      	ldr	r3, [pc, #44]	; (8005084 <HAL_RCC_ClockConfig+0x1c4>)
 8005056:	685b      	ldr	r3, [r3, #4]
 8005058:	091b      	lsrs	r3, r3, #4
 800505a:	f003 030f 	and.w	r3, r3, #15
 800505e:	490a      	ldr	r1, [pc, #40]	; (8005088 <HAL_RCC_ClockConfig+0x1c8>)
 8005060:	5ccb      	ldrb	r3, [r1, r3]
 8005062:	fa22 f303 	lsr.w	r3, r2, r3
 8005066:	4a09      	ldr	r2, [pc, #36]	; (800508c <HAL_RCC_ClockConfig+0x1cc>)
 8005068:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800506a:	4b09      	ldr	r3, [pc, #36]	; (8005090 <HAL_RCC_ClockConfig+0x1d0>)
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	4618      	mov	r0, r3
 8005070:	f7ff f8d8 	bl	8004224 <HAL_InitTick>

  return HAL_OK;
 8005074:	2300      	movs	r3, #0
}
 8005076:	4618      	mov	r0, r3
 8005078:	3710      	adds	r7, #16
 800507a:	46bd      	mov	sp, r7
 800507c:	bd80      	pop	{r7, pc}
 800507e:	bf00      	nop
 8005080:	40022000 	.word	0x40022000
 8005084:	40021000 	.word	0x40021000
 8005088:	0800b7c8 	.word	0x0800b7c8
 800508c:	20000070 	.word	0x20000070
 8005090:	20000088 	.word	0x20000088

08005094 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005094:	b480      	push	{r7}
 8005096:	b087      	sub	sp, #28
 8005098:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800509a:	2300      	movs	r3, #0
 800509c:	60fb      	str	r3, [r7, #12]
 800509e:	2300      	movs	r3, #0
 80050a0:	60bb      	str	r3, [r7, #8]
 80050a2:	2300      	movs	r3, #0
 80050a4:	617b      	str	r3, [r7, #20]
 80050a6:	2300      	movs	r3, #0
 80050a8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80050aa:	2300      	movs	r3, #0
 80050ac:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80050ae:	4b1e      	ldr	r3, [pc, #120]	; (8005128 <HAL_RCC_GetSysClockFreq+0x94>)
 80050b0:	685b      	ldr	r3, [r3, #4]
 80050b2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	f003 030c 	and.w	r3, r3, #12
 80050ba:	2b04      	cmp	r3, #4
 80050bc:	d002      	beq.n	80050c4 <HAL_RCC_GetSysClockFreq+0x30>
 80050be:	2b08      	cmp	r3, #8
 80050c0:	d003      	beq.n	80050ca <HAL_RCC_GetSysClockFreq+0x36>
 80050c2:	e027      	b.n	8005114 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80050c4:	4b19      	ldr	r3, [pc, #100]	; (800512c <HAL_RCC_GetSysClockFreq+0x98>)
 80050c6:	613b      	str	r3, [r7, #16]
      break;
 80050c8:	e027      	b.n	800511a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	0c9b      	lsrs	r3, r3, #18
 80050ce:	f003 030f 	and.w	r3, r3, #15
 80050d2:	4a17      	ldr	r2, [pc, #92]	; (8005130 <HAL_RCC_GetSysClockFreq+0x9c>)
 80050d4:	5cd3      	ldrb	r3, [r2, r3]
 80050d6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d010      	beq.n	8005104 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80050e2:	4b11      	ldr	r3, [pc, #68]	; (8005128 <HAL_RCC_GetSysClockFreq+0x94>)
 80050e4:	685b      	ldr	r3, [r3, #4]
 80050e6:	0c5b      	lsrs	r3, r3, #17
 80050e8:	f003 0301 	and.w	r3, r3, #1
 80050ec:	4a11      	ldr	r2, [pc, #68]	; (8005134 <HAL_RCC_GetSysClockFreq+0xa0>)
 80050ee:	5cd3      	ldrb	r3, [r2, r3]
 80050f0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	4a0d      	ldr	r2, [pc, #52]	; (800512c <HAL_RCC_GetSysClockFreq+0x98>)
 80050f6:	fb03 f202 	mul.w	r2, r3, r2
 80050fa:	68bb      	ldr	r3, [r7, #8]
 80050fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8005100:	617b      	str	r3, [r7, #20]
 8005102:	e004      	b.n	800510e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	4a0c      	ldr	r2, [pc, #48]	; (8005138 <HAL_RCC_GetSysClockFreq+0xa4>)
 8005108:	fb02 f303 	mul.w	r3, r2, r3
 800510c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800510e:	697b      	ldr	r3, [r7, #20]
 8005110:	613b      	str	r3, [r7, #16]
      break;
 8005112:	e002      	b.n	800511a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005114:	4b05      	ldr	r3, [pc, #20]	; (800512c <HAL_RCC_GetSysClockFreq+0x98>)
 8005116:	613b      	str	r3, [r7, #16]
      break;
 8005118:	bf00      	nop
    }
  }
  return sysclockfreq;
 800511a:	693b      	ldr	r3, [r7, #16]
}
 800511c:	4618      	mov	r0, r3
 800511e:	371c      	adds	r7, #28
 8005120:	46bd      	mov	sp, r7
 8005122:	bc80      	pop	{r7}
 8005124:	4770      	bx	lr
 8005126:	bf00      	nop
 8005128:	40021000 	.word	0x40021000
 800512c:	007a1200 	.word	0x007a1200
 8005130:	0800b830 	.word	0x0800b830
 8005134:	0800b840 	.word	0x0800b840
 8005138:	003d0900 	.word	0x003d0900

0800513c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800513c:	b480      	push	{r7}
 800513e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005140:	4b02      	ldr	r3, [pc, #8]	; (800514c <HAL_RCC_GetHCLKFreq+0x10>)
 8005142:	681b      	ldr	r3, [r3, #0]
}
 8005144:	4618      	mov	r0, r3
 8005146:	46bd      	mov	sp, r7
 8005148:	bc80      	pop	{r7}
 800514a:	4770      	bx	lr
 800514c:	20000070 	.word	0x20000070

08005150 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005150:	b580      	push	{r7, lr}
 8005152:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005154:	f7ff fff2 	bl	800513c <HAL_RCC_GetHCLKFreq>
 8005158:	4602      	mov	r2, r0
 800515a:	4b05      	ldr	r3, [pc, #20]	; (8005170 <HAL_RCC_GetPCLK1Freq+0x20>)
 800515c:	685b      	ldr	r3, [r3, #4]
 800515e:	0a1b      	lsrs	r3, r3, #8
 8005160:	f003 0307 	and.w	r3, r3, #7
 8005164:	4903      	ldr	r1, [pc, #12]	; (8005174 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005166:	5ccb      	ldrb	r3, [r1, r3]
 8005168:	fa22 f303 	lsr.w	r3, r2, r3
}
 800516c:	4618      	mov	r0, r3
 800516e:	bd80      	pop	{r7, pc}
 8005170:	40021000 	.word	0x40021000
 8005174:	0800b7d8 	.word	0x0800b7d8

08005178 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005178:	b580      	push	{r7, lr}
 800517a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800517c:	f7ff ffde 	bl	800513c <HAL_RCC_GetHCLKFreq>
 8005180:	4602      	mov	r2, r0
 8005182:	4b05      	ldr	r3, [pc, #20]	; (8005198 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005184:	685b      	ldr	r3, [r3, #4]
 8005186:	0adb      	lsrs	r3, r3, #11
 8005188:	f003 0307 	and.w	r3, r3, #7
 800518c:	4903      	ldr	r1, [pc, #12]	; (800519c <HAL_RCC_GetPCLK2Freq+0x24>)
 800518e:	5ccb      	ldrb	r3, [r1, r3]
 8005190:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005194:	4618      	mov	r0, r3
 8005196:	bd80      	pop	{r7, pc}
 8005198:	40021000 	.word	0x40021000
 800519c:	0800b7d8 	.word	0x0800b7d8

080051a0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80051a0:	b480      	push	{r7}
 80051a2:	b085      	sub	sp, #20
 80051a4:	af00      	add	r7, sp, #0
 80051a6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80051a8:	4b0a      	ldr	r3, [pc, #40]	; (80051d4 <RCC_Delay+0x34>)
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	4a0a      	ldr	r2, [pc, #40]	; (80051d8 <RCC_Delay+0x38>)
 80051ae:	fba2 2303 	umull	r2, r3, r2, r3
 80051b2:	0a5b      	lsrs	r3, r3, #9
 80051b4:	687a      	ldr	r2, [r7, #4]
 80051b6:	fb02 f303 	mul.w	r3, r2, r3
 80051ba:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80051bc:	bf00      	nop
  }
  while (Delay --);
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	1e5a      	subs	r2, r3, #1
 80051c2:	60fa      	str	r2, [r7, #12]
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d1f9      	bne.n	80051bc <RCC_Delay+0x1c>
}
 80051c8:	bf00      	nop
 80051ca:	bf00      	nop
 80051cc:	3714      	adds	r7, #20
 80051ce:	46bd      	mov	sp, r7
 80051d0:	bc80      	pop	{r7}
 80051d2:	4770      	bx	lr
 80051d4:	20000070 	.word	0x20000070
 80051d8:	10624dd3 	.word	0x10624dd3

080051dc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80051dc:	b580      	push	{r7, lr}
 80051de:	b082      	sub	sp, #8
 80051e0:	af00      	add	r7, sp, #0
 80051e2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d101      	bne.n	80051ee <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80051ea:	2301      	movs	r3, #1
 80051ec:	e076      	b.n	80052dc <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d108      	bne.n	8005208 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	685b      	ldr	r3, [r3, #4]
 80051fa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80051fe:	d009      	beq.n	8005214 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	2200      	movs	r2, #0
 8005204:	61da      	str	r2, [r3, #28]
 8005206:	e005      	b.n	8005214 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	2200      	movs	r2, #0
 800520c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	2200      	movs	r2, #0
 8005212:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	2200      	movs	r2, #0
 8005218:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005220:	b2db      	uxtb	r3, r3
 8005222:	2b00      	cmp	r3, #0
 8005224:	d106      	bne.n	8005234 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	2200      	movs	r2, #0
 800522a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800522e:	6878      	ldr	r0, [r7, #4]
 8005230:	f7fc faec 	bl	800180c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	2202      	movs	r2, #2
 8005238:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	681a      	ldr	r2, [r3, #0]
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800524a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	685b      	ldr	r3, [r3, #4]
 8005250:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	689b      	ldr	r3, [r3, #8]
 8005258:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800525c:	431a      	orrs	r2, r3
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	68db      	ldr	r3, [r3, #12]
 8005262:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005266:	431a      	orrs	r2, r3
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	691b      	ldr	r3, [r3, #16]
 800526c:	f003 0302 	and.w	r3, r3, #2
 8005270:	431a      	orrs	r2, r3
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	695b      	ldr	r3, [r3, #20]
 8005276:	f003 0301 	and.w	r3, r3, #1
 800527a:	431a      	orrs	r2, r3
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	699b      	ldr	r3, [r3, #24]
 8005280:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005284:	431a      	orrs	r2, r3
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	69db      	ldr	r3, [r3, #28]
 800528a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800528e:	431a      	orrs	r2, r3
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	6a1b      	ldr	r3, [r3, #32]
 8005294:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005298:	ea42 0103 	orr.w	r1, r2, r3
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052a0:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	430a      	orrs	r2, r1
 80052aa:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	699b      	ldr	r3, [r3, #24]
 80052b0:	0c1a      	lsrs	r2, r3, #16
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	f002 0204 	and.w	r2, r2, #4
 80052ba:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	69da      	ldr	r2, [r3, #28]
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80052ca:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	2200      	movs	r2, #0
 80052d0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	2201      	movs	r2, #1
 80052d6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80052da:	2300      	movs	r3, #0
}
 80052dc:	4618      	mov	r0, r3
 80052de:	3708      	adds	r7, #8
 80052e0:	46bd      	mov	sp, r7
 80052e2:	bd80      	pop	{r7, pc}

080052e4 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80052e4:	b580      	push	{r7, lr}
 80052e6:	b088      	sub	sp, #32
 80052e8:	af00      	add	r7, sp, #0
 80052ea:	60f8      	str	r0, [r7, #12]
 80052ec:	60b9      	str	r1, [r7, #8]
 80052ee:	603b      	str	r3, [r7, #0]
 80052f0:	4613      	mov	r3, r2
 80052f2:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80052f4:	2300      	movs	r3, #0
 80052f6:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80052fe:	2b01      	cmp	r3, #1
 8005300:	d101      	bne.n	8005306 <HAL_SPI_Transmit+0x22>
 8005302:	2302      	movs	r3, #2
 8005304:	e12d      	b.n	8005562 <HAL_SPI_Transmit+0x27e>
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	2201      	movs	r2, #1
 800530a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800530e:	f7fe ffcb 	bl	80042a8 <HAL_GetTick>
 8005312:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8005314:	88fb      	ldrh	r3, [r7, #6]
 8005316:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800531e:	b2db      	uxtb	r3, r3
 8005320:	2b01      	cmp	r3, #1
 8005322:	d002      	beq.n	800532a <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005324:	2302      	movs	r3, #2
 8005326:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005328:	e116      	b.n	8005558 <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 800532a:	68bb      	ldr	r3, [r7, #8]
 800532c:	2b00      	cmp	r3, #0
 800532e:	d002      	beq.n	8005336 <HAL_SPI_Transmit+0x52>
 8005330:	88fb      	ldrh	r3, [r7, #6]
 8005332:	2b00      	cmp	r3, #0
 8005334:	d102      	bne.n	800533c <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005336:	2301      	movs	r3, #1
 8005338:	77fb      	strb	r3, [r7, #31]
    goto error;
 800533a:	e10d      	b.n	8005558 <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	2203      	movs	r2, #3
 8005340:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	2200      	movs	r2, #0
 8005348:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	68ba      	ldr	r2, [r7, #8]
 800534e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	88fa      	ldrh	r2, [r7, #6]
 8005354:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	88fa      	ldrh	r2, [r7, #6]
 800535a:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	2200      	movs	r2, #0
 8005360:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	2200      	movs	r2, #0
 8005366:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	2200      	movs	r2, #0
 800536c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	2200      	movs	r2, #0
 8005372:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	2200      	movs	r2, #0
 8005378:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	689b      	ldr	r3, [r3, #8]
 800537e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005382:	d10f      	bne.n	80053a4 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	681a      	ldr	r2, [r3, #0]
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005392:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	681a      	ldr	r2, [r3, #0]
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80053a2:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80053ae:	2b40      	cmp	r3, #64	; 0x40
 80053b0:	d007      	beq.n	80053c2 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	681a      	ldr	r2, [r3, #0]
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80053c0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	68db      	ldr	r3, [r3, #12]
 80053c6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80053ca:	d14f      	bne.n	800546c <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	685b      	ldr	r3, [r3, #4]
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d002      	beq.n	80053da <HAL_SPI_Transmit+0xf6>
 80053d4:	8afb      	ldrh	r3, [r7, #22]
 80053d6:	2b01      	cmp	r3, #1
 80053d8:	d142      	bne.n	8005460 <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053de:	881a      	ldrh	r2, [r3, #0]
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053ea:	1c9a      	adds	r2, r3, #2
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80053f4:	b29b      	uxth	r3, r3
 80053f6:	3b01      	subs	r3, #1
 80053f8:	b29a      	uxth	r2, r3
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80053fe:	e02f      	b.n	8005460 <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	689b      	ldr	r3, [r3, #8]
 8005406:	f003 0302 	and.w	r3, r3, #2
 800540a:	2b02      	cmp	r3, #2
 800540c:	d112      	bne.n	8005434 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005412:	881a      	ldrh	r2, [r3, #0]
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800541e:	1c9a      	adds	r2, r3, #2
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005428:	b29b      	uxth	r3, r3
 800542a:	3b01      	subs	r3, #1
 800542c:	b29a      	uxth	r2, r3
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	86da      	strh	r2, [r3, #54]	; 0x36
 8005432:	e015      	b.n	8005460 <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005434:	f7fe ff38 	bl	80042a8 <HAL_GetTick>
 8005438:	4602      	mov	r2, r0
 800543a:	69bb      	ldr	r3, [r7, #24]
 800543c:	1ad3      	subs	r3, r2, r3
 800543e:	683a      	ldr	r2, [r7, #0]
 8005440:	429a      	cmp	r2, r3
 8005442:	d803      	bhi.n	800544c <HAL_SPI_Transmit+0x168>
 8005444:	683b      	ldr	r3, [r7, #0]
 8005446:	f1b3 3fff 	cmp.w	r3, #4294967295
 800544a:	d102      	bne.n	8005452 <HAL_SPI_Transmit+0x16e>
 800544c:	683b      	ldr	r3, [r7, #0]
 800544e:	2b00      	cmp	r3, #0
 8005450:	d106      	bne.n	8005460 <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 8005452:	2303      	movs	r3, #3
 8005454:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	2201      	movs	r2, #1
 800545a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 800545e:	e07b      	b.n	8005558 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005464:	b29b      	uxth	r3, r3
 8005466:	2b00      	cmp	r3, #0
 8005468:	d1ca      	bne.n	8005400 <HAL_SPI_Transmit+0x11c>
 800546a:	e050      	b.n	800550e <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	685b      	ldr	r3, [r3, #4]
 8005470:	2b00      	cmp	r3, #0
 8005472:	d002      	beq.n	800547a <HAL_SPI_Transmit+0x196>
 8005474:	8afb      	ldrh	r3, [r7, #22]
 8005476:	2b01      	cmp	r3, #1
 8005478:	d144      	bne.n	8005504 <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	330c      	adds	r3, #12
 8005484:	7812      	ldrb	r2, [r2, #0]
 8005486:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800548c:	1c5a      	adds	r2, r3, #1
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005496:	b29b      	uxth	r3, r3
 8005498:	3b01      	subs	r3, #1
 800549a:	b29a      	uxth	r2, r3
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80054a0:	e030      	b.n	8005504 <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	689b      	ldr	r3, [r3, #8]
 80054a8:	f003 0302 	and.w	r3, r3, #2
 80054ac:	2b02      	cmp	r3, #2
 80054ae:	d113      	bne.n	80054d8 <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	330c      	adds	r3, #12
 80054ba:	7812      	ldrb	r2, [r2, #0]
 80054bc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054c2:	1c5a      	adds	r2, r3, #1
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80054cc:	b29b      	uxth	r3, r3
 80054ce:	3b01      	subs	r3, #1
 80054d0:	b29a      	uxth	r2, r3
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	86da      	strh	r2, [r3, #54]	; 0x36
 80054d6:	e015      	b.n	8005504 <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80054d8:	f7fe fee6 	bl	80042a8 <HAL_GetTick>
 80054dc:	4602      	mov	r2, r0
 80054de:	69bb      	ldr	r3, [r7, #24]
 80054e0:	1ad3      	subs	r3, r2, r3
 80054e2:	683a      	ldr	r2, [r7, #0]
 80054e4:	429a      	cmp	r2, r3
 80054e6:	d803      	bhi.n	80054f0 <HAL_SPI_Transmit+0x20c>
 80054e8:	683b      	ldr	r3, [r7, #0]
 80054ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054ee:	d102      	bne.n	80054f6 <HAL_SPI_Transmit+0x212>
 80054f0:	683b      	ldr	r3, [r7, #0]
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d106      	bne.n	8005504 <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 80054f6:	2303      	movs	r3, #3
 80054f8:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	2201      	movs	r2, #1
 80054fe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8005502:	e029      	b.n	8005558 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005508:	b29b      	uxth	r3, r3
 800550a:	2b00      	cmp	r3, #0
 800550c:	d1c9      	bne.n	80054a2 <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800550e:	69ba      	ldr	r2, [r7, #24]
 8005510:	6839      	ldr	r1, [r7, #0]
 8005512:	68f8      	ldr	r0, [r7, #12]
 8005514:	f000 fcd0 	bl	8005eb8 <SPI_EndRxTxTransaction>
 8005518:	4603      	mov	r3, r0
 800551a:	2b00      	cmp	r3, #0
 800551c:	d002      	beq.n	8005524 <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	2220      	movs	r2, #32
 8005522:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	689b      	ldr	r3, [r3, #8]
 8005528:	2b00      	cmp	r3, #0
 800552a:	d10a      	bne.n	8005542 <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800552c:	2300      	movs	r3, #0
 800552e:	613b      	str	r3, [r7, #16]
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	68db      	ldr	r3, [r3, #12]
 8005536:	613b      	str	r3, [r7, #16]
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	689b      	ldr	r3, [r3, #8]
 800553e:	613b      	str	r3, [r7, #16]
 8005540:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005546:	2b00      	cmp	r3, #0
 8005548:	d002      	beq.n	8005550 <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 800554a:	2301      	movs	r3, #1
 800554c:	77fb      	strb	r3, [r7, #31]
 800554e:	e003      	b.n	8005558 <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	2201      	movs	r2, #1
 8005554:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	2200      	movs	r2, #0
 800555c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005560:	7ffb      	ldrb	r3, [r7, #31]
}
 8005562:	4618      	mov	r0, r3
 8005564:	3720      	adds	r7, #32
 8005566:	46bd      	mov	sp, r7
 8005568:	bd80      	pop	{r7, pc}

0800556a <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800556a:	b580      	push	{r7, lr}
 800556c:	b088      	sub	sp, #32
 800556e:	af02      	add	r7, sp, #8
 8005570:	60f8      	str	r0, [r7, #12]
 8005572:	60b9      	str	r1, [r7, #8]
 8005574:	603b      	str	r3, [r7, #0]
 8005576:	4613      	mov	r3, r2
 8005578:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800557a:	2300      	movs	r3, #0
 800557c:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005584:	b2db      	uxtb	r3, r3
 8005586:	2b01      	cmp	r3, #1
 8005588:	d002      	beq.n	8005590 <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 800558a:	2302      	movs	r3, #2
 800558c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800558e:	e0fb      	b.n	8005788 <HAL_SPI_Receive+0x21e>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	685b      	ldr	r3, [r3, #4]
 8005594:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005598:	d112      	bne.n	80055c0 <HAL_SPI_Receive+0x56>
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	689b      	ldr	r3, [r3, #8]
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d10e      	bne.n	80055c0 <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	2204      	movs	r2, #4
 80055a6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80055aa:	88fa      	ldrh	r2, [r7, #6]
 80055ac:	683b      	ldr	r3, [r7, #0]
 80055ae:	9300      	str	r3, [sp, #0]
 80055b0:	4613      	mov	r3, r2
 80055b2:	68ba      	ldr	r2, [r7, #8]
 80055b4:	68b9      	ldr	r1, [r7, #8]
 80055b6:	68f8      	ldr	r0, [r7, #12]
 80055b8:	f000 f8ef 	bl	800579a <HAL_SPI_TransmitReceive>
 80055bc:	4603      	mov	r3, r0
 80055be:	e0e8      	b.n	8005792 <HAL_SPI_Receive+0x228>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80055c6:	2b01      	cmp	r3, #1
 80055c8:	d101      	bne.n	80055ce <HAL_SPI_Receive+0x64>
 80055ca:	2302      	movs	r3, #2
 80055cc:	e0e1      	b.n	8005792 <HAL_SPI_Receive+0x228>
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	2201      	movs	r2, #1
 80055d2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80055d6:	f7fe fe67 	bl	80042a8 <HAL_GetTick>
 80055da:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 80055dc:	68bb      	ldr	r3, [r7, #8]
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d002      	beq.n	80055e8 <HAL_SPI_Receive+0x7e>
 80055e2:	88fb      	ldrh	r3, [r7, #6]
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d102      	bne.n	80055ee <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80055e8:	2301      	movs	r3, #1
 80055ea:	75fb      	strb	r3, [r7, #23]
    goto error;
 80055ec:	e0cc      	b.n	8005788 <HAL_SPI_Receive+0x21e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	2204      	movs	r2, #4
 80055f2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	2200      	movs	r2, #0
 80055fa:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	68ba      	ldr	r2, [r7, #8]
 8005600:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	88fa      	ldrh	r2, [r7, #6]
 8005606:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	88fa      	ldrh	r2, [r7, #6]
 800560c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	2200      	movs	r2, #0
 8005612:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	2200      	movs	r2, #0
 8005618:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	2200      	movs	r2, #0
 800561e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	2200      	movs	r2, #0
 8005624:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	2200      	movs	r2, #0
 800562a:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	689b      	ldr	r3, [r3, #8]
 8005630:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005634:	d10f      	bne.n	8005656 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	681a      	ldr	r2, [r3, #0]
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005644:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	681a      	ldr	r2, [r3, #0]
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005654:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005660:	2b40      	cmp	r3, #64	; 0x40
 8005662:	d007      	beq.n	8005674 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	681a      	ldr	r2, [r3, #0]
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005672:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	68db      	ldr	r3, [r3, #12]
 8005678:	2b00      	cmp	r3, #0
 800567a:	d16a      	bne.n	8005752 <HAL_SPI_Receive+0x1e8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800567c:	e032      	b.n	80056e4 <HAL_SPI_Receive+0x17a>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	689b      	ldr	r3, [r3, #8]
 8005684:	f003 0301 	and.w	r3, r3, #1
 8005688:	2b01      	cmp	r3, #1
 800568a:	d115      	bne.n	80056b8 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	f103 020c 	add.w	r2, r3, #12
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005698:	7812      	ldrb	r2, [r2, #0]
 800569a:	b2d2      	uxtb	r2, r2
 800569c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056a2:	1c5a      	adds	r2, r3, #1
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80056ac:	b29b      	uxth	r3, r3
 80056ae:	3b01      	subs	r3, #1
 80056b0:	b29a      	uxth	r2, r3
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	87da      	strh	r2, [r3, #62]	; 0x3e
 80056b6:	e015      	b.n	80056e4 <HAL_SPI_Receive+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80056b8:	f7fe fdf6 	bl	80042a8 <HAL_GetTick>
 80056bc:	4602      	mov	r2, r0
 80056be:	693b      	ldr	r3, [r7, #16]
 80056c0:	1ad3      	subs	r3, r2, r3
 80056c2:	683a      	ldr	r2, [r7, #0]
 80056c4:	429a      	cmp	r2, r3
 80056c6:	d803      	bhi.n	80056d0 <HAL_SPI_Receive+0x166>
 80056c8:	683b      	ldr	r3, [r7, #0]
 80056ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056ce:	d102      	bne.n	80056d6 <HAL_SPI_Receive+0x16c>
 80056d0:	683b      	ldr	r3, [r7, #0]
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d106      	bne.n	80056e4 <HAL_SPI_Receive+0x17a>
        {
          errorcode = HAL_TIMEOUT;
 80056d6:	2303      	movs	r3, #3
 80056d8:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	2201      	movs	r2, #1
 80056de:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 80056e2:	e051      	b.n	8005788 <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80056e8:	b29b      	uxth	r3, r3
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d1c7      	bne.n	800567e <HAL_SPI_Receive+0x114>
 80056ee:	e035      	b.n	800575c <HAL_SPI_Receive+0x1f2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	689b      	ldr	r3, [r3, #8]
 80056f6:	f003 0301 	and.w	r3, r3, #1
 80056fa:	2b01      	cmp	r3, #1
 80056fc:	d113      	bne.n	8005726 <HAL_SPI_Receive+0x1bc>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	68da      	ldr	r2, [r3, #12]
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005708:	b292      	uxth	r2, r2
 800570a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005710:	1c9a      	adds	r2, r3, #2
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800571a:	b29b      	uxth	r3, r3
 800571c:	3b01      	subs	r3, #1
 800571e:	b29a      	uxth	r2, r3
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005724:	e015      	b.n	8005752 <HAL_SPI_Receive+0x1e8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005726:	f7fe fdbf 	bl	80042a8 <HAL_GetTick>
 800572a:	4602      	mov	r2, r0
 800572c:	693b      	ldr	r3, [r7, #16]
 800572e:	1ad3      	subs	r3, r2, r3
 8005730:	683a      	ldr	r2, [r7, #0]
 8005732:	429a      	cmp	r2, r3
 8005734:	d803      	bhi.n	800573e <HAL_SPI_Receive+0x1d4>
 8005736:	683b      	ldr	r3, [r7, #0]
 8005738:	f1b3 3fff 	cmp.w	r3, #4294967295
 800573c:	d102      	bne.n	8005744 <HAL_SPI_Receive+0x1da>
 800573e:	683b      	ldr	r3, [r7, #0]
 8005740:	2b00      	cmp	r3, #0
 8005742:	d106      	bne.n	8005752 <HAL_SPI_Receive+0x1e8>
        {
          errorcode = HAL_TIMEOUT;
 8005744:	2303      	movs	r3, #3
 8005746:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	2201      	movs	r2, #1
 800574c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8005750:	e01a      	b.n	8005788 <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005756:	b29b      	uxth	r3, r3
 8005758:	2b00      	cmp	r3, #0
 800575a:	d1c9      	bne.n	80056f0 <HAL_SPI_Receive+0x186>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800575c:	693a      	ldr	r2, [r7, #16]
 800575e:	6839      	ldr	r1, [r7, #0]
 8005760:	68f8      	ldr	r0, [r7, #12]
 8005762:	f000 fb57 	bl	8005e14 <SPI_EndRxTransaction>
 8005766:	4603      	mov	r3, r0
 8005768:	2b00      	cmp	r3, #0
 800576a:	d002      	beq.n	8005772 <HAL_SPI_Receive+0x208>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	2220      	movs	r2, #32
 8005770:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005776:	2b00      	cmp	r3, #0
 8005778:	d002      	beq.n	8005780 <HAL_SPI_Receive+0x216>
  {
    errorcode = HAL_ERROR;
 800577a:	2301      	movs	r3, #1
 800577c:	75fb      	strb	r3, [r7, #23]
 800577e:	e003      	b.n	8005788 <HAL_SPI_Receive+0x21e>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	2201      	movs	r2, #1
 8005784:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error :
  __HAL_UNLOCK(hspi);
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	2200      	movs	r2, #0
 800578c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005790:	7dfb      	ldrb	r3, [r7, #23]
}
 8005792:	4618      	mov	r0, r3
 8005794:	3718      	adds	r7, #24
 8005796:	46bd      	mov	sp, r7
 8005798:	bd80      	pop	{r7, pc}

0800579a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800579a:	b580      	push	{r7, lr}
 800579c:	b08c      	sub	sp, #48	; 0x30
 800579e:	af00      	add	r7, sp, #0
 80057a0:	60f8      	str	r0, [r7, #12]
 80057a2:	60b9      	str	r1, [r7, #8]
 80057a4:	607a      	str	r2, [r7, #4]
 80057a6:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80057a8:	2301      	movs	r3, #1
 80057aa:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80057ac:	2300      	movs	r3, #0
 80057ae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80057b8:	2b01      	cmp	r3, #1
 80057ba:	d101      	bne.n	80057c0 <HAL_SPI_TransmitReceive+0x26>
 80057bc:	2302      	movs	r3, #2
 80057be:	e198      	b.n	8005af2 <HAL_SPI_TransmitReceive+0x358>
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	2201      	movs	r2, #1
 80057c4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80057c8:	f7fe fd6e 	bl	80042a8 <HAL_GetTick>
 80057cc:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80057d4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	685b      	ldr	r3, [r3, #4]
 80057dc:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80057de:	887b      	ldrh	r3, [r7, #2]
 80057e0:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80057e2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80057e6:	2b01      	cmp	r3, #1
 80057e8:	d00f      	beq.n	800580a <HAL_SPI_TransmitReceive+0x70>
 80057ea:	69fb      	ldr	r3, [r7, #28]
 80057ec:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80057f0:	d107      	bne.n	8005802 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	689b      	ldr	r3, [r3, #8]
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d103      	bne.n	8005802 <HAL_SPI_TransmitReceive+0x68>
 80057fa:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80057fe:	2b04      	cmp	r3, #4
 8005800:	d003      	beq.n	800580a <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8005802:	2302      	movs	r3, #2
 8005804:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005808:	e16d      	b.n	8005ae6 <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800580a:	68bb      	ldr	r3, [r7, #8]
 800580c:	2b00      	cmp	r3, #0
 800580e:	d005      	beq.n	800581c <HAL_SPI_TransmitReceive+0x82>
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	2b00      	cmp	r3, #0
 8005814:	d002      	beq.n	800581c <HAL_SPI_TransmitReceive+0x82>
 8005816:	887b      	ldrh	r3, [r7, #2]
 8005818:	2b00      	cmp	r3, #0
 800581a:	d103      	bne.n	8005824 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800581c:	2301      	movs	r3, #1
 800581e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005822:	e160      	b.n	8005ae6 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800582a:	b2db      	uxtb	r3, r3
 800582c:	2b04      	cmp	r3, #4
 800582e:	d003      	beq.n	8005838 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	2205      	movs	r2, #5
 8005834:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	2200      	movs	r2, #0
 800583c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	687a      	ldr	r2, [r7, #4]
 8005842:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	887a      	ldrh	r2, [r7, #2]
 8005848:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	887a      	ldrh	r2, [r7, #2]
 800584e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	68ba      	ldr	r2, [r7, #8]
 8005854:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	887a      	ldrh	r2, [r7, #2]
 800585a:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	887a      	ldrh	r2, [r7, #2]
 8005860:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	2200      	movs	r2, #0
 8005866:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	2200      	movs	r2, #0
 800586c:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005878:	2b40      	cmp	r3, #64	; 0x40
 800587a:	d007      	beq.n	800588c <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	681a      	ldr	r2, [r3, #0]
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800588a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	68db      	ldr	r3, [r3, #12]
 8005890:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005894:	d17c      	bne.n	8005990 <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	685b      	ldr	r3, [r3, #4]
 800589a:	2b00      	cmp	r3, #0
 800589c:	d002      	beq.n	80058a4 <HAL_SPI_TransmitReceive+0x10a>
 800589e:	8b7b      	ldrh	r3, [r7, #26]
 80058a0:	2b01      	cmp	r3, #1
 80058a2:	d16a      	bne.n	800597a <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058a8:	881a      	ldrh	r2, [r3, #0]
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058b4:	1c9a      	adds	r2, r3, #2
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80058be:	b29b      	uxth	r3, r3
 80058c0:	3b01      	subs	r3, #1
 80058c2:	b29a      	uxth	r2, r3
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80058c8:	e057      	b.n	800597a <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	689b      	ldr	r3, [r3, #8]
 80058d0:	f003 0302 	and.w	r3, r3, #2
 80058d4:	2b02      	cmp	r3, #2
 80058d6:	d11b      	bne.n	8005910 <HAL_SPI_TransmitReceive+0x176>
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80058dc:	b29b      	uxth	r3, r3
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d016      	beq.n	8005910 <HAL_SPI_TransmitReceive+0x176>
 80058e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80058e4:	2b01      	cmp	r3, #1
 80058e6:	d113      	bne.n	8005910 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058ec:	881a      	ldrh	r2, [r3, #0]
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058f8:	1c9a      	adds	r2, r3, #2
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005902:	b29b      	uxth	r3, r3
 8005904:	3b01      	subs	r3, #1
 8005906:	b29a      	uxth	r2, r3
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800590c:	2300      	movs	r3, #0
 800590e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	689b      	ldr	r3, [r3, #8]
 8005916:	f003 0301 	and.w	r3, r3, #1
 800591a:	2b01      	cmp	r3, #1
 800591c:	d119      	bne.n	8005952 <HAL_SPI_TransmitReceive+0x1b8>
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005922:	b29b      	uxth	r3, r3
 8005924:	2b00      	cmp	r3, #0
 8005926:	d014      	beq.n	8005952 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	68da      	ldr	r2, [r3, #12]
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005932:	b292      	uxth	r2, r2
 8005934:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800593a:	1c9a      	adds	r2, r3, #2
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005944:	b29b      	uxth	r3, r3
 8005946:	3b01      	subs	r3, #1
 8005948:	b29a      	uxth	r2, r3
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800594e:	2301      	movs	r3, #1
 8005950:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005952:	f7fe fca9 	bl	80042a8 <HAL_GetTick>
 8005956:	4602      	mov	r2, r0
 8005958:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800595a:	1ad3      	subs	r3, r2, r3
 800595c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800595e:	429a      	cmp	r2, r3
 8005960:	d80b      	bhi.n	800597a <HAL_SPI_TransmitReceive+0x1e0>
 8005962:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005964:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005968:	d007      	beq.n	800597a <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 800596a:	2303      	movs	r3, #3
 800596c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	2201      	movs	r2, #1
 8005974:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 8005978:	e0b5      	b.n	8005ae6 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800597e:	b29b      	uxth	r3, r3
 8005980:	2b00      	cmp	r3, #0
 8005982:	d1a2      	bne.n	80058ca <HAL_SPI_TransmitReceive+0x130>
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005988:	b29b      	uxth	r3, r3
 800598a:	2b00      	cmp	r3, #0
 800598c:	d19d      	bne.n	80058ca <HAL_SPI_TransmitReceive+0x130>
 800598e:	e080      	b.n	8005a92 <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	685b      	ldr	r3, [r3, #4]
 8005994:	2b00      	cmp	r3, #0
 8005996:	d002      	beq.n	800599e <HAL_SPI_TransmitReceive+0x204>
 8005998:	8b7b      	ldrh	r3, [r7, #26]
 800599a:	2b01      	cmp	r3, #1
 800599c:	d16f      	bne.n	8005a7e <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	330c      	adds	r3, #12
 80059a8:	7812      	ldrb	r2, [r2, #0]
 80059aa:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059b0:	1c5a      	adds	r2, r3, #1
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80059ba:	b29b      	uxth	r3, r3
 80059bc:	3b01      	subs	r3, #1
 80059be:	b29a      	uxth	r2, r3
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80059c4:	e05b      	b.n	8005a7e <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	689b      	ldr	r3, [r3, #8]
 80059cc:	f003 0302 	and.w	r3, r3, #2
 80059d0:	2b02      	cmp	r3, #2
 80059d2:	d11c      	bne.n	8005a0e <HAL_SPI_TransmitReceive+0x274>
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80059d8:	b29b      	uxth	r3, r3
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d017      	beq.n	8005a0e <HAL_SPI_TransmitReceive+0x274>
 80059de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80059e0:	2b01      	cmp	r3, #1
 80059e2:	d114      	bne.n	8005a0e <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	330c      	adds	r3, #12
 80059ee:	7812      	ldrb	r2, [r2, #0]
 80059f0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059f6:	1c5a      	adds	r2, r3, #1
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005a00:	b29b      	uxth	r3, r3
 8005a02:	3b01      	subs	r3, #1
 8005a04:	b29a      	uxth	r2, r3
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005a0a:	2300      	movs	r3, #0
 8005a0c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	689b      	ldr	r3, [r3, #8]
 8005a14:	f003 0301 	and.w	r3, r3, #1
 8005a18:	2b01      	cmp	r3, #1
 8005a1a:	d119      	bne.n	8005a50 <HAL_SPI_TransmitReceive+0x2b6>
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a20:	b29b      	uxth	r3, r3
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d014      	beq.n	8005a50 <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	68da      	ldr	r2, [r3, #12]
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a30:	b2d2      	uxtb	r2, r2
 8005a32:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a38:	1c5a      	adds	r2, r3, #1
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a42:	b29b      	uxth	r3, r3
 8005a44:	3b01      	subs	r3, #1
 8005a46:	b29a      	uxth	r2, r3
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005a4c:	2301      	movs	r3, #1
 8005a4e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005a50:	f7fe fc2a 	bl	80042a8 <HAL_GetTick>
 8005a54:	4602      	mov	r2, r0
 8005a56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a58:	1ad3      	subs	r3, r2, r3
 8005a5a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005a5c:	429a      	cmp	r2, r3
 8005a5e:	d803      	bhi.n	8005a68 <HAL_SPI_TransmitReceive+0x2ce>
 8005a60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a66:	d102      	bne.n	8005a6e <HAL_SPI_TransmitReceive+0x2d4>
 8005a68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d107      	bne.n	8005a7e <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 8005a6e:	2303      	movs	r3, #3
 8005a70:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	2201      	movs	r2, #1
 8005a78:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 8005a7c:	e033      	b.n	8005ae6 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005a82:	b29b      	uxth	r3, r3
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d19e      	bne.n	80059c6 <HAL_SPI_TransmitReceive+0x22c>
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a8c:	b29b      	uxth	r3, r3
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d199      	bne.n	80059c6 <HAL_SPI_TransmitReceive+0x22c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005a92:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005a94:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005a96:	68f8      	ldr	r0, [r7, #12]
 8005a98:	f000 fa0e 	bl	8005eb8 <SPI_EndRxTxTransaction>
 8005a9c:	4603      	mov	r3, r0
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d006      	beq.n	8005ab0 <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 8005aa2:	2301      	movs	r3, #1
 8005aa4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	2220      	movs	r2, #32
 8005aac:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8005aae:	e01a      	b.n	8005ae6 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	689b      	ldr	r3, [r3, #8]
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d10a      	bne.n	8005ace <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005ab8:	2300      	movs	r3, #0
 8005aba:	617b      	str	r3, [r7, #20]
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	68db      	ldr	r3, [r3, #12]
 8005ac2:	617b      	str	r3, [r7, #20]
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	689b      	ldr	r3, [r3, #8]
 8005aca:	617b      	str	r3, [r7, #20]
 8005acc:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d003      	beq.n	8005ade <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 8005ad6:	2301      	movs	r3, #1
 8005ad8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005adc:	e003      	b.n	8005ae6 <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	2201      	movs	r2, #1
 8005ae2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	2200      	movs	r2, #0
 8005aea:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005aee:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8005af2:	4618      	mov	r0, r3
 8005af4:	3730      	adds	r7, #48	; 0x30
 8005af6:	46bd      	mov	sp, r7
 8005af8:	bd80      	pop	{r7, pc}
	...

08005afc <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8005afc:	b580      	push	{r7, lr}
 8005afe:	b088      	sub	sp, #32
 8005b00:	af00      	add	r7, sp, #0
 8005b02:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	685b      	ldr	r3, [r3, #4]
 8005b0a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	689b      	ldr	r3, [r3, #8]
 8005b12:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005b14:	69bb      	ldr	r3, [r7, #24]
 8005b16:	099b      	lsrs	r3, r3, #6
 8005b18:	f003 0301 	and.w	r3, r3, #1
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d10f      	bne.n	8005b40 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005b20:	69bb      	ldr	r3, [r7, #24]
 8005b22:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d00a      	beq.n	8005b40 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005b2a:	69fb      	ldr	r3, [r7, #28]
 8005b2c:	099b      	lsrs	r3, r3, #6
 8005b2e:	f003 0301 	and.w	r3, r3, #1
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d004      	beq.n	8005b40 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b3a:	6878      	ldr	r0, [r7, #4]
 8005b3c:	4798      	blx	r3
    return;
 8005b3e:	e0be      	b.n	8005cbe <HAL_SPI_IRQHandler+0x1c2>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8005b40:	69bb      	ldr	r3, [r7, #24]
 8005b42:	085b      	lsrs	r3, r3, #1
 8005b44:	f003 0301 	and.w	r3, r3, #1
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d00a      	beq.n	8005b62 <HAL_SPI_IRQHandler+0x66>
 8005b4c:	69fb      	ldr	r3, [r7, #28]
 8005b4e:	09db      	lsrs	r3, r3, #7
 8005b50:	f003 0301 	and.w	r3, r3, #1
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d004      	beq.n	8005b62 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b5c:	6878      	ldr	r0, [r7, #4]
 8005b5e:	4798      	blx	r3
    return;
 8005b60:	e0ad      	b.n	8005cbe <HAL_SPI_IRQHandler+0x1c2>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET))
 8005b62:	69bb      	ldr	r3, [r7, #24]
 8005b64:	095b      	lsrs	r3, r3, #5
 8005b66:	f003 0301 	and.w	r3, r3, #1
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d106      	bne.n	8005b7c <HAL_SPI_IRQHandler+0x80>
 8005b6e:	69bb      	ldr	r3, [r7, #24]
 8005b70:	099b      	lsrs	r3, r3, #6
 8005b72:	f003 0301 	and.w	r3, r3, #1
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	f000 80a1 	beq.w	8005cbe <HAL_SPI_IRQHandler+0x1c2>
      && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8005b7c:	69fb      	ldr	r3, [r7, #28]
 8005b7e:	095b      	lsrs	r3, r3, #5
 8005b80:	f003 0301 	and.w	r3, r3, #1
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	f000 809a 	beq.w	8005cbe <HAL_SPI_IRQHandler+0x1c2>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8005b8a:	69bb      	ldr	r3, [r7, #24]
 8005b8c:	099b      	lsrs	r3, r3, #6
 8005b8e:	f003 0301 	and.w	r3, r3, #1
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d023      	beq.n	8005bde <HAL_SPI_IRQHandler+0xe2>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005b9c:	b2db      	uxtb	r3, r3
 8005b9e:	2b03      	cmp	r3, #3
 8005ba0:	d011      	beq.n	8005bc6 <HAL_SPI_IRQHandler+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ba6:	f043 0204 	orr.w	r2, r3, #4
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005bae:	2300      	movs	r3, #0
 8005bb0:	617b      	str	r3, [r7, #20]
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	68db      	ldr	r3, [r3, #12]
 8005bb8:	617b      	str	r3, [r7, #20]
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	689b      	ldr	r3, [r3, #8]
 8005bc0:	617b      	str	r3, [r7, #20]
 8005bc2:	697b      	ldr	r3, [r7, #20]
 8005bc4:	e00b      	b.n	8005bde <HAL_SPI_IRQHandler+0xe2>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005bc6:	2300      	movs	r3, #0
 8005bc8:	613b      	str	r3, [r7, #16]
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	68db      	ldr	r3, [r3, #12]
 8005bd0:	613b      	str	r3, [r7, #16]
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	689b      	ldr	r3, [r3, #8]
 8005bd8:	613b      	str	r3, [r7, #16]
 8005bda:	693b      	ldr	r3, [r7, #16]
        return;
 8005bdc:	e06f      	b.n	8005cbe <HAL_SPI_IRQHandler+0x1c2>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8005bde:	69bb      	ldr	r3, [r7, #24]
 8005be0:	095b      	lsrs	r3, r3, #5
 8005be2:	f003 0301 	and.w	r3, r3, #1
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d014      	beq.n	8005c14 <HAL_SPI_IRQHandler+0x118>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005bee:	f043 0201 	orr.w	r2, r3, #1
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8005bf6:	2300      	movs	r3, #0
 8005bf8:	60fb      	str	r3, [r7, #12]
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	689b      	ldr	r3, [r3, #8]
 8005c00:	60fb      	str	r3, [r7, #12]
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	681a      	ldr	r2, [r3, #0]
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005c10:	601a      	str	r2, [r3, #0]
 8005c12:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d04f      	beq.n	8005cbc <HAL_SPI_IRQHandler+0x1c0>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	685a      	ldr	r2, [r3, #4]
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005c2a:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	2201      	movs	r2, #1
 8005c30:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8005c34:	69fb      	ldr	r3, [r7, #28]
 8005c36:	f003 0302 	and.w	r3, r3, #2
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d104      	bne.n	8005c48 <HAL_SPI_IRQHandler+0x14c>
 8005c3e:	69fb      	ldr	r3, [r7, #28]
 8005c40:	f003 0301 	and.w	r3, r3, #1
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d034      	beq.n	8005cb2 <HAL_SPI_IRQHandler+0x1b6>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	685a      	ldr	r2, [r3, #4]
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	f022 0203 	bic.w	r2, r2, #3
 8005c56:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d011      	beq.n	8005c84 <HAL_SPI_IRQHandler+0x188>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005c64:	4a17      	ldr	r2, [pc, #92]	; (8005cc4 <HAL_SPI_IRQHandler+0x1c8>)
 8005c66:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005c6c:	4618      	mov	r0, r3
 8005c6e:	f7fe fc91 	bl	8004594 <HAL_DMA_Abort_IT>
 8005c72:	4603      	mov	r3, r0
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d005      	beq.n	8005c84 <HAL_SPI_IRQHandler+0x188>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c7c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d016      	beq.n	8005cba <HAL_SPI_IRQHandler+0x1be>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005c90:	4a0c      	ldr	r2, [pc, #48]	; (8005cc4 <HAL_SPI_IRQHandler+0x1c8>)
 8005c92:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005c98:	4618      	mov	r0, r3
 8005c9a:	f7fe fc7b 	bl	8004594 <HAL_DMA_Abort_IT>
 8005c9e:	4603      	mov	r3, r0
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d00a      	beq.n	8005cba <HAL_SPI_IRQHandler+0x1be>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ca8:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8005cb0:	e003      	b.n	8005cba <HAL_SPI_IRQHandler+0x1be>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8005cb2:	6878      	ldr	r0, [r7, #4]
 8005cb4:	f000 f808 	bl	8005cc8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8005cb8:	e000      	b.n	8005cbc <HAL_SPI_IRQHandler+0x1c0>
        if (hspi->hdmatx != NULL)
 8005cba:	bf00      	nop
    return;
 8005cbc:	bf00      	nop
  }
}
 8005cbe:	3720      	adds	r7, #32
 8005cc0:	46bd      	mov	sp, r7
 8005cc2:	bd80      	pop	{r7, pc}
 8005cc4:	08005cdb 	.word	0x08005cdb

08005cc8 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8005cc8:	b480      	push	{r7}
 8005cca:	b083      	sub	sp, #12
 8005ccc:	af00      	add	r7, sp, #0
 8005cce:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8005cd0:	bf00      	nop
 8005cd2:	370c      	adds	r7, #12
 8005cd4:	46bd      	mov	sp, r7
 8005cd6:	bc80      	pop	{r7}
 8005cd8:	4770      	bx	lr

08005cda <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005cda:	b580      	push	{r7, lr}
 8005cdc:	b084      	sub	sp, #16
 8005cde:	af00      	add	r7, sp, #0
 8005ce0:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ce6:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	2200      	movs	r2, #0
 8005cec:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	2200      	movs	r2, #0
 8005cf2:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8005cf4:	68f8      	ldr	r0, [r7, #12]
 8005cf6:	f7ff ffe7 	bl	8005cc8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005cfa:	bf00      	nop
 8005cfc:	3710      	adds	r7, #16
 8005cfe:	46bd      	mov	sp, r7
 8005d00:	bd80      	pop	{r7, pc}
	...

08005d04 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005d04:	b580      	push	{r7, lr}
 8005d06:	b088      	sub	sp, #32
 8005d08:	af00      	add	r7, sp, #0
 8005d0a:	60f8      	str	r0, [r7, #12]
 8005d0c:	60b9      	str	r1, [r7, #8]
 8005d0e:	603b      	str	r3, [r7, #0]
 8005d10:	4613      	mov	r3, r2
 8005d12:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005d14:	f7fe fac8 	bl	80042a8 <HAL_GetTick>
 8005d18:	4602      	mov	r2, r0
 8005d1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d1c:	1a9b      	subs	r3, r3, r2
 8005d1e:	683a      	ldr	r2, [r7, #0]
 8005d20:	4413      	add	r3, r2
 8005d22:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005d24:	f7fe fac0 	bl	80042a8 <HAL_GetTick>
 8005d28:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005d2a:	4b39      	ldr	r3, [pc, #228]	; (8005e10 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	015b      	lsls	r3, r3, #5
 8005d30:	0d1b      	lsrs	r3, r3, #20
 8005d32:	69fa      	ldr	r2, [r7, #28]
 8005d34:	fb02 f303 	mul.w	r3, r2, r3
 8005d38:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005d3a:	e054      	b.n	8005de6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005d3c:	683b      	ldr	r3, [r7, #0]
 8005d3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d42:	d050      	beq.n	8005de6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005d44:	f7fe fab0 	bl	80042a8 <HAL_GetTick>
 8005d48:	4602      	mov	r2, r0
 8005d4a:	69bb      	ldr	r3, [r7, #24]
 8005d4c:	1ad3      	subs	r3, r2, r3
 8005d4e:	69fa      	ldr	r2, [r7, #28]
 8005d50:	429a      	cmp	r2, r3
 8005d52:	d902      	bls.n	8005d5a <SPI_WaitFlagStateUntilTimeout+0x56>
 8005d54:	69fb      	ldr	r3, [r7, #28]
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d13d      	bne.n	8005dd6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	685a      	ldr	r2, [r3, #4]
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005d68:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	685b      	ldr	r3, [r3, #4]
 8005d6e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005d72:	d111      	bne.n	8005d98 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	689b      	ldr	r3, [r3, #8]
 8005d78:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005d7c:	d004      	beq.n	8005d88 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	689b      	ldr	r3, [r3, #8]
 8005d82:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005d86:	d107      	bne.n	8005d98 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	681a      	ldr	r2, [r3, #0]
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005d96:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d9c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005da0:	d10f      	bne.n	8005dc2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	681a      	ldr	r2, [r3, #0]
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005db0:	601a      	str	r2, [r3, #0]
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	681a      	ldr	r2, [r3, #0]
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005dc0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	2201      	movs	r2, #1
 8005dc6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	2200      	movs	r2, #0
 8005dce:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8005dd2:	2303      	movs	r3, #3
 8005dd4:	e017      	b.n	8005e06 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005dd6:	697b      	ldr	r3, [r7, #20]
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d101      	bne.n	8005de0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005ddc:	2300      	movs	r3, #0
 8005dde:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005de0:	697b      	ldr	r3, [r7, #20]
 8005de2:	3b01      	subs	r3, #1
 8005de4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	689a      	ldr	r2, [r3, #8]
 8005dec:	68bb      	ldr	r3, [r7, #8]
 8005dee:	4013      	ands	r3, r2
 8005df0:	68ba      	ldr	r2, [r7, #8]
 8005df2:	429a      	cmp	r2, r3
 8005df4:	bf0c      	ite	eq
 8005df6:	2301      	moveq	r3, #1
 8005df8:	2300      	movne	r3, #0
 8005dfa:	b2db      	uxtb	r3, r3
 8005dfc:	461a      	mov	r2, r3
 8005dfe:	79fb      	ldrb	r3, [r7, #7]
 8005e00:	429a      	cmp	r2, r3
 8005e02:	d19b      	bne.n	8005d3c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005e04:	2300      	movs	r3, #0
}
 8005e06:	4618      	mov	r0, r3
 8005e08:	3720      	adds	r7, #32
 8005e0a:	46bd      	mov	sp, r7
 8005e0c:	bd80      	pop	{r7, pc}
 8005e0e:	bf00      	nop
 8005e10:	20000070 	.word	0x20000070

08005e14 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005e14:	b580      	push	{r7, lr}
 8005e16:	b086      	sub	sp, #24
 8005e18:	af02      	add	r7, sp, #8
 8005e1a:	60f8      	str	r0, [r7, #12]
 8005e1c:	60b9      	str	r1, [r7, #8]
 8005e1e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	685b      	ldr	r3, [r3, #4]
 8005e24:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005e28:	d111      	bne.n	8005e4e <SPI_EndRxTransaction+0x3a>
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	689b      	ldr	r3, [r3, #8]
 8005e2e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005e32:	d004      	beq.n	8005e3e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	689b      	ldr	r3, [r3, #8]
 8005e38:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005e3c:	d107      	bne.n	8005e4e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	681a      	ldr	r2, [r3, #0]
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005e4c:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	685b      	ldr	r3, [r3, #4]
 8005e52:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005e56:	d117      	bne.n	8005e88 <SPI_EndRxTransaction+0x74>
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	689b      	ldr	r3, [r3, #8]
 8005e5c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005e60:	d112      	bne.n	8005e88 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	9300      	str	r3, [sp, #0]
 8005e66:	68bb      	ldr	r3, [r7, #8]
 8005e68:	2200      	movs	r2, #0
 8005e6a:	2101      	movs	r1, #1
 8005e6c:	68f8      	ldr	r0, [r7, #12]
 8005e6e:	f7ff ff49 	bl	8005d04 <SPI_WaitFlagStateUntilTimeout>
 8005e72:	4603      	mov	r3, r0
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d01a      	beq.n	8005eae <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e7c:	f043 0220 	orr.w	r2, r3, #32
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005e84:	2303      	movs	r3, #3
 8005e86:	e013      	b.n	8005eb0 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	9300      	str	r3, [sp, #0]
 8005e8c:	68bb      	ldr	r3, [r7, #8]
 8005e8e:	2200      	movs	r2, #0
 8005e90:	2180      	movs	r1, #128	; 0x80
 8005e92:	68f8      	ldr	r0, [r7, #12]
 8005e94:	f7ff ff36 	bl	8005d04 <SPI_WaitFlagStateUntilTimeout>
 8005e98:	4603      	mov	r3, r0
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d007      	beq.n	8005eae <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ea2:	f043 0220 	orr.w	r2, r3, #32
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005eaa:	2303      	movs	r3, #3
 8005eac:	e000      	b.n	8005eb0 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 8005eae:	2300      	movs	r3, #0
}
 8005eb0:	4618      	mov	r0, r3
 8005eb2:	3710      	adds	r7, #16
 8005eb4:	46bd      	mov	sp, r7
 8005eb6:	bd80      	pop	{r7, pc}

08005eb8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005eb8:	b580      	push	{r7, lr}
 8005eba:	b086      	sub	sp, #24
 8005ebc:	af02      	add	r7, sp, #8
 8005ebe:	60f8      	str	r0, [r7, #12]
 8005ec0:	60b9      	str	r1, [r7, #8]
 8005ec2:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	9300      	str	r3, [sp, #0]
 8005ec8:	68bb      	ldr	r3, [r7, #8]
 8005eca:	2200      	movs	r2, #0
 8005ecc:	2180      	movs	r1, #128	; 0x80
 8005ece:	68f8      	ldr	r0, [r7, #12]
 8005ed0:	f7ff ff18 	bl	8005d04 <SPI_WaitFlagStateUntilTimeout>
 8005ed4:	4603      	mov	r3, r0
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d007      	beq.n	8005eea <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ede:	f043 0220 	orr.w	r2, r3, #32
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8005ee6:	2303      	movs	r3, #3
 8005ee8:	e000      	b.n	8005eec <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8005eea:	2300      	movs	r3, #0
}
 8005eec:	4618      	mov	r0, r3
 8005eee:	3710      	adds	r7, #16
 8005ef0:	46bd      	mov	sp, r7
 8005ef2:	bd80      	pop	{r7, pc}

08005ef4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005ef4:	b580      	push	{r7, lr}
 8005ef6:	b082      	sub	sp, #8
 8005ef8:	af00      	add	r7, sp, #0
 8005efa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d101      	bne.n	8005f06 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005f02:	2301      	movs	r3, #1
 8005f04:	e042      	b.n	8005f8c <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005f0c:	b2db      	uxtb	r3, r3
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d106      	bne.n	8005f20 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	2200      	movs	r2, #0
 8005f16:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005f1a:	6878      	ldr	r0, [r7, #4]
 8005f1c:	f7fb fe26 	bl	8001b6c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	2224      	movs	r2, #36	; 0x24
 8005f24:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	68da      	ldr	r2, [r3, #12]
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005f36:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005f38:	6878      	ldr	r0, [r7, #4]
 8005f3a:	f000 fd71 	bl	8006a20 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	691a      	ldr	r2, [r3, #16]
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005f4c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	695a      	ldr	r2, [r3, #20]
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005f5c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	68da      	ldr	r2, [r3, #12]
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005f6c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	2200      	movs	r2, #0
 8005f72:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	2220      	movs	r2, #32
 8005f78:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	2220      	movs	r2, #32
 8005f80:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	2200      	movs	r2, #0
 8005f88:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8005f8a:	2300      	movs	r3, #0
}
 8005f8c:	4618      	mov	r0, r3
 8005f8e:	3708      	adds	r7, #8
 8005f90:	46bd      	mov	sp, r7
 8005f92:	bd80      	pop	{r7, pc}

08005f94 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005f94:	b580      	push	{r7, lr}
 8005f96:	b08a      	sub	sp, #40	; 0x28
 8005f98:	af02      	add	r7, sp, #8
 8005f9a:	60f8      	str	r0, [r7, #12]
 8005f9c:	60b9      	str	r1, [r7, #8]
 8005f9e:	603b      	str	r3, [r7, #0]
 8005fa0:	4613      	mov	r3, r2
 8005fa2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005fa4:	2300      	movs	r3, #0
 8005fa6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005fae:	b2db      	uxtb	r3, r3
 8005fb0:	2b20      	cmp	r3, #32
 8005fb2:	d16d      	bne.n	8006090 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8005fb4:	68bb      	ldr	r3, [r7, #8]
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d002      	beq.n	8005fc0 <HAL_UART_Transmit+0x2c>
 8005fba:	88fb      	ldrh	r3, [r7, #6]
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d101      	bne.n	8005fc4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005fc0:	2301      	movs	r3, #1
 8005fc2:	e066      	b.n	8006092 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	2200      	movs	r2, #0
 8005fc8:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	2221      	movs	r2, #33	; 0x21
 8005fce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005fd2:	f7fe f969 	bl	80042a8 <HAL_GetTick>
 8005fd6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	88fa      	ldrh	r2, [r7, #6]
 8005fdc:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	88fa      	ldrh	r2, [r7, #6]
 8005fe2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	689b      	ldr	r3, [r3, #8]
 8005fe8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005fec:	d108      	bne.n	8006000 <HAL_UART_Transmit+0x6c>
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	691b      	ldr	r3, [r3, #16]
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d104      	bne.n	8006000 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005ff6:	2300      	movs	r3, #0
 8005ff8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005ffa:	68bb      	ldr	r3, [r7, #8]
 8005ffc:	61bb      	str	r3, [r7, #24]
 8005ffe:	e003      	b.n	8006008 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006000:	68bb      	ldr	r3, [r7, #8]
 8006002:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006004:	2300      	movs	r3, #0
 8006006:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006008:	e02a      	b.n	8006060 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800600a:	683b      	ldr	r3, [r7, #0]
 800600c:	9300      	str	r3, [sp, #0]
 800600e:	697b      	ldr	r3, [r7, #20]
 8006010:	2200      	movs	r2, #0
 8006012:	2180      	movs	r1, #128	; 0x80
 8006014:	68f8      	ldr	r0, [r7, #12]
 8006016:	f000 faf9 	bl	800660c <UART_WaitOnFlagUntilTimeout>
 800601a:	4603      	mov	r3, r0
 800601c:	2b00      	cmp	r3, #0
 800601e:	d001      	beq.n	8006024 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8006020:	2303      	movs	r3, #3
 8006022:	e036      	b.n	8006092 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8006024:	69fb      	ldr	r3, [r7, #28]
 8006026:	2b00      	cmp	r3, #0
 8006028:	d10b      	bne.n	8006042 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800602a:	69bb      	ldr	r3, [r7, #24]
 800602c:	881b      	ldrh	r3, [r3, #0]
 800602e:	461a      	mov	r2, r3
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006038:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800603a:	69bb      	ldr	r3, [r7, #24]
 800603c:	3302      	adds	r3, #2
 800603e:	61bb      	str	r3, [r7, #24]
 8006040:	e007      	b.n	8006052 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006042:	69fb      	ldr	r3, [r7, #28]
 8006044:	781a      	ldrb	r2, [r3, #0]
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800604c:	69fb      	ldr	r3, [r7, #28]
 800604e:	3301      	adds	r3, #1
 8006050:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006056:	b29b      	uxth	r3, r3
 8006058:	3b01      	subs	r3, #1
 800605a:	b29a      	uxth	r2, r3
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006064:	b29b      	uxth	r3, r3
 8006066:	2b00      	cmp	r3, #0
 8006068:	d1cf      	bne.n	800600a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800606a:	683b      	ldr	r3, [r7, #0]
 800606c:	9300      	str	r3, [sp, #0]
 800606e:	697b      	ldr	r3, [r7, #20]
 8006070:	2200      	movs	r2, #0
 8006072:	2140      	movs	r1, #64	; 0x40
 8006074:	68f8      	ldr	r0, [r7, #12]
 8006076:	f000 fac9 	bl	800660c <UART_WaitOnFlagUntilTimeout>
 800607a:	4603      	mov	r3, r0
 800607c:	2b00      	cmp	r3, #0
 800607e:	d001      	beq.n	8006084 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8006080:	2303      	movs	r3, #3
 8006082:	e006      	b.n	8006092 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	2220      	movs	r2, #32
 8006088:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 800608c:	2300      	movs	r3, #0
 800608e:	e000      	b.n	8006092 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8006090:	2302      	movs	r3, #2
  }
}
 8006092:	4618      	mov	r0, r3
 8006094:	3720      	adds	r7, #32
 8006096:	46bd      	mov	sp, r7
 8006098:	bd80      	pop	{r7, pc}
	...

0800609c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800609c:	b580      	push	{r7, lr}
 800609e:	b0ba      	sub	sp, #232	; 0xe8
 80060a0:	af00      	add	r7, sp, #0
 80060a2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	68db      	ldr	r3, [r3, #12]
 80060b4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	695b      	ldr	r3, [r3, #20]
 80060be:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80060c2:	2300      	movs	r3, #0
 80060c4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80060c8:	2300      	movs	r3, #0
 80060ca:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80060ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80060d2:	f003 030f 	and.w	r3, r3, #15
 80060d6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80060da:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d10f      	bne.n	8006102 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80060e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80060e6:	f003 0320 	and.w	r3, r3, #32
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d009      	beq.n	8006102 <HAL_UART_IRQHandler+0x66>
 80060ee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80060f2:	f003 0320 	and.w	r3, r3, #32
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d003      	beq.n	8006102 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80060fa:	6878      	ldr	r0, [r7, #4]
 80060fc:	f000 fbd1 	bl	80068a2 <UART_Receive_IT>
      return;
 8006100:	e25b      	b.n	80065ba <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006102:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006106:	2b00      	cmp	r3, #0
 8006108:	f000 80de 	beq.w	80062c8 <HAL_UART_IRQHandler+0x22c>
 800610c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006110:	f003 0301 	and.w	r3, r3, #1
 8006114:	2b00      	cmp	r3, #0
 8006116:	d106      	bne.n	8006126 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006118:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800611c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006120:	2b00      	cmp	r3, #0
 8006122:	f000 80d1 	beq.w	80062c8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006126:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800612a:	f003 0301 	and.w	r3, r3, #1
 800612e:	2b00      	cmp	r3, #0
 8006130:	d00b      	beq.n	800614a <HAL_UART_IRQHandler+0xae>
 8006132:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006136:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800613a:	2b00      	cmp	r3, #0
 800613c:	d005      	beq.n	800614a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006142:	f043 0201 	orr.w	r2, r3, #1
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800614a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800614e:	f003 0304 	and.w	r3, r3, #4
 8006152:	2b00      	cmp	r3, #0
 8006154:	d00b      	beq.n	800616e <HAL_UART_IRQHandler+0xd2>
 8006156:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800615a:	f003 0301 	and.w	r3, r3, #1
 800615e:	2b00      	cmp	r3, #0
 8006160:	d005      	beq.n	800616e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006166:	f043 0202 	orr.w	r2, r3, #2
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800616e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006172:	f003 0302 	and.w	r3, r3, #2
 8006176:	2b00      	cmp	r3, #0
 8006178:	d00b      	beq.n	8006192 <HAL_UART_IRQHandler+0xf6>
 800617a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800617e:	f003 0301 	and.w	r3, r3, #1
 8006182:	2b00      	cmp	r3, #0
 8006184:	d005      	beq.n	8006192 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800618a:	f043 0204 	orr.w	r2, r3, #4
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006192:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006196:	f003 0308 	and.w	r3, r3, #8
 800619a:	2b00      	cmp	r3, #0
 800619c:	d011      	beq.n	80061c2 <HAL_UART_IRQHandler+0x126>
 800619e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80061a2:	f003 0320 	and.w	r3, r3, #32
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d105      	bne.n	80061b6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80061aa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80061ae:	f003 0301 	and.w	r3, r3, #1
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d005      	beq.n	80061c2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80061ba:	f043 0208 	orr.w	r2, r3, #8
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	f000 81f2 	beq.w	80065b0 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80061cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80061d0:	f003 0320 	and.w	r3, r3, #32
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d008      	beq.n	80061ea <HAL_UART_IRQHandler+0x14e>
 80061d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80061dc:	f003 0320 	and.w	r3, r3, #32
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d002      	beq.n	80061ea <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80061e4:	6878      	ldr	r0, [r7, #4]
 80061e6:	f000 fb5c 	bl	80068a2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	695b      	ldr	r3, [r3, #20]
 80061f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	bf14      	ite	ne
 80061f8:	2301      	movne	r3, #1
 80061fa:	2300      	moveq	r3, #0
 80061fc:	b2db      	uxtb	r3, r3
 80061fe:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006206:	f003 0308 	and.w	r3, r3, #8
 800620a:	2b00      	cmp	r3, #0
 800620c:	d103      	bne.n	8006216 <HAL_UART_IRQHandler+0x17a>
 800620e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006212:	2b00      	cmp	r3, #0
 8006214:	d04f      	beq.n	80062b6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006216:	6878      	ldr	r0, [r7, #4]
 8006218:	f000 fa66 	bl	80066e8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	695b      	ldr	r3, [r3, #20]
 8006222:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006226:	2b00      	cmp	r3, #0
 8006228:	d041      	beq.n	80062ae <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	3314      	adds	r3, #20
 8006230:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006234:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006238:	e853 3f00 	ldrex	r3, [r3]
 800623c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8006240:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006244:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006248:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	3314      	adds	r3, #20
 8006252:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8006256:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800625a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800625e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8006262:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8006266:	e841 2300 	strex	r3, r2, [r1]
 800626a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800626e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006272:	2b00      	cmp	r3, #0
 8006274:	d1d9      	bne.n	800622a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800627a:	2b00      	cmp	r3, #0
 800627c:	d013      	beq.n	80062a6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006282:	4a7e      	ldr	r2, [pc, #504]	; (800647c <HAL_UART_IRQHandler+0x3e0>)
 8006284:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800628a:	4618      	mov	r0, r3
 800628c:	f7fe f982 	bl	8004594 <HAL_DMA_Abort_IT>
 8006290:	4603      	mov	r3, r0
 8006292:	2b00      	cmp	r3, #0
 8006294:	d016      	beq.n	80062c4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800629a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800629c:	687a      	ldr	r2, [r7, #4]
 800629e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80062a0:	4610      	mov	r0, r2
 80062a2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80062a4:	e00e      	b.n	80062c4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80062a6:	6878      	ldr	r0, [r7, #4]
 80062a8:	f000 f99c 	bl	80065e4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80062ac:	e00a      	b.n	80062c4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80062ae:	6878      	ldr	r0, [r7, #4]
 80062b0:	f000 f998 	bl	80065e4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80062b4:	e006      	b.n	80062c4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80062b6:	6878      	ldr	r0, [r7, #4]
 80062b8:	f000 f994 	bl	80065e4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	2200      	movs	r2, #0
 80062c0:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 80062c2:	e175      	b.n	80065b0 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80062c4:	bf00      	nop
    return;
 80062c6:	e173      	b.n	80065b0 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062cc:	2b01      	cmp	r3, #1
 80062ce:	f040 814f 	bne.w	8006570 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80062d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80062d6:	f003 0310 	and.w	r3, r3, #16
 80062da:	2b00      	cmp	r3, #0
 80062dc:	f000 8148 	beq.w	8006570 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80062e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80062e4:	f003 0310 	and.w	r3, r3, #16
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	f000 8141 	beq.w	8006570 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80062ee:	2300      	movs	r3, #0
 80062f0:	60bb      	str	r3, [r7, #8]
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	60bb      	str	r3, [r7, #8]
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	685b      	ldr	r3, [r3, #4]
 8006300:	60bb      	str	r3, [r7, #8]
 8006302:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	695b      	ldr	r3, [r3, #20]
 800630a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800630e:	2b00      	cmp	r3, #0
 8006310:	f000 80b6 	beq.w	8006480 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	685b      	ldr	r3, [r3, #4]
 800631c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006320:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8006324:	2b00      	cmp	r3, #0
 8006326:	f000 8145 	beq.w	80065b4 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800632e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006332:	429a      	cmp	r2, r3
 8006334:	f080 813e 	bcs.w	80065b4 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800633e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006344:	699b      	ldr	r3, [r3, #24]
 8006346:	2b20      	cmp	r3, #32
 8006348:	f000 8088 	beq.w	800645c <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	330c      	adds	r3, #12
 8006352:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006356:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800635a:	e853 3f00 	ldrex	r3, [r3]
 800635e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8006362:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006366:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800636a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	330c      	adds	r3, #12
 8006374:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8006378:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800637c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006380:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8006384:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8006388:	e841 2300 	strex	r3, r2, [r1]
 800638c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8006390:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006394:	2b00      	cmp	r3, #0
 8006396:	d1d9      	bne.n	800634c <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	3314      	adds	r3, #20
 800639e:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063a0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80063a2:	e853 3f00 	ldrex	r3, [r3]
 80063a6:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80063a8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80063aa:	f023 0301 	bic.w	r3, r3, #1
 80063ae:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	3314      	adds	r3, #20
 80063b8:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80063bc:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80063c0:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063c2:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80063c4:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80063c8:	e841 2300 	strex	r3, r2, [r1]
 80063cc:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80063ce:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d1e1      	bne.n	8006398 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	3314      	adds	r3, #20
 80063da:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063dc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80063de:	e853 3f00 	ldrex	r3, [r3]
 80063e2:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80063e4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80063e6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80063ea:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	3314      	adds	r3, #20
 80063f4:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80063f8:	66fa      	str	r2, [r7, #108]	; 0x6c
 80063fa:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063fc:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80063fe:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8006400:	e841 2300 	strex	r3, r2, [r1]
 8006404:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8006406:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006408:	2b00      	cmp	r3, #0
 800640a:	d1e3      	bne.n	80063d4 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	2220      	movs	r2, #32
 8006410:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	2200      	movs	r2, #0
 8006418:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	330c      	adds	r3, #12
 8006420:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006422:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006424:	e853 3f00 	ldrex	r3, [r3]
 8006428:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800642a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800642c:	f023 0310 	bic.w	r3, r3, #16
 8006430:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	330c      	adds	r3, #12
 800643a:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800643e:	65ba      	str	r2, [r7, #88]	; 0x58
 8006440:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006442:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006444:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006446:	e841 2300 	strex	r3, r2, [r1]
 800644a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800644c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800644e:	2b00      	cmp	r3, #0
 8006450:	d1e3      	bne.n	800641a <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006456:	4618      	mov	r0, r3
 8006458:	f7fe f861 	bl	800451e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	2202      	movs	r2, #2
 8006460:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800646a:	b29b      	uxth	r3, r3
 800646c:	1ad3      	subs	r3, r2, r3
 800646e:	b29b      	uxth	r3, r3
 8006470:	4619      	mov	r1, r3
 8006472:	6878      	ldr	r0, [r7, #4]
 8006474:	f000 f8bf 	bl	80065f6 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006478:	e09c      	b.n	80065b4 <HAL_UART_IRQHandler+0x518>
 800647a:	bf00      	nop
 800647c:	080067ad 	.word	0x080067ad
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006488:	b29b      	uxth	r3, r3
 800648a:	1ad3      	subs	r3, r2, r3
 800648c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006494:	b29b      	uxth	r3, r3
 8006496:	2b00      	cmp	r3, #0
 8006498:	f000 808e 	beq.w	80065b8 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800649c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	f000 8089 	beq.w	80065b8 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	330c      	adds	r3, #12
 80064ac:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064b0:	e853 3f00 	ldrex	r3, [r3]
 80064b4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80064b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80064b8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80064bc:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	330c      	adds	r3, #12
 80064c6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80064ca:	647a      	str	r2, [r7, #68]	; 0x44
 80064cc:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064ce:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80064d0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80064d2:	e841 2300 	strex	r3, r2, [r1]
 80064d6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80064d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d1e3      	bne.n	80064a6 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	3314      	adds	r3, #20
 80064e4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064e8:	e853 3f00 	ldrex	r3, [r3]
 80064ec:	623b      	str	r3, [r7, #32]
   return(result);
 80064ee:	6a3b      	ldr	r3, [r7, #32]
 80064f0:	f023 0301 	bic.w	r3, r3, #1
 80064f4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	3314      	adds	r3, #20
 80064fe:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8006502:	633a      	str	r2, [r7, #48]	; 0x30
 8006504:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006506:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006508:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800650a:	e841 2300 	strex	r3, r2, [r1]
 800650e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006510:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006512:	2b00      	cmp	r3, #0
 8006514:	d1e3      	bne.n	80064de <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	2220      	movs	r2, #32
 800651a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	2200      	movs	r2, #0
 8006522:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	330c      	adds	r3, #12
 800652a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800652c:	693b      	ldr	r3, [r7, #16]
 800652e:	e853 3f00 	ldrex	r3, [r3]
 8006532:	60fb      	str	r3, [r7, #12]
   return(result);
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	f023 0310 	bic.w	r3, r3, #16
 800653a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	330c      	adds	r3, #12
 8006544:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8006548:	61fa      	str	r2, [r7, #28]
 800654a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800654c:	69b9      	ldr	r1, [r7, #24]
 800654e:	69fa      	ldr	r2, [r7, #28]
 8006550:	e841 2300 	strex	r3, r2, [r1]
 8006554:	617b      	str	r3, [r7, #20]
   return(result);
 8006556:	697b      	ldr	r3, [r7, #20]
 8006558:	2b00      	cmp	r3, #0
 800655a:	d1e3      	bne.n	8006524 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	2202      	movs	r2, #2
 8006560:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006562:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006566:	4619      	mov	r1, r3
 8006568:	6878      	ldr	r0, [r7, #4]
 800656a:	f000 f844 	bl	80065f6 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800656e:	e023      	b.n	80065b8 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006570:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006574:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006578:	2b00      	cmp	r3, #0
 800657a:	d009      	beq.n	8006590 <HAL_UART_IRQHandler+0x4f4>
 800657c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006580:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006584:	2b00      	cmp	r3, #0
 8006586:	d003      	beq.n	8006590 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8006588:	6878      	ldr	r0, [r7, #4]
 800658a:	f000 f923 	bl	80067d4 <UART_Transmit_IT>
    return;
 800658e:	e014      	b.n	80065ba <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006590:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006594:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006598:	2b00      	cmp	r3, #0
 800659a:	d00e      	beq.n	80065ba <HAL_UART_IRQHandler+0x51e>
 800659c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80065a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d008      	beq.n	80065ba <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80065a8:	6878      	ldr	r0, [r7, #4]
 80065aa:	f000 f962 	bl	8006872 <UART_EndTransmit_IT>
    return;
 80065ae:	e004      	b.n	80065ba <HAL_UART_IRQHandler+0x51e>
    return;
 80065b0:	bf00      	nop
 80065b2:	e002      	b.n	80065ba <HAL_UART_IRQHandler+0x51e>
      return;
 80065b4:	bf00      	nop
 80065b6:	e000      	b.n	80065ba <HAL_UART_IRQHandler+0x51e>
      return;
 80065b8:	bf00      	nop
  }
}
 80065ba:	37e8      	adds	r7, #232	; 0xe8
 80065bc:	46bd      	mov	sp, r7
 80065be:	bd80      	pop	{r7, pc}

080065c0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80065c0:	b480      	push	{r7}
 80065c2:	b083      	sub	sp, #12
 80065c4:	af00      	add	r7, sp, #0
 80065c6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80065c8:	bf00      	nop
 80065ca:	370c      	adds	r7, #12
 80065cc:	46bd      	mov	sp, r7
 80065ce:	bc80      	pop	{r7}
 80065d0:	4770      	bx	lr

080065d2 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80065d2:	b480      	push	{r7}
 80065d4:	b083      	sub	sp, #12
 80065d6:	af00      	add	r7, sp, #0
 80065d8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80065da:	bf00      	nop
 80065dc:	370c      	adds	r7, #12
 80065de:	46bd      	mov	sp, r7
 80065e0:	bc80      	pop	{r7}
 80065e2:	4770      	bx	lr

080065e4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80065e4:	b480      	push	{r7}
 80065e6:	b083      	sub	sp, #12
 80065e8:	af00      	add	r7, sp, #0
 80065ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80065ec:	bf00      	nop
 80065ee:	370c      	adds	r7, #12
 80065f0:	46bd      	mov	sp, r7
 80065f2:	bc80      	pop	{r7}
 80065f4:	4770      	bx	lr

080065f6 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80065f6:	b480      	push	{r7}
 80065f8:	b083      	sub	sp, #12
 80065fa:	af00      	add	r7, sp, #0
 80065fc:	6078      	str	r0, [r7, #4]
 80065fe:	460b      	mov	r3, r1
 8006600:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006602:	bf00      	nop
 8006604:	370c      	adds	r7, #12
 8006606:	46bd      	mov	sp, r7
 8006608:	bc80      	pop	{r7}
 800660a:	4770      	bx	lr

0800660c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800660c:	b580      	push	{r7, lr}
 800660e:	b090      	sub	sp, #64	; 0x40
 8006610:	af00      	add	r7, sp, #0
 8006612:	60f8      	str	r0, [r7, #12]
 8006614:	60b9      	str	r1, [r7, #8]
 8006616:	603b      	str	r3, [r7, #0]
 8006618:	4613      	mov	r3, r2
 800661a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800661c:	e050      	b.n	80066c0 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800661e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006620:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006624:	d04c      	beq.n	80066c0 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8006626:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006628:	2b00      	cmp	r3, #0
 800662a:	d007      	beq.n	800663c <UART_WaitOnFlagUntilTimeout+0x30>
 800662c:	f7fd fe3c 	bl	80042a8 <HAL_GetTick>
 8006630:	4602      	mov	r2, r0
 8006632:	683b      	ldr	r3, [r7, #0]
 8006634:	1ad3      	subs	r3, r2, r3
 8006636:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006638:	429a      	cmp	r2, r3
 800663a:	d241      	bcs.n	80066c0 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	330c      	adds	r3, #12
 8006642:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006644:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006646:	e853 3f00 	ldrex	r3, [r3]
 800664a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800664c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800664e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006652:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	330c      	adds	r3, #12
 800665a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800665c:	637a      	str	r2, [r7, #52]	; 0x34
 800665e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006660:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006662:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006664:	e841 2300 	strex	r3, r2, [r1]
 8006668:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800666a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800666c:	2b00      	cmp	r3, #0
 800666e:	d1e5      	bne.n	800663c <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	3314      	adds	r3, #20
 8006676:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006678:	697b      	ldr	r3, [r7, #20]
 800667a:	e853 3f00 	ldrex	r3, [r3]
 800667e:	613b      	str	r3, [r7, #16]
   return(result);
 8006680:	693b      	ldr	r3, [r7, #16]
 8006682:	f023 0301 	bic.w	r3, r3, #1
 8006686:	63bb      	str	r3, [r7, #56]	; 0x38
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	3314      	adds	r3, #20
 800668e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006690:	623a      	str	r2, [r7, #32]
 8006692:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006694:	69f9      	ldr	r1, [r7, #28]
 8006696:	6a3a      	ldr	r2, [r7, #32]
 8006698:	e841 2300 	strex	r3, r2, [r1]
 800669c:	61bb      	str	r3, [r7, #24]
   return(result);
 800669e:	69bb      	ldr	r3, [r7, #24]
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d1e5      	bne.n	8006670 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	2220      	movs	r2, #32
 80066a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	2220      	movs	r2, #32
 80066b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	2200      	movs	r2, #0
 80066b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 80066bc:	2303      	movs	r3, #3
 80066be:	e00f      	b.n	80066e0 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	681a      	ldr	r2, [r3, #0]
 80066c6:	68bb      	ldr	r3, [r7, #8]
 80066c8:	4013      	ands	r3, r2
 80066ca:	68ba      	ldr	r2, [r7, #8]
 80066cc:	429a      	cmp	r2, r3
 80066ce:	bf0c      	ite	eq
 80066d0:	2301      	moveq	r3, #1
 80066d2:	2300      	movne	r3, #0
 80066d4:	b2db      	uxtb	r3, r3
 80066d6:	461a      	mov	r2, r3
 80066d8:	79fb      	ldrb	r3, [r7, #7]
 80066da:	429a      	cmp	r2, r3
 80066dc:	d09f      	beq.n	800661e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80066de:	2300      	movs	r3, #0
}
 80066e0:	4618      	mov	r0, r3
 80066e2:	3740      	adds	r7, #64	; 0x40
 80066e4:	46bd      	mov	sp, r7
 80066e6:	bd80      	pop	{r7, pc}

080066e8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80066e8:	b480      	push	{r7}
 80066ea:	b095      	sub	sp, #84	; 0x54
 80066ec:	af00      	add	r7, sp, #0
 80066ee:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	330c      	adds	r3, #12
 80066f6:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80066fa:	e853 3f00 	ldrex	r3, [r3]
 80066fe:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006700:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006702:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006706:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	330c      	adds	r3, #12
 800670e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006710:	643a      	str	r2, [r7, #64]	; 0x40
 8006712:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006714:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006716:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006718:	e841 2300 	strex	r3, r2, [r1]
 800671c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800671e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006720:	2b00      	cmp	r3, #0
 8006722:	d1e5      	bne.n	80066f0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	3314      	adds	r3, #20
 800672a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800672c:	6a3b      	ldr	r3, [r7, #32]
 800672e:	e853 3f00 	ldrex	r3, [r3]
 8006732:	61fb      	str	r3, [r7, #28]
   return(result);
 8006734:	69fb      	ldr	r3, [r7, #28]
 8006736:	f023 0301 	bic.w	r3, r3, #1
 800673a:	64bb      	str	r3, [r7, #72]	; 0x48
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	3314      	adds	r3, #20
 8006742:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006744:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006746:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006748:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800674a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800674c:	e841 2300 	strex	r3, r2, [r1]
 8006750:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006752:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006754:	2b00      	cmp	r3, #0
 8006756:	d1e5      	bne.n	8006724 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800675c:	2b01      	cmp	r3, #1
 800675e:	d119      	bne.n	8006794 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	330c      	adds	r3, #12
 8006766:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	e853 3f00 	ldrex	r3, [r3]
 800676e:	60bb      	str	r3, [r7, #8]
   return(result);
 8006770:	68bb      	ldr	r3, [r7, #8]
 8006772:	f023 0310 	bic.w	r3, r3, #16
 8006776:	647b      	str	r3, [r7, #68]	; 0x44
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	330c      	adds	r3, #12
 800677e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006780:	61ba      	str	r2, [r7, #24]
 8006782:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006784:	6979      	ldr	r1, [r7, #20]
 8006786:	69ba      	ldr	r2, [r7, #24]
 8006788:	e841 2300 	strex	r3, r2, [r1]
 800678c:	613b      	str	r3, [r7, #16]
   return(result);
 800678e:	693b      	ldr	r3, [r7, #16]
 8006790:	2b00      	cmp	r3, #0
 8006792:	d1e5      	bne.n	8006760 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	2220      	movs	r2, #32
 8006798:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	2200      	movs	r2, #0
 80067a0:	631a      	str	r2, [r3, #48]	; 0x30
}
 80067a2:	bf00      	nop
 80067a4:	3754      	adds	r7, #84	; 0x54
 80067a6:	46bd      	mov	sp, r7
 80067a8:	bc80      	pop	{r7}
 80067aa:	4770      	bx	lr

080067ac <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80067ac:	b580      	push	{r7, lr}
 80067ae:	b084      	sub	sp, #16
 80067b0:	af00      	add	r7, sp, #0
 80067b2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067b8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	2200      	movs	r2, #0
 80067be:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	2200      	movs	r2, #0
 80067c4:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80067c6:	68f8      	ldr	r0, [r7, #12]
 80067c8:	f7ff ff0c 	bl	80065e4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80067cc:	bf00      	nop
 80067ce:	3710      	adds	r7, #16
 80067d0:	46bd      	mov	sp, r7
 80067d2:	bd80      	pop	{r7, pc}

080067d4 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80067d4:	b480      	push	{r7}
 80067d6:	b085      	sub	sp, #20
 80067d8:	af00      	add	r7, sp, #0
 80067da:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80067e2:	b2db      	uxtb	r3, r3
 80067e4:	2b21      	cmp	r3, #33	; 0x21
 80067e6:	d13e      	bne.n	8006866 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	689b      	ldr	r3, [r3, #8]
 80067ec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80067f0:	d114      	bne.n	800681c <UART_Transmit_IT+0x48>
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	691b      	ldr	r3, [r3, #16]
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d110      	bne.n	800681c <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	6a1b      	ldr	r3, [r3, #32]
 80067fe:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	881b      	ldrh	r3, [r3, #0]
 8006804:	461a      	mov	r2, r3
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800680e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	6a1b      	ldr	r3, [r3, #32]
 8006814:	1c9a      	adds	r2, r3, #2
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	621a      	str	r2, [r3, #32]
 800681a:	e008      	b.n	800682e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	6a1b      	ldr	r3, [r3, #32]
 8006820:	1c59      	adds	r1, r3, #1
 8006822:	687a      	ldr	r2, [r7, #4]
 8006824:	6211      	str	r1, [r2, #32]
 8006826:	781a      	ldrb	r2, [r3, #0]
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006832:	b29b      	uxth	r3, r3
 8006834:	3b01      	subs	r3, #1
 8006836:	b29b      	uxth	r3, r3
 8006838:	687a      	ldr	r2, [r7, #4]
 800683a:	4619      	mov	r1, r3
 800683c:	84d1      	strh	r1, [r2, #38]	; 0x26
 800683e:	2b00      	cmp	r3, #0
 8006840:	d10f      	bne.n	8006862 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	68da      	ldr	r2, [r3, #12]
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006850:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	68da      	ldr	r2, [r3, #12]
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006860:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006862:	2300      	movs	r3, #0
 8006864:	e000      	b.n	8006868 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006866:	2302      	movs	r3, #2
  }
}
 8006868:	4618      	mov	r0, r3
 800686a:	3714      	adds	r7, #20
 800686c:	46bd      	mov	sp, r7
 800686e:	bc80      	pop	{r7}
 8006870:	4770      	bx	lr

08006872 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006872:	b580      	push	{r7, lr}
 8006874:	b082      	sub	sp, #8
 8006876:	af00      	add	r7, sp, #0
 8006878:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	68da      	ldr	r2, [r3, #12]
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006888:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	2220      	movs	r2, #32
 800688e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006892:	6878      	ldr	r0, [r7, #4]
 8006894:	f7ff fe94 	bl	80065c0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006898:	2300      	movs	r3, #0
}
 800689a:	4618      	mov	r0, r3
 800689c:	3708      	adds	r7, #8
 800689e:	46bd      	mov	sp, r7
 80068a0:	bd80      	pop	{r7, pc}

080068a2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80068a2:	b580      	push	{r7, lr}
 80068a4:	b08c      	sub	sp, #48	; 0x30
 80068a6:	af00      	add	r7, sp, #0
 80068a8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80068b0:	b2db      	uxtb	r3, r3
 80068b2:	2b22      	cmp	r3, #34	; 0x22
 80068b4:	f040 80ae 	bne.w	8006a14 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	689b      	ldr	r3, [r3, #8]
 80068bc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80068c0:	d117      	bne.n	80068f2 <UART_Receive_IT+0x50>
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	691b      	ldr	r3, [r3, #16]
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d113      	bne.n	80068f2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80068ca:	2300      	movs	r3, #0
 80068cc:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80068d2:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	685b      	ldr	r3, [r3, #4]
 80068da:	b29b      	uxth	r3, r3
 80068dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80068e0:	b29a      	uxth	r2, r3
 80068e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80068e4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80068ea:	1c9a      	adds	r2, r3, #2
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	629a      	str	r2, [r3, #40]	; 0x28
 80068f0:	e026      	b.n	8006940 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80068f6:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80068f8:	2300      	movs	r3, #0
 80068fa:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	689b      	ldr	r3, [r3, #8]
 8006900:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006904:	d007      	beq.n	8006916 <UART_Receive_IT+0x74>
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	689b      	ldr	r3, [r3, #8]
 800690a:	2b00      	cmp	r3, #0
 800690c:	d10a      	bne.n	8006924 <UART_Receive_IT+0x82>
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	691b      	ldr	r3, [r3, #16]
 8006912:	2b00      	cmp	r3, #0
 8006914:	d106      	bne.n	8006924 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	685b      	ldr	r3, [r3, #4]
 800691c:	b2da      	uxtb	r2, r3
 800691e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006920:	701a      	strb	r2, [r3, #0]
 8006922:	e008      	b.n	8006936 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	685b      	ldr	r3, [r3, #4]
 800692a:	b2db      	uxtb	r3, r3
 800692c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006930:	b2da      	uxtb	r2, r3
 8006932:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006934:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800693a:	1c5a      	adds	r2, r3, #1
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006944:	b29b      	uxth	r3, r3
 8006946:	3b01      	subs	r3, #1
 8006948:	b29b      	uxth	r3, r3
 800694a:	687a      	ldr	r2, [r7, #4]
 800694c:	4619      	mov	r1, r3
 800694e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006950:	2b00      	cmp	r3, #0
 8006952:	d15d      	bne.n	8006a10 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	68da      	ldr	r2, [r3, #12]
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	f022 0220 	bic.w	r2, r2, #32
 8006962:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	68da      	ldr	r2, [r3, #12]
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006972:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	695a      	ldr	r2, [r3, #20]
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	f022 0201 	bic.w	r2, r2, #1
 8006982:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	2220      	movs	r2, #32
 8006988:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	2200      	movs	r2, #0
 8006990:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006996:	2b01      	cmp	r3, #1
 8006998:	d135      	bne.n	8006a06 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	2200      	movs	r2, #0
 800699e:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	330c      	adds	r3, #12
 80069a6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069a8:	697b      	ldr	r3, [r7, #20]
 80069aa:	e853 3f00 	ldrex	r3, [r3]
 80069ae:	613b      	str	r3, [r7, #16]
   return(result);
 80069b0:	693b      	ldr	r3, [r7, #16]
 80069b2:	f023 0310 	bic.w	r3, r3, #16
 80069b6:	627b      	str	r3, [r7, #36]	; 0x24
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	330c      	adds	r3, #12
 80069be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80069c0:	623a      	str	r2, [r7, #32]
 80069c2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069c4:	69f9      	ldr	r1, [r7, #28]
 80069c6:	6a3a      	ldr	r2, [r7, #32]
 80069c8:	e841 2300 	strex	r3, r2, [r1]
 80069cc:	61bb      	str	r3, [r7, #24]
   return(result);
 80069ce:	69bb      	ldr	r3, [r7, #24]
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d1e5      	bne.n	80069a0 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	f003 0310 	and.w	r3, r3, #16
 80069de:	2b10      	cmp	r3, #16
 80069e0:	d10a      	bne.n	80069f8 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80069e2:	2300      	movs	r3, #0
 80069e4:	60fb      	str	r3, [r7, #12]
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	60fb      	str	r3, [r7, #12]
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	685b      	ldr	r3, [r3, #4]
 80069f4:	60fb      	str	r3, [r7, #12]
 80069f6:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80069fc:	4619      	mov	r1, r3
 80069fe:	6878      	ldr	r0, [r7, #4]
 8006a00:	f7ff fdf9 	bl	80065f6 <HAL_UARTEx_RxEventCallback>
 8006a04:	e002      	b.n	8006a0c <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006a06:	6878      	ldr	r0, [r7, #4]
 8006a08:	f7ff fde3 	bl	80065d2 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006a0c:	2300      	movs	r3, #0
 8006a0e:	e002      	b.n	8006a16 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8006a10:	2300      	movs	r3, #0
 8006a12:	e000      	b.n	8006a16 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8006a14:	2302      	movs	r3, #2
  }
}
 8006a16:	4618      	mov	r0, r3
 8006a18:	3730      	adds	r7, #48	; 0x30
 8006a1a:	46bd      	mov	sp, r7
 8006a1c:	bd80      	pop	{r7, pc}
	...

08006a20 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006a20:	b580      	push	{r7, lr}
 8006a22:	b084      	sub	sp, #16
 8006a24:	af00      	add	r7, sp, #0
 8006a26:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	691b      	ldr	r3, [r3, #16]
 8006a2e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	68da      	ldr	r2, [r3, #12]
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	430a      	orrs	r2, r1
 8006a3c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	689a      	ldr	r2, [r3, #8]
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	691b      	ldr	r3, [r3, #16]
 8006a46:	431a      	orrs	r2, r3
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	695b      	ldr	r3, [r3, #20]
 8006a4c:	4313      	orrs	r3, r2
 8006a4e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	68db      	ldr	r3, [r3, #12]
 8006a56:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8006a5a:	f023 030c 	bic.w	r3, r3, #12
 8006a5e:	687a      	ldr	r2, [r7, #4]
 8006a60:	6812      	ldr	r2, [r2, #0]
 8006a62:	68b9      	ldr	r1, [r7, #8]
 8006a64:	430b      	orrs	r3, r1
 8006a66:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	695b      	ldr	r3, [r3, #20]
 8006a6e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	699a      	ldr	r2, [r3, #24]
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	430a      	orrs	r2, r1
 8006a7c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	4a2c      	ldr	r2, [pc, #176]	; (8006b34 <UART_SetConfig+0x114>)
 8006a84:	4293      	cmp	r3, r2
 8006a86:	d103      	bne.n	8006a90 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8006a88:	f7fe fb76 	bl	8005178 <HAL_RCC_GetPCLK2Freq>
 8006a8c:	60f8      	str	r0, [r7, #12]
 8006a8e:	e002      	b.n	8006a96 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8006a90:	f7fe fb5e 	bl	8005150 <HAL_RCC_GetPCLK1Freq>
 8006a94:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006a96:	68fa      	ldr	r2, [r7, #12]
 8006a98:	4613      	mov	r3, r2
 8006a9a:	009b      	lsls	r3, r3, #2
 8006a9c:	4413      	add	r3, r2
 8006a9e:	009a      	lsls	r2, r3, #2
 8006aa0:	441a      	add	r2, r3
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	685b      	ldr	r3, [r3, #4]
 8006aa6:	009b      	lsls	r3, r3, #2
 8006aa8:	fbb2 f3f3 	udiv	r3, r2, r3
 8006aac:	4a22      	ldr	r2, [pc, #136]	; (8006b38 <UART_SetConfig+0x118>)
 8006aae:	fba2 2303 	umull	r2, r3, r2, r3
 8006ab2:	095b      	lsrs	r3, r3, #5
 8006ab4:	0119      	lsls	r1, r3, #4
 8006ab6:	68fa      	ldr	r2, [r7, #12]
 8006ab8:	4613      	mov	r3, r2
 8006aba:	009b      	lsls	r3, r3, #2
 8006abc:	4413      	add	r3, r2
 8006abe:	009a      	lsls	r2, r3, #2
 8006ac0:	441a      	add	r2, r3
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	685b      	ldr	r3, [r3, #4]
 8006ac6:	009b      	lsls	r3, r3, #2
 8006ac8:	fbb2 f2f3 	udiv	r2, r2, r3
 8006acc:	4b1a      	ldr	r3, [pc, #104]	; (8006b38 <UART_SetConfig+0x118>)
 8006ace:	fba3 0302 	umull	r0, r3, r3, r2
 8006ad2:	095b      	lsrs	r3, r3, #5
 8006ad4:	2064      	movs	r0, #100	; 0x64
 8006ad6:	fb00 f303 	mul.w	r3, r0, r3
 8006ada:	1ad3      	subs	r3, r2, r3
 8006adc:	011b      	lsls	r3, r3, #4
 8006ade:	3332      	adds	r3, #50	; 0x32
 8006ae0:	4a15      	ldr	r2, [pc, #84]	; (8006b38 <UART_SetConfig+0x118>)
 8006ae2:	fba2 2303 	umull	r2, r3, r2, r3
 8006ae6:	095b      	lsrs	r3, r3, #5
 8006ae8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006aec:	4419      	add	r1, r3
 8006aee:	68fa      	ldr	r2, [r7, #12]
 8006af0:	4613      	mov	r3, r2
 8006af2:	009b      	lsls	r3, r3, #2
 8006af4:	4413      	add	r3, r2
 8006af6:	009a      	lsls	r2, r3, #2
 8006af8:	441a      	add	r2, r3
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	685b      	ldr	r3, [r3, #4]
 8006afe:	009b      	lsls	r3, r3, #2
 8006b00:	fbb2 f2f3 	udiv	r2, r2, r3
 8006b04:	4b0c      	ldr	r3, [pc, #48]	; (8006b38 <UART_SetConfig+0x118>)
 8006b06:	fba3 0302 	umull	r0, r3, r3, r2
 8006b0a:	095b      	lsrs	r3, r3, #5
 8006b0c:	2064      	movs	r0, #100	; 0x64
 8006b0e:	fb00 f303 	mul.w	r3, r0, r3
 8006b12:	1ad3      	subs	r3, r2, r3
 8006b14:	011b      	lsls	r3, r3, #4
 8006b16:	3332      	adds	r3, #50	; 0x32
 8006b18:	4a07      	ldr	r2, [pc, #28]	; (8006b38 <UART_SetConfig+0x118>)
 8006b1a:	fba2 2303 	umull	r2, r3, r2, r3
 8006b1e:	095b      	lsrs	r3, r3, #5
 8006b20:	f003 020f 	and.w	r2, r3, #15
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	440a      	add	r2, r1
 8006b2a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8006b2c:	bf00      	nop
 8006b2e:	3710      	adds	r7, #16
 8006b30:	46bd      	mov	sp, r7
 8006b32:	bd80      	pop	{r7, pc}
 8006b34:	40013800 	.word	0x40013800
 8006b38:	51eb851f 	.word	0x51eb851f

08006b3c <__errno>:
 8006b3c:	4b01      	ldr	r3, [pc, #4]	; (8006b44 <__errno+0x8>)
 8006b3e:	6818      	ldr	r0, [r3, #0]
 8006b40:	4770      	bx	lr
 8006b42:	bf00      	nop
 8006b44:	20000090 	.word	0x20000090

08006b48 <__libc_init_array>:
 8006b48:	b570      	push	{r4, r5, r6, lr}
 8006b4a:	2600      	movs	r6, #0
 8006b4c:	4d0c      	ldr	r5, [pc, #48]	; (8006b80 <__libc_init_array+0x38>)
 8006b4e:	4c0d      	ldr	r4, [pc, #52]	; (8006b84 <__libc_init_array+0x3c>)
 8006b50:	1b64      	subs	r4, r4, r5
 8006b52:	10a4      	asrs	r4, r4, #2
 8006b54:	42a6      	cmp	r6, r4
 8006b56:	d109      	bne.n	8006b6c <__libc_init_array+0x24>
 8006b58:	f004 fe00 	bl	800b75c <_init>
 8006b5c:	2600      	movs	r6, #0
 8006b5e:	4d0a      	ldr	r5, [pc, #40]	; (8006b88 <__libc_init_array+0x40>)
 8006b60:	4c0a      	ldr	r4, [pc, #40]	; (8006b8c <__libc_init_array+0x44>)
 8006b62:	1b64      	subs	r4, r4, r5
 8006b64:	10a4      	asrs	r4, r4, #2
 8006b66:	42a6      	cmp	r6, r4
 8006b68:	d105      	bne.n	8006b76 <__libc_init_array+0x2e>
 8006b6a:	bd70      	pop	{r4, r5, r6, pc}
 8006b6c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006b70:	4798      	blx	r3
 8006b72:	3601      	adds	r6, #1
 8006b74:	e7ee      	b.n	8006b54 <__libc_init_array+0xc>
 8006b76:	f855 3b04 	ldr.w	r3, [r5], #4
 8006b7a:	4798      	blx	r3
 8006b7c:	3601      	adds	r6, #1
 8006b7e:	e7f2      	b.n	8006b66 <__libc_init_array+0x1e>
 8006b80:	0800bcec 	.word	0x0800bcec
 8006b84:	0800bcec 	.word	0x0800bcec
 8006b88:	0800bcec 	.word	0x0800bcec
 8006b8c:	0800bcf0 	.word	0x0800bcf0

08006b90 <memcmp>:
 8006b90:	b510      	push	{r4, lr}
 8006b92:	3901      	subs	r1, #1
 8006b94:	4402      	add	r2, r0
 8006b96:	4290      	cmp	r0, r2
 8006b98:	d101      	bne.n	8006b9e <memcmp+0xe>
 8006b9a:	2000      	movs	r0, #0
 8006b9c:	e005      	b.n	8006baa <memcmp+0x1a>
 8006b9e:	7803      	ldrb	r3, [r0, #0]
 8006ba0:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8006ba4:	42a3      	cmp	r3, r4
 8006ba6:	d001      	beq.n	8006bac <memcmp+0x1c>
 8006ba8:	1b18      	subs	r0, r3, r4
 8006baa:	bd10      	pop	{r4, pc}
 8006bac:	3001      	adds	r0, #1
 8006bae:	e7f2      	b.n	8006b96 <memcmp+0x6>

08006bb0 <memcpy>:
 8006bb0:	440a      	add	r2, r1
 8006bb2:	4291      	cmp	r1, r2
 8006bb4:	f100 33ff 	add.w	r3, r0, #4294967295
 8006bb8:	d100      	bne.n	8006bbc <memcpy+0xc>
 8006bba:	4770      	bx	lr
 8006bbc:	b510      	push	{r4, lr}
 8006bbe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006bc2:	4291      	cmp	r1, r2
 8006bc4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006bc8:	d1f9      	bne.n	8006bbe <memcpy+0xe>
 8006bca:	bd10      	pop	{r4, pc}

08006bcc <memset>:
 8006bcc:	4603      	mov	r3, r0
 8006bce:	4402      	add	r2, r0
 8006bd0:	4293      	cmp	r3, r2
 8006bd2:	d100      	bne.n	8006bd6 <memset+0xa>
 8006bd4:	4770      	bx	lr
 8006bd6:	f803 1b01 	strb.w	r1, [r3], #1
 8006bda:	e7f9      	b.n	8006bd0 <memset+0x4>

08006bdc <__cvt>:
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006be2:	461f      	mov	r7, r3
 8006be4:	bfbb      	ittet	lt
 8006be6:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8006bea:	461f      	movlt	r7, r3
 8006bec:	2300      	movge	r3, #0
 8006bee:	232d      	movlt	r3, #45	; 0x2d
 8006bf0:	b088      	sub	sp, #32
 8006bf2:	4614      	mov	r4, r2
 8006bf4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006bf6:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8006bf8:	7013      	strb	r3, [r2, #0]
 8006bfa:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006bfc:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8006c00:	f023 0820 	bic.w	r8, r3, #32
 8006c04:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006c08:	d005      	beq.n	8006c16 <__cvt+0x3a>
 8006c0a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006c0e:	d100      	bne.n	8006c12 <__cvt+0x36>
 8006c10:	3501      	adds	r5, #1
 8006c12:	2302      	movs	r3, #2
 8006c14:	e000      	b.n	8006c18 <__cvt+0x3c>
 8006c16:	2303      	movs	r3, #3
 8006c18:	aa07      	add	r2, sp, #28
 8006c1a:	9204      	str	r2, [sp, #16]
 8006c1c:	aa06      	add	r2, sp, #24
 8006c1e:	e9cd a202 	strd	sl, r2, [sp, #8]
 8006c22:	e9cd 3500 	strd	r3, r5, [sp]
 8006c26:	4622      	mov	r2, r4
 8006c28:	463b      	mov	r3, r7
 8006c2a:	f001 fd85 	bl	8008738 <_dtoa_r>
 8006c2e:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006c32:	4606      	mov	r6, r0
 8006c34:	d102      	bne.n	8006c3c <__cvt+0x60>
 8006c36:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006c38:	07db      	lsls	r3, r3, #31
 8006c3a:	d522      	bpl.n	8006c82 <__cvt+0xa6>
 8006c3c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006c40:	eb06 0905 	add.w	r9, r6, r5
 8006c44:	d110      	bne.n	8006c68 <__cvt+0x8c>
 8006c46:	7833      	ldrb	r3, [r6, #0]
 8006c48:	2b30      	cmp	r3, #48	; 0x30
 8006c4a:	d10a      	bne.n	8006c62 <__cvt+0x86>
 8006c4c:	2200      	movs	r2, #0
 8006c4e:	2300      	movs	r3, #0
 8006c50:	4620      	mov	r0, r4
 8006c52:	4639      	mov	r1, r7
 8006c54:	f7f9 fea8 	bl	80009a8 <__aeabi_dcmpeq>
 8006c58:	b918      	cbnz	r0, 8006c62 <__cvt+0x86>
 8006c5a:	f1c5 0501 	rsb	r5, r5, #1
 8006c5e:	f8ca 5000 	str.w	r5, [sl]
 8006c62:	f8da 3000 	ldr.w	r3, [sl]
 8006c66:	4499      	add	r9, r3
 8006c68:	2200      	movs	r2, #0
 8006c6a:	2300      	movs	r3, #0
 8006c6c:	4620      	mov	r0, r4
 8006c6e:	4639      	mov	r1, r7
 8006c70:	f7f9 fe9a 	bl	80009a8 <__aeabi_dcmpeq>
 8006c74:	b108      	cbz	r0, 8006c7a <__cvt+0x9e>
 8006c76:	f8cd 901c 	str.w	r9, [sp, #28]
 8006c7a:	2230      	movs	r2, #48	; 0x30
 8006c7c:	9b07      	ldr	r3, [sp, #28]
 8006c7e:	454b      	cmp	r3, r9
 8006c80:	d307      	bcc.n	8006c92 <__cvt+0xb6>
 8006c82:	4630      	mov	r0, r6
 8006c84:	9b07      	ldr	r3, [sp, #28]
 8006c86:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006c88:	1b9b      	subs	r3, r3, r6
 8006c8a:	6013      	str	r3, [r2, #0]
 8006c8c:	b008      	add	sp, #32
 8006c8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c92:	1c59      	adds	r1, r3, #1
 8006c94:	9107      	str	r1, [sp, #28]
 8006c96:	701a      	strb	r2, [r3, #0]
 8006c98:	e7f0      	b.n	8006c7c <__cvt+0xa0>

08006c9a <__exponent>:
 8006c9a:	4603      	mov	r3, r0
 8006c9c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006c9e:	2900      	cmp	r1, #0
 8006ca0:	f803 2b02 	strb.w	r2, [r3], #2
 8006ca4:	bfb6      	itet	lt
 8006ca6:	222d      	movlt	r2, #45	; 0x2d
 8006ca8:	222b      	movge	r2, #43	; 0x2b
 8006caa:	4249      	neglt	r1, r1
 8006cac:	2909      	cmp	r1, #9
 8006cae:	7042      	strb	r2, [r0, #1]
 8006cb0:	dd2b      	ble.n	8006d0a <__exponent+0x70>
 8006cb2:	f10d 0407 	add.w	r4, sp, #7
 8006cb6:	46a4      	mov	ip, r4
 8006cb8:	270a      	movs	r7, #10
 8006cba:	fb91 f6f7 	sdiv	r6, r1, r7
 8006cbe:	460a      	mov	r2, r1
 8006cc0:	46a6      	mov	lr, r4
 8006cc2:	fb07 1516 	mls	r5, r7, r6, r1
 8006cc6:	2a63      	cmp	r2, #99	; 0x63
 8006cc8:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8006ccc:	4631      	mov	r1, r6
 8006cce:	f104 34ff 	add.w	r4, r4, #4294967295
 8006cd2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8006cd6:	dcf0      	bgt.n	8006cba <__exponent+0x20>
 8006cd8:	3130      	adds	r1, #48	; 0x30
 8006cda:	f1ae 0502 	sub.w	r5, lr, #2
 8006cde:	f804 1c01 	strb.w	r1, [r4, #-1]
 8006ce2:	4629      	mov	r1, r5
 8006ce4:	1c44      	adds	r4, r0, #1
 8006ce6:	4561      	cmp	r1, ip
 8006ce8:	d30a      	bcc.n	8006d00 <__exponent+0x66>
 8006cea:	f10d 0209 	add.w	r2, sp, #9
 8006cee:	eba2 020e 	sub.w	r2, r2, lr
 8006cf2:	4565      	cmp	r5, ip
 8006cf4:	bf88      	it	hi
 8006cf6:	2200      	movhi	r2, #0
 8006cf8:	4413      	add	r3, r2
 8006cfa:	1a18      	subs	r0, r3, r0
 8006cfc:	b003      	add	sp, #12
 8006cfe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006d00:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006d04:	f804 2f01 	strb.w	r2, [r4, #1]!
 8006d08:	e7ed      	b.n	8006ce6 <__exponent+0x4c>
 8006d0a:	2330      	movs	r3, #48	; 0x30
 8006d0c:	3130      	adds	r1, #48	; 0x30
 8006d0e:	7083      	strb	r3, [r0, #2]
 8006d10:	70c1      	strb	r1, [r0, #3]
 8006d12:	1d03      	adds	r3, r0, #4
 8006d14:	e7f1      	b.n	8006cfa <__exponent+0x60>
	...

08006d18 <_printf_float>:
 8006d18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d1c:	b091      	sub	sp, #68	; 0x44
 8006d1e:	460c      	mov	r4, r1
 8006d20:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8006d24:	4616      	mov	r6, r2
 8006d26:	461f      	mov	r7, r3
 8006d28:	4605      	mov	r5, r0
 8006d2a:	f002 fe59 	bl	80099e0 <_localeconv_r>
 8006d2e:	6803      	ldr	r3, [r0, #0]
 8006d30:	4618      	mov	r0, r3
 8006d32:	9309      	str	r3, [sp, #36]	; 0x24
 8006d34:	f7f9 fa0c 	bl	8000150 <strlen>
 8006d38:	2300      	movs	r3, #0
 8006d3a:	930e      	str	r3, [sp, #56]	; 0x38
 8006d3c:	f8d8 3000 	ldr.w	r3, [r8]
 8006d40:	900a      	str	r0, [sp, #40]	; 0x28
 8006d42:	3307      	adds	r3, #7
 8006d44:	f023 0307 	bic.w	r3, r3, #7
 8006d48:	f103 0208 	add.w	r2, r3, #8
 8006d4c:	f894 9018 	ldrb.w	r9, [r4, #24]
 8006d50:	f8d4 b000 	ldr.w	fp, [r4]
 8006d54:	f8c8 2000 	str.w	r2, [r8]
 8006d58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d5c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006d60:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8006d64:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8006d68:	930b      	str	r3, [sp, #44]	; 0x2c
 8006d6a:	f04f 32ff 	mov.w	r2, #4294967295
 8006d6e:	4640      	mov	r0, r8
 8006d70:	4b9c      	ldr	r3, [pc, #624]	; (8006fe4 <_printf_float+0x2cc>)
 8006d72:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006d74:	f7f9 fe4a 	bl	8000a0c <__aeabi_dcmpun>
 8006d78:	bb70      	cbnz	r0, 8006dd8 <_printf_float+0xc0>
 8006d7a:	f04f 32ff 	mov.w	r2, #4294967295
 8006d7e:	4640      	mov	r0, r8
 8006d80:	4b98      	ldr	r3, [pc, #608]	; (8006fe4 <_printf_float+0x2cc>)
 8006d82:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006d84:	f7f9 fe24 	bl	80009d0 <__aeabi_dcmple>
 8006d88:	bb30      	cbnz	r0, 8006dd8 <_printf_float+0xc0>
 8006d8a:	2200      	movs	r2, #0
 8006d8c:	2300      	movs	r3, #0
 8006d8e:	4640      	mov	r0, r8
 8006d90:	4651      	mov	r1, sl
 8006d92:	f7f9 fe13 	bl	80009bc <__aeabi_dcmplt>
 8006d96:	b110      	cbz	r0, 8006d9e <_printf_float+0x86>
 8006d98:	232d      	movs	r3, #45	; 0x2d
 8006d9a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006d9e:	4b92      	ldr	r3, [pc, #584]	; (8006fe8 <_printf_float+0x2d0>)
 8006da0:	4892      	ldr	r0, [pc, #584]	; (8006fec <_printf_float+0x2d4>)
 8006da2:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8006da6:	bf94      	ite	ls
 8006da8:	4698      	movls	r8, r3
 8006daa:	4680      	movhi	r8, r0
 8006dac:	2303      	movs	r3, #3
 8006dae:	f04f 0a00 	mov.w	sl, #0
 8006db2:	6123      	str	r3, [r4, #16]
 8006db4:	f02b 0304 	bic.w	r3, fp, #4
 8006db8:	6023      	str	r3, [r4, #0]
 8006dba:	4633      	mov	r3, r6
 8006dbc:	4621      	mov	r1, r4
 8006dbe:	4628      	mov	r0, r5
 8006dc0:	9700      	str	r7, [sp, #0]
 8006dc2:	aa0f      	add	r2, sp, #60	; 0x3c
 8006dc4:	f000 f9d4 	bl	8007170 <_printf_common>
 8006dc8:	3001      	adds	r0, #1
 8006dca:	f040 8090 	bne.w	8006eee <_printf_float+0x1d6>
 8006dce:	f04f 30ff 	mov.w	r0, #4294967295
 8006dd2:	b011      	add	sp, #68	; 0x44
 8006dd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006dd8:	4642      	mov	r2, r8
 8006dda:	4653      	mov	r3, sl
 8006ddc:	4640      	mov	r0, r8
 8006dde:	4651      	mov	r1, sl
 8006de0:	f7f9 fe14 	bl	8000a0c <__aeabi_dcmpun>
 8006de4:	b148      	cbz	r0, 8006dfa <_printf_float+0xe2>
 8006de6:	f1ba 0f00 	cmp.w	sl, #0
 8006dea:	bfb8      	it	lt
 8006dec:	232d      	movlt	r3, #45	; 0x2d
 8006dee:	4880      	ldr	r0, [pc, #512]	; (8006ff0 <_printf_float+0x2d8>)
 8006df0:	bfb8      	it	lt
 8006df2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006df6:	4b7f      	ldr	r3, [pc, #508]	; (8006ff4 <_printf_float+0x2dc>)
 8006df8:	e7d3      	b.n	8006da2 <_printf_float+0x8a>
 8006dfa:	6863      	ldr	r3, [r4, #4]
 8006dfc:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8006e00:	1c5a      	adds	r2, r3, #1
 8006e02:	d142      	bne.n	8006e8a <_printf_float+0x172>
 8006e04:	2306      	movs	r3, #6
 8006e06:	6063      	str	r3, [r4, #4]
 8006e08:	2200      	movs	r2, #0
 8006e0a:	9206      	str	r2, [sp, #24]
 8006e0c:	aa0e      	add	r2, sp, #56	; 0x38
 8006e0e:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8006e12:	aa0d      	add	r2, sp, #52	; 0x34
 8006e14:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8006e18:	9203      	str	r2, [sp, #12]
 8006e1a:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8006e1e:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8006e22:	6023      	str	r3, [r4, #0]
 8006e24:	6863      	ldr	r3, [r4, #4]
 8006e26:	4642      	mov	r2, r8
 8006e28:	9300      	str	r3, [sp, #0]
 8006e2a:	4628      	mov	r0, r5
 8006e2c:	4653      	mov	r3, sl
 8006e2e:	910b      	str	r1, [sp, #44]	; 0x2c
 8006e30:	f7ff fed4 	bl	8006bdc <__cvt>
 8006e34:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006e36:	4680      	mov	r8, r0
 8006e38:	2947      	cmp	r1, #71	; 0x47
 8006e3a:	990d      	ldr	r1, [sp, #52]	; 0x34
 8006e3c:	d108      	bne.n	8006e50 <_printf_float+0x138>
 8006e3e:	1cc8      	adds	r0, r1, #3
 8006e40:	db02      	blt.n	8006e48 <_printf_float+0x130>
 8006e42:	6863      	ldr	r3, [r4, #4]
 8006e44:	4299      	cmp	r1, r3
 8006e46:	dd40      	ble.n	8006eca <_printf_float+0x1b2>
 8006e48:	f1a9 0902 	sub.w	r9, r9, #2
 8006e4c:	fa5f f989 	uxtb.w	r9, r9
 8006e50:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8006e54:	d81f      	bhi.n	8006e96 <_printf_float+0x17e>
 8006e56:	464a      	mov	r2, r9
 8006e58:	3901      	subs	r1, #1
 8006e5a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006e5e:	910d      	str	r1, [sp, #52]	; 0x34
 8006e60:	f7ff ff1b 	bl	8006c9a <__exponent>
 8006e64:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006e66:	4682      	mov	sl, r0
 8006e68:	1813      	adds	r3, r2, r0
 8006e6a:	2a01      	cmp	r2, #1
 8006e6c:	6123      	str	r3, [r4, #16]
 8006e6e:	dc02      	bgt.n	8006e76 <_printf_float+0x15e>
 8006e70:	6822      	ldr	r2, [r4, #0]
 8006e72:	07d2      	lsls	r2, r2, #31
 8006e74:	d501      	bpl.n	8006e7a <_printf_float+0x162>
 8006e76:	3301      	adds	r3, #1
 8006e78:	6123      	str	r3, [r4, #16]
 8006e7a:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d09b      	beq.n	8006dba <_printf_float+0xa2>
 8006e82:	232d      	movs	r3, #45	; 0x2d
 8006e84:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006e88:	e797      	b.n	8006dba <_printf_float+0xa2>
 8006e8a:	2947      	cmp	r1, #71	; 0x47
 8006e8c:	d1bc      	bne.n	8006e08 <_printf_float+0xf0>
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d1ba      	bne.n	8006e08 <_printf_float+0xf0>
 8006e92:	2301      	movs	r3, #1
 8006e94:	e7b7      	b.n	8006e06 <_printf_float+0xee>
 8006e96:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8006e9a:	d118      	bne.n	8006ece <_printf_float+0x1b6>
 8006e9c:	2900      	cmp	r1, #0
 8006e9e:	6863      	ldr	r3, [r4, #4]
 8006ea0:	dd0b      	ble.n	8006eba <_printf_float+0x1a2>
 8006ea2:	6121      	str	r1, [r4, #16]
 8006ea4:	b913      	cbnz	r3, 8006eac <_printf_float+0x194>
 8006ea6:	6822      	ldr	r2, [r4, #0]
 8006ea8:	07d0      	lsls	r0, r2, #31
 8006eaa:	d502      	bpl.n	8006eb2 <_printf_float+0x19a>
 8006eac:	3301      	adds	r3, #1
 8006eae:	440b      	add	r3, r1
 8006eb0:	6123      	str	r3, [r4, #16]
 8006eb2:	f04f 0a00 	mov.w	sl, #0
 8006eb6:	65a1      	str	r1, [r4, #88]	; 0x58
 8006eb8:	e7df      	b.n	8006e7a <_printf_float+0x162>
 8006eba:	b913      	cbnz	r3, 8006ec2 <_printf_float+0x1aa>
 8006ebc:	6822      	ldr	r2, [r4, #0]
 8006ebe:	07d2      	lsls	r2, r2, #31
 8006ec0:	d501      	bpl.n	8006ec6 <_printf_float+0x1ae>
 8006ec2:	3302      	adds	r3, #2
 8006ec4:	e7f4      	b.n	8006eb0 <_printf_float+0x198>
 8006ec6:	2301      	movs	r3, #1
 8006ec8:	e7f2      	b.n	8006eb0 <_printf_float+0x198>
 8006eca:	f04f 0967 	mov.w	r9, #103	; 0x67
 8006ece:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006ed0:	4299      	cmp	r1, r3
 8006ed2:	db05      	blt.n	8006ee0 <_printf_float+0x1c8>
 8006ed4:	6823      	ldr	r3, [r4, #0]
 8006ed6:	6121      	str	r1, [r4, #16]
 8006ed8:	07d8      	lsls	r0, r3, #31
 8006eda:	d5ea      	bpl.n	8006eb2 <_printf_float+0x19a>
 8006edc:	1c4b      	adds	r3, r1, #1
 8006ede:	e7e7      	b.n	8006eb0 <_printf_float+0x198>
 8006ee0:	2900      	cmp	r1, #0
 8006ee2:	bfcc      	ite	gt
 8006ee4:	2201      	movgt	r2, #1
 8006ee6:	f1c1 0202 	rsble	r2, r1, #2
 8006eea:	4413      	add	r3, r2
 8006eec:	e7e0      	b.n	8006eb0 <_printf_float+0x198>
 8006eee:	6823      	ldr	r3, [r4, #0]
 8006ef0:	055a      	lsls	r2, r3, #21
 8006ef2:	d407      	bmi.n	8006f04 <_printf_float+0x1ec>
 8006ef4:	6923      	ldr	r3, [r4, #16]
 8006ef6:	4642      	mov	r2, r8
 8006ef8:	4631      	mov	r1, r6
 8006efa:	4628      	mov	r0, r5
 8006efc:	47b8      	blx	r7
 8006efe:	3001      	adds	r0, #1
 8006f00:	d12b      	bne.n	8006f5a <_printf_float+0x242>
 8006f02:	e764      	b.n	8006dce <_printf_float+0xb6>
 8006f04:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8006f08:	f240 80dd 	bls.w	80070c6 <_printf_float+0x3ae>
 8006f0c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006f10:	2200      	movs	r2, #0
 8006f12:	2300      	movs	r3, #0
 8006f14:	f7f9 fd48 	bl	80009a8 <__aeabi_dcmpeq>
 8006f18:	2800      	cmp	r0, #0
 8006f1a:	d033      	beq.n	8006f84 <_printf_float+0x26c>
 8006f1c:	2301      	movs	r3, #1
 8006f1e:	4631      	mov	r1, r6
 8006f20:	4628      	mov	r0, r5
 8006f22:	4a35      	ldr	r2, [pc, #212]	; (8006ff8 <_printf_float+0x2e0>)
 8006f24:	47b8      	blx	r7
 8006f26:	3001      	adds	r0, #1
 8006f28:	f43f af51 	beq.w	8006dce <_printf_float+0xb6>
 8006f2c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006f30:	429a      	cmp	r2, r3
 8006f32:	db02      	blt.n	8006f3a <_printf_float+0x222>
 8006f34:	6823      	ldr	r3, [r4, #0]
 8006f36:	07d8      	lsls	r0, r3, #31
 8006f38:	d50f      	bpl.n	8006f5a <_printf_float+0x242>
 8006f3a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006f3e:	4631      	mov	r1, r6
 8006f40:	4628      	mov	r0, r5
 8006f42:	47b8      	blx	r7
 8006f44:	3001      	adds	r0, #1
 8006f46:	f43f af42 	beq.w	8006dce <_printf_float+0xb6>
 8006f4a:	f04f 0800 	mov.w	r8, #0
 8006f4e:	f104 091a 	add.w	r9, r4, #26
 8006f52:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006f54:	3b01      	subs	r3, #1
 8006f56:	4543      	cmp	r3, r8
 8006f58:	dc09      	bgt.n	8006f6e <_printf_float+0x256>
 8006f5a:	6823      	ldr	r3, [r4, #0]
 8006f5c:	079b      	lsls	r3, r3, #30
 8006f5e:	f100 8102 	bmi.w	8007166 <_printf_float+0x44e>
 8006f62:	68e0      	ldr	r0, [r4, #12]
 8006f64:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006f66:	4298      	cmp	r0, r3
 8006f68:	bfb8      	it	lt
 8006f6a:	4618      	movlt	r0, r3
 8006f6c:	e731      	b.n	8006dd2 <_printf_float+0xba>
 8006f6e:	2301      	movs	r3, #1
 8006f70:	464a      	mov	r2, r9
 8006f72:	4631      	mov	r1, r6
 8006f74:	4628      	mov	r0, r5
 8006f76:	47b8      	blx	r7
 8006f78:	3001      	adds	r0, #1
 8006f7a:	f43f af28 	beq.w	8006dce <_printf_float+0xb6>
 8006f7e:	f108 0801 	add.w	r8, r8, #1
 8006f82:	e7e6      	b.n	8006f52 <_printf_float+0x23a>
 8006f84:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	dc38      	bgt.n	8006ffc <_printf_float+0x2e4>
 8006f8a:	2301      	movs	r3, #1
 8006f8c:	4631      	mov	r1, r6
 8006f8e:	4628      	mov	r0, r5
 8006f90:	4a19      	ldr	r2, [pc, #100]	; (8006ff8 <_printf_float+0x2e0>)
 8006f92:	47b8      	blx	r7
 8006f94:	3001      	adds	r0, #1
 8006f96:	f43f af1a 	beq.w	8006dce <_printf_float+0xb6>
 8006f9a:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006f9e:	4313      	orrs	r3, r2
 8006fa0:	d102      	bne.n	8006fa8 <_printf_float+0x290>
 8006fa2:	6823      	ldr	r3, [r4, #0]
 8006fa4:	07d9      	lsls	r1, r3, #31
 8006fa6:	d5d8      	bpl.n	8006f5a <_printf_float+0x242>
 8006fa8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006fac:	4631      	mov	r1, r6
 8006fae:	4628      	mov	r0, r5
 8006fb0:	47b8      	blx	r7
 8006fb2:	3001      	adds	r0, #1
 8006fb4:	f43f af0b 	beq.w	8006dce <_printf_float+0xb6>
 8006fb8:	f04f 0900 	mov.w	r9, #0
 8006fbc:	f104 0a1a 	add.w	sl, r4, #26
 8006fc0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006fc2:	425b      	negs	r3, r3
 8006fc4:	454b      	cmp	r3, r9
 8006fc6:	dc01      	bgt.n	8006fcc <_printf_float+0x2b4>
 8006fc8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006fca:	e794      	b.n	8006ef6 <_printf_float+0x1de>
 8006fcc:	2301      	movs	r3, #1
 8006fce:	4652      	mov	r2, sl
 8006fd0:	4631      	mov	r1, r6
 8006fd2:	4628      	mov	r0, r5
 8006fd4:	47b8      	blx	r7
 8006fd6:	3001      	adds	r0, #1
 8006fd8:	f43f aef9 	beq.w	8006dce <_printf_float+0xb6>
 8006fdc:	f109 0901 	add.w	r9, r9, #1
 8006fe0:	e7ee      	b.n	8006fc0 <_printf_float+0x2a8>
 8006fe2:	bf00      	nop
 8006fe4:	7fefffff 	.word	0x7fefffff
 8006fe8:	0800b848 	.word	0x0800b848
 8006fec:	0800b84c 	.word	0x0800b84c
 8006ff0:	0800b854 	.word	0x0800b854
 8006ff4:	0800b850 	.word	0x0800b850
 8006ff8:	0800b858 	.word	0x0800b858
 8006ffc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006ffe:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007000:	429a      	cmp	r2, r3
 8007002:	bfa8      	it	ge
 8007004:	461a      	movge	r2, r3
 8007006:	2a00      	cmp	r2, #0
 8007008:	4691      	mov	r9, r2
 800700a:	dc37      	bgt.n	800707c <_printf_float+0x364>
 800700c:	f04f 0b00 	mov.w	fp, #0
 8007010:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007014:	f104 021a 	add.w	r2, r4, #26
 8007018:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800701c:	ebaa 0309 	sub.w	r3, sl, r9
 8007020:	455b      	cmp	r3, fp
 8007022:	dc33      	bgt.n	800708c <_printf_float+0x374>
 8007024:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8007028:	429a      	cmp	r2, r3
 800702a:	db3b      	blt.n	80070a4 <_printf_float+0x38c>
 800702c:	6823      	ldr	r3, [r4, #0]
 800702e:	07da      	lsls	r2, r3, #31
 8007030:	d438      	bmi.n	80070a4 <_printf_float+0x38c>
 8007032:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007034:	990d      	ldr	r1, [sp, #52]	; 0x34
 8007036:	eba3 020a 	sub.w	r2, r3, sl
 800703a:	eba3 0901 	sub.w	r9, r3, r1
 800703e:	4591      	cmp	r9, r2
 8007040:	bfa8      	it	ge
 8007042:	4691      	movge	r9, r2
 8007044:	f1b9 0f00 	cmp.w	r9, #0
 8007048:	dc34      	bgt.n	80070b4 <_printf_float+0x39c>
 800704a:	f04f 0800 	mov.w	r8, #0
 800704e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007052:	f104 0a1a 	add.w	sl, r4, #26
 8007056:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800705a:	1a9b      	subs	r3, r3, r2
 800705c:	eba3 0309 	sub.w	r3, r3, r9
 8007060:	4543      	cmp	r3, r8
 8007062:	f77f af7a 	ble.w	8006f5a <_printf_float+0x242>
 8007066:	2301      	movs	r3, #1
 8007068:	4652      	mov	r2, sl
 800706a:	4631      	mov	r1, r6
 800706c:	4628      	mov	r0, r5
 800706e:	47b8      	blx	r7
 8007070:	3001      	adds	r0, #1
 8007072:	f43f aeac 	beq.w	8006dce <_printf_float+0xb6>
 8007076:	f108 0801 	add.w	r8, r8, #1
 800707a:	e7ec      	b.n	8007056 <_printf_float+0x33e>
 800707c:	4613      	mov	r3, r2
 800707e:	4631      	mov	r1, r6
 8007080:	4642      	mov	r2, r8
 8007082:	4628      	mov	r0, r5
 8007084:	47b8      	blx	r7
 8007086:	3001      	adds	r0, #1
 8007088:	d1c0      	bne.n	800700c <_printf_float+0x2f4>
 800708a:	e6a0      	b.n	8006dce <_printf_float+0xb6>
 800708c:	2301      	movs	r3, #1
 800708e:	4631      	mov	r1, r6
 8007090:	4628      	mov	r0, r5
 8007092:	920b      	str	r2, [sp, #44]	; 0x2c
 8007094:	47b8      	blx	r7
 8007096:	3001      	adds	r0, #1
 8007098:	f43f ae99 	beq.w	8006dce <_printf_float+0xb6>
 800709c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800709e:	f10b 0b01 	add.w	fp, fp, #1
 80070a2:	e7b9      	b.n	8007018 <_printf_float+0x300>
 80070a4:	4631      	mov	r1, r6
 80070a6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80070aa:	4628      	mov	r0, r5
 80070ac:	47b8      	blx	r7
 80070ae:	3001      	adds	r0, #1
 80070b0:	d1bf      	bne.n	8007032 <_printf_float+0x31a>
 80070b2:	e68c      	b.n	8006dce <_printf_float+0xb6>
 80070b4:	464b      	mov	r3, r9
 80070b6:	4631      	mov	r1, r6
 80070b8:	4628      	mov	r0, r5
 80070ba:	eb08 020a 	add.w	r2, r8, sl
 80070be:	47b8      	blx	r7
 80070c0:	3001      	adds	r0, #1
 80070c2:	d1c2      	bne.n	800704a <_printf_float+0x332>
 80070c4:	e683      	b.n	8006dce <_printf_float+0xb6>
 80070c6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80070c8:	2a01      	cmp	r2, #1
 80070ca:	dc01      	bgt.n	80070d0 <_printf_float+0x3b8>
 80070cc:	07db      	lsls	r3, r3, #31
 80070ce:	d537      	bpl.n	8007140 <_printf_float+0x428>
 80070d0:	2301      	movs	r3, #1
 80070d2:	4642      	mov	r2, r8
 80070d4:	4631      	mov	r1, r6
 80070d6:	4628      	mov	r0, r5
 80070d8:	47b8      	blx	r7
 80070da:	3001      	adds	r0, #1
 80070dc:	f43f ae77 	beq.w	8006dce <_printf_float+0xb6>
 80070e0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80070e4:	4631      	mov	r1, r6
 80070e6:	4628      	mov	r0, r5
 80070e8:	47b8      	blx	r7
 80070ea:	3001      	adds	r0, #1
 80070ec:	f43f ae6f 	beq.w	8006dce <_printf_float+0xb6>
 80070f0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80070f4:	2200      	movs	r2, #0
 80070f6:	2300      	movs	r3, #0
 80070f8:	f7f9 fc56 	bl	80009a8 <__aeabi_dcmpeq>
 80070fc:	b9d8      	cbnz	r0, 8007136 <_printf_float+0x41e>
 80070fe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007100:	f108 0201 	add.w	r2, r8, #1
 8007104:	3b01      	subs	r3, #1
 8007106:	4631      	mov	r1, r6
 8007108:	4628      	mov	r0, r5
 800710a:	47b8      	blx	r7
 800710c:	3001      	adds	r0, #1
 800710e:	d10e      	bne.n	800712e <_printf_float+0x416>
 8007110:	e65d      	b.n	8006dce <_printf_float+0xb6>
 8007112:	2301      	movs	r3, #1
 8007114:	464a      	mov	r2, r9
 8007116:	4631      	mov	r1, r6
 8007118:	4628      	mov	r0, r5
 800711a:	47b8      	blx	r7
 800711c:	3001      	adds	r0, #1
 800711e:	f43f ae56 	beq.w	8006dce <_printf_float+0xb6>
 8007122:	f108 0801 	add.w	r8, r8, #1
 8007126:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007128:	3b01      	subs	r3, #1
 800712a:	4543      	cmp	r3, r8
 800712c:	dcf1      	bgt.n	8007112 <_printf_float+0x3fa>
 800712e:	4653      	mov	r3, sl
 8007130:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007134:	e6e0      	b.n	8006ef8 <_printf_float+0x1e0>
 8007136:	f04f 0800 	mov.w	r8, #0
 800713a:	f104 091a 	add.w	r9, r4, #26
 800713e:	e7f2      	b.n	8007126 <_printf_float+0x40e>
 8007140:	2301      	movs	r3, #1
 8007142:	4642      	mov	r2, r8
 8007144:	e7df      	b.n	8007106 <_printf_float+0x3ee>
 8007146:	2301      	movs	r3, #1
 8007148:	464a      	mov	r2, r9
 800714a:	4631      	mov	r1, r6
 800714c:	4628      	mov	r0, r5
 800714e:	47b8      	blx	r7
 8007150:	3001      	adds	r0, #1
 8007152:	f43f ae3c 	beq.w	8006dce <_printf_float+0xb6>
 8007156:	f108 0801 	add.w	r8, r8, #1
 800715a:	68e3      	ldr	r3, [r4, #12]
 800715c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800715e:	1a5b      	subs	r3, r3, r1
 8007160:	4543      	cmp	r3, r8
 8007162:	dcf0      	bgt.n	8007146 <_printf_float+0x42e>
 8007164:	e6fd      	b.n	8006f62 <_printf_float+0x24a>
 8007166:	f04f 0800 	mov.w	r8, #0
 800716a:	f104 0919 	add.w	r9, r4, #25
 800716e:	e7f4      	b.n	800715a <_printf_float+0x442>

08007170 <_printf_common>:
 8007170:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007174:	4616      	mov	r6, r2
 8007176:	4699      	mov	r9, r3
 8007178:	688a      	ldr	r2, [r1, #8]
 800717a:	690b      	ldr	r3, [r1, #16]
 800717c:	4607      	mov	r7, r0
 800717e:	4293      	cmp	r3, r2
 8007180:	bfb8      	it	lt
 8007182:	4613      	movlt	r3, r2
 8007184:	6033      	str	r3, [r6, #0]
 8007186:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800718a:	460c      	mov	r4, r1
 800718c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007190:	b10a      	cbz	r2, 8007196 <_printf_common+0x26>
 8007192:	3301      	adds	r3, #1
 8007194:	6033      	str	r3, [r6, #0]
 8007196:	6823      	ldr	r3, [r4, #0]
 8007198:	0699      	lsls	r1, r3, #26
 800719a:	bf42      	ittt	mi
 800719c:	6833      	ldrmi	r3, [r6, #0]
 800719e:	3302      	addmi	r3, #2
 80071a0:	6033      	strmi	r3, [r6, #0]
 80071a2:	6825      	ldr	r5, [r4, #0]
 80071a4:	f015 0506 	ands.w	r5, r5, #6
 80071a8:	d106      	bne.n	80071b8 <_printf_common+0x48>
 80071aa:	f104 0a19 	add.w	sl, r4, #25
 80071ae:	68e3      	ldr	r3, [r4, #12]
 80071b0:	6832      	ldr	r2, [r6, #0]
 80071b2:	1a9b      	subs	r3, r3, r2
 80071b4:	42ab      	cmp	r3, r5
 80071b6:	dc28      	bgt.n	800720a <_printf_common+0x9a>
 80071b8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80071bc:	1e13      	subs	r3, r2, #0
 80071be:	6822      	ldr	r2, [r4, #0]
 80071c0:	bf18      	it	ne
 80071c2:	2301      	movne	r3, #1
 80071c4:	0692      	lsls	r2, r2, #26
 80071c6:	d42d      	bmi.n	8007224 <_printf_common+0xb4>
 80071c8:	4649      	mov	r1, r9
 80071ca:	4638      	mov	r0, r7
 80071cc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80071d0:	47c0      	blx	r8
 80071d2:	3001      	adds	r0, #1
 80071d4:	d020      	beq.n	8007218 <_printf_common+0xa8>
 80071d6:	6823      	ldr	r3, [r4, #0]
 80071d8:	68e5      	ldr	r5, [r4, #12]
 80071da:	f003 0306 	and.w	r3, r3, #6
 80071de:	2b04      	cmp	r3, #4
 80071e0:	bf18      	it	ne
 80071e2:	2500      	movne	r5, #0
 80071e4:	6832      	ldr	r2, [r6, #0]
 80071e6:	f04f 0600 	mov.w	r6, #0
 80071ea:	68a3      	ldr	r3, [r4, #8]
 80071ec:	bf08      	it	eq
 80071ee:	1aad      	subeq	r5, r5, r2
 80071f0:	6922      	ldr	r2, [r4, #16]
 80071f2:	bf08      	it	eq
 80071f4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80071f8:	4293      	cmp	r3, r2
 80071fa:	bfc4      	itt	gt
 80071fc:	1a9b      	subgt	r3, r3, r2
 80071fe:	18ed      	addgt	r5, r5, r3
 8007200:	341a      	adds	r4, #26
 8007202:	42b5      	cmp	r5, r6
 8007204:	d11a      	bne.n	800723c <_printf_common+0xcc>
 8007206:	2000      	movs	r0, #0
 8007208:	e008      	b.n	800721c <_printf_common+0xac>
 800720a:	2301      	movs	r3, #1
 800720c:	4652      	mov	r2, sl
 800720e:	4649      	mov	r1, r9
 8007210:	4638      	mov	r0, r7
 8007212:	47c0      	blx	r8
 8007214:	3001      	adds	r0, #1
 8007216:	d103      	bne.n	8007220 <_printf_common+0xb0>
 8007218:	f04f 30ff 	mov.w	r0, #4294967295
 800721c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007220:	3501      	adds	r5, #1
 8007222:	e7c4      	b.n	80071ae <_printf_common+0x3e>
 8007224:	2030      	movs	r0, #48	; 0x30
 8007226:	18e1      	adds	r1, r4, r3
 8007228:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800722c:	1c5a      	adds	r2, r3, #1
 800722e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007232:	4422      	add	r2, r4
 8007234:	3302      	adds	r3, #2
 8007236:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800723a:	e7c5      	b.n	80071c8 <_printf_common+0x58>
 800723c:	2301      	movs	r3, #1
 800723e:	4622      	mov	r2, r4
 8007240:	4649      	mov	r1, r9
 8007242:	4638      	mov	r0, r7
 8007244:	47c0      	blx	r8
 8007246:	3001      	adds	r0, #1
 8007248:	d0e6      	beq.n	8007218 <_printf_common+0xa8>
 800724a:	3601      	adds	r6, #1
 800724c:	e7d9      	b.n	8007202 <_printf_common+0x92>
	...

08007250 <_printf_i>:
 8007250:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007254:	7e0f      	ldrb	r7, [r1, #24]
 8007256:	4691      	mov	r9, r2
 8007258:	2f78      	cmp	r7, #120	; 0x78
 800725a:	4680      	mov	r8, r0
 800725c:	460c      	mov	r4, r1
 800725e:	469a      	mov	sl, r3
 8007260:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007262:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007266:	d807      	bhi.n	8007278 <_printf_i+0x28>
 8007268:	2f62      	cmp	r7, #98	; 0x62
 800726a:	d80a      	bhi.n	8007282 <_printf_i+0x32>
 800726c:	2f00      	cmp	r7, #0
 800726e:	f000 80d9 	beq.w	8007424 <_printf_i+0x1d4>
 8007272:	2f58      	cmp	r7, #88	; 0x58
 8007274:	f000 80a4 	beq.w	80073c0 <_printf_i+0x170>
 8007278:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800727c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007280:	e03a      	b.n	80072f8 <_printf_i+0xa8>
 8007282:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007286:	2b15      	cmp	r3, #21
 8007288:	d8f6      	bhi.n	8007278 <_printf_i+0x28>
 800728a:	a101      	add	r1, pc, #4	; (adr r1, 8007290 <_printf_i+0x40>)
 800728c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007290:	080072e9 	.word	0x080072e9
 8007294:	080072fd 	.word	0x080072fd
 8007298:	08007279 	.word	0x08007279
 800729c:	08007279 	.word	0x08007279
 80072a0:	08007279 	.word	0x08007279
 80072a4:	08007279 	.word	0x08007279
 80072a8:	080072fd 	.word	0x080072fd
 80072ac:	08007279 	.word	0x08007279
 80072b0:	08007279 	.word	0x08007279
 80072b4:	08007279 	.word	0x08007279
 80072b8:	08007279 	.word	0x08007279
 80072bc:	0800740b 	.word	0x0800740b
 80072c0:	0800732d 	.word	0x0800732d
 80072c4:	080073ed 	.word	0x080073ed
 80072c8:	08007279 	.word	0x08007279
 80072cc:	08007279 	.word	0x08007279
 80072d0:	0800742d 	.word	0x0800742d
 80072d4:	08007279 	.word	0x08007279
 80072d8:	0800732d 	.word	0x0800732d
 80072dc:	08007279 	.word	0x08007279
 80072e0:	08007279 	.word	0x08007279
 80072e4:	080073f5 	.word	0x080073f5
 80072e8:	682b      	ldr	r3, [r5, #0]
 80072ea:	1d1a      	adds	r2, r3, #4
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	602a      	str	r2, [r5, #0]
 80072f0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80072f4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80072f8:	2301      	movs	r3, #1
 80072fa:	e0a4      	b.n	8007446 <_printf_i+0x1f6>
 80072fc:	6820      	ldr	r0, [r4, #0]
 80072fe:	6829      	ldr	r1, [r5, #0]
 8007300:	0606      	lsls	r6, r0, #24
 8007302:	f101 0304 	add.w	r3, r1, #4
 8007306:	d50a      	bpl.n	800731e <_printf_i+0xce>
 8007308:	680e      	ldr	r6, [r1, #0]
 800730a:	602b      	str	r3, [r5, #0]
 800730c:	2e00      	cmp	r6, #0
 800730e:	da03      	bge.n	8007318 <_printf_i+0xc8>
 8007310:	232d      	movs	r3, #45	; 0x2d
 8007312:	4276      	negs	r6, r6
 8007314:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007318:	230a      	movs	r3, #10
 800731a:	485e      	ldr	r0, [pc, #376]	; (8007494 <_printf_i+0x244>)
 800731c:	e019      	b.n	8007352 <_printf_i+0x102>
 800731e:	680e      	ldr	r6, [r1, #0]
 8007320:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007324:	602b      	str	r3, [r5, #0]
 8007326:	bf18      	it	ne
 8007328:	b236      	sxthne	r6, r6
 800732a:	e7ef      	b.n	800730c <_printf_i+0xbc>
 800732c:	682b      	ldr	r3, [r5, #0]
 800732e:	6820      	ldr	r0, [r4, #0]
 8007330:	1d19      	adds	r1, r3, #4
 8007332:	6029      	str	r1, [r5, #0]
 8007334:	0601      	lsls	r1, r0, #24
 8007336:	d501      	bpl.n	800733c <_printf_i+0xec>
 8007338:	681e      	ldr	r6, [r3, #0]
 800733a:	e002      	b.n	8007342 <_printf_i+0xf2>
 800733c:	0646      	lsls	r6, r0, #25
 800733e:	d5fb      	bpl.n	8007338 <_printf_i+0xe8>
 8007340:	881e      	ldrh	r6, [r3, #0]
 8007342:	2f6f      	cmp	r7, #111	; 0x6f
 8007344:	bf0c      	ite	eq
 8007346:	2308      	moveq	r3, #8
 8007348:	230a      	movne	r3, #10
 800734a:	4852      	ldr	r0, [pc, #328]	; (8007494 <_printf_i+0x244>)
 800734c:	2100      	movs	r1, #0
 800734e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007352:	6865      	ldr	r5, [r4, #4]
 8007354:	2d00      	cmp	r5, #0
 8007356:	bfa8      	it	ge
 8007358:	6821      	ldrge	r1, [r4, #0]
 800735a:	60a5      	str	r5, [r4, #8]
 800735c:	bfa4      	itt	ge
 800735e:	f021 0104 	bicge.w	r1, r1, #4
 8007362:	6021      	strge	r1, [r4, #0]
 8007364:	b90e      	cbnz	r6, 800736a <_printf_i+0x11a>
 8007366:	2d00      	cmp	r5, #0
 8007368:	d04d      	beq.n	8007406 <_printf_i+0x1b6>
 800736a:	4615      	mov	r5, r2
 800736c:	fbb6 f1f3 	udiv	r1, r6, r3
 8007370:	fb03 6711 	mls	r7, r3, r1, r6
 8007374:	5dc7      	ldrb	r7, [r0, r7]
 8007376:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800737a:	4637      	mov	r7, r6
 800737c:	42bb      	cmp	r3, r7
 800737e:	460e      	mov	r6, r1
 8007380:	d9f4      	bls.n	800736c <_printf_i+0x11c>
 8007382:	2b08      	cmp	r3, #8
 8007384:	d10b      	bne.n	800739e <_printf_i+0x14e>
 8007386:	6823      	ldr	r3, [r4, #0]
 8007388:	07de      	lsls	r6, r3, #31
 800738a:	d508      	bpl.n	800739e <_printf_i+0x14e>
 800738c:	6923      	ldr	r3, [r4, #16]
 800738e:	6861      	ldr	r1, [r4, #4]
 8007390:	4299      	cmp	r1, r3
 8007392:	bfde      	ittt	le
 8007394:	2330      	movle	r3, #48	; 0x30
 8007396:	f805 3c01 	strble.w	r3, [r5, #-1]
 800739a:	f105 35ff 	addle.w	r5, r5, #4294967295
 800739e:	1b52      	subs	r2, r2, r5
 80073a0:	6122      	str	r2, [r4, #16]
 80073a2:	464b      	mov	r3, r9
 80073a4:	4621      	mov	r1, r4
 80073a6:	4640      	mov	r0, r8
 80073a8:	f8cd a000 	str.w	sl, [sp]
 80073ac:	aa03      	add	r2, sp, #12
 80073ae:	f7ff fedf 	bl	8007170 <_printf_common>
 80073b2:	3001      	adds	r0, #1
 80073b4:	d14c      	bne.n	8007450 <_printf_i+0x200>
 80073b6:	f04f 30ff 	mov.w	r0, #4294967295
 80073ba:	b004      	add	sp, #16
 80073bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80073c0:	4834      	ldr	r0, [pc, #208]	; (8007494 <_printf_i+0x244>)
 80073c2:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80073c6:	6829      	ldr	r1, [r5, #0]
 80073c8:	6823      	ldr	r3, [r4, #0]
 80073ca:	f851 6b04 	ldr.w	r6, [r1], #4
 80073ce:	6029      	str	r1, [r5, #0]
 80073d0:	061d      	lsls	r5, r3, #24
 80073d2:	d514      	bpl.n	80073fe <_printf_i+0x1ae>
 80073d4:	07df      	lsls	r7, r3, #31
 80073d6:	bf44      	itt	mi
 80073d8:	f043 0320 	orrmi.w	r3, r3, #32
 80073dc:	6023      	strmi	r3, [r4, #0]
 80073de:	b91e      	cbnz	r6, 80073e8 <_printf_i+0x198>
 80073e0:	6823      	ldr	r3, [r4, #0]
 80073e2:	f023 0320 	bic.w	r3, r3, #32
 80073e6:	6023      	str	r3, [r4, #0]
 80073e8:	2310      	movs	r3, #16
 80073ea:	e7af      	b.n	800734c <_printf_i+0xfc>
 80073ec:	6823      	ldr	r3, [r4, #0]
 80073ee:	f043 0320 	orr.w	r3, r3, #32
 80073f2:	6023      	str	r3, [r4, #0]
 80073f4:	2378      	movs	r3, #120	; 0x78
 80073f6:	4828      	ldr	r0, [pc, #160]	; (8007498 <_printf_i+0x248>)
 80073f8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80073fc:	e7e3      	b.n	80073c6 <_printf_i+0x176>
 80073fe:	0659      	lsls	r1, r3, #25
 8007400:	bf48      	it	mi
 8007402:	b2b6      	uxthmi	r6, r6
 8007404:	e7e6      	b.n	80073d4 <_printf_i+0x184>
 8007406:	4615      	mov	r5, r2
 8007408:	e7bb      	b.n	8007382 <_printf_i+0x132>
 800740a:	682b      	ldr	r3, [r5, #0]
 800740c:	6826      	ldr	r6, [r4, #0]
 800740e:	1d18      	adds	r0, r3, #4
 8007410:	6961      	ldr	r1, [r4, #20]
 8007412:	6028      	str	r0, [r5, #0]
 8007414:	0635      	lsls	r5, r6, #24
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	d501      	bpl.n	800741e <_printf_i+0x1ce>
 800741a:	6019      	str	r1, [r3, #0]
 800741c:	e002      	b.n	8007424 <_printf_i+0x1d4>
 800741e:	0670      	lsls	r0, r6, #25
 8007420:	d5fb      	bpl.n	800741a <_printf_i+0x1ca>
 8007422:	8019      	strh	r1, [r3, #0]
 8007424:	2300      	movs	r3, #0
 8007426:	4615      	mov	r5, r2
 8007428:	6123      	str	r3, [r4, #16]
 800742a:	e7ba      	b.n	80073a2 <_printf_i+0x152>
 800742c:	682b      	ldr	r3, [r5, #0]
 800742e:	2100      	movs	r1, #0
 8007430:	1d1a      	adds	r2, r3, #4
 8007432:	602a      	str	r2, [r5, #0]
 8007434:	681d      	ldr	r5, [r3, #0]
 8007436:	6862      	ldr	r2, [r4, #4]
 8007438:	4628      	mov	r0, r5
 800743a:	f002 faef 	bl	8009a1c <memchr>
 800743e:	b108      	cbz	r0, 8007444 <_printf_i+0x1f4>
 8007440:	1b40      	subs	r0, r0, r5
 8007442:	6060      	str	r0, [r4, #4]
 8007444:	6863      	ldr	r3, [r4, #4]
 8007446:	6123      	str	r3, [r4, #16]
 8007448:	2300      	movs	r3, #0
 800744a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800744e:	e7a8      	b.n	80073a2 <_printf_i+0x152>
 8007450:	462a      	mov	r2, r5
 8007452:	4649      	mov	r1, r9
 8007454:	4640      	mov	r0, r8
 8007456:	6923      	ldr	r3, [r4, #16]
 8007458:	47d0      	blx	sl
 800745a:	3001      	adds	r0, #1
 800745c:	d0ab      	beq.n	80073b6 <_printf_i+0x166>
 800745e:	6823      	ldr	r3, [r4, #0]
 8007460:	079b      	lsls	r3, r3, #30
 8007462:	d413      	bmi.n	800748c <_printf_i+0x23c>
 8007464:	68e0      	ldr	r0, [r4, #12]
 8007466:	9b03      	ldr	r3, [sp, #12]
 8007468:	4298      	cmp	r0, r3
 800746a:	bfb8      	it	lt
 800746c:	4618      	movlt	r0, r3
 800746e:	e7a4      	b.n	80073ba <_printf_i+0x16a>
 8007470:	2301      	movs	r3, #1
 8007472:	4632      	mov	r2, r6
 8007474:	4649      	mov	r1, r9
 8007476:	4640      	mov	r0, r8
 8007478:	47d0      	blx	sl
 800747a:	3001      	adds	r0, #1
 800747c:	d09b      	beq.n	80073b6 <_printf_i+0x166>
 800747e:	3501      	adds	r5, #1
 8007480:	68e3      	ldr	r3, [r4, #12]
 8007482:	9903      	ldr	r1, [sp, #12]
 8007484:	1a5b      	subs	r3, r3, r1
 8007486:	42ab      	cmp	r3, r5
 8007488:	dcf2      	bgt.n	8007470 <_printf_i+0x220>
 800748a:	e7eb      	b.n	8007464 <_printf_i+0x214>
 800748c:	2500      	movs	r5, #0
 800748e:	f104 0619 	add.w	r6, r4, #25
 8007492:	e7f5      	b.n	8007480 <_printf_i+0x230>
 8007494:	0800b85a 	.word	0x0800b85a
 8007498:	0800b86b 	.word	0x0800b86b

0800749c <_scanf_float>:
 800749c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074a0:	b087      	sub	sp, #28
 80074a2:	9303      	str	r3, [sp, #12]
 80074a4:	688b      	ldr	r3, [r1, #8]
 80074a6:	4617      	mov	r7, r2
 80074a8:	1e5a      	subs	r2, r3, #1
 80074aa:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80074ae:	bf85      	ittet	hi
 80074b0:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80074b4:	195b      	addhi	r3, r3, r5
 80074b6:	2300      	movls	r3, #0
 80074b8:	9302      	strhi	r3, [sp, #8]
 80074ba:	bf88      	it	hi
 80074bc:	f240 135d 	movwhi	r3, #349	; 0x15d
 80074c0:	468b      	mov	fp, r1
 80074c2:	f04f 0500 	mov.w	r5, #0
 80074c6:	bf8c      	ite	hi
 80074c8:	608b      	strhi	r3, [r1, #8]
 80074ca:	9302      	strls	r3, [sp, #8]
 80074cc:	680b      	ldr	r3, [r1, #0]
 80074ce:	4680      	mov	r8, r0
 80074d0:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80074d4:	f84b 3b1c 	str.w	r3, [fp], #28
 80074d8:	460c      	mov	r4, r1
 80074da:	465e      	mov	r6, fp
 80074dc:	46aa      	mov	sl, r5
 80074de:	46a9      	mov	r9, r5
 80074e0:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80074e4:	9501      	str	r5, [sp, #4]
 80074e6:	68a2      	ldr	r2, [r4, #8]
 80074e8:	b152      	cbz	r2, 8007500 <_scanf_float+0x64>
 80074ea:	683b      	ldr	r3, [r7, #0]
 80074ec:	781b      	ldrb	r3, [r3, #0]
 80074ee:	2b4e      	cmp	r3, #78	; 0x4e
 80074f0:	d864      	bhi.n	80075bc <_scanf_float+0x120>
 80074f2:	2b40      	cmp	r3, #64	; 0x40
 80074f4:	d83c      	bhi.n	8007570 <_scanf_float+0xd4>
 80074f6:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 80074fa:	b2c8      	uxtb	r0, r1
 80074fc:	280e      	cmp	r0, #14
 80074fe:	d93a      	bls.n	8007576 <_scanf_float+0xda>
 8007500:	f1b9 0f00 	cmp.w	r9, #0
 8007504:	d003      	beq.n	800750e <_scanf_float+0x72>
 8007506:	6823      	ldr	r3, [r4, #0]
 8007508:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800750c:	6023      	str	r3, [r4, #0]
 800750e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007512:	f1ba 0f01 	cmp.w	sl, #1
 8007516:	f200 8113 	bhi.w	8007740 <_scanf_float+0x2a4>
 800751a:	455e      	cmp	r6, fp
 800751c:	f200 8105 	bhi.w	800772a <_scanf_float+0x28e>
 8007520:	2501      	movs	r5, #1
 8007522:	4628      	mov	r0, r5
 8007524:	b007      	add	sp, #28
 8007526:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800752a:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800752e:	2a0d      	cmp	r2, #13
 8007530:	d8e6      	bhi.n	8007500 <_scanf_float+0x64>
 8007532:	a101      	add	r1, pc, #4	; (adr r1, 8007538 <_scanf_float+0x9c>)
 8007534:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8007538:	08007677 	.word	0x08007677
 800753c:	08007501 	.word	0x08007501
 8007540:	08007501 	.word	0x08007501
 8007544:	08007501 	.word	0x08007501
 8007548:	080076d7 	.word	0x080076d7
 800754c:	080076af 	.word	0x080076af
 8007550:	08007501 	.word	0x08007501
 8007554:	08007501 	.word	0x08007501
 8007558:	08007685 	.word	0x08007685
 800755c:	08007501 	.word	0x08007501
 8007560:	08007501 	.word	0x08007501
 8007564:	08007501 	.word	0x08007501
 8007568:	08007501 	.word	0x08007501
 800756c:	0800763d 	.word	0x0800763d
 8007570:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8007574:	e7db      	b.n	800752e <_scanf_float+0x92>
 8007576:	290e      	cmp	r1, #14
 8007578:	d8c2      	bhi.n	8007500 <_scanf_float+0x64>
 800757a:	a001      	add	r0, pc, #4	; (adr r0, 8007580 <_scanf_float+0xe4>)
 800757c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8007580:	0800762f 	.word	0x0800762f
 8007584:	08007501 	.word	0x08007501
 8007588:	0800762f 	.word	0x0800762f
 800758c:	080076c3 	.word	0x080076c3
 8007590:	08007501 	.word	0x08007501
 8007594:	080075dd 	.word	0x080075dd
 8007598:	08007619 	.word	0x08007619
 800759c:	08007619 	.word	0x08007619
 80075a0:	08007619 	.word	0x08007619
 80075a4:	08007619 	.word	0x08007619
 80075a8:	08007619 	.word	0x08007619
 80075ac:	08007619 	.word	0x08007619
 80075b0:	08007619 	.word	0x08007619
 80075b4:	08007619 	.word	0x08007619
 80075b8:	08007619 	.word	0x08007619
 80075bc:	2b6e      	cmp	r3, #110	; 0x6e
 80075be:	d809      	bhi.n	80075d4 <_scanf_float+0x138>
 80075c0:	2b60      	cmp	r3, #96	; 0x60
 80075c2:	d8b2      	bhi.n	800752a <_scanf_float+0x8e>
 80075c4:	2b54      	cmp	r3, #84	; 0x54
 80075c6:	d077      	beq.n	80076b8 <_scanf_float+0x21c>
 80075c8:	2b59      	cmp	r3, #89	; 0x59
 80075ca:	d199      	bne.n	8007500 <_scanf_float+0x64>
 80075cc:	2d07      	cmp	r5, #7
 80075ce:	d197      	bne.n	8007500 <_scanf_float+0x64>
 80075d0:	2508      	movs	r5, #8
 80075d2:	e029      	b.n	8007628 <_scanf_float+0x18c>
 80075d4:	2b74      	cmp	r3, #116	; 0x74
 80075d6:	d06f      	beq.n	80076b8 <_scanf_float+0x21c>
 80075d8:	2b79      	cmp	r3, #121	; 0x79
 80075da:	e7f6      	b.n	80075ca <_scanf_float+0x12e>
 80075dc:	6821      	ldr	r1, [r4, #0]
 80075de:	05c8      	lsls	r0, r1, #23
 80075e0:	d51a      	bpl.n	8007618 <_scanf_float+0x17c>
 80075e2:	9b02      	ldr	r3, [sp, #8]
 80075e4:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80075e8:	6021      	str	r1, [r4, #0]
 80075ea:	f109 0901 	add.w	r9, r9, #1
 80075ee:	b11b      	cbz	r3, 80075f8 <_scanf_float+0x15c>
 80075f0:	3b01      	subs	r3, #1
 80075f2:	3201      	adds	r2, #1
 80075f4:	9302      	str	r3, [sp, #8]
 80075f6:	60a2      	str	r2, [r4, #8]
 80075f8:	68a3      	ldr	r3, [r4, #8]
 80075fa:	3b01      	subs	r3, #1
 80075fc:	60a3      	str	r3, [r4, #8]
 80075fe:	6923      	ldr	r3, [r4, #16]
 8007600:	3301      	adds	r3, #1
 8007602:	6123      	str	r3, [r4, #16]
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	3b01      	subs	r3, #1
 8007608:	2b00      	cmp	r3, #0
 800760a:	607b      	str	r3, [r7, #4]
 800760c:	f340 8084 	ble.w	8007718 <_scanf_float+0x27c>
 8007610:	683b      	ldr	r3, [r7, #0]
 8007612:	3301      	adds	r3, #1
 8007614:	603b      	str	r3, [r7, #0]
 8007616:	e766      	b.n	80074e6 <_scanf_float+0x4a>
 8007618:	eb1a 0f05 	cmn.w	sl, r5
 800761c:	f47f af70 	bne.w	8007500 <_scanf_float+0x64>
 8007620:	6822      	ldr	r2, [r4, #0]
 8007622:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8007626:	6022      	str	r2, [r4, #0]
 8007628:	f806 3b01 	strb.w	r3, [r6], #1
 800762c:	e7e4      	b.n	80075f8 <_scanf_float+0x15c>
 800762e:	6822      	ldr	r2, [r4, #0]
 8007630:	0610      	lsls	r0, r2, #24
 8007632:	f57f af65 	bpl.w	8007500 <_scanf_float+0x64>
 8007636:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800763a:	e7f4      	b.n	8007626 <_scanf_float+0x18a>
 800763c:	f1ba 0f00 	cmp.w	sl, #0
 8007640:	d10e      	bne.n	8007660 <_scanf_float+0x1c4>
 8007642:	f1b9 0f00 	cmp.w	r9, #0
 8007646:	d10e      	bne.n	8007666 <_scanf_float+0x1ca>
 8007648:	6822      	ldr	r2, [r4, #0]
 800764a:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800764e:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8007652:	d108      	bne.n	8007666 <_scanf_float+0x1ca>
 8007654:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8007658:	f04f 0a01 	mov.w	sl, #1
 800765c:	6022      	str	r2, [r4, #0]
 800765e:	e7e3      	b.n	8007628 <_scanf_float+0x18c>
 8007660:	f1ba 0f02 	cmp.w	sl, #2
 8007664:	d055      	beq.n	8007712 <_scanf_float+0x276>
 8007666:	2d01      	cmp	r5, #1
 8007668:	d002      	beq.n	8007670 <_scanf_float+0x1d4>
 800766a:	2d04      	cmp	r5, #4
 800766c:	f47f af48 	bne.w	8007500 <_scanf_float+0x64>
 8007670:	3501      	adds	r5, #1
 8007672:	b2ed      	uxtb	r5, r5
 8007674:	e7d8      	b.n	8007628 <_scanf_float+0x18c>
 8007676:	f1ba 0f01 	cmp.w	sl, #1
 800767a:	f47f af41 	bne.w	8007500 <_scanf_float+0x64>
 800767e:	f04f 0a02 	mov.w	sl, #2
 8007682:	e7d1      	b.n	8007628 <_scanf_float+0x18c>
 8007684:	b97d      	cbnz	r5, 80076a6 <_scanf_float+0x20a>
 8007686:	f1b9 0f00 	cmp.w	r9, #0
 800768a:	f47f af3c 	bne.w	8007506 <_scanf_float+0x6a>
 800768e:	6822      	ldr	r2, [r4, #0]
 8007690:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8007694:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8007698:	f47f af39 	bne.w	800750e <_scanf_float+0x72>
 800769c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80076a0:	2501      	movs	r5, #1
 80076a2:	6022      	str	r2, [r4, #0]
 80076a4:	e7c0      	b.n	8007628 <_scanf_float+0x18c>
 80076a6:	2d03      	cmp	r5, #3
 80076a8:	d0e2      	beq.n	8007670 <_scanf_float+0x1d4>
 80076aa:	2d05      	cmp	r5, #5
 80076ac:	e7de      	b.n	800766c <_scanf_float+0x1d0>
 80076ae:	2d02      	cmp	r5, #2
 80076b0:	f47f af26 	bne.w	8007500 <_scanf_float+0x64>
 80076b4:	2503      	movs	r5, #3
 80076b6:	e7b7      	b.n	8007628 <_scanf_float+0x18c>
 80076b8:	2d06      	cmp	r5, #6
 80076ba:	f47f af21 	bne.w	8007500 <_scanf_float+0x64>
 80076be:	2507      	movs	r5, #7
 80076c0:	e7b2      	b.n	8007628 <_scanf_float+0x18c>
 80076c2:	6822      	ldr	r2, [r4, #0]
 80076c4:	0591      	lsls	r1, r2, #22
 80076c6:	f57f af1b 	bpl.w	8007500 <_scanf_float+0x64>
 80076ca:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 80076ce:	6022      	str	r2, [r4, #0]
 80076d0:	f8cd 9004 	str.w	r9, [sp, #4]
 80076d4:	e7a8      	b.n	8007628 <_scanf_float+0x18c>
 80076d6:	6822      	ldr	r2, [r4, #0]
 80076d8:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 80076dc:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 80076e0:	d006      	beq.n	80076f0 <_scanf_float+0x254>
 80076e2:	0550      	lsls	r0, r2, #21
 80076e4:	f57f af0c 	bpl.w	8007500 <_scanf_float+0x64>
 80076e8:	f1b9 0f00 	cmp.w	r9, #0
 80076ec:	f43f af0f 	beq.w	800750e <_scanf_float+0x72>
 80076f0:	0591      	lsls	r1, r2, #22
 80076f2:	bf58      	it	pl
 80076f4:	9901      	ldrpl	r1, [sp, #4]
 80076f6:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80076fa:	bf58      	it	pl
 80076fc:	eba9 0101 	subpl.w	r1, r9, r1
 8007700:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8007704:	f04f 0900 	mov.w	r9, #0
 8007708:	bf58      	it	pl
 800770a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800770e:	6022      	str	r2, [r4, #0]
 8007710:	e78a      	b.n	8007628 <_scanf_float+0x18c>
 8007712:	f04f 0a03 	mov.w	sl, #3
 8007716:	e787      	b.n	8007628 <_scanf_float+0x18c>
 8007718:	4639      	mov	r1, r7
 800771a:	4640      	mov	r0, r8
 800771c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8007720:	4798      	blx	r3
 8007722:	2800      	cmp	r0, #0
 8007724:	f43f aedf 	beq.w	80074e6 <_scanf_float+0x4a>
 8007728:	e6ea      	b.n	8007500 <_scanf_float+0x64>
 800772a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800772e:	463a      	mov	r2, r7
 8007730:	4640      	mov	r0, r8
 8007732:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007736:	4798      	blx	r3
 8007738:	6923      	ldr	r3, [r4, #16]
 800773a:	3b01      	subs	r3, #1
 800773c:	6123      	str	r3, [r4, #16]
 800773e:	e6ec      	b.n	800751a <_scanf_float+0x7e>
 8007740:	1e6b      	subs	r3, r5, #1
 8007742:	2b06      	cmp	r3, #6
 8007744:	d825      	bhi.n	8007792 <_scanf_float+0x2f6>
 8007746:	2d02      	cmp	r5, #2
 8007748:	d836      	bhi.n	80077b8 <_scanf_float+0x31c>
 800774a:	455e      	cmp	r6, fp
 800774c:	f67f aee8 	bls.w	8007520 <_scanf_float+0x84>
 8007750:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007754:	463a      	mov	r2, r7
 8007756:	4640      	mov	r0, r8
 8007758:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800775c:	4798      	blx	r3
 800775e:	6923      	ldr	r3, [r4, #16]
 8007760:	3b01      	subs	r3, #1
 8007762:	6123      	str	r3, [r4, #16]
 8007764:	e7f1      	b.n	800774a <_scanf_float+0x2ae>
 8007766:	9802      	ldr	r0, [sp, #8]
 8007768:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800776c:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8007770:	463a      	mov	r2, r7
 8007772:	9002      	str	r0, [sp, #8]
 8007774:	4640      	mov	r0, r8
 8007776:	4798      	blx	r3
 8007778:	6923      	ldr	r3, [r4, #16]
 800777a:	3b01      	subs	r3, #1
 800777c:	6123      	str	r3, [r4, #16]
 800777e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007782:	fa5f fa8a 	uxtb.w	sl, sl
 8007786:	f1ba 0f02 	cmp.w	sl, #2
 800778a:	d1ec      	bne.n	8007766 <_scanf_float+0x2ca>
 800778c:	3d03      	subs	r5, #3
 800778e:	b2ed      	uxtb	r5, r5
 8007790:	1b76      	subs	r6, r6, r5
 8007792:	6823      	ldr	r3, [r4, #0]
 8007794:	05da      	lsls	r2, r3, #23
 8007796:	d52f      	bpl.n	80077f8 <_scanf_float+0x35c>
 8007798:	055b      	lsls	r3, r3, #21
 800779a:	d510      	bpl.n	80077be <_scanf_float+0x322>
 800779c:	455e      	cmp	r6, fp
 800779e:	f67f aebf 	bls.w	8007520 <_scanf_float+0x84>
 80077a2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80077a6:	463a      	mov	r2, r7
 80077a8:	4640      	mov	r0, r8
 80077aa:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80077ae:	4798      	blx	r3
 80077b0:	6923      	ldr	r3, [r4, #16]
 80077b2:	3b01      	subs	r3, #1
 80077b4:	6123      	str	r3, [r4, #16]
 80077b6:	e7f1      	b.n	800779c <_scanf_float+0x300>
 80077b8:	46aa      	mov	sl, r5
 80077ba:	9602      	str	r6, [sp, #8]
 80077bc:	e7df      	b.n	800777e <_scanf_float+0x2e2>
 80077be:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80077c2:	6923      	ldr	r3, [r4, #16]
 80077c4:	2965      	cmp	r1, #101	; 0x65
 80077c6:	f103 33ff 	add.w	r3, r3, #4294967295
 80077ca:	f106 35ff 	add.w	r5, r6, #4294967295
 80077ce:	6123      	str	r3, [r4, #16]
 80077d0:	d00c      	beq.n	80077ec <_scanf_float+0x350>
 80077d2:	2945      	cmp	r1, #69	; 0x45
 80077d4:	d00a      	beq.n	80077ec <_scanf_float+0x350>
 80077d6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80077da:	463a      	mov	r2, r7
 80077dc:	4640      	mov	r0, r8
 80077de:	4798      	blx	r3
 80077e0:	6923      	ldr	r3, [r4, #16]
 80077e2:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80077e6:	3b01      	subs	r3, #1
 80077e8:	1eb5      	subs	r5, r6, #2
 80077ea:	6123      	str	r3, [r4, #16]
 80077ec:	463a      	mov	r2, r7
 80077ee:	4640      	mov	r0, r8
 80077f0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80077f4:	4798      	blx	r3
 80077f6:	462e      	mov	r6, r5
 80077f8:	6825      	ldr	r5, [r4, #0]
 80077fa:	f015 0510 	ands.w	r5, r5, #16
 80077fe:	d155      	bne.n	80078ac <_scanf_float+0x410>
 8007800:	7035      	strb	r5, [r6, #0]
 8007802:	6823      	ldr	r3, [r4, #0]
 8007804:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8007808:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800780c:	d11b      	bne.n	8007846 <_scanf_float+0x3aa>
 800780e:	9b01      	ldr	r3, [sp, #4]
 8007810:	454b      	cmp	r3, r9
 8007812:	eba3 0209 	sub.w	r2, r3, r9
 8007816:	d123      	bne.n	8007860 <_scanf_float+0x3c4>
 8007818:	2200      	movs	r2, #0
 800781a:	4659      	mov	r1, fp
 800781c:	4640      	mov	r0, r8
 800781e:	f000 fe7b 	bl	8008518 <_strtod_r>
 8007822:	6822      	ldr	r2, [r4, #0]
 8007824:	9b03      	ldr	r3, [sp, #12]
 8007826:	f012 0f02 	tst.w	r2, #2
 800782a:	4606      	mov	r6, r0
 800782c:	460f      	mov	r7, r1
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	d021      	beq.n	8007876 <_scanf_float+0x3da>
 8007832:	1d1a      	adds	r2, r3, #4
 8007834:	9903      	ldr	r1, [sp, #12]
 8007836:	600a      	str	r2, [r1, #0]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	e9c3 6700 	strd	r6, r7, [r3]
 800783e:	68e3      	ldr	r3, [r4, #12]
 8007840:	3301      	adds	r3, #1
 8007842:	60e3      	str	r3, [r4, #12]
 8007844:	e66d      	b.n	8007522 <_scanf_float+0x86>
 8007846:	9b04      	ldr	r3, [sp, #16]
 8007848:	2b00      	cmp	r3, #0
 800784a:	d0e5      	beq.n	8007818 <_scanf_float+0x37c>
 800784c:	9905      	ldr	r1, [sp, #20]
 800784e:	230a      	movs	r3, #10
 8007850:	462a      	mov	r2, r5
 8007852:	4640      	mov	r0, r8
 8007854:	3101      	adds	r1, #1
 8007856:	f000 fee1 	bl	800861c <_strtol_r>
 800785a:	9b04      	ldr	r3, [sp, #16]
 800785c:	9e05      	ldr	r6, [sp, #20]
 800785e:	1ac2      	subs	r2, r0, r3
 8007860:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8007864:	429e      	cmp	r6, r3
 8007866:	bf28      	it	cs
 8007868:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800786c:	4630      	mov	r0, r6
 800786e:	4910      	ldr	r1, [pc, #64]	; (80078b0 <_scanf_float+0x414>)
 8007870:	f000 f826 	bl	80078c0 <siprintf>
 8007874:	e7d0      	b.n	8007818 <_scanf_float+0x37c>
 8007876:	f012 0f04 	tst.w	r2, #4
 800787a:	f103 0204 	add.w	r2, r3, #4
 800787e:	d1d9      	bne.n	8007834 <_scanf_float+0x398>
 8007880:	f8dd c00c 	ldr.w	ip, [sp, #12]
 8007884:	f8cc 2000 	str.w	r2, [ip]
 8007888:	f8d3 8000 	ldr.w	r8, [r3]
 800788c:	4602      	mov	r2, r0
 800788e:	460b      	mov	r3, r1
 8007890:	f7f9 f8bc 	bl	8000a0c <__aeabi_dcmpun>
 8007894:	b128      	cbz	r0, 80078a2 <_scanf_float+0x406>
 8007896:	4807      	ldr	r0, [pc, #28]	; (80078b4 <_scanf_float+0x418>)
 8007898:	f000 f80e 	bl	80078b8 <nanf>
 800789c:	f8c8 0000 	str.w	r0, [r8]
 80078a0:	e7cd      	b.n	800783e <_scanf_float+0x3a2>
 80078a2:	4630      	mov	r0, r6
 80078a4:	4639      	mov	r1, r7
 80078a6:	f7f9 f90f 	bl	8000ac8 <__aeabi_d2f>
 80078aa:	e7f7      	b.n	800789c <_scanf_float+0x400>
 80078ac:	2500      	movs	r5, #0
 80078ae:	e638      	b.n	8007522 <_scanf_float+0x86>
 80078b0:	0800b87c 	.word	0x0800b87c
 80078b4:	0800bc88 	.word	0x0800bc88

080078b8 <nanf>:
 80078b8:	4800      	ldr	r0, [pc, #0]	; (80078bc <nanf+0x4>)
 80078ba:	4770      	bx	lr
 80078bc:	7fc00000 	.word	0x7fc00000

080078c0 <siprintf>:
 80078c0:	b40e      	push	{r1, r2, r3}
 80078c2:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80078c6:	b500      	push	{lr}
 80078c8:	b09c      	sub	sp, #112	; 0x70
 80078ca:	ab1d      	add	r3, sp, #116	; 0x74
 80078cc:	9002      	str	r0, [sp, #8]
 80078ce:	9006      	str	r0, [sp, #24]
 80078d0:	9107      	str	r1, [sp, #28]
 80078d2:	9104      	str	r1, [sp, #16]
 80078d4:	4808      	ldr	r0, [pc, #32]	; (80078f8 <siprintf+0x38>)
 80078d6:	4909      	ldr	r1, [pc, #36]	; (80078fc <siprintf+0x3c>)
 80078d8:	f853 2b04 	ldr.w	r2, [r3], #4
 80078dc:	9105      	str	r1, [sp, #20]
 80078de:	6800      	ldr	r0, [r0, #0]
 80078e0:	a902      	add	r1, sp, #8
 80078e2:	9301      	str	r3, [sp, #4]
 80078e4:	f002 feac 	bl	800a640 <_svfiprintf_r>
 80078e8:	2200      	movs	r2, #0
 80078ea:	9b02      	ldr	r3, [sp, #8]
 80078ec:	701a      	strb	r2, [r3, #0]
 80078ee:	b01c      	add	sp, #112	; 0x70
 80078f0:	f85d eb04 	ldr.w	lr, [sp], #4
 80078f4:	b003      	add	sp, #12
 80078f6:	4770      	bx	lr
 80078f8:	20000090 	.word	0x20000090
 80078fc:	ffff0208 	.word	0xffff0208

08007900 <sulp>:
 8007900:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007904:	460f      	mov	r7, r1
 8007906:	4690      	mov	r8, r2
 8007908:	f002 fc06 	bl	800a118 <__ulp>
 800790c:	4604      	mov	r4, r0
 800790e:	460d      	mov	r5, r1
 8007910:	f1b8 0f00 	cmp.w	r8, #0
 8007914:	d011      	beq.n	800793a <sulp+0x3a>
 8007916:	f3c7 530a 	ubfx	r3, r7, #20, #11
 800791a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800791e:	2b00      	cmp	r3, #0
 8007920:	dd0b      	ble.n	800793a <sulp+0x3a>
 8007922:	2400      	movs	r4, #0
 8007924:	051b      	lsls	r3, r3, #20
 8007926:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800792a:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800792e:	4622      	mov	r2, r4
 8007930:	462b      	mov	r3, r5
 8007932:	f7f8 fdd1 	bl	80004d8 <__aeabi_dmul>
 8007936:	4604      	mov	r4, r0
 8007938:	460d      	mov	r5, r1
 800793a:	4620      	mov	r0, r4
 800793c:	4629      	mov	r1, r5
 800793e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007942:	0000      	movs	r0, r0
 8007944:	0000      	movs	r0, r0
	...

08007948 <_strtod_l>:
 8007948:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800794c:	469b      	mov	fp, r3
 800794e:	2300      	movs	r3, #0
 8007950:	b09f      	sub	sp, #124	; 0x7c
 8007952:	931a      	str	r3, [sp, #104]	; 0x68
 8007954:	4b9e      	ldr	r3, [pc, #632]	; (8007bd0 <_strtod_l+0x288>)
 8007956:	4682      	mov	sl, r0
 8007958:	681f      	ldr	r7, [r3, #0]
 800795a:	460e      	mov	r6, r1
 800795c:	4638      	mov	r0, r7
 800795e:	9215      	str	r2, [sp, #84]	; 0x54
 8007960:	f7f8 fbf6 	bl	8000150 <strlen>
 8007964:	f04f 0800 	mov.w	r8, #0
 8007968:	4604      	mov	r4, r0
 800796a:	f04f 0900 	mov.w	r9, #0
 800796e:	9619      	str	r6, [sp, #100]	; 0x64
 8007970:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007972:	781a      	ldrb	r2, [r3, #0]
 8007974:	2a2b      	cmp	r2, #43	; 0x2b
 8007976:	d04c      	beq.n	8007a12 <_strtod_l+0xca>
 8007978:	d83a      	bhi.n	80079f0 <_strtod_l+0xa8>
 800797a:	2a0d      	cmp	r2, #13
 800797c:	d833      	bhi.n	80079e6 <_strtod_l+0x9e>
 800797e:	2a08      	cmp	r2, #8
 8007980:	d833      	bhi.n	80079ea <_strtod_l+0xa2>
 8007982:	2a00      	cmp	r2, #0
 8007984:	d03d      	beq.n	8007a02 <_strtod_l+0xba>
 8007986:	2300      	movs	r3, #0
 8007988:	930a      	str	r3, [sp, #40]	; 0x28
 800798a:	9d19      	ldr	r5, [sp, #100]	; 0x64
 800798c:	782b      	ldrb	r3, [r5, #0]
 800798e:	2b30      	cmp	r3, #48	; 0x30
 8007990:	f040 80aa 	bne.w	8007ae8 <_strtod_l+0x1a0>
 8007994:	786b      	ldrb	r3, [r5, #1]
 8007996:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800799a:	2b58      	cmp	r3, #88	; 0x58
 800799c:	d166      	bne.n	8007a6c <_strtod_l+0x124>
 800799e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80079a0:	4650      	mov	r0, sl
 80079a2:	9301      	str	r3, [sp, #4]
 80079a4:	ab1a      	add	r3, sp, #104	; 0x68
 80079a6:	9300      	str	r3, [sp, #0]
 80079a8:	4a8a      	ldr	r2, [pc, #552]	; (8007bd4 <_strtod_l+0x28c>)
 80079aa:	f8cd b008 	str.w	fp, [sp, #8]
 80079ae:	ab1b      	add	r3, sp, #108	; 0x6c
 80079b0:	a919      	add	r1, sp, #100	; 0x64
 80079b2:	f001 fd17 	bl	80093e4 <__gethex>
 80079b6:	f010 0607 	ands.w	r6, r0, #7
 80079ba:	4604      	mov	r4, r0
 80079bc:	d005      	beq.n	80079ca <_strtod_l+0x82>
 80079be:	2e06      	cmp	r6, #6
 80079c0:	d129      	bne.n	8007a16 <_strtod_l+0xce>
 80079c2:	2300      	movs	r3, #0
 80079c4:	3501      	adds	r5, #1
 80079c6:	9519      	str	r5, [sp, #100]	; 0x64
 80079c8:	930a      	str	r3, [sp, #40]	; 0x28
 80079ca:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	f040 858a 	bne.w	80084e6 <_strtod_l+0xb9e>
 80079d2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80079d4:	b1d3      	cbz	r3, 8007a0c <_strtod_l+0xc4>
 80079d6:	4642      	mov	r2, r8
 80079d8:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80079dc:	4610      	mov	r0, r2
 80079de:	4619      	mov	r1, r3
 80079e0:	b01f      	add	sp, #124	; 0x7c
 80079e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80079e6:	2a20      	cmp	r2, #32
 80079e8:	d1cd      	bne.n	8007986 <_strtod_l+0x3e>
 80079ea:	3301      	adds	r3, #1
 80079ec:	9319      	str	r3, [sp, #100]	; 0x64
 80079ee:	e7bf      	b.n	8007970 <_strtod_l+0x28>
 80079f0:	2a2d      	cmp	r2, #45	; 0x2d
 80079f2:	d1c8      	bne.n	8007986 <_strtod_l+0x3e>
 80079f4:	2201      	movs	r2, #1
 80079f6:	920a      	str	r2, [sp, #40]	; 0x28
 80079f8:	1c5a      	adds	r2, r3, #1
 80079fa:	9219      	str	r2, [sp, #100]	; 0x64
 80079fc:	785b      	ldrb	r3, [r3, #1]
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d1c3      	bne.n	800798a <_strtod_l+0x42>
 8007a02:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007a04:	9619      	str	r6, [sp, #100]	; 0x64
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	f040 856b 	bne.w	80084e2 <_strtod_l+0xb9a>
 8007a0c:	4642      	mov	r2, r8
 8007a0e:	464b      	mov	r3, r9
 8007a10:	e7e4      	b.n	80079dc <_strtod_l+0x94>
 8007a12:	2200      	movs	r2, #0
 8007a14:	e7ef      	b.n	80079f6 <_strtod_l+0xae>
 8007a16:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8007a18:	b13a      	cbz	r2, 8007a2a <_strtod_l+0xe2>
 8007a1a:	2135      	movs	r1, #53	; 0x35
 8007a1c:	a81c      	add	r0, sp, #112	; 0x70
 8007a1e:	f002 fc7f 	bl	800a320 <__copybits>
 8007a22:	4650      	mov	r0, sl
 8007a24:	991a      	ldr	r1, [sp, #104]	; 0x68
 8007a26:	f002 f847 	bl	8009ab8 <_Bfree>
 8007a2a:	3e01      	subs	r6, #1
 8007a2c:	2e04      	cmp	r6, #4
 8007a2e:	d806      	bhi.n	8007a3e <_strtod_l+0xf6>
 8007a30:	e8df f006 	tbb	[pc, r6]
 8007a34:	1714030a 	.word	0x1714030a
 8007a38:	0a          	.byte	0x0a
 8007a39:	00          	.byte	0x00
 8007a3a:	e9dd 891c 	ldrd	r8, r9, [sp, #112]	; 0x70
 8007a3e:	0721      	lsls	r1, r4, #28
 8007a40:	d5c3      	bpl.n	80079ca <_strtod_l+0x82>
 8007a42:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 8007a46:	e7c0      	b.n	80079ca <_strtod_l+0x82>
 8007a48:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8007a4a:	e9dd 831c 	ldrd	r8, r3, [sp, #112]	; 0x70
 8007a4e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8007a52:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8007a56:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8007a5a:	e7f0      	b.n	8007a3e <_strtod_l+0xf6>
 8007a5c:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8007bd8 <_strtod_l+0x290>
 8007a60:	e7ed      	b.n	8007a3e <_strtod_l+0xf6>
 8007a62:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8007a66:	f04f 38ff 	mov.w	r8, #4294967295
 8007a6a:	e7e8      	b.n	8007a3e <_strtod_l+0xf6>
 8007a6c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007a6e:	1c5a      	adds	r2, r3, #1
 8007a70:	9219      	str	r2, [sp, #100]	; 0x64
 8007a72:	785b      	ldrb	r3, [r3, #1]
 8007a74:	2b30      	cmp	r3, #48	; 0x30
 8007a76:	d0f9      	beq.n	8007a6c <_strtod_l+0x124>
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	d0a6      	beq.n	80079ca <_strtod_l+0x82>
 8007a7c:	2301      	movs	r3, #1
 8007a7e:	9307      	str	r3, [sp, #28]
 8007a80:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007a82:	220a      	movs	r2, #10
 8007a84:	9308      	str	r3, [sp, #32]
 8007a86:	2300      	movs	r3, #0
 8007a88:	469b      	mov	fp, r3
 8007a8a:	e9cd 3305 	strd	r3, r3, [sp, #20]
 8007a8e:	9819      	ldr	r0, [sp, #100]	; 0x64
 8007a90:	7805      	ldrb	r5, [r0, #0]
 8007a92:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 8007a96:	b2d9      	uxtb	r1, r3
 8007a98:	2909      	cmp	r1, #9
 8007a9a:	d927      	bls.n	8007aec <_strtod_l+0x1a4>
 8007a9c:	4622      	mov	r2, r4
 8007a9e:	4639      	mov	r1, r7
 8007aa0:	f002 fee4 	bl	800a86c <strncmp>
 8007aa4:	2800      	cmp	r0, #0
 8007aa6:	d033      	beq.n	8007b10 <_strtod_l+0x1c8>
 8007aa8:	2000      	movs	r0, #0
 8007aaa:	462a      	mov	r2, r5
 8007aac:	465c      	mov	r4, fp
 8007aae:	4603      	mov	r3, r0
 8007ab0:	9004      	str	r0, [sp, #16]
 8007ab2:	2a65      	cmp	r2, #101	; 0x65
 8007ab4:	d001      	beq.n	8007aba <_strtod_l+0x172>
 8007ab6:	2a45      	cmp	r2, #69	; 0x45
 8007ab8:	d114      	bne.n	8007ae4 <_strtod_l+0x19c>
 8007aba:	b91c      	cbnz	r4, 8007ac4 <_strtod_l+0x17c>
 8007abc:	9a07      	ldr	r2, [sp, #28]
 8007abe:	4302      	orrs	r2, r0
 8007ac0:	d09f      	beq.n	8007a02 <_strtod_l+0xba>
 8007ac2:	2400      	movs	r4, #0
 8007ac4:	9e19      	ldr	r6, [sp, #100]	; 0x64
 8007ac6:	1c72      	adds	r2, r6, #1
 8007ac8:	9219      	str	r2, [sp, #100]	; 0x64
 8007aca:	7872      	ldrb	r2, [r6, #1]
 8007acc:	2a2b      	cmp	r2, #43	; 0x2b
 8007ace:	d079      	beq.n	8007bc4 <_strtod_l+0x27c>
 8007ad0:	2a2d      	cmp	r2, #45	; 0x2d
 8007ad2:	f000 8083 	beq.w	8007bdc <_strtod_l+0x294>
 8007ad6:	2700      	movs	r7, #0
 8007ad8:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8007adc:	2909      	cmp	r1, #9
 8007ade:	f240 8083 	bls.w	8007be8 <_strtod_l+0x2a0>
 8007ae2:	9619      	str	r6, [sp, #100]	; 0x64
 8007ae4:	2500      	movs	r5, #0
 8007ae6:	e09f      	b.n	8007c28 <_strtod_l+0x2e0>
 8007ae8:	2300      	movs	r3, #0
 8007aea:	e7c8      	b.n	8007a7e <_strtod_l+0x136>
 8007aec:	f1bb 0f08 	cmp.w	fp, #8
 8007af0:	bfd5      	itete	le
 8007af2:	9906      	ldrle	r1, [sp, #24]
 8007af4:	9905      	ldrgt	r1, [sp, #20]
 8007af6:	fb02 3301 	mlale	r3, r2, r1, r3
 8007afa:	fb02 3301 	mlagt	r3, r2, r1, r3
 8007afe:	f100 0001 	add.w	r0, r0, #1
 8007b02:	bfd4      	ite	le
 8007b04:	9306      	strle	r3, [sp, #24]
 8007b06:	9305      	strgt	r3, [sp, #20]
 8007b08:	f10b 0b01 	add.w	fp, fp, #1
 8007b0c:	9019      	str	r0, [sp, #100]	; 0x64
 8007b0e:	e7be      	b.n	8007a8e <_strtod_l+0x146>
 8007b10:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007b12:	191a      	adds	r2, r3, r4
 8007b14:	9219      	str	r2, [sp, #100]	; 0x64
 8007b16:	5d1a      	ldrb	r2, [r3, r4]
 8007b18:	f1bb 0f00 	cmp.w	fp, #0
 8007b1c:	d036      	beq.n	8007b8c <_strtod_l+0x244>
 8007b1e:	465c      	mov	r4, fp
 8007b20:	9004      	str	r0, [sp, #16]
 8007b22:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8007b26:	2b09      	cmp	r3, #9
 8007b28:	d912      	bls.n	8007b50 <_strtod_l+0x208>
 8007b2a:	2301      	movs	r3, #1
 8007b2c:	e7c1      	b.n	8007ab2 <_strtod_l+0x16a>
 8007b2e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007b30:	3001      	adds	r0, #1
 8007b32:	1c5a      	adds	r2, r3, #1
 8007b34:	9219      	str	r2, [sp, #100]	; 0x64
 8007b36:	785a      	ldrb	r2, [r3, #1]
 8007b38:	2a30      	cmp	r2, #48	; 0x30
 8007b3a:	d0f8      	beq.n	8007b2e <_strtod_l+0x1e6>
 8007b3c:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8007b40:	2b08      	cmp	r3, #8
 8007b42:	f200 84d5 	bhi.w	80084f0 <_strtod_l+0xba8>
 8007b46:	9004      	str	r0, [sp, #16]
 8007b48:	2000      	movs	r0, #0
 8007b4a:	4604      	mov	r4, r0
 8007b4c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007b4e:	9308      	str	r3, [sp, #32]
 8007b50:	3a30      	subs	r2, #48	; 0x30
 8007b52:	f100 0301 	add.w	r3, r0, #1
 8007b56:	d013      	beq.n	8007b80 <_strtod_l+0x238>
 8007b58:	9904      	ldr	r1, [sp, #16]
 8007b5a:	1905      	adds	r5, r0, r4
 8007b5c:	4419      	add	r1, r3
 8007b5e:	9104      	str	r1, [sp, #16]
 8007b60:	4623      	mov	r3, r4
 8007b62:	210a      	movs	r1, #10
 8007b64:	42ab      	cmp	r3, r5
 8007b66:	d113      	bne.n	8007b90 <_strtod_l+0x248>
 8007b68:	1823      	adds	r3, r4, r0
 8007b6a:	2b08      	cmp	r3, #8
 8007b6c:	f104 0401 	add.w	r4, r4, #1
 8007b70:	4404      	add	r4, r0
 8007b72:	dc1b      	bgt.n	8007bac <_strtod_l+0x264>
 8007b74:	230a      	movs	r3, #10
 8007b76:	9906      	ldr	r1, [sp, #24]
 8007b78:	fb03 2301 	mla	r3, r3, r1, r2
 8007b7c:	9306      	str	r3, [sp, #24]
 8007b7e:	2300      	movs	r3, #0
 8007b80:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8007b82:	4618      	mov	r0, r3
 8007b84:	1c51      	adds	r1, r2, #1
 8007b86:	9119      	str	r1, [sp, #100]	; 0x64
 8007b88:	7852      	ldrb	r2, [r2, #1]
 8007b8a:	e7ca      	b.n	8007b22 <_strtod_l+0x1da>
 8007b8c:	4658      	mov	r0, fp
 8007b8e:	e7d3      	b.n	8007b38 <_strtod_l+0x1f0>
 8007b90:	2b08      	cmp	r3, #8
 8007b92:	dc04      	bgt.n	8007b9e <_strtod_l+0x256>
 8007b94:	9f06      	ldr	r7, [sp, #24]
 8007b96:	434f      	muls	r7, r1
 8007b98:	9706      	str	r7, [sp, #24]
 8007b9a:	3301      	adds	r3, #1
 8007b9c:	e7e2      	b.n	8007b64 <_strtod_l+0x21c>
 8007b9e:	1c5f      	adds	r7, r3, #1
 8007ba0:	2f10      	cmp	r7, #16
 8007ba2:	bfde      	ittt	le
 8007ba4:	9f05      	ldrle	r7, [sp, #20]
 8007ba6:	434f      	mulle	r7, r1
 8007ba8:	9705      	strle	r7, [sp, #20]
 8007baa:	e7f6      	b.n	8007b9a <_strtod_l+0x252>
 8007bac:	2c10      	cmp	r4, #16
 8007bae:	bfdf      	itttt	le
 8007bb0:	230a      	movle	r3, #10
 8007bb2:	9905      	ldrle	r1, [sp, #20]
 8007bb4:	fb03 2301 	mlale	r3, r3, r1, r2
 8007bb8:	9305      	strle	r3, [sp, #20]
 8007bba:	e7e0      	b.n	8007b7e <_strtod_l+0x236>
 8007bbc:	2300      	movs	r3, #0
 8007bbe:	9304      	str	r3, [sp, #16]
 8007bc0:	2301      	movs	r3, #1
 8007bc2:	e77b      	b.n	8007abc <_strtod_l+0x174>
 8007bc4:	2700      	movs	r7, #0
 8007bc6:	1cb2      	adds	r2, r6, #2
 8007bc8:	9219      	str	r2, [sp, #100]	; 0x64
 8007bca:	78b2      	ldrb	r2, [r6, #2]
 8007bcc:	e784      	b.n	8007ad8 <_strtod_l+0x190>
 8007bce:	bf00      	nop
 8007bd0:	0800bad0 	.word	0x0800bad0
 8007bd4:	0800b884 	.word	0x0800b884
 8007bd8:	7ff00000 	.word	0x7ff00000
 8007bdc:	2701      	movs	r7, #1
 8007bde:	e7f2      	b.n	8007bc6 <_strtod_l+0x27e>
 8007be0:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8007be2:	1c51      	adds	r1, r2, #1
 8007be4:	9119      	str	r1, [sp, #100]	; 0x64
 8007be6:	7852      	ldrb	r2, [r2, #1]
 8007be8:	2a30      	cmp	r2, #48	; 0x30
 8007bea:	d0f9      	beq.n	8007be0 <_strtod_l+0x298>
 8007bec:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8007bf0:	2908      	cmp	r1, #8
 8007bf2:	f63f af77 	bhi.w	8007ae4 <_strtod_l+0x19c>
 8007bf6:	f04f 0e0a 	mov.w	lr, #10
 8007bfa:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 8007bfe:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8007c00:	9209      	str	r2, [sp, #36]	; 0x24
 8007c02:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8007c04:	1c51      	adds	r1, r2, #1
 8007c06:	9119      	str	r1, [sp, #100]	; 0x64
 8007c08:	7852      	ldrb	r2, [r2, #1]
 8007c0a:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 8007c0e:	2d09      	cmp	r5, #9
 8007c10:	d935      	bls.n	8007c7e <_strtod_l+0x336>
 8007c12:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8007c14:	1b49      	subs	r1, r1, r5
 8007c16:	2908      	cmp	r1, #8
 8007c18:	f644 651f 	movw	r5, #19999	; 0x4e1f
 8007c1c:	dc02      	bgt.n	8007c24 <_strtod_l+0x2dc>
 8007c1e:	4565      	cmp	r5, ip
 8007c20:	bfa8      	it	ge
 8007c22:	4665      	movge	r5, ip
 8007c24:	b107      	cbz	r7, 8007c28 <_strtod_l+0x2e0>
 8007c26:	426d      	negs	r5, r5
 8007c28:	2c00      	cmp	r4, #0
 8007c2a:	d14c      	bne.n	8007cc6 <_strtod_l+0x37e>
 8007c2c:	9907      	ldr	r1, [sp, #28]
 8007c2e:	4301      	orrs	r1, r0
 8007c30:	f47f aecb 	bne.w	80079ca <_strtod_l+0x82>
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	f47f aee4 	bne.w	8007a02 <_strtod_l+0xba>
 8007c3a:	2a69      	cmp	r2, #105	; 0x69
 8007c3c:	d026      	beq.n	8007c8c <_strtod_l+0x344>
 8007c3e:	dc23      	bgt.n	8007c88 <_strtod_l+0x340>
 8007c40:	2a49      	cmp	r2, #73	; 0x49
 8007c42:	d023      	beq.n	8007c8c <_strtod_l+0x344>
 8007c44:	2a4e      	cmp	r2, #78	; 0x4e
 8007c46:	f47f aedc 	bne.w	8007a02 <_strtod_l+0xba>
 8007c4a:	499d      	ldr	r1, [pc, #628]	; (8007ec0 <_strtod_l+0x578>)
 8007c4c:	a819      	add	r0, sp, #100	; 0x64
 8007c4e:	f001 fe17 	bl	8009880 <__match>
 8007c52:	2800      	cmp	r0, #0
 8007c54:	f43f aed5 	beq.w	8007a02 <_strtod_l+0xba>
 8007c58:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007c5a:	781b      	ldrb	r3, [r3, #0]
 8007c5c:	2b28      	cmp	r3, #40	; 0x28
 8007c5e:	d12c      	bne.n	8007cba <_strtod_l+0x372>
 8007c60:	4998      	ldr	r1, [pc, #608]	; (8007ec4 <_strtod_l+0x57c>)
 8007c62:	aa1c      	add	r2, sp, #112	; 0x70
 8007c64:	a819      	add	r0, sp, #100	; 0x64
 8007c66:	f001 fe1f 	bl	80098a8 <__hexnan>
 8007c6a:	2805      	cmp	r0, #5
 8007c6c:	d125      	bne.n	8007cba <_strtod_l+0x372>
 8007c6e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007c70:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 8007c74:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8007c78:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8007c7c:	e6a5      	b.n	80079ca <_strtod_l+0x82>
 8007c7e:	fb0e 2c0c 	mla	ip, lr, ip, r2
 8007c82:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 8007c86:	e7bc      	b.n	8007c02 <_strtod_l+0x2ba>
 8007c88:	2a6e      	cmp	r2, #110	; 0x6e
 8007c8a:	e7dc      	b.n	8007c46 <_strtod_l+0x2fe>
 8007c8c:	498e      	ldr	r1, [pc, #568]	; (8007ec8 <_strtod_l+0x580>)
 8007c8e:	a819      	add	r0, sp, #100	; 0x64
 8007c90:	f001 fdf6 	bl	8009880 <__match>
 8007c94:	2800      	cmp	r0, #0
 8007c96:	f43f aeb4 	beq.w	8007a02 <_strtod_l+0xba>
 8007c9a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007c9c:	498b      	ldr	r1, [pc, #556]	; (8007ecc <_strtod_l+0x584>)
 8007c9e:	3b01      	subs	r3, #1
 8007ca0:	a819      	add	r0, sp, #100	; 0x64
 8007ca2:	9319      	str	r3, [sp, #100]	; 0x64
 8007ca4:	f001 fdec 	bl	8009880 <__match>
 8007ca8:	b910      	cbnz	r0, 8007cb0 <_strtod_l+0x368>
 8007caa:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007cac:	3301      	adds	r3, #1
 8007cae:	9319      	str	r3, [sp, #100]	; 0x64
 8007cb0:	f04f 0800 	mov.w	r8, #0
 8007cb4:	f8df 9218 	ldr.w	r9, [pc, #536]	; 8007ed0 <_strtod_l+0x588>
 8007cb8:	e687      	b.n	80079ca <_strtod_l+0x82>
 8007cba:	4886      	ldr	r0, [pc, #536]	; (8007ed4 <_strtod_l+0x58c>)
 8007cbc:	f002 fdc0 	bl	800a840 <nan>
 8007cc0:	4680      	mov	r8, r0
 8007cc2:	4689      	mov	r9, r1
 8007cc4:	e681      	b.n	80079ca <_strtod_l+0x82>
 8007cc6:	9b04      	ldr	r3, [sp, #16]
 8007cc8:	f1bb 0f00 	cmp.w	fp, #0
 8007ccc:	bf08      	it	eq
 8007cce:	46a3      	moveq	fp, r4
 8007cd0:	1aeb      	subs	r3, r5, r3
 8007cd2:	2c10      	cmp	r4, #16
 8007cd4:	9806      	ldr	r0, [sp, #24]
 8007cd6:	4626      	mov	r6, r4
 8007cd8:	9307      	str	r3, [sp, #28]
 8007cda:	bfa8      	it	ge
 8007cdc:	2610      	movge	r6, #16
 8007cde:	f7f8 fb81 	bl	80003e4 <__aeabi_ui2d>
 8007ce2:	2c09      	cmp	r4, #9
 8007ce4:	4680      	mov	r8, r0
 8007ce6:	4689      	mov	r9, r1
 8007ce8:	dd13      	ble.n	8007d12 <_strtod_l+0x3ca>
 8007cea:	4b7b      	ldr	r3, [pc, #492]	; (8007ed8 <_strtod_l+0x590>)
 8007cec:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8007cf0:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8007cf4:	f7f8 fbf0 	bl	80004d8 <__aeabi_dmul>
 8007cf8:	4680      	mov	r8, r0
 8007cfa:	9805      	ldr	r0, [sp, #20]
 8007cfc:	4689      	mov	r9, r1
 8007cfe:	f7f8 fb71 	bl	80003e4 <__aeabi_ui2d>
 8007d02:	4602      	mov	r2, r0
 8007d04:	460b      	mov	r3, r1
 8007d06:	4640      	mov	r0, r8
 8007d08:	4649      	mov	r1, r9
 8007d0a:	f7f8 fa2f 	bl	800016c <__adddf3>
 8007d0e:	4680      	mov	r8, r0
 8007d10:	4689      	mov	r9, r1
 8007d12:	2c0f      	cmp	r4, #15
 8007d14:	dc36      	bgt.n	8007d84 <_strtod_l+0x43c>
 8007d16:	9b07      	ldr	r3, [sp, #28]
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	f43f ae56 	beq.w	80079ca <_strtod_l+0x82>
 8007d1e:	dd22      	ble.n	8007d66 <_strtod_l+0x41e>
 8007d20:	2b16      	cmp	r3, #22
 8007d22:	dc09      	bgt.n	8007d38 <_strtod_l+0x3f0>
 8007d24:	496c      	ldr	r1, [pc, #432]	; (8007ed8 <_strtod_l+0x590>)
 8007d26:	4642      	mov	r2, r8
 8007d28:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007d2c:	464b      	mov	r3, r9
 8007d2e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007d32:	f7f8 fbd1 	bl	80004d8 <__aeabi_dmul>
 8007d36:	e7c3      	b.n	8007cc0 <_strtod_l+0x378>
 8007d38:	9a07      	ldr	r2, [sp, #28]
 8007d3a:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 8007d3e:	4293      	cmp	r3, r2
 8007d40:	db20      	blt.n	8007d84 <_strtod_l+0x43c>
 8007d42:	4d65      	ldr	r5, [pc, #404]	; (8007ed8 <_strtod_l+0x590>)
 8007d44:	f1c4 040f 	rsb	r4, r4, #15
 8007d48:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8007d4c:	4642      	mov	r2, r8
 8007d4e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007d52:	464b      	mov	r3, r9
 8007d54:	f7f8 fbc0 	bl	80004d8 <__aeabi_dmul>
 8007d58:	9b07      	ldr	r3, [sp, #28]
 8007d5a:	1b1c      	subs	r4, r3, r4
 8007d5c:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8007d60:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007d64:	e7e5      	b.n	8007d32 <_strtod_l+0x3ea>
 8007d66:	9b07      	ldr	r3, [sp, #28]
 8007d68:	3316      	adds	r3, #22
 8007d6a:	db0b      	blt.n	8007d84 <_strtod_l+0x43c>
 8007d6c:	9b04      	ldr	r3, [sp, #16]
 8007d6e:	4640      	mov	r0, r8
 8007d70:	1b5d      	subs	r5, r3, r5
 8007d72:	4b59      	ldr	r3, [pc, #356]	; (8007ed8 <_strtod_l+0x590>)
 8007d74:	4649      	mov	r1, r9
 8007d76:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8007d7a:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007d7e:	f7f8 fcd5 	bl	800072c <__aeabi_ddiv>
 8007d82:	e79d      	b.n	8007cc0 <_strtod_l+0x378>
 8007d84:	9b07      	ldr	r3, [sp, #28]
 8007d86:	1ba6      	subs	r6, r4, r6
 8007d88:	441e      	add	r6, r3
 8007d8a:	2e00      	cmp	r6, #0
 8007d8c:	dd74      	ble.n	8007e78 <_strtod_l+0x530>
 8007d8e:	f016 030f 	ands.w	r3, r6, #15
 8007d92:	d00a      	beq.n	8007daa <_strtod_l+0x462>
 8007d94:	4950      	ldr	r1, [pc, #320]	; (8007ed8 <_strtod_l+0x590>)
 8007d96:	4642      	mov	r2, r8
 8007d98:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007d9c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007da0:	464b      	mov	r3, r9
 8007da2:	f7f8 fb99 	bl	80004d8 <__aeabi_dmul>
 8007da6:	4680      	mov	r8, r0
 8007da8:	4689      	mov	r9, r1
 8007daa:	f036 060f 	bics.w	r6, r6, #15
 8007dae:	d052      	beq.n	8007e56 <_strtod_l+0x50e>
 8007db0:	f5b6 7f9a 	cmp.w	r6, #308	; 0x134
 8007db4:	dd27      	ble.n	8007e06 <_strtod_l+0x4be>
 8007db6:	f04f 0b00 	mov.w	fp, #0
 8007dba:	f8cd b010 	str.w	fp, [sp, #16]
 8007dbe:	f8cd b020 	str.w	fp, [sp, #32]
 8007dc2:	f8cd b018 	str.w	fp, [sp, #24]
 8007dc6:	2322      	movs	r3, #34	; 0x22
 8007dc8:	f04f 0800 	mov.w	r8, #0
 8007dcc:	f8df 9100 	ldr.w	r9, [pc, #256]	; 8007ed0 <_strtod_l+0x588>
 8007dd0:	f8ca 3000 	str.w	r3, [sl]
 8007dd4:	9b08      	ldr	r3, [sp, #32]
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	f43f adf7 	beq.w	80079ca <_strtod_l+0x82>
 8007ddc:	4650      	mov	r0, sl
 8007dde:	991a      	ldr	r1, [sp, #104]	; 0x68
 8007de0:	f001 fe6a 	bl	8009ab8 <_Bfree>
 8007de4:	4650      	mov	r0, sl
 8007de6:	9906      	ldr	r1, [sp, #24]
 8007de8:	f001 fe66 	bl	8009ab8 <_Bfree>
 8007dec:	4650      	mov	r0, sl
 8007dee:	9904      	ldr	r1, [sp, #16]
 8007df0:	f001 fe62 	bl	8009ab8 <_Bfree>
 8007df4:	4650      	mov	r0, sl
 8007df6:	9908      	ldr	r1, [sp, #32]
 8007df8:	f001 fe5e 	bl	8009ab8 <_Bfree>
 8007dfc:	4659      	mov	r1, fp
 8007dfe:	4650      	mov	r0, sl
 8007e00:	f001 fe5a 	bl	8009ab8 <_Bfree>
 8007e04:	e5e1      	b.n	80079ca <_strtod_l+0x82>
 8007e06:	4b35      	ldr	r3, [pc, #212]	; (8007edc <_strtod_l+0x594>)
 8007e08:	4640      	mov	r0, r8
 8007e0a:	9305      	str	r3, [sp, #20]
 8007e0c:	2300      	movs	r3, #0
 8007e0e:	4649      	mov	r1, r9
 8007e10:	461f      	mov	r7, r3
 8007e12:	1136      	asrs	r6, r6, #4
 8007e14:	2e01      	cmp	r6, #1
 8007e16:	dc21      	bgt.n	8007e5c <_strtod_l+0x514>
 8007e18:	b10b      	cbz	r3, 8007e1e <_strtod_l+0x4d6>
 8007e1a:	4680      	mov	r8, r0
 8007e1c:	4689      	mov	r9, r1
 8007e1e:	4b2f      	ldr	r3, [pc, #188]	; (8007edc <_strtod_l+0x594>)
 8007e20:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8007e24:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8007e28:	4642      	mov	r2, r8
 8007e2a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007e2e:	464b      	mov	r3, r9
 8007e30:	f7f8 fb52 	bl	80004d8 <__aeabi_dmul>
 8007e34:	4b26      	ldr	r3, [pc, #152]	; (8007ed0 <_strtod_l+0x588>)
 8007e36:	460a      	mov	r2, r1
 8007e38:	400b      	ands	r3, r1
 8007e3a:	4929      	ldr	r1, [pc, #164]	; (8007ee0 <_strtod_l+0x598>)
 8007e3c:	4680      	mov	r8, r0
 8007e3e:	428b      	cmp	r3, r1
 8007e40:	d8b9      	bhi.n	8007db6 <_strtod_l+0x46e>
 8007e42:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8007e46:	428b      	cmp	r3, r1
 8007e48:	bf86      	itte	hi
 8007e4a:	f04f 38ff 	movhi.w	r8, #4294967295
 8007e4e:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 8007ee4 <_strtod_l+0x59c>
 8007e52:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8007e56:	2300      	movs	r3, #0
 8007e58:	9305      	str	r3, [sp, #20]
 8007e5a:	e07f      	b.n	8007f5c <_strtod_l+0x614>
 8007e5c:	07f2      	lsls	r2, r6, #31
 8007e5e:	d505      	bpl.n	8007e6c <_strtod_l+0x524>
 8007e60:	9b05      	ldr	r3, [sp, #20]
 8007e62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e66:	f7f8 fb37 	bl	80004d8 <__aeabi_dmul>
 8007e6a:	2301      	movs	r3, #1
 8007e6c:	9a05      	ldr	r2, [sp, #20]
 8007e6e:	3701      	adds	r7, #1
 8007e70:	3208      	adds	r2, #8
 8007e72:	1076      	asrs	r6, r6, #1
 8007e74:	9205      	str	r2, [sp, #20]
 8007e76:	e7cd      	b.n	8007e14 <_strtod_l+0x4cc>
 8007e78:	d0ed      	beq.n	8007e56 <_strtod_l+0x50e>
 8007e7a:	4276      	negs	r6, r6
 8007e7c:	f016 020f 	ands.w	r2, r6, #15
 8007e80:	d00a      	beq.n	8007e98 <_strtod_l+0x550>
 8007e82:	4b15      	ldr	r3, [pc, #84]	; (8007ed8 <_strtod_l+0x590>)
 8007e84:	4640      	mov	r0, r8
 8007e86:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007e8a:	4649      	mov	r1, r9
 8007e8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e90:	f7f8 fc4c 	bl	800072c <__aeabi_ddiv>
 8007e94:	4680      	mov	r8, r0
 8007e96:	4689      	mov	r9, r1
 8007e98:	1136      	asrs	r6, r6, #4
 8007e9a:	d0dc      	beq.n	8007e56 <_strtod_l+0x50e>
 8007e9c:	2e1f      	cmp	r6, #31
 8007e9e:	dd23      	ble.n	8007ee8 <_strtod_l+0x5a0>
 8007ea0:	f04f 0b00 	mov.w	fp, #0
 8007ea4:	f8cd b010 	str.w	fp, [sp, #16]
 8007ea8:	f8cd b020 	str.w	fp, [sp, #32]
 8007eac:	f8cd b018 	str.w	fp, [sp, #24]
 8007eb0:	2322      	movs	r3, #34	; 0x22
 8007eb2:	f04f 0800 	mov.w	r8, #0
 8007eb6:	f04f 0900 	mov.w	r9, #0
 8007eba:	f8ca 3000 	str.w	r3, [sl]
 8007ebe:	e789      	b.n	8007dd4 <_strtod_l+0x48c>
 8007ec0:	0800b855 	.word	0x0800b855
 8007ec4:	0800b898 	.word	0x0800b898
 8007ec8:	0800b84d 	.word	0x0800b84d
 8007ecc:	0800b9dc 	.word	0x0800b9dc
 8007ed0:	7ff00000 	.word	0x7ff00000
 8007ed4:	0800bc88 	.word	0x0800bc88
 8007ed8:	0800bb68 	.word	0x0800bb68
 8007edc:	0800bb40 	.word	0x0800bb40
 8007ee0:	7ca00000 	.word	0x7ca00000
 8007ee4:	7fefffff 	.word	0x7fefffff
 8007ee8:	f016 0310 	ands.w	r3, r6, #16
 8007eec:	bf18      	it	ne
 8007eee:	236a      	movne	r3, #106	; 0x6a
 8007ef0:	4640      	mov	r0, r8
 8007ef2:	9305      	str	r3, [sp, #20]
 8007ef4:	4649      	mov	r1, r9
 8007ef6:	2300      	movs	r3, #0
 8007ef8:	4fb0      	ldr	r7, [pc, #704]	; (80081bc <_strtod_l+0x874>)
 8007efa:	07f2      	lsls	r2, r6, #31
 8007efc:	d504      	bpl.n	8007f08 <_strtod_l+0x5c0>
 8007efe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007f02:	f7f8 fae9 	bl	80004d8 <__aeabi_dmul>
 8007f06:	2301      	movs	r3, #1
 8007f08:	1076      	asrs	r6, r6, #1
 8007f0a:	f107 0708 	add.w	r7, r7, #8
 8007f0e:	d1f4      	bne.n	8007efa <_strtod_l+0x5b2>
 8007f10:	b10b      	cbz	r3, 8007f16 <_strtod_l+0x5ce>
 8007f12:	4680      	mov	r8, r0
 8007f14:	4689      	mov	r9, r1
 8007f16:	9b05      	ldr	r3, [sp, #20]
 8007f18:	b1c3      	cbz	r3, 8007f4c <_strtod_l+0x604>
 8007f1a:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8007f1e:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8007f22:	2b00      	cmp	r3, #0
 8007f24:	4649      	mov	r1, r9
 8007f26:	dd11      	ble.n	8007f4c <_strtod_l+0x604>
 8007f28:	2b1f      	cmp	r3, #31
 8007f2a:	f340 8127 	ble.w	800817c <_strtod_l+0x834>
 8007f2e:	2b34      	cmp	r3, #52	; 0x34
 8007f30:	bfd8      	it	le
 8007f32:	f04f 33ff 	movle.w	r3, #4294967295
 8007f36:	f04f 0800 	mov.w	r8, #0
 8007f3a:	bfcf      	iteee	gt
 8007f3c:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8007f40:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8007f44:	fa03 f202 	lslle.w	r2, r3, r2
 8007f48:	ea02 0901 	andle.w	r9, r2, r1
 8007f4c:	2200      	movs	r2, #0
 8007f4e:	2300      	movs	r3, #0
 8007f50:	4640      	mov	r0, r8
 8007f52:	4649      	mov	r1, r9
 8007f54:	f7f8 fd28 	bl	80009a8 <__aeabi_dcmpeq>
 8007f58:	2800      	cmp	r0, #0
 8007f5a:	d1a1      	bne.n	8007ea0 <_strtod_l+0x558>
 8007f5c:	9b06      	ldr	r3, [sp, #24]
 8007f5e:	465a      	mov	r2, fp
 8007f60:	9300      	str	r3, [sp, #0]
 8007f62:	4650      	mov	r0, sl
 8007f64:	4623      	mov	r3, r4
 8007f66:	9908      	ldr	r1, [sp, #32]
 8007f68:	f001 fe0e 	bl	8009b88 <__s2b>
 8007f6c:	9008      	str	r0, [sp, #32]
 8007f6e:	2800      	cmp	r0, #0
 8007f70:	f43f af21 	beq.w	8007db6 <_strtod_l+0x46e>
 8007f74:	9b04      	ldr	r3, [sp, #16]
 8007f76:	f04f 0b00 	mov.w	fp, #0
 8007f7a:	1b5d      	subs	r5, r3, r5
 8007f7c:	9b07      	ldr	r3, [sp, #28]
 8007f7e:	f8cd b010 	str.w	fp, [sp, #16]
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	bfb4      	ite	lt
 8007f86:	462b      	movlt	r3, r5
 8007f88:	2300      	movge	r3, #0
 8007f8a:	930e      	str	r3, [sp, #56]	; 0x38
 8007f8c:	9b07      	ldr	r3, [sp, #28]
 8007f8e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8007f92:	9314      	str	r3, [sp, #80]	; 0x50
 8007f94:	9b08      	ldr	r3, [sp, #32]
 8007f96:	4650      	mov	r0, sl
 8007f98:	6859      	ldr	r1, [r3, #4]
 8007f9a:	f001 fd4d 	bl	8009a38 <_Balloc>
 8007f9e:	9006      	str	r0, [sp, #24]
 8007fa0:	2800      	cmp	r0, #0
 8007fa2:	f43f af10 	beq.w	8007dc6 <_strtod_l+0x47e>
 8007fa6:	9b08      	ldr	r3, [sp, #32]
 8007fa8:	300c      	adds	r0, #12
 8007faa:	691a      	ldr	r2, [r3, #16]
 8007fac:	f103 010c 	add.w	r1, r3, #12
 8007fb0:	3202      	adds	r2, #2
 8007fb2:	0092      	lsls	r2, r2, #2
 8007fb4:	f7fe fdfc 	bl	8006bb0 <memcpy>
 8007fb8:	ab1c      	add	r3, sp, #112	; 0x70
 8007fba:	9301      	str	r3, [sp, #4]
 8007fbc:	ab1b      	add	r3, sp, #108	; 0x6c
 8007fbe:	9300      	str	r3, [sp, #0]
 8007fc0:	4642      	mov	r2, r8
 8007fc2:	464b      	mov	r3, r9
 8007fc4:	4650      	mov	r0, sl
 8007fc6:	e9cd 890c 	strd	r8, r9, [sp, #48]	; 0x30
 8007fca:	f002 f91f 	bl	800a20c <__d2b>
 8007fce:	901a      	str	r0, [sp, #104]	; 0x68
 8007fd0:	2800      	cmp	r0, #0
 8007fd2:	f43f aef8 	beq.w	8007dc6 <_strtod_l+0x47e>
 8007fd6:	2101      	movs	r1, #1
 8007fd8:	4650      	mov	r0, sl
 8007fda:	f001 fe6d 	bl	8009cb8 <__i2b>
 8007fde:	4603      	mov	r3, r0
 8007fe0:	9004      	str	r0, [sp, #16]
 8007fe2:	2800      	cmp	r0, #0
 8007fe4:	f43f aeef 	beq.w	8007dc6 <_strtod_l+0x47e>
 8007fe8:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8007fea:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8007fec:	2d00      	cmp	r5, #0
 8007fee:	bfab      	itete	ge
 8007ff0:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8007ff2:	9b14      	ldrlt	r3, [sp, #80]	; 0x50
 8007ff4:	18ee      	addge	r6, r5, r3
 8007ff6:	1b5c      	sublt	r4, r3, r5
 8007ff8:	9b05      	ldr	r3, [sp, #20]
 8007ffa:	bfa8      	it	ge
 8007ffc:	9c14      	ldrge	r4, [sp, #80]	; 0x50
 8007ffe:	eba5 0503 	sub.w	r5, r5, r3
 8008002:	4415      	add	r5, r2
 8008004:	4b6e      	ldr	r3, [pc, #440]	; (80081c0 <_strtod_l+0x878>)
 8008006:	f105 35ff 	add.w	r5, r5, #4294967295
 800800a:	bfb8      	it	lt
 800800c:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 800800e:	429d      	cmp	r5, r3
 8008010:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8008014:	f280 80c4 	bge.w	80081a0 <_strtod_l+0x858>
 8008018:	1b5b      	subs	r3, r3, r5
 800801a:	2b1f      	cmp	r3, #31
 800801c:	f04f 0701 	mov.w	r7, #1
 8008020:	eba2 0203 	sub.w	r2, r2, r3
 8008024:	f300 80b1 	bgt.w	800818a <_strtod_l+0x842>
 8008028:	2500      	movs	r5, #0
 800802a:	fa07 f303 	lsl.w	r3, r7, r3
 800802e:	930f      	str	r3, [sp, #60]	; 0x3c
 8008030:	18b7      	adds	r7, r6, r2
 8008032:	9b05      	ldr	r3, [sp, #20]
 8008034:	42be      	cmp	r6, r7
 8008036:	4414      	add	r4, r2
 8008038:	441c      	add	r4, r3
 800803a:	4633      	mov	r3, r6
 800803c:	bfa8      	it	ge
 800803e:	463b      	movge	r3, r7
 8008040:	42a3      	cmp	r3, r4
 8008042:	bfa8      	it	ge
 8008044:	4623      	movge	r3, r4
 8008046:	2b00      	cmp	r3, #0
 8008048:	bfc2      	ittt	gt
 800804a:	1aff      	subgt	r7, r7, r3
 800804c:	1ae4      	subgt	r4, r4, r3
 800804e:	1af6      	subgt	r6, r6, r3
 8008050:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008052:	2b00      	cmp	r3, #0
 8008054:	dd17      	ble.n	8008086 <_strtod_l+0x73e>
 8008056:	461a      	mov	r2, r3
 8008058:	4650      	mov	r0, sl
 800805a:	9904      	ldr	r1, [sp, #16]
 800805c:	f001 feea 	bl	8009e34 <__pow5mult>
 8008060:	9004      	str	r0, [sp, #16]
 8008062:	2800      	cmp	r0, #0
 8008064:	f43f aeaf 	beq.w	8007dc6 <_strtod_l+0x47e>
 8008068:	4601      	mov	r1, r0
 800806a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800806c:	4650      	mov	r0, sl
 800806e:	f001 fe39 	bl	8009ce4 <__multiply>
 8008072:	9009      	str	r0, [sp, #36]	; 0x24
 8008074:	2800      	cmp	r0, #0
 8008076:	f43f aea6 	beq.w	8007dc6 <_strtod_l+0x47e>
 800807a:	4650      	mov	r0, sl
 800807c:	991a      	ldr	r1, [sp, #104]	; 0x68
 800807e:	f001 fd1b 	bl	8009ab8 <_Bfree>
 8008082:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008084:	931a      	str	r3, [sp, #104]	; 0x68
 8008086:	2f00      	cmp	r7, #0
 8008088:	f300 808e 	bgt.w	80081a8 <_strtod_l+0x860>
 800808c:	9b07      	ldr	r3, [sp, #28]
 800808e:	2b00      	cmp	r3, #0
 8008090:	dd08      	ble.n	80080a4 <_strtod_l+0x75c>
 8008092:	4650      	mov	r0, sl
 8008094:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008096:	9906      	ldr	r1, [sp, #24]
 8008098:	f001 fecc 	bl	8009e34 <__pow5mult>
 800809c:	9006      	str	r0, [sp, #24]
 800809e:	2800      	cmp	r0, #0
 80080a0:	f43f ae91 	beq.w	8007dc6 <_strtod_l+0x47e>
 80080a4:	2c00      	cmp	r4, #0
 80080a6:	dd08      	ble.n	80080ba <_strtod_l+0x772>
 80080a8:	4622      	mov	r2, r4
 80080aa:	4650      	mov	r0, sl
 80080ac:	9906      	ldr	r1, [sp, #24]
 80080ae:	f001 ff1b 	bl	8009ee8 <__lshift>
 80080b2:	9006      	str	r0, [sp, #24]
 80080b4:	2800      	cmp	r0, #0
 80080b6:	f43f ae86 	beq.w	8007dc6 <_strtod_l+0x47e>
 80080ba:	2e00      	cmp	r6, #0
 80080bc:	dd08      	ble.n	80080d0 <_strtod_l+0x788>
 80080be:	4632      	mov	r2, r6
 80080c0:	4650      	mov	r0, sl
 80080c2:	9904      	ldr	r1, [sp, #16]
 80080c4:	f001 ff10 	bl	8009ee8 <__lshift>
 80080c8:	9004      	str	r0, [sp, #16]
 80080ca:	2800      	cmp	r0, #0
 80080cc:	f43f ae7b 	beq.w	8007dc6 <_strtod_l+0x47e>
 80080d0:	4650      	mov	r0, sl
 80080d2:	9a06      	ldr	r2, [sp, #24]
 80080d4:	991a      	ldr	r1, [sp, #104]	; 0x68
 80080d6:	f001 ff93 	bl	800a000 <__mdiff>
 80080da:	4683      	mov	fp, r0
 80080dc:	2800      	cmp	r0, #0
 80080de:	f43f ae72 	beq.w	8007dc6 <_strtod_l+0x47e>
 80080e2:	2400      	movs	r4, #0
 80080e4:	68c3      	ldr	r3, [r0, #12]
 80080e6:	9904      	ldr	r1, [sp, #16]
 80080e8:	60c4      	str	r4, [r0, #12]
 80080ea:	930b      	str	r3, [sp, #44]	; 0x2c
 80080ec:	f001 ff6c 	bl	8009fc8 <__mcmp>
 80080f0:	42a0      	cmp	r0, r4
 80080f2:	da6b      	bge.n	80081cc <_strtod_l+0x884>
 80080f4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80080f6:	ea53 0308 	orrs.w	r3, r3, r8
 80080fa:	f040 8091 	bne.w	8008220 <_strtod_l+0x8d8>
 80080fe:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008102:	2b00      	cmp	r3, #0
 8008104:	f040 808c 	bne.w	8008220 <_strtod_l+0x8d8>
 8008108:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800810c:	0d1b      	lsrs	r3, r3, #20
 800810e:	051b      	lsls	r3, r3, #20
 8008110:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8008114:	f240 8084 	bls.w	8008220 <_strtod_l+0x8d8>
 8008118:	f8db 3014 	ldr.w	r3, [fp, #20]
 800811c:	b91b      	cbnz	r3, 8008126 <_strtod_l+0x7de>
 800811e:	f8db 3010 	ldr.w	r3, [fp, #16]
 8008122:	2b01      	cmp	r3, #1
 8008124:	dd7c      	ble.n	8008220 <_strtod_l+0x8d8>
 8008126:	4659      	mov	r1, fp
 8008128:	2201      	movs	r2, #1
 800812a:	4650      	mov	r0, sl
 800812c:	f001 fedc 	bl	8009ee8 <__lshift>
 8008130:	9904      	ldr	r1, [sp, #16]
 8008132:	4683      	mov	fp, r0
 8008134:	f001 ff48 	bl	8009fc8 <__mcmp>
 8008138:	2800      	cmp	r0, #0
 800813a:	dd71      	ble.n	8008220 <_strtod_l+0x8d8>
 800813c:	9905      	ldr	r1, [sp, #20]
 800813e:	464b      	mov	r3, r9
 8008140:	4a20      	ldr	r2, [pc, #128]	; (80081c4 <_strtod_l+0x87c>)
 8008142:	2900      	cmp	r1, #0
 8008144:	f000 808c 	beq.w	8008260 <_strtod_l+0x918>
 8008148:	ea02 0109 	and.w	r1, r2, r9
 800814c:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8008150:	f300 8086 	bgt.w	8008260 <_strtod_l+0x918>
 8008154:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8008158:	f77f aeaa 	ble.w	8007eb0 <_strtod_l+0x568>
 800815c:	4640      	mov	r0, r8
 800815e:	4649      	mov	r1, r9
 8008160:	4b19      	ldr	r3, [pc, #100]	; (80081c8 <_strtod_l+0x880>)
 8008162:	2200      	movs	r2, #0
 8008164:	f7f8 f9b8 	bl	80004d8 <__aeabi_dmul>
 8008168:	460b      	mov	r3, r1
 800816a:	4303      	orrs	r3, r0
 800816c:	bf08      	it	eq
 800816e:	2322      	moveq	r3, #34	; 0x22
 8008170:	4680      	mov	r8, r0
 8008172:	4689      	mov	r9, r1
 8008174:	bf08      	it	eq
 8008176:	f8ca 3000 	streq.w	r3, [sl]
 800817a:	e62f      	b.n	8007ddc <_strtod_l+0x494>
 800817c:	f04f 32ff 	mov.w	r2, #4294967295
 8008180:	fa02 f303 	lsl.w	r3, r2, r3
 8008184:	ea03 0808 	and.w	r8, r3, r8
 8008188:	e6e0      	b.n	8007f4c <_strtod_l+0x604>
 800818a:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 800818e:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 8008192:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 8008196:	35e2      	adds	r5, #226	; 0xe2
 8008198:	fa07 f505 	lsl.w	r5, r7, r5
 800819c:	970f      	str	r7, [sp, #60]	; 0x3c
 800819e:	e747      	b.n	8008030 <_strtod_l+0x6e8>
 80081a0:	2301      	movs	r3, #1
 80081a2:	2500      	movs	r5, #0
 80081a4:	930f      	str	r3, [sp, #60]	; 0x3c
 80081a6:	e743      	b.n	8008030 <_strtod_l+0x6e8>
 80081a8:	463a      	mov	r2, r7
 80081aa:	4650      	mov	r0, sl
 80081ac:	991a      	ldr	r1, [sp, #104]	; 0x68
 80081ae:	f001 fe9b 	bl	8009ee8 <__lshift>
 80081b2:	901a      	str	r0, [sp, #104]	; 0x68
 80081b4:	2800      	cmp	r0, #0
 80081b6:	f47f af69 	bne.w	800808c <_strtod_l+0x744>
 80081ba:	e604      	b.n	8007dc6 <_strtod_l+0x47e>
 80081bc:	0800b8b0 	.word	0x0800b8b0
 80081c0:	fffffc02 	.word	0xfffffc02
 80081c4:	7ff00000 	.word	0x7ff00000
 80081c8:	39500000 	.word	0x39500000
 80081cc:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 80081d0:	d165      	bne.n	800829e <_strtod_l+0x956>
 80081d2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80081d4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80081d8:	b35a      	cbz	r2, 8008232 <_strtod_l+0x8ea>
 80081da:	4a99      	ldr	r2, [pc, #612]	; (8008440 <_strtod_l+0xaf8>)
 80081dc:	4293      	cmp	r3, r2
 80081de:	d12b      	bne.n	8008238 <_strtod_l+0x8f0>
 80081e0:	9b05      	ldr	r3, [sp, #20]
 80081e2:	4641      	mov	r1, r8
 80081e4:	b303      	cbz	r3, 8008228 <_strtod_l+0x8e0>
 80081e6:	464a      	mov	r2, r9
 80081e8:	4b96      	ldr	r3, [pc, #600]	; (8008444 <_strtod_l+0xafc>)
 80081ea:	4013      	ands	r3, r2
 80081ec:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80081f0:	f04f 32ff 	mov.w	r2, #4294967295
 80081f4:	d81b      	bhi.n	800822e <_strtod_l+0x8e6>
 80081f6:	0d1b      	lsrs	r3, r3, #20
 80081f8:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80081fc:	fa02 f303 	lsl.w	r3, r2, r3
 8008200:	4299      	cmp	r1, r3
 8008202:	d119      	bne.n	8008238 <_strtod_l+0x8f0>
 8008204:	4b90      	ldr	r3, [pc, #576]	; (8008448 <_strtod_l+0xb00>)
 8008206:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008208:	429a      	cmp	r2, r3
 800820a:	d102      	bne.n	8008212 <_strtod_l+0x8ca>
 800820c:	3101      	adds	r1, #1
 800820e:	f43f adda 	beq.w	8007dc6 <_strtod_l+0x47e>
 8008212:	f04f 0800 	mov.w	r8, #0
 8008216:	4b8b      	ldr	r3, [pc, #556]	; (8008444 <_strtod_l+0xafc>)
 8008218:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800821a:	401a      	ands	r2, r3
 800821c:	f502 1980 	add.w	r9, r2, #1048576	; 0x100000
 8008220:	9b05      	ldr	r3, [sp, #20]
 8008222:	2b00      	cmp	r3, #0
 8008224:	d19a      	bne.n	800815c <_strtod_l+0x814>
 8008226:	e5d9      	b.n	8007ddc <_strtod_l+0x494>
 8008228:	f04f 33ff 	mov.w	r3, #4294967295
 800822c:	e7e8      	b.n	8008200 <_strtod_l+0x8b8>
 800822e:	4613      	mov	r3, r2
 8008230:	e7e6      	b.n	8008200 <_strtod_l+0x8b8>
 8008232:	ea53 0308 	orrs.w	r3, r3, r8
 8008236:	d081      	beq.n	800813c <_strtod_l+0x7f4>
 8008238:	b1e5      	cbz	r5, 8008274 <_strtod_l+0x92c>
 800823a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800823c:	421d      	tst	r5, r3
 800823e:	d0ef      	beq.n	8008220 <_strtod_l+0x8d8>
 8008240:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008242:	4640      	mov	r0, r8
 8008244:	4649      	mov	r1, r9
 8008246:	9a05      	ldr	r2, [sp, #20]
 8008248:	b1c3      	cbz	r3, 800827c <_strtod_l+0x934>
 800824a:	f7ff fb59 	bl	8007900 <sulp>
 800824e:	4602      	mov	r2, r0
 8008250:	460b      	mov	r3, r1
 8008252:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008256:	f7f7 ff89 	bl	800016c <__adddf3>
 800825a:	4680      	mov	r8, r0
 800825c:	4689      	mov	r9, r1
 800825e:	e7df      	b.n	8008220 <_strtod_l+0x8d8>
 8008260:	4013      	ands	r3, r2
 8008262:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8008266:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800826a:	f04f 38ff 	mov.w	r8, #4294967295
 800826e:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8008272:	e7d5      	b.n	8008220 <_strtod_l+0x8d8>
 8008274:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008276:	ea13 0f08 	tst.w	r3, r8
 800827a:	e7e0      	b.n	800823e <_strtod_l+0x8f6>
 800827c:	f7ff fb40 	bl	8007900 <sulp>
 8008280:	4602      	mov	r2, r0
 8008282:	460b      	mov	r3, r1
 8008284:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008288:	f7f7 ff6e 	bl	8000168 <__aeabi_dsub>
 800828c:	2200      	movs	r2, #0
 800828e:	2300      	movs	r3, #0
 8008290:	4680      	mov	r8, r0
 8008292:	4689      	mov	r9, r1
 8008294:	f7f8 fb88 	bl	80009a8 <__aeabi_dcmpeq>
 8008298:	2800      	cmp	r0, #0
 800829a:	d0c1      	beq.n	8008220 <_strtod_l+0x8d8>
 800829c:	e608      	b.n	8007eb0 <_strtod_l+0x568>
 800829e:	4658      	mov	r0, fp
 80082a0:	9904      	ldr	r1, [sp, #16]
 80082a2:	f002 f80f 	bl	800a2c4 <__ratio>
 80082a6:	2200      	movs	r2, #0
 80082a8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80082ac:	4606      	mov	r6, r0
 80082ae:	460f      	mov	r7, r1
 80082b0:	f7f8 fb8e 	bl	80009d0 <__aeabi_dcmple>
 80082b4:	2800      	cmp	r0, #0
 80082b6:	d070      	beq.n	800839a <_strtod_l+0xa52>
 80082b8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	d042      	beq.n	8008344 <_strtod_l+0x9fc>
 80082be:	2600      	movs	r6, #0
 80082c0:	4f62      	ldr	r7, [pc, #392]	; (800844c <_strtod_l+0xb04>)
 80082c2:	4d62      	ldr	r5, [pc, #392]	; (800844c <_strtod_l+0xb04>)
 80082c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80082c6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80082ca:	0d1b      	lsrs	r3, r3, #20
 80082cc:	051b      	lsls	r3, r3, #20
 80082ce:	930f      	str	r3, [sp, #60]	; 0x3c
 80082d0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80082d2:	4b5f      	ldr	r3, [pc, #380]	; (8008450 <_strtod_l+0xb08>)
 80082d4:	429a      	cmp	r2, r3
 80082d6:	f040 80c3 	bne.w	8008460 <_strtod_l+0xb18>
 80082da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80082dc:	4640      	mov	r0, r8
 80082de:	f1a3 7954 	sub.w	r9, r3, #55574528	; 0x3500000
 80082e2:	4649      	mov	r1, r9
 80082e4:	f001 ff18 	bl	800a118 <__ulp>
 80082e8:	4602      	mov	r2, r0
 80082ea:	460b      	mov	r3, r1
 80082ec:	4630      	mov	r0, r6
 80082ee:	4639      	mov	r1, r7
 80082f0:	f7f8 f8f2 	bl	80004d8 <__aeabi_dmul>
 80082f4:	4642      	mov	r2, r8
 80082f6:	464b      	mov	r3, r9
 80082f8:	f7f7 ff38 	bl	800016c <__adddf3>
 80082fc:	460b      	mov	r3, r1
 80082fe:	4951      	ldr	r1, [pc, #324]	; (8008444 <_strtod_l+0xafc>)
 8008300:	4a54      	ldr	r2, [pc, #336]	; (8008454 <_strtod_l+0xb0c>)
 8008302:	4019      	ands	r1, r3
 8008304:	4291      	cmp	r1, r2
 8008306:	4680      	mov	r8, r0
 8008308:	d95d      	bls.n	80083c6 <_strtod_l+0xa7e>
 800830a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800830c:	4b4e      	ldr	r3, [pc, #312]	; (8008448 <_strtod_l+0xb00>)
 800830e:	429a      	cmp	r2, r3
 8008310:	d103      	bne.n	800831a <_strtod_l+0x9d2>
 8008312:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008314:	3301      	adds	r3, #1
 8008316:	f43f ad56 	beq.w	8007dc6 <_strtod_l+0x47e>
 800831a:	f04f 38ff 	mov.w	r8, #4294967295
 800831e:	f8df 9128 	ldr.w	r9, [pc, #296]	; 8008448 <_strtod_l+0xb00>
 8008322:	4650      	mov	r0, sl
 8008324:	991a      	ldr	r1, [sp, #104]	; 0x68
 8008326:	f001 fbc7 	bl	8009ab8 <_Bfree>
 800832a:	4650      	mov	r0, sl
 800832c:	9906      	ldr	r1, [sp, #24]
 800832e:	f001 fbc3 	bl	8009ab8 <_Bfree>
 8008332:	4650      	mov	r0, sl
 8008334:	9904      	ldr	r1, [sp, #16]
 8008336:	f001 fbbf 	bl	8009ab8 <_Bfree>
 800833a:	4659      	mov	r1, fp
 800833c:	4650      	mov	r0, sl
 800833e:	f001 fbbb 	bl	8009ab8 <_Bfree>
 8008342:	e627      	b.n	8007f94 <_strtod_l+0x64c>
 8008344:	f1b8 0f00 	cmp.w	r8, #0
 8008348:	d119      	bne.n	800837e <_strtod_l+0xa36>
 800834a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800834c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008350:	b9e3      	cbnz	r3, 800838c <_strtod_l+0xa44>
 8008352:	2200      	movs	r2, #0
 8008354:	4630      	mov	r0, r6
 8008356:	4639      	mov	r1, r7
 8008358:	4b3c      	ldr	r3, [pc, #240]	; (800844c <_strtod_l+0xb04>)
 800835a:	f7f8 fb2f 	bl	80009bc <__aeabi_dcmplt>
 800835e:	b9c8      	cbnz	r0, 8008394 <_strtod_l+0xa4c>
 8008360:	2200      	movs	r2, #0
 8008362:	4630      	mov	r0, r6
 8008364:	4639      	mov	r1, r7
 8008366:	4b3c      	ldr	r3, [pc, #240]	; (8008458 <_strtod_l+0xb10>)
 8008368:	f7f8 f8b6 	bl	80004d8 <__aeabi_dmul>
 800836c:	4604      	mov	r4, r0
 800836e:	460d      	mov	r5, r1
 8008370:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8008374:	9416      	str	r4, [sp, #88]	; 0x58
 8008376:	9317      	str	r3, [sp, #92]	; 0x5c
 8008378:	e9dd 6716 	ldrd	r6, r7, [sp, #88]	; 0x58
 800837c:	e7a2      	b.n	80082c4 <_strtod_l+0x97c>
 800837e:	f1b8 0f01 	cmp.w	r8, #1
 8008382:	d103      	bne.n	800838c <_strtod_l+0xa44>
 8008384:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008386:	2b00      	cmp	r3, #0
 8008388:	f43f ad92 	beq.w	8007eb0 <_strtod_l+0x568>
 800838c:	2600      	movs	r6, #0
 800838e:	2400      	movs	r4, #0
 8008390:	4f32      	ldr	r7, [pc, #200]	; (800845c <_strtod_l+0xb14>)
 8008392:	e796      	b.n	80082c2 <_strtod_l+0x97a>
 8008394:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8008396:	4d30      	ldr	r5, [pc, #192]	; (8008458 <_strtod_l+0xb10>)
 8008398:	e7ea      	b.n	8008370 <_strtod_l+0xa28>
 800839a:	4b2f      	ldr	r3, [pc, #188]	; (8008458 <_strtod_l+0xb10>)
 800839c:	2200      	movs	r2, #0
 800839e:	4630      	mov	r0, r6
 80083a0:	4639      	mov	r1, r7
 80083a2:	f7f8 f899 	bl	80004d8 <__aeabi_dmul>
 80083a6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80083a8:	4604      	mov	r4, r0
 80083aa:	460d      	mov	r5, r1
 80083ac:	b933      	cbnz	r3, 80083bc <_strtod_l+0xa74>
 80083ae:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80083b2:	9010      	str	r0, [sp, #64]	; 0x40
 80083b4:	9311      	str	r3, [sp, #68]	; 0x44
 80083b6:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 80083ba:	e783      	b.n	80082c4 <_strtod_l+0x97c>
 80083bc:	4602      	mov	r2, r0
 80083be:	460b      	mov	r3, r1
 80083c0:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 80083c4:	e7f7      	b.n	80083b6 <_strtod_l+0xa6e>
 80083c6:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 80083ca:	9b05      	ldr	r3, [sp, #20]
 80083cc:	2b00      	cmp	r3, #0
 80083ce:	d1a8      	bne.n	8008322 <_strtod_l+0x9da>
 80083d0:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80083d4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80083d6:	0d1b      	lsrs	r3, r3, #20
 80083d8:	051b      	lsls	r3, r3, #20
 80083da:	429a      	cmp	r2, r3
 80083dc:	d1a1      	bne.n	8008322 <_strtod_l+0x9da>
 80083de:	4620      	mov	r0, r4
 80083e0:	4629      	mov	r1, r5
 80083e2:	f7f8 fed1 	bl	8001188 <__aeabi_d2lz>
 80083e6:	f7f8 f849 	bl	800047c <__aeabi_l2d>
 80083ea:	4602      	mov	r2, r0
 80083ec:	460b      	mov	r3, r1
 80083ee:	4620      	mov	r0, r4
 80083f0:	4629      	mov	r1, r5
 80083f2:	f7f7 feb9 	bl	8000168 <__aeabi_dsub>
 80083f6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80083f8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80083fc:	ea43 0308 	orr.w	r3, r3, r8
 8008400:	4313      	orrs	r3, r2
 8008402:	4604      	mov	r4, r0
 8008404:	460d      	mov	r5, r1
 8008406:	d066      	beq.n	80084d6 <_strtod_l+0xb8e>
 8008408:	a309      	add	r3, pc, #36	; (adr r3, 8008430 <_strtod_l+0xae8>)
 800840a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800840e:	f7f8 fad5 	bl	80009bc <__aeabi_dcmplt>
 8008412:	2800      	cmp	r0, #0
 8008414:	f47f ace2 	bne.w	8007ddc <_strtod_l+0x494>
 8008418:	a307      	add	r3, pc, #28	; (adr r3, 8008438 <_strtod_l+0xaf0>)
 800841a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800841e:	4620      	mov	r0, r4
 8008420:	4629      	mov	r1, r5
 8008422:	f7f8 fae9 	bl	80009f8 <__aeabi_dcmpgt>
 8008426:	2800      	cmp	r0, #0
 8008428:	f43f af7b 	beq.w	8008322 <_strtod_l+0x9da>
 800842c:	e4d6      	b.n	8007ddc <_strtod_l+0x494>
 800842e:	bf00      	nop
 8008430:	94a03595 	.word	0x94a03595
 8008434:	3fdfffff 	.word	0x3fdfffff
 8008438:	35afe535 	.word	0x35afe535
 800843c:	3fe00000 	.word	0x3fe00000
 8008440:	000fffff 	.word	0x000fffff
 8008444:	7ff00000 	.word	0x7ff00000
 8008448:	7fefffff 	.word	0x7fefffff
 800844c:	3ff00000 	.word	0x3ff00000
 8008450:	7fe00000 	.word	0x7fe00000
 8008454:	7c9fffff 	.word	0x7c9fffff
 8008458:	3fe00000 	.word	0x3fe00000
 800845c:	bff00000 	.word	0xbff00000
 8008460:	9b05      	ldr	r3, [sp, #20]
 8008462:	b313      	cbz	r3, 80084aa <_strtod_l+0xb62>
 8008464:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008466:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800846a:	d81e      	bhi.n	80084aa <_strtod_l+0xb62>
 800846c:	a326      	add	r3, pc, #152	; (adr r3, 8008508 <_strtod_l+0xbc0>)
 800846e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008472:	4620      	mov	r0, r4
 8008474:	4629      	mov	r1, r5
 8008476:	f7f8 faab 	bl	80009d0 <__aeabi_dcmple>
 800847a:	b190      	cbz	r0, 80084a2 <_strtod_l+0xb5a>
 800847c:	4629      	mov	r1, r5
 800847e:	4620      	mov	r0, r4
 8008480:	f7f8 fb02 	bl	8000a88 <__aeabi_d2uiz>
 8008484:	2801      	cmp	r0, #1
 8008486:	bf38      	it	cc
 8008488:	2001      	movcc	r0, #1
 800848a:	f7f7 ffab 	bl	80003e4 <__aeabi_ui2d>
 800848e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008490:	4604      	mov	r4, r0
 8008492:	460d      	mov	r5, r1
 8008494:	b9d3      	cbnz	r3, 80084cc <_strtod_l+0xb84>
 8008496:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800849a:	9012      	str	r0, [sp, #72]	; 0x48
 800849c:	9313      	str	r3, [sp, #76]	; 0x4c
 800849e:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 80084a2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80084a4:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 80084a8:	1a9f      	subs	r7, r3, r2
 80084aa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80084ae:	f001 fe33 	bl	800a118 <__ulp>
 80084b2:	4602      	mov	r2, r0
 80084b4:	460b      	mov	r3, r1
 80084b6:	4630      	mov	r0, r6
 80084b8:	4639      	mov	r1, r7
 80084ba:	f7f8 f80d 	bl	80004d8 <__aeabi_dmul>
 80084be:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80084c2:	f7f7 fe53 	bl	800016c <__adddf3>
 80084c6:	4680      	mov	r8, r0
 80084c8:	4689      	mov	r9, r1
 80084ca:	e77e      	b.n	80083ca <_strtod_l+0xa82>
 80084cc:	4602      	mov	r2, r0
 80084ce:	460b      	mov	r3, r1
 80084d0:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 80084d4:	e7e3      	b.n	800849e <_strtod_l+0xb56>
 80084d6:	a30e      	add	r3, pc, #56	; (adr r3, 8008510 <_strtod_l+0xbc8>)
 80084d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084dc:	f7f8 fa6e 	bl	80009bc <__aeabi_dcmplt>
 80084e0:	e7a1      	b.n	8008426 <_strtod_l+0xade>
 80084e2:	2300      	movs	r3, #0
 80084e4:	930a      	str	r3, [sp, #40]	; 0x28
 80084e6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80084e8:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80084ea:	6013      	str	r3, [r2, #0]
 80084ec:	f7ff ba71 	b.w	80079d2 <_strtod_l+0x8a>
 80084f0:	2a65      	cmp	r2, #101	; 0x65
 80084f2:	f43f ab63 	beq.w	8007bbc <_strtod_l+0x274>
 80084f6:	2a45      	cmp	r2, #69	; 0x45
 80084f8:	f43f ab60 	beq.w	8007bbc <_strtod_l+0x274>
 80084fc:	2301      	movs	r3, #1
 80084fe:	f7ff bb95 	b.w	8007c2c <_strtod_l+0x2e4>
 8008502:	bf00      	nop
 8008504:	f3af 8000 	nop.w
 8008508:	ffc00000 	.word	0xffc00000
 800850c:	41dfffff 	.word	0x41dfffff
 8008510:	94a03595 	.word	0x94a03595
 8008514:	3fcfffff 	.word	0x3fcfffff

08008518 <_strtod_r>:
 8008518:	4b01      	ldr	r3, [pc, #4]	; (8008520 <_strtod_r+0x8>)
 800851a:	f7ff ba15 	b.w	8007948 <_strtod_l>
 800851e:	bf00      	nop
 8008520:	200000f8 	.word	0x200000f8

08008524 <_strtol_l.constprop.0>:
 8008524:	2b01      	cmp	r3, #1
 8008526:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800852a:	4680      	mov	r8, r0
 800852c:	d001      	beq.n	8008532 <_strtol_l.constprop.0+0xe>
 800852e:	2b24      	cmp	r3, #36	; 0x24
 8008530:	d906      	bls.n	8008540 <_strtol_l.constprop.0+0x1c>
 8008532:	f7fe fb03 	bl	8006b3c <__errno>
 8008536:	2316      	movs	r3, #22
 8008538:	6003      	str	r3, [r0, #0]
 800853a:	2000      	movs	r0, #0
 800853c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008540:	460d      	mov	r5, r1
 8008542:	4f35      	ldr	r7, [pc, #212]	; (8008618 <_strtol_l.constprop.0+0xf4>)
 8008544:	4628      	mov	r0, r5
 8008546:	f815 4b01 	ldrb.w	r4, [r5], #1
 800854a:	5de6      	ldrb	r6, [r4, r7]
 800854c:	f016 0608 	ands.w	r6, r6, #8
 8008550:	d1f8      	bne.n	8008544 <_strtol_l.constprop.0+0x20>
 8008552:	2c2d      	cmp	r4, #45	; 0x2d
 8008554:	d12f      	bne.n	80085b6 <_strtol_l.constprop.0+0x92>
 8008556:	2601      	movs	r6, #1
 8008558:	782c      	ldrb	r4, [r5, #0]
 800855a:	1c85      	adds	r5, r0, #2
 800855c:	2b00      	cmp	r3, #0
 800855e:	d057      	beq.n	8008610 <_strtol_l.constprop.0+0xec>
 8008560:	2b10      	cmp	r3, #16
 8008562:	d109      	bne.n	8008578 <_strtol_l.constprop.0+0x54>
 8008564:	2c30      	cmp	r4, #48	; 0x30
 8008566:	d107      	bne.n	8008578 <_strtol_l.constprop.0+0x54>
 8008568:	7828      	ldrb	r0, [r5, #0]
 800856a:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800856e:	2858      	cmp	r0, #88	; 0x58
 8008570:	d149      	bne.n	8008606 <_strtol_l.constprop.0+0xe2>
 8008572:	2310      	movs	r3, #16
 8008574:	786c      	ldrb	r4, [r5, #1]
 8008576:	3502      	adds	r5, #2
 8008578:	2700      	movs	r7, #0
 800857a:	f106 4e00 	add.w	lr, r6, #2147483648	; 0x80000000
 800857e:	f10e 3eff 	add.w	lr, lr, #4294967295
 8008582:	fbbe f9f3 	udiv	r9, lr, r3
 8008586:	4638      	mov	r0, r7
 8008588:	fb03 ea19 	mls	sl, r3, r9, lr
 800858c:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8008590:	f1bc 0f09 	cmp.w	ip, #9
 8008594:	d814      	bhi.n	80085c0 <_strtol_l.constprop.0+0x9c>
 8008596:	4664      	mov	r4, ip
 8008598:	42a3      	cmp	r3, r4
 800859a:	dd22      	ble.n	80085e2 <_strtol_l.constprop.0+0xbe>
 800859c:	2f00      	cmp	r7, #0
 800859e:	db1d      	blt.n	80085dc <_strtol_l.constprop.0+0xb8>
 80085a0:	4581      	cmp	r9, r0
 80085a2:	d31b      	bcc.n	80085dc <_strtol_l.constprop.0+0xb8>
 80085a4:	d101      	bne.n	80085aa <_strtol_l.constprop.0+0x86>
 80085a6:	45a2      	cmp	sl, r4
 80085a8:	db18      	blt.n	80085dc <_strtol_l.constprop.0+0xb8>
 80085aa:	2701      	movs	r7, #1
 80085ac:	fb00 4003 	mla	r0, r0, r3, r4
 80085b0:	f815 4b01 	ldrb.w	r4, [r5], #1
 80085b4:	e7ea      	b.n	800858c <_strtol_l.constprop.0+0x68>
 80085b6:	2c2b      	cmp	r4, #43	; 0x2b
 80085b8:	bf04      	itt	eq
 80085ba:	782c      	ldrbeq	r4, [r5, #0]
 80085bc:	1c85      	addeq	r5, r0, #2
 80085be:	e7cd      	b.n	800855c <_strtol_l.constprop.0+0x38>
 80085c0:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 80085c4:	f1bc 0f19 	cmp.w	ip, #25
 80085c8:	d801      	bhi.n	80085ce <_strtol_l.constprop.0+0xaa>
 80085ca:	3c37      	subs	r4, #55	; 0x37
 80085cc:	e7e4      	b.n	8008598 <_strtol_l.constprop.0+0x74>
 80085ce:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 80085d2:	f1bc 0f19 	cmp.w	ip, #25
 80085d6:	d804      	bhi.n	80085e2 <_strtol_l.constprop.0+0xbe>
 80085d8:	3c57      	subs	r4, #87	; 0x57
 80085da:	e7dd      	b.n	8008598 <_strtol_l.constprop.0+0x74>
 80085dc:	f04f 37ff 	mov.w	r7, #4294967295
 80085e0:	e7e6      	b.n	80085b0 <_strtol_l.constprop.0+0x8c>
 80085e2:	2f00      	cmp	r7, #0
 80085e4:	da07      	bge.n	80085f6 <_strtol_l.constprop.0+0xd2>
 80085e6:	2322      	movs	r3, #34	; 0x22
 80085e8:	4670      	mov	r0, lr
 80085ea:	f8c8 3000 	str.w	r3, [r8]
 80085ee:	2a00      	cmp	r2, #0
 80085f0:	d0a4      	beq.n	800853c <_strtol_l.constprop.0+0x18>
 80085f2:	1e69      	subs	r1, r5, #1
 80085f4:	e005      	b.n	8008602 <_strtol_l.constprop.0+0xde>
 80085f6:	b106      	cbz	r6, 80085fa <_strtol_l.constprop.0+0xd6>
 80085f8:	4240      	negs	r0, r0
 80085fa:	2a00      	cmp	r2, #0
 80085fc:	d09e      	beq.n	800853c <_strtol_l.constprop.0+0x18>
 80085fe:	2f00      	cmp	r7, #0
 8008600:	d1f7      	bne.n	80085f2 <_strtol_l.constprop.0+0xce>
 8008602:	6011      	str	r1, [r2, #0]
 8008604:	e79a      	b.n	800853c <_strtol_l.constprop.0+0x18>
 8008606:	2430      	movs	r4, #48	; 0x30
 8008608:	2b00      	cmp	r3, #0
 800860a:	d1b5      	bne.n	8008578 <_strtol_l.constprop.0+0x54>
 800860c:	2308      	movs	r3, #8
 800860e:	e7b3      	b.n	8008578 <_strtol_l.constprop.0+0x54>
 8008610:	2c30      	cmp	r4, #48	; 0x30
 8008612:	d0a9      	beq.n	8008568 <_strtol_l.constprop.0+0x44>
 8008614:	230a      	movs	r3, #10
 8008616:	e7af      	b.n	8008578 <_strtol_l.constprop.0+0x54>
 8008618:	0800b8d9 	.word	0x0800b8d9

0800861c <_strtol_r>:
 800861c:	f7ff bf82 	b.w	8008524 <_strtol_l.constprop.0>

08008620 <quorem>:
 8008620:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008624:	6903      	ldr	r3, [r0, #16]
 8008626:	690c      	ldr	r4, [r1, #16]
 8008628:	4607      	mov	r7, r0
 800862a:	42a3      	cmp	r3, r4
 800862c:	f2c0 8082 	blt.w	8008734 <quorem+0x114>
 8008630:	3c01      	subs	r4, #1
 8008632:	f100 0514 	add.w	r5, r0, #20
 8008636:	f101 0814 	add.w	r8, r1, #20
 800863a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800863e:	9301      	str	r3, [sp, #4]
 8008640:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008644:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008648:	3301      	adds	r3, #1
 800864a:	429a      	cmp	r2, r3
 800864c:	fbb2 f6f3 	udiv	r6, r2, r3
 8008650:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8008654:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008658:	d331      	bcc.n	80086be <quorem+0x9e>
 800865a:	f04f 0e00 	mov.w	lr, #0
 800865e:	4640      	mov	r0, r8
 8008660:	46ac      	mov	ip, r5
 8008662:	46f2      	mov	sl, lr
 8008664:	f850 2b04 	ldr.w	r2, [r0], #4
 8008668:	b293      	uxth	r3, r2
 800866a:	fb06 e303 	mla	r3, r6, r3, lr
 800866e:	0c12      	lsrs	r2, r2, #16
 8008670:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8008674:	b29b      	uxth	r3, r3
 8008676:	fb06 e202 	mla	r2, r6, r2, lr
 800867a:	ebaa 0303 	sub.w	r3, sl, r3
 800867e:	f8dc a000 	ldr.w	sl, [ip]
 8008682:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008686:	fa1f fa8a 	uxth.w	sl, sl
 800868a:	4453      	add	r3, sl
 800868c:	f8dc a000 	ldr.w	sl, [ip]
 8008690:	b292      	uxth	r2, r2
 8008692:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8008696:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800869a:	b29b      	uxth	r3, r3
 800869c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80086a0:	4581      	cmp	r9, r0
 80086a2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80086a6:	f84c 3b04 	str.w	r3, [ip], #4
 80086aa:	d2db      	bcs.n	8008664 <quorem+0x44>
 80086ac:	f855 300b 	ldr.w	r3, [r5, fp]
 80086b0:	b92b      	cbnz	r3, 80086be <quorem+0x9e>
 80086b2:	9b01      	ldr	r3, [sp, #4]
 80086b4:	3b04      	subs	r3, #4
 80086b6:	429d      	cmp	r5, r3
 80086b8:	461a      	mov	r2, r3
 80086ba:	d32f      	bcc.n	800871c <quorem+0xfc>
 80086bc:	613c      	str	r4, [r7, #16]
 80086be:	4638      	mov	r0, r7
 80086c0:	f001 fc82 	bl	8009fc8 <__mcmp>
 80086c4:	2800      	cmp	r0, #0
 80086c6:	db25      	blt.n	8008714 <quorem+0xf4>
 80086c8:	4628      	mov	r0, r5
 80086ca:	f04f 0c00 	mov.w	ip, #0
 80086ce:	3601      	adds	r6, #1
 80086d0:	f858 1b04 	ldr.w	r1, [r8], #4
 80086d4:	f8d0 e000 	ldr.w	lr, [r0]
 80086d8:	b28b      	uxth	r3, r1
 80086da:	ebac 0303 	sub.w	r3, ip, r3
 80086de:	fa1f f28e 	uxth.w	r2, lr
 80086e2:	4413      	add	r3, r2
 80086e4:	0c0a      	lsrs	r2, r1, #16
 80086e6:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80086ea:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80086ee:	b29b      	uxth	r3, r3
 80086f0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80086f4:	45c1      	cmp	r9, r8
 80086f6:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80086fa:	f840 3b04 	str.w	r3, [r0], #4
 80086fe:	d2e7      	bcs.n	80086d0 <quorem+0xb0>
 8008700:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008704:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008708:	b922      	cbnz	r2, 8008714 <quorem+0xf4>
 800870a:	3b04      	subs	r3, #4
 800870c:	429d      	cmp	r5, r3
 800870e:	461a      	mov	r2, r3
 8008710:	d30a      	bcc.n	8008728 <quorem+0x108>
 8008712:	613c      	str	r4, [r7, #16]
 8008714:	4630      	mov	r0, r6
 8008716:	b003      	add	sp, #12
 8008718:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800871c:	6812      	ldr	r2, [r2, #0]
 800871e:	3b04      	subs	r3, #4
 8008720:	2a00      	cmp	r2, #0
 8008722:	d1cb      	bne.n	80086bc <quorem+0x9c>
 8008724:	3c01      	subs	r4, #1
 8008726:	e7c6      	b.n	80086b6 <quorem+0x96>
 8008728:	6812      	ldr	r2, [r2, #0]
 800872a:	3b04      	subs	r3, #4
 800872c:	2a00      	cmp	r2, #0
 800872e:	d1f0      	bne.n	8008712 <quorem+0xf2>
 8008730:	3c01      	subs	r4, #1
 8008732:	e7eb      	b.n	800870c <quorem+0xec>
 8008734:	2000      	movs	r0, #0
 8008736:	e7ee      	b.n	8008716 <quorem+0xf6>

08008738 <_dtoa_r>:
 8008738:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800873c:	4616      	mov	r6, r2
 800873e:	461f      	mov	r7, r3
 8008740:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8008742:	b099      	sub	sp, #100	; 0x64
 8008744:	4605      	mov	r5, r0
 8008746:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800874a:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 800874e:	b974      	cbnz	r4, 800876e <_dtoa_r+0x36>
 8008750:	2010      	movs	r0, #16
 8008752:	f001 f949 	bl	80099e8 <malloc>
 8008756:	4602      	mov	r2, r0
 8008758:	6268      	str	r0, [r5, #36]	; 0x24
 800875a:	b920      	cbnz	r0, 8008766 <_dtoa_r+0x2e>
 800875c:	21ea      	movs	r1, #234	; 0xea
 800875e:	4ba8      	ldr	r3, [pc, #672]	; (8008a00 <_dtoa_r+0x2c8>)
 8008760:	48a8      	ldr	r0, [pc, #672]	; (8008a04 <_dtoa_r+0x2cc>)
 8008762:	f002 f8a5 	bl	800a8b0 <__assert_func>
 8008766:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800876a:	6004      	str	r4, [r0, #0]
 800876c:	60c4      	str	r4, [r0, #12]
 800876e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008770:	6819      	ldr	r1, [r3, #0]
 8008772:	b151      	cbz	r1, 800878a <_dtoa_r+0x52>
 8008774:	685a      	ldr	r2, [r3, #4]
 8008776:	2301      	movs	r3, #1
 8008778:	4093      	lsls	r3, r2
 800877a:	604a      	str	r2, [r1, #4]
 800877c:	608b      	str	r3, [r1, #8]
 800877e:	4628      	mov	r0, r5
 8008780:	f001 f99a 	bl	8009ab8 <_Bfree>
 8008784:	2200      	movs	r2, #0
 8008786:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008788:	601a      	str	r2, [r3, #0]
 800878a:	1e3b      	subs	r3, r7, #0
 800878c:	bfaf      	iteee	ge
 800878e:	2300      	movge	r3, #0
 8008790:	2201      	movlt	r2, #1
 8008792:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8008796:	9305      	strlt	r3, [sp, #20]
 8008798:	bfa8      	it	ge
 800879a:	f8c8 3000 	strge.w	r3, [r8]
 800879e:	f8dd 9014 	ldr.w	r9, [sp, #20]
 80087a2:	4b99      	ldr	r3, [pc, #612]	; (8008a08 <_dtoa_r+0x2d0>)
 80087a4:	bfb8      	it	lt
 80087a6:	f8c8 2000 	strlt.w	r2, [r8]
 80087aa:	ea33 0309 	bics.w	r3, r3, r9
 80087ae:	d119      	bne.n	80087e4 <_dtoa_r+0xac>
 80087b0:	f242 730f 	movw	r3, #9999	; 0x270f
 80087b4:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80087b6:	6013      	str	r3, [r2, #0]
 80087b8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80087bc:	4333      	orrs	r3, r6
 80087be:	f000 857f 	beq.w	80092c0 <_dtoa_r+0xb88>
 80087c2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80087c4:	b953      	cbnz	r3, 80087dc <_dtoa_r+0xa4>
 80087c6:	4b91      	ldr	r3, [pc, #580]	; (8008a0c <_dtoa_r+0x2d4>)
 80087c8:	e022      	b.n	8008810 <_dtoa_r+0xd8>
 80087ca:	4b91      	ldr	r3, [pc, #580]	; (8008a10 <_dtoa_r+0x2d8>)
 80087cc:	9303      	str	r3, [sp, #12]
 80087ce:	3308      	adds	r3, #8
 80087d0:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80087d2:	6013      	str	r3, [r2, #0]
 80087d4:	9803      	ldr	r0, [sp, #12]
 80087d6:	b019      	add	sp, #100	; 0x64
 80087d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087dc:	4b8b      	ldr	r3, [pc, #556]	; (8008a0c <_dtoa_r+0x2d4>)
 80087de:	9303      	str	r3, [sp, #12]
 80087e0:	3303      	adds	r3, #3
 80087e2:	e7f5      	b.n	80087d0 <_dtoa_r+0x98>
 80087e4:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80087e8:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 80087ec:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80087f0:	2200      	movs	r2, #0
 80087f2:	2300      	movs	r3, #0
 80087f4:	f7f8 f8d8 	bl	80009a8 <__aeabi_dcmpeq>
 80087f8:	4680      	mov	r8, r0
 80087fa:	b158      	cbz	r0, 8008814 <_dtoa_r+0xdc>
 80087fc:	2301      	movs	r3, #1
 80087fe:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8008800:	6013      	str	r3, [r2, #0]
 8008802:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008804:	2b00      	cmp	r3, #0
 8008806:	f000 8558 	beq.w	80092ba <_dtoa_r+0xb82>
 800880a:	4882      	ldr	r0, [pc, #520]	; (8008a14 <_dtoa_r+0x2dc>)
 800880c:	6018      	str	r0, [r3, #0]
 800880e:	1e43      	subs	r3, r0, #1
 8008810:	9303      	str	r3, [sp, #12]
 8008812:	e7df      	b.n	80087d4 <_dtoa_r+0x9c>
 8008814:	ab16      	add	r3, sp, #88	; 0x58
 8008816:	9301      	str	r3, [sp, #4]
 8008818:	ab17      	add	r3, sp, #92	; 0x5c
 800881a:	9300      	str	r3, [sp, #0]
 800881c:	4628      	mov	r0, r5
 800881e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8008822:	f001 fcf3 	bl	800a20c <__d2b>
 8008826:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800882a:	4683      	mov	fp, r0
 800882c:	2c00      	cmp	r4, #0
 800882e:	d07f      	beq.n	8008930 <_dtoa_r+0x1f8>
 8008830:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008834:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008836:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800883a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800883e:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8008842:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8008846:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800884a:	2200      	movs	r2, #0
 800884c:	4b72      	ldr	r3, [pc, #456]	; (8008a18 <_dtoa_r+0x2e0>)
 800884e:	f7f7 fc8b 	bl	8000168 <__aeabi_dsub>
 8008852:	a365      	add	r3, pc, #404	; (adr r3, 80089e8 <_dtoa_r+0x2b0>)
 8008854:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008858:	f7f7 fe3e 	bl	80004d8 <__aeabi_dmul>
 800885c:	a364      	add	r3, pc, #400	; (adr r3, 80089f0 <_dtoa_r+0x2b8>)
 800885e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008862:	f7f7 fc83 	bl	800016c <__adddf3>
 8008866:	4606      	mov	r6, r0
 8008868:	4620      	mov	r0, r4
 800886a:	460f      	mov	r7, r1
 800886c:	f7f7 fdca 	bl	8000404 <__aeabi_i2d>
 8008870:	a361      	add	r3, pc, #388	; (adr r3, 80089f8 <_dtoa_r+0x2c0>)
 8008872:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008876:	f7f7 fe2f 	bl	80004d8 <__aeabi_dmul>
 800887a:	4602      	mov	r2, r0
 800887c:	460b      	mov	r3, r1
 800887e:	4630      	mov	r0, r6
 8008880:	4639      	mov	r1, r7
 8008882:	f7f7 fc73 	bl	800016c <__adddf3>
 8008886:	4606      	mov	r6, r0
 8008888:	460f      	mov	r7, r1
 800888a:	f7f8 f8d5 	bl	8000a38 <__aeabi_d2iz>
 800888e:	2200      	movs	r2, #0
 8008890:	4682      	mov	sl, r0
 8008892:	2300      	movs	r3, #0
 8008894:	4630      	mov	r0, r6
 8008896:	4639      	mov	r1, r7
 8008898:	f7f8 f890 	bl	80009bc <__aeabi_dcmplt>
 800889c:	b148      	cbz	r0, 80088b2 <_dtoa_r+0x17a>
 800889e:	4650      	mov	r0, sl
 80088a0:	f7f7 fdb0 	bl	8000404 <__aeabi_i2d>
 80088a4:	4632      	mov	r2, r6
 80088a6:	463b      	mov	r3, r7
 80088a8:	f7f8 f87e 	bl	80009a8 <__aeabi_dcmpeq>
 80088ac:	b908      	cbnz	r0, 80088b2 <_dtoa_r+0x17a>
 80088ae:	f10a 3aff 	add.w	sl, sl, #4294967295
 80088b2:	f1ba 0f16 	cmp.w	sl, #22
 80088b6:	d858      	bhi.n	800896a <_dtoa_r+0x232>
 80088b8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80088bc:	4b57      	ldr	r3, [pc, #348]	; (8008a1c <_dtoa_r+0x2e4>)
 80088be:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80088c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088c6:	f7f8 f879 	bl	80009bc <__aeabi_dcmplt>
 80088ca:	2800      	cmp	r0, #0
 80088cc:	d04f      	beq.n	800896e <_dtoa_r+0x236>
 80088ce:	2300      	movs	r3, #0
 80088d0:	f10a 3aff 	add.w	sl, sl, #4294967295
 80088d4:	930f      	str	r3, [sp, #60]	; 0x3c
 80088d6:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80088d8:	1b1c      	subs	r4, r3, r4
 80088da:	1e63      	subs	r3, r4, #1
 80088dc:	9309      	str	r3, [sp, #36]	; 0x24
 80088de:	bf49      	itett	mi
 80088e0:	f1c4 0301 	rsbmi	r3, r4, #1
 80088e4:	2300      	movpl	r3, #0
 80088e6:	9306      	strmi	r3, [sp, #24]
 80088e8:	2300      	movmi	r3, #0
 80088ea:	bf54      	ite	pl
 80088ec:	9306      	strpl	r3, [sp, #24]
 80088ee:	9309      	strmi	r3, [sp, #36]	; 0x24
 80088f0:	f1ba 0f00 	cmp.w	sl, #0
 80088f4:	db3d      	blt.n	8008972 <_dtoa_r+0x23a>
 80088f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80088f8:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 80088fc:	4453      	add	r3, sl
 80088fe:	9309      	str	r3, [sp, #36]	; 0x24
 8008900:	2300      	movs	r3, #0
 8008902:	930a      	str	r3, [sp, #40]	; 0x28
 8008904:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008906:	2b09      	cmp	r3, #9
 8008908:	f200 808c 	bhi.w	8008a24 <_dtoa_r+0x2ec>
 800890c:	2b05      	cmp	r3, #5
 800890e:	bfc4      	itt	gt
 8008910:	3b04      	subgt	r3, #4
 8008912:	9322      	strgt	r3, [sp, #136]	; 0x88
 8008914:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008916:	bfc8      	it	gt
 8008918:	2400      	movgt	r4, #0
 800891a:	f1a3 0302 	sub.w	r3, r3, #2
 800891e:	bfd8      	it	le
 8008920:	2401      	movle	r4, #1
 8008922:	2b03      	cmp	r3, #3
 8008924:	f200 808a 	bhi.w	8008a3c <_dtoa_r+0x304>
 8008928:	e8df f003 	tbb	[pc, r3]
 800892c:	5b4d4f2d 	.word	0x5b4d4f2d
 8008930:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8008934:	441c      	add	r4, r3
 8008936:	f204 4332 	addw	r3, r4, #1074	; 0x432
 800893a:	2b20      	cmp	r3, #32
 800893c:	bfc3      	ittte	gt
 800893e:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8008942:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 8008946:	fa09 f303 	lslgt.w	r3, r9, r3
 800894a:	f1c3 0320 	rsble	r3, r3, #32
 800894e:	bfc6      	itte	gt
 8008950:	fa26 f000 	lsrgt.w	r0, r6, r0
 8008954:	4318      	orrgt	r0, r3
 8008956:	fa06 f003 	lslle.w	r0, r6, r3
 800895a:	f7f7 fd43 	bl	80003e4 <__aeabi_ui2d>
 800895e:	2301      	movs	r3, #1
 8008960:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8008964:	3c01      	subs	r4, #1
 8008966:	9313      	str	r3, [sp, #76]	; 0x4c
 8008968:	e76f      	b.n	800884a <_dtoa_r+0x112>
 800896a:	2301      	movs	r3, #1
 800896c:	e7b2      	b.n	80088d4 <_dtoa_r+0x19c>
 800896e:	900f      	str	r0, [sp, #60]	; 0x3c
 8008970:	e7b1      	b.n	80088d6 <_dtoa_r+0x19e>
 8008972:	9b06      	ldr	r3, [sp, #24]
 8008974:	eba3 030a 	sub.w	r3, r3, sl
 8008978:	9306      	str	r3, [sp, #24]
 800897a:	f1ca 0300 	rsb	r3, sl, #0
 800897e:	930a      	str	r3, [sp, #40]	; 0x28
 8008980:	2300      	movs	r3, #0
 8008982:	930e      	str	r3, [sp, #56]	; 0x38
 8008984:	e7be      	b.n	8008904 <_dtoa_r+0x1cc>
 8008986:	2300      	movs	r3, #0
 8008988:	930b      	str	r3, [sp, #44]	; 0x2c
 800898a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800898c:	2b00      	cmp	r3, #0
 800898e:	dc58      	bgt.n	8008a42 <_dtoa_r+0x30a>
 8008990:	f04f 0901 	mov.w	r9, #1
 8008994:	464b      	mov	r3, r9
 8008996:	f8cd 9020 	str.w	r9, [sp, #32]
 800899a:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 800899e:	2200      	movs	r2, #0
 80089a0:	6a68      	ldr	r0, [r5, #36]	; 0x24
 80089a2:	6042      	str	r2, [r0, #4]
 80089a4:	2204      	movs	r2, #4
 80089a6:	f102 0614 	add.w	r6, r2, #20
 80089aa:	429e      	cmp	r6, r3
 80089ac:	6841      	ldr	r1, [r0, #4]
 80089ae:	d94e      	bls.n	8008a4e <_dtoa_r+0x316>
 80089b0:	4628      	mov	r0, r5
 80089b2:	f001 f841 	bl	8009a38 <_Balloc>
 80089b6:	9003      	str	r0, [sp, #12]
 80089b8:	2800      	cmp	r0, #0
 80089ba:	d14c      	bne.n	8008a56 <_dtoa_r+0x31e>
 80089bc:	4602      	mov	r2, r0
 80089be:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80089c2:	4b17      	ldr	r3, [pc, #92]	; (8008a20 <_dtoa_r+0x2e8>)
 80089c4:	e6cc      	b.n	8008760 <_dtoa_r+0x28>
 80089c6:	2301      	movs	r3, #1
 80089c8:	e7de      	b.n	8008988 <_dtoa_r+0x250>
 80089ca:	2300      	movs	r3, #0
 80089cc:	930b      	str	r3, [sp, #44]	; 0x2c
 80089ce:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80089d0:	eb0a 0903 	add.w	r9, sl, r3
 80089d4:	f109 0301 	add.w	r3, r9, #1
 80089d8:	2b01      	cmp	r3, #1
 80089da:	9308      	str	r3, [sp, #32]
 80089dc:	bfb8      	it	lt
 80089de:	2301      	movlt	r3, #1
 80089e0:	e7dd      	b.n	800899e <_dtoa_r+0x266>
 80089e2:	2301      	movs	r3, #1
 80089e4:	e7f2      	b.n	80089cc <_dtoa_r+0x294>
 80089e6:	bf00      	nop
 80089e8:	636f4361 	.word	0x636f4361
 80089ec:	3fd287a7 	.word	0x3fd287a7
 80089f0:	8b60c8b3 	.word	0x8b60c8b3
 80089f4:	3fc68a28 	.word	0x3fc68a28
 80089f8:	509f79fb 	.word	0x509f79fb
 80089fc:	3fd34413 	.word	0x3fd34413
 8008a00:	0800b9e6 	.word	0x0800b9e6
 8008a04:	0800b9fd 	.word	0x0800b9fd
 8008a08:	7ff00000 	.word	0x7ff00000
 8008a0c:	0800b9e2 	.word	0x0800b9e2
 8008a10:	0800b9d9 	.word	0x0800b9d9
 8008a14:	0800b859 	.word	0x0800b859
 8008a18:	3ff80000 	.word	0x3ff80000
 8008a1c:	0800bb68 	.word	0x0800bb68
 8008a20:	0800ba58 	.word	0x0800ba58
 8008a24:	2401      	movs	r4, #1
 8008a26:	2300      	movs	r3, #0
 8008a28:	940b      	str	r4, [sp, #44]	; 0x2c
 8008a2a:	9322      	str	r3, [sp, #136]	; 0x88
 8008a2c:	f04f 39ff 	mov.w	r9, #4294967295
 8008a30:	2200      	movs	r2, #0
 8008a32:	2312      	movs	r3, #18
 8008a34:	f8cd 9020 	str.w	r9, [sp, #32]
 8008a38:	9223      	str	r2, [sp, #140]	; 0x8c
 8008a3a:	e7b0      	b.n	800899e <_dtoa_r+0x266>
 8008a3c:	2301      	movs	r3, #1
 8008a3e:	930b      	str	r3, [sp, #44]	; 0x2c
 8008a40:	e7f4      	b.n	8008a2c <_dtoa_r+0x2f4>
 8008a42:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 8008a46:	464b      	mov	r3, r9
 8008a48:	f8cd 9020 	str.w	r9, [sp, #32]
 8008a4c:	e7a7      	b.n	800899e <_dtoa_r+0x266>
 8008a4e:	3101      	adds	r1, #1
 8008a50:	6041      	str	r1, [r0, #4]
 8008a52:	0052      	lsls	r2, r2, #1
 8008a54:	e7a7      	b.n	80089a6 <_dtoa_r+0x26e>
 8008a56:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008a58:	9a03      	ldr	r2, [sp, #12]
 8008a5a:	601a      	str	r2, [r3, #0]
 8008a5c:	9b08      	ldr	r3, [sp, #32]
 8008a5e:	2b0e      	cmp	r3, #14
 8008a60:	f200 80a8 	bhi.w	8008bb4 <_dtoa_r+0x47c>
 8008a64:	2c00      	cmp	r4, #0
 8008a66:	f000 80a5 	beq.w	8008bb4 <_dtoa_r+0x47c>
 8008a6a:	f1ba 0f00 	cmp.w	sl, #0
 8008a6e:	dd34      	ble.n	8008ada <_dtoa_r+0x3a2>
 8008a70:	4a9a      	ldr	r2, [pc, #616]	; (8008cdc <_dtoa_r+0x5a4>)
 8008a72:	f00a 030f 	and.w	r3, sl, #15
 8008a76:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8008a7a:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8008a7e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8008a82:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8008a86:	ea4f 142a 	mov.w	r4, sl, asr #4
 8008a8a:	d016      	beq.n	8008aba <_dtoa_r+0x382>
 8008a8c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008a90:	4b93      	ldr	r3, [pc, #588]	; (8008ce0 <_dtoa_r+0x5a8>)
 8008a92:	2703      	movs	r7, #3
 8008a94:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008a98:	f7f7 fe48 	bl	800072c <__aeabi_ddiv>
 8008a9c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008aa0:	f004 040f 	and.w	r4, r4, #15
 8008aa4:	4e8e      	ldr	r6, [pc, #568]	; (8008ce0 <_dtoa_r+0x5a8>)
 8008aa6:	b954      	cbnz	r4, 8008abe <_dtoa_r+0x386>
 8008aa8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008aac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008ab0:	f7f7 fe3c 	bl	800072c <__aeabi_ddiv>
 8008ab4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008ab8:	e029      	b.n	8008b0e <_dtoa_r+0x3d6>
 8008aba:	2702      	movs	r7, #2
 8008abc:	e7f2      	b.n	8008aa4 <_dtoa_r+0x36c>
 8008abe:	07e1      	lsls	r1, r4, #31
 8008ac0:	d508      	bpl.n	8008ad4 <_dtoa_r+0x39c>
 8008ac2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008ac6:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008aca:	f7f7 fd05 	bl	80004d8 <__aeabi_dmul>
 8008ace:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008ad2:	3701      	adds	r7, #1
 8008ad4:	1064      	asrs	r4, r4, #1
 8008ad6:	3608      	adds	r6, #8
 8008ad8:	e7e5      	b.n	8008aa6 <_dtoa_r+0x36e>
 8008ada:	f000 80a5 	beq.w	8008c28 <_dtoa_r+0x4f0>
 8008ade:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008ae2:	f1ca 0400 	rsb	r4, sl, #0
 8008ae6:	4b7d      	ldr	r3, [pc, #500]	; (8008cdc <_dtoa_r+0x5a4>)
 8008ae8:	f004 020f 	and.w	r2, r4, #15
 8008aec:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008af0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008af4:	f7f7 fcf0 	bl	80004d8 <__aeabi_dmul>
 8008af8:	2702      	movs	r7, #2
 8008afa:	2300      	movs	r3, #0
 8008afc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008b00:	4e77      	ldr	r6, [pc, #476]	; (8008ce0 <_dtoa_r+0x5a8>)
 8008b02:	1124      	asrs	r4, r4, #4
 8008b04:	2c00      	cmp	r4, #0
 8008b06:	f040 8084 	bne.w	8008c12 <_dtoa_r+0x4da>
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d1d2      	bne.n	8008ab4 <_dtoa_r+0x37c>
 8008b0e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	f000 808b 	beq.w	8008c2c <_dtoa_r+0x4f4>
 8008b16:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8008b1a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8008b1e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008b22:	2200      	movs	r2, #0
 8008b24:	4b6f      	ldr	r3, [pc, #444]	; (8008ce4 <_dtoa_r+0x5ac>)
 8008b26:	f7f7 ff49 	bl	80009bc <__aeabi_dcmplt>
 8008b2a:	2800      	cmp	r0, #0
 8008b2c:	d07e      	beq.n	8008c2c <_dtoa_r+0x4f4>
 8008b2e:	9b08      	ldr	r3, [sp, #32]
 8008b30:	2b00      	cmp	r3, #0
 8008b32:	d07b      	beq.n	8008c2c <_dtoa_r+0x4f4>
 8008b34:	f1b9 0f00 	cmp.w	r9, #0
 8008b38:	dd38      	ble.n	8008bac <_dtoa_r+0x474>
 8008b3a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008b3e:	2200      	movs	r2, #0
 8008b40:	4b69      	ldr	r3, [pc, #420]	; (8008ce8 <_dtoa_r+0x5b0>)
 8008b42:	f7f7 fcc9 	bl	80004d8 <__aeabi_dmul>
 8008b46:	464c      	mov	r4, r9
 8008b48:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008b4c:	f10a 38ff 	add.w	r8, sl, #4294967295
 8008b50:	3701      	adds	r7, #1
 8008b52:	4638      	mov	r0, r7
 8008b54:	f7f7 fc56 	bl	8000404 <__aeabi_i2d>
 8008b58:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008b5c:	f7f7 fcbc 	bl	80004d8 <__aeabi_dmul>
 8008b60:	2200      	movs	r2, #0
 8008b62:	4b62      	ldr	r3, [pc, #392]	; (8008cec <_dtoa_r+0x5b4>)
 8008b64:	f7f7 fb02 	bl	800016c <__adddf3>
 8008b68:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8008b6c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008b70:	9611      	str	r6, [sp, #68]	; 0x44
 8008b72:	2c00      	cmp	r4, #0
 8008b74:	d15d      	bne.n	8008c32 <_dtoa_r+0x4fa>
 8008b76:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008b7a:	2200      	movs	r2, #0
 8008b7c:	4b5c      	ldr	r3, [pc, #368]	; (8008cf0 <_dtoa_r+0x5b8>)
 8008b7e:	f7f7 faf3 	bl	8000168 <__aeabi_dsub>
 8008b82:	4602      	mov	r2, r0
 8008b84:	460b      	mov	r3, r1
 8008b86:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008b8a:	4633      	mov	r3, r6
 8008b8c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008b8e:	f7f7 ff33 	bl	80009f8 <__aeabi_dcmpgt>
 8008b92:	2800      	cmp	r0, #0
 8008b94:	f040 829c 	bne.w	80090d0 <_dtoa_r+0x998>
 8008b98:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008b9c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008b9e:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8008ba2:	f7f7 ff0b 	bl	80009bc <__aeabi_dcmplt>
 8008ba6:	2800      	cmp	r0, #0
 8008ba8:	f040 8290 	bne.w	80090cc <_dtoa_r+0x994>
 8008bac:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8008bb0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8008bb4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008bb6:	2b00      	cmp	r3, #0
 8008bb8:	f2c0 8152 	blt.w	8008e60 <_dtoa_r+0x728>
 8008bbc:	f1ba 0f0e 	cmp.w	sl, #14
 8008bc0:	f300 814e 	bgt.w	8008e60 <_dtoa_r+0x728>
 8008bc4:	4b45      	ldr	r3, [pc, #276]	; (8008cdc <_dtoa_r+0x5a4>)
 8008bc6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8008bca:	e9d3 3400 	ldrd	r3, r4, [r3]
 8008bce:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8008bd2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008bd4:	2b00      	cmp	r3, #0
 8008bd6:	f280 80db 	bge.w	8008d90 <_dtoa_r+0x658>
 8008bda:	9b08      	ldr	r3, [sp, #32]
 8008bdc:	2b00      	cmp	r3, #0
 8008bde:	f300 80d7 	bgt.w	8008d90 <_dtoa_r+0x658>
 8008be2:	f040 8272 	bne.w	80090ca <_dtoa_r+0x992>
 8008be6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008bea:	2200      	movs	r2, #0
 8008bec:	4b40      	ldr	r3, [pc, #256]	; (8008cf0 <_dtoa_r+0x5b8>)
 8008bee:	f7f7 fc73 	bl	80004d8 <__aeabi_dmul>
 8008bf2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008bf6:	f7f7 fef5 	bl	80009e4 <__aeabi_dcmpge>
 8008bfa:	9c08      	ldr	r4, [sp, #32]
 8008bfc:	4626      	mov	r6, r4
 8008bfe:	2800      	cmp	r0, #0
 8008c00:	f040 8248 	bne.w	8009094 <_dtoa_r+0x95c>
 8008c04:	2331      	movs	r3, #49	; 0x31
 8008c06:	9f03      	ldr	r7, [sp, #12]
 8008c08:	f10a 0a01 	add.w	sl, sl, #1
 8008c0c:	f807 3b01 	strb.w	r3, [r7], #1
 8008c10:	e244      	b.n	800909c <_dtoa_r+0x964>
 8008c12:	07e2      	lsls	r2, r4, #31
 8008c14:	d505      	bpl.n	8008c22 <_dtoa_r+0x4ea>
 8008c16:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008c1a:	f7f7 fc5d 	bl	80004d8 <__aeabi_dmul>
 8008c1e:	2301      	movs	r3, #1
 8008c20:	3701      	adds	r7, #1
 8008c22:	1064      	asrs	r4, r4, #1
 8008c24:	3608      	adds	r6, #8
 8008c26:	e76d      	b.n	8008b04 <_dtoa_r+0x3cc>
 8008c28:	2702      	movs	r7, #2
 8008c2a:	e770      	b.n	8008b0e <_dtoa_r+0x3d6>
 8008c2c:	46d0      	mov	r8, sl
 8008c2e:	9c08      	ldr	r4, [sp, #32]
 8008c30:	e78f      	b.n	8008b52 <_dtoa_r+0x41a>
 8008c32:	9903      	ldr	r1, [sp, #12]
 8008c34:	4b29      	ldr	r3, [pc, #164]	; (8008cdc <_dtoa_r+0x5a4>)
 8008c36:	4421      	add	r1, r4
 8008c38:	9112      	str	r1, [sp, #72]	; 0x48
 8008c3a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008c3c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008c40:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8008c44:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008c48:	2900      	cmp	r1, #0
 8008c4a:	d055      	beq.n	8008cf8 <_dtoa_r+0x5c0>
 8008c4c:	2000      	movs	r0, #0
 8008c4e:	4929      	ldr	r1, [pc, #164]	; (8008cf4 <_dtoa_r+0x5bc>)
 8008c50:	f7f7 fd6c 	bl	800072c <__aeabi_ddiv>
 8008c54:	463b      	mov	r3, r7
 8008c56:	4632      	mov	r2, r6
 8008c58:	f7f7 fa86 	bl	8000168 <__aeabi_dsub>
 8008c5c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008c60:	9f03      	ldr	r7, [sp, #12]
 8008c62:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008c66:	f7f7 fee7 	bl	8000a38 <__aeabi_d2iz>
 8008c6a:	4604      	mov	r4, r0
 8008c6c:	f7f7 fbca 	bl	8000404 <__aeabi_i2d>
 8008c70:	4602      	mov	r2, r0
 8008c72:	460b      	mov	r3, r1
 8008c74:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008c78:	f7f7 fa76 	bl	8000168 <__aeabi_dsub>
 8008c7c:	4602      	mov	r2, r0
 8008c7e:	460b      	mov	r3, r1
 8008c80:	3430      	adds	r4, #48	; 0x30
 8008c82:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008c86:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008c8a:	f807 4b01 	strb.w	r4, [r7], #1
 8008c8e:	f7f7 fe95 	bl	80009bc <__aeabi_dcmplt>
 8008c92:	2800      	cmp	r0, #0
 8008c94:	d174      	bne.n	8008d80 <_dtoa_r+0x648>
 8008c96:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008c9a:	2000      	movs	r0, #0
 8008c9c:	4911      	ldr	r1, [pc, #68]	; (8008ce4 <_dtoa_r+0x5ac>)
 8008c9e:	f7f7 fa63 	bl	8000168 <__aeabi_dsub>
 8008ca2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008ca6:	f7f7 fe89 	bl	80009bc <__aeabi_dcmplt>
 8008caa:	2800      	cmp	r0, #0
 8008cac:	f040 80b7 	bne.w	8008e1e <_dtoa_r+0x6e6>
 8008cb0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008cb2:	429f      	cmp	r7, r3
 8008cb4:	f43f af7a 	beq.w	8008bac <_dtoa_r+0x474>
 8008cb8:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008cbc:	2200      	movs	r2, #0
 8008cbe:	4b0a      	ldr	r3, [pc, #40]	; (8008ce8 <_dtoa_r+0x5b0>)
 8008cc0:	f7f7 fc0a 	bl	80004d8 <__aeabi_dmul>
 8008cc4:	2200      	movs	r2, #0
 8008cc6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008cca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008cce:	4b06      	ldr	r3, [pc, #24]	; (8008ce8 <_dtoa_r+0x5b0>)
 8008cd0:	f7f7 fc02 	bl	80004d8 <__aeabi_dmul>
 8008cd4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008cd8:	e7c3      	b.n	8008c62 <_dtoa_r+0x52a>
 8008cda:	bf00      	nop
 8008cdc:	0800bb68 	.word	0x0800bb68
 8008ce0:	0800bb40 	.word	0x0800bb40
 8008ce4:	3ff00000 	.word	0x3ff00000
 8008ce8:	40240000 	.word	0x40240000
 8008cec:	401c0000 	.word	0x401c0000
 8008cf0:	40140000 	.word	0x40140000
 8008cf4:	3fe00000 	.word	0x3fe00000
 8008cf8:	4630      	mov	r0, r6
 8008cfa:	4639      	mov	r1, r7
 8008cfc:	f7f7 fbec 	bl	80004d8 <__aeabi_dmul>
 8008d00:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008d02:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008d06:	9c03      	ldr	r4, [sp, #12]
 8008d08:	9314      	str	r3, [sp, #80]	; 0x50
 8008d0a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008d0e:	f7f7 fe93 	bl	8000a38 <__aeabi_d2iz>
 8008d12:	9015      	str	r0, [sp, #84]	; 0x54
 8008d14:	f7f7 fb76 	bl	8000404 <__aeabi_i2d>
 8008d18:	4602      	mov	r2, r0
 8008d1a:	460b      	mov	r3, r1
 8008d1c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008d20:	f7f7 fa22 	bl	8000168 <__aeabi_dsub>
 8008d24:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008d26:	4606      	mov	r6, r0
 8008d28:	3330      	adds	r3, #48	; 0x30
 8008d2a:	f804 3b01 	strb.w	r3, [r4], #1
 8008d2e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008d30:	460f      	mov	r7, r1
 8008d32:	429c      	cmp	r4, r3
 8008d34:	f04f 0200 	mov.w	r2, #0
 8008d38:	d124      	bne.n	8008d84 <_dtoa_r+0x64c>
 8008d3a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008d3e:	4bb0      	ldr	r3, [pc, #704]	; (8009000 <_dtoa_r+0x8c8>)
 8008d40:	f7f7 fa14 	bl	800016c <__adddf3>
 8008d44:	4602      	mov	r2, r0
 8008d46:	460b      	mov	r3, r1
 8008d48:	4630      	mov	r0, r6
 8008d4a:	4639      	mov	r1, r7
 8008d4c:	f7f7 fe54 	bl	80009f8 <__aeabi_dcmpgt>
 8008d50:	2800      	cmp	r0, #0
 8008d52:	d163      	bne.n	8008e1c <_dtoa_r+0x6e4>
 8008d54:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008d58:	2000      	movs	r0, #0
 8008d5a:	49a9      	ldr	r1, [pc, #676]	; (8009000 <_dtoa_r+0x8c8>)
 8008d5c:	f7f7 fa04 	bl	8000168 <__aeabi_dsub>
 8008d60:	4602      	mov	r2, r0
 8008d62:	460b      	mov	r3, r1
 8008d64:	4630      	mov	r0, r6
 8008d66:	4639      	mov	r1, r7
 8008d68:	f7f7 fe28 	bl	80009bc <__aeabi_dcmplt>
 8008d6c:	2800      	cmp	r0, #0
 8008d6e:	f43f af1d 	beq.w	8008bac <_dtoa_r+0x474>
 8008d72:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8008d74:	1e7b      	subs	r3, r7, #1
 8008d76:	9314      	str	r3, [sp, #80]	; 0x50
 8008d78:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8008d7c:	2b30      	cmp	r3, #48	; 0x30
 8008d7e:	d0f8      	beq.n	8008d72 <_dtoa_r+0x63a>
 8008d80:	46c2      	mov	sl, r8
 8008d82:	e03b      	b.n	8008dfc <_dtoa_r+0x6c4>
 8008d84:	4b9f      	ldr	r3, [pc, #636]	; (8009004 <_dtoa_r+0x8cc>)
 8008d86:	f7f7 fba7 	bl	80004d8 <__aeabi_dmul>
 8008d8a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008d8e:	e7bc      	b.n	8008d0a <_dtoa_r+0x5d2>
 8008d90:	9f03      	ldr	r7, [sp, #12]
 8008d92:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8008d96:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008d9a:	4640      	mov	r0, r8
 8008d9c:	4649      	mov	r1, r9
 8008d9e:	f7f7 fcc5 	bl	800072c <__aeabi_ddiv>
 8008da2:	f7f7 fe49 	bl	8000a38 <__aeabi_d2iz>
 8008da6:	4604      	mov	r4, r0
 8008da8:	f7f7 fb2c 	bl	8000404 <__aeabi_i2d>
 8008dac:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008db0:	f7f7 fb92 	bl	80004d8 <__aeabi_dmul>
 8008db4:	4602      	mov	r2, r0
 8008db6:	460b      	mov	r3, r1
 8008db8:	4640      	mov	r0, r8
 8008dba:	4649      	mov	r1, r9
 8008dbc:	f7f7 f9d4 	bl	8000168 <__aeabi_dsub>
 8008dc0:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8008dc4:	f807 6b01 	strb.w	r6, [r7], #1
 8008dc8:	9e03      	ldr	r6, [sp, #12]
 8008dca:	f8dd c020 	ldr.w	ip, [sp, #32]
 8008dce:	1bbe      	subs	r6, r7, r6
 8008dd0:	45b4      	cmp	ip, r6
 8008dd2:	4602      	mov	r2, r0
 8008dd4:	460b      	mov	r3, r1
 8008dd6:	d136      	bne.n	8008e46 <_dtoa_r+0x70e>
 8008dd8:	f7f7 f9c8 	bl	800016c <__adddf3>
 8008ddc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008de0:	4680      	mov	r8, r0
 8008de2:	4689      	mov	r9, r1
 8008de4:	f7f7 fe08 	bl	80009f8 <__aeabi_dcmpgt>
 8008de8:	bb58      	cbnz	r0, 8008e42 <_dtoa_r+0x70a>
 8008dea:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008dee:	4640      	mov	r0, r8
 8008df0:	4649      	mov	r1, r9
 8008df2:	f7f7 fdd9 	bl	80009a8 <__aeabi_dcmpeq>
 8008df6:	b108      	cbz	r0, 8008dfc <_dtoa_r+0x6c4>
 8008df8:	07e1      	lsls	r1, r4, #31
 8008dfa:	d422      	bmi.n	8008e42 <_dtoa_r+0x70a>
 8008dfc:	4628      	mov	r0, r5
 8008dfe:	4659      	mov	r1, fp
 8008e00:	f000 fe5a 	bl	8009ab8 <_Bfree>
 8008e04:	2300      	movs	r3, #0
 8008e06:	703b      	strb	r3, [r7, #0]
 8008e08:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8008e0a:	f10a 0001 	add.w	r0, sl, #1
 8008e0e:	6018      	str	r0, [r3, #0]
 8008e10:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008e12:	2b00      	cmp	r3, #0
 8008e14:	f43f acde 	beq.w	80087d4 <_dtoa_r+0x9c>
 8008e18:	601f      	str	r7, [r3, #0]
 8008e1a:	e4db      	b.n	80087d4 <_dtoa_r+0x9c>
 8008e1c:	4627      	mov	r7, r4
 8008e1e:	463b      	mov	r3, r7
 8008e20:	461f      	mov	r7, r3
 8008e22:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008e26:	2a39      	cmp	r2, #57	; 0x39
 8008e28:	d107      	bne.n	8008e3a <_dtoa_r+0x702>
 8008e2a:	9a03      	ldr	r2, [sp, #12]
 8008e2c:	429a      	cmp	r2, r3
 8008e2e:	d1f7      	bne.n	8008e20 <_dtoa_r+0x6e8>
 8008e30:	2230      	movs	r2, #48	; 0x30
 8008e32:	9903      	ldr	r1, [sp, #12]
 8008e34:	f108 0801 	add.w	r8, r8, #1
 8008e38:	700a      	strb	r2, [r1, #0]
 8008e3a:	781a      	ldrb	r2, [r3, #0]
 8008e3c:	3201      	adds	r2, #1
 8008e3e:	701a      	strb	r2, [r3, #0]
 8008e40:	e79e      	b.n	8008d80 <_dtoa_r+0x648>
 8008e42:	46d0      	mov	r8, sl
 8008e44:	e7eb      	b.n	8008e1e <_dtoa_r+0x6e6>
 8008e46:	2200      	movs	r2, #0
 8008e48:	4b6e      	ldr	r3, [pc, #440]	; (8009004 <_dtoa_r+0x8cc>)
 8008e4a:	f7f7 fb45 	bl	80004d8 <__aeabi_dmul>
 8008e4e:	2200      	movs	r2, #0
 8008e50:	2300      	movs	r3, #0
 8008e52:	4680      	mov	r8, r0
 8008e54:	4689      	mov	r9, r1
 8008e56:	f7f7 fda7 	bl	80009a8 <__aeabi_dcmpeq>
 8008e5a:	2800      	cmp	r0, #0
 8008e5c:	d09b      	beq.n	8008d96 <_dtoa_r+0x65e>
 8008e5e:	e7cd      	b.n	8008dfc <_dtoa_r+0x6c4>
 8008e60:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008e62:	2a00      	cmp	r2, #0
 8008e64:	f000 80d0 	beq.w	8009008 <_dtoa_r+0x8d0>
 8008e68:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8008e6a:	2a01      	cmp	r2, #1
 8008e6c:	f300 80ae 	bgt.w	8008fcc <_dtoa_r+0x894>
 8008e70:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008e72:	2a00      	cmp	r2, #0
 8008e74:	f000 80a6 	beq.w	8008fc4 <_dtoa_r+0x88c>
 8008e78:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008e7c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008e7e:	9f06      	ldr	r7, [sp, #24]
 8008e80:	9a06      	ldr	r2, [sp, #24]
 8008e82:	2101      	movs	r1, #1
 8008e84:	441a      	add	r2, r3
 8008e86:	9206      	str	r2, [sp, #24]
 8008e88:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008e8a:	4628      	mov	r0, r5
 8008e8c:	441a      	add	r2, r3
 8008e8e:	9209      	str	r2, [sp, #36]	; 0x24
 8008e90:	f000 ff12 	bl	8009cb8 <__i2b>
 8008e94:	4606      	mov	r6, r0
 8008e96:	2f00      	cmp	r7, #0
 8008e98:	dd0c      	ble.n	8008eb4 <_dtoa_r+0x77c>
 8008e9a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008e9c:	2b00      	cmp	r3, #0
 8008e9e:	dd09      	ble.n	8008eb4 <_dtoa_r+0x77c>
 8008ea0:	42bb      	cmp	r3, r7
 8008ea2:	bfa8      	it	ge
 8008ea4:	463b      	movge	r3, r7
 8008ea6:	9a06      	ldr	r2, [sp, #24]
 8008ea8:	1aff      	subs	r7, r7, r3
 8008eaa:	1ad2      	subs	r2, r2, r3
 8008eac:	9206      	str	r2, [sp, #24]
 8008eae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008eb0:	1ad3      	subs	r3, r2, r3
 8008eb2:	9309      	str	r3, [sp, #36]	; 0x24
 8008eb4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008eb6:	b1f3      	cbz	r3, 8008ef6 <_dtoa_r+0x7be>
 8008eb8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008eba:	2b00      	cmp	r3, #0
 8008ebc:	f000 80a8 	beq.w	8009010 <_dtoa_r+0x8d8>
 8008ec0:	2c00      	cmp	r4, #0
 8008ec2:	dd10      	ble.n	8008ee6 <_dtoa_r+0x7ae>
 8008ec4:	4631      	mov	r1, r6
 8008ec6:	4622      	mov	r2, r4
 8008ec8:	4628      	mov	r0, r5
 8008eca:	f000 ffb3 	bl	8009e34 <__pow5mult>
 8008ece:	465a      	mov	r2, fp
 8008ed0:	4601      	mov	r1, r0
 8008ed2:	4606      	mov	r6, r0
 8008ed4:	4628      	mov	r0, r5
 8008ed6:	f000 ff05 	bl	8009ce4 <__multiply>
 8008eda:	4680      	mov	r8, r0
 8008edc:	4659      	mov	r1, fp
 8008ede:	4628      	mov	r0, r5
 8008ee0:	f000 fdea 	bl	8009ab8 <_Bfree>
 8008ee4:	46c3      	mov	fp, r8
 8008ee6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008ee8:	1b1a      	subs	r2, r3, r4
 8008eea:	d004      	beq.n	8008ef6 <_dtoa_r+0x7be>
 8008eec:	4659      	mov	r1, fp
 8008eee:	4628      	mov	r0, r5
 8008ef0:	f000 ffa0 	bl	8009e34 <__pow5mult>
 8008ef4:	4683      	mov	fp, r0
 8008ef6:	2101      	movs	r1, #1
 8008ef8:	4628      	mov	r0, r5
 8008efa:	f000 fedd 	bl	8009cb8 <__i2b>
 8008efe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008f00:	4604      	mov	r4, r0
 8008f02:	2b00      	cmp	r3, #0
 8008f04:	f340 8086 	ble.w	8009014 <_dtoa_r+0x8dc>
 8008f08:	461a      	mov	r2, r3
 8008f0a:	4601      	mov	r1, r0
 8008f0c:	4628      	mov	r0, r5
 8008f0e:	f000 ff91 	bl	8009e34 <__pow5mult>
 8008f12:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008f14:	4604      	mov	r4, r0
 8008f16:	2b01      	cmp	r3, #1
 8008f18:	dd7f      	ble.n	800901a <_dtoa_r+0x8e2>
 8008f1a:	f04f 0800 	mov.w	r8, #0
 8008f1e:	6923      	ldr	r3, [r4, #16]
 8008f20:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008f24:	6918      	ldr	r0, [r3, #16]
 8008f26:	f000 fe79 	bl	8009c1c <__hi0bits>
 8008f2a:	f1c0 0020 	rsb	r0, r0, #32
 8008f2e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008f30:	4418      	add	r0, r3
 8008f32:	f010 001f 	ands.w	r0, r0, #31
 8008f36:	f000 8092 	beq.w	800905e <_dtoa_r+0x926>
 8008f3a:	f1c0 0320 	rsb	r3, r0, #32
 8008f3e:	2b04      	cmp	r3, #4
 8008f40:	f340 808a 	ble.w	8009058 <_dtoa_r+0x920>
 8008f44:	f1c0 001c 	rsb	r0, r0, #28
 8008f48:	9b06      	ldr	r3, [sp, #24]
 8008f4a:	4407      	add	r7, r0
 8008f4c:	4403      	add	r3, r0
 8008f4e:	9306      	str	r3, [sp, #24]
 8008f50:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008f52:	4403      	add	r3, r0
 8008f54:	9309      	str	r3, [sp, #36]	; 0x24
 8008f56:	9b06      	ldr	r3, [sp, #24]
 8008f58:	2b00      	cmp	r3, #0
 8008f5a:	dd05      	ble.n	8008f68 <_dtoa_r+0x830>
 8008f5c:	4659      	mov	r1, fp
 8008f5e:	461a      	mov	r2, r3
 8008f60:	4628      	mov	r0, r5
 8008f62:	f000 ffc1 	bl	8009ee8 <__lshift>
 8008f66:	4683      	mov	fp, r0
 8008f68:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	dd05      	ble.n	8008f7a <_dtoa_r+0x842>
 8008f6e:	4621      	mov	r1, r4
 8008f70:	461a      	mov	r2, r3
 8008f72:	4628      	mov	r0, r5
 8008f74:	f000 ffb8 	bl	8009ee8 <__lshift>
 8008f78:	4604      	mov	r4, r0
 8008f7a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008f7c:	2b00      	cmp	r3, #0
 8008f7e:	d070      	beq.n	8009062 <_dtoa_r+0x92a>
 8008f80:	4621      	mov	r1, r4
 8008f82:	4658      	mov	r0, fp
 8008f84:	f001 f820 	bl	8009fc8 <__mcmp>
 8008f88:	2800      	cmp	r0, #0
 8008f8a:	da6a      	bge.n	8009062 <_dtoa_r+0x92a>
 8008f8c:	2300      	movs	r3, #0
 8008f8e:	4659      	mov	r1, fp
 8008f90:	220a      	movs	r2, #10
 8008f92:	4628      	mov	r0, r5
 8008f94:	f000 fdb2 	bl	8009afc <__multadd>
 8008f98:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008f9a:	4683      	mov	fp, r0
 8008f9c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008fa0:	2b00      	cmp	r3, #0
 8008fa2:	f000 8194 	beq.w	80092ce <_dtoa_r+0xb96>
 8008fa6:	4631      	mov	r1, r6
 8008fa8:	2300      	movs	r3, #0
 8008faa:	220a      	movs	r2, #10
 8008fac:	4628      	mov	r0, r5
 8008fae:	f000 fda5 	bl	8009afc <__multadd>
 8008fb2:	f1b9 0f00 	cmp.w	r9, #0
 8008fb6:	4606      	mov	r6, r0
 8008fb8:	f300 8093 	bgt.w	80090e2 <_dtoa_r+0x9aa>
 8008fbc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008fbe:	2b02      	cmp	r3, #2
 8008fc0:	dc57      	bgt.n	8009072 <_dtoa_r+0x93a>
 8008fc2:	e08e      	b.n	80090e2 <_dtoa_r+0x9aa>
 8008fc4:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008fc6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008fca:	e757      	b.n	8008e7c <_dtoa_r+0x744>
 8008fcc:	9b08      	ldr	r3, [sp, #32]
 8008fce:	1e5c      	subs	r4, r3, #1
 8008fd0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008fd2:	42a3      	cmp	r3, r4
 8008fd4:	bfb7      	itett	lt
 8008fd6:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8008fd8:	1b1c      	subge	r4, r3, r4
 8008fda:	1ae2      	sublt	r2, r4, r3
 8008fdc:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8008fde:	bfbe      	ittt	lt
 8008fe0:	940a      	strlt	r4, [sp, #40]	; 0x28
 8008fe2:	189b      	addlt	r3, r3, r2
 8008fe4:	930e      	strlt	r3, [sp, #56]	; 0x38
 8008fe6:	9b08      	ldr	r3, [sp, #32]
 8008fe8:	bfb8      	it	lt
 8008fea:	2400      	movlt	r4, #0
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	bfbb      	ittet	lt
 8008ff0:	9b06      	ldrlt	r3, [sp, #24]
 8008ff2:	9a08      	ldrlt	r2, [sp, #32]
 8008ff4:	9f06      	ldrge	r7, [sp, #24]
 8008ff6:	1a9f      	sublt	r7, r3, r2
 8008ff8:	bfac      	ite	ge
 8008ffa:	9b08      	ldrge	r3, [sp, #32]
 8008ffc:	2300      	movlt	r3, #0
 8008ffe:	e73f      	b.n	8008e80 <_dtoa_r+0x748>
 8009000:	3fe00000 	.word	0x3fe00000
 8009004:	40240000 	.word	0x40240000
 8009008:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800900a:	9f06      	ldr	r7, [sp, #24]
 800900c:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800900e:	e742      	b.n	8008e96 <_dtoa_r+0x75e>
 8009010:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009012:	e76b      	b.n	8008eec <_dtoa_r+0x7b4>
 8009014:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009016:	2b01      	cmp	r3, #1
 8009018:	dc19      	bgt.n	800904e <_dtoa_r+0x916>
 800901a:	9b04      	ldr	r3, [sp, #16]
 800901c:	b9bb      	cbnz	r3, 800904e <_dtoa_r+0x916>
 800901e:	9b05      	ldr	r3, [sp, #20]
 8009020:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009024:	b99b      	cbnz	r3, 800904e <_dtoa_r+0x916>
 8009026:	9b05      	ldr	r3, [sp, #20]
 8009028:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800902c:	0d1b      	lsrs	r3, r3, #20
 800902e:	051b      	lsls	r3, r3, #20
 8009030:	b183      	cbz	r3, 8009054 <_dtoa_r+0x91c>
 8009032:	f04f 0801 	mov.w	r8, #1
 8009036:	9b06      	ldr	r3, [sp, #24]
 8009038:	3301      	adds	r3, #1
 800903a:	9306      	str	r3, [sp, #24]
 800903c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800903e:	3301      	adds	r3, #1
 8009040:	9309      	str	r3, [sp, #36]	; 0x24
 8009042:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009044:	2b00      	cmp	r3, #0
 8009046:	f47f af6a 	bne.w	8008f1e <_dtoa_r+0x7e6>
 800904a:	2001      	movs	r0, #1
 800904c:	e76f      	b.n	8008f2e <_dtoa_r+0x7f6>
 800904e:	f04f 0800 	mov.w	r8, #0
 8009052:	e7f6      	b.n	8009042 <_dtoa_r+0x90a>
 8009054:	4698      	mov	r8, r3
 8009056:	e7f4      	b.n	8009042 <_dtoa_r+0x90a>
 8009058:	f43f af7d 	beq.w	8008f56 <_dtoa_r+0x81e>
 800905c:	4618      	mov	r0, r3
 800905e:	301c      	adds	r0, #28
 8009060:	e772      	b.n	8008f48 <_dtoa_r+0x810>
 8009062:	9b08      	ldr	r3, [sp, #32]
 8009064:	2b00      	cmp	r3, #0
 8009066:	dc36      	bgt.n	80090d6 <_dtoa_r+0x99e>
 8009068:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800906a:	2b02      	cmp	r3, #2
 800906c:	dd33      	ble.n	80090d6 <_dtoa_r+0x99e>
 800906e:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009072:	f1b9 0f00 	cmp.w	r9, #0
 8009076:	d10d      	bne.n	8009094 <_dtoa_r+0x95c>
 8009078:	4621      	mov	r1, r4
 800907a:	464b      	mov	r3, r9
 800907c:	2205      	movs	r2, #5
 800907e:	4628      	mov	r0, r5
 8009080:	f000 fd3c 	bl	8009afc <__multadd>
 8009084:	4601      	mov	r1, r0
 8009086:	4604      	mov	r4, r0
 8009088:	4658      	mov	r0, fp
 800908a:	f000 ff9d 	bl	8009fc8 <__mcmp>
 800908e:	2800      	cmp	r0, #0
 8009090:	f73f adb8 	bgt.w	8008c04 <_dtoa_r+0x4cc>
 8009094:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8009096:	9f03      	ldr	r7, [sp, #12]
 8009098:	ea6f 0a03 	mvn.w	sl, r3
 800909c:	f04f 0800 	mov.w	r8, #0
 80090a0:	4621      	mov	r1, r4
 80090a2:	4628      	mov	r0, r5
 80090a4:	f000 fd08 	bl	8009ab8 <_Bfree>
 80090a8:	2e00      	cmp	r6, #0
 80090aa:	f43f aea7 	beq.w	8008dfc <_dtoa_r+0x6c4>
 80090ae:	f1b8 0f00 	cmp.w	r8, #0
 80090b2:	d005      	beq.n	80090c0 <_dtoa_r+0x988>
 80090b4:	45b0      	cmp	r8, r6
 80090b6:	d003      	beq.n	80090c0 <_dtoa_r+0x988>
 80090b8:	4641      	mov	r1, r8
 80090ba:	4628      	mov	r0, r5
 80090bc:	f000 fcfc 	bl	8009ab8 <_Bfree>
 80090c0:	4631      	mov	r1, r6
 80090c2:	4628      	mov	r0, r5
 80090c4:	f000 fcf8 	bl	8009ab8 <_Bfree>
 80090c8:	e698      	b.n	8008dfc <_dtoa_r+0x6c4>
 80090ca:	2400      	movs	r4, #0
 80090cc:	4626      	mov	r6, r4
 80090ce:	e7e1      	b.n	8009094 <_dtoa_r+0x95c>
 80090d0:	46c2      	mov	sl, r8
 80090d2:	4626      	mov	r6, r4
 80090d4:	e596      	b.n	8008c04 <_dtoa_r+0x4cc>
 80090d6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80090d8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80090dc:	2b00      	cmp	r3, #0
 80090de:	f000 80fd 	beq.w	80092dc <_dtoa_r+0xba4>
 80090e2:	2f00      	cmp	r7, #0
 80090e4:	dd05      	ble.n	80090f2 <_dtoa_r+0x9ba>
 80090e6:	4631      	mov	r1, r6
 80090e8:	463a      	mov	r2, r7
 80090ea:	4628      	mov	r0, r5
 80090ec:	f000 fefc 	bl	8009ee8 <__lshift>
 80090f0:	4606      	mov	r6, r0
 80090f2:	f1b8 0f00 	cmp.w	r8, #0
 80090f6:	d05c      	beq.n	80091b2 <_dtoa_r+0xa7a>
 80090f8:	4628      	mov	r0, r5
 80090fa:	6871      	ldr	r1, [r6, #4]
 80090fc:	f000 fc9c 	bl	8009a38 <_Balloc>
 8009100:	4607      	mov	r7, r0
 8009102:	b928      	cbnz	r0, 8009110 <_dtoa_r+0x9d8>
 8009104:	4602      	mov	r2, r0
 8009106:	f240 21ea 	movw	r1, #746	; 0x2ea
 800910a:	4b7f      	ldr	r3, [pc, #508]	; (8009308 <_dtoa_r+0xbd0>)
 800910c:	f7ff bb28 	b.w	8008760 <_dtoa_r+0x28>
 8009110:	6932      	ldr	r2, [r6, #16]
 8009112:	f106 010c 	add.w	r1, r6, #12
 8009116:	3202      	adds	r2, #2
 8009118:	0092      	lsls	r2, r2, #2
 800911a:	300c      	adds	r0, #12
 800911c:	f7fd fd48 	bl	8006bb0 <memcpy>
 8009120:	2201      	movs	r2, #1
 8009122:	4639      	mov	r1, r7
 8009124:	4628      	mov	r0, r5
 8009126:	f000 fedf 	bl	8009ee8 <__lshift>
 800912a:	46b0      	mov	r8, r6
 800912c:	4606      	mov	r6, r0
 800912e:	9b03      	ldr	r3, [sp, #12]
 8009130:	3301      	adds	r3, #1
 8009132:	9308      	str	r3, [sp, #32]
 8009134:	9b03      	ldr	r3, [sp, #12]
 8009136:	444b      	add	r3, r9
 8009138:	930a      	str	r3, [sp, #40]	; 0x28
 800913a:	9b04      	ldr	r3, [sp, #16]
 800913c:	f003 0301 	and.w	r3, r3, #1
 8009140:	9309      	str	r3, [sp, #36]	; 0x24
 8009142:	9b08      	ldr	r3, [sp, #32]
 8009144:	4621      	mov	r1, r4
 8009146:	3b01      	subs	r3, #1
 8009148:	4658      	mov	r0, fp
 800914a:	9304      	str	r3, [sp, #16]
 800914c:	f7ff fa68 	bl	8008620 <quorem>
 8009150:	4603      	mov	r3, r0
 8009152:	4641      	mov	r1, r8
 8009154:	3330      	adds	r3, #48	; 0x30
 8009156:	9006      	str	r0, [sp, #24]
 8009158:	4658      	mov	r0, fp
 800915a:	930b      	str	r3, [sp, #44]	; 0x2c
 800915c:	f000 ff34 	bl	8009fc8 <__mcmp>
 8009160:	4632      	mov	r2, r6
 8009162:	4681      	mov	r9, r0
 8009164:	4621      	mov	r1, r4
 8009166:	4628      	mov	r0, r5
 8009168:	f000 ff4a 	bl	800a000 <__mdiff>
 800916c:	68c2      	ldr	r2, [r0, #12]
 800916e:	4607      	mov	r7, r0
 8009170:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009172:	bb02      	cbnz	r2, 80091b6 <_dtoa_r+0xa7e>
 8009174:	4601      	mov	r1, r0
 8009176:	4658      	mov	r0, fp
 8009178:	f000 ff26 	bl	8009fc8 <__mcmp>
 800917c:	4602      	mov	r2, r0
 800917e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009180:	4639      	mov	r1, r7
 8009182:	4628      	mov	r0, r5
 8009184:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8009188:	f000 fc96 	bl	8009ab8 <_Bfree>
 800918c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800918e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009190:	9f08      	ldr	r7, [sp, #32]
 8009192:	ea43 0102 	orr.w	r1, r3, r2
 8009196:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009198:	430b      	orrs	r3, r1
 800919a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800919c:	d10d      	bne.n	80091ba <_dtoa_r+0xa82>
 800919e:	2b39      	cmp	r3, #57	; 0x39
 80091a0:	d029      	beq.n	80091f6 <_dtoa_r+0xabe>
 80091a2:	f1b9 0f00 	cmp.w	r9, #0
 80091a6:	dd01      	ble.n	80091ac <_dtoa_r+0xa74>
 80091a8:	9b06      	ldr	r3, [sp, #24]
 80091aa:	3331      	adds	r3, #49	; 0x31
 80091ac:	9a04      	ldr	r2, [sp, #16]
 80091ae:	7013      	strb	r3, [r2, #0]
 80091b0:	e776      	b.n	80090a0 <_dtoa_r+0x968>
 80091b2:	4630      	mov	r0, r6
 80091b4:	e7b9      	b.n	800912a <_dtoa_r+0x9f2>
 80091b6:	2201      	movs	r2, #1
 80091b8:	e7e2      	b.n	8009180 <_dtoa_r+0xa48>
 80091ba:	f1b9 0f00 	cmp.w	r9, #0
 80091be:	db06      	blt.n	80091ce <_dtoa_r+0xa96>
 80091c0:	9922      	ldr	r1, [sp, #136]	; 0x88
 80091c2:	ea41 0909 	orr.w	r9, r1, r9
 80091c6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80091c8:	ea59 0101 	orrs.w	r1, r9, r1
 80091cc:	d120      	bne.n	8009210 <_dtoa_r+0xad8>
 80091ce:	2a00      	cmp	r2, #0
 80091d0:	ddec      	ble.n	80091ac <_dtoa_r+0xa74>
 80091d2:	4659      	mov	r1, fp
 80091d4:	2201      	movs	r2, #1
 80091d6:	4628      	mov	r0, r5
 80091d8:	9308      	str	r3, [sp, #32]
 80091da:	f000 fe85 	bl	8009ee8 <__lshift>
 80091de:	4621      	mov	r1, r4
 80091e0:	4683      	mov	fp, r0
 80091e2:	f000 fef1 	bl	8009fc8 <__mcmp>
 80091e6:	2800      	cmp	r0, #0
 80091e8:	9b08      	ldr	r3, [sp, #32]
 80091ea:	dc02      	bgt.n	80091f2 <_dtoa_r+0xaba>
 80091ec:	d1de      	bne.n	80091ac <_dtoa_r+0xa74>
 80091ee:	07da      	lsls	r2, r3, #31
 80091f0:	d5dc      	bpl.n	80091ac <_dtoa_r+0xa74>
 80091f2:	2b39      	cmp	r3, #57	; 0x39
 80091f4:	d1d8      	bne.n	80091a8 <_dtoa_r+0xa70>
 80091f6:	2339      	movs	r3, #57	; 0x39
 80091f8:	9a04      	ldr	r2, [sp, #16]
 80091fa:	7013      	strb	r3, [r2, #0]
 80091fc:	463b      	mov	r3, r7
 80091fe:	461f      	mov	r7, r3
 8009200:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8009204:	3b01      	subs	r3, #1
 8009206:	2a39      	cmp	r2, #57	; 0x39
 8009208:	d050      	beq.n	80092ac <_dtoa_r+0xb74>
 800920a:	3201      	adds	r2, #1
 800920c:	701a      	strb	r2, [r3, #0]
 800920e:	e747      	b.n	80090a0 <_dtoa_r+0x968>
 8009210:	2a00      	cmp	r2, #0
 8009212:	dd03      	ble.n	800921c <_dtoa_r+0xae4>
 8009214:	2b39      	cmp	r3, #57	; 0x39
 8009216:	d0ee      	beq.n	80091f6 <_dtoa_r+0xabe>
 8009218:	3301      	adds	r3, #1
 800921a:	e7c7      	b.n	80091ac <_dtoa_r+0xa74>
 800921c:	9a08      	ldr	r2, [sp, #32]
 800921e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8009220:	f802 3c01 	strb.w	r3, [r2, #-1]
 8009224:	428a      	cmp	r2, r1
 8009226:	d02a      	beq.n	800927e <_dtoa_r+0xb46>
 8009228:	4659      	mov	r1, fp
 800922a:	2300      	movs	r3, #0
 800922c:	220a      	movs	r2, #10
 800922e:	4628      	mov	r0, r5
 8009230:	f000 fc64 	bl	8009afc <__multadd>
 8009234:	45b0      	cmp	r8, r6
 8009236:	4683      	mov	fp, r0
 8009238:	f04f 0300 	mov.w	r3, #0
 800923c:	f04f 020a 	mov.w	r2, #10
 8009240:	4641      	mov	r1, r8
 8009242:	4628      	mov	r0, r5
 8009244:	d107      	bne.n	8009256 <_dtoa_r+0xb1e>
 8009246:	f000 fc59 	bl	8009afc <__multadd>
 800924a:	4680      	mov	r8, r0
 800924c:	4606      	mov	r6, r0
 800924e:	9b08      	ldr	r3, [sp, #32]
 8009250:	3301      	adds	r3, #1
 8009252:	9308      	str	r3, [sp, #32]
 8009254:	e775      	b.n	8009142 <_dtoa_r+0xa0a>
 8009256:	f000 fc51 	bl	8009afc <__multadd>
 800925a:	4631      	mov	r1, r6
 800925c:	4680      	mov	r8, r0
 800925e:	2300      	movs	r3, #0
 8009260:	220a      	movs	r2, #10
 8009262:	4628      	mov	r0, r5
 8009264:	f000 fc4a 	bl	8009afc <__multadd>
 8009268:	4606      	mov	r6, r0
 800926a:	e7f0      	b.n	800924e <_dtoa_r+0xb16>
 800926c:	f1b9 0f00 	cmp.w	r9, #0
 8009270:	bfcc      	ite	gt
 8009272:	464f      	movgt	r7, r9
 8009274:	2701      	movle	r7, #1
 8009276:	f04f 0800 	mov.w	r8, #0
 800927a:	9a03      	ldr	r2, [sp, #12]
 800927c:	4417      	add	r7, r2
 800927e:	4659      	mov	r1, fp
 8009280:	2201      	movs	r2, #1
 8009282:	4628      	mov	r0, r5
 8009284:	9308      	str	r3, [sp, #32]
 8009286:	f000 fe2f 	bl	8009ee8 <__lshift>
 800928a:	4621      	mov	r1, r4
 800928c:	4683      	mov	fp, r0
 800928e:	f000 fe9b 	bl	8009fc8 <__mcmp>
 8009292:	2800      	cmp	r0, #0
 8009294:	dcb2      	bgt.n	80091fc <_dtoa_r+0xac4>
 8009296:	d102      	bne.n	800929e <_dtoa_r+0xb66>
 8009298:	9b08      	ldr	r3, [sp, #32]
 800929a:	07db      	lsls	r3, r3, #31
 800929c:	d4ae      	bmi.n	80091fc <_dtoa_r+0xac4>
 800929e:	463b      	mov	r3, r7
 80092a0:	461f      	mov	r7, r3
 80092a2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80092a6:	2a30      	cmp	r2, #48	; 0x30
 80092a8:	d0fa      	beq.n	80092a0 <_dtoa_r+0xb68>
 80092aa:	e6f9      	b.n	80090a0 <_dtoa_r+0x968>
 80092ac:	9a03      	ldr	r2, [sp, #12]
 80092ae:	429a      	cmp	r2, r3
 80092b0:	d1a5      	bne.n	80091fe <_dtoa_r+0xac6>
 80092b2:	2331      	movs	r3, #49	; 0x31
 80092b4:	f10a 0a01 	add.w	sl, sl, #1
 80092b8:	e779      	b.n	80091ae <_dtoa_r+0xa76>
 80092ba:	4b14      	ldr	r3, [pc, #80]	; (800930c <_dtoa_r+0xbd4>)
 80092bc:	f7ff baa8 	b.w	8008810 <_dtoa_r+0xd8>
 80092c0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	f47f aa81 	bne.w	80087ca <_dtoa_r+0x92>
 80092c8:	4b11      	ldr	r3, [pc, #68]	; (8009310 <_dtoa_r+0xbd8>)
 80092ca:	f7ff baa1 	b.w	8008810 <_dtoa_r+0xd8>
 80092ce:	f1b9 0f00 	cmp.w	r9, #0
 80092d2:	dc03      	bgt.n	80092dc <_dtoa_r+0xba4>
 80092d4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80092d6:	2b02      	cmp	r3, #2
 80092d8:	f73f aecb 	bgt.w	8009072 <_dtoa_r+0x93a>
 80092dc:	9f03      	ldr	r7, [sp, #12]
 80092de:	4621      	mov	r1, r4
 80092e0:	4658      	mov	r0, fp
 80092e2:	f7ff f99d 	bl	8008620 <quorem>
 80092e6:	9a03      	ldr	r2, [sp, #12]
 80092e8:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80092ec:	f807 3b01 	strb.w	r3, [r7], #1
 80092f0:	1aba      	subs	r2, r7, r2
 80092f2:	4591      	cmp	r9, r2
 80092f4:	ddba      	ble.n	800926c <_dtoa_r+0xb34>
 80092f6:	4659      	mov	r1, fp
 80092f8:	2300      	movs	r3, #0
 80092fa:	220a      	movs	r2, #10
 80092fc:	4628      	mov	r0, r5
 80092fe:	f000 fbfd 	bl	8009afc <__multadd>
 8009302:	4683      	mov	fp, r0
 8009304:	e7eb      	b.n	80092de <_dtoa_r+0xba6>
 8009306:	bf00      	nop
 8009308:	0800ba58 	.word	0x0800ba58
 800930c:	0800b858 	.word	0x0800b858
 8009310:	0800b9d9 	.word	0x0800b9d9

08009314 <rshift>:
 8009314:	6903      	ldr	r3, [r0, #16]
 8009316:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800931a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800931e:	f100 0414 	add.w	r4, r0, #20
 8009322:	ea4f 1261 	mov.w	r2, r1, asr #5
 8009326:	dd46      	ble.n	80093b6 <rshift+0xa2>
 8009328:	f011 011f 	ands.w	r1, r1, #31
 800932c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8009330:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8009334:	d10c      	bne.n	8009350 <rshift+0x3c>
 8009336:	4629      	mov	r1, r5
 8009338:	f100 0710 	add.w	r7, r0, #16
 800933c:	42b1      	cmp	r1, r6
 800933e:	d335      	bcc.n	80093ac <rshift+0x98>
 8009340:	1a9b      	subs	r3, r3, r2
 8009342:	009b      	lsls	r3, r3, #2
 8009344:	1eea      	subs	r2, r5, #3
 8009346:	4296      	cmp	r6, r2
 8009348:	bf38      	it	cc
 800934a:	2300      	movcc	r3, #0
 800934c:	4423      	add	r3, r4
 800934e:	e015      	b.n	800937c <rshift+0x68>
 8009350:	46a1      	mov	r9, r4
 8009352:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8009356:	f1c1 0820 	rsb	r8, r1, #32
 800935a:	40cf      	lsrs	r7, r1
 800935c:	f105 0e04 	add.w	lr, r5, #4
 8009360:	4576      	cmp	r6, lr
 8009362:	46f4      	mov	ip, lr
 8009364:	d816      	bhi.n	8009394 <rshift+0x80>
 8009366:	1a9a      	subs	r2, r3, r2
 8009368:	0092      	lsls	r2, r2, #2
 800936a:	3a04      	subs	r2, #4
 800936c:	3501      	adds	r5, #1
 800936e:	42ae      	cmp	r6, r5
 8009370:	bf38      	it	cc
 8009372:	2200      	movcc	r2, #0
 8009374:	18a3      	adds	r3, r4, r2
 8009376:	50a7      	str	r7, [r4, r2]
 8009378:	b107      	cbz	r7, 800937c <rshift+0x68>
 800937a:	3304      	adds	r3, #4
 800937c:	42a3      	cmp	r3, r4
 800937e:	eba3 0204 	sub.w	r2, r3, r4
 8009382:	bf08      	it	eq
 8009384:	2300      	moveq	r3, #0
 8009386:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800938a:	6102      	str	r2, [r0, #16]
 800938c:	bf08      	it	eq
 800938e:	6143      	streq	r3, [r0, #20]
 8009390:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009394:	f8dc c000 	ldr.w	ip, [ip]
 8009398:	fa0c fc08 	lsl.w	ip, ip, r8
 800939c:	ea4c 0707 	orr.w	r7, ip, r7
 80093a0:	f849 7b04 	str.w	r7, [r9], #4
 80093a4:	f85e 7b04 	ldr.w	r7, [lr], #4
 80093a8:	40cf      	lsrs	r7, r1
 80093aa:	e7d9      	b.n	8009360 <rshift+0x4c>
 80093ac:	f851 cb04 	ldr.w	ip, [r1], #4
 80093b0:	f847 cf04 	str.w	ip, [r7, #4]!
 80093b4:	e7c2      	b.n	800933c <rshift+0x28>
 80093b6:	4623      	mov	r3, r4
 80093b8:	e7e0      	b.n	800937c <rshift+0x68>

080093ba <__hexdig_fun>:
 80093ba:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80093be:	2b09      	cmp	r3, #9
 80093c0:	d802      	bhi.n	80093c8 <__hexdig_fun+0xe>
 80093c2:	3820      	subs	r0, #32
 80093c4:	b2c0      	uxtb	r0, r0
 80093c6:	4770      	bx	lr
 80093c8:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80093cc:	2b05      	cmp	r3, #5
 80093ce:	d801      	bhi.n	80093d4 <__hexdig_fun+0x1a>
 80093d0:	3847      	subs	r0, #71	; 0x47
 80093d2:	e7f7      	b.n	80093c4 <__hexdig_fun+0xa>
 80093d4:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80093d8:	2b05      	cmp	r3, #5
 80093da:	d801      	bhi.n	80093e0 <__hexdig_fun+0x26>
 80093dc:	3827      	subs	r0, #39	; 0x27
 80093de:	e7f1      	b.n	80093c4 <__hexdig_fun+0xa>
 80093e0:	2000      	movs	r0, #0
 80093e2:	4770      	bx	lr

080093e4 <__gethex>:
 80093e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093e8:	b08b      	sub	sp, #44	; 0x2c
 80093ea:	9305      	str	r3, [sp, #20]
 80093ec:	4bb2      	ldr	r3, [pc, #712]	; (80096b8 <__gethex+0x2d4>)
 80093ee:	9002      	str	r0, [sp, #8]
 80093f0:	681b      	ldr	r3, [r3, #0]
 80093f2:	468b      	mov	fp, r1
 80093f4:	4618      	mov	r0, r3
 80093f6:	4690      	mov	r8, r2
 80093f8:	9303      	str	r3, [sp, #12]
 80093fa:	f7f6 fea9 	bl	8000150 <strlen>
 80093fe:	4682      	mov	sl, r0
 8009400:	9b03      	ldr	r3, [sp, #12]
 8009402:	f8db 2000 	ldr.w	r2, [fp]
 8009406:	4403      	add	r3, r0
 8009408:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800940c:	9306      	str	r3, [sp, #24]
 800940e:	1c93      	adds	r3, r2, #2
 8009410:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8009414:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8009418:	32fe      	adds	r2, #254	; 0xfe
 800941a:	18d1      	adds	r1, r2, r3
 800941c:	461f      	mov	r7, r3
 800941e:	f813 0b01 	ldrb.w	r0, [r3], #1
 8009422:	9101      	str	r1, [sp, #4]
 8009424:	2830      	cmp	r0, #48	; 0x30
 8009426:	d0f8      	beq.n	800941a <__gethex+0x36>
 8009428:	f7ff ffc7 	bl	80093ba <__hexdig_fun>
 800942c:	4604      	mov	r4, r0
 800942e:	2800      	cmp	r0, #0
 8009430:	d13a      	bne.n	80094a8 <__gethex+0xc4>
 8009432:	4652      	mov	r2, sl
 8009434:	4638      	mov	r0, r7
 8009436:	9903      	ldr	r1, [sp, #12]
 8009438:	f001 fa18 	bl	800a86c <strncmp>
 800943c:	4605      	mov	r5, r0
 800943e:	2800      	cmp	r0, #0
 8009440:	d166      	bne.n	8009510 <__gethex+0x12c>
 8009442:	f817 000a 	ldrb.w	r0, [r7, sl]
 8009446:	eb07 060a 	add.w	r6, r7, sl
 800944a:	f7ff ffb6 	bl	80093ba <__hexdig_fun>
 800944e:	2800      	cmp	r0, #0
 8009450:	d060      	beq.n	8009514 <__gethex+0x130>
 8009452:	4633      	mov	r3, r6
 8009454:	7818      	ldrb	r0, [r3, #0]
 8009456:	461f      	mov	r7, r3
 8009458:	2830      	cmp	r0, #48	; 0x30
 800945a:	f103 0301 	add.w	r3, r3, #1
 800945e:	d0f9      	beq.n	8009454 <__gethex+0x70>
 8009460:	f7ff ffab 	bl	80093ba <__hexdig_fun>
 8009464:	2301      	movs	r3, #1
 8009466:	fab0 f480 	clz	r4, r0
 800946a:	4635      	mov	r5, r6
 800946c:	0964      	lsrs	r4, r4, #5
 800946e:	9301      	str	r3, [sp, #4]
 8009470:	463a      	mov	r2, r7
 8009472:	4616      	mov	r6, r2
 8009474:	7830      	ldrb	r0, [r6, #0]
 8009476:	3201      	adds	r2, #1
 8009478:	f7ff ff9f 	bl	80093ba <__hexdig_fun>
 800947c:	2800      	cmp	r0, #0
 800947e:	d1f8      	bne.n	8009472 <__gethex+0x8e>
 8009480:	4652      	mov	r2, sl
 8009482:	4630      	mov	r0, r6
 8009484:	9903      	ldr	r1, [sp, #12]
 8009486:	f001 f9f1 	bl	800a86c <strncmp>
 800948a:	b980      	cbnz	r0, 80094ae <__gethex+0xca>
 800948c:	b94d      	cbnz	r5, 80094a2 <__gethex+0xbe>
 800948e:	eb06 050a 	add.w	r5, r6, sl
 8009492:	462a      	mov	r2, r5
 8009494:	4616      	mov	r6, r2
 8009496:	7830      	ldrb	r0, [r6, #0]
 8009498:	3201      	adds	r2, #1
 800949a:	f7ff ff8e 	bl	80093ba <__hexdig_fun>
 800949e:	2800      	cmp	r0, #0
 80094a0:	d1f8      	bne.n	8009494 <__gethex+0xb0>
 80094a2:	1bad      	subs	r5, r5, r6
 80094a4:	00ad      	lsls	r5, r5, #2
 80094a6:	e004      	b.n	80094b2 <__gethex+0xce>
 80094a8:	2400      	movs	r4, #0
 80094aa:	4625      	mov	r5, r4
 80094ac:	e7e0      	b.n	8009470 <__gethex+0x8c>
 80094ae:	2d00      	cmp	r5, #0
 80094b0:	d1f7      	bne.n	80094a2 <__gethex+0xbe>
 80094b2:	7833      	ldrb	r3, [r6, #0]
 80094b4:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80094b8:	2b50      	cmp	r3, #80	; 0x50
 80094ba:	d139      	bne.n	8009530 <__gethex+0x14c>
 80094bc:	7873      	ldrb	r3, [r6, #1]
 80094be:	2b2b      	cmp	r3, #43	; 0x2b
 80094c0:	d02a      	beq.n	8009518 <__gethex+0x134>
 80094c2:	2b2d      	cmp	r3, #45	; 0x2d
 80094c4:	d02c      	beq.n	8009520 <__gethex+0x13c>
 80094c6:	f04f 0900 	mov.w	r9, #0
 80094ca:	1c71      	adds	r1, r6, #1
 80094cc:	7808      	ldrb	r0, [r1, #0]
 80094ce:	f7ff ff74 	bl	80093ba <__hexdig_fun>
 80094d2:	1e43      	subs	r3, r0, #1
 80094d4:	b2db      	uxtb	r3, r3
 80094d6:	2b18      	cmp	r3, #24
 80094d8:	d82a      	bhi.n	8009530 <__gethex+0x14c>
 80094da:	f1a0 0210 	sub.w	r2, r0, #16
 80094de:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80094e2:	f7ff ff6a 	bl	80093ba <__hexdig_fun>
 80094e6:	1e43      	subs	r3, r0, #1
 80094e8:	b2db      	uxtb	r3, r3
 80094ea:	2b18      	cmp	r3, #24
 80094ec:	d91b      	bls.n	8009526 <__gethex+0x142>
 80094ee:	f1b9 0f00 	cmp.w	r9, #0
 80094f2:	d000      	beq.n	80094f6 <__gethex+0x112>
 80094f4:	4252      	negs	r2, r2
 80094f6:	4415      	add	r5, r2
 80094f8:	f8cb 1000 	str.w	r1, [fp]
 80094fc:	b1d4      	cbz	r4, 8009534 <__gethex+0x150>
 80094fe:	9b01      	ldr	r3, [sp, #4]
 8009500:	2b00      	cmp	r3, #0
 8009502:	bf14      	ite	ne
 8009504:	2700      	movne	r7, #0
 8009506:	2706      	moveq	r7, #6
 8009508:	4638      	mov	r0, r7
 800950a:	b00b      	add	sp, #44	; 0x2c
 800950c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009510:	463e      	mov	r6, r7
 8009512:	4625      	mov	r5, r4
 8009514:	2401      	movs	r4, #1
 8009516:	e7cc      	b.n	80094b2 <__gethex+0xce>
 8009518:	f04f 0900 	mov.w	r9, #0
 800951c:	1cb1      	adds	r1, r6, #2
 800951e:	e7d5      	b.n	80094cc <__gethex+0xe8>
 8009520:	f04f 0901 	mov.w	r9, #1
 8009524:	e7fa      	b.n	800951c <__gethex+0x138>
 8009526:	230a      	movs	r3, #10
 8009528:	fb03 0202 	mla	r2, r3, r2, r0
 800952c:	3a10      	subs	r2, #16
 800952e:	e7d6      	b.n	80094de <__gethex+0xfa>
 8009530:	4631      	mov	r1, r6
 8009532:	e7e1      	b.n	80094f8 <__gethex+0x114>
 8009534:	4621      	mov	r1, r4
 8009536:	1bf3      	subs	r3, r6, r7
 8009538:	3b01      	subs	r3, #1
 800953a:	2b07      	cmp	r3, #7
 800953c:	dc0a      	bgt.n	8009554 <__gethex+0x170>
 800953e:	9802      	ldr	r0, [sp, #8]
 8009540:	f000 fa7a 	bl	8009a38 <_Balloc>
 8009544:	4604      	mov	r4, r0
 8009546:	b940      	cbnz	r0, 800955a <__gethex+0x176>
 8009548:	4602      	mov	r2, r0
 800954a:	21de      	movs	r1, #222	; 0xde
 800954c:	4b5b      	ldr	r3, [pc, #364]	; (80096bc <__gethex+0x2d8>)
 800954e:	485c      	ldr	r0, [pc, #368]	; (80096c0 <__gethex+0x2dc>)
 8009550:	f001 f9ae 	bl	800a8b0 <__assert_func>
 8009554:	3101      	adds	r1, #1
 8009556:	105b      	asrs	r3, r3, #1
 8009558:	e7ef      	b.n	800953a <__gethex+0x156>
 800955a:	f04f 0b00 	mov.w	fp, #0
 800955e:	f100 0914 	add.w	r9, r0, #20
 8009562:	f1ca 0301 	rsb	r3, sl, #1
 8009566:	f8cd 9010 	str.w	r9, [sp, #16]
 800956a:	f8cd b004 	str.w	fp, [sp, #4]
 800956e:	9308      	str	r3, [sp, #32]
 8009570:	42b7      	cmp	r7, r6
 8009572:	d33f      	bcc.n	80095f4 <__gethex+0x210>
 8009574:	9f04      	ldr	r7, [sp, #16]
 8009576:	9b01      	ldr	r3, [sp, #4]
 8009578:	f847 3b04 	str.w	r3, [r7], #4
 800957c:	eba7 0709 	sub.w	r7, r7, r9
 8009580:	10bf      	asrs	r7, r7, #2
 8009582:	6127      	str	r7, [r4, #16]
 8009584:	4618      	mov	r0, r3
 8009586:	f000 fb49 	bl	8009c1c <__hi0bits>
 800958a:	017f      	lsls	r7, r7, #5
 800958c:	f8d8 6000 	ldr.w	r6, [r8]
 8009590:	1a3f      	subs	r7, r7, r0
 8009592:	42b7      	cmp	r7, r6
 8009594:	dd62      	ble.n	800965c <__gethex+0x278>
 8009596:	1bbf      	subs	r7, r7, r6
 8009598:	4639      	mov	r1, r7
 800959a:	4620      	mov	r0, r4
 800959c:	f000 fee3 	bl	800a366 <__any_on>
 80095a0:	4682      	mov	sl, r0
 80095a2:	b1a8      	cbz	r0, 80095d0 <__gethex+0x1ec>
 80095a4:	f04f 0a01 	mov.w	sl, #1
 80095a8:	1e7b      	subs	r3, r7, #1
 80095aa:	1159      	asrs	r1, r3, #5
 80095ac:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 80095b0:	f003 021f 	and.w	r2, r3, #31
 80095b4:	fa0a f202 	lsl.w	r2, sl, r2
 80095b8:	420a      	tst	r2, r1
 80095ba:	d009      	beq.n	80095d0 <__gethex+0x1ec>
 80095bc:	4553      	cmp	r3, sl
 80095be:	dd05      	ble.n	80095cc <__gethex+0x1e8>
 80095c0:	4620      	mov	r0, r4
 80095c2:	1eb9      	subs	r1, r7, #2
 80095c4:	f000 fecf 	bl	800a366 <__any_on>
 80095c8:	2800      	cmp	r0, #0
 80095ca:	d144      	bne.n	8009656 <__gethex+0x272>
 80095cc:	f04f 0a02 	mov.w	sl, #2
 80095d0:	4639      	mov	r1, r7
 80095d2:	4620      	mov	r0, r4
 80095d4:	f7ff fe9e 	bl	8009314 <rshift>
 80095d8:	443d      	add	r5, r7
 80095da:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80095de:	42ab      	cmp	r3, r5
 80095e0:	da4a      	bge.n	8009678 <__gethex+0x294>
 80095e2:	4621      	mov	r1, r4
 80095e4:	9802      	ldr	r0, [sp, #8]
 80095e6:	f000 fa67 	bl	8009ab8 <_Bfree>
 80095ea:	2300      	movs	r3, #0
 80095ec:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80095ee:	27a3      	movs	r7, #163	; 0xa3
 80095f0:	6013      	str	r3, [r2, #0]
 80095f2:	e789      	b.n	8009508 <__gethex+0x124>
 80095f4:	1e73      	subs	r3, r6, #1
 80095f6:	9a06      	ldr	r2, [sp, #24]
 80095f8:	9307      	str	r3, [sp, #28]
 80095fa:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80095fe:	4293      	cmp	r3, r2
 8009600:	d019      	beq.n	8009636 <__gethex+0x252>
 8009602:	f1bb 0f20 	cmp.w	fp, #32
 8009606:	d107      	bne.n	8009618 <__gethex+0x234>
 8009608:	9b04      	ldr	r3, [sp, #16]
 800960a:	9a01      	ldr	r2, [sp, #4]
 800960c:	f843 2b04 	str.w	r2, [r3], #4
 8009610:	9304      	str	r3, [sp, #16]
 8009612:	2300      	movs	r3, #0
 8009614:	469b      	mov	fp, r3
 8009616:	9301      	str	r3, [sp, #4]
 8009618:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800961c:	f7ff fecd 	bl	80093ba <__hexdig_fun>
 8009620:	9b01      	ldr	r3, [sp, #4]
 8009622:	f000 000f 	and.w	r0, r0, #15
 8009626:	fa00 f00b 	lsl.w	r0, r0, fp
 800962a:	4303      	orrs	r3, r0
 800962c:	9301      	str	r3, [sp, #4]
 800962e:	f10b 0b04 	add.w	fp, fp, #4
 8009632:	9b07      	ldr	r3, [sp, #28]
 8009634:	e00d      	b.n	8009652 <__gethex+0x26e>
 8009636:	9a08      	ldr	r2, [sp, #32]
 8009638:	1e73      	subs	r3, r6, #1
 800963a:	4413      	add	r3, r2
 800963c:	42bb      	cmp	r3, r7
 800963e:	d3e0      	bcc.n	8009602 <__gethex+0x21e>
 8009640:	4618      	mov	r0, r3
 8009642:	4652      	mov	r2, sl
 8009644:	9903      	ldr	r1, [sp, #12]
 8009646:	9309      	str	r3, [sp, #36]	; 0x24
 8009648:	f001 f910 	bl	800a86c <strncmp>
 800964c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800964e:	2800      	cmp	r0, #0
 8009650:	d1d7      	bne.n	8009602 <__gethex+0x21e>
 8009652:	461e      	mov	r6, r3
 8009654:	e78c      	b.n	8009570 <__gethex+0x18c>
 8009656:	f04f 0a03 	mov.w	sl, #3
 800965a:	e7b9      	b.n	80095d0 <__gethex+0x1ec>
 800965c:	da09      	bge.n	8009672 <__gethex+0x28e>
 800965e:	1bf7      	subs	r7, r6, r7
 8009660:	4621      	mov	r1, r4
 8009662:	463a      	mov	r2, r7
 8009664:	9802      	ldr	r0, [sp, #8]
 8009666:	f000 fc3f 	bl	8009ee8 <__lshift>
 800966a:	4604      	mov	r4, r0
 800966c:	1bed      	subs	r5, r5, r7
 800966e:	f100 0914 	add.w	r9, r0, #20
 8009672:	f04f 0a00 	mov.w	sl, #0
 8009676:	e7b0      	b.n	80095da <__gethex+0x1f6>
 8009678:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800967c:	42a8      	cmp	r0, r5
 800967e:	dd72      	ble.n	8009766 <__gethex+0x382>
 8009680:	1b45      	subs	r5, r0, r5
 8009682:	42ae      	cmp	r6, r5
 8009684:	dc35      	bgt.n	80096f2 <__gethex+0x30e>
 8009686:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800968a:	2b02      	cmp	r3, #2
 800968c:	d029      	beq.n	80096e2 <__gethex+0x2fe>
 800968e:	2b03      	cmp	r3, #3
 8009690:	d02b      	beq.n	80096ea <__gethex+0x306>
 8009692:	2b01      	cmp	r3, #1
 8009694:	d11c      	bne.n	80096d0 <__gethex+0x2ec>
 8009696:	42ae      	cmp	r6, r5
 8009698:	d11a      	bne.n	80096d0 <__gethex+0x2ec>
 800969a:	2e01      	cmp	r6, #1
 800969c:	d112      	bne.n	80096c4 <__gethex+0x2e0>
 800969e:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80096a2:	9a05      	ldr	r2, [sp, #20]
 80096a4:	2762      	movs	r7, #98	; 0x62
 80096a6:	6013      	str	r3, [r2, #0]
 80096a8:	2301      	movs	r3, #1
 80096aa:	6123      	str	r3, [r4, #16]
 80096ac:	f8c9 3000 	str.w	r3, [r9]
 80096b0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80096b2:	601c      	str	r4, [r3, #0]
 80096b4:	e728      	b.n	8009508 <__gethex+0x124>
 80096b6:	bf00      	nop
 80096b8:	0800bad0 	.word	0x0800bad0
 80096bc:	0800ba58 	.word	0x0800ba58
 80096c0:	0800ba69 	.word	0x0800ba69
 80096c4:	4620      	mov	r0, r4
 80096c6:	1e71      	subs	r1, r6, #1
 80096c8:	f000 fe4d 	bl	800a366 <__any_on>
 80096cc:	2800      	cmp	r0, #0
 80096ce:	d1e6      	bne.n	800969e <__gethex+0x2ba>
 80096d0:	4621      	mov	r1, r4
 80096d2:	9802      	ldr	r0, [sp, #8]
 80096d4:	f000 f9f0 	bl	8009ab8 <_Bfree>
 80096d8:	2300      	movs	r3, #0
 80096da:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80096dc:	2750      	movs	r7, #80	; 0x50
 80096de:	6013      	str	r3, [r2, #0]
 80096e0:	e712      	b.n	8009508 <__gethex+0x124>
 80096e2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80096e4:	2b00      	cmp	r3, #0
 80096e6:	d1f3      	bne.n	80096d0 <__gethex+0x2ec>
 80096e8:	e7d9      	b.n	800969e <__gethex+0x2ba>
 80096ea:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	d1d6      	bne.n	800969e <__gethex+0x2ba>
 80096f0:	e7ee      	b.n	80096d0 <__gethex+0x2ec>
 80096f2:	1e6f      	subs	r7, r5, #1
 80096f4:	f1ba 0f00 	cmp.w	sl, #0
 80096f8:	d132      	bne.n	8009760 <__gethex+0x37c>
 80096fa:	b127      	cbz	r7, 8009706 <__gethex+0x322>
 80096fc:	4639      	mov	r1, r7
 80096fe:	4620      	mov	r0, r4
 8009700:	f000 fe31 	bl	800a366 <__any_on>
 8009704:	4682      	mov	sl, r0
 8009706:	2101      	movs	r1, #1
 8009708:	117b      	asrs	r3, r7, #5
 800970a:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800970e:	f007 071f 	and.w	r7, r7, #31
 8009712:	fa01 f707 	lsl.w	r7, r1, r7
 8009716:	421f      	tst	r7, r3
 8009718:	f04f 0702 	mov.w	r7, #2
 800971c:	4629      	mov	r1, r5
 800971e:	4620      	mov	r0, r4
 8009720:	bf18      	it	ne
 8009722:	f04a 0a02 	orrne.w	sl, sl, #2
 8009726:	1b76      	subs	r6, r6, r5
 8009728:	f7ff fdf4 	bl	8009314 <rshift>
 800972c:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8009730:	f1ba 0f00 	cmp.w	sl, #0
 8009734:	d048      	beq.n	80097c8 <__gethex+0x3e4>
 8009736:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800973a:	2b02      	cmp	r3, #2
 800973c:	d015      	beq.n	800976a <__gethex+0x386>
 800973e:	2b03      	cmp	r3, #3
 8009740:	d017      	beq.n	8009772 <__gethex+0x38e>
 8009742:	2b01      	cmp	r3, #1
 8009744:	d109      	bne.n	800975a <__gethex+0x376>
 8009746:	f01a 0f02 	tst.w	sl, #2
 800974a:	d006      	beq.n	800975a <__gethex+0x376>
 800974c:	f8d9 0000 	ldr.w	r0, [r9]
 8009750:	ea4a 0a00 	orr.w	sl, sl, r0
 8009754:	f01a 0f01 	tst.w	sl, #1
 8009758:	d10e      	bne.n	8009778 <__gethex+0x394>
 800975a:	f047 0710 	orr.w	r7, r7, #16
 800975e:	e033      	b.n	80097c8 <__gethex+0x3e4>
 8009760:	f04f 0a01 	mov.w	sl, #1
 8009764:	e7cf      	b.n	8009706 <__gethex+0x322>
 8009766:	2701      	movs	r7, #1
 8009768:	e7e2      	b.n	8009730 <__gethex+0x34c>
 800976a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800976c:	f1c3 0301 	rsb	r3, r3, #1
 8009770:	9315      	str	r3, [sp, #84]	; 0x54
 8009772:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009774:	2b00      	cmp	r3, #0
 8009776:	d0f0      	beq.n	800975a <__gethex+0x376>
 8009778:	f04f 0c00 	mov.w	ip, #0
 800977c:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8009780:	f104 0314 	add.w	r3, r4, #20
 8009784:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8009788:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800978c:	4618      	mov	r0, r3
 800978e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009792:	f1b2 3fff 	cmp.w	r2, #4294967295
 8009796:	d01c      	beq.n	80097d2 <__gethex+0x3ee>
 8009798:	3201      	adds	r2, #1
 800979a:	6002      	str	r2, [r0, #0]
 800979c:	2f02      	cmp	r7, #2
 800979e:	f104 0314 	add.w	r3, r4, #20
 80097a2:	d13d      	bne.n	8009820 <__gethex+0x43c>
 80097a4:	f8d8 2000 	ldr.w	r2, [r8]
 80097a8:	3a01      	subs	r2, #1
 80097aa:	42b2      	cmp	r2, r6
 80097ac:	d10a      	bne.n	80097c4 <__gethex+0x3e0>
 80097ae:	2201      	movs	r2, #1
 80097b0:	1171      	asrs	r1, r6, #5
 80097b2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80097b6:	f006 061f 	and.w	r6, r6, #31
 80097ba:	fa02 f606 	lsl.w	r6, r2, r6
 80097be:	421e      	tst	r6, r3
 80097c0:	bf18      	it	ne
 80097c2:	4617      	movne	r7, r2
 80097c4:	f047 0720 	orr.w	r7, r7, #32
 80097c8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80097ca:	601c      	str	r4, [r3, #0]
 80097cc:	9b05      	ldr	r3, [sp, #20]
 80097ce:	601d      	str	r5, [r3, #0]
 80097d0:	e69a      	b.n	8009508 <__gethex+0x124>
 80097d2:	4299      	cmp	r1, r3
 80097d4:	f843 cc04 	str.w	ip, [r3, #-4]
 80097d8:	d8d8      	bhi.n	800978c <__gethex+0x3a8>
 80097da:	68a3      	ldr	r3, [r4, #8]
 80097dc:	459b      	cmp	fp, r3
 80097de:	db17      	blt.n	8009810 <__gethex+0x42c>
 80097e0:	6861      	ldr	r1, [r4, #4]
 80097e2:	9802      	ldr	r0, [sp, #8]
 80097e4:	3101      	adds	r1, #1
 80097e6:	f000 f927 	bl	8009a38 <_Balloc>
 80097ea:	4681      	mov	r9, r0
 80097ec:	b918      	cbnz	r0, 80097f6 <__gethex+0x412>
 80097ee:	4602      	mov	r2, r0
 80097f0:	2184      	movs	r1, #132	; 0x84
 80097f2:	4b19      	ldr	r3, [pc, #100]	; (8009858 <__gethex+0x474>)
 80097f4:	e6ab      	b.n	800954e <__gethex+0x16a>
 80097f6:	6922      	ldr	r2, [r4, #16]
 80097f8:	f104 010c 	add.w	r1, r4, #12
 80097fc:	3202      	adds	r2, #2
 80097fe:	0092      	lsls	r2, r2, #2
 8009800:	300c      	adds	r0, #12
 8009802:	f7fd f9d5 	bl	8006bb0 <memcpy>
 8009806:	4621      	mov	r1, r4
 8009808:	9802      	ldr	r0, [sp, #8]
 800980a:	f000 f955 	bl	8009ab8 <_Bfree>
 800980e:	464c      	mov	r4, r9
 8009810:	6923      	ldr	r3, [r4, #16]
 8009812:	1c5a      	adds	r2, r3, #1
 8009814:	6122      	str	r2, [r4, #16]
 8009816:	2201      	movs	r2, #1
 8009818:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800981c:	615a      	str	r2, [r3, #20]
 800981e:	e7bd      	b.n	800979c <__gethex+0x3b8>
 8009820:	6922      	ldr	r2, [r4, #16]
 8009822:	455a      	cmp	r2, fp
 8009824:	dd0b      	ble.n	800983e <__gethex+0x45a>
 8009826:	2101      	movs	r1, #1
 8009828:	4620      	mov	r0, r4
 800982a:	f7ff fd73 	bl	8009314 <rshift>
 800982e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009832:	3501      	adds	r5, #1
 8009834:	42ab      	cmp	r3, r5
 8009836:	f6ff aed4 	blt.w	80095e2 <__gethex+0x1fe>
 800983a:	2701      	movs	r7, #1
 800983c:	e7c2      	b.n	80097c4 <__gethex+0x3e0>
 800983e:	f016 061f 	ands.w	r6, r6, #31
 8009842:	d0fa      	beq.n	800983a <__gethex+0x456>
 8009844:	4453      	add	r3, sl
 8009846:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800984a:	f000 f9e7 	bl	8009c1c <__hi0bits>
 800984e:	f1c6 0620 	rsb	r6, r6, #32
 8009852:	42b0      	cmp	r0, r6
 8009854:	dbe7      	blt.n	8009826 <__gethex+0x442>
 8009856:	e7f0      	b.n	800983a <__gethex+0x456>
 8009858:	0800ba58 	.word	0x0800ba58

0800985c <L_shift>:
 800985c:	f1c2 0208 	rsb	r2, r2, #8
 8009860:	0092      	lsls	r2, r2, #2
 8009862:	b570      	push	{r4, r5, r6, lr}
 8009864:	f1c2 0620 	rsb	r6, r2, #32
 8009868:	6843      	ldr	r3, [r0, #4]
 800986a:	6804      	ldr	r4, [r0, #0]
 800986c:	fa03 f506 	lsl.w	r5, r3, r6
 8009870:	432c      	orrs	r4, r5
 8009872:	40d3      	lsrs	r3, r2
 8009874:	6004      	str	r4, [r0, #0]
 8009876:	f840 3f04 	str.w	r3, [r0, #4]!
 800987a:	4288      	cmp	r0, r1
 800987c:	d3f4      	bcc.n	8009868 <L_shift+0xc>
 800987e:	bd70      	pop	{r4, r5, r6, pc}

08009880 <__match>:
 8009880:	b530      	push	{r4, r5, lr}
 8009882:	6803      	ldr	r3, [r0, #0]
 8009884:	3301      	adds	r3, #1
 8009886:	f811 4b01 	ldrb.w	r4, [r1], #1
 800988a:	b914      	cbnz	r4, 8009892 <__match+0x12>
 800988c:	6003      	str	r3, [r0, #0]
 800988e:	2001      	movs	r0, #1
 8009890:	bd30      	pop	{r4, r5, pc}
 8009892:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009896:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800989a:	2d19      	cmp	r5, #25
 800989c:	bf98      	it	ls
 800989e:	3220      	addls	r2, #32
 80098a0:	42a2      	cmp	r2, r4
 80098a2:	d0f0      	beq.n	8009886 <__match+0x6>
 80098a4:	2000      	movs	r0, #0
 80098a6:	e7f3      	b.n	8009890 <__match+0x10>

080098a8 <__hexnan>:
 80098a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80098ac:	2500      	movs	r5, #0
 80098ae:	680b      	ldr	r3, [r1, #0]
 80098b0:	4682      	mov	sl, r0
 80098b2:	115e      	asrs	r6, r3, #5
 80098b4:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80098b8:	f013 031f 	ands.w	r3, r3, #31
 80098bc:	bf18      	it	ne
 80098be:	3604      	addne	r6, #4
 80098c0:	1f37      	subs	r7, r6, #4
 80098c2:	46b9      	mov	r9, r7
 80098c4:	463c      	mov	r4, r7
 80098c6:	46ab      	mov	fp, r5
 80098c8:	b087      	sub	sp, #28
 80098ca:	4690      	mov	r8, r2
 80098cc:	6802      	ldr	r2, [r0, #0]
 80098ce:	9301      	str	r3, [sp, #4]
 80098d0:	f846 5c04 	str.w	r5, [r6, #-4]
 80098d4:	9502      	str	r5, [sp, #8]
 80098d6:	7851      	ldrb	r1, [r2, #1]
 80098d8:	1c53      	adds	r3, r2, #1
 80098da:	9303      	str	r3, [sp, #12]
 80098dc:	b341      	cbz	r1, 8009930 <__hexnan+0x88>
 80098de:	4608      	mov	r0, r1
 80098e0:	9205      	str	r2, [sp, #20]
 80098e2:	9104      	str	r1, [sp, #16]
 80098e4:	f7ff fd69 	bl	80093ba <__hexdig_fun>
 80098e8:	2800      	cmp	r0, #0
 80098ea:	d14f      	bne.n	800998c <__hexnan+0xe4>
 80098ec:	9904      	ldr	r1, [sp, #16]
 80098ee:	9a05      	ldr	r2, [sp, #20]
 80098f0:	2920      	cmp	r1, #32
 80098f2:	d818      	bhi.n	8009926 <__hexnan+0x7e>
 80098f4:	9b02      	ldr	r3, [sp, #8]
 80098f6:	459b      	cmp	fp, r3
 80098f8:	dd13      	ble.n	8009922 <__hexnan+0x7a>
 80098fa:	454c      	cmp	r4, r9
 80098fc:	d206      	bcs.n	800990c <__hexnan+0x64>
 80098fe:	2d07      	cmp	r5, #7
 8009900:	dc04      	bgt.n	800990c <__hexnan+0x64>
 8009902:	462a      	mov	r2, r5
 8009904:	4649      	mov	r1, r9
 8009906:	4620      	mov	r0, r4
 8009908:	f7ff ffa8 	bl	800985c <L_shift>
 800990c:	4544      	cmp	r4, r8
 800990e:	d950      	bls.n	80099b2 <__hexnan+0x10a>
 8009910:	2300      	movs	r3, #0
 8009912:	f1a4 0904 	sub.w	r9, r4, #4
 8009916:	f844 3c04 	str.w	r3, [r4, #-4]
 800991a:	461d      	mov	r5, r3
 800991c:	464c      	mov	r4, r9
 800991e:	f8cd b008 	str.w	fp, [sp, #8]
 8009922:	9a03      	ldr	r2, [sp, #12]
 8009924:	e7d7      	b.n	80098d6 <__hexnan+0x2e>
 8009926:	2929      	cmp	r1, #41	; 0x29
 8009928:	d156      	bne.n	80099d8 <__hexnan+0x130>
 800992a:	3202      	adds	r2, #2
 800992c:	f8ca 2000 	str.w	r2, [sl]
 8009930:	f1bb 0f00 	cmp.w	fp, #0
 8009934:	d050      	beq.n	80099d8 <__hexnan+0x130>
 8009936:	454c      	cmp	r4, r9
 8009938:	d206      	bcs.n	8009948 <__hexnan+0xa0>
 800993a:	2d07      	cmp	r5, #7
 800993c:	dc04      	bgt.n	8009948 <__hexnan+0xa0>
 800993e:	462a      	mov	r2, r5
 8009940:	4649      	mov	r1, r9
 8009942:	4620      	mov	r0, r4
 8009944:	f7ff ff8a 	bl	800985c <L_shift>
 8009948:	4544      	cmp	r4, r8
 800994a:	d934      	bls.n	80099b6 <__hexnan+0x10e>
 800994c:	4623      	mov	r3, r4
 800994e:	f1a8 0204 	sub.w	r2, r8, #4
 8009952:	f853 1b04 	ldr.w	r1, [r3], #4
 8009956:	429f      	cmp	r7, r3
 8009958:	f842 1f04 	str.w	r1, [r2, #4]!
 800995c:	d2f9      	bcs.n	8009952 <__hexnan+0xaa>
 800995e:	1b3b      	subs	r3, r7, r4
 8009960:	f023 0303 	bic.w	r3, r3, #3
 8009964:	3304      	adds	r3, #4
 8009966:	3401      	adds	r4, #1
 8009968:	3e03      	subs	r6, #3
 800996a:	42b4      	cmp	r4, r6
 800996c:	bf88      	it	hi
 800996e:	2304      	movhi	r3, #4
 8009970:	2200      	movs	r2, #0
 8009972:	4443      	add	r3, r8
 8009974:	f843 2b04 	str.w	r2, [r3], #4
 8009978:	429f      	cmp	r7, r3
 800997a:	d2fb      	bcs.n	8009974 <__hexnan+0xcc>
 800997c:	683b      	ldr	r3, [r7, #0]
 800997e:	b91b      	cbnz	r3, 8009988 <__hexnan+0xe0>
 8009980:	4547      	cmp	r7, r8
 8009982:	d127      	bne.n	80099d4 <__hexnan+0x12c>
 8009984:	2301      	movs	r3, #1
 8009986:	603b      	str	r3, [r7, #0]
 8009988:	2005      	movs	r0, #5
 800998a:	e026      	b.n	80099da <__hexnan+0x132>
 800998c:	3501      	adds	r5, #1
 800998e:	2d08      	cmp	r5, #8
 8009990:	f10b 0b01 	add.w	fp, fp, #1
 8009994:	dd06      	ble.n	80099a4 <__hexnan+0xfc>
 8009996:	4544      	cmp	r4, r8
 8009998:	d9c3      	bls.n	8009922 <__hexnan+0x7a>
 800999a:	2300      	movs	r3, #0
 800999c:	2501      	movs	r5, #1
 800999e:	f844 3c04 	str.w	r3, [r4, #-4]
 80099a2:	3c04      	subs	r4, #4
 80099a4:	6822      	ldr	r2, [r4, #0]
 80099a6:	f000 000f 	and.w	r0, r0, #15
 80099aa:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 80099ae:	6022      	str	r2, [r4, #0]
 80099b0:	e7b7      	b.n	8009922 <__hexnan+0x7a>
 80099b2:	2508      	movs	r5, #8
 80099b4:	e7b5      	b.n	8009922 <__hexnan+0x7a>
 80099b6:	9b01      	ldr	r3, [sp, #4]
 80099b8:	2b00      	cmp	r3, #0
 80099ba:	d0df      	beq.n	800997c <__hexnan+0xd4>
 80099bc:	f04f 32ff 	mov.w	r2, #4294967295
 80099c0:	f1c3 0320 	rsb	r3, r3, #32
 80099c4:	fa22 f303 	lsr.w	r3, r2, r3
 80099c8:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80099cc:	401a      	ands	r2, r3
 80099ce:	f846 2c04 	str.w	r2, [r6, #-4]
 80099d2:	e7d3      	b.n	800997c <__hexnan+0xd4>
 80099d4:	3f04      	subs	r7, #4
 80099d6:	e7d1      	b.n	800997c <__hexnan+0xd4>
 80099d8:	2004      	movs	r0, #4
 80099da:	b007      	add	sp, #28
 80099dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080099e0 <_localeconv_r>:
 80099e0:	4800      	ldr	r0, [pc, #0]	; (80099e4 <_localeconv_r+0x4>)
 80099e2:	4770      	bx	lr
 80099e4:	200001e8 	.word	0x200001e8

080099e8 <malloc>:
 80099e8:	4b02      	ldr	r3, [pc, #8]	; (80099f4 <malloc+0xc>)
 80099ea:	4601      	mov	r1, r0
 80099ec:	6818      	ldr	r0, [r3, #0]
 80099ee:	f000 bd57 	b.w	800a4a0 <_malloc_r>
 80099f2:	bf00      	nop
 80099f4:	20000090 	.word	0x20000090

080099f8 <__ascii_mbtowc>:
 80099f8:	b082      	sub	sp, #8
 80099fa:	b901      	cbnz	r1, 80099fe <__ascii_mbtowc+0x6>
 80099fc:	a901      	add	r1, sp, #4
 80099fe:	b142      	cbz	r2, 8009a12 <__ascii_mbtowc+0x1a>
 8009a00:	b14b      	cbz	r3, 8009a16 <__ascii_mbtowc+0x1e>
 8009a02:	7813      	ldrb	r3, [r2, #0]
 8009a04:	600b      	str	r3, [r1, #0]
 8009a06:	7812      	ldrb	r2, [r2, #0]
 8009a08:	1e10      	subs	r0, r2, #0
 8009a0a:	bf18      	it	ne
 8009a0c:	2001      	movne	r0, #1
 8009a0e:	b002      	add	sp, #8
 8009a10:	4770      	bx	lr
 8009a12:	4610      	mov	r0, r2
 8009a14:	e7fb      	b.n	8009a0e <__ascii_mbtowc+0x16>
 8009a16:	f06f 0001 	mvn.w	r0, #1
 8009a1a:	e7f8      	b.n	8009a0e <__ascii_mbtowc+0x16>

08009a1c <memchr>:
 8009a1c:	4603      	mov	r3, r0
 8009a1e:	b510      	push	{r4, lr}
 8009a20:	b2c9      	uxtb	r1, r1
 8009a22:	4402      	add	r2, r0
 8009a24:	4293      	cmp	r3, r2
 8009a26:	4618      	mov	r0, r3
 8009a28:	d101      	bne.n	8009a2e <memchr+0x12>
 8009a2a:	2000      	movs	r0, #0
 8009a2c:	e003      	b.n	8009a36 <memchr+0x1a>
 8009a2e:	7804      	ldrb	r4, [r0, #0]
 8009a30:	3301      	adds	r3, #1
 8009a32:	428c      	cmp	r4, r1
 8009a34:	d1f6      	bne.n	8009a24 <memchr+0x8>
 8009a36:	bd10      	pop	{r4, pc}

08009a38 <_Balloc>:
 8009a38:	b570      	push	{r4, r5, r6, lr}
 8009a3a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009a3c:	4604      	mov	r4, r0
 8009a3e:	460d      	mov	r5, r1
 8009a40:	b976      	cbnz	r6, 8009a60 <_Balloc+0x28>
 8009a42:	2010      	movs	r0, #16
 8009a44:	f7ff ffd0 	bl	80099e8 <malloc>
 8009a48:	4602      	mov	r2, r0
 8009a4a:	6260      	str	r0, [r4, #36]	; 0x24
 8009a4c:	b920      	cbnz	r0, 8009a58 <_Balloc+0x20>
 8009a4e:	2166      	movs	r1, #102	; 0x66
 8009a50:	4b17      	ldr	r3, [pc, #92]	; (8009ab0 <_Balloc+0x78>)
 8009a52:	4818      	ldr	r0, [pc, #96]	; (8009ab4 <_Balloc+0x7c>)
 8009a54:	f000 ff2c 	bl	800a8b0 <__assert_func>
 8009a58:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009a5c:	6006      	str	r6, [r0, #0]
 8009a5e:	60c6      	str	r6, [r0, #12]
 8009a60:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8009a62:	68f3      	ldr	r3, [r6, #12]
 8009a64:	b183      	cbz	r3, 8009a88 <_Balloc+0x50>
 8009a66:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009a68:	68db      	ldr	r3, [r3, #12]
 8009a6a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009a6e:	b9b8      	cbnz	r0, 8009aa0 <_Balloc+0x68>
 8009a70:	2101      	movs	r1, #1
 8009a72:	fa01 f605 	lsl.w	r6, r1, r5
 8009a76:	1d72      	adds	r2, r6, #5
 8009a78:	4620      	mov	r0, r4
 8009a7a:	0092      	lsls	r2, r2, #2
 8009a7c:	f000 fc94 	bl	800a3a8 <_calloc_r>
 8009a80:	b160      	cbz	r0, 8009a9c <_Balloc+0x64>
 8009a82:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009a86:	e00e      	b.n	8009aa6 <_Balloc+0x6e>
 8009a88:	2221      	movs	r2, #33	; 0x21
 8009a8a:	2104      	movs	r1, #4
 8009a8c:	4620      	mov	r0, r4
 8009a8e:	f000 fc8b 	bl	800a3a8 <_calloc_r>
 8009a92:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009a94:	60f0      	str	r0, [r6, #12]
 8009a96:	68db      	ldr	r3, [r3, #12]
 8009a98:	2b00      	cmp	r3, #0
 8009a9a:	d1e4      	bne.n	8009a66 <_Balloc+0x2e>
 8009a9c:	2000      	movs	r0, #0
 8009a9e:	bd70      	pop	{r4, r5, r6, pc}
 8009aa0:	6802      	ldr	r2, [r0, #0]
 8009aa2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009aa6:	2300      	movs	r3, #0
 8009aa8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009aac:	e7f7      	b.n	8009a9e <_Balloc+0x66>
 8009aae:	bf00      	nop
 8009ab0:	0800b9e6 	.word	0x0800b9e6
 8009ab4:	0800bae4 	.word	0x0800bae4

08009ab8 <_Bfree>:
 8009ab8:	b570      	push	{r4, r5, r6, lr}
 8009aba:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009abc:	4605      	mov	r5, r0
 8009abe:	460c      	mov	r4, r1
 8009ac0:	b976      	cbnz	r6, 8009ae0 <_Bfree+0x28>
 8009ac2:	2010      	movs	r0, #16
 8009ac4:	f7ff ff90 	bl	80099e8 <malloc>
 8009ac8:	4602      	mov	r2, r0
 8009aca:	6268      	str	r0, [r5, #36]	; 0x24
 8009acc:	b920      	cbnz	r0, 8009ad8 <_Bfree+0x20>
 8009ace:	218a      	movs	r1, #138	; 0x8a
 8009ad0:	4b08      	ldr	r3, [pc, #32]	; (8009af4 <_Bfree+0x3c>)
 8009ad2:	4809      	ldr	r0, [pc, #36]	; (8009af8 <_Bfree+0x40>)
 8009ad4:	f000 feec 	bl	800a8b0 <__assert_func>
 8009ad8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009adc:	6006      	str	r6, [r0, #0]
 8009ade:	60c6      	str	r6, [r0, #12]
 8009ae0:	b13c      	cbz	r4, 8009af2 <_Bfree+0x3a>
 8009ae2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009ae4:	6862      	ldr	r2, [r4, #4]
 8009ae6:	68db      	ldr	r3, [r3, #12]
 8009ae8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009aec:	6021      	str	r1, [r4, #0]
 8009aee:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009af2:	bd70      	pop	{r4, r5, r6, pc}
 8009af4:	0800b9e6 	.word	0x0800b9e6
 8009af8:	0800bae4 	.word	0x0800bae4

08009afc <__multadd>:
 8009afc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009b00:	4607      	mov	r7, r0
 8009b02:	460c      	mov	r4, r1
 8009b04:	461e      	mov	r6, r3
 8009b06:	2000      	movs	r0, #0
 8009b08:	690d      	ldr	r5, [r1, #16]
 8009b0a:	f101 0c14 	add.w	ip, r1, #20
 8009b0e:	f8dc 3000 	ldr.w	r3, [ip]
 8009b12:	3001      	adds	r0, #1
 8009b14:	b299      	uxth	r1, r3
 8009b16:	fb02 6101 	mla	r1, r2, r1, r6
 8009b1a:	0c1e      	lsrs	r6, r3, #16
 8009b1c:	0c0b      	lsrs	r3, r1, #16
 8009b1e:	fb02 3306 	mla	r3, r2, r6, r3
 8009b22:	b289      	uxth	r1, r1
 8009b24:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009b28:	4285      	cmp	r5, r0
 8009b2a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009b2e:	f84c 1b04 	str.w	r1, [ip], #4
 8009b32:	dcec      	bgt.n	8009b0e <__multadd+0x12>
 8009b34:	b30e      	cbz	r6, 8009b7a <__multadd+0x7e>
 8009b36:	68a3      	ldr	r3, [r4, #8]
 8009b38:	42ab      	cmp	r3, r5
 8009b3a:	dc19      	bgt.n	8009b70 <__multadd+0x74>
 8009b3c:	6861      	ldr	r1, [r4, #4]
 8009b3e:	4638      	mov	r0, r7
 8009b40:	3101      	adds	r1, #1
 8009b42:	f7ff ff79 	bl	8009a38 <_Balloc>
 8009b46:	4680      	mov	r8, r0
 8009b48:	b928      	cbnz	r0, 8009b56 <__multadd+0x5a>
 8009b4a:	4602      	mov	r2, r0
 8009b4c:	21b5      	movs	r1, #181	; 0xb5
 8009b4e:	4b0c      	ldr	r3, [pc, #48]	; (8009b80 <__multadd+0x84>)
 8009b50:	480c      	ldr	r0, [pc, #48]	; (8009b84 <__multadd+0x88>)
 8009b52:	f000 fead 	bl	800a8b0 <__assert_func>
 8009b56:	6922      	ldr	r2, [r4, #16]
 8009b58:	f104 010c 	add.w	r1, r4, #12
 8009b5c:	3202      	adds	r2, #2
 8009b5e:	0092      	lsls	r2, r2, #2
 8009b60:	300c      	adds	r0, #12
 8009b62:	f7fd f825 	bl	8006bb0 <memcpy>
 8009b66:	4621      	mov	r1, r4
 8009b68:	4638      	mov	r0, r7
 8009b6a:	f7ff ffa5 	bl	8009ab8 <_Bfree>
 8009b6e:	4644      	mov	r4, r8
 8009b70:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009b74:	3501      	adds	r5, #1
 8009b76:	615e      	str	r6, [r3, #20]
 8009b78:	6125      	str	r5, [r4, #16]
 8009b7a:	4620      	mov	r0, r4
 8009b7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009b80:	0800ba58 	.word	0x0800ba58
 8009b84:	0800bae4 	.word	0x0800bae4

08009b88 <__s2b>:
 8009b88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009b8c:	4615      	mov	r5, r2
 8009b8e:	2209      	movs	r2, #9
 8009b90:	461f      	mov	r7, r3
 8009b92:	3308      	adds	r3, #8
 8009b94:	460c      	mov	r4, r1
 8009b96:	fb93 f3f2 	sdiv	r3, r3, r2
 8009b9a:	4606      	mov	r6, r0
 8009b9c:	2201      	movs	r2, #1
 8009b9e:	2100      	movs	r1, #0
 8009ba0:	429a      	cmp	r2, r3
 8009ba2:	db09      	blt.n	8009bb8 <__s2b+0x30>
 8009ba4:	4630      	mov	r0, r6
 8009ba6:	f7ff ff47 	bl	8009a38 <_Balloc>
 8009baa:	b940      	cbnz	r0, 8009bbe <__s2b+0x36>
 8009bac:	4602      	mov	r2, r0
 8009bae:	21ce      	movs	r1, #206	; 0xce
 8009bb0:	4b18      	ldr	r3, [pc, #96]	; (8009c14 <__s2b+0x8c>)
 8009bb2:	4819      	ldr	r0, [pc, #100]	; (8009c18 <__s2b+0x90>)
 8009bb4:	f000 fe7c 	bl	800a8b0 <__assert_func>
 8009bb8:	0052      	lsls	r2, r2, #1
 8009bba:	3101      	adds	r1, #1
 8009bbc:	e7f0      	b.n	8009ba0 <__s2b+0x18>
 8009bbe:	9b08      	ldr	r3, [sp, #32]
 8009bc0:	2d09      	cmp	r5, #9
 8009bc2:	6143      	str	r3, [r0, #20]
 8009bc4:	f04f 0301 	mov.w	r3, #1
 8009bc8:	6103      	str	r3, [r0, #16]
 8009bca:	dd16      	ble.n	8009bfa <__s2b+0x72>
 8009bcc:	f104 0909 	add.w	r9, r4, #9
 8009bd0:	46c8      	mov	r8, r9
 8009bd2:	442c      	add	r4, r5
 8009bd4:	f818 3b01 	ldrb.w	r3, [r8], #1
 8009bd8:	4601      	mov	r1, r0
 8009bda:	220a      	movs	r2, #10
 8009bdc:	4630      	mov	r0, r6
 8009bde:	3b30      	subs	r3, #48	; 0x30
 8009be0:	f7ff ff8c 	bl	8009afc <__multadd>
 8009be4:	45a0      	cmp	r8, r4
 8009be6:	d1f5      	bne.n	8009bd4 <__s2b+0x4c>
 8009be8:	f1a5 0408 	sub.w	r4, r5, #8
 8009bec:	444c      	add	r4, r9
 8009bee:	1b2d      	subs	r5, r5, r4
 8009bf0:	1963      	adds	r3, r4, r5
 8009bf2:	42bb      	cmp	r3, r7
 8009bf4:	db04      	blt.n	8009c00 <__s2b+0x78>
 8009bf6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009bfa:	2509      	movs	r5, #9
 8009bfc:	340a      	adds	r4, #10
 8009bfe:	e7f6      	b.n	8009bee <__s2b+0x66>
 8009c00:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009c04:	4601      	mov	r1, r0
 8009c06:	220a      	movs	r2, #10
 8009c08:	4630      	mov	r0, r6
 8009c0a:	3b30      	subs	r3, #48	; 0x30
 8009c0c:	f7ff ff76 	bl	8009afc <__multadd>
 8009c10:	e7ee      	b.n	8009bf0 <__s2b+0x68>
 8009c12:	bf00      	nop
 8009c14:	0800ba58 	.word	0x0800ba58
 8009c18:	0800bae4 	.word	0x0800bae4

08009c1c <__hi0bits>:
 8009c1c:	0c02      	lsrs	r2, r0, #16
 8009c1e:	0412      	lsls	r2, r2, #16
 8009c20:	4603      	mov	r3, r0
 8009c22:	b9ca      	cbnz	r2, 8009c58 <__hi0bits+0x3c>
 8009c24:	0403      	lsls	r3, r0, #16
 8009c26:	2010      	movs	r0, #16
 8009c28:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8009c2c:	bf04      	itt	eq
 8009c2e:	021b      	lsleq	r3, r3, #8
 8009c30:	3008      	addeq	r0, #8
 8009c32:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8009c36:	bf04      	itt	eq
 8009c38:	011b      	lsleq	r3, r3, #4
 8009c3a:	3004      	addeq	r0, #4
 8009c3c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8009c40:	bf04      	itt	eq
 8009c42:	009b      	lsleq	r3, r3, #2
 8009c44:	3002      	addeq	r0, #2
 8009c46:	2b00      	cmp	r3, #0
 8009c48:	db05      	blt.n	8009c56 <__hi0bits+0x3a>
 8009c4a:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8009c4e:	f100 0001 	add.w	r0, r0, #1
 8009c52:	bf08      	it	eq
 8009c54:	2020      	moveq	r0, #32
 8009c56:	4770      	bx	lr
 8009c58:	2000      	movs	r0, #0
 8009c5a:	e7e5      	b.n	8009c28 <__hi0bits+0xc>

08009c5c <__lo0bits>:
 8009c5c:	6803      	ldr	r3, [r0, #0]
 8009c5e:	4602      	mov	r2, r0
 8009c60:	f013 0007 	ands.w	r0, r3, #7
 8009c64:	d00b      	beq.n	8009c7e <__lo0bits+0x22>
 8009c66:	07d9      	lsls	r1, r3, #31
 8009c68:	d421      	bmi.n	8009cae <__lo0bits+0x52>
 8009c6a:	0798      	lsls	r0, r3, #30
 8009c6c:	bf49      	itett	mi
 8009c6e:	085b      	lsrmi	r3, r3, #1
 8009c70:	089b      	lsrpl	r3, r3, #2
 8009c72:	2001      	movmi	r0, #1
 8009c74:	6013      	strmi	r3, [r2, #0]
 8009c76:	bf5c      	itt	pl
 8009c78:	2002      	movpl	r0, #2
 8009c7a:	6013      	strpl	r3, [r2, #0]
 8009c7c:	4770      	bx	lr
 8009c7e:	b299      	uxth	r1, r3
 8009c80:	b909      	cbnz	r1, 8009c86 <__lo0bits+0x2a>
 8009c82:	2010      	movs	r0, #16
 8009c84:	0c1b      	lsrs	r3, r3, #16
 8009c86:	b2d9      	uxtb	r1, r3
 8009c88:	b909      	cbnz	r1, 8009c8e <__lo0bits+0x32>
 8009c8a:	3008      	adds	r0, #8
 8009c8c:	0a1b      	lsrs	r3, r3, #8
 8009c8e:	0719      	lsls	r1, r3, #28
 8009c90:	bf04      	itt	eq
 8009c92:	091b      	lsreq	r3, r3, #4
 8009c94:	3004      	addeq	r0, #4
 8009c96:	0799      	lsls	r1, r3, #30
 8009c98:	bf04      	itt	eq
 8009c9a:	089b      	lsreq	r3, r3, #2
 8009c9c:	3002      	addeq	r0, #2
 8009c9e:	07d9      	lsls	r1, r3, #31
 8009ca0:	d403      	bmi.n	8009caa <__lo0bits+0x4e>
 8009ca2:	085b      	lsrs	r3, r3, #1
 8009ca4:	f100 0001 	add.w	r0, r0, #1
 8009ca8:	d003      	beq.n	8009cb2 <__lo0bits+0x56>
 8009caa:	6013      	str	r3, [r2, #0]
 8009cac:	4770      	bx	lr
 8009cae:	2000      	movs	r0, #0
 8009cb0:	4770      	bx	lr
 8009cb2:	2020      	movs	r0, #32
 8009cb4:	4770      	bx	lr
	...

08009cb8 <__i2b>:
 8009cb8:	b510      	push	{r4, lr}
 8009cba:	460c      	mov	r4, r1
 8009cbc:	2101      	movs	r1, #1
 8009cbe:	f7ff febb 	bl	8009a38 <_Balloc>
 8009cc2:	4602      	mov	r2, r0
 8009cc4:	b928      	cbnz	r0, 8009cd2 <__i2b+0x1a>
 8009cc6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8009cca:	4b04      	ldr	r3, [pc, #16]	; (8009cdc <__i2b+0x24>)
 8009ccc:	4804      	ldr	r0, [pc, #16]	; (8009ce0 <__i2b+0x28>)
 8009cce:	f000 fdef 	bl	800a8b0 <__assert_func>
 8009cd2:	2301      	movs	r3, #1
 8009cd4:	6144      	str	r4, [r0, #20]
 8009cd6:	6103      	str	r3, [r0, #16]
 8009cd8:	bd10      	pop	{r4, pc}
 8009cda:	bf00      	nop
 8009cdc:	0800ba58 	.word	0x0800ba58
 8009ce0:	0800bae4 	.word	0x0800bae4

08009ce4 <__multiply>:
 8009ce4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ce8:	4691      	mov	r9, r2
 8009cea:	690a      	ldr	r2, [r1, #16]
 8009cec:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009cf0:	460c      	mov	r4, r1
 8009cf2:	429a      	cmp	r2, r3
 8009cf4:	bfbe      	ittt	lt
 8009cf6:	460b      	movlt	r3, r1
 8009cf8:	464c      	movlt	r4, r9
 8009cfa:	4699      	movlt	r9, r3
 8009cfc:	6927      	ldr	r7, [r4, #16]
 8009cfe:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009d02:	68a3      	ldr	r3, [r4, #8]
 8009d04:	6861      	ldr	r1, [r4, #4]
 8009d06:	eb07 060a 	add.w	r6, r7, sl
 8009d0a:	42b3      	cmp	r3, r6
 8009d0c:	b085      	sub	sp, #20
 8009d0e:	bfb8      	it	lt
 8009d10:	3101      	addlt	r1, #1
 8009d12:	f7ff fe91 	bl	8009a38 <_Balloc>
 8009d16:	b930      	cbnz	r0, 8009d26 <__multiply+0x42>
 8009d18:	4602      	mov	r2, r0
 8009d1a:	f240 115d 	movw	r1, #349	; 0x15d
 8009d1e:	4b43      	ldr	r3, [pc, #268]	; (8009e2c <__multiply+0x148>)
 8009d20:	4843      	ldr	r0, [pc, #268]	; (8009e30 <__multiply+0x14c>)
 8009d22:	f000 fdc5 	bl	800a8b0 <__assert_func>
 8009d26:	f100 0514 	add.w	r5, r0, #20
 8009d2a:	462b      	mov	r3, r5
 8009d2c:	2200      	movs	r2, #0
 8009d2e:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009d32:	4543      	cmp	r3, r8
 8009d34:	d321      	bcc.n	8009d7a <__multiply+0x96>
 8009d36:	f104 0314 	add.w	r3, r4, #20
 8009d3a:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8009d3e:	f109 0314 	add.w	r3, r9, #20
 8009d42:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8009d46:	9202      	str	r2, [sp, #8]
 8009d48:	1b3a      	subs	r2, r7, r4
 8009d4a:	3a15      	subs	r2, #21
 8009d4c:	f022 0203 	bic.w	r2, r2, #3
 8009d50:	3204      	adds	r2, #4
 8009d52:	f104 0115 	add.w	r1, r4, #21
 8009d56:	428f      	cmp	r7, r1
 8009d58:	bf38      	it	cc
 8009d5a:	2204      	movcc	r2, #4
 8009d5c:	9201      	str	r2, [sp, #4]
 8009d5e:	9a02      	ldr	r2, [sp, #8]
 8009d60:	9303      	str	r3, [sp, #12]
 8009d62:	429a      	cmp	r2, r3
 8009d64:	d80c      	bhi.n	8009d80 <__multiply+0x9c>
 8009d66:	2e00      	cmp	r6, #0
 8009d68:	dd03      	ble.n	8009d72 <__multiply+0x8e>
 8009d6a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009d6e:	2b00      	cmp	r3, #0
 8009d70:	d059      	beq.n	8009e26 <__multiply+0x142>
 8009d72:	6106      	str	r6, [r0, #16]
 8009d74:	b005      	add	sp, #20
 8009d76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d7a:	f843 2b04 	str.w	r2, [r3], #4
 8009d7e:	e7d8      	b.n	8009d32 <__multiply+0x4e>
 8009d80:	f8b3 a000 	ldrh.w	sl, [r3]
 8009d84:	f1ba 0f00 	cmp.w	sl, #0
 8009d88:	d023      	beq.n	8009dd2 <__multiply+0xee>
 8009d8a:	46a9      	mov	r9, r5
 8009d8c:	f04f 0c00 	mov.w	ip, #0
 8009d90:	f104 0e14 	add.w	lr, r4, #20
 8009d94:	f85e 2b04 	ldr.w	r2, [lr], #4
 8009d98:	f8d9 1000 	ldr.w	r1, [r9]
 8009d9c:	fa1f fb82 	uxth.w	fp, r2
 8009da0:	b289      	uxth	r1, r1
 8009da2:	fb0a 110b 	mla	r1, sl, fp, r1
 8009da6:	4461      	add	r1, ip
 8009da8:	f8d9 c000 	ldr.w	ip, [r9]
 8009dac:	0c12      	lsrs	r2, r2, #16
 8009dae:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8009db2:	fb0a c202 	mla	r2, sl, r2, ip
 8009db6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8009dba:	b289      	uxth	r1, r1
 8009dbc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009dc0:	4577      	cmp	r7, lr
 8009dc2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009dc6:	f849 1b04 	str.w	r1, [r9], #4
 8009dca:	d8e3      	bhi.n	8009d94 <__multiply+0xb0>
 8009dcc:	9a01      	ldr	r2, [sp, #4]
 8009dce:	f845 c002 	str.w	ip, [r5, r2]
 8009dd2:	9a03      	ldr	r2, [sp, #12]
 8009dd4:	3304      	adds	r3, #4
 8009dd6:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009dda:	f1b9 0f00 	cmp.w	r9, #0
 8009dde:	d020      	beq.n	8009e22 <__multiply+0x13e>
 8009de0:	46ae      	mov	lr, r5
 8009de2:	f04f 0a00 	mov.w	sl, #0
 8009de6:	6829      	ldr	r1, [r5, #0]
 8009de8:	f104 0c14 	add.w	ip, r4, #20
 8009dec:	f8bc b000 	ldrh.w	fp, [ip]
 8009df0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8009df4:	b289      	uxth	r1, r1
 8009df6:	fb09 220b 	mla	r2, r9, fp, r2
 8009dfa:	4492      	add	sl, r2
 8009dfc:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8009e00:	f84e 1b04 	str.w	r1, [lr], #4
 8009e04:	f85c 2b04 	ldr.w	r2, [ip], #4
 8009e08:	f8be 1000 	ldrh.w	r1, [lr]
 8009e0c:	0c12      	lsrs	r2, r2, #16
 8009e0e:	fb09 1102 	mla	r1, r9, r2, r1
 8009e12:	4567      	cmp	r7, ip
 8009e14:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8009e18:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009e1c:	d8e6      	bhi.n	8009dec <__multiply+0x108>
 8009e1e:	9a01      	ldr	r2, [sp, #4]
 8009e20:	50a9      	str	r1, [r5, r2]
 8009e22:	3504      	adds	r5, #4
 8009e24:	e79b      	b.n	8009d5e <__multiply+0x7a>
 8009e26:	3e01      	subs	r6, #1
 8009e28:	e79d      	b.n	8009d66 <__multiply+0x82>
 8009e2a:	bf00      	nop
 8009e2c:	0800ba58 	.word	0x0800ba58
 8009e30:	0800bae4 	.word	0x0800bae4

08009e34 <__pow5mult>:
 8009e34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009e38:	4615      	mov	r5, r2
 8009e3a:	f012 0203 	ands.w	r2, r2, #3
 8009e3e:	4606      	mov	r6, r0
 8009e40:	460f      	mov	r7, r1
 8009e42:	d007      	beq.n	8009e54 <__pow5mult+0x20>
 8009e44:	4c25      	ldr	r4, [pc, #148]	; (8009edc <__pow5mult+0xa8>)
 8009e46:	3a01      	subs	r2, #1
 8009e48:	2300      	movs	r3, #0
 8009e4a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009e4e:	f7ff fe55 	bl	8009afc <__multadd>
 8009e52:	4607      	mov	r7, r0
 8009e54:	10ad      	asrs	r5, r5, #2
 8009e56:	d03d      	beq.n	8009ed4 <__pow5mult+0xa0>
 8009e58:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8009e5a:	b97c      	cbnz	r4, 8009e7c <__pow5mult+0x48>
 8009e5c:	2010      	movs	r0, #16
 8009e5e:	f7ff fdc3 	bl	80099e8 <malloc>
 8009e62:	4602      	mov	r2, r0
 8009e64:	6270      	str	r0, [r6, #36]	; 0x24
 8009e66:	b928      	cbnz	r0, 8009e74 <__pow5mult+0x40>
 8009e68:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8009e6c:	4b1c      	ldr	r3, [pc, #112]	; (8009ee0 <__pow5mult+0xac>)
 8009e6e:	481d      	ldr	r0, [pc, #116]	; (8009ee4 <__pow5mult+0xb0>)
 8009e70:	f000 fd1e 	bl	800a8b0 <__assert_func>
 8009e74:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009e78:	6004      	str	r4, [r0, #0]
 8009e7a:	60c4      	str	r4, [r0, #12]
 8009e7c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009e80:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009e84:	b94c      	cbnz	r4, 8009e9a <__pow5mult+0x66>
 8009e86:	f240 2171 	movw	r1, #625	; 0x271
 8009e8a:	4630      	mov	r0, r6
 8009e8c:	f7ff ff14 	bl	8009cb8 <__i2b>
 8009e90:	2300      	movs	r3, #0
 8009e92:	4604      	mov	r4, r0
 8009e94:	f8c8 0008 	str.w	r0, [r8, #8]
 8009e98:	6003      	str	r3, [r0, #0]
 8009e9a:	f04f 0900 	mov.w	r9, #0
 8009e9e:	07eb      	lsls	r3, r5, #31
 8009ea0:	d50a      	bpl.n	8009eb8 <__pow5mult+0x84>
 8009ea2:	4639      	mov	r1, r7
 8009ea4:	4622      	mov	r2, r4
 8009ea6:	4630      	mov	r0, r6
 8009ea8:	f7ff ff1c 	bl	8009ce4 <__multiply>
 8009eac:	4680      	mov	r8, r0
 8009eae:	4639      	mov	r1, r7
 8009eb0:	4630      	mov	r0, r6
 8009eb2:	f7ff fe01 	bl	8009ab8 <_Bfree>
 8009eb6:	4647      	mov	r7, r8
 8009eb8:	106d      	asrs	r5, r5, #1
 8009eba:	d00b      	beq.n	8009ed4 <__pow5mult+0xa0>
 8009ebc:	6820      	ldr	r0, [r4, #0]
 8009ebe:	b938      	cbnz	r0, 8009ed0 <__pow5mult+0x9c>
 8009ec0:	4622      	mov	r2, r4
 8009ec2:	4621      	mov	r1, r4
 8009ec4:	4630      	mov	r0, r6
 8009ec6:	f7ff ff0d 	bl	8009ce4 <__multiply>
 8009eca:	6020      	str	r0, [r4, #0]
 8009ecc:	f8c0 9000 	str.w	r9, [r0]
 8009ed0:	4604      	mov	r4, r0
 8009ed2:	e7e4      	b.n	8009e9e <__pow5mult+0x6a>
 8009ed4:	4638      	mov	r0, r7
 8009ed6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009eda:	bf00      	nop
 8009edc:	0800bc30 	.word	0x0800bc30
 8009ee0:	0800b9e6 	.word	0x0800b9e6
 8009ee4:	0800bae4 	.word	0x0800bae4

08009ee8 <__lshift>:
 8009ee8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009eec:	460c      	mov	r4, r1
 8009eee:	4607      	mov	r7, r0
 8009ef0:	4691      	mov	r9, r2
 8009ef2:	6923      	ldr	r3, [r4, #16]
 8009ef4:	6849      	ldr	r1, [r1, #4]
 8009ef6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009efa:	68a3      	ldr	r3, [r4, #8]
 8009efc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009f00:	f108 0601 	add.w	r6, r8, #1
 8009f04:	42b3      	cmp	r3, r6
 8009f06:	db0b      	blt.n	8009f20 <__lshift+0x38>
 8009f08:	4638      	mov	r0, r7
 8009f0a:	f7ff fd95 	bl	8009a38 <_Balloc>
 8009f0e:	4605      	mov	r5, r0
 8009f10:	b948      	cbnz	r0, 8009f26 <__lshift+0x3e>
 8009f12:	4602      	mov	r2, r0
 8009f14:	f240 11d9 	movw	r1, #473	; 0x1d9
 8009f18:	4b29      	ldr	r3, [pc, #164]	; (8009fc0 <__lshift+0xd8>)
 8009f1a:	482a      	ldr	r0, [pc, #168]	; (8009fc4 <__lshift+0xdc>)
 8009f1c:	f000 fcc8 	bl	800a8b0 <__assert_func>
 8009f20:	3101      	adds	r1, #1
 8009f22:	005b      	lsls	r3, r3, #1
 8009f24:	e7ee      	b.n	8009f04 <__lshift+0x1c>
 8009f26:	2300      	movs	r3, #0
 8009f28:	f100 0114 	add.w	r1, r0, #20
 8009f2c:	f100 0210 	add.w	r2, r0, #16
 8009f30:	4618      	mov	r0, r3
 8009f32:	4553      	cmp	r3, sl
 8009f34:	db37      	blt.n	8009fa6 <__lshift+0xbe>
 8009f36:	6920      	ldr	r0, [r4, #16]
 8009f38:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009f3c:	f104 0314 	add.w	r3, r4, #20
 8009f40:	f019 091f 	ands.w	r9, r9, #31
 8009f44:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009f48:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009f4c:	d02f      	beq.n	8009fae <__lshift+0xc6>
 8009f4e:	468a      	mov	sl, r1
 8009f50:	f04f 0c00 	mov.w	ip, #0
 8009f54:	f1c9 0e20 	rsb	lr, r9, #32
 8009f58:	681a      	ldr	r2, [r3, #0]
 8009f5a:	fa02 f209 	lsl.w	r2, r2, r9
 8009f5e:	ea42 020c 	orr.w	r2, r2, ip
 8009f62:	f84a 2b04 	str.w	r2, [sl], #4
 8009f66:	f853 2b04 	ldr.w	r2, [r3], #4
 8009f6a:	4298      	cmp	r0, r3
 8009f6c:	fa22 fc0e 	lsr.w	ip, r2, lr
 8009f70:	d8f2      	bhi.n	8009f58 <__lshift+0x70>
 8009f72:	1b03      	subs	r3, r0, r4
 8009f74:	3b15      	subs	r3, #21
 8009f76:	f023 0303 	bic.w	r3, r3, #3
 8009f7a:	3304      	adds	r3, #4
 8009f7c:	f104 0215 	add.w	r2, r4, #21
 8009f80:	4290      	cmp	r0, r2
 8009f82:	bf38      	it	cc
 8009f84:	2304      	movcc	r3, #4
 8009f86:	f841 c003 	str.w	ip, [r1, r3]
 8009f8a:	f1bc 0f00 	cmp.w	ip, #0
 8009f8e:	d001      	beq.n	8009f94 <__lshift+0xac>
 8009f90:	f108 0602 	add.w	r6, r8, #2
 8009f94:	3e01      	subs	r6, #1
 8009f96:	4638      	mov	r0, r7
 8009f98:	4621      	mov	r1, r4
 8009f9a:	612e      	str	r6, [r5, #16]
 8009f9c:	f7ff fd8c 	bl	8009ab8 <_Bfree>
 8009fa0:	4628      	mov	r0, r5
 8009fa2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009fa6:	f842 0f04 	str.w	r0, [r2, #4]!
 8009faa:	3301      	adds	r3, #1
 8009fac:	e7c1      	b.n	8009f32 <__lshift+0x4a>
 8009fae:	3904      	subs	r1, #4
 8009fb0:	f853 2b04 	ldr.w	r2, [r3], #4
 8009fb4:	4298      	cmp	r0, r3
 8009fb6:	f841 2f04 	str.w	r2, [r1, #4]!
 8009fba:	d8f9      	bhi.n	8009fb0 <__lshift+0xc8>
 8009fbc:	e7ea      	b.n	8009f94 <__lshift+0xac>
 8009fbe:	bf00      	nop
 8009fc0:	0800ba58 	.word	0x0800ba58
 8009fc4:	0800bae4 	.word	0x0800bae4

08009fc8 <__mcmp>:
 8009fc8:	4603      	mov	r3, r0
 8009fca:	690a      	ldr	r2, [r1, #16]
 8009fcc:	6900      	ldr	r0, [r0, #16]
 8009fce:	b530      	push	{r4, r5, lr}
 8009fd0:	1a80      	subs	r0, r0, r2
 8009fd2:	d10d      	bne.n	8009ff0 <__mcmp+0x28>
 8009fd4:	3314      	adds	r3, #20
 8009fd6:	3114      	adds	r1, #20
 8009fd8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009fdc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009fe0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009fe4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009fe8:	4295      	cmp	r5, r2
 8009fea:	d002      	beq.n	8009ff2 <__mcmp+0x2a>
 8009fec:	d304      	bcc.n	8009ff8 <__mcmp+0x30>
 8009fee:	2001      	movs	r0, #1
 8009ff0:	bd30      	pop	{r4, r5, pc}
 8009ff2:	42a3      	cmp	r3, r4
 8009ff4:	d3f4      	bcc.n	8009fe0 <__mcmp+0x18>
 8009ff6:	e7fb      	b.n	8009ff0 <__mcmp+0x28>
 8009ff8:	f04f 30ff 	mov.w	r0, #4294967295
 8009ffc:	e7f8      	b.n	8009ff0 <__mcmp+0x28>
	...

0800a000 <__mdiff>:
 800a000:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a004:	460d      	mov	r5, r1
 800a006:	4607      	mov	r7, r0
 800a008:	4611      	mov	r1, r2
 800a00a:	4628      	mov	r0, r5
 800a00c:	4614      	mov	r4, r2
 800a00e:	f7ff ffdb 	bl	8009fc8 <__mcmp>
 800a012:	1e06      	subs	r6, r0, #0
 800a014:	d111      	bne.n	800a03a <__mdiff+0x3a>
 800a016:	4631      	mov	r1, r6
 800a018:	4638      	mov	r0, r7
 800a01a:	f7ff fd0d 	bl	8009a38 <_Balloc>
 800a01e:	4602      	mov	r2, r0
 800a020:	b928      	cbnz	r0, 800a02e <__mdiff+0x2e>
 800a022:	f240 2132 	movw	r1, #562	; 0x232
 800a026:	4b3a      	ldr	r3, [pc, #232]	; (800a110 <__mdiff+0x110>)
 800a028:	483a      	ldr	r0, [pc, #232]	; (800a114 <__mdiff+0x114>)
 800a02a:	f000 fc41 	bl	800a8b0 <__assert_func>
 800a02e:	2301      	movs	r3, #1
 800a030:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800a034:	4610      	mov	r0, r2
 800a036:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a03a:	bfa4      	itt	ge
 800a03c:	4623      	movge	r3, r4
 800a03e:	462c      	movge	r4, r5
 800a040:	4638      	mov	r0, r7
 800a042:	6861      	ldr	r1, [r4, #4]
 800a044:	bfa6      	itte	ge
 800a046:	461d      	movge	r5, r3
 800a048:	2600      	movge	r6, #0
 800a04a:	2601      	movlt	r6, #1
 800a04c:	f7ff fcf4 	bl	8009a38 <_Balloc>
 800a050:	4602      	mov	r2, r0
 800a052:	b918      	cbnz	r0, 800a05c <__mdiff+0x5c>
 800a054:	f44f 7110 	mov.w	r1, #576	; 0x240
 800a058:	4b2d      	ldr	r3, [pc, #180]	; (800a110 <__mdiff+0x110>)
 800a05a:	e7e5      	b.n	800a028 <__mdiff+0x28>
 800a05c:	f102 0814 	add.w	r8, r2, #20
 800a060:	46c2      	mov	sl, r8
 800a062:	f04f 0c00 	mov.w	ip, #0
 800a066:	6927      	ldr	r7, [r4, #16]
 800a068:	60c6      	str	r6, [r0, #12]
 800a06a:	692e      	ldr	r6, [r5, #16]
 800a06c:	f104 0014 	add.w	r0, r4, #20
 800a070:	f105 0914 	add.w	r9, r5, #20
 800a074:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 800a078:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800a07c:	3410      	adds	r4, #16
 800a07e:	f854 bf04 	ldr.w	fp, [r4, #4]!
 800a082:	f859 3b04 	ldr.w	r3, [r9], #4
 800a086:	fa1f f18b 	uxth.w	r1, fp
 800a08a:	448c      	add	ip, r1
 800a08c:	b299      	uxth	r1, r3
 800a08e:	0c1b      	lsrs	r3, r3, #16
 800a090:	ebac 0101 	sub.w	r1, ip, r1
 800a094:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a098:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800a09c:	b289      	uxth	r1, r1
 800a09e:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800a0a2:	454e      	cmp	r6, r9
 800a0a4:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800a0a8:	f84a 3b04 	str.w	r3, [sl], #4
 800a0ac:	d8e7      	bhi.n	800a07e <__mdiff+0x7e>
 800a0ae:	1b73      	subs	r3, r6, r5
 800a0b0:	3b15      	subs	r3, #21
 800a0b2:	f023 0303 	bic.w	r3, r3, #3
 800a0b6:	3515      	adds	r5, #21
 800a0b8:	3304      	adds	r3, #4
 800a0ba:	42ae      	cmp	r6, r5
 800a0bc:	bf38      	it	cc
 800a0be:	2304      	movcc	r3, #4
 800a0c0:	4418      	add	r0, r3
 800a0c2:	4443      	add	r3, r8
 800a0c4:	461e      	mov	r6, r3
 800a0c6:	4605      	mov	r5, r0
 800a0c8:	4575      	cmp	r5, lr
 800a0ca:	d30e      	bcc.n	800a0ea <__mdiff+0xea>
 800a0cc:	f10e 0103 	add.w	r1, lr, #3
 800a0d0:	1a09      	subs	r1, r1, r0
 800a0d2:	f021 0103 	bic.w	r1, r1, #3
 800a0d6:	3803      	subs	r0, #3
 800a0d8:	4586      	cmp	lr, r0
 800a0da:	bf38      	it	cc
 800a0dc:	2100      	movcc	r1, #0
 800a0de:	4419      	add	r1, r3
 800a0e0:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800a0e4:	b18b      	cbz	r3, 800a10a <__mdiff+0x10a>
 800a0e6:	6117      	str	r7, [r2, #16]
 800a0e8:	e7a4      	b.n	800a034 <__mdiff+0x34>
 800a0ea:	f855 8b04 	ldr.w	r8, [r5], #4
 800a0ee:	fa1f f188 	uxth.w	r1, r8
 800a0f2:	4461      	add	r1, ip
 800a0f4:	140c      	asrs	r4, r1, #16
 800a0f6:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800a0fa:	b289      	uxth	r1, r1
 800a0fc:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800a100:	ea4f 4c24 	mov.w	ip, r4, asr #16
 800a104:	f846 1b04 	str.w	r1, [r6], #4
 800a108:	e7de      	b.n	800a0c8 <__mdiff+0xc8>
 800a10a:	3f01      	subs	r7, #1
 800a10c:	e7e8      	b.n	800a0e0 <__mdiff+0xe0>
 800a10e:	bf00      	nop
 800a110:	0800ba58 	.word	0x0800ba58
 800a114:	0800bae4 	.word	0x0800bae4

0800a118 <__ulp>:
 800a118:	4b11      	ldr	r3, [pc, #68]	; (800a160 <__ulp+0x48>)
 800a11a:	400b      	ands	r3, r1
 800a11c:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800a120:	2b00      	cmp	r3, #0
 800a122:	dd02      	ble.n	800a12a <__ulp+0x12>
 800a124:	2000      	movs	r0, #0
 800a126:	4619      	mov	r1, r3
 800a128:	4770      	bx	lr
 800a12a:	425b      	negs	r3, r3
 800a12c:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800a130:	f04f 0000 	mov.w	r0, #0
 800a134:	f04f 0100 	mov.w	r1, #0
 800a138:	ea4f 5223 	mov.w	r2, r3, asr #20
 800a13c:	da04      	bge.n	800a148 <__ulp+0x30>
 800a13e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800a142:	fa43 f102 	asr.w	r1, r3, r2
 800a146:	4770      	bx	lr
 800a148:	f1a2 0314 	sub.w	r3, r2, #20
 800a14c:	2b1e      	cmp	r3, #30
 800a14e:	bfd6      	itet	le
 800a150:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800a154:	2301      	movgt	r3, #1
 800a156:	fa22 f303 	lsrle.w	r3, r2, r3
 800a15a:	4618      	mov	r0, r3
 800a15c:	4770      	bx	lr
 800a15e:	bf00      	nop
 800a160:	7ff00000 	.word	0x7ff00000

0800a164 <__b2d>:
 800a164:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a168:	6907      	ldr	r7, [r0, #16]
 800a16a:	f100 0914 	add.w	r9, r0, #20
 800a16e:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 800a172:	f857 6c04 	ldr.w	r6, [r7, #-4]
 800a176:	f1a7 0804 	sub.w	r8, r7, #4
 800a17a:	4630      	mov	r0, r6
 800a17c:	f7ff fd4e 	bl	8009c1c <__hi0bits>
 800a180:	f1c0 0320 	rsb	r3, r0, #32
 800a184:	280a      	cmp	r0, #10
 800a186:	600b      	str	r3, [r1, #0]
 800a188:	491f      	ldr	r1, [pc, #124]	; (800a208 <__b2d+0xa4>)
 800a18a:	dc17      	bgt.n	800a1bc <__b2d+0x58>
 800a18c:	45c1      	cmp	r9, r8
 800a18e:	bf28      	it	cs
 800a190:	2200      	movcs	r2, #0
 800a192:	f1c0 0c0b 	rsb	ip, r0, #11
 800a196:	fa26 f30c 	lsr.w	r3, r6, ip
 800a19a:	bf38      	it	cc
 800a19c:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 800a1a0:	ea43 0501 	orr.w	r5, r3, r1
 800a1a4:	f100 0315 	add.w	r3, r0, #21
 800a1a8:	fa06 f303 	lsl.w	r3, r6, r3
 800a1ac:	fa22 f20c 	lsr.w	r2, r2, ip
 800a1b0:	ea43 0402 	orr.w	r4, r3, r2
 800a1b4:	4620      	mov	r0, r4
 800a1b6:	4629      	mov	r1, r5
 800a1b8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a1bc:	45c1      	cmp	r9, r8
 800a1be:	bf2e      	itee	cs
 800a1c0:	2200      	movcs	r2, #0
 800a1c2:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 800a1c6:	f1a7 0808 	subcc.w	r8, r7, #8
 800a1ca:	f1b0 030b 	subs.w	r3, r0, #11
 800a1ce:	d016      	beq.n	800a1fe <__b2d+0x9a>
 800a1d0:	f1c3 0720 	rsb	r7, r3, #32
 800a1d4:	fa22 f107 	lsr.w	r1, r2, r7
 800a1d8:	45c8      	cmp	r8, r9
 800a1da:	fa06 f603 	lsl.w	r6, r6, r3
 800a1de:	ea46 0601 	orr.w	r6, r6, r1
 800a1e2:	bf94      	ite	ls
 800a1e4:	2100      	movls	r1, #0
 800a1e6:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 800a1ea:	f046 557f 	orr.w	r5, r6, #1069547520	; 0x3fc00000
 800a1ee:	fa02 f003 	lsl.w	r0, r2, r3
 800a1f2:	40f9      	lsrs	r1, r7
 800a1f4:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800a1f8:	ea40 0401 	orr.w	r4, r0, r1
 800a1fc:	e7da      	b.n	800a1b4 <__b2d+0x50>
 800a1fe:	4614      	mov	r4, r2
 800a200:	ea46 0501 	orr.w	r5, r6, r1
 800a204:	e7d6      	b.n	800a1b4 <__b2d+0x50>
 800a206:	bf00      	nop
 800a208:	3ff00000 	.word	0x3ff00000

0800a20c <__d2b>:
 800a20c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800a210:	2101      	movs	r1, #1
 800a212:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800a216:	4690      	mov	r8, r2
 800a218:	461d      	mov	r5, r3
 800a21a:	f7ff fc0d 	bl	8009a38 <_Balloc>
 800a21e:	4604      	mov	r4, r0
 800a220:	b930      	cbnz	r0, 800a230 <__d2b+0x24>
 800a222:	4602      	mov	r2, r0
 800a224:	f240 310a 	movw	r1, #778	; 0x30a
 800a228:	4b24      	ldr	r3, [pc, #144]	; (800a2bc <__d2b+0xb0>)
 800a22a:	4825      	ldr	r0, [pc, #148]	; (800a2c0 <__d2b+0xb4>)
 800a22c:	f000 fb40 	bl	800a8b0 <__assert_func>
 800a230:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800a234:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800a238:	bb2d      	cbnz	r5, 800a286 <__d2b+0x7a>
 800a23a:	9301      	str	r3, [sp, #4]
 800a23c:	f1b8 0300 	subs.w	r3, r8, #0
 800a240:	d026      	beq.n	800a290 <__d2b+0x84>
 800a242:	4668      	mov	r0, sp
 800a244:	9300      	str	r3, [sp, #0]
 800a246:	f7ff fd09 	bl	8009c5c <__lo0bits>
 800a24a:	9900      	ldr	r1, [sp, #0]
 800a24c:	b1f0      	cbz	r0, 800a28c <__d2b+0x80>
 800a24e:	9a01      	ldr	r2, [sp, #4]
 800a250:	f1c0 0320 	rsb	r3, r0, #32
 800a254:	fa02 f303 	lsl.w	r3, r2, r3
 800a258:	430b      	orrs	r3, r1
 800a25a:	40c2      	lsrs	r2, r0
 800a25c:	6163      	str	r3, [r4, #20]
 800a25e:	9201      	str	r2, [sp, #4]
 800a260:	9b01      	ldr	r3, [sp, #4]
 800a262:	2b00      	cmp	r3, #0
 800a264:	bf14      	ite	ne
 800a266:	2102      	movne	r1, #2
 800a268:	2101      	moveq	r1, #1
 800a26a:	61a3      	str	r3, [r4, #24]
 800a26c:	6121      	str	r1, [r4, #16]
 800a26e:	b1c5      	cbz	r5, 800a2a2 <__d2b+0x96>
 800a270:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800a274:	4405      	add	r5, r0
 800a276:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a27a:	603d      	str	r5, [r7, #0]
 800a27c:	6030      	str	r0, [r6, #0]
 800a27e:	4620      	mov	r0, r4
 800a280:	b002      	add	sp, #8
 800a282:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a286:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a28a:	e7d6      	b.n	800a23a <__d2b+0x2e>
 800a28c:	6161      	str	r1, [r4, #20]
 800a28e:	e7e7      	b.n	800a260 <__d2b+0x54>
 800a290:	a801      	add	r0, sp, #4
 800a292:	f7ff fce3 	bl	8009c5c <__lo0bits>
 800a296:	2101      	movs	r1, #1
 800a298:	9b01      	ldr	r3, [sp, #4]
 800a29a:	6121      	str	r1, [r4, #16]
 800a29c:	6163      	str	r3, [r4, #20]
 800a29e:	3020      	adds	r0, #32
 800a2a0:	e7e5      	b.n	800a26e <__d2b+0x62>
 800a2a2:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 800a2a6:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a2aa:	6038      	str	r0, [r7, #0]
 800a2ac:	6918      	ldr	r0, [r3, #16]
 800a2ae:	f7ff fcb5 	bl	8009c1c <__hi0bits>
 800a2b2:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 800a2b6:	6031      	str	r1, [r6, #0]
 800a2b8:	e7e1      	b.n	800a27e <__d2b+0x72>
 800a2ba:	bf00      	nop
 800a2bc:	0800ba58 	.word	0x0800ba58
 800a2c0:	0800bae4 	.word	0x0800bae4

0800a2c4 <__ratio>:
 800a2c4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a2c8:	4688      	mov	r8, r1
 800a2ca:	4669      	mov	r1, sp
 800a2cc:	4681      	mov	r9, r0
 800a2ce:	f7ff ff49 	bl	800a164 <__b2d>
 800a2d2:	460f      	mov	r7, r1
 800a2d4:	4604      	mov	r4, r0
 800a2d6:	460d      	mov	r5, r1
 800a2d8:	4640      	mov	r0, r8
 800a2da:	a901      	add	r1, sp, #4
 800a2dc:	f7ff ff42 	bl	800a164 <__b2d>
 800a2e0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a2e4:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800a2e8:	468b      	mov	fp, r1
 800a2ea:	eba3 0c02 	sub.w	ip, r3, r2
 800a2ee:	e9dd 3200 	ldrd	r3, r2, [sp]
 800a2f2:	1a9b      	subs	r3, r3, r2
 800a2f4:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800a2f8:	2b00      	cmp	r3, #0
 800a2fa:	bfd5      	itete	le
 800a2fc:	460a      	movle	r2, r1
 800a2fe:	462a      	movgt	r2, r5
 800a300:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800a304:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800a308:	bfd8      	it	le
 800a30a:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800a30e:	465b      	mov	r3, fp
 800a310:	4602      	mov	r2, r0
 800a312:	4639      	mov	r1, r7
 800a314:	4620      	mov	r0, r4
 800a316:	f7f6 fa09 	bl	800072c <__aeabi_ddiv>
 800a31a:	b003      	add	sp, #12
 800a31c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a320 <__copybits>:
 800a320:	3901      	subs	r1, #1
 800a322:	b570      	push	{r4, r5, r6, lr}
 800a324:	1149      	asrs	r1, r1, #5
 800a326:	6914      	ldr	r4, [r2, #16]
 800a328:	3101      	adds	r1, #1
 800a32a:	f102 0314 	add.w	r3, r2, #20
 800a32e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800a332:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800a336:	1f05      	subs	r5, r0, #4
 800a338:	42a3      	cmp	r3, r4
 800a33a:	d30c      	bcc.n	800a356 <__copybits+0x36>
 800a33c:	1aa3      	subs	r3, r4, r2
 800a33e:	3b11      	subs	r3, #17
 800a340:	f023 0303 	bic.w	r3, r3, #3
 800a344:	3211      	adds	r2, #17
 800a346:	42a2      	cmp	r2, r4
 800a348:	bf88      	it	hi
 800a34a:	2300      	movhi	r3, #0
 800a34c:	4418      	add	r0, r3
 800a34e:	2300      	movs	r3, #0
 800a350:	4288      	cmp	r0, r1
 800a352:	d305      	bcc.n	800a360 <__copybits+0x40>
 800a354:	bd70      	pop	{r4, r5, r6, pc}
 800a356:	f853 6b04 	ldr.w	r6, [r3], #4
 800a35a:	f845 6f04 	str.w	r6, [r5, #4]!
 800a35e:	e7eb      	b.n	800a338 <__copybits+0x18>
 800a360:	f840 3b04 	str.w	r3, [r0], #4
 800a364:	e7f4      	b.n	800a350 <__copybits+0x30>

0800a366 <__any_on>:
 800a366:	f100 0214 	add.w	r2, r0, #20
 800a36a:	6900      	ldr	r0, [r0, #16]
 800a36c:	114b      	asrs	r3, r1, #5
 800a36e:	4298      	cmp	r0, r3
 800a370:	b510      	push	{r4, lr}
 800a372:	db11      	blt.n	800a398 <__any_on+0x32>
 800a374:	dd0a      	ble.n	800a38c <__any_on+0x26>
 800a376:	f011 011f 	ands.w	r1, r1, #31
 800a37a:	d007      	beq.n	800a38c <__any_on+0x26>
 800a37c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800a380:	fa24 f001 	lsr.w	r0, r4, r1
 800a384:	fa00 f101 	lsl.w	r1, r0, r1
 800a388:	428c      	cmp	r4, r1
 800a38a:	d10b      	bne.n	800a3a4 <__any_on+0x3e>
 800a38c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a390:	4293      	cmp	r3, r2
 800a392:	d803      	bhi.n	800a39c <__any_on+0x36>
 800a394:	2000      	movs	r0, #0
 800a396:	bd10      	pop	{r4, pc}
 800a398:	4603      	mov	r3, r0
 800a39a:	e7f7      	b.n	800a38c <__any_on+0x26>
 800a39c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a3a0:	2900      	cmp	r1, #0
 800a3a2:	d0f5      	beq.n	800a390 <__any_on+0x2a>
 800a3a4:	2001      	movs	r0, #1
 800a3a6:	e7f6      	b.n	800a396 <__any_on+0x30>

0800a3a8 <_calloc_r>:
 800a3a8:	b570      	push	{r4, r5, r6, lr}
 800a3aa:	fba1 5402 	umull	r5, r4, r1, r2
 800a3ae:	b934      	cbnz	r4, 800a3be <_calloc_r+0x16>
 800a3b0:	4629      	mov	r1, r5
 800a3b2:	f000 f875 	bl	800a4a0 <_malloc_r>
 800a3b6:	4606      	mov	r6, r0
 800a3b8:	b928      	cbnz	r0, 800a3c6 <_calloc_r+0x1e>
 800a3ba:	4630      	mov	r0, r6
 800a3bc:	bd70      	pop	{r4, r5, r6, pc}
 800a3be:	220c      	movs	r2, #12
 800a3c0:	2600      	movs	r6, #0
 800a3c2:	6002      	str	r2, [r0, #0]
 800a3c4:	e7f9      	b.n	800a3ba <_calloc_r+0x12>
 800a3c6:	462a      	mov	r2, r5
 800a3c8:	4621      	mov	r1, r4
 800a3ca:	f7fc fbff 	bl	8006bcc <memset>
 800a3ce:	e7f4      	b.n	800a3ba <_calloc_r+0x12>

0800a3d0 <_free_r>:
 800a3d0:	b538      	push	{r3, r4, r5, lr}
 800a3d2:	4605      	mov	r5, r0
 800a3d4:	2900      	cmp	r1, #0
 800a3d6:	d040      	beq.n	800a45a <_free_r+0x8a>
 800a3d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a3dc:	1f0c      	subs	r4, r1, #4
 800a3de:	2b00      	cmp	r3, #0
 800a3e0:	bfb8      	it	lt
 800a3e2:	18e4      	addlt	r4, r4, r3
 800a3e4:	f000 faae 	bl	800a944 <__malloc_lock>
 800a3e8:	4a1c      	ldr	r2, [pc, #112]	; (800a45c <_free_r+0x8c>)
 800a3ea:	6813      	ldr	r3, [r2, #0]
 800a3ec:	b933      	cbnz	r3, 800a3fc <_free_r+0x2c>
 800a3ee:	6063      	str	r3, [r4, #4]
 800a3f0:	6014      	str	r4, [r2, #0]
 800a3f2:	4628      	mov	r0, r5
 800a3f4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a3f8:	f000 baaa 	b.w	800a950 <__malloc_unlock>
 800a3fc:	42a3      	cmp	r3, r4
 800a3fe:	d908      	bls.n	800a412 <_free_r+0x42>
 800a400:	6820      	ldr	r0, [r4, #0]
 800a402:	1821      	adds	r1, r4, r0
 800a404:	428b      	cmp	r3, r1
 800a406:	bf01      	itttt	eq
 800a408:	6819      	ldreq	r1, [r3, #0]
 800a40a:	685b      	ldreq	r3, [r3, #4]
 800a40c:	1809      	addeq	r1, r1, r0
 800a40e:	6021      	streq	r1, [r4, #0]
 800a410:	e7ed      	b.n	800a3ee <_free_r+0x1e>
 800a412:	461a      	mov	r2, r3
 800a414:	685b      	ldr	r3, [r3, #4]
 800a416:	b10b      	cbz	r3, 800a41c <_free_r+0x4c>
 800a418:	42a3      	cmp	r3, r4
 800a41a:	d9fa      	bls.n	800a412 <_free_r+0x42>
 800a41c:	6811      	ldr	r1, [r2, #0]
 800a41e:	1850      	adds	r0, r2, r1
 800a420:	42a0      	cmp	r0, r4
 800a422:	d10b      	bne.n	800a43c <_free_r+0x6c>
 800a424:	6820      	ldr	r0, [r4, #0]
 800a426:	4401      	add	r1, r0
 800a428:	1850      	adds	r0, r2, r1
 800a42a:	4283      	cmp	r3, r0
 800a42c:	6011      	str	r1, [r2, #0]
 800a42e:	d1e0      	bne.n	800a3f2 <_free_r+0x22>
 800a430:	6818      	ldr	r0, [r3, #0]
 800a432:	685b      	ldr	r3, [r3, #4]
 800a434:	4401      	add	r1, r0
 800a436:	6011      	str	r1, [r2, #0]
 800a438:	6053      	str	r3, [r2, #4]
 800a43a:	e7da      	b.n	800a3f2 <_free_r+0x22>
 800a43c:	d902      	bls.n	800a444 <_free_r+0x74>
 800a43e:	230c      	movs	r3, #12
 800a440:	602b      	str	r3, [r5, #0]
 800a442:	e7d6      	b.n	800a3f2 <_free_r+0x22>
 800a444:	6820      	ldr	r0, [r4, #0]
 800a446:	1821      	adds	r1, r4, r0
 800a448:	428b      	cmp	r3, r1
 800a44a:	bf01      	itttt	eq
 800a44c:	6819      	ldreq	r1, [r3, #0]
 800a44e:	685b      	ldreq	r3, [r3, #4]
 800a450:	1809      	addeq	r1, r1, r0
 800a452:	6021      	streq	r1, [r4, #0]
 800a454:	6063      	str	r3, [r4, #4]
 800a456:	6054      	str	r4, [r2, #4]
 800a458:	e7cb      	b.n	800a3f2 <_free_r+0x22>
 800a45a:	bd38      	pop	{r3, r4, r5, pc}
 800a45c:	200004e0 	.word	0x200004e0

0800a460 <sbrk_aligned>:
 800a460:	b570      	push	{r4, r5, r6, lr}
 800a462:	4e0e      	ldr	r6, [pc, #56]	; (800a49c <sbrk_aligned+0x3c>)
 800a464:	460c      	mov	r4, r1
 800a466:	6831      	ldr	r1, [r6, #0]
 800a468:	4605      	mov	r5, r0
 800a46a:	b911      	cbnz	r1, 800a472 <sbrk_aligned+0x12>
 800a46c:	f000 f9ee 	bl	800a84c <_sbrk_r>
 800a470:	6030      	str	r0, [r6, #0]
 800a472:	4621      	mov	r1, r4
 800a474:	4628      	mov	r0, r5
 800a476:	f000 f9e9 	bl	800a84c <_sbrk_r>
 800a47a:	1c43      	adds	r3, r0, #1
 800a47c:	d00a      	beq.n	800a494 <sbrk_aligned+0x34>
 800a47e:	1cc4      	adds	r4, r0, #3
 800a480:	f024 0403 	bic.w	r4, r4, #3
 800a484:	42a0      	cmp	r0, r4
 800a486:	d007      	beq.n	800a498 <sbrk_aligned+0x38>
 800a488:	1a21      	subs	r1, r4, r0
 800a48a:	4628      	mov	r0, r5
 800a48c:	f000 f9de 	bl	800a84c <_sbrk_r>
 800a490:	3001      	adds	r0, #1
 800a492:	d101      	bne.n	800a498 <sbrk_aligned+0x38>
 800a494:	f04f 34ff 	mov.w	r4, #4294967295
 800a498:	4620      	mov	r0, r4
 800a49a:	bd70      	pop	{r4, r5, r6, pc}
 800a49c:	200004e4 	.word	0x200004e4

0800a4a0 <_malloc_r>:
 800a4a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a4a4:	1ccd      	adds	r5, r1, #3
 800a4a6:	f025 0503 	bic.w	r5, r5, #3
 800a4aa:	3508      	adds	r5, #8
 800a4ac:	2d0c      	cmp	r5, #12
 800a4ae:	bf38      	it	cc
 800a4b0:	250c      	movcc	r5, #12
 800a4b2:	2d00      	cmp	r5, #0
 800a4b4:	4607      	mov	r7, r0
 800a4b6:	db01      	blt.n	800a4bc <_malloc_r+0x1c>
 800a4b8:	42a9      	cmp	r1, r5
 800a4ba:	d905      	bls.n	800a4c8 <_malloc_r+0x28>
 800a4bc:	230c      	movs	r3, #12
 800a4be:	2600      	movs	r6, #0
 800a4c0:	603b      	str	r3, [r7, #0]
 800a4c2:	4630      	mov	r0, r6
 800a4c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a4c8:	4e2e      	ldr	r6, [pc, #184]	; (800a584 <_malloc_r+0xe4>)
 800a4ca:	f000 fa3b 	bl	800a944 <__malloc_lock>
 800a4ce:	6833      	ldr	r3, [r6, #0]
 800a4d0:	461c      	mov	r4, r3
 800a4d2:	bb34      	cbnz	r4, 800a522 <_malloc_r+0x82>
 800a4d4:	4629      	mov	r1, r5
 800a4d6:	4638      	mov	r0, r7
 800a4d8:	f7ff ffc2 	bl	800a460 <sbrk_aligned>
 800a4dc:	1c43      	adds	r3, r0, #1
 800a4de:	4604      	mov	r4, r0
 800a4e0:	d14d      	bne.n	800a57e <_malloc_r+0xde>
 800a4e2:	6834      	ldr	r4, [r6, #0]
 800a4e4:	4626      	mov	r6, r4
 800a4e6:	2e00      	cmp	r6, #0
 800a4e8:	d140      	bne.n	800a56c <_malloc_r+0xcc>
 800a4ea:	6823      	ldr	r3, [r4, #0]
 800a4ec:	4631      	mov	r1, r6
 800a4ee:	4638      	mov	r0, r7
 800a4f0:	eb04 0803 	add.w	r8, r4, r3
 800a4f4:	f000 f9aa 	bl	800a84c <_sbrk_r>
 800a4f8:	4580      	cmp	r8, r0
 800a4fa:	d13a      	bne.n	800a572 <_malloc_r+0xd2>
 800a4fc:	6821      	ldr	r1, [r4, #0]
 800a4fe:	3503      	adds	r5, #3
 800a500:	1a6d      	subs	r5, r5, r1
 800a502:	f025 0503 	bic.w	r5, r5, #3
 800a506:	3508      	adds	r5, #8
 800a508:	2d0c      	cmp	r5, #12
 800a50a:	bf38      	it	cc
 800a50c:	250c      	movcc	r5, #12
 800a50e:	4638      	mov	r0, r7
 800a510:	4629      	mov	r1, r5
 800a512:	f7ff ffa5 	bl	800a460 <sbrk_aligned>
 800a516:	3001      	adds	r0, #1
 800a518:	d02b      	beq.n	800a572 <_malloc_r+0xd2>
 800a51a:	6823      	ldr	r3, [r4, #0]
 800a51c:	442b      	add	r3, r5
 800a51e:	6023      	str	r3, [r4, #0]
 800a520:	e00e      	b.n	800a540 <_malloc_r+0xa0>
 800a522:	6822      	ldr	r2, [r4, #0]
 800a524:	1b52      	subs	r2, r2, r5
 800a526:	d41e      	bmi.n	800a566 <_malloc_r+0xc6>
 800a528:	2a0b      	cmp	r2, #11
 800a52a:	d916      	bls.n	800a55a <_malloc_r+0xba>
 800a52c:	1961      	adds	r1, r4, r5
 800a52e:	42a3      	cmp	r3, r4
 800a530:	6025      	str	r5, [r4, #0]
 800a532:	bf18      	it	ne
 800a534:	6059      	strne	r1, [r3, #4]
 800a536:	6863      	ldr	r3, [r4, #4]
 800a538:	bf08      	it	eq
 800a53a:	6031      	streq	r1, [r6, #0]
 800a53c:	5162      	str	r2, [r4, r5]
 800a53e:	604b      	str	r3, [r1, #4]
 800a540:	4638      	mov	r0, r7
 800a542:	f104 060b 	add.w	r6, r4, #11
 800a546:	f000 fa03 	bl	800a950 <__malloc_unlock>
 800a54a:	f026 0607 	bic.w	r6, r6, #7
 800a54e:	1d23      	adds	r3, r4, #4
 800a550:	1af2      	subs	r2, r6, r3
 800a552:	d0b6      	beq.n	800a4c2 <_malloc_r+0x22>
 800a554:	1b9b      	subs	r3, r3, r6
 800a556:	50a3      	str	r3, [r4, r2]
 800a558:	e7b3      	b.n	800a4c2 <_malloc_r+0x22>
 800a55a:	6862      	ldr	r2, [r4, #4]
 800a55c:	42a3      	cmp	r3, r4
 800a55e:	bf0c      	ite	eq
 800a560:	6032      	streq	r2, [r6, #0]
 800a562:	605a      	strne	r2, [r3, #4]
 800a564:	e7ec      	b.n	800a540 <_malloc_r+0xa0>
 800a566:	4623      	mov	r3, r4
 800a568:	6864      	ldr	r4, [r4, #4]
 800a56a:	e7b2      	b.n	800a4d2 <_malloc_r+0x32>
 800a56c:	4634      	mov	r4, r6
 800a56e:	6876      	ldr	r6, [r6, #4]
 800a570:	e7b9      	b.n	800a4e6 <_malloc_r+0x46>
 800a572:	230c      	movs	r3, #12
 800a574:	4638      	mov	r0, r7
 800a576:	603b      	str	r3, [r7, #0]
 800a578:	f000 f9ea 	bl	800a950 <__malloc_unlock>
 800a57c:	e7a1      	b.n	800a4c2 <_malloc_r+0x22>
 800a57e:	6025      	str	r5, [r4, #0]
 800a580:	e7de      	b.n	800a540 <_malloc_r+0xa0>
 800a582:	bf00      	nop
 800a584:	200004e0 	.word	0x200004e0

0800a588 <__ssputs_r>:
 800a588:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a58c:	688e      	ldr	r6, [r1, #8]
 800a58e:	4682      	mov	sl, r0
 800a590:	429e      	cmp	r6, r3
 800a592:	460c      	mov	r4, r1
 800a594:	4690      	mov	r8, r2
 800a596:	461f      	mov	r7, r3
 800a598:	d838      	bhi.n	800a60c <__ssputs_r+0x84>
 800a59a:	898a      	ldrh	r2, [r1, #12]
 800a59c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a5a0:	d032      	beq.n	800a608 <__ssputs_r+0x80>
 800a5a2:	6825      	ldr	r5, [r4, #0]
 800a5a4:	6909      	ldr	r1, [r1, #16]
 800a5a6:	3301      	adds	r3, #1
 800a5a8:	eba5 0901 	sub.w	r9, r5, r1
 800a5ac:	6965      	ldr	r5, [r4, #20]
 800a5ae:	444b      	add	r3, r9
 800a5b0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a5b4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a5b8:	106d      	asrs	r5, r5, #1
 800a5ba:	429d      	cmp	r5, r3
 800a5bc:	bf38      	it	cc
 800a5be:	461d      	movcc	r5, r3
 800a5c0:	0553      	lsls	r3, r2, #21
 800a5c2:	d531      	bpl.n	800a628 <__ssputs_r+0xa0>
 800a5c4:	4629      	mov	r1, r5
 800a5c6:	f7ff ff6b 	bl	800a4a0 <_malloc_r>
 800a5ca:	4606      	mov	r6, r0
 800a5cc:	b950      	cbnz	r0, 800a5e4 <__ssputs_r+0x5c>
 800a5ce:	230c      	movs	r3, #12
 800a5d0:	f04f 30ff 	mov.w	r0, #4294967295
 800a5d4:	f8ca 3000 	str.w	r3, [sl]
 800a5d8:	89a3      	ldrh	r3, [r4, #12]
 800a5da:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a5de:	81a3      	strh	r3, [r4, #12]
 800a5e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a5e4:	464a      	mov	r2, r9
 800a5e6:	6921      	ldr	r1, [r4, #16]
 800a5e8:	f7fc fae2 	bl	8006bb0 <memcpy>
 800a5ec:	89a3      	ldrh	r3, [r4, #12]
 800a5ee:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a5f2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a5f6:	81a3      	strh	r3, [r4, #12]
 800a5f8:	6126      	str	r6, [r4, #16]
 800a5fa:	444e      	add	r6, r9
 800a5fc:	6026      	str	r6, [r4, #0]
 800a5fe:	463e      	mov	r6, r7
 800a600:	6165      	str	r5, [r4, #20]
 800a602:	eba5 0509 	sub.w	r5, r5, r9
 800a606:	60a5      	str	r5, [r4, #8]
 800a608:	42be      	cmp	r6, r7
 800a60a:	d900      	bls.n	800a60e <__ssputs_r+0x86>
 800a60c:	463e      	mov	r6, r7
 800a60e:	4632      	mov	r2, r6
 800a610:	4641      	mov	r1, r8
 800a612:	6820      	ldr	r0, [r4, #0]
 800a614:	f000 f97c 	bl	800a910 <memmove>
 800a618:	68a3      	ldr	r3, [r4, #8]
 800a61a:	2000      	movs	r0, #0
 800a61c:	1b9b      	subs	r3, r3, r6
 800a61e:	60a3      	str	r3, [r4, #8]
 800a620:	6823      	ldr	r3, [r4, #0]
 800a622:	4433      	add	r3, r6
 800a624:	6023      	str	r3, [r4, #0]
 800a626:	e7db      	b.n	800a5e0 <__ssputs_r+0x58>
 800a628:	462a      	mov	r2, r5
 800a62a:	f000 f997 	bl	800a95c <_realloc_r>
 800a62e:	4606      	mov	r6, r0
 800a630:	2800      	cmp	r0, #0
 800a632:	d1e1      	bne.n	800a5f8 <__ssputs_r+0x70>
 800a634:	4650      	mov	r0, sl
 800a636:	6921      	ldr	r1, [r4, #16]
 800a638:	f7ff feca 	bl	800a3d0 <_free_r>
 800a63c:	e7c7      	b.n	800a5ce <__ssputs_r+0x46>
	...

0800a640 <_svfiprintf_r>:
 800a640:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a644:	4698      	mov	r8, r3
 800a646:	898b      	ldrh	r3, [r1, #12]
 800a648:	4607      	mov	r7, r0
 800a64a:	061b      	lsls	r3, r3, #24
 800a64c:	460d      	mov	r5, r1
 800a64e:	4614      	mov	r4, r2
 800a650:	b09d      	sub	sp, #116	; 0x74
 800a652:	d50e      	bpl.n	800a672 <_svfiprintf_r+0x32>
 800a654:	690b      	ldr	r3, [r1, #16]
 800a656:	b963      	cbnz	r3, 800a672 <_svfiprintf_r+0x32>
 800a658:	2140      	movs	r1, #64	; 0x40
 800a65a:	f7ff ff21 	bl	800a4a0 <_malloc_r>
 800a65e:	6028      	str	r0, [r5, #0]
 800a660:	6128      	str	r0, [r5, #16]
 800a662:	b920      	cbnz	r0, 800a66e <_svfiprintf_r+0x2e>
 800a664:	230c      	movs	r3, #12
 800a666:	603b      	str	r3, [r7, #0]
 800a668:	f04f 30ff 	mov.w	r0, #4294967295
 800a66c:	e0d1      	b.n	800a812 <_svfiprintf_r+0x1d2>
 800a66e:	2340      	movs	r3, #64	; 0x40
 800a670:	616b      	str	r3, [r5, #20]
 800a672:	2300      	movs	r3, #0
 800a674:	9309      	str	r3, [sp, #36]	; 0x24
 800a676:	2320      	movs	r3, #32
 800a678:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a67c:	2330      	movs	r3, #48	; 0x30
 800a67e:	f04f 0901 	mov.w	r9, #1
 800a682:	f8cd 800c 	str.w	r8, [sp, #12]
 800a686:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800a82c <_svfiprintf_r+0x1ec>
 800a68a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a68e:	4623      	mov	r3, r4
 800a690:	469a      	mov	sl, r3
 800a692:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a696:	b10a      	cbz	r2, 800a69c <_svfiprintf_r+0x5c>
 800a698:	2a25      	cmp	r2, #37	; 0x25
 800a69a:	d1f9      	bne.n	800a690 <_svfiprintf_r+0x50>
 800a69c:	ebba 0b04 	subs.w	fp, sl, r4
 800a6a0:	d00b      	beq.n	800a6ba <_svfiprintf_r+0x7a>
 800a6a2:	465b      	mov	r3, fp
 800a6a4:	4622      	mov	r2, r4
 800a6a6:	4629      	mov	r1, r5
 800a6a8:	4638      	mov	r0, r7
 800a6aa:	f7ff ff6d 	bl	800a588 <__ssputs_r>
 800a6ae:	3001      	adds	r0, #1
 800a6b0:	f000 80aa 	beq.w	800a808 <_svfiprintf_r+0x1c8>
 800a6b4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a6b6:	445a      	add	r2, fp
 800a6b8:	9209      	str	r2, [sp, #36]	; 0x24
 800a6ba:	f89a 3000 	ldrb.w	r3, [sl]
 800a6be:	2b00      	cmp	r3, #0
 800a6c0:	f000 80a2 	beq.w	800a808 <_svfiprintf_r+0x1c8>
 800a6c4:	2300      	movs	r3, #0
 800a6c6:	f04f 32ff 	mov.w	r2, #4294967295
 800a6ca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a6ce:	f10a 0a01 	add.w	sl, sl, #1
 800a6d2:	9304      	str	r3, [sp, #16]
 800a6d4:	9307      	str	r3, [sp, #28]
 800a6d6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a6da:	931a      	str	r3, [sp, #104]	; 0x68
 800a6dc:	4654      	mov	r4, sl
 800a6de:	2205      	movs	r2, #5
 800a6e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a6e4:	4851      	ldr	r0, [pc, #324]	; (800a82c <_svfiprintf_r+0x1ec>)
 800a6e6:	f7ff f999 	bl	8009a1c <memchr>
 800a6ea:	9a04      	ldr	r2, [sp, #16]
 800a6ec:	b9d8      	cbnz	r0, 800a726 <_svfiprintf_r+0xe6>
 800a6ee:	06d0      	lsls	r0, r2, #27
 800a6f0:	bf44      	itt	mi
 800a6f2:	2320      	movmi	r3, #32
 800a6f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a6f8:	0711      	lsls	r1, r2, #28
 800a6fa:	bf44      	itt	mi
 800a6fc:	232b      	movmi	r3, #43	; 0x2b
 800a6fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a702:	f89a 3000 	ldrb.w	r3, [sl]
 800a706:	2b2a      	cmp	r3, #42	; 0x2a
 800a708:	d015      	beq.n	800a736 <_svfiprintf_r+0xf6>
 800a70a:	4654      	mov	r4, sl
 800a70c:	2000      	movs	r0, #0
 800a70e:	f04f 0c0a 	mov.w	ip, #10
 800a712:	9a07      	ldr	r2, [sp, #28]
 800a714:	4621      	mov	r1, r4
 800a716:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a71a:	3b30      	subs	r3, #48	; 0x30
 800a71c:	2b09      	cmp	r3, #9
 800a71e:	d94e      	bls.n	800a7be <_svfiprintf_r+0x17e>
 800a720:	b1b0      	cbz	r0, 800a750 <_svfiprintf_r+0x110>
 800a722:	9207      	str	r2, [sp, #28]
 800a724:	e014      	b.n	800a750 <_svfiprintf_r+0x110>
 800a726:	eba0 0308 	sub.w	r3, r0, r8
 800a72a:	fa09 f303 	lsl.w	r3, r9, r3
 800a72e:	4313      	orrs	r3, r2
 800a730:	46a2      	mov	sl, r4
 800a732:	9304      	str	r3, [sp, #16]
 800a734:	e7d2      	b.n	800a6dc <_svfiprintf_r+0x9c>
 800a736:	9b03      	ldr	r3, [sp, #12]
 800a738:	1d19      	adds	r1, r3, #4
 800a73a:	681b      	ldr	r3, [r3, #0]
 800a73c:	9103      	str	r1, [sp, #12]
 800a73e:	2b00      	cmp	r3, #0
 800a740:	bfbb      	ittet	lt
 800a742:	425b      	neglt	r3, r3
 800a744:	f042 0202 	orrlt.w	r2, r2, #2
 800a748:	9307      	strge	r3, [sp, #28]
 800a74a:	9307      	strlt	r3, [sp, #28]
 800a74c:	bfb8      	it	lt
 800a74e:	9204      	strlt	r2, [sp, #16]
 800a750:	7823      	ldrb	r3, [r4, #0]
 800a752:	2b2e      	cmp	r3, #46	; 0x2e
 800a754:	d10c      	bne.n	800a770 <_svfiprintf_r+0x130>
 800a756:	7863      	ldrb	r3, [r4, #1]
 800a758:	2b2a      	cmp	r3, #42	; 0x2a
 800a75a:	d135      	bne.n	800a7c8 <_svfiprintf_r+0x188>
 800a75c:	9b03      	ldr	r3, [sp, #12]
 800a75e:	3402      	adds	r4, #2
 800a760:	1d1a      	adds	r2, r3, #4
 800a762:	681b      	ldr	r3, [r3, #0]
 800a764:	9203      	str	r2, [sp, #12]
 800a766:	2b00      	cmp	r3, #0
 800a768:	bfb8      	it	lt
 800a76a:	f04f 33ff 	movlt.w	r3, #4294967295
 800a76e:	9305      	str	r3, [sp, #20]
 800a770:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 800a830 <_svfiprintf_r+0x1f0>
 800a774:	2203      	movs	r2, #3
 800a776:	4650      	mov	r0, sl
 800a778:	7821      	ldrb	r1, [r4, #0]
 800a77a:	f7ff f94f 	bl	8009a1c <memchr>
 800a77e:	b140      	cbz	r0, 800a792 <_svfiprintf_r+0x152>
 800a780:	2340      	movs	r3, #64	; 0x40
 800a782:	eba0 000a 	sub.w	r0, r0, sl
 800a786:	fa03 f000 	lsl.w	r0, r3, r0
 800a78a:	9b04      	ldr	r3, [sp, #16]
 800a78c:	3401      	adds	r4, #1
 800a78e:	4303      	orrs	r3, r0
 800a790:	9304      	str	r3, [sp, #16]
 800a792:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a796:	2206      	movs	r2, #6
 800a798:	4826      	ldr	r0, [pc, #152]	; (800a834 <_svfiprintf_r+0x1f4>)
 800a79a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a79e:	f7ff f93d 	bl	8009a1c <memchr>
 800a7a2:	2800      	cmp	r0, #0
 800a7a4:	d038      	beq.n	800a818 <_svfiprintf_r+0x1d8>
 800a7a6:	4b24      	ldr	r3, [pc, #144]	; (800a838 <_svfiprintf_r+0x1f8>)
 800a7a8:	bb1b      	cbnz	r3, 800a7f2 <_svfiprintf_r+0x1b2>
 800a7aa:	9b03      	ldr	r3, [sp, #12]
 800a7ac:	3307      	adds	r3, #7
 800a7ae:	f023 0307 	bic.w	r3, r3, #7
 800a7b2:	3308      	adds	r3, #8
 800a7b4:	9303      	str	r3, [sp, #12]
 800a7b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a7b8:	4433      	add	r3, r6
 800a7ba:	9309      	str	r3, [sp, #36]	; 0x24
 800a7bc:	e767      	b.n	800a68e <_svfiprintf_r+0x4e>
 800a7be:	460c      	mov	r4, r1
 800a7c0:	2001      	movs	r0, #1
 800a7c2:	fb0c 3202 	mla	r2, ip, r2, r3
 800a7c6:	e7a5      	b.n	800a714 <_svfiprintf_r+0xd4>
 800a7c8:	2300      	movs	r3, #0
 800a7ca:	f04f 0c0a 	mov.w	ip, #10
 800a7ce:	4619      	mov	r1, r3
 800a7d0:	3401      	adds	r4, #1
 800a7d2:	9305      	str	r3, [sp, #20]
 800a7d4:	4620      	mov	r0, r4
 800a7d6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a7da:	3a30      	subs	r2, #48	; 0x30
 800a7dc:	2a09      	cmp	r2, #9
 800a7de:	d903      	bls.n	800a7e8 <_svfiprintf_r+0x1a8>
 800a7e0:	2b00      	cmp	r3, #0
 800a7e2:	d0c5      	beq.n	800a770 <_svfiprintf_r+0x130>
 800a7e4:	9105      	str	r1, [sp, #20]
 800a7e6:	e7c3      	b.n	800a770 <_svfiprintf_r+0x130>
 800a7e8:	4604      	mov	r4, r0
 800a7ea:	2301      	movs	r3, #1
 800a7ec:	fb0c 2101 	mla	r1, ip, r1, r2
 800a7f0:	e7f0      	b.n	800a7d4 <_svfiprintf_r+0x194>
 800a7f2:	ab03      	add	r3, sp, #12
 800a7f4:	9300      	str	r3, [sp, #0]
 800a7f6:	462a      	mov	r2, r5
 800a7f8:	4638      	mov	r0, r7
 800a7fa:	4b10      	ldr	r3, [pc, #64]	; (800a83c <_svfiprintf_r+0x1fc>)
 800a7fc:	a904      	add	r1, sp, #16
 800a7fe:	f7fc fa8b 	bl	8006d18 <_printf_float>
 800a802:	1c42      	adds	r2, r0, #1
 800a804:	4606      	mov	r6, r0
 800a806:	d1d6      	bne.n	800a7b6 <_svfiprintf_r+0x176>
 800a808:	89ab      	ldrh	r3, [r5, #12]
 800a80a:	065b      	lsls	r3, r3, #25
 800a80c:	f53f af2c 	bmi.w	800a668 <_svfiprintf_r+0x28>
 800a810:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a812:	b01d      	add	sp, #116	; 0x74
 800a814:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a818:	ab03      	add	r3, sp, #12
 800a81a:	9300      	str	r3, [sp, #0]
 800a81c:	462a      	mov	r2, r5
 800a81e:	4638      	mov	r0, r7
 800a820:	4b06      	ldr	r3, [pc, #24]	; (800a83c <_svfiprintf_r+0x1fc>)
 800a822:	a904      	add	r1, sp, #16
 800a824:	f7fc fd14 	bl	8007250 <_printf_i>
 800a828:	e7eb      	b.n	800a802 <_svfiprintf_r+0x1c2>
 800a82a:	bf00      	nop
 800a82c:	0800bc3c 	.word	0x0800bc3c
 800a830:	0800bc42 	.word	0x0800bc42
 800a834:	0800bc46 	.word	0x0800bc46
 800a838:	08006d19 	.word	0x08006d19
 800a83c:	0800a589 	.word	0x0800a589

0800a840 <nan>:
 800a840:	2000      	movs	r0, #0
 800a842:	4901      	ldr	r1, [pc, #4]	; (800a848 <nan+0x8>)
 800a844:	4770      	bx	lr
 800a846:	bf00      	nop
 800a848:	7ff80000 	.word	0x7ff80000

0800a84c <_sbrk_r>:
 800a84c:	b538      	push	{r3, r4, r5, lr}
 800a84e:	2300      	movs	r3, #0
 800a850:	4d05      	ldr	r5, [pc, #20]	; (800a868 <_sbrk_r+0x1c>)
 800a852:	4604      	mov	r4, r0
 800a854:	4608      	mov	r0, r1
 800a856:	602b      	str	r3, [r5, #0]
 800a858:	f7f7 f922 	bl	8001aa0 <_sbrk>
 800a85c:	1c43      	adds	r3, r0, #1
 800a85e:	d102      	bne.n	800a866 <_sbrk_r+0x1a>
 800a860:	682b      	ldr	r3, [r5, #0]
 800a862:	b103      	cbz	r3, 800a866 <_sbrk_r+0x1a>
 800a864:	6023      	str	r3, [r4, #0]
 800a866:	bd38      	pop	{r3, r4, r5, pc}
 800a868:	200004e8 	.word	0x200004e8

0800a86c <strncmp>:
 800a86c:	4603      	mov	r3, r0
 800a86e:	b510      	push	{r4, lr}
 800a870:	b172      	cbz	r2, 800a890 <strncmp+0x24>
 800a872:	3901      	subs	r1, #1
 800a874:	1884      	adds	r4, r0, r2
 800a876:	f813 0b01 	ldrb.w	r0, [r3], #1
 800a87a:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800a87e:	4290      	cmp	r0, r2
 800a880:	d101      	bne.n	800a886 <strncmp+0x1a>
 800a882:	42a3      	cmp	r3, r4
 800a884:	d101      	bne.n	800a88a <strncmp+0x1e>
 800a886:	1a80      	subs	r0, r0, r2
 800a888:	bd10      	pop	{r4, pc}
 800a88a:	2800      	cmp	r0, #0
 800a88c:	d1f3      	bne.n	800a876 <strncmp+0xa>
 800a88e:	e7fa      	b.n	800a886 <strncmp+0x1a>
 800a890:	4610      	mov	r0, r2
 800a892:	e7f9      	b.n	800a888 <strncmp+0x1c>

0800a894 <__ascii_wctomb>:
 800a894:	4603      	mov	r3, r0
 800a896:	4608      	mov	r0, r1
 800a898:	b141      	cbz	r1, 800a8ac <__ascii_wctomb+0x18>
 800a89a:	2aff      	cmp	r2, #255	; 0xff
 800a89c:	d904      	bls.n	800a8a8 <__ascii_wctomb+0x14>
 800a89e:	228a      	movs	r2, #138	; 0x8a
 800a8a0:	f04f 30ff 	mov.w	r0, #4294967295
 800a8a4:	601a      	str	r2, [r3, #0]
 800a8a6:	4770      	bx	lr
 800a8a8:	2001      	movs	r0, #1
 800a8aa:	700a      	strb	r2, [r1, #0]
 800a8ac:	4770      	bx	lr
	...

0800a8b0 <__assert_func>:
 800a8b0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a8b2:	4614      	mov	r4, r2
 800a8b4:	461a      	mov	r2, r3
 800a8b6:	4b09      	ldr	r3, [pc, #36]	; (800a8dc <__assert_func+0x2c>)
 800a8b8:	4605      	mov	r5, r0
 800a8ba:	681b      	ldr	r3, [r3, #0]
 800a8bc:	68d8      	ldr	r0, [r3, #12]
 800a8be:	b14c      	cbz	r4, 800a8d4 <__assert_func+0x24>
 800a8c0:	4b07      	ldr	r3, [pc, #28]	; (800a8e0 <__assert_func+0x30>)
 800a8c2:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a8c6:	9100      	str	r1, [sp, #0]
 800a8c8:	462b      	mov	r3, r5
 800a8ca:	4906      	ldr	r1, [pc, #24]	; (800a8e4 <__assert_func+0x34>)
 800a8cc:	f000 f80e 	bl	800a8ec <fiprintf>
 800a8d0:	f000 fa8a 	bl	800ade8 <abort>
 800a8d4:	4b04      	ldr	r3, [pc, #16]	; (800a8e8 <__assert_func+0x38>)
 800a8d6:	461c      	mov	r4, r3
 800a8d8:	e7f3      	b.n	800a8c2 <__assert_func+0x12>
 800a8da:	bf00      	nop
 800a8dc:	20000090 	.word	0x20000090
 800a8e0:	0800bc4d 	.word	0x0800bc4d
 800a8e4:	0800bc5a 	.word	0x0800bc5a
 800a8e8:	0800bc88 	.word	0x0800bc88

0800a8ec <fiprintf>:
 800a8ec:	b40e      	push	{r1, r2, r3}
 800a8ee:	b503      	push	{r0, r1, lr}
 800a8f0:	4601      	mov	r1, r0
 800a8f2:	ab03      	add	r3, sp, #12
 800a8f4:	4805      	ldr	r0, [pc, #20]	; (800a90c <fiprintf+0x20>)
 800a8f6:	f853 2b04 	ldr.w	r2, [r3], #4
 800a8fa:	6800      	ldr	r0, [r0, #0]
 800a8fc:	9301      	str	r3, [sp, #4]
 800a8fe:	f000 f883 	bl	800aa08 <_vfiprintf_r>
 800a902:	b002      	add	sp, #8
 800a904:	f85d eb04 	ldr.w	lr, [sp], #4
 800a908:	b003      	add	sp, #12
 800a90a:	4770      	bx	lr
 800a90c:	20000090 	.word	0x20000090

0800a910 <memmove>:
 800a910:	4288      	cmp	r0, r1
 800a912:	b510      	push	{r4, lr}
 800a914:	eb01 0402 	add.w	r4, r1, r2
 800a918:	d902      	bls.n	800a920 <memmove+0x10>
 800a91a:	4284      	cmp	r4, r0
 800a91c:	4623      	mov	r3, r4
 800a91e:	d807      	bhi.n	800a930 <memmove+0x20>
 800a920:	1e43      	subs	r3, r0, #1
 800a922:	42a1      	cmp	r1, r4
 800a924:	d008      	beq.n	800a938 <memmove+0x28>
 800a926:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a92a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a92e:	e7f8      	b.n	800a922 <memmove+0x12>
 800a930:	4601      	mov	r1, r0
 800a932:	4402      	add	r2, r0
 800a934:	428a      	cmp	r2, r1
 800a936:	d100      	bne.n	800a93a <memmove+0x2a>
 800a938:	bd10      	pop	{r4, pc}
 800a93a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a93e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a942:	e7f7      	b.n	800a934 <memmove+0x24>

0800a944 <__malloc_lock>:
 800a944:	4801      	ldr	r0, [pc, #4]	; (800a94c <__malloc_lock+0x8>)
 800a946:	f000 bc0b 	b.w	800b160 <__retarget_lock_acquire_recursive>
 800a94a:	bf00      	nop
 800a94c:	200004ec 	.word	0x200004ec

0800a950 <__malloc_unlock>:
 800a950:	4801      	ldr	r0, [pc, #4]	; (800a958 <__malloc_unlock+0x8>)
 800a952:	f000 bc06 	b.w	800b162 <__retarget_lock_release_recursive>
 800a956:	bf00      	nop
 800a958:	200004ec 	.word	0x200004ec

0800a95c <_realloc_r>:
 800a95c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a960:	4680      	mov	r8, r0
 800a962:	4614      	mov	r4, r2
 800a964:	460e      	mov	r6, r1
 800a966:	b921      	cbnz	r1, 800a972 <_realloc_r+0x16>
 800a968:	4611      	mov	r1, r2
 800a96a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a96e:	f7ff bd97 	b.w	800a4a0 <_malloc_r>
 800a972:	b92a      	cbnz	r2, 800a980 <_realloc_r+0x24>
 800a974:	f7ff fd2c 	bl	800a3d0 <_free_r>
 800a978:	4625      	mov	r5, r4
 800a97a:	4628      	mov	r0, r5
 800a97c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a980:	f000 fc56 	bl	800b230 <_malloc_usable_size_r>
 800a984:	4284      	cmp	r4, r0
 800a986:	4607      	mov	r7, r0
 800a988:	d802      	bhi.n	800a990 <_realloc_r+0x34>
 800a98a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a98e:	d812      	bhi.n	800a9b6 <_realloc_r+0x5a>
 800a990:	4621      	mov	r1, r4
 800a992:	4640      	mov	r0, r8
 800a994:	f7ff fd84 	bl	800a4a0 <_malloc_r>
 800a998:	4605      	mov	r5, r0
 800a99a:	2800      	cmp	r0, #0
 800a99c:	d0ed      	beq.n	800a97a <_realloc_r+0x1e>
 800a99e:	42bc      	cmp	r4, r7
 800a9a0:	4622      	mov	r2, r4
 800a9a2:	4631      	mov	r1, r6
 800a9a4:	bf28      	it	cs
 800a9a6:	463a      	movcs	r2, r7
 800a9a8:	f7fc f902 	bl	8006bb0 <memcpy>
 800a9ac:	4631      	mov	r1, r6
 800a9ae:	4640      	mov	r0, r8
 800a9b0:	f7ff fd0e 	bl	800a3d0 <_free_r>
 800a9b4:	e7e1      	b.n	800a97a <_realloc_r+0x1e>
 800a9b6:	4635      	mov	r5, r6
 800a9b8:	e7df      	b.n	800a97a <_realloc_r+0x1e>

0800a9ba <__sfputc_r>:
 800a9ba:	6893      	ldr	r3, [r2, #8]
 800a9bc:	b410      	push	{r4}
 800a9be:	3b01      	subs	r3, #1
 800a9c0:	2b00      	cmp	r3, #0
 800a9c2:	6093      	str	r3, [r2, #8]
 800a9c4:	da07      	bge.n	800a9d6 <__sfputc_r+0x1c>
 800a9c6:	6994      	ldr	r4, [r2, #24]
 800a9c8:	42a3      	cmp	r3, r4
 800a9ca:	db01      	blt.n	800a9d0 <__sfputc_r+0x16>
 800a9cc:	290a      	cmp	r1, #10
 800a9ce:	d102      	bne.n	800a9d6 <__sfputc_r+0x1c>
 800a9d0:	bc10      	pop	{r4}
 800a9d2:	f000 b949 	b.w	800ac68 <__swbuf_r>
 800a9d6:	6813      	ldr	r3, [r2, #0]
 800a9d8:	1c58      	adds	r0, r3, #1
 800a9da:	6010      	str	r0, [r2, #0]
 800a9dc:	7019      	strb	r1, [r3, #0]
 800a9de:	4608      	mov	r0, r1
 800a9e0:	bc10      	pop	{r4}
 800a9e2:	4770      	bx	lr

0800a9e4 <__sfputs_r>:
 800a9e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a9e6:	4606      	mov	r6, r0
 800a9e8:	460f      	mov	r7, r1
 800a9ea:	4614      	mov	r4, r2
 800a9ec:	18d5      	adds	r5, r2, r3
 800a9ee:	42ac      	cmp	r4, r5
 800a9f0:	d101      	bne.n	800a9f6 <__sfputs_r+0x12>
 800a9f2:	2000      	movs	r0, #0
 800a9f4:	e007      	b.n	800aa06 <__sfputs_r+0x22>
 800a9f6:	463a      	mov	r2, r7
 800a9f8:	4630      	mov	r0, r6
 800a9fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a9fe:	f7ff ffdc 	bl	800a9ba <__sfputc_r>
 800aa02:	1c43      	adds	r3, r0, #1
 800aa04:	d1f3      	bne.n	800a9ee <__sfputs_r+0xa>
 800aa06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800aa08 <_vfiprintf_r>:
 800aa08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa0c:	460d      	mov	r5, r1
 800aa0e:	4614      	mov	r4, r2
 800aa10:	4698      	mov	r8, r3
 800aa12:	4606      	mov	r6, r0
 800aa14:	b09d      	sub	sp, #116	; 0x74
 800aa16:	b118      	cbz	r0, 800aa20 <_vfiprintf_r+0x18>
 800aa18:	6983      	ldr	r3, [r0, #24]
 800aa1a:	b90b      	cbnz	r3, 800aa20 <_vfiprintf_r+0x18>
 800aa1c:	f000 fb02 	bl	800b024 <__sinit>
 800aa20:	4b89      	ldr	r3, [pc, #548]	; (800ac48 <_vfiprintf_r+0x240>)
 800aa22:	429d      	cmp	r5, r3
 800aa24:	d11b      	bne.n	800aa5e <_vfiprintf_r+0x56>
 800aa26:	6875      	ldr	r5, [r6, #4]
 800aa28:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800aa2a:	07d9      	lsls	r1, r3, #31
 800aa2c:	d405      	bmi.n	800aa3a <_vfiprintf_r+0x32>
 800aa2e:	89ab      	ldrh	r3, [r5, #12]
 800aa30:	059a      	lsls	r2, r3, #22
 800aa32:	d402      	bmi.n	800aa3a <_vfiprintf_r+0x32>
 800aa34:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800aa36:	f000 fb93 	bl	800b160 <__retarget_lock_acquire_recursive>
 800aa3a:	89ab      	ldrh	r3, [r5, #12]
 800aa3c:	071b      	lsls	r3, r3, #28
 800aa3e:	d501      	bpl.n	800aa44 <_vfiprintf_r+0x3c>
 800aa40:	692b      	ldr	r3, [r5, #16]
 800aa42:	b9eb      	cbnz	r3, 800aa80 <_vfiprintf_r+0x78>
 800aa44:	4629      	mov	r1, r5
 800aa46:	4630      	mov	r0, r6
 800aa48:	f000 f960 	bl	800ad0c <__swsetup_r>
 800aa4c:	b1c0      	cbz	r0, 800aa80 <_vfiprintf_r+0x78>
 800aa4e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800aa50:	07dc      	lsls	r4, r3, #31
 800aa52:	d50e      	bpl.n	800aa72 <_vfiprintf_r+0x6a>
 800aa54:	f04f 30ff 	mov.w	r0, #4294967295
 800aa58:	b01d      	add	sp, #116	; 0x74
 800aa5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa5e:	4b7b      	ldr	r3, [pc, #492]	; (800ac4c <_vfiprintf_r+0x244>)
 800aa60:	429d      	cmp	r5, r3
 800aa62:	d101      	bne.n	800aa68 <_vfiprintf_r+0x60>
 800aa64:	68b5      	ldr	r5, [r6, #8]
 800aa66:	e7df      	b.n	800aa28 <_vfiprintf_r+0x20>
 800aa68:	4b79      	ldr	r3, [pc, #484]	; (800ac50 <_vfiprintf_r+0x248>)
 800aa6a:	429d      	cmp	r5, r3
 800aa6c:	bf08      	it	eq
 800aa6e:	68f5      	ldreq	r5, [r6, #12]
 800aa70:	e7da      	b.n	800aa28 <_vfiprintf_r+0x20>
 800aa72:	89ab      	ldrh	r3, [r5, #12]
 800aa74:	0598      	lsls	r0, r3, #22
 800aa76:	d4ed      	bmi.n	800aa54 <_vfiprintf_r+0x4c>
 800aa78:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800aa7a:	f000 fb72 	bl	800b162 <__retarget_lock_release_recursive>
 800aa7e:	e7e9      	b.n	800aa54 <_vfiprintf_r+0x4c>
 800aa80:	2300      	movs	r3, #0
 800aa82:	9309      	str	r3, [sp, #36]	; 0x24
 800aa84:	2320      	movs	r3, #32
 800aa86:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800aa8a:	2330      	movs	r3, #48	; 0x30
 800aa8c:	f04f 0901 	mov.w	r9, #1
 800aa90:	f8cd 800c 	str.w	r8, [sp, #12]
 800aa94:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 800ac54 <_vfiprintf_r+0x24c>
 800aa98:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800aa9c:	4623      	mov	r3, r4
 800aa9e:	469a      	mov	sl, r3
 800aaa0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800aaa4:	b10a      	cbz	r2, 800aaaa <_vfiprintf_r+0xa2>
 800aaa6:	2a25      	cmp	r2, #37	; 0x25
 800aaa8:	d1f9      	bne.n	800aa9e <_vfiprintf_r+0x96>
 800aaaa:	ebba 0b04 	subs.w	fp, sl, r4
 800aaae:	d00b      	beq.n	800aac8 <_vfiprintf_r+0xc0>
 800aab0:	465b      	mov	r3, fp
 800aab2:	4622      	mov	r2, r4
 800aab4:	4629      	mov	r1, r5
 800aab6:	4630      	mov	r0, r6
 800aab8:	f7ff ff94 	bl	800a9e4 <__sfputs_r>
 800aabc:	3001      	adds	r0, #1
 800aabe:	f000 80aa 	beq.w	800ac16 <_vfiprintf_r+0x20e>
 800aac2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800aac4:	445a      	add	r2, fp
 800aac6:	9209      	str	r2, [sp, #36]	; 0x24
 800aac8:	f89a 3000 	ldrb.w	r3, [sl]
 800aacc:	2b00      	cmp	r3, #0
 800aace:	f000 80a2 	beq.w	800ac16 <_vfiprintf_r+0x20e>
 800aad2:	2300      	movs	r3, #0
 800aad4:	f04f 32ff 	mov.w	r2, #4294967295
 800aad8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800aadc:	f10a 0a01 	add.w	sl, sl, #1
 800aae0:	9304      	str	r3, [sp, #16]
 800aae2:	9307      	str	r3, [sp, #28]
 800aae4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800aae8:	931a      	str	r3, [sp, #104]	; 0x68
 800aaea:	4654      	mov	r4, sl
 800aaec:	2205      	movs	r2, #5
 800aaee:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aaf2:	4858      	ldr	r0, [pc, #352]	; (800ac54 <_vfiprintf_r+0x24c>)
 800aaf4:	f7fe ff92 	bl	8009a1c <memchr>
 800aaf8:	9a04      	ldr	r2, [sp, #16]
 800aafa:	b9d8      	cbnz	r0, 800ab34 <_vfiprintf_r+0x12c>
 800aafc:	06d1      	lsls	r1, r2, #27
 800aafe:	bf44      	itt	mi
 800ab00:	2320      	movmi	r3, #32
 800ab02:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ab06:	0713      	lsls	r3, r2, #28
 800ab08:	bf44      	itt	mi
 800ab0a:	232b      	movmi	r3, #43	; 0x2b
 800ab0c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ab10:	f89a 3000 	ldrb.w	r3, [sl]
 800ab14:	2b2a      	cmp	r3, #42	; 0x2a
 800ab16:	d015      	beq.n	800ab44 <_vfiprintf_r+0x13c>
 800ab18:	4654      	mov	r4, sl
 800ab1a:	2000      	movs	r0, #0
 800ab1c:	f04f 0c0a 	mov.w	ip, #10
 800ab20:	9a07      	ldr	r2, [sp, #28]
 800ab22:	4621      	mov	r1, r4
 800ab24:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ab28:	3b30      	subs	r3, #48	; 0x30
 800ab2a:	2b09      	cmp	r3, #9
 800ab2c:	d94e      	bls.n	800abcc <_vfiprintf_r+0x1c4>
 800ab2e:	b1b0      	cbz	r0, 800ab5e <_vfiprintf_r+0x156>
 800ab30:	9207      	str	r2, [sp, #28]
 800ab32:	e014      	b.n	800ab5e <_vfiprintf_r+0x156>
 800ab34:	eba0 0308 	sub.w	r3, r0, r8
 800ab38:	fa09 f303 	lsl.w	r3, r9, r3
 800ab3c:	4313      	orrs	r3, r2
 800ab3e:	46a2      	mov	sl, r4
 800ab40:	9304      	str	r3, [sp, #16]
 800ab42:	e7d2      	b.n	800aaea <_vfiprintf_r+0xe2>
 800ab44:	9b03      	ldr	r3, [sp, #12]
 800ab46:	1d19      	adds	r1, r3, #4
 800ab48:	681b      	ldr	r3, [r3, #0]
 800ab4a:	9103      	str	r1, [sp, #12]
 800ab4c:	2b00      	cmp	r3, #0
 800ab4e:	bfbb      	ittet	lt
 800ab50:	425b      	neglt	r3, r3
 800ab52:	f042 0202 	orrlt.w	r2, r2, #2
 800ab56:	9307      	strge	r3, [sp, #28]
 800ab58:	9307      	strlt	r3, [sp, #28]
 800ab5a:	bfb8      	it	lt
 800ab5c:	9204      	strlt	r2, [sp, #16]
 800ab5e:	7823      	ldrb	r3, [r4, #0]
 800ab60:	2b2e      	cmp	r3, #46	; 0x2e
 800ab62:	d10c      	bne.n	800ab7e <_vfiprintf_r+0x176>
 800ab64:	7863      	ldrb	r3, [r4, #1]
 800ab66:	2b2a      	cmp	r3, #42	; 0x2a
 800ab68:	d135      	bne.n	800abd6 <_vfiprintf_r+0x1ce>
 800ab6a:	9b03      	ldr	r3, [sp, #12]
 800ab6c:	3402      	adds	r4, #2
 800ab6e:	1d1a      	adds	r2, r3, #4
 800ab70:	681b      	ldr	r3, [r3, #0]
 800ab72:	9203      	str	r2, [sp, #12]
 800ab74:	2b00      	cmp	r3, #0
 800ab76:	bfb8      	it	lt
 800ab78:	f04f 33ff 	movlt.w	r3, #4294967295
 800ab7c:	9305      	str	r3, [sp, #20]
 800ab7e:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 800ac58 <_vfiprintf_r+0x250>
 800ab82:	2203      	movs	r2, #3
 800ab84:	4650      	mov	r0, sl
 800ab86:	7821      	ldrb	r1, [r4, #0]
 800ab88:	f7fe ff48 	bl	8009a1c <memchr>
 800ab8c:	b140      	cbz	r0, 800aba0 <_vfiprintf_r+0x198>
 800ab8e:	2340      	movs	r3, #64	; 0x40
 800ab90:	eba0 000a 	sub.w	r0, r0, sl
 800ab94:	fa03 f000 	lsl.w	r0, r3, r0
 800ab98:	9b04      	ldr	r3, [sp, #16]
 800ab9a:	3401      	adds	r4, #1
 800ab9c:	4303      	orrs	r3, r0
 800ab9e:	9304      	str	r3, [sp, #16]
 800aba0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aba4:	2206      	movs	r2, #6
 800aba6:	482d      	ldr	r0, [pc, #180]	; (800ac5c <_vfiprintf_r+0x254>)
 800aba8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800abac:	f7fe ff36 	bl	8009a1c <memchr>
 800abb0:	2800      	cmp	r0, #0
 800abb2:	d03f      	beq.n	800ac34 <_vfiprintf_r+0x22c>
 800abb4:	4b2a      	ldr	r3, [pc, #168]	; (800ac60 <_vfiprintf_r+0x258>)
 800abb6:	bb1b      	cbnz	r3, 800ac00 <_vfiprintf_r+0x1f8>
 800abb8:	9b03      	ldr	r3, [sp, #12]
 800abba:	3307      	adds	r3, #7
 800abbc:	f023 0307 	bic.w	r3, r3, #7
 800abc0:	3308      	adds	r3, #8
 800abc2:	9303      	str	r3, [sp, #12]
 800abc4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800abc6:	443b      	add	r3, r7
 800abc8:	9309      	str	r3, [sp, #36]	; 0x24
 800abca:	e767      	b.n	800aa9c <_vfiprintf_r+0x94>
 800abcc:	460c      	mov	r4, r1
 800abce:	2001      	movs	r0, #1
 800abd0:	fb0c 3202 	mla	r2, ip, r2, r3
 800abd4:	e7a5      	b.n	800ab22 <_vfiprintf_r+0x11a>
 800abd6:	2300      	movs	r3, #0
 800abd8:	f04f 0c0a 	mov.w	ip, #10
 800abdc:	4619      	mov	r1, r3
 800abde:	3401      	adds	r4, #1
 800abe0:	9305      	str	r3, [sp, #20]
 800abe2:	4620      	mov	r0, r4
 800abe4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800abe8:	3a30      	subs	r2, #48	; 0x30
 800abea:	2a09      	cmp	r2, #9
 800abec:	d903      	bls.n	800abf6 <_vfiprintf_r+0x1ee>
 800abee:	2b00      	cmp	r3, #0
 800abf0:	d0c5      	beq.n	800ab7e <_vfiprintf_r+0x176>
 800abf2:	9105      	str	r1, [sp, #20]
 800abf4:	e7c3      	b.n	800ab7e <_vfiprintf_r+0x176>
 800abf6:	4604      	mov	r4, r0
 800abf8:	2301      	movs	r3, #1
 800abfa:	fb0c 2101 	mla	r1, ip, r1, r2
 800abfe:	e7f0      	b.n	800abe2 <_vfiprintf_r+0x1da>
 800ac00:	ab03      	add	r3, sp, #12
 800ac02:	9300      	str	r3, [sp, #0]
 800ac04:	462a      	mov	r2, r5
 800ac06:	4630      	mov	r0, r6
 800ac08:	4b16      	ldr	r3, [pc, #88]	; (800ac64 <_vfiprintf_r+0x25c>)
 800ac0a:	a904      	add	r1, sp, #16
 800ac0c:	f7fc f884 	bl	8006d18 <_printf_float>
 800ac10:	4607      	mov	r7, r0
 800ac12:	1c78      	adds	r0, r7, #1
 800ac14:	d1d6      	bne.n	800abc4 <_vfiprintf_r+0x1bc>
 800ac16:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ac18:	07d9      	lsls	r1, r3, #31
 800ac1a:	d405      	bmi.n	800ac28 <_vfiprintf_r+0x220>
 800ac1c:	89ab      	ldrh	r3, [r5, #12]
 800ac1e:	059a      	lsls	r2, r3, #22
 800ac20:	d402      	bmi.n	800ac28 <_vfiprintf_r+0x220>
 800ac22:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ac24:	f000 fa9d 	bl	800b162 <__retarget_lock_release_recursive>
 800ac28:	89ab      	ldrh	r3, [r5, #12]
 800ac2a:	065b      	lsls	r3, r3, #25
 800ac2c:	f53f af12 	bmi.w	800aa54 <_vfiprintf_r+0x4c>
 800ac30:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ac32:	e711      	b.n	800aa58 <_vfiprintf_r+0x50>
 800ac34:	ab03      	add	r3, sp, #12
 800ac36:	9300      	str	r3, [sp, #0]
 800ac38:	462a      	mov	r2, r5
 800ac3a:	4630      	mov	r0, r6
 800ac3c:	4b09      	ldr	r3, [pc, #36]	; (800ac64 <_vfiprintf_r+0x25c>)
 800ac3e:	a904      	add	r1, sp, #16
 800ac40:	f7fc fb06 	bl	8007250 <_printf_i>
 800ac44:	e7e4      	b.n	800ac10 <_vfiprintf_r+0x208>
 800ac46:	bf00      	nop
 800ac48:	0800bcac 	.word	0x0800bcac
 800ac4c:	0800bccc 	.word	0x0800bccc
 800ac50:	0800bc8c 	.word	0x0800bc8c
 800ac54:	0800bc3c 	.word	0x0800bc3c
 800ac58:	0800bc42 	.word	0x0800bc42
 800ac5c:	0800bc46 	.word	0x0800bc46
 800ac60:	08006d19 	.word	0x08006d19
 800ac64:	0800a9e5 	.word	0x0800a9e5

0800ac68 <__swbuf_r>:
 800ac68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ac6a:	460e      	mov	r6, r1
 800ac6c:	4614      	mov	r4, r2
 800ac6e:	4605      	mov	r5, r0
 800ac70:	b118      	cbz	r0, 800ac7a <__swbuf_r+0x12>
 800ac72:	6983      	ldr	r3, [r0, #24]
 800ac74:	b90b      	cbnz	r3, 800ac7a <__swbuf_r+0x12>
 800ac76:	f000 f9d5 	bl	800b024 <__sinit>
 800ac7a:	4b21      	ldr	r3, [pc, #132]	; (800ad00 <__swbuf_r+0x98>)
 800ac7c:	429c      	cmp	r4, r3
 800ac7e:	d12b      	bne.n	800acd8 <__swbuf_r+0x70>
 800ac80:	686c      	ldr	r4, [r5, #4]
 800ac82:	69a3      	ldr	r3, [r4, #24]
 800ac84:	60a3      	str	r3, [r4, #8]
 800ac86:	89a3      	ldrh	r3, [r4, #12]
 800ac88:	071a      	lsls	r2, r3, #28
 800ac8a:	d52f      	bpl.n	800acec <__swbuf_r+0x84>
 800ac8c:	6923      	ldr	r3, [r4, #16]
 800ac8e:	b36b      	cbz	r3, 800acec <__swbuf_r+0x84>
 800ac90:	6923      	ldr	r3, [r4, #16]
 800ac92:	6820      	ldr	r0, [r4, #0]
 800ac94:	b2f6      	uxtb	r6, r6
 800ac96:	1ac0      	subs	r0, r0, r3
 800ac98:	6963      	ldr	r3, [r4, #20]
 800ac9a:	4637      	mov	r7, r6
 800ac9c:	4283      	cmp	r3, r0
 800ac9e:	dc04      	bgt.n	800acaa <__swbuf_r+0x42>
 800aca0:	4621      	mov	r1, r4
 800aca2:	4628      	mov	r0, r5
 800aca4:	f000 f92a 	bl	800aefc <_fflush_r>
 800aca8:	bb30      	cbnz	r0, 800acf8 <__swbuf_r+0x90>
 800acaa:	68a3      	ldr	r3, [r4, #8]
 800acac:	3001      	adds	r0, #1
 800acae:	3b01      	subs	r3, #1
 800acb0:	60a3      	str	r3, [r4, #8]
 800acb2:	6823      	ldr	r3, [r4, #0]
 800acb4:	1c5a      	adds	r2, r3, #1
 800acb6:	6022      	str	r2, [r4, #0]
 800acb8:	701e      	strb	r6, [r3, #0]
 800acba:	6963      	ldr	r3, [r4, #20]
 800acbc:	4283      	cmp	r3, r0
 800acbe:	d004      	beq.n	800acca <__swbuf_r+0x62>
 800acc0:	89a3      	ldrh	r3, [r4, #12]
 800acc2:	07db      	lsls	r3, r3, #31
 800acc4:	d506      	bpl.n	800acd4 <__swbuf_r+0x6c>
 800acc6:	2e0a      	cmp	r6, #10
 800acc8:	d104      	bne.n	800acd4 <__swbuf_r+0x6c>
 800acca:	4621      	mov	r1, r4
 800accc:	4628      	mov	r0, r5
 800acce:	f000 f915 	bl	800aefc <_fflush_r>
 800acd2:	b988      	cbnz	r0, 800acf8 <__swbuf_r+0x90>
 800acd4:	4638      	mov	r0, r7
 800acd6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800acd8:	4b0a      	ldr	r3, [pc, #40]	; (800ad04 <__swbuf_r+0x9c>)
 800acda:	429c      	cmp	r4, r3
 800acdc:	d101      	bne.n	800ace2 <__swbuf_r+0x7a>
 800acde:	68ac      	ldr	r4, [r5, #8]
 800ace0:	e7cf      	b.n	800ac82 <__swbuf_r+0x1a>
 800ace2:	4b09      	ldr	r3, [pc, #36]	; (800ad08 <__swbuf_r+0xa0>)
 800ace4:	429c      	cmp	r4, r3
 800ace6:	bf08      	it	eq
 800ace8:	68ec      	ldreq	r4, [r5, #12]
 800acea:	e7ca      	b.n	800ac82 <__swbuf_r+0x1a>
 800acec:	4621      	mov	r1, r4
 800acee:	4628      	mov	r0, r5
 800acf0:	f000 f80c 	bl	800ad0c <__swsetup_r>
 800acf4:	2800      	cmp	r0, #0
 800acf6:	d0cb      	beq.n	800ac90 <__swbuf_r+0x28>
 800acf8:	f04f 37ff 	mov.w	r7, #4294967295
 800acfc:	e7ea      	b.n	800acd4 <__swbuf_r+0x6c>
 800acfe:	bf00      	nop
 800ad00:	0800bcac 	.word	0x0800bcac
 800ad04:	0800bccc 	.word	0x0800bccc
 800ad08:	0800bc8c 	.word	0x0800bc8c

0800ad0c <__swsetup_r>:
 800ad0c:	4b32      	ldr	r3, [pc, #200]	; (800add8 <__swsetup_r+0xcc>)
 800ad0e:	b570      	push	{r4, r5, r6, lr}
 800ad10:	681d      	ldr	r5, [r3, #0]
 800ad12:	4606      	mov	r6, r0
 800ad14:	460c      	mov	r4, r1
 800ad16:	b125      	cbz	r5, 800ad22 <__swsetup_r+0x16>
 800ad18:	69ab      	ldr	r3, [r5, #24]
 800ad1a:	b913      	cbnz	r3, 800ad22 <__swsetup_r+0x16>
 800ad1c:	4628      	mov	r0, r5
 800ad1e:	f000 f981 	bl	800b024 <__sinit>
 800ad22:	4b2e      	ldr	r3, [pc, #184]	; (800addc <__swsetup_r+0xd0>)
 800ad24:	429c      	cmp	r4, r3
 800ad26:	d10f      	bne.n	800ad48 <__swsetup_r+0x3c>
 800ad28:	686c      	ldr	r4, [r5, #4]
 800ad2a:	89a3      	ldrh	r3, [r4, #12]
 800ad2c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ad30:	0719      	lsls	r1, r3, #28
 800ad32:	d42c      	bmi.n	800ad8e <__swsetup_r+0x82>
 800ad34:	06dd      	lsls	r5, r3, #27
 800ad36:	d411      	bmi.n	800ad5c <__swsetup_r+0x50>
 800ad38:	2309      	movs	r3, #9
 800ad3a:	6033      	str	r3, [r6, #0]
 800ad3c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800ad40:	f04f 30ff 	mov.w	r0, #4294967295
 800ad44:	81a3      	strh	r3, [r4, #12]
 800ad46:	e03e      	b.n	800adc6 <__swsetup_r+0xba>
 800ad48:	4b25      	ldr	r3, [pc, #148]	; (800ade0 <__swsetup_r+0xd4>)
 800ad4a:	429c      	cmp	r4, r3
 800ad4c:	d101      	bne.n	800ad52 <__swsetup_r+0x46>
 800ad4e:	68ac      	ldr	r4, [r5, #8]
 800ad50:	e7eb      	b.n	800ad2a <__swsetup_r+0x1e>
 800ad52:	4b24      	ldr	r3, [pc, #144]	; (800ade4 <__swsetup_r+0xd8>)
 800ad54:	429c      	cmp	r4, r3
 800ad56:	bf08      	it	eq
 800ad58:	68ec      	ldreq	r4, [r5, #12]
 800ad5a:	e7e6      	b.n	800ad2a <__swsetup_r+0x1e>
 800ad5c:	0758      	lsls	r0, r3, #29
 800ad5e:	d512      	bpl.n	800ad86 <__swsetup_r+0x7a>
 800ad60:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ad62:	b141      	cbz	r1, 800ad76 <__swsetup_r+0x6a>
 800ad64:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ad68:	4299      	cmp	r1, r3
 800ad6a:	d002      	beq.n	800ad72 <__swsetup_r+0x66>
 800ad6c:	4630      	mov	r0, r6
 800ad6e:	f7ff fb2f 	bl	800a3d0 <_free_r>
 800ad72:	2300      	movs	r3, #0
 800ad74:	6363      	str	r3, [r4, #52]	; 0x34
 800ad76:	89a3      	ldrh	r3, [r4, #12]
 800ad78:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800ad7c:	81a3      	strh	r3, [r4, #12]
 800ad7e:	2300      	movs	r3, #0
 800ad80:	6063      	str	r3, [r4, #4]
 800ad82:	6923      	ldr	r3, [r4, #16]
 800ad84:	6023      	str	r3, [r4, #0]
 800ad86:	89a3      	ldrh	r3, [r4, #12]
 800ad88:	f043 0308 	orr.w	r3, r3, #8
 800ad8c:	81a3      	strh	r3, [r4, #12]
 800ad8e:	6923      	ldr	r3, [r4, #16]
 800ad90:	b94b      	cbnz	r3, 800ada6 <__swsetup_r+0x9a>
 800ad92:	89a3      	ldrh	r3, [r4, #12]
 800ad94:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800ad98:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ad9c:	d003      	beq.n	800ada6 <__swsetup_r+0x9a>
 800ad9e:	4621      	mov	r1, r4
 800ada0:	4630      	mov	r0, r6
 800ada2:	f000 fa05 	bl	800b1b0 <__smakebuf_r>
 800ada6:	89a0      	ldrh	r0, [r4, #12]
 800ada8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800adac:	f010 0301 	ands.w	r3, r0, #1
 800adb0:	d00a      	beq.n	800adc8 <__swsetup_r+0xbc>
 800adb2:	2300      	movs	r3, #0
 800adb4:	60a3      	str	r3, [r4, #8]
 800adb6:	6963      	ldr	r3, [r4, #20]
 800adb8:	425b      	negs	r3, r3
 800adba:	61a3      	str	r3, [r4, #24]
 800adbc:	6923      	ldr	r3, [r4, #16]
 800adbe:	b943      	cbnz	r3, 800add2 <__swsetup_r+0xc6>
 800adc0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800adc4:	d1ba      	bne.n	800ad3c <__swsetup_r+0x30>
 800adc6:	bd70      	pop	{r4, r5, r6, pc}
 800adc8:	0781      	lsls	r1, r0, #30
 800adca:	bf58      	it	pl
 800adcc:	6963      	ldrpl	r3, [r4, #20]
 800adce:	60a3      	str	r3, [r4, #8]
 800add0:	e7f4      	b.n	800adbc <__swsetup_r+0xb0>
 800add2:	2000      	movs	r0, #0
 800add4:	e7f7      	b.n	800adc6 <__swsetup_r+0xba>
 800add6:	bf00      	nop
 800add8:	20000090 	.word	0x20000090
 800addc:	0800bcac 	.word	0x0800bcac
 800ade0:	0800bccc 	.word	0x0800bccc
 800ade4:	0800bc8c 	.word	0x0800bc8c

0800ade8 <abort>:
 800ade8:	2006      	movs	r0, #6
 800adea:	b508      	push	{r3, lr}
 800adec:	f000 fa50 	bl	800b290 <raise>
 800adf0:	2001      	movs	r0, #1
 800adf2:	f7f6 fde2 	bl	80019ba <_exit>
	...

0800adf8 <__sflush_r>:
 800adf8:	898a      	ldrh	r2, [r1, #12]
 800adfa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800adfc:	4605      	mov	r5, r0
 800adfe:	0710      	lsls	r0, r2, #28
 800ae00:	460c      	mov	r4, r1
 800ae02:	d457      	bmi.n	800aeb4 <__sflush_r+0xbc>
 800ae04:	684b      	ldr	r3, [r1, #4]
 800ae06:	2b00      	cmp	r3, #0
 800ae08:	dc04      	bgt.n	800ae14 <__sflush_r+0x1c>
 800ae0a:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800ae0c:	2b00      	cmp	r3, #0
 800ae0e:	dc01      	bgt.n	800ae14 <__sflush_r+0x1c>
 800ae10:	2000      	movs	r0, #0
 800ae12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ae14:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ae16:	2e00      	cmp	r6, #0
 800ae18:	d0fa      	beq.n	800ae10 <__sflush_r+0x18>
 800ae1a:	2300      	movs	r3, #0
 800ae1c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800ae20:	682f      	ldr	r7, [r5, #0]
 800ae22:	602b      	str	r3, [r5, #0]
 800ae24:	d032      	beq.n	800ae8c <__sflush_r+0x94>
 800ae26:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800ae28:	89a3      	ldrh	r3, [r4, #12]
 800ae2a:	075a      	lsls	r2, r3, #29
 800ae2c:	d505      	bpl.n	800ae3a <__sflush_r+0x42>
 800ae2e:	6863      	ldr	r3, [r4, #4]
 800ae30:	1ac0      	subs	r0, r0, r3
 800ae32:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800ae34:	b10b      	cbz	r3, 800ae3a <__sflush_r+0x42>
 800ae36:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800ae38:	1ac0      	subs	r0, r0, r3
 800ae3a:	2300      	movs	r3, #0
 800ae3c:	4602      	mov	r2, r0
 800ae3e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ae40:	4628      	mov	r0, r5
 800ae42:	6a21      	ldr	r1, [r4, #32]
 800ae44:	47b0      	blx	r6
 800ae46:	1c43      	adds	r3, r0, #1
 800ae48:	89a3      	ldrh	r3, [r4, #12]
 800ae4a:	d106      	bne.n	800ae5a <__sflush_r+0x62>
 800ae4c:	6829      	ldr	r1, [r5, #0]
 800ae4e:	291d      	cmp	r1, #29
 800ae50:	d82c      	bhi.n	800aeac <__sflush_r+0xb4>
 800ae52:	4a29      	ldr	r2, [pc, #164]	; (800aef8 <__sflush_r+0x100>)
 800ae54:	40ca      	lsrs	r2, r1
 800ae56:	07d6      	lsls	r6, r2, #31
 800ae58:	d528      	bpl.n	800aeac <__sflush_r+0xb4>
 800ae5a:	2200      	movs	r2, #0
 800ae5c:	6062      	str	r2, [r4, #4]
 800ae5e:	6922      	ldr	r2, [r4, #16]
 800ae60:	04d9      	lsls	r1, r3, #19
 800ae62:	6022      	str	r2, [r4, #0]
 800ae64:	d504      	bpl.n	800ae70 <__sflush_r+0x78>
 800ae66:	1c42      	adds	r2, r0, #1
 800ae68:	d101      	bne.n	800ae6e <__sflush_r+0x76>
 800ae6a:	682b      	ldr	r3, [r5, #0]
 800ae6c:	b903      	cbnz	r3, 800ae70 <__sflush_r+0x78>
 800ae6e:	6560      	str	r0, [r4, #84]	; 0x54
 800ae70:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ae72:	602f      	str	r7, [r5, #0]
 800ae74:	2900      	cmp	r1, #0
 800ae76:	d0cb      	beq.n	800ae10 <__sflush_r+0x18>
 800ae78:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ae7c:	4299      	cmp	r1, r3
 800ae7e:	d002      	beq.n	800ae86 <__sflush_r+0x8e>
 800ae80:	4628      	mov	r0, r5
 800ae82:	f7ff faa5 	bl	800a3d0 <_free_r>
 800ae86:	2000      	movs	r0, #0
 800ae88:	6360      	str	r0, [r4, #52]	; 0x34
 800ae8a:	e7c2      	b.n	800ae12 <__sflush_r+0x1a>
 800ae8c:	6a21      	ldr	r1, [r4, #32]
 800ae8e:	2301      	movs	r3, #1
 800ae90:	4628      	mov	r0, r5
 800ae92:	47b0      	blx	r6
 800ae94:	1c41      	adds	r1, r0, #1
 800ae96:	d1c7      	bne.n	800ae28 <__sflush_r+0x30>
 800ae98:	682b      	ldr	r3, [r5, #0]
 800ae9a:	2b00      	cmp	r3, #0
 800ae9c:	d0c4      	beq.n	800ae28 <__sflush_r+0x30>
 800ae9e:	2b1d      	cmp	r3, #29
 800aea0:	d001      	beq.n	800aea6 <__sflush_r+0xae>
 800aea2:	2b16      	cmp	r3, #22
 800aea4:	d101      	bne.n	800aeaa <__sflush_r+0xb2>
 800aea6:	602f      	str	r7, [r5, #0]
 800aea8:	e7b2      	b.n	800ae10 <__sflush_r+0x18>
 800aeaa:	89a3      	ldrh	r3, [r4, #12]
 800aeac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800aeb0:	81a3      	strh	r3, [r4, #12]
 800aeb2:	e7ae      	b.n	800ae12 <__sflush_r+0x1a>
 800aeb4:	690f      	ldr	r7, [r1, #16]
 800aeb6:	2f00      	cmp	r7, #0
 800aeb8:	d0aa      	beq.n	800ae10 <__sflush_r+0x18>
 800aeba:	0793      	lsls	r3, r2, #30
 800aebc:	bf18      	it	ne
 800aebe:	2300      	movne	r3, #0
 800aec0:	680e      	ldr	r6, [r1, #0]
 800aec2:	bf08      	it	eq
 800aec4:	694b      	ldreq	r3, [r1, #20]
 800aec6:	1bf6      	subs	r6, r6, r7
 800aec8:	600f      	str	r7, [r1, #0]
 800aeca:	608b      	str	r3, [r1, #8]
 800aecc:	2e00      	cmp	r6, #0
 800aece:	dd9f      	ble.n	800ae10 <__sflush_r+0x18>
 800aed0:	4633      	mov	r3, r6
 800aed2:	463a      	mov	r2, r7
 800aed4:	4628      	mov	r0, r5
 800aed6:	6a21      	ldr	r1, [r4, #32]
 800aed8:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 800aedc:	47e0      	blx	ip
 800aede:	2800      	cmp	r0, #0
 800aee0:	dc06      	bgt.n	800aef0 <__sflush_r+0xf8>
 800aee2:	89a3      	ldrh	r3, [r4, #12]
 800aee4:	f04f 30ff 	mov.w	r0, #4294967295
 800aee8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800aeec:	81a3      	strh	r3, [r4, #12]
 800aeee:	e790      	b.n	800ae12 <__sflush_r+0x1a>
 800aef0:	4407      	add	r7, r0
 800aef2:	1a36      	subs	r6, r6, r0
 800aef4:	e7ea      	b.n	800aecc <__sflush_r+0xd4>
 800aef6:	bf00      	nop
 800aef8:	20400001 	.word	0x20400001

0800aefc <_fflush_r>:
 800aefc:	b538      	push	{r3, r4, r5, lr}
 800aefe:	690b      	ldr	r3, [r1, #16]
 800af00:	4605      	mov	r5, r0
 800af02:	460c      	mov	r4, r1
 800af04:	b913      	cbnz	r3, 800af0c <_fflush_r+0x10>
 800af06:	2500      	movs	r5, #0
 800af08:	4628      	mov	r0, r5
 800af0a:	bd38      	pop	{r3, r4, r5, pc}
 800af0c:	b118      	cbz	r0, 800af16 <_fflush_r+0x1a>
 800af0e:	6983      	ldr	r3, [r0, #24]
 800af10:	b90b      	cbnz	r3, 800af16 <_fflush_r+0x1a>
 800af12:	f000 f887 	bl	800b024 <__sinit>
 800af16:	4b14      	ldr	r3, [pc, #80]	; (800af68 <_fflush_r+0x6c>)
 800af18:	429c      	cmp	r4, r3
 800af1a:	d11b      	bne.n	800af54 <_fflush_r+0x58>
 800af1c:	686c      	ldr	r4, [r5, #4]
 800af1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800af22:	2b00      	cmp	r3, #0
 800af24:	d0ef      	beq.n	800af06 <_fflush_r+0xa>
 800af26:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800af28:	07d0      	lsls	r0, r2, #31
 800af2a:	d404      	bmi.n	800af36 <_fflush_r+0x3a>
 800af2c:	0599      	lsls	r1, r3, #22
 800af2e:	d402      	bmi.n	800af36 <_fflush_r+0x3a>
 800af30:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800af32:	f000 f915 	bl	800b160 <__retarget_lock_acquire_recursive>
 800af36:	4628      	mov	r0, r5
 800af38:	4621      	mov	r1, r4
 800af3a:	f7ff ff5d 	bl	800adf8 <__sflush_r>
 800af3e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800af40:	4605      	mov	r5, r0
 800af42:	07da      	lsls	r2, r3, #31
 800af44:	d4e0      	bmi.n	800af08 <_fflush_r+0xc>
 800af46:	89a3      	ldrh	r3, [r4, #12]
 800af48:	059b      	lsls	r3, r3, #22
 800af4a:	d4dd      	bmi.n	800af08 <_fflush_r+0xc>
 800af4c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800af4e:	f000 f908 	bl	800b162 <__retarget_lock_release_recursive>
 800af52:	e7d9      	b.n	800af08 <_fflush_r+0xc>
 800af54:	4b05      	ldr	r3, [pc, #20]	; (800af6c <_fflush_r+0x70>)
 800af56:	429c      	cmp	r4, r3
 800af58:	d101      	bne.n	800af5e <_fflush_r+0x62>
 800af5a:	68ac      	ldr	r4, [r5, #8]
 800af5c:	e7df      	b.n	800af1e <_fflush_r+0x22>
 800af5e:	4b04      	ldr	r3, [pc, #16]	; (800af70 <_fflush_r+0x74>)
 800af60:	429c      	cmp	r4, r3
 800af62:	bf08      	it	eq
 800af64:	68ec      	ldreq	r4, [r5, #12]
 800af66:	e7da      	b.n	800af1e <_fflush_r+0x22>
 800af68:	0800bcac 	.word	0x0800bcac
 800af6c:	0800bccc 	.word	0x0800bccc
 800af70:	0800bc8c 	.word	0x0800bc8c

0800af74 <std>:
 800af74:	2300      	movs	r3, #0
 800af76:	b510      	push	{r4, lr}
 800af78:	4604      	mov	r4, r0
 800af7a:	e9c0 3300 	strd	r3, r3, [r0]
 800af7e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800af82:	6083      	str	r3, [r0, #8]
 800af84:	8181      	strh	r1, [r0, #12]
 800af86:	6643      	str	r3, [r0, #100]	; 0x64
 800af88:	81c2      	strh	r2, [r0, #14]
 800af8a:	6183      	str	r3, [r0, #24]
 800af8c:	4619      	mov	r1, r3
 800af8e:	2208      	movs	r2, #8
 800af90:	305c      	adds	r0, #92	; 0x5c
 800af92:	f7fb fe1b 	bl	8006bcc <memset>
 800af96:	4b05      	ldr	r3, [pc, #20]	; (800afac <std+0x38>)
 800af98:	6224      	str	r4, [r4, #32]
 800af9a:	6263      	str	r3, [r4, #36]	; 0x24
 800af9c:	4b04      	ldr	r3, [pc, #16]	; (800afb0 <std+0x3c>)
 800af9e:	62a3      	str	r3, [r4, #40]	; 0x28
 800afa0:	4b04      	ldr	r3, [pc, #16]	; (800afb4 <std+0x40>)
 800afa2:	62e3      	str	r3, [r4, #44]	; 0x2c
 800afa4:	4b04      	ldr	r3, [pc, #16]	; (800afb8 <std+0x44>)
 800afa6:	6323      	str	r3, [r4, #48]	; 0x30
 800afa8:	bd10      	pop	{r4, pc}
 800afaa:	bf00      	nop
 800afac:	0800b2c9 	.word	0x0800b2c9
 800afb0:	0800b2eb 	.word	0x0800b2eb
 800afb4:	0800b323 	.word	0x0800b323
 800afb8:	0800b347 	.word	0x0800b347

0800afbc <_cleanup_r>:
 800afbc:	4901      	ldr	r1, [pc, #4]	; (800afc4 <_cleanup_r+0x8>)
 800afbe:	f000 b8af 	b.w	800b120 <_fwalk_reent>
 800afc2:	bf00      	nop
 800afc4:	0800aefd 	.word	0x0800aefd

0800afc8 <__sfmoreglue>:
 800afc8:	2268      	movs	r2, #104	; 0x68
 800afca:	b570      	push	{r4, r5, r6, lr}
 800afcc:	1e4d      	subs	r5, r1, #1
 800afce:	4355      	muls	r5, r2
 800afd0:	460e      	mov	r6, r1
 800afd2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800afd6:	f7ff fa63 	bl	800a4a0 <_malloc_r>
 800afda:	4604      	mov	r4, r0
 800afdc:	b140      	cbz	r0, 800aff0 <__sfmoreglue+0x28>
 800afde:	2100      	movs	r1, #0
 800afe0:	e9c0 1600 	strd	r1, r6, [r0]
 800afe4:	300c      	adds	r0, #12
 800afe6:	60a0      	str	r0, [r4, #8]
 800afe8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800afec:	f7fb fdee 	bl	8006bcc <memset>
 800aff0:	4620      	mov	r0, r4
 800aff2:	bd70      	pop	{r4, r5, r6, pc}

0800aff4 <__sfp_lock_acquire>:
 800aff4:	4801      	ldr	r0, [pc, #4]	; (800affc <__sfp_lock_acquire+0x8>)
 800aff6:	f000 b8b3 	b.w	800b160 <__retarget_lock_acquire_recursive>
 800affa:	bf00      	nop
 800affc:	200004ed 	.word	0x200004ed

0800b000 <__sfp_lock_release>:
 800b000:	4801      	ldr	r0, [pc, #4]	; (800b008 <__sfp_lock_release+0x8>)
 800b002:	f000 b8ae 	b.w	800b162 <__retarget_lock_release_recursive>
 800b006:	bf00      	nop
 800b008:	200004ed 	.word	0x200004ed

0800b00c <__sinit_lock_acquire>:
 800b00c:	4801      	ldr	r0, [pc, #4]	; (800b014 <__sinit_lock_acquire+0x8>)
 800b00e:	f000 b8a7 	b.w	800b160 <__retarget_lock_acquire_recursive>
 800b012:	bf00      	nop
 800b014:	200004ee 	.word	0x200004ee

0800b018 <__sinit_lock_release>:
 800b018:	4801      	ldr	r0, [pc, #4]	; (800b020 <__sinit_lock_release+0x8>)
 800b01a:	f000 b8a2 	b.w	800b162 <__retarget_lock_release_recursive>
 800b01e:	bf00      	nop
 800b020:	200004ee 	.word	0x200004ee

0800b024 <__sinit>:
 800b024:	b510      	push	{r4, lr}
 800b026:	4604      	mov	r4, r0
 800b028:	f7ff fff0 	bl	800b00c <__sinit_lock_acquire>
 800b02c:	69a3      	ldr	r3, [r4, #24]
 800b02e:	b11b      	cbz	r3, 800b038 <__sinit+0x14>
 800b030:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b034:	f7ff bff0 	b.w	800b018 <__sinit_lock_release>
 800b038:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800b03c:	6523      	str	r3, [r4, #80]	; 0x50
 800b03e:	4b13      	ldr	r3, [pc, #76]	; (800b08c <__sinit+0x68>)
 800b040:	4a13      	ldr	r2, [pc, #76]	; (800b090 <__sinit+0x6c>)
 800b042:	681b      	ldr	r3, [r3, #0]
 800b044:	62a2      	str	r2, [r4, #40]	; 0x28
 800b046:	42a3      	cmp	r3, r4
 800b048:	bf08      	it	eq
 800b04a:	2301      	moveq	r3, #1
 800b04c:	4620      	mov	r0, r4
 800b04e:	bf08      	it	eq
 800b050:	61a3      	streq	r3, [r4, #24]
 800b052:	f000 f81f 	bl	800b094 <__sfp>
 800b056:	6060      	str	r0, [r4, #4]
 800b058:	4620      	mov	r0, r4
 800b05a:	f000 f81b 	bl	800b094 <__sfp>
 800b05e:	60a0      	str	r0, [r4, #8]
 800b060:	4620      	mov	r0, r4
 800b062:	f000 f817 	bl	800b094 <__sfp>
 800b066:	2200      	movs	r2, #0
 800b068:	2104      	movs	r1, #4
 800b06a:	60e0      	str	r0, [r4, #12]
 800b06c:	6860      	ldr	r0, [r4, #4]
 800b06e:	f7ff ff81 	bl	800af74 <std>
 800b072:	2201      	movs	r2, #1
 800b074:	2109      	movs	r1, #9
 800b076:	68a0      	ldr	r0, [r4, #8]
 800b078:	f7ff ff7c 	bl	800af74 <std>
 800b07c:	2202      	movs	r2, #2
 800b07e:	2112      	movs	r1, #18
 800b080:	68e0      	ldr	r0, [r4, #12]
 800b082:	f7ff ff77 	bl	800af74 <std>
 800b086:	2301      	movs	r3, #1
 800b088:	61a3      	str	r3, [r4, #24]
 800b08a:	e7d1      	b.n	800b030 <__sinit+0xc>
 800b08c:	0800b844 	.word	0x0800b844
 800b090:	0800afbd 	.word	0x0800afbd

0800b094 <__sfp>:
 800b094:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b096:	4607      	mov	r7, r0
 800b098:	f7ff ffac 	bl	800aff4 <__sfp_lock_acquire>
 800b09c:	4b1e      	ldr	r3, [pc, #120]	; (800b118 <__sfp+0x84>)
 800b09e:	681e      	ldr	r6, [r3, #0]
 800b0a0:	69b3      	ldr	r3, [r6, #24]
 800b0a2:	b913      	cbnz	r3, 800b0aa <__sfp+0x16>
 800b0a4:	4630      	mov	r0, r6
 800b0a6:	f7ff ffbd 	bl	800b024 <__sinit>
 800b0aa:	3648      	adds	r6, #72	; 0x48
 800b0ac:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800b0b0:	3b01      	subs	r3, #1
 800b0b2:	d503      	bpl.n	800b0bc <__sfp+0x28>
 800b0b4:	6833      	ldr	r3, [r6, #0]
 800b0b6:	b30b      	cbz	r3, 800b0fc <__sfp+0x68>
 800b0b8:	6836      	ldr	r6, [r6, #0]
 800b0ba:	e7f7      	b.n	800b0ac <__sfp+0x18>
 800b0bc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800b0c0:	b9d5      	cbnz	r5, 800b0f8 <__sfp+0x64>
 800b0c2:	4b16      	ldr	r3, [pc, #88]	; (800b11c <__sfp+0x88>)
 800b0c4:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b0c8:	60e3      	str	r3, [r4, #12]
 800b0ca:	6665      	str	r5, [r4, #100]	; 0x64
 800b0cc:	f000 f847 	bl	800b15e <__retarget_lock_init_recursive>
 800b0d0:	f7ff ff96 	bl	800b000 <__sfp_lock_release>
 800b0d4:	2208      	movs	r2, #8
 800b0d6:	4629      	mov	r1, r5
 800b0d8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800b0dc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800b0e0:	6025      	str	r5, [r4, #0]
 800b0e2:	61a5      	str	r5, [r4, #24]
 800b0e4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800b0e8:	f7fb fd70 	bl	8006bcc <memset>
 800b0ec:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800b0f0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800b0f4:	4620      	mov	r0, r4
 800b0f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b0f8:	3468      	adds	r4, #104	; 0x68
 800b0fa:	e7d9      	b.n	800b0b0 <__sfp+0x1c>
 800b0fc:	2104      	movs	r1, #4
 800b0fe:	4638      	mov	r0, r7
 800b100:	f7ff ff62 	bl	800afc8 <__sfmoreglue>
 800b104:	4604      	mov	r4, r0
 800b106:	6030      	str	r0, [r6, #0]
 800b108:	2800      	cmp	r0, #0
 800b10a:	d1d5      	bne.n	800b0b8 <__sfp+0x24>
 800b10c:	f7ff ff78 	bl	800b000 <__sfp_lock_release>
 800b110:	230c      	movs	r3, #12
 800b112:	603b      	str	r3, [r7, #0]
 800b114:	e7ee      	b.n	800b0f4 <__sfp+0x60>
 800b116:	bf00      	nop
 800b118:	0800b844 	.word	0x0800b844
 800b11c:	ffff0001 	.word	0xffff0001

0800b120 <_fwalk_reent>:
 800b120:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b124:	4606      	mov	r6, r0
 800b126:	4688      	mov	r8, r1
 800b128:	2700      	movs	r7, #0
 800b12a:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800b12e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b132:	f1b9 0901 	subs.w	r9, r9, #1
 800b136:	d505      	bpl.n	800b144 <_fwalk_reent+0x24>
 800b138:	6824      	ldr	r4, [r4, #0]
 800b13a:	2c00      	cmp	r4, #0
 800b13c:	d1f7      	bne.n	800b12e <_fwalk_reent+0xe>
 800b13e:	4638      	mov	r0, r7
 800b140:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b144:	89ab      	ldrh	r3, [r5, #12]
 800b146:	2b01      	cmp	r3, #1
 800b148:	d907      	bls.n	800b15a <_fwalk_reent+0x3a>
 800b14a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b14e:	3301      	adds	r3, #1
 800b150:	d003      	beq.n	800b15a <_fwalk_reent+0x3a>
 800b152:	4629      	mov	r1, r5
 800b154:	4630      	mov	r0, r6
 800b156:	47c0      	blx	r8
 800b158:	4307      	orrs	r7, r0
 800b15a:	3568      	adds	r5, #104	; 0x68
 800b15c:	e7e9      	b.n	800b132 <_fwalk_reent+0x12>

0800b15e <__retarget_lock_init_recursive>:
 800b15e:	4770      	bx	lr

0800b160 <__retarget_lock_acquire_recursive>:
 800b160:	4770      	bx	lr

0800b162 <__retarget_lock_release_recursive>:
 800b162:	4770      	bx	lr

0800b164 <__swhatbuf_r>:
 800b164:	b570      	push	{r4, r5, r6, lr}
 800b166:	460e      	mov	r6, r1
 800b168:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b16c:	4614      	mov	r4, r2
 800b16e:	2900      	cmp	r1, #0
 800b170:	461d      	mov	r5, r3
 800b172:	b096      	sub	sp, #88	; 0x58
 800b174:	da08      	bge.n	800b188 <__swhatbuf_r+0x24>
 800b176:	2200      	movs	r2, #0
 800b178:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800b17c:	602a      	str	r2, [r5, #0]
 800b17e:	061a      	lsls	r2, r3, #24
 800b180:	d410      	bmi.n	800b1a4 <__swhatbuf_r+0x40>
 800b182:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b186:	e00e      	b.n	800b1a6 <__swhatbuf_r+0x42>
 800b188:	466a      	mov	r2, sp
 800b18a:	f000 f903 	bl	800b394 <_fstat_r>
 800b18e:	2800      	cmp	r0, #0
 800b190:	dbf1      	blt.n	800b176 <__swhatbuf_r+0x12>
 800b192:	9a01      	ldr	r2, [sp, #4]
 800b194:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800b198:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800b19c:	425a      	negs	r2, r3
 800b19e:	415a      	adcs	r2, r3
 800b1a0:	602a      	str	r2, [r5, #0]
 800b1a2:	e7ee      	b.n	800b182 <__swhatbuf_r+0x1e>
 800b1a4:	2340      	movs	r3, #64	; 0x40
 800b1a6:	2000      	movs	r0, #0
 800b1a8:	6023      	str	r3, [r4, #0]
 800b1aa:	b016      	add	sp, #88	; 0x58
 800b1ac:	bd70      	pop	{r4, r5, r6, pc}
	...

0800b1b0 <__smakebuf_r>:
 800b1b0:	898b      	ldrh	r3, [r1, #12]
 800b1b2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b1b4:	079d      	lsls	r5, r3, #30
 800b1b6:	4606      	mov	r6, r0
 800b1b8:	460c      	mov	r4, r1
 800b1ba:	d507      	bpl.n	800b1cc <__smakebuf_r+0x1c>
 800b1bc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b1c0:	6023      	str	r3, [r4, #0]
 800b1c2:	6123      	str	r3, [r4, #16]
 800b1c4:	2301      	movs	r3, #1
 800b1c6:	6163      	str	r3, [r4, #20]
 800b1c8:	b002      	add	sp, #8
 800b1ca:	bd70      	pop	{r4, r5, r6, pc}
 800b1cc:	466a      	mov	r2, sp
 800b1ce:	ab01      	add	r3, sp, #4
 800b1d0:	f7ff ffc8 	bl	800b164 <__swhatbuf_r>
 800b1d4:	9900      	ldr	r1, [sp, #0]
 800b1d6:	4605      	mov	r5, r0
 800b1d8:	4630      	mov	r0, r6
 800b1da:	f7ff f961 	bl	800a4a0 <_malloc_r>
 800b1de:	b948      	cbnz	r0, 800b1f4 <__smakebuf_r+0x44>
 800b1e0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b1e4:	059a      	lsls	r2, r3, #22
 800b1e6:	d4ef      	bmi.n	800b1c8 <__smakebuf_r+0x18>
 800b1e8:	f023 0303 	bic.w	r3, r3, #3
 800b1ec:	f043 0302 	orr.w	r3, r3, #2
 800b1f0:	81a3      	strh	r3, [r4, #12]
 800b1f2:	e7e3      	b.n	800b1bc <__smakebuf_r+0xc>
 800b1f4:	4b0d      	ldr	r3, [pc, #52]	; (800b22c <__smakebuf_r+0x7c>)
 800b1f6:	62b3      	str	r3, [r6, #40]	; 0x28
 800b1f8:	89a3      	ldrh	r3, [r4, #12]
 800b1fa:	6020      	str	r0, [r4, #0]
 800b1fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b200:	81a3      	strh	r3, [r4, #12]
 800b202:	9b00      	ldr	r3, [sp, #0]
 800b204:	6120      	str	r0, [r4, #16]
 800b206:	6163      	str	r3, [r4, #20]
 800b208:	9b01      	ldr	r3, [sp, #4]
 800b20a:	b15b      	cbz	r3, 800b224 <__smakebuf_r+0x74>
 800b20c:	4630      	mov	r0, r6
 800b20e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b212:	f000 f8d1 	bl	800b3b8 <_isatty_r>
 800b216:	b128      	cbz	r0, 800b224 <__smakebuf_r+0x74>
 800b218:	89a3      	ldrh	r3, [r4, #12]
 800b21a:	f023 0303 	bic.w	r3, r3, #3
 800b21e:	f043 0301 	orr.w	r3, r3, #1
 800b222:	81a3      	strh	r3, [r4, #12]
 800b224:	89a0      	ldrh	r0, [r4, #12]
 800b226:	4305      	orrs	r5, r0
 800b228:	81a5      	strh	r5, [r4, #12]
 800b22a:	e7cd      	b.n	800b1c8 <__smakebuf_r+0x18>
 800b22c:	0800afbd 	.word	0x0800afbd

0800b230 <_malloc_usable_size_r>:
 800b230:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b234:	1f18      	subs	r0, r3, #4
 800b236:	2b00      	cmp	r3, #0
 800b238:	bfbc      	itt	lt
 800b23a:	580b      	ldrlt	r3, [r1, r0]
 800b23c:	18c0      	addlt	r0, r0, r3
 800b23e:	4770      	bx	lr

0800b240 <_raise_r>:
 800b240:	291f      	cmp	r1, #31
 800b242:	b538      	push	{r3, r4, r5, lr}
 800b244:	4604      	mov	r4, r0
 800b246:	460d      	mov	r5, r1
 800b248:	d904      	bls.n	800b254 <_raise_r+0x14>
 800b24a:	2316      	movs	r3, #22
 800b24c:	6003      	str	r3, [r0, #0]
 800b24e:	f04f 30ff 	mov.w	r0, #4294967295
 800b252:	bd38      	pop	{r3, r4, r5, pc}
 800b254:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800b256:	b112      	cbz	r2, 800b25e <_raise_r+0x1e>
 800b258:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b25c:	b94b      	cbnz	r3, 800b272 <_raise_r+0x32>
 800b25e:	4620      	mov	r0, r4
 800b260:	f000 f830 	bl	800b2c4 <_getpid_r>
 800b264:	462a      	mov	r2, r5
 800b266:	4601      	mov	r1, r0
 800b268:	4620      	mov	r0, r4
 800b26a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b26e:	f000 b817 	b.w	800b2a0 <_kill_r>
 800b272:	2b01      	cmp	r3, #1
 800b274:	d00a      	beq.n	800b28c <_raise_r+0x4c>
 800b276:	1c59      	adds	r1, r3, #1
 800b278:	d103      	bne.n	800b282 <_raise_r+0x42>
 800b27a:	2316      	movs	r3, #22
 800b27c:	6003      	str	r3, [r0, #0]
 800b27e:	2001      	movs	r0, #1
 800b280:	e7e7      	b.n	800b252 <_raise_r+0x12>
 800b282:	2400      	movs	r4, #0
 800b284:	4628      	mov	r0, r5
 800b286:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b28a:	4798      	blx	r3
 800b28c:	2000      	movs	r0, #0
 800b28e:	e7e0      	b.n	800b252 <_raise_r+0x12>

0800b290 <raise>:
 800b290:	4b02      	ldr	r3, [pc, #8]	; (800b29c <raise+0xc>)
 800b292:	4601      	mov	r1, r0
 800b294:	6818      	ldr	r0, [r3, #0]
 800b296:	f7ff bfd3 	b.w	800b240 <_raise_r>
 800b29a:	bf00      	nop
 800b29c:	20000090 	.word	0x20000090

0800b2a0 <_kill_r>:
 800b2a0:	b538      	push	{r3, r4, r5, lr}
 800b2a2:	2300      	movs	r3, #0
 800b2a4:	4d06      	ldr	r5, [pc, #24]	; (800b2c0 <_kill_r+0x20>)
 800b2a6:	4604      	mov	r4, r0
 800b2a8:	4608      	mov	r0, r1
 800b2aa:	4611      	mov	r1, r2
 800b2ac:	602b      	str	r3, [r5, #0]
 800b2ae:	f7f6 fb74 	bl	800199a <_kill>
 800b2b2:	1c43      	adds	r3, r0, #1
 800b2b4:	d102      	bne.n	800b2bc <_kill_r+0x1c>
 800b2b6:	682b      	ldr	r3, [r5, #0]
 800b2b8:	b103      	cbz	r3, 800b2bc <_kill_r+0x1c>
 800b2ba:	6023      	str	r3, [r4, #0]
 800b2bc:	bd38      	pop	{r3, r4, r5, pc}
 800b2be:	bf00      	nop
 800b2c0:	200004e8 	.word	0x200004e8

0800b2c4 <_getpid_r>:
 800b2c4:	f7f6 bb62 	b.w	800198c <_getpid>

0800b2c8 <__sread>:
 800b2c8:	b510      	push	{r4, lr}
 800b2ca:	460c      	mov	r4, r1
 800b2cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b2d0:	f000 f894 	bl	800b3fc <_read_r>
 800b2d4:	2800      	cmp	r0, #0
 800b2d6:	bfab      	itete	ge
 800b2d8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b2da:	89a3      	ldrhlt	r3, [r4, #12]
 800b2dc:	181b      	addge	r3, r3, r0
 800b2de:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b2e2:	bfac      	ite	ge
 800b2e4:	6563      	strge	r3, [r4, #84]	; 0x54
 800b2e6:	81a3      	strhlt	r3, [r4, #12]
 800b2e8:	bd10      	pop	{r4, pc}

0800b2ea <__swrite>:
 800b2ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b2ee:	461f      	mov	r7, r3
 800b2f0:	898b      	ldrh	r3, [r1, #12]
 800b2f2:	4605      	mov	r5, r0
 800b2f4:	05db      	lsls	r3, r3, #23
 800b2f6:	460c      	mov	r4, r1
 800b2f8:	4616      	mov	r6, r2
 800b2fa:	d505      	bpl.n	800b308 <__swrite+0x1e>
 800b2fc:	2302      	movs	r3, #2
 800b2fe:	2200      	movs	r2, #0
 800b300:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b304:	f000 f868 	bl	800b3d8 <_lseek_r>
 800b308:	89a3      	ldrh	r3, [r4, #12]
 800b30a:	4632      	mov	r2, r6
 800b30c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b310:	81a3      	strh	r3, [r4, #12]
 800b312:	4628      	mov	r0, r5
 800b314:	463b      	mov	r3, r7
 800b316:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b31a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b31e:	f000 b817 	b.w	800b350 <_write_r>

0800b322 <__sseek>:
 800b322:	b510      	push	{r4, lr}
 800b324:	460c      	mov	r4, r1
 800b326:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b32a:	f000 f855 	bl	800b3d8 <_lseek_r>
 800b32e:	1c43      	adds	r3, r0, #1
 800b330:	89a3      	ldrh	r3, [r4, #12]
 800b332:	bf15      	itete	ne
 800b334:	6560      	strne	r0, [r4, #84]	; 0x54
 800b336:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b33a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b33e:	81a3      	strheq	r3, [r4, #12]
 800b340:	bf18      	it	ne
 800b342:	81a3      	strhne	r3, [r4, #12]
 800b344:	bd10      	pop	{r4, pc}

0800b346 <__sclose>:
 800b346:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b34a:	f000 b813 	b.w	800b374 <_close_r>
	...

0800b350 <_write_r>:
 800b350:	b538      	push	{r3, r4, r5, lr}
 800b352:	4604      	mov	r4, r0
 800b354:	4608      	mov	r0, r1
 800b356:	4611      	mov	r1, r2
 800b358:	2200      	movs	r2, #0
 800b35a:	4d05      	ldr	r5, [pc, #20]	; (800b370 <_write_r+0x20>)
 800b35c:	602a      	str	r2, [r5, #0]
 800b35e:	461a      	mov	r2, r3
 800b360:	f7f6 fb52 	bl	8001a08 <_write>
 800b364:	1c43      	adds	r3, r0, #1
 800b366:	d102      	bne.n	800b36e <_write_r+0x1e>
 800b368:	682b      	ldr	r3, [r5, #0]
 800b36a:	b103      	cbz	r3, 800b36e <_write_r+0x1e>
 800b36c:	6023      	str	r3, [r4, #0]
 800b36e:	bd38      	pop	{r3, r4, r5, pc}
 800b370:	200004e8 	.word	0x200004e8

0800b374 <_close_r>:
 800b374:	b538      	push	{r3, r4, r5, lr}
 800b376:	2300      	movs	r3, #0
 800b378:	4d05      	ldr	r5, [pc, #20]	; (800b390 <_close_r+0x1c>)
 800b37a:	4604      	mov	r4, r0
 800b37c:	4608      	mov	r0, r1
 800b37e:	602b      	str	r3, [r5, #0]
 800b380:	f7f6 fb5e 	bl	8001a40 <_close>
 800b384:	1c43      	adds	r3, r0, #1
 800b386:	d102      	bne.n	800b38e <_close_r+0x1a>
 800b388:	682b      	ldr	r3, [r5, #0]
 800b38a:	b103      	cbz	r3, 800b38e <_close_r+0x1a>
 800b38c:	6023      	str	r3, [r4, #0]
 800b38e:	bd38      	pop	{r3, r4, r5, pc}
 800b390:	200004e8 	.word	0x200004e8

0800b394 <_fstat_r>:
 800b394:	b538      	push	{r3, r4, r5, lr}
 800b396:	2300      	movs	r3, #0
 800b398:	4d06      	ldr	r5, [pc, #24]	; (800b3b4 <_fstat_r+0x20>)
 800b39a:	4604      	mov	r4, r0
 800b39c:	4608      	mov	r0, r1
 800b39e:	4611      	mov	r1, r2
 800b3a0:	602b      	str	r3, [r5, #0]
 800b3a2:	f7f6 fb58 	bl	8001a56 <_fstat>
 800b3a6:	1c43      	adds	r3, r0, #1
 800b3a8:	d102      	bne.n	800b3b0 <_fstat_r+0x1c>
 800b3aa:	682b      	ldr	r3, [r5, #0]
 800b3ac:	b103      	cbz	r3, 800b3b0 <_fstat_r+0x1c>
 800b3ae:	6023      	str	r3, [r4, #0]
 800b3b0:	bd38      	pop	{r3, r4, r5, pc}
 800b3b2:	bf00      	nop
 800b3b4:	200004e8 	.word	0x200004e8

0800b3b8 <_isatty_r>:
 800b3b8:	b538      	push	{r3, r4, r5, lr}
 800b3ba:	2300      	movs	r3, #0
 800b3bc:	4d05      	ldr	r5, [pc, #20]	; (800b3d4 <_isatty_r+0x1c>)
 800b3be:	4604      	mov	r4, r0
 800b3c0:	4608      	mov	r0, r1
 800b3c2:	602b      	str	r3, [r5, #0]
 800b3c4:	f7f6 fb56 	bl	8001a74 <_isatty>
 800b3c8:	1c43      	adds	r3, r0, #1
 800b3ca:	d102      	bne.n	800b3d2 <_isatty_r+0x1a>
 800b3cc:	682b      	ldr	r3, [r5, #0]
 800b3ce:	b103      	cbz	r3, 800b3d2 <_isatty_r+0x1a>
 800b3d0:	6023      	str	r3, [r4, #0]
 800b3d2:	bd38      	pop	{r3, r4, r5, pc}
 800b3d4:	200004e8 	.word	0x200004e8

0800b3d8 <_lseek_r>:
 800b3d8:	b538      	push	{r3, r4, r5, lr}
 800b3da:	4604      	mov	r4, r0
 800b3dc:	4608      	mov	r0, r1
 800b3de:	4611      	mov	r1, r2
 800b3e0:	2200      	movs	r2, #0
 800b3e2:	4d05      	ldr	r5, [pc, #20]	; (800b3f8 <_lseek_r+0x20>)
 800b3e4:	602a      	str	r2, [r5, #0]
 800b3e6:	461a      	mov	r2, r3
 800b3e8:	f7f6 fb4e 	bl	8001a88 <_lseek>
 800b3ec:	1c43      	adds	r3, r0, #1
 800b3ee:	d102      	bne.n	800b3f6 <_lseek_r+0x1e>
 800b3f0:	682b      	ldr	r3, [r5, #0]
 800b3f2:	b103      	cbz	r3, 800b3f6 <_lseek_r+0x1e>
 800b3f4:	6023      	str	r3, [r4, #0]
 800b3f6:	bd38      	pop	{r3, r4, r5, pc}
 800b3f8:	200004e8 	.word	0x200004e8

0800b3fc <_read_r>:
 800b3fc:	b538      	push	{r3, r4, r5, lr}
 800b3fe:	4604      	mov	r4, r0
 800b400:	4608      	mov	r0, r1
 800b402:	4611      	mov	r1, r2
 800b404:	2200      	movs	r2, #0
 800b406:	4d05      	ldr	r5, [pc, #20]	; (800b41c <_read_r+0x20>)
 800b408:	602a      	str	r2, [r5, #0]
 800b40a:	461a      	mov	r2, r3
 800b40c:	f7f6 fadf 	bl	80019ce <_read>
 800b410:	1c43      	adds	r3, r0, #1
 800b412:	d102      	bne.n	800b41a <_read_r+0x1e>
 800b414:	682b      	ldr	r3, [r5, #0]
 800b416:	b103      	cbz	r3, 800b41a <_read_r+0x1e>
 800b418:	6023      	str	r3, [r4, #0]
 800b41a:	bd38      	pop	{r3, r4, r5, pc}
 800b41c:	200004e8 	.word	0x200004e8

0800b420 <log10f>:
 800b420:	b538      	push	{r3, r4, r5, lr}
 800b422:	4604      	mov	r4, r0
 800b424:	f000 f824 	bl	800b470 <__ieee754_log10f>
 800b428:	4621      	mov	r1, r4
 800b42a:	4605      	mov	r5, r0
 800b42c:	4620      	mov	r0, r4
 800b42e:	f7f5 fe6f 	bl	8001110 <__aeabi_fcmpun>
 800b432:	b970      	cbnz	r0, 800b452 <log10f+0x32>
 800b434:	2100      	movs	r1, #0
 800b436:	4620      	mov	r0, r4
 800b438:	f7f5 fe4c 	bl	80010d4 <__aeabi_fcmple>
 800b43c:	b148      	cbz	r0, 800b452 <log10f+0x32>
 800b43e:	2100      	movs	r1, #0
 800b440:	4620      	mov	r0, r4
 800b442:	f7f5 fe33 	bl	80010ac <__aeabi_fcmpeq>
 800b446:	b130      	cbz	r0, 800b456 <log10f+0x36>
 800b448:	f7fb fb78 	bl	8006b3c <__errno>
 800b44c:	2322      	movs	r3, #34	; 0x22
 800b44e:	4d06      	ldr	r5, [pc, #24]	; (800b468 <log10f+0x48>)
 800b450:	6003      	str	r3, [r0, #0]
 800b452:	4628      	mov	r0, r5
 800b454:	bd38      	pop	{r3, r4, r5, pc}
 800b456:	f7fb fb71 	bl	8006b3c <__errno>
 800b45a:	2321      	movs	r3, #33	; 0x21
 800b45c:	6003      	str	r3, [r0, #0]
 800b45e:	4803      	ldr	r0, [pc, #12]	; (800b46c <log10f+0x4c>)
 800b460:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b464:	f7fc ba28 	b.w	80078b8 <nanf>
 800b468:	ff800000 	.word	0xff800000
 800b46c:	0800bc88 	.word	0x0800bc88

0800b470 <__ieee754_log10f>:
 800b470:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 800b474:	4601      	mov	r1, r0
 800b476:	4603      	mov	r3, r0
 800b478:	b570      	push	{r4, r5, r6, lr}
 800b47a:	d105      	bne.n	800b488 <__ieee754_log10f+0x18>
 800b47c:	2100      	movs	r1, #0
 800b47e:	f04f 404c 	mov.w	r0, #3422552064	; 0xcc000000
 800b482:	f7f5 fd33 	bl	8000eec <__aeabi_fdiv>
 800b486:	bd70      	pop	{r4, r5, r6, pc}
 800b488:	2800      	cmp	r0, #0
 800b48a:	da03      	bge.n	800b494 <__ieee754_log10f+0x24>
 800b48c:	f7f5 fb70 	bl	8000b70 <__aeabi_fsub>
 800b490:	2100      	movs	r1, #0
 800b492:	e7f6      	b.n	800b482 <__ieee754_log10f+0x12>
 800b494:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 800b498:	db02      	blt.n	800b4a0 <__ieee754_log10f+0x30>
 800b49a:	f7f5 fb6b 	bl	8000b74 <__addsf3>
 800b49e:	e7f2      	b.n	800b486 <__ieee754_log10f+0x16>
 800b4a0:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 800b4a4:	da2d      	bge.n	800b502 <__ieee754_log10f+0x92>
 800b4a6:	f04f 4198 	mov.w	r1, #1275068416	; 0x4c000000
 800b4aa:	f7f5 fc6b 	bl	8000d84 <__aeabi_fmul>
 800b4ae:	f06f 0218 	mvn.w	r2, #24
 800b4b2:	4603      	mov	r3, r0
 800b4b4:	15d8      	asrs	r0, r3, #23
 800b4b6:	387f      	subs	r0, #127	; 0x7f
 800b4b8:	4410      	add	r0, r2
 800b4ba:	0fc6      	lsrs	r6, r0, #31
 800b4bc:	eb00 70d0 	add.w	r0, r0, r0, lsr #31
 800b4c0:	f3c3 0416 	ubfx	r4, r3, #0, #23
 800b4c4:	f7f5 fc0a 	bl	8000cdc <__aeabi_i2f>
 800b4c8:	4605      	mov	r5, r0
 800b4ca:	f1c6 007f 	rsb	r0, r6, #127	; 0x7f
 800b4ce:	ea44 50c0 	orr.w	r0, r4, r0, lsl #23
 800b4d2:	f000 f81f 	bl	800b514 <__ieee754_logf>
 800b4d6:	490c      	ldr	r1, [pc, #48]	; (800b508 <__ieee754_log10f+0x98>)
 800b4d8:	4606      	mov	r6, r0
 800b4da:	4628      	mov	r0, r5
 800b4dc:	f7f5 fc52 	bl	8000d84 <__aeabi_fmul>
 800b4e0:	490a      	ldr	r1, [pc, #40]	; (800b50c <__ieee754_log10f+0x9c>)
 800b4e2:	4604      	mov	r4, r0
 800b4e4:	4630      	mov	r0, r6
 800b4e6:	f7f5 fc4d 	bl	8000d84 <__aeabi_fmul>
 800b4ea:	4601      	mov	r1, r0
 800b4ec:	4620      	mov	r0, r4
 800b4ee:	f7f5 fb41 	bl	8000b74 <__addsf3>
 800b4f2:	4907      	ldr	r1, [pc, #28]	; (800b510 <__ieee754_log10f+0xa0>)
 800b4f4:	4604      	mov	r4, r0
 800b4f6:	4628      	mov	r0, r5
 800b4f8:	f7f5 fc44 	bl	8000d84 <__aeabi_fmul>
 800b4fc:	4601      	mov	r1, r0
 800b4fe:	4620      	mov	r0, r4
 800b500:	e7cb      	b.n	800b49a <__ieee754_log10f+0x2a>
 800b502:	2200      	movs	r2, #0
 800b504:	e7d6      	b.n	800b4b4 <__ieee754_log10f+0x44>
 800b506:	bf00      	nop
 800b508:	355427db 	.word	0x355427db
 800b50c:	3ede5bd9 	.word	0x3ede5bd9
 800b510:	3e9a2080 	.word	0x3e9a2080

0800b514 <__ieee754_logf>:
 800b514:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 800b518:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b51c:	4601      	mov	r1, r0
 800b51e:	4603      	mov	r3, r0
 800b520:	d106      	bne.n	800b530 <__ieee754_logf+0x1c>
 800b522:	2100      	movs	r1, #0
 800b524:	f04f 404c 	mov.w	r0, #3422552064	; 0xcc000000
 800b528:	f7f5 fce0 	bl	8000eec <__aeabi_fdiv>
 800b52c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b530:	2800      	cmp	r0, #0
 800b532:	da03      	bge.n	800b53c <__ieee754_logf+0x28>
 800b534:	f7f5 fb1c 	bl	8000b70 <__aeabi_fsub>
 800b538:	2100      	movs	r1, #0
 800b53a:	e7f5      	b.n	800b528 <__ieee754_logf+0x14>
 800b53c:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 800b540:	db02      	blt.n	800b548 <__ieee754_logf+0x34>
 800b542:	f7f5 fb17 	bl	8000b74 <__addsf3>
 800b546:	e7f1      	b.n	800b52c <__ieee754_logf+0x18>
 800b548:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 800b54c:	da35      	bge.n	800b5ba <__ieee754_logf+0xa6>
 800b54e:	f04f 4198 	mov.w	r1, #1275068416	; 0x4c000000
 800b552:	f7f5 fc17 	bl	8000d84 <__aeabi_fmul>
 800b556:	f06f 0218 	mvn.w	r2, #24
 800b55a:	4603      	mov	r3, r0
 800b55c:	f3c3 0416 	ubfx	r4, r3, #0, #23
 800b560:	15de      	asrs	r6, r3, #23
 800b562:	4b71      	ldr	r3, [pc, #452]	; (800b728 <__ieee754_logf+0x214>)
 800b564:	3e7f      	subs	r6, #127	; 0x7f
 800b566:	4423      	add	r3, r4
 800b568:	f403 0000 	and.w	r0, r3, #8388608	; 0x800000
 800b56c:	f080 507e 	eor.w	r0, r0, #1065353216	; 0x3f800000
 800b570:	4416      	add	r6, r2
 800b572:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800b576:	4320      	orrs	r0, r4
 800b578:	eb06 56d3 	add.w	r6, r6, r3, lsr #23
 800b57c:	f7f5 faf8 	bl	8000b70 <__aeabi_fsub>
 800b580:	4b6a      	ldr	r3, [pc, #424]	; (800b72c <__ieee754_logf+0x218>)
 800b582:	f104 020f 	add.w	r2, r4, #15
 800b586:	4013      	ands	r3, r2
 800b588:	4605      	mov	r5, r0
 800b58a:	2b00      	cmp	r3, #0
 800b58c:	d13a      	bne.n	800b604 <__ieee754_logf+0xf0>
 800b58e:	2100      	movs	r1, #0
 800b590:	f7f5 fd8c 	bl	80010ac <__aeabi_fcmpeq>
 800b594:	b198      	cbz	r0, 800b5be <__ieee754_logf+0xaa>
 800b596:	2e00      	cmp	r6, #0
 800b598:	f000 80c4 	beq.w	800b724 <__ieee754_logf+0x210>
 800b59c:	4630      	mov	r0, r6
 800b59e:	f7f5 fb9d 	bl	8000cdc <__aeabi_i2f>
 800b5a2:	4963      	ldr	r1, [pc, #396]	; (800b730 <__ieee754_logf+0x21c>)
 800b5a4:	4605      	mov	r5, r0
 800b5a6:	f7f5 fbed 	bl	8000d84 <__aeabi_fmul>
 800b5aa:	4962      	ldr	r1, [pc, #392]	; (800b734 <__ieee754_logf+0x220>)
 800b5ac:	4604      	mov	r4, r0
 800b5ae:	4628      	mov	r0, r5
 800b5b0:	f7f5 fbe8 	bl	8000d84 <__aeabi_fmul>
 800b5b4:	4601      	mov	r1, r0
 800b5b6:	4620      	mov	r0, r4
 800b5b8:	e7c3      	b.n	800b542 <__ieee754_logf+0x2e>
 800b5ba:	2200      	movs	r2, #0
 800b5bc:	e7ce      	b.n	800b55c <__ieee754_logf+0x48>
 800b5be:	495e      	ldr	r1, [pc, #376]	; (800b738 <__ieee754_logf+0x224>)
 800b5c0:	4628      	mov	r0, r5
 800b5c2:	f7f5 fbdf 	bl	8000d84 <__aeabi_fmul>
 800b5c6:	4601      	mov	r1, r0
 800b5c8:	f04f 507c 	mov.w	r0, #1056964608	; 0x3f000000
 800b5cc:	f7f5 fad0 	bl	8000b70 <__aeabi_fsub>
 800b5d0:	4629      	mov	r1, r5
 800b5d2:	4604      	mov	r4, r0
 800b5d4:	4628      	mov	r0, r5
 800b5d6:	f7f5 fbd5 	bl	8000d84 <__aeabi_fmul>
 800b5da:	4601      	mov	r1, r0
 800b5dc:	4620      	mov	r0, r4
 800b5de:	f7f5 fbd1 	bl	8000d84 <__aeabi_fmul>
 800b5e2:	4604      	mov	r4, r0
 800b5e4:	b90e      	cbnz	r6, 800b5ea <__ieee754_logf+0xd6>
 800b5e6:	4621      	mov	r1, r4
 800b5e8:	e06f      	b.n	800b6ca <__ieee754_logf+0x1b6>
 800b5ea:	4630      	mov	r0, r6
 800b5ec:	f7f5 fb76 	bl	8000cdc <__aeabi_i2f>
 800b5f0:	494f      	ldr	r1, [pc, #316]	; (800b730 <__ieee754_logf+0x21c>)
 800b5f2:	4607      	mov	r7, r0
 800b5f4:	f7f5 fbc6 	bl	8000d84 <__aeabi_fmul>
 800b5f8:	4606      	mov	r6, r0
 800b5fa:	4638      	mov	r0, r7
 800b5fc:	494d      	ldr	r1, [pc, #308]	; (800b734 <__ieee754_logf+0x220>)
 800b5fe:	f7f5 fbc1 	bl	8000d84 <__aeabi_fmul>
 800b602:	e072      	b.n	800b6ea <__ieee754_logf+0x1d6>
 800b604:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800b608:	f7f5 fab4 	bl	8000b74 <__addsf3>
 800b60c:	4601      	mov	r1, r0
 800b60e:	4628      	mov	r0, r5
 800b610:	f7f5 fc6c 	bl	8000eec <__aeabi_fdiv>
 800b614:	4681      	mov	r9, r0
 800b616:	4630      	mov	r0, r6
 800b618:	f7f5 fb60 	bl	8000cdc <__aeabi_i2f>
 800b61c:	4649      	mov	r1, r9
 800b61e:	4680      	mov	r8, r0
 800b620:	4648      	mov	r0, r9
 800b622:	f7f5 fbaf 	bl	8000d84 <__aeabi_fmul>
 800b626:	4601      	mov	r1, r0
 800b628:	4683      	mov	fp, r0
 800b62a:	f7f5 fbab 	bl	8000d84 <__aeabi_fmul>
 800b62e:	4607      	mov	r7, r0
 800b630:	4942      	ldr	r1, [pc, #264]	; (800b73c <__ieee754_logf+0x228>)
 800b632:	f7f5 fba7 	bl	8000d84 <__aeabi_fmul>
 800b636:	4942      	ldr	r1, [pc, #264]	; (800b740 <__ieee754_logf+0x22c>)
 800b638:	f7f5 fa9c 	bl	8000b74 <__addsf3>
 800b63c:	4639      	mov	r1, r7
 800b63e:	f7f5 fba1 	bl	8000d84 <__aeabi_fmul>
 800b642:	4940      	ldr	r1, [pc, #256]	; (800b744 <__ieee754_logf+0x230>)
 800b644:	f7f5 fa96 	bl	8000b74 <__addsf3>
 800b648:	4639      	mov	r1, r7
 800b64a:	f7f5 fb9b 	bl	8000d84 <__aeabi_fmul>
 800b64e:	493e      	ldr	r1, [pc, #248]	; (800b748 <__ieee754_logf+0x234>)
 800b650:	f7f5 fa90 	bl	8000b74 <__addsf3>
 800b654:	4659      	mov	r1, fp
 800b656:	f7f5 fb95 	bl	8000d84 <__aeabi_fmul>
 800b65a:	493c      	ldr	r1, [pc, #240]	; (800b74c <__ieee754_logf+0x238>)
 800b65c:	4683      	mov	fp, r0
 800b65e:	4638      	mov	r0, r7
 800b660:	f7f5 fb90 	bl	8000d84 <__aeabi_fmul>
 800b664:	493a      	ldr	r1, [pc, #232]	; (800b750 <__ieee754_logf+0x23c>)
 800b666:	f7f5 fa85 	bl	8000b74 <__addsf3>
 800b66a:	4639      	mov	r1, r7
 800b66c:	f7f5 fb8a 	bl	8000d84 <__aeabi_fmul>
 800b670:	4938      	ldr	r1, [pc, #224]	; (800b754 <__ieee754_logf+0x240>)
 800b672:	f7f5 fa7f 	bl	8000b74 <__addsf3>
 800b676:	4639      	mov	r1, r7
 800b678:	f7f5 fb84 	bl	8000d84 <__aeabi_fmul>
 800b67c:	4601      	mov	r1, r0
 800b67e:	4658      	mov	r0, fp
 800b680:	f7f5 fa78 	bl	8000b74 <__addsf3>
 800b684:	f8df a0d0 	ldr.w	sl, [pc, #208]	; 800b758 <__ieee754_logf+0x244>
 800b688:	f5c4 1357 	rsb	r3, r4, #3522560	; 0x35c000
 800b68c:	44a2      	add	sl, r4
 800b68e:	f503 7322 	add.w	r3, r3, #648	; 0x288
 800b692:	ea43 030a 	orr.w	r3, r3, sl
 800b696:	2b00      	cmp	r3, #0
 800b698:	4607      	mov	r7, r0
 800b69a:	dd30      	ble.n	800b6fe <__ieee754_logf+0x1ea>
 800b69c:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800b6a0:	4628      	mov	r0, r5
 800b6a2:	f7f5 fb6f 	bl	8000d84 <__aeabi_fmul>
 800b6a6:	4629      	mov	r1, r5
 800b6a8:	f7f5 fb6c 	bl	8000d84 <__aeabi_fmul>
 800b6ac:	4601      	mov	r1, r0
 800b6ae:	4604      	mov	r4, r0
 800b6b0:	4638      	mov	r0, r7
 800b6b2:	f7f5 fa5f 	bl	8000b74 <__addsf3>
 800b6b6:	4649      	mov	r1, r9
 800b6b8:	f7f5 fb64 	bl	8000d84 <__aeabi_fmul>
 800b6bc:	4607      	mov	r7, r0
 800b6be:	b946      	cbnz	r6, 800b6d2 <__ieee754_logf+0x1be>
 800b6c0:	4601      	mov	r1, r0
 800b6c2:	4620      	mov	r0, r4
 800b6c4:	f7f5 fa54 	bl	8000b70 <__aeabi_fsub>
 800b6c8:	4601      	mov	r1, r0
 800b6ca:	4628      	mov	r0, r5
 800b6cc:	f7f5 fa50 	bl	8000b70 <__aeabi_fsub>
 800b6d0:	e72c      	b.n	800b52c <__ieee754_logf+0x18>
 800b6d2:	4917      	ldr	r1, [pc, #92]	; (800b730 <__ieee754_logf+0x21c>)
 800b6d4:	4640      	mov	r0, r8
 800b6d6:	f7f5 fb55 	bl	8000d84 <__aeabi_fmul>
 800b6da:	4916      	ldr	r1, [pc, #88]	; (800b734 <__ieee754_logf+0x220>)
 800b6dc:	4606      	mov	r6, r0
 800b6de:	4640      	mov	r0, r8
 800b6e0:	f7f5 fb50 	bl	8000d84 <__aeabi_fmul>
 800b6e4:	4639      	mov	r1, r7
 800b6e6:	f7f5 fa45 	bl	8000b74 <__addsf3>
 800b6ea:	4601      	mov	r1, r0
 800b6ec:	4620      	mov	r0, r4
 800b6ee:	f7f5 fa3f 	bl	8000b70 <__aeabi_fsub>
 800b6f2:	4629      	mov	r1, r5
 800b6f4:	f7f5 fa3c 	bl	8000b70 <__aeabi_fsub>
 800b6f8:	4601      	mov	r1, r0
 800b6fa:	4630      	mov	r0, r6
 800b6fc:	e7e6      	b.n	800b6cc <__ieee754_logf+0x1b8>
 800b6fe:	4601      	mov	r1, r0
 800b700:	4628      	mov	r0, r5
 800b702:	f7f5 fa35 	bl	8000b70 <__aeabi_fsub>
 800b706:	4649      	mov	r1, r9
 800b708:	f7f5 fb3c 	bl	8000d84 <__aeabi_fmul>
 800b70c:	4604      	mov	r4, r0
 800b70e:	2e00      	cmp	r6, #0
 800b710:	f43f af69 	beq.w	800b5e6 <__ieee754_logf+0xd2>
 800b714:	4906      	ldr	r1, [pc, #24]	; (800b730 <__ieee754_logf+0x21c>)
 800b716:	4640      	mov	r0, r8
 800b718:	f7f5 fb34 	bl	8000d84 <__aeabi_fmul>
 800b71c:	4905      	ldr	r1, [pc, #20]	; (800b734 <__ieee754_logf+0x220>)
 800b71e:	4606      	mov	r6, r0
 800b720:	4640      	mov	r0, r8
 800b722:	e76c      	b.n	800b5fe <__ieee754_logf+0xea>
 800b724:	2000      	movs	r0, #0
 800b726:	e701      	b.n	800b52c <__ieee754_logf+0x18>
 800b728:	004afb20 	.word	0x004afb20
 800b72c:	007ffff0 	.word	0x007ffff0
 800b730:	3f317180 	.word	0x3f317180
 800b734:	3717f7d1 	.word	0x3717f7d1
 800b738:	3eaaaaab 	.word	0x3eaaaaab
 800b73c:	3e178897 	.word	0x3e178897
 800b740:	3e3a3325 	.word	0x3e3a3325
 800b744:	3e924925 	.word	0x3e924925
 800b748:	3f2aaaab 	.word	0x3f2aaaab
 800b74c:	3e1cd04f 	.word	0x3e1cd04f
 800b750:	3e638e29 	.word	0x3e638e29
 800b754:	3ecccccd 	.word	0x3ecccccd
 800b758:	ffcf5c30 	.word	0xffcf5c30

0800b75c <_init>:
 800b75c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b75e:	bf00      	nop
 800b760:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b762:	bc08      	pop	{r3}
 800b764:	469e      	mov	lr, r3
 800b766:	4770      	bx	lr

0800b768 <_fini>:
 800b768:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b76a:	bf00      	nop
 800b76c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b76e:	bc08      	pop	{r3}
 800b770:	469e      	mov	lr, r3
 800b772:	4770      	bx	lr
