$date
	Sun Oct 23 08:05:25 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#729050
b10000 &
b10000 %
1$
b10000 !
1"
#729051
0"
#729054
b1000 &
b1000 %
#729058
b100 &
b100 %
#729062
b10 &
b10 %
#729066
b1 &
b1 %
1#
#729070
b0 &
0#
b0 %
0$
#1715029
b11010 !
1"
#1715030
b11010 &
b11010 %
1$
#1715031
0"
#1715034
b1101 &
b1101 %
#1715038
b101000 &
b101000 %
#1715042
b10100 &
b10100 %
#1715046
b1010 &
b1010 %
#1715050
b101 &
b101 %
#1715054
b10000 &
b10000 %
#1715058
b1000 &
b1000 %
#1715062
b100 &
b100 %
#1715066
b10 &
b10 %
#1715070
b1 &
1#
b1 %
#1715074
b0 &
b0 %
0#
0$
#2701993
b1011 !
1"
#2701994
b1011 &
b1011 %
1$
#2701995
0"
#2701998
b100010 &
b100010 %
#2702002
b10001 &
b10001 %
#2702006
b110100 &
b110100 %
#2702010
b11010 &
b11010 %
#2702014
b1101 &
b1101 %
#2702018
b101000 &
b101000 %
#2702022
b10100 &
b10100 %
#2702026
b1010 &
b1010 %
#2702030
b101 &
b101 %
#2702034
b10000 &
b10000 %
#2702038
b1000 &
b1000 %
#2702042
b100 &
b100 %
#2702046
b10 &
b10 %
#2702050
b1 &
b1 %
1#
#2702054
b0 &
0#
b0 %
0$
#4500012
