Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Jul 15 11:22:06 2021
| Host         : esteban-HP-Pavilion-Gaming-Laptop-15-dk0xxx running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file modulo_ir_timing_summary_routed.rpt -pb modulo_ir_timing_summary_routed.pb -rpx modulo_ir_timing_summary_routed.rpx -warn_on_violation
| Design       : modulo_ir
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.671        0.000                      0                   67        0.210        0.000                      0                   67        4.500        0.000                       0                    36  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.671        0.000                      0                   67        0.210        0.000                      0                   67        4.500        0.000                       0                    36  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.671ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.671ns  (required time - arrival time)
  Source:                 contador_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_distancia_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.331ns  (logic 3.507ns (47.840%)  route 3.824ns (52.160%))
  Logic Levels:           11  (CARRY4=6 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.720     5.323    clk_IBUF_BUFG
    SLICE_X88Y69         FDRE                                         r  contador_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y69         FDRE (Prop_fdre_C_Q)         0.518     5.841 r  contador_reg[0]/Q
                         net (fo=4, routed)           0.435     6.276    contador_reg[0]
    SLICE_X89Y69         LUT2 (Prop_lut2_I0_O)        0.124     6.400 r  reg_descarga_i_11/O
                         net (fo=1, routed)           0.473     6.873    contador0_out[0]
    SLICE_X87Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.453 r  reg_descarga_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.453    reg_descarga_reg_i_6_n_0
    SLICE_X87Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.567 r  reg_descarga_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.567    reg_descarga_reg_i_2_n_0
    SLICE_X87Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.681 r  cont_ancho_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.681    cont_ancho_reg[7]_i_6_n_0
    SLICE_X87Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.920 r  cont_ancho_reg[7]_i_3/O[2]
                         net (fo=12, routed)          1.022     8.942    p_0_in[15]
    SLICE_X89Y71         LUT4 (Prop_lut4_I2_O)        0.330     9.272 r  reg_descarga_i_4/O
                         net (fo=2, routed)           0.305     9.578    reg_descarga_i_4_n_0
    SLICE_X89Y69         LUT6 (Prop_lut6_I4_O)        0.326     9.904 f  reg_descarga_i_1/O
                         net (fo=3, routed)           0.618    10.521    reg_descarga_i_1_n_0
    SLICE_X87Y73         LUT2 (Prop_lut2_I0_O)        0.124    10.645 r  cont_ancho[3]_i_7/O
                         net (fo=2, routed)           0.438    11.083    cont_ancho[3]_i_7_n_0
    SLICE_X89Y71         LUT6 (Prop_lut6_I0_O)        0.124    11.207 r  reg_distancia[3]_i_2/O
                         net (fo=1, routed)           0.533    11.739    reg_distancia[3]_i_2_n_0
    SLICE_X86Y70         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.319 r  reg_distancia_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.319    reg_distancia_reg[3]_i_1_n_0
    SLICE_X86Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.653 r  reg_distancia_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.000    12.653    reg_distancia_reg[7]_i_2_n_6
    SLICE_X86Y71         FDRE                                         r  reg_distancia_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.600    15.023    clk_IBUF_BUFG
    SLICE_X86Y71         FDRE                                         r  reg_distancia_reg[5]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X86Y71         FDRE (Setup_fdre_C_D)        0.062    15.324    reg_distancia_reg[5]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                         -12.653    
  -------------------------------------------------------------------
                         slack                                  2.671    

Slack (MET) :             2.692ns  (required time - arrival time)
  Source:                 contador_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_distancia_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.310ns  (logic 3.486ns (47.690%)  route 3.824ns (52.310%))
  Logic Levels:           11  (CARRY4=6 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.720     5.323    clk_IBUF_BUFG
    SLICE_X88Y69         FDRE                                         r  contador_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y69         FDRE (Prop_fdre_C_Q)         0.518     5.841 r  contador_reg[0]/Q
                         net (fo=4, routed)           0.435     6.276    contador_reg[0]
    SLICE_X89Y69         LUT2 (Prop_lut2_I0_O)        0.124     6.400 r  reg_descarga_i_11/O
                         net (fo=1, routed)           0.473     6.873    contador0_out[0]
    SLICE_X87Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.453 r  reg_descarga_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.453    reg_descarga_reg_i_6_n_0
    SLICE_X87Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.567 r  reg_descarga_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.567    reg_descarga_reg_i_2_n_0
    SLICE_X87Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.681 r  cont_ancho_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.681    cont_ancho_reg[7]_i_6_n_0
    SLICE_X87Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.920 r  cont_ancho_reg[7]_i_3/O[2]
                         net (fo=12, routed)          1.022     8.942    p_0_in[15]
    SLICE_X89Y71         LUT4 (Prop_lut4_I2_O)        0.330     9.272 r  reg_descarga_i_4/O
                         net (fo=2, routed)           0.305     9.578    reg_descarga_i_4_n_0
    SLICE_X89Y69         LUT6 (Prop_lut6_I4_O)        0.326     9.904 f  reg_descarga_i_1/O
                         net (fo=3, routed)           0.618    10.521    reg_descarga_i_1_n_0
    SLICE_X87Y73         LUT2 (Prop_lut2_I0_O)        0.124    10.645 r  cont_ancho[3]_i_7/O
                         net (fo=2, routed)           0.438    11.083    cont_ancho[3]_i_7_n_0
    SLICE_X89Y71         LUT6 (Prop_lut6_I0_O)        0.124    11.207 r  reg_distancia[3]_i_2/O
                         net (fo=1, routed)           0.533    11.739    reg_distancia[3]_i_2_n_0
    SLICE_X86Y70         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.319 r  reg_distancia_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.319    reg_distancia_reg[3]_i_1_n_0
    SLICE_X86Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.632 r  reg_distancia_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.000    12.632    reg_distancia_reg[7]_i_2_n_4
    SLICE_X86Y71         FDRE                                         r  reg_distancia_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.600    15.023    clk_IBUF_BUFG
    SLICE_X86Y71         FDRE                                         r  reg_distancia_reg[7]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X86Y71         FDRE (Setup_fdre_C_D)        0.062    15.324    reg_distancia_reg[7]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                         -12.632    
  -------------------------------------------------------------------
                         slack                                  2.692    

Slack (MET) :             2.766ns  (required time - arrival time)
  Source:                 contador_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_distancia_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.236ns  (logic 3.412ns (47.155%)  route 3.824ns (52.845%))
  Logic Levels:           11  (CARRY4=6 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.720     5.323    clk_IBUF_BUFG
    SLICE_X88Y69         FDRE                                         r  contador_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y69         FDRE (Prop_fdre_C_Q)         0.518     5.841 r  contador_reg[0]/Q
                         net (fo=4, routed)           0.435     6.276    contador_reg[0]
    SLICE_X89Y69         LUT2 (Prop_lut2_I0_O)        0.124     6.400 r  reg_descarga_i_11/O
                         net (fo=1, routed)           0.473     6.873    contador0_out[0]
    SLICE_X87Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.453 r  reg_descarga_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.453    reg_descarga_reg_i_6_n_0
    SLICE_X87Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.567 r  reg_descarga_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.567    reg_descarga_reg_i_2_n_0
    SLICE_X87Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.681 r  cont_ancho_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.681    cont_ancho_reg[7]_i_6_n_0
    SLICE_X87Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.920 r  cont_ancho_reg[7]_i_3/O[2]
                         net (fo=12, routed)          1.022     8.942    p_0_in[15]
    SLICE_X89Y71         LUT4 (Prop_lut4_I2_O)        0.330     9.272 r  reg_descarga_i_4/O
                         net (fo=2, routed)           0.305     9.578    reg_descarga_i_4_n_0
    SLICE_X89Y69         LUT6 (Prop_lut6_I4_O)        0.326     9.904 f  reg_descarga_i_1/O
                         net (fo=3, routed)           0.618    10.521    reg_descarga_i_1_n_0
    SLICE_X87Y73         LUT2 (Prop_lut2_I0_O)        0.124    10.645 r  cont_ancho[3]_i_7/O
                         net (fo=2, routed)           0.438    11.083    cont_ancho[3]_i_7_n_0
    SLICE_X89Y71         LUT6 (Prop_lut6_I0_O)        0.124    11.207 r  reg_distancia[3]_i_2/O
                         net (fo=1, routed)           0.533    11.739    reg_distancia[3]_i_2_n_0
    SLICE_X86Y70         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.319 r  reg_distancia_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.319    reg_distancia_reg[3]_i_1_n_0
    SLICE_X86Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.558 r  reg_distancia_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.000    12.558    reg_distancia_reg[7]_i_2_n_5
    SLICE_X86Y71         FDRE                                         r  reg_distancia_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.600    15.023    clk_IBUF_BUFG
    SLICE_X86Y71         FDRE                                         r  reg_distancia_reg[6]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X86Y71         FDRE (Setup_fdre_C_D)        0.062    15.324    reg_distancia_reg[6]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                         -12.558    
  -------------------------------------------------------------------
                         slack                                  2.766    

Slack (MET) :             2.782ns  (required time - arrival time)
  Source:                 contador_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_distancia_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.220ns  (logic 3.396ns (47.038%)  route 3.824ns (52.962%))
  Logic Levels:           11  (CARRY4=6 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.720     5.323    clk_IBUF_BUFG
    SLICE_X88Y69         FDRE                                         r  contador_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y69         FDRE (Prop_fdre_C_Q)         0.518     5.841 r  contador_reg[0]/Q
                         net (fo=4, routed)           0.435     6.276    contador_reg[0]
    SLICE_X89Y69         LUT2 (Prop_lut2_I0_O)        0.124     6.400 r  reg_descarga_i_11/O
                         net (fo=1, routed)           0.473     6.873    contador0_out[0]
    SLICE_X87Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.453 r  reg_descarga_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.453    reg_descarga_reg_i_6_n_0
    SLICE_X87Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.567 r  reg_descarga_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.567    reg_descarga_reg_i_2_n_0
    SLICE_X87Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.681 r  cont_ancho_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.681    cont_ancho_reg[7]_i_6_n_0
    SLICE_X87Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.920 r  cont_ancho_reg[7]_i_3/O[2]
                         net (fo=12, routed)          1.022     8.942    p_0_in[15]
    SLICE_X89Y71         LUT4 (Prop_lut4_I2_O)        0.330     9.272 r  reg_descarga_i_4/O
                         net (fo=2, routed)           0.305     9.578    reg_descarga_i_4_n_0
    SLICE_X89Y69         LUT6 (Prop_lut6_I4_O)        0.326     9.904 f  reg_descarga_i_1/O
                         net (fo=3, routed)           0.618    10.521    reg_descarga_i_1_n_0
    SLICE_X87Y73         LUT2 (Prop_lut2_I0_O)        0.124    10.645 r  cont_ancho[3]_i_7/O
                         net (fo=2, routed)           0.438    11.083    cont_ancho[3]_i_7_n_0
    SLICE_X89Y71         LUT6 (Prop_lut6_I0_O)        0.124    11.207 r  reg_distancia[3]_i_2/O
                         net (fo=1, routed)           0.533    11.739    reg_distancia[3]_i_2_n_0
    SLICE_X86Y70         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.319 r  reg_distancia_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.319    reg_distancia_reg[3]_i_1_n_0
    SLICE_X86Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.542 r  reg_distancia_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.000    12.542    reg_distancia_reg[7]_i_2_n_7
    SLICE_X86Y71         FDRE                                         r  reg_distancia_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.600    15.023    clk_IBUF_BUFG
    SLICE_X86Y71         FDRE                                         r  reg_distancia_reg[4]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X86Y71         FDRE (Setup_fdre_C_D)        0.062    15.324    reg_distancia_reg[4]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                         -12.542    
  -------------------------------------------------------------------
                         slack                                  2.782    

Slack (MET) :             2.944ns  (required time - arrival time)
  Source:                 contador_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_distancia_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.059ns  (logic 3.235ns (45.830%)  route 3.824ns (54.170%))
  Logic Levels:           10  (CARRY4=5 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.720     5.323    clk_IBUF_BUFG
    SLICE_X88Y69         FDRE                                         r  contador_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y69         FDRE (Prop_fdre_C_Q)         0.518     5.841 r  contador_reg[0]/Q
                         net (fo=4, routed)           0.435     6.276    contador_reg[0]
    SLICE_X89Y69         LUT2 (Prop_lut2_I0_O)        0.124     6.400 r  reg_descarga_i_11/O
                         net (fo=1, routed)           0.473     6.873    contador0_out[0]
    SLICE_X87Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.453 r  reg_descarga_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.453    reg_descarga_reg_i_6_n_0
    SLICE_X87Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.567 r  reg_descarga_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.567    reg_descarga_reg_i_2_n_0
    SLICE_X87Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.681 r  cont_ancho_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.681    cont_ancho_reg[7]_i_6_n_0
    SLICE_X87Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.920 r  cont_ancho_reg[7]_i_3/O[2]
                         net (fo=12, routed)          1.022     8.942    p_0_in[15]
    SLICE_X89Y71         LUT4 (Prop_lut4_I2_O)        0.330     9.272 r  reg_descarga_i_4/O
                         net (fo=2, routed)           0.305     9.578    reg_descarga_i_4_n_0
    SLICE_X89Y69         LUT6 (Prop_lut6_I4_O)        0.326     9.904 f  reg_descarga_i_1/O
                         net (fo=3, routed)           0.618    10.521    reg_descarga_i_1_n_0
    SLICE_X87Y73         LUT2 (Prop_lut2_I0_O)        0.124    10.645 r  cont_ancho[3]_i_7/O
                         net (fo=2, routed)           0.438    11.083    cont_ancho[3]_i_7_n_0
    SLICE_X89Y71         LUT6 (Prop_lut6_I0_O)        0.124    11.207 r  reg_distancia[3]_i_2/O
                         net (fo=1, routed)           0.533    11.739    reg_distancia[3]_i_2_n_0
    SLICE_X86Y70         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642    12.381 r  reg_distancia_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.381    reg_distancia_reg[3]_i_1_n_4
    SLICE_X86Y70         FDRE                                         r  reg_distancia_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.601    15.024    clk_IBUF_BUFG
    SLICE_X86Y70         FDRE                                         r  reg_distancia_reg[3]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X86Y70         FDRE (Setup_fdre_C_D)        0.062    15.325    reg_distancia_reg[3]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                         -12.381    
  -------------------------------------------------------------------
                         slack                                  2.944    

Slack (MET) :             2.988ns  (required time - arrival time)
  Source:                 contador_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_distancia_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.015ns  (logic 3.191ns (45.490%)  route 3.824ns (54.510%))
  Logic Levels:           10  (CARRY4=5 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.720     5.323    clk_IBUF_BUFG
    SLICE_X88Y69         FDRE                                         r  contador_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y69         FDRE (Prop_fdre_C_Q)         0.518     5.841 r  contador_reg[0]/Q
                         net (fo=4, routed)           0.435     6.276    contador_reg[0]
    SLICE_X89Y69         LUT2 (Prop_lut2_I0_O)        0.124     6.400 r  reg_descarga_i_11/O
                         net (fo=1, routed)           0.473     6.873    contador0_out[0]
    SLICE_X87Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.453 r  reg_descarga_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.453    reg_descarga_reg_i_6_n_0
    SLICE_X87Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.567 r  reg_descarga_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.567    reg_descarga_reg_i_2_n_0
    SLICE_X87Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.681 r  cont_ancho_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.681    cont_ancho_reg[7]_i_6_n_0
    SLICE_X87Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.920 r  cont_ancho_reg[7]_i_3/O[2]
                         net (fo=12, routed)          1.022     8.942    p_0_in[15]
    SLICE_X89Y71         LUT4 (Prop_lut4_I2_O)        0.330     9.272 r  reg_descarga_i_4/O
                         net (fo=2, routed)           0.305     9.578    reg_descarga_i_4_n_0
    SLICE_X89Y69         LUT6 (Prop_lut6_I4_O)        0.326     9.904 f  reg_descarga_i_1/O
                         net (fo=3, routed)           0.618    10.521    reg_descarga_i_1_n_0
    SLICE_X87Y73         LUT2 (Prop_lut2_I0_O)        0.124    10.645 r  cont_ancho[3]_i_7/O
                         net (fo=2, routed)           0.438    11.083    cont_ancho[3]_i_7_n_0
    SLICE_X89Y71         LUT6 (Prop_lut6_I0_O)        0.124    11.207 r  reg_distancia[3]_i_2/O
                         net (fo=1, routed)           0.533    11.739    reg_distancia[3]_i_2_n_0
    SLICE_X86Y70         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    12.337 r  reg_distancia_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.337    reg_distancia_reg[3]_i_1_n_6
    SLICE_X86Y70         FDRE                                         r  reg_distancia_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.601    15.024    clk_IBUF_BUFG
    SLICE_X86Y70         FDRE                                         r  reg_distancia_reg[1]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X86Y70         FDRE (Setup_fdre_C_D)        0.062    15.325    reg_distancia_reg[1]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                         -12.337    
  -------------------------------------------------------------------
                         slack                                  2.988    

Slack (MET) :             3.002ns  (required time - arrival time)
  Source:                 contador_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_distancia_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.001ns  (logic 3.177ns (45.381%)  route 3.824ns (54.619%))
  Logic Levels:           10  (CARRY4=5 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.720     5.323    clk_IBUF_BUFG
    SLICE_X88Y69         FDRE                                         r  contador_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y69         FDRE (Prop_fdre_C_Q)         0.518     5.841 r  contador_reg[0]/Q
                         net (fo=4, routed)           0.435     6.276    contador_reg[0]
    SLICE_X89Y69         LUT2 (Prop_lut2_I0_O)        0.124     6.400 r  reg_descarga_i_11/O
                         net (fo=1, routed)           0.473     6.873    contador0_out[0]
    SLICE_X87Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.453 r  reg_descarga_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.453    reg_descarga_reg_i_6_n_0
    SLICE_X87Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.567 r  reg_descarga_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.567    reg_descarga_reg_i_2_n_0
    SLICE_X87Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.681 r  cont_ancho_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.681    cont_ancho_reg[7]_i_6_n_0
    SLICE_X87Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.920 r  cont_ancho_reg[7]_i_3/O[2]
                         net (fo=12, routed)          1.022     8.942    p_0_in[15]
    SLICE_X89Y71         LUT4 (Prop_lut4_I2_O)        0.330     9.272 r  reg_descarga_i_4/O
                         net (fo=2, routed)           0.305     9.578    reg_descarga_i_4_n_0
    SLICE_X89Y69         LUT6 (Prop_lut6_I4_O)        0.326     9.904 f  reg_descarga_i_1/O
                         net (fo=3, routed)           0.618    10.521    reg_descarga_i_1_n_0
    SLICE_X87Y73         LUT2 (Prop_lut2_I0_O)        0.124    10.645 r  cont_ancho[3]_i_7/O
                         net (fo=2, routed)           0.438    11.083    cont_ancho[3]_i_7_n_0
    SLICE_X89Y71         LUT6 (Prop_lut6_I0_O)        0.124    11.207 r  reg_distancia[3]_i_2/O
                         net (fo=1, routed)           0.533    11.739    reg_distancia[3]_i_2_n_0
    SLICE_X86Y70         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584    12.323 r  reg_distancia_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.323    reg_distancia_reg[3]_i_1_n_5
    SLICE_X86Y70         FDRE                                         r  reg_distancia_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.601    15.024    clk_IBUF_BUFG
    SLICE_X86Y70         FDRE                                         r  reg_distancia_reg[2]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X86Y70         FDRE (Setup_fdre_C_D)        0.062    15.325    reg_distancia_reg[2]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                         -12.323    
  -------------------------------------------------------------------
                         slack                                  3.002    

Slack (MET) :             3.104ns  (required time - arrival time)
  Source:                 contador_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_distancia_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.899ns  (logic 3.075ns (44.573%)  route 3.824ns (55.427%))
  Logic Levels:           10  (CARRY4=5 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.720     5.323    clk_IBUF_BUFG
    SLICE_X88Y69         FDRE                                         r  contador_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y69         FDRE (Prop_fdre_C_Q)         0.518     5.841 r  contador_reg[0]/Q
                         net (fo=4, routed)           0.435     6.276    contador_reg[0]
    SLICE_X89Y69         LUT2 (Prop_lut2_I0_O)        0.124     6.400 r  reg_descarga_i_11/O
                         net (fo=1, routed)           0.473     6.873    contador0_out[0]
    SLICE_X87Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.453 r  reg_descarga_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.453    reg_descarga_reg_i_6_n_0
    SLICE_X87Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.567 r  reg_descarga_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.567    reg_descarga_reg_i_2_n_0
    SLICE_X87Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.681 r  cont_ancho_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.681    cont_ancho_reg[7]_i_6_n_0
    SLICE_X87Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.920 r  cont_ancho_reg[7]_i_3/O[2]
                         net (fo=12, routed)          1.022     8.942    p_0_in[15]
    SLICE_X89Y71         LUT4 (Prop_lut4_I2_O)        0.330     9.272 r  reg_descarga_i_4/O
                         net (fo=2, routed)           0.305     9.578    reg_descarga_i_4_n_0
    SLICE_X89Y69         LUT6 (Prop_lut6_I4_O)        0.326     9.904 f  reg_descarga_i_1/O
                         net (fo=3, routed)           0.618    10.521    reg_descarga_i_1_n_0
    SLICE_X87Y73         LUT2 (Prop_lut2_I0_O)        0.124    10.645 r  cont_ancho[3]_i_7/O
                         net (fo=2, routed)           0.438    11.083    cont_ancho[3]_i_7_n_0
    SLICE_X89Y71         LUT6 (Prop_lut6_I0_O)        0.124    11.207 r  reg_distancia[3]_i_2/O
                         net (fo=1, routed)           0.533    11.739    reg_distancia[3]_i_2_n_0
    SLICE_X86Y70         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    12.221 r  reg_distancia_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.221    reg_distancia_reg[3]_i_1_n_7
    SLICE_X86Y70         FDRE                                         r  reg_distancia_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.601    15.024    clk_IBUF_BUFG
    SLICE_X86Y70         FDRE                                         r  reg_distancia_reg[0]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X86Y70         FDRE (Setup_fdre_C_D)        0.062    15.325    reg_distancia_reg[0]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                         -12.221    
  -------------------------------------------------------------------
                         slack                                  3.104    

Slack (MET) :             3.259ns  (required time - arrival time)
  Source:                 contador_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cont_ancho_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.740ns  (logic 3.459ns (51.322%)  route 3.281ns (48.678%))
  Logic Levels:           11  (CARRY4=6 LUT2=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.720     5.323    clk_IBUF_BUFG
    SLICE_X88Y69         FDRE                                         r  contador_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y69         FDRE (Prop_fdre_C_Q)         0.518     5.841 r  contador_reg[0]/Q
                         net (fo=4, routed)           0.435     6.276    contador_reg[0]
    SLICE_X89Y69         LUT2 (Prop_lut2_I0_O)        0.124     6.400 r  reg_descarga_i_11/O
                         net (fo=1, routed)           0.473     6.873    contador0_out[0]
    SLICE_X87Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.453 r  reg_descarga_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.453    reg_descarga_reg_i_6_n_0
    SLICE_X87Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.567 r  reg_descarga_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.567    reg_descarga_reg_i_2_n_0
    SLICE_X87Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.681 r  cont_ancho_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.681    cont_ancho_reg[7]_i_6_n_0
    SLICE_X87Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.920 r  cont_ancho_reg[7]_i_3/O[2]
                         net (fo=12, routed)          1.022     8.942    p_0_in[15]
    SLICE_X89Y71         LUT4 (Prop_lut4_I2_O)        0.330     9.272 r  reg_descarga_i_4/O
                         net (fo=2, routed)           0.305     9.578    reg_descarga_i_4_n_0
    SLICE_X89Y69         LUT6 (Prop_lut6_I4_O)        0.326     9.904 f  reg_descarga_i_1/O
                         net (fo=3, routed)           0.618    10.521    reg_descarga_i_1_n_0
    SLICE_X87Y73         LUT2 (Prop_lut2_I0_O)        0.124    10.645 r  cont_ancho[3]_i_7/O
                         net (fo=2, routed)           0.427    11.073    cont_ancho[3]_i_7_n_0
    SLICE_X86Y72         LUT3 (Prop_lut3_I2_O)        0.124    11.197 r  cont_ancho[3]_i_6/O
                         net (fo=1, routed)           0.000    11.197    cont_ancho[3]_i_6_n_0
    SLICE_X86Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.729 r  cont_ancho_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.729    cont_ancho_reg[3]_i_1_n_0
    SLICE_X86Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.063 r  cont_ancho_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.000    12.063    cont_ancho[5]
    SLICE_X86Y73         FDRE                                         r  cont_ancho_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.597    15.020    clk_IBUF_BUFG
    SLICE_X86Y73         FDRE                                         r  cont_ancho_reg[5]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X86Y73         FDRE (Setup_fdre_C_D)        0.062    15.321    cont_ancho_reg[5]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                         -12.063    
  -------------------------------------------------------------------
                         slack                                  3.259    

Slack (MET) :             3.280ns  (required time - arrival time)
  Source:                 contador_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cont_ancho_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.719ns  (logic 3.438ns (51.169%)  route 3.281ns (48.831%))
  Logic Levels:           11  (CARRY4=6 LUT2=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.720     5.323    clk_IBUF_BUFG
    SLICE_X88Y69         FDRE                                         r  contador_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y69         FDRE (Prop_fdre_C_Q)         0.518     5.841 r  contador_reg[0]/Q
                         net (fo=4, routed)           0.435     6.276    contador_reg[0]
    SLICE_X89Y69         LUT2 (Prop_lut2_I0_O)        0.124     6.400 r  reg_descarga_i_11/O
                         net (fo=1, routed)           0.473     6.873    contador0_out[0]
    SLICE_X87Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.453 r  reg_descarga_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.453    reg_descarga_reg_i_6_n_0
    SLICE_X87Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.567 r  reg_descarga_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.567    reg_descarga_reg_i_2_n_0
    SLICE_X87Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.681 r  cont_ancho_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.681    cont_ancho_reg[7]_i_6_n_0
    SLICE_X87Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.920 r  cont_ancho_reg[7]_i_3/O[2]
                         net (fo=12, routed)          1.022     8.942    p_0_in[15]
    SLICE_X89Y71         LUT4 (Prop_lut4_I2_O)        0.330     9.272 r  reg_descarga_i_4/O
                         net (fo=2, routed)           0.305     9.578    reg_descarga_i_4_n_0
    SLICE_X89Y69         LUT6 (Prop_lut6_I4_O)        0.326     9.904 f  reg_descarga_i_1/O
                         net (fo=3, routed)           0.618    10.521    reg_descarga_i_1_n_0
    SLICE_X87Y73         LUT2 (Prop_lut2_I0_O)        0.124    10.645 r  cont_ancho[3]_i_7/O
                         net (fo=2, routed)           0.427    11.073    cont_ancho[3]_i_7_n_0
    SLICE_X86Y72         LUT3 (Prop_lut3_I2_O)        0.124    11.197 r  cont_ancho[3]_i_6/O
                         net (fo=1, routed)           0.000    11.197    cont_ancho[3]_i_6_n_0
    SLICE_X86Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.729 r  cont_ancho_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.729    cont_ancho_reg[3]_i_1_n_0
    SLICE_X86Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.042 r  cont_ancho_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.000    12.042    cont_ancho[7]
    SLICE_X86Y73         FDRE                                         r  cont_ancho_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.597    15.020    clk_IBUF_BUFG
    SLICE_X86Y73         FDRE                                         r  cont_ancho_reg[7]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X86Y73         FDRE (Setup_fdre_C_D)        0.062    15.321    cont_ancho_reg[7]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                         -12.042    
  -------------------------------------------------------------------
                         slack                                  3.280    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 contador_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leer_reg_inv/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.488%)  route 0.105ns (33.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X88Y69         FDRE                                         r  contador_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y69         FDRE (Prop_fdre_C_Q)         0.164     1.682 f  contador_reg[0]/Q
                         net (fo=4, routed)           0.105     1.788    contador_reg[0]
    SLICE_X89Y69         LUT6 (Prop_lut6_I3_O)        0.045     1.833 r  leer_inv_i_2/O
                         net (fo=1, routed)           0.000     1.833    leer_inv_i_1_n_0
    SLICE_X89Y69         FDRE                                         r  leer_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.869     2.034    clk_IBUF_BUFG
    SLICE_X89Y69         FDRE                                         r  leer_reg_inv/C
                         clock pessimism             -0.502     1.531    
    SLICE_X89Y69         FDRE (Hold_fdre_C_D)         0.091     1.622    leer_reg_inv
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 contador_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contador_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.597     1.516    clk_IBUF_BUFG
    SLICE_X88Y71         FDRE                                         r  contador_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y71         FDRE (Prop_fdre_C_Q)         0.164     1.680 r  contador_reg[11]/Q
                         net (fo=2, routed)           0.149     1.830    contador_reg[11]
    SLICE_X88Y71         LUT2 (Prop_lut2_I0_O)        0.045     1.875 r  contador[8]_i_2/O
                         net (fo=1, routed)           0.000     1.875    contador[8]_i_2_n_0
    SLICE_X88Y71         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.939 r  contador_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.939    contador_reg[8]_i_1_n_4
    SLICE_X88Y71         FDRE                                         r  contador_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.867     2.032    clk_IBUF_BUFG
    SLICE_X88Y71         FDRE                                         r  contador_reg[11]/C
                         clock pessimism             -0.515     1.516    
    SLICE_X88Y71         FDRE (Hold_fdre_C_D)         0.134     1.650    contador_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 contador_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contador_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.597     1.516    clk_IBUF_BUFG
    SLICE_X88Y72         FDRE                                         r  contador_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y72         FDRE (Prop_fdre_C_Q)         0.164     1.680 r  contador_reg[15]/Q
                         net (fo=2, routed)           0.149     1.830    contador_reg[15]
    SLICE_X88Y72         LUT2 (Prop_lut2_I0_O)        0.045     1.875 r  contador[12]_i_2/O
                         net (fo=1, routed)           0.000     1.875    contador[12]_i_2_n_0
    SLICE_X88Y72         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.939 r  contador_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.939    contador_reg[12]_i_1_n_4
    SLICE_X88Y72         FDRE                                         r  contador_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.866     2.031    clk_IBUF_BUFG
    SLICE_X88Y72         FDRE                                         r  contador_reg[15]/C
                         clock pessimism             -0.514     1.516    
    SLICE_X88Y72         FDRE (Hold_fdre_C_D)         0.134     1.650    contador_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 contador_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contador_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X88Y69         FDRE                                         r  contador_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y69         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  contador_reg[3]/Q
                         net (fo=2, routed)           0.149     1.832    contador_reg[3]
    SLICE_X88Y69         LUT2 (Prop_lut2_I0_O)        0.045     1.877 r  contador[0]_i_2/O
                         net (fo=1, routed)           0.000     1.877    contador[0]_i_2_n_0
    SLICE_X88Y69         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.941 r  contador_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.941    contador_reg[0]_i_1_n_4
    SLICE_X88Y69         FDRE                                         r  contador_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.869     2.034    clk_IBUF_BUFG
    SLICE_X88Y69         FDRE                                         r  contador_reg[3]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X88Y69         FDRE (Hold_fdre_C_D)         0.134     1.652    contador_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 contador_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contador_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X88Y70         FDRE                                         r  contador_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y70         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  contador_reg[7]/Q
                         net (fo=2, routed)           0.149     1.831    contador_reg[7]
    SLICE_X88Y70         LUT2 (Prop_lut2_I0_O)        0.045     1.876 r  contador[4]_i_2/O
                         net (fo=1, routed)           0.000     1.876    contador[4]_i_2_n_0
    SLICE_X88Y70         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.940 r  contador_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.940    contador_reg[4]_i_1_n_4
    SLICE_X88Y70         FDRE                                         r  contador_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.868     2.033    clk_IBUF_BUFG
    SLICE_X88Y70         FDRE                                         r  contador_reg[7]/C
                         clock pessimism             -0.515     1.517    
    SLICE_X88Y70         FDRE (Hold_fdre_C_D)         0.134     1.651    contador_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 cont_ancho_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cont_ancho_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.597     1.516    clk_IBUF_BUFG
    SLICE_X86Y72         FDRE                                         r  cont_ancho_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y72         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  cont_ancho_reg[3]/Q
                         net (fo=2, routed)           0.173     1.830    cont_ancho_reg_n_0_[3]
    SLICE_X86Y72         LUT2 (Prop_lut2_I0_O)        0.045     1.875 r  cont_ancho[3]_i_3/O
                         net (fo=1, routed)           0.000     1.875    cont_ancho[3]_i_3_n_0
    SLICE_X86Y72         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.938 r  cont_ancho_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.938    cont_ancho[3]
    SLICE_X86Y72         FDRE                                         r  cont_ancho_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.866     2.031    clk_IBUF_BUFG
    SLICE_X86Y72         FDRE                                         r  cont_ancho_reg[3]/C
                         clock pessimism             -0.514     1.516    
    SLICE_X86Y72         FDRE (Hold_fdre_C_D)         0.105     1.621    cont_ancho_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 cont_ancho_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cont_ancho_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.987%)  route 0.173ns (41.013%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.595     1.514    clk_IBUF_BUFG
    SLICE_X86Y73         FDRE                                         r  cont_ancho_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y73         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  cont_ancho_reg[7]/Q
                         net (fo=2, routed)           0.173     1.828    cont_ancho_reg_n_0_[7]
    SLICE_X86Y73         LUT2 (Prop_lut2_I0_O)        0.045     1.873 r  cont_ancho[7]_i_8/O
                         net (fo=1, routed)           0.000     1.873    cont_ancho[7]_i_8_n_0
    SLICE_X86Y73         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.936 r  cont_ancho_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.936    cont_ancho[7]
    SLICE_X86Y73         FDRE                                         r  cont_ancho_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.864     2.029    clk_IBUF_BUFG
    SLICE_X86Y73         FDRE                                         r  cont_ancho_reg[7]/C
                         clock pessimism             -0.514     1.514    
    SLICE_X86Y73         FDRE (Hold_fdre_C_D)         0.105     1.619    cont_ancho_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 contador_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contador_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.421%)  route 0.175ns (38.579%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.597     1.516    clk_IBUF_BUFG
    SLICE_X88Y72         FDRE                                         r  contador_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y72         FDRE (Prop_fdre_C_Q)         0.164     1.680 r  contador_reg[12]/Q
                         net (fo=2, routed)           0.175     1.856    contador_reg[12]
    SLICE_X88Y72         LUT2 (Prop_lut2_I0_O)        0.045     1.901 r  contador[12]_i_5/O
                         net (fo=1, routed)           0.000     1.901    contador[12]_i_5_n_0
    SLICE_X88Y72         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.971 r  contador_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.971    contador_reg[12]_i_1_n_7
    SLICE_X88Y72         FDRE                                         r  contador_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.866     2.031    clk_IBUF_BUFG
    SLICE_X88Y72         FDRE                                         r  contador_reg[12]/C
                         clock pessimism             -0.514     1.516    
    SLICE_X88Y72         FDRE (Hold_fdre_C_D)         0.134     1.650    contador_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 contador_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contador_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.421%)  route 0.175ns (38.579%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.597     1.516    clk_IBUF_BUFG
    SLICE_X88Y71         FDRE                                         r  contador_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y71         FDRE (Prop_fdre_C_Q)         0.164     1.680 r  contador_reg[8]/Q
                         net (fo=2, routed)           0.175     1.856    contador_reg[8]
    SLICE_X88Y71         LUT2 (Prop_lut2_I0_O)        0.045     1.901 r  contador[8]_i_5/O
                         net (fo=1, routed)           0.000     1.901    contador[8]_i_5_n_0
    SLICE_X88Y71         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.971 r  contador_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.971    contador_reg[8]_i_1_n_7
    SLICE_X88Y71         FDRE                                         r  contador_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.867     2.032    clk_IBUF_BUFG
    SLICE_X88Y71         FDRE                                         r  contador_reg[8]/C
                         clock pessimism             -0.515     1.516    
    SLICE_X88Y71         FDRE (Hold_fdre_C_D)         0.134     1.650    contador_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 contador_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contador_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.421%)  route 0.175ns (38.579%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X88Y70         FDRE                                         r  contador_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y70         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  contador_reg[4]/Q
                         net (fo=2, routed)           0.175     1.857    contador_reg[4]
    SLICE_X88Y70         LUT2 (Prop_lut2_I0_O)        0.045     1.902 r  contador[4]_i_5/O
                         net (fo=1, routed)           0.000     1.902    contador[4]_i_5_n_0
    SLICE_X88Y70         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.972 r  contador_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.972    contador_reg[4]_i_1_n_7
    SLICE_X88Y70         FDRE                                         r  contador_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.868     2.033    clk_IBUF_BUFG
    SLICE_X88Y70         FDRE                                         r  contador_reg[4]/C
                         clock pessimism             -0.515     1.517    
    SLICE_X88Y70         FDRE (Hold_fdre_C_D)         0.134     1.651    contador_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.320    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y72    cont_ancho_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y72    cont_ancho_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y72    cont_ancho_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y72    cont_ancho_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y73    cont_ancho_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y73    cont_ancho_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y73    cont_ancho_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y73    cont_ancho_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y69    contador_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y72    cont_ancho_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y72    cont_ancho_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y72    cont_ancho_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y72    cont_ancho_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y71    contador_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y71    contador_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y72    contador_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y72    contador_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y72    contador_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y72    contador_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y71    contador_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y71    contador_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y71    contador_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y71    contador_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y71    reg_distancia_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y71    reg_distancia_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y71    reg_distancia_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y71    reg_distancia_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y72    cont_ancho_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y72    cont_ancho_reg[0]/C



