###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Wed Aug 28 22:41:09 2024
#  Command:           optDesign -postCTS -hold -incr
###############################################################
Path 1: MET Hold Check with Pin tx_div/\counter_reg[0] /CK 
Endpoint:   tx_div/\counter_reg[0] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SCAN_RST                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.695
+ Hold                         -0.058
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.737
  Arrival Time                  0.783
  Slack Time                    0.046
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.046 | 
     | scan_rst2_mux/FE_PHC1_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.124 | 0.395 |   0.395 |    0.349 | 
     | scan_rst2_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 0.604 | 0.385 |   0.780 |    0.734 | 
     | tx_div/\counter_reg[0]         | RN ^        | SDFFRQX2M | 0.604 | 0.003 |   0.783 |    0.737 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.046 | 
     | SCAN_CLK__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.058 | 
     | SCAN_CLK__L2_I0                  | A v -> Y ^  | INVX2M     | 0.026 | 0.019 |   0.031 |    0.077 | 
     | scan_clk_uart_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.211 | 0.168 |   0.200 |    0.246 | 
     | scan_clk_uart_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX2M  | 0.065 | 0.078 |   0.278 |    0.324 | 
     | scan_clk_uart_clk_mux_out__L2_I3 | A ^ -> Y v  | INVXLM     | 0.083 | 0.063 |   0.341 |    0.387 | 
     | scan_clk_uart_clk_mux_out__L3_I1 | A v -> Y ^  | INVXLM     | 0.296 | 0.187 |   0.527 |    0.573 | 
     | scan_clk_uart_clk_mux_out__L4_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.034 | 0.082 |   0.609 |    0.655 | 
     | scan_clk_uart_clk_mux_out__L5_I1 | A ^ -> Y v  | CLKINVX32M | 0.017 | 0.021 |   0.630 |    0.676 | 
     | scan_clk_uart_clk_mux_out__L6_I2 | A v -> Y ^  | INVX4M     | 0.100 | 0.064 |   0.694 |    0.740 | 
     | tx_div/\counter_reg[0]           | CK ^        | SDFFRQX2M  | 0.100 | 0.001 |   0.695 |    0.741 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin tx_div/\counter_reg[7] /CK 
Endpoint:   tx_div/\counter_reg[7] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SCAN_RST                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.695
+ Hold                         -0.058
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.737
  Arrival Time                  0.785
  Slack Time                    0.049
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.049 | 
     | scan_rst2_mux/FE_PHC1_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.124 | 0.395 |   0.395 |    0.346 | 
     | scan_rst2_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 0.604 | 0.385 |   0.780 |    0.731 | 
     | tx_div/\counter_reg[7]         | RN ^        | SDFFRQX2M | 0.604 | 0.006 |   0.785 |    0.737 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.049 | 
     | SCAN_CLK__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.061 | 
     | SCAN_CLK__L2_I0                  | A v -> Y ^  | INVX2M     | 0.026 | 0.019 |   0.031 |    0.080 | 
     | scan_clk_uart_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.211 | 0.168 |   0.200 |    0.248 | 
     | scan_clk_uart_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX2M  | 0.065 | 0.078 |   0.278 |    0.327 | 
     | scan_clk_uart_clk_mux_out__L2_I3 | A ^ -> Y v  | INVXLM     | 0.083 | 0.063 |   0.341 |    0.389 | 
     | scan_clk_uart_clk_mux_out__L3_I1 | A v -> Y ^  | INVXLM     | 0.296 | 0.187 |   0.527 |    0.576 | 
     | scan_clk_uart_clk_mux_out__L4_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.034 | 0.082 |   0.609 |    0.658 | 
     | scan_clk_uart_clk_mux_out__L5_I1 | A ^ -> Y v  | CLKINVX32M | 0.017 | 0.021 |   0.630 |    0.679 | 
     | scan_clk_uart_clk_mux_out__L6_I2 | A v -> Y ^  | INVX4M     | 0.100 | 0.064 |   0.694 |    0.743 | 
     | tx_div/\counter_reg[7]           | CK ^        | SDFFRQX2M  | 0.100 | 0.001 |   0.695 |    0.744 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin tx_div/\counter_reg[2] /CK 
Endpoint:   tx_div/\counter_reg[2] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SCAN_RST                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.695
+ Hold                         -0.058
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.737
  Arrival Time                  0.785
  Slack Time                    0.049
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.049 | 
     | scan_rst2_mux/FE_PHC1_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.124 | 0.395 |   0.395 |    0.346 | 
     | scan_rst2_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 0.604 | 0.385 |   0.780 |    0.731 | 
     | tx_div/\counter_reg[2]         | RN ^        | SDFFRQX2M | 0.604 | 0.006 |   0.785 |    0.737 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.049 | 
     | SCAN_CLK__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.061 | 
     | SCAN_CLK__L2_I0                  | A v -> Y ^  | INVX2M     | 0.026 | 0.019 |   0.031 |    0.080 | 
     | scan_clk_uart_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.211 | 0.168 |   0.200 |    0.248 | 
     | scan_clk_uart_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX2M  | 0.065 | 0.078 |   0.278 |    0.327 | 
     | scan_clk_uart_clk_mux_out__L2_I3 | A ^ -> Y v  | INVXLM     | 0.083 | 0.063 |   0.341 |    0.389 | 
     | scan_clk_uart_clk_mux_out__L3_I1 | A v -> Y ^  | INVXLM     | 0.296 | 0.187 |   0.527 |    0.576 | 
     | scan_clk_uart_clk_mux_out__L4_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.034 | 0.082 |   0.609 |    0.658 | 
     | scan_clk_uart_clk_mux_out__L5_I1 | A ^ -> Y v  | CLKINVX32M | 0.017 | 0.021 |   0.630 |    0.679 | 
     | scan_clk_uart_clk_mux_out__L6_I2 | A v -> Y ^  | INVX4M     | 0.100 | 0.064 |   0.694 |    0.743 | 
     | tx_div/\counter_reg[2]           | CK ^        | SDFFRQX2M  | 0.100 | 0.001 |   0.695 |    0.744 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin tx_div/\counter_reg[1] /CK 
Endpoint:   tx_div/\counter_reg[1] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SCAN_RST                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.695
+ Hold                         -0.058
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.737
  Arrival Time                  0.786
  Slack Time                    0.049
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.049 | 
     | scan_rst2_mux/FE_PHC1_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.124 | 0.395 |   0.395 |    0.346 | 
     | scan_rst2_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 0.604 | 0.385 |   0.780 |    0.731 | 
     | tx_div/\counter_reg[1]         | RN ^        | SDFFRQX2M | 0.604 | 0.006 |   0.786 |    0.737 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.049 | 
     | SCAN_CLK__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.061 | 
     | SCAN_CLK__L2_I0                  | A v -> Y ^  | INVX2M     | 0.026 | 0.019 |   0.031 |    0.080 | 
     | scan_clk_uart_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.211 | 0.168 |   0.200 |    0.249 | 
     | scan_clk_uart_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX2M  | 0.065 | 0.078 |   0.278 |    0.327 | 
     | scan_clk_uart_clk_mux_out__L2_I3 | A ^ -> Y v  | INVXLM     | 0.083 | 0.063 |   0.341 |    0.389 | 
     | scan_clk_uart_clk_mux_out__L3_I1 | A v -> Y ^  | INVXLM     | 0.296 | 0.187 |   0.527 |    0.576 | 
     | scan_clk_uart_clk_mux_out__L4_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.034 | 0.082 |   0.609 |    0.658 | 
     | scan_clk_uart_clk_mux_out__L5_I1 | A ^ -> Y v  | CLKINVX32M | 0.017 | 0.021 |   0.630 |    0.679 | 
     | scan_clk_uart_clk_mux_out__L6_I2 | A v -> Y ^  | INVX4M     | 0.100 | 0.064 |   0.694 |    0.743 | 
     | tx_div/\counter_reg[1]           | CK ^        | SDFFRQX2M  | 0.100 | 0.001 |   0.695 |    0.744 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin tx_div/\counter_reg[4] /CK 
Endpoint:   tx_div/\counter_reg[4] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SCAN_RST                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.695
+ Hold                         -0.058
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.737
  Arrival Time                  0.786
  Slack Time                    0.049
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.049 | 
     | scan_rst2_mux/FE_PHC1_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.124 | 0.395 |   0.395 |    0.346 | 
     | scan_rst2_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 0.604 | 0.385 |   0.780 |    0.731 | 
     | tx_div/\counter_reg[4]         | RN ^        | SDFFRQX2M | 0.604 | 0.006 |   0.786 |    0.737 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.049 | 
     | SCAN_CLK__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.061 | 
     | SCAN_CLK__L2_I0                  | A v -> Y ^  | INVX2M     | 0.026 | 0.019 |   0.031 |    0.080 | 
     | scan_clk_uart_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.211 | 0.168 |   0.200 |    0.249 | 
     | scan_clk_uart_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX2M  | 0.065 | 0.078 |   0.278 |    0.327 | 
     | scan_clk_uart_clk_mux_out__L2_I3 | A ^ -> Y v  | INVXLM     | 0.083 | 0.063 |   0.341 |    0.390 | 
     | scan_clk_uart_clk_mux_out__L3_I1 | A v -> Y ^  | INVXLM     | 0.296 | 0.187 |   0.527 |    0.576 | 
     | scan_clk_uart_clk_mux_out__L4_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.034 | 0.082 |   0.609 |    0.658 | 
     | scan_clk_uart_clk_mux_out__L5_I1 | A ^ -> Y v  | CLKINVX32M | 0.017 | 0.021 |   0.630 |    0.679 | 
     | scan_clk_uart_clk_mux_out__L6_I2 | A v -> Y ^  | INVX4M     | 0.100 | 0.064 |   0.694 |    0.743 | 
     | tx_div/\counter_reg[4]           | CK ^        | SDFFRQX2M  | 0.100 | 0.001 |   0.695 |    0.744 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin tx_div/\counter_reg[6] /CK 
Endpoint:   tx_div/\counter_reg[6] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SCAN_RST                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.695
+ Hold                         -0.058
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.736
  Arrival Time                  0.787
  Slack Time                    0.051
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.051 | 
     | scan_rst2_mux/FE_PHC1_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.124 | 0.395 |   0.395 |    0.344 | 
     | scan_rst2_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 0.604 | 0.385 |   0.780 |    0.729 | 
     | tx_div/\counter_reg[6]         | RN ^        | SDFFRQX2M | 0.604 | 0.007 |   0.787 |    0.736 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.051 | 
     | SCAN_CLK__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.063 | 
     | SCAN_CLK__L2_I0                  | A v -> Y ^  | INVX2M     | 0.026 | 0.019 |   0.031 |    0.082 | 
     | scan_clk_uart_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.211 | 0.168 |   0.200 |    0.250 | 
     | scan_clk_uart_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX2M  | 0.065 | 0.078 |   0.278 |    0.329 | 
     | scan_clk_uart_clk_mux_out__L2_I3 | A ^ -> Y v  | INVXLM     | 0.083 | 0.063 |   0.341 |    0.391 | 
     | scan_clk_uart_clk_mux_out__L3_I1 | A v -> Y ^  | INVXLM     | 0.296 | 0.187 |   0.527 |    0.578 | 
     | scan_clk_uart_clk_mux_out__L4_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.034 | 0.082 |   0.609 |    0.660 | 
     | scan_clk_uart_clk_mux_out__L5_I1 | A ^ -> Y v  | CLKINVX32M | 0.017 | 0.021 |   0.630 |    0.681 | 
     | scan_clk_uart_clk_mux_out__L6_I2 | A v -> Y ^  | INVX4M     | 0.100 | 0.064 |   0.694 |    0.745 | 
     | tx_div/\counter_reg[6]           | CK ^        | SDFFRQX2M  | 0.100 | 0.001 |   0.695 |    0.746 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin tx_div/\counter_reg[5] /CK 
Endpoint:   tx_div/\counter_reg[5] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SCAN_RST                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.695
+ Hold                         -0.058
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.736
  Arrival Time                  0.788
  Slack Time                    0.052
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.052 | 
     | scan_rst2_mux/FE_PHC1_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.124 | 0.395 |   0.395 |    0.343 | 
     | scan_rst2_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 0.604 | 0.385 |   0.780 |    0.728 | 
     | tx_div/\counter_reg[5]         | RN ^        | SDFFRQX2M | 0.604 | 0.008 |   0.788 |    0.736 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.052 | 
     | SCAN_CLK__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.064 | 
     | SCAN_CLK__L2_I0                  | A v -> Y ^  | INVX2M     | 0.026 | 0.019 |   0.031 |    0.083 | 
     | scan_clk_uart_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.211 | 0.168 |   0.200 |    0.251 | 
     | scan_clk_uart_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX2M  | 0.065 | 0.078 |   0.278 |    0.330 | 
     | scan_clk_uart_clk_mux_out__L2_I3 | A ^ -> Y v  | INVXLM     | 0.083 | 0.063 |   0.341 |    0.392 | 
     | scan_clk_uart_clk_mux_out__L3_I1 | A v -> Y ^  | INVXLM     | 0.296 | 0.187 |   0.527 |    0.579 | 
     | scan_clk_uart_clk_mux_out__L4_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.034 | 0.082 |   0.609 |    0.661 | 
     | scan_clk_uart_clk_mux_out__L5_I1 | A ^ -> Y v  | CLKINVX32M | 0.017 | 0.021 |   0.630 |    0.682 | 
     | scan_clk_uart_clk_mux_out__L6_I2 | A v -> Y ^  | INVX4M     | 0.100 | 0.064 |   0.694 |    0.746 | 
     | tx_div/\counter_reg[5]           | CK ^        | SDFFRQX2M  | 0.100 | 0.001 |   0.695 |    0.747 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin tx_div/\counter_reg[3] /CK 
Endpoint:   tx_div/\counter_reg[3] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SCAN_RST                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.695
+ Hold                         -0.058
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.737
  Arrival Time                  0.789
  Slack Time                    0.052
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.052 | 
     | scan_rst2_mux/FE_PHC1_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.124 | 0.395 |   0.395 |    0.343 | 
     | scan_rst2_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 0.604 | 0.385 |   0.780 |    0.728 | 
     | tx_div/\counter_reg[3]         | RN ^        | SDFFRQX2M | 0.604 | 0.009 |   0.789 |    0.737 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.052 | 
     | SCAN_CLK__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.064 | 
     | SCAN_CLK__L2_I0                  | A v -> Y ^  | INVX2M     | 0.026 | 0.019 |   0.031 |    0.083 | 
     | scan_clk_uart_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.211 | 0.168 |   0.200 |    0.252 | 
     | scan_clk_uart_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX2M  | 0.065 | 0.078 |   0.278 |    0.330 | 
     | scan_clk_uart_clk_mux_out__L2_I3 | A ^ -> Y v  | INVXLM     | 0.083 | 0.063 |   0.341 |    0.393 | 
     | scan_clk_uart_clk_mux_out__L3_I1 | A v -> Y ^  | INVXLM     | 0.296 | 0.187 |   0.527 |    0.579 | 
     | scan_clk_uart_clk_mux_out__L4_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.034 | 0.082 |   0.609 |    0.661 | 
     | scan_clk_uart_clk_mux_out__L5_I1 | A ^ -> Y v  | CLKINVX32M | 0.017 | 0.021 |   0.630 |    0.682 | 
     | scan_clk_uart_clk_mux_out__L6_I2 | A v -> Y ^  | INVX4M     | 0.100 | 0.064 |   0.694 |    0.746 | 
     | tx_div/\counter_reg[3]           | CK ^        | SDFFRQX2M  | 0.100 | 0.001 |   0.695 |    0.747 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin rx_div/\counter_reg[0] /CK 
Endpoint:   rx_div/\counter_reg[0] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SCAN_RST                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.680
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.721
  Arrival Time                  0.789
  Slack Time                    0.069
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.069 | 
     | scan_rst2_mux/FE_PHC1_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.124 | 0.395 |   0.395 |    0.326 | 
     | scan_rst2_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 0.604 | 0.385 |   0.780 |    0.711 | 
     | rx_div/\counter_reg[0]         | RN ^        | SDFFRQX2M | 0.604 | 0.010 |   0.789 |    0.721 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.069 | 
     | SCAN_CLK__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.081 | 
     | SCAN_CLK__L2_I0                  | A v -> Y ^  | INVX2M     | 0.026 | 0.019 |   0.031 |    0.100 | 
     | scan_clk_uart_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.211 | 0.168 |   0.200 |    0.268 | 
     | scan_clk_uart_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX2M  | 0.065 | 0.078 |   0.278 |    0.346 | 
     | scan_clk_uart_clk_mux_out__L2_I3 | A ^ -> Y v  | INVXLM     | 0.083 | 0.063 |   0.341 |    0.409 | 
     | scan_clk_uart_clk_mux_out__L3_I1 | A v -> Y ^  | INVXLM     | 0.296 | 0.187 |   0.527 |    0.596 | 
     | scan_clk_uart_clk_mux_out__L4_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.034 | 0.082 |   0.609 |    0.678 | 
     | scan_clk_uart_clk_mux_out__L5_I1 | A ^ -> Y v  | CLKINVX32M | 0.017 | 0.021 |   0.630 |    0.699 | 
     | scan_clk_uart_clk_mux_out__L6_I3 | A v -> Y ^  | INVX4M     | 0.071 | 0.049 |   0.679 |    0.748 | 
     | rx_div/\counter_reg[0]           | CK ^        | SDFFRQX2M  | 0.071 | 0.001 |   0.680 |    0.748 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin rx_div/\counter_reg[1] /CK 
Endpoint:   rx_div/\counter_reg[1] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SCAN_RST                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.680
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.721
  Arrival Time                  0.790
  Slack Time                    0.069
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.069 | 
     | scan_rst2_mux/FE_PHC1_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.124 | 0.395 |   0.395 |    0.326 | 
     | scan_rst2_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 0.604 | 0.385 |   0.780 |    0.711 | 
     | rx_div/\counter_reg[1]         | RN ^        | SDFFRQX2M | 0.604 | 0.010 |   0.790 |    0.721 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.069 | 
     | SCAN_CLK__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.081 | 
     | SCAN_CLK__L2_I0                  | A v -> Y ^  | INVX2M     | 0.026 | 0.019 |   0.031 |    0.100 | 
     | scan_clk_uart_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.211 | 0.168 |   0.200 |    0.269 | 
     | scan_clk_uart_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX2M  | 0.065 | 0.078 |   0.278 |    0.347 | 
     | scan_clk_uart_clk_mux_out__L2_I3 | A ^ -> Y v  | INVXLM     | 0.083 | 0.063 |   0.341 |    0.410 | 
     | scan_clk_uart_clk_mux_out__L3_I1 | A v -> Y ^  | INVXLM     | 0.296 | 0.187 |   0.527 |    0.596 | 
     | scan_clk_uart_clk_mux_out__L4_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.034 | 0.082 |   0.609 |    0.678 | 
     | scan_clk_uart_clk_mux_out__L5_I1 | A ^ -> Y v  | CLKINVX32M | 0.017 | 0.021 |   0.630 |    0.699 | 
     | scan_clk_uart_clk_mux_out__L6_I3 | A v -> Y ^  | INVX4M     | 0.071 | 0.049 |   0.679 |    0.748 | 
     | rx_div/\counter_reg[1]           | CK ^        | SDFFRQX2M  | 0.071 | 0.001 |   0.680 |    0.749 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin rx_div/\counter_reg[2] /CK 
Endpoint:   rx_div/\counter_reg[2] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SCAN_RST                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.680
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.721
  Arrival Time                  0.790
  Slack Time                    0.069
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.069 | 
     | scan_rst2_mux/FE_PHC1_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.124 | 0.395 |   0.395 |    0.325 | 
     | scan_rst2_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 0.604 | 0.385 |   0.780 |    0.710 | 
     | rx_div/\counter_reg[2]         | RN ^        | SDFFRQX2M | 0.604 | 0.010 |   0.790 |    0.721 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.069 | 
     | SCAN_CLK__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.081 | 
     | SCAN_CLK__L2_I0                  | A v -> Y ^  | INVX2M     | 0.026 | 0.019 |   0.031 |    0.101 | 
     | scan_clk_uart_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.211 | 0.168 |   0.200 |    0.269 | 
     | scan_clk_uart_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX2M  | 0.065 | 0.078 |   0.278 |    0.347 | 
     | scan_clk_uart_clk_mux_out__L2_I3 | A ^ -> Y v  | INVXLM     | 0.083 | 0.063 |   0.341 |    0.410 | 
     | scan_clk_uart_clk_mux_out__L3_I1 | A v -> Y ^  | INVXLM     | 0.296 | 0.187 |   0.527 |    0.597 | 
     | scan_clk_uart_clk_mux_out__L4_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.034 | 0.082 |   0.609 |    0.678 | 
     | scan_clk_uart_clk_mux_out__L5_I1 | A ^ -> Y v  | CLKINVX32M | 0.017 | 0.021 |   0.630 |    0.699 | 
     | scan_clk_uart_clk_mux_out__L6_I3 | A v -> Y ^  | INVX4M     | 0.071 | 0.049 |   0.679 |    0.748 | 
     | rx_div/\counter_reg[2]           | CK ^        | SDFFRQX2M  | 0.071 | 0.001 |   0.680 |    0.749 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin rx_div/\counter_reg[3] /CK 
Endpoint:   rx_div/\counter_reg[3] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SCAN_RST                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.680
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.721
  Arrival Time                  0.790
  Slack Time                    0.070
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.070 | 
     | scan_rst2_mux/FE_PHC1_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.124 | 0.395 |   0.395 |    0.325 | 
     | scan_rst2_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 0.604 | 0.385 |   0.780 |    0.710 | 
     | rx_div/\counter_reg[3]         | RN ^        | SDFFRQX2M | 0.604 | 0.011 |   0.790 |    0.721 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.070 | 
     | SCAN_CLK__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.082 | 
     | SCAN_CLK__L2_I0                  | A v -> Y ^  | INVX2M     | 0.026 | 0.019 |   0.031 |    0.101 | 
     | scan_clk_uart_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.211 | 0.168 |   0.200 |    0.269 | 
     | scan_clk_uart_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX2M  | 0.065 | 0.078 |   0.278 |    0.348 | 
     | scan_clk_uart_clk_mux_out__L2_I3 | A ^ -> Y v  | INVXLM     | 0.083 | 0.063 |   0.341 |    0.410 | 
     | scan_clk_uart_clk_mux_out__L3_I1 | A v -> Y ^  | INVXLM     | 0.296 | 0.187 |   0.527 |    0.597 | 
     | scan_clk_uart_clk_mux_out__L4_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.034 | 0.082 |   0.609 |    0.679 | 
     | scan_clk_uart_clk_mux_out__L5_I1 | A ^ -> Y v  | CLKINVX32M | 0.017 | 0.021 |   0.630 |    0.700 | 
     | scan_clk_uart_clk_mux_out__L6_I3 | A v -> Y ^  | INVX4M     | 0.071 | 0.049 |   0.679 |    0.749 | 
     | rx_div/\counter_reg[3]           | CK ^        | SDFFRQX2M  | 0.071 | 0.001 |   0.680 |    0.749 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin rx_div/\counter_reg[4] /CK 
Endpoint:   rx_div/\counter_reg[4] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SCAN_RST                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.680
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.720
  Arrival Time                  0.790
  Slack Time                    0.070
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.070 | 
     | scan_rst2_mux/FE_PHC1_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.124 | 0.395 |   0.395 |    0.325 | 
     | scan_rst2_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 0.604 | 0.385 |   0.780 |    0.710 | 
     | rx_div/\counter_reg[4]         | RN ^        | SDFFRQX2M | 0.604 | 0.011 |   0.790 |    0.720 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.070 | 
     | SCAN_CLK__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.082 | 
     | SCAN_CLK__L2_I0                  | A v -> Y ^  | INVX2M     | 0.026 | 0.019 |   0.031 |    0.101 | 
     | scan_clk_uart_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.211 | 0.168 |   0.200 |    0.270 | 
     | scan_clk_uart_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX2M  | 0.065 | 0.078 |   0.278 |    0.348 | 
     | scan_clk_uart_clk_mux_out__L2_I3 | A ^ -> Y v  | INVXLM     | 0.083 | 0.063 |   0.341 |    0.411 | 
     | scan_clk_uart_clk_mux_out__L3_I1 | A v -> Y ^  | INVXLM     | 0.296 | 0.187 |   0.527 |    0.597 | 
     | scan_clk_uart_clk_mux_out__L4_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.034 | 0.082 |   0.609 |    0.679 | 
     | scan_clk_uart_clk_mux_out__L5_I1 | A ^ -> Y v  | CLKINVX32M | 0.017 | 0.021 |   0.630 |    0.700 | 
     | scan_clk_uart_clk_mux_out__L6_I3 | A v -> Y ^  | INVX4M     | 0.071 | 0.049 |   0.679 |    0.749 | 
     | rx_div/\counter_reg[4]           | CK ^        | SDFFRQX2M  | 0.071 | 0.001 |   0.680 |    0.750 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin rx_div/\counter_reg[5] /CK 
Endpoint:   rx_div/\counter_reg[5] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SCAN_RST                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.680
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.721
  Arrival Time                  0.791
  Slack Time                    0.070
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.070 | 
     | scan_rst2_mux/FE_PHC1_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.124 | 0.395 |   0.395 |    0.324 | 
     | scan_rst2_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 0.604 | 0.385 |   0.780 |    0.709 | 
     | rx_div/\counter_reg[5]         | RN ^        | SDFFRQX2M | 0.604 | 0.011 |   0.791 |    0.721 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.070 | 
     | SCAN_CLK__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.082 | 
     | SCAN_CLK__L2_I0                  | A v -> Y ^  | INVX2M     | 0.026 | 0.019 |   0.031 |    0.102 | 
     | scan_clk_uart_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.211 | 0.168 |   0.200 |    0.270 | 
     | scan_clk_uart_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX2M  | 0.065 | 0.078 |   0.278 |    0.348 | 
     | scan_clk_uart_clk_mux_out__L2_I3 | A ^ -> Y v  | INVXLM     | 0.083 | 0.063 |   0.341 |    0.411 | 
     | scan_clk_uart_clk_mux_out__L3_I1 | A v -> Y ^  | INVXLM     | 0.296 | 0.187 |   0.527 |    0.598 | 
     | scan_clk_uart_clk_mux_out__L4_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.034 | 0.082 |   0.609 |    0.679 | 
     | scan_clk_uart_clk_mux_out__L5_I1 | A ^ -> Y v  | CLKINVX32M | 0.017 | 0.021 |   0.630 |    0.700 | 
     | scan_clk_uart_clk_mux_out__L6_I3 | A v -> Y ^  | INVX4M     | 0.071 | 0.049 |   0.679 |    0.749 | 
     | rx_div/\counter_reg[5]           | CK ^        | SDFFRQX2M  | 0.071 | 0.001 |   0.680 |    0.750 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin rx_div/\counter_reg[6] /CK 
Endpoint:   rx_div/\counter_reg[6] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SCAN_RST                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.680
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.721
  Arrival Time                  0.791
  Slack Time                    0.070
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.070 | 
     | scan_rst2_mux/FE_PHC1_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.124 | 0.395 |   0.395 |    0.324 | 
     | scan_rst2_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 0.604 | 0.385 |   0.780 |    0.709 | 
     | rx_div/\counter_reg[6]         | RN ^        | SDFFRQX2M | 0.604 | 0.011 |   0.791 |    0.721 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.070 | 
     | SCAN_CLK__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.082 | 
     | SCAN_CLK__L2_I0                  | A v -> Y ^  | INVX2M     | 0.026 | 0.019 |   0.031 |    0.102 | 
     | scan_clk_uart_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.211 | 0.168 |   0.200 |    0.270 | 
     | scan_clk_uart_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX2M  | 0.065 | 0.078 |   0.278 |    0.348 | 
     | scan_clk_uart_clk_mux_out__L2_I3 | A ^ -> Y v  | INVXLM     | 0.083 | 0.063 |   0.341 |    0.411 | 
     | scan_clk_uart_clk_mux_out__L3_I1 | A v -> Y ^  | INVXLM     | 0.296 | 0.187 |   0.527 |    0.598 | 
     | scan_clk_uart_clk_mux_out__L4_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.034 | 0.082 |   0.609 |    0.679 | 
     | scan_clk_uart_clk_mux_out__L5_I1 | A ^ -> Y v  | CLKINVX32M | 0.017 | 0.021 |   0.630 |    0.700 | 
     | scan_clk_uart_clk_mux_out__L6_I3 | A v -> Y ^  | INVX4M     | 0.071 | 0.049 |   0.679 |    0.749 | 
     | rx_div/\counter_reg[6]           | CK ^        | SDFFRQX2M  | 0.071 | 0.001 |   0.680 |    0.750 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin rx_div/\counter_reg[7] /CK 
Endpoint:   rx_div/\counter_reg[7] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SCAN_RST                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.679
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.720
  Arrival Time                  0.791
  Slack Time                    0.071
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.071 | 
     | scan_rst2_mux/FE_PHC1_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.124 | 0.395 |   0.395 |    0.324 | 
     | scan_rst2_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 0.604 | 0.385 |   0.780 |    0.709 | 
     | rx_div/\counter_reg[7]         | RN ^        | SDFFRQX2M | 0.604 | 0.011 |   0.791 |    0.720 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.071 | 
     | SCAN_CLK__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.083 | 
     | SCAN_CLK__L2_I0                  | A v -> Y ^  | INVX2M     | 0.026 | 0.019 |   0.031 |    0.102 | 
     | scan_clk_uart_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.211 | 0.168 |   0.200 |    0.270 | 
     | scan_clk_uart_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX2M  | 0.065 | 0.078 |   0.278 |    0.349 | 
     | scan_clk_uart_clk_mux_out__L2_I3 | A ^ -> Y v  | INVXLM     | 0.083 | 0.063 |   0.341 |    0.411 | 
     | scan_clk_uart_clk_mux_out__L3_I1 | A v -> Y ^  | INVXLM     | 0.296 | 0.187 |   0.527 |    0.598 | 
     | scan_clk_uart_clk_mux_out__L4_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.034 | 0.082 |   0.609 |    0.680 | 
     | scan_clk_uart_clk_mux_out__L5_I1 | A ^ -> Y v  | CLKINVX32M | 0.017 | 0.021 |   0.630 |    0.701 | 
     | scan_clk_uart_clk_mux_out__L6_I3 | A v -> Y ^  | INVX4M     | 0.071 | 0.049 |   0.679 |    0.750 | 
     | rx_div/\counter_reg[7]           | CK ^        | SDFFRQX2M  | 0.071 | 0.000 |   0.679 |    0.750 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin ref_clk_rst_sync/\syn_rst_reg_reg[0] /CK 
Endpoint:   ref_clk_rst_sync/\syn_rst_reg_reg[0] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                                 (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.724
+ Hold                         -0.071
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.753
  Arrival Time                  0.929
  Slack Time                    0.176
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |           |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                      | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.176 | 
     | scan_rst_mux/FE_PHC0_SCAN_RST        | A ^ -> Y ^  | DLY4X1M   | 0.054 | 0.347 |   0.347 |    0.171 | 
     | scan_rst_mux/FE_PHC3_SCAN_RST        | A ^ -> Y ^  | DLY4X1M   | 0.138 | 0.406 |   0.753 |    0.576 | 
     | scan_rst_mux/U1                      | B1 ^ -> Y ^ | AO2B2X2M  | 0.206 | 0.175 |   0.927 |    0.751 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[0] | RN ^        | SDFFRQX2M | 0.206 | 0.002 |   0.929 |    0.753 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.176 | 
     | SCAN_CLK__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.189 | 
     | SCAN_CLK__L2_I1                      | A v -> Y v  | CLKBUFX1M  | 0.077 | 0.076 |   0.088 |    0.264 | 
     | SCAN_CLK__L3_I0                      | A v -> Y ^  | INVXLM     | 0.144 | 0.102 |   0.190 |    0.367 | 
     | SCAN_CLK__L4_I0                      | A ^ -> Y v  | INVXLM     | 0.101 | 0.077 |   0.267 |    0.444 | 
     | SCAN_CLK__L5_I0                      | A v -> Y ^  | INVX2M     | 0.056 | 0.055 |   0.322 |    0.499 | 
     | scan_clk_ref_clk_mux/U1              | B1 ^ -> Y ^ | AO2B2X4M   | 0.098 | 0.108 |   0.431 |    0.607 | 
     | scan_clk_ref_clk_mux_out__L1_I0      | A ^ -> Y ^  | CLKBUFX40M | 0.026 | 0.063 |   0.494 |    0.671 | 
     | scan_clk_ref_clk_mux_out__L2_I0      | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.055 |   0.549 |    0.726 | 
     | scan_clk_ref_clk_mux_out__L3_I0      | A ^ -> Y v  | CLKINVX40M | 0.031 | 0.031 |   0.580 |    0.757 | 
     | scan_clk_ref_clk_mux_out__L4_I0      | A v -> Y ^  | CLKINVX40M | 0.065 | 0.051 |   0.631 |    0.807 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[0] | CK ^        | SDFFRQX2M  | 0.205 | 0.093 |   0.724 |    0.900 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin ref_clk_rst_sync/\syn_rst_reg_reg[2] /CK 
Endpoint:   ref_clk_rst_sync/\syn_rst_reg_reg[2] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                                 (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.723
+ Hold                         -0.071
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.752
  Arrival Time                  0.929
  Slack Time                    0.177
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |           |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                      | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.177 | 
     | scan_rst_mux/FE_PHC0_SCAN_RST        | A ^ -> Y ^  | DLY4X1M   | 0.054 | 0.347 |   0.347 |    0.170 | 
     | scan_rst_mux/FE_PHC3_SCAN_RST        | A ^ -> Y ^  | DLY4X1M   | 0.138 | 0.406 |   0.753 |    0.575 | 
     | scan_rst_mux/U1                      | B1 ^ -> Y ^ | AO2B2X2M  | 0.206 | 0.175 |   0.927 |    0.750 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[2] | RN ^        | SDFFRQX2M | 0.206 | 0.002 |   0.929 |    0.752 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.177 | 
     | SCAN_CLK__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.190 | 
     | SCAN_CLK__L2_I1                      | A v -> Y v  | CLKBUFX1M  | 0.077 | 0.076 |   0.088 |    0.265 | 
     | SCAN_CLK__L3_I0                      | A v -> Y ^  | INVXLM     | 0.144 | 0.102 |   0.190 |    0.368 | 
     | SCAN_CLK__L4_I0                      | A ^ -> Y v  | INVXLM     | 0.101 | 0.077 |   0.267 |    0.445 | 
     | SCAN_CLK__L5_I0                      | A v -> Y ^  | INVX2M     | 0.056 | 0.055 |   0.322 |    0.500 | 
     | scan_clk_ref_clk_mux/U1              | B1 ^ -> Y ^ | AO2B2X4M   | 0.098 | 0.108 |   0.431 |    0.608 | 
     | scan_clk_ref_clk_mux_out__L1_I0      | A ^ -> Y ^  | CLKBUFX40M | 0.026 | 0.063 |   0.494 |    0.672 | 
     | scan_clk_ref_clk_mux_out__L2_I0      | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.055 |   0.549 |    0.727 | 
     | scan_clk_ref_clk_mux_out__L3_I0      | A ^ -> Y v  | CLKINVX40M | 0.031 | 0.031 |   0.580 |    0.758 | 
     | scan_clk_ref_clk_mux_out__L4_I0      | A v -> Y ^  | CLKINVX40M | 0.065 | 0.051 |   0.631 |    0.808 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[2] | CK ^        | SDFFRQX2M  | 0.205 | 0.092 |   0.723 |    0.900 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin ref_clk_rst_sync/\syn_rst_reg_reg[1] /CK 
Endpoint:   ref_clk_rst_sync/\syn_rst_reg_reg[1] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                                 (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.724
+ Hold                         -0.075
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.749
  Arrival Time                  0.929
  Slack Time                    0.180
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |           |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                      | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.180 | 
     | scan_rst_mux/FE_PHC0_SCAN_RST        | A ^ -> Y ^  | DLY4X1M   | 0.054 | 0.347 |   0.347 |    0.167 | 
     | scan_rst_mux/FE_PHC3_SCAN_RST        | A ^ -> Y ^  | DLY4X1M   | 0.138 | 0.406 |   0.753 |    0.572 | 
     | scan_rst_mux/U1                      | B1 ^ -> Y ^ | AO2B2X2M  | 0.206 | 0.175 |   0.927 |    0.747 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[1] | RN ^        | SDFFRQX1M | 0.206 | 0.002 |   0.929 |    0.749 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.180 | 
     | SCAN_CLK__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.192 | 
     | SCAN_CLK__L2_I1                      | A v -> Y v  | CLKBUFX1M  | 0.077 | 0.076 |   0.088 |    0.268 | 
     | SCAN_CLK__L3_I0                      | A v -> Y ^  | INVXLM     | 0.144 | 0.102 |   0.190 |    0.370 | 
     | SCAN_CLK__L4_I0                      | A ^ -> Y v  | INVXLM     | 0.101 | 0.077 |   0.267 |    0.447 | 
     | SCAN_CLK__L5_I0                      | A v -> Y ^  | INVX2M     | 0.056 | 0.055 |   0.322 |    0.503 | 
     | scan_clk_ref_clk_mux/U1              | B1 ^ -> Y ^ | AO2B2X4M   | 0.098 | 0.108 |   0.431 |    0.611 | 
     | scan_clk_ref_clk_mux_out__L1_I0      | A ^ -> Y ^  | CLKBUFX40M | 0.026 | 0.063 |   0.494 |    0.674 | 
     | scan_clk_ref_clk_mux_out__L2_I0      | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.055 |   0.549 |    0.730 | 
     | scan_clk_ref_clk_mux_out__L3_I0      | A ^ -> Y v  | CLKINVX40M | 0.031 | 0.031 |   0.580 |    0.761 | 
     | scan_clk_ref_clk_mux_out__L4_I0      | A v -> Y ^  | CLKINVX40M | 0.065 | 0.051 |   0.631 |    0.811 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[1] | CK ^        | SDFFRQX1M  | 0.205 | 0.093 |   0.724 |    0.904 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin uart_clk_rst_sync/\syn_rst_reg_reg[2] /CK 
Endpoint:   uart_clk_rst_sync/\syn_rst_reg_reg[2] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                                  (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.695
+ Hold                         -0.071
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.724
  Arrival Time                  0.928
  Slack Time                    0.204
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |             |           |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                       | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.204 | 
     | scan_rst_mux/FE_PHC0_SCAN_RST         | A ^ -> Y ^  | DLY4X1M   | 0.054 | 0.347 |   0.347 |    0.143 | 
     | scan_rst_mux/FE_PHC3_SCAN_RST         | A ^ -> Y ^  | DLY4X1M   | 0.138 | 0.406 |   0.753 |    0.548 | 
     | scan_rst_mux/U1                       | B1 ^ -> Y ^ | AO2B2X2M  | 0.206 | 0.175 |   0.927 |    0.723 | 
     | uart_clk_rst_sync/\syn_rst_reg_reg[2] | RN ^        | SDFFRQX2M | 0.206 | 0.001 |   0.928 |    0.724 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                       | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.204 | 
     | SCAN_CLK__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.216 | 
     | SCAN_CLK__L2_I0                       | A v -> Y ^  | INVX2M     | 0.026 | 0.019 |   0.031 |    0.235 | 
     | scan_clk_uart_clk_mux/U1              | B1 ^ -> Y ^ | AO2B2X2M   | 0.211 | 0.168 |   0.200 |    0.404 | 
     | scan_clk_uart_clk_mux_out__L1_I1      | A ^ -> Y ^  | CLKBUFX2M  | 0.065 | 0.078 |   0.278 |    0.482 | 
     | scan_clk_uart_clk_mux_out__L2_I3      | A ^ -> Y v  | INVXLM     | 0.083 | 0.063 |   0.341 |    0.545 | 
     | scan_clk_uart_clk_mux_out__L3_I1      | A v -> Y ^  | INVXLM     | 0.296 | 0.187 |   0.527 |    0.731 | 
     | scan_clk_uart_clk_mux_out__L4_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.034 | 0.082 |   0.609 |    0.813 | 
     | scan_clk_uart_clk_mux_out__L5_I1      | A ^ -> Y v  | CLKINVX32M | 0.017 | 0.021 |   0.630 |    0.834 | 
     | scan_clk_uart_clk_mux_out__L6_I2      | A v -> Y ^  | INVX4M     | 0.100 | 0.064 |   0.694 |    0.898 | 
     | uart_clk_rst_sync/\syn_rst_reg_reg[2] | CK ^        | SDFFRQX2M  | 0.100 | 0.001 |   0.695 |    0.899 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin uart_clk_rst_sync/\syn_rst_reg_reg[0] /CK 
Endpoint:   uart_clk_rst_sync/\syn_rst_reg_reg[0] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                                  (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.695
+ Hold                         -0.071
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.724
  Arrival Time                  0.928
  Slack Time                    0.204
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |             |           |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                       | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.204 | 
     | scan_rst_mux/FE_PHC0_SCAN_RST         | A ^ -> Y ^  | DLY4X1M   | 0.054 | 0.347 |   0.347 |    0.143 | 
     | scan_rst_mux/FE_PHC3_SCAN_RST         | A ^ -> Y ^  | DLY4X1M   | 0.138 | 0.406 |   0.753 |    0.548 | 
     | scan_rst_mux/U1                       | B1 ^ -> Y ^ | AO2B2X2M  | 0.206 | 0.175 |   0.927 |    0.723 | 
     | uart_clk_rst_sync/\syn_rst_reg_reg[0] | RN ^        | SDFFRQX2M | 0.206 | 0.001 |   0.928 |    0.724 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                       | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.204 | 
     | SCAN_CLK__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.216 | 
     | SCAN_CLK__L2_I0                       | A v -> Y ^  | INVX2M     | 0.026 | 0.019 |   0.031 |    0.236 | 
     | scan_clk_uart_clk_mux/U1              | B1 ^ -> Y ^ | AO2B2X2M   | 0.211 | 0.168 |   0.200 |    0.404 | 
     | scan_clk_uart_clk_mux_out__L1_I1      | A ^ -> Y ^  | CLKBUFX2M  | 0.065 | 0.078 |   0.278 |    0.482 | 
     | scan_clk_uart_clk_mux_out__L2_I3      | A ^ -> Y v  | INVXLM     | 0.083 | 0.063 |   0.341 |    0.545 | 
     | scan_clk_uart_clk_mux_out__L3_I1      | A v -> Y ^  | INVXLM     | 0.296 | 0.187 |   0.527 |    0.732 | 
     | scan_clk_uart_clk_mux_out__L4_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.034 | 0.082 |   0.609 |    0.813 | 
     | scan_clk_uart_clk_mux_out__L5_I1      | A ^ -> Y v  | CLKINVX32M | 0.017 | 0.021 |   0.630 |    0.834 | 
     | scan_clk_uart_clk_mux_out__L6_I2      | A v -> Y ^  | INVX4M     | 0.100 | 0.064 |   0.694 |    0.899 | 
     | uart_clk_rst_sync/\syn_rst_reg_reg[0] | CK ^        | SDFFRQX2M  | 0.100 | 0.001 |   0.695 |    0.899 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin uart_clk_rst_sync/\syn_rst_reg_reg[1] /CK 
Endpoint:   uart_clk_rst_sync/\syn_rst_reg_reg[1] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                                  (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.695
+ Hold                         -0.075
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.720
  Arrival Time                  0.928
  Slack Time                    0.208
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |             |           |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                       | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.208 | 
     | scan_rst_mux/FE_PHC0_SCAN_RST         | A ^ -> Y ^  | DLY4X1M   | 0.054 | 0.347 |   0.347 |    0.139 | 
     | scan_rst_mux/FE_PHC3_SCAN_RST         | A ^ -> Y ^  | DLY4X1M   | 0.138 | 0.406 |   0.753 |    0.545 | 
     | scan_rst_mux/U1                       | B1 ^ -> Y ^ | AO2B2X2M  | 0.206 | 0.175 |   0.927 |    0.719 | 
     | uart_clk_rst_sync/\syn_rst_reg_reg[1] | RN ^        | SDFFRQX1M | 0.206 | 0.001 |   0.928 |    0.720 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                       | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.208 | 
     | SCAN_CLK__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.220 | 
     | SCAN_CLK__L2_I0                       | A v -> Y ^  | INVX2M     | 0.026 | 0.019 |   0.031 |    0.239 | 
     | scan_clk_uart_clk_mux/U1              | B1 ^ -> Y ^ | AO2B2X2M   | 0.211 | 0.168 |   0.200 |    0.408 | 
     | scan_clk_uart_clk_mux_out__L1_I1      | A ^ -> Y ^  | CLKBUFX2M  | 0.065 | 0.078 |   0.278 |    0.486 | 
     | scan_clk_uart_clk_mux_out__L2_I3      | A ^ -> Y v  | INVXLM     | 0.083 | 0.063 |   0.340 |    0.549 | 
     | scan_clk_uart_clk_mux_out__L3_I1      | A v -> Y ^  | INVXLM     | 0.296 | 0.187 |   0.527 |    0.735 | 
     | scan_clk_uart_clk_mux_out__L4_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.034 | 0.082 |   0.609 |    0.817 | 
     | scan_clk_uart_clk_mux_out__L5_I1      | A ^ -> Y v  | CLKINVX32M | 0.017 | 0.021 |   0.630 |    0.838 | 
     | scan_clk_uart_clk_mux_out__L6_I2      | A v -> Y ^  | INVX4M     | 0.100 | 0.064 |   0.694 |    0.902 | 
     | uart_clk_rst_sync/\syn_rst_reg_reg[1] | CK ^        | SDFFRQX1M  | 0.100 | 0.001 |   0.695 |    0.903 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin register_file/\reg_file_reg[2][7] /CK 
Endpoint:   register_file/\reg_file_reg[2][7] /SN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.720
+ Hold                          0.076
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.896
  Arrival Time                  1.141
  Slack Time                    0.244
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.244 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST    | A ^ -> Y ^  | DLY4X1M   | 0.072 | 0.360 |   0.360 |    0.116 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST    | A ^ -> Y ^  | DLY4X1M   | 0.130 | 0.401 |   0.761 |    0.517 | 
     | scan_rst1_mux/U1                  | B1 ^ -> Y ^ | AO2B2X2M  | 0.580 | 0.379 |   1.140 |    0.896 | 
     | register_file/\reg_file_reg[2][7] | SN ^        | SDFFSQX1M | 0.580 | 0.001 |   1.141 |    0.896 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.244 | 
     | SCAN_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.257 | 
     | SCAN_CLK__L2_I1                   | A v -> Y v  | CLKBUFX1M  | 0.077 | 0.076 |   0.088 |    0.332 | 
     | SCAN_CLK__L3_I0                   | A v -> Y ^  | INVXLM     | 0.144 | 0.102 |   0.190 |    0.435 | 
     | SCAN_CLK__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.101 | 0.077 |   0.267 |    0.512 | 
     | SCAN_CLK__L5_I0                   | A v -> Y ^  | INVX2M     | 0.056 | 0.055 |   0.322 |    0.567 | 
     | scan_clk_ref_clk_mux/U1           | B1 ^ -> Y ^ | AO2B2X4M   | 0.098 | 0.108 |   0.431 |    0.675 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.026 | 0.063 |   0.494 |    0.739 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.055 |   0.549 |    0.794 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.031 | 0.031 |   0.580 |    0.825 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.065 | 0.051 |   0.631 |    0.875 | 
     | register_file/\reg_file_reg[2][7] | CK ^        | SDFFSQX1M  | 0.206 | 0.089 |   0.720 |    0.965 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin rx_div/clk_reg_reg/CK 
Endpoint:   rx_div/clk_reg_reg/D (^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: SCAN_CLK             (^) triggered by  leading edge of 'SCAN_CLK'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.263
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.305
  Arrival Time                  0.660
  Slack Time                    0.355
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                  |              |                |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+----------------+-------+-------+---------+----------| 
     |                                  | SCAN_CLK ^   |                | 0.000 |       |   0.000 |   -0.355 | 
     | SCAN_CLK__L1_I0                  | A ^ -> Y v   | CLKINVX40M     | 0.006 | 0.012 |   0.012 |   -0.343 | 
     | SCAN_CLK__L2_I0                  | A v -> Y ^   | INVX2M         | 0.026 | 0.019 |   0.031 |   -0.324 | 
     | scan_clk_uart_clk_mux/U1         | B1 ^ -> Y ^  | AO2B2X2M       | 0.211 | 0.167 |   0.199 |   -0.157 | 
     | scan_clk_uart_clk_mux_out__L1_I0 | A ^ -> Y v   | CLKINVX32M     | 0.045 | 0.032 |   0.231 |   -0.125 | 
     | scan_clk_uart_clk_mux_out__L2_I2 | A v -> Y v   | CLKBUFX40M     | 0.021 | 0.055 |   0.285 |   -0.070 | 
     | scan_clk_uart_clk_mux_out__L3_I0 | A v -> Y v   | CLKBUFX40M     | 0.028 | 0.054 |   0.340 |   -0.016 | 
     | scan_clk_uart_clk_mux_out__L4_I0 | A v -> Y ^   | CLKINVX40M     | 0.020 | 0.028 |   0.367 |    0.012 | 
     | scan_clk_uart_clk_mux_out__L5_I0 | A ^ -> Y v   | CLKINVX32M     | 0.013 | 0.017 |   0.384 |    0.029 | 
     | scan_clk_uart_clk_mux_out__L6_I1 | A v -> Y ^   | INVX4M         | 0.016 | 0.015 |   0.399 |    0.044 | 
     | rx_div/U19                       | A0N ^ -> Y ^ | OAI2BB2X1M     | 0.060 | 0.072 |   0.471 |    0.115 | 
     | rx_div                           | o_div_clk ^  | clk_div_test_0 |       |       |   0.471 |    0.115 | 
     | rx_clk__Exclude_0                | A ^ -> Y ^   | CLKBUFX1M      | 0.061 | 0.065 |   0.536 |    0.181 | 
     | rx_div/U32                       | A ^ -> Y v   | CLKXOR2X2M     | 0.032 | 0.079 |   0.615 |    0.260 | 
     | rx_div/U31                       | A v -> Y ^   | MXI2X1M        | 0.072 | 0.044 |   0.660 |    0.305 | 
     | rx_div/clk_reg_reg               | D ^          | SDFFRX1M       | 0.072 | 0.000 |   0.660 |    0.305 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.355 | 
     | SCAN_CLK__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.367 | 
     | SCAN_CLK__L2_I0                  | A v -> Y ^  | INVX2M     | 0.026 | 0.019 |   0.031 |    0.387 | 
     | scan_clk_uart_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.211 | 0.168 |   0.200 |    0.555 | 
     | scan_clk_uart_clk_mux_out__L1_I0 | A ^ -> Y v  | CLKINVX32M | 0.045 | 0.032 |   0.232 |    0.587 | 
     | scan_clk_uart_clk_mux_out__L2_I1 | A v -> Y ^  | INVX4M     | 0.031 | 0.031 |   0.263 |    0.618 | 
     | rx_div/clk_reg_reg               | CK ^        | SDFFRX1M   | 0.031 | 0.000 |   0.263 |    0.619 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin register_file/\reg_file_reg[13][6] /CK 
Endpoint:   register_file/\reg_file_reg[13][6] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                               (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.722
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.763
  Arrival Time                  1.143
  Slack Time                    0.380
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |           |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                    | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.380 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST     | A ^ -> Y ^  | DLY4X1M   | 0.072 | 0.360 |   0.360 |   -0.020 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST     | A ^ -> Y ^  | DLY4X1M   | 0.130 | 0.401 |   0.761 |    0.381 | 
     | scan_rst1_mux/U1                   | B1 ^ -> Y ^ | AO2B2X2M  | 0.580 | 0.379 |   1.140 |    0.760 | 
     | register_file/\reg_file_reg[13][6] | RN ^        | SDFFRQX2M | 0.580 | 0.003 |   1.143 |    0.763 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.380 | 
     | SCAN_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.392 | 
     | SCAN_CLK__L2_I1                    | A v -> Y v  | CLKBUFX1M  | 0.077 | 0.076 |   0.088 |    0.468 | 
     | SCAN_CLK__L3_I0                    | A v -> Y ^  | INVXLM     | 0.144 | 0.102 |   0.190 |    0.570 | 
     | SCAN_CLK__L4_I0                    | A ^ -> Y v  | INVXLM     | 0.101 | 0.077 |   0.267 |    0.647 | 
     | SCAN_CLK__L5_I0                    | A v -> Y ^  | INVX2M     | 0.056 | 0.055 |   0.322 |    0.703 | 
     | scan_clk_ref_clk_mux/U1            | B1 ^ -> Y ^ | AO2B2X4M   | 0.098 | 0.108 |   0.431 |    0.811 | 
     | scan_clk_ref_clk_mux_out__L1_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.026 | 0.063 |   0.494 |    0.874 | 
     | scan_clk_ref_clk_mux_out__L2_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.055 |   0.550 |    0.930 | 
     | scan_clk_ref_clk_mux_out__L3_I0    | A ^ -> Y v  | CLKINVX40M | 0.031 | 0.031 |   0.580 |    0.961 | 
     | scan_clk_ref_clk_mux_out__L4_I0    | A v -> Y ^  | CLKINVX40M | 0.065 | 0.051 |   0.631 |    1.011 | 
     | register_file/\reg_file_reg[13][6] | CK ^        | SDFFRQX2M  | 0.206 | 0.091 |   0.722 |    1.102 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin register_file/\reg_file_reg[2][4] /CK 
Endpoint:   register_file/\reg_file_reg[2][4] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.720
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.761
  Arrival Time                  1.142
  Slack Time                    0.380
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.380 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST    | A ^ -> Y ^  | DLY4X1M   | 0.072 | 0.360 |   0.360 |   -0.020 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST    | A ^ -> Y ^  | DLY4X1M   | 0.130 | 0.401 |   0.761 |    0.381 | 
     | scan_rst1_mux/U1                  | B1 ^ -> Y ^ | AO2B2X2M  | 0.580 | 0.379 |   1.140 |    0.760 | 
     | register_file/\reg_file_reg[2][4] | RN ^        | SDFFRQX2M | 0.580 | 0.001 |   1.142 |    0.761 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.380 | 
     | SCAN_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.393 | 
     | SCAN_CLK__L2_I1                   | A v -> Y v  | CLKBUFX1M  | 0.077 | 0.076 |   0.088 |    0.468 | 
     | SCAN_CLK__L3_I0                   | A v -> Y ^  | INVXLM     | 0.144 | 0.102 |   0.190 |    0.571 | 
     | SCAN_CLK__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.101 | 0.077 |   0.267 |    0.648 | 
     | SCAN_CLK__L5_I0                   | A v -> Y ^  | INVX2M     | 0.056 | 0.055 |   0.322 |    0.703 | 
     | scan_clk_ref_clk_mux/U1           | B1 ^ -> Y ^ | AO2B2X4M   | 0.098 | 0.108 |   0.431 |    0.811 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.026 | 0.063 |   0.494 |    0.875 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.055 |   0.549 |    0.930 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.031 | 0.031 |   0.580 |    0.961 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.065 | 0.051 |   0.631 |    1.011 | 
     | register_file/\reg_file_reg[2][4] | CK ^        | SDFFRQX2M  | 0.206 | 0.089 |   0.720 |    1.101 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin register_file/\reg_file_reg[12][6] /CK 
Endpoint:   register_file/\reg_file_reg[12][6] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                               (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.721
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.762
  Arrival Time                  1.143
  Slack Time                    0.381
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |           |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                    | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.381 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST     | A ^ -> Y ^  | DLY4X1M   | 0.072 | 0.360 |   0.360 |   -0.020 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST     | A ^ -> Y ^  | DLY4X1M   | 0.130 | 0.401 |   0.761 |    0.381 | 
     | scan_rst1_mux/U1                   | B1 ^ -> Y ^ | AO2B2X2M  | 0.580 | 0.379 |   1.140 |    0.760 | 
     | register_file/\reg_file_reg[12][6] | RN ^        | SDFFRQX2M | 0.580 | 0.002 |   1.143 |    0.762 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.380 | 
     | SCAN_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.393 | 
     | SCAN_CLK__L2_I1                    | A v -> Y v  | CLKBUFX1M  | 0.077 | 0.076 |   0.088 |    0.468 | 
     | SCAN_CLK__L3_I0                    | A v -> Y ^  | INVXLM     | 0.144 | 0.102 |   0.190 |    0.571 | 
     | SCAN_CLK__L4_I0                    | A ^ -> Y v  | INVXLM     | 0.101 | 0.077 |   0.267 |    0.648 | 
     | SCAN_CLK__L5_I0                    | A v -> Y ^  | INVX2M     | 0.056 | 0.055 |   0.322 |    0.703 | 
     | scan_clk_ref_clk_mux/U1            | B1 ^ -> Y ^ | AO2B2X4M   | 0.098 | 0.108 |   0.431 |    0.811 | 
     | scan_clk_ref_clk_mux_out__L1_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.026 | 0.063 |   0.494 |    0.875 | 
     | scan_clk_ref_clk_mux_out__L2_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.055 |   0.549 |    0.930 | 
     | scan_clk_ref_clk_mux_out__L3_I0    | A ^ -> Y v  | CLKINVX40M | 0.031 | 0.031 |   0.580 |    0.961 | 
     | scan_clk_ref_clk_mux_out__L4_I0    | A v -> Y ^  | CLKINVX40M | 0.065 | 0.051 |   0.631 |    1.011 | 
     | register_file/\reg_file_reg[12][6] | CK ^        | SDFFRQX2M  | 0.206 | 0.090 |   0.721 |    1.102 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin register_file/\reg_file_reg[2][6] /CK 
Endpoint:   register_file/\reg_file_reg[2][6] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.720
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.761
  Arrival Time                  1.142
  Slack Time                    0.381
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.381 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST    | A ^ -> Y ^  | DLY4X1M   | 0.072 | 0.360 |   0.360 |   -0.021 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST    | A ^ -> Y ^  | DLY4X1M   | 0.130 | 0.401 |   0.761 |    0.380 | 
     | scan_rst1_mux/U1                  | B1 ^ -> Y ^ | AO2B2X2M  | 0.580 | 0.379 |   1.140 |    0.759 | 
     | register_file/\reg_file_reg[2][6] | RN ^        | SDFFRQX2M | 0.580 | 0.002 |   1.142 |    0.761 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.381 | 
     | SCAN_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.393 | 
     | SCAN_CLK__L2_I1                   | A v -> Y v  | CLKBUFX1M  | 0.077 | 0.076 |   0.088 |    0.469 | 
     | SCAN_CLK__L3_I0                   | A v -> Y ^  | INVXLM     | 0.144 | 0.102 |   0.190 |    0.571 | 
     | SCAN_CLK__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.101 | 0.077 |   0.267 |    0.648 | 
     | SCAN_CLK__L5_I0                   | A v -> Y ^  | INVX2M     | 0.056 | 0.055 |   0.322 |    0.704 | 
     | scan_clk_ref_clk_mux/U1           | B1 ^ -> Y ^ | AO2B2X4M   | 0.098 | 0.108 |   0.431 |    0.812 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.026 | 0.063 |   0.494 |    0.875 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.055 |   0.549 |    0.931 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.031 | 0.031 |   0.580 |    0.962 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.065 | 0.051 |   0.631 |    1.012 | 
     | register_file/\reg_file_reg[2][6] | CK ^        | SDFFRQX2M  | 0.206 | 0.089 |   0.720 |    1.101 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin register_file/\reg_file_reg[12][7] /CK 
Endpoint:   register_file/\reg_file_reg[12][7] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                               (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.720
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.761
  Arrival Time                  1.143
  Slack Time                    0.382
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |           |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                    | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.382 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST     | A ^ -> Y ^  | DLY4X1M   | 0.072 | 0.360 |   0.360 |   -0.022 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST     | A ^ -> Y ^  | DLY4X1M   | 0.130 | 0.401 |   0.761 |    0.379 | 
     | scan_rst1_mux/U1                   | B1 ^ -> Y ^ | AO2B2X2M  | 0.580 | 0.379 |   1.140 |    0.758 | 
     | register_file/\reg_file_reg[12][7] | RN ^        | SDFFRQX2M | 0.580 | 0.003 |   1.143 |    0.761 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.382 | 
     | SCAN_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.394 | 
     | SCAN_CLK__L2_I1                    | A v -> Y v  | CLKBUFX1M  | 0.077 | 0.076 |   0.088 |    0.470 | 
     | SCAN_CLK__L3_I0                    | A v -> Y ^  | INVXLM     | 0.144 | 0.102 |   0.190 |    0.572 | 
     | SCAN_CLK__L4_I0                    | A ^ -> Y v  | INVXLM     | 0.101 | 0.077 |   0.267 |    0.649 | 
     | SCAN_CLK__L5_I0                    | A v -> Y ^  | INVX2M     | 0.056 | 0.055 |   0.322 |    0.705 | 
     | scan_clk_ref_clk_mux/U1            | B1 ^ -> Y ^ | AO2B2X4M   | 0.098 | 0.108 |   0.431 |    0.813 | 
     | scan_clk_ref_clk_mux_out__L1_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.026 | 0.063 |   0.494 |    0.876 | 
     | scan_clk_ref_clk_mux_out__L2_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.055 |   0.549 |    0.932 | 
     | scan_clk_ref_clk_mux_out__L3_I0    | A ^ -> Y v  | CLKINVX40M | 0.031 | 0.031 |   0.580 |    0.963 | 
     | scan_clk_ref_clk_mux_out__L4_I0    | A v -> Y ^  | CLKINVX40M | 0.065 | 0.051 |   0.631 |    1.013 | 
     | register_file/\reg_file_reg[12][7] | CK ^        | SDFFRQX2M  | 0.206 | 0.089 |   0.720 |    1.102 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin register_file/\reg_file_reg[2][5] /CK 
Endpoint:   register_file/\reg_file_reg[2][5] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.720
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.761
  Arrival Time                  1.144
  Slack Time                    0.383
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.383 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST    | A ^ -> Y ^  | DLY4X1M   | 0.072 | 0.360 |   0.360 |   -0.022 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST    | A ^ -> Y ^  | DLY4X1M   | 0.130 | 0.401 |   0.761 |    0.379 | 
     | scan_rst1_mux/U1                  | B1 ^ -> Y ^ | AO2B2X2M  | 0.580 | 0.379 |   1.140 |    0.758 | 
     | register_file/\reg_file_reg[2][5] | RN ^        | SDFFRQX2M | 0.580 | 0.003 |   1.144 |    0.761 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.383 | 
     | SCAN_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.395 | 
     | SCAN_CLK__L2_I1                   | A v -> Y v  | CLKBUFX1M  | 0.077 | 0.076 |   0.088 |    0.470 | 
     | SCAN_CLK__L3_I0                   | A v -> Y ^  | INVXLM     | 0.144 | 0.102 |   0.190 |    0.573 | 
     | SCAN_CLK__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.101 | 0.077 |   0.267 |    0.650 | 
     | SCAN_CLK__L5_I0                   | A v -> Y ^  | INVX2M     | 0.056 | 0.055 |   0.322 |    0.705 | 
     | scan_clk_ref_clk_mux/U1           | B1 ^ -> Y ^ | AO2B2X4M   | 0.098 | 0.108 |   0.431 |    0.813 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.026 | 0.063 |   0.494 |    0.877 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.055 |   0.550 |    0.932 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.031 | 0.031 |   0.580 |    0.963 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.065 | 0.051 |   0.631 |    1.014 | 
     | register_file/\reg_file_reg[2][5] | CK ^        | SDFFRQX2M  | 0.206 | 0.089 |   0.720 |    1.103 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin register_file/\reg_file_reg[2][1] /CK 
Endpoint:   register_file/\reg_file_reg[2][1] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.720
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.761
  Arrival Time                  1.144
  Slack Time                    0.383
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.383 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST    | A ^ -> Y ^  | DLY4X1M   | 0.072 | 0.360 |   0.360 |   -0.023 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST    | A ^ -> Y ^  | DLY4X1M   | 0.130 | 0.401 |   0.761 |    0.379 | 
     | scan_rst1_mux/U1                  | B1 ^ -> Y ^ | AO2B2X2M  | 0.580 | 0.379 |   1.140 |    0.758 | 
     | register_file/\reg_file_reg[2][1] | RN ^        | SDFFRQX2M | 0.580 | 0.003 |   1.144 |    0.761 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.383 | 
     | SCAN_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.395 | 
     | SCAN_CLK__L2_I1                   | A v -> Y v  | CLKBUFX1M  | 0.077 | 0.076 |   0.088 |    0.470 | 
     | SCAN_CLK__L3_I0                   | A v -> Y ^  | INVXLM     | 0.144 | 0.102 |   0.190 |    0.573 | 
     | SCAN_CLK__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.101 | 0.077 |   0.267 |    0.650 | 
     | SCAN_CLK__L5_I0                   | A v -> Y ^  | INVX2M     | 0.056 | 0.055 |   0.322 |    0.705 | 
     | scan_clk_ref_clk_mux/U1           | B1 ^ -> Y ^ | AO2B2X4M   | 0.098 | 0.108 |   0.431 |    0.814 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.026 | 0.063 |   0.494 |    0.877 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.055 |   0.550 |    0.932 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.031 | 0.031 |   0.580 |    0.963 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.065 | 0.051 |   0.631 |    1.014 | 
     | register_file/\reg_file_reg[2][1] | CK ^        | SDFFRQX2M  | 0.206 | 0.089 |   0.720 |    1.103 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin register_file/\reg_file_reg[15][6] /CK 
Endpoint:   register_file/\reg_file_reg[15][6] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                               (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.720
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.761
  Arrival Time                  1.143
  Slack Time                    0.383
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |           |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                    | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.383 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST     | A ^ -> Y ^  | DLY4X1M   | 0.072 | 0.360 |   0.360 |   -0.023 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST     | A ^ -> Y ^  | DLY4X1M   | 0.130 | 0.401 |   0.761 |    0.379 | 
     | scan_rst1_mux/U1                   | B1 ^ -> Y ^ | AO2B2X2M  | 0.580 | 0.379 |   1.140 |    0.757 | 
     | register_file/\reg_file_reg[15][6] | RN ^        | SDFFRQX2M | 0.580 | 0.003 |   1.143 |    0.761 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.383 | 
     | SCAN_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.395 | 
     | SCAN_CLK__L2_I1                    | A v -> Y v  | CLKBUFX1M  | 0.077 | 0.076 |   0.088 |    0.470 | 
     | SCAN_CLK__L3_I0                    | A v -> Y ^  | INVXLM     | 0.144 | 0.102 |   0.190 |    0.573 | 
     | SCAN_CLK__L4_I0                    | A ^ -> Y v  | INVXLM     | 0.101 | 0.077 |   0.267 |    0.650 | 
     | SCAN_CLK__L5_I0                    | A v -> Y ^  | INVX2M     | 0.056 | 0.055 |   0.322 |    0.705 | 
     | scan_clk_ref_clk_mux/U1            | B1 ^ -> Y ^ | AO2B2X4M   | 0.098 | 0.108 |   0.431 |    0.814 | 
     | scan_clk_ref_clk_mux_out__L1_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.026 | 0.063 |   0.494 |    0.877 | 
     | scan_clk_ref_clk_mux_out__L2_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.055 |   0.549 |    0.932 | 
     | scan_clk_ref_clk_mux_out__L3_I0    | A ^ -> Y v  | CLKINVX40M | 0.031 | 0.031 |   0.580 |    0.963 | 
     | scan_clk_ref_clk_mux_out__L4_I0    | A v -> Y ^  | CLKINVX40M | 0.065 | 0.051 |   0.631 |    1.014 | 
     | register_file/\reg_file_reg[15][6] | CK ^        | SDFFRQX2M  | 0.206 | 0.089 |   0.720 |    1.102 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin register_file/\reg_file_reg[2][2] /CK 
Endpoint:   register_file/\reg_file_reg[2][2] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.720
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.761
  Arrival Time                  1.144
  Slack Time                    0.383
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.383 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST    | A ^ -> Y ^  | DLY4X1M   | 0.072 | 0.360 |   0.360 |   -0.023 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST    | A ^ -> Y ^  | DLY4X1M   | 0.130 | 0.401 |   0.761 |    0.378 | 
     | scan_rst1_mux/U1                  | B1 ^ -> Y ^ | AO2B2X2M  | 0.580 | 0.379 |   1.140 |    0.757 | 
     | register_file/\reg_file_reg[2][2] | RN ^        | SDFFRQX2M | 0.580 | 0.004 |   1.144 |    0.761 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.383 | 
     | SCAN_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.395 | 
     | SCAN_CLK__L2_I1                   | A v -> Y v  | CLKBUFX1M  | 0.077 | 0.076 |   0.088 |    0.471 | 
     | SCAN_CLK__L3_I0                   | A v -> Y ^  | INVXLM     | 0.144 | 0.102 |   0.190 |    0.573 | 
     | SCAN_CLK__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.101 | 0.077 |   0.267 |    0.650 | 
     | SCAN_CLK__L5_I0                   | A v -> Y ^  | INVX2M     | 0.056 | 0.055 |   0.322 |    0.706 | 
     | scan_clk_ref_clk_mux/U1           | B1 ^ -> Y ^ | AO2B2X4M   | 0.098 | 0.108 |   0.431 |    0.814 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.026 | 0.063 |   0.494 |    0.877 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.055 |   0.549 |    0.933 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.031 | 0.031 |   0.580 |    0.964 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.065 | 0.051 |   0.631 |    1.014 | 
     | register_file/\reg_file_reg[2][2] | CK ^        | SDFFRQX2M  | 0.206 | 0.089 |   0.720 |    1.103 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin register_file/\reg_file_reg[15][7] /CK 
Endpoint:   register_file/\reg_file_reg[15][7] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                               (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.720
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.760
  Arrival Time                  1.144
  Slack Time                    0.383
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |           |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                    | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.383 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST     | A ^ -> Y ^  | DLY4X1M   | 0.072 | 0.360 |   0.360 |   -0.023 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST     | A ^ -> Y ^  | DLY4X1M   | 0.130 | 0.401 |   0.761 |    0.378 | 
     | scan_rst1_mux/U1                   | B1 ^ -> Y ^ | AO2B2X2M  | 0.580 | 0.379 |   1.140 |    0.757 | 
     | register_file/\reg_file_reg[15][7] | RN ^        | SDFFRQX2M | 0.580 | 0.004 |   1.144 |    0.760 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.383 | 
     | SCAN_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.396 | 
     | SCAN_CLK__L2_I1                    | A v -> Y v  | CLKBUFX1M  | 0.077 | 0.076 |   0.088 |    0.471 | 
     | SCAN_CLK__L3_I0                    | A v -> Y ^  | INVXLM     | 0.144 | 0.102 |   0.190 |    0.574 | 
     | SCAN_CLK__L4_I0                    | A ^ -> Y v  | INVXLM     | 0.101 | 0.077 |   0.267 |    0.651 | 
     | SCAN_CLK__L5_I0                    | A v -> Y ^  | INVX2M     | 0.056 | 0.055 |   0.322 |    0.706 | 
     | scan_clk_ref_clk_mux/U1            | B1 ^ -> Y ^ | AO2B2X4M   | 0.098 | 0.108 |   0.431 |    0.814 | 
     | scan_clk_ref_clk_mux_out__L1_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.026 | 0.063 |   0.494 |    0.878 | 
     | scan_clk_ref_clk_mux_out__L2_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.055 |   0.549 |    0.933 | 
     | scan_clk_ref_clk_mux_out__L3_I0    | A ^ -> Y v  | CLKINVX40M | 0.031 | 0.031 |   0.580 |    0.964 | 
     | scan_clk_ref_clk_mux_out__L4_I0    | A v -> Y ^  | CLKINVX40M | 0.065 | 0.051 |   0.631 |    1.014 | 
     | register_file/\reg_file_reg[15][7] | CK ^        | SDFFRQX2M  | 0.206 | 0.089 |   0.719 |    1.103 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin register_file/\reg_file_reg[3][1] /CK 
Endpoint:   register_file/\reg_file_reg[3][1] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.720
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.761
  Arrival Time                  1.145
  Slack Time                    0.384
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.384 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST    | A ^ -> Y ^  | DLY4X1M   | 0.072 | 0.360 |   0.360 |   -0.024 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST    | A ^ -> Y ^  | DLY4X1M   | 0.130 | 0.401 |   0.761 |    0.378 | 
     | scan_rst1_mux/U1                  | B1 ^ -> Y ^ | AO2B2X2M  | 0.580 | 0.379 |   1.140 |    0.756 | 
     | register_file/\reg_file_reg[3][1] | RN ^        | SDFFRQX2M | 0.580 | 0.005 |   1.145 |    0.761 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.384 | 
     | SCAN_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.396 | 
     | SCAN_CLK__L2_I1                   | A v -> Y v  | CLKBUFX1M  | 0.077 | 0.076 |   0.088 |    0.472 | 
     | SCAN_CLK__L3_I0                   | A v -> Y ^  | INVXLM     | 0.144 | 0.102 |   0.190 |    0.574 | 
     | SCAN_CLK__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.101 | 0.077 |   0.267 |    0.651 | 
     | SCAN_CLK__L5_I0                   | A v -> Y ^  | INVX2M     | 0.056 | 0.055 |   0.322 |    0.706 | 
     | scan_clk_ref_clk_mux/U1           | B1 ^ -> Y ^ | AO2B2X4M   | 0.098 | 0.108 |   0.431 |    0.815 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.026 | 0.063 |   0.494 |    0.878 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.055 |   0.550 |    0.933 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.031 | 0.031 |   0.580 |    0.964 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.065 | 0.051 |   0.631 |    1.015 | 
     | register_file/\reg_file_reg[3][1] | CK ^        | SDFFRQX2M  | 0.206 | 0.089 |   0.720 |    1.104 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin register_file/\reg_file_reg[3][0] /CK 
Endpoint:   register_file/\reg_file_reg[3][0] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.720
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.761
  Arrival Time                  1.145
  Slack Time                    0.384
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.384 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST    | A ^ -> Y ^  | DLY4X1M   | 0.072 | 0.360 |   0.360 |   -0.024 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST    | A ^ -> Y ^  | DLY4X1M   | 0.130 | 0.401 |   0.761 |    0.378 | 
     | scan_rst1_mux/U1                  | B1 ^ -> Y ^ | AO2B2X2M  | 0.580 | 0.379 |   1.140 |    0.756 | 
     | register_file/\reg_file_reg[3][0] | RN ^        | SDFFRQX2M | 0.580 | 0.005 |   1.145 |    0.761 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.384 | 
     | SCAN_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.396 | 
     | SCAN_CLK__L2_I1                   | A v -> Y v  | CLKBUFX1M  | 0.077 | 0.076 |   0.088 |    0.472 | 
     | SCAN_CLK__L3_I0                   | A v -> Y ^  | INVXLM     | 0.144 | 0.102 |   0.190 |    0.574 | 
     | SCAN_CLK__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.101 | 0.077 |   0.267 |    0.651 | 
     | SCAN_CLK__L5_I0                   | A v -> Y ^  | INVX2M     | 0.056 | 0.055 |   0.322 |    0.706 | 
     | scan_clk_ref_clk_mux/U1           | B1 ^ -> Y ^ | AO2B2X4M   | 0.098 | 0.108 |   0.431 |    0.815 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.026 | 0.063 |   0.494 |    0.878 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.055 |   0.550 |    0.933 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.031 | 0.031 |   0.580 |    0.964 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.065 | 0.051 |   0.631 |    1.015 | 
     | register_file/\reg_file_reg[3][0] | CK ^        | SDFFRQX2M  | 0.206 | 0.089 |   0.720 |    1.104 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin register_file/\reg_file_reg[13][7] /CK 
Endpoint:   register_file/\reg_file_reg[13][7] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                               (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.717
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.758
  Arrival Time                  1.145
  Slack Time                    0.386
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |           |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                    | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.386 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST     | A ^ -> Y ^  | DLY4X1M   | 0.072 | 0.360 |   0.360 |   -0.026 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST     | A ^ -> Y ^  | DLY4X1M   | 0.130 | 0.401 |   0.761 |    0.375 | 
     | scan_rst1_mux/U1                   | B1 ^ -> Y ^ | AO2B2X2M  | 0.580 | 0.379 |   1.140 |    0.754 | 
     | register_file/\reg_file_reg[13][7] | RN ^        | SDFFRQX2M | 0.580 | 0.004 |   1.145 |    0.758 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.386 | 
     | SCAN_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.398 | 
     | SCAN_CLK__L2_I1                    | A v -> Y v  | CLKBUFX1M  | 0.077 | 0.076 |   0.088 |    0.474 | 
     | SCAN_CLK__L3_I0                    | A v -> Y ^  | INVXLM     | 0.144 | 0.102 |   0.190 |    0.576 | 
     | SCAN_CLK__L4_I0                    | A ^ -> Y v  | INVXLM     | 0.101 | 0.077 |   0.267 |    0.653 | 
     | SCAN_CLK__L5_I0                    | A v -> Y ^  | INVX2M     | 0.056 | 0.055 |   0.322 |    0.709 | 
     | scan_clk_ref_clk_mux/U1            | B1 ^ -> Y ^ | AO2B2X4M   | 0.098 | 0.108 |   0.431 |    0.817 | 
     | scan_clk_ref_clk_mux_out__L1_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.026 | 0.063 |   0.494 |    0.880 | 
     | scan_clk_ref_clk_mux_out__L2_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.055 |   0.550 |    0.936 | 
     | scan_clk_ref_clk_mux_out__L3_I0    | A ^ -> Y v  | CLKINVX40M | 0.031 | 0.031 |   0.580 |    0.967 | 
     | scan_clk_ref_clk_mux_out__L4_I0    | A v -> Y ^  | CLKINVX40M | 0.065 | 0.051 |   0.631 |    1.017 | 
     | register_file/\reg_file_reg[13][7] | CK ^        | SDFFRQX2M  | 0.206 | 0.086 |   0.718 |    1.104 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin register_file/\reg_file_reg[14][6] /CK 
Endpoint:   register_file/\reg_file_reg[14][6] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                               (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.715
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.756
  Arrival Time                  1.145
  Slack Time                    0.388
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |           |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                    | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.388 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST     | A ^ -> Y ^  | DLY4X1M   | 0.072 | 0.360 |   0.360 |   -0.028 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST     | A ^ -> Y ^  | DLY4X1M   | 0.130 | 0.401 |   0.761 |    0.373 | 
     | scan_rst1_mux/U1                   | B1 ^ -> Y ^ | AO2B2X2M  | 0.580 | 0.379 |   1.140 |    0.752 | 
     | register_file/\reg_file_reg[14][6] | RN ^        | SDFFRQX2M | 0.580 | 0.005 |   1.145 |    0.756 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.388 | 
     | SCAN_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.400 | 
     | SCAN_CLK__L2_I1                    | A v -> Y v  | CLKBUFX1M  | 0.077 | 0.076 |   0.088 |    0.476 | 
     | SCAN_CLK__L3_I0                    | A v -> Y ^  | INVXLM     | 0.144 | 0.102 |   0.190 |    0.578 | 
     | SCAN_CLK__L4_I0                    | A ^ -> Y v  | INVXLM     | 0.101 | 0.077 |   0.267 |    0.655 | 
     | SCAN_CLK__L5_I0                    | A v -> Y ^  | INVX2M     | 0.056 | 0.055 |   0.322 |    0.711 | 
     | scan_clk_ref_clk_mux/U1            | B1 ^ -> Y ^ | AO2B2X4M   | 0.098 | 0.108 |   0.431 |    0.819 | 
     | scan_clk_ref_clk_mux_out__L1_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.026 | 0.063 |   0.494 |    0.882 | 
     | scan_clk_ref_clk_mux_out__L2_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.055 |   0.549 |    0.938 | 
     | scan_clk_ref_clk_mux_out__L3_I0    | A ^ -> Y v  | CLKINVX40M | 0.031 | 0.031 |   0.580 |    0.969 | 
     | scan_clk_ref_clk_mux_out__L4_I0    | A v -> Y ^  | CLKINVX40M | 0.065 | 0.051 |   0.631 |    1.019 | 
     | register_file/\reg_file_reg[14][6] | CK ^        | SDFFRQX2M  | 0.206 | 0.084 |   0.716 |    1.104 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin sys_ctrl/\current_state_reg[0] /CK 
Endpoint:   sys_ctrl/\current_state_reg[0] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: SCAN_RST                           (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.713
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.754
  Arrival Time                  1.144
  Slack Time                    0.389
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.389 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.072 | 0.360 |   0.360 |   -0.029 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.130 | 0.401 |   0.761 |    0.372 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 0.580 | 0.379 |   1.140 |    0.751 | 
     | sys_ctrl/\current_state_reg[0] | RN ^        | SDFFRQX2M | 0.580 | 0.004 |   1.144 |    0.754 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.389 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.402 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX1M  | 0.077 | 0.076 |   0.088 |    0.477 | 
     | SCAN_CLK__L3_I0                 | A v -> Y ^  | INVXLM     | 0.144 | 0.102 |   0.190 |    0.580 | 
     | SCAN_CLK__L4_I0                 | A ^ -> Y v  | INVXLM     | 0.101 | 0.077 |   0.267 |    0.657 | 
     | SCAN_CLK__L5_I0                 | A v -> Y ^  | INVX2M     | 0.056 | 0.055 |   0.322 |    0.712 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.098 | 0.108 |   0.431 |    0.820 | 
     | scan_clk_ref_clk_mux_out__L1_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.026 | 0.063 |   0.494 |    0.884 | 
     | scan_clk_ref_clk_mux_out__L2_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.055 |   0.550 |    0.939 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX40M | 0.031 | 0.031 |   0.580 |    0.970 | 
     | scan_clk_ref_clk_mux_out__L4_I0 | A v -> Y ^  | CLKINVX40M | 0.065 | 0.051 |   0.631 |    1.020 | 
     | sys_ctrl/\current_state_reg[0]  | CK ^        | SDFFRQX2M  | 0.205 | 0.083 |   0.714 |    1.103 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin register_file/\reg_file_reg[2][3] /CK 
Endpoint:   register_file/\reg_file_reg[2][3] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.713
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.754
  Arrival Time                  1.144
  Slack Time                    0.390
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.390 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST    | A ^ -> Y ^  | DLY4X1M   | 0.072 | 0.360 |   0.360 |   -0.030 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST    | A ^ -> Y ^  | DLY4X1M   | 0.130 | 0.401 |   0.761 |    0.371 | 
     | scan_rst1_mux/U1                  | B1 ^ -> Y ^ | AO2B2X2M  | 0.580 | 0.379 |   1.140 |    0.750 | 
     | register_file/\reg_file_reg[2][3] | RN ^        | SDFFRQX4M | 0.580 | 0.003 |   1.144 |    0.754 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.390 | 
     | SCAN_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.402 | 
     | SCAN_CLK__L2_I1                   | A v -> Y v  | CLKBUFX1M  | 0.077 | 0.076 |   0.088 |    0.478 | 
     | SCAN_CLK__L3_I0                   | A v -> Y ^  | INVXLM     | 0.144 | 0.102 |   0.190 |    0.580 | 
     | SCAN_CLK__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.101 | 0.077 |   0.267 |    0.657 | 
     | SCAN_CLK__L5_I0                   | A v -> Y ^  | INVX2M     | 0.056 | 0.055 |   0.322 |    0.712 | 
     | scan_clk_ref_clk_mux/U1           | B1 ^ -> Y ^ | AO2B2X4M   | 0.098 | 0.108 |   0.431 |    0.821 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.026 | 0.063 |   0.494 |    0.884 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.055 |   0.549 |    0.939 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.031 | 0.031 |   0.580 |    0.970 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.065 | 0.051 |   0.631 |    1.021 | 
     | register_file/\reg_file_reg[2][3] | CK ^        | SDFFRQX4M  | 0.205 | 0.082 |   0.713 |    1.103 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin sys_ctrl/\address_reg[0] /CK 
Endpoint:   sys_ctrl/\address_reg[0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SCAN_RST                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.720
+ Hold                         -0.067
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.753
  Arrival Time                  1.143
  Slack Time                    0.391
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                |             |          |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |          | 0.000 |       |   0.000 |   -0.391 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST | A ^ -> Y ^  | DLY4X1M  | 0.072 | 0.360 |   0.360 |   -0.030 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST | A ^ -> Y ^  | DLY4X1M  | 0.130 | 0.401 |   0.761 |    0.371 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M | 0.580 | 0.379 |   1.140 |    0.750 | 
     | sys_ctrl/\address_reg[0]       | RN ^        | SDFFRX1M | 0.580 | 0.003 |   1.143 |    0.753 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.391 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.403 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX1M  | 0.077 | 0.076 |   0.088 |    0.478 | 
     | SCAN_CLK__L3_I0                 | A v -> Y ^  | INVXLM     | 0.144 | 0.102 |   0.190 |    0.581 | 
     | SCAN_CLK__L4_I0                 | A ^ -> Y v  | INVXLM     | 0.101 | 0.077 |   0.267 |    0.658 | 
     | SCAN_CLK__L5_I0                 | A v -> Y ^  | INVX2M     | 0.056 | 0.055 |   0.322 |    0.713 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.098 | 0.108 |   0.431 |    0.821 | 
     | scan_clk_ref_clk_mux_out__L1_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.026 | 0.063 |   0.494 |    0.885 | 
     | scan_clk_ref_clk_mux_out__L2_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.055 |   0.550 |    0.940 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX40M | 0.031 | 0.031 |   0.580 |    0.971 | 
     | scan_clk_ref_clk_mux_out__L4_I0 | A v -> Y ^  | CLKINVX40M | 0.065 | 0.051 |   0.631 |    1.022 | 
     | sys_ctrl/\address_reg[0]        | CK ^        | SDFFRX1M   | 0.206 | 0.089 |   0.720 |    1.110 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin register_file/\reg_file_reg[15][4] /CK 
Endpoint:   register_file/\reg_file_reg[15][4] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                               (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.712
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.753
  Arrival Time                  1.144
  Slack Time                    0.391
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |           |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                    | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.391 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST     | A ^ -> Y ^  | DLY4X1M   | 0.072 | 0.360 |   0.360 |   -0.031 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST     | A ^ -> Y ^  | DLY4X1M   | 0.130 | 0.401 |   0.761 |    0.370 | 
     | scan_rst1_mux/U1                   | B1 ^ -> Y ^ | AO2B2X2M  | 0.580 | 0.379 |   1.140 |    0.749 | 
     | register_file/\reg_file_reg[15][4] | RN ^        | SDFFRQX2M | 0.580 | 0.004 |   1.144 |    0.753 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.391 | 
     | SCAN_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.403 | 
     | SCAN_CLK__L2_I1                    | A v -> Y v  | CLKBUFX1M  | 0.077 | 0.076 |   0.088 |    0.479 | 
     | SCAN_CLK__L3_I0                    | A v -> Y ^  | INVXLM     | 0.144 | 0.102 |   0.190 |    0.581 | 
     | SCAN_CLK__L4_I0                    | A ^ -> Y v  | INVXLM     | 0.101 | 0.077 |   0.267 |    0.658 | 
     | SCAN_CLK__L5_I0                    | A v -> Y ^  | INVX2M     | 0.056 | 0.055 |   0.322 |    0.713 | 
     | scan_clk_ref_clk_mux/U1            | B1 ^ -> Y ^ | AO2B2X4M   | 0.098 | 0.108 |   0.431 |    0.822 | 
     | scan_clk_ref_clk_mux_out__L1_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.026 | 0.063 |   0.494 |    0.885 | 
     | scan_clk_ref_clk_mux_out__L2_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.055 |   0.549 |    0.940 | 
     | scan_clk_ref_clk_mux_out__L3_I0    | A ^ -> Y v  | CLKINVX40M | 0.031 | 0.031 |   0.580 |    0.971 | 
     | scan_clk_ref_clk_mux_out__L4_I0    | A v -> Y ^  | CLKINVX40M | 0.065 | 0.051 |   0.631 |    1.022 | 
     | register_file/\reg_file_reg[15][4] | CK ^        | SDFFRQX2M  | 0.205 | 0.081 |   0.712 |    1.103 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin uart_RX/dut3/\p_data_reg[6] /CK 
Endpoint:   uart_RX/dut3/\p_data_reg[6] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SCAN_RST                        (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.644
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.683
  Arrival Time                  1.115
  Slack Time                    0.432
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.432 | 
     | scan_rst2_mux/FE_PHC1_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.124 | 0.395 |   0.395 |   -0.037 | 
     | scan_rst2_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 0.604 | 0.385 |   0.780 |    0.348 | 
     | FE_OFC6_scan_rst_sync2_mux_out | A ^ -> Y ^  | BUFX8M    | 0.563 | 0.316 |   1.096 |    0.664 | 
     | uart_RX/dut3/\p_data_reg[6]    | RN ^        | SDFFRQX2M | 0.563 | 0.019 |   1.115 |    0.683 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.432 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.444 | 
     | SCAN_CLK__L2_I1                     | A v -> Y v  | CLKBUFX1M  | 0.077 | 0.076 |   0.088 |    0.520 | 
     | SCAN_CLK__L3_I0                     | A v -> Y ^  | INVXLM     | 0.144 | 0.102 |   0.190 |    0.622 | 
     | SCAN_CLK__L4_I0                     | A ^ -> Y v  | INVXLM     | 0.101 | 0.077 |   0.267 |    0.699 | 
     | SCAN_CLK__L5_I1                     | A v -> Y v  | BUFX5M     | 0.019 | 0.068 |   0.335 |    0.767 | 
     | SCAN_CLK__L6_I0                     | A v -> Y v  | CLKBUFX1M  | 0.043 | 0.057 |   0.392 |    0.824 | 
     | SCAN_CLK__L7_I0                     | A v -> Y ^  | INVX2M     | 0.055 | 0.044 |   0.436 |    0.868 | 
     | scan_clk_uart_rx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.133 | 0.128 |   0.565 |    0.996 | 
     | scan_clk_uart_rx_clk_mux_out__L1_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.040 | 0.076 |   0.641 |    1.072 | 
     | uart_RX/dut3/\p_data_reg[6]         | CK ^        | SDFFRQX2M  | 0.040 | 0.004 |   0.644 |    1.076 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin uart_RX/dut0/sampled_bit_reg/CK 
Endpoint:   uart_RX/dut0/sampled_bit_reg/RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SCAN_RST                        (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.645
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.684
  Arrival Time                  1.117
  Slack Time                    0.433
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.433 | 
     | scan_rst2_mux/FE_PHC1_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.124 | 0.395 |   0.395 |   -0.038 | 
     | scan_rst2_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 0.604 | 0.385 |   0.780 |    0.347 | 
     | FE_OFC6_scan_rst_sync2_mux_out | A ^ -> Y ^  | BUFX8M    | 0.563 | 0.316 |   1.096 |    0.663 | 
     | uart_RX/dut0/sampled_bit_reg   | RN ^        | SDFFRQX2M | 0.563 | 0.021 |   1.117 |    0.684 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.433 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.445 | 
     | SCAN_CLK__L2_I1                     | A v -> Y v  | CLKBUFX1M  | 0.077 | 0.076 |   0.088 |    0.521 | 
     | SCAN_CLK__L3_I0                     | A v -> Y ^  | INVXLM     | 0.144 | 0.102 |   0.190 |    0.623 | 
     | SCAN_CLK__L4_I0                     | A ^ -> Y v  | INVXLM     | 0.101 | 0.077 |   0.267 |    0.700 | 
     | SCAN_CLK__L5_I1                     | A v -> Y v  | BUFX5M     | 0.019 | 0.068 |   0.335 |    0.768 | 
     | SCAN_CLK__L6_I0                     | A v -> Y v  | CLKBUFX1M  | 0.043 | 0.057 |   0.392 |    0.825 | 
     | SCAN_CLK__L7_I0                     | A v -> Y ^  | INVX2M     | 0.055 | 0.044 |   0.436 |    0.869 | 
     | scan_clk_uart_rx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.133 | 0.128 |   0.565 |    0.998 | 
     | scan_clk_uart_rx_clk_mux_out__L1_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.040 | 0.076 |   0.641 |    1.074 | 
     | uart_RX/dut0/sampled_bit_reg        | CK ^        | SDFFRQX2M  | 0.040 | 0.004 |   0.645 |    1.078 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin uart_RX/dut2/\current_state_reg[0] /CK 
Endpoint:   uart_RX/dut2/\current_state_reg[0] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                               (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.646
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.685
  Arrival Time                  1.119
  Slack Time                    0.434
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |           |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                    | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.434 | 
     | scan_rst2_mux/FE_PHC1_SCAN_RST     | A ^ -> Y ^  | DLY4X1M   | 0.124 | 0.395 |   0.395 |   -0.039 | 
     | scan_rst2_mux/U1                   | B1 ^ -> Y ^ | AO2B2X2M  | 0.604 | 0.385 |   0.780 |    0.346 | 
     | FE_OFC6_scan_rst_sync2_mux_out     | A ^ -> Y ^  | BUFX8M    | 0.563 | 0.316 |   1.096 |    0.662 | 
     | uart_RX/dut2/\current_state_reg[0] | RN ^        | SDFFRQX2M | 0.564 | 0.023 |   1.119 |    0.685 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.434 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.446 | 
     | SCAN_CLK__L2_I1                     | A v -> Y v  | CLKBUFX1M  | 0.077 | 0.076 |   0.088 |    0.522 | 
     | SCAN_CLK__L3_I0                     | A v -> Y ^  | INVXLM     | 0.144 | 0.102 |   0.190 |    0.624 | 
     | SCAN_CLK__L4_I0                     | A ^ -> Y v  | INVXLM     | 0.101 | 0.077 |   0.267 |    0.701 | 
     | SCAN_CLK__L5_I1                     | A v -> Y v  | BUFX5M     | 0.019 | 0.068 |   0.335 |    0.769 | 
     | SCAN_CLK__L6_I0                     | A v -> Y v  | CLKBUFX1M  | 0.043 | 0.057 |   0.392 |    0.826 | 
     | SCAN_CLK__L7_I0                     | A v -> Y ^  | INVX2M     | 0.055 | 0.044 |   0.436 |    0.870 | 
     | scan_clk_uart_rx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.133 | 0.128 |   0.565 |    0.999 | 
     | scan_clk_uart_rx_clk_mux_out__L1_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.040 | 0.076 |   0.641 |    1.075 | 
     | uart_RX/dut2/\current_state_reg[0]  | CK ^        | SDFFRQX2M  | 0.040 | 0.005 |   0.646 |    1.080 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin uart_RX/dut0/\sampled_data_reg[1] /CK 
Endpoint:   uart_RX/dut0/\sampled_data_reg[1] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.646
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.685
  Arrival Time                  1.120
  Slack Time                    0.435
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.435 | 
     | scan_rst2_mux/FE_PHC1_SCAN_RST    | A ^ -> Y ^  | DLY4X1M   | 0.124 | 0.395 |   0.395 |   -0.040 | 
     | scan_rst2_mux/U1                  | B1 ^ -> Y ^ | AO2B2X2M  | 0.604 | 0.385 |   0.780 |    0.345 | 
     | FE_OFC6_scan_rst_sync2_mux_out    | A ^ -> Y ^  | BUFX8M    | 0.563 | 0.316 |   1.096 |    0.661 | 
     | uart_RX/dut0/\sampled_data_reg[1] | RN ^        | SDFFRQX2M | 0.564 | 0.024 |   1.120 |    0.685 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.435 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.447 | 
     | SCAN_CLK__L2_I1                     | A v -> Y v  | CLKBUFX1M  | 0.077 | 0.076 |   0.088 |    0.523 | 
     | SCAN_CLK__L3_I0                     | A v -> Y ^  | INVXLM     | 0.144 | 0.102 |   0.190 |    0.625 | 
     | SCAN_CLK__L4_I0                     | A ^ -> Y v  | INVXLM     | 0.101 | 0.077 |   0.267 |    0.702 | 
     | SCAN_CLK__L5_I1                     | A v -> Y v  | BUFX5M     | 0.019 | 0.068 |   0.335 |    0.770 | 
     | SCAN_CLK__L6_I0                     | A v -> Y v  | CLKBUFX1M  | 0.043 | 0.057 |   0.392 |    0.827 | 
     | SCAN_CLK__L7_I0                     | A v -> Y ^  | INVX2M     | 0.055 | 0.044 |   0.436 |    0.871 | 
     | scan_clk_uart_rx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.133 | 0.128 |   0.565 |    1.000 | 
     | scan_clk_uart_rx_clk_mux_out__L1_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.040 | 0.076 |   0.641 |    1.076 | 
     | uart_RX/dut0/\sampled_data_reg[1]   | CK ^        | SDFFRQX2M  | 0.040 | 0.005 |   0.646 |    1.081 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin uart_RX/dut0/\sampled_data_reg[2] /CK 
Endpoint:   uart_RX/dut0/\sampled_data_reg[2] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.646
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.685
  Arrival Time                  1.120
  Slack Time                    0.436
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.436 | 
     | scan_rst2_mux/FE_PHC1_SCAN_RST    | A ^ -> Y ^  | DLY4X1M   | 0.124 | 0.395 |   0.395 |   -0.041 | 
     | scan_rst2_mux/U1                  | B1 ^ -> Y ^ | AO2B2X2M  | 0.604 | 0.385 |   0.780 |    0.344 | 
     | FE_OFC6_scan_rst_sync2_mux_out    | A ^ -> Y ^  | BUFX8M    | 0.563 | 0.316 |   1.096 |    0.660 | 
     | uart_RX/dut0/\sampled_data_reg[2] | RN ^        | SDFFRQX2M | 0.564 | 0.025 |   1.120 |    0.685 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.436 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.448 | 
     | SCAN_CLK__L2_I1                     | A v -> Y v  | CLKBUFX1M  | 0.077 | 0.076 |   0.088 |    0.523 | 
     | SCAN_CLK__L3_I0                     | A v -> Y ^  | INVXLM     | 0.144 | 0.102 |   0.190 |    0.626 | 
     | SCAN_CLK__L4_I0                     | A ^ -> Y v  | INVXLM     | 0.101 | 0.077 |   0.267 |    0.703 | 
     | SCAN_CLK__L5_I1                     | A v -> Y v  | BUFX5M     | 0.019 | 0.068 |   0.335 |    0.770 | 
     | SCAN_CLK__L6_I0                     | A v -> Y v  | CLKBUFX1M  | 0.043 | 0.057 |   0.392 |    0.828 | 
     | SCAN_CLK__L7_I0                     | A v -> Y ^  | INVX2M     | 0.055 | 0.044 |   0.436 |    0.872 | 
     | scan_clk_uart_rx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.133 | 0.128 |   0.565 |    1.000 | 
     | scan_clk_uart_rx_clk_mux_out__L1_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.040 | 0.076 |   0.641 |    1.076 | 
     | uart_RX/dut0/\sampled_data_reg[2]   | CK ^        | SDFFRQX2M  | 0.040 | 0.005 |   0.646 |    1.081 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin uart_RX/dut1/\edge_counter_reg[3] /CK 
Endpoint:   uart_RX/dut1/\edge_counter_reg[3] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.646
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.685
  Arrival Time                  1.121
  Slack Time                    0.436
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.436 | 
     | scan_rst2_mux/FE_PHC1_SCAN_RST    | A ^ -> Y ^  | DLY4X1M   | 0.124 | 0.395 |   0.395 |   -0.041 | 
     | scan_rst2_mux/U1                  | B1 ^ -> Y ^ | AO2B2X2M  | 0.604 | 0.385 |   0.780 |    0.344 | 
     | FE_OFC6_scan_rst_sync2_mux_out    | A ^ -> Y ^  | BUFX8M    | 0.563 | 0.316 |   1.096 |    0.660 | 
     | uart_RX/dut1/\edge_counter_reg[3] | RN ^        | SDFFRQX2M | 0.564 | 0.025 |   1.121 |    0.685 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.436 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.448 | 
     | SCAN_CLK__L2_I1                     | A v -> Y v  | CLKBUFX1M  | 0.077 | 0.076 |   0.088 |    0.523 | 
     | SCAN_CLK__L3_I0                     | A v -> Y ^  | INVXLM     | 0.144 | 0.102 |   0.190 |    0.626 | 
     | SCAN_CLK__L4_I0                     | A ^ -> Y v  | INVXLM     | 0.101 | 0.077 |   0.267 |    0.703 | 
     | SCAN_CLK__L5_I1                     | A v -> Y v  | BUFX5M     | 0.019 | 0.068 |   0.335 |    0.771 | 
     | SCAN_CLK__L6_I0                     | A v -> Y v  | CLKBUFX1M  | 0.043 | 0.057 |   0.392 |    0.828 | 
     | SCAN_CLK__L7_I0                     | A v -> Y ^  | INVX2M     | 0.055 | 0.044 |   0.436 |    0.872 | 
     | scan_clk_uart_rx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.133 | 0.128 |   0.565 |    1.000 | 
     | scan_clk_uart_rx_clk_mux_out__L1_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.040 | 0.076 |   0.641 |    1.076 | 
     | uart_RX/dut1/\edge_counter_reg[3]   | CK ^        | SDFFRQX2M  | 0.040 | 0.006 |   0.646 |    1.082 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin uart_RX/dut1/\edge_counter_reg[2] /CK 
Endpoint:   uart_RX/dut1/\edge_counter_reg[2] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.646
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.685
  Arrival Time                  1.121
  Slack Time                    0.436
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.436 | 
     | scan_rst2_mux/FE_PHC1_SCAN_RST    | A ^ -> Y ^  | DLY4X1M   | 0.124 | 0.395 |   0.395 |   -0.041 | 
     | scan_rst2_mux/U1                  | B1 ^ -> Y ^ | AO2B2X2M  | 0.604 | 0.385 |   0.780 |    0.344 | 
     | FE_OFC6_scan_rst_sync2_mux_out    | A ^ -> Y ^  | BUFX8M    | 0.563 | 0.316 |   1.096 |    0.660 | 
     | uart_RX/dut1/\edge_counter_reg[2] | RN ^        | SDFFRQX2M | 0.564 | 0.025 |   1.121 |    0.685 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.436 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.448 | 
     | SCAN_CLK__L2_I1                     | A v -> Y v  | CLKBUFX1M  | 0.077 | 0.076 |   0.088 |    0.524 | 
     | SCAN_CLK__L3_I0                     | A v -> Y ^  | INVXLM     | 0.144 | 0.102 |   0.190 |    0.626 | 
     | SCAN_CLK__L4_I0                     | A ^ -> Y v  | INVXLM     | 0.101 | 0.077 |   0.267 |    0.703 | 
     | SCAN_CLK__L5_I1                     | A v -> Y v  | BUFX5M     | 0.019 | 0.068 |   0.335 |    0.771 | 
     | SCAN_CLK__L6_I0                     | A v -> Y v  | CLKBUFX1M  | 0.043 | 0.057 |   0.392 |    0.828 | 
     | SCAN_CLK__L7_I0                     | A v -> Y ^  | INVX2M     | 0.055 | 0.044 |   0.436 |    0.872 | 
     | scan_clk_uart_rx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.133 | 0.128 |   0.565 |    1.000 | 
     | scan_clk_uart_rx_clk_mux_out__L1_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.040 | 0.076 |   0.641 |    1.076 | 
     | uart_RX/dut1/\edge_counter_reg[2]   | CK ^        | SDFFRQX2M  | 0.040 | 0.006 |   0.646 |    1.082 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin uart_RX/dut6/stop_error_reg/CK 
Endpoint:   uart_RX/dut6/stop_error_reg/RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SCAN_RST                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.644
+ Hold                         -0.069
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.675
  Arrival Time                  1.111
  Slack Time                    0.436
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                |             |          |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |          | 0.000 |       |   0.000 |   -0.436 | 
     | scan_rst2_mux/FE_PHC1_SCAN_RST | A ^ -> Y ^  | DLY4X1M  | 0.124 | 0.395 |   0.395 |   -0.041 | 
     | scan_rst2_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M | 0.604 | 0.385 |   0.780 |    0.344 | 
     | FE_OFC6_scan_rst_sync2_mux_out | A ^ -> Y ^  | BUFX8M   | 0.563 | 0.316 |   1.096 |    0.660 | 
     | uart_RX/dut6/stop_error_reg    | RN ^        | SDFFRX1M | 0.563 | 0.016 |   1.111 |    0.675 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.436 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.448 | 
     | SCAN_CLK__L2_I1                     | A v -> Y v  | CLKBUFX1M  | 0.077 | 0.076 |   0.088 |    0.524 | 
     | SCAN_CLK__L3_I0                     | A v -> Y ^  | INVXLM     | 0.144 | 0.102 |   0.190 |    0.626 | 
     | SCAN_CLK__L4_I0                     | A ^ -> Y v  | INVXLM     | 0.101 | 0.077 |   0.267 |    0.703 | 
     | SCAN_CLK__L5_I1                     | A v -> Y v  | BUFX5M     | 0.019 | 0.068 |   0.335 |    0.771 | 
     | SCAN_CLK__L6_I0                     | A v -> Y v  | CLKBUFX1M  | 0.043 | 0.057 |   0.392 |    0.828 | 
     | SCAN_CLK__L7_I0                     | A v -> Y ^  | INVX2M     | 0.055 | 0.044 |   0.436 |    0.872 | 
     | scan_clk_uart_rx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.133 | 0.128 |   0.565 |    1.000 | 
     | scan_clk_uart_rx_clk_mux_out__L1_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.040 | 0.076 |   0.641 |    1.076 | 
     | uart_RX/dut6/stop_error_reg         | CK ^        | SDFFRX1M   | 0.040 | 0.004 |   0.644 |    1.080 | 
     +-----------------------------------------------------------------------------------------------------+ 

