src/helloworld.o src/helloworld.o: ../src/helloworld.c ../src/platform.h \
 ../src/platform_config.h \
 D\:/School/sysFPGAlab/radio_periph_lab/vitis/hwplat/export/hwplat/sw/hwplat/standalone_ps7_cortexa9_0/bspinclude/include/xil_printf.h \
 D\:/School/sysFPGAlab/radio_periph_lab/vitis/hwplat/export/hwplat/sw/hwplat/standalone_ps7_cortexa9_0/bspinclude/include/xil_types.h \
 D\:/School/sysFPGAlab/radio_periph_lab/vitis/hwplat/export/hwplat/sw/hwplat/standalone_ps7_cortexa9_0/bspinclude/include/xparameters.h \
 D\:/School/sysFPGAlab/radio_periph_lab/vitis/hwplat/export/hwplat/sw/hwplat/standalone_ps7_cortexa9_0/bspinclude/include/xparameters_ps.h \
 D\:/School/sysFPGAlab/radio_periph_lab/vitis/hwplat/export/hwplat/sw/hwplat/standalone_ps7_cortexa9_0/bspinclude/include/bspconfig.h \
 D\:/School/sysFPGAlab/radio_periph_lab/vitis/hwplat/export/hwplat/sw/hwplat/standalone_ps7_cortexa9_0/bspinclude/include/xparameters.h \
 D\:/School/sysFPGAlab/radio_periph_lab/vitis/hwplat/export/hwplat/sw/hwplat/standalone_ps7_cortexa9_0/bspinclude/include/xiic_l.h \
 D\:/School/sysFPGAlab/radio_periph_lab/vitis/hwplat/export/hwplat/sw/hwplat/standalone_ps7_cortexa9_0/bspinclude/include/xil_assert.h \
 D\:/School/sysFPGAlab/radio_periph_lab/vitis/hwplat/export/hwplat/sw/hwplat/standalone_ps7_cortexa9_0/bspinclude/include/xstatus.h \
 D\:/School/sysFPGAlab/radio_periph_lab/vitis/hwplat/export/hwplat/sw/hwplat/standalone_ps7_cortexa9_0/bspinclude/include/xil_io.h \
 D\:/School/sysFPGAlab/radio_periph_lab/vitis/hwplat/export/hwplat/sw/hwplat/standalone_ps7_cortexa9_0/bspinclude/include/xil_printf.h \
 D\:/School/sysFPGAlab/radio_periph_lab/vitis/hwplat/export/hwplat/sw/hwplat/standalone_ps7_cortexa9_0/bspinclude/include/xpseudo_asm.h \
 D\:/School/sysFPGAlab/radio_periph_lab/vitis/hwplat/export/hwplat/sw/hwplat/standalone_ps7_cortexa9_0/bspinclude/include/xreg_cortexa9.h \
 D\:/School/sysFPGAlab/radio_periph_lab/vitis/hwplat/export/hwplat/sw/hwplat/standalone_ps7_cortexa9_0/bspinclude/include/xpseudo_asm_gcc.h \
 D\:/School/sysFPGAlab/radio_periph_lab/vitis/hwplat/export/hwplat/sw/hwplat/standalone_ps7_cortexa9_0/bspinclude/include/doug_custom.h
../src/platform.h:
../src/platform_config.h:
D\:/School/sysFPGAlab/radio_periph_lab/vitis/hwplat/export/hwplat/sw/hwplat/standalone_ps7_cortexa9_0/bspinclude/include/xil_printf.h:
D\:/School/sysFPGAlab/radio_periph_lab/vitis/hwplat/export/hwplat/sw/hwplat/standalone_ps7_cortexa9_0/bspinclude/include/xil_types.h:
D\:/School/sysFPGAlab/radio_periph_lab/vitis/hwplat/export/hwplat/sw/hwplat/standalone_ps7_cortexa9_0/bspinclude/include/xparameters.h:
D\:/School/sysFPGAlab/radio_periph_lab/vitis/hwplat/export/hwplat/sw/hwplat/standalone_ps7_cortexa9_0/bspinclude/include/xparameters_ps.h:
D\:/School/sysFPGAlab/radio_periph_lab/vitis/hwplat/export/hwplat/sw/hwplat/standalone_ps7_cortexa9_0/bspinclude/include/bspconfig.h:
D\:/School/sysFPGAlab/radio_periph_lab/vitis/hwplat/export/hwplat/sw/hwplat/standalone_ps7_cortexa9_0/bspinclude/include/xparameters.h:
D\:/School/sysFPGAlab/radio_periph_lab/vitis/hwplat/export/hwplat/sw/hwplat/standalone_ps7_cortexa9_0/bspinclude/include/xiic_l.h:
D\:/School/sysFPGAlab/radio_periph_lab/vitis/hwplat/export/hwplat/sw/hwplat/standalone_ps7_cortexa9_0/bspinclude/include/xil_assert.h:
D\:/School/sysFPGAlab/radio_periph_lab/vitis/hwplat/export/hwplat/sw/hwplat/standalone_ps7_cortexa9_0/bspinclude/include/xstatus.h:
D\:/School/sysFPGAlab/radio_periph_lab/vitis/hwplat/export/hwplat/sw/hwplat/standalone_ps7_cortexa9_0/bspinclude/include/xil_io.h:
D\:/School/sysFPGAlab/radio_periph_lab/vitis/hwplat/export/hwplat/sw/hwplat/standalone_ps7_cortexa9_0/bspinclude/include/xil_printf.h:
D\:/School/sysFPGAlab/radio_periph_lab/vitis/hwplat/export/hwplat/sw/hwplat/standalone_ps7_cortexa9_0/bspinclude/include/xpseudo_asm.h:
D\:/School/sysFPGAlab/radio_periph_lab/vitis/hwplat/export/hwplat/sw/hwplat/standalone_ps7_cortexa9_0/bspinclude/include/xreg_cortexa9.h:
D\:/School/sysFPGAlab/radio_periph_lab/vitis/hwplat/export/hwplat/sw/hwplat/standalone_ps7_cortexa9_0/bspinclude/include/xpseudo_asm_gcc.h:
D\:/School/sysFPGAlab/radio_periph_lab/vitis/hwplat/export/hwplat/sw/hwplat/standalone_ps7_cortexa9_0/bspinclude/include/doug_custom.h:
