.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1

/* Blue_LED */
.set Blue_LED_0_DRIVEMODE, CY_GPIO_DM_STRONG_IN_OFF
.set Blue_LED_0_INBUF_ENABLED, 0
.set Blue_LED_0_INIT_DRIVESTATE, 1
.set Blue_LED_0_INIT_MUXSEL, 0
.set Blue_LED_0_INPUT_SYNC, 2
.set Blue_LED_0_INTERRUPT_MODE, CY_GPIO_INTR_DISABLE
.set Blue_LED_0_PORT, GPIO_PRT11
.set Blue_LED_0_SHIFT, 1
.set Blue_LED_0, Blue_LED_0_PORT, Blue_LED_0_SHIFT
.set Blue_LED_0_SLEWRATE, CY_GPIO_SLEW_FAST
.set Blue_LED_0_THRESHOLD_LEVEL, CY_GPIO_VTRIP_CMOS

/* Pin_CM0p_Reading */
.set Pin_CM0p_Reading_0_DRIVEMODE, CY_GPIO_DM_STRONG_IN_OFF
.set Pin_CM0p_Reading_0_INBUF_ENABLED, 0
.set Pin_CM0p_Reading_0_INIT_DRIVESTATE, 0
.set Pin_CM0p_Reading_0_INIT_MUXSEL, 0
.set Pin_CM0p_Reading_0_INPUT_SYNC, 2
.set Pin_CM0p_Reading_0_INTERRUPT_MODE, CY_GPIO_INTR_DISABLE
.set Pin_CM0p_Reading_0_PORT, GPIO_PRT0
.set Pin_CM0p_Reading_0_SHIFT, 1
.set Pin_CM0p_Reading_0, Pin_CM0p_Reading_0_PORT, Pin_CM0p_Reading_0_SHIFT
.set Pin_CM0p_Reading_0_SLEWRATE, CY_GPIO_SLEW_FAST
.set Pin_CM0p_Reading_0_THRESHOLD_LEVEL, CY_GPIO_VTRIP_CMOS

/* Pin_CM0p_Writing */
.set Pin_CM0p_Writing_0_DRIVEMODE, CY_GPIO_DM_STRONG_IN_OFF
.set Pin_CM0p_Writing_0_INBUF_ENABLED, 0
.set Pin_CM0p_Writing_0_INIT_DRIVESTATE, 0
.set Pin_CM0p_Writing_0_INIT_MUXSEL, 0
.set Pin_CM0p_Writing_0_INPUT_SYNC, 2
.set Pin_CM0p_Writing_0_INTERRUPT_MODE, CY_GPIO_INTR_DISABLE
.set Pin_CM0p_Writing_0_PORT, GPIO_PRT0
.set Pin_CM0p_Writing_0_SHIFT, 0
.set Pin_CM0p_Writing_0, Pin_CM0p_Writing_0_PORT, Pin_CM0p_Writing_0_SHIFT
.set Pin_CM0p_Writing_0_SLEWRATE, CY_GPIO_SLEW_FAST
.set Pin_CM0p_Writing_0_THRESHOLD_LEVEL, CY_GPIO_VTRIP_CMOS

/* Pin_CM4_Reading */
.set Pin_CM4_Reading_0_DRIVEMODE, CY_GPIO_DM_STRONG_IN_OFF
.set Pin_CM4_Reading_0_INBUF_ENABLED, 0
.set Pin_CM4_Reading_0_INIT_DRIVESTATE, 0
.set Pin_CM4_Reading_0_INIT_MUXSEL, 0
.set Pin_CM4_Reading_0_INPUT_SYNC, 2
.set Pin_CM4_Reading_0_INTERRUPT_MODE, CY_GPIO_INTR_DISABLE
.set Pin_CM4_Reading_0_PORT, GPIO_PRT0
.set Pin_CM4_Reading_0_SHIFT, 5
.set Pin_CM4_Reading_0, Pin_CM4_Reading_0_PORT, Pin_CM4_Reading_0_SHIFT
.set Pin_CM4_Reading_0_SLEWRATE, CY_GPIO_SLEW_FAST
.set Pin_CM4_Reading_0_THRESHOLD_LEVEL, CY_GPIO_VTRIP_CMOS

/* Pin_CM4_Writing */
.set Pin_CM4_Writing_0_DRIVEMODE, CY_GPIO_DM_STRONG_IN_OFF
.set Pin_CM4_Writing_0_INBUF_ENABLED, 0
.set Pin_CM4_Writing_0_INIT_DRIVESTATE, 0
.set Pin_CM4_Writing_0_INIT_MUXSEL, 0
.set Pin_CM4_Writing_0_INPUT_SYNC, 2
.set Pin_CM4_Writing_0_INTERRUPT_MODE, CY_GPIO_INTR_DISABLE
.set Pin_CM4_Writing_0_PORT, GPIO_PRT0
.set Pin_CM4_Writing_0_SHIFT, 4
.set Pin_CM4_Writing_0, Pin_CM4_Writing_0_PORT, Pin_CM4_Writing_0_SHIFT
.set Pin_CM4_Writing_0_SLEWRATE, CY_GPIO_SLEW_FAST
.set Pin_CM4_Writing_0_THRESHOLD_LEVEL, CY_GPIO_VTRIP_CMOS

/* Red_LED */
.set Red_LED_0_DRIVEMODE, CY_GPIO_DM_STRONG_IN_OFF
.set Red_LED_0_INBUF_ENABLED, 0
.set Red_LED_0_INIT_DRIVESTATE, 1
.set Red_LED_0_INIT_MUXSEL, 0
.set Red_LED_0_INPUT_SYNC, 2
.set Red_LED_0_INTERRUPT_MODE, CY_GPIO_INTR_DISABLE
.set Red_LED_0_PORT, GPIO_PRT0
.set Red_LED_0_SHIFT, 3
.set Red_LED_0, Red_LED_0_PORT, Red_LED_0_SHIFT
.set Red_LED_0_SLEWRATE, CY_GPIO_SLEW_FAST
.set Red_LED_0_THRESHOLD_LEVEL, CY_GPIO_VTRIP_CMOS

/* SPI */
.set SPI_miso_s_0_DRIVEMODE, CY_GPIO_DM_STRONG_IN_OFF
.set SPI_miso_s_0_INBUF_ENABLED, 0
.set SPI_miso_s_0_INIT_DRIVESTATE, 1
.set SPI_miso_s_0_INIT_MUXSEL, 20
.set SPI_miso_s_0_INPUT_SYNC, 2
.set SPI_miso_s_0_INTERRUPT_MODE, CY_GPIO_INTR_DISABLE
.set SPI_miso_s_0_PORT, GPIO_PRT12
.set SPI_miso_s_0_SHIFT, 1
.set SPI_miso_s_0, SPI_miso_s_0_PORT, SPI_miso_s_0_SHIFT
.set SPI_miso_s_0_SLEWRATE, CY_GPIO_SLEW_FAST
.set SPI_miso_s_0_THRESHOLD_LEVEL, CY_GPIO_VTRIP_CMOS
.set SPI_mosi_s_0_DRIVEMODE, CY_GPIO_DM_ANALOG
.set SPI_mosi_s_0_INBUF_ENABLED, 1
.set SPI_mosi_s_0_INIT_DRIVESTATE, 1
.set SPI_mosi_s_0_INIT_MUXSEL, 20
.set SPI_mosi_s_0_INPUT_SYNC, 2
.set SPI_mosi_s_0_INTERRUPT_MODE, CY_GPIO_INTR_DISABLE
.set SPI_mosi_s_0_PORT, GPIO_PRT12
.set SPI_mosi_s_0_SHIFT, 0
.set SPI_mosi_s_0, SPI_mosi_s_0_PORT, SPI_mosi_s_0_SHIFT
.set SPI_mosi_s_0_SLEWRATE, CY_GPIO_SLEW_FAST
.set SPI_mosi_s_0_THRESHOLD_LEVEL, CY_GPIO_VTRIP_CMOS
.set SPI_SCB__HW, SCB6
.set SPI_SCB__IDX, 6
.set SPI_SCB__SS0_POSITION, 0
.set SPI_SCB__SS1_POSITION, 1
.set SPI_SCB__SS2_POSITION, 2
.set SPI_SCB__SS3_POSITION, 3
.set SPI_SCB_IRQ__INTC_CORTEXM4_ASSIGNED, 1
.set SPI_SCB_IRQ__INTC_CORTEXM4_PRIORITY, 7
.set SPI_SCB_IRQ__INTC_NUMBER, 39
.set SPI_SCBCLK__DIV_IDX, 0
.set SPI_SCBCLK__DIV_NUM, 0
.set SPI_SCBCLK__DIV_TYPE, CY_SYSCLK_DIV_8_BIT
.set SPI_sclk_s_0_DRIVEMODE, CY_GPIO_DM_ANALOG
.set SPI_sclk_s_0_INBUF_ENABLED, 1
.set SPI_sclk_s_0_INIT_DRIVESTATE, 1
.set SPI_sclk_s_0_INIT_MUXSEL, 20
.set SPI_sclk_s_0_INPUT_SYNC, 2
.set SPI_sclk_s_0_INTERRUPT_MODE, CY_GPIO_INTR_DISABLE
.set SPI_sclk_s_0_PORT, GPIO_PRT12
.set SPI_sclk_s_0_SHIFT, 2
.set SPI_sclk_s_0, SPI_sclk_s_0_PORT, SPI_sclk_s_0_SHIFT
.set SPI_sclk_s_0_SLEWRATE, CY_GPIO_SLEW_FAST
.set SPI_sclk_s_0_THRESHOLD_LEVEL, CY_GPIO_VTRIP_CMOS
.set SPI_ss_s_0_DRIVEMODE, CY_GPIO_DM_ANALOG
.set SPI_ss_s_0_INBUF_ENABLED, 1
.set SPI_ss_s_0_INIT_DRIVESTATE, 1
.set SPI_ss_s_0_INIT_MUXSEL, 20
.set SPI_ss_s_0_INPUT_SYNC, 2
.set SPI_ss_s_0_INTERRUPT_MODE, CY_GPIO_INTR_DISABLE
.set SPI_ss_s_0_PORT, GPIO_PRT12
.set SPI_ss_s_0_SHIFT, 3
.set SPI_ss_s_0, SPI_ss_s_0_PORT, SPI_ss_s_0_SHIFT
.set SPI_ss_s_0_SLEWRATE, CY_GPIO_SLEW_FAST
.set SPI_ss_s_0_THRESHOLD_LEVEL, CY_GPIO_VTRIP_CMOS

/* UART */
.set UART_rx_0_DRIVEMODE, CY_GPIO_DM_ANALOG
.set UART_rx_0_INBUF_ENABLED, 1
.set UART_rx_0_INIT_DRIVESTATE, 1
.set UART_rx_0_INIT_MUXSEL, 18
.set UART_rx_0_INPUT_SYNC, 2
.set UART_rx_0_INTERRUPT_MODE, CY_GPIO_INTR_DISABLE
.set UART_rx_0_PORT, GPIO_PRT5
.set UART_rx_0_SHIFT, 0
.set UART_rx_0, UART_rx_0_PORT, UART_rx_0_SHIFT
.set UART_rx_0_SLEWRATE, CY_GPIO_SLEW_FAST
.set UART_rx_0_THRESHOLD_LEVEL, CY_GPIO_VTRIP_CMOS
.set UART_SCB__HW, SCB5
.set UART_SCB__IDX, 5
.set UART_SCB__SS0_POSITION, 0
.set UART_SCB__SS1_POSITION, 1
.set UART_SCB__SS2_POSITION, 2
.set UART_SCB__SS3_POSITION, 3
.set UART_SCB_IRQ__INTC_CORTEXM4_ASSIGNED, 1
.set UART_SCB_IRQ__INTC_CORTEXM4_PRIORITY, 7
.set UART_SCB_IRQ__INTC_NUMBER, 38
.set UART_SCBCLK__DIV_IDX, 8
.set UART_SCBCLK__DIV_NUM, 0
.set UART_SCBCLK__DIV_TYPE, CY_SYSCLK_DIV_16_BIT
.set UART_tx_0_DRIVEMODE, CY_GPIO_DM_STRONG_IN_OFF
.set UART_tx_0_INBUF_ENABLED, 0
.set UART_tx_0_INIT_DRIVESTATE, 1
.set UART_tx_0_INIT_MUXSEL, 18
.set UART_tx_0_INPUT_SYNC, 2
.set UART_tx_0_INTERRUPT_MODE, CY_GPIO_INTR_DISABLE
.set UART_tx_0_PORT, GPIO_PRT5
.set UART_tx_0_SHIFT, 1
.set UART_tx_0, UART_tx_0_PORT, UART_tx_0_SHIFT
.set UART_tx_0_SLEWRATE, CY_GPIO_SLEW_FAST
.set UART_tx_0_THRESHOLD_LEVEL, CY_GPIO_VTRIP_CMOS

/* White_Btn */
.set White_Btn_0_DRIVEMODE, CY_GPIO_DM_ANALOG
.set White_Btn_0_INBUF_ENABLED, 1
.set White_Btn_0_INIT_DRIVESTATE, 0
.set White_Btn_0_INIT_MUXSEL, 0
.set White_Btn_0_INPUT_SYNC, 2
.set White_Btn_0_INTERRUPT_MODE, CY_GPIO_INTR_DISABLE
.set White_Btn_0_PORT, GPIO_PRT13
.set White_Btn_0_SHIFT, 1
.set White_Btn_0, White_Btn_0_PORT, White_Btn_0_SHIFT
.set White_Btn_0_SLEWRATE, CY_GPIO_SLEW_FAST
.set White_Btn_0_THRESHOLD_LEVEL, CY_GPIO_VTRIP_CMOS

/* Yellow_Btn */
.set Yellow_Btn_0_DRIVEMODE, CY_GPIO_DM_ANALOG
.set Yellow_Btn_0_INBUF_ENABLED, 1
.set Yellow_Btn_0_INIT_DRIVESTATE, 0
.set Yellow_Btn_0_INIT_MUXSEL, 0
.set Yellow_Btn_0_INPUT_SYNC, 2
.set Yellow_Btn_0_INTERRUPT_MODE, CY_GPIO_INTR_DISABLE
.set Yellow_Btn_0_PORT, GPIO_PRT0
.set Yellow_Btn_0_SHIFT, 2
.set Yellow_Btn_0, Yellow_Btn_0_PORT, Yellow_Btn_0_SHIFT
.set Yellow_Btn_0_SLEWRATE, CY_GPIO_SLEW_FAST
.set Yellow_Btn_0_THRESHOLD_LEVEL, CY_GPIO_VTRIP_CMOS

/* Miscellaneous */
.set CPUSS_SWJ_SWCLK_TCLK_0_DRIVEMODE, CY_GPIO_DM_STRONG_IN_OFF
.set CPUSS_SWJ_SWCLK_TCLK_0_INBUF_ENABLED, 0
.set CPUSS_SWJ_SWCLK_TCLK_0_INIT_DRIVESTATE, 0
.set CPUSS_SWJ_SWCLK_TCLK_0_INIT_MUXSEL, 29
.set CPUSS_SWJ_SWCLK_TCLK_0_INPUT_SYNC, 2
.set CPUSS_SWJ_SWCLK_TCLK_0_INTERRUPT_MODE, CY_GPIO_INTR_DISABLE
.set CPUSS_SWJ_SWCLK_TCLK_0_PORT, GPIO_PRT6
.set CPUSS_SWJ_SWCLK_TCLK_0_SHIFT, 7
.set CPUSS_SWJ_SWCLK_TCLK_0, CPUSS_SWJ_SWCLK_TCLK_0_PORT, CPUSS_SWJ_SWCLK_TCLK_0_SHIFT
.set CPUSS_SWJ_SWCLK_TCLK_0_SLEWRATE, CY_GPIO_SLEW_FAST
.set CPUSS_SWJ_SWCLK_TCLK_0_THRESHOLD_LEVEL, CY_GPIO_VTRIP_CMOS
.set CPUSS_SWJ_SWDIO_TMS_0_DRIVEMODE, CY_GPIO_DM_STRONG_IN_OFF
.set CPUSS_SWJ_SWDIO_TMS_0_INBUF_ENABLED, 0
.set CPUSS_SWJ_SWDIO_TMS_0_INIT_DRIVESTATE, 0
.set CPUSS_SWJ_SWDIO_TMS_0_INIT_MUXSEL, 29
.set CPUSS_SWJ_SWDIO_TMS_0_INPUT_SYNC, 2
.set CPUSS_SWJ_SWDIO_TMS_0_INTERRUPT_MODE, CY_GPIO_INTR_DISABLE
.set CPUSS_SWJ_SWDIO_TMS_0_PORT, GPIO_PRT6
.set CPUSS_SWJ_SWDIO_TMS_0_SHIFT, 6
.set CPUSS_SWJ_SWDIO_TMS_0, CPUSS_SWJ_SWDIO_TMS_0_PORT, CPUSS_SWJ_SWDIO_TMS_0_SHIFT
.set CPUSS_SWJ_SWDIO_TMS_0_SLEWRATE, CY_GPIO_SLEW_FAST
.set CPUSS_SWJ_SWDIO_TMS_0_THRESHOLD_LEVEL, CY_GPIO_VTRIP_CMOS
.set CYDEV_BCLK__FASTCLK__HZ, 100000000
.set CYDEV_BCLK__FASTCLK__KHZ, 100000
.set CYDEV_BCLK__FASTCLK__MHZ, 100
.set CYDEV_BCLK__HFCLK0__HZ, 100000000
.set CYDEV_BCLK__HFCLK0__KHZ, 100000
.set CYDEV_BCLK__HFCLK0__MHZ, 100
.set CYDEV_BCLK__PERICLK__HZ, 50000000
.set CYDEV_BCLK__PERICLK__KHZ, 50000
.set CYDEV_BCLK__PERICLK__MHZ, 50
.set CYDEV_BCLK__SLOWCLK__HZ, 50000000
.set CYDEV_BCLK__SLOWCLK__KHZ, 50000
.set CYDEV_BCLK__SLOWCLK__MHZ, 50
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 16
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC6
.set CYDEV_CHIP_JTAG_ID, 0xE2011100
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 16
.set CYDEV_CHIP_MEMBER_4D, 12
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 17
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 15
.set CYDEV_CHIP_MEMBER_4I, 21
.set CYDEV_CHIP_MEMBER_4J, 13
.set CYDEV_CHIP_MEMBER_4K, 14
.set CYDEV_CHIP_MEMBER_4L, 20
.set CYDEV_CHIP_MEMBER_4M, 19
.set CYDEV_CHIP_MEMBER_4N, 9
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 18
.set CYDEV_CHIP_MEMBER_4Q, 11
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 22
.set CYDEV_CHIP_MEMBER_FM3, 26
.set CYDEV_CHIP_MEMBER_FM4, 27
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 23
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 24
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 25
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_6A
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 0
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_6A_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CHIP_SECURITY_NORMAL, NORMAL
.set CYDEV_CHIP_SECURITY, CYDEV_CHIP_SECURITY_NORMAL
.set CYDEV_CHIP_SECURITY_SECURE, SECURE
.set CYDEV_CHIP_SECURITY_SECURE_WITH_DEBUG, SECURE_WITH_DEBUG
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_CORE_VOLTAGE, CY_SYSPM_LDO_VOLTAGE_1_1V
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_ENABLE_SIMO_BUCK, false
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_POWER_MODE, CYDEV_POWER_MODE_LDO_LINEAR_REG_1_1V
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_SYSTEM_AREF_DEEPSLEEP, 0
.set CYDEV_SYSTEM_AREF_SOURCE, CYDEV_SYSTEM_AREF_SOURCE_0
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VBACKUP_MV, 3300
.set CYDEV_VDD_NS_MV, 3300
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_VDDIO0_MV, 3300
.set CYDEV_VDDIO1_MV, 3300
.set CYDEV_VDDR_HVL_MV, 3300
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
