`timescale 1ns / 1ps
module top_tb;

  // Inputs
  reg start;
  reg reset_a;
  reg clk;
  reg [7:0] dataa;
  reg [7:0] datab;

  // Outputs
  wire done_flag;
  wire [15:0] product8_8;
  wire seg_a, seg_b, seg_c, seg_d, seg_e, seg_f,seg_g;

  // Instantiate the top module
  top dut (
    .start(start),
    .reset_a(reset_a),
    .clk(clk),
    .dataa(dataa),
    .datab(datab),
    .done_flag(done_flag),
    .product8_8(product8_8),
    .seg_a(seg_a),
    .seg_b(seg_b),
    .seg_c(seg_c),
    .seg_d(seg_d),
    .seg_e(seg_e),
    .seg_f(seg_f),
    .seg_g(seg_g)
  );

  // Clock generation
  always #5 clk = ~clk;

  // Initialize
  initial begin
    start = 0;
    reset_a =0;
    clk = 0;
    dataa = 8'b00000000;
    datab = 8'b00000000;

    //  Multiplication of 10 and 5
    dataa = 8'b00001010; // 10
    datab = 8'b00000101; // 5
    reset_a = 1 ;
    #5	
    // Start the multiplication
    start = 1;

    // Wait for the multiplication to complete
    #20;
    start = 0;

    // Wait for additional cycles to observe the result
    #10;

    // Check the result
    $display("Result: %d", product8_8);

    // Reset 
    start = 0;
    reset_a = 1;
    #5;
    reset_a = 0;

    // Test scenario 2: Multiplication of 7 and 3
    dataa = 8'b00000111; // 7
    datab = 8'b00000011; // 3

    // Start the multiplication
    start = 1;

    // Wait for the multiplication to complete
    #20;
    start = 0;

    // Wait for additional cycles to observe the result
    #10;

    // Check the result
    $display("Result: %d", product8_8);

    // Reset for the next test scenario
    start = 0;
    reset_a = 1;
    #5;
    reset_a = 0;

    // Add more test scenarios here

    // End the simulation
    $finish;
  end

endmodule