/*
 * Generated by Bluespec Compiler, version 2014.07.A (build 34078, 2014-07-30)
 * 
 * On Wed Mar 25 12:47:42 EDT 2015
 * 
 */
#include "bluesim_primitives.h"
#include "model_mkBsimTop.h"
#include "imported_BDPI_functions.h"

#include <cstdlib>
#include <time.h>
#include "bluesim_kernel_api.h"
#include "bs_vcd.h"
#include "bs_reset.h"


/* Constructor */
MODEL_mkBsimTop::MODEL_mkBsimTop()
{
  mkBsimTop_instance = NULL;
}

/* Function for creating a new model */
void * new_MODEL_mkBsimTop()
{
  MODEL_mkBsimTop *model = new MODEL_mkBsimTop();
  return (void *)(model);
}

/* Schedule functions */

static void schedule_posedge_CLK(tSimStateHdl simHdl, void *instance_ptr)
       {
	 MOD_mkBsimTop &INST_top = *((MOD_mkBsimTop *)(instance_ptr));
	 tUInt8 DEF_INST_top_DEF_CAN_FIRE_RL_int_rule;
	 tUInt8 DEF_INST_top_DEF_WILL_FIRE_RL_int_rule;
	 DEF_INST_top_DEF_CAN_FIRE_RL_int_rule = (tUInt8)1u;
	 DEF_INST_top_DEF_WILL_FIRE_RL_int_rule = DEF_INST_top_DEF_CAN_FIRE_RL_int_rule;
	 if (DEF_INST_top_DEF_WILL_FIRE_RL_int_rule)
	   INST_top.RL_int_rule();
	 INST_top.INST_single_reset.clk((tUInt8)1u, (tUInt8)1u);
	 INST_top.INST_divider.clk((tUInt8)1u, (tUInt8)1u);
	 if (do_reset_ticks(simHdl))
	 {
	   INST_top.INST_divider.rst_tick_clk((tUInt8)1u);
	   INST_top.INST_single_reset.rst_tick_clk((tUInt8)1u);
	 }
       };
static void schedule_posedge_divider$CLK_OUT(tSimStateHdl simHdl, void *instance_ptr)
       {
	 MOD_mkBsimTop &INST_top = *((MOD_mkBsimTop *)(instance_ptr));
	 tUInt8 DEF_INST_top_DEF_top_portalEnt_0_memslave_rsCtrl_i_notEmpty____d148;
	 tUInt8 DEF_INST_top_DEF_top_portalEnt_0_memslave_wsCtrl_i_notEmpty____d126;
	 tUInt8 DEF_INST_top_DEF_top_ctrl_mux_rv_ws_i_notEmpty____d251;
	 tUInt8 DEF_INST_top_DEF_checkForRequest_0___d257;
	 tUInt8 DEF_INST_top_DEF_checkForRequest_1___d273;
	 tUInt8 DEF_INST_top_DEF_host_crw_init_fsm_onceReady__h615;
	 tUInt8 DEF_INST_top_DEF_CAN_FIRE_RL_host_crw_count;
	 tUInt8 DEF_INST_top_DEF_WILL_FIRE_RL_host_crw_count;
	 tUInt8 DEF_INST_top_DEF_CAN_FIRE_RL_host_crw_init_rule;
	 tUInt8 DEF_INST_top_DEF_WILL_FIRE_RL_host_crw_init_rule;
	 tUInt8 DEF_INST_top_DEF_CAN_FIRE_RL_top_lLedController_updateLeds;
	 tUInt8 DEF_INST_top_DEF_WILL_FIRE_RL_top_lLedController_updateLeds;
	 tUInt8 DEF_INST_top_DEF_CAN_FIRE_RL_top_handle_setLeds_request;
	 tUInt8 DEF_INST_top_DEF_WILL_FIRE_RL_top_handle_setLeds_request;
	 tUInt8 DEF_INST_top_DEF_CAN_FIRE_RL_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_addrBeatRule;
	 tUInt8 DEF_INST_top_DEF_WILL_FIRE_RL_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_addrBeatRule;
	 tUInt8 DEF_INST_top_DEF_CAN_FIRE_RL_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrBeatRule;
	 tUInt8 DEF_INST_top_DEF_WILL_FIRE_RL_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrBeatRule;
	 tUInt8 DEF_INST_top_DEF_CAN_FIRE_RL_top_portalEnt_0_ctrlPort_count;
	 tUInt8 DEF_INST_top_DEF_WILL_FIRE_RL_top_portalEnt_0_ctrlPort_count;
	 tUInt8 DEF_INST_top_DEF_CAN_FIRE_RL_top_portalEnt_0_ctrlPort_writeDataRule;
	 tUInt8 DEF_INST_top_DEF_WILL_FIRE_RL_top_portalEnt_0_ctrlPort_writeDataRule;
	 tUInt8 DEF_INST_top_DEF_CAN_FIRE_RL_top_portalEnt_0_memslave_fifoReadAddrGenerator_addrBeatRule;
	 tUInt8 DEF_INST_top_DEF_WILL_FIRE_RL_top_portalEnt_0_memslave_fifoReadAddrGenerator_addrBeatRule;
	 tUInt8 DEF_INST_top_DEF_CAN_FIRE_RL_top_portalEnt_0_memslave_fifoWriteAddrGenerator_addrBeatRule;
	 tUInt8 DEF_INST_top_DEF_WILL_FIRE_RL_top_portalEnt_0_memslave_fifoWriteAddrGenerator_addrBeatRule;
	 tUInt8 DEF_INST_top_DEF_CAN_FIRE_RL_top_portalEnt_0_memslave_write_done;
	 tUInt8 DEF_INST_top_DEF_WILL_FIRE_RL_top_portalEnt_0_memslave_write_done;
	 tUInt8 DEF_INST_top_DEF_CAN_FIRE_RL_top_portalEnt_0_memslave_req_aw;
	 tUInt8 DEF_INST_top_DEF_WILL_FIRE_RL_top_portalEnt_0_memslave_req_aw;
	 tUInt8 DEF_INST_top_DEF_CAN_FIRE_RL_top_portalEnt_0_memslave_req_ar;
	 tUInt8 DEF_INST_top_DEF_WILL_FIRE_RL_top_portalEnt_0_memslave_req_ar;
	 tUInt8 DEF_INST_top_DEF_CAN_FIRE_RL_top_ctrl_mux_writeTop;
	 tUInt8 DEF_INST_top_DEF_WILL_FIRE_RL_top_ctrl_mux_writeTop;
	 tUInt8 DEF_INST_top_DEF_CAN_FIRE_RL_top_ctrl_mux_rv_readDataPipes_0_connect;
	 tUInt8 DEF_INST_top_DEF_WILL_FIRE_RL_top_ctrl_mux_rv_readDataPipes_0_connect;
	 tUInt8 DEF_INST_top_DEF_CAN_FIRE_RL_top_ctrl_mux_rv_writeDataPipes_0_connect;
	 tUInt8 DEF_INST_top_DEF_WILL_FIRE_RL_top_ctrl_mux_rv_writeDataPipes_0_connect;
	 tUInt8 DEF_INST_top_DEF_CAN_FIRE_RL_top_ctrl_mux_rv_0_connect;
	 tUInt8 DEF_INST_top_DEF_WILL_FIRE_RL_top_ctrl_mux_rv_0_connect;
	 tUInt8 DEF_INST_top_DEF_CAN_FIRE_RL_top_ctrl_mux_rv_req_aw;
	 tUInt8 DEF_INST_top_DEF_WILL_FIRE_RL_top_ctrl_mux_rv_req_aw;
	 tUInt8 DEF_INST_top_DEF_CAN_FIRE_RL_top_ctrl_mux_rv_req_ar;
	 tUInt8 DEF_INST_top_DEF_WILL_FIRE_RL_top_ctrl_mux_rv_req_ar;
	 tUInt8 DEF_INST_top_DEF_CAN_FIRE_RL_top_ctrl_mux_rv_write_done_rule;
	 tUInt8 DEF_INST_top_DEF_WILL_FIRE_RL_top_ctrl_mux_rv_write_done_rule;
	 tUInt8 DEF_INST_top_DEF_CAN_FIRE_RL_Prelude_inst_changeSpecialWires_mkConnectionGetPut;
	 tUInt8 DEF_INST_top_DEF_WILL_FIRE_RL_Prelude_inst_changeSpecialWires_mkConnectionGetPut;
	 tUInt8 DEF_INST_top_DEF_CAN_FIRE_RL_Prelude_inst_changeSpecialWires_1_mkConnectionGetPut;
	 tUInt8 DEF_INST_top_DEF_WILL_FIRE_RL_Prelude_inst_changeSpecialWires_1_mkConnectionGetPut;
	 tUInt8 DEF_INST_top_DEF_CAN_FIRE_RL_Prelude_inst_changeSpecialWires_2_mkConnectionGetPut;
	 tUInt8 DEF_INST_top_DEF_WILL_FIRE_RL_Prelude_inst_changeSpecialWires_2_mkConnectionGetPut;
	 tUInt8 DEF_INST_top_DEF_CAN_FIRE_RL_Prelude_inst_changeSpecialWires_3_mkConnectionGetPut;
	 tUInt8 DEF_INST_top_DEF_WILL_FIRE_RL_Prelude_inst_changeSpecialWires_3_mkConnectionGetPut;
	 tUInt8 DEF_INST_top_DEF_CAN_FIRE_RL_Prelude_inst_changeSpecialWires_4_mkConnectionGetPut;
	 tUInt8 DEF_INST_top_DEF_WILL_FIRE_RL_Prelude_inst_changeSpecialWires_4_mkConnectionGetPut;
	 DEF_INST_top_DEF_CAN_FIRE_RL_Prelude_inst_changeSpecialWires_1_mkConnectionGetPut = INST_top.INST_top_ctrl_mux_rv_rs.METH_i_notEmpty() && INST_top.INST_top_ctrl_mux_rv_readDataPipes_0_fifo.METH_i_notEmpty();
	 DEF_INST_top_DEF_WILL_FIRE_RL_Prelude_inst_changeSpecialWires_1_mkConnectionGetPut = DEF_INST_top_DEF_CAN_FIRE_RL_Prelude_inst_changeSpecialWires_1_mkConnectionGetPut;
	 INST_top.DEF_host_crw_wf_rv_port0__read____d287 = INST_top.INST_host_crw_wf_rv.METH_port0__read();
	 DEF_INST_top_DEF_top_ctrl_mux_rv_ws_i_notEmpty____d251 = INST_top.INST_top_ctrl_mux_rv_ws.METH_i_notEmpty();
	 DEF_INST_top_DEF_CAN_FIRE_RL_Prelude_inst_changeSpecialWires_3_mkConnectionGetPut = (tUInt8)((INST_top.DEF_host_crw_wf_rv_port0__read____d287) >> 32u) && (DEF_INST_top_DEF_top_ctrl_mux_rv_ws_i_notEmpty____d251 && INST_top.INST_top_ctrl_mux_rv_write_data.METH_i_notFull());
	 DEF_INST_top_DEF_WILL_FIRE_RL_Prelude_inst_changeSpecialWires_3_mkConnectionGetPut = DEF_INST_top_DEF_CAN_FIRE_RL_Prelude_inst_changeSpecialWires_3_mkConnectionGetPut;
	 DEF_INST_top_DEF_CAN_FIRE_RL_Prelude_inst_changeSpecialWires_4_mkConnectionGetPut = INST_top.INST_top_ctrl_mux_rv_doneFifo.METH_i_notEmpty();
	 DEF_INST_top_DEF_WILL_FIRE_RL_Prelude_inst_changeSpecialWires_4_mkConnectionGetPut = DEF_INST_top_DEF_CAN_FIRE_RL_Prelude_inst_changeSpecialWires_4_mkConnectionGetPut;
	 DEF_INST_top_DEF_checkForRequest_0___d257 = checkForRequest(0u);
	 DEF_INST_top_DEF_CAN_FIRE_RL_Prelude_inst_changeSpecialWires_mkConnectionGetPut = DEF_INST_top_DEF_checkForRequest_0___d257 && (INST_top.INST_top_ctrl_mux_rv_req_ars.METH_i_notFull() && INST_top.INST_top_ctrl_mux_rv_rs.METH_i_notFull());
	 DEF_INST_top_DEF_WILL_FIRE_RL_Prelude_inst_changeSpecialWires_mkConnectionGetPut = DEF_INST_top_DEF_CAN_FIRE_RL_Prelude_inst_changeSpecialWires_mkConnectionGetPut;
	 DEF_INST_top_DEF_host_crw_init_fsm_onceReady__h615 = INST_top.INST_host_crw_init_fsm_onceReady.METH_read();
	 DEF_INST_top_DEF_CAN_FIRE_RL_host_crw_init_rule = DEF_INST_top_DEF_host_crw_init_fsm_onceReady__h615;
	 DEF_INST_top_DEF_WILL_FIRE_RL_host_crw_init_rule = DEF_INST_top_DEF_CAN_FIRE_RL_host_crw_init_rule;
	 DEF_INST_top_DEF_CAN_FIRE_RL_host_crw_count = (tUInt8)1u;
	 DEF_INST_top_DEF_WILL_FIRE_RL_host_crw_count = DEF_INST_top_DEF_CAN_FIRE_RL_host_crw_count;
	 DEF_INST_top_DEF_CAN_FIRE_RL_top_ctrl_mux_rv_0_connect = INST_top.INST_top_ctrl_mux_rv_write_data.METH_i_notEmpty() && INST_top.INST_top_ctrl_mux_rv_writeDataPipes_0_fifo.METH_i_notFull();
	 DEF_INST_top_DEF_WILL_FIRE_RL_top_ctrl_mux_rv_0_connect = DEF_INST_top_DEF_CAN_FIRE_RL_top_ctrl_mux_rv_0_connect;
	 INST_top.DEF_top_portalEnt_0_memslave_rsCtrl_first____d149 = INST_top.INST_top_portalEnt_0_memslave_rsCtrl.METH_first();
	 DEF_INST_top_DEF_top_portalEnt_0_memslave_rsCtrl_i_notEmpty____d148 = INST_top.INST_top_portalEnt_0_memslave_rsCtrl.METH_i_notEmpty();
	 DEF_INST_top_DEF_CAN_FIRE_RL_top_ctrl_mux_rv_readDataPipes_0_connect = DEF_INST_top_DEF_top_portalEnt_0_memslave_rsCtrl_i_notEmpty____d148 && (INST_top.INST_top_portalEnt_0_memslave_rs.METH_i_notEmpty() && (INST_top.INST_top_ctrl_mux_rv_readDataPipes_0_fifo.METH_i_notFull() && (INST_top.DEF_top_portalEnt_0_memslave_rsCtrl_first____d149 ? INST_top.INST_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_addrBeatFifo.METH_i_notEmpty() : INST_top.INST_top_portalEnt_0_memslave_fifoReadAddrGenerator_addrBeatFifo.METH_i_notEmpty())));
	 DEF_INST_top_DEF_WILL_FIRE_RL_top_ctrl_mux_rv_readDataPipes_0_connect = DEF_INST_top_DEF_CAN_FIRE_RL_top_ctrl_mux_rv_readDataPipes_0_connect;
	 DEF_INST_top_DEF_CAN_FIRE_RL_top_ctrl_mux_rv_req_ar = INST_top.INST_top_ctrl_mux_rv_req_ars.METH_i_notEmpty() && (INST_top.INST_top_portalEnt_0_memslave_req_ars.METH_i_notFull() && (INST_top.INST_top_portalEnt_0_memslave_rs.METH_i_notFull() && INST_top.INST_top_portalEnt_0_memslave_rsCtrl.METH_i_notFull()));
	 DEF_INST_top_DEF_WILL_FIRE_RL_top_ctrl_mux_rv_req_ar = DEF_INST_top_DEF_CAN_FIRE_RL_top_ctrl_mux_rv_req_ar;
	 DEF_INST_top_DEF_CAN_FIRE_RL_top_ctrl_mux_rv_req_aw = INST_top.INST_top_ctrl_mux_rv_req_aws.METH_i_notEmpty() && (INST_top.INST_top_portalEnt_0_memslave_req_aws.METH_i_notFull() && (INST_top.INST_top_portalEnt_0_memslave_ws.METH_i_notFull() && INST_top.INST_top_portalEnt_0_memslave_wsCtrl.METH_i_notFull()));
	 DEF_INST_top_DEF_WILL_FIRE_RL_top_ctrl_mux_rv_req_aw = DEF_INST_top_DEF_CAN_FIRE_RL_top_ctrl_mux_rv_req_aw;
	 DEF_INST_top_DEF_CAN_FIRE_RL_top_ctrl_mux_rv_write_done_rule = DEF_INST_top_DEF_top_ctrl_mux_rv_ws_i_notEmpty____d251 && (INST_top.INST_top_portalEnt_0_memslave_doneFifo.METH_i_notEmpty() && INST_top.INST_top_ctrl_mux_rv_doneFifo.METH_i_notFull());
	 DEF_INST_top_DEF_WILL_FIRE_RL_top_ctrl_mux_rv_write_done_rule = DEF_INST_top_DEF_CAN_FIRE_RL_top_ctrl_mux_rv_write_done_rule;
	 INST_top.DEF_top_portalEnt_0_memslave_wsCtrl_first____d129 = INST_top.INST_top_portalEnt_0_memslave_wsCtrl.METH_first();
	 INST_top.DEF_top_portalEnt_0_memslave_fifoWriteAddrGenerato_ETC___d205 = INST_top.INST_top_portalEnt_0_memslave_fifoWriteAddrGenerator_addrBeatFifo.METH_first();
	 DEF_INST_top_DEF_top_portalEnt_0_memslave_wsCtrl_i_notEmpty____d126 = INST_top.INST_top_portalEnt_0_memslave_wsCtrl.METH_i_notEmpty();
	 INST_top.DEF_top_portalEnt_0_memslave_fifoWriteAddrGenerato_ETC___d206 = (tUInt8)((tUInt8)1u & (INST_top.DEF_top_portalEnt_0_memslave_fifoWriteAddrGenerato_ETC___d205));
	 DEF_INST_top_DEF_CAN_FIRE_RL_top_ctrl_mux_rv_writeDataPipes_0_connect = DEF_INST_top_DEF_top_portalEnt_0_memslave_wsCtrl_i_notEmpty____d126 && (INST_top.INST_top_ctrl_mux_rv_writeDataPipes_0_fifo.METH_i_notEmpty() && (INST_top.DEF_top_portalEnt_0_memslave_wsCtrl_first____d129 ? INST_top.INST_top_portalEnt_0_ctrlPort_fifoWriteDataFifo.METH_i_notFull() : INST_top.INST_top_lLedControllerRequestInputPipes.METH_RDY_portalIfc_requests_0_enq() && (INST_top.INST_top_portalEnt_0_memslave_fifoWriteAddrGenerator_addrBeatFifo.METH_i_notEmpty() && (!(INST_top.DEF_top_portalEnt_0_memslave_fifoWriteAddrGenerato_ETC___d206) || INST_top.INST_top_portalEnt_0_memslave_fifoWriteDoneFifo.METH_i_notFull()))));
	 DEF_INST_top_DEF_WILL_FIRE_RL_top_ctrl_mux_rv_writeDataPipes_0_connect = DEF_INST_top_DEF_CAN_FIRE_RL_top_ctrl_mux_rv_writeDataPipes_0_connect;
	 DEF_INST_top_DEF_CAN_FIRE_RL_top_ctrl_mux_writeTop = (tUInt8)1u;
	 DEF_INST_top_DEF_WILL_FIRE_RL_top_ctrl_mux_writeTop = DEF_INST_top_DEF_CAN_FIRE_RL_top_ctrl_mux_writeTop;
	 INST_top.DEF_duration__h997 = INST_top.INST_top_lLedController_remainingDuration.METH_read();
	 INST_top.DEF_top_lLedController_remainingDuration_EQ_0___d5 = (INST_top.DEF_duration__h997) == 0u;
	 DEF_INST_top_DEF_CAN_FIRE_RL_top_lLedController_updateLeds = !(INST_top.DEF_top_lLedController_remainingDuration_EQ_0___d5) || INST_top.INST_top_lLedController_ledsCmdFifo.METH_i_notEmpty();
	 DEF_INST_top_DEF_WILL_FIRE_RL_top_lLedController_updateLeds = DEF_INST_top_DEF_CAN_FIRE_RL_top_lLedController_updateLeds;
	 DEF_INST_top_DEF_CAN_FIRE_RL_top_handle_setLeds_request = INST_top.INST_top_lLedControllerRequestInputPipes.METH_RDY_setLeds_PipeOut_deq() && (INST_top.INST_top_lLedControllerRequestInputPipes.METH_RDY_setLeds_PipeOut_first() && INST_top.INST_top_lLedController_ledsCmdFifo.METH_i_notFull());
	 DEF_INST_top_DEF_WILL_FIRE_RL_top_handle_setLeds_request = DEF_INST_top_DEF_CAN_FIRE_RL_top_handle_setLeds_request;
	 DEF_INST_top_DEF_CAN_FIRE_RL_top_portalEnt_0_ctrlPort_count = (tUInt8)1u;
	 DEF_INST_top_DEF_WILL_FIRE_RL_top_portalEnt_0_ctrlPort_count = DEF_INST_top_DEF_CAN_FIRE_RL_top_portalEnt_0_ctrlPort_count;
	 DEF_INST_top_DEF_CAN_FIRE_RL_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrBeatRule = INST_top.INST_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_requestFifo.METH_i_notEmpty() && INST_top.INST_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrBeatFifo.METH_i_notFull();
	 DEF_INST_top_DEF_WILL_FIRE_RL_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrBeatRule = DEF_INST_top_DEF_CAN_FIRE_RL_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrBeatRule;
	 DEF_INST_top_DEF_CAN_FIRE_RL_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_addrBeatRule = INST_top.INST_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_requestFifo.METH_i_notEmpty() && INST_top.INST_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_addrBeatFifo.METH_i_notFull();
	 DEF_INST_top_DEF_WILL_FIRE_RL_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_addrBeatRule = DEF_INST_top_DEF_CAN_FIRE_RL_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_addrBeatRule;
	 INST_top.DEF_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerato_ETC___d70 = INST_top.INST_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrBeatFifo.METH_first();
	 INST_top.DEF_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerato_ETC___d71 = (tUInt8)((tUInt8)1u & (INST_top.DEF_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerato_ETC___d70));
	 DEF_INST_top_DEF_CAN_FIRE_RL_top_portalEnt_0_ctrlPort_writeDataRule = INST_top.INST_top_portalEnt_0_ctrlPort_fifoWriteDataFifo.METH_i_notEmpty() && (INST_top.INST_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrBeatFifo.METH_i_notEmpty() && (!(INST_top.DEF_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerato_ETC___d71) || INST_top.INST_top_portalEnt_0_ctrlPort_fifoWriteDoneFifo.METH_i_notFull()));
	 DEF_INST_top_DEF_WILL_FIRE_RL_top_portalEnt_0_ctrlPort_writeDataRule = DEF_INST_top_DEF_CAN_FIRE_RL_top_portalEnt_0_ctrlPort_writeDataRule;
	 DEF_INST_top_DEF_CAN_FIRE_RL_top_portalEnt_0_memslave_fifoReadAddrGenerator_addrBeatRule = INST_top.INST_top_portalEnt_0_memslave_fifoReadAddrGenerator_requestFifo.METH_i_notEmpty() && INST_top.INST_top_portalEnt_0_memslave_fifoReadAddrGenerator_addrBeatFifo.METH_i_notFull();
	 DEF_INST_top_DEF_WILL_FIRE_RL_top_portalEnt_0_memslave_fifoReadAddrGenerator_addrBeatRule = DEF_INST_top_DEF_CAN_FIRE_RL_top_portalEnt_0_memslave_fifoReadAddrGenerator_addrBeatRule;
	 DEF_INST_top_DEF_CAN_FIRE_RL_top_portalEnt_0_memslave_fifoWriteAddrGenerator_addrBeatRule = INST_top.INST_top_portalEnt_0_memslave_fifoWriteAddrGenerator_requestFifo.METH_i_notEmpty() && INST_top.INST_top_portalEnt_0_memslave_fifoWriteAddrGenerator_addrBeatFifo.METH_i_notFull();
	 DEF_INST_top_DEF_WILL_FIRE_RL_top_portalEnt_0_memslave_fifoWriteAddrGenerator_addrBeatRule = DEF_INST_top_DEF_CAN_FIRE_RL_top_portalEnt_0_memslave_fifoWriteAddrGenerator_addrBeatRule;
	 DEF_INST_top_DEF_CAN_FIRE_RL_top_portalEnt_0_memslave_req_ar = INST_top.INST_top_portalEnt_0_memslave_req_ars.METH_i_notEmpty() && (DEF_INST_top_DEF_top_portalEnt_0_memslave_rsCtrl_i_notEmpty____d148 && (INST_top.DEF_top_portalEnt_0_memslave_rsCtrl_first____d149 ? INST_top.INST_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_requestFifo.METH_i_notFull() : INST_top.INST_top_portalEnt_0_memslave_fifoReadAddrGenerator_requestFifo.METH_i_notFull()));
	 DEF_INST_top_DEF_WILL_FIRE_RL_top_portalEnt_0_memslave_req_ar = DEF_INST_top_DEF_CAN_FIRE_RL_top_portalEnt_0_memslave_req_ar;
	 DEF_INST_top_DEF_CAN_FIRE_RL_top_portalEnt_0_memslave_write_done = DEF_INST_top_DEF_top_portalEnt_0_memslave_wsCtrl_i_notEmpty____d126 && (INST_top.INST_top_portalEnt_0_memslave_ws.METH_i_notEmpty() && (INST_top.INST_top_portalEnt_0_memslave_doneFifo.METH_i_notFull() && (INST_top.DEF_top_portalEnt_0_memslave_wsCtrl_first____d129 ? INST_top.INST_top_portalEnt_0_ctrlPort_fifoWriteDoneFifo.METH_i_notEmpty() : INST_top.INST_top_portalEnt_0_memslave_fifoWriteDoneFifo.METH_i_notEmpty())));
	 DEF_INST_top_DEF_WILL_FIRE_RL_top_portalEnt_0_memslave_write_done = DEF_INST_top_DEF_CAN_FIRE_RL_top_portalEnt_0_memslave_write_done;
	 DEF_INST_top_DEF_CAN_FIRE_RL_top_portalEnt_0_memslave_req_aw = DEF_INST_top_DEF_top_portalEnt_0_memslave_wsCtrl_i_notEmpty____d126 && (INST_top.INST_top_portalEnt_0_memslave_req_aws.METH_i_notEmpty() && (INST_top.DEF_top_portalEnt_0_memslave_wsCtrl_first____d129 ? INST_top.INST_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_requestFifo.METH_i_notFull() : INST_top.INST_top_portalEnt_0_memslave_fifoWriteAddrGenerator_requestFifo.METH_i_notFull()));
	 DEF_INST_top_DEF_WILL_FIRE_RL_top_portalEnt_0_memslave_req_aw = DEF_INST_top_DEF_CAN_FIRE_RL_top_portalEnt_0_memslave_req_aw;
	 if (DEF_INST_top_DEF_WILL_FIRE_RL_Prelude_inst_changeSpecialWires_3_mkConnectionGetPut)
	   INST_top.RL_Prelude_inst_changeSpecialWires_3_mkConnectionGetPut();
	 DEF_INST_top_DEF_checkForRequest_1___d273 = checkForRequest(1u);
	 DEF_INST_top_DEF_CAN_FIRE_RL_Prelude_inst_changeSpecialWires_2_mkConnectionGetPut = DEF_INST_top_DEF_checkForRequest_1___d273 && (!((tUInt8)(INST_top.INST_host_crw_wf_rv.METH_port1__read() >> 32u)) && (INST_top.INST_top_ctrl_mux_rv_req_aws.METH_i_notFull() && INST_top.INST_top_ctrl_mux_rv_ws.METH_i_notFull()));
	 DEF_INST_top_DEF_WILL_FIRE_RL_Prelude_inst_changeSpecialWires_2_mkConnectionGetPut = DEF_INST_top_DEF_CAN_FIRE_RL_Prelude_inst_changeSpecialWires_2_mkConnectionGetPut;
	 if (DEF_INST_top_DEF_WILL_FIRE_RL_Prelude_inst_changeSpecialWires_4_mkConnectionGetPut)
	   INST_top.RL_Prelude_inst_changeSpecialWires_4_mkConnectionGetPut();
	 if (DEF_INST_top_DEF_WILL_FIRE_RL_host_crw_count)
	   INST_top.RL_host_crw_count();
	 if (DEF_INST_top_DEF_WILL_FIRE_RL_host_crw_init_rule)
	   INST_top.RL_host_crw_init_rule();
	 if (DEF_INST_top_DEF_WILL_FIRE_RL_top_ctrl_mux_rv_0_connect)
	   INST_top.RL_top_ctrl_mux_rv_0_connect();
	 if (DEF_INST_top_DEF_WILL_FIRE_RL_top_ctrl_mux_rv_write_done_rule)
	   INST_top.RL_top_ctrl_mux_rv_write_done_rule();
	 if (DEF_INST_top_DEF_WILL_FIRE_RL_top_lLedController_updateLeds)
	   INST_top.RL_top_lLedController_updateLeds();
	 if (DEF_INST_top_DEF_WILL_FIRE_RL_top_ctrl_mux_rv_req_aw)
	   INST_top.RL_top_ctrl_mux_rv_req_aw();
	 if (DEF_INST_top_DEF_WILL_FIRE_RL_top_ctrl_mux_rv_req_ar)
	   INST_top.RL_top_ctrl_mux_rv_req_ar();
	 if (DEF_INST_top_DEF_WILL_FIRE_RL_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_addrBeatRule)
	   INST_top.RL_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_addrBeatRule();
	 if (DEF_INST_top_DEF_WILL_FIRE_RL_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrBeatRule)
	   INST_top.RL_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrBeatRule();
	 if (DEF_INST_top_DEF_WILL_FIRE_RL_top_portalEnt_0_memslave_fifoReadAddrGenerator_addrBeatRule)
	   INST_top.RL_top_portalEnt_0_memslave_fifoReadAddrGenerator_addrBeatRule();
	 if (DEF_INST_top_DEF_WILL_FIRE_RL_top_portalEnt_0_memslave_fifoWriteAddrGenerator_addrBeatRule)
	   INST_top.RL_top_portalEnt_0_memslave_fifoWriteAddrGenerator_addrBeatRule();
	 if (DEF_INST_top_DEF_WILL_FIRE_RL_top_portalEnt_0_memslave_req_aw)
	   INST_top.RL_top_portalEnt_0_memslave_req_aw();
	 if (DEF_INST_top_DEF_WILL_FIRE_RL_top_portalEnt_0_memslave_req_ar)
	   INST_top.RL_top_portalEnt_0_memslave_req_ar();
	 if (DEF_INST_top_DEF_WILL_FIRE_RL_top_ctrl_mux_rv_readDataPipes_0_connect)
	   INST_top.RL_top_ctrl_mux_rv_readDataPipes_0_connect();
	 if (DEF_INST_top_DEF_WILL_FIRE_RL_top_ctrl_mux_rv_writeDataPipes_0_connect)
	   INST_top.RL_top_ctrl_mux_rv_writeDataPipes_0_connect();
	 if (DEF_INST_top_DEF_WILL_FIRE_RL_top_ctrl_mux_writeTop)
	   INST_top.RL_top_ctrl_mux_writeTop();
	 if (DEF_INST_top_DEF_WILL_FIRE_RL_top_handle_setLeds_request)
	   INST_top.RL_top_handle_setLeds_request();
	 if (DEF_INST_top_DEF_WILL_FIRE_RL_Prelude_inst_changeSpecialWires_mkConnectionGetPut)
	   INST_top.RL_Prelude_inst_changeSpecialWires_mkConnectionGetPut();
	 if (DEF_INST_top_DEF_WILL_FIRE_RL_Prelude_inst_changeSpecialWires_1_mkConnectionGetPut)
	   INST_top.RL_Prelude_inst_changeSpecialWires_1_mkConnectionGetPut();
	 if (DEF_INST_top_DEF_WILL_FIRE_RL_Prelude_inst_changeSpecialWires_2_mkConnectionGetPut)
	   INST_top.RL_Prelude_inst_changeSpecialWires_2_mkConnectionGetPut();
	 if (DEF_INST_top_DEF_WILL_FIRE_RL_top_portalEnt_0_ctrlPort_count)
	   INST_top.RL_top_portalEnt_0_ctrlPort_count();
	 if (DEF_INST_top_DEF_WILL_FIRE_RL_top_portalEnt_0_ctrlPort_writeDataRule)
	   INST_top.RL_top_portalEnt_0_ctrlPort_writeDataRule();
	 if (DEF_INST_top_DEF_WILL_FIRE_RL_top_portalEnt_0_memslave_write_done)
	   INST_top.RL_top_portalEnt_0_memslave_write_done();
	 INST_top.INST_host_crw_wf_rv.clk((tUInt8)1u, (tUInt8)1u);
	 INST_top.INST_single_reset.dst_clk((tUInt8)1u, (tUInt8)1u);
	 if (do_reset_ticks(simHdl))
	 {
	   INST_top.INST_top_lLedControllerRequestInputPipes.INST_setLeds_requestFifo_fbnbuff.rst_tick__clk__1((tUInt8)1u);
	   INST_top.INST_top_lLedControllerRequestInputPipes.INST_setLeds_requestFifo_count.rst_tick__clk__1((tUInt8)1u);
	   INST_top.INST_top_lLedControllerRequestInputPipes.INST_setLeds_requestFifo_fifo.rst_tick_clk((tUInt8)1u);
	   INST_top.INST_host_crw_wf_rv.rst_tick_clk((tUInt8)1u);
	   INST_top.INST_host_crw_cycles.rst_tick__clk__1((tUInt8)1u);
	   INST_top.INST_host_crw_init_fsm_onceReady.rst_tick__clk__1((tUInt8)1u);
	   INST_top.INST_top_lLedController_ledsValue.rst_tick__clk__1((tUInt8)1u);
	   INST_top.INST_top_lLedController_remainingDuration.rst_tick__clk__1((tUInt8)1u);
	   INST_top.INST_top_lLedController_ledsCmdFifo.rst_tick_clk((tUInt8)1u);
	   INST_top.INST_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_requestFifo.rst_tick_clk((tUInt8)1u);
	   INST_top.INST_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_addrBeatFifo.rst_tick_clk((tUInt8)1u);
	   INST_top.INST_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_addrReg.rst_tick__clk__1((tUInt8)1u);
	   INST_top.INST_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_burstCountReg.rst_tick__clk__1((tUInt8)1u);
	   INST_top.INST_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_isFirstReg.rst_tick__clk__1((tUInt8)1u);
	   INST_top.INST_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_isLastReg.rst_tick__clk__1((tUInt8)1u);
	   INST_top.INST_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_requestFifo.rst_tick_clk((tUInt8)1u);
	   INST_top.INST_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrBeatFifo.rst_tick_clk((tUInt8)1u);
	   INST_top.INST_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrReg.rst_tick__clk__1((tUInt8)1u);
	   INST_top.INST_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_burstCountReg.rst_tick__clk__1((tUInt8)1u);
	   INST_top.INST_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_isFirstReg.rst_tick__clk__1((tUInt8)1u);
	   INST_top.INST_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_isLastReg.rst_tick__clk__1((tUInt8)1u);
	   INST_top.INST_top_portalEnt_0_ctrlPort_fifoWriteDoneFifo.rst_tick_clk((tUInt8)1u);
	   INST_top.INST_top_portalEnt_0_ctrlPort_fifoWriteDataFifo.rst_tick_clk((tUInt8)1u);
	   INST_top.INST_top_portalEnt_0_ctrlPort_num_portals_reg.rst_tick__clk__1((tUInt8)1u);
	   INST_top.INST_top_portalEnt_0_ctrlPort_interruptEnableReg.rst_tick__clk__1((tUInt8)1u);
	   INST_top.INST_top_portalEnt_0_ctrlPort_cycle_count.rst_tick__clk__1((tUInt8)1u);
	   INST_top.INST_top_portalEnt_0_ctrlPort_snapshot.rst_tick__clk__1((tUInt8)1u);
	   INST_top.INST_top_portalEnt_0_memslave_fifoReadAddrGenerator_requestFifo.rst_tick_clk((tUInt8)1u);
	   INST_top.INST_top_portalEnt_0_memslave_fifoReadAddrGenerator_addrBeatFifo.rst_tick_clk((tUInt8)1u);
	   INST_top.INST_top_portalEnt_0_memslave_fifoReadAddrGenerator_addrReg.rst_tick__clk__1((tUInt8)1u);
	   INST_top.INST_top_portalEnt_0_memslave_fifoReadAddrGenerator_burstCountReg.rst_tick__clk__1((tUInt8)1u);
	   INST_top.INST_top_portalEnt_0_memslave_fifoReadAddrGenerator_isFirstReg.rst_tick__clk__1((tUInt8)1u);
	   INST_top.INST_top_portalEnt_0_memslave_fifoReadAddrGenerator_isLastReg.rst_tick__clk__1((tUInt8)1u);
	   INST_top.INST_top_portalEnt_0_memslave_fifoWriteAddrGenerator_requestFifo.rst_tick_clk((tUInt8)1u);
	   INST_top.INST_top_portalEnt_0_memslave_fifoWriteAddrGenerator_addrBeatFifo.rst_tick_clk((tUInt8)1u);
	   INST_top.INST_top_portalEnt_0_memslave_fifoWriteAddrGenerator_addrReg.rst_tick__clk__1((tUInt8)1u);
	   INST_top.INST_top_portalEnt_0_memslave_fifoWriteAddrGenerator_burstCountReg.rst_tick__clk__1((tUInt8)1u);
	   INST_top.INST_top_portalEnt_0_memslave_fifoWriteAddrGenerator_isFirstReg.rst_tick__clk__1((tUInt8)1u);
	   INST_top.INST_top_portalEnt_0_memslave_fifoWriteAddrGenerator_isLastReg.rst_tick__clk__1((tUInt8)1u);
	   INST_top.INST_top_portalEnt_0_memslave_fifoWriteDoneFifo.rst_tick_clk((tUInt8)1u);
	   INST_top.INST_top_portalEnt_0_memslave_doneFifo.rst_tick_clk((tUInt8)1u);
	   INST_top.INST_top_portalEnt_0_memslave_req_ars.rst_tick_clk((tUInt8)1u);
	   INST_top.INST_top_portalEnt_0_memslave_rs.rst_tick_clk((tUInt8)1u);
	   INST_top.INST_top_portalEnt_0_memslave_rsCtrl.rst_tick_clk((tUInt8)1u);
	   INST_top.INST_top_portalEnt_0_memslave_req_aws.rst_tick_clk((tUInt8)1u);
	   INST_top.INST_top_portalEnt_0_memslave_ws.rst_tick_clk((tUInt8)1u);
	   INST_top.INST_top_portalEnt_0_memslave_wsCtrl.rst_tick_clk((tUInt8)1u);
	   INST_top.INST_top_ctrl_mux_rv_doneFifo.rst_tick_clk((tUInt8)1u);
	   INST_top.INST_top_ctrl_mux_rv_req_ars.rst_tick_clk((tUInt8)1u);
	   INST_top.INST_top_ctrl_mux_rv_rs.rst_tick_clk((tUInt8)1u);
	   INST_top.INST_top_ctrl_mux_rv_readDataPipes_0_fifo.rst_tick_clk((tUInt8)1u);
	   INST_top.INST_top_ctrl_mux_rv_req_aws.rst_tick_clk((tUInt8)1u);
	   INST_top.INST_top_ctrl_mux_rv_ws.rst_tick_clk((tUInt8)1u);
	   INST_top.INST_top_ctrl_mux_rv_write_data.rst_tick_clk((tUInt8)1u);
	   INST_top.INST_top_ctrl_mux_rv_writeDataPipes_0_fifo.rst_tick_clk((tUInt8)1u);
	 }
       };

/* Model creation/destruction functions */

void MODEL_mkBsimTop::create_model(tSimStateHdl simHdl, bool master)
{
  sim_hdl = simHdl;
  init_reset_request_counters(sim_hdl);
  mkBsimTop_instance = new MOD_mkBsimTop(sim_hdl, "top", NULL);
  bk_get_or_define_clock(sim_hdl, "CLK");
  bk_get_or_define_clock(sim_hdl, "divider$CLK_OUT");
  if (master)
  {
    bk_alter_clock(sim_hdl, bk_get_clock_by_name(sim_hdl, "CLK"), CLK_LOW, false, 0llu, 5llu, 5llu);
    bk_use_default_reset(sim_hdl);
  }
  bk_set_clock_event_fn(sim_hdl,
			bk_get_clock_by_name(sim_hdl, "CLK"),
			schedule_posedge_CLK,
			NULL,
			(tEdgeDirection)(POSEDGE));
  bk_set_clock_event_fn(sim_hdl,
			bk_get_clock_by_name(sim_hdl, "divider$CLK_OUT"),
			schedule_posedge_divider$CLK_OUT,
			NULL,
			(tEdgeDirection)(POSEDGE));
  (mkBsimTop_instance->INST_divider.set_clk_1)("CLK");
  (mkBsimTop_instance->set_clk_0)("CLK");
  (mkBsimTop_instance->INST_divider.set_clk_0)("divider$CLK_OUT");
  (mkBsimTop_instance->INST_host_crw_wf_rv.set_clk_0)("divider$CLK_OUT");
  (mkBsimTop_instance->INST_top_lLedControllerRequestInputPipes.INST_setLeds_requestFifo_fifo.set_clk_0)("divider$CLK_OUT");
  (mkBsimTop_instance->INST_top_lLedControllerRequestInputPipes.set_clk_0)("divider$CLK_OUT");
  (mkBsimTop_instance->INST_top_lLedController_ledsCmdFifo.set_clk_0)("divider$CLK_OUT");
  (mkBsimTop_instance->INST_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_requestFifo.set_clk_0)("divider$CLK_OUT");
  (mkBsimTop_instance->INST_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_addrBeatFifo.set_clk_0)("divider$CLK_OUT");
  (mkBsimTop_instance->INST_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_requestFifo.set_clk_0)("divider$CLK_OUT");
  (mkBsimTop_instance->INST_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrBeatFifo.set_clk_0)("divider$CLK_OUT");
  (mkBsimTop_instance->INST_top_portalEnt_0_ctrlPort_fifoWriteDoneFifo.set_clk_0)("divider$CLK_OUT");
  (mkBsimTop_instance->INST_top_portalEnt_0_ctrlPort_fifoWriteDataFifo.set_clk_0)("divider$CLK_OUT");
  (mkBsimTop_instance->INST_top_portalEnt_0_memslave_fifoReadAddrGenerator_requestFifo.set_clk_0)("divider$CLK_OUT");
  (mkBsimTop_instance->INST_top_portalEnt_0_memslave_fifoReadAddrGenerator_addrBeatFifo.set_clk_0)("divider$CLK_OUT");
  (mkBsimTop_instance->INST_top_portalEnt_0_memslave_fifoWriteAddrGenerator_requestFifo.set_clk_0)("divider$CLK_OUT");
  (mkBsimTop_instance->INST_top_portalEnt_0_memslave_fifoWriteAddrGenerator_addrBeatFifo.set_clk_0)("divider$CLK_OUT");
  (mkBsimTop_instance->INST_top_portalEnt_0_memslave_fifoWriteDoneFifo.set_clk_0)("divider$CLK_OUT");
  (mkBsimTop_instance->INST_top_portalEnt_0_memslave_doneFifo.set_clk_0)("divider$CLK_OUT");
  (mkBsimTop_instance->INST_top_portalEnt_0_memslave_req_ars.set_clk_0)("divider$CLK_OUT");
  (mkBsimTop_instance->INST_top_portalEnt_0_memslave_rs.set_clk_0)("divider$CLK_OUT");
  (mkBsimTop_instance->INST_top_portalEnt_0_memslave_rsCtrl.set_clk_0)("divider$CLK_OUT");
  (mkBsimTop_instance->INST_top_portalEnt_0_memslave_req_aws.set_clk_0)("divider$CLK_OUT");
  (mkBsimTop_instance->INST_top_portalEnt_0_memslave_ws.set_clk_0)("divider$CLK_OUT");
  (mkBsimTop_instance->INST_top_portalEnt_0_memslave_wsCtrl.set_clk_0)("divider$CLK_OUT");
  (mkBsimTop_instance->INST_top_ctrl_mux_rv_doneFifo.set_clk_0)("divider$CLK_OUT");
  (mkBsimTop_instance->INST_top_ctrl_mux_rv_req_ars.set_clk_0)("divider$CLK_OUT");
  (mkBsimTop_instance->INST_top_ctrl_mux_rv_rs.set_clk_0)("divider$CLK_OUT");
  (mkBsimTop_instance->INST_top_ctrl_mux_rv_readDataPipes_0_fifo.set_clk_0)("divider$CLK_OUT");
  (mkBsimTop_instance->INST_top_ctrl_mux_rv_req_aws.set_clk_0)("divider$CLK_OUT");
  (mkBsimTop_instance->INST_top_ctrl_mux_rv_ws.set_clk_0)("divider$CLK_OUT");
  (mkBsimTop_instance->INST_top_ctrl_mux_rv_write_data.set_clk_0)("divider$CLK_OUT");
  (mkBsimTop_instance->INST_top_ctrl_mux_rv_writeDataPipes_0_fifo.set_clk_0)("divider$CLK_OUT");
  (mkBsimTop_instance->set_clk_1)("divider$CLK_OUT");
}
void MODEL_mkBsimTop::destroy_model()
{
  delete mkBsimTop_instance;
  mkBsimTop_instance = NULL;
}
void MODEL_mkBsimTop::reset_model(bool asserted)
{
  (mkBsimTop_instance->reset_RST_N)(asserted ? (tUInt8)0u : (tUInt8)1u);
}
void * MODEL_mkBsimTop::get_instance()
{
  return mkBsimTop_instance;
}

/* Fill in version numbers */
void MODEL_mkBsimTop::get_version(unsigned int *year,
				  unsigned int *month,
				  char const **annotation,
				  char const **build)
{
  *year = 2014u;
  *month = 7u;
  *annotation = "A";
  *build = "34078";
}

/* Get the model creation time */
time_t MODEL_mkBsimTop::get_creation_time()
{
  
  /* Wed Mar 25 16:47:42 UTC 2015 */
  return 1427302062llu;
}

/* Control run-time licensing */
tUInt64 MODEL_mkBsimTop::skip_license_check()
{
  return 0llu;
}

/* State dumping function */
void MODEL_mkBsimTop::dump_state()
{
  (mkBsimTop_instance->dump_state)(0u);
}

/* VCD dumping functions */
MOD_mkBsimTop & mkBsimTop_backing(tSimStateHdl simHdl)
{
  static MOD_mkBsimTop *instance = NULL;
  if (instance == NULL)
  {
    vcd_set_backing_instance(simHdl, true);
    instance = new MOD_mkBsimTop(simHdl, "top", NULL);
    vcd_set_backing_instance(simHdl, false);
  }
  return *instance;
}
void MODEL_mkBsimTop::dump_VCD_defs()
{
  (mkBsimTop_instance->dump_VCD_defs)(vcd_depth(sim_hdl));
}
void MODEL_mkBsimTop::dump_VCD(tVCDDumpType dt)
{
  (mkBsimTop_instance->dump_VCD)(dt, vcd_depth(sim_hdl), mkBsimTop_backing(sim_hdl));
}
