#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000011897022940 .scope module, "tx_core" "tx_core" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "tx_data_in";
    .port_info 3 /INPUT 1 "tx_start";
    .port_info 4 /INPUT 1 "baud_tick";
    .port_info 5 /OUTPUT 1 "tx";
    .port_info 6 /OUTPUT 1 "tx_busy";
P_0000011897022ad0 .param/l "DATA" 1 2 18, C4<10>;
P_0000011897022b08 .param/l "IDLE" 1 2 16, C4<00>;
P_0000011897022b40 .param/l "SAMPLING_TICKS" 0 2 3, +C4<00000000000000000000000000010000>;
P_0000011897022b78 .param/l "START" 1 2 17, C4<01>;
P_0000011897022bb0 .param/l "STOP" 1 2 19, C4<11>;
P_0000011897022be8 .param/l "STOP_BITS" 0 2 4, +C4<00000000000000000000000000000001>;
P_0000011897022c20 .param/l "WIDTH" 0 2 2, +C4<00000000000000000000000000001000>;
v0000011897022de0_0 .var "baud_cnt", 3 0;
o0000011897062008 .functor BUFZ 1, C4<z>; HiZ drive
v0000011897022f50_0 .net "baud_tick", 0 0, o0000011897062008;  0 drivers
v000001189711bd50_0 .var "bit_cnt", 2 0;
o0000011897062068 .functor BUFZ 1, C4<z>; HiZ drive
v000001189711bdf0_0 .net "clk", 0 0, o0000011897062068;  0 drivers
o0000011897062098 .functor BUFZ 1, C4<z>; HiZ drive
v0000011897053900_0 .net "rst_n", 0 0, o0000011897062098;  0 drivers
v00000118970539a0_0 .var "shift_reg", 7 0;
v0000011897053a40_0 .var "state", 1 0;
v0000011897053ae0_0 .var "tx", 0 0;
v0000011897053b80_0 .var "tx_busy", 0 0;
o0000011897062188 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000011897053c20_0 .net "tx_data_in", 7 0, o0000011897062188;  0 drivers
o00000118970621b8 .functor BUFZ 1, C4<z>; HiZ drive
v0000011897053cc0_0 .net "tx_start", 0 0, o00000118970621b8;  0 drivers
E_00000118970456e0/0 .event negedge, v0000011897053900_0;
E_00000118970456e0/1 .event posedge, v000001189711bdf0_0;
E_00000118970456e0 .event/or E_00000118970456e0/0, E_00000118970456e0/1;
    .scope S_0000011897022940;
T_0 ;
    %wait E_00000118970456e0;
    %load/vec4 v0000011897053900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000011897053a40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000118970539a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000011897022de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000011897053b80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011897053ae0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001189711bd50_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000011897053a40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.6;
T_0.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011897053ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000011897053b80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000011897022de0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001189711bd50_0, 0;
    %load/vec4 v0000011897053cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.7, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000011897053a40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011897053b80_0, 0;
T_0.7 ;
    %jmp T_0.6;
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000011897053ae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011897053b80_0, 0;
    %load/vec4 v0000011897022f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.9, 8;
    %load/vec4 v0000011897022de0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_0.11, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000011897022de0_0, 0;
    %load/vec4 v0000011897053c20_0;
    %assign/vec4 v00000118970539a0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000011897053a40_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001189711bd50_0, 0;
    %jmp T_0.12;
T_0.11 ;
    %load/vec4 v0000011897022de0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000011897022de0_0, 0;
T_0.12 ;
T_0.9 ;
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v00000118970539a0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0000011897053ae0_0, 0;
    %load/vec4 v0000011897022f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.13, 8;
    %load/vec4 v0000011897022de0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_0.15, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000011897022de0_0, 0;
    %load/vec4 v00000118970539a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v00000118970539a0_0, 0;
    %load/vec4 v000001189711bd50_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_0.17, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000011897053a40_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001189711bd50_0, 0;
    %jmp T_0.18;
T_0.17 ;
    %load/vec4 v000001189711bd50_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001189711bd50_0, 0;
T_0.18 ;
    %jmp T_0.16;
T_0.15 ;
    %load/vec4 v0000011897022de0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000011897022de0_0, 0;
T_0.16 ;
T_0.13 ;
    %jmp T_0.6;
T_0.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011897053ae0_0, 0;
    %load/vec4 v0000011897022f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.19, 8;
    %load/vec4 v0000011897022de0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_0.21, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000011897022de0_0, 0;
    %load/vec4 v000001189711bd50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.23, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000011897053a40_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001189711bd50_0, 0;
    %jmp T_0.24;
T_0.23 ;
    %load/vec4 v000001189711bd50_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001189711bd50_0, 0;
T_0.24 ;
    %jmp T_0.22;
T_0.21 ;
    %load/vec4 v0000011897022de0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000011897022de0_0, 0;
T_0.22 ;
T_0.19 ;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "d:\CTWIntern\Training\UART_ME\TX\TXcore\tx_core.v";
