;redcode
;assert 1
	SPL 0, 501
	CMP -207, <-120
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	SUB @-127, 100
	SUB @-127, 100
	ADD <0, @2
	DAT #1, #122
	SPL 0, <601
	SPL 0, <601
	SUB <-100, -0
	CMP @121, 103
	CMP @121, 103
	SUB -1, <-22
	CMP -207, <-120
	SUB -207, <-120
	SUB -207, <-120
	CMP @-127, 100
	SUB -207, <-120
	SPL 0, <501
	SUB 0, @0
	SPL 0, <501
	SLT -30, 9
	SLT -30, 9
	JMP 100, -100
	SUB <-100, -0
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	JMP @112, #201
	SUB -31, 9
	ADD <0, @2
	SLT <-0, @2
	CMP -0, @-0
	SPL 0, <501
	CMP 710, 500
	SUB -1, <-20
	SLT 210, 331
	MOV -1, <-20
	SUB 710, 500
	SPL 0, <501
	SUB 710, 500
	SPL 0, <501
	SUB 710, 500
	SUB 710, 500
	SPL 0, 501
	MOV -11, <-20
	MOV -11, <-40
	CMP -207, <-120
	MOV -11, <-90
	CMP -207, <-120
