
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.013508                       # Number of seconds simulated
sim_ticks                                 13508426500                       # Number of ticks simulated
final_tick                                13508426500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 206852                       # Simulator instruction rate (inst/s)
host_op_rate                                   230545                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              279424885                       # Simulator tick rate (ticks/s)
host_mem_usage                                 658956                       # Number of bytes of host memory used
host_seconds                                    48.34                       # Real time elapsed on the host
sim_insts                                    10000001                       # Number of instructions simulated
sim_ops                                      11145386                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst        14890944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          205248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           15096192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst     14890944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      14890944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        79872                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           79872                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst           232671                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             3207                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              235878                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          1248                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1248                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst         1102344822                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           15194072                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1117538893                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst    1102344822                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1102344822                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         5912754                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              5912754                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         5912754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst        1102344822                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          15194072                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1123451647                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      235878                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1248                       # Number of write requests accepted
system.mem_ctrls.readBursts                    235878                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1248                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               15084672                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   11520                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   73152                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                15096192                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                79872                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    180                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    73                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            8                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               564                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6673                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             59491                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             40495                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             63113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             25385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                74                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            19884                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               81                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                54                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               86                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   13507423000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                235878                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1248                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  217274                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   17371                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     979                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      59                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        39617                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    382.546079                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   253.782495                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   326.765248                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         6723     16.97%     16.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        12070     30.47%     47.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4765     12.03%     59.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3138      7.92%     67.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2527      6.38%     73.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3304      8.34%     82.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1436      3.62%     85.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1251      3.16%     88.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4403     11.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        39617                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           71                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    3280.549296                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   3181.423500                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    864.266787                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            1      1.41%      1.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            3      4.23%      5.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            2      2.82%      8.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815           16     22.54%     30.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071           17     23.94%     54.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            7      9.86%     64.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            6      8.45%     73.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            7      9.86%     83.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            2      2.82%     85.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            5      7.04%     92.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      1.41%     94.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1      1.41%     95.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            1      1.41%     97.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5888-6143            1      1.41%     98.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      1.41%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            71                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           71                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.098592                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.093562                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.419351                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               67     94.37%     94.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      1.41%     95.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                3      4.23%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            71                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   1356429500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              5775767000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1178490000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      5754.95                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                24504.95                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1116.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         5.42                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1117.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      5.91                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.77                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.64                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   196211                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1006                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.62                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      56963.06                       # Average gap between requests
system.mem_ctrls.pageHitRate                    83.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                256971960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                140212875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              1557363600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                6706800                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy            881843040                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           9158877990                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             66870000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy            12068846265                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            893.881181                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     59104000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     450840000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   12991692250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 42525000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 23203125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               280683000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                 699840                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy            881843040                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           8056698345                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           1033691250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy            10319343600                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            764.304247                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   1673710750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     450840000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   11377892250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu.branchPred.lookups                 2378238                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1709481                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            114754                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1122668                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1017499                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             90.632226                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  259367                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              16110                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                   31                       # Number of system calls
system.cpu.numCycles                         27016854                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            7387650                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       13258107                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     2378238                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1276866                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       3073839                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  233738                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   87                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           348                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles          152                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1984632                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 59909                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           10578945                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.406216                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.671651                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  7713477     72.91%     72.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   312575      2.95%     75.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   321832      3.04%     78.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   278401      2.63%     81.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   282394      2.67%     84.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   251668      2.38%     86.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   250432      2.37%     88.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   150992      1.43%     90.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1017174      9.62%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             10578945                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.088028                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.490735                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  7008933                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                826747                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   2444438                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                189783                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 109044                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               392562                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  7858                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               14383222                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 21622                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 109044                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  7119137                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  275307                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         177575                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   2521977                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                375905                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               14094075                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                     5                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 347208                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   3478                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                    354                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            18124817                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              65112380                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         18257762                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                26                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              14080277                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  4044448                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              10437                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           5583                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    739761                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              1744318                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1267394                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             97789                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           291607                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   13539611                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                9836                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  12260250                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              5800                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         2404013                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      7106733                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             38                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      10578945                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.158929                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.674717                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             5750398     54.36%     54.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1643059     15.53%     69.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1252658     11.84%     81.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              735990      6.96%     88.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              568542      5.37%     94.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              305844      2.89%     96.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              204289      1.93%     98.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               70537      0.67%     99.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               47628      0.45%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        10578945                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   44141     40.33%     40.33% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     40.33% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     40.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     40.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     40.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     40.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     40.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     40.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     40.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     40.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     40.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     40.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     40.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     40.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     40.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     40.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     40.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     40.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     40.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     40.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     40.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     40.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     40.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     40.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     40.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     40.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     40.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     40.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     40.33% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  29331     26.80%     67.13% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 35971     32.87%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               9257795     75.51%     75.51% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                82143      0.67%     76.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     76.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     76.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     76.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     76.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     76.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     76.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     76.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     76.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     76.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     76.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     76.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     76.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     76.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     76.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     76.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     76.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     76.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     76.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               1      0.00%     76.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     76.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     76.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     76.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               2      0.00%     76.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc           6119      0.05%     76.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     76.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     76.23% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1730165     14.11%     90.34% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1184025      9.66%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               12260250                       # Type of FU issued
system.cpu.iq.rate                           0.453800                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      109443                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.008927                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           35214626                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          15954243                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     12007481                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  60                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 42                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           26                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               12369661                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      32                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           108884                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       264264                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         1297                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          846                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       148995                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        65163                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            27                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 109044                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  253836                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 13758                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            13549470                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             64714                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               1744318                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1267394                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               5696                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    165                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 13440                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            846                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          72659                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        43476                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               116135                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              12137153                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               1690281                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            123095                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            23                       # number of nop insts executed
system.cpu.iew.exec_refs                      2859261                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  1944460                       # Number of branches executed
system.cpu.iew.exec_stores                    1168980                       # Number of stores executed
system.cpu.iew.exec_rate                     0.449244                       # Inst execution rate
system.cpu.iew.wb_sent                       12024142                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      12007507                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   7321179                       # num instructions producing a value
system.cpu.iew.wb_consumers                  16124853                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.444445                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.454031                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts         2404093                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            9798                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            106929                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     10220457                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.090498                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.879316                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      5844801     57.19%     57.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2044366     20.00%     77.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       927274      9.07%     86.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       365671      3.58%     89.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       313131      3.06%     92.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       174695      1.71%     94.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       153046      1.50%     96.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        74600      0.73%     96.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       322873      3.16%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     10220457                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             10000001                       # Number of instructions committed
system.cpu.commit.committedOps               11145386                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        2598448                       # Number of memory references committed
system.cpu.commit.loads                       1480052                       # Number of loads committed
system.cpu.commit.membars                        4140                       # Number of memory barriers committed
system.cpu.commit.branches                    1804548                       # Number of branches committed
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   9843381                       # Number of committed integer instructions.
system.cpu.commit.function_calls               210314                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8467076     75.97%     75.97% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           73743      0.66%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc         6119      0.05%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1480052     13.28%     89.97% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1118396     10.03%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          11145386                       # Class of committed instruction
system.cpu.commit.bw_lim_events                322873                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     23445172                       # The number of ROB reads
system.cpu.rob.rob_writes                    27456599                       # The number of ROB writes
system.cpu.timesIdled                          215581                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                        16437909                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    10000001                       # Number of Instructions Simulated
system.cpu.committedOps                      11145386                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.701685                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.701685                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.370139                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.370139                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 14557579                       # number of integer regfile reads
system.cpu.int_regfile_writes                 7913135                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        22                       # number of floating regfile reads
system.cpu.fp_regfile_writes                       10                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  41285881                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  7127338                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 2938551                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   9767                       # number of misc regfile writes
system.cpu.dcache.tags.replacements              2951                       # number of replacements
system.cpu.dcache.tags.tagsinuse           254.581704                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2530105                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3207                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            788.932024                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        1782095250                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   254.581704                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.994460                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994460                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           95                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           74                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           71                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10157043                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10157043                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data      1451169                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1451169                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      1070611                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1070611                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         4154                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         4154                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         4139                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         4139                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data       2521780                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2521780                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      2521780                       # number of overall hits
system.cpu.dcache.overall_hits::total         2521780                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         3524                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3524                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         4859                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4859                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data         8383                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           8383                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         8383                       # number of overall misses
system.cpu.dcache.overall_misses::total          8383                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    196773242                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    196773242                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    256702720                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    256702720                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       186000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       186000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    453475962                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    453475962                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    453475962                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    453475962                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      1454693                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1454693                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      1075470                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1075470                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         4157                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         4157                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         4139                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         4139                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      2530163                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2530163                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      2530163                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2530163                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002423                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002423                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.004518                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004518                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.000722                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000722                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.003313                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003313                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.003313                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003313                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 55838.036890                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 55838.036890                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 52830.360156                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 52830.360156                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        62000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        62000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 54094.710963                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54094.710963                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 54094.710963                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54094.710963                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          416                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                15                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    27.733333                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         1248                       # number of writebacks
system.cpu.dcache.writebacks::total              1248                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         1610                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1610                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data         3558                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         3558                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         5168                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         5168                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         5168                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         5168                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         1914                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1914                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         1301                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1301                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         3215                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3215                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         3215                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3215                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    109950000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    109950000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     77178755                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     77178755                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    187128755                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    187128755                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    187128755                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    187128755                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001316                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001316                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.001210                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001210                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.001271                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001271                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.001271                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001271                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 57445.141066                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57445.141066                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 59322.640277                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59322.640277                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 58204.900467                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58204.900467                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 58204.900467                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58204.900467                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements            232543                       # number of replacements
system.cpu.icache.tags.tagsinuse           127.968108                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1739563                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            232671                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              7.476493                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle          10586750                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   127.968108                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999751                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999751                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           96                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8171203                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8171203                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst      1739563                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1739563                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       1739563                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1739563                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      1739563                       # number of overall hits
system.cpu.icache.overall_hits::total         1739563                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       245068                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        245068                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       245068                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         245068                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       245068                       # number of overall misses
system.cpu.icache.overall_misses::total        245068                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  12391454495                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  12391454495                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  12391454495                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  12391454495                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  12391454495                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  12391454495                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      1984631                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1984631                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      1984631                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1984631                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      1984631                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1984631                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.123483                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.123483                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.123483                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.123483                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.123483                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.123483                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 50563.331381                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 50563.331381                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 50563.331381                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 50563.331381                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 50563.331381                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 50563.331381                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1752                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                39                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    44.923077                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst        12389                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        12389                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst        12389                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        12389                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst        12389                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        12389                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       232679                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       232679                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       232679                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       232679                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       232679                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       232679                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  11366032748                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  11366032748                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  11366032748                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  11366032748                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  11366032748                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  11366032748                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.117240                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.117240                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.117240                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.117240                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.117240                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.117240                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 48848.554223                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 48848.554223                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 48848.554223                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 48848.554223                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 48848.554223                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 48848.554223                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq              234593                       # Transaction distribution
system.membus.trans_dist::ReadResp             234593                       # Transaction distribution
system.membus.trans_dist::Writeback              1248                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                8                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               8                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1293                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1293                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       465350                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         7678                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 473028                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     14890944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       285120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                15176064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                8                       # Total snoops (count)
system.membus.snoop_fanout::samples            237142                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  237142    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              237142                       # Request fanout histogram
system.membus.reqLayer0.occupancy           121067499                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy          635421750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.7                       # Layer utilization (%)
system.membus.respLayer2.occupancy            8511242                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
