-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity em2calo_drvals_525_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    hadcalo_0_hwEta_V_r : IN STD_LOGIC_VECTOR (9 downto 0);
    hadcalo_1_hwEta_V_r : IN STD_LOGIC_VECTOR (9 downto 0);
    hadcalo_2_hwEta_V_r : IN STD_LOGIC_VECTOR (9 downto 0);
    hadcalo_3_hwEta_V_r : IN STD_LOGIC_VECTOR (9 downto 0);
    hadcalo_4_hwEta_V_r : IN STD_LOGIC_VECTOR (9 downto 0);
    hadcalo_5_hwEta_V_r : IN STD_LOGIC_VECTOR (9 downto 0);
    hadcalo_6_hwEta_V_r : IN STD_LOGIC_VECTOR (9 downto 0);
    hadcalo_7_hwEta_V_r : IN STD_LOGIC_VECTOR (9 downto 0);
    hadcalo_8_hwEta_V_r : IN STD_LOGIC_VECTOR (9 downto 0);
    hadcalo_9_hwEta_V_r : IN STD_LOGIC_VECTOR (9 downto 0);
    hadcalo_0_hwPhi_V_r : IN STD_LOGIC_VECTOR (9 downto 0);
    hadcalo_1_hwPhi_V_r : IN STD_LOGIC_VECTOR (9 downto 0);
    hadcalo_2_hwPhi_V_r : IN STD_LOGIC_VECTOR (9 downto 0);
    hadcalo_3_hwPhi_V_r : IN STD_LOGIC_VECTOR (9 downto 0);
    hadcalo_4_hwPhi_V_r : IN STD_LOGIC_VECTOR (9 downto 0);
    hadcalo_5_hwPhi_V_r : IN STD_LOGIC_VECTOR (9 downto 0);
    hadcalo_6_hwPhi_V_r : IN STD_LOGIC_VECTOR (9 downto 0);
    hadcalo_7_hwPhi_V_r : IN STD_LOGIC_VECTOR (9 downto 0);
    hadcalo_8_hwPhi_V_r : IN STD_LOGIC_VECTOR (9 downto 0);
    hadcalo_9_hwPhi_V_r : IN STD_LOGIC_VECTOR (9 downto 0);
    hadcalo_0_hwEmPt_V_s : IN STD_LOGIC_VECTOR (15 downto 0);
    hadcalo_1_hwEmPt_V_s : IN STD_LOGIC_VECTOR (15 downto 0);
    hadcalo_2_hwEmPt_V_s : IN STD_LOGIC_VECTOR (15 downto 0);
    hadcalo_3_hwEmPt_V_s : IN STD_LOGIC_VECTOR (15 downto 0);
    hadcalo_4_hwEmPt_V_s : IN STD_LOGIC_VECTOR (15 downto 0);
    hadcalo_5_hwEmPt_V_s : IN STD_LOGIC_VECTOR (15 downto 0);
    hadcalo_6_hwEmPt_V_s : IN STD_LOGIC_VECTOR (15 downto 0);
    hadcalo_7_hwEmPt_V_s : IN STD_LOGIC_VECTOR (15 downto 0);
    hadcalo_8_hwEmPt_V_s : IN STD_LOGIC_VECTOR (15 downto 0);
    hadcalo_9_hwEmPt_V_s : IN STD_LOGIC_VECTOR (15 downto 0);
    emcalo_0_hwPt_V_rea : IN STD_LOGIC_VECTOR (15 downto 0);
    emcalo_1_hwPt_V_rea : IN STD_LOGIC_VECTOR (15 downto 0);
    emcalo_2_hwPt_V_rea : IN STD_LOGIC_VECTOR (15 downto 0);
    emcalo_3_hwPt_V_rea : IN STD_LOGIC_VECTOR (15 downto 0);
    emcalo_4_hwPt_V_rea : IN STD_LOGIC_VECTOR (15 downto 0);
    emcalo_5_hwPt_V_rea : IN STD_LOGIC_VECTOR (15 downto 0);
    emcalo_6_hwPt_V_rea : IN STD_LOGIC_VECTOR (15 downto 0);
    emcalo_7_hwPt_V_rea : IN STD_LOGIC_VECTOR (15 downto 0);
    emcalo_8_hwPt_V_rea : IN STD_LOGIC_VECTOR (15 downto 0);
    emcalo_9_hwPt_V_rea : IN STD_LOGIC_VECTOR (15 downto 0);
    emcalo_0_hwEta_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    emcalo_1_hwEta_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    emcalo_2_hwEta_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    emcalo_3_hwEta_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    emcalo_4_hwEta_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    emcalo_5_hwEta_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    emcalo_6_hwEta_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    emcalo_7_hwEta_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    emcalo_8_hwEta_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    emcalo_9_hwEta_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    emcalo_0_hwPhi_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    emcalo_1_hwPhi_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    emcalo_2_hwPhi_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    emcalo_3_hwPhi_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    emcalo_4_hwPhi_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    emcalo_5_hwPhi_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    emcalo_6_hwPhi_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    emcalo_7_hwPhi_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    emcalo_8_hwPhi_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    emcalo_9_hwPhi_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_8 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_9 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_10 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_11 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_12 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_13 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_14 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_15 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_16 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_17 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_18 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_19 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_20 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_21 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_22 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_23 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_24 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_25 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_26 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_27 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_28 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_29 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_30 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_31 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_32 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_33 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_34 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_35 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_36 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_37 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_38 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_39 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_40 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_41 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_42 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_43 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_44 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_45 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_46 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_47 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_48 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_49 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_50 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_51 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_52 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_53 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_54 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_55 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_56 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_57 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_58 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_59 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_60 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_61 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_62 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_63 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_64 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_65 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_66 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_67 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_68 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_69 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_70 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_71 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_72 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_73 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_74 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_75 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_76 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_77 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_78 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_79 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_80 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_81 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_82 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_83 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_84 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_85 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_86 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_87 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_88 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_89 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_90 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_91 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_92 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_93 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_94 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_95 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_96 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_97 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_98 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_99 : OUT STD_LOGIC_VECTOR (9 downto 0) );
end;


architecture behav of em2calo_drvals_525_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv10_20D : STD_LOGIC_VECTOR (9 downto 0) := "1000001101";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state4_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_state6_pp0_stage1_iter2 : BOOLEAN;
    signal ap_block_state8_pp0_stage1_iter3 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal hadcalo_9_hwPhi_V_r_3_reg_3826 : STD_LOGIC_VECTOR (9 downto 0);
    signal hadcalo_8_hwPhi_V_r_3_reg_3835 : STD_LOGIC_VECTOR (9 downto 0);
    signal hadcalo_7_hwPhi_V_r_3_reg_3844 : STD_LOGIC_VECTOR (9 downto 0);
    signal hadcalo_6_hwPhi_V_r_3_reg_3853 : STD_LOGIC_VECTOR (9 downto 0);
    signal hadcalo_5_hwPhi_V_r_3_reg_3862 : STD_LOGIC_VECTOR (9 downto 0);
    signal hadcalo_4_hwPhi_V_r_3_reg_3871 : STD_LOGIC_VECTOR (9 downto 0);
    signal hadcalo_3_hwPhi_V_r_3_reg_3880 : STD_LOGIC_VECTOR (9 downto 0);
    signal hadcalo_2_hwPhi_V_r_3_reg_3889 : STD_LOGIC_VECTOR (9 downto 0);
    signal hadcalo_1_hwPhi_V_r_3_reg_3898 : STD_LOGIC_VECTOR (9 downto 0);
    signal hadcalo_0_hwPhi_V_r_3_reg_3907 : STD_LOGIC_VECTOR (9 downto 0);
    signal hadcalo_9_hwEta_V_r_3_reg_3916 : STD_LOGIC_VECTOR (9 downto 0);
    signal hadcalo_8_hwEta_V_r_3_reg_3925 : STD_LOGIC_VECTOR (9 downto 0);
    signal hadcalo_7_hwEta_V_r_3_reg_3934 : STD_LOGIC_VECTOR (9 downto 0);
    signal hadcalo_6_hwEta_V_r_3_reg_3943 : STD_LOGIC_VECTOR (9 downto 0);
    signal hadcalo_5_hwEta_V_r_3_reg_3952 : STD_LOGIC_VECTOR (9 downto 0);
    signal hadcalo_4_hwEta_V_r_3_reg_3961 : STD_LOGIC_VECTOR (9 downto 0);
    signal hadcalo_3_hwEta_V_r_3_reg_3970 : STD_LOGIC_VECTOR (9 downto 0);
    signal hadcalo_2_hwEta_V_r_3_reg_3979 : STD_LOGIC_VECTOR (9 downto 0);
    signal hadcalo_1_hwEta_V_r_3_reg_3988 : STD_LOGIC_VECTOR (9 downto 0);
    signal hadcalo_0_hwEta_V_r_3_reg_3997 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_77_fu_2360_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_77_reg_4006 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_77_reg_4006_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_77_reg_4006_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_77_reg_4006_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_0_1_fu_2366_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_0_1_reg_4010 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_0_1_reg_4010_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_0_1_reg_4010_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_0_1_reg_4010_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_0_2_fu_2372_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_0_2_reg_4014 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_0_2_reg_4014_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_0_2_reg_4014_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_0_2_reg_4014_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_0_3_fu_2378_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_0_3_reg_4018 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_0_3_reg_4018_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_0_3_reg_4018_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_0_3_reg_4018_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_0_4_fu_2384_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_0_4_reg_4022 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_0_4_reg_4022_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_0_4_reg_4022_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_0_4_reg_4022_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_0_5_fu_2390_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_0_5_reg_4026 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_0_5_reg_4026_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_0_5_reg_4026_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_0_5_reg_4026_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_0_6_fu_2396_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_0_6_reg_4030 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_0_6_reg_4030_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_0_6_reg_4030_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_0_6_reg_4030_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_0_7_fu_2402_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_0_7_reg_4034 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_0_7_reg_4034_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_0_7_reg_4034_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_0_7_reg_4034_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_0_8_fu_2408_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_0_8_reg_4038 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_0_8_reg_4038_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_0_8_reg_4038_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_0_8_reg_4038_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_0_9_fu_2414_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_0_9_reg_4042 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_0_9_reg_4042_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_0_9_reg_4042_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_0_9_reg_4042_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_1_fu_2434_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_1_reg_4046 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_1_reg_4046_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_1_reg_4046_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_1_reg_4046_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_1_1_fu_2440_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_1_1_reg_4050 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_1_1_reg_4050_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_1_1_reg_4050_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_1_1_reg_4050_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_1_2_fu_2446_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_1_2_reg_4054 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_1_2_reg_4054_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_1_2_reg_4054_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_1_2_reg_4054_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_1_3_fu_2452_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_1_3_reg_4058 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_1_3_reg_4058_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_1_3_reg_4058_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_1_3_reg_4058_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_1_4_fu_2458_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_1_4_reg_4062 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_1_4_reg_4062_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_1_4_reg_4062_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_1_4_reg_4062_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_1_5_fu_2464_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_1_5_reg_4066 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_1_5_reg_4066_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_1_5_reg_4066_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_1_5_reg_4066_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_1_6_fu_2470_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_1_6_reg_4070 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_1_6_reg_4070_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_1_6_reg_4070_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_1_6_reg_4070_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_1_7_fu_2476_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_1_7_reg_4074 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_1_7_reg_4074_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_1_7_reg_4074_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_1_7_reg_4074_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_1_8_fu_2482_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_1_8_reg_4078 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_1_8_reg_4078_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_1_8_reg_4078_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_1_8_reg_4078_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_1_9_fu_2488_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_1_9_reg_4082 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_1_9_reg_4082_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_1_9_reg_4082_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_1_9_reg_4082_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_2_fu_2508_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_2_reg_4086 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_2_reg_4086_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_2_reg_4086_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_2_reg_4086_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_2_1_fu_2514_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_2_1_reg_4090 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_2_1_reg_4090_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_2_1_reg_4090_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_2_1_reg_4090_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_2_2_fu_2520_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_2_2_reg_4094 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_2_2_reg_4094_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_2_2_reg_4094_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_2_2_reg_4094_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_2_3_fu_2526_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_2_3_reg_4098 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_2_3_reg_4098_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_2_3_reg_4098_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_2_3_reg_4098_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_2_4_fu_2532_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_2_4_reg_4102 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_2_4_reg_4102_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_2_4_reg_4102_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_2_4_reg_4102_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_2_5_fu_2538_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_2_5_reg_4106 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_2_5_reg_4106_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_2_5_reg_4106_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_2_5_reg_4106_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_2_6_fu_2544_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_2_6_reg_4110 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_2_6_reg_4110_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_2_6_reg_4110_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_2_6_reg_4110_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_2_7_fu_2550_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_2_7_reg_4114 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_2_7_reg_4114_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_2_7_reg_4114_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_2_7_reg_4114_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_2_8_fu_2556_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_2_8_reg_4118 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_2_8_reg_4118_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_2_8_reg_4118_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_2_8_reg_4118_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_2_9_fu_2562_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_2_9_reg_4122 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_2_9_reg_4122_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_2_9_reg_4122_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_2_9_reg_4122_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_3_fu_2582_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_3_reg_4126 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_3_reg_4126_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_3_reg_4126_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_3_reg_4126_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_3_1_fu_2588_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_3_1_reg_4130 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_3_1_reg_4130_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_3_1_reg_4130_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_3_1_reg_4130_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_3_2_fu_2594_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_3_2_reg_4134 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_3_2_reg_4134_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_3_2_reg_4134_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_3_2_reg_4134_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_3_3_fu_2600_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_3_3_reg_4138 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_3_3_reg_4138_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_3_3_reg_4138_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_3_3_reg_4138_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_3_4_fu_2606_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_3_4_reg_4142 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_3_4_reg_4142_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_3_4_reg_4142_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_3_4_reg_4142_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_3_5_fu_2612_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_3_5_reg_4146 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_3_5_reg_4146_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_3_5_reg_4146_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_3_5_reg_4146_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_3_6_fu_2618_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_3_6_reg_4150 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_3_6_reg_4150_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_3_6_reg_4150_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_3_6_reg_4150_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_3_7_fu_2624_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_3_7_reg_4154 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_3_7_reg_4154_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_3_7_reg_4154_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_3_7_reg_4154_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_3_8_fu_2630_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_3_8_reg_4158 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_3_8_reg_4158_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_3_8_reg_4158_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_3_8_reg_4158_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_3_9_fu_2636_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_3_9_reg_4162 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_3_9_reg_4162_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_3_9_reg_4162_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_3_9_reg_4162_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_4_fu_2656_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_4_reg_4166 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_4_reg_4166_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_4_reg_4166_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_4_reg_4166_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_4_1_fu_2662_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_4_1_reg_4170 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_4_1_reg_4170_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_4_1_reg_4170_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_4_1_reg_4170_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_4_2_fu_2668_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_4_2_reg_4174 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_4_2_reg_4174_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_4_2_reg_4174_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_4_2_reg_4174_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_4_3_fu_2674_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_4_3_reg_4178 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_4_3_reg_4178_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_4_3_reg_4178_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_4_3_reg_4178_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_4_4_fu_2680_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_4_4_reg_4182 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_4_4_reg_4182_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_4_4_reg_4182_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_4_4_reg_4182_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_4_5_fu_2686_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_4_5_reg_4186 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_4_5_reg_4186_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_4_5_reg_4186_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_4_5_reg_4186_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_4_6_fu_2692_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_4_6_reg_4190 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_4_6_reg_4190_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_4_6_reg_4190_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_4_6_reg_4190_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_4_7_fu_2698_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_4_7_reg_4194 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_4_7_reg_4194_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_4_7_reg_4194_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_4_7_reg_4194_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_4_8_fu_2704_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_4_8_reg_4198 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_4_8_reg_4198_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_4_8_reg_4198_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_4_8_reg_4198_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_4_9_fu_2710_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_4_9_reg_4202 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_4_9_reg_4202_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_4_9_reg_4202_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_4_9_reg_4202_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_5_fu_2730_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_5_reg_4206 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_5_reg_4206_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_5_reg_4206_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_5_reg_4206_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_5_1_fu_2736_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_5_1_reg_4210 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_5_1_reg_4210_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_5_1_reg_4210_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_5_1_reg_4210_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_5_2_fu_2742_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_5_2_reg_4214 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_5_2_reg_4214_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_5_2_reg_4214_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_5_2_reg_4214_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_5_3_fu_2748_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_5_3_reg_4218 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_5_3_reg_4218_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_5_3_reg_4218_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_5_3_reg_4218_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_5_4_fu_2754_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_5_4_reg_4222 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_5_4_reg_4222_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_5_4_reg_4222_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_5_4_reg_4222_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_5_5_fu_2760_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_5_5_reg_4226 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_5_5_reg_4226_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_5_5_reg_4226_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_5_5_reg_4226_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_5_6_fu_2766_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_5_6_reg_4230 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_5_6_reg_4230_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_5_6_reg_4230_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_5_6_reg_4230_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_5_7_fu_2772_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_5_7_reg_4234 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_5_7_reg_4234_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_5_7_reg_4234_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_5_7_reg_4234_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_5_8_fu_2778_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_5_8_reg_4238 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_5_8_reg_4238_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_5_8_reg_4238_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_5_8_reg_4238_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_5_9_fu_2784_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_5_9_reg_4242 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_5_9_reg_4242_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_5_9_reg_4242_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_5_9_reg_4242_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_6_fu_2804_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_6_reg_4246 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_6_reg_4246_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_6_reg_4246_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_6_reg_4246_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_6_1_fu_2810_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_6_1_reg_4250 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_6_1_reg_4250_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_6_1_reg_4250_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_6_1_reg_4250_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_6_2_fu_2816_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_6_2_reg_4254 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_6_2_reg_4254_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_6_2_reg_4254_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_6_2_reg_4254_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_6_3_fu_2822_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_6_3_reg_4258 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_6_3_reg_4258_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_6_3_reg_4258_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_6_3_reg_4258_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_6_4_fu_2828_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_6_4_reg_4262 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_6_4_reg_4262_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_6_4_reg_4262_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_6_4_reg_4262_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_6_5_fu_2834_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_6_5_reg_4266 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_6_5_reg_4266_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_6_5_reg_4266_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_6_5_reg_4266_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_6_6_fu_2840_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_6_6_reg_4270 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_6_6_reg_4270_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_6_6_reg_4270_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_6_6_reg_4270_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_6_7_fu_2846_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_6_7_reg_4274 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_6_7_reg_4274_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_6_7_reg_4274_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_6_7_reg_4274_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_6_8_fu_2852_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_6_8_reg_4278 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_6_8_reg_4278_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_6_8_reg_4278_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_6_8_reg_4278_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_6_9_fu_2858_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_6_9_reg_4282 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_6_9_reg_4282_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_6_9_reg_4282_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_6_9_reg_4282_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_7_fu_2878_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_7_reg_4286 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_7_reg_4286_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_7_reg_4286_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_7_reg_4286_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_7_1_fu_2884_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_7_1_reg_4290 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_7_1_reg_4290_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_7_1_reg_4290_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_7_1_reg_4290_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_7_2_fu_2890_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_7_2_reg_4294 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_7_2_reg_4294_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_7_2_reg_4294_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_7_2_reg_4294_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_7_3_fu_2896_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_7_3_reg_4298 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_7_3_reg_4298_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_7_3_reg_4298_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_7_3_reg_4298_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_7_4_fu_2902_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_7_4_reg_4302 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_7_4_reg_4302_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_7_4_reg_4302_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_7_4_reg_4302_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_7_5_fu_2908_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_7_5_reg_4306 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_7_5_reg_4306_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_7_5_reg_4306_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_7_5_reg_4306_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_7_6_fu_2914_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_7_6_reg_4310 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_7_6_reg_4310_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_7_6_reg_4310_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_7_6_reg_4310_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_7_7_fu_2920_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_7_7_reg_4314 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_7_7_reg_4314_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_7_7_reg_4314_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_7_7_reg_4314_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_7_8_fu_2926_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_7_8_reg_4318 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_7_8_reg_4318_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_7_8_reg_4318_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_7_8_reg_4318_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_7_9_fu_2932_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_7_9_reg_4322 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_7_9_reg_4322_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_7_9_reg_4322_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_7_9_reg_4322_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_8_fu_2952_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_8_reg_4326 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_8_reg_4326_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_8_reg_4326_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_8_reg_4326_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_8_1_fu_2958_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_8_1_reg_4330 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_8_1_reg_4330_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_8_1_reg_4330_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_8_1_reg_4330_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_8_2_fu_2964_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_8_2_reg_4334 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_8_2_reg_4334_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_8_2_reg_4334_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_8_2_reg_4334_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_8_3_fu_2970_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_8_3_reg_4338 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_8_3_reg_4338_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_8_3_reg_4338_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_8_3_reg_4338_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_8_4_fu_2976_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_8_4_reg_4342 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_8_4_reg_4342_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_8_4_reg_4342_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_8_4_reg_4342_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_8_5_fu_2982_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_8_5_reg_4346 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_8_5_reg_4346_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_8_5_reg_4346_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_8_5_reg_4346_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_8_6_fu_2988_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_8_6_reg_4350 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_8_6_reg_4350_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_8_6_reg_4350_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_8_6_reg_4350_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_8_7_fu_2994_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_8_7_reg_4354 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_8_7_reg_4354_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_8_7_reg_4354_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_8_7_reg_4354_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_8_8_fu_3000_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_8_8_reg_4358 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_8_8_reg_4358_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_8_8_reg_4358_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_8_8_reg_4358_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_8_9_fu_3006_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_8_9_reg_4362 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_8_9_reg_4362_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_8_9_reg_4362_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_8_9_reg_4362_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_9_fu_3026_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_9_reg_4366 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_9_reg_4366_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_9_reg_4366_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_9_reg_4366_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_9_1_fu_3032_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_9_1_reg_4370 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_9_1_reg_4370_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_9_1_reg_4370_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_9_1_reg_4370_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_9_2_fu_3038_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_9_2_reg_4374 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_9_2_reg_4374_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_9_2_reg_4374_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_9_2_reg_4374_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_9_3_fu_3044_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_9_3_reg_4378 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_9_3_reg_4378_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_9_3_reg_4378_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_9_3_reg_4378_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_9_4_fu_3050_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_9_4_reg_4382 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_9_4_reg_4382_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_9_4_reg_4382_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_9_4_reg_4382_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_9_5_fu_3056_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_9_5_reg_4386 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_9_5_reg_4386_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_9_5_reg_4386_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_9_5_reg_4386_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_9_6_fu_3062_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_9_6_reg_4390 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_9_6_reg_4390_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_9_6_reg_4390_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_9_6_reg_4390_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_9_7_fu_3068_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_9_7_reg_4394 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_9_7_reg_4394_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_9_7_reg_4394_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_9_7_reg_4394_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_9_8_fu_3074_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_9_8_reg_4398 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_9_8_reg_4398_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_9_8_reg_4398_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_9_8_reg_4398_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_9_9_fu_3080_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_9_9_reg_4402 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_9_9_reg_4402_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_9_9_reg_4402_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_9_9_reg_4402_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1596_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1608_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1620_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1632_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1644_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1656_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1668_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1680_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1692_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1704_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1716_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1728_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1740_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1752_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1764_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1776_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1788_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1800_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1812_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1824_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1836_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1848_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1860_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1872_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1884_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1896_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1908_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1920_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1932_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1944_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1956_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1968_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1980_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1992_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_2004_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_2016_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_2028_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_2040_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_2052_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_2064_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_2076_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_2088_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_2100_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_2112_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_2124_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_2136_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_2148_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_2160_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_2172_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_2184_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_port_reg_emcalo_5_hwEta_V_re : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_emcalo_6_hwEta_V_re : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_emcalo_7_hwEta_V_re : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_emcalo_8_hwEta_V_re : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_emcalo_9_hwEta_V_re : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_emcalo_5_hwPhi_V_re : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_emcalo_6_hwPhi_V_re : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_emcalo_7_hwPhi_V_re : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_emcalo_8_hwPhi_V_re : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_emcalo_9_hwPhi_V_re : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1596_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1596_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1596_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1596_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1596_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_10_s_fu_1608_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1608_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1608_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1608_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1608_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_10_s_fu_1620_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1620_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1620_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1620_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1620_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_10_s_fu_1632_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1632_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1632_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1632_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1632_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_10_s_fu_1644_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1644_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1644_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1644_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1644_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_10_s_fu_1656_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1656_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1656_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1656_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1656_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_10_s_fu_1668_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1668_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1668_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1668_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1668_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_10_s_fu_1680_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1680_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1680_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1680_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1680_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_10_s_fu_1692_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1692_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1692_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1692_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1692_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_10_s_fu_1704_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1704_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1704_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1704_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1704_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_10_s_fu_1716_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1716_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1716_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1716_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1716_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_10_s_fu_1728_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1728_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1728_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1728_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1728_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_10_s_fu_1740_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1740_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1740_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1740_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1740_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_10_s_fu_1752_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1752_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1752_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1752_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1752_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_10_s_fu_1764_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1764_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1764_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1764_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1764_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_10_s_fu_1776_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1776_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1776_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1776_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1776_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_10_s_fu_1788_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1788_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1788_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1788_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1788_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_10_s_fu_1800_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1800_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1800_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1800_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1800_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_10_s_fu_1812_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1812_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1812_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1812_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1812_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_10_s_fu_1824_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1824_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1824_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1824_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1824_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_10_s_fu_1836_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1836_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1836_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1836_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1836_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_10_s_fu_1848_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1848_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1848_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1848_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1848_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_10_s_fu_1860_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1860_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1860_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1860_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1860_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_10_s_fu_1872_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1872_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1872_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1872_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1872_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_10_s_fu_1884_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1884_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1884_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1884_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1884_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_10_s_fu_1896_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1896_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1896_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1896_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1896_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_10_s_fu_1908_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1908_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1908_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1908_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1908_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_10_s_fu_1920_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1920_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1920_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1920_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1920_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_10_s_fu_1932_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1932_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1932_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1932_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1932_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_10_s_fu_1944_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1944_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1944_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1944_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1944_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_10_s_fu_1956_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1956_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1956_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1956_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1956_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_10_s_fu_1968_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1968_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1968_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1968_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1968_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_10_s_fu_1980_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1980_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1980_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1980_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1980_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_10_s_fu_1992_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1992_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1992_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1992_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1992_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_10_s_fu_2004_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_2004_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_2004_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_2004_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_2004_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_10_s_fu_2016_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_2016_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_2016_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_2016_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_2016_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_10_s_fu_2028_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_2028_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_2028_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_2028_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_2028_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_10_s_fu_2040_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_2040_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_2040_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_2040_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_2040_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_10_s_fu_2052_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_2052_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_2052_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_2052_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_2052_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_10_s_fu_2064_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_2064_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_2064_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_2064_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_2064_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_10_s_fu_2076_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_2076_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_2076_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_2076_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_2076_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_10_s_fu_2088_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_2088_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_2088_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_2088_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_2088_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_10_s_fu_2100_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_2100_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_2100_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_2100_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_2100_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_10_s_fu_2112_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_2112_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_2112_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_2112_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_2112_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_10_s_fu_2124_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_2124_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_2124_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_2124_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_2124_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_10_s_fu_2136_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_2136_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_2136_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_2136_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_2136_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_10_s_fu_2148_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_2148_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_2148_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_2148_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_2148_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_10_s_fu_2160_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_2160_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_2160_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_2160_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_2160_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_10_s_fu_2172_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_2172_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_2172_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_2172_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_2172_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_10_s_fu_2184_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_2184_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_2184_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_2184_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_2184_ap_ce : STD_LOGIC;
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_reg_496 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_reg_496 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_reg_496 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_reg_496 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_reg_496 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_1_reg_507 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_1_reg_507 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_1_reg_507 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_1_reg_507 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_1_reg_507 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_2_reg_518 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_2_reg_518 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_2_reg_518 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_2_reg_518 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_2_reg_518 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_3_reg_529 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_3_reg_529 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_3_reg_529 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_3_reg_529 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_3_reg_529 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_4_reg_540 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_4_reg_540 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_4_reg_540 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_4_reg_540 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_4_reg_540 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_5_reg_551 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_5_reg_551 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_5_reg_551 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_5_reg_551 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_5_reg_551 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_6_reg_562 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_6_reg_562 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_6_reg_562 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_6_reg_562 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_6_reg_562 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_7_reg_573 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_7_reg_573 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_7_reg_573 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_7_reg_573 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_7_reg_573 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_8_reg_584 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_8_reg_584 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_8_reg_584 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_8_reg_584 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_8_reg_584 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_99_reg_595 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_99_reg_595 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_99_reg_595 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_99_reg_595 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_99_reg_595 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_9_reg_606 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_9_reg_606 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_9_reg_606 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_9_reg_606 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_9_reg_606 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_10_reg_617 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_10_reg_617 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_10_reg_617 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_10_reg_617 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_10_reg_617 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_11_reg_628 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_11_reg_628 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_11_reg_628 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_11_reg_628 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_11_reg_628 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_12_reg_639 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_12_reg_639 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_12_reg_639 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_12_reg_639 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_12_reg_639 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_13_reg_650 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_13_reg_650 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_13_reg_650 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_13_reg_650 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_13_reg_650 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_14_reg_661 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_14_reg_661 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_14_reg_661 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_14_reg_661 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_14_reg_661 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_15_reg_672 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_15_reg_672 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_15_reg_672 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_15_reg_672 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_15_reg_672 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_16_reg_683 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_16_reg_683 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_16_reg_683 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_16_reg_683 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_16_reg_683 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_17_reg_694 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_17_reg_694 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_17_reg_694 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_17_reg_694 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_17_reg_694 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_18_reg_705 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_18_reg_705 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_18_reg_705 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_18_reg_705 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_18_reg_705 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_19_reg_716 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_19_reg_716 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_19_reg_716 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_19_reg_716 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_19_reg_716 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_20_reg_727 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_20_reg_727 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_20_reg_727 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_20_reg_727 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_20_reg_727 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_21_reg_738 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_21_reg_738 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_21_reg_738 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_21_reg_738 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_21_reg_738 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_22_reg_749 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_22_reg_749 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_22_reg_749 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_22_reg_749 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_22_reg_749 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_23_reg_760 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_23_reg_760 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_23_reg_760 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_23_reg_760 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_23_reg_760 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_24_reg_771 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_24_reg_771 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_24_reg_771 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_24_reg_771 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_24_reg_771 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_25_reg_782 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_25_reg_782 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_25_reg_782 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_25_reg_782 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_25_reg_782 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_26_reg_793 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_26_reg_793 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_26_reg_793 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_26_reg_793 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_26_reg_793 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_27_reg_804 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_27_reg_804 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_27_reg_804 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_27_reg_804 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_27_reg_804 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_28_reg_815 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_28_reg_815 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_28_reg_815 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_28_reg_815 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_28_reg_815 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_29_reg_826 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_29_reg_826 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_29_reg_826 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_29_reg_826 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_29_reg_826 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_30_reg_837 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_30_reg_837 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_30_reg_837 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_30_reg_837 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_30_reg_837 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_31_reg_848 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_31_reg_848 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_31_reg_848 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_31_reg_848 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_31_reg_848 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_32_reg_859 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_32_reg_859 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_32_reg_859 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_32_reg_859 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_32_reg_859 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_33_reg_870 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_33_reg_870 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_33_reg_870 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_33_reg_870 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_33_reg_870 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_34_reg_881 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_34_reg_881 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_34_reg_881 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_34_reg_881 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_34_reg_881 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_35_reg_892 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_35_reg_892 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_35_reg_892 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_35_reg_892 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_35_reg_892 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_36_reg_903 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_36_reg_903 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_36_reg_903 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_36_reg_903 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_36_reg_903 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_37_reg_914 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_37_reg_914 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_37_reg_914 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_37_reg_914 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_37_reg_914 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_38_reg_925 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_38_reg_925 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_38_reg_925 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_38_reg_925 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_38_reg_925 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_39_reg_936 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_39_reg_936 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_39_reg_936 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_39_reg_936 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_39_reg_936 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_40_reg_947 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_40_reg_947 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_40_reg_947 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_40_reg_947 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_40_reg_947 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_41_reg_958 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_41_reg_958 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_41_reg_958 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_41_reg_958 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_41_reg_958 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_42_reg_969 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_42_reg_969 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_42_reg_969 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_42_reg_969 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_42_reg_969 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_43_reg_980 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_43_reg_980 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_43_reg_980 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_43_reg_980 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_43_reg_980 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_44_reg_991 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_44_reg_991 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_44_reg_991 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_44_reg_991 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_44_reg_991 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_45_reg_1002 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_45_reg_1002 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_45_reg_1002 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_45_reg_1002 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_45_reg_1002 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_46_reg_1013 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_46_reg_1013 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_46_reg_1013 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_46_reg_1013 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_46_reg_1013 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_47_reg_1024 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_47_reg_1024 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_47_reg_1024 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_47_reg_1024 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_47_reg_1024 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_48_reg_1035 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_48_reg_1035 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_48_reg_1035 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_48_reg_1035 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_48_reg_1035 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_hadcalo_emcalo_drval_49_phi_fu_1050_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_49_reg_1046 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_49_reg_1046 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_49_reg_1046 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_49_reg_1046 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_49_reg_1046 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_hadcalo_emcalo_drval_50_phi_fu_1061_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_50_reg_1057 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_50_reg_1057 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_50_reg_1057 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_50_reg_1057 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_50_reg_1057 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_hadcalo_emcalo_drval_51_phi_fu_1072_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_51_reg_1068 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_51_reg_1068 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_51_reg_1068 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_51_reg_1068 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_51_reg_1068 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_hadcalo_emcalo_drval_52_phi_fu_1083_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_52_reg_1079 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_52_reg_1079 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_52_reg_1079 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_52_reg_1079 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_52_reg_1079 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_hadcalo_emcalo_drval_53_phi_fu_1094_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_53_reg_1090 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_53_reg_1090 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_53_reg_1090 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_53_reg_1090 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_53_reg_1090 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_hadcalo_emcalo_drval_54_phi_fu_1105_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_54_reg_1101 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_54_reg_1101 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_54_reg_1101 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_54_reg_1101 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_54_reg_1101 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_hadcalo_emcalo_drval_55_phi_fu_1116_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_55_reg_1112 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_55_reg_1112 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_55_reg_1112 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_55_reg_1112 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_55_reg_1112 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_hadcalo_emcalo_drval_56_phi_fu_1127_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_56_reg_1123 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_56_reg_1123 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_56_reg_1123 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_56_reg_1123 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_56_reg_1123 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_hadcalo_emcalo_drval_57_phi_fu_1138_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_57_reg_1134 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_57_reg_1134 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_57_reg_1134 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_57_reg_1134 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_57_reg_1134 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_hadcalo_emcalo_drval_58_phi_fu_1149_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_58_reg_1145 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_58_reg_1145 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_58_reg_1145 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_58_reg_1145 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_58_reg_1145 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_hadcalo_emcalo_drval_59_phi_fu_1160_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_59_reg_1156 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_59_reg_1156 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_59_reg_1156 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_59_reg_1156 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_59_reg_1156 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_hadcalo_emcalo_drval_60_phi_fu_1171_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_60_reg_1167 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_60_reg_1167 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_60_reg_1167 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_60_reg_1167 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_60_reg_1167 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_hadcalo_emcalo_drval_61_phi_fu_1182_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_61_reg_1178 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_61_reg_1178 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_61_reg_1178 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_61_reg_1178 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_61_reg_1178 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_hadcalo_emcalo_drval_62_phi_fu_1193_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_62_reg_1189 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_62_reg_1189 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_62_reg_1189 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_62_reg_1189 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_62_reg_1189 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_hadcalo_emcalo_drval_63_phi_fu_1204_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_63_reg_1200 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_63_reg_1200 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_63_reg_1200 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_63_reg_1200 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_63_reg_1200 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_hadcalo_emcalo_drval_64_phi_fu_1215_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_64_reg_1211 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_64_reg_1211 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_64_reg_1211 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_64_reg_1211 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_64_reg_1211 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_hadcalo_emcalo_drval_65_phi_fu_1226_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_65_reg_1222 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_65_reg_1222 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_65_reg_1222 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_65_reg_1222 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_65_reg_1222 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_hadcalo_emcalo_drval_66_phi_fu_1237_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_66_reg_1233 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_66_reg_1233 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_66_reg_1233 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_66_reg_1233 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_66_reg_1233 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_hadcalo_emcalo_drval_67_phi_fu_1248_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_67_reg_1244 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_67_reg_1244 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_67_reg_1244 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_67_reg_1244 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_67_reg_1244 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_hadcalo_emcalo_drval_68_phi_fu_1259_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_68_reg_1255 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_68_reg_1255 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_68_reg_1255 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_68_reg_1255 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_68_reg_1255 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_hadcalo_emcalo_drval_69_phi_fu_1270_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_69_reg_1266 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_69_reg_1266 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_69_reg_1266 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_69_reg_1266 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_69_reg_1266 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_hadcalo_emcalo_drval_70_phi_fu_1281_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_70_reg_1277 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_70_reg_1277 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_70_reg_1277 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_70_reg_1277 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_70_reg_1277 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_hadcalo_emcalo_drval_71_phi_fu_1292_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_71_reg_1288 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_71_reg_1288 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_71_reg_1288 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_71_reg_1288 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_71_reg_1288 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_hadcalo_emcalo_drval_72_phi_fu_1303_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_72_reg_1299 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_72_reg_1299 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_72_reg_1299 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_72_reg_1299 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_72_reg_1299 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_hadcalo_emcalo_drval_73_phi_fu_1314_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_73_reg_1310 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_73_reg_1310 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_73_reg_1310 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_73_reg_1310 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_73_reg_1310 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_hadcalo_emcalo_drval_74_phi_fu_1325_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_74_reg_1321 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_74_reg_1321 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_74_reg_1321 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_74_reg_1321 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_74_reg_1321 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_hadcalo_emcalo_drval_75_phi_fu_1336_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_75_reg_1332 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_75_reg_1332 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_75_reg_1332 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_75_reg_1332 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_75_reg_1332 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_hadcalo_emcalo_drval_76_phi_fu_1347_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_76_reg_1343 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_76_reg_1343 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_76_reg_1343 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_76_reg_1343 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_76_reg_1343 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_hadcalo_emcalo_drval_77_phi_fu_1358_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_77_reg_1354 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_77_reg_1354 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_77_reg_1354 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_77_reg_1354 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_77_reg_1354 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_hadcalo_emcalo_drval_78_phi_fu_1369_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_78_reg_1365 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_78_reg_1365 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_78_reg_1365 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_78_reg_1365 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_78_reg_1365 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_hadcalo_emcalo_drval_79_phi_fu_1380_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_79_reg_1376 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_79_reg_1376 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_79_reg_1376 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_79_reg_1376 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_79_reg_1376 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_hadcalo_emcalo_drval_80_phi_fu_1391_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_80_reg_1387 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_80_reg_1387 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_80_reg_1387 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_80_reg_1387 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_80_reg_1387 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_hadcalo_emcalo_drval_81_phi_fu_1402_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_81_reg_1398 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_81_reg_1398 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_81_reg_1398 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_81_reg_1398 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_81_reg_1398 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_hadcalo_emcalo_drval_82_phi_fu_1413_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_82_reg_1409 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_82_reg_1409 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_82_reg_1409 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_82_reg_1409 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_82_reg_1409 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_hadcalo_emcalo_drval_83_phi_fu_1424_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_83_reg_1420 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_83_reg_1420 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_83_reg_1420 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_83_reg_1420 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_83_reg_1420 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_hadcalo_emcalo_drval_84_phi_fu_1435_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_84_reg_1431 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_84_reg_1431 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_84_reg_1431 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_84_reg_1431 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_84_reg_1431 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_hadcalo_emcalo_drval_85_phi_fu_1446_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_85_reg_1442 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_85_reg_1442 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_85_reg_1442 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_85_reg_1442 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_85_reg_1442 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_hadcalo_emcalo_drval_86_phi_fu_1457_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_86_reg_1453 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_86_reg_1453 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_86_reg_1453 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_86_reg_1453 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_86_reg_1453 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_hadcalo_emcalo_drval_87_phi_fu_1468_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_87_reg_1464 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_87_reg_1464 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_87_reg_1464 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_87_reg_1464 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_87_reg_1464 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_hadcalo_emcalo_drval_88_phi_fu_1479_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_88_reg_1475 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_88_reg_1475 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_88_reg_1475 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_88_reg_1475 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_88_reg_1475 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_hadcalo_emcalo_drval_89_phi_fu_1490_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_89_reg_1486 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_89_reg_1486 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_89_reg_1486 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_89_reg_1486 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_89_reg_1486 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_hadcalo_emcalo_drval_90_phi_fu_1501_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_90_reg_1497 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_90_reg_1497 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_90_reg_1497 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_90_reg_1497 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_90_reg_1497 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_hadcalo_emcalo_drval_91_phi_fu_1512_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_91_reg_1508 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_91_reg_1508 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_91_reg_1508 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_91_reg_1508 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_91_reg_1508 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_hadcalo_emcalo_drval_92_phi_fu_1523_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_92_reg_1519 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_92_reg_1519 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_92_reg_1519 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_92_reg_1519 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_92_reg_1519 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_hadcalo_emcalo_drval_93_phi_fu_1534_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_93_reg_1530 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_93_reg_1530 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_93_reg_1530 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_93_reg_1530 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_93_reg_1530 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_hadcalo_emcalo_drval_94_phi_fu_1545_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_94_reg_1541 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_94_reg_1541 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_94_reg_1541 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_94_reg_1541 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_94_reg_1541 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_hadcalo_emcalo_drval_95_phi_fu_1556_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_95_reg_1552 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_95_reg_1552 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_95_reg_1552 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_95_reg_1552 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_95_reg_1552 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_hadcalo_emcalo_drval_96_phi_fu_1567_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_96_reg_1563 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_96_reg_1563 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_96_reg_1563 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_96_reg_1563 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_96_reg_1563 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_hadcalo_emcalo_drval_97_phi_fu_1578_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_97_reg_1574 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_97_reg_1574 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_97_reg_1574 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_97_reg_1574 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_97_reg_1574 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_hadcalo_emcalo_drval_98_phi_fu_1589_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_98_reg_1585 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_98_reg_1585 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_98_reg_1585 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_98_reg_1585 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_98_reg_1585 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal tmp_s_fu_2346_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal r_V_fu_2356_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_78_fu_2420_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal r_V_1_fu_2430_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_79_fu_2494_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal r_V_2_fu_2504_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_80_fu_2568_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal r_V_3_fu_2578_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_81_fu_2642_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal r_V_4_fu_2652_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_82_fu_2716_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal r_V_5_fu_2726_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_83_fu_2790_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal r_V_6_fu_2800_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_84_fu_2864_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal r_V_7_fu_2874_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_85_fu_2938_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal r_V_8_fu_2948_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_86_fu_3012_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal r_V_9_fu_3022_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_idle_pp0_0to3 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_idle_pp0_1to4 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_60 : BOOLEAN;
    signal ap_condition_1277 : BOOLEAN;
    signal ap_condition_24652 : BOOLEAN;
    signal ap_condition_24656 : BOOLEAN;
    signal ap_condition_24659 : BOOLEAN;
    signal ap_condition_24663 : BOOLEAN;
    signal ap_condition_24666 : BOOLEAN;
    signal ap_condition_24670 : BOOLEAN;
    signal ap_condition_24673 : BOOLEAN;
    signal ap_condition_24677 : BOOLEAN;
    signal ap_condition_24680 : BOOLEAN;
    signal ap_condition_24684 : BOOLEAN;
    signal ap_condition_24687 : BOOLEAN;
    signal ap_condition_24691 : BOOLEAN;
    signal ap_condition_24694 : BOOLEAN;
    signal ap_condition_24698 : BOOLEAN;
    signal ap_condition_24701 : BOOLEAN;
    signal ap_condition_24705 : BOOLEAN;
    signal ap_condition_24708 : BOOLEAN;
    signal ap_condition_24712 : BOOLEAN;
    signal ap_condition_24715 : BOOLEAN;
    signal ap_condition_24719 : BOOLEAN;
    signal ap_condition_24722 : BOOLEAN;
    signal ap_condition_24726 : BOOLEAN;
    signal ap_condition_24729 : BOOLEAN;
    signal ap_condition_24733 : BOOLEAN;
    signal ap_condition_24736 : BOOLEAN;
    signal ap_condition_24740 : BOOLEAN;
    signal ap_condition_24743 : BOOLEAN;
    signal ap_condition_24747 : BOOLEAN;
    signal ap_condition_24750 : BOOLEAN;
    signal ap_condition_24754 : BOOLEAN;
    signal ap_condition_24757 : BOOLEAN;
    signal ap_condition_24761 : BOOLEAN;
    signal ap_condition_24764 : BOOLEAN;
    signal ap_condition_24768 : BOOLEAN;
    signal ap_condition_24771 : BOOLEAN;
    signal ap_condition_24775 : BOOLEAN;
    signal ap_condition_24778 : BOOLEAN;
    signal ap_condition_24782 : BOOLEAN;
    signal ap_condition_24785 : BOOLEAN;
    signal ap_condition_24789 : BOOLEAN;
    signal ap_condition_24792 : BOOLEAN;
    signal ap_condition_24796 : BOOLEAN;
    signal ap_condition_24799 : BOOLEAN;
    signal ap_condition_24803 : BOOLEAN;
    signal ap_condition_24806 : BOOLEAN;
    signal ap_condition_24810 : BOOLEAN;
    signal ap_condition_24813 : BOOLEAN;
    signal ap_condition_24817 : BOOLEAN;
    signal ap_condition_24820 : BOOLEAN;
    signal ap_condition_24824 : BOOLEAN;
    signal ap_condition_24827 : BOOLEAN;
    signal ap_condition_24831 : BOOLEAN;
    signal ap_condition_24834 : BOOLEAN;
    signal ap_condition_24838 : BOOLEAN;
    signal ap_condition_24841 : BOOLEAN;
    signal ap_condition_24845 : BOOLEAN;
    signal ap_condition_24848 : BOOLEAN;
    signal ap_condition_24852 : BOOLEAN;
    signal ap_condition_24855 : BOOLEAN;
    signal ap_condition_24859 : BOOLEAN;
    signal ap_condition_24862 : BOOLEAN;
    signal ap_condition_24866 : BOOLEAN;
    signal ap_condition_24869 : BOOLEAN;
    signal ap_condition_24873 : BOOLEAN;
    signal ap_condition_24876 : BOOLEAN;
    signal ap_condition_24880 : BOOLEAN;
    signal ap_condition_24883 : BOOLEAN;
    signal ap_condition_24887 : BOOLEAN;
    signal ap_condition_24890 : BOOLEAN;
    signal ap_condition_24894 : BOOLEAN;
    signal ap_condition_24897 : BOOLEAN;
    signal ap_condition_24901 : BOOLEAN;
    signal ap_condition_24904 : BOOLEAN;
    signal ap_condition_24908 : BOOLEAN;
    signal ap_condition_24911 : BOOLEAN;
    signal ap_condition_24915 : BOOLEAN;
    signal ap_condition_24918 : BOOLEAN;
    signal ap_condition_24922 : BOOLEAN;
    signal ap_condition_24925 : BOOLEAN;
    signal ap_condition_24929 : BOOLEAN;
    signal ap_condition_24932 : BOOLEAN;
    signal ap_condition_24936 : BOOLEAN;
    signal ap_condition_24939 : BOOLEAN;
    signal ap_condition_24943 : BOOLEAN;
    signal ap_condition_24946 : BOOLEAN;
    signal ap_condition_24950 : BOOLEAN;
    signal ap_condition_24953 : BOOLEAN;
    signal ap_condition_24957 : BOOLEAN;
    signal ap_condition_24960 : BOOLEAN;
    signal ap_condition_24964 : BOOLEAN;
    signal ap_condition_24967 : BOOLEAN;
    signal ap_condition_24971 : BOOLEAN;
    signal ap_condition_24974 : BOOLEAN;
    signal ap_condition_24978 : BOOLEAN;
    signal ap_condition_24981 : BOOLEAN;
    signal ap_condition_24985 : BOOLEAN;
    signal ap_condition_24988 : BOOLEAN;
    signal ap_condition_24992 : BOOLEAN;
    signal ap_condition_24995 : BOOLEAN;
    signal ap_condition_24999 : BOOLEAN;

    component dr2_int_cap_10_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        eta1_V : IN STD_LOGIC_VECTOR (9 downto 0);
        phi1_V : IN STD_LOGIC_VECTOR (9 downto 0);
        eta2_V : IN STD_LOGIC_VECTOR (9 downto 0);
        phi2_V : IN STD_LOGIC_VECTOR (9 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;



begin
    grp_dr2_int_cap_10_s_fu_1596 : component dr2_int_cap_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_10_s_fu_1596_eta1_V,
        phi1_V => grp_dr2_int_cap_10_s_fu_1596_phi1_V,
        eta2_V => grp_dr2_int_cap_10_s_fu_1596_eta2_V,
        phi2_V => grp_dr2_int_cap_10_s_fu_1596_phi2_V,
        ap_return => grp_dr2_int_cap_10_s_fu_1596_ap_return,
        ap_ce => grp_dr2_int_cap_10_s_fu_1596_ap_ce);

    grp_dr2_int_cap_10_s_fu_1608 : component dr2_int_cap_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_10_s_fu_1608_eta1_V,
        phi1_V => grp_dr2_int_cap_10_s_fu_1608_phi1_V,
        eta2_V => grp_dr2_int_cap_10_s_fu_1608_eta2_V,
        phi2_V => grp_dr2_int_cap_10_s_fu_1608_phi2_V,
        ap_return => grp_dr2_int_cap_10_s_fu_1608_ap_return,
        ap_ce => grp_dr2_int_cap_10_s_fu_1608_ap_ce);

    grp_dr2_int_cap_10_s_fu_1620 : component dr2_int_cap_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_10_s_fu_1620_eta1_V,
        phi1_V => grp_dr2_int_cap_10_s_fu_1620_phi1_V,
        eta2_V => grp_dr2_int_cap_10_s_fu_1620_eta2_V,
        phi2_V => grp_dr2_int_cap_10_s_fu_1620_phi2_V,
        ap_return => grp_dr2_int_cap_10_s_fu_1620_ap_return,
        ap_ce => grp_dr2_int_cap_10_s_fu_1620_ap_ce);

    grp_dr2_int_cap_10_s_fu_1632 : component dr2_int_cap_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_10_s_fu_1632_eta1_V,
        phi1_V => grp_dr2_int_cap_10_s_fu_1632_phi1_V,
        eta2_V => grp_dr2_int_cap_10_s_fu_1632_eta2_V,
        phi2_V => grp_dr2_int_cap_10_s_fu_1632_phi2_V,
        ap_return => grp_dr2_int_cap_10_s_fu_1632_ap_return,
        ap_ce => grp_dr2_int_cap_10_s_fu_1632_ap_ce);

    grp_dr2_int_cap_10_s_fu_1644 : component dr2_int_cap_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_10_s_fu_1644_eta1_V,
        phi1_V => grp_dr2_int_cap_10_s_fu_1644_phi1_V,
        eta2_V => grp_dr2_int_cap_10_s_fu_1644_eta2_V,
        phi2_V => grp_dr2_int_cap_10_s_fu_1644_phi2_V,
        ap_return => grp_dr2_int_cap_10_s_fu_1644_ap_return,
        ap_ce => grp_dr2_int_cap_10_s_fu_1644_ap_ce);

    grp_dr2_int_cap_10_s_fu_1656 : component dr2_int_cap_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_10_s_fu_1656_eta1_V,
        phi1_V => grp_dr2_int_cap_10_s_fu_1656_phi1_V,
        eta2_V => grp_dr2_int_cap_10_s_fu_1656_eta2_V,
        phi2_V => grp_dr2_int_cap_10_s_fu_1656_phi2_V,
        ap_return => grp_dr2_int_cap_10_s_fu_1656_ap_return,
        ap_ce => grp_dr2_int_cap_10_s_fu_1656_ap_ce);

    grp_dr2_int_cap_10_s_fu_1668 : component dr2_int_cap_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_10_s_fu_1668_eta1_V,
        phi1_V => grp_dr2_int_cap_10_s_fu_1668_phi1_V,
        eta2_V => grp_dr2_int_cap_10_s_fu_1668_eta2_V,
        phi2_V => grp_dr2_int_cap_10_s_fu_1668_phi2_V,
        ap_return => grp_dr2_int_cap_10_s_fu_1668_ap_return,
        ap_ce => grp_dr2_int_cap_10_s_fu_1668_ap_ce);

    grp_dr2_int_cap_10_s_fu_1680 : component dr2_int_cap_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_10_s_fu_1680_eta1_V,
        phi1_V => grp_dr2_int_cap_10_s_fu_1680_phi1_V,
        eta2_V => grp_dr2_int_cap_10_s_fu_1680_eta2_V,
        phi2_V => grp_dr2_int_cap_10_s_fu_1680_phi2_V,
        ap_return => grp_dr2_int_cap_10_s_fu_1680_ap_return,
        ap_ce => grp_dr2_int_cap_10_s_fu_1680_ap_ce);

    grp_dr2_int_cap_10_s_fu_1692 : component dr2_int_cap_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_10_s_fu_1692_eta1_V,
        phi1_V => grp_dr2_int_cap_10_s_fu_1692_phi1_V,
        eta2_V => grp_dr2_int_cap_10_s_fu_1692_eta2_V,
        phi2_V => grp_dr2_int_cap_10_s_fu_1692_phi2_V,
        ap_return => grp_dr2_int_cap_10_s_fu_1692_ap_return,
        ap_ce => grp_dr2_int_cap_10_s_fu_1692_ap_ce);

    grp_dr2_int_cap_10_s_fu_1704 : component dr2_int_cap_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_10_s_fu_1704_eta1_V,
        phi1_V => grp_dr2_int_cap_10_s_fu_1704_phi1_V,
        eta2_V => grp_dr2_int_cap_10_s_fu_1704_eta2_V,
        phi2_V => grp_dr2_int_cap_10_s_fu_1704_phi2_V,
        ap_return => grp_dr2_int_cap_10_s_fu_1704_ap_return,
        ap_ce => grp_dr2_int_cap_10_s_fu_1704_ap_ce);

    grp_dr2_int_cap_10_s_fu_1716 : component dr2_int_cap_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_10_s_fu_1716_eta1_V,
        phi1_V => grp_dr2_int_cap_10_s_fu_1716_phi1_V,
        eta2_V => grp_dr2_int_cap_10_s_fu_1716_eta2_V,
        phi2_V => grp_dr2_int_cap_10_s_fu_1716_phi2_V,
        ap_return => grp_dr2_int_cap_10_s_fu_1716_ap_return,
        ap_ce => grp_dr2_int_cap_10_s_fu_1716_ap_ce);

    grp_dr2_int_cap_10_s_fu_1728 : component dr2_int_cap_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_10_s_fu_1728_eta1_V,
        phi1_V => grp_dr2_int_cap_10_s_fu_1728_phi1_V,
        eta2_V => grp_dr2_int_cap_10_s_fu_1728_eta2_V,
        phi2_V => grp_dr2_int_cap_10_s_fu_1728_phi2_V,
        ap_return => grp_dr2_int_cap_10_s_fu_1728_ap_return,
        ap_ce => grp_dr2_int_cap_10_s_fu_1728_ap_ce);

    grp_dr2_int_cap_10_s_fu_1740 : component dr2_int_cap_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_10_s_fu_1740_eta1_V,
        phi1_V => grp_dr2_int_cap_10_s_fu_1740_phi1_V,
        eta2_V => grp_dr2_int_cap_10_s_fu_1740_eta2_V,
        phi2_V => grp_dr2_int_cap_10_s_fu_1740_phi2_V,
        ap_return => grp_dr2_int_cap_10_s_fu_1740_ap_return,
        ap_ce => grp_dr2_int_cap_10_s_fu_1740_ap_ce);

    grp_dr2_int_cap_10_s_fu_1752 : component dr2_int_cap_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_10_s_fu_1752_eta1_V,
        phi1_V => grp_dr2_int_cap_10_s_fu_1752_phi1_V,
        eta2_V => grp_dr2_int_cap_10_s_fu_1752_eta2_V,
        phi2_V => grp_dr2_int_cap_10_s_fu_1752_phi2_V,
        ap_return => grp_dr2_int_cap_10_s_fu_1752_ap_return,
        ap_ce => grp_dr2_int_cap_10_s_fu_1752_ap_ce);

    grp_dr2_int_cap_10_s_fu_1764 : component dr2_int_cap_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_10_s_fu_1764_eta1_V,
        phi1_V => grp_dr2_int_cap_10_s_fu_1764_phi1_V,
        eta2_V => grp_dr2_int_cap_10_s_fu_1764_eta2_V,
        phi2_V => grp_dr2_int_cap_10_s_fu_1764_phi2_V,
        ap_return => grp_dr2_int_cap_10_s_fu_1764_ap_return,
        ap_ce => grp_dr2_int_cap_10_s_fu_1764_ap_ce);

    grp_dr2_int_cap_10_s_fu_1776 : component dr2_int_cap_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_10_s_fu_1776_eta1_V,
        phi1_V => grp_dr2_int_cap_10_s_fu_1776_phi1_V,
        eta2_V => grp_dr2_int_cap_10_s_fu_1776_eta2_V,
        phi2_V => grp_dr2_int_cap_10_s_fu_1776_phi2_V,
        ap_return => grp_dr2_int_cap_10_s_fu_1776_ap_return,
        ap_ce => grp_dr2_int_cap_10_s_fu_1776_ap_ce);

    grp_dr2_int_cap_10_s_fu_1788 : component dr2_int_cap_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_10_s_fu_1788_eta1_V,
        phi1_V => grp_dr2_int_cap_10_s_fu_1788_phi1_V,
        eta2_V => grp_dr2_int_cap_10_s_fu_1788_eta2_V,
        phi2_V => grp_dr2_int_cap_10_s_fu_1788_phi2_V,
        ap_return => grp_dr2_int_cap_10_s_fu_1788_ap_return,
        ap_ce => grp_dr2_int_cap_10_s_fu_1788_ap_ce);

    grp_dr2_int_cap_10_s_fu_1800 : component dr2_int_cap_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_10_s_fu_1800_eta1_V,
        phi1_V => grp_dr2_int_cap_10_s_fu_1800_phi1_V,
        eta2_V => grp_dr2_int_cap_10_s_fu_1800_eta2_V,
        phi2_V => grp_dr2_int_cap_10_s_fu_1800_phi2_V,
        ap_return => grp_dr2_int_cap_10_s_fu_1800_ap_return,
        ap_ce => grp_dr2_int_cap_10_s_fu_1800_ap_ce);

    grp_dr2_int_cap_10_s_fu_1812 : component dr2_int_cap_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_10_s_fu_1812_eta1_V,
        phi1_V => grp_dr2_int_cap_10_s_fu_1812_phi1_V,
        eta2_V => grp_dr2_int_cap_10_s_fu_1812_eta2_V,
        phi2_V => grp_dr2_int_cap_10_s_fu_1812_phi2_V,
        ap_return => grp_dr2_int_cap_10_s_fu_1812_ap_return,
        ap_ce => grp_dr2_int_cap_10_s_fu_1812_ap_ce);

    grp_dr2_int_cap_10_s_fu_1824 : component dr2_int_cap_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_10_s_fu_1824_eta1_V,
        phi1_V => grp_dr2_int_cap_10_s_fu_1824_phi1_V,
        eta2_V => grp_dr2_int_cap_10_s_fu_1824_eta2_V,
        phi2_V => grp_dr2_int_cap_10_s_fu_1824_phi2_V,
        ap_return => grp_dr2_int_cap_10_s_fu_1824_ap_return,
        ap_ce => grp_dr2_int_cap_10_s_fu_1824_ap_ce);

    grp_dr2_int_cap_10_s_fu_1836 : component dr2_int_cap_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_10_s_fu_1836_eta1_V,
        phi1_V => grp_dr2_int_cap_10_s_fu_1836_phi1_V,
        eta2_V => grp_dr2_int_cap_10_s_fu_1836_eta2_V,
        phi2_V => grp_dr2_int_cap_10_s_fu_1836_phi2_V,
        ap_return => grp_dr2_int_cap_10_s_fu_1836_ap_return,
        ap_ce => grp_dr2_int_cap_10_s_fu_1836_ap_ce);

    grp_dr2_int_cap_10_s_fu_1848 : component dr2_int_cap_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_10_s_fu_1848_eta1_V,
        phi1_V => grp_dr2_int_cap_10_s_fu_1848_phi1_V,
        eta2_V => grp_dr2_int_cap_10_s_fu_1848_eta2_V,
        phi2_V => grp_dr2_int_cap_10_s_fu_1848_phi2_V,
        ap_return => grp_dr2_int_cap_10_s_fu_1848_ap_return,
        ap_ce => grp_dr2_int_cap_10_s_fu_1848_ap_ce);

    grp_dr2_int_cap_10_s_fu_1860 : component dr2_int_cap_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_10_s_fu_1860_eta1_V,
        phi1_V => grp_dr2_int_cap_10_s_fu_1860_phi1_V,
        eta2_V => grp_dr2_int_cap_10_s_fu_1860_eta2_V,
        phi2_V => grp_dr2_int_cap_10_s_fu_1860_phi2_V,
        ap_return => grp_dr2_int_cap_10_s_fu_1860_ap_return,
        ap_ce => grp_dr2_int_cap_10_s_fu_1860_ap_ce);

    grp_dr2_int_cap_10_s_fu_1872 : component dr2_int_cap_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_10_s_fu_1872_eta1_V,
        phi1_V => grp_dr2_int_cap_10_s_fu_1872_phi1_V,
        eta2_V => grp_dr2_int_cap_10_s_fu_1872_eta2_V,
        phi2_V => grp_dr2_int_cap_10_s_fu_1872_phi2_V,
        ap_return => grp_dr2_int_cap_10_s_fu_1872_ap_return,
        ap_ce => grp_dr2_int_cap_10_s_fu_1872_ap_ce);

    grp_dr2_int_cap_10_s_fu_1884 : component dr2_int_cap_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_10_s_fu_1884_eta1_V,
        phi1_V => grp_dr2_int_cap_10_s_fu_1884_phi1_V,
        eta2_V => grp_dr2_int_cap_10_s_fu_1884_eta2_V,
        phi2_V => grp_dr2_int_cap_10_s_fu_1884_phi2_V,
        ap_return => grp_dr2_int_cap_10_s_fu_1884_ap_return,
        ap_ce => grp_dr2_int_cap_10_s_fu_1884_ap_ce);

    grp_dr2_int_cap_10_s_fu_1896 : component dr2_int_cap_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_10_s_fu_1896_eta1_V,
        phi1_V => grp_dr2_int_cap_10_s_fu_1896_phi1_V,
        eta2_V => grp_dr2_int_cap_10_s_fu_1896_eta2_V,
        phi2_V => grp_dr2_int_cap_10_s_fu_1896_phi2_V,
        ap_return => grp_dr2_int_cap_10_s_fu_1896_ap_return,
        ap_ce => grp_dr2_int_cap_10_s_fu_1896_ap_ce);

    grp_dr2_int_cap_10_s_fu_1908 : component dr2_int_cap_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_10_s_fu_1908_eta1_V,
        phi1_V => grp_dr2_int_cap_10_s_fu_1908_phi1_V,
        eta2_V => grp_dr2_int_cap_10_s_fu_1908_eta2_V,
        phi2_V => grp_dr2_int_cap_10_s_fu_1908_phi2_V,
        ap_return => grp_dr2_int_cap_10_s_fu_1908_ap_return,
        ap_ce => grp_dr2_int_cap_10_s_fu_1908_ap_ce);

    grp_dr2_int_cap_10_s_fu_1920 : component dr2_int_cap_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_10_s_fu_1920_eta1_V,
        phi1_V => grp_dr2_int_cap_10_s_fu_1920_phi1_V,
        eta2_V => grp_dr2_int_cap_10_s_fu_1920_eta2_V,
        phi2_V => grp_dr2_int_cap_10_s_fu_1920_phi2_V,
        ap_return => grp_dr2_int_cap_10_s_fu_1920_ap_return,
        ap_ce => grp_dr2_int_cap_10_s_fu_1920_ap_ce);

    grp_dr2_int_cap_10_s_fu_1932 : component dr2_int_cap_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_10_s_fu_1932_eta1_V,
        phi1_V => grp_dr2_int_cap_10_s_fu_1932_phi1_V,
        eta2_V => grp_dr2_int_cap_10_s_fu_1932_eta2_V,
        phi2_V => grp_dr2_int_cap_10_s_fu_1932_phi2_V,
        ap_return => grp_dr2_int_cap_10_s_fu_1932_ap_return,
        ap_ce => grp_dr2_int_cap_10_s_fu_1932_ap_ce);

    grp_dr2_int_cap_10_s_fu_1944 : component dr2_int_cap_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_10_s_fu_1944_eta1_V,
        phi1_V => grp_dr2_int_cap_10_s_fu_1944_phi1_V,
        eta2_V => grp_dr2_int_cap_10_s_fu_1944_eta2_V,
        phi2_V => grp_dr2_int_cap_10_s_fu_1944_phi2_V,
        ap_return => grp_dr2_int_cap_10_s_fu_1944_ap_return,
        ap_ce => grp_dr2_int_cap_10_s_fu_1944_ap_ce);

    grp_dr2_int_cap_10_s_fu_1956 : component dr2_int_cap_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_10_s_fu_1956_eta1_V,
        phi1_V => grp_dr2_int_cap_10_s_fu_1956_phi1_V,
        eta2_V => grp_dr2_int_cap_10_s_fu_1956_eta2_V,
        phi2_V => grp_dr2_int_cap_10_s_fu_1956_phi2_V,
        ap_return => grp_dr2_int_cap_10_s_fu_1956_ap_return,
        ap_ce => grp_dr2_int_cap_10_s_fu_1956_ap_ce);

    grp_dr2_int_cap_10_s_fu_1968 : component dr2_int_cap_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_10_s_fu_1968_eta1_V,
        phi1_V => grp_dr2_int_cap_10_s_fu_1968_phi1_V,
        eta2_V => grp_dr2_int_cap_10_s_fu_1968_eta2_V,
        phi2_V => grp_dr2_int_cap_10_s_fu_1968_phi2_V,
        ap_return => grp_dr2_int_cap_10_s_fu_1968_ap_return,
        ap_ce => grp_dr2_int_cap_10_s_fu_1968_ap_ce);

    grp_dr2_int_cap_10_s_fu_1980 : component dr2_int_cap_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_10_s_fu_1980_eta1_V,
        phi1_V => grp_dr2_int_cap_10_s_fu_1980_phi1_V,
        eta2_V => grp_dr2_int_cap_10_s_fu_1980_eta2_V,
        phi2_V => grp_dr2_int_cap_10_s_fu_1980_phi2_V,
        ap_return => grp_dr2_int_cap_10_s_fu_1980_ap_return,
        ap_ce => grp_dr2_int_cap_10_s_fu_1980_ap_ce);

    grp_dr2_int_cap_10_s_fu_1992 : component dr2_int_cap_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_10_s_fu_1992_eta1_V,
        phi1_V => grp_dr2_int_cap_10_s_fu_1992_phi1_V,
        eta2_V => grp_dr2_int_cap_10_s_fu_1992_eta2_V,
        phi2_V => grp_dr2_int_cap_10_s_fu_1992_phi2_V,
        ap_return => grp_dr2_int_cap_10_s_fu_1992_ap_return,
        ap_ce => grp_dr2_int_cap_10_s_fu_1992_ap_ce);

    grp_dr2_int_cap_10_s_fu_2004 : component dr2_int_cap_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_10_s_fu_2004_eta1_V,
        phi1_V => grp_dr2_int_cap_10_s_fu_2004_phi1_V,
        eta2_V => grp_dr2_int_cap_10_s_fu_2004_eta2_V,
        phi2_V => grp_dr2_int_cap_10_s_fu_2004_phi2_V,
        ap_return => grp_dr2_int_cap_10_s_fu_2004_ap_return,
        ap_ce => grp_dr2_int_cap_10_s_fu_2004_ap_ce);

    grp_dr2_int_cap_10_s_fu_2016 : component dr2_int_cap_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_10_s_fu_2016_eta1_V,
        phi1_V => grp_dr2_int_cap_10_s_fu_2016_phi1_V,
        eta2_V => grp_dr2_int_cap_10_s_fu_2016_eta2_V,
        phi2_V => grp_dr2_int_cap_10_s_fu_2016_phi2_V,
        ap_return => grp_dr2_int_cap_10_s_fu_2016_ap_return,
        ap_ce => grp_dr2_int_cap_10_s_fu_2016_ap_ce);

    grp_dr2_int_cap_10_s_fu_2028 : component dr2_int_cap_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_10_s_fu_2028_eta1_V,
        phi1_V => grp_dr2_int_cap_10_s_fu_2028_phi1_V,
        eta2_V => grp_dr2_int_cap_10_s_fu_2028_eta2_V,
        phi2_V => grp_dr2_int_cap_10_s_fu_2028_phi2_V,
        ap_return => grp_dr2_int_cap_10_s_fu_2028_ap_return,
        ap_ce => grp_dr2_int_cap_10_s_fu_2028_ap_ce);

    grp_dr2_int_cap_10_s_fu_2040 : component dr2_int_cap_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_10_s_fu_2040_eta1_V,
        phi1_V => grp_dr2_int_cap_10_s_fu_2040_phi1_V,
        eta2_V => grp_dr2_int_cap_10_s_fu_2040_eta2_V,
        phi2_V => grp_dr2_int_cap_10_s_fu_2040_phi2_V,
        ap_return => grp_dr2_int_cap_10_s_fu_2040_ap_return,
        ap_ce => grp_dr2_int_cap_10_s_fu_2040_ap_ce);

    grp_dr2_int_cap_10_s_fu_2052 : component dr2_int_cap_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_10_s_fu_2052_eta1_V,
        phi1_V => grp_dr2_int_cap_10_s_fu_2052_phi1_V,
        eta2_V => grp_dr2_int_cap_10_s_fu_2052_eta2_V,
        phi2_V => grp_dr2_int_cap_10_s_fu_2052_phi2_V,
        ap_return => grp_dr2_int_cap_10_s_fu_2052_ap_return,
        ap_ce => grp_dr2_int_cap_10_s_fu_2052_ap_ce);

    grp_dr2_int_cap_10_s_fu_2064 : component dr2_int_cap_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_10_s_fu_2064_eta1_V,
        phi1_V => grp_dr2_int_cap_10_s_fu_2064_phi1_V,
        eta2_V => grp_dr2_int_cap_10_s_fu_2064_eta2_V,
        phi2_V => grp_dr2_int_cap_10_s_fu_2064_phi2_V,
        ap_return => grp_dr2_int_cap_10_s_fu_2064_ap_return,
        ap_ce => grp_dr2_int_cap_10_s_fu_2064_ap_ce);

    grp_dr2_int_cap_10_s_fu_2076 : component dr2_int_cap_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_10_s_fu_2076_eta1_V,
        phi1_V => grp_dr2_int_cap_10_s_fu_2076_phi1_V,
        eta2_V => grp_dr2_int_cap_10_s_fu_2076_eta2_V,
        phi2_V => grp_dr2_int_cap_10_s_fu_2076_phi2_V,
        ap_return => grp_dr2_int_cap_10_s_fu_2076_ap_return,
        ap_ce => grp_dr2_int_cap_10_s_fu_2076_ap_ce);

    grp_dr2_int_cap_10_s_fu_2088 : component dr2_int_cap_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_10_s_fu_2088_eta1_V,
        phi1_V => grp_dr2_int_cap_10_s_fu_2088_phi1_V,
        eta2_V => grp_dr2_int_cap_10_s_fu_2088_eta2_V,
        phi2_V => grp_dr2_int_cap_10_s_fu_2088_phi2_V,
        ap_return => grp_dr2_int_cap_10_s_fu_2088_ap_return,
        ap_ce => grp_dr2_int_cap_10_s_fu_2088_ap_ce);

    grp_dr2_int_cap_10_s_fu_2100 : component dr2_int_cap_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_10_s_fu_2100_eta1_V,
        phi1_V => grp_dr2_int_cap_10_s_fu_2100_phi1_V,
        eta2_V => grp_dr2_int_cap_10_s_fu_2100_eta2_V,
        phi2_V => grp_dr2_int_cap_10_s_fu_2100_phi2_V,
        ap_return => grp_dr2_int_cap_10_s_fu_2100_ap_return,
        ap_ce => grp_dr2_int_cap_10_s_fu_2100_ap_ce);

    grp_dr2_int_cap_10_s_fu_2112 : component dr2_int_cap_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_10_s_fu_2112_eta1_V,
        phi1_V => grp_dr2_int_cap_10_s_fu_2112_phi1_V,
        eta2_V => grp_dr2_int_cap_10_s_fu_2112_eta2_V,
        phi2_V => grp_dr2_int_cap_10_s_fu_2112_phi2_V,
        ap_return => grp_dr2_int_cap_10_s_fu_2112_ap_return,
        ap_ce => grp_dr2_int_cap_10_s_fu_2112_ap_ce);

    grp_dr2_int_cap_10_s_fu_2124 : component dr2_int_cap_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_10_s_fu_2124_eta1_V,
        phi1_V => grp_dr2_int_cap_10_s_fu_2124_phi1_V,
        eta2_V => grp_dr2_int_cap_10_s_fu_2124_eta2_V,
        phi2_V => grp_dr2_int_cap_10_s_fu_2124_phi2_V,
        ap_return => grp_dr2_int_cap_10_s_fu_2124_ap_return,
        ap_ce => grp_dr2_int_cap_10_s_fu_2124_ap_ce);

    grp_dr2_int_cap_10_s_fu_2136 : component dr2_int_cap_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_10_s_fu_2136_eta1_V,
        phi1_V => grp_dr2_int_cap_10_s_fu_2136_phi1_V,
        eta2_V => grp_dr2_int_cap_10_s_fu_2136_eta2_V,
        phi2_V => grp_dr2_int_cap_10_s_fu_2136_phi2_V,
        ap_return => grp_dr2_int_cap_10_s_fu_2136_ap_return,
        ap_ce => grp_dr2_int_cap_10_s_fu_2136_ap_ce);

    grp_dr2_int_cap_10_s_fu_2148 : component dr2_int_cap_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_10_s_fu_2148_eta1_V,
        phi1_V => grp_dr2_int_cap_10_s_fu_2148_phi1_V,
        eta2_V => grp_dr2_int_cap_10_s_fu_2148_eta2_V,
        phi2_V => grp_dr2_int_cap_10_s_fu_2148_phi2_V,
        ap_return => grp_dr2_int_cap_10_s_fu_2148_ap_return,
        ap_ce => grp_dr2_int_cap_10_s_fu_2148_ap_ce);

    grp_dr2_int_cap_10_s_fu_2160 : component dr2_int_cap_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_10_s_fu_2160_eta1_V,
        phi1_V => grp_dr2_int_cap_10_s_fu_2160_phi1_V,
        eta2_V => grp_dr2_int_cap_10_s_fu_2160_eta2_V,
        phi2_V => grp_dr2_int_cap_10_s_fu_2160_phi2_V,
        ap_return => grp_dr2_int_cap_10_s_fu_2160_ap_return,
        ap_ce => grp_dr2_int_cap_10_s_fu_2160_ap_ce);

    grp_dr2_int_cap_10_s_fu_2172 : component dr2_int_cap_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_10_s_fu_2172_eta1_V,
        phi1_V => grp_dr2_int_cap_10_s_fu_2172_phi1_V,
        eta2_V => grp_dr2_int_cap_10_s_fu_2172_eta2_V,
        phi2_V => grp_dr2_int_cap_10_s_fu_2172_phi2_V,
        ap_return => grp_dr2_int_cap_10_s_fu_2172_ap_return,
        ap_ce => grp_dr2_int_cap_10_s_fu_2172_ap_ce);

    grp_dr2_int_cap_10_s_fu_2184 : component dr2_int_cap_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_10_s_fu_2184_eta1_V,
        phi1_V => grp_dr2_int_cap_10_s_fu_2184_phi1_V,
        eta2_V => grp_dr2_int_cap_10_s_fu_2184_eta2_V,
        phi2_V => grp_dr2_int_cap_10_s_fu_2184_phi2_V,
        ap_return => grp_dr2_int_cap_10_s_fu_2184_ap_return,
        ap_ce => grp_dr2_int_cap_10_s_fu_2184_ap_ce);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone))) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone))) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_10_reg_617_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_1_1_reg_4050 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_10_reg_617 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_10_reg_617 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_10_reg_617;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_11_reg_628_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_1_2_reg_4054 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_11_reg_628 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_11_reg_628 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_11_reg_628;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_12_reg_639_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_1_3_reg_4058 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_12_reg_639 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_12_reg_639 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_12_reg_639;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_13_reg_650_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_1_4_reg_4062 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_13_reg_650 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_13_reg_650 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_13_reg_650;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_14_reg_661_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_1_5_reg_4066 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_14_reg_661 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_14_reg_661 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_14_reg_661;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_15_reg_672_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_1_6_reg_4070 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_15_reg_672 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_15_reg_672 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_15_reg_672;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_16_reg_683_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_1_7_reg_4074 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_16_reg_683 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_16_reg_683 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_16_reg_683;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_17_reg_694_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_1_8_reg_4078 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_17_reg_694 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_17_reg_694 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_17_reg_694;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_18_reg_705_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_1_9_reg_4082 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_18_reg_705 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_18_reg_705 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_18_reg_705;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_19_reg_716_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_2_reg_4086 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_19_reg_716 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_19_reg_716 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_19_reg_716;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_1_reg_507_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_0_1_reg_4010 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_1_reg_507 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_1_reg_507 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_1_reg_507;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_20_reg_727_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_2_1_reg_4090 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_20_reg_727 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_20_reg_727 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_20_reg_727;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_21_reg_738_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_2_2_reg_4094 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_21_reg_738 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_21_reg_738 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_21_reg_738;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_22_reg_749_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_2_3_reg_4098 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_22_reg_749 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_22_reg_749 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_22_reg_749;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_23_reg_760_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_2_4_reg_4102 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_23_reg_760 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_23_reg_760 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_23_reg_760;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_24_reg_771_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_2_5_reg_4106 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_24_reg_771 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_24_reg_771 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_24_reg_771;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_25_reg_782_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_2_6_reg_4110 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_25_reg_782 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_25_reg_782 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_25_reg_782;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_26_reg_793_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_2_7_reg_4114 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_26_reg_793 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_26_reg_793 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_26_reg_793;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_27_reg_804_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_2_8_reg_4118 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_27_reg_804 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_27_reg_804 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_27_reg_804;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_28_reg_815_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_2_9_reg_4122 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_28_reg_815 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_28_reg_815 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_28_reg_815;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_29_reg_826_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_3_reg_4126 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_29_reg_826 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_29_reg_826 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_29_reg_826;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_2_reg_518_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_0_2_reg_4014 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_2_reg_518 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_2_reg_518 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_2_reg_518;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_30_reg_837_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_3_1_reg_4130 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_30_reg_837 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_30_reg_837 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_30_reg_837;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_31_reg_848_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_3_2_reg_4134 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_31_reg_848 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_31_reg_848 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_31_reg_848;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_32_reg_859_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_3_3_reg_4138 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_32_reg_859 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_32_reg_859 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_32_reg_859;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_33_reg_870_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_3_4_reg_4142 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_33_reg_870 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_33_reg_870 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_33_reg_870;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_34_reg_881_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_3_5_reg_4146 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_34_reg_881 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_34_reg_881 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_34_reg_881;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_35_reg_892_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_3_6_reg_4150 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_35_reg_892 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_35_reg_892 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_35_reg_892;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_36_reg_903_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_3_7_reg_4154 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_36_reg_903 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_36_reg_903 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_36_reg_903;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_37_reg_914_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_3_8_reg_4158 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_37_reg_914 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_37_reg_914 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_37_reg_914;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_38_reg_925_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_3_9_reg_4162 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_38_reg_925 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_38_reg_925 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_38_reg_925;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_39_reg_936_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_4_reg_4166 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_39_reg_936 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_39_reg_936 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_39_reg_936;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_3_reg_529_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_0_3_reg_4018 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_3_reg_529 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_3_reg_529 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_3_reg_529;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_40_reg_947_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_4_1_reg_4170 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_40_reg_947 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_40_reg_947 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_40_reg_947;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_41_reg_958_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_4_2_reg_4174 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_41_reg_958 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_41_reg_958 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_41_reg_958;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_42_reg_969_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_4_3_reg_4178 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_42_reg_969 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_42_reg_969 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_42_reg_969;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_43_reg_980_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_4_4_reg_4182 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_43_reg_980 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_43_reg_980 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_43_reg_980;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_44_reg_991_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_4_5_reg_4186 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_44_reg_991 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_44_reg_991 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_44_reg_991;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_45_reg_1002_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_4_6_reg_4190 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_45_reg_1002 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_45_reg_1002 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_45_reg_1002;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_46_reg_1013_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_4_7_reg_4194 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_46_reg_1013 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_46_reg_1013 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_46_reg_1013;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_47_reg_1024_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_4_8_reg_4198 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_47_reg_1024 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_47_reg_1024 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_47_reg_1024;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_48_reg_1035_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_4_9_reg_4202 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_48_reg_1035 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_48_reg_1035 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_48_reg_1035;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_49_reg_1046_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_5_reg_4206 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_49_reg_1046 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_49_reg_1046 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_49_reg_1046;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_4_reg_540_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_0_4_reg_4022 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_4_reg_540 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_4_reg_540 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_4_reg_540;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_50_reg_1057_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_5_1_reg_4210 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_50_reg_1057 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_50_reg_1057 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_50_reg_1057;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_51_reg_1068_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_5_2_reg_4214 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_51_reg_1068 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_51_reg_1068 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_51_reg_1068;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_52_reg_1079_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_5_3_reg_4218 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_52_reg_1079 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_52_reg_1079 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_52_reg_1079;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_53_reg_1090_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_5_4_reg_4222 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_53_reg_1090 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_53_reg_1090 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_53_reg_1090;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_54_reg_1101_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_5_5_reg_4226 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_54_reg_1101 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_54_reg_1101 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_54_reg_1101;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_55_reg_1112_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_5_6_reg_4230 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_55_reg_1112 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_55_reg_1112 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_55_reg_1112;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_56_reg_1123_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_5_7_reg_4234 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_56_reg_1123 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_56_reg_1123 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_56_reg_1123;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_57_reg_1134_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_5_8_reg_4238 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_57_reg_1134 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_57_reg_1134 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_57_reg_1134;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_58_reg_1145_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_5_9_reg_4242 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_58_reg_1145 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_58_reg_1145 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_58_reg_1145;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_59_reg_1156_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_6_reg_4246 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_59_reg_1156 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_59_reg_1156 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_59_reg_1156;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_5_reg_551_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_0_5_reg_4026 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_5_reg_551 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_5_reg_551 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_5_reg_551;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_60_reg_1167_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_6_1_reg_4250 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_60_reg_1167 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_60_reg_1167 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_60_reg_1167;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_61_reg_1178_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_6_2_reg_4254 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_61_reg_1178 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_61_reg_1178 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_61_reg_1178;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_62_reg_1189_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_6_3_reg_4258 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_62_reg_1189 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_62_reg_1189 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_62_reg_1189;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_63_reg_1200_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_6_4_reg_4262 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_63_reg_1200 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_63_reg_1200 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_63_reg_1200;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_64_reg_1211_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_6_5_reg_4266 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_64_reg_1211 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_64_reg_1211 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_64_reg_1211;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_65_reg_1222_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_6_6_reg_4270 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_65_reg_1222 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_65_reg_1222 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_65_reg_1222;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_66_reg_1233_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_6_7_reg_4274 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_66_reg_1233 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_66_reg_1233 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_66_reg_1233;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_67_reg_1244_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_6_8_reg_4278 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_67_reg_1244 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_67_reg_1244 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_67_reg_1244;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_68_reg_1255_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_6_9_reg_4282 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_68_reg_1255 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_68_reg_1255 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_68_reg_1255;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_69_reg_1266_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_7_reg_4286 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_69_reg_1266 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_69_reg_1266 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_69_reg_1266;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_6_reg_562_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_0_6_reg_4030 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_6_reg_562 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_6_reg_562 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_6_reg_562;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_70_reg_1277_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_7_1_reg_4290 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_70_reg_1277 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_70_reg_1277 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_70_reg_1277;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_71_reg_1288_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_7_2_reg_4294 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_71_reg_1288 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_71_reg_1288 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_71_reg_1288;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_72_reg_1299_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_7_3_reg_4298 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_72_reg_1299 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_72_reg_1299 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_72_reg_1299;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_73_reg_1310_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_7_4_reg_4302 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_73_reg_1310 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_73_reg_1310 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_73_reg_1310;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_74_reg_1321_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_7_5_reg_4306 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_74_reg_1321 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_74_reg_1321 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_74_reg_1321;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_75_reg_1332_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_7_6_reg_4310 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_75_reg_1332 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_75_reg_1332 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_75_reg_1332;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_76_reg_1343_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_7_7_reg_4314 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_76_reg_1343 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_76_reg_1343 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_76_reg_1343;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_77_reg_1354_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_7_8_reg_4318 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_77_reg_1354 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_77_reg_1354 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_77_reg_1354;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_78_reg_1365_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_7_9_reg_4322 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_78_reg_1365 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_78_reg_1365 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_78_reg_1365;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_79_reg_1376_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_8_reg_4326 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_79_reg_1376 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_79_reg_1376 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_79_reg_1376;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_7_reg_573_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_0_7_reg_4034 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_7_reg_573 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_7_reg_573 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_7_reg_573;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_80_reg_1387_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_8_1_reg_4330 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_80_reg_1387 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_80_reg_1387 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_80_reg_1387;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_81_reg_1398_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_8_2_reg_4334 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_81_reg_1398 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_81_reg_1398 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_81_reg_1398;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_82_reg_1409_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_8_3_reg_4338 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_82_reg_1409 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_82_reg_1409 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_82_reg_1409;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_83_reg_1420_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_8_4_reg_4342 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_83_reg_1420 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_83_reg_1420 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_83_reg_1420;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_84_reg_1431_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_8_5_reg_4346 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_84_reg_1431 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_84_reg_1431 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_84_reg_1431;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_85_reg_1442_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_8_6_reg_4350 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_85_reg_1442 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_85_reg_1442 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_85_reg_1442;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_86_reg_1453_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_8_7_reg_4354 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_86_reg_1453 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_86_reg_1453 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_86_reg_1453;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_87_reg_1464_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_8_8_reg_4358 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_87_reg_1464 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_87_reg_1464 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_87_reg_1464;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_88_reg_1475_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_8_9_reg_4362 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_88_reg_1475 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_88_reg_1475 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_88_reg_1475;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_89_reg_1486_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_9_reg_4366 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_89_reg_1486 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_89_reg_1486 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_89_reg_1486;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_8_reg_584_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_0_8_reg_4038 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_8_reg_584 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_8_reg_584 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_8_reg_584;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_90_reg_1497_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_9_1_reg_4370 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_90_reg_1497 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_90_reg_1497 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_90_reg_1497;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_91_reg_1508_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_9_2_reg_4374 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_91_reg_1508 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_91_reg_1508 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_91_reg_1508;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_92_reg_1519_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_9_3_reg_4378 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_92_reg_1519 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_92_reg_1519 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_92_reg_1519;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_93_reg_1530_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_9_4_reg_4382 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_93_reg_1530 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_93_reg_1530 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_93_reg_1530;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_94_reg_1541_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_9_5_reg_4386 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_94_reg_1541 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_94_reg_1541 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_94_reg_1541;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_95_reg_1552_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_9_6_reg_4390 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_95_reg_1552 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_95_reg_1552 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_95_reg_1552;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_96_reg_1563_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_9_7_reg_4394 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_96_reg_1563 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_96_reg_1563 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_96_reg_1563;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_97_reg_1574_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_9_8_reg_4398 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_97_reg_1574 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_97_reg_1574 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_97_reg_1574;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_98_reg_1585_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_9_9_reg_4402 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_98_reg_1585 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_98_reg_1585 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_98_reg_1585;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_99_reg_595_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_0_9_reg_4042 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_99_reg_595 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_99_reg_595 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_99_reg_595;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_9_reg_606_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_486_1_reg_4046 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_9_reg_606 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_9_reg_606 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_9_reg_606;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_reg_496_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_60)) then
                if ((tmp_77_reg_4006 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_reg_496 <= ap_const_lv10_20D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_reg_496 <= ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_reg_496;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_10_reg_617_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1277)) then
                if ((tmp_486_1_1_reg_4050_pp0_iter3_reg = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_10_reg_617 <= grp_dr2_int_cap_10_s_fu_1728_ap_return;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_10_reg_617 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_10_reg_617;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_11_reg_628_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1277)) then
                if ((tmp_486_1_2_reg_4054_pp0_iter3_reg = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_11_reg_628 <= grp_dr2_int_cap_10_s_fu_1740_ap_return;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_11_reg_628 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_11_reg_628;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_12_reg_639_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1277)) then
                if ((tmp_486_1_3_reg_4058_pp0_iter3_reg = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_12_reg_639 <= grp_dr2_int_cap_10_s_fu_1752_ap_return;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_12_reg_639 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_12_reg_639;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_13_reg_650_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1277)) then
                if ((tmp_486_1_4_reg_4062_pp0_iter3_reg = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_13_reg_650 <= grp_dr2_int_cap_10_s_fu_1764_ap_return;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_13_reg_650 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_13_reg_650;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_14_reg_661_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1277)) then
                if ((tmp_486_1_5_reg_4066_pp0_iter3_reg = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_14_reg_661 <= grp_dr2_int_cap_10_s_fu_1776_ap_return;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_14_reg_661 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_14_reg_661;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_15_reg_672_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1277)) then
                if ((tmp_486_1_6_reg_4070_pp0_iter3_reg = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_15_reg_672 <= grp_dr2_int_cap_10_s_fu_1788_ap_return;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_15_reg_672 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_15_reg_672;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_16_reg_683_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1277)) then
                if ((tmp_486_1_7_reg_4074_pp0_iter3_reg = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_16_reg_683 <= grp_dr2_int_cap_10_s_fu_1800_ap_return;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_16_reg_683 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_16_reg_683;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_17_reg_694_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1277)) then
                if ((tmp_486_1_8_reg_4078_pp0_iter3_reg = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_17_reg_694 <= grp_dr2_int_cap_10_s_fu_1812_ap_return;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_17_reg_694 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_17_reg_694;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_18_reg_705_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1277)) then
                if ((tmp_486_1_9_reg_4082_pp0_iter3_reg = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_18_reg_705 <= grp_dr2_int_cap_10_s_fu_1824_ap_return;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_18_reg_705 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_18_reg_705;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_19_reg_716_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1277)) then
                if ((tmp_486_2_reg_4086_pp0_iter3_reg = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_19_reg_716 <= grp_dr2_int_cap_10_s_fu_1836_ap_return;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_19_reg_716 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_19_reg_716;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_1_reg_507_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1277)) then
                if ((tmp_486_0_1_reg_4010_pp0_iter3_reg = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_1_reg_507 <= grp_dr2_int_cap_10_s_fu_1608_ap_return;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_1_reg_507 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_1_reg_507;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_20_reg_727_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1277)) then
                if ((tmp_486_2_1_reg_4090_pp0_iter3_reg = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_20_reg_727 <= grp_dr2_int_cap_10_s_fu_1848_ap_return;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_20_reg_727 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_20_reg_727;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_21_reg_738_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1277)) then
                if ((tmp_486_2_2_reg_4094_pp0_iter3_reg = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_21_reg_738 <= grp_dr2_int_cap_10_s_fu_1860_ap_return;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_21_reg_738 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_21_reg_738;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_22_reg_749_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1277)) then
                if ((tmp_486_2_3_reg_4098_pp0_iter3_reg = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_22_reg_749 <= grp_dr2_int_cap_10_s_fu_1872_ap_return;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_22_reg_749 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_22_reg_749;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_23_reg_760_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1277)) then
                if ((tmp_486_2_4_reg_4102_pp0_iter3_reg = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_23_reg_760 <= grp_dr2_int_cap_10_s_fu_1884_ap_return;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_23_reg_760 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_23_reg_760;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_24_reg_771_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1277)) then
                if ((tmp_486_2_5_reg_4106_pp0_iter3_reg = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_24_reg_771 <= grp_dr2_int_cap_10_s_fu_1896_ap_return;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_24_reg_771 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_24_reg_771;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_25_reg_782_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1277)) then
                if ((tmp_486_2_6_reg_4110_pp0_iter3_reg = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_25_reg_782 <= grp_dr2_int_cap_10_s_fu_1908_ap_return;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_25_reg_782 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_25_reg_782;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_26_reg_793_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1277)) then
                if ((tmp_486_2_7_reg_4114_pp0_iter3_reg = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_26_reg_793 <= grp_dr2_int_cap_10_s_fu_1920_ap_return;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_26_reg_793 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_26_reg_793;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_27_reg_804_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1277)) then
                if ((tmp_486_2_8_reg_4118_pp0_iter3_reg = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_27_reg_804 <= grp_dr2_int_cap_10_s_fu_1932_ap_return;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_27_reg_804 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_27_reg_804;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_28_reg_815_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1277)) then
                if ((tmp_486_2_9_reg_4122_pp0_iter3_reg = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_28_reg_815 <= grp_dr2_int_cap_10_s_fu_1944_ap_return;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_28_reg_815 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_28_reg_815;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_29_reg_826_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1277)) then
                if ((tmp_486_3_reg_4126_pp0_iter3_reg = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_29_reg_826 <= grp_dr2_int_cap_10_s_fu_1956_ap_return;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_29_reg_826 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_29_reg_826;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_2_reg_518_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1277)) then
                if ((tmp_486_0_2_reg_4014_pp0_iter3_reg = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_2_reg_518 <= grp_dr2_int_cap_10_s_fu_1620_ap_return;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_2_reg_518 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_2_reg_518;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_30_reg_837_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1277)) then
                if ((tmp_486_3_1_reg_4130_pp0_iter3_reg = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_30_reg_837 <= grp_dr2_int_cap_10_s_fu_1968_ap_return;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_30_reg_837 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_30_reg_837;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_31_reg_848_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1277)) then
                if ((tmp_486_3_2_reg_4134_pp0_iter3_reg = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_31_reg_848 <= grp_dr2_int_cap_10_s_fu_1980_ap_return;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_31_reg_848 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_31_reg_848;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_32_reg_859_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1277)) then
                if ((tmp_486_3_3_reg_4138_pp0_iter3_reg = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_32_reg_859 <= grp_dr2_int_cap_10_s_fu_1992_ap_return;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_32_reg_859 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_32_reg_859;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_33_reg_870_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1277)) then
                if ((tmp_486_3_4_reg_4142_pp0_iter3_reg = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_33_reg_870 <= grp_dr2_int_cap_10_s_fu_2004_ap_return;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_33_reg_870 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_33_reg_870;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_34_reg_881_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1277)) then
                if ((tmp_486_3_5_reg_4146_pp0_iter3_reg = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_34_reg_881 <= grp_dr2_int_cap_10_s_fu_2016_ap_return;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_34_reg_881 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_34_reg_881;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_35_reg_892_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1277)) then
                if ((tmp_486_3_6_reg_4150_pp0_iter3_reg = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_35_reg_892 <= grp_dr2_int_cap_10_s_fu_2028_ap_return;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_35_reg_892 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_35_reg_892;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_36_reg_903_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1277)) then
                if ((tmp_486_3_7_reg_4154_pp0_iter3_reg = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_36_reg_903 <= grp_dr2_int_cap_10_s_fu_2040_ap_return;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_36_reg_903 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_36_reg_903;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_37_reg_914_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1277)) then
                if ((tmp_486_3_8_reg_4158_pp0_iter3_reg = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_37_reg_914 <= grp_dr2_int_cap_10_s_fu_2052_ap_return;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_37_reg_914 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_37_reg_914;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_38_reg_925_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1277)) then
                if ((tmp_486_3_9_reg_4162_pp0_iter3_reg = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_38_reg_925 <= grp_dr2_int_cap_10_s_fu_2064_ap_return;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_38_reg_925 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_38_reg_925;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_39_reg_936_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1277)) then
                if ((tmp_486_4_reg_4166_pp0_iter3_reg = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_39_reg_936 <= grp_dr2_int_cap_10_s_fu_2076_ap_return;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_39_reg_936 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_39_reg_936;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_3_reg_529_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1277)) then
                if ((tmp_486_0_3_reg_4018_pp0_iter3_reg = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_3_reg_529 <= grp_dr2_int_cap_10_s_fu_1632_ap_return;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_3_reg_529 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_3_reg_529;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_40_reg_947_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1277)) then
                if ((tmp_486_4_1_reg_4170_pp0_iter3_reg = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_40_reg_947 <= grp_dr2_int_cap_10_s_fu_2088_ap_return;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_40_reg_947 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_40_reg_947;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_41_reg_958_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1277)) then
                if ((tmp_486_4_2_reg_4174_pp0_iter3_reg = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_41_reg_958 <= grp_dr2_int_cap_10_s_fu_2100_ap_return;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_41_reg_958 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_41_reg_958;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_42_reg_969_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1277)) then
                if ((tmp_486_4_3_reg_4178_pp0_iter3_reg = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_42_reg_969 <= grp_dr2_int_cap_10_s_fu_2112_ap_return;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_42_reg_969 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_42_reg_969;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_43_reg_980_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1277)) then
                if ((tmp_486_4_4_reg_4182_pp0_iter3_reg = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_43_reg_980 <= grp_dr2_int_cap_10_s_fu_2124_ap_return;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_43_reg_980 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_43_reg_980;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_44_reg_991_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1277)) then
                if ((tmp_486_4_5_reg_4186_pp0_iter3_reg = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_44_reg_991 <= grp_dr2_int_cap_10_s_fu_2136_ap_return;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_44_reg_991 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_44_reg_991;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_45_reg_1002_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1277)) then
                if ((tmp_486_4_6_reg_4190_pp0_iter3_reg = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_45_reg_1002 <= grp_dr2_int_cap_10_s_fu_2148_ap_return;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_45_reg_1002 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_45_reg_1002;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_46_reg_1013_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1277)) then
                if ((tmp_486_4_7_reg_4194_pp0_iter3_reg = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_46_reg_1013 <= grp_dr2_int_cap_10_s_fu_2160_ap_return;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_46_reg_1013 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_46_reg_1013;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_47_reg_1024_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1277)) then
                if ((tmp_486_4_8_reg_4198_pp0_iter3_reg = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_47_reg_1024 <= grp_dr2_int_cap_10_s_fu_2172_ap_return;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_47_reg_1024 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_47_reg_1024;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_48_reg_1035_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1277)) then
                if ((tmp_486_4_9_reg_4202_pp0_iter3_reg = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_48_reg_1035 <= grp_dr2_int_cap_10_s_fu_2184_ap_return;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_48_reg_1035 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_48_reg_1035;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_4_reg_540_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1277)) then
                if ((tmp_486_0_4_reg_4022_pp0_iter3_reg = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_4_reg_540 <= grp_dr2_int_cap_10_s_fu_1644_ap_return;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_4_reg_540 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_4_reg_540;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_5_reg_551_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1277)) then
                if ((tmp_486_0_5_reg_4026_pp0_iter3_reg = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_5_reg_551 <= grp_dr2_int_cap_10_s_fu_1656_ap_return;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_5_reg_551 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_5_reg_551;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_6_reg_562_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1277)) then
                if ((tmp_486_0_6_reg_4030_pp0_iter3_reg = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_6_reg_562 <= grp_dr2_int_cap_10_s_fu_1668_ap_return;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_6_reg_562 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_6_reg_562;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_7_reg_573_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1277)) then
                if ((tmp_486_0_7_reg_4034_pp0_iter3_reg = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_7_reg_573 <= grp_dr2_int_cap_10_s_fu_1680_ap_return;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_7_reg_573 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_7_reg_573;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_8_reg_584_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1277)) then
                if ((tmp_486_0_8_reg_4038_pp0_iter3_reg = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_8_reg_584 <= grp_dr2_int_cap_10_s_fu_1692_ap_return;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_8_reg_584 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_8_reg_584;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_99_reg_595_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1277)) then
                if ((tmp_486_0_9_reg_4042_pp0_iter3_reg = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_99_reg_595 <= grp_dr2_int_cap_10_s_fu_1704_ap_return;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_99_reg_595 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_99_reg_595;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_9_reg_606_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1277)) then
                if ((tmp_486_1_reg_4046_pp0_iter3_reg = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_9_reg_606 <= grp_dr2_int_cap_10_s_fu_1716_ap_return;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_9_reg_606 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_9_reg_606;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_reg_496_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1277)) then
                if ((tmp_77_reg_4006_pp0_iter3_reg = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_reg_496 <= grp_dr2_int_cap_10_s_fu_1596_ap_return;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_reg_496 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_reg_496;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_10_reg_617 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_10_reg_617;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_11_reg_628 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_11_reg_628;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_12_reg_639 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_12_reg_639;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_13_reg_650 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_13_reg_650;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_14_reg_661 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_14_reg_661;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_15_reg_672 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_15_reg_672;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_16_reg_683 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_16_reg_683;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_17_reg_694 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_17_reg_694;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_18_reg_705 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_18_reg_705;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_19_reg_716 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_19_reg_716;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_1_reg_507 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_1_reg_507;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_20_reg_727 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_20_reg_727;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_21_reg_738 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_21_reg_738;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_22_reg_749 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_22_reg_749;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_23_reg_760 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_23_reg_760;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_24_reg_771 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_24_reg_771;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_25_reg_782 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_25_reg_782;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_26_reg_793 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_26_reg_793;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_27_reg_804 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_27_reg_804;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_28_reg_815 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_28_reg_815;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_29_reg_826 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_29_reg_826;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_2_reg_518 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_2_reg_518;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_30_reg_837 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_30_reg_837;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_31_reg_848 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_31_reg_848;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_32_reg_859 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_32_reg_859;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_33_reg_870 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_33_reg_870;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_34_reg_881 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_34_reg_881;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_35_reg_892 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_35_reg_892;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_36_reg_903 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_36_reg_903;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_37_reg_914 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_37_reg_914;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_38_reg_925 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_38_reg_925;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_39_reg_936 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_39_reg_936;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_3_reg_529 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_3_reg_529;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_40_reg_947 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_40_reg_947;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_41_reg_958 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_41_reg_958;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_42_reg_969 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_42_reg_969;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_43_reg_980 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_43_reg_980;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_44_reg_991 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_44_reg_991;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_45_reg_1002 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_45_reg_1002;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_46_reg_1013 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_46_reg_1013;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_47_reg_1024 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_47_reg_1024;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_48_reg_1035 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_48_reg_1035;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_49_reg_1046 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_49_reg_1046;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_4_reg_540 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_4_reg_540;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_50_reg_1057 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_50_reg_1057;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_51_reg_1068 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_51_reg_1068;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_52_reg_1079 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_52_reg_1079;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_53_reg_1090 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_53_reg_1090;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_54_reg_1101 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_54_reg_1101;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_55_reg_1112 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_55_reg_1112;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_56_reg_1123 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_56_reg_1123;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_57_reg_1134 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_57_reg_1134;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_58_reg_1145 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_58_reg_1145;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_59_reg_1156 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_59_reg_1156;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_5_reg_551 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_5_reg_551;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_60_reg_1167 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_60_reg_1167;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_61_reg_1178 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_61_reg_1178;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_62_reg_1189 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_62_reg_1189;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_63_reg_1200 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_63_reg_1200;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_64_reg_1211 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_64_reg_1211;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_65_reg_1222 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_65_reg_1222;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_66_reg_1233 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_66_reg_1233;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_67_reg_1244 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_67_reg_1244;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_68_reg_1255 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_68_reg_1255;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_69_reg_1266 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_69_reg_1266;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_6_reg_562 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_6_reg_562;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_70_reg_1277 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_70_reg_1277;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_71_reg_1288 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_71_reg_1288;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_72_reg_1299 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_72_reg_1299;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_73_reg_1310 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_73_reg_1310;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_74_reg_1321 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_74_reg_1321;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_75_reg_1332 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_75_reg_1332;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_76_reg_1343 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_76_reg_1343;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_77_reg_1354 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_77_reg_1354;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_78_reg_1365 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_78_reg_1365;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_79_reg_1376 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_79_reg_1376;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_7_reg_573 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_7_reg_573;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_80_reg_1387 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_80_reg_1387;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_81_reg_1398 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_81_reg_1398;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_82_reg_1409 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_82_reg_1409;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_83_reg_1420 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_83_reg_1420;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_84_reg_1431 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_84_reg_1431;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_85_reg_1442 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_85_reg_1442;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_86_reg_1453 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_86_reg_1453;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_87_reg_1464 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_87_reg_1464;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_88_reg_1475 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_88_reg_1475;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_89_reg_1486 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_89_reg_1486;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_8_reg_584 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_8_reg_584;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_90_reg_1497 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_90_reg_1497;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_91_reg_1508 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_91_reg_1508;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_92_reg_1519 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_92_reg_1519;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_93_reg_1530 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_93_reg_1530;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_94_reg_1541 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_94_reg_1541;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_95_reg_1552 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_95_reg_1552;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_96_reg_1563 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_96_reg_1563;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_97_reg_1574 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_97_reg_1574;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_98_reg_1585 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_98_reg_1585;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_99_reg_595 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_99_reg_595;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_9_reg_606 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_9_reg_606;
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_reg_496 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_reg_496;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_10_reg_617 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_10_reg_617;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_11_reg_628 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_11_reg_628;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_12_reg_639 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_12_reg_639;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_13_reg_650 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_13_reg_650;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_14_reg_661 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_14_reg_661;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_15_reg_672 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_15_reg_672;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_16_reg_683 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_16_reg_683;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_17_reg_694 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_17_reg_694;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_18_reg_705 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_18_reg_705;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_19_reg_716 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_19_reg_716;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_1_reg_507 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_1_reg_507;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_20_reg_727 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_20_reg_727;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_21_reg_738 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_21_reg_738;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_22_reg_749 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_22_reg_749;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_23_reg_760 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_23_reg_760;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_24_reg_771 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_24_reg_771;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_25_reg_782 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_25_reg_782;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_26_reg_793 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_26_reg_793;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_27_reg_804 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_27_reg_804;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_28_reg_815 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_28_reg_815;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_29_reg_826 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_29_reg_826;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_2_reg_518 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_2_reg_518;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_30_reg_837 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_30_reg_837;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_31_reg_848 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_31_reg_848;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_32_reg_859 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_32_reg_859;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_33_reg_870 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_33_reg_870;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_34_reg_881 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_34_reg_881;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_35_reg_892 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_35_reg_892;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_36_reg_903 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_36_reg_903;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_37_reg_914 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_37_reg_914;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_38_reg_925 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_38_reg_925;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_39_reg_936 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_39_reg_936;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_3_reg_529 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_3_reg_529;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_40_reg_947 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_40_reg_947;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_41_reg_958 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_41_reg_958;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_42_reg_969 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_42_reg_969;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_43_reg_980 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_43_reg_980;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_44_reg_991 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_44_reg_991;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_45_reg_1002 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_45_reg_1002;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_46_reg_1013 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_46_reg_1013;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_47_reg_1024 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_47_reg_1024;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_48_reg_1035 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_48_reg_1035;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_49_reg_1046 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_49_reg_1046;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_4_reg_540 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_4_reg_540;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_50_reg_1057 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_50_reg_1057;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_51_reg_1068 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_51_reg_1068;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_52_reg_1079 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_52_reg_1079;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_53_reg_1090 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_53_reg_1090;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_54_reg_1101 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_54_reg_1101;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_55_reg_1112 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_55_reg_1112;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_56_reg_1123 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_56_reg_1123;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_57_reg_1134 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_57_reg_1134;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_58_reg_1145 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_58_reg_1145;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_59_reg_1156 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_59_reg_1156;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_5_reg_551 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_5_reg_551;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_60_reg_1167 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_60_reg_1167;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_61_reg_1178 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_61_reg_1178;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_62_reg_1189 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_62_reg_1189;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_63_reg_1200 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_63_reg_1200;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_64_reg_1211 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_64_reg_1211;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_65_reg_1222 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_65_reg_1222;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_66_reg_1233 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_66_reg_1233;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_67_reg_1244 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_67_reg_1244;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_68_reg_1255 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_68_reg_1255;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_69_reg_1266 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_69_reg_1266;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_6_reg_562 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_6_reg_562;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_70_reg_1277 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_70_reg_1277;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_71_reg_1288 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_71_reg_1288;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_72_reg_1299 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_72_reg_1299;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_73_reg_1310 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_73_reg_1310;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_74_reg_1321 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_74_reg_1321;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_75_reg_1332 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_75_reg_1332;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_76_reg_1343 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_76_reg_1343;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_77_reg_1354 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_77_reg_1354;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_78_reg_1365 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_78_reg_1365;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_79_reg_1376 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_79_reg_1376;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_7_reg_573 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_7_reg_573;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_80_reg_1387 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_80_reg_1387;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_81_reg_1398 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_81_reg_1398;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_82_reg_1409 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_82_reg_1409;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_83_reg_1420 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_83_reg_1420;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_84_reg_1431 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_84_reg_1431;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_85_reg_1442 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_85_reg_1442;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_86_reg_1453 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_86_reg_1453;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_87_reg_1464 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_87_reg_1464;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_88_reg_1475 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_88_reg_1475;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_89_reg_1486 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_89_reg_1486;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_8_reg_584 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_8_reg_584;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_90_reg_1497 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_90_reg_1497;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_91_reg_1508 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_91_reg_1508;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_92_reg_1519 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_92_reg_1519;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_93_reg_1530 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_93_reg_1530;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_94_reg_1541 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_94_reg_1541;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_95_reg_1552 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_95_reg_1552;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_96_reg_1563 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_96_reg_1563;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_97_reg_1574 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_97_reg_1574;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_98_reg_1585 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_98_reg_1585;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_99_reg_595 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_99_reg_595;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_9_reg_606 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_9_reg_606;
                ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_reg_496 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_reg_496;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_49_reg_1046 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_49_reg_1046;
                ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_50_reg_1057 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_50_reg_1057;
                ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_51_reg_1068 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_51_reg_1068;
                ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_52_reg_1079 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_52_reg_1079;
                ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_53_reg_1090 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_53_reg_1090;
                ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_54_reg_1101 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_54_reg_1101;
                ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_55_reg_1112 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_55_reg_1112;
                ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_56_reg_1123 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_56_reg_1123;
                ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_57_reg_1134 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_57_reg_1134;
                ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_58_reg_1145 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_58_reg_1145;
                ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_59_reg_1156 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_59_reg_1156;
                ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_60_reg_1167 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_60_reg_1167;
                ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_61_reg_1178 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_61_reg_1178;
                ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_62_reg_1189 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_62_reg_1189;
                ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_63_reg_1200 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_63_reg_1200;
                ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_64_reg_1211 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_64_reg_1211;
                ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_65_reg_1222 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_65_reg_1222;
                ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_66_reg_1233 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_66_reg_1233;
                ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_67_reg_1244 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_67_reg_1244;
                ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_68_reg_1255 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_68_reg_1255;
                ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_69_reg_1266 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_69_reg_1266;
                ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_70_reg_1277 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_70_reg_1277;
                ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_71_reg_1288 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_71_reg_1288;
                ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_72_reg_1299 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_72_reg_1299;
                ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_73_reg_1310 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_73_reg_1310;
                ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_74_reg_1321 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_74_reg_1321;
                ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_75_reg_1332 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_75_reg_1332;
                ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_76_reg_1343 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_76_reg_1343;
                ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_77_reg_1354 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_77_reg_1354;
                ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_78_reg_1365 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_78_reg_1365;
                ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_79_reg_1376 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_79_reg_1376;
                ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_80_reg_1387 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_80_reg_1387;
                ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_81_reg_1398 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_81_reg_1398;
                ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_82_reg_1409 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_82_reg_1409;
                ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_83_reg_1420 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_83_reg_1420;
                ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_84_reg_1431 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_84_reg_1431;
                ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_85_reg_1442 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_85_reg_1442;
                ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_86_reg_1453 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_86_reg_1453;
                ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_87_reg_1464 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_87_reg_1464;
                ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_88_reg_1475 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_88_reg_1475;
                ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_89_reg_1486 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_89_reg_1486;
                ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_90_reg_1497 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_90_reg_1497;
                ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_91_reg_1508 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_91_reg_1508;
                ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_92_reg_1519 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_92_reg_1519;
                ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_93_reg_1530 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_93_reg_1530;
                ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_94_reg_1541 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_94_reg_1541;
                ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_95_reg_1552 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_95_reg_1552;
                ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_96_reg_1563 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_96_reg_1563;
                ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_97_reg_1574 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_97_reg_1574;
                ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_98_reg_1585 <= ap_phi_reg_pp0_iter3_hadcalo_emcalo_drval_98_reg_1585;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_port_reg_emcalo_5_hwEta_V_re <= emcalo_5_hwEta_V_re;
                ap_port_reg_emcalo_5_hwPhi_V_re <= emcalo_5_hwPhi_V_re;
                ap_port_reg_emcalo_6_hwEta_V_re <= emcalo_6_hwEta_V_re;
                ap_port_reg_emcalo_6_hwPhi_V_re <= emcalo_6_hwPhi_V_re;
                ap_port_reg_emcalo_7_hwEta_V_re <= emcalo_7_hwEta_V_re;
                ap_port_reg_emcalo_7_hwPhi_V_re <= emcalo_7_hwPhi_V_re;
                ap_port_reg_emcalo_8_hwEta_V_re <= emcalo_8_hwEta_V_re;
                ap_port_reg_emcalo_8_hwPhi_V_re <= emcalo_8_hwPhi_V_re;
                ap_port_reg_emcalo_9_hwEta_V_re <= emcalo_9_hwEta_V_re;
                ap_port_reg_emcalo_9_hwPhi_V_re <= emcalo_9_hwPhi_V_re;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                hadcalo_0_hwEta_V_r_3_reg_3997 <= hadcalo_0_hwEta_V_r;
                hadcalo_0_hwPhi_V_r_3_reg_3907 <= hadcalo_0_hwPhi_V_r;
                hadcalo_1_hwEta_V_r_3_reg_3988 <= hadcalo_1_hwEta_V_r;
                hadcalo_1_hwPhi_V_r_3_reg_3898 <= hadcalo_1_hwPhi_V_r;
                hadcalo_2_hwEta_V_r_3_reg_3979 <= hadcalo_2_hwEta_V_r;
                hadcalo_2_hwPhi_V_r_3_reg_3889 <= hadcalo_2_hwPhi_V_r;
                hadcalo_3_hwEta_V_r_3_reg_3970 <= hadcalo_3_hwEta_V_r;
                hadcalo_3_hwPhi_V_r_3_reg_3880 <= hadcalo_3_hwPhi_V_r;
                hadcalo_4_hwEta_V_r_3_reg_3961 <= hadcalo_4_hwEta_V_r;
                hadcalo_4_hwPhi_V_r_3_reg_3871 <= hadcalo_4_hwPhi_V_r;
                hadcalo_5_hwEta_V_r_3_reg_3952 <= hadcalo_5_hwEta_V_r;
                hadcalo_5_hwPhi_V_r_3_reg_3862 <= hadcalo_5_hwPhi_V_r;
                hadcalo_6_hwEta_V_r_3_reg_3943 <= hadcalo_6_hwEta_V_r;
                hadcalo_6_hwPhi_V_r_3_reg_3853 <= hadcalo_6_hwPhi_V_r;
                hadcalo_7_hwEta_V_r_3_reg_3934 <= hadcalo_7_hwEta_V_r;
                hadcalo_7_hwPhi_V_r_3_reg_3844 <= hadcalo_7_hwPhi_V_r;
                hadcalo_8_hwEta_V_r_3_reg_3925 <= hadcalo_8_hwEta_V_r;
                hadcalo_8_hwPhi_V_r_3_reg_3835 <= hadcalo_8_hwPhi_V_r;
                hadcalo_9_hwEta_V_r_3_reg_3916 <= hadcalo_9_hwEta_V_r;
                hadcalo_9_hwPhi_V_r_3_reg_3826 <= hadcalo_9_hwPhi_V_r;
                tmp_486_0_1_reg_4010 <= tmp_486_0_1_fu_2366_p2;
                tmp_486_0_1_reg_4010_pp0_iter1_reg <= tmp_486_0_1_reg_4010;
                tmp_486_0_1_reg_4010_pp0_iter2_reg <= tmp_486_0_1_reg_4010_pp0_iter1_reg;
                tmp_486_0_1_reg_4010_pp0_iter3_reg <= tmp_486_0_1_reg_4010_pp0_iter2_reg;
                tmp_486_0_2_reg_4014 <= tmp_486_0_2_fu_2372_p2;
                tmp_486_0_2_reg_4014_pp0_iter1_reg <= tmp_486_0_2_reg_4014;
                tmp_486_0_2_reg_4014_pp0_iter2_reg <= tmp_486_0_2_reg_4014_pp0_iter1_reg;
                tmp_486_0_2_reg_4014_pp0_iter3_reg <= tmp_486_0_2_reg_4014_pp0_iter2_reg;
                tmp_486_0_3_reg_4018 <= tmp_486_0_3_fu_2378_p2;
                tmp_486_0_3_reg_4018_pp0_iter1_reg <= tmp_486_0_3_reg_4018;
                tmp_486_0_3_reg_4018_pp0_iter2_reg <= tmp_486_0_3_reg_4018_pp0_iter1_reg;
                tmp_486_0_3_reg_4018_pp0_iter3_reg <= tmp_486_0_3_reg_4018_pp0_iter2_reg;
                tmp_486_0_4_reg_4022 <= tmp_486_0_4_fu_2384_p2;
                tmp_486_0_4_reg_4022_pp0_iter1_reg <= tmp_486_0_4_reg_4022;
                tmp_486_0_4_reg_4022_pp0_iter2_reg <= tmp_486_0_4_reg_4022_pp0_iter1_reg;
                tmp_486_0_4_reg_4022_pp0_iter3_reg <= tmp_486_0_4_reg_4022_pp0_iter2_reg;
                tmp_486_0_5_reg_4026 <= tmp_486_0_5_fu_2390_p2;
                tmp_486_0_5_reg_4026_pp0_iter1_reg <= tmp_486_0_5_reg_4026;
                tmp_486_0_5_reg_4026_pp0_iter2_reg <= tmp_486_0_5_reg_4026_pp0_iter1_reg;
                tmp_486_0_5_reg_4026_pp0_iter3_reg <= tmp_486_0_5_reg_4026_pp0_iter2_reg;
                tmp_486_0_6_reg_4030 <= tmp_486_0_6_fu_2396_p2;
                tmp_486_0_6_reg_4030_pp0_iter1_reg <= tmp_486_0_6_reg_4030;
                tmp_486_0_6_reg_4030_pp0_iter2_reg <= tmp_486_0_6_reg_4030_pp0_iter1_reg;
                tmp_486_0_6_reg_4030_pp0_iter3_reg <= tmp_486_0_6_reg_4030_pp0_iter2_reg;
                tmp_486_0_7_reg_4034 <= tmp_486_0_7_fu_2402_p2;
                tmp_486_0_7_reg_4034_pp0_iter1_reg <= tmp_486_0_7_reg_4034;
                tmp_486_0_7_reg_4034_pp0_iter2_reg <= tmp_486_0_7_reg_4034_pp0_iter1_reg;
                tmp_486_0_7_reg_4034_pp0_iter3_reg <= tmp_486_0_7_reg_4034_pp0_iter2_reg;
                tmp_486_0_8_reg_4038 <= tmp_486_0_8_fu_2408_p2;
                tmp_486_0_8_reg_4038_pp0_iter1_reg <= tmp_486_0_8_reg_4038;
                tmp_486_0_8_reg_4038_pp0_iter2_reg <= tmp_486_0_8_reg_4038_pp0_iter1_reg;
                tmp_486_0_8_reg_4038_pp0_iter3_reg <= tmp_486_0_8_reg_4038_pp0_iter2_reg;
                tmp_486_0_9_reg_4042 <= tmp_486_0_9_fu_2414_p2;
                tmp_486_0_9_reg_4042_pp0_iter1_reg <= tmp_486_0_9_reg_4042;
                tmp_486_0_9_reg_4042_pp0_iter2_reg <= tmp_486_0_9_reg_4042_pp0_iter1_reg;
                tmp_486_0_9_reg_4042_pp0_iter3_reg <= tmp_486_0_9_reg_4042_pp0_iter2_reg;
                tmp_486_1_1_reg_4050 <= tmp_486_1_1_fu_2440_p2;
                tmp_486_1_1_reg_4050_pp0_iter1_reg <= tmp_486_1_1_reg_4050;
                tmp_486_1_1_reg_4050_pp0_iter2_reg <= tmp_486_1_1_reg_4050_pp0_iter1_reg;
                tmp_486_1_1_reg_4050_pp0_iter3_reg <= tmp_486_1_1_reg_4050_pp0_iter2_reg;
                tmp_486_1_2_reg_4054 <= tmp_486_1_2_fu_2446_p2;
                tmp_486_1_2_reg_4054_pp0_iter1_reg <= tmp_486_1_2_reg_4054;
                tmp_486_1_2_reg_4054_pp0_iter2_reg <= tmp_486_1_2_reg_4054_pp0_iter1_reg;
                tmp_486_1_2_reg_4054_pp0_iter3_reg <= tmp_486_1_2_reg_4054_pp0_iter2_reg;
                tmp_486_1_3_reg_4058 <= tmp_486_1_3_fu_2452_p2;
                tmp_486_1_3_reg_4058_pp0_iter1_reg <= tmp_486_1_3_reg_4058;
                tmp_486_1_3_reg_4058_pp0_iter2_reg <= tmp_486_1_3_reg_4058_pp0_iter1_reg;
                tmp_486_1_3_reg_4058_pp0_iter3_reg <= tmp_486_1_3_reg_4058_pp0_iter2_reg;
                tmp_486_1_4_reg_4062 <= tmp_486_1_4_fu_2458_p2;
                tmp_486_1_4_reg_4062_pp0_iter1_reg <= tmp_486_1_4_reg_4062;
                tmp_486_1_4_reg_4062_pp0_iter2_reg <= tmp_486_1_4_reg_4062_pp0_iter1_reg;
                tmp_486_1_4_reg_4062_pp0_iter3_reg <= tmp_486_1_4_reg_4062_pp0_iter2_reg;
                tmp_486_1_5_reg_4066 <= tmp_486_1_5_fu_2464_p2;
                tmp_486_1_5_reg_4066_pp0_iter1_reg <= tmp_486_1_5_reg_4066;
                tmp_486_1_5_reg_4066_pp0_iter2_reg <= tmp_486_1_5_reg_4066_pp0_iter1_reg;
                tmp_486_1_5_reg_4066_pp0_iter3_reg <= tmp_486_1_5_reg_4066_pp0_iter2_reg;
                tmp_486_1_6_reg_4070 <= tmp_486_1_6_fu_2470_p2;
                tmp_486_1_6_reg_4070_pp0_iter1_reg <= tmp_486_1_6_reg_4070;
                tmp_486_1_6_reg_4070_pp0_iter2_reg <= tmp_486_1_6_reg_4070_pp0_iter1_reg;
                tmp_486_1_6_reg_4070_pp0_iter3_reg <= tmp_486_1_6_reg_4070_pp0_iter2_reg;
                tmp_486_1_7_reg_4074 <= tmp_486_1_7_fu_2476_p2;
                tmp_486_1_7_reg_4074_pp0_iter1_reg <= tmp_486_1_7_reg_4074;
                tmp_486_1_7_reg_4074_pp0_iter2_reg <= tmp_486_1_7_reg_4074_pp0_iter1_reg;
                tmp_486_1_7_reg_4074_pp0_iter3_reg <= tmp_486_1_7_reg_4074_pp0_iter2_reg;
                tmp_486_1_8_reg_4078 <= tmp_486_1_8_fu_2482_p2;
                tmp_486_1_8_reg_4078_pp0_iter1_reg <= tmp_486_1_8_reg_4078;
                tmp_486_1_8_reg_4078_pp0_iter2_reg <= tmp_486_1_8_reg_4078_pp0_iter1_reg;
                tmp_486_1_8_reg_4078_pp0_iter3_reg <= tmp_486_1_8_reg_4078_pp0_iter2_reg;
                tmp_486_1_9_reg_4082 <= tmp_486_1_9_fu_2488_p2;
                tmp_486_1_9_reg_4082_pp0_iter1_reg <= tmp_486_1_9_reg_4082;
                tmp_486_1_9_reg_4082_pp0_iter2_reg <= tmp_486_1_9_reg_4082_pp0_iter1_reg;
                tmp_486_1_9_reg_4082_pp0_iter3_reg <= tmp_486_1_9_reg_4082_pp0_iter2_reg;
                tmp_486_1_reg_4046 <= tmp_486_1_fu_2434_p2;
                tmp_486_1_reg_4046_pp0_iter1_reg <= tmp_486_1_reg_4046;
                tmp_486_1_reg_4046_pp0_iter2_reg <= tmp_486_1_reg_4046_pp0_iter1_reg;
                tmp_486_1_reg_4046_pp0_iter3_reg <= tmp_486_1_reg_4046_pp0_iter2_reg;
                tmp_486_2_1_reg_4090 <= tmp_486_2_1_fu_2514_p2;
                tmp_486_2_1_reg_4090_pp0_iter1_reg <= tmp_486_2_1_reg_4090;
                tmp_486_2_1_reg_4090_pp0_iter2_reg <= tmp_486_2_1_reg_4090_pp0_iter1_reg;
                tmp_486_2_1_reg_4090_pp0_iter3_reg <= tmp_486_2_1_reg_4090_pp0_iter2_reg;
                tmp_486_2_2_reg_4094 <= tmp_486_2_2_fu_2520_p2;
                tmp_486_2_2_reg_4094_pp0_iter1_reg <= tmp_486_2_2_reg_4094;
                tmp_486_2_2_reg_4094_pp0_iter2_reg <= tmp_486_2_2_reg_4094_pp0_iter1_reg;
                tmp_486_2_2_reg_4094_pp0_iter3_reg <= tmp_486_2_2_reg_4094_pp0_iter2_reg;
                tmp_486_2_3_reg_4098 <= tmp_486_2_3_fu_2526_p2;
                tmp_486_2_3_reg_4098_pp0_iter1_reg <= tmp_486_2_3_reg_4098;
                tmp_486_2_3_reg_4098_pp0_iter2_reg <= tmp_486_2_3_reg_4098_pp0_iter1_reg;
                tmp_486_2_3_reg_4098_pp0_iter3_reg <= tmp_486_2_3_reg_4098_pp0_iter2_reg;
                tmp_486_2_4_reg_4102 <= tmp_486_2_4_fu_2532_p2;
                tmp_486_2_4_reg_4102_pp0_iter1_reg <= tmp_486_2_4_reg_4102;
                tmp_486_2_4_reg_4102_pp0_iter2_reg <= tmp_486_2_4_reg_4102_pp0_iter1_reg;
                tmp_486_2_4_reg_4102_pp0_iter3_reg <= tmp_486_2_4_reg_4102_pp0_iter2_reg;
                tmp_486_2_5_reg_4106 <= tmp_486_2_5_fu_2538_p2;
                tmp_486_2_5_reg_4106_pp0_iter1_reg <= tmp_486_2_5_reg_4106;
                tmp_486_2_5_reg_4106_pp0_iter2_reg <= tmp_486_2_5_reg_4106_pp0_iter1_reg;
                tmp_486_2_5_reg_4106_pp0_iter3_reg <= tmp_486_2_5_reg_4106_pp0_iter2_reg;
                tmp_486_2_6_reg_4110 <= tmp_486_2_6_fu_2544_p2;
                tmp_486_2_6_reg_4110_pp0_iter1_reg <= tmp_486_2_6_reg_4110;
                tmp_486_2_6_reg_4110_pp0_iter2_reg <= tmp_486_2_6_reg_4110_pp0_iter1_reg;
                tmp_486_2_6_reg_4110_pp0_iter3_reg <= tmp_486_2_6_reg_4110_pp0_iter2_reg;
                tmp_486_2_7_reg_4114 <= tmp_486_2_7_fu_2550_p2;
                tmp_486_2_7_reg_4114_pp0_iter1_reg <= tmp_486_2_7_reg_4114;
                tmp_486_2_7_reg_4114_pp0_iter2_reg <= tmp_486_2_7_reg_4114_pp0_iter1_reg;
                tmp_486_2_7_reg_4114_pp0_iter3_reg <= tmp_486_2_7_reg_4114_pp0_iter2_reg;
                tmp_486_2_8_reg_4118 <= tmp_486_2_8_fu_2556_p2;
                tmp_486_2_8_reg_4118_pp0_iter1_reg <= tmp_486_2_8_reg_4118;
                tmp_486_2_8_reg_4118_pp0_iter2_reg <= tmp_486_2_8_reg_4118_pp0_iter1_reg;
                tmp_486_2_8_reg_4118_pp0_iter3_reg <= tmp_486_2_8_reg_4118_pp0_iter2_reg;
                tmp_486_2_9_reg_4122 <= tmp_486_2_9_fu_2562_p2;
                tmp_486_2_9_reg_4122_pp0_iter1_reg <= tmp_486_2_9_reg_4122;
                tmp_486_2_9_reg_4122_pp0_iter2_reg <= tmp_486_2_9_reg_4122_pp0_iter1_reg;
                tmp_486_2_9_reg_4122_pp0_iter3_reg <= tmp_486_2_9_reg_4122_pp0_iter2_reg;
                tmp_486_2_reg_4086 <= tmp_486_2_fu_2508_p2;
                tmp_486_2_reg_4086_pp0_iter1_reg <= tmp_486_2_reg_4086;
                tmp_486_2_reg_4086_pp0_iter2_reg <= tmp_486_2_reg_4086_pp0_iter1_reg;
                tmp_486_2_reg_4086_pp0_iter3_reg <= tmp_486_2_reg_4086_pp0_iter2_reg;
                tmp_486_3_1_reg_4130 <= tmp_486_3_1_fu_2588_p2;
                tmp_486_3_1_reg_4130_pp0_iter1_reg <= tmp_486_3_1_reg_4130;
                tmp_486_3_1_reg_4130_pp0_iter2_reg <= tmp_486_3_1_reg_4130_pp0_iter1_reg;
                tmp_486_3_1_reg_4130_pp0_iter3_reg <= tmp_486_3_1_reg_4130_pp0_iter2_reg;
                tmp_486_3_2_reg_4134 <= tmp_486_3_2_fu_2594_p2;
                tmp_486_3_2_reg_4134_pp0_iter1_reg <= tmp_486_3_2_reg_4134;
                tmp_486_3_2_reg_4134_pp0_iter2_reg <= tmp_486_3_2_reg_4134_pp0_iter1_reg;
                tmp_486_3_2_reg_4134_pp0_iter3_reg <= tmp_486_3_2_reg_4134_pp0_iter2_reg;
                tmp_486_3_3_reg_4138 <= tmp_486_3_3_fu_2600_p2;
                tmp_486_3_3_reg_4138_pp0_iter1_reg <= tmp_486_3_3_reg_4138;
                tmp_486_3_3_reg_4138_pp0_iter2_reg <= tmp_486_3_3_reg_4138_pp0_iter1_reg;
                tmp_486_3_3_reg_4138_pp0_iter3_reg <= tmp_486_3_3_reg_4138_pp0_iter2_reg;
                tmp_486_3_4_reg_4142 <= tmp_486_3_4_fu_2606_p2;
                tmp_486_3_4_reg_4142_pp0_iter1_reg <= tmp_486_3_4_reg_4142;
                tmp_486_3_4_reg_4142_pp0_iter2_reg <= tmp_486_3_4_reg_4142_pp0_iter1_reg;
                tmp_486_3_4_reg_4142_pp0_iter3_reg <= tmp_486_3_4_reg_4142_pp0_iter2_reg;
                tmp_486_3_5_reg_4146 <= tmp_486_3_5_fu_2612_p2;
                tmp_486_3_5_reg_4146_pp0_iter1_reg <= tmp_486_3_5_reg_4146;
                tmp_486_3_5_reg_4146_pp0_iter2_reg <= tmp_486_3_5_reg_4146_pp0_iter1_reg;
                tmp_486_3_5_reg_4146_pp0_iter3_reg <= tmp_486_3_5_reg_4146_pp0_iter2_reg;
                tmp_486_3_6_reg_4150 <= tmp_486_3_6_fu_2618_p2;
                tmp_486_3_6_reg_4150_pp0_iter1_reg <= tmp_486_3_6_reg_4150;
                tmp_486_3_6_reg_4150_pp0_iter2_reg <= tmp_486_3_6_reg_4150_pp0_iter1_reg;
                tmp_486_3_6_reg_4150_pp0_iter3_reg <= tmp_486_3_6_reg_4150_pp0_iter2_reg;
                tmp_486_3_7_reg_4154 <= tmp_486_3_7_fu_2624_p2;
                tmp_486_3_7_reg_4154_pp0_iter1_reg <= tmp_486_3_7_reg_4154;
                tmp_486_3_7_reg_4154_pp0_iter2_reg <= tmp_486_3_7_reg_4154_pp0_iter1_reg;
                tmp_486_3_7_reg_4154_pp0_iter3_reg <= tmp_486_3_7_reg_4154_pp0_iter2_reg;
                tmp_486_3_8_reg_4158 <= tmp_486_3_8_fu_2630_p2;
                tmp_486_3_8_reg_4158_pp0_iter1_reg <= tmp_486_3_8_reg_4158;
                tmp_486_3_8_reg_4158_pp0_iter2_reg <= tmp_486_3_8_reg_4158_pp0_iter1_reg;
                tmp_486_3_8_reg_4158_pp0_iter3_reg <= tmp_486_3_8_reg_4158_pp0_iter2_reg;
                tmp_486_3_9_reg_4162 <= tmp_486_3_9_fu_2636_p2;
                tmp_486_3_9_reg_4162_pp0_iter1_reg <= tmp_486_3_9_reg_4162;
                tmp_486_3_9_reg_4162_pp0_iter2_reg <= tmp_486_3_9_reg_4162_pp0_iter1_reg;
                tmp_486_3_9_reg_4162_pp0_iter3_reg <= tmp_486_3_9_reg_4162_pp0_iter2_reg;
                tmp_486_3_reg_4126 <= tmp_486_3_fu_2582_p2;
                tmp_486_3_reg_4126_pp0_iter1_reg <= tmp_486_3_reg_4126;
                tmp_486_3_reg_4126_pp0_iter2_reg <= tmp_486_3_reg_4126_pp0_iter1_reg;
                tmp_486_3_reg_4126_pp0_iter3_reg <= tmp_486_3_reg_4126_pp0_iter2_reg;
                tmp_486_4_1_reg_4170 <= tmp_486_4_1_fu_2662_p2;
                tmp_486_4_1_reg_4170_pp0_iter1_reg <= tmp_486_4_1_reg_4170;
                tmp_486_4_1_reg_4170_pp0_iter2_reg <= tmp_486_4_1_reg_4170_pp0_iter1_reg;
                tmp_486_4_1_reg_4170_pp0_iter3_reg <= tmp_486_4_1_reg_4170_pp0_iter2_reg;
                tmp_486_4_2_reg_4174 <= tmp_486_4_2_fu_2668_p2;
                tmp_486_4_2_reg_4174_pp0_iter1_reg <= tmp_486_4_2_reg_4174;
                tmp_486_4_2_reg_4174_pp0_iter2_reg <= tmp_486_4_2_reg_4174_pp0_iter1_reg;
                tmp_486_4_2_reg_4174_pp0_iter3_reg <= tmp_486_4_2_reg_4174_pp0_iter2_reg;
                tmp_486_4_3_reg_4178 <= tmp_486_4_3_fu_2674_p2;
                tmp_486_4_3_reg_4178_pp0_iter1_reg <= tmp_486_4_3_reg_4178;
                tmp_486_4_3_reg_4178_pp0_iter2_reg <= tmp_486_4_3_reg_4178_pp0_iter1_reg;
                tmp_486_4_3_reg_4178_pp0_iter3_reg <= tmp_486_4_3_reg_4178_pp0_iter2_reg;
                tmp_486_4_4_reg_4182 <= tmp_486_4_4_fu_2680_p2;
                tmp_486_4_4_reg_4182_pp0_iter1_reg <= tmp_486_4_4_reg_4182;
                tmp_486_4_4_reg_4182_pp0_iter2_reg <= tmp_486_4_4_reg_4182_pp0_iter1_reg;
                tmp_486_4_4_reg_4182_pp0_iter3_reg <= tmp_486_4_4_reg_4182_pp0_iter2_reg;
                tmp_486_4_5_reg_4186 <= tmp_486_4_5_fu_2686_p2;
                tmp_486_4_5_reg_4186_pp0_iter1_reg <= tmp_486_4_5_reg_4186;
                tmp_486_4_5_reg_4186_pp0_iter2_reg <= tmp_486_4_5_reg_4186_pp0_iter1_reg;
                tmp_486_4_5_reg_4186_pp0_iter3_reg <= tmp_486_4_5_reg_4186_pp0_iter2_reg;
                tmp_486_4_6_reg_4190 <= tmp_486_4_6_fu_2692_p2;
                tmp_486_4_6_reg_4190_pp0_iter1_reg <= tmp_486_4_6_reg_4190;
                tmp_486_4_6_reg_4190_pp0_iter2_reg <= tmp_486_4_6_reg_4190_pp0_iter1_reg;
                tmp_486_4_6_reg_4190_pp0_iter3_reg <= tmp_486_4_6_reg_4190_pp0_iter2_reg;
                tmp_486_4_7_reg_4194 <= tmp_486_4_7_fu_2698_p2;
                tmp_486_4_7_reg_4194_pp0_iter1_reg <= tmp_486_4_7_reg_4194;
                tmp_486_4_7_reg_4194_pp0_iter2_reg <= tmp_486_4_7_reg_4194_pp0_iter1_reg;
                tmp_486_4_7_reg_4194_pp0_iter3_reg <= tmp_486_4_7_reg_4194_pp0_iter2_reg;
                tmp_486_4_8_reg_4198 <= tmp_486_4_8_fu_2704_p2;
                tmp_486_4_8_reg_4198_pp0_iter1_reg <= tmp_486_4_8_reg_4198;
                tmp_486_4_8_reg_4198_pp0_iter2_reg <= tmp_486_4_8_reg_4198_pp0_iter1_reg;
                tmp_486_4_8_reg_4198_pp0_iter3_reg <= tmp_486_4_8_reg_4198_pp0_iter2_reg;
                tmp_486_4_9_reg_4202 <= tmp_486_4_9_fu_2710_p2;
                tmp_486_4_9_reg_4202_pp0_iter1_reg <= tmp_486_4_9_reg_4202;
                tmp_486_4_9_reg_4202_pp0_iter2_reg <= tmp_486_4_9_reg_4202_pp0_iter1_reg;
                tmp_486_4_9_reg_4202_pp0_iter3_reg <= tmp_486_4_9_reg_4202_pp0_iter2_reg;
                tmp_486_4_reg_4166 <= tmp_486_4_fu_2656_p2;
                tmp_486_4_reg_4166_pp0_iter1_reg <= tmp_486_4_reg_4166;
                tmp_486_4_reg_4166_pp0_iter2_reg <= tmp_486_4_reg_4166_pp0_iter1_reg;
                tmp_486_4_reg_4166_pp0_iter3_reg <= tmp_486_4_reg_4166_pp0_iter2_reg;
                tmp_486_5_1_reg_4210 <= tmp_486_5_1_fu_2736_p2;
                tmp_486_5_1_reg_4210_pp0_iter1_reg <= tmp_486_5_1_reg_4210;
                tmp_486_5_1_reg_4210_pp0_iter2_reg <= tmp_486_5_1_reg_4210_pp0_iter1_reg;
                tmp_486_5_1_reg_4210_pp0_iter3_reg <= tmp_486_5_1_reg_4210_pp0_iter2_reg;
                tmp_486_5_2_reg_4214 <= tmp_486_5_2_fu_2742_p2;
                tmp_486_5_2_reg_4214_pp0_iter1_reg <= tmp_486_5_2_reg_4214;
                tmp_486_5_2_reg_4214_pp0_iter2_reg <= tmp_486_5_2_reg_4214_pp0_iter1_reg;
                tmp_486_5_2_reg_4214_pp0_iter3_reg <= tmp_486_5_2_reg_4214_pp0_iter2_reg;
                tmp_486_5_3_reg_4218 <= tmp_486_5_3_fu_2748_p2;
                tmp_486_5_3_reg_4218_pp0_iter1_reg <= tmp_486_5_3_reg_4218;
                tmp_486_5_3_reg_4218_pp0_iter2_reg <= tmp_486_5_3_reg_4218_pp0_iter1_reg;
                tmp_486_5_3_reg_4218_pp0_iter3_reg <= tmp_486_5_3_reg_4218_pp0_iter2_reg;
                tmp_486_5_4_reg_4222 <= tmp_486_5_4_fu_2754_p2;
                tmp_486_5_4_reg_4222_pp0_iter1_reg <= tmp_486_5_4_reg_4222;
                tmp_486_5_4_reg_4222_pp0_iter2_reg <= tmp_486_5_4_reg_4222_pp0_iter1_reg;
                tmp_486_5_4_reg_4222_pp0_iter3_reg <= tmp_486_5_4_reg_4222_pp0_iter2_reg;
                tmp_486_5_5_reg_4226 <= tmp_486_5_5_fu_2760_p2;
                tmp_486_5_5_reg_4226_pp0_iter1_reg <= tmp_486_5_5_reg_4226;
                tmp_486_5_5_reg_4226_pp0_iter2_reg <= tmp_486_5_5_reg_4226_pp0_iter1_reg;
                tmp_486_5_5_reg_4226_pp0_iter3_reg <= tmp_486_5_5_reg_4226_pp0_iter2_reg;
                tmp_486_5_6_reg_4230 <= tmp_486_5_6_fu_2766_p2;
                tmp_486_5_6_reg_4230_pp0_iter1_reg <= tmp_486_5_6_reg_4230;
                tmp_486_5_6_reg_4230_pp0_iter2_reg <= tmp_486_5_6_reg_4230_pp0_iter1_reg;
                tmp_486_5_6_reg_4230_pp0_iter3_reg <= tmp_486_5_6_reg_4230_pp0_iter2_reg;
                tmp_486_5_7_reg_4234 <= tmp_486_5_7_fu_2772_p2;
                tmp_486_5_7_reg_4234_pp0_iter1_reg <= tmp_486_5_7_reg_4234;
                tmp_486_5_7_reg_4234_pp0_iter2_reg <= tmp_486_5_7_reg_4234_pp0_iter1_reg;
                tmp_486_5_7_reg_4234_pp0_iter3_reg <= tmp_486_5_7_reg_4234_pp0_iter2_reg;
                tmp_486_5_8_reg_4238 <= tmp_486_5_8_fu_2778_p2;
                tmp_486_5_8_reg_4238_pp0_iter1_reg <= tmp_486_5_8_reg_4238;
                tmp_486_5_8_reg_4238_pp0_iter2_reg <= tmp_486_5_8_reg_4238_pp0_iter1_reg;
                tmp_486_5_8_reg_4238_pp0_iter3_reg <= tmp_486_5_8_reg_4238_pp0_iter2_reg;
                tmp_486_5_9_reg_4242 <= tmp_486_5_9_fu_2784_p2;
                tmp_486_5_9_reg_4242_pp0_iter1_reg <= tmp_486_5_9_reg_4242;
                tmp_486_5_9_reg_4242_pp0_iter2_reg <= tmp_486_5_9_reg_4242_pp0_iter1_reg;
                tmp_486_5_9_reg_4242_pp0_iter3_reg <= tmp_486_5_9_reg_4242_pp0_iter2_reg;
                tmp_486_5_reg_4206 <= tmp_486_5_fu_2730_p2;
                tmp_486_5_reg_4206_pp0_iter1_reg <= tmp_486_5_reg_4206;
                tmp_486_5_reg_4206_pp0_iter2_reg <= tmp_486_5_reg_4206_pp0_iter1_reg;
                tmp_486_5_reg_4206_pp0_iter3_reg <= tmp_486_5_reg_4206_pp0_iter2_reg;
                tmp_486_6_1_reg_4250 <= tmp_486_6_1_fu_2810_p2;
                tmp_486_6_1_reg_4250_pp0_iter1_reg <= tmp_486_6_1_reg_4250;
                tmp_486_6_1_reg_4250_pp0_iter2_reg <= tmp_486_6_1_reg_4250_pp0_iter1_reg;
                tmp_486_6_1_reg_4250_pp0_iter3_reg <= tmp_486_6_1_reg_4250_pp0_iter2_reg;
                tmp_486_6_2_reg_4254 <= tmp_486_6_2_fu_2816_p2;
                tmp_486_6_2_reg_4254_pp0_iter1_reg <= tmp_486_6_2_reg_4254;
                tmp_486_6_2_reg_4254_pp0_iter2_reg <= tmp_486_6_2_reg_4254_pp0_iter1_reg;
                tmp_486_6_2_reg_4254_pp0_iter3_reg <= tmp_486_6_2_reg_4254_pp0_iter2_reg;
                tmp_486_6_3_reg_4258 <= tmp_486_6_3_fu_2822_p2;
                tmp_486_6_3_reg_4258_pp0_iter1_reg <= tmp_486_6_3_reg_4258;
                tmp_486_6_3_reg_4258_pp0_iter2_reg <= tmp_486_6_3_reg_4258_pp0_iter1_reg;
                tmp_486_6_3_reg_4258_pp0_iter3_reg <= tmp_486_6_3_reg_4258_pp0_iter2_reg;
                tmp_486_6_4_reg_4262 <= tmp_486_6_4_fu_2828_p2;
                tmp_486_6_4_reg_4262_pp0_iter1_reg <= tmp_486_6_4_reg_4262;
                tmp_486_6_4_reg_4262_pp0_iter2_reg <= tmp_486_6_4_reg_4262_pp0_iter1_reg;
                tmp_486_6_4_reg_4262_pp0_iter3_reg <= tmp_486_6_4_reg_4262_pp0_iter2_reg;
                tmp_486_6_5_reg_4266 <= tmp_486_6_5_fu_2834_p2;
                tmp_486_6_5_reg_4266_pp0_iter1_reg <= tmp_486_6_5_reg_4266;
                tmp_486_6_5_reg_4266_pp0_iter2_reg <= tmp_486_6_5_reg_4266_pp0_iter1_reg;
                tmp_486_6_5_reg_4266_pp0_iter3_reg <= tmp_486_6_5_reg_4266_pp0_iter2_reg;
                tmp_486_6_6_reg_4270 <= tmp_486_6_6_fu_2840_p2;
                tmp_486_6_6_reg_4270_pp0_iter1_reg <= tmp_486_6_6_reg_4270;
                tmp_486_6_6_reg_4270_pp0_iter2_reg <= tmp_486_6_6_reg_4270_pp0_iter1_reg;
                tmp_486_6_6_reg_4270_pp0_iter3_reg <= tmp_486_6_6_reg_4270_pp0_iter2_reg;
                tmp_486_6_7_reg_4274 <= tmp_486_6_7_fu_2846_p2;
                tmp_486_6_7_reg_4274_pp0_iter1_reg <= tmp_486_6_7_reg_4274;
                tmp_486_6_7_reg_4274_pp0_iter2_reg <= tmp_486_6_7_reg_4274_pp0_iter1_reg;
                tmp_486_6_7_reg_4274_pp0_iter3_reg <= tmp_486_6_7_reg_4274_pp0_iter2_reg;
                tmp_486_6_8_reg_4278 <= tmp_486_6_8_fu_2852_p2;
                tmp_486_6_8_reg_4278_pp0_iter1_reg <= tmp_486_6_8_reg_4278;
                tmp_486_6_8_reg_4278_pp0_iter2_reg <= tmp_486_6_8_reg_4278_pp0_iter1_reg;
                tmp_486_6_8_reg_4278_pp0_iter3_reg <= tmp_486_6_8_reg_4278_pp0_iter2_reg;
                tmp_486_6_9_reg_4282 <= tmp_486_6_9_fu_2858_p2;
                tmp_486_6_9_reg_4282_pp0_iter1_reg <= tmp_486_6_9_reg_4282;
                tmp_486_6_9_reg_4282_pp0_iter2_reg <= tmp_486_6_9_reg_4282_pp0_iter1_reg;
                tmp_486_6_9_reg_4282_pp0_iter3_reg <= tmp_486_6_9_reg_4282_pp0_iter2_reg;
                tmp_486_6_reg_4246 <= tmp_486_6_fu_2804_p2;
                tmp_486_6_reg_4246_pp0_iter1_reg <= tmp_486_6_reg_4246;
                tmp_486_6_reg_4246_pp0_iter2_reg <= tmp_486_6_reg_4246_pp0_iter1_reg;
                tmp_486_6_reg_4246_pp0_iter3_reg <= tmp_486_6_reg_4246_pp0_iter2_reg;
                tmp_486_7_1_reg_4290 <= tmp_486_7_1_fu_2884_p2;
                tmp_486_7_1_reg_4290_pp0_iter1_reg <= tmp_486_7_1_reg_4290;
                tmp_486_7_1_reg_4290_pp0_iter2_reg <= tmp_486_7_1_reg_4290_pp0_iter1_reg;
                tmp_486_7_1_reg_4290_pp0_iter3_reg <= tmp_486_7_1_reg_4290_pp0_iter2_reg;
                tmp_486_7_2_reg_4294 <= tmp_486_7_2_fu_2890_p2;
                tmp_486_7_2_reg_4294_pp0_iter1_reg <= tmp_486_7_2_reg_4294;
                tmp_486_7_2_reg_4294_pp0_iter2_reg <= tmp_486_7_2_reg_4294_pp0_iter1_reg;
                tmp_486_7_2_reg_4294_pp0_iter3_reg <= tmp_486_7_2_reg_4294_pp0_iter2_reg;
                tmp_486_7_3_reg_4298 <= tmp_486_7_3_fu_2896_p2;
                tmp_486_7_3_reg_4298_pp0_iter1_reg <= tmp_486_7_3_reg_4298;
                tmp_486_7_3_reg_4298_pp0_iter2_reg <= tmp_486_7_3_reg_4298_pp0_iter1_reg;
                tmp_486_7_3_reg_4298_pp0_iter3_reg <= tmp_486_7_3_reg_4298_pp0_iter2_reg;
                tmp_486_7_4_reg_4302 <= tmp_486_7_4_fu_2902_p2;
                tmp_486_7_4_reg_4302_pp0_iter1_reg <= tmp_486_7_4_reg_4302;
                tmp_486_7_4_reg_4302_pp0_iter2_reg <= tmp_486_7_4_reg_4302_pp0_iter1_reg;
                tmp_486_7_4_reg_4302_pp0_iter3_reg <= tmp_486_7_4_reg_4302_pp0_iter2_reg;
                tmp_486_7_5_reg_4306 <= tmp_486_7_5_fu_2908_p2;
                tmp_486_7_5_reg_4306_pp0_iter1_reg <= tmp_486_7_5_reg_4306;
                tmp_486_7_5_reg_4306_pp0_iter2_reg <= tmp_486_7_5_reg_4306_pp0_iter1_reg;
                tmp_486_7_5_reg_4306_pp0_iter3_reg <= tmp_486_7_5_reg_4306_pp0_iter2_reg;
                tmp_486_7_6_reg_4310 <= tmp_486_7_6_fu_2914_p2;
                tmp_486_7_6_reg_4310_pp0_iter1_reg <= tmp_486_7_6_reg_4310;
                tmp_486_7_6_reg_4310_pp0_iter2_reg <= tmp_486_7_6_reg_4310_pp0_iter1_reg;
                tmp_486_7_6_reg_4310_pp0_iter3_reg <= tmp_486_7_6_reg_4310_pp0_iter2_reg;
                tmp_486_7_7_reg_4314 <= tmp_486_7_7_fu_2920_p2;
                tmp_486_7_7_reg_4314_pp0_iter1_reg <= tmp_486_7_7_reg_4314;
                tmp_486_7_7_reg_4314_pp0_iter2_reg <= tmp_486_7_7_reg_4314_pp0_iter1_reg;
                tmp_486_7_7_reg_4314_pp0_iter3_reg <= tmp_486_7_7_reg_4314_pp0_iter2_reg;
                tmp_486_7_8_reg_4318 <= tmp_486_7_8_fu_2926_p2;
                tmp_486_7_8_reg_4318_pp0_iter1_reg <= tmp_486_7_8_reg_4318;
                tmp_486_7_8_reg_4318_pp0_iter2_reg <= tmp_486_7_8_reg_4318_pp0_iter1_reg;
                tmp_486_7_8_reg_4318_pp0_iter3_reg <= tmp_486_7_8_reg_4318_pp0_iter2_reg;
                tmp_486_7_9_reg_4322 <= tmp_486_7_9_fu_2932_p2;
                tmp_486_7_9_reg_4322_pp0_iter1_reg <= tmp_486_7_9_reg_4322;
                tmp_486_7_9_reg_4322_pp0_iter2_reg <= tmp_486_7_9_reg_4322_pp0_iter1_reg;
                tmp_486_7_9_reg_4322_pp0_iter3_reg <= tmp_486_7_9_reg_4322_pp0_iter2_reg;
                tmp_486_7_reg_4286 <= tmp_486_7_fu_2878_p2;
                tmp_486_7_reg_4286_pp0_iter1_reg <= tmp_486_7_reg_4286;
                tmp_486_7_reg_4286_pp0_iter2_reg <= tmp_486_7_reg_4286_pp0_iter1_reg;
                tmp_486_7_reg_4286_pp0_iter3_reg <= tmp_486_7_reg_4286_pp0_iter2_reg;
                tmp_486_8_1_reg_4330 <= tmp_486_8_1_fu_2958_p2;
                tmp_486_8_1_reg_4330_pp0_iter1_reg <= tmp_486_8_1_reg_4330;
                tmp_486_8_1_reg_4330_pp0_iter2_reg <= tmp_486_8_1_reg_4330_pp0_iter1_reg;
                tmp_486_8_1_reg_4330_pp0_iter3_reg <= tmp_486_8_1_reg_4330_pp0_iter2_reg;
                tmp_486_8_2_reg_4334 <= tmp_486_8_2_fu_2964_p2;
                tmp_486_8_2_reg_4334_pp0_iter1_reg <= tmp_486_8_2_reg_4334;
                tmp_486_8_2_reg_4334_pp0_iter2_reg <= tmp_486_8_2_reg_4334_pp0_iter1_reg;
                tmp_486_8_2_reg_4334_pp0_iter3_reg <= tmp_486_8_2_reg_4334_pp0_iter2_reg;
                tmp_486_8_3_reg_4338 <= tmp_486_8_3_fu_2970_p2;
                tmp_486_8_3_reg_4338_pp0_iter1_reg <= tmp_486_8_3_reg_4338;
                tmp_486_8_3_reg_4338_pp0_iter2_reg <= tmp_486_8_3_reg_4338_pp0_iter1_reg;
                tmp_486_8_3_reg_4338_pp0_iter3_reg <= tmp_486_8_3_reg_4338_pp0_iter2_reg;
                tmp_486_8_4_reg_4342 <= tmp_486_8_4_fu_2976_p2;
                tmp_486_8_4_reg_4342_pp0_iter1_reg <= tmp_486_8_4_reg_4342;
                tmp_486_8_4_reg_4342_pp0_iter2_reg <= tmp_486_8_4_reg_4342_pp0_iter1_reg;
                tmp_486_8_4_reg_4342_pp0_iter3_reg <= tmp_486_8_4_reg_4342_pp0_iter2_reg;
                tmp_486_8_5_reg_4346 <= tmp_486_8_5_fu_2982_p2;
                tmp_486_8_5_reg_4346_pp0_iter1_reg <= tmp_486_8_5_reg_4346;
                tmp_486_8_5_reg_4346_pp0_iter2_reg <= tmp_486_8_5_reg_4346_pp0_iter1_reg;
                tmp_486_8_5_reg_4346_pp0_iter3_reg <= tmp_486_8_5_reg_4346_pp0_iter2_reg;
                tmp_486_8_6_reg_4350 <= tmp_486_8_6_fu_2988_p2;
                tmp_486_8_6_reg_4350_pp0_iter1_reg <= tmp_486_8_6_reg_4350;
                tmp_486_8_6_reg_4350_pp0_iter2_reg <= tmp_486_8_6_reg_4350_pp0_iter1_reg;
                tmp_486_8_6_reg_4350_pp0_iter3_reg <= tmp_486_8_6_reg_4350_pp0_iter2_reg;
                tmp_486_8_7_reg_4354 <= tmp_486_8_7_fu_2994_p2;
                tmp_486_8_7_reg_4354_pp0_iter1_reg <= tmp_486_8_7_reg_4354;
                tmp_486_8_7_reg_4354_pp0_iter2_reg <= tmp_486_8_7_reg_4354_pp0_iter1_reg;
                tmp_486_8_7_reg_4354_pp0_iter3_reg <= tmp_486_8_7_reg_4354_pp0_iter2_reg;
                tmp_486_8_8_reg_4358 <= tmp_486_8_8_fu_3000_p2;
                tmp_486_8_8_reg_4358_pp0_iter1_reg <= tmp_486_8_8_reg_4358;
                tmp_486_8_8_reg_4358_pp0_iter2_reg <= tmp_486_8_8_reg_4358_pp0_iter1_reg;
                tmp_486_8_8_reg_4358_pp0_iter3_reg <= tmp_486_8_8_reg_4358_pp0_iter2_reg;
                tmp_486_8_9_reg_4362 <= tmp_486_8_9_fu_3006_p2;
                tmp_486_8_9_reg_4362_pp0_iter1_reg <= tmp_486_8_9_reg_4362;
                tmp_486_8_9_reg_4362_pp0_iter2_reg <= tmp_486_8_9_reg_4362_pp0_iter1_reg;
                tmp_486_8_9_reg_4362_pp0_iter3_reg <= tmp_486_8_9_reg_4362_pp0_iter2_reg;
                tmp_486_8_reg_4326 <= tmp_486_8_fu_2952_p2;
                tmp_486_8_reg_4326_pp0_iter1_reg <= tmp_486_8_reg_4326;
                tmp_486_8_reg_4326_pp0_iter2_reg <= tmp_486_8_reg_4326_pp0_iter1_reg;
                tmp_486_8_reg_4326_pp0_iter3_reg <= tmp_486_8_reg_4326_pp0_iter2_reg;
                tmp_486_9_1_reg_4370 <= tmp_486_9_1_fu_3032_p2;
                tmp_486_9_1_reg_4370_pp0_iter1_reg <= tmp_486_9_1_reg_4370;
                tmp_486_9_1_reg_4370_pp0_iter2_reg <= tmp_486_9_1_reg_4370_pp0_iter1_reg;
                tmp_486_9_1_reg_4370_pp0_iter3_reg <= tmp_486_9_1_reg_4370_pp0_iter2_reg;
                tmp_486_9_2_reg_4374 <= tmp_486_9_2_fu_3038_p2;
                tmp_486_9_2_reg_4374_pp0_iter1_reg <= tmp_486_9_2_reg_4374;
                tmp_486_9_2_reg_4374_pp0_iter2_reg <= tmp_486_9_2_reg_4374_pp0_iter1_reg;
                tmp_486_9_2_reg_4374_pp0_iter3_reg <= tmp_486_9_2_reg_4374_pp0_iter2_reg;
                tmp_486_9_3_reg_4378 <= tmp_486_9_3_fu_3044_p2;
                tmp_486_9_3_reg_4378_pp0_iter1_reg <= tmp_486_9_3_reg_4378;
                tmp_486_9_3_reg_4378_pp0_iter2_reg <= tmp_486_9_3_reg_4378_pp0_iter1_reg;
                tmp_486_9_3_reg_4378_pp0_iter3_reg <= tmp_486_9_3_reg_4378_pp0_iter2_reg;
                tmp_486_9_4_reg_4382 <= tmp_486_9_4_fu_3050_p2;
                tmp_486_9_4_reg_4382_pp0_iter1_reg <= tmp_486_9_4_reg_4382;
                tmp_486_9_4_reg_4382_pp0_iter2_reg <= tmp_486_9_4_reg_4382_pp0_iter1_reg;
                tmp_486_9_4_reg_4382_pp0_iter3_reg <= tmp_486_9_4_reg_4382_pp0_iter2_reg;
                tmp_486_9_5_reg_4386 <= tmp_486_9_5_fu_3056_p2;
                tmp_486_9_5_reg_4386_pp0_iter1_reg <= tmp_486_9_5_reg_4386;
                tmp_486_9_5_reg_4386_pp0_iter2_reg <= tmp_486_9_5_reg_4386_pp0_iter1_reg;
                tmp_486_9_5_reg_4386_pp0_iter3_reg <= tmp_486_9_5_reg_4386_pp0_iter2_reg;
                tmp_486_9_6_reg_4390 <= tmp_486_9_6_fu_3062_p2;
                tmp_486_9_6_reg_4390_pp0_iter1_reg <= tmp_486_9_6_reg_4390;
                tmp_486_9_6_reg_4390_pp0_iter2_reg <= tmp_486_9_6_reg_4390_pp0_iter1_reg;
                tmp_486_9_6_reg_4390_pp0_iter3_reg <= tmp_486_9_6_reg_4390_pp0_iter2_reg;
                tmp_486_9_7_reg_4394 <= tmp_486_9_7_fu_3068_p2;
                tmp_486_9_7_reg_4394_pp0_iter1_reg <= tmp_486_9_7_reg_4394;
                tmp_486_9_7_reg_4394_pp0_iter2_reg <= tmp_486_9_7_reg_4394_pp0_iter1_reg;
                tmp_486_9_7_reg_4394_pp0_iter3_reg <= tmp_486_9_7_reg_4394_pp0_iter2_reg;
                tmp_486_9_8_reg_4398 <= tmp_486_9_8_fu_3074_p2;
                tmp_486_9_8_reg_4398_pp0_iter1_reg <= tmp_486_9_8_reg_4398;
                tmp_486_9_8_reg_4398_pp0_iter2_reg <= tmp_486_9_8_reg_4398_pp0_iter1_reg;
                tmp_486_9_8_reg_4398_pp0_iter3_reg <= tmp_486_9_8_reg_4398_pp0_iter2_reg;
                tmp_486_9_9_reg_4402 <= tmp_486_9_9_fu_3080_p2;
                tmp_486_9_9_reg_4402_pp0_iter1_reg <= tmp_486_9_9_reg_4402;
                tmp_486_9_9_reg_4402_pp0_iter2_reg <= tmp_486_9_9_reg_4402_pp0_iter1_reg;
                tmp_486_9_9_reg_4402_pp0_iter3_reg <= tmp_486_9_9_reg_4402_pp0_iter2_reg;
                tmp_486_9_reg_4366 <= tmp_486_9_fu_3026_p2;
                tmp_486_9_reg_4366_pp0_iter1_reg <= tmp_486_9_reg_4366;
                tmp_486_9_reg_4366_pp0_iter2_reg <= tmp_486_9_reg_4366_pp0_iter1_reg;
                tmp_486_9_reg_4366_pp0_iter3_reg <= tmp_486_9_reg_4366_pp0_iter2_reg;
                tmp_77_reg_4006 <= tmp_77_fu_2360_p2;
                tmp_77_reg_4006_pp0_iter1_reg <= tmp_77_reg_4006;
                tmp_77_reg_4006_pp0_iter2_reg <= tmp_77_reg_4006_pp0_iter1_reg;
                tmp_77_reg_4006_pp0_iter3_reg <= tmp_77_reg_4006_pp0_iter2_reg;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_block_pp0_stage1_subdone, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0, ap_idle_pp0_1to4)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0_1to4 = ap_const_logic_1))) and (ap_reset_idle_pp0 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                elsif (((ap_reset_idle_pp0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_start = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_start = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_start = ap_const_logic_0);
    end process;

        ap_block_state2_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage1_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage1_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_1277_assign_proc : process(ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
                ap_condition_1277 <= ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1));
    end process;


    ap_condition_24652_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, tmp_77_fu_2360_p2)
    begin
                ap_condition_24652 <= ((tmp_77_fu_2360_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_24656_assign_proc : process(ap_CS_fsm_pp0_stage1, tmp_486_5_reg_4206, ap_block_pp0_stage1)
    begin
                ap_condition_24656 <= ((tmp_486_5_reg_4206 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_condition_24659_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, tmp_486_0_1_fu_2366_p2)
    begin
                ap_condition_24659 <= ((tmp_486_0_1_fu_2366_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_24663_assign_proc : process(ap_CS_fsm_pp0_stage1, tmp_486_5_1_reg_4210, ap_block_pp0_stage1)
    begin
                ap_condition_24663 <= ((tmp_486_5_1_reg_4210 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_condition_24666_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, tmp_486_0_2_fu_2372_p2)
    begin
                ap_condition_24666 <= ((tmp_486_0_2_fu_2372_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_24670_assign_proc : process(ap_CS_fsm_pp0_stage1, tmp_486_5_2_reg_4214, ap_block_pp0_stage1)
    begin
                ap_condition_24670 <= ((tmp_486_5_2_reg_4214 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_condition_24673_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, tmp_486_0_3_fu_2378_p2)
    begin
                ap_condition_24673 <= ((tmp_486_0_3_fu_2378_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_24677_assign_proc : process(ap_CS_fsm_pp0_stage1, tmp_486_5_3_reg_4218, ap_block_pp0_stage1)
    begin
                ap_condition_24677 <= ((tmp_486_5_3_reg_4218 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_condition_24680_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, tmp_486_0_4_fu_2384_p2)
    begin
                ap_condition_24680 <= ((tmp_486_0_4_fu_2384_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_24684_assign_proc : process(ap_CS_fsm_pp0_stage1, tmp_486_5_4_reg_4222, ap_block_pp0_stage1)
    begin
                ap_condition_24684 <= ((tmp_486_5_4_reg_4222 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_condition_24687_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, tmp_486_0_5_fu_2390_p2)
    begin
                ap_condition_24687 <= ((tmp_486_0_5_fu_2390_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_24691_assign_proc : process(ap_CS_fsm_pp0_stage1, tmp_486_5_5_reg_4226, ap_block_pp0_stage1)
    begin
                ap_condition_24691 <= ((tmp_486_5_5_reg_4226 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_condition_24694_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, tmp_486_0_6_fu_2396_p2)
    begin
                ap_condition_24694 <= ((tmp_486_0_6_fu_2396_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_24698_assign_proc : process(ap_CS_fsm_pp0_stage1, tmp_486_5_6_reg_4230, ap_block_pp0_stage1)
    begin
                ap_condition_24698 <= ((tmp_486_5_6_reg_4230 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_condition_24701_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, tmp_486_0_7_fu_2402_p2)
    begin
                ap_condition_24701 <= ((tmp_486_0_7_fu_2402_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_24705_assign_proc : process(ap_CS_fsm_pp0_stage1, tmp_486_5_7_reg_4234, ap_block_pp0_stage1)
    begin
                ap_condition_24705 <= ((tmp_486_5_7_reg_4234 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_condition_24708_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, tmp_486_0_8_fu_2408_p2)
    begin
                ap_condition_24708 <= ((tmp_486_0_8_fu_2408_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_24712_assign_proc : process(ap_CS_fsm_pp0_stage1, tmp_486_5_8_reg_4238, ap_block_pp0_stage1)
    begin
                ap_condition_24712 <= ((tmp_486_5_8_reg_4238 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_condition_24715_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, tmp_486_0_9_fu_2414_p2)
    begin
                ap_condition_24715 <= ((tmp_486_0_9_fu_2414_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_24719_assign_proc : process(ap_CS_fsm_pp0_stage1, tmp_486_5_9_reg_4242, ap_block_pp0_stage1)
    begin
                ap_condition_24719 <= ((tmp_486_5_9_reg_4242 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_condition_24722_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, tmp_486_1_fu_2434_p2)
    begin
                ap_condition_24722 <= ((tmp_486_1_fu_2434_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_24726_assign_proc : process(ap_CS_fsm_pp0_stage1, tmp_486_6_reg_4246, ap_block_pp0_stage1)
    begin
                ap_condition_24726 <= ((tmp_486_6_reg_4246 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_condition_24729_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, tmp_486_1_1_fu_2440_p2)
    begin
                ap_condition_24729 <= ((tmp_486_1_1_fu_2440_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_24733_assign_proc : process(ap_CS_fsm_pp0_stage1, tmp_486_6_1_reg_4250, ap_block_pp0_stage1)
    begin
                ap_condition_24733 <= ((tmp_486_6_1_reg_4250 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_condition_24736_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, tmp_486_1_2_fu_2446_p2)
    begin
                ap_condition_24736 <= ((tmp_486_1_2_fu_2446_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_24740_assign_proc : process(ap_CS_fsm_pp0_stage1, tmp_486_6_2_reg_4254, ap_block_pp0_stage1)
    begin
                ap_condition_24740 <= ((tmp_486_6_2_reg_4254 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_condition_24743_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, tmp_486_1_3_fu_2452_p2)
    begin
                ap_condition_24743 <= ((tmp_486_1_3_fu_2452_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_24747_assign_proc : process(ap_CS_fsm_pp0_stage1, tmp_486_6_3_reg_4258, ap_block_pp0_stage1)
    begin
                ap_condition_24747 <= ((tmp_486_6_3_reg_4258 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_condition_24750_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, tmp_486_1_4_fu_2458_p2)
    begin
                ap_condition_24750 <= ((tmp_486_1_4_fu_2458_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_24754_assign_proc : process(ap_CS_fsm_pp0_stage1, tmp_486_6_4_reg_4262, ap_block_pp0_stage1)
    begin
                ap_condition_24754 <= ((tmp_486_6_4_reg_4262 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_condition_24757_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, tmp_486_1_5_fu_2464_p2)
    begin
                ap_condition_24757 <= ((tmp_486_1_5_fu_2464_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_24761_assign_proc : process(ap_CS_fsm_pp0_stage1, tmp_486_6_5_reg_4266, ap_block_pp0_stage1)
    begin
                ap_condition_24761 <= ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (tmp_486_6_5_reg_4266 = ap_const_lv1_1));
    end process;


    ap_condition_24764_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, tmp_486_1_6_fu_2470_p2)
    begin
                ap_condition_24764 <= ((tmp_486_1_6_fu_2470_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_24768_assign_proc : process(ap_CS_fsm_pp0_stage1, tmp_486_6_6_reg_4270, ap_block_pp0_stage1)
    begin
                ap_condition_24768 <= ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (tmp_486_6_6_reg_4270 = ap_const_lv1_1));
    end process;


    ap_condition_24771_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, tmp_486_1_7_fu_2476_p2)
    begin
                ap_condition_24771 <= ((tmp_486_1_7_fu_2476_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_24775_assign_proc : process(ap_CS_fsm_pp0_stage1, tmp_486_6_7_reg_4274, ap_block_pp0_stage1)
    begin
                ap_condition_24775 <= ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (tmp_486_6_7_reg_4274 = ap_const_lv1_1));
    end process;


    ap_condition_24778_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, tmp_486_1_8_fu_2482_p2)
    begin
                ap_condition_24778 <= ((tmp_486_1_8_fu_2482_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_24782_assign_proc : process(ap_CS_fsm_pp0_stage1, tmp_486_6_8_reg_4278, ap_block_pp0_stage1)
    begin
                ap_condition_24782 <= ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (tmp_486_6_8_reg_4278 = ap_const_lv1_1));
    end process;


    ap_condition_24785_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, tmp_486_1_9_fu_2488_p2)
    begin
                ap_condition_24785 <= ((tmp_486_1_9_fu_2488_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_24789_assign_proc : process(ap_CS_fsm_pp0_stage1, tmp_486_6_9_reg_4282, ap_block_pp0_stage1)
    begin
                ap_condition_24789 <= ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (tmp_486_6_9_reg_4282 = ap_const_lv1_1));
    end process;


    ap_condition_24792_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, tmp_486_2_fu_2508_p2)
    begin
                ap_condition_24792 <= ((tmp_486_2_fu_2508_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_24796_assign_proc : process(ap_CS_fsm_pp0_stage1, tmp_486_7_reg_4286, ap_block_pp0_stage1)
    begin
                ap_condition_24796 <= ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (tmp_486_7_reg_4286 = ap_const_lv1_1));
    end process;


    ap_condition_24799_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, tmp_486_2_1_fu_2514_p2)
    begin
                ap_condition_24799 <= ((tmp_486_2_1_fu_2514_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_24803_assign_proc : process(ap_CS_fsm_pp0_stage1, tmp_486_7_1_reg_4290, ap_block_pp0_stage1)
    begin
                ap_condition_24803 <= ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (tmp_486_7_1_reg_4290 = ap_const_lv1_1));
    end process;


    ap_condition_24806_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, tmp_486_2_2_fu_2520_p2)
    begin
                ap_condition_24806 <= ((tmp_486_2_2_fu_2520_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_24810_assign_proc : process(ap_CS_fsm_pp0_stage1, tmp_486_7_2_reg_4294, ap_block_pp0_stage1)
    begin
                ap_condition_24810 <= ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (tmp_486_7_2_reg_4294 = ap_const_lv1_1));
    end process;


    ap_condition_24813_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, tmp_486_2_3_fu_2526_p2)
    begin
                ap_condition_24813 <= ((tmp_486_2_3_fu_2526_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_24817_assign_proc : process(ap_CS_fsm_pp0_stage1, tmp_486_7_3_reg_4298, ap_block_pp0_stage1)
    begin
                ap_condition_24817 <= ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (tmp_486_7_3_reg_4298 = ap_const_lv1_1));
    end process;


    ap_condition_24820_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, tmp_486_2_4_fu_2532_p2)
    begin
                ap_condition_24820 <= ((tmp_486_2_4_fu_2532_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_24824_assign_proc : process(ap_CS_fsm_pp0_stage1, tmp_486_7_4_reg_4302, ap_block_pp0_stage1)
    begin
                ap_condition_24824 <= ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (tmp_486_7_4_reg_4302 = ap_const_lv1_1));
    end process;


    ap_condition_24827_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, tmp_486_2_5_fu_2538_p2)
    begin
                ap_condition_24827 <= ((tmp_486_2_5_fu_2538_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_24831_assign_proc : process(ap_CS_fsm_pp0_stage1, tmp_486_7_5_reg_4306, ap_block_pp0_stage1)
    begin
                ap_condition_24831 <= ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (tmp_486_7_5_reg_4306 = ap_const_lv1_1));
    end process;


    ap_condition_24834_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, tmp_486_2_6_fu_2544_p2)
    begin
                ap_condition_24834 <= ((tmp_486_2_6_fu_2544_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_24838_assign_proc : process(ap_CS_fsm_pp0_stage1, tmp_486_7_6_reg_4310, ap_block_pp0_stage1)
    begin
                ap_condition_24838 <= ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (tmp_486_7_6_reg_4310 = ap_const_lv1_1));
    end process;


    ap_condition_24841_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, tmp_486_2_7_fu_2550_p2)
    begin
                ap_condition_24841 <= ((tmp_486_2_7_fu_2550_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_24845_assign_proc : process(ap_CS_fsm_pp0_stage1, tmp_486_7_7_reg_4314, ap_block_pp0_stage1)
    begin
                ap_condition_24845 <= ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (tmp_486_7_7_reg_4314 = ap_const_lv1_1));
    end process;


    ap_condition_24848_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, tmp_486_2_8_fu_2556_p2)
    begin
                ap_condition_24848 <= ((tmp_486_2_8_fu_2556_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_24852_assign_proc : process(ap_CS_fsm_pp0_stage1, tmp_486_7_8_reg_4318, ap_block_pp0_stage1)
    begin
                ap_condition_24852 <= ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (tmp_486_7_8_reg_4318 = ap_const_lv1_1));
    end process;


    ap_condition_24855_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, tmp_486_2_9_fu_2562_p2)
    begin
                ap_condition_24855 <= ((tmp_486_2_9_fu_2562_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_24859_assign_proc : process(ap_CS_fsm_pp0_stage1, tmp_486_7_9_reg_4322, ap_block_pp0_stage1)
    begin
                ap_condition_24859 <= ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (tmp_486_7_9_reg_4322 = ap_const_lv1_1));
    end process;


    ap_condition_24862_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, tmp_486_3_fu_2582_p2)
    begin
                ap_condition_24862 <= ((tmp_486_3_fu_2582_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_24866_assign_proc : process(ap_CS_fsm_pp0_stage1, tmp_486_8_reg_4326, ap_block_pp0_stage1)
    begin
                ap_condition_24866 <= ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (tmp_486_8_reg_4326 = ap_const_lv1_1));
    end process;


    ap_condition_24869_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, tmp_486_3_1_fu_2588_p2)
    begin
                ap_condition_24869 <= ((tmp_486_3_1_fu_2588_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_24873_assign_proc : process(ap_CS_fsm_pp0_stage1, tmp_486_8_1_reg_4330, ap_block_pp0_stage1)
    begin
                ap_condition_24873 <= ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (tmp_486_8_1_reg_4330 = ap_const_lv1_1));
    end process;


    ap_condition_24876_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, tmp_486_3_2_fu_2594_p2)
    begin
                ap_condition_24876 <= ((tmp_486_3_2_fu_2594_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_24880_assign_proc : process(ap_CS_fsm_pp0_stage1, tmp_486_8_2_reg_4334, ap_block_pp0_stage1)
    begin
                ap_condition_24880 <= ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (tmp_486_8_2_reg_4334 = ap_const_lv1_1));
    end process;


    ap_condition_24883_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, tmp_486_3_3_fu_2600_p2)
    begin
                ap_condition_24883 <= ((tmp_486_3_3_fu_2600_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_24887_assign_proc : process(ap_CS_fsm_pp0_stage1, tmp_486_8_3_reg_4338, ap_block_pp0_stage1)
    begin
                ap_condition_24887 <= ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (tmp_486_8_3_reg_4338 = ap_const_lv1_1));
    end process;


    ap_condition_24890_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, tmp_486_3_4_fu_2606_p2)
    begin
                ap_condition_24890 <= ((tmp_486_3_4_fu_2606_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_24894_assign_proc : process(ap_CS_fsm_pp0_stage1, tmp_486_8_4_reg_4342, ap_block_pp0_stage1)
    begin
                ap_condition_24894 <= ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (tmp_486_8_4_reg_4342 = ap_const_lv1_1));
    end process;


    ap_condition_24897_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, tmp_486_3_5_fu_2612_p2)
    begin
                ap_condition_24897 <= ((tmp_486_3_5_fu_2612_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_24901_assign_proc : process(ap_CS_fsm_pp0_stage1, tmp_486_8_5_reg_4346, ap_block_pp0_stage1)
    begin
                ap_condition_24901 <= ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (tmp_486_8_5_reg_4346 = ap_const_lv1_1));
    end process;


    ap_condition_24904_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, tmp_486_3_6_fu_2618_p2)
    begin
                ap_condition_24904 <= ((tmp_486_3_6_fu_2618_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_24908_assign_proc : process(ap_CS_fsm_pp0_stage1, tmp_486_8_6_reg_4350, ap_block_pp0_stage1)
    begin
                ap_condition_24908 <= ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (tmp_486_8_6_reg_4350 = ap_const_lv1_1));
    end process;


    ap_condition_24911_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, tmp_486_3_7_fu_2624_p2)
    begin
                ap_condition_24911 <= ((tmp_486_3_7_fu_2624_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_24915_assign_proc : process(ap_CS_fsm_pp0_stage1, tmp_486_8_7_reg_4354, ap_block_pp0_stage1)
    begin
                ap_condition_24915 <= ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (tmp_486_8_7_reg_4354 = ap_const_lv1_1));
    end process;


    ap_condition_24918_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, tmp_486_3_8_fu_2630_p2)
    begin
                ap_condition_24918 <= ((tmp_486_3_8_fu_2630_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_24922_assign_proc : process(ap_CS_fsm_pp0_stage1, tmp_486_8_8_reg_4358, ap_block_pp0_stage1)
    begin
                ap_condition_24922 <= ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (tmp_486_8_8_reg_4358 = ap_const_lv1_1));
    end process;


    ap_condition_24925_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, tmp_486_3_9_fu_2636_p2)
    begin
                ap_condition_24925 <= ((tmp_486_3_9_fu_2636_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_24929_assign_proc : process(ap_CS_fsm_pp0_stage1, tmp_486_8_9_reg_4362, ap_block_pp0_stage1)
    begin
                ap_condition_24929 <= ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (tmp_486_8_9_reg_4362 = ap_const_lv1_1));
    end process;


    ap_condition_24932_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, tmp_486_4_fu_2656_p2)
    begin
                ap_condition_24932 <= ((tmp_486_4_fu_2656_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_24936_assign_proc : process(ap_CS_fsm_pp0_stage1, tmp_486_9_reg_4366, ap_block_pp0_stage1)
    begin
                ap_condition_24936 <= ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (tmp_486_9_reg_4366 = ap_const_lv1_1));
    end process;


    ap_condition_24939_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, tmp_486_4_1_fu_2662_p2)
    begin
                ap_condition_24939 <= ((tmp_486_4_1_fu_2662_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_24943_assign_proc : process(ap_CS_fsm_pp0_stage1, tmp_486_9_1_reg_4370, ap_block_pp0_stage1)
    begin
                ap_condition_24943 <= ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (tmp_486_9_1_reg_4370 = ap_const_lv1_1));
    end process;


    ap_condition_24946_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, tmp_486_4_2_fu_2668_p2)
    begin
                ap_condition_24946 <= ((tmp_486_4_2_fu_2668_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_24950_assign_proc : process(ap_CS_fsm_pp0_stage1, tmp_486_9_2_reg_4374, ap_block_pp0_stage1)
    begin
                ap_condition_24950 <= ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (tmp_486_9_2_reg_4374 = ap_const_lv1_1));
    end process;


    ap_condition_24953_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, tmp_486_4_3_fu_2674_p2)
    begin
                ap_condition_24953 <= ((tmp_486_4_3_fu_2674_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_24957_assign_proc : process(ap_CS_fsm_pp0_stage1, tmp_486_9_3_reg_4378, ap_block_pp0_stage1)
    begin
                ap_condition_24957 <= ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (tmp_486_9_3_reg_4378 = ap_const_lv1_1));
    end process;


    ap_condition_24960_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, tmp_486_4_4_fu_2680_p2)
    begin
                ap_condition_24960 <= ((tmp_486_4_4_fu_2680_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_24964_assign_proc : process(ap_CS_fsm_pp0_stage1, tmp_486_9_4_reg_4382, ap_block_pp0_stage1)
    begin
                ap_condition_24964 <= ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (tmp_486_9_4_reg_4382 = ap_const_lv1_1));
    end process;


    ap_condition_24967_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, tmp_486_4_5_fu_2686_p2)
    begin
                ap_condition_24967 <= ((tmp_486_4_5_fu_2686_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_24971_assign_proc : process(ap_CS_fsm_pp0_stage1, tmp_486_9_5_reg_4386, ap_block_pp0_stage1)
    begin
                ap_condition_24971 <= ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (tmp_486_9_5_reg_4386 = ap_const_lv1_1));
    end process;


    ap_condition_24974_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, tmp_486_4_6_fu_2692_p2)
    begin
                ap_condition_24974 <= ((tmp_486_4_6_fu_2692_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_24978_assign_proc : process(ap_CS_fsm_pp0_stage1, tmp_486_9_6_reg_4390, ap_block_pp0_stage1)
    begin
                ap_condition_24978 <= ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (tmp_486_9_6_reg_4390 = ap_const_lv1_1));
    end process;


    ap_condition_24981_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, tmp_486_4_7_fu_2698_p2)
    begin
                ap_condition_24981 <= ((tmp_486_4_7_fu_2698_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_24985_assign_proc : process(ap_CS_fsm_pp0_stage1, tmp_486_9_7_reg_4394, ap_block_pp0_stage1)
    begin
                ap_condition_24985 <= ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (tmp_486_9_7_reg_4394 = ap_const_lv1_1));
    end process;


    ap_condition_24988_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, tmp_486_4_8_fu_2704_p2)
    begin
                ap_condition_24988 <= ((tmp_486_4_8_fu_2704_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_24992_assign_proc : process(ap_CS_fsm_pp0_stage1, tmp_486_9_8_reg_4398, ap_block_pp0_stage1)
    begin
                ap_condition_24992 <= ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (tmp_486_9_8_reg_4398 = ap_const_lv1_1));
    end process;


    ap_condition_24995_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, tmp_486_4_9_fu_2710_p2)
    begin
                ap_condition_24995 <= ((tmp_486_4_9_fu_2710_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_24999_assign_proc : process(ap_CS_fsm_pp0_stage1, tmp_486_9_9_reg_4402, ap_block_pp0_stage1)
    begin
                ap_condition_24999 <= ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (tmp_486_9_9_reg_4402 = ap_const_lv1_1));
    end process;


    ap_condition_60_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
                ap_condition_60 <= ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to3_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to3 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0_1to4 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_hadcalo_emcalo_drval_49_phi_fu_1050_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, tmp_486_5_reg_4206_pp0_iter3_reg, grp_dr2_int_cap_10_s_fu_1596_ap_return, ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_49_reg_1046)
    begin
        if (((tmp_486_5_reg_4206_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_hadcalo_emcalo_drval_49_phi_fu_1050_p4 <= grp_dr2_int_cap_10_s_fu_1596_ap_return;
        else 
            ap_phi_mux_hadcalo_emcalo_drval_49_phi_fu_1050_p4 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_49_reg_1046;
        end if; 
    end process;


    ap_phi_mux_hadcalo_emcalo_drval_50_phi_fu_1061_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, tmp_486_5_1_reg_4210_pp0_iter3_reg, grp_dr2_int_cap_10_s_fu_1608_ap_return, ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_50_reg_1057)
    begin
        if (((tmp_486_5_1_reg_4210_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_hadcalo_emcalo_drval_50_phi_fu_1061_p4 <= grp_dr2_int_cap_10_s_fu_1608_ap_return;
        else 
            ap_phi_mux_hadcalo_emcalo_drval_50_phi_fu_1061_p4 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_50_reg_1057;
        end if; 
    end process;


    ap_phi_mux_hadcalo_emcalo_drval_51_phi_fu_1072_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, tmp_486_5_2_reg_4214_pp0_iter3_reg, grp_dr2_int_cap_10_s_fu_1620_ap_return, ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_51_reg_1068)
    begin
        if (((tmp_486_5_2_reg_4214_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_hadcalo_emcalo_drval_51_phi_fu_1072_p4 <= grp_dr2_int_cap_10_s_fu_1620_ap_return;
        else 
            ap_phi_mux_hadcalo_emcalo_drval_51_phi_fu_1072_p4 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_51_reg_1068;
        end if; 
    end process;


    ap_phi_mux_hadcalo_emcalo_drval_52_phi_fu_1083_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, tmp_486_5_3_reg_4218_pp0_iter3_reg, grp_dr2_int_cap_10_s_fu_1632_ap_return, ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_52_reg_1079)
    begin
        if (((tmp_486_5_3_reg_4218_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_hadcalo_emcalo_drval_52_phi_fu_1083_p4 <= grp_dr2_int_cap_10_s_fu_1632_ap_return;
        else 
            ap_phi_mux_hadcalo_emcalo_drval_52_phi_fu_1083_p4 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_52_reg_1079;
        end if; 
    end process;


    ap_phi_mux_hadcalo_emcalo_drval_53_phi_fu_1094_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, tmp_486_5_4_reg_4222_pp0_iter3_reg, grp_dr2_int_cap_10_s_fu_1644_ap_return, ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_53_reg_1090)
    begin
        if (((tmp_486_5_4_reg_4222_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_hadcalo_emcalo_drval_53_phi_fu_1094_p4 <= grp_dr2_int_cap_10_s_fu_1644_ap_return;
        else 
            ap_phi_mux_hadcalo_emcalo_drval_53_phi_fu_1094_p4 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_53_reg_1090;
        end if; 
    end process;


    ap_phi_mux_hadcalo_emcalo_drval_54_phi_fu_1105_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, tmp_486_5_5_reg_4226_pp0_iter3_reg, grp_dr2_int_cap_10_s_fu_1656_ap_return, ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_54_reg_1101)
    begin
        if (((tmp_486_5_5_reg_4226_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_hadcalo_emcalo_drval_54_phi_fu_1105_p4 <= grp_dr2_int_cap_10_s_fu_1656_ap_return;
        else 
            ap_phi_mux_hadcalo_emcalo_drval_54_phi_fu_1105_p4 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_54_reg_1101;
        end if; 
    end process;


    ap_phi_mux_hadcalo_emcalo_drval_55_phi_fu_1116_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, tmp_486_5_6_reg_4230_pp0_iter3_reg, grp_dr2_int_cap_10_s_fu_1668_ap_return, ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_55_reg_1112)
    begin
        if (((tmp_486_5_6_reg_4230_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_hadcalo_emcalo_drval_55_phi_fu_1116_p4 <= grp_dr2_int_cap_10_s_fu_1668_ap_return;
        else 
            ap_phi_mux_hadcalo_emcalo_drval_55_phi_fu_1116_p4 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_55_reg_1112;
        end if; 
    end process;


    ap_phi_mux_hadcalo_emcalo_drval_56_phi_fu_1127_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, tmp_486_5_7_reg_4234_pp0_iter3_reg, grp_dr2_int_cap_10_s_fu_1680_ap_return, ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_56_reg_1123)
    begin
        if (((tmp_486_5_7_reg_4234_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_hadcalo_emcalo_drval_56_phi_fu_1127_p4 <= grp_dr2_int_cap_10_s_fu_1680_ap_return;
        else 
            ap_phi_mux_hadcalo_emcalo_drval_56_phi_fu_1127_p4 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_56_reg_1123;
        end if; 
    end process;


    ap_phi_mux_hadcalo_emcalo_drval_57_phi_fu_1138_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, tmp_486_5_8_reg_4238_pp0_iter3_reg, grp_dr2_int_cap_10_s_fu_1692_ap_return, ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_57_reg_1134)
    begin
        if (((tmp_486_5_8_reg_4238_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_hadcalo_emcalo_drval_57_phi_fu_1138_p4 <= grp_dr2_int_cap_10_s_fu_1692_ap_return;
        else 
            ap_phi_mux_hadcalo_emcalo_drval_57_phi_fu_1138_p4 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_57_reg_1134;
        end if; 
    end process;


    ap_phi_mux_hadcalo_emcalo_drval_58_phi_fu_1149_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, tmp_486_5_9_reg_4242_pp0_iter3_reg, grp_dr2_int_cap_10_s_fu_1704_ap_return, ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_58_reg_1145)
    begin
        if (((tmp_486_5_9_reg_4242_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_hadcalo_emcalo_drval_58_phi_fu_1149_p4 <= grp_dr2_int_cap_10_s_fu_1704_ap_return;
        else 
            ap_phi_mux_hadcalo_emcalo_drval_58_phi_fu_1149_p4 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_58_reg_1145;
        end if; 
    end process;


    ap_phi_mux_hadcalo_emcalo_drval_59_phi_fu_1160_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, tmp_486_6_reg_4246_pp0_iter3_reg, grp_dr2_int_cap_10_s_fu_1716_ap_return, ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_59_reg_1156)
    begin
        if (((tmp_486_6_reg_4246_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_hadcalo_emcalo_drval_59_phi_fu_1160_p4 <= grp_dr2_int_cap_10_s_fu_1716_ap_return;
        else 
            ap_phi_mux_hadcalo_emcalo_drval_59_phi_fu_1160_p4 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_59_reg_1156;
        end if; 
    end process;


    ap_phi_mux_hadcalo_emcalo_drval_60_phi_fu_1171_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, tmp_486_6_1_reg_4250_pp0_iter3_reg, grp_dr2_int_cap_10_s_fu_1728_ap_return, ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_60_reg_1167)
    begin
        if (((tmp_486_6_1_reg_4250_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_hadcalo_emcalo_drval_60_phi_fu_1171_p4 <= grp_dr2_int_cap_10_s_fu_1728_ap_return;
        else 
            ap_phi_mux_hadcalo_emcalo_drval_60_phi_fu_1171_p4 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_60_reg_1167;
        end if; 
    end process;


    ap_phi_mux_hadcalo_emcalo_drval_61_phi_fu_1182_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, tmp_486_6_2_reg_4254_pp0_iter3_reg, grp_dr2_int_cap_10_s_fu_1740_ap_return, ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_61_reg_1178)
    begin
        if (((tmp_486_6_2_reg_4254_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_hadcalo_emcalo_drval_61_phi_fu_1182_p4 <= grp_dr2_int_cap_10_s_fu_1740_ap_return;
        else 
            ap_phi_mux_hadcalo_emcalo_drval_61_phi_fu_1182_p4 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_61_reg_1178;
        end if; 
    end process;


    ap_phi_mux_hadcalo_emcalo_drval_62_phi_fu_1193_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, tmp_486_6_3_reg_4258_pp0_iter3_reg, grp_dr2_int_cap_10_s_fu_1752_ap_return, ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_62_reg_1189)
    begin
        if (((tmp_486_6_3_reg_4258_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_hadcalo_emcalo_drval_62_phi_fu_1193_p4 <= grp_dr2_int_cap_10_s_fu_1752_ap_return;
        else 
            ap_phi_mux_hadcalo_emcalo_drval_62_phi_fu_1193_p4 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_62_reg_1189;
        end if; 
    end process;


    ap_phi_mux_hadcalo_emcalo_drval_63_phi_fu_1204_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, tmp_486_6_4_reg_4262_pp0_iter3_reg, grp_dr2_int_cap_10_s_fu_1764_ap_return, ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_63_reg_1200)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_486_6_4_reg_4262_pp0_iter3_reg = ap_const_lv1_1))) then 
            ap_phi_mux_hadcalo_emcalo_drval_63_phi_fu_1204_p4 <= grp_dr2_int_cap_10_s_fu_1764_ap_return;
        else 
            ap_phi_mux_hadcalo_emcalo_drval_63_phi_fu_1204_p4 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_63_reg_1200;
        end if; 
    end process;


    ap_phi_mux_hadcalo_emcalo_drval_64_phi_fu_1215_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, tmp_486_6_5_reg_4266_pp0_iter3_reg, grp_dr2_int_cap_10_s_fu_1776_ap_return, ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_64_reg_1211)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_486_6_5_reg_4266_pp0_iter3_reg = ap_const_lv1_1))) then 
            ap_phi_mux_hadcalo_emcalo_drval_64_phi_fu_1215_p4 <= grp_dr2_int_cap_10_s_fu_1776_ap_return;
        else 
            ap_phi_mux_hadcalo_emcalo_drval_64_phi_fu_1215_p4 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_64_reg_1211;
        end if; 
    end process;


    ap_phi_mux_hadcalo_emcalo_drval_65_phi_fu_1226_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, tmp_486_6_6_reg_4270_pp0_iter3_reg, grp_dr2_int_cap_10_s_fu_1788_ap_return, ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_65_reg_1222)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_486_6_6_reg_4270_pp0_iter3_reg = ap_const_lv1_1))) then 
            ap_phi_mux_hadcalo_emcalo_drval_65_phi_fu_1226_p4 <= grp_dr2_int_cap_10_s_fu_1788_ap_return;
        else 
            ap_phi_mux_hadcalo_emcalo_drval_65_phi_fu_1226_p4 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_65_reg_1222;
        end if; 
    end process;


    ap_phi_mux_hadcalo_emcalo_drval_66_phi_fu_1237_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, tmp_486_6_7_reg_4274_pp0_iter3_reg, grp_dr2_int_cap_10_s_fu_1800_ap_return, ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_66_reg_1233)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_486_6_7_reg_4274_pp0_iter3_reg = ap_const_lv1_1))) then 
            ap_phi_mux_hadcalo_emcalo_drval_66_phi_fu_1237_p4 <= grp_dr2_int_cap_10_s_fu_1800_ap_return;
        else 
            ap_phi_mux_hadcalo_emcalo_drval_66_phi_fu_1237_p4 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_66_reg_1233;
        end if; 
    end process;


    ap_phi_mux_hadcalo_emcalo_drval_67_phi_fu_1248_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, tmp_486_6_8_reg_4278_pp0_iter3_reg, grp_dr2_int_cap_10_s_fu_1812_ap_return, ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_67_reg_1244)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_486_6_8_reg_4278_pp0_iter3_reg = ap_const_lv1_1))) then 
            ap_phi_mux_hadcalo_emcalo_drval_67_phi_fu_1248_p4 <= grp_dr2_int_cap_10_s_fu_1812_ap_return;
        else 
            ap_phi_mux_hadcalo_emcalo_drval_67_phi_fu_1248_p4 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_67_reg_1244;
        end if; 
    end process;


    ap_phi_mux_hadcalo_emcalo_drval_68_phi_fu_1259_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, tmp_486_6_9_reg_4282_pp0_iter3_reg, grp_dr2_int_cap_10_s_fu_1824_ap_return, ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_68_reg_1255)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_486_6_9_reg_4282_pp0_iter3_reg = ap_const_lv1_1))) then 
            ap_phi_mux_hadcalo_emcalo_drval_68_phi_fu_1259_p4 <= grp_dr2_int_cap_10_s_fu_1824_ap_return;
        else 
            ap_phi_mux_hadcalo_emcalo_drval_68_phi_fu_1259_p4 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_68_reg_1255;
        end if; 
    end process;


    ap_phi_mux_hadcalo_emcalo_drval_69_phi_fu_1270_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, tmp_486_7_reg_4286_pp0_iter3_reg, grp_dr2_int_cap_10_s_fu_1836_ap_return, ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_69_reg_1266)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_486_7_reg_4286_pp0_iter3_reg = ap_const_lv1_1))) then 
            ap_phi_mux_hadcalo_emcalo_drval_69_phi_fu_1270_p4 <= grp_dr2_int_cap_10_s_fu_1836_ap_return;
        else 
            ap_phi_mux_hadcalo_emcalo_drval_69_phi_fu_1270_p4 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_69_reg_1266;
        end if; 
    end process;


    ap_phi_mux_hadcalo_emcalo_drval_70_phi_fu_1281_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, tmp_486_7_1_reg_4290_pp0_iter3_reg, grp_dr2_int_cap_10_s_fu_1848_ap_return, ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_70_reg_1277)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_486_7_1_reg_4290_pp0_iter3_reg = ap_const_lv1_1))) then 
            ap_phi_mux_hadcalo_emcalo_drval_70_phi_fu_1281_p4 <= grp_dr2_int_cap_10_s_fu_1848_ap_return;
        else 
            ap_phi_mux_hadcalo_emcalo_drval_70_phi_fu_1281_p4 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_70_reg_1277;
        end if; 
    end process;


    ap_phi_mux_hadcalo_emcalo_drval_71_phi_fu_1292_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, tmp_486_7_2_reg_4294_pp0_iter3_reg, grp_dr2_int_cap_10_s_fu_1860_ap_return, ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_71_reg_1288)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_486_7_2_reg_4294_pp0_iter3_reg = ap_const_lv1_1))) then 
            ap_phi_mux_hadcalo_emcalo_drval_71_phi_fu_1292_p4 <= grp_dr2_int_cap_10_s_fu_1860_ap_return;
        else 
            ap_phi_mux_hadcalo_emcalo_drval_71_phi_fu_1292_p4 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_71_reg_1288;
        end if; 
    end process;


    ap_phi_mux_hadcalo_emcalo_drval_72_phi_fu_1303_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, tmp_486_7_3_reg_4298_pp0_iter3_reg, grp_dr2_int_cap_10_s_fu_1872_ap_return, ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_72_reg_1299)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_486_7_3_reg_4298_pp0_iter3_reg = ap_const_lv1_1))) then 
            ap_phi_mux_hadcalo_emcalo_drval_72_phi_fu_1303_p4 <= grp_dr2_int_cap_10_s_fu_1872_ap_return;
        else 
            ap_phi_mux_hadcalo_emcalo_drval_72_phi_fu_1303_p4 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_72_reg_1299;
        end if; 
    end process;


    ap_phi_mux_hadcalo_emcalo_drval_73_phi_fu_1314_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, tmp_486_7_4_reg_4302_pp0_iter3_reg, grp_dr2_int_cap_10_s_fu_1884_ap_return, ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_73_reg_1310)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_486_7_4_reg_4302_pp0_iter3_reg = ap_const_lv1_1))) then 
            ap_phi_mux_hadcalo_emcalo_drval_73_phi_fu_1314_p4 <= grp_dr2_int_cap_10_s_fu_1884_ap_return;
        else 
            ap_phi_mux_hadcalo_emcalo_drval_73_phi_fu_1314_p4 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_73_reg_1310;
        end if; 
    end process;


    ap_phi_mux_hadcalo_emcalo_drval_74_phi_fu_1325_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, tmp_486_7_5_reg_4306_pp0_iter3_reg, grp_dr2_int_cap_10_s_fu_1896_ap_return, ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_74_reg_1321)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_486_7_5_reg_4306_pp0_iter3_reg = ap_const_lv1_1))) then 
            ap_phi_mux_hadcalo_emcalo_drval_74_phi_fu_1325_p4 <= grp_dr2_int_cap_10_s_fu_1896_ap_return;
        else 
            ap_phi_mux_hadcalo_emcalo_drval_74_phi_fu_1325_p4 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_74_reg_1321;
        end if; 
    end process;


    ap_phi_mux_hadcalo_emcalo_drval_75_phi_fu_1336_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, tmp_486_7_6_reg_4310_pp0_iter3_reg, grp_dr2_int_cap_10_s_fu_1908_ap_return, ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_75_reg_1332)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_486_7_6_reg_4310_pp0_iter3_reg = ap_const_lv1_1))) then 
            ap_phi_mux_hadcalo_emcalo_drval_75_phi_fu_1336_p4 <= grp_dr2_int_cap_10_s_fu_1908_ap_return;
        else 
            ap_phi_mux_hadcalo_emcalo_drval_75_phi_fu_1336_p4 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_75_reg_1332;
        end if; 
    end process;


    ap_phi_mux_hadcalo_emcalo_drval_76_phi_fu_1347_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, tmp_486_7_7_reg_4314_pp0_iter3_reg, grp_dr2_int_cap_10_s_fu_1920_ap_return, ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_76_reg_1343)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_486_7_7_reg_4314_pp0_iter3_reg = ap_const_lv1_1))) then 
            ap_phi_mux_hadcalo_emcalo_drval_76_phi_fu_1347_p4 <= grp_dr2_int_cap_10_s_fu_1920_ap_return;
        else 
            ap_phi_mux_hadcalo_emcalo_drval_76_phi_fu_1347_p4 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_76_reg_1343;
        end if; 
    end process;


    ap_phi_mux_hadcalo_emcalo_drval_77_phi_fu_1358_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, tmp_486_7_8_reg_4318_pp0_iter3_reg, grp_dr2_int_cap_10_s_fu_1932_ap_return, ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_77_reg_1354)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_486_7_8_reg_4318_pp0_iter3_reg = ap_const_lv1_1))) then 
            ap_phi_mux_hadcalo_emcalo_drval_77_phi_fu_1358_p4 <= grp_dr2_int_cap_10_s_fu_1932_ap_return;
        else 
            ap_phi_mux_hadcalo_emcalo_drval_77_phi_fu_1358_p4 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_77_reg_1354;
        end if; 
    end process;


    ap_phi_mux_hadcalo_emcalo_drval_78_phi_fu_1369_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, tmp_486_7_9_reg_4322_pp0_iter3_reg, grp_dr2_int_cap_10_s_fu_1944_ap_return, ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_78_reg_1365)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_486_7_9_reg_4322_pp0_iter3_reg = ap_const_lv1_1))) then 
            ap_phi_mux_hadcalo_emcalo_drval_78_phi_fu_1369_p4 <= grp_dr2_int_cap_10_s_fu_1944_ap_return;
        else 
            ap_phi_mux_hadcalo_emcalo_drval_78_phi_fu_1369_p4 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_78_reg_1365;
        end if; 
    end process;


    ap_phi_mux_hadcalo_emcalo_drval_79_phi_fu_1380_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, tmp_486_8_reg_4326_pp0_iter3_reg, grp_dr2_int_cap_10_s_fu_1956_ap_return, ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_79_reg_1376)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_486_8_reg_4326_pp0_iter3_reg = ap_const_lv1_1))) then 
            ap_phi_mux_hadcalo_emcalo_drval_79_phi_fu_1380_p4 <= grp_dr2_int_cap_10_s_fu_1956_ap_return;
        else 
            ap_phi_mux_hadcalo_emcalo_drval_79_phi_fu_1380_p4 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_79_reg_1376;
        end if; 
    end process;


    ap_phi_mux_hadcalo_emcalo_drval_80_phi_fu_1391_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, tmp_486_8_1_reg_4330_pp0_iter3_reg, grp_dr2_int_cap_10_s_fu_1968_ap_return, ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_80_reg_1387)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_486_8_1_reg_4330_pp0_iter3_reg = ap_const_lv1_1))) then 
            ap_phi_mux_hadcalo_emcalo_drval_80_phi_fu_1391_p4 <= grp_dr2_int_cap_10_s_fu_1968_ap_return;
        else 
            ap_phi_mux_hadcalo_emcalo_drval_80_phi_fu_1391_p4 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_80_reg_1387;
        end if; 
    end process;


    ap_phi_mux_hadcalo_emcalo_drval_81_phi_fu_1402_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, tmp_486_8_2_reg_4334_pp0_iter3_reg, grp_dr2_int_cap_10_s_fu_1980_ap_return, ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_81_reg_1398)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_486_8_2_reg_4334_pp0_iter3_reg = ap_const_lv1_1))) then 
            ap_phi_mux_hadcalo_emcalo_drval_81_phi_fu_1402_p4 <= grp_dr2_int_cap_10_s_fu_1980_ap_return;
        else 
            ap_phi_mux_hadcalo_emcalo_drval_81_phi_fu_1402_p4 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_81_reg_1398;
        end if; 
    end process;


    ap_phi_mux_hadcalo_emcalo_drval_82_phi_fu_1413_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, tmp_486_8_3_reg_4338_pp0_iter3_reg, grp_dr2_int_cap_10_s_fu_1992_ap_return, ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_82_reg_1409)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_486_8_3_reg_4338_pp0_iter3_reg = ap_const_lv1_1))) then 
            ap_phi_mux_hadcalo_emcalo_drval_82_phi_fu_1413_p4 <= grp_dr2_int_cap_10_s_fu_1992_ap_return;
        else 
            ap_phi_mux_hadcalo_emcalo_drval_82_phi_fu_1413_p4 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_82_reg_1409;
        end if; 
    end process;


    ap_phi_mux_hadcalo_emcalo_drval_83_phi_fu_1424_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, tmp_486_8_4_reg_4342_pp0_iter3_reg, grp_dr2_int_cap_10_s_fu_2004_ap_return, ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_83_reg_1420)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_486_8_4_reg_4342_pp0_iter3_reg = ap_const_lv1_1))) then 
            ap_phi_mux_hadcalo_emcalo_drval_83_phi_fu_1424_p4 <= grp_dr2_int_cap_10_s_fu_2004_ap_return;
        else 
            ap_phi_mux_hadcalo_emcalo_drval_83_phi_fu_1424_p4 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_83_reg_1420;
        end if; 
    end process;


    ap_phi_mux_hadcalo_emcalo_drval_84_phi_fu_1435_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, tmp_486_8_5_reg_4346_pp0_iter3_reg, grp_dr2_int_cap_10_s_fu_2016_ap_return, ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_84_reg_1431)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_486_8_5_reg_4346_pp0_iter3_reg = ap_const_lv1_1))) then 
            ap_phi_mux_hadcalo_emcalo_drval_84_phi_fu_1435_p4 <= grp_dr2_int_cap_10_s_fu_2016_ap_return;
        else 
            ap_phi_mux_hadcalo_emcalo_drval_84_phi_fu_1435_p4 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_84_reg_1431;
        end if; 
    end process;


    ap_phi_mux_hadcalo_emcalo_drval_85_phi_fu_1446_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, tmp_486_8_6_reg_4350_pp0_iter3_reg, grp_dr2_int_cap_10_s_fu_2028_ap_return, ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_85_reg_1442)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_486_8_6_reg_4350_pp0_iter3_reg = ap_const_lv1_1))) then 
            ap_phi_mux_hadcalo_emcalo_drval_85_phi_fu_1446_p4 <= grp_dr2_int_cap_10_s_fu_2028_ap_return;
        else 
            ap_phi_mux_hadcalo_emcalo_drval_85_phi_fu_1446_p4 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_85_reg_1442;
        end if; 
    end process;


    ap_phi_mux_hadcalo_emcalo_drval_86_phi_fu_1457_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, tmp_486_8_7_reg_4354_pp0_iter3_reg, grp_dr2_int_cap_10_s_fu_2040_ap_return, ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_86_reg_1453)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_486_8_7_reg_4354_pp0_iter3_reg = ap_const_lv1_1))) then 
            ap_phi_mux_hadcalo_emcalo_drval_86_phi_fu_1457_p4 <= grp_dr2_int_cap_10_s_fu_2040_ap_return;
        else 
            ap_phi_mux_hadcalo_emcalo_drval_86_phi_fu_1457_p4 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_86_reg_1453;
        end if; 
    end process;


    ap_phi_mux_hadcalo_emcalo_drval_87_phi_fu_1468_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, tmp_486_8_8_reg_4358_pp0_iter3_reg, grp_dr2_int_cap_10_s_fu_2052_ap_return, ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_87_reg_1464)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_486_8_8_reg_4358_pp0_iter3_reg = ap_const_lv1_1))) then 
            ap_phi_mux_hadcalo_emcalo_drval_87_phi_fu_1468_p4 <= grp_dr2_int_cap_10_s_fu_2052_ap_return;
        else 
            ap_phi_mux_hadcalo_emcalo_drval_87_phi_fu_1468_p4 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_87_reg_1464;
        end if; 
    end process;


    ap_phi_mux_hadcalo_emcalo_drval_88_phi_fu_1479_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, tmp_486_8_9_reg_4362_pp0_iter3_reg, grp_dr2_int_cap_10_s_fu_2064_ap_return, ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_88_reg_1475)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_486_8_9_reg_4362_pp0_iter3_reg = ap_const_lv1_1))) then 
            ap_phi_mux_hadcalo_emcalo_drval_88_phi_fu_1479_p4 <= grp_dr2_int_cap_10_s_fu_2064_ap_return;
        else 
            ap_phi_mux_hadcalo_emcalo_drval_88_phi_fu_1479_p4 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_88_reg_1475;
        end if; 
    end process;


    ap_phi_mux_hadcalo_emcalo_drval_89_phi_fu_1490_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, tmp_486_9_reg_4366_pp0_iter3_reg, grp_dr2_int_cap_10_s_fu_2076_ap_return, ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_89_reg_1486)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_486_9_reg_4366_pp0_iter3_reg = ap_const_lv1_1))) then 
            ap_phi_mux_hadcalo_emcalo_drval_89_phi_fu_1490_p4 <= grp_dr2_int_cap_10_s_fu_2076_ap_return;
        else 
            ap_phi_mux_hadcalo_emcalo_drval_89_phi_fu_1490_p4 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_89_reg_1486;
        end if; 
    end process;


    ap_phi_mux_hadcalo_emcalo_drval_90_phi_fu_1501_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, tmp_486_9_1_reg_4370_pp0_iter3_reg, grp_dr2_int_cap_10_s_fu_2088_ap_return, ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_90_reg_1497)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_486_9_1_reg_4370_pp0_iter3_reg = ap_const_lv1_1))) then 
            ap_phi_mux_hadcalo_emcalo_drval_90_phi_fu_1501_p4 <= grp_dr2_int_cap_10_s_fu_2088_ap_return;
        else 
            ap_phi_mux_hadcalo_emcalo_drval_90_phi_fu_1501_p4 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_90_reg_1497;
        end if; 
    end process;


    ap_phi_mux_hadcalo_emcalo_drval_91_phi_fu_1512_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, tmp_486_9_2_reg_4374_pp0_iter3_reg, grp_dr2_int_cap_10_s_fu_2100_ap_return, ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_91_reg_1508)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_486_9_2_reg_4374_pp0_iter3_reg = ap_const_lv1_1))) then 
            ap_phi_mux_hadcalo_emcalo_drval_91_phi_fu_1512_p4 <= grp_dr2_int_cap_10_s_fu_2100_ap_return;
        else 
            ap_phi_mux_hadcalo_emcalo_drval_91_phi_fu_1512_p4 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_91_reg_1508;
        end if; 
    end process;


    ap_phi_mux_hadcalo_emcalo_drval_92_phi_fu_1523_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, tmp_486_9_3_reg_4378_pp0_iter3_reg, grp_dr2_int_cap_10_s_fu_2112_ap_return, ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_92_reg_1519)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_486_9_3_reg_4378_pp0_iter3_reg = ap_const_lv1_1))) then 
            ap_phi_mux_hadcalo_emcalo_drval_92_phi_fu_1523_p4 <= grp_dr2_int_cap_10_s_fu_2112_ap_return;
        else 
            ap_phi_mux_hadcalo_emcalo_drval_92_phi_fu_1523_p4 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_92_reg_1519;
        end if; 
    end process;


    ap_phi_mux_hadcalo_emcalo_drval_93_phi_fu_1534_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, tmp_486_9_4_reg_4382_pp0_iter3_reg, grp_dr2_int_cap_10_s_fu_2124_ap_return, ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_93_reg_1530)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_486_9_4_reg_4382_pp0_iter3_reg = ap_const_lv1_1))) then 
            ap_phi_mux_hadcalo_emcalo_drval_93_phi_fu_1534_p4 <= grp_dr2_int_cap_10_s_fu_2124_ap_return;
        else 
            ap_phi_mux_hadcalo_emcalo_drval_93_phi_fu_1534_p4 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_93_reg_1530;
        end if; 
    end process;


    ap_phi_mux_hadcalo_emcalo_drval_94_phi_fu_1545_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, tmp_486_9_5_reg_4386_pp0_iter3_reg, grp_dr2_int_cap_10_s_fu_2136_ap_return, ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_94_reg_1541)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_486_9_5_reg_4386_pp0_iter3_reg = ap_const_lv1_1))) then 
            ap_phi_mux_hadcalo_emcalo_drval_94_phi_fu_1545_p4 <= grp_dr2_int_cap_10_s_fu_2136_ap_return;
        else 
            ap_phi_mux_hadcalo_emcalo_drval_94_phi_fu_1545_p4 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_94_reg_1541;
        end if; 
    end process;


    ap_phi_mux_hadcalo_emcalo_drval_95_phi_fu_1556_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, tmp_486_9_6_reg_4390_pp0_iter3_reg, grp_dr2_int_cap_10_s_fu_2148_ap_return, ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_95_reg_1552)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_486_9_6_reg_4390_pp0_iter3_reg = ap_const_lv1_1))) then 
            ap_phi_mux_hadcalo_emcalo_drval_95_phi_fu_1556_p4 <= grp_dr2_int_cap_10_s_fu_2148_ap_return;
        else 
            ap_phi_mux_hadcalo_emcalo_drval_95_phi_fu_1556_p4 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_95_reg_1552;
        end if; 
    end process;


    ap_phi_mux_hadcalo_emcalo_drval_96_phi_fu_1567_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, tmp_486_9_7_reg_4394_pp0_iter3_reg, grp_dr2_int_cap_10_s_fu_2160_ap_return, ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_96_reg_1563)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_486_9_7_reg_4394_pp0_iter3_reg = ap_const_lv1_1))) then 
            ap_phi_mux_hadcalo_emcalo_drval_96_phi_fu_1567_p4 <= grp_dr2_int_cap_10_s_fu_2160_ap_return;
        else 
            ap_phi_mux_hadcalo_emcalo_drval_96_phi_fu_1567_p4 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_96_reg_1563;
        end if; 
    end process;


    ap_phi_mux_hadcalo_emcalo_drval_97_phi_fu_1578_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, tmp_486_9_8_reg_4398_pp0_iter3_reg, grp_dr2_int_cap_10_s_fu_2172_ap_return, ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_97_reg_1574)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_486_9_8_reg_4398_pp0_iter3_reg = ap_const_lv1_1))) then 
            ap_phi_mux_hadcalo_emcalo_drval_97_phi_fu_1578_p4 <= grp_dr2_int_cap_10_s_fu_2172_ap_return;
        else 
            ap_phi_mux_hadcalo_emcalo_drval_97_phi_fu_1578_p4 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_97_reg_1574;
        end if; 
    end process;


    ap_phi_mux_hadcalo_emcalo_drval_98_phi_fu_1589_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, tmp_486_9_9_reg_4402_pp0_iter3_reg, grp_dr2_int_cap_10_s_fu_2184_ap_return, ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_98_reg_1585)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_486_9_9_reg_4402_pp0_iter3_reg = ap_const_lv1_1))) then 
            ap_phi_mux_hadcalo_emcalo_drval_98_phi_fu_1589_p4 <= grp_dr2_int_cap_10_s_fu_2184_ap_return;
        else 
            ap_phi_mux_hadcalo_emcalo_drval_98_phi_fu_1589_p4 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_98_reg_1585;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_10_reg_617 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_11_reg_628 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_12_reg_639 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_13_reg_650 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_14_reg_661 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_15_reg_672 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_16_reg_683 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_17_reg_694 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_18_reg_705 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_19_reg_716 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_1_reg_507 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_20_reg_727 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_21_reg_738 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_22_reg_749 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_23_reg_760 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_24_reg_771 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_25_reg_782 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_26_reg_793 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_27_reg_804 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_28_reg_815 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_29_reg_826 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_2_reg_518 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_30_reg_837 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_31_reg_848 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_32_reg_859 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_33_reg_870 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_34_reg_881 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_35_reg_892 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_36_reg_903 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_37_reg_914 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_38_reg_925 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_39_reg_936 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_3_reg_529 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_40_reg_947 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_41_reg_958 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_42_reg_969 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_43_reg_980 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_44_reg_991 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_45_reg_1002 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_46_reg_1013 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_47_reg_1024 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_48_reg_1035 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_49_reg_1046 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_4_reg_540 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_50_reg_1057 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_51_reg_1068 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_52_reg_1079 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_53_reg_1090 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_54_reg_1101 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_55_reg_1112 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_56_reg_1123 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_57_reg_1134 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_58_reg_1145 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_59_reg_1156 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_5_reg_551 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_60_reg_1167 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_61_reg_1178 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_62_reg_1189 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_63_reg_1200 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_64_reg_1211 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_65_reg_1222 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_66_reg_1233 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_67_reg_1244 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_68_reg_1255 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_69_reg_1266 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_6_reg_562 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_70_reg_1277 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_71_reg_1288 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_72_reg_1299 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_73_reg_1310 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_74_reg_1321 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_75_reg_1332 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_76_reg_1343 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_77_reg_1354 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_78_reg_1365 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_79_reg_1376 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_7_reg_573 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_80_reg_1387 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_81_reg_1398 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_82_reg_1409 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_83_reg_1420 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_84_reg_1431 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_85_reg_1442 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_86_reg_1453 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_87_reg_1464 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_88_reg_1475 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_89_reg_1486 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_8_reg_584 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_90_reg_1497 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_91_reg_1508 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_92_reg_1519 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_93_reg_1530 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_94_reg_1541 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_95_reg_1552 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_96_reg_1563 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_97_reg_1574 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_98_reg_1585 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_99_reg_595 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_9_reg_606 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hadcalo_emcalo_drval_reg_496 <= "XXXXXXXXXX";

    ap_ready_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to3)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to3 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_return_0 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_reg_496;
    ap_return_1 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_1_reg_507;
    ap_return_10 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_9_reg_606;
    ap_return_11 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_10_reg_617;
    ap_return_12 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_11_reg_628;
    ap_return_13 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_12_reg_639;
    ap_return_14 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_13_reg_650;
    ap_return_15 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_14_reg_661;
    ap_return_16 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_15_reg_672;
    ap_return_17 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_16_reg_683;
    ap_return_18 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_17_reg_694;
    ap_return_19 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_18_reg_705;
    ap_return_2 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_2_reg_518;
    ap_return_20 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_19_reg_716;
    ap_return_21 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_20_reg_727;
    ap_return_22 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_21_reg_738;
    ap_return_23 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_22_reg_749;
    ap_return_24 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_23_reg_760;
    ap_return_25 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_24_reg_771;
    ap_return_26 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_25_reg_782;
    ap_return_27 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_26_reg_793;
    ap_return_28 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_27_reg_804;
    ap_return_29 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_28_reg_815;
    ap_return_3 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_3_reg_529;
    ap_return_30 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_29_reg_826;
    ap_return_31 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_30_reg_837;
    ap_return_32 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_31_reg_848;
    ap_return_33 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_32_reg_859;
    ap_return_34 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_33_reg_870;
    ap_return_35 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_34_reg_881;
    ap_return_36 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_35_reg_892;
    ap_return_37 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_36_reg_903;
    ap_return_38 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_37_reg_914;
    ap_return_39 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_38_reg_925;
    ap_return_4 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_4_reg_540;
    ap_return_40 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_39_reg_936;
    ap_return_41 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_40_reg_947;
    ap_return_42 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_41_reg_958;
    ap_return_43 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_42_reg_969;
    ap_return_44 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_43_reg_980;
    ap_return_45 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_44_reg_991;
    ap_return_46 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_45_reg_1002;
    ap_return_47 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_46_reg_1013;
    ap_return_48 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_47_reg_1024;
    ap_return_49 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_48_reg_1035;
    ap_return_5 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_5_reg_551;
    ap_return_50 <= ap_phi_mux_hadcalo_emcalo_drval_49_phi_fu_1050_p4;
    ap_return_51 <= ap_phi_mux_hadcalo_emcalo_drval_50_phi_fu_1061_p4;
    ap_return_52 <= ap_phi_mux_hadcalo_emcalo_drval_51_phi_fu_1072_p4;
    ap_return_53 <= ap_phi_mux_hadcalo_emcalo_drval_52_phi_fu_1083_p4;
    ap_return_54 <= ap_phi_mux_hadcalo_emcalo_drval_53_phi_fu_1094_p4;
    ap_return_55 <= ap_phi_mux_hadcalo_emcalo_drval_54_phi_fu_1105_p4;
    ap_return_56 <= ap_phi_mux_hadcalo_emcalo_drval_55_phi_fu_1116_p4;
    ap_return_57 <= ap_phi_mux_hadcalo_emcalo_drval_56_phi_fu_1127_p4;
    ap_return_58 <= ap_phi_mux_hadcalo_emcalo_drval_57_phi_fu_1138_p4;
    ap_return_59 <= ap_phi_mux_hadcalo_emcalo_drval_58_phi_fu_1149_p4;
    ap_return_6 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_6_reg_562;
    ap_return_60 <= ap_phi_mux_hadcalo_emcalo_drval_59_phi_fu_1160_p4;
    ap_return_61 <= ap_phi_mux_hadcalo_emcalo_drval_60_phi_fu_1171_p4;
    ap_return_62 <= ap_phi_mux_hadcalo_emcalo_drval_61_phi_fu_1182_p4;
    ap_return_63 <= ap_phi_mux_hadcalo_emcalo_drval_62_phi_fu_1193_p4;
    ap_return_64 <= ap_phi_mux_hadcalo_emcalo_drval_63_phi_fu_1204_p4;
    ap_return_65 <= ap_phi_mux_hadcalo_emcalo_drval_64_phi_fu_1215_p4;
    ap_return_66 <= ap_phi_mux_hadcalo_emcalo_drval_65_phi_fu_1226_p4;
    ap_return_67 <= ap_phi_mux_hadcalo_emcalo_drval_66_phi_fu_1237_p4;
    ap_return_68 <= ap_phi_mux_hadcalo_emcalo_drval_67_phi_fu_1248_p4;
    ap_return_69 <= ap_phi_mux_hadcalo_emcalo_drval_68_phi_fu_1259_p4;
    ap_return_7 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_7_reg_573;
    ap_return_70 <= ap_phi_mux_hadcalo_emcalo_drval_69_phi_fu_1270_p4;
    ap_return_71 <= ap_phi_mux_hadcalo_emcalo_drval_70_phi_fu_1281_p4;
    ap_return_72 <= ap_phi_mux_hadcalo_emcalo_drval_71_phi_fu_1292_p4;
    ap_return_73 <= ap_phi_mux_hadcalo_emcalo_drval_72_phi_fu_1303_p4;
    ap_return_74 <= ap_phi_mux_hadcalo_emcalo_drval_73_phi_fu_1314_p4;
    ap_return_75 <= ap_phi_mux_hadcalo_emcalo_drval_74_phi_fu_1325_p4;
    ap_return_76 <= ap_phi_mux_hadcalo_emcalo_drval_75_phi_fu_1336_p4;
    ap_return_77 <= ap_phi_mux_hadcalo_emcalo_drval_76_phi_fu_1347_p4;
    ap_return_78 <= ap_phi_mux_hadcalo_emcalo_drval_77_phi_fu_1358_p4;
    ap_return_79 <= ap_phi_mux_hadcalo_emcalo_drval_78_phi_fu_1369_p4;
    ap_return_8 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_8_reg_584;
    ap_return_80 <= ap_phi_mux_hadcalo_emcalo_drval_79_phi_fu_1380_p4;
    ap_return_81 <= ap_phi_mux_hadcalo_emcalo_drval_80_phi_fu_1391_p4;
    ap_return_82 <= ap_phi_mux_hadcalo_emcalo_drval_81_phi_fu_1402_p4;
    ap_return_83 <= ap_phi_mux_hadcalo_emcalo_drval_82_phi_fu_1413_p4;
    ap_return_84 <= ap_phi_mux_hadcalo_emcalo_drval_83_phi_fu_1424_p4;
    ap_return_85 <= ap_phi_mux_hadcalo_emcalo_drval_84_phi_fu_1435_p4;
    ap_return_86 <= ap_phi_mux_hadcalo_emcalo_drval_85_phi_fu_1446_p4;
    ap_return_87 <= ap_phi_mux_hadcalo_emcalo_drval_86_phi_fu_1457_p4;
    ap_return_88 <= ap_phi_mux_hadcalo_emcalo_drval_87_phi_fu_1468_p4;
    ap_return_89 <= ap_phi_mux_hadcalo_emcalo_drval_88_phi_fu_1479_p4;
    ap_return_9 <= ap_phi_reg_pp0_iter4_hadcalo_emcalo_drval_99_reg_595;
    ap_return_90 <= ap_phi_mux_hadcalo_emcalo_drval_89_phi_fu_1490_p4;
    ap_return_91 <= ap_phi_mux_hadcalo_emcalo_drval_90_phi_fu_1501_p4;
    ap_return_92 <= ap_phi_mux_hadcalo_emcalo_drval_91_phi_fu_1512_p4;
    ap_return_93 <= ap_phi_mux_hadcalo_emcalo_drval_92_phi_fu_1523_p4;
    ap_return_94 <= ap_phi_mux_hadcalo_emcalo_drval_93_phi_fu_1534_p4;
    ap_return_95 <= ap_phi_mux_hadcalo_emcalo_drval_94_phi_fu_1545_p4;
    ap_return_96 <= ap_phi_mux_hadcalo_emcalo_drval_95_phi_fu_1556_p4;
    ap_return_97 <= ap_phi_mux_hadcalo_emcalo_drval_96_phi_fu_1567_p4;
    ap_return_98 <= ap_phi_mux_hadcalo_emcalo_drval_97_phi_fu_1578_p4;
    ap_return_99 <= ap_phi_mux_hadcalo_emcalo_drval_98_phi_fu_1589_p4;

    grp_dr2_int_cap_10_s_fu_1596_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_10_s_fu_1596_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_10_s_fu_1596_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1596_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_0_hwEta_V_re, ap_port_reg_emcalo_5_hwEta_V_re, ap_condition_24652, ap_condition_24656)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24656)) then 
                grp_dr2_int_cap_10_s_fu_1596_eta1_V <= ap_port_reg_emcalo_5_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24652)) then 
                grp_dr2_int_cap_10_s_fu_1596_eta1_V <= emcalo_0_hwEta_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1596_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1596_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1596_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_0_hwEta_V_r, hadcalo_0_hwEta_V_r_3_reg_3997, ap_condition_24652, ap_condition_24656)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24656)) then 
                grp_dr2_int_cap_10_s_fu_1596_eta2_V <= hadcalo_0_hwEta_V_r_3_reg_3997;
            elsif ((ap_const_boolean_1 = ap_condition_24652)) then 
                grp_dr2_int_cap_10_s_fu_1596_eta2_V <= hadcalo_0_hwEta_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1596_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1596_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1596_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_0_hwPhi_V_re, ap_port_reg_emcalo_5_hwPhi_V_re, ap_condition_24652, ap_condition_24656)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24656)) then 
                grp_dr2_int_cap_10_s_fu_1596_phi1_V <= ap_port_reg_emcalo_5_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24652)) then 
                grp_dr2_int_cap_10_s_fu_1596_phi1_V <= emcalo_0_hwPhi_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1596_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1596_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1596_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_0_hwPhi_V_r, hadcalo_0_hwPhi_V_r_3_reg_3907, ap_condition_24652, ap_condition_24656)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24656)) then 
                grp_dr2_int_cap_10_s_fu_1596_phi2_V <= hadcalo_0_hwPhi_V_r_3_reg_3907;
            elsif ((ap_const_boolean_1 = ap_condition_24652)) then 
                grp_dr2_int_cap_10_s_fu_1596_phi2_V <= hadcalo_0_hwPhi_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1596_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1596_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1608_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_10_s_fu_1608_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_10_s_fu_1608_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1608_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_0_hwEta_V_re, ap_port_reg_emcalo_5_hwEta_V_re, ap_condition_24659, ap_condition_24663)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24663)) then 
                grp_dr2_int_cap_10_s_fu_1608_eta1_V <= ap_port_reg_emcalo_5_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24659)) then 
                grp_dr2_int_cap_10_s_fu_1608_eta1_V <= emcalo_0_hwEta_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1608_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1608_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1608_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_1_hwEta_V_r, hadcalo_1_hwEta_V_r_3_reg_3988, ap_condition_24659, ap_condition_24663)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24663)) then 
                grp_dr2_int_cap_10_s_fu_1608_eta2_V <= hadcalo_1_hwEta_V_r_3_reg_3988;
            elsif ((ap_const_boolean_1 = ap_condition_24659)) then 
                grp_dr2_int_cap_10_s_fu_1608_eta2_V <= hadcalo_1_hwEta_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1608_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1608_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1608_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_0_hwPhi_V_re, ap_port_reg_emcalo_5_hwPhi_V_re, ap_condition_24659, ap_condition_24663)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24663)) then 
                grp_dr2_int_cap_10_s_fu_1608_phi1_V <= ap_port_reg_emcalo_5_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24659)) then 
                grp_dr2_int_cap_10_s_fu_1608_phi1_V <= emcalo_0_hwPhi_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1608_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1608_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1608_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_1_hwPhi_V_r, hadcalo_1_hwPhi_V_r_3_reg_3898, ap_condition_24659, ap_condition_24663)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24663)) then 
                grp_dr2_int_cap_10_s_fu_1608_phi2_V <= hadcalo_1_hwPhi_V_r_3_reg_3898;
            elsif ((ap_const_boolean_1 = ap_condition_24659)) then 
                grp_dr2_int_cap_10_s_fu_1608_phi2_V <= hadcalo_1_hwPhi_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1608_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1608_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1620_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_10_s_fu_1620_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_10_s_fu_1620_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1620_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_0_hwEta_V_re, ap_port_reg_emcalo_5_hwEta_V_re, ap_condition_24666, ap_condition_24670)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24670)) then 
                grp_dr2_int_cap_10_s_fu_1620_eta1_V <= ap_port_reg_emcalo_5_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24666)) then 
                grp_dr2_int_cap_10_s_fu_1620_eta1_V <= emcalo_0_hwEta_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1620_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1620_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1620_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_2_hwEta_V_r, hadcalo_2_hwEta_V_r_3_reg_3979, ap_condition_24666, ap_condition_24670)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24670)) then 
                grp_dr2_int_cap_10_s_fu_1620_eta2_V <= hadcalo_2_hwEta_V_r_3_reg_3979;
            elsif ((ap_const_boolean_1 = ap_condition_24666)) then 
                grp_dr2_int_cap_10_s_fu_1620_eta2_V <= hadcalo_2_hwEta_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1620_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1620_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1620_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_0_hwPhi_V_re, ap_port_reg_emcalo_5_hwPhi_V_re, ap_condition_24666, ap_condition_24670)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24670)) then 
                grp_dr2_int_cap_10_s_fu_1620_phi1_V <= ap_port_reg_emcalo_5_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24666)) then 
                grp_dr2_int_cap_10_s_fu_1620_phi1_V <= emcalo_0_hwPhi_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1620_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1620_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1620_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_2_hwPhi_V_r, hadcalo_2_hwPhi_V_r_3_reg_3889, ap_condition_24666, ap_condition_24670)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24670)) then 
                grp_dr2_int_cap_10_s_fu_1620_phi2_V <= hadcalo_2_hwPhi_V_r_3_reg_3889;
            elsif ((ap_const_boolean_1 = ap_condition_24666)) then 
                grp_dr2_int_cap_10_s_fu_1620_phi2_V <= hadcalo_2_hwPhi_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1620_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1620_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1632_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_10_s_fu_1632_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_10_s_fu_1632_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1632_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_0_hwEta_V_re, ap_port_reg_emcalo_5_hwEta_V_re, ap_condition_24673, ap_condition_24677)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24677)) then 
                grp_dr2_int_cap_10_s_fu_1632_eta1_V <= ap_port_reg_emcalo_5_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24673)) then 
                grp_dr2_int_cap_10_s_fu_1632_eta1_V <= emcalo_0_hwEta_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1632_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1632_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1632_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_3_hwEta_V_r, hadcalo_3_hwEta_V_r_3_reg_3970, ap_condition_24673, ap_condition_24677)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24677)) then 
                grp_dr2_int_cap_10_s_fu_1632_eta2_V <= hadcalo_3_hwEta_V_r_3_reg_3970;
            elsif ((ap_const_boolean_1 = ap_condition_24673)) then 
                grp_dr2_int_cap_10_s_fu_1632_eta2_V <= hadcalo_3_hwEta_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1632_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1632_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1632_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_0_hwPhi_V_re, ap_port_reg_emcalo_5_hwPhi_V_re, ap_condition_24673, ap_condition_24677)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24677)) then 
                grp_dr2_int_cap_10_s_fu_1632_phi1_V <= ap_port_reg_emcalo_5_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24673)) then 
                grp_dr2_int_cap_10_s_fu_1632_phi1_V <= emcalo_0_hwPhi_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1632_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1632_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1632_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_3_hwPhi_V_r, hadcalo_3_hwPhi_V_r_3_reg_3880, ap_condition_24673, ap_condition_24677)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24677)) then 
                grp_dr2_int_cap_10_s_fu_1632_phi2_V <= hadcalo_3_hwPhi_V_r_3_reg_3880;
            elsif ((ap_const_boolean_1 = ap_condition_24673)) then 
                grp_dr2_int_cap_10_s_fu_1632_phi2_V <= hadcalo_3_hwPhi_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1632_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1632_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1644_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_10_s_fu_1644_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_10_s_fu_1644_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1644_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_0_hwEta_V_re, ap_port_reg_emcalo_5_hwEta_V_re, ap_condition_24680, ap_condition_24684)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24684)) then 
                grp_dr2_int_cap_10_s_fu_1644_eta1_V <= ap_port_reg_emcalo_5_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24680)) then 
                grp_dr2_int_cap_10_s_fu_1644_eta1_V <= emcalo_0_hwEta_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1644_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1644_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1644_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_4_hwEta_V_r, hadcalo_4_hwEta_V_r_3_reg_3961, ap_condition_24680, ap_condition_24684)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24684)) then 
                grp_dr2_int_cap_10_s_fu_1644_eta2_V <= hadcalo_4_hwEta_V_r_3_reg_3961;
            elsif ((ap_const_boolean_1 = ap_condition_24680)) then 
                grp_dr2_int_cap_10_s_fu_1644_eta2_V <= hadcalo_4_hwEta_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1644_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1644_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1644_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_0_hwPhi_V_re, ap_port_reg_emcalo_5_hwPhi_V_re, ap_condition_24680, ap_condition_24684)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24684)) then 
                grp_dr2_int_cap_10_s_fu_1644_phi1_V <= ap_port_reg_emcalo_5_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24680)) then 
                grp_dr2_int_cap_10_s_fu_1644_phi1_V <= emcalo_0_hwPhi_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1644_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1644_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1644_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_4_hwPhi_V_r, hadcalo_4_hwPhi_V_r_3_reg_3871, ap_condition_24680, ap_condition_24684)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24684)) then 
                grp_dr2_int_cap_10_s_fu_1644_phi2_V <= hadcalo_4_hwPhi_V_r_3_reg_3871;
            elsif ((ap_const_boolean_1 = ap_condition_24680)) then 
                grp_dr2_int_cap_10_s_fu_1644_phi2_V <= hadcalo_4_hwPhi_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1644_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1644_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1656_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_10_s_fu_1656_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_10_s_fu_1656_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1656_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_0_hwEta_V_re, ap_port_reg_emcalo_5_hwEta_V_re, ap_condition_24687, ap_condition_24691)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24691)) then 
                grp_dr2_int_cap_10_s_fu_1656_eta1_V <= ap_port_reg_emcalo_5_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24687)) then 
                grp_dr2_int_cap_10_s_fu_1656_eta1_V <= emcalo_0_hwEta_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1656_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1656_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1656_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_5_hwEta_V_r, hadcalo_5_hwEta_V_r_3_reg_3952, ap_condition_24687, ap_condition_24691)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24691)) then 
                grp_dr2_int_cap_10_s_fu_1656_eta2_V <= hadcalo_5_hwEta_V_r_3_reg_3952;
            elsif ((ap_const_boolean_1 = ap_condition_24687)) then 
                grp_dr2_int_cap_10_s_fu_1656_eta2_V <= hadcalo_5_hwEta_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1656_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1656_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1656_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_0_hwPhi_V_re, ap_port_reg_emcalo_5_hwPhi_V_re, ap_condition_24687, ap_condition_24691)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24691)) then 
                grp_dr2_int_cap_10_s_fu_1656_phi1_V <= ap_port_reg_emcalo_5_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24687)) then 
                grp_dr2_int_cap_10_s_fu_1656_phi1_V <= emcalo_0_hwPhi_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1656_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1656_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1656_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_5_hwPhi_V_r, hadcalo_5_hwPhi_V_r_3_reg_3862, ap_condition_24687, ap_condition_24691)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24691)) then 
                grp_dr2_int_cap_10_s_fu_1656_phi2_V <= hadcalo_5_hwPhi_V_r_3_reg_3862;
            elsif ((ap_const_boolean_1 = ap_condition_24687)) then 
                grp_dr2_int_cap_10_s_fu_1656_phi2_V <= hadcalo_5_hwPhi_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1656_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1656_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1668_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_10_s_fu_1668_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_10_s_fu_1668_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1668_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_0_hwEta_V_re, ap_port_reg_emcalo_5_hwEta_V_re, ap_condition_24694, ap_condition_24698)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24698)) then 
                grp_dr2_int_cap_10_s_fu_1668_eta1_V <= ap_port_reg_emcalo_5_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24694)) then 
                grp_dr2_int_cap_10_s_fu_1668_eta1_V <= emcalo_0_hwEta_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1668_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1668_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1668_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_6_hwEta_V_r, hadcalo_6_hwEta_V_r_3_reg_3943, ap_condition_24694, ap_condition_24698)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24698)) then 
                grp_dr2_int_cap_10_s_fu_1668_eta2_V <= hadcalo_6_hwEta_V_r_3_reg_3943;
            elsif ((ap_const_boolean_1 = ap_condition_24694)) then 
                grp_dr2_int_cap_10_s_fu_1668_eta2_V <= hadcalo_6_hwEta_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1668_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1668_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1668_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_0_hwPhi_V_re, ap_port_reg_emcalo_5_hwPhi_V_re, ap_condition_24694, ap_condition_24698)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24698)) then 
                grp_dr2_int_cap_10_s_fu_1668_phi1_V <= ap_port_reg_emcalo_5_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24694)) then 
                grp_dr2_int_cap_10_s_fu_1668_phi1_V <= emcalo_0_hwPhi_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1668_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1668_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1668_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_6_hwPhi_V_r, hadcalo_6_hwPhi_V_r_3_reg_3853, ap_condition_24694, ap_condition_24698)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24698)) then 
                grp_dr2_int_cap_10_s_fu_1668_phi2_V <= hadcalo_6_hwPhi_V_r_3_reg_3853;
            elsif ((ap_const_boolean_1 = ap_condition_24694)) then 
                grp_dr2_int_cap_10_s_fu_1668_phi2_V <= hadcalo_6_hwPhi_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1668_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1668_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1680_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_10_s_fu_1680_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_10_s_fu_1680_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1680_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_0_hwEta_V_re, ap_port_reg_emcalo_5_hwEta_V_re, ap_condition_24701, ap_condition_24705)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24705)) then 
                grp_dr2_int_cap_10_s_fu_1680_eta1_V <= ap_port_reg_emcalo_5_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24701)) then 
                grp_dr2_int_cap_10_s_fu_1680_eta1_V <= emcalo_0_hwEta_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1680_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1680_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1680_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_7_hwEta_V_r, hadcalo_7_hwEta_V_r_3_reg_3934, ap_condition_24701, ap_condition_24705)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24705)) then 
                grp_dr2_int_cap_10_s_fu_1680_eta2_V <= hadcalo_7_hwEta_V_r_3_reg_3934;
            elsif ((ap_const_boolean_1 = ap_condition_24701)) then 
                grp_dr2_int_cap_10_s_fu_1680_eta2_V <= hadcalo_7_hwEta_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1680_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1680_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1680_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_0_hwPhi_V_re, ap_port_reg_emcalo_5_hwPhi_V_re, ap_condition_24701, ap_condition_24705)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24705)) then 
                grp_dr2_int_cap_10_s_fu_1680_phi1_V <= ap_port_reg_emcalo_5_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24701)) then 
                grp_dr2_int_cap_10_s_fu_1680_phi1_V <= emcalo_0_hwPhi_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1680_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1680_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1680_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_7_hwPhi_V_r, hadcalo_7_hwPhi_V_r_3_reg_3844, ap_condition_24701, ap_condition_24705)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24705)) then 
                grp_dr2_int_cap_10_s_fu_1680_phi2_V <= hadcalo_7_hwPhi_V_r_3_reg_3844;
            elsif ((ap_const_boolean_1 = ap_condition_24701)) then 
                grp_dr2_int_cap_10_s_fu_1680_phi2_V <= hadcalo_7_hwPhi_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1680_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1680_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1692_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_10_s_fu_1692_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_10_s_fu_1692_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1692_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_0_hwEta_V_re, ap_port_reg_emcalo_5_hwEta_V_re, ap_condition_24708, ap_condition_24712)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24712)) then 
                grp_dr2_int_cap_10_s_fu_1692_eta1_V <= ap_port_reg_emcalo_5_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24708)) then 
                grp_dr2_int_cap_10_s_fu_1692_eta1_V <= emcalo_0_hwEta_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1692_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1692_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1692_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_8_hwEta_V_r, hadcalo_8_hwEta_V_r_3_reg_3925, ap_condition_24708, ap_condition_24712)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24712)) then 
                grp_dr2_int_cap_10_s_fu_1692_eta2_V <= hadcalo_8_hwEta_V_r_3_reg_3925;
            elsif ((ap_const_boolean_1 = ap_condition_24708)) then 
                grp_dr2_int_cap_10_s_fu_1692_eta2_V <= hadcalo_8_hwEta_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1692_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1692_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1692_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_0_hwPhi_V_re, ap_port_reg_emcalo_5_hwPhi_V_re, ap_condition_24708, ap_condition_24712)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24712)) then 
                grp_dr2_int_cap_10_s_fu_1692_phi1_V <= ap_port_reg_emcalo_5_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24708)) then 
                grp_dr2_int_cap_10_s_fu_1692_phi1_V <= emcalo_0_hwPhi_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1692_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1692_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1692_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_8_hwPhi_V_r, hadcalo_8_hwPhi_V_r_3_reg_3835, ap_condition_24708, ap_condition_24712)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24712)) then 
                grp_dr2_int_cap_10_s_fu_1692_phi2_V <= hadcalo_8_hwPhi_V_r_3_reg_3835;
            elsif ((ap_const_boolean_1 = ap_condition_24708)) then 
                grp_dr2_int_cap_10_s_fu_1692_phi2_V <= hadcalo_8_hwPhi_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1692_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1692_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1704_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_10_s_fu_1704_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_10_s_fu_1704_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1704_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_0_hwEta_V_re, ap_port_reg_emcalo_5_hwEta_V_re, ap_condition_24715, ap_condition_24719)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24719)) then 
                grp_dr2_int_cap_10_s_fu_1704_eta1_V <= ap_port_reg_emcalo_5_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24715)) then 
                grp_dr2_int_cap_10_s_fu_1704_eta1_V <= emcalo_0_hwEta_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1704_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1704_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1704_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_9_hwEta_V_r, hadcalo_9_hwEta_V_r_3_reg_3916, ap_condition_24715, ap_condition_24719)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24719)) then 
                grp_dr2_int_cap_10_s_fu_1704_eta2_V <= hadcalo_9_hwEta_V_r_3_reg_3916;
            elsif ((ap_const_boolean_1 = ap_condition_24715)) then 
                grp_dr2_int_cap_10_s_fu_1704_eta2_V <= hadcalo_9_hwEta_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1704_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1704_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1704_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_0_hwPhi_V_re, ap_port_reg_emcalo_5_hwPhi_V_re, ap_condition_24715, ap_condition_24719)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24719)) then 
                grp_dr2_int_cap_10_s_fu_1704_phi1_V <= ap_port_reg_emcalo_5_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24715)) then 
                grp_dr2_int_cap_10_s_fu_1704_phi1_V <= emcalo_0_hwPhi_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1704_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1704_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1704_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_9_hwPhi_V_r, hadcalo_9_hwPhi_V_r_3_reg_3826, ap_condition_24715, ap_condition_24719)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24719)) then 
                grp_dr2_int_cap_10_s_fu_1704_phi2_V <= hadcalo_9_hwPhi_V_r_3_reg_3826;
            elsif ((ap_const_boolean_1 = ap_condition_24715)) then 
                grp_dr2_int_cap_10_s_fu_1704_phi2_V <= hadcalo_9_hwPhi_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1704_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1704_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1716_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_10_s_fu_1716_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_10_s_fu_1716_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1716_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_1_hwEta_V_re, ap_port_reg_emcalo_6_hwEta_V_re, ap_condition_24722, ap_condition_24726)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24726)) then 
                grp_dr2_int_cap_10_s_fu_1716_eta1_V <= ap_port_reg_emcalo_6_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24722)) then 
                grp_dr2_int_cap_10_s_fu_1716_eta1_V <= emcalo_1_hwEta_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1716_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1716_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1716_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_0_hwEta_V_r, hadcalo_0_hwEta_V_r_3_reg_3997, ap_condition_24722, ap_condition_24726)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24726)) then 
                grp_dr2_int_cap_10_s_fu_1716_eta2_V <= hadcalo_0_hwEta_V_r_3_reg_3997;
            elsif ((ap_const_boolean_1 = ap_condition_24722)) then 
                grp_dr2_int_cap_10_s_fu_1716_eta2_V <= hadcalo_0_hwEta_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1716_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1716_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1716_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_1_hwPhi_V_re, ap_port_reg_emcalo_6_hwPhi_V_re, ap_condition_24722, ap_condition_24726)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24726)) then 
                grp_dr2_int_cap_10_s_fu_1716_phi1_V <= ap_port_reg_emcalo_6_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24722)) then 
                grp_dr2_int_cap_10_s_fu_1716_phi1_V <= emcalo_1_hwPhi_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1716_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1716_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1716_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_0_hwPhi_V_r, hadcalo_0_hwPhi_V_r_3_reg_3907, ap_condition_24722, ap_condition_24726)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24726)) then 
                grp_dr2_int_cap_10_s_fu_1716_phi2_V <= hadcalo_0_hwPhi_V_r_3_reg_3907;
            elsif ((ap_const_boolean_1 = ap_condition_24722)) then 
                grp_dr2_int_cap_10_s_fu_1716_phi2_V <= hadcalo_0_hwPhi_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1716_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1716_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1728_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_10_s_fu_1728_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_10_s_fu_1728_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1728_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_1_hwEta_V_re, ap_port_reg_emcalo_6_hwEta_V_re, ap_condition_24729, ap_condition_24733)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24733)) then 
                grp_dr2_int_cap_10_s_fu_1728_eta1_V <= ap_port_reg_emcalo_6_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24729)) then 
                grp_dr2_int_cap_10_s_fu_1728_eta1_V <= emcalo_1_hwEta_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1728_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1728_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1728_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_1_hwEta_V_r, hadcalo_1_hwEta_V_r_3_reg_3988, ap_condition_24729, ap_condition_24733)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24733)) then 
                grp_dr2_int_cap_10_s_fu_1728_eta2_V <= hadcalo_1_hwEta_V_r_3_reg_3988;
            elsif ((ap_const_boolean_1 = ap_condition_24729)) then 
                grp_dr2_int_cap_10_s_fu_1728_eta2_V <= hadcalo_1_hwEta_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1728_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1728_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1728_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_1_hwPhi_V_re, ap_port_reg_emcalo_6_hwPhi_V_re, ap_condition_24729, ap_condition_24733)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24733)) then 
                grp_dr2_int_cap_10_s_fu_1728_phi1_V <= ap_port_reg_emcalo_6_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24729)) then 
                grp_dr2_int_cap_10_s_fu_1728_phi1_V <= emcalo_1_hwPhi_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1728_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1728_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1728_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_1_hwPhi_V_r, hadcalo_1_hwPhi_V_r_3_reg_3898, ap_condition_24729, ap_condition_24733)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24733)) then 
                grp_dr2_int_cap_10_s_fu_1728_phi2_V <= hadcalo_1_hwPhi_V_r_3_reg_3898;
            elsif ((ap_const_boolean_1 = ap_condition_24729)) then 
                grp_dr2_int_cap_10_s_fu_1728_phi2_V <= hadcalo_1_hwPhi_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1728_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1728_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1740_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_10_s_fu_1740_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_10_s_fu_1740_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1740_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_1_hwEta_V_re, ap_port_reg_emcalo_6_hwEta_V_re, ap_condition_24736, ap_condition_24740)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24740)) then 
                grp_dr2_int_cap_10_s_fu_1740_eta1_V <= ap_port_reg_emcalo_6_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24736)) then 
                grp_dr2_int_cap_10_s_fu_1740_eta1_V <= emcalo_1_hwEta_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1740_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1740_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1740_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_2_hwEta_V_r, hadcalo_2_hwEta_V_r_3_reg_3979, ap_condition_24736, ap_condition_24740)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24740)) then 
                grp_dr2_int_cap_10_s_fu_1740_eta2_V <= hadcalo_2_hwEta_V_r_3_reg_3979;
            elsif ((ap_const_boolean_1 = ap_condition_24736)) then 
                grp_dr2_int_cap_10_s_fu_1740_eta2_V <= hadcalo_2_hwEta_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1740_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1740_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1740_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_1_hwPhi_V_re, ap_port_reg_emcalo_6_hwPhi_V_re, ap_condition_24736, ap_condition_24740)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24740)) then 
                grp_dr2_int_cap_10_s_fu_1740_phi1_V <= ap_port_reg_emcalo_6_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24736)) then 
                grp_dr2_int_cap_10_s_fu_1740_phi1_V <= emcalo_1_hwPhi_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1740_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1740_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1740_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_2_hwPhi_V_r, hadcalo_2_hwPhi_V_r_3_reg_3889, ap_condition_24736, ap_condition_24740)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24740)) then 
                grp_dr2_int_cap_10_s_fu_1740_phi2_V <= hadcalo_2_hwPhi_V_r_3_reg_3889;
            elsif ((ap_const_boolean_1 = ap_condition_24736)) then 
                grp_dr2_int_cap_10_s_fu_1740_phi2_V <= hadcalo_2_hwPhi_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1740_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1740_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1752_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_10_s_fu_1752_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_10_s_fu_1752_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1752_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_1_hwEta_V_re, ap_port_reg_emcalo_6_hwEta_V_re, ap_condition_24743, ap_condition_24747)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24747)) then 
                grp_dr2_int_cap_10_s_fu_1752_eta1_V <= ap_port_reg_emcalo_6_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24743)) then 
                grp_dr2_int_cap_10_s_fu_1752_eta1_V <= emcalo_1_hwEta_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1752_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1752_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1752_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_3_hwEta_V_r, hadcalo_3_hwEta_V_r_3_reg_3970, ap_condition_24743, ap_condition_24747)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24747)) then 
                grp_dr2_int_cap_10_s_fu_1752_eta2_V <= hadcalo_3_hwEta_V_r_3_reg_3970;
            elsif ((ap_const_boolean_1 = ap_condition_24743)) then 
                grp_dr2_int_cap_10_s_fu_1752_eta2_V <= hadcalo_3_hwEta_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1752_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1752_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1752_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_1_hwPhi_V_re, ap_port_reg_emcalo_6_hwPhi_V_re, ap_condition_24743, ap_condition_24747)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24747)) then 
                grp_dr2_int_cap_10_s_fu_1752_phi1_V <= ap_port_reg_emcalo_6_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24743)) then 
                grp_dr2_int_cap_10_s_fu_1752_phi1_V <= emcalo_1_hwPhi_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1752_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1752_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1752_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_3_hwPhi_V_r, hadcalo_3_hwPhi_V_r_3_reg_3880, ap_condition_24743, ap_condition_24747)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24747)) then 
                grp_dr2_int_cap_10_s_fu_1752_phi2_V <= hadcalo_3_hwPhi_V_r_3_reg_3880;
            elsif ((ap_const_boolean_1 = ap_condition_24743)) then 
                grp_dr2_int_cap_10_s_fu_1752_phi2_V <= hadcalo_3_hwPhi_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1752_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1752_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1764_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_10_s_fu_1764_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_10_s_fu_1764_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1764_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_1_hwEta_V_re, ap_port_reg_emcalo_6_hwEta_V_re, ap_condition_24750, ap_condition_24754)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24754)) then 
                grp_dr2_int_cap_10_s_fu_1764_eta1_V <= ap_port_reg_emcalo_6_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24750)) then 
                grp_dr2_int_cap_10_s_fu_1764_eta1_V <= emcalo_1_hwEta_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1764_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1764_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1764_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_4_hwEta_V_r, hadcalo_4_hwEta_V_r_3_reg_3961, ap_condition_24750, ap_condition_24754)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24754)) then 
                grp_dr2_int_cap_10_s_fu_1764_eta2_V <= hadcalo_4_hwEta_V_r_3_reg_3961;
            elsif ((ap_const_boolean_1 = ap_condition_24750)) then 
                grp_dr2_int_cap_10_s_fu_1764_eta2_V <= hadcalo_4_hwEta_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1764_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1764_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1764_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_1_hwPhi_V_re, ap_port_reg_emcalo_6_hwPhi_V_re, ap_condition_24750, ap_condition_24754)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24754)) then 
                grp_dr2_int_cap_10_s_fu_1764_phi1_V <= ap_port_reg_emcalo_6_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24750)) then 
                grp_dr2_int_cap_10_s_fu_1764_phi1_V <= emcalo_1_hwPhi_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1764_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1764_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1764_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_4_hwPhi_V_r, hadcalo_4_hwPhi_V_r_3_reg_3871, ap_condition_24750, ap_condition_24754)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24754)) then 
                grp_dr2_int_cap_10_s_fu_1764_phi2_V <= hadcalo_4_hwPhi_V_r_3_reg_3871;
            elsif ((ap_const_boolean_1 = ap_condition_24750)) then 
                grp_dr2_int_cap_10_s_fu_1764_phi2_V <= hadcalo_4_hwPhi_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1764_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1764_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1776_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_10_s_fu_1776_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_10_s_fu_1776_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1776_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_1_hwEta_V_re, ap_port_reg_emcalo_6_hwEta_V_re, ap_condition_24757, ap_condition_24761)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24761)) then 
                grp_dr2_int_cap_10_s_fu_1776_eta1_V <= ap_port_reg_emcalo_6_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24757)) then 
                grp_dr2_int_cap_10_s_fu_1776_eta1_V <= emcalo_1_hwEta_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1776_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1776_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1776_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_5_hwEta_V_r, hadcalo_5_hwEta_V_r_3_reg_3952, ap_condition_24757, ap_condition_24761)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24761)) then 
                grp_dr2_int_cap_10_s_fu_1776_eta2_V <= hadcalo_5_hwEta_V_r_3_reg_3952;
            elsif ((ap_const_boolean_1 = ap_condition_24757)) then 
                grp_dr2_int_cap_10_s_fu_1776_eta2_V <= hadcalo_5_hwEta_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1776_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1776_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1776_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_1_hwPhi_V_re, ap_port_reg_emcalo_6_hwPhi_V_re, ap_condition_24757, ap_condition_24761)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24761)) then 
                grp_dr2_int_cap_10_s_fu_1776_phi1_V <= ap_port_reg_emcalo_6_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24757)) then 
                grp_dr2_int_cap_10_s_fu_1776_phi1_V <= emcalo_1_hwPhi_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1776_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1776_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1776_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_5_hwPhi_V_r, hadcalo_5_hwPhi_V_r_3_reg_3862, ap_condition_24757, ap_condition_24761)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24761)) then 
                grp_dr2_int_cap_10_s_fu_1776_phi2_V <= hadcalo_5_hwPhi_V_r_3_reg_3862;
            elsif ((ap_const_boolean_1 = ap_condition_24757)) then 
                grp_dr2_int_cap_10_s_fu_1776_phi2_V <= hadcalo_5_hwPhi_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1776_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1776_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1788_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_10_s_fu_1788_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_10_s_fu_1788_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1788_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_1_hwEta_V_re, ap_port_reg_emcalo_6_hwEta_V_re, ap_condition_24764, ap_condition_24768)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24768)) then 
                grp_dr2_int_cap_10_s_fu_1788_eta1_V <= ap_port_reg_emcalo_6_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24764)) then 
                grp_dr2_int_cap_10_s_fu_1788_eta1_V <= emcalo_1_hwEta_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1788_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1788_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1788_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_6_hwEta_V_r, hadcalo_6_hwEta_V_r_3_reg_3943, ap_condition_24764, ap_condition_24768)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24768)) then 
                grp_dr2_int_cap_10_s_fu_1788_eta2_V <= hadcalo_6_hwEta_V_r_3_reg_3943;
            elsif ((ap_const_boolean_1 = ap_condition_24764)) then 
                grp_dr2_int_cap_10_s_fu_1788_eta2_V <= hadcalo_6_hwEta_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1788_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1788_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1788_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_1_hwPhi_V_re, ap_port_reg_emcalo_6_hwPhi_V_re, ap_condition_24764, ap_condition_24768)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24768)) then 
                grp_dr2_int_cap_10_s_fu_1788_phi1_V <= ap_port_reg_emcalo_6_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24764)) then 
                grp_dr2_int_cap_10_s_fu_1788_phi1_V <= emcalo_1_hwPhi_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1788_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1788_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1788_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_6_hwPhi_V_r, hadcalo_6_hwPhi_V_r_3_reg_3853, ap_condition_24764, ap_condition_24768)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24768)) then 
                grp_dr2_int_cap_10_s_fu_1788_phi2_V <= hadcalo_6_hwPhi_V_r_3_reg_3853;
            elsif ((ap_const_boolean_1 = ap_condition_24764)) then 
                grp_dr2_int_cap_10_s_fu_1788_phi2_V <= hadcalo_6_hwPhi_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1788_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1788_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1800_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_10_s_fu_1800_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_10_s_fu_1800_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1800_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_1_hwEta_V_re, ap_port_reg_emcalo_6_hwEta_V_re, ap_condition_24771, ap_condition_24775)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24775)) then 
                grp_dr2_int_cap_10_s_fu_1800_eta1_V <= ap_port_reg_emcalo_6_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24771)) then 
                grp_dr2_int_cap_10_s_fu_1800_eta1_V <= emcalo_1_hwEta_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1800_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1800_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1800_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_7_hwEta_V_r, hadcalo_7_hwEta_V_r_3_reg_3934, ap_condition_24771, ap_condition_24775)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24775)) then 
                grp_dr2_int_cap_10_s_fu_1800_eta2_V <= hadcalo_7_hwEta_V_r_3_reg_3934;
            elsif ((ap_const_boolean_1 = ap_condition_24771)) then 
                grp_dr2_int_cap_10_s_fu_1800_eta2_V <= hadcalo_7_hwEta_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1800_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1800_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1800_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_1_hwPhi_V_re, ap_port_reg_emcalo_6_hwPhi_V_re, ap_condition_24771, ap_condition_24775)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24775)) then 
                grp_dr2_int_cap_10_s_fu_1800_phi1_V <= ap_port_reg_emcalo_6_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24771)) then 
                grp_dr2_int_cap_10_s_fu_1800_phi1_V <= emcalo_1_hwPhi_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1800_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1800_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1800_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_7_hwPhi_V_r, hadcalo_7_hwPhi_V_r_3_reg_3844, ap_condition_24771, ap_condition_24775)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24775)) then 
                grp_dr2_int_cap_10_s_fu_1800_phi2_V <= hadcalo_7_hwPhi_V_r_3_reg_3844;
            elsif ((ap_const_boolean_1 = ap_condition_24771)) then 
                grp_dr2_int_cap_10_s_fu_1800_phi2_V <= hadcalo_7_hwPhi_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1800_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1800_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1812_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_10_s_fu_1812_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_10_s_fu_1812_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1812_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_1_hwEta_V_re, ap_port_reg_emcalo_6_hwEta_V_re, ap_condition_24778, ap_condition_24782)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24782)) then 
                grp_dr2_int_cap_10_s_fu_1812_eta1_V <= ap_port_reg_emcalo_6_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24778)) then 
                grp_dr2_int_cap_10_s_fu_1812_eta1_V <= emcalo_1_hwEta_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1812_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1812_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1812_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_8_hwEta_V_r, hadcalo_8_hwEta_V_r_3_reg_3925, ap_condition_24778, ap_condition_24782)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24782)) then 
                grp_dr2_int_cap_10_s_fu_1812_eta2_V <= hadcalo_8_hwEta_V_r_3_reg_3925;
            elsif ((ap_const_boolean_1 = ap_condition_24778)) then 
                grp_dr2_int_cap_10_s_fu_1812_eta2_V <= hadcalo_8_hwEta_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1812_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1812_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1812_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_1_hwPhi_V_re, ap_port_reg_emcalo_6_hwPhi_V_re, ap_condition_24778, ap_condition_24782)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24782)) then 
                grp_dr2_int_cap_10_s_fu_1812_phi1_V <= ap_port_reg_emcalo_6_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24778)) then 
                grp_dr2_int_cap_10_s_fu_1812_phi1_V <= emcalo_1_hwPhi_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1812_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1812_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1812_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_8_hwPhi_V_r, hadcalo_8_hwPhi_V_r_3_reg_3835, ap_condition_24778, ap_condition_24782)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24782)) then 
                grp_dr2_int_cap_10_s_fu_1812_phi2_V <= hadcalo_8_hwPhi_V_r_3_reg_3835;
            elsif ((ap_const_boolean_1 = ap_condition_24778)) then 
                grp_dr2_int_cap_10_s_fu_1812_phi2_V <= hadcalo_8_hwPhi_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1812_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1812_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1824_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_10_s_fu_1824_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_10_s_fu_1824_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1824_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_1_hwEta_V_re, ap_port_reg_emcalo_6_hwEta_V_re, ap_condition_24785, ap_condition_24789)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24789)) then 
                grp_dr2_int_cap_10_s_fu_1824_eta1_V <= ap_port_reg_emcalo_6_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24785)) then 
                grp_dr2_int_cap_10_s_fu_1824_eta1_V <= emcalo_1_hwEta_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1824_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1824_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1824_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_9_hwEta_V_r, hadcalo_9_hwEta_V_r_3_reg_3916, ap_condition_24785, ap_condition_24789)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24789)) then 
                grp_dr2_int_cap_10_s_fu_1824_eta2_V <= hadcalo_9_hwEta_V_r_3_reg_3916;
            elsif ((ap_const_boolean_1 = ap_condition_24785)) then 
                grp_dr2_int_cap_10_s_fu_1824_eta2_V <= hadcalo_9_hwEta_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1824_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1824_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1824_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_1_hwPhi_V_re, ap_port_reg_emcalo_6_hwPhi_V_re, ap_condition_24785, ap_condition_24789)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24789)) then 
                grp_dr2_int_cap_10_s_fu_1824_phi1_V <= ap_port_reg_emcalo_6_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24785)) then 
                grp_dr2_int_cap_10_s_fu_1824_phi1_V <= emcalo_1_hwPhi_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1824_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1824_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1824_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_9_hwPhi_V_r, hadcalo_9_hwPhi_V_r_3_reg_3826, ap_condition_24785, ap_condition_24789)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24789)) then 
                grp_dr2_int_cap_10_s_fu_1824_phi2_V <= hadcalo_9_hwPhi_V_r_3_reg_3826;
            elsif ((ap_const_boolean_1 = ap_condition_24785)) then 
                grp_dr2_int_cap_10_s_fu_1824_phi2_V <= hadcalo_9_hwPhi_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1824_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1824_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1836_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_10_s_fu_1836_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_10_s_fu_1836_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1836_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_2_hwEta_V_re, ap_port_reg_emcalo_7_hwEta_V_re, ap_condition_24792, ap_condition_24796)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24796)) then 
                grp_dr2_int_cap_10_s_fu_1836_eta1_V <= ap_port_reg_emcalo_7_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24792)) then 
                grp_dr2_int_cap_10_s_fu_1836_eta1_V <= emcalo_2_hwEta_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1836_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1836_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1836_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_0_hwEta_V_r, hadcalo_0_hwEta_V_r_3_reg_3997, ap_condition_24792, ap_condition_24796)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24796)) then 
                grp_dr2_int_cap_10_s_fu_1836_eta2_V <= hadcalo_0_hwEta_V_r_3_reg_3997;
            elsif ((ap_const_boolean_1 = ap_condition_24792)) then 
                grp_dr2_int_cap_10_s_fu_1836_eta2_V <= hadcalo_0_hwEta_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1836_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1836_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1836_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_2_hwPhi_V_re, ap_port_reg_emcalo_7_hwPhi_V_re, ap_condition_24792, ap_condition_24796)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24796)) then 
                grp_dr2_int_cap_10_s_fu_1836_phi1_V <= ap_port_reg_emcalo_7_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24792)) then 
                grp_dr2_int_cap_10_s_fu_1836_phi1_V <= emcalo_2_hwPhi_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1836_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1836_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1836_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_0_hwPhi_V_r, hadcalo_0_hwPhi_V_r_3_reg_3907, ap_condition_24792, ap_condition_24796)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24796)) then 
                grp_dr2_int_cap_10_s_fu_1836_phi2_V <= hadcalo_0_hwPhi_V_r_3_reg_3907;
            elsif ((ap_const_boolean_1 = ap_condition_24792)) then 
                grp_dr2_int_cap_10_s_fu_1836_phi2_V <= hadcalo_0_hwPhi_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1836_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1836_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1848_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_10_s_fu_1848_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_10_s_fu_1848_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1848_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_2_hwEta_V_re, ap_port_reg_emcalo_7_hwEta_V_re, ap_condition_24799, ap_condition_24803)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24803)) then 
                grp_dr2_int_cap_10_s_fu_1848_eta1_V <= ap_port_reg_emcalo_7_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24799)) then 
                grp_dr2_int_cap_10_s_fu_1848_eta1_V <= emcalo_2_hwEta_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1848_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1848_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1848_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_1_hwEta_V_r, hadcalo_1_hwEta_V_r_3_reg_3988, ap_condition_24799, ap_condition_24803)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24803)) then 
                grp_dr2_int_cap_10_s_fu_1848_eta2_V <= hadcalo_1_hwEta_V_r_3_reg_3988;
            elsif ((ap_const_boolean_1 = ap_condition_24799)) then 
                grp_dr2_int_cap_10_s_fu_1848_eta2_V <= hadcalo_1_hwEta_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1848_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1848_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1848_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_2_hwPhi_V_re, ap_port_reg_emcalo_7_hwPhi_V_re, ap_condition_24799, ap_condition_24803)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24803)) then 
                grp_dr2_int_cap_10_s_fu_1848_phi1_V <= ap_port_reg_emcalo_7_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24799)) then 
                grp_dr2_int_cap_10_s_fu_1848_phi1_V <= emcalo_2_hwPhi_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1848_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1848_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1848_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_1_hwPhi_V_r, hadcalo_1_hwPhi_V_r_3_reg_3898, ap_condition_24799, ap_condition_24803)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24803)) then 
                grp_dr2_int_cap_10_s_fu_1848_phi2_V <= hadcalo_1_hwPhi_V_r_3_reg_3898;
            elsif ((ap_const_boolean_1 = ap_condition_24799)) then 
                grp_dr2_int_cap_10_s_fu_1848_phi2_V <= hadcalo_1_hwPhi_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1848_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1848_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1860_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_10_s_fu_1860_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_10_s_fu_1860_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1860_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_2_hwEta_V_re, ap_port_reg_emcalo_7_hwEta_V_re, ap_condition_24806, ap_condition_24810)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24810)) then 
                grp_dr2_int_cap_10_s_fu_1860_eta1_V <= ap_port_reg_emcalo_7_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24806)) then 
                grp_dr2_int_cap_10_s_fu_1860_eta1_V <= emcalo_2_hwEta_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1860_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1860_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1860_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_2_hwEta_V_r, hadcalo_2_hwEta_V_r_3_reg_3979, ap_condition_24806, ap_condition_24810)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24810)) then 
                grp_dr2_int_cap_10_s_fu_1860_eta2_V <= hadcalo_2_hwEta_V_r_3_reg_3979;
            elsif ((ap_const_boolean_1 = ap_condition_24806)) then 
                grp_dr2_int_cap_10_s_fu_1860_eta2_V <= hadcalo_2_hwEta_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1860_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1860_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1860_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_2_hwPhi_V_re, ap_port_reg_emcalo_7_hwPhi_V_re, ap_condition_24806, ap_condition_24810)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24810)) then 
                grp_dr2_int_cap_10_s_fu_1860_phi1_V <= ap_port_reg_emcalo_7_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24806)) then 
                grp_dr2_int_cap_10_s_fu_1860_phi1_V <= emcalo_2_hwPhi_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1860_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1860_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1860_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_2_hwPhi_V_r, hadcalo_2_hwPhi_V_r_3_reg_3889, ap_condition_24806, ap_condition_24810)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24810)) then 
                grp_dr2_int_cap_10_s_fu_1860_phi2_V <= hadcalo_2_hwPhi_V_r_3_reg_3889;
            elsif ((ap_const_boolean_1 = ap_condition_24806)) then 
                grp_dr2_int_cap_10_s_fu_1860_phi2_V <= hadcalo_2_hwPhi_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1860_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1860_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1872_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_10_s_fu_1872_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_10_s_fu_1872_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1872_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_2_hwEta_V_re, ap_port_reg_emcalo_7_hwEta_V_re, ap_condition_24813, ap_condition_24817)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24817)) then 
                grp_dr2_int_cap_10_s_fu_1872_eta1_V <= ap_port_reg_emcalo_7_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24813)) then 
                grp_dr2_int_cap_10_s_fu_1872_eta1_V <= emcalo_2_hwEta_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1872_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1872_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1872_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_3_hwEta_V_r, hadcalo_3_hwEta_V_r_3_reg_3970, ap_condition_24813, ap_condition_24817)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24817)) then 
                grp_dr2_int_cap_10_s_fu_1872_eta2_V <= hadcalo_3_hwEta_V_r_3_reg_3970;
            elsif ((ap_const_boolean_1 = ap_condition_24813)) then 
                grp_dr2_int_cap_10_s_fu_1872_eta2_V <= hadcalo_3_hwEta_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1872_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1872_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1872_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_2_hwPhi_V_re, ap_port_reg_emcalo_7_hwPhi_V_re, ap_condition_24813, ap_condition_24817)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24817)) then 
                grp_dr2_int_cap_10_s_fu_1872_phi1_V <= ap_port_reg_emcalo_7_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24813)) then 
                grp_dr2_int_cap_10_s_fu_1872_phi1_V <= emcalo_2_hwPhi_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1872_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1872_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1872_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_3_hwPhi_V_r, hadcalo_3_hwPhi_V_r_3_reg_3880, ap_condition_24813, ap_condition_24817)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24817)) then 
                grp_dr2_int_cap_10_s_fu_1872_phi2_V <= hadcalo_3_hwPhi_V_r_3_reg_3880;
            elsif ((ap_const_boolean_1 = ap_condition_24813)) then 
                grp_dr2_int_cap_10_s_fu_1872_phi2_V <= hadcalo_3_hwPhi_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1872_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1872_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1884_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_10_s_fu_1884_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_10_s_fu_1884_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1884_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_2_hwEta_V_re, ap_port_reg_emcalo_7_hwEta_V_re, ap_condition_24820, ap_condition_24824)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24824)) then 
                grp_dr2_int_cap_10_s_fu_1884_eta1_V <= ap_port_reg_emcalo_7_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24820)) then 
                grp_dr2_int_cap_10_s_fu_1884_eta1_V <= emcalo_2_hwEta_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1884_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1884_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1884_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_4_hwEta_V_r, hadcalo_4_hwEta_V_r_3_reg_3961, ap_condition_24820, ap_condition_24824)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24824)) then 
                grp_dr2_int_cap_10_s_fu_1884_eta2_V <= hadcalo_4_hwEta_V_r_3_reg_3961;
            elsif ((ap_const_boolean_1 = ap_condition_24820)) then 
                grp_dr2_int_cap_10_s_fu_1884_eta2_V <= hadcalo_4_hwEta_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1884_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1884_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1884_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_2_hwPhi_V_re, ap_port_reg_emcalo_7_hwPhi_V_re, ap_condition_24820, ap_condition_24824)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24824)) then 
                grp_dr2_int_cap_10_s_fu_1884_phi1_V <= ap_port_reg_emcalo_7_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24820)) then 
                grp_dr2_int_cap_10_s_fu_1884_phi1_V <= emcalo_2_hwPhi_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1884_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1884_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1884_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_4_hwPhi_V_r, hadcalo_4_hwPhi_V_r_3_reg_3871, ap_condition_24820, ap_condition_24824)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24824)) then 
                grp_dr2_int_cap_10_s_fu_1884_phi2_V <= hadcalo_4_hwPhi_V_r_3_reg_3871;
            elsif ((ap_const_boolean_1 = ap_condition_24820)) then 
                grp_dr2_int_cap_10_s_fu_1884_phi2_V <= hadcalo_4_hwPhi_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1884_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1884_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1896_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_10_s_fu_1896_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_10_s_fu_1896_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1896_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_2_hwEta_V_re, ap_port_reg_emcalo_7_hwEta_V_re, ap_condition_24827, ap_condition_24831)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24831)) then 
                grp_dr2_int_cap_10_s_fu_1896_eta1_V <= ap_port_reg_emcalo_7_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24827)) then 
                grp_dr2_int_cap_10_s_fu_1896_eta1_V <= emcalo_2_hwEta_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1896_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1896_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1896_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_5_hwEta_V_r, hadcalo_5_hwEta_V_r_3_reg_3952, ap_condition_24827, ap_condition_24831)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24831)) then 
                grp_dr2_int_cap_10_s_fu_1896_eta2_V <= hadcalo_5_hwEta_V_r_3_reg_3952;
            elsif ((ap_const_boolean_1 = ap_condition_24827)) then 
                grp_dr2_int_cap_10_s_fu_1896_eta2_V <= hadcalo_5_hwEta_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1896_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1896_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1896_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_2_hwPhi_V_re, ap_port_reg_emcalo_7_hwPhi_V_re, ap_condition_24827, ap_condition_24831)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24831)) then 
                grp_dr2_int_cap_10_s_fu_1896_phi1_V <= ap_port_reg_emcalo_7_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24827)) then 
                grp_dr2_int_cap_10_s_fu_1896_phi1_V <= emcalo_2_hwPhi_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1896_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1896_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1896_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_5_hwPhi_V_r, hadcalo_5_hwPhi_V_r_3_reg_3862, ap_condition_24827, ap_condition_24831)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24831)) then 
                grp_dr2_int_cap_10_s_fu_1896_phi2_V <= hadcalo_5_hwPhi_V_r_3_reg_3862;
            elsif ((ap_const_boolean_1 = ap_condition_24827)) then 
                grp_dr2_int_cap_10_s_fu_1896_phi2_V <= hadcalo_5_hwPhi_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1896_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1896_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1908_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_10_s_fu_1908_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_10_s_fu_1908_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1908_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_2_hwEta_V_re, ap_port_reg_emcalo_7_hwEta_V_re, ap_condition_24834, ap_condition_24838)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24838)) then 
                grp_dr2_int_cap_10_s_fu_1908_eta1_V <= ap_port_reg_emcalo_7_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24834)) then 
                grp_dr2_int_cap_10_s_fu_1908_eta1_V <= emcalo_2_hwEta_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1908_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1908_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1908_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_6_hwEta_V_r, hadcalo_6_hwEta_V_r_3_reg_3943, ap_condition_24834, ap_condition_24838)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24838)) then 
                grp_dr2_int_cap_10_s_fu_1908_eta2_V <= hadcalo_6_hwEta_V_r_3_reg_3943;
            elsif ((ap_const_boolean_1 = ap_condition_24834)) then 
                grp_dr2_int_cap_10_s_fu_1908_eta2_V <= hadcalo_6_hwEta_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1908_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1908_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1908_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_2_hwPhi_V_re, ap_port_reg_emcalo_7_hwPhi_V_re, ap_condition_24834, ap_condition_24838)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24838)) then 
                grp_dr2_int_cap_10_s_fu_1908_phi1_V <= ap_port_reg_emcalo_7_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24834)) then 
                grp_dr2_int_cap_10_s_fu_1908_phi1_V <= emcalo_2_hwPhi_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1908_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1908_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1908_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_6_hwPhi_V_r, hadcalo_6_hwPhi_V_r_3_reg_3853, ap_condition_24834, ap_condition_24838)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24838)) then 
                grp_dr2_int_cap_10_s_fu_1908_phi2_V <= hadcalo_6_hwPhi_V_r_3_reg_3853;
            elsif ((ap_const_boolean_1 = ap_condition_24834)) then 
                grp_dr2_int_cap_10_s_fu_1908_phi2_V <= hadcalo_6_hwPhi_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1908_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1908_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1920_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_10_s_fu_1920_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_10_s_fu_1920_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1920_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_2_hwEta_V_re, ap_port_reg_emcalo_7_hwEta_V_re, ap_condition_24841, ap_condition_24845)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24845)) then 
                grp_dr2_int_cap_10_s_fu_1920_eta1_V <= ap_port_reg_emcalo_7_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24841)) then 
                grp_dr2_int_cap_10_s_fu_1920_eta1_V <= emcalo_2_hwEta_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1920_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1920_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1920_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_7_hwEta_V_r, hadcalo_7_hwEta_V_r_3_reg_3934, ap_condition_24841, ap_condition_24845)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24845)) then 
                grp_dr2_int_cap_10_s_fu_1920_eta2_V <= hadcalo_7_hwEta_V_r_3_reg_3934;
            elsif ((ap_const_boolean_1 = ap_condition_24841)) then 
                grp_dr2_int_cap_10_s_fu_1920_eta2_V <= hadcalo_7_hwEta_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1920_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1920_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1920_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_2_hwPhi_V_re, ap_port_reg_emcalo_7_hwPhi_V_re, ap_condition_24841, ap_condition_24845)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24845)) then 
                grp_dr2_int_cap_10_s_fu_1920_phi1_V <= ap_port_reg_emcalo_7_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24841)) then 
                grp_dr2_int_cap_10_s_fu_1920_phi1_V <= emcalo_2_hwPhi_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1920_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1920_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1920_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_7_hwPhi_V_r, hadcalo_7_hwPhi_V_r_3_reg_3844, ap_condition_24841, ap_condition_24845)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24845)) then 
                grp_dr2_int_cap_10_s_fu_1920_phi2_V <= hadcalo_7_hwPhi_V_r_3_reg_3844;
            elsif ((ap_const_boolean_1 = ap_condition_24841)) then 
                grp_dr2_int_cap_10_s_fu_1920_phi2_V <= hadcalo_7_hwPhi_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1920_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1920_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1932_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_10_s_fu_1932_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_10_s_fu_1932_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1932_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_2_hwEta_V_re, ap_port_reg_emcalo_7_hwEta_V_re, ap_condition_24848, ap_condition_24852)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24852)) then 
                grp_dr2_int_cap_10_s_fu_1932_eta1_V <= ap_port_reg_emcalo_7_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24848)) then 
                grp_dr2_int_cap_10_s_fu_1932_eta1_V <= emcalo_2_hwEta_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1932_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1932_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1932_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_8_hwEta_V_r, hadcalo_8_hwEta_V_r_3_reg_3925, ap_condition_24848, ap_condition_24852)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24852)) then 
                grp_dr2_int_cap_10_s_fu_1932_eta2_V <= hadcalo_8_hwEta_V_r_3_reg_3925;
            elsif ((ap_const_boolean_1 = ap_condition_24848)) then 
                grp_dr2_int_cap_10_s_fu_1932_eta2_V <= hadcalo_8_hwEta_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1932_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1932_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1932_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_2_hwPhi_V_re, ap_port_reg_emcalo_7_hwPhi_V_re, ap_condition_24848, ap_condition_24852)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24852)) then 
                grp_dr2_int_cap_10_s_fu_1932_phi1_V <= ap_port_reg_emcalo_7_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24848)) then 
                grp_dr2_int_cap_10_s_fu_1932_phi1_V <= emcalo_2_hwPhi_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1932_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1932_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1932_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_8_hwPhi_V_r, hadcalo_8_hwPhi_V_r_3_reg_3835, ap_condition_24848, ap_condition_24852)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24852)) then 
                grp_dr2_int_cap_10_s_fu_1932_phi2_V <= hadcalo_8_hwPhi_V_r_3_reg_3835;
            elsif ((ap_const_boolean_1 = ap_condition_24848)) then 
                grp_dr2_int_cap_10_s_fu_1932_phi2_V <= hadcalo_8_hwPhi_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1932_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1932_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1944_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_10_s_fu_1944_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_10_s_fu_1944_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1944_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_2_hwEta_V_re, ap_port_reg_emcalo_7_hwEta_V_re, ap_condition_24855, ap_condition_24859)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24859)) then 
                grp_dr2_int_cap_10_s_fu_1944_eta1_V <= ap_port_reg_emcalo_7_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24855)) then 
                grp_dr2_int_cap_10_s_fu_1944_eta1_V <= emcalo_2_hwEta_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1944_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1944_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1944_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_9_hwEta_V_r, hadcalo_9_hwEta_V_r_3_reg_3916, ap_condition_24855, ap_condition_24859)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24859)) then 
                grp_dr2_int_cap_10_s_fu_1944_eta2_V <= hadcalo_9_hwEta_V_r_3_reg_3916;
            elsif ((ap_const_boolean_1 = ap_condition_24855)) then 
                grp_dr2_int_cap_10_s_fu_1944_eta2_V <= hadcalo_9_hwEta_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1944_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1944_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1944_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_2_hwPhi_V_re, ap_port_reg_emcalo_7_hwPhi_V_re, ap_condition_24855, ap_condition_24859)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24859)) then 
                grp_dr2_int_cap_10_s_fu_1944_phi1_V <= ap_port_reg_emcalo_7_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24855)) then 
                grp_dr2_int_cap_10_s_fu_1944_phi1_V <= emcalo_2_hwPhi_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1944_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1944_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1944_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_9_hwPhi_V_r, hadcalo_9_hwPhi_V_r_3_reg_3826, ap_condition_24855, ap_condition_24859)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24859)) then 
                grp_dr2_int_cap_10_s_fu_1944_phi2_V <= hadcalo_9_hwPhi_V_r_3_reg_3826;
            elsif ((ap_const_boolean_1 = ap_condition_24855)) then 
                grp_dr2_int_cap_10_s_fu_1944_phi2_V <= hadcalo_9_hwPhi_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1944_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1944_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1956_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_10_s_fu_1956_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_10_s_fu_1956_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1956_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_3_hwEta_V_re, ap_port_reg_emcalo_8_hwEta_V_re, ap_condition_24862, ap_condition_24866)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24866)) then 
                grp_dr2_int_cap_10_s_fu_1956_eta1_V <= ap_port_reg_emcalo_8_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24862)) then 
                grp_dr2_int_cap_10_s_fu_1956_eta1_V <= emcalo_3_hwEta_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1956_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1956_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1956_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_0_hwEta_V_r, hadcalo_0_hwEta_V_r_3_reg_3997, ap_condition_24862, ap_condition_24866)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24866)) then 
                grp_dr2_int_cap_10_s_fu_1956_eta2_V <= hadcalo_0_hwEta_V_r_3_reg_3997;
            elsif ((ap_const_boolean_1 = ap_condition_24862)) then 
                grp_dr2_int_cap_10_s_fu_1956_eta2_V <= hadcalo_0_hwEta_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1956_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1956_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1956_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_3_hwPhi_V_re, ap_port_reg_emcalo_8_hwPhi_V_re, ap_condition_24862, ap_condition_24866)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24866)) then 
                grp_dr2_int_cap_10_s_fu_1956_phi1_V <= ap_port_reg_emcalo_8_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24862)) then 
                grp_dr2_int_cap_10_s_fu_1956_phi1_V <= emcalo_3_hwPhi_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1956_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1956_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1956_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_0_hwPhi_V_r, hadcalo_0_hwPhi_V_r_3_reg_3907, ap_condition_24862, ap_condition_24866)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24866)) then 
                grp_dr2_int_cap_10_s_fu_1956_phi2_V <= hadcalo_0_hwPhi_V_r_3_reg_3907;
            elsif ((ap_const_boolean_1 = ap_condition_24862)) then 
                grp_dr2_int_cap_10_s_fu_1956_phi2_V <= hadcalo_0_hwPhi_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1956_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1956_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1968_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_10_s_fu_1968_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_10_s_fu_1968_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1968_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_3_hwEta_V_re, ap_port_reg_emcalo_8_hwEta_V_re, ap_condition_24869, ap_condition_24873)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24873)) then 
                grp_dr2_int_cap_10_s_fu_1968_eta1_V <= ap_port_reg_emcalo_8_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24869)) then 
                grp_dr2_int_cap_10_s_fu_1968_eta1_V <= emcalo_3_hwEta_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1968_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1968_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1968_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_1_hwEta_V_r, hadcalo_1_hwEta_V_r_3_reg_3988, ap_condition_24869, ap_condition_24873)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24873)) then 
                grp_dr2_int_cap_10_s_fu_1968_eta2_V <= hadcalo_1_hwEta_V_r_3_reg_3988;
            elsif ((ap_const_boolean_1 = ap_condition_24869)) then 
                grp_dr2_int_cap_10_s_fu_1968_eta2_V <= hadcalo_1_hwEta_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1968_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1968_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1968_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_3_hwPhi_V_re, ap_port_reg_emcalo_8_hwPhi_V_re, ap_condition_24869, ap_condition_24873)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24873)) then 
                grp_dr2_int_cap_10_s_fu_1968_phi1_V <= ap_port_reg_emcalo_8_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24869)) then 
                grp_dr2_int_cap_10_s_fu_1968_phi1_V <= emcalo_3_hwPhi_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1968_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1968_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1968_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_1_hwPhi_V_r, hadcalo_1_hwPhi_V_r_3_reg_3898, ap_condition_24869, ap_condition_24873)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24873)) then 
                grp_dr2_int_cap_10_s_fu_1968_phi2_V <= hadcalo_1_hwPhi_V_r_3_reg_3898;
            elsif ((ap_const_boolean_1 = ap_condition_24869)) then 
                grp_dr2_int_cap_10_s_fu_1968_phi2_V <= hadcalo_1_hwPhi_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1968_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1968_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1980_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_10_s_fu_1980_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_10_s_fu_1980_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1980_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_3_hwEta_V_re, ap_port_reg_emcalo_8_hwEta_V_re, ap_condition_24876, ap_condition_24880)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24880)) then 
                grp_dr2_int_cap_10_s_fu_1980_eta1_V <= ap_port_reg_emcalo_8_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24876)) then 
                grp_dr2_int_cap_10_s_fu_1980_eta1_V <= emcalo_3_hwEta_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1980_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1980_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1980_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_2_hwEta_V_r, hadcalo_2_hwEta_V_r_3_reg_3979, ap_condition_24876, ap_condition_24880)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24880)) then 
                grp_dr2_int_cap_10_s_fu_1980_eta2_V <= hadcalo_2_hwEta_V_r_3_reg_3979;
            elsif ((ap_const_boolean_1 = ap_condition_24876)) then 
                grp_dr2_int_cap_10_s_fu_1980_eta2_V <= hadcalo_2_hwEta_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1980_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1980_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1980_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_3_hwPhi_V_re, ap_port_reg_emcalo_8_hwPhi_V_re, ap_condition_24876, ap_condition_24880)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24880)) then 
                grp_dr2_int_cap_10_s_fu_1980_phi1_V <= ap_port_reg_emcalo_8_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24876)) then 
                grp_dr2_int_cap_10_s_fu_1980_phi1_V <= emcalo_3_hwPhi_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1980_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1980_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1980_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_2_hwPhi_V_r, hadcalo_2_hwPhi_V_r_3_reg_3889, ap_condition_24876, ap_condition_24880)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24880)) then 
                grp_dr2_int_cap_10_s_fu_1980_phi2_V <= hadcalo_2_hwPhi_V_r_3_reg_3889;
            elsif ((ap_const_boolean_1 = ap_condition_24876)) then 
                grp_dr2_int_cap_10_s_fu_1980_phi2_V <= hadcalo_2_hwPhi_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1980_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1980_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1992_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_10_s_fu_1992_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_10_s_fu_1992_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1992_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_3_hwEta_V_re, ap_port_reg_emcalo_8_hwEta_V_re, ap_condition_24883, ap_condition_24887)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24887)) then 
                grp_dr2_int_cap_10_s_fu_1992_eta1_V <= ap_port_reg_emcalo_8_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24883)) then 
                grp_dr2_int_cap_10_s_fu_1992_eta1_V <= emcalo_3_hwEta_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1992_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1992_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1992_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_3_hwEta_V_r, hadcalo_3_hwEta_V_r_3_reg_3970, ap_condition_24883, ap_condition_24887)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24887)) then 
                grp_dr2_int_cap_10_s_fu_1992_eta2_V <= hadcalo_3_hwEta_V_r_3_reg_3970;
            elsif ((ap_const_boolean_1 = ap_condition_24883)) then 
                grp_dr2_int_cap_10_s_fu_1992_eta2_V <= hadcalo_3_hwEta_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1992_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1992_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1992_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_3_hwPhi_V_re, ap_port_reg_emcalo_8_hwPhi_V_re, ap_condition_24883, ap_condition_24887)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24887)) then 
                grp_dr2_int_cap_10_s_fu_1992_phi1_V <= ap_port_reg_emcalo_8_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24883)) then 
                grp_dr2_int_cap_10_s_fu_1992_phi1_V <= emcalo_3_hwPhi_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1992_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1992_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1992_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_3_hwPhi_V_r, hadcalo_3_hwPhi_V_r_3_reg_3880, ap_condition_24883, ap_condition_24887)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24887)) then 
                grp_dr2_int_cap_10_s_fu_1992_phi2_V <= hadcalo_3_hwPhi_V_r_3_reg_3880;
            elsif ((ap_const_boolean_1 = ap_condition_24883)) then 
                grp_dr2_int_cap_10_s_fu_1992_phi2_V <= hadcalo_3_hwPhi_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1992_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1992_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_2004_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_10_s_fu_2004_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_10_s_fu_2004_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_2004_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_3_hwEta_V_re, ap_port_reg_emcalo_8_hwEta_V_re, ap_condition_24890, ap_condition_24894)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24894)) then 
                grp_dr2_int_cap_10_s_fu_2004_eta1_V <= ap_port_reg_emcalo_8_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24890)) then 
                grp_dr2_int_cap_10_s_fu_2004_eta1_V <= emcalo_3_hwEta_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_2004_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_2004_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_2004_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_4_hwEta_V_r, hadcalo_4_hwEta_V_r_3_reg_3961, ap_condition_24890, ap_condition_24894)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24894)) then 
                grp_dr2_int_cap_10_s_fu_2004_eta2_V <= hadcalo_4_hwEta_V_r_3_reg_3961;
            elsif ((ap_const_boolean_1 = ap_condition_24890)) then 
                grp_dr2_int_cap_10_s_fu_2004_eta2_V <= hadcalo_4_hwEta_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_2004_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_2004_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_2004_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_3_hwPhi_V_re, ap_port_reg_emcalo_8_hwPhi_V_re, ap_condition_24890, ap_condition_24894)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24894)) then 
                grp_dr2_int_cap_10_s_fu_2004_phi1_V <= ap_port_reg_emcalo_8_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24890)) then 
                grp_dr2_int_cap_10_s_fu_2004_phi1_V <= emcalo_3_hwPhi_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_2004_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_2004_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_2004_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_4_hwPhi_V_r, hadcalo_4_hwPhi_V_r_3_reg_3871, ap_condition_24890, ap_condition_24894)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24894)) then 
                grp_dr2_int_cap_10_s_fu_2004_phi2_V <= hadcalo_4_hwPhi_V_r_3_reg_3871;
            elsif ((ap_const_boolean_1 = ap_condition_24890)) then 
                grp_dr2_int_cap_10_s_fu_2004_phi2_V <= hadcalo_4_hwPhi_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_2004_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_2004_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_2016_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_10_s_fu_2016_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_10_s_fu_2016_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_2016_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_3_hwEta_V_re, ap_port_reg_emcalo_8_hwEta_V_re, ap_condition_24897, ap_condition_24901)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24901)) then 
                grp_dr2_int_cap_10_s_fu_2016_eta1_V <= ap_port_reg_emcalo_8_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24897)) then 
                grp_dr2_int_cap_10_s_fu_2016_eta1_V <= emcalo_3_hwEta_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_2016_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_2016_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_2016_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_5_hwEta_V_r, hadcalo_5_hwEta_V_r_3_reg_3952, ap_condition_24897, ap_condition_24901)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24901)) then 
                grp_dr2_int_cap_10_s_fu_2016_eta2_V <= hadcalo_5_hwEta_V_r_3_reg_3952;
            elsif ((ap_const_boolean_1 = ap_condition_24897)) then 
                grp_dr2_int_cap_10_s_fu_2016_eta2_V <= hadcalo_5_hwEta_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_2016_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_2016_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_2016_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_3_hwPhi_V_re, ap_port_reg_emcalo_8_hwPhi_V_re, ap_condition_24897, ap_condition_24901)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24901)) then 
                grp_dr2_int_cap_10_s_fu_2016_phi1_V <= ap_port_reg_emcalo_8_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24897)) then 
                grp_dr2_int_cap_10_s_fu_2016_phi1_V <= emcalo_3_hwPhi_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_2016_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_2016_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_2016_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_5_hwPhi_V_r, hadcalo_5_hwPhi_V_r_3_reg_3862, ap_condition_24897, ap_condition_24901)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24901)) then 
                grp_dr2_int_cap_10_s_fu_2016_phi2_V <= hadcalo_5_hwPhi_V_r_3_reg_3862;
            elsif ((ap_const_boolean_1 = ap_condition_24897)) then 
                grp_dr2_int_cap_10_s_fu_2016_phi2_V <= hadcalo_5_hwPhi_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_2016_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_2016_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_2028_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_10_s_fu_2028_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_10_s_fu_2028_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_2028_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_3_hwEta_V_re, ap_port_reg_emcalo_8_hwEta_V_re, ap_condition_24904, ap_condition_24908)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24908)) then 
                grp_dr2_int_cap_10_s_fu_2028_eta1_V <= ap_port_reg_emcalo_8_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24904)) then 
                grp_dr2_int_cap_10_s_fu_2028_eta1_V <= emcalo_3_hwEta_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_2028_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_2028_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_2028_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_6_hwEta_V_r, hadcalo_6_hwEta_V_r_3_reg_3943, ap_condition_24904, ap_condition_24908)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24908)) then 
                grp_dr2_int_cap_10_s_fu_2028_eta2_V <= hadcalo_6_hwEta_V_r_3_reg_3943;
            elsif ((ap_const_boolean_1 = ap_condition_24904)) then 
                grp_dr2_int_cap_10_s_fu_2028_eta2_V <= hadcalo_6_hwEta_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_2028_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_2028_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_2028_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_3_hwPhi_V_re, ap_port_reg_emcalo_8_hwPhi_V_re, ap_condition_24904, ap_condition_24908)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24908)) then 
                grp_dr2_int_cap_10_s_fu_2028_phi1_V <= ap_port_reg_emcalo_8_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24904)) then 
                grp_dr2_int_cap_10_s_fu_2028_phi1_V <= emcalo_3_hwPhi_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_2028_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_2028_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_2028_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_6_hwPhi_V_r, hadcalo_6_hwPhi_V_r_3_reg_3853, ap_condition_24904, ap_condition_24908)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24908)) then 
                grp_dr2_int_cap_10_s_fu_2028_phi2_V <= hadcalo_6_hwPhi_V_r_3_reg_3853;
            elsif ((ap_const_boolean_1 = ap_condition_24904)) then 
                grp_dr2_int_cap_10_s_fu_2028_phi2_V <= hadcalo_6_hwPhi_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_2028_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_2028_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_2040_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_10_s_fu_2040_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_10_s_fu_2040_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_2040_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_3_hwEta_V_re, ap_port_reg_emcalo_8_hwEta_V_re, ap_condition_24911, ap_condition_24915)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24915)) then 
                grp_dr2_int_cap_10_s_fu_2040_eta1_V <= ap_port_reg_emcalo_8_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24911)) then 
                grp_dr2_int_cap_10_s_fu_2040_eta1_V <= emcalo_3_hwEta_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_2040_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_2040_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_2040_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_7_hwEta_V_r, hadcalo_7_hwEta_V_r_3_reg_3934, ap_condition_24911, ap_condition_24915)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24915)) then 
                grp_dr2_int_cap_10_s_fu_2040_eta2_V <= hadcalo_7_hwEta_V_r_3_reg_3934;
            elsif ((ap_const_boolean_1 = ap_condition_24911)) then 
                grp_dr2_int_cap_10_s_fu_2040_eta2_V <= hadcalo_7_hwEta_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_2040_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_2040_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_2040_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_3_hwPhi_V_re, ap_port_reg_emcalo_8_hwPhi_V_re, ap_condition_24911, ap_condition_24915)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24915)) then 
                grp_dr2_int_cap_10_s_fu_2040_phi1_V <= ap_port_reg_emcalo_8_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24911)) then 
                grp_dr2_int_cap_10_s_fu_2040_phi1_V <= emcalo_3_hwPhi_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_2040_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_2040_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_2040_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_7_hwPhi_V_r, hadcalo_7_hwPhi_V_r_3_reg_3844, ap_condition_24911, ap_condition_24915)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24915)) then 
                grp_dr2_int_cap_10_s_fu_2040_phi2_V <= hadcalo_7_hwPhi_V_r_3_reg_3844;
            elsif ((ap_const_boolean_1 = ap_condition_24911)) then 
                grp_dr2_int_cap_10_s_fu_2040_phi2_V <= hadcalo_7_hwPhi_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_2040_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_2040_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_2052_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_10_s_fu_2052_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_10_s_fu_2052_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_2052_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_3_hwEta_V_re, ap_port_reg_emcalo_8_hwEta_V_re, ap_condition_24918, ap_condition_24922)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24922)) then 
                grp_dr2_int_cap_10_s_fu_2052_eta1_V <= ap_port_reg_emcalo_8_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24918)) then 
                grp_dr2_int_cap_10_s_fu_2052_eta1_V <= emcalo_3_hwEta_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_2052_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_2052_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_2052_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_8_hwEta_V_r, hadcalo_8_hwEta_V_r_3_reg_3925, ap_condition_24918, ap_condition_24922)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24922)) then 
                grp_dr2_int_cap_10_s_fu_2052_eta2_V <= hadcalo_8_hwEta_V_r_3_reg_3925;
            elsif ((ap_const_boolean_1 = ap_condition_24918)) then 
                grp_dr2_int_cap_10_s_fu_2052_eta2_V <= hadcalo_8_hwEta_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_2052_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_2052_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_2052_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_3_hwPhi_V_re, ap_port_reg_emcalo_8_hwPhi_V_re, ap_condition_24918, ap_condition_24922)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24922)) then 
                grp_dr2_int_cap_10_s_fu_2052_phi1_V <= ap_port_reg_emcalo_8_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24918)) then 
                grp_dr2_int_cap_10_s_fu_2052_phi1_V <= emcalo_3_hwPhi_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_2052_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_2052_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_2052_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_8_hwPhi_V_r, hadcalo_8_hwPhi_V_r_3_reg_3835, ap_condition_24918, ap_condition_24922)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24922)) then 
                grp_dr2_int_cap_10_s_fu_2052_phi2_V <= hadcalo_8_hwPhi_V_r_3_reg_3835;
            elsif ((ap_const_boolean_1 = ap_condition_24918)) then 
                grp_dr2_int_cap_10_s_fu_2052_phi2_V <= hadcalo_8_hwPhi_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_2052_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_2052_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_2064_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_10_s_fu_2064_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_10_s_fu_2064_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_2064_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_3_hwEta_V_re, ap_port_reg_emcalo_8_hwEta_V_re, ap_condition_24925, ap_condition_24929)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24929)) then 
                grp_dr2_int_cap_10_s_fu_2064_eta1_V <= ap_port_reg_emcalo_8_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24925)) then 
                grp_dr2_int_cap_10_s_fu_2064_eta1_V <= emcalo_3_hwEta_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_2064_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_2064_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_2064_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_9_hwEta_V_r, hadcalo_9_hwEta_V_r_3_reg_3916, ap_condition_24925, ap_condition_24929)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24929)) then 
                grp_dr2_int_cap_10_s_fu_2064_eta2_V <= hadcalo_9_hwEta_V_r_3_reg_3916;
            elsif ((ap_const_boolean_1 = ap_condition_24925)) then 
                grp_dr2_int_cap_10_s_fu_2064_eta2_V <= hadcalo_9_hwEta_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_2064_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_2064_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_2064_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_3_hwPhi_V_re, ap_port_reg_emcalo_8_hwPhi_V_re, ap_condition_24925, ap_condition_24929)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24929)) then 
                grp_dr2_int_cap_10_s_fu_2064_phi1_V <= ap_port_reg_emcalo_8_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24925)) then 
                grp_dr2_int_cap_10_s_fu_2064_phi1_V <= emcalo_3_hwPhi_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_2064_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_2064_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_2064_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_9_hwPhi_V_r, hadcalo_9_hwPhi_V_r_3_reg_3826, ap_condition_24925, ap_condition_24929)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24929)) then 
                grp_dr2_int_cap_10_s_fu_2064_phi2_V <= hadcalo_9_hwPhi_V_r_3_reg_3826;
            elsif ((ap_const_boolean_1 = ap_condition_24925)) then 
                grp_dr2_int_cap_10_s_fu_2064_phi2_V <= hadcalo_9_hwPhi_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_2064_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_2064_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_2076_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_10_s_fu_2076_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_10_s_fu_2076_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_2076_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_4_hwEta_V_re, ap_port_reg_emcalo_9_hwEta_V_re, ap_condition_24932, ap_condition_24936)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24936)) then 
                grp_dr2_int_cap_10_s_fu_2076_eta1_V <= ap_port_reg_emcalo_9_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24932)) then 
                grp_dr2_int_cap_10_s_fu_2076_eta1_V <= emcalo_4_hwEta_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_2076_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_2076_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_2076_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_0_hwEta_V_r, hadcalo_0_hwEta_V_r_3_reg_3997, ap_condition_24932, ap_condition_24936)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24936)) then 
                grp_dr2_int_cap_10_s_fu_2076_eta2_V <= hadcalo_0_hwEta_V_r_3_reg_3997;
            elsif ((ap_const_boolean_1 = ap_condition_24932)) then 
                grp_dr2_int_cap_10_s_fu_2076_eta2_V <= hadcalo_0_hwEta_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_2076_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_2076_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_2076_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_4_hwPhi_V_re, ap_port_reg_emcalo_9_hwPhi_V_re, ap_condition_24932, ap_condition_24936)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24936)) then 
                grp_dr2_int_cap_10_s_fu_2076_phi1_V <= ap_port_reg_emcalo_9_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24932)) then 
                grp_dr2_int_cap_10_s_fu_2076_phi1_V <= emcalo_4_hwPhi_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_2076_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_2076_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_2076_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_0_hwPhi_V_r, hadcalo_0_hwPhi_V_r_3_reg_3907, ap_condition_24932, ap_condition_24936)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24936)) then 
                grp_dr2_int_cap_10_s_fu_2076_phi2_V <= hadcalo_0_hwPhi_V_r_3_reg_3907;
            elsif ((ap_const_boolean_1 = ap_condition_24932)) then 
                grp_dr2_int_cap_10_s_fu_2076_phi2_V <= hadcalo_0_hwPhi_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_2076_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_2076_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_2088_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_10_s_fu_2088_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_10_s_fu_2088_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_2088_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_4_hwEta_V_re, ap_port_reg_emcalo_9_hwEta_V_re, ap_condition_24939, ap_condition_24943)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24943)) then 
                grp_dr2_int_cap_10_s_fu_2088_eta1_V <= ap_port_reg_emcalo_9_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24939)) then 
                grp_dr2_int_cap_10_s_fu_2088_eta1_V <= emcalo_4_hwEta_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_2088_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_2088_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_2088_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_1_hwEta_V_r, hadcalo_1_hwEta_V_r_3_reg_3988, ap_condition_24939, ap_condition_24943)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24943)) then 
                grp_dr2_int_cap_10_s_fu_2088_eta2_V <= hadcalo_1_hwEta_V_r_3_reg_3988;
            elsif ((ap_const_boolean_1 = ap_condition_24939)) then 
                grp_dr2_int_cap_10_s_fu_2088_eta2_V <= hadcalo_1_hwEta_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_2088_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_2088_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_2088_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_4_hwPhi_V_re, ap_port_reg_emcalo_9_hwPhi_V_re, ap_condition_24939, ap_condition_24943)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24943)) then 
                grp_dr2_int_cap_10_s_fu_2088_phi1_V <= ap_port_reg_emcalo_9_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24939)) then 
                grp_dr2_int_cap_10_s_fu_2088_phi1_V <= emcalo_4_hwPhi_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_2088_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_2088_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_2088_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_1_hwPhi_V_r, hadcalo_1_hwPhi_V_r_3_reg_3898, ap_condition_24939, ap_condition_24943)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24943)) then 
                grp_dr2_int_cap_10_s_fu_2088_phi2_V <= hadcalo_1_hwPhi_V_r_3_reg_3898;
            elsif ((ap_const_boolean_1 = ap_condition_24939)) then 
                grp_dr2_int_cap_10_s_fu_2088_phi2_V <= hadcalo_1_hwPhi_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_2088_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_2088_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_2100_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_10_s_fu_2100_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_10_s_fu_2100_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_2100_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_4_hwEta_V_re, ap_port_reg_emcalo_9_hwEta_V_re, ap_condition_24946, ap_condition_24950)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24950)) then 
                grp_dr2_int_cap_10_s_fu_2100_eta1_V <= ap_port_reg_emcalo_9_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24946)) then 
                grp_dr2_int_cap_10_s_fu_2100_eta1_V <= emcalo_4_hwEta_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_2100_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_2100_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_2100_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_2_hwEta_V_r, hadcalo_2_hwEta_V_r_3_reg_3979, ap_condition_24946, ap_condition_24950)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24950)) then 
                grp_dr2_int_cap_10_s_fu_2100_eta2_V <= hadcalo_2_hwEta_V_r_3_reg_3979;
            elsif ((ap_const_boolean_1 = ap_condition_24946)) then 
                grp_dr2_int_cap_10_s_fu_2100_eta2_V <= hadcalo_2_hwEta_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_2100_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_2100_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_2100_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_4_hwPhi_V_re, ap_port_reg_emcalo_9_hwPhi_V_re, ap_condition_24946, ap_condition_24950)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24950)) then 
                grp_dr2_int_cap_10_s_fu_2100_phi1_V <= ap_port_reg_emcalo_9_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24946)) then 
                grp_dr2_int_cap_10_s_fu_2100_phi1_V <= emcalo_4_hwPhi_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_2100_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_2100_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_2100_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_2_hwPhi_V_r, hadcalo_2_hwPhi_V_r_3_reg_3889, ap_condition_24946, ap_condition_24950)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24950)) then 
                grp_dr2_int_cap_10_s_fu_2100_phi2_V <= hadcalo_2_hwPhi_V_r_3_reg_3889;
            elsif ((ap_const_boolean_1 = ap_condition_24946)) then 
                grp_dr2_int_cap_10_s_fu_2100_phi2_V <= hadcalo_2_hwPhi_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_2100_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_2100_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_2112_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_10_s_fu_2112_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_10_s_fu_2112_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_2112_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_4_hwEta_V_re, ap_port_reg_emcalo_9_hwEta_V_re, ap_condition_24953, ap_condition_24957)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24957)) then 
                grp_dr2_int_cap_10_s_fu_2112_eta1_V <= ap_port_reg_emcalo_9_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24953)) then 
                grp_dr2_int_cap_10_s_fu_2112_eta1_V <= emcalo_4_hwEta_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_2112_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_2112_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_2112_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_3_hwEta_V_r, hadcalo_3_hwEta_V_r_3_reg_3970, ap_condition_24953, ap_condition_24957)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24957)) then 
                grp_dr2_int_cap_10_s_fu_2112_eta2_V <= hadcalo_3_hwEta_V_r_3_reg_3970;
            elsif ((ap_const_boolean_1 = ap_condition_24953)) then 
                grp_dr2_int_cap_10_s_fu_2112_eta2_V <= hadcalo_3_hwEta_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_2112_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_2112_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_2112_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_4_hwPhi_V_re, ap_port_reg_emcalo_9_hwPhi_V_re, ap_condition_24953, ap_condition_24957)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24957)) then 
                grp_dr2_int_cap_10_s_fu_2112_phi1_V <= ap_port_reg_emcalo_9_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24953)) then 
                grp_dr2_int_cap_10_s_fu_2112_phi1_V <= emcalo_4_hwPhi_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_2112_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_2112_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_2112_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_3_hwPhi_V_r, hadcalo_3_hwPhi_V_r_3_reg_3880, ap_condition_24953, ap_condition_24957)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24957)) then 
                grp_dr2_int_cap_10_s_fu_2112_phi2_V <= hadcalo_3_hwPhi_V_r_3_reg_3880;
            elsif ((ap_const_boolean_1 = ap_condition_24953)) then 
                grp_dr2_int_cap_10_s_fu_2112_phi2_V <= hadcalo_3_hwPhi_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_2112_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_2112_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_2124_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_10_s_fu_2124_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_10_s_fu_2124_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_2124_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_4_hwEta_V_re, ap_port_reg_emcalo_9_hwEta_V_re, ap_condition_24960, ap_condition_24964)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24964)) then 
                grp_dr2_int_cap_10_s_fu_2124_eta1_V <= ap_port_reg_emcalo_9_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24960)) then 
                grp_dr2_int_cap_10_s_fu_2124_eta1_V <= emcalo_4_hwEta_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_2124_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_2124_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_2124_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_4_hwEta_V_r, hadcalo_4_hwEta_V_r_3_reg_3961, ap_condition_24960, ap_condition_24964)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24964)) then 
                grp_dr2_int_cap_10_s_fu_2124_eta2_V <= hadcalo_4_hwEta_V_r_3_reg_3961;
            elsif ((ap_const_boolean_1 = ap_condition_24960)) then 
                grp_dr2_int_cap_10_s_fu_2124_eta2_V <= hadcalo_4_hwEta_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_2124_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_2124_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_2124_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_4_hwPhi_V_re, ap_port_reg_emcalo_9_hwPhi_V_re, ap_condition_24960, ap_condition_24964)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24964)) then 
                grp_dr2_int_cap_10_s_fu_2124_phi1_V <= ap_port_reg_emcalo_9_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24960)) then 
                grp_dr2_int_cap_10_s_fu_2124_phi1_V <= emcalo_4_hwPhi_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_2124_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_2124_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_2124_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_4_hwPhi_V_r, hadcalo_4_hwPhi_V_r_3_reg_3871, ap_condition_24960, ap_condition_24964)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24964)) then 
                grp_dr2_int_cap_10_s_fu_2124_phi2_V <= hadcalo_4_hwPhi_V_r_3_reg_3871;
            elsif ((ap_const_boolean_1 = ap_condition_24960)) then 
                grp_dr2_int_cap_10_s_fu_2124_phi2_V <= hadcalo_4_hwPhi_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_2124_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_2124_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_2136_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_10_s_fu_2136_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_10_s_fu_2136_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_2136_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_4_hwEta_V_re, ap_port_reg_emcalo_9_hwEta_V_re, ap_condition_24967, ap_condition_24971)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24971)) then 
                grp_dr2_int_cap_10_s_fu_2136_eta1_V <= ap_port_reg_emcalo_9_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24967)) then 
                grp_dr2_int_cap_10_s_fu_2136_eta1_V <= emcalo_4_hwEta_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_2136_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_2136_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_2136_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_5_hwEta_V_r, hadcalo_5_hwEta_V_r_3_reg_3952, ap_condition_24967, ap_condition_24971)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24971)) then 
                grp_dr2_int_cap_10_s_fu_2136_eta2_V <= hadcalo_5_hwEta_V_r_3_reg_3952;
            elsif ((ap_const_boolean_1 = ap_condition_24967)) then 
                grp_dr2_int_cap_10_s_fu_2136_eta2_V <= hadcalo_5_hwEta_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_2136_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_2136_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_2136_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_4_hwPhi_V_re, ap_port_reg_emcalo_9_hwPhi_V_re, ap_condition_24967, ap_condition_24971)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24971)) then 
                grp_dr2_int_cap_10_s_fu_2136_phi1_V <= ap_port_reg_emcalo_9_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24967)) then 
                grp_dr2_int_cap_10_s_fu_2136_phi1_V <= emcalo_4_hwPhi_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_2136_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_2136_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_2136_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_5_hwPhi_V_r, hadcalo_5_hwPhi_V_r_3_reg_3862, ap_condition_24967, ap_condition_24971)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24971)) then 
                grp_dr2_int_cap_10_s_fu_2136_phi2_V <= hadcalo_5_hwPhi_V_r_3_reg_3862;
            elsif ((ap_const_boolean_1 = ap_condition_24967)) then 
                grp_dr2_int_cap_10_s_fu_2136_phi2_V <= hadcalo_5_hwPhi_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_2136_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_2136_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_2148_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_10_s_fu_2148_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_10_s_fu_2148_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_2148_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_4_hwEta_V_re, ap_port_reg_emcalo_9_hwEta_V_re, ap_condition_24974, ap_condition_24978)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24978)) then 
                grp_dr2_int_cap_10_s_fu_2148_eta1_V <= ap_port_reg_emcalo_9_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24974)) then 
                grp_dr2_int_cap_10_s_fu_2148_eta1_V <= emcalo_4_hwEta_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_2148_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_2148_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_2148_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_6_hwEta_V_r, hadcalo_6_hwEta_V_r_3_reg_3943, ap_condition_24974, ap_condition_24978)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24978)) then 
                grp_dr2_int_cap_10_s_fu_2148_eta2_V <= hadcalo_6_hwEta_V_r_3_reg_3943;
            elsif ((ap_const_boolean_1 = ap_condition_24974)) then 
                grp_dr2_int_cap_10_s_fu_2148_eta2_V <= hadcalo_6_hwEta_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_2148_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_2148_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_2148_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_4_hwPhi_V_re, ap_port_reg_emcalo_9_hwPhi_V_re, ap_condition_24974, ap_condition_24978)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24978)) then 
                grp_dr2_int_cap_10_s_fu_2148_phi1_V <= ap_port_reg_emcalo_9_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24974)) then 
                grp_dr2_int_cap_10_s_fu_2148_phi1_V <= emcalo_4_hwPhi_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_2148_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_2148_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_2148_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_6_hwPhi_V_r, hadcalo_6_hwPhi_V_r_3_reg_3853, ap_condition_24974, ap_condition_24978)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24978)) then 
                grp_dr2_int_cap_10_s_fu_2148_phi2_V <= hadcalo_6_hwPhi_V_r_3_reg_3853;
            elsif ((ap_const_boolean_1 = ap_condition_24974)) then 
                grp_dr2_int_cap_10_s_fu_2148_phi2_V <= hadcalo_6_hwPhi_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_2148_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_2148_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_2160_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_10_s_fu_2160_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_10_s_fu_2160_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_2160_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_4_hwEta_V_re, ap_port_reg_emcalo_9_hwEta_V_re, ap_condition_24981, ap_condition_24985)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24985)) then 
                grp_dr2_int_cap_10_s_fu_2160_eta1_V <= ap_port_reg_emcalo_9_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24981)) then 
                grp_dr2_int_cap_10_s_fu_2160_eta1_V <= emcalo_4_hwEta_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_2160_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_2160_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_2160_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_7_hwEta_V_r, hadcalo_7_hwEta_V_r_3_reg_3934, ap_condition_24981, ap_condition_24985)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24985)) then 
                grp_dr2_int_cap_10_s_fu_2160_eta2_V <= hadcalo_7_hwEta_V_r_3_reg_3934;
            elsif ((ap_const_boolean_1 = ap_condition_24981)) then 
                grp_dr2_int_cap_10_s_fu_2160_eta2_V <= hadcalo_7_hwEta_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_2160_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_2160_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_2160_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_4_hwPhi_V_re, ap_port_reg_emcalo_9_hwPhi_V_re, ap_condition_24981, ap_condition_24985)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24985)) then 
                grp_dr2_int_cap_10_s_fu_2160_phi1_V <= ap_port_reg_emcalo_9_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24981)) then 
                grp_dr2_int_cap_10_s_fu_2160_phi1_V <= emcalo_4_hwPhi_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_2160_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_2160_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_2160_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_7_hwPhi_V_r, hadcalo_7_hwPhi_V_r_3_reg_3844, ap_condition_24981, ap_condition_24985)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24985)) then 
                grp_dr2_int_cap_10_s_fu_2160_phi2_V <= hadcalo_7_hwPhi_V_r_3_reg_3844;
            elsif ((ap_const_boolean_1 = ap_condition_24981)) then 
                grp_dr2_int_cap_10_s_fu_2160_phi2_V <= hadcalo_7_hwPhi_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_2160_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_2160_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_2172_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_10_s_fu_2172_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_10_s_fu_2172_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_2172_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_4_hwEta_V_re, ap_port_reg_emcalo_9_hwEta_V_re, ap_condition_24988, ap_condition_24992)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24992)) then 
                grp_dr2_int_cap_10_s_fu_2172_eta1_V <= ap_port_reg_emcalo_9_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24988)) then 
                grp_dr2_int_cap_10_s_fu_2172_eta1_V <= emcalo_4_hwEta_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_2172_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_2172_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_2172_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_8_hwEta_V_r, hadcalo_8_hwEta_V_r_3_reg_3925, ap_condition_24988, ap_condition_24992)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24992)) then 
                grp_dr2_int_cap_10_s_fu_2172_eta2_V <= hadcalo_8_hwEta_V_r_3_reg_3925;
            elsif ((ap_const_boolean_1 = ap_condition_24988)) then 
                grp_dr2_int_cap_10_s_fu_2172_eta2_V <= hadcalo_8_hwEta_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_2172_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_2172_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_2172_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_4_hwPhi_V_re, ap_port_reg_emcalo_9_hwPhi_V_re, ap_condition_24988, ap_condition_24992)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24992)) then 
                grp_dr2_int_cap_10_s_fu_2172_phi1_V <= ap_port_reg_emcalo_9_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24988)) then 
                grp_dr2_int_cap_10_s_fu_2172_phi1_V <= emcalo_4_hwPhi_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_2172_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_2172_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_2172_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_8_hwPhi_V_r, hadcalo_8_hwPhi_V_r_3_reg_3835, ap_condition_24988, ap_condition_24992)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24992)) then 
                grp_dr2_int_cap_10_s_fu_2172_phi2_V <= hadcalo_8_hwPhi_V_r_3_reg_3835;
            elsif ((ap_const_boolean_1 = ap_condition_24988)) then 
                grp_dr2_int_cap_10_s_fu_2172_phi2_V <= hadcalo_8_hwPhi_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_2172_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_2172_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_2184_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_10_s_fu_2184_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_10_s_fu_2184_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_2184_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_4_hwEta_V_re, ap_port_reg_emcalo_9_hwEta_V_re, ap_condition_24995, ap_condition_24999)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24999)) then 
                grp_dr2_int_cap_10_s_fu_2184_eta1_V <= ap_port_reg_emcalo_9_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24995)) then 
                grp_dr2_int_cap_10_s_fu_2184_eta1_V <= emcalo_4_hwEta_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_2184_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_2184_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_2184_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_9_hwEta_V_r, hadcalo_9_hwEta_V_r_3_reg_3916, ap_condition_24995, ap_condition_24999)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24999)) then 
                grp_dr2_int_cap_10_s_fu_2184_eta2_V <= hadcalo_9_hwEta_V_r_3_reg_3916;
            elsif ((ap_const_boolean_1 = ap_condition_24995)) then 
                grp_dr2_int_cap_10_s_fu_2184_eta2_V <= hadcalo_9_hwEta_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_2184_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_2184_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_2184_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_4_hwPhi_V_re, ap_port_reg_emcalo_9_hwPhi_V_re, ap_condition_24995, ap_condition_24999)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24999)) then 
                grp_dr2_int_cap_10_s_fu_2184_phi1_V <= ap_port_reg_emcalo_9_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24995)) then 
                grp_dr2_int_cap_10_s_fu_2184_phi1_V <= emcalo_4_hwPhi_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_2184_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_2184_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_2184_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_9_hwPhi_V_r, hadcalo_9_hwPhi_V_r_3_reg_3826, ap_condition_24995, ap_condition_24999)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24999)) then 
                grp_dr2_int_cap_10_s_fu_2184_phi2_V <= hadcalo_9_hwPhi_V_r_3_reg_3826;
            elsif ((ap_const_boolean_1 = ap_condition_24995)) then 
                grp_dr2_int_cap_10_s_fu_2184_phi2_V <= hadcalo_9_hwPhi_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_2184_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_2184_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;

        r_V_1_fu_2430_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_78_fu_2420_p4),16));

        r_V_2_fu_2504_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_79_fu_2494_p4),16));

        r_V_3_fu_2578_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_80_fu_2568_p4),16));

        r_V_4_fu_2652_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_81_fu_2642_p4),16));

        r_V_5_fu_2726_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_82_fu_2716_p4),16));

        r_V_6_fu_2800_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_83_fu_2790_p4),16));

        r_V_7_fu_2874_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_84_fu_2864_p4),16));

        r_V_8_fu_2948_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_85_fu_2938_p4),16));

        r_V_9_fu_3022_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_86_fu_3012_p4),16));

        r_V_fu_2356_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_s_fu_2346_p4),16));

    tmp_486_0_1_fu_2366_p2 <= "1" when (signed(r_V_fu_2356_p1) < signed(hadcalo_1_hwEmPt_V_s)) else "0";
    tmp_486_0_2_fu_2372_p2 <= "1" when (signed(r_V_fu_2356_p1) < signed(hadcalo_2_hwEmPt_V_s)) else "0";
    tmp_486_0_3_fu_2378_p2 <= "1" when (signed(r_V_fu_2356_p1) < signed(hadcalo_3_hwEmPt_V_s)) else "0";
    tmp_486_0_4_fu_2384_p2 <= "1" when (signed(r_V_fu_2356_p1) < signed(hadcalo_4_hwEmPt_V_s)) else "0";
    tmp_486_0_5_fu_2390_p2 <= "1" when (signed(r_V_fu_2356_p1) < signed(hadcalo_5_hwEmPt_V_s)) else "0";
    tmp_486_0_6_fu_2396_p2 <= "1" when (signed(r_V_fu_2356_p1) < signed(hadcalo_6_hwEmPt_V_s)) else "0";
    tmp_486_0_7_fu_2402_p2 <= "1" when (signed(r_V_fu_2356_p1) < signed(hadcalo_7_hwEmPt_V_s)) else "0";
    tmp_486_0_8_fu_2408_p2 <= "1" when (signed(r_V_fu_2356_p1) < signed(hadcalo_8_hwEmPt_V_s)) else "0";
    tmp_486_0_9_fu_2414_p2 <= "1" when (signed(r_V_fu_2356_p1) < signed(hadcalo_9_hwEmPt_V_s)) else "0";
    tmp_486_1_1_fu_2440_p2 <= "1" when (signed(r_V_1_fu_2430_p1) < signed(hadcalo_1_hwEmPt_V_s)) else "0";
    tmp_486_1_2_fu_2446_p2 <= "1" when (signed(r_V_1_fu_2430_p1) < signed(hadcalo_2_hwEmPt_V_s)) else "0";
    tmp_486_1_3_fu_2452_p2 <= "1" when (signed(r_V_1_fu_2430_p1) < signed(hadcalo_3_hwEmPt_V_s)) else "0";
    tmp_486_1_4_fu_2458_p2 <= "1" when (signed(r_V_1_fu_2430_p1) < signed(hadcalo_4_hwEmPt_V_s)) else "0";
    tmp_486_1_5_fu_2464_p2 <= "1" when (signed(r_V_1_fu_2430_p1) < signed(hadcalo_5_hwEmPt_V_s)) else "0";
    tmp_486_1_6_fu_2470_p2 <= "1" when (signed(r_V_1_fu_2430_p1) < signed(hadcalo_6_hwEmPt_V_s)) else "0";
    tmp_486_1_7_fu_2476_p2 <= "1" when (signed(r_V_1_fu_2430_p1) < signed(hadcalo_7_hwEmPt_V_s)) else "0";
    tmp_486_1_8_fu_2482_p2 <= "1" when (signed(r_V_1_fu_2430_p1) < signed(hadcalo_8_hwEmPt_V_s)) else "0";
    tmp_486_1_9_fu_2488_p2 <= "1" when (signed(r_V_1_fu_2430_p1) < signed(hadcalo_9_hwEmPt_V_s)) else "0";
    tmp_486_1_fu_2434_p2 <= "1" when (signed(r_V_1_fu_2430_p1) < signed(hadcalo_0_hwEmPt_V_s)) else "0";
    tmp_486_2_1_fu_2514_p2 <= "1" when (signed(r_V_2_fu_2504_p1) < signed(hadcalo_1_hwEmPt_V_s)) else "0";
    tmp_486_2_2_fu_2520_p2 <= "1" when (signed(r_V_2_fu_2504_p1) < signed(hadcalo_2_hwEmPt_V_s)) else "0";
    tmp_486_2_3_fu_2526_p2 <= "1" when (signed(r_V_2_fu_2504_p1) < signed(hadcalo_3_hwEmPt_V_s)) else "0";
    tmp_486_2_4_fu_2532_p2 <= "1" when (signed(r_V_2_fu_2504_p1) < signed(hadcalo_4_hwEmPt_V_s)) else "0";
    tmp_486_2_5_fu_2538_p2 <= "1" when (signed(r_V_2_fu_2504_p1) < signed(hadcalo_5_hwEmPt_V_s)) else "0";
    tmp_486_2_6_fu_2544_p2 <= "1" when (signed(r_V_2_fu_2504_p1) < signed(hadcalo_6_hwEmPt_V_s)) else "0";
    tmp_486_2_7_fu_2550_p2 <= "1" when (signed(r_V_2_fu_2504_p1) < signed(hadcalo_7_hwEmPt_V_s)) else "0";
    tmp_486_2_8_fu_2556_p2 <= "1" when (signed(r_V_2_fu_2504_p1) < signed(hadcalo_8_hwEmPt_V_s)) else "0";
    tmp_486_2_9_fu_2562_p2 <= "1" when (signed(r_V_2_fu_2504_p1) < signed(hadcalo_9_hwEmPt_V_s)) else "0";
    tmp_486_2_fu_2508_p2 <= "1" when (signed(r_V_2_fu_2504_p1) < signed(hadcalo_0_hwEmPt_V_s)) else "0";
    tmp_486_3_1_fu_2588_p2 <= "1" when (signed(r_V_3_fu_2578_p1) < signed(hadcalo_1_hwEmPt_V_s)) else "0";
    tmp_486_3_2_fu_2594_p2 <= "1" when (signed(r_V_3_fu_2578_p1) < signed(hadcalo_2_hwEmPt_V_s)) else "0";
    tmp_486_3_3_fu_2600_p2 <= "1" when (signed(r_V_3_fu_2578_p1) < signed(hadcalo_3_hwEmPt_V_s)) else "0";
    tmp_486_3_4_fu_2606_p2 <= "1" when (signed(r_V_3_fu_2578_p1) < signed(hadcalo_4_hwEmPt_V_s)) else "0";
    tmp_486_3_5_fu_2612_p2 <= "1" when (signed(r_V_3_fu_2578_p1) < signed(hadcalo_5_hwEmPt_V_s)) else "0";
    tmp_486_3_6_fu_2618_p2 <= "1" when (signed(r_V_3_fu_2578_p1) < signed(hadcalo_6_hwEmPt_V_s)) else "0";
    tmp_486_3_7_fu_2624_p2 <= "1" when (signed(r_V_3_fu_2578_p1) < signed(hadcalo_7_hwEmPt_V_s)) else "0";
    tmp_486_3_8_fu_2630_p2 <= "1" when (signed(r_V_3_fu_2578_p1) < signed(hadcalo_8_hwEmPt_V_s)) else "0";
    tmp_486_3_9_fu_2636_p2 <= "1" when (signed(r_V_3_fu_2578_p1) < signed(hadcalo_9_hwEmPt_V_s)) else "0";
    tmp_486_3_fu_2582_p2 <= "1" when (signed(r_V_3_fu_2578_p1) < signed(hadcalo_0_hwEmPt_V_s)) else "0";
    tmp_486_4_1_fu_2662_p2 <= "1" when (signed(r_V_4_fu_2652_p1) < signed(hadcalo_1_hwEmPt_V_s)) else "0";
    tmp_486_4_2_fu_2668_p2 <= "1" when (signed(r_V_4_fu_2652_p1) < signed(hadcalo_2_hwEmPt_V_s)) else "0";
    tmp_486_4_3_fu_2674_p2 <= "1" when (signed(r_V_4_fu_2652_p1) < signed(hadcalo_3_hwEmPt_V_s)) else "0";
    tmp_486_4_4_fu_2680_p2 <= "1" when (signed(r_V_4_fu_2652_p1) < signed(hadcalo_4_hwEmPt_V_s)) else "0";
    tmp_486_4_5_fu_2686_p2 <= "1" when (signed(r_V_4_fu_2652_p1) < signed(hadcalo_5_hwEmPt_V_s)) else "0";
    tmp_486_4_6_fu_2692_p2 <= "1" when (signed(r_V_4_fu_2652_p1) < signed(hadcalo_6_hwEmPt_V_s)) else "0";
    tmp_486_4_7_fu_2698_p2 <= "1" when (signed(r_V_4_fu_2652_p1) < signed(hadcalo_7_hwEmPt_V_s)) else "0";
    tmp_486_4_8_fu_2704_p2 <= "1" when (signed(r_V_4_fu_2652_p1) < signed(hadcalo_8_hwEmPt_V_s)) else "0";
    tmp_486_4_9_fu_2710_p2 <= "1" when (signed(r_V_4_fu_2652_p1) < signed(hadcalo_9_hwEmPt_V_s)) else "0";
    tmp_486_4_fu_2656_p2 <= "1" when (signed(r_V_4_fu_2652_p1) < signed(hadcalo_0_hwEmPt_V_s)) else "0";
    tmp_486_5_1_fu_2736_p2 <= "1" when (signed(r_V_5_fu_2726_p1) < signed(hadcalo_1_hwEmPt_V_s)) else "0";
    tmp_486_5_2_fu_2742_p2 <= "1" when (signed(r_V_5_fu_2726_p1) < signed(hadcalo_2_hwEmPt_V_s)) else "0";
    tmp_486_5_3_fu_2748_p2 <= "1" when (signed(r_V_5_fu_2726_p1) < signed(hadcalo_3_hwEmPt_V_s)) else "0";
    tmp_486_5_4_fu_2754_p2 <= "1" when (signed(r_V_5_fu_2726_p1) < signed(hadcalo_4_hwEmPt_V_s)) else "0";
    tmp_486_5_5_fu_2760_p2 <= "1" when (signed(r_V_5_fu_2726_p1) < signed(hadcalo_5_hwEmPt_V_s)) else "0";
    tmp_486_5_6_fu_2766_p2 <= "1" when (signed(r_V_5_fu_2726_p1) < signed(hadcalo_6_hwEmPt_V_s)) else "0";
    tmp_486_5_7_fu_2772_p2 <= "1" when (signed(r_V_5_fu_2726_p1) < signed(hadcalo_7_hwEmPt_V_s)) else "0";
    tmp_486_5_8_fu_2778_p2 <= "1" when (signed(r_V_5_fu_2726_p1) < signed(hadcalo_8_hwEmPt_V_s)) else "0";
    tmp_486_5_9_fu_2784_p2 <= "1" when (signed(r_V_5_fu_2726_p1) < signed(hadcalo_9_hwEmPt_V_s)) else "0";
    tmp_486_5_fu_2730_p2 <= "1" when (signed(r_V_5_fu_2726_p1) < signed(hadcalo_0_hwEmPt_V_s)) else "0";
    tmp_486_6_1_fu_2810_p2 <= "1" when (signed(r_V_6_fu_2800_p1) < signed(hadcalo_1_hwEmPt_V_s)) else "0";
    tmp_486_6_2_fu_2816_p2 <= "1" when (signed(r_V_6_fu_2800_p1) < signed(hadcalo_2_hwEmPt_V_s)) else "0";
    tmp_486_6_3_fu_2822_p2 <= "1" when (signed(r_V_6_fu_2800_p1) < signed(hadcalo_3_hwEmPt_V_s)) else "0";
    tmp_486_6_4_fu_2828_p2 <= "1" when (signed(r_V_6_fu_2800_p1) < signed(hadcalo_4_hwEmPt_V_s)) else "0";
    tmp_486_6_5_fu_2834_p2 <= "1" when (signed(r_V_6_fu_2800_p1) < signed(hadcalo_5_hwEmPt_V_s)) else "0";
    tmp_486_6_6_fu_2840_p2 <= "1" when (signed(r_V_6_fu_2800_p1) < signed(hadcalo_6_hwEmPt_V_s)) else "0";
    tmp_486_6_7_fu_2846_p2 <= "1" when (signed(r_V_6_fu_2800_p1) < signed(hadcalo_7_hwEmPt_V_s)) else "0";
    tmp_486_6_8_fu_2852_p2 <= "1" when (signed(r_V_6_fu_2800_p1) < signed(hadcalo_8_hwEmPt_V_s)) else "0";
    tmp_486_6_9_fu_2858_p2 <= "1" when (signed(r_V_6_fu_2800_p1) < signed(hadcalo_9_hwEmPt_V_s)) else "0";
    tmp_486_6_fu_2804_p2 <= "1" when (signed(r_V_6_fu_2800_p1) < signed(hadcalo_0_hwEmPt_V_s)) else "0";
    tmp_486_7_1_fu_2884_p2 <= "1" when (signed(r_V_7_fu_2874_p1) < signed(hadcalo_1_hwEmPt_V_s)) else "0";
    tmp_486_7_2_fu_2890_p2 <= "1" when (signed(r_V_7_fu_2874_p1) < signed(hadcalo_2_hwEmPt_V_s)) else "0";
    tmp_486_7_3_fu_2896_p2 <= "1" when (signed(r_V_7_fu_2874_p1) < signed(hadcalo_3_hwEmPt_V_s)) else "0";
    tmp_486_7_4_fu_2902_p2 <= "1" when (signed(r_V_7_fu_2874_p1) < signed(hadcalo_4_hwEmPt_V_s)) else "0";
    tmp_486_7_5_fu_2908_p2 <= "1" when (signed(r_V_7_fu_2874_p1) < signed(hadcalo_5_hwEmPt_V_s)) else "0";
    tmp_486_7_6_fu_2914_p2 <= "1" when (signed(r_V_7_fu_2874_p1) < signed(hadcalo_6_hwEmPt_V_s)) else "0";
    tmp_486_7_7_fu_2920_p2 <= "1" when (signed(r_V_7_fu_2874_p1) < signed(hadcalo_7_hwEmPt_V_s)) else "0";
    tmp_486_7_8_fu_2926_p2 <= "1" when (signed(r_V_7_fu_2874_p1) < signed(hadcalo_8_hwEmPt_V_s)) else "0";
    tmp_486_7_9_fu_2932_p2 <= "1" when (signed(r_V_7_fu_2874_p1) < signed(hadcalo_9_hwEmPt_V_s)) else "0";
    tmp_486_7_fu_2878_p2 <= "1" when (signed(r_V_7_fu_2874_p1) < signed(hadcalo_0_hwEmPt_V_s)) else "0";
    tmp_486_8_1_fu_2958_p2 <= "1" when (signed(r_V_8_fu_2948_p1) < signed(hadcalo_1_hwEmPt_V_s)) else "0";
    tmp_486_8_2_fu_2964_p2 <= "1" when (signed(r_V_8_fu_2948_p1) < signed(hadcalo_2_hwEmPt_V_s)) else "0";
    tmp_486_8_3_fu_2970_p2 <= "1" when (signed(r_V_8_fu_2948_p1) < signed(hadcalo_3_hwEmPt_V_s)) else "0";
    tmp_486_8_4_fu_2976_p2 <= "1" when (signed(r_V_8_fu_2948_p1) < signed(hadcalo_4_hwEmPt_V_s)) else "0";
    tmp_486_8_5_fu_2982_p2 <= "1" when (signed(r_V_8_fu_2948_p1) < signed(hadcalo_5_hwEmPt_V_s)) else "0";
    tmp_486_8_6_fu_2988_p2 <= "1" when (signed(r_V_8_fu_2948_p1) < signed(hadcalo_6_hwEmPt_V_s)) else "0";
    tmp_486_8_7_fu_2994_p2 <= "1" when (signed(r_V_8_fu_2948_p1) < signed(hadcalo_7_hwEmPt_V_s)) else "0";
    tmp_486_8_8_fu_3000_p2 <= "1" when (signed(r_V_8_fu_2948_p1) < signed(hadcalo_8_hwEmPt_V_s)) else "0";
    tmp_486_8_9_fu_3006_p2 <= "1" when (signed(r_V_8_fu_2948_p1) < signed(hadcalo_9_hwEmPt_V_s)) else "0";
    tmp_486_8_fu_2952_p2 <= "1" when (signed(r_V_8_fu_2948_p1) < signed(hadcalo_0_hwEmPt_V_s)) else "0";
    tmp_486_9_1_fu_3032_p2 <= "1" when (signed(r_V_9_fu_3022_p1) < signed(hadcalo_1_hwEmPt_V_s)) else "0";
    tmp_486_9_2_fu_3038_p2 <= "1" when (signed(r_V_9_fu_3022_p1) < signed(hadcalo_2_hwEmPt_V_s)) else "0";
    tmp_486_9_3_fu_3044_p2 <= "1" when (signed(r_V_9_fu_3022_p1) < signed(hadcalo_3_hwEmPt_V_s)) else "0";
    tmp_486_9_4_fu_3050_p2 <= "1" when (signed(r_V_9_fu_3022_p1) < signed(hadcalo_4_hwEmPt_V_s)) else "0";
    tmp_486_9_5_fu_3056_p2 <= "1" when (signed(r_V_9_fu_3022_p1) < signed(hadcalo_5_hwEmPt_V_s)) else "0";
    tmp_486_9_6_fu_3062_p2 <= "1" when (signed(r_V_9_fu_3022_p1) < signed(hadcalo_6_hwEmPt_V_s)) else "0";
    tmp_486_9_7_fu_3068_p2 <= "1" when (signed(r_V_9_fu_3022_p1) < signed(hadcalo_7_hwEmPt_V_s)) else "0";
    tmp_486_9_8_fu_3074_p2 <= "1" when (signed(r_V_9_fu_3022_p1) < signed(hadcalo_8_hwEmPt_V_s)) else "0";
    tmp_486_9_9_fu_3080_p2 <= "1" when (signed(r_V_9_fu_3022_p1) < signed(hadcalo_9_hwEmPt_V_s)) else "0";
    tmp_486_9_fu_3026_p2 <= "1" when (signed(r_V_9_fu_3022_p1) < signed(hadcalo_0_hwEmPt_V_s)) else "0";
    tmp_77_fu_2360_p2 <= "1" when (signed(r_V_fu_2356_p1) < signed(hadcalo_0_hwEmPt_V_s)) else "0";
    tmp_78_fu_2420_p4 <= emcalo_1_hwPt_V_rea(15 downto 1);
    tmp_79_fu_2494_p4 <= emcalo_2_hwPt_V_rea(15 downto 1);
    tmp_80_fu_2568_p4 <= emcalo_3_hwPt_V_rea(15 downto 1);
    tmp_81_fu_2642_p4 <= emcalo_4_hwPt_V_rea(15 downto 1);
    tmp_82_fu_2716_p4 <= emcalo_5_hwPt_V_rea(15 downto 1);
    tmp_83_fu_2790_p4 <= emcalo_6_hwPt_V_rea(15 downto 1);
    tmp_84_fu_2864_p4 <= emcalo_7_hwPt_V_rea(15 downto 1);
    tmp_85_fu_2938_p4 <= emcalo_8_hwPt_V_rea(15 downto 1);
    tmp_86_fu_3012_p4 <= emcalo_9_hwPt_V_rea(15 downto 1);
    tmp_s_fu_2346_p4 <= emcalo_0_hwPt_V_rea(15 downto 1);
end behav;
