\hypertarget{struct_g_p_i_o___type_def}{}\doxysection{GPIO\+\_\+\+Type\+Def Struct Reference}
\label{struct_g_p_i_o___type_def}\index{GPIO\_TypeDef@{GPIO\_TypeDef}}


General Purpose I/O.  




{\ttfamily \#include $<$stm32l476xx.\+h$>$}

\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___type_def_ac2505d096b6b650f1647b8e0ff8b196b}{MODER}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___type_def_a910885e4d881c3a459dd11640237107f}{OTYPER}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___type_def_a0d233d720f18ae2050f9131fa6faf7c6}{OSPEEDR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___type_def_a44ada3bfbe891e2efc1e06bda4c8014e}{PUPDR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___type_def_acf11156409414ad8841bb0b62959ee96}{IDR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___type_def_a6fb78f4a978a36032cdeac93ac3c9c8b}{ODR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___type_def_acd6f21e08912b484c030ca8b18e11cd6}{BSRR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___type_def_a95a59d4b1d52be521f3246028be32f3e}{LCKR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___type_def_a2245603433e102f0fd8a85f7de020755}{AFR}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___type_def_aab918bfbfae459789db1fd0b220c7f21}{BRR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___type_def_acfae71176367779502d02e57d9427c89}{ASCR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
General Purpose I/O. 

\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{struct_g_p_i_o___type_def_a2245603433e102f0fd8a85f7de020755}\label{struct_g_p_i_o___type_def_a2245603433e102f0fd8a85f7de020755}} 
\index{GPIO\_TypeDef@{GPIO\_TypeDef}!AFR@{AFR}}
\index{AFR@{AFR}!GPIO\_TypeDef@{GPIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{AFR}{AFR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t GPIO\+\_\+\+Type\+Def\+::\+AFR\mbox{[}2\mbox{]}}

GPIO alternate function registers, Address offset\+: 0x20-\/0x24 \mbox{\Hypertarget{struct_g_p_i_o___type_def_acfae71176367779502d02e57d9427c89}\label{struct_g_p_i_o___type_def_acfae71176367779502d02e57d9427c89}} 
\index{GPIO\_TypeDef@{GPIO\_TypeDef}!ASCR@{ASCR}}
\index{ASCR@{ASCR}!GPIO\_TypeDef@{GPIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ASCR}{ASCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t GPIO\+\_\+\+Type\+Def\+::\+ASCR}

GPIO analog switch control register, Address offset\+: 0x2C ~\newline
 \mbox{\Hypertarget{struct_g_p_i_o___type_def_aab918bfbfae459789db1fd0b220c7f21}\label{struct_g_p_i_o___type_def_aab918bfbfae459789db1fd0b220c7f21}} 
\index{GPIO\_TypeDef@{GPIO\_TypeDef}!BRR@{BRR}}
\index{BRR@{BRR}!GPIO\_TypeDef@{GPIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BRR}{BRR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t GPIO\+\_\+\+Type\+Def\+::\+BRR}

GPIO Bit Reset register, Address offset\+: 0x28 ~\newline
 \mbox{\Hypertarget{struct_g_p_i_o___type_def_acd6f21e08912b484c030ca8b18e11cd6}\label{struct_g_p_i_o___type_def_acd6f21e08912b484c030ca8b18e11cd6}} 
\index{GPIO\_TypeDef@{GPIO\_TypeDef}!BSRR@{BSRR}}
\index{BSRR@{BSRR}!GPIO\_TypeDef@{GPIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BSRR}{BSRR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t GPIO\+\_\+\+Type\+Def\+::\+BSRR}

GPIO port bit set/reset register, Address offset\+: 0x18 ~\newline
 \mbox{\Hypertarget{struct_g_p_i_o___type_def_acf11156409414ad8841bb0b62959ee96}\label{struct_g_p_i_o___type_def_acf11156409414ad8841bb0b62959ee96}} 
\index{GPIO\_TypeDef@{GPIO\_TypeDef}!IDR@{IDR}}
\index{IDR@{IDR}!GPIO\_TypeDef@{GPIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IDR}{IDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t GPIO\+\_\+\+Type\+Def\+::\+IDR}

GPIO port input data register, Address offset\+: 0x10 ~\newline
 \mbox{\Hypertarget{struct_g_p_i_o___type_def_a95a59d4b1d52be521f3246028be32f3e}\label{struct_g_p_i_o___type_def_a95a59d4b1d52be521f3246028be32f3e}} 
\index{GPIO\_TypeDef@{GPIO\_TypeDef}!LCKR@{LCKR}}
\index{LCKR@{LCKR}!GPIO\_TypeDef@{GPIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{LCKR}{LCKR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t GPIO\+\_\+\+Type\+Def\+::\+LCKR}

GPIO port configuration lock register, Address offset\+: 0x1C ~\newline
 \mbox{\Hypertarget{struct_g_p_i_o___type_def_ac2505d096b6b650f1647b8e0ff8b196b}\label{struct_g_p_i_o___type_def_ac2505d096b6b650f1647b8e0ff8b196b}} 
\index{GPIO\_TypeDef@{GPIO\_TypeDef}!MODER@{MODER}}
\index{MODER@{MODER}!GPIO\_TypeDef@{GPIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{MODER}{MODER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t GPIO\+\_\+\+Type\+Def\+::\+MODER}

GPIO port mode register, Address offset\+: 0x00 ~\newline
 \mbox{\Hypertarget{struct_g_p_i_o___type_def_a6fb78f4a978a36032cdeac93ac3c9c8b}\label{struct_g_p_i_o___type_def_a6fb78f4a978a36032cdeac93ac3c9c8b}} 
\index{GPIO\_TypeDef@{GPIO\_TypeDef}!ODR@{ODR}}
\index{ODR@{ODR}!GPIO\_TypeDef@{GPIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ODR}{ODR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t GPIO\+\_\+\+Type\+Def\+::\+ODR}

GPIO port output data register, Address offset\+: 0x14 ~\newline
 \mbox{\Hypertarget{struct_g_p_i_o___type_def_a0d233d720f18ae2050f9131fa6faf7c6}\label{struct_g_p_i_o___type_def_a0d233d720f18ae2050f9131fa6faf7c6}} 
\index{GPIO\_TypeDef@{GPIO\_TypeDef}!OSPEEDR@{OSPEEDR}}
\index{OSPEEDR@{OSPEEDR}!GPIO\_TypeDef@{GPIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{OSPEEDR}{OSPEEDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t GPIO\+\_\+\+Type\+Def\+::\+OSPEEDR}

GPIO port output speed register, Address offset\+: 0x08 ~\newline
 \mbox{\Hypertarget{struct_g_p_i_o___type_def_a910885e4d881c3a459dd11640237107f}\label{struct_g_p_i_o___type_def_a910885e4d881c3a459dd11640237107f}} 
\index{GPIO\_TypeDef@{GPIO\_TypeDef}!OTYPER@{OTYPER}}
\index{OTYPER@{OTYPER}!GPIO\_TypeDef@{GPIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{OTYPER}{OTYPER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t GPIO\+\_\+\+Type\+Def\+::\+OTYPER}

GPIO port output type register, Address offset\+: 0x04 ~\newline
 \mbox{\Hypertarget{struct_g_p_i_o___type_def_a44ada3bfbe891e2efc1e06bda4c8014e}\label{struct_g_p_i_o___type_def_a44ada3bfbe891e2efc1e06bda4c8014e}} 
\index{GPIO\_TypeDef@{GPIO\_TypeDef}!PUPDR@{PUPDR}}
\index{PUPDR@{PUPDR}!GPIO\_TypeDef@{GPIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PUPDR}{PUPDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t GPIO\+\_\+\+Type\+Def\+::\+PUPDR}

GPIO port pull-\/up/pull-\/down register, Address offset\+: 0x0C ~\newline
 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Core/\+Src/system/\mbox{\hyperlink{stm32l476xx_8h}{stm32l476xx.\+h}}\end{DoxyCompactItemize}
