#!/bin/sh
vcs -full64 -sverilog time -v ../rtl/misc/lib1 ../rtl/multipliers/wallace/wallace_unsigned_multiplier_CLA_16.v tests/multipliers/wallace_unsigned_multiplier_CLA_16_test.v -debug_all
./simv
