[
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~LogicGates|LogicGates>io_led_and",
    "sources":[
      "~LogicGates|LogicGates>io_switch_a",
      "~LogicGates|LogicGates>io_switch_b"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~LogicGates|LogicGates>io_led_not",
    "sources":[
      "~LogicGates|LogicGates>io_switch_a"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~LogicGates|LogicGates>io_led_or",
    "sources":[
      "~LogicGates|LogicGates>io_switch_a",
      "~LogicGates|LogicGates>io_switch_b"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~LogicGates|LogicGates>io_led_nor",
    "sources":[
      "~LogicGates|LogicGates>io_switch_a",
      "~LogicGates|LogicGates>io_switch_b"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~LogicGates|LogicGates>io_led_nand",
    "sources":[
      "~LogicGates|LogicGates>io_switch_a",
      "~LogicGates|LogicGates>io_switch_b"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~LogicGates|LogicGates>io_led_nxor",
    "sources":[
      "~LogicGates|LogicGates>io_switch_a",
      "~LogicGates|LogicGates>io_switch_b"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~LogicGates|LogicGates>io_led_xor",
    "sources":[
      "~LogicGates|LogicGates>io_switch_a",
      "~LogicGates|LogicGates>io_switch_b"
    ]
  },
  {
    "class":"logger.LogLevelAnnotation",
    "globalLogLevel":{
      
    }
  },
  {
    "class":"firrtl.options.TargetDirAnnotation",
    "directory":"run_dir"
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.options.OutputAnnotationFileAnnotation",
    "file":"LogicGates"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"run_dir"
  }
]