
AVRASM ver. 2.1.30  D:\prog\Atmega8\color\List\1.asm Thu Sep 03 01:59:23 2015

                 
                 
                 ;CodeVisionAVR C Compiler V2.05.0 Professional
                 ;(C) Copyright 1998-2010 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Chip type                : ATmega8
                 ;Program type             : Application
                 ;Clock frequency          : 2,000000 MHz
                 ;Memory model             : Small
                 ;Optimize for             : Speed
                 ;(s)printf features       : int, width
                 ;(s)scanf features        : int, width
                 ;External RAM size        : 0
                 ;Data Stack size          : 64 byte(s)
                 ;Heap size                : 0 byte(s)
                 ;Promote 'char' to 'int'  : Yes
                 ;'char' is unsigned       : Yes
                 ;8 bit enums              : Yes
                 ;global 'const' stored in FLASH: No
                 ;Enhanced core instructions    : On
                 ;Smart register allocation     : On
                 ;Automatic register allocation : On
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega8
                 	#pragma AVRPART MEMORY PROG_FLASH 8192
                 	#pragma AVRPART MEMORY EEPROM 512
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 1119
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU GICR=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0060
                 	.EQU __SRAM_END=0x045F
                 	.EQU __DSTACK_SIZE=0x0040
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	RCALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMRDW
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X+
                 	LD   R22,X
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 c122      	RJMP __RESET
000001 cffe      	RJMP 0x00
000002 cffd      	RJMP 0x00
000003 cffc      	RJMP 0x00
000004 c13c      	RJMP _timer2_ovf_isr
000005 cffa      	RJMP 0x00
000006 cff9      	RJMP 0x00
000007 cff8      	RJMP 0x00
000008 c137      	RJMP _timer1_ovf_isr
000009 c18c      	RJMP _timer0_ovf_isr
00000a cff5      	RJMP 0x00
00000b cff4      	RJMP 0x00
00000c cff3      	RJMP 0x00
00000d cff2      	RJMP 0x00
00000e cff1      	RJMP 0x00
00000f cff0      	RJMP 0x00
000010 cfef      	RJMP 0x00
000011 cfee      	RJMP 0x00
000012 cfed      	RJMP 0x00
                 
                 _pp:
000013 3188
000014 2126
000015 39c6
000016 3186      	.DB  0x88,0x31,0x26,0x21,0xC6,0x39,0x86,0x31
000017 3186
000018 3186
000019 3186
00001a 39e7      	.DB  0x86,0x31,0x86,0x31,0x86,0x31,0xE7,0x39
00001b 4204
00001c 39e4
00001d 2105
00001e 2125      	.DB  0x4,0x42,0xE4,0x39,0x5,0x21,0x25,0x21
00001f 2125
000020 2125
000021 2125
000022 2945      	.DB  0x25,0x21,0x25,0x21,0x25,0x21,0x45,0x29
000023 ad44
000024 7be4
000025 0006
000026 0006      	.DB  0x44,0xAD,0xE4,0x7B,0x6,0x0,0x6,0x0
000027 0006
000028 0006
000029 0006
00002a 18c6      	.DB  0x6,0x0,0x6,0x0,0x6,0x0,0xC6,0x18
00002b 9464
00002c d6a1
00002d a502
00002e ad62      	.DB  0x64,0x94,0xA1,0xD6,0x2,0xA5,0x62,0xAD
00002f ad62
000030 ad62
000031 ad62
000032 8425      	.DB  0x62,0xAD,0x62,0xAD,0x62,0xAD,0x25,0x84
000033 8404
000034 ffe0
000035 ffe0
000036 ffe0      	.DB  0x4,0x84,0xE0,0xFF,0xE0,0xFF,0xE0,0xFF
000037 ffe0
000038 ffe0
000039 ffe0
00003a ce44      	.DB  0xE0,0xFF,0xE0,0xFF,0xE0,0xFF,0x44,0xCE
00003b ad44
00003c a503
00003d 0886
00003e 3185      	.DB  0x44,0xAD,0x3,0xA5,0x86,0x8,0x85,0x31
00003f 3185
000040 3185
000041 31a5
000042 39e7      	.DB  0x85,0x31,0x85,0x31,0xA5,0x31,0xE7,0x39
000043 73a5
000044 5ac4
000045 0005
000046 10a5      	.DB  0xA5,0x73,0xC4,0x5A,0x5,0x0,0xA5,0x10
000047 10a5
000048 10a5
000049 10a5
00004a 2946      	.DB  0xA5,0x10,0xA5,0x10,0xA5,0x10,0x46,0x29
00004b 20e6
00004c 18a5
00004d 2964
00004e 2945      	.DB  0xE6,0x20,0xA5,0x18,0x64,0x29,0x45,0x29
00004f 2945
000050 2945
000051 2905
000052 3146      	.DB  0x45,0x29,0x45,0x29,0x5,0x29,0x46,0x31
000053 31c6
000054 28c5
000055 2845
000056 2865      	.DB  0xC6,0x31,0xC5,0x28,0x45,0x28,0x65,0x28
000057 2865
000058 2845
000059 28c5
00005a 31a6      	.DB  0x65,0x28,0x45,0x28,0xC5,0x28,0xA6,0x31
00005b 2c84
00005c 24a3
00005d 29a5
00005e 2a64      	.DB  0x84,0x2C,0xA3,0x24,0xA5,0x29,0x64,0x2A
00005f 2a64
000060 29c5
000061 23e3
000062 2d64      	.DB  0x64,0x2A,0xC5,0x29,0xE3,0x23,0x64,0x2D
000063 2c64
000064 17e0
000065 17e0
000066 17e0      	.DB  0x64,0x2C,0xE0,0x17,0xE0,0x17,0xE0,0x17
000067 17e0
000068 17e0
000069 17e0
00006a 2663      	.DB  0xE0,0x17,0xE0,0x17,0xE0,0x17,0x63,0x26
00006b 34c4
00006c 1ea1
00006d 2482
00006e 1d02      	.DB  0xC4,0x34,0xA1,0x1E,0x82,0x24,0x2,0x1D
00006f 1d02
000070 24a2
000071 1e01
000072 2e43      	.DB  0x2,0x1D,0xA2,0x24,0x1,0x1E,0x43,0x2E
000073 3286
000074 2965
000075 2806
000076 2806      	.DB  0x86,0x32,0x65,0x29,0x6,0x28,0x6,0x28
000077 2806
000078 2806
000079 28c5
00007a 32c6      	.DB  0x6,0x28,0x6,0x28,0xC5,0x28,0xC6,0x32
00007b 3107
00007c 28c2
00007d 2980
00007e 2943      	.DB  0x7,0x31,0xC2,0x28,0x80,0x29,0x43,0x29
00007f 2943
000080 2960
000081 2901
000082 30e6      	.DB  0x43,0x29,0x60,0x29,0x1,0x29,0xE6,0x30
000083 39a2
000084 2947
000085 190c
000086 2945      	.DB  0xA2,0x39,0x47,0x29,0xC,0x19,0x45,0x29
000087 2944
000088 190c
000089 212a
00008a 39a3      	.DB  0x44,0x29,0xC,0x19,0x2A,0x21,0xA3,0x39
00008b 31a9
00008c 08de
00008d 009f
00008e 08fb      	.DB  0xA9,0x31,0xDE,0x8,0x9F,0x0,0xFB,0x8
00008f 08f9
000090 009f
000091 00bf
000092 298e      	.DB  0xF9,0x8,0x9F,0x0,0xBF,0x0,0x8E,0x29
000093 2175
000094 10f6
000095 2926
000096 08f7      	.DB  0x75,0x21,0xF6,0x10,0x26,0x29,0xF7,0x8
000097 08fb
000098 2946
000099 10f1
00009a 193b      	.DB  0xFB,0x8,0x46,0x29,0xF1,0x10,0x3B,0x19
00009b 2173
00009c 2150
00009d 41a0
00009e 1931      	.DB  0x73,0x21,0x50,0x21,0xA0,0x41,0x31,0x19
00009f 1135
0000a0 41a0
0000a1 212b
0000a2 1957      	.DB  0x35,0x11,0xA0,0x41,0x2B,0x21,0x57,0x19
0000a3 2172
0000a4 00bf
0000a5 00ff
0000a6 00bf      	.DB  0x72,0x21,0xBF,0x0,0xFF,0x0,0xBF,0x0
0000a7 00bf
0000a8 00df
0000a9 00bf
0000aa 193a      	.DB  0xBF,0x0,0xDF,0x0,0xBF,0x0,0x3A,0x19
0000ab 298b
0000ac 1113
0000ad 10f5
0000ae 1113      	.DB  0x8B,0x29,0x13,0x11,0xF5,0x10,0x13,0x11
0000af 1113
0000b0 10f5
0000b1 10f4
0000b2 296f      	.DB  0x13,0x11,0xF5,0x10,0xF4,0x10,0x6F,0x29
0000b3 31a4
0000b4 3160
0000b5 3160
0000b6 3160      	.DB  0xA4,0x31,0x60,0x31,0x60,0x31,0x60,0x31
0000b7 3160
0000b8 3160
0000b9 3160
0000ba 39a3      	.DB  0x60,0x31,0x60,0x31,0x60,0x31,0xA3,0x39
0000bb 3186
0000bc 2945
0000bd 2945
0000be 2945      	.DB  0x86,0x31,0x45,0x29,0x45,0x29,0x45,0x29
0000bf 2945
0000c0 2945
0000c1 2945
0000c2 3186      	.DB  0x45,0x29,0x45,0x29,0x45,0x29,0x86,0x31
0000c3 3186
0000c4 2945
0000c5 2945
0000c6 2945      	.DB  0x86,0x31,0x45,0x29,0x45,0x29,0x45,0x29
0000c7 2945
0000c8 2945
0000c9 2945
0000ca 3186      	.DB  0x45,0x29,0x45,0x29,0x45,0x29,0x86,0x31
0000cb 3186
0000cc 2945
0000cd 2945
0000ce 2945      	.DB  0x86,0x31,0x45,0x29,0x45,0x29,0x45,0x29
0000cf 2945
0000d0 2945
0000d1 2945
0000d2 3186      	.DB  0x45,0x29,0x45,0x29,0x45,0x29,0x86,0x31
0000d3 3186
0000d4 2945
0000d5 2945
0000d6 2945      	.DB  0x86,0x31,0x45,0x29,0x45,0x29,0x45,0x29
0000d7 2945
0000d8 2945
0000d9 2945
0000da 3186      	.DB  0x45,0x29,0x45,0x29,0x45,0x29,0x86,0x31
0000db 3186
0000dc 2945
0000dd 2945
0000de 2945      	.DB  0x86,0x31,0x45,0x29,0x45,0x29,0x45,0x29
0000df 2945
0000e0 2945
0000e1 2945
0000e2 3186      	.DB  0x45,0x29,0x45,0x29,0x45,0x29,0x86,0x31
0000e3 3986
0000e4 1145
0000e5 0186
0000e6 1145      	.DB  0x86,0x39,0x45,0x11,0x86,0x1,0x45,0x11
0000e7 1945
0000e8 0186
0000e9 0165
0000ea 3186      	.DB  0x45,0x19,0x86,0x1,0x65,0x1,0x86,0x31
0000eb 09e7
0000ec 5124
0000ed a082
0000ee 4124      	.DB  0xE7,0x9,0x24,0x51,0x82,0xA0,0x24,0x41
0000ef 2945
0000f0 9882
0000f1 78c3
0000f2 11c7      	.DB  0x45,0x29,0x82,0x98,0xC3,0x78,0xC7,0x11
0000f3 49a6
0000f4 f041
0000f5 f800
0000f6 d061      	.DB  0xA6,0x49,0x41,0xF0,0x0,0xF8,0x61,0xD0
0000f7 c861
0000f8 f800
0000f9 f800
0000fa 7165      	.DB  0x61,0xC8,0x0,0xF8,0x0,0xF8,0x65,0x71
0000fb b0e3
0000fc 98a2
0000fd 01a6
0000fe a082      	.DB  0xE3,0xB0,0xA2,0x98,0xA6,0x1,0x82,0xA0
0000ff f800
000100 4924
000101 50e3
000102 d8c3      	.DB  0x0,0xF8,0x24,0x49,0xE3,0x50,0xC3,0xD8
000103 a904
000104 a0a2
000105 3965
000106 f800      	.DB  0x4,0xA9,0xA2,0xA0,0x65,0x39,0x0,0xF8
000107 e041
000108 3965
000109 78a2
00010a d8c3      	.DB  0x41,0xE0,0x65,0x39,0xA2,0x78,0xC3,0xD8
00010b 49a6
00010c f820
00010d f800
00010e e041      	.DB  0xA6,0x49,0x20,0xF8,0x0,0xF8,0x41,0xE0
00010f c861
000110 f800
000111 f800
000112 7965      	.DB  0x61,0xC8,0x0,0xF8,0x0,0xF8,0x65,0x79
000113 0165
000114 4924
000115 80c3
000116 3945      	.DB  0x65,0x1,0x24,0x49,0xC3,0x80,0x45,0x39
000117 2945
000118 80c3
000119 68e3
00011a 0965      	.DB  0x45,0x29,0xC3,0x80,0xE3,0x68,0x65,0x9
00011b 41e7
00011c 19a6
00011d 11c7
00011e 21a6      	.DB  0xE7,0x41,0xA6,0x19,0xC7,0x11,0xA6,0x21
00011f 29a6
000120 11c7
000121 11c7
000122 39e7      	.DB  0xA6,0x29,0xC7,0x11,0xC7,0x11,0xE7,0x39
                 
                 __RESET:
000123 94f8      	CLI
000124 27ee      	CLR  R30
000125 bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
000126 e0f1      	LDI  R31,1
000127 bffb      	OUT  GICR,R31
000128 bfeb      	OUT  GICR,R30
000129 bfe5      	OUT  MCUCR,R30
                 
                 ;DISABLE WATCHDOG
00012a e1f8      	LDI  R31,0x18
00012b bdf1      	OUT  WDTCR,R31
00012c bde1      	OUT  WDTCR,R30
                 
                 ;CLEAR R2-R14
00012d e08d      	LDI  R24,(14-2)+1
00012e e0a2      	LDI  R26,2
00012f 27bb      	CLR  R27
                 __CLEAR_REG:
000130 93ed      	ST   X+,R30
000131 958a      	DEC  R24
000132 f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
000133 e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
000134 e094      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
000135 e6a0      	LDI  R26,__SRAM_START
                 __CLEAR_SRAM:
000136 93ed      	ST   X+,R30
000137 9701      	SBIW R24,1
000138 f7e9      	BRNE __CLEAR_SRAM
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
000139 e5ef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
00013a bfed      	OUT  SPL,R30
00013b e0e4      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
00013c bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
00013d eac0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
00013e e0d0      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
00013f c126      	RJMP _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0xA0
                 
                 	.CSEG
                 ;/*****************************************************
                 ;This program was produced by the
                 ;CodeWizardAVR V2.05.0 Professional
                 ;Automatic Program Generator
                 ;© Copyright 1998-2010 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 30.08.2015
                 ;Author  :
                 ;Company :
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega8
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 2,000000 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 256
                 ;*****************************************************/
                 ;#define L PORTD
                 ;#include <mega8.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x80
                 	.EQU __sm_mask=0x70
                 	.EQU __sm_powerdown=0x20
                 	.EQU __sm_powersave=0x30
                 	.EQU __sm_standby=0x60
                 	.EQU __sm_ext_standby=0x70
                 	.EQU __sm_adc_noise_red=0x10
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;#include <delay.h>
                 ;#include <sleep.h>
                 ;#define ALL 2
                 ;flash unsigned char pp[] = {
                 ;0x88,0x31,0x26,0x21,0xC6,0x39,0x86,0x31,0x86,0x31,0x86,0x31,0x86,0x31,0xE7,0x39,0x4,0x42,0xE4,0x39,0x5,0x21,0x25,0x21,0x25,0x21,0x25,0x21,0x25,0x21,0x45,0x29,0x44,0xAD,0xE4,0x7B,0x6,0x0,0x6,0x0,0x6,0x0,0x6,0x0,0x6,0x0,0xC6,0x18,0x64,0x94,0xA1,0xD6,0x2,0x                 A5,0x62,0xAD,0x62,0xAD,0x62,0xAD,0x62,0xAD,0x25,0x84,0x4,0x84,0xE0,0xFF,0xE0,0xFF,0xE0,0xFF,0xE0,0xFF,0xE0,0xFF,0xE0,0xFF,0x44,0xCE,0x44,0xAD,0x3,0xA5,0x86,0x8,0x85,0x31,0x85,0x31,0x85,0x31,0xA5,0x31,0xE7,0x39,0xA5,0x73,0xC4,0x5A,0x5,0x0,0xA5,0x10,0xA5,0x                 10,0xA5,0x10,0xA5,0x10,0x46,0x29,0xE6,0x20,0xA5,0x18,0x64,0x29,0x45,0x29,0x45,0x29,0x45,0x29,0x5,0x29,0x46,0x31,0xC6,0x31,0xC5,0x28,0x45,0x28,0x65,0x28,0x65,0x28,0x45,0x28,0xC5,0x28,0xA6,0x31,0x84,0x2C,0xA3,0x24,0xA5,0x29,0x64,0x2A,0x64,0x2A,0xC5,0x29,0xE                 3,0x23,0x64,0x2D,0x64,0x2C,0xE0,0x17,0xE0,0x17,0xE0,0x17,0xE0,0x17,0xE0,0x17,0xE0,0x17,0x63,0x26,0xC4,0x34,0xA1,0x1E,0x82,0x24,0x2,0x1D,0x2,0x1D,0xA2,0x24,0x1,0x1E,0x43,0x2E,0x86,0x32,0x65,0x29,0x6,0x28,0x6,0x28,0x6,0x28,0x6,0x28,0xC5,0x28,0xC6,0x32,0x7,0                 x31,0xC2,0x28,0x80,0x29,0x43,0x29,0x43,0x29,0x60,0x29,0x1,0x29,0xE6,0x30,0xA2,0x39,0x47,0x29,0xC,0x19,0x45,0x29,0x44,0x29,0xC,0x19,0x2A,0x21,0xA3,0x39,0xA9,0x31,0xDE,0x8,0x9F,0x0,0xFB,0x8,0xF9,0x8,0x9F,0x0,0xBF,0x0,0x8E,0x29,0x75,0x21,0xF6,0x10,0x26,0x29,                 0xF7,0x8,0xFB,0x8,0x46,0x29,0xF1,0x10,0x3B,0x19,0x73,0x21,0x50,0x21,0xA0,0x41,0x31,0x19,0x35,0x11,0xA0,0x41,0x2B,0x21,0x57,0x19,0x72,0x21,0xBF,0x0,0xFF,0x0,0xBF,0x0,0xBF,0x0,0xDF,0x0,0xBF,0x0,0x3A,0x19,0x8B,0x29,0x13,0x11,0xF5,0x10,0x13,0x11,0x13,0x11,0xF                 5,0x10,0xF4,0x10,0x6F,0x29,0xA4,0x31,0x60,0x31,0x60,0x31,0x60,0x31,0x60,0x31,0x60,0x31,0x60,0x31,0xA3,0x39,0x86,0x31,0x45,0x29,0x45,0x29,0x45,0x29,0x45,0x29,0x45,0x29,0x45,0x29,0x86,0x31,0x86,0x31,0x45,0x29,0x45,0x29,0x45,0x29,0x45,0x29,0x45,0x29,0x45,0x2                 9,0x86,0x31,0x86,0x31,0x45,0x29,0x45,0x29,0x45,0x29,0x45,0x29,0x45,0x29,0x45,0x29,0x86,0x31,0x86,0x31,0x45,0x29,0x45,0x29,0x45,0x29,0x45,0x29,0x45,0x29,0x45,0x29,0x86,0x31,0x86,0x31,0x45,0x29,0x45,0x29,0x45,0x29,0x45,0x29,0x45,0x29,0x45,0x29,0x86,0x31,0x8                 6,0x39,0x45,0x11,0x86,0x1,0x45,0x11,0x45,0x19,0x86,0x1,0x65,0x1,0x86,0x31,0xE7,0x9,0x24,0x51,0x82,0xA0,0x24,0x41,0x45,0x29,0x82,0x98,0xC3,0x78,0xC7,0x11,0xA6,0x49,0x41,0xF0,0x0,0xF8,0x61,0xD0,0x61,0xC8,0x0,0xF8,0x0,0xF8,0x65,0x71,0xE3,0xB0,0xA2,0x98,0xA6,                 0x1,0x82,0xA0,0x0,0xF8,0x24,0x49,0xE3,0x50,0xC3,0xD8,0x4,0xA9,0xA2,0xA0,0x65,0x39,0x0,0xF8,0x41,0xE0,0x65,0x39,0xA2,0x78,0xC3,0xD8,0xA6,0x49,0x20,0xF8,0x0,0xF8,0x41,0xE0,0x61,0xC8,0x0,0xF8,0x0,0xF8,0x65,0x79,0x65,0x1,0x24,0x49,0xC3,0x80,0x45,0x39,0x45,0x2                 9,0xC3,0x80,0xE3,0x68,0x65,0x9,0xE7,0x41,0xA6,0x19,0xC7,0x11,0xA6,0x21,0xA6,0x29,0xC7,0x11,0xC7,0x11,0xE7,0x39
                 ;};
                 ;  volatile unsigned char count=0,step=0,sr=0;
                 ;  unsigned char rgb[38][3][8] = {0};
                 ;  eeprom unsigned char type;
                 ;
000140 9518      ;// Timer1 overflow interrupt service routine
                 ;interrupt [TIM1_OVF] void timer1_ovf_isr(void)
                 ; 0000 0025 {
                 
                 	.CSEG
                 _timer1_ovf_isr:
000141 920a      ; 0000 0026 // Place your code here
000142 921a      ; 0000 0027 
000143 93aa      ; 0000 0028 
000144 93ba      ; 0000 0029 }
000145 93ea      	RETI
000146 93fa      ;
000147 b7ef      ;// Timer2 overflow interrupt service routine
000148 93ea      ;interrupt [TIM2_OVF] void timer2_ovf_isr(void)
                 ; 0000 002D {
                 _timer2_ovf_isr:
000149 94f8      	ST   -Y,R0
                 	ST   -Y,R1
                 	ST   -Y,R26
00014a 91a0 00a0 	ST   -Y,R27
00014c 30a9      	ST   -Y,R30
00014d f408      	ST   -Y,R31
00014e c003      	IN   R30,SREG
00014f e0e0      	ST   -Y,R30
000150 93e0 00a0 ; 0000 002E 
                 ; 0000 002F     #asm("cli")
                 	cli
000152 91e0 00a1 ; 0000 0030 
000154 e1a8      ; 0000 0031         if(count>8) count=0;
000155 9fea      	LDS  R26,_count
000156 01f0      	CPI  R26,LOW(0x9)
000157 55ed      	BRSH PC+2
000158 4fff      	RJMP _0x3
000159 01df      	LDI  R30,LOW(0)
00015a 91e0 00a0 	STS  _count,R30
00015c e0f0      ; 0000 0032     OCR2=rgb[step][0][count];      //RED
00015d 0fae      _0x3:
00015e 1fbf      	LDS  R30,_step
00015f 91ec      	LDI  R26,LOW(24)
000160 bde3      	MUL  R30,R26
                 	MOVW R30,R0
000161 91e0 00a1 	SUBI R30,LOW(-_rgb)
000163 e1a8      	SBCI R31,HIGH(-_rgb)
000164 9fea      	MOVW R26,R30
000165 01f0      	LDS  R30,_count
                +
000166 55e5     +SUBI R30 , LOW ( - _rgb - ( 8 ) )
000167 4fff     +SBCI R31 , HIGH ( - _rgb - ( 8 ) )
                 ; 0000 0033     OCR1A=rgb[step][1][count];     // GREEN
000168 01df      	LDS  R30,_step
000169 91e0 00a0 	LDI  R26,LOW(24)
00016b e0f0      	MUL  R30,R26
00016c 0fae      	MOVW R30,R0
00016d 1fbf      	__ADDW1MN _rgb,8
00016e 91ec      	MOVW R26,R30
00016f e0f0      	LDS  R30,_count
000170 bdfb      	LDI  R31,0
000171 bdea      	ADD  R26,R30
                 	ADC  R27,R31
000172 91e0 00a1 	LD   R30,X
000174 e1a8      	LDI  R31,0
000175 9fea      	OUT  0x2A+1,R31
000176 01f0      	OUT  0x2A,R30
                +
000177 54ed     +SUBI R30 , LOW ( - _rgb - ( 16 ) )
000178 4fff     +SBCI R31 , HIGH ( - _rgb - ( 16 ) )
                 ; 0000 0034     OCR1B=rgb[step][2][count];     //BLUE
000179 01df      	LDS  R30,_step
00017a 91e0 00a0 	LDI  R26,LOW(24)
00017c e0f0      	MUL  R30,R26
00017d 0fae      	MOVW R30,R0
00017e 1fbf      	__ADDW1MN _rgb,16
00017f 91ec      	MOVW R26,R30
000180 e0f0      	LDS  R30,_count
000181 bdf9      	LDI  R31,0
000182 bde8      	ADD  R26,R30
                 	ADC  R27,R31
000183 9478      	LD   R30,X
                 	LDI  R31,0
000184 91e0 00a0 	OUT  0x28+1,R31
000186 5fef      	OUT  0x28,R30
000187 93e0 00a0 ; 0000 0035        #asm("sei")
000189 50e1      	sei
00018a e0a1      ; 0000 0036               L = (1<<count++);
00018b d2d4      	LDS  R30,_count
00018c bbe2      	SUBI R30,-LOW(1)
                 	STS  _count,R30
00018d 91e9      	SUBI R30,LOW(1)
00018e bfef      	LDI  R26,LOW(1)
00018f 91f9      	RCALL __LSLB12
000190 91e9      	OUT  0x12,R30
000191 91b9      ; 0000 0037 }
000192 91a9      	LD   R30,Y+
000193 9019      	OUT  SREG,R30
000194 9009      	LD   R31,Y+
000195 9518      	LD   R30,Y+
                 	LD   R27,Y+
                 	LD   R26,Y+
                 	LD   R1,Y+
                 	LD   R0,Y+
000196 93aa      	RETI
000197 93ea      ;// Timer 0 overflow interrupt service routine
000198 93fa      ;interrupt [TIM0_OVF] void timer0_ovf_isr(void)
000199 b7ef      ; 0000 003A {
00019a 93ea      _timer0_ovf_isr:
                 	ST   -Y,R26
00019b e9e6      	ST   -Y,R30
00019c bfe2      	ST   -Y,R31
                 	IN   R30,SREG
00019d 91e0 00a2 	ST   -Y,R30
00019f 91a0 00a1 ; 0000 003B  TCNT0=150;
0001a1 17ae      	LDI  R30,LOW(150)
0001a2 f408      	OUT  0x32,R30
0001a3 c002      ; 0000 003C step=(step>=sr)?0:(step+1);
0001a4 e0e0      	LDS  R30,_sr
0001a5 c004      	LDS  R26,_step
                 	CP   R26,R30
0001a6 91e0 00a1 	BRSH PC+2
0001a8 e0f0      	RJMP _0x4
0001a9 9631      	LDI  R30,LOW(0)
                 	RJMP _0x5
                 _0x4:
0001aa 93e0 00a1 	LDS  R30,_step
                 	LDI  R31,0
                 	ADIW R30,1
0001ac 91e9      _0x5:
0001ad bfef      _0x6:
0001ae 91f9      	STS  _step,R30
0001af 91e9      ; 0000 003D 
0001b0 91a9      ; 0000 003E }
0001b1 9518      	LD   R30,Y+
                 	OUT  SREG,R30
                 	LD   R31,Y+
                 	LD   R30,Y+
                 	LD   R26,Y+
                 	RETI
                 ;
                 ;// Declare your global variables here
                 ;void sleep()
                 ; 0000 0042 {
                 _sleep:
0001b2 e0e0      ; 0000 0043 //unsigned char x;
0001b3 bfe5      ; 0000 0044 //x = (MCUCR & ~(1 << BODSE)) | (1 << BODS); // ïîäãîòîâêà áèò
                 ; 0000 0045 //MCUCR = x | (1 << BODSE); // ïðîöåäóðà îòêëþ÷åíèÿ BOD
0001b4 94f8      ; 0000 0046 //MCUCR = x;
                 ; 0000 0047 MCUCR=0x00;
0001b5 d162      	LDI  R30,LOW(0)
                 	OUT  0x35,R30
0001b6 d165      ; 0000 0048 #asm("cli");
                 	cli
0001b7 9508      ; 0000 0049  sleep_enable();
                 	RCALL _sleep_enable
                 ; 0000 004A  powerdown();
                 	RCALL _powerdown
                 ; 0000 004B }
                 	RET
                 ;void conv(flash unsigned char *pic,unsigned int so )
                 ; 0000 004D {
0001b8 9723      _conv:
0001b9 e0e0      ; 0000 004E unsigned int ii=0,c;
0001ba 83e8      ; 0000 004F unsigned char i,j;
0001bb 83e9      ; 0000 0050 register unsigned char r=0,g=0,b=0;
0001bc 83ea      ; 0000 0051 sr=so/16;
0001bd d2d6      	SBIW R28,3
                 	LDI  R30,LOW(0)
                 	ST   Y,R30
                 	STD  Y+1,R30
                 	STD  Y+2,R30
                 	RCALL __SAVELOCR6
                 ;	*pic -> Y+11
                 ;	so -> Y+9
                 ;	ii -> R16,R17
                 ;	c -> R18,R19
                +
0001be e000     +LDI R16 , LOW ( 0 )
0001bf e010     +LDI R17 , HIGH ( 0 )
                 ;	i -> R21
0001c0 85e9      ;	j -> R20
0001c1 85fa      ;	r -> Y+8
0001c2 d2a5      ;	g -> Y+7
0001c3 93e0 00a2 ;	b -> Y+6
                 	__GETWRN 16,17,0
                 	LDD  R30,Y+9
0001c5 e040      	LDD  R31,Y+9+1
                 	RCALL __LSRW4
0001c6 91e0 00a2 	STS  _sr,R30
0001c8 17e4      ; 0000 0052 
0001c9 f408      ; 0000 0053 for (j=0;j<=sr; j++)
0001ca c098      	LDI  R20,LOW(0)
                 _0x8:
                 	LDS  R30,_sr
0001cb e050      	CP   R30,R20
                 	BRSH PC+2
0001cc 3058      	RJMP _0x9
0001cd f008      ; 0000 0054 {
0001ce c092      ; 0000 0055 for(i=0; i<8 ; i++)
                 	LDI  R21,LOW(0)
0001cf 85e9      _0xB:
0001d0 85fa      	CPI  R21,8
0001d1 170e      	BRLO PC+2
0001d2 071f      	RJMP _0xC
0001d3 f408      ; 0000 0056 {   if(ii>=so) ii=0;
0001d4 c002      	LDD  R30,Y+9
                +
0001d5 e000     +LDI R16 , LOW ( 0 )
0001d6 e010     +LDI R17 , HIGH ( 0 )
                 	LDD  R31,Y+9+1
                 	CP   R16,R30
                 	CPC  R17,R31
0001d7 01f8      	BRSH PC+2
                +
0001d8 5f0f     +SUBI R16 , LOW ( - 1 )
0001d9 4f1f     +SBCI R17 , HIGH ( - 1 )
                 	RJMP _0xD
0001da 85ab      	__GETWRN 16,17,0
0001db 85bc      ; 0000 0057  c=pic[ii++]|(pic[ii++]<<8);
0001dc 0fea      _0xD:
0001dd 1ffb      	MOVW R30,R16
0001de 9004      	__ADDWRN 16,17,1
0001df 2411      	LDD  R26,Y+11
0001e0 01f8      	LDD  R27,Y+11+1
                +
0001e1 5f0f     +SUBI R16 , LOW ( - 1 )
0001e2 4f1f     +SBCI R17 , HIGH ( - 1 )
                 	ADD  R30,R26
0001e3 0fea      	ADC  R31,R27
0001e4 1ffb      	LPM  R0,Z
0001e5 91e4      	CLR  R1
0001e6 2ffe      	MOVW R30,R16
0001e7 e0e0      	__ADDWRN 16,17,1
0001e8 29e0      	ADD  R30,R26
0001e9 29f1      	ADC  R31,R27
0001ea 019f      	LPM  R30,Z
                 	MOV  R31,R30
                 	LDI  R30,0
0001eb 01f9      	OR   R30,R0
0001ec 70e0      	OR   R31,R1
0001ed 7ff8      	MOVW R18,R30
0001ee d27b      ; 0000 0058 
0001ef 2fef      ; 0000 0059  r=(0xF800 & c)>>11;
0001f0 e0f0      	MOVW R30,R18
0001f1 87e8      	ANDI R30,LOW(0xF800)
                 	ANDI R31,HIGH(0xF800)
0001f2 01f9      	RCALL __LSRW3
0001f3 7ee0      	MOV  R30,R31
0001f4 70f7      	LDI  R31,0
0001f5 95f6      	STD  Y+8,R30
0001f6 95e7      ; 0000 005A  g=(0x07E0 & c) >>5;
0001f7 d270      	MOVW R30,R18
0001f8 83ef      	ANDI R30,LOW(0x7E0)
                 	ANDI R31,HIGH(0x7E0)
0001f9 2fe2      	LSR  R31
0001fa 71ef      	ROR  R30
0001fb 83ee      	RCALL __LSRW4
                 	STD  Y+7,R30
                 ; 0000 005B  b=(0x001F & c);
0001fc e1a8      	MOV  R30,R18
0001fd 9f4a      	ANDI R30,LOW(0x1F)
0001fe 01f0      	STD  Y+6,R30
0001ff 55ed      ; 0000 005C 
000200 4fff      ; 0000 005D  rgb[j][0][i] =(float)r/31 * 80;
000201 01df      	LDI  R26,LOW(24)
000202 2fe5      	MUL  R20,R26
000203 e0f0      	MOVW R30,R0
000204 0fea      	SUBI R30,LOW(-_rgb)
000205 1ffb      	SBCI R31,HIGH(-_rgb)
000206 93ff      	MOVW R26,R30
000207 93ef      	MOV  R30,R21
000208 85e8      	LDI  R31,0
000209 27ff      	ADD  R30,R26
00020a 2766      	ADC  R31,R27
00020b 2777      	PUSH R31
00020c d18a      	PUSH R30
00020d 01df      	LDD  R30,Y+8
00020e 01cb      	CLR  R31
                +
00020f e0e0     +LDI R30 , LOW ( 0x41F80000 )
000210 e0f0     +LDI R31 , HIGH ( 0x41F80000 )
000211 ef68     +LDI R22 , BYTE3 ( 0x41F80000 )
000212 e471     +LDI R23 , BYTE4 ( 0x41F80000 )
                 	CLR  R22
000213 d1ff      	CLR  R23
                +
000214 e0a0     +LDI R26 , LOW ( 0x42A00000 )
000215 e0b0     +LDI R27 , HIGH ( 0x42A00000 )
000216 ea80     +LDI R24 , BYTE3 ( 0x42A00000 )
000217 e492     +LDI R25 , BYTE4 ( 0x42A00000 )
                 	RCALL __CDF1
000218 d1ac      	MOVW R26,R30
000219 91af      	MOVW R24,R22
00021a 91bf      	__GETD1N 0x41F80000
00021b d142      	RCALL __DIVF21
00021c 93ec      	__GETD2N 0x42A00000
                 	RCALL __MULF12
00021d e1a8      	POP  R26
00021e 9f4a      	POP  R27
00021f 01f0      	RCALL __CFD1U
                +
000220 55e5     +SUBI R30 , LOW ( - _rgb - ( 8 ) )
000221 4fff     +SBCI R31 , HIGH ( - _rgb - ( 8 ) )
                 	ST   X,R30
000222 01df      ; 0000 005E  rgb[j][1][i] =(float)g/63  * 80;
000223 2fe5      	LDI  R26,LOW(24)
000224 e0f0      	MUL  R20,R26
000225 0fea      	MOVW R30,R0
000226 1ffb      	__ADDW1MN _rgb,8
000227 93ff      	MOVW R26,R30
000228 93ef      	MOV  R30,R21
000229 81ef      	LDI  R31,0
00022a 27ff      	ADD  R30,R26
00022b 2766      	ADC  R31,R27
00022c 2777      	PUSH R31
00022d d169      	PUSH R30
00022e 01df      	LDD  R30,Y+7
00022f 01cb      	CLR  R31
                +
000230 e0e0     +LDI R30 , LOW ( 0x427C0000 )
000231 e0f0     +LDI R31 , HIGH ( 0x427C0000 )
000232 e76c     +LDI R22 , BYTE3 ( 0x427C0000 )
000233 e472     +LDI R23 , BYTE4 ( 0x427C0000 )
                 	CLR  R22
000234 d1de      	CLR  R23
                +
000235 e0a0     +LDI R26 , LOW ( 0x42A00000 )
000236 e0b0     +LDI R27 , HIGH ( 0x42A00000 )
000237 ea80     +LDI R24 , BYTE3 ( 0x42A00000 )
000238 e492     +LDI R25 , BYTE4 ( 0x42A00000 )
                 	RCALL __CDF1
000239 d18b      	MOVW R26,R30
00023a 91af      	MOVW R24,R22
00023b 91bf      	__GETD1N 0x427C0000
00023c d121      	RCALL __DIVF21
00023d 93ec      	__GETD2N 0x42A00000
                 	RCALL __MULF12
00023e e1a8      	POP  R26
00023f 9f4a      	POP  R27
000240 01f0      	RCALL __CFD1U
                +
000241 54ed     +SUBI R30 , LOW ( - _rgb - ( 16 ) )
000242 4fff     +SBCI R31 , HIGH ( - _rgb - ( 16 ) )
                 	ST   X,R30
000243 01df      ; 0000 005F  rgb[j][2][i] = (float)b/31 * 80;
000244 2fe5      	LDI  R26,LOW(24)
000245 e0f0      	MUL  R20,R26
000246 0fea      	MOVW R30,R0
000247 1ffb      	__ADDW1MN _rgb,16
000248 93ff      	MOVW R26,R30
000249 93ef      	MOV  R30,R21
00024a 81ee      	LDI  R31,0
00024b 27ff      	ADD  R30,R26
00024c 2766      	ADC  R31,R27
00024d 2777      	PUSH R31
00024e d148      	PUSH R30
00024f 01df      	LDD  R30,Y+6
000250 01cb      	CLR  R31
                +
000251 e0e0     +LDI R30 , LOW ( 0x41F80000 )
000252 e0f0     +LDI R31 , HIGH ( 0x41F80000 )
000253 ef68     +LDI R22 , BYTE3 ( 0x41F80000 )
000254 e471     +LDI R23 , BYTE4 ( 0x41F80000 )
                 	CLR  R22
000255 d1bd      	CLR  R23
                +
000256 e0a0     +LDI R26 , LOW ( 0x42A00000 )
000257 e0b0     +LDI R27 , HIGH ( 0x42A00000 )
000258 ea80     +LDI R24 , BYTE3 ( 0x42A00000 )
000259 e492     +LDI R25 , BYTE4 ( 0x42A00000 )
                 	RCALL __CDF1
00025a d16a      	MOVW R26,R30
00025b 91af      	MOVW R24,R22
00025c 91bf      	__GETD1N 0x41F80000
00025d d100      	RCALL __DIVF21
00025e 93ec      	__GETD2N 0x42A00000
                 	RCALL __MULF12
                 	POP  R26
                 	POP  R27
00025f 5f5f      	RCALL __CFD1U
000260 cf6b      	ST   X,R30
                 ; 0000 0060 
                 ; 0000 0061 }
                 _0xA:
000261 5f4f      	SUBI R21,-1
000262 cf63      	RJMP _0xB
                 _0xC:
                 ; 0000 0062 }
000263 d237      _0x7:
000264 962d      	SUBI R20,-1
000265 9508      	RJMP _0x8
                 _0x9:
                 ; 0000 0063 }
                 	RCALL __LOADLOCR6
                 	ADIW R28,13
                 	RET
                 ;void main(void)
000266 e010      ; 0000 0065 {
000267 94f8      _main:
                 ; 0000 0066 unsigned char i=0;
                 ; 0000 0067     #asm("cli")
                 ;	i -> R17
                 	LDI  R17,0
                 	cli
                 ; 0000 0068 // Declare your local variables here
                 ; 0000 0069 
000268 e0e0      ; 0000 006A // Input/Output Ports initialization
000269 bbe8      ; 0000 006B // Port B initialization
                 ; 0000 006C // Func7=In Func6=In Func5=In Func4=In Func3=Out Func2=Out Func1=Out Func0=In
00026a e0ee      ; 0000 006D // State7=T State6=T State5=T State4=T State3=0 State2=0 State1=0 State0=T
00026b bbe7      ; 0000 006E PORTB=0x00;
                 	LDI  R30,LOW(0)
                 	OUT  0x18,R30
                 ; 0000 006F DDRB=0x0E;
                 	LDI  R30,LOW(14)
                 	OUT  0x17,R30
00026c e4e0      ; 0000 0070 
00026d bbe5      ; 0000 0071 // Port C initialization
                 ; 0000 0072 // Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
00026e e0e0      ; 0000 0073 // State6=P State5=T State4=T State3=T State2=T State1=T State0=T
00026f bbe4      ; 0000 0074 PORTC=0x40;
                 	LDI  R30,LOW(64)
                 	OUT  0x15,R30
                 ; 0000 0075 DDRC=0x00;
                 	LDI  R30,LOW(0)
                 	OUT  0x14,R30
000270 bbe2      ; 0000 0076 
                 ; 0000 0077 // Port D initialization
000271 efef      ; 0000 0078 // Func7=Out Func6=Out Func5=Out Func4=Out Func3=Out Func2=Out Func1=Out Func0=Out
000272 bbe1      ; 0000 0079 // State7=0 State6=0 State5=0 State4=0 State3=0 State2=0 State1=0 State0=0
                 ; 0000 007A PORTD=0x00;
                 	OUT  0x12,R30
                 ; 0000 007B DDRD=0xFF;
                 	LDI  R30,LOW(255)
                 	OUT  0x11,R30
                 ; 0000 007C 
                 ; 0000 007D 
                 ; 0000 007E 
000273 e0e3      ; 0000 007F 
000274 bfe3      ; 0000 0080 // Timer/Counter 0 initialization
                 ; 0000 0081 // Clock source: System Clock
000275 e9e6      ; 0000 0082 // Clock value: 250,000 kHz
000276 bfe2      ; 0000 0083 TCCR0=0x03;
                 	LDI  R30,LOW(3)
                 	OUT  0x33,R30
                 ; 0000 0084 TCNT0=150;
                 	LDI  R30,LOW(150)
                 	OUT  0x32,R30
                 ; 0000 0085 
                 ; 0000 0086 // Timer/Counter 1 initialization
                 ; 0000 0087 // Clock source: System Clock
                 ; 0000 0088 // Clock value: 2000,000 kHz
                 ; 0000 0089 // Mode: Fast PWM top=0x00FF
                 ; 0000 008A // OC1A output: Non-Inv.
                 ; 0000 008B // OC1B output: Non-Inv.
                 ; 0000 008C // Noise Canceler: Off
                 ; 0000 008D // Input Capture on Falling Edge
000277 efe1      ; 0000 008E // Timer1 Overflow Interrupt: Off
000278 bdef      ; 0000 008F // Input Capture Interrupt: Off
                 ; 0000 0090 // Compare A Match Interrupt: Off
                 ; 0000 0091 // Compare B Match Interrupt: Off
000279 e0e1      ; 0000 0092 TCCR1A=0xF1;
00027a bdee      	LDI  R30,LOW(241)
                 	OUT  0x2F,R30
00027b e0e0      ; 0000 0093 //TCCR1B=0x09;
00027c bded      ; 0000 0094 TCCR1B=0x01;
                 	LDI  R30,LOW(1)
00027d bdec      	OUT  0x2E,R30
                 ; 0000 0095 TCNT1H=0x00;
00027e bde7      	LDI  R30,LOW(0)
                 	OUT  0x2D,R30
00027f bde6      ; 0000 0096 TCNT1L=0x00;
                 	OUT  0x2C,R30
000280 bdeb      ; 0000 0097 ICR1H=0x00;
                 	OUT  0x27,R30
000281 bdea      ; 0000 0098 ICR1L=0x00;
                 	OUT  0x26,R30
000282 bde9      ; 0000 0099 OCR1AH=0x00;
                 	OUT  0x2B,R30
000283 bde8      ; 0000 009A OCR1AL=0x00;
                 	OUT  0x2A,R30
                 ; 0000 009B OCR1BH=0x00;
                 	OUT  0x29,R30
                 ; 0000 009C OCR1BL=0x00;
                 	OUT  0x28,R30
                 ; 0000 009D 
                 ; 0000 009E // Timer/Counter 2 initialization
000284 bde2      ; 0000 009F // Clock source: System Clock
                 ; 0000 00A0 // Clock value: 2000,000 kHz
                 ; 0000 00A1 // Mode: Fast PWM top=0xFF
000285 e7e1      ; 0000 00A2 // OC2 output: Non-Inverted PWM
000286 bde5      ; 0000 00A3 ASSR=0x00;
                 	OUT  0x22,R30
000287 e0e0      ; 0000 00A4 //TCCR2=0x79;
000288 bde4      ; 0000 00A5  TCCR2=0x71;
                 	LDI  R30,LOW(113)
000289 bde3      	OUT  0x25,R30
                 ; 0000 00A6 TCNT2=0x00;
                 	LDI  R30,LOW(0)
                 	OUT  0x24,R30
                 ; 0000 00A7 OCR2=0x00;
                 	OUT  0x23,R30
00028a bfe5      ; 0000 00A8 
                 ; 0000 00A9 // External Interrupt(s) initialization
                 ; 0000 00AA // INT0: Off
                 ; 0000 00AB // INT1: Off
00028b e4e5      ; 0000 00AC MCUCR=0x00;
00028c bfe9      	OUT  0x35,R30
                 ; 0000 00AD 
                 ; 0000 00AE // Timer(s)/Counter(s) Interrupt(s) initialization
                 ; 0000 00AF TIMSK=0x45;
                 	LDI  R30,LOW(69)
00028d e0e0      	OUT  0x39,R30
00028e b9ea      ; 0000 00B0 
                 ; 0000 00B1 // USART initialization
                 ; 0000 00B2 // USART disabled
                 ; 0000 00B3 UCSRB=0x00;
                 	LDI  R30,LOW(0)
                 	OUT  0xA,R30
00028f e8e0      ; 0000 00B4 
000290 b9e8      ; 0000 00B5 // Analog Comparator initialization
                 ; 0000 00B6 // Analog Comparator: Off
000291 e0e0      ; 0000 00B7 // Analog Comparator Input Capture by Timer/Counter 1: Off
000292 bfe0      ; 0000 00B8 ACSR=0x80;
                 	LDI  R30,LOW(128)
                 	OUT  0x8,R30
                 ; 0000 00B9 SFIOR=0x00;
                 	LDI  R30,LOW(0)
000293 b9e6      	OUT  0x30,R30
                 ; 0000 00BA 
                 ; 0000 00BB // ADC initialization
                 ; 0000 00BC // ADC disabled
                 ; 0000 00BD ADCSRA=0x00;
000294 b9ed      	OUT  0x6,R30
                 ; 0000 00BE 
                 ; 0000 00BF // SPI initialization
                 ; 0000 00C0 // SPI disabled
                 ; 0000 00C1 SPCR=0x00;
000295 bfe6      	OUT  0xD,R30
                 ; 0000 00C2 
                 ; 0000 00C3 // TWI initialization
                 ; 0000 00C4 // TWI disabled
                 ; 0000 00C5 TWCR=0x00;
000296 b7e4      	OUT  0x36,R30
000297 ffe0      ; 0000 00C6 
000298 c053      ; 0000 00C7 // Global enable interrupts
000299 e0e0      ; 0000 00C8 
00029a bfe4      ; 0000 00C9 if ((MCUCSR & 1)) { MCUCSR=0;
                 	IN   R30,0x34
                 	SBRS R30,0
00029b e6e4      	RJMP _0xE
00029c bde3      	LDI  R30,LOW(0)
                 	OUT  0x34,R30
00029d e010      ; 0000 00CA 
                 ; 0000 00CB    OCR2=100;
00029e 3018      	LDI  R30,LOW(100)
00029f f008      	OUT  0x23,R30
0002a0 c00b      ; 0000 00CC  for (i=0; i<8; i++) {  L   =1<<i; delay_ms(100);} OCR2=OCR1A=OCR1B=0;
0002a1 2fe1      	LDI  R17,LOW(0)
0002a2 e0a1      _0x10:
0002a3 d1bc      	CPI  R17,8
0002a4 bbe2      	BRLO PC+2
0002a5 e6e4      	RJMP _0x11
0002a6 e0f0      	MOV  R30,R17
0002a7 93fa      	LDI  R26,LOW(1)
0002a8 93ea      	RCALL __LSLB12
0002a9 d07b      	OUT  0x12,R30
                 	LDI  R30,LOW(100)
0002aa 5f1f      	LDI  R31,HIGH(100)
0002ab cff2      	ST   -Y,R31
                 	ST   -Y,R30
0002ac e0e0      	RCALL _delay_ms
0002ad e0f0      _0xF:
0002ae bdf9      	SUBI R17,-1
0002af bde8      	RJMP _0x10
0002b0 bdfb      _0x11:
0002b1 bdea      	LDI  R30,LOW(0)
0002b2 bde3      	LDI  R31,HIGH(0)
                 	OUT  0x28+1,R31
                 	OUT  0x28,R30
0002b3 e6e4      	OUT  0x2A+1,R31
0002b4 e0f0      	OUT  0x2A,R30
0002b5 bdfb      	OUT  0x23,R30
0002b6 bdea      ; 0000 00CD 
                 ; 0000 00CE   OCR1A=100;
0002b7 e010      	LDI  R30,LOW(100)
                 	LDI  R31,HIGH(100)
0002b8 3018      	OUT  0x2A+1,R31
0002b9 f008      	OUT  0x2A,R30
0002ba c00b      ; 0000 00CF  for (i=0; i<8; i++) {  L   =1<<i;  delay_ms(100); } OCR2=OCR1A=OCR1B=0;
0002bb 2fe1      	LDI  R17,LOW(0)
0002bc e0a1      _0x13:
0002bd d1a2      	CPI  R17,8
0002be bbe2      	BRLO PC+2
0002bf e6e4      	RJMP _0x14
0002c0 e0f0      	MOV  R30,R17
0002c1 93fa      	LDI  R26,LOW(1)
0002c2 93ea      	RCALL __LSLB12
0002c3 d061      	OUT  0x12,R30
                 	LDI  R30,LOW(100)
0002c4 5f1f      	LDI  R31,HIGH(100)
0002c5 cff2      	ST   -Y,R31
                 	ST   -Y,R30
0002c6 e0e0      	RCALL _delay_ms
0002c7 e0f0      _0x12:
0002c8 bdf9      	SUBI R17,-1
0002c9 bde8      	RJMP _0x13
0002ca bdfb      _0x14:
0002cb bdea      	LDI  R30,LOW(0)
0002cc bde3      	LDI  R31,HIGH(0)
                 	OUT  0x28+1,R31
                 	OUT  0x28,R30
0002cd e6e4      	OUT  0x2A+1,R31
0002ce e0f0      	OUT  0x2A,R30
0002cf bdf9      	OUT  0x23,R30
0002d0 bde8      ; 0000 00D0 
                 ; 0000 00D1   OCR1B=100;
0002d1 e010      	LDI  R30,LOW(100)
                 	LDI  R31,HIGH(100)
0002d2 3018      	OUT  0x28+1,R31
0002d3 f008      	OUT  0x28,R30
0002d4 c00b      ; 0000 00D2  for (i=0; i<8; i++) {  L   =1<<i;  delay_ms(100); }   OCR2=OCR1A=OCR1B=0;
0002d5 2fe1      	LDI  R17,LOW(0)
0002d6 e0a1      _0x16:
0002d7 d188      	CPI  R17,8
0002d8 bbe2      	BRLO PC+2
0002d9 e6e4      	RJMP _0x17
0002da e0f0      	MOV  R30,R17
0002db 93fa      	LDI  R26,LOW(1)
0002dc 93ea      	RCALL __LSLB12
0002dd d047      	OUT  0x12,R30
                 	LDI  R30,LOW(100)
0002de 5f1f      	LDI  R31,HIGH(100)
0002df cff2      	ST   -Y,R31
                 	ST   -Y,R30
0002e0 e0e0      	RCALL _delay_ms
0002e1 e0f0      _0x15:
0002e2 bdf9      	SUBI R17,-1
0002e3 bde8      	RJMP _0x16
0002e4 bdfb      _0x17:
0002e5 bdea      	LDI  R30,LOW(0)
0002e6 bde3      	LDI  R31,HIGH(0)
                 	OUT  0x28+1,R31
0002e7 bbe2      	OUT  0x28,R30
                 	OUT  0x2A+1,R31
0002e8 e0a0      	OUT  0x2A,R30
0002e9 e0b0      	OUT  0x23,R30
0002ea d198      ; 0000 00D3   L=0;
                 	OUT  0x12,R30
0002eb dec6      ; 0000 00D4   type=0;
                 	LDI  R26,LOW(_type)
                 	LDI  R27,HIGH(_type)
                 	RCALL __EEPROMWRB
                 ; 0000 00D5 sleep();}
0002ec b7e4      	RCALL _sleep
0002ed ffe1      ; 0000 00D6 
0002ee c01d      ; 0000 00D7 
                 ; 0000 00D8 if ((MCUCSR & 2))
                 _0xE:
0002ef e0a0      	IN   R30,0x34
0002f0 e0b0      	SBRS R30,1
0002f1 d185      	RJMP _0x18
0002f2 30e3      ; 0000 00D9 {
0002f3 f408      ; 0000 00DA type=(type>ALL)?1:(type+1);
0002f4 c002      	LDI  R26,LOW(_type)
0002f5 e0e1      	LDI  R27,HIGH(_type)
0002f6 c005      	RCALL __EEPROMRDB
                 	CPI  R30,LOW(0x3)
0002f7 e0a0      	BRSH PC+2
0002f8 e0b0      	RJMP _0x19
0002f9 d17d      	LDI  R30,LOW(1)
0002fa e0f0      	RJMP _0x1A
0002fb 9631      _0x19:
                 	LDI  R26,LOW(_type)
                 	LDI  R27,HIGH(_type)
0002fc e0a0      	RCALL __EEPROMRDB
0002fd e0b0      	LDI  R31,0
0002fe d184      	ADIW R30,1
                 _0x1A:
0002ff e0e0      _0x1B:
000300 bfe4      	LDI  R26,LOW(_type)
000301 e0a0      	LDI  R27,HIGH(_type)
000302 e0b0      	RCALL __EEPROMWRB
000303 d173      ; 0000 00DB MCUCSR=0; if(type>=ALL) {  type=0; sleep(); }
000304 30e2      	LDI  R30,LOW(0)
000305 f408      	OUT  0x34,R30
000306 c005      	LDI  R26,LOW(_type)
000307 e0a0      	LDI  R27,HIGH(_type)
000308 e0b0      	RCALL __EEPROMRDB
000309 e0e0      	CPI  R30,LOW(0x2)
00030a d178      	BRSH PC+2
00030b dea6      	RJMP _0x1C
                 	LDI  R26,LOW(_type)
                 	LDI  R27,HIGH(_type)
                 	LDI  R30,LOW(0)
                 	RCALL __EEPROMWRB
                 	RCALL _sleep
                 ; 0000 00DC }
                 _0x1C:
00030c e2e6      ; 0000 00DD 
00030d e0f0      ; 0000 00DE 
00030e 93fa      ; 0000 00DF 
00030f 93ea      ; 0000 00E0   conv(pp,sizeof(pp));
000310 e2e0      _0x18:
000311 e0f2      	LDI  R30,LOW(_pp*2)
000312 93fa      	LDI  R31,HIGH(_pp*2)
000313 93ea      	ST   -Y,R31
000314 dea3      	ST   -Y,R30
                 	LDI  R30,LOW(544)
                 	LDI  R31,HIGH(544)
000315 9478      	ST   -Y,R31
                 	ST   -Y,R30
                 	RCALL _conv
000316 cfff      ; 0000 00E1 
                 ; 0000 00E2  #asm("sei")
                 	sei
                 ; 0000 00E3   while(1){     }
                 _0x1D:
                 	RJMP _0x1D
000317 cfff      _0x1F:
                 ; 0000 00E4 
                 	.EQU __sm_powersave=0x30
                 	.EQU __sm_standby=0x60
                 	.EQU __sm_ext_standby=0x70
                 	.EQU __sm_adc_noise_red=0x10
000318 b7e5      	.SET power_ctrl_reg=mcucr
000319 68e0      	#endif
00031a bfe5      
00031b 9508      	.CSEG
                 _sleep_enable:
00031c b7e5         in   r30,power_ctrl_reg
00031d 78ef         sbr  r30,__se_bit
00031e 62e0         out  power_ctrl_reg,r30
00031f bfe5      	RET
000320 b7ef      _powerdown:
000321 9478         in   r30,power_ctrl_reg
000322 9588         cbr  r30,__sm_mask
000323 bfef         sbr  r30,__sm_powerdown
000324 9508         out  power_ctrl_reg,r30
                    in   r30,sreg
                    sei
                    sleep
0000a0              out  sreg,r30
                 	RET
0000a1           
                 	.DSEG
0000a2           _count:
                 	.BYTE 0x1
0000a3           _step:
                 	.BYTE 0x1
                 _sr:
                 	.BYTE 0x1
000000           _rgb:
                 	.BYTE 0x390
                 
                 	.ESEG
                 _type:
                 	.BYTE 0x1
000325 91e9      
000326 91f9      	.CSEG
000327 9630      
000328 f039      	.CSEG
                 _delay_ms:
                +
000329 ef84     +LDI R24 , LOW ( 0x1F4 )
00032a e091     +LDI R25 , HIGH ( 0x1F4 )
                +__DELAY_USW_LOOP :
00032b 9701     +SBIW R24 , 1
00032c f7f1     +BRNE __DELAY_USW_LOOP
                 	ld   r30,y+
00032d 95a8      	ld   r31,y+
00032e 9731      	adiw r30,0
00032f f7c9      	breq __delay_ms1
                 __delay_ms0:
000330 9508      	__DELAY_USW 0x1F4
                 	wdr
                 	sbiw r30,1
000331 2355      	brne __delay_ms0
000332 f442      __delay_ms1:
000333 3850      	ret
000334 f411      
000335 ffe0      __ROUND_REPACK:
000336 c004      	TST  R21
                 	BRPL __REPACK
000337 9631      	CPI  R21,0x80
000338 1f69      	BRNE __ROUND_REPACK0
000339 1f79      	SBRS R30,0
00033a f06b      	RJMP __REPACK
                 __ROUND_REPACK0:
                 	ADIW R30,1
00033b e850      	ADC  R22,R25
00033c 2757      	ADC  R23,R25
00033d f411      	BRVS __REPACK1
00033e 935f      
00033f c073      __REPACK:
                 	LDI  R21,0x80
000340 3f5f      	EOR  R21,R23
000341 f031      	BRNE __REPACK0
000342 0f66      	PUSH R21
000343 0c00      	RJMP __ZERORES
000344 9557      __REPACK0:
000345 9567      	CPI  R21,0xFF
000346 2f75      	BREQ __REPACK1
000347 9508      	LSL  R22
                 	LSL  R0
000348 935f      	ROR  R21
000349 2000      	ROR  R22
00034a f00a      	MOV  R23,R21
00034b c073      	RET
                 __REPACK1:
00034c c06c      	PUSH R21
                 	TST  R0
                 	BRMI __REPACK2
00034d e850      	RJMP __MAXRES
00034e 2e19      __REPACK2:
00034f 2215      	RJMP __MINRES
000350 0f88      
000351 1f99      __UNPACK:
000352 2795      	LDI  R21,0x80
000353 0f55      	MOV  R1,R25
000354 9587      	AND  R1,R21
                 	LSL  R24
                 	ROL  R25
000355 e850      	EOR  R25,R21
000356 2e07      	LSL  R21
000357 2205      	ROR  R24
000358 0f66      
000359 1f77      __UNPACK1:
00035a 2775      	LDI  R21,0x80
00035b 0f55      	MOV  R0,R23
00035c 9567      	AND  R0,R21
00035d 9508      	LSL  R22
                 	ROL  R23
                 	EOR  R23,R21
00035e 9468      	LSL  R21
00035f c001      	ROR  R22
                 	RET
000360 94e8      
                 __CFD1U:
000361 935f      	SET
000362 dff2      	RJMP __CFD1U0
000363 3870      __CFD1:
000364 f018      	CLT
000365 3f7f      __CFD1U0:
000366 f408      	PUSH R21
000367 c04b      	RCALL __UNPACK1
                 	CPI  R23,0x80
000368 e156      	BRLO __CFD10
000369 1b57      	CPI  R23,0xFF
00036a f4aa      	BRCC __CFD10
00036b 9551      	RJMP __ZERORES
00036c 3058      __CFD10:
00036d f40e      	LDI  R21,22
00036e 3059      	SUB  R21,R23
                 	BRPL __CFD11
00036f f030      	NEG  R21
000370 efef      	CPI  R21,8
000371 efff      	BRTC __CFD19
000372 ef6f      	CPI  R21,9
000373 e77f      __CFD19:
000374 f977      	BRLO __CFD17
000375 c01a      	SER  R30
                 	SER  R31
000376 2777      	SER  R22
000377 2355      	LDI  R23,0x7F
000378 f0b9      	BLD  R23,7
                 	RJMP __CFD15
000379 0fee      __CFD17:
00037a 1fff      	CLR  R23
00037b 1f66      	TST  R21
00037c 1f77      	BREQ __CFD15
00037d 955a      __CFD18:
00037e f7d1      	LSL  R30
00037f c010      	ROL  R31
                 	ROL  R22
000380 2777      	ROL  R23
                 	DEC  R21
000381 3058      	BRNE __CFD18
000382 f028      	RJMP __CFD15
000383 2fef      __CFD11:
000384 2ff6      	CLR  R23
000385 2f67      __CFD12:
000386 5058      	CPI  R21,8
000387 cff9      	BRLO __CFD13
                 	MOV  R30,R31
000388 2355      	MOV  R31,R22
000389 f031      	MOV  R22,R23
                 	SUBI R21,8
00038a 9576      	RJMP __CFD12
00038b 9567      __CFD13:
00038c 95f7      	TST  R21
00038d 95e7      	BREQ __CFD15
00038e 955a      __CFD14:
00038f f7d1      	LSR  R23
                 	ROR  R22
000390 2000      	ROR  R31
000391 f40a      	ROR  R30
000392 d0c5      	DEC  R21
                 	BRNE __CFD14
000393 915f      __CFD15:
000394 9508      	TST  R0
                 	BRPL __CFD16
                 	RCALL __ANEGD1
000395 9468      __CFD16:
000396 c001      	POP  R21
                 	RET
000397 94e8      
                 __CDF1U:
000398 9730      	SET
000399 4060      	RJMP __CDF1U0
00039a 4070      __CDF1:
00039b f0b1      	CLT
00039c 2400      __CDF1U0:
00039d f026      	SBIW R30,0
00039e 2377      	SBCI R22,0
00039f f412      	SBCI R23,0
0003a0 9400      	BREQ __CDF10
0003a1 d0b6      	CLR  R0
                 	BRTS __CDF11
0003a2 2e17      	TST  R23
0003a3 e17e      	BRPL __CDF11
0003a4 2011      	COM  R0
                 	RCALL __ANEGD1
0003a5 f032      __CDF11:
0003a6 957a      	MOV  R1,R23
0003a7 0fee      	LDI  R23,30
0003a8 1fff      	TST  R1
0003a9 1f66      __CDF12:
0003aa 1c11      	BRMI __CDF13
0003ab cff9      	DEC  R23
                 	LSL  R30
0003ac 2fef      	ROL  R31
0003ad 2ff6      	ROL  R22
0003ae 2d61      	ROL  R1
0003af 935f      	RJMP __CDF12
0003b0 df8a      __CDF13:
0003b1 915f      	MOV  R30,R31
                 	MOV  R31,R22
0003b2 9508      	MOV  R22,R1
                 	PUSH R21
                 	RCALL __REPACK
0003b3 27ee      	POP  R21
0003b4 27ff      __CDF10:
0003b5 2766      	RET
0003b6 2777      
0003b7 915f      __ZERORES:
0003b8 9508      	CLR  R30
                 	CLR  R31
                 	CLR  R22
0003b9 efef      	CLR  R23
0003ba efff      	POP  R21
0003bb e76f      	RET
0003bc ef7f      
0003bd 915f      __MINRES:
0003be 9508      	SER  R30
                 	SER  R31
                 	LDI  R22,0x7F
0003bf efef      	SER  R23
0003c0 efff      	POP  R21
0003c1 e76f      	RET
0003c2 e77f      
0003c3 915f      __MAXRES:
0003c4 9508      	SER  R30
                 	SER  R31
                 	LDI  R22,0x7F
0003c5 935f      	LDI  R23,0x7F
0003c6 df86      	POP  R21
0003c7 3870      	RET
0003c8 f351      
0003c9 3890      __MULF12:
0003ca f341      	PUSH R21
0003cb 2401      	RCALL __UNPACK
0003cc 9408      	CPI  R23,0x80
0003cd 1f79      	BREQ __ZERORES
0003ce f423      	CPI  R25,0x80
0003cf f31c      	BREQ __ZERORES
                 	EOR  R0,R1
0003d0 2000      	SEC
0003d1 f33a      	ADC  R23,R25
0003d2 cfec      	BRVC __MULF124
                 	BRLT __ZERORES
0003d3 920f      __MULF125:
0003d4 931f      	TST  R0
0003d5 932f      	BRMI __MINRES
0003d6 933f      	RJMP __MAXRES
0003d7 934f      __MULF124:
0003d8 2711      	PUSH R0
0003d9 2722      	PUSH R17
0003da 2799      	PUSH R18
0003db 9f68      	PUSH R19
0003dc 01a0      	PUSH R20
0003dd 9f8f      	CLR  R17
0003de 2d30      	CLR  R18
0003df 0d41      	CLR  R25
0003e0 1f59      	MUL  R22,R24
0003e1 9f6b      	MOVW R20,R0
0003e2 0d30      	MUL  R24,R31
0003e3 1d41      	MOV  R19,R0
0003e4 1f59      	ADD  R20,R1
0003e5 9f8e      	ADC  R21,R25
0003e6 d027      	MUL  R22,R27
0003e7 9fbf      	ADD  R19,R0
0003e8 d025      	ADC  R20,R1
0003e9 9f6a      	ADC  R21,R25
0003ea d023      	MUL  R24,R30
0003eb 9fbe      	RCALL __MULF126
0003ec d01d      	MUL  R27,R31
0003ed 9faf      	RCALL __MULF126
0003ee d01b      	MUL  R22,R26
0003ef 9fae      	RCALL __MULF126
0003f0 0d11      	MUL  R27,R30
0003f1 1f29      	RCALL __MULF127
0003f2 1f39      	MUL  R26,R31
0003f3 1f49      	RCALL __MULF127
0003f4 1f59      	MUL  R26,R30
0003f5 2fe3      	ADD  R17,R1
0003f6 2ff4      	ADC  R18,R25
0003f7 2f65      	ADC  R19,R25
0003f8 2f52      	ADC  R20,R25
0003f9 914f      	ADC  R21,R25
0003fa 913f      	MOV  R30,R19
0003fb 912f      	MOV  R31,R20
0003fc 911f      	MOV  R22,R21
0003fd 900f      	MOV  R21,R18
0003fe 2366      	POP  R20
0003ff f02a      	POP  R19
000400 0f55      	POP  R18
000401 1fee      	POP  R17
000402 1fff      	POP  R0
000403 1f66      	TST  R22
000404 c002      	BRMI __MULF122
                 	LSL  R21
000405 9573      	ROL  R30
000406 f24b      	ROL  R31
                 	ROL  R22
000407 df29      	RJMP __MULF123
000408 915f      __MULF122:
000409 9508      	INC  R23
                 	BRVS __MULF125
                 __MULF123:
00040a 0d10      	RCALL __ROUND_REPACK
00040b 1d21      	POP  R21
00040c 1f39      	RET
00040d c002      
                 __MULF127:
00040e 0d20      	ADD  R17,R0
00040f 1d31      	ADC  R18,R1
                 	ADC  R19,R25
000410 1f49      	RJMP __MULF128
000411 1f59      __MULF126:
000412 9508      	ADD  R18,R0
                 	ADC  R19,R1
                 __MULF128:
000413 935f      	ADC  R20,R25
000414 df38      	ADC  R21,R25
000415 3870      	RET
000416 f421      
000417 2011      __DIVF21:
                 	PUSH R21
000418 f40a      	RCALL __UNPACK
000419 cf9f      	CPI  R23,0x80
                 	BRNE __DIVF210
00041a cfa4      	TST  R1
                 __DIVF211:
00041b 3890      	BRPL __DIVF219
00041c f409      	RJMP __MINRES
                 __DIVF219:
00041d cf95      	RJMP __MAXRES
                 __DIVF210:
00041e 2401      	CPI  R25,0x80
00041f 9408      	BRNE __DIVF218
000420 0b97      __DIVF217:
000421 f41b      	RJMP __ZERORES
000422 f3d4      __DIVF218:
000423 2000      	EOR  R0,R1
000424 cff3      	SEC
                 	SBC  R25,R23
000425 2f79      	BRVC __DIVF216
000426 931f      	BRLT __DIVF217
000427 932f      	TST  R0
000428 933f      	RJMP __DIVF211
000429 934f      __DIVF216:
00042a 2411      	MOV  R23,R25
00042b 2711      	PUSH R17
00042c 2722      	PUSH R18
00042d 2733      	PUSH R19
00042e 2744      	PUSH R20
00042f 2755      	CLR  R1
000430 e290      	CLR  R17
                 	CLR  R18
000431 17ae      	CLR  R19
000432 07bf      	CLR  R20
000433 0786      	CLR  R21
000434 0741      	LDI  R25,32
000435 f030      __DIVF212:
000436 1bae      	CP   R26,R30
000437 0bbf      	CPC  R27,R31
000438 0b86      	CPC  R24,R22
000439 0b41      	CPC  R20,R17
00043a 9408      	BRLO __DIVF213
00043b c001      	SUB  R26,R30
                 	SBC  R27,R31
00043c 9488      	SBC  R24,R22
                 	SBC  R20,R17
00043d 1f55      	SEC
00043e 1f22      	RJMP __DIVF214
00043f 1f33      __DIVF213:
000440 1c11      	CLC
000441 1faa      __DIVF214:
000442 1fbb      	ROL  R21
000443 1f88      	ROL  R18
000444 1f44      	ROL  R19
000445 959a      	ROL  R1
000446 f751      	ROL  R26
000447 01f9      	ROL  R27
000448 2d61      	ROL  R24
000449 914f      	ROL  R20
00044a 913f      	DEC  R25
00044b 912f      	BRNE __DIVF212
00044c 911f      	MOVW R30,R18
00044d 2366      	MOV  R22,R1
00044e f032      	POP  R20
00044f 0f55      	POP  R19
000450 1fee      	POP  R18
000451 1fff      	POP  R17
000452 1f66      	TST  R22
000453 957a      	BRMI __DIVF215
000454 f243      	LSL  R21
                 	ROL  R30
000455 dedb      	ROL  R31
000456 915f      	ROL  R22
000457 9508      	DEC  R23
                 	BRVS __DIVF217
                 __DIVF215:
000458 95f0      	RCALL __ROUND_REPACK
000459 9560      	POP  R21
00045a 9570      	RET
00045b 95e1      
00045c 4fff      __ANEGD1:
00045d 4f6f      	COM  R31
00045e 4f7f      	COM  R22
00045f 9508      	COM  R23
                 	NEG  R30
                 	SBCI R31,-1
000460 23ee      	SBCI R22,-1
000461 2e0e      	SBCI R23,-1
000462 2fea      	RET
000463 f019      
                 __LSLB12:
000464 0fee      	TST  R30
000465 940a      	MOV  R0,R30
000466 f7e9      	MOV  R30,R26
                 	BREQ __LSLB12R
000467 9508      __LSLB12L:
                 	LSL  R30
                 	DEC  R0
000468 95f6      	BRNE __LSLB12L
000469 95e7      __LSLB12R:
                 	RET
00046a 95f6      
00046b 95e7      __LSRW4:
                 	LSR  R31
00046c 95f6      	ROR  R30
00046d 95e7      __LSRW3:
00046e 95f6      	LSR  R31
00046f 95e7      	ROR  R30
000470 9508      __LSRW2:
                 	LSR  R31
                 	ROR  R30
000471 2ffe      	LSR  R31
000472 0fff      	ROR  R30
000473 0bff      	RET
000474 2f6f      
000475 2f7f      __CBD1:
000476 9508      	MOV  R31,R30
                 	ADD  R31,R31
                 	SBC  R31,R31
000477 99e1      	MOV  R22,R31
000478 cffe      	MOV  R23,R31
000479 93ff      	RET
00047a b7ff      
00047b 94f8      __EEPROMRDB:
00047c bbae      	SBIC EECR,EEWE
00047d bbbf      	RJMP __EEPROMRDB
00047e 9ae0      	PUSH R31
00047f b3ed      	IN   R31,SREG
000480 bfff      	CLI
000481 91ff      	OUT  EEARL,R26
000482 9508      	OUT  EEARH,R27
                 	SBI  EECR,EERE
                 	IN   R30,EEDR
000483 9be1      	OUT  SREG,R31
000484 c002      	POP  R31
000485 95a8      	RET
000486 cffc      
                 __EEPROMWRB:
000487 b79f      	SBIS EECR,EEWE
000488 94f8      	RJMP __EEPROMWRB1
000489 bbae      	WDR
00048a bbbf      	RJMP __EEPROMWRB
00048b 9ae0      __EEPROMWRB1:
00048c b38d      	IN   R25,SREG
00048d 17e8      	CLI
00048e f019      	OUT  EEARL,R26
00048f bbed      	OUT  EEARH,R27
000490 9ae2      	SBI  EECR,EERE
000491 9ae1      	IN   R24,EEDR
                 	CP   R30,R24
000492 bf9f      	BREQ __EEPROMWRB0
000493 9508      	OUT  EEDR,R30
                 	SBI  EECR,EEMWE
                 	SBI  EECR,EEWE
000494 935a      __EEPROMWRB0:
                 	OUT  SREG,R25
000495 934a      	RET
                 
000496 933a      __SAVELOCR6:
                 	ST   -Y,R21
000497 932a      __SAVELOCR5:
                 	ST   -Y,R20
000498 931a      __SAVELOCR4:
000499 930a      	ST   -Y,R19
00049a 9508      __SAVELOCR3:
                 	ST   -Y,R18
                 __SAVELOCR2:
00049b 815d      	ST   -Y,R17
                 	ST   -Y,R16
00049c 814c      	RET
                 
00049d 813b      __LOADLOCR6:
                 	LDD  R21,Y+5
00049e 812a      __LOADLOCR5:
                 	LDD  R20,Y+4
00049f 8119      __LOADLOCR4:
0004a0 8108      	LDD  R19,Y+3
0004a1 9508      __LOADLOCR3:
                 	LDD  R18,Y+2
                 __LOADLOCR2:
                 	LDD  R17,Y+1


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega8 register use summary:
r0 :  30 r1 :  21 r2 :   0 r3 :   0 r4 :   0 r5 :   0 r6 :   0 r7 :   0 
r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 r13:   0 r14:   0 r15:   0 
r16:   9 r17:  30 r18:  18 r19:  14 r20:  22 r21:  57 r22:  40 r23:  40 
r24:  22 r25:  29 r26:  65 r27:  32 r28:   3 r29:   1 r30: 267 r31: 113 
x  :   8 y  :  61 z  :   2 
Registers used: 21 out of 35 (60.0%)

ATmega8 instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :  23 add   :  14 
adiw  :   5 and   :   2 andi  :   5 asr   :   0 bclr  :   0 bld   :   1 
brbc  :   0 brbs  :   0 brcc  :   1 brcs  :   0 break :   0 breq  :   9 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   8 
brlt  :   2 brmi  :   5 brne  :  12 brpl  :   5 brsh  :   6 brtc  :   1 
brts  :   1 brvc  :   2 brvs  :   3 bset  :   0 bst   :   0 cbi   :   0 
cbr   :   1 clc   :   1 clh   :   0 cli   :   6 cln   :   0 clr   :  28 
cls   :   0 clt   :   2 clv   :   0 clz   :   0 com   :   4 cp    :   5 
cpc   :   4 cpi   :  18 cpse  :   0 dec   :   7 des   :   0 eor   :   5 
fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 in    :  11 
inc   :   1 ld    :  17 ldd   :  14 ldi   : 137 lds   :  12 lpm   :   4 
lsl   :  11 lsr   :   6 mov   :  31 movw  :  25 mul   :  15 muls  :   0 
mulsu :   0 neg   :   2 nop   :   0 or    :   2 ori   :   0 out   :  84 
pop   :  23 push  :  22 rcall :  48 ret   :  23 reti  :   3 rjmp  :  63 
rol   :  22 ror   :  12 sbc   :   5 sbci  :  13 sbi   :   4 sbic  :   1 
sbis  :   1 sbiw  :   5 sbr   :   2 sbrc  :   0 sbrs  :   3 sec   :   3 
seh   :   0 sei   :   3 sen   :   0 ser   :   8 ses   :   0 set   :   2 
sev   :   0 sez   :   0 sleep :   1 spm   :   0 st    :  33 std   :   5 
sts   :   4 sub   :   2 subi  :  16 swap  :   0 tst   :  13 wdr   :   2 

Instructions used: 72 out of 114 (63.2%)

ATmega8 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000944   1828    544   2372    8192  29.0%
[.dseg] 0x000060 0x000433      0    915    915    1119  81.8%
[.eseg] 0x000000 0x000001      0      1      1     512   0.2%

Assembly complete, 0 errors, 0 warnings
