<!DOCTYPE html><html lang="zh-cmn-Hans" prefix="og: http://ogp.me/ns#" class="han-init"><head><meta charset="utf-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=1" /><title>译 - 使用 iStyle 格式化 Verilog 代码 &mdash; 林间</title><link rel="stylesheet" href="https://inforest.site/assets/vendor/primer-css/css/primer.css"><link rel="stylesheet" href="https://inforest.site/assets/vendor/primer-markdown/dist/user-content.min.css"><link rel="stylesheet" href="https://inforest.site/assets/css/components/collection.css"><link rel="stylesheet" href="https://inforest.site/assets/css/components/repo-card.css"><link rel="stylesheet" href="https://inforest.site/assets/css/sections/repo-list.css"><link rel="stylesheet" href="https://inforest.site/assets/css/components/boxed-group.css"><link rel="stylesheet" href="https://inforest.site/assets/css/globals/common.css"><link rel="stylesheet" href="https://inforest.site/assets/css/globals/responsive.css"><link rel="stylesheet" href="https://inforest.site/assets/css/posts/index.css"><link rel="stylesheet" href="https://inforest.site/assets/vendor/octicons/octicons/octicons.css"><link rel="canonical" href="https://inforest.site/20190809-translate-use-istyle-to-format-verilog-code/"><link rel="alternate" type="application/atom+xml" title="林间" href="https://inforest.site/feed.xml"><link rel="shortcut icon" href="https://inforest.site/favicon.ico"><meta property="og:title" content="译 - 使用 iStyle 格式化 Verilog 代码"><meta name="keywords" content="verilog, iStyle, 格式化代码"><meta name="og:keywords" content="verilog, iStyle, 格式化代码"><meta name="description" content=" 原文：Verilog でコード整形"><meta name="og:description" content=" 原文：Verilog でコード整形"><meta property="og:url" content="https://inforest.site/20190809-translate-use-istyle-to-format-verilog-code/"><meta property="og:site_name" content="林间"><meta property="og:type" content="article"><meta property="og:locale" content="zh_CN" /><meta property="article:published_time" content="2019-08-09"> <script src="https://inforest.site/assets/vendor/jquery/dist/jquery.min.js"></script> <script src="https://inforest.site/assets/js/jquery-ui.js"></script> <script src="https://inforest.site/assets/js/main.js"></script></head><body class="" data-mz=""><header class="site-header"><div class="container"><h1><a href="https://inforest.site/" title="林间"><span class="octicon octicon-mark-github"></span> 林间</a></h1><button class="collapsed mobile-visible" type="button" onclick="toggleMenu();"> <span class="icon-bar"></span> <span class="icon-bar"></span> <span class="icon-bar"></span> </button><nav class="site-header-nav" role="navigation"> <a href="https://inforest.site/" class=" site-header-nav-item" target="" title="首页">首页</a> <a href="https://inforest.site/ja_page/" class=" site-header-nav-item" target="" title="日语">日语</a> <a href="https://inforest.site/categories/" class=" site-header-nav-item" target="" title="分类">分类</a> <a href="https://inforest.site/archives/" class=" site-header-nav-item" target="" title="归档">归档</a> <a href="https://inforest.site/open-source/" class=" site-header-nav-item" target="" title="开源">开源</a> <a href="https://inforest.site/links/" class=" site-header-nav-item" target="" title="链接">链接</a> <a href="https://inforest.site/about/" class=" site-header-nav-item" target="" title="关于">关于</a></nav></div></header><section class="collection-head small geopattern" data-pattern-id="译 - 使用 iStyle 格"><div class="container"><div class="columns"><div class="column three-fourths"><div class="collecleon-title"><h1 class="collection-header">译 - 使用 iStyle 格式化 Verilog 代码</h1><div class="collection-info"> <span class="meta-info"> <span class="octicon octicon-calendar"></span> 2019/08/09 </span> <span class="meta-info"> <span class="octicon octicon-file-directory"></span> <a href="https://inforest.site/categories/#verilog" title="verilog">verilog</a> </span> <span class="meta-info"> <span class="octicon octicon-clock"></span> 共 1320 字，约 4 分钟 </span></div></div></div><div class="column one-fourths mobile-hidden"><div class="collection-title"></div></div></div></div></section><section class="container content"><div class="columns"><div class="column three-fourths"><article class="article-content markdown-body"><blockquote><p>原文：<a href="https://qiita.com/kkumt93/items/70766645c07c298d19c3">Verilog でコード整形</a></p></blockquote><h1 id="安装">安装</h1><p>iStyle 可以从 GitHub 上 clone、make 自行编译出可执行文件，也可以直接下载已编译好的可执行文件。这里都给出来。</p><p><strong>Github</strong></p><p>https://github.com/thomasrussellmurphy/istyle-verilog-formatter</p><p><strong>可执行文件</strong></p><p>https://github.com/0qinghao/istyle-verilog-formatter/releases/tag/v1.21_x86_64</p><h1 id="格式化选项">格式化选项</h1><p>以下是一些格式化时常用的选项及效果示例。</p><p><strong>待格式化代码</strong></p><div class="language-verilog highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="kt">reg</span> <span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">cnt</span><span class="p">;</span>
<span class="k">always</span> <span class="o">@</span><span class="p">(</span><span class="kt">posedge</span> <span class="n">clk</span> <span class="kt">or</span> <span class="kt">posedge</span> <span class="n">rst</span><span class="p">)</span> <span class="k">begin</span>
<span class="k">if</span><span class="p">(</span><span class="n">rst</span><span class="p">)</span> <span class="k">begin</span>
<span class="n">cnt</span><span class="o">&lt;=</span><span class="mh">4'h0</span><span class="p">;</span>
<span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
<span class="n">cnt</span><span class="o">&lt;=</span><span class="n">cnt</span><span class="o">+</span><span class="mh">4'h1</span><span class="p">;</span>
<span class="k">end</span>
<span class="k">end</span>
</code></pre></div></div><h2 id="--style">--style</h2><p><strong>ANSI style</strong></p><div class="language-plaintext highlighter-rouge"><div class="highlight"><pre class="highlight"><code>./iStyle --style=ansi test.v
</code></pre></div></div><div class="language-verilog highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="kt">reg</span> <span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">cnt</span><span class="p">;</span>
<span class="k">always</span> <span class="o">@</span><span class="p">(</span><span class="kt">posedge</span> <span class="n">clk</span> <span class="kt">or</span> <span class="kt">posedge</span> <span class="n">rst</span><span class="p">)</span>
<span class="k">begin</span>
    <span class="k">if</span><span class="p">(</span><span class="n">rst</span><span class="p">)</span>
    <span class="k">begin</span>
        <span class="n">cnt</span><span class="o">&lt;=</span><span class="mh">4'h0</span><span class="p">;</span>
    <span class="k">end</span>
    <span class="k">else</span>
    <span class="k">begin</span>
        <span class="n">cnt</span><span class="o">&lt;=</span><span class="n">cnt</span><span class="o">+</span><span class="mh">4'h1</span><span class="p">;</span>
    <span class="k">end</span>
<span class="k">end</span>
</code></pre></div></div><hr /><p><strong>Kernighan&amp;Ritchie style</strong></p><div class="language-plaintext highlighter-rouge"><div class="highlight"><pre class="highlight"><code>./iStyle --style=kr test.v
</code></pre></div></div><div class="language-verilog highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="kt">reg</span> <span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">cnt</span><span class="p">;</span>
<span class="k">always</span> <span class="o">@</span><span class="p">(</span><span class="kt">posedge</span> <span class="n">clk</span> <span class="kt">or</span> <span class="kt">posedge</span> <span class="n">rst</span><span class="p">)</span> <span class="k">begin</span>
    <span class="k">if</span><span class="p">(</span><span class="n">rst</span><span class="p">)</span> <span class="k">begin</span>
        <span class="n">cnt</span><span class="o">&lt;=</span><span class="mh">4'h0</span><span class="p">;</span>
    <span class="k">end</span>
    <span class="k">else</span> <span class="k">begin</span>
        <span class="n">cnt</span><span class="o">&lt;=</span><span class="n">cnt</span><span class="o">+</span><span class="mh">4'h1</span><span class="p">;</span>
    <span class="k">end</span>
<span class="k">end</span>
</code></pre></div></div><hr /><p><strong>GNU style</strong></p><div class="language-plaintext highlighter-rouge"><div class="highlight"><pre class="highlight"><code>./iStyle --style=gnu test.v
</code></pre></div></div><div class="language-verilog highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="kt">reg</span> <span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">cnt</span><span class="p">;</span>
<span class="k">always</span> <span class="o">@</span><span class="p">(</span><span class="kt">posedge</span> <span class="n">clk</span> <span class="kt">or</span> <span class="kt">posedge</span> <span class="n">rst</span><span class="p">)</span>
  <span class="k">begin</span>
    <span class="k">if</span><span class="p">(</span><span class="n">rst</span><span class="p">)</span>
      <span class="k">begin</span>
        <span class="n">cnt</span><span class="o">&lt;=</span><span class="mh">4'h0</span><span class="p">;</span>
      <span class="k">end</span>
    <span class="k">else</span>
      <span class="k">begin</span>
        <span class="n">cnt</span><span class="o">&lt;=</span><span class="n">cnt</span><span class="o">+</span><span class="mh">4'h1</span><span class="p">;</span>
      <span class="k">end</span>
  <span class="k">end</span>
</code></pre></div></div><h2 id="-s">-s</h2><div class="language-plaintext highlighter-rouge"><div class="highlight"><pre class="highlight"><code>./iStyle -s2 test.v
</code></pre></div></div><p>该选项指定缩进时的空格数量，-s2 表示每次缩进使用 2 个空格（如果是 - s4 则表示每次用 4 个空格缩进）。</p><div class="language-verilog highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="kt">reg</span> <span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">cnt</span><span class="p">;</span>
<span class="k">always</span> <span class="o">@</span><span class="p">(</span><span class="kt">posedge</span> <span class="n">clk</span> <span class="kt">or</span> <span class="kt">posedge</span> <span class="n">rst</span><span class="p">)</span> <span class="k">begin</span>
  <span class="k">if</span><span class="p">(</span><span class="n">rst</span><span class="p">)</span> <span class="k">begin</span>
    <span class="n">cnt</span><span class="o">&lt;=</span><span class="mh">4'h0</span><span class="p">;</span>
  <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
    <span class="n">cnt</span><span class="o">&lt;=</span><span class="n">cnt</span><span class="o">+</span><span class="mh">4'h1</span><span class="p">;</span>
  <span class="k">end</span>
<span class="k">end</span>
</code></pre></div></div><h2 id="-p">-p</h2><p>-p 选项指定在运算符两侧插入空格。</p><div class="language-verilog highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="kt">reg</span> <span class="p">[</span><span class="mi">3</span><span class="o">:</span> <span class="mi">0</span><span class="p">]</span> <span class="n">cnt</span><span class="p">;</span>
<span class="k">always</span> <span class="o">@</span><span class="p">(</span><span class="kt">posedge</span> <span class="n">clk</span> <span class="kt">or</span> <span class="kt">posedge</span> <span class="n">rst</span><span class="p">)</span> <span class="k">begin</span>
    <span class="k">if</span> <span class="p">(</span><span class="n">rst</span><span class="p">)</span>
    <span class="k">begin</span>
        <span class="n">cnt</span> <span class="o">&lt;=</span> <span class="mh">4'h0</span><span class="p">;</span>
    <span class="k">end</span> <span class="k">else</span>
    <span class="k">begin</span>
        <span class="n">cnt</span> <span class="o">&lt;=</span> <span class="n">cnt</span> <span class="o">+</span> <span class="mh">4'h1</span><span class="p">;</span>
    <span class="k">end</span>
<span class="k">end</span>
</code></pre></div></div><h2 id="-p-1">-P</h2><p>-P 选项指定在运算符和括号周围插入空格。</p><div class="language-verilog highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="kt">reg</span> <span class="p">[</span><span class="mi">3</span><span class="o">:</span> <span class="mi">0</span><span class="p">]</span> <span class="n">cnt</span><span class="p">;</span>
<span class="k">always</span> <span class="o">@</span><span class="p">(</span><span class="kt">posedge</span> <span class="n">clk</span> <span class="kt">or</span> <span class="kt">posedge</span> <span class="n">rst</span><span class="p">)</span> <span class="k">begin</span>
    <span class="k">if</span> <span class="p">(</span><span class="n">rst</span><span class="p">)</span>
    <span class="k">begin</span>
        <span class="n">cnt</span> <span class="o">&lt;=</span> <span class="mh">4'h0</span><span class="p">;</span>
    <span class="k">end</span> <span class="k">else</span>
    <span class="k">begin</span>
        <span class="n">cnt</span> <span class="o">&lt;=</span> <span class="n">cnt</span> <span class="o">+</span> <span class="mh">4'h1</span><span class="p">;</span>
    <span class="k">end</span>
<span class="k">end</span>
</code></pre></div></div><h1 id="小结">小结</h1><p>虽然文中没有写，<strong>module</strong> 声明的缩进感觉并不是很好。verilog 有各种各样的代码风格，因此有一个强大的格式化程序是很有用的。</p><div style="margin-top:2em;padding:0 1.5em;border:1px solid #d3d3d3;background-color:#deebf7"><h3>文档信息</h3><ul><li>本文作者：<a href="https://inforest.site" target="_blank">Qinghao Lin</a></li><li>本文链接：<a href="https://inforest.site/20190809-translate-use-istyle-to-format-verilog-code/" target="_blank">https://inforest.site/20190809-translate-use-istyle-to-format-verilog-code/</a></li><li>采用<a href="http://creativecommons.org/licenses/by-nc-nd/4.0/deed.zh" target="_blank">《署名-非商业性使用-禁止演绎 4.0 国际》许可协议</a></li></ul></div></article><div class="share"></div><div class="comment"><div id="gitalk-container"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/gitalk@1/dist/gitalk.css"> <script src="https://cdn.jsdelivr.net/npm/gitalk@1/dist/gitalk.min.js"></script> <script> var gitalk = new Gitalk({ id: '/20190809-translate-use-istyle-to-format-verilog-c', clientID: 'e446cf272d9a27304205', clientSecret: '89376ee73d0c736dac4a0d14c6db0570ef3c001c', repo: 'blog-comments', owner: '0qinghao', admin: ['0qinghao'], labels: ['gitment'], perPage: 50, }); gitalk.render('gitalk-container'); </script></div></div><div class="column one-fourth"><h3>Search</h3><div id="site_search"> <input style="width:96%" type="text" id="search_box" placeholder="Search"></div><ul id="search_results" style="font-size:14px;list-style-type:none;padding-top:10px;padding-left:10px;"></ul><script src="https://inforest.site/assets/js/simple-jekyll-search.min.js"></script> <script type="text/javascript"> SimpleJekyllSearch({ searchInput: document.getElementById('search_box'), resultsContainer: document.getElementById('search_results'), json: 'https://inforest.site/assets/search_data.json', searchResultTemplate: '<li><a href="{url}" title="{desc}">{title}</a></li>', noResultsText: 'No results found', limit: 30, fuzzy: false, exclude: ['Welcome'] }) </script><h3 class="post-directory-title mobile-hidden">Table of Contents</h3><div id="post-directory-module" class="mobile-hidden"><section class="post-directory"><dl></dl></section></div><script src="https://inforest.site/assets/js/jquery.toc.js"></script></div></div></section><footer class="container"><div class="site-footer" role="contentinfo"><div class="copyright left mobile-block"> © 2020 <span title="Qinghao Lin">Qinghao Lin</span> <a href="javascript:window.scrollTo(0,0)" class="right mobile-visible">TOP</a></div><ul class="site-footer-links right mobile-hidden"><li> <a href="javascript:window.scrollTo(0,0)">TOP</a></li></ul><a href="https://github.com/0qinghao/0qinghao.github.io" target="_blank" aria-label="view source code"> <span class="mega-octicon octicon-mark-github" title="GitHub"></span> </a><ul class="site-footer-links mobile-hidden"><li> <a href="https://inforest.site/" title="首页" target="">首页</a></li><li> <a href="https://inforest.site/ja_page/" title="日语" target="">日语</a></li><li> <a href="https://inforest.site/categories/" title="分类" target="">分类</a></li><li> <a href="https://inforest.site/archives/" title="归档" target="">归档</a></li><li> <a href="https://inforest.site/open-source/" title="开源" target="">开源</a></li><li> <a href="https://inforest.site/links/" title="链接" target="">链接</a></li><li> <a href="https://inforest.site/about/" title="关于" target="">关于</a></li></ul><script async src="https://inforest.site/assets/vendor/busuanzi/2.3/busuanzi.pure.mini.js"></script><div class="mobile-hidden" style="margin-top:8px"> <span id="busuanzi_container_site_pv" style="display:none"> 本站访问量<span id="busuanzi_value_site_pv"></span>次 </span> <span id="busuanzi_container_site_uv" style="display:none"> / 本站访客数<span id="busuanzi_value_site_uv"></span>人 </span> <span id="busuanzi_container_page_pv" style="display:none"> / 本页访问量<span id="busuanzi_value_page_pv"></span>次 / 统计始于2020-06-16 </span></div></div></footer><div class="tools-wrapper"> <a class="gotop" href="#" title="回到顶部"><span class="octicon octicon-arrow-up"></span></a></div><script src="https://inforest.site/assets/js/geopattern.js"></script> <script> jQuery(document).ready(function ($) { $('.geopattern').each(function () { $(this).geopattern($(this).data('pattern-id')); }); /* hljs.initHighlightingOnLoad(); */ }); </script></body></html>
