# APB Simulation Project

This is my first GitHub project â€” a complete APB protocol simulation using SystemVerilog and QuestaSim 
with help of ubuntu(linux).

## ğŸ”§ Features
- APB interface (`apb_interface.sv`)
- DUT and environment setup
- Configurable testbench
- Waveform viewer integration
- Makefile-style automation

## project structure
apb_linux/ â”œâ”€â”€ apb_interface.sv â”œâ”€â”€ apb_config_db.sv â”œâ”€â”€ apb_bfm.sv â”œâ”€â”€ apb_dut.sv â”œâ”€â”€ apb_mon.sv â”œâ”€â”€ apb_tx.sv â”œâ”€â”€ apb_gen.sv â”œâ”€â”€ apb_scb.sv â”œâ”€â”€ apb_env.sv â”œâ”€â”€ apb_test.sv â”œâ”€â”€ apb_tb_top.sv â”œâ”€â”€ top.svh â”œâ”€â”€ Makefile.sh â”œâ”€â”€ waveform.do (optional) â””â”€â”€ README.md


## ğŸš€ How to Run the Simulation 

1. Open your terminal in the project folder:
   ```bash
   cd /mnt/c/MasterVlsi/apb/apb_sir/apb_linux
   type : 
         source  Makefile.sh


## ğŸ“Š Waveform Setup 

Includes automatic signal grouping and color-coded interface signals.

 To customize waveform layout, edit `waveform.do`.


ğŸ› ï¸ Tools Used- SystemVerilog for design and verification

- QuestaSim 10.4e for simulation
- WSL (Ubuntu) for Linux-based scripting
- Git for version control
- GitHub for project hosting
 

ğŸ‘¤ AuthorOm Priya
Design Verification Engineer
B.Tech in Electronics and Communication Engineering
MasterVLSI Institute â€” Design Verification TrainingğŸ“¬ ----.

