<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1597" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1597{left:96px;bottom:48px;letter-spacing:-0.15px;}
#t2_1597{left:703px;bottom:48px;letter-spacing:-0.12px;}
#t3_1597{left:666px;bottom:29px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t4_1597{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t5_1597{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t6_1597{left:96px;bottom:989px;letter-spacing:0.12px;word-spacing:-0.47px;}
#t7_1597{left:96px;bottom:968px;letter-spacing:0.2px;word-spacing:0.02px;}
#t8_1597{left:96px;bottom:947px;letter-spacing:0.12px;word-spacing:-0.64px;}
#t9_1597{left:96px;bottom:925px;letter-spacing:0.12px;word-spacing:-0.45px;}
#ta_1597{left:96px;bottom:890px;letter-spacing:0.17px;word-spacing:0.01px;}
#tb_1597{left:96px;bottom:869px;letter-spacing:0.13px;word-spacing:-0.11px;}
#tc_1597{left:96px;bottom:847px;letter-spacing:0.18px;word-spacing:0.02px;}
#td_1597{left:96px;bottom:826px;letter-spacing:0.12px;word-spacing:-0.45px;}
#te_1597{left:96px;bottom:791px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tf_1597{left:96px;bottom:756px;letter-spacing:0.12px;word-spacing:-0.53px;}
#tg_1597{left:96px;bottom:734px;letter-spacing:0.12px;word-spacing:-0.45px;}
#th_1597{left:96px;bottom:247px;letter-spacing:0.16px;word-spacing:-0.05px;}
#ti_1597{left:96px;bottom:212px;letter-spacing:0.16px;word-spacing:-0.45px;}
#tj_1597{left:96px;bottom:1022px;letter-spacing:0.29px;}
#tk_1597{left:644px;bottom:1022px;letter-spacing:0.2px;}
#tl_1597{left:99px;bottom:684px;letter-spacing:0.16px;}
#tm_1597{left:336px;bottom:684px;letter-spacing:0.18px;}
#tn_1597{left:446px;bottom:684px;letter-spacing:0.14px;}
#to_1597{left:105px;bottom:634px;letter-spacing:0.14px;}
#tp_1597{left:150px;bottom:634px;letter-spacing:0.15px;}
#tq_1597{left:228px;bottom:634px;}
#tr_1597{left:236px;bottom:634px;letter-spacing:0.15px;}
#ts_1597{left:275px;bottom:634px;}
#tt_1597{left:284px;bottom:634px;letter-spacing:0.15px;}
#tu_1597{left:342px;bottom:634px;letter-spacing:0.16px;word-spacing:-0.87px;}
#tv_1597{left:386px;bottom:634px;letter-spacing:0.1px;word-spacing:0.06px;}
#tw_1597{left:452px;bottom:657px;letter-spacing:0.11px;}
#tx_1597{left:452px;bottom:641px;letter-spacing:0.11px;word-spacing:0.01px;}
#ty_1597{left:452px;bottom:626px;letter-spacing:0.11px;word-spacing:0.01px;}
#tz_1597{left:452px;bottom:611px;letter-spacing:0.14px;word-spacing:-0.03px;}
#t10_1597{left:105px;bottom:568px;letter-spacing:0.14px;}
#t11_1597{left:150px;bottom:568px;letter-spacing:0.15px;}
#t12_1597{left:228px;bottom:568px;}
#t13_1597{left:236px;bottom:568px;letter-spacing:0.15px;}
#t14_1597{left:275px;bottom:568px;letter-spacing:0.14px;word-spacing:-0.05px;}
#t15_1597{left:342px;bottom:568px;letter-spacing:0.16px;word-spacing:-0.87px;}
#t16_1597{left:386px;bottom:568px;letter-spacing:0.15px;}
#t17_1597{left:452px;bottom:583px;letter-spacing:0.11px;}
#t18_1597{left:452px;bottom:568px;letter-spacing:0.11px;word-spacing:-0.45px;}
#t19_1597{left:452px;bottom:553px;letter-spacing:0.09px;word-spacing:0.07px;}
#t1a_1597{left:105px;bottom:502px;letter-spacing:0.14px;}
#t1b_1597{left:150px;bottom:502px;letter-spacing:0.15px;}
#t1c_1597{left:228px;bottom:502px;}
#t1d_1597{left:236px;bottom:502px;letter-spacing:0.15px;}
#t1e_1597{left:275px;bottom:502px;}
#t1f_1597{left:284px;bottom:502px;letter-spacing:0.15px;}
#t1g_1597{left:342px;bottom:502px;letter-spacing:0.16px;word-spacing:-0.87px;}
#t1h_1597{left:386px;bottom:502px;letter-spacing:0.1px;word-spacing:0.06px;}
#t1i_1597{left:452px;bottom:525px;letter-spacing:0.11px;}
#t1j_1597{left:452px;bottom:510px;letter-spacing:0.11px;word-spacing:0.01px;}
#t1k_1597{left:452px;bottom:495px;letter-spacing:0.11px;word-spacing:0.01px;}
#t1l_1597{left:452px;bottom:479px;letter-spacing:0.14px;word-spacing:-0.03px;}
#t1m_1597{left:105px;bottom:437px;letter-spacing:0.14px;}
#t1n_1597{left:150px;bottom:437px;letter-spacing:0.15px;}
#t1o_1597{left:228px;bottom:437px;}
#t1p_1597{left:236px;bottom:437px;letter-spacing:0.15px;}
#t1q_1597{left:275px;bottom:437px;letter-spacing:0.14px;word-spacing:-0.05px;}
#t1r_1597{left:342px;bottom:437px;letter-spacing:0.16px;word-spacing:-0.87px;}
#t1s_1597{left:386px;bottom:437px;letter-spacing:0.15px;}
#t1t_1597{left:452px;bottom:452px;letter-spacing:0.11px;}
#t1u_1597{left:452px;bottom:437px;letter-spacing:0.11px;word-spacing:-0.45px;}
#t1v_1597{left:452px;bottom:421px;letter-spacing:0.09px;word-spacing:0.07px;}
#t1w_1597{left:105px;bottom:371px;letter-spacing:0.14px;}
#t1x_1597{left:150px;bottom:371px;letter-spacing:0.15px;}
#t1y_1597{left:228px;bottom:371px;}
#t1z_1597{left:236px;bottom:371px;letter-spacing:0.15px;}
#t20_1597{left:275px;bottom:371px;}
#t21_1597{left:284px;bottom:371px;letter-spacing:0.15px;}
#t22_1597{left:342px;bottom:371px;letter-spacing:0.13px;word-spacing:-0.87px;}
#t23_1597{left:386px;bottom:371px;letter-spacing:0.1px;word-spacing:0.06px;}
#t24_1597{left:452px;bottom:394px;letter-spacing:0.11px;}
#t25_1597{left:452px;bottom:379px;letter-spacing:0.11px;word-spacing:0.01px;}
#t26_1597{left:452px;bottom:363px;letter-spacing:0.11px;word-spacing:0.01px;}
#t27_1597{left:452px;bottom:348px;letter-spacing:0.14px;word-spacing:-0.03px;}
#t28_1597{left:105px;bottom:305px;letter-spacing:0.14px;}
#t29_1597{left:150px;bottom:305px;letter-spacing:0.15px;}
#t2a_1597{left:228px;bottom:305px;}
#t2b_1597{left:236px;bottom:305px;letter-spacing:0.15px;}
#t2c_1597{left:275px;bottom:305px;letter-spacing:0.14px;word-spacing:-0.05px;}
#t2d_1597{left:342px;bottom:305px;letter-spacing:0.16px;word-spacing:-0.87px;}
#t2e_1597{left:386px;bottom:305px;letter-spacing:0.15px;}
#t2f_1597{left:452px;bottom:321px;letter-spacing:0.11px;}
#t2g_1597{left:452px;bottom:305px;letter-spacing:0.11px;word-spacing:-0.45px;}
#t2h_1597{left:452px;bottom:290px;letter-spacing:0.09px;word-spacing:0.07px;}
#t2i_1597{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_1597{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_1597{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s3_1597{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s4_1597{font-size:24px;font-family:Arial-Bold_61q;color:#000;}
.s5_1597{font-size:15px;font-family:Arial-Bold_61q;color:#000;}
.s6_1597{font-size:15px;font-family:Arial_61s;color:#000;}
.s7_1597{font-size:15px;font-family:Arial-Italic_62c;color:#000;}
.s8_1597{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1597" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_61s;
	src: url("fonts/Arial_61s.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1597Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1597" style="-webkit-user-select: none;"><object width="935" height="1210" data="1597/1597.svg" type="image/svg+xml" id="pdf1597" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1597" class="t s1_1597">330 </span><span id="t2_1597" class="t s1_1597">General-Purpose </span>
<span id="t3_1597" class="t s1_1597">Instruction Reference </span>
<span id="t4_1597" class="t s1_1597">AMD64 Technology </span><span id="t5_1597" class="t s1_1597">24594—Rev. 3.35—June 2023 </span>
<span id="t6_1597" class="t s2_1597">Shifts the bits of a register or memory location (first operand) to the left by the number of bit positions </span>
<span id="t7_1597" class="t s2_1597">in an unsigned immediate value or the CL register (third operand), and shifts in a bit pattern (second </span>
<span id="t8_1597" class="t s2_1597">operand) from the right. At the end of the shift operation, the CF flag contains the last bit shifted out of </span>
<span id="t9_1597" class="t s2_1597">the first operand. </span>
<span id="ta_1597" class="t s2_1597">The processor masks the upper three bits of the count operand, thus restricting the count to a number </span>
<span id="tb_1597" class="t s2_1597">between 0 and 31. When the destination is 64 bits wide, the processor masks the upper two bits of the </span>
<span id="tc_1597" class="t s2_1597">count, providing a count in the range of 0 to 63. If the masked count is greater than the operand size, </span>
<span id="td_1597" class="t s2_1597">the result in the destination register is undefined. </span>
<span id="te_1597" class="t s2_1597">If the shift count is 0, no flags are modified. </span>
<span id="tf_1597" class="t s2_1597">If the count is 1 and the sign of the operand being shifted changes, the instruction sets the OF flag to 1. </span>
<span id="tg_1597" class="t s2_1597">If the count is greater than 1, OF is undefined. </span>
<span id="th_1597" class="t s3_1597">Related Instructions </span>
<span id="ti_1597" class="t s2_1597">SHRD, SAL, SAR, SHR, SHL </span>
<span id="tj_1597" class="t s4_1597">SHLD </span><span id="tk_1597" class="t s4_1597">Shift Left Double </span>
<span id="tl_1597" class="t s5_1597">Mnemonic </span><span id="tm_1597" class="t s5_1597">Opcode </span><span id="tn_1597" class="t s5_1597">Description </span>
<span id="to_1597" class="t s6_1597">SHLD </span><span id="tp_1597" class="t s7_1597">reg/mem16</span><span id="tq_1597" class="t s6_1597">, </span><span id="tr_1597" class="t s7_1597">reg16</span><span id="ts_1597" class="t s6_1597">, </span><span id="tt_1597" class="t s7_1597">imm8 </span><span id="tu_1597" class="t s6_1597">0F A4 </span><span id="tv_1597" class="t s7_1597">/r ib </span>
<span id="tw_1597" class="t s6_1597">Shift bits of a 16-bit destination register or memory </span>
<span id="tx_1597" class="t s6_1597">operand to the left the number of bits specified in an 8- </span>
<span id="ty_1597" class="t s6_1597">bit immediate value, while shifting in bits from the </span>
<span id="tz_1597" class="t s6_1597">second operand. </span>
<span id="t10_1597" class="t s6_1597">SHLD </span><span id="t11_1597" class="t s7_1597">reg/mem16</span><span id="t12_1597" class="t s6_1597">, </span><span id="t13_1597" class="t s7_1597">reg16</span><span id="t14_1597" class="t s6_1597">, CL </span><span id="t15_1597" class="t s6_1597">0F A5 </span><span id="t16_1597" class="t s7_1597">/r </span>
<span id="t17_1597" class="t s6_1597">Shift bits of a 16-bit destination register or memory </span>
<span id="t18_1597" class="t s6_1597">operand to the left the number of bits specified in the CL </span>
<span id="t19_1597" class="t s6_1597">register, while shifting in bits from the second operand. </span>
<span id="t1a_1597" class="t s6_1597">SHLD </span><span id="t1b_1597" class="t s7_1597">reg/mem32</span><span id="t1c_1597" class="t s6_1597">, </span><span id="t1d_1597" class="t s7_1597">reg32</span><span id="t1e_1597" class="t s6_1597">, </span><span id="t1f_1597" class="t s7_1597">imm8 </span><span id="t1g_1597" class="t s6_1597">0F A4 </span><span id="t1h_1597" class="t s7_1597">/r ib </span>
<span id="t1i_1597" class="t s6_1597">Shift bits of a 32-bit destination register or memory </span>
<span id="t1j_1597" class="t s6_1597">operand to the left the number of bits specified in an 8- </span>
<span id="t1k_1597" class="t s6_1597">bit immediate value, while shifting in bits from the </span>
<span id="t1l_1597" class="t s6_1597">second operand. </span>
<span id="t1m_1597" class="t s6_1597">SHLD </span><span id="t1n_1597" class="t s7_1597">reg/mem32</span><span id="t1o_1597" class="t s6_1597">, </span><span id="t1p_1597" class="t s7_1597">reg32</span><span id="t1q_1597" class="t s6_1597">, CL </span><span id="t1r_1597" class="t s6_1597">0F A5 </span><span id="t1s_1597" class="t s7_1597">/r </span>
<span id="t1t_1597" class="t s6_1597">Shift bits of a 32-bit destination register or memory </span>
<span id="t1u_1597" class="t s6_1597">operand to the left the number of bits specified in the CL </span>
<span id="t1v_1597" class="t s6_1597">register, while shifting in bits from the second operand. </span>
<span id="t1w_1597" class="t s6_1597">SHLD </span><span id="t1x_1597" class="t s7_1597">reg/mem64</span><span id="t1y_1597" class="t s6_1597">, </span><span id="t1z_1597" class="t s7_1597">reg64</span><span id="t20_1597" class="t s6_1597">, </span><span id="t21_1597" class="t s7_1597">imm8 </span><span id="t22_1597" class="t s6_1597">0F A4 </span><span id="t23_1597" class="t s7_1597">/r ib </span>
<span id="t24_1597" class="t s6_1597">Shift bits of a 64-bit destination register or memory </span>
<span id="t25_1597" class="t s6_1597">operand to the left the number of bits specified in an 8- </span>
<span id="t26_1597" class="t s6_1597">bit immediate value, while shifting in bits from the </span>
<span id="t27_1597" class="t s6_1597">second operand. </span>
<span id="t28_1597" class="t s6_1597">SHLD </span><span id="t29_1597" class="t s7_1597">reg/mem64</span><span id="t2a_1597" class="t s6_1597">, </span><span id="t2b_1597" class="t s7_1597">reg64</span><span id="t2c_1597" class="t s6_1597">, CL </span><span id="t2d_1597" class="t s6_1597">0F A5 </span><span id="t2e_1597" class="t s7_1597">/r </span>
<span id="t2f_1597" class="t s6_1597">Shift bits of a 64-bit destination register or memory </span>
<span id="t2g_1597" class="t s6_1597">operand to the left the number of bits specified in the CL </span>
<span id="t2h_1597" class="t s6_1597">register, while shifting in bits from the second operand. </span>
<span id="t2i_1597" class="t s8_1597">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
