Drill report for power_board.kicad_pcb
Created on Sat Feb 25 14:43:59 2023

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  B.Cu                      back


Drill file 'power_board.drl' contains
    plated through holes:
    =============================================================
    T1  0.400mm  0.0157"  (119 holes)
    T2  0.710mm  0.0280"  (2 holes)
    T3  0.800mm  0.0315"  (2 holes)
    T4  1.000mm  0.0394"  (39 holes)
    T5  1.075mm  0.0423"  (4 holes)
    T6  1.200mm  0.0472"  (8 holes)

    Total plated holes count 174


Not plated through holes are merged with plated holes
    unplated through holes:
    =============================================================

    Total unplated holes count 0
