==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2016.1
Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@W [HLS-40] This current release of Vivado HLS is the last one supporting the following device families including any of their associated derivatives: Virtex-6, Virtex-5, Virtex-4, Spartan-6 and Spartan-3. These families will still be supported in the future but will require this current version of Vivado HLS or a previous one.
@I [HLS-10] Setting target device to 'xc6vlx240tff1156-1'
@I [COSIM-47] Using Modelsim for RTL simulation.
@I [COSIM-14] Instrumenting C test bench ...
@I [COSIM-302] Starting C TB testing ... 
@I [COSIM-333] Generating C post check test bench ...
@I [COSIM-12] Generating RTL test bench ...
(DEBUG) -> -> prepare_ip{{vhdl}} @ "autosim.tcl" => ERROR: "Run Vivado failed"
(DEBUG) -> vhdl_sim_run{...} @ "autosim.tcl" => ERROR: "Run Vivado failed"
@E [COSIM-4] *** C/RTL co-simulation finished: FAIL ***
10
    while executing
"source /home/vipinsoni/MTP/my_vivado_folder/matrix_mul/matrix_mul_vivado/solution1/cosim.tcl"
    invoked from within
"hls::main /home/vipinsoni/MTP/my_vivado_folder/matrix_mul/matrix_mul_vivado/solution1/cosim.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel 1 hls::main {*}$args"
    (procedure "hls_proc" line 5)
    invoked from within
"hls_proc $argv"
