
---------- Begin Simulation Statistics ----------
sim_seconds                                  6.232641                       # Number of seconds simulated
sim_ticks                                6232641260000                       # Number of ticks simulated
final_tick                               6232641260000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 992634                       # Simulator instruction rate (inst/s)
host_op_rate                                  1590026                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             6640404817                       # Simulator tick rate (ticks/s)
host_mem_usage                                 671120                       # Number of bytes of host memory used
host_seconds                                   938.59                       # Real time elapsed on the host
sim_insts                                   931679894                       # Number of instructions simulated
sim_ops                                    1492387760                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 6232641260000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         1096512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1118720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    890020416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       890020416                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              347                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            17133                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               17480                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks      13906569                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           13906569                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst               3563                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             175931                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                179494                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst          3563                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             3563                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       142799879                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            142799879                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       142799879                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst              3563                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            175931                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            142979372                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 6232641260000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6232641260000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   382684104                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    56342478                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       7936310                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           272                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 6232641260000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 6232641260000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  1449455617                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            37                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    6232641260000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                      12465282520                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   931679894                       # Number of instructions committed
system.cpu.committedOps                    1492387760                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses            1491881046                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1943                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     1080242                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     29571458                       # number of instructions that are conditional controls
system.cpu.num_int_insts                   1491881046                       # number of integer instructions
system.cpu.num_fp_insts                          1943                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          2934935000                       # number of times the integer registers were read
system.cpu.num_int_register_writes         1545692936                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3767                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1480                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            159199317                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           523310522                       # number of times the CC registers were written
system.cpu.num_mem_refs                     439026579                       # number of memory refs
system.cpu.num_load_insts                   382684101                       # Number of load instructions
system.cpu.num_store_insts                   56342478                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                12465282520                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          30742410                       # Number of branches fetched
system.cpu.op_class::No_OpClass                505293      0.03%      0.03% # Class of executed instruction
system.cpu.op_class::IntAlu                 915024142     61.31%     61.35% # Class of executed instruction
system.cpu.op_class::IntMult                135270004      9.06%     70.41% # Class of executed instruction
system.cpu.op_class::IntDiv                   2560782      0.17%     70.58% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::MemRead                382684045     25.64%     96.22% # Class of executed instruction
system.cpu.op_class::MemWrite                56342063      3.78%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  56      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                415      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1492387760                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6232641260000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.847961                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           439026582                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3126568                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            140.418050                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            765000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.847961                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999703                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999703                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          295                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          180                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         881179732                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        881179732                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 6232641260000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    379577676                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       379577676                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       714929                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         714929                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     380292605                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        380292605                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    380292605                       # number of overall hits
system.cpu.dcache.overall_hits::total       380292605                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      3106428                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3106428                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data     55627549                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     55627549                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     58733977                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       58733977                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     58733977                       # number of overall misses
system.cpu.dcache.overall_misses::total      58733977                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  86152691500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  86152691500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 4316650176000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 4316650176000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 4402802867500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 4402802867500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 4402802867500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 4402802867500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    382684104                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    382684104                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     56342478                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     56342478                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    439026582                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    439026582                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    439026582                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    439026582                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.008117                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008117                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.987311                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.987311                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.133782                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.133782                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.133782                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.133782                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 27733.683671                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 27733.683671                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 77599.143834                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77599.143834                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 74961.769871                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74961.769871                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 74961.769871                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74961.769871                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks         5659                       # number of writebacks
system.cpu.dcache.writebacks::total              5659                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      3106428                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3106428                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data     55627549                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     55627549                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     58733977                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     58733977                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     58733977                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     58733977                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  83046263500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  83046263500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 4261022627000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 4261022627000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 4344068890500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 4344068890500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 4344068890500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 4344068890500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.008117                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008117                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.987311                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.987311                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.133782                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.133782                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.133782                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.133782                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 26733.683671                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26733.683671                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 76599.143834                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76599.143834                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 73961.769871                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73961.769871                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 73961.769871                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73961.769871                       # average overall mshr miss latency
system.cpu.dcache.replacements                3126056                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6232641260000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6232641260000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 6232641260000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           279.918028                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1449455617                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               347                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          4177105.524496                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            445000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   279.918028                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.546715                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.546715                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          309                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          270                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.603516                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2898911581                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2898911581                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 6232641260000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst   1449455270                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1449455270                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst    1449455270                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1449455270                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst   1449455270                       # number of overall hits
system.cpu.icache.overall_hits::total      1449455270                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          347                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           347                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          347                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            347                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          347                       # number of overall misses
system.cpu.icache.overall_misses::total           347                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     90521500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     90521500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     90521500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     90521500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     90521500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     90521500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst   1449455617                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1449455617                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst   1449455617                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1449455617                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst   1449455617                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1449455617                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 260868.876081                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 260868.876081                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 260868.876081                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 260868.876081                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 260868.876081                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 260868.876081                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           38                       # number of writebacks
system.cpu.icache.writebacks::total                38                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          347                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          347                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          347                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          347                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          347                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          347                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     90174500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     90174500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     90174500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     90174500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     90174500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     90174500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 259868.876081                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 259868.876081                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 259868.876081                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 259868.876081                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 259868.876081                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 259868.876081                       # average overall mshr miss latency
system.cpu.icache.replacements                     38                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6232641260000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6232641260000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 6232641260000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2045.819010                       # Cycle average of tags in use
system.l2.tags.total_refs                   117482429                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1710849                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     68.669081                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    434500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.980462                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.819372                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2044.019175                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000479                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000400                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.998056                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998935                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          301                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1653                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           21                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 941570305                       # Number of tag accesses
system.l2.tags.data_accesses                941570305                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 6232641260000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks         5659                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             5659                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           38                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               38                       # number of WritebackClean hits
system.l2.WriteClean_hits::writebacks        55622014                       # number of WriteClean hits
system.l2.WriteClean_hits::total             55622014                       # number of WriteClean hits
system.l2.UpgradeReq_hits::cpu.data          27809384                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total             27809384                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data               1569                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1569                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data        1412932                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1412932                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data               1414501                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1414501                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data              1414501                       # number of overall hits
system.l2.overall_hits::total                 1414501                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data        27798025                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total           27798025                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data            18571                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               18571                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           347                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              347                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      1693496                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1693496                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 347                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             1712067                       # number of demand (read+write) misses
system.l2.demand_misses::total                1712414                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                347                       # number of overall misses
system.l2.overall_misses::cpu.data            1712067                       # number of overall misses
system.l2.overall_misses::total               1712414                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu.data 3875352744000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total 3875352744000                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data  10033489000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10033489000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     89644500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     89644500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  63550835000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  63550835000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      89644500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   73584324000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      73673968500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     89644500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  73584324000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     73673968500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks         5659                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         5659                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           38                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           38                       # number of WritebackClean accesses(hits+misses)
system.l2.WriteClean_accesses::writebacks     55622014                       # number of WriteClean accesses(hits+misses)
system.l2.WriteClean_accesses::total         55622014                       # number of WriteClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data      55607409                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total         55607409                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          20140                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             20140                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          347                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            347                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      3106428                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3106428                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               347                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           3126568                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3126915                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              347                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          3126568                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3126915                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data     0.499898                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.499898                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.922095                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.922095                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.545159                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.545159                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.547587                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.547637                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.547587                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.547637                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu.data 139411.082046                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 139411.082046                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 540277.260244                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 540277.260244                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 258341.498559                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 258341.498559                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 37526.415770                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 37526.415770                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 258341.498559                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 42979.815626                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 43023.456068                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 258341.498559                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 42979.815626                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 43023.456068                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                17398                       # number of writebacks
system.l2.writebacks::total                     17398                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data     27798025                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total      27798025                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        18571                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          18571                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          347                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          347                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      1693496                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1693496                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            347                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        1712067                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1712414                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           347                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       1712067                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1712414                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu.data 3597372531500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total 3597372531500                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data   9847779000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9847779000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     86174500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     86174500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  46615875000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  46615875000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     86174500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  56463654000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  56549828500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     86174500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  56463654000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  56549828500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data     0.499898                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.499898                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.922095                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.922095                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.545159                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.545159                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.547587                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.547637                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.547587                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.547637                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data 129411.083395                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 129411.083395                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 530277.260244                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 530277.260244                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 248341.498559                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 248341.498559                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 27526.415770                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 27526.415770                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 248341.498559                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 32979.815626                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 33023.456068                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 248341.498559                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 32979.815626                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 33023.456068                       # average overall mshr miss latency
system.l2.replacements                        1708801                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 6232641260000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 14278.600885                       # Cycle average of tags in use
system.l3.tags.total_refs                    59029883                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     17483                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                   3376.416119                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks        0.207835                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst        232.508383                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data      14045.884667                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.000013                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.014191                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.857293                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.871497                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        16306                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 944496283                       # Number of tag accesses
system.l3.tags.data_accesses                944496283                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 6232641260000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks        17398                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            17398                       # number of WritebackDirty hits
system.l3.WriteClean_hits::writebacks        27810963                       # number of WriteClean hits
system.l3.WriteClean_hits::total             27810963                       # number of WriteClean hits
system.l3.UpgradeReq_hits::cpu.data          13905471                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total             13905471                       # number of UpgradeReq hits
system.l3.ReadExReq_hits::cpu.data                  1                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                     1                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data        1693357                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total           1693357                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data               1693358                       # number of demand (read+write) hits
system.l3.demand_hits::total                  1693358                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data              1693358                       # number of overall hits
system.l3.overall_hits::total                 1693358                       # number of overall hits
system.l3.UpgradeReq_misses::cpu.data        13894130                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total           13894130                       # number of UpgradeReq misses
system.l3.ReadExReq_misses::cpu.data            16994                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               16994                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          347                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data          139                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total             486                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 347                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data               17133                       # number of demand (read+write) misses
system.l3.demand_misses::total                  17480                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                347                       # number of overall misses
system.l3.overall_misses::cpu.data              17133                       # number of overall misses
system.l3.overall_misses::total                 17480                       # number of overall misses
system.l3.UpgradeReq_miss_latency::cpu.data 3062402652500                       # number of UpgradeReq miss cycles
system.l3.UpgradeReq_miss_latency::total 3062402652500                       # number of UpgradeReq miss cycles
system.l3.ReadExReq_miss_latency::cpu.data   9394773500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    9394773500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     82357500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data     47028500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total    129386000                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      82357500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data    9441802000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       9524159500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     82357500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data   9441802000                       # number of overall miss cycles
system.l3.overall_miss_latency::total      9524159500                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks        17398                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        17398                       # number of WritebackDirty accesses(hits+misses)
system.l3.WriteClean_accesses::writebacks     27810963                       # number of WriteClean accesses(hits+misses)
system.l3.WriteClean_accesses::total         27810963                       # number of WriteClean accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu.data      27799601                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total         27799601                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          16995                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             16995                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          347                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data      1693496                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total       1693843                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               347                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data           1710491                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1710838                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              347                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data          1710491                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1710838                       # number of overall (read+write) accesses
system.l3.UpgradeReq_miss_rate::cpu.data     0.499796                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.499796                       # miss rate for UpgradeReq accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.999941                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.999941                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.000082                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.000287                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.010016                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.010217                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.010016                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.010217                       # miss rate for overall accesses
system.l3.UpgradeReq_avg_miss_latency::cpu.data 220409.817131                       # average UpgradeReq miss latency
system.l3.UpgradeReq_avg_miss_latency::total 220409.817131                       # average UpgradeReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu.data 552828.851359                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 552828.851359                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 237341.498559                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 338334.532374                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 266226.337449                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 237341.498559                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 551088.659312                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 544860.383295                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 237341.498559                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 551088.659312                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 544860.383295                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                  777                       # number of writebacks
system.l3.writebacks::total                       777                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks           41                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total            41                       # number of CleanEvict MSHR misses
system.l3.UpgradeReq_mshr_misses::cpu.data     13894130                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total      13894130                       # number of UpgradeReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data        16994                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          16994                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          347                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data          139                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total          486                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            347                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data          17133                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             17480                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           347                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data         17133                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            17480                       # number of overall MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::cpu.data 2840096613000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total 2840096613000                       # number of UpgradeReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu.data   9122869500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   9122869500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     76805500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data     44804500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total    121610000                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     76805500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data   9167674000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   9244479500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     76805500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data   9167674000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   9244479500                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_mshr_miss_rate::cpu.data     0.499796                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.499796                       # mshr miss rate for UpgradeReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.999941                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.999941                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.000082                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.000287                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.010016                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.010217                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.010016                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.010217                       # mshr miss rate for overall accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::cpu.data 204409.820046                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 204409.820046                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 536828.851359                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 536828.851359                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 221341.498559                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 322334.532374                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 250226.337449                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 221341.498559                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 535088.659312                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 528860.383295                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 221341.498559                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 535088.659312                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 528860.383295                       # average overall mshr miss latency
system.l3.replacements                           1099                       # number of replacements
system.membus.snoop_filter.tot_requests      13912467                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests     13894987                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 6232641260000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                486                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          777                       # Transaction distribution
system.membus.trans_dist::WriteClean         13905792                       # Transaction distribution
system.membus.trans_dist::CleanEvict               80                       # Transaction distribution
system.membus.trans_dist::UpgradeReq         13894130                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16994                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16994                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           486                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port     27835739                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total     27835739                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               27835739                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port    891139136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total    891139136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               891139136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          13911610                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                13911610    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            13911610                       # Request fanout histogram
system.membus.reqLayer2.occupancy         95097652500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy           88616000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     61860418                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     58733503                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops       41717355                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops     41717355                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 6232641260000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3106775                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        23834                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           38                       # Transaction distribution
system.tol2bus.trans_dist::WriteClean        97338769                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4812122                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq        55607409                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp       55607409                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            20140                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           20140                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           347                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3106428                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          732                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side    176216024                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             176216756                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        24640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   3760271424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3760296064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        43426655                       # Total snoops (count)
system.tol2bus.snoopTraffic                2671035520                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        102160979                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.408349                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.491528                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               60443624     59.17%     59.17% # Request fanout histogram
system.tol2bus.snoop_fanout::1               41717355     40.83%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          102160979                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       114368927000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            520500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       32493556500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 6232641260000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp           1693843                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        18175                       # Transaction distribution
system.tol3bus.trans_dist::WriteClean        41716755                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         1691447                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq        27799601                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp       27799601                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            16995                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           16995                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq      1693843                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     88540364                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side   1890508736                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                        13906891                       # Total snoops (count)
system.tol3bus.snoopTraffic                 890020416                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples         45125853                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.308180                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.461741                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0               31218962     69.18%     69.18% # Request fanout histogram
system.tol3bus.snoop_fanout::1               13906891     30.82%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total           45125853                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy        57343323500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy       16466057500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
