#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Mar 15 19:05:09 2023
# Process ID: 4864
# Current directory: F:/lab02/lab02
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2328 F:\lab02\lab02\lab02.xpr
# Log file: F:/lab02/lab02/vivado.log
# Journal file: F:/lab02/lab02\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/lab02/lab02/lab02.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'F:/lab02/lab02/lab02.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
file mkdir F:/lab02/lab02/lab02.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open F:/lab02/lab02/lab02.srcs/sim_1/new/lab02_test.v w ]
add_files -fileset sim_1 F:/lab02/lab02/lab02.srcs/sim_1/new/lab02_test.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/lab02/lab02/lab02.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab02_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/lab02/lab02/lab02.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab02_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/lab02/lab02/lab02.srcs/sources_1/new/lab02.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab02
WARNING: [VRFC 10-3676] redeclaration of ansi port 'F' is not allowed [F:/lab02/lab02/lab02.srcs/sources_1/new/lab02.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/lab02/lab02/lab02.srcs/sim_1/new/lab02_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab02_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/lab02/lab02/lab02.sim/sim_1/behav/xsim'
"xelab -wto eb2a9cdd600e43d1a82993f4c4c698cf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab02_test_behav xil_defaultlib.lab02_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto eb2a9cdd600e43d1a82993f4c4c698cf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab02_test_behav xil_defaultlib.lab02_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lab02
Compiling module xil_defaultlib.lab02_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab02_test_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source F:/lab02/lab02/lab02.sim/sim_1/behav/xsim/xsim.dir/lab02_test_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 99.008 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 15 19:51:02 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1155.477 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/lab02/lab02/lab02.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab02_test_behav -key {Behavioral:sim_1:Functional:lab02_test} -tclbatch {lab02_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source lab02_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab02_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 1156.961 ; gain = 1.484
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1156.961 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar 15 19:54:44 2023...
