vendor_name = ModelSim
source_file = 1, C:/Users/mcankaraman/Desktop/fpga/Fpga Project/flipflops/d/d_ff.vhd
source_file = 1, C:/Users/mcankaraman/Desktop/fpga/Fpga Project/flipflops/d/tb_d_ff.vhd
source_file = 1, C:/Users/mcankaraman/Desktop/fpga/Fpga Project/flipflops/d/db/d_ff.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = d_ff
instance = comp, \clk~I\, clk, d_ff, 1
instance = comp, \d~I\, d, d_ff, 1
instance = comp, \q~reg0feeder\, q~reg0feeder, d_ff, 1
instance = comp, \q~reg0\, q~reg0, d_ff, 1
instance = comp, \q~I\, q, d_ff, 1
