*** Start analyzing build configuration ***
*** List of included argument files ***
    Build configuration file:  /home/luke/LUKE_IP/.dvt/default.build
*** Warning: BUILD_CONFIG: $UVM_HOME environment variable not set, falling back to $DVT_UVM_HOME
    at line 1 in /home/luke/LUKE_IP/.dvt/default.build:1 [invocation 0]
*** Done analyzing build configuration [1 ms] ***
Loaded compile waivers from /home/luke/LUKE_IP/.dvt/waivers.xml

*** Start SystemVerilog build ***
*** Invocation #1***
Loading (1) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/uvm_pkg.sv ...
Loading (2) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/uvm_macros.svh ...
Loading (3) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/macros/uvm_version_defines.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/macros/uvm_version_defines.svh [0 ms, 151 lines, SystemVerilog_2012] ...
Loading (4) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/macros/uvm_global_defines.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/macros/uvm_global_defines.svh [0 ms, 61 lines, SystemVerilog_2012] ...
Loading (5) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/macros/uvm_message_defines.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/macros/uvm_message_defines.svh [0 ms, 539 lines, SystemVerilog_2012] ...
Loading (6) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/macros/uvm_phase_defines.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/macros/uvm_phase_defines.svh [0 ms, 130 lines, SystemVerilog_2012] ...
Loading (7) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/macros/uvm_object_defines.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/macros/uvm_object_defines.svh [0 ms, 3815 lines, SystemVerilog_2012] ...
Loading (8) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/macros/uvm_printer_defines.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/macros/uvm_printer_defines.svh [0 ms, 423 lines, SystemVerilog_2012] ...
Loading (9) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/macros/uvm_tlm_defines.svh ...
Loading (10) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/tlm1/uvm_tlm_imps.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/tlm1/uvm_tlm_imps.svh [0 ms, 229 lines, SystemVerilog_2012] ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/macros/uvm_tlm_defines.svh [0 ms, 617 lines, SystemVerilog_2012] ...
Loading (11) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/macros/uvm_sequence_defines.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/macros/uvm_sequence_defines.svh [0 ms, 456 lines, SystemVerilog_2012] ...
Loading (12) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/macros/uvm_callback_defines.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/macros/uvm_callback_defines.svh [0 ms, 301 lines, SystemVerilog_2012] ...
Loading (13) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/macros/uvm_reg_defines.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/macros/uvm_reg_defines.svh [0 ms, 69 lines, SystemVerilog_2012] ...
Loading (14) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/macros/uvm_deprecated_defines.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/macros/uvm_deprecated_defines.svh [0 ms, 252 lines, SystemVerilog_2012] ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/uvm_macros.svh [0 ms, 82 lines, SystemVerilog_2012] ...
Loading (15) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/dpi/uvm_dpi.svh ...
Loading (16) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/dpi/uvm_hdl.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/dpi/uvm_hdl.svh [0 ms, 164 lines, SystemVerilog_2012] ...
Loading (17) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/dpi/uvm_svcmd_dpi.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/dpi/uvm_svcmd_dpi.svh [1 ms, 66 lines, SystemVerilog_2012] ...
Loading (18) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/dpi/uvm_regex.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/dpi/uvm_regex.svh [0 ms, 89 lines, SystemVerilog_2012] ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/dpi/uvm_dpi.svh [0 ms, 44 lines, SystemVerilog_2012] ...
Loading (19) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_base.svh ...
Loading (20) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_coreservice.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_coreservice.svh [0 ms, 224 lines, SystemVerilog_2012] ...
Loading (21) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_version.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_version.svh [0 ms, 39 lines, SystemVerilog_2012] ...
Loading (22) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_object_globals.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_object_globals.svh [1 ms, 658 lines, SystemVerilog_2012] ...
Loading (23) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_misc.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_misc.svh [3 ms, 754 lines, SystemVerilog_2012] ...
Loading (24) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_object.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_object.svh [2 ms, 1331 lines, SystemVerilog_2012] ...
Loading (25) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_pool.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_pool.svh [1 ms, 348 lines, SystemVerilog_2012] ...
Loading (26) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_queue.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_queue.svh [0 ms, 204 lines, SystemVerilog_2012] ...
Loading (27) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_factory.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_factory.svh [4 ms, 1790 lines, SystemVerilog_2012] ...
Loading (28) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_registry.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_registry.svh [1 ms, 381 lines, SystemVerilog_2012] ...
Loading (29) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_spell_chkr.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_spell_chkr.svh [1 ms, 204 lines, SystemVerilog_2012] ...
Loading (30) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_resource.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_resource.svh [3 ms, 1695 lines, SystemVerilog_2012] ...
Loading (31) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_resource_specializations.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_resource_specializations.svh [1 ms, 171 lines, SystemVerilog_2012] ...
Loading (32) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_resource_db.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_resource_db.svh [1 ms, 400 lines, SystemVerilog_2012] ...
Loading (33) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_config_db.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_config_db.svh [2 ms, 411 lines, SystemVerilog_2012] ...
Loading (34) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_printer.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_printer.svh [2 ms, 1232 lines, SystemVerilog_2012] ...
Loading (35) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_comparer.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_comparer.svh [1 ms, 423 lines, SystemVerilog_2012] ...
Loading (36) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_packer.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_packer.svh [3 ms, 1038 lines, SystemVerilog_2012] ...
Loading (37) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_links.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_links.svh [1 ms, 371 lines, SystemVerilog_2012] ...
Loading (38) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_tr_database.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_tr_database.svh [1 ms, 433 lines, SystemVerilog_2012] ...
Loading (39) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_tr_stream.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_tr_stream.svh [1 ms, 592 lines, SystemVerilog_2012] ...
Loading (40) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_recorder.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_recorder.svh [3 ms, 1141 lines, SystemVerilog_2012] ...
Loading (41) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_event_callback.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_event_callback.svh [0 ms, 91 lines, SystemVerilog_2012] ...
Loading (42) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_event.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_event.svh [1 ms, 395 lines, SystemVerilog_2012] ...
Loading (43) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_barrier.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_barrier.svh [0 ms, 210 lines, SystemVerilog_2012] ...
Loading (44) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_callback.svh ...
Loading (45) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/uvm_macros.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/uvm_macros.svh [0 ms, 82 lines, SystemVerilog_2012] ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_callback.svh [4 ms, 1199 lines, SystemVerilog_2012] ...
Loading (46) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_report_message.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_report_message.svh [2 ms, 940 lines, SystemVerilog_2012] ...
Loading (47) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_report_catcher.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_report_catcher.svh [2 ms, 713 lines, SystemVerilog_2012] ...
Loading (48) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_report_server.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_report_server.svh [2 ms, 923 lines, SystemVerilog_2012] ...
Loading (49) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_report_handler.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_report_handler.svh [3 ms, 801 lines, SystemVerilog_2012] ...
Loading (50) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_report_object.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_report_object.svh [2 ms, 660 lines, SystemVerilog_2012] ...
Loading (51) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_transaction.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_transaction.svh [1 ms, 781 lines, SystemVerilog_2012] ...
Loading (52) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_phase.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_phase.svh [8 ms, 2254 lines, SystemVerilog_2012] ...
Loading (53) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_domain.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_domain.svh [1 ms, 219 lines, SystemVerilog_2012] ...
Loading (54) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_bottomup_phase.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_bottomup_phase.svh [0 ms, 113 lines, SystemVerilog_2012] ...
Loading (55) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_topdown_phase.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_topdown_phase.svh [1 ms, 115 lines, SystemVerilog_2012] ...
Loading (56) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_task_phase.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_task_phase.svh [0 ms, 162 lines, SystemVerilog_2012] ...
Loading (57) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_common_phases.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_common_phases.svh [1 ms, 452 lines, SystemVerilog_2012] ...
Loading (58) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_runtime_phases.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_runtime_phases.svh [0 ms, 556 lines, SystemVerilog_2012] ...
Loading (59) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_component.svh ...
Loading (60) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_root.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_root.svh [4 ms, 1073 lines, SystemVerilog_2012] ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_component.svh [8 ms, 3639 lines, SystemVerilog_2012] ...
Loading (61) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_objection.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_objection.svh [4 ms, 1454 lines, SystemVerilog_2012] ...
Loading (62) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_heartbeat.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_heartbeat.svh [1 ms, 342 lines, SystemVerilog_2012] ...
Loading (63) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_globals.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_globals.svh [1 ms, 565 lines, SystemVerilog_2012] ...
Loading (64) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_cmdline_processor.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_cmdline_processor.svh [0 ms, 462 lines, SystemVerilog_2012] ...
Loading (65) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_traversal.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_traversal.svh [1 ms, 289 lines, SystemVerilog_2012] ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_base.svh [3 ms, 113 lines, SystemVerilog_2012] ...
Loading (66) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/dap/uvm_dap.svh ...
Loading (67) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/dap/uvm_set_get_dap_base.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/dap/uvm_set_get_dap_base.svh [0 ms, 84 lines, SystemVerilog_2012] ...
Loading (68) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/dap/uvm_simple_lock_dap.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/dap/uvm_simple_lock_dap.svh [1 ms, 179 lines, SystemVerilog_2012] ...
Loading (69) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/dap/uvm_get_to_lock_dap.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/dap/uvm_get_to_lock_dap.svh [0 ms, 155 lines, SystemVerilog_2012] ...
Loading (70) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/dap/uvm_set_before_get_dap.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/dap/uvm_set_before_get_dap.svh [1 ms, 185 lines, SystemVerilog_2012] ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/dap/uvm_dap.svh [0 ms, 35 lines, SystemVerilog_2012] ...
Loading (71) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/tlm1/uvm_tlm.svh ...
Loading (72) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/tlm1/uvm_tlm_ifs.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/tlm1/uvm_tlm_ifs.svh [0 ms, 219 lines, SystemVerilog_2012] ...
Loading (73) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/tlm1/uvm_sqr_ifs.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/tlm1/uvm_sqr_ifs.svh [1 ms, 253 lines, SystemVerilog_2012] ...
Loading (74) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_port_base.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_port_base.svh [2 ms, 793 lines, SystemVerilog_2012] ...
Loading (75) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/tlm1/uvm_tlm_imps.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/tlm1/uvm_tlm_imps.svh [0 ms, 229 lines, SystemVerilog_2012] ...
Loading (76) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/tlm1/uvm_imps.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/tlm1/uvm_imps.svh [2 ms, 317 lines, SystemVerilog_2012] ...
Loading (77) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/tlm1/uvm_ports.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/tlm1/uvm_ports.svh [2 ms, 263 lines, SystemVerilog_2012] ...
Loading (78) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/tlm1/uvm_exports.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/tlm1/uvm_exports.svh [19 ms, 260 lines, SystemVerilog_2012] ...
Loading (79) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/tlm1/uvm_analysis_port.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/tlm1/uvm_analysis_port.svh [0 ms, 156 lines, SystemVerilog_2012] ...
Loading (80) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/tlm1/uvm_tlm_fifo_base.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/tlm1/uvm_tlm_fifo_base.svh [1 ms, 253 lines, SystemVerilog_2012] ...
Loading (81) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/tlm1/uvm_tlm_fifos.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/tlm1/uvm_tlm_fifos.svh [0 ms, 239 lines, SystemVerilog_2012] ...
Loading (82) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/tlm1/uvm_tlm_req_rsp.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/tlm1/uvm_tlm_req_rsp.svh [1 ms, 349 lines, SystemVerilog_2012] ...
Loading (83) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/tlm1/uvm_sqr_connections.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/tlm1/uvm_sqr_connections.svh [1 ms, 84 lines, SystemVerilog_2012] ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/tlm1/uvm_tlm.svh [0 ms, 40 lines, SystemVerilog_2012] ...
Loading (84) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/comps/uvm_comps.svh ...
Loading (85) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/comps/uvm_pair.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/comps/uvm_pair.svh [1 ms, 171 lines, SystemVerilog_2012] ...
Loading (86) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/comps/uvm_policies.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/comps/uvm_policies.svh [0 ms, 142 lines, SystemVerilog_2012] ...
Loading (87) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/comps/uvm_in_order_comparator.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/comps/uvm_in_order_comparator.svh [0 ms, 260 lines, SystemVerilog_2012] ...
Loading (88) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/comps/uvm_algorithmic_comparator.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/comps/uvm_algorithmic_comparator.svh [0 ms, 135 lines, SystemVerilog_2012] ...
Loading (89) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/comps/uvm_random_stimulus.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/comps/uvm_random_stimulus.svh [0 ms, 132 lines, SystemVerilog_2012] ...
Loading (90) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/comps/uvm_subscriber.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/comps/uvm_subscriber.svh [0 ms, 68 lines, SystemVerilog_2012] ...
Loading (91) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/comps/uvm_monitor.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/comps/uvm_monitor.svh [0 ms, 54 lines, SystemVerilog_2012] ...
Loading (92) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/comps/uvm_driver.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/comps/uvm_driver.svh [0 ms, 89 lines, SystemVerilog_2012] ...
Loading (93) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/comps/uvm_push_driver.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/comps/uvm_push_driver.svh [0 ms, 97 lines, SystemVerilog_2012] ...
Loading (94) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/comps/uvm_scoreboard.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/comps/uvm_scoreboard.svh [0 ms, 56 lines, SystemVerilog_2012] ...
Loading (95) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/comps/uvm_agent.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/comps/uvm_agent.svh [0 ms, 136 lines, SystemVerilog_2012] ...
Loading (96) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/comps/uvm_env.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/comps/uvm_env.svh [0 ms, 54 lines, SystemVerilog_2012] ...
Loading (97) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/comps/uvm_test.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/comps/uvm_test.svh [0 ms, 82 lines, SystemVerilog_2012] ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/comps/uvm_comps.svh [2 ms, 37 lines, SystemVerilog_2012] ...
Loading (98) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/seq/uvm_seq.svh ...
Loading (99) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/seq/uvm_sequence_item.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/seq/uvm_sequence_item.svh [1 ms, 498 lines, SystemVerilog_2012] ...
Loading (100) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/seq/uvm_sequencer_base.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/seq/uvm_sequencer_base.svh [6 ms, 1775 lines, SystemVerilog_2012] ...
Loading (101) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/seq/uvm_sequencer_analysis_fifo.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/seq/uvm_sequencer_analysis_fifo.svh [0 ms, 39 lines, SystemVerilog_2012] ...
Loading (102) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/seq/uvm_sequencer_param_base.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/seq/uvm_sequencer_param_base.svh [1 ms, 460 lines, SystemVerilog_2012] ...
Loading (103) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/seq/uvm_sequencer.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/seq/uvm_sequencer.svh [0 ms, 347 lines, SystemVerilog_2012] ...
Loading (104) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/seq/uvm_push_sequencer.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/seq/uvm_push_sequencer.svh [0 ms, 85 lines, SystemVerilog_2012] ...
Loading (105) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/seq/uvm_sequence_base.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/seq/uvm_sequence_base.svh [3 ms, 1405 lines, SystemVerilog_2012] ...
Loading (106) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/seq/uvm_sequence.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/seq/uvm_sequence.svh [0 ms, 148 lines, SystemVerilog_2012] ...
Loading (107) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/seq/uvm_sequence_library.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/seq/uvm_sequence_library.svh [3 ms, 813 lines, SystemVerilog_2012] ...
Loading (108) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/seq/uvm_sequence_builtin.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/seq/uvm_sequence_builtin.svh [1 ms, 301 lines, SystemVerilog_2012] ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/seq/uvm_seq.svh [1 ms, 40 lines, SystemVerilog_2012] ...
Loading (109) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/tlm2/uvm_tlm2.svh ...
Loading (110) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/tlm2/uvm_tlm2_defines.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/tlm2/uvm_tlm2_defines.svh [0 ms, 45 lines, SystemVerilog_2012] ...
Loading (111) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/tlm2/uvm_tlm2_time.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/tlm2/uvm_tlm2_time.svh [1 ms, 333 lines, SystemVerilog_2012] ...
Loading (112) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/tlm2/uvm_tlm2_generic_payload.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/tlm2/uvm_tlm2_generic_payload.svh [4 ms, 1053 lines, SystemVerilog_2012] ...
Loading (113) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/tlm2/uvm_tlm2_ifs.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/tlm2/uvm_tlm2_ifs.svh [0 ms, 178 lines, SystemVerilog_2012] ...
Loading (114) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/tlm2/uvm_tlm2_imps.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/tlm2/uvm_tlm2_imps.svh [1 ms, 203 lines, SystemVerilog_2012] ...
Loading (115) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/tlm2/uvm_tlm2_ports.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/tlm2/uvm_tlm2_ports.svh [0 ms, 75 lines, SystemVerilog_2012] ...
Loading (116) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/tlm2/uvm_tlm2_exports.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/tlm2/uvm_tlm2_exports.svh [1 ms, 65 lines, SystemVerilog_2012] ...
Loading (117) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/tlm2/uvm_tlm2_sockets_base.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/tlm2/uvm_tlm2_sockets_base.svh [1 ms, 195 lines, SystemVerilog_2012] ...
Loading (118) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/tlm2/uvm_tlm2_sockets.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/tlm2/uvm_tlm2_sockets.svh [1 ms, 435 lines, SystemVerilog_2012] ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/tlm2/uvm_tlm2.svh [0 ms, 30 lines, SystemVerilog_2012] ...
Loading (119) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/reg/uvm_reg_model.svh ...
Loading (120) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/reg/uvm_reg_item.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/reg/uvm_reg_item.svh [1 ms, 316 lines, SystemVerilog_2012] ...
Loading (121) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/reg/uvm_reg_adapter.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/reg/uvm_reg_adapter.svh [0 ms, 254 lines, SystemVerilog_2012] ...
Loading (122) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/reg/uvm_reg_predictor.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/reg/uvm_reg_predictor.svh [2 ms, 265 lines, SystemVerilog_2012] ...
Loading (123) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/reg/uvm_reg_sequence.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/reg/uvm_reg_sequence.svh [1 ms, 548 lines, SystemVerilog_2012] ...
Loading (124) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/reg/uvm_reg_cbs.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/reg/uvm_reg_cbs.svh [2 ms, 530 lines, SystemVerilog_2012] ...
Loading (125) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/reg/uvm_reg_backdoor.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/reg/uvm_reg_backdoor.svh [1 ms, 348 lines, SystemVerilog_2012] ...
Loading (126) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/reg/uvm_reg_field.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/reg/uvm_reg_field.svh [5 ms, 2013 lines, SystemVerilog_2012] ...
Loading (127) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/reg/uvm_vreg_field.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/reg/uvm_vreg_field.svh [4 ms, 1005 lines, SystemVerilog_2012] ...
Loading (128) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/reg/uvm_reg.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/reg/uvm_reg.svh [9 ms, 3102 lines, SystemVerilog_2012] ...
Loading (129) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/reg/uvm_reg_indirect.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/reg/uvm_reg_indirect.svh [1 ms, 330 lines, SystemVerilog_2012] ...
Loading (130) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/reg/uvm_reg_fifo.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/reg/uvm_reg_fifo.svh [1 ms, 311 lines, SystemVerilog_2012] ...
Loading (131) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/reg/uvm_reg_file.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/reg/uvm_reg_file.svh [1 ms, 501 lines, SystemVerilog_2012] ...
Loading (132) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/reg/uvm_mem_mam.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/reg/uvm_mem_mam.svh [3 ms, 1019 lines, SystemVerilog_2012] ...
Loading (133) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/reg/uvm_vreg.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/reg/uvm_vreg.svh [5 ms, 1554 lines, SystemVerilog_2012] ...
Loading (134) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/reg/uvm_mem.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/reg/uvm_mem.svh [7 ms, 2410 lines, SystemVerilog_2012] ...
Loading (135) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/reg/uvm_reg_map.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/reg/uvm_reg_map.svh [23 ms, 2225 lines, SystemVerilog_2012] ...
Loading (136) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/reg/uvm_reg_block.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/reg/uvm_reg_block.svh [6 ms, 2272 lines, SystemVerilog_2012] ...
Loading (137) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/reg/sequences/uvm_reg_hw_reset_seq.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/reg/sequences/uvm_reg_hw_reset_seq.svh [1 ms, 172 lines, SystemVerilog_2012] ...
Loading (138) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh [1 ms, 303 lines, SystemVerilog_2012] ...
Loading (139) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/reg/sequences/uvm_mem_walk_seq.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/reg/sequences/uvm_mem_walk_seq.svh [2 ms, 300 lines, SystemVerilog_2012] ...
Loading (140) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/reg/sequences/uvm_mem_access_seq.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/reg/sequences/uvm_mem_access_seq.svh [2 ms, 308 lines, SystemVerilog_2012] ...
Loading (141) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/reg/sequences/uvm_reg_access_seq.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/reg/sequences/uvm_reg_access_seq.svh [1 ms, 366 lines, SystemVerilog_2012] ...
Loading (142) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/reg/sequences/uvm_reg_mem_shared_access_seq.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/reg/sequences/uvm_reg_mem_shared_access_seq.svh [3 ms, 486 lines, SystemVerilog_2012] ...
Loading (143) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/reg/sequences/uvm_reg_mem_built_in_seq.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/reg/sequences/uvm_reg_mem_built_in_seq.svh [1 ms, 139 lines, SystemVerilog_2012] ...
Loading (144) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/reg/sequences/uvm_reg_mem_hdl_paths_seq.svh ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/reg/sequences/uvm_reg_mem_hdl_paths_seq.svh [2 ms, 175 lines, SystemVerilog_2012] ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/reg/uvm_reg_model.svh [1 ms, 444 lines, SystemVerilog_2012] ...
Done /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/uvm_pkg.sv [0 ms, 43 lines, SystemVerilog_2012] ...
Loading (145) /home/luke/LUKE_IP/src/simple_if.sv ...
Done /home/luke/LUKE_IP/src/simple_if.sv [0 ms, 10 lines, SystemVerilog_2012] ...
Loading (146) /home/luke/LUKE_IP/src/dut.sv ...
Done /home/luke/LUKE_IP/src/dut.sv [0 ms, 26 lines, SystemVerilog_2012] ...
Loading (147) /home/luke/LUKE_IP/src/top.sv ...
Optimizing (148) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/uvm_macros.svh ...
Done /home/luke/LUKE_IP/src/top.sv [1 ms, 47 lines, SystemVerilog_2012] ...
Loading (149) /home/luke/LUKE_IP/tb/simple_pkg.sv ...
Optimizing (150) /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/uvm_macros.svh ...
Loading (151) /home/luke/LUKE_IP/tb/simple_trans.sv ...
Done /home/luke/LUKE_IP/tb/simple_trans.sv [0 ms, 15 lines, SystemVerilog_2012] ...
Loading (152) /home/luke/LUKE_IP/tb/simple_sequence.sv ...
Done /home/luke/LUKE_IP/tb/simple_sequence.sv [0 ms, 27 lines, SystemVerilog_2012] ...
Loading (153) /home/luke/LUKE_IP/tb/simple_driver.sv ...
Done /home/luke/LUKE_IP/tb/simple_driver.sv [1 ms, 50 lines, SystemVerilog_2012] ...
Loading (154) /home/luke/LUKE_IP/tb/simple_monitor.sv ...
Done /home/luke/LUKE_IP/tb/simple_monitor.sv [0 ms, 50 lines, SystemVerilog_2012] ...
Loading (155) /home/luke/LUKE_IP/tb/simple_scoreboard.sv ...
Done /home/luke/LUKE_IP/tb/simple_scoreboard.sv [1 ms, 65 lines, SystemVerilog_2012] ...
Loading (156) /home/luke/LUKE_IP/tb/simple_sequencer.sv ...
Done /home/luke/LUKE_IP/tb/simple_sequencer.sv [0 ms, 8 lines, SystemVerilog_2012] ...
Loading (157) /home/luke/LUKE_IP/tb/simple_agent.sv ...
Done /home/luke/LUKE_IP/tb/simple_agent.sv [0 ms, 32 lines, SystemVerilog_2012] ...
Loading (158) /home/luke/LUKE_IP/tb/simple_env.sv ...
Done /home/luke/LUKE_IP/tb/simple_env.sv [0 ms, 25 lines, SystemVerilog_2012] ...
Loading (159) /home/luke/LUKE_IP/tb/simple_test.sv ...
Done /home/luke/LUKE_IP/tb/simple_test.sv [0 ms, 28 lines, SystemVerilog_2012] ...
Done /home/luke/LUKE_IP/tb/simple_pkg.sv [0 ms, 17 lines, SystemVerilog_2012] ...
*** Done invocation #1 [263 ms] ***
*** Done parsing [LT 234 ms, PT 263 ms] ***
*** Total number of lines [76 199] ***
*** Warning: SYSTEM_VERILOG_2012: Expecting `endif label 'UVM_CMDLINE_PROCESSOR_SV' found 'UVM_CMDLINE_PROC_PKG_SV'
    at line 460 in /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_cmdline_processor.svh:460 [compile index 1][invocation 1]
Performing post full build actions ...
Performing post full build step 1 (SRI) [1 ms] ...
Performing post full build step 2 (RI) [7 ms] ...
Performing post full build step 3 (RCP) [7 ms] ...
*** Files summary [159 total, 155 unique, 2 optimized] ***
*** Done SystemVerilog build [280 ms] ***

*** Start mixed mode extension build ***
Performing mixed post full build step (VLOG - RI) [5 ms] ...
*** Warning: UNSPECIFIED_TOP: Please specify a -top module/entity/configuration in the project build file
*** Top design candidates: work.top
Performing mixed post full build step (MIXED - ELAB) [556 ms] ...
Performing mixed post full build step (MIXED - UNEL) [50 ms] ...
*** Warning: CASE_ITEM_SIGNING_MISMATCH: Comparison between case expression 'recording_detail' of unsigned type and item expression 'UVM_LOW' of signed type
    at line 3320 in /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_component.svh:3320 [compile index 59]
*** Warning: CASE_ITEM_SIGNING_MISMATCH: Comparison between case expression 'recording_detail' of unsigned type and item expression 'UVM_MEDIUM' of signed type
    at line 3322 in /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_component.svh:3322 [compile index 59]
*** Warning: CASE_ITEM_SIGNING_MISMATCH: Comparison between case expression 'recording_detail' of unsigned type and item expression 'UVM_HIGH' of signed type
    at line 3324 in /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_component.svh:3324 [compile index 59]
*** Warning: CASE_ITEM_SIGNING_MISMATCH: Comparison between case expression 'recording_detail' of unsigned type and item expression 'UVM_FULL' of signed type
    at line 3326 in /tools/Amiq/vscode_dvt/amiq.dvt-25.1.11/dvt_home/common/predefined_projects/libs/uvm-1.2/src/base/uvm_component.svh:3326 [compile index 59]
Waive [WARNING/DISABLED on project LUKE_IP : SVSM SVSMW : UNDECLARED_SYSTEM_METHOD: System task or function '$fsdbDumpfile' is not declared in file /home/luke/LUKE_IP/src/top.sv at line 41] by [Waiver 'UNDECLARED_SYSTEM_METHOD' to 'DISABLED']
Waive [WARNING/DISABLED on project LUKE_IP : SVSM SVSMW : UNDECLARED_SYSTEM_METHOD: System task or function '$fsdbDumpvars' is not declared in file /home/luke/LUKE_IP/src/top.sv at line 42] by [Waiver 'UNDECLARED_SYSTEM_METHOD' to 'DISABLED']
Waive [WARNING/DISABLED on project LUKE_IP : SVSM SVSMW : UNELABORATED_PACKAGE: Package 'work.simple_pkg' is not elaborated in file /home/luke/LUKE_IP/tb/simple_pkg.sv at line 1] by [Waiver 'UNELABORATED_PACKAGE' to 'DISABLED']
Performing mixed post full build step (VLOG - RD) [12 ms] ...
Performing mixed post full build step (VLOG - US) [51 ms] ...
*** Done mixed mode extension build [675 ms] ***
Waiver 'Disable by message' defined in '/home/luke/LUKE_IP/.dvt/waivers.xml' at line 4 applied to 0 problems
Waiver 'Demote by path' defined in '/home/luke/LUKE_IP/.dvt/waivers.xml' at line 8 applied to 0 problems
Waiver 'Promote by path OR message' defined in '/home/luke/LUKE_IP/.dvt/waivers.xml' at line 12 applied to 0 problems
Waiver 'Disable by path AND message' defined in '/home/luke/LUKE_IP/.dvt/waivers.xml' at line 17 applied to 0 problems
Waiver 'UNELABORATED_PACKAGE' defined in '/home/luke/LUKE_IP/.dvt/waivers.xml' at line 21 applied to 1 problems
Waiver 'UNDECLARED_SYSTEM_METHOD' defined in '/home/luke/LUKE_IP/.dvt/waivers.xml' at line 24 applied to 1 problems
Waiver 'UNDECLARED_SYSTEM_METHOD' defined in '/home/luke/LUKE_IP/.dvt/waivers.xml' at line 27 applied to 1 problems
Waiver 'Disable by message' defined in '/home/luke/LUKE_IP/.dvt/waivers.xml' at line 4 applied to 0 problems
Waiver 'Demote by path' defined in '/home/luke/LUKE_IP/.dvt/waivers.xml' at line 8 applied to 0 problems
Waiver 'Promote by path OR message' defined in '/home/luke/LUKE_IP/.dvt/waivers.xml' at line 12 applied to 0 problems
Waiver 'Disable by path AND message' defined in '/home/luke/LUKE_IP/.dvt/waivers.xml' at line 17 applied to 0 problems
Waiver 'UNELABORATED_PACKAGE' defined in '/home/luke/LUKE_IP/.dvt/waivers.xml' at line 21 applied to 1 problems
Waiver 'UNDECLARED_SYSTEM_METHOD' defined in '/home/luke/LUKE_IP/.dvt/waivers.xml' at line 24 applied to 1 problems
Waiver 'UNDECLARED_SYSTEM_METHOD' defined in '/home/luke/LUKE_IP/.dvt/waivers.xml' at line 27 applied to 1 problems
Waiver 'Disable by message' defined in '/home/luke/LUKE_IP/.dvt/waivers.xml' at line 4 applied to 0 problems
Waiver 'Demote by path' defined in '/home/luke/LUKE_IP/.dvt/waivers.xml' at line 8 applied to 0 problems
Waiver 'Promote by path OR message' defined in '/home/luke/LUKE_IP/.dvt/waivers.xml' at line 12 applied to 0 problems
Waiver 'Disable by path AND message' defined in '/home/luke/LUKE_IP/.dvt/waivers.xml' at line 17 applied to 0 problems
Waiver 'UNELABORATED_PACKAGE' defined in '/home/luke/LUKE_IP/.dvt/waivers.xml' at line 21 applied to 1 problems
Waiver 'UNDECLARED_SYSTEM_METHOD' defined in '/home/luke/LUKE_IP/.dvt/waivers.xml' at line 24 applied to 1 problems
Waiver 'UNDECLARED_SYSTEM_METHOD' defined in '/home/luke/LUKE_IP/.dvt/waivers.xml' at line 27 applied to 1 problems
There are 3 waived problems. Check the build log file for details:
/home/luke/LUKE_IP/dvt_build.log
*** Total build time [958 ms] ***

*** Starting linting using predefined ruleset Dead Code Rules ***
*** Starting linting using waivers /home/luke/LUKE_IP/.dvt/verissimo_waivers.xml ***
Running SVTB.31.1.0.local ............................................. 141 ms
Running SVTB.31.2.0 ..................................................... 0 ms
Running SVTB.31.2.1 .................................................... 30 ms
Running SVTB.31.3.0 ..................................................... 0 ms
Running SVTB.31.3.1 ..................................................... 0 ms
Running SVTB.31.3.2 ..................................................... 0 ms
Running SVTB.31.3.3 ..................................................... 0 ms
Running SVTB.31.5 ...................................................... 32 ms
Running SVTB.31.6 ...................................................... 39 ms
Running SVTB.31.7 ...................................................... 38 ms
Running R.1081 .......................................................... 0 ms
Running R.1082 .......................................................... 0 ms
Running R.1083 .......................................................... 0 ms
Running R.1105 .......................................................... 0 ms
Running R.1106 .......................................................... 0 ms
Running R.1107 .......................................................... 0 ms
Running R.1119 ......................................................... 42 ms
Running R.1148 .......................................................... 1 ms
Running R.1163 ......................................................... 37 ms
Running R.1224 ....................................................... 1284 ms
Running R.1394 ........................................................ 162 ms
*** Total linting time [1806ms] ***
SUMMARY:
 Checks: 19 passed, 2 errors, 0 warnings, 0 infos, 0 disabled, 0 nonexistent, 0 duplicate
 Hits:   2 errors, 0 warnings, 0 infos, 0 disabled
LINT FAILED!

*** Starting reapply all linting checks ***
Running SVTB.31.1.0.local ............................................. 124 ms
Running SVTB.31.2.0 ..................................................... 0 ms
Running SVTB.31.2.1 ..................................................... 4 ms
Running SVTB.31.3.0 ..................................................... 0 ms
Running SVTB.31.3.1 ..................................................... 0 ms
Running SVTB.31.3.2 ..................................................... 0 ms
Running SVTB.31.3.3 ..................................................... 0 ms
Running SVTB.31.5 ...................................................... 15 ms
Running SVTB.31.6 ...................................................... 20 ms
Running SVTB.31.7 ...................................................... 26 ms
Running R.1081 .......................................................... 0 ms
Running R.1082 .......................................................... 0 ms
Running R.1083 .......................................................... 0 ms
Running R.1105 .......................................................... 0 ms
Running R.1106 .......................................................... 0 ms
Running R.1107 .......................................................... 0 ms
Running R.1119 ......................................................... 31 ms
Running R.1148 .......................................................... 1 ms
Running R.1163 ......................................................... 26 ms
Running R.1224 ........................................................ 752 ms
Running R.1394 ........................................................ 103 ms
*** Total linting time [1102ms] ***
SUMMARY:
 Checks: 20 passed, 1 errors, 0 warnings, 0 infos, 0 disabled, 0 nonexistent, 0 duplicate
 Hits:   1 errors, 0 warnings, 0 infos, 0 disabled

*** Starting reapply all linting checks ***
Running SVTB.31.1.0.local ............................................. 112 ms
Running SVTB.31.2.0 ..................................................... 0 ms
Running SVTB.31.2.1 ..................................................... 4 ms
Running SVTB.31.3.0 ..................................................... 0 ms
Running SVTB.31.3.1 ..................................................... 0 ms
Running SVTB.31.3.2 ..................................................... 0 ms
Running SVTB.31.3.3 ..................................................... 0 ms
Running SVTB.31.5 ...................................................... 14 ms
Running SVTB.31.6 ...................................................... 18 ms
Running SVTB.31.7 ...................................................... 18 ms
Running R.1081 .......................................................... 0 ms
Running R.1082 .......................................................... 0 ms
Running R.1083 .......................................................... 0 ms
Running R.1105 .......................................................... 0 ms
Running R.1106 .......................................................... 0 ms
Running R.1107 .......................................................... 0 ms
Running R.1119 ......................................................... 30 ms
Running R.1148 .......................................................... 0 ms
Running R.1163 ......................................................... 16 ms
Running R.1224 ........................................................ 654 ms
Running R.1394 ........................................................ 103 ms
*** Total linting time [969ms] ***
SUMMARY:
 Checks: 21 passed, 0 errors, 0 warnings, 0 infos, 0 disabled, 0 nonexistent, 0 duplicate
 Hits:   0 errors, 0 warnings, 0 infos, 0 disabled

*** Starting reapply all linting checks ***
Running SVTB.31.1.0.local ............................................. 156 ms
Running SVTB.31.2.0 ..................................................... 0 ms
Running SVTB.31.2.1 ..................................................... 4 ms
Running SVTB.31.3.0 ..................................................... 0 ms
Running SVTB.31.3.1 ..................................................... 0 ms
Running SVTB.31.3.2 ..................................................... 0 ms
Running SVTB.31.3.3 ..................................................... 0 ms
Running SVTB.31.5 ...................................................... 14 ms
Running SVTB.31.6 ...................................................... 18 ms
Running SVTB.31.7 ...................................................... 19 ms
Running R.1081 .......................................................... 0 ms
Running R.1082 .......................................................... 0 ms
Running R.1083 .......................................................... 0 ms
Running R.1105 .......................................................... 0 ms
Running R.1106 .......................................................... 0 ms
Running R.1107 .......................................................... 0 ms
Running R.1119 ......................................................... 27 ms
Running R.1148 .......................................................... 0 ms
Running R.1163 ......................................................... 16 ms
Running R.1224 ........................................................ 636 ms
Running R.1394 ......................................................... 97 ms
*** Total linting time [987ms] ***
SUMMARY:
 Checks: 20 passed, 1 errors, 0 warnings, 0 infos, 0 disabled, 0 nonexistent, 0 duplicate
 Hits:   1 errors, 0 warnings, 0 infos, 0 disabled

*** Starting reapply all linting checks ***
Running SVTB.31.1.0.local ............................................. 118 ms
Running SVTB.31.2.0 ..................................................... 0 ms
Running SVTB.31.2.1 ..................................................... 4 ms
Running SVTB.31.3.0 ..................................................... 0 ms
Running SVTB.31.3.1 ..................................................... 0 ms
Running SVTB.31.3.2 ..................................................... 0 ms
Running SVTB.31.3.3 ..................................................... 0 ms
Running SVTB.31.5 ...................................................... 14 ms
Running SVTB.31.6 ...................................................... 19 ms
Running SVTB.31.7 ...................................................... 19 ms
Running R.1081 .......................................................... 0 ms
Running R.1082 .......................................................... 0 ms
Running R.1083 .......................................................... 0 ms
Running R.1105 .......................................................... 0 ms
Running R.1106 .......................................................... 0 ms
Running R.1107 .......................................................... 0 ms
Running R.1119 ......................................................... 29 ms
Running R.1148 .......................................................... 0 ms
Running R.1163 ......................................................... 18 ms
Running R.1224 ........................................................ 663 ms
Running R.1394 ........................................................ 103 ms
*** Total linting time [987ms] ***
SUMMARY:
 Checks: 21 passed, 0 errors, 0 warnings, 0 infos, 0 disabled, 0 nonexistent, 0 duplicate
 Hits:   0 errors, 0 warnings, 0 infos, 0 disabled
