read -sv run_verilog_mid/adder_32b_13_70_a4e3d242e6cca21f43df9d2de5dd04f0.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_13_70_a4e3d242e6cca21f43df9d2de5dd04f0_yosys.v
