module CPU(clk);
	input clk;






	regfile rf (ReadData1, ReadData2, WriteData, 
			  ReadRegister1, ReadRegister2, WriteRegister,
			  RegWrite, clk);