@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@W: BN287 :"c:\lscc\diamond\3.9_x64\examples\fleadso\source\simple_uart.vhd":130:2:130:3|Register rxstate[0:4] with reset has an initial value of 1. Ignoring initial value.  
@W: BN287 :"c:\lscc\diamond\3.9_x64\examples\fleadso\source\simple_uart.vhd":185:2:185:3|Register txstate[0:1] with reset has an initial value of 1. Ignoring initial value.  
@W: BN132 :"c:\lscc\diamond\3.9_x64\examples\fleadso\source\fleafpga_dso.vhd":263:2:263:3|Removing sequential instance user_module1.addpixel2[8:0] because it is equivalent to instance user_module1.addpixel1[8:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN114 :"c:\lscc\diamond\3.9_x64\examples\fleadso\ddr_out\ddr_out.vhd":52:4:52:16|Removing instance Inst3_ODDRX1F (in view: work.ddr_out_0(structure)) of black box view:work.ODDRX1F(syn_black_box) because it does not drive other instances.
@W: BN114 :"c:\lscc\diamond\3.9_x64\examples\fleadso\ddr_out\ddr_out.vhd":52:4:52:16|Removing instance Inst3_ODDRX1F (in view: work.ddr_out_1(structure)) of black box view:work.ODDRX1F(syn_black_box) because it does not drive other instances.
@W: BN114 :"c:\lscc\diamond\3.9_x64\examples\fleadso\ddr_out\ddr_out.vhd":52:4:52:16|Removing instance Inst3_ODDRX1F (in view: work.ddr_out_2(structure)) of black box view:work.ODDRX1F(syn_black_box) because it does not drive other instances.
@W: BN114 :"c:\lscc\diamond\3.9_x64\examples\fleadso\ddr_out\ddr_out.vhd":52:4:52:16|Removing instance Inst3_ODDRX1F (in view: work.ddr_out_3(structure)) of black box view:work.ODDRX1F(syn_black_box) because it does not drive other instances.
@W: MT529 :"c:\lscc\diamond\3.9_x64\examples\fleadso\source\simple_uart.vhd":82:2:82:3|Found inferred clock DVI_clkgen|CLKOS3_inferred_clock which controls 38 sequential elements including myuart.txcounter[15:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\lscc\diamond\3.9_x64\examples\fleadso\source\tdms_encoder.vhd":76:6:76:7|Found inferred clock DVI_clkgen|CLKOS2_inferred_clock which controls 72 sequential elements including u100.u21.dc_bias[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\lscc\diamond\3.9_x64\examples\fleadso\source\dvi_d.vhd":110:6:110:7|Found inferred clock DVI_clkgen|CLKOP_inferred_clock which controls 40 sequential elements including u100.shift_red[0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\lscc\diamond\3.9_x64\examples\fleadso\dso_rambuffer_ch1\dso_rambuffer_ch1.vhd":51:4:51:26|Found inferred clock ADC_PLL|CLKOP_inferred_clock which controls 45 sequential elements including user_module1.U3.DSO_RAMBUFFER_CH1_0_0_0. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\lscc\diamond\3.9_x64\examples\fleadso\source\simple_vga_crtc.vhd":80:4:80:5|Found inferred clock ADC_PLL|CLKOS_inferred_clock which controls 102 sequential elements including user_module1.U2.row_1[8:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
