// Seed: 3695336649
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  output wor id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_7 = 1;
  assign id_3 = !id_13#(.id_10(1));
  logic id_14;
endmodule
module module_1 #(
    parameter id_4 = 32'd26
) (
    output wor id_0,
    input wor id_1,
    input uwire id_2,
    output uwire id_3,
    input tri _id_4,
    input wand id_5,
    input uwire id_6,
    input uwire id_7,
    input uwire id_8,
    output supply0 id_9,
    input tri id_10,
    output tri id_11
);
  wire  id_13;
  logic id_14;
  module_0 modCall_1 (
      id_14,
      id_13,
      id_14,
      id_13,
      id_14,
      id_13,
      id_13,
      id_13,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14
  );
  wire id_15;
  assign {(id_8), (1)} = id_6;
  wire [1 : id_4] id_16;
  assign id_9 = id_16 == -1'b0 && 1 == 1;
endmodule
