// Seed: 2839543249
module module_0 (
    output wire id_0,
    input supply0 id_1,
    output tri id_2,
    output tri1 id_3,
    output tri0 id_4
);
  id_6 :
  assert property (@(posedge 1) id_1)
  else $display;
  wire id_7;
  wire id_8;
  wire id_9;
  wire id_10;
  assign module_1.type_1 = 0;
  wire id_11;
endmodule
module module_1 (
    input  wire id_0,
    output wire id_1
);
  wire id_3;
  assign id_1 = 1;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_1,
      id_1,
      id_1
  );
  logic [7:0] id_4, id_5;
  always @(*) $display(id_0, 1);
  assign id_5[1] = id_0;
endmodule
