<stg><name>matrixmul</name>


<trans_list>

<trans id="136" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %a_addr = getelementptr [3 x i24]* %a, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="a_addr"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="24" op_0_bw="2">
<![CDATA[
:15  %a_load = load i24* %a_addr, align 4

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %b_addr = getelementptr [3 x i24]* %b, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="b_addr"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="24" op_0_bw="2">
<![CDATA[
:19  %b_load = load i24* %b_addr, align 4

]]></Node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36  %b_addr_1 = getelementptr [3 x i24]* %b, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="b_addr_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="24" op_0_bw="2">
<![CDATA[
:37  %b_load_1 = load i24* %b_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_load_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:64  %a_addr_1 = getelementptr [3 x i24]* %a, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="a_addr_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="24" op_0_bw="2">
<![CDATA[
:65  %a_load_1 = load i24* %a_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_load_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %res_addr = getelementptr [9 x i16]* %res, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="res_addr"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %res_addr_1 = getelementptr [9 x i16]* %res, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="res_addr_1"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="24" op_0_bw="2">
<![CDATA[
:15  %a_load = load i24* %a_addr, align 4

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="24">
<![CDATA[
:16  %trunc_ln60 = trunc i24 %a_load to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="8">
<![CDATA[
:17  %sext_ln60 = sext i8 %trunc_ln60 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="24" op_0_bw="2">
<![CDATA[
:19  %b_load = load i24* %b_addr, align 4

]]></Node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="24">
<![CDATA[
:20  %trunc_ln60_1 = trunc i24 %b_load to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_1"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="8">
<![CDATA[
:21  %sext_ln60_1 = sext i8 %trunc_ln60_1 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_1"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:22  %mul_ln60 = mul i16 %sext_ln60_1, %sext_ln60

]]></Node>
<StgValue><ssdm name="mul_ln60"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
:23  %tmp_2 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %a_load, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="8">
<![CDATA[
:24  %sext_ln60_2 = sext i8 %tmp_2 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_2"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
:25  %tmp_3 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %b_load, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="8">
<![CDATA[
:26  %sext_ln60_3 = sext i8 %tmp_3 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_3"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:27  %mul_ln60_1 = mul i16 %sext_ln60_3, %sext_ln60_2

]]></Node>
<StgValue><ssdm name="mul_ln60_1"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
:28  %tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %a_load, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="8">
<![CDATA[
:29  %sext_ln60_4 = sext i8 %tmp_4 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_4"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
:30  %tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %b_load, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="8">
<![CDATA[
:31  %sext_ln60_5 = sext i8 %tmp_5 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_5"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:32  %mul_ln60_2 = mul i16 %sext_ln60_5, %sext_ln60_4

]]></Node>
<StgValue><ssdm name="mul_ln60_2"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:33  %add_ln60 = add i16 %mul_ln60_2, %mul_ln60

]]></Node>
<StgValue><ssdm name="add_ln60"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:34  %add_ln60_1 = add i16 %mul_ln60_1, %add_ln60

]]></Node>
<StgValue><ssdm name="add_ln60_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
:35  store i16 %add_ln60_1, i16* %res_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="24" op_0_bw="2">
<![CDATA[
:37  %b_load_1 = load i24* %b_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_load_1"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="24">
<![CDATA[
:38  %trunc_ln60_2 = trunc i24 %b_load_1 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_2"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="8">
<![CDATA[
:39  %sext_ln60_6 = sext i8 %trunc_ln60_2 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_6"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:40  %mul_ln60_3 = mul i16 %sext_ln60_6, %sext_ln60

]]></Node>
<StgValue><ssdm name="mul_ln60_3"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
:41  %tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %b_load_1, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="8">
<![CDATA[
:42  %sext_ln60_7 = sext i8 %tmp_7 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_7"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:43  %mul_ln60_4 = mul i16 %sext_ln60_7, %sext_ln60_2

]]></Node>
<StgValue><ssdm name="mul_ln60_4"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
:44  %tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %b_load_1, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="8">
<![CDATA[
:45  %sext_ln60_8 = sext i8 %tmp_8 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_8"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:46  %mul_ln60_5 = mul i16 %sext_ln60_8, %sext_ln60_4

]]></Node>
<StgValue><ssdm name="mul_ln60_5"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:47  %add_ln60_2 = add i16 %mul_ln60_5, %mul_ln60_3

]]></Node>
<StgValue><ssdm name="add_ln60_2"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:48  %add_ln60_3 = add i16 %mul_ln60_4, %add_ln60_2

]]></Node>
<StgValue><ssdm name="add_ln60_3"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
:49  store i16 %add_ln60_3, i16* %res_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:50  %b_addr_2 = getelementptr [3 x i24]* %b, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="b_addr_2"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="24" op_0_bw="2">
<![CDATA[
:51  %b_load_2 = load i24* %b_addr_2, align 4

]]></Node>
<StgValue><ssdm name="b_load_2"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="24" op_0_bw="2">
<![CDATA[
:65  %a_load_1 = load i24* %a_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_load_1"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="24">
<![CDATA[
:66  %trunc_ln60_4 = trunc i24 %a_load_1 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_4"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
:69  %tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %a_load_1, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
:72  %tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %a_load_1, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:90  %a_addr_2 = getelementptr [3 x i24]* %a, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="a_addr_2"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="24" op_0_bw="2">
<![CDATA[
:91  %a_load_2 = load i24* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_2"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %res_addr_2 = getelementptr [9 x i16]* %res, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="res_addr_2"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %res_addr_3 = getelementptr [9 x i16]* %res, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="res_addr_3"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="24" op_0_bw="2">
<![CDATA[
:51  %b_load_2 = load i24* %b_addr_2, align 4

]]></Node>
<StgValue><ssdm name="b_load_2"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="24">
<![CDATA[
:52  %trunc_ln60_3 = trunc i24 %b_load_2 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_3"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="8">
<![CDATA[
:53  %sext_ln60_9 = sext i8 %trunc_ln60_3 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_9"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:54  %mul_ln60_6 = mul i16 %sext_ln60_9, %sext_ln60

]]></Node>
<StgValue><ssdm name="mul_ln60_6"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
:55  %tmp_s = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %b_load_2, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="8">
<![CDATA[
:56  %sext_ln60_10 = sext i8 %tmp_s to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_10"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:57  %mul_ln60_7 = mul i16 %sext_ln60_10, %sext_ln60_2

]]></Node>
<StgValue><ssdm name="mul_ln60_7"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
:58  %tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %b_load_2, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="8">
<![CDATA[
:59  %sext_ln60_11 = sext i8 %tmp_1 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_11"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:60  %mul_ln60_8 = mul i16 %sext_ln60_11, %sext_ln60_4

]]></Node>
<StgValue><ssdm name="mul_ln60_8"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:61  %add_ln60_4 = add i16 %mul_ln60_8, %mul_ln60_6

]]></Node>
<StgValue><ssdm name="add_ln60_4"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:62  %add_ln60_5 = add i16 %mul_ln60_7, %add_ln60_4

]]></Node>
<StgValue><ssdm name="add_ln60_5"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
:63  store i16 %add_ln60_5, i16* %res_addr_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="8">
<![CDATA[
:67  %sext_ln60_12 = sext i8 %trunc_ln60_4 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_12"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:68  %mul_ln60_9 = mul i16 %sext_ln60_1, %sext_ln60_12

]]></Node>
<StgValue><ssdm name="mul_ln60_9"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="8">
<![CDATA[
:70  %sext_ln60_13 = sext i8 %tmp_6 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_13"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:71  %mul_ln60_10 = mul i16 %sext_ln60_3, %sext_ln60_13

]]></Node>
<StgValue><ssdm name="mul_ln60_10"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="8">
<![CDATA[
:73  %sext_ln60_14 = sext i8 %tmp_9 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_14"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:74  %mul_ln60_11 = mul i16 %sext_ln60_5, %sext_ln60_14

]]></Node>
<StgValue><ssdm name="mul_ln60_11"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:75  %add_ln60_6 = add i16 %mul_ln60_11, %mul_ln60_9

]]></Node>
<StgValue><ssdm name="add_ln60_6"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:76  %add_ln60_7 = add i16 %mul_ln60_10, %add_ln60_6

]]></Node>
<StgValue><ssdm name="add_ln60_7"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
:77  store i16 %add_ln60_7, i16* %res_addr_3, align 2

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="24" op_0_bw="2">
<![CDATA[
:91  %a_load_2 = load i24* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_2"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="24">
<![CDATA[
:92  %trunc_ln60_5 = trunc i24 %a_load_2 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_5"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
:95  %tmp_10 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %a_load_2, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
:98  %tmp_11 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %a_load_2, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %res_addr_4 = getelementptr [9 x i16]* %res, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="res_addr_4"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %res_addr_5 = getelementptr [9 x i16]* %res, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="res_addr_5"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:78  %mul_ln60_12 = mul i16 %sext_ln60_6, %sext_ln60_12

]]></Node>
<StgValue><ssdm name="mul_ln60_12"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:79  %mul_ln60_13 = mul i16 %sext_ln60_7, %sext_ln60_13

]]></Node>
<StgValue><ssdm name="mul_ln60_13"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:80  %mul_ln60_14 = mul i16 %sext_ln60_8, %sext_ln60_14

]]></Node>
<StgValue><ssdm name="mul_ln60_14"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:81  %add_ln60_8 = add i16 %mul_ln60_14, %mul_ln60_12

]]></Node>
<StgValue><ssdm name="add_ln60_8"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:82  %add_ln60_9 = add i16 %mul_ln60_13, %add_ln60_8

]]></Node>
<StgValue><ssdm name="add_ln60_9"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
:83  store i16 %add_ln60_9, i16* %res_addr_4, align 2

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:84  %mul_ln60_15 = mul i16 %sext_ln60_9, %sext_ln60_12

]]></Node>
<StgValue><ssdm name="mul_ln60_15"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:85  %mul_ln60_16 = mul i16 %sext_ln60_10, %sext_ln60_13

]]></Node>
<StgValue><ssdm name="mul_ln60_16"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:86  %mul_ln60_17 = mul i16 %sext_ln60_11, %sext_ln60_14

]]></Node>
<StgValue><ssdm name="mul_ln60_17"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:87  %add_ln60_10 = add i16 %mul_ln60_17, %mul_ln60_15

]]></Node>
<StgValue><ssdm name="add_ln60_10"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:88  %add_ln60_11 = add i16 %mul_ln60_16, %add_ln60_10

]]></Node>
<StgValue><ssdm name="add_ln60_11"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
:89  store i16 %add_ln60_11, i16* %res_addr_5, align 2

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %res_addr_6 = getelementptr [9 x i16]* %res, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="res_addr_6"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %res_addr_7 = getelementptr [9 x i16]* %res, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="res_addr_7"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="8">
<![CDATA[
:93  %sext_ln60_15 = sext i8 %trunc_ln60_5 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_15"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:94  %mul_ln60_18 = mul i16 %sext_ln60_1, %sext_ln60_15

]]></Node>
<StgValue><ssdm name="mul_ln60_18"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="8">
<![CDATA[
:96  %sext_ln60_16 = sext i8 %tmp_10 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_16"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:97  %mul_ln60_19 = mul i16 %sext_ln60_3, %sext_ln60_16

]]></Node>
<StgValue><ssdm name="mul_ln60_19"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="8">
<![CDATA[
:99  %sext_ln60_17 = sext i8 %tmp_11 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_17"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:100  %mul_ln60_20 = mul i16 %sext_ln60_5, %sext_ln60_17

]]></Node>
<StgValue><ssdm name="mul_ln60_20"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:101  %add_ln60_12 = add i16 %mul_ln60_20, %mul_ln60_18

]]></Node>
<StgValue><ssdm name="add_ln60_12"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:102  %add_ln60_13 = add i16 %mul_ln60_19, %add_ln60_12

]]></Node>
<StgValue><ssdm name="add_ln60_13"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
:103  store i16 %add_ln60_13, i16* %res_addr_6, align 2

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:104  %mul_ln60_21 = mul i16 %sext_ln60_6, %sext_ln60_15

]]></Node>
<StgValue><ssdm name="mul_ln60_21"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:105  %mul_ln60_22 = mul i16 %sext_ln60_7, %sext_ln60_16

]]></Node>
<StgValue><ssdm name="mul_ln60_22"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:106  %mul_ln60_23 = mul i16 %sext_ln60_8, %sext_ln60_17

]]></Node>
<StgValue><ssdm name="mul_ln60_23"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:107  %add_ln60_14 = add i16 %mul_ln60_23, %mul_ln60_21

]]></Node>
<StgValue><ssdm name="add_ln60_14"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:108  %add_ln60_15 = add i16 %mul_ln60_22, %add_ln60_14

]]></Node>
<StgValue><ssdm name="add_ln60_15"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
:109  store i16 %add_ln60_15, i16* %res_addr_7, align 2

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="117" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %res_addr_8 = getelementptr [9 x i16]* %res, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="res_addr_8"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecBitsMap([3 x i24]* %b), !map !7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecBitsMap([3 x i24]* %a), !map !24

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecBitsMap([9 x i16]* %res), !map !37

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @matrixmul_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln53"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:110  %mul_ln60_24 = mul i16 %sext_ln60_9, %sext_ln60_15

]]></Node>
<StgValue><ssdm name="mul_ln60_24"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:111  %mul_ln60_25 = mul i16 %sext_ln60_10, %sext_ln60_16

]]></Node>
<StgValue><ssdm name="mul_ln60_25"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:112  %mul_ln60_26 = mul i16 %sext_ln60_11, %sext_ln60_17

]]></Node>
<StgValue><ssdm name="mul_ln60_26"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:113  %add_ln60_16 = add i16 %mul_ln60_26, %mul_ln60_24

]]></Node>
<StgValue><ssdm name="add_ln60_16"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:114  %add_ln60_17 = add i16 %mul_ln60_25, %add_ln60_16

]]></Node>
<StgValue><ssdm name="add_ln60_17"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
:115  store i16 %add_ln60_17, i16* %res_addr_8, align 2

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0">
<![CDATA[
:116  ret void

]]></Node>
<StgValue><ssdm name="ret_ln65"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
