{
  "module_name": "xen.h",
  "hash_id": "ca5b95f7dc271645bc0983da37d9532e921af3aa4e2b5d152bf995841f4b4863",
  "original_prompt": "Ingested from linux-6.6.14/include/xen/interface/xen.h",
  "human_readable_source": " \n \n\n#ifndef __XEN_PUBLIC_XEN_H__\n#define __XEN_PUBLIC_XEN_H__\n\n#include <asm/xen/interface.h>\n\n \n\n \n#define __HYPERVISOR_set_trap_table        0\n#define __HYPERVISOR_mmu_update            1\n#define __HYPERVISOR_set_gdt               2\n#define __HYPERVISOR_stack_switch          3\n#define __HYPERVISOR_set_callbacks         4\n#define __HYPERVISOR_fpu_taskswitch        5\n#define __HYPERVISOR_sched_op_compat       6\n#define __HYPERVISOR_platform_op           7\n#define __HYPERVISOR_set_debugreg          8\n#define __HYPERVISOR_get_debugreg          9\n#define __HYPERVISOR_update_descriptor    10\n#define __HYPERVISOR_memory_op            12\n#define __HYPERVISOR_multicall            13\n#define __HYPERVISOR_update_va_mapping    14\n#define __HYPERVISOR_set_timer_op         15\n#define __HYPERVISOR_event_channel_op_compat 16\n#define __HYPERVISOR_xen_version          17\n#define __HYPERVISOR_console_io           18\n#define __HYPERVISOR_physdev_op_compat    19\n#define __HYPERVISOR_grant_table_op       20\n#define __HYPERVISOR_vm_assist            21\n#define __HYPERVISOR_update_va_mapping_otherdomain 22\n#define __HYPERVISOR_iret                 23  \n#define __HYPERVISOR_vcpu_op              24\n#define __HYPERVISOR_set_segment_base     25  \n#define __HYPERVISOR_mmuext_op            26\n#define __HYPERVISOR_xsm_op               27\n#define __HYPERVISOR_nmi_op               28\n#define __HYPERVISOR_sched_op             29\n#define __HYPERVISOR_callback_op          30\n#define __HYPERVISOR_xenoprof_op          31\n#define __HYPERVISOR_event_channel_op     32\n#define __HYPERVISOR_physdev_op           33\n#define __HYPERVISOR_hvm_op               34\n#define __HYPERVISOR_sysctl               35\n#define __HYPERVISOR_domctl               36\n#define __HYPERVISOR_kexec_op             37\n#define __HYPERVISOR_tmem_op              38\n#define __HYPERVISOR_xc_reserved_op       39  \n#define __HYPERVISOR_xenpmu_op            40\n#define __HYPERVISOR_dm_op                41\n\n \n#define __HYPERVISOR_arch_0               48\n#define __HYPERVISOR_arch_1               49\n#define __HYPERVISOR_arch_2               50\n#define __HYPERVISOR_arch_3               51\n#define __HYPERVISOR_arch_4               52\n#define __HYPERVISOR_arch_5               53\n#define __HYPERVISOR_arch_6               54\n#define __HYPERVISOR_arch_7               55\n\n \n#define VIRQ_TIMER      0   \n#define VIRQ_DEBUG      1   \n#define VIRQ_CONSOLE    2   \n#define VIRQ_DOM_EXC    3   \n#define VIRQ_TBUF       4   \n#define VIRQ_DEBUGGER   6   \n#define VIRQ_XENOPROF   7   \n#define VIRQ_CON_RING   8   \n#define VIRQ_PCPU_STATE 9   \n#define VIRQ_MEM_EVENT  10  \n#define VIRQ_XC_RESERVED 11  \n#define VIRQ_ENOMEM     12  \n#define VIRQ_XENPMU     13   \n\n \n#define VIRQ_ARCH_0    16\n#define VIRQ_ARCH_1    17\n#define VIRQ_ARCH_2    18\n#define VIRQ_ARCH_3    19\n#define VIRQ_ARCH_4    20\n#define VIRQ_ARCH_5    21\n#define VIRQ_ARCH_6    22\n#define VIRQ_ARCH_7    23\n\n#define NR_VIRQS       24\n\n \n#define MMU_NORMAL_PT_UPDATE       0  \n#define MMU_MACHPHYS_UPDATE        1  \n#define MMU_PT_UPDATE_PRESERVE_AD  2  \n#define MMU_PT_UPDATE_NO_TRANSLATE 3  \n\n \n \n#define MMUEXT_PIN_L1_TABLE      0\n#define MMUEXT_PIN_L2_TABLE      1\n#define MMUEXT_PIN_L3_TABLE      2\n#define MMUEXT_PIN_L4_TABLE      3\n#define MMUEXT_UNPIN_TABLE       4\n#define MMUEXT_NEW_BASEPTR       5\n#define MMUEXT_TLB_FLUSH_LOCAL   6\n#define MMUEXT_INVLPG_LOCAL      7\n#define MMUEXT_TLB_FLUSH_MULTI   8\n#define MMUEXT_INVLPG_MULTI      9\n#define MMUEXT_TLB_FLUSH_ALL    10\n#define MMUEXT_INVLPG_ALL       11\n#define MMUEXT_FLUSH_CACHE      12\n#define MMUEXT_SET_LDT          13\n#define MMUEXT_NEW_USER_BASEPTR 15\n#define MMUEXT_CLEAR_PAGE       16\n#define MMUEXT_COPY_PAGE        17\n#define MMUEXT_FLUSH_CACHE_GLOBAL 18\n#define MMUEXT_MARK_SUPER       19\n#define MMUEXT_UNMARK_SUPER     20\n\n#ifndef __ASSEMBLY__\nstruct mmuext_op {\n\tunsigned int cmd;\n\tunion {\n\t\t \n\t\txen_pfn_t mfn;\n\t\t \n\t\tunsigned long linear_addr;\n\t} arg1;\n\tunion {\n\t\t \n\t\tunsigned int nr_ents;\n\t\t \n\t\tvoid *vcpumask;\n\t\t \n\t\txen_pfn_t src_mfn;\n\t} arg2;\n};\nDEFINE_GUEST_HANDLE_STRUCT(mmuext_op);\n#endif\n\n \n \n \n#define UVMF_NONE               (0UL<<0)  \n#define UVMF_TLB_FLUSH          (1UL<<0)  \n#define UVMF_INVLPG             (2UL<<0)  \n#define UVMF_FLUSHTYPE_MASK     (3UL<<0)\n#define UVMF_MULTI              (0UL<<2)  \n#define UVMF_LOCAL              (0UL<<2)  \n#define UVMF_ALL                (1UL<<2)  \n\n \n#define CONSOLEIO_write         0\n#define CONSOLEIO_read          1\n\n \n#define VMASST_CMD_enable                0\n#define VMASST_CMD_disable               1\n\n \n#define VMASST_TYPE_4gb_segments         0\n\n \n#define VMASST_TYPE_4gb_segments_notify  1\n\n \n#define VMASST_TYPE_writable_pagetables  2\n\n \n#define VMASST_TYPE_pae_extended_cr3     3\n\n \n#define VMASST_TYPE_architectural_iopl   4\n\n \n#define VMASST_TYPE_runstate_update_flag 5\n\n#define MAX_VMASST_TYPE 5\n\n#ifndef __ASSEMBLY__\n\ntypedef uint16_t domid_t;\n\n \n#define DOMID_FIRST_RESERVED (0x7FF0U)\n\n \n#define DOMID_SELF (0x7FF0U)\n\n \n#define DOMID_IO   (0x7FF1U)\n\n \n#define DOMID_XEN  (0x7FF2U)\n\n \n#define DOMID_COW  (0x7FF3U)\n\n \n#define DOMID_INVALID (0x7FF4U)\n\n \n#define DOMID_IDLE (0x7FFFU)\n\n \nstruct mmu_update {\n    uint64_t ptr;        \n    uint64_t val;        \n};\nDEFINE_GUEST_HANDLE_STRUCT(mmu_update);\n\n \nstruct multicall_entry {\n    xen_ulong_t op;\n    xen_long_t result;\n    xen_ulong_t args[6];\n};\nDEFINE_GUEST_HANDLE_STRUCT(multicall_entry);\n\nstruct vcpu_time_info {\n\t \n\tuint32_t version;\n\tuint32_t pad0;\n\tuint64_t tsc_timestamp;    \n\tuint64_t system_time;      \n\t \n\tuint32_t tsc_to_system_mul;\n\tint8_t   tsc_shift;\n\tint8_t   pad1[3];\n};  \n\nstruct vcpu_info {\n\t \n\tuint8_t evtchn_upcall_pending;\n\tuint8_t evtchn_upcall_mask;\n\txen_ulong_t evtchn_pending_sel;\n\tstruct arch_vcpu_info arch;\n\tstruct pvclock_vcpu_time_info time;\n};  \n\n \nstruct shared_info {\n\tstruct vcpu_info vcpu_info[MAX_VIRT_CPUS];\n\n\t \n\txen_ulong_t evtchn_pending[sizeof(xen_ulong_t) * 8];\n\txen_ulong_t evtchn_mask[sizeof(xen_ulong_t) * 8];\n\n\t \n\tstruct pvclock_wall_clock wc;\n#ifndef CONFIG_X86_32\n\tuint32_t wc_sec_hi;\n#endif\n\tstruct arch_shared_info arch;\n\n};\n\n \n\n#define MAX_GUEST_CMDLINE 1024\nstruct start_info {\n\t \n\tchar magic[32];              \n\tunsigned long nr_pages;      \n\tunsigned long shared_info;   \n\tuint32_t flags;              \n\txen_pfn_t store_mfn;         \n\tuint32_t store_evtchn;       \n\tunion {\n\t\tstruct {\n\t\t\txen_pfn_t mfn;       \n\t\t\tuint32_t  evtchn;    \n\t\t} domU;\n\t\tstruct {\n\t\t\tuint32_t info_off;   \n\t\t\tuint32_t info_size;  \n\t\t} dom0;\n\t} console;\n\t \n\tunsigned long pt_base;       \n\tunsigned long nr_pt_frames;  \n\tunsigned long mfn_list;      \n\tunsigned long mod_start;     \n\tunsigned long mod_len;       \n\tint8_t cmd_line[MAX_GUEST_CMDLINE];\n\t \n\tunsigned long first_p2m_pfn; \n\tunsigned long nr_p2m_frames; \n};\n\n \n#define SIF_PRIVILEGED      (1<<0)   \n#define SIF_INITDOMAIN      (1<<1)   \n#define SIF_MULTIBOOT_MOD   (1<<2)   \n#define SIF_MOD_START_PFN   (1<<3)   \n#define SIF_VIRT_P2M_4TOOLS (1<<4)   \n\t\t\t\t     \n#define SIF_PM_MASK       (0xFF<<8)  \n\n \nstruct xen_multiboot_mod_list {\n\t \n\tuint32_t mod_start;\n\t \n\tuint32_t mod_end;\n\t \n\tuint32_t cmdline;\n\t \n\tuint32_t pad;\n};\n \nstruct dom0_vga_console_info {\n\tuint8_t video_type;\n#define XEN_VGATYPE_TEXT_MODE_3 0x03\n#define XEN_VGATYPE_VESA_LFB    0x23\n#define XEN_VGATYPE_EFI_LFB     0x70\n\n\tunion {\n\t\tstruct {\n\t\t\t \n\t\t\tuint16_t font_height;\n\t\t\t \n\t\t\tuint16_t cursor_x, cursor_y;\n\t\t\t \n\t\t\tuint16_t rows, columns;\n\t\t} text_mode_3;\n\n\t\tstruct {\n\t\t\t \n\t\t\tuint16_t width, height;\n\t\t\t \n\t\t\tuint16_t bytes_per_line;\n\t\t\t \n\t\t\tuint16_t bits_per_pixel;\n\t\t\t \n\t\t\tuint32_t lfb_base;\n\t\t\tuint32_t lfb_size;\n\t\t\t \n\t\t\tuint8_t  red_pos, red_size;\n\t\t\tuint8_t  green_pos, green_size;\n\t\t\tuint8_t  blue_pos, blue_size;\n\t\t\tuint8_t  rsvd_pos, rsvd_size;\n\n\t\t\t \n\t\t\tuint32_t gbl_caps;\n\t\t\t \n\t\t\tuint16_t mode_attrs;\n\t\t\tuint16_t pad;\n\t\t\t \n\t\t\tuint32_t ext_lfb_base;\n\t\t} vesa_lfb;\n\t} u;\n};\n\ntypedef uint64_t cpumap_t;\n\ntypedef uint8_t xen_domain_handle_t[16];\n\n \n#define __mk_unsigned_long(x) x ## UL\n#define mk_unsigned_long(x) __mk_unsigned_long(x)\n\n#define TMEM_SPEC_VERSION 1\n\nstruct tmem_op {\n\tuint32_t cmd;\n\tint32_t pool_id;\n\tunion {\n\t\tstruct {   \n\t\t\tuint64_t uuid[2];\n\t\t\tuint32_t flags;\n\t\t} new;\n\t\tstruct {\n\t\t\tuint64_t oid[3];\n\t\t\tuint32_t index;\n\t\t\tuint32_t tmem_offset;\n\t\t\tuint32_t pfn_offset;\n\t\t\tuint32_t len;\n\t\t\tGUEST_HANDLE(void) gmfn;  \n\t\t} gen;\n\t} u;\n};\n\nDEFINE_GUEST_HANDLE(u64);\n\n#else  \n\n \n#define mk_unsigned_long(x) x\n\n#endif  \n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}