## RISC-V Summit China 2021

The Summit will showcase the continued rapid expansion of the RISC-V ecosystem, with both commercial offerings and exciting open-source developments

## Time and Venue

WHAT: **RISC-V Summit China 2021. The first RISC-V Summit in China.**

WHERE: **ShanghaiTech University, Pudong District, Shanghai, China**

WHEN: **Tuesday, June. 22 to Thursday, June. 24, 2021**

## Intro

DETAILS: The ShanghaiTech University and Institute of Software, Chinese Academy of Sciences will hold the first annual RISC-V Summit China at the ShanghaiTech Zhangjiang campus from June 22 to 24, 2021. The Summit is a major international event promoting RISC-V, bringing together the community for a multi-track conference, tutorials, exhibitions and more. The RISC-V Shanghai Day 2018 had more than 800 attendees around China. This year’s Summit is expected to have more than 1000 attendees, and more than 100 exhibitors and 90 presentations.

This year’s conference program will feature exciting new projects and implementations, technical capabilities and commercial implementations. The call for speakers for the RISC-V Summit is open through Monday, March 15 and speakers will be notified in late April or early May. To submit your speaking proposal for the RISC-V Summit and learn more about the formats and types of sessions, submission guidelines and deadlines, please visit: [https://easychair.org/cfp/RVSC2021](https://easychair.org/cfp/RVSC2021)

Sponsorship packages are also available, specific to launching a new product or service, boosting brand exposure, meeting customers in-person, positioning a brand as a market and thought leader and generating new sales leads. To learn more about sponsorship packages and exhibition opportunities, please visit: **coming soon**.

For press and analysts interested in attending, please email **Alex/Kim** at [TODO Email] to receive your complimentary pass.

## Topics

- Applications, Application Verticals (AI, IoT, Autonomous, Intelligent Systems, etc.)
- Architecture
- Security
- Software Ecosystem
- Emulation, Simulation
- Debugging + Tracing
- Commercial and/or Open Source Implementations
- Domain-specific Architecture, Purpose-built Accelerators
- Education
- Testing
- Benchmarking

## Format and Types of Session

- Talks / Lectures (1-2 speakers): Talks/Lectures are case studies or issue-oriented presentations on original research, groundbreaking ideas, or insights on future trends. Sessions should provide concrete examples, and contain both practical and theoretical information. No sales pitches, product launches/announcements.
Showcases: Showcases are sessions focused around product announcements and ecosystem developments for the organizations driving the development of RISC-V technology.
- Panels: Panels are 25-minute sessions, during which 4-6 panelists participate in a moderated discussion on a specific topic or theme. Panelists should offer differing viewpoints or experiences to help foster a dynamic discussion. Panel submissions should only list panelists and a moderator that have confirmed their participation within the proposal.
- Tutorials: Tutorials may be interactive/hands-on and the focus is on education/training of participants on various technical topics. Please note technical/AV requirements with submission.
- Keynotes: Strategic/visionary/forward thinking presentations. Typically 15 to 20 minutes in length.
- Poster Sessions: Brief presentation and informal conversations about research topic. Posters displayed during networking reception.

## Important Dates

- Submission Deadline: April 16, 2021
- Author Notification: April 30, 2021

## About

**RISC-V International**

RISC-V (pronounced “risk-five”) is a free and open ISA enabling a new era of processor innovation through open standard collaboration. Founded in 2015, the RISC-V International comprises more than 530 members building the first open, collaborative community of software and hardware innovators powering a new era of processor innovation. RISC-V ISA delivers a new level of free, extensible software and hardware freedom on architecture, paving the way for the next 50 years of computing design and innovation.

RISC-V International, a non-profit organization controlled by its members, directs the future development and drives the adoption of the RISC-V ISA. Members of the RISC-V International have access to and participate in the development of the RISC-V ISA specifications and related HW / SW ecosystem.

## Media Contact:

**Coming Soon**.
