<!-- HTML header for doxygen 1.9.1-->
<!DOCTYPE html
    PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
    <meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8" />
    <meta http-equiv="X-UA-Compatible" content="IE=9" />
    <meta name="generator" content="Doxygen 1.9.5" />
    <meta name="viewport" content="width=device-width, initial-scale=1" />
    <title>libudmaio example: axi_vdma::s2mm_vdmasr_t Struct Reference</title>
    <link href="tabs.css" rel="stylesheet" type="text/css" />
    <script type="text/javascript" src="jquery.js"></script>
    <script type="text/javascript" src="dynsections.js"></script>
    <link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
    <link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
    <link href="doxygen.css" rel="stylesheet" type="text/css" />
    <link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only-darkmode-toggle.css" rel="stylesheet" type="text/css"/>
    <!-- ... other metadata & script includes ... -->
    <script type="text/javascript" src="doxygen-awesome-darkmode-toggle.js"></script>
    <script type="text/javascript">
        DoxygenAwesomeDarkModeToggle.init()
    </script>
</head>
<body>
    <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
        <div id="titlearea">
            <table cellspacing="0" cellpadding="0">
                <tbody>
                    <tr style="height: 56px;">
                        <td id="projectalign" style="padding-left: 0.5em;">
                            <div id="projectname">libudmaio example
                            </div>
                            <div id="projectbrief">Userspace DMA I/O library example application</div>
                        </td>
                    </tr>
                </tbody>
            </table>
        </div>
        <!-- end header part --><!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('structaxi__vdma_1_1s2mm__vdmasr__t.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="structaxi__vdma_1_1s2mm__vdmasr__t-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">axi_vdma::s2mm_vdmasr_t Struct Reference</div></div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="_axi_vdma_8hpp_source.html">AxiVdma.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:ab6764980ab2d221e1e68312218494600"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaxi__vdma_1_1s2mm__vdmasr__t.html#ab6764980ab2d221e1e68312218494600">halted</a>: 1</td></tr>
<tr class="separator:ab6764980ab2d221e1e68312218494600"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d6401cbe706aea4e04140b96b01131a"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaxi__vdma_1_1s2mm__vdmasr__t.html#a2d6401cbe706aea4e04140b96b01131a">rsvd_3_1</a>: 3</td></tr>
<tr class="separator:a2d6401cbe706aea4e04140b96b01131a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca8c56f16c062f0abcdd662f41d52196"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaxi__vdma_1_1s2mm__vdmasr__t.html#aca8c56f16c062f0abcdd662f41d52196">vdma_int_err</a>: 1</td></tr>
<tr class="separator:aca8c56f16c062f0abcdd662f41d52196"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd6158e2045ccf3c5880e9d61d6bcde5"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaxi__vdma_1_1s2mm__vdmasr__t.html#acd6158e2045ccf3c5880e9d61d6bcde5">vdma_slv_err</a>: 1</td></tr>
<tr class="memdesc:acd6158e2045ccf3c5880e9d61d6bcde5"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDMA Slave Error. 0 - No VDMA Slave Errors. 1 - VDMA Slave Error detected. VDMA Engine halts. This error occurs if the slave read from the Memory Map interface issues a Slave Error.  <a href="structaxi__vdma_1_1s2mm__vdmasr__t.html#acd6158e2045ccf3c5880e9d61d6bcde5">More...</a><br /></td></tr>
<tr class="separator:acd6158e2045ccf3c5880e9d61d6bcde5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe2dabd8a0e9a1c6e8ecd5958f8e51f7"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaxi__vdma_1_1s2mm__vdmasr__t.html#afe2dabd8a0e9a1c6e8ecd5958f8e51f7">vdma_dec_err</a>: 1</td></tr>
<tr class="memdesc:afe2dabd8a0e9a1c6e8ecd5958f8e51f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDMA Decode Error. This error occurs if the address request is to an invalid address. 0 = No VDMA Decode Errors. 1 = VDMA Decode Error detected. VDMA channel halts.  <a href="structaxi__vdma_1_1s2mm__vdmasr__t.html#afe2dabd8a0e9a1c6e8ecd5958f8e51f7">More...</a><br /></td></tr>
<tr class="separator:afe2dabd8a0e9a1c6e8ecd5958f8e51f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59fe89ecb2bf7779e2d40c5ea3896e8a"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaxi__vdma_1_1s2mm__vdmasr__t.html#a59fe89ecb2bf7779e2d40c5ea3896e8a">sof_early_err</a>: 1</td></tr>
<tr class="memdesc:a59fe89ecb2bf7779e2d40c5ea3896e8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start of Frame Early Error 0 - No start-of-frame Error 1 - Start of Frame Early Error detected. VDMA does not halt. This error occurs if incoming frame size is lesser than programmed vsize value. Write 1 to Clear in flush on fsync mode and Read Only otherwise.  <a href="structaxi__vdma_1_1s2mm__vdmasr__t.html#a59fe89ecb2bf7779e2d40c5ea3896e8a">More...</a><br /></td></tr>
<tr class="separator:a59fe89ecb2bf7779e2d40c5ea3896e8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc237af89b03ef27e00dbfae4959d314"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaxi__vdma_1_1s2mm__vdmasr__t.html#afc237af89b03ef27e00dbfae4959d314">eol_early_err</a>: 1</td></tr>
<tr class="memdesc:afc237af89b03ef27e00dbfae4959d314"><td class="mdescLeft">&#160;</td><td class="mdescRight">End of Line Early Error. 0 - No End of Line Early Error 1 - End of Line Early Error detected. VDMA does not halt. This error occurs if the incoming line size is lesser than the programmed hsize value. Write 1 to clear.  <a href="structaxi__vdma_1_1s2mm__vdmasr__t.html#afc237af89b03ef27e00dbfae4959d314">More...</a><br /></td></tr>
<tr class="separator:afc237af89b03ef27e00dbfae4959d314"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57a6ae5c0a04e29b49595fc80c4fb824"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaxi__vdma_1_1s2mm__vdmasr__t.html#a57a6ae5c0a04e29b49595fc80c4fb824">rsvd_10_9</a>: 2</td></tr>
<tr class="separator:a57a6ae5c0a04e29b49595fc80c4fb824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adffa24e5ec417a7ec2898b7769fa9347"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaxi__vdma_1_1s2mm__vdmasr__t.html#adffa24e5ec417a7ec2898b7769fa9347">sof_late_err</a>: 1</td></tr>
<tr class="memdesc:adffa24e5ec417a7ec2898b7769fa9347"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start of Frame Late Error. 0 - No start-of-frame Late Error 1 - Start of Frame Late Error detected. VDMA does not halt. This error occurs if the incoming frame size is greater than the programmed vsize value. Write 1 to Clear in flush on fsync mode.  <a href="structaxi__vdma_1_1s2mm__vdmasr__t.html#adffa24e5ec417a7ec2898b7769fa9347">More...</a><br /></td></tr>
<tr class="separator:adffa24e5ec417a7ec2898b7769fa9347"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77e4b3d019a41fab7b9fcf2f8d1bbd94"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaxi__vdma_1_1s2mm__vdmasr__t.html#a77e4b3d019a41fab7b9fcf2f8d1bbd94">frm_cnt_irq</a>: 1</td></tr>
<tr class="memdesc:a77e4b3d019a41fab7b9fcf2f8d1bbd94"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frame Count Interrupt. 0 - No Frame Count Interrupt. 1 - Frame Count Interrupt detected. If enabled (DMACR.FrmCnt_IrqEn = 1) and if the interrupt threshold has been met, an interrupt out is generated.  <a href="structaxi__vdma_1_1s2mm__vdmasr__t.html#a77e4b3d019a41fab7b9fcf2f8d1bbd94">More...</a><br /></td></tr>
<tr class="separator:a77e4b3d019a41fab7b9fcf2f8d1bbd94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acaac74d744e1a291c0ef5bf9573ffb5b"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaxi__vdma_1_1s2mm__vdmasr__t.html#acaac74d744e1a291c0ef5bf9573ffb5b">dly_cnt_irq</a>: 1</td></tr>
<tr class="memdesc:acaac74d744e1a291c0ef5bf9573ffb5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt on Delay. 0 - No Delay Interrupt. 1 - Delay Interrupt detected. If enabled (DMACR.DlyCnt_IrqEn = 1), an interrupt out is generated when the delay count reaches its programmed value.  <a href="structaxi__vdma_1_1s2mm__vdmasr__t.html#acaac74d744e1a291c0ef5bf9573ffb5b">More...</a><br /></td></tr>
<tr class="separator:acaac74d744e1a291c0ef5bf9573ffb5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82549fd260dc45a3980c5ca317f5619d"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaxi__vdma_1_1s2mm__vdmasr__t.html#a82549fd260dc45a3980c5ca317f5619d">err_irq</a>: 1</td></tr>
<tr class="memdesc:a82549fd260dc45a3980c5ca317f5619d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt on Error. 0 - No error Interrupt. 1 - Error interrupt detected. If enabled (VDMACR.Err_IrqEn = 1), an interrupt out is generated when an error is detected.  <a href="structaxi__vdma_1_1s2mm__vdmasr__t.html#a82549fd260dc45a3980c5ca317f5619d">More...</a><br /></td></tr>
<tr class="separator:a82549fd260dc45a3980c5ca317f5619d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8aada919eec6cacdaff3ccf3ad6ffb9"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaxi__vdma_1_1s2mm__vdmasr__t.html#ac8aada919eec6cacdaff3ccf3ad6ffb9">eol_late_err</a>: 1</td></tr>
<tr class="memdesc:ac8aada919eec6cacdaff3ccf3ad6ffb9"><td class="mdescLeft">&#160;</td><td class="mdescRight">End of Line Late Error. 0 - No End of Line Late Error 1 - End of Line Late Error detected. VDMA does not halt. This error occurs if the incoming line size is greater than the programmed hsize value. Write 1 to clear.  <a href="structaxi__vdma_1_1s2mm__vdmasr__t.html#ac8aada919eec6cacdaff3ccf3ad6ffb9">More...</a><br /></td></tr>
<tr class="separator:ac8aada919eec6cacdaff3ccf3ad6ffb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac257c076259305b11090dc4529601bfb"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaxi__vdma_1_1s2mm__vdmasr__t.html#ac257c076259305b11090dc4529601bfb">irq_frame_cnt_sts</a></td></tr>
<tr class="memdesc:ac257c076259305b11090dc4529601bfb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Frame Count Status. Indicates current interrupt frame count value.  <a href="structaxi__vdma_1_1s2mm__vdmasr__t.html#ac257c076259305b11090dc4529601bfb">More...</a><br /></td></tr>
<tr class="separator:ac257c076259305b11090dc4529601bfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87f7a93d4a1336b73ffb93e313f21341"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaxi__vdma_1_1s2mm__vdmasr__t.html#a87f7a93d4a1336b73ffb93e313f21341">irq_delay_cnt_sts</a></td></tr>
<tr class="memdesc:a87f7a93d4a1336b73ffb93e313f21341"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Delay Count Status. Indicates current interrupt delay time value.  <a href="structaxi__vdma_1_1s2mm__vdmasr__t.html#a87f7a93d4a1336b73ffb93e313f21341">More...</a><br /></td></tr>
<tr class="separator:a87f7a93d4a1336b73ffb93e313f21341"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p >S2MM VDMA Status Register </p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="acaac74d744e1a291c0ef5bf9573ffb5b" name="acaac74d744e1a291c0ef5bf9573ffb5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acaac74d744e1a291c0ef5bf9573ffb5b">&#9670;&#160;</a></span>dly_cnt_irq</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool axi_vdma::s2mm_vdmasr_t::dly_cnt_irq</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt on Delay. 0 - No Delay Interrupt. 1 - Delay Interrupt detected. If enabled (DMACR.DlyCnt_IrqEn = 1), an interrupt out is generated when the delay count reaches its programmed value. </p>

</div>
</div>
<a id="afc237af89b03ef27e00dbfae4959d314" name="afc237af89b03ef27e00dbfae4959d314"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc237af89b03ef27e00dbfae4959d314">&#9670;&#160;</a></span>eol_early_err</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool axi_vdma::s2mm_vdmasr_t::eol_early_err</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>End of Line Early Error. 0 - No End of Line Early Error 1 - End of Line Early Error detected. VDMA does not halt. This error occurs if the incoming line size is lesser than the programmed hsize value. Write 1 to clear. </p>

</div>
</div>
<a id="ac8aada919eec6cacdaff3ccf3ad6ffb9" name="ac8aada919eec6cacdaff3ccf3ad6ffb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8aada919eec6cacdaff3ccf3ad6ffb9">&#9670;&#160;</a></span>eol_late_err</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool axi_vdma::s2mm_vdmasr_t::eol_late_err</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>End of Line Late Error. 0 - No End of Line Late Error 1 - End of Line Late Error detected. VDMA does not halt. This error occurs if the incoming line size is greater than the programmed hsize value. Write 1 to clear. </p>

</div>
</div>
<a id="a82549fd260dc45a3980c5ca317f5619d" name="a82549fd260dc45a3980c5ca317f5619d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82549fd260dc45a3980c5ca317f5619d">&#9670;&#160;</a></span>err_irq</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool axi_vdma::s2mm_vdmasr_t::err_irq</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt on Error. 0 - No error Interrupt. 1 - Error interrupt detected. If enabled (VDMACR.Err_IrqEn = 1), an interrupt out is generated when an error is detected. </p>

</div>
</div>
<a id="a77e4b3d019a41fab7b9fcf2f8d1bbd94" name="a77e4b3d019a41fab7b9fcf2f8d1bbd94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77e4b3d019a41fab7b9fcf2f8d1bbd94">&#9670;&#160;</a></span>frm_cnt_irq</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool axi_vdma::s2mm_vdmasr_t::frm_cnt_irq</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Frame Count Interrupt. 0 - No Frame Count Interrupt. 1 - Frame Count Interrupt detected. If enabled (DMACR.FrmCnt_IrqEn = 1) and if the interrupt threshold has been met, an interrupt out is generated. </p>

</div>
</div>
<a id="ab6764980ab2d221e1e68312218494600" name="ab6764980ab2d221e1e68312218494600"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6764980ab2d221e1e68312218494600">&#9670;&#160;</a></span>halted</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool axi_vdma::s2mm_vdmasr_t::halted</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >VDMA Channel Halted. Indicates the run/stop state of the VDMA channel. 0 - VDMA channel running 1 - VDMA channel halted. This bit gets set when VDMACR.RS = 0. There can be a lag of time between when VDMACR.RS = 0 and when VDMASR.Halted = 1. </p>

</div>
</div>
<a id="a87f7a93d4a1336b73ffb93e313f21341" name="a87f7a93d4a1336b73ffb93e313f21341"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87f7a93d4a1336b73ffb93e313f21341">&#9670;&#160;</a></span>irq_delay_cnt_sts</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t axi_vdma::s2mm_vdmasr_t::irq_delay_cnt_sts</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt Delay Count Status. Indicates current interrupt delay time value. </p>

</div>
</div>
<a id="ac257c076259305b11090dc4529601bfb" name="ac257c076259305b11090dc4529601bfb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac257c076259305b11090dc4529601bfb">&#9670;&#160;</a></span>irq_frame_cnt_sts</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t axi_vdma::s2mm_vdmasr_t::irq_frame_cnt_sts</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt Frame Count Status. Indicates current interrupt frame count value. </p>

</div>
</div>
<a id="a57a6ae5c0a04e29b49595fc80c4fb824" name="a57a6ae5c0a04e29b49595fc80c4fb824"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57a6ae5c0a04e29b49595fc80c4fb824">&#9670;&#160;</a></span>rsvd_10_9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned axi_vdma::s2mm_vdmasr_t::rsvd_10_9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2d6401cbe706aea4e04140b96b01131a" name="a2d6401cbe706aea4e04140b96b01131a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d6401cbe706aea4e04140b96b01131a">&#9670;&#160;</a></span>rsvd_3_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned axi_vdma::s2mm_vdmasr_t::rsvd_3_1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a59fe89ecb2bf7779e2d40c5ea3896e8a" name="a59fe89ecb2bf7779e2d40c5ea3896e8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59fe89ecb2bf7779e2d40c5ea3896e8a">&#9670;&#160;</a></span>sof_early_err</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool axi_vdma::s2mm_vdmasr_t::sof_early_err</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Start of Frame Early Error 0 - No start-of-frame Error 1 - Start of Frame Early Error detected. VDMA does not halt. This error occurs if incoming frame size is lesser than programmed vsize value. Write 1 to Clear in flush on fsync mode and Read Only otherwise. </p>

</div>
</div>
<a id="adffa24e5ec417a7ec2898b7769fa9347" name="adffa24e5ec417a7ec2898b7769fa9347"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adffa24e5ec417a7ec2898b7769fa9347">&#9670;&#160;</a></span>sof_late_err</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool axi_vdma::s2mm_vdmasr_t::sof_late_err</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Start of Frame Late Error. 0 - No start-of-frame Late Error 1 - Start of Frame Late Error detected. VDMA does not halt. This error occurs if the incoming frame size is greater than the programmed vsize value. Write 1 to Clear in flush on fsync mode. </p>

</div>
</div>
<a id="afe2dabd8a0e9a1c6e8ecd5958f8e51f7" name="afe2dabd8a0e9a1c6e8ecd5958f8e51f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe2dabd8a0e9a1c6e8ecd5958f8e51f7">&#9670;&#160;</a></span>vdma_dec_err</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool axi_vdma::s2mm_vdmasr_t::vdma_dec_err</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDMA Decode Error. This error occurs if the address request is to an invalid address. 0 = No VDMA Decode Errors. 1 = VDMA Decode Error detected. VDMA channel halts. </p>

</div>
</div>
<a id="aca8c56f16c062f0abcdd662f41d52196" name="aca8c56f16c062f0abcdd662f41d52196"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca8c56f16c062f0abcdd662f41d52196">&#9670;&#160;</a></span>vdma_int_err</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool axi_vdma::s2mm_vdmasr_t::vdma_int_err</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >VDMA Internal Error. 0 - No VDMA Internal Errors. 1 - VDMA Internal Error detected. This error occurs during one of the following conditions. (a) HSIZE or VSIZE register were written zeros or (b) Internal error received from helper core axi_datamover or (c) Transferred frame size is lesser than programmed vsize (SOFEarlyErr). In case (a) and/or (b) channel stops (that is, the VDMACR.RS bit is set to 0 and remains cleared). To restart the channel, soft or hard reset is required. In case (c), channel does not stop or halt. </p>

</div>
</div>
<a id="acd6158e2045ccf3c5880e9d61d6bcde5" name="acd6158e2045ccf3c5880e9d61d6bcde5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd6158e2045ccf3c5880e9d61d6bcde5">&#9670;&#160;</a></span>vdma_slv_err</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool axi_vdma::s2mm_vdmasr_t::vdma_slv_err</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDMA Slave Error. 0 - No VDMA Slave Errors. 1 - VDMA Slave Error detected. VDMA Engine halts. This error occurs if the slave read from the Memory Map interface issues a Slave Error. </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="_axi_vdma_8hpp_source.html">AxiVdma.hpp</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="namespaceaxi__vdma.html">axi_vdma</a></li><li class="navelem"><a class="el" href="structaxi__vdma_1_1s2mm__vdmasr__t.html">s2mm_vdmasr_t</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5 </li>
  </ul>
</div>
</body>
</html>
