Classic Timing Analyzer report for PulseGen
Wed Oct 11 09:02:23 2023
Quartus II Version 8.1 Build 163 10/28/2008 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'clk'
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                            ;
+------------------------------+-------+---------------+------------------------------------------------+------------+--------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From       ; To     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+------------+--------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 2.423 ns                                       ; d          ; ES_T1  ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 5.029 ns                                       ; SRFF       ; q      ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.184 ns                                      ; d          ; ES_T1  ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cnt_Arr[2] ; RS_INT ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;            ;        ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+------------+--------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                           ;
+-------+------------------------------------------------+------------+------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From       ; To         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------+------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cnt_Arr[2] ; RS_INT     ; clk        ; clk      ; None                        ; None                      ; 1.128 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cnt_Arr[7] ; RS_INT     ; clk        ; clk      ; None                        ; None                      ; 1.005 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; SRFF       ; Cnt_Arr[7] ; clk        ; clk      ; None                        ; None                      ; 0.961 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; SRFF       ; Cnt_Arr[6] ; clk        ; clk      ; None                        ; None                      ; 0.926 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; SRFF       ; Cnt_Arr[5] ; clk        ; clk      ; None                        ; None                      ; 0.891 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cnt_Arr[0] ; Cnt_Arr[7] ; clk        ; clk      ; None                        ; None                      ; 0.890 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cnt_Arr[6] ; RS_INT     ; clk        ; clk      ; None                        ; None                      ; 0.881 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; SRFF       ; Cnt_Arr[4] ; clk        ; clk      ; None                        ; None                      ; 0.856 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cnt_Arr[1] ; Cnt_Arr[7] ; clk        ; clk      ; None                        ; None                      ; 0.855 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cnt_Arr[0] ; Cnt_Arr[6] ; clk        ; clk      ; None                        ; None                      ; 0.855 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cnt_Arr[1] ; RS_INT     ; clk        ; clk      ; None                        ; None                      ; 0.839 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; SRFF       ; Cnt_Arr[3] ; clk        ; clk      ; None                        ; None                      ; 0.821 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cnt_Arr[0] ; Cnt_Arr[5] ; clk        ; clk      ; None                        ; None                      ; 0.820 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cnt_Arr[2] ; Cnt_Arr[7] ; clk        ; clk      ; None                        ; None                      ; 0.820 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cnt_Arr[1] ; Cnt_Arr[6] ; clk        ; clk      ; None                        ; None                      ; 0.820 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cnt_Arr[4] ; RS_INT     ; clk        ; clk      ; None                        ; None                      ; 0.793 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; SRFF       ; Cnt_Arr[2] ; clk        ; clk      ; None                        ; None                      ; 0.786 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cnt_Arr[0] ; Cnt_Arr[4] ; clk        ; clk      ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cnt_Arr[1] ; Cnt_Arr[5] ; clk        ; clk      ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cnt_Arr[3] ; Cnt_Arr[7] ; clk        ; clk      ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cnt_Arr[2] ; Cnt_Arr[6] ; clk        ; clk      ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RS_INT     ; SRFF       ; clk        ; clk      ; None                        ; None                      ; 0.753 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; SRFF       ; Cnt_Arr[1] ; clk        ; clk      ; None                        ; None                      ; 0.751 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cnt_Arr[1] ; Cnt_Arr[4] ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cnt_Arr[0] ; Cnt_Arr[3] ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cnt_Arr[2] ; Cnt_Arr[5] ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cnt_Arr[4] ; Cnt_Arr[7] ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cnt_Arr[3] ; Cnt_Arr[6] ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cnt_Arr[2] ; Cnt_Arr[4] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cnt_Arr[1] ; Cnt_Arr[3] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cnt_Arr[3] ; Cnt_Arr[5] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cnt_Arr[0] ; Cnt_Arr[2] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cnt_Arr[5] ; Cnt_Arr[7] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cnt_Arr[4] ; Cnt_Arr[6] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; SRFF       ; Cnt_Arr[0] ; clk        ; clk      ; None                        ; None                      ; 0.688 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cnt_Arr[3] ; Cnt_Arr[4] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cnt_Arr[2] ; Cnt_Arr[3] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cnt_Arr[4] ; Cnt_Arr[5] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cnt_Arr[1] ; Cnt_Arr[2] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cnt_Arr[6] ; Cnt_Arr[7] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cnt_Arr[5] ; Cnt_Arr[6] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cnt_Arr[0] ; Cnt_Arr[1] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cnt_Arr[0] ; RS_INT     ; clk        ; clk      ; None                        ; None                      ; 0.663 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cnt_Arr[5] ; RS_INT     ; clk        ; clk      ; None                        ; None                      ; 0.626 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ES_T1      ; ES         ; clk        ; clk      ; None                        ; None                      ; 0.624 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ES_T1      ; ES_T2      ; clk        ; clk      ; None                        ; None                      ; 0.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RS_INT     ; Cnt_Arr[4] ; clk        ; clk      ; None                        ; None                      ; 0.622 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RS_INT     ; Cnt_Arr[3] ; clk        ; clk      ; None                        ; None                      ; 0.622 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RS_INT     ; Cnt_Arr[5] ; clk        ; clk      ; None                        ; None                      ; 0.622 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RS_INT     ; Cnt_Arr[2] ; clk        ; clk      ; None                        ; None                      ; 0.622 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RS_INT     ; Cnt_Arr[7] ; clk        ; clk      ; None                        ; None                      ; 0.622 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RS_INT     ; Cnt_Arr[6] ; clk        ; clk      ; None                        ; None                      ; 0.622 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RS_INT     ; Cnt_Arr[1] ; clk        ; clk      ; None                        ; None                      ; 0.622 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RS_INT     ; Cnt_Arr[0] ; clk        ; clk      ; None                        ; None                      ; 0.622 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cnt_Arr[4] ; Cnt_Arr[4] ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cnt_Arr[3] ; Cnt_Arr[3] ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cnt_Arr[5] ; Cnt_Arr[5] ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cnt_Arr[2] ; Cnt_Arr[2] ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cnt_Arr[7] ; Cnt_Arr[7] ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cnt_Arr[6] ; Cnt_Arr[6] ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cnt_Arr[1] ; Cnt_Arr[1] ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cnt_Arr[0] ; Cnt_Arr[0] ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cnt_Arr[3] ; RS_INT     ; clk        ; clk      ; None                        ; None                      ; 0.600 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ES         ; SRFF       ; clk        ; clk      ; None                        ; None                      ; 0.500 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; SRFF       ; SRFF       ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ES_T2      ; ES         ; clk        ; clk      ; None                        ; None                      ; 0.409 ns                ;
+-------+------------------------------------------------+------------+------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------+
; tsu                                                         ;
+-------+--------------+------------+------+-------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To    ; To Clock ;
+-------+--------------+------------+------+-------+----------+
; N/A   ; None         ; 2.423 ns   ; d    ; ES_T1 ; clk      ;
+-------+--------------+------------+------+-------+----------+


+------------------------------------------------------------+
; tco                                                        ;
+-------+--------------+------------+------+----+------------+
; Slack ; Required tco ; Actual tco ; From ; To ; From Clock ;
+-------+--------------+------------+------+----+------------+
; N/A   ; None         ; 5.029 ns   ; SRFF ; q  ; clk        ;
+-------+--------------+------------+------+----+------------+


+-------------------------------------------------------------------+
; th                                                                ;
+---------------+-------------+-----------+------+-------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To    ; To Clock ;
+---------------+-------------+-----------+------+-------+----------+
; N/A           ; None        ; -2.184 ns ; d    ; ES_T1 ; clk      ;
+---------------+-------------+-----------+------+-------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Full Version
    Info: Processing started: Wed Oct 11 09:02:23 2023
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PulseGen -c PulseGen --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 16 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 500.0 MHz between source register "Cnt_Arr[2]" and destination register "RS_INT"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.128 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y26_N5; Fanout = 3; REG Node = 'Cnt_Arr[2]'
            Info: 2: + IC(0.357 ns) + CELL(0.366 ns) = 0.723 ns; Loc. = LCCOMB_X1_Y26_N20; Fanout = 1; COMB Node = 'Equal0~50'
            Info: 3: + IC(0.197 ns) + CELL(0.053 ns) = 0.973 ns; Loc. = LCCOMB_X1_Y26_N18; Fanout = 1; COMB Node = 'Equal0~51'
            Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 1.128 ns; Loc. = LCFF_X1_Y26_N19; Fanout = 9; REG Node = 'RS_INT'
            Info: Total cell delay = 0.574 ns ( 50.89 % )
            Info: Total interconnect delay = 0.554 ns ( 49.11 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.483 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.668 ns) + CELL(0.618 ns) = 2.483 ns; Loc. = LCFF_X1_Y26_N19; Fanout = 9; REG Node = 'RS_INT'
                Info: Total cell delay = 1.472 ns ( 59.28 % )
                Info: Total interconnect delay = 1.011 ns ( 40.72 % )
            Info: - Longest clock path from clock "clk" to source register is 2.483 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.668 ns) + CELL(0.618 ns) = 2.483 ns; Loc. = LCFF_X1_Y26_N5; Fanout = 3; REG Node = 'Cnt_Arr[2]'
                Info: Total cell delay = 1.472 ns ( 59.28 % )
                Info: Total interconnect delay = 1.011 ns ( 40.72 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: tsu for register "ES_T1" (data pin = "d", clock pin = "clk") is 2.423 ns
    Info: + Longest pin to register delay is 4.816 ns
        Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_E20; Fanout = 1; PIN Node = 'd'
        Info: 2: + IC(3.495 ns) + CELL(0.346 ns) = 4.661 ns; Loc. = LCCOMB_X1_Y26_N24; Fanout = 1; COMB Node = 'ES_T1~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.816 ns; Loc. = LCFF_X1_Y26_N25; Fanout = 2; REG Node = 'ES_T1'
        Info: Total cell delay = 1.321 ns ( 27.43 % )
        Info: Total interconnect delay = 3.495 ns ( 72.57 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.483 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.668 ns) + CELL(0.618 ns) = 2.483 ns; Loc. = LCFF_X1_Y26_N25; Fanout = 2; REG Node = 'ES_T1'
        Info: Total cell delay = 1.472 ns ( 59.28 % )
        Info: Total interconnect delay = 1.011 ns ( 40.72 % )
Info: tco from clock "clk" to destination pin "q" through register "SRFF" is 5.029 ns
    Info: + Longest clock path from clock "clk" to source register is 2.483 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.668 ns) + CELL(0.618 ns) = 2.483 ns; Loc. = LCFF_X1_Y26_N17; Fanout = 4; REG Node = 'SRFF'
        Info: Total cell delay = 1.472 ns ( 59.28 % )
        Info: Total interconnect delay = 1.011 ns ( 40.72 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 2.452 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y26_N17; Fanout = 4; REG Node = 'SRFF'
        Info: 2: + IC(0.490 ns) + CELL(1.962 ns) = 2.452 ns; Loc. = PIN_D18; Fanout = 0; PIN Node = 'q'
        Info: Total cell delay = 1.962 ns ( 80.02 % )
        Info: Total interconnect delay = 0.490 ns ( 19.98 % )
Info: th for register "ES_T1" (data pin = "d", clock pin = "clk") is -2.184 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.483 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.668 ns) + CELL(0.618 ns) = 2.483 ns; Loc. = LCFF_X1_Y26_N25; Fanout = 2; REG Node = 'ES_T1'
        Info: Total cell delay = 1.472 ns ( 59.28 % )
        Info: Total interconnect delay = 1.011 ns ( 40.72 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 4.816 ns
        Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_E20; Fanout = 1; PIN Node = 'd'
        Info: 2: + IC(3.495 ns) + CELL(0.346 ns) = 4.661 ns; Loc. = LCCOMB_X1_Y26_N24; Fanout = 1; COMB Node = 'ES_T1~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.816 ns; Loc. = LCFF_X1_Y26_N25; Fanout = 2; REG Node = 'ES_T1'
        Info: Total cell delay = 1.321 ns ( 27.43 % )
        Info: Total interconnect delay = 3.495 ns ( 72.57 % )
Info: Parallel compilation was enabled but no parallel operations were performed
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 198 megabytes
    Info: Processing ended: Wed Oct 11 09:02:23 2023
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


