(pcb /Users/toyoshim/Work/GitHub/KiCAD/Chelconv/Chelconv.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "7.0.1-0")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  106680 -74930  73025 -74930  73025 -37465  106680 -37465
            106680 -74930)
    )
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Connector_PinHeader_2.54mm:PinHeader_2x05_P2.54mm_Vertical
      (place J3 75565.000000 -58420.000000 front 90.000000 (PN Monitor))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x03_P2.54mm_Vertical
      (place J4 90805.000000 -54605.000000 front 0.000000 (PN Conn_01x03))
      (place J5 94615.000000 -54605.000000 front 0.000000 (PN Conn_01x03))
      (place J6 98425.000000 -54605.000000 front 0.000000 (PN Conn_01x03))
    )
    (component "toyoshim:DSUB-9_Female_TE_2301844_1"
      (place J2 84416.000000 -48729.500000 front 180.000000 (PN Out_Female))
    )
    (component "toyoshim:DSUB-9P-Male-FOXCONN_DT10121"
      (place J1 89916.000000 -66140.000000 front 0.000000 (PN In_Male))
    )
  )
  (library
    (image Connector_PinHeader_2.54mm:PinHeader_2x05_P2.54mm_Vertical
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  -1330 -11490))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  -1330 -11490  3870 -11490))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  3870 1330  3870 -11490))
      (outline (path signal 50  -1800 1800  -1800 -11950))
      (outline (path signal 50  -1800 -11950  4350 -11950))
      (outline (path signal 50  4350 1800  -1800 1800))
      (outline (path signal 50  4350 -11950  4350 1800))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 100  -1270 -11430  -1270 0))
      (outline (path signal 100  0 1270  3810 1270))
      (outline (path signal 100  3810 1270  3810 -11430))
      (outline (path signal 100  3810 -11430  -1270 -11430))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 8 2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 9 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 10 2540 -10160)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x03_P2.54mm_Vertical
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  -1330 -6410))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 -6410  1330 -6410))
      (outline (path signal 120  1330 -1270  1330 -6410))
      (outline (path signal 50  -1800 1800  -1800 -6850))
      (outline (path signal 50  -1800 -6850  1800 -6850))
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  1800 -6850  1800 1800))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -6350  -1270 635))
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -6350))
      (outline (path signal 100  1270 -6350  -1270 -6350))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
    )
    (image "toyoshim:DSUB-9_Female_TE_2301844_1"
      (outline (path signal 120  -14150 -7780  -12140 -7780))
      (outline (path signal 120  -14150 -11880  -14150 -7780))
      (outline (path signal 120  -250 1754.34  250 1754.34))
      (outline (path signal 120  0 1321.33  -250 1754.34))
      (outline (path signal 120  250 1754.34  0 1321.33))
      (outline (path signal 120  1060 -7780  3070 -7780))
      (outline (path signal 120  3070 -7780  3070 -11880))
      (outline (path signal 50  -21500 -11450  -14600 -11450))
      (outline (path signal 50  -21500 -12850  -21500 -11450))
      (outline (path signal 50  -14600 -7350  -12400 -7350))
      (outline (path signal 50  -14600 -11450  -14600 -7350))
      (outline (path signal 50  -14200 -12850  -21500 -12850))
      (outline (path signal 50  -14200 -18500  -14200 -12850))
      (outline (path signal 50  1300 -7350  3550 -7350))
      (outline (path signal 50  3150 -12850  3150 -18500))
      (outline (path signal 50  3150 -18500  -14200 -18500))
      (outline (path signal 50  3550 -7350  3550 -11450))
      (outline (path signal 50  3550 -11450  10400 -11450))
      (outline (path signal 50  10400 -11450  10400 -12850))
      (outline (path signal 50  10400 -12850  3150 -12850))
      (outline (path signal 120  -21500 2540  10500 2540))
      (outline (path signal 100  -21500 -12500  -21500 2540))
      (outline (path signal 100  -20965 -11940  -20965 -12340))
      (outline (path signal 100  -20965 -12340  9885 -12340))
      (outline (path signal 100  -14090 -7840  -14090 -11940))
      (outline (path signal 100  -14090 -11940  3010 -11940))
      (outline (path signal 100  -13690 -12340  -13690 -18000))
      (outline (path signal 100  -13690 -18000  2610 -18000))
      (outline (path signal 100  2610 -12340  -13690 -12340))
      (outline (path signal 100  2610 -18000  2610 -12340))
      (outline (path signal 100  3010 -7840  -14090 -7840))
      (outline (path signal 100  3010 -11940  3010 -7840))
      (outline (path signal 100  9885 -11940  -20965 -11940))
      (outline (path signal 100  9885 -12340  9885 -11940))
      (outline (path signal 100  10500 2540  10500 -12500))
      (outline (path signal 100  10500 -12500  -21500 -12500))
      (pin Round[A]Pad_5000_um @1 -18000 -1270)
      (pin Round[A]Pad_5000_um @2 7000 -1270)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 -2770 0)
      (pin Round[A]Pad_1600_um 3 -5540 0)
      (pin Round[A]Pad_1600_um 4 -8310 0)
      (pin Round[A]Pad_1600_um 5 -11080 0)
      (pin Round[A]Pad_1600_um 6 -1385 -2540)
      (pin Round[A]Pad_1600_um 7 -4155 -2540)
      (pin Round[A]Pad_1600_um 8 -6925 -2540)
      (pin Round[A]Pad_1600_um 9 -9695 -2540)
    )
    (image "toyoshim:DSUB-9P-Male-FOXCONN_DT10121"
      (outline (path signal 254  -15300 3500  -14097 3500))
      (outline (path signal 254  -15300 -9520  -15300 3500))
      (outline (path signal 254  -14097 3500  -14097 1651))
      (outline (path signal 254  -10541 3500  10795 3500))
      (outline (path signal 254  -10541 1397  -10541 3500))
      (outline (path signal 254  -8600 -16000  -8600 -9695))
      (outline (path signal 254  8600 -16000  -8600 -16000))
      (outline (path signal 254  8600 -16000  8600 -9520))
      (outline (path signal 254  10795 3500  10795 1397))
      (outline (path signal 254  14097 3500  14097 1524))
      (outline (path signal 254  15300 3500  14097 3500))
      (outline (path signal 254  15300 -9520  -15300 -9520))
      (outline (path signal 254  15300 -9520  15300 3500))
      (pin Rect[A]Pad_2100x2100_um (rotate 180) 1 -5540 1420)
      (pin Round[A]Pad_2100_um (rotate 180) 2 -2770 1420)
      (pin Round[A]Pad_2100_um (rotate 180) 3 0 1420)
      (pin Round[A]Pad_2100_um (rotate 180) 4 2770 1420)
      (pin Round[A]Pad_2100_um (rotate 180) 5 5540 1420)
      (pin Round[A]Pad_2100_um (rotate 180) 6 -4155 -1420)
      (pin Round[A]Pad_2100_um (rotate 180) 7 -1385 -1420)
      (pin Round[A]Pad_2100_um (rotate 180) 8 1385 -1420)
      (pin Round[A]Pad_2100_um (rotate 180) 9 4155 -1420)
      (pin Round[A]Pad_4000_um 10 12500 0)
      (pin Round[A]Pad_4000_um 11 -12500 0)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_2100_um
      (shape (circle F.Cu 2100))
      (shape (circle B.Cu 2100))
      (attach off)
    )
    (padstack Round[A]Pad_4000_um
      (shape (circle F.Cu 4000))
      (shape (circle B.Cu 4000))
      (attach off)
    )
    (padstack Round[A]Pad_5000_um
      (shape (circle F.Cu 5000))
      (shape (circle B.Cu 5000))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_2100x2100_um
      (shape (rect F.Cu -1050 -1050 1050 1050))
      (shape (rect B.Cu -1050 -1050 1050 1050))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net /C1
      (pins J3-1 J2-1 J1-1)
    )
    (net /C2
      (pins J3-2 J2-2 J1-2)
    )
    (net /C3
      (pins J3-3 J2-3 J1-3)
    )
    (net /C4
      (pins J3-4 J2-4 J1-4)
    )
    (net /C5
      (pins J3-5 J2-5 J1-5)
    )
    (net /C6
      (pins J3-6 J2-6 J1-6)
    )
    (net /I7
      (pins J3-7 J4-2 J1-7)
    )
    (net /I8
      (pins J3-8 J1-8 J5-2)
    )
    (net /I9
      (pins J3-9 J1-9 J6-2)
    )
    (net /O7
      (pins J2-7 J5-3 J6-1)
    )
    (net /O8
      (pins J4-1 J2-8 J6-3)
    )
    (net /O9
      (pins J4-3 J2-9 J5-1)
    )
    (class kicad_default "" /C1 /C2 /C3 /C4 /C6 /I7 /O7
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
    (class Power /C5 /I8 /I9 /O8 /O9
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 750)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
