
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.100442                       # Number of seconds simulated
sim_ticks                                100441744164                       # Number of ticks simulated
final_tick                               628518453666                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 123023                       # Simulator instruction rate (inst/s)
host_op_rate                                   155380                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5630500                       # Simulator tick rate (ticks/s)
host_mem_usage                               16885004                       # Number of bytes of host memory used
host_seconds                                 17838.87                       # Real time elapsed on the host
sim_insts                                  2194593135                       # Number of instructions simulated
sim_ops                                    2771795789                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2376064                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      3022080                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5401600                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2252032                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2252032                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        18563                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        23610                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 42200                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           17594                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                17594                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        17841                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     23656140                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        16567                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     30087889                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                53778437                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        17841                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        16567                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              34408                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          22421275                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               22421275                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          22421275                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        17841                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     23656140                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        16567                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     30087889                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               76199712                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               240867493                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21497779                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17428970                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1976682                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8756124                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8143739                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2332357                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        93482                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    186271118                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             119863140                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21497779                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10476096                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26381279                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6025311                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4717377                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           36                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         11507218                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1975141                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    221392902                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.664959                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.024232                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       195011623     88.08%     88.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1836903      0.83%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3336263      1.51%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3089293      1.40%     91.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1965047      0.89%     92.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1615789      0.73%     93.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          924024      0.42%     93.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          954988      0.43%     94.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12658972      5.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    221392902                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.089251                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.497631                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       184377856                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6627875                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26319617                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        44688                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4022865                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3731919                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          226                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     147119303                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1272                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4022865                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       184850011                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1187778                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      4362094                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25863129                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1107024                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     146995333                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents        177897                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       479890                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    208512355                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    684720952                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    684720952                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171704513                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        36807833                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33814                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16907                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4103453                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13860016                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7182492                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        82066                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1599495                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         146031244                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33814                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137938745                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       116505                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     21973927                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     46151914                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    221392902                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.623050                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.296716                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    161909597     73.13%     73.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     25173985     11.37%     84.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     13551123      6.12%     90.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6865766      3.10%     93.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8182740      3.70%     97.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2646219      1.20%     98.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2483117      1.12%     99.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       438381      0.20%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       141974      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    221392902                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         416158     59.70%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        143143     20.53%     80.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       137813     19.77%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    115998305     84.09%     84.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1978545      1.43%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16907      0.01%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12785251      9.27%     94.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7159737      5.19%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137938745                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.572675                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             697114                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005054                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    498084010                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    168039193                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    134959980                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138635859                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       268291                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2666595                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          208                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        91464                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4022865                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         806793                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       114291                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    146065061                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         8329                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13860016                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7182492                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16907                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         99762                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          208                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1055348                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1100414                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2155762                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135951531                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12336559                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1987213                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19496145                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19192747                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7159586                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.564425                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             134960021                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            134959980                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         77876300                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        216912429                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.560308                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.359022                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123129333                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22936067                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33814                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2001817                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    217370037                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.566450                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.366110                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    165514778     76.14%     76.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23872060     10.98%     87.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     12380147      5.70%     92.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      3981256      1.83%     94.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      5465478      2.51%     97.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1835421      0.84%     98.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1057579      0.49%     98.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       937824      0.43%     98.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2325494      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    217370037                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123129333                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18284449                       # Number of memory references committed
system.switch_cpus0.commit.loads             11193421                       # Number of loads committed
system.switch_cpus0.commit.membars              16907                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17772297                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110930175                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2539549                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2325494                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           361109943                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          296153693                       # The number of ROB writes
system.switch_cpus0.timesIdled                2878833                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               19474591                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123129333                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.408675                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.408675                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.415166                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.415166                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       611480016                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      188867575                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      135785480                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33814                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               240867493                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        19476558                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     15921125                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1905924                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8155387                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         7657739                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1999476                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        86534                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    187891325                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             109324637                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           19476558                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      9657215                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             22794451                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5258741                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5860511                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11512240                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1907658                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    219866989                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.609875                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.951401                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       197072538     89.63%     89.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1099066      0.50%     90.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1673244      0.76%     90.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2285853      1.04%     91.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2341425      1.06%     93.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1959143      0.89%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1108663      0.50%     94.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1641657      0.75%     95.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10685400      4.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    219866989                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.080860                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.453879                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       185736671                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      8032616                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         22733983                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        43243                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3320467                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3216202                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          236                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     133982800                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1322                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3320467                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       186260317                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1350388                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      5358489                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         22262745                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1314574                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     133898094                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         1823                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        299205                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       522415                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         2093                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    186082209                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    623113405                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    623113405                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    161076174                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        25006035                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37333                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21608                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3812711                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     12736016                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6975880                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       122859                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1515009                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         133714970                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        37323                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        126950342                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        26000                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     15023184                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     35510418                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5871                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    219866989                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.577396                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.266947                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    166158863     75.57%     75.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     21911237      9.97%     85.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11338482      5.16%     90.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8521527      3.88%     94.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6618059      3.01%     97.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2659922      1.21%     98.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1694053      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       857372      0.39%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       107474      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    219866989                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          22821     10.13%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         83180     36.91%     47.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       119350     52.96%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    106360579     83.78%     83.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1961443      1.55%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15725      0.01%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     11688929      9.21%     94.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      6923666      5.45%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     126950342                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.527055                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             225351                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001775                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    474019024                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    148775814                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    125029269                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     127175693                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       293661                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2106757                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           38                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          337                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       162854                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          102                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3320467                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1081837                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       120695                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    133752293                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        61556                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     12736016                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6975880                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21597                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         87708                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          337                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1112705                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1079800                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2192505                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    125211675                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11019994                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1738667                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            17941977                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        17707094                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           6921983                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.519836                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             125029435                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            125029269                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         71967646                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        192762301                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.519079                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.373349                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     94334420                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    115940642                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     17816119                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31452                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1937419                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    216546522                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.535408                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.384708                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    169140902     78.11%     78.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23374465     10.79%     88.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8886203      4.10%     93.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4283185      1.98%     94.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3548761      1.64%     96.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2122603      0.98%     97.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1796034      0.83%     98.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       794999      0.37%     98.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2599370      1.20%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    216546522                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     94334420                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     115940642                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17442285                       # Number of memory references committed
system.switch_cpus1.commit.loads             10629259                       # Number of loads committed
system.switch_cpus1.commit.membars              15726                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16628355                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        104504959                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2365659                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2599370                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           347703913                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          270834210                       # The number of ROB writes
system.switch_cpus1.timesIdled                2932945                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               21000504                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           94334420                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            115940642                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     94334420                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.553336                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.553336                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.391644                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.391644                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       564341135                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      173498951                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      124682632                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31452                       # number of misc regfile writes
system.l2.replacements                          42298                       # number of replacements
system.l2.tagsinuse                       2047.988824                       # Cycle average of tags in use
system.l2.total_refs                            95745                       # Total number of references to valid blocks.
system.l2.sampled_refs                          44346                       # Sample count of references to valid blocks.
system.l2.avg_refs                           2.159045                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            19.655526                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      0.381784                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    832.529516                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      0.358721                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1032.111299                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data             61.259632                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data            101.692346                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.009597                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000186                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.406509                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000175                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.503961                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.029912                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.049654                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999995                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        20373                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        25930                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   46303                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            24579                       # number of Writeback hits
system.l2.Writeback_hits::total                 24579                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        20373                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        25930                       # number of demand (read+write) hits
system.l2.demand_hits::total                    46303                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        20373                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        25930                       # number of overall hits
system.l2.overall_hits::total                   46303                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        18563                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        23607                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 42197                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   3                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        18563                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        23610                       # number of demand (read+write) misses
system.l2.demand_misses::total                  42200                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        18563                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        23610                       # number of overall misses
system.l2.overall_misses::total                 42200                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2089828                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   3071916693                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1908201                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   3918995215                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      6994909937                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       588769                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        588769                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2089828                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   3071916693                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1908201                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   3919583984                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6995498706                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2089828                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   3071916693                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1908201                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   3919583984                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6995498706                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        38936                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        49537                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               88500                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        24579                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             24579                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 3                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        38936                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        49540                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                88503                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        38936                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        49540                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               88503                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.476757                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.476553                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.476802                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.476757                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.476585                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.476820                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.476757                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.476585                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.476820                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 149273.428571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 165486.004040                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 146784.692308                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 166009.879061                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 165767.944096                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 196256.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 196256.333333                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 149273.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 165486.004040                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 146784.692308                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 166013.722321                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 165770.111517                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 149273.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 165486.004040                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 146784.692308                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 166013.722321                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 165770.111517                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                17594                       # number of writebacks
system.l2.writebacks::total                     17594                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        18563                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        23607                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            42197                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            3                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              3                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        18563                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        23610                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             42200                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        18563                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        23610                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            42200                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1273918                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1990359483                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1149073                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   2542996277                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   4535778751                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       414204                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       414204                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1273918                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1990359483                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1149073                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   2543410481                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4536192955                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1273918                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1990359483                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1149073                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   2543410481                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4536192955                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.476757                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.476553                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.476802                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.476757                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.476585                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.476820                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.476757                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.476585                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.476820                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 90994.142857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 107221.865162                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 88390.230769                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 107722.128055                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 107490.550300                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data       138068                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total       138068                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 90994.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 107221.865162                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 88390.230769                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 107725.983947                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 107492.724052                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 90994.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 107221.865162                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 88390.230769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 107725.983947                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 107492.724052                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.997029                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011514853                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2184697.306695                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.997029                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022431                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11507202                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11507202                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11507202                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11507202                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11507202                       # number of overall hits
system.cpu0.icache.overall_hits::total       11507202                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2607783                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2607783                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2607783                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2607783                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2607783                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2607783                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11507218                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11507218                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11507218                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11507218                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11507218                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11507218                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 162986.437500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 162986.437500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 162986.437500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 162986.437500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 162986.437500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 162986.437500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2206028                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2206028                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2206028                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2206028                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2206028                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2206028                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 157573.428571                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 157573.428571                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 157573.428571                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 157573.428571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 157573.428571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 157573.428571                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 38936                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               168086155                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 39192                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4288.787380                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   232.581316                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    23.418684                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.908521                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.091479                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9268923                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9268923                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7058902                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7058902                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16907                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16907                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16907                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16907                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16327825                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16327825                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16327825                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16327825                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       117284                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       117284                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       117284                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        117284                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       117284                       # number of overall misses
system.cpu0.dcache.overall_misses::total       117284                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  15541726143                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  15541726143                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  15541726143                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  15541726143                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  15541726143                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  15541726143                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9386207                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9386207                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7058902                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7058902                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16907                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16907                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16445109                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16445109                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16445109                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16445109                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012495                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012495                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007132                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007132                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007132                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007132                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 132513.609214                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 132513.609214                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 132513.609214                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 132513.609214                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 132513.609214                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 132513.609214                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8481                       # number of writebacks
system.cpu0.dcache.writebacks::total             8481                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        78348                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        78348                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        78348                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        78348                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        78348                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        78348                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        38936                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        38936                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        38936                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        38936                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        38936                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        38936                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   4558008943                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4558008943                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   4558008943                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4558008943                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   4558008943                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4558008943                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004148                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004148                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002368                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002368                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002368                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002368                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 117064.129418                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 117064.129418                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 117064.129418                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 117064.129418                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 117064.129418                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 117064.129418                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               492.997386                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1011778558                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2052289.164300                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997386                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          480                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.769231                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.790060                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11512224                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11512224                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11512224                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11512224                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11512224                       # number of overall hits
system.cpu1.icache.overall_hits::total       11512224                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2365242                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2365242                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2365242                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2365242                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2365242                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2365242                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11512240                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11512240                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11512240                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11512240                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11512240                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11512240                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 147827.625000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 147827.625000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 147827.625000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 147827.625000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 147827.625000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 147827.625000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2016595                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2016595                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2016595                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2016595                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2016595                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2016595                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 155122.692308                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 155122.692308                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 155122.692308                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 155122.692308                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 155122.692308                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 155122.692308                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 49540                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               170985297                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 49796                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3433.715499                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.273584                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.726416                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911225                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088775                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8086553                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8086553                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6777895                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6777895                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16618                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16618                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15726                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15726                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     14864448                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        14864448                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     14864448                       # number of overall hits
system.cpu1.dcache.overall_hits::total       14864448                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       144267                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       144267                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2726                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2726                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       146993                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        146993                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       146993                       # number of overall misses
system.cpu1.dcache.overall_misses::total       146993                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  19295267676                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  19295267676                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    399175404                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    399175404                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  19694443080                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  19694443080                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  19694443080                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  19694443080                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8230820                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8230820                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6780621                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6780621                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16618                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16618                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15726                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15726                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15011441                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15011441                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15011441                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15011441                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.017528                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.017528                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000402                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000402                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009792                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009792                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009792                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009792                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 133746.925326                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 133746.925326                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 146432.650037                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 146432.650037                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 133982.183369                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 133982.183369                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 133982.183369                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 133982.183369                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1083850                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             11                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 98531.818182                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        16098                       # number of writebacks
system.cpu1.dcache.writebacks::total            16098                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        94730                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        94730                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2723                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2723                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        97453                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        97453                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        97453                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        97453                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        49537                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        49537                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        49540                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        49540                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        49540                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        49540                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5829506147                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5829506147                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       613669                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       613669                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5830119816                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5830119816                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5830119816                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5830119816                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006018                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006018                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003300                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003300                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003300                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003300                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 117679.838242                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 117679.838242                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 204556.333333                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 204556.333333                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 117685.099233                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 117685.099233                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 117685.099233                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 117685.099233                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
