============================================================
   Tang Dynasty, V4.6.12906
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Anlogic/TD4.6.12906/bin/td.exe
   Built at =   18:22:35 Jun 26 2019
   Run by =     dell
   Run Date =   Thu Aug  8 16:34:16 2019

   Run on =     ANLOGIC-SUYANG
============================================================
RUN-1002 : start command "open_project Running_LED.al"
GUI-8003 ERROR: Running_led.v is missing!
GUI-8003 ERROR: rst.v is missing!
HDL-1007 : analyze verilog file sources/rtl/rst.v
HDL-1007 : analyze verilog file sources/rtl/running_led.v
HDL-5007 WARNING: identifier 'cnt_time' is used before its declaration in sources/rtl/running_led.v(26)
HDL-5007 WARNING: identifier 'flag' is used before its declaration in sources/rtl/running_led.v(27)
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicated  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicated  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
GUI-8003 ERROR: Running_led.v is missing!
GUI-8003 ERROR: rst.v is missing!
RUN-1002 : start command "download -bit Running_LED.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit Running_LED.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit Running_LED.bit" in  1.500565s wall, 1.453125s user + 0.062500s system = 1.515625s CPU (101.0%)

RUN-1004 : used memory is 268 MB, reserved memory is 227 MB, peak memory is 270 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.875611s wall, 0.406250s user + 0.140625s system = 0.546875s CPU (8.0%)

RUN-1004 : used memory is 292 MB, reserved memory is 253 MB, peak memory is 293 MB
RUN-1003 : finish command "download -bit Running_LED.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.927289s wall, 1.984375s user + 0.250000s system = 2.234375s CPU (25.0%)

RUN-1004 : used memory is 149 MB, reserved memory is 105 MB, peak memory is 293 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file sources/rtl/running_led.v
HDL-5007 WARNING: identifier 'cnt_time' is used before its declaration in sources/rtl/running_led.v(26)
HDL-5007 WARNING: identifier 'flag' is used before its declaration in sources/rtl/running_led.v(27)
HDL-1007 : analyze verilog file sources/rtl/rst.v
HDL-1007 : analyze verilog file sources/rtl/running_led.v
HDL-5007 WARNING: identifier 'cnt_time' is used before its declaration in sources/rtl/running_led.v(26)
HDL-5007 WARNING: identifier 'flag' is used before its declaration in sources/rtl/running_led.v(27)
RUN-1002 : start command "elaborate -top running_led"
HDL-8007 ERROR: cannot find port 'sclk' on this module in sources/rtl/running_led.v(33)
HDL-1007 : 'rst_n' is declared here in sources/rtl/rst.v(14)
HDL-5007 WARNING: port 'clk' is not connected on this instance in sources/rtl/running_led.v(35)
GUI-8003 ERROR: Running_led.v is missing!
GUI-8003 ERROR: rst.v is missing!
HDL-1007 : analyze verilog file sources/rtl/rst.v
HDL-1007 : analyze verilog file sources/rtl/running_led.v
HDL-5007 WARNING: identifier 'cnt_time' is used before its declaration in sources/rtl/running_led.v(26)
HDL-5007 WARNING: identifier 'flag' is used before its declaration in sources/rtl/running_led.v(27)
HDL-1007 : analyze verilog file sources/rtl/rst.v
HDL-1007 : analyze verilog file sources/rtl/running_led.v
HDL-5007 WARNING: identifier 'cnt_time' is used before its declaration in sources/rtl/running_led.v(26)
HDL-5007 WARNING: identifier 'flag' is used before its declaration in sources/rtl/running_led.v(27)
RUN-1002 : start command "elaborate -top running_led"
HDL-1007 : elaborate module running_led in sources/rtl/running_led.v(14)
HDL-1007 : elaborate module rst_n in sources/rtl/rst.v(14)
HDL-1200 : Current top model is running_led
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc sources/sdc/runled_pin.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment led[15]  LOCATION = T13;  "
RUN-1002 : start command "set_pin_assignment led[14]  LOCATION = T12;  "
RUN-1002 : start command "set_pin_assignment led[13]  LOCATION = R12;  "
RUN-1002 : start command "set_pin_assignment led[12]  LOCATION = M7;  "
RUN-1002 : start command "set_pin_assignment led[11]  LOCATION = T9;  "
RUN-1002 : start command "set_pin_assignment led[10]  LOCATION = T8;  "
RUN-1002 : start command "set_pin_assignment led[9]  LOCATION = T7;  "
RUN-1002 : start command "set_pin_assignment led[8]  LOCATION = R7;  "
RUN-1002 : start command "set_pin_assignment led[7]  LOCATION = P5;  "
RUN-1002 : start command "set_pin_assignment led[6]  LOCATION = N5;  "
RUN-1002 : start command "set_pin_assignment led[5]  LOCATION = P4;  "
RUN-1002 : start command "set_pin_assignment led[4]  LOCATION = M5;  "
RUN-1002 : start command "set_pin_assignment led[3]  LOCATION = N4;  "
RUN-1002 : start command "set_pin_assignment led[2]  LOCATION = N3;  "
RUN-1002 : start command "set_pin_assignment led[1]  LOCATION = M4;  "
RUN-1002 : start command "set_pin_assignment led[0]  LOCATION = M3;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.12906/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "running_led"
SYN-1012 : SanityCheck: Model "rst_n"
SYN-1011 : Flatten model running_led
SYN-1011 : Flatten model rst_n
SYN-1014 : Optimize round 1
SYN-1032 : 147/0 useful/useless nets, 122/1 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 43 better
SYN-1014 : Optimize round 2
SYN-1032 : 88/61 useful/useless nets, 63/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1032 : 17/0 useful/useless nets, 13/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 4 better
SYN-1014 : Optimize round 2
SYN-1032 : 13/4 useful/useless nets, 9/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Running_LED_rtl.area"
RUN-1001 : standard
***Report Model: running_led***

IO Statistics
#IO                    17
  #input                1
  #output              16
  #inout                0
#MACRO_ADD              1
#MACRO_EQ               2
#MACRO_MUX             16

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |running_led |0      |42     |3      |
+----------------------------------------------+

RUN-1002 : start command "export_db Running_LED_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Running_LED_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.12906/license/Anlogic.lic
SYN-2001 : Map 17 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 108/0 useful/useless nets, 84/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 163/0 useful/useless nets, 139/0 useful/useless insts
SYN-2501 : Optimize round 1, 42 better
SYN-2501 : Optimize round 2
SYN-1032 : 163/0 useful/useless nets, 139/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 189/0 useful/useless nets, 165/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 31 (3.32), #lev = 3 (1.05)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 31 (3.32), #lev = 3 (1.05)
SYN-2581 : Mapping with K=4, #lut = 31 (3.32), #lev = 3 (1.05)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 76 instances into 31 LUTs, name keeping = 61%.
SYN-1001 : Packing model "running_led" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 143/0 useful/useless nets, 119/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 42 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 31 LUT to BLE ...
SYN-4008 : Packed 31 LUT and 17 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 8 SEQ (40 nodes)...
SYN-4005 : Packed 8 SEQ with LUT/SLICE
SYN-4006 : 8 single LUT's are left
SYN-4006 : 25 single SEQ's are left
SYN-4011 : Packing model "running_led" (AL_USER_NORMAL) with 48/75 primitive instances ...
RUN-1002 : start command "report_area -file Running_LED_gate.area"
RUN-1001 : standard
***Report Model: running_led***

IO Statistics
#IO                    17
  #input                1
  #output              16
  #inout                0

Utilization Statistics
#lut                   45   out of  19600    0.23%
#reg                   42   out of  19600    0.21%
#le                    62
  #lut only            20   out of     62   32.26%
  #reg only            17   out of     62   27.42%
  #lut&reg             25   out of     62   40.32%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   17   out of    188    9.04%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |running_led |62    |45    |42    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model running_led
RUN-1002 : start command "export_db Running_LED_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.12906/license/Anlogic.lic
PHY-3001 : Placer runs in 6 thread(s).
SYN-4024 : Net "clk_24m_pad" drive clk pins.
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4026 : Tagged 1 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 52 instances
RUN-1001 : 16 mslices, 16 lslices, 17 pads, 0 brams, 0 dsps
RUN-1001 : There are total 107 nets
RUN-1001 : 60 nets have 2 pins
RUN-1001 : 40 nets have [3 - 5] pins
RUN-1001 : 2 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 50 instances, 32 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model running_led.
TMR-2506 : Build timing graph completely. Port num: 2, tpin num: 357, tnet num: 105, tinst num: 50, tnode num: 459, tedge num: 595.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 105 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 50 clock pins, and constraint 102 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.015945s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (196.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 33990.4
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 25755.8, overlap = 0
PHY-3002 : Step(2): len = 21981.1, overlap = 0
PHY-3002 : Step(3): len = 19619.5, overlap = 0
PHY-3002 : Step(4): len = 17368.7, overlap = 0
PHY-3002 : Step(5): len = 16017.8, overlap = 0
PHY-3002 : Step(6): len = 14609.5, overlap = 0
PHY-3002 : Step(7): len = 13248.9, overlap = 0
PHY-3002 : Step(8): len = 12137.9, overlap = 0
PHY-3002 : Step(9): len = 11104.3, overlap = 0
PHY-3002 : Step(10): len = 10058.6, overlap = 0
PHY-3002 : Step(11): len = 9382, overlap = 0
PHY-3002 : Step(12): len = 8777.2, overlap = 0
PHY-3002 : Step(13): len = 7857.4, overlap = 0
PHY-3002 : Step(14): len = 7374.1, overlap = 0
PHY-3002 : Step(15): len = 7123.1, overlap = 0
PHY-3002 : Step(16): len = 6800.1, overlap = 0
PHY-3002 : Step(17): len = 6602.9, overlap = 0
PHY-3002 : Step(18): len = 6477.8, overlap = 0
PHY-3002 : Step(19): len = 6482.6, overlap = 0
PHY-3002 : Step(20): len = 6410.5, overlap = 0
PHY-3002 : Step(21): len = 6409.8, overlap = 0
PHY-3002 : Step(22): len = 6340.2, overlap = 0
PHY-3002 : Step(23): len = 6294.6, overlap = 0
PHY-3002 : Step(24): len = 6299.2, overlap = 0
PHY-3002 : Step(25): len = 6255, overlap = 0
PHY-3002 : Step(26): len = 6261.2, overlap = 0
PHY-3002 : Step(27): len = 6170.5, overlap = 0
PHY-3002 : Step(28): len = 6055.3, overlap = 0
PHY-3002 : Step(29): len = 5965.7, overlap = 0
PHY-3002 : Step(30): len = 5726.9, overlap = 0
PHY-3002 : Step(31): len = 5603.5, overlap = 0
PHY-3002 : Step(32): len = 5427.1, overlap = 0
PHY-3002 : Step(33): len = 5278.2, overlap = 0
PHY-3002 : Step(34): len = 5141.1, overlap = 0
PHY-3002 : Step(35): len = 4964.6, overlap = 0
PHY-3002 : Step(36): len = 4891.4, overlap = 0
PHY-3002 : Step(37): len = 4408, overlap = 0
PHY-3002 : Step(38): len = 3761.7, overlap = 0
PHY-3002 : Step(39): len = 3624.6, overlap = 0
PHY-3002 : Step(40): len = 3564, overlap = 0
PHY-3002 : Step(41): len = 3479.2, overlap = 0
PHY-3002 : Step(42): len = 3459.1, overlap = 0
PHY-3002 : Step(43): len = 3483.6, overlap = 0
PHY-3002 : Step(44): len = 3505.5, overlap = 0
PHY-3002 : Step(45): len = 3377.8, overlap = 0
PHY-3002 : Step(46): len = 3367.4, overlap = 0
PHY-3002 : Step(47): len = 3285, overlap = 0
PHY-3002 : Step(48): len = 3237.6, overlap = 0
PHY-3002 : Step(49): len = 3275.4, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003986s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(50): len = 3158.8, overlap = 0
PHY-3002 : Step(51): len = 3175.8, overlap = 0
PHY-3002 : Step(52): len = 3194.2, overlap = 0
PHY-3002 : Step(53): len = 3212.3, overlap = 0
PHY-3002 : Step(54): len = 3137.5, overlap = 0
PHY-3002 : Step(55): len = 3163.6, overlap = 0
PHY-3002 : Step(56): len = 2867.5, overlap = 0
PHY-3002 : Step(57): len = 2643, overlap = 0
PHY-3002 : Step(58): len = 2566.8, overlap = 0
PHY-3002 : Step(59): len = 2475.3, overlap = 0
PHY-3002 : Step(60): len = 2462.6, overlap = 0
PHY-3002 : Step(61): len = 2438, overlap = 0
PHY-3002 : Step(62): len = 2387.9, overlap = 0
PHY-3002 : Step(63): len = 2354.7, overlap = 0
PHY-3002 : Step(64): len = 2249.9, overlap = 0
PHY-3002 : Step(65): len = 2203.7, overlap = 0
PHY-3002 : Step(66): len = 2163.1, overlap = 0
PHY-3002 : Step(67): len = 2147.4, overlap = 0
PHY-3002 : Step(68): len = 2161.3, overlap = 0
PHY-3002 : Step(69): len = 2143.6, overlap = 0
PHY-3002 : Step(70): len = 2139.7, overlap = 0
PHY-3002 : Step(71): len = 2149.7, overlap = 0
PHY-3002 : Step(72): len = 2125.2, overlap = 0
PHY-3002 : Step(73): len = 2116.1, overlap = 0
PHY-3002 : Step(74): len = 2102.5, overlap = 0
PHY-3002 : Step(75): len = 2079, overlap = 0
PHY-3002 : Step(76): len = 2076.3, overlap = 0
PHY-3002 : Step(77): len = 2063.3, overlap = 0
PHY-3002 : Step(78): len = 2076, overlap = 0
PHY-3002 : Step(79): len = 2090.8, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(80): len = 2040.8, overlap = 0.5
PHY-3002 : Step(81): len = 2040.2, overlap = 0.25
PHY-3002 : Step(82): len = 2040.2, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009276s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (168.5%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(83): len = 2651.3, overlap = 0
PHY-3002 : Step(84): len = 2322.1, overlap = 0.5
PHY-3002 : Step(85): len = 2121.6, overlap = 1
PHY-3002 : Step(86): len = 2095.4, overlap = 1.5
PHY-3002 : Step(87): len = 2094.4, overlap = 1.5
PHY-3002 : Step(88): len = 2076.3, overlap = 1.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006839s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 2496.4, Over = 0
PHY-3001 : Final: Len = 2496.4, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 6 thread ...
PHY-1002 : len = 2848, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 2936, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.009108s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (343.1%)

RUN-1003 : finish command "place" in  1.529901s wall, 2.000000s user + 1.296875s system = 3.296875s CPU (215.5%)

RUN-1004 : used memory is 153 MB, reserved memory is 107 MB, peak memory is 293 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.12906/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 49 to 32
PHY-1001 : Pin misalignment score is improved from 32 to 32
PHY-1001 : Route runs in 6 thread(s)
RUN-1001 : There are total 52 instances
RUN-1001 : 16 mslices, 16 lslices, 17 pads, 0 brams, 0 dsps
RUN-1001 : There are total 107 nets
RUN-1001 : 60 nets have 2 pins
RUN-1001 : 40 nets have [3 - 5] pins
RUN-1001 : 2 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 6 thread ...
PHY-1002 : len = 2848, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 2936, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.009781s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.078410s wall, 0.078125s user + 0.031250s system = 0.109375s CPU (139.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 2192, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.002999s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 2192, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 76% nets.
PHY-1002 : len = 5752, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.085864s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (109.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 5752, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.006693s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 5768, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 5768
PHY-1001 : End DR Iter 2; 0.006513s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  5.856227s wall, 5.578125s user + 0.359375s system = 5.937500s CPU (101.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  6.019267s wall, 5.765625s user + 0.390625s system = 6.156250s CPU (102.3%)

RUN-1004 : used memory is 246 MB, reserved memory is 205 MB, peak memory is 677 MB
RUN-1002 : start command "report_area -io_info -file Running_LED_phy.area"
RUN-1001 : standard
***Report Model: running_led***

IO Statistics
#IO                    17
  #input                1
  #output              16
  #inout                0

Utilization Statistics
#lut                   45   out of  19600    0.23%
#reg                   42   out of  19600    0.21%
#le                    62
  #lut only            20   out of     62   32.26%
  #reg only            17   out of     62   27.42%
  #lut&reg             25   out of     62   40.32%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   17   out of    188    9.04%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db Running_LED_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Running_LED.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 6 threads.
BIT-1002 : Init instances completely, inst num: 52
BIT-1002 : Init pips with 6 threads.
BIT-1002 : Init pips completely, net num: 107, pip num: 663
BIT-1003 : Multithreading accelaration with 6 threads.
BIT-1003 : Generate bitstream completely, there are 133 valid insts, and 1945 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file Running_LED.bit.
RUN-1002 : start command "download -bit Running_LED.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit Running_LED.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit Running_LED.bit" in  1.489185s wall, 1.406250s user + 0.078125s system = 1.484375s CPU (99.7%)

RUN-1004 : used memory is 382 MB, reserved memory is 343 MB, peak memory is 677 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.520669s wall, 0.281250s user + 0.031250s system = 0.312500s CPU (4.8%)

RUN-1004 : used memory is 409 MB, reserved memory is 372 MB, peak memory is 677 MB
RUN-1003 : finish command "download -bit Running_LED.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.546335s wall, 1.765625s user + 0.156250s system = 1.921875s CPU (22.5%)

RUN-1004 : used memory is 268 MB, reserved memory is 225 MB, peak memory is 677 MB
GUI-1001 : Download success!
