Classic Timing Analyzer report for key_lg
Sun Nov 04 20:51:17 2018
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Hold: 'clk'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                         ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------+--------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From         ; To           ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------+--------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 1.605 ns                         ; keyin[0]     ; flag         ; --         ; keyin[1] ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 19.115 ns                        ; coding[3]    ; keycoding[3] ; keyin[0]   ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 8.796 ns                         ; keyin[1]     ; coding[1]    ; --         ; keyin[0] ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 93.01 MHz ( period = 10.752 ns ) ; flag         ; now_state.s2 ; clk        ; clk      ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; now_state.s0 ; coding[1]    ; clk        ; clk      ; 7            ;
; Total number of failed paths ;                                          ;               ;                                  ;              ;              ;            ;          ; 7            ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------+--------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EPM1270T144C5      ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; keyin[1]        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; keyin[0]        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; keyin[3]        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; keyin[2]        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                               ;
+-------+------------------------------------------------+--------------+--------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From         ; To           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------+--------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 93.01 MHz ( period = 10.752 ns )               ; flag         ; now_state.s4 ; clk        ; clk      ; None                        ; None                      ; 1.395 ns                ;
; N/A   ; 93.01 MHz ( period = 10.752 ns )               ; flag         ; now_state.s2 ; clk        ; clk      ; None                        ; None                      ; 1.395 ns                ;
; N/A   ; 93.09 MHz ( period = 10.742 ns )               ; flag         ; now_state.s3 ; clk        ; clk      ; None                        ; None                      ; 1.390 ns                ;
; N/A   ; 102.52 MHz ( period = 9.754 ns )               ; flag         ; now_state.s1 ; clk        ; clk      ; None                        ; None                      ; 0.896 ns                ;
; N/A   ; 209.29 MHz ( period = 4.778 ns )               ; now_state.s0 ; flag         ; clk        ; clk      ; None                        ; None                      ; 3.147 ns                ;
; N/A   ; 274.35 MHz ( period = 3.645 ns )               ; now_state.s0 ; now_state.s1 ; clk        ; clk      ; None                        ; None                      ; 2.936 ns                ;
; N/A   ; 300.84 MHz ( period = 3.324 ns )               ; now_state.s2 ; now_state.s3 ; clk        ; clk      ; None                        ; None                      ; 2.615 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; now_state.s1 ; now_state.s2 ; clk        ; clk      ; None                        ; None                      ; 2.391 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; now_state.s1 ; now_state.s1 ; clk        ; clk      ; None                        ; None                      ; 2.387 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; now_state.s2 ; now_state.s2 ; clk        ; clk      ; None                        ; None                      ; 2.293 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; now_state.s4 ; now_state.s1 ; clk        ; clk      ; None                        ; None                      ; 2.143 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; now_state.s4 ; now_state.s4 ; clk        ; clk      ; None                        ; None                      ; 2.139 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; now_state.s3 ; now_state.s4 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; now_state.s3 ; now_state.s3 ; clk        ; clk      ; None                        ; None                      ; 1.785 ns                ;
+-------+------------------------------------------------+--------------+--------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                ;
+------------------------------------------+--------------+-----------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From         ; To        ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------------+-----------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; now_state.s0 ; coding[1] ; clk        ; clk      ; None                       ; None                       ; 1.663 ns                 ;
; Not operational: Clock Skew > Data Delay ; now_state.s0 ; coding[0] ; clk        ; clk      ; None                       ; None                       ; 2.613 ns                 ;
; Not operational: Clock Skew > Data Delay ; now_state.s3 ; coding[3] ; clk        ; clk      ; None                       ; None                       ; 4.482 ns                 ;
; Not operational: Clock Skew > Data Delay ; now_state.s2 ; coding[2] ; clk        ; clk      ; None                       ; None                       ; 4.720 ns                 ;
; Not operational: Clock Skew > Data Delay ; now_state.s4 ; coding[2] ; clk        ; clk      ; None                       ; None                       ; 5.183 ns                 ;
; Not operational: Clock Skew > Data Delay ; now_state.s4 ; coding[3] ; clk        ; clk      ; None                       ; None                       ; 5.867 ns                 ;
; Not operational: Clock Skew > Data Delay ; now_state.s0 ; flag      ; clk        ; clk      ; None                       ; None                       ; 3.147 ns                 ;
+------------------------------------------+--------------+-----------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------+
; tsu                                                                 ;
+-------+--------------+------------+----------+-----------+----------+
; Slack ; Required tsu ; Actual tsu ; From     ; To        ; To Clock ;
+-------+--------------+------------+----------+-----------+----------+
; N/A   ; None         ; 1.605 ns   ; keyin[0] ; flag      ; keyin[1] ;
; N/A   ; None         ; 1.585 ns   ; keyin[2] ; flag      ; keyin[1] ;
; N/A   ; None         ; 1.564 ns   ; keyin[1] ; flag      ; keyin[1] ;
; N/A   ; None         ; 1.443 ns   ; keyin[0] ; flag      ; keyin[2] ;
; N/A   ; None         ; 1.423 ns   ; keyin[2] ; flag      ; keyin[2] ;
; N/A   ; None         ; 1.402 ns   ; keyin[1] ; flag      ; keyin[2] ;
; N/A   ; None         ; 1.383 ns   ; keyin[0] ; flag      ; keyin[3] ;
; N/A   ; None         ; 1.363 ns   ; keyin[2] ; flag      ; keyin[3] ;
; N/A   ; None         ; 1.342 ns   ; keyin[1] ; flag      ; keyin[3] ;
; N/A   ; None         ; 1.143 ns   ; keyin[3] ; flag      ; keyin[1] ;
; N/A   ; None         ; 1.118 ns   ; keyin[0] ; flag      ; keyin[0] ;
; N/A   ; None         ; 1.098 ns   ; keyin[2] ; flag      ; keyin[0] ;
; N/A   ; None         ; 1.077 ns   ; keyin[1] ; flag      ; keyin[0] ;
; N/A   ; None         ; 0.981 ns   ; keyin[3] ; flag      ; keyin[2] ;
; N/A   ; None         ; 0.921 ns   ; keyin[3] ; flag      ; keyin[3] ;
; N/A   ; None         ; 0.669 ns   ; keyin[0] ; flag      ; clk      ;
; N/A   ; None         ; 0.656 ns   ; keyin[3] ; flag      ; keyin[0] ;
; N/A   ; None         ; 0.649 ns   ; keyin[2] ; flag      ; clk      ;
; N/A   ; None         ; 0.628 ns   ; keyin[1] ; flag      ; clk      ;
; N/A   ; None         ; 0.207 ns   ; keyin[3] ; flag      ; clk      ;
; N/A   ; None         ; -4.026 ns  ; keyin[0] ; coding[3] ; clk      ;
; N/A   ; None         ; -4.087 ns  ; keyin[1] ; coding[2] ; clk      ;
; N/A   ; None         ; -4.142 ns  ; keyin[2] ; coding[0] ; clk      ;
; N/A   ; None         ; -4.152 ns  ; keyin[0] ; coding[0] ; clk      ;
; N/A   ; None         ; -4.262 ns  ; keyin[0] ; coding[2] ; clk      ;
; N/A   ; None         ; -4.268 ns  ; keyin[1] ; coding[3] ; clk      ;
; N/A   ; None         ; -4.606 ns  ; keyin[0] ; coding[1] ; clk      ;
; N/A   ; None         ; -4.850 ns  ; keyin[1] ; coding[1] ; clk      ;
; N/A   ; None         ; -5.019 ns  ; keyin[0] ; coding[3] ; keyin[1] ;
; N/A   ; None         ; -5.080 ns  ; keyin[1] ; coding[2] ; keyin[1] ;
; N/A   ; None         ; -5.135 ns  ; keyin[2] ; coding[0] ; keyin[1] ;
; N/A   ; None         ; -5.145 ns  ; keyin[0] ; coding[0] ; keyin[1] ;
; N/A   ; None         ; -5.255 ns  ; keyin[0] ; coding[2] ; keyin[1] ;
; N/A   ; None         ; -5.261 ns  ; keyin[1] ; coding[3] ; keyin[1] ;
; N/A   ; None         ; -5.407 ns  ; keyin[0] ; coding[3] ; keyin[2] ;
; N/A   ; None         ; -5.468 ns  ; keyin[1] ; coding[2] ; keyin[2] ;
; N/A   ; None         ; -5.523 ns  ; keyin[2] ; coding[0] ; keyin[2] ;
; N/A   ; None         ; -5.533 ns  ; keyin[0] ; coding[0] ; keyin[2] ;
; N/A   ; None         ; -5.599 ns  ; keyin[0] ; coding[1] ; keyin[1] ;
; N/A   ; None         ; -5.643 ns  ; keyin[0] ; coding[2] ; keyin[2] ;
; N/A   ; None         ; -5.649 ns  ; keyin[1] ; coding[3] ; keyin[2] ;
; N/A   ; None         ; -5.783 ns  ; keyin[0] ; coding[3] ; keyin[3] ;
; N/A   ; None         ; -5.843 ns  ; keyin[1] ; coding[1] ; keyin[1] ;
; N/A   ; None         ; -5.844 ns  ; keyin[1] ; coding[2] ; keyin[3] ;
; N/A   ; None         ; -5.899 ns  ; keyin[2] ; coding[0] ; keyin[3] ;
; N/A   ; None         ; -5.909 ns  ; keyin[0] ; coding[0] ; keyin[3] ;
; N/A   ; None         ; -5.987 ns  ; keyin[0] ; coding[1] ; keyin[2] ;
; N/A   ; None         ; -6.004 ns  ; keyin[0] ; coding[3] ; keyin[0] ;
; N/A   ; None         ; -6.019 ns  ; keyin[0] ; coding[2] ; keyin[3] ;
; N/A   ; None         ; -6.025 ns  ; keyin[1] ; coding[3] ; keyin[3] ;
; N/A   ; None         ; -6.065 ns  ; keyin[1] ; coding[2] ; keyin[0] ;
; N/A   ; None         ; -6.120 ns  ; keyin[2] ; coding[0] ; keyin[0] ;
; N/A   ; None         ; -6.130 ns  ; keyin[0] ; coding[0] ; keyin[0] ;
; N/A   ; None         ; -6.231 ns  ; keyin[1] ; coding[1] ; keyin[2] ;
; N/A   ; None         ; -6.240 ns  ; keyin[0] ; coding[2] ; keyin[0] ;
; N/A   ; None         ; -6.246 ns  ; keyin[1] ; coding[3] ; keyin[0] ;
; N/A   ; None         ; -6.363 ns  ; keyin[0] ; coding[1] ; keyin[3] ;
; N/A   ; None         ; -6.584 ns  ; keyin[0] ; coding[1] ; keyin[0] ;
; N/A   ; None         ; -6.607 ns  ; keyin[1] ; coding[1] ; keyin[3] ;
; N/A   ; None         ; -6.828 ns  ; keyin[1] ; coding[1] ; keyin[0] ;
+-------+--------------+------------+----------+-----------+----------+


+------------------------------------------------------------------------------+
; tco                                                                          ;
+-------+--------------+------------+--------------+--------------+------------+
; Slack ; Required tco ; Actual tco ; From         ; To           ; From Clock ;
+-------+--------------+------------+--------------+--------------+------------+
; N/A   ; None         ; 19.115 ns  ; coding[3]    ; keycoding[3] ; keyin[0]   ;
; N/A   ; None         ; 19.001 ns  ; coding[2]    ; keycoding[2] ; keyin[0]   ;
; N/A   ; None         ; 18.981 ns  ; coding[0]    ; keycoding[0] ; keyin[0]   ;
; N/A   ; None         ; 18.894 ns  ; coding[3]    ; keycoding[3] ; keyin[3]   ;
; N/A   ; None         ; 18.780 ns  ; coding[2]    ; keycoding[2] ; keyin[3]   ;
; N/A   ; None         ; 18.760 ns  ; coding[0]    ; keycoding[0] ; keyin[3]   ;
; N/A   ; None         ; 18.518 ns  ; coding[3]    ; keycoding[3] ; keyin[2]   ;
; N/A   ; None         ; 18.404 ns  ; coding[2]    ; keycoding[2] ; keyin[2]   ;
; N/A   ; None         ; 18.384 ns  ; coding[0]    ; keycoding[0] ; keyin[2]   ;
; N/A   ; None         ; 18.253 ns  ; coding[1]    ; keycoding[1] ; keyin[0]   ;
; N/A   ; None         ; 18.130 ns  ; coding[3]    ; keycoding[3] ; keyin[1]   ;
; N/A   ; None         ; 18.032 ns  ; coding[1]    ; keycoding[1] ; keyin[3]   ;
; N/A   ; None         ; 18.016 ns  ; coding[2]    ; keycoding[2] ; keyin[1]   ;
; N/A   ; None         ; 17.996 ns  ; coding[0]    ; keycoding[0] ; keyin[1]   ;
; N/A   ; None         ; 17.656 ns  ; coding[1]    ; keycoding[1] ; keyin[2]   ;
; N/A   ; None         ; 17.268 ns  ; coding[1]    ; keycoding[1] ; keyin[1]   ;
; N/A   ; None         ; 17.137 ns  ; coding[3]    ; keycoding[3] ; clk        ;
; N/A   ; None         ; 17.023 ns  ; coding[2]    ; keycoding[2] ; clk        ;
; N/A   ; None         ; 17.003 ns  ; coding[0]    ; keycoding[0] ; clk        ;
; N/A   ; None         ; 16.275 ns  ; coding[1]    ; keycoding[1] ; clk        ;
; N/A   ; None         ; 13.272 ns  ; flag         ; outing       ; clk        ;
; N/A   ; None         ; 12.512 ns  ; flag         ; outing       ; keyin[0]   ;
; N/A   ; None         ; 12.247 ns  ; flag         ; outing       ; keyin[3]   ;
; N/A   ; None         ; 12.187 ns  ; flag         ; outing       ; keyin[2]   ;
; N/A   ; None         ; 12.025 ns  ; flag         ; outing       ; keyin[1]   ;
; N/A   ; None         ; 9.629 ns   ; now_state.s4 ; keydrv1[0]   ; clk        ;
; N/A   ; None         ; 9.224 ns   ; now_state.s3 ; keydrv1[1]   ; clk        ;
; N/A   ; None         ; 9.104 ns   ; now_state.s1 ; keydrv1[3]   ; clk        ;
; N/A   ; None         ; 8.487 ns   ; now_state.s2 ; keydrv1[2]   ; clk        ;
+-------+--------------+------------+--------------+--------------+------------+


+---------------------------------------------------------------------------+
; th                                                                        ;
+---------------+-------------+-----------+----------+-----------+----------+
; Minimum Slack ; Required th ; Actual th ; From     ; To        ; To Clock ;
+---------------+-------------+-----------+----------+-----------+----------+
; N/A           ; None        ; 8.796 ns  ; keyin[1] ; coding[1] ; keyin[0] ;
; N/A           ; None        ; 8.575 ns  ; keyin[1] ; coding[1] ; keyin[3] ;
; N/A           ; None        ; 8.552 ns  ; keyin[0] ; coding[1] ; keyin[0] ;
; N/A           ; None        ; 8.331 ns  ; keyin[0] ; coding[1] ; keyin[3] ;
; N/A           ; None        ; 8.199 ns  ; keyin[1] ; coding[1] ; keyin[2] ;
; N/A           ; None        ; 7.955 ns  ; keyin[0] ; coding[1] ; keyin[2] ;
; N/A           ; None        ; 7.811 ns  ; keyin[1] ; coding[1] ; keyin[1] ;
; N/A           ; None        ; 7.695 ns  ; keyin[0] ; coding[2] ; keyin[0] ;
; N/A           ; None        ; 7.685 ns  ; keyin[1] ; coding[3] ; keyin[0] ;
; N/A           ; None        ; 7.586 ns  ; keyin[0] ; coding[0] ; keyin[0] ;
; N/A           ; None        ; 7.576 ns  ; keyin[2] ; coding[0] ; keyin[0] ;
; N/A           ; None        ; 7.567 ns  ; keyin[0] ; coding[1] ; keyin[1] ;
; N/A           ; None        ; 7.520 ns  ; keyin[1] ; coding[2] ; keyin[0] ;
; N/A           ; None        ; 7.474 ns  ; keyin[0] ; coding[2] ; keyin[3] ;
; N/A           ; None        ; 7.464 ns  ; keyin[1] ; coding[3] ; keyin[3] ;
; N/A           ; None        ; 7.443 ns  ; keyin[0] ; coding[3] ; keyin[0] ;
; N/A           ; None        ; 7.365 ns  ; keyin[0] ; coding[0] ; keyin[3] ;
; N/A           ; None        ; 7.355 ns  ; keyin[2] ; coding[0] ; keyin[3] ;
; N/A           ; None        ; 7.299 ns  ; keyin[1] ; coding[2] ; keyin[3] ;
; N/A           ; None        ; 7.222 ns  ; keyin[0] ; coding[3] ; keyin[3] ;
; N/A           ; None        ; 7.098 ns  ; keyin[0] ; coding[2] ; keyin[2] ;
; N/A           ; None        ; 7.088 ns  ; keyin[1] ; coding[3] ; keyin[2] ;
; N/A           ; None        ; 6.989 ns  ; keyin[0] ; coding[0] ; keyin[2] ;
; N/A           ; None        ; 6.979 ns  ; keyin[2] ; coding[0] ; keyin[2] ;
; N/A           ; None        ; 6.923 ns  ; keyin[1] ; coding[2] ; keyin[2] ;
; N/A           ; None        ; 6.846 ns  ; keyin[0] ; coding[3] ; keyin[2] ;
; N/A           ; None        ; 6.818 ns  ; keyin[1] ; coding[1] ; clk      ;
; N/A           ; None        ; 6.710 ns  ; keyin[0] ; coding[2] ; keyin[1] ;
; N/A           ; None        ; 6.700 ns  ; keyin[1] ; coding[3] ; keyin[1] ;
; N/A           ; None        ; 6.601 ns  ; keyin[0] ; coding[0] ; keyin[1] ;
; N/A           ; None        ; 6.591 ns  ; keyin[2] ; coding[0] ; keyin[1] ;
; N/A           ; None        ; 6.574 ns  ; keyin[0] ; coding[1] ; clk      ;
; N/A           ; None        ; 6.535 ns  ; keyin[1] ; coding[2] ; keyin[1] ;
; N/A           ; None        ; 6.458 ns  ; keyin[0] ; coding[3] ; keyin[1] ;
; N/A           ; None        ; 5.717 ns  ; keyin[0] ; coding[2] ; clk      ;
; N/A           ; None        ; 5.707 ns  ; keyin[1] ; coding[3] ; clk      ;
; N/A           ; None        ; 5.608 ns  ; keyin[0] ; coding[0] ; clk      ;
; N/A           ; None        ; 5.598 ns  ; keyin[2] ; coding[0] ; clk      ;
; N/A           ; None        ; 5.542 ns  ; keyin[1] ; coding[2] ; clk      ;
; N/A           ; None        ; 5.465 ns  ; keyin[0] ; coding[3] ; clk      ;
; N/A           ; None        ; 2.307 ns  ; keyin[3] ; flag      ; clk      ;
; N/A           ; None        ; 1.886 ns  ; keyin[1] ; flag      ; clk      ;
; N/A           ; None        ; 1.865 ns  ; keyin[2] ; flag      ; clk      ;
; N/A           ; None        ; 1.845 ns  ; keyin[0] ; flag      ; clk      ;
; N/A           ; None        ; 1.547 ns  ; keyin[3] ; flag      ; keyin[0] ;
; N/A           ; None        ; 1.282 ns  ; keyin[3] ; flag      ; keyin[3] ;
; N/A           ; None        ; 1.222 ns  ; keyin[3] ; flag      ; keyin[2] ;
; N/A           ; None        ; 1.126 ns  ; keyin[1] ; flag      ; keyin[0] ;
; N/A           ; None        ; 1.105 ns  ; keyin[2] ; flag      ; keyin[0] ;
; N/A           ; None        ; 1.085 ns  ; keyin[0] ; flag      ; keyin[0] ;
; N/A           ; None        ; 1.060 ns  ; keyin[3] ; flag      ; keyin[1] ;
; N/A           ; None        ; 0.861 ns  ; keyin[1] ; flag      ; keyin[3] ;
; N/A           ; None        ; 0.840 ns  ; keyin[2] ; flag      ; keyin[3] ;
; N/A           ; None        ; 0.820 ns  ; keyin[0] ; flag      ; keyin[3] ;
; N/A           ; None        ; 0.801 ns  ; keyin[1] ; flag      ; keyin[2] ;
; N/A           ; None        ; 0.780 ns  ; keyin[2] ; flag      ; keyin[2] ;
; N/A           ; None        ; 0.760 ns  ; keyin[0] ; flag      ; keyin[2] ;
; N/A           ; None        ; 0.639 ns  ; keyin[1] ; flag      ; keyin[1] ;
; N/A           ; None        ; 0.618 ns  ; keyin[2] ; flag      ; keyin[1] ;
; N/A           ; None        ; 0.598 ns  ; keyin[0] ; flag      ; keyin[1] ;
+---------------+-------------+-----------+----------+-----------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Sun Nov 04 20:51:17 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off key_lg -c key_lg
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "flag" is a latch
    Warning: Node "coding[0]" is a latch
    Warning: Node "coding[1]" is a latch
    Warning: Node "coding[2]" is a latch
    Warning: Node "coding[3]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "keyin[1]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "keyin[0]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "keyin[3]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "keyin[2]" is a latch enable. Will not compute fmax for this pin.
Warning: Found 8 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "Selector8~0" as buffer
    Info: Detected gated clock "Mux7~0" as buffer
    Info: Detected gated clock "Mux9~0" as buffer
    Info: Detected ripple clock "now_state.s0" as buffer
    Info: Detected ripple clock "now_state.s2" as buffer
    Info: Detected gated clock "Selector10~0" as buffer
    Info: Detected ripple clock "now_state.s3" as buffer
    Info: Detected ripple clock "now_state.s4" as buffer
Info: Clock "clk" has Internal fmax of 93.01 MHz between source register "flag" and destination register "now_state.s4" (period= 10.752 ns)
    Info: + Longest register to register delay is 1.395 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y8_N3; Fanout = 5; REG Node = 'flag'
        Info: 2: + IC(0.804 ns) + CELL(0.591 ns) = 1.395 ns; Loc. = LC_X3_Y8_N8; Fanout = 6; REG Node = 'now_state.s4'
        Info: Total cell delay = 0.591 ns ( 42.37 % )
        Info: Total interconnect delay = 0.804 ns ( 57.63 % )
    Info: - Smallest clock skew is -3.648 ns
        Info: + Shortest clock path from clock "clk" to destination register is 3.819 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 5; CLK Node = 'clk'
            Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X3_Y8_N8; Fanout = 6; REG Node = 'now_state.s4'
            Info: Total cell delay = 2.081 ns ( 54.49 % )
            Info: Total interconnect delay = 1.738 ns ( 45.51 % )
        Info: - Longest clock path from clock "clk" to source register is 7.467 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 5; CLK Node = 'clk'
            Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X3_Y8_N7; Fanout = 5; REG Node = 'now_state.s2'
            Info: 3: + IC(1.490 ns) + CELL(0.511 ns) = 6.196 ns; Loc. = LC_X3_Y8_N6; Fanout = 1; COMB Node = 'Selector10~0'
            Info: 4: + IC(0.760 ns) + CELL(0.511 ns) = 7.467 ns; Loc. = LC_X3_Y8_N3; Fanout = 5; REG Node = 'flag'
            Info: Total cell delay = 3.479 ns ( 46.59 % )
            Info: Total interconnect delay = 3.988 ns ( 53.41 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.333 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 7 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "now_state.s0" and destination pin or register "coding[1]" for clock "clk" (Hold time is 6.386 ns)
    Info: + Largest clock skew is 8.425 ns
        Info: + Longest clock path from clock "clk" to destination register is 12.244 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 5; CLK Node = 'clk'
            Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X2_Y4_N2; Fanout = 5; REG Node = 'now_state.s0'
            Info: 3: + IC(0.951 ns) + CELL(0.200 ns) = 5.346 ns; Loc. = LC_X2_Y4_N3; Fanout = 4; COMB Node = 'Selector8~0'
            Info: 4: + IC(6.387 ns) + CELL(0.511 ns) = 12.244 ns; Loc. = LC_X2_Y4_N7; Fanout = 1; REG Node = 'coding[1]'
            Info: Total cell delay = 3.168 ns ( 25.87 % )
            Info: Total interconnect delay = 9.076 ns ( 74.13 % )
        Info: - Shortest clock path from clock "clk" to source register is 3.819 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 5; CLK Node = 'clk'
            Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X2_Y4_N2; Fanout = 5; REG Node = 'now_state.s0'
            Info: Total cell delay = 2.081 ns ( 54.49 % )
            Info: Total interconnect delay = 1.738 ns ( 45.51 % )
    Info: - Micro clock to output delay of source is 0.376 ns
    Info: - Shortest register to register delay is 1.663 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y4_N2; Fanout = 5; REG Node = 'now_state.s0'
        Info: 2: + IC(0.958 ns) + CELL(0.200 ns) = 1.158 ns; Loc. = LC_X2_Y4_N6; Fanout = 1; COMB Node = 'Selector5~0'
        Info: 3: + IC(0.305 ns) + CELL(0.200 ns) = 1.663 ns; Loc. = LC_X2_Y4_N7; Fanout = 1; REG Node = 'coding[1]'
        Info: Total cell delay = 0.400 ns ( 24.05 % )
        Info: Total interconnect delay = 1.263 ns ( 75.95 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "flag" (data pin = "keyin[0]", clock pin = "keyin[1]") is 1.605 ns
    Info: + Longest pin to register delay is 5.622 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_32; Fanout = 7; CLK Node = 'keyin[0]'
        Info: 2: + IC(2.740 ns) + CELL(0.740 ns) = 4.612 ns; Loc. = LC_X3_Y8_N1; Fanout = 1; COMB Node = 'Mux0~0'
        Info: 3: + IC(0.305 ns) + CELL(0.200 ns) = 5.117 ns; Loc. = LC_X3_Y8_N2; Fanout = 1; COMB Node = 'Selector9~0'
        Info: 4: + IC(0.305 ns) + CELL(0.200 ns) = 5.622 ns; Loc. = LC_X3_Y8_N3; Fanout = 5; REG Node = 'flag'
        Info: Total cell delay = 2.272 ns ( 40.41 % )
        Info: Total interconnect delay = 3.350 ns ( 59.59 % )
    Info: + Micro setup delay of destination is 2.203 ns
    Info: - Shortest clock path from clock "keyin[1]" to destination register is 6.220 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_16; Fanout = 6; CLK Node = 'keyin[1]'
        Info: 2: + IC(3.112 ns) + CELL(0.200 ns) = 4.444 ns; Loc. = LC_X3_Y8_N5; Fanout = 1; COMB Node = 'Mux9~0'
        Info: 3: + IC(0.305 ns) + CELL(0.200 ns) = 4.949 ns; Loc. = LC_X3_Y8_N6; Fanout = 1; COMB Node = 'Selector10~0'
        Info: 4: + IC(0.760 ns) + CELL(0.511 ns) = 6.220 ns; Loc. = LC_X3_Y8_N3; Fanout = 5; REG Node = 'flag'
        Info: Total cell delay = 2.043 ns ( 32.85 % )
        Info: Total interconnect delay = 4.177 ns ( 67.15 % )
Info: tco from clock "keyin[0]" to destination pin "keycoding[3]" through register "coding[3]" is 19.115 ns
    Info: + Longest clock path from clock "keyin[0]" to source register is 14.221 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_32; Fanout = 7; CLK Node = 'keyin[0]'
        Info: 2: + IC(2.823 ns) + CELL(0.914 ns) = 4.869 ns; Loc. = LC_X3_Y8_N9; Fanout = 1; COMB Node = 'Mux7~0'
        Info: 3: + IC(1.944 ns) + CELL(0.511 ns) = 7.324 ns; Loc. = LC_X2_Y4_N3; Fanout = 4; COMB Node = 'Selector8~0'
        Info: 4: + IC(6.386 ns) + CELL(0.511 ns) = 14.221 ns; Loc. = LC_X2_Y4_N8; Fanout = 1; REG Node = 'coding[3]'
        Info: Total cell delay = 3.068 ns ( 21.57 % )
        Info: Total interconnect delay = 11.153 ns ( 78.43 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 4.894 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y4_N8; Fanout = 1; REG Node = 'coding[3]'
        Info: 2: + IC(2.572 ns) + CELL(2.322 ns) = 4.894 ns; Loc. = PIN_143; Fanout = 0; PIN Node = 'keycoding[3]'
        Info: Total cell delay = 2.322 ns ( 47.45 % )
        Info: Total interconnect delay = 2.572 ns ( 52.55 % )
Info: th for register "coding[1]" (data pin = "keyin[1]", clock pin = "keyin[0]") is 8.796 ns
    Info: + Longest clock path from clock "keyin[0]" to destination register is 14.222 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_32; Fanout = 7; CLK Node = 'keyin[0]'
        Info: 2: + IC(2.823 ns) + CELL(0.914 ns) = 4.869 ns; Loc. = LC_X3_Y8_N9; Fanout = 1; COMB Node = 'Mux7~0'
        Info: 3: + IC(1.944 ns) + CELL(0.511 ns) = 7.324 ns; Loc. = LC_X2_Y4_N3; Fanout = 4; COMB Node = 'Selector8~0'
        Info: 4: + IC(6.387 ns) + CELL(0.511 ns) = 14.222 ns; Loc. = LC_X2_Y4_N7; Fanout = 1; REG Node = 'coding[1]'
        Info: Total cell delay = 3.068 ns ( 21.57 % )
        Info: Total interconnect delay = 11.154 ns ( 78.43 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 5.426 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_16; Fanout = 6; CLK Node = 'keyin[1]'
        Info: 2: + IC(3.278 ns) + CELL(0.511 ns) = 4.921 ns; Loc. = LC_X2_Y4_N6; Fanout = 1; COMB Node = 'Selector5~0'
        Info: 3: + IC(0.305 ns) + CELL(0.200 ns) = 5.426 ns; Loc. = LC_X2_Y4_N7; Fanout = 1; REG Node = 'coding[1]'
        Info: Total cell delay = 1.843 ns ( 33.97 % )
        Info: Total interconnect delay = 3.583 ns ( 66.03 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 197 megabytes
    Info: Processing ended: Sun Nov 04 20:51:17 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


