<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilogtorouting.org/" target="_blank">odin</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: -6 (means success: 0)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/simparam.v.html" target="file-frame">third_party/tests/ivtest/ivltests/simparam.v</a>
defines: 
time_elapsed: 0.006s
ram usage: 9200 KB
</pre>
<pre class="log">

odin_II --permissive -o odin.blif -V <a href="../../../../third_party/tests/ivtest/ivltests/simparam.v.html" target="file-frame">third_party/tests/ivtest/ivltests/simparam.v</a>
=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+22e69b13a
	Revision: v8.0.0-2253-g22e69b13a
	Compiled: 2020-07-29T16:22:29
	Compiler: GNU 7.5.0 on Linux-4.15.0-1077-gcp x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Warning::PARSE_ARGS Permissive flag is ON. Undefined behaviour may occur

Using Lut input width of: -1
Verilog: simparam.v
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we&#39;ll create an abstract syntax tree. Note this tree can be viewed using Grap Viz (see documentation)
Adding file <a href="../../../../third_party/tests/ivtest/ivltests/simparam.v.html" target="file-frame">third_party/tests/ivtest/ivltests/simparam.v</a> to parse list
Warning::AST simparam.v:5 there are no ports for the module (top)
	all logic will be dropped since it is not driving an output
5: endmodule
    ^~~~
Warning::PARSE_TO_AST simparam.v:12 error in parsing: (syntax error, unexpected &#39;;&#39;, expecting &#39;(&#39;)
12:   real rl_res;
          ^~~~
Warning::PARSE_TO_AST simparam.v:16 error in parsing: (syntax error, unexpected &#39;;&#39;, expecting vSYMBOL_ID or &#39;{&#39;)
16:     #1;
     ^~~~
Warning::PARSE_TO_AST simparam.v:20 error in parsing: (syntax error, unexpected vCFUNC)
20:              $simparam(&#34;simulatorVersion&#34;), $simparam(&#34;simulatorSubversion&#34;));
                 ^~~~
Warning::PARSE_TO_AST simparam.v:21 error in parsing: (syntax error, unexpected vCFUNC)
21:     $display(&#34;Using a CPU word size of %g bits.&#34;, $simparam(&#34;CPUWordSize&#34;));
     ^~~~
Warning::PARSE_TO_AST simparam.v:22 error in parsing: (syntax error, unexpected vCFUNC)
22:     $display(&#34;Running in directory: %0s\n&#34;, $simparam$str(&#34;cwd&#34;));
     ^~~~
Warning::PARSE_TO_AST simparam.v:32 error in parsing: (syntax error, unexpected vSYMBOL_ID)
32:     if (rl_res &gt; 1e-9*1e-10) begin
     ^~~~
Warning::PARSE_TO_AST simparam.v:39 error in parsing: (syntax error, unexpected vSYMBOL_ID)
39:     if (rl_res &gt;= 1e-12*1e-10) begin
     ^~~~
Warning::PARSE_TO_AST simparam.v:48 error in parsing: (syntax error, unexpected vCFUNC)
48:     if ($simparam(bad_name, 1.0) != 1.0) begin
     ^~~~
Warning::PARSE_TO_AST simparam.v:56 error in parsing: (syntax error, unexpected &#39;=&#39;, expecting vSYMBOL_ID or &#39;#&#39;)
56:       pass = 1&#39;b0;
     ^~~~
Warning::PARSE_TO_AST simparam.v:68 error in parsing: (syntax error, unexpected &#39;=&#39;, expecting vSYMBOL_ID or &#39;#&#39;)
68:       pass = 1&#39;b0;
     ^~~~
Warning::PARSE_TO_AST simparam.v:121 error in parsing: (syntax error, unexpected &#39;=&#39;, expecting vSYMBOL_ID or &#39;#&#39;)
121:       pass = 1&#39;b0;
      ^~~~
Warning::PARSE_TO_AST simparam.v:127 error in parsing: (syntax error, unexpected &#39;=&#39;, expecting vSYMBOL_ID or &#39;#&#39;)
127:       pass = 1&#39;b0;
      ^~~~
Warning::PARSE_TO_AST simparam.v:140 error in parsing: (syntax error, unexpected &#39;=&#39;, expecting vSYMBOL_ID or &#39;#&#39;)
140:         pass = 1&#39;b0;
      ^~~~
Warning::PARSE_TO_AST simparam.v:146 error in parsing: (syntax error, unexpected &#39;=&#39;, expecting vSYMBOL_ID or &#39;#&#39;)
146:         pass = 1&#39;b0;
      ^~~~
Warning::PARSE_TO_AST simparam.v:152 error in parsing: (syntax error, unexpected &#39;=&#39;, expecting vSYMBOL_ID or &#39;#&#39;)
152:         pass = 1&#39;b0;
      ^~~~
Error::PARSE_TO_AST Parser found (15) errors in your syntax, exiting
/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/odin_ii_1596039504073/work/ODIN_II/SRC/odin_error.cpp:28: void verify_delayed_error(odin_error): Fatal error

</pre>
</body>