// Seed: 515071364
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wor id_4;
  output wire id_3;
  assign module_1.id_1 = 0;
  inout wire id_2;
  output wire id_1;
  assign id_4 = -1;
  wire id_5;
endmodule
module module_1 (
    output wand id_0,
    output supply1 id_1,
    output tri1 id_2#(.id_13((1 && 1 ^ 1 & 1))),
    input tri id_3,
    output tri0 id_4,
    input uwire id_5,
    input wor id_6,
    output tri id_7,
    input wire id_8,
    input supply1 id_9,
    output supply0 id_10,
    output supply1 id_11
);
  wire id_14;
  module_0 modCall_1 (
      id_14,
      id_14,
      id_14,
      id_14
  );
endmodule
