// Seed: 794915116
module module_0 (
    output tri0  id_0,
    output wor   id_1,
    input  wand  id_2,
    output tri0  id_3,
    input  tri0  id_4,
    input  wand  id_5,
    output uwire id_6,
    input  wire  id_7
);
  assign module_1.id_7 = 0;
endmodule
module module_1 #(
    parameter id_7 = 32'd36
) (
    input  tri1 id_0
    , id_3,
    output tri0 id_1
);
  assign id_1 = 1;
  wire id_4;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0
  );
  tri id_5;
  assign id_5 = -1'b0;
  xor primCall (id_1, id_4, id_0, id_3);
  wire id_6, _id_7;
  final $clog2(0);
  ;
  parameter id_8 = -1;
  logic id_9;
  ;
  assign id_9[id_7] = -1;
endmodule
