$date
  Mon Jan 22 17:03:49 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module mux_tb $end
$var reg 4 ! data_i[3:0] $end
$var reg 2 " sel_i[1:0] $end
$var reg 1 # ce $end
$var reg 1 $ mux_o $end
$scope module uut $end
$var reg 4 % data_i[3:0] $end
$var reg 2 & sel_i[1:0] $end
$var reg 1 ' ce $end
$var reg 1 ( mux_o $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b0000 !
b00 "
0#
0$
b0000 %
b00 &
0'
0(
#100000000
b0101 !
1#
1$
b0101 %
1'
1(
#200000000
b01 "
0$
b01 &
0(
#300000000
b10 "
1$
b10 &
1(
#400000000
b11 "
0$
b11 &
0(
#500000000
