{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 19 18:00:40 2015 " "Info: Processing started: Tue May 19 18:00:40 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Projekt -c Projekt --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Projekt -c Projekt --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "regosm\[15\] " "Info: Detected ripple clock \"regosm\[15\]\" as buffer" {  } { { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 89 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regosm\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "hz_k " "Info: Detected ripple clock \"hz_k\" as buffer" {  } { { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 65 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "hz_k" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "hz " "Info: Detected ripple clock \"hz\" as buffer" {  } { { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 62 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "hz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register keyseg\[3\] register cislo4\[5\] 94.93 MHz 10.534 ns Internal " "Info: Clock \"clk\" has Internal fmax of 94.93 MHz between source register \"keyseg\[3\]\" and destination register \"cislo4\[5\]\" (period= 10.534 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.271 ns + Longest register register " "Info: + Longest register to register delay is 10.271 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns keyseg\[3\] 1 REG LCFF_X18_Y5_N1 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y5_N1; Fanout = 6; REG Node = 'keyseg\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyseg[3] } "NODE_NAME" } } { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.823 ns) + CELL(0.499 ns) 1.322 ns Equal3~0 2 COMB LCCOMB_X18_Y5_N18 11 " "Info: 2: + IC(0.823 ns) + CELL(0.499 ns) = 1.322 ns; Loc. = LCCOMB_X18_Y5_N18; Fanout = 11; COMB Node = 'Equal3~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.322 ns" { keyseg[3] Equal3~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.404 ns) + CELL(0.206 ns) 1.932 ns index~10 3 COMB LCCOMB_X18_Y5_N0 2 " "Info: 3: + IC(0.404 ns) + CELL(0.206 ns) = 1.932 ns; Loc. = LCCOMB_X18_Y5_N0; Fanout = 2; COMB Node = 'index~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.610 ns" { Equal3~0 index~10 } "NODE_NAME" } } { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.268 ns) + CELL(0.651 ns) 4.851 ns index~15 4 COMB LCCOMB_X19_Y5_N0 5 " "Info: 4: + IC(2.268 ns) + CELL(0.651 ns) = 4.851 ns; Loc. = LCCOMB_X19_Y5_N0; Fanout = 5; COMB Node = 'index~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.919 ns" { index~10 index~15 } "NODE_NAME" } } { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.411 ns) + CELL(0.616 ns) 5.878 ns Add13~0 5 COMB LCCOMB_X19_Y5_N12 28 " "Info: 5: + IC(0.411 ns) + CELL(0.616 ns) = 5.878 ns; Loc. = LCCOMB_X19_Y5_N12; Fanout = 28; COMB Node = 'Add13~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.027 ns" { index~15 Add13~0 } "NODE_NAME" } } { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.529 ns) + CELL(0.624 ns) 8.031 ns cislo0\[5\]~4 6 COMB LCCOMB_X21_Y7_N26 2 " "Info: 6: + IC(1.529 ns) + CELL(0.624 ns) = 8.031 ns; Loc. = LCCOMB_X21_Y7_N26; Fanout = 2; COMB Node = 'cislo0\[5\]~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.153 ns" { Add13~0 cislo0[5]~4 } "NODE_NAME" } } { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.780 ns) + CELL(0.460 ns) 10.271 ns cislo4\[5\] 7 REG LCFF_X21_Y7_N25 1 " "Info: 7: + IC(1.780 ns) + CELL(0.460 ns) = 10.271 ns; Loc. = LCFF_X21_Y7_N25; Fanout = 1; REG Node = 'cislo4\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.240 ns" { cislo0[5]~4 cislo4[5] } "NODE_NAME" } } { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.056 ns ( 29.75 % ) " "Info: Total cell delay = 3.056 ns ( 29.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.215 ns ( 70.25 % ) " "Info: Total interconnect delay = 7.215 ns ( 70.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.271 ns" { keyseg[3] Equal3~0 index~10 index~15 Add13~0 cislo0[5]~4 cislo4[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.271 ns" { keyseg[3] {} Equal3~0 {} index~10 {} index~15 {} Add13~0 {} cislo0[5]~4 {} cislo4[5] {} } { 0.000ns 0.823ns 0.404ns 2.268ns 0.411ns 1.529ns 1.780ns } { 0.000ns 0.499ns 0.206ns 0.651ns 0.616ns 0.624ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.001 ns - Smallest " "Info: - Smallest clock skew is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.258 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 7.258 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 4 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.432 ns) + CELL(0.970 ns) 3.502 ns hz 2 REG LCFF_X9_Y10_N7 2 " "Info: 2: + IC(1.432 ns) + CELL(0.970 ns) = 3.502 ns; Loc. = LCFF_X9_Y10_N7; Fanout = 2; REG Node = 'hz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.402 ns" { clk hz } "NODE_NAME" } } { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.265 ns) + CELL(0.000 ns) 5.767 ns hz~clkctrl 3 COMB CLKCTRL_G1 115 " "Info: 3: + IC(2.265 ns) + CELL(0.000 ns) = 5.767 ns; Loc. = CLKCTRL_G1; Fanout = 115; COMB Node = 'hz~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.265 ns" { hz hz~clkctrl } "NODE_NAME" } } { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.825 ns) + CELL(0.666 ns) 7.258 ns cislo4\[5\] 4 REG LCFF_X21_Y7_N25 1 " "Info: 4: + IC(0.825 ns) + CELL(0.666 ns) = 7.258 ns; Loc. = LCFF_X21_Y7_N25; Fanout = 1; REG Node = 'cislo4\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.491 ns" { hz~clkctrl cislo4[5] } "NODE_NAME" } } { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 37.70 % ) " "Info: Total cell delay = 2.736 ns ( 37.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.522 ns ( 62.30 % ) " "Info: Total interconnect delay = 4.522 ns ( 62.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.258 ns" { clk hz hz~clkctrl cislo4[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.258 ns" { clk {} clk~combout {} hz {} hz~clkctrl {} cislo4[5] {} } { 0.000ns 0.000ns 1.432ns 2.265ns 0.825ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.257 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 7.257 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 4 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.432 ns) + CELL(0.970 ns) 3.502 ns hz_k 2 REG LCFF_X9_Y10_N9 2 " "Info: 2: + IC(1.432 ns) + CELL(0.970 ns) = 3.502 ns; Loc. = LCFF_X9_Y10_N9; Fanout = 2; REG Node = 'hz_k'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.402 ns" { clk hz_k } "NODE_NAME" } } { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.260 ns) + CELL(0.000 ns) 5.762 ns hz_k~clkctrl 3 COMB CLKCTRL_G0 4 " "Info: 3: + IC(2.260 ns) + CELL(0.000 ns) = 5.762 ns; Loc. = CLKCTRL_G0; Fanout = 4; COMB Node = 'hz_k~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.260 ns" { hz_k hz_k~clkctrl } "NODE_NAME" } } { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.829 ns) + CELL(0.666 ns) 7.257 ns keyseg\[3\] 4 REG LCFF_X18_Y5_N1 6 " "Info: 4: + IC(0.829 ns) + CELL(0.666 ns) = 7.257 ns; Loc. = LCFF_X18_Y5_N1; Fanout = 6; REG Node = 'keyseg\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { hz_k~clkctrl keyseg[3] } "NODE_NAME" } } { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 37.70 % ) " "Info: Total cell delay = 2.736 ns ( 37.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.521 ns ( 62.30 % ) " "Info: Total interconnect delay = 4.521 ns ( 62.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.257 ns" { clk hz_k hz_k~clkctrl keyseg[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.257 ns" { clk {} clk~combout {} hz_k {} hz_k~clkctrl {} keyseg[3] {} } { 0.000ns 0.000ns 1.432ns 2.260ns 0.829ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.258 ns" { clk hz hz~clkctrl cislo4[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.258 ns" { clk {} clk~combout {} hz {} hz~clkctrl {} cislo4[5] {} } { 0.000ns 0.000ns 1.432ns 2.265ns 0.825ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.257 ns" { clk hz_k hz_k~clkctrl keyseg[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.257 ns" { clk {} clk~combout {} hz_k {} hz_k~clkctrl {} keyseg[3] {} } { 0.000ns 0.000ns 1.432ns 2.260ns 0.829ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 75 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 120 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.271 ns" { keyseg[3] Equal3~0 index~10 index~15 Add13~0 cislo0[5]~4 cislo4[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.271 ns" { keyseg[3] {} Equal3~0 {} index~10 {} index~15 {} Add13~0 {} cislo0[5]~4 {} cislo4[5] {} } { 0.000ns 0.823ns 0.404ns 2.268ns 0.411ns 1.529ns 1.780ns } { 0.000ns 0.499ns 0.206ns 0.651ns 0.616ns 0.624ns 0.460ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.258 ns" { clk hz hz~clkctrl cislo4[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.258 ns" { clk {} clk~combout {} hz {} hz~clkctrl {} cislo4[5] {} } { 0.000ns 0.000ns 1.432ns 2.265ns 0.825ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.257 ns" { clk hz_k hz_k~clkctrl keyseg[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.257 ns" { clk {} clk~combout {} hz_k {} hz_k~clkctrl {} keyseg[3] {} } { 0.000ns 0.000ns 1.432ns 2.260ns 0.829ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "cislo4\[5\] keyboardread2 clk 12.806 ns register " "Info: tsu for register \"cislo4\[5\]\" (data pin = \"keyboardread2\", clock pin = \"clk\") is 12.806 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "20.104 ns + Longest pin register " "Info: + Longest pin to register delay is 20.104 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns keyboardread2 1 PIN PIN_41 33 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_41; Fanout = 33; PIN Node = 'keyboardread2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyboardread2 } "NODE_NAME" } } { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.471 ns) + CELL(0.370 ns) 8.795 ns index~6 2 COMB LCCOMB_X14_Y2_N24 27 " "Info: 2: + IC(7.471 ns) + CELL(0.370 ns) = 8.795 ns; Loc. = LCCOMB_X14_Y2_N24; Fanout = 27; COMB Node = 'index~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.841 ns" { keyboardread2 index~6 } "NODE_NAME" } } { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.319 ns) + CELL(0.651 ns) 11.765 ns index~10 3 COMB LCCOMB_X18_Y5_N0 2 " "Info: 3: + IC(2.319 ns) + CELL(0.651 ns) = 11.765 ns; Loc. = LCCOMB_X18_Y5_N0; Fanout = 2; COMB Node = 'index~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.970 ns" { index~6 index~10 } "NODE_NAME" } } { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.268 ns) + CELL(0.651 ns) 14.684 ns index~15 4 COMB LCCOMB_X19_Y5_N0 5 " "Info: 4: + IC(2.268 ns) + CELL(0.651 ns) = 14.684 ns; Loc. = LCCOMB_X19_Y5_N0; Fanout = 5; COMB Node = 'index~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.919 ns" { index~10 index~15 } "NODE_NAME" } } { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.411 ns) + CELL(0.616 ns) 15.711 ns Add13~0 5 COMB LCCOMB_X19_Y5_N12 28 " "Info: 5: + IC(0.411 ns) + CELL(0.616 ns) = 15.711 ns; Loc. = LCCOMB_X19_Y5_N12; Fanout = 28; COMB Node = 'Add13~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.027 ns" { index~15 Add13~0 } "NODE_NAME" } } { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.529 ns) + CELL(0.624 ns) 17.864 ns cislo0\[5\]~4 6 COMB LCCOMB_X21_Y7_N26 2 " "Info: 6: + IC(1.529 ns) + CELL(0.624 ns) = 17.864 ns; Loc. = LCCOMB_X21_Y7_N26; Fanout = 2; COMB Node = 'cislo0\[5\]~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.153 ns" { Add13~0 cislo0[5]~4 } "NODE_NAME" } } { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.780 ns) + CELL(0.460 ns) 20.104 ns cislo4\[5\] 7 REG LCFF_X21_Y7_N25 1 " "Info: 7: + IC(1.780 ns) + CELL(0.460 ns) = 20.104 ns; Loc. = LCFF_X21_Y7_N25; Fanout = 1; REG Node = 'cislo4\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.240 ns" { cislo0[5]~4 cislo4[5] } "NODE_NAME" } } { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.326 ns ( 21.52 % ) " "Info: Total cell delay = 4.326 ns ( 21.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.778 ns ( 78.48 % ) " "Info: Total interconnect delay = 15.778 ns ( 78.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.104 ns" { keyboardread2 index~6 index~10 index~15 Add13~0 cislo0[5]~4 cislo4[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "20.104 ns" { keyboardread2 {} keyboardread2~combout {} index~6 {} index~10 {} index~15 {} Add13~0 {} cislo0[5]~4 {} cislo4[5] {} } { 0.000ns 0.000ns 7.471ns 2.319ns 2.268ns 0.411ns 1.529ns 1.780ns } { 0.000ns 0.954ns 0.370ns 0.651ns 0.651ns 0.616ns 0.624ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 120 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.258 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 7.258 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 4 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.432 ns) + CELL(0.970 ns) 3.502 ns hz 2 REG LCFF_X9_Y10_N7 2 " "Info: 2: + IC(1.432 ns) + CELL(0.970 ns) = 3.502 ns; Loc. = LCFF_X9_Y10_N7; Fanout = 2; REG Node = 'hz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.402 ns" { clk hz } "NODE_NAME" } } { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.265 ns) + CELL(0.000 ns) 5.767 ns hz~clkctrl 3 COMB CLKCTRL_G1 115 " "Info: 3: + IC(2.265 ns) + CELL(0.000 ns) = 5.767 ns; Loc. = CLKCTRL_G1; Fanout = 115; COMB Node = 'hz~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.265 ns" { hz hz~clkctrl } "NODE_NAME" } } { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.825 ns) + CELL(0.666 ns) 7.258 ns cislo4\[5\] 4 REG LCFF_X21_Y7_N25 1 " "Info: 4: + IC(0.825 ns) + CELL(0.666 ns) = 7.258 ns; Loc. = LCFF_X21_Y7_N25; Fanout = 1; REG Node = 'cislo4\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.491 ns" { hz~clkctrl cislo4[5] } "NODE_NAME" } } { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 37.70 % ) " "Info: Total cell delay = 2.736 ns ( 37.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.522 ns ( 62.30 % ) " "Info: Total interconnect delay = 4.522 ns ( 62.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.258 ns" { clk hz hz~clkctrl cislo4[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.258 ns" { clk {} clk~combout {} hz {} hz~clkctrl {} cislo4[5] {} } { 0.000ns 0.000ns 1.432ns 2.265ns 0.825ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.104 ns" { keyboardread2 index~6 index~10 index~15 Add13~0 cislo0[5]~4 cislo4[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "20.104 ns" { keyboardread2 {} keyboardread2~combout {} index~6 {} index~10 {} index~15 {} Add13~0 {} cislo0[5]~4 {} cislo4[5] {} } { 0.000ns 0.000ns 7.471ns 2.319ns 2.268ns 0.411ns 1.529ns 1.780ns } { 0.000ns 0.954ns 0.370ns 0.651ns 0.651ns 0.616ns 0.624ns 0.460ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.258 ns" { clk hz hz~clkctrl cislo4[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.258 ns" { clk {} clk~combout {} hz {} hz~clkctrl {} cislo4[5] {} } { 0.000ns 0.000ns 1.432ns 2.265ns 0.825ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk segment\[3\] cislo6\[3\] 21.118 ns register " "Info: tco from clock \"clk\" to destination pin \"segment\[3\]\" through register \"cislo6\[3\]\" is 21.118 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.267 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 7.267 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 4 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.432 ns) + CELL(0.970 ns) 3.502 ns hz 2 REG LCFF_X9_Y10_N7 2 " "Info: 2: + IC(1.432 ns) + CELL(0.970 ns) = 3.502 ns; Loc. = LCFF_X9_Y10_N7; Fanout = 2; REG Node = 'hz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.402 ns" { clk hz } "NODE_NAME" } } { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.265 ns) + CELL(0.000 ns) 5.767 ns hz~clkctrl 3 COMB CLKCTRL_G1 115 " "Info: 3: + IC(2.265 ns) + CELL(0.000 ns) = 5.767 ns; Loc. = CLKCTRL_G1; Fanout = 115; COMB Node = 'hz~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.265 ns" { hz hz~clkctrl } "NODE_NAME" } } { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.834 ns) + CELL(0.666 ns) 7.267 ns cislo6\[3\] 4 REG LCFF_X21_Y5_N27 1 " "Info: 4: + IC(0.834 ns) + CELL(0.666 ns) = 7.267 ns; Loc. = LCFF_X21_Y5_N27; Fanout = 1; REG Node = 'cislo6\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { hz~clkctrl cislo6[3] } "NODE_NAME" } } { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 37.65 % ) " "Info: Total cell delay = 2.736 ns ( 37.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.531 ns ( 62.35 % ) " "Info: Total interconnect delay = 4.531 ns ( 62.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.267 ns" { clk hz hz~clkctrl cislo6[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.267 ns" { clk {} clk~combout {} hz {} hz~clkctrl {} cislo6[3] {} } { 0.000ns 0.000ns 1.432ns 2.265ns 0.834ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 120 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.547 ns + Longest register pin " "Info: + Longest register to pin delay is 13.547 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cislo6\[3\] 1 REG LCFF_X21_Y5_N27 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y5_N27; Fanout = 1; REG Node = 'cislo6\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cislo6[3] } "NODE_NAME" } } { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.014 ns) + CELL(0.623 ns) 2.637 ns Mux68~9 2 COMB LCCOMB_X19_Y6_N0 1 " "Info: 2: + IC(2.014 ns) + CELL(0.623 ns) = 2.637 ns; Loc. = LCCOMB_X19_Y6_N0; Fanout = 1; COMB Node = 'Mux68~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.637 ns" { cislo6[3] Mux68~9 } "NODE_NAME" } } { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 222 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.836 ns) + CELL(0.623 ns) 5.096 ns Mux68~11 3 COMB LCCOMB_X21_Y6_N12 1 " "Info: 3: + IC(1.836 ns) + CELL(0.623 ns) = 5.096 ns; Loc. = LCCOMB_X21_Y6_N12; Fanout = 1; COMB Node = 'Mux68~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.459 ns" { Mux68~9 Mux68~11 } "NODE_NAME" } } { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 222 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.538 ns) + CELL(0.651 ns) 7.285 ns Mux68~12 4 COMB LCCOMB_X20_Y6_N4 1 " "Info: 4: + IC(1.538 ns) + CELL(0.651 ns) = 7.285 ns; Loc. = LCCOMB_X20_Y6_N4; Fanout = 1; COMB Node = 'Mux68~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.189 ns" { Mux68~11 Mux68~12 } "NODE_NAME" } } { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 222 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.366 ns) 8.015 ns Mux68~13 5 COMB LCCOMB_X20_Y6_N14 1 " "Info: 5: + IC(0.364 ns) + CELL(0.366 ns) = 8.015 ns; Loc. = LCCOMB_X20_Y6_N14; Fanout = 1; COMB Node = 'Mux68~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.730 ns" { Mux68~12 Mux68~13 } "NODE_NAME" } } { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 222 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.316 ns) + CELL(3.216 ns) 13.547 ns segment\[3\] 6 PIN PIN_55 0 " "Info: 6: + IC(2.316 ns) + CELL(3.216 ns) = 13.547 ns; Loc. = PIN_55; Fanout = 0; PIN Node = 'segment\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.532 ns" { Mux68~13 segment[3] } "NODE_NAME" } } { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.479 ns ( 40.44 % ) " "Info: Total cell delay = 5.479 ns ( 40.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.068 ns ( 59.56 % ) " "Info: Total interconnect delay = 8.068 ns ( 59.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.547 ns" { cislo6[3] Mux68~9 Mux68~11 Mux68~12 Mux68~13 segment[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.547 ns" { cislo6[3] {} Mux68~9 {} Mux68~11 {} Mux68~12 {} Mux68~13 {} segment[3] {} } { 0.000ns 2.014ns 1.836ns 1.538ns 0.364ns 2.316ns } { 0.000ns 0.623ns 0.623ns 0.651ns 0.366ns 3.216ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.267 ns" { clk hz hz~clkctrl cislo6[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.267 ns" { clk {} clk~combout {} hz {} hz~clkctrl {} cislo6[3] {} } { 0.000ns 0.000ns 1.432ns 2.265ns 0.834ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.547 ns" { cislo6[3] Mux68~9 Mux68~11 Mux68~12 Mux68~13 segment[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.547 ns" { cislo6[3] {} Mux68~9 {} Mux68~11 {} Mux68~12 {} Mux68~13 {} segment[3] {} } { 0.000ns 2.014ns 1.836ns 1.538ns 0.364ns 2.316ns } { 0.000ns 0.623ns 0.623ns 0.651ns 0.366ns 3.216ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "mem\[3\]\[4\] keyboardread0 clk -0.521 ns register " "Info: th for register \"mem\[3\]\[4\]\" (data pin = \"keyboardread0\", clock pin = \"clk\") is -0.521 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.264 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 7.264 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 4 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.432 ns) + CELL(0.970 ns) 3.502 ns hz 2 REG LCFF_X9_Y10_N7 2 " "Info: 2: + IC(1.432 ns) + CELL(0.970 ns) = 3.502 ns; Loc. = LCFF_X9_Y10_N7; Fanout = 2; REG Node = 'hz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.402 ns" { clk hz } "NODE_NAME" } } { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.265 ns) + CELL(0.000 ns) 5.767 ns hz~clkctrl 3 COMB CLKCTRL_G1 115 " "Info: 3: + IC(2.265 ns) + CELL(0.000 ns) = 5.767 ns; Loc. = CLKCTRL_G1; Fanout = 115; COMB Node = 'hz~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.265 ns" { hz hz~clkctrl } "NODE_NAME" } } { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.831 ns) + CELL(0.666 ns) 7.264 ns mem\[3\]\[4\] 4 REG LCFF_X15_Y3_N27 3 " "Info: 4: + IC(0.831 ns) + CELL(0.666 ns) = 7.264 ns; Loc. = LCFF_X15_Y3_N27; Fanout = 3; REG Node = 'mem\[3\]\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.497 ns" { hz~clkctrl mem[3][4] } "NODE_NAME" } } { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 37.67 % ) " "Info: Total cell delay = 2.736 ns ( 37.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.528 ns ( 62.33 % ) " "Info: Total interconnect delay = 4.528 ns ( 62.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.264 ns" { clk hz hz~clkctrl mem[3][4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.264 ns" { clk {} clk~combout {} hz {} hz~clkctrl {} mem[3][4] {} } { 0.000ns 0.000ns 1.432ns 2.265ns 0.831ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 120 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.091 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.091 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns keyboardread0 1 PIN PIN_43 64 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_43; Fanout = 64; PIN Node = 'keyboardread0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyboardread0 } "NODE_NAME" } } { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.823 ns) + CELL(0.206 ns) 7.983 ns mem\[3\]\[4\]~11 2 COMB LCCOMB_X15_Y3_N26 1 " "Info: 2: + IC(6.823 ns) + CELL(0.206 ns) = 7.983 ns; Loc. = LCCOMB_X15_Y3_N26; Fanout = 1; COMB Node = 'mem\[3\]\[4\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.029 ns" { keyboardread0 mem[3][4]~11 } "NODE_NAME" } } { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.091 ns mem\[3\]\[4\] 3 REG LCFF_X15_Y3_N27 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.091 ns; Loc. = LCFF_X15_Y3_N27; Fanout = 3; REG Node = 'mem\[3\]\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { mem[3][4]~11 mem[3][4] } "NODE_NAME" } } { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.268 ns ( 15.67 % ) " "Info: Total cell delay = 1.268 ns ( 15.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.823 ns ( 84.33 % ) " "Info: Total interconnect delay = 6.823 ns ( 84.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.091 ns" { keyboardread0 mem[3][4]~11 mem[3][4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.091 ns" { keyboardread0 {} keyboardread0~combout {} mem[3][4]~11 {} mem[3][4] {} } { 0.000ns 0.000ns 6.823ns 0.000ns } { 0.000ns 0.954ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.264 ns" { clk hz hz~clkctrl mem[3][4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.264 ns" { clk {} clk~combout {} hz {} hz~clkctrl {} mem[3][4] {} } { 0.000ns 0.000ns 1.432ns 2.265ns 0.831ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.091 ns" { keyboardread0 mem[3][4]~11 mem[3][4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.091 ns" { keyboardread0 {} keyboardread0~combout {} mem[3][4]~11 {} mem[3][4] {} } { 0.000ns 0.000ns 6.823ns 0.000ns } { 0.000ns 0.954ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "131 " "Info: Peak virtual memory: 131 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 19 18:00:40 2015 " "Info: Processing ended: Tue May 19 18:00:40 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
