
*** Running vivado
    with args -log fir_compiler_0.rds -m32 -mode batch -messageDb vivado.pb -source fir_compiler_0.tcl


****** Vivado v2013.4
  **** SW Build 353583 on Mon Dec  9 17:38:55 MST 2013
  **** IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: Implementation
WARNING: [Common 17-301] Failed to get a license: Implementation
WARNING: [Vivado 15-19] WARNING: No 'Implementation' license found. This message may be safely ignored if a Vivado WebPACK or device-locked license, common for board kits, will be used during implementation.

Attempting to get a license: Synthesis
WARNING: [Common 17-301] Failed to get a license: Synthesis
Loading parts and site information from C:/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source fir_compiler_0.tcl
# set_param gui.test TreeTableDev
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7a100tcsg324-1
# set_property target_language VHDL [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property constrs_type UCF [current_fileset -constrset]
# read_ip C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2013.4/data/ip'.
# set_property used_in_implementation false [get_files c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.dcp]
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property is_locked true [get_files C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci]
# set_property webtalk.parent_dir C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.data/wt [current_project]
# set_property parent.project_dir C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC [current_project]
# synth_design -top fir_compiler_0 -part xc7a100tcsg324-1 -mode out_of_context
Command: synth_design -top fir_compiler_0 -part xc7a100tcsg324-1 -mode out_of_context

Starting synthesis...

INFO: [IP_Flow 19-2162] IP 'fir_compiler_0' is locked. Locked reason: Property 'IS_LOCKED' is set to true by the system or user
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 337.305 ; gain = 82.859
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fir_compiler_0' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/synth/fir_compiler_0.vhd:71]
INFO: [Synth 8-3491] module 'fir_compiler_v7_1' declared at 'c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/fir_compiler_v7_1.vhd:109' bound to instance 'U0' of component 'fir_compiler_v7_1' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/synth/fir_compiler_0.vhd:193]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_1__parameterized0' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/fir_compiler_v7_1.vhd:233]
INFO: [Synth 8-3491] module 'fir_compiler_v7_1_viv' declared at 'c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/fir_compiler_v7_1_viv.vhd:118' bound to instance 'i_synth' of component 'fir_compiler_v7_1_viv' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/fir_compiler_v7_1.vhd:239]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_1_viv__parameterized0' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/fir_compiler_v7_1_viv.vhd:252]
INFO: [Synth 8-3491] module 'polyphase_decimation' declared at 'c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/polyphase_decimation.vhd:122' bound to instance 'i_polyphase_decimation' of component 'polyphase_decimation' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/fir_compiler_v7_1_viv.vhd:578]
INFO: [Synth 8-638] synthesizing module 'polyphase_decimation__parameterized0' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/polyphase_decimation.vhd:240]
INFO: [Synth 8-638] synthesizing module 'glb_ifx_slave' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/axi_utils_v2_0/hdl/glb_ifx_slave.vhd:166]
INFO: [Synth 8-3491] module 'glb_srl_fifo' declared at 'c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/axi_utils_v2_0/hdl/glb_srl_fifo.vhd:196' bound to instance 'fifo0' of component 'glb_srl_fifo' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/axi_utils_v2_0/hdl/glb_ifx_slave.vhd:199]
INFO: [Synth 8-638] synthesizing module 'glb_srl_fifo__parameterized0' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/axi_utils_v2_0/hdl/glb_srl_fifo.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'glb_srl_fifo__parameterized0' (1#1) [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/axi_utils_v2_0/hdl/glb_srl_fifo.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'glb_ifx_slave' (2#1) [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/axi_utils_v2_0/hdl/glb_ifx_slave.vhd:166]
INFO: [Synth 8-3919] null assignment ignored [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/polyphase_decimation.vhd:2875]
INFO: [Synth 8-3919] null assignment ignored [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/polyphase_decimation.vhd:2893]
INFO: [Synth 8-3919] null assignment ignored [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/polyphase_decimation.vhd:3089]
INFO: [Synth 8-3919] null assignment ignored [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/polyphase_decimation.vhd:3092]
INFO: [Synth 8-638] synthesizing module 'delay' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'delay' (3#1) [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized0' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized0' (3#1) [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized1' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized1' (3#1) [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized2' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized2' (3#1) [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized3' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized3' (3#1) [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized4' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized4' (3#1) [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized5' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized5' (3#1) [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized6' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized6' (3#1) [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized7' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized7' (3#1) [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized8' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized8' (3#1) [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized9' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized9' (3#1) [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized10' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized10' (3#1) [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-638] synthesizing module 'filt_mem' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/mem.vhd:159]
INFO: [Synth 8-638] synthesizing module 'dpt_mem' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/dpt_mem.vhd:143]
INFO: [Synth 8-4472] Detected and applied attribute ram_style = block [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/dpt_mem.vhd:200]
INFO: [Synth 8-256] done synthesizing module 'dpt_mem' (4#1) [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/dpt_mem.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'filt_mem' (5#1) [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/mem.vhd:159]
INFO: [Synth 8-638] synthesizing module 'filt_mem__parameterized0' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/mem.vhd:159]
INFO: [Synth 8-3919] null assignment ignored [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/mem.vhd:194]
INFO: [Synth 8-3919] null assignment ignored [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/mem.vhd:196]
INFO: [Synth 8-638] synthesizing module 'sp_mem' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/sp_mem.vhd:141]
INFO: [Synth 8-4472] Detected and applied attribute rom_style = distributed [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/sp_mem.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'sp_mem' (6#1) [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/sp_mem.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'filt_mem__parameterized0' (6#1) [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/mem.vhd:159]
INFO: [Synth 8-638] synthesizing module 'cntrl_delay' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/cntrl_delay.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'cntrl_delay' (7#1) [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/cntrl_delay.vhd:141]
INFO: [Synth 8-638] synthesizing module 'wrap_buff' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/wrap_buff.vhd:259]
INFO: [Synth 8-63] RTL assertion: "wrap_buff: fn_calc_init_state : chan_cnt: 0 phase_cnt: 0 read_addr: 0" [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/wrap_buff.vhd:384]
INFO: [Synth 8-63] RTL assertion: "wrap_buff: fn_calc_init_state : chan_cnt: 0 phase_cnt: 15 read_addr: 33" [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/wrap_buff.vhd:403]
INFO: [Synth 8-63] RTL assertion: "wrap_buff: fn_calc_init_state : chan_cnt: 0 phase_cnt: 14 read_addr: 34" [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/wrap_buff.vhd:403]
INFO: [Synth 8-63] RTL assertion: "wrap_buff: fn_calc_init_state : chan_cnt: 0 phase_cnt: 13 read_addr: 35" [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/wrap_buff.vhd:403]
INFO: [Synth 8-63] RTL assertion: "wrap_buff: fn_calc_init_state : chan_cnt: 0 phase_cnt: 12 read_addr: 36" [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/wrap_buff.vhd:403]
INFO: [Synth 8-63] RTL assertion: "wrap_buff: fn_calc_init_state : chan_cnt: 0 phase_cnt: 11 read_addr: 37" [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/wrap_buff.vhd:403]
INFO: [Synth 8-63] RTL assertion: "wrap_buff: fn_calc_init_state : chan_cnt: 0 phase_cnt: 10 read_addr: 38" [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/wrap_buff.vhd:403]
INFO: [Synth 8-63] RTL assertion: "wrap_buff: fn_calc_init_state : chan_cnt: 0 phase_cnt: 9 read_addr: 39" [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/wrap_buff.vhd:403]
INFO: [Synth 8-63] RTL assertion: "wrap_buff: fn_calc_init_state : chan_cnt: 0 phase_cnt: 8 read_addr: 40" [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/wrap_buff.vhd:403]
INFO: [Synth 8-63] RTL assertion: "wrap_buff: fn_calc_init_state : chan_cnt: 0 phase_cnt: 7 read_addr: 41" [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/wrap_buff.vhd:403]
INFO: [Synth 8-63] RTL assertion: "wrap_buff: fn_calc_init_state : chan_cnt: 0 phase_cnt: 6 read_addr: 42" [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/wrap_buff.vhd:403]
INFO: [Synth 8-63] RTL assertion: "wrap_buff: fn_calc_init_state : chan_cnt: 0 phase_cnt: 5 read_addr: 43" [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/wrap_buff.vhd:403]
INFO: [Synth 8-63] RTL assertion: "wrap_buff: fn_calc_init_state : chan_cnt: 0 phase_cnt: 4 read_addr: 44" [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/wrap_buff.vhd:403]
INFO: [Synth 8-63] RTL assertion: "wrap_buff: fn_calc_init_state : chan_cnt: 0 phase_cnt: 3 read_addr: 45" [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/wrap_buff.vhd:403]
INFO: [Synth 8-63] RTL assertion: "wrap_buff: fn_calc_init_state : chan_cnt: 0 phase_cnt: 2 read_addr: 46" [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/wrap_buff.vhd:403]
INFO: [Synth 8-63] RTL assertion: "wrap_buff: fn_calc_init_state : chan_cnt: 0 phase_cnt: 1 read_addr: 47" [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/wrap_buff.vhd:403]
INFO: [Synth 8-4472] Detected and applied attribute keep = soft [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/wrap_buff.vhd:417]
INFO: [Synth 8-4472] Detected and applied attribute keep = soft [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/wrap_buff.vhd:420]
INFO: [Synth 8-63] RTL assertion: "wrap_buff: ci_read_init: 101111" [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/wrap_buff.vhd:428]
INFO: [Synth 8-63] RTL assertion: "wrap_buff: ci_read_next_phase: 111111" [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/wrap_buff.vhd:429]
INFO: [Synth 8-63] RTL assertion: "wrap_buff: ci_read_next_block: 011111" [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/wrap_buff.vhd:430]
INFO: [Synth 8-63] RTL assertion: "wrap_buff: write_addr'LENGTH: 6" [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/wrap_buff.vhd:431]
INFO: [Synth 8-63] RTL assertion: "wrap_buff: ci_phase_init: 0001" [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/wrap_buff.vhd:432]
INFO: [Synth 8-4472] Detected and applied attribute keep = soft [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/wrap_buff.vhd:438]
INFO: [Synth 8-638] synthesizing module 'dpr_mem' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/dpr_mem.vhd:145]
INFO: [Synth 8-256] done synthesizing module 'dpr_mem' (8#1) [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/dpr_mem.vhd:145]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized11' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized11' (8#1) [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized12' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized12' (8#1) [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized13' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized13' (8#1) [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized14' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized14' (8#1) [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-3919] null assignment ignored [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/wrap_buff.vhd:678]
INFO: [Synth 8-3919] null assignment ignored [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/wrap_buff.vhd:726]
value is "soft"
value is "soft"
value is "soft"
INFO: [Synth 8-256] done synthesizing module 'wrap_buff' (9#1) [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/wrap_buff.vhd:259]
INFO: [Synth 8-638] synthesizing module 'addsub_mult_accum' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/addsub_mult_accum.vhd:157]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized15' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized15' (9#1) [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized16' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized16' (9#1) [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized17' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized17' (9#1) [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-638] synthesizing module 'calc' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/calc.vhd:161]
INFO: [Synth 8-113] binding component instance 'i_dsp48e1' to cell 'DSP48E1' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/calc.vhd:382]
INFO: [Synth 8-256] done synthesizing module 'calc' (10#1) [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/calc.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'addsub_mult_accum' (11#1) [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/addsub_mult_accum.vhd:157]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized18' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized18' (11#1) [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-638] synthesizing module 'filt_mem__parameterized1' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/mem.vhd:159]
INFO: [Synth 8-3919] null assignment ignored [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/mem.vhd:194]
INFO: [Synth 8-3919] null assignment ignored [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/mem.vhd:196]
INFO: [Synth 8-638] synthesizing module 'sp_mem__parameterized0' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/sp_mem.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'sp_mem__parameterized0' (11#1) [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/sp_mem.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'filt_mem__parameterized1' (11#1) [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/mem.vhd:159]
INFO: [Synth 8-638] synthesizing module 'addsub_mult_accum__parameterized0' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/addsub_mult_accum.vhd:157]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized19' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized19' (11#1) [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized20' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized20' (11#1) [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-638] synthesizing module 'calc__parameterized0' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/calc.vhd:161]
INFO: [Synth 8-113] binding component instance 'i_dsp48e1' to cell 'DSP48E1' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/calc.vhd:382]
INFO: [Synth 8-256] done synthesizing module 'calc__parameterized0' (11#1) [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/calc.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'addsub_mult_accum__parameterized0' (11#1) [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/addsub_mult_accum.vhd:157]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized21' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized21' (11#1) [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized22' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized22' (11#1) [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized23' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized23' (11#1) [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized24' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized24' (11#1) [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-638] synthesizing module 'ext_mult' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/ext_mult.vhd:142]
INFO: [Synth 8-638] synthesizing module 'add_accum' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/add_accum.vhd:155]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized25' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized25' (11#1) [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized26' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized26' (11#1) [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-638] synthesizing module 'calc__parameterized1' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/calc.vhd:161]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized27' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized27' (11#1) [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized28' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized28' (11#1) [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-113] binding component instance 'i_dsp48e1' to cell 'DSP48E1' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/calc.vhd:382]
INFO: [Synth 8-256] done synthesizing module 'calc__parameterized1' (11#1) [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/calc.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'add_accum' (12#1) [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/add_accum.vhd:155]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized29' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized29' (12#1) [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized30' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized30' (12#1) [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd:157]
WARNING: [Synth 8-3848] Net pin_open[fab] in module/entity ext_mult does not have driver. [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/ext_mult.vhd:153]
WARNING: [Synth 8-3848] Net pin_open[casc] in module/entity ext_mult does not have driver. [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/ext_mult.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'ext_mult' (13#1) [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/ext_mult.vhd:142]
INFO: [Synth 8-3919] null assignment ignored [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/polyphase_decimation.vhd:5134]
INFO: [Synth 8-3919] null assignment ignored [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/polyphase_decimation.vhd:5162]
INFO: [Synth 8-3919] null assignment ignored [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/polyphase_decimation.vhd:5168]
INFO: [Synth 8-3919] null assignment ignored [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/polyphase_decimation.vhd:5174]
INFO: [Synth 8-3919] null assignment ignored [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/polyphase_decimation.vhd:5188]
INFO: [Synth 8-3919] null assignment ignored [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/polyphase_decimation.vhd:5192]
INFO: [Synth 8-256] done synthesizing module 'polyphase_decimation__parameterized0' (14#1) [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/polyphase_decimation.vhd:240]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_1_viv__parameterized0' (15#1) [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/fir_compiler_v7_1_viv.vhd:252]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_1__parameterized0' (16#1) [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/fir_compiler_v7_1.vhd:233]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_0' (17#1) [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/synth/fir_compiler_0.vhd:71]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 377.426 ; gain = 122.980
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 377.426 ; gain = 122.980
---------------------------------------------------------------------------------

Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic.
Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic.
INFO: [Synth 8-4471] merging register 'g_semi_parallel_and_smac.base_en_cntrl_reg' into 'g_semi_parallel_and_smac.base_en_reg' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/polyphase_decimation.vhd:2856]
INFO: [Synth 8-4471] merging register 'g_events_if.event_s_data_tlast_unexpected_reg' into 'g_events_if.event_s_data_tlast_missing_reg' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/polyphase_decimation.vhd:5008]
INFO: [Synth 8-4471] merging register 'g_events_if.event_s_data_chanid_incorrect_reg' into 'g_events_if.event_s_data_tlast_missing_reg' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/polyphase_decimation.vhd:5009]
INFO: [Synth 8-3936] Found unconnected internal register 'g_semi_parallel_and_smac.we_gen_algn_reg' and it is trimmed from '3' to '2' bits. [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/polyphase_decimation.vhd:3098]
INFO: [Synth 8-3936] Found unconnected internal register 'g_semi_parallel_and_smac.base_en_algn_reg' and it is trimmed from '3' to '2' bits. [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/polyphase_decimation.vhd:3103]
INFO: [Synth 8-3936] Found unconnected internal register 'g_semi_parallel_and_smac.base_max_algn_reg' and it is trimmed from '3' to '2' bits. [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/polyphase_decimation.vhd:3108]
INFO: [Synth 8-3936] Found unconnected internal register 'g_semi_parallel_and_smac.phase_max_algn_reg' and it is trimmed from '3' to '2' bits. [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/polyphase_decimation.vhd:3118]
INFO: [Synth 8-3936] Found unconnected internal register 'g_semi_parallel_and_smac.phase_2lst_algn_reg' and it is trimmed from '3' to '2' bits. [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/polyphase_decimation.vhd:3123]
WARNING: [Synth 8-3848] Net pin_open[fab] in module/entity ext_mult does not have driver. [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/ext_mult.vhd:153]
WARNING: [Synth 8-3848] Net pin_open[casc] in module/entity ext_mult does not have driver. [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/ext_mult.vhd:153]
INFO: [Synth 8-3971] The signal gen_bram.gen_write_first.gen_double_reg.ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-223] decloning instance 'U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation /\g_semi_parallel_and_smac.g_cntrl_signals[0].g_others.i_delay ' (delay__parameterized5) to 'U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation /\g_semi_parallel_and_smac.g_cntrl_signals[1].g_others.i_delay '
INFO: [Synth 8-223] decloning instance 'U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation /\g_semi_parallel_and_smac.g_cntrl_signals[4].g_others.i_delay ' (delay__parameterized8) to 'U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation /\g_semi_parallel_and_smac.g_cntrl_signals[5].g_others.i_delay '

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
Loading clock regions from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinx/Vivado/2013.4/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/ConfigModes.xml
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:45 ; elapsed = 00:00:52 . Memory (MB): peak = 522.641 ; gain = 268.195
---------------------------------------------------------------------------------

No constraint files found.

---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (\i_bypass_2nd_phase/gen_reg.d_reg_reg[0] ) is unused and will be removed from module wrap_buff.
INFO: [Synth 8-3332] Sequential element (second_phase_reg) is unused and will be removed from module wrap_buff.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.i_cntrl_src/gen_reg.d_reg_reg[6] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.i_cntrl_src/gen_reg.d_reg_reg[5] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.i_cntrl_src/gen_reg.d_reg_reg[4] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.i_cntrl_src/gen_reg.d_reg_reg[1] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.i_cntrl_src/gen_reg.d_reg_reg[0] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.i_cntrl_cntrl_mem_we/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][0] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.i_cntrl_cntrl_mem_we/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][0] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.i_spare_cycle_rnd/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][0] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.i_spare_cycle_rnd/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][0] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.i_spare_cycle_rnd/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[2][0] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.i_spare_cycle_rnd/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[3][0] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.i_spare_cycle_rnd/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[4][0] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.i_spare_cycle_rnd/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[5][0] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.i_store_accum/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][0] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.i_store_accum/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][0] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.i_store_accum/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[2][0] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.i_store_accum/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[3][0] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.i_store_accum/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[4][0] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.i_store_accum/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[5][0] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.i_store_accum/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[6][0] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.i_store_accum/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[7][0] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_decimation.i_polyphase_decimation/g_op_paths[0].g_combine.i_ext_mult/g_two_col_comb.i_delay_lower_bits/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][14] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_decimation.i_polyphase_decimation/g_op_paths[0].g_combine.i_ext_mult/g_two_col_comb.i_delay_lower_bits/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_decimation.i_polyphase_decimation/g_op_paths[0].g_combine.i_ext_mult/g_two_col_comb.i_delay_lower_bits/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][12] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_decimation.i_polyphase_decimation/g_op_paths[0].g_combine.i_ext_mult/g_two_col_comb.i_delay_lower_bits/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][11] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_decimation.i_polyphase_decimation/g_op_paths[0].g_combine.i_ext_mult/g_two_col_comb.i_delay_lower_bits/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][10] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_decimation.i_polyphase_decimation/g_op_paths[0].g_combine.i_ext_mult/g_two_col_comb.i_delay_lower_bits/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][9] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_decimation.i_polyphase_decimation/g_op_paths[0].g_combine.i_ext_mult/g_two_col_comb.i_delay_lower_bits/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][8] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_decimation.i_polyphase_decimation/g_op_paths[0].g_combine.i_ext_mult/g_two_col_comb.i_delay_lower_bits/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][7] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_decimation.i_polyphase_decimation/g_op_paths[0].g_combine.i_ext_mult/g_two_col_comb.i_delay_lower_bits/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][6] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_decimation.i_polyphase_decimation/g_op_paths[0].g_combine.i_ext_mult/g_two_col_comb.i_delay_lower_bits/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][5] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_decimation.i_polyphase_decimation/g_op_paths[0].g_combine.i_ext_mult/g_two_col_comb.i_delay_lower_bits/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][4] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_decimation.i_polyphase_decimation/g_op_paths[0].g_combine.i_ext_mult/g_two_col_comb.i_delay_lower_bits/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][3] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_decimation.i_polyphase_decimation/g_op_paths[0].g_combine.i_ext_mult/g_two_col_comb.i_delay_lower_bits/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][2] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_decimation.i_polyphase_decimation/g_op_paths[0].g_combine.i_ext_mult/g_two_col_comb.i_delay_lower_bits/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][1] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_decimation.i_polyphase_decimation/g_op_paths[0].g_combine.i_ext_mult/g_two_col_comb.i_delay_lower_bits/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][0] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_decimation.i_polyphase_decimation/g_op_paths[0].g_combine.i_ext_mult/g_two_col_comb.i_delay_lower_bits/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][14] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_decimation.i_polyphase_decimation/g_op_paths[0].g_combine.i_ext_mult/g_two_col_comb.i_delay_lower_bits/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][13] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_decimation.i_polyphase_decimation/g_op_paths[0].g_combine.i_ext_mult/g_two_col_comb.i_delay_lower_bits/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][12] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_decimation.i_polyphase_decimation/g_op_paths[0].g_combine.i_ext_mult/g_two_col_comb.i_delay_lower_bits/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][11] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_decimation.i_polyphase_decimation/g_op_paths[0].g_combine.i_ext_mult/g_two_col_comb.i_delay_lower_bits/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][10] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_decimation.i_polyphase_decimation/g_op_paths[0].g_combine.i_ext_mult/g_two_col_comb.i_delay_lower_bits/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][9] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_decimation.i_polyphase_decimation/g_op_paths[0].g_combine.i_ext_mult/g_two_col_comb.i_delay_lower_bits/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][8] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_decimation.i_polyphase_decimation/g_op_paths[0].g_combine.i_ext_mult/g_two_col_comb.i_delay_lower_bits/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_decimation.i_polyphase_decimation/g_op_paths[0].g_combine.i_ext_mult/g_two_col_comb.i_delay_lower_bits/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][6] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_decimation.i_polyphase_decimation/g_op_paths[0].g_combine.i_ext_mult/g_two_col_comb.i_delay_lower_bits/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][5] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_decimation.i_polyphase_decimation/g_op_paths[0].g_combine.i_ext_mult/g_two_col_comb.i_delay_lower_bits/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][4] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_decimation.i_polyphase_decimation/g_op_paths[0].g_combine.i_ext_mult/g_two_col_comb.i_delay_lower_bits/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][3] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_decimation.i_polyphase_decimation/g_op_paths[0].g_combine.i_ext_mult/g_two_col_comb.i_delay_lower_bits/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][2] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_decimation.i_polyphase_decimation/g_op_paths[0].g_combine.i_ext_mult/g_two_col_comb.i_delay_lower_bits/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][1] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_decimation.i_polyphase_decimation/g_op_paths[0].g_combine.i_ext_mult/g_two_col_comb.i_delay_lower_bits/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][0] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_decimation.i_polyphase_decimation/g_op_paths[0].g_combine.i_ext_mult/g_two_col_comb.i_delay_lower_pat_det/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][0] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_decimation.i_polyphase_decimation/g_op_paths[0].g_combine.i_ext_mult/g_two_col_comb.i_delay_lower_pat_det/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][0] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_cntrl_signals[0].g_others.i_delay/gen_reg.d_reg_reg[0] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_cntrl_signals[2].g_others.i_delay/gen_dly.gen_regs.delay_bus_reg[0][0] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_cntrl_signals[2].g_others.i_delay/gen_dly.gen_regs.delay_bus_reg[1][0] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_cntrl_signals[4].g_others.i_delay/gen_dly.gen_regs.delay_bus_reg[0][0] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_cntrl_signals[4].g_others.i_delay/gen_dly.gen_regs.delay_bus_reg[1][0] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_cntrl_signals[4].g_others.i_delay/gen_dly.gen_regs.delay_bus_reg[2][0] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_cntrl_signals[6].g_others.i_delay/gen_dly.gen_regs.delay_bus_reg[0][0] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_cntrl_signals[6].g_others.i_delay/gen_dly.gen_regs.delay_bus_reg[1][0] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_cntrl_signals[6].g_others.i_delay/gen_dly.gen_regs.delay_bus_reg[2][0] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_cntrl_signals[6].g_others.i_delay/gen_dly.gen_regs.delay_bus_reg[3][0] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_cntrl_signals[6].g_others.i_delay/gen_dly.gen_regs.delay_bus_reg[4][0] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.we_gen_algn_reg[0] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.we_gen_algn_reg[-1] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.phase_max_algn_reg[0] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.phase_max_algn_reg[-1] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.base_max_algn_reg[0] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.base_max_algn_reg[-1] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.flush_datax2_reg ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.phase_2ndlast_reg ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.phase_2lst_algn_reg[0] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.phase_2lst_algn_reg[-1] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.flush_datax2_sub1_reg ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.base_en_algn_reg[0] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.base_en_algn_reg[-1] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.tlast_ored_reg ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.i_cntrl_src/gen_reg.d_reg_reg[6] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.i_cntrl_src/gen_reg.d_reg_reg[5] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.i_cntrl_src/gen_reg.d_reg_reg[4] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.i_cntrl_src/gen_reg.d_reg_reg[1] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.i_cntrl_src/gen_reg.d_reg_reg[0] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:52 . Memory (MB): peak = 534.980 ; gain = 280.535
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/i_synth /\g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.sclr_cntrl_algn_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/i_synth /\g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_smac_cntrl.accum_opcode_reg[2] )
INFO: [Synth 8-3332] Sequential element (rd_avail_2_reg) is unused and will be removed from module glb_srl_fifo__parameterized0.
INFO: [Synth 8-3332] Sequential element (rd_valid_2_reg) is unused and will be removed from module glb_srl_fifo__parameterized0.
INFO: [Synth 8-3332] Sequential element (full_1_reg) is unused and will be removed from module glb_srl_fifo__parameterized0.
INFO: [Synth 8-3332] Sequential element (not_full_1_reg) is unused and will be removed from module glb_srl_fifo__parameterized0.
INFO: [Synth 8-3332] Sequential element (afull_1_reg) is unused and will be removed from module glb_srl_fifo__parameterized0.
INFO: [Synth 8-3332] Sequential element (aempty_1_reg) is unused and will be removed from module glb_srl_fifo__parameterized0.
INFO: [Synth 8-3332] Sequential element (not_aempty_1_reg) is unused and will be removed from module glb_srl_fifo__parameterized0.
INFO: [Synth 8-3332] Sequential element (\gen_dram.d_out_a_reg[15] ) is unused and will be removed from module dpr_mem.
INFO: [Synth 8-3332] Sequential element (\gen_dram.d_out_a_reg[14] ) is unused and will be removed from module dpr_mem.
INFO: [Synth 8-3332] Sequential element (\gen_dram.d_out_a_reg[13] ) is unused and will be removed from module dpr_mem.
INFO: [Synth 8-3332] Sequential element (\gen_dram.d_out_a_reg[12] ) is unused and will be removed from module dpr_mem.
INFO: [Synth 8-3332] Sequential element (\gen_dram.d_out_a_reg[11] ) is unused and will be removed from module dpr_mem.
INFO: [Synth 8-3332] Sequential element (\gen_dram.d_out_a_reg[10] ) is unused and will be removed from module dpr_mem.
INFO: [Synth 8-3332] Sequential element (\gen_dram.d_out_a_reg[9] ) is unused and will be removed from module dpr_mem.
INFO: [Synth 8-3332] Sequential element (\gen_dram.d_out_a_reg[8] ) is unused and will be removed from module dpr_mem.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
No constraint files found.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:53 . Memory (MB): peak = 541.879 ; gain = 287.434
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:53 . Memory (MB): peak = 541.879 ; gain = 287.434
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:46 ; elapsed = 00:00:53 . Memory (MB): peak = 541.879 ; gain = 287.434
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
Gated Clock Conversion mode: off
WARNING: [Synth 8-3295] tying undriven pin \g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem :CE to constant 0
WARNING: [Synth 8-3295] tying undriven pin \g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[1].i_mem/g_individual.i_mem_a :CE to constant 0
WARNING: [Synth 8-3295] tying undriven pin \g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.i_mem_a :CE to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_phase_mem:CE to constant 0
WARNING: [Synth 8-3295] tying undriven pin \g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff :BUFF_CLR to constant 0
WARNING: [Synth 8-3295] tying undriven pin \g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff :CE to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:00:54 . Memory (MB): peak = 541.879 ; gain = 287.434
---------------------------------------------------------------------------------


Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+

---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:00:54 . Memory (MB): peak = 541.879 ; gain = 287.434
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:00:54 . Memory (MB): peak = 541.879 ; gain = 287.434
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |     6|
|2     |DSP48E1    |     3|
|3     |LUT1       |    12|
|4     |LUT2       |    47|
|5     |LUT3       |    21|
|6     |LUT4       |    15|
|7     |LUT5       |    17|
|8     |LUT6       |    76|
|9     |MUXF7      |    29|
|10    |RAM64X1D   |    16|
|11    |RAMB18E1_1 |     1|
|12    |SRL16E     |    27|
|13    |FDRE       |   301|
|14    |FDSE       |    23|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:00:54 . Memory (MB): peak = 541.879 ; gain = 287.434
---------------------------------------------------------------------------------

Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:00:47 ; elapsed = 00:00:54 . Memory (MB): peak = 541.879 ; gain = 287.434
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Parsing XDC File [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0_ooc.xdc] for cell 'U0'
INFO: [Project 1-11] Changing the constrs_type of fileset 'constrs_1' to 'XDC'. [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0_ooc.xdc:6]
Finished Parsing XDC File [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0_ooc.xdc] for cell 'U0'
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
278 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:05 ; elapsed = 00:01:14 . Memory (MB): peak = 771.180 ; gain = 459.824
# rename_ref -prefix_all fir_compiler_0
INFO: [Coretcl 2-1174] Renamed 34 cell refs.
# write_checkpoint -noxdef fir_compiler_0.dcp
INFO: [Timing 38-45] Going to infer timing constraints.
INFO: [Timing 38-33] Done inferring timing constraints.
# report_utilization -file fir_compiler_0_utilization_synth.rpt -pb fir_compiler_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.227 . Memory (MB): peak = 774.652 ; gain = 0.000
# if { [catch {
#   file copy -force C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.runs/fir_compiler_0_synth_1/fir_compiler_0.dcp C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.dcp
#   write_verilog -force -mode synth_stub C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0_stub.v
#   write_verilog -force -mode funcsim C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0_funcsim.v
#   write_vhdl -force -mode funcsim C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0_funcsim.vhdl
# } _RESULT ] } { 
#   puts "Critical Warning: Unable to successfully create or copy supporting IP files."
# }
INFO: [Common 17-206] Exiting Vivado at Tue Mar 18 14:15:37 2014...
