$comment
	File created using the following command:
		vcd file LogicalStep_Lab2.msim.vcd -direction
$end
$date
	Sat Jun 20 18:09:43 2020
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module logicalstep_lab2_top_vhd_vec_tst $end
$var wire 1 ! leds [5] $end
$var wire 1 " leds [4] $end
$var wire 1 # leds [3] $end
$var wire 1 $ leds [2] $end
$var wire 1 % leds [1] $end
$var wire 1 & leds [0] $end
$var wire 1 ' pb [6] $end
$var wire 1 ( pb [5] $end
$var wire 1 ) pb [4] $end
$var wire 1 * pb [3] $end
$var wire 1 + pb [2] $end
$var wire 1 , pb [1] $end
$var wire 1 - pb [0] $end
$var wire 1 . sw [15] $end
$var wire 1 / sw [14] $end
$var wire 1 0 sw [13] $end
$var wire 1 1 sw [12] $end
$var wire 1 2 sw [11] $end
$var wire 1 3 sw [10] $end
$var wire 1 4 sw [9] $end
$var wire 1 5 sw [8] $end
$var wire 1 6 sw [7] $end
$var wire 1 7 sw [6] $end
$var wire 1 8 sw [5] $end
$var wire 1 9 sw [4] $end
$var wire 1 : sw [3] $end
$var wire 1 ; sw [2] $end
$var wire 1 < sw [1] $end
$var wire 1 = sw [0] $end

$scope module i1 $end
$var wire 1 > gnd $end
$var wire 1 ? vcc $end
$var wire 1 @ unknown $end
$var wire 1 A devoe $end
$var wire 1 B devclrn $end
$var wire 1 C devpor $end
$var wire 1 D ww_devoe $end
$var wire 1 E ww_devclrn $end
$var wire 1 F ww_devpor $end
$var wire 1 G ww_pb [6] $end
$var wire 1 H ww_pb [5] $end
$var wire 1 I ww_pb [4] $end
$var wire 1 J ww_pb [3] $end
$var wire 1 K ww_pb [2] $end
$var wire 1 L ww_pb [1] $end
$var wire 1 M ww_pb [0] $end
$var wire 1 N ww_sw [15] $end
$var wire 1 O ww_sw [14] $end
$var wire 1 P ww_sw [13] $end
$var wire 1 Q ww_sw [12] $end
$var wire 1 R ww_sw [11] $end
$var wire 1 S ww_sw [10] $end
$var wire 1 T ww_sw [9] $end
$var wire 1 U ww_sw [8] $end
$var wire 1 V ww_sw [7] $end
$var wire 1 W ww_sw [6] $end
$var wire 1 X ww_sw [5] $end
$var wire 1 Y ww_sw [4] $end
$var wire 1 Z ww_sw [3] $end
$var wire 1 [ ww_sw [2] $end
$var wire 1 \ ww_sw [1] $end
$var wire 1 ] ww_sw [0] $end
$var wire 1 ^ ww_leds [5] $end
$var wire 1 _ ww_leds [4] $end
$var wire 1 ` ww_leds [3] $end
$var wire 1 a ww_leds [2] $end
$var wire 1 b ww_leds [1] $end
$var wire 1 c ww_leds [0] $end
$var wire 1 d \pb[2]~input_o\ $end
$var wire 1 e \pb[3]~input_o\ $end
$var wire 1 f \pb[4]~input_o\ $end
$var wire 1 g \pb[5]~input_o\ $end
$var wire 1 h \pb[6]~input_o\ $end
$var wire 1 i \sw[8]~input_o\ $end
$var wire 1 j \sw[9]~input_o\ $end
$var wire 1 k \sw[10]~input_o\ $end
$var wire 1 l \sw[11]~input_o\ $end
$var wire 1 m \sw[12]~input_o\ $end
$var wire 1 n \sw[13]~input_o\ $end
$var wire 1 o \sw[14]~input_o\ $end
$var wire 1 p \sw[15]~input_o\ $end
$var wire 1 q \leds[0]~output_o\ $end
$var wire 1 r \leds[1]~output_o\ $end
$var wire 1 s \leds[2]~output_o\ $end
$var wire 1 t \leds[3]~output_o\ $end
$var wire 1 u \leds[4]~output_o\ $end
$var wire 1 v \leds[5]~output_o\ $end
$var wire 1 w \pb[0]~input_o\ $end
$var wire 1 x \sw[4]~input_o\ $end
$var wire 1 y \sw[0]~input_o\ $end
$var wire 1 z \pb[1]~input_o\ $end
$var wire 1 { \inst1|Mux3~0_combout\ $end
$var wire 1 | \sw[5]~input_o\ $end
$var wire 1 } \sw[1]~input_o\ $end
$var wire 1 ~ \inst1|Mux2~0_combout\ $end
$var wire 1 !! \sw[6]~input_o\ $end
$var wire 1 "! \sw[2]~input_o\ $end
$var wire 1 #! \inst1|Mux1~0_combout\ $end
$var wire 1 $! \sw[7]~input_o\ $end
$var wire 1 %! \sw[3]~input_o\ $end
$var wire 1 &! \inst1|Mux0~0_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0>
1?
x@
1A
1B
1C
1D
1E
1F
xd
xe
xf
xg
xh
xi
xj
xk
xl
xm
xn
xo
xp
0q
0r
0s
0t
0u
0v
0w
1x
0y
0z
0{
0|
1}
0~
0!!
1"!
0#!
0$!
1%!
0&!
x'
x(
x)
x*
x+
0,
0-
x.
x/
x0
x1
x2
x3
x4
x5
06
07
08
19
1:
1;
1<
0=
0!
0"
0#
0$
0%
0&
xG
xH
xI
xJ
xK
0L
0M
xN
xO
xP
xQ
xR
xS
xT
xU
0V
0W
0X
1Y
1Z
1[
1\
0]
0^
0_
0`
0a
0b
0c
$end
#60000
18
1X
1|
1~
1r
1b
1%
#62000
0<
0\
0}
0~
0r
0b
0%
#122000
17
1W
1!!
1#!
1s
1a
1$
#124000
0;
0[
0"!
0#!
0s
0a
0$
#184000
16
1V
1$!
1&!
1t
1`
1#
#186000
0:
0Z
0%!
0&!
0t
0`
0#
#248000
09
0Y
0x
#250000
1,
1=
1L
1]
1y
1z
1~
1#!
1&!
1{
1q
1t
1s
1r
1c
1`
1a
1b
1&
1%
1$
1#
#310000
08
0X
0|
0~
0r
0b
0%
#312000
1<
1\
1}
1~
1r
1b
1%
#372000
07
0W
0!!
0#!
0s
0a
0$
#374000
1;
1[
1"!
1#!
1s
1a
1$
#434000
06
0V
0$!
0&!
0t
0`
0#
#436000
1:
1Z
1%!
1&!
1t
1`
1#
#498000
19
1Y
1x
0{
0q
0c
0&
#500000
0,
0=
1-
1M
0L
0]
0y
0z
1w
1{
1q
1c
1&
#560000
18
1X
1|
#562000
0<
0\
0}
#622000
17
1W
1!!
#624000
0;
0[
0"!
#684000
16
1V
1$!
#686000
0:
0Z
0%!
#748000
09
0Y
0x
0{
0q
0c
0&
#750000
1,
1=
1L
1]
1y
1z
0~
0#!
0&!
0t
0s
0r
0`
0a
0b
0%
0$
0#
#810000
08
0X
0|
1~
1r
1b
1%
#812000
1<
1\
1}
0~
0r
0b
0%
#872000
07
0W
0!!
1#!
1s
1a
1$
#874000
1;
1[
1"!
0#!
0s
0a
0$
#934000
06
0V
0$!
1&!
1t
1`
1#
#936000
1:
1Z
1%!
0&!
0t
0`
0#
#998000
19
1Y
1x
1{
1q
1c
1&
#1000000
