// Seed: 302413554
module module_0 (
    input tri0 id_0,
    input tri id_1,
    output tri id_2,
    input supply1 id_3,
    input uwire id_4
);
  assign id_2 = id_3 ? 1 == 1 : id_4;
endmodule
module module_1 (
    input  wand  id_0,
    input  wor   id_1,
    input  uwire id_2,
    input  wire  id_3,
    output logic id_4,
    input  logic id_5,
    output uwire id_6,
    input  logic id_7
);
  always @(posedge id_2 or posedge id_3) begin : LABEL_0
    id_6 = 1;
    id_4 <= (1) < 1'b0;
    $display(1);
  end
  module_0 modCall_1 (
      id_2,
      id_0,
      id_6,
      id_0,
      id_3
  );
  wire id_9;
  wire id_10 = id_10;
endmodule
