/* sd2snes - SD card based universal cartridge for the SNES
   Copyright (C) 2009-2010 Maximilian Rehkopf <otakon@gmx.net>
   uC firmware portion

   Inspired by and based on code from sd2iec, written by Ingo Korb et al.
   See sdcard.c|h, config.h.

   FAT file system access based on code by ChaN, Jim Brain, Ingo Korb,
   see ff.c|h.

   This program is free software; you can redistribute it and/or modify
   it under the terms of the GNU General Public License as published by
   the Free Software Foundation; version 2 of the License only.

   This program is distributed in the hope that it will be useful,
   but WITHOUT ANY WARRANTY; without even the implied warranty of
   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
   GNU General Public License for more details.

   You should have received a copy of the GNU General Public License
   along with this program; if not, write to the Free Software
   Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA

   fpga_spi.h: functions for SPI ctrl, SRAM interfacing and feature configuration
*/

#ifndef _FPGA_SPI_H
#define _FPGA_SPI_H

#include "bits.h"
#include "spi.h"
#include "config.h"

/* Chip select / ready-wait.  The *_INLINE forms are the macro bodies, for per-byte
   streaming loops; the plain names expand to a call -- see FPGA_WAIT_RDY below. */
#define FPGA_SELECT_INLINE() do {FPGA_TX_SYNC(); CLEAR_BIT(FPGA_SSREG, FPGA_SSBIT);} while (0)
#define FPGA_DESELECT_INLINE() do {FPGA_TX_SYNC(); SET_BIT(FPGA_SSREG, FPGA_SSBIT);} while (0)
#define FPGA_SELECT() fpga_select()
#define FPGA_DESELECT() fpga_deselect()
#define FPGA_SELECT_ASYNC() do {CLEAR_BIT(FPGA_SSREG, FPGA_SSBIT);} while (0)
#define FPGA_DESELECT_ASYNC() do {SET_BIT(FPGA_SSREG, FPGA_SSBIT);} while (0)

#define FPGA_TX_SYNC()     spi_tx_sync()
#define FPGA_TX_BYTE(x)    spi_tx_byte(x)
#define FPGA_RX_BYTE()     spi_rx_byte()
#define FPGA_TXRX_BYTE(x)  spi_txrx_byte(x)
#define FPGA_TX_BLOCK(x,y) spi_tx_block(x,y)
#define FPGA_RX_BLOCK(x,y) spi_rx_block(x,y)

#define FEAT_BSLOROM       (1 << 15)
#define FEAT_BSSLOT        (1 << 14)
/* Competition/event carts (dsp core only). Featurebits are interpreted per core,
   so these overlay the BS-X bits above: BSLOROM/BSSLOT are only read by the base
   core and a BS-X ROM never loads the dsp core (same precedent as BUSCOMPAT
   reusing the dead COMBO bit below). Bit 13 itself is off limits here: it is
   forced from CFG.bus_compat on every feature write. */
#define FEAT_PF94          (1 << 15)  /* PowerFest '94 event board (dsp core) */
#define FEAT_CC92          (1 << 14)  /* Campus Challenge '92 event board (dsp core) */
#define FEAT_COMBO         (1 << 13)  /* dead: set by smc.c, never read by any FPGA core */
/* NOTE: bits 14 and 15 are NOT free. address.v defines FEAT_CC92 = 14 and
   FEAT_PF94 = 15 (the event-board decodes) and this header does not list
   them. Setting either from here remaps ROM/SaveRAM. Every bit 0-15 is
   allocated; there is no room for a new feature without reclaiming one. */
#define FEAT_BUSCOMPAT     (1 << 13)  /* reuses the dead COMBO bit; forced from CFG.bus_compat in fpga_set_features (global bus-timing compat, not per-ROM). main.v muxes SNES_PULSE_end/READ_narrow on it */
#define FEAT_SATELLABASE   (1 << 12)
#define FEAT_DMA1          (1 << 11)
#define FEAT_2100_LIMIT(x) ((x & 15) << 7)
#define FEAT_2100_LIMIT_NONE FEAT_2100_LIMIT(15)
#define FEAT_2100          (1 << 6)
#define FEAT_CMD_UNLOCK    (1 << 5)
#define FEAT_213F          (1 << 4)
#define FEAT_MSU1          (1 << 3)
#define FEAT_SRTC          (1 << 2)
#define FEAT_ST0010        (1 << 1)
#define FEAT_DSPX          (1 << 0)

/* The ready-wait is ~40 bytes of straight-line code (16 NOPs + two poll loops) at
   well over a hundred call sites, so FPGA_WAIT_RDY() is a CALL to the out-of-line
   copy.  FPGA_WAIT_RDY_INLINE() is the body, for per-byte streaming loops
   (sram_*block, the CRC scans, the .spc/.srm/RLE writers) where the call would be
   paid once per byte.  The functions are noinline ON PURPOSE: under -flto the
   optimizer would clone the body back into every caller.  A call only ADDS cycles
   BEFORE the wait -- the NOP spacing and both poll loops run unchanged. */
#define FPGA_WAIT_RDY_INLINE()    do {__NOP(); __NOP(); __NOP(); __NOP(); while(!BITBAND(SPI_REGS->SPI_SR, SPI_TFE)); __NOP();__NOP();__NOP();__NOP();__NOP();__NOP();__NOP();__NOP();__NOP();__NOP();__NOP();__NOP(); while(!BITBAND(FPGA_MCU_RDY_REG->GPIO_I, FPGA_MCU_RDY_BIT)); } while (0)
#define FPGA_WAIT_RDY()    fpga_wait_rdy()

/* Used ONLY by the ROM patcher.  An enhancement-chip FPGA core can leave the
   MCU SDRAM-port ready line (FPGA_MCU_RDY) deasserted, which makes the unbounded
   FPGA_WAIT_RDY busy-wait hang the MCU forever. This variant bounds the MCU_RDY
   wait: if it never asserts, it sets (toflag) to 1 and bails out, so the patch
   aborts the load cleanly instead of wedging the menu. The bound is far beyond
   any legitimate per-byte SDRAM cycle (~tens of ms at 96 MHz) yet finite. The
   timing-critical global paths (DMA, savestate, normal load) keep the original
   unbounded FPGA_WAIT_RDY and are unaffected. */
#define FPGA_MCU_RDY_TIMEOUT    (5000000UL)
#define FPGA_WAIT_RDY_TO_INLINE(toflag) do {__NOP(); __NOP(); __NOP(); __NOP(); while(!BITBAND(SPI_REGS->SPI_SR, SPI_TFE)); __NOP();__NOP();__NOP();__NOP();__NOP();__NOP();__NOP();__NOP();__NOP();__NOP();__NOP();__NOP(); { uint32_t _wto = FPGA_MCU_RDY_TIMEOUT; while(!BITBAND(FPGA_MCU_RDY_REG->GPIO_I, FPGA_MCU_RDY_BIT)) { if(!--_wto) { (toflag) = 1; break; } } } } while (0)
/* Out-of-line twin (see FPGA_WAIT_RDY above).  The function returns the timeout and
   the macro latches the caller's flag, so the flag is written only on timeout, exactly
   like the inline body. */
#define FPGA_WAIT_RDY_TO(toflag) do { if(fpga_wait_rdy_to()) (toflag) = 1; } while (0)

/* command parameters */
#define FPGA_MEM_AUTOINC        (0x8)
#define FPGA_SDDMA_PARTIAL      (0x4)
#define FPGA_TGT_MEM      (0x0)
#define FPGA_TGT_DACBUF   (0x1)
#define FPGA_TGT_MSUBUF   (0x2)

/* commands */
#define FPGA_CMD_SETADDR         (0x00)
#define FPGA_CMD_SETROMMASK      (0x10)
#define FPGA_CMD_SETRAMMASK      (0x20)
#define FPGA_CMD_SETRAMBASE      (0x20 | 1)
#define FPGA_CMD_SETMAPPER(x)    (0x30 | (x & 15))
#define FPGA_CMD_SDDMA           (0x40)
#define FPGA_CMD_SDDMA_RANGE     (0x60)
#define FPGA_CMD_READMEM         (0x80)
#define FPGA_CMD_WRITEMEM        (0x90)
#define FPGA_CMD_SNESCMD_SETADDR (0xd0)
#define FPGA_CMD_SNESCMD_READ    (0xd1)
#define FPGA_CMD_SNESCMD_WRITE   (0xd2)
#define FPGA_CMD_CHEAT_WRITE     (0xd3)
#define FPGA_CMD_DMA_OP          (0xd4) /* MCU-driven copier: 10 param bytes -> dma_r[0..9], dma_r[9]=opcode|trig starts it */
#define FPGA_CMD_DMA_BUSY        (0xd5) /* read: bit0 = copier still running */
#define FPGA_CMD_SET_OVL_COMBO   (0xd6) /* 2 param bytes MSB first: in-game menu combo mask. SA-1 mk3 only (arms its IRQ redirect); dropped by every other core, so no per-core gate is needed. Further bytes left free for the save/load/slot masks. */
#define FPGA_CMD_SETDROMBASE     (0xd7) /* SPC7110 core only: 3 param bytes MSB first -> PSRAM base of the data ROM (every other core drops the bytes) */
#define FPGA_CMD_SETDROMMASK     (0xd8) /* SPC7110 core only: 3 param bytes MSB first -> power-of-two size mask of the data ROM */
#define FPGA_CMD_SETROMMASK_B    (0xd9) /* base core, Sufami Turbo only: 3 param bytes MSB first -> power-of-two size mask of the Slot B minicart ROM (0 = empty slot; every other core drops the bytes) */
#define FPGA_CMD_SETRAMMASK_B    (0xda) /* base core, Sufami Turbo only: 3 param bytes MSB first -> size mask of the Slot B minicart SaveRAM. 0 disables the Slot B SaveRAM window (empty slot / no battery).  A SEPARATE register and not a slice of SAVERAM_MASK: one shared mask cannot describe two independent carts, and folding them together aliases Slot B onto Slot A whenever B declares no RAM. */
#define FPGA_CMD_SETEXPBASE      (0xdb) /* SPC7110 core only: 3 param bytes MSB first -> PSRAM base of the expansion ROM decoded flat at banks $40-4f (a third chip only the Tengai Makyou Zero translations populate). 1 MB-aligned by contract -- the core concatenates base[23:20] with the bank offset instead of adding. 0 = chip absent; sent on every SPC7110 load so a stale base never lingers; every other core drops the bytes. */
#define FPGA_CMD_MSUSETBITS      (0xe0)
#define FPGA_CMD_DACPAUSE        (0xe1)
#define FPGA_CMD_DACPLAY         (0xe2)
#define FPGA_CMD_DACSETPTR       (0xe3)
#define FPGA_CMD_MSUSETPTR       (0xe4)
#define FPGA_CMD_RTCSET          (0xe5)
#define FPGA_CMD_RTCGET          (0xe6) /* TODO remap - SGB, and the SPC7110 core (see below) */
#define FPGA_CMD_BSXSETBITS      (0xe6)
#define FPGA_CMD_SRTCRESET       (0xe7)
/* SPC7110 core only: RTC-4513 battery backup, eight bytes in both directions -
   one status byte {stopped, weekday written, weekday} followed by the seven
   packed BCD time bytes of $e5.  $e6 reads the state the cartridge is showing,
   $e7 puts it back; every other core drops the bytes ($e7 there is the S-RTC
   reset, which the SPC7110 core does not have). */
#define FPGA_CMD_SPC7110RTCGET   (0xe6)
#define FPGA_CMD_SPC7110RTCSET   (0xe7)
#define FPGA_SPC7110_RTC_LEN     (8)
#define FPGA_CMD_DSPRESETPTR     (0xe8)
#define FPGA_CMD_DSPWRITEPGM     (0xe9)
#define FPGA_CMD_DSPWRITEDAT     (0xea)
#define FPGA_CMD_DSPRESET        (0xeb)
/* ST018 core only (fpga_st0018): $e8 resets the firmware load pointer and
   invalidates the ARM's ROM cache, $e9 then streams ONE image byte per
   parameter byte into the Bus 2 SRAM (not 3-byte words as on the uPD cores),
   $e5 starts a read-back checksum sweep of the 160 KB image and $f5 returns
   {busy, sum[31:24], sum[23:16], sum[15:8], sum[7:0]}. All of them are only
   accepted while $eb holds the ARM in reset. Per-core opcodes, like 0xfb
   below: $e5 is RTCSET and $f5 MSUREAD on the other cores. */
#define FPGA_CMD_ST018_VSUMSTART (0xe5)
#define FPGA_CMD_ST018_VSUMREAD  (0xf5)
#define FPGA_CMD_DACBOOST        (0xec)
#define FPGA_CMD_SETFEATURE      (0xed)
#define FPGA_CMD_SET213F         (0xee)
/* 0xee is a PER-CORE opcode, like 0xfb below: every runtime core decodes it as SET213F,
   the fpga_test core decodes it as "select MCU memory unit" (0 = RAM0/PSRAM, 1 = RAM1,
   the 4 Mbit SRAM the runtime cores leave undriven).  The contexts never overlap --
   fpga_select_mem is only reachable once memtest_run has configured fpga_test. */
#define FPGA_CMD_SELECTMEM       (0xee)
#define FPGA_CMD_CHIPFEAT        (0xef)
#define FPGA_CMD_TEST            (0xf0)
#define FPGA_CMD_GETSTATUS       (0xf1)
#define FPGA_CMD_MSUGETADDR      (0xf2)
#define FPGA_CMD_MSUGETTRACK     (0xf3)
#define FPGA_CMD_MSUGETVOLUME    (0xf4)
#define FPGA_CMD_MSUREAD         (0xf5)
#define FPGA_CMD_MSUGETSCADDR    (0xf6)
#define FPGA_CMD_SFX_STATUS      (0xf7) /* read: bit1 = fetcher active, bit0 = done (sfxdma.v) */
#define FPGA_CMD_SFX_PLAY        (0xfb) /* 6 param bytes base[23:0]+len[23:0]; last byte kicks playback (base core, menu) */
#define FPGA_CMD_SFX_DISABLE     (0xfc) /* abort the SFX fetcher + release the DAC port (game load) */
/* 0xfb is a PER-CORE opcode: the base core decodes it as SFX_PLAY (menu only); the DSP and
   SA-1 cores decode it as the savestate halt below (in-game only). The contexts never overlap. */
#define FPGA_CMD_DSPSSHALT       (0xfb) /* DSP1-4 / SA-1 savestate halt (in-game; shares 0xfb with SFX_PLAY -- different cores) */
#define FPGA_CMD_CONFIG_READ     (0xf9)
#define FPGA_CMD_CONFIG_WRITE    (0xfa)
#define FPGA_CMD_GETSYSCLK       (0xfe)
#define FPGA_CMD_ECHO            (0xff)

extern uint16_t current_features;

/* Out-of-line bodies behind FPGA_SELECT/FPGA_DESELECT/FPGA_WAIT_RDY(_TO).
   noinline is load-bearing under -flto -- see the note at FPGA_WAIT_RDY. */
void __attribute__((noinline)) fpga_select(void);
void __attribute__((noinline)) fpga_deselect(void);
void __attribute__((noinline)) fpga_wait_rdy(void);
int  __attribute__((noinline)) fpga_wait_rdy_to(void); /* 1 = MCU_RDY never asserted */

void fpga_spi_init(void);
uint8_t fpga_test(void);
uint16_t fpga_status(void);
void set_mcu_addr(uint32_t);
void set_dac_addr(uint16_t);
void dac_play(void);
void dac_pause(void);
void dac_reset(uint16_t);
void fpga_sfx_play(uint32_t base, uint32_t len); /* arm + start the FPGA SFX fetcher (sfxdma.v) */
void fpga_sfx_disable(void);                     /* abort it + release the DAC write port */
void msu_reset(uint16_t);
void set_msu_addr(uint16_t);
void set_msu_status(uint16_t status);
void set_saveram_base(uint8_t);
void set_saveram_mask(uint32_t);
void set_rom_mask(uint32_t);
void set_rom_mask_b(uint32_t);
void set_saveram_mask_b(uint32_t);
void set_drom_base(uint32_t);
void set_drom_mask(uint32_t);
void set_exp_base(uint32_t);
void set_mapper(uint8_t val);
void fpga_sddma(uint8_t tgt, uint8_t partial);
void fpga_set_sddma_range(uint16_t start, uint16_t end);
uint16_t get_msu_track(void);
uint32_t get_msu_pointer(void);
uint32_t get_msu_offset(void);
uint32_t get_snes_sysclk(void);
void set_fpga_time(uint64_t time);
uint64_t get_fpga_time(void);
void get_spc7110_rtc(uint8_t *state);
void set_spc7110_rtc(const uint8_t *state);
void set_bsx_regs(uint8_t set, uint8_t reset);
void fpga_reset_srtc_state(void);
void fpga_reset_dspx_addr(void);
void fpga_write_dspx_pgm(uint32_t data);
void fpga_write_dspx_dat(uint16_t data);
void fpga_dspx_reset(uint8_t reset);
void fpga_dspx_ss_halt(uint8_t halt);
void fpga_st018_vsum_start(void);
uint8_t fpga_st018_vsum_read(uint32_t *sum);
void fpga_set_dac_boost(uint8_t boost);
void fpga_set_features(uint16_t feat);
void fpga_set_ovl_combo(uint16_t combo);
void fpga_set_213f(uint8_t data);
/* fpga_test core ONLY (0xee is SET213F everywhere else): 0 = RAM0/PSRAM, 1 = RAM1. */
void fpga_select_mem(uint8_t unit);
void fpga_set_snescmd_addr(uint16_t addr);
void fpga_write_snescmd(uint8_t data);
uint8_t fpga_read_snescmd(void);
void fpga_write_cheat(uint8_t index, uint32_t code);
int fpga_copier_op(uint32_t src, uint32_t dst, uint32_t len);
int fpga_copier_op_probe(uint32_t src, uint32_t dst, uint32_t len); /* like fpga_copier_op but short timeout, for patch_copier_available() */
void fpga_copier_op_nopoll(uint32_t src, uint32_t dst, uint32_t len);
uint8_t fpga_copier_wait(void);
void fpga_set_chipfeat(uint16_t feat);
uint8_t fpga_read_config(uint8_t group, uint8_t index);
void fpga_write_config(uint8_t group, uint8_t index, uint8_t value, uint8_t invmask);
#endif
