<profile>

<section name = "Vivado HLS Report for 'Loop_4_proc'" level="0">
<item name = "Date">Tue Mar 17 19:52:50 2020
</item>
<item name = "Version">2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)</item>
<item name = "Project">sharpen</item>
<item name = "Solution">hls_target</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.60, 7.33, 0.70</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">2067609, 2067609, 2067609, 2067609, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">2067607, 2067607, 5, 1, 1, 2067604, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 447, 310</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 129</column>
<column name="Register">-, -, 469, 96</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="hw_output_V_value_V">+, 0, 101, 37, 32, 32</column>
<column name="indvar_flatten_next_fu_138_p2">+, 0, 68, 26, 21, 1</column>
<column name="p_hw_output_x_scan_1_fu_158_p2">+, 0, 38, 16, 11, 1</column>
<column name="p_hw_output_y_scan_2_fu_164_p2">+, 0, 38, 16, 11, 1</column>
<column name="p_439_fu_211_p2">-, 0, 101, 37, 32, 32</column>
<column name="p_443_fu_206_p2">-, 0, 101, 37, 32, 32</column>
<column name="ap_block_pp0_stage0_flag00001001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6_io">and, 0, 0, 2, 1, 1</column>
<column name="tmp_last_V_fu_251_p2">and, 0, 0, 2, 1, 1</column>
<column name="exitcond7_fu_144_p2">icmp, 0, 0, 6, 11, 9</column>
<column name="exitcond_flatten_fu_132_p2">icmp, 0, 0, 13, 21, 16</column>
<column name="p_442_fu_241_p2">icmp, 0, 0, 16, 28, 1</column>
<column name="p_444_fu_246_p2">icmp, 0, 0, 16, 28, 1</column>
<column name="tmp_1_fu_170_p2">icmp, 0, 0, 6, 11, 11</column>
<column name="tmp_3_mid1_fu_198_p2">icmp, 0, 0, 6, 11, 11</column>
<column name="tmp_s_fu_193_p2">icmp, 0, 0, 6, 11, 9</column>
<column name="ap_block_pp0_stage0_flag00011001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="p_447_fu_285_p3">select, 0, 0, 30, 1, 30</column>
<column name="p_hw_output_x_scan_s_fu_150_p3">select, 0, 0, 11, 1, 1</column>
<column name="p_hw_output_y_scan_s_fu_176_p3">select, 0, 0, 11, 1, 11</column>
<column name="tmp_14_fu_274_p3">select, 0, 0, 2, 1, 2</column>
<column name="tmp_3_mid2_fu_236_p3">select, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter4">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_hw_output_V_value_V_ap_ack">9, 2, 1, 2</column>
<column name="hw_output_V_last_V_blk_n">9, 2, 1, 2</column>
<column name="hw_output_V_value_V_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten_reg_98">9, 2, 21, 42</column>
<column name="p_delayed_input_stencil_stream_V_value_V_blk_n">9, 2, 1, 2</column>
<column name="p_hw_output_x_scan_2_reg_121">9, 2, 11, 22</column>
<column name="p_hw_output_y_scan_1_phi_fu_113_p4">9, 2, 11, 22</column>
<column name="p_hw_output_y_scan_1_reg_109">9, 2, 11, 22</column>
<column name="p_mul_stencil_stream_V_value_V_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_hw_output_V_last_V_ap_ack">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_hw_output_V_value_V_ap_ack">1, 0, 1, 0</column>
<column name="ap_reg_pp0_iter2_tmp_1_reg_332">1, 0, 1, 0</column>
<column name="ap_reg_pp0_iter2_tmp_s_reg_354">1, 0, 1, 0</column>
<column name="ap_reg_pp0_iter3_p_439_reg_364">32, 0, 32, 0</column>
<column name="exitcond7_reg_311">1, 0, 1, 0</column>
<column name="exitcond_flatten_reg_302">1, 0, 1, 0</column>
<column name="indvar_flatten_reg_98">21, 0, 21, 0</column>
<column name="p_439_reg_364">32, 0, 32, 0</column>
<column name="p_442_reg_380">1, 0, 1, 0</column>
<column name="p_444_reg_385">1, 0, 1, 0</column>
<column name="p_hw_output_x_scan_2_reg_121">11, 0, 11, 0</column>
<column name="p_hw_output_x_scan_s_reg_317">11, 0, 11, 0</column>
<column name="p_hw_output_y_scan_1_reg_109">11, 0, 11, 0</column>
<column name="p_hw_output_y_scan_2_reg_327">11, 0, 11, 0</column>
<column name="p_hw_output_y_scan_s_reg_337">11, 0, 11, 0</column>
<column name="p_s_reg_349">28, 0, 28, 0</column>
<column name="tmp_11_reg_370">28, 0, 28, 0</column>
<column name="tmp_12_reg_375">28, 0, 28, 0</column>
<column name="tmp_1_reg_332">1, 0, 1, 0</column>
<column name="tmp_3_mid1_reg_359">1, 0, 1, 0</column>
<column name="tmp_last_V_reg_390">1, 0, 1, 0</column>
<column name="tmp_s_reg_354">1, 0, 1, 0</column>
<column name="tmp_value_V_5_reg_342">32, 0, 32, 0</column>
<column name="exitcond7_reg_311">64, 32, 1, 0</column>
<column name="exitcond_flatten_reg_302">64, 32, 1, 0</column>
<column name="tmp_value_V_5_reg_342">64, 32, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Loop_4_proc, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Loop_4_proc, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Loop_4_proc, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Loop_4_proc, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Loop_4_proc, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Loop_4_proc, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Loop_4_proc, return value</column>
<column name="hw_output_V_value_V">out, 32, ap_hs, hw_output_V_value_V, pointer</column>
<column name="hw_output_V_value_V_ap_vld">out, 1, ap_hs, hw_output_V_value_V, pointer</column>
<column name="hw_output_V_value_V_ap_ack">in, 1, ap_hs, hw_output_V_value_V, pointer</column>
<column name="hw_output_V_last_V">out, 1, ap_hs, hw_output_V_last_V, pointer</column>
<column name="hw_output_V_last_V_ap_vld">out, 1, ap_hs, hw_output_V_last_V, pointer</column>
<column name="hw_output_V_last_V_ap_ack">in, 1, ap_hs, hw_output_V_last_V, pointer</column>
<column name="p_mul_stencil_stream_V_value_V_dout">in, 32, ap_fifo, p_mul_stencil_stream_V_value_V, pointer</column>
<column name="p_mul_stencil_stream_V_value_V_empty_n">in, 1, ap_fifo, p_mul_stencil_stream_V_value_V, pointer</column>
<column name="p_mul_stencil_stream_V_value_V_read">out, 1, ap_fifo, p_mul_stencil_stream_V_value_V, pointer</column>
<column name="p_delayed_input_stencil_stream_V_value_V_dout">in, 32, ap_fifo, p_delayed_input_stencil_stream_V_value_V, pointer</column>
<column name="p_delayed_input_stencil_stream_V_value_V_empty_n">in, 1, ap_fifo, p_delayed_input_stencil_stream_V_value_V, pointer</column>
<column name="p_delayed_input_stencil_stream_V_value_V_read">out, 1, ap_fifo, p_delayed_input_stencil_stream_V_value_V, pointer</column>
</table>
</item>
</section>
</profile>
