module ring_counter_tb();
reg clk;
reg reset;
wire [3:0] q;
ring_counter dut(clk,reset,q);
initial begin
clk=0;
forever #5 clk=~clk;
end
initial begin
reset=1;
#10;
reset=0;
#100;
reset=1;
#10;
reset=0;
#100;
$stop;
end
endmodule
