Loading plugins phase: Elapsed time ==> 0s.147ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\Michael\Dropbox (MIT)\College\Senior Year\6.115 - Microcomputer Project Laboratory\6.115 - Final Project\Software\PSoC Creator\Ball.cydsn\Ball.cyprj -d CY8C5888LTI-LP097 -s C:\Users\Michael\Dropbox (MIT)\College\Senior Year\6.115 - Microcomputer Project Laboratory\6.115 - Final Project\Software\PSoC Creator\Ball.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.194ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.033ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Ball.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Michael\Dropbox (MIT)\College\Senior Year\6.115 - Microcomputer Project Laboratory\6.115 - Final Project\Software\PSoC Creator\Ball.cydsn\Ball.cyprj -dcpsoc3 Ball.v -verilog
======================================================================

======================================================================
Compiling:  Ball.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Michael\Dropbox (MIT)\College\Senior Year\6.115 - Microcomputer Project Laboratory\6.115 - Final Project\Software\PSoC Creator\Ball.cydsn\Ball.cyprj -dcpsoc3 Ball.v -verilog
======================================================================

======================================================================
Compiling:  Ball.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Michael\Dropbox (MIT)\College\Senior Year\6.115 - Microcomputer Project Laboratory\6.115 - Final Project\Software\PSoC Creator\Ball.cydsn\Ball.cyprj -dcpsoc3 -verilog Ball.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Mon May 01 22:26:06 2023


======================================================================
Compiling:  Ball.v
Program  :   vpp
Options  :    -yv2 -q10 Ball.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Mon May 01 22:26:06 2023

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Ball.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Ball.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Michael\Dropbox (MIT)\College\Senior Year\6.115 - Microcomputer Project Laboratory\6.115 - Final Project\Software\PSoC Creator\Ball.cydsn\Ball.cyprj -dcpsoc3 -verilog Ball.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Mon May 01 22:26:06 2023

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Michael\Dropbox (MIT)\College\Senior Year\6.115 - Microcomputer Project Laboratory\6.115 - Final Project\Software\PSoC Creator\Ball.cydsn\codegentemp\Ball.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Michael\Dropbox (MIT)\College\Senior Year\6.115 - Microcomputer Project Laboratory\6.115 - Final Project\Software\PSoC Creator\Ball.cydsn\codegentemp\Ball.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Ball.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Michael\Dropbox (MIT)\College\Senior Year\6.115 - Microcomputer Project Laboratory\6.115 - Final Project\Software\PSoC Creator\Ball.cydsn\Ball.cyprj -dcpsoc3 -verilog Ball.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Mon May 01 22:26:07 2023

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Michael\Dropbox (MIT)\College\Senior Year\6.115 - Microcomputer Project Laboratory\6.115 - Final Project\Software\PSoC Creator\Ball.cydsn\codegentemp\Ball.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Michael\Dropbox (MIT)\College\Senior Year\6.115 - Microcomputer Project Laboratory\6.115 - Final Project\Software\PSoC Creator\Ball.cydsn\codegentemp\Ball.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\Motor_A_PWM:PWMUDB:km_run\
	\Motor_A_PWM:PWMUDB:ctrl_cmpmode2_2\
	\Motor_A_PWM:PWMUDB:ctrl_cmpmode2_1\
	\Motor_A_PWM:PWMUDB:ctrl_cmpmode2_0\
	\Motor_A_PWM:PWMUDB:ctrl_cmpmode1_2\
	\Motor_A_PWM:PWMUDB:ctrl_cmpmode1_1\
	\Motor_A_PWM:PWMUDB:ctrl_cmpmode1_0\
	\Motor_A_PWM:PWMUDB:capt_rising\
	\Motor_A_PWM:PWMUDB:capt_falling\
	\Motor_A_PWM:PWMUDB:trig_rise\
	\Motor_A_PWM:PWMUDB:trig_fall\
	\Motor_A_PWM:PWMUDB:sc_kill\
	\Motor_A_PWM:PWMUDB:min_kill\
	\Motor_A_PWM:PWMUDB:km_tc\
	\Motor_A_PWM:PWMUDB:db_tc\
	\Motor_A_PWM:PWMUDB:dith_sel\
	\Motor_A_PWM:Net_101\
	\Motor_A_PWM:Net_96\
	\Motor_A_PWM:PWMUDB:MODULE_1:b_31\
	\Motor_A_PWM:PWMUDB:MODULE_1:b_30\
	\Motor_A_PWM:PWMUDB:MODULE_1:b_29\
	\Motor_A_PWM:PWMUDB:MODULE_1:b_28\
	\Motor_A_PWM:PWMUDB:MODULE_1:b_27\
	\Motor_A_PWM:PWMUDB:MODULE_1:b_26\
	\Motor_A_PWM:PWMUDB:MODULE_1:b_25\
	\Motor_A_PWM:PWMUDB:MODULE_1:b_24\
	\Motor_A_PWM:PWMUDB:MODULE_1:b_23\
	\Motor_A_PWM:PWMUDB:MODULE_1:b_22\
	\Motor_A_PWM:PWMUDB:MODULE_1:b_21\
	\Motor_A_PWM:PWMUDB:MODULE_1:b_20\
	\Motor_A_PWM:PWMUDB:MODULE_1:b_19\
	\Motor_A_PWM:PWMUDB:MODULE_1:b_18\
	\Motor_A_PWM:PWMUDB:MODULE_1:b_17\
	\Motor_A_PWM:PWMUDB:MODULE_1:b_16\
	\Motor_A_PWM:PWMUDB:MODULE_1:b_15\
	\Motor_A_PWM:PWMUDB:MODULE_1:b_14\
	\Motor_A_PWM:PWMUDB:MODULE_1:b_13\
	\Motor_A_PWM:PWMUDB:MODULE_1:b_12\
	\Motor_A_PWM:PWMUDB:MODULE_1:b_11\
	\Motor_A_PWM:PWMUDB:MODULE_1:b_10\
	\Motor_A_PWM:PWMUDB:MODULE_1:b_9\
	\Motor_A_PWM:PWMUDB:MODULE_1:b_8\
	\Motor_A_PWM:PWMUDB:MODULE_1:b_7\
	\Motor_A_PWM:PWMUDB:MODULE_1:b_6\
	\Motor_A_PWM:PWMUDB:MODULE_1:b_5\
	\Motor_A_PWM:PWMUDB:MODULE_1:b_4\
	\Motor_A_PWM:PWMUDB:MODULE_1:b_3\
	\Motor_A_PWM:PWMUDB:MODULE_1:b_2\
	\Motor_A_PWM:PWMUDB:MODULE_1:b_1\
	\Motor_A_PWM:PWMUDB:MODULE_1:b_0\
	\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:a_31\
	\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:a_30\
	\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:a_29\
	\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:a_28\
	\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:a_27\
	\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:a_26\
	\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:a_25\
	\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:a_24\
	\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:b_31\
	\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:b_30\
	\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:b_29\
	\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:b_28\
	\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:b_27\
	\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:b_26\
	\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:b_25\
	\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:b_24\
	\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:b_23\
	\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:b_22\
	\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:b_21\
	\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:b_20\
	\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:b_19\
	\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:b_18\
	\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:b_17\
	\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:b_16\
	\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:b_15\
	\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:b_14\
	\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:b_13\
	\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:b_12\
	\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:b_11\
	\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:b_10\
	\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:b_9\
	\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:b_8\
	\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:b_7\
	\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:b_6\
	\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:b_5\
	\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:b_4\
	\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:b_3\
	\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:b_2\
	\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:b_1\
	\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:b_0\
	\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:s_31\
	\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:s_30\
	\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:s_29\
	\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:s_28\
	\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:s_27\
	\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:s_26\
	\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:s_25\
	\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:s_24\
	\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:s_23\
	\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:s_22\
	\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:s_21\
	\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:s_20\
	\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:s_19\
	\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:s_18\
	\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:s_17\
	\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:s_16\
	\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:s_15\
	\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:s_14\
	\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:s_13\
	\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:s_12\
	\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:s_11\
	\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:s_10\
	\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:s_9\
	\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:s_8\
	\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:s_7\
	\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:s_6\
	\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:s_5\
	\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:s_4\
	\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:s_3\
	\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:s_2\
	\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_163
	Net_157
	Net_155
	\Motor_A_PWM:Net_113\
	\Motor_A_PWM:Net_107\
	\Motor_A_PWM:Net_114\
	\RC_Ch1_Timer:Net_260\
	Net_1170
	\RC_Ch1_Timer:Net_53\
	Net_1169
	\RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:albi_1\
	\RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:agbi_1\
	\RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:lt_0\
	\RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:gt_0\
	\RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:lt_1\
	\RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:gt_1\
	\RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:lti_0\
	\RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:gti_0\
	\RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:albi_0\
	\RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:agbi_0\
	\RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xneq\
	\RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xlt\
	\RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xlte\
	\RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xgt\
	\RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xgte\
	\RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_2:lt\
	\RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_2:gt\
	\RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_2:gte\
	\RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_2:lte\
	\RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_2:neq\
	\RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_3:g2:a0:b_1\
	\RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_3:g2:a0:b_0\
	\RC_Ch1_Timer:TimerUDB:zeros_3\
	\RC_Ch1_Timer:Net_102\
	\RC_Ch1_Timer:Net_266\
	\USBUART:dma_complete_0\
	\USBUART:Net_1922\
	\USBUART:dma_complete_1\
	\USBUART:Net_1921\
	\USBUART:dma_complete_2\
	\USBUART:Net_1920\
	\USBUART:dma_complete_3\
	\USBUART:Net_1919\
	\USBUART:dma_complete_4\
	\USBUART:Net_1918\
	\USBUART:dma_complete_5\
	\USBUART:Net_1917\
	\USBUART:dma_complete_6\
	\USBUART:Net_1916\
	\USBUART:dma_complete_7\
	\USBUART:Net_1915\
	\RC_Ch2_Timer:Net_260\
	Net_1155
	\RC_Ch2_Timer:Net_53\
	Net_1154
	\RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:albi_1\
	\RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:agbi_1\
	\RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:lt_0\
	\RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:gt_0\
	\RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:lt_1\
	\RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:gt_1\
	\RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:lti_0\
	\RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:gti_0\
	\RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:albi_0\
	\RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:agbi_0\
	\RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:xneq\
	\RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:xlt\
	\RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:xlte\
	\RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:xgt\
	\RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:xgte\
	\RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_4:lt\
	\RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_4:gt\
	\RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_4:gte\
	\RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_4:lte\
	\RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_4:neq\
	\RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_5:g2:a0:b_1\
	\RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_5:g2:a0:b_0\
	\RC_Ch2_Timer:TimerUDB:zeros_3\
	\RC_Ch2_Timer:Net_102\
	\RC_Ch2_Timer:Net_266\
	\RC_Ch4_Timer:Net_260\
	Net_1210
	\RC_Ch4_Timer:Net_53\
	Net_1209
	\RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:albi_1\
	\RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:agbi_1\
	\RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:lt_0\
	\RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:gt_0\
	\RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:lt_1\
	\RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:gt_1\
	\RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:lti_0\
	\RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:gti_0\
	\RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:albi_0\
	\RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:agbi_0\
	\RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:xneq\
	\RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:xlt\
	\RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:xlte\
	\RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:xgt\
	\RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:xgte\
	\RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:lt\
	\RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:gt\
	\RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:gte\
	\RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:lte\
	\RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:neq\
	\RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_7:g2:a0:b_1\
	\RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_7:g2:a0:b_0\
	\RC_Ch4_Timer:TimerUDB:zeros_3\
	\RC_Ch4_Timer:Net_102\
	\RC_Ch4_Timer:Net_266\
	\RC_Ch3_Timer:Net_260\
	Net_1202
	\RC_Ch3_Timer:Net_53\
	Net_1201
	\RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:albi_1\
	\RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:agbi_1\
	\RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:lt_0\
	\RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:gt_0\
	\RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:lt_1\
	\RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:gt_1\
	\RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:lti_0\
	\RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:gti_0\
	\RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:albi_0\
	\RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:agbi_0\
	\RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:xneq\
	\RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:xlt\
	\RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:xlte\
	\RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:xgt\
	\RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:xgte\
	\RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:lt\
	\RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:gt\
	\RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:gte\
	\RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:lte\
	\RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:neq\
	\RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_9:g2:a0:b_1\
	\RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_9:g2:a0:b_0\
	\RC_Ch3_Timer:TimerUDB:zeros_3\
	\RC_Ch3_Timer:Net_102\
	\RC_Ch3_Timer:Net_266\

    Synthesized names
	\Motor_A_PWM:PWMUDB:add_vi_vv_MODGEN_1_31\
	\Motor_A_PWM:PWMUDB:add_vi_vv_MODGEN_1_30\
	\Motor_A_PWM:PWMUDB:add_vi_vv_MODGEN_1_29\
	\Motor_A_PWM:PWMUDB:add_vi_vv_MODGEN_1_28\
	\Motor_A_PWM:PWMUDB:add_vi_vv_MODGEN_1_27\
	\Motor_A_PWM:PWMUDB:add_vi_vv_MODGEN_1_26\
	\Motor_A_PWM:PWMUDB:add_vi_vv_MODGEN_1_25\
	\Motor_A_PWM:PWMUDB:add_vi_vv_MODGEN_1_24\
	\Motor_A_PWM:PWMUDB:add_vi_vv_MODGEN_1_23\
	\Motor_A_PWM:PWMUDB:add_vi_vv_MODGEN_1_22\
	\Motor_A_PWM:PWMUDB:add_vi_vv_MODGEN_1_21\
	\Motor_A_PWM:PWMUDB:add_vi_vv_MODGEN_1_20\
	\Motor_A_PWM:PWMUDB:add_vi_vv_MODGEN_1_19\
	\Motor_A_PWM:PWMUDB:add_vi_vv_MODGEN_1_18\
	\Motor_A_PWM:PWMUDB:add_vi_vv_MODGEN_1_17\
	\Motor_A_PWM:PWMUDB:add_vi_vv_MODGEN_1_16\
	\Motor_A_PWM:PWMUDB:add_vi_vv_MODGEN_1_15\
	\Motor_A_PWM:PWMUDB:add_vi_vv_MODGEN_1_14\
	\Motor_A_PWM:PWMUDB:add_vi_vv_MODGEN_1_13\
	\Motor_A_PWM:PWMUDB:add_vi_vv_MODGEN_1_12\
	\Motor_A_PWM:PWMUDB:add_vi_vv_MODGEN_1_11\
	\Motor_A_PWM:PWMUDB:add_vi_vv_MODGEN_1_10\
	\Motor_A_PWM:PWMUDB:add_vi_vv_MODGEN_1_9\
	\Motor_A_PWM:PWMUDB:add_vi_vv_MODGEN_1_8\
	\Motor_A_PWM:PWMUDB:add_vi_vv_MODGEN_1_7\
	\Motor_A_PWM:PWMUDB:add_vi_vv_MODGEN_1_6\
	\Motor_A_PWM:PWMUDB:add_vi_vv_MODGEN_1_5\
	\Motor_A_PWM:PWMUDB:add_vi_vv_MODGEN_1_4\
	\Motor_A_PWM:PWMUDB:add_vi_vv_MODGEN_1_3\
	\Motor_A_PWM:PWMUDB:add_vi_vv_MODGEN_1_2\

Deleted 265 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Motor_A_PWM:PWMUDB:hwCapture\ to zero
Aliasing \Motor_A_PWM:PWMUDB:trig_out\ to one
Aliasing Net_154 to zero
Aliasing \Motor_A_PWM:PWMUDB:runmode_enable\\S\ to zero
Aliasing \Motor_A_PWM:PWMUDB:ltch_kill_reg\\R\ to \Motor_A_PWM:PWMUDB:runmode_enable\\R\
Aliasing \Motor_A_PWM:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \Motor_A_PWM:PWMUDB:min_kill_reg\\R\ to \Motor_A_PWM:PWMUDB:runmode_enable\\R\
Aliasing \Motor_A_PWM:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \Motor_A_PWM:PWMUDB:final_kill\ to one
Aliasing \Motor_A_PWM:PWMUDB:dith_count_1\\R\ to \Motor_A_PWM:PWMUDB:runmode_enable\\R\
Aliasing \Motor_A_PWM:PWMUDB:dith_count_1\\S\ to zero
Aliasing \Motor_A_PWM:PWMUDB:dith_count_0\\R\ to \Motor_A_PWM:PWMUDB:runmode_enable\\R\
Aliasing \Motor_A_PWM:PWMUDB:dith_count_0\\S\ to zero
Aliasing \Motor_A_PWM:PWMUDB:status_6\ to zero
Aliasing \Motor_A_PWM:PWMUDB:status_4\ to zero
Aliasing \Motor_A_PWM:PWMUDB:cmp1_status_reg\\R\ to \Motor_A_PWM:PWMUDB:runmode_enable\\R\
Aliasing \Motor_A_PWM:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \Motor_A_PWM:PWMUDB:cmp2_status_reg\\R\ to \Motor_A_PWM:PWMUDB:runmode_enable\\R\
Aliasing \Motor_A_PWM:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \Motor_A_PWM:PWMUDB:final_kill_reg\\R\ to \Motor_A_PWM:PWMUDB:runmode_enable\\R\
Aliasing \Motor_A_PWM:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \Motor_A_PWM:PWMUDB:cs_addr_0\ to \Motor_A_PWM:PWMUDB:runmode_enable\\R\
Aliasing \Motor_A_PWM:PWMUDB:pwm_temp\ to zero
Aliasing \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__Motor_A_Output_In1_net_0 to one
Aliasing tmpOE__Motor_A_Output_In2_net_0 to one
Aliasing tmpOE__RC_Ch1_net_0 to one
Aliasing \RC_Ch1_Timer:TimerUDB:ctrl_cmode_1\ to one
Aliasing \RC_Ch1_Timer:TimerUDB:ctrl_cmode_0\ to zero
Aliasing \RC_Ch1_Timer:TimerUDB:ctrl_tmode_1\ to zero
Aliasing \RC_Ch1_Timer:TimerUDB:ctrl_tmode_0\ to one
Aliasing Net_1161 to zero
Aliasing \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:aeqb_0\ to one
Aliasing MODIN4_1 to MODIN2_1
Aliasing MODIN4_0 to MODIN2_0
Aliasing \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \RC_Ch1_Timer:TimerUDB:status_6\ to zero
Aliasing \RC_Ch1_Timer:TimerUDB:status_5\ to zero
Aliasing \RC_Ch1_Timer:TimerUDB:status_4\ to zero
Aliasing \RC_Ch1_Timer:TimerUDB:status_0\ to \RC_Ch1_Timer:TimerUDB:tc_i\
Aliasing \USBUART:tmpOE__Dm_net_0\ to one
Aliasing \USBUART:tmpOE__Dp_net_0\ to one
Aliasing Net_12 to zero
Aliasing tmpOE__RC_Ch2_net_0 to one
Aliasing \RC_Ch2_Timer:TimerUDB:ctrl_cmode_1\ to one
Aliasing \RC_Ch2_Timer:TimerUDB:ctrl_cmode_0\ to zero
Aliasing \RC_Ch2_Timer:TimerUDB:ctrl_tmode_1\ to zero
Aliasing \RC_Ch2_Timer:TimerUDB:ctrl_tmode_0\ to one
Aliasing \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:aeqb_0\ to one
Aliasing MODIN7_1 to MODIN5_1
Aliasing MODIN7_0 to MODIN5_0
Aliasing \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \RC_Ch2_Timer:TimerUDB:status_6\ to zero
Aliasing \RC_Ch2_Timer:TimerUDB:status_5\ to zero
Aliasing \RC_Ch2_Timer:TimerUDB:status_4\ to zero
Aliasing \RC_Ch2_Timer:TimerUDB:status_0\ to \RC_Ch2_Timer:TimerUDB:tc_i\
Aliasing Net_1185 to zero
Aliasing \RC_Ch4_Timer:TimerUDB:ctrl_cmode_1\ to one
Aliasing \RC_Ch4_Timer:TimerUDB:ctrl_cmode_0\ to zero
Aliasing \RC_Ch4_Timer:TimerUDB:ctrl_tmode_1\ to zero
Aliasing \RC_Ch4_Timer:TimerUDB:ctrl_tmode_0\ to one
Aliasing \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:aeqb_0\ to one
Aliasing MODIN10_1 to MODIN8_1
Aliasing MODIN10_0 to MODIN8_0
Aliasing \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \RC_Ch4_Timer:TimerUDB:status_6\ to zero
Aliasing \RC_Ch4_Timer:TimerUDB:status_5\ to zero
Aliasing \RC_Ch4_Timer:TimerUDB:status_4\ to zero
Aliasing \RC_Ch4_Timer:TimerUDB:status_0\ to \RC_Ch4_Timer:TimerUDB:tc_i\
Aliasing tmpOE__RC_Ch4_net_0 to one
Aliasing Net_1192 to zero
Aliasing \RC_Ch3_Timer:TimerUDB:ctrl_cmode_1\ to one
Aliasing \RC_Ch3_Timer:TimerUDB:ctrl_cmode_0\ to zero
Aliasing \RC_Ch3_Timer:TimerUDB:ctrl_tmode_1\ to zero
Aliasing \RC_Ch3_Timer:TimerUDB:ctrl_tmode_0\ to one
Aliasing \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:aeqb_0\ to one
Aliasing \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODIN13_1\ to \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODIN11_1\
Aliasing \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODIN13_0\ to \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODIN11_0\
Aliasing \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \RC_Ch3_Timer:TimerUDB:status_6\ to zero
Aliasing \RC_Ch3_Timer:TimerUDB:status_5\ to zero
Aliasing \RC_Ch3_Timer:TimerUDB:status_4\ to zero
Aliasing \RC_Ch3_Timer:TimerUDB:status_0\ to \RC_Ch3_Timer:TimerUDB:tc_i\
Aliasing tmpOE__RC_Ch3_net_0 to one
Aliasing \Motor_A_PWM:PWMUDB:min_kill_reg\\D\ to one
Aliasing \Motor_A_PWM:PWMUDB:prevCapture\\D\ to zero
Aliasing \Motor_A_PWM:PWMUDB:trig_last\\D\ to zero
Aliasing \Motor_A_PWM:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \Motor_A_PWM:PWMUDB:tc_i_reg\\D\ to \Motor_A_PWM:PWMUDB:status_2\
Aliasing \RC_Ch1_Timer:TimerUDB:hwEnable_reg\\D\ to \RC_Ch1_Timer:TimerUDB:run_mode\
Aliasing \RC_Ch1_Timer:TimerUDB:trig_last\\D\ to \RC_Ch1_Timer:TimerUDB:capture_last\\D\
Aliasing \RC_Ch2_Timer:TimerUDB:hwEnable_reg\\D\ to \RC_Ch2_Timer:TimerUDB:run_mode\
Aliasing \RC_Ch2_Timer:TimerUDB:trig_last\\D\ to \RC_Ch2_Timer:TimerUDB:capture_last\\D\
Aliasing \RC_Ch4_Timer:TimerUDB:hwEnable_reg\\D\ to \RC_Ch4_Timer:TimerUDB:run_mode\
Aliasing \RC_Ch4_Timer:TimerUDB:trig_last\\D\ to \RC_Ch4_Timer:TimerUDB:capture_last\\D\
Aliasing \RC_Ch3_Timer:TimerUDB:hwEnable_reg\\D\ to \RC_Ch3_Timer:TimerUDB:run_mode\
Aliasing \RC_Ch3_Timer:TimerUDB:trig_last\\D\ to \RC_Ch3_Timer:TimerUDB:capture_last\\D\
Removing Lhs of wire \Motor_A_PWM:PWMUDB:ctrl_enable\[16] = \Motor_A_PWM:PWMUDB:control_7\[8]
Removing Lhs of wire \Motor_A_PWM:PWMUDB:hwCapture\[26] = zero[7]
Removing Lhs of wire \Motor_A_PWM:PWMUDB:hwEnable\[27] = \Motor_A_PWM:PWMUDB:control_7\[8]
Removing Lhs of wire \Motor_A_PWM:PWMUDB:trig_out\[31] = one[4]
Removing Lhs of wire \Motor_A_PWM:PWMUDB:runmode_enable\\R\[33] = zero[7]
Removing Lhs of wire Net_154[34] = zero[7]
Removing Lhs of wire \Motor_A_PWM:PWMUDB:runmode_enable\\S\[35] = zero[7]
Removing Lhs of wire \Motor_A_PWM:PWMUDB:final_enable\[36] = \Motor_A_PWM:PWMUDB:runmode_enable\[32]
Removing Lhs of wire \Motor_A_PWM:PWMUDB:ltch_kill_reg\\R\[40] = zero[7]
Removing Lhs of wire \Motor_A_PWM:PWMUDB:ltch_kill_reg\\S\[41] = zero[7]
Removing Lhs of wire \Motor_A_PWM:PWMUDB:min_kill_reg\\R\[42] = zero[7]
Removing Lhs of wire \Motor_A_PWM:PWMUDB:min_kill_reg\\S\[43] = zero[7]
Removing Lhs of wire \Motor_A_PWM:PWMUDB:final_kill\[46] = one[4]
Removing Lhs of wire \Motor_A_PWM:PWMUDB:add_vi_vv_MODGEN_1_1\[50] = \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:s_1\[290]
Removing Lhs of wire \Motor_A_PWM:PWMUDB:add_vi_vv_MODGEN_1_0\[52] = \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:s_0\[291]
Removing Lhs of wire \Motor_A_PWM:PWMUDB:dith_count_1\\R\[53] = zero[7]
Removing Lhs of wire \Motor_A_PWM:PWMUDB:dith_count_1\\S\[54] = zero[7]
Removing Lhs of wire \Motor_A_PWM:PWMUDB:dith_count_0\\R\[55] = zero[7]
Removing Lhs of wire \Motor_A_PWM:PWMUDB:dith_count_0\\S\[56] = zero[7]
Removing Lhs of wire \Motor_A_PWM:PWMUDB:status_6\[59] = zero[7]
Removing Rhs of wire \Motor_A_PWM:PWMUDB:status_5\[60] = \Motor_A_PWM:PWMUDB:final_kill_reg\[75]
Removing Lhs of wire \Motor_A_PWM:PWMUDB:status_4\[61] = zero[7]
Removing Rhs of wire \Motor_A_PWM:PWMUDB:status_3\[62] = \Motor_A_PWM:PWMUDB:fifo_full\[82]
Removing Rhs of wire \Motor_A_PWM:PWMUDB:status_1\[64] = \Motor_A_PWM:PWMUDB:cmp2_status_reg\[74]
Removing Rhs of wire \Motor_A_PWM:PWMUDB:status_0\[65] = \Motor_A_PWM:PWMUDB:cmp1_status_reg\[73]
Removing Lhs of wire \Motor_A_PWM:PWMUDB:cmp1_status_reg\\R\[76] = zero[7]
Removing Lhs of wire \Motor_A_PWM:PWMUDB:cmp1_status_reg\\S\[77] = zero[7]
Removing Lhs of wire \Motor_A_PWM:PWMUDB:cmp2_status_reg\\R\[78] = zero[7]
Removing Lhs of wire \Motor_A_PWM:PWMUDB:cmp2_status_reg\\S\[79] = zero[7]
Removing Lhs of wire \Motor_A_PWM:PWMUDB:final_kill_reg\\R\[80] = zero[7]
Removing Lhs of wire \Motor_A_PWM:PWMUDB:final_kill_reg\\S\[81] = zero[7]
Removing Lhs of wire \Motor_A_PWM:PWMUDB:cs_addr_2\[83] = \Motor_A_PWM:PWMUDB:tc_i\[38]
Removing Lhs of wire \Motor_A_PWM:PWMUDB:cs_addr_1\[84] = \Motor_A_PWM:PWMUDB:runmode_enable\[32]
Removing Lhs of wire \Motor_A_PWM:PWMUDB:cs_addr_0\[85] = zero[7]
Removing Lhs of wire \Motor_A_PWM:PWMUDB:compare1\[118] = \Motor_A_PWM:PWMUDB:cmp1_less\[89]
Removing Lhs of wire \Motor_A_PWM:PWMUDB:compare2\[119] = \Motor_A_PWM:PWMUDB:cmp2_less\[92]
Removing Rhs of wire Net_140[129] = \Motor_A_PWM:PWMUDB:pwm1_i_reg\[122]
Removing Rhs of wire Net_156[130] = \Motor_A_PWM:PWMUDB:pwm2_i_reg\[124]
Removing Lhs of wire \Motor_A_PWM:PWMUDB:pwm_temp\[131] = zero[7]
Removing Lhs of wire \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:a_23\[172] = zero[7]
Removing Lhs of wire \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:a_22\[173] = zero[7]
Removing Lhs of wire \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:a_21\[174] = zero[7]
Removing Lhs of wire \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:a_20\[175] = zero[7]
Removing Lhs of wire \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:a_19\[176] = zero[7]
Removing Lhs of wire \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:a_18\[177] = zero[7]
Removing Lhs of wire \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:a_17\[178] = zero[7]
Removing Lhs of wire \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:a_16\[179] = zero[7]
Removing Lhs of wire \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:a_15\[180] = zero[7]
Removing Lhs of wire \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:a_14\[181] = zero[7]
Removing Lhs of wire \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:a_13\[182] = zero[7]
Removing Lhs of wire \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:a_12\[183] = zero[7]
Removing Lhs of wire \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:a_11\[184] = zero[7]
Removing Lhs of wire \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:a_10\[185] = zero[7]
Removing Lhs of wire \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:a_9\[186] = zero[7]
Removing Lhs of wire \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:a_8\[187] = zero[7]
Removing Lhs of wire \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:a_7\[188] = zero[7]
Removing Lhs of wire \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:a_6\[189] = zero[7]
Removing Lhs of wire \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:a_5\[190] = zero[7]
Removing Lhs of wire \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:a_4\[191] = zero[7]
Removing Lhs of wire \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:a_3\[192] = zero[7]
Removing Lhs of wire \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:a_2\[193] = zero[7]
Removing Lhs of wire \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:a_1\[194] = \Motor_A_PWM:PWMUDB:MODIN1_1\[195]
Removing Lhs of wire \Motor_A_PWM:PWMUDB:MODIN1_1\[195] = \Motor_A_PWM:PWMUDB:dith_count_1\[49]
Removing Lhs of wire \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:a_0\[196] = \Motor_A_PWM:PWMUDB:MODIN1_0\[197]
Removing Lhs of wire \Motor_A_PWM:PWMUDB:MODIN1_0\[197] = \Motor_A_PWM:PWMUDB:dith_count_0\[51]
Removing Lhs of wire \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[329] = one[4]
Removing Lhs of wire \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[330] = one[4]
Removing Lhs of wire tmpOE__Motor_A_Output_In1_net_0[339] = one[4]
Removing Lhs of wire tmpOE__Motor_A_Output_In2_net_0[345] = one[4]
Removing Lhs of wire tmpOE__RC_Ch1_net_0[351] = one[4]
Removing Rhs of wire Net_1162[357] = \RC_Ch1_Timer:Net_55\[358]
Removing Lhs of wire \RC_Ch1_Timer:TimerUDB:ctrl_enable\[375] = \RC_Ch1_Timer:TimerUDB:control_7\[367]
Removing Lhs of wire \RC_Ch1_Timer:TimerUDB:ctrl_ten\[376] = \RC_Ch1_Timer:TimerUDB:control_4\[370]
Removing Lhs of wire \RC_Ch1_Timer:TimerUDB:ctrl_cmode_1\[377] = one[4]
Removing Lhs of wire \RC_Ch1_Timer:TimerUDB:ctrl_cmode_0\[378] = zero[7]
Removing Lhs of wire \RC_Ch1_Timer:TimerUDB:ctrl_tmode_1\[379] = zero[7]
Removing Lhs of wire \RC_Ch1_Timer:TimerUDB:ctrl_tmode_0\[380] = one[4]
Removing Lhs of wire \RC_Ch1_Timer:TimerUDB:ctrl_ic_1\[381] = \RC_Ch1_Timer:TimerUDB:control_1\[373]
Removing Lhs of wire \RC_Ch1_Timer:TimerUDB:ctrl_ic_0\[382] = \RC_Ch1_Timer:TimerUDB:control_0\[374]
Removing Rhs of wire \RC_Ch1_Timer:TimerUDB:timer_enable\[386] = \RC_Ch1_Timer:TimerUDB:runmode_enable\[460]
Removing Rhs of wire \RC_Ch1_Timer:TimerUDB:run_mode\[387] = \RC_Ch1_Timer:TimerUDB:hwEnable\[388]
Removing Lhs of wire \RC_Ch1_Timer:TimerUDB:run_mode\[387] = \RC_Ch1_Timer:TimerUDB:control_7\[367]
Removing Lhs of wire \RC_Ch1_Timer:TimerUDB:tc_i\[392] = \RC_Ch1_Timer:TimerUDB:status_tc\[389]
Removing Lhs of wire Net_1161[398] = zero[7]
Removing Lhs of wire cmp_vv_vv_MODGEN_2[399] = \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xeq\[438]
Removing Rhs of wire add_vv_vv_MODGEN_3_1[400] = \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_3:g2:a0:s_1\[455]
Removing Rhs of wire add_vv_vv_MODGEN_3_0[402] = \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_3:g2:a0:s_0\[456]
Removing Lhs of wire \RC_Ch1_Timer:TimerUDB:capt_fifo_load_int\[404] = \RC_Ch1_Timer:TimerUDB:capt_int_temp\[403]
Removing Lhs of wire \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:newa_1\[405] = MODIN2_1[406]
Removing Rhs of wire MODIN2_1[406] = \RC_Ch1_Timer:TimerUDB:int_capt_count_1\[397]
Removing Lhs of wire \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:newa_0\[407] = MODIN2_0[408]
Removing Rhs of wire MODIN2_0[408] = \RC_Ch1_Timer:TimerUDB:int_capt_count_0\[401]
Removing Lhs of wire \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:newb_1\[409] = MODIN3_1[410]
Removing Rhs of wire MODIN3_1[410] = \RC_Ch1_Timer:TimerUDB:control_1\[373]
Removing Lhs of wire \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:newb_0\[411] = MODIN3_0[412]
Removing Rhs of wire MODIN3_0[412] = \RC_Ch1_Timer:TimerUDB:control_0\[374]
Removing Lhs of wire \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:dataa_1\[413] = MODIN2_1[406]
Removing Lhs of wire \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:dataa_0\[414] = MODIN2_0[408]
Removing Lhs of wire \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:datab_1\[415] = MODIN3_1[410]
Removing Lhs of wire \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:datab_0\[416] = MODIN3_0[412]
Removing Lhs of wire \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:a_1\[417] = MODIN2_1[406]
Removing Lhs of wire \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:a_0\[418] = MODIN2_0[408]
Removing Lhs of wire \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:b_1\[419] = MODIN3_1[410]
Removing Lhs of wire \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:b_0\[420] = MODIN3_0[412]
Removing Lhs of wire \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:aeqb_0\[423] = one[4]
Removing Lhs of wire \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:eq_0\[424] = \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:xnor_array_0\[422]
Removing Lhs of wire \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:eqi_0\[426] = \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:eq_1\[425]
Removing Rhs of wire \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xeq\[438] = \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:aeqb_1\[427]
Removing Lhs of wire \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_3:g2:a0:a_1\[449] = MODIN2_1[406]
Removing Lhs of wire MODIN4_1[450] = MODIN2_1[406]
Removing Lhs of wire \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_3:g2:a0:a_0\[451] = MODIN2_0[408]
Removing Lhs of wire MODIN4_0[452] = MODIN2_0[408]
Removing Lhs of wire \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[458] = one[4]
Removing Lhs of wire \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[459] = one[4]
Removing Lhs of wire \RC_Ch1_Timer:TimerUDB:status_6\[466] = zero[7]
Removing Lhs of wire \RC_Ch1_Timer:TimerUDB:status_5\[467] = zero[7]
Removing Lhs of wire \RC_Ch1_Timer:TimerUDB:status_4\[468] = zero[7]
Removing Lhs of wire \RC_Ch1_Timer:TimerUDB:status_0\[469] = \RC_Ch1_Timer:TimerUDB:status_tc\[389]
Removing Lhs of wire \RC_Ch1_Timer:TimerUDB:status_1\[470] = \RC_Ch1_Timer:TimerUDB:capt_int_temp\[403]
Removing Rhs of wire \RC_Ch1_Timer:TimerUDB:status_2\[471] = \RC_Ch1_Timer:TimerUDB:fifo_full\[472]
Removing Rhs of wire \RC_Ch1_Timer:TimerUDB:status_3\[473] = \RC_Ch1_Timer:TimerUDB:fifo_nempty\[474]
Removing Lhs of wire \RC_Ch1_Timer:TimerUDB:cs_addr_2\[476] = zero[7]
Removing Lhs of wire \RC_Ch1_Timer:TimerUDB:cs_addr_1\[477] = \RC_Ch1_Timer:TimerUDB:trig_reg\[465]
Removing Lhs of wire \RC_Ch1_Timer:TimerUDB:cs_addr_0\[478] = \RC_Ch1_Timer:TimerUDB:per_zero\[391]
Removing Lhs of wire \USBUART:tmpOE__Dm_net_0\[611] = one[4]
Removing Lhs of wire \USBUART:tmpOE__Dp_net_0\[618] = one[4]
Removing Lhs of wire Net_12[669] = zero[7]
Removing Rhs of wire Net_1152[671] = \RC_Ch2_Timer:Net_55\[679]
Removing Lhs of wire tmpOE__RC_Ch2_net_0[673] = one[4]
Removing Lhs of wire \RC_Ch2_Timer:TimerUDB:ctrl_enable\[695] = \RC_Ch2_Timer:TimerUDB:control_7\[687]
Removing Lhs of wire \RC_Ch2_Timer:TimerUDB:ctrl_ten\[696] = \RC_Ch2_Timer:TimerUDB:control_4\[690]
Removing Lhs of wire \RC_Ch2_Timer:TimerUDB:ctrl_cmode_1\[697] = one[4]
Removing Lhs of wire \RC_Ch2_Timer:TimerUDB:ctrl_cmode_0\[698] = zero[7]
Removing Lhs of wire \RC_Ch2_Timer:TimerUDB:ctrl_tmode_1\[699] = zero[7]
Removing Lhs of wire \RC_Ch2_Timer:TimerUDB:ctrl_tmode_0\[700] = one[4]
Removing Lhs of wire \RC_Ch2_Timer:TimerUDB:ctrl_ic_1\[701] = \RC_Ch2_Timer:TimerUDB:control_1\[693]
Removing Lhs of wire \RC_Ch2_Timer:TimerUDB:ctrl_ic_0\[702] = \RC_Ch2_Timer:TimerUDB:control_0\[694]
Removing Rhs of wire \RC_Ch2_Timer:TimerUDB:timer_enable\[706] = \RC_Ch2_Timer:TimerUDB:runmode_enable\[779]
Removing Rhs of wire \RC_Ch2_Timer:TimerUDB:run_mode\[707] = \RC_Ch2_Timer:TimerUDB:hwEnable\[708]
Removing Lhs of wire \RC_Ch2_Timer:TimerUDB:run_mode\[707] = \RC_Ch2_Timer:TimerUDB:control_7\[687]
Removing Lhs of wire \RC_Ch2_Timer:TimerUDB:tc_i\[712] = \RC_Ch2_Timer:TimerUDB:status_tc\[709]
Removing Lhs of wire cmp_vv_vv_MODGEN_4[718] = \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:xeq\[757]
Removing Rhs of wire add_vv_vv_MODGEN_5_1[719] = \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_5:g2:a0:s_1\[774]
Removing Rhs of wire add_vv_vv_MODGEN_5_0[721] = \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_5:g2:a0:s_0\[775]
Removing Lhs of wire \RC_Ch2_Timer:TimerUDB:capt_fifo_load_int\[723] = \RC_Ch2_Timer:TimerUDB:capt_int_temp\[722]
Removing Lhs of wire \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:newa_1\[724] = MODIN5_1[725]
Removing Rhs of wire MODIN5_1[725] = \RC_Ch2_Timer:TimerUDB:int_capt_count_1\[717]
Removing Lhs of wire \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:newa_0\[726] = MODIN5_0[727]
Removing Rhs of wire MODIN5_0[727] = \RC_Ch2_Timer:TimerUDB:int_capt_count_0\[720]
Removing Lhs of wire \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:newb_1\[728] = MODIN6_1[729]
Removing Rhs of wire MODIN6_1[729] = \RC_Ch2_Timer:TimerUDB:control_1\[693]
Removing Lhs of wire \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:newb_0\[730] = MODIN6_0[731]
Removing Rhs of wire MODIN6_0[731] = \RC_Ch2_Timer:TimerUDB:control_0\[694]
Removing Lhs of wire \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:dataa_1\[732] = MODIN5_1[725]
Removing Lhs of wire \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:dataa_0\[733] = MODIN5_0[727]
Removing Lhs of wire \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:datab_1\[734] = MODIN6_1[729]
Removing Lhs of wire \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:datab_0\[735] = MODIN6_0[731]
Removing Lhs of wire \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:a_1\[736] = MODIN5_1[725]
Removing Lhs of wire \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:a_0\[737] = MODIN5_0[727]
Removing Lhs of wire \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:b_1\[738] = MODIN6_1[729]
Removing Lhs of wire \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:b_0\[739] = MODIN6_0[731]
Removing Lhs of wire \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:aeqb_0\[742] = one[4]
Removing Lhs of wire \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:eq_0\[743] = \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:xnor_array_0\[741]
Removing Lhs of wire \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:eqi_0\[745] = \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:eq_1\[744]
Removing Rhs of wire \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:xeq\[757] = \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:aeqb_1\[746]
Removing Lhs of wire \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_5:g2:a0:a_1\[768] = MODIN5_1[725]
Removing Lhs of wire MODIN7_1[769] = MODIN5_1[725]
Removing Lhs of wire \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_5:g2:a0:a_0\[770] = MODIN5_0[727]
Removing Lhs of wire MODIN7_0[771] = MODIN5_0[727]
Removing Lhs of wire \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_0\[777] = one[4]
Removing Lhs of wire \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\[778] = one[4]
Removing Lhs of wire \RC_Ch2_Timer:TimerUDB:status_6\[785] = zero[7]
Removing Lhs of wire \RC_Ch2_Timer:TimerUDB:status_5\[786] = zero[7]
Removing Lhs of wire \RC_Ch2_Timer:TimerUDB:status_4\[787] = zero[7]
Removing Lhs of wire \RC_Ch2_Timer:TimerUDB:status_0\[788] = \RC_Ch2_Timer:TimerUDB:status_tc\[709]
Removing Lhs of wire \RC_Ch2_Timer:TimerUDB:status_1\[789] = \RC_Ch2_Timer:TimerUDB:capt_int_temp\[722]
Removing Rhs of wire \RC_Ch2_Timer:TimerUDB:status_2\[790] = \RC_Ch2_Timer:TimerUDB:fifo_full\[791]
Removing Rhs of wire \RC_Ch2_Timer:TimerUDB:status_3\[792] = \RC_Ch2_Timer:TimerUDB:fifo_nempty\[793]
Removing Lhs of wire \RC_Ch2_Timer:TimerUDB:cs_addr_2\[795] = zero[7]
Removing Lhs of wire \RC_Ch2_Timer:TimerUDB:cs_addr_1\[796] = \RC_Ch2_Timer:TimerUDB:trig_reg\[784]
Removing Lhs of wire \RC_Ch2_Timer:TimerUDB:cs_addr_0\[797] = \RC_Ch2_Timer:TimerUDB:per_zero\[711]
Removing Lhs of wire Net_1185[932] = zero[7]
Removing Rhs of wire Net_1186[934] = \RC_Ch4_Timer:Net_55\[935]
Removing Lhs of wire \RC_Ch4_Timer:TimerUDB:ctrl_enable\[951] = \RC_Ch4_Timer:TimerUDB:control_7\[943]
Removing Lhs of wire \RC_Ch4_Timer:TimerUDB:ctrl_ten\[952] = \RC_Ch4_Timer:TimerUDB:control_4\[946]
Removing Lhs of wire \RC_Ch4_Timer:TimerUDB:ctrl_cmode_1\[953] = one[4]
Removing Lhs of wire \RC_Ch4_Timer:TimerUDB:ctrl_cmode_0\[954] = zero[7]
Removing Lhs of wire \RC_Ch4_Timer:TimerUDB:ctrl_tmode_1\[955] = zero[7]
Removing Lhs of wire \RC_Ch4_Timer:TimerUDB:ctrl_tmode_0\[956] = one[4]
Removing Lhs of wire \RC_Ch4_Timer:TimerUDB:ctrl_ic_1\[957] = \RC_Ch4_Timer:TimerUDB:control_1\[949]
Removing Lhs of wire \RC_Ch4_Timer:TimerUDB:ctrl_ic_0\[958] = \RC_Ch4_Timer:TimerUDB:control_0\[950]
Removing Rhs of wire \RC_Ch4_Timer:TimerUDB:timer_enable\[963] = \RC_Ch4_Timer:TimerUDB:runmode_enable\[1036]
Removing Rhs of wire \RC_Ch4_Timer:TimerUDB:run_mode\[964] = \RC_Ch4_Timer:TimerUDB:hwEnable\[965]
Removing Lhs of wire \RC_Ch4_Timer:TimerUDB:run_mode\[964] = \RC_Ch4_Timer:TimerUDB:control_7\[943]
Removing Lhs of wire \RC_Ch4_Timer:TimerUDB:tc_i\[969] = \RC_Ch4_Timer:TimerUDB:status_tc\[966]
Removing Lhs of wire cmp_vv_vv_MODGEN_6[975] = \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:xeq\[1014]
Removing Rhs of wire add_vv_vv_MODGEN_7_1[976] = \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_7:g2:a0:s_1\[1031]
Removing Rhs of wire add_vv_vv_MODGEN_7_0[978] = \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_7:g2:a0:s_0\[1032]
Removing Lhs of wire \RC_Ch4_Timer:TimerUDB:capt_fifo_load_int\[980] = \RC_Ch4_Timer:TimerUDB:capt_int_temp\[979]
Removing Lhs of wire \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:newa_1\[981] = MODIN8_1[982]
Removing Rhs of wire MODIN8_1[982] = \RC_Ch4_Timer:TimerUDB:int_capt_count_1\[974]
Removing Lhs of wire \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:newa_0\[983] = MODIN8_0[984]
Removing Rhs of wire MODIN8_0[984] = \RC_Ch4_Timer:TimerUDB:int_capt_count_0\[977]
Removing Lhs of wire \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:newb_1\[985] = MODIN9_1[986]
Removing Rhs of wire MODIN9_1[986] = \RC_Ch4_Timer:TimerUDB:control_1\[949]
Removing Lhs of wire \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:newb_0\[987] = MODIN9_0[988]
Removing Rhs of wire MODIN9_0[988] = \RC_Ch4_Timer:TimerUDB:control_0\[950]
Removing Lhs of wire \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:dataa_1\[989] = MODIN8_1[982]
Removing Lhs of wire \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:dataa_0\[990] = MODIN8_0[984]
Removing Lhs of wire \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:datab_1\[991] = MODIN9_1[986]
Removing Lhs of wire \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:datab_0\[992] = MODIN9_0[988]
Removing Lhs of wire \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:a_1\[993] = MODIN8_1[982]
Removing Lhs of wire \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:a_0\[994] = MODIN8_0[984]
Removing Lhs of wire \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:b_1\[995] = MODIN9_1[986]
Removing Lhs of wire \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:b_0\[996] = MODIN9_0[988]
Removing Lhs of wire \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:aeqb_0\[999] = one[4]
Removing Lhs of wire \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:eq_0\[1000] = \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:xnor_array_0\[998]
Removing Lhs of wire \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:eqi_0\[1002] = \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:eq_1\[1001]
Removing Rhs of wire \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:xeq\[1014] = \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:aeqb_1\[1003]
Removing Lhs of wire \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_7:g2:a0:a_1\[1025] = MODIN8_1[982]
Removing Lhs of wire MODIN10_1[1026] = MODIN8_1[982]
Removing Lhs of wire \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_7:g2:a0:a_0\[1027] = MODIN8_0[984]
Removing Lhs of wire MODIN10_0[1028] = MODIN8_0[984]
Removing Lhs of wire \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\[1034] = one[4]
Removing Lhs of wire \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\[1035] = one[4]
Removing Lhs of wire \RC_Ch4_Timer:TimerUDB:status_6\[1042] = zero[7]
Removing Lhs of wire \RC_Ch4_Timer:TimerUDB:status_5\[1043] = zero[7]
Removing Lhs of wire \RC_Ch4_Timer:TimerUDB:status_4\[1044] = zero[7]
Removing Lhs of wire \RC_Ch4_Timer:TimerUDB:status_0\[1045] = \RC_Ch4_Timer:TimerUDB:status_tc\[966]
Removing Lhs of wire \RC_Ch4_Timer:TimerUDB:status_1\[1046] = \RC_Ch4_Timer:TimerUDB:capt_int_temp\[979]
Removing Rhs of wire \RC_Ch4_Timer:TimerUDB:status_2\[1047] = \RC_Ch4_Timer:TimerUDB:fifo_full\[1048]
Removing Rhs of wire \RC_Ch4_Timer:TimerUDB:status_3\[1049] = \RC_Ch4_Timer:TimerUDB:fifo_nempty\[1050]
Removing Lhs of wire \RC_Ch4_Timer:TimerUDB:cs_addr_2\[1052] = zero[7]
Removing Lhs of wire \RC_Ch4_Timer:TimerUDB:cs_addr_1\[1053] = \RC_Ch4_Timer:TimerUDB:trig_reg\[1041]
Removing Lhs of wire \RC_Ch4_Timer:TimerUDB:cs_addr_0\[1054] = \RC_Ch4_Timer:TimerUDB:per_zero\[968]
Removing Lhs of wire tmpOE__RC_Ch4_net_0[1185] = one[4]
Removing Lhs of wire Net_1192[1190] = zero[7]
Removing Rhs of wire Net_1193[1192] = \RC_Ch3_Timer:Net_55\[1193]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:ctrl_enable\[1209] = \RC_Ch3_Timer:TimerUDB:control_7\[1201]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:ctrl_ten\[1210] = \RC_Ch3_Timer:TimerUDB:control_4\[1204]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:ctrl_cmode_1\[1211] = one[4]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:ctrl_cmode_0\[1212] = zero[7]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:ctrl_tmode_1\[1213] = zero[7]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:ctrl_tmode_0\[1214] = one[4]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:ctrl_ic_1\[1215] = \RC_Ch3_Timer:TimerUDB:control_1\[1207]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:ctrl_ic_0\[1216] = \RC_Ch3_Timer:TimerUDB:control_0\[1208]
Removing Rhs of wire \RC_Ch3_Timer:TimerUDB:timer_enable\[1221] = \RC_Ch3_Timer:TimerUDB:runmode_enable\[1294]
Removing Rhs of wire \RC_Ch3_Timer:TimerUDB:run_mode\[1222] = \RC_Ch3_Timer:TimerUDB:hwEnable\[1223]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:run_mode\[1222] = \RC_Ch3_Timer:TimerUDB:control_7\[1201]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:tc_i\[1227] = \RC_Ch3_Timer:TimerUDB:status_tc\[1224]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:sIntCapCount:cmp_vv_vv_MODGEN_8\[1233] = \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:xeq\[1272]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_9_1\[1234] = \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_9:g2:a0:s_1\[1289]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_9_0\[1236] = \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_9:g2:a0:s_0\[1290]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:capt_fifo_load_int\[1238] = \RC_Ch3_Timer:TimerUDB:capt_int_temp\[1237]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:newa_1\[1239] = \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODIN11_1\[1240]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODIN11_1\[1240] = \RC_Ch3_Timer:TimerUDB:int_capt_count_1\[1232]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:newa_0\[1241] = \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODIN11_0\[1242]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODIN11_0\[1242] = \RC_Ch3_Timer:TimerUDB:int_capt_count_0\[1235]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:newb_1\[1243] = \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODIN12_1\[1244]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODIN12_1\[1244] = \RC_Ch3_Timer:TimerUDB:control_1\[1207]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:newb_0\[1245] = \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODIN12_0\[1246]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODIN12_0\[1246] = \RC_Ch3_Timer:TimerUDB:control_0\[1208]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:dataa_1\[1247] = \RC_Ch3_Timer:TimerUDB:int_capt_count_1\[1232]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:dataa_0\[1248] = \RC_Ch3_Timer:TimerUDB:int_capt_count_0\[1235]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:datab_1\[1249] = \RC_Ch3_Timer:TimerUDB:control_1\[1207]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:datab_0\[1250] = \RC_Ch3_Timer:TimerUDB:control_0\[1208]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:a_1\[1251] = \RC_Ch3_Timer:TimerUDB:int_capt_count_1\[1232]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:a_0\[1252] = \RC_Ch3_Timer:TimerUDB:int_capt_count_0\[1235]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:b_1\[1253] = \RC_Ch3_Timer:TimerUDB:control_1\[1207]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:b_0\[1254] = \RC_Ch3_Timer:TimerUDB:control_0\[1208]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:aeqb_0\[1257] = one[4]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:eq_0\[1258] = \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:xnor_array_0\[1256]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:eqi_0\[1260] = \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:eq_1\[1259]
Removing Rhs of wire \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:xeq\[1272] = \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:aeqb_1\[1261]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_9:g2:a0:a_1\[1283] = \RC_Ch3_Timer:TimerUDB:int_capt_count_1\[1232]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODIN13_1\[1284] = \RC_Ch3_Timer:TimerUDB:int_capt_count_1\[1232]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_9:g2:a0:a_0\[1285] = \RC_Ch3_Timer:TimerUDB:int_capt_count_0\[1235]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODIN13_0\[1286] = \RC_Ch3_Timer:TimerUDB:int_capt_count_0\[1235]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_0\[1292] = one[4]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\[1293] = one[4]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:status_6\[1300] = zero[7]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:status_5\[1301] = zero[7]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:status_4\[1302] = zero[7]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:status_0\[1303] = \RC_Ch3_Timer:TimerUDB:status_tc\[1224]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:status_1\[1304] = \RC_Ch3_Timer:TimerUDB:capt_int_temp\[1237]
Removing Rhs of wire \RC_Ch3_Timer:TimerUDB:status_2\[1305] = \RC_Ch3_Timer:TimerUDB:fifo_full\[1306]
Removing Rhs of wire \RC_Ch3_Timer:TimerUDB:status_3\[1307] = \RC_Ch3_Timer:TimerUDB:fifo_nempty\[1308]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:cs_addr_2\[1310] = zero[7]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:cs_addr_1\[1311] = \RC_Ch3_Timer:TimerUDB:trig_reg\[1299]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:cs_addr_0\[1312] = \RC_Ch3_Timer:TimerUDB:per_zero\[1226]
Removing Lhs of wire tmpOE__RC_Ch3_net_0[1443] = one[4]
Removing Lhs of wire \Motor_A_PWM:PWMUDB:min_kill_reg\\D\[1448] = one[4]
Removing Lhs of wire \Motor_A_PWM:PWMUDB:prevCapture\\D\[1449] = zero[7]
Removing Lhs of wire \Motor_A_PWM:PWMUDB:trig_last\\D\[1450] = zero[7]
Removing Lhs of wire \Motor_A_PWM:PWMUDB:ltch_kill_reg\\D\[1453] = one[4]
Removing Lhs of wire \Motor_A_PWM:PWMUDB:prevCompare1\\D\[1456] = \Motor_A_PWM:PWMUDB:cmp1\[68]
Removing Lhs of wire \Motor_A_PWM:PWMUDB:prevCompare2\\D\[1457] = \Motor_A_PWM:PWMUDB:cmp2\[71]
Removing Lhs of wire \Motor_A_PWM:PWMUDB:cmp1_status_reg\\D\[1458] = \Motor_A_PWM:PWMUDB:cmp1_status\[69]
Removing Lhs of wire \Motor_A_PWM:PWMUDB:cmp2_status_reg\\D\[1459] = \Motor_A_PWM:PWMUDB:cmp2_status\[72]
Removing Lhs of wire \Motor_A_PWM:PWMUDB:pwm_i_reg\\D\[1461] = \Motor_A_PWM:PWMUDB:pwm_i\[121]
Removing Lhs of wire \Motor_A_PWM:PWMUDB:pwm1_i_reg\\D\[1462] = \Motor_A_PWM:PWMUDB:pwm1_i\[123]
Removing Lhs of wire \Motor_A_PWM:PWMUDB:pwm2_i_reg\\D\[1463] = \Motor_A_PWM:PWMUDB:pwm2_i\[125]
Removing Lhs of wire \Motor_A_PWM:PWMUDB:tc_i_reg\\D\[1464] = \Motor_A_PWM:PWMUDB:status_2\[63]
Removing Lhs of wire \RC_Ch1_Timer:TimerUDB:capture_last\\D\[1465] = Net_1164[352]
Removing Lhs of wire \RC_Ch1_Timer:TimerUDB:tc_reg_i\\D\[1466] = \RC_Ch1_Timer:TimerUDB:status_tc\[389]
Removing Lhs of wire \RC_Ch1_Timer:TimerUDB:hwEnable_reg\\D\[1467] = \RC_Ch1_Timer:TimerUDB:control_7\[367]
Removing Lhs of wire \RC_Ch1_Timer:TimerUDB:capture_out_reg_i\\D\[1468] = \RC_Ch1_Timer:TimerUDB:capt_fifo_load\[385]
Removing Lhs of wire \RC_Ch1_Timer:TimerUDB:trig_last\\D\[1472] = Net_1164[352]
Removing Lhs of wire \RC_Ch2_Timer:TimerUDB:capture_last\\D\[1475] = Net_1049[674]
Removing Lhs of wire \RC_Ch2_Timer:TimerUDB:tc_reg_i\\D\[1476] = \RC_Ch2_Timer:TimerUDB:status_tc\[709]
Removing Lhs of wire \RC_Ch2_Timer:TimerUDB:hwEnable_reg\\D\[1477] = \RC_Ch2_Timer:TimerUDB:control_7\[687]
Removing Lhs of wire \RC_Ch2_Timer:TimerUDB:capture_out_reg_i\\D\[1478] = \RC_Ch2_Timer:TimerUDB:capt_fifo_load\[705]
Removing Lhs of wire \RC_Ch2_Timer:TimerUDB:trig_last\\D\[1482] = Net_1049[674]
Removing Lhs of wire \RC_Ch4_Timer:TimerUDB:capture_last\\D\[1485] = Net_1188[960]
Removing Lhs of wire \RC_Ch4_Timer:TimerUDB:tc_reg_i\\D\[1486] = \RC_Ch4_Timer:TimerUDB:status_tc\[966]
Removing Lhs of wire \RC_Ch4_Timer:TimerUDB:hwEnable_reg\\D\[1487] = \RC_Ch4_Timer:TimerUDB:control_7\[943]
Removing Lhs of wire \RC_Ch4_Timer:TimerUDB:capture_out_reg_i\\D\[1488] = \RC_Ch4_Timer:TimerUDB:capt_fifo_load\[962]
Removing Lhs of wire \RC_Ch4_Timer:TimerUDB:trig_last\\D\[1492] = Net_1188[960]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:capture_last\\D\[1495] = Net_1195[1218]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:tc_reg_i\\D\[1496] = \RC_Ch3_Timer:TimerUDB:status_tc\[1224]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:hwEnable_reg\\D\[1497] = \RC_Ch3_Timer:TimerUDB:control_7\[1201]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:capture_out_reg_i\\D\[1498] = \RC_Ch3_Timer:TimerUDB:capt_fifo_load\[1220]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:trig_last\\D\[1502] = Net_1195[1218]

------------------------------------------------------
Aliased 0 equations, 323 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_A_PWM:PWMUDB:cmp1\' (cost = 0):
\Motor_A_PWM:PWMUDB:cmp1\ <= (\Motor_A_PWM:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\Motor_A_PWM:PWMUDB:cmp2\' (cost = 0):
\Motor_A_PWM:PWMUDB:cmp2\ <= (\Motor_A_PWM:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Motor_A_PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \Motor_A_PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\Motor_A_PWM:PWMUDB:dith_count_1\ and \Motor_A_PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\RC_Ch1_Timer:TimerUDB:fifo_load_polarized\' (cost = 1):
\RC_Ch1_Timer:TimerUDB:fifo_load_polarized\ <= ((not Net_1164 and \RC_Ch1_Timer:TimerUDB:capture_last\));

Note:  Expanding virtual equation for '\RC_Ch1_Timer:TimerUDB:trigger_polarized\' (cost = 0):
\RC_Ch1_Timer:TimerUDB:trigger_polarized\ <= (\RC_Ch1_Timer:TimerUDB:trig_rise_detected\);

Note:  Expanding virtual equation for '\RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN2_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_3_0' (cost = 0):
add_vv_vv_MODGEN_3_0 <= (not MODIN2_0);

Note:  Expanding virtual equation for '\RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:xnor_array_1\ <= ((not MODIN2_1 and not MODIN3_1)
	OR (MODIN2_1 and MODIN3_1));

Note:  Expanding virtual equation for '\RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:xnor_array_0\ <= ((not MODIN2_0 and not MODIN3_0)
	OR (MODIN2_0 and MODIN3_0));

Note:  Expanding virtual equation for '\RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:eq_1\' (cost = 4):
\RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:eq_1\ <= ((not MODIN2_1 and not MODIN2_0 and not MODIN3_1 and not MODIN3_0)
	OR (not MODIN2_1 and not MODIN3_1 and MODIN2_0 and MODIN3_0)
	OR (not MODIN2_0 and not MODIN3_0 and MODIN2_1 and MODIN3_1)
	OR (MODIN2_1 and MODIN2_0 and MODIN3_1 and MODIN3_0));

Note:  Expanding virtual equation for '\RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xeq\' (cost = 60):
\RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xeq\ <= ((not MODIN2_1 and not MODIN2_0 and not MODIN3_1 and not MODIN3_0)
	OR (not MODIN2_1 and not MODIN3_1 and MODIN2_0 and MODIN3_0)
	OR (not MODIN2_0 and not MODIN3_0 and MODIN2_1 and MODIN3_1)
	OR (MODIN2_1 and MODIN2_0 and MODIN3_1 and MODIN3_0));

Note:  Expanding virtual equation for '\RC_Ch2_Timer:TimerUDB:fifo_load_polarized\' (cost = 1):
\RC_Ch2_Timer:TimerUDB:fifo_load_polarized\ <= ((not Net_1049 and \RC_Ch2_Timer:TimerUDB:capture_last\));

Note:  Expanding virtual equation for '\RC_Ch2_Timer:TimerUDB:trigger_polarized\' (cost = 0):
\RC_Ch2_Timer:TimerUDB:trigger_polarized\ <= (\RC_Ch2_Timer:TimerUDB:trig_rise_detected\);

Note:  Expanding virtual equation for '\RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN5_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_5_0' (cost = 0):
add_vv_vv_MODGEN_5_0 <= (not MODIN5_0);

Note:  Expanding virtual equation for '\RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:xnor_array_1\ <= ((not MODIN5_1 and not MODIN6_1)
	OR (MODIN5_1 and MODIN6_1));

Note:  Expanding virtual equation for '\RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:xnor_array_0\ <= ((not MODIN5_0 and not MODIN6_0)
	OR (MODIN5_0 and MODIN6_0));

Note:  Expanding virtual equation for '\RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:eq_1\' (cost = 4):
\RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:eq_1\ <= ((not MODIN5_1 and not MODIN5_0 and not MODIN6_1 and not MODIN6_0)
	OR (not MODIN5_1 and not MODIN6_1 and MODIN5_0 and MODIN6_0)
	OR (not MODIN5_0 and not MODIN6_0 and MODIN5_1 and MODIN6_1)
	OR (MODIN5_1 and MODIN5_0 and MODIN6_1 and MODIN6_0));

Note:  Expanding virtual equation for '\RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:xeq\' (cost = 60):
\RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:xeq\ <= ((not MODIN5_1 and not MODIN5_0 and not MODIN6_1 and not MODIN6_0)
	OR (not MODIN5_1 and not MODIN6_1 and MODIN5_0 and MODIN6_0)
	OR (not MODIN5_0 and not MODIN6_0 and MODIN5_1 and MODIN6_1)
	OR (MODIN5_1 and MODIN5_0 and MODIN6_1 and MODIN6_0));

Note:  Expanding virtual equation for '\RC_Ch4_Timer:TimerUDB:fifo_load_polarized\' (cost = 1):
\RC_Ch4_Timer:TimerUDB:fifo_load_polarized\ <= ((not Net_1188 and \RC_Ch4_Timer:TimerUDB:capture_last\));

Note:  Expanding virtual equation for '\RC_Ch4_Timer:TimerUDB:trigger_polarized\' (cost = 0):
\RC_Ch4_Timer:TimerUDB:trigger_polarized\ <= (\RC_Ch4_Timer:TimerUDB:trig_rise_detected\);

Note:  Expanding virtual equation for '\RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN8_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_7_0' (cost = 0):
add_vv_vv_MODGEN_7_0 <= (not MODIN8_0);

Note:  Expanding virtual equation for '\RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:xnor_array_1\ <= ((not MODIN8_1 and not MODIN9_1)
	OR (MODIN8_1 and MODIN9_1));

Note:  Expanding virtual equation for '\RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:xnor_array_0\ <= ((not MODIN8_0 and not MODIN9_0)
	OR (MODIN8_0 and MODIN9_0));

Note:  Expanding virtual equation for '\RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:eq_1\' (cost = 4):
\RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:eq_1\ <= ((not MODIN8_1 and not MODIN8_0 and not MODIN9_1 and not MODIN9_0)
	OR (not MODIN8_1 and not MODIN9_1 and MODIN8_0 and MODIN9_0)
	OR (not MODIN8_0 and not MODIN9_0 and MODIN8_1 and MODIN9_1)
	OR (MODIN8_1 and MODIN8_0 and MODIN9_1 and MODIN9_0));

Note:  Expanding virtual equation for '\RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:xeq\' (cost = 60):
\RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:xeq\ <= ((not MODIN8_1 and not MODIN8_0 and not MODIN9_1 and not MODIN9_0)
	OR (not MODIN8_1 and not MODIN9_1 and MODIN8_0 and MODIN9_0)
	OR (not MODIN8_0 and not MODIN9_0 and MODIN8_1 and MODIN9_1)
	OR (MODIN8_1 and MODIN8_0 and MODIN9_1 and MODIN9_0));

Note:  Expanding virtual equation for '\RC_Ch3_Timer:TimerUDB:fifo_load_polarized\' (cost = 1):
\RC_Ch3_Timer:TimerUDB:fifo_load_polarized\ <= ((not Net_1195 and \RC_Ch3_Timer:TimerUDB:capture_last\));

Note:  Expanding virtual equation for '\RC_Ch3_Timer:TimerUDB:trigger_polarized\' (cost = 0):
\RC_Ch3_Timer:TimerUDB:trigger_polarized\ <= (\RC_Ch3_Timer:TimerUDB:trig_rise_detected\);

Note:  Expanding virtual equation for '\RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:xnor_array_1\ <= ((not \RC_Ch3_Timer:TimerUDB:control_1\ and not \RC_Ch3_Timer:TimerUDB:int_capt_count_1\)
	OR (\RC_Ch3_Timer:TimerUDB:control_1\ and \RC_Ch3_Timer:TimerUDB:int_capt_count_1\));

Note:  Expanding virtual equation for '\RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:xnor_array_0\ <= ((not \RC_Ch3_Timer:TimerUDB:control_0\ and not \RC_Ch3_Timer:TimerUDB:int_capt_count_0\)
	OR (\RC_Ch3_Timer:TimerUDB:control_0\ and \RC_Ch3_Timer:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:eq_1\' (cost = 4):
\RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:eq_1\ <= ((not \RC_Ch3_Timer:TimerUDB:control_1\ and not \RC_Ch3_Timer:TimerUDB:control_0\ and not \RC_Ch3_Timer:TimerUDB:int_capt_count_1\ and not \RC_Ch3_Timer:TimerUDB:int_capt_count_0\)
	OR (not \RC_Ch3_Timer:TimerUDB:control_1\ and not \RC_Ch3_Timer:TimerUDB:int_capt_count_1\ and \RC_Ch3_Timer:TimerUDB:control_0\ and \RC_Ch3_Timer:TimerUDB:int_capt_count_0\)
	OR (not \RC_Ch3_Timer:TimerUDB:control_0\ and not \RC_Ch3_Timer:TimerUDB:int_capt_count_0\ and \RC_Ch3_Timer:TimerUDB:control_1\ and \RC_Ch3_Timer:TimerUDB:int_capt_count_1\)
	OR (\RC_Ch3_Timer:TimerUDB:control_1\ and \RC_Ch3_Timer:TimerUDB:control_0\ and \RC_Ch3_Timer:TimerUDB:int_capt_count_1\ and \RC_Ch3_Timer:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:xeq\' (cost = 60):
\RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:xeq\ <= ((not \RC_Ch3_Timer:TimerUDB:control_1\ and not \RC_Ch3_Timer:TimerUDB:control_0\ and not \RC_Ch3_Timer:TimerUDB:int_capt_count_1\ and not \RC_Ch3_Timer:TimerUDB:int_capt_count_0\)
	OR (not \RC_Ch3_Timer:TimerUDB:control_1\ and not \RC_Ch3_Timer:TimerUDB:int_capt_count_1\ and \RC_Ch3_Timer:TimerUDB:control_0\ and \RC_Ch3_Timer:TimerUDB:int_capt_count_0\)
	OR (not \RC_Ch3_Timer:TimerUDB:control_0\ and not \RC_Ch3_Timer:TimerUDB:int_capt_count_0\ and \RC_Ch3_Timer:TimerUDB:control_1\ and \RC_Ch3_Timer:TimerUDB:int_capt_count_1\)
	OR (\RC_Ch3_Timer:TimerUDB:control_1\ and \RC_Ch3_Timer:TimerUDB:control_0\ and \RC_Ch3_Timer:TimerUDB:int_capt_count_1\ and \RC_Ch3_Timer:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\RC_Ch3_Timer:TimerUDB:int_capt_count_0\);

Note:  Expanding virtual equation for '\RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_9:g2:a0:s_0\' (cost = 0):
\RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_9:g2:a0:s_0\ <= (not \RC_Ch3_Timer:TimerUDB:int_capt_count_0\);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \Motor_A_PWM:PWMUDB:dith_count_0\ and \Motor_A_PWM:PWMUDB:dith_count_1\)
	OR (not \Motor_A_PWM:PWMUDB:dith_count_1\ and \Motor_A_PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\RC_Ch1_Timer:TimerUDB:trigger_enable\' (cost = 3):
\RC_Ch1_Timer:TimerUDB:trigger_enable\ <= ((\RC_Ch1_Timer:TimerUDB:control_4\ and \RC_Ch1_Timer:TimerUDB:trig_rise_detected\));

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_3_1' (cost = 8):
add_vv_vv_MODGEN_3_1 <= ((not MODIN2_0 and MODIN2_1)
	OR (not MODIN2_1 and MODIN2_0));

Note:  Expanding virtual equation for '\RC_Ch2_Timer:TimerUDB:trigger_enable\' (cost = 3):
\RC_Ch2_Timer:TimerUDB:trigger_enable\ <= ((\RC_Ch2_Timer:TimerUDB:control_4\ and \RC_Ch2_Timer:TimerUDB:trig_rise_detected\));

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_5_1' (cost = 8):
add_vv_vv_MODGEN_5_1 <= ((not MODIN5_0 and MODIN5_1)
	OR (not MODIN5_1 and MODIN5_0));

Note:  Expanding virtual equation for '\RC_Ch4_Timer:TimerUDB:trigger_enable\' (cost = 3):
\RC_Ch4_Timer:TimerUDB:trigger_enable\ <= ((\RC_Ch4_Timer:TimerUDB:control_4\ and \RC_Ch4_Timer:TimerUDB:trig_rise_detected\));

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_7_1' (cost = 8):
add_vv_vv_MODGEN_7_1 <= ((not MODIN8_0 and MODIN8_1)
	OR (not MODIN8_1 and MODIN8_0));

Note:  Expanding virtual equation for '\RC_Ch3_Timer:TimerUDB:trigger_enable\' (cost = 3):
\RC_Ch3_Timer:TimerUDB:trigger_enable\ <= ((\RC_Ch3_Timer:TimerUDB:control_4\ and \RC_Ch3_Timer:TimerUDB:trig_rise_detected\));

Note:  Expanding virtual equation for '\RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_9:g2:a0:s_1\' (cost = 8):
\RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_9:g2:a0:s_1\ <= ((not \RC_Ch3_Timer:TimerUDB:int_capt_count_0\ and \RC_Ch3_Timer:TimerUDB:int_capt_count_1\)
	OR (not \RC_Ch3_Timer:TimerUDB:int_capt_count_1\ and \RC_Ch3_Timer:TimerUDB:int_capt_count_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\RC_Ch1_Timer:TimerUDB:timer_enable\' (cost = 2):
\RC_Ch1_Timer:TimerUDB:timer_enable\ <= ((\RC_Ch1_Timer:TimerUDB:control_7\ and \RC_Ch1_Timer:TimerUDB:control_4\ and \RC_Ch1_Timer:TimerUDB:trig_rise_detected\));

Note:  Expanding virtual equation for '\RC_Ch2_Timer:TimerUDB:timer_enable\' (cost = 2):
\RC_Ch2_Timer:TimerUDB:timer_enable\ <= ((\RC_Ch2_Timer:TimerUDB:control_7\ and \RC_Ch2_Timer:TimerUDB:control_4\ and \RC_Ch2_Timer:TimerUDB:trig_rise_detected\));

Note:  Expanding virtual equation for '\RC_Ch4_Timer:TimerUDB:timer_enable\' (cost = 2):
\RC_Ch4_Timer:TimerUDB:timer_enable\ <= ((\RC_Ch4_Timer:TimerUDB:control_7\ and \RC_Ch4_Timer:TimerUDB:control_4\ and \RC_Ch4_Timer:TimerUDB:trig_rise_detected\));

Note:  Expanding virtual equation for '\RC_Ch3_Timer:TimerUDB:timer_enable\' (cost = 2):
\RC_Ch3_Timer:TimerUDB:timer_enable\ <= ((\RC_Ch3_Timer:TimerUDB:control_7\ and \RC_Ch3_Timer:TimerUDB:control_4\ and \RC_Ch3_Timer:TimerUDB:trig_rise_detected\));


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Virtual signal \RC_Ch1_Timer:TimerUDB:capt_fifo_load\ with ( cost: 133 or cost_inv: 5)  > 90 or with size: 1 > 102 has been made a (soft) node.
\RC_Ch1_Timer:TimerUDB:capt_fifo_load\ <= ((not Net_1164 and \RC_Ch1_Timer:TimerUDB:control_7\ and \RC_Ch1_Timer:TimerUDB:control_4\ and \RC_Ch1_Timer:TimerUDB:capture_last\ and \RC_Ch1_Timer:TimerUDB:trig_rise_detected\));

Note:  Virtual signal \RC_Ch2_Timer:TimerUDB:capt_fifo_load\ with ( cost: 133 or cost_inv: 5)  > 90 or with size: 1 > 102 has been made a (soft) node.
\RC_Ch2_Timer:TimerUDB:capt_fifo_load\ <= ((not Net_1049 and \RC_Ch2_Timer:TimerUDB:control_7\ and \RC_Ch2_Timer:TimerUDB:control_4\ and \RC_Ch2_Timer:TimerUDB:capture_last\ and \RC_Ch2_Timer:TimerUDB:trig_rise_detected\));

Note:  Virtual signal \RC_Ch4_Timer:TimerUDB:capt_fifo_load\ with ( cost: 133 or cost_inv: 5)  > 90 or with size: 1 > 102 has been made a (soft) node.
\RC_Ch4_Timer:TimerUDB:capt_fifo_load\ <= ((not Net_1188 and \RC_Ch4_Timer:TimerUDB:control_7\ and \RC_Ch4_Timer:TimerUDB:control_4\ and \RC_Ch4_Timer:TimerUDB:capture_last\ and \RC_Ch4_Timer:TimerUDB:trig_rise_detected\));

Note:  Virtual signal \RC_Ch3_Timer:TimerUDB:capt_fifo_load\ with ( cost: 133 or cost_inv: 5)  > 90 or with size: 1 > 102 has been made a (soft) node.
\RC_Ch3_Timer:TimerUDB:capt_fifo_load\ <= ((not Net_1195 and \RC_Ch3_Timer:TimerUDB:control_7\ and \RC_Ch3_Timer:TimerUDB:control_4\ and \RC_Ch3_Timer:TimerUDB:capture_last\ and \RC_Ch3_Timer:TimerUDB:trig_rise_detected\));


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 71 signals.
	Turned 4 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Motor_A_PWM:PWMUDB:final_capture\ to zero
Aliasing \Motor_A_PWM:PWMUDB:pwm_i\ to zero
Aliasing \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \Motor_A_PWM:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \Motor_A_PWM:PWMUDB:final_capture\[87] = zero[7]
Removing Lhs of wire \Motor_A_PWM:PWMUDB:pwm_i\[121] = zero[7]
Removing Lhs of wire \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[300] = zero[7]
Removing Lhs of wire \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[310] = zero[7]
Removing Lhs of wire \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[320] = zero[7]
Removing Lhs of wire \Motor_A_PWM:PWMUDB:runmode_enable\\D\[1451] = \Motor_A_PWM:PWMUDB:control_7\[8]
Removing Lhs of wire \Motor_A_PWM:PWMUDB:final_kill_reg\\D\[1460] = zero[7]

------------------------------------------------------
Aliased 0 equations, 7 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Michael\Dropbox (MIT)\College\Senior Year\6.115 - Microcomputer Project Laboratory\6.115 - Final Project\Software\PSoC Creator\Ball.cydsn\Ball.cyprj" -dcpsoc3 Ball.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.963ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.9604, Family: PSoC3, Started at: Monday, 01 May 2023 22:26:07
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Michael\Dropbox (MIT)\College\Senior Year\6.115 - Microcomputer Project Laboratory\6.115 - Final Project\Software\PSoC Creator\Ball.cydsn\Ball.cyprj -d CY8C5888LTI-LP097 Ball.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.018ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \Motor_A_PWM:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Motor_A_PWM:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \Motor_A_PWM:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \Motor_A_PWM:PWMUDB:pwm_i_reg\ from registered to combinatorial
Assigning clock Bus_Clock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock'. Fanout=1, Signal=Net_48
    Digital Clock 1: Automatic-assigning  clock 'Clock_Millis'. Fanout=1, Signal=Net_1143
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Motor_A_PWM:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock, EnableOut: Constant 1
    UDB Clk/Enable \RC_Ch1_Timer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \RC_Ch2_Timer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \RC_Ch4_Timer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \RC_Ch3_Timer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 2 pin(s) will be assigned a location by the fitter: \USBUART:Dm(0)\, \USBUART:Dp(0)\


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \RC_Ch3_Timer:TimerUDB:trig_last\, Duplicate of \RC_Ch3_Timer:TimerUDB:capture_last\ 
    MacroCell: Name=\RC_Ch3_Timer:TimerUDB:trig_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1195
        );
        Output = \RC_Ch3_Timer:TimerUDB:trig_last\ (fanout=2)

    Removing \RC_Ch4_Timer:TimerUDB:trig_last\, Duplicate of \RC_Ch4_Timer:TimerUDB:capture_last\ 
    MacroCell: Name=\RC_Ch4_Timer:TimerUDB:trig_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1188
        );
        Output = \RC_Ch4_Timer:TimerUDB:trig_last\ (fanout=2)

    Removing \RC_Ch2_Timer:TimerUDB:trig_last\, Duplicate of \RC_Ch2_Timer:TimerUDB:capture_last\ 
    MacroCell: Name=\RC_Ch2_Timer:TimerUDB:trig_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1049
        );
        Output = \RC_Ch2_Timer:TimerUDB:trig_last\ (fanout=2)

    Removing \RC_Ch1_Timer:TimerUDB:trig_last\, Duplicate of \RC_Ch1_Timer:TimerUDB:capture_last\ 
    MacroCell: Name=\RC_Ch1_Timer:TimerUDB:trig_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1164
        );
        Output = \RC_Ch1_Timer:TimerUDB:trig_last\ (fanout=2)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Motor_A_Output_In1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Motor_A_Output_In1(0)__PA ,
            input => Net_140 ,
            pad => Motor_A_Output_In1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Motor_A_Output_In2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Motor_A_Output_In2(0)__PA ,
            input => Net_156 ,
            pad => Motor_A_Output_In2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RC_Ch1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RC_Ch1(0)__PA ,
            fb => Net_1164 ,
            pad => RC_Ch1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \USBUART:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dm(0)\__PA ,
            analog_term => \USBUART:Net_597\ ,
            pad => \USBUART:Dm(0)_PAD\ );

    Pin : Name = \USBUART:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dp(0)\__PA ,
            analog_term => \USBUART:Net_1000\ ,
            pad => \USBUART:Dp(0)_PAD\ );

    Pin : Name = RC_Ch2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RC_Ch2(0)__PA ,
            fb => Net_1049 ,
            pad => RC_Ch2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RC_Ch4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RC_Ch4(0)__PA ,
            fb => Net_1188 ,
            pad => RC_Ch4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RC_Ch3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RC_Ch3(0)__PA ,
            fb => Net_1195 ,
            pad => RC_Ch3(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\Motor_A_PWM:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_A_PWM:PWMUDB:runmode_enable\ * \Motor_A_PWM:PWMUDB:tc_i\
        );
        Output = \Motor_A_PWM:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\RC_Ch1_Timer:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1164 * \RC_Ch1_Timer:TimerUDB:control_7\ * 
              \RC_Ch1_Timer:TimerUDB:control_4\ * 
              \RC_Ch1_Timer:TimerUDB:capture_last\ * 
              \RC_Ch1_Timer:TimerUDB:trig_rise_detected\
        );
        Output = \RC_Ch1_Timer:TimerUDB:capt_fifo_load\ (fanout=6)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\RC_Ch1_Timer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RC_Ch1_Timer:TimerUDB:control_7\ * 
              \RC_Ch1_Timer:TimerUDB:control_4\ * 
              \RC_Ch1_Timer:TimerUDB:per_zero\ * 
              \RC_Ch1_Timer:TimerUDB:trig_rise_detected\
        );
        Output = \RC_Ch1_Timer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\RC_Ch1_Timer:TimerUDB:trig_reg\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RC_Ch1_Timer:TimerUDB:control_7\ * 
              \RC_Ch1_Timer:TimerUDB:control_4\ * 
              \RC_Ch1_Timer:TimerUDB:trig_rise_detected\
        );
        Output = \RC_Ch1_Timer:TimerUDB:trig_reg\ (fanout=3)

    MacroCell: Name=\RC_Ch2_Timer:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1049 * \RC_Ch2_Timer:TimerUDB:control_7\ * 
              \RC_Ch2_Timer:TimerUDB:control_4\ * 
              \RC_Ch2_Timer:TimerUDB:capture_last\ * 
              \RC_Ch2_Timer:TimerUDB:trig_rise_detected\
        );
        Output = \RC_Ch2_Timer:TimerUDB:capt_fifo_load\ (fanout=6)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\RC_Ch2_Timer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RC_Ch2_Timer:TimerUDB:control_7\ * 
              \RC_Ch2_Timer:TimerUDB:control_4\ * 
              \RC_Ch2_Timer:TimerUDB:per_zero\ * 
              \RC_Ch2_Timer:TimerUDB:trig_rise_detected\
        );
        Output = \RC_Ch2_Timer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\RC_Ch2_Timer:TimerUDB:trig_reg\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RC_Ch2_Timer:TimerUDB:control_7\ * 
              \RC_Ch2_Timer:TimerUDB:control_4\ * 
              \RC_Ch2_Timer:TimerUDB:trig_rise_detected\
        );
        Output = \RC_Ch2_Timer:TimerUDB:trig_reg\ (fanout=3)

    MacroCell: Name=\RC_Ch4_Timer:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RC_Ch4_Timer:TimerUDB:control_7\ * 
              \RC_Ch4_Timer:TimerUDB:control_4\ * !Net_1188 * 
              \RC_Ch4_Timer:TimerUDB:capture_last\ * 
              \RC_Ch4_Timer:TimerUDB:trig_rise_detected\
        );
        Output = \RC_Ch4_Timer:TimerUDB:capt_fifo_load\ (fanout=6)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\RC_Ch4_Timer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RC_Ch4_Timer:TimerUDB:control_7\ * 
              \RC_Ch4_Timer:TimerUDB:control_4\ * 
              \RC_Ch4_Timer:TimerUDB:per_zero\ * 
              \RC_Ch4_Timer:TimerUDB:trig_rise_detected\
        );
        Output = \RC_Ch4_Timer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\RC_Ch4_Timer:TimerUDB:trig_reg\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RC_Ch4_Timer:TimerUDB:control_7\ * 
              \RC_Ch4_Timer:TimerUDB:control_4\ * 
              \RC_Ch4_Timer:TimerUDB:trig_rise_detected\
        );
        Output = \RC_Ch4_Timer:TimerUDB:trig_reg\ (fanout=3)

    MacroCell: Name=\RC_Ch3_Timer:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RC_Ch3_Timer:TimerUDB:control_7\ * 
              \RC_Ch3_Timer:TimerUDB:control_4\ * !Net_1195 * 
              \RC_Ch3_Timer:TimerUDB:capture_last\ * 
              \RC_Ch3_Timer:TimerUDB:trig_rise_detected\
        );
        Output = \RC_Ch3_Timer:TimerUDB:capt_fifo_load\ (fanout=6)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\RC_Ch3_Timer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RC_Ch3_Timer:TimerUDB:control_7\ * 
              \RC_Ch3_Timer:TimerUDB:control_4\ * 
              \RC_Ch3_Timer:TimerUDB:per_zero\ * 
              \RC_Ch3_Timer:TimerUDB:trig_rise_detected\
        );
        Output = \RC_Ch3_Timer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\RC_Ch3_Timer:TimerUDB:trig_reg\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RC_Ch3_Timer:TimerUDB:control_7\ * 
              \RC_Ch3_Timer:TimerUDB:control_4\ * 
              \RC_Ch3_Timer:TimerUDB:trig_rise_detected\
        );
        Output = \RC_Ch3_Timer:TimerUDB:trig_reg\ (fanout=3)

    MacroCell: Name=\Motor_A_PWM:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_48) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_A_PWM:PWMUDB:control_7\
        );
        Output = \Motor_A_PWM:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\Motor_A_PWM:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_48) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_A_PWM:PWMUDB:cmp1_less\
        );
        Output = \Motor_A_PWM:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\Motor_A_PWM:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_48) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_A_PWM:PWMUDB:cmp2_less\
        );
        Output = \Motor_A_PWM:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\Motor_A_PWM:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_48) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Motor_A_PWM:PWMUDB:prevCompare1\ * 
              \Motor_A_PWM:PWMUDB:cmp1_less\
        );
        Output = \Motor_A_PWM:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\Motor_A_PWM:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_48) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Motor_A_PWM:PWMUDB:prevCompare2\ * 
              \Motor_A_PWM:PWMUDB:cmp2_less\
        );
        Output = \Motor_A_PWM:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_140, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_48) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_A_PWM:PWMUDB:runmode_enable\ * 
              \Motor_A_PWM:PWMUDB:cmp1_less\
        );
        Output = Net_140 (fanout=1)

    MacroCell: Name=Net_156, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_48) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_A_PWM:PWMUDB:runmode_enable\ * 
              \Motor_A_PWM:PWMUDB:cmp2_less\
        );
        Output = Net_156 (fanout=1)

    MacroCell: Name=\RC_Ch1_Timer:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1164
        );
        Output = \RC_Ch1_Timer:TimerUDB:capture_last\ (fanout=3)

    MacroCell: Name=MODIN2_1, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \RC_Ch1_Timer:TimerUDB:capt_fifo_load\ * MODIN2_1 * MODIN2_0
            + \RC_Ch1_Timer:TimerUDB:capt_fifo_load\ * MODIN2_1 * MODIN3_1 * 
              !MODIN3_0
            + \RC_Ch1_Timer:TimerUDB:capt_fifo_load\ * MODIN2_0 * MODIN3_1
            + \RC_Ch1_Timer:TimerUDB:capt_fifo_load\ * MODIN2_0 * !MODIN3_0
        );
        Output = MODIN2_1 (fanout=3)

    MacroCell: Name=MODIN2_0, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\RC_Ch1_Timer:TimerUDB:capt_fifo_load\
            + !MODIN2_1 * !MODIN2_0 * !MODIN3_1 * !MODIN3_0
            + MODIN2_1 * !MODIN2_0 * MODIN3_1 * !MODIN3_0
        );
        Output = MODIN2_0 (fanout=3)

    MacroCell: Name=\RC_Ch1_Timer:TimerUDB:capt_int_temp\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \RC_Ch1_Timer:TimerUDB:capt_fifo_load\ * !MODIN2_1 * !MODIN2_0 * 
              !MODIN3_1 * !MODIN3_0
            + \RC_Ch1_Timer:TimerUDB:capt_fifo_load\ * !MODIN2_1 * MODIN2_0 * 
              !MODIN3_1 * MODIN3_0
            + \RC_Ch1_Timer:TimerUDB:capt_fifo_load\ * MODIN2_1 * !MODIN2_0 * 
              MODIN3_1 * !MODIN3_0
            + \RC_Ch1_Timer:TimerUDB:capt_fifo_load\ * MODIN2_1 * MODIN2_0 * 
              MODIN3_1 * MODIN3_0
        );
        Output = \RC_Ch1_Timer:TimerUDB:capt_int_temp\ (fanout=1)

    MacroCell: Name=\RC_Ch1_Timer:TimerUDB:trig_rise_detected\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_1164 * \RC_Ch1_Timer:TimerUDB:control_7\ * 
              \RC_Ch1_Timer:TimerUDB:control_4\ * 
              !\RC_Ch1_Timer:TimerUDB:capture_last\
            + \RC_Ch1_Timer:TimerUDB:control_7\ * 
              \RC_Ch1_Timer:TimerUDB:control_4\ * 
              \RC_Ch1_Timer:TimerUDB:trig_rise_detected\
        );
        Output = \RC_Ch1_Timer:TimerUDB:trig_rise_detected\ (fanout=4)

    MacroCell: Name=\RC_Ch1_Timer:TimerUDB:trig_fall_detected\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1164 * \RC_Ch1_Timer:TimerUDB:control_7\ * 
              \RC_Ch1_Timer:TimerUDB:control_4\ * 
              \RC_Ch1_Timer:TimerUDB:capture_last\
            + \RC_Ch1_Timer:TimerUDB:control_7\ * 
              \RC_Ch1_Timer:TimerUDB:control_4\ * 
              \RC_Ch1_Timer:TimerUDB:trig_fall_detected\
        );
        Output = \RC_Ch1_Timer:TimerUDB:trig_fall_detected\ (fanout=1)

    MacroCell: Name=\RC_Ch2_Timer:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1049
        );
        Output = \RC_Ch2_Timer:TimerUDB:capture_last\ (fanout=3)

    MacroCell: Name=MODIN5_1, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \RC_Ch2_Timer:TimerUDB:capt_fifo_load\ * MODIN5_1 * MODIN5_0
            + \RC_Ch2_Timer:TimerUDB:capt_fifo_load\ * MODIN5_1 * MODIN6_1 * 
              !MODIN6_0
            + \RC_Ch2_Timer:TimerUDB:capt_fifo_load\ * MODIN5_0 * MODIN6_1
            + \RC_Ch2_Timer:TimerUDB:capt_fifo_load\ * MODIN5_0 * !MODIN6_0
        );
        Output = MODIN5_1 (fanout=3)

    MacroCell: Name=MODIN5_0, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\RC_Ch2_Timer:TimerUDB:capt_fifo_load\
            + !MODIN5_1 * !MODIN5_0 * !MODIN6_1 * !MODIN6_0
            + MODIN5_1 * !MODIN5_0 * MODIN6_1 * !MODIN6_0
        );
        Output = MODIN5_0 (fanout=3)

    MacroCell: Name=\RC_Ch2_Timer:TimerUDB:capt_int_temp\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \RC_Ch2_Timer:TimerUDB:capt_fifo_load\ * !MODIN5_1 * !MODIN5_0 * 
              !MODIN6_1 * !MODIN6_0
            + \RC_Ch2_Timer:TimerUDB:capt_fifo_load\ * !MODIN5_1 * MODIN5_0 * 
              !MODIN6_1 * MODIN6_0
            + \RC_Ch2_Timer:TimerUDB:capt_fifo_load\ * MODIN5_1 * !MODIN5_0 * 
              MODIN6_1 * !MODIN6_0
            + \RC_Ch2_Timer:TimerUDB:capt_fifo_load\ * MODIN5_1 * MODIN5_0 * 
              MODIN6_1 * MODIN6_0
        );
        Output = \RC_Ch2_Timer:TimerUDB:capt_int_temp\ (fanout=1)

    MacroCell: Name=\RC_Ch2_Timer:TimerUDB:trig_rise_detected\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_1049 * \RC_Ch2_Timer:TimerUDB:control_7\ * 
              \RC_Ch2_Timer:TimerUDB:control_4\ * 
              !\RC_Ch2_Timer:TimerUDB:capture_last\
            + \RC_Ch2_Timer:TimerUDB:control_7\ * 
              \RC_Ch2_Timer:TimerUDB:control_4\ * 
              \RC_Ch2_Timer:TimerUDB:trig_rise_detected\
        );
        Output = \RC_Ch2_Timer:TimerUDB:trig_rise_detected\ (fanout=4)

    MacroCell: Name=\RC_Ch2_Timer:TimerUDB:trig_fall_detected\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1049 * \RC_Ch2_Timer:TimerUDB:control_7\ * 
              \RC_Ch2_Timer:TimerUDB:control_4\ * 
              \RC_Ch2_Timer:TimerUDB:capture_last\
            + \RC_Ch2_Timer:TimerUDB:control_7\ * 
              \RC_Ch2_Timer:TimerUDB:control_4\ * 
              \RC_Ch2_Timer:TimerUDB:trig_fall_detected\
        );
        Output = \RC_Ch2_Timer:TimerUDB:trig_fall_detected\ (fanout=1)

    MacroCell: Name=\RC_Ch4_Timer:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1188
        );
        Output = \RC_Ch4_Timer:TimerUDB:capture_last\ (fanout=3)

    MacroCell: Name=MODIN8_1, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \RC_Ch4_Timer:TimerUDB:capt_fifo_load\ * MODIN8_1 * MODIN8_0
            + \RC_Ch4_Timer:TimerUDB:capt_fifo_load\ * MODIN8_1 * MODIN9_1 * 
              !MODIN9_0
            + \RC_Ch4_Timer:TimerUDB:capt_fifo_load\ * MODIN8_0 * MODIN9_1
            + \RC_Ch4_Timer:TimerUDB:capt_fifo_load\ * MODIN8_0 * !MODIN9_0
        );
        Output = MODIN8_1 (fanout=3)

    MacroCell: Name=MODIN8_0, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\RC_Ch4_Timer:TimerUDB:capt_fifo_load\
            + !MODIN8_1 * !MODIN8_0 * !MODIN9_1 * !MODIN9_0
            + MODIN8_1 * !MODIN8_0 * MODIN9_1 * !MODIN9_0
        );
        Output = MODIN8_0 (fanout=3)

    MacroCell: Name=\RC_Ch4_Timer:TimerUDB:capt_int_temp\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \RC_Ch4_Timer:TimerUDB:capt_fifo_load\ * !MODIN8_1 * !MODIN8_0 * 
              !MODIN9_1 * !MODIN9_0
            + \RC_Ch4_Timer:TimerUDB:capt_fifo_load\ * !MODIN8_1 * MODIN8_0 * 
              !MODIN9_1 * MODIN9_0
            + \RC_Ch4_Timer:TimerUDB:capt_fifo_load\ * MODIN8_1 * !MODIN8_0 * 
              MODIN9_1 * !MODIN9_0
            + \RC_Ch4_Timer:TimerUDB:capt_fifo_load\ * MODIN8_1 * MODIN8_0 * 
              MODIN9_1 * MODIN9_0
        );
        Output = \RC_Ch4_Timer:TimerUDB:capt_int_temp\ (fanout=1)

    MacroCell: Name=\RC_Ch4_Timer:TimerUDB:trig_rise_detected\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \RC_Ch4_Timer:TimerUDB:control_7\ * 
              \RC_Ch4_Timer:TimerUDB:control_4\ * Net_1188 * 
              !\RC_Ch4_Timer:TimerUDB:capture_last\
            + \RC_Ch4_Timer:TimerUDB:control_7\ * 
              \RC_Ch4_Timer:TimerUDB:control_4\ * 
              \RC_Ch4_Timer:TimerUDB:trig_rise_detected\
        );
        Output = \RC_Ch4_Timer:TimerUDB:trig_rise_detected\ (fanout=4)

    MacroCell: Name=\RC_Ch4_Timer:TimerUDB:trig_fall_detected\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \RC_Ch4_Timer:TimerUDB:control_7\ * 
              \RC_Ch4_Timer:TimerUDB:control_4\ * !Net_1188 * 
              \RC_Ch4_Timer:TimerUDB:capture_last\
            + \RC_Ch4_Timer:TimerUDB:control_7\ * 
              \RC_Ch4_Timer:TimerUDB:control_4\ * 
              \RC_Ch4_Timer:TimerUDB:trig_fall_detected\
        );
        Output = \RC_Ch4_Timer:TimerUDB:trig_fall_detected\ (fanout=1)

    MacroCell: Name=\RC_Ch3_Timer:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1195
        );
        Output = \RC_Ch3_Timer:TimerUDB:capture_last\ (fanout=3)

    MacroCell: Name=\RC_Ch3_Timer:TimerUDB:int_capt_count_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \RC_Ch3_Timer:TimerUDB:control_1\ * 
              !\RC_Ch3_Timer:TimerUDB:control_0\ * 
              \RC_Ch3_Timer:TimerUDB:capt_fifo_load\ * 
              \RC_Ch3_Timer:TimerUDB:int_capt_count_1\
            + \RC_Ch3_Timer:TimerUDB:control_1\ * 
              \RC_Ch3_Timer:TimerUDB:capt_fifo_load\ * 
              \RC_Ch3_Timer:TimerUDB:int_capt_count_0\
            + !\RC_Ch3_Timer:TimerUDB:control_0\ * 
              \RC_Ch3_Timer:TimerUDB:capt_fifo_load\ * 
              \RC_Ch3_Timer:TimerUDB:int_capt_count_0\
            + \RC_Ch3_Timer:TimerUDB:capt_fifo_load\ * 
              \RC_Ch3_Timer:TimerUDB:int_capt_count_1\ * 
              \RC_Ch3_Timer:TimerUDB:int_capt_count_0\
        );
        Output = \RC_Ch3_Timer:TimerUDB:int_capt_count_1\ (fanout=3)

    MacroCell: Name=\RC_Ch3_Timer:TimerUDB:int_capt_count_0\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\RC_Ch3_Timer:TimerUDB:control_1\ * 
              !\RC_Ch3_Timer:TimerUDB:control_0\ * 
              !\RC_Ch3_Timer:TimerUDB:int_capt_count_1\ * 
              !\RC_Ch3_Timer:TimerUDB:int_capt_count_0\
            + \RC_Ch3_Timer:TimerUDB:control_1\ * 
              !\RC_Ch3_Timer:TimerUDB:control_0\ * 
              \RC_Ch3_Timer:TimerUDB:int_capt_count_1\ * 
              !\RC_Ch3_Timer:TimerUDB:int_capt_count_0\
            + !\RC_Ch3_Timer:TimerUDB:capt_fifo_load\
        );
        Output = \RC_Ch3_Timer:TimerUDB:int_capt_count_0\ (fanout=3)

    MacroCell: Name=\RC_Ch3_Timer:TimerUDB:capt_int_temp\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\RC_Ch3_Timer:TimerUDB:control_1\ * 
              !\RC_Ch3_Timer:TimerUDB:control_0\ * 
              \RC_Ch3_Timer:TimerUDB:capt_fifo_load\ * 
              !\RC_Ch3_Timer:TimerUDB:int_capt_count_1\ * 
              !\RC_Ch3_Timer:TimerUDB:int_capt_count_0\
            + !\RC_Ch3_Timer:TimerUDB:control_1\ * 
              \RC_Ch3_Timer:TimerUDB:control_0\ * 
              \RC_Ch3_Timer:TimerUDB:capt_fifo_load\ * 
              !\RC_Ch3_Timer:TimerUDB:int_capt_count_1\ * 
              \RC_Ch3_Timer:TimerUDB:int_capt_count_0\
            + \RC_Ch3_Timer:TimerUDB:control_1\ * 
              !\RC_Ch3_Timer:TimerUDB:control_0\ * 
              \RC_Ch3_Timer:TimerUDB:capt_fifo_load\ * 
              \RC_Ch3_Timer:TimerUDB:int_capt_count_1\ * 
              !\RC_Ch3_Timer:TimerUDB:int_capt_count_0\
            + \RC_Ch3_Timer:TimerUDB:control_1\ * 
              \RC_Ch3_Timer:TimerUDB:control_0\ * 
              \RC_Ch3_Timer:TimerUDB:capt_fifo_load\ * 
              \RC_Ch3_Timer:TimerUDB:int_capt_count_1\ * 
              \RC_Ch3_Timer:TimerUDB:int_capt_count_0\
        );
        Output = \RC_Ch3_Timer:TimerUDB:capt_int_temp\ (fanout=1)

    MacroCell: Name=\RC_Ch3_Timer:TimerUDB:trig_rise_detected\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \RC_Ch3_Timer:TimerUDB:control_7\ * 
              \RC_Ch3_Timer:TimerUDB:control_4\ * Net_1195 * 
              !\RC_Ch3_Timer:TimerUDB:capture_last\
            + \RC_Ch3_Timer:TimerUDB:control_7\ * 
              \RC_Ch3_Timer:TimerUDB:control_4\ * 
              \RC_Ch3_Timer:TimerUDB:trig_rise_detected\
        );
        Output = \RC_Ch3_Timer:TimerUDB:trig_rise_detected\ (fanout=4)

    MacroCell: Name=\RC_Ch3_Timer:TimerUDB:trig_fall_detected\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \RC_Ch3_Timer:TimerUDB:control_7\ * 
              \RC_Ch3_Timer:TimerUDB:control_4\ * !Net_1195 * 
              \RC_Ch3_Timer:TimerUDB:capture_last\
            + \RC_Ch3_Timer:TimerUDB:control_7\ * 
              \RC_Ch3_Timer:TimerUDB:control_4\ * 
              \RC_Ch3_Timer:TimerUDB:trig_fall_detected\
        );
        Output = \RC_Ch3_Timer:TimerUDB:trig_fall_detected\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\Motor_A_PWM:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_48 ,
            cs_addr_2 => \Motor_A_PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \Motor_A_PWM:PWMUDB:runmode_enable\ ,
            cl0_comb => \Motor_A_PWM:PWMUDB:cmp1_less\ ,
            z0_comb => \Motor_A_PWM:PWMUDB:tc_i\ ,
            cl1_comb => \Motor_A_PWM:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \Motor_A_PWM:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \RC_Ch1_Timer:TimerUDB:trig_reg\ ,
            cs_addr_0 => \RC_Ch1_Timer:TimerUDB:per_zero\ ,
            f0_load => \RC_Ch1_Timer:TimerUDB:capt_fifo_load\ ,
            chain_out => \RC_Ch1_Timer:TimerUDB:sT24:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \RC_Ch1_Timer:TimerUDB:trig_reg\ ,
            cs_addr_0 => \RC_Ch1_Timer:TimerUDB:per_zero\ ,
            f0_load => \RC_Ch1_Timer:TimerUDB:capt_fifo_load\ ,
            chain_in => \RC_Ch1_Timer:TimerUDB:sT24:timerdp:carry0\ ,
            chain_out => \RC_Ch1_Timer:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\
        Next in chain : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\

    datapathcell: Name =\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \RC_Ch1_Timer:TimerUDB:trig_reg\ ,
            cs_addr_0 => \RC_Ch1_Timer:TimerUDB:per_zero\ ,
            f0_load => \RC_Ch1_Timer:TimerUDB:capt_fifo_load\ ,
            z0_comb => \RC_Ch1_Timer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \RC_Ch1_Timer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \RC_Ch1_Timer:TimerUDB:status_2\ ,
            chain_in => \RC_Ch1_Timer:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \RC_Ch2_Timer:TimerUDB:trig_reg\ ,
            cs_addr_0 => \RC_Ch2_Timer:TimerUDB:per_zero\ ,
            f0_load => \RC_Ch2_Timer:TimerUDB:capt_fifo_load\ ,
            chain_out => \RC_Ch2_Timer:TimerUDB:sT24:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \RC_Ch2_Timer:TimerUDB:trig_reg\ ,
            cs_addr_0 => \RC_Ch2_Timer:TimerUDB:per_zero\ ,
            f0_load => \RC_Ch2_Timer:TimerUDB:capt_fifo_load\ ,
            chain_in => \RC_Ch2_Timer:TimerUDB:sT24:timerdp:carry0\ ,
            chain_out => \RC_Ch2_Timer:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\
        Next in chain : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\

    datapathcell: Name =\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \RC_Ch2_Timer:TimerUDB:trig_reg\ ,
            cs_addr_0 => \RC_Ch2_Timer:TimerUDB:per_zero\ ,
            f0_load => \RC_Ch2_Timer:TimerUDB:capt_fifo_load\ ,
            z0_comb => \RC_Ch2_Timer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \RC_Ch2_Timer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \RC_Ch2_Timer:TimerUDB:status_2\ ,
            chain_in => \RC_Ch2_Timer:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \RC_Ch4_Timer:TimerUDB:trig_reg\ ,
            cs_addr_0 => \RC_Ch4_Timer:TimerUDB:per_zero\ ,
            f0_load => \RC_Ch4_Timer:TimerUDB:capt_fifo_load\ ,
            chain_out => \RC_Ch4_Timer:TimerUDB:sT24:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \RC_Ch4_Timer:TimerUDB:trig_reg\ ,
            cs_addr_0 => \RC_Ch4_Timer:TimerUDB:per_zero\ ,
            f0_load => \RC_Ch4_Timer:TimerUDB:capt_fifo_load\ ,
            chain_in => \RC_Ch4_Timer:TimerUDB:sT24:timerdp:carry0\ ,
            chain_out => \RC_Ch4_Timer:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\
        Next in chain : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\

    datapathcell: Name =\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \RC_Ch4_Timer:TimerUDB:trig_reg\ ,
            cs_addr_0 => \RC_Ch4_Timer:TimerUDB:per_zero\ ,
            f0_load => \RC_Ch4_Timer:TimerUDB:capt_fifo_load\ ,
            z0_comb => \RC_Ch4_Timer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \RC_Ch4_Timer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \RC_Ch4_Timer:TimerUDB:status_2\ ,
            chain_in => \RC_Ch4_Timer:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \RC_Ch3_Timer:TimerUDB:trig_reg\ ,
            cs_addr_0 => \RC_Ch3_Timer:TimerUDB:per_zero\ ,
            f0_load => \RC_Ch3_Timer:TimerUDB:capt_fifo_load\ ,
            chain_out => \RC_Ch3_Timer:TimerUDB:sT24:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \RC_Ch3_Timer:TimerUDB:trig_reg\ ,
            cs_addr_0 => \RC_Ch3_Timer:TimerUDB:per_zero\ ,
            f0_load => \RC_Ch3_Timer:TimerUDB:capt_fifo_load\ ,
            chain_in => \RC_Ch3_Timer:TimerUDB:sT24:timerdp:carry0\ ,
            chain_out => \RC_Ch3_Timer:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\
        Next in chain : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\

    datapathcell: Name =\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \RC_Ch3_Timer:TimerUDB:trig_reg\ ,
            cs_addr_0 => \RC_Ch3_Timer:TimerUDB:per_zero\ ,
            f0_load => \RC_Ch3_Timer:TimerUDB:capt_fifo_load\ ,
            z0_comb => \RC_Ch3_Timer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \RC_Ch3_Timer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \RC_Ch3_Timer:TimerUDB:status_2\ ,
            chain_in => \RC_Ch3_Timer:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\Motor_A_PWM:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_48 ,
            status_3 => \Motor_A_PWM:PWMUDB:status_3\ ,
            status_2 => \Motor_A_PWM:PWMUDB:status_2\ ,
            status_1 => \Motor_A_PWM:PWMUDB:status_1\ ,
            status_0 => \Motor_A_PWM:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\RC_Ch1_Timer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \RC_Ch1_Timer:TimerUDB:status_3\ ,
            status_2 => \RC_Ch1_Timer:TimerUDB:status_2\ ,
            status_1 => \RC_Ch1_Timer:TimerUDB:capt_int_temp\ ,
            status_0 => \RC_Ch1_Timer:TimerUDB:status_tc\ ,
            interrupt => Net_1162 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\RC_Ch2_Timer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \RC_Ch2_Timer:TimerUDB:status_3\ ,
            status_2 => \RC_Ch2_Timer:TimerUDB:status_2\ ,
            status_1 => \RC_Ch2_Timer:TimerUDB:capt_int_temp\ ,
            status_0 => \RC_Ch2_Timer:TimerUDB:status_tc\ ,
            interrupt => Net_1152 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\RC_Ch4_Timer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \RC_Ch4_Timer:TimerUDB:status_3\ ,
            status_2 => \RC_Ch4_Timer:TimerUDB:status_2\ ,
            status_1 => \RC_Ch4_Timer:TimerUDB:capt_int_temp\ ,
            status_0 => \RC_Ch4_Timer:TimerUDB:status_tc\ ,
            interrupt => Net_1186 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\RC_Ch3_Timer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \RC_Ch3_Timer:TimerUDB:status_3\ ,
            status_2 => \RC_Ch3_Timer:TimerUDB:status_2\ ,
            status_1 => \RC_Ch3_Timer:TimerUDB:capt_int_temp\ ,
            status_0 => \RC_Ch3_Timer:TimerUDB:status_tc\ ,
            interrupt => Net_1193 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Motor_A_PWM:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_48 ,
            control_7 => \Motor_A_PWM:PWMUDB:control_7\ ,
            control_6 => \Motor_A_PWM:PWMUDB:control_6\ ,
            control_5 => \Motor_A_PWM:PWMUDB:control_5\ ,
            control_4 => \Motor_A_PWM:PWMUDB:control_4\ ,
            control_3 => \Motor_A_PWM:PWMUDB:control_3\ ,
            control_2 => \Motor_A_PWM:PWMUDB:control_2\ ,
            control_1 => \Motor_A_PWM:PWMUDB:control_1\ ,
            control_0 => \Motor_A_PWM:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \RC_Ch1_Timer:TimerUDB:control_7\ ,
            control_6 => \RC_Ch1_Timer:TimerUDB:control_6\ ,
            control_5 => \RC_Ch1_Timer:TimerUDB:control_5\ ,
            control_4 => \RC_Ch1_Timer:TimerUDB:control_4\ ,
            control_3 => \RC_Ch1_Timer:TimerUDB:control_3\ ,
            control_2 => \RC_Ch1_Timer:TimerUDB:control_2\ ,
            control_1 => MODIN3_1 ,
            control_0 => MODIN3_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \RC_Ch2_Timer:TimerUDB:control_7\ ,
            control_6 => \RC_Ch2_Timer:TimerUDB:control_6\ ,
            control_5 => \RC_Ch2_Timer:TimerUDB:control_5\ ,
            control_4 => \RC_Ch2_Timer:TimerUDB:control_4\ ,
            control_3 => \RC_Ch2_Timer:TimerUDB:control_3\ ,
            control_2 => \RC_Ch2_Timer:TimerUDB:control_2\ ,
            control_1 => MODIN6_1 ,
            control_0 => MODIN6_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \RC_Ch4_Timer:TimerUDB:control_7\ ,
            control_6 => \RC_Ch4_Timer:TimerUDB:control_6\ ,
            control_5 => \RC_Ch4_Timer:TimerUDB:control_5\ ,
            control_4 => \RC_Ch4_Timer:TimerUDB:control_4\ ,
            control_3 => \RC_Ch4_Timer:TimerUDB:control_3\ ,
            control_2 => \RC_Ch4_Timer:TimerUDB:control_2\ ,
            control_1 => MODIN9_1 ,
            control_0 => MODIN9_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \RC_Ch3_Timer:TimerUDB:control_7\ ,
            control_6 => \RC_Ch3_Timer:TimerUDB:control_6\ ,
            control_5 => \RC_Ch3_Timer:TimerUDB:control_5\ ,
            control_4 => \RC_Ch3_Timer:TimerUDB:control_4\ ,
            control_3 => \RC_Ch3_Timer:TimerUDB:control_3\ ,
            control_2 => \RC_Ch3_Timer:TimerUDB:control_2\ ,
            control_1 => \RC_Ch3_Timer:TimerUDB:control_1\ ,
            control_0 => \RC_Ch3_Timer:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_1010\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ep_int_3\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ep_int_2\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ep_int_1\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ep_int_0\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_1876\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_1889\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => Net_323 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =RC_Ch2_Timer_Interrupt
        PORT MAP (
            interrupt => Net_1152 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =Clock_Millis_Interrupt
        PORT MAP (
            interrupt => Net_1143_local );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =RC_Ch1_Timer_Interrupt
        PORT MAP (
            interrupt => Net_1162 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =RC_Ch4_Timer_Interrupt
        PORT MAP (
            interrupt => Net_1186 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =RC_Ch3_Timer_Interrupt
        PORT MAP (
            interrupt => Net_1193 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    2 :    6 :    8 : 25.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :   13 :   19 :   32 : 40.63 %
IO                            :   11 :   37 :   48 : 22.92 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   44 :  148 :  192 : 22.92 %
  Unique P-terms              :   80 :  304 :  384 : 20.83 %
  Total P-terms               :   84 :      :      :        
  Datapath Cells              :   13 :   11 :   24 : 54.17 %
  Status Cells                :    5 :   19 :   24 : 20.83 %
    StatusI Registers         :    5 :      :      :        
  Control Cells               :    5 :   19 :   24 : 20.83 %
    Control Registers         :    5 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.068ms
Tech mapping phase: Elapsed time ==> 0s.111ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_7@[IOP=(1)][IoId=(7)] : Motor_A_Output_In1(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : Motor_A_Output_In2(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : RC_Ch1(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : RC_Ch2(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : RC_Ch3(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : RC_Ch4(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART:Dp(0)\ (fixed)
USB[0]@[FFB(USB,0)] : \USBUART:USB\
Analog Placement phase: Elapsed time ==> 0s.009ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.224ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.7 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   17 :   31 :   48 :  35.42%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            5.59
                   Pterms :            4.71
               Macrocells :            2.59
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.045ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 498, final cost is 498 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         13 :       5.08 :       3.38
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=2, #inputs=5, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=MODIN5_1, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \RC_Ch2_Timer:TimerUDB:capt_fifo_load\ * MODIN5_1 * MODIN5_0
            + \RC_Ch2_Timer:TimerUDB:capt_fifo_load\ * MODIN5_1 * MODIN6_1 * 
              !MODIN6_0
            + \RC_Ch2_Timer:TimerUDB:capt_fifo_load\ * MODIN5_0 * MODIN6_1
            + \RC_Ch2_Timer:TimerUDB:capt_fifo_load\ * MODIN5_0 * !MODIN6_0
        );
        Output = MODIN5_1 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\RC_Ch2_Timer:TimerUDB:capt_int_temp\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \RC_Ch2_Timer:TimerUDB:capt_fifo_load\ * !MODIN5_1 * !MODIN5_0 * 
              !MODIN6_1 * !MODIN6_0
            + \RC_Ch2_Timer:TimerUDB:capt_fifo_load\ * !MODIN5_1 * MODIN5_0 * 
              !MODIN6_1 * MODIN6_0
            + \RC_Ch2_Timer:TimerUDB:capt_fifo_load\ * MODIN5_1 * !MODIN5_0 * 
              MODIN6_1 * !MODIN6_0
            + \RC_Ch2_Timer:TimerUDB:capt_fifo_load\ * MODIN5_1 * MODIN5_0 * 
              MODIN6_1 * MODIN6_0
        );
        Output = \RC_Ch2_Timer:TimerUDB:capt_int_temp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=1, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=MODIN5_0, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\RC_Ch2_Timer:TimerUDB:capt_fifo_load\
            + !MODIN5_1 * !MODIN5_0 * !MODIN6_1 * !MODIN6_0
            + MODIN5_1 * !MODIN5_0 * MODIN6_1 * !MODIN6_0
        );
        Output = MODIN5_0 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \RC_Ch2_Timer:TimerUDB:trig_reg\ ,
        cs_addr_0 => \RC_Ch2_Timer:TimerUDB:per_zero\ ,
        f0_load => \RC_Ch2_Timer:TimerUDB:capt_fifo_load\ ,
        z0_comb => \RC_Ch2_Timer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \RC_Ch2_Timer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \RC_Ch2_Timer:TimerUDB:status_2\ ,
        chain_in => \RC_Ch2_Timer:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\

statusicell: Name =\RC_Ch2_Timer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \RC_Ch2_Timer:TimerUDB:status_3\ ,
        status_2 => \RC_Ch2_Timer:TimerUDB:status_2\ ,
        status_1 => \RC_Ch2_Timer:TimerUDB:capt_int_temp\ ,
        status_0 => \RC_Ch2_Timer:TimerUDB:status_tc\ ,
        interrupt => Net_1152 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\RC_Ch2_Timer:TimerUDB:trig_reg\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RC_Ch2_Timer:TimerUDB:control_7\ * 
              \RC_Ch2_Timer:TimerUDB:control_4\ * 
              \RC_Ch2_Timer:TimerUDB:trig_rise_detected\
        );
        Output = \RC_Ch2_Timer:TimerUDB:trig_reg\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\RC_Ch2_Timer:TimerUDB:trig_rise_detected\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_1049 * \RC_Ch2_Timer:TimerUDB:control_7\ * 
              \RC_Ch2_Timer:TimerUDB:control_4\ * 
              !\RC_Ch2_Timer:TimerUDB:capture_last\
            + \RC_Ch2_Timer:TimerUDB:control_7\ * 
              \RC_Ch2_Timer:TimerUDB:control_4\ * 
              \RC_Ch2_Timer:TimerUDB:trig_rise_detected\
        );
        Output = \RC_Ch2_Timer:TimerUDB:trig_rise_detected\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\RC_Ch2_Timer:TimerUDB:capt_fifo_load\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1049 * \RC_Ch2_Timer:TimerUDB:control_7\ * 
              \RC_Ch2_Timer:TimerUDB:control_4\ * 
              \RC_Ch2_Timer:TimerUDB:capture_last\ * 
              \RC_Ch2_Timer:TimerUDB:trig_rise_detected\
        );
        Output = \RC_Ch2_Timer:TimerUDB:capt_fifo_load\ (fanout=6)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=3]:     MacroCell: Name=\RC_Ch2_Timer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RC_Ch2_Timer:TimerUDB:control_7\ * 
              \RC_Ch2_Timer:TimerUDB:control_4\ * 
              \RC_Ch2_Timer:TimerUDB:per_zero\ * 
              \RC_Ch2_Timer:TimerUDB:trig_rise_detected\
        );
        Output = \RC_Ch2_Timer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=2, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\RC_Ch2_Timer:TimerUDB:trig_fall_detected\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1049 * \RC_Ch2_Timer:TimerUDB:control_7\ * 
              \RC_Ch2_Timer:TimerUDB:control_4\ * 
              \RC_Ch2_Timer:TimerUDB:capture_last\
            + \RC_Ch2_Timer:TimerUDB:control_7\ * 
              \RC_Ch2_Timer:TimerUDB:control_4\ * 
              \RC_Ch2_Timer:TimerUDB:trig_fall_detected\
        );
        Output = \RC_Ch2_Timer:TimerUDB:trig_fall_detected\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\RC_Ch2_Timer:TimerUDB:capture_last\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1049
        );
        Output = \RC_Ch2_Timer:TimerUDB:capture_last\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \RC_Ch2_Timer:TimerUDB:trig_reg\ ,
        cs_addr_0 => \RC_Ch2_Timer:TimerUDB:per_zero\ ,
        f0_load => \RC_Ch2_Timer:TimerUDB:capt_fifo_load\ ,
        chain_in => \RC_Ch2_Timer:TimerUDB:sT24:timerdp:carry0\ ,
        chain_out => \RC_Ch2_Timer:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\
    Next in chain : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\

controlcell: Name =\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \RC_Ch2_Timer:TimerUDB:control_7\ ,
        control_6 => \RC_Ch2_Timer:TimerUDB:control_6\ ,
        control_5 => \RC_Ch2_Timer:TimerUDB:control_5\ ,
        control_4 => \RC_Ch2_Timer:TimerUDB:control_4\ ,
        control_3 => \RC_Ch2_Timer:TimerUDB:control_3\ ,
        control_2 => \RC_Ch2_Timer:TimerUDB:control_2\ ,
        control_1 => MODIN6_1 ,
        control_0 => MODIN6_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] contents:
datapathcell: Name =\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \RC_Ch2_Timer:TimerUDB:trig_reg\ ,
        cs_addr_0 => \RC_Ch2_Timer:TimerUDB:per_zero\ ,
        f0_load => \RC_Ch2_Timer:TimerUDB:capt_fifo_load\ ,
        chain_out => \RC_Ch2_Timer:TimerUDB:sT24:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\

UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
datapathcell: Name =\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \RC_Ch1_Timer:TimerUDB:trig_reg\ ,
        cs_addr_0 => \RC_Ch1_Timer:TimerUDB:per_zero\ ,
        f0_load => \RC_Ch1_Timer:TimerUDB:capt_fifo_load\ ,
        chain_out => \RC_Ch1_Timer:TimerUDB:sT24:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\

UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Motor_A_PWM:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_48) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Motor_A_PWM:PWMUDB:prevCompare2\ * 
              \Motor_A_PWM:PWMUDB:cmp2_less\
        );
        Output = \Motor_A_PWM:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Motor_A_PWM:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_48) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_A_PWM:PWMUDB:cmp2_less\
        );
        Output = \Motor_A_PWM:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_140, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_48) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_A_PWM:PWMUDB:runmode_enable\ * 
              \Motor_A_PWM:PWMUDB:cmp1_less\
        );
        Output = Net_140 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Motor_A_PWM:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_48) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_A_PWM:PWMUDB:control_7\
        );
        Output = \Motor_A_PWM:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Motor_A_PWM:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_A_PWM:PWMUDB:runmode_enable\ * \Motor_A_PWM:PWMUDB:tc_i\
        );
        Output = \Motor_A_PWM:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_156, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_48) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_A_PWM:PWMUDB:runmode_enable\ * 
              \Motor_A_PWM:PWMUDB:cmp2_less\
        );
        Output = Net_156 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Motor_A_PWM:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_48) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_A_PWM:PWMUDB:cmp1_less\
        );
        Output = \Motor_A_PWM:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Motor_A_PWM:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_48) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Motor_A_PWM:PWMUDB:prevCompare1\ * 
              \Motor_A_PWM:PWMUDB:cmp1_less\
        );
        Output = \Motor_A_PWM:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Motor_A_PWM:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_48 ,
        cs_addr_2 => \Motor_A_PWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \Motor_A_PWM:PWMUDB:runmode_enable\ ,
        cl0_comb => \Motor_A_PWM:PWMUDB:cmp1_less\ ,
        z0_comb => \Motor_A_PWM:PWMUDB:tc_i\ ,
        cl1_comb => \Motor_A_PWM:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \Motor_A_PWM:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\Motor_A_PWM:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_48 ,
        status_3 => \Motor_A_PWM:PWMUDB:status_3\ ,
        status_2 => \Motor_A_PWM:PWMUDB:status_2\ ,
        status_1 => \Motor_A_PWM:PWMUDB:status_1\ ,
        status_0 => \Motor_A_PWM:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Motor_A_PWM:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_48 ,
        control_7 => \Motor_A_PWM:PWMUDB:control_7\ ,
        control_6 => \Motor_A_PWM:PWMUDB:control_6\ ,
        control_5 => \Motor_A_PWM:PWMUDB:control_5\ ,
        control_4 => \Motor_A_PWM:PWMUDB:control_4\ ,
        control_3 => \Motor_A_PWM:PWMUDB:control_3\ ,
        control_2 => \Motor_A_PWM:PWMUDB:control_2\ ,
        control_1 => \Motor_A_PWM:PWMUDB:control_1\ ,
        control_0 => \Motor_A_PWM:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
datapathcell: Name =\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \RC_Ch3_Timer:TimerUDB:trig_reg\ ,
        cs_addr_0 => \RC_Ch3_Timer:TimerUDB:per_zero\ ,
        f0_load => \RC_Ch3_Timer:TimerUDB:capt_fifo_load\ ,
        chain_out => \RC_Ch3_Timer:TimerUDB:sT24:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\

UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\RC_Ch4_Timer:TimerUDB:capture_last\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1188
        );
        Output = \RC_Ch4_Timer:TimerUDB:capture_last\ (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \RC_Ch4_Timer:TimerUDB:trig_reg\ ,
        cs_addr_0 => \RC_Ch4_Timer:TimerUDB:per_zero\ ,
        f0_load => \RC_Ch4_Timer:TimerUDB:capt_fifo_load\ ,
        chain_out => \RC_Ch4_Timer:TimerUDB:sT24:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\RC_Ch1_Timer:TimerUDB:trig_reg\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RC_Ch1_Timer:TimerUDB:control_7\ * 
              \RC_Ch1_Timer:TimerUDB:control_4\ * 
              \RC_Ch1_Timer:TimerUDB:trig_rise_detected\
        );
        Output = \RC_Ch1_Timer:TimerUDB:trig_reg\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\RC_Ch1_Timer:TimerUDB:trig_rise_detected\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_1164 * \RC_Ch1_Timer:TimerUDB:control_7\ * 
              \RC_Ch1_Timer:TimerUDB:control_4\ * 
              !\RC_Ch1_Timer:TimerUDB:capture_last\
            + \RC_Ch1_Timer:TimerUDB:control_7\ * 
              \RC_Ch1_Timer:TimerUDB:control_4\ * 
              \RC_Ch1_Timer:TimerUDB:trig_rise_detected\
        );
        Output = \RC_Ch1_Timer:TimerUDB:trig_rise_detected\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\RC_Ch1_Timer:TimerUDB:capt_fifo_load\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1164 * \RC_Ch1_Timer:TimerUDB:control_7\ * 
              \RC_Ch1_Timer:TimerUDB:control_4\ * 
              \RC_Ch1_Timer:TimerUDB:capture_last\ * 
              \RC_Ch1_Timer:TimerUDB:trig_rise_detected\
        );
        Output = \RC_Ch1_Timer:TimerUDB:capt_fifo_load\ (fanout=6)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=3]:     MacroCell: Name=\RC_Ch1_Timer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RC_Ch1_Timer:TimerUDB:control_7\ * 
              \RC_Ch1_Timer:TimerUDB:control_4\ * 
              \RC_Ch1_Timer:TimerUDB:per_zero\ * 
              \RC_Ch1_Timer:TimerUDB:trig_rise_detected\
        );
        Output = \RC_Ch1_Timer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=2, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\RC_Ch1_Timer:TimerUDB:trig_fall_detected\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1164 * \RC_Ch1_Timer:TimerUDB:control_7\ * 
              \RC_Ch1_Timer:TimerUDB:control_4\ * 
              \RC_Ch1_Timer:TimerUDB:capture_last\
            + \RC_Ch1_Timer:TimerUDB:control_7\ * 
              \RC_Ch1_Timer:TimerUDB:control_4\ * 
              \RC_Ch1_Timer:TimerUDB:trig_fall_detected\
        );
        Output = \RC_Ch1_Timer:TimerUDB:trig_fall_detected\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\RC_Ch1_Timer:TimerUDB:capture_last\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1164
        );
        Output = \RC_Ch1_Timer:TimerUDB:capture_last\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \RC_Ch1_Timer:TimerUDB:trig_reg\ ,
        cs_addr_0 => \RC_Ch1_Timer:TimerUDB:per_zero\ ,
        f0_load => \RC_Ch1_Timer:TimerUDB:capt_fifo_load\ ,
        chain_in => \RC_Ch1_Timer:TimerUDB:sT24:timerdp:carry0\ ,
        chain_out => \RC_Ch1_Timer:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\
    Next in chain : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\

controlcell: Name =\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \RC_Ch1_Timer:TimerUDB:control_7\ ,
        control_6 => \RC_Ch1_Timer:TimerUDB:control_6\ ,
        control_5 => \RC_Ch1_Timer:TimerUDB:control_5\ ,
        control_4 => \RC_Ch1_Timer:TimerUDB:control_4\ ,
        control_3 => \RC_Ch1_Timer:TimerUDB:control_3\ ,
        control_2 => \RC_Ch1_Timer:TimerUDB:control_2\ ,
        control_1 => MODIN3_1 ,
        control_0 => MODIN3_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=2, #inputs=5, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=MODIN2_1, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \RC_Ch1_Timer:TimerUDB:capt_fifo_load\ * MODIN2_1 * MODIN2_0
            + \RC_Ch1_Timer:TimerUDB:capt_fifo_load\ * MODIN2_1 * MODIN3_1 * 
              !MODIN3_0
            + \RC_Ch1_Timer:TimerUDB:capt_fifo_load\ * MODIN2_0 * MODIN3_1
            + \RC_Ch1_Timer:TimerUDB:capt_fifo_load\ * MODIN2_0 * !MODIN3_0
        );
        Output = MODIN2_1 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\RC_Ch1_Timer:TimerUDB:capt_int_temp\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \RC_Ch1_Timer:TimerUDB:capt_fifo_load\ * !MODIN2_1 * !MODIN2_0 * 
              !MODIN3_1 * !MODIN3_0
            + \RC_Ch1_Timer:TimerUDB:capt_fifo_load\ * !MODIN2_1 * MODIN2_0 * 
              !MODIN3_1 * MODIN3_0
            + \RC_Ch1_Timer:TimerUDB:capt_fifo_load\ * MODIN2_1 * !MODIN2_0 * 
              MODIN3_1 * !MODIN3_0
            + \RC_Ch1_Timer:TimerUDB:capt_fifo_load\ * MODIN2_1 * MODIN2_0 * 
              MODIN3_1 * MODIN3_0
        );
        Output = \RC_Ch1_Timer:TimerUDB:capt_int_temp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=1, #inputs=5, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=MODIN2_0, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\RC_Ch1_Timer:TimerUDB:capt_fifo_load\
            + !MODIN2_1 * !MODIN2_0 * !MODIN3_1 * !MODIN3_0
            + MODIN2_1 * !MODIN2_0 * MODIN3_1 * !MODIN3_0
        );
        Output = MODIN2_0 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \RC_Ch1_Timer:TimerUDB:trig_reg\ ,
        cs_addr_0 => \RC_Ch1_Timer:TimerUDB:per_zero\ ,
        f0_load => \RC_Ch1_Timer:TimerUDB:capt_fifo_load\ ,
        z0_comb => \RC_Ch1_Timer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \RC_Ch1_Timer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \RC_Ch1_Timer:TimerUDB:status_2\ ,
        chain_in => \RC_Ch1_Timer:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\

statusicell: Name =\RC_Ch1_Timer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \RC_Ch1_Timer:TimerUDB:status_3\ ,
        status_2 => \RC_Ch1_Timer:TimerUDB:status_2\ ,
        status_1 => \RC_Ch1_Timer:TimerUDB:capt_int_temp\ ,
        status_0 => \RC_Ch1_Timer:TimerUDB:status_tc\ ,
        interrupt => Net_1162 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
datapathcell: Name =\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \RC_Ch3_Timer:TimerUDB:trig_reg\ ,
        cs_addr_0 => \RC_Ch3_Timer:TimerUDB:per_zero\ ,
        f0_load => \RC_Ch3_Timer:TimerUDB:capt_fifo_load\ ,
        z0_comb => \RC_Ch3_Timer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \RC_Ch3_Timer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \RC_Ch3_Timer:TimerUDB:status_2\ ,
        chain_in => \RC_Ch3_Timer:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\RC_Ch3_Timer:TimerUDB:trig_reg\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RC_Ch3_Timer:TimerUDB:control_7\ * 
              \RC_Ch3_Timer:TimerUDB:control_4\ * 
              \RC_Ch3_Timer:TimerUDB:trig_rise_detected\
        );
        Output = \RC_Ch3_Timer:TimerUDB:trig_reg\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\RC_Ch3_Timer:TimerUDB:trig_rise_detected\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \RC_Ch3_Timer:TimerUDB:control_7\ * 
              \RC_Ch3_Timer:TimerUDB:control_4\ * Net_1195 * 
              !\RC_Ch3_Timer:TimerUDB:capture_last\
            + \RC_Ch3_Timer:TimerUDB:control_7\ * 
              \RC_Ch3_Timer:TimerUDB:control_4\ * 
              \RC_Ch3_Timer:TimerUDB:trig_rise_detected\
        );
        Output = \RC_Ch3_Timer:TimerUDB:trig_rise_detected\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\RC_Ch3_Timer:TimerUDB:capt_fifo_load\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RC_Ch3_Timer:TimerUDB:control_7\ * 
              \RC_Ch3_Timer:TimerUDB:control_4\ * !Net_1195 * 
              \RC_Ch3_Timer:TimerUDB:capture_last\ * 
              \RC_Ch3_Timer:TimerUDB:trig_rise_detected\
        );
        Output = \RC_Ch3_Timer:TimerUDB:capt_fifo_load\ (fanout=6)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=3]:     MacroCell: Name=\RC_Ch3_Timer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RC_Ch3_Timer:TimerUDB:control_7\ * 
              \RC_Ch3_Timer:TimerUDB:control_4\ * 
              \RC_Ch3_Timer:TimerUDB:per_zero\ * 
              \RC_Ch3_Timer:TimerUDB:trig_rise_detected\
        );
        Output = \RC_Ch3_Timer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=3, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\RC_Ch3_Timer:TimerUDB:trig_fall_detected\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \RC_Ch3_Timer:TimerUDB:control_7\ * 
              \RC_Ch3_Timer:TimerUDB:control_4\ * !Net_1195 * 
              \RC_Ch3_Timer:TimerUDB:capture_last\
            + \RC_Ch3_Timer:TimerUDB:control_7\ * 
              \RC_Ch3_Timer:TimerUDB:control_4\ * 
              \RC_Ch3_Timer:TimerUDB:trig_fall_detected\
        );
        Output = \RC_Ch3_Timer:TimerUDB:trig_fall_detected\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\RC_Ch3_Timer:TimerUDB:capture_last\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1195
        );
        Output = \RC_Ch3_Timer:TimerUDB:capture_last\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\RC_Ch3_Timer:TimerUDB:int_capt_count_0\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\RC_Ch3_Timer:TimerUDB:control_1\ * 
              !\RC_Ch3_Timer:TimerUDB:control_0\ * 
              !\RC_Ch3_Timer:TimerUDB:int_capt_count_1\ * 
              !\RC_Ch3_Timer:TimerUDB:int_capt_count_0\
            + \RC_Ch3_Timer:TimerUDB:control_1\ * 
              !\RC_Ch3_Timer:TimerUDB:control_0\ * 
              \RC_Ch3_Timer:TimerUDB:int_capt_count_1\ * 
              !\RC_Ch3_Timer:TimerUDB:int_capt_count_0\
            + !\RC_Ch3_Timer:TimerUDB:capt_fifo_load\
        );
        Output = \RC_Ch3_Timer:TimerUDB:int_capt_count_0\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \RC_Ch3_Timer:TimerUDB:trig_reg\ ,
        cs_addr_0 => \RC_Ch3_Timer:TimerUDB:per_zero\ ,
        f0_load => \RC_Ch3_Timer:TimerUDB:capt_fifo_load\ ,
        chain_in => \RC_Ch3_Timer:TimerUDB:sT24:timerdp:carry0\ ,
        chain_out => \RC_Ch3_Timer:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\
    Next in chain : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\

statusicell: Name =\RC_Ch3_Timer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \RC_Ch3_Timer:TimerUDB:status_3\ ,
        status_2 => \RC_Ch3_Timer:TimerUDB:status_2\ ,
        status_1 => \RC_Ch3_Timer:TimerUDB:capt_int_temp\ ,
        status_0 => \RC_Ch3_Timer:TimerUDB:status_tc\ ,
        interrupt => Net_1193 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \RC_Ch3_Timer:TimerUDB:control_7\ ,
        control_6 => \RC_Ch3_Timer:TimerUDB:control_6\ ,
        control_5 => \RC_Ch3_Timer:TimerUDB:control_5\ ,
        control_4 => \RC_Ch3_Timer:TimerUDB:control_4\ ,
        control_3 => \RC_Ch3_Timer:TimerUDB:control_3\ ,
        control_2 => \RC_Ch3_Timer:TimerUDB:control_2\ ,
        control_1 => \RC_Ch3_Timer:TimerUDB:control_1\ ,
        control_0 => \RC_Ch3_Timer:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=2, #inputs=5, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=MODIN8_1, Mode=(T-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \RC_Ch4_Timer:TimerUDB:capt_fifo_load\ * MODIN8_1 * MODIN8_0
            + \RC_Ch4_Timer:TimerUDB:capt_fifo_load\ * MODIN8_1 * MODIN9_1 * 
              !MODIN9_0
            + \RC_Ch4_Timer:TimerUDB:capt_fifo_load\ * MODIN8_0 * MODIN9_1
            + \RC_Ch4_Timer:TimerUDB:capt_fifo_load\ * MODIN8_0 * !MODIN9_0
        );
        Output = MODIN8_1 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\RC_Ch4_Timer:TimerUDB:capt_int_temp\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \RC_Ch4_Timer:TimerUDB:capt_fifo_load\ * !MODIN8_1 * !MODIN8_0 * 
              !MODIN9_1 * !MODIN9_0
            + \RC_Ch4_Timer:TimerUDB:capt_fifo_load\ * !MODIN8_1 * MODIN8_0 * 
              !MODIN9_1 * MODIN9_0
            + \RC_Ch4_Timer:TimerUDB:capt_fifo_load\ * MODIN8_1 * !MODIN8_0 * 
              MODIN9_1 * !MODIN9_0
            + \RC_Ch4_Timer:TimerUDB:capt_fifo_load\ * MODIN8_1 * MODIN8_0 * 
              MODIN9_1 * MODIN9_0
        );
        Output = \RC_Ch4_Timer:TimerUDB:capt_int_temp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=2, #inputs=5, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\RC_Ch3_Timer:TimerUDB:int_capt_count_1\, Mode=(T-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \RC_Ch3_Timer:TimerUDB:control_1\ * 
              !\RC_Ch3_Timer:TimerUDB:control_0\ * 
              \RC_Ch3_Timer:TimerUDB:capt_fifo_load\ * 
              \RC_Ch3_Timer:TimerUDB:int_capt_count_1\
            + \RC_Ch3_Timer:TimerUDB:control_1\ * 
              \RC_Ch3_Timer:TimerUDB:capt_fifo_load\ * 
              \RC_Ch3_Timer:TimerUDB:int_capt_count_0\
            + !\RC_Ch3_Timer:TimerUDB:control_0\ * 
              \RC_Ch3_Timer:TimerUDB:capt_fifo_load\ * 
              \RC_Ch3_Timer:TimerUDB:int_capt_count_0\
            + \RC_Ch3_Timer:TimerUDB:capt_fifo_load\ * 
              \RC_Ch3_Timer:TimerUDB:int_capt_count_1\ * 
              \RC_Ch3_Timer:TimerUDB:int_capt_count_0\
        );
        Output = \RC_Ch3_Timer:TimerUDB:int_capt_count_1\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\RC_Ch3_Timer:TimerUDB:capt_int_temp\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\RC_Ch3_Timer:TimerUDB:control_1\ * 
              !\RC_Ch3_Timer:TimerUDB:control_0\ * 
              \RC_Ch3_Timer:TimerUDB:capt_fifo_load\ * 
              !\RC_Ch3_Timer:TimerUDB:int_capt_count_1\ * 
              !\RC_Ch3_Timer:TimerUDB:int_capt_count_0\
            + !\RC_Ch3_Timer:TimerUDB:control_1\ * 
              \RC_Ch3_Timer:TimerUDB:control_0\ * 
              \RC_Ch3_Timer:TimerUDB:capt_fifo_load\ * 
              !\RC_Ch3_Timer:TimerUDB:int_capt_count_1\ * 
              \RC_Ch3_Timer:TimerUDB:int_capt_count_0\
            + \RC_Ch3_Timer:TimerUDB:control_1\ * 
              !\RC_Ch3_Timer:TimerUDB:control_0\ * 
              \RC_Ch3_Timer:TimerUDB:capt_fifo_load\ * 
              \RC_Ch3_Timer:TimerUDB:int_capt_count_1\ * 
              !\RC_Ch3_Timer:TimerUDB:int_capt_count_0\
            + \RC_Ch3_Timer:TimerUDB:control_1\ * 
              \RC_Ch3_Timer:TimerUDB:control_0\ * 
              \RC_Ch3_Timer:TimerUDB:capt_fifo_load\ * 
              \RC_Ch3_Timer:TimerUDB:int_capt_count_1\ * 
              \RC_Ch3_Timer:TimerUDB:int_capt_count_0\
        );
        Output = \RC_Ch3_Timer:TimerUDB:capt_int_temp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \RC_Ch4_Timer:TimerUDB:trig_reg\ ,
        cs_addr_0 => \RC_Ch4_Timer:TimerUDB:per_zero\ ,
        f0_load => \RC_Ch4_Timer:TimerUDB:capt_fifo_load\ ,
        z0_comb => \RC_Ch4_Timer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \RC_Ch4_Timer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \RC_Ch4_Timer:TimerUDB:status_2\ ,
        chain_in => \RC_Ch4_Timer:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\

statusicell: Name =\RC_Ch4_Timer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \RC_Ch4_Timer:TimerUDB:status_3\ ,
        status_2 => \RC_Ch4_Timer:TimerUDB:status_2\ ,
        status_1 => \RC_Ch4_Timer:TimerUDB:capt_int_temp\ ,
        status_0 => \RC_Ch4_Timer:TimerUDB:status_tc\ ,
        interrupt => Net_1186 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\RC_Ch4_Timer:TimerUDB:trig_reg\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RC_Ch4_Timer:TimerUDB:control_7\ * 
              \RC_Ch4_Timer:TimerUDB:control_4\ * 
              \RC_Ch4_Timer:TimerUDB:trig_rise_detected\
        );
        Output = \RC_Ch4_Timer:TimerUDB:trig_reg\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\RC_Ch4_Timer:TimerUDB:trig_rise_detected\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \RC_Ch4_Timer:TimerUDB:control_7\ * 
              \RC_Ch4_Timer:TimerUDB:control_4\ * Net_1188 * 
              !\RC_Ch4_Timer:TimerUDB:capture_last\
            + \RC_Ch4_Timer:TimerUDB:control_7\ * 
              \RC_Ch4_Timer:TimerUDB:control_4\ * 
              \RC_Ch4_Timer:TimerUDB:trig_rise_detected\
        );
        Output = \RC_Ch4_Timer:TimerUDB:trig_rise_detected\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\RC_Ch4_Timer:TimerUDB:capt_fifo_load\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RC_Ch4_Timer:TimerUDB:control_7\ * 
              \RC_Ch4_Timer:TimerUDB:control_4\ * !Net_1188 * 
              \RC_Ch4_Timer:TimerUDB:capture_last\ * 
              \RC_Ch4_Timer:TimerUDB:trig_rise_detected\
        );
        Output = \RC_Ch4_Timer:TimerUDB:capt_fifo_load\ (fanout=6)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=3]:     MacroCell: Name=\RC_Ch4_Timer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RC_Ch4_Timer:TimerUDB:control_7\ * 
              \RC_Ch4_Timer:TimerUDB:control_4\ * 
              \RC_Ch4_Timer:TimerUDB:per_zero\ * 
              \RC_Ch4_Timer:TimerUDB:trig_rise_detected\
        );
        Output = \RC_Ch4_Timer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,5)][LB=1] #macrocells=2, #inputs=10, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\RC_Ch4_Timer:TimerUDB:trig_fall_detected\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \RC_Ch4_Timer:TimerUDB:control_7\ * 
              \RC_Ch4_Timer:TimerUDB:control_4\ * !Net_1188 * 
              \RC_Ch4_Timer:TimerUDB:capture_last\
            + \RC_Ch4_Timer:TimerUDB:control_7\ * 
              \RC_Ch4_Timer:TimerUDB:control_4\ * 
              \RC_Ch4_Timer:TimerUDB:trig_fall_detected\
        );
        Output = \RC_Ch4_Timer:TimerUDB:trig_fall_detected\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=MODIN8_0, Mode=(T-Register) @ [UDB=(3,5)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\RC_Ch4_Timer:TimerUDB:capt_fifo_load\
            + !MODIN8_1 * !MODIN8_0 * !MODIN9_1 * !MODIN9_0
            + MODIN8_1 * !MODIN8_0 * MODIN9_1 * !MODIN9_0
        );
        Output = MODIN8_0 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \RC_Ch4_Timer:TimerUDB:trig_reg\ ,
        cs_addr_0 => \RC_Ch4_Timer:TimerUDB:per_zero\ ,
        f0_load => \RC_Ch4_Timer:TimerUDB:capt_fifo_load\ ,
        chain_in => \RC_Ch4_Timer:TimerUDB:sT24:timerdp:carry0\ ,
        chain_out => \RC_Ch4_Timer:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\
    Next in chain : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\

controlcell: Name =\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \RC_Ch4_Timer:TimerUDB:control_7\ ,
        control_6 => \RC_Ch4_Timer:TimerUDB:control_6\ ,
        control_5 => \RC_Ch4_Timer:TimerUDB:control_5\ ,
        control_4 => \RC_Ch4_Timer:TimerUDB:control_4\ ,
        control_3 => \RC_Ch4_Timer:TimerUDB:control_3\ ,
        control_2 => \RC_Ch4_Timer:TimerUDB:control_2\ ,
        control_1 => MODIN9_1 ,
        control_0 => MODIN9_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =Clock_Millis_Interrupt
        PORT MAP (
            interrupt => Net_1143_local );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =RC_Ch1_Timer_Interrupt
        PORT MAP (
            interrupt => Net_1162 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =RC_Ch2_Timer_Interrupt
        PORT MAP (
            interrupt => Net_1152 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =RC_Ch3_Timer_Interrupt
        PORT MAP (
            interrupt => Net_1193 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =RC_Ch4_Timer_Interrupt
        PORT MAP (
            interrupt => Net_1186 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ep_int_1\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(6)] 
    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ep_int_2\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(7)] 
    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ep_int_3\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_1010\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(21)] 
    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => Net_323 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_1889\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_1876\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ep_int_0\ );
        Properties:
        {
            int_type = "10"
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = RC_Ch1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RC_Ch1(0)__PA ,
        fb => Net_1164 ,
        pad => RC_Ch1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = RC_Ch2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RC_Ch2(0)__PA ,
        fb => Net_1049 ,
        pad => RC_Ch2(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = RC_Ch3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RC_Ch3(0)__PA ,
        fb => Net_1195 ,
        pad => RC_Ch3(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = RC_Ch4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RC_Ch4(0)__PA ,
        fb => Net_1188 ,
        pad => RC_Ch4(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=6]: 
Pin : Name = Motor_A_Output_In2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Motor_A_Output_In2(0)__PA ,
        input => Net_156 ,
        pad => Motor_A_Output_In2(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Motor_A_Output_In1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Motor_A_Output_In1(0)__PA ,
        input => Net_140 ,
        pad => Motor_A_Output_In1(0)_PAD );
    Properties:
    {
    }

Port 2 is empty
Port 3 is empty
Port 12 is empty
Port 15 generates interrupt for logical port:
    logicalport: Name =\USBUART:Dp\
        PORT MAP (
            in_clock_en => one ,
            in_reset => zero ,
            out_clock_en => one ,
            out_reset => zero ,
            interrupt => \USBUART:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "beca5e2d-f70f-4900-a4db-7eca1ed3126e/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=6]: 
Pin : Name = \USBUART:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_PLUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dp(0)\__PA ,
        analog_term => \USBUART:Net_1000\ ,
        pad => \USBUART:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USBUART:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dm(0)\__PA ,
        analog_term => \USBUART:Net_597\ ,
        pad => \USBUART:Dm(0)_PAD\ );
    Properties:
    {
    }

CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_48 ,
            dclk_0 => Net_48_local ,
            dclk_glb_1 => Net_1143 ,
            dclk_1 => Net_1143_local );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\USBUART:USB\
        PORT MAP (
            dp => \USBUART:Net_1000\ ,
            dm => \USBUART:Net_597\ ,
            sof_int => Net_323 ,
            arb_int => \USBUART:Net_1889\ ,
            usb_int => \USBUART:Net_1876\ ,
            ept_int_8 => \USBUART:ep_int_8\ ,
            ept_int_7 => \USBUART:ep_int_7\ ,
            ept_int_6 => \USBUART:ep_int_6\ ,
            ept_int_5 => \USBUART:ep_int_5\ ,
            ept_int_4 => \USBUART:ep_int_4\ ,
            ept_int_3 => \USBUART:ep_int_3\ ,
            ept_int_2 => \USBUART:ep_int_2\ ,
            ept_int_1 => \USBUART:ep_int_1\ ,
            ept_int_0 => \USBUART:ep_int_0\ ,
            ord_int => \USBUART:Net_95\ ,
            dma_req_7 => \USBUART:dma_request_7\ ,
            dma_req_6 => \USBUART:dma_request_6\ ,
            dma_req_5 => \USBUART:dma_request_5\ ,
            dma_req_4 => \USBUART:dma_request_4\ ,
            dma_req_3 => \USBUART:dma_request_3\ ,
            dma_req_2 => \USBUART:dma_request_2\ ,
            dma_req_1 => \USBUART:dma_request_1\ ,
            dma_req_0 => \USBUART:dma_request_0\ ,
            dma_termin => \USBUART:dma_terminate\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: empty
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR ADC group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                       | 
Port | Pin | Fixed |      Type |       Drive Mode |                  Name | Connections
-----+-----+-------+-----------+------------------+-----------------------+---------------------------
   0 |   0 |     * |      NONE |    RES_PULL_DOWN |             RC_Ch1(0) | FB(Net_1164)
     |   1 |     * |      NONE |    RES_PULL_DOWN |             RC_Ch2(0) | FB(Net_1049)
     |   2 |     * |      NONE |    RES_PULL_DOWN |             RC_Ch3(0) | FB(Net_1195)
     |   3 |     * |      NONE |    RES_PULL_DOWN |             RC_Ch4(0) | FB(Net_1188)
-----+-----+-------+-----------+------------------+-----------------------+---------------------------
   1 |   6 |     * |      NONE |         CMOS_OUT | Motor_A_Output_In2(0) | In(Net_156)
     |   7 |     * |      NONE |         CMOS_OUT | Motor_A_Output_In1(0) | In(Net_140)
-----+-----+-------+-----------+------------------+-----------------------+---------------------------
  15 |   6 |       |   FALLING |      HI_Z_ANALOG |       \USBUART:Dp(0)\ | Analog(\USBUART:Net_1000\)
     |   7 |       |      NONE |      HI_Z_ANALOG |       \USBUART:Dm(0)\ | Analog(\USBUART:Net_597\)
------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.001ms
Digital Placement phase: Elapsed time ==> 0s.946ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.987ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.109ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.024ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Ball_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.264ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.117ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 2s.822ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 2s.844ms
API generation phase: Elapsed time ==> 1s.316ms
Dependency generation phase: Elapsed time ==> 0s.006ms
Cleanup phase: Elapsed time ==> 0s.000ms
