[root]
type=Root
children=system
eventq_index=0
full_system=false
sim_quantum=0
time_sync_enable=false
time_sync_period=100000000000
time_sync_spin_threshold=100000000

[system]
type=System
children=caches clk_domain cpu0 cpu1 dvfs_handler mem_ctrl redirect_paths0 redirect_paths1 redirect_paths2 workload
cache_line_size=64
eventq_index=0
exit_on_work_items=false
init_param=0
m5ops_base=0
mem_mode=timing
mem_ranges=0:536870912
memories=system.mem_ctrl.dram
mmap_using_noreserve=false
multi_thread=false
num_work_ids=16
readfile=
redirect_paths=system.redirect_paths0 system.redirect_paths1 system.redirect_paths2
shadow_rom_ranges=
shared_backstore=
symbolfile=
thermal_components=
thermal_model=Null
work_begin_ckpt_count=0
work_begin_cpu_id_exit=-1
work_begin_exit_count=0
work_cpus_ckpt_count=0
work_end_ckpt_count=0
work_end_exit_count=0
work_item_id=-1
workload=system.workload
system_port=system.caches.sys_port_proxy.in_ports[0]

[system.caches]
type=RubySystem
children=controllers0 controllers1 controllers2 network power_state sequencers0 sequencers1 sys_port_proxy
access_backing_store=false
all_instructions=false
block_size_bytes=64
clk_domain=system.clk_domain
eventq_index=0
hot_lines=false
memory_size_bits=64
num_of_sequencers=2
number_of_virtual_networks=3
phys_mem=Null
power_model=
power_state=system.caches.power_state
randomization=false
system=system

[system.caches.controllers0]
type=L1Cache_Controller
children=cacheMemory forwardFromDir mandatoryQueue power_state requestToDir responseFromDirOrSibling responseToDirOrSibling
addr_ranges=0:18446744073709551615
buffer_size=0
cacheMemory=system.caches.controllers0.cacheMemory
clk_domain=system.clk_domain
cluster_id=0
downstream_destinations=
eventq_index=0
forwardFromDir=system.caches.controllers0.forwardFromDir
mandatoryQueue=system.caches.controllers0.mandatoryQueue
mandatory_queue_latency=1
number_of_TBEs=256
power_model=
power_state=system.caches.controllers0.power_state
recycle_latency=10
requestToDir=system.caches.controllers0.requestToDir
responseFromDirOrSibling=system.caches.controllers0.responseFromDirOrSibling
responseToDirOrSibling=system.caches.controllers0.responseToDirOrSibling
ruby_system=system.caches
send_evictions=true
sequencer=system.caches.sequencers0
system=system
transitions_per_cycle=32
version=0

[system.caches.controllers0.cacheMemory]
type=RubyCache
children=replacement_policy
assoc=8
block_size=0
dataAccessLatency=1
dataArrayBanks=1
eventq_index=0
is_icache=false
replacement_policy=system.caches.controllers0.cacheMemory.replacement_policy
resourceStalls=false
ruby_system=system.caches
size=16384
start_index_bit=6
tagAccessLatency=1
tagArrayBanks=1

[system.caches.controllers0.cacheMemory.replacement_policy]
type=TreePLRURP
eventq_index=0
num_leaves=8

[system.caches.controllers0.forwardFromDir]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=true
randomization=ruby_system
in_port=system.caches.network.out_port[0]

[system.caches.controllers0.mandatoryQueue]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=false
randomization=ruby_system

[system.caches.controllers0.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.caches.controllers0.requestToDir]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=true
randomization=ruby_system
out_port=system.caches.network.in_port[0]

[system.caches.controllers0.responseFromDirOrSibling]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=true
randomization=ruby_system
in_port=system.caches.network.out_port[1]

[system.caches.controllers0.responseToDirOrSibling]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=true
randomization=ruby_system
out_port=system.caches.network.in_port[1]

[system.caches.controllers1]
type=L1Cache_Controller
children=cacheMemory forwardFromDir mandatoryQueue power_state requestToDir responseFromDirOrSibling responseToDirOrSibling
addr_ranges=0:18446744073709551615
buffer_size=0
cacheMemory=system.caches.controllers1.cacheMemory
clk_domain=system.clk_domain
cluster_id=0
downstream_destinations=
eventq_index=0
forwardFromDir=system.caches.controllers1.forwardFromDir
mandatoryQueue=system.caches.controllers1.mandatoryQueue
mandatory_queue_latency=1
number_of_TBEs=256
power_model=
power_state=system.caches.controllers1.power_state
recycle_latency=10
requestToDir=system.caches.controllers1.requestToDir
responseFromDirOrSibling=system.caches.controllers1.responseFromDirOrSibling
responseToDirOrSibling=system.caches.controllers1.responseToDirOrSibling
ruby_system=system.caches
send_evictions=true
sequencer=system.caches.sequencers1
system=system
transitions_per_cycle=32
version=1

[system.caches.controllers1.cacheMemory]
type=RubyCache
children=replacement_policy
assoc=8
block_size=0
dataAccessLatency=1
dataArrayBanks=1
eventq_index=0
is_icache=false
replacement_policy=system.caches.controllers1.cacheMemory.replacement_policy
resourceStalls=false
ruby_system=system.caches
size=16384
start_index_bit=6
tagAccessLatency=1
tagArrayBanks=1

[system.caches.controllers1.cacheMemory.replacement_policy]
type=TreePLRURP
eventq_index=0
num_leaves=8

[system.caches.controllers1.forwardFromDir]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=true
randomization=ruby_system
in_port=system.caches.network.out_port[2]

[system.caches.controllers1.mandatoryQueue]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=false
randomization=ruby_system

[system.caches.controllers1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.caches.controllers1.requestToDir]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=true
randomization=ruby_system
out_port=system.caches.network.in_port[2]

[system.caches.controllers1.responseFromDirOrSibling]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=true
randomization=ruby_system
in_port=system.caches.network.out_port[3]

[system.caches.controllers1.responseToDirOrSibling]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=true
randomization=ruby_system
out_port=system.caches.network.in_port[3]

[system.caches.controllers2]
type=Directory_Controller
children=directory forwardToCache power_state requestFromCache requestToMemory responseFromCache responseFromMemory responseToCache
addr_ranges=0:536870912
buffer_size=0
clk_domain=system.clk_domain
cluster_id=0
directory=system.caches.controllers2.directory
downstream_destinations=
eventq_index=0
forwardToCache=system.caches.controllers2.forwardToCache
mandatory_queue_latency=1
number_of_TBEs=256
power_model=
power_state=system.caches.controllers2.power_state
recycle_latency=10
requestFromCache=system.caches.controllers2.requestFromCache
requestToMemory=system.caches.controllers2.requestToMemory
responseFromCache=system.caches.controllers2.responseFromCache
responseFromMemory=system.caches.controllers2.responseFromMemory
responseToCache=system.caches.controllers2.responseToCache
ruby_system=system.caches
system=system
toMemLatency=1
transitions_per_cycle=32
version=0
memory_out_port=system.mem_ctrl.port

[system.caches.controllers2.directory]
type=RubyDirectoryMemory
addr_ranges=0:536870912
eventq_index=0

[system.caches.controllers2.forwardToCache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=true
randomization=ruby_system
out_port=system.caches.network.in_port[5]

[system.caches.controllers2.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.caches.controllers2.requestFromCache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=true
randomization=ruby_system
in_port=system.caches.network.out_port[4]

[system.caches.controllers2.requestToMemory]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=false
randomization=ruby_system

[system.caches.controllers2.responseFromCache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=true
randomization=ruby_system
in_port=system.caches.network.out_port[5]

[system.caches.controllers2.responseFromMemory]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=false
randomization=ruby_system

[system.caches.controllers2.responseToCache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=true
randomization=ruby_system
out_port=system.caches.network.in_port[4]

[system.caches.network]
type=SimpleNetwork
children=ext_links0 ext_links1 ext_links2 int_link_buffers00 int_link_buffers01 int_link_buffers02 int_link_buffers03 int_link_buffers04 int_link_buffers05 int_link_buffers06 int_link_buffers07 int_link_buffers08 int_link_buffers09 int_link_buffers10 int_link_buffers11 int_link_buffers12 int_link_buffers13 int_link_buffers14 int_link_buffers15 int_link_buffers16 int_link_buffers17 int_link_buffers18 int_link_buffers19 int_link_buffers20 int_link_buffers21 int_link_buffers22 int_link_buffers23 int_link_buffers24 int_link_buffers25 int_link_buffers26 int_link_buffers27 int_link_buffers28 int_link_buffers29 int_link_buffers30 int_link_buffers31 int_link_buffers32 int_link_buffers33 int_link_buffers34 int_link_buffers35 int_links0 int_links1 int_links2 int_links3 int_links4 int_links5 power_state routers0 routers1 routers2
adaptive_routing=false
buffer_size=0
clk_domain=system.clk_domain
control_msg_size=8
data_msg_size=64
endpoint_bandwidth=1000
eventq_index=0
ext_links=system.caches.network.ext_links0 system.caches.network.ext_links1 system.caches.network.ext_links2
int_link_buffers=system.caches.network.int_link_buffers00 system.caches.network.int_link_buffers01 system.caches.network.int_link_buffers02 system.caches.network.int_link_buffers03 system.caches.network.int_link_buffers04 system.caches.network.int_link_buffers05 system.caches.network.int_link_buffers06 system.caches.network.int_link_buffers07 system.caches.network.int_link_buffers08 system.caches.network.int_link_buffers09 system.caches.network.int_link_buffers10 system.caches.network.int_link_buffers11 system.caches.network.int_link_buffers12 system.caches.network.int_link_buffers13 system.caches.network.int_link_buffers14 system.caches.network.int_link_buffers15 system.caches.network.int_link_buffers16 system.caches.network.int_link_buffers17 system.caches.network.int_link_buffers18 system.caches.network.int_link_buffers19 system.caches.network.int_link_buffers20 system.caches.network.int_link_buffers21 system.caches.network.int_link_buffers22 system.caches.network.int_link_buffers23 system.caches.network.int_link_buffers24 system.caches.network.int_link_buffers25 system.caches.network.int_link_buffers26 system.caches.network.int_link_buffers27 system.caches.network.int_link_buffers28 system.caches.network.int_link_buffers29 system.caches.network.int_link_buffers30 system.caches.network.int_link_buffers31 system.caches.network.int_link_buffers32 system.caches.network.int_link_buffers33 system.caches.network.int_link_buffers34 system.caches.network.int_link_buffers35
int_links=system.caches.network.int_links0 system.caches.network.int_links1 system.caches.network.int_links2 system.caches.network.int_links3 system.caches.network.int_links4 system.caches.network.int_links5
netifs=
number_of_virtual_networks=3
power_model=
power_state=system.caches.network.power_state
routers=system.caches.network.routers0 system.caches.network.routers1 system.caches.network.routers2
ruby_system=system.caches
topology=Not Specified
in_port=system.caches.controllers0.requestToDir.out_port system.caches.controllers0.responseToDirOrSibling.out_port system.caches.controllers1.requestToDir.out_port system.caches.controllers1.responseToDirOrSibling.out_port system.caches.controllers2.responseToCache.out_port system.caches.controllers2.forwardToCache.out_port
out_port=system.caches.controllers0.forwardFromDir.in_port system.caches.controllers0.responseFromDirOrSibling.in_port system.caches.controllers1.forwardFromDir.in_port system.caches.controllers1.responseFromDirOrSibling.in_port system.caches.controllers2.requestFromCache.in_port system.caches.controllers2.responseFromCache.in_port

[system.caches.network.ext_links0]
type=SimpleExtLink
bandwidth_factor=16
eventq_index=0
ext_node=system.caches.controllers0
int_node=system.caches.network.routers0
latency=1
link_id=0
supported_vnets=
weight=1

[system.caches.network.ext_links1]
type=SimpleExtLink
bandwidth_factor=16
eventq_index=0
ext_node=system.caches.controllers1
int_node=system.caches.network.routers1
latency=1
link_id=1
supported_vnets=
weight=1

[system.caches.network.ext_links2]
type=SimpleExtLink
bandwidth_factor=16
eventq_index=0
ext_node=system.caches.controllers2
int_node=system.caches.network.routers2
latency=1
link_id=2
supported_vnets=
weight=1

[system.caches.network.int_link_buffers00]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=true
randomization=ruby_system

[system.caches.network.int_link_buffers01]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=true
randomization=ruby_system

[system.caches.network.int_link_buffers02]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=true
randomization=ruby_system

[system.caches.network.int_link_buffers03]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=true
randomization=ruby_system

[system.caches.network.int_link_buffers04]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=true
randomization=ruby_system

[system.caches.network.int_link_buffers05]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=true
randomization=ruby_system

[system.caches.network.int_link_buffers06]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=true
randomization=ruby_system

[system.caches.network.int_link_buffers07]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=true
randomization=ruby_system

[system.caches.network.int_link_buffers08]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=true
randomization=ruby_system

[system.caches.network.int_link_buffers09]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=true
randomization=ruby_system

[system.caches.network.int_link_buffers10]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=true
randomization=ruby_system

[system.caches.network.int_link_buffers11]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=true
randomization=ruby_system

[system.caches.network.int_link_buffers12]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=true
randomization=ruby_system

[system.caches.network.int_link_buffers13]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=true
randomization=ruby_system

[system.caches.network.int_link_buffers14]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=true
randomization=ruby_system

[system.caches.network.int_link_buffers15]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=true
randomization=ruby_system

[system.caches.network.int_link_buffers16]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=true
randomization=ruby_system

[system.caches.network.int_link_buffers17]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=true
randomization=ruby_system

[system.caches.network.int_link_buffers18]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=true
randomization=ruby_system

[system.caches.network.int_link_buffers19]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=true
randomization=ruby_system

[system.caches.network.int_link_buffers20]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=true
randomization=ruby_system

[system.caches.network.int_link_buffers21]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=true
randomization=ruby_system

[system.caches.network.int_link_buffers22]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=true
randomization=ruby_system

[system.caches.network.int_link_buffers23]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=true
randomization=ruby_system

[system.caches.network.int_link_buffers24]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=true
randomization=ruby_system

[system.caches.network.int_link_buffers25]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=true
randomization=ruby_system

[system.caches.network.int_link_buffers26]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=true
randomization=ruby_system

[system.caches.network.int_link_buffers27]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=true
randomization=ruby_system

[system.caches.network.int_link_buffers28]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=true
randomization=ruby_system

[system.caches.network.int_link_buffers29]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=true
randomization=ruby_system

[system.caches.network.int_link_buffers30]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=true
randomization=ruby_system

[system.caches.network.int_link_buffers31]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=true
randomization=ruby_system

[system.caches.network.int_link_buffers32]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=true
randomization=ruby_system

[system.caches.network.int_link_buffers33]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=true
randomization=ruby_system

[system.caches.network.int_link_buffers34]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=true
randomization=ruby_system

[system.caches.network.int_link_buffers35]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=true
randomization=ruby_system

[system.caches.network.int_links0]
type=SimpleIntLink
bandwidth_factor=16
dst_inport=
dst_node=system.caches.network.routers1
eventq_index=0
latency=1
link_id=1
src_node=system.caches.network.routers0
src_outport=
supported_vnets=
weight=1

[system.caches.network.int_links1]
type=SimpleIntLink
bandwidth_factor=16
dst_inport=
dst_node=system.caches.network.routers2
eventq_index=0
latency=1
link_id=2
src_node=system.caches.network.routers0
src_outport=
supported_vnets=
weight=1

[system.caches.network.int_links2]
type=SimpleIntLink
bandwidth_factor=16
dst_inport=
dst_node=system.caches.network.routers0
eventq_index=0
latency=1
link_id=3
src_node=system.caches.network.routers1
src_outport=
supported_vnets=
weight=1

[system.caches.network.int_links3]
type=SimpleIntLink
bandwidth_factor=16
dst_inport=
dst_node=system.caches.network.routers2
eventq_index=0
latency=1
link_id=4
src_node=system.caches.network.routers1
src_outport=
supported_vnets=
weight=1

[system.caches.network.int_links4]
type=SimpleIntLink
bandwidth_factor=16
dst_inport=
dst_node=system.caches.network.routers0
eventq_index=0
latency=1
link_id=5
src_node=system.caches.network.routers2
src_outport=
supported_vnets=
weight=1

[system.caches.network.int_links5]
type=SimpleIntLink
bandwidth_factor=16
dst_inport=
dst_node=system.caches.network.routers1
eventq_index=0
latency=1
link_id=6
src_node=system.caches.network.routers2
src_outport=
supported_vnets=
weight=1

[system.caches.network.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.caches.network.routers0]
type=Switch
children=port_buffers00 port_buffers01 port_buffers02 port_buffers03 port_buffers04 port_buffers05 port_buffers06 port_buffers07 port_buffers08 port_buffers09 port_buffers10 port_buffers11 port_buffers12 port_buffers13 port_buffers14 power_state
clk_domain=system.clk_domain
eventq_index=0
latency=1
port_buffers=system.caches.network.routers0.port_buffers00 system.caches.network.routers0.port_buffers01 system.caches.network.routers0.port_buffers02 system.caches.network.routers0.port_buffers03 system.caches.network.routers0.port_buffers04 system.caches.network.routers0.port_buffers05 system.caches.network.routers0.port_buffers06 system.caches.network.routers0.port_buffers07 system.caches.network.routers0.port_buffers08 system.caches.network.routers0.port_buffers09 system.caches.network.routers0.port_buffers10 system.caches.network.routers0.port_buffers11 system.caches.network.routers0.port_buffers12 system.caches.network.routers0.port_buffers13 system.caches.network.routers0.port_buffers14
power_model=
power_state=system.caches.network.routers0.power_state
router_id=0
virt_nets=3

[system.caches.network.routers0.port_buffers00]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=true
randomization=ruby_system

[system.caches.network.routers0.port_buffers01]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=true
randomization=ruby_system

[system.caches.network.routers0.port_buffers02]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=true
randomization=ruby_system

[system.caches.network.routers0.port_buffers03]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=true
randomization=ruby_system

[system.caches.network.routers0.port_buffers04]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=true
randomization=ruby_system

[system.caches.network.routers0.port_buffers05]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=true
randomization=ruby_system

[system.caches.network.routers0.port_buffers06]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=true
randomization=ruby_system

[system.caches.network.routers0.port_buffers07]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=true
randomization=ruby_system

[system.caches.network.routers0.port_buffers08]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=true
randomization=ruby_system

[system.caches.network.routers0.port_buffers09]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=true
randomization=ruby_system

[system.caches.network.routers0.port_buffers10]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=true
randomization=ruby_system

[system.caches.network.routers0.port_buffers11]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=true
randomization=ruby_system

[system.caches.network.routers0.port_buffers12]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=true
randomization=ruby_system

[system.caches.network.routers0.port_buffers13]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=true
randomization=ruby_system

[system.caches.network.routers0.port_buffers14]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=true
randomization=ruby_system

[system.caches.network.routers0.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.caches.network.routers1]
type=Switch
children=port_buffers00 port_buffers01 port_buffers02 port_buffers03 port_buffers04 port_buffers05 port_buffers06 port_buffers07 port_buffers08 port_buffers09 port_buffers10 port_buffers11 port_buffers12 port_buffers13 port_buffers14 power_state
clk_domain=system.clk_domain
eventq_index=0
latency=1
port_buffers=system.caches.network.routers1.port_buffers00 system.caches.network.routers1.port_buffers01 system.caches.network.routers1.port_buffers02 system.caches.network.routers1.port_buffers03 system.caches.network.routers1.port_buffers04 system.caches.network.routers1.port_buffers05 system.caches.network.routers1.port_buffers06 system.caches.network.routers1.port_buffers07 system.caches.network.routers1.port_buffers08 system.caches.network.routers1.port_buffers09 system.caches.network.routers1.port_buffers10 system.caches.network.routers1.port_buffers11 system.caches.network.routers1.port_buffers12 system.caches.network.routers1.port_buffers13 system.caches.network.routers1.port_buffers14
power_model=
power_state=system.caches.network.routers1.power_state
router_id=1
virt_nets=3

[system.caches.network.routers1.port_buffers00]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=true
randomization=ruby_system

[system.caches.network.routers1.port_buffers01]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=true
randomization=ruby_system

[system.caches.network.routers1.port_buffers02]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=true
randomization=ruby_system

[system.caches.network.routers1.port_buffers03]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=true
randomization=ruby_system

[system.caches.network.routers1.port_buffers04]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=true
randomization=ruby_system

[system.caches.network.routers1.port_buffers05]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=true
randomization=ruby_system

[system.caches.network.routers1.port_buffers06]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=true
randomization=ruby_system

[system.caches.network.routers1.port_buffers07]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=true
randomization=ruby_system

[system.caches.network.routers1.port_buffers08]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=true
randomization=ruby_system

[system.caches.network.routers1.port_buffers09]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=true
randomization=ruby_system

[system.caches.network.routers1.port_buffers10]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=true
randomization=ruby_system

[system.caches.network.routers1.port_buffers11]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=true
randomization=ruby_system

[system.caches.network.routers1.port_buffers12]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=true
randomization=ruby_system

[system.caches.network.routers1.port_buffers13]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=true
randomization=ruby_system

[system.caches.network.routers1.port_buffers14]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=true
randomization=ruby_system

[system.caches.network.routers1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.caches.network.routers2]
type=Switch
children=port_buffers00 port_buffers01 port_buffers02 port_buffers03 port_buffers04 port_buffers05 port_buffers06 port_buffers07 port_buffers08 port_buffers09 port_buffers10 port_buffers11 port_buffers12 port_buffers13 port_buffers14 power_state
clk_domain=system.clk_domain
eventq_index=0
latency=1
port_buffers=system.caches.network.routers2.port_buffers00 system.caches.network.routers2.port_buffers01 system.caches.network.routers2.port_buffers02 system.caches.network.routers2.port_buffers03 system.caches.network.routers2.port_buffers04 system.caches.network.routers2.port_buffers05 system.caches.network.routers2.port_buffers06 system.caches.network.routers2.port_buffers07 system.caches.network.routers2.port_buffers08 system.caches.network.routers2.port_buffers09 system.caches.network.routers2.port_buffers10 system.caches.network.routers2.port_buffers11 system.caches.network.routers2.port_buffers12 system.caches.network.routers2.port_buffers13 system.caches.network.routers2.port_buffers14
power_model=
power_state=system.caches.network.routers2.power_state
router_id=2
virt_nets=3

[system.caches.network.routers2.port_buffers00]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=true
randomization=ruby_system

[system.caches.network.routers2.port_buffers01]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=true
randomization=ruby_system

[system.caches.network.routers2.port_buffers02]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=true
randomization=ruby_system

[system.caches.network.routers2.port_buffers03]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=true
randomization=ruby_system

[system.caches.network.routers2.port_buffers04]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=true
randomization=ruby_system

[system.caches.network.routers2.port_buffers05]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=true
randomization=ruby_system

[system.caches.network.routers2.port_buffers06]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=true
randomization=ruby_system

[system.caches.network.routers2.port_buffers07]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=true
randomization=ruby_system

[system.caches.network.routers2.port_buffers08]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=true
randomization=ruby_system

[system.caches.network.routers2.port_buffers09]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=true
randomization=ruby_system

[system.caches.network.routers2.port_buffers10]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=true
randomization=ruby_system

[system.caches.network.routers2.port_buffers11]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=true
randomization=ruby_system

[system.caches.network.routers2.port_buffers12]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=true
randomization=ruby_system

[system.caches.network.routers2.port_buffers13]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=true
randomization=ruby_system

[system.caches.network.routers2.port_buffers14]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
ordered=true
randomization=ruby_system

[system.caches.network.routers2.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.caches.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.caches.sequencers0]
type=RubySequencer
children=power_state
clk_domain=system.clk_domain
coreid=99
dcache=system.caches.controllers0.cacheMemory
deadlock_threshold=500000
eventq_index=0
garnet_standalone=false
is_cpu_sequencer=true
max_outstanding_requests=16
no_retry_on_stall=false
power_model=
power_state=system.caches.sequencers0.power_state
ruby_system=system.caches
support_data_reqs=true
support_inst_reqs=true
system=system
using_ruby_tester=false
version=0
in_ports=system.cpu0.icache_port system.cpu0.dcache_port system.cpu0.mmu.itb_walker.port system.cpu0.mmu.dtb_walker.port system.cpu0.mmu.stage2_itb_walker.port system.cpu0.mmu.stage2_dtb_walker.port
interrupt_out_port=

[system.caches.sequencers0.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.caches.sequencers1]
type=RubySequencer
children=power_state
clk_domain=system.clk_domain
coreid=99
dcache=system.caches.controllers1.cacheMemory
deadlock_threshold=500000
eventq_index=0
garnet_standalone=false
is_cpu_sequencer=true
max_outstanding_requests=16
no_retry_on_stall=false
power_model=
power_state=system.caches.sequencers1.power_state
ruby_system=system.caches
support_data_reqs=true
support_inst_reqs=true
system=system
using_ruby_tester=false
version=1
in_ports=system.cpu1.icache_port system.cpu1.dcache_port system.cpu1.mmu.itb_walker.port system.cpu1.mmu.dtb_walker.port system.cpu1.mmu.stage2_itb_walker.port system.cpu1.mmu.stage2_dtb_walker.port
interrupt_out_port=

[system.caches.sequencers1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.caches.sys_port_proxy]
type=RubyPortProxy
children=power_state
clk_domain=system.clk_domain
eventq_index=0
is_cpu_sequencer=true
no_retry_on_stall=false
power_model=
power_state=system.caches.sys_port_proxy.power_state
ruby_system=system.caches
support_data_reqs=true
support_inst_reqs=true
system=system
using_ruby_tester=false
version=0
in_ports=system.system_port

[system.caches.sys_port_proxy.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.clk_domain]
type=SrcClockDomain
children=voltage_domain
clock=1000
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.clk_domain.voltage_domain

[system.clk_domain.voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

[system.cpu0]
type=TimingSimpleCPU
children=decoder interrupts isa mmu power_state tracer workload
branchPred=Null
checker=Null
clk_domain=system.clk_domain
cpu_id=-1
decoder=system.cpu0.decoder
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=system.cpu0.interrupts
isa=system.cpu0.isa
max_insts_all_threads=0
max_insts_any_thread=0
mmu=system.cpu0.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=system.cpu0.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu0.tracer
workload=system.cpu0.workload
dcache_port=system.caches.sequencers0.in_ports[1]
icache_port=system.caches.sequencers0.in_ports[0]

[system.cpu0.decoder]
type=ArmDecoder
eventq_index=0
isa=system.cpu0.isa

[system.cpu0.interrupts]
type=ArmInterrupts
eventq_index=0

[system.cpu0.isa]
type=ArmISA
children=release_se
decoderFlavor=Generic
eventq_index=0
fpsid=1090793632
id_aa64afr0_el1=0
id_aa64afr1_el1=0
id_aa64dfr0_el1=15790086
id_aa64dfr1_el1=0
id_aa64isar0_el1=268435456
id_aa64isar1_el1=16846864
id_aa64mmfr0_el1=15728642
id_aa64mmfr1_el1=1052704
id_aa64mmfr2_el1=65552
id_isar0=34607377
id_isar1=34677009
id_isar2=555950401
id_isar3=17899825
id_isar4=268501314
id_isar5=285212672
id_isar6=1
id_mmfr0=270536963
id_mmfr1=0
id_mmfr2=19070976
id_mmfr3=34611729
id_mmfr4=0
impdef_nop=false
midr=0
pmu=Null
release_se=system.cpu0.isa.release_se
sve_vl_se=1
system=system

[system.cpu0.isa.release_se]
type=ArmRelease
eventq_index=0
extensions=CRYPTO FEAT_LSE FEAT_RDM FEAT_SVE FEAT_FCMA FEAT_JSCVT FEAT_PAuth TME

[system.cpu0.mmu]
type=ArmMMU
children=dtb dtb_walker itb itb_walker l2_shared stage2_dtb stage2_dtb_walker stage2_itb stage2_itb_walker
dtb=system.cpu0.mmu.dtb
dtb_walker=system.cpu0.mmu.dtb_walker
eventq_index=0
itb=system.cpu0.mmu.itb
itb_walker=system.cpu0.mmu.itb_walker
release_se=system.cpu0.isa.release_se
stage2_dtb=system.cpu0.mmu.stage2_dtb
stage2_dtb_walker=system.cpu0.mmu.stage2_dtb_walker
stage2_itb=system.cpu0.mmu.stage2_itb
stage2_itb_walker=system.cpu0.mmu.stage2_itb_walker
sys=system

[system.cpu0.mmu.dtb]
type=ArmTLB
entry_type=data
eventq_index=0
is_stage2=false
next_level=system.cpu0.mmu.l2_shared
partial_levels=
size=64
sys=system

[system.cpu0.mmu.dtb_walker]
type=ArmTableWalker
children=power_state
clk_domain=system.clk_domain
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
power_model=
power_state=system.cpu0.mmu.dtb_walker.power_state
sys=system
port=system.caches.sequencers0.in_ports[3]

[system.cpu0.mmu.dtb_walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu0.mmu.itb]
type=ArmTLB
entry_type=instruction
eventq_index=0
is_stage2=false
next_level=system.cpu0.mmu.l2_shared
partial_levels=
size=64
sys=system

[system.cpu0.mmu.itb_walker]
type=ArmTableWalker
children=power_state
clk_domain=system.clk_domain
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
power_model=
power_state=system.cpu0.mmu.itb_walker.power_state
sys=system
port=system.caches.sequencers0.in_ports[2]

[system.cpu0.mmu.itb_walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu0.mmu.l2_shared]
type=ArmTLB
entry_type=unified
eventq_index=0
is_stage2=false
next_level=Null
partial_levels=L2
size=1280
sys=system

[system.cpu0.mmu.stage2_dtb]
type=ArmTLB
entry_type=data
eventq_index=0
is_stage2=true
next_level=Null
partial_levels=
size=32
sys=system

[system.cpu0.mmu.stage2_dtb_walker]
type=ArmTableWalker
children=power_state
clk_domain=system.clk_domain
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
power_model=
power_state=system.cpu0.mmu.stage2_dtb_walker.power_state
sys=system
port=system.caches.sequencers0.in_ports[5]

[system.cpu0.mmu.stage2_dtb_walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu0.mmu.stage2_itb]
type=ArmTLB
entry_type=instruction
eventq_index=0
is_stage2=true
next_level=Null
partial_levels=
size=32
sys=system

[system.cpu0.mmu.stage2_itb_walker]
type=ArmTableWalker
children=power_state
clk_domain=system.clk_domain
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
power_model=
power_state=system.cpu0.mmu.stage2_itb_walker.power_state
sys=system
port=system.caches.sequencers0.in_ports[4]

[system.cpu0.mmu.stage2_itb_walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu0.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[system.cpu0.tracer]
type=ExeTracer
eventq_index=0

[system.cpu0.workload]
type=Process
cmd=/chalmers/users/bodong/EDA284/EDA284Lab/gem5/configs/simple_ruby/../../configs/simple_ruby/bins/threads
cwd=/chalmers/users/bodong/EDA284/EDA284Lab/gem5
drivers=
egid=100
env=
errout=cerr
euid=100
eventq_index=0
executable=
gid=100
input=cin
kvmInSE=false
maxStackSize=67108864
output=cout
pgid=100
pid=100
ppid=0
release=5.1.0
simpoint=0
system=system
uid=100
useArchPT=false

[system.cpu1]
type=TimingSimpleCPU
children=decoder interrupts isa mmu power_state tracer
branchPred=Null
checker=Null
clk_domain=system.clk_domain
cpu_id=-1
decoder=system.cpu1.decoder
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=system.cpu1.interrupts
isa=system.cpu1.isa
max_insts_all_threads=0
max_insts_any_thread=0
mmu=system.cpu1.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=system.cpu1.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu1.tracer
workload=system.cpu0.workload
dcache_port=system.caches.sequencers1.in_ports[1]
icache_port=system.caches.sequencers1.in_ports[0]

[system.cpu1.decoder]
type=ArmDecoder
eventq_index=0
isa=system.cpu1.isa

[system.cpu1.interrupts]
type=ArmInterrupts
eventq_index=0

[system.cpu1.isa]
type=ArmISA
children=release_se
decoderFlavor=Generic
eventq_index=0
fpsid=1090793632
id_aa64afr0_el1=0
id_aa64afr1_el1=0
id_aa64dfr0_el1=15790086
id_aa64dfr1_el1=0
id_aa64isar0_el1=268435456
id_aa64isar1_el1=16846864
id_aa64mmfr0_el1=15728642
id_aa64mmfr1_el1=1052704
id_aa64mmfr2_el1=65552
id_isar0=34607377
id_isar1=34677009
id_isar2=555950401
id_isar3=17899825
id_isar4=268501314
id_isar5=285212672
id_isar6=1
id_mmfr0=270536963
id_mmfr1=0
id_mmfr2=19070976
id_mmfr3=34611729
id_mmfr4=0
impdef_nop=false
midr=0
pmu=Null
release_se=system.cpu1.isa.release_se
sve_vl_se=1
system=system

[system.cpu1.isa.release_se]
type=ArmRelease
eventq_index=0
extensions=CRYPTO FEAT_LSE FEAT_RDM FEAT_SVE FEAT_FCMA FEAT_JSCVT FEAT_PAuth TME

[system.cpu1.mmu]
type=ArmMMU
children=dtb dtb_walker itb itb_walker l2_shared stage2_dtb stage2_dtb_walker stage2_itb stage2_itb_walker
dtb=system.cpu1.mmu.dtb
dtb_walker=system.cpu1.mmu.dtb_walker
eventq_index=0
itb=system.cpu1.mmu.itb
itb_walker=system.cpu1.mmu.itb_walker
release_se=system.cpu1.isa.release_se
stage2_dtb=system.cpu1.mmu.stage2_dtb
stage2_dtb_walker=system.cpu1.mmu.stage2_dtb_walker
stage2_itb=system.cpu1.mmu.stage2_itb
stage2_itb_walker=system.cpu1.mmu.stage2_itb_walker
sys=system

[system.cpu1.mmu.dtb]
type=ArmTLB
entry_type=data
eventq_index=0
is_stage2=false
next_level=system.cpu1.mmu.l2_shared
partial_levels=
size=64
sys=system

[system.cpu1.mmu.dtb_walker]
type=ArmTableWalker
children=power_state
clk_domain=system.clk_domain
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
power_model=
power_state=system.cpu1.mmu.dtb_walker.power_state
sys=system
port=system.caches.sequencers1.in_ports[3]

[system.cpu1.mmu.dtb_walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu1.mmu.itb]
type=ArmTLB
entry_type=instruction
eventq_index=0
is_stage2=false
next_level=system.cpu1.mmu.l2_shared
partial_levels=
size=64
sys=system

[system.cpu1.mmu.itb_walker]
type=ArmTableWalker
children=power_state
clk_domain=system.clk_domain
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
power_model=
power_state=system.cpu1.mmu.itb_walker.power_state
sys=system
port=system.caches.sequencers1.in_ports[2]

[system.cpu1.mmu.itb_walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu1.mmu.l2_shared]
type=ArmTLB
entry_type=unified
eventq_index=0
is_stage2=false
next_level=Null
partial_levels=L2
size=1280
sys=system

[system.cpu1.mmu.stage2_dtb]
type=ArmTLB
entry_type=data
eventq_index=0
is_stage2=true
next_level=Null
partial_levels=
size=32
sys=system

[system.cpu1.mmu.stage2_dtb_walker]
type=ArmTableWalker
children=power_state
clk_domain=system.clk_domain
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
power_model=
power_state=system.cpu1.mmu.stage2_dtb_walker.power_state
sys=system
port=system.caches.sequencers1.in_ports[5]

[system.cpu1.mmu.stage2_dtb_walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu1.mmu.stage2_itb]
type=ArmTLB
entry_type=instruction
eventq_index=0
is_stage2=true
next_level=Null
partial_levels=
size=32
sys=system

[system.cpu1.mmu.stage2_itb_walker]
type=ArmTableWalker
children=power_state
clk_domain=system.clk_domain
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
power_model=
power_state=system.cpu1.mmu.stage2_itb_walker.power_state
sys=system
port=system.caches.sequencers1.in_ports[4]

[system.cpu1.mmu.stage2_itb_walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[system.cpu1.tracer]
type=ExeTracer
eventq_index=0

[system.dvfs_handler]
type=DVFSHandler
domains=
enable=false
eventq_index=0
sys_clk_domain=system.clk_domain
transition_latency=100000000

[system.mem_ctrl]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
dram=system.mem_ctrl.dram
eventq_index=0
mem_sched_policy=frfcfs
min_writes_per_switch=16
nvm=Null
power_model=
power_state=system.mem_ctrl.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.caches.controllers2.memory_out_port

[system.mem_ctrl.dram]
type=DRAMInterface
children=power_state
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.23500000000000001
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=4
addr_mapping=RoRaBaCoCh
bank_groups_per_rank=0
banks_per_rank=8
beats_per_clock=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=8
device_rowbuffer_size=1024
device_size=536870912
devices_per_rank=8
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
null=false
page_policy=open_adaptive
power_model=
power_state=system.mem_ctrl.dram.power_state
range=0:536870912
ranks_per_channel=2
read_buffer_size=32
tAAD=1250
tBURST=5000
tBURST_MAX=5000
tBURST_MIN=5000
tCCD_L=0
tCCD_L_WR=0
tCK=1250
tCL=13750
tCS=2500
tPPD=0
tRAS=35000
tRCD=13750
tREFI=7800000
tRFC=260000
tRP=13750
tRRD=6000
tRRD_L=0
tRTP=7500
tRTW=2500
tWR=15000
tWTR=7500
tWTR_L=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.mem_ctrl.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.mem_ctrl.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.redirect_paths0]
type=RedirectPath
app_path=/proc
eventq_index=0
host_paths=../PerfOutput//fs/proc

[system.redirect_paths1]
type=RedirectPath
app_path=/sys
eventq_index=0
host_paths=../PerfOutput//fs/sys

[system.redirect_paths2]
type=RedirectPath
app_path=/tmp
eventq_index=0
host_paths=../PerfOutput//fs/tmp

[system.workload]
type=ArmEmuLinux
eventq_index=0
wait_for_remote_gdb=false

