{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701121471351 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701121471353 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 27 18:44:30 2023 " "Processing started: Mon Nov 27 18:44:30 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701121471353 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701121471353 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off trab_03 -c trab_03 " "Command: quartus_map --read_settings_files=on --write_settings_files=off trab_03 -c trab_03" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701121471363 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701121473047 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701121473047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trab_03.sv 1 1 " "Found 1 design units, including 1 entities, in source file trab_03.sv" { { "Info" "ISGN_ENTITY_NAME" "1 trab_03 " "Found entity 1: trab_03" {  } { { "trab_03.sv" "" { Text "C:/Users/Cliente/Documents/Git/EC6-PVLSI-SystemVerilog/trab_03/trab_03.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701121501993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701121501993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synchronizer.sv 1 1 " "Found 1 design units, including 1 entities, in source file synchronizer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 synchronizer " "Found entity 1: synchronizer" {  } { { "synchronizer.sv" "" { Text "C:/Users/Cliente/Documents/Git/EC6-PVLSI-SystemVerilog/trab_03/synchronizer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701121502031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701121502031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file led_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 led_control " "Found entity 1: led_control" {  } { { "led_control.sv" "" { Text "C:/Users/Cliente/Documents/Git/EC6-PVLSI-SystemVerilog/trab_03/led_control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701121502061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701121502061 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DATA data ir.sv(63) " "Verilog HDL Declaration information at ir.sv(63): object \"DATA\" differs only in case from object \"data\" in the same scope" {  } { { "ir.sv" "" { Text "C:/Users/Cliente/Documents/Git/EC6-PVLSI-SystemVerilog/trab_03/ir.sv" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701121502114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.sv 1 1 " "Found 1 design units, including 1 entities, in source file ir.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ir " "Found entity 1: ir" {  } { { "ir.sv" "" { Text "C:/Users/Cliente/Documents/Git/EC6-PVLSI-SystemVerilog/trab_03/ir.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701121502116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701121502116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.sv 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.sv" "" { Text "C:/Users/Cliente/Documents/Git/EC6-PVLSI-SystemVerilog/trab_03/debouncer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701121502122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701121502122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buzzer_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file buzzer_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 buzzer_control " "Found entity 1: buzzer_control" {  } { { "buzzer_control.sv" "" { Text "C:/Users/Cliente/Documents/Git/EC6-PVLSI-SystemVerilog/trab_03/buzzer_control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701121502126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701121502126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buzzer.sv 1 1 " "Found 1 design units, including 1 entities, in source file buzzer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 buzzer " "Found entity 1: buzzer" {  } { { "buzzer.sv" "" { Text "C:/Users/Cliente/Documents/Git/EC6-PVLSI-SystemVerilog/trab_03/buzzer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701121502130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701121502130 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "trab_03 " "Elaborating entity \"trab_03\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701121502384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchronizer synchronizer:sync_btn_inc " "Elaborating entity \"synchronizer\" for hierarchy \"synchronizer:sync_btn_inc\"" {  } { { "trab_03.sv" "sync_btn_inc" { Text "C:/Users/Cliente/Documents/Git/EC6-PVLSI-SystemVerilog/trab_03/trab_03.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701121502464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:deb_inc " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:deb_inc\"" {  } { { "trab_03.sv" "deb_inc" { Text "C:/Users/Cliente/Documents/Git/EC6-PVLSI-SystemVerilog/trab_03/trab_03.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701121502484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir ir:ir_n " "Elaborating entity \"ir\" for hierarchy \"ir:ir_n\"" {  } { { "trab_03.sv" "ir_n" { Text "C:/Users/Cliente/Documents/Git/EC6-PVLSI-SystemVerilog/trab_03/trab_03.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701121502506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_control led_control:ledControl " "Elaborating entity \"led_control\" for hierarchy \"led_control:ledControl\"" {  } { { "trab_03.sv" "ledControl" { Text "C:/Users/Cliente/Documents/Git/EC6-PVLSI-SystemVerilog/trab_03/trab_03.sv" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701121502512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buzzer_control buzzer_control:buzzerControl " "Elaborating entity \"buzzer_control\" for hierarchy \"buzzer_control:buzzerControl\"" {  } { { "trab_03.sv" "buzzerControl" { Text "C:/Users/Cliente/Documents/Git/EC6-PVLSI-SystemVerilog/trab_03/trab_03.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701121502520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buzzer buzzer:buz " "Elaborating entity \"buzzer\" for hierarchy \"buzzer:buz\"" {  } { { "trab_03.sv" "buz" { Text "C:/Users/Cliente/Documents/Git/EC6-PVLSI-SystemVerilog/trab_03/trab_03.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701121502672 ""}
{ "Warning" "WSGN_SEARCH_FILE" "display_control.sv 1 1 " "Using design file display_control.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 display_control " "Found entity 1: display_control" {  } { { "display_control.sv" "" { Text "C:/Users/Cliente/Documents/Git/EC6-PVLSI-SystemVerilog/trab_03/display_control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701121502733 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701121502733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_control display_control:display " "Elaborating entity \"display_control\" for hierarchy \"display_control:display\"" {  } { { "trab_03.sv" "display" { Text "C:/Users/Cliente/Documents/Git/EC6-PVLSI-SystemVerilog/trab_03/trab_03.sv" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701121502734 ""}
{ "Warning" "WSGN_SEARCH_FILE" "display_mux.sv 1 1 " "Using design file display_mux.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 display_mux " "Found entity 1: display_mux" {  } { { "display_mux.sv" "" { Text "C:/Users/Cliente/Documents/Git/EC6-PVLSI-SystemVerilog/trab_03/display_mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701121502797 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701121502797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_mux display_control:display\|display_mux:mux " "Elaborating entity \"display_mux\" for hierarchy \"display_control:display\|display_mux:mux\"" {  } { { "display_control.sv" "mux" { Text "C:/Users/Cliente/Documents/Git/EC6-PVLSI-SystemVerilog/trab_03/display_control.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701121502798 ""}
{ "Warning" "WSGN_SEARCH_FILE" "display_decoder.sv 1 1 " "Using design file display_decoder.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 display_decoder " "Found entity 1: display_decoder" {  } { { "display_decoder.sv" "" { Text "C:/Users/Cliente/Documents/Git/EC6-PVLSI-SystemVerilog/trab_03/display_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701121502878 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701121502878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_decoder display_control:display\|display_decoder:uni_decoder " "Elaborating entity \"display_decoder\" for hierarchy \"display_control:display\|display_decoder:uni_decoder\"" {  } { { "display_control.sv" "uni_decoder" { Text "C:/Users/Cliente/Documents/Git/EC6-PVLSI-SystemVerilog/trab_03/display_control.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701121502879 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "buzzer_control.sv" "" { Text "C:/Users/Cliente/Documents/Git/EC6-PVLSI-SystemVerilog/trab_03/buzzer_control.sv" 19 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1701121505765 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1701121505765 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701121506362 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Cliente/Documents/Git/EC6-PVLSI-SystemVerilog/trab_03/output_files/trab_03.map.smsg " "Generated suppressed messages file C:/Users/Cliente/Documents/Git/EC6-PVLSI-SystemVerilog/trab_03/output_files/trab_03.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701121508683 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701121509557 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701121509557 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "427 " "Implemented 427 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701121510924 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701121510924 ""} { "Info" "ICUT_CUT_TM_LCELLS" "404 " "Implemented 404 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701121510924 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701121510924 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701121510951 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 27 18:45:10 2023 " "Processing ended: Mon Nov 27 18:45:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701121510951 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701121510951 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701121510951 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701121510951 ""}
