{:input (genetic.crossover/dumb-crossover 2128105865 (genetic.mutation/change-constant-value 1494995738 (genetic.mutation/change-names-remove-clause 920358216 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))) (genetic.mutation/change-constant-value 993910413 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(wire0_15_16_17, \\wire1_15_16_:missing , wire2_24, wire3_50, \\wire:missing_edge , \\wire28_:missing_37 , wire29_45, wire30_44);\n  wire \\:missing_edge ;\n  input wire0_15_16_17;\n  wire wire0_15_16_17;\n  wire wire10_20;\n  wire wire10_21;\n  wire wire10_40;\n  wire wire10_41;\n  wire \\wire10_42_:missing_47 ;\n  wire wire10_49;\n  wire wire10_50;\n  wire \\wire10_:missing_17 ;\n  wire \\wire10_:missing_37_38 ;\n  wire \\wire10_:missing_38 ;\n  wire wire11_22;\n  wire wire12_25;\n  wire wire13_19;\n  wire \\wire13_:missing ;\n  wire \\wire14_:missing ;\n  wire \\wire18_19_:missing_20 ;\n  wire \\wire18_19_:missing_21 ;\n  input \\wire1_15_16_:missing ;\n  wire \\wire1_15_16_:missing ;\n  wire wire22;\n  wire wire24_50;\n  wire wire25_50;\n  wire wire26;\n  input \\wire28_:missing_37 ;\n  wire \\wire28_:missing_37 ;\n  output wire29_45;\n  wire wire29_45;\n  output wire2_24;\n  wire wire2_24;\n  output wire30_44;\n  wire wire30_44;\n  wire \\wire31_:missing_48 ;\n  wire wire33_37;\n  wire \\wire33_:missing ;\n  wire \\wire34_:missing ;\n  wire wire35_43;\n  wire wire35_46;\n  wire wire36_39;\n  output wire3_50;\n  wire wire3_50;\n  wire wire42;\n  wire wire45_50;\n  wire wire46_51;\n  wire wire49;\n  wire \\wire5_:missing_26 ;\n  wire \\wire6_:missing_27 ;\n  wire wire8_16;\n  wire \\wire8_:missing ;\n  wire wire9_17;\n  wire \\wire:missing_31 ;\n  wire \\wire:missing_38 ;\n  wire \\wire:missing_39_1 ;\n  wire \\wire:missing_39_41 ;\n  wire \\wire:missing_40_43 ;\n  wire \\wire:missing_40_50 ;\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire8_:missing  = 2'h1 >> wire8_16;\n  assign wire9_17 = 4'h8 >> { \\wire10_:missing_17 , wire0_15_16_17 };\n  assign \\wire:missing_edge  = 4'h4 >> { \\wire18_19_:missing_21 , \\wire18_19_:missing_20  };\n  assign wire13_19 = 4'h8 >> { \\wire18_19_:missing_21 , \\wire18_19_:missing_20  };\n  assign \\wire:missing_edge  = 2'h1 >> wire9_17;\n  assign \\wire:missing_edge  = 2'hx >> \\wire6_:missing_27 ;\n  assign \\wire33_:missing  = 2'h1 >> wire33_37;\n  assign \\wire34_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign wire35_43 = 2'h1 >> wire35_46;\n  assign \\wire:missing_edge  = 2'h1 >> wire36_39;\n  assign wire33_37 = 4'h8 >> { \\wire28_:missing_37 , \\wire10_:missing_37_38  };\n  assign \\wire:missing_38  = 4'h8 >> { \\wire10_:missing_38 , \\wire10_:missing_37_38  };\n  assign wire36_39 = 4'h8 >> { \\wire:missing_39_41 , \\wire:missing_39_1  };\n  assign \\wire:missing_40_50  = 4'h8 >> { \\wire:missing_40_43 , wire10_40 };\n  assign wire10_21 = 2'h1 >> wire10_50;\n  assign \\wire:missing_edge  = 2'hx >> \\wire31_:missing_48 ;\n  assign wire11_22 = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 2'h1 >> wire12_25;\n  assign \\wire13_:missing  = 2'h1 >> wire13_19;\n  assign \\wire14_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 4'h6 >> { \\wire1_15_16_:missing , wire0_15_16_17 };\n  assign wire8_16 = 4'h8 >> { \\wire1_15_16_:missing , wire0_15_16_17 };\n  assign \\wire5_:missing_26  = 1'h1;\n  assign \\wire6_:missing_27  = 1'h1;\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\wire:missing_31  = 1'h1;\n  assign \\wire:missing_edge  = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign wire46_51 = \\wire:missing_edge ;\n  assign wire3_50 = \\wire:missing_40_50 ;\n  assign wire49 = wire10_49;\n  assign \\wire:missing_edge  = \\wire10_42_:missing_47 ;\n  assign wire35_46 = wire46_51;\n  assign wire29_45 = wire45_50;\n  assign wire30_44 = \\wire:missing_edge ;\n  assign \\wire:missing_40_43  = wire35_43;\n  assign wire42 = \\wire10_42_:missing_47 ;\n  assign \\wire:missing_39_41  = wire10_41;\n  assign wire26 = \\wire5_:missing_26 ;\n  assign wire12_25 = wire25_50;\n  assign wire2_24 = wire24_50;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign wire22 = wire11_22;\n  assign \\wire18_19_:missing_21  = wire10_21;\n  assign \\wire18_19_:missing_20  = wire10_20;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/D839A374.v:3.1-109.10\" *)\nmodule postsynth(wire0_15_16_17, \\wire1_15_16_:missing , wire2_24, wire3_50, \\wire:missing_edge , \\wire28_:missing_37 , wire29_45, wire30_44);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D839A374.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D839A374.v:5.9-5.23\" *)\n  input wire0_15_16_17;\n  wire wire0_15_16_17;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D839A374.v:9.8-9.17\" *)\n  wire wire10_40;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D839A374.v:11.8-11.30\" *)\n  wire \\wire10_42_:missing_47 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D839A374.v:17.8-17.17\" *)\n  wire wire11_22;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D839A374.v:21.8-21.24\" *)\n  wire \\wire14_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D839A374.v:24.9-24.30\" *)\n  input \\wire1_15_16_:missing ;\n  wire \\wire1_15_16_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D839A374.v:26.8-26.14\" *)\n  wire wire22;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D839A374.v:27.8-27.17\" *)\n  wire wire24_50;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D839A374.v:29.8-29.14\" *)\n  wire wire26;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D839A374.v:30.9-30.28\" *)\n  input \\wire28_:missing_37 ;\n  wire \\wire28_:missing_37 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D839A374.v:32.10-32.19\" *)\n  output wire29_45;\n  wire wire29_45;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D839A374.v:34.10-34.18\" *)\n  output wire2_24;\n  wire wire2_24;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D839A374.v:36.10-36.19\" *)\n  output wire30_44;\n  wire wire30_44;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D839A374.v:41.8-41.24\" *)\n  wire \\wire34_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D839A374.v:42.8-42.17\" *)\n  wire wire35_43;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D839A374.v:43.8-43.17\" *)\n  wire wire35_46;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D839A374.v:45.10-45.18\" *)\n  output wire3_50;\n  wire wire3_50;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D839A374.v:47.8-47.14\" *)\n  wire wire42;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D839A374.v:48.8-48.17\" *)\n  wire wire45_50;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D839A374.v:49.8-49.17\" *)\n  wire wire46_51;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D839A374.v:51.8-51.26\" *)\n  wire \\wire5_:missing_26 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D839A374.v:52.8-52.26\" *)\n  wire \\wire6_:missing_27 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D839A374.v:56.8-56.24\" *)\n  wire \\wire:missing_31 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D839A374.v:60.8-60.27\" *)\n  wire \\wire:missing_40_43 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D839A374.v:61.8-61.27\" *)\n  wire \\wire:missing_40_50 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D839A374.v:62.10-62.28\" *)\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire10_40 = 1'hx;\n  assign \\wire10_42_:missing_47  = 1'h0;\n  assign wire11_22 = 1'h1;\n  assign \\wire14_:missing  = 1'h1;\n  assign wire22 = 1'h1;\n  assign wire24_50 = 1'hx;\n  assign wire26 = 1'h1;\n  assign wire29_45 = 1'hx;\n  assign wire2_24 = 1'hx;\n  assign wire30_44 = 1'h0;\n  assign \\wire34_:missing  = 1'h1;\n  assign wire35_43 = 1'h1;\n  assign wire35_46 = 1'h0;\n  assign wire3_50 = 1'hx;\n  assign wire42 = 1'h0;\n  assign wire45_50 = 1'hx;\n  assign wire46_51 = 1'h0;\n  assign \\wire5_:missing_26  = 1'h1;\n  assign \\wire6_:missing_27  = 1'h1;\n  assign \\wire:missing_31  = 1'h1;\n  assign \\wire:missing_40_43  = 1'h1;\n  assign \\wire:missing_40_50  = 1'hx;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY  3:03:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1oc5pfds] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1oc5pfds/src/top.v'.\nSBY  3:03:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1oc5pfds] Copy '/tmp/fuzzmount2DDF5D8C/D839A374.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1oc5pfds/src/D839A374.v'.\nSBY  3:03:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1oc5pfds] Copy '/tmp/fuzzmount2DDF5D8C/D839A374.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1oc5pfds/src/D839A374.post.v'.\nSBY  3:03:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1oc5pfds] engine_0: abc pdr\nSBY  3:03:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1oc5pfds] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1oc5pfds/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  3:03:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1oc5pfds] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/D839A374.v:79$52_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/D839A374.v:79$52.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  3:03:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1oc5pfds] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/D839A374.v:73$46_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/D839A374.v:73$46.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  3:03:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1oc5pfds] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/D839A374.v:81$54_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/D839A374.v:81$54.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  3:03:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1oc5pfds] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/D839A374.v:84$57_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/D839A374.v:84$57.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  3:03:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1oc5pfds] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/D839A374.v:68$41_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/D839A374.v:68$41.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  3:03:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1oc5pfds] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/D839A374.v:66$39_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/D839A374.v:66$39.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  3:03:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1oc5pfds] base: Warning: Wire presynth.\\wire2_24 is used but has no driver.\nSBY  3:03:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1oc5pfds] base: Warning: Wire presynth.\\wire29_45 is used but has no driver.\nSBY  3:03:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1oc5pfds] base: Warning: Wire presynth.\\wire10_40 is used but has no driver.\nSBY  3:04:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1oc5pfds] base: finished (returncode=0)\nSBY  3:04:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1oc5pfds] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1oc5pfds/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  3:04:01 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1oc5pfds] aig: Warning: Wire presynth.\\wire2_24 is used but has no driver.\nSBY  3:04:01 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1oc5pfds] aig: Warning: Wire presynth.\\wire29_45 is used but has no driver.\nSBY  3:04:01 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1oc5pfds] aig: Warning: Wire presynth.\\wire10_40 is used but has no driver.\nSBY  3:04:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1oc5pfds] aig: finished (returncode=0)\nSBY  3:04:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1oc5pfds] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1oc5pfds; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  3:04:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1oc5pfds] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  3:04:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1oc5pfds] engine_0: Warning: The network has no constraints.\nSBY  3:04:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1oc5pfds] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  3:04:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1oc5pfds] engine_0: finished (returncode=0)\nSBY  3:04:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1oc5pfds] engine_0: Status returned by engine: FAIL\nSBY  3:04:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1oc5pfds] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:04 (4)\nSBY  3:04:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1oc5pfds] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  3:04:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1oc5pfds] summary: engine_0 (abc pdr) returned FAIL\nSBY  3:04:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1oc5pfds] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1oc5pfds'.\nSBY  3:04:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1oc5pfds] DONE (FAIL, rc=2)\n", :err ""}}}