{"position": "Senior Application Engineer", "company": "Intel Corporation", "profiles": ["Summary Senior Application Engineer for PRC Mobile Enterprise Enabling Team in Software and Services Group at Intel. Responsible for Intel security and manageability technology enabling for PRC key ISVs.  \n1) Has many years software development and architecting experience including:  \n-- mobile software, MMI, protocol, etc. \n-- embedded security solution, \n-- and NFC.  \n2) Has more than 6 years team management experience.  \n3) Has more than 5 years project management experience. \n4) Has more than 3 years direct customer support experience. Summary Senior Application Engineer for PRC Mobile Enterprise Enabling Team in Software and Services Group at Intel. Responsible for Intel security and manageability technology enabling for PRC key ISVs.  \n1) Has many years software development and architecting experience including:  \n-- mobile software, MMI, protocol, etc. \n-- embedded security solution, \n-- and NFC.  \n2) Has more than 6 years team management experience.  \n3) Has more than 5 years project management experience. \n4) Has more than 3 years direct customer support experience. Senior Application Engineer for PRC Mobile Enterprise Enabling Team in Software and Services Group at Intel. Responsible for Intel security and manageability technology enabling for PRC key ISVs.  \n1) Has many years software development and architecting experience including:  \n-- mobile software, MMI, protocol, etc. \n-- embedded security solution, \n-- and NFC.  \n2) Has more than 6 years team management experience.  \n3) Has more than 5 years project management experience. \n4) Has more than 3 years direct customer support experience. Senior Application Engineer for PRC Mobile Enterprise Enabling Team in Software and Services Group at Intel. Responsible for Intel security and manageability technology enabling for PRC key ISVs.  \n1) Has many years software development and architecting experience including:  \n-- mobile software, MMI, protocol, etc. \n-- embedded security solution, \n-- and NFC.  \n2) Has more than 6 years team management experience.  \n3) Has more than 5 years project management experience. \n4) Has more than 3 years direct customer support experience. Experience Senior Application Engineer Intel Corporation June 2013  \u2013 Present (2 years 3 months) Shanghai City, China Software Application Engineer from Mobile Enabling Team, Developer Relations Division, Software and Service Group, Intel \n \nResponsibility: \n1) Port customer's enterprise software solution to Intel mobile platform and do performance optimization. \n2) Analyze customer's mobile enterprise product requirement, provide technical architecture proposal, enable Intel mobile enterprise security relevant technology. \n3) Study public mobile security relevant specification and new technology, provide presentation to internal team or customer, check technical feasibility for mobile security solution innovation. \n4) Check and support questions about Intel technology on open forum, like OpenSSL mail group, Intel Developer Zone, etc. \n \nProject Status: \n1) 2014/04 \nSupport 2014 IDF Shenzhen, provide technical session, SFTS004 - Enterprise Mobility Management: Enhanced Security and Manageability. \nhttps://intel.activeevents.com/sz14/connect/search.ww \n2) 2013/09 ~ Present \nSupport China Union Pay TEE project. Join main workgroup for standard documentation work. Build PoC. Software Customer Support Manager INSIDE Secure June 2012  \u2013  May 2013  (1 year) Shanghai City, China Responsibility: \n1) Support Chinese customers to integrate INSIDE NFC software solution. \n2) Support mobile platform suppliers to port NFC software stack to their platform solution reference design. \n3) Support customer to develop Android NFC innovative application. \n4) Support customer to understand and pass MNO certification process. \n5) Support marketing team to do NFC promotion in China, collect and analyze customer's requirement, provide technical evaluation report. \n \nProject Status: \n1) 2012/08 \nPort OpenNFC stack into Marvell platform reference design official release. \n2) 2012/11 \nPort OpenNFC stack into SpreadTrum platform reference design official release. \n3) 2012/12 \nPort OpenNFC stack into Leadcore platform reference design official release. \n4) 2012/11 ~ 2013/03 \nSupport Spreadtone NFC enabled Android phone project. Customer Project Manager Intel Corporation January 2011  \u2013  May 2012  (1 year 5 months) Shanghai City, China Responsibility: \n1) Follow Intel customer project development process. \n2) Establish the appropriate project organization and communication plan. \n3) Establish and regularly update the project plan based on customer's requirement, assign relevant work packages to team. \n4) Establish appropriate project reporting and information flow to management and the customer to ensure they are up to date on the projects status, initiate escalation when needed. \n5) Establish configuration management and documentation structure for project. \n6) Perform and regularly update the risk management on the project. \n7) Set up review meeting with stakeholder, secure management approval of project milestone. \n8) Support customer to solve platform technical issues, support customer to implement customization features, secure the project ramp up on schedule. \n \nProject Status: \n1) 2011/04 ~ 2012/05 \nSupport customer to successfully ramp up products on XMM1100/XMM2138/XMM2231/XMM6260 platform reference design.  \nSupport customer to build customized projects what include GSM/GPRS low cost feature phone, 3G feature phone, Android smartphone and M2M device.  \nAchieve about 1KK shipment totally. Security Software Manager TCL Communication Technology Holding Limited July 2004  \u2013  December 2010  (6 years 6 months) Shanghai City, China Responsibility: \n1) Evaluate mobile security solution from different mobile platform suppliers. \n2) Analyze mobile security requirement from MNO and customer. \n3) Make architecture design and detailed implementation for security function and relevant tools. \n4) Support project team and monitor the security relevant status for all products. \n5) Coordinate all security relevant activities with different internal departments. \n6) Manage security team, arrange workload and do performance review for each team member. \n7) Manage tool team. \n \nProject Status: \n1) 2007/10 ~ 2010/12 \nProject manager for phone software remote update system. \n2) 2006/07 ~ 2006/10 \nWork with MTK security team, implement security function in MTK platform according to MNO requirement. \n3) 2005/06 ~ 2005/08 \nTravel to France to support XT6 project, in charge of protocol stack security module porting job. \n4) 2004/07 ~ 2005/05 \nSupport E5 project, in charge of messaging function. Software Engineer Shanghai Ares Communications Tech., Co., Ltd. July 2002  \u2013  June 2004  (2 years) Shanghai City, China Responsibility: \n1) Solve mobile application and user interface bug. \n2) Study mobile international standard, support project team to implement relevant function. \n3) Study wireless protocol, especially in different kinds of process and decoding the primitive, support project team to solve protocol issues. \n4) Arrange training and study plan for other software engineers. \n5) Act as team leader for software component line team. \n \nProject Status: \n1) 2003/10 ~ 2003/11 \nTravel to India to support 5 models field test. \n2) 2003/09 \nLocal support CMCC Fujian customized Babytone project. \n3) 2002/11 ~ 2003/03 \nDevelop 4 mobile games in native C and Java. Senior Application Engineer Intel Corporation June 2013  \u2013 Present (2 years 3 months) Shanghai City, China Software Application Engineer from Mobile Enabling Team, Developer Relations Division, Software and Service Group, Intel \n \nResponsibility: \n1) Port customer's enterprise software solution to Intel mobile platform and do performance optimization. \n2) Analyze customer's mobile enterprise product requirement, provide technical architecture proposal, enable Intel mobile enterprise security relevant technology. \n3) Study public mobile security relevant specification and new technology, provide presentation to internal team or customer, check technical feasibility for mobile security solution innovation. \n4) Check and support questions about Intel technology on open forum, like OpenSSL mail group, Intel Developer Zone, etc. \n \nProject Status: \n1) 2014/04 \nSupport 2014 IDF Shenzhen, provide technical session, SFTS004 - Enterprise Mobility Management: Enhanced Security and Manageability. \nhttps://intel.activeevents.com/sz14/connect/search.ww \n2) 2013/09 ~ Present \nSupport China Union Pay TEE project. Join main workgroup for standard documentation work. Build PoC. Senior Application Engineer Intel Corporation June 2013  \u2013 Present (2 years 3 months) Shanghai City, China Software Application Engineer from Mobile Enabling Team, Developer Relations Division, Software and Service Group, Intel \n \nResponsibility: \n1) Port customer's enterprise software solution to Intel mobile platform and do performance optimization. \n2) Analyze customer's mobile enterprise product requirement, provide technical architecture proposal, enable Intel mobile enterprise security relevant technology. \n3) Study public mobile security relevant specification and new technology, provide presentation to internal team or customer, check technical feasibility for mobile security solution innovation. \n4) Check and support questions about Intel technology on open forum, like OpenSSL mail group, Intel Developer Zone, etc. \n \nProject Status: \n1) 2014/04 \nSupport 2014 IDF Shenzhen, provide technical session, SFTS004 - Enterprise Mobility Management: Enhanced Security and Manageability. \nhttps://intel.activeevents.com/sz14/connect/search.ww \n2) 2013/09 ~ Present \nSupport China Union Pay TEE project. Join main workgroup for standard documentation work. Build PoC. Software Customer Support Manager INSIDE Secure June 2012  \u2013  May 2013  (1 year) Shanghai City, China Responsibility: \n1) Support Chinese customers to integrate INSIDE NFC software solution. \n2) Support mobile platform suppliers to port NFC software stack to their platform solution reference design. \n3) Support customer to develop Android NFC innovative application. \n4) Support customer to understand and pass MNO certification process. \n5) Support marketing team to do NFC promotion in China, collect and analyze customer's requirement, provide technical evaluation report. \n \nProject Status: \n1) 2012/08 \nPort OpenNFC stack into Marvell platform reference design official release. \n2) 2012/11 \nPort OpenNFC stack into SpreadTrum platform reference design official release. \n3) 2012/12 \nPort OpenNFC stack into Leadcore platform reference design official release. \n4) 2012/11 ~ 2013/03 \nSupport Spreadtone NFC enabled Android phone project. Software Customer Support Manager INSIDE Secure June 2012  \u2013  May 2013  (1 year) Shanghai City, China Responsibility: \n1) Support Chinese customers to integrate INSIDE NFC software solution. \n2) Support mobile platform suppliers to port NFC software stack to their platform solution reference design. \n3) Support customer to develop Android NFC innovative application. \n4) Support customer to understand and pass MNO certification process. \n5) Support marketing team to do NFC promotion in China, collect and analyze customer's requirement, provide technical evaluation report. \n \nProject Status: \n1) 2012/08 \nPort OpenNFC stack into Marvell platform reference design official release. \n2) 2012/11 \nPort OpenNFC stack into SpreadTrum platform reference design official release. \n3) 2012/12 \nPort OpenNFC stack into Leadcore platform reference design official release. \n4) 2012/11 ~ 2013/03 \nSupport Spreadtone NFC enabled Android phone project. Customer Project Manager Intel Corporation January 2011  \u2013  May 2012  (1 year 5 months) Shanghai City, China Responsibility: \n1) Follow Intel customer project development process. \n2) Establish the appropriate project organization and communication plan. \n3) Establish and regularly update the project plan based on customer's requirement, assign relevant work packages to team. \n4) Establish appropriate project reporting and information flow to management and the customer to ensure they are up to date on the projects status, initiate escalation when needed. \n5) Establish configuration management and documentation structure for project. \n6) Perform and regularly update the risk management on the project. \n7) Set up review meeting with stakeholder, secure management approval of project milestone. \n8) Support customer to solve platform technical issues, support customer to implement customization features, secure the project ramp up on schedule. \n \nProject Status: \n1) 2011/04 ~ 2012/05 \nSupport customer to successfully ramp up products on XMM1100/XMM2138/XMM2231/XMM6260 platform reference design.  \nSupport customer to build customized projects what include GSM/GPRS low cost feature phone, 3G feature phone, Android smartphone and M2M device.  \nAchieve about 1KK shipment totally. Customer Project Manager Intel Corporation January 2011  \u2013  May 2012  (1 year 5 months) Shanghai City, China Responsibility: \n1) Follow Intel customer project development process. \n2) Establish the appropriate project organization and communication plan. \n3) Establish and regularly update the project plan based on customer's requirement, assign relevant work packages to team. \n4) Establish appropriate project reporting and information flow to management and the customer to ensure they are up to date on the projects status, initiate escalation when needed. \n5) Establish configuration management and documentation structure for project. \n6) Perform and regularly update the risk management on the project. \n7) Set up review meeting with stakeholder, secure management approval of project milestone. \n8) Support customer to solve platform technical issues, support customer to implement customization features, secure the project ramp up on schedule. \n \nProject Status: \n1) 2011/04 ~ 2012/05 \nSupport customer to successfully ramp up products on XMM1100/XMM2138/XMM2231/XMM6260 platform reference design.  \nSupport customer to build customized projects what include GSM/GPRS low cost feature phone, 3G feature phone, Android smartphone and M2M device.  \nAchieve about 1KK shipment totally. Security Software Manager TCL Communication Technology Holding Limited July 2004  \u2013  December 2010  (6 years 6 months) Shanghai City, China Responsibility: \n1) Evaluate mobile security solution from different mobile platform suppliers. \n2) Analyze mobile security requirement from MNO and customer. \n3) Make architecture design and detailed implementation for security function and relevant tools. \n4) Support project team and monitor the security relevant status for all products. \n5) Coordinate all security relevant activities with different internal departments. \n6) Manage security team, arrange workload and do performance review for each team member. \n7) Manage tool team. \n \nProject Status: \n1) 2007/10 ~ 2010/12 \nProject manager for phone software remote update system. \n2) 2006/07 ~ 2006/10 \nWork with MTK security team, implement security function in MTK platform according to MNO requirement. \n3) 2005/06 ~ 2005/08 \nTravel to France to support XT6 project, in charge of protocol stack security module porting job. \n4) 2004/07 ~ 2005/05 \nSupport E5 project, in charge of messaging function. Security Software Manager TCL Communication Technology Holding Limited July 2004  \u2013  December 2010  (6 years 6 months) Shanghai City, China Responsibility: \n1) Evaluate mobile security solution from different mobile platform suppliers. \n2) Analyze mobile security requirement from MNO and customer. \n3) Make architecture design and detailed implementation for security function and relevant tools. \n4) Support project team and monitor the security relevant status for all products. \n5) Coordinate all security relevant activities with different internal departments. \n6) Manage security team, arrange workload and do performance review for each team member. \n7) Manage tool team. \n \nProject Status: \n1) 2007/10 ~ 2010/12 \nProject manager for phone software remote update system. \n2) 2006/07 ~ 2006/10 \nWork with MTK security team, implement security function in MTK platform according to MNO requirement. \n3) 2005/06 ~ 2005/08 \nTravel to France to support XT6 project, in charge of protocol stack security module porting job. \n4) 2004/07 ~ 2005/05 \nSupport E5 project, in charge of messaging function. Software Engineer Shanghai Ares Communications Tech., Co., Ltd. July 2002  \u2013  June 2004  (2 years) Shanghai City, China Responsibility: \n1) Solve mobile application and user interface bug. \n2) Study mobile international standard, support project team to implement relevant function. \n3) Study wireless protocol, especially in different kinds of process and decoding the primitive, support project team to solve protocol issues. \n4) Arrange training and study plan for other software engineers. \n5) Act as team leader for software component line team. \n \nProject Status: \n1) 2003/10 ~ 2003/11 \nTravel to India to support 5 models field test. \n2) 2003/09 \nLocal support CMCC Fujian customized Babytone project. \n3) 2002/11 ~ 2003/03 \nDevelop 4 mobile games in native C and Java. Software Engineer Shanghai Ares Communications Tech., Co., Ltd. July 2002  \u2013  June 2004  (2 years) Shanghai City, China Responsibility: \n1) Solve mobile application and user interface bug. \n2) Study mobile international standard, support project team to implement relevant function. \n3) Study wireless protocol, especially in different kinds of process and decoding the primitive, support project team to solve protocol issues. \n4) Arrange training and study plan for other software engineers. \n5) Act as team leader for software component line team. \n \nProject Status: \n1) 2003/10 ~ 2003/11 \nTravel to India to support 5 models field test. \n2) 2003/09 \nLocal support CMCC Fujian customized Babytone project. \n3) 2002/11 ~ 2003/03 \nDevelop 4 mobile games in native C and Java. Languages English English English Skills Security Software Project... Embedded Software Mobile Technology NFC Technical Presentations Skills  Security Software Project... Embedded Software Mobile Technology NFC Technical Presentations Security Software Project... Embedded Software Mobile Technology NFC Technical Presentations Security Software Project... Embedded Software Mobile Technology NFC Technical Presentations Education Shanghai University Bachelor's Degree,  Electrical and Electronics Engineering 1998  \u2013 2002 Shanghai University Bachelor's Degree,  Electrical and Electronics Engineering 1998  \u2013 2002 Shanghai University Bachelor's Degree,  Electrical and Electronics Engineering 1998  \u2013 2002 Shanghai University Bachelor's Degree,  Electrical and Electronics Engineering 1998  \u2013 2002 ", "Experience Senior Application Engineer Intel Corporation February 2011  \u2013 Present (4 years 7 months) Gangnam-gu, Seoul, Korea Technical Support for Samsung Mobile Communication R&D center  \n- Handle and follow up of problem reports raised at all phases of the product development cycle \n- Handle customers\u2019 requests and interface with international multi-site, local cross functional teams \n- Manage schematic / PCB design review and optimization \n- Bring-up and debug customer\u2019s new project prototype and commercial models \n- In charge of analyze failure board and chip at all stages of project lifecycle  \n- Set up the socket board and made/modified auto test script to analyze failure chips \n- Set up and operate the ACT system (Automated Curve tracer system) \n- Generate failure board and chip analysis check list \n- Measure and optimize the current consumption (for 2G/3G/LTE condition) \n- Generate customer training materials/guidelines and conduct technical trainings at customers\u2019 site \n- Review technical documents and suggest improvements \n- Suggest the next generation product spec by customers\u2019 needs Hardware Design Engineer LG Electronics January 2005  \u2013  February 2011  (6 years 2 months) Seocho-gu, Seoul, Korea Developed mobile handsets for AT&T and NTT DoCoMo as a Baseband engineer.  \n- Led the baseband for three models (over 3 years) \n- Design and optimize baseband related schematic and PCB (memory, interface and peripheral etc.) \n- Responsible for power system  \n-> Design power supply chain and charging system \n-> Measure and optimize the current consumption, charging algorism and heating issue etc.  \n- Responsible for audio system \n-> Design audio system circuit, PCB and audio related mechanics  \n-> Implement audio/acoustic tuning, related issue analysis and problem solving \n- In charge of field tests \n-> Implement performance tests of antenna and audio, etc \n-> Analyze field test result and issue through log analysis \n-> Reproduce and isolate issue to provide performance improvement \n- Manage parts delivery and assemble schedule according to development cycle \n- Responsible for BOM cost reduction against performance issue \n- Deliver technical training to the QA team at the CS center and work for quality stabilization  \n- Generate service manual and guideline for service team \n- Follow up certifications(EMC,EMI and GCF) \n- Implement antenna performance tuning improvement \n- Perform 2M and VGA Camera porting (C Language) Senior Application Engineer Intel Corporation February 2011  \u2013 Present (4 years 7 months) Gangnam-gu, Seoul, Korea Technical Support for Samsung Mobile Communication R&D center  \n- Handle and follow up of problem reports raised at all phases of the product development cycle \n- Handle customers\u2019 requests and interface with international multi-site, local cross functional teams \n- Manage schematic / PCB design review and optimization \n- Bring-up and debug customer\u2019s new project prototype and commercial models \n- In charge of analyze failure board and chip at all stages of project lifecycle  \n- Set up the socket board and made/modified auto test script to analyze failure chips \n- Set up and operate the ACT system (Automated Curve tracer system) \n- Generate failure board and chip analysis check list \n- Measure and optimize the current consumption (for 2G/3G/LTE condition) \n- Generate customer training materials/guidelines and conduct technical trainings at customers\u2019 site \n- Review technical documents and suggest improvements \n- Suggest the next generation product spec by customers\u2019 needs Senior Application Engineer Intel Corporation February 2011  \u2013 Present (4 years 7 months) Gangnam-gu, Seoul, Korea Technical Support for Samsung Mobile Communication R&D center  \n- Handle and follow up of problem reports raised at all phases of the product development cycle \n- Handle customers\u2019 requests and interface with international multi-site, local cross functional teams \n- Manage schematic / PCB design review and optimization \n- Bring-up and debug customer\u2019s new project prototype and commercial models \n- In charge of analyze failure board and chip at all stages of project lifecycle  \n- Set up the socket board and made/modified auto test script to analyze failure chips \n- Set up and operate the ACT system (Automated Curve tracer system) \n- Generate failure board and chip analysis check list \n- Measure and optimize the current consumption (for 2G/3G/LTE condition) \n- Generate customer training materials/guidelines and conduct technical trainings at customers\u2019 site \n- Review technical documents and suggest improvements \n- Suggest the next generation product spec by customers\u2019 needs Hardware Design Engineer LG Electronics January 2005  \u2013  February 2011  (6 years 2 months) Seocho-gu, Seoul, Korea Developed mobile handsets for AT&T and NTT DoCoMo as a Baseband engineer.  \n- Led the baseband for three models (over 3 years) \n- Design and optimize baseband related schematic and PCB (memory, interface and peripheral etc.) \n- Responsible for power system  \n-> Design power supply chain and charging system \n-> Measure and optimize the current consumption, charging algorism and heating issue etc.  \n- Responsible for audio system \n-> Design audio system circuit, PCB and audio related mechanics  \n-> Implement audio/acoustic tuning, related issue analysis and problem solving \n- In charge of field tests \n-> Implement performance tests of antenna and audio, etc \n-> Analyze field test result and issue through log analysis \n-> Reproduce and isolate issue to provide performance improvement \n- Manage parts delivery and assemble schedule according to development cycle \n- Responsible for BOM cost reduction against performance issue \n- Deliver technical training to the QA team at the CS center and work for quality stabilization  \n- Generate service manual and guideline for service team \n- Follow up certifications(EMC,EMI and GCF) \n- Implement antenna performance tuning improvement \n- Perform 2M and VGA Camera porting (C Language) Hardware Design Engineer LG Electronics January 2005  \u2013  February 2011  (6 years 2 months) Seocho-gu, Seoul, Korea Developed mobile handsets for AT&T and NTT DoCoMo as a Baseband engineer.  \n- Led the baseband for three models (over 3 years) \n- Design and optimize baseband related schematic and PCB (memory, interface and peripheral etc.) \n- Responsible for power system  \n-> Design power supply chain and charging system \n-> Measure and optimize the current consumption, charging algorism and heating issue etc.  \n- Responsible for audio system \n-> Design audio system circuit, PCB and audio related mechanics  \n-> Implement audio/acoustic tuning, related issue analysis and problem solving \n- In charge of field tests \n-> Implement performance tests of antenna and audio, etc \n-> Analyze field test result and issue through log analysis \n-> Reproduce and isolate issue to provide performance improvement \n- Manage parts delivery and assemble schedule according to development cycle \n- Responsible for BOM cost reduction against performance issue \n- Deliver technical training to the QA team at the CS center and work for quality stabilization  \n- Generate service manual and guideline for service team \n- Follow up certifications(EMC,EMI and GCF) \n- Implement antenna performance tuning improvement \n- Perform 2M and VGA Camera porting (C Language) Languages   Skills Mobile Applications Smartphones Baseband Hardware Architecture HW Design Skills  Mobile Applications Smartphones Baseband Hardware Architecture HW Design Mobile Applications Smartphones Baseband Hardware Architecture HW Design Mobile Applications Smartphones Baseband Hardware Architecture HW Design Education \uc131\uade0\uad00\ub300\ud559\uad50 / Sungkyunkwan University Bachelor of Engineering (BE),  Electrical , Electronics and Communications Engineering 2005 \uc131\uade0\uad00\ub300\ud559\uad50 / Sungkyunkwan University Bachelor of Engineering (BE),  Electrical , Electronics and Communications Engineering 2005 \uc131\uade0\uad00\ub300\ud559\uad50 / Sungkyunkwan University Bachelor of Engineering (BE),  Electrical , Electronics and Communications Engineering 2005 \uc131\uade0\uad00\ub300\ud559\uad50 / Sungkyunkwan University Bachelor of Engineering (BE),  Electrical , Electronics and Communications Engineering 2005 Honors & Awards ", "Skills Cloud Computing Data Center Solution Selling Managed Services SaaS Professional Services Disaster Recovery Management Virtualization Storage Telecommunications Account Management Enterprise Software Data Center... Technology Integration System Migration Server Migration Technical Demonstrations Demos Product Demonstration Technical Presentations Client Presentation Presentation Skills Technical Solution... Pricing Analysis Pricing Strategy Collateral Materials... Collateral Writing Contract Negotiation Client Services Client Relations Event Planning Event Management English Spanish ITIL v3 Foundations... IT Service Management CRM Salesforce.com Leadership Marketing Project Management Training See 28+ \u00a0 \u00a0 See less Skills  Cloud Computing Data Center Solution Selling Managed Services SaaS Professional Services Disaster Recovery Management Virtualization Storage Telecommunications Account Management Enterprise Software Data Center... Technology Integration System Migration Server Migration Technical Demonstrations Demos Product Demonstration Technical Presentations Client Presentation Presentation Skills Technical Solution... Pricing Analysis Pricing Strategy Collateral Materials... Collateral Writing Contract Negotiation Client Services Client Relations Event Planning Event Management English Spanish ITIL v3 Foundations... IT Service Management CRM Salesforce.com Leadership Marketing Project Management Training See 28+ \u00a0 \u00a0 See less Cloud Computing Data Center Solution Selling Managed Services SaaS Professional Services Disaster Recovery Management Virtualization Storage Telecommunications Account Management Enterprise Software Data Center... Technology Integration System Migration Server Migration Technical Demonstrations Demos Product Demonstration Technical Presentations Client Presentation Presentation Skills Technical Solution... Pricing Analysis Pricing Strategy Collateral Materials... Collateral Writing Contract Negotiation Client Services Client Relations Event Planning Event Management English Spanish ITIL v3 Foundations... IT Service Management CRM Salesforce.com Leadership Marketing Project Management Training See 28+ \u00a0 \u00a0 See less Cloud Computing Data Center Solution Selling Managed Services SaaS Professional Services Disaster Recovery Management Virtualization Storage Telecommunications Account Management Enterprise Software Data Center... Technology Integration System Migration Server Migration Technical Demonstrations Demos Product Demonstration Technical Presentations Client Presentation Presentation Skills Technical Solution... Pricing Analysis Pricing Strategy Collateral Materials... Collateral Writing Contract Negotiation Client Services Client Relations Event Planning Event Management English Spanish ITIL v3 Foundations... IT Service Management CRM Salesforce.com Leadership Marketing Project Management Training See 28+ \u00a0 \u00a0 See less ", "Summary I am a Lab-experienced senior RF application engineer, specialized in RF HW design with over 15 years of experience in RF engineering. Latest assignment: I was involved in a special M2M project with Intel 6260-based modem. We engineered various test scripts to automate modem energy consumption under various data connectivity. Prior to that, I was involved in RF Front-end transceiver design projects, in which I participated in four mobile phone projects from proto-type to factory ramp-up. Specialties: \n \n \n\u2022\tIoT/M2M project, Intel 6260-based modem \n\u2022\t2G & 3G cellular RF Front-end transceivers \n\u2022\tPost-sale engineering customer supports \n\u2022\tTest scripts for FTP and HTTP data upload \n\u2022\tRF design skills, PCB layout and validation \n\u2022\tApplication design guides for customers Summary I am a Lab-experienced senior RF application engineer, specialized in RF HW design with over 15 years of experience in RF engineering. Latest assignment: I was involved in a special M2M project with Intel 6260-based modem. We engineered various test scripts to automate modem energy consumption under various data connectivity. Prior to that, I was involved in RF Front-end transceiver design projects, in which I participated in four mobile phone projects from proto-type to factory ramp-up. Specialties: \n \n \n\u2022\tIoT/M2M project, Intel 6260-based modem \n\u2022\t2G & 3G cellular RF Front-end transceivers \n\u2022\tPost-sale engineering customer supports \n\u2022\tTest scripts for FTP and HTTP data upload \n\u2022\tRF design skills, PCB layout and validation \n\u2022\tApplication design guides for customers I am a Lab-experienced senior RF application engineer, specialized in RF HW design with over 15 years of experience in RF engineering. Latest assignment: I was involved in a special M2M project with Intel 6260-based modem. We engineered various test scripts to automate modem energy consumption under various data connectivity. Prior to that, I was involved in RF Front-end transceiver design projects, in which I participated in four mobile phone projects from proto-type to factory ramp-up. Specialties: \n \n \n\u2022\tIoT/M2M project, Intel 6260-based modem \n\u2022\t2G & 3G cellular RF Front-end transceivers \n\u2022\tPost-sale engineering customer supports \n\u2022\tTest scripts for FTP and HTTP data upload \n\u2022\tRF design skills, PCB layout and validation \n\u2022\tApplication design guides for customers I am a Lab-experienced senior RF application engineer, specialized in RF HW design with over 15 years of experience in RF engineering. Latest assignment: I was involved in a special M2M project with Intel 6260-based modem. We engineered various test scripts to automate modem energy consumption under various data connectivity. Prior to that, I was involved in RF Front-end transceiver design projects, in which I participated in four mobile phone projects from proto-type to factory ramp-up. Specialties: \n \n \n\u2022\tIoT/M2M project, Intel 6260-based modem \n\u2022\t2G & 3G cellular RF Front-end transceivers \n\u2022\tPost-sale engineering customer supports \n\u2022\tTest scripts for FTP and HTTP data upload \n\u2022\tRF design skills, PCB layout and validation \n\u2022\tApplication design guides for customers Experience Senior Application Engineer Intel Corporation February 2011  \u2013 Present (4 years 7 months) Aligned customer on presale engagements to secure design wins, and post-sale technical application supports on Intel 6260-based modem module partners for IoT/M2M design applications (utility meter, health monitor ...) \n\u2022\tWon medication monitoring device, an M2M design win from Proteus to use Intel 6260-based modem. \n\u2022\tSupported R&D XMM modem team and modem module customers including non-mainstream customized applications for the IoT/M2M customers, such as Proteus, Sierra Wireless \u2026 \n\u2022\tImplemented test scripts to automate current and energy consumption data for FTP then HTTP connectivity on Telit HE910 module for data packets upload (CSD and PSD) over various payload sizes and data rates. \n\u2022\tAnalyzed and documented various energy use case solutions to support customers in making design trade-offs and maximizing battery life span critical in IoT/M2M field usage modes. \n\u2022\tCreated unique hand-on measurement profiles which became key assets for other teams to adapt Intel modem technology for IoT/M2M applications and SoC integration. Generated design guides to support customers. \n\u2022\tManipulated fluently with the AT commands set on Intel 6260-based modem for SW coding and control. Senior Application Engineer Infineon Technologies NA June 2006  \u2013  February 2011  (4 years 9 months) Greater San Diego Area Customer Support Engineering Group that provided technical support on UMTS RF engine platform, transceiver implementation and PCB layout along with RFIC register-based software support to customers. \n\u2022\tReduced design turn-around time for customers using Infineon optimized engine platform, and provided on-site or off-site technical support plus customer training on Infineon products. \n\u2022\tEngaged in lab bench automated performance measurement on Infineon 5701 SMARTi RF engine platform to support the R&D team at Munich, Germany. \n\u2022\tExperienced and familiar with many Rohde&Schwarz lab equipment, such as CMW500 (Radio Comm Tester), SMU200A (Vector Signal Generator), and FSQ8 (Signal Analyzer). RF HW Design Engineer Nokia November 1999  \u2013  June 2006  (6 years 8 months) Greater San Diego Area Wireless RF HW Engine Design Group. Engaged in RF Front-end design on a direct-conversion based PCS receiver with Nokia-designed RF chipsets. \n\u2022\tDesigned and implemented the PCS receive chain to satisfy Nokia internal RF HW targets. Tasks were to design matching components, evaluate critical filters, and PCB components layout. \n\u2022\tPrevious projects involved design and verification of dual-band tri-mode CDMA/AMPS phones based on super-heterodyned transceivers also with internal Nokia RF chipsets. \n\u2022\tOptimized and balanced system-level RF parameters: sensitivity, single-tone desensitization, and inter-modulation distortion, involving integration among HW components, DSP SW, and phone tuning teams. \n\u2022\tHeld periodic milestone Test Results Reviews \u2013 organizing extensive test plans and presention on phone RF performance results over external voltage and temperature variations. \n\u2022\tProvided proto build supports in troubleshooting defective phones. In addition, documented both system and component levels troubleshooting guides for service technicians. Electrical Engineer II NEC Corporation of America August 1996  \u2013  November 1999  (3 years 4 months) Irving, Texas Wireless Engineering Division, Digital Cellular Transceiver RF Design Group. Engaged in a TDMA PCS1900 dual bands tri-mode cellular phone project. \n\u2022\tPreviously worked on an on-going TDMA cellular phone project: designed and tested shielding enclosure to pass radiated emission test for EMC and FCC compliance. \n\u2022\tAutomated SINAD, BER, ACPR, and EVM tests on HP8920B for quick validation, and performed parametric testing according to CTIA Certification Test Plan. Senior Application Engineer Intel Corporation February 2011  \u2013 Present (4 years 7 months) Aligned customer on presale engagements to secure design wins, and post-sale technical application supports on Intel 6260-based modem module partners for IoT/M2M design applications (utility meter, health monitor ...) \n\u2022\tWon medication monitoring device, an M2M design win from Proteus to use Intel 6260-based modem. \n\u2022\tSupported R&D XMM modem team and modem module customers including non-mainstream customized applications for the IoT/M2M customers, such as Proteus, Sierra Wireless \u2026 \n\u2022\tImplemented test scripts to automate current and energy consumption data for FTP then HTTP connectivity on Telit HE910 module for data packets upload (CSD and PSD) over various payload sizes and data rates. \n\u2022\tAnalyzed and documented various energy use case solutions to support customers in making design trade-offs and maximizing battery life span critical in IoT/M2M field usage modes. \n\u2022\tCreated unique hand-on measurement profiles which became key assets for other teams to adapt Intel modem technology for IoT/M2M applications and SoC integration. Generated design guides to support customers. \n\u2022\tManipulated fluently with the AT commands set on Intel 6260-based modem for SW coding and control. Senior Application Engineer Intel Corporation February 2011  \u2013 Present (4 years 7 months) Aligned customer on presale engagements to secure design wins, and post-sale technical application supports on Intel 6260-based modem module partners for IoT/M2M design applications (utility meter, health monitor ...) \n\u2022\tWon medication monitoring device, an M2M design win from Proteus to use Intel 6260-based modem. \n\u2022\tSupported R&D XMM modem team and modem module customers including non-mainstream customized applications for the IoT/M2M customers, such as Proteus, Sierra Wireless \u2026 \n\u2022\tImplemented test scripts to automate current and energy consumption data for FTP then HTTP connectivity on Telit HE910 module for data packets upload (CSD and PSD) over various payload sizes and data rates. \n\u2022\tAnalyzed and documented various energy use case solutions to support customers in making design trade-offs and maximizing battery life span critical in IoT/M2M field usage modes. \n\u2022\tCreated unique hand-on measurement profiles which became key assets for other teams to adapt Intel modem technology for IoT/M2M applications and SoC integration. Generated design guides to support customers. \n\u2022\tManipulated fluently with the AT commands set on Intel 6260-based modem for SW coding and control. Senior Application Engineer Infineon Technologies NA June 2006  \u2013  February 2011  (4 years 9 months) Greater San Diego Area Customer Support Engineering Group that provided technical support on UMTS RF engine platform, transceiver implementation and PCB layout along with RFIC register-based software support to customers. \n\u2022\tReduced design turn-around time for customers using Infineon optimized engine platform, and provided on-site or off-site technical support plus customer training on Infineon products. \n\u2022\tEngaged in lab bench automated performance measurement on Infineon 5701 SMARTi RF engine platform to support the R&D team at Munich, Germany. \n\u2022\tExperienced and familiar with many Rohde&Schwarz lab equipment, such as CMW500 (Radio Comm Tester), SMU200A (Vector Signal Generator), and FSQ8 (Signal Analyzer). Senior Application Engineer Infineon Technologies NA June 2006  \u2013  February 2011  (4 years 9 months) Greater San Diego Area Customer Support Engineering Group that provided technical support on UMTS RF engine platform, transceiver implementation and PCB layout along with RFIC register-based software support to customers. \n\u2022\tReduced design turn-around time for customers using Infineon optimized engine platform, and provided on-site or off-site technical support plus customer training on Infineon products. \n\u2022\tEngaged in lab bench automated performance measurement on Infineon 5701 SMARTi RF engine platform to support the R&D team at Munich, Germany. \n\u2022\tExperienced and familiar with many Rohde&Schwarz lab equipment, such as CMW500 (Radio Comm Tester), SMU200A (Vector Signal Generator), and FSQ8 (Signal Analyzer). RF HW Design Engineer Nokia November 1999  \u2013  June 2006  (6 years 8 months) Greater San Diego Area Wireless RF HW Engine Design Group. Engaged in RF Front-end design on a direct-conversion based PCS receiver with Nokia-designed RF chipsets. \n\u2022\tDesigned and implemented the PCS receive chain to satisfy Nokia internal RF HW targets. Tasks were to design matching components, evaluate critical filters, and PCB components layout. \n\u2022\tPrevious projects involved design and verification of dual-band tri-mode CDMA/AMPS phones based on super-heterodyned transceivers also with internal Nokia RF chipsets. \n\u2022\tOptimized and balanced system-level RF parameters: sensitivity, single-tone desensitization, and inter-modulation distortion, involving integration among HW components, DSP SW, and phone tuning teams. \n\u2022\tHeld periodic milestone Test Results Reviews \u2013 organizing extensive test plans and presention on phone RF performance results over external voltage and temperature variations. \n\u2022\tProvided proto build supports in troubleshooting defective phones. In addition, documented both system and component levels troubleshooting guides for service technicians. RF HW Design Engineer Nokia November 1999  \u2013  June 2006  (6 years 8 months) Greater San Diego Area Wireless RF HW Engine Design Group. Engaged in RF Front-end design on a direct-conversion based PCS receiver with Nokia-designed RF chipsets. \n\u2022\tDesigned and implemented the PCS receive chain to satisfy Nokia internal RF HW targets. Tasks were to design matching components, evaluate critical filters, and PCB components layout. \n\u2022\tPrevious projects involved design and verification of dual-band tri-mode CDMA/AMPS phones based on super-heterodyned transceivers also with internal Nokia RF chipsets. \n\u2022\tOptimized and balanced system-level RF parameters: sensitivity, single-tone desensitization, and inter-modulation distortion, involving integration among HW components, DSP SW, and phone tuning teams. \n\u2022\tHeld periodic milestone Test Results Reviews \u2013 organizing extensive test plans and presention on phone RF performance results over external voltage and temperature variations. \n\u2022\tProvided proto build supports in troubleshooting defective phones. In addition, documented both system and component levels troubleshooting guides for service technicians. Electrical Engineer II NEC Corporation of America August 1996  \u2013  November 1999  (3 years 4 months) Irving, Texas Wireless Engineering Division, Digital Cellular Transceiver RF Design Group. Engaged in a TDMA PCS1900 dual bands tri-mode cellular phone project. \n\u2022\tPreviously worked on an on-going TDMA cellular phone project: designed and tested shielding enclosure to pass radiated emission test for EMC and FCC compliance. \n\u2022\tAutomated SINAD, BER, ACPR, and EVM tests on HP8920B for quick validation, and performed parametric testing according to CTIA Certification Test Plan. Electrical Engineer II NEC Corporation of America August 1996  \u2013  November 1999  (3 years 4 months) Irving, Texas Wireless Engineering Division, Digital Cellular Transceiver RF Design Group. Engaged in a TDMA PCS1900 dual bands tri-mode cellular phone project. \n\u2022\tPreviously worked on an on-going TDMA cellular phone project: designed and tested shielding enclosure to pass radiated emission test for EMC and FCC compliance. \n\u2022\tAutomated SINAD, BER, ACPR, and EVM tests on HP8920B for quick validation, and performed parametric testing according to CTIA Certification Test Plan. Skills Semiconductors IC SoC Mixed Signal Analog Embedded Systems Debugging Embedded Software EDA ARM RF Digital Signal... CMOS Semiconductor Industry Firmware Analog Circuit Design See 1+ \u00a0 \u00a0 See less Skills  Semiconductors IC SoC Mixed Signal Analog Embedded Systems Debugging Embedded Software EDA ARM RF Digital Signal... CMOS Semiconductor Industry Firmware Analog Circuit Design See 1+ \u00a0 \u00a0 See less Semiconductors IC SoC Mixed Signal Analog Embedded Systems Debugging Embedded Software EDA ARM RF Digital Signal... CMOS Semiconductor Industry Firmware Analog Circuit Design See 1+ \u00a0 \u00a0 See less Semiconductors IC SoC Mixed Signal Analog Embedded Systems Debugging Embedded Software EDA ARM RF Digital Signal... CMOS Semiconductor Industry Firmware Analog Circuit Design See 1+ \u00a0 \u00a0 See less Education Georgia Institute of Technology Bachelor's degree,  Electrical and Electronics Engineering 1989  \u2013 1993 Georgia Institute of Technology Bachelor's degree,  Electrical and Electronics Engineering 1989  \u2013 1993 Georgia Institute of Technology Bachelor's degree,  Electrical and Electronics Engineering 1989  \u2013 1993 Georgia Institute of Technology Bachelor's degree,  Electrical and Electronics Engineering 1989  \u2013 1993 ", "Experience Senior Application Engineer Intel Corporation June 2013  \u2013 Present (2 years 3 months) United Kingdom Supporting the current and upcoming Intel Ethernet LAN controller and switch chip designs, across whole EMEA. Technical Marketing Engineer for Baytrail SoC. Silicon Sustaining Engineer Intel Corporation June 2011  \u2013  June 2013  (2 years 1 month) Hungary Provided support for HW digital design related questions of the integrated MAC and the PHY on Intel Client Ethernet silicon, specifically on connection between them. Role involved developing a deep understanding customer issue, reproduction and subsequent debug, plus suggestion of possible solutions which should be integrated into the SW release, including validation of fix and communication of the solution. Technical Marketing Engineer Intel Corporation February 2006  \u2013  June 2011  (5 years 5 months) Hungary Supporting Intel\u2019s Ethernet LAN division responsible for EMEA OEM\u2019s support as well as numerous embedded customers. Answering questions (schematic reviews, eeprom image generation, SW debug, HW debug, architectural support, new feature request, etc.) Hardware Engineer Intel Corporation February 2001  \u2013  February 2006  (5 years 1 month) Israel Ethernet LAN controller chip design, ASIC design, RTL VLSI design with Verilog/ VHDL, FPGA design, chip architecture design, LAN manageability block owner, Software Verification, chip (logic, electrical, board) verification, Architecture Verification, Firmware support, customer issues support. Senior Application Engineer Intel Corporation June 2013  \u2013 Present (2 years 3 months) United Kingdom Supporting the current and upcoming Intel Ethernet LAN controller and switch chip designs, across whole EMEA. Technical Marketing Engineer for Baytrail SoC. Senior Application Engineer Intel Corporation June 2013  \u2013 Present (2 years 3 months) United Kingdom Supporting the current and upcoming Intel Ethernet LAN controller and switch chip designs, across whole EMEA. Technical Marketing Engineer for Baytrail SoC. Silicon Sustaining Engineer Intel Corporation June 2011  \u2013  June 2013  (2 years 1 month) Hungary Provided support for HW digital design related questions of the integrated MAC and the PHY on Intel Client Ethernet silicon, specifically on connection between them. Role involved developing a deep understanding customer issue, reproduction and subsequent debug, plus suggestion of possible solutions which should be integrated into the SW release, including validation of fix and communication of the solution. Silicon Sustaining Engineer Intel Corporation June 2011  \u2013  June 2013  (2 years 1 month) Hungary Provided support for HW digital design related questions of the integrated MAC and the PHY on Intel Client Ethernet silicon, specifically on connection between them. Role involved developing a deep understanding customer issue, reproduction and subsequent debug, plus suggestion of possible solutions which should be integrated into the SW release, including validation of fix and communication of the solution. Technical Marketing Engineer Intel Corporation February 2006  \u2013  June 2011  (5 years 5 months) Hungary Supporting Intel\u2019s Ethernet LAN division responsible for EMEA OEM\u2019s support as well as numerous embedded customers. Answering questions (schematic reviews, eeprom image generation, SW debug, HW debug, architectural support, new feature request, etc.) Technical Marketing Engineer Intel Corporation February 2006  \u2013  June 2011  (5 years 5 months) Hungary Supporting Intel\u2019s Ethernet LAN division responsible for EMEA OEM\u2019s support as well as numerous embedded customers. Answering questions (schematic reviews, eeprom image generation, SW debug, HW debug, architectural support, new feature request, etc.) Hardware Engineer Intel Corporation February 2001  \u2013  February 2006  (5 years 1 month) Israel Ethernet LAN controller chip design, ASIC design, RTL VLSI design with Verilog/ VHDL, FPGA design, chip architecture design, LAN manageability block owner, Software Verification, chip (logic, electrical, board) verification, Architecture Verification, Firmware support, customer issues support. Hardware Engineer Intel Corporation February 2001  \u2013  February 2006  (5 years 1 month) Israel Ethernet LAN controller chip design, ASIC design, RTL VLSI design with Verilog/ VHDL, FPGA design, chip architecture design, LAN manageability block owner, Software Verification, chip (logic, electrical, board) verification, Architecture Verification, Firmware support, customer issues support. Languages English Professional working proficiency Hungarian Native or bilingual proficiency Hebrew Native or bilingual proficiency English Professional working proficiency Hungarian Native or bilingual proficiency Hebrew Native or bilingual proficiency English Professional working proficiency Hungarian Native or bilingual proficiency Hebrew Native or bilingual proficiency Professional working proficiency Native or bilingual proficiency Native or bilingual proficiency Skills Embedded Systems Debugging Intel Processors Computer Architecture Device Drivers Hardware Architecture Microprocessors Hardware ASIC SoC Verilog Firmware FPGA VLSI RTL Design Semiconductors VHDL Ethernet Integrated Circuit... System Architecture C See 7+ \u00a0 \u00a0 See less Skills  Embedded Systems Debugging Intel Processors Computer Architecture Device Drivers Hardware Architecture Microprocessors Hardware ASIC SoC Verilog Firmware FPGA VLSI RTL Design Semiconductors VHDL Ethernet Integrated Circuit... System Architecture C See 7+ \u00a0 \u00a0 See less Embedded Systems Debugging Intel Processors Computer Architecture Device Drivers Hardware Architecture Microprocessors Hardware ASIC SoC Verilog Firmware FPGA VLSI RTL Design Semiconductors VHDL Ethernet Integrated Circuit... System Architecture C See 7+ \u00a0 \u00a0 See less Embedded Systems Debugging Intel Processors Computer Architecture Device Drivers Hardware Architecture Microprocessors Hardware ASIC SoC Verilog Firmware FPGA VLSI RTL Design Semiconductors VHDL Ethernet Integrated Circuit... System Architecture C See 7+ \u00a0 \u00a0 See less Education Budapesti M\u00fbszaki \u00e9s Gazdas\u00e1gtudom\u00e1nyi Egyetem MSc.,  Information Technology 1995  \u2013 2000 Fault tolerant systems, Telecommunication, Networks Technion-Machon Technologi Le' Israel Master of Business Administration (MBA),  Technology entrepreneurship ,  Business communication , marketing,  Strategy planning 2002  \u2013 2004 naaman Budapesti M\u00fbszaki \u00e9s Gazdas\u00e1gtudom\u00e1nyi Egyetem MSc.,  Information Technology 1995  \u2013 2000 Fault tolerant systems, Telecommunication, Networks Budapesti M\u00fbszaki \u00e9s Gazdas\u00e1gtudom\u00e1nyi Egyetem MSc.,  Information Technology 1995  \u2013 2000 Fault tolerant systems, Telecommunication, Networks Budapesti M\u00fbszaki \u00e9s Gazdas\u00e1gtudom\u00e1nyi Egyetem MSc.,  Information Technology 1995  \u2013 2000 Fault tolerant systems, Telecommunication, Networks Technion-Machon Technologi Le' Israel Master of Business Administration (MBA),  Technology entrepreneurship ,  Business communication , marketing,  Strategy planning 2002  \u2013 2004 Technion-Machon Technologi Le' Israel Master of Business Administration (MBA),  Technology entrepreneurship ,  Business communication , marketing,  Strategy planning 2002  \u2013 2004 Technion-Machon Technologi Le' Israel Master of Business Administration (MBA),  Technology entrepreneurship ,  Business communication , marketing,  Strategy planning 2002  \u2013 2004 naaman naaman naaman ", "Experience Senior Application Engineer Intel Corporation August 2010  \u2013 Present (5 years 1 month) Beijing City, China GSM/WCDMA protocol stack DSDS adaptor layer R&D and bug fix \nGSM/WCDMA/TDS/LTE modem Conformance, IOT and FT issues triage senior system architecture engineer POTEVIO International (ME) July 2008  \u2013  August 2010  (2 years 2 months) Beijing City, China LTE L2/L3 specifications follow and related patents submissions \nLTE system radio resource management (RRM) algorithms R&D, e.g. Scheduling algorithm, Frequency Hopping, Inter Cell Interference Coordination, Beam Forming and so on \n Software Engineer Air Force No.6 Research Institute August 2007  \u2013  July 2008  (1 year) Beijing City, China cdma2000 1x scouting equipment research, focus on the positioning SW module,  \nScounting Equipment SW integration, testing and improvement under different network environment Senior Application Engineer Intel Corporation August 2010  \u2013 Present (5 years 1 month) Beijing City, China GSM/WCDMA protocol stack DSDS adaptor layer R&D and bug fix \nGSM/WCDMA/TDS/LTE modem Conformance, IOT and FT issues triage Senior Application Engineer Intel Corporation August 2010  \u2013 Present (5 years 1 month) Beijing City, China GSM/WCDMA protocol stack DSDS adaptor layer R&D and bug fix \nGSM/WCDMA/TDS/LTE modem Conformance, IOT and FT issues triage senior system architecture engineer POTEVIO International (ME) July 2008  \u2013  August 2010  (2 years 2 months) Beijing City, China LTE L2/L3 specifications follow and related patents submissions \nLTE system radio resource management (RRM) algorithms R&D, e.g. Scheduling algorithm, Frequency Hopping, Inter Cell Interference Coordination, Beam Forming and so on \n senior system architecture engineer POTEVIO International (ME) July 2008  \u2013  August 2010  (2 years 2 months) Beijing City, China LTE L2/L3 specifications follow and related patents submissions \nLTE system radio resource management (RRM) algorithms R&D, e.g. Scheduling algorithm, Frequency Hopping, Inter Cell Interference Coordination, Beam Forming and so on \n Software Engineer Air Force No.6 Research Institute August 2007  \u2013  July 2008  (1 year) Beijing City, China cdma2000 1x scouting equipment research, focus on the positioning SW module,  \nScounting Equipment SW integration, testing and improvement under different network environment Software Engineer Air Force No.6 Research Institute August 2007  \u2013  July 2008  (1 year) Beijing City, China cdma2000 1x scouting equipment research, focus on the positioning SW module,  \nScounting Equipment SW integration, testing and improvement under different network environment Skills Microsoft Office Microsoft Excel Microsoft Word Research PowerPoint 3GPP 3GPP2 Debugging Embedded Systems WindRiver ClearCase HP Quality Center ThreadX C C++ Mobile Networking See 1+ \u00a0 \u00a0 See less Skills  Microsoft Office Microsoft Excel Microsoft Word Research PowerPoint 3GPP 3GPP2 Debugging Embedded Systems WindRiver ClearCase HP Quality Center ThreadX C C++ Mobile Networking See 1+ \u00a0 \u00a0 See less Microsoft Office Microsoft Excel Microsoft Word Research PowerPoint 3GPP 3GPP2 Debugging Embedded Systems WindRiver ClearCase HP Quality Center ThreadX C C++ Mobile Networking See 1+ \u00a0 \u00a0 See less Microsoft Office Microsoft Excel Microsoft Word Research PowerPoint 3GPP 3GPP2 Debugging Embedded Systems WindRiver ClearCase HP Quality Center ThreadX C C++ Mobile Networking See 1+ \u00a0 \u00a0 See less Education The PLA Information Engineering University Doctor of Philosophy (Ph.D.),  Information and Communication System 2003  \u2013 2007 major in mobile communication networks Air Force Engineering University Master\u2019s Degree,  Information and Communication System 2000  \u2013 2003 major in radio navigation Air Force Engineering University Bachelor\u2019s Degree,  Information and Communication System 1996  \u2013 2000 major in radio navigation The PLA Information Engineering University Doctor of Philosophy (Ph.D.),  Information and Communication System 2003  \u2013 2007 major in mobile communication networks The PLA Information Engineering University Doctor of Philosophy (Ph.D.),  Information and Communication System 2003  \u2013 2007 major in mobile communication networks The PLA Information Engineering University Doctor of Philosophy (Ph.D.),  Information and Communication System 2003  \u2013 2007 major in mobile communication networks Air Force Engineering University Master\u2019s Degree,  Information and Communication System 2000  \u2013 2003 major in radio navigation Air Force Engineering University Master\u2019s Degree,  Information and Communication System 2000  \u2013 2003 major in radio navigation Air Force Engineering University Master\u2019s Degree,  Information and Communication System 2000  \u2013 2003 major in radio navigation Air Force Engineering University Bachelor\u2019s Degree,  Information and Communication System 1996  \u2013 2000 major in radio navigation Air Force Engineering University Bachelor\u2019s Degree,  Information and Communication System 1996  \u2013 2000 major in radio navigation Air Force Engineering University Bachelor\u2019s Degree,  Information and Communication System 1996  \u2013 2000 major in radio navigation ", "Summary Very interested in new technologies and is adoption, \nover the time it materialized in the list as: \n-Assembler, C/C++, OpenCL, Java, SQL on different architectures ( x86 , arm etc ) \n-3D: Effects creation, Raytracing, Renderman, OpenGL, optimization \n-HPC and MPI \n-Linux Embedded, Realtime and Driver \n-Open Source activities \n-UML iLogix Rhapsody \n-Sun Certified Java Programmer(SCJP) 1.4 Certification, 2002, SCJD in progress \n \nStrong leading and team play capabilities. \n \nSometimes busy with FPGA/Verilog/VHDL and its simulation Specialties:3D, C/C++, asm and optimal performance. \nJava is under strong focus Summary Very interested in new technologies and is adoption, \nover the time it materialized in the list as: \n-Assembler, C/C++, OpenCL, Java, SQL on different architectures ( x86 , arm etc ) \n-3D: Effects creation, Raytracing, Renderman, OpenGL, optimization \n-HPC and MPI \n-Linux Embedded, Realtime and Driver \n-Open Source activities \n-UML iLogix Rhapsody \n-Sun Certified Java Programmer(SCJP) 1.4 Certification, 2002, SCJD in progress \n \nStrong leading and team play capabilities. \n \nSometimes busy with FPGA/Verilog/VHDL and its simulation Specialties:3D, C/C++, asm and optimal performance. \nJava is under strong focus Very interested in new technologies and is adoption, \nover the time it materialized in the list as: \n-Assembler, C/C++, OpenCL, Java, SQL on different architectures ( x86 , arm etc ) \n-3D: Effects creation, Raytracing, Renderman, OpenGL, optimization \n-HPC and MPI \n-Linux Embedded, Realtime and Driver \n-Open Source activities \n-UML iLogix Rhapsody \n-Sun Certified Java Programmer(SCJP) 1.4 Certification, 2002, SCJD in progress \n \nStrong leading and team play capabilities. \n \nSometimes busy with FPGA/Verilog/VHDL and its simulation Specialties:3D, C/C++, asm and optimal performance. \nJava is under strong focus Very interested in new technologies and is adoption, \nover the time it materialized in the list as: \n-Assembler, C/C++, OpenCL, Java, SQL on different architectures ( x86 , arm etc ) \n-3D: Effects creation, Raytracing, Renderman, OpenGL, optimization \n-HPC and MPI \n-Linux Embedded, Realtime and Driver \n-Open Source activities \n-UML iLogix Rhapsody \n-Sun Certified Java Programmer(SCJP) 1.4 Certification, 2002, SCJD in progress \n \nStrong leading and team play capabilities. \n \nSometimes busy with FPGA/Verilog/VHDL and its simulation Specialties:3D, C/C++, asm and optimal performance. \nJava is under strong focus Experience Senior Application Engineer Intel Corporation April 2008  \u2013 Present (7 years 5 months) Technical lead for desktop/notebook platforms. \nSupporting Software Developers to take advantage of latest \nprocessor features (multi-threading, SIMD instructions,Media processing and 3D rendering). Benchmarking, \nlow level software performance analysis and optimization. Trainer for multi-core software architecture and \nIntel software tools. Deep focus on technical validation of the new to market platforms and HW. Senior Web Application Developer TrendMicro Deutschland GmbH October 2001  \u2013  March 2008  (6 years 6 months) - Core architect and developer for Housecall Java/ActiveX multiplatform project. Developing of the low and product level services and programming interfaces for intersection of several Antivirus SDKs and online services inside one product. Cooperation with dierent external technical teams. \n- Managing and developing several big support projects for external and internal customers. \n- Planing and developing worldwide Certication Programme for providing online certication and course \nbookings. \nC/C++,Java,JNI,HTTP/HTTPS,SOAP,XML,JSP,Struts,Databases,Windows,Linux,MacOS Java Developer Matrix42 April 2001  \u2013  September 2001  (6 months) Making full implementation of the online service based on Java technologies and SQL databases. Writing \nproject specication, developing and post development support of the project. \nC/C++,Java,JNI,HTTP/HTTPS,XML,JSP,Databases,Windows,Linux Senior Application Engineer Intel Corporation April 2008  \u2013 Present (7 years 5 months) Technical lead for desktop/notebook platforms. \nSupporting Software Developers to take advantage of latest \nprocessor features (multi-threading, SIMD instructions,Media processing and 3D rendering). Benchmarking, \nlow level software performance analysis and optimization. Trainer for multi-core software architecture and \nIntel software tools. Deep focus on technical validation of the new to market platforms and HW. Senior Application Engineer Intel Corporation April 2008  \u2013 Present (7 years 5 months) Technical lead for desktop/notebook platforms. \nSupporting Software Developers to take advantage of latest \nprocessor features (multi-threading, SIMD instructions,Media processing and 3D rendering). Benchmarking, \nlow level software performance analysis and optimization. Trainer for multi-core software architecture and \nIntel software tools. Deep focus on technical validation of the new to market platforms and HW. Senior Web Application Developer TrendMicro Deutschland GmbH October 2001  \u2013  March 2008  (6 years 6 months) - Core architect and developer for Housecall Java/ActiveX multiplatform project. Developing of the low and product level services and programming interfaces for intersection of several Antivirus SDKs and online services inside one product. Cooperation with dierent external technical teams. \n- Managing and developing several big support projects for external and internal customers. \n- Planing and developing worldwide Certication Programme for providing online certication and course \nbookings. \nC/C++,Java,JNI,HTTP/HTTPS,SOAP,XML,JSP,Struts,Databases,Windows,Linux,MacOS Senior Web Application Developer TrendMicro Deutschland GmbH October 2001  \u2013  March 2008  (6 years 6 months) - Core architect and developer for Housecall Java/ActiveX multiplatform project. Developing of the low and product level services and programming interfaces for intersection of several Antivirus SDKs and online services inside one product. Cooperation with dierent external technical teams. \n- Managing and developing several big support projects for external and internal customers. \n- Planing and developing worldwide Certication Programme for providing online certication and course \nbookings. \nC/C++,Java,JNI,HTTP/HTTPS,SOAP,XML,JSP,Struts,Databases,Windows,Linux,MacOS Java Developer Matrix42 April 2001  \u2013  September 2001  (6 months) Making full implementation of the online service based on Java technologies and SQL databases. Writing \nproject specication, developing and post development support of the project. \nC/C++,Java,JNI,HTTP/HTTPS,XML,JSP,Databases,Windows,Linux Java Developer Matrix42 April 2001  \u2013  September 2001  (6 months) Making full implementation of the online service based on Java technologies and SQL databases. Writing \nproject specication, developing and post development support of the project. \nC/C++,Java,JNI,HTTP/HTTPS,XML,JSP,Databases,Windows,Linux Skills Ray Tracing Collision Detection Physics Simulation C/C++ STL Gcc/g++ FPGA RTL design Microarchitecture Multi-core RTL coding H.264 MPEG-4 MPEG2 HDMI I2S SPI SIMD GPU CUDA Parallel Programming OpenMP Valgrind Gprof Dtrace Verilog NCSim SystemC Altera Quartus ModelSim NC-Verilog Xilinx Simulation Software LINUX Linux Kernel Video Encoding Rendering Renderman Optimization C++ OpenGL OpenCL AVX MQL4 MQL Linux Optimizations C++ Language High Performance... Computer Architecture Video Coding See 35+ \u00a0 \u00a0 See less Skills  Ray Tracing Collision Detection Physics Simulation C/C++ STL Gcc/g++ FPGA RTL design Microarchitecture Multi-core RTL coding H.264 MPEG-4 MPEG2 HDMI I2S SPI SIMD GPU CUDA Parallel Programming OpenMP Valgrind Gprof Dtrace Verilog NCSim SystemC Altera Quartus ModelSim NC-Verilog Xilinx Simulation Software LINUX Linux Kernel Video Encoding Rendering Renderman Optimization C++ OpenGL OpenCL AVX MQL4 MQL Linux Optimizations C++ Language High Performance... Computer Architecture Video Coding See 35+ \u00a0 \u00a0 See less Ray Tracing Collision Detection Physics Simulation C/C++ STL Gcc/g++ FPGA RTL design Microarchitecture Multi-core RTL coding H.264 MPEG-4 MPEG2 HDMI I2S SPI SIMD GPU CUDA Parallel Programming OpenMP Valgrind Gprof Dtrace Verilog NCSim SystemC Altera Quartus ModelSim NC-Verilog Xilinx Simulation Software LINUX Linux Kernel Video Encoding Rendering Renderman Optimization C++ OpenGL OpenCL AVX MQL4 MQL Linux Optimizations C++ Language High Performance... Computer Architecture Video Coding See 35+ \u00a0 \u00a0 See less Ray Tracing Collision Detection Physics Simulation C/C++ STL Gcc/g++ FPGA RTL design Microarchitecture Multi-core RTL coding H.264 MPEG-4 MPEG2 HDMI I2S SPI SIMD GPU CUDA Parallel Programming OpenMP Valgrind Gprof Dtrace Verilog NCSim SystemC Altera Quartus ModelSim NC-Verilog Xilinx Simulation Software LINUX Linux Kernel Video Encoding Rendering Renderman Optimization C++ OpenGL OpenCL AVX MQL4 MQL Linux Optimizations C++ Language High Performance... Computer Architecture Video Coding See 35+ \u00a0 \u00a0 See less Education Dnepropetrovsk State University MS,  Master of computer systems and networks. 1995  \u2013 2000 Dnepropetrovsk State University MS,  Master of computer systems and networks. 1995  \u2013 2000 Dnepropetrovsk State University MS,  Master of computer systems and networks. 1995  \u2013 2000 Dnepropetrovsk State University MS,  Master of computer systems and networks. 1995  \u2013 2000 ", "Experience Senior Application Engineer Intel Corporation May 1980  \u2013 Present (35 years 4 months) Senior Application Engineer Intel Corporation May 1980  \u2013 Present (35 years 4 months) Senior Application Engineer Intel Corporation May 1980  \u2013 Present (35 years 4 months) Education CSU Sacramento BS,  Computer Engineering 2006  \u2013 2008 CSU Sacramento BS,  Computer Engineering 2006  \u2013 2008 CSU Sacramento BS,  Computer Engineering 2006  \u2013 2008 CSU Sacramento BS,  Computer Engineering 2006  \u2013 2008 ", "Experience Senior Application Engineer Intel Corporation January 2005  \u2013 Present (10 years 8 months) Senior Application Engineer Intel Corporation January 2005  \u2013 Present (10 years 8 months) Senior Application Engineer Intel Corporation January 2005  \u2013 Present (10 years 8 months) ", "Summary 10+ years experience of SI/ PI simulation and measurement for high-speed serial data transmission and hardware designs. \n \nSpecialties:  \n\u2022 Hands-on experience with high speed serial channel, connector and De-embedding trace modelling/ simulation up to 28+ Gbps \n\u2022 Jitter / Eye diagram measurement and analysis \n\u2022 High speed SerDes structure and feature \n\u2022 IBIS-AMI model simulation \n\u2022 SSN/ PCB& Package resonance simulation \n\u2022 SI/ PI and 3D modeling Tools: Cadence, ADS, Hspice, Mentor Hyperlynx, Sisoft QCD, Sigrity SystemSI_Channel Designer/ PowerSI and HFSS. \n\u2022 Instruments: Digital Communications Analyzers, Real-time Oscilloscope, VNA, and TDR \n\u2022 Protocols and standards in high speed digital optical communications Summary 10+ years experience of SI/ PI simulation and measurement for high-speed serial data transmission and hardware designs. \n \nSpecialties:  \n\u2022 Hands-on experience with high speed serial channel, connector and De-embedding trace modelling/ simulation up to 28+ Gbps \n\u2022 Jitter / Eye diagram measurement and analysis \n\u2022 High speed SerDes structure and feature \n\u2022 IBIS-AMI model simulation \n\u2022 SSN/ PCB& Package resonance simulation \n\u2022 SI/ PI and 3D modeling Tools: Cadence, ADS, Hspice, Mentor Hyperlynx, Sisoft QCD, Sigrity SystemSI_Channel Designer/ PowerSI and HFSS. \n\u2022 Instruments: Digital Communications Analyzers, Real-time Oscilloscope, VNA, and TDR \n\u2022 Protocols and standards in high speed digital optical communications 10+ years experience of SI/ PI simulation and measurement for high-speed serial data transmission and hardware designs. \n \nSpecialties:  \n\u2022 Hands-on experience with high speed serial channel, connector and De-embedding trace modelling/ simulation up to 28+ Gbps \n\u2022 Jitter / Eye diagram measurement and analysis \n\u2022 High speed SerDes structure and feature \n\u2022 IBIS-AMI model simulation \n\u2022 SSN/ PCB& Package resonance simulation \n\u2022 SI/ PI and 3D modeling Tools: Cadence, ADS, Hspice, Mentor Hyperlynx, Sisoft QCD, Sigrity SystemSI_Channel Designer/ PowerSI and HFSS. \n\u2022 Instruments: Digital Communications Analyzers, Real-time Oscilloscope, VNA, and TDR \n\u2022 Protocols and standards in high speed digital optical communications 10+ years experience of SI/ PI simulation and measurement for high-speed serial data transmission and hardware designs. \n \nSpecialties:  \n\u2022 Hands-on experience with high speed serial channel, connector and De-embedding trace modelling/ simulation up to 28+ Gbps \n\u2022 Jitter / Eye diagram measurement and analysis \n\u2022 High speed SerDes structure and feature \n\u2022 IBIS-AMI model simulation \n\u2022 SSN/ PCB& Package resonance simulation \n\u2022 SI/ PI and 3D modeling Tools: Cadence, ADS, Hspice, Mentor Hyperlynx, Sisoft QCD, Sigrity SystemSI_Channel Designer/ PowerSI and HFSS. \n\u2022 Instruments: Digital Communications Analyzers, Real-time Oscilloscope, VNA, and TDR \n\u2022 Protocols and standards in high speed digital optical communications Experience Staff Transceiver Technical Marketing Engineer Xilinx June 2014  \u2013 Present (1 year 3 months) San Jose, CA Current interest is transceiver definition and development, signal integrity/ power integrity simulation, and high speed backplane design. Senior Application Engineer Intel Corporation September 2012  \u2013  June 2014  (1 year 10 months) Toronto, Canada Area \u2022 High-speed SerDes post-silicon verification: characterization tests, debug and analysis. \n \n\u2022 High-speed SerDes PCB SI/ PI analysis: pre-layout simulation using 3D EM field-solvers, post-layout simulation and lab measurement; SI reports generation. SerDes Application Engineer V Semiconductor Inc. (acquired by Intel in 2012) March 2012  \u2013  September 2012  (7 months) Toronto, Canada Area \u2022 High-speed SerDes post-silicon verification and analysis. \n \n\u2022 High-speed SerDes PCB SI/ PI verification and analysis. Senior System IO Specialist Xilinx February 2010  \u2013  January 2012  (2 years) Beijing, China Responsibilities: \n \n\u2022 Technical selling and support of Xilinx System IO connectivity solutions at the system-level for global and strategic accounts. Interface with customers to help them architect and implement systems using Xilinx SerDes technology. Evangelize and articulate Xilinx high-speed IO solutions through technical seminars, presentations and demonstrations. \n \nExpertise: \n \n\u2022 Well understand common SERDES features such as encoding/decoding, byte-alignment, clock correction, channel bonding, elastic buffer - Understand PHY/MAC layer protocol for common interfaces such as Sonet and Ethernet. \n \n\u2022 Solid knowledge of jitter decomposition and analysis. Well understand ISI, equalization and line coding techniques. Jitter analysis and SerDes troubleshooting based on oscilloscope measurement is part of daily work. \n \n\u2022 Co-work with customer SI and hardware engineers on high speed PCB design up to 11.18G bps OTU4:  \n\uf0d8\t- High-speed serial channel modeling: Differential Via modeling; Dielectric selection; TDR based measurement and S-parameter extraction and measurement. \n\uf0d8\t- Power distribution network design: SSN analysis with Xilinx FPGA package S-parameters under ADS; PCB stack-up expertise; decoupling scheme recommendations; DC-DC/LDO power module selection; power ripple and power noise measurement. \n \n\u2022 Xilinx FPGA Select IO SI / Timing simulation: SSTL, HSTL, LVDS, LVPECL, DDR2 interface etc. \n \n\u2022 SerDeS simulation: mentor customer to simulate the Xilinx SerDes with Xilinx IBIS-AMI admodel under SiSoft QCD, ADS and HyperLynx. \n \n\u2022 In-depth knowledge of high-speed standard digital communications protocols: Gigabit Ethernet, Fibre Channel, PCIe, XAUI, CAUI, 40GE, 100GE, SONET/SDH, OTN, SPI 4.2, SFI 4.1, Serial RapidIO, GFP, PCI Express, IEEE 802.3 10GBASE-KR and etc. Hardware designer Nortel December 2005  \u2013  December 2009  (4 years 1 month) Responsibilities:  \n \n\u2022 4 years of SI simulation and analysis experiences for the world leading carrier-grade telecommunications systems; \n\u2022 SI prime in Beijing site, leading a virtual SI team for over 2 years; \n\u2022 Support all hardware teams at Nortel, Beijing. Provide Signal Integrity analysis for PCB design and FPGA design. On board SI trouble shooting; \n\u2022 Provide trainings on Signal Integrity for hardware engineers at Nortel, Beijing. \n\u2022 Manage SI/ PI design process: \n\uf0d8\t- Pre-layout SI simulation for PCB layout constraint and pre-layout SI/Timing report; \n\uf0d8\t- Crosstalk routing constraint in PCB; \n\uf0d8\t- Power plane/stack up optimization analysis;  \n\uf0d8\t- Power rails decoupling design; \n\uf0d8\t- IO requirement and Timing constraint for FPGAs: QDR, DDR, DDR2, SPI4 etc. \n\uf0d8\t- Post layout SI/Timing simulation and report; \n\uf0d8\t- Cooperate with FPGA designers on back end timing optimization and troubleshooting; \n\uf0d8\t- Correlation report on hardware lab measurement with SI simulation results; \n\uf0d8\t- On board SI trouble shooting and solution. \n \nExpertise: \n \n\u2022 Solid background on EM filed and Microwave technology; \n\u2022 Solid knowledge on transmission line theory, reflections, crosstalk, SSO, ISI and jitter analysis;  \n\u2022 Strong ability of timing design, IO selection and SI trouble diagnostics; \n\u2022 Strong mathematic modeling and algorithm analysis capability.  \n \nTraining:  \n \nJan-2007\u2013 Feb-2007 Ottawa Full time one on one training by Dr. Alexandre Guterman on signal integrity/ power integrity (SI/PI) simulation and analysis. \n \nTools:  \n \nHspice/ Cadence SigXplorer; HSPICE/ IBIS model; 2D/3D Field Solvers. \n \nAwards:  \n \nSep. 2008 Nortel China R&D Award of Distinction Staff Transceiver Technical Marketing Engineer Xilinx June 2014  \u2013 Present (1 year 3 months) San Jose, CA Current interest is transceiver definition and development, signal integrity/ power integrity simulation, and high speed backplane design. Staff Transceiver Technical Marketing Engineer Xilinx June 2014  \u2013 Present (1 year 3 months) San Jose, CA Current interest is transceiver definition and development, signal integrity/ power integrity simulation, and high speed backplane design. Senior Application Engineer Intel Corporation September 2012  \u2013  June 2014  (1 year 10 months) Toronto, Canada Area \u2022 High-speed SerDes post-silicon verification: characterization tests, debug and analysis. \n \n\u2022 High-speed SerDes PCB SI/ PI analysis: pre-layout simulation using 3D EM field-solvers, post-layout simulation and lab measurement; SI reports generation. Senior Application Engineer Intel Corporation September 2012  \u2013  June 2014  (1 year 10 months) Toronto, Canada Area \u2022 High-speed SerDes post-silicon verification: characterization tests, debug and analysis. \n \n\u2022 High-speed SerDes PCB SI/ PI analysis: pre-layout simulation using 3D EM field-solvers, post-layout simulation and lab measurement; SI reports generation. SerDes Application Engineer V Semiconductor Inc. (acquired by Intel in 2012) March 2012  \u2013  September 2012  (7 months) Toronto, Canada Area \u2022 High-speed SerDes post-silicon verification and analysis. \n \n\u2022 High-speed SerDes PCB SI/ PI verification and analysis. SerDes Application Engineer V Semiconductor Inc. (acquired by Intel in 2012) March 2012  \u2013  September 2012  (7 months) Toronto, Canada Area \u2022 High-speed SerDes post-silicon verification and analysis. \n \n\u2022 High-speed SerDes PCB SI/ PI verification and analysis. Senior System IO Specialist Xilinx February 2010  \u2013  January 2012  (2 years) Beijing, China Responsibilities: \n \n\u2022 Technical selling and support of Xilinx System IO connectivity solutions at the system-level for global and strategic accounts. Interface with customers to help them architect and implement systems using Xilinx SerDes technology. Evangelize and articulate Xilinx high-speed IO solutions through technical seminars, presentations and demonstrations. \n \nExpertise: \n \n\u2022 Well understand common SERDES features such as encoding/decoding, byte-alignment, clock correction, channel bonding, elastic buffer - Understand PHY/MAC layer protocol for common interfaces such as Sonet and Ethernet. \n \n\u2022 Solid knowledge of jitter decomposition and analysis. Well understand ISI, equalization and line coding techniques. Jitter analysis and SerDes troubleshooting based on oscilloscope measurement is part of daily work. \n \n\u2022 Co-work with customer SI and hardware engineers on high speed PCB design up to 11.18G bps OTU4:  \n\uf0d8\t- High-speed serial channel modeling: Differential Via modeling; Dielectric selection; TDR based measurement and S-parameter extraction and measurement. \n\uf0d8\t- Power distribution network design: SSN analysis with Xilinx FPGA package S-parameters under ADS; PCB stack-up expertise; decoupling scheme recommendations; DC-DC/LDO power module selection; power ripple and power noise measurement. \n \n\u2022 Xilinx FPGA Select IO SI / Timing simulation: SSTL, HSTL, LVDS, LVPECL, DDR2 interface etc. \n \n\u2022 SerDeS simulation: mentor customer to simulate the Xilinx SerDes with Xilinx IBIS-AMI admodel under SiSoft QCD, ADS and HyperLynx. \n \n\u2022 In-depth knowledge of high-speed standard digital communications protocols: Gigabit Ethernet, Fibre Channel, PCIe, XAUI, CAUI, 40GE, 100GE, SONET/SDH, OTN, SPI 4.2, SFI 4.1, Serial RapidIO, GFP, PCI Express, IEEE 802.3 10GBASE-KR and etc. Senior System IO Specialist Xilinx February 2010  \u2013  January 2012  (2 years) Beijing, China Responsibilities: \n \n\u2022 Technical selling and support of Xilinx System IO connectivity solutions at the system-level for global and strategic accounts. Interface with customers to help them architect and implement systems using Xilinx SerDes technology. Evangelize and articulate Xilinx high-speed IO solutions through technical seminars, presentations and demonstrations. \n \nExpertise: \n \n\u2022 Well understand common SERDES features such as encoding/decoding, byte-alignment, clock correction, channel bonding, elastic buffer - Understand PHY/MAC layer protocol for common interfaces such as Sonet and Ethernet. \n \n\u2022 Solid knowledge of jitter decomposition and analysis. Well understand ISI, equalization and line coding techniques. Jitter analysis and SerDes troubleshooting based on oscilloscope measurement is part of daily work. \n \n\u2022 Co-work with customer SI and hardware engineers on high speed PCB design up to 11.18G bps OTU4:  \n\uf0d8\t- High-speed serial channel modeling: Differential Via modeling; Dielectric selection; TDR based measurement and S-parameter extraction and measurement. \n\uf0d8\t- Power distribution network design: SSN analysis with Xilinx FPGA package S-parameters under ADS; PCB stack-up expertise; decoupling scheme recommendations; DC-DC/LDO power module selection; power ripple and power noise measurement. \n \n\u2022 Xilinx FPGA Select IO SI / Timing simulation: SSTL, HSTL, LVDS, LVPECL, DDR2 interface etc. \n \n\u2022 SerDeS simulation: mentor customer to simulate the Xilinx SerDes with Xilinx IBIS-AMI admodel under SiSoft QCD, ADS and HyperLynx. \n \n\u2022 In-depth knowledge of high-speed standard digital communications protocols: Gigabit Ethernet, Fibre Channel, PCIe, XAUI, CAUI, 40GE, 100GE, SONET/SDH, OTN, SPI 4.2, SFI 4.1, Serial RapidIO, GFP, PCI Express, IEEE 802.3 10GBASE-KR and etc. Hardware designer Nortel December 2005  \u2013  December 2009  (4 years 1 month) Responsibilities:  \n \n\u2022 4 years of SI simulation and analysis experiences for the world leading carrier-grade telecommunications systems; \n\u2022 SI prime in Beijing site, leading a virtual SI team for over 2 years; \n\u2022 Support all hardware teams at Nortel, Beijing. Provide Signal Integrity analysis for PCB design and FPGA design. On board SI trouble shooting; \n\u2022 Provide trainings on Signal Integrity for hardware engineers at Nortel, Beijing. \n\u2022 Manage SI/ PI design process: \n\uf0d8\t- Pre-layout SI simulation for PCB layout constraint and pre-layout SI/Timing report; \n\uf0d8\t- Crosstalk routing constraint in PCB; \n\uf0d8\t- Power plane/stack up optimization analysis;  \n\uf0d8\t- Power rails decoupling design; \n\uf0d8\t- IO requirement and Timing constraint for FPGAs: QDR, DDR, DDR2, SPI4 etc. \n\uf0d8\t- Post layout SI/Timing simulation and report; \n\uf0d8\t- Cooperate with FPGA designers on back end timing optimization and troubleshooting; \n\uf0d8\t- Correlation report on hardware lab measurement with SI simulation results; \n\uf0d8\t- On board SI trouble shooting and solution. \n \nExpertise: \n \n\u2022 Solid background on EM filed and Microwave technology; \n\u2022 Solid knowledge on transmission line theory, reflections, crosstalk, SSO, ISI and jitter analysis;  \n\u2022 Strong ability of timing design, IO selection and SI trouble diagnostics; \n\u2022 Strong mathematic modeling and algorithm analysis capability.  \n \nTraining:  \n \nJan-2007\u2013 Feb-2007 Ottawa Full time one on one training by Dr. Alexandre Guterman on signal integrity/ power integrity (SI/PI) simulation and analysis. \n \nTools:  \n \nHspice/ Cadence SigXplorer; HSPICE/ IBIS model; 2D/3D Field Solvers. \n \nAwards:  \n \nSep. 2008 Nortel China R&D Award of Distinction Hardware designer Nortel December 2005  \u2013  December 2009  (4 years 1 month) Responsibilities:  \n \n\u2022 4 years of SI simulation and analysis experiences for the world leading carrier-grade telecommunications systems; \n\u2022 SI prime in Beijing site, leading a virtual SI team for over 2 years; \n\u2022 Support all hardware teams at Nortel, Beijing. Provide Signal Integrity analysis for PCB design and FPGA design. On board SI trouble shooting; \n\u2022 Provide trainings on Signal Integrity for hardware engineers at Nortel, Beijing. \n\u2022 Manage SI/ PI design process: \n\uf0d8\t- Pre-layout SI simulation for PCB layout constraint and pre-layout SI/Timing report; \n\uf0d8\t- Crosstalk routing constraint in PCB; \n\uf0d8\t- Power plane/stack up optimization analysis;  \n\uf0d8\t- Power rails decoupling design; \n\uf0d8\t- IO requirement and Timing constraint for FPGAs: QDR, DDR, DDR2, SPI4 etc. \n\uf0d8\t- Post layout SI/Timing simulation and report; \n\uf0d8\t- Cooperate with FPGA designers on back end timing optimization and troubleshooting; \n\uf0d8\t- Correlation report on hardware lab measurement with SI simulation results; \n\uf0d8\t- On board SI trouble shooting and solution. \n \nExpertise: \n \n\u2022 Solid background on EM filed and Microwave technology; \n\u2022 Solid knowledge on transmission line theory, reflections, crosstalk, SSO, ISI and jitter analysis;  \n\u2022 Strong ability of timing design, IO selection and SI trouble diagnostics; \n\u2022 Strong mathematic modeling and algorithm analysis capability.  \n \nTraining:  \n \nJan-2007\u2013 Feb-2007 Ottawa Full time one on one training by Dr. Alexandre Guterman on signal integrity/ power integrity (SI/PI) simulation and analysis. \n \nTools:  \n \nHspice/ Cadence SigXplorer; HSPICE/ IBIS model; 2D/3D Field Solvers. \n \nAwards:  \n \nSep. 2008 Nortel China R&D Award of Distinction Skills Signal Integrity High Speed SerDes Power Integrity FPGA SERDES Integrity Ethernet Simulations Xilinx PCB design Debugging Circuit Design SPICE Cadence PCIe Electronics Hardware PCB Design ASIC See 4+ \u00a0 \u00a0 See less Skills  Signal Integrity High Speed SerDes Power Integrity FPGA SERDES Integrity Ethernet Simulations Xilinx PCB design Debugging Circuit Design SPICE Cadence PCIe Electronics Hardware PCB Design ASIC See 4+ \u00a0 \u00a0 See less Signal Integrity High Speed SerDes Power Integrity FPGA SERDES Integrity Ethernet Simulations Xilinx PCB design Debugging Circuit Design SPICE Cadence PCIe Electronics Hardware PCB Design ASIC See 4+ \u00a0 \u00a0 See less Signal Integrity High Speed SerDes Power Integrity FPGA SERDES Integrity Ethernet Simulations Xilinx PCB design Debugging Circuit Design SPICE Cadence PCIe Electronics Hardware PCB Design ASIC See 4+ \u00a0 \u00a0 See less Education Beijing University of Posts and Telecommunications Philosophiae Doctor (Ph.D.),  Electromagnetic Field and Microwave Technology 2000  \u2013 2005 Research Direction: Optical Network and Photonic Signal Processing \n \nFocus on multigiga bits O/E receiving circuit design and high speed board design for optical communications systems. \n \nPapers: \n \n[1] S. Jiao and etc.\u201cBandwidth Design and Implementation of AC-Coupled Burst Mode Optical Receiver for OBS Edge Router\u201d, International Conference on Optical Communications and Networks (ICOCN) 2004, Hong Kong, P107-110. \n \n[2]S. Jiao and etc.\u201cA Design Method of AC-Coupled Burst Mode Optical Receiver for OBS,\" Chinese Journal of Electronic (CJE), 2005, 33-7, pp 1319-1322, Beijing. (SCI Extended, EI source). \n\u201cOBS\u8def\u7531\u5668\u4e2d\u4ea4\u6d41\u8026\u5408\u7a81\u53d1\u6a21\u5f0f\u5149\u63a5\u6536\u673a\u7684\u8bbe\u8ba1\u65b9\u6cd5\u201d [J], \u7535\u5b50\u5b66\u62a5\uff0c2005\uff0c\u7b2c33\u5377 \u7b2c\u4e03\u671f: 1319-1322. \n \nPatent \n \nZL 2004 2 0118414.6 \nAC-Coupled Burst Mode Optical Receiver \nGranted date: 11/15/2006 \nGranted by: State Intellectual Property Office of the Peoples Republic of China Beijing University of Posts and Telecommunications Philosophiae Doctor (Ph.D.),  Electromagnetic Field and Microwave Technology 2000  \u2013 2005 Research Direction: Optical Network and Photonic Signal Processing \n \nFocus on multigiga bits O/E receiving circuit design and high speed board design for optical communications systems. \n \nPapers: \n \n[1] S. Jiao and etc.\u201cBandwidth Design and Implementation of AC-Coupled Burst Mode Optical Receiver for OBS Edge Router\u201d, International Conference on Optical Communications and Networks (ICOCN) 2004, Hong Kong, P107-110. \n \n[2]S. Jiao and etc.\u201cA Design Method of AC-Coupled Burst Mode Optical Receiver for OBS,\" Chinese Journal of Electronic (CJE), 2005, 33-7, pp 1319-1322, Beijing. (SCI Extended, EI source). \n\u201cOBS\u8def\u7531\u5668\u4e2d\u4ea4\u6d41\u8026\u5408\u7a81\u53d1\u6a21\u5f0f\u5149\u63a5\u6536\u673a\u7684\u8bbe\u8ba1\u65b9\u6cd5\u201d [J], \u7535\u5b50\u5b66\u62a5\uff0c2005\uff0c\u7b2c33\u5377 \u7b2c\u4e03\u671f: 1319-1322. \n \nPatent \n \nZL 2004 2 0118414.6 \nAC-Coupled Burst Mode Optical Receiver \nGranted date: 11/15/2006 \nGranted by: State Intellectual Property Office of the Peoples Republic of China Beijing University of Posts and Telecommunications Philosophiae Doctor (Ph.D.),  Electromagnetic Field and Microwave Technology 2000  \u2013 2005 Research Direction: Optical Network and Photonic Signal Processing \n \nFocus on multigiga bits O/E receiving circuit design and high speed board design for optical communications systems. \n \nPapers: \n \n[1] S. Jiao and etc.\u201cBandwidth Design and Implementation of AC-Coupled Burst Mode Optical Receiver for OBS Edge Router\u201d, International Conference on Optical Communications and Networks (ICOCN) 2004, Hong Kong, P107-110. \n \n[2]S. Jiao and etc.\u201cA Design Method of AC-Coupled Burst Mode Optical Receiver for OBS,\" Chinese Journal of Electronic (CJE), 2005, 33-7, pp 1319-1322, Beijing. (SCI Extended, EI source). \n\u201cOBS\u8def\u7531\u5668\u4e2d\u4ea4\u6d41\u8026\u5408\u7a81\u53d1\u6a21\u5f0f\u5149\u63a5\u6536\u673a\u7684\u8bbe\u8ba1\u65b9\u6cd5\u201d [J], \u7535\u5b50\u5b66\u62a5\uff0c2005\uff0c\u7b2c33\u5377 \u7b2c\u4e03\u671f: 1319-1322. \n \nPatent \n \nZL 2004 2 0118414.6 \nAC-Coupled Burst Mode Optical Receiver \nGranted date: 11/15/2006 \nGranted by: State Intellectual Property Office of the Peoples Republic of China Beijing University of Posts and Telecommunications Philosophiae Doctor (Ph.D.),  Electromagnetic Field and Microwave Technology 2000  \u2013 2005 Research Direction: Optical Network and Photonic Signal Processing \n \nFocus on multigiga bits O/E receiving circuit design and high speed board design for optical communications systems. \n \nPapers: \n \n[1] S. Jiao and etc.\u201cBandwidth Design and Implementation of AC-Coupled Burst Mode Optical Receiver for OBS Edge Router\u201d, International Conference on Optical Communications and Networks (ICOCN) 2004, Hong Kong, P107-110. \n \n[2]S. Jiao and etc.\u201cA Design Method of AC-Coupled Burst Mode Optical Receiver for OBS,\" Chinese Journal of Electronic (CJE), 2005, 33-7, pp 1319-1322, Beijing. (SCI Extended, EI source). \n\u201cOBS\u8def\u7531\u5668\u4e2d\u4ea4\u6d41\u8026\u5408\u7a81\u53d1\u6a21\u5f0f\u5149\u63a5\u6536\u673a\u7684\u8bbe\u8ba1\u65b9\u6cd5\u201d [J], \u7535\u5b50\u5b66\u62a5\uff0c2005\uff0c\u7b2c33\u5377 \u7b2c\u4e03\u671f: 1319-1322. \n \nPatent \n \nZL 2004 2 0118414.6 \nAC-Coupled Burst Mode Optical Receiver \nGranted date: 11/15/2006 \nGranted by: State Intellectual Property Office of the Peoples Republic of China ", "Languages Farsi Native or bilingual proficiency Farsi Native or bilingual proficiency Farsi Native or bilingual proficiency Native or bilingual proficiency Skills Semiconductors Product Management Embedded Systems Cloud Computing ASIC Verilog Product Marketing Cross-functional Team... Program Management C Linux Vendor Management Project Management Wireless Software Development Storage Virtualization Enterprise Software Agile Methodologies Mobile Devices See 5+ \u00a0 \u00a0 See less Skills  Semiconductors Product Management Embedded Systems Cloud Computing ASIC Verilog Product Marketing Cross-functional Team... Program Management C Linux Vendor Management Project Management Wireless Software Development Storage Virtualization Enterprise Software Agile Methodologies Mobile Devices See 5+ \u00a0 \u00a0 See less Semiconductors Product Management Embedded Systems Cloud Computing ASIC Verilog Product Marketing Cross-functional Team... Program Management C Linux Vendor Management Project Management Wireless Software Development Storage Virtualization Enterprise Software Agile Methodologies Mobile Devices See 5+ \u00a0 \u00a0 See less Semiconductors Product Management Embedded Systems Cloud Computing ASIC Verilog Product Marketing Cross-functional Team... Program Management C Linux Vendor Management Project Management Wireless Software Development Storage Virtualization Enterprise Software Agile Methodologies Mobile Devices See 5+ \u00a0 \u00a0 See less ", "Experience Senior Application Engineer Intel Corporation September 2012  \u2013 Present (3 years) Test/Characterization Engineer V Semiconductor Inc. July 2010  \u2013  September 2012  (2 years 3 months) Web Application Developer University of Toronto 2010  \u2013  2010  (less than a year) Yield Enhancement Engineering Intern Actel Corporation June 2008  \u2013  June 2009  (1 year 1 month) Senior Application Engineer Intel Corporation September 2012  \u2013 Present (3 years) Senior Application Engineer Intel Corporation September 2012  \u2013 Present (3 years) Test/Characterization Engineer V Semiconductor Inc. July 2010  \u2013  September 2012  (2 years 3 months) Test/Characterization Engineer V Semiconductor Inc. July 2010  \u2013  September 2012  (2 years 3 months) Web Application Developer University of Toronto 2010  \u2013  2010  (less than a year) Web Application Developer University of Toronto 2010  \u2013  2010  (less than a year) Yield Enhancement Engineering Intern Actel Corporation June 2008  \u2013  June 2009  (1 year 1 month) Yield Enhancement Engineering Intern Actel Corporation June 2008  \u2013  June 2009  (1 year 1 month) Skills Device Characterization GUI development Debugging SERDES Customer-facing Demonstration Documentations Perl C PHP SQL MySQL C++ CSS Visual Basic Apache Pspice Quartus Cadence Simulink Verilog Microsoft Office Testing Databases See 9+ \u00a0 \u00a0 See less Skills  Device Characterization GUI development Debugging SERDES Customer-facing Demonstration Documentations Perl C PHP SQL MySQL C++ CSS Visual Basic Apache Pspice Quartus Cadence Simulink Verilog Microsoft Office Testing Databases See 9+ \u00a0 \u00a0 See less Device Characterization GUI development Debugging SERDES Customer-facing Demonstration Documentations Perl C PHP SQL MySQL C++ CSS Visual Basic Apache Pspice Quartus Cadence Simulink Verilog Microsoft Office Testing Databases See 9+ \u00a0 \u00a0 See less Device Characterization GUI development Debugging SERDES Customer-facing Demonstration Documentations Perl C PHP SQL MySQL C++ CSS Visual Basic Apache Pspice Quartus Cadence Simulink Verilog Microsoft Office Testing Databases See 9+ \u00a0 \u00a0 See less Education University of Toronto BASc,  Engineering Science (Major in Electrical Engineering) 2005  \u2013 2010 University of Toronto BASc,  Engineering Science (Major in Electrical Engineering) 2005  \u2013 2010 University of Toronto BASc,  Engineering Science (Major in Electrical Engineering) 2005  \u2013 2010 University of Toronto BASc,  Engineering Science (Major in Electrical Engineering) 2005  \u2013 2010 ", "Summary Innovative, creative problem solver, always learning and growing, keeping up with latest industry trends, entrepreneurial/intrapreneurial. Specialties:Mobile app/mobile web development, Kony, JavaScript, Lua, HTML5, SOA, REST, SOAP, JSON, web services, XML, XSLT, Groovy, Grails, Griffon, server-side Java, J2EE, Spring, Hibernate, C++, Delphi, JMS, SonicMQ, ESB, middleware, integration, services, enterprise infrastructure, dynamic languages, domain-specific languages (DSLs), Ruby, JRuby, Scala, Actional Server, Actional Intermediary, Artix, Apama, DXSI Summary Innovative, creative problem solver, always learning and growing, keeping up with latest industry trends, entrepreneurial/intrapreneurial. Specialties:Mobile app/mobile web development, Kony, JavaScript, Lua, HTML5, SOA, REST, SOAP, JSON, web services, XML, XSLT, Groovy, Grails, Griffon, server-side Java, J2EE, Spring, Hibernate, C++, Delphi, JMS, SonicMQ, ESB, middleware, integration, services, enterprise infrastructure, dynamic languages, domain-specific languages (DSLs), Ruby, JRuby, Scala, Actional Server, Actional Intermediary, Artix, Apama, DXSI Innovative, creative problem solver, always learning and growing, keeping up with latest industry trends, entrepreneurial/intrapreneurial. Specialties:Mobile app/mobile web development, Kony, JavaScript, Lua, HTML5, SOA, REST, SOAP, JSON, web services, XML, XSLT, Groovy, Grails, Griffon, server-side Java, J2EE, Spring, Hibernate, C++, Delphi, JMS, SonicMQ, ESB, middleware, integration, services, enterprise infrastructure, dynamic languages, domain-specific languages (DSLs), Ruby, JRuby, Scala, Actional Server, Actional Intermediary, Artix, Apama, DXSI Innovative, creative problem solver, always learning and growing, keeping up with latest industry trends, entrepreneurial/intrapreneurial. Specialties:Mobile app/mobile web development, Kony, JavaScript, Lua, HTML5, SOA, REST, SOAP, JSON, web services, XML, XSLT, Groovy, Grails, Griffon, server-side Java, J2EE, Spring, Hibernate, C++, Delphi, JMS, SonicMQ, ESB, middleware, integration, services, enterprise infrastructure, dynamic languages, domain-specific languages (DSLs), Ruby, JRuby, Scala, Actional Server, Actional Intermediary, Artix, Apama, DXSI Experience Sales Engineer Apigee June 2014  \u2013 Present (1 year 3 months) Owner Grey Matter (sole proprietorship) January 1987  \u2013 Present (28 years 8 months) Greater Atlanta Area Senior Solutions Engineer Kony Solutions November 2011  \u2013  June 2014  (2 years 8 months) Greater Atlanta Area Senior Application Engineer Intel Corporation April 2011  \u2013  November 2011  (8 months) SOA Architect NCR Corporation October 2010  \u2013  April 2011  (7 months) Senior Solutions Engineer Progress Software December 2004  \u2013  December 2009  (5 years 1 month) Java Architect SunTrust Bank March 2003  \u2013  November 2004  (1 year 9 months) Technical Lead CheckWorks, Inc. March 2003  \u2013  December 2003  (10 months) System Architect InSystCom, Inc. November 2002  \u2013  April 2003  (6 months) Senior Sales Engineer Chutney Technologies September 2001  \u2013  September 2002  (1 year 1 month) Dynamo Evangelist Art Technology Group (ATG) June 2000  \u2013  July 2001  (1 year 2 months) Senior Software Engineer Universal Avionics/Avionic Displays Corporation May 1997  \u2013  May 2000  (3 years 1 month) Lead Software Engineer Grimes Aerospace/Avionic Displays Corporation May 1993  \u2013  May 1996  (3 years 1 month) Consultant Equifax 1996  \u2013  1996  (less than a year) Consultant Equifax 1996  \u2013  1996  (less than a year) Software Engineer IVEX 1988  \u2013  1989  (1 year) Sales Engineer Apigee June 2014  \u2013 Present (1 year 3 months) Sales Engineer Apigee June 2014  \u2013 Present (1 year 3 months) Owner Grey Matter (sole proprietorship) January 1987  \u2013 Present (28 years 8 months) Greater Atlanta Area Owner Grey Matter (sole proprietorship) January 1987  \u2013 Present (28 years 8 months) Greater Atlanta Area Senior Solutions Engineer Kony Solutions November 2011  \u2013  June 2014  (2 years 8 months) Greater Atlanta Area Senior Solutions Engineer Kony Solutions November 2011  \u2013  June 2014  (2 years 8 months) Greater Atlanta Area Senior Application Engineer Intel Corporation April 2011  \u2013  November 2011  (8 months) Senior Application Engineer Intel Corporation April 2011  \u2013  November 2011  (8 months) SOA Architect NCR Corporation October 2010  \u2013  April 2011  (7 months) SOA Architect NCR Corporation October 2010  \u2013  April 2011  (7 months) Senior Solutions Engineer Progress Software December 2004  \u2013  December 2009  (5 years 1 month) Senior Solutions Engineer Progress Software December 2004  \u2013  December 2009  (5 years 1 month) Java Architect SunTrust Bank March 2003  \u2013  November 2004  (1 year 9 months) Java Architect SunTrust Bank March 2003  \u2013  November 2004  (1 year 9 months) Technical Lead CheckWorks, Inc. March 2003  \u2013  December 2003  (10 months) Technical Lead CheckWorks, Inc. March 2003  \u2013  December 2003  (10 months) System Architect InSystCom, Inc. November 2002  \u2013  April 2003  (6 months) System Architect InSystCom, Inc. November 2002  \u2013  April 2003  (6 months) Senior Sales Engineer Chutney Technologies September 2001  \u2013  September 2002  (1 year 1 month) Senior Sales Engineer Chutney Technologies September 2001  \u2013  September 2002  (1 year 1 month) Dynamo Evangelist Art Technology Group (ATG) June 2000  \u2013  July 2001  (1 year 2 months) Dynamo Evangelist Art Technology Group (ATG) June 2000  \u2013  July 2001  (1 year 2 months) Senior Software Engineer Universal Avionics/Avionic Displays Corporation May 1997  \u2013  May 2000  (3 years 1 month) Senior Software Engineer Universal Avionics/Avionic Displays Corporation May 1997  \u2013  May 2000  (3 years 1 month) Lead Software Engineer Grimes Aerospace/Avionic Displays Corporation May 1993  \u2013  May 1996  (3 years 1 month) Lead Software Engineer Grimes Aerospace/Avionic Displays Corporation May 1993  \u2013  May 1996  (3 years 1 month) Consultant Equifax 1996  \u2013  1996  (less than a year) Consultant Equifax 1996  \u2013  1996  (less than a year) Consultant Equifax 1996  \u2013  1996  (less than a year) Consultant Equifax 1996  \u2013  1996  (less than a year) Software Engineer IVEX 1988  \u2013  1989  (1 year) Software Engineer IVEX 1988  \u2013  1989  (1 year) Skills SOA Enterprise Architecture Java Web Services ESB Java Enterprise Edition XML JMS Middleware Integration Spring C++ Grails Groovy JavaScript Mobile Internet Mobile Applications Social Media Marketing Writing Trading Online Poker Mac Windows Pre-sales Eclipse Programming REST SOAP Enterprise Software Software Engineering Hibernate Tomcat MySQL SQL Distributed Systems Web Development Mobile Devices XSLT OOP JSON JSP Architecture Agile Methodologies Weblogic JUnit HTML 5 Software Development See 32+ \u00a0 \u00a0 See less Skills  SOA Enterprise Architecture Java Web Services ESB Java Enterprise Edition XML JMS Middleware Integration Spring C++ Grails Groovy JavaScript Mobile Internet Mobile Applications Social Media Marketing Writing Trading Online Poker Mac Windows Pre-sales Eclipse Programming REST SOAP Enterprise Software Software Engineering Hibernate Tomcat MySQL SQL Distributed Systems Web Development Mobile Devices XSLT OOP JSON JSP Architecture Agile Methodologies Weblogic JUnit HTML 5 Software Development See 32+ \u00a0 \u00a0 See less SOA Enterprise Architecture Java Web Services ESB Java Enterprise Edition XML JMS Middleware Integration Spring C++ Grails Groovy JavaScript Mobile Internet Mobile Applications Social Media Marketing Writing Trading Online Poker Mac Windows Pre-sales Eclipse Programming REST SOAP Enterprise Software Software Engineering Hibernate Tomcat MySQL SQL Distributed Systems Web Development Mobile Devices XSLT OOP JSON JSP Architecture Agile Methodologies Weblogic JUnit HTML 5 Software Development See 32+ \u00a0 \u00a0 See less SOA Enterprise Architecture Java Web Services ESB Java Enterprise Edition XML JMS Middleware Integration Spring C++ Grails Groovy JavaScript Mobile Internet Mobile Applications Social Media Marketing Writing Trading Online Poker Mac Windows Pre-sales Eclipse Programming REST SOAP Enterprise Software Software Engineering Hibernate Tomcat MySQL SQL Distributed Systems Web Development Mobile Devices XSLT OOP JSON JSP Architecture Agile Methodologies Weblogic JUnit HTML 5 Software Development See 32+ \u00a0 \u00a0 See less Education Georgia Tech Bachelor September 1979  \u2013 December 1983 Georgia Tech Bachelor September 1979  \u2013 December 1983 Georgia Tech Bachelor September 1979  \u2013 December 1983 Georgia Tech Bachelor September 1979  \u2013 December 1983 ", "Languages English French German Dutch English French German Dutch English French German Dutch Skills Telecommunications Embedded Systems Embedded Software ARM Digital Signal... ASIC SoC Semiconductors EDA Processors FPGA RTL design Signal Processing Firmware VHDL Algorithms Image Processing Low-power Design Wireless Digital Signal... System Design C See 7+ \u00a0 \u00a0 See less Skills  Telecommunications Embedded Systems Embedded Software ARM Digital Signal... ASIC SoC Semiconductors EDA Processors FPGA RTL design Signal Processing Firmware VHDL Algorithms Image Processing Low-power Design Wireless Digital Signal... System Design C See 7+ \u00a0 \u00a0 See less Telecommunications Embedded Systems Embedded Software ARM Digital Signal... ASIC SoC Semiconductors EDA Processors FPGA RTL design Signal Processing Firmware VHDL Algorithms Image Processing Low-power Design Wireless Digital Signal... System Design C See 7+ \u00a0 \u00a0 See less Telecommunications Embedded Systems Embedded Software ARM Digital Signal... ASIC SoC Semiconductors EDA Processors FPGA RTL design Signal Processing Firmware VHDL Algorithms Image Processing Low-power Design Wireless Digital Signal... System Design C See 7+ \u00a0 \u00a0 See less ", "Summary Experienced engineer with good knowledge of system architecture, platform technologies, SOC design, application/usage model development and strategic customer support; currently working on technology enabling of Intel gateway solutions targeted for Internet of Things. Summary Experienced engineer with good knowledge of system architecture, platform technologies, SOC design, application/usage model development and strategic customer support; currently working on technology enabling of Intel gateway solutions targeted for Internet of Things. Experienced engineer with good knowledge of system architecture, platform technologies, SOC design, application/usage model development and strategic customer support; currently working on technology enabling of Intel gateway solutions targeted for Internet of Things. Experienced engineer with good knowledge of system architecture, platform technologies, SOC design, application/usage model development and strategic customer support; currently working on technology enabling of Intel gateway solutions targeted for Internet of Things. Experience Senior Application Engineer Intel Corporation April 2014  \u2013 Present (1 year 5 months) Internet of Things technology enabling, architecture, applications engineering at Intel Corp. SOC Design Engineer Intel Corporation September 2013  \u2013  March 2014  (7 months) SOC Validation Tech Lead Intel Corporation May 2012  \u2013  August 2013  (1 year 4 months) Chandler, Arizona Platform Architect Intel Corporation July 2010  \u2013  April 2012  (1 year 10 months) Chandler, Arizona Technical Marketing Engineer Intel December 2008  \u2013  June 2010  (1 year 7 months) Chandler, Arizona Corporate Applications Engineer Microchip Technology September 2007  \u2013  December 2008  (1 year 4 months) Chandler, Arizona Graduate Intern Intel January 2006  \u2013  December 2006  (1 year) Chandler, Arizona Senior Application Engineer Intel Corporation April 2014  \u2013 Present (1 year 5 months) Internet of Things technology enabling, architecture, applications engineering at Intel Corp. Senior Application Engineer Intel Corporation April 2014  \u2013 Present (1 year 5 months) Internet of Things technology enabling, architecture, applications engineering at Intel Corp. SOC Design Engineer Intel Corporation September 2013  \u2013  March 2014  (7 months) SOC Design Engineer Intel Corporation September 2013  \u2013  March 2014  (7 months) SOC Validation Tech Lead Intel Corporation May 2012  \u2013  August 2013  (1 year 4 months) Chandler, Arizona SOC Validation Tech Lead Intel Corporation May 2012  \u2013  August 2013  (1 year 4 months) Chandler, Arizona Platform Architect Intel Corporation July 2010  \u2013  April 2012  (1 year 10 months) Chandler, Arizona Platform Architect Intel Corporation July 2010  \u2013  April 2012  (1 year 10 months) Chandler, Arizona Technical Marketing Engineer Intel December 2008  \u2013  June 2010  (1 year 7 months) Chandler, Arizona Technical Marketing Engineer Intel December 2008  \u2013  June 2010  (1 year 7 months) Chandler, Arizona Corporate Applications Engineer Microchip Technology September 2007  \u2013  December 2008  (1 year 4 months) Chandler, Arizona Corporate Applications Engineer Microchip Technology September 2007  \u2013  December 2008  (1 year 4 months) Chandler, Arizona Graduate Intern Intel January 2006  \u2013  December 2006  (1 year) Chandler, Arizona Graduate Intern Intel January 2006  \u2013  December 2006  (1 year) Chandler, Arizona Skills Embedded Systems Semiconductors ASIC VLSI Verilog SoC Processors Microprocessors Skills  Embedded Systems Semiconductors ASIC VLSI Verilog SoC Processors Microprocessors Embedded Systems Semiconductors ASIC VLSI Verilog SoC Processors Microprocessors Embedded Systems Semiconductors ASIC VLSI Verilog SoC Processors Microprocessors Education Arizona State University MS,  Electrical Engineering 2005  \u2013 2007 Arizona State University MS,  Electrical Engineering 2005  \u2013 2007 Arizona State University MS,  Electrical Engineering 2005  \u2013 2007 Arizona State University MS,  Electrical Engineering 2005  \u2013 2007 ", "Experience Senior Application engineer Intel Corporation February 2011  \u2013 Present (4 years 7 months) x Infineon Technologies 2001  \u2013  2004  (3 years) Senior Application engineer Intel Corporation February 2011  \u2013 Present (4 years 7 months) Senior Application engineer Intel Corporation February 2011  \u2013 Present (4 years 7 months) x Infineon Technologies 2001  \u2013  2004  (3 years) x Infineon Technologies 2001  \u2013  2004  (3 years) ", "Experience Senior Application Engineer Intel Corporation July 2013  \u2013 Present (2 years 2 months) Shenzhen Senior Application engineer Texas Instruments September 2011  \u2013 Present (4 years) shenzhen \u2022 Developing android/Linux device driver for various audio products on android phone and Tablet platform. \n\u2022 Supporting audio tuning for TI mini-DSP codec with AEC/NC (audio echo cancellation/noise cancellation) and ANC (active noise cancellation) solution. \n\u2022 Working with Business Unit and global design team to build Reference design for new audio codec. \n\u2022 Taking responsibility of software support, audio tuning and project management for various audio devices application to support Field team and key account customers across the Asia region. \n\u2022 Presenting Training about new product application to Field team and Business Development guys for product advertisement activity. Senior Software Engineer National Semiconductor November 2009  \u2013  September 2011  (1 year 11 months) shenzhen \u2022 Developing android/Linux device driver and software library and utility for various audio products \n\u2022 Working with design team to build Reference design for NS spatial audio and ultrasound chipset product. \n\u2022 Take responsibility of technical support for various audio devices application to Field team and key account customers across the Asia region. \n\u2022 Making demo activity for new product with android phone and Tablet to customers and training Field team and marketing guys for product application. Senior Application Engineer Intel Corporation July 2013  \u2013 Present (2 years 2 months) Shenzhen Senior Application Engineer Intel Corporation July 2013  \u2013 Present (2 years 2 months) Shenzhen Senior Application engineer Texas Instruments September 2011  \u2013 Present (4 years) shenzhen \u2022 Developing android/Linux device driver for various audio products on android phone and Tablet platform. \n\u2022 Supporting audio tuning for TI mini-DSP codec with AEC/NC (audio echo cancellation/noise cancellation) and ANC (active noise cancellation) solution. \n\u2022 Working with Business Unit and global design team to build Reference design for new audio codec. \n\u2022 Taking responsibility of software support, audio tuning and project management for various audio devices application to support Field team and key account customers across the Asia region. \n\u2022 Presenting Training about new product application to Field team and Business Development guys for product advertisement activity. Senior Application engineer Texas Instruments September 2011  \u2013 Present (4 years) shenzhen \u2022 Developing android/Linux device driver for various audio products on android phone and Tablet platform. \n\u2022 Supporting audio tuning for TI mini-DSP codec with AEC/NC (audio echo cancellation/noise cancellation) and ANC (active noise cancellation) solution. \n\u2022 Working with Business Unit and global design team to build Reference design for new audio codec. \n\u2022 Taking responsibility of software support, audio tuning and project management for various audio devices application to support Field team and key account customers across the Asia region. \n\u2022 Presenting Training about new product application to Field team and Business Development guys for product advertisement activity. Senior Software Engineer National Semiconductor November 2009  \u2013  September 2011  (1 year 11 months) shenzhen \u2022 Developing android/Linux device driver and software library and utility for various audio products \n\u2022 Working with design team to build Reference design for NS spatial audio and ultrasound chipset product. \n\u2022 Take responsibility of technical support for various audio devices application to Field team and key account customers across the Asia region. \n\u2022 Making demo activity for new product with android phone and Tablet to customers and training Field team and marketing guys for product application. Senior Software Engineer National Semiconductor November 2009  \u2013  September 2011  (1 year 11 months) shenzhen \u2022 Developing android/Linux device driver and software library and utility for various audio products \n\u2022 Working with design team to build Reference design for NS spatial audio and ultrasound chipset product. \n\u2022 Take responsibility of technical support for various audio devices application to Field team and key account customers across the Asia region. \n\u2022 Making demo activity for new product with android phone and Tablet to customers and training Field team and marketing guys for product application. Skills C/C++, android/... ALSA Software Development Device Drivers Android Product Development Debugging Embedded Software Embedded Systems Firmware ARM Skills  C/C++, android/... ALSA Software Development Device Drivers Android Product Development Debugging Embedded Software Embedded Systems Firmware ARM C/C++, android/... ALSA Software Development Device Drivers Android Product Development Debugging Embedded Software Embedded Systems Firmware ARM C/C++, android/... ALSA Software Development Device Drivers Android Product Development Debugging Embedded Software Embedded Systems Firmware ARM Education University of Science and Technology of China Master's degree,  Science and Technology of Instrumentation 2001  \u2013 2004 University of Science and Technology of China Bachelor's degree,  Mechanical and Electronic engineering 1995  \u2013 2000 University of Science and Technology of China Master's degree,  Science and Technology of Instrumentation 2001  \u2013 2004 University of Science and Technology of China Master's degree,  Science and Technology of Instrumentation 2001  \u2013 2004 University of Science and Technology of China Master's degree,  Science and Technology of Instrumentation 2001  \u2013 2004 University of Science and Technology of China Bachelor's degree,  Mechanical and Electronic engineering 1995  \u2013 2000 University of Science and Technology of China Bachelor's degree,  Mechanical and Electronic engineering 1995  \u2013 2000 University of Science and Technology of China Bachelor's degree,  Mechanical and Electronic engineering 1995  \u2013 2000 ", "Experience Senior Application Engineer Intel Corporation April 2014  \u2013 Present (1 year 5 months) Hillsboro, Oregon Provide technical sales support to channel partners, customers, and sales teams on the design and implementation of embedded appliances and devices for diverse global verticals including education, retail, industrial, energy, manufacturing, and transportation markets Worldwide Technical Training Manager Intel Corporation June 2008  \u2013  April 2014  (5 years 11 months) Hillsboro, Oregon Managed the planning, coordination, and delivery of channel server training programs including the development of training content and demonstrations for key face-to-face training events. Accountable for web-based training curricula, webinar content, and the worldwide distribution of hardware kits to support all training events. Senior Technical Marketing Engineer Intel Corporation June 2004  \u2013  June 2008  (4 years 1 month) Hillsboro, Oregon EPSM TME with responsibility for supporting sustaining modular server products through the capture, tracking, and closure of technical issues and the development of training programs for new and existing product lines. Team training lead for all aspects of Intel server training design, development, deployment, and cost control. Senior Technical Training Engineer Intel Corporation March 2000  \u2013  June 2004  (4 years 4 months) Hillsboro, Oregon Training team lead and senior technical training engineer responsible for the management and coordination of worldwide training events including equipment logistics, event scheduling, trainer support, and training design. Managed a staff of four training developers. Engineering Manager Precision Computers Inc. March 1997  \u2013  March 2000  (3 years 1 month) Portland, Oregon Managed a staff of eleven people including network engineers, customer support staff, \nPC and server repair technicians, and computer assembly technicians. Responsible for all aspects of the engineering department including staffing, human resource issues, budgeting, financial reporting and profitability. Network Administrator IQ Credit Union February 1995  \u2013  March 1997  (2 years 2 months) Vancouver, Washington Managed a five site, wide area, Novell network and Mitel telephone system. Developed strategies and cost budgets for both the daily operations of the IT infrastructure and a variety of special projects. Designed and managed the installation of voice and data networks for new branch \noffices. Managed contracts with the telephone company for data services to connect branches to \nthe corporate wide area network. Oversaw technical support for PC hardware and software, and the telephone system. Conducted formal computer training classes for staff and the management team. Senior Application Engineer Intel Corporation April 2014  \u2013 Present (1 year 5 months) Hillsboro, Oregon Provide technical sales support to channel partners, customers, and sales teams on the design and implementation of embedded appliances and devices for diverse global verticals including education, retail, industrial, energy, manufacturing, and transportation markets Senior Application Engineer Intel Corporation April 2014  \u2013 Present (1 year 5 months) Hillsboro, Oregon Provide technical sales support to channel partners, customers, and sales teams on the design and implementation of embedded appliances and devices for diverse global verticals including education, retail, industrial, energy, manufacturing, and transportation markets Worldwide Technical Training Manager Intel Corporation June 2008  \u2013  April 2014  (5 years 11 months) Hillsboro, Oregon Managed the planning, coordination, and delivery of channel server training programs including the development of training content and demonstrations for key face-to-face training events. Accountable for web-based training curricula, webinar content, and the worldwide distribution of hardware kits to support all training events. Worldwide Technical Training Manager Intel Corporation June 2008  \u2013  April 2014  (5 years 11 months) Hillsboro, Oregon Managed the planning, coordination, and delivery of channel server training programs including the development of training content and demonstrations for key face-to-face training events. Accountable for web-based training curricula, webinar content, and the worldwide distribution of hardware kits to support all training events. Senior Technical Marketing Engineer Intel Corporation June 2004  \u2013  June 2008  (4 years 1 month) Hillsboro, Oregon EPSM TME with responsibility for supporting sustaining modular server products through the capture, tracking, and closure of technical issues and the development of training programs for new and existing product lines. Team training lead for all aspects of Intel server training design, development, deployment, and cost control. Senior Technical Marketing Engineer Intel Corporation June 2004  \u2013  June 2008  (4 years 1 month) Hillsboro, Oregon EPSM TME with responsibility for supporting sustaining modular server products through the capture, tracking, and closure of technical issues and the development of training programs for new and existing product lines. Team training lead for all aspects of Intel server training design, development, deployment, and cost control. Senior Technical Training Engineer Intel Corporation March 2000  \u2013  June 2004  (4 years 4 months) Hillsboro, Oregon Training team lead and senior technical training engineer responsible for the management and coordination of worldwide training events including equipment logistics, event scheduling, trainer support, and training design. Managed a staff of four training developers. Senior Technical Training Engineer Intel Corporation March 2000  \u2013  June 2004  (4 years 4 months) Hillsboro, Oregon Training team lead and senior technical training engineer responsible for the management and coordination of worldwide training events including equipment logistics, event scheduling, trainer support, and training design. Managed a staff of four training developers. Engineering Manager Precision Computers Inc. March 1997  \u2013  March 2000  (3 years 1 month) Portland, Oregon Managed a staff of eleven people including network engineers, customer support staff, \nPC and server repair technicians, and computer assembly technicians. Responsible for all aspects of the engineering department including staffing, human resource issues, budgeting, financial reporting and profitability. Engineering Manager Precision Computers Inc. March 1997  \u2013  March 2000  (3 years 1 month) Portland, Oregon Managed a staff of eleven people including network engineers, customer support staff, \nPC and server repair technicians, and computer assembly technicians. Responsible for all aspects of the engineering department including staffing, human resource issues, budgeting, financial reporting and profitability. Network Administrator IQ Credit Union February 1995  \u2013  March 1997  (2 years 2 months) Vancouver, Washington Managed a five site, wide area, Novell network and Mitel telephone system. Developed strategies and cost budgets for both the daily operations of the IT infrastructure and a variety of special projects. Designed and managed the installation of voice and data networks for new branch \noffices. Managed contracts with the telephone company for data services to connect branches to \nthe corporate wide area network. Oversaw technical support for PC hardware and software, and the telephone system. Conducted formal computer training classes for staff and the management team. Network Administrator IQ Credit Union February 1995  \u2013  March 1997  (2 years 2 months) Vancouver, Washington Managed a five site, wide area, Novell network and Mitel telephone system. Developed strategies and cost budgets for both the daily operations of the IT infrastructure and a variety of special projects. Designed and managed the installation of voice and data networks for new branch \noffices. Managed contracts with the telephone company for data services to connect branches to \nthe corporate wide area network. Oversaw technical support for PC hardware and software, and the telephone system. Conducted formal computer training classes for staff and the management team. Skills Intel SoC Processors Debugging Semiconductor Industry Semiconductors Product Marketing Computer Architecture ASIC Microarchitecture Verilog Product Management IC Training Leadership Embedded Systems EDA Ethernet Technical Marketing ARM Device Drivers FPGA Networking PCIe Cross-functional Team... Firmware Wireless Analog Go-to-market Strategy Microprocessors System Architecture Hardware High Performance... Hardware Architecture See 19+ \u00a0 \u00a0 See less Skills  Intel SoC Processors Debugging Semiconductor Industry Semiconductors Product Marketing Computer Architecture ASIC Microarchitecture Verilog Product Management IC Training Leadership Embedded Systems EDA Ethernet Technical Marketing ARM Device Drivers FPGA Networking PCIe Cross-functional Team... Firmware Wireless Analog Go-to-market Strategy Microprocessors System Architecture Hardware High Performance... Hardware Architecture See 19+ \u00a0 \u00a0 See less Intel SoC Processors Debugging Semiconductor Industry Semiconductors Product Marketing Computer Architecture ASIC Microarchitecture Verilog Product Management IC Training Leadership Embedded Systems EDA Ethernet Technical Marketing ARM Device Drivers FPGA Networking PCIe Cross-functional Team... Firmware Wireless Analog Go-to-market Strategy Microprocessors System Architecture Hardware High Performance... Hardware Architecture See 19+ \u00a0 \u00a0 See less Intel SoC Processors Debugging Semiconductor Industry Semiconductors Product Marketing Computer Architecture ASIC Microarchitecture Verilog Product Management IC Training Leadership Embedded Systems EDA Ethernet Technical Marketing ARM Device Drivers FPGA Networking PCIe Cross-functional Team... Firmware Wireless Analog Go-to-market Strategy Microprocessors System Architecture Hardware High Performance... Hardware Architecture See 19+ \u00a0 \u00a0 See less "]}