-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
-- Date        : Thu Oct 21 17:44:02 2021
-- Host        : mconsonni-All-Series running 64-bit Ubuntu 20.04.3 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_dlconstant_gpio_3_0_sim_netlist.vhdl
-- Design      : design_1_dlconstant_gpio_3_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tftg256-2
-- --------------------------------------------------------------------------------
`protect begin_protected
`protect version = 2
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2020.2"
`protect begin_commonblock
`protect control error_handling = "delegated"
`protect control runtime_visibility = "delegated"
`protect control child_visibility = "delegated"
`protect control decryption = (activity==simulation)? "false" : "true"
`protect end_commonblock
`protect begin_toolblock
`protect rights_digest_method="sha256"
`protect key_keyowner = "Xilinx", key_keyname= "xilinxt_2020_08", key_method = "rsa", key_block
Flpphezo9d1B7Ruh6QfEVZP+/zUdyk1tGJ9lVEMFmAgN6NvdWXbPrgBRIlKpIL3doJMqAK0T6gSM
jzOdNxysplWJwrqXgqUpOH3oygEwXSE8qVNAV1IW3ZiN3JVhtwgo8FfZ87gOi/gqx+42qhdKmdrT
8gflFi2GguS7HGy5WXHyLXgfndVGyG173f5ZlS1qhMjanY9sAdGIY9lfHuFfQF5hoxc3gJkqwm1u
JRz8CIr16hH3GcehFDtVwecRUhRfHGFMN7s76Lq60xxa2fJriuqHU7xZ69Yd8t90MCz2mpKcMUss
gx89PtZu7lIqARGaUuViapiTbpXvEHnuJivsCg==

`protect control xilinx_configuration_visible = "false"
`protect control xilinx_enable_modification = "false"
`protect control xilinx_enable_probing = "false"
`protect control xilinx_enable_netlist_export = "true"
`protect control xilinx_enable_bitstream = "true"
`protect control decryption = (xilinx_activity==simulation)? "false" : "true"
`protect end_toolblock="7SGoAXadKN90mEv89L0drAAgXP1TtagDblLhKKCCre4="
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 1168)
`protect data_block
nYJxhUfL0VtS/l+erg0r+4/sZRh1jVaZA3JOAXxJMtzSbxZoG7G2ARIiT25Oeomb/L9mL4eRI2U0
ZVsSCZHs3WaZDLJYjH0f+M61YGE5V8OZWSRxWDEE8D0KYdYwbYVlj7EXF9hl14q9VNI+doFkxe5C
y9D5XjivBzI2QTPKN233V/iUQPYIuN+G6UO1DOIKYvI7uulPTxGVRjVDY06p5mwDNWBxHDuK0UG6
bUKuAdND1DSd8ri3Lu736Zq7A3h+v0NDleWf0wIj0Ix+VHhK01AkSA0h9DMa1c9odxbq/PZ1ksll
eP6iXxjymGibyW5jI1XHcCkYFqO4N/AWJY++3a1HtHosD+hcLwvT2Rj4jWI2ntVs3nq0CDJKd0r2
cv2247Yuyzpmn0UWNPBSfDcQyD4vw8K8aNh4mXNnKr9+ajnVvY0UpEkZyLyJoUYL45gt1jRq/dyf
gWbkoW2nkNe+uMSEwbz36B42zXvVe46Cxld9ow0c0o3AkhHQSFTGUNoS/Yw5jCHACPdH0EptxxAB
Qb84AuQ++3iIEcdF69vFuLFvMunapo7L49GJ3EVqlxzH3OpO4Q8fVIZ2PTMzt0wlKql0OK4PWj8R
YfarYfFmK7spJra9KVcq7O65UPN0g+w85Be87W2fvjB04ag/DE0q9EasyU80bv+hIa1p9Kopi+lJ
DXxLqqwZv7KpMm/KS5m3wI9RatoDlLU0S71X0zuSaqTcnCHsGNlGqTbrPtBvOcc+BfLOR3XwZn6O
XVkdn5M9fmouwgY8Qi0z3Ndh9FsVpTELH0JIF2hSdBdY7hDpR2mgvolAbnK0bbbZrZmm5FVJRgCq
L5HpoxUA04iuWTkza7SaIPILYg3UJFbRTikq9ZsINt49HliOfKwE13ydan1fGpbUC4wVfiy31nUX
L/zc5v75Ap+Qf6M9XGWI0l3f0OBKJHb4hSKD7Am1YjGQYrfs+ASFHzI+izPyBbMEkPeLm1Z6eIT2
199Un4m2rhedn92N4gXvTq/0fTS3AKqN49o39+W0eDcWcgwt84RCxzl4WRZGUBl0zl54xKaL0CCn
gJUcoNbWLdGC0+6td3nvCnkeJ22sBlh4pfscuUC1K6xOJD87YhsH01o+CCQa/PUznPET01QmuQMQ
9Skj+VtlUJtTMrF/SjafhE076Zs9aWXckeTW+2sl+ozwjx9QjseLlHMSNvN0pw3fkxwb5s0NpmUT
S3sQ7wbTHRWcLH3GQPprTiFbPGMtk9yXBxeP0W2UK93hwfxvpw4jSULoZOYv8HXyVIEWb8BH4zf1
KJHAXEd6gOvyt5MgRVy3/fTGwNwthmkPE6lbhcZ5TGVlCmxSeANO+Kg1BJrR+s8FMQxgS/UAGZc4
SfCxzAPWwQyUSVkNcyYkyyVfr8OuglQgPt7nwEcBeFczQrutZ/t0LfLKmSdA1eQKED3irllDLf1W
/9fWc8yGF8oHAu2KKJCQx+UbS5ZmA6FQmnBSC5OhPZu/aFSa0pEQPJyRi3YdJ+6lQ2E5oD5IfLPL
Yh1D8giZKcJ1KLnSHEY7oTcqspPGMt0t2J/oYg==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    constant_val : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_dlconstant_gpio_3_0,dlconstant,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "package_project";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "dlconstant,Vivado 2020.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  attribute VALUE : integer;
  attribute VALUE of U0 : label is 1;
  attribute WIDTH : integer;
  attribute WIDTH of U0 : label is 1;
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of U0 : label is "true";
  attribute x_interface_info : string;
  attribute x_interface_info of constant_val : signal is "xilinx.com:interface:gpio:1.0 constant_out TRI_O";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of constant_val : signal is "XIL_INTERFACENAME constant_out, BOARD.ASSOCIATED_PARAM CONSTANT_BOARD_INTERFACE";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dlconstant
     port map (
      constant_val(0) => constant_val(0)
    );
end STRUCTURE;
