Notice 0: Reading LEF file:  Nangate45/Nangate45.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  Nangate45/Nangate45.lef
Notice 0: 
Reading DEF file: gcd_placed.def
Notice 0: Design: gcd
Notice 0:     Created 54 pins.
Notice 0:     Created 571 components and 2554 component-terminals.
Notice 0:     Created 5 special nets and 1142 connections.
Notice 0:     Created 528 nets and 1412 connections.
Notice 0: Finished DEF file: gcd_placed.def
worst slack 9.33
Inserted 35 input buffers.
Inserted 18 output buffers.
Resized 49 instances.
No hold violations found.
Startpoint: _886_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _880_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _886_/CK (DFF_X1)
   0.08    0.08 ^ _886_/Q (DFF_X1)
   0.04    0.13 ^ _748_/Z (BUF_X1)
   0.05    0.18 ^ _475_/ZN (XNOR2_X2)
   0.05    0.23 ^ _476_/ZN (AND2_X1)
   0.05    0.28 ^ _480_/ZN (AND2_X1)
   0.02    0.30 v _615_/ZN (OAI21_X1)
   0.03    0.33 ^ _616_/ZN (NAND2_X1)
   0.04    0.37 ^ _651_/ZN (AND2_X1)
   0.01    0.38 v _655_/ZN (NOR3_X2)
   0.07    0.45 v _669_/ZN (OR3_X1)
   0.04    0.49 ^ _673_/ZN (AOI21_X1)
   0.01    0.50 v _680_/ZN (NOR2_X1)
   0.04    0.54 v _681_/ZN (XNOR2_X1)
   0.03    0.57 v _682_/ZN (AND2_X1)
   0.03    0.60 ^ _685_/ZN (OAI21_X1)
   0.02    0.62 v _686_/ZN (OAI21_X1)
   0.03    0.64 v _814_/Z (BUF_X1)
   0.00    0.64 v _880_/D (DFF_X1)
           0.64   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ _880_/CK (DFF_X1)
  -0.04    9.96   library setup time
           9.96   data required time
---------------------------------------------------------
           9.96   data required time
          -0.64   data arrival time
---------------------------------------------------------
           9.32   slack (MET)


max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
_443_/ZN                                0.20    0.06    0.14 (MET)

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
_460_/Z                                 100     10     90 (MET)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_443_/ZN                               10.47    3.23    7.24 (MET)

worst slack 9.32
Driver    length delay
_759_/Z manhtn 105 steiner 105 0.00
_850_/Z manhtn 96 steiner 96 0.00
_786_/Z manhtn 80 steiner 80 0.00
_813_/Z manhtn 78 steiner 78 0.00
_847_/Z manhtn 78 steiner 78 0.00
_839_/Z manhtn 76 steiner 76 0.00
_551_/Z manhtn 71 steiner 71 0.00
_851_/Z manhtn 70 steiner 70 0.00
_725_/Z manhtn 67 steiner 67 0.00
Design area 733 u^2 11% utilization.
