arch                  	circuit        	script_params	vtr_flow_elapsed_time	error	odin_synth_time	max_odin_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision	vpr_build_info                	vpr_compiler                                     	vpr_compiled       	hostname                         	rundir                                                                                                                                                                                     	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_time	placed_wirelength_est	place_time	place_quench_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	min_chan_width_total_timing_analysis_time	min_chan_width_total_sta_time	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	crit_path_route_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time
k6_N10_mem32K_40nm.xml	ch_intrinsics.v	common       	3.35                 	     	0.04           	9156        	3        	0.29          	-1          	-1          	37736      	-1      	-1         	70     	99    	1           	0       	success   	ed88171eb   	Release IPO VTR_ASSERT_LEVEL=2	Clang 7.0.1 on Linux-5.6.14-1rodete2-amd64 x86_64	2020-06-30T11:33:03	keithrothman2.svl.corp.google.com	/usr/local/google/home/keithrothman/cat_x/update_wip/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_basic/basic_timing/run002/k6_N10_mem32K_40nm.xml/ch_intrinsics.v/common	71848      	99                	130                	363                	493                  	1                 	255                 	300                   	12          	12           	144              	clb                      	auto       	0.08     	674                  	0.60      	0.00             	1.93788       	-201.731            	-1.93788            	1.93788                                                      	0.00102743                       	0.000700185          	0.127021                        	0.0947448           	50            	1166             	11                                    	5.66058e+06           	4.32058e+06          	388532.                          	2698.14                             	1.25                     	0.298534                                 	0.219678                     	1175                       	14                               	744                        	1061                              	122210                     	41536                    	2.43039            	2.43039                                           	-229.619 	-2.43039 	0       	0       	515677.                     	3581.09                        	0.05                	0.0288537                           	0.0202806               
k6_N10_mem32K_40nm.xml	diffeq1.v      	common       	9.31                 	     	0.03           	9076        	15       	0.47          	-1          	-1          	37932      	-1      	-1         	52     	162   	0           	5       	success   	ed88171eb   	Release IPO VTR_ASSERT_LEVEL=2	Clang 7.0.1 on Linux-5.6.14-1rodete2-amd64 x86_64	2020-06-30T11:33:03	keithrothman2.svl.corp.google.com	/usr/local/google/home/keithrothman/cat_x/update_wip/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_basic/basic_timing/run002/k6_N10_mem32K_40nm.xml/diffeq1.v/common      	84540      	162               	96                 	999                	932                  	1                 	707                 	315                   	16          	16           	256              	mult_36                  	auto       	0.21     	5445                 	1.25      	0.01             	19.9477       	-1758.52            	-19.9477            	19.9477                                                      	0.00209387                       	0.00170781           	0.304918                        	0.259223            	46            	12077            	36                                    	1.21132e+07           	4.78249e+06          	696785.                          	2721.82                             	5.10                     	0.900011                                 	0.741954                     	10428                      	21                               	4681                       	10002                             	2308673                    	614312                   	23.8693            	23.8693                                           	-2019.69 	-23.8693 	0       	0       	894618.                     	3494.60                        	0.44                	0.0796824                           	0.0667388               
k6_N10_mem32K_40nm.xml	single_wire.v  	common       	0.39                 	     	0.01           	5916        	1        	0.01          	-1          	-1          	33120      	-1      	-1         	0      	1     	0           	0       	success   	ed88171eb   	Release IPO VTR_ASSERT_LEVEL=2	Clang 7.0.1 on Linux-5.6.14-1rodete2-amd64 x86_64	2020-06-30T11:33:03	keithrothman2.svl.corp.google.com	/usr/local/google/home/keithrothman/cat_x/update_wip/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_basic/basic_timing/run002/k6_N10_mem32K_40nm.xml/single_wire.v/common  	62988      	1                 	1                  	1                  	2                    	0                 	1                   	2                     	3           	3            	9                	-1                       	auto       	0.00     	2                    	0.01      	0.00             	0.205011      	-0.205011           	-0.205011           	nan                                                          	2.641e-05                        	1.6713e-05           	0.000131505                     	5.2734e-05          	14            	5                	1                                     	53894                 	0                    	3251.56                          	361.284                             	0.01                     	0.000560666                              	0.000258475                  	5                          	1                                	1                          	1                                 	23                         	21                       	0.515002           	nan                                               	-0.515002	-0.515002	0       	0       	4350.07                     	483.341                        	0.00                	0.00065458                          	0.00022209              
k6_N10_mem32K_40nm.xml	single_ff.v    	common       	0.37                 	     	0.01           	5888        	1        	0.00          	-1          	-1          	35240      	-1      	-1         	1      	2     	0           	0       	success   	ed88171eb   	Release IPO VTR_ASSERT_LEVEL=2	Clang 7.0.1 on Linux-5.6.14-1rodete2-amd64 x86_64	2020-06-30T11:33:03	keithrothman2.svl.corp.google.com	/usr/local/google/home/keithrothman/cat_x/update_wip/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_basic/basic_timing/run002/k6_N10_mem32K_40nm.xml/single_ff.v/common    	64048      	2                 	1                  	3                  	4                    	1                 	3                   	4                     	3           	3            	9                	-1                       	auto       	0.00     	4                    	0.00      	0.00             	0.570641      	-0.944653           	-0.570641           	0.570641                                                     	9.8126e-05                       	2.7322e-05           	0.000184556                     	8.2284e-05          	2             	3                	2                                     	53894                 	53894                	1165.58                          	129.509                             	0.00                     	0.00128548                               	0.000454402                  	3                          	2                                	4                          	4                                 	86                         	48                       	0.577715           	0.577715                                          	-1.04204 	-0.577715	0       	0       	1165.58                     	129.509                        	0.00                	0.000476909                         	0.000343331             
