{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1434423206518 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top_HMC 5CEFA2F23C8 " "Selected device 5CEFA2F23C8 for design \"top_HMC\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1434423206603 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1434423206649 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1434423206649 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1434423207402 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1434423207440 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1434423207904 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1434423208325 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1434423218623 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X54_Y38_N0 " "PLL(s) placed in location FRACTIONALPLL_X54_Y38_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_pll0:pll0\|pll1~FRACTIONAL_PLL " "PLL top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_pll0:pll0\|pll1~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Quartus II" 0 -1 1434423219329 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1434423219329 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "3 s (3 global) " "Promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_pll0:pll0\|pll_afi_clk~CLKENA0 9 global CLKCTRL_G11 " "top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_pll0:pll0\|pll_afi_clk~CLKENA0 with 9 fanout uses global clock CLKCTRL_G11" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1434423219335 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_pll0:pll0\|pll_avl_clk~CLKENA0 1224 global CLKCTRL_G8 " "top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_pll0:pll0\|pll_avl_clk~CLKENA0 with 1224 fanout uses global clock CLKCTRL_G8" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1434423219335 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_pll0:pll0\|pll_config_clk~CLKENA0 233 global CLKCTRL_G10 " "top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_pll0:pll0\|pll_config_clk~CLKENA0 with 233 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1434423219335 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1434423219335 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk_clk~inputCLKENA0 15 global CLKCTRL_G14 " "clk_clk~inputCLKENA0 with 15 fanout uses global clock CLKCTRL_G14" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1434423219335 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1434423219335 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1434423219742 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_avalon_st_clock_crosser " "Entity altera_avalon_st_clock_crosser" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434423227823 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434423227823 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434423227823 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434423227823 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434423227823 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434423227823 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434423227823 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434423227823 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1434423227823 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434423227823 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1434423227823 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434423227823 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434423227823 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434423227823 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1434423227823 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1434423227823 ""}
{ "Info" "ISTA_SDC_FOUND" "top_LPC_FPGA/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'top_LPC_FPGA/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1434423227930 ""}
{ "Info" "ISTA_SDC_FOUND" "top_LPC_FPGA/synthesis/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'top_LPC_FPGA/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1434423227961 ""}
{ "Info" "ISTA_SDC_FOUND" "top_LPC_FPGA/synthesis/submodules/top_LPC_FPGA_DDR3_interface_p0.sdc " "Reading SDC File: 'top_LPC_FPGA/synthesis/submodules/top_LPC_FPGA_DDR3_interface_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1434423227975 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1434423227981 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "top_LPC_FPGA:LPC_FPGA\|clk_divide:clk_divide_8k_0\|clk_out " "Node: top_LPC_FPGA:LPC_FPGA\|clk_divide:clk_divide_8k_0\|clk_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\|hmc_inst~FF_20 top_LPC_FPGA:LPC_FPGA\|clk_divide:clk_divide_8k_0\|clk_out " "Register top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\|hmc_inst~FF_20 is being clocked by top_LPC_FPGA:LPC_FPGA\|clk_divide:clk_divide_8k_0\|clk_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1434423229077 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1434423229077 "|LinearPrediction|top_LPC_FPGA:LPC_FPGA|clk_divide:clk_divide_8k_0|clk_out"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_FPGA\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: LPC_FPGA\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423229094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_FPGA\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: LPC_FPGA\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423229094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_FPGA\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: LPC_FPGA\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423229094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_FPGA\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: LPC_FPGA\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423229094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_FPGA\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: LPC_FPGA\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423229094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_FPGA\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: LPC_FPGA\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423229094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_FPGA\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: LPC_FPGA\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423229094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_FPGA\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: LPC_FPGA\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423229094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_FPGA\|ddr3_interface\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: LPC_FPGA\|ddr3_interface\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423229094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_FPGA\|ddr3_interface\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: LPC_FPGA\|ddr3_interface\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423229094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_FPGA\|ddr3_interface\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LPC_FPGA\|ddr3_interface\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423229094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_FPGA\|ddr3_interface\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: LPC_FPGA\|ddr3_interface\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423229094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_FPGA\|ddr3_interface\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: LPC_FPGA\|ddr3_interface\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423229094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_FPGA\|ddr3_interface\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: LPC_FPGA\|ddr3_interface\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423229094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_FPGA\|ddr3_interface\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: LPC_FPGA\|ddr3_interface\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423229094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_FPGA\|ddr3_interface\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LPC_FPGA\|ddr3_interface\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423229094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_FPGA\|ddr3_interface\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LPC_FPGA\|ddr3_interface\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423229094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_FPGA\|ddr3_interface\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LPC_FPGA\|ddr3_interface\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423229094 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1434423229094 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1434423229231 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1434423229231 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423229246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423229246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423229246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423229246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423229246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423229246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423229246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423229246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_FPGA\|ddr3_interface\|pll0\|pll_afi_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_afi_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423229246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_FPGA\|ddr3_interface\|pll0\|pll_afi_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_afi_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423229246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_FPGA\|ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from LPC_FPGA\|ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423229246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_FPGA\|ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from LPC_FPGA\|ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423229246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_FPGA\|ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from LPC_FPGA\|ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423229246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_FPGA\|ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from LPC_FPGA\|ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423229246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423229246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423229246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423229246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423229246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_FPGA\|ddr3_interface\|pll0\|pll_afi_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_afi_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423229246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_FPGA\|ddr3_interface\|pll0\|pll_afi_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_afi_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423229246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_FPGA\|ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from LPC_FPGA\|ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423229246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_FPGA\|ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from LPC_FPGA\|ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423229246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_FPGA\|ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from LPC_FPGA\|ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423229246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_FPGA\|ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from LPC_FPGA\|ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423229246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.130 " "Setup clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423229246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423229246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.130 " "Setup clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423229246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423229246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.130 " "Setup clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423229246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423229246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.130 " "Setup clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423229246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423229246 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1434423229246 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1434423229249 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 15 clocks " "Found 15 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1434423229250 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1434423229250 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1434423229250 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000      clk_clk " "   8.000      clk_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1434423229250 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 LPC_FPGA\|ddr3_interface\|pll0\|pll_afi_clk " "   3.333 LPC_FPGA\|ddr3_interface\|pll0\|pll_afi_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1434423229250 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.666 LPC_FPGA\|ddr3_interface\|pll0\|pll_avl_clk " "  16.666 LPC_FPGA\|ddr3_interface\|pll0\|pll_avl_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1434423229250 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  50.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_config_clk " "  50.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_config_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1434423229250 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk " "   3.333 LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1434423229250 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 LPC_FPGA\|ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0_sampling_clock " "   3.333 LPC_FPGA\|ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1434423229250 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_mem_ck\[0\] " "   3.333 memory_mem_ck\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1434423229250 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_mem_ck_n\[0\] " "   3.333 memory_mem_ck_n\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1434423229250 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_mem_dqs\[0\]_IN " "   3.333 memory_mem_dqs\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1434423229250 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_mem_dqs\[0\]_OUT " "   3.333 memory_mem_dqs\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1434423229250 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_mem_dqs\[1\]_IN " "   3.333 memory_mem_dqs\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1434423229250 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_mem_dqs\[1\]_OUT " "   3.333 memory_mem_dqs\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1434423229250 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_mem_dqs_n\[0\]_OUT " "   3.333 memory_mem_dqs_n\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1434423229250 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_mem_dqs_n\[1\]_OUT " "   3.333 memory_mem_dqs_n\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1434423229250 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1434423229250 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1434423229639 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1434423229716 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1434423229721 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1434423229741 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1434423229783 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1434423229827 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1434423229827 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1434423229849 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1434423231767 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "48 EC " "Packed 48 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1434423231790 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 MLAB cell " "Packed 32 registers into blocks of type MLAB cell" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1434423231790 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1434423231790 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:25 " "Fitter preparation operations ending: elapsed time is 00:00:25" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1434423232624 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1434423238742 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1434423244003 ""}
{ "Warning" "WFITAPI_FITAPI_WARNING_WARN_USER_OF_AUTO_POWER_UP_EQUIVALENT_LUTRAM_CONVERSION" "32 " "Fitter has implemented the following 32 RAMs using MLAB locations, which can behave differently during power up than dedicated RAM locations" { { "Info" "IFITAPI_FITAPI_INFO_ABOUT_AUTO_POWER_UP_EQUIVALENT_LUTRAM_CONVERSION" "" "For more information about RAMs, refer to the Fitter RAM Summary report." {  } {  } 0 170241 "For more information about RAMs, refer to the Fitter RAM Summary report." 0 0 "Quartus II" 0 -1 1434423261486 ""}  } {  } 0 170052 "Fitter has implemented the following %1!d! RAMs using MLAB locations, which can behave differently during power up than dedicated RAM locations" 0 0 "Fitter" 0 -1 1434423261486 ""}
{ "Info" "IFITAPI_FITAPI_INFO_INFORM_USER_OF_CARE_PAUSED_READ_EQUIVALENT_LUTRAM_CONVERSION" "32 " "Fitter has implemented the following 32 RAMs using MLAB locations, which will have the same paused read capabilities as dedicated RAM locations" { { "Info" "IFITAPI_FITAPI_INFO_ABOUT_AUTO_POWER_UP_EQUIVALENT_LUTRAM_CONVERSION" "" "For more information about RAMs, refer to the Fitter RAM Summary report." {  } {  } 0 170241 "For more information about RAMs, refer to the Fitter RAM Summary report." 0 0 "Quartus II" 0 -1 1434423261487 ""}  } {  } 0 170056 "Fitter has implemented the following %1!d! RAMs using MLAB locations, which will have the same paused read capabilities as dedicated RAM locations" 0 0 "Fitter" 0 -1 1434423261487 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:22 " "Fitter placement preparation operations ending: elapsed time is 00:00:22" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1434423261487 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1434423269292 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1434423279540 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:18 " "Fitter placement operations ending: elapsed time is 00:00:18" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1434423279540 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1434423305585 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "20 X44_Y34 X54_Y45 " "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X44_Y34 to location X54_Y45" {  } { { "loc" "" { Generic "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/" { { 1 { 0 "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X44_Y34 to location X54_Y45"} { { 12 { 0 ""} 44 34 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1434423332576 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1434423332576 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:32 " "Fitter routing operations ending: elapsed time is 00:00:32" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1434423344650 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1434423344658 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1434423344658 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 19.79 " "Total time spent on timing analysis during the Fitter is 19.79 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1434423353807 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1434423354244 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1434423376844 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1434423377023 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1434423405115 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:01:19 " "Fitter post-fit operations ending: elapsed time is 00:01:19" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1434423432461 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1434423433133 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0:p0\|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy\|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads\|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0:p0\|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy\|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads\|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs_n\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs_n\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/eric/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/eric/altera/15.0/quartus/linux64/pin_planner.ppl" { memory_mem_dqs_n[1] } } } { "/home/eric/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/eric/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs_n\[1\]" } } } } { "verilog/LinearPrediction.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/" { { 0 { 0 ""} 0 395 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1434423433200 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1434423433200 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0:p0\|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy\|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads\|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0:p0\|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy\|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads\|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs_n\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs_n\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/eric/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/eric/altera/15.0/quartus/linux64/pin_planner.ppl" { memory_mem_dqs_n[0] } } } { "/home/eric/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/eric/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs_n\[0\]" } } } } { "verilog/LinearPrediction.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/" { { 0 { 0 ""} 0 394 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1434423433200 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1434423433200 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0:p0\|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy\|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads\|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0:p0\|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy\|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads\|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/eric/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/eric/altera/15.0/quartus/linux64/pin_planner.ppl" { memory_mem_dqs[1] } } } { "/home/eric/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/eric/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs\[1\]" } } } } { "verilog/LinearPrediction.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/" { { 0 { 0 ""} 0 393 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1434423433200 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1434423433200 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0:p0\|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy\|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads\|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0:p0\|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy\|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads\|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/eric/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/eric/altera/15.0/quartus/linux64/pin_planner.ppl" { memory_mem_dqs[0] } } } { "/home/eric/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/eric/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs\[0\]" } } } } { "verilog/LinearPrediction.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/" { { 0 { 0 ""} 0 392 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1434423433200 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1434423433200 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0:p0\|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy\|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads\|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0:p0\|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy\|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads\|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[15\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[15\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/eric/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/eric/altera/15.0/quartus/linux64/pin_planner.ppl" { memory_mem_dq[15] } } } { "/home/eric/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/eric/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[15\]" } } } } { "verilog/LinearPrediction.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/" { { 0 { 0 ""} 0 391 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1434423433200 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1434423433200 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0:p0\|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy\|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads\|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0:p0\|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy\|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads\|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[14\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[14\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/eric/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/eric/altera/15.0/quartus/linux64/pin_planner.ppl" { memory_mem_dq[14] } } } { "/home/eric/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/eric/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[14\]" } } } } { "verilog/LinearPrediction.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/" { { 0 { 0 ""} 0 390 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1434423433200 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1434423433200 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0:p0\|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy\|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads\|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0:p0\|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy\|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads\|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[13\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[13\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/eric/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/eric/altera/15.0/quartus/linux64/pin_planner.ppl" { memory_mem_dq[13] } } } { "/home/eric/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/eric/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[13\]" } } } } { "verilog/LinearPrediction.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/" { { 0 { 0 ""} 0 389 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1434423433200 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1434423433200 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0:p0\|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy\|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads\|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0:p0\|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy\|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads\|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[12\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[12\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/eric/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/eric/altera/15.0/quartus/linux64/pin_planner.ppl" { memory_mem_dq[12] } } } { "/home/eric/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/eric/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[12\]" } } } } { "verilog/LinearPrediction.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/" { { 0 { 0 ""} 0 388 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1434423433200 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1434423433200 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0:p0\|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy\|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads\|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0:p0\|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy\|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads\|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[11\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[11\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/eric/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/eric/altera/15.0/quartus/linux64/pin_planner.ppl" { memory_mem_dq[11] } } } { "/home/eric/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/eric/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[11\]" } } } } { "verilog/LinearPrediction.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/" { { 0 { 0 ""} 0 387 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1434423433200 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1434423433200 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0:p0\|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy\|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads\|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0:p0\|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy\|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads\|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[10\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[10\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/eric/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/eric/altera/15.0/quartus/linux64/pin_planner.ppl" { memory_mem_dq[10] } } } { "/home/eric/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/eric/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[10\]" } } } } { "verilog/LinearPrediction.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/" { { 0 { 0 ""} 0 386 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1434423433200 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1434423433200 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0:p0\|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy\|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads\|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0:p0\|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy\|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads\|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[0\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/eric/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/eric/altera/15.0/quartus/linux64/pin_planner.ppl" { memory_mem_dq[0] } } } { "/home/eric/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/eric/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[0\]" } } } } { "verilog/LinearPrediction.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/" { { 0 { 0 ""} 0 376 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1434423433200 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1434423433200 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0:p0\|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy\|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads\|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0:p0\|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy\|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads\|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[1\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/eric/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/eric/altera/15.0/quartus/linux64/pin_planner.ppl" { memory_mem_dq[1] } } } { "/home/eric/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/eric/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[1\]" } } } } { "verilog/LinearPrediction.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/" { { 0 { 0 ""} 0 377 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1434423433200 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1434423433200 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0:p0\|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy\|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads\|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0:p0\|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy\|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads\|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[2\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/eric/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/eric/altera/15.0/quartus/linux64/pin_planner.ppl" { memory_mem_dq[2] } } } { "/home/eric/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/eric/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[2\]" } } } } { "verilog/LinearPrediction.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/" { { 0 { 0 ""} 0 378 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1434423433200 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1434423433200 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0:p0\|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy\|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads\|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0:p0\|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy\|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads\|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[3\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/eric/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/eric/altera/15.0/quartus/linux64/pin_planner.ppl" { memory_mem_dq[3] } } } { "/home/eric/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/eric/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[3\]" } } } } { "verilog/LinearPrediction.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/" { { 0 { 0 ""} 0 379 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1434423433200 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1434423433200 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0:p0\|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy\|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads\|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0:p0\|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy\|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads\|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[4\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/eric/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/eric/altera/15.0/quartus/linux64/pin_planner.ppl" { memory_mem_dq[4] } } } { "/home/eric/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/eric/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[4\]" } } } } { "verilog/LinearPrediction.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/" { { 0 { 0 ""} 0 380 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1434423433200 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1434423433200 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0:p0\|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy\|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads\|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0:p0\|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy\|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads\|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[5\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/eric/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/eric/altera/15.0/quartus/linux64/pin_planner.ppl" { memory_mem_dq[5] } } } { "/home/eric/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/eric/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[5\]" } } } } { "verilog/LinearPrediction.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/" { { 0 { 0 ""} 0 381 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1434423433200 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1434423433200 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0:p0\|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy\|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads\|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0:p0\|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy\|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads\|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[6\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/eric/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/eric/altera/15.0/quartus/linux64/pin_planner.ppl" { memory_mem_dq[6] } } } { "/home/eric/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/eric/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[6\]" } } } } { "verilog/LinearPrediction.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/" { { 0 { 0 ""} 0 382 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1434423433200 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1434423433200 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0:p0\|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy\|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads\|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0:p0\|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy\|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads\|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[7\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/eric/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/eric/altera/15.0/quartus/linux64/pin_planner.ppl" { memory_mem_dq[7] } } } { "/home/eric/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/eric/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[7\]" } } } } { "verilog/LinearPrediction.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/" { { 0 { 0 ""} 0 383 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1434423433200 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1434423433200 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0:p0\|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy\|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads\|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0:p0\|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy\|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads\|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[8\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[8\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/eric/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/eric/altera/15.0/quartus/linux64/pin_planner.ppl" { memory_mem_dq[8] } } } { "/home/eric/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/eric/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[8\]" } } } } { "verilog/LinearPrediction.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/" { { 0 { 0 ""} 0 384 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1434423433200 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1434423433200 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0:p0\|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy\|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads\|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0:p0\|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy\|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads\|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[9\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[9\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/eric/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/eric/altera/15.0/quartus/linux64/pin_planner.ppl" { memory_mem_dq[9] } } } { "/home/eric/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/eric/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[9\]" } } } } { "verilog/LinearPrediction.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/" { { 0 { 0 ""} 0 385 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1434423433200 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1434423433200 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1434423433200 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/output_files/top_HMC.fit.smsg " "Generated suppressed messages file /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/output_files/top_HMC.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1434423434418 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "3338 " "Peak virtual memory: 3338 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1434423438927 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 15 19:57:18 2015 " "Processing ended: Mon Jun 15 19:57:18 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1434423438927 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:56 " "Elapsed time: 00:03:56" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1434423438927 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:20 " "Total CPU time (on all processors): 00:04:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1434423438927 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1434423438927 ""}
