Analysis & Synthesis report for pwm_beep
Thu Dec 12 10:02:01 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for read_rom_11x700:read_rom_11x700_inst|rom_11x700:rom_11x700_inst|altsyncram:altsyncram_component|altsyncram_mba1:auto_generated
 16. Parameter Settings for User Entity Instance: addr_traverse:addr_traverse_inst
 17. Parameter Settings for User Entity Instance: read_rom_11x700:read_rom_11x700_inst|rom_11x700:rom_11x700_inst|altsyncram:altsyncram_component
 18. Parameter Settings for User Entity Instance: freq_to_period:freq_to_period_inst
 19. Parameter Settings for User Entity Instance: pwm_generator:pwm_generator_inst
 20. Parameter Settings for Inferred Entity Instance: freq_to_period:freq_to_period_inst|lpm_divide:Div0
 21. altsyncram Parameter Settings by Entity Instance
 22. Port Connectivity Checks: "pwm_generator:pwm_generator_inst"
 23. Elapsed Time Per Partition
 24. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Dec 12 10:02:01 2024            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; pwm_beep                                         ;
; Top-level Entity Name              ; top_pwm_beep                                     ;
; Family                             ; Cyclone IV E                                     ;
; Total logic elements               ; 893                                              ;
;     Total combinational functions  ; 893                                              ;
;     Dedicated logic registers      ; 146                                              ;
; Total registers                    ; 146                                              ;
; Total pins                         ; 4                                                ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 7,700                                            ;
; Embedded Multiplier 9-bit elements ; 0                                                ;
; Total PLLs                         ; 0                                                ;
+------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                                      ; top_pwm_beep       ; pwm_beep           ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 7           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-7         ; < 0.1%      ;
;     Processors 8-16        ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                   ;
+----------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                           ; Library ;
+----------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------------------------+---------+
; ../mif/tone_YeBen.mif            ; yes             ; User Memory Initialization File  ; D:/DATAFiles/QuartusII/ZiJiTuoZhan/pwm_beep/mif/tone_YeBen.mif                         ;         ;
; ip_core/rom_11x700/rom_11x700.v  ; yes             ; User Wizard-Generated File       ; D:/DATAFiles/QuartusII/ZiJiTuoZhan/pwm_beep/prj/ip_core/rom_11x700/rom_11x700.v        ;         ;
; ../rtl/top_pwm_beep.v            ; yes             ; User Verilog HDL File            ; D:/DATAFiles/QuartusII/ZiJiTuoZhan/pwm_beep/rtl/top_pwm_beep.v                         ;         ;
; ../rtl/read_rom_11x700.v         ; yes             ; User Verilog HDL File            ; D:/DATAFiles/QuartusII/ZiJiTuoZhan/pwm_beep/rtl/read_rom_11x700.v                      ;         ;
; ../rtl/pwm_generator.v           ; yes             ; User Verilog HDL File            ; D:/DATAFiles/QuartusII/ZiJiTuoZhan/pwm_beep/rtl/pwm_generator.v                        ;         ;
; ../rtl/freq_to_period.v          ; yes             ; User Verilog HDL File            ; D:/DATAFiles/QuartusII/ZiJiTuoZhan/pwm_beep/rtl/freq_to_period.v                       ;         ;
; ../rtl/addr_traverse.v           ; yes             ; User Verilog HDL File            ; D:/DATAFiles/QuartusII/ZiJiTuoZhan/pwm_beep/rtl/addr_traverse.v                        ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; d:/fpga_software/quartus_ii_13_0/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; d:/fpga_software/quartus_ii_13_0/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; d:/fpga_software/quartus_ii_13_0/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; d:/fpga_software/quartus_ii_13_0/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                     ; d:/fpga_software/quartus_ii_13_0/quartus/libraries/megafunctions/aglobal130.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; d:/fpga_software/quartus_ii_13_0/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                     ; d:/fpga_software/quartus_ii_13_0/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                     ; d:/fpga_software/quartus_ii_13_0/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                     ; d:/fpga_software/quartus_ii_13_0/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_mba1.tdf           ; yes             ; Auto-Generated Megafunction      ; D:/DATAFiles/QuartusII/ZiJiTuoZhan/pwm_beep/prj/db/altsyncram_mba1.tdf                 ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                     ; d:/fpga_software/quartus_ii_13_0/quartus/libraries/megafunctions/lpm_divide.tdf        ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                     ; d:/fpga_software/quartus_ii_13_0/quartus/libraries/megafunctions/abs_divider.inc       ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                     ; d:/fpga_software/quartus_ii_13_0/quartus/libraries/megafunctions/sign_div_unsign.inc   ;         ;
; db/lpm_divide_gkm.tdf            ; yes             ; Auto-Generated Megafunction      ; D:/DATAFiles/QuartusII/ZiJiTuoZhan/pwm_beep/prj/db/lpm_divide_gkm.tdf                  ;         ;
; db/sign_div_unsign_8nh.tdf       ; yes             ; Auto-Generated Megafunction      ; D:/DATAFiles/QuartusII/ZiJiTuoZhan/pwm_beep/prj/db/sign_div_unsign_8nh.tdf             ;         ;
; db/alt_u_div_4af.tdf             ; yes             ; Auto-Generated Megafunction      ; D:/DATAFiles/QuartusII/ZiJiTuoZhan/pwm_beep/prj/db/alt_u_div_4af.tdf                   ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction      ; D:/DATAFiles/QuartusII/ZiJiTuoZhan/pwm_beep/prj/db/add_sub_7pc.tdf                     ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction      ; D:/DATAFiles/QuartusII/ZiJiTuoZhan/pwm_beep/prj/db/add_sub_8pc.tdf                     ;         ;
+----------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary              ;
+---------------------------------------------+------------+
; Resource                                    ; Usage      ;
+---------------------------------------------+------------+
; Estimated Total logic elements              ; 893        ;
;                                             ;            ;
; Total combinational functions               ; 893        ;
; Logic element usage by number of LUT inputs ;            ;
;     -- 4 input functions                    ; 239        ;
;     -- 3 input functions                    ; 413        ;
;     -- <=2 input functions                  ; 241        ;
;                                             ;            ;
; Logic elements by mode                      ;            ;
;     -- normal mode                          ; 584        ;
;     -- arithmetic mode                      ; 309        ;
;                                             ;            ;
; Total registers                             ; 146        ;
;     -- Dedicated logic registers            ; 146        ;
;     -- I/O registers                        ; 0          ;
;                                             ;            ;
; I/O pins                                    ; 4          ;
; Total memory bits                           ; 7700       ;
; Embedded Multiplier 9-bit elements          ; 0          ;
; Maximum fan-out node                        ; nrst~input ;
; Maximum fan-out                             ; 244        ;
; Total fan-out                               ; 3291       ;
; Average fan-out                             ; 3.11       ;
+---------------------------------------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                        ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                              ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |top_pwm_beep                                ; 893 (1)           ; 146 (0)      ; 7700        ; 0            ; 0       ; 0         ; 4    ; 0            ; |top_pwm_beep                                                                                                                                    ; work         ;
;    |addr_traverse:addr_traverse_inst|        ; 80 (80)           ; 41 (41)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_pwm_beep|addr_traverse:addr_traverse_inst                                                                                                   ; work         ;
;    |freq_to_period:freq_to_period_inst|      ; 532 (54)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_pwm_beep|freq_to_period:freq_to_period_inst                                                                                                 ; work         ;
;       |lpm_divide:Div0|                      ; 478 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_pwm_beep|freq_to_period:freq_to_period_inst|lpm_divide:Div0                                                                                 ; work         ;
;          |lpm_divide_gkm:auto_generated|     ; 478 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_pwm_beep|freq_to_period:freq_to_period_inst|lpm_divide:Div0|lpm_divide_gkm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_8nh:divider|    ; 478 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_pwm_beep|freq_to_period:freq_to_period_inst|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider                       ; work         ;
;                |alt_u_div_4af:divider|       ; 478 (478)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_pwm_beep|freq_to_period:freq_to_period_inst|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider ; work         ;
;    |pwm_generator:pwm_generator_inst|        ; 280 (280)         ; 105 (105)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_pwm_beep|pwm_generator:pwm_generator_inst                                                                                                   ; work         ;
;    |read_rom_11x700:read_rom_11x700_inst|    ; 0 (0)             ; 0 (0)        ; 7700        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_pwm_beep|read_rom_11x700:read_rom_11x700_inst                                                                                               ; work         ;
;       |rom_11x700:rom_11x700_inst|           ; 0 (0)             ; 0 (0)        ; 7700        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_pwm_beep|read_rom_11x700:read_rom_11x700_inst|rom_11x700:rom_11x700_inst                                                                    ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 7700        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_pwm_beep|read_rom_11x700:read_rom_11x700_inst|rom_11x700:rom_11x700_inst|altsyncram:altsyncram_component                                    ; work         ;
;             |altsyncram_mba1:auto_generated| ; 0 (0)             ; 0 (0)        ; 7700        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_pwm_beep|read_rom_11x700:read_rom_11x700_inst|rom_11x700:rom_11x700_inst|altsyncram:altsyncram_component|altsyncram_mba1:auto_generated     ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+--------------------------+
; Name                                                                                                                                      ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+--------------------------+
; read_rom_11x700:read_rom_11x700_inst|rom_11x700:rom_11x700_inst|altsyncram:altsyncram_component|altsyncram_mba1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 700          ; 11           ; --           ; --           ; 7700 ; ../../mif/tone_YeBen.mif ;
+-------------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                           ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------+---------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                               ; IP Include File                                                                 ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------+---------------------------------------------------------------------------------+
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |top_pwm_beep|read_rom_11x700:read_rom_11x700_inst|rom_11x700:rom_11x700_inst ; D:/DATAFiles/QuartusII/ZiJiTuoZhan/pwm_beep/prj/ip_core/rom_11x700/rom_11x700.v ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                      ;
+-----------------------------------------------------+-------------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                       ; Free of Timing Hazards ;
+-----------------------------------------------------+-------------------------------------------+------------------------+
; freq_to_period:freq_to_period_inst|period[0]        ; freq_to_period:freq_to_period_inst|Equal0 ; yes                    ;
; freq_to_period:freq_to_period_inst|period[1]        ; freq_to_period:freq_to_period_inst|Equal0 ; yes                    ;
; freq_to_period:freq_to_period_inst|period[2]        ; freq_to_period:freq_to_period_inst|Equal0 ; yes                    ;
; freq_to_period:freq_to_period_inst|period[3]        ; freq_to_period:freq_to_period_inst|Equal0 ; yes                    ;
; freq_to_period:freq_to_period_inst|period[4]        ; freq_to_period:freq_to_period_inst|Equal0 ; yes                    ;
; freq_to_period:freq_to_period_inst|period[5]        ; freq_to_period:freq_to_period_inst|Equal0 ; yes                    ;
; freq_to_period:freq_to_period_inst|period[6]        ; freq_to_period:freq_to_period_inst|Equal0 ; yes                    ;
; freq_to_period:freq_to_period_inst|period[7]        ; freq_to_period:freq_to_period_inst|Equal0 ; yes                    ;
; freq_to_period:freq_to_period_inst|period[8]        ; freq_to_period:freq_to_period_inst|Equal0 ; yes                    ;
; freq_to_period:freq_to_period_inst|period[9]        ; freq_to_period:freq_to_period_inst|Equal0 ; yes                    ;
; freq_to_period:freq_to_period_inst|period[10]       ; freq_to_period:freq_to_period_inst|Equal0 ; yes                    ;
; freq_to_period:freq_to_period_inst|period[11]       ; freq_to_period:freq_to_period_inst|Equal0 ; yes                    ;
; freq_to_period:freq_to_period_inst|period[12]       ; freq_to_period:freq_to_period_inst|Equal0 ; yes                    ;
; freq_to_period:freq_to_period_inst|period[13]       ; freq_to_period:freq_to_period_inst|Equal0 ; yes                    ;
; freq_to_period:freq_to_period_inst|period[14]       ; freq_to_period:freq_to_period_inst|Equal0 ; yes                    ;
; freq_to_period:freq_to_period_inst|period[15]       ; freq_to_period:freq_to_period_inst|Equal0 ; yes                    ;
; freq_to_period:freq_to_period_inst|period[16]       ; freq_to_period:freq_to_period_inst|Equal0 ; yes                    ;
; freq_to_period:freq_to_period_inst|period[17]       ; freq_to_period:freq_to_period_inst|Equal0 ; yes                    ;
; freq_to_period:freq_to_period_inst|period[18]       ; freq_to_period:freq_to_period_inst|Equal0 ; yes                    ;
; freq_to_period:freq_to_period_inst|period[19]       ; freq_to_period:freq_to_period_inst|Equal0 ; yes                    ;
; freq_to_period:freq_to_period_inst|period[20]       ; freq_to_period:freq_to_period_inst|Equal0 ; yes                    ;
; freq_to_period:freq_to_period_inst|period[21]       ; freq_to_period:freq_to_period_inst|Equal0 ; yes                    ;
; freq_to_period:freq_to_period_inst|period[22]       ; freq_to_period:freq_to_period_inst|Equal0 ; yes                    ;
; freq_to_period:freq_to_period_inst|period[23]       ; freq_to_period:freq_to_period_inst|Equal0 ; yes                    ;
; freq_to_period:freq_to_period_inst|period[24]       ; freq_to_period:freq_to_period_inst|Equal0 ; yes                    ;
; Number of user-specified and inferred latches = 25  ;                                           ;                        ;
+-----------------------------------------------------+-------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                ;
+---------------------------------------------------+---------------------------------------------------------------+
; Register name                                     ; Reason for Removal                                            ;
+---------------------------------------------------+---------------------------------------------------------------+
; pwm_generator:pwm_generator_inst|reg_pulse[24,25] ; Stuck at GND due to stuck port data_in                        ;
; addr_traverse:addr_traverse_inst|cnt[0]           ; Merged with pwm_generator:pwm_generator_inst|cnt_prescaler[0] ;
; pwm_generator:pwm_generator_inst|reg_period[25]   ; Stuck at GND due to stuck port data_in                        ;
; Total Number of Removed Registers = 4             ;                                                               ;
+---------------------------------------------------+---------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 146   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 26    ;
; Number of registers using Asynchronous Clear ; 146   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 49    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------+
; Inverted Register Statistics                             ;
+------------------------------------------------+---------+
; Inverted Register                              ; Fan out ;
+------------------------------------------------+---------+
; pwm_generator:pwm_generator_inst|cnt_period[0] ; 3       ;
; Total number of inverted registers = 1         ;         ;
+------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top_pwm_beep|addr_traverse:addr_traverse_inst|addr[15] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for read_rom_11x700:read_rom_11x700_inst|rom_11x700:rom_11x700_inst|altsyncram:altsyncram_component|altsyncram_mba1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: addr_traverse:addr_traverse_inst ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; traverse_freq  ; 5     ; Signed Integer                                       ;
; traverse_num   ; 700   ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: read_rom_11x700:read_rom_11x700_inst|rom_11x700:rom_11x700_inst|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------+------------------------------------------------------------------------------+
; Parameter Name                     ; Value                    ; Type                                                                         ;
+------------------------------------+--------------------------+------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE                                                               ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                                                                      ;
; OPERATION_MODE                     ; ROM                      ; Untyped                                                                      ;
; WIDTH_A                            ; 11                       ; Signed Integer                                                               ;
; WIDTHAD_A                          ; 10                       ; Signed Integer                                                               ;
; NUMWORDS_A                         ; 700                      ; Signed Integer                                                               ;
; OUTDATA_REG_A                      ; CLOCK0                   ; Untyped                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                                                                      ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                                                                      ;
; WIDTH_B                            ; 1                        ; Untyped                                                                      ;
; WIDTHAD_B                          ; 1                        ; Untyped                                                                      ;
; NUMWORDS_B                         ; 1                        ; Untyped                                                                      ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                   ; Untyped                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1                   ; Untyped                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED             ; Untyped                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                                                                      ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                        ; Signed Integer                                                               ;
; WIDTH_BYTEENA_B                    ; 1                        ; Untyped                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                     ; Untyped                                                                      ;
; BYTE_SIZE                          ; 8                        ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ     ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                                                                      ;
; INIT_FILE                          ; ../../mif/tone_YeBen.mif ; Untyped                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                                                                      ;
; MAXIMUM_DEPTH                      ; 0                        ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                   ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                   ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                   ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                   ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                                                                      ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                    ; Untyped                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                        ; Untyped                                                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E             ; Untyped                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_mba1          ; Untyped                                                                      ;
+------------------------------------+--------------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: freq_to_period:freq_to_period_inst ;
+----------------+----------+-----------------------------------------------------+
; Parameter Name ; Value    ; Type                                                ;
+----------------+----------+-----------------------------------------------------+
; source_clk     ; 25000000 ; Signed Integer                                      ;
; duty_cycle     ; 50       ; Signed Integer                                      ;
+----------------+----------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm_generator:pwm_generator_inst ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; prescaler      ; 2     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: freq_to_period:freq_to_period_inst|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                      ;
+------------------------+----------------+-----------------------------------------------------------+
; LPM_WIDTHN             ; 25             ; Untyped                                                   ;
; LPM_WIDTHD             ; 11             ; Untyped                                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                   ;
; CBXI_PARAMETER         ; lpm_divide_gkm ; Untyped                                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                            ;
+------------------------+----------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                            ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                           ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                               ;
; Entity Instance                           ; read_rom_11x700:read_rom_11x700_inst|rom_11x700:rom_11x700_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                             ;
;     -- WIDTH_A                            ; 11                                                                                              ;
;     -- NUMWORDS_A                         ; 700                                                                                             ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                       ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "pwm_generator:pwm_generator_inst" ;
+----------+-------+----------+--------------------------------+
; Port     ; Type  ; Severity ; Details                        ;
+----------+-------+----------+--------------------------------+
; pwm_mode ; Input ; Info     ; Stuck at GND                   ;
+----------+-------+----------+--------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Thu Dec 12 10:01:56 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pwm_beep -c pwm_beep
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/rom_11x700/rom_11x700.v
    Info (12023): Found entity 1: rom_11x700
Info (12021): Found 1 design units, including 1 entities, in source file /datafiles/quartusii/zijituozhan/pwm_beep/rtl/top_pwm_beep.v
    Info (12023): Found entity 1: top_pwm_beep
Info (12021): Found 1 design units, including 1 entities, in source file /datafiles/quartusii/zijituozhan/pwm_beep/rtl/read_rom_11x700.v
    Info (12023): Found entity 1: read_rom_11x700
Info (12021): Found 1 design units, including 1 entities, in source file /datafiles/quartusii/zijituozhan/pwm_beep/rtl/pwm_generator.v
    Info (12023): Found entity 1: pwm_generator
Info (12021): Found 1 design units, including 1 entities, in source file /datafiles/quartusii/zijituozhan/pwm_beep/rtl/freq_to_period.v
    Info (12023): Found entity 1: freq_to_period
Info (12021): Found 1 design units, including 1 entities, in source file /datafiles/quartusii/zijituozhan/pwm_beep/rtl/addr_traverse.v
    Info (12023): Found entity 1: addr_traverse
Info (12021): Found 1 design units, including 1 entities, in source file /datafiles/quartusii/zijituozhan/pwm_beep/sim/read_rom_11x700_tb.v
    Info (12023): Found entity 1: read_rom_11x700_tb
Info (12021): Found 1 design units, including 1 entities, in source file /datafiles/quartusii/zijituozhan/pwm_beep/sim/freq_to_period_tb.v
    Info (12023): Found entity 1: freq_to_period_tb
Info (12021): Found 1 design units, including 1 entities, in source file /datafiles/quartusii/zijituozhan/pwm_beep/sim/addr_traverse_tb.v
    Info (12023): Found entity 1: addr_traverse_tb
Warning (10222): Verilog HDL Parameter Declaration warning at addr_traverse.v(16): Parameter Declaration in module "addr_traverse" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at addr_traverse.v(24): Parameter Declaration in module "addr_traverse" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at pwm_generator.v(30): Parameter Declaration in module "pwm_generator" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at pwm_generator.v(39): Parameter Declaration in module "pwm_generator" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Info (12127): Elaborating entity "top_pwm_beep" for the top level hierarchy
Info (12128): Elaborating entity "addr_traverse" for hierarchy "addr_traverse:addr_traverse_inst"
Warning (10230): Verilog HDL assignment warning at addr_traverse.v(20): truncated value with size 32 to match size of target (26)
Warning (10230): Verilog HDL assignment warning at addr_traverse.v(28): truncated value with size 32 to match size of target (16)
Info (12128): Elaborating entity "read_rom_11x700" for hierarchy "read_rom_11x700:read_rom_11x700_inst"
Info (12128): Elaborating entity "rom_11x700" for hierarchy "read_rom_11x700:read_rom_11x700_inst|rom_11x700:rom_11x700_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "read_rom_11x700:read_rom_11x700_inst|rom_11x700:rom_11x700_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "read_rom_11x700:read_rom_11x700_inst|rom_11x700:rom_11x700_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "read_rom_11x700:read_rom_11x700_inst|rom_11x700:rom_11x700_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../../mif/tone_YeBen.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "700"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "11"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mba1.tdf
    Info (12023): Found entity 1: altsyncram_mba1
Info (12128): Elaborating entity "altsyncram_mba1" for hierarchy "read_rom_11x700:read_rom_11x700_inst|rom_11x700:rom_11x700_inst|altsyncram:altsyncram_component|altsyncram_mba1:auto_generated"
Info (12128): Elaborating entity "freq_to_period" for hierarchy "freq_to_period:freq_to_period_inst"
Warning (10230): Verilog HDL assignment warning at freq_to_period.v(18): truncated value with size 32 to match size of target (26)
Warning (10230): Verilog HDL assignment warning at freq_to_period.v(19): truncated value with size 32 to match size of target (26)
Warning (10240): Verilog HDL Always Construct warning at freq_to_period.v(14): inferring latch(es) for variable "period", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "period[0]" at freq_to_period.v(14)
Info (10041): Inferred latch for "period[1]" at freq_to_period.v(14)
Info (10041): Inferred latch for "period[2]" at freq_to_period.v(14)
Info (10041): Inferred latch for "period[3]" at freq_to_period.v(14)
Info (10041): Inferred latch for "period[4]" at freq_to_period.v(14)
Info (10041): Inferred latch for "period[5]" at freq_to_period.v(14)
Info (10041): Inferred latch for "period[6]" at freq_to_period.v(14)
Info (10041): Inferred latch for "period[7]" at freq_to_period.v(14)
Info (10041): Inferred latch for "period[8]" at freq_to_period.v(14)
Info (10041): Inferred latch for "period[9]" at freq_to_period.v(14)
Info (10041): Inferred latch for "period[10]" at freq_to_period.v(14)
Info (10041): Inferred latch for "period[11]" at freq_to_period.v(14)
Info (10041): Inferred latch for "period[12]" at freq_to_period.v(14)
Info (10041): Inferred latch for "period[13]" at freq_to_period.v(14)
Info (10041): Inferred latch for "period[14]" at freq_to_period.v(14)
Info (10041): Inferred latch for "period[15]" at freq_to_period.v(14)
Info (10041): Inferred latch for "period[16]" at freq_to_period.v(14)
Info (10041): Inferred latch for "period[17]" at freq_to_period.v(14)
Info (10041): Inferred latch for "period[18]" at freq_to_period.v(14)
Info (10041): Inferred latch for "period[19]" at freq_to_period.v(14)
Info (10041): Inferred latch for "period[20]" at freq_to_period.v(14)
Info (10041): Inferred latch for "period[21]" at freq_to_period.v(14)
Info (10041): Inferred latch for "period[22]" at freq_to_period.v(14)
Info (10041): Inferred latch for "period[23]" at freq_to_period.v(14)
Info (10041): Inferred latch for "period[24]" at freq_to_period.v(14)
Info (10041): Inferred latch for "period[25]" at freq_to_period.v(14)
Info (12128): Elaborating entity "pwm_generator" for hierarchy "pwm_generator:pwm_generator_inst"
Warning (10230): Verilog HDL assignment warning at pwm_generator.v(34): truncated value with size 32 to match size of target (26)
Warning (10230): Verilog HDL assignment warning at pwm_generator.v(115): truncated value with size 32 to match size of target (26)
Info (278001): Inferred 1 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "freq_to_period:freq_to_period_inst|Div0"
Info (12130): Elaborated megafunction instantiation "freq_to_period:freq_to_period_inst|lpm_divide:Div0"
Info (12133): Instantiated megafunction "freq_to_period:freq_to_period_inst|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "25"
    Info (12134): Parameter "LPM_WIDTHD" = "11"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_gkm.tdf
    Info (12023): Found entity 1: lpm_divide_gkm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_8nh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_4af.tdf
    Info (12023): Found entity 1: alt_u_div_4af
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc
Warning (13012): Latch freq_to_period:freq_to_period_inst|period[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal read_rom_11x700:read_rom_11x700_inst|rom_11x700:rom_11x700_inst|altsyncram:altsyncram_component|altsyncram_mba1:auto_generated|q_a[10]
Warning (13012): Latch freq_to_period:freq_to_period_inst|period[16] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal read_rom_11x700:read_rom_11x700_inst|rom_11x700:rom_11x700_inst|altsyncram:altsyncram_component|altsyncram_mba1:auto_generated|q_a[9]
Warning (13012): Latch freq_to_period:freq_to_period_inst|period[17] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal read_rom_11x700:read_rom_11x700_inst|rom_11x700:rom_11x700_inst|altsyncram:altsyncram_component|altsyncram_mba1:auto_generated|q_a[8]
Warning (13012): Latch freq_to_period:freq_to_period_inst|period[18] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal read_rom_11x700:read_rom_11x700_inst|rom_11x700:rom_11x700_inst|altsyncram:altsyncram_component|altsyncram_mba1:auto_generated|q_a[7]
Warning (13012): Latch freq_to_period:freq_to_period_inst|period[19] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal read_rom_11x700:read_rom_11x700_inst|rom_11x700:rom_11x700_inst|altsyncram:altsyncram_component|altsyncram_mba1:auto_generated|q_a[6]
Warning (13012): Latch freq_to_period:freq_to_period_inst|period[20] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal read_rom_11x700:read_rom_11x700_inst|rom_11x700:rom_11x700_inst|altsyncram:altsyncram_component|altsyncram_mba1:auto_generated|q_a[5]
Warning (13012): Latch freq_to_period:freq_to_period_inst|period[21] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal read_rom_11x700:read_rom_11x700_inst|rom_11x700:rom_11x700_inst|altsyncram:altsyncram_component|altsyncram_mba1:auto_generated|q_a[4]
Warning (13012): Latch freq_to_period:freq_to_period_inst|period[22] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal read_rom_11x700:read_rom_11x700_inst|rom_11x700:rom_11x700_inst|altsyncram:altsyncram_component|altsyncram_mba1:auto_generated|q_a[3]
Warning (13012): Latch freq_to_period:freq_to_period_inst|period[23] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal read_rom_11x700:read_rom_11x700_inst|rom_11x700:rom_11x700_inst|altsyncram:altsyncram_component|altsyncram_mba1:auto_generated|q_a[2]
Warning (13012): Latch freq_to_period:freq_to_period_inst|period[24] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal read_rom_11x700:read_rom_11x700_inst|rom_11x700:rom_11x700_inst|altsyncram:altsyncram_component|altsyncram_mba1:auto_generated|q_a[1]
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "pwm_generator:pwm_generator_inst|reg_period[0]" is converted into an equivalent circuit using register "pwm_generator:pwm_generator_inst|reg_period[0]~_emulated" and latch "pwm_generator:pwm_generator_inst|reg_period[0]~1"
    Warning (13310): Register "pwm_generator:pwm_generator_inst|reg_period[1]" is converted into an equivalent circuit using register "pwm_generator:pwm_generator_inst|reg_period[1]~_emulated" and latch "pwm_generator:pwm_generator_inst|reg_period[1]~5"
    Warning (13310): Register "pwm_generator:pwm_generator_inst|reg_period[2]" is converted into an equivalent circuit using register "pwm_generator:pwm_generator_inst|reg_period[2]~_emulated" and latch "pwm_generator:pwm_generator_inst|reg_period[2]~9"
    Warning (13310): Register "pwm_generator:pwm_generator_inst|reg_period[3]" is converted into an equivalent circuit using register "pwm_generator:pwm_generator_inst|reg_period[3]~_emulated" and latch "pwm_generator:pwm_generator_inst|reg_period[3]~13"
    Warning (13310): Register "pwm_generator:pwm_generator_inst|reg_period[4]" is converted into an equivalent circuit using register "pwm_generator:pwm_generator_inst|reg_period[4]~_emulated" and latch "pwm_generator:pwm_generator_inst|reg_period[4]~17"
    Warning (13310): Register "pwm_generator:pwm_generator_inst|reg_period[5]" is converted into an equivalent circuit using register "pwm_generator:pwm_generator_inst|reg_period[5]~_emulated" and latch "pwm_generator:pwm_generator_inst|reg_period[5]~21"
    Warning (13310): Register "pwm_generator:pwm_generator_inst|reg_period[6]" is converted into an equivalent circuit using register "pwm_generator:pwm_generator_inst|reg_period[6]~_emulated" and latch "pwm_generator:pwm_generator_inst|reg_period[6]~25"
    Warning (13310): Register "pwm_generator:pwm_generator_inst|reg_period[7]" is converted into an equivalent circuit using register "pwm_generator:pwm_generator_inst|reg_period[7]~_emulated" and latch "pwm_generator:pwm_generator_inst|reg_period[7]~29"
    Warning (13310): Register "pwm_generator:pwm_generator_inst|reg_period[8]" is converted into an equivalent circuit using register "pwm_generator:pwm_generator_inst|reg_period[8]~_emulated" and latch "pwm_generator:pwm_generator_inst|reg_period[8]~33"
    Warning (13310): Register "pwm_generator:pwm_generator_inst|reg_period[9]" is converted into an equivalent circuit using register "pwm_generator:pwm_generator_inst|reg_period[9]~_emulated" and latch "pwm_generator:pwm_generator_inst|reg_period[9]~37"
    Warning (13310): Register "pwm_generator:pwm_generator_inst|reg_period[10]" is converted into an equivalent circuit using register "pwm_generator:pwm_generator_inst|reg_period[10]~_emulated" and latch "pwm_generator:pwm_generator_inst|reg_period[10]~41"
    Warning (13310): Register "pwm_generator:pwm_generator_inst|reg_period[11]" is converted into an equivalent circuit using register "pwm_generator:pwm_generator_inst|reg_period[11]~_emulated" and latch "pwm_generator:pwm_generator_inst|reg_period[11]~45"
    Warning (13310): Register "pwm_generator:pwm_generator_inst|reg_period[12]" is converted into an equivalent circuit using register "pwm_generator:pwm_generator_inst|reg_period[12]~_emulated" and latch "pwm_generator:pwm_generator_inst|reg_period[12]~49"
    Warning (13310): Register "pwm_generator:pwm_generator_inst|reg_period[13]" is converted into an equivalent circuit using register "pwm_generator:pwm_generator_inst|reg_period[13]~_emulated" and latch "pwm_generator:pwm_generator_inst|reg_period[13]~53"
    Warning (13310): Register "pwm_generator:pwm_generator_inst|reg_period[14]" is converted into an equivalent circuit using register "pwm_generator:pwm_generator_inst|reg_period[14]~_emulated" and latch "pwm_generator:pwm_generator_inst|reg_period[14]~57"
    Warning (13310): Register "pwm_generator:pwm_generator_inst|reg_period[15]" is converted into an equivalent circuit using register "pwm_generator:pwm_generator_inst|reg_period[15]~_emulated" and latch "pwm_generator:pwm_generator_inst|reg_period[15]~61"
    Warning (13310): Register "pwm_generator:pwm_generator_inst|reg_period[16]" is converted into an equivalent circuit using register "pwm_generator:pwm_generator_inst|reg_period[16]~_emulated" and latch "pwm_generator:pwm_generator_inst|reg_period[16]~65"
    Warning (13310): Register "pwm_generator:pwm_generator_inst|reg_period[17]" is converted into an equivalent circuit using register "pwm_generator:pwm_generator_inst|reg_period[17]~_emulated" and latch "pwm_generator:pwm_generator_inst|reg_period[17]~69"
    Warning (13310): Register "pwm_generator:pwm_generator_inst|reg_period[18]" is converted into an equivalent circuit using register "pwm_generator:pwm_generator_inst|reg_period[18]~_emulated" and latch "pwm_generator:pwm_generator_inst|reg_period[18]~73"
    Warning (13310): Register "pwm_generator:pwm_generator_inst|reg_period[19]" is converted into an equivalent circuit using register "pwm_generator:pwm_generator_inst|reg_period[19]~_emulated" and latch "pwm_generator:pwm_generator_inst|reg_period[19]~77"
    Warning (13310): Register "pwm_generator:pwm_generator_inst|reg_period[20]" is converted into an equivalent circuit using register "pwm_generator:pwm_generator_inst|reg_period[20]~_emulated" and latch "pwm_generator:pwm_generator_inst|reg_period[20]~81"
    Warning (13310): Register "pwm_generator:pwm_generator_inst|reg_period[21]" is converted into an equivalent circuit using register "pwm_generator:pwm_generator_inst|reg_period[21]~_emulated" and latch "pwm_generator:pwm_generator_inst|reg_period[21]~85"
    Warning (13310): Register "pwm_generator:pwm_generator_inst|reg_period[22]" is converted into an equivalent circuit using register "pwm_generator:pwm_generator_inst|reg_period[22]~_emulated" and latch "pwm_generator:pwm_generator_inst|reg_period[22]~89"
    Warning (13310): Register "pwm_generator:pwm_generator_inst|reg_period[23]" is converted into an equivalent circuit using register "pwm_generator:pwm_generator_inst|reg_period[23]~_emulated" and latch "pwm_generator:pwm_generator_inst|reg_period[23]~93"
    Warning (13310): Register "pwm_generator:pwm_generator_inst|reg_period[24]" is converted into an equivalent circuit using register "pwm_generator:pwm_generator_inst|reg_period[24]~_emulated" and latch "pwm_generator:pwm_generator_inst|reg_period[24]~97"
    Warning (13310): Register "pwm_generator:pwm_generator_inst|reg_pulse[0]" is converted into an equivalent circuit using register "pwm_generator:pwm_generator_inst|reg_pulse[0]~_emulated" and latch "pwm_generator:pwm_generator_inst|reg_pulse[0]~1"
    Warning (13310): Register "pwm_generator:pwm_generator_inst|reg_pulse[1]" is converted into an equivalent circuit using register "pwm_generator:pwm_generator_inst|reg_pulse[1]~_emulated" and latch "pwm_generator:pwm_generator_inst|reg_pulse[1]~5"
    Warning (13310): Register "pwm_generator:pwm_generator_inst|reg_pulse[2]" is converted into an equivalent circuit using register "pwm_generator:pwm_generator_inst|reg_pulse[2]~_emulated" and latch "pwm_generator:pwm_generator_inst|reg_pulse[2]~9"
    Warning (13310): Register "pwm_generator:pwm_generator_inst|reg_pulse[3]" is converted into an equivalent circuit using register "pwm_generator:pwm_generator_inst|reg_pulse[3]~_emulated" and latch "pwm_generator:pwm_generator_inst|reg_pulse[3]~13"
    Warning (13310): Register "pwm_generator:pwm_generator_inst|reg_pulse[4]" is converted into an equivalent circuit using register "pwm_generator:pwm_generator_inst|reg_pulse[4]~_emulated" and latch "pwm_generator:pwm_generator_inst|reg_pulse[4]~17"
    Warning (13310): Register "pwm_generator:pwm_generator_inst|reg_pulse[5]" is converted into an equivalent circuit using register "pwm_generator:pwm_generator_inst|reg_pulse[5]~_emulated" and latch "pwm_generator:pwm_generator_inst|reg_pulse[5]~21"
    Warning (13310): Register "pwm_generator:pwm_generator_inst|reg_pulse[6]" is converted into an equivalent circuit using register "pwm_generator:pwm_generator_inst|reg_pulse[6]~_emulated" and latch "pwm_generator:pwm_generator_inst|reg_pulse[6]~25"
    Warning (13310): Register "pwm_generator:pwm_generator_inst|reg_pulse[7]" is converted into an equivalent circuit using register "pwm_generator:pwm_generator_inst|reg_pulse[7]~_emulated" and latch "pwm_generator:pwm_generator_inst|reg_pulse[7]~29"
    Warning (13310): Register "pwm_generator:pwm_generator_inst|reg_pulse[8]" is converted into an equivalent circuit using register "pwm_generator:pwm_generator_inst|reg_pulse[8]~_emulated" and latch "pwm_generator:pwm_generator_inst|reg_pulse[8]~33"
    Warning (13310): Register "pwm_generator:pwm_generator_inst|reg_pulse[9]" is converted into an equivalent circuit using register "pwm_generator:pwm_generator_inst|reg_pulse[9]~_emulated" and latch "pwm_generator:pwm_generator_inst|reg_pulse[9]~37"
    Warning (13310): Register "pwm_generator:pwm_generator_inst|reg_pulse[10]" is converted into an equivalent circuit using register "pwm_generator:pwm_generator_inst|reg_pulse[10]~_emulated" and latch "pwm_generator:pwm_generator_inst|reg_pulse[10]~41"
    Warning (13310): Register "pwm_generator:pwm_generator_inst|reg_pulse[11]" is converted into an equivalent circuit using register "pwm_generator:pwm_generator_inst|reg_pulse[11]~_emulated" and latch "pwm_generator:pwm_generator_inst|reg_pulse[11]~45"
    Warning (13310): Register "pwm_generator:pwm_generator_inst|reg_pulse[12]" is converted into an equivalent circuit using register "pwm_generator:pwm_generator_inst|reg_pulse[12]~_emulated" and latch "pwm_generator:pwm_generator_inst|reg_pulse[12]~49"
    Warning (13310): Register "pwm_generator:pwm_generator_inst|reg_pulse[13]" is converted into an equivalent circuit using register "pwm_generator:pwm_generator_inst|reg_pulse[13]~_emulated" and latch "pwm_generator:pwm_generator_inst|reg_pulse[13]~53"
    Warning (13310): Register "pwm_generator:pwm_generator_inst|reg_pulse[14]" is converted into an equivalent circuit using register "pwm_generator:pwm_generator_inst|reg_pulse[14]~_emulated" and latch "pwm_generator:pwm_generator_inst|reg_pulse[14]~57"
    Warning (13310): Register "pwm_generator:pwm_generator_inst|reg_pulse[15]" is converted into an equivalent circuit using register "pwm_generator:pwm_generator_inst|reg_pulse[15]~_emulated" and latch "pwm_generator:pwm_generator_inst|reg_pulse[15]~61"
    Warning (13310): Register "pwm_generator:pwm_generator_inst|reg_pulse[16]" is converted into an equivalent circuit using register "pwm_generator:pwm_generator_inst|reg_pulse[16]~_emulated" and latch "pwm_generator:pwm_generator_inst|reg_pulse[16]~65"
    Warning (13310): Register "pwm_generator:pwm_generator_inst|reg_pulse[17]" is converted into an equivalent circuit using register "pwm_generator:pwm_generator_inst|reg_pulse[17]~_emulated" and latch "pwm_generator:pwm_generator_inst|reg_pulse[17]~69"
    Warning (13310): Register "pwm_generator:pwm_generator_inst|reg_pulse[18]" is converted into an equivalent circuit using register "pwm_generator:pwm_generator_inst|reg_pulse[18]~_emulated" and latch "pwm_generator:pwm_generator_inst|reg_pulse[18]~73"
    Warning (13310): Register "pwm_generator:pwm_generator_inst|reg_pulse[19]" is converted into an equivalent circuit using register "pwm_generator:pwm_generator_inst|reg_pulse[19]~_emulated" and latch "pwm_generator:pwm_generator_inst|reg_pulse[19]~77"
    Warning (13310): Register "pwm_generator:pwm_generator_inst|reg_pulse[20]" is converted into an equivalent circuit using register "pwm_generator:pwm_generator_inst|reg_pulse[20]~_emulated" and latch "pwm_generator:pwm_generator_inst|reg_pulse[20]~81"
    Warning (13310): Register "pwm_generator:pwm_generator_inst|reg_pulse[21]" is converted into an equivalent circuit using register "pwm_generator:pwm_generator_inst|reg_pulse[21]~_emulated" and latch "pwm_generator:pwm_generator_inst|reg_pulse[21]~85"
    Warning (13310): Register "pwm_generator:pwm_generator_inst|reg_pulse[22]" is converted into an equivalent circuit using register "pwm_generator:pwm_generator_inst|reg_pulse[22]~_emulated" and latch "pwm_generator:pwm_generator_inst|reg_pulse[22]~89"
    Warning (13310): Register "pwm_generator:pwm_generator_inst|reg_pulse[23]" is converted into an equivalent circuit using register "pwm_generator:pwm_generator_inst|reg_pulse[23]~_emulated" and latch "pwm_generator:pwm_generator_inst|reg_pulse[23]~93"
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 908 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 2 output pins
    Info (21061): Implemented 893 logic cells
    Info (21064): Implemented 11 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 81 warnings
    Info: Peak virtual memory: 4650 megabytes
    Info: Processing ended: Thu Dec 12 10:02:01 2024
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


