
---------- Begin Simulation Statistics ----------
final_tick                                88013989500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 274713                       # Simulator instruction rate (inst/s)
host_mem_usage                                 718084                       # Number of bytes of host memory used
host_op_rate                                   275261                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   364.02                       # Real time elapsed on the host
host_tick_rate                              241785906                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100199497                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.088014                       # Number of seconds simulated
sim_ticks                                 88013989500                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100199497                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.760280                       # CPI: cycles per instruction
system.cpu.discardedOps                        197533                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        42934396                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.568092                       # IPC: instructions per cycle
system.cpu.numCycles                        176027979                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46438740     46.35%     46.35% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.37% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::MemRead               42753845     42.67%     89.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10986191     10.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100199497                       # Class of committed instruction
system.cpu.tickCycles                       133093583                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       269854                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        548328                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          198                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            4                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       683914                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          755                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1369291                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            759                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4397364                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3642726                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             83181                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2112888                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2110693                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.896114                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   66042                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             682                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                295                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              387                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          165                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51424104                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51424104                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51424607                       # number of overall hits
system.cpu.dcache.overall_hits::total        51424607                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       737156                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         737156                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       745072                       # number of overall misses
system.cpu.dcache.overall_misses::total        745072                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  31196035000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  31196035000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  31196035000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  31196035000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52161260                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52161260                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52169679                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52169679                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014132                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014132                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014282                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014282                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 42319.447987                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 42319.447987                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 41869.826003                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41869.826003                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       197060                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3280                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    60.079268                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       588609                       # number of writebacks
system.cpu.dcache.writebacks::total            588609                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        60457                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        60457                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        60457                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        60457                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       676699                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       676699                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       684608                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       684608                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  28889795000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  28889795000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  29493995499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  29493995499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012973                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012973                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013123                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013123                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 42692.238351                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 42692.238351                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 43081.581721                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 43081.581721                       # average overall mshr miss latency
system.cpu.dcache.replacements                 683587                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40794805                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40794805                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       389400                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        389400                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  12471428000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  12471428000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41184205                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41184205                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009455                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009455                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 32027.293272                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 32027.293272                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           13                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       389387                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       389387                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  12081236000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12081236000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009455                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009455                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 31026.295177                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 31026.295177                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10629299                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10629299                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       347756                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       347756                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  18724607000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  18724607000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10977055                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10977055                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031680                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031680                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 53844.094710                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 53844.094710                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        60444                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        60444                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       287312                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       287312                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  16808559000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  16808559000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026174                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026174                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58502.808793                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58502.808793                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          503                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           503                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7916                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7916                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.940254                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.940254                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7909                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7909                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    604200499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    604200499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.939423                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.939423                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 76394.044633                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 76394.044633                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       275000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       275000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        68750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        68750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       271000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       271000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        67750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        67750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  88013989500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1008.328637                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52109290                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            684611                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             76.115181                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1008.328637                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984696                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984696                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          181                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          257                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          582                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         105024121                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        105024121                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  88013989500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  88013989500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  88013989500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42703699                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43555120                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11057163                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10235525                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10235525                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10235525                       # number of overall hits
system.cpu.icache.overall_hits::total        10235525                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          767                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            767                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          767                       # number of overall misses
system.cpu.icache.overall_misses::total           767                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     55667000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     55667000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     55667000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     55667000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10236292                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10236292                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10236292                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10236292                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000075                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000075                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000075                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000075                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 72577.574967                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72577.574967                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 72577.574967                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72577.574967                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          325                       # number of writebacks
system.cpu.icache.writebacks::total               325                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          767                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          767                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          767                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          767                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     54900000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     54900000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     54900000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     54900000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000075                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000075                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 71577.574967                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 71577.574967                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 71577.574967                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 71577.574967                       # average overall mshr miss latency
system.cpu.icache.replacements                    325                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10235525                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10235525                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          767                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           767                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     55667000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     55667000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10236292                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10236292                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000075                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000075                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 72577.574967                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72577.574967                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          767                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          767                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     54900000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     54900000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 71577.574967                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71577.574967                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  88013989500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           363.949436                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10236292                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               767                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13345.882660                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   363.949436                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.710839                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.710839                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          442                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          335                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20473351                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20473351                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  88013989500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  88013989500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  88013989500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  88013989500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100199497                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   90                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               406795                       # number of demand (read+write) hits
system.l2.demand_hits::total                   406885                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  90                       # number of overall hits
system.l2.overall_hits::.cpu.data              406795                       # number of overall hits
system.l2.overall_hits::total                  406885                       # number of overall hits
system.l2.demand_misses::.cpu.inst                677                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             277817                       # number of demand (read+write) misses
system.l2.demand_misses::total                 278494                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               677                       # number of overall misses
system.l2.overall_misses::.cpu.data            277817                       # number of overall misses
system.l2.overall_misses::total                278494                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     52786500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  24191346500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      24244133000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     52786500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  24191346500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     24244133000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              767                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           684612                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               685379                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             767                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          684612                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              685379                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.882660                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.405802                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.406336                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.882660                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.405802                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.406336                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77971.196455                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 87076.552191                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87054.417689                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77971.196455                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 87076.552191                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87054.417689                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              191434                       # number of writebacks
system.l2.writebacks::total                    191434                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           677                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        277812                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            278489                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          677                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       277812                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           278489                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     46016500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  21412908500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  21458925000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     46016500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  21412908500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  21458925000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.882660                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.405795                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.406328                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.882660                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.405795                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.406328                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67971.196455                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 77076.974717                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77054.838791                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67971.196455                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 77076.974717                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77054.838791                       # average overall mshr miss latency
system.l2.replacements                         270576                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       588609                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           588609                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       588609                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       588609                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          321                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              321                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          321                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          321                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           22                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            22                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            118703                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                118703                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          168609                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              168609                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  15129420500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   15129420500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        287312                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            287312                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.586850                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.586850                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 89730.800254                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89730.800254                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       168609                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         168609                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  13443340500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  13443340500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.586850                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.586850                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 79730.859563                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79730.859563                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             90                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 90                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          677                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              677                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     52786500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     52786500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          767                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            767                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.882660                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.882660                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77971.196455                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77971.196455                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          677                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          677                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     46016500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     46016500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.882660                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.882660                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67971.196455                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67971.196455                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        288092                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            288092                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       109208                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          109208                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   9061926000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   9061926000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       397300                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        397300                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.274875                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.274875                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 82978.591312                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82978.591312                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       109203                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       109203                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   7969568000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   7969568000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.274863                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.274863                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 72979.387013                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72979.387013                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  88013989500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8040.405859                       # Cycle average of tags in use
system.l2.tags.total_refs                     1369065                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    278768                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.911127                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      21.509668                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        26.140589                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7992.755602                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002626                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003191                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.975678                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.981495                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          137                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          508                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3798                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3749                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11231512                       # Number of tag accesses
system.l2.tags.data_accesses                 11231512                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  88013989500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    191434.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       677.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    277193.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.010564384250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11363                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11363                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              755067                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             180259                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      278489                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     191434                       # Number of write requests accepted
system.mem_ctrls.readBursts                    278489                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   191434                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    619                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.52                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                278489                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               191434                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  206135                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   68241                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3056                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     437                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        11363                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.453225                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.869418                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     38.663441                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         11304     99.48%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           15      0.13%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           33      0.29%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            3      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            2      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11363                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11363                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.845375                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.812634                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.062611                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6799     59.83%     59.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              126      1.11%     60.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3858     33.95%     94.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              558      4.91%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               20      0.18%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11363                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   39616                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                17823296                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12251776                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    202.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    139.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   88013974000                       # Total gap between requests
system.mem_ctrls.avgGap                     187294.46                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        43328                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     17740352                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     12250496                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 492285.376974077488                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 201562866.321381777525                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 139188054.871663331985                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          677                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       277812                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       191434                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     18275500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   9966543750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2171710028000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26994.83                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     35875.14                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  11344432.17                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        43328                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     17779904                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      17823232                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        43328                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        43328                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     12251776                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     12251776                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          677                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       277811                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         278488                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       191434                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        191434                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       492285                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    202012249                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        202504535                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       492285                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       492285                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    139202598                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       139202598                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    139202598                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       492285                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    202012249                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       341707133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               277870                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              191414                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        16752                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        17176                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        17575                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        16925                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        17521                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        18141                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        17616                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        16740                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        16460                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        17607                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        17257                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        17876                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        17846                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        18031                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        17248                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        17099                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        11338                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        11775                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        12091                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        11699                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        12192                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        12788                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        12334                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        11592                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        11141                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        12175                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        11666                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        12267                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        12268                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        12535                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        11814                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        11739                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4774756750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1389350000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         9984819250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                17183.42                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           35933.42                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              155582                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              98510                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            55.99                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           51.46                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       215184                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   139.572013                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    91.982147                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   199.336695                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       159239     74.00%     74.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        30766     14.30%     88.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         4313      2.00%     90.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         2271      1.06%     91.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        10161      4.72%     96.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          832      0.39%     96.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          596      0.28%     96.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          477      0.22%     96.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6529      3.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       215184                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              17783680                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           12250496                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              202.055152                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              139.188055                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.67                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.58                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.09                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               54.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  88013989500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       772555140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       410611410                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      988504440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     500122980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6947275920.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  25983324600                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  11916677760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   47519072250                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   539.903628                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  30712407750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2938780000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  54362801750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       763915740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       406011870                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      995487360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     499058100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6947275920.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  26586917550                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  11408388960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   47607055500                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   540.903279                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  29387515750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2938780000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  55687693750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  88013989500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             109880                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       191434                       # Transaction distribution
system.membus.trans_dist::CleanEvict            78405                       # Transaction distribution
system.membus.trans_dist::ReadExReq            168609                       # Transaction distribution
system.membus.trans_dist::ReadExResp           168608                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        109880                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       826816                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 826816                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     30075008                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                30075008                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            278489                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  278489    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              278489                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  88013989500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1365090500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1511023250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.7                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            398067                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       780043                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          325                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          174120                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           287312                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          287311                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           767                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       397300                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1859                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2052810                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2054669                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        69888                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     81486080                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               81555968                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          270576                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12251776                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           955955                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001007                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.031855                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 954996     99.90%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    955      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      4      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             955955                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  88013989500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1273579500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1150500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1026918995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
