Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Dec  9 18:57:52 2023
| Host         : athanasi-DESKTOP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file uart_system_timing_summary_routed.rpt -pb uart_system_timing_summary_routed.pb -rpx uart_system_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_system
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.554        0.000                      0                  255        0.203        0.000                      0                  255        3.000        0.000                       0                   115  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)         Period(ns)      Frequency(MHz)
-----      ------------         ----------      --------------
sys_clk    {0.000 5.000}        10.000          100.000         
  clk_ssd  {0.000 100.000}      200.000         5.000           
  clkfb    {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             4.554        0.000                      0                  150        0.203        0.000                      0                  150        3.000        0.000                       0                   107  
  clk_ssd         197.404        0.000                      0                    4        0.267        0.000                      0                    4       13.360        0.000                       0                     6  
  clkfb                                                                                                                                                         8.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk            clk_ssd                  6.064        0.000                      0                    4        0.504        0.000                      0                    4  
**async_default**  sys_clk            sys_clk                  5.575        0.000                      0                   97        0.712        0.000                      0                   97  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.554ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.554ns  (required time - arrival time)
  Source:                 uart_transceiver_inst/uart_transmitter_inst/transmit_module_inst/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transceiver_inst/uart_receiver/receive_module_inst/Rx_FERROR_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.305ns  (logic 2.013ns (37.943%)  route 3.292ns (62.057%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.724     5.327    uart_transceiver_inst/uart_transmitter_inst/transmit_module_inst/clk_IBUF_BUFG
    SLICE_X5Y95          FDCE                                         r  uart_transceiver_inst/uart_transmitter_inst/transmit_module_inst/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDCE (Prop_fdce_C_Q)         0.419     5.746 r  uart_transceiver_inst/uart_transmitter_inst/transmit_module_inst/FSM_sequential_current_state_reg[1]/Q
                         net (fo=8, routed)           0.847     6.593    uart_transceiver_inst/uart_transmitter_inst/transmitter_WR/Q[1]
    SLICE_X4Y96          LUT6 (Prop_lut6_I2_O)        0.299     6.892 r  uart_transceiver_inst/uart_transmitter_inst/transmitter_WR/FSM_onehot_current_state[11]_i_8/O
                         net (fo=1, routed)           0.656     7.548    uart_transceiver_inst/uart_transmitter_inst/transmitter_WR/FSM_onehot_current_state[11]_i_8_n_0
    SLICE_X5Y96          LUT5 (Prop_lut5_I2_O)        0.124     7.672 r  uart_transceiver_inst/uart_transmitter_inst/transmitter_WR/FSM_onehot_current_state[11]_i_4/O
                         net (fo=14, routed)          0.775     8.447    uart_transceiver_inst/uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[0]_0
    SLICE_X2Y101         LUT3 (Prop_lut3_I0_O)        0.116     8.563 r  uart_transceiver_inst/uart_receiver/receive_module_inst/Rx_PERROR_i_7/O
                         net (fo=11, routed)          0.660     9.223    uart_transceiver_inst/uart_receiver/receive_module_inst/Rx_PERROR_i_7_n_0
    SLICE_X1Y101         LUT2 (Prop_lut2_I1_O)        0.328     9.551 r  uart_transceiver_inst/uart_receiver/receive_module_inst/data0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.551    uart_transceiver_inst/uart_receiver/receive_module_inst/data0_carry__1_i_2_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.975 r  uart_transceiver_inst/uart_receiver/receive_module_inst/data0_carry__1/O[1]
                         net (fo=1, routed)           0.354    10.329    uart_transceiver_inst/uart_receiver/receive_module_inst/data0_carry__1_n_6
    SLICE_X0Y101         LUT6 (Prop_lut6_I0_O)        0.303    10.632 r  uart_transceiver_inst/uart_receiver/receive_module_inst/Rx_FERROR_i_1/O
                         net (fo=1, routed)           0.000    10.632    uart_transceiver_inst/uart_receiver/receive_module_inst/Rx_FERROR
    SLICE_X0Y101         FDCE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/Rx_FERROR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.590    15.012    uart_transceiver_inst/uart_receiver/receive_module_inst/clk_IBUF_BUFG
    SLICE_X0Y101         FDCE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/Rx_FERROR_reg/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y101         FDCE (Setup_fdce_C_D)        0.029    15.186    uart_transceiver_inst/uart_receiver/receive_module_inst/Rx_FERROR_reg
  -------------------------------------------------------------------
                         required time                         15.186    
                         arrival time                         -10.632    
  -------------------------------------------------------------------
                         slack                                  4.554    

Slack (MET) :             4.657ns  (required time - arrival time)
  Source:                 uart_transceiver_inst/uart_transmitter_inst/transmit_module_inst/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transceiver_inst/uart_receiver/receive_module_inst/Rx_PERROR_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.204ns  (logic 1.832ns (35.206%)  route 3.372ns (64.794%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.724     5.327    uart_transceiver_inst/uart_transmitter_inst/transmit_module_inst/clk_IBUF_BUFG
    SLICE_X5Y95          FDCE                                         r  uart_transceiver_inst/uart_transmitter_inst/transmit_module_inst/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDCE (Prop_fdce_C_Q)         0.419     5.746 r  uart_transceiver_inst/uart_transmitter_inst/transmit_module_inst/FSM_sequential_current_state_reg[1]/Q
                         net (fo=8, routed)           0.847     6.593    uart_transceiver_inst/uart_transmitter_inst/transmitter_WR/Q[1]
    SLICE_X4Y96          LUT6 (Prop_lut6_I2_O)        0.299     6.892 r  uart_transceiver_inst/uart_transmitter_inst/transmitter_WR/FSM_onehot_current_state[11]_i_8/O
                         net (fo=1, routed)           0.656     7.548    uart_transceiver_inst/uart_transmitter_inst/transmitter_WR/FSM_onehot_current_state[11]_i_8_n_0
    SLICE_X5Y96          LUT5 (Prop_lut5_I2_O)        0.124     7.672 r  uart_transceiver_inst/uart_transmitter_inst/transmitter_WR/FSM_onehot_current_state[11]_i_4/O
                         net (fo=14, routed)          0.775     8.447    uart_transceiver_inst/uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[0]_0
    SLICE_X2Y101         LUT3 (Prop_lut3_I0_O)        0.116     8.563 r  uart_transceiver_inst/uart_receiver/receive_module_inst/Rx_PERROR_i_7/O
                         net (fo=11, routed)          0.660     9.223    uart_transceiver_inst/uart_receiver/receive_module_inst/Rx_PERROR_i_7_n_0
    SLICE_X1Y101         LUT2 (Prop_lut2_I1_O)        0.328     9.551 r  uart_transceiver_inst/uart_receiver/receive_module_inst/data0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.551    uart_transceiver_inst/uart_receiver/receive_module_inst/data0_carry__1_i_2_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.798 r  uart_transceiver_inst/uart_receiver/receive_module_inst/data0_carry__1/O[0]
                         net (fo=1, routed)           0.434    10.231    uart_transceiver_inst/uart_receiver/receive_module_inst/data0_carry__1_n_7
    SLICE_X0Y101         LUT6 (Prop_lut6_I0_O)        0.299    10.530 r  uart_transceiver_inst/uart_receiver/receive_module_inst/Rx_PERROR_i_2/O
                         net (fo=1, routed)           0.000    10.530    uart_transceiver_inst/uart_receiver/receive_module_inst/Rx_PERROR
    SLICE_X0Y101         FDCE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/Rx_PERROR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.590    15.012    uart_transceiver_inst/uart_receiver/receive_module_inst/clk_IBUF_BUFG
    SLICE_X0Y101         FDCE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/Rx_PERROR_reg/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y101         FDCE (Setup_fdce_C_D)        0.031    15.188    uart_transceiver_inst/uart_receiver/receive_module_inst/Rx_PERROR_reg
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                         -10.530    
  -------------------------------------------------------------------
                         slack                                  4.657    

Slack (MET) :             4.796ns  (required time - arrival time)
  Source:                 uart_transceiver_inst/uart_transmitter_inst/transmit_module_inst/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transceiver_inst/uart_receiver/receive_module_inst/data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.065ns  (logic 2.153ns (42.511%)  route 2.912ns (57.489%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.724     5.327    uart_transceiver_inst/uart_transmitter_inst/transmit_module_inst/clk_IBUF_BUFG
    SLICE_X5Y95          FDCE                                         r  uart_transceiver_inst/uart_transmitter_inst/transmit_module_inst/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDCE (Prop_fdce_C_Q)         0.419     5.746 r  uart_transceiver_inst/uart_transmitter_inst/transmit_module_inst/FSM_sequential_current_state_reg[1]/Q
                         net (fo=8, routed)           0.847     6.593    uart_transceiver_inst/uart_transmitter_inst/transmitter_WR/Q[1]
    SLICE_X4Y96          LUT6 (Prop_lut6_I2_O)        0.299     6.892 r  uart_transceiver_inst/uart_transmitter_inst/transmitter_WR/FSM_onehot_current_state[11]_i_8/O
                         net (fo=1, routed)           0.656     7.548    uart_transceiver_inst/uart_transmitter_inst/transmitter_WR/FSM_onehot_current_state[11]_i_8_n_0
    SLICE_X5Y96          LUT5 (Prop_lut5_I2_O)        0.124     7.672 r  uart_transceiver_inst/uart_transmitter_inst/transmitter_WR/FSM_onehot_current_state[11]_i_4/O
                         net (fo=14, routed)          0.764     8.436    uart_transceiver_inst/uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[0]_0
    SLICE_X1Y99          LUT4 (Prop_lut4_I1_O)        0.124     8.560 r  uart_transceiver_inst/uart_receiver/receive_module_inst/data0_carry_i_3/O
                         net (fo=1, routed)           0.000     8.560    uart_transceiver_inst/uart_receiver/receive_module_inst/data0_carry_i_3_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.110 r  uart_transceiver_inst/uart_receiver/receive_module_inst/data0_carry/CO[3]
                         net (fo=1, routed)           0.001     9.110    uart_transceiver_inst/uart_receiver/receive_module_inst/data0_carry_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.444 r  uart_transceiver_inst/uart_receiver/receive_module_inst/data0_carry__0/O[1]
                         net (fo=1, routed)           0.644    10.088    uart_transceiver_inst/uart_receiver/receive_module_inst/data0_carry__0_n_6
    SLICE_X0Y100         LUT6 (Prop_lut6_I0_O)        0.303    10.391 r  uart_transceiver_inst/uart_receiver/receive_module_inst/data[5]_i_1/O
                         net (fo=1, routed)           0.000    10.391    uart_transceiver_inst/uart_receiver/receive_module_inst/data[5]
    SLICE_X0Y100         FDCE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.590    15.012    uart_transceiver_inst/uart_receiver/receive_module_inst/clk_IBUF_BUFG
    SLICE_X0Y100         FDCE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/data_reg[5]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y100         FDCE (Setup_fdce_C_D)        0.031    15.188    uart_transceiver_inst/uart_receiver/receive_module_inst/data_reg[5]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                         -10.391    
  -------------------------------------------------------------------
                         slack                                  4.796    

Slack (MET) :             4.856ns  (required time - arrival time)
  Source:                 uart_transceiver_inst/uart_transmitter_inst/transmit_module_inst/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transceiver_inst/uart_receiver/receive_module_inst/data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.003ns  (logic 2.037ns (40.714%)  route 2.966ns (59.286%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.724     5.327    uart_transceiver_inst/uart_transmitter_inst/transmit_module_inst/clk_IBUF_BUFG
    SLICE_X5Y95          FDCE                                         r  uart_transceiver_inst/uart_transmitter_inst/transmit_module_inst/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDCE (Prop_fdce_C_Q)         0.419     5.746 r  uart_transceiver_inst/uart_transmitter_inst/transmit_module_inst/FSM_sequential_current_state_reg[1]/Q
                         net (fo=8, routed)           0.847     6.593    uart_transceiver_inst/uart_transmitter_inst/transmitter_WR/Q[1]
    SLICE_X4Y96          LUT6 (Prop_lut6_I2_O)        0.299     6.892 r  uart_transceiver_inst/uart_transmitter_inst/transmitter_WR/FSM_onehot_current_state[11]_i_8/O
                         net (fo=1, routed)           0.656     7.548    uart_transceiver_inst/uart_transmitter_inst/transmitter_WR/FSM_onehot_current_state[11]_i_8_n_0
    SLICE_X5Y96          LUT5 (Prop_lut5_I2_O)        0.124     7.672 r  uart_transceiver_inst/uart_transmitter_inst/transmitter_WR/FSM_onehot_current_state[11]_i_4/O
                         net (fo=14, routed)          0.764     8.436    uart_transceiver_inst/uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[0]_0
    SLICE_X1Y99          LUT4 (Prop_lut4_I1_O)        0.124     8.560 r  uart_transceiver_inst/uart_receiver/receive_module_inst/data0_carry_i_3/O
                         net (fo=1, routed)           0.000     8.560    uart_transceiver_inst/uart_receiver/receive_module_inst/data0_carry_i_3_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.110 r  uart_transceiver_inst/uart_receiver/receive_module_inst/data0_carry/CO[3]
                         net (fo=1, routed)           0.001     9.110    uart_transceiver_inst/uart_receiver/receive_module_inst/data0_carry_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.332 r  uart_transceiver_inst/uart_receiver/receive_module_inst/data0_carry__0/O[0]
                         net (fo=1, routed)           0.699    10.031    uart_transceiver_inst/uart_receiver/receive_module_inst/data0_carry__0_n_7
    SLICE_X0Y100         LUT6 (Prop_lut6_I0_O)        0.299    10.330 r  uart_transceiver_inst/uart_receiver/receive_module_inst/data[4]_i_1__0/O
                         net (fo=1, routed)           0.000    10.330    uart_transceiver_inst/uart_receiver/receive_module_inst/data[4]
    SLICE_X0Y100         FDCE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.590    15.012    uart_transceiver_inst/uart_receiver/receive_module_inst/clk_IBUF_BUFG
    SLICE_X0Y100         FDCE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/data_reg[4]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y100         FDCE (Setup_fdce_C_D)        0.029    15.186    uart_transceiver_inst/uart_receiver/receive_module_inst/data_reg[4]
  -------------------------------------------------------------------
                         required time                         15.186    
                         arrival time                         -10.330    
  -------------------------------------------------------------------
                         slack                                  4.856    

Slack (MET) :             5.041ns  (required time - arrival time)
  Source:                 uart_transceiver_inst/uart_transmitter_inst/transmit_module_inst/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transceiver_inst/uart_receiver/receive_module_inst/data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.821ns  (logic 2.135ns (44.284%)  route 2.686ns (55.716%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.724     5.327    uart_transceiver_inst/uart_transmitter_inst/transmit_module_inst/clk_IBUF_BUFG
    SLICE_X5Y95          FDCE                                         r  uart_transceiver_inst/uart_transmitter_inst/transmit_module_inst/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDCE (Prop_fdce_C_Q)         0.419     5.746 r  uart_transceiver_inst/uart_transmitter_inst/transmit_module_inst/FSM_sequential_current_state_reg[1]/Q
                         net (fo=8, routed)           0.847     6.593    uart_transceiver_inst/uart_transmitter_inst/transmitter_WR/Q[1]
    SLICE_X4Y96          LUT6 (Prop_lut6_I2_O)        0.299     6.892 r  uart_transceiver_inst/uart_transmitter_inst/transmitter_WR/FSM_onehot_current_state[11]_i_8/O
                         net (fo=1, routed)           0.656     7.548    uart_transceiver_inst/uart_transmitter_inst/transmitter_WR/FSM_onehot_current_state[11]_i_8_n_0
    SLICE_X5Y96          LUT5 (Prop_lut5_I2_O)        0.124     7.672 r  uart_transceiver_inst/uart_transmitter_inst/transmitter_WR/FSM_onehot_current_state[11]_i_4/O
                         net (fo=14, routed)          0.764     8.436    uart_transceiver_inst/uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[0]_0
    SLICE_X1Y99          LUT4 (Prop_lut4_I1_O)        0.124     8.560 r  uart_transceiver_inst/uart_receiver/receive_module_inst/data0_carry_i_3/O
                         net (fo=1, routed)           0.000     8.560    uart_transceiver_inst/uart_receiver/receive_module_inst/data0_carry_i_3_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.110 r  uart_transceiver_inst/uart_receiver/receive_module_inst/data0_carry/CO[3]
                         net (fo=1, routed)           0.001     9.110    uart_transceiver_inst/uart_receiver/receive_module_inst/data0_carry_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.423 r  uart_transceiver_inst/uart_receiver/receive_module_inst/data0_carry__0/O[3]
                         net (fo=1, routed)           0.418     9.842    uart_transceiver_inst/uart_receiver/receive_module_inst/data0_carry__0_n_4
    SLICE_X0Y100         LUT6 (Prop_lut6_I0_O)        0.306    10.148 r  uart_transceiver_inst/uart_receiver/receive_module_inst/data[7]_i_1/O
                         net (fo=1, routed)           0.000    10.148    uart_transceiver_inst/uart_receiver/receive_module_inst/data[7]
    SLICE_X0Y100         FDCE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.590    15.012    uart_transceiver_inst/uart_receiver/receive_module_inst/clk_IBUF_BUFG
    SLICE_X0Y100         FDCE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/data_reg[7]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y100         FDCE (Setup_fdce_C_D)        0.032    15.189    uart_transceiver_inst/uart_receiver/receive_module_inst/data_reg[7]
  -------------------------------------------------------------------
                         required time                         15.189    
                         arrival time                         -10.148    
  -------------------------------------------------------------------
                         slack                                  5.041    

Slack (MET) :             5.081ns  (required time - arrival time)
  Source:                 uart_transceiver_inst/uart_receiver/baud_controller_rx_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.430ns  (logic 0.890ns (20.090%)  route 3.540ns (79.910%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.709     5.311    uart_transceiver_inst/uart_receiver/baud_controller_rx_inst/clk_IBUF_BUFG
    SLICE_X6Y100         FDCE                                         r  uart_transceiver_inst/uart_receiver/baud_controller_rx_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDCE (Prop_fdce_C_Q)         0.518     5.829 f  uart_transceiver_inst/uart_receiver/baud_controller_rx_inst/counter_reg[2]/Q
                         net (fo=3, routed)           0.954     6.784    uart_transceiver_inst/uart_receiver/baud_controller_rx_inst/counter_reg[2]
    SLICE_X5Y102         LUT4 (Prop_lut4_I1_O)        0.124     6.908 f  uart_transceiver_inst/uart_receiver/baud_controller_rx_inst/counter[5]_i_4/O
                         net (fo=1, routed)           0.941     7.849    uart_transceiver_inst/uart_receiver/baud_controller_rx_inst/counter[5]_i_4_n_0
    SLICE_X7Y100         LUT6 (Prop_lut6_I0_O)        0.124     7.973 r  uart_transceiver_inst/uart_receiver/baud_controller_rx_inst/counter[5]_i_2/O
                         net (fo=48, routed)          0.863     8.835    uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/Rx_sample_ENABLE
    SLICE_X5Y100         LUT4 (Prop_lut4_I0_O)        0.124     8.959 r  uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter[5]_i_1/O
                         net (fo=2, routed)           0.782     9.741    uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter[5]_i_1_n_0
    SLICE_X4Y100         FDRE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.588    15.010    uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/clk_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[4]/C
                         clock pessimism              0.276    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X4Y100         FDRE (Setup_fdre_C_R)       -0.429    14.822    uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                          -9.741    
  -------------------------------------------------------------------
                         slack                                  5.081    

Slack (MET) :             5.081ns  (required time - arrival time)
  Source:                 uart_transceiver_inst/uart_receiver/baud_controller_rx_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.430ns  (logic 0.890ns (20.090%)  route 3.540ns (79.910%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.709     5.311    uart_transceiver_inst/uart_receiver/baud_controller_rx_inst/clk_IBUF_BUFG
    SLICE_X6Y100         FDCE                                         r  uart_transceiver_inst/uart_receiver/baud_controller_rx_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDCE (Prop_fdce_C_Q)         0.518     5.829 f  uart_transceiver_inst/uart_receiver/baud_controller_rx_inst/counter_reg[2]/Q
                         net (fo=3, routed)           0.954     6.784    uart_transceiver_inst/uart_receiver/baud_controller_rx_inst/counter_reg[2]
    SLICE_X5Y102         LUT4 (Prop_lut4_I1_O)        0.124     6.908 f  uart_transceiver_inst/uart_receiver/baud_controller_rx_inst/counter[5]_i_4/O
                         net (fo=1, routed)           0.941     7.849    uart_transceiver_inst/uart_receiver/baud_controller_rx_inst/counter[5]_i_4_n_0
    SLICE_X7Y100         LUT6 (Prop_lut6_I0_O)        0.124     7.973 r  uart_transceiver_inst/uart_receiver/baud_controller_rx_inst/counter[5]_i_2/O
                         net (fo=48, routed)          0.863     8.835    uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/Rx_sample_ENABLE
    SLICE_X5Y100         LUT4 (Prop_lut4_I0_O)        0.124     8.959 r  uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter[5]_i_1/O
                         net (fo=2, routed)           0.782     9.741    uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter[5]_i_1_n_0
    SLICE_X4Y100         FDRE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.588    15.010    uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/clk_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[5]/C
                         clock pessimism              0.276    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X4Y100         FDRE (Setup_fdre_C_R)       -0.429    14.822    uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                          -9.741    
  -------------------------------------------------------------------
                         slack                                  5.081    

Slack (MET) :             5.153ns  (required time - arrival time)
  Source:                 uart_transceiver_inst/uart_transmitter_inst/transmit_module_inst/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transceiver_inst/uart_receiver/receive_module_inst/data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.804ns  (logic 1.912ns (39.797%)  route 2.892ns (60.203%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.724     5.327    uart_transceiver_inst/uart_transmitter_inst/transmit_module_inst/clk_IBUF_BUFG
    SLICE_X5Y95          FDCE                                         r  uart_transceiver_inst/uart_transmitter_inst/transmit_module_inst/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDCE (Prop_fdce_C_Q)         0.419     5.746 r  uart_transceiver_inst/uart_transmitter_inst/transmit_module_inst/FSM_sequential_current_state_reg[1]/Q
                         net (fo=8, routed)           0.847     6.593    uart_transceiver_inst/uart_transmitter_inst/transmitter_WR/Q[1]
    SLICE_X4Y96          LUT6 (Prop_lut6_I2_O)        0.299     6.892 r  uart_transceiver_inst/uart_transmitter_inst/transmitter_WR/FSM_onehot_current_state[11]_i_8/O
                         net (fo=1, routed)           0.656     7.548    uart_transceiver_inst/uart_transmitter_inst/transmitter_WR/FSM_onehot_current_state[11]_i_8_n_0
    SLICE_X5Y96          LUT5 (Prop_lut5_I2_O)        0.124     7.672 r  uart_transceiver_inst/uart_transmitter_inst/transmitter_WR/FSM_onehot_current_state[11]_i_4/O
                         net (fo=14, routed)          0.764     8.436    uart_transceiver_inst/uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[0]_0
    SLICE_X1Y99          LUT4 (Prop_lut4_I1_O)        0.124     8.560 r  uart_transceiver_inst/uart_receiver/receive_module_inst/data0_carry_i_3/O
                         net (fo=1, routed)           0.000     8.560    uart_transceiver_inst/uart_receiver/receive_module_inst/data0_carry_i_3_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.200 r  uart_transceiver_inst/uart_receiver/receive_module_inst/data0_carry/O[3]
                         net (fo=1, routed)           0.625     9.825    uart_transceiver_inst/uart_receiver/receive_module_inst/data0_carry_n_4
    SLICE_X0Y99          LUT6 (Prop_lut6_I0_O)        0.306    10.131 r  uart_transceiver_inst/uart_receiver/receive_module_inst/data[3]_i_1__0/O
                         net (fo=1, routed)           0.000    10.131    uart_transceiver_inst/uart_receiver/receive_module_inst/data[3]
    SLICE_X0Y99          FDCE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.606    15.029    uart_transceiver_inst/uart_receiver/receive_module_inst/clk_IBUF_BUFG
    SLICE_X0Y99          FDCE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/data_reg[3]/C
                         clock pessimism              0.259    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X0Y99          FDCE (Setup_fdce_C_D)        0.032    15.284    uart_transceiver_inst/uart_receiver/receive_module_inst/data_reg[3]
  -------------------------------------------------------------------
                         required time                         15.284    
                         arrival time                         -10.131    
  -------------------------------------------------------------------
                         slack                                  5.153    

Slack (MET) :             5.186ns  (required time - arrival time)
  Source:                 uart_transceiver_inst/uart_transmitter_inst/transmit_module_inst/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transceiver_inst/uart_receiver/receive_module_inst/data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.675ns  (logic 2.057ns (43.997%)  route 2.618ns (56.003%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.724     5.327    uart_transceiver_inst/uart_transmitter_inst/transmit_module_inst/clk_IBUF_BUFG
    SLICE_X5Y95          FDCE                                         r  uart_transceiver_inst/uart_transmitter_inst/transmit_module_inst/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDCE (Prop_fdce_C_Q)         0.419     5.746 r  uart_transceiver_inst/uart_transmitter_inst/transmit_module_inst/FSM_sequential_current_state_reg[1]/Q
                         net (fo=8, routed)           0.847     6.593    uart_transceiver_inst/uart_transmitter_inst/transmitter_WR/Q[1]
    SLICE_X4Y96          LUT6 (Prop_lut6_I2_O)        0.299     6.892 r  uart_transceiver_inst/uart_transmitter_inst/transmitter_WR/FSM_onehot_current_state[11]_i_8/O
                         net (fo=1, routed)           0.656     7.548    uart_transceiver_inst/uart_transmitter_inst/transmitter_WR/FSM_onehot_current_state[11]_i_8_n_0
    SLICE_X5Y96          LUT5 (Prop_lut5_I2_O)        0.124     7.672 r  uart_transceiver_inst/uart_transmitter_inst/transmitter_WR/FSM_onehot_current_state[11]_i_4/O
                         net (fo=14, routed)          0.764     8.436    uart_transceiver_inst/uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[0]_0
    SLICE_X1Y99          LUT4 (Prop_lut4_I1_O)        0.124     8.560 r  uart_transceiver_inst/uart_receiver/receive_module_inst/data0_carry_i_3/O
                         net (fo=1, routed)           0.000     8.560    uart_transceiver_inst/uart_receiver/receive_module_inst/data0_carry_i_3_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.110 r  uart_transceiver_inst/uart_receiver/receive_module_inst/data0_carry/CO[3]
                         net (fo=1, routed)           0.001     9.110    uart_transceiver_inst/uart_receiver/receive_module_inst/data0_carry_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.349 r  uart_transceiver_inst/uart_receiver/receive_module_inst/data0_carry__0/O[2]
                         net (fo=1, routed)           0.351     9.700    uart_transceiver_inst/uart_receiver/receive_module_inst/data0_carry__0_n_5
    SLICE_X0Y100         LUT6 (Prop_lut6_I0_O)        0.302    10.002 r  uart_transceiver_inst/uart_receiver/receive_module_inst/data[6]_i_1/O
                         net (fo=1, routed)           0.000    10.002    uart_transceiver_inst/uart_receiver/receive_module_inst/data[6]
    SLICE_X0Y100         FDCE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.590    15.012    uart_transceiver_inst/uart_receiver/receive_module_inst/clk_IBUF_BUFG
    SLICE_X0Y100         FDCE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/data_reg[6]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y100         FDCE (Setup_fdce_C_D)        0.031    15.188    uart_transceiver_inst/uart_receiver/receive_module_inst/data_reg[6]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                         -10.002    
  -------------------------------------------------------------------
                         slack                                  5.186    

Slack (MET) :             5.221ns  (required time - arrival time)
  Source:                 uart_transceiver_inst/uart_transmitter_inst/transmit_module_inst/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transceiver_inst/uart_receiver/receive_module_inst/data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.736ns  (logic 1.286ns (27.153%)  route 3.450ns (72.847%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.724     5.327    uart_transceiver_inst/uart_transmitter_inst/transmit_module_inst/clk_IBUF_BUFG
    SLICE_X5Y95          FDCE                                         r  uart_transceiver_inst/uart_transmitter_inst/transmit_module_inst/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDCE (Prop_fdce_C_Q)         0.419     5.746 r  uart_transceiver_inst/uart_transmitter_inst/transmit_module_inst/FSM_sequential_current_state_reg[1]/Q
                         net (fo=8, routed)           0.847     6.593    uart_transceiver_inst/uart_transmitter_inst/transmitter_WR/Q[1]
    SLICE_X4Y96          LUT6 (Prop_lut6_I2_O)        0.299     6.892 r  uart_transceiver_inst/uart_transmitter_inst/transmitter_WR/FSM_onehot_current_state[11]_i_8/O
                         net (fo=1, routed)           0.656     7.548    uart_transceiver_inst/uart_transmitter_inst/transmitter_WR/FSM_onehot_current_state[11]_i_8_n_0
    SLICE_X5Y96          LUT5 (Prop_lut5_I2_O)        0.124     7.672 r  uart_transceiver_inst/uart_transmitter_inst/transmitter_WR/FSM_onehot_current_state[11]_i_4/O
                         net (fo=14, routed)          0.775     8.447    uart_transceiver_inst/uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[0]_0
    SLICE_X2Y101         LUT3 (Prop_lut3_I0_O)        0.116     8.563 r  uart_transceiver_inst/uart_receiver/receive_module_inst/Rx_PERROR_i_7/O
                         net (fo=11, routed)          1.172     9.735    uart_transceiver_inst/uart_receiver/receive_module_inst/Rx_PERROR_i_7_n_0
    SLICE_X0Y99          LUT6 (Prop_lut6_I5_O)        0.328    10.063 r  uart_transceiver_inst/uart_receiver/receive_module_inst/data[1]_i_1/O
                         net (fo=1, routed)           0.000    10.063    uart_transceiver_inst/uart_receiver/receive_module_inst/data[1]
    SLICE_X0Y99          FDCE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.606    15.029    uart_transceiver_inst/uart_receiver/receive_module_inst/clk_IBUF_BUFG
    SLICE_X0Y99          FDCE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/data_reg[1]/C
                         clock pessimism              0.259    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X0Y99          FDCE (Setup_fdce_C_D)        0.031    15.283    uart_transceiver_inst/uart_receiver/receive_module_inst/data_reg[1]
  -------------------------------------------------------------------
                         required time                         15.283    
                         arrival time                         -10.063    
  -------------------------------------------------------------------
                         slack                                  5.221    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 system_controller_inst/FSM_onehot_current_state_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transceiver_inst/uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.231ns (38.996%)  route 0.361ns (61.004%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.603     1.522    system_controller_inst/clk_IBUF_BUFG
    SLICE_X5Y96          FDCE                                         r  system_controller_inst/FSM_onehot_current_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  system_controller_inst/FSM_onehot_current_state_reg[10]/Q
                         net (fo=2, routed)           0.148     1.812    system_controller_inst/FSM_onehot_current_state_reg_n_0_[10]
    SLICE_X5Y96          LUT4 (Prop_lut4_I2_O)        0.045     1.857 f  system_controller_inst/FSM_sequential_current_state[3]_i_3/O
                         net (fo=17, routed)          0.213     2.070    uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/FSM_onehot_current_state_reg[2]
    SLICE_X2Y100         LUT6 (Prop_lut6_I4_O)        0.045     2.115 r  uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/FSM_onehot_current_state[4]_i_1/O
                         net (fo=1, routed)           0.000     2.115    uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst_n_10
    SLICE_X2Y100         FDCE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.872     2.037    uart_transceiver_inst/uart_receiver/receive_module_inst/clk_IBUF_BUFG
    SLICE_X2Y100         FDCE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[4]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y100         FDCE (Hold_fdce_C_D)         0.120     1.911    uart_transceiver_inst/uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.189ns (57.035%)  route 0.142ns (42.965%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.598     1.517    uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/clk_IBUF_BUFG
    SLICE_X5Y100         FDSE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDSE (Prop_fdse_C_Q)         0.141     1.658 r  uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[0]/Q
                         net (fo=7, routed)           0.142     1.801    uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg_n_0_[0]
    SLICE_X4Y100         LUT5 (Prop_lut5_I2_O)        0.048     1.849 r  uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.849    uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter0[4]
    SLICE_X4Y100         FDRE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.868     2.034    uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/clk_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[4]/C
                         clock pessimism             -0.503     1.530    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.105     1.635    uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.537%)  route 0.137ns (42.463%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.598     1.517    uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/clk_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[3]/Q
                         net (fo=4, routed)           0.137     1.796    uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg_n_0_[3]
    SLICE_X4Y100         LUT6 (Prop_lut6_I4_O)        0.045     1.841 r  uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter[5]_i_3/O
                         net (fo=1, routed)           0.000     1.841    uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter0[5]
    SLICE_X4Y100         FDRE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.868     2.034    uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/clk_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[5]/C
                         clock pessimism             -0.500     1.533    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.092     1.625    uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.155%)  route 0.083ns (26.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.598     1.517    uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/clk_IBUF_BUFG
    SLICE_X5Y100         FDSE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDSE (Prop_fdse_C_Q)         0.128     1.645 r  uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[1]/Q
                         net (fo=6, routed)           0.083     1.729    uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg_n_0_[1]
    SLICE_X5Y100         LUT6 (Prop_lut6_I3_O)        0.099     1.828 r  uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.828    uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter[2]_i_1__0_n_0
    SLICE_X5Y100         FDSE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.868     2.034    uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/clk_IBUF_BUFG
    SLICE_X5Y100         FDSE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[2]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X5Y100         FDSE (Hold_fdse_C_D)         0.092     1.609    uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 uart_transceiver_inst/uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transceiver_inst/uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.598%)  route 0.174ns (48.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.599     1.518    uart_transceiver_inst/uart_receiver/receive_module_inst/clk_IBUF_BUFG
    SLICE_X3Y101         FDCE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  uart_transceiver_inst/uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[1]/Q
                         net (fo=15, routed)          0.174     1.834    uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/Q[1]
    SLICE_X2Y101         LUT6 (Prop_lut6_I5_O)        0.045     1.879 r  uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/FSM_onehot_current_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.879    uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst_n_12
    SLICE_X2Y101         FDCE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.872     2.037    uart_transceiver_inst/uart_receiver/receive_module_inst/clk_IBUF_BUFG
    SLICE_X2Y101         FDCE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[2]/C
                         clock pessimism             -0.505     1.531    
    SLICE_X2Y101         FDCE (Hold_fdce_C_D)         0.121     1.652    uart_transceiver_inst/uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 uart_transceiver_inst/uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transceiver_inst/uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.996%)  route 0.135ns (42.004%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.599     1.518    uart_transceiver_inst/uart_receiver/receive_module_inst/clk_IBUF_BUFG
    SLICE_X3Y102         FDCE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  uart_transceiver_inst/uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[11]/Q
                         net (fo=5, routed)           0.135     1.794    uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/Q[11]
    SLICE_X3Y102         LUT6 (Prop_lut6_I3_O)        0.045     1.839 r  uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/FSM_onehot_current_state[11]_i_2__0/O
                         net (fo=1, routed)           0.000     1.839    uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst_n_3
    SLICE_X3Y102         FDCE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.872     2.037    uart_transceiver_inst/uart_receiver/receive_module_inst/clk_IBUF_BUFG
    SLICE_X3Y102         FDCE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[11]/C
                         clock pessimism             -0.518     1.518    
    SLICE_X3Y102         FDCE (Hold_fdce_C_D)         0.092     1.610    uart_transceiver_inst/uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 uart_transceiver_inst/uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transceiver_inst/uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.926%)  route 0.129ns (38.074%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.599     1.518    uart_transceiver_inst/uart_receiver/receive_module_inst/clk_IBUF_BUFG
    SLICE_X2Y100         FDCE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDCE (Prop_fdce_C_Q)         0.164     1.682 r  uart_transceiver_inst/uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[4]/Q
                         net (fo=6, routed)           0.129     1.811    uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/Q[4]
    SLICE_X3Y100         LUT6 (Prop_lut6_I5_O)        0.045     1.856 r  uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/FSM_onehot_current_state[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.856    uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst_n_9
    SLICE_X3Y100         FDCE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.872     2.037    uart_transceiver_inst/uart_receiver/receive_module_inst/clk_IBUF_BUFG
    SLICE_X3Y100         FDCE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[5]/C
                         clock pessimism             -0.505     1.531    
    SLICE_X3Y100         FDCE (Hold_fdce_C_D)         0.091     1.622    uart_transceiver_inst/uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 system_controller_inst/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_controller_inst/FSM_onehot_current_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.603     1.522    system_controller_inst/clk_IBUF_BUFG
    SLICE_X6Y96          FDPE                                         r  system_controller_inst/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y96          FDPE (Prop_fdpe_C_Q)         0.164     1.686 r  system_controller_inst/FSM_onehot_current_state_reg[0]/Q
                         net (fo=5, routed)           0.149     1.836    system_controller_inst/Q[0]
    SLICE_X6Y96          LUT4 (Prop_lut4_I3_O)        0.045     1.881 r  system_controller_inst/FSM_onehot_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.881    system_controller_inst/FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X6Y96          FDPE                                         r  system_controller_inst/FSM_onehot_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.874     2.039    system_controller_inst/clk_IBUF_BUFG
    SLICE_X6Y96          FDPE                                         r  system_controller_inst/FSM_onehot_current_state_reg[0]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X6Y96          FDPE (Hold_fdpe_C_D)         0.121     1.643    system_controller_inst/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 system_controller_inst/FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_controller_inst/FSM_onehot_current_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.603     1.522    system_controller_inst/clk_IBUF_BUFG
    SLICE_X6Y96          FDCE                                         r  system_controller_inst/FSM_onehot_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y96          FDCE (Prop_fdce_C_Q)         0.164     1.686 r  system_controller_inst/FSM_onehot_current_state_reg[2]/Q
                         net (fo=2, routed)           0.163     1.849    system_controller_inst/FSM_onehot_current_state_reg_n_0_[2]
    SLICE_X6Y96          LUT4 (Prop_lut4_I2_O)        0.043     1.892 r  system_controller_inst/FSM_onehot_current_state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.892    system_controller_inst/FSM_onehot_current_state[3]_i_1_n_0
    SLICE_X6Y96          FDCE                                         r  system_controller_inst/FSM_onehot_current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.874     2.039    system_controller_inst/clk_IBUF_BUFG
    SLICE_X6Y96          FDCE                                         r  system_controller_inst/FSM_onehot_current_state_reg[3]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X6Y96          FDCE (Hold_fdce_C_D)         0.131     1.653    system_controller_inst/FSM_onehot_current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 uart_transceiver_inst/uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transceiver_inst/uart_receiver/receive_module_inst/data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.231ns (37.801%)  route 0.380ns (62.199%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.599     1.518    uart_transceiver_inst/uart_receiver/receive_module_inst/clk_IBUF_BUFG
    SLICE_X3Y102         FDCE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  uart_transceiver_inst/uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[11]/Q
                         net (fo=5, routed)           0.134     1.793    uart_transceiver_inst/uart_receiver/receive_module_inst/FSM_onehot_current_state_reg_n_0_[11]
    SLICE_X0Y101         LUT5 (Prop_lut5_I3_O)        0.045     1.838 f  uart_transceiver_inst/uart_receiver/receive_module_inst/Rx_PERROR_i_6/O
                         net (fo=10, routed)          0.246     2.085    uart_transceiver_inst/uart_receiver/receive_module_inst/Rx_PERROR_i_6_n_0
    SLICE_X0Y99          LUT6 (Prop_lut6_I4_O)        0.045     2.130 r  uart_transceiver_inst/uart_receiver/receive_module_inst/data[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.130    uart_transceiver_inst/uart_receiver/receive_module_inst/data[2]
    SLICE_X0Y99          FDCE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.878     2.043    uart_transceiver_inst/uart_receiver/receive_module_inst/clk_IBUF_BUFG
    SLICE_X0Y99          FDCE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/data_reg[2]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X0Y99          FDCE (Hold_fdce_C_D)         0.092     1.889    uart_transceiver_inst/uart_receiver/receive_module_inst/data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.240    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clk_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKIN1
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X6Y95      system_controller_inst/FSM_onehot_current_state_reg[11]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X5Y96      system_controller_inst/FSM_onehot_current_state_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X6Y96      system_controller_inst/FSM_onehot_current_state_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X6Y96      system_controller_inst/FSM_onehot_current_state_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X5Y96      system_controller_inst/FSM_onehot_current_state_reg[4]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X6Y96      system_controller_inst/FSM_onehot_current_state_reg[5]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X6Y96      system_controller_inst/FSM_onehot_current_state_reg[6]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X5Y96      system_controller_inst/FSM_onehot_current_state_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X6Y95      system_controller_inst/FSM_onehot_current_state_reg[11]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X5Y96      system_controller_inst/FSM_onehot_current_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X6Y96      system_controller_inst/FSM_onehot_current_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X6Y96      system_controller_inst/FSM_onehot_current_state_reg[3]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X5Y96      system_controller_inst/FSM_onehot_current_state_reg[4]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X6Y96      system_controller_inst/FSM_onehot_current_state_reg[5]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X6Y96      system_controller_inst/FSM_onehot_current_state_reg[6]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X5Y96      system_controller_inst/FSM_onehot_current_state_reg[7]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X6Y95      system_controller_inst/FSM_onehot_current_state_reg[11]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X6Y95      system_controller_inst/FSM_onehot_current_state_reg[11]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X5Y96      system_controller_inst/FSM_onehot_current_state_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X5Y96      system_controller_inst/FSM_onehot_current_state_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X6Y96      system_controller_inst/FSM_onehot_current_state_reg[2]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X6Y96      system_controller_inst/FSM_onehot_current_state_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X6Y96      system_controller_inst/FSM_onehot_current_state_reg[3]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X6Y96      system_controller_inst/FSM_onehot_current_state_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_ssd
  To Clock:  clk_ssd

Setup :            0  Failing Endpoints,  Worst Slack      197.404ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.267ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             197.404ns  (required time - arrival time)
  Source:                 FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        2.199ns  (logic 0.796ns (36.196%)  route 1.403ns (63.804%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.795ns = ( 208.795 - 200.000 ) 
    Source Clock Delay      (SCD):    9.325ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.809     5.412    FourDigitLEDdriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.500 r  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.018     7.518    FourDigitLEDdriver_inst/clk_ssd
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.614 r  FourDigitLEDdriver_inst/clk_ssd_BUFG_inst/O
                         net (fo=4, routed)           1.711     9.325    FourDigitLEDdriver_inst/digit_driver_module_inst/CLK
    SLICE_X2Y103         FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDPE (Prop_fdpe_C_Q)         0.478     9.803 r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[1]/Q
                         net (fo=9, routed)           0.902    10.705    FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg__0[1]
    SLICE_X2Y103         LUT4 (Prop_lut4_I2_O)        0.318    11.023 r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter[3]_i_1/O
                         net (fo=5, routed)           0.501    11.524    FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[3]_0[0]
    SLICE_X2Y102         FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   203.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   203.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.683   205.105    FourDigitLEDdriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   205.188 r  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.923   207.111    FourDigitLEDdriver_inst/clk_ssd
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   207.202 r  FourDigitLEDdriver_inst/clk_ssd_BUFG_inst/O
                         net (fo=4, routed)           1.593   208.795    FourDigitLEDdriver_inst/digit_driver_module_inst/CLK
    SLICE_X2Y102         FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[3]/C
                         clock pessimism              0.506   209.301    
                         clock uncertainty           -0.138   209.163    
    SLICE_X2Y102         FDPE (Setup_fdpe_C_D)       -0.235   208.928    FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        208.928    
                         arrival time                         -11.524    
  -------------------------------------------------------------------
                         slack                                197.404    

Slack (MET) :             198.339ns  (required time - arrival time)
  Source:                 FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        1.548ns  (logic 0.670ns (43.268%)  route 0.878ns (56.732%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.794ns = ( 208.794 - 200.000 ) 
    Source Clock Delay      (SCD):    9.325ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.809     5.412    FourDigitLEDdriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.500 r  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.018     7.518    FourDigitLEDdriver_inst/clk_ssd
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.614 r  FourDigitLEDdriver_inst/clk_ssd_BUFG_inst/O
                         net (fo=4, routed)           1.711     9.325    FourDigitLEDdriver_inst/digit_driver_module_inst/CLK
    SLICE_X2Y103         FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDPE (Prop_fdpe_C_Q)         0.518     9.843 r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]/Q
                         net (fo=10, routed)          0.878    10.722    FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg__0[0]
    SLICE_X3Y103         LUT3 (Prop_lut3_I1_O)        0.152    10.874 r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    10.874    FourDigitLEDdriver_inst/digit_driver_module_inst/counter0__0[2]
    SLICE_X3Y103         FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   203.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   203.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.683   205.105    FourDigitLEDdriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   205.188 r  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.923   207.111    FourDigitLEDdriver_inst/clk_ssd
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   207.202 r  FourDigitLEDdriver_inst/clk_ssd_BUFG_inst/O
                         net (fo=4, routed)           1.592   208.794    FourDigitLEDdriver_inst/digit_driver_module_inst/CLK
    SLICE_X3Y103         FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[2]/C
                         clock pessimism              0.509   209.303    
                         clock uncertainty           -0.138   209.165    
    SLICE_X3Y103         FDPE (Setup_fdpe_C_D)        0.047   209.212    FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        209.212    
                         arrival time                         -10.874    
  -------------------------------------------------------------------
                         slack                                198.339    

Slack (MET) :             198.490ns  (required time - arrival time)
  Source:                 FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        1.490ns  (logic 0.803ns (53.884%)  route 0.687ns (46.116%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.794ns = ( 208.794 - 200.000 ) 
    Source Clock Delay      (SCD):    9.325ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.809     5.412    FourDigitLEDdriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.500 r  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.018     7.518    FourDigitLEDdriver_inst/clk_ssd
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.614 r  FourDigitLEDdriver_inst/clk_ssd_BUFG_inst/O
                         net (fo=4, routed)           1.711     9.325    FourDigitLEDdriver_inst/digit_driver_module_inst/CLK
    SLICE_X2Y103         FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDPE (Prop_fdpe_C_Q)         0.478     9.803 r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[1]/Q
                         net (fo=9, routed)           0.687    10.490    FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg__0[1]
    SLICE_X2Y103         LUT2 (Prop_lut2_I0_O)        0.325    10.815 r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    10.815    FourDigitLEDdriver_inst/digit_driver_module_inst/counter[1]_i_1_n_0
    SLICE_X2Y103         FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   203.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   203.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.683   205.105    FourDigitLEDdriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   205.188 r  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.923   207.111    FourDigitLEDdriver_inst/clk_ssd
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   207.202 r  FourDigitLEDdriver_inst/clk_ssd_BUFG_inst/O
                         net (fo=4, routed)           1.592   208.794    FourDigitLEDdriver_inst/digit_driver_module_inst/CLK
    SLICE_X2Y103         FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[1]/C
                         clock pessimism              0.531   209.325    
                         clock uncertainty           -0.138   209.187    
    SLICE_X2Y103         FDPE (Setup_fdpe_C_D)        0.118   209.305    FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        209.305    
                         arrival time                         -10.815    
  -------------------------------------------------------------------
                         slack                                198.490    

Slack (MET) :             198.611ns  (required time - arrival time)
  Source:                 FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        1.330ns  (logic 0.642ns (48.271%)  route 0.688ns (51.729%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.794ns = ( 208.794 - 200.000 ) 
    Source Clock Delay      (SCD):    9.325ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.809     5.412    FourDigitLEDdriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.500 r  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.018     7.518    FourDigitLEDdriver_inst/clk_ssd
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.614 r  FourDigitLEDdriver_inst/clk_ssd_BUFG_inst/O
                         net (fo=4, routed)           1.711     9.325    FourDigitLEDdriver_inst/digit_driver_module_inst/CLK
    SLICE_X2Y103         FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDPE (Prop_fdpe_C_Q)         0.518     9.843 f  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]/Q
                         net (fo=10, routed)          0.688    10.531    FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg__0[0]
    SLICE_X2Y103         LUT1 (Prop_lut1_I0_O)        0.124    10.655 r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    10.655    FourDigitLEDdriver_inst/digit_driver_module_inst/counter[0]_i_1_n_0
    SLICE_X2Y103         FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   203.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   203.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.683   205.105    FourDigitLEDdriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   205.188 r  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.923   207.111    FourDigitLEDdriver_inst/clk_ssd
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   207.202 r  FourDigitLEDdriver_inst/clk_ssd_BUFG_inst/O
                         net (fo=4, routed)           1.592   208.794    FourDigitLEDdriver_inst/digit_driver_module_inst/CLK
    SLICE_X2Y103         FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]/C
                         clock pessimism              0.531   209.325    
                         clock uncertainty           -0.138   209.187    
    SLICE_X2Y103         FDPE (Setup_fdpe_C_D)        0.079   209.266    FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        209.266    
                         arrival time                         -10.655    
  -------------------------------------------------------------------
                         slack                                198.611    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.183ns (49.139%)  route 0.189ns (50.861%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.718ns
    Source Clock Delay      (SCD):    2.867ns
    Clock Pessimism Removal (CPR):    0.850ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.624     1.544    FourDigitLEDdriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.594 r  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     2.242    FourDigitLEDdriver_inst/clk_ssd
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.268 r  FourDigitLEDdriver_inst/clk_ssd_BUFG_inst/O
                         net (fo=4, routed)           0.600     2.867    FourDigitLEDdriver_inst/digit_driver_module_inst/CLK
    SLICE_X3Y103         FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDPE (Prop_fdpe_C_Q)         0.141     3.008 r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[2]/Q
                         net (fo=8, routed)           0.189     3.198    FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg__0[2]
    SLICE_X3Y103         LUT3 (Prop_lut3_I2_O)        0.042     3.240 r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     3.240    FourDigitLEDdriver_inst/digit_driver_module_inst/counter0__0[2]
    SLICE_X3Y103         FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.898     2.063    FourDigitLEDdriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.116 r  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     2.816    FourDigitLEDdriver_inst/clk_ssd
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.845 r  FourDigitLEDdriver_inst/clk_ssd_BUFG_inst/O
                         net (fo=4, routed)           0.872     3.718    FourDigitLEDdriver_inst/digit_driver_module_inst/CLK
    SLICE_X3Y103         FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[2]/C
                         clock pessimism             -0.850     2.867    
    SLICE_X3Y103         FDPE (Hold_fdpe_C_D)         0.105     2.972    FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.972    
                         arrival time                           3.240    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.209ns (45.140%)  route 0.254ns (54.860%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.718ns
    Source Clock Delay      (SCD):    2.867ns
    Clock Pessimism Removal (CPR):    0.850ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.624     1.544    FourDigitLEDdriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.594 r  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     2.242    FourDigitLEDdriver_inst/clk_ssd
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.268 r  FourDigitLEDdriver_inst/clk_ssd_BUFG_inst/O
                         net (fo=4, routed)           0.600     2.867    FourDigitLEDdriver_inst/digit_driver_module_inst/CLK
    SLICE_X2Y103         FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDPE (Prop_fdpe_C_Q)         0.164     3.031 r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]/Q
                         net (fo=10, routed)          0.254     3.285    FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg__0[0]
    SLICE_X2Y103         LUT2 (Prop_lut2_I1_O)        0.045     3.330 r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     3.330    FourDigitLEDdriver_inst/digit_driver_module_inst/counter[1]_i_1_n_0
    SLICE_X2Y103         FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.898     2.063    FourDigitLEDdriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.116 r  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     2.816    FourDigitLEDdriver_inst/clk_ssd
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.845 r  FourDigitLEDdriver_inst/clk_ssd_BUFG_inst/O
                         net (fo=4, routed)           0.872     3.718    FourDigitLEDdriver_inst/digit_driver_module_inst/CLK
    SLICE_X2Y103         FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[1]/C
                         clock pessimism             -0.850     2.867    
    SLICE_X2Y103         FDPE (Hold_fdpe_C_D)         0.131     2.998    FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.998    
                         arrival time                           3.330    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.209ns (45.140%)  route 0.254ns (54.860%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.718ns
    Source Clock Delay      (SCD):    2.867ns
    Clock Pessimism Removal (CPR):    0.850ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.624     1.544    FourDigitLEDdriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.594 r  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     2.242    FourDigitLEDdriver_inst/clk_ssd
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.268 r  FourDigitLEDdriver_inst/clk_ssd_BUFG_inst/O
                         net (fo=4, routed)           0.600     2.867    FourDigitLEDdriver_inst/digit_driver_module_inst/CLK
    SLICE_X2Y103         FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDPE (Prop_fdpe_C_Q)         0.164     3.031 f  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]/Q
                         net (fo=10, routed)          0.254     3.285    FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg__0[0]
    SLICE_X2Y103         LUT1 (Prop_lut1_I0_O)        0.045     3.330 r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     3.330    FourDigitLEDdriver_inst/digit_driver_module_inst/counter[0]_i_1_n_0
    SLICE_X2Y103         FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.898     2.063    FourDigitLEDdriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.116 r  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     2.816    FourDigitLEDdriver_inst/clk_ssd
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.845 r  FourDigitLEDdriver_inst/clk_ssd_BUFG_inst/O
                         net (fo=4, routed)           0.872     3.718    FourDigitLEDdriver_inst/digit_driver_module_inst/CLK
    SLICE_X2Y103         FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]/C
                         clock pessimism             -0.850     2.867    
    SLICE_X2Y103         FDPE (Hold_fdpe_C_D)         0.121     2.988    FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.988    
                         arrival time                           3.330    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.189ns (37.997%)  route 0.308ns (62.003%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.719ns
    Source Clock Delay      (SCD):    2.867ns
    Clock Pessimism Removal (CPR):    0.834ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.624     1.544    FourDigitLEDdriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.594 r  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     2.242    FourDigitLEDdriver_inst/clk_ssd
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.268 r  FourDigitLEDdriver_inst/clk_ssd_BUFG_inst/O
                         net (fo=4, routed)           0.600     2.867    FourDigitLEDdriver_inst/digit_driver_module_inst/CLK
    SLICE_X3Y103         FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDPE (Prop_fdpe_C_Q)         0.141     3.008 r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[2]/Q
                         net (fo=8, routed)           0.120     3.129    FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg__0[2]
    SLICE_X2Y103         LUT4 (Prop_lut4_I1_O)        0.048     3.177 r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter[3]_i_1/O
                         net (fo=5, routed)           0.188     3.365    FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[3]_0[0]
    SLICE_X2Y102         FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.898     2.063    FourDigitLEDdriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.116 r  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     2.816    FourDigitLEDdriver_inst/clk_ssd
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.845 r  FourDigitLEDdriver_inst/clk_ssd_BUFG_inst/O
                         net (fo=4, routed)           0.873     3.719    FourDigitLEDdriver_inst/digit_driver_module_inst/CLK
    SLICE_X2Y102         FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[3]/C
                         clock pessimism             -0.834     2.884    
    SLICE_X2Y102         FDPE (Hold_fdpe_C_D)        -0.007     2.877    FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.877    
                         arrival time                           3.365    
  -------------------------------------------------------------------
                         slack                                  0.487    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_ssd
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y0    FourDigitLEDdriver_inst/clk_ssd_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         200.000     198.751    MMCME2_ADV_X0Y0  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT1
Min Period        n/a     FDPE/C              n/a            1.000         200.000     199.000    SLICE_X2Y103     FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         200.000     199.000    SLICE_X2Y103     FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[1]/C
Min Period        n/a     FDPE/C              n/a            1.000         200.000     199.000    SLICE_X3Y103     FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[2]/C
Min Period        n/a     FDPE/C              n/a            1.000         200.000     199.000    SLICE_X2Y102     FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       200.000     13.360     MMCME2_ADV_X0Y0  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT1
Low Pulse Width   Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X2Y102     FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[3]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X2Y103     FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X2Y103     FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X2Y103     FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[1]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X2Y103     FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X3Y103     FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[2]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X3Y103     FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[2]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X2Y102     FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[3]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X2Y103     FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X2Y103     FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[1]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X3Y103     FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[2]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X2Y102     FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[3]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X2Y103     FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X2Y103     FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[1]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X3Y103     FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[2]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X2Y102     FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfb
  To Clock:  clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk
  To Clock:  clk_ssd

Setup :            0  Failing Endpoints,  Worst Slack        6.064ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.504ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.064ns  (required time - arrival time)
  Source:                 sync_reset/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]/PRE
                            (recovery check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ssd rise@200.000ns - sys_clk rise@190.000ns)
  Data Path Delay:        6.952ns  (logic 0.580ns (8.343%)  route 6.372ns (91.657%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.794ns = ( 208.794 - 200.000 ) 
    Source Clock Delay      (SCD):    5.328ns = ( 195.328 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)  190.000   190.000 r  
    E3                                                0.000   190.000 r  clk (IN)
                         net (fo=0)                   0.000   190.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482   191.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025   193.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   193.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.725   195.328    sync_reset/clk_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  sync_reset/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.456   195.784 f  sync_reset/reset_sync_reg/Q
                         net (fo=1, routed)           0.918   196.702    sync_reset/reset_sync
    SLICE_X0Y94          LUT3 (Prop_lut3_I1_O)        0.124   196.826 f  sync_reset/FSM_onehot_current_state[11]_i_2/O
                         net (fo=101, routed)         5.454   202.280    FourDigitLEDdriver_inst/digit_driver_module_inst/reset_clean
    SLICE_X2Y103         FDPE                                         f  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   203.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   203.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.683   205.105    FourDigitLEDdriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   205.188 r  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.923   207.111    FourDigitLEDdriver_inst/clk_ssd
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   207.202 r  FourDigitLEDdriver_inst/clk_ssd_BUFG_inst/O
                         net (fo=4, routed)           1.592   208.794    FourDigitLEDdriver_inst/digit_driver_module_inst/CLK
    SLICE_X2Y103         FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]/C
                         clock pessimism              0.180   208.974    
                         clock uncertainty           -0.270   208.704    
    SLICE_X2Y103         FDPE (Recov_fdpe_C_PRE)     -0.361   208.343    FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        208.343    
                         arrival time                        -202.280    
  -------------------------------------------------------------------
                         slack                                  6.064    

Slack (MET) :             6.066ns  (required time - arrival time)
  Source:                 sync_reset/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[2]/PRE
                            (recovery check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ssd rise@200.000ns - sys_clk rise@190.000ns)
  Data Path Delay:        6.952ns  (logic 0.580ns (8.343%)  route 6.372ns (91.657%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.794ns = ( 208.794 - 200.000 ) 
    Source Clock Delay      (SCD):    5.328ns = ( 195.328 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)  190.000   190.000 r  
    E3                                                0.000   190.000 r  clk (IN)
                         net (fo=0)                   0.000   190.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482   191.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025   193.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   193.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.725   195.328    sync_reset/clk_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  sync_reset/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.456   195.784 f  sync_reset/reset_sync_reg/Q
                         net (fo=1, routed)           0.918   196.702    sync_reset/reset_sync
    SLICE_X0Y94          LUT3 (Prop_lut3_I1_O)        0.124   196.826 f  sync_reset/FSM_onehot_current_state[11]_i_2/O
                         net (fo=101, routed)         5.454   202.280    FourDigitLEDdriver_inst/digit_driver_module_inst/reset_clean
    SLICE_X3Y103         FDPE                                         f  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   203.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   203.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.683   205.105    FourDigitLEDdriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   205.188 r  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.923   207.111    FourDigitLEDdriver_inst/clk_ssd
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   207.202 r  FourDigitLEDdriver_inst/clk_ssd_BUFG_inst/O
                         net (fo=4, routed)           1.592   208.794    FourDigitLEDdriver_inst/digit_driver_module_inst/CLK
    SLICE_X3Y103         FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[2]/C
                         clock pessimism              0.180   208.974    
                         clock uncertainty           -0.270   208.704    
    SLICE_X3Y103         FDPE (Recov_fdpe_C_PRE)     -0.359   208.345    FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        208.345    
                         arrival time                        -202.280    
  -------------------------------------------------------------------
                         slack                                  6.066    

Slack (MET) :             6.106ns  (required time - arrival time)
  Source:                 sync_reset/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[1]/PRE
                            (recovery check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ssd rise@200.000ns - sys_clk rise@190.000ns)
  Data Path Delay:        6.952ns  (logic 0.580ns (8.343%)  route 6.372ns (91.657%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.794ns = ( 208.794 - 200.000 ) 
    Source Clock Delay      (SCD):    5.328ns = ( 195.328 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)  190.000   190.000 r  
    E3                                                0.000   190.000 r  clk (IN)
                         net (fo=0)                   0.000   190.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482   191.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025   193.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   193.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.725   195.328    sync_reset/clk_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  sync_reset/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.456   195.784 f  sync_reset/reset_sync_reg/Q
                         net (fo=1, routed)           0.918   196.702    sync_reset/reset_sync
    SLICE_X0Y94          LUT3 (Prop_lut3_I1_O)        0.124   196.826 f  sync_reset/FSM_onehot_current_state[11]_i_2/O
                         net (fo=101, routed)         5.454   202.280    FourDigitLEDdriver_inst/digit_driver_module_inst/reset_clean
    SLICE_X2Y103         FDPE                                         f  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   203.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   203.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.683   205.105    FourDigitLEDdriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   205.188 r  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.923   207.111    FourDigitLEDdriver_inst/clk_ssd
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   207.202 r  FourDigitLEDdriver_inst/clk_ssd_BUFG_inst/O
                         net (fo=4, routed)           1.592   208.794    FourDigitLEDdriver_inst/digit_driver_module_inst/CLK
    SLICE_X2Y103         FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[1]/C
                         clock pessimism              0.180   208.974    
                         clock uncertainty           -0.270   208.704    
    SLICE_X2Y103         FDPE (Recov_fdpe_C_PRE)     -0.319   208.385    FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        208.385    
                         arrival time                        -202.280    
  -------------------------------------------------------------------
                         slack                                  6.106    

Slack (MET) :             6.362ns  (required time - arrival time)
  Source:                 sync_reset/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[3]/PRE
                            (recovery check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ssd rise@200.000ns - sys_clk rise@190.000ns)
  Data Path Delay:        6.654ns  (logic 0.580ns (8.717%)  route 6.074ns (91.283%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.647ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.795ns = ( 208.795 - 200.000 ) 
    Source Clock Delay      (SCD):    5.328ns = ( 195.328 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)  190.000   190.000 r  
    E3                                                0.000   190.000 r  clk (IN)
                         net (fo=0)                   0.000   190.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482   191.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025   193.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   193.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.725   195.328    sync_reset/clk_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  sync_reset/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.456   195.784 f  sync_reset/reset_sync_reg/Q
                         net (fo=1, routed)           0.918   196.702    sync_reset/reset_sync
    SLICE_X0Y94          LUT3 (Prop_lut3_I1_O)        0.124   196.826 f  sync_reset/FSM_onehot_current_state[11]_i_2/O
                         net (fo=101, routed)         5.156   201.982    FourDigitLEDdriver_inst/digit_driver_module_inst/reset_clean
    SLICE_X2Y102         FDPE                                         f  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   203.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   203.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.683   205.105    FourDigitLEDdriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   205.188 r  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.923   207.111    FourDigitLEDdriver_inst/clk_ssd
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   207.202 r  FourDigitLEDdriver_inst/clk_ssd_BUFG_inst/O
                         net (fo=4, routed)           1.593   208.795    FourDigitLEDdriver_inst/digit_driver_module_inst/CLK
    SLICE_X2Y102         FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[3]/C
                         clock pessimism              0.180   208.975    
                         clock uncertainty           -0.270   208.705    
    SLICE_X2Y102         FDPE (Recov_fdpe_C_PRE)     -0.361   208.344    FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        208.344    
                         arrival time                        -201.982    
  -------------------------------------------------------------------
                         slack                                  6.362    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 sync_reset/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[3]/PRE
                            (removal check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.653ns  (logic 0.186ns (7.011%)  route 2.467ns (92.989%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.719ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.604     1.523    sync_reset/clk_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  sync_reset/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  sync_reset/temp_reg/Q
                         net (fo=2, routed)           0.233     1.897    sync_reset/temp
    SLICE_X0Y94          LUT3 (Prop_lut3_I2_O)        0.045     1.942 f  sync_reset/FSM_onehot_current_state[11]_i_2/O
                         net (fo=101, routed)         2.234     4.176    FourDigitLEDdriver_inst/digit_driver_module_inst/reset_clean
    SLICE_X2Y102         FDPE                                         f  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.898     2.063    FourDigitLEDdriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.116 r  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     2.816    FourDigitLEDdriver_inst/clk_ssd
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.845 r  FourDigitLEDdriver_inst/clk_ssd_BUFG_inst/O
                         net (fo=4, routed)           0.873     3.719    FourDigitLEDdriver_inst/digit_driver_module_inst/CLK
    SLICE_X2Y102         FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[3]/C
                         clock pessimism             -0.245     3.473    
                         clock uncertainty            0.270     3.743    
    SLICE_X2Y102         FDPE (Remov_fdpe_C_PRE)     -0.071     3.672    FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.672    
                         arrival time                           4.176    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 sync_reset/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]/PRE
                            (removal check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.775ns  (logic 0.186ns (6.703%)  route 2.589ns (93.297%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.718ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.604     1.523    sync_reset/clk_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  sync_reset/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  sync_reset/temp_reg/Q
                         net (fo=2, routed)           0.233     1.897    sync_reset/temp
    SLICE_X0Y94          LUT3 (Prop_lut3_I2_O)        0.045     1.942 f  sync_reset/FSM_onehot_current_state[11]_i_2/O
                         net (fo=101, routed)         2.356     4.298    FourDigitLEDdriver_inst/digit_driver_module_inst/reset_clean
    SLICE_X2Y103         FDPE                                         f  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.898     2.063    FourDigitLEDdriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.116 r  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     2.816    FourDigitLEDdriver_inst/clk_ssd
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.845 r  FourDigitLEDdriver_inst/clk_ssd_BUFG_inst/O
                         net (fo=4, routed)           0.872     3.718    FourDigitLEDdriver_inst/digit_driver_module_inst/CLK
    SLICE_X2Y103         FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]/C
                         clock pessimism             -0.245     3.472    
                         clock uncertainty            0.270     3.742    
    SLICE_X2Y103         FDPE (Remov_fdpe_C_PRE)     -0.071     3.671    FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.671    
                         arrival time                           4.298    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 sync_reset/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[1]/PRE
                            (removal check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.775ns  (logic 0.186ns (6.703%)  route 2.589ns (93.297%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.718ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.604     1.523    sync_reset/clk_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  sync_reset/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  sync_reset/temp_reg/Q
                         net (fo=2, routed)           0.233     1.897    sync_reset/temp
    SLICE_X0Y94          LUT3 (Prop_lut3_I2_O)        0.045     1.942 f  sync_reset/FSM_onehot_current_state[11]_i_2/O
                         net (fo=101, routed)         2.356     4.298    FourDigitLEDdriver_inst/digit_driver_module_inst/reset_clean
    SLICE_X2Y103         FDPE                                         f  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.898     2.063    FourDigitLEDdriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.116 r  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     2.816    FourDigitLEDdriver_inst/clk_ssd
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.845 r  FourDigitLEDdriver_inst/clk_ssd_BUFG_inst/O
                         net (fo=4, routed)           0.872     3.718    FourDigitLEDdriver_inst/digit_driver_module_inst/CLK
    SLICE_X2Y103         FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[1]/C
                         clock pessimism             -0.245     3.472    
                         clock uncertainty            0.270     3.742    
    SLICE_X2Y103         FDPE (Remov_fdpe_C_PRE)     -0.071     3.671    FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.671    
                         arrival time                           4.298    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.651ns  (arrival time - required time)
  Source:                 sync_reset/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[2]/PRE
                            (removal check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.775ns  (logic 0.186ns (6.703%)  route 2.589ns (93.297%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.718ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.604     1.523    sync_reset/clk_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  sync_reset/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  sync_reset/temp_reg/Q
                         net (fo=2, routed)           0.233     1.897    sync_reset/temp
    SLICE_X0Y94          LUT3 (Prop_lut3_I2_O)        0.045     1.942 f  sync_reset/FSM_onehot_current_state[11]_i_2/O
                         net (fo=101, routed)         2.356     4.298    FourDigitLEDdriver_inst/digit_driver_module_inst/reset_clean
    SLICE_X3Y103         FDPE                                         f  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.898     2.063    FourDigitLEDdriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.116 r  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     2.816    FourDigitLEDdriver_inst/clk_ssd
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.845 r  FourDigitLEDdriver_inst/clk_ssd_BUFG_inst/O
                         net (fo=4, routed)           0.872     3.718    FourDigitLEDdriver_inst/digit_driver_module_inst/CLK
    SLICE_X3Y103         FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[2]/C
                         clock pessimism             -0.245     3.472    
                         clock uncertainty            0.270     3.742    
    SLICE_X3Y103         FDPE (Remov_fdpe_C_PRE)     -0.095     3.647    FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.647    
                         arrival time                           4.298    
  -------------------------------------------------------------------
                         slack                                  0.651    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.575ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.712ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.575ns  (required time - arrival time)
  Source:                 sync_reset/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transceiver_inst/uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.849ns  (logic 0.580ns (15.068%)  route 3.269ns (84.932%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.725     5.328    sync_reset/clk_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  sync_reset/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  sync_reset/reset_sync_reg/Q
                         net (fo=1, routed)           0.918     6.702    sync_reset/reset_sync
    SLICE_X0Y94          LUT3 (Prop_lut3_I1_O)        0.124     6.826 f  sync_reset/FSM_onehot_current_state[11]_i_2/O
                         net (fo=101, routed)         2.351     9.177    uart_transceiver_inst/uart_receiver/receive_module_inst/reset_clean
    SLICE_X3Y102         FDCE                                         f  uart_transceiver_inst/uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.590    15.012    uart_transceiver_inst/uart_receiver/receive_module_inst/clk_IBUF_BUFG
    SLICE_X3Y102         FDCE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[10]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X3Y102         FDCE (Recov_fdce_C_CLR)     -0.405    14.752    uart_transceiver_inst/uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[10]
  -------------------------------------------------------------------
                         required time                         14.752    
                         arrival time                          -9.177    
  -------------------------------------------------------------------
                         slack                                  5.575    

Slack (MET) :             5.575ns  (required time - arrival time)
  Source:                 sync_reset/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transceiver_inst/uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.849ns  (logic 0.580ns (15.068%)  route 3.269ns (84.932%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.725     5.328    sync_reset/clk_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  sync_reset/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  sync_reset/reset_sync_reg/Q
                         net (fo=1, routed)           0.918     6.702    sync_reset/reset_sync
    SLICE_X0Y94          LUT3 (Prop_lut3_I1_O)        0.124     6.826 f  sync_reset/FSM_onehot_current_state[11]_i_2/O
                         net (fo=101, routed)         2.351     9.177    uart_transceiver_inst/uart_receiver/receive_module_inst/reset_clean
    SLICE_X3Y102         FDCE                                         f  uart_transceiver_inst/uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.590    15.012    uart_transceiver_inst/uart_receiver/receive_module_inst/clk_IBUF_BUFG
    SLICE_X3Y102         FDCE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[11]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X3Y102         FDCE (Recov_fdce_C_CLR)     -0.405    14.752    uart_transceiver_inst/uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[11]
  -------------------------------------------------------------------
                         required time                         14.752    
                         arrival time                          -9.177    
  -------------------------------------------------------------------
                         slack                                  5.575    

Slack (MET) :             5.575ns  (required time - arrival time)
  Source:                 sync_reset/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transceiver_inst/uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.849ns  (logic 0.580ns (15.068%)  route 3.269ns (84.932%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.725     5.328    sync_reset/clk_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  sync_reset/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  sync_reset/reset_sync_reg/Q
                         net (fo=1, routed)           0.918     6.702    sync_reset/reset_sync
    SLICE_X0Y94          LUT3 (Prop_lut3_I1_O)        0.124     6.826 f  sync_reset/FSM_onehot_current_state[11]_i_2/O
                         net (fo=101, routed)         2.351     9.177    uart_transceiver_inst/uart_receiver/receive_module_inst/reset_clean
    SLICE_X3Y102         FDCE                                         f  uart_transceiver_inst/uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.590    15.012    uart_transceiver_inst/uart_receiver/receive_module_inst/clk_IBUF_BUFG
    SLICE_X3Y102         FDCE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[9]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X3Y102         FDCE (Recov_fdce_C_CLR)     -0.405    14.752    uart_transceiver_inst/uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[9]
  -------------------------------------------------------------------
                         required time                         14.752    
                         arrival time                          -9.177    
  -------------------------------------------------------------------
                         slack                                  5.575    

Slack (MET) :             5.607ns  (required time - arrival time)
  Source:                 sync_reset/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transceiver_inst/uart_receiver/receive_module_inst/Rx_FERROR_reg/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.817ns  (logic 0.580ns (15.197%)  route 3.237ns (84.803%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.725     5.328    sync_reset/clk_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  sync_reset/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  sync_reset/reset_sync_reg/Q
                         net (fo=1, routed)           0.918     6.702    sync_reset/reset_sync
    SLICE_X0Y94          LUT3 (Prop_lut3_I1_O)        0.124     6.826 f  sync_reset/FSM_onehot_current_state[11]_i_2/O
                         net (fo=101, routed)         2.318     9.144    uart_transceiver_inst/uart_receiver/receive_module_inst/reset_clean
    SLICE_X0Y101         FDCE                                         f  uart_transceiver_inst/uart_receiver/receive_module_inst/Rx_FERROR_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.590    15.012    uart_transceiver_inst/uart_receiver/receive_module_inst/clk_IBUF_BUFG
    SLICE_X0Y101         FDCE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/Rx_FERROR_reg/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y101         FDCE (Recov_fdce_C_CLR)     -0.405    14.752    uart_transceiver_inst/uart_receiver/receive_module_inst/Rx_FERROR_reg
  -------------------------------------------------------------------
                         required time                         14.752    
                         arrival time                          -9.144    
  -------------------------------------------------------------------
                         slack                                  5.607    

Slack (MET) :             5.607ns  (required time - arrival time)
  Source:                 sync_reset/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transceiver_inst/uart_receiver/receive_module_inst/Rx_PERROR_reg/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.817ns  (logic 0.580ns (15.197%)  route 3.237ns (84.803%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.725     5.328    sync_reset/clk_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  sync_reset/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  sync_reset/reset_sync_reg/Q
                         net (fo=1, routed)           0.918     6.702    sync_reset/reset_sync
    SLICE_X0Y94          LUT3 (Prop_lut3_I1_O)        0.124     6.826 f  sync_reset/FSM_onehot_current_state[11]_i_2/O
                         net (fo=101, routed)         2.318     9.144    uart_transceiver_inst/uart_receiver/receive_module_inst/reset_clean
    SLICE_X0Y101         FDCE                                         f  uart_transceiver_inst/uart_receiver/receive_module_inst/Rx_PERROR_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.590    15.012    uart_transceiver_inst/uart_receiver/receive_module_inst/clk_IBUF_BUFG
    SLICE_X0Y101         FDCE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/Rx_PERROR_reg/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y101         FDCE (Recov_fdce_C_CLR)     -0.405    14.752    uart_transceiver_inst/uart_receiver/receive_module_inst/Rx_PERROR_reg
  -------------------------------------------------------------------
                         required time                         14.752    
                         arrival time                          -9.144    
  -------------------------------------------------------------------
                         slack                                  5.607    

Slack (MET) :             5.713ns  (required time - arrival time)
  Source:                 sync_reset/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transceiver_inst/uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 0.580ns (15.630%)  route 3.131ns (84.370%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.725     5.328    sync_reset/clk_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  sync_reset/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  sync_reset/reset_sync_reg/Q
                         net (fo=1, routed)           0.918     6.702    sync_reset/reset_sync
    SLICE_X0Y94          LUT3 (Prop_lut3_I1_O)        0.124     6.826 f  sync_reset/FSM_onehot_current_state[11]_i_2/O
                         net (fo=101, routed)         2.213     9.039    uart_transceiver_inst/uart_receiver/receive_module_inst/reset_clean
    SLICE_X3Y101         FDCE                                         f  uart_transceiver_inst/uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.590    15.012    uart_transceiver_inst/uart_receiver/receive_module_inst/clk_IBUF_BUFG
    SLICE_X3Y101         FDCE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[1]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X3Y101         FDCE (Recov_fdce_C_CLR)     -0.405    14.752    uart_transceiver_inst/uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.752    
                         arrival time                          -9.039    
  -------------------------------------------------------------------
                         slack                                  5.713    

Slack (MET) :             5.746ns  (required time - arrival time)
  Source:                 sync_reset/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transceiver_inst/uart_receiver/receive_module_inst/data_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.678ns  (logic 0.580ns (15.769%)  route 3.098ns (84.231%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.725     5.328    sync_reset/clk_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  sync_reset/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  sync_reset/reset_sync_reg/Q
                         net (fo=1, routed)           0.918     6.702    sync_reset/reset_sync
    SLICE_X0Y94          LUT3 (Prop_lut3_I1_O)        0.124     6.826 f  sync_reset/FSM_onehot_current_state[11]_i_2/O
                         net (fo=101, routed)         2.180     9.006    uart_transceiver_inst/uart_receiver/receive_module_inst/reset_clean
    SLICE_X0Y100         FDCE                                         f  uart_transceiver_inst/uart_receiver/receive_module_inst/data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.590    15.012    uart_transceiver_inst/uart_receiver/receive_module_inst/clk_IBUF_BUFG
    SLICE_X0Y100         FDCE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/data_reg[4]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y100         FDCE (Recov_fdce_C_CLR)     -0.405    14.752    uart_transceiver_inst/uart_receiver/receive_module_inst/data_reg[4]
  -------------------------------------------------------------------
                         required time                         14.752    
                         arrival time                          -9.006    
  -------------------------------------------------------------------
                         slack                                  5.746    

Slack (MET) :             5.746ns  (required time - arrival time)
  Source:                 sync_reset/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transceiver_inst/uart_receiver/receive_module_inst/data_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.678ns  (logic 0.580ns (15.769%)  route 3.098ns (84.231%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.725     5.328    sync_reset/clk_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  sync_reset/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  sync_reset/reset_sync_reg/Q
                         net (fo=1, routed)           0.918     6.702    sync_reset/reset_sync
    SLICE_X0Y94          LUT3 (Prop_lut3_I1_O)        0.124     6.826 f  sync_reset/FSM_onehot_current_state[11]_i_2/O
                         net (fo=101, routed)         2.180     9.006    uart_transceiver_inst/uart_receiver/receive_module_inst/reset_clean
    SLICE_X0Y100         FDCE                                         f  uart_transceiver_inst/uart_receiver/receive_module_inst/data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.590    15.012    uart_transceiver_inst/uart_receiver/receive_module_inst/clk_IBUF_BUFG
    SLICE_X0Y100         FDCE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/data_reg[5]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y100         FDCE (Recov_fdce_C_CLR)     -0.405    14.752    uart_transceiver_inst/uart_receiver/receive_module_inst/data_reg[5]
  -------------------------------------------------------------------
                         required time                         14.752    
                         arrival time                          -9.006    
  -------------------------------------------------------------------
                         slack                                  5.746    

Slack (MET) :             5.746ns  (required time - arrival time)
  Source:                 sync_reset/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transceiver_inst/uart_receiver/receive_module_inst/data_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.678ns  (logic 0.580ns (15.769%)  route 3.098ns (84.231%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.725     5.328    sync_reset/clk_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  sync_reset/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  sync_reset/reset_sync_reg/Q
                         net (fo=1, routed)           0.918     6.702    sync_reset/reset_sync
    SLICE_X0Y94          LUT3 (Prop_lut3_I1_O)        0.124     6.826 f  sync_reset/FSM_onehot_current_state[11]_i_2/O
                         net (fo=101, routed)         2.180     9.006    uart_transceiver_inst/uart_receiver/receive_module_inst/reset_clean
    SLICE_X0Y100         FDCE                                         f  uart_transceiver_inst/uart_receiver/receive_module_inst/data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.590    15.012    uart_transceiver_inst/uart_receiver/receive_module_inst/clk_IBUF_BUFG
    SLICE_X0Y100         FDCE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/data_reg[6]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y100         FDCE (Recov_fdce_C_CLR)     -0.405    14.752    uart_transceiver_inst/uart_receiver/receive_module_inst/data_reg[6]
  -------------------------------------------------------------------
                         required time                         14.752    
                         arrival time                          -9.006    
  -------------------------------------------------------------------
                         slack                                  5.746    

Slack (MET) :             5.746ns  (required time - arrival time)
  Source:                 sync_reset/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transceiver_inst/uart_receiver/receive_module_inst/data_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.678ns  (logic 0.580ns (15.769%)  route 3.098ns (84.231%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.725     5.328    sync_reset/clk_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  sync_reset/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  sync_reset/reset_sync_reg/Q
                         net (fo=1, routed)           0.918     6.702    sync_reset/reset_sync
    SLICE_X0Y94          LUT3 (Prop_lut3_I1_O)        0.124     6.826 f  sync_reset/FSM_onehot_current_state[11]_i_2/O
                         net (fo=101, routed)         2.180     9.006    uart_transceiver_inst/uart_receiver/receive_module_inst/reset_clean
    SLICE_X0Y100         FDCE                                         f  uart_transceiver_inst/uart_receiver/receive_module_inst/data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.590    15.012    uart_transceiver_inst/uart_receiver/receive_module_inst/clk_IBUF_BUFG
    SLICE_X0Y100         FDCE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/data_reg[7]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y100         FDCE (Recov_fdce_C_CLR)     -0.405    14.752    uart_transceiver_inst/uart_receiver/receive_module_inst/data_reg[7]
  -------------------------------------------------------------------
                         required time                         14.752    
                         arrival time                          -9.006    
  -------------------------------------------------------------------
                         slack                                  5.746    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.712ns  (arrival time - required time)
  Source:                 sync_reset/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_controller_inst/counter_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.186ns (28.489%)  route 0.467ns (71.511%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.604     1.523    sync_reset/clk_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  sync_reset/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  sync_reset/temp_reg/Q
                         net (fo=2, routed)           0.233     1.897    sync_reset/temp
    SLICE_X0Y94          LUT3 (Prop_lut3_I2_O)        0.045     1.942 f  sync_reset/FSM_onehot_current_state[11]_i_2/O
                         net (fo=101, routed)         0.234     2.176    system_controller_inst/reset_clean
    SLICE_X7Y93          FDPE                                         f  system_controller_inst/counter_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.874     2.039    system_controller_inst/clk_IBUF_BUFG
    SLICE_X7Y93          FDPE                                         r  system_controller_inst/counter_reg[0]/C
                         clock pessimism             -0.479     1.559    
    SLICE_X7Y93          FDPE (Remov_fdpe_C_PRE)     -0.095     1.464    system_controller_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.712ns  (arrival time - required time)
  Source:                 sync_reset/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_controller_inst/counter_reg[1]/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.186ns (28.489%)  route 0.467ns (71.511%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.604     1.523    sync_reset/clk_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  sync_reset/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  sync_reset/temp_reg/Q
                         net (fo=2, routed)           0.233     1.897    sync_reset/temp
    SLICE_X0Y94          LUT3 (Prop_lut3_I2_O)        0.045     1.942 f  sync_reset/FSM_onehot_current_state[11]_i_2/O
                         net (fo=101, routed)         0.234     2.176    system_controller_inst/reset_clean
    SLICE_X7Y93          FDPE                                         f  system_controller_inst/counter_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.874     2.039    system_controller_inst/clk_IBUF_BUFG
    SLICE_X7Y93          FDPE                                         r  system_controller_inst/counter_reg[1]/C
                         clock pessimism             -0.479     1.559    
    SLICE_X7Y93          FDPE (Remov_fdpe_C_PRE)     -0.095     1.464    system_controller_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.712ns  (arrival time - required time)
  Source:                 sync_reset/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_controller_inst/counter_reg[2]/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.186ns (28.489%)  route 0.467ns (71.511%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.604     1.523    sync_reset/clk_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  sync_reset/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  sync_reset/temp_reg/Q
                         net (fo=2, routed)           0.233     1.897    sync_reset/temp
    SLICE_X0Y94          LUT3 (Prop_lut3_I2_O)        0.045     1.942 f  sync_reset/FSM_onehot_current_state[11]_i_2/O
                         net (fo=101, routed)         0.234     2.176    system_controller_inst/reset_clean
    SLICE_X7Y93          FDPE                                         f  system_controller_inst/counter_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.874     2.039    system_controller_inst/clk_IBUF_BUFG
    SLICE_X7Y93          FDPE                                         r  system_controller_inst/counter_reg[2]/C
                         clock pessimism             -0.479     1.559    
    SLICE_X7Y93          FDPE (Remov_fdpe_C_PRE)     -0.095     1.464    system_controller_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.712ns  (arrival time - required time)
  Source:                 sync_reset/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_controller_inst/counter_reg[3]/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.186ns (28.489%)  route 0.467ns (71.511%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.604     1.523    sync_reset/clk_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  sync_reset/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  sync_reset/temp_reg/Q
                         net (fo=2, routed)           0.233     1.897    sync_reset/temp
    SLICE_X0Y94          LUT3 (Prop_lut3_I2_O)        0.045     1.942 f  sync_reset/FSM_onehot_current_state[11]_i_2/O
                         net (fo=101, routed)         0.234     2.176    system_controller_inst/reset_clean
    SLICE_X7Y93          FDPE                                         f  system_controller_inst/counter_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.874     2.039    system_controller_inst/clk_IBUF_BUFG
    SLICE_X7Y93          FDPE                                         r  system_controller_inst/counter_reg[3]/C
                         clock pessimism             -0.479     1.559    
    SLICE_X7Y93          FDPE (Remov_fdpe_C_PRE)     -0.095     1.464    system_controller_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.723ns  (arrival time - required time)
  Source:                 sync_reset/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_controller_inst/counter_reg[4]/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.186ns (28.022%)  route 0.478ns (71.978%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.604     1.523    sync_reset/clk_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  sync_reset/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  sync_reset/temp_reg/Q
                         net (fo=2, routed)           0.233     1.897    sync_reset/temp
    SLICE_X0Y94          LUT3 (Prop_lut3_I2_O)        0.045     1.942 f  sync_reset/FSM_onehot_current_state[11]_i_2/O
                         net (fo=101, routed)         0.245     2.187    system_controller_inst/reset_clean
    SLICE_X7Y94          FDPE                                         f  system_controller_inst/counter_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.874     2.039    system_controller_inst/clk_IBUF_BUFG
    SLICE_X7Y94          FDPE                                         r  system_controller_inst/counter_reg[4]/C
                         clock pessimism             -0.479     1.559    
    SLICE_X7Y94          FDPE (Remov_fdpe_C_PRE)     -0.095     1.464    system_controller_inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.723    

Slack (MET) :             0.723ns  (arrival time - required time)
  Source:                 sync_reset/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_controller_inst/counter_reg[5]/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.186ns (28.022%)  route 0.478ns (71.978%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.604     1.523    sync_reset/clk_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  sync_reset/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  sync_reset/temp_reg/Q
                         net (fo=2, routed)           0.233     1.897    sync_reset/temp
    SLICE_X0Y94          LUT3 (Prop_lut3_I2_O)        0.045     1.942 f  sync_reset/FSM_onehot_current_state[11]_i_2/O
                         net (fo=101, routed)         0.245     2.187    system_controller_inst/reset_clean
    SLICE_X7Y94          FDPE                                         f  system_controller_inst/counter_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.874     2.039    system_controller_inst/clk_IBUF_BUFG
    SLICE_X7Y94          FDPE                                         r  system_controller_inst/counter_reg[5]/C
                         clock pessimism             -0.479     1.559    
    SLICE_X7Y94          FDPE (Remov_fdpe_C_PRE)     -0.095     1.464    system_controller_inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.723    

Slack (MET) :             0.723ns  (arrival time - required time)
  Source:                 sync_reset/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_controller_inst/counter_reg[6]/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.186ns (28.022%)  route 0.478ns (71.978%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.604     1.523    sync_reset/clk_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  sync_reset/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  sync_reset/temp_reg/Q
                         net (fo=2, routed)           0.233     1.897    sync_reset/temp
    SLICE_X0Y94          LUT3 (Prop_lut3_I2_O)        0.045     1.942 f  sync_reset/FSM_onehot_current_state[11]_i_2/O
                         net (fo=101, routed)         0.245     2.187    system_controller_inst/reset_clean
    SLICE_X7Y94          FDPE                                         f  system_controller_inst/counter_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.874     2.039    system_controller_inst/clk_IBUF_BUFG
    SLICE_X7Y94          FDPE                                         r  system_controller_inst/counter_reg[6]/C
                         clock pessimism             -0.479     1.559    
    SLICE_X7Y94          FDPE (Remov_fdpe_C_PRE)     -0.095     1.464    system_controller_inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.723    

Slack (MET) :             0.723ns  (arrival time - required time)
  Source:                 sync_reset/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_controller_inst/counter_reg[7]/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.186ns (28.022%)  route 0.478ns (71.978%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.604     1.523    sync_reset/clk_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  sync_reset/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  sync_reset/temp_reg/Q
                         net (fo=2, routed)           0.233     1.897    sync_reset/temp
    SLICE_X0Y94          LUT3 (Prop_lut3_I2_O)        0.045     1.942 f  sync_reset/FSM_onehot_current_state[11]_i_2/O
                         net (fo=101, routed)         0.245     2.187    system_controller_inst/reset_clean
    SLICE_X7Y94          FDPE                                         f  system_controller_inst/counter_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.874     2.039    system_controller_inst/clk_IBUF_BUFG
    SLICE_X7Y94          FDPE                                         r  system_controller_inst/counter_reg[7]/C
                         clock pessimism             -0.479     1.559    
    SLICE_X7Y94          FDPE (Remov_fdpe_C_PRE)     -0.095     1.464    system_controller_inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.723    

Slack (MET) :             0.781ns  (arrival time - required time)
  Source:                 sync_reset/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_controller_inst/FSM_onehot_current_state_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.186ns (24.802%)  route 0.564ns (75.198%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.604     1.523    sync_reset/clk_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  sync_reset/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  sync_reset/temp_reg/Q
                         net (fo=2, routed)           0.233     1.897    sync_reset/temp
    SLICE_X0Y94          LUT3 (Prop_lut3_I2_O)        0.045     1.942 f  sync_reset/FSM_onehot_current_state[11]_i_2/O
                         net (fo=101, routed)         0.331     2.273    system_controller_inst/reset_clean
    SLICE_X6Y95          FDCE                                         f  system_controller_inst/FSM_onehot_current_state_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.874     2.039    system_controller_inst/clk_IBUF_BUFG
    SLICE_X6Y95          FDCE                                         r  system_controller_inst/FSM_onehot_current_state_reg[11]/C
                         clock pessimism             -0.479     1.559    
    SLICE_X6Y95          FDCE (Remov_fdce_C_CLR)     -0.067     1.492    system_controller_inst/FSM_onehot_current_state_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.492    
                         arrival time                           2.273    
  -------------------------------------------------------------------
                         slack                                  0.781    

Slack (MET) :             0.809ns  (arrival time - required time)
  Source:                 sync_reset/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_controller_inst/counter_reg[10]/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.186ns (24.802%)  route 0.564ns (75.198%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.604     1.523    sync_reset/clk_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  sync_reset/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  sync_reset/temp_reg/Q
                         net (fo=2, routed)           0.233     1.897    sync_reset/temp
    SLICE_X0Y94          LUT3 (Prop_lut3_I2_O)        0.045     1.942 f  sync_reset/FSM_onehot_current_state[11]_i_2/O
                         net (fo=101, routed)         0.331     2.273    system_controller_inst/reset_clean
    SLICE_X7Y95          FDPE                                         f  system_controller_inst/counter_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.874     2.039    system_controller_inst/clk_IBUF_BUFG
    SLICE_X7Y95          FDPE                                         r  system_controller_inst/counter_reg[10]/C
                         clock pessimism             -0.479     1.559    
    SLICE_X7Y95          FDPE (Remov_fdpe_C_PRE)     -0.095     1.464    system_controller_inst/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           2.273    
  -------------------------------------------------------------------
                         slack                                  0.809    





