

================================================================
== Vitis HLS Report for 'epnp_Pipeline_VITIS_LOOP_29_4'
================================================================
* Date:           Tue Apr  4 19:45:20 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  25.353 ns|    16.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        6|        6|  0.360 us|  0.360 us|    6|    6|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_29_4  |        4|        4|         3|          1|          1|     3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      19|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      36|    -|
|Register             |        -|     -|       11|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       11|      55|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln29_fu_72_p2   |         +|   0|  0|   9|           2|           1|
    |icmp_ln29_fu_66_p2  |      icmp|   0|  0|   8|           2|           2|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  19|           5|           5|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_11    |   9|          2|    2|          4|
    |j_fu_30                  |   9|          2|    2|          4|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|    6|         12|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+---+----+-----+-----------+
    |               Name               | FF| LUT| Bits| Const Bits|
    +----------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                         |  1|   0|    1|          0|
    |ap_done_reg                       |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |  1|   0|    1|          0|
    |cws_addr_3_reg_99                 |  2|   0|    4|          2|
    |cws_addr_3_reg_99_pp0_iter1_reg   |  2|   0|    4|          2|
    |j_fu_30                           |  2|   0|    2|          0|
    +----------------------------------+---+----+-----+-----------+
    |Total                             | 11|   0|   15|          4|
    +----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+---------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_29_4|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_29_4|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_29_4|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_29_4|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_29_4|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_29_4|  return value|
|grp_fu_1165_p_din0   |  out|   32|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_29_4|  return value|
|grp_fu_1165_p_din1   |  out|   32|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_29_4|  return value|
|grp_fu_1165_p_dout0  |   in|   32|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_29_4|  return value|
|grp_fu_1165_p_ce     |  out|    1|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_29_4|  return value|
|cws_address0         |  out|    4|   ap_memory|                            cws|         array|
|cws_ce0              |  out|    1|   ap_memory|                            cws|         array|
|cws_we0              |  out|    1|   ap_memory|                            cws|         array|
|cws_d0               |  out|   32|   ap_memory|                            cws|         array|
|cws_address1         |  out|    4|   ap_memory|                            cws|         array|
|cws_ce1              |  out|    1|   ap_memory|                            cws|         array|
|cws_q1               |   in|   32|   ap_memory|                            cws|         array|
+---------------------+-----+-----+------------+-------------------------------+--------------+

