<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › ata › pata_macio.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>pata_macio.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Libata based driver for Apple &quot;macio&quot; family of PATA controllers</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright 2008/2009 Benjamin Herrenschmidt, IBM Corp</span>
<span class="cm"> *                     &lt;benh@kernel.crashing.org&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * Some bits and pieces from drivers/ide/ppc/pmac.c</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#undef DEBUG</span>
<span class="cp">#undef DEBUG_DMA</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/blkdev.h&gt;</span>
<span class="cp">#include &lt;linux/ata.h&gt;</span>
<span class="cp">#include &lt;linux/libata.h&gt;</span>
<span class="cp">#include &lt;linux/adb.h&gt;</span>
<span class="cp">#include &lt;linux/pmu.h&gt;</span>
<span class="cp">#include &lt;linux/scatterlist.h&gt;</span>
<span class="cp">#include &lt;linux/of.h&gt;</span>
<span class="cp">#include &lt;linux/gfp.h&gt;</span>

<span class="cp">#include &lt;scsi/scsi.h&gt;</span>
<span class="cp">#include &lt;scsi/scsi_host.h&gt;</span>
<span class="cp">#include &lt;scsi/scsi_device.h&gt;</span>

<span class="cp">#include &lt;asm/macio.h&gt;</span>
<span class="cp">#include &lt;asm/io.h&gt;</span>
<span class="cp">#include &lt;asm/dbdma.h&gt;</span>
<span class="cp">#include &lt;asm/pci-bridge.h&gt;</span>
<span class="cp">#include &lt;asm/machdep.h&gt;</span>
<span class="cp">#include &lt;asm/pmac_feature.h&gt;</span>
<span class="cp">#include &lt;asm/mediabay.h&gt;</span>

<span class="cp">#ifdef DEBUG_DMA</span>
<span class="cp">#define dev_dbgdma(dev, format, arg...)		\</span>
<span class="cp">	dev_printk(KERN_DEBUG , dev , format , ## arg)</span>
<span class="cp">#else</span>
<span class="cp">#define dev_dbgdma(dev, format, arg...)		\</span>
<span class="cp">	({ if (0) dev_printk(KERN_DEBUG, dev, format, ##arg); 0; })</span>
<span class="cp">#endif</span>

<span class="cp">#define DRV_NAME	&quot;pata_macio&quot;</span>
<span class="cp">#define DRV_VERSION	&quot;0.9&quot;</span>

<span class="cm">/* Models of macio ATA controller */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">controller_ohare</span><span class="p">,</span>	<span class="cm">/* OHare based */</span>
	<span class="n">controller_heathrow</span><span class="p">,</span>	<span class="cm">/* Heathrow/Paddington */</span>
	<span class="n">controller_kl_ata3</span><span class="p">,</span>	<span class="cm">/* KeyLargo ATA-3 */</span>
	<span class="n">controller_kl_ata4</span><span class="p">,</span>	<span class="cm">/* KeyLargo ATA-4 */</span>
	<span class="n">controller_un_ata6</span><span class="p">,</span>	<span class="cm">/* UniNorth2 ATA-6 */</span>
	<span class="n">controller_k2_ata6</span><span class="p">,</span>	<span class="cm">/* K2 ATA-6 */</span>
	<span class="n">controller_sh_ata6</span><span class="p">,</span>	<span class="cm">/* Shasta ATA-6 */</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span><span class="o">*</span> <span class="n">macio_ata_names</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;OHare ATA&quot;</span><span class="p">,</span>		<span class="cm">/* OHare based */</span>
	<span class="s">&quot;Heathrow ATA&quot;</span><span class="p">,</span>		<span class="cm">/* Heathrow/Paddington */</span>
	<span class="s">&quot;KeyLargo ATA-3&quot;</span><span class="p">,</span>	<span class="cm">/* KeyLargo ATA-3 (MDMA only) */</span>
	<span class="s">&quot;KeyLargo ATA-4&quot;</span><span class="p">,</span>	<span class="cm">/* KeyLargo ATA-4 (UDMA/66) */</span>
	<span class="s">&quot;UniNorth ATA-6&quot;</span><span class="p">,</span>	<span class="cm">/* UniNorth2 ATA-6 (UDMA/100) */</span>
	<span class="s">&quot;K2 ATA-6&quot;</span><span class="p">,</span>		<span class="cm">/* K2 ATA-6 (UDMA/100) */</span>
	<span class="s">&quot;Shasta ATA-6&quot;</span><span class="p">,</span>		<span class="cm">/* Shasta ATA-6 (UDMA/133) */</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Extra registers, both 32-bit little-endian</span>
<span class="cm"> */</span>
<span class="cp">#define IDE_TIMING_CONFIG	0x200</span>
<span class="cp">#define IDE_INTERRUPT		0x300</span>

<span class="cm">/* Kauai (U2) ATA has different register setup */</span>
<span class="cp">#define IDE_KAUAI_PIO_CONFIG	0x200</span>
<span class="cp">#define IDE_KAUAI_ULTRA_CONFIG	0x210</span>
<span class="cp">#define IDE_KAUAI_POLL_CONFIG	0x220</span>

<span class="cm">/*</span>
<span class="cm"> * Timing configuration register definitions</span>
<span class="cm"> */</span>

<span class="cm">/* Number of IDE_SYSCLK_NS ticks, argument is in nanoseconds */</span>
<span class="cp">#define SYSCLK_TICKS(t)		(((t) + IDE_SYSCLK_NS - 1) / IDE_SYSCLK_NS)</span>
<span class="cp">#define SYSCLK_TICKS_66(t)	(((t) + IDE_SYSCLK_66_NS - 1) / IDE_SYSCLK_66_NS)</span>
<span class="cp">#define IDE_SYSCLK_NS		30	</span><span class="cm">/* 33Mhz cell */</span><span class="cp"></span>
<span class="cp">#define IDE_SYSCLK_66_NS	15	</span><span class="cm">/* 66Mhz cell */</span><span class="cp"></span>

<span class="cm">/* 133Mhz cell, found in shasta.</span>
<span class="cm"> * See comments about 100 Mhz Uninorth 2...</span>
<span class="cm"> * Note that PIO_MASK and MDMA_MASK seem to overlap, that&#39;s just</span>
<span class="cm"> * weird and I don&#39;t now why .. at this stage</span>
<span class="cm"> */</span>
<span class="cp">#define TR_133_PIOREG_PIO_MASK		0xff000fff</span>
<span class="cp">#define TR_133_PIOREG_MDMA_MASK		0x00fff800</span>
<span class="cp">#define TR_133_UDMAREG_UDMA_MASK	0x0003ffff</span>
<span class="cp">#define TR_133_UDMAREG_UDMA_EN		0x00000001</span>

<span class="cm">/* 100Mhz cell, found in Uninorth 2 and K2. It appears as a pci device</span>
<span class="cm"> * (106b/0033) on uninorth or K2 internal PCI bus and it&#39;s clock is</span>
<span class="cm"> * controlled like gem or fw. It appears to be an evolution of keylargo</span>
<span class="cm"> * ATA4 with a timing register extended to 2x32bits registers (one</span>
<span class="cm"> * for PIO &amp; MWDMA and one for UDMA, and a similar DBDMA channel.</span>
<span class="cm"> * It has it&#39;s own local feature control register as well.</span>
<span class="cm"> *</span>
<span class="cm"> * After scratching my mind over the timing values, at least for PIO</span>
<span class="cm"> * and MDMA, I think I&#39;ve figured the format of the timing register,</span>
<span class="cm"> * though I use pre-calculated tables for UDMA as usual...</span>
<span class="cm"> */</span>
<span class="cp">#define TR_100_PIO_ADDRSETUP_MASK	0xff000000 </span><span class="cm">/* Size of field unknown */</span><span class="cp"></span>
<span class="cp">#define TR_100_PIO_ADDRSETUP_SHIFT	24</span>
<span class="cp">#define TR_100_MDMA_MASK		0x00fff000</span>
<span class="cp">#define TR_100_MDMA_RECOVERY_MASK	0x00fc0000</span>
<span class="cp">#define TR_100_MDMA_RECOVERY_SHIFT	18</span>
<span class="cp">#define TR_100_MDMA_ACCESS_MASK		0x0003f000</span>
<span class="cp">#define TR_100_MDMA_ACCESS_SHIFT	12</span>
<span class="cp">#define TR_100_PIO_MASK			0xff000fff</span>
<span class="cp">#define TR_100_PIO_RECOVERY_MASK	0x00000fc0</span>
<span class="cp">#define TR_100_PIO_RECOVERY_SHIFT	6</span>
<span class="cp">#define TR_100_PIO_ACCESS_MASK		0x0000003f</span>
<span class="cp">#define TR_100_PIO_ACCESS_SHIFT		0</span>

<span class="cp">#define TR_100_UDMAREG_UDMA_MASK	0x0000ffff</span>
<span class="cp">#define TR_100_UDMAREG_UDMA_EN		0x00000001</span>


<span class="cm">/* 66Mhz cell, found in KeyLargo. Can do ultra mode 0 to 2 on</span>
<span class="cm"> * 40 connector cable and to 4 on 80 connector one.</span>
<span class="cm"> * Clock unit is 15ns (66Mhz)</span>
<span class="cm"> *</span>
<span class="cm"> * 3 Values can be programmed:</span>
<span class="cm"> *  - Write data setup, which appears to match the cycle time. They</span>
<span class="cm"> *    also call it DIOW setup.</span>
<span class="cm"> *  - Ready to pause time (from spec)</span>
<span class="cm"> *  - Address setup. That one is weird. I don&#39;t see where exactly</span>
<span class="cm"> *    it fits in UDMA cycles, I got it&#39;s name from an obscure piece</span>
<span class="cm"> *    of commented out code in Darwin. They leave it to 0, we do as</span>
<span class="cm"> *    well, despite a comment that would lead to think it has a</span>
<span class="cm"> *    min value of 45ns.</span>
<span class="cm"> * Apple also add 60ns to the write data setup (or cycle time ?) on</span>
<span class="cm"> * reads.</span>
<span class="cm"> */</span>
<span class="cp">#define TR_66_UDMA_MASK			0xfff00000</span>
<span class="cp">#define TR_66_UDMA_EN			0x00100000 </span><span class="cm">/* Enable Ultra mode for DMA */</span><span class="cp"></span>
<span class="cp">#define TR_66_PIO_ADDRSETUP_MASK	0xe0000000 </span><span class="cm">/* Address setup */</span><span class="cp"></span>
<span class="cp">#define TR_66_PIO_ADDRSETUP_SHIFT	29</span>
<span class="cp">#define TR_66_UDMA_RDY2PAUS_MASK	0x1e000000 </span><span class="cm">/* Ready 2 pause time */</span><span class="cp"></span>
<span class="cp">#define TR_66_UDMA_RDY2PAUS_SHIFT	25</span>
<span class="cp">#define TR_66_UDMA_WRDATASETUP_MASK	0x01e00000 </span><span class="cm">/* Write data setup time */</span><span class="cp"></span>
<span class="cp">#define TR_66_UDMA_WRDATASETUP_SHIFT	21</span>
<span class="cp">#define TR_66_MDMA_MASK			0x000ffc00</span>
<span class="cp">#define TR_66_MDMA_RECOVERY_MASK	0x000f8000</span>
<span class="cp">#define TR_66_MDMA_RECOVERY_SHIFT	15</span>
<span class="cp">#define TR_66_MDMA_ACCESS_MASK		0x00007c00</span>
<span class="cp">#define TR_66_MDMA_ACCESS_SHIFT		10</span>
<span class="cp">#define TR_66_PIO_MASK			0xe00003ff</span>
<span class="cp">#define TR_66_PIO_RECOVERY_MASK		0x000003e0</span>
<span class="cp">#define TR_66_PIO_RECOVERY_SHIFT	5</span>
<span class="cp">#define TR_66_PIO_ACCESS_MASK		0x0000001f</span>
<span class="cp">#define TR_66_PIO_ACCESS_SHIFT		0</span>

<span class="cm">/* 33Mhz cell, found in OHare, Heathrow (&amp; Paddington) and KeyLargo</span>
<span class="cm"> * Can do pio &amp; mdma modes, clock unit is 30ns (33Mhz)</span>
<span class="cm"> *</span>
<span class="cm"> * The access time and recovery time can be programmed. Some older</span>
<span class="cm"> * Darwin code base limit OHare to 150ns cycle time. I decided to do</span>
<span class="cm"> * the same here fore safety against broken old hardware ;)</span>
<span class="cm"> * The HalfTick bit, when set, adds half a clock (15ns) to the access</span>
<span class="cm"> * time and removes one from recovery. It&#39;s not supported on KeyLargo</span>
<span class="cm"> * implementation afaik. The E bit appears to be set for PIO mode 0 and</span>
<span class="cm"> * is used to reach long timings used in this mode.</span>
<span class="cm"> */</span>
<span class="cp">#define TR_33_MDMA_MASK			0x003ff800</span>
<span class="cp">#define TR_33_MDMA_RECOVERY_MASK	0x001f0000</span>
<span class="cp">#define TR_33_MDMA_RECOVERY_SHIFT	16</span>
<span class="cp">#define TR_33_MDMA_ACCESS_MASK		0x0000f800</span>
<span class="cp">#define TR_33_MDMA_ACCESS_SHIFT		11</span>
<span class="cp">#define TR_33_MDMA_HALFTICK		0x00200000</span>
<span class="cp">#define TR_33_PIO_MASK			0x000007ff</span>
<span class="cp">#define TR_33_PIO_E			0x00000400</span>
<span class="cp">#define TR_33_PIO_RECOVERY_MASK		0x000003e0</span>
<span class="cp">#define TR_33_PIO_RECOVERY_SHIFT	5</span>
<span class="cp">#define TR_33_PIO_ACCESS_MASK		0x0000001f</span>
<span class="cp">#define TR_33_PIO_ACCESS_SHIFT		0</span>

<span class="cm">/*</span>
<span class="cm"> * Interrupt register definitions. Only present on newer cells</span>
<span class="cm"> * (Keylargo and later afaik) so we don&#39;t use it.</span>
<span class="cm"> */</span>
<span class="cp">#define IDE_INTR_DMA			0x80000000</span>
<span class="cp">#define IDE_INTR_DEVICE			0x40000000</span>

<span class="cm">/*</span>
<span class="cm"> * FCR Register on Kauai. Not sure what bit 0x4 is  ...</span>
<span class="cm"> */</span>
<span class="cp">#define KAUAI_FCR_UATA_MAGIC		0x00000004</span>
<span class="cp">#define KAUAI_FCR_UATA_RESET_N		0x00000002</span>
<span class="cp">#define KAUAI_FCR_UATA_ENABLE		0x00000001</span>


<span class="cm">/* Allow up to 256 DBDMA commands per xfer */</span>
<span class="cp">#define MAX_DCMDS		256</span>

<span class="cm">/* Don&#39;t let a DMA segment go all the way to 64K */</span>
<span class="cp">#define MAX_DBDMA_SEG		0xff00</span>


<span class="cm">/*</span>
<span class="cm"> * Wait 1s for disk to answer on IDE bus after a hard reset</span>
<span class="cm"> * of the device (via GPIO/FCR).</span>
<span class="cm"> *</span>
<span class="cm"> * Some devices seem to &quot;pollute&quot; the bus even after dropping</span>
<span class="cm"> * the BSY bit (typically some combo drives slave on the UDMA</span>
<span class="cm"> * bus) after a hard reset. Since we hard reset all drives on</span>
<span class="cm"> * KeyLargo ATA66, we have to keep that delay around. I may end</span>
<span class="cm"> * up not hard resetting anymore on these and keep the delay only</span>
<span class="cm"> * for older interfaces instead (we have to reset when coming</span>
<span class="cm"> * from MacOS...) --BenH.</span>
<span class="cm"> */</span>
<span class="cp">#define IDE_WAKEUP_DELAY_MS	1000</span>

<span class="k">struct</span> <span class="n">pata_macio_timing</span><span class="p">;</span>

<span class="k">struct</span> <span class="n">pata_macio_priv</span> <span class="p">{</span>
	<span class="kt">int</span>				<span class="n">kind</span><span class="p">;</span>
	<span class="kt">int</span>				<span class="n">aapl_bus_id</span><span class="p">;</span>
	<span class="kt">int</span>				<span class="n">mediabay</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">device_node</span>		<span class="o">*</span><span class="n">node</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">macio_dev</span>		<span class="o">*</span><span class="n">mdev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pci_dev</span>			<span class="o">*</span><span class="n">pdev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">device</span>			<span class="o">*</span><span class="n">dev</span><span class="p">;</span>
	<span class="kt">int</span>				<span class="n">irq</span><span class="p">;</span>
	<span class="n">u32</span>				<span class="n">treg</span><span class="p">[</span><span class="mi">2</span><span class="p">][</span><span class="mi">2</span><span class="p">];</span>
	<span class="kt">void</span> <span class="n">__iomem</span>			<span class="o">*</span><span class="n">tfregs</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span>			<span class="o">*</span><span class="n">kauai_fcr</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dbdma_cmd</span> <span class="o">*</span>		<span class="n">dma_table_cpu</span><span class="p">;</span>
	<span class="n">dma_addr_t</span>			<span class="n">dma_table_dma</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ata_host</span>			<span class="o">*</span><span class="n">host</span><span class="p">;</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">pata_macio_timing</span>	<span class="o">*</span><span class="n">timings</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* Previous variants of this driver used to calculate timings</span>
<span class="cm"> * for various variants of the chip and use tables for others.</span>
<span class="cm"> *</span>
<span class="cm"> * Not only was this confusing, but in addition, it isn&#39;t clear</span>
<span class="cm"> * whether our calculation code was correct. It didn&#39;t entirely</span>
<span class="cm"> * match the darwin code and whatever documentation I could find</span>
<span class="cm"> * on these cells</span>
<span class="cm"> *</span>
<span class="cm"> * I decided to entirely rely on a table instead for this version</span>
<span class="cm"> * of the driver. Also, because I don&#39;t really care about derated</span>
<span class="cm"> * modes and really old HW other than making it work, I&#39;m not going</span>
<span class="cm"> * to calculate / snoop timing values for something else than the</span>
<span class="cm"> * standard modes.</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">pata_macio_timing</span> <span class="p">{</span>
	<span class="kt">int</span>	<span class="n">mode</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">reg1</span><span class="p">;</span>	<span class="cm">/* Bits to set in first timing reg */</span>
	<span class="n">u32</span>	<span class="n">reg2</span><span class="p">;</span>	<span class="cm">/* Bits to set in second timing reg */</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">pata_macio_timing</span> <span class="n">pata_macio_ohare_timings</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="n">XFER_PIO_0</span><span class="p">,</span>		<span class="mh">0x00000526</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">XFER_PIO_1</span><span class="p">,</span>		<span class="mh">0x00000085</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">XFER_PIO_2</span><span class="p">,</span>		<span class="mh">0x00000025</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">XFER_PIO_3</span><span class="p">,</span>		<span class="mh">0x00000025</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">XFER_PIO_4</span><span class="p">,</span>		<span class="mh">0x00000025</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">XFER_MW_DMA_0</span><span class="p">,</span>	<span class="mh">0x00074000</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">XFER_MW_DMA_1</span><span class="p">,</span>	<span class="mh">0x00221000</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">XFER_MW_DMA_2</span><span class="p">,</span>	<span class="mh">0x00211000</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">pata_macio_timing</span> <span class="n">pata_macio_heathrow_timings</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="n">XFER_PIO_0</span><span class="p">,</span>		<span class="mh">0x00000526</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">XFER_PIO_1</span><span class="p">,</span>		<span class="mh">0x00000085</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">XFER_PIO_2</span><span class="p">,</span>		<span class="mh">0x00000025</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">XFER_PIO_3</span><span class="p">,</span>		<span class="mh">0x00000025</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">XFER_PIO_4</span><span class="p">,</span>		<span class="mh">0x00000025</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">XFER_MW_DMA_0</span><span class="p">,</span>	<span class="mh">0x00074000</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">XFER_MW_DMA_1</span><span class="p">,</span>	<span class="mh">0x00221000</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">XFER_MW_DMA_2</span><span class="p">,</span>	<span class="mh">0x00211000</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">pata_macio_timing</span> <span class="n">pata_macio_kl33_timings</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="n">XFER_PIO_0</span><span class="p">,</span>		<span class="mh">0x00000526</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">XFER_PIO_1</span><span class="p">,</span>		<span class="mh">0x00000085</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">XFER_PIO_2</span><span class="p">,</span>		<span class="mh">0x00000025</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">XFER_PIO_3</span><span class="p">,</span>		<span class="mh">0x00000025</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">XFER_PIO_4</span><span class="p">,</span>		<span class="mh">0x00000025</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">XFER_MW_DMA_0</span><span class="p">,</span>	<span class="mh">0x00084000</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">XFER_MW_DMA_1</span><span class="p">,</span>	<span class="mh">0x00021800</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">XFER_MW_DMA_2</span><span class="p">,</span>	<span class="mh">0x00011800</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">pata_macio_timing</span> <span class="n">pata_macio_kl66_timings</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="n">XFER_PIO_0</span><span class="p">,</span>		<span class="mh">0x0000038c</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">XFER_PIO_1</span><span class="p">,</span>		<span class="mh">0x0000020a</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">XFER_PIO_2</span><span class="p">,</span>		<span class="mh">0x00000127</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">XFER_PIO_3</span><span class="p">,</span>		<span class="mh">0x000000c6</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">XFER_PIO_4</span><span class="p">,</span>		<span class="mh">0x00000065</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">XFER_MW_DMA_0</span><span class="p">,</span>	<span class="mh">0x00084000</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">XFER_MW_DMA_1</span><span class="p">,</span>	<span class="mh">0x00029800</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">XFER_MW_DMA_2</span><span class="p">,</span>	<span class="mh">0x00019400</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">XFER_UDMA_0</span><span class="p">,</span>		<span class="mh">0x19100000</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">XFER_UDMA_1</span><span class="p">,</span>		<span class="mh">0x14d00000</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">XFER_UDMA_2</span><span class="p">,</span>		<span class="mh">0x10900000</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">XFER_UDMA_3</span><span class="p">,</span>		<span class="mh">0x0c700000</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">XFER_UDMA_4</span><span class="p">,</span>		<span class="mh">0x0c500000</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">pata_macio_timing</span> <span class="n">pata_macio_kauai_timings</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="n">XFER_PIO_0</span><span class="p">,</span>		<span class="mh">0x08000a92</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">XFER_PIO_1</span><span class="p">,</span>		<span class="mh">0x0800060f</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">XFER_PIO_2</span><span class="p">,</span>		<span class="mh">0x0800038b</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">XFER_PIO_3</span><span class="p">,</span>		<span class="mh">0x05000249</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">XFER_PIO_4</span><span class="p">,</span>		<span class="mh">0x04000148</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">XFER_MW_DMA_0</span><span class="p">,</span>	<span class="mh">0x00618000</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">XFER_MW_DMA_1</span><span class="p">,</span>	<span class="mh">0x00209000</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">XFER_MW_DMA_2</span><span class="p">,</span>	<span class="mh">0x00148000</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">XFER_UDMA_0</span><span class="p">,</span>		         <span class="mi">0</span><span class="p">,</span>	<span class="mh">0x000070c1</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">XFER_UDMA_1</span><span class="p">,</span>		         <span class="mi">0</span><span class="p">,</span>	<span class="mh">0x00005d81</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">XFER_UDMA_2</span><span class="p">,</span>		         <span class="mi">0</span><span class="p">,</span>	<span class="mh">0x00004a61</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">XFER_UDMA_3</span><span class="p">,</span>		         <span class="mi">0</span><span class="p">,</span>	<span class="mh">0x00003a51</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">XFER_UDMA_4</span><span class="p">,</span>		         <span class="mi">0</span><span class="p">,</span>	<span class="mh">0x00002a31</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">XFER_UDMA_5</span><span class="p">,</span>		         <span class="mi">0</span><span class="p">,</span>	<span class="mh">0x00002921</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">pata_macio_timing</span> <span class="n">pata_macio_shasta_timings</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="n">XFER_PIO_0</span><span class="p">,</span>		<span class="mh">0x0a000c97</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">XFER_PIO_1</span><span class="p">,</span>		<span class="mh">0x07000712</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">XFER_PIO_2</span><span class="p">,</span>		<span class="mh">0x040003cd</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">XFER_PIO_3</span><span class="p">,</span>		<span class="mh">0x0500028b</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">XFER_PIO_4</span><span class="p">,</span>		<span class="mh">0x0400010a</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">XFER_MW_DMA_0</span><span class="p">,</span>	<span class="mh">0x00820800</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">XFER_MW_DMA_1</span><span class="p">,</span>	<span class="mh">0x0028b000</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">XFER_MW_DMA_2</span><span class="p">,</span>	<span class="mh">0x001ca000</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">XFER_UDMA_0</span><span class="p">,</span>		         <span class="mi">0</span><span class="p">,</span>	<span class="mh">0x00035901</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">XFER_UDMA_1</span><span class="p">,</span>		         <span class="mi">0</span><span class="p">,</span>	<span class="mh">0x000348b1</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">XFER_UDMA_2</span><span class="p">,</span>		         <span class="mi">0</span><span class="p">,</span>	<span class="mh">0x00033881</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">XFER_UDMA_3</span><span class="p">,</span>		         <span class="mi">0</span><span class="p">,</span>	<span class="mh">0x00033861</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">XFER_UDMA_4</span><span class="p">,</span>		         <span class="mi">0</span><span class="p">,</span>	<span class="mh">0x00033841</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">XFER_UDMA_5</span><span class="p">,</span>		         <span class="mi">0</span><span class="p">,</span>	<span class="mh">0x00033031</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">XFER_UDMA_6</span><span class="p">,</span>		         <span class="mi">0</span><span class="p">,</span>	<span class="mh">0x00033021</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">pata_macio_timing</span> <span class="o">*</span><span class="nf">pata_macio_find_timing</span><span class="p">(</span>
					    <span class="k">struct</span> <span class="n">pata_macio_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">,</span>
					    <span class="kt">int</span> <span class="n">mode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">timings</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">mode</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">timings</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">mode</span> <span class="o">==</span> <span class="n">mode</span><span class="p">)</span>
			<span class="k">return</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">timings</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>
<span class="p">}</span>


<span class="k">static</span> <span class="kt">void</span> <span class="nf">pata_macio_apply_timings</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">device</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pata_macio_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">rbase</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">ioaddr</span><span class="p">.</span><span class="n">cmd_addr</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">kind</span> <span class="o">==</span> <span class="n">controller_sh_ata6</span> <span class="o">||</span>
	    <span class="n">priv</span><span class="o">-&gt;</span><span class="n">kind</span> <span class="o">==</span> <span class="n">controller_un_ata6</span> <span class="o">||</span>
	    <span class="n">priv</span><span class="o">-&gt;</span><span class="n">kind</span> <span class="o">==</span> <span class="n">controller_k2_ata6</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">treg</span><span class="p">[</span><span class="n">device</span><span class="p">][</span><span class="mi">0</span><span class="p">],</span> <span class="n">rbase</span> <span class="o">+</span> <span class="n">IDE_KAUAI_PIO_CONFIG</span><span class="p">);</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">treg</span><span class="p">[</span><span class="n">device</span><span class="p">][</span><span class="mi">1</span><span class="p">],</span> <span class="n">rbase</span> <span class="o">+</span> <span class="n">IDE_KAUAI_ULTRA_CONFIG</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">treg</span><span class="p">[</span><span class="n">device</span><span class="p">][</span><span class="mi">0</span><span class="p">],</span> <span class="n">rbase</span> <span class="o">+</span> <span class="n">IDE_TIMING_CONFIG</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pata_macio_dev_select</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">device</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">ata_sff_dev_select</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="n">device</span><span class="p">);</span>

	<span class="cm">/* Apply timings */</span>
	<span class="n">pata_macio_apply_timings</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="n">device</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pata_macio_set_timings</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">,</span>
				   <span class="k">struct</span> <span class="n">ata_device</span> <span class="o">*</span><span class="n">adev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pata_macio_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">;</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">pata_macio_timing</span> <span class="o">*</span><span class="n">t</span><span class="p">;</span>

	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Set timings: DEV=%d,PIO=0x%x (%s),DMA=0x%x (%s)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">adev</span><span class="o">-&gt;</span><span class="n">devno</span><span class="p">,</span>
		<span class="n">adev</span><span class="o">-&gt;</span><span class="n">pio_mode</span><span class="p">,</span>
		<span class="n">ata_mode_string</span><span class="p">(</span><span class="n">ata_xfer_mode2mask</span><span class="p">(</span><span class="n">adev</span><span class="o">-&gt;</span><span class="n">pio_mode</span><span class="p">)),</span>
		<span class="n">adev</span><span class="o">-&gt;</span><span class="n">dma_mode</span><span class="p">,</span>
		<span class="n">ata_mode_string</span><span class="p">(</span><span class="n">ata_xfer_mode2mask</span><span class="p">(</span><span class="n">adev</span><span class="o">-&gt;</span><span class="n">dma_mode</span><span class="p">)));</span>

	<span class="cm">/* First clear timings */</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">treg</span><span class="p">[</span><span class="n">adev</span><span class="o">-&gt;</span><span class="n">devno</span><span class="p">][</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">treg</span><span class="p">[</span><span class="n">adev</span><span class="o">-&gt;</span><span class="n">devno</span><span class="p">][</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* Now get the PIO timings */</span>
	<span class="n">t</span> <span class="o">=</span> <span class="n">pata_macio_find_timing</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">adev</span><span class="o">-&gt;</span><span class="n">pio_mode</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">t</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_warn</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Invalid PIO timing requested: 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			 <span class="n">adev</span><span class="o">-&gt;</span><span class="n">pio_mode</span><span class="p">);</span>
		<span class="n">t</span> <span class="o">=</span> <span class="n">pata_macio_find_timing</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">XFER_PIO_0</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">t</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">);</span>

	<span class="cm">/* PIO timings only ever use the first treg */</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">treg</span><span class="p">[</span><span class="n">adev</span><span class="o">-&gt;</span><span class="n">devno</span><span class="p">][</span><span class="mi">0</span><span class="p">]</span> <span class="o">|=</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">reg1</span><span class="p">;</span>

	<span class="cm">/* Now get DMA timings */</span>
	<span class="n">t</span> <span class="o">=</span> <span class="n">pata_macio_find_timing</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">adev</span><span class="o">-&gt;</span><span class="n">dma_mode</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">t</span> <span class="o">==</span> <span class="nb">NULL</span> <span class="o">||</span> <span class="p">(</span><span class="n">t</span><span class="o">-&gt;</span><span class="n">reg1</span> <span class="o">==</span> <span class="mi">0</span> <span class="o">&amp;&amp;</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">reg2</span> <span class="o">==</span> <span class="mi">0</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;DMA timing not set yet, using MW_DMA_0</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">t</span> <span class="o">=</span> <span class="n">pata_macio_find_timing</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">XFER_MW_DMA_0</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">t</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">);</span>

	<span class="cm">/* DMA timings can use both tregs */</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">treg</span><span class="p">[</span><span class="n">adev</span><span class="o">-&gt;</span><span class="n">devno</span><span class="p">][</span><span class="mi">0</span><span class="p">]</span> <span class="o">|=</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">reg1</span><span class="p">;</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">treg</span><span class="p">[</span><span class="n">adev</span><span class="o">-&gt;</span><span class="n">devno</span><span class="p">][</span><span class="mi">1</span><span class="p">]</span> <span class="o">|=</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">reg2</span><span class="p">;</span>

	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot; -&gt; %08x %08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">priv</span><span class="o">-&gt;</span><span class="n">treg</span><span class="p">[</span><span class="n">adev</span><span class="o">-&gt;</span><span class="n">devno</span><span class="p">][</span><span class="mi">0</span><span class="p">],</span>
		<span class="n">priv</span><span class="o">-&gt;</span><span class="n">treg</span><span class="p">[</span><span class="n">adev</span><span class="o">-&gt;</span><span class="n">devno</span><span class="p">][</span><span class="mi">1</span><span class="p">]);</span>

	<span class="cm">/* Apply to hardware */</span>
	<span class="n">pata_macio_apply_timings</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="n">adev</span><span class="o">-&gt;</span><span class="n">devno</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Blast some well known &quot;safe&quot; values to the timing registers at init or</span>
<span class="cm"> * wakeup from sleep time, before we do real calculation</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">pata_macio_default_timings</span><span class="p">(</span><span class="k">struct</span> <span class="n">pata_macio_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">value</span><span class="p">,</span> <span class="n">value2</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">switch</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">kind</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">controller_sh_ata6</span>:
			<span class="n">value</span> <span class="o">=</span> <span class="mh">0x0a820c97</span><span class="p">;</span>
			<span class="n">value2</span> <span class="o">=</span> <span class="mh">0x00033031</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">controller_un_ata6</span>:
		<span class="k">case</span> <span class="n">controller_k2_ata6</span>:
			<span class="n">value</span> <span class="o">=</span> <span class="mh">0x08618a92</span><span class="p">;</span>
			<span class="n">value2</span> <span class="o">=</span> <span class="mh">0x00002921</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">controller_kl_ata4</span>:
			<span class="n">value</span> <span class="o">=</span> <span class="mh">0x0008438c</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">controller_kl_ata3</span>:
			<span class="n">value</span> <span class="o">=</span> <span class="mh">0x00084526</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">controller_heathrow</span>:
		<span class="k">case</span> <span class="n">controller_ohare</span>:
		<span class="nl">default:</span>
			<span class="n">value</span> <span class="o">=</span> <span class="mh">0x00074526</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">treg</span><span class="p">[</span><span class="mi">0</span><span class="p">][</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">treg</span><span class="p">[</span><span class="mi">1</span><span class="p">][</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">value</span><span class="p">;</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">treg</span><span class="p">[</span><span class="mi">0</span><span class="p">][</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">treg</span><span class="p">[</span><span class="mi">1</span><span class="p">][</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">value2</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">pata_macio_cable_detect</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pata_macio_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">;</span>

	<span class="cm">/* Get cable type from device-tree */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">kind</span> <span class="o">==</span> <span class="n">controller_kl_ata4</span> <span class="o">||</span>
	    <span class="n">priv</span><span class="o">-&gt;</span><span class="n">kind</span> <span class="o">==</span> <span class="n">controller_un_ata6</span> <span class="o">||</span>
	    <span class="n">priv</span><span class="o">-&gt;</span><span class="n">kind</span> <span class="o">==</span> <span class="n">controller_k2_ata6</span> <span class="o">||</span>
	    <span class="n">priv</span><span class="o">-&gt;</span><span class="n">kind</span> <span class="o">==</span> <span class="n">controller_sh_ata6</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">const</span> <span class="kt">char</span><span class="o">*</span> <span class="n">cable</span> <span class="o">=</span> <span class="n">of_get_property</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">node</span><span class="p">,</span> <span class="s">&quot;cable-type&quot;</span><span class="p">,</span>
						    <span class="nb">NULL</span><span class="p">);</span>
		<span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">root</span> <span class="o">=</span> <span class="n">of_find_node_by_path</span><span class="p">(</span><span class="s">&quot;/&quot;</span><span class="p">);</span>
		<span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">model</span> <span class="o">=</span> <span class="n">of_get_property</span><span class="p">(</span><span class="n">root</span><span class="p">,</span> <span class="s">&quot;model&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">cable</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">strncmp</span><span class="p">(</span><span class="n">cable</span><span class="p">,</span> <span class="s">&quot;80-&quot;</span><span class="p">,</span> <span class="mi">3</span><span class="p">))</span> <span class="p">{</span>
			<span class="cm">/* Some drives fail to detect 80c cable in PowerBook</span>
<span class="cm">			 * These machine use proprietary short IDE cable</span>
<span class="cm">			 * anyway</span>
<span class="cm">			 */</span>
			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">strncmp</span><span class="p">(</span><span class="n">model</span><span class="p">,</span> <span class="s">&quot;PowerBook&quot;</span><span class="p">,</span> <span class="mi">9</span><span class="p">))</span>
				<span class="k">return</span> <span class="n">ATA_CBL_PATA40_SHORT</span><span class="p">;</span>
			<span class="k">else</span>
				<span class="k">return</span> <span class="n">ATA_CBL_PATA80</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/* G5&#39;s seem to have incorrect cable type in device-tree.</span>
<span class="cm">	 * Let&#39;s assume they always have a 80 conductor cable, this seem to</span>
<span class="cm">	 * be always the case unless the user mucked around</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">of_device_is_compatible</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">node</span><span class="p">,</span> <span class="s">&quot;K2-UATA&quot;</span><span class="p">)</span> <span class="o">||</span>
	    <span class="n">of_device_is_compatible</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">node</span><span class="p">,</span> <span class="s">&quot;shasta-ata&quot;</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">ATA_CBL_PATA80</span><span class="p">;</span>

	<span class="cm">/* Anything else is 40 connectors */</span>
	<span class="k">return</span> <span class="n">ATA_CBL_PATA40</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pata_macio_qc_prep</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_queued_cmd</span> <span class="o">*</span><span class="n">qc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">write</span> <span class="o">=</span> <span class="p">(</span><span class="n">qc</span><span class="o">-&gt;</span><span class="n">tf</span><span class="p">.</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">ATA_TFLAG_WRITE</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span> <span class="o">=</span> <span class="n">qc</span><span class="o">-&gt;</span><span class="n">ap</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pata_macio_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">scatterlist</span> <span class="o">*</span><span class="n">sg</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dbdma_cmd</span> <span class="o">*</span><span class="n">table</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">si</span><span class="p">,</span> <span class="n">pi</span><span class="p">;</span>

	<span class="n">dev_dbgdma</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;%s: qc %p flags %lx, write %d dev %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		   <span class="n">__func__</span><span class="p">,</span> <span class="n">qc</span><span class="p">,</span> <span class="n">qc</span><span class="o">-&gt;</span><span class="n">flags</span><span class="p">,</span> <span class="n">write</span><span class="p">,</span> <span class="n">qc</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">devno</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">qc</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">ATA_QCFLAG_DMAMAP</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">table</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">dbdma_cmd</span> <span class="o">*</span><span class="p">)</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">dma_table_cpu</span><span class="p">;</span>

	<span class="n">pi</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">for_each_sg</span><span class="p">(</span><span class="n">qc</span><span class="o">-&gt;</span><span class="n">sg</span><span class="p">,</span> <span class="n">sg</span><span class="p">,</span> <span class="n">qc</span><span class="o">-&gt;</span><span class="n">n_elem</span><span class="p">,</span> <span class="n">si</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">addr</span><span class="p">,</span> <span class="n">sg_len</span><span class="p">,</span> <span class="n">len</span><span class="p">;</span>

		<span class="cm">/* determine if physical DMA addr spans 64K boundary.</span>
<span class="cm">		 * Note h/w doesn&#39;t support 64-bit, so we unconditionally</span>
<span class="cm">		 * truncate dma_addr_t to u32.</span>
<span class="cm">		 */</span>
		<span class="n">addr</span> <span class="o">=</span> <span class="p">(</span><span class="n">u32</span><span class="p">)</span> <span class="n">sg_dma_address</span><span class="p">(</span><span class="n">sg</span><span class="p">);</span>
		<span class="n">sg_len</span> <span class="o">=</span> <span class="n">sg_dma_len</span><span class="p">(</span><span class="n">sg</span><span class="p">);</span>

		<span class="k">while</span> <span class="p">(</span><span class="n">sg_len</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* table overflow should never happen */</span>
			<span class="n">BUG_ON</span> <span class="p">(</span><span class="n">pi</span><span class="o">++</span> <span class="o">&gt;=</span> <span class="n">MAX_DCMDS</span><span class="p">);</span>

			<span class="n">len</span> <span class="o">=</span> <span class="p">(</span><span class="n">sg_len</span> <span class="o">&lt;</span> <span class="n">MAX_DBDMA_SEG</span><span class="p">)</span> <span class="o">?</span> <span class="n">sg_len</span> <span class="o">:</span> <span class="n">MAX_DBDMA_SEG</span><span class="p">;</span>
			<span class="n">st_le16</span><span class="p">(</span><span class="o">&amp;</span><span class="n">table</span><span class="o">-&gt;</span><span class="n">command</span><span class="p">,</span> <span class="n">write</span> <span class="o">?</span> <span class="n">OUTPUT_MORE</span><span class="o">:</span> <span class="n">INPUT_MORE</span><span class="p">);</span>
			<span class="n">st_le16</span><span class="p">(</span><span class="o">&amp;</span><span class="n">table</span><span class="o">-&gt;</span><span class="n">req_count</span><span class="p">,</span> <span class="n">len</span><span class="p">);</span>
			<span class="n">st_le32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">table</span><span class="o">-&gt;</span><span class="n">phy_addr</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span>
			<span class="n">table</span><span class="o">-&gt;</span><span class="n">cmd_dep</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">table</span><span class="o">-&gt;</span><span class="n">xfer_status</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">table</span><span class="o">-&gt;</span><span class="n">res_count</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">addr</span> <span class="o">+=</span> <span class="n">len</span><span class="p">;</span>
			<span class="n">sg_len</span> <span class="o">-=</span> <span class="n">len</span><span class="p">;</span>
			<span class="o">++</span><span class="n">table</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/* Should never happen according to Tejun */</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="o">!</span><span class="n">pi</span><span class="p">);</span>

	<span class="cm">/* Convert the last command to an input/output */</span>
	<span class="n">table</span><span class="o">--</span><span class="p">;</span>
	<span class="n">st_le16</span><span class="p">(</span><span class="o">&amp;</span><span class="n">table</span><span class="o">-&gt;</span><span class="n">command</span><span class="p">,</span> <span class="n">write</span> <span class="o">?</span> <span class="n">OUTPUT_LAST</span><span class="o">:</span> <span class="n">INPUT_LAST</span><span class="p">);</span>
	<span class="n">table</span><span class="o">++</span><span class="p">;</span>

	<span class="cm">/* Add the stop command to the end of the list */</span>
	<span class="n">memset</span><span class="p">(</span><span class="n">table</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">dbdma_cmd</span><span class="p">));</span>
	<span class="n">st_le16</span><span class="p">(</span><span class="o">&amp;</span><span class="n">table</span><span class="o">-&gt;</span><span class="n">command</span><span class="p">,</span> <span class="n">DBDMA_STOP</span><span class="p">);</span>

	<span class="n">dev_dbgdma</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;%s: %d DMA list entries</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span> <span class="n">pi</span><span class="p">);</span>
<span class="p">}</span>


<span class="k">static</span> <span class="kt">void</span> <span class="nf">pata_macio_freeze</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">dbdma_regs</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">dma_regs</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">ioaddr</span><span class="p">.</span><span class="n">bmdma_addr</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dma_regs</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">timeout</span> <span class="o">=</span> <span class="mi">1000000</span><span class="p">;</span>

		<span class="cm">/* Make sure DMA controller is stopped */</span>
		<span class="n">writel</span><span class="p">((</span><span class="n">RUN</span><span class="o">|</span><span class="n">PAUSE</span><span class="o">|</span><span class="n">FLUSH</span><span class="o">|</span><span class="n">WAKE</span><span class="o">|</span><span class="n">DEAD</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dma_regs</span><span class="o">-&gt;</span><span class="n">control</span><span class="p">);</span>
		<span class="k">while</span> <span class="p">(</span><span class="o">--</span><span class="n">timeout</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">readl</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dma_regs</span><span class="o">-&gt;</span><span class="n">status</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">RUN</span><span class="p">))</span>
			<span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">ata_sff_freeze</span><span class="p">(</span><span class="n">ap</span><span class="p">);</span>
<span class="p">}</span>


<span class="k">static</span> <span class="kt">void</span> <span class="nf">pata_macio_bmdma_setup</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_queued_cmd</span> <span class="o">*</span><span class="n">qc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span> <span class="o">=</span> <span class="n">qc</span><span class="o">-&gt;</span><span class="n">ap</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pata_macio_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dbdma_regs</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">dma_regs</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">ioaddr</span><span class="p">.</span><span class="n">bmdma_addr</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">dev</span> <span class="o">=</span> <span class="n">qc</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">devno</span><span class="p">;</span>

	<span class="n">dev_dbgdma</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;%s: qc %p</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span> <span class="n">qc</span><span class="p">);</span>

	<span class="cm">/* Make sure DMA commands updates are visible */</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dma_table_dma</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dma_regs</span><span class="o">-&gt;</span><span class="n">cmdptr</span><span class="p">);</span>

	<span class="cm">/* On KeyLargo 66Mhz cell, we need to add 60ns to wrDataSetup on</span>
<span class="cm">	 * UDMA reads</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">kind</span> <span class="o">==</span> <span class="n">controller_kl_ata4</span> <span class="o">&amp;&amp;</span>
	    <span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">treg</span><span class="p">[</span><span class="n">dev</span><span class="p">][</span><span class="mi">0</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">TR_66_UDMA_EN</span><span class="p">))</span> <span class="p">{</span>
		<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">rbase</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">ioaddr</span><span class="p">.</span><span class="n">cmd_addr</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">reg</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">treg</span><span class="p">[</span><span class="n">dev</span><span class="p">][</span><span class="mi">0</span><span class="p">];</span>

		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">qc</span><span class="o">-&gt;</span><span class="n">tf</span><span class="p">.</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">ATA_TFLAG_WRITE</span><span class="p">))</span>
			<span class="n">reg</span> <span class="o">+=</span> <span class="mh">0x00800000</span><span class="p">;</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">rbase</span> <span class="o">+</span> <span class="n">IDE_TIMING_CONFIG</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* issue r/w command */</span>
	<span class="n">ap</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">sff_exec_command</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">qc</span><span class="o">-&gt;</span><span class="n">tf</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pata_macio_bmdma_start</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_queued_cmd</span> <span class="o">*</span><span class="n">qc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span> <span class="o">=</span> <span class="n">qc</span><span class="o">-&gt;</span><span class="n">ap</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pata_macio_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dbdma_regs</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">dma_regs</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">ioaddr</span><span class="p">.</span><span class="n">bmdma_addr</span><span class="p">;</span>

	<span class="n">dev_dbgdma</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;%s: qc %p</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span> <span class="n">qc</span><span class="p">);</span>

	<span class="n">writel</span><span class="p">((</span><span class="n">RUN</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="n">RUN</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dma_regs</span><span class="o">-&gt;</span><span class="n">control</span><span class="p">);</span>
	<span class="cm">/* Make sure it gets to the controller right now */</span>
	<span class="p">(</span><span class="kt">void</span><span class="p">)</span><span class="n">readl</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dma_regs</span><span class="o">-&gt;</span><span class="n">control</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pata_macio_bmdma_stop</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_queued_cmd</span> <span class="o">*</span><span class="n">qc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span> <span class="o">=</span> <span class="n">qc</span><span class="o">-&gt;</span><span class="n">ap</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pata_macio_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dbdma_regs</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">dma_regs</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">ioaddr</span><span class="p">.</span><span class="n">bmdma_addr</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">timeout</span> <span class="o">=</span> <span class="mi">1000000</span><span class="p">;</span>

	<span class="n">dev_dbgdma</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;%s: qc %p</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span> <span class="n">qc</span><span class="p">);</span>

	<span class="cm">/* Stop the DMA engine and wait for it to full halt */</span>
	<span class="n">writel</span> <span class="p">(((</span><span class="n">RUN</span><span class="o">|</span><span class="n">WAKE</span><span class="o">|</span><span class="n">DEAD</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">),</span> <span class="o">&amp;</span><span class="n">dma_regs</span><span class="o">-&gt;</span><span class="n">control</span><span class="p">);</span>
	<span class="k">while</span> <span class="p">(</span><span class="o">--</span><span class="n">timeout</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">readl</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dma_regs</span><span class="o">-&gt;</span><span class="n">status</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">RUN</span><span class="p">))</span>
		<span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u8</span> <span class="nf">pata_macio_bmdma_status</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pata_macio_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dbdma_regs</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">dma_regs</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">ioaddr</span><span class="p">.</span><span class="n">bmdma_addr</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">dstat</span><span class="p">,</span> <span class="n">rstat</span> <span class="o">=</span> <span class="n">ATA_DMA_INTR</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">timeout</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">dstat</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dma_regs</span><span class="o">-&gt;</span><span class="n">status</span><span class="p">);</span>

	<span class="n">dev_dbgdma</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;%s: dstat=%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span> <span class="n">dstat</span><span class="p">);</span>

	<span class="cm">/* We have two things to deal with here:</span>
<span class="cm">	 *</span>
<span class="cm">	 * - The dbdma won&#39;t stop if the command was started</span>
<span class="cm">	 * but completed with an error without transferring all</span>
<span class="cm">	 * datas. This happens when bad blocks are met during</span>
<span class="cm">	 * a multi-block transfer.</span>
<span class="cm">	 *</span>
<span class="cm">	 * - The dbdma fifo hasn&#39;t yet finished flushing to</span>
<span class="cm">	 * to system memory when the disk interrupt occurs.</span>
<span class="cm">	 *</span>
<span class="cm">	 */</span>

	<span class="cm">/* First check for errors */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">dstat</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">RUN</span><span class="o">|</span><span class="n">DEAD</span><span class="p">))</span> <span class="o">!=</span> <span class="n">RUN</span><span class="p">)</span>
		<span class="n">rstat</span> <span class="o">|=</span> <span class="n">ATA_DMA_ERR</span><span class="p">;</span>

	<span class="cm">/* If ACTIVE is cleared, the STOP command has been hit and</span>
<span class="cm">	 * the transfer is complete. If not, we have to flush the</span>
<span class="cm">	 * channel.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">dstat</span> <span class="o">&amp;</span> <span class="n">ACTIVE</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">rstat</span><span class="p">;</span>

	<span class="n">dev_dbgdma</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;%s: DMA still active, flushing...</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>

	<span class="cm">/* If dbdma didn&#39;t execute the STOP command yet, the</span>
<span class="cm">	 * active bit is still set. We consider that we aren&#39;t</span>
<span class="cm">	 * sharing interrupts (which is hopefully the case with</span>
<span class="cm">	 * those controllers) and so we just try to flush the</span>
<span class="cm">	 * channel for pending data in the fifo</span>
<span class="cm">	 */</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">((</span><span class="n">FLUSH</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="n">FLUSH</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dma_regs</span><span class="o">-&gt;</span><span class="n">control</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(;;)</span> <span class="p">{</span>
		<span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
		<span class="n">dstat</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dma_regs</span><span class="o">-&gt;</span><span class="n">status</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">dstat</span> <span class="o">&amp;</span> <span class="n">FLUSH</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">++</span><span class="n">timeout</span> <span class="o">&gt;</span> <span class="mi">1000</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dev_warn</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;timeout flushing DMA</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">rstat</span> <span class="o">|=</span> <span class="n">ATA_DMA_ERR</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">rstat</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* port_start is when we allocate the DMA command list */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">pata_macio_port_start</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pata_macio_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">ioaddr</span><span class="p">.</span><span class="n">bmdma_addr</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* Allocate space for the DBDMA commands.</span>
<span class="cm">	 *</span>
<span class="cm">	 * The +2 is +1 for the stop command and +1 to allow for</span>
<span class="cm">	 * aligning the start address to a multiple of 16 bytes.</span>
<span class="cm">	 */</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">dma_table_cpu</span> <span class="o">=</span>
		<span class="n">dmam_alloc_coherent</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
				    <span class="p">(</span><span class="n">MAX_DCMDS</span> <span class="o">+</span> <span class="mi">2</span><span class="p">)</span> <span class="o">*</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">dbdma_cmd</span><span class="p">),</span>
				    <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dma_table_dma</span><span class="p">,</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dma_table_cpu</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Unable to allocate DMA command list</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ap</span><span class="o">-&gt;</span><span class="n">ioaddr</span><span class="p">.</span><span class="n">bmdma_addr</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
		<span class="n">ap</span><span class="o">-&gt;</span><span class="n">mwdma_mask</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">ap</span><span class="o">-&gt;</span><span class="n">udma_mask</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pata_macio_irq_clear</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pata_macio_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">;</span>

	<span class="cm">/* Nothing to do here */</span>

	<span class="n">dev_dbgdma</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;%s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pata_macio_reset_hw</span><span class="p">(</span><span class="k">struct</span> <span class="n">pata_macio_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">,</span> <span class="kt">int</span> <span class="n">resume</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Enabling &amp; resetting... </span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">mediabay</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">kind</span> <span class="o">==</span> <span class="n">controller_ohare</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">resume</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* The code below is having trouble on some ohare machines</span>
<span class="cm">		 * (timing related ?). Until I can put my hand on one of these</span>
<span class="cm">		 * units, I keep the old way</span>
<span class="cm">		 */</span>
		<span class="n">ppc_md</span><span class="p">.</span><span class="n">feature_call</span><span class="p">(</span><span class="n">PMAC_FTR_IDE_ENABLE</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">node</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">rc</span><span class="p">;</span>

 		<span class="cm">/* Reset and enable controller */</span>
		<span class="n">rc</span> <span class="o">=</span> <span class="n">ppc_md</span><span class="p">.</span><span class="n">feature_call</span><span class="p">(</span><span class="n">PMAC_FTR_IDE_RESET</span><span class="p">,</span>
					 <span class="n">priv</span><span class="o">-&gt;</span><span class="n">node</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">aapl_bus_id</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">ppc_md</span><span class="p">.</span><span class="n">feature_call</span><span class="p">(</span><span class="n">PMAC_FTR_IDE_ENABLE</span><span class="p">,</span>
				    <span class="n">priv</span><span class="o">-&gt;</span><span class="n">node</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">aapl_bus_id</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">msleep</span><span class="p">(</span><span class="mi">10</span><span class="p">);</span>
		<span class="cm">/* Only bother waiting if there&#39;s a reset control */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rc</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">ppc_md</span><span class="p">.</span><span class="n">feature_call</span><span class="p">(</span><span class="n">PMAC_FTR_IDE_RESET</span><span class="p">,</span>
					    <span class="n">priv</span><span class="o">-&gt;</span><span class="n">node</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">aapl_bus_id</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">msleep</span><span class="p">(</span><span class="n">IDE_WAKEUP_DELAY_MS</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/* If resuming a PCI device, restore the config space here */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">pdev</span> <span class="o">&amp;&amp;</span> <span class="n">resume</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">rc</span><span class="p">;</span>

		<span class="n">pci_restore_state</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">);</span>
		<span class="n">rc</span> <span class="o">=</span> <span class="n">pcim_enable_device</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span>
			<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
				<span class="s">&quot;Failed to enable device after resume (%d)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">rc</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">pci_set_master</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* On Kauai, initialize the FCR. We don&#39;t perform a reset, doesn&#39;t really</span>
<span class="cm">	 * seem necessary and speeds up the boot process</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">kauai_fcr</span><span class="p">)</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">KAUAI_FCR_UATA_MAGIC</span> <span class="o">|</span>
		       <span class="n">KAUAI_FCR_UATA_RESET_N</span> <span class="o">|</span>
		       <span class="n">KAUAI_FCR_UATA_ENABLE</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">kauai_fcr</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* Hook the standard slave config to fixup some HW related alignment</span>
<span class="cm"> * restrictions</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">pata_macio_slave_config</span><span class="p">(</span><span class="k">struct</span> <span class="n">scsi_device</span> <span class="o">*</span><span class="n">sdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span> <span class="o">=</span> <span class="n">ata_shost_to_port</span><span class="p">(</span><span class="n">sdev</span><span class="o">-&gt;</span><span class="n">host</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">pata_macio_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ata_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">cmd</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">rc</span><span class="p">;</span>

	<span class="cm">/* First call original */</span>
	<span class="n">rc</span> <span class="o">=</span> <span class="n">ata_scsi_slave_config</span><span class="p">(</span><span class="n">sdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>

	<span class="cm">/* This is lifted from sata_nv */</span>
	<span class="n">dev</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">link</span><span class="p">.</span><span class="n">device</span><span class="p">[</span><span class="n">sdev</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">];</span>

	<span class="cm">/* OHare has issues with non cache aligned DMA on some chipsets */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">kind</span> <span class="o">==</span> <span class="n">controller_ohare</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">blk_queue_update_dma_alignment</span><span class="p">(</span><span class="n">sdev</span><span class="o">-&gt;</span><span class="n">request_queue</span><span class="p">,</span> <span class="mi">31</span><span class="p">);</span>
		<span class="n">blk_queue_update_dma_pad</span><span class="p">(</span><span class="n">sdev</span><span class="o">-&gt;</span><span class="n">request_queue</span><span class="p">,</span> <span class="mi">31</span><span class="p">);</span>

		<span class="cm">/* Tell the world about it */</span>
		<span class="n">ata_dev_info</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;OHare alignment limits applied</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* We only have issues with ATAPI */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">class</span> <span class="o">!=</span> <span class="n">ATA_DEV_ATAPI</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* Shasta and K2 seem to have &quot;issues&quot; with reads ... */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">kind</span> <span class="o">==</span> <span class="n">controller_sh_ata6</span> <span class="o">||</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">kind</span> <span class="o">==</span> <span class="n">controller_k2_ata6</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Allright these are bad, apply restrictions */</span>
		<span class="n">blk_queue_update_dma_alignment</span><span class="p">(</span><span class="n">sdev</span><span class="o">-&gt;</span><span class="n">request_queue</span><span class="p">,</span> <span class="mi">15</span><span class="p">);</span>
		<span class="n">blk_queue_update_dma_pad</span><span class="p">(</span><span class="n">sdev</span><span class="o">-&gt;</span><span class="n">request_queue</span><span class="p">,</span> <span class="mi">15</span><span class="p">);</span>

		<span class="cm">/* We enable MWI and hack cache line size directly here, this</span>
<span class="cm">		 * is specific to this chipset and not normal values, we happen</span>
<span class="cm">		 * to somewhat know what we are doing here (which is basically</span>
<span class="cm">		 * to do the same Apple does and pray they did not get it wrong :-)</span>
<span class="cm">		 */</span>
		<span class="n">BUG_ON</span><span class="p">(</span><span class="o">!</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">);</span>
		<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">,</span> <span class="n">PCI_CACHE_LINE_SIZE</span><span class="p">,</span> <span class="mh">0x08</span><span class="p">);</span>
		<span class="n">pci_read_config_word</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">,</span> <span class="n">PCI_COMMAND</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">cmd</span><span class="p">);</span>
		<span class="n">pci_write_config_word</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">,</span> <span class="n">PCI_COMMAND</span><span class="p">,</span>
				      <span class="n">cmd</span> <span class="o">|</span> <span class="n">PCI_COMMAND_INVALIDATE</span><span class="p">);</span>

		<span class="cm">/* Tell the world about it */</span>
		<span class="n">ata_dev_info</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;K2/Shasta alignment limits applied</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_PM</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">pata_macio_do_suspend</span><span class="p">(</span><span class="k">struct</span> <span class="n">pata_macio_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">,</span> <span class="n">pm_message_t</span> <span class="n">mesg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">rc</span><span class="p">;</span>

	<span class="cm">/* First, core libata suspend to do most of the work */</span>
	<span class="n">rc</span> <span class="o">=</span> <span class="n">ata_host_suspend</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">host</span><span class="p">,</span> <span class="n">mesg</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>

	<span class="cm">/* Restore to default timings */</span>
	<span class="n">pata_macio_default_timings</span><span class="p">(</span><span class="n">priv</span><span class="p">);</span>

	<span class="cm">/* Mask interrupt. Not strictly necessary but old driver did</span>
<span class="cm">	 * it and I&#39;d rather not change that here */</span>
	<span class="n">disable_irq</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>

	<span class="cm">/* The media bay will handle itself just fine */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">mediabay</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* Kauai has bus control FCRs directly here */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">kauai_fcr</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">fcr</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">kauai_fcr</span><span class="p">);</span>
		<span class="n">fcr</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">KAUAI_FCR_UATA_RESET_N</span> <span class="o">|</span> <span class="n">KAUAI_FCR_UATA_ENABLE</span><span class="p">);</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">fcr</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">kauai_fcr</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* For PCI, save state and disable DMA. No need to call</span>
<span class="cm">	 * pci_set_power_state(), the HW doesn&#39;t do D states that</span>
<span class="cm">	 * way, the platform code will take care of suspending the</span>
<span class="cm">	 * ASIC properly</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pci_save_state</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">);</span>
		<span class="n">pci_disable_device</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Disable the bus on older machines and the cell on kauai */</span>
	<span class="n">ppc_md</span><span class="p">.</span><span class="n">feature_call</span><span class="p">(</span><span class="n">PMAC_FTR_IDE_ENABLE</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">node</span><span class="p">,</span>
			    <span class="n">priv</span><span class="o">-&gt;</span><span class="n">aapl_bus_id</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">pata_macio_do_resume</span><span class="p">(</span><span class="k">struct</span> <span class="n">pata_macio_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Reset and re-enable the HW */</span>
	<span class="n">pata_macio_reset_hw</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

	<span class="cm">/* Sanitize drive timings */</span>
	<span class="n">pata_macio_apply_timings</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">ports</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* We want our IRQ back ! */</span>
	<span class="n">enable_irq</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>

	<span class="cm">/* Let the libata core take it from there */</span>
	<span class="n">ata_host_resume</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">host</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#endif </span><span class="cm">/* CONFIG_PM */</span><span class="cp"></span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">scsi_host_template</span> <span class="n">pata_macio_sht</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">ATA_BASE_SHT</span><span class="p">(</span><span class="n">DRV_NAME</span><span class="p">),</span>
	<span class="p">.</span><span class="n">sg_tablesize</span>		<span class="o">=</span> <span class="n">MAX_DCMDS</span><span class="p">,</span>
	<span class="cm">/* We may not need that strict one */</span>
	<span class="p">.</span><span class="n">dma_boundary</span>		<span class="o">=</span> <span class="n">ATA_DMA_BOUNDARY</span><span class="p">,</span>
	<span class="p">.</span><span class="n">slave_configure</span>	<span class="o">=</span> <span class="n">pata_macio_slave_config</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">ata_port_operations</span> <span class="n">pata_macio_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">inherits</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">ata_bmdma_port_ops</span><span class="p">,</span>

	<span class="p">.</span><span class="n">freeze</span>			<span class="o">=</span> <span class="n">pata_macio_freeze</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_piomode</span>		<span class="o">=</span> <span class="n">pata_macio_set_timings</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_dmamode</span>		<span class="o">=</span> <span class="n">pata_macio_set_timings</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cable_detect</span>		<span class="o">=</span> <span class="n">pata_macio_cable_detect</span><span class="p">,</span>
	<span class="p">.</span><span class="n">sff_dev_select</span>		<span class="o">=</span> <span class="n">pata_macio_dev_select</span><span class="p">,</span>
	<span class="p">.</span><span class="n">qc_prep</span>		<span class="o">=</span> <span class="n">pata_macio_qc_prep</span><span class="p">,</span>
	<span class="p">.</span><span class="n">bmdma_setup</span>		<span class="o">=</span> <span class="n">pata_macio_bmdma_setup</span><span class="p">,</span>
	<span class="p">.</span><span class="n">bmdma_start</span>		<span class="o">=</span> <span class="n">pata_macio_bmdma_start</span><span class="p">,</span>
	<span class="p">.</span><span class="n">bmdma_stop</span>		<span class="o">=</span> <span class="n">pata_macio_bmdma_stop</span><span class="p">,</span>
	<span class="p">.</span><span class="n">bmdma_status</span>		<span class="o">=</span> <span class="n">pata_macio_bmdma_status</span><span class="p">,</span>
	<span class="p">.</span><span class="n">port_start</span>		<span class="o">=</span> <span class="n">pata_macio_port_start</span><span class="p">,</span>
	<span class="p">.</span><span class="n">sff_irq_clear</span>		<span class="o">=</span> <span class="n">pata_macio_irq_clear</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__devinit</span> <span class="nf">pata_macio_invariants</span><span class="p">(</span><span class="k">struct</span> <span class="n">pata_macio_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">const</span> <span class="kt">int</span> <span class="o">*</span><span class="n">bidp</span><span class="p">;</span>

	<span class="cm">/* Identify the type of controller */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">of_device_is_compatible</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">node</span><span class="p">,</span> <span class="s">&quot;shasta-ata&quot;</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">priv</span><span class="o">-&gt;</span><span class="n">kind</span> <span class="o">=</span> <span class="n">controller_sh_ata6</span><span class="p">;</span>
	        <span class="n">priv</span><span class="o">-&gt;</span><span class="n">timings</span> <span class="o">=</span> <span class="n">pata_macio_shasta_timings</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">of_device_is_compatible</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">node</span><span class="p">,</span> <span class="s">&quot;kauai-ata&quot;</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">priv</span><span class="o">-&gt;</span><span class="n">kind</span> <span class="o">=</span> <span class="n">controller_un_ata6</span><span class="p">;</span>
	        <span class="n">priv</span><span class="o">-&gt;</span><span class="n">timings</span> <span class="o">=</span> <span class="n">pata_macio_kauai_timings</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">of_device_is_compatible</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">node</span><span class="p">,</span> <span class="s">&quot;K2-UATA&quot;</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">priv</span><span class="o">-&gt;</span><span class="n">kind</span> <span class="o">=</span> <span class="n">controller_k2_ata6</span><span class="p">;</span>
	        <span class="n">priv</span><span class="o">-&gt;</span><span class="n">timings</span> <span class="o">=</span> <span class="n">pata_macio_kauai_timings</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">of_device_is_compatible</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">node</span><span class="p">,</span> <span class="s">&quot;keylargo-ata&quot;</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">strcmp</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">node</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">,</span> <span class="s">&quot;ata-4&quot;</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">priv</span><span class="o">-&gt;</span><span class="n">kind</span> <span class="o">=</span> <span class="n">controller_kl_ata4</span><span class="p">;</span>
			<span class="n">priv</span><span class="o">-&gt;</span><span class="n">timings</span> <span class="o">=</span> <span class="n">pata_macio_kl66_timings</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">priv</span><span class="o">-&gt;</span><span class="n">kind</span> <span class="o">=</span> <span class="n">controller_kl_ata3</span><span class="p">;</span>
			<span class="n">priv</span><span class="o">-&gt;</span><span class="n">timings</span> <span class="o">=</span> <span class="n">pata_macio_kl33_timings</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">of_device_is_compatible</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">node</span><span class="p">,</span> <span class="s">&quot;heathrow-ata&quot;</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">priv</span><span class="o">-&gt;</span><span class="n">kind</span> <span class="o">=</span> <span class="n">controller_heathrow</span><span class="p">;</span>
		<span class="n">priv</span><span class="o">-&gt;</span><span class="n">timings</span> <span class="o">=</span> <span class="n">pata_macio_heathrow_timings</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">priv</span><span class="o">-&gt;</span><span class="n">kind</span> <span class="o">=</span> <span class="n">controller_ohare</span><span class="p">;</span>
		<span class="n">priv</span><span class="o">-&gt;</span><span class="n">timings</span> <span class="o">=</span> <span class="n">pata_macio_ohare_timings</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* XXX FIXME --- setup priv-&gt;mediabay here */</span>

	<span class="cm">/* Get Apple bus ID (for clock and ASIC control) */</span>
	<span class="n">bidp</span> <span class="o">=</span> <span class="n">of_get_property</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">node</span><span class="p">,</span> <span class="s">&quot;AAPL,bus-id&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">aapl_bus_id</span> <span class="o">=</span>  <span class="n">bidp</span> <span class="o">?</span> <span class="o">*</span><span class="n">bidp</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* Fixup missing Apple bus ID in case of media-bay */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">mediabay</span> <span class="o">&amp;&amp;</span> <span class="n">bidp</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">priv</span><span class="o">-&gt;</span><span class="n">aapl_bus_id</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__devinit</span> <span class="nf">pata_macio_setup_ios</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_ioports</span> <span class="o">*</span><span class="n">ioaddr</span><span class="p">,</span>
					   <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span> <span class="n">base</span><span class="p">,</span>
					   <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span> <span class="n">dma</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* cmd_addr is the base of regs for that port */</span>
	<span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">cmd_addr</span>	<span class="o">=</span> <span class="n">base</span><span class="p">;</span>

	<span class="cm">/* taskfile registers */</span>
	<span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">data_addr</span>	<span class="o">=</span> <span class="n">base</span> <span class="o">+</span> <span class="p">(</span><span class="n">ATA_REG_DATA</span>    <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">);</span>
	<span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">error_addr</span>	<span class="o">=</span> <span class="n">base</span> <span class="o">+</span> <span class="p">(</span><span class="n">ATA_REG_ERR</span>     <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">);</span>
	<span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">feature_addr</span>	<span class="o">=</span> <span class="n">base</span> <span class="o">+</span> <span class="p">(</span><span class="n">ATA_REG_FEATURE</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">);</span>
	<span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">nsect_addr</span>	<span class="o">=</span> <span class="n">base</span> <span class="o">+</span> <span class="p">(</span><span class="n">ATA_REG_NSECT</span>   <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">);</span>
	<span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">lbal_addr</span>	<span class="o">=</span> <span class="n">base</span> <span class="o">+</span> <span class="p">(</span><span class="n">ATA_REG_LBAL</span>    <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">);</span>
	<span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">lbam_addr</span>	<span class="o">=</span> <span class="n">base</span> <span class="o">+</span> <span class="p">(</span><span class="n">ATA_REG_LBAM</span>    <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">);</span>
	<span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">lbah_addr</span>	<span class="o">=</span> <span class="n">base</span> <span class="o">+</span> <span class="p">(</span><span class="n">ATA_REG_LBAH</span>    <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">);</span>
	<span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">device_addr</span>	<span class="o">=</span> <span class="n">base</span> <span class="o">+</span> <span class="p">(</span><span class="n">ATA_REG_DEVICE</span>  <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">);</span>
	<span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">status_addr</span>	<span class="o">=</span> <span class="n">base</span> <span class="o">+</span> <span class="p">(</span><span class="n">ATA_REG_STATUS</span>  <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">);</span>
	<span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">command_addr</span>	<span class="o">=</span> <span class="n">base</span> <span class="o">+</span> <span class="p">(</span><span class="n">ATA_REG_CMD</span>     <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">);</span>
	<span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">altstatus_addr</span>	<span class="o">=</span> <span class="n">base</span> <span class="o">+</span> <span class="mh">0x160</span><span class="p">;</span>
	<span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">ctl_addr</span>	<span class="o">=</span> <span class="n">base</span> <span class="o">+</span> <span class="mh">0x160</span><span class="p">;</span>
	<span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">bmdma_addr</span>	<span class="o">=</span> <span class="n">dma</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__devinit</span> <span class="nf">pmac_macio_calc_timing_masks</span><span class="p">(</span><span class="k">struct</span> <span class="n">pata_macio_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">,</span>
						   <span class="k">struct</span> <span class="n">ata_port_info</span>   <span class="o">*</span><span class="n">pinfo</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">pinfo</span><span class="o">-&gt;</span><span class="n">pio_mask</span>		<span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">pinfo</span><span class="o">-&gt;</span><span class="n">mwdma_mask</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">pinfo</span><span class="o">-&gt;</span><span class="n">udma_mask</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">while</span> <span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">timings</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">mode</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">mask</span> <span class="o">=</span> <span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">timings</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">mode</span> <span class="o">&amp;</span> <span class="mh">0x0f</span><span class="p">);</span>
		<span class="k">switch</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">timings</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">mode</span> <span class="o">&amp;</span> <span class="mh">0xf0</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mh">0x00</span>: <span class="cm">/* PIO */</span>
			<span class="n">pinfo</span><span class="o">-&gt;</span><span class="n">pio_mask</span> <span class="o">|=</span> <span class="p">(</span><span class="n">mask</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mh">0x20</span>: <span class="cm">/* MWDMA */</span>
			<span class="n">pinfo</span><span class="o">-&gt;</span><span class="n">mwdma_mask</span> <span class="o">|=</span> <span class="n">mask</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mh">0x40</span>: <span class="cm">/* UDMA */</span>
			<span class="n">pinfo</span><span class="o">-&gt;</span><span class="n">udma_mask</span> <span class="o">|=</span> <span class="n">mask</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">i</span><span class="o">++</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Supported masks: PIO=%lx, MWDMA=%lx, UDMA=%lx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">pinfo</span><span class="o">-&gt;</span><span class="n">pio_mask</span><span class="p">,</span> <span class="n">pinfo</span><span class="o">-&gt;</span><span class="n">mwdma_mask</span><span class="p">,</span> <span class="n">pinfo</span><span class="o">-&gt;</span><span class="n">udma_mask</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devinit</span> <span class="nf">pata_macio_common_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">pata_macio_priv</span>	<span class="o">*</span><span class="n">priv</span><span class="p">,</span>
					    <span class="n">resource_size_t</span>		<span class="n">tfregs</span><span class="p">,</span>
					    <span class="n">resource_size_t</span>		<span class="n">dmaregs</span><span class="p">,</span>
					    <span class="n">resource_size_t</span>		<span class="n">fcregs</span><span class="p">,</span>
					    <span class="kt">unsigned</span> <span class="kt">long</span>		<span class="n">irq</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ata_port_info</span>		<span class="n">pinfo</span><span class="p">;</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">ata_port_info</span>	<span class="o">*</span><span class="n">ppi</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="o">&amp;</span><span class="n">pinfo</span><span class="p">,</span> <span class="nb">NULL</span> <span class="p">};</span>
	<span class="kt">void</span> <span class="n">__iomem</span>			<span class="o">*</span><span class="n">dma_regs</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="cm">/* Fill up privates with various invariants collected from the</span>
<span class="cm">	 * device-tree</span>
<span class="cm">	 */</span>
	<span class="n">pata_macio_invariants</span><span class="p">(</span><span class="n">priv</span><span class="p">);</span>

	<span class="cm">/* Make sure we have sane initial timings in the cache */</span>
	<span class="n">pata_macio_default_timings</span><span class="p">(</span><span class="n">priv</span><span class="p">);</span>

	<span class="cm">/* Not sure what the real max is but we know it&#39;s less than 64K, let&#39;s</span>
<span class="cm">	 * use 64K minus 256</span>
<span class="cm">	 */</span>
	<span class="n">dma_set_max_seg_size</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">MAX_DBDMA_SEG</span><span class="p">);</span>

	<span class="cm">/* Allocate libata host for 1 port */</span>
	<span class="n">memset</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pinfo</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port_info</span><span class="p">));</span>
	<span class="n">pmac_macio_calc_timing_masks</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pinfo</span><span class="p">);</span>
	<span class="n">pinfo</span><span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">ATA_FLAG_SLAVE_POSS</span><span class="p">;</span>
	<span class="n">pinfo</span><span class="p">.</span><span class="n">port_ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">pata_macio_ops</span><span class="p">;</span>
	<span class="n">pinfo</span><span class="p">.</span><span class="n">private_data</span>	<span class="o">=</span> <span class="n">priv</span><span class="p">;</span>

	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">host</span> <span class="o">=</span> <span class="n">ata_host_alloc_pinfo</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">ppi</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">host</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Failed to allocate ATA port structure</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Setup the private data in host too */</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">private_data</span> <span class="o">=</span> <span class="n">priv</span><span class="p">;</span>

	<span class="cm">/* Map base registers */</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">tfregs</span> <span class="o">=</span> <span class="n">devm_ioremap</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">tfregs</span><span class="p">,</span> <span class="mh">0x100</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">tfregs</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Failed to map ATA ports</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">iomap</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">tfregs</span><span class="p">;</span>

	<span class="cm">/* Map DMA regs */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dmaregs</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dma_regs</span> <span class="o">=</span> <span class="n">devm_ioremap</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">dmaregs</span><span class="p">,</span>
					<span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">dbdma_regs</span><span class="p">));</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">dma_regs</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
			<span class="n">dev_warn</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Failed to map ATA DMA registers</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* If chip has local feature control, map those regs too */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">fcregs</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">priv</span><span class="o">-&gt;</span><span class="n">kauai_fcr</span> <span class="o">=</span> <span class="n">devm_ioremap</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">fcregs</span><span class="p">,</span> <span class="mi">4</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">kauai_fcr</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dev_err</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Failed to map ATA FCR register</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/* Setup port data structure */</span>
	<span class="n">pata_macio_setup_ios</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">ports</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">-&gt;</span><span class="n">ioaddr</span><span class="p">,</span>
			     <span class="n">priv</span><span class="o">-&gt;</span><span class="n">tfregs</span><span class="p">,</span> <span class="n">dma_regs</span><span class="p">);</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">ports</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">-&gt;</span><span class="n">private_data</span> <span class="o">=</span> <span class="n">priv</span><span class="p">;</span>

	<span class="cm">/* hard-reset the controller */</span>
	<span class="n">pata_macio_reset_hw</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">pata_macio_apply_timings</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">ports</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* Enable bus master if necessary */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">pdev</span> <span class="o">&amp;&amp;</span> <span class="n">dma_regs</span><span class="p">)</span>
		<span class="n">pci_set_master</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">);</span>

	<span class="n">dev_info</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Activating pata-macio chipset %s, Apple bus ID %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		 <span class="n">macio_ata_names</span><span class="p">[</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">kind</span><span class="p">],</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">aapl_bus_id</span><span class="p">);</span>

	<span class="cm">/* Start it up */</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">=</span> <span class="n">irq</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">ata_host_activate</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">host</span><span class="p">,</span> <span class="n">irq</span><span class="p">,</span> <span class="n">ata_bmdma_interrupt</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
				 <span class="o">&amp;</span><span class="n">pata_macio_sht</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devinit</span> <span class="nf">pata_macio_attach</span><span class="p">(</span><span class="k">struct</span> <span class="n">macio_dev</span> <span class="o">*</span><span class="n">mdev</span><span class="p">,</span>
				       <span class="k">const</span> <span class="k">struct</span> <span class="n">of_device_id</span> <span class="o">*</span><span class="n">match</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pata_macio_priv</span>	<span class="o">*</span><span class="n">priv</span><span class="p">;</span>
	<span class="n">resource_size_t</span>		<span class="n">tfregs</span><span class="p">,</span> <span class="n">dmaregs</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>		<span class="n">irq</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">rc</span><span class="p">;</span>

	<span class="cm">/* Check for broken device-trees */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">macio_resource_count</span><span class="p">(</span><span class="n">mdev</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mdev</span><span class="o">-&gt;</span><span class="n">ofdev</span><span class="p">.</span><span class="n">dev</span><span class="p">,</span>
			<span class="s">&quot;No addresses for controller</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENXIO</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Enable managed resources */</span>
	<span class="n">macio_enable_devres</span><span class="p">(</span><span class="n">mdev</span><span class="p">);</span>

	<span class="cm">/* Allocate and init private data structure */</span>
	<span class="n">priv</span> <span class="o">=</span> <span class="n">devm_kzalloc</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mdev</span><span class="o">-&gt;</span><span class="n">ofdev</span><span class="p">.</span><span class="n">dev</span><span class="p">,</span>
			    <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">pata_macio_priv</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">priv</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mdev</span><span class="o">-&gt;</span><span class="n">ofdev</span><span class="p">.</span><span class="n">dev</span><span class="p">,</span>
			<span class="s">&quot;Failed to allocate private memory</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">node</span> <span class="o">=</span> <span class="n">of_node_get</span><span class="p">(</span><span class="n">mdev</span><span class="o">-&gt;</span><span class="n">ofdev</span><span class="p">.</span><span class="n">dev</span><span class="p">.</span><span class="n">of_node</span><span class="p">);</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">mdev</span> <span class="o">=</span> <span class="n">mdev</span><span class="p">;</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">mdev</span><span class="o">-&gt;</span><span class="n">ofdev</span><span class="p">.</span><span class="n">dev</span><span class="p">;</span>

	<span class="cm">/* Request memory resource for taskfile registers */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">macio_request_resource</span><span class="p">(</span><span class="n">mdev</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="s">&quot;pata-macio&quot;</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mdev</span><span class="o">-&gt;</span><span class="n">ofdev</span><span class="p">.</span><span class="n">dev</span><span class="p">,</span>
			<span class="s">&quot;Cannot obtain taskfile resource</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">tfregs</span> <span class="o">=</span> <span class="n">macio_resource_start</span><span class="p">(</span><span class="n">mdev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* Request resources for DMA registers if any */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">macio_resource_count</span><span class="p">(</span><span class="n">mdev</span><span class="p">)</span> <span class="o">&gt;=</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">macio_request_resource</span><span class="p">(</span><span class="n">mdev</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="s">&quot;pata-macio-dma&quot;</span><span class="p">))</span>
			<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mdev</span><span class="o">-&gt;</span><span class="n">ofdev</span><span class="p">.</span><span class="n">dev</span><span class="p">,</span>
				<span class="s">&quot;Cannot obtain DMA resource</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">dmaregs</span> <span class="o">=</span> <span class="n">macio_resource_start</span><span class="p">(</span><span class="n">mdev</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Fixup missing IRQ for some old implementations with broken</span>
<span class="cm">	 * device-trees.</span>
<span class="cm">	 *</span>
<span class="cm">	 * This is a bit bogus, it should be fixed in the device-tree itself,</span>
<span class="cm">	 * via the existing macio fixups, based on the type of interrupt</span>
<span class="cm">	 * controller in the machine. However, I have no test HW for this case,</span>
<span class="cm">	 * and this trick works well enough on those old machines...</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">macio_irq_count</span><span class="p">(</span><span class="n">mdev</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_warn</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mdev</span><span class="o">-&gt;</span><span class="n">ofdev</span><span class="p">.</span><span class="n">dev</span><span class="p">,</span>
			 <span class="s">&quot;No interrupts for controller, using 13</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">irq</span> <span class="o">=</span> <span class="n">irq_create_mapping</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="mi">13</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span>
		<span class="n">irq</span> <span class="o">=</span> <span class="n">macio_irq</span><span class="p">(</span><span class="n">mdev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* Prevvent media bay callbacks until fully registered */</span>
	<span class="n">lock_media_bay</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">mdev</span><span class="o">-&gt;</span><span class="n">media_bay</span><span class="p">);</span>

	<span class="cm">/* Get register addresses and call common initialization */</span>
	<span class="n">rc</span> <span class="o">=</span> <span class="n">pata_macio_common_init</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span>
				    <span class="n">tfregs</span><span class="p">,</span>		<span class="cm">/* Taskfile regs */</span>
				    <span class="n">dmaregs</span><span class="p">,</span>		<span class="cm">/* DBDMA regs */</span>
				    <span class="mi">0</span><span class="p">,</span>			<span class="cm">/* Feature control */</span>
				    <span class="n">irq</span><span class="p">);</span>
	<span class="n">unlock_media_bay</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">mdev</span><span class="o">-&gt;</span><span class="n">media_bay</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devexit</span> <span class="nf">pata_macio_detach</span><span class="p">(</span><span class="k">struct</span> <span class="n">macio_dev</span> <span class="o">*</span><span class="n">mdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ata_host</span> <span class="o">*</span><span class="n">host</span> <span class="o">=</span> <span class="n">macio_get_drvdata</span><span class="p">(</span><span class="n">mdev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">pata_macio_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">host</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">;</span>

	<span class="n">lock_media_bay</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">mdev</span><span class="o">-&gt;</span><span class="n">media_bay</span><span class="p">);</span>

	<span class="cm">/* Make sure the mediabay callback doesn&#39;t try to access</span>
<span class="cm">	 * dead stuff</span>
<span class="cm">	 */</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">private_data</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="n">ata_host_detach</span><span class="p">(</span><span class="n">host</span><span class="p">);</span>

	<span class="n">unlock_media_bay</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">mdev</span><span class="o">-&gt;</span><span class="n">media_bay</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_PM</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">pata_macio_suspend</span><span class="p">(</span><span class="k">struct</span> <span class="n">macio_dev</span> <span class="o">*</span><span class="n">mdev</span><span class="p">,</span> <span class="n">pm_message_t</span> <span class="n">mesg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ata_host</span> <span class="o">*</span><span class="n">host</span> <span class="o">=</span> <span class="n">macio_get_drvdata</span><span class="p">(</span><span class="n">mdev</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">pata_macio_do_suspend</span><span class="p">(</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">,</span> <span class="n">mesg</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">pata_macio_resume</span><span class="p">(</span><span class="k">struct</span> <span class="n">macio_dev</span> <span class="o">*</span><span class="n">mdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ata_host</span> <span class="o">*</span><span class="n">host</span> <span class="o">=</span> <span class="n">macio_get_drvdata</span><span class="p">(</span><span class="n">mdev</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">pata_macio_do_resume</span><span class="p">(</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#endif </span><span class="cm">/* CONFIG_PM */</span><span class="cp"></span>

<span class="cp">#ifdef CONFIG_PMAC_MEDIABAY</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">pata_macio_mb_event</span><span class="p">(</span><span class="k">struct</span> <span class="n">macio_dev</span><span class="o">*</span> <span class="n">mdev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">mb_state</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ata_host</span> <span class="o">*</span><span class="n">host</span> <span class="o">=</span> <span class="n">macio_get_drvdata</span><span class="p">(</span><span class="n">mdev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ata_eh_info</span> <span class="o">*</span><span class="n">ehi</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ata_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">host</span> <span class="o">||</span> <span class="o">!</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="n">ap</span> <span class="o">=</span> <span class="n">host</span><span class="o">-&gt;</span><span class="n">ports</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">ehi</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">link</span><span class="p">.</span><span class="n">eh_info</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mb_state</span> <span class="o">==</span> <span class="n">MB_CD</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ata_ehi_push_desc</span><span class="p">(</span><span class="n">ehi</span><span class="p">,</span> <span class="s">&quot;mediabay plug&quot;</span><span class="p">);</span>
		<span class="n">ata_ehi_hotplugged</span><span class="p">(</span><span class="n">ehi</span><span class="p">);</span>
		<span class="n">ata_port_freeze</span><span class="p">(</span><span class="n">ap</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">ata_ehi_push_desc</span><span class="p">(</span><span class="n">ehi</span><span class="p">,</span> <span class="s">&quot;mediabay unplug&quot;</span><span class="p">);</span>
		<span class="n">ata_for_each_dev</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">link</span><span class="p">,</span> <span class="n">ALL</span><span class="p">)</span>
			<span class="n">dev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">ATA_DFLAG_DETACH</span><span class="p">;</span>
		<span class="n">ata_port_abort</span><span class="p">(</span><span class="n">ap</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

<span class="p">}</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_PMAC_MEDIABAY */</span><span class="cp"></span>


<span class="k">static</span> <span class="kt">int</span> <span class="n">__devinit</span> <span class="nf">pata_macio_pci_attach</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">,</span>
					   <span class="k">const</span> <span class="k">struct</span> <span class="n">pci_device_id</span> <span class="o">*</span><span class="n">id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pata_macio_priv</span>	<span class="o">*</span><span class="n">priv</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">device_node</span>	<span class="o">*</span><span class="n">np</span><span class="p">;</span>
	<span class="n">resource_size_t</span>		<span class="n">rbase</span><span class="p">;</span>

	<span class="cm">/* We cannot use a MacIO controller without its OF device node */</span>
	<span class="n">np</span> <span class="o">=</span> <span class="n">pci_device_to_OF_node</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">np</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
			<span class="s">&quot;Cannot find OF device node for controller</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Check that it can be enabled */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pcim_enable_device</span><span class="p">(</span><span class="n">pdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
			<span class="s">&quot;Cannot enable controller PCI device</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENXIO</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Allocate and init private data structure */</span>
	<span class="n">priv</span> <span class="o">=</span> <span class="n">devm_kzalloc</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
			    <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">pata_macio_priv</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">priv</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
			<span class="s">&quot;Failed to allocate private memory</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">node</span> <span class="o">=</span> <span class="n">of_node_get</span><span class="p">(</span><span class="n">np</span><span class="p">);</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">pdev</span> <span class="o">=</span> <span class="n">pdev</span><span class="p">;</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>

	<span class="cm">/* Get MMIO regions */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pci_request_regions</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="s">&quot;pata-macio&quot;</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
			<span class="s">&quot;Cannot obtain PCI resources</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Get register addresses and call common initialization */</span>
	<span class="n">rbase</span> <span class="o">=</span> <span class="n">pci_resource_start</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pata_macio_common_init</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span>
				   <span class="n">rbase</span> <span class="o">+</span> <span class="mh">0x2000</span><span class="p">,</span>	<span class="cm">/* Taskfile regs */</span>
				   <span class="n">rbase</span> <span class="o">+</span> <span class="mh">0x1000</span><span class="p">,</span>	<span class="cm">/* DBDMA regs */</span>
				   <span class="n">rbase</span><span class="p">,</span>		<span class="cm">/* Feature control */</span>
				   <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENXIO</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__devexit</span> <span class="nf">pata_macio_pci_detach</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ata_host</span> <span class="o">*</span><span class="n">host</span> <span class="o">=</span> <span class="n">dev_get_drvdata</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>

	<span class="n">ata_host_detach</span><span class="p">(</span><span class="n">host</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_PM</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">pata_macio_pci_suspend</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">,</span> <span class="n">pm_message_t</span> <span class="n">mesg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ata_host</span> <span class="o">*</span><span class="n">host</span> <span class="o">=</span> <span class="n">dev_get_drvdata</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">pata_macio_do_suspend</span><span class="p">(</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">,</span> <span class="n">mesg</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">pata_macio_pci_resume</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ata_host</span> <span class="o">*</span><span class="n">host</span> <span class="o">=</span> <span class="n">dev_get_drvdata</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">pata_macio_do_resume</span><span class="p">(</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#endif </span><span class="cm">/* CONFIG_PM */</span><span class="cp"></span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">of_device_id</span> <span class="n">pata_macio_match</span><span class="p">[]</span> <span class="o">=</span>
<span class="p">{</span>
	<span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> 		<span class="o">=</span> <span class="s">&quot;IDE&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> 		<span class="o">=</span> <span class="s">&quot;ATA&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
	<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="s">&quot;ide&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
	<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="s">&quot;ata&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">macio_driver</span> <span class="n">pata_macio_driver</span> <span class="o">=</span>
<span class="p">{</span>
	<span class="p">.</span><span class="n">driver</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> 		<span class="o">=</span> <span class="s">&quot;pata-macio&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">owner</span>		<span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">of_match_table</span>	<span class="o">=</span> <span class="n">pata_macio_match</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">probe</span>		<span class="o">=</span> <span class="n">pata_macio_attach</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span>		<span class="o">=</span> <span class="n">pata_macio_detach</span><span class="p">,</span>
<span class="cp">#ifdef CONFIG_PM</span>
	<span class="p">.</span><span class="n">suspend</span>	<span class="o">=</span> <span class="n">pata_macio_suspend</span><span class="p">,</span>
	<span class="p">.</span><span class="n">resume</span>		<span class="o">=</span> <span class="n">pata_macio_resume</span><span class="p">,</span>
<span class="cp">#endif</span>
<span class="cp">#ifdef CONFIG_PMAC_MEDIABAY</span>
	<span class="p">.</span><span class="n">mediabay_event</span>	<span class="o">=</span> <span class="n">pata_macio_mb_event</span><span class="p">,</span>
<span class="cp">#endif</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">pci_device_id</span> <span class="n">pata_macio_pci_match</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">APPLE</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_APPLE_UNI_N_ATA</span><span class="p">),</span>	<span class="mi">0</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">APPLE</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_APPLE_IPID_ATA100</span><span class="p">),</span>	<span class="mi">0</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">APPLE</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_APPLE_K2_ATA100</span><span class="p">),</span>	<span class="mi">0</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">APPLE</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_APPLE_SH_ATA</span><span class="p">),</span>	<span class="mi">0</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">APPLE</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_APPLE_IPID2_ATA</span><span class="p">),</span>	<span class="mi">0</span> <span class="p">},</span>
	<span class="p">{},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pci_driver</span> <span class="n">pata_macio_pci_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;pata-pci-macio&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id_table</span>	<span class="o">=</span> <span class="n">pata_macio_pci_match</span><span class="p">,</span>
	<span class="p">.</span><span class="n">probe</span>		<span class="o">=</span> <span class="n">pata_macio_pci_attach</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span>		<span class="o">=</span> <span class="n">pata_macio_pci_detach</span><span class="p">,</span>
<span class="cp">#ifdef CONFIG_PM</span>
	<span class="p">.</span><span class="n">suspend</span>	<span class="o">=</span> <span class="n">pata_macio_pci_suspend</span><span class="p">,</span>
	<span class="p">.</span><span class="n">resume</span>		<span class="o">=</span> <span class="n">pata_macio_pci_resume</span><span class="p">,</span>
<span class="cp">#endif</span>
	<span class="p">.</span><span class="n">driver</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">owner</span>		<span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>
<span class="n">MODULE_DEVICE_TABLE</span><span class="p">(</span><span class="n">pci</span><span class="p">,</span> <span class="n">pata_macio_pci_match</span><span class="p">);</span>


<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">pata_macio_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">rc</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">machine_is</span><span class="p">(</span><span class="n">powermac</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>

	<span class="n">rc</span> <span class="o">=</span> <span class="n">pci_register_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pata_macio_pci_driver</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>
	<span class="n">rc</span> <span class="o">=</span> <span class="n">macio_register_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pata_macio_driver</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pci_unregister_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pata_macio_pci_driver</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__exit</span> <span class="nf">pata_macio_exit</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">macio_unregister_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pata_macio_driver</span><span class="p">);</span>
	<span class="n">pci_unregister_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pata_macio_pci_driver</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">module_init</span><span class="p">(</span><span class="n">pata_macio_init</span><span class="p">);</span>
<span class="n">module_exit</span><span class="p">(</span><span class="n">pata_macio_exit</span><span class="p">);</span>

<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Benjamin Herrenschmidt&quot;</span><span class="p">);</span>
<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;Apple MacIO PATA driver&quot;</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL&quot;</span><span class="p">);</span>
<span class="n">MODULE_VERSION</span><span class="p">(</span><span class="n">DRV_VERSION</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
