$date
	Fri Feb 26 11:26:50 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_fsm_test $end
$var wire 1 ! o_done $end
$var reg 1 " clk $end
$var reg 1 # i_run $end
$var reg 1 $ reset_n $end
$scope module u_fsm_test $end
$var wire 1 " clk $end
$var wire 1 # i_run $end
$var wire 1 % is_done $end
$var wire 1 $ reset_n $end
$var reg 2 & c_state [1:0] $end
$var reg 2 ' n_state [1:0] $end
$var reg 1 ! o_done $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
bx &
1%
1$
0#
0"
x!
$end
#5000
0!
b0 &
1"
#10000
0"
#15000
1"
#20000
0"
#25000
1"
#30000
0"
#35000
1"
#40000
0"
#45000
1"
#50000
0"
#55000
1"
#60000
0"
#65000
1"
#70000
0"
#75000
1"
#80000
0"
#85000
1"
#90000
0"
#95000
1"
#100000
0"
0$
#105000
1"
#110000
0"
1$
#115000
1"
#120000
0"
#125000
b1 '
1#
1"
#130000
0"
#135000
b1 &
b10 '
0#
1"
#140000
0"
#145000
1!
b0 '
b10 &
1"
#150000
0"
#155000
0!
b0 &
1"
#160000
0"
#165000
1"
#170000
0"
#175000
1"
#180000
0"
#185000
1"
#190000
0"
#195000
1"
#200000
0"
#205000
1"
#210000
0"
#215000
1"
#220000
0"
#225000
1"
#230000
0"
#235000
1"
