Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ad5256014aa242e38c16d1a996d1ed2e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot comb_led_unit_behav xil_defaultlib.comb_led_unit -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture rtl of entity xil_defaultlib.comb_led_unit
Built simulation snapshot comb_led_unit_behav
