#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sun Dec 17 10:17:08 2017
# Process ID: 6000
# Current directory: C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4616 C:\Users\Guille\Documents\Universidad\Sexto\1er Cuatri\DSED\Entrega\DSED\Entrega\Entrega\Entrega.xpr
# Log file: C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/vivado.log
# Journal file: C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.xpr}
update_compile_order -fileset sources_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.3 -module_name blk_mem_gen_0 -dir {c:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sources_1/ip}
set_property -dict [list CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {524288} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8}] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files {{c:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci}}]
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top audio_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
generate_target all [get_files {c:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci}]
export_ip_user_files -of_objects [get_files {c:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci}] -no_script -force -quiet
create_fileset -blockset blk_mem_gen_0
set_property top blk_mem_gen_0 [get_fileset blk_mem_gen_0]
move_files -fileset [get_fileset blk_mem_gen_0] [get_files -of_objects [get_fileset sources_1] {{c:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci}}]
launch_run blk_mem_gen_0_synth_1
wait_on_run blk_mem_gen_0_synth_1

generate_target all [get_files {c:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci}]
export_ip_user_files -of_objects [get_files {c:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci}] -no_script -force -quiet
launch_simulation
generate_target all [get_files {c:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci}]
export_ip_user_files -of_objects [get_files {c:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci}] -no_script -force -quiet
launch_simulation
remove_files  -fileset blk_mem_gen_0 {{c:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci}}
file delete -force {c:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sources_1/ip/blk_mem_gen_0_1}
file delete -force {C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.ip_user_files/ip/blk_mem_gen_0}
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.3 -module_name blk_mem_gen_0 -dir {c:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sources_1/ip}
set_property -dict [list CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {524288} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8}] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files {{c:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci}}]
generate_target all [get_files  {{c:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci}}]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files {{c:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{c:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci}}]
launch_runs -jobs 2 blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files {{c:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci}}] -directory {C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.ip_user_files} -ipstatic_source_dir {C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.cache/compile_simlib/modelsim} {questa=C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.cache/compile_simlib/questa} {riviera=C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.cache/compile_simlib/riviera} {activehdl=C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
launch_simulation
source audio_tb.tcl
run 580000 us
run 580000 us
restart
run 580000 us
restart
run 580000 us
restart
run 580000 us
restart
run 580000 us
relaunch_sim
run 580000 us
relaunch_sim
run 580000 us
restart
run 580000 us
run 580000 us
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top FSMD_microphone_pse_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source FSMD_microphone_pse_tb.tcl
run 580000 us
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top audio_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
current_sim simulation_1
close_sim
launch_simulation
source audio_tb.tcl
restart
run 580000 us
restart
run 580000 us
relaunch_sim
run 580000 us
relaunch_sim
run 580000 us
run 580000 us
restart
run 580000 us
restart
run 580000 us
relaunch_sim
update_compile_order -fileset sim_1
relaunch_sim
current_sim simulation_2
close_sim
run 580000 us
run 580000 us
relaunch_sim
update_compile_order -fileset sim_1
run 580000 us
run 580000 us
relaunch_sim
run 580000 us
restart
run 580000 us
run 580000 us
relaunch_sim
run 580000 us
relaunch_sim
run 580000 us
launch_simulation
source FSMD_microphone_pse_tb.tcl
run 580000 us
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top audio_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
current_sim simulation_3
close_sim
launch_simulation
source audio_tb.tcl
run 580000 us
restart
run 580000 us
run 580000 us
restart
run 580000 us
restart
run 580000 us
run 580000 us
restart
run 580000 us
close_sim
close_sim
