[
    {
        "name": "picorv32",
        "description": "PicoRV32 - A Size-Optimized RISC-V CPU",
        "languages": {
            "Verilog": 248405,
            "Assembly": 115633,
            "C": 107985,
            "Makefile": 32342,
            "Shell": 15547,
            "Python": 12961,
            "Nix": 5505,
            "C++": 3757,
            "Tcl": 3566
        }
    },
    {
        "name": "e200_opensource",
        "description": "Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2",
        "languages": {
            "Verilog": 2730044,
            "C": 1420914,
            "Assembly": 342221,
            "C++": 256175,
            "Scala": 166810,
            "Makefile": 66254,
            "Python": 62729,
            "Tcl": 30927,
            "Shell": 21253,
            "Perl": 20165,
            "M4": 9121,
            "Objective-C": 7421
        }
    },
    {
        "name": "verilog-ethernet",
        "description": "Verilog Ethernet components for FPGA implementation",
        "languages": {
            "Verilog": 4723133,
            "Python": 3321309,
            "Tcl": 1418647,
            "Makefile": 746979,
            "Shell": 4505
        }
    },
    {
        "name": "darkriscv",
        "description": "opensouce RISC-V cpu core implemented in Verilog from scratch in one night!",
        "languages": {
            "Verilog": 95548,
            "SystemVerilog": 15093,
            "TeX": 13915,
            "Tcl": 8098,
            "Shell": 2429
        }
    },
    {
        "name": "wujian100_open",
        "description": "IC design and development should be faster\uff0csimpler and more reliable",
        "languages": {
            "Verilog": 4307813,
            "C": 1522174,
            "Makefile": 273728,
            "Assembly": 18749,
            "Perl": 7807,
            "Python": 6836,
            "Tcl": 1608,
            "Shell": 1485
        }
    }
]