// Seed: 3505034548
module module_0;
  logic id_1;
  logic id_2;
  always @(posedge 1) begin
    id_0 = 1;
  end
  always @(posedge 1 or posedge 1'd0) id_1 = 1;
endmodule
