// Seed: 1404406414
module module_0 ();
  assign id_1 = id_1;
  wire id_2;
  module_3 modCall_1 (
      id_2,
      id_1,
      id_1
  );
  wire id_3;
  wire id_4 = ~1;
  wire id_5;
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output wor  id_0,
    input  wire id_1
);
  module_0 modCall_1 ();
endmodule
module module_3 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_2 = id_2;
endmodule
module module_4;
  wire id_1;
  wire id_2;
  module_3 modCall_1 (
      id_2,
      id_1,
      id_1
  );
endmodule
