<stg><name>load_A</name>


<trans_list>

<trans id="27" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="28" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="29" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="30" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="31" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="32" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="33" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="34" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:2 %A_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %A

]]></Node>
<StgValue><ssdm name="A_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="61" op_0_bw="61" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3 %trunc_ln = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %A_read, i32 3, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="61">
<![CDATA[
entry:4 %sext_ln20 = sext i61 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln20"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:5 %gmem0_addr = getelementptr i64 %gmem0, i64 %sext_ln20

]]></Node>
<StgValue><ssdm name="gmem0_addr"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry:6 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem0_addr, i32 16

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="15" st_id="2" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry:6 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem0_addr, i32 16

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="16" st_id="3" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry:6 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem0_addr, i32 16

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="17" st_id="4" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry:6 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem0_addr, i32 16

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="18" st_id="5" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry:6 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem0_addr, i32 16

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="19" st_id="6" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry:6 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem0_addr, i32 16

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="20" st_id="7" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry:6 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem0_addr, i32 16

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="21" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:7 %empty_41 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="22" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="61" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:8 %call_ln20 = call void @load_A_Pipeline_VITIS_LOOP_20_1, i64 %gmem0, i61 %trunc_ln, i64 %A_stream3

]]></Node>
<StgValue><ssdm name="call_ln20"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="23" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A_stream3, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem0, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_2, void @empty_1, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="61" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:8 %call_ln20 = call void @load_A_Pipeline_VITIS_LOOP_20_1, i64 %gmem0, i61 %trunc_ln, i64 %A_stream3

]]></Node>
<StgValue><ssdm name="call_ln20"/></StgValue>
</operation>

<operation id="26" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0">
<![CDATA[
entry:9 %ret_ln24 = ret

]]></Node>
<StgValue><ssdm name="ret_ln24"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="35" name="gmem0" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem0"/></StgValue>
</port>
<port id="36" name="A" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="A"/></StgValue>
</port>
<port id="37" name="A_stream3" dir="1" iftype="3">
<core>NULL</core><StgValue><ssdm name="A_stream3"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="39" from="_ssdm_op_Read.ap_auto.i64" to="A_read" fromId="38" toId="10">
</dataflow>
<dataflow id="40" from="A" to="A_read" fromId="36" toId="10">
</dataflow>
<dataflow id="42" from="_ssdm_op_PartSelect.i61.i64.i32.i32" to="trunc_ln" fromId="41" toId="11">
</dataflow>
<dataflow id="43" from="A_read" to="trunc_ln" fromId="10" toId="11">
</dataflow>
<dataflow id="45" from="StgValue_44" to="trunc_ln" fromId="44" toId="11">
</dataflow>
<dataflow id="47" from="StgValue_46" to="trunc_ln" fromId="46" toId="11">
</dataflow>
<dataflow id="48" from="trunc_ln" to="sext_ln20" fromId="11" toId="12">
</dataflow>
<dataflow id="49" from="gmem0" to="gmem0_addr" fromId="35" toId="13">
</dataflow>
<dataflow id="50" from="sext_ln20" to="gmem0_addr" fromId="12" toId="13">
</dataflow>
<dataflow id="52" from="_ssdm_op_ReadReq.m_axi.p1i64" to="empty" fromId="51" toId="14">
</dataflow>
<dataflow id="53" from="gmem0_addr" to="empty" fromId="13" toId="14">
</dataflow>
<dataflow id="55" from="StgValue_54" to="empty" fromId="54" toId="14">
</dataflow>
<dataflow id="56" from="_ssdm_op_ReadReq.m_axi.p1i64" to="empty" fromId="51" toId="15">
</dataflow>
<dataflow id="57" from="gmem0_addr" to="empty" fromId="13" toId="15">
</dataflow>
<dataflow id="58" from="StgValue_54" to="empty" fromId="54" toId="15">
</dataflow>
<dataflow id="59" from="_ssdm_op_ReadReq.m_axi.p1i64" to="empty" fromId="51" toId="16">
</dataflow>
<dataflow id="60" from="gmem0_addr" to="empty" fromId="13" toId="16">
</dataflow>
<dataflow id="61" from="StgValue_54" to="empty" fromId="54" toId="16">
</dataflow>
<dataflow id="62" from="_ssdm_op_ReadReq.m_axi.p1i64" to="empty" fromId="51" toId="17">
</dataflow>
<dataflow id="63" from="gmem0_addr" to="empty" fromId="13" toId="17">
</dataflow>
<dataflow id="64" from="StgValue_54" to="empty" fromId="54" toId="17">
</dataflow>
<dataflow id="65" from="_ssdm_op_ReadReq.m_axi.p1i64" to="empty" fromId="51" toId="18">
</dataflow>
<dataflow id="66" from="gmem0_addr" to="empty" fromId="13" toId="18">
</dataflow>
<dataflow id="67" from="StgValue_54" to="empty" fromId="54" toId="18">
</dataflow>
<dataflow id="68" from="_ssdm_op_ReadReq.m_axi.p1i64" to="empty" fromId="51" toId="19">
</dataflow>
<dataflow id="69" from="gmem0_addr" to="empty" fromId="13" toId="19">
</dataflow>
<dataflow id="70" from="StgValue_54" to="empty" fromId="54" toId="19">
</dataflow>
<dataflow id="71" from="_ssdm_op_ReadReq.m_axi.p1i64" to="empty" fromId="51" toId="20">
</dataflow>
<dataflow id="72" from="gmem0_addr" to="empty" fromId="13" toId="20">
</dataflow>
<dataflow id="73" from="StgValue_54" to="empty" fromId="54" toId="20">
</dataflow>
<dataflow id="75" from="_ssdm_op_Wait" to="empty_41" fromId="74" toId="21">
</dataflow>
<dataflow id="77" from="load_A_Pipeline_VITIS_LOOP_20_1" to="call_ln20" fromId="76" toId="22">
</dataflow>
<dataflow id="78" from="gmem0" to="call_ln20" fromId="35" toId="22">
</dataflow>
<dataflow id="79" from="trunc_ln" to="call_ln20" fromId="11" toId="22">
</dataflow>
<dataflow id="80" from="A_stream3" to="call_ln20" fromId="37" toId="22">
</dataflow>
<dataflow id="82" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="81" toId="23">
</dataflow>
<dataflow id="83" from="A_stream3" to="specinterface_ln0" fromId="37" toId="23">
</dataflow>
<dataflow id="85" from="empty_14" to="specinterface_ln0" fromId="84" toId="23">
</dataflow>
<dataflow id="87" from="StgValue_86" to="specinterface_ln0" fromId="86" toId="23">
</dataflow>
<dataflow id="88" from="StgValue_86" to="specinterface_ln0" fromId="86" toId="23">
</dataflow>
<dataflow id="90" from="empty_3" to="specinterface_ln0" fromId="89" toId="23">
</dataflow>
<dataflow id="91" from="StgValue_86" to="specinterface_ln0" fromId="86" toId="23">
</dataflow>
<dataflow id="92" from="StgValue_86" to="specinterface_ln0" fromId="86" toId="23">
</dataflow>
<dataflow id="93" from="empty_3" to="specinterface_ln0" fromId="89" toId="23">
</dataflow>
<dataflow id="94" from="empty_3" to="specinterface_ln0" fromId="89" toId="23">
</dataflow>
<dataflow id="95" from="empty_3" to="specinterface_ln0" fromId="89" toId="23">
</dataflow>
<dataflow id="96" from="StgValue_86" to="specinterface_ln0" fromId="86" toId="23">
</dataflow>
<dataflow id="97" from="StgValue_86" to="specinterface_ln0" fromId="86" toId="23">
</dataflow>
<dataflow id="98" from="StgValue_86" to="specinterface_ln0" fromId="86" toId="23">
</dataflow>
<dataflow id="99" from="StgValue_86" to="specinterface_ln0" fromId="86" toId="23">
</dataflow>
<dataflow id="100" from="empty_3" to="specinterface_ln0" fromId="89" toId="23">
</dataflow>
<dataflow id="101" from="empty_3" to="specinterface_ln0" fromId="89" toId="23">
</dataflow>
<dataflow id="103" from="StgValue_102" to="specinterface_ln0" fromId="102" toId="23">
</dataflow>
<dataflow id="104" from="StgValue_86" to="specinterface_ln0" fromId="86" toId="23">
</dataflow>
<dataflow id="105" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="81" toId="24">
</dataflow>
<dataflow id="106" from="gmem0" to="specinterface_ln0" fromId="35" toId="24">
</dataflow>
<dataflow id="108" from="empty_4" to="specinterface_ln0" fromId="107" toId="24">
</dataflow>
<dataflow id="109" from="StgValue_86" to="specinterface_ln0" fromId="86" toId="24">
</dataflow>
<dataflow id="110" from="StgValue_86" to="specinterface_ln0" fromId="86" toId="24">
</dataflow>
<dataflow id="111" from="empty_3" to="specinterface_ln0" fromId="89" toId="24">
</dataflow>
<dataflow id="112" from="StgValue_86" to="specinterface_ln0" fromId="86" toId="24">
</dataflow>
<dataflow id="113" from="StgValue_86" to="specinterface_ln0" fromId="86" toId="24">
</dataflow>
<dataflow id="115" from="empty_2" to="specinterface_ln0" fromId="114" toId="24">
</dataflow>
<dataflow id="117" from="empty_1" to="specinterface_ln0" fromId="116" toId="24">
</dataflow>
<dataflow id="118" from="empty_3" to="specinterface_ln0" fromId="89" toId="24">
</dataflow>
<dataflow id="119" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="24">
</dataflow>
<dataflow id="120" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="24">
</dataflow>
<dataflow id="121" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="24">
</dataflow>
<dataflow id="122" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="24">
</dataflow>
<dataflow id="123" from="empty_3" to="specinterface_ln0" fromId="89" toId="24">
</dataflow>
<dataflow id="124" from="empty_3" to="specinterface_ln0" fromId="89" toId="24">
</dataflow>
<dataflow id="125" from="StgValue_102" to="specinterface_ln0" fromId="102" toId="24">
</dataflow>
<dataflow id="126" from="StgValue_86" to="specinterface_ln0" fromId="86" toId="24">
</dataflow>
<dataflow id="127" from="load_A_Pipeline_VITIS_LOOP_20_1" to="call_ln20" fromId="76" toId="25">
</dataflow>
<dataflow id="128" from="gmem0" to="call_ln20" fromId="35" toId="25">
</dataflow>
<dataflow id="129" from="trunc_ln" to="call_ln20" fromId="11" toId="25">
</dataflow>
<dataflow id="130" from="A_stream3" to="call_ln20" fromId="37" toId="25">
</dataflow>
</dataflows>


</stg>
