make[1]: Entering directory `/home/b10901193/DSD_Final/Src'
vcs Final_tb.v slow_memory.v -f src.f -full64 -R -debug_access+all +v2k +define+BrPred +define+DEBUG_STAT +define+USE_BTB +define+CYCLE=2.5 #+vcs+fsdbon
*** Using c compiler gcc instead of cc ...
                         Chronologic VCS (TM)
       Version R-2020.12-SP2_Full64 -- Mon Jun 17 12:57:28 2024

                    Copyright (c) 1991 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

Parsing design file 'Final_tb.v'
Parsing included file '../Extension/BrPred/a10b20c30/TestBed_BrPred.v'.
Back to file 'Final_tb.v'.
Parsing design file 'slow_memory.v'
Parsing design file 'CHIP.v'
Parsing design file 'icache_dm.v'
Parsing design file 'dcache.v'
Parsing design file 'alu.v'
Parsing design file 'dum_mul.v'
Parsing design file 'decoder.v'
Parsing included file 'riscv_define.vh'.
Back to file 'decoder.v'.
Parsing design file 'decompressor.v'
Parsing included file 'riscv_define.vh'.
Back to file 'decompressor.v'.
Parsing design file 'prefetch_controller.v'
Parsing design file 'dcache_wrapper.v'
Parsing design file 'icache_wrapper.v'
Parsing design file 'cache_pmu.v'
Parsing design file 'pred_pmu.v'
Parsing design file 'realigner.v'
Parsing design file 'register_file.v'
Parsing design file 'HAZARD_DETECTION.v'
Parsing design file 'Forwarding_Unit.v'
Parsing design file 'RISCV_Pipeline.v'
Parsing design file 'RISCV_IF.v'
Parsing design file 'RISCV_ID.v'
Parsing design file 'RISCV_EX.v'
Parsing design file 'RISCV_MEM.v'
Parsing design file 'RISCV_WB.v'
Top Level Modules:
       Final_tb
TimeScale is 1 ns / 10 ps

Warning-[TFIPC] Too few instance port connections
icache_dm.v, 54
icache_dm, "iset iset_0( .clk (clk),  .rst (proc_reset),  .write_i (wen),  .update_i (update),  .valid_i (valid_next),  .wdata_i (wdata),  .addr_i (((state_r == S_IDLE) ? proc_addr : addr_r)),  .hit_o (hit),  .tag_o (tag),  .rdata_o (rdata));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[PCWM-W] Port connection width mismatch
Final_tb.v, 192
"TestBed testbed( .clk (clk),  .rst (rst_n),  .addr (DCACHE_addr),  .data (DCACHE_wdata),  .wen (DCACHE_wen),  .PC (PC),  .error_num (error_num),  .duration (duration),  .finish (finish));"
  The following 9-bit expression is connected to 8-bit port "error_num" of 
  module "TestBed", instance "testbed".
  Expression: error_num
  Instantiated module defined at: 
  "../Extension/BrPred/a10b20c30/TestBed_BrPred.v", 3
  Use +lint=PCWM for more details.

Starting vcs inline pass...

9 modules and 0 UDP read.
recompiling module TestBed
recompiling module Final_tb
Both modules done.
	However, due to incremental compilation, only 2 modules need to be compiled. 
make[2]: Entering directory `/home/b10901193/DSD_Final/Src/csrc'
make[2]: Leaving directory `/home/b10901193/DSD_Final/Src/csrc'
make[2]: Entering directory `/home/b10901193/DSD_Final/Src/csrc'
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -Bsymbolic   -o .//../simv.daidir//_cuarc0.so objs/amcQw_d.o 
rm -f _cuarc0.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/usr/cad/synopsys/vcs/cur/linux64/lib -L/usr/cad/synopsys/vcs/cur/linux64/lib  -Wl,-rpath-link=./  /usr/lib64/libnuma.so.1     _24212_archive_1.so _prev_archive_1.so _cuarc0.so  SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o           -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /usr/cad/synopsys/vcs/cur/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   /usr/cad/synopsys/vcs/cur/linux64/lib/vcs_save_restore_new.o /usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make[2]: Leaving directory `/home/b10901193/DSD_Final/Src/csrc'
Chronologic VCS simulator copyright 1991-2020
Contains Synopsys proprietary information.
Compiler version R-2020.12-SP2_Full64; Runtime version R-2020.12-SP2_Full64;  Jun 17 12:57 2024
-----------------------------------------------------

START!!! Simulation Start .....

CYCLE TIME is                    2 ns

-----------------------------------------------------

*Verdi* Loading libsscore_vcs201906.so
FSDB Dumper for VCS, Release Verdi_P-2019.06, Linux x86_64/64bit, 05/26/2019
(C) 1996 - 2019 by Synopsys, Inc.
***********************************************************************
*  ERROR -                                                            *
*  The simulator version is newer than the FSDB dumper version which  *
*  may cause abnormal behavior, please contact Synopsys support for   *
*  assistance.                                                        *
***********************************************************************
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'Final.fsdb'
*Verdi* : Begin traversing the scope (Final_tb), layer (0).
*Verdi* : Enable +mda dumping.
*Verdi* : End of traversing.
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.

Branch Part A is complete.

Branch Part B is complete.

Branch Part C is complete.

-----------------------------------------------------

CACHE Informations: 

DCache Write Miss Rate: 33.333333%

DCache Total Miss Rate: 33.333333%

DCache Stalled Cycles: read          0, write         24

ICache Read Miss Rate: 2.473498%

ICache Stalled Cycles: read         77, write          0

-----------------------------------------------------

Branch Prediction Informations: 

Total prediction:        108

Prediction Correct:         30

Prediction Wrong:         78

Prediction Correct Rate: 27.777778%

-----------------------------------------------------

--------------------------- Simulation FINISH !!---------------------------
============================================================================

 \(^o^)/ CONGRATULATIONS!!  The simulation result is PASS!!!

============================================================================
$finish called from file "Final_tb.v", line 320.
$finish at simulation time               110375
           V C S   S i m u l a t i o n   R e p o r t 
Time: 1103750 ps
CPU Time:      0.720 seconds;       Data structure size:   0.3Mb
Mon Jun 17 12:57:33 2024
CPU time: 1.016 seconds to compile + .663 seconds to elab + .435 seconds to link + .767 seconds in simulation
# ncverilog Final_tb.v slow_memory.v  +access+wrc +v2k +define+BrPred +define+CYCLE=2.5
make[1]: Leaving directory `/home/b10901193/DSD_Final/Src'
