# 2x1-MUX-NML
Using NML, a design for 2x1 MUX is proposed and implemented in Verilog HDL. The outputs are verified for both majority function model and the actual prototype.



Proposed model
![WhatsApp Image 2021-08-28 at 5 13 28 PM](https://user-images.githubusercontent.com/87632367/131216888-4d843316-0051-4d62-875d-ad8db892fcf7.jpeg)



Proposed model using majority functions
![WhatsApp Image 2021-08-28 at 5 13 28 PM (1)](https://user-images.githubusercontent.com/87632367/131216892-7935a57c-8b58-42c3-bc3d-4ea35bd07de5.jpeg)



Flow model of 2x1 mux in NML
![WhatsApp Image 2021-08-28 at 5 13 28 PM (2)](https://user-images.githubusercontent.com/87632367/131216894-e936b811-e130-43ab-a383-3b84a9e9232a.jpeg)


![WhatsApp Image 2021-08-28 at 5 13 28 PM (3)](https://user-images.githubusercontent.com/87632367/131216897-99f3a621-d956-444a-87f7-371a45c03d74.jpeg)


![WhatsApp Image 2021-08-28 at 5 13 28 PM (4)](https://user-images.githubusercontent.com/87632367/131216898-d406dfde-5187-4a4b-ab03-987cc128faad.jpeg)


![WhatsApp Image 2021-08-28 at 5 13 28 PM (5)](https://user-images.githubusercontent.com/87632367/131216900-243dda69-acb4-423c-adb4-e7ca84605427.jpeg)
