#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Tue Oct 16 17:52:28 2018
# Process ID: 14732
# Current directory: C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_SERVER
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14296 C:\Xilinx\Vivado\MyProjects\PMOD_WIFI_SERVER\PMOD_WIFI.xpr
# Log file: C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_SERVER/vivado.log
# Journal file: C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_SERVER\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_SERVER/PMOD_WIFI.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_SERVER/PMOD_WIFI.srcs/sources_1/bd/design_1/design_1.bd}
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
report_ip_status -name ip_status 
set_property location {1 94 906} [get_bd_cells axi_gpio_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" intc_ip "/microblaze_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_gpio_0/S_AXI]
startgroup
make_bd_pins_external  [get_bd_cells axi_gpio_0]
make_bd_intf_pins_external  [get_bd_cells axi_gpio_0]
endgroup
regenerate_bd_layout
save_bd_design
set_property name switches [get_bd_cells axi_gpio_0]
set_property name switches [get_bd_intf_ports GPIO]
save_bd_design
validate_bd_design
save_bd_design
reset_run synth_1
reset_run design_1_xbar_1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
startgroup
set_property -dict [list CONFIG.GPIO_BOARD_INTERFACE {dip_switches_16bits} CONFIG.C_GPIO_WIDTH {16} CONFIG.C_ALL_INPUTS {1}] [get_bd_cells switches]
endgroup
startgroup
set_property -dict [list CONFIG.GPIO_BOARD_INTERFACE {dip_switches_16bits}] [get_bd_cells switches]
endgroup
save_bd_design
reset_run synth_1
reset_run design_1_axi_gpio_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
file copy -force C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_SERVER/PMOD_WIFI.runs/impl_1/design_1_wrapper.sysdef C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_SERVER/PMOD_WIFI.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_SERVER/PMOD_WIFI.sdk -hwspec C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_SERVER/PMOD_WIFI.sdk/design_1_wrapper.hdf
file copy -force C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_SERVER/PMOD_WIFI.runs/impl_1/design_1_wrapper.sysdef C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_SERVER/PMOD_WIFI.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_SERVER/PMOD_WIFI.sdk -hwspec C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_SERVER/PMOD_WIFI.sdk/design_1_wrapper.hdf
