Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Mon Aug 17 13:01:57 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 101 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 153 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.373        0.000                      0                 5884        0.041        0.000                      0                 5884        2.927        0.000                       0                  2751  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.373        0.000                      0                 5884        0.041        0.000                      0                 5884        2.927        0.000                       0                  2751  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.373ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.927ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.373ns  (required time - arrival time)
  Source:                 fsm8/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_0/out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.607ns  (logic 1.037ns (22.509%)  route 3.570ns (77.491%))
  Logic Levels:           8  (LUT4=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2782, unset)         0.037     0.037    fsm8/clk
    SLICE_X34Y93         FDRE                                         r  fsm8/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.130 f  fsm8/out_reg[0]/Q
                         net (fo=9, routed)           0.251     0.381    fsm8/fsm8_out[0]
    SLICE_X34Y94         LUT4 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.196     0.577 f  fsm8/out[1]_i_3__2/O
                         net (fo=5, routed)           0.214     0.791    fsm7/out_reg[1]_1
    SLICE_X33Y94         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.063     0.854 f  fsm7/out[1]_i_4__0/O
                         net (fo=5, routed)           0.293     1.147    fsm6/out_reg[1]_1
    SLICE_X32Y96         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148     1.295 r  fsm6/out[31]_i_3/O
                         net (fo=41, routed)          0.364     1.659    i10/mem_reg[0][7][0]_0
    SLICE_X34Y99         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     1.759 r  i10/mem[7][7][31]_i_5/O
                         net (fo=576, routed)         1.206     2.965    A0_0/A0_0_addr0[1]
    SLICE_X16Y129        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.178     3.143 r  A0_0/out[17]_i_20/O
                         net (fo=1, routed)           0.018     3.161    A0_0/out[17]_i_20_n_0
    SLICE_X16Y129        MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.080     3.241 r  A0_0/out_reg[17]_i_9/O
                         net (fo=1, routed)           0.000     3.241    A0_0/out_reg[17]_i_9_n_0
    SLICE_X16Y129        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     3.269 r  A0_0/out_reg[17]_i_3/O
                         net (fo=1, routed)           0.353     3.622    A0_0/out_reg[17]_i_3_n_0
    SLICE_X19Y127        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.151     3.773 r  A0_0/out[17]_i_1/O
                         net (fo=3, routed)           0.871     4.644    A_read0_0/A0_0_read_data[17]
    SLICE_X36Y108        FDRE                                         r  A_read0_0/out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2782, unset)         0.025     7.025    A_read0_0/clk
    SLICE_X36Y108        FDRE                                         r  A_read0_0/out_reg[17]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X36Y108        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027     7.017    A_read0_0/out_reg[17]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -4.644    
  -------------------------------------------------------------------
                         slack                                  2.373    

Slack (MET) :             2.412ns  (required time - arrival time)
  Source:                 fsm8/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_0/out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.568ns  (logic 1.065ns (23.314%)  route 3.503ns (76.686%))
  Logic Levels:           8  (LUT4=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2782, unset)         0.037     0.037    fsm8/clk
    SLICE_X34Y93         FDRE                                         r  fsm8/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.130 f  fsm8/out_reg[0]/Q
                         net (fo=9, routed)           0.251     0.381    fsm8/fsm8_out[0]
    SLICE_X34Y94         LUT4 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.196     0.577 f  fsm8/out[1]_i_3__2/O
                         net (fo=5, routed)           0.214     0.791    fsm7/out_reg[1]_1
    SLICE_X33Y94         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.063     0.854 f  fsm7/out[1]_i_4__0/O
                         net (fo=5, routed)           0.293     1.147    fsm6/out_reg[1]_1
    SLICE_X32Y96         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148     1.295 r  fsm6/out[31]_i_3/O
                         net (fo=41, routed)          0.364     1.659    i10/mem_reg[0][7][0]_0
    SLICE_X34Y99         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     1.759 r  i10/mem[7][7][31]_i_5/O
                         net (fo=576, routed)         1.062     2.821    A0_0/A0_0_addr0[1]
    SLICE_X16Y126        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.178     2.999 r  A0_0/out[18]_i_24/O
                         net (fo=1, routed)           0.018     3.017    A0_0/out[18]_i_24_n_0
    SLICE_X16Y126        MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.080     3.097 r  A0_0/out_reg[18]_i_11/O
                         net (fo=1, routed)           0.000     3.097    A0_0/out_reg[18]_i_11_n_0
    SLICE_X16Y126        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     3.125 r  A0_0/out_reg[18]_i_4/O
                         net (fo=1, routed)           0.304     3.429    A0_0/out_reg[18]_i_4_n_0
    SLICE_X19Y127        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.179     3.608 r  A0_0/out[18]_i_1/O
                         net (fo=3, routed)           0.997     4.605    A_read0_0/A0_0_read_data[18]
    SLICE_X38Y105        FDRE                                         r  A_read0_0/out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2782, unset)         0.025     7.025    A_read0_0/clk
    SLICE_X38Y105        FDRE                                         r  A_read0_0/out_reg[18]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X38Y105        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     7.017    A_read0_0/out_reg[18]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -4.605    
  -------------------------------------------------------------------
                         slack                                  2.412    

Slack (MET) :             2.540ns  (required time - arrival time)
  Source:                 fsm8/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_0/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 0.962ns (21.672%)  route 3.477ns (78.328%))
  Logic Levels:           8  (LUT4=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2782, unset)         0.037     0.037    fsm8/clk
    SLICE_X34Y93         FDRE                                         r  fsm8/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.130 f  fsm8/out_reg[0]/Q
                         net (fo=9, routed)           0.251     0.381    fsm8/fsm8_out[0]
    SLICE_X34Y94         LUT4 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.196     0.577 f  fsm8/out[1]_i_3__2/O
                         net (fo=5, routed)           0.214     0.791    fsm7/out_reg[1]_1
    SLICE_X33Y94         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.063     0.854 f  fsm7/out[1]_i_4__0/O
                         net (fo=5, routed)           0.293     1.147    fsm6/out_reg[1]_1
    SLICE_X32Y96         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148     1.295 r  fsm6/out[31]_i_3/O
                         net (fo=41, routed)          0.364     1.659    i10/mem_reg[0][7][0]_0
    SLICE_X34Y99         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     1.759 r  i10/mem[7][7][31]_i_5/O
                         net (fo=576, routed)         1.116     2.875    A0_0/A0_0_addr0[1]
    SLICE_X16Y122        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.098     2.973 r  A0_0/out[28]_i_18/O
                         net (fo=1, routed)           0.027     3.000    A0_0/out[28]_i_18_n_0
    SLICE_X16Y122        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.083     3.083 r  A0_0/out_reg[28]_i_8/O
                         net (fo=1, routed)           0.000     3.083    A0_0/out_reg[28]_i_8_n_0
    SLICE_X16Y122        MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     3.113 r  A0_0/out_reg[28]_i_3/O
                         net (fo=1, routed)           0.292     3.405    A0_0/out_reg[28]_i_3_n_0
    SLICE_X19Y122        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.151     3.556 r  A0_0/out[28]_i_1/O
                         net (fo=3, routed)           0.920     4.476    A_read0_0/A0_0_read_data[28]
    SLICE_X38Y106        FDRE                                         r  A_read0_0/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2782, unset)         0.024     7.024    A_read0_0/clk
    SLICE_X38Y106        FDRE                                         r  A_read0_0/out_reg[28]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X38Y106        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027     7.016    A_read0_0/out_reg[28]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -4.476    
  -------------------------------------------------------------------
                         slack                                  2.540    

Slack (MET) :             2.572ns  (required time - arrival time)
  Source:                 fsm8/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.408ns  (logic 1.037ns (23.525%)  route 3.371ns (76.475%))
  Logic Levels:           8  (LUT4=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2782, unset)         0.037     0.037    fsm8/clk
    SLICE_X34Y93         FDRE                                         r  fsm8/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.130 f  fsm8/out_reg[0]/Q
                         net (fo=9, routed)           0.251     0.381    fsm8/fsm8_out[0]
    SLICE_X34Y94         LUT4 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.196     0.577 f  fsm8/out[1]_i_3__2/O
                         net (fo=5, routed)           0.214     0.791    fsm7/out_reg[1]_1
    SLICE_X33Y94         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.063     0.854 f  fsm7/out[1]_i_4__0/O
                         net (fo=5, routed)           0.293     1.147    fsm6/out_reg[1]_1
    SLICE_X32Y96         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148     1.295 r  fsm6/out[31]_i_3/O
                         net (fo=41, routed)          0.364     1.659    i10/mem_reg[0][7][0]_0
    SLICE_X34Y99         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     1.759 r  i10/mem[7][7][31]_i_5/O
                         net (fo=576, routed)         1.206     2.965    A0_0/A0_0_addr0[1]
    SLICE_X16Y129        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.178     3.143 r  A0_0/out[17]_i_20/O
                         net (fo=1, routed)           0.018     3.161    A0_0/out[17]_i_20_n_0
    SLICE_X16Y129        MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.080     3.241 r  A0_0/out_reg[17]_i_9/O
                         net (fo=1, routed)           0.000     3.241    A0_0/out_reg[17]_i_9_n_0
    SLICE_X16Y129        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     3.269 r  A0_0/out_reg[17]_i_3/O
                         net (fo=1, routed)           0.353     3.622    A0_0/out_reg[17]_i_3_n_0
    SLICE_X19Y127        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.151     3.773 r  A0_0/out[17]_i_1/O
                         net (fo=3, routed)           0.672     4.445    A_sh_read0_0/A0_0_read_data[17]
    SLICE_X32Y108        FDRE                                         r  A_sh_read0_0/out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2782, unset)         0.025     7.025    A_sh_read0_0/clk
    SLICE_X32Y108        FDRE                                         r  A_sh_read0_0/out_reg[17]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X32Y108        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.027     7.017    A_sh_read0_0/out_reg[17]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -4.445    
  -------------------------------------------------------------------
                         slack                                  2.572    

Slack (MET) :             2.600ns  (required time - arrival time)
  Source:                 fsm8/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read1_0/out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.381ns  (logic 1.037ns (23.670%)  route 3.344ns (76.330%))
  Logic Levels:           8  (LUT4=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2782, unset)         0.037     0.037    fsm8/clk
    SLICE_X34Y93         FDRE                                         r  fsm8/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.130 f  fsm8/out_reg[0]/Q
                         net (fo=9, routed)           0.251     0.381    fsm8/fsm8_out[0]
    SLICE_X34Y94         LUT4 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.196     0.577 f  fsm8/out[1]_i_3__2/O
                         net (fo=5, routed)           0.214     0.791    fsm7/out_reg[1]_1
    SLICE_X33Y94         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.063     0.854 f  fsm7/out[1]_i_4__0/O
                         net (fo=5, routed)           0.293     1.147    fsm6/out_reg[1]_1
    SLICE_X32Y96         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148     1.295 r  fsm6/out[31]_i_3/O
                         net (fo=41, routed)          0.364     1.659    i10/mem_reg[0][7][0]_0
    SLICE_X34Y99         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     1.759 r  i10/mem[7][7][31]_i_5/O
                         net (fo=576, routed)         1.206     2.965    A0_0/A0_0_addr0[1]
    SLICE_X16Y129        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.178     3.143 r  A0_0/out[17]_i_20/O
                         net (fo=1, routed)           0.018     3.161    A0_0/out[17]_i_20_n_0
    SLICE_X16Y129        MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.080     3.241 r  A0_0/out_reg[17]_i_9/O
                         net (fo=1, routed)           0.000     3.241    A0_0/out_reg[17]_i_9_n_0
    SLICE_X16Y129        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     3.269 r  A0_0/out_reg[17]_i_3/O
                         net (fo=1, routed)           0.353     3.622    A0_0/out_reg[17]_i_3_n_0
    SLICE_X19Y127        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.151     3.773 r  A0_0/out[17]_i_1/O
                         net (fo=3, routed)           0.645     4.418    A_read1_0/A0_0_read_data[17]
    SLICE_X28Y107        FDRE                                         r  A_read1_0/out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2782, unset)         0.026     7.026    A_read1_0/clk
    SLICE_X28Y107        FDRE                                         r  A_read1_0/out_reg[17]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X28Y107        FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.027     7.018    A_read1_0/out_reg[17]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.418    
  -------------------------------------------------------------------
                         slack                                  2.600    

Slack (MET) :             2.608ns  (required time - arrival time)
  Source:                 fsm8/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_0/out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.372ns  (logic 0.934ns (21.363%)  route 3.438ns (78.637%))
  Logic Levels:           8  (LUT4=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2782, unset)         0.037     0.037    fsm8/clk
    SLICE_X34Y93         FDRE                                         r  fsm8/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.130 f  fsm8/out_reg[0]/Q
                         net (fo=9, routed)           0.251     0.381    fsm8/fsm8_out[0]
    SLICE_X34Y94         LUT4 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.196     0.577 f  fsm8/out[1]_i_3__2/O
                         net (fo=5, routed)           0.214     0.791    fsm7/out_reg[1]_1
    SLICE_X33Y94         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.063     0.854 f  fsm7/out[1]_i_4__0/O
                         net (fo=5, routed)           0.293     1.147    fsm6/out_reg[1]_1
    SLICE_X32Y96         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148     1.295 r  fsm6/out[31]_i_3/O
                         net (fo=41, routed)          0.364     1.659    i10/mem_reg[0][7][0]_0
    SLICE_X34Y99         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     1.759 r  i10/mem[7][7][31]_i_5/O
                         net (fo=576, routed)         0.892     2.651    A0_0/A0_0_addr0[1]
    SLICE_X25Y128        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.116     2.767 r  A0_0/out[20]_i_14/O
                         net (fo=1, routed)           0.010     2.777    A0_0/out[20]_i_14_n_0
    SLICE_X25Y128        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.075     2.852 r  A0_0/out_reg[20]_i_6/O
                         net (fo=1, routed)           0.000     2.852    A0_0/out_reg[20]_i_6_n_0
    SLICE_X25Y128        MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.027     2.879 r  A0_0/out_reg[20]_i_2/O
                         net (fo=1, routed)           0.341     3.220    A0_0/out_reg[20]_i_2_n_0
    SLICE_X25Y124        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     3.336 r  A0_0/out[20]_i_1/O
                         net (fo=3, routed)           1.073     4.409    A_read0_0/A0_0_read_data[20]
    SLICE_X38Y106        FDRE                                         r  A_read0_0/out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2782, unset)         0.025     7.025    A_read0_0/clk
    SLICE_X38Y106        FDRE                                         r  A_read0_0/out_reg[20]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X38Y106        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     7.017    A_read0_0/out_reg[20]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -4.409    
  -------------------------------------------------------------------
                         slack                                  2.608    

Slack (MET) :             2.659ns  (required time - arrival time)
  Source:                 fsm8/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_0/out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.321ns  (logic 0.865ns (20.019%)  route 3.456ns (79.981%))
  Logic Levels:           8  (LUT4=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2782, unset)         0.037     0.037    fsm8/clk
    SLICE_X34Y93         FDRE                                         r  fsm8/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.130 f  fsm8/out_reg[0]/Q
                         net (fo=9, routed)           0.251     0.381    fsm8/fsm8_out[0]
    SLICE_X34Y94         LUT4 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.196     0.577 f  fsm8/out[1]_i_3__2/O
                         net (fo=5, routed)           0.214     0.791    fsm7/out_reg[1]_1
    SLICE_X33Y94         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.063     0.854 f  fsm7/out[1]_i_4__0/O
                         net (fo=5, routed)           0.293     1.147    fsm6/out_reg[1]_1
    SLICE_X32Y96         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148     1.295 r  fsm6/out[31]_i_3/O
                         net (fo=41, routed)          0.364     1.659    i10/mem_reg[0][7][0]_0
    SLICE_X34Y99         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     1.759 r  i10/mem[7][7][31]_i_5/O
                         net (fo=576, routed)         0.957     2.716    A0_0/A0_0_addr0[1]
    SLICE_X22Y130        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.098     2.814 r  A0_0/out[21]_i_19/O
                         net (fo=1, routed)           0.011     2.825    A0_0/out[21]_i_19_n_0
    SLICE_X22Y130        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.076     2.901 r  A0_0/out_reg[21]_i_8/O
                         net (fo=1, routed)           0.000     2.901    A0_0/out_reg[21]_i_8_n_0
    SLICE_X22Y130        MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.027     2.928 r  A0_0/out_reg[21]_i_3/O
                         net (fo=1, routed)           0.260     3.188    A0_0/out_reg[21]_i_3_n_0
    SLICE_X23Y127        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.064     3.252 r  A0_0/out[21]_i_1/O
                         net (fo=3, routed)           1.106     4.358    A_read0_0/A0_0_read_data[21]
    SLICE_X38Y106        FDRE                                         r  A_read0_0/out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2782, unset)         0.025     7.025    A_read0_0/clk
    SLICE_X38Y106        FDRE                                         r  A_read0_0/out_reg[21]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X38Y106        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.027     7.017    A_read0_0/out_reg[21]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -4.358    
  -------------------------------------------------------------------
                         slack                                  2.659    

Slack (MET) :             2.668ns  (required time - arrival time)
  Source:                 fsm8/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read1_0/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.313ns  (logic 0.973ns (22.560%)  route 3.340ns (77.440%))
  Logic Levels:           8  (LUT4=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2782, unset)         0.037     0.037    fsm8/clk
    SLICE_X34Y93         FDRE                                         r  fsm8/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.130 f  fsm8/out_reg[0]/Q
                         net (fo=9, routed)           0.251     0.381    fsm8/fsm8_out[0]
    SLICE_X34Y94         LUT4 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.196     0.577 f  fsm8/out[1]_i_3__2/O
                         net (fo=5, routed)           0.214     0.791    fsm7/out_reg[1]_1
    SLICE_X33Y94         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.063     0.854 f  fsm7/out[1]_i_4__0/O
                         net (fo=5, routed)           0.293     1.147    fsm6/out_reg[1]_1
    SLICE_X32Y96         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148     1.295 r  fsm6/out[31]_i_3/O
                         net (fo=41, routed)          0.364     1.659    i10/mem_reg[0][7][0]_0
    SLICE_X34Y99         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     1.759 r  i10/mem[7][7][31]_i_5/O
                         net (fo=576, routed)         1.156     2.915    A0_0/A0_0_addr0[1]
    SLICE_X16Y117        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.116     3.031 r  A0_0/out[29]_i_20/O
                         net (fo=1, routed)           0.018     3.049    A0_0/out[29]_i_20_n_0
    SLICE_X16Y117        MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.080     3.129 r  A0_0/out_reg[29]_i_9/O
                         net (fo=1, routed)           0.000     3.129    A0_0/out_reg[29]_i_9_n_0
    SLICE_X16Y117        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     3.157 r  A0_0/out_reg[29]_i_3/O
                         net (fo=1, routed)           0.412     3.569    A0_0/out_reg[29]_i_3_n_0
    SLICE_X21Y116        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     3.718 r  A0_0/out[29]_i_1/O
                         net (fo=3, routed)           0.632     4.350    A_read1_0/A0_0_read_data[29]
    SLICE_X28Y106        FDRE                                         r  A_read1_0/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2782, unset)         0.026     7.026    A_read1_0/clk
    SLICE_X28Y106        FDRE                                         r  A_read1_0/out_reg[29]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X28Y106        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.027     7.018    A_read1_0/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.350    
  -------------------------------------------------------------------
                         slack                                  2.668    

Slack (MET) :             2.677ns  (required time - arrival time)
  Source:                 fsm8/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_0/out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.303ns  (logic 0.851ns (19.777%)  route 3.452ns (80.223%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF8=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2782, unset)         0.037     0.037    fsm8/clk
    SLICE_X34Y93         FDRE                                         r  fsm8/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.130 f  fsm8/out_reg[0]/Q
                         net (fo=9, routed)           0.251     0.381    fsm8/fsm8_out[0]
    SLICE_X34Y94         LUT4 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.196     0.577 f  fsm8/out[1]_i_3__2/O
                         net (fo=5, routed)           0.214     0.791    fsm7/out_reg[1]_1
    SLICE_X33Y94         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.063     0.854 f  fsm7/out[1]_i_4__0/O
                         net (fo=5, routed)           0.293     1.147    fsm6/out_reg[1]_1
    SLICE_X32Y96         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148     1.295 r  fsm6/out[31]_i_3/O
                         net (fo=41, routed)          0.366     1.661    fsm0/out_reg[0]_2
    SLICE_X34Y99         LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.113     1.774 r  fsm0/mem[7][7][31]_i_10/O
                         net (fo=136, routed)         1.217     2.991    A0_0/A0_0_addr1[0]
    SLICE_X27Y123        MUXF8 (Prop_F8MUX_BOT_SLICEL_S_O)
                                                      0.089     3.080 r  A0_0/out_reg[26]_i_4/O
                         net (fo=1, routed)           0.284     3.364    A0_0/out_reg[26]_i_4_n_0
    SLICE_X27Y127        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.149     3.513 r  A0_0/out[26]_i_1/O
                         net (fo=3, routed)           0.827     4.340    A_read0_0/A0_0_read_data[26]
    SLICE_X36Y106        FDRE                                         r  A_read0_0/out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2782, unset)         0.025     7.025    A_read0_0/clk
    SLICE_X36Y106        FDRE                                         r  A_read0_0/out_reg[26]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X36Y106        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     7.017    A_read0_0/out_reg[26]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -4.340    
  -------------------------------------------------------------------
                         slack                                  2.677    

Slack (MET) :             2.683ns  (required time - arrival time)
  Source:                 fsm8/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.298ns  (logic 0.935ns (21.754%)  route 3.363ns (78.246%))
  Logic Levels:           8  (LUT4=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2782, unset)         0.037     0.037    fsm8/clk
    SLICE_X34Y93         FDRE                                         r  fsm8/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.130 f  fsm8/out_reg[0]/Q
                         net (fo=9, routed)           0.251     0.381    fsm8/fsm8_out[0]
    SLICE_X34Y94         LUT4 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.196     0.577 f  fsm8/out[1]_i_3__2/O
                         net (fo=5, routed)           0.214     0.791    fsm7/out_reg[1]_1
    SLICE_X33Y94         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.063     0.854 f  fsm7/out[1]_i_4__0/O
                         net (fo=5, routed)           0.293     1.147    fsm6/out_reg[1]_1
    SLICE_X32Y96         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148     1.295 r  fsm6/out[31]_i_3/O
                         net (fo=41, routed)          0.364     1.659    i10/mem_reg[0][7][0]_0
    SLICE_X34Y99         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     1.759 r  i10/mem[7][7][31]_i_5/O
                         net (fo=576, routed)         1.022     2.781    A0_0/A0_0_addr0[1]
    SLICE_X15Y120        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.116     2.897 r  A0_0/out[2]_i_18/O
                         net (fo=1, routed)           0.010     2.907    A0_0/out[2]_i_18_n_0
    SLICE_X15Y120        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.075     2.982 r  A0_0/out_reg[2]_i_8/O
                         net (fo=1, routed)           0.000     2.982    A0_0/out_reg[2]_i_8_n_0
    SLICE_X15Y120        MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.027     3.009 r  A0_0/out_reg[2]_i_3/O
                         net (fo=1, routed)           0.481     3.490    A0_0/out_reg[2]_i_3_n_0
    SLICE_X20Y119        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.117     3.607 r  A0_0/out[2]_i_1/O
                         net (fo=3, routed)           0.728     4.335    A_sh_read0_0/A0_0_read_data[2]
    SLICE_X34Y109        FDRE                                         r  A_sh_read0_0/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2782, unset)         0.026     7.026    A_sh_read0_0/clk
    SLICE_X34Y109        FDRE                                         r  A_sh_read0_0/out_reg[2]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X34Y109        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.027     7.018    A_sh_read0_0/out_reg[2]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.335    
  -------------------------------------------------------------------
                         slack                                  2.683    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 par_done_reg11/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_reset5/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.059ns (62.766%)  route 0.035ns (37.234%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2782, unset)         0.013     0.013    par_done_reg11/clk
    SLICE_X33Y94         FDRE                                         r  par_done_reg11/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  par_done_reg11/out_reg[0]/Q
                         net (fo=4, routed)           0.029     0.081    fsm8/par_done_reg11_out
    SLICE_X33Y94         LUT3 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.020     0.101 r  fsm8/out[0]_i_1__48/O
                         net (fo=1, routed)           0.006     0.107    par_reset5/out_reg[0]_0
    SLICE_X33Y94         FDRE                                         r  par_reset5/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2782, unset)         0.019     0.019    par_reset5/clk
    SLICE_X33Y94         FDRE                                         r  par_reset5/out_reg[0]/C
                         clock pessimism              0.000     0.019    
    SLICE_X33Y94         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    par_reset5/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 mult_pipe0/out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read0_0/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.796%)  route 0.059ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2782, unset)         0.013     0.013    mult_pipe0/clk
    SLICE_X40Y106        FDRE                                         r  mult_pipe0/out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y106        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  mult_pipe0/out_reg[31]/Q
                         net (fo=1, routed)           0.059     0.111    bin_read0_0/out[31]
    SLICE_X41Y106        FDRE                                         r  bin_read0_0/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2782, unset)         0.019     0.019    bin_read0_0/clk
    SLICE_X41Y106        FDRE                                         r  bin_read0_0/out_reg[31]/C
                         clock pessimism              0.000     0.019    
    SLICE_X41Y106        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read0_0/out_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mult_pipe0/out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read0_0/out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.038ns (38.384%)  route 0.061ns (61.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2782, unset)         0.013     0.013    mult_pipe0/clk
    SLICE_X40Y105        FDRE                                         r  mult_pipe0/out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y105        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  mult_pipe0/out_reg[17]/Q
                         net (fo=1, routed)           0.061     0.112    bin_read0_0/out[17]
    SLICE_X40Y103        FDRE                                         r  bin_read0_0/out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2782, unset)         0.019     0.019    bin_read0_0/clk
    SLICE_X40Y103        FDRE                                         r  bin_read0_0/out_reg[17]/C
                         clock pessimism              0.000     0.019    
    SLICE_X40Y103        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.066    bin_read0_0/out_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bin_read0_0/out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            t_0/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.040ns (40.816%)  route 0.058ns (59.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2782, unset)         0.013     0.013    bin_read0_0/clk
    SLICE_X41Y106        FDRE                                         r  bin_read0_0/out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y106        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     0.053 r  bin_read0_0/out_reg[31]/Q
                         net (fo=1, routed)           0.058     0.111    t_0/out_reg[31]_1
    SLICE_X41Y105        FDRE                                         r  t_0/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2782, unset)         0.018     0.018    t_0/clk
    SLICE_X41Y105        FDRE                                         r  t_0/out_reg[31]/C
                         clock pessimism              0.000     0.018    
    SLICE_X41Y105        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.065    t_0/out_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 mult_pipe0/out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read0_0/out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.037ns (37.000%)  route 0.063ns (63.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2782, unset)         0.013     0.013    mult_pipe0/clk
    SLICE_X40Y105        FDRE                                         r  mult_pipe0/out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y105        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  mult_pipe0/out_reg[21]/Q
                         net (fo=1, routed)           0.063     0.113    bin_read0_0/out[21]
    SLICE_X40Y104        FDRE                                         r  bin_read0_0/out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2782, unset)         0.019     0.019    bin_read0_0/clk
    SLICE_X40Y104        FDRE                                         r  bin_read0_0/out_reg[21]/C
                         clock pessimism              0.000     0.019    
    SLICE_X40Y104        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     0.066    bin_read0_0/out_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mult_pipe0/out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read0_0/out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.038ns (37.624%)  route 0.063ns (62.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2782, unset)         0.013     0.013    mult_pipe0/clk
    SLICE_X42Y102        FDRE                                         r  mult_pipe0/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y102        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 r  mult_pipe0/out_reg[5]/Q
                         net (fo=1, routed)           0.063     0.114    bin_read0_0/out[5]
    SLICE_X42Y102        FDRE                                         r  bin_read0_0/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2782, unset)         0.019     0.019    bin_read0_0/clk
    SLICE_X42Y102        FDRE                                         r  bin_read0_0/out_reg[5]/C
                         clock pessimism              0.000     0.019    
    SLICE_X42Y102        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.066    bin_read0_0/out_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 cond_computed0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.053ns (53.000%)  route 0.047ns (47.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2782, unset)         0.012     0.012    cond_computed0/clk
    SLICE_X36Y95         FDRE                                         r  cond_computed0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_computed0/out_reg[0]/Q
                         net (fo=7, routed)           0.031     0.082    fsm0/cond_computed0_out
    SLICE_X36Y95         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.014     0.096 r  fsm0/out[0]_i_1__22/O
                         net (fo=1, routed)           0.016     0.112    cond_computed0/out_reg[0]_1
    SLICE_X36Y95         FDRE                                         r  cond_computed0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2782, unset)         0.018     0.018    cond_computed0/clk
    SLICE_X36Y95         FDRE                                         r  cond_computed0/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X36Y95         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    cond_computed0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 mult_pipe1/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read1_0/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.039ns (38.235%)  route 0.063ns (61.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2782, unset)         0.013     0.013    mult_pipe1/clk
    SLICE_X26Y96         FDRE                                         r  mult_pipe1/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y96         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.052 r  mult_pipe1/out_reg[4]/Q
                         net (fo=1, routed)           0.063     0.115    bin_read1_0/Q[4]
    SLICE_X26Y95         FDRE                                         r  bin_read1_0/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2782, unset)         0.019     0.019    bin_read1_0/clk
    SLICE_X26Y95         FDRE                                         r  bin_read1_0/out_reg[4]/C
                         clock pessimism              0.000     0.019    
    SLICE_X26Y95         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read1_0/out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 j00/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j00/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.072ns (69.903%)  route 0.031ns (30.097%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2782, unset)         0.012     0.012    j00/clk
    SLICE_X33Y98         FDRE                                         r  j00/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  j00/out_reg[2]/Q
                         net (fo=4, routed)           0.025     0.076    j00/Q[2]
    SLICE_X33Y98         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.033     0.109 r  j00/out[3]_i_2__2/O
                         net (fo=1, routed)           0.006     0.115    j00/j00_in[3]
    SLICE_X33Y98         FDRE                                         r  j00/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2782, unset)         0.018     0.018    j00/clk
    SLICE_X33Y98         FDRE                                         r  j00/out_reg[3]/C
                         clock pessimism              0.000     0.018    
    SLICE_X33Y98         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    j00/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 mult_pipe0/done_buf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.038ns (36.893%)  route 0.065ns (63.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2782, unset)         0.013     0.013    mult_pipe0/clk
    SLICE_X37Y101        FDRE                                         r  mult_pipe0/done_buf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  mult_pipe0/done_buf_reg[1]/Q
                         net (fo=1, routed)           0.065     0.116    mult_pipe0/done_buf_reg[1]__0
    SLICE_X37Y101        FDRE                                         r  mult_pipe0/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2782, unset)         0.019     0.019    mult_pipe0/clk
    SLICE_X37Y101        FDRE                                         r  mult_pipe0/done_reg/C
                         clock pessimism              0.000     0.019    
    SLICE_X37Y101        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.066    mult_pipe0/done_reg
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.050    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X37Y104  x0/mem_reg_0_7_8_8/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X37Y104  x0/mem_reg_0_7_9_9/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X28Y97   y0/mem_reg_0_7_0_0/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X28Y97   y0/mem_reg_0_7_10_10/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X28Y97   y0/mem_reg_0_7_11_11/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X28Y97   y0/mem_reg_0_7_12_12/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X28Y97   y0/mem_reg_0_7_13_13/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X28Y97   y0/mem_reg_0_7_14_14/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X28Y97   y0/mem_reg_0_7_15_15/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X28Y97   y0/mem_reg_0_7_16_16/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X37Y104  x0/mem_reg_0_7_8_8/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X37Y104  x0/mem_reg_0_7_9_9/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y97   y0/mem_reg_0_7_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y97   y0/mem_reg_0_7_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y97   y0/mem_reg_0_7_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y97   y0/mem_reg_0_7_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y97   y0/mem_reg_0_7_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y97   y0/mem_reg_0_7_14_14/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y97   y0/mem_reg_0_7_15_15/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y97   y0/mem_reg_0_7_16_16/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X37Y104  x0/mem_reg_0_7_8_8/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X37Y104  x0/mem_reg_0_7_8_8/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X37Y104  x0/mem_reg_0_7_9_9/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X37Y104  x0/mem_reg_0_7_9_9/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y97   y0/mem_reg_0_7_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y97   y0/mem_reg_0_7_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y97   y0/mem_reg_0_7_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y97   y0/mem_reg_0_7_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y97   y0/mem_reg_0_7_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y97   y0/mem_reg_0_7_11_11/SP/CLK



