/*
 * @Descripttion: æ±‰æ˜çº é”™æ¨¡å—
 åŠŸèƒ½ï¼šæ ¡éªŒä½ï¼?1ï¼?2ï¼?4ï¼?8ï¼›å¤šæ¯”ç‰¹é”™è¯¯å¯Ÿè§‰ä½ï¼š0ï¼?
 * @Author: Zhiyong Lin
 * @version: 
 * @Date: 2024-07-17 20:42:03
 * @LastEditors: Zhiyong Lin
 * @LastEditTime: 2024-07-22 22:40:35
 */
module HD #(
    parameter DATA_WIDTH = 16,         // æ•°æ®ä½å®½
	parameter PRIORITY_BIT = 3  ,      // ä¼˜å…ˆçº?
	parameter DATAPACK_BIT = 1024      // ä¸´æ—¶é˜Ÿåˆ—æ•°æ®åŒ…ä½å®?
)(
    input wire                  	clk      ,    // æ—¶é’Ÿä¿¡å·
    input wire                  	rst_n    ,    // å¤ä½ä¿¡å·
    input wire                  	wr_sop   ,    // æ•°æ®åŒ…å¼€å§‹æ ‡å¿?
    input wire                  	wr_eop   ,    // æ•°æ®åŒ…ç»“æŸæ ‡å¿?
    input wire                  	wr_vld   ,    // æ•°æ®åŒ…å†™å…¥æœ‰æ•?
    input wire [DATA_WIDTH-1:0] 	wr_data  ,    // æ•°æ®åŒ…å†™å…¥ç«¯å?
	output reg [DATAPACK_BIT-1:0]   Queue    ,    // ä¸´æ—¶é˜Ÿåˆ—
	output reg [PRIORITY_BIT-1:0]   prior    ,    // ä¼˜å…ˆçº?
    output reg                      data_vld ,    // ä¸´æ—¶é˜Ÿåˆ—æ•°æ®æœ‰æ•ˆæ ‡å¿—
    output reg                      error         // å‡ºç°ä¸¤ä½é”™è¯¯æ—¶æ‹‰é«?,è¯·æ±‚é‡æ–°å‘é?æ•°æ®åŒ…
);

reg [6:0] frame;  // è®¡æ•°æ•°æ®åŒ…å¸§æ•?
reg  last_wr_sop; // ä¿å­˜wr_sopä¿¡å·
wire enable;      // å¼?å§‹æ¥æ”¶æ•°æ®åŒ…æ ‡å¿—
assign enable =rst_n && ((last_wr_sop && !wr_sop) || (enable && !wr_eop));

always @(posedge clk or negedge rst_n) begin
	if(!rst_n) begin
  		last_wr_sop <= 0;
	end else begin
        last_wr_sop <= wr_sop;
	end
end

reg [15:0] in_code;  // æš‚å­˜è¾“å…¥çš?16ä½æ±‰æ˜ç ç¼–ç æ•°æ®
reg [4:0] h_code;    // ä¾æ¬¡è®°å½•0ï¼?1ï¼?2ï¼?4ï¼?8çš„æ ¡éªŒä½
reg [3:0] syndrome;  // è®°å½•é”™è¯¯ä½ç½®
reg flag;            // å•æ¯”ç‰¹æ ‡å¿—ä½ 
reg error_flag;      // ä¸´æ—¶é˜Ÿåˆ—æ•°æ®æ— æ•ˆæ ‡å¿—

always @(*) begin
    if(!rst_n) begin
        error_flag = 0; 	  
    end else begin
        if(enable && wr_vld) begin
            in_code =  wr_data;
            h_code[0] = wr_data[1]^wr_data[2]^wr_data[3]^wr_data[4]^wr_data[5]^wr_data[6]^wr_data[7]^wr_data[8]^wr_data[9]^wr_data[10]^wr_data[11]^wr_data[12]^wr_data[13]^wr_data[14]^wr_data[15];
            h_code[1] = wr_data[3]^wr_data[5]^wr_data[7]^wr_data[9]^wr_data[11]^wr_data[13]^wr_data[15]; 
            h_code[2] = wr_data[3]^wr_data[6]^wr_data[7]^wr_data[10]^wr_data[11]^wr_data[14]^wr_data[15];  
            h_code[3] = wr_data[5]^wr_data[6]^wr_data[7]^wr_data[12]^wr_data[13]^wr_data[14]^wr_data[15];
            h_code[4] = wr_data[9]^wr_data[10]^wr_data[11]^wr_data[12]^wr_data[13]^wr_data[14]^wr_data[15]; 
            // è®¡ç®— syndrome
            flag = h_code[0] ^ wr_data[0];
            syndrome = {h_code[4], h_code[3], h_code[2], h_code[1]} ^ {wr_data[8], wr_data[4], wr_data[2], wr_data[1]};

            // æ£?æµ‹å¹¶çº é”™
            if (syndrome == 5'd0) begin
                // æ²¡æœ‰é”™è¯¯
                error = 1'b0;           
            end else begin
                if (flag) begin       
                    // çº æ­£å•æ¯”ç‰¹é”™è¯?
                    error = 1'b0;
                    in_code[syndrome] = ~in_code[syndrome];                  
                end else begin
                    // å¤šæ¯”ç‰¹é”™è¯?
                    error = 1'b1;
                    error_flag = 1'b1;
                    in_code = 16'b0; // è¾“å‡ºæ— æ•ˆæ•°æ®ï¼Œè¯·æ±‚é‡å?
                end  
            end            
            Queue[1023-frame*16-:16] = in_code;
            frame = frame + 1;
        end else begin
            if(wr_sop) begin               
                frame = 0;
                Queue = 0;
                error_flag = 1'b0;
            end else begin
                error_flag = error_flag;
            end
        end
    end
end

// æ£?æµ‹æ•°æ®åŒ…
always @(posedge clk or negedge rst_n) begin
    if(!rst_n) begin
        data_vld <= 0;
    end else begin
        if(wr_eop) begin // å¼?å§‹æ£€æµ?
            if(!error_flag) begin
                data_vld <= 1;
            end else begin
                data_vld <= data_vld;
            end
        end else begin
            data_vld <= 0;
        end
    end
end

// è§£æctrl_data
always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin 
        prior <= 0;
    end else begin
        if (frame == 1) begin                  
			prior <= Queue[1018:1016];
        end else begin            
			prior <= prior;
        end
    end
end

endmodule