
*** Running vivado
    with args -log PWM_Generator_Module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source PWM_Generator_Module.tcl


****** Vivado v2018.2.2 (64-bit)
  **** SW Build 2348494 on Mon Oct  1 18:25:44 MDT 2018
  **** IP Build 2318053 on Mon Oct  1 21:44:26 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source PWM_Generator_Module.tcl -notrace
Command: synth_design -top PWM_Generator_Module -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12584 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 409.793 ; gain = 95.824
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'PWM_Generator_Module' [D:/FPGA_Projects/PWM_Generator/PWM_Generator.srcs/sources_1/new/PWM_Generator_Module.v:23]
INFO: [Synth 8-6157] synthesizing module 'input_trigger_module' [D:/FPGA_Projects/PWM_Generator/PWM_Generator.srcs/sources_1/new/input_trigger_module.v:23]
INFO: [Synth 8-6157] synthesizing module 'rising_edge_detector_module' [D:/FPGA_Projects/PWM_Generator/PWM_Generator.srcs/sources_1/new/rising_edge_detector_module.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rising_edge_detector_module' (1#1) [D:/FPGA_Projects/PWM_Generator/PWM_Generator.srcs/sources_1/new/rising_edge_detector_module.v:23]
INFO: [Synth 8-6157] synthesizing module 'falling_edge_detector_module' [D:/FPGA_Projects/PWM_Generator/PWM_Generator.srcs/sources_1/new/falling_edge_detector_module.v:23]
INFO: [Synth 8-6155] done synthesizing module 'falling_edge_detector_module' (2#1) [D:/FPGA_Projects/PWM_Generator/PWM_Generator.srcs/sources_1/new/falling_edge_detector_module.v:23]
INFO: [Synth 8-6157] synthesizing module 'dual_edge_detector_module' [D:/FPGA_Projects/PWM_Generator/PWM_Generator.srcs/sources_1/new/dual_edge_detector_module.v:23]
INFO: [Synth 8-6155] done synthesizing module 'dual_edge_detector_module' (3#1) [D:/FPGA_Projects/PWM_Generator/PWM_Generator.srcs/sources_1/new/dual_edge_detector_module.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux_4to1_module' [D:/FPGA_Projects/PWM_Generator/PWM_Generator.srcs/sources_1/new/mux_4to1_module.v:23]
WARNING: [Synth 8-567] referenced signal 'a' should be on the sensitivity list [D:/FPGA_Projects/PWM_Generator/PWM_Generator.srcs/sources_1/new/mux_4to1_module.v:37]
WARNING: [Synth 8-567] referenced signal 'b' should be on the sensitivity list [D:/FPGA_Projects/PWM_Generator/PWM_Generator.srcs/sources_1/new/mux_4to1_module.v:37]
WARNING: [Synth 8-567] referenced signal 'c' should be on the sensitivity list [D:/FPGA_Projects/PWM_Generator/PWM_Generator.srcs/sources_1/new/mux_4to1_module.v:37]
INFO: [Synth 8-6155] done synthesizing module 'mux_4to1_module' (4#1) [D:/FPGA_Projects/PWM_Generator/PWM_Generator.srcs/sources_1/new/mux_4to1_module.v:23]
WARNING: [Synth 8-689] width (3) of port connection 'sel' does not match port width (2) of module 'mux_4to1_module' [D:/FPGA_Projects/PWM_Generator/PWM_Generator.srcs/sources_1/new/input_trigger_module.v:56]
INFO: [Synth 8-6155] done synthesizing module 'input_trigger_module' (5#1) [D:/FPGA_Projects/PWM_Generator/PWM_Generator.srcs/sources_1/new/input_trigger_module.v:23]
INFO: [Synth 8-6157] synthesizing module 'PWM_core_module' [D:/FPGA_Projects/PWM_Generator/PWM_Generator.srcs/sources_1/new/PWM_core_module.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PWM_core_module' (6#1) [D:/FPGA_Projects/PWM_Generator/PWM_Generator.srcs/sources_1/new/PWM_core_module.v:23]
WARNING: [Synth 8-350] instance 'U1' of module 'PWM_core_module' requires 14 connections, but only 13 given [D:/FPGA_Projects/PWM_Generator/PWM_Generator.srcs/sources_1/new/PWM_Generator_Module.v:92]
INFO: [Synth 8-6157] synthesizing module 'deadtime_module' [D:/FPGA_Projects/PWM_Generator/PWM_Generator.srcs/sources_1/new/deadtime_module.v:26]
INFO: [Synth 8-6157] synthesizing module 'deadtime_timer_Module' [D:/FPGA_Projects/PWM_Generator/PWM_Generator.srcs/sources_1/new/deadtime_timer_module.v:23]
	Parameter PR bound to: 8'b11111111 
INFO: [Synth 8-6155] done synthesizing module 'deadtime_timer_Module' (7#1) [D:/FPGA_Projects/PWM_Generator/PWM_Generator.srcs/sources_1/new/deadtime_timer_module.v:23]
INFO: [Synth 8-6155] done synthesizing module 'deadtime_module' (8#1) [D:/FPGA_Projects/PWM_Generator/PWM_Generator.srcs/sources_1/new/deadtime_module.v:26]
INFO: [Synth 8-6155] done synthesizing module 'PWM_Generator_Module' (9#1) [D:/FPGA_Projects/PWM_Generator/PWM_Generator.srcs/sources_1/new/PWM_Generator_Module.v:23]
WARNING: [Synth 8-3331] design PWM_core_module has unconnected port start
WARNING: [Synth 8-3331] design PWM_core_module has unconnected port stop
WARNING: [Synth 8-3331] design PWM_core_module has unconnected port reset
WARNING: [Synth 8-3331] design mux_4to1_module has unconnected port clk
WARNING: [Synth 8-3331] design input_trigger_module has unconnected port sel[2]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 465.215 ; gain = 151.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 465.215 ; gain = 151.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 465.215 ; gain = 151.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 465.215 ; gain = 151.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 8     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                8 Bit    Registers := 8     
	                1 Bit    Registers := 21    
+---Muxes : 
	   4 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module rising_edge_detector_module 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module falling_edge_detector_module 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dual_edge_detector_module 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module mux_4to1_module 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 2     
Module PWM_core_module 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module deadtime_timer_Module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'START/F1/signal_delay_reg' into 'START/R1/signal_delay_reg' [D:/FPGA_Projects/PWM_Generator/PWM_Generator.srcs/sources_1/new/falling_edge_detector_module.v:33]
INFO: [Synth 8-4471] merging register 'START/B1/signal_delay_reg' into 'START/R1/signal_delay_reg' [D:/FPGA_Projects/PWM_Generator/PWM_Generator.srcs/sources_1/new/dual_edge_detector_module.v:32]
INFO: [Synth 8-4471] merging register 'STOP/F1/signal_delay_reg' into 'STOP/R1/signal_delay_reg' [D:/FPGA_Projects/PWM_Generator/PWM_Generator.srcs/sources_1/new/falling_edge_detector_module.v:33]
INFO: [Synth 8-4471] merging register 'STOP/B1/signal_delay_reg' into 'STOP/R1/signal_delay_reg' [D:/FPGA_Projects/PWM_Generator/PWM_Generator.srcs/sources_1/new/dual_edge_detector_module.v:32]
INFO: [Synth 8-4471] merging register 'RESET/F1/signal_delay_reg' into 'RESET/R1/signal_delay_reg' [D:/FPGA_Projects/PWM_Generator/PWM_Generator.srcs/sources_1/new/falling_edge_detector_module.v:33]
INFO: [Synth 8-4471] merging register 'RESET/B1/signal_delay_reg' into 'RESET/R1/signal_delay_reg' [D:/FPGA_Projects/PWM_Generator/PWM_Generator.srcs/sources_1/new/dual_edge_detector_module.v:32]
WARNING: [Synth 8-6014] Unused sequential element START/F1/signal_delay_reg was removed.  [D:/FPGA_Projects/PWM_Generator/PWM_Generator.srcs/sources_1/new/falling_edge_detector_module.v:33]
WARNING: [Synth 8-6014] Unused sequential element START/B1/signal_delay_reg was removed.  [D:/FPGA_Projects/PWM_Generator/PWM_Generator.srcs/sources_1/new/dual_edge_detector_module.v:32]
WARNING: [Synth 8-6014] Unused sequential element STOP/F1/signal_delay_reg was removed.  [D:/FPGA_Projects/PWM_Generator/PWM_Generator.srcs/sources_1/new/falling_edge_detector_module.v:33]
WARNING: [Synth 8-6014] Unused sequential element STOP/B1/signal_delay_reg was removed.  [D:/FPGA_Projects/PWM_Generator/PWM_Generator.srcs/sources_1/new/dual_edge_detector_module.v:32]
WARNING: [Synth 8-6014] Unused sequential element RESET/F1/signal_delay_reg was removed.  [D:/FPGA_Projects/PWM_Generator/PWM_Generator.srcs/sources_1/new/falling_edge_detector_module.v:33]
WARNING: [Synth 8-6014] Unused sequential element RESET/B1/signal_delay_reg was removed.  [D:/FPGA_Projects/PWM_Generator/PWM_Generator.srcs/sources_1/new/dual_edge_detector_module.v:32]
WARNING: [Synth 8-3331] design PWM_Generator_Module has unconnected port start_sel[2]
WARNING: [Synth 8-3331] design PWM_Generator_Module has unconnected port stop_sel[2]
WARNING: [Synth 8-3331] design PWM_Generator_Module has unconnected port reset_sel[2]
WARNING: [Synth 8-3332] Sequential element (START/R1/signal_delay_reg) is unused and will be removed from module PWM_Generator_Module.
WARNING: [Synth 8-3332] Sequential element (STOP/R1/signal_delay_reg) is unused and will be removed from module PWM_Generator_Module.
WARNING: [Synth 8-3332] Sequential element (RESET/R1/signal_delay_reg) is unused and will be removed from module PWM_Generator_Module.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 603.246 ; gain = 289.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 603.246 ; gain = 289.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 604.500 ; gain = 290.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 604.500 ; gain = 290.531
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 604.500 ; gain = 290.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 604.500 ; gain = 290.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 604.500 ; gain = 290.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 604.500 ; gain = 290.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 604.500 ; gain = 290.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    22|
|3     |LUT1   |    13|
|4     |LUT2   |    16|
|5     |LUT3   |     8|
|6     |LUT4   |   168|
|7     |LUT5   |    24|
|8     |LUT6   |     8|
|9     |FDRE   |    92|
|10    |IBUF   |   145|
|11    |OBUF   |     8|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------------------------+------+
|      |Instance |Module                   |Cells |
+------+---------+-------------------------+------+
|1     |top      |                         |   505|
|2     |  DT1f   |deadtime_module          |    28|
|3     |    DT   |deadtime_timer_Module_13 |    28|
|4     |  DT1r   |deadtime_module_0        |    28|
|5     |    DT   |deadtime_timer_Module_12 |    28|
|6     |  DT2f   |deadtime_module_1        |    28|
|7     |    DT   |deadtime_timer_Module_11 |    28|
|8     |  DT2r   |deadtime_module_2        |    28|
|9     |    DT   |deadtime_timer_Module_10 |    28|
|10    |  DT3f   |deadtime_module_3        |    28|
|11    |    DT   |deadtime_timer_Module_9  |    28|
|12    |  DT3r   |deadtime_module_4        |    28|
|13    |    DT   |deadtime_timer_Module_8  |    28|
|14    |  DT4f   |deadtime_module_5        |    28|
|15    |    DT   |deadtime_timer_Module_7  |    28|
|16    |  DT4r   |deadtime_module_6        |    28|
|17    |    DT   |deadtime_timer_Module    |    28|
|18    |  U1     |PWM_core_module          |   123|
+------+---------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 604.500 ; gain = 290.531
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 22 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 604.500 ; gain = 290.531
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 604.500 ; gain = 290.531
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 167 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 704.434 ; gain = 403.102
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/FPGA_Projects/PWM_Generator/PWM_Generator.runs/synth_1/PWM_Generator_Module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file PWM_Generator_Module_utilization_synth.rpt -pb PWM_Generator_Module_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 704.434 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Nov  3 11:55:00 2018...
